TimeQuest Timing Analyzer report for QUSBEVB_REVA_EP2C20_Template
Mon Apr 21 16:43:32 2014
Quartus II 32-bit Version 11.1 Build 173 11/01/2011 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'ifclk'
 12. Slow Model Setup: 'wen'
 13. Slow Model Setup: 'control_fifo:inst2|EA[0]'
 14. Slow Model Setup: 'control_disparo:inst|EA[1]'
 15. Slow Model Setup: 'inst4|altpll_component|pll|clk[1]'
 16. Slow Model Hold: 'control_disparo:inst|EA[1]'
 17. Slow Model Hold: 'ifclk'
 18. Slow Model Hold: 'control_fifo:inst2|EA[0]'
 19. Slow Model Hold: 'wen'
 20. Slow Model Hold: 'inst4|altpll_component|pll|clk[1]'
 21. Slow Model Recovery: 'ifclk'
 22. Slow Model Removal: 'ifclk'
 23. Slow Model Minimum Pulse Width: 'control_fifo:inst2|EA[0]'
 24. Slow Model Minimum Pulse Width: 'wen'
 25. Slow Model Minimum Pulse Width: 'control_disparo:inst|EA[1]'
 26. Slow Model Minimum Pulse Width: 'ifclk'
 27. Slow Model Minimum Pulse Width: 'inst4|altpll_component|pll|clk[1]'
 28. Setup Times
 29. Hold Times
 30. Clock to Output Times
 31. Minimum Clock to Output Times
 32. Fast Model Setup Summary
 33. Fast Model Hold Summary
 34. Fast Model Recovery Summary
 35. Fast Model Removal Summary
 36. Fast Model Minimum Pulse Width Summary
 37. Fast Model Setup: 'ifclk'
 38. Fast Model Setup: 'wen'
 39. Fast Model Setup: 'control_fifo:inst2|EA[0]'
 40. Fast Model Setup: 'control_disparo:inst|EA[1]'
 41. Fast Model Setup: 'inst4|altpll_component|pll|clk[1]'
 42. Fast Model Hold: 'ifclk'
 43. Fast Model Hold: 'control_fifo:inst2|EA[0]'
 44. Fast Model Hold: 'control_disparo:inst|EA[1]'
 45. Fast Model Hold: 'wen'
 46. Fast Model Hold: 'inst4|altpll_component|pll|clk[1]'
 47. Fast Model Recovery: 'ifclk'
 48. Fast Model Removal: 'ifclk'
 49. Fast Model Minimum Pulse Width: 'control_fifo:inst2|EA[0]'
 50. Fast Model Minimum Pulse Width: 'wen'
 51. Fast Model Minimum Pulse Width: 'control_disparo:inst|EA[1]'
 52. Fast Model Minimum Pulse Width: 'ifclk'
 53. Fast Model Minimum Pulse Width: 'inst4|altpll_component|pll|clk[1]'
 54. Setup Times
 55. Hold Times
 56. Clock to Output Times
 57. Minimum Clock to Output Times
 58. Multicorner Timing Analysis Summary
 59. Setup Times
 60. Hold Times
 61. Clock to Output Times
 62. Minimum Clock to Output Times
 63. Setup Transfers
 64. Hold Transfers
 65. Recovery Transfers
 66. Removal Transfers
 67. Report TCCS
 68. Report RSKM
 69. Unconstrained Paths
 70. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2011 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                     ;
+--------------------+--------------------------------------------------+
; Quartus II Version ; Version 11.1 Build 173 11/01/2011 SJ Web Edition ;
; Revision Name      ; QUSBEVB_REVA_EP2C20_Template                     ;
; Device Family      ; Cyclone II                                       ;
; Device Name        ; EP2C20F256C7                                     ;
; Timing Models      ; Final                                            ;
; Delay Model        ; Combined                                         ;
; Rise/Fall Delays   ; Unavailable                                      ;
+--------------------+--------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                  ;
+-----------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-------------------------------------+---------------------------------------+
; Clock Name                        ; Type      ; Period ; Frequency  ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                              ; Targets                               ;
+-----------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-------------------------------------+---------------------------------------+
; control_disparo:inst|EA[1]        ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                     ; { control_disparo:inst|EA[1] }        ;
; control_fifo:inst2|EA[0]          ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                     ; { control_fifo:inst2|EA[0] }          ;
; ifclk                             ; Base      ; 20.833 ; 48.0 MHz   ; 0.000 ; 10.416 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                     ; { ifclk }                             ;
; inst4|altpll_component|pll|clk[1] ; Generated ; 19.999 ; 50.0 MHz   ; 0.000 ; 9.999  ; 50.00      ; 24        ; 25          ;       ;        ;           ;            ; false    ; ifclk  ; inst4|altpll_component|pll|inclk[0] ; { inst4|altpll_component|pll|clk[1] } ;
; wen                               ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                     ; { wen }                               ;
+-----------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-------------------------------------+---------------------------------------+


+-------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                 ;
+------------+-----------------+-----------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                        ; Note ;
+------------+-----------------+-----------------------------------+------+
; 84.52 MHz  ; 84.52 MHz       ; control_fifo:inst2|EA[0]          ;      ;
; 131.54 MHz ; 131.54 MHz      ; ifclk                             ;      ;
; 181.88 MHz ; 181.88 MHz      ; control_disparo:inst|EA[1]        ;      ;
; 181.88 MHz ; 181.88 MHz      ; wen                               ;      ;
; 301.57 MHz ; 301.57 MHz      ; inst4|altpll_component|pll|clk[1] ;      ;
+------------+-----------------+-----------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------------------------------+
; Slow Model Setup Summary                                   ;
+-----------------------------------+--------+---------------+
; Clock                             ; Slack  ; End Point TNS ;
+-----------------------------------+--------+---------------+
; ifclk                             ; -8.030 ; -15.440       ;
; wen                               ; -6.942 ; -3158.080     ;
; control_fifo:inst2|EA[0]          ; -5.948 ; -2631.563     ;
; control_disparo:inst|EA[1]        ; -4.498 ; -1855.235     ;
; inst4|altpll_component|pll|clk[1] ; -3.022 ; -34.501       ;
+-----------------------------------+--------+---------------+


+------------------------------------------------------------+
; Slow Model Hold Summary                                    ;
+-----------------------------------+--------+---------------+
; Clock                             ; Slack  ; End Point TNS ;
+-----------------------------------+--------+---------------+
; control_disparo:inst|EA[1]        ; -3.441 ; -205.407      ;
; ifclk                             ; -2.664 ; -18.759       ;
; control_fifo:inst2|EA[0]          ; -2.491 ; -60.258       ;
; wen                               ; -0.997 ; -1.992        ;
; inst4|altpll_component|pll|clk[1] ; 0.445  ; 0.000         ;
+-----------------------------------+--------+---------------+


+-------------------------------+
; Slow Model Recovery Summary   ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; ifclk ; 8.814 ; 0.000         ;
+-------+-------+---------------+


+--------------------------------+
; Slow Model Removal Summary     ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; ifclk ; 11.595 ; 0.000         ;
+-------+--------+---------------+


+------------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                     ;
+-----------------------------------+--------+---------------+
; Clock                             ; Slack  ; End Point TNS ;
+-----------------------------------+--------+---------------+
; control_fifo:inst2|EA[0]          ; -2.064 ; -4094.856     ;
; wen                               ; -2.064 ; -2048.897     ;
; control_disparo:inst|EA[1]        ; -2.064 ; -2047.428     ;
; ifclk                             ; 7.852  ; 0.000         ;
; inst4|altpll_component|pll|clk[1] ; 8.888  ; 0.000         ;
+-----------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'ifclk'                                                                                                                                                                                                                                                                                                                                                ;
+--------+-------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                   ; To Node                                                                                                                                                ; Launch Clock                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-------------+--------------+------------+------------+
; -8.030 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~4  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                   ; control_disparo:inst|EA[1]        ; ifclk       ; 0.001        ; -4.707     ; 3.362      ;
; -7.885 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                   ; control_disparo:inst|EA[1]        ; ifclk       ; 0.001        ; -4.704     ; 3.220      ;
; -7.786 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[7]                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                   ; control_disparo:inst|EA[1]        ; ifclk       ; 0.001        ; -4.704     ; 3.121      ;
; -7.474 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                   ; control_disparo:inst|EA[1]        ; ifclk       ; 0.001        ; -4.704     ; 2.809      ;
; -7.449 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                   ; control_disparo:inst|EA[1]        ; ifclk       ; 0.001        ; -4.707     ; 2.781      ;
; -7.410 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[2]                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                   ; control_disparo:inst|EA[1]        ; ifclk       ; 0.001        ; -4.703     ; 2.746      ;
; -7.376 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[5]                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                   ; control_disparo:inst|EA[1]        ; ifclk       ; 0.001        ; -4.703     ; 2.712      ;
; -7.319 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[0]                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                   ; control_disparo:inst|EA[1]        ; ifclk       ; 0.001        ; -4.703     ; 2.655      ;
; -7.214 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~6  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                   ; control_disparo:inst|EA[1]        ; ifclk       ; 0.001        ; -4.704     ; 2.549      ;
; -7.156 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[6]                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                   ; control_disparo:inst|EA[1]        ; ifclk       ; 0.001        ; -4.703     ; 2.492      ;
; -7.080 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~4  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                   ; control_fifo:inst2|EA[0]          ; ifclk       ; 0.001        ; -3.757     ; 3.362      ;
; -7.056 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~2  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                   ; control_disparo:inst|EA[1]        ; ifclk       ; 0.001        ; -4.704     ; 2.391      ;
; -6.935 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                   ; control_fifo:inst2|EA[0]          ; ifclk       ; 0.001        ; -3.754     ; 3.220      ;
; -6.836 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[7]                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                   ; control_fifo:inst2|EA[0]          ; ifclk       ; 0.001        ; -3.754     ; 3.121      ;
; -6.827 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[3]                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                   ; control_disparo:inst|EA[1]        ; ifclk       ; 0.001        ; -4.703     ; 2.163      ;
; -6.822 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[4]                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                   ; control_disparo:inst|EA[1]        ; ifclk       ; 0.001        ; -4.703     ; 2.158      ;
; -6.662 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~4  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                   ; control_fifo:inst2|EA[0]          ; ifclk       ; 0.001        ; -3.339     ; 3.362      ;
; -6.638 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[1]                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                   ; control_disparo:inst|EA[1]        ; ifclk       ; 0.001        ; -4.703     ; 1.974      ;
; -6.524 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                   ; control_fifo:inst2|EA[0]          ; ifclk       ; 0.001        ; -3.754     ; 2.809      ;
; -6.517 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                   ; control_fifo:inst2|EA[0]          ; ifclk       ; 0.001        ; -3.336     ; 3.220      ;
; -6.499 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                   ; control_fifo:inst2|EA[0]          ; ifclk       ; 0.001        ; -3.757     ; 2.781      ;
; -6.460 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[2]                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                   ; control_fifo:inst2|EA[0]          ; ifclk       ; 0.001        ; -3.753     ; 2.746      ;
; -6.426 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[5]                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                   ; control_fifo:inst2|EA[0]          ; ifclk       ; 0.001        ; -3.753     ; 2.712      ;
; -6.418 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[7]                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                   ; control_fifo:inst2|EA[0]          ; ifclk       ; 0.001        ; -3.336     ; 3.121      ;
; -6.369 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[0]                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                   ; control_fifo:inst2|EA[0]          ; ifclk       ; 0.001        ; -3.753     ; 2.655      ;
; -6.264 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~6  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                   ; control_fifo:inst2|EA[0]          ; ifclk       ; 0.001        ; -3.754     ; 2.549      ;
; -6.206 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[6]                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                   ; control_fifo:inst2|EA[0]          ; ifclk       ; 0.001        ; -3.753     ; 2.492      ;
; -6.106 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                   ; control_fifo:inst2|EA[0]          ; ifclk       ; 0.001        ; -3.336     ; 2.809      ;
; -6.106 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~2  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                   ; control_fifo:inst2|EA[0]          ; ifclk       ; 0.001        ; -3.754     ; 2.391      ;
; -6.081 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                   ; control_fifo:inst2|EA[0]          ; ifclk       ; 0.001        ; -3.339     ; 2.781      ;
; -6.042 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[2]                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                   ; control_fifo:inst2|EA[0]          ; ifclk       ; 0.001        ; -3.335     ; 2.746      ;
; -6.008 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[5]                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                   ; control_fifo:inst2|EA[0]          ; ifclk       ; 0.001        ; -3.335     ; 2.712      ;
; -5.951 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[0]                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                   ; control_fifo:inst2|EA[0]          ; ifclk       ; 0.001        ; -3.335     ; 2.655      ;
; -5.877 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[3]                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                   ; control_fifo:inst2|EA[0]          ; ifclk       ; 0.001        ; -3.753     ; 2.163      ;
; -5.872 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[4]                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                   ; control_fifo:inst2|EA[0]          ; ifclk       ; 0.001        ; -3.753     ; 2.158      ;
; -5.846 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~6  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                   ; control_fifo:inst2|EA[0]          ; ifclk       ; 0.001        ; -3.336     ; 2.549      ;
; -5.788 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[6]                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                   ; control_fifo:inst2|EA[0]          ; ifclk       ; 0.001        ; -3.335     ; 2.492      ;
; -5.688 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~2  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                   ; control_fifo:inst2|EA[0]          ; ifclk       ; 0.001        ; -3.336     ; 2.391      ;
; -5.688 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[1]                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                   ; control_fifo:inst2|EA[0]          ; ifclk       ; 0.001        ; -3.753     ; 1.974      ;
; -5.586 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~4  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                   ; wen                               ; ifclk       ; 0.001        ; -2.263     ; 3.362      ;
; -5.459 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[3]                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                   ; control_fifo:inst2|EA[0]          ; ifclk       ; 0.001        ; -3.335     ; 2.163      ;
; -5.454 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[4]                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                   ; control_fifo:inst2|EA[0]          ; ifclk       ; 0.001        ; -3.335     ; 2.158      ;
; -5.441 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                   ; wen                               ; ifclk       ; 0.001        ; -2.260     ; 3.220      ;
; -5.342 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[7]                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                   ; wen                               ; ifclk       ; 0.001        ; -2.260     ; 3.121      ;
; -5.270 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[1]                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                   ; control_fifo:inst2|EA[0]          ; ifclk       ; 0.001        ; -3.335     ; 1.974      ;
; -5.030 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                   ; wen                               ; ifclk       ; 0.001        ; -2.260     ; 2.809      ;
; -5.005 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                   ; wen                               ; ifclk       ; 0.001        ; -2.263     ; 2.781      ;
; -4.966 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[2]                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                   ; wen                               ; ifclk       ; 0.001        ; -2.259     ; 2.746      ;
; -4.932 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[5]                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                   ; wen                               ; ifclk       ; 0.001        ; -2.259     ; 2.712      ;
; -4.875 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[0]                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                   ; wen                               ; ifclk       ; 0.001        ; -2.259     ; 2.655      ;
; -4.770 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~6  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                   ; wen                               ; ifclk       ; 0.001        ; -2.260     ; 2.549      ;
; -4.712 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[6]                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                   ; wen                               ; ifclk       ; 0.001        ; -2.259     ; 2.492      ;
; -4.612 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~2  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                   ; wen                               ; ifclk       ; 0.001        ; -2.260     ; 2.391      ;
; -4.383 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[3]                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                   ; wen                               ; ifclk       ; 0.001        ; -2.259     ; 2.163      ;
; -4.378 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[4]                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                   ; wen                               ; ifclk       ; 0.001        ; -2.259     ; 2.158      ;
; -4.194 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[1]                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                   ; wen                               ; ifclk       ; 0.001        ; -2.259     ; 1.974      ;
; 1.065  ; control_disparo:inst|EA[1]                                                                                  ; control_disparo:inst|EA[1]                                                                                                                             ; control_disparo:inst|EA[1]        ; ifclk       ; 0.001        ; 2.832      ; 2.083      ;
; 1.065  ; control_disparo:inst|EA[1]                                                                                  ; control_disparo:inst|EA[1]                                                                                                                             ; control_disparo:inst|EA[1]        ; ifclk       ; 0.001        ; 2.832      ; 2.083      ;
; 1.271  ; control_disparo:inst|EA[1]                                                                                  ; control_disparo:inst|cuenta_180[8]                                                                                                                     ; control_disparo:inst|EA[1]        ; ifclk       ; 0.001        ; 2.832      ; 1.877      ;
; 1.271  ; control_disparo:inst|EA[1]                                                                                  ; control_disparo:inst|cuenta_180[5]                                                                                                                     ; control_disparo:inst|EA[1]        ; ifclk       ; 0.001        ; 2.832      ; 1.877      ;
; 1.271  ; control_disparo:inst|EA[1]                                                                                  ; control_disparo:inst|cuenta_180[6]                                                                                                                     ; control_disparo:inst|EA[1]        ; ifclk       ; 0.001        ; 2.832      ; 1.877      ;
; 1.271  ; control_disparo:inst|EA[1]                                                                                  ; control_disparo:inst|cuenta_180[4]                                                                                                                     ; control_disparo:inst|EA[1]        ; ifclk       ; 0.001        ; 2.832      ; 1.877      ;
; 1.271  ; control_disparo:inst|EA[1]                                                                                  ; control_disparo:inst|cuenta_180[7]                                                                                                                     ; control_disparo:inst|EA[1]        ; ifclk       ; 0.001        ; 2.832      ; 1.877      ;
; 1.271  ; control_disparo:inst|EA[1]                                                                                  ; control_disparo:inst|cuenta_180[3]                                                                                                                     ; control_disparo:inst|EA[1]        ; ifclk       ; 0.001        ; 2.832      ; 1.877      ;
; 1.271  ; control_disparo:inst|EA[1]                                                                                  ; control_disparo:inst|cuenta_180[2]                                                                                                                     ; control_disparo:inst|EA[1]        ; ifclk       ; 0.001        ; 2.832      ; 1.877      ;
; 1.271  ; control_disparo:inst|EA[1]                                                                                  ; control_disparo:inst|cuenta_180[1]                                                                                                                     ; control_disparo:inst|EA[1]        ; ifclk       ; 0.001        ; 2.832      ; 1.877      ;
; 1.271  ; control_disparo:inst|EA[1]                                                                                  ; control_disparo:inst|cuenta_180[0]                                                                                                                     ; control_disparo:inst|EA[1]        ; ifclk       ; 0.001        ; 2.832      ; 1.877      ;
; 1.271  ; control_disparo:inst|EA[1]                                                                                  ; control_disparo:inst|cuenta_180[8]                                                                                                                     ; control_disparo:inst|EA[1]        ; ifclk       ; 0.001        ; 2.832      ; 1.877      ;
; 1.271  ; control_disparo:inst|EA[1]                                                                                  ; control_disparo:inst|cuenta_180[5]                                                                                                                     ; control_disparo:inst|EA[1]        ; ifclk       ; 0.001        ; 2.832      ; 1.877      ;
; 1.271  ; control_disparo:inst|EA[1]                                                                                  ; control_disparo:inst|cuenta_180[6]                                                                                                                     ; control_disparo:inst|EA[1]        ; ifclk       ; 0.001        ; 2.832      ; 1.877      ;
; 1.271  ; control_disparo:inst|EA[1]                                                                                  ; control_disparo:inst|cuenta_180[4]                                                                                                                     ; control_disparo:inst|EA[1]        ; ifclk       ; 0.001        ; 2.832      ; 1.877      ;
; 1.271  ; control_disparo:inst|EA[1]                                                                                  ; control_disparo:inst|cuenta_180[7]                                                                                                                     ; control_disparo:inst|EA[1]        ; ifclk       ; 0.001        ; 2.832      ; 1.877      ;
; 1.271  ; control_disparo:inst|EA[1]                                                                                  ; control_disparo:inst|cuenta_180[3]                                                                                                                     ; control_disparo:inst|EA[1]        ; ifclk       ; 0.001        ; 2.832      ; 1.877      ;
; 1.271  ; control_disparo:inst|EA[1]                                                                                  ; control_disparo:inst|cuenta_180[2]                                                                                                                     ; control_disparo:inst|EA[1]        ; ifclk       ; 0.001        ; 2.832      ; 1.877      ;
; 1.271  ; control_disparo:inst|EA[1]                                                                                  ; control_disparo:inst|cuenta_180[1]                                                                                                                     ; control_disparo:inst|EA[1]        ; ifclk       ; 0.001        ; 2.832      ; 1.877      ;
; 1.271  ; control_disparo:inst|EA[1]                                                                                  ; control_disparo:inst|cuenta_180[0]                                                                                                                     ; control_disparo:inst|EA[1]        ; ifclk       ; 0.001        ; 2.832      ; 1.877      ;
; 2.041  ; Retrasar_entrada:inst3|q4_Entrada                                                                           ; control_disparo:inst|EA[0]                                                                                                                             ; inst4|altpll_component|pll|clk[1] ; ifclk       ; 0.834        ; 2.754      ; 1.585      ;
; 2.186  ; control_disparo:inst|EA[1]                                                                                  ; control_disparo:inst|EA[0]                                                                                                                             ; control_disparo:inst|EA[1]        ; ifclk       ; 0.001        ; 2.832      ; 0.962      ;
; 2.186  ; control_disparo:inst|EA[1]                                                                                  ; control_disparo:inst|EA[0]                                                                                                                             ; control_disparo:inst|EA[1]        ; ifclk       ; 0.001        ; 2.832      ; 0.962      ;
; 13.231 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~12 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                   ; ifclk                             ; ifclk       ; 20.833       ; 0.002      ; 7.642      ;
; 13.253 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~14 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                   ; ifclk                             ; ifclk       ; 20.833       ; 0.002      ; 7.620      ;
; 13.370 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                        ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a26                     ; ifclk                             ; ifclk       ; 20.833       ; 0.064      ; 7.487      ;
; 13.429 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~15 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                   ; ifclk                             ; ifclk       ; 20.833       ; 0.002      ; 7.444      ;
; 13.431 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                        ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a27~porta_address_reg0  ; ifclk                             ; ifclk       ; 20.833       ; 0.071      ; 7.433      ;
; 13.431 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                        ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a27~porta_address_reg1  ; ifclk                             ; ifclk       ; 20.833       ; 0.071      ; 7.433      ;
; 13.431 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                        ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a27~porta_address_reg2  ; ifclk                             ; ifclk       ; 20.833       ; 0.071      ; 7.433      ;
; 13.431 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                        ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a27~porta_address_reg3  ; ifclk                             ; ifclk       ; 20.833       ; 0.071      ; 7.433      ;
; 13.431 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                        ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a27~porta_address_reg4  ; ifclk                             ; ifclk       ; 20.833       ; 0.071      ; 7.433      ;
; 13.431 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                        ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a27~porta_address_reg5  ; ifclk                             ; ifclk       ; 20.833       ; 0.071      ; 7.433      ;
; 13.431 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                        ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a27~porta_address_reg6  ; ifclk                             ; ifclk       ; 20.833       ; 0.071      ; 7.433      ;
; 13.431 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                        ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a27~porta_address_reg7  ; ifclk                             ; ifclk       ; 20.833       ; 0.071      ; 7.433      ;
; 13.431 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                        ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a27~porta_address_reg8  ; ifclk                             ; ifclk       ; 20.833       ; 0.071      ; 7.433      ;
; 13.431 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                        ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a27~porta_address_reg9  ; ifclk                             ; ifclk       ; 20.833       ; 0.071      ; 7.433      ;
; 13.431 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                        ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a27~porta_address_reg10 ; ifclk                             ; ifclk       ; 20.833       ; 0.071      ; 7.433      ;
; 13.431 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                        ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a27~porta_address_reg11 ; ifclk                             ; ifclk       ; 20.833       ; 0.071      ; 7.433      ;
; 13.432 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                        ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a5~porta_address_reg0   ; ifclk                             ; ifclk       ; 20.833       ; 0.062      ; 7.423      ;
; 13.432 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                        ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a5~porta_address_reg1   ; ifclk                             ; ifclk       ; 20.833       ; 0.062      ; 7.423      ;
; 13.432 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                        ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a5~porta_address_reg2   ; ifclk                             ; ifclk       ; 20.833       ; 0.062      ; 7.423      ;
; 13.432 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                        ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a5~porta_address_reg3   ; ifclk                             ; ifclk       ; 20.833       ; 0.062      ; 7.423      ;
; 13.432 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                        ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a5~porta_address_reg4   ; ifclk                             ; ifclk       ; 20.833       ; 0.062      ; 7.423      ;
+--------+-------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'wen'                                                                                                                                                                                                                                                                                                                                          ;
+--------+------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                  ; To Node                                                                                                                                                ; Launch Clock               ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+-------------+--------------+------------+------------+
; -6.942 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_we_reg        ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.329     ; 5.573      ;
; -6.942 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_datain_reg0   ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.347     ; 5.555      ;
; -6.942 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg0  ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.329     ; 5.573      ;
; -6.942 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg1  ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.329     ; 5.573      ;
; -6.942 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg2  ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.329     ; 5.573      ;
; -6.942 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg3  ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.329     ; 5.573      ;
; -6.942 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg4  ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.329     ; 5.573      ;
; -6.942 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg5  ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.329     ; 5.573      ;
; -6.942 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg6  ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.329     ; 5.573      ;
; -6.942 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg7  ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.329     ; 5.573      ;
; -6.942 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg8  ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.329     ; 5.573      ;
; -6.942 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg9  ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.329     ; 5.573      ;
; -6.942 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg10 ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.329     ; 5.573      ;
; -6.942 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg11 ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.329     ; 5.573      ;
; -6.690 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_we_reg        ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.329     ; 5.321      ;
; -6.690 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_datain_reg0   ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.347     ; 5.303      ;
; -6.690 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg0  ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.329     ; 5.321      ;
; -6.690 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg1  ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.329     ; 5.321      ;
; -6.690 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg2  ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.329     ; 5.321      ;
; -6.690 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg3  ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.329     ; 5.321      ;
; -6.690 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg4  ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.329     ; 5.321      ;
; -6.690 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg5  ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.329     ; 5.321      ;
; -6.690 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg6  ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.329     ; 5.321      ;
; -6.690 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg7  ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.329     ; 5.321      ;
; -6.690 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg8  ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.329     ; 5.321      ;
; -6.690 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg9  ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.329     ; 5.321      ;
; -6.690 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg10 ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.329     ; 5.321      ;
; -6.690 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg11 ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.329     ; 5.321      ;
; -6.666 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a20~portb_we_reg        ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.339     ; 5.287      ;
; -6.666 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a20~portb_datain_reg0   ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.357     ; 5.269      ;
; -6.666 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a20~portb_address_reg0  ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.339     ; 5.287      ;
; -6.666 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a20~portb_address_reg1  ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.339     ; 5.287      ;
; -6.666 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a20~portb_address_reg2  ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.339     ; 5.287      ;
; -6.666 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a20~portb_address_reg3  ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.339     ; 5.287      ;
; -6.666 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a20~portb_address_reg4  ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.339     ; 5.287      ;
; -6.666 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a20~portb_address_reg5  ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.339     ; 5.287      ;
; -6.666 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a20~portb_address_reg6  ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.339     ; 5.287      ;
; -6.666 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a20~portb_address_reg7  ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.339     ; 5.287      ;
; -6.666 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a20~portb_address_reg8  ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.339     ; 5.287      ;
; -6.666 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a20~portb_address_reg9  ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.339     ; 5.287      ;
; -6.666 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a20~portb_address_reg10 ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.339     ; 5.287      ;
; -6.666 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a20~portb_address_reg11 ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.339     ; 5.287      ;
; -6.665 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a23~portb_we_reg        ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.332     ; 5.293      ;
; -6.665 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a23~portb_datain_reg0   ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.350     ; 5.275      ;
; -6.665 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a23~portb_address_reg0  ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.332     ; 5.293      ;
; -6.665 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a23~portb_address_reg1  ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.332     ; 5.293      ;
; -6.665 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a23~portb_address_reg2  ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.332     ; 5.293      ;
; -6.665 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a23~portb_address_reg3  ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.332     ; 5.293      ;
; -6.665 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a23~portb_address_reg4  ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.332     ; 5.293      ;
; -6.665 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a23~portb_address_reg5  ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.332     ; 5.293      ;
; -6.665 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a23~portb_address_reg6  ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.332     ; 5.293      ;
; -6.665 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a23~portb_address_reg7  ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.332     ; 5.293      ;
; -6.665 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a23~portb_address_reg8  ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.332     ; 5.293      ;
; -6.665 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a23~portb_address_reg9  ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.332     ; 5.293      ;
; -6.665 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a23~portb_address_reg10 ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.332     ; 5.293      ;
; -6.665 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a23~portb_address_reg11 ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.332     ; 5.293      ;
; -6.599 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a5~portb_we_reg         ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.329     ; 5.230      ;
; -6.599 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a5~portb_datain_reg0    ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.347     ; 5.212      ;
; -6.599 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a5~portb_address_reg0   ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.329     ; 5.230      ;
; -6.599 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a5~portb_address_reg1   ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.329     ; 5.230      ;
; -6.599 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a5~portb_address_reg2   ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.329     ; 5.230      ;
; -6.599 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a5~portb_address_reg3   ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.329     ; 5.230      ;
; -6.599 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a5~portb_address_reg4   ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.329     ; 5.230      ;
; -6.599 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a5~portb_address_reg5   ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.329     ; 5.230      ;
; -6.599 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a5~portb_address_reg6   ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.329     ; 5.230      ;
; -6.599 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a5~portb_address_reg7   ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.329     ; 5.230      ;
; -6.599 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a5~portb_address_reg8   ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.329     ; 5.230      ;
; -6.599 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a5~portb_address_reg9   ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.329     ; 5.230      ;
; -6.599 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a5~portb_address_reg10  ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.329     ; 5.230      ;
; -6.599 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a5~portb_address_reg11  ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.329     ; 5.230      ;
; -6.598 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1~portb_we_reg         ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.332     ; 5.226      ;
; -6.598 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1~portb_datain_reg0    ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.350     ; 5.208      ;
; -6.598 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1~portb_address_reg0   ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.332     ; 5.226      ;
; -6.598 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1~portb_address_reg1   ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.332     ; 5.226      ;
; -6.598 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1~portb_address_reg2   ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.332     ; 5.226      ;
; -6.598 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1~portb_address_reg3   ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.332     ; 5.226      ;
; -6.598 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1~portb_address_reg4   ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.332     ; 5.226      ;
; -6.598 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1~portb_address_reg5   ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.332     ; 5.226      ;
; -6.598 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1~portb_address_reg6   ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.332     ; 5.226      ;
; -6.598 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1~portb_address_reg7   ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.332     ; 5.226      ;
; -6.598 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1~portb_address_reg8   ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.332     ; 5.226      ;
; -6.598 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1~portb_address_reg9   ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.332     ; 5.226      ;
; -6.598 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1~portb_address_reg10  ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.332     ; 5.226      ;
; -6.598 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1~portb_address_reg11  ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.332     ; 5.226      ;
; -6.591 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a27~portb_we_reg        ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.322     ; 5.229      ;
; -6.591 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a27~portb_datain_reg0   ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.340     ; 5.211      ;
; -6.591 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a27~portb_address_reg0  ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.322     ; 5.229      ;
; -6.591 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a27~portb_address_reg1  ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.322     ; 5.229      ;
; -6.591 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a27~portb_address_reg2  ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.322     ; 5.229      ;
; -6.591 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a27~portb_address_reg3  ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.322     ; 5.229      ;
; -6.591 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a27~portb_address_reg4  ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.322     ; 5.229      ;
; -6.591 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a27~portb_address_reg5  ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.322     ; 5.229      ;
; -6.591 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a27~portb_address_reg6  ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.322     ; 5.229      ;
; -6.591 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a27~portb_address_reg7  ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.322     ; 5.229      ;
; -6.591 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a27~portb_address_reg8  ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.322     ; 5.229      ;
; -6.591 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a27~portb_address_reg9  ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.322     ; 5.229      ;
; -6.591 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a27~portb_address_reg10 ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.322     ; 5.229      ;
; -6.591 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a27~portb_address_reg11 ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.322     ; 5.229      ;
; -6.580 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a2~portb_we_reg         ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.328     ; 5.212      ;
; -6.580 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a2~portb_datain_reg0    ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.346     ; 5.194      ;
+--------+------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'control_fifo:inst2|EA[0]'                                                                                                                                                                                                                                                                                                                                  ;
+--------+------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+--------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                  ; To Node                                                                                                                                                ; Launch Clock               ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+--------------------------+--------------+------------+------------+
; -5.948 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_we_reg        ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.835     ; 5.573      ;
; -5.948 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_datain_reg0   ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.853     ; 5.555      ;
; -5.948 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg0  ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.835     ; 5.573      ;
; -5.948 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg1  ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.835     ; 5.573      ;
; -5.948 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg2  ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.835     ; 5.573      ;
; -5.948 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg3  ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.835     ; 5.573      ;
; -5.948 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg4  ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.835     ; 5.573      ;
; -5.948 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg5  ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.835     ; 5.573      ;
; -5.948 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg6  ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.835     ; 5.573      ;
; -5.948 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg7  ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.835     ; 5.573      ;
; -5.948 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg8  ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.835     ; 5.573      ;
; -5.948 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg9  ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.835     ; 5.573      ;
; -5.948 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg10 ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.835     ; 5.573      ;
; -5.948 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg11 ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.835     ; 5.573      ;
; -5.866 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_we_reg        ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 1.000        ; -1.253     ; 5.573      ;
; -5.866 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_datain_reg0   ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 1.000        ; -1.271     ; 5.555      ;
; -5.866 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg0  ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 1.000        ; -1.253     ; 5.573      ;
; -5.866 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg1  ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 1.000        ; -1.253     ; 5.573      ;
; -5.866 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg2  ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 1.000        ; -1.253     ; 5.573      ;
; -5.866 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg3  ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 1.000        ; -1.253     ; 5.573      ;
; -5.866 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg4  ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 1.000        ; -1.253     ; 5.573      ;
; -5.866 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg5  ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 1.000        ; -1.253     ; 5.573      ;
; -5.866 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg6  ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 1.000        ; -1.253     ; 5.573      ;
; -5.866 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg7  ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 1.000        ; -1.253     ; 5.573      ;
; -5.866 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg8  ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 1.000        ; -1.253     ; 5.573      ;
; -5.866 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg9  ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 1.000        ; -1.253     ; 5.573      ;
; -5.866 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg10 ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 1.000        ; -1.253     ; 5.573      ;
; -5.866 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg11 ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 1.000        ; -1.253     ; 5.573      ;
; -5.696 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_we_reg        ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.835     ; 5.321      ;
; -5.696 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_datain_reg0   ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.853     ; 5.303      ;
; -5.696 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg0  ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.835     ; 5.321      ;
; -5.696 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg1  ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.835     ; 5.321      ;
; -5.696 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg2  ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.835     ; 5.321      ;
; -5.696 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg3  ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.835     ; 5.321      ;
; -5.696 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg4  ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.835     ; 5.321      ;
; -5.696 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg5  ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.835     ; 5.321      ;
; -5.696 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg6  ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.835     ; 5.321      ;
; -5.696 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg7  ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.835     ; 5.321      ;
; -5.696 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg8  ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.835     ; 5.321      ;
; -5.696 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg9  ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.835     ; 5.321      ;
; -5.696 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg10 ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.835     ; 5.321      ;
; -5.696 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg11 ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.835     ; 5.321      ;
; -5.672 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a20~portb_we_reg        ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.845     ; 5.287      ;
; -5.672 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a20~portb_datain_reg0   ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.863     ; 5.269      ;
; -5.672 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a20~portb_address_reg0  ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.845     ; 5.287      ;
; -5.672 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a20~portb_address_reg1  ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.845     ; 5.287      ;
; -5.672 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a20~portb_address_reg2  ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.845     ; 5.287      ;
; -5.672 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a20~portb_address_reg3  ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.845     ; 5.287      ;
; -5.672 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a20~portb_address_reg4  ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.845     ; 5.287      ;
; -5.672 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a20~portb_address_reg5  ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.845     ; 5.287      ;
; -5.672 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a20~portb_address_reg6  ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.845     ; 5.287      ;
; -5.672 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a20~portb_address_reg7  ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.845     ; 5.287      ;
; -5.672 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a20~portb_address_reg8  ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.845     ; 5.287      ;
; -5.672 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a20~portb_address_reg9  ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.845     ; 5.287      ;
; -5.672 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a20~portb_address_reg10 ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.845     ; 5.287      ;
; -5.672 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a20~portb_address_reg11 ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.845     ; 5.287      ;
; -5.671 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a23~portb_we_reg        ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.838     ; 5.293      ;
; -5.671 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a23~portb_datain_reg0   ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.856     ; 5.275      ;
; -5.671 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a23~portb_address_reg0  ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.838     ; 5.293      ;
; -5.671 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a23~portb_address_reg1  ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.838     ; 5.293      ;
; -5.671 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a23~portb_address_reg2  ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.838     ; 5.293      ;
; -5.671 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a23~portb_address_reg3  ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.838     ; 5.293      ;
; -5.671 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a23~portb_address_reg4  ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.838     ; 5.293      ;
; -5.671 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a23~portb_address_reg5  ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.838     ; 5.293      ;
; -5.671 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a23~portb_address_reg6  ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.838     ; 5.293      ;
; -5.671 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a23~portb_address_reg7  ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.838     ; 5.293      ;
; -5.671 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a23~portb_address_reg8  ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.838     ; 5.293      ;
; -5.671 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a23~portb_address_reg9  ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.838     ; 5.293      ;
; -5.671 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a23~portb_address_reg10 ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.838     ; 5.293      ;
; -5.671 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a23~portb_address_reg11 ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.838     ; 5.293      ;
; -5.614 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_we_reg        ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 1.000        ; -1.253     ; 5.321      ;
; -5.614 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_datain_reg0   ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 1.000        ; -1.271     ; 5.303      ;
; -5.614 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg0  ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 1.000        ; -1.253     ; 5.321      ;
; -5.614 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg1  ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 1.000        ; -1.253     ; 5.321      ;
; -5.614 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg2  ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 1.000        ; -1.253     ; 5.321      ;
; -5.614 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg3  ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 1.000        ; -1.253     ; 5.321      ;
; -5.614 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg4  ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 1.000        ; -1.253     ; 5.321      ;
; -5.614 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg5  ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 1.000        ; -1.253     ; 5.321      ;
; -5.614 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg6  ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 1.000        ; -1.253     ; 5.321      ;
; -5.614 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg7  ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 1.000        ; -1.253     ; 5.321      ;
; -5.614 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg8  ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 1.000        ; -1.253     ; 5.321      ;
; -5.614 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg9  ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 1.000        ; -1.253     ; 5.321      ;
; -5.614 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg10 ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 1.000        ; -1.253     ; 5.321      ;
; -5.614 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg11 ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 1.000        ; -1.253     ; 5.321      ;
; -5.605 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a5~portb_we_reg         ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.835     ; 5.230      ;
; -5.605 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a5~portb_datain_reg0    ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.853     ; 5.212      ;
; -5.605 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a5~portb_address_reg0   ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.835     ; 5.230      ;
; -5.605 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a5~portb_address_reg1   ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.835     ; 5.230      ;
; -5.605 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a5~portb_address_reg2   ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.835     ; 5.230      ;
; -5.605 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a5~portb_address_reg3   ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.835     ; 5.230      ;
; -5.605 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a5~portb_address_reg4   ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.835     ; 5.230      ;
; -5.605 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a5~portb_address_reg5   ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.835     ; 5.230      ;
; -5.605 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a5~portb_address_reg6   ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.835     ; 5.230      ;
; -5.605 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a5~portb_address_reg7   ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.835     ; 5.230      ;
; -5.605 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a5~portb_address_reg8   ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.835     ; 5.230      ;
; -5.605 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a5~portb_address_reg9   ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.835     ; 5.230      ;
; -5.605 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a5~portb_address_reg10  ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.835     ; 5.230      ;
; -5.605 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a5~portb_address_reg11  ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.835     ; 5.230      ;
; -5.604 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1~portb_we_reg         ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.838     ; 5.226      ;
; -5.604 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1~portb_datain_reg0    ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.856     ; 5.208      ;
+--------+------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+--------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'control_disparo:inst|EA[1]'                                                                                                                                                                                                                                                                                                                                  ;
+--------+------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+----------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                  ; To Node                                                                                                                                                ; Launch Clock               ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+----------------------------+--------------+------------+------------+
; -4.498 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_we_reg        ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.115      ; 5.573      ;
; -4.498 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_datain_reg0   ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.097      ; 5.555      ;
; -4.498 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg0  ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.115      ; 5.573      ;
; -4.498 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg1  ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.115      ; 5.573      ;
; -4.498 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg2  ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.115      ; 5.573      ;
; -4.498 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg3  ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.115      ; 5.573      ;
; -4.498 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg4  ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.115      ; 5.573      ;
; -4.498 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg5  ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.115      ; 5.573      ;
; -4.498 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg6  ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.115      ; 5.573      ;
; -4.498 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg7  ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.115      ; 5.573      ;
; -4.498 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg8  ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.115      ; 5.573      ;
; -4.498 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg9  ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.115      ; 5.573      ;
; -4.498 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg10 ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.115      ; 5.573      ;
; -4.498 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg11 ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.115      ; 5.573      ;
; -4.246 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_we_reg        ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.115      ; 5.321      ;
; -4.246 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_datain_reg0   ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.097      ; 5.303      ;
; -4.246 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg0  ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.115      ; 5.321      ;
; -4.246 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg1  ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.115      ; 5.321      ;
; -4.246 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg2  ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.115      ; 5.321      ;
; -4.246 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg3  ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.115      ; 5.321      ;
; -4.246 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg4  ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.115      ; 5.321      ;
; -4.246 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg5  ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.115      ; 5.321      ;
; -4.246 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg6  ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.115      ; 5.321      ;
; -4.246 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg7  ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.115      ; 5.321      ;
; -4.246 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg8  ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.115      ; 5.321      ;
; -4.246 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg9  ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.115      ; 5.321      ;
; -4.246 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg10 ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.115      ; 5.321      ;
; -4.246 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg11 ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.115      ; 5.321      ;
; -4.222 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a20~portb_we_reg        ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.105      ; 5.287      ;
; -4.222 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a20~portb_datain_reg0   ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.087      ; 5.269      ;
; -4.222 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a20~portb_address_reg0  ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.105      ; 5.287      ;
; -4.222 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a20~portb_address_reg1  ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.105      ; 5.287      ;
; -4.222 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a20~portb_address_reg2  ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.105      ; 5.287      ;
; -4.222 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a20~portb_address_reg3  ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.105      ; 5.287      ;
; -4.222 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a20~portb_address_reg4  ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.105      ; 5.287      ;
; -4.222 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a20~portb_address_reg5  ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.105      ; 5.287      ;
; -4.222 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a20~portb_address_reg6  ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.105      ; 5.287      ;
; -4.222 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a20~portb_address_reg7  ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.105      ; 5.287      ;
; -4.222 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a20~portb_address_reg8  ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.105      ; 5.287      ;
; -4.222 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a20~portb_address_reg9  ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.105      ; 5.287      ;
; -4.222 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a20~portb_address_reg10 ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.105      ; 5.287      ;
; -4.222 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a20~portb_address_reg11 ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.105      ; 5.287      ;
; -4.221 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a23~portb_we_reg        ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.112      ; 5.293      ;
; -4.221 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a23~portb_datain_reg0   ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.094      ; 5.275      ;
; -4.221 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a23~portb_address_reg0  ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.112      ; 5.293      ;
; -4.221 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a23~portb_address_reg1  ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.112      ; 5.293      ;
; -4.221 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a23~portb_address_reg2  ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.112      ; 5.293      ;
; -4.221 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a23~portb_address_reg3  ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.112      ; 5.293      ;
; -4.221 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a23~portb_address_reg4  ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.112      ; 5.293      ;
; -4.221 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a23~portb_address_reg5  ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.112      ; 5.293      ;
; -4.221 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a23~portb_address_reg6  ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.112      ; 5.293      ;
; -4.221 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a23~portb_address_reg7  ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.112      ; 5.293      ;
; -4.221 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a23~portb_address_reg8  ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.112      ; 5.293      ;
; -4.221 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a23~portb_address_reg9  ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.112      ; 5.293      ;
; -4.221 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a23~portb_address_reg10 ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.112      ; 5.293      ;
; -4.221 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a23~portb_address_reg11 ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.112      ; 5.293      ;
; -4.155 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a5~portb_we_reg         ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.115      ; 5.230      ;
; -4.155 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a5~portb_datain_reg0    ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.097      ; 5.212      ;
; -4.155 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a5~portb_address_reg0   ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.115      ; 5.230      ;
; -4.155 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a5~portb_address_reg1   ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.115      ; 5.230      ;
; -4.155 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a5~portb_address_reg2   ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.115      ; 5.230      ;
; -4.155 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a5~portb_address_reg3   ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.115      ; 5.230      ;
; -4.155 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a5~portb_address_reg4   ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.115      ; 5.230      ;
; -4.155 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a5~portb_address_reg5   ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.115      ; 5.230      ;
; -4.155 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a5~portb_address_reg6   ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.115      ; 5.230      ;
; -4.155 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a5~portb_address_reg7   ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.115      ; 5.230      ;
; -4.155 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a5~portb_address_reg8   ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.115      ; 5.230      ;
; -4.155 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a5~portb_address_reg9   ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.115      ; 5.230      ;
; -4.155 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a5~portb_address_reg10  ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.115      ; 5.230      ;
; -4.155 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a5~portb_address_reg11  ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.115      ; 5.230      ;
; -4.154 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1~portb_we_reg         ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.112      ; 5.226      ;
; -4.154 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1~portb_datain_reg0    ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.094      ; 5.208      ;
; -4.154 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1~portb_address_reg0   ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.112      ; 5.226      ;
; -4.154 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1~portb_address_reg1   ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.112      ; 5.226      ;
; -4.154 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1~portb_address_reg2   ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.112      ; 5.226      ;
; -4.154 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1~portb_address_reg3   ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.112      ; 5.226      ;
; -4.154 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1~portb_address_reg4   ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.112      ; 5.226      ;
; -4.154 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1~portb_address_reg5   ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.112      ; 5.226      ;
; -4.154 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1~portb_address_reg6   ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.112      ; 5.226      ;
; -4.154 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1~portb_address_reg7   ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.112      ; 5.226      ;
; -4.154 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1~portb_address_reg8   ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.112      ; 5.226      ;
; -4.154 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1~portb_address_reg9   ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.112      ; 5.226      ;
; -4.154 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1~portb_address_reg10  ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.112      ; 5.226      ;
; -4.154 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1~portb_address_reg11  ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.112      ; 5.226      ;
; -4.147 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a27~portb_we_reg        ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.122      ; 5.229      ;
; -4.147 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a27~portb_datain_reg0   ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.104      ; 5.211      ;
; -4.147 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a27~portb_address_reg0  ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.122      ; 5.229      ;
; -4.147 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a27~portb_address_reg1  ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.122      ; 5.229      ;
; -4.147 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a27~portb_address_reg2  ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.122      ; 5.229      ;
; -4.147 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a27~portb_address_reg3  ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.122      ; 5.229      ;
; -4.147 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a27~portb_address_reg4  ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.122      ; 5.229      ;
; -4.147 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a27~portb_address_reg5  ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.122      ; 5.229      ;
; -4.147 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a27~portb_address_reg6  ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.122      ; 5.229      ;
; -4.147 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a27~portb_address_reg7  ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.122      ; 5.229      ;
; -4.147 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a27~portb_address_reg8  ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.122      ; 5.229      ;
; -4.147 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a27~portb_address_reg9  ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.122      ; 5.229      ;
; -4.147 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a27~portb_address_reg10 ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.122      ; 5.229      ;
; -4.147 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a27~portb_address_reg11 ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.122      ; 5.229      ;
; -4.136 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a2~portb_we_reg         ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.116      ; 5.212      ;
; -4.136 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a2~portb_datain_reg0    ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.098      ; 5.194      ;
+--------+------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+----------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'inst4|altpll_component|pll|clk[1]'                                                                                                                               ;
+--------+-----------------------------+-----------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                     ; Launch Clock                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+-----------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; -3.022 ; control_fifo:inst2|leyendo  ; control_fifo:inst2|leido[2] ; control_disparo:inst|EA[1]        ; inst4|altpll_component|pll|clk[1] ; 0.001        ; -2.204     ; 0.857      ;
; -3.022 ; control_fifo:inst2|leyendo  ; control_fifo:inst2|leido[1] ; control_disparo:inst|EA[1]        ; inst4|altpll_component|pll|clk[1] ; 0.001        ; -2.204     ; 0.857      ;
; -3.022 ; control_fifo:inst2|leyendo  ; control_fifo:inst2|leido[0] ; control_disparo:inst|EA[1]        ; inst4|altpll_component|pll|clk[1] ; 0.001        ; -2.204     ; 0.857      ;
; -3.022 ; control_fifo:inst2|leyendo  ; control_fifo:inst2|leido[4] ; control_disparo:inst|EA[1]        ; inst4|altpll_component|pll|clk[1] ; 0.001        ; -2.204     ; 0.857      ;
; -3.022 ; control_fifo:inst2|leyendo  ; control_fifo:inst2|leido[5] ; control_disparo:inst|EA[1]        ; inst4|altpll_component|pll|clk[1] ; 0.001        ; -2.204     ; 0.857      ;
; -3.022 ; control_fifo:inst2|leyendo  ; control_fifo:inst2|leido[3] ; control_disparo:inst|EA[1]        ; inst4|altpll_component|pll|clk[1] ; 0.001        ; -2.204     ; 0.857      ;
; -3.022 ; control_fifo:inst2|leyendo  ; control_fifo:inst2|leido[9] ; control_disparo:inst|EA[1]        ; inst4|altpll_component|pll|clk[1] ; 0.001        ; -2.204     ; 0.857      ;
; -3.022 ; control_fifo:inst2|leyendo  ; control_fifo:inst2|leido[8] ; control_disparo:inst|EA[1]        ; inst4|altpll_component|pll|clk[1] ; 0.001        ; -2.204     ; 0.857      ;
; -3.022 ; control_fifo:inst2|leyendo  ; control_fifo:inst2|leido[7] ; control_disparo:inst|EA[1]        ; inst4|altpll_component|pll|clk[1] ; 0.001        ; -2.204     ; 0.857      ;
; -3.022 ; control_fifo:inst2|leyendo  ; control_fifo:inst2|leido[6] ; control_disparo:inst|EA[1]        ; inst4|altpll_component|pll|clk[1] ; 0.001        ; -2.204     ; 0.857      ;
; -2.517 ; control_fifo:inst2|leyendo  ; control_fifo:inst2|leido[2] ; control_fifo:inst2|EA[0]          ; inst4|altpll_component|pll|clk[1] ; 0.001        ; -1.699     ; 0.857      ;
; -2.517 ; control_fifo:inst2|leyendo  ; control_fifo:inst2|leido[1] ; control_fifo:inst2|EA[0]          ; inst4|altpll_component|pll|clk[1] ; 0.001        ; -1.699     ; 0.857      ;
; -2.517 ; control_fifo:inst2|leyendo  ; control_fifo:inst2|leido[0] ; control_fifo:inst2|EA[0]          ; inst4|altpll_component|pll|clk[1] ; 0.001        ; -1.699     ; 0.857      ;
; -2.517 ; control_fifo:inst2|leyendo  ; control_fifo:inst2|leido[4] ; control_fifo:inst2|EA[0]          ; inst4|altpll_component|pll|clk[1] ; 0.001        ; -1.699     ; 0.857      ;
; -2.517 ; control_fifo:inst2|leyendo  ; control_fifo:inst2|leido[5] ; control_fifo:inst2|EA[0]          ; inst4|altpll_component|pll|clk[1] ; 0.001        ; -1.699     ; 0.857      ;
; -2.517 ; control_fifo:inst2|leyendo  ; control_fifo:inst2|leido[3] ; control_fifo:inst2|EA[0]          ; inst4|altpll_component|pll|clk[1] ; 0.001        ; -1.699     ; 0.857      ;
; -2.517 ; control_fifo:inst2|leyendo  ; control_fifo:inst2|leido[9] ; control_fifo:inst2|EA[0]          ; inst4|altpll_component|pll|clk[1] ; 0.001        ; -1.699     ; 0.857      ;
; -2.517 ; control_fifo:inst2|leyendo  ; control_fifo:inst2|leido[8] ; control_fifo:inst2|EA[0]          ; inst4|altpll_component|pll|clk[1] ; 0.001        ; -1.699     ; 0.857      ;
; -2.517 ; control_fifo:inst2|leyendo  ; control_fifo:inst2|leido[7] ; control_fifo:inst2|EA[0]          ; inst4|altpll_component|pll|clk[1] ; 0.001        ; -1.699     ; 0.857      ;
; -2.517 ; control_fifo:inst2|leyendo  ; control_fifo:inst2|leido[6] ; control_fifo:inst2|EA[0]          ; inst4|altpll_component|pll|clk[1] ; 0.001        ; -1.699     ; 0.857      ;
; -1.566 ; control_disparo:inst|EA[1]  ; control_fifo:inst2|EA[0]    ; control_disparo:inst|EA[1]        ; inst4|altpll_component|pll|clk[1] ; 0.001        ; 0.077      ; 1.959      ;
; -1.566 ; control_disparo:inst|EA[1]  ; control_fifo:inst2|EA[0]    ; control_disparo:inst|EA[1]        ; inst4|altpll_component|pll|clk[1] ; 0.001        ; 0.077      ; 1.959      ;
; -1.536 ; control_disparo:inst|EA[1]  ; control_fifo:inst2|EA[2]    ; control_disparo:inst|EA[1]        ; inst4|altpll_component|pll|clk[1] ; 0.001        ; 0.078      ; 1.930      ;
; -1.536 ; control_disparo:inst|EA[1]  ; control_fifo:inst2|EA[2]    ; control_disparo:inst|EA[1]        ; inst4|altpll_component|pll|clk[1] ; 0.001        ; 0.078      ; 1.930      ;
; -1.446 ; control_fifo:inst2|EA[0]    ; control_fifo:inst2|EA[0]    ; control_fifo:inst2|EA[0]          ; inst4|altpll_component|pll|clk[1] ; 0.001        ; 0.077      ; 1.839      ;
; -1.446 ; control_fifo:inst2|EA[0]    ; control_fifo:inst2|EA[0]    ; control_fifo:inst2|EA[0]          ; inst4|altpll_component|pll|clk[1] ; 0.001        ; 0.077      ; 1.839      ;
; -1.433 ; control_fifo:inst2|EA[0]    ; control_fifo:inst2|EA[2]    ; control_fifo:inst2|EA[0]          ; inst4|altpll_component|pll|clk[1] ; 0.001        ; 0.078      ; 1.827      ;
; -1.433 ; control_fifo:inst2|EA[0]    ; control_fifo:inst2|EA[2]    ; control_fifo:inst2|EA[0]          ; inst4|altpll_component|pll|clk[1] ; 0.001        ; 0.078      ; 1.827      ;
; -1.179 ; control_fifo:inst2|EA[0]    ; control_fifo:inst2|EA[1]    ; control_fifo:inst2|EA[0]          ; inst4|altpll_component|pll|clk[1] ; 0.001        ; 0.077      ; 1.572      ;
; -1.179 ; control_fifo:inst2|EA[0]    ; control_fifo:inst2|EA[1]    ; control_fifo:inst2|EA[0]          ; inst4|altpll_component|pll|clk[1] ; 0.001        ; 0.077      ; 1.572      ;
; 16.683 ; control_fifo:inst2|leido[9] ; control_fifo:inst2|EA[0]    ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; -0.001     ; 3.353      ;
; 16.734 ; control_fifo:inst2|leido[8] ; control_fifo:inst2|EA[0]    ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; -0.001     ; 3.302      ;
; 16.751 ; control_fifo:inst2|leido[2] ; control_fifo:inst2|EA[0]    ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; -0.001     ; 3.285      ;
; 16.794 ; control_fifo:inst2|leido[4] ; control_fifo:inst2|EA[0]    ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; -0.001     ; 3.242      ;
; 16.868 ; control_fifo:inst2|leido[9] ; control_fifo:inst2|EA[2]    ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 3.169      ;
; 16.919 ; control_fifo:inst2|leido[8] ; control_fifo:inst2|EA[2]    ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 3.118      ;
; 16.965 ; control_fifo:inst2|leido[7] ; control_fifo:inst2|EA[0]    ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; -0.001     ; 3.071      ;
; 16.992 ; control_fifo:inst2|leido[2] ; control_fifo:inst2|EA[2]    ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 3.045      ;
; 17.034 ; control_fifo:inst2|leido[5] ; control_fifo:inst2|EA[0]    ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; -0.001     ; 3.002      ;
; 17.035 ; control_fifo:inst2|leido[4] ; control_fifo:inst2|EA[2]    ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 3.002      ;
; 17.077 ; control_fifo:inst2|leido[6] ; control_fifo:inst2|EA[0]    ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; -0.001     ; 2.959      ;
; 17.142 ; control_fifo:inst2|leido[3] ; control_fifo:inst2|EA[0]    ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; -0.001     ; 2.894      ;
; 17.150 ; control_fifo:inst2|leido[7] ; control_fifo:inst2|EA[2]    ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 2.887      ;
; 17.262 ; control_fifo:inst2|leido[6] ; control_fifo:inst2|EA[2]    ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 2.775      ;
; 17.275 ; control_fifo:inst2|leido[5] ; control_fifo:inst2|EA[2]    ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 2.762      ;
; 17.383 ; control_fifo:inst2|leido[3] ; control_fifo:inst2|EA[2]    ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 2.654      ;
; 17.401 ; control_fifo:inst2|leido[2] ; control_fifo:inst2|EA[1]    ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; -0.001     ; 2.635      ;
; 17.435 ; control_fifo:inst2|leido[1] ; control_fifo:inst2|leido[9] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 2.602      ;
; 17.444 ; control_fifo:inst2|leido[4] ; control_fifo:inst2|EA[1]    ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; -0.001     ; 2.592      ;
; 17.515 ; control_fifo:inst2|leido[1] ; control_fifo:inst2|leido[8] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 2.522      ;
; 17.541 ; control_fifo:inst2|leido[2] ; control_fifo:inst2|leido[9] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 2.496      ;
; 17.577 ; control_fifo:inst2|leido[0] ; control_fifo:inst2|leido[9] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 2.460      ;
; 17.595 ; control_fifo:inst2|leido[1] ; control_fifo:inst2|leido[7] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 2.442      ;
; 17.621 ; control_fifo:inst2|leido[2] ; control_fifo:inst2|leido[8] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 2.416      ;
; 17.630 ; control_fifo:inst2|leido[3] ; control_fifo:inst2|leido[9] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 2.407      ;
; 17.657 ; control_fifo:inst2|leido[0] ; control_fifo:inst2|leido[8] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 2.380      ;
; 17.675 ; control_fifo:inst2|leido[1] ; control_fifo:inst2|leido[6] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 2.362      ;
; 17.684 ; control_fifo:inst2|leido[5] ; control_fifo:inst2|EA[1]    ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; -0.001     ; 2.352      ;
; 17.701 ; control_fifo:inst2|leido[2] ; control_fifo:inst2|leido[7] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 2.336      ;
; 17.710 ; control_fifo:inst2|leido[3] ; control_fifo:inst2|leido[8] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 2.327      ;
; 17.723 ; control_fifo:inst2|leido[9] ; control_fifo:inst2|EA[1]    ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; -0.001     ; 2.313      ;
; 17.728 ; control_fifo:inst2|EA[2]    ; control_fifo:inst2|EA[2]    ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 2.309      ;
; 17.737 ; control_fifo:inst2|leido[0] ; control_fifo:inst2|leido[7] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 2.300      ;
; 17.755 ; control_fifo:inst2|leido[1] ; control_fifo:inst2|leido[5] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 2.282      ;
; 17.774 ; control_fifo:inst2|leido[8] ; control_fifo:inst2|EA[1]    ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; -0.001     ; 2.262      ;
; 17.781 ; control_fifo:inst2|leido[2] ; control_fifo:inst2|leido[6] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 2.256      ;
; 17.790 ; control_fifo:inst2|leido[3] ; control_fifo:inst2|leido[7] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 2.247      ;
; 17.792 ; control_fifo:inst2|leido[3] ; control_fifo:inst2|EA[1]    ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; -0.001     ; 2.244      ;
; 17.814 ; control_fifo:inst2|EA[1]    ; control_fifo:inst2|EA[2]    ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.001      ; 2.224      ;
; 17.817 ; control_fifo:inst2|leido[0] ; control_fifo:inst2|leido[6] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 2.220      ;
; 17.861 ; control_fifo:inst2|leido[2] ; control_fifo:inst2|leido[5] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 2.176      ;
; 17.870 ; control_fifo:inst2|leido[3] ; control_fifo:inst2|leido[6] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 2.167      ;
; 17.897 ; control_fifo:inst2|leido[0] ; control_fifo:inst2|leido[5] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 2.140      ;
; 17.922 ; control_fifo:inst2|leido[4] ; control_fifo:inst2|leido[9] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 2.115      ;
; 17.929 ; control_fifo:inst2|leido[1] ; control_fifo:inst2|leido[4] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 2.108      ;
; 17.950 ; control_fifo:inst2|leido[3] ; control_fifo:inst2|leido[5] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 2.087      ;
; 17.957 ; control_fifo:inst2|leido[6] ; control_fifo:inst2|leido[9] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 2.080      ;
; 18.002 ; control_fifo:inst2|leido[4] ; control_fifo:inst2|leido[8] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 2.035      ;
; 18.005 ; control_fifo:inst2|leido[7] ; control_fifo:inst2|EA[1]    ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; -0.001     ; 2.031      ;
; 18.009 ; control_fifo:inst2|leido[1] ; control_fifo:inst2|leido[3] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 2.028      ;
; 18.035 ; control_fifo:inst2|leido[2] ; control_fifo:inst2|leido[4] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 2.002      ;
; 18.037 ; control_fifo:inst2|leido[6] ; control_fifo:inst2|leido[8] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 2.000      ;
; 18.044 ; control_fifo:inst2|leido[7] ; control_fifo:inst2|leido[9] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 1.993      ;
; 18.064 ; control_fifo:inst2|leido[5] ; control_fifo:inst2|leido[9] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 1.973      ;
; 18.071 ; control_fifo:inst2|leido[0] ; control_fifo:inst2|leido[4] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 1.966      ;
; 18.082 ; control_fifo:inst2|leido[4] ; control_fifo:inst2|leido[7] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 1.955      ;
; 18.089 ; control_fifo:inst2|leido[1] ; control_fifo:inst2|leido[2] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 1.948      ;
; 18.115 ; control_fifo:inst2|leido[2] ; control_fifo:inst2|leido[3] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 1.922      ;
; 18.117 ; control_fifo:inst2|leido[6] ; control_fifo:inst2|leido[7] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 1.920      ;
; 18.117 ; control_fifo:inst2|leido[6] ; control_fifo:inst2|EA[1]    ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; -0.001     ; 1.919      ;
; 18.124 ; control_fifo:inst2|leido[7] ; control_fifo:inst2|leido[8] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 1.913      ;
; 18.124 ; control_fifo:inst2|leido[3] ; control_fifo:inst2|leido[4] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 1.913      ;
; 18.144 ; control_fifo:inst2|leido[5] ; control_fifo:inst2|leido[8] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 1.893      ;
; 18.151 ; control_fifo:inst2|leido[0] ; control_fifo:inst2|leido[3] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 1.886      ;
; 18.162 ; control_fifo:inst2|leido[4] ; control_fifo:inst2|leido[6] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 1.875      ;
; 18.224 ; control_fifo:inst2|leido[5] ; control_fifo:inst2|leido[7] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 1.813      ;
; 18.231 ; control_fifo:inst2|leido[0] ; control_fifo:inst2|leido[2] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 1.806      ;
; 18.242 ; control_fifo:inst2|leido[4] ; control_fifo:inst2|leido[5] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 1.795      ;
; 18.265 ; control_fifo:inst2|EA[1]    ; control_fifo:inst2|EA[0]    ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 1.772      ;
; 18.304 ; control_fifo:inst2|leido[5] ; control_fifo:inst2|leido[6] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 1.733      ;
+--------+-----------------------------+-----------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'control_disparo:inst|EA[1]'                                                                                                                                                                                                                                                                                                                                      ;
+--------+-----------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+----------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                       ; To Node                                                                                                                                                ; Launch Clock             ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+----------------------------+--------------+------------+------------+
; -3.441 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[12]                                      ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                              ; ifclk                    ; control_disparo:inst|EA[1] ; 0.000        ; 4.703      ; 1.548      ;
; -3.439 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[6]                                       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                              ; ifclk                    ; control_disparo:inst|EA[1] ; 0.000        ; 4.703      ; 1.550      ;
; -3.168 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[0]                                       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                              ; ifclk                    ; control_disparo:inst|EA[1] ; 0.000        ; 4.703      ; 1.821      ;
; -3.025 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[11]                                      ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                              ; ifclk                    ; control_disparo:inst|EA[1] ; 0.000        ; 4.703      ; 1.964      ;
; -2.878 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[1]                                       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                              ; ifclk                    ; control_disparo:inst|EA[1] ; 0.000        ; 4.703      ; 2.111      ;
; -2.824 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[13]                                      ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                              ; ifclk                    ; control_disparo:inst|EA[1] ; 0.000        ; 4.703      ; 2.165      ;
; -2.648 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[2]                                       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                              ; ifclk                    ; control_disparo:inst|EA[1] ; 0.000        ; 4.705      ; 2.343      ;
; -2.605 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[4]                                       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                              ; ifclk                    ; control_disparo:inst|EA[1] ; 0.000        ; 4.703      ; 2.384      ;
; -2.541 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[3]                                       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                              ; ifclk                    ; control_disparo:inst|EA[1] ; 0.000        ; 4.703      ; 2.448      ;
; -2.530 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[10]                                      ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                              ; ifclk                    ; control_disparo:inst|EA[1] ; 0.000        ; 4.706      ; 2.462      ;
; -2.472 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[7]                                       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                              ; ifclk                    ; control_disparo:inst|EA[1] ; 0.000        ; 4.703      ; 2.517      ;
; -2.413 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[5]                                       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                              ; ifclk                    ; control_disparo:inst|EA[1] ; 0.000        ; 4.703      ; 2.576      ;
; -2.332 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[9]                                       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                              ; ifclk                    ; control_disparo:inst|EA[1] ; 0.000        ; 4.706      ; 2.660      ;
; -2.301 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[8]                                       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                              ; ifclk                    ; control_disparo:inst|EA[1] ; 0.000        ; 4.703      ; 2.688      ;
; -1.999 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[0]         ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[0]                                                ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 2.444      ; 0.731      ;
; -1.999 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[1]         ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[1]                                                ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 2.444      ; 0.731      ;
; -1.999 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[2]         ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[2]                                                ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 2.444      ; 0.731      ;
; -1.999 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[3]         ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[3]                                                ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 2.444      ; 0.731      ;
; -1.999 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[4]         ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[4]                                                ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 2.444      ; 0.731      ;
; -1.999 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[6]         ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[6]                                                ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 2.444      ; 0.731      ;
; -1.999 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[7]         ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[7]                                                ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 2.444      ; 0.731      ;
; -1.999 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3      ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3                                             ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 2.444      ; 0.731      ;
; -1.999 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a1           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a1                                                  ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 2.444      ; 0.731      ;
; -1.999 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a0           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a0                                                  ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 2.444      ; 0.731      ;
; -1.999 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a6           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a6                                                  ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 2.444      ; 0.731      ;
; -1.999 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a2           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a2                                                  ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 2.444      ; 0.731      ;
; -1.999 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a3           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a3                                                  ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 2.444      ; 0.731      ;
; -1.999 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~2        ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~2                                               ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 2.444      ; 0.731      ;
; -1.999 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~0        ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~0                                               ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 2.444      ; 0.731      ;
; -1.999 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~1        ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~1                                               ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 2.444      ; 0.731      ;
; -1.999 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a13~0        ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a13~0                                               ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 2.444      ; 0.731      ;
; -1.999 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~4        ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~4                                               ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 2.444      ; 0.731      ;
; -1.999 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a7           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a7                                                  ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 2.444      ; 0.731      ;
; -1.999 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a4           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a4                                                  ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 2.444      ; 0.731      ;
; -1.999 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a5           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a5                                                  ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 2.444      ; 0.731      ;
; -1.999 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~3        ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~3                                               ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 2.444      ; 0.731      ;
; -1.853 ; control_fifo:inst2|dataOut[13]                                                                                  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~portb_datain_reg0   ; control_fifo:inst2|EA[0] ; control_disparo:inst|EA[1] ; -0.500       ; 3.453      ; 1.350      ;
; -1.822 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|parity9              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a0                                                  ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 2.444      ; 0.908      ;
; -1.819 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a0           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|sub_parity10a[0]                                            ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 2.444      ; 0.911      ;
; -1.817 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|sub_parity12a0        ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|parity11                                                     ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 2.444      ; 0.913      ;
; -1.802 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a2           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a3                                                  ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 2.444      ; 0.928      ;
; -1.800 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~1        ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a13~0                                               ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 2.444      ; 0.930      ;
; -1.798 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[3]         ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|sub_parity12a0                                               ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 2.444      ; 0.932      ;
; -1.796 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|parity11              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[0]                                                ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 2.444      ; 0.934      ;
; -1.794 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~1        ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~0                                               ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 2.444      ; 0.936      ;
; -1.793 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~5        ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~3                                               ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 2.444      ; 0.937      ;
; -1.792 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~5        ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~2                                               ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 2.444      ; 0.938      ;
; -1.788 ; control_fifo:inst2|dataOut[8]                                                                                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a8~portb_datain_reg0    ; control_fifo:inst2|EA[0] ; control_disparo:inst|EA[1] ; -0.500       ; 3.452      ; 1.414      ;
; -1.730 ; control_fifo:inst2|dataOut[12]                                                                                  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a28~portb_datain_reg0   ; control_fifo:inst2|EA[0] ; control_disparo:inst|EA[1] ; -0.500       ; 3.446      ; 1.466      ;
; -1.730 ; control_fifo:inst2|dataOut[1]                                                                                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a17~portb_datain_reg0   ; control_fifo:inst2|EA[0] ; control_disparo:inst|EA[1] ; -0.500       ; 3.422      ; 1.442      ;
; -1.710 ; control_fifo:inst2|dataOut[9]                                                                                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a9~portb_datain_reg0    ; control_fifo:inst2|EA[0] ; control_disparo:inst|EA[1] ; -0.500       ; 3.449      ; 1.489      ;
; -1.643 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a8~0         ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~4                                               ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 2.444      ; 1.087      ;
; -1.635 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a5           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|sub_parity10a[1]                                            ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 2.444      ; 1.095      ;
; -1.633 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a5           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a8~0                                                ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 2.444      ; 1.097      ;
; -1.632 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a5           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~5                                               ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 2.444      ; 1.098      ;
; -1.601 ; control_fifo:inst2|dataOut[15]                                                                                  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~portb_datain_reg0   ; control_fifo:inst2|EA[0] ; control_disparo:inst|EA[1] ; -0.500       ; 3.528      ; 1.677      ;
; -1.595 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|sub_parity10a[2]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|parity9                                                     ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 2.444      ; 1.135      ;
; -1.571 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a4           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|sub_parity10a[1]                                            ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 2.444      ; 1.159      ;
; -1.551 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[2]         ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[4]                                                ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 2.444      ; 1.179      ;
; -1.550 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[2]         ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[3]                                                ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 2.444      ; 1.180      ;
; -1.538 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a6           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~5                                               ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 2.444      ; 1.192      ;
; -1.534 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a6           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a8~0                                                ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 2.444      ; 1.196      ;
; -1.517 ; control_fifo:inst2|dataOut[13]                                                                                  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~portb_datain_reg0   ; control_fifo:inst2|EA[0] ; control_disparo:inst|EA[1] ; -0.500       ; 3.449      ; 1.682      ;
; -1.501 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a7           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~5                                               ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 2.444      ; 1.229      ;
; -1.501 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|sub_parity10a[1]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|parity9                                                     ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 2.444      ; 1.229      ;
; -1.497 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[5]_OTERM63 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|sub_parity12a1                                               ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 2.444      ; 1.233      ;
; -1.486 ; control_fifo:inst2|dataOut[5]                                                                                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a5~portb_datain_reg0    ; control_fifo:inst2|EA[0] ; control_disparo:inst|EA[1] ; -0.500       ; 3.432      ; 1.696      ;
; -1.477 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|sub_parity10a[0]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|parity9                                                     ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 2.444      ; 1.253      ;
; -1.464 ; control_fifo:inst2|dataOut[12]                                                                                  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_datain_reg0   ; control_fifo:inst2|EA[0] ; control_disparo:inst|EA[1] ; -0.500       ; 3.449      ; 1.735      ;
; -1.463 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~3        ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~2                                               ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 2.444      ; 1.267      ;
; -1.462 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|sub_parity12a2        ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|parity11                                                     ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 2.444      ; 1.268      ;
; -1.461 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~2        ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~0                                               ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 2.444      ; 1.269      ;
; -1.457 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~2        ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~1                                               ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 2.444      ; 1.273      ;
; -1.456 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~2        ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a13~0                                               ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 2.444      ; 1.274      ;
; -1.453 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[0]         ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|sub_parity12a0                                               ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 2.444      ; 1.277      ;
; -1.450 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[3]         ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[4]                                                ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 2.444      ; 1.280      ;
; -1.448 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|parity11              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[1]                                                ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 2.444      ; 1.282      ;
; -1.445 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a7           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a8~0                                                ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 2.444      ; 1.285      ;
; -1.437 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a6           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|sub_parity10a[1]                                            ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 2.444      ; 1.293      ;
; -1.435 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|sub_parity10a[3]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|parity9                                                     ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 2.444      ; 1.295      ;
; -1.428 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[1]         ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|sub_parity12a0                                               ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 2.444      ; 1.302      ;
; -1.419 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|_~0_OTERM57           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3                                             ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 2.444      ; 1.311      ;
; -1.416 ; control_fifo:inst2|dataOut[8]                                                                                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a24~portb_datain_reg0   ; control_fifo:inst2|EA[0] ; control_disparo:inst|EA[1] ; -0.500       ; 3.449      ; 1.783      ;
; -1.414 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[2]         ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|sub_parity12a0                                               ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 2.444      ; 1.316      ;
; -1.413 ; control_fifo:inst2|dataOut[1]                                                                                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1~portb_datain_reg0    ; control_fifo:inst2|EA[0] ; control_disparo:inst|EA[1] ; -0.500       ; 3.429      ; 1.766      ;
; -1.413 ; control_fifo:inst2|dataOut[0]                                                                                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_datain_reg0    ; control_fifo:inst2|EA[0] ; control_disparo:inst|EA[1] ; -0.500       ; 3.433      ; 1.770      ;
; -1.407 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a7           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|sub_parity10a[1]                                            ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 2.444      ; 1.323      ;
; -1.407 ; control_fifo:inst2|dataOut[0]                                                                                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~portb_datain_reg0   ; control_fifo:inst2|EA[0] ; control_disparo:inst|EA[1] ; -0.500       ; 3.437      ; 1.780      ;
; -1.400 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a5           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a6                                                  ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 2.444      ; 1.330      ;
; -1.399 ; control_fifo:inst2|dataOut[14]                                                                                  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~portb_datain_reg0   ; control_fifo:inst2|EA[0] ; control_disparo:inst|EA[1] ; -0.500       ; 3.442      ; 1.793      ;
; -1.396 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~4        ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~2                                               ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 2.444      ; 1.334      ;
; -1.395 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~4        ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~3                                               ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 2.444      ; 1.335      ;
; -1.394 ; control_fifo:inst2|dataOut[14]                                                                                  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a30~portb_datain_reg0   ; control_fifo:inst2|EA[0] ; control_disparo:inst|EA[1] ; -0.500       ; 3.433      ; 1.789      ;
; -1.392 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[4]         ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[4]                                                                      ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 2.444      ; 1.338      ;
; -1.371 ; control_fifo:inst2|dataOut[9]                                                                                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a25~portb_datain_reg0   ; control_fifo:inst2|EA[0] ; control_disparo:inst|EA[1] ; -0.500       ; 3.442      ; 1.821      ;
; -1.364 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[3]         ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[3]                                                                      ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 2.444      ; 1.366      ;
; -1.359 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[4]         ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~portb_address_reg4  ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 2.557      ; 1.448      ;
; -1.338 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3      ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~portb_address_reg11 ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 2.558      ; 1.470      ;
; -1.328 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[4]         ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~portb_address_reg4  ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 2.561      ; 1.483      ;
; -1.324 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[2]         ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~portb_address_reg2  ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 2.557      ; 1.483      ;
+--------+-----------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+----------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'ifclk'                                                                                                                                                                                                                                                                                                                                                                         ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                           ; To Node                                                                                                                                                ; Launch Clock                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-------------+--------------+------------+------------+
; -2.664 ; control_disparo:inst|EA[1]                                                                                                          ; control_disparo:inst|EA[1]                                                                                                                             ; control_disparo:inst|EA[1]        ; ifclk       ; 0.000        ; 2.832      ; 0.731      ;
; -2.664 ; control_disparo:inst|EA[1]                                                                                                          ; control_disparo:inst|EA[1]                                                                                                                             ; control_disparo:inst|EA[1]        ; ifclk       ; 0.000        ; 2.832      ; 0.731      ;
; -2.433 ; control_disparo:inst|EA[1]                                                                                                          ; control_disparo:inst|EA[0]                                                                                                                             ; control_disparo:inst|EA[1]        ; ifclk       ; 0.000        ; 2.832      ; 0.962      ;
; -2.433 ; control_disparo:inst|EA[1]                                                                                                          ; control_disparo:inst|EA[0]                                                                                                                             ; control_disparo:inst|EA[1]        ; ifclk       ; 0.000        ; 2.832      ; 0.962      ;
; -1.518 ; control_disparo:inst|EA[1]                                                                                                          ; control_disparo:inst|cuenta_180[8]                                                                                                                     ; control_disparo:inst|EA[1]        ; ifclk       ; 0.000        ; 2.832      ; 1.877      ;
; -1.518 ; control_disparo:inst|EA[1]                                                                                                          ; control_disparo:inst|cuenta_180[5]                                                                                                                     ; control_disparo:inst|EA[1]        ; ifclk       ; 0.000        ; 2.832      ; 1.877      ;
; -1.518 ; control_disparo:inst|EA[1]                                                                                                          ; control_disparo:inst|cuenta_180[6]                                                                                                                     ; control_disparo:inst|EA[1]        ; ifclk       ; 0.000        ; 2.832      ; 1.877      ;
; -1.518 ; control_disparo:inst|EA[1]                                                                                                          ; control_disparo:inst|cuenta_180[4]                                                                                                                     ; control_disparo:inst|EA[1]        ; ifclk       ; 0.000        ; 2.832      ; 1.877      ;
; -1.518 ; control_disparo:inst|EA[1]                                                                                                          ; control_disparo:inst|cuenta_180[7]                                                                                                                     ; control_disparo:inst|EA[1]        ; ifclk       ; 0.000        ; 2.832      ; 1.877      ;
; -1.518 ; control_disparo:inst|EA[1]                                                                                                          ; control_disparo:inst|cuenta_180[3]                                                                                                                     ; control_disparo:inst|EA[1]        ; ifclk       ; 0.000        ; 2.832      ; 1.877      ;
; -1.518 ; control_disparo:inst|EA[1]                                                                                                          ; control_disparo:inst|cuenta_180[2]                                                                                                                     ; control_disparo:inst|EA[1]        ; ifclk       ; 0.000        ; 2.832      ; 1.877      ;
; -1.518 ; control_disparo:inst|EA[1]                                                                                                          ; control_disparo:inst|cuenta_180[1]                                                                                                                     ; control_disparo:inst|EA[1]        ; ifclk       ; 0.000        ; 2.832      ; 1.877      ;
; -1.518 ; control_disparo:inst|EA[1]                                                                                                          ; control_disparo:inst|cuenta_180[0]                                                                                                                     ; control_disparo:inst|EA[1]        ; ifclk       ; 0.000        ; 2.832      ; 1.877      ;
; -1.518 ; control_disparo:inst|EA[1]                                                                                                          ; control_disparo:inst|cuenta_180[8]                                                                                                                     ; control_disparo:inst|EA[1]        ; ifclk       ; 0.000        ; 2.832      ; 1.877      ;
; -1.518 ; control_disparo:inst|EA[1]                                                                                                          ; control_disparo:inst|cuenta_180[5]                                                                                                                     ; control_disparo:inst|EA[1]        ; ifclk       ; 0.000        ; 2.832      ; 1.877      ;
; -1.518 ; control_disparo:inst|EA[1]                                                                                                          ; control_disparo:inst|cuenta_180[6]                                                                                                                     ; control_disparo:inst|EA[1]        ; ifclk       ; 0.000        ; 2.832      ; 1.877      ;
; -1.518 ; control_disparo:inst|EA[1]                                                                                                          ; control_disparo:inst|cuenta_180[4]                                                                                                                     ; control_disparo:inst|EA[1]        ; ifclk       ; 0.000        ; 2.832      ; 1.877      ;
; -1.518 ; control_disparo:inst|EA[1]                                                                                                          ; control_disparo:inst|cuenta_180[7]                                                                                                                     ; control_disparo:inst|EA[1]        ; ifclk       ; 0.000        ; 2.832      ; 1.877      ;
; -1.518 ; control_disparo:inst|EA[1]                                                                                                          ; control_disparo:inst|cuenta_180[3]                                                                                                                     ; control_disparo:inst|EA[1]        ; ifclk       ; 0.000        ; 2.832      ; 1.877      ;
; -1.518 ; control_disparo:inst|EA[1]                                                                                                          ; control_disparo:inst|cuenta_180[2]                                                                                                                     ; control_disparo:inst|EA[1]        ; ifclk       ; 0.000        ; 2.832      ; 1.877      ;
; -1.518 ; control_disparo:inst|EA[1]                                                                                                          ; control_disparo:inst|cuenta_180[1]                                                                                                                     ; control_disparo:inst|EA[1]        ; ifclk       ; 0.000        ; 2.832      ; 1.877      ;
; -1.518 ; control_disparo:inst|EA[1]                                                                                                          ; control_disparo:inst|cuenta_180[0]                                                                                                                     ; control_disparo:inst|EA[1]        ; ifclk       ; 0.000        ; 2.832      ; 1.877      ;
; -1.472 ; Retrasar_entrada:inst3|q4_Entrada                                                                                                   ; control_disparo:inst|EA[0]                                                                                                                             ; inst4|altpll_component|pll|clk[1] ; ifclk       ; 0.017        ; 2.754      ; 1.585      ;
; 0.445  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[0]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[0]                                                ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[1]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[1]                                                ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[2]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[2]                                                ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[3]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[3]                                                ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[4]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[4]                                                ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[5]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[5]                                                ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[6]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[6]                                                ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~10                         ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~10                                            ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[13]~7                          ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[13]~7                                             ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~9                          ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~9                                             ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.731      ;
; 0.622  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~10                         ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[13]~7                                             ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.908      ;
; 0.624  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~10                         ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~9                                             ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.910      ;
; 0.638  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a2                            ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|parity5                                                     ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.924      ;
; 0.640  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|parity5                                  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[0]                                                ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.926      ;
; 0.646  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~11                         ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[10]                                                                             ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.932      ;
; 0.649  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[0]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a0                                               ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.935      ;
; 0.765  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|addr_store_a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|address_reg_a[0]                   ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 1.051      ;
; 0.769  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[10]~4                          ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[10]                                                                             ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 1.055      ;
; 0.876  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|parity5                                  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[1]                                                ; ifclk                             ; ifclk       ; 0.000        ; -0.001     ; 1.161      ;
; 0.903  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[4]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a1                                               ; ifclk                             ; ifclk       ; 0.000        ; 0.001      ; 1.190      ;
; 0.960  ; control_disparo:inst|cuenta_180[1]                                                                                                  ; control_disparo:inst|cuenta_180[1]                                                                                                                     ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 1.246      ;
; 0.960  ; control_disparo:inst|cuenta_180[0]                                                                                                  ; control_disparo:inst|cuenta_180[0]                                                                                                                     ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 1.246      ;
; 0.961  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[13]~6                          ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[13]~7                                             ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 1.247      ;
; 0.962  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a1                            ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|parity5                                                     ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 1.248      ;
; 0.968  ; control_disparo:inst|cuenta_180[2]                                                                                                  ; control_disparo:inst|cuenta_180[2]                                                                                                                     ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 1.254      ;
; 0.977  ; control_disparo:inst|cuenta_180[4]                                                                                                  ; control_disparo:inst|cuenta_180[4]                                                                                                                     ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 1.263      ;
; 0.977  ; control_disparo:inst|cuenta_180[7]                                                                                                  ; control_disparo:inst|cuenta_180[7]                                                                                                                     ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 1.263      ;
; 0.991  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a3                            ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|parity5                                                     ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 1.277      ;
; 0.992  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[9]~3                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[9]                                                                              ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 1.278      ;
; 1.005  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[11]~5                          ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~10                                            ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 1.291      ;
; 1.008  ; control_disparo:inst|cuenta_180[3]                                                                                                  ; control_disparo:inst|cuenta_180[3]                                                                                                                     ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 1.294      ;
; 1.009  ; control_disparo:inst|EA[0]                                                                                                          ; control_disparo:inst|EA[1]                                                                                                                             ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 1.295      ;
; 1.009  ; control_disparo:inst|cuenta_180[8]                                                                                                  ; control_disparo:inst|cuenta_180[8]                                                                                                                     ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 1.295      ;
; 1.013  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~8                          ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~9                                             ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 1.299      ;
; 1.016  ; control_disparo:inst|cuenta_180[5]                                                                                                  ; control_disparo:inst|cuenta_180[5]                                                                                                                     ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 1.302      ;
; 1.016  ; control_disparo:inst|cuenta_180[6]                                                                                                  ; control_disparo:inst|cuenta_180[6]                                                                                                                     ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 1.302      ;
; 1.023  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[2]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[3]                                                ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 1.309      ;
; 1.025  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[2]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[4]                                                ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 1.311      ;
; 1.124  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[4]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~porta_address_reg4  ; ifclk                             ; ifclk       ; 0.000        ; 0.080      ; 1.454      ;
; 1.128  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[6]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a31~porta_address_reg6  ; ifclk                             ; ifclk       ; 0.000        ; 0.078      ; 1.456      ;
; 1.131  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~13                         ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[9]                                                                              ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 1.417      ;
; 1.136  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[3]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a31~porta_address_reg3  ; ifclk                             ; ifclk       ; 0.000        ; 0.078      ; 1.464      ;
; 1.142  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[5]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a31~porta_address_reg5  ; ifclk                             ; ifclk       ; 0.000        ; 0.078      ; 1.470      ;
; 1.142  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~11                         ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~11                                            ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 1.428      ;
; 1.156  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[1]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a31~porta_address_reg1  ; ifclk                             ; ifclk       ; 0.000        ; 0.078      ; 1.484      ;
; 1.162  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[2]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a31~porta_address_reg2  ; ifclk                             ; ifclk       ; 0.000        ; 0.078      ; 1.490      ;
; 1.170  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[0]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a31~porta_address_reg0  ; ifclk                             ; ifclk       ; 0.000        ; 0.077      ; 1.497      ;
; 1.175  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~10                         ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a2                                               ; ifclk                             ; ifclk       ; 0.000        ; 0.001      ; 1.462      ;
; 1.214  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[5]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a1                                               ; ifclk                             ; ifclk       ; 0.000        ; 0.001      ; 1.501      ;
; 1.215  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~11                         ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~10                                            ; ifclk                             ; ifclk       ; 0.000        ; 0.001      ; 1.502      ;
; 1.235  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a0                            ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|parity5                                                     ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 1.521      ;
; 1.265  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[10]~4                          ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~11                                            ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 1.551      ;
; 1.278  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~15                         ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[9]                                                                              ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 1.564      ;
; 1.295  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~13                         ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~10                                            ; ifclk                             ; ifclk       ; 0.000        ; 0.001      ; 1.582      ;
; 1.298  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[4]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[4]                                                                              ; ifclk                             ; ifclk       ; 0.000        ; 0.003      ; 1.587      ;
; 1.304  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[2]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[2]                                                                              ; ifclk                             ; ifclk       ; 0.000        ; 0.001      ; 1.591      ;
; 1.334  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[2]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a0                                               ; ifclk                             ; ifclk       ; 0.000        ; 0.001      ; 1.621      ;
; 1.339  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[8]~2                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~13                                            ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 1.625      ;
; 1.383  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[0]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[3]                                                ; ifclk                             ; ifclk       ; 0.000        ; -0.001     ; 1.668      ;
; 1.389  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[0]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[4]                                                ; ifclk                             ; ifclk       ; 0.000        ; -0.001     ; 1.674      ;
; 1.392  ; control_disparo:inst|cuenta_180[0]                                                                                                  ; control_disparo:inst|cuenta_180[1]                                                                                                                     ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 1.678      ;
; 1.392  ; control_disparo:inst|cuenta_180[1]                                                                                                  ; control_disparo:inst|cuenta_180[2]                                                                                                                     ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 1.678      ;
; 1.400  ; control_disparo:inst|cuenta_180[2]                                                                                                  ; control_disparo:inst|cuenta_180[3]                                                                                                                     ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 1.686      ;
; 1.409  ; control_disparo:inst|cuenta_180[4]                                                                                                  ; control_disparo:inst|cuenta_180[5]                                                                                                                     ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 1.695      ;
; 1.441  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~10                         ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a31~porta_address_reg11 ; ifclk                             ; ifclk       ; 0.000        ; 0.078      ; 1.769      ;
; 1.441  ; control_disparo:inst|cuenta_180[3]                                                                                                  ; control_disparo:inst|cuenta_180[4]                                                                                                                     ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 1.727      ;
; 1.442  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~15                         ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~10                                            ; ifclk                             ; ifclk       ; 0.000        ; 0.001      ; 1.729      ;
; 1.446  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~9                          ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a3                                               ; ifclk                             ; ifclk       ; 0.000        ; 0.001      ; 1.733      ;
; 1.449  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[7]~1                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a31~porta_address_reg7  ; ifclk                             ; ifclk       ; 0.000        ; 0.079      ; 1.778      ;
; 1.449  ; control_disparo:inst|cuenta_180[6]                                                                                                  ; control_disparo:inst|cuenta_180[7]                                                                                                                     ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 1.735      ;
; 1.449  ; control_disparo:inst|cuenta_180[5]                                                                                                  ; control_disparo:inst|cuenta_180[6]                                                                                                                     ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 1.735      ;
; 1.450  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~13                         ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[10]                                                                             ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 1.736      ;
; 1.454  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[5]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~15                                            ; ifclk                             ; ifclk       ; 0.000        ; -0.001     ; 1.739      ;
; 1.467  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[5]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[7]~1                                              ; ifclk                             ; ifclk       ; 0.000        ; -0.001     ; 1.752      ;
; 1.472  ; control_disparo:inst|cuenta_180[0]                                                                                                  ; control_disparo:inst|cuenta_180[2]                                                                                                                     ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 1.758      ;
; 1.472  ; control_disparo:inst|cuenta_180[1]                                                                                                  ; control_disparo:inst|cuenta_180[3]                                                                                                                     ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 1.758      ;
; 1.476  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[13]~7                          ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|address_reg_a[0]                   ; ifclk                             ; ifclk       ; 0.000        ; 0.001      ; 1.763      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'control_fifo:inst2|EA[0]'                                                                                                                                                                                                                                                                                                                                        ;
+--------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                  ; To Node                                                                                                                                              ; Launch Clock                      ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------------------+--------------+------------+------------+
; -2.491 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[12]                                 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                            ; ifclk                             ; control_fifo:inst2|EA[0] ; 0.000        ; 3.753      ; 1.548      ;
; -2.489 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[6]                                  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                            ; ifclk                             ; control_fifo:inst2|EA[0] ; 0.000        ; 3.753      ; 1.550      ;
; -2.218 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[0]                                  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                            ; ifclk                             ; control_fifo:inst2|EA[0] ; 0.000        ; 3.753      ; 1.821      ;
; -2.183 ; control_fifo:inst2|EA[0]                                                                                   ; control_fifo:inst2|dataOut[13]                                                                                                                       ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; 0.000        ; 4.178      ; 2.272      ;
; -2.164 ; control_fifo:inst2|EA[0]                                                                                   ; control_fifo:inst2|dataOut[14]                                                                                                                       ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; 0.000        ; 4.180      ; 2.293      ;
; -2.160 ; control_fifo:inst2|EA[0]                                                                                   ; control_fifo:inst2|dataOut[10]                                                                                                                       ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; 0.000        ; 4.177      ; 2.294      ;
; -2.153 ; control_fifo:inst2|EA[1]                                                                                   ; control_fifo:inst2|dataOut[14]                                                                                                                       ; inst4|altpll_component|pll|clk[1] ; control_fifo:inst2|EA[0] ; 0.000        ; 4.103      ; 1.950      ;
; -2.148 ; control_fifo:inst2|EA[1]                                                                                   ; control_fifo:inst2|dataOut[12]                                                                                                                       ; inst4|altpll_component|pll|clk[1] ; control_fifo:inst2|EA[0] ; 0.000        ; 4.102      ; 1.954      ;
; -2.127 ; control_fifo:inst2|EA[0]                                                                                   ; control_fifo:inst2|dataOut[12]                                                                                                                       ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; 0.000        ; 4.179      ; 2.329      ;
; -2.126 ; control_fifo:inst2|EA[0]                                                                                   ; control_fifo:inst2|dataOut[11]                                                                                                                       ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; 0.000        ; 4.175      ; 2.326      ;
; -2.119 ; control_fifo:inst2|EA[0]                                                                                   ; control_fifo:inst2|dataOut[9]                                                                                                                        ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; 0.000        ; 4.178      ; 2.336      ;
; -2.110 ; control_fifo:inst2|EA[1]                                                                                   ; control_fifo:inst2|dataOut[13]                                                                                                                       ; inst4|altpll_component|pll|clk[1] ; control_fifo:inst2|EA[0] ; 0.000        ; 4.101      ; 1.991      ;
; -2.076 ; control_fifo:inst2|EA[0]                                                                                   ; control_fifo:inst2|dataOut[15]                                                                                                                       ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; 0.000        ; 4.096      ; 2.297      ;
; -2.075 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[11]                                 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                            ; ifclk                             ; control_fifo:inst2|EA[0] ; 0.000        ; 3.753      ; 1.964      ;
; -2.073 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[12]                                 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                            ; ifclk                             ; control_fifo:inst2|EA[0] ; 0.000        ; 3.335      ; 1.548      ;
; -2.071 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[6]                                  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                            ; ifclk                             ; control_fifo:inst2|EA[0] ; 0.000        ; 3.335      ; 1.550      ;
; -1.928 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[1]                                  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                            ; ifclk                             ; control_fifo:inst2|EA[0] ; 0.000        ; 3.753      ; 2.111      ;
; -1.874 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[13]                                 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                            ; ifclk                             ; control_fifo:inst2|EA[0] ; 0.000        ; 3.753      ; 2.165      ;
; -1.800 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[0]                                  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                            ; ifclk                             ; control_fifo:inst2|EA[0] ; 0.000        ; 3.335      ; 1.821      ;
; -1.698 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[2]                                  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                            ; ifclk                             ; control_fifo:inst2|EA[0] ; 0.000        ; 3.755      ; 2.343      ;
; -1.683 ; control_fifo:inst2|EA[0]                                                                                   ; control_fifo:inst2|dataOut[13]                                                                                                                       ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; -0.500       ; 4.178      ; 2.272      ;
; -1.664 ; control_fifo:inst2|EA[0]                                                                                   ; control_fifo:inst2|dataOut[14]                                                                                                                       ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; -0.500       ; 4.180      ; 2.293      ;
; -1.660 ; control_fifo:inst2|EA[0]                                                                                   ; control_fifo:inst2|dataOut[10]                                                                                                                       ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; -0.500       ; 4.177      ; 2.294      ;
; -1.657 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[11]                                 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                            ; ifclk                             ; control_fifo:inst2|EA[0] ; 0.000        ; 3.335      ; 1.964      ;
; -1.655 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[4]                                  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                            ; ifclk                             ; control_fifo:inst2|EA[0] ; 0.000        ; 3.753      ; 2.384      ;
; -1.627 ; control_fifo:inst2|EA[0]                                                                                   ; control_fifo:inst2|dataOut[12]                                                                                                                       ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; -0.500       ; 4.179      ; 2.329      ;
; -1.626 ; control_fifo:inst2|EA[0]                                                                                   ; control_fifo:inst2|dataOut[11]                                                                                                                       ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; -0.500       ; 4.175      ; 2.326      ;
; -1.619 ; control_fifo:inst2|EA[0]                                                                                   ; control_fifo:inst2|dataOut[9]                                                                                                                        ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; -0.500       ; 4.178      ; 2.336      ;
; -1.591 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[3]                                  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                            ; ifclk                             ; control_fifo:inst2|EA[0] ; 0.000        ; 3.753      ; 2.448      ;
; -1.580 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[10]                                 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                            ; ifclk                             ; control_fifo:inst2|EA[0] ; 0.000        ; 3.756      ; 2.462      ;
; -1.576 ; control_fifo:inst2|EA[0]                                                                                   ; control_fifo:inst2|dataOut[15]                                                                                                                       ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; -0.500       ; 4.096      ; 2.297      ;
; -1.555 ; control_fifo:inst2|EA[1]                                                                                   ; control_fifo:inst2|dataOut[15]                                                                                                                       ; inst4|altpll_component|pll|clk[1] ; control_fifo:inst2|EA[0] ; 0.000        ; 4.019      ; 2.464      ;
; -1.522 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[7]                                  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                            ; ifclk                             ; control_fifo:inst2|EA[0] ; 0.000        ; 3.753      ; 2.517      ;
; -1.510 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[1]                                  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                            ; ifclk                             ; control_fifo:inst2|EA[0] ; 0.000        ; 3.335      ; 2.111      ;
; -1.463 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[5]                                  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                            ; ifclk                             ; control_fifo:inst2|EA[0] ; 0.000        ; 3.753      ; 2.576      ;
; -1.456 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[13]                                 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                            ; ifclk                             ; control_fifo:inst2|EA[0] ; 0.000        ; 3.335      ; 2.165      ;
; -1.403 ; control_fifo:inst2|dataOut[13]                                                                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~portb_datain_reg0 ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; 0.000        ; 2.503      ; 1.350      ;
; -1.382 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[9]                                  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                            ; ifclk                             ; control_fifo:inst2|EA[0] ; 0.000        ; 3.756      ; 2.660      ;
; -1.351 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[8]                                  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                            ; ifclk                             ; control_fifo:inst2|EA[0] ; 0.000        ; 3.753      ; 2.688      ;
; -1.338 ; control_fifo:inst2|dataOut[8]                                                                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a8~portb_datain_reg0  ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; 0.000        ; 2.502      ; 1.414      ;
; -1.280 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[2]                                  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                            ; ifclk                             ; control_fifo:inst2|EA[0] ; 0.000        ; 3.337      ; 2.343      ;
; -1.280 ; control_fifo:inst2|dataOut[12]                                                                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a28~portb_datain_reg0 ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; 0.000        ; 2.496      ; 1.466      ;
; -1.280 ; control_fifo:inst2|dataOut[1]                                                                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a17~portb_datain_reg0 ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; 0.000        ; 2.472      ; 1.442      ;
; -1.266 ; control_fifo:inst2|EA[0]                                                                                   ; control_fifo:inst2|dataOut[8]                                                                                                                        ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; 0.000        ; 4.180      ; 3.191      ;
; -1.260 ; control_fifo:inst2|dataOut[9]                                                                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a9~portb_datain_reg0  ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; 0.000        ; 2.499      ; 1.489      ;
; -1.237 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[4]                                  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                            ; ifclk                             ; control_fifo:inst2|EA[0] ; 0.000        ; 3.335      ; 2.384      ;
; -1.173 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[3]                                  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                            ; ifclk                             ; control_fifo:inst2|EA[0] ; 0.000        ; 3.335      ; 2.448      ;
; -1.162 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[10]                                 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                            ; ifclk                             ; control_fifo:inst2|EA[0] ; 0.000        ; 3.338      ; 2.462      ;
; -1.151 ; control_fifo:inst2|dataOut[15]                                                                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~portb_datain_reg0 ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; 0.000        ; 2.578      ; 1.677      ;
; -1.104 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[7]                                  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                            ; ifclk                             ; control_fifo:inst2|EA[0] ; 0.000        ; 3.335      ; 2.517      ;
; -1.067 ; control_fifo:inst2|dataOut[13]                                                                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~portb_datain_reg0 ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; 0.000        ; 2.499      ; 1.682      ;
; -1.045 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[5]                                  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                            ; ifclk                             ; control_fifo:inst2|EA[0] ; 0.000        ; 3.335      ; 2.576      ;
; -1.036 ; control_fifo:inst2|dataOut[5]                                                                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a5~portb_datain_reg0  ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; 0.000        ; 2.482      ; 1.696      ;
; -1.014 ; control_fifo:inst2|dataOut[12]                                                                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_datain_reg0 ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; 0.000        ; 2.499      ; 1.735      ;
; -0.966 ; control_fifo:inst2|dataOut[8]                                                                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a24~portb_datain_reg0 ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; 0.000        ; 2.499      ; 1.783      ;
; -0.964 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[9]                                  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                            ; ifclk                             ; control_fifo:inst2|EA[0] ; 0.000        ; 3.338      ; 2.660      ;
; -0.963 ; control_fifo:inst2|dataOut[1]                                                                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1~portb_datain_reg0  ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; 0.000        ; 2.479      ; 1.766      ;
; -0.963 ; control_fifo:inst2|dataOut[0]                                                                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_datain_reg0  ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; 0.000        ; 2.483      ; 1.770      ;
; -0.957 ; control_fifo:inst2|dataOut[0]                                                                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~portb_datain_reg0 ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; 0.000        ; 2.487      ; 1.780      ;
; -0.949 ; control_fifo:inst2|dataOut[14]                                                                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~portb_datain_reg0 ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; 0.000        ; 2.492      ; 1.793      ;
; -0.944 ; control_fifo:inst2|dataOut[14]                                                                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a30~portb_datain_reg0 ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; 0.000        ; 2.483      ; 1.789      ;
; -0.933 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[8]                                  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                            ; ifclk                             ; control_fifo:inst2|EA[0] ; 0.000        ; 3.335      ; 2.688      ;
; -0.921 ; control_fifo:inst2|dataOut[9]                                                                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a25~portb_datain_reg0 ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; 0.000        ; 2.492      ; 1.821      ;
; -0.795 ; control_fifo:inst2|dataOut[15]                                                                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a31~portb_datain_reg0 ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; 0.000        ; 2.580      ; 2.035      ;
; -0.766 ; control_fifo:inst2|EA[0]                                                                                   ; control_fifo:inst2|dataOut[8]                                                                                                                        ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; -0.500       ; 4.180      ; 3.191      ;
; -0.631 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[0]    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[0]                                              ; wen                               ; control_fifo:inst2|EA[0] ; 0.000        ; 1.076      ; 0.731      ;
; -0.631 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[1]    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[1]                                              ; wen                               ; control_fifo:inst2|EA[0] ; 0.000        ; 1.076      ; 0.731      ;
; -0.631 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[2]    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[2]                                              ; wen                               ; control_fifo:inst2|EA[0] ; 0.000        ; 1.076      ; 0.731      ;
; -0.631 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[3]    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[3]                                              ; wen                               ; control_fifo:inst2|EA[0] ; 0.000        ; 1.076      ; 0.731      ;
; -0.631 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[4]    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[4]                                              ; wen                               ; control_fifo:inst2|EA[0] ; 0.000        ; 1.076      ; 0.731      ;
; -0.631 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[6]    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[6]                                              ; wen                               ; control_fifo:inst2|EA[0] ; 0.000        ; 1.076      ; 0.731      ;
; -0.631 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[7]    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[7]                                              ; wen                               ; control_fifo:inst2|EA[0] ; 0.000        ; 1.076      ; 0.731      ;
; -0.631 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3                                           ; wen                               ; control_fifo:inst2|EA[0] ; 0.000        ; 1.076      ; 0.731      ;
; -0.631 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a1      ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a1                                                ; wen                               ; control_fifo:inst2|EA[0] ; 0.000        ; 1.076      ; 0.731      ;
; -0.631 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a0      ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a0                                                ; wen                               ; control_fifo:inst2|EA[0] ; 0.000        ; 1.076      ; 0.731      ;
; -0.631 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a6      ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a6                                                ; wen                               ; control_fifo:inst2|EA[0] ; 0.000        ; 1.076      ; 0.731      ;
; -0.631 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a2      ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a2                                                ; wen                               ; control_fifo:inst2|EA[0] ; 0.000        ; 1.076      ; 0.731      ;
; -0.631 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a3      ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a3                                                ; wen                               ; control_fifo:inst2|EA[0] ; 0.000        ; 1.076      ; 0.731      ;
; -0.631 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~2   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~2                                             ; wen                               ; control_fifo:inst2|EA[0] ; 0.000        ; 1.076      ; 0.731      ;
; -0.631 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~0   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~0                                             ; wen                               ; control_fifo:inst2|EA[0] ; 0.000        ; 1.076      ; 0.731      ;
; -0.631 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~1   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~1                                             ; wen                               ; control_fifo:inst2|EA[0] ; 0.000        ; 1.076      ; 0.731      ;
; -0.631 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a13~0   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a13~0                                             ; wen                               ; control_fifo:inst2|EA[0] ; 0.000        ; 1.076      ; 0.731      ;
; -0.631 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~4   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~4                                             ; wen                               ; control_fifo:inst2|EA[0] ; 0.000        ; 1.076      ; 0.731      ;
; -0.631 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a7      ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a7                                                ; wen                               ; control_fifo:inst2|EA[0] ; 0.000        ; 1.076      ; 0.731      ;
; -0.631 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a4      ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a4                                                ; wen                               ; control_fifo:inst2|EA[0] ; 0.000        ; 1.076      ; 0.731      ;
; -0.631 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a5      ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a5                                                ; wen                               ; control_fifo:inst2|EA[0] ; 0.000        ; 1.076      ; 0.731      ;
; -0.631 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~3   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~3                                             ; wen                               ; control_fifo:inst2|EA[0] ; 0.000        ; 1.076      ; 0.731      ;
; -0.594 ; control_fifo:inst2|dataOut[3]                                                                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a19~portb_datain_reg0 ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; 0.000        ; 2.492      ; 2.148      ;
; -0.585 ; control_fifo:inst2|dataOut[2]                                                                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a18~portb_datain_reg0 ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; 0.000        ; 2.487      ; 2.152      ;
; -0.583 ; control_fifo:inst2|dataOut[3]                                                                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a3~portb_datain_reg0  ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; 0.000        ; 2.488      ; 2.155      ;
; -0.549 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[0]    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[0]                                              ; wen                               ; control_fifo:inst2|EA[0] ; -0.500       ; 1.494      ; 0.731      ;
; -0.549 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[1]    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[1]                                              ; wen                               ; control_fifo:inst2|EA[0] ; -0.500       ; 1.494      ; 0.731      ;
; -0.549 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[2]    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[2]                                              ; wen                               ; control_fifo:inst2|EA[0] ; -0.500       ; 1.494      ; 0.731      ;
; -0.549 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[3]    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[3]                                              ; wen                               ; control_fifo:inst2|EA[0] ; -0.500       ; 1.494      ; 0.731      ;
; -0.549 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[4]    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[4]                                              ; wen                               ; control_fifo:inst2|EA[0] ; -0.500       ; 1.494      ; 0.731      ;
; -0.549 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[6]    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[6]                                              ; wen                               ; control_fifo:inst2|EA[0] ; -0.500       ; 1.494      ; 0.731      ;
; -0.549 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[7]    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[7]                                              ; wen                               ; control_fifo:inst2|EA[0] ; -0.500       ; 1.494      ; 0.731      ;
; -0.549 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3                                           ; wen                               ; control_fifo:inst2|EA[0] ; -0.500       ; 1.494      ; 0.731      ;
; -0.549 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a1      ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a1                                                ; wen                               ; control_fifo:inst2|EA[0] ; -0.500       ; 1.494      ; 0.731      ;
; -0.549 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a0      ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a0                                                ; wen                               ; control_fifo:inst2|EA[0] ; -0.500       ; 1.494      ; 0.731      ;
+--------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'wen'                                                                                                                                                                                                                                                                                                                                              ;
+--------+-----------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                       ; To Node                                                                                                                                                ; Launch Clock             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+-------------+--------------+------------+------------+
; -0.997 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[12]                                      ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                              ; ifclk                    ; wen         ; 0.000        ; 2.259      ; 1.548      ;
; -0.995 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[6]                                       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                              ; ifclk                    ; wen         ; 0.000        ; 2.259      ; 1.550      ;
; -0.724 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[0]                                       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                              ; ifclk                    ; wen         ; 0.000        ; 2.259      ; 1.821      ;
; -0.581 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[11]                                      ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                              ; ifclk                    ; wen         ; 0.000        ; 2.259      ; 1.964      ;
; -0.434 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[1]                                       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                              ; ifclk                    ; wen         ; 0.000        ; 2.259      ; 2.111      ;
; -0.380 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[13]                                      ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                              ; ifclk                    ; wen         ; 0.000        ; 2.259      ; 2.165      ;
; -0.204 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[2]                                       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                              ; ifclk                    ; wen         ; 0.000        ; 2.261      ; 2.343      ;
; -0.161 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[4]                                       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                              ; ifclk                    ; wen         ; 0.000        ; 2.259      ; 2.384      ;
; -0.097 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[3]                                       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                              ; ifclk                    ; wen         ; 0.000        ; 2.259      ; 2.448      ;
; -0.086 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[10]                                      ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                              ; ifclk                    ; wen         ; 0.000        ; 2.262      ; 2.462      ;
; -0.028 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[7]                                       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                              ; ifclk                    ; wen         ; 0.000        ; 2.259      ; 2.517      ;
; 0.031  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[5]                                       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                              ; ifclk                    ; wen         ; 0.000        ; 2.259      ; 2.576      ;
; 0.112  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[9]                                       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                              ; ifclk                    ; wen         ; 0.000        ; 2.262      ; 2.660      ;
; 0.143  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[8]                                       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                              ; ifclk                    ; wen         ; 0.000        ; 2.259      ; 2.688      ;
; 0.445  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[0]         ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[0]                                                ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[1]         ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[1]                                                ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[2]         ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[2]                                                ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[3]         ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[3]                                                ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[4]         ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[4]                                                ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[6]         ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[6]                                                ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[7]         ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[7]                                                ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3      ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3                                             ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a1           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a1                                                  ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a0           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a0                                                  ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a6           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a6                                                  ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a2           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a2                                                  ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a3           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a3                                                  ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~2        ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~2                                               ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~0        ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~0                                               ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~1        ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~1                                               ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a13~0        ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a13~0                                               ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~4        ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~4                                               ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a7           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a7                                                  ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a4           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a4                                                  ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a5           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a5                                                  ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~3        ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~3                                               ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.731      ;
; 0.591  ; control_fifo:inst2|dataOut[13]                                                                                  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~portb_datain_reg0   ; control_fifo:inst2|EA[0] ; wen         ; -0.500       ; 1.009      ; 1.350      ;
; 0.622  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|parity9              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a0                                                  ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.908      ;
; 0.625  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a0           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|sub_parity10a[0]                                            ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.911      ;
; 0.627  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|sub_parity12a0        ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|parity11                                                     ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.913      ;
; 0.642  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a2           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a3                                                  ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.928      ;
; 0.644  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~1        ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a13~0                                               ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.930      ;
; 0.646  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[3]         ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|sub_parity12a0                                               ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.932      ;
; 0.648  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|parity11              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[0]                                                ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.934      ;
; 0.650  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~1        ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~0                                               ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.936      ;
; 0.651  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~5        ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~3                                               ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.937      ;
; 0.652  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~5        ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~2                                               ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.938      ;
; 0.656  ; control_fifo:inst2|dataOut[8]                                                                                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a8~portb_datain_reg0    ; control_fifo:inst2|EA[0] ; wen         ; -0.500       ; 1.008      ; 1.414      ;
; 0.714  ; control_fifo:inst2|dataOut[12]                                                                                  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a28~portb_datain_reg0   ; control_fifo:inst2|EA[0] ; wen         ; -0.500       ; 1.002      ; 1.466      ;
; 0.714  ; control_fifo:inst2|dataOut[1]                                                                                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a17~portb_datain_reg0   ; control_fifo:inst2|EA[0] ; wen         ; -0.500       ; 0.978      ; 1.442      ;
; 0.734  ; control_fifo:inst2|dataOut[9]                                                                                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a9~portb_datain_reg0    ; control_fifo:inst2|EA[0] ; wen         ; -0.500       ; 1.005      ; 1.489      ;
; 0.801  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a8~0         ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~4                                               ; wen                      ; wen         ; 0.000        ; 0.000      ; 1.087      ;
; 0.809  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a5           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|sub_parity10a[1]                                            ; wen                      ; wen         ; 0.000        ; 0.000      ; 1.095      ;
; 0.811  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a5           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a8~0                                                ; wen                      ; wen         ; 0.000        ; 0.000      ; 1.097      ;
; 0.812  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a5           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~5                                               ; wen                      ; wen         ; 0.000        ; 0.000      ; 1.098      ;
; 0.843  ; control_fifo:inst2|dataOut[15]                                                                                  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~portb_datain_reg0   ; control_fifo:inst2|EA[0] ; wen         ; -0.500       ; 1.084      ; 1.677      ;
; 0.849  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|sub_parity10a[2]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|parity9                                                     ; wen                      ; wen         ; 0.000        ; 0.000      ; 1.135      ;
; 0.873  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a4           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|sub_parity10a[1]                                            ; wen                      ; wen         ; 0.000        ; 0.000      ; 1.159      ;
; 0.893  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[2]         ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[4]                                                ; wen                      ; wen         ; 0.000        ; 0.000      ; 1.179      ;
; 0.894  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[2]         ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[3]                                                ; wen                      ; wen         ; 0.000        ; 0.000      ; 1.180      ;
; 0.906  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a6           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~5                                               ; wen                      ; wen         ; 0.000        ; 0.000      ; 1.192      ;
; 0.910  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a6           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a8~0                                                ; wen                      ; wen         ; 0.000        ; 0.000      ; 1.196      ;
; 0.927  ; control_fifo:inst2|dataOut[13]                                                                                  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~portb_datain_reg0   ; control_fifo:inst2|EA[0] ; wen         ; -0.500       ; 1.005      ; 1.682      ;
; 0.943  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a7           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~5                                               ; wen                      ; wen         ; 0.000        ; 0.000      ; 1.229      ;
; 0.943  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|sub_parity10a[1]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|parity9                                                     ; wen                      ; wen         ; 0.000        ; 0.000      ; 1.229      ;
; 0.947  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[5]_OTERM63 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|sub_parity12a1                                               ; wen                      ; wen         ; 0.000        ; 0.000      ; 1.233      ;
; 0.958  ; control_fifo:inst2|dataOut[5]                                                                                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a5~portb_datain_reg0    ; control_fifo:inst2|EA[0] ; wen         ; -0.500       ; 0.988      ; 1.696      ;
; 0.967  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|sub_parity10a[0]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|parity9                                                     ; wen                      ; wen         ; 0.000        ; 0.000      ; 1.253      ;
; 0.980  ; control_fifo:inst2|dataOut[12]                                                                                  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_datain_reg0   ; control_fifo:inst2|EA[0] ; wen         ; -0.500       ; 1.005      ; 1.735      ;
; 0.981  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~3        ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~2                                               ; wen                      ; wen         ; 0.000        ; 0.000      ; 1.267      ;
; 0.982  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|sub_parity12a2        ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|parity11                                                     ; wen                      ; wen         ; 0.000        ; 0.000      ; 1.268      ;
; 0.983  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~2        ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~0                                               ; wen                      ; wen         ; 0.000        ; 0.000      ; 1.269      ;
; 0.987  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~2        ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~1                                               ; wen                      ; wen         ; 0.000        ; 0.000      ; 1.273      ;
; 0.988  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~2        ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a13~0                                               ; wen                      ; wen         ; 0.000        ; 0.000      ; 1.274      ;
; 0.991  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[0]         ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|sub_parity12a0                                               ; wen                      ; wen         ; 0.000        ; 0.000      ; 1.277      ;
; 0.994  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[3]         ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[4]                                                ; wen                      ; wen         ; 0.000        ; 0.000      ; 1.280      ;
; 0.996  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|parity11              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[1]                                                ; wen                      ; wen         ; 0.000        ; 0.000      ; 1.282      ;
; 0.999  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a7           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a8~0                                                ; wen                      ; wen         ; 0.000        ; 0.000      ; 1.285      ;
; 1.007  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a6           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|sub_parity10a[1]                                            ; wen                      ; wen         ; 0.000        ; 0.000      ; 1.293      ;
; 1.009  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|sub_parity10a[3]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|parity9                                                     ; wen                      ; wen         ; 0.000        ; 0.000      ; 1.295      ;
; 1.016  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[1]         ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|sub_parity12a0                                               ; wen                      ; wen         ; 0.000        ; 0.000      ; 1.302      ;
; 1.025  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|_~0_OTERM57           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3                                             ; wen                      ; wen         ; 0.000        ; 0.000      ; 1.311      ;
; 1.028  ; control_fifo:inst2|dataOut[8]                                                                                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a24~portb_datain_reg0   ; control_fifo:inst2|EA[0] ; wen         ; -0.500       ; 1.005      ; 1.783      ;
; 1.030  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[2]         ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|sub_parity12a0                                               ; wen                      ; wen         ; 0.000        ; 0.000      ; 1.316      ;
; 1.031  ; control_fifo:inst2|dataOut[1]                                                                                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1~portb_datain_reg0    ; control_fifo:inst2|EA[0] ; wen         ; -0.500       ; 0.985      ; 1.766      ;
; 1.031  ; control_fifo:inst2|dataOut[0]                                                                                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_datain_reg0    ; control_fifo:inst2|EA[0] ; wen         ; -0.500       ; 0.989      ; 1.770      ;
; 1.037  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a7           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|sub_parity10a[1]                                            ; wen                      ; wen         ; 0.000        ; 0.000      ; 1.323      ;
; 1.037  ; control_fifo:inst2|dataOut[0]                                                                                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~portb_datain_reg0   ; control_fifo:inst2|EA[0] ; wen         ; -0.500       ; 0.993      ; 1.780      ;
; 1.044  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a5           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a6                                                  ; wen                      ; wen         ; 0.000        ; 0.000      ; 1.330      ;
; 1.045  ; control_fifo:inst2|dataOut[14]                                                                                  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~portb_datain_reg0   ; control_fifo:inst2|EA[0] ; wen         ; -0.500       ; 0.998      ; 1.793      ;
; 1.048  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~4        ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~2                                               ; wen                      ; wen         ; 0.000        ; 0.000      ; 1.334      ;
; 1.049  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~4        ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~3                                               ; wen                      ; wen         ; 0.000        ; 0.000      ; 1.335      ;
; 1.050  ; control_fifo:inst2|dataOut[14]                                                                                  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a30~portb_datain_reg0   ; control_fifo:inst2|EA[0] ; wen         ; -0.500       ; 0.989      ; 1.789      ;
; 1.052  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[4]         ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[4]                                                                      ; wen                      ; wen         ; 0.000        ; 0.000      ; 1.338      ;
; 1.073  ; control_fifo:inst2|dataOut[9]                                                                                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a25~portb_datain_reg0   ; control_fifo:inst2|EA[0] ; wen         ; -0.500       ; 0.998      ; 1.821      ;
; 1.080  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[3]         ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[3]                                                                      ; wen                      ; wen         ; 0.000        ; 0.000      ; 1.366      ;
; 1.085  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[4]         ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~portb_address_reg4  ; wen                      ; wen         ; 0.000        ; 0.113      ; 1.448      ;
; 1.106  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3      ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~portb_address_reg11 ; wen                      ; wen         ; 0.000        ; 0.114      ; 1.470      ;
; 1.116  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[4]         ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~portb_address_reg4  ; wen                      ; wen         ; 0.000        ; 0.117      ; 1.483      ;
; 1.120  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[2]         ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~portb_address_reg2  ; wen                      ; wen         ; 0.000        ; 0.113      ; 1.483      ;
+--------+-----------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'inst4|altpll_component|pll|clk[1]'                                                                                                                                           ;
+-------+-----------------------------------+-----------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; Slack ; From Node                         ; To Node                           ; Launch Clock                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------+-----------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; 0.445 ; control_fifo:inst2|EA[1]          ; control_fifo:inst2|EA[1]          ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.614 ; Retrasar_entrada:inst3|q2_Entrada ; Retrasar_entrada:inst3|q3_Entrada ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.900      ;
; 0.764 ; Retrasar_entrada:inst3|q3_Entrada ; Retrasar_entrada:inst3|q4_Entrada ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.050      ;
; 0.766 ; Retrasar_entrada:inst3|q1_Entrada ; Retrasar_entrada:inst3|q2_Entrada ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.052      ;
; 0.849 ; control_fifo:inst2|leido[9]       ; control_fifo:inst2|leido[9]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.135      ;
; 0.932 ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[1]          ; control_fifo:inst2|EA[0]          ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.077      ; 1.572      ;
; 0.932 ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[1]          ; control_fifo:inst2|EA[0]          ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.077      ; 1.572      ;
; 0.961 ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[2]          ; control_fifo:inst2|EA[0]          ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.078      ; 1.602      ;
; 0.961 ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[2]          ; control_fifo:inst2|EA[0]          ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.078      ; 1.602      ;
; 0.967 ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0]          ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.077      ; 1.607      ;
; 0.967 ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0]          ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.077      ; 1.607      ;
; 0.972 ; control_fifo:inst2|leido[8]       ; control_fifo:inst2|leido[8]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.258      ;
; 0.976 ; control_fifo:inst2|leido[4]       ; control_fifo:inst2|leido[4]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.262      ;
; 1.010 ; control_fifo:inst2|leido[0]       ; control_fifo:inst2|leido[0]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.296      ;
; 1.014 ; control_fifo:inst2|leido[5]       ; control_fifo:inst2|leido[5]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.300      ;
; 1.195 ; control_fifo:inst2|leido[3]       ; control_fifo:inst2|leido[3]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.481      ;
; 1.195 ; control_fifo:inst2|leido[7]       ; control_fifo:inst2|leido[7]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.481      ;
; 1.202 ; control_fifo:inst2|leido[6]       ; control_fifo:inst2|leido[6]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.488      ;
; 1.204 ; control_fifo:inst2|leido[2]       ; control_fifo:inst2|leido[2]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.490      ;
; 1.229 ; control_fifo:inst2|leido[1]       ; control_fifo:inst2|leido[1]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.515      ;
; 1.250 ; Retrasar_entrada:inst3|q0_Entrada ; Retrasar_entrada:inst3|q1_Entrada ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.536      ;
; 1.289 ; control_disparo:inst|EA[1]        ; control_fifo:inst2|EA[2]          ; control_disparo:inst|EA[1]        ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.078      ; 1.930      ;
; 1.289 ; control_disparo:inst|EA[1]        ; control_fifo:inst2|EA[2]          ; control_disparo:inst|EA[1]        ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.078      ; 1.930      ;
; 1.319 ; control_disparo:inst|EA[1]        ; control_fifo:inst2|EA[0]          ; control_disparo:inst|EA[1]        ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.077      ; 1.959      ;
; 1.319 ; control_disparo:inst|EA[1]        ; control_fifo:inst2|EA[0]          ; control_disparo:inst|EA[1]        ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.077      ; 1.959      ;
; 1.404 ; control_fifo:inst2|leido[8]       ; control_fifo:inst2|leido[9]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.690      ;
; 1.418 ; control_fifo:inst2|EA[2]          ; control_fifo:inst2|EA[0]          ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; -0.001     ; 1.703      ;
; 1.440 ; control_fifo:inst2|leido[0]       ; control_fifo:inst2|leido[1]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.726      ;
; 1.447 ; control_fifo:inst2|leido[5]       ; control_fifo:inst2|leido[6]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.733      ;
; 1.478 ; control_fifo:inst2|EA[1]          ; control_fifo:inst2|EA[0]          ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.764      ;
; 1.482 ; control_fifo:inst2|EA[1]          ; control_fifo:inst2|EA[2]          ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.001      ; 1.769      ;
; 1.509 ; control_fifo:inst2|leido[4]       ; control_fifo:inst2|leido[5]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.795      ;
; 1.520 ; control_fifo:inst2|leido[0]       ; control_fifo:inst2|leido[2]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.806      ;
; 1.527 ; control_fifo:inst2|leido[5]       ; control_fifo:inst2|leido[7]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.813      ;
; 1.589 ; control_fifo:inst2|leido[4]       ; control_fifo:inst2|leido[6]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.875      ;
; 1.600 ; control_fifo:inst2|leido[0]       ; control_fifo:inst2|leido[3]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.886      ;
; 1.607 ; control_fifo:inst2|leido[5]       ; control_fifo:inst2|leido[8]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.893      ;
; 1.627 ; control_fifo:inst2|leido[3]       ; control_fifo:inst2|leido[4]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.913      ;
; 1.627 ; control_fifo:inst2|leido[7]       ; control_fifo:inst2|leido[8]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.913      ;
; 1.634 ; control_fifo:inst2|leido[6]       ; control_fifo:inst2|EA[1]          ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; -0.001     ; 1.919      ;
; 1.634 ; control_fifo:inst2|leido[6]       ; control_fifo:inst2|leido[7]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.920      ;
; 1.636 ; control_fifo:inst2|leido[2]       ; control_fifo:inst2|leido[3]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.922      ;
; 1.662 ; control_fifo:inst2|leido[1]       ; control_fifo:inst2|leido[2]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.948      ;
; 1.669 ; control_fifo:inst2|leido[4]       ; control_fifo:inst2|leido[7]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.955      ;
; 1.680 ; control_fifo:inst2|leido[0]       ; control_fifo:inst2|leido[4]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.966      ;
; 1.687 ; control_fifo:inst2|leido[5]       ; control_fifo:inst2|leido[9]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.973      ;
; 1.707 ; control_fifo:inst2|leido[7]       ; control_fifo:inst2|leido[9]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.993      ;
; 1.714 ; control_fifo:inst2|leido[6]       ; control_fifo:inst2|leido[8]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 2.000      ;
; 1.716 ; control_fifo:inst2|leido[2]       ; control_fifo:inst2|leido[4]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 2.002      ;
; 1.742 ; control_fifo:inst2|leido[1]       ; control_fifo:inst2|leido[3]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 2.028      ;
; 1.746 ; control_fifo:inst2|leido[7]       ; control_fifo:inst2|EA[1]          ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; -0.001     ; 2.031      ;
; 1.749 ; control_fifo:inst2|leido[4]       ; control_fifo:inst2|leido[8]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 2.035      ;
; 1.794 ; control_fifo:inst2|leido[6]       ; control_fifo:inst2|leido[9]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 2.080      ;
; 1.801 ; control_fifo:inst2|leido[3]       ; control_fifo:inst2|leido[5]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 2.087      ;
; 1.822 ; control_fifo:inst2|leido[1]       ; control_fifo:inst2|leido[4]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 2.108      ;
; 1.829 ; control_fifo:inst2|leido[4]       ; control_fifo:inst2|leido[9]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 2.115      ;
; 1.854 ; control_fifo:inst2|leido[0]       ; control_fifo:inst2|leido[5]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 2.140      ;
; 1.881 ; control_fifo:inst2|leido[3]       ; control_fifo:inst2|leido[6]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 2.167      ;
; 1.890 ; control_fifo:inst2|leido[2]       ; control_fifo:inst2|leido[5]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 2.176      ;
; 1.934 ; control_fifo:inst2|leido[0]       ; control_fifo:inst2|leido[6]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 2.220      ;
; 1.956 ; control_fifo:inst2|EA[2]          ; control_fifo:inst2|EA[2]          ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 2.242      ;
; 1.959 ; control_fifo:inst2|leido[3]       ; control_fifo:inst2|EA[1]          ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; -0.001     ; 2.244      ;
; 1.961 ; control_fifo:inst2|leido[3]       ; control_fifo:inst2|leido[7]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 2.247      ;
; 1.970 ; control_fifo:inst2|leido[2]       ; control_fifo:inst2|leido[6]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 2.256      ;
; 1.977 ; control_fifo:inst2|leido[8]       ; control_fifo:inst2|EA[1]          ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; -0.001     ; 2.262      ;
; 1.996 ; control_fifo:inst2|leido[1]       ; control_fifo:inst2|leido[5]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 2.282      ;
; 2.014 ; control_fifo:inst2|leido[0]       ; control_fifo:inst2|leido[7]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 2.300      ;
; 2.028 ; control_fifo:inst2|leido[9]       ; control_fifo:inst2|EA[1]          ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; -0.001     ; 2.313      ;
; 2.041 ; control_fifo:inst2|leido[3]       ; control_fifo:inst2|leido[8]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 2.327      ;
; 2.050 ; control_fifo:inst2|leido[2]       ; control_fifo:inst2|leido[7]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 2.336      ;
; 2.067 ; control_fifo:inst2|leido[5]       ; control_fifo:inst2|EA[1]          ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; -0.001     ; 2.352      ;
; 2.076 ; control_fifo:inst2|leido[1]       ; control_fifo:inst2|leido[6]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 2.362      ;
; 2.094 ; control_fifo:inst2|leido[0]       ; control_fifo:inst2|leido[8]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 2.380      ;
; 2.121 ; control_fifo:inst2|leido[3]       ; control_fifo:inst2|leido[9]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 2.407      ;
; 2.130 ; control_fifo:inst2|leido[2]       ; control_fifo:inst2|leido[8]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 2.416      ;
; 2.156 ; control_fifo:inst2|leido[1]       ; control_fifo:inst2|leido[7]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 2.442      ;
; 2.174 ; control_fifo:inst2|leido[0]       ; control_fifo:inst2|leido[9]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 2.460      ;
; 2.210 ; control_fifo:inst2|leido[2]       ; control_fifo:inst2|leido[9]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 2.496      ;
; 2.236 ; control_fifo:inst2|leido[1]       ; control_fifo:inst2|leido[8]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 2.522      ;
; 2.270 ; control_fifo:inst2|leyendo        ; control_fifo:inst2|leido[2]       ; control_fifo:inst2|EA[0]          ; inst4|altpll_component|pll|clk[1] ; 0.000        ; -1.699     ; 0.857      ;
; 2.270 ; control_fifo:inst2|leyendo        ; control_fifo:inst2|leido[1]       ; control_fifo:inst2|EA[0]          ; inst4|altpll_component|pll|clk[1] ; 0.000        ; -1.699     ; 0.857      ;
; 2.270 ; control_fifo:inst2|leyendo        ; control_fifo:inst2|leido[0]       ; control_fifo:inst2|EA[0]          ; inst4|altpll_component|pll|clk[1] ; 0.000        ; -1.699     ; 0.857      ;
; 2.270 ; control_fifo:inst2|leyendo        ; control_fifo:inst2|leido[4]       ; control_fifo:inst2|EA[0]          ; inst4|altpll_component|pll|clk[1] ; 0.000        ; -1.699     ; 0.857      ;
; 2.270 ; control_fifo:inst2|leyendo        ; control_fifo:inst2|leido[5]       ; control_fifo:inst2|EA[0]          ; inst4|altpll_component|pll|clk[1] ; 0.000        ; -1.699     ; 0.857      ;
; 2.270 ; control_fifo:inst2|leyendo        ; control_fifo:inst2|leido[3]       ; control_fifo:inst2|EA[0]          ; inst4|altpll_component|pll|clk[1] ; 0.000        ; -1.699     ; 0.857      ;
; 2.270 ; control_fifo:inst2|leyendo        ; control_fifo:inst2|leido[9]       ; control_fifo:inst2|EA[0]          ; inst4|altpll_component|pll|clk[1] ; 0.000        ; -1.699     ; 0.857      ;
; 2.270 ; control_fifo:inst2|leyendo        ; control_fifo:inst2|leido[8]       ; control_fifo:inst2|EA[0]          ; inst4|altpll_component|pll|clk[1] ; 0.000        ; -1.699     ; 0.857      ;
; 2.270 ; control_fifo:inst2|leyendo        ; control_fifo:inst2|leido[7]       ; control_fifo:inst2|EA[0]          ; inst4|altpll_component|pll|clk[1] ; 0.000        ; -1.699     ; 0.857      ;
; 2.270 ; control_fifo:inst2|leyendo        ; control_fifo:inst2|leido[6]       ; control_fifo:inst2|EA[0]          ; inst4|altpll_component|pll|clk[1] ; 0.000        ; -1.699     ; 0.857      ;
; 2.289 ; control_fifo:inst2|leido[6]       ; control_fifo:inst2|EA[2]          ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 2.575      ;
; 2.307 ; control_fifo:inst2|leido[4]       ; control_fifo:inst2|EA[1]          ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; -0.001     ; 2.592      ;
; 2.316 ; control_fifo:inst2|leido[1]       ; control_fifo:inst2|leido[9]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 2.602      ;
; 2.317 ; control_fifo:inst2|leido[3]       ; control_fifo:inst2|EA[2]          ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 2.603      ;
; 2.350 ; control_fifo:inst2|leido[2]       ; control_fifo:inst2|EA[1]          ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; -0.001     ; 2.635      ;
; 2.381 ; control_fifo:inst2|leido[3]       ; control_fifo:inst2|EA[0]          ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; -0.001     ; 2.666      ;
; 2.401 ; control_fifo:inst2|leido[7]       ; control_fifo:inst2|EA[2]          ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 2.687      ;
; 2.425 ; control_fifo:inst2|leido[5]       ; control_fifo:inst2|EA[2]          ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 2.711      ;
; 2.489 ; control_fifo:inst2|leido[5]       ; control_fifo:inst2|EA[0]          ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; -0.001     ; 2.774      ;
; 2.502 ; control_fifo:inst2|leido[6]       ; control_fifo:inst2|EA[0]          ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; -0.001     ; 2.787      ;
; 2.614 ; control_fifo:inst2|leido[7]       ; control_fifo:inst2|EA[0]          ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; -0.001     ; 2.899      ;
+-------+-----------------------------------+-----------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'ifclk'                                                                                                                                                                                                                                                            ;
+-------+----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                    ; To Node                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 8.814 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[8]~2  ; ifclk        ; ifclk       ; 10.417       ; -0.001     ; 1.640      ;
; 8.814 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[9]~3  ; ifclk        ; ifclk       ; 10.417       ; -0.001     ; 1.640      ;
; 8.814 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[10]~4 ; ifclk        ; ifclk       ; 10.417       ; -0.001     ; 1.640      ;
; 8.818 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[0]    ; ifclk        ; ifclk       ; 10.417       ; 0.001      ; 1.638      ;
; 8.818 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|parity5         ; ifclk        ; ifclk       ; 10.417       ; 0.001      ; 1.638      ;
; 8.818 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a0   ; ifclk        ; ifclk       ; 10.417       ; 0.001      ; 1.638      ;
; 8.818 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a1   ; ifclk        ; ifclk       ; 10.417       ; 0.001      ; 1.638      ;
; 8.818 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a3   ; ifclk        ; ifclk       ; 10.417       ; 0.001      ; 1.638      ;
; 8.818 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a2   ; ifclk        ; ifclk       ; 10.417       ; 0.001      ; 1.638      ;
; 8.990 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[1]    ; ifclk        ; ifclk       ; 10.417       ; 0.000      ; 1.465      ;
; 8.990 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[2]    ; ifclk        ; ifclk       ; 10.417       ; 0.000      ; 1.465      ;
; 8.990 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[3]    ; ifclk        ; ifclk       ; 10.417       ; 0.000      ; 1.465      ;
; 8.990 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[4]    ; ifclk        ; ifclk       ; 10.417       ; 0.000      ; 1.465      ;
; 8.990 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[5]    ; ifclk        ; ifclk       ; 10.417       ; 0.000      ; 1.465      ;
; 8.990 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[6]    ; ifclk        ; ifclk       ; 10.417       ; 0.000      ; 1.465      ;
; 8.990 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|p0addr                                      ; ifclk        ; ifclk       ; 10.417       ; 0.000      ; 1.465      ;
; 8.990 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[7]~0  ; ifclk        ; ifclk       ; 10.417       ; 0.000      ; 1.465      ;
; 8.990 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[11]~5 ; ifclk        ; ifclk       ; 10.417       ; 0.000      ; 1.465      ;
; 8.990 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[13]~6 ; ifclk        ; ifclk       ; 10.417       ; 0.000      ; 1.465      ;
; 8.990 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~8 ; ifclk        ; ifclk       ; 10.417       ; 0.000      ; 1.465      ;
+-------+----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'ifclk'                                                                                                                                                                                                                                                              ;
+--------+----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                    ; To Node                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 11.595 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[1]    ; ifclk        ; ifclk       ; -10.416      ; 0.000      ; 1.465      ;
; 11.595 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[2]    ; ifclk        ; ifclk       ; -10.416      ; 0.000      ; 1.465      ;
; 11.595 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[3]    ; ifclk        ; ifclk       ; -10.416      ; 0.000      ; 1.465      ;
; 11.595 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[4]    ; ifclk        ; ifclk       ; -10.416      ; 0.000      ; 1.465      ;
; 11.595 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[5]    ; ifclk        ; ifclk       ; -10.416      ; 0.000      ; 1.465      ;
; 11.595 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[6]    ; ifclk        ; ifclk       ; -10.416      ; 0.000      ; 1.465      ;
; 11.595 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|p0addr                                      ; ifclk        ; ifclk       ; -10.416      ; 0.000      ; 1.465      ;
; 11.595 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[7]~0  ; ifclk        ; ifclk       ; -10.416      ; 0.000      ; 1.465      ;
; 11.595 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[11]~5 ; ifclk        ; ifclk       ; -10.416      ; 0.000      ; 1.465      ;
; 11.595 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[13]~6 ; ifclk        ; ifclk       ; -10.416      ; 0.000      ; 1.465      ;
; 11.595 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~8 ; ifclk        ; ifclk       ; -10.416      ; 0.000      ; 1.465      ;
; 11.767 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[0]    ; ifclk        ; ifclk       ; -10.416      ; 0.001      ; 1.638      ;
; 11.767 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|parity5         ; ifclk        ; ifclk       ; -10.416      ; 0.001      ; 1.638      ;
; 11.767 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a0   ; ifclk        ; ifclk       ; -10.416      ; 0.001      ; 1.638      ;
; 11.767 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a1   ; ifclk        ; ifclk       ; -10.416      ; 0.001      ; 1.638      ;
; 11.767 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a3   ; ifclk        ; ifclk       ; -10.416      ; 0.001      ; 1.638      ;
; 11.767 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a2   ; ifclk        ; ifclk       ; -10.416      ; 0.001      ; 1.638      ;
; 11.771 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[8]~2  ; ifclk        ; ifclk       ; -10.416      ; -0.001     ; 1.640      ;
; 11.771 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[9]~3  ; ifclk        ; ifclk       ; -10.416      ; -0.001     ; 1.640      ;
; 11.771 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[10]~4 ; ifclk        ; ifclk       ; -10.416      ; -0.001     ; 1.640      ;
+--------+----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'control_fifo:inst2|EA[0]'                                                                                                                                                                                                 ;
+--------+--------------+----------------+------------------+--------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                    ; Clock Edge ; Target                                                                                                                                                 ;
+--------+--------------+----------------+------------------+--------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg1   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg1   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg1   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg1   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg10  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg10  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg10  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg10  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg11  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg11  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg11  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg11  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg2   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg2   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg2   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg2   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg3   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg3   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg3   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg3   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg4   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg4   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg4   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg4   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg5   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg5   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg5   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg5   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg6   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg6   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg6   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg6   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg7   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg7   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg7   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg7   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg8   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg8   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg8   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg8   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg9   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg9   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg9   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg9   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_datain_reg0    ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_datain_reg0    ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_datain_reg0    ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_datain_reg0    ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_memory_reg0    ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_memory_reg0    ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_memory_reg0    ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_memory_reg0    ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_we_reg         ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_we_reg         ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_we_reg         ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_we_reg         ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg10 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg10 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg10 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg10 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg11 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg11 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg11 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg11 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg3  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg3  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg3  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg3  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg4  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg4  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg4  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg4  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg5  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg5  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg5  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg5  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg6  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg6  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg6  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg6  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg7  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg7  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg7  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg7  ;
+--------+--------------+----------------+------------------+--------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'wen'                                                                                                                                                                                                   ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                                                 ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg1   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg1   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg10  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg10  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg11  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg11  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg2   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg2   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg3   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg3   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg4   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg4   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg5   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg5   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg6   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg6   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg7   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg7   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg8   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg8   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg9   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg9   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_datain_reg0    ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_datain_reg0    ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_memory_reg0    ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_memory_reg0    ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_we_reg         ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_we_reg         ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg10 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg10 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg11 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg11 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg3  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg3  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg4  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg4  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg5  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg5  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg6  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg6  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg7  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg7  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg8  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg8  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg9  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg9  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_datain_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_datain_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_memory_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_memory_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_we_reg        ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_we_reg        ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg10 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg10 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg11 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg11 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg3  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg3  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg4  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg4  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg5  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg5  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg6  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg6  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg7  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg7  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg8  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg8  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg9  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg9  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_datain_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_datain_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_memory_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_memory_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_we_reg        ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_we_reg        ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg10 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg10 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg11 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg11 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg2  ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'control_disparo:inst|EA[1]'                                                                                                                                                                                                 ;
+--------+--------------+----------------+------------------+----------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                      ; Clock Edge ; Target                                                                                                                                                 ;
+--------+--------------+----------------+------------------+----------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg1   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg1   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg10  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg10  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg11  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg11  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg2   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg2   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg3   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg3   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg4   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg4   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg5   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg5   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg6   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg6   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg7   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg7   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg8   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg8   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg9   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg9   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_datain_reg0    ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_datain_reg0    ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_memory_reg0    ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_memory_reg0    ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_we_reg         ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_we_reg         ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg10 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg10 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg11 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg11 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg3  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg3  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg4  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg4  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg5  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg5  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg6  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg6  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg7  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg7  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg8  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg8  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg9  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg9  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_datain_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_datain_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_memory_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_memory_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_we_reg        ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_we_reg        ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg10 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg10 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg11 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg11 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg3  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg3  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg4  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg4  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg5  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg5  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg6  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg6  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg7  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg7  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg8  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg8  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg9  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg9  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_datain_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_datain_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_memory_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_memory_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_we_reg        ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_we_reg        ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg10 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg10 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg11 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg11 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg2  ;
+--------+--------------+----------------+------------------+----------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'ifclk'                                                                                                                                                                                                ;
+-------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                                                 ;
+-------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0                      ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg0   ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg1   ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg10  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg11  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg2   ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg3   ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg4   ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg5   ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg6   ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg7   ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg8   ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg9   ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1                      ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10                     ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~porta_address_reg0  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~porta_address_reg1  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~porta_address_reg10 ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~porta_address_reg11 ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~porta_address_reg2  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~porta_address_reg3  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~porta_address_reg4  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~porta_address_reg5  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~porta_address_reg6  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~porta_address_reg7  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~porta_address_reg8  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~porta_address_reg9  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11                     ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg0  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg1  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg10 ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg11 ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg2  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg3  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg4  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg5  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg6  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg7  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg8  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg9  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12                     ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~porta_address_reg0  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~porta_address_reg1  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~porta_address_reg10 ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~porta_address_reg11 ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~porta_address_reg2  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~porta_address_reg3  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~porta_address_reg4  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~porta_address_reg5  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~porta_address_reg6  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~porta_address_reg7  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~porta_address_reg8  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~porta_address_reg9  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13                     ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~porta_address_reg0  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~porta_address_reg1  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~porta_address_reg10 ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~porta_address_reg11 ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~porta_address_reg2  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~porta_address_reg3  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~porta_address_reg4  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~porta_address_reg5  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~porta_address_reg6  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~porta_address_reg7  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~porta_address_reg8  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~porta_address_reg9  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14                     ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~porta_address_reg0  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~porta_address_reg1  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~porta_address_reg10 ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~porta_address_reg11 ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~porta_address_reg2  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~porta_address_reg3  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~porta_address_reg4  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~porta_address_reg5  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~porta_address_reg6  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~porta_address_reg7  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~porta_address_reg8  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~porta_address_reg9  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15                     ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~porta_address_reg0  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~porta_address_reg1  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~porta_address_reg10 ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~porta_address_reg11 ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~porta_address_reg2  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~porta_address_reg3  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~porta_address_reg4  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~porta_address_reg5  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~porta_address_reg6  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~porta_address_reg7  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~porta_address_reg8  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~porta_address_reg9  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16                     ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~porta_address_reg0  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~porta_address_reg1  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~porta_address_reg10 ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~porta_address_reg11 ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~porta_address_reg2  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~porta_address_reg3  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~porta_address_reg4  ;
+-------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'inst4|altpll_component|pll|clk[1]'                                                                                        ;
+--------+--------------+----------------+------------------+-----------------------------------+------------+-----------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                             ; Clock Edge ; Target                                        ;
+--------+--------------+----------------+------------------+-----------------------------------+------------+-----------------------------------------------+
; 8.888  ; 9.999        ; 1.111          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; Retrasar_entrada:inst3|q0_Entrada             ;
; 8.888  ; 9.999        ; 1.111          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; Retrasar_entrada:inst3|q1_Entrada             ;
; 8.888  ; 9.999        ; 1.111          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; Retrasar_entrada:inst3|q2_Entrada             ;
; 8.888  ; 9.999        ; 1.111          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; Retrasar_entrada:inst3|q3_Entrada             ;
; 8.888  ; 9.999        ; 1.111          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; Retrasar_entrada:inst3|q4_Entrada             ;
; 8.888  ; 9.999        ; 1.111          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; control_fifo:inst2|EA[0]                      ;
; 8.888  ; 9.999        ; 1.111          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; control_fifo:inst2|EA[1]                      ;
; 8.888  ; 9.999        ; 1.111          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; control_fifo:inst2|EA[2]                      ;
; 8.888  ; 9.999        ; 1.111          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; control_fifo:inst2|leido[0]                   ;
; 8.888  ; 9.999        ; 1.111          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; control_fifo:inst2|leido[1]                   ;
; 8.888  ; 9.999        ; 1.111          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; control_fifo:inst2|leido[2]                   ;
; 8.888  ; 9.999        ; 1.111          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; control_fifo:inst2|leido[3]                   ;
; 8.888  ; 9.999        ; 1.111          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; control_fifo:inst2|leido[4]                   ;
; 8.888  ; 9.999        ; 1.111          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; control_fifo:inst2|leido[5]                   ;
; 8.888  ; 9.999        ; 1.111          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; control_fifo:inst2|leido[6]                   ;
; 8.888  ; 9.999        ; 1.111          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; control_fifo:inst2|leido[7]                   ;
; 8.888  ; 9.999        ; 1.111          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; control_fifo:inst2|leido[8]                   ;
; 8.888  ; 9.999        ; 1.111          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; control_fifo:inst2|leido[9]                   ;
; 8.889  ; 10.000       ; 1.111          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; Retrasar_entrada:inst3|q0_Entrada             ;
; 8.889  ; 10.000       ; 1.111          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; Retrasar_entrada:inst3|q1_Entrada             ;
; 8.889  ; 10.000       ; 1.111          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; Retrasar_entrada:inst3|q2_Entrada             ;
; 8.889  ; 10.000       ; 1.111          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; Retrasar_entrada:inst3|q3_Entrada             ;
; 8.889  ; 10.000       ; 1.111          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; Retrasar_entrada:inst3|q4_Entrada             ;
; 8.889  ; 10.000       ; 1.111          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; control_fifo:inst2|EA[0]                      ;
; 8.889  ; 10.000       ; 1.111          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; control_fifo:inst2|EA[1]                      ;
; 8.889  ; 10.000       ; 1.111          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; control_fifo:inst2|EA[2]                      ;
; 8.889  ; 10.000       ; 1.111          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; control_fifo:inst2|leido[0]                   ;
; 8.889  ; 10.000       ; 1.111          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; control_fifo:inst2|leido[1]                   ;
; 8.889  ; 10.000       ; 1.111          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; control_fifo:inst2|leido[2]                   ;
; 8.889  ; 10.000       ; 1.111          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; control_fifo:inst2|leido[3]                   ;
; 8.889  ; 10.000       ; 1.111          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; control_fifo:inst2|leido[4]                   ;
; 8.889  ; 10.000       ; 1.111          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; control_fifo:inst2|leido[5]                   ;
; 8.889  ; 10.000       ; 1.111          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; control_fifo:inst2|leido[6]                   ;
; 8.889  ; 10.000       ; 1.111          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; control_fifo:inst2|leido[7]                   ;
; 8.889  ; 10.000       ; 1.111          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; control_fifo:inst2|leido[8]                   ;
; 8.889  ; 10.000       ; 1.111          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; control_fifo:inst2|leido[9]                   ;
; 9.999  ; 9.999        ; 0.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst2|EA[0]|clk                               ;
; 9.999  ; 9.999        ; 0.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst2|EA[1]|clk                               ;
; 9.999  ; 9.999        ; 0.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst2|EA[2]|clk                               ;
; 9.999  ; 9.999        ; 0.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst2|leido[0]|clk                            ;
; 9.999  ; 9.999        ; 0.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst2|leido[1]|clk                            ;
; 9.999  ; 9.999        ; 0.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst2|leido[2]|clk                            ;
; 9.999  ; 9.999        ; 0.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst2|leido[3]|clk                            ;
; 9.999  ; 9.999        ; 0.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst2|leido[4]|clk                            ;
; 9.999  ; 9.999        ; 0.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst2|leido[5]|clk                            ;
; 9.999  ; 9.999        ; 0.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst2|leido[6]|clk                            ;
; 9.999  ; 9.999        ; 0.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst2|leido[7]|clk                            ;
; 9.999  ; 9.999        ; 0.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst2|leido[8]|clk                            ;
; 9.999  ; 9.999        ; 0.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst2|leido[9]|clk                            ;
; 9.999  ; 9.999        ; 0.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst3|q0_Entrada|clk                          ;
; 9.999  ; 9.999        ; 0.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst3|q1_Entrada|clk                          ;
; 9.999  ; 9.999        ; 0.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst3|q2_Entrada|clk                          ;
; 9.999  ; 9.999        ; 0.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst3|q3_Entrada|clk                          ;
; 9.999  ; 9.999        ; 0.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst3|q4_Entrada|clk                          ;
; 9.999  ; 9.999        ; 0.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst4|altpll_component|_clk1~clkctrl|inclk[0] ;
; 9.999  ; 9.999        ; 0.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst4|altpll_component|_clk1~clkctrl|outclk   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst2|EA[0]|clk                               ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst2|EA[1]|clk                               ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst2|EA[2]|clk                               ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst2|leido[0]|clk                            ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst2|leido[1]|clk                            ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst2|leido[2]|clk                            ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst2|leido[3]|clk                            ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst2|leido[4]|clk                            ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst2|leido[5]|clk                            ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst2|leido[6]|clk                            ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst2|leido[7]|clk                            ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst2|leido[8]|clk                            ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst2|leido[9]|clk                            ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst3|q0_Entrada|clk                          ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst3|q1_Entrada|clk                          ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst3|q2_Entrada|clk                          ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst3|q3_Entrada|clk                          ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst3|q4_Entrada|clk                          ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst4|altpll_component|_clk1~clkctrl|inclk[0] ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst4|altpll_component|_clk1~clkctrl|outclk   ;
+--------+--------------+----------------+------------------+-----------------------------------+------------+-----------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                 ;
+---------------+--------------------------+--------+--------+------------+-----------------------------------+
; Data Port     ; Clock Port               ; Rise   ; Fall   ; Clock Edge ; Clock Reference                   ;
+---------------+--------------------------+--------+--------+------------+-----------------------------------+
; data_in1[*]   ; control_fifo:inst2|EA[0] ; 6.067  ; 6.067  ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in1[0]  ; control_fifo:inst2|EA[0] ; 4.750  ; 4.750  ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in1[1]  ; control_fifo:inst2|EA[0] ; 4.599  ; 4.599  ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in1[2]  ; control_fifo:inst2|EA[0] ; 4.786  ; 4.786  ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in1[3]  ; control_fifo:inst2|EA[0] ; 4.598  ; 4.598  ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in1[4]  ; control_fifo:inst2|EA[0] ; 4.515  ; 4.515  ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in1[5]  ; control_fifo:inst2|EA[0] ; 4.040  ; 4.040  ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in1[6]  ; control_fifo:inst2|EA[0] ; 3.982  ; 3.982  ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in1[7]  ; control_fifo:inst2|EA[0] ; 4.939  ; 4.939  ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in1[8]  ; control_fifo:inst2|EA[0] ; 6.067  ; 6.067  ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in1[9]  ; control_fifo:inst2|EA[0] ; 5.006  ; 5.006  ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in1[10] ; control_fifo:inst2|EA[0] ; 4.730  ; 4.730  ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in1[11] ; control_fifo:inst2|EA[0] ; 4.904  ; 4.904  ; Fall       ; control_fifo:inst2|EA[0]          ;
; data_in2[*]   ; control_fifo:inst2|EA[0] ; 6.212  ; 6.212  ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in2[0]  ; control_fifo:inst2|EA[0] ; 4.315  ; 4.315  ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in2[1]  ; control_fifo:inst2|EA[0] ; 4.650  ; 4.650  ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in2[2]  ; control_fifo:inst2|EA[0] ; 5.215  ; 5.215  ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in2[3]  ; control_fifo:inst2|EA[0] ; 4.962  ; 4.962  ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in2[4]  ; control_fifo:inst2|EA[0] ; 5.477  ; 5.477  ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in2[5]  ; control_fifo:inst2|EA[0] ; 5.496  ; 5.496  ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in2[6]  ; control_fifo:inst2|EA[0] ; 5.665  ; 5.665  ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in2[7]  ; control_fifo:inst2|EA[0] ; 5.525  ; 5.525  ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in2[8]  ; control_fifo:inst2|EA[0] ; 6.212  ; 6.212  ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in2[9]  ; control_fifo:inst2|EA[0] ; 4.916  ; 4.916  ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in2[10] ; control_fifo:inst2|EA[0] ; 4.665  ; 4.665  ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in2[11] ; control_fifo:inst2|EA[0] ; 4.225  ; 4.225  ; Fall       ; control_fifo:inst2|EA[0]          ;
; NBusy1        ; ifclk                    ; 5.867  ; 5.867  ; Rise       ; ifclk                             ;
; NBusy2        ; ifclk                    ; 5.943  ; 5.943  ; Rise       ; ifclk                             ;
; NBusy3        ; ifclk                    ; 5.939  ; 5.939  ; Rise       ; ifclk                             ;
; NBusy4        ; ifclk                    ; 5.447  ; 5.447  ; Rise       ; ifclk                             ;
; ren           ; ifclk                    ; 10.133 ; 10.133 ; Rise       ; ifclk                             ;
; LLD           ; ifclk                    ; 7.211  ; 7.211  ; Rise       ; inst4|altpll_component|pll|clk[1] ;
+---------------+--------------------------+--------+--------+------------+-----------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                  ;
+---------------+--------------------------+--------+--------+------------+-----------------------------------+
; Data Port     ; Clock Port               ; Rise   ; Fall   ; Clock Edge ; Clock Reference                   ;
+---------------+--------------------------+--------+--------+------------+-----------------------------------+
; data_in1[*]   ; control_fifo:inst2|EA[0] ; -2.952 ; -2.952 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in1[0]  ; control_fifo:inst2|EA[0] ; -3.745 ; -3.745 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in1[1]  ; control_fifo:inst2|EA[0] ; -3.794 ; -3.794 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in1[2]  ; control_fifo:inst2|EA[0] ; -3.741 ; -3.741 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in1[3]  ; control_fifo:inst2|EA[0] ; -3.793 ; -3.793 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in1[4]  ; control_fifo:inst2|EA[0] ; -3.710 ; -3.710 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in1[5]  ; control_fifo:inst2|EA[0] ; -3.235 ; -3.235 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in1[6]  ; control_fifo:inst2|EA[0] ; -2.952 ; -2.952 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in1[7]  ; control_fifo:inst2|EA[0] ; -4.134 ; -4.134 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in1[8]  ; control_fifo:inst2|EA[0] ; -5.067 ; -5.067 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in1[9]  ; control_fifo:inst2|EA[0] ; -4.001 ; -4.001 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in1[10] ; control_fifo:inst2|EA[0] ; -3.925 ; -3.925 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in1[11] ; control_fifo:inst2|EA[0] ; -4.098 ; -4.098 ; Fall       ; control_fifo:inst2|EA[0]          ;
; data_in2[*]   ; control_fifo:inst2|EA[0] ; -3.310 ; -3.310 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in2[0]  ; control_fifo:inst2|EA[0] ; -3.310 ; -3.310 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in2[1]  ; control_fifo:inst2|EA[0] ; -3.845 ; -3.845 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in2[2]  ; control_fifo:inst2|EA[0] ; -4.170 ; -4.170 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in2[3]  ; control_fifo:inst2|EA[0] ; -4.157 ; -4.157 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in2[4]  ; control_fifo:inst2|EA[0] ; -4.672 ; -4.672 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in2[5]  ; control_fifo:inst2|EA[0] ; -4.691 ; -4.691 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in2[6]  ; control_fifo:inst2|EA[0] ; -4.635 ; -4.635 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in2[7]  ; control_fifo:inst2|EA[0] ; -4.720 ; -4.720 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in2[8]  ; control_fifo:inst2|EA[0] ; -5.212 ; -5.212 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in2[9]  ; control_fifo:inst2|EA[0] ; -3.911 ; -3.911 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in2[10] ; control_fifo:inst2|EA[0] ; -3.860 ; -3.860 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in2[11] ; control_fifo:inst2|EA[0] ; -3.419 ; -3.419 ; Fall       ; control_fifo:inst2|EA[0]          ;
; NBusy1        ; ifclk                    ; -5.380 ; -5.380 ; Rise       ; ifclk                             ;
; NBusy2        ; ifclk                    ; -5.456 ; -5.456 ; Rise       ; ifclk                             ;
; NBusy3        ; ifclk                    ; -5.452 ; -5.452 ; Rise       ; ifclk                             ;
; NBusy4        ; ifclk                    ; -4.960 ; -4.960 ; Rise       ; ifclk                             ;
; ren           ; ifclk                    ; -5.750 ; -5.750 ; Rise       ; ifclk                             ;
; LLD           ; ifclk                    ; -6.963 ; -6.963 ; Rise       ; inst4|altpll_component|pll|clk[1] ;
+---------------+--------------------------+--------+--------+------------+-----------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                      ;
+------------+----------------------------+--------+--------+------------+-----------------------------------+
; Data Port  ; Clock Port                 ; Rise   ; Fall   ; Clock Edge ; Clock Reference                   ;
+------------+----------------------------+--------+--------+------------+-----------------------------------+
; IO_G16     ; control_disparo:inst|EA[1] ; 14.818 ; 14.818 ; Rise       ; control_disparo:inst|EA[1]        ;
; NGate      ; control_disparo:inst|EA[1] ;        ; 7.248  ; Rise       ; control_disparo:inst|EA[1]        ;
; NRead1     ; control_disparo:inst|EA[1] ; 7.893  ;        ; Rise       ; control_disparo:inst|EA[1]        ;
; NconvStart ; control_disparo:inst|EA[1] ;        ; 6.063  ; Rise       ; control_disparo:inst|EA[1]        ;
; NGate      ; control_disparo:inst|EA[1] ; 7.248  ;        ; Fall       ; control_disparo:inst|EA[1]        ;
; NRead1     ; control_disparo:inst|EA[1] ;        ; 7.893  ; Fall       ; control_disparo:inst|EA[1]        ;
; NconvStart ; control_disparo:inst|EA[1] ; 6.063  ;        ; Fall       ; control_disparo:inst|EA[1]        ;
; IO_G16     ; control_fifo:inst2|EA[0]   ; 13.450 ; 13.450 ; Rise       ; control_fifo:inst2|EA[0]          ;
; NRead1     ; control_fifo:inst2|EA[0]   ; 6.311  ; 7.418  ; Rise       ; control_fifo:inst2|EA[0]          ;
; NRead2     ; control_fifo:inst2|EA[0]   ;        ; 6.674  ; Rise       ; control_fifo:inst2|EA[0]          ;
; IO_G16     ; control_fifo:inst2|EA[0]   ; 13.868 ; 13.868 ; Fall       ; control_fifo:inst2|EA[0]          ;
; NRead1     ; control_fifo:inst2|EA[0]   ; 7.418  ; 6.311  ; Fall       ; control_fifo:inst2|EA[0]          ;
; NRead2     ; control_fifo:inst2|EA[0]   ; 6.674  ;        ; Fall       ; control_fifo:inst2|EA[0]          ;
; NGate      ; ifclk                      ; 10.000 ; 10.000 ; Rise       ; ifclk                             ;
; fd[*]      ; ifclk                      ; 12.899 ; 12.899 ; Rise       ; ifclk                             ;
;  fd[0]     ; ifclk                      ; 11.302 ; 11.302 ; Rise       ; ifclk                             ;
;  fd[1]     ; ifclk                      ; 11.485 ; 11.485 ; Rise       ; ifclk                             ;
;  fd[2]     ; ifclk                      ; 11.713 ; 11.713 ; Rise       ; ifclk                             ;
;  fd[3]     ; ifclk                      ; 11.644 ; 11.644 ; Rise       ; ifclk                             ;
;  fd[4]     ; ifclk                      ; 11.528 ; 11.528 ; Rise       ; ifclk                             ;
;  fd[5]     ; ifclk                      ; 11.336 ; 11.336 ; Rise       ; ifclk                             ;
;  fd[6]     ; ifclk                      ; 10.433 ; 10.433 ; Rise       ; ifclk                             ;
;  fd[7]     ; ifclk                      ; 11.291 ; 11.291 ; Rise       ; ifclk                             ;
;  fd[8]     ; ifclk                      ; 11.235 ; 11.235 ; Rise       ; ifclk                             ;
;  fd[9]     ; ifclk                      ; 10.270 ; 10.270 ; Rise       ; ifclk                             ;
;  fd[10]    ; ifclk                      ; 12.899 ; 12.899 ; Rise       ; ifclk                             ;
;  fd[11]    ; ifclk                      ; 12.336 ; 12.336 ; Rise       ; ifclk                             ;
;  fd[12]    ; ifclk                      ; 10.595 ; 10.595 ; Rise       ; ifclk                             ;
;  fd[13]    ; ifclk                      ; 10.285 ; 10.285 ; Rise       ; ifclk                             ;
;  fd[14]    ; ifclk                      ; 10.950 ; 10.950 ; Rise       ; ifclk                             ;
;  fd[15]    ; ifclk                      ; 10.875 ; 10.875 ; Rise       ; ifclk                             ;
; NRead1     ; ifclk                      ; 8.310  ; 8.310  ; Rise       ; inst4|altpll_component|pll|clk[1] ;
; NRead2     ; ifclk                      ; 8.660  ; 8.660  ; Rise       ; inst4|altpll_component|pll|clk[1] ;
; IO_G16     ; wen                        ; 12.374 ; 12.374 ; Rise       ; wen                               ;
+------------+----------------------------+--------+--------+------------+-----------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                              ;
+------------+----------------------------+--------+--------+------------+-----------------------------------+
; Data Port  ; Clock Port                 ; Rise   ; Fall   ; Clock Edge ; Clock Reference                   ;
+------------+----------------------------+--------+--------+------------+-----------------------------------+
; IO_G16     ; control_disparo:inst|EA[1] ; 14.360 ; 14.360 ; Rise       ; control_disparo:inst|EA[1]        ;
; NGate      ; control_disparo:inst|EA[1] ;        ; 7.248  ; Rise       ; control_disparo:inst|EA[1]        ;
; NRead1     ; control_disparo:inst|EA[1] ; 7.893  ;        ; Rise       ; control_disparo:inst|EA[1]        ;
; NconvStart ; control_disparo:inst|EA[1] ;        ; 6.063  ; Rise       ; control_disparo:inst|EA[1]        ;
; NGate      ; control_disparo:inst|EA[1] ; 7.248  ;        ; Fall       ; control_disparo:inst|EA[1]        ;
; NRead1     ; control_disparo:inst|EA[1] ;        ; 7.893  ; Fall       ; control_disparo:inst|EA[1]        ;
; NconvStart ; control_disparo:inst|EA[1] ; 6.063  ;        ; Fall       ; control_disparo:inst|EA[1]        ;
; IO_G16     ; control_fifo:inst2|EA[0]   ; 12.992 ; 12.992 ; Rise       ; control_fifo:inst2|EA[0]          ;
; NRead1     ; control_fifo:inst2|EA[0]   ; 6.311  ; 7.418  ; Rise       ; control_fifo:inst2|EA[0]          ;
; NRead2     ; control_fifo:inst2|EA[0]   ;        ; 6.674  ; Rise       ; control_fifo:inst2|EA[0]          ;
; IO_G16     ; control_fifo:inst2|EA[0]   ; 13.410 ; 13.410 ; Fall       ; control_fifo:inst2|EA[0]          ;
; NRead1     ; control_fifo:inst2|EA[0]   ; 7.418  ; 6.311  ; Fall       ; control_fifo:inst2|EA[0]          ;
; NRead2     ; control_fifo:inst2|EA[0]   ; 6.674  ;        ; Fall       ; control_fifo:inst2|EA[0]          ;
; NGate      ; ifclk                      ; 10.000 ; 10.000 ; Rise       ; ifclk                             ;
; fd[*]      ; ifclk                      ; 8.474  ; 8.474  ; Rise       ; ifclk                             ;
;  fd[0]     ; ifclk                      ; 9.021  ; 9.021  ; Rise       ; ifclk                             ;
;  fd[1]     ; ifclk                      ; 9.718  ; 9.718  ; Rise       ; ifclk                             ;
;  fd[2]     ; ifclk                      ; 9.394  ; 9.394  ; Rise       ; ifclk                             ;
;  fd[3]     ; ifclk                      ; 9.659  ; 9.659  ; Rise       ; ifclk                             ;
;  fd[4]     ; ifclk                      ; 9.054  ; 9.054  ; Rise       ; ifclk                             ;
;  fd[5]     ; ifclk                      ; 9.403  ; 9.403  ; Rise       ; ifclk                             ;
;  fd[6]     ; ifclk                      ; 8.474  ; 8.474  ; Rise       ; ifclk                             ;
;  fd[7]     ; ifclk                      ; 8.743  ; 8.743  ; Rise       ; ifclk                             ;
;  fd[8]     ; ifclk                      ; 9.323  ; 9.323  ; Rise       ; ifclk                             ;
;  fd[9]     ; ifclk                      ; 9.023  ; 9.023  ; Rise       ; ifclk                             ;
;  fd[10]    ; ifclk                      ; 10.293 ; 10.293 ; Rise       ; ifclk                             ;
;  fd[11]    ; ifclk                      ; 9.366  ; 9.366  ; Rise       ; ifclk                             ;
;  fd[12]    ; ifclk                      ; 9.453  ; 9.453  ; Rise       ; ifclk                             ;
;  fd[13]    ; ifclk                      ; 9.029  ; 9.029  ; Rise       ; ifclk                             ;
;  fd[14]    ; ifclk                      ; 9.327  ; 9.327  ; Rise       ; ifclk                             ;
;  fd[15]    ; ifclk                      ; 9.345  ; 9.345  ; Rise       ; ifclk                             ;
; NRead1     ; ifclk                      ; 6.944  ; 6.944  ; Rise       ; inst4|altpll_component|pll|clk[1] ;
; NRead2     ; ifclk                      ; 6.900  ; 6.900  ; Rise       ; inst4|altpll_component|pll|clk[1] ;
; IO_G16     ; wen                        ; 11.916 ; 11.916 ; Rise       ; wen                               ;
+------------+----------------------------+--------+--------+------------+-----------------------------------+


+------------------------------------------------------------+
; Fast Model Setup Summary                                   ;
+-----------------------------------+--------+---------------+
; Clock                             ; Slack  ; End Point TNS ;
+-----------------------------------+--------+---------------+
; ifclk                             ; -2.937 ; -5.643        ;
; wen                               ; -2.338 ; -928.770      ;
; control_fifo:inst2|EA[0]          ; -2.322 ; -920.927      ;
; control_disparo:inst|EA[1]        ; -1.592 ; -534.016      ;
; inst4|altpll_component|pll|clk[1] ; -1.491 ; -17.448       ;
+-----------------------------------+--------+---------------+


+------------------------------------------------------------+
; Fast Model Hold Summary                                    ;
+-----------------------------------+--------+---------------+
; Clock                             ; Slack  ; End Point TNS ;
+-----------------------------------+--------+---------------+
; ifclk                             ; -1.694 ; -14.389       ;
; control_fifo:inst2|EA[0]          ; -1.690 ; -28.244       ;
; control_disparo:inst|EA[1]        ; -1.193 ; -36.633       ;
; wen                               ; -0.447 ; -0.892        ;
; inst4|altpll_component|pll|clk[1] ; 0.215  ; 0.000         ;
+-----------------------------------+--------+---------------+


+-------------------------------+
; Fast Model Recovery Summary   ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; ifclk ; 9.640 ; 0.000         ;
+-------+-------+---------------+


+--------------------------------+
; Fast Model Removal Summary     ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; ifclk ; 10.999 ; 0.000         ;
+-------+--------+---------------+


+------------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                     ;
+-----------------------------------+--------+---------------+
; Clock                             ; Slack  ; End Point TNS ;
+-----------------------------------+--------+---------------+
; control_fifo:inst2|EA[0]          ; -1.880 ; -3717.600     ;
; wen                               ; -1.880 ; -1860.022     ;
; control_disparo:inst|EA[1]        ; -1.880 ; -1858.800     ;
; ifclk                             ; 8.036  ; 0.000         ;
; inst4|altpll_component|pll|clk[1] ; 8.999  ; 0.000         ;
+-----------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'ifclk'                                                                                                                                                                                                                                                                                                                                               ;
+--------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                   ; To Node                                                                                                                                               ; Launch Clock                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-------------+--------------+------------+------------+
; -2.937 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~4  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                  ; control_disparo:inst|EA[1]        ; ifclk       ; 0.001        ; -1.693     ; 1.277      ;
; -2.904 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                  ; control_disparo:inst|EA[1]        ; ifclk       ; 0.001        ; -1.691     ; 1.246      ;
; -2.847 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[7]                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                  ; control_disparo:inst|EA[1]        ; ifclk       ; 0.001        ; -1.691     ; 1.189      ;
; -2.742 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                  ; control_disparo:inst|EA[1]        ; ifclk       ; 0.001        ; -1.693     ; 1.082      ;
; -2.738 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                  ; control_disparo:inst|EA[1]        ; ifclk       ; 0.001        ; -1.691     ; 1.080      ;
; -2.706 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[5]                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                  ; control_disparo:inst|EA[1]        ; ifclk       ; 0.001        ; -1.691     ; 1.048      ;
; -2.697 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[2]                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                  ; control_disparo:inst|EA[1]        ; ifclk       ; 0.001        ; -1.691     ; 1.039      ;
; -2.662 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[0]                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                  ; control_disparo:inst|EA[1]        ; ifclk       ; 0.001        ; -1.691     ; 1.004      ;
; -2.656 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~6  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                  ; control_disparo:inst|EA[1]        ; ifclk       ; 0.001        ; -1.692     ; 0.997      ;
; -2.625 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[6]                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                  ; control_disparo:inst|EA[1]        ; ifclk       ; 0.001        ; -1.691     ; 0.967      ;
; -2.622 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~2  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                  ; control_disparo:inst|EA[1]        ; ifclk       ; 0.001        ; -1.691     ; 0.964      ;
; -2.572 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~4  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                  ; control_fifo:inst2|EA[0]          ; ifclk       ; 0.001        ; -1.328     ; 1.277      ;
; -2.539 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                  ; control_fifo:inst2|EA[0]          ; ifclk       ; 0.001        ; -1.326     ; 1.246      ;
; -2.510 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[4]                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                  ; control_disparo:inst|EA[1]        ; ifclk       ; 0.001        ; -1.691     ; 0.852      ;
; -2.506 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[3]                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                  ; control_disparo:inst|EA[1]        ; ifclk       ; 0.001        ; -1.691     ; 0.848      ;
; -2.482 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[7]                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                  ; control_fifo:inst2|EA[0]          ; ifclk       ; 0.001        ; -1.326     ; 1.189      ;
; -2.480 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[1]                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                  ; control_disparo:inst|EA[1]        ; ifclk       ; 0.001        ; -1.691     ; 0.822      ;
; -2.393 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~4  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                  ; control_fifo:inst2|EA[0]          ; ifclk       ; 0.001        ; -1.149     ; 1.277      ;
; -2.377 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                  ; control_fifo:inst2|EA[0]          ; ifclk       ; 0.001        ; -1.328     ; 1.082      ;
; -2.373 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                  ; control_fifo:inst2|EA[0]          ; ifclk       ; 0.001        ; -1.326     ; 1.080      ;
; -2.360 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                  ; control_fifo:inst2|EA[0]          ; ifclk       ; 0.001        ; -1.147     ; 1.246      ;
; -2.341 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[5]                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                  ; control_fifo:inst2|EA[0]          ; ifclk       ; 0.001        ; -1.326     ; 1.048      ;
; -2.332 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[2]                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                  ; control_fifo:inst2|EA[0]          ; ifclk       ; 0.001        ; -1.326     ; 1.039      ;
; -2.303 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[7]                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                  ; control_fifo:inst2|EA[0]          ; ifclk       ; 0.001        ; -1.147     ; 1.189      ;
; -2.297 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[0]                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                  ; control_fifo:inst2|EA[0]          ; ifclk       ; 0.001        ; -1.326     ; 1.004      ;
; -2.291 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~6  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                  ; control_fifo:inst2|EA[0]          ; ifclk       ; 0.001        ; -1.327     ; 0.997      ;
; -2.260 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[6]                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                  ; control_fifo:inst2|EA[0]          ; ifclk       ; 0.001        ; -1.326     ; 0.967      ;
; -2.257 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~2  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                  ; control_fifo:inst2|EA[0]          ; ifclk       ; 0.001        ; -1.326     ; 0.964      ;
; -2.198 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                  ; control_fifo:inst2|EA[0]          ; ifclk       ; 0.001        ; -1.149     ; 1.082      ;
; -2.194 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                  ; control_fifo:inst2|EA[0]          ; ifclk       ; 0.001        ; -1.147     ; 1.080      ;
; -2.191 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~4  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                  ; wen                               ; ifclk       ; 0.001        ; -0.947     ; 1.277      ;
; -2.162 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[5]                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                  ; control_fifo:inst2|EA[0]          ; ifclk       ; 0.001        ; -1.147     ; 1.048      ;
; -2.158 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                  ; wen                               ; ifclk       ; 0.001        ; -0.945     ; 1.246      ;
; -2.153 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[2]                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                  ; control_fifo:inst2|EA[0]          ; ifclk       ; 0.001        ; -1.147     ; 1.039      ;
; -2.145 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[4]                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                  ; control_fifo:inst2|EA[0]          ; ifclk       ; 0.001        ; -1.326     ; 0.852      ;
; -2.141 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[3]                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                  ; control_fifo:inst2|EA[0]          ; ifclk       ; 0.001        ; -1.326     ; 0.848      ;
; -2.118 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[0]                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                  ; control_fifo:inst2|EA[0]          ; ifclk       ; 0.001        ; -1.147     ; 1.004      ;
; -2.115 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[1]                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                  ; control_fifo:inst2|EA[0]          ; ifclk       ; 0.001        ; -1.326     ; 0.822      ;
; -2.112 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~6  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                  ; control_fifo:inst2|EA[0]          ; ifclk       ; 0.001        ; -1.148     ; 0.997      ;
; -2.101 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[7]                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                  ; wen                               ; ifclk       ; 0.001        ; -0.945     ; 1.189      ;
; -2.081 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[6]                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                  ; control_fifo:inst2|EA[0]          ; ifclk       ; 0.001        ; -1.147     ; 0.967      ;
; -2.078 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~2  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                  ; control_fifo:inst2|EA[0]          ; ifclk       ; 0.001        ; -1.147     ; 0.964      ;
; -1.996 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                  ; wen                               ; ifclk       ; 0.001        ; -0.947     ; 1.082      ;
; -1.992 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                  ; wen                               ; ifclk       ; 0.001        ; -0.945     ; 1.080      ;
; -1.966 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[4]                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                  ; control_fifo:inst2|EA[0]          ; ifclk       ; 0.001        ; -1.147     ; 0.852      ;
; -1.962 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[3]                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                  ; control_fifo:inst2|EA[0]          ; ifclk       ; 0.001        ; -1.147     ; 0.848      ;
; -1.960 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[5]                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                  ; wen                               ; ifclk       ; 0.001        ; -0.945     ; 1.048      ;
; -1.951 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[2]                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                  ; wen                               ; ifclk       ; 0.001        ; -0.945     ; 1.039      ;
; -1.936 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[1]                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                  ; control_fifo:inst2|EA[0]          ; ifclk       ; 0.001        ; -1.147     ; 0.822      ;
; -1.916 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[0]                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                  ; wen                               ; ifclk       ; 0.001        ; -0.945     ; 1.004      ;
; -1.910 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~6  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                  ; wen                               ; ifclk       ; 0.001        ; -0.946     ; 0.997      ;
; -1.879 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[6]                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                  ; wen                               ; ifclk       ; 0.001        ; -0.945     ; 0.967      ;
; -1.876 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~2  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                  ; wen                               ; ifclk       ; 0.001        ; -0.945     ; 0.964      ;
; -1.764 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[4]                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                  ; wen                               ; ifclk       ; 0.001        ; -0.945     ; 0.852      ;
; -1.760 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[3]                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                  ; wen                               ; ifclk       ; 0.001        ; -0.945     ; 0.848      ;
; -1.734 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[1]                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                  ; wen                               ; ifclk       ; 0.001        ; -0.945     ; 0.822      ;
; 1.101  ; control_disparo:inst|EA[1]                                                                                  ; control_disparo:inst|EA[1]                                                                                                                            ; control_disparo:inst|EA[1]        ; ifclk       ; 0.001        ; 1.768      ; 0.841      ;
; 1.101  ; control_disparo:inst|EA[1]                                                                                  ; control_disparo:inst|EA[1]                                                                                                                            ; control_disparo:inst|EA[1]        ; ifclk       ; 0.001        ; 1.768      ; 0.841      ;
; 1.109  ; control_disparo:inst|EA[1]                                                                                  ; control_disparo:inst|cuenta_180[8]                                                                                                                    ; control_disparo:inst|EA[1]        ; ifclk       ; 0.001        ; 1.768      ; 0.833      ;
; 1.109  ; control_disparo:inst|EA[1]                                                                                  ; control_disparo:inst|cuenta_180[5]                                                                                                                    ; control_disparo:inst|EA[1]        ; ifclk       ; 0.001        ; 1.768      ; 0.833      ;
; 1.109  ; control_disparo:inst|EA[1]                                                                                  ; control_disparo:inst|cuenta_180[6]                                                                                                                    ; control_disparo:inst|EA[1]        ; ifclk       ; 0.001        ; 1.768      ; 0.833      ;
; 1.109  ; control_disparo:inst|EA[1]                                                                                  ; control_disparo:inst|cuenta_180[4]                                                                                                                    ; control_disparo:inst|EA[1]        ; ifclk       ; 0.001        ; 1.768      ; 0.833      ;
; 1.109  ; control_disparo:inst|EA[1]                                                                                  ; control_disparo:inst|cuenta_180[7]                                                                                                                    ; control_disparo:inst|EA[1]        ; ifclk       ; 0.001        ; 1.768      ; 0.833      ;
; 1.109  ; control_disparo:inst|EA[1]                                                                                  ; control_disparo:inst|cuenta_180[3]                                                                                                                    ; control_disparo:inst|EA[1]        ; ifclk       ; 0.001        ; 1.768      ; 0.833      ;
; 1.109  ; control_disparo:inst|EA[1]                                                                                  ; control_disparo:inst|cuenta_180[2]                                                                                                                    ; control_disparo:inst|EA[1]        ; ifclk       ; 0.001        ; 1.768      ; 0.833      ;
; 1.109  ; control_disparo:inst|EA[1]                                                                                  ; control_disparo:inst|cuenta_180[1]                                                                                                                    ; control_disparo:inst|EA[1]        ; ifclk       ; 0.001        ; 1.768      ; 0.833      ;
; 1.109  ; control_disparo:inst|EA[1]                                                                                  ; control_disparo:inst|cuenta_180[0]                                                                                                                    ; control_disparo:inst|EA[1]        ; ifclk       ; 0.001        ; 1.768      ; 0.833      ;
; 1.109  ; control_disparo:inst|EA[1]                                                                                  ; control_disparo:inst|cuenta_180[8]                                                                                                                    ; control_disparo:inst|EA[1]        ; ifclk       ; 0.001        ; 1.768      ; 0.833      ;
; 1.109  ; control_disparo:inst|EA[1]                                                                                  ; control_disparo:inst|cuenta_180[5]                                                                                                                    ; control_disparo:inst|EA[1]        ; ifclk       ; 0.001        ; 1.768      ; 0.833      ;
; 1.109  ; control_disparo:inst|EA[1]                                                                                  ; control_disparo:inst|cuenta_180[6]                                                                                                                    ; control_disparo:inst|EA[1]        ; ifclk       ; 0.001        ; 1.768      ; 0.833      ;
; 1.109  ; control_disparo:inst|EA[1]                                                                                  ; control_disparo:inst|cuenta_180[4]                                                                                                                    ; control_disparo:inst|EA[1]        ; ifclk       ; 0.001        ; 1.768      ; 0.833      ;
; 1.109  ; control_disparo:inst|EA[1]                                                                                  ; control_disparo:inst|cuenta_180[7]                                                                                                                    ; control_disparo:inst|EA[1]        ; ifclk       ; 0.001        ; 1.768      ; 0.833      ;
; 1.109  ; control_disparo:inst|EA[1]                                                                                  ; control_disparo:inst|cuenta_180[3]                                                                                                                    ; control_disparo:inst|EA[1]        ; ifclk       ; 0.001        ; 1.768      ; 0.833      ;
; 1.109  ; control_disparo:inst|EA[1]                                                                                  ; control_disparo:inst|cuenta_180[2]                                                                                                                    ; control_disparo:inst|EA[1]        ; ifclk       ; 0.001        ; 1.768      ; 0.833      ;
; 1.109  ; control_disparo:inst|EA[1]                                                                                  ; control_disparo:inst|cuenta_180[1]                                                                                                                    ; control_disparo:inst|EA[1]        ; ifclk       ; 0.001        ; 1.768      ; 0.833      ;
; 1.109  ; control_disparo:inst|EA[1]                                                                                  ; control_disparo:inst|cuenta_180[0]                                                                                                                    ; control_disparo:inst|EA[1]        ; ifclk       ; 0.001        ; 1.768      ; 0.833      ;
; 1.524  ; control_disparo:inst|EA[1]                                                                                  ; control_disparo:inst|EA[0]                                                                                                                            ; control_disparo:inst|EA[1]        ; ifclk       ; 0.001        ; 1.768      ; 0.418      ;
; 1.524  ; control_disparo:inst|EA[1]                                                                                  ; control_disparo:inst|EA[0]                                                                                                                            ; control_disparo:inst|EA[1]        ; ifclk       ; 0.001        ; 1.768      ; 0.418      ;
; 2.267  ; Retrasar_entrada:inst3|q4_Entrada                                                                           ; control_disparo:inst|EA[0]                                                                                                                            ; inst4|altpll_component|pll|clk[1] ; ifclk       ; 0.834        ; 2.058      ; 0.657      ;
; 17.748 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                        ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a26                    ; ifclk                             ; ifclk       ; 20.833       ; 0.055      ; 3.139      ;
; 17.784 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                        ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a18                    ; ifclk                             ; ifclk       ; 20.833       ; 0.051      ; 3.099      ;
; 17.787 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                        ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a20                    ; ifclk                             ; ifclk       ; 20.833       ; 0.039      ; 3.084      ;
; 17.809 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~12 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                  ; ifclk                             ; ifclk       ; 20.833       ; 0.002      ; 3.058      ;
; 17.815 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~14 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                  ; ifclk                             ; ifclk       ; 20.833       ; 0.002      ; 3.052      ;
; 17.861 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~15 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                  ; ifclk                             ; ifclk       ; 20.833       ; 0.002      ; 3.006      ;
; 17.884 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                        ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a19                    ; ifclk                             ; ifclk       ; 20.833       ; 0.055      ; 3.003      ;
; 17.885 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                        ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10                    ; ifclk                             ; ifclk       ; 20.833       ; 0.033      ; 2.980      ;
; 17.887 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                        ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a3                     ; ifclk                             ; ifclk       ; 20.833       ; 0.053      ; 2.998      ;
; 17.908 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                        ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a2                     ; ifclk                             ; ifclk       ; 20.833       ; 0.048      ; 2.972      ;
; 17.937 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~13 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                  ; ifclk                             ; ifclk       ; 20.833       ; 0.002      ; 2.930      ;
; 17.938 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                        ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a27~porta_address_reg0 ; ifclk                             ; ifclk       ; 20.833       ; 0.058      ; 2.952      ;
; 17.938 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                        ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a27~porta_address_reg1 ; ifclk                             ; ifclk       ; 20.833       ; 0.058      ; 2.952      ;
; 17.938 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                        ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a27~porta_address_reg2 ; ifclk                             ; ifclk       ; 20.833       ; 0.058      ; 2.952      ;
; 17.938 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                        ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a27~porta_address_reg3 ; ifclk                             ; ifclk       ; 20.833       ; 0.058      ; 2.952      ;
; 17.938 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                        ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a27~porta_address_reg4 ; ifclk                             ; ifclk       ; 20.833       ; 0.058      ; 2.952      ;
; 17.938 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                        ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a27~porta_address_reg5 ; ifclk                             ; ifclk       ; 20.833       ; 0.058      ; 2.952      ;
; 17.938 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                        ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a27~porta_address_reg6 ; ifclk                             ; ifclk       ; 20.833       ; 0.058      ; 2.952      ;
; 17.938 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                        ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a27~porta_address_reg7 ; ifclk                             ; ifclk       ; 20.833       ; 0.058      ; 2.952      ;
; 17.938 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                        ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a27~porta_address_reg8 ; ifclk                             ; ifclk       ; 20.833       ; 0.058      ; 2.952      ;
; 17.938 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                        ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a27~porta_address_reg9 ; ifclk                             ; ifclk       ; 20.833       ; 0.058      ; 2.952      ;
+--------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'wen'                                                                                                                                                                                                                                                                                                                                                                                    ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                            ; To Node                                                                                                                                                ; Launch Clock               ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+-------------+--------------+------------+------------+
; -2.338 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a31~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a31~portb_memory_reg0   ; control_fifo:inst2|EA[0]   ; wen         ; 0.500        ; -0.399     ; 2.438      ;
; -2.338 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~portb_memory_reg0   ; control_fifo:inst2|EA[0]   ; wen         ; 0.500        ; -0.399     ; 2.438      ;
; -2.338 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a30~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a30~portb_memory_reg0   ; control_fifo:inst2|EA[0]   ; wen         ; 0.500        ; -0.399     ; 2.438      ;
; -2.338 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~portb_memory_reg0   ; control_fifo:inst2|EA[0]   ; wen         ; 0.500        ; -0.399     ; 2.438      ;
; -2.338 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~portb_memory_reg0   ; control_fifo:inst2|EA[0]   ; wen         ; 0.500        ; -0.399     ; 2.438      ;
; -2.338 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~portb_memory_reg0   ; control_fifo:inst2|EA[0]   ; wen         ; 0.500        ; -0.399     ; 2.438      ;
; -2.338 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a28~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a28~portb_memory_reg0   ; control_fifo:inst2|EA[0]   ; wen         ; 0.500        ; -0.399     ; 2.438      ;
; -2.338 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_memory_reg0   ; control_fifo:inst2|EA[0]   ; wen         ; 0.500        ; -0.399     ; 2.438      ;
; -2.338 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a27~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a27~portb_memory_reg0   ; control_fifo:inst2|EA[0]   ; wen         ; 0.500        ; -0.399     ; 2.438      ;
; -2.338 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_memory_reg0   ; control_fifo:inst2|EA[0]   ; wen         ; 0.500        ; -0.399     ; 2.438      ;
; -2.338 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a26~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a26~portb_memory_reg0   ; control_fifo:inst2|EA[0]   ; wen         ; 0.500        ; -0.399     ; 2.438      ;
; -2.338 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_memory_reg0   ; control_fifo:inst2|EA[0]   ; wen         ; 0.500        ; -0.399     ; 2.438      ;
; -2.338 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a25~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a25~portb_memory_reg0   ; control_fifo:inst2|EA[0]   ; wen         ; 0.500        ; -0.399     ; 2.438      ;
; -2.338 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a9~portb_datain_reg0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a9~portb_memory_reg0    ; control_fifo:inst2|EA[0]   ; wen         ; 0.500        ; -0.399     ; 2.438      ;
; -2.338 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a24~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a24~portb_memory_reg0   ; control_fifo:inst2|EA[0]   ; wen         ; 0.500        ; -0.399     ; 2.438      ;
; -2.338 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a8~portb_datain_reg0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a8~portb_memory_reg0    ; control_fifo:inst2|EA[0]   ; wen         ; 0.500        ; -0.399     ; 2.438      ;
; -2.338 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a23~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a23~portb_memory_reg0   ; control_fifo:inst2|EA[0]   ; wen         ; 0.500        ; -0.399     ; 2.438      ;
; -2.338 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a7~portb_datain_reg0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a7~portb_memory_reg0    ; control_fifo:inst2|EA[0]   ; wen         ; 0.500        ; -0.399     ; 2.438      ;
; -2.338 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a22~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a22~portb_memory_reg0   ; control_fifo:inst2|EA[0]   ; wen         ; 0.500        ; -0.399     ; 2.438      ;
; -2.338 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a6~portb_datain_reg0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a6~portb_memory_reg0    ; control_fifo:inst2|EA[0]   ; wen         ; 0.500        ; -0.399     ; 2.438      ;
; -2.338 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a21~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a21~portb_memory_reg0   ; control_fifo:inst2|EA[0]   ; wen         ; 0.500        ; -0.399     ; 2.438      ;
; -2.338 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a5~portb_datain_reg0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a5~portb_memory_reg0    ; control_fifo:inst2|EA[0]   ; wen         ; 0.500        ; -0.399     ; 2.438      ;
; -2.338 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a20~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a20~portb_memory_reg0   ; control_fifo:inst2|EA[0]   ; wen         ; 0.500        ; -0.399     ; 2.438      ;
; -2.338 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a4~portb_datain_reg0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a4~portb_memory_reg0    ; control_fifo:inst2|EA[0]   ; wen         ; 0.500        ; -0.399     ; 2.438      ;
; -2.338 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a19~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a19~portb_memory_reg0   ; control_fifo:inst2|EA[0]   ; wen         ; 0.500        ; -0.399     ; 2.438      ;
; -2.338 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a3~portb_datain_reg0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a3~portb_memory_reg0    ; control_fifo:inst2|EA[0]   ; wen         ; 0.500        ; -0.399     ; 2.438      ;
; -2.338 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a18~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a18~portb_memory_reg0   ; control_fifo:inst2|EA[0]   ; wen         ; 0.500        ; -0.399     ; 2.438      ;
; -2.338 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a2~portb_datain_reg0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a2~portb_memory_reg0    ; control_fifo:inst2|EA[0]   ; wen         ; 0.500        ; -0.399     ; 2.438      ;
; -2.338 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a17~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a17~portb_memory_reg0   ; control_fifo:inst2|EA[0]   ; wen         ; 0.500        ; -0.399     ; 2.438      ;
; -2.338 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1~portb_datain_reg0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1~portb_memory_reg0    ; control_fifo:inst2|EA[0]   ; wen         ; 0.500        ; -0.399     ; 2.438      ;
; -2.338 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~portb_memory_reg0   ; control_fifo:inst2|EA[0]   ; wen         ; 0.500        ; -0.399     ; 2.438      ;
; -2.338 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_datain_reg0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_memory_reg0    ; control_fifo:inst2|EA[0]   ; wen         ; 0.500        ; -0.399     ; 2.438      ;
; -2.203 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a31~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a31~portb_memory_reg0   ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -0.764     ; 2.438      ;
; -2.203 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~portb_memory_reg0   ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -0.764     ; 2.438      ;
; -2.203 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a30~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a30~portb_memory_reg0   ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -0.764     ; 2.438      ;
; -2.203 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~portb_memory_reg0   ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -0.764     ; 2.438      ;
; -2.203 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~portb_memory_reg0   ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -0.764     ; 2.438      ;
; -2.203 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~portb_memory_reg0   ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -0.764     ; 2.438      ;
; -2.203 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a28~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a28~portb_memory_reg0   ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -0.764     ; 2.438      ;
; -2.203 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_memory_reg0   ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -0.764     ; 2.438      ;
; -2.203 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a27~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a27~portb_memory_reg0   ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -0.764     ; 2.438      ;
; -2.203 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_memory_reg0   ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -0.764     ; 2.438      ;
; -2.203 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a26~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a26~portb_memory_reg0   ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -0.764     ; 2.438      ;
; -2.203 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_memory_reg0   ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -0.764     ; 2.438      ;
; -2.203 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a25~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a25~portb_memory_reg0   ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -0.764     ; 2.438      ;
; -2.203 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a9~portb_datain_reg0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a9~portb_memory_reg0    ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -0.764     ; 2.438      ;
; -2.203 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a24~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a24~portb_memory_reg0   ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -0.764     ; 2.438      ;
; -2.203 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a8~portb_datain_reg0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a8~portb_memory_reg0    ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -0.764     ; 2.438      ;
; -2.203 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a23~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a23~portb_memory_reg0   ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -0.764     ; 2.438      ;
; -2.203 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a7~portb_datain_reg0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a7~portb_memory_reg0    ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -0.764     ; 2.438      ;
; -2.203 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a22~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a22~portb_memory_reg0   ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -0.764     ; 2.438      ;
; -2.203 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a6~portb_datain_reg0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a6~portb_memory_reg0    ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -0.764     ; 2.438      ;
; -2.203 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a21~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a21~portb_memory_reg0   ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -0.764     ; 2.438      ;
; -2.203 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a5~portb_datain_reg0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a5~portb_memory_reg0    ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -0.764     ; 2.438      ;
; -2.203 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a20~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a20~portb_memory_reg0   ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -0.764     ; 2.438      ;
; -2.203 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a4~portb_datain_reg0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a4~portb_memory_reg0    ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -0.764     ; 2.438      ;
; -2.203 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a19~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a19~portb_memory_reg0   ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -0.764     ; 2.438      ;
; -2.203 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a3~portb_datain_reg0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a3~portb_memory_reg0    ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -0.764     ; 2.438      ;
; -2.203 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a18~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a18~portb_memory_reg0   ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -0.764     ; 2.438      ;
; -2.203 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a2~portb_datain_reg0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a2~portb_memory_reg0    ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -0.764     ; 2.438      ;
; -2.203 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a17~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a17~portb_memory_reg0   ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -0.764     ; 2.438      ;
; -2.203 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1~portb_datain_reg0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1~portb_memory_reg0    ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -0.764     ; 2.438      ;
; -2.203 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~portb_memory_reg0   ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -0.764     ; 2.438      ;
; -2.203 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_datain_reg0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_memory_reg0    ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -0.764     ; 2.438      ;
; -2.106 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_we_reg        ; control_fifo:inst2|EA[0]   ; wen         ; 0.500        ; -0.312     ; 2.293      ;
; -2.106 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_datain_reg0   ; control_fifo:inst2|EA[0]   ; wen         ; 0.500        ; -0.314     ; 2.291      ;
; -2.106 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg0  ; control_fifo:inst2|EA[0]   ; wen         ; 0.500        ; -0.312     ; 2.293      ;
; -2.106 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg1  ; control_fifo:inst2|EA[0]   ; wen         ; 0.500        ; -0.312     ; 2.293      ;
; -2.106 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg2  ; control_fifo:inst2|EA[0]   ; wen         ; 0.500        ; -0.312     ; 2.293      ;
; -2.106 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg3  ; control_fifo:inst2|EA[0]   ; wen         ; 0.500        ; -0.312     ; 2.293      ;
; -2.106 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg4  ; control_fifo:inst2|EA[0]   ; wen         ; 0.500        ; -0.312     ; 2.293      ;
; -2.106 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg5  ; control_fifo:inst2|EA[0]   ; wen         ; 0.500        ; -0.312     ; 2.293      ;
; -2.106 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg6  ; control_fifo:inst2|EA[0]   ; wen         ; 0.500        ; -0.312     ; 2.293      ;
; -2.106 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg7  ; control_fifo:inst2|EA[0]   ; wen         ; 0.500        ; -0.312     ; 2.293      ;
; -2.106 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg8  ; control_fifo:inst2|EA[0]   ; wen         ; 0.500        ; -0.312     ; 2.293      ;
; -2.106 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg9  ; control_fifo:inst2|EA[0]   ; wen         ; 0.500        ; -0.312     ; 2.293      ;
; -2.106 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg10 ; control_fifo:inst2|EA[0]   ; wen         ; 0.500        ; -0.312     ; 2.293      ;
; -2.106 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg11 ; control_fifo:inst2|EA[0]   ; wen         ; 0.500        ; -0.312     ; 2.293      ;
; -2.021 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_we_reg        ; control_fifo:inst2|EA[0]   ; wen         ; 0.500        ; -0.312     ; 2.208      ;
; -2.021 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_datain_reg0   ; control_fifo:inst2|EA[0]   ; wen         ; 0.500        ; -0.314     ; 2.206      ;
; -2.021 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg0  ; control_fifo:inst2|EA[0]   ; wen         ; 0.500        ; -0.312     ; 2.208      ;
; -2.021 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg1  ; control_fifo:inst2|EA[0]   ; wen         ; 0.500        ; -0.312     ; 2.208      ;
; -2.021 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg2  ; control_fifo:inst2|EA[0]   ; wen         ; 0.500        ; -0.312     ; 2.208      ;
; -2.021 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg3  ; control_fifo:inst2|EA[0]   ; wen         ; 0.500        ; -0.312     ; 2.208      ;
; -2.021 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg4  ; control_fifo:inst2|EA[0]   ; wen         ; 0.500        ; -0.312     ; 2.208      ;
; -2.021 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg5  ; control_fifo:inst2|EA[0]   ; wen         ; 0.500        ; -0.312     ; 2.208      ;
; -2.021 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg6  ; control_fifo:inst2|EA[0]   ; wen         ; 0.500        ; -0.312     ; 2.208      ;
; -2.021 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg7  ; control_fifo:inst2|EA[0]   ; wen         ; 0.500        ; -0.312     ; 2.208      ;
; -2.021 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg8  ; control_fifo:inst2|EA[0]   ; wen         ; 0.500        ; -0.312     ; 2.208      ;
; -2.021 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg9  ; control_fifo:inst2|EA[0]   ; wen         ; 0.500        ; -0.312     ; 2.208      ;
; -2.021 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg10 ; control_fifo:inst2|EA[0]   ; wen         ; 0.500        ; -0.312     ; 2.208      ;
; -2.021 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg11 ; control_fifo:inst2|EA[0]   ; wen         ; 0.500        ; -0.312     ; 2.208      ;
; -1.996 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a20~portb_we_reg        ; control_fifo:inst2|EA[0]   ; wen         ; 0.500        ; -0.320     ; 2.175      ;
; -1.996 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a20~portb_datain_reg0   ; control_fifo:inst2|EA[0]   ; wen         ; 0.500        ; -0.322     ; 2.173      ;
; -1.996 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a20~portb_address_reg0  ; control_fifo:inst2|EA[0]   ; wen         ; 0.500        ; -0.320     ; 2.175      ;
; -1.996 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a20~portb_address_reg1  ; control_fifo:inst2|EA[0]   ; wen         ; 0.500        ; -0.320     ; 2.175      ;
; -1.996 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a20~portb_address_reg2  ; control_fifo:inst2|EA[0]   ; wen         ; 0.500        ; -0.320     ; 2.175      ;
; -1.996 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a20~portb_address_reg3  ; control_fifo:inst2|EA[0]   ; wen         ; 0.500        ; -0.320     ; 2.175      ;
; -1.996 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a20~portb_address_reg4  ; control_fifo:inst2|EA[0]   ; wen         ; 0.500        ; -0.320     ; 2.175      ;
; -1.996 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a20~portb_address_reg5  ; control_fifo:inst2|EA[0]   ; wen         ; 0.500        ; -0.320     ; 2.175      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'control_fifo:inst2|EA[0]'                                                                                                                                                                                                                                                                                                                                                                            ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+--------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                            ; To Node                                                                                                                                                ; Launch Clock               ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+--------------------------+--------------+------------+------------+
; -2.322 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a31~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a31~portb_memory_reg0   ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.383     ; 2.438      ;
; -2.322 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~portb_memory_reg0   ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.383     ; 2.438      ;
; -2.322 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a30~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a30~portb_memory_reg0   ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.383     ; 2.438      ;
; -2.322 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~portb_memory_reg0   ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.383     ; 2.438      ;
; -2.322 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~portb_memory_reg0   ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.383     ; 2.438      ;
; -2.322 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~portb_memory_reg0   ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.383     ; 2.438      ;
; -2.322 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a28~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a28~portb_memory_reg0   ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.383     ; 2.438      ;
; -2.322 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_memory_reg0   ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.383     ; 2.438      ;
; -2.322 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a27~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a27~portb_memory_reg0   ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.383     ; 2.438      ;
; -2.322 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_memory_reg0   ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.383     ; 2.438      ;
; -2.322 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a26~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a26~portb_memory_reg0   ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.383     ; 2.438      ;
; -2.322 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_memory_reg0   ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.383     ; 2.438      ;
; -2.322 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a25~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a25~portb_memory_reg0   ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.383     ; 2.438      ;
; -2.322 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a9~portb_datain_reg0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a9~portb_memory_reg0    ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.383     ; 2.438      ;
; -2.322 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a24~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a24~portb_memory_reg0   ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.383     ; 2.438      ;
; -2.322 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a8~portb_datain_reg0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a8~portb_memory_reg0    ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.383     ; 2.438      ;
; -2.322 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a23~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a23~portb_memory_reg0   ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.383     ; 2.438      ;
; -2.322 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a7~portb_datain_reg0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a7~portb_memory_reg0    ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.383     ; 2.438      ;
; -2.322 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a22~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a22~portb_memory_reg0   ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.383     ; 2.438      ;
; -2.322 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a6~portb_datain_reg0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a6~portb_memory_reg0    ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.383     ; 2.438      ;
; -2.322 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a21~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a21~portb_memory_reg0   ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.383     ; 2.438      ;
; -2.322 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a5~portb_datain_reg0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a5~portb_memory_reg0    ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.383     ; 2.438      ;
; -2.322 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a20~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a20~portb_memory_reg0   ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.383     ; 2.438      ;
; -2.322 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a4~portb_datain_reg0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a4~portb_memory_reg0    ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.383     ; 2.438      ;
; -2.322 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a19~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a19~portb_memory_reg0   ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.383     ; 2.438      ;
; -2.322 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a3~portb_datain_reg0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a3~portb_memory_reg0    ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.383     ; 2.438      ;
; -2.322 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a18~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a18~portb_memory_reg0   ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.383     ; 2.438      ;
; -2.322 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a2~portb_datain_reg0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a2~portb_memory_reg0    ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.383     ; 2.438      ;
; -2.322 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a17~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a17~portb_memory_reg0   ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.383     ; 2.438      ;
; -2.322 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1~portb_datain_reg0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1~portb_memory_reg0    ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.383     ; 2.438      ;
; -2.322 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~portb_memory_reg0   ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.383     ; 2.438      ;
; -2.322 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_datain_reg0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_memory_reg0    ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.383     ; 2.438      ;
; -2.136 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a31~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a31~portb_memory_reg0   ; control_fifo:inst2|EA[0]   ; control_fifo:inst2|EA[0] ; 0.500        ; -0.197     ; 2.438      ;
; -2.136 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~portb_memory_reg0   ; control_fifo:inst2|EA[0]   ; control_fifo:inst2|EA[0] ; 0.500        ; -0.197     ; 2.438      ;
; -2.136 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a30~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a30~portb_memory_reg0   ; control_fifo:inst2|EA[0]   ; control_fifo:inst2|EA[0] ; 0.500        ; -0.197     ; 2.438      ;
; -2.136 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~portb_memory_reg0   ; control_fifo:inst2|EA[0]   ; control_fifo:inst2|EA[0] ; 0.500        ; -0.197     ; 2.438      ;
; -2.136 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~portb_memory_reg0   ; control_fifo:inst2|EA[0]   ; control_fifo:inst2|EA[0] ; 0.500        ; -0.197     ; 2.438      ;
; -2.136 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~portb_memory_reg0   ; control_fifo:inst2|EA[0]   ; control_fifo:inst2|EA[0] ; 0.500        ; -0.197     ; 2.438      ;
; -2.136 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a28~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a28~portb_memory_reg0   ; control_fifo:inst2|EA[0]   ; control_fifo:inst2|EA[0] ; 0.500        ; -0.197     ; 2.438      ;
; -2.136 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_memory_reg0   ; control_fifo:inst2|EA[0]   ; control_fifo:inst2|EA[0] ; 0.500        ; -0.197     ; 2.438      ;
; -2.136 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a27~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a27~portb_memory_reg0   ; control_fifo:inst2|EA[0]   ; control_fifo:inst2|EA[0] ; 0.500        ; -0.197     ; 2.438      ;
; -2.136 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_memory_reg0   ; control_fifo:inst2|EA[0]   ; control_fifo:inst2|EA[0] ; 0.500        ; -0.197     ; 2.438      ;
; -2.136 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a26~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a26~portb_memory_reg0   ; control_fifo:inst2|EA[0]   ; control_fifo:inst2|EA[0] ; 0.500        ; -0.197     ; 2.438      ;
; -2.136 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_memory_reg0   ; control_fifo:inst2|EA[0]   ; control_fifo:inst2|EA[0] ; 0.500        ; -0.197     ; 2.438      ;
; -2.136 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a25~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a25~portb_memory_reg0   ; control_fifo:inst2|EA[0]   ; control_fifo:inst2|EA[0] ; 0.500        ; -0.197     ; 2.438      ;
; -2.136 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a9~portb_datain_reg0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a9~portb_memory_reg0    ; control_fifo:inst2|EA[0]   ; control_fifo:inst2|EA[0] ; 0.500        ; -0.197     ; 2.438      ;
; -2.136 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a24~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a24~portb_memory_reg0   ; control_fifo:inst2|EA[0]   ; control_fifo:inst2|EA[0] ; 0.500        ; -0.197     ; 2.438      ;
; -2.136 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a8~portb_datain_reg0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a8~portb_memory_reg0    ; control_fifo:inst2|EA[0]   ; control_fifo:inst2|EA[0] ; 0.500        ; -0.197     ; 2.438      ;
; -2.136 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a23~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a23~portb_memory_reg0   ; control_fifo:inst2|EA[0]   ; control_fifo:inst2|EA[0] ; 0.500        ; -0.197     ; 2.438      ;
; -2.136 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a7~portb_datain_reg0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a7~portb_memory_reg0    ; control_fifo:inst2|EA[0]   ; control_fifo:inst2|EA[0] ; 0.500        ; -0.197     ; 2.438      ;
; -2.136 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a22~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a22~portb_memory_reg0   ; control_fifo:inst2|EA[0]   ; control_fifo:inst2|EA[0] ; 0.500        ; -0.197     ; 2.438      ;
; -2.136 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a6~portb_datain_reg0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a6~portb_memory_reg0    ; control_fifo:inst2|EA[0]   ; control_fifo:inst2|EA[0] ; 0.500        ; -0.197     ; 2.438      ;
; -2.136 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a21~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a21~portb_memory_reg0   ; control_fifo:inst2|EA[0]   ; control_fifo:inst2|EA[0] ; 0.500        ; -0.197     ; 2.438      ;
; -2.136 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a5~portb_datain_reg0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a5~portb_memory_reg0    ; control_fifo:inst2|EA[0]   ; control_fifo:inst2|EA[0] ; 0.500        ; -0.197     ; 2.438      ;
; -2.136 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a20~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a20~portb_memory_reg0   ; control_fifo:inst2|EA[0]   ; control_fifo:inst2|EA[0] ; 0.500        ; -0.197     ; 2.438      ;
; -2.136 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a4~portb_datain_reg0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a4~portb_memory_reg0    ; control_fifo:inst2|EA[0]   ; control_fifo:inst2|EA[0] ; 0.500        ; -0.197     ; 2.438      ;
; -2.136 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a19~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a19~portb_memory_reg0   ; control_fifo:inst2|EA[0]   ; control_fifo:inst2|EA[0] ; 0.500        ; -0.197     ; 2.438      ;
; -2.136 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a3~portb_datain_reg0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a3~portb_memory_reg0    ; control_fifo:inst2|EA[0]   ; control_fifo:inst2|EA[0] ; 0.500        ; -0.197     ; 2.438      ;
; -2.136 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a18~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a18~portb_memory_reg0   ; control_fifo:inst2|EA[0]   ; control_fifo:inst2|EA[0] ; 0.500        ; -0.197     ; 2.438      ;
; -2.136 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a2~portb_datain_reg0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a2~portb_memory_reg0    ; control_fifo:inst2|EA[0]   ; control_fifo:inst2|EA[0] ; 0.500        ; -0.197     ; 2.438      ;
; -2.136 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a17~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a17~portb_memory_reg0   ; control_fifo:inst2|EA[0]   ; control_fifo:inst2|EA[0] ; 0.500        ; -0.197     ; 2.438      ;
; -2.136 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1~portb_datain_reg0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1~portb_memory_reg0    ; control_fifo:inst2|EA[0]   ; control_fifo:inst2|EA[0] ; 0.500        ; -0.197     ; 2.438      ;
; -2.136 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~portb_memory_reg0   ; control_fifo:inst2|EA[0]   ; control_fifo:inst2|EA[0] ; 0.500        ; -0.197     ; 2.438      ;
; -2.136 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_datain_reg0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_memory_reg0    ; control_fifo:inst2|EA[0]   ; control_fifo:inst2|EA[0] ; 0.500        ; -0.197     ; 2.438      ;
; -2.090 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_we_reg        ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.296     ; 2.293      ;
; -2.090 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_datain_reg0   ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.298     ; 2.291      ;
; -2.090 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg0  ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.296     ; 2.293      ;
; -2.090 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg1  ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.296     ; 2.293      ;
; -2.090 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg2  ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.296     ; 2.293      ;
; -2.090 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg3  ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.296     ; 2.293      ;
; -2.090 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg4  ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.296     ; 2.293      ;
; -2.090 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg5  ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.296     ; 2.293      ;
; -2.090 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg6  ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.296     ; 2.293      ;
; -2.090 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg7  ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.296     ; 2.293      ;
; -2.090 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg8  ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.296     ; 2.293      ;
; -2.090 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg9  ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.296     ; 2.293      ;
; -2.090 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg10 ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.296     ; 2.293      ;
; -2.090 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg11 ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.296     ; 2.293      ;
; -2.005 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_we_reg        ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.296     ; 2.208      ;
; -2.005 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_datain_reg0   ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.298     ; 2.206      ;
; -2.005 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg0  ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.296     ; 2.208      ;
; -2.005 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg1  ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.296     ; 2.208      ;
; -2.005 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg2  ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.296     ; 2.208      ;
; -2.005 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg3  ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.296     ; 2.208      ;
; -2.005 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg4  ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.296     ; 2.208      ;
; -2.005 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg5  ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.296     ; 2.208      ;
; -2.005 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg6  ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.296     ; 2.208      ;
; -2.005 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg7  ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.296     ; 2.208      ;
; -2.005 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg8  ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.296     ; 2.208      ;
; -2.005 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg9  ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.296     ; 2.208      ;
; -2.005 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg10 ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.296     ; 2.208      ;
; -2.005 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg11 ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.296     ; 2.208      ;
; -2.001 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a31~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a31~portb_memory_reg0   ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 1.000        ; -0.562     ; 2.438      ;
; -2.001 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~portb_memory_reg0   ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 1.000        ; -0.562     ; 2.438      ;
; -2.001 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a30~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a30~portb_memory_reg0   ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 1.000        ; -0.562     ; 2.438      ;
; -2.001 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~portb_memory_reg0   ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 1.000        ; -0.562     ; 2.438      ;
; -2.001 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~portb_memory_reg0   ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 1.000        ; -0.562     ; 2.438      ;
; -2.001 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~portb_memory_reg0   ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 1.000        ; -0.562     ; 2.438      ;
; -2.001 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a28~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a28~portb_memory_reg0   ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 1.000        ; -0.562     ; 2.438      ;
; -2.001 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_memory_reg0   ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 1.000        ; -0.562     ; 2.438      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+--------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'control_disparo:inst|EA[1]'                                                                                                                                                                                                                                                                                                                                                                            ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+----------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                            ; To Node                                                                                                                                                ; Launch Clock               ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+----------------------------+--------------+------------+------------+
; -1.592 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a31~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a31~portb_memory_reg0   ; control_fifo:inst2|EA[0]   ; control_disparo:inst|EA[1] ; 0.500        ; 0.347      ; 2.438      ;
; -1.592 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~portb_memory_reg0   ; control_fifo:inst2|EA[0]   ; control_disparo:inst|EA[1] ; 0.500        ; 0.347      ; 2.438      ;
; -1.592 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a30~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a30~portb_memory_reg0   ; control_fifo:inst2|EA[0]   ; control_disparo:inst|EA[1] ; 0.500        ; 0.347      ; 2.438      ;
; -1.592 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~portb_memory_reg0   ; control_fifo:inst2|EA[0]   ; control_disparo:inst|EA[1] ; 0.500        ; 0.347      ; 2.438      ;
; -1.592 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~portb_memory_reg0   ; control_fifo:inst2|EA[0]   ; control_disparo:inst|EA[1] ; 0.500        ; 0.347      ; 2.438      ;
; -1.592 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~portb_memory_reg0   ; control_fifo:inst2|EA[0]   ; control_disparo:inst|EA[1] ; 0.500        ; 0.347      ; 2.438      ;
; -1.592 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a28~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a28~portb_memory_reg0   ; control_fifo:inst2|EA[0]   ; control_disparo:inst|EA[1] ; 0.500        ; 0.347      ; 2.438      ;
; -1.592 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_memory_reg0   ; control_fifo:inst2|EA[0]   ; control_disparo:inst|EA[1] ; 0.500        ; 0.347      ; 2.438      ;
; -1.592 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a27~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a27~portb_memory_reg0   ; control_fifo:inst2|EA[0]   ; control_disparo:inst|EA[1] ; 0.500        ; 0.347      ; 2.438      ;
; -1.592 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_memory_reg0   ; control_fifo:inst2|EA[0]   ; control_disparo:inst|EA[1] ; 0.500        ; 0.347      ; 2.438      ;
; -1.592 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a26~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a26~portb_memory_reg0   ; control_fifo:inst2|EA[0]   ; control_disparo:inst|EA[1] ; 0.500        ; 0.347      ; 2.438      ;
; -1.592 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_memory_reg0   ; control_fifo:inst2|EA[0]   ; control_disparo:inst|EA[1] ; 0.500        ; 0.347      ; 2.438      ;
; -1.592 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a25~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a25~portb_memory_reg0   ; control_fifo:inst2|EA[0]   ; control_disparo:inst|EA[1] ; 0.500        ; 0.347      ; 2.438      ;
; -1.592 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a9~portb_datain_reg0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a9~portb_memory_reg0    ; control_fifo:inst2|EA[0]   ; control_disparo:inst|EA[1] ; 0.500        ; 0.347      ; 2.438      ;
; -1.592 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a24~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a24~portb_memory_reg0   ; control_fifo:inst2|EA[0]   ; control_disparo:inst|EA[1] ; 0.500        ; 0.347      ; 2.438      ;
; -1.592 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a8~portb_datain_reg0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a8~portb_memory_reg0    ; control_fifo:inst2|EA[0]   ; control_disparo:inst|EA[1] ; 0.500        ; 0.347      ; 2.438      ;
; -1.592 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a23~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a23~portb_memory_reg0   ; control_fifo:inst2|EA[0]   ; control_disparo:inst|EA[1] ; 0.500        ; 0.347      ; 2.438      ;
; -1.592 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a7~portb_datain_reg0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a7~portb_memory_reg0    ; control_fifo:inst2|EA[0]   ; control_disparo:inst|EA[1] ; 0.500        ; 0.347      ; 2.438      ;
; -1.592 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a22~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a22~portb_memory_reg0   ; control_fifo:inst2|EA[0]   ; control_disparo:inst|EA[1] ; 0.500        ; 0.347      ; 2.438      ;
; -1.592 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a6~portb_datain_reg0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a6~portb_memory_reg0    ; control_fifo:inst2|EA[0]   ; control_disparo:inst|EA[1] ; 0.500        ; 0.347      ; 2.438      ;
; -1.592 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a21~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a21~portb_memory_reg0   ; control_fifo:inst2|EA[0]   ; control_disparo:inst|EA[1] ; 0.500        ; 0.347      ; 2.438      ;
; -1.592 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a5~portb_datain_reg0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a5~portb_memory_reg0    ; control_fifo:inst2|EA[0]   ; control_disparo:inst|EA[1] ; 0.500        ; 0.347      ; 2.438      ;
; -1.592 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a20~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a20~portb_memory_reg0   ; control_fifo:inst2|EA[0]   ; control_disparo:inst|EA[1] ; 0.500        ; 0.347      ; 2.438      ;
; -1.592 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a4~portb_datain_reg0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a4~portb_memory_reg0    ; control_fifo:inst2|EA[0]   ; control_disparo:inst|EA[1] ; 0.500        ; 0.347      ; 2.438      ;
; -1.592 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a19~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a19~portb_memory_reg0   ; control_fifo:inst2|EA[0]   ; control_disparo:inst|EA[1] ; 0.500        ; 0.347      ; 2.438      ;
; -1.592 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a3~portb_datain_reg0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a3~portb_memory_reg0    ; control_fifo:inst2|EA[0]   ; control_disparo:inst|EA[1] ; 0.500        ; 0.347      ; 2.438      ;
; -1.592 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a18~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a18~portb_memory_reg0   ; control_fifo:inst2|EA[0]   ; control_disparo:inst|EA[1] ; 0.500        ; 0.347      ; 2.438      ;
; -1.592 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a2~portb_datain_reg0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a2~portb_memory_reg0    ; control_fifo:inst2|EA[0]   ; control_disparo:inst|EA[1] ; 0.500        ; 0.347      ; 2.438      ;
; -1.592 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a17~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a17~portb_memory_reg0   ; control_fifo:inst2|EA[0]   ; control_disparo:inst|EA[1] ; 0.500        ; 0.347      ; 2.438      ;
; -1.592 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1~portb_datain_reg0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1~portb_memory_reg0    ; control_fifo:inst2|EA[0]   ; control_disparo:inst|EA[1] ; 0.500        ; 0.347      ; 2.438      ;
; -1.592 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~portb_memory_reg0   ; control_fifo:inst2|EA[0]   ; control_disparo:inst|EA[1] ; 0.500        ; 0.347      ; 2.438      ;
; -1.592 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_datain_reg0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_memory_reg0    ; control_fifo:inst2|EA[0]   ; control_disparo:inst|EA[1] ; 0.500        ; 0.347      ; 2.438      ;
; -1.457 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a31~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a31~portb_memory_reg0   ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~portb_memory_reg0   ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a30~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a30~portb_memory_reg0   ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~portb_memory_reg0   ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~portb_memory_reg0   ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~portb_memory_reg0   ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a28~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a28~portb_memory_reg0   ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_memory_reg0   ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a27~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a27~portb_memory_reg0   ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_memory_reg0   ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a26~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a26~portb_memory_reg0   ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_memory_reg0   ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a25~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a25~portb_memory_reg0   ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a9~portb_datain_reg0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a9~portb_memory_reg0    ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a24~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a24~portb_memory_reg0   ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a8~portb_datain_reg0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a8~portb_memory_reg0    ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a23~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a23~portb_memory_reg0   ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a7~portb_datain_reg0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a7~portb_memory_reg0    ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a22~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a22~portb_memory_reg0   ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a6~portb_datain_reg0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a6~portb_memory_reg0    ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a21~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a21~portb_memory_reg0   ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a5~portb_datain_reg0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a5~portb_memory_reg0    ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a20~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a20~portb_memory_reg0   ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a4~portb_datain_reg0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a4~portb_memory_reg0    ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a19~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a19~portb_memory_reg0   ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a3~portb_datain_reg0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a3~portb_memory_reg0    ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a18~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a18~portb_memory_reg0   ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a2~portb_datain_reg0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a2~portb_memory_reg0    ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a17~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a17~portb_memory_reg0   ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1~portb_datain_reg0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1~portb_memory_reg0    ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~portb_memory_reg0   ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_datain_reg0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_memory_reg0    ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; -0.018     ; 2.438      ;
; -1.360 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_we_reg        ; control_fifo:inst2|EA[0]   ; control_disparo:inst|EA[1] ; 0.500        ; 0.434      ; 2.293      ;
; -1.360 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_datain_reg0   ; control_fifo:inst2|EA[0]   ; control_disparo:inst|EA[1] ; 0.500        ; 0.432      ; 2.291      ;
; -1.360 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg0  ; control_fifo:inst2|EA[0]   ; control_disparo:inst|EA[1] ; 0.500        ; 0.434      ; 2.293      ;
; -1.360 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg1  ; control_fifo:inst2|EA[0]   ; control_disparo:inst|EA[1] ; 0.500        ; 0.434      ; 2.293      ;
; -1.360 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg2  ; control_fifo:inst2|EA[0]   ; control_disparo:inst|EA[1] ; 0.500        ; 0.434      ; 2.293      ;
; -1.360 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg3  ; control_fifo:inst2|EA[0]   ; control_disparo:inst|EA[1] ; 0.500        ; 0.434      ; 2.293      ;
; -1.360 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg4  ; control_fifo:inst2|EA[0]   ; control_disparo:inst|EA[1] ; 0.500        ; 0.434      ; 2.293      ;
; -1.360 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg5  ; control_fifo:inst2|EA[0]   ; control_disparo:inst|EA[1] ; 0.500        ; 0.434      ; 2.293      ;
; -1.360 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg6  ; control_fifo:inst2|EA[0]   ; control_disparo:inst|EA[1] ; 0.500        ; 0.434      ; 2.293      ;
; -1.360 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg7  ; control_fifo:inst2|EA[0]   ; control_disparo:inst|EA[1] ; 0.500        ; 0.434      ; 2.293      ;
; -1.360 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg8  ; control_fifo:inst2|EA[0]   ; control_disparo:inst|EA[1] ; 0.500        ; 0.434      ; 2.293      ;
; -1.360 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg9  ; control_fifo:inst2|EA[0]   ; control_disparo:inst|EA[1] ; 0.500        ; 0.434      ; 2.293      ;
; -1.360 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg10 ; control_fifo:inst2|EA[0]   ; control_disparo:inst|EA[1] ; 0.500        ; 0.434      ; 2.293      ;
; -1.360 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg11 ; control_fifo:inst2|EA[0]   ; control_disparo:inst|EA[1] ; 0.500        ; 0.434      ; 2.293      ;
; -1.275 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_we_reg        ; control_fifo:inst2|EA[0]   ; control_disparo:inst|EA[1] ; 0.500        ; 0.434      ; 2.208      ;
; -1.275 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_datain_reg0   ; control_fifo:inst2|EA[0]   ; control_disparo:inst|EA[1] ; 0.500        ; 0.432      ; 2.206      ;
; -1.275 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg0  ; control_fifo:inst2|EA[0]   ; control_disparo:inst|EA[1] ; 0.500        ; 0.434      ; 2.208      ;
; -1.275 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg1  ; control_fifo:inst2|EA[0]   ; control_disparo:inst|EA[1] ; 0.500        ; 0.434      ; 2.208      ;
; -1.275 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg2  ; control_fifo:inst2|EA[0]   ; control_disparo:inst|EA[1] ; 0.500        ; 0.434      ; 2.208      ;
; -1.275 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg3  ; control_fifo:inst2|EA[0]   ; control_disparo:inst|EA[1] ; 0.500        ; 0.434      ; 2.208      ;
; -1.275 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg4  ; control_fifo:inst2|EA[0]   ; control_disparo:inst|EA[1] ; 0.500        ; 0.434      ; 2.208      ;
; -1.275 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg5  ; control_fifo:inst2|EA[0]   ; control_disparo:inst|EA[1] ; 0.500        ; 0.434      ; 2.208      ;
; -1.275 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg6  ; control_fifo:inst2|EA[0]   ; control_disparo:inst|EA[1] ; 0.500        ; 0.434      ; 2.208      ;
; -1.275 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg7  ; control_fifo:inst2|EA[0]   ; control_disparo:inst|EA[1] ; 0.500        ; 0.434      ; 2.208      ;
; -1.275 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg8  ; control_fifo:inst2|EA[0]   ; control_disparo:inst|EA[1] ; 0.500        ; 0.434      ; 2.208      ;
; -1.275 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg9  ; control_fifo:inst2|EA[0]   ; control_disparo:inst|EA[1] ; 0.500        ; 0.434      ; 2.208      ;
; -1.275 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg10 ; control_fifo:inst2|EA[0]   ; control_disparo:inst|EA[1] ; 0.500        ; 0.434      ; 2.208      ;
; -1.275 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg11 ; control_fifo:inst2|EA[0]   ; control_disparo:inst|EA[1] ; 0.500        ; 0.434      ; 2.208      ;
; -1.250 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a20~portb_we_reg        ; control_fifo:inst2|EA[0]   ; control_disparo:inst|EA[1] ; 0.500        ; 0.426      ; 2.175      ;
; -1.250 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a20~portb_datain_reg0   ; control_fifo:inst2|EA[0]   ; control_disparo:inst|EA[1] ; 0.500        ; 0.424      ; 2.173      ;
; -1.250 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a20~portb_address_reg0  ; control_fifo:inst2|EA[0]   ; control_disparo:inst|EA[1] ; 0.500        ; 0.426      ; 2.175      ;
; -1.250 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a20~portb_address_reg1  ; control_fifo:inst2|EA[0]   ; control_disparo:inst|EA[1] ; 0.500        ; 0.426      ; 2.175      ;
; -1.250 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a20~portb_address_reg2  ; control_fifo:inst2|EA[0]   ; control_disparo:inst|EA[1] ; 0.500        ; 0.426      ; 2.175      ;
; -1.250 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a20~portb_address_reg3  ; control_fifo:inst2|EA[0]   ; control_disparo:inst|EA[1] ; 0.500        ; 0.426      ; 2.175      ;
; -1.250 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a20~portb_address_reg4  ; control_fifo:inst2|EA[0]   ; control_disparo:inst|EA[1] ; 0.500        ; 0.426      ; 2.175      ;
; -1.250 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a20~portb_address_reg5  ; control_fifo:inst2|EA[0]   ; control_disparo:inst|EA[1] ; 0.500        ; 0.426      ; 2.175      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+----------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'inst4|altpll_component|pll|clk[1]'                                                                                                                               ;
+--------+-----------------------------+-----------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                     ; Launch Clock                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+-----------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; -1.491 ; control_fifo:inst2|leyendo  ; control_fifo:inst2|leido[2] ; control_disparo:inst|EA[1]        ; inst4|altpll_component|pll|clk[1] ; 0.001        ; -1.128     ; 0.396      ;
; -1.491 ; control_fifo:inst2|leyendo  ; control_fifo:inst2|leido[1] ; control_disparo:inst|EA[1]        ; inst4|altpll_component|pll|clk[1] ; 0.001        ; -1.128     ; 0.396      ;
; -1.491 ; control_fifo:inst2|leyendo  ; control_fifo:inst2|leido[0] ; control_disparo:inst|EA[1]        ; inst4|altpll_component|pll|clk[1] ; 0.001        ; -1.128     ; 0.396      ;
; -1.491 ; control_fifo:inst2|leyendo  ; control_fifo:inst2|leido[4] ; control_disparo:inst|EA[1]        ; inst4|altpll_component|pll|clk[1] ; 0.001        ; -1.128     ; 0.396      ;
; -1.491 ; control_fifo:inst2|leyendo  ; control_fifo:inst2|leido[5] ; control_disparo:inst|EA[1]        ; inst4|altpll_component|pll|clk[1] ; 0.001        ; -1.128     ; 0.396      ;
; -1.491 ; control_fifo:inst2|leyendo  ; control_fifo:inst2|leido[3] ; control_disparo:inst|EA[1]        ; inst4|altpll_component|pll|clk[1] ; 0.001        ; -1.128     ; 0.396      ;
; -1.491 ; control_fifo:inst2|leyendo  ; control_fifo:inst2|leido[9] ; control_disparo:inst|EA[1]        ; inst4|altpll_component|pll|clk[1] ; 0.001        ; -1.128     ; 0.396      ;
; -1.491 ; control_fifo:inst2|leyendo  ; control_fifo:inst2|leido[8] ; control_disparo:inst|EA[1]        ; inst4|altpll_component|pll|clk[1] ; 0.001        ; -1.128     ; 0.396      ;
; -1.491 ; control_fifo:inst2|leyendo  ; control_fifo:inst2|leido[7] ; control_disparo:inst|EA[1]        ; inst4|altpll_component|pll|clk[1] ; 0.001        ; -1.128     ; 0.396      ;
; -1.491 ; control_fifo:inst2|leyendo  ; control_fifo:inst2|leido[6] ; control_disparo:inst|EA[1]        ; inst4|altpll_component|pll|clk[1] ; 0.001        ; -1.128     ; 0.396      ;
; -1.299 ; control_fifo:inst2|leyendo  ; control_fifo:inst2|leido[2] ; control_fifo:inst2|EA[0]          ; inst4|altpll_component|pll|clk[1] ; 0.001        ; -0.936     ; 0.396      ;
; -1.299 ; control_fifo:inst2|leyendo  ; control_fifo:inst2|leido[1] ; control_fifo:inst2|EA[0]          ; inst4|altpll_component|pll|clk[1] ; 0.001        ; -0.936     ; 0.396      ;
; -1.299 ; control_fifo:inst2|leyendo  ; control_fifo:inst2|leido[0] ; control_fifo:inst2|EA[0]          ; inst4|altpll_component|pll|clk[1] ; 0.001        ; -0.936     ; 0.396      ;
; -1.299 ; control_fifo:inst2|leyendo  ; control_fifo:inst2|leido[4] ; control_fifo:inst2|EA[0]          ; inst4|altpll_component|pll|clk[1] ; 0.001        ; -0.936     ; 0.396      ;
; -1.299 ; control_fifo:inst2|leyendo  ; control_fifo:inst2|leido[5] ; control_fifo:inst2|EA[0]          ; inst4|altpll_component|pll|clk[1] ; 0.001        ; -0.936     ; 0.396      ;
; -1.299 ; control_fifo:inst2|leyendo  ; control_fifo:inst2|leido[3] ; control_fifo:inst2|EA[0]          ; inst4|altpll_component|pll|clk[1] ; 0.001        ; -0.936     ; 0.396      ;
; -1.299 ; control_fifo:inst2|leyendo  ; control_fifo:inst2|leido[9] ; control_fifo:inst2|EA[0]          ; inst4|altpll_component|pll|clk[1] ; 0.001        ; -0.936     ; 0.396      ;
; -1.299 ; control_fifo:inst2|leyendo  ; control_fifo:inst2|leido[8] ; control_fifo:inst2|EA[0]          ; inst4|altpll_component|pll|clk[1] ; 0.001        ; -0.936     ; 0.396      ;
; -1.299 ; control_fifo:inst2|leyendo  ; control_fifo:inst2|leido[7] ; control_fifo:inst2|EA[0]          ; inst4|altpll_component|pll|clk[1] ; 0.001        ; -0.936     ; 0.396      ;
; -1.299 ; control_fifo:inst2|leyendo  ; control_fifo:inst2|leido[6] ; control_fifo:inst2|EA[0]          ; inst4|altpll_component|pll|clk[1] ; 0.001        ; -0.936     ; 0.396      ;
; -0.896 ; control_disparo:inst|EA[1]  ; control_fifo:inst2|EA[2]    ; control_disparo:inst|EA[1]        ; inst4|altpll_component|pll|clk[1] ; 0.001        ; -0.290     ; 0.780      ;
; -0.896 ; control_disparo:inst|EA[1]  ; control_fifo:inst2|EA[2]    ; control_disparo:inst|EA[1]        ; inst4|altpll_component|pll|clk[1] ; 0.001        ; -0.290     ; 0.780      ;
; -0.895 ; control_disparo:inst|EA[1]  ; control_fifo:inst2|EA[0]    ; control_disparo:inst|EA[1]        ; inst4|altpll_component|pll|clk[1] ; 0.001        ; -0.291     ; 0.778      ;
; -0.895 ; control_disparo:inst|EA[1]  ; control_fifo:inst2|EA[0]    ; control_disparo:inst|EA[1]        ; inst4|altpll_component|pll|clk[1] ; 0.001        ; -0.291     ; 0.778      ;
; -0.840 ; control_fifo:inst2|EA[0]    ; control_fifo:inst2|EA[0]    ; control_fifo:inst2|EA[0]          ; inst4|altpll_component|pll|clk[1] ; 0.001        ; -0.291     ; 0.723      ;
; -0.840 ; control_fifo:inst2|EA[0]    ; control_fifo:inst2|EA[0]    ; control_fifo:inst2|EA[0]          ; inst4|altpll_component|pll|clk[1] ; 0.001        ; -0.291     ; 0.723      ;
; -0.839 ; control_fifo:inst2|EA[0]    ; control_fifo:inst2|EA[2]    ; control_fifo:inst2|EA[0]          ; inst4|altpll_component|pll|clk[1] ; 0.001        ; -0.290     ; 0.723      ;
; -0.839 ; control_fifo:inst2|EA[0]    ; control_fifo:inst2|EA[2]    ; control_fifo:inst2|EA[0]          ; inst4|altpll_component|pll|clk[1] ; 0.001        ; -0.290     ; 0.723      ;
; -0.747 ; control_fifo:inst2|EA[0]    ; control_fifo:inst2|EA[1]    ; control_fifo:inst2|EA[0]          ; inst4|altpll_component|pll|clk[1] ; 0.001        ; -0.291     ; 0.630      ;
; -0.747 ; control_fifo:inst2|EA[0]    ; control_fifo:inst2|EA[1]    ; control_fifo:inst2|EA[0]          ; inst4|altpll_component|pll|clk[1] ; 0.001        ; -0.291     ; 0.630      ;
; 18.785 ; control_fifo:inst2|leido[9] ; control_fifo:inst2|EA[0]    ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; -0.001     ; 1.245      ;
; 18.799 ; control_fifo:inst2|leido[8] ; control_fifo:inst2|EA[0]    ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; -0.001     ; 1.231      ;
; 18.809 ; control_fifo:inst2|leido[2] ; control_fifo:inst2|EA[0]    ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; -0.001     ; 1.221      ;
; 18.818 ; control_fifo:inst2|leido[4] ; control_fifo:inst2|EA[0]    ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; -0.001     ; 1.212      ;
; 18.834 ; control_fifo:inst2|leido[9] ; control_fifo:inst2|EA[2]    ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 1.197      ;
; 18.848 ; control_fifo:inst2|leido[8] ; control_fifo:inst2|EA[2]    ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 1.183      ;
; 18.864 ; control_fifo:inst2|leido[7] ; control_fifo:inst2|EA[0]    ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; -0.001     ; 1.166      ;
; 18.886 ; control_fifo:inst2|leido[5] ; control_fifo:inst2|EA[0]    ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; -0.001     ; 1.144      ;
; 18.894 ; control_fifo:inst2|leido[2] ; control_fifo:inst2|EA[2]    ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 1.137      ;
; 18.903 ; control_fifo:inst2|leido[4] ; control_fifo:inst2|EA[2]    ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 1.128      ;
; 18.913 ; control_fifo:inst2|leido[7] ; control_fifo:inst2|EA[2]    ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 1.118      ;
; 18.916 ; control_fifo:inst2|leido[6] ; control_fifo:inst2|EA[0]    ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; -0.001     ; 1.114      ;
; 18.939 ; control_fifo:inst2|leido[3] ; control_fifo:inst2|EA[0]    ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; -0.001     ; 1.091      ;
; 18.965 ; control_fifo:inst2|leido[6] ; control_fifo:inst2|EA[2]    ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 1.066      ;
; 18.971 ; control_fifo:inst2|leido[5] ; control_fifo:inst2|EA[2]    ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 1.060      ;
; 18.987 ; control_fifo:inst2|leido[1] ; control_fifo:inst2|leido[9] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 1.044      ;
; 19.022 ; control_fifo:inst2|leido[1] ; control_fifo:inst2|leido[8] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 1.009      ;
; 19.024 ; control_fifo:inst2|leido[3] ; control_fifo:inst2|EA[2]    ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 1.007      ;
; 19.029 ; control_fifo:inst2|leido[2] ; control_fifo:inst2|leido[9] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 1.002      ;
; 19.031 ; control_fifo:inst2|leido[0] ; control_fifo:inst2|leido[9] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 1.000      ;
; 19.040 ; control_fifo:inst2|leido[2] ; control_fifo:inst2|EA[1]    ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; -0.001     ; 0.990      ;
; 19.049 ; control_fifo:inst2|leido[4] ; control_fifo:inst2|EA[1]    ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; -0.001     ; 0.981      ;
; 19.057 ; control_fifo:inst2|leido[1] ; control_fifo:inst2|leido[7] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 0.974      ;
; 19.064 ; control_fifo:inst2|leido[2] ; control_fifo:inst2|leido[8] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 0.967      ;
; 19.066 ; control_fifo:inst2|leido[0] ; control_fifo:inst2|leido[8] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 0.965      ;
; 19.069 ; control_fifo:inst2|leido[3] ; control_fifo:inst2|leido[9] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 0.962      ;
; 19.092 ; control_fifo:inst2|leido[1] ; control_fifo:inst2|leido[6] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 0.939      ;
; 19.099 ; control_fifo:inst2|leido[2] ; control_fifo:inst2|leido[7] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 0.932      ;
; 19.101 ; control_fifo:inst2|leido[0] ; control_fifo:inst2|leido[7] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 0.930      ;
; 19.104 ; control_fifo:inst2|leido[3] ; control_fifo:inst2|leido[8] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 0.927      ;
; 19.117 ; control_fifo:inst2|leido[5] ; control_fifo:inst2|EA[1]    ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; -0.001     ; 0.913      ;
; 19.127 ; control_fifo:inst2|leido[1] ; control_fifo:inst2|leido[5] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 0.904      ;
; 19.134 ; control_fifo:inst2|leido[2] ; control_fifo:inst2|leido[6] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 0.897      ;
; 19.136 ; control_fifo:inst2|leido[0] ; control_fifo:inst2|leido[6] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 0.895      ;
; 19.139 ; control_fifo:inst2|EA[2]    ; control_fifo:inst2|EA[2]    ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 0.892      ;
; 19.139 ; control_fifo:inst2|leido[3] ; control_fifo:inst2|leido[7] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 0.892      ;
; 19.145 ; control_fifo:inst2|EA[1]    ; control_fifo:inst2|EA[2]    ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.001      ; 0.887      ;
; 19.146 ; control_fifo:inst2|leido[9] ; control_fifo:inst2|EA[1]    ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; -0.001     ; 0.884      ;
; 19.160 ; control_fifo:inst2|leido[8] ; control_fifo:inst2|EA[1]    ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; -0.001     ; 0.870      ;
; 19.169 ; control_fifo:inst2|leido[2] ; control_fifo:inst2|leido[5] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 0.862      ;
; 19.170 ; control_fifo:inst2|leido[3] ; control_fifo:inst2|EA[1]    ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; -0.001     ; 0.860      ;
; 19.171 ; control_fifo:inst2|leido[0] ; control_fifo:inst2|leido[5] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 0.860      ;
; 19.174 ; control_fifo:inst2|leido[3] ; control_fifo:inst2|leido[6] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 0.857      ;
; 19.183 ; control_fifo:inst2|leido[4] ; control_fifo:inst2|leido[9] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 0.848      ;
; 19.209 ; control_fifo:inst2|leido[3] ; control_fifo:inst2|leido[5] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 0.822      ;
; 19.218 ; control_fifo:inst2|leido[4] ; control_fifo:inst2|leido[8] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 0.813      ;
; 19.221 ; control_fifo:inst2|leido[1] ; control_fifo:inst2|leido[4] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 0.810      ;
; 19.225 ; control_fifo:inst2|leido[7] ; control_fifo:inst2|EA[1]    ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; -0.001     ; 0.805      ;
; 19.231 ; control_fifo:inst2|leido[6] ; control_fifo:inst2|leido[9] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 0.800      ;
; 19.253 ; control_fifo:inst2|leido[4] ; control_fifo:inst2|leido[7] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 0.778      ;
; 19.256 ; control_fifo:inst2|leido[1] ; control_fifo:inst2|leido[3] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 0.775      ;
; 19.261 ; control_fifo:inst2|leido[5] ; control_fifo:inst2|leido[9] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 0.770      ;
; 19.263 ; control_fifo:inst2|leido[2] ; control_fifo:inst2|leido[4] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 0.768      ;
; 19.265 ; control_fifo:inst2|leido[0] ; control_fifo:inst2|leido[4] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 0.766      ;
; 19.266 ; control_fifo:inst2|leido[6] ; control_fifo:inst2|leido[8] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 0.765      ;
; 19.269 ; control_fifo:inst2|leido[7] ; control_fifo:inst2|leido[9] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 0.762      ;
; 19.277 ; control_fifo:inst2|leido[6] ; control_fifo:inst2|EA[1]    ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; -0.001     ; 0.753      ;
; 19.288 ; control_fifo:inst2|leido[4] ; control_fifo:inst2|leido[6] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 0.743      ;
; 19.291 ; control_fifo:inst2|leido[1] ; control_fifo:inst2|leido[2] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 0.740      ;
; 19.296 ; control_fifo:inst2|leido[5] ; control_fifo:inst2|leido[8] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 0.735      ;
; 19.297 ; control_fifo:inst2|EA[1]    ; control_fifo:inst2|EA[0]    ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 0.734      ;
; 19.298 ; control_fifo:inst2|leido[2] ; control_fifo:inst2|leido[3] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 0.733      ;
; 19.300 ; control_fifo:inst2|leido[0] ; control_fifo:inst2|leido[3] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 0.731      ;
; 19.301 ; control_fifo:inst2|leido[6] ; control_fifo:inst2|leido[7] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 0.730      ;
; 19.303 ; control_fifo:inst2|leido[3] ; control_fifo:inst2|leido[4] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 0.728      ;
; 19.304 ; control_fifo:inst2|leido[7] ; control_fifo:inst2|leido[8] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 0.727      ;
; 19.323 ; control_fifo:inst2|leido[4] ; control_fifo:inst2|leido[5] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 0.708      ;
; 19.331 ; control_fifo:inst2|leido[5] ; control_fifo:inst2|leido[7] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 0.700      ;
; 19.335 ; control_fifo:inst2|EA[2]    ; control_fifo:inst2|EA[0]    ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; -0.001     ; 0.695      ;
; 19.335 ; control_fifo:inst2|leido[0] ; control_fifo:inst2|leido[2] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 0.696      ;
+--------+-----------------------------+-----------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'ifclk'                                                                                                                                                                                                                                                                                                                                                                        ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                           ; To Node                                                                                                                                               ; Launch Clock                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-------------+--------------+------------+------------+
; -1.694 ; control_disparo:inst|EA[1]                                                                                                          ; control_disparo:inst|EA[1]                                                                                                                            ; control_disparo:inst|EA[1]        ; ifclk       ; 0.000        ; 1.768      ; 0.367      ;
; -1.694 ; control_disparo:inst|EA[1]                                                                                                          ; control_disparo:inst|EA[1]                                                                                                                            ; control_disparo:inst|EA[1]        ; ifclk       ; 0.000        ; 1.768      ; 0.367      ;
; -1.643 ; control_disparo:inst|EA[1]                                                                                                          ; control_disparo:inst|EA[0]                                                                                                                            ; control_disparo:inst|EA[1]        ; ifclk       ; 0.000        ; 1.768      ; 0.418      ;
; -1.643 ; control_disparo:inst|EA[1]                                                                                                          ; control_disparo:inst|EA[0]                                                                                                                            ; control_disparo:inst|EA[1]        ; ifclk       ; 0.000        ; 1.768      ; 0.418      ;
; -1.570 ; Retrasar_entrada:inst3|q4_Entrada                                                                                                   ; control_disparo:inst|EA[0]                                                                                                                            ; inst4|altpll_component|pll|clk[1] ; ifclk       ; 0.017        ; 2.058      ; 0.657      ;
; -1.228 ; control_disparo:inst|EA[1]                                                                                                          ; control_disparo:inst|cuenta_180[8]                                                                                                                    ; control_disparo:inst|EA[1]        ; ifclk       ; 0.000        ; 1.768      ; 0.833      ;
; -1.228 ; control_disparo:inst|EA[1]                                                                                                          ; control_disparo:inst|cuenta_180[5]                                                                                                                    ; control_disparo:inst|EA[1]        ; ifclk       ; 0.000        ; 1.768      ; 0.833      ;
; -1.228 ; control_disparo:inst|EA[1]                                                                                                          ; control_disparo:inst|cuenta_180[6]                                                                                                                    ; control_disparo:inst|EA[1]        ; ifclk       ; 0.000        ; 1.768      ; 0.833      ;
; -1.228 ; control_disparo:inst|EA[1]                                                                                                          ; control_disparo:inst|cuenta_180[4]                                                                                                                    ; control_disparo:inst|EA[1]        ; ifclk       ; 0.000        ; 1.768      ; 0.833      ;
; -1.228 ; control_disparo:inst|EA[1]                                                                                                          ; control_disparo:inst|cuenta_180[7]                                                                                                                    ; control_disparo:inst|EA[1]        ; ifclk       ; 0.000        ; 1.768      ; 0.833      ;
; -1.228 ; control_disparo:inst|EA[1]                                                                                                          ; control_disparo:inst|cuenta_180[3]                                                                                                                    ; control_disparo:inst|EA[1]        ; ifclk       ; 0.000        ; 1.768      ; 0.833      ;
; -1.228 ; control_disparo:inst|EA[1]                                                                                                          ; control_disparo:inst|cuenta_180[2]                                                                                                                    ; control_disparo:inst|EA[1]        ; ifclk       ; 0.000        ; 1.768      ; 0.833      ;
; -1.228 ; control_disparo:inst|EA[1]                                                                                                          ; control_disparo:inst|cuenta_180[1]                                                                                                                    ; control_disparo:inst|EA[1]        ; ifclk       ; 0.000        ; 1.768      ; 0.833      ;
; -1.228 ; control_disparo:inst|EA[1]                                                                                                          ; control_disparo:inst|cuenta_180[0]                                                                                                                    ; control_disparo:inst|EA[1]        ; ifclk       ; 0.000        ; 1.768      ; 0.833      ;
; -1.228 ; control_disparo:inst|EA[1]                                                                                                          ; control_disparo:inst|cuenta_180[8]                                                                                                                    ; control_disparo:inst|EA[1]        ; ifclk       ; 0.000        ; 1.768      ; 0.833      ;
; -1.228 ; control_disparo:inst|EA[1]                                                                                                          ; control_disparo:inst|cuenta_180[5]                                                                                                                    ; control_disparo:inst|EA[1]        ; ifclk       ; 0.000        ; 1.768      ; 0.833      ;
; -1.228 ; control_disparo:inst|EA[1]                                                                                                          ; control_disparo:inst|cuenta_180[6]                                                                                                                    ; control_disparo:inst|EA[1]        ; ifclk       ; 0.000        ; 1.768      ; 0.833      ;
; -1.228 ; control_disparo:inst|EA[1]                                                                                                          ; control_disparo:inst|cuenta_180[4]                                                                                                                    ; control_disparo:inst|EA[1]        ; ifclk       ; 0.000        ; 1.768      ; 0.833      ;
; -1.228 ; control_disparo:inst|EA[1]                                                                                                          ; control_disparo:inst|cuenta_180[7]                                                                                                                    ; control_disparo:inst|EA[1]        ; ifclk       ; 0.000        ; 1.768      ; 0.833      ;
; -1.228 ; control_disparo:inst|EA[1]                                                                                                          ; control_disparo:inst|cuenta_180[3]                                                                                                                    ; control_disparo:inst|EA[1]        ; ifclk       ; 0.000        ; 1.768      ; 0.833      ;
; -1.228 ; control_disparo:inst|EA[1]                                                                                                          ; control_disparo:inst|cuenta_180[2]                                                                                                                    ; control_disparo:inst|EA[1]        ; ifclk       ; 0.000        ; 1.768      ; 0.833      ;
; -1.228 ; control_disparo:inst|EA[1]                                                                                                          ; control_disparo:inst|cuenta_180[1]                                                                                                                    ; control_disparo:inst|EA[1]        ; ifclk       ; 0.000        ; 1.768      ; 0.833      ;
; -1.228 ; control_disparo:inst|EA[1]                                                                                                          ; control_disparo:inst|cuenta_180[0]                                                                                                                    ; control_disparo:inst|EA[1]        ; ifclk       ; 0.000        ; 1.768      ; 0.833      ;
; 0.215  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[0]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[0]                                               ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[1]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[1]                                               ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[2]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[2]                                               ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[3]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[3]                                               ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[4]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[4]                                               ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[5]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[5]                                               ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[6]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[6]                                               ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~10                         ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~10                                           ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[13]~7                          ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[13]~7                                            ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~9                          ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~9                                            ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.367      ;
; 0.242  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~10                         ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[13]~7                                            ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.394      ;
; 0.243  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~10                         ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~9                                            ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.395      ;
; 0.251  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|parity5                                  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[0]                                               ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.403      ;
; 0.252  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a2                            ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|parity5                                                    ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.404      ;
; 0.254  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[0]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a0                                              ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.406      ;
; 0.254  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~11                         ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[10]                                                                            ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.406      ;
; 0.286  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|addr_store_a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|address_reg_a[0]                  ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.438      ;
; 0.315  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[10]~4                          ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[10]                                                                            ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.467      ;
; 0.333  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|parity5                                  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[1]                                               ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.485      ;
; 0.347  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[4]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a1                                              ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.499      ;
; 0.353  ; control_disparo:inst|cuenta_180[1]                                                                                                  ; control_disparo:inst|cuenta_180[1]                                                                                                                    ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.505      ;
; 0.353  ; control_disparo:inst|cuenta_180[0]                                                                                                  ; control_disparo:inst|cuenta_180[0]                                                                                                                    ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.505      ;
; 0.356  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a1                            ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|parity5                                                    ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.508      ;
; 0.358  ; control_disparo:inst|cuenta_180[2]                                                                                                  ; control_disparo:inst|cuenta_180[2]                                                                                                                    ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.510      ;
; 0.360  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[13]~6                          ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[13]~7                                            ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.512      ;
; 0.361  ; control_disparo:inst|cuenta_180[4]                                                                                                  ; control_disparo:inst|cuenta_180[4]                                                                                                                    ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; control_disparo:inst|cuenta_180[7]                                                                                                  ; control_disparo:inst|cuenta_180[7]                                                                                                                    ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.513      ;
; 0.366  ; control_disparo:inst|cuenta_180[8]                                                                                                  ; control_disparo:inst|cuenta_180[8]                                                                                                                    ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.518      ;
; 0.367  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a3                            ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|parity5                                                    ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.519      ;
; 0.369  ; control_disparo:inst|cuenta_180[3]                                                                                                  ; control_disparo:inst|cuenta_180[3]                                                                                                                    ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.521      ;
; 0.372  ; control_disparo:inst|cuenta_180[5]                                                                                                  ; control_disparo:inst|cuenta_180[5]                                                                                                                    ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.524      ;
; 0.372  ; control_disparo:inst|cuenta_180[6]                                                                                                  ; control_disparo:inst|cuenta_180[6]                                                                                                                    ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.524      ;
; 0.374  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[2]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[3]                                               ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.526      ;
; 0.374  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[11]~5                          ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~10                                           ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.526      ;
; 0.376  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[2]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[4]                                               ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.528      ;
; 0.379  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~8                          ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~9                                            ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.531      ;
; 0.383  ; control_disparo:inst|EA[0]                                                                                                          ; control_disparo:inst|EA[1]                                                                                                                            ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.535      ;
; 0.386  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[9]~3                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[9]                                                                             ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.538      ;
; 0.407  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[4]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~porta_address_reg4 ; ifclk                             ; ifclk       ; 0.000        ; 0.067      ; 0.612      ;
; 0.410  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[6]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a31~porta_address_reg6 ; ifclk                             ; ifclk       ; 0.000        ; 0.066      ; 0.614      ;
; 0.416  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[3]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a31~porta_address_reg3 ; ifclk                             ; ifclk       ; 0.000        ; 0.066      ; 0.620      ;
; 0.419  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[5]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a31~porta_address_reg5 ; ifclk                             ; ifclk       ; 0.000        ; 0.066      ; 0.623      ;
; 0.425  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[1]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a31~porta_address_reg1 ; ifclk                             ; ifclk       ; 0.000        ; 0.066      ; 0.629      ;
; 0.426  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[2]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a31~porta_address_reg2 ; ifclk                             ; ifclk       ; 0.000        ; 0.066      ; 0.630      ;
; 0.430  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~13                         ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[9]                                                                             ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.582      ;
; 0.433  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[0]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a31~porta_address_reg0 ; ifclk                             ; ifclk       ; 0.000        ; 0.066      ; 0.637      ;
; 0.450  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a0                            ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|parity5                                                    ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.602      ;
; 0.450  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[5]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a1                                              ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.602      ;
; 0.452  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~11                         ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~11                                           ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.604      ;
; 0.452  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~11                         ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~10                                           ; ifclk                             ; ifclk       ; 0.000        ; 0.001      ; 0.605      ;
; 0.477  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~10                         ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a2                                              ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.629      ;
; 0.480  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~15                         ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[9]                                                                             ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.632      ;
; 0.491  ; control_disparo:inst|cuenta_180[0]                                                                                                  ; control_disparo:inst|cuenta_180[1]                                                                                                                    ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.643      ;
; 0.491  ; control_disparo:inst|cuenta_180[1]                                                                                                  ; control_disparo:inst|cuenta_180[2]                                                                                                                    ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.643      ;
; 0.494  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~13                         ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~10                                           ; ifclk                             ; ifclk       ; 0.000        ; 0.001      ; 0.647      ;
; 0.496  ; control_disparo:inst|cuenta_180[2]                                                                                                  ; control_disparo:inst|cuenta_180[3]                                                                                                                    ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.648      ;
; 0.499  ; control_disparo:inst|cuenta_180[4]                                                                                                  ; control_disparo:inst|cuenta_180[5]                                                                                                                    ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.651      ;
; 0.507  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[2]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a0                                              ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.659      ;
; 0.508  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[7]~1                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a31~porta_address_reg7 ; ifclk                             ; ifclk       ; 0.000        ; 0.067      ; 0.713      ;
; 0.509  ; control_disparo:inst|cuenta_180[3]                                                                                                  ; control_disparo:inst|cuenta_180[4]                                                                                                                    ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.661      ;
; 0.512  ; control_disparo:inst|cuenta_180[6]                                                                                                  ; control_disparo:inst|cuenta_180[7]                                                                                                                    ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.664      ;
; 0.512  ; control_disparo:inst|cuenta_180[5]                                                                                                  ; control_disparo:inst|cuenta_180[6]                                                                                                                    ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.664      ;
; 0.513  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[10]~4                          ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~11                                           ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.665      ;
; 0.517  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[8]~2                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~13                                           ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.669      ;
; 0.517  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[0]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[3]                                               ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.669      ;
; 0.522  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[0]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[4]                                               ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.674      ;
; 0.524  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[4]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[4]                                                                             ; ifclk                             ; ifclk       ; 0.000        ; 0.003      ; 0.679      ;
; 0.526  ; control_disparo:inst|cuenta_180[0]                                                                                                  ; control_disparo:inst|cuenta_180[2]                                                                                                                    ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.678      ;
; 0.526  ; control_disparo:inst|cuenta_180[1]                                                                                                  ; control_disparo:inst|cuenta_180[3]                                                                                                                    ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.678      ;
; 0.529  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[2]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[2]                                                                             ; ifclk                             ; ifclk       ; 0.000        ; 0.001      ; 0.682      ;
; 0.531  ; control_disparo:inst|cuenta_180[2]                                                                                                  ; control_disparo:inst|cuenta_180[4]                                                                                                                    ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.683      ;
; 0.534  ; control_disparo:inst|cuenta_180[4]                                                                                                  ; control_disparo:inst|cuenta_180[6]                                                                                                                    ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.686      ;
; 0.539  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[7]~0                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a31~porta_address_reg7 ; ifclk                             ; ifclk       ; 0.000        ; 0.066      ; 0.743      ;
; 0.544  ; control_disparo:inst|cuenta_180[3]                                                                                                  ; control_disparo:inst|cuenta_180[5]                                                                                                                    ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.696      ;
; 0.546  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[5]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~porta_address_reg5 ; ifclk                             ; ifclk       ; 0.000        ; 0.063      ; 0.747      ;
; 0.547  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~14                         ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[9]                                                                             ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.699      ;
; 0.547  ; control_disparo:inst|cuenta_180[5]                                                                                                  ; control_disparo:inst|cuenta_180[7]                                                                                                                    ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.699      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'control_fifo:inst2|EA[0]'                                                                                                                                                                                                                                                                                                                                        ;
+--------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                  ; To Node                                                                                                                                              ; Launch Clock                      ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------------------+--------------+------------+------------+
; -1.690 ; control_fifo:inst2|EA[1]                                                                                   ; control_fifo:inst2|dataOut[14]                                                                                                                       ; inst4|altpll_component|pll|clk[1] ; control_fifo:inst2|EA[0] ; 0.000        ; 2.453      ; 0.763      ;
; -1.684 ; control_fifo:inst2|EA[1]                                                                                   ; control_fifo:inst2|dataOut[12]                                                                                                                       ; inst4|altpll_component|pll|clk[1] ; control_fifo:inst2|EA[0] ; 0.000        ; 2.452      ; 0.768      ;
; -1.677 ; control_fifo:inst2|EA[1]                                                                                   ; control_fifo:inst2|dataOut[13]                                                                                                                       ; inst4|altpll_component|pll|clk[1] ; control_fifo:inst2|EA[0] ; 0.000        ; 2.451      ; 0.774      ;
; -1.450 ; control_fifo:inst2|EA[1]                                                                                   ; control_fifo:inst2|dataOut[15]                                                                                                                       ; inst4|altpll_component|pll|clk[1] ; control_fifo:inst2|EA[0] ; 0.000        ; 2.404      ; 0.954      ;
; -1.404 ; control_fifo:inst2|EA[0]                                                                                   ; control_fifo:inst2|dataOut[10]                                                                                                                       ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; 0.000        ; 2.159      ; 0.896      ;
; -1.403 ; control_fifo:inst2|EA[0]                                                                                   ; control_fifo:inst2|dataOut[14]                                                                                                                       ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; 0.000        ; 2.162      ; 0.900      ;
; -1.400 ; control_fifo:inst2|EA[0]                                                                                   ; control_fifo:inst2|dataOut[11]                                                                                                                       ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; 0.000        ; 2.158      ; 0.899      ;
; -1.396 ; control_fifo:inst2|EA[0]                                                                                   ; control_fifo:inst2|dataOut[12]                                                                                                                       ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; 0.000        ; 2.161      ; 0.906      ;
; -1.394 ; control_fifo:inst2|EA[0]                                                                                   ; control_fifo:inst2|dataOut[13]                                                                                                                       ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; 0.000        ; 2.160      ; 0.907      ;
; -1.394 ; control_fifo:inst2|EA[0]                                                                                   ; control_fifo:inst2|dataOut[9]                                                                                                                        ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; 0.000        ; 2.161      ; 0.908      ;
; -1.366 ; control_fifo:inst2|EA[0]                                                                                   ; control_fifo:inst2|dataOut[15]                                                                                                                       ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; 0.000        ; 2.113      ; 0.888      ;
; -1.080 ; control_fifo:inst2|EA[0]                                                                                   ; control_fifo:inst2|dataOut[8]                                                                                                                        ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; 0.000        ; 2.162      ; 1.223      ;
; -0.904 ; control_fifo:inst2|EA[0]                                                                                   ; control_fifo:inst2|dataOut[10]                                                                                                                       ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; -0.500       ; 2.159      ; 0.896      ;
; -0.903 ; control_fifo:inst2|EA[0]                                                                                   ; control_fifo:inst2|dataOut[14]                                                                                                                       ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; -0.500       ; 2.162      ; 0.900      ;
; -0.900 ; control_fifo:inst2|EA[0]                                                                                   ; control_fifo:inst2|dataOut[11]                                                                                                                       ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; -0.500       ; 2.158      ; 0.899      ;
; -0.896 ; control_fifo:inst2|EA[0]                                                                                   ; control_fifo:inst2|dataOut[12]                                                                                                                       ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; -0.500       ; 2.161      ; 0.906      ;
; -0.894 ; control_fifo:inst2|EA[0]                                                                                   ; control_fifo:inst2|dataOut[13]                                                                                                                       ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; -0.500       ; 2.160      ; 0.907      ;
; -0.894 ; control_fifo:inst2|EA[0]                                                                                   ; control_fifo:inst2|dataOut[9]                                                                                                                        ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; -0.500       ; 2.161      ; 0.908      ;
; -0.866 ; control_fifo:inst2|EA[0]                                                                                   ; control_fifo:inst2|dataOut[15]                                                                                                                       ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; -0.500       ; 2.113      ; 0.888      ;
; -0.828 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[6]                                  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                            ; ifclk                             ; control_fifo:inst2|EA[0] ; 0.000        ; 1.326      ; 0.650      ;
; -0.826 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[12]                                 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                            ; ifclk                             ; control_fifo:inst2|EA[0] ; 0.000        ; 1.327      ; 0.653      ;
; -0.734 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[0]                                  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                            ; ifclk                             ; control_fifo:inst2|EA[0] ; 0.000        ; 1.326      ; 0.744      ;
; -0.701 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[11]                                 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                            ; ifclk                             ; control_fifo:inst2|EA[0] ; 0.000        ; 1.327      ; 0.778      ;
; -0.662 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[13]                                 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                            ; ifclk                             ; control_fifo:inst2|EA[0] ; 0.000        ; 1.327      ; 0.817      ;
; -0.649 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[6]                                  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                            ; ifclk                             ; control_fifo:inst2|EA[0] ; 0.000        ; 1.147      ; 0.650      ;
; -0.647 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[12]                                 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                            ; ifclk                             ; control_fifo:inst2|EA[0] ; 0.000        ; 1.148      ; 0.653      ;
; -0.639 ; control_fifo:inst2|dataOut[13]                                                                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~portb_datain_reg0 ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; 0.000        ; 1.000      ; 0.499      ;
; -0.636 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[1]                                  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                            ; ifclk                             ; control_fifo:inst2|EA[0] ; 0.000        ; 1.326      ; 0.842      ;
; -0.617 ; control_fifo:inst2|EA[0]                                                                                   ; control_fifo:inst2|dataOut[7]                                                                                                                        ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; 0.000        ; 2.174      ; 1.698      ;
; -0.615 ; control_fifo:inst2|EA[0]                                                                                   ; control_fifo:inst2|dataOut[4]                                                                                                                        ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; 0.000        ; 2.173      ; 1.699      ;
; -0.612 ; control_fifo:inst2|EA[0]                                                                                   ; control_fifo:inst2|dataOut[2]                                                                                                                        ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; 0.000        ; 2.174      ; 1.703      ;
; -0.609 ; control_fifo:inst2|EA[0]                                                                                   ; control_fifo:inst2|dataOut[6]                                                                                                                        ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; 0.000        ; 2.173      ; 1.705      ;
; -0.608 ; control_fifo:inst2|dataOut[8]                                                                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a8~portb_datain_reg0  ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; 0.000        ; 0.999      ; 0.529      ;
; -0.602 ; control_fifo:inst2|EA[0]                                                                                   ; control_fifo:inst2|dataOut[0]                                                                                                                        ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; 0.000        ; 2.174      ; 1.713      ;
; -0.600 ; control_fifo:inst2|EA[0]                                                                                   ; control_fifo:inst2|dataOut[5]                                                                                                                        ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; 0.000        ; 2.174      ; 1.715      ;
; -0.596 ; control_fifo:inst2|EA[0]                                                                                   ; control_fifo:inst2|dataOut[3]                                                                                                                        ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; 0.000        ; 2.174      ; 1.719      ;
; -0.584 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[2]                                  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                            ; ifclk                             ; control_fifo:inst2|EA[0] ; 0.000        ; 1.328      ; 0.896      ;
; -0.580 ; control_fifo:inst2|EA[0]                                                                                   ; control_fifo:inst2|dataOut[8]                                                                                                                        ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; -0.500       ; 2.162      ; 1.223      ;
; -0.561 ; control_fifo:inst2|dataOut[12]                                                                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a28~portb_datain_reg0 ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; 0.000        ; 0.994      ; 0.571      ;
; -0.561 ; control_fifo:inst2|dataOut[1]                                                                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a17~portb_datain_reg0 ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; 0.000        ; 0.975      ; 0.552      ;
; -0.557 ; control_fifo:inst2|dataOut[15]                                                                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~portb_datain_reg0 ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; 0.000        ; 1.041      ; 0.622      ;
; -0.555 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[0]                                  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                            ; ifclk                             ; control_fifo:inst2|EA[0] ; 0.000        ; 1.147      ; 0.744      ;
; -0.550 ; control_fifo:inst2|dataOut[9]                                                                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a9~portb_datain_reg0  ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; 0.000        ; 0.997      ; 0.585      ;
; -0.545 ; control_fifo:inst2|EA[0]                                                                                   ; control_fifo:inst2|dataOut[1]                                                                                                                        ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; 0.000        ; 2.174      ; 1.770      ;
; -0.530 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[3]                                  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                            ; ifclk                             ; control_fifo:inst2|EA[0] ; 0.000        ; 1.326      ; 0.948      ;
; -0.523 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[4]                                  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                            ; ifclk                             ; control_fifo:inst2|EA[0] ; 0.000        ; 1.326      ; 0.955      ;
; -0.523 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[10]                                 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                            ; ifclk                             ; control_fifo:inst2|EA[0] ; 0.000        ; 1.329      ; 0.958      ;
; -0.522 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[11]                                 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                            ; ifclk                             ; control_fifo:inst2|EA[0] ; 0.000        ; 1.148      ; 0.778      ;
; -0.513 ; control_fifo:inst2|dataOut[13]                                                                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~portb_datain_reg0 ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; 0.000        ; 0.999      ; 0.624      ;
; -0.490 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[7]                                  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                            ; ifclk                             ; control_fifo:inst2|EA[0] ; 0.000        ; 1.327      ; 0.989      ;
; -0.490 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[5]                                  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                            ; ifclk                             ; control_fifo:inst2|EA[0] ; 0.000        ; 1.326      ; 0.988      ;
; -0.483 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[13]                                 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                            ; ifclk                             ; control_fifo:inst2|EA[0] ; 0.000        ; 1.148      ; 0.817      ;
; -0.479 ; control_fifo:inst2|dataOut[5]                                                                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a5~portb_datain_reg0  ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; 0.000        ; 0.983      ; 0.642      ;
; -0.473 ; control_fifo:inst2|dataOut[12]                                                                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_datain_reg0 ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; 0.000        ; 0.999      ; 0.664      ;
; -0.472 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[9]                                  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                            ; ifclk                             ; control_fifo:inst2|EA[0] ; 0.000        ; 1.329      ; 1.009      ;
; -0.457 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[1]                                  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                            ; ifclk                             ; control_fifo:inst2|EA[0] ; 0.000        ; 1.147      ; 0.842      ;
; -0.449 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[8]                                  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                            ; ifclk                             ; control_fifo:inst2|EA[0] ; 0.000        ; 1.327      ; 1.030      ;
; -0.446 ; control_fifo:inst2|dataOut[1]                                                                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1~portb_datain_reg0  ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; 0.000        ; 0.980      ; 0.672      ;
; -0.444 ; control_fifo:inst2|dataOut[8]                                                                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a24~portb_datain_reg0 ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; 0.000        ; 0.997      ; 0.691      ;
; -0.442 ; control_fifo:inst2|dataOut[0]                                                                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_datain_reg0  ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; 0.000        ; 0.984      ; 0.680      ;
; -0.437 ; control_fifo:inst2|dataOut[0]                                                                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~portb_datain_reg0 ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; 0.000        ; 0.989      ; 0.690      ;
; -0.432 ; control_fifo:inst2|dataOut[14]                                                                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~portb_datain_reg0 ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; 0.000        ; 0.990      ; 0.696      ;
; -0.429 ; control_fifo:inst2|dataOut[14]                                                                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a30~portb_datain_reg0 ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; 0.000        ; 0.984      ; 0.693      ;
; -0.426 ; control_fifo:inst2|dataOut[15]                                                                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a31~portb_datain_reg0 ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; 0.000        ; 1.044      ; 0.756      ;
; -0.418 ; control_fifo:inst2|dataOut[9]                                                                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a25~portb_datain_reg0 ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; 0.000        ; 0.990      ; 0.710      ;
; -0.405 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[2]                                  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                            ; ifclk                             ; control_fifo:inst2|EA[0] ; 0.000        ; 1.149      ; 0.896      ;
; -0.351 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[3]                                  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                            ; ifclk                             ; control_fifo:inst2|EA[0] ; 0.000        ; 1.147      ; 0.948      ;
; -0.344 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[4]                                  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                            ; ifclk                             ; control_fifo:inst2|EA[0] ; 0.000        ; 1.147      ; 0.955      ;
; -0.344 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[10]                                 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                            ; ifclk                             ; control_fifo:inst2|EA[0] ; 0.000        ; 1.150      ; 0.958      ;
; -0.311 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[7]                                  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                            ; ifclk                             ; control_fifo:inst2|EA[0] ; 0.000        ; 1.148      ; 0.989      ;
; -0.311 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[5]                                  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                            ; ifclk                             ; control_fifo:inst2|EA[0] ; 0.000        ; 1.147      ; 0.988      ;
; -0.293 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[9]                                  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                            ; ifclk                             ; control_fifo:inst2|EA[0] ; 0.000        ; 1.150      ; 1.009      ;
; -0.287 ; control_fifo:inst2|dataOut[3]                                                                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a19~portb_datain_reg0 ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; 0.000        ; 0.991      ; 0.842      ;
; -0.280 ; control_fifo:inst2|dataOut[3]                                                                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a3~portb_datain_reg0  ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; 0.000        ; 0.989      ; 0.847      ;
; -0.277 ; control_fifo:inst2|dataOut[2]                                                                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a18~portb_datain_reg0 ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; 0.000        ; 0.987      ; 0.848      ;
; -0.270 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[8]                                  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                            ; ifclk                             ; control_fifo:inst2|EA[0] ; 0.000        ; 1.148      ; 1.030      ;
; -0.211 ; control_fifo:inst2|EA[2]                                                                                   ; control_fifo:inst2|leyendo                                                                                                                           ; inst4|altpll_component|pll|clk[1] ; control_fifo:inst2|EA[0] ; 0.000        ; 0.936      ; 0.725      ;
; -0.201 ; control_fifo:inst2|dataOut[10]                                                                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a26~portb_datain_reg0 ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; 0.000        ; 1.006      ; 0.943      ;
; -0.143 ; control_fifo:inst2|dataOut[2]                                                                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a2~portb_datain_reg0  ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; 0.000        ; 0.984      ; 0.979      ;
; -0.117 ; control_fifo:inst2|EA[0]                                                                                   ; control_fifo:inst2|dataOut[7]                                                                                                                        ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; -0.500       ; 2.174      ; 1.698      ;
; -0.115 ; control_fifo:inst2|EA[0]                                                                                   ; control_fifo:inst2|dataOut[4]                                                                                                                        ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; -0.500       ; 2.173      ; 1.699      ;
; -0.112 ; control_fifo:inst2|EA[0]                                                                                   ; control_fifo:inst2|dataOut[2]                                                                                                                        ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; -0.500       ; 2.174      ; 1.703      ;
; -0.109 ; control_fifo:inst2|EA[0]                                                                                   ; control_fifo:inst2|dataOut[6]                                                                                                                        ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; -0.500       ; 2.173      ; 1.705      ;
; -0.106 ; control_fifo:inst2|dataOut[4]                                                                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a20~portb_datain_reg0 ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; 0.000        ; 0.976      ; 1.008      ;
; -0.102 ; control_fifo:inst2|EA[0]                                                                                   ; control_fifo:inst2|dataOut[0]                                                                                                                        ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; -0.500       ; 2.174      ; 1.713      ;
; -0.100 ; control_fifo:inst2|EA[0]                                                                                   ; control_fifo:inst2|dataOut[5]                                                                                                                        ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; -0.500       ; 2.174      ; 1.715      ;
; -0.096 ; control_fifo:inst2|EA[0]                                                                                   ; control_fifo:inst2|dataOut[3]                                                                                                                        ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; -0.500       ; 2.174      ; 1.719      ;
; -0.095 ; control_fifo:inst2|dataOut[5]                                                                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a21~portb_datain_reg0 ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; 0.000        ; 0.971      ; 1.014      ;
; -0.045 ; control_fifo:inst2|EA[0]                                                                                   ; control_fifo:inst2|dataOut[1]                                                                                                                        ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; -0.500       ; 2.174      ; 1.770      ;
; -0.001 ; control_disparo:inst|EA[1]                                                                                 ; control_fifo:inst2|leyendo                                                                                                                           ; control_disparo:inst|EA[1]        ; control_fifo:inst2|EA[0] ; 0.000        ; 0.646      ; 0.786      ;
; 0.006  ; control_fifo:inst2|dataOut[11]                                                                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a27~portb_datain_reg0 ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; 0.000        ; 1.005      ; 1.149      ;
; 0.013  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[0]    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[0]                                              ; wen                               ; control_fifo:inst2|EA[0] ; 0.000        ; 0.202      ; 0.367      ;
; 0.013  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[1]    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[1]                                              ; wen                               ; control_fifo:inst2|EA[0] ; 0.000        ; 0.202      ; 0.367      ;
; 0.013  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[2]    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[2]                                              ; wen                               ; control_fifo:inst2|EA[0] ; 0.000        ; 0.202      ; 0.367      ;
; 0.013  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[3]    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[3]                                              ; wen                               ; control_fifo:inst2|EA[0] ; 0.000        ; 0.202      ; 0.367      ;
; 0.013  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[4]    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[4]                                              ; wen                               ; control_fifo:inst2|EA[0] ; 0.000        ; 0.202      ; 0.367      ;
; 0.013  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[6]    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[6]                                              ; wen                               ; control_fifo:inst2|EA[0] ; 0.000        ; 0.202      ; 0.367      ;
; 0.013  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[7]    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[7]                                              ; wen                               ; control_fifo:inst2|EA[0] ; 0.000        ; 0.202      ; 0.367      ;
; 0.013  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3                                           ; wen                               ; control_fifo:inst2|EA[0] ; 0.000        ; 0.202      ; 0.367      ;
; 0.013  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a1      ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a1                                                ; wen                               ; control_fifo:inst2|EA[0] ; 0.000        ; 0.202      ; 0.367      ;
+--------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'control_disparo:inst|EA[1]'                                                                                                                                                                                                                                                                                                                                              ;
+--------+-----------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+----------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                       ; To Node                                                                                                                                               ; Launch Clock                      ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+----------------------------+--------------+------------+------------+
; -1.193 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[6]                                       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                             ; ifclk                             ; control_disparo:inst|EA[1] ; 0.000        ; 1.691      ; 0.650      ;
; -1.191 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[12]                                      ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                             ; ifclk                             ; control_disparo:inst|EA[1] ; 0.000        ; 1.692      ; 0.653      ;
; -1.099 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[0]                                       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                             ; ifclk                             ; control_disparo:inst|EA[1] ; 0.000        ; 1.691      ; 0.744      ;
; -1.066 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[11]                                      ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                             ; ifclk                             ; control_disparo:inst|EA[1] ; 0.000        ; 1.692      ; 0.778      ;
; -1.027 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[13]                                      ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                             ; ifclk                             ; control_disparo:inst|EA[1] ; 0.000        ; 1.692      ; 0.817      ;
; -1.001 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[1]                                       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                             ; ifclk                             ; control_disparo:inst|EA[1] ; 0.000        ; 1.691      ; 0.842      ;
; -0.949 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[2]                                       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                             ; ifclk                             ; control_disparo:inst|EA[1] ; 0.000        ; 1.693      ; 0.896      ;
; -0.895 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[3]                                       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                             ; ifclk                             ; control_disparo:inst|EA[1] ; 0.000        ; 1.691      ; 0.948      ;
; -0.888 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[4]                                       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                             ; ifclk                             ; control_disparo:inst|EA[1] ; 0.000        ; 1.691      ; 0.955      ;
; -0.888 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[10]                                      ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                             ; ifclk                             ; control_disparo:inst|EA[1] ; 0.000        ; 1.694      ; 0.958      ;
; -0.855 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[7]                                       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                             ; ifclk                             ; control_disparo:inst|EA[1] ; 0.000        ; 1.692      ; 0.989      ;
; -0.855 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[5]                                       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                             ; ifclk                             ; control_disparo:inst|EA[1] ; 0.000        ; 1.691      ; 0.988      ;
; -0.837 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[9]                                       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                             ; ifclk                             ; control_disparo:inst|EA[1] ; 0.000        ; 1.694      ; 1.009      ;
; -0.814 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[8]                                       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                             ; ifclk                             ; control_disparo:inst|EA[1] ; 0.000        ; 1.692      ; 1.030      ;
; -0.531 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[0]         ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[0]                                               ; wen                               ; control_disparo:inst|EA[1] ; 0.000        ; 0.746      ; 0.367      ;
; -0.531 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[1]         ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[1]                                               ; wen                               ; control_disparo:inst|EA[1] ; 0.000        ; 0.746      ; 0.367      ;
; -0.531 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[2]         ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[2]                                               ; wen                               ; control_disparo:inst|EA[1] ; 0.000        ; 0.746      ; 0.367      ;
; -0.531 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[3]         ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[3]                                               ; wen                               ; control_disparo:inst|EA[1] ; 0.000        ; 0.746      ; 0.367      ;
; -0.531 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[4]         ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[4]                                               ; wen                               ; control_disparo:inst|EA[1] ; 0.000        ; 0.746      ; 0.367      ;
; -0.531 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[6]         ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[6]                                               ; wen                               ; control_disparo:inst|EA[1] ; 0.000        ; 0.746      ; 0.367      ;
; -0.531 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[7]         ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[7]                                               ; wen                               ; control_disparo:inst|EA[1] ; 0.000        ; 0.746      ; 0.367      ;
; -0.531 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3      ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3                                            ; wen                               ; control_disparo:inst|EA[1] ; 0.000        ; 0.746      ; 0.367      ;
; -0.531 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a1           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a1                                                 ; wen                               ; control_disparo:inst|EA[1] ; 0.000        ; 0.746      ; 0.367      ;
; -0.531 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a0           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a0                                                 ; wen                               ; control_disparo:inst|EA[1] ; 0.000        ; 0.746      ; 0.367      ;
; -0.531 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a6           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a6                                                 ; wen                               ; control_disparo:inst|EA[1] ; 0.000        ; 0.746      ; 0.367      ;
; -0.531 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a2           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a2                                                 ; wen                               ; control_disparo:inst|EA[1] ; 0.000        ; 0.746      ; 0.367      ;
; -0.531 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a3           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a3                                                 ; wen                               ; control_disparo:inst|EA[1] ; 0.000        ; 0.746      ; 0.367      ;
; -0.531 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~2        ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~2                                              ; wen                               ; control_disparo:inst|EA[1] ; 0.000        ; 0.746      ; 0.367      ;
; -0.531 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~0        ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~0                                              ; wen                               ; control_disparo:inst|EA[1] ; 0.000        ; 0.746      ; 0.367      ;
; -0.531 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~1        ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~1                                              ; wen                               ; control_disparo:inst|EA[1] ; 0.000        ; 0.746      ; 0.367      ;
; -0.531 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a13~0        ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a13~0                                              ; wen                               ; control_disparo:inst|EA[1] ; 0.000        ; 0.746      ; 0.367      ;
; -0.531 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~4        ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~4                                              ; wen                               ; control_disparo:inst|EA[1] ; 0.000        ; 0.746      ; 0.367      ;
; -0.531 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a7           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a7                                                 ; wen                               ; control_disparo:inst|EA[1] ; 0.000        ; 0.746      ; 0.367      ;
; -0.531 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a4           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a4                                                 ; wen                               ; control_disparo:inst|EA[1] ; 0.000        ; 0.746      ; 0.367      ;
; -0.531 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a5           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a5                                                 ; wen                               ; control_disparo:inst|EA[1] ; 0.000        ; 0.746      ; 0.367      ;
; -0.531 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~3        ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~3                                              ; wen                               ; control_disparo:inst|EA[1] ; 0.000        ; 0.746      ; 0.367      ;
; -0.506 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|parity9              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a0                                                 ; wen                               ; control_disparo:inst|EA[1] ; 0.000        ; 0.746      ; 0.392      ;
; -0.505 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a0           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|sub_parity10a[0]                                           ; wen                               ; control_disparo:inst|EA[1] ; 0.000        ; 0.746      ; 0.393      ;
; -0.504 ; control_fifo:inst2|dataOut[13]                                                                                  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~portb_datain_reg0  ; control_fifo:inst2|EA[0]          ; control_disparo:inst|EA[1] ; -0.500       ; 1.365      ; 0.499      ;
; -0.502 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|sub_parity12a0        ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|parity11                                                    ; wen                               ; control_disparo:inst|EA[1] ; 0.000        ; 0.746      ; 0.396      ;
; -0.496 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a2           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a3                                                 ; wen                               ; control_disparo:inst|EA[1] ; 0.000        ; 0.746      ; 0.402      ;
; -0.495 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[3]         ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|sub_parity12a0                                              ; wen                               ; control_disparo:inst|EA[1] ; 0.000        ; 0.746      ; 0.403      ;
; -0.493 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~1        ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a13~0                                              ; wen                               ; control_disparo:inst|EA[1] ; 0.000        ; 0.746      ; 0.405      ;
; -0.491 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|parity11              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[0]                                               ; wen                               ; control_disparo:inst|EA[1] ; 0.000        ; 0.746      ; 0.407      ;
; -0.489 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~5        ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~3                                              ; wen                               ; control_disparo:inst|EA[1] ; 0.000        ; 0.746      ; 0.409      ;
; -0.488 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~5        ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~2                                              ; wen                               ; control_disparo:inst|EA[1] ; 0.000        ; 0.746      ; 0.410      ;
; -0.488 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~1        ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~0                                              ; wen                               ; control_disparo:inst|EA[1] ; 0.000        ; 0.746      ; 0.410      ;
; -0.473 ; control_fifo:inst2|dataOut[8]                                                                                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a8~portb_datain_reg0   ; control_fifo:inst2|EA[0]          ; control_disparo:inst|EA[1] ; -0.500       ; 1.364      ; 0.529      ;
; -0.436 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a5           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|sub_parity10a[1]                                           ; wen                               ; control_disparo:inst|EA[1] ; 0.000        ; 0.746      ; 0.462      ;
; -0.434 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a5           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a8~0                                               ; wen                               ; control_disparo:inst|EA[1] ; 0.000        ; 0.746      ; 0.464      ;
; -0.432 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a5           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~5                                              ; wen                               ; control_disparo:inst|EA[1] ; 0.000        ; 0.746      ; 0.466      ;
; -0.430 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a8~0         ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~4                                              ; wen                               ; control_disparo:inst|EA[1] ; 0.000        ; 0.746      ; 0.468      ;
; -0.426 ; control_fifo:inst2|dataOut[12]                                                                                  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a28~portb_datain_reg0  ; control_fifo:inst2|EA[0]          ; control_disparo:inst|EA[1] ; -0.500       ; 1.359      ; 0.571      ;
; -0.426 ; control_fifo:inst2|dataOut[1]                                                                                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a17~portb_datain_reg0  ; control_fifo:inst2|EA[0]          ; control_disparo:inst|EA[1] ; -0.500       ; 1.340      ; 0.552      ;
; -0.425 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|sub_parity10a[2]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|parity9                                                    ; wen                               ; control_disparo:inst|EA[1] ; 0.000        ; 0.746      ; 0.473      ;
; -0.422 ; control_fifo:inst2|dataOut[15]                                                                                  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~portb_datain_reg0  ; control_fifo:inst2|EA[0]          ; control_disparo:inst|EA[1] ; -0.500       ; 1.406      ; 0.622      ;
; -0.415 ; control_fifo:inst2|dataOut[9]                                                                                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a9~portb_datain_reg0   ; control_fifo:inst2|EA[0]          ; control_disparo:inst|EA[1] ; -0.500       ; 1.362      ; 0.585      ;
; -0.412 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a4           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|sub_parity10a[1]                                           ; wen                               ; control_disparo:inst|EA[1] ; 0.000        ; 0.746      ; 0.486      ;
; -0.408 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[2]         ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[4]                                               ; wen                               ; control_disparo:inst|EA[1] ; 0.000        ; 0.746      ; 0.490      ;
; -0.405 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[2]         ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[3]                                               ; wen                               ; control_disparo:inst|EA[1] ; 0.000        ; 0.746      ; 0.493      ;
; -0.403 ; control_fifo:inst2|EA[2]                                                                                        ; control_fifo:inst2|leyendo                                                                                                                            ; inst4|altpll_component|pll|clk[1] ; control_disparo:inst|EA[1] ; 0.000        ; 1.128      ; 0.725      ;
; -0.387 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|sub_parity10a[0]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|parity9                                                    ; wen                               ; control_disparo:inst|EA[1] ; 0.000        ; 0.746      ; 0.511      ;
; -0.385 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|sub_parity10a[1]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|parity9                                                    ; wen                               ; control_disparo:inst|EA[1] ; 0.000        ; 0.746      ; 0.513      ;
; -0.380 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~3        ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~2                                              ; wen                               ; control_disparo:inst|EA[1] ; 0.000        ; 0.746      ; 0.518      ;
; -0.380 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~2        ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~0                                              ; wen                               ; control_disparo:inst|EA[1] ; 0.000        ; 0.746      ; 0.518      ;
; -0.378 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|sub_parity12a2        ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|parity11                                                    ; wen                               ; control_disparo:inst|EA[1] ; 0.000        ; 0.746      ; 0.520      ;
; -0.378 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[0]         ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|sub_parity12a0                                              ; wen                               ; control_disparo:inst|EA[1] ; 0.000        ; 0.746      ; 0.520      ;
; -0.378 ; control_fifo:inst2|dataOut[13]                                                                                  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~portb_datain_reg0  ; control_fifo:inst2|EA[0]          ; control_disparo:inst|EA[1] ; -0.500       ; 1.364      ; 0.624      ;
; -0.377 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[3]         ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[4]                                               ; wen                               ; control_disparo:inst|EA[1] ; 0.000        ; 0.746      ; 0.521      ;
; -0.377 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|sub_parity10a[3]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|parity9                                                    ; wen                               ; control_disparo:inst|EA[1] ; 0.000        ; 0.746      ; 0.521      ;
; -0.376 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~2        ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~1                                              ; wen                               ; control_disparo:inst|EA[1] ; 0.000        ; 0.746      ; 0.522      ;
; -0.375 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~2        ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a13~0                                              ; wen                               ; control_disparo:inst|EA[1] ; 0.000        ; 0.746      ; 0.523      ;
; -0.373 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|parity11              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[1]                                               ; wen                               ; control_disparo:inst|EA[1] ; 0.000        ; 0.746      ; 0.525      ;
; -0.370 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[2]         ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|sub_parity12a0                                              ; wen                               ; control_disparo:inst|EA[1] ; 0.000        ; 0.746      ; 0.528      ;
; -0.368 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a6           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|sub_parity10a[1]                                           ; wen                               ; control_disparo:inst|EA[1] ; 0.000        ; 0.746      ; 0.530      ;
; -0.367 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|_~0_OTERM57           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3                                            ; wen                               ; control_disparo:inst|EA[1] ; 0.000        ; 0.746      ; 0.531      ;
; -0.367 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[1]         ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|sub_parity12a0                                              ; wen                               ; control_disparo:inst|EA[1] ; 0.000        ; 0.746      ; 0.531      ;
; -0.365 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a6           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~5                                              ; wen                               ; control_disparo:inst|EA[1] ; 0.000        ; 0.746      ; 0.533      ;
; -0.364 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a6           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a8~0                                               ; wen                               ; control_disparo:inst|EA[1] ; 0.000        ; 0.746      ; 0.534      ;
; -0.363 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a7           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|sub_parity10a[1]                                           ; wen                               ; control_disparo:inst|EA[1] ; 0.000        ; 0.746      ; 0.535      ;
; -0.362 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a7           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~5                                              ; wen                               ; control_disparo:inst|EA[1] ; 0.000        ; 0.746      ; 0.536      ;
; -0.359 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a5           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a6                                                 ; wen                               ; control_disparo:inst|EA[1] ; 0.000        ; 0.746      ; 0.539      ;
; -0.357 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a7           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a8~0                                               ; wen                               ; control_disparo:inst|EA[1] ; 0.000        ; 0.746      ; 0.541      ;
; -0.355 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~4        ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~2                                              ; wen                               ; control_disparo:inst|EA[1] ; 0.000        ; 0.746      ; 0.543      ;
; -0.354 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~4        ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~3                                              ; wen                               ; control_disparo:inst|EA[1] ; 0.000        ; 0.746      ; 0.544      ;
; -0.351 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[5]_OTERM63 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|sub_parity12a1                                              ; wen                               ; control_disparo:inst|EA[1] ; 0.000        ; 0.746      ; 0.547      ;
; -0.344 ; control_fifo:inst2|dataOut[5]                                                                                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a5~portb_datain_reg0   ; control_fifo:inst2|EA[0]          ; control_disparo:inst|EA[1] ; -0.500       ; 1.348      ; 0.642      ;
; -0.341 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[4]         ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~portb_address_reg4 ; wen                               ; control_disparo:inst|EA[1] ; 0.000        ; 0.815      ; 0.612      ;
; -0.338 ; control_fifo:inst2|dataOut[12]                                                                                  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_datain_reg0  ; control_fifo:inst2|EA[0]          ; control_disparo:inst|EA[1] ; -0.500       ; 1.364      ; 0.664      ;
; -0.329 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[0]         ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[0]                                               ; control_fifo:inst2|EA[0]          ; control_disparo:inst|EA[1] ; 0.000        ; 0.544      ; 0.367      ;
; -0.329 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[1]         ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[1]                                               ; control_fifo:inst2|EA[0]          ; control_disparo:inst|EA[1] ; 0.000        ; 0.544      ; 0.367      ;
; -0.329 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[2]         ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[2]                                               ; control_fifo:inst2|EA[0]          ; control_disparo:inst|EA[1] ; 0.000        ; 0.544      ; 0.367      ;
; -0.329 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[3]         ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[3]                                               ; control_fifo:inst2|EA[0]          ; control_disparo:inst|EA[1] ; 0.000        ; 0.544      ; 0.367      ;
; -0.329 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[4]         ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[4]                                               ; control_fifo:inst2|EA[0]          ; control_disparo:inst|EA[1] ; 0.000        ; 0.544      ; 0.367      ;
; -0.329 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[6]         ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[6]                                               ; control_fifo:inst2|EA[0]          ; control_disparo:inst|EA[1] ; 0.000        ; 0.544      ; 0.367      ;
; -0.329 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[7]         ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[7]                                               ; control_fifo:inst2|EA[0]          ; control_disparo:inst|EA[1] ; 0.000        ; 0.544      ; 0.367      ;
; -0.329 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3      ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3                                            ; control_fifo:inst2|EA[0]          ; control_disparo:inst|EA[1] ; 0.000        ; 0.544      ; 0.367      ;
; -0.329 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a1           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a1                                                 ; control_fifo:inst2|EA[0]          ; control_disparo:inst|EA[1] ; 0.000        ; 0.544      ; 0.367      ;
; -0.329 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a0           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a0                                                 ; control_fifo:inst2|EA[0]          ; control_disparo:inst|EA[1] ; 0.000        ; 0.544      ; 0.367      ;
; -0.329 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a6           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a6                                                 ; control_fifo:inst2|EA[0]          ; control_disparo:inst|EA[1] ; 0.000        ; 0.544      ; 0.367      ;
+--------+-----------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+----------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'wen'                                                                                                                                                                                                                                                                                                                                             ;
+--------+-----------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                       ; To Node                                                                                                                                               ; Launch Clock             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+-------------+--------------+------------+------------+
; -0.447 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[6]                                       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                             ; ifclk                    ; wen         ; 0.000        ; 0.945      ; 0.650      ;
; -0.445 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[12]                                      ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                             ; ifclk                    ; wen         ; 0.000        ; 0.946      ; 0.653      ;
; -0.353 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[0]                                       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                             ; ifclk                    ; wen         ; 0.000        ; 0.945      ; 0.744      ;
; -0.320 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[11]                                      ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                             ; ifclk                    ; wen         ; 0.000        ; 0.946      ; 0.778      ;
; -0.281 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[13]                                      ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                             ; ifclk                    ; wen         ; 0.000        ; 0.946      ; 0.817      ;
; -0.255 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[1]                                       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                             ; ifclk                    ; wen         ; 0.000        ; 0.945      ; 0.842      ;
; -0.203 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[2]                                       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                             ; ifclk                    ; wen         ; 0.000        ; 0.947      ; 0.896      ;
; -0.149 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[3]                                       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                             ; ifclk                    ; wen         ; 0.000        ; 0.945      ; 0.948      ;
; -0.142 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[4]                                       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                             ; ifclk                    ; wen         ; 0.000        ; 0.945      ; 0.955      ;
; -0.142 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[10]                                      ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                             ; ifclk                    ; wen         ; 0.000        ; 0.948      ; 0.958      ;
; -0.109 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[7]                                       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                             ; ifclk                    ; wen         ; 0.000        ; 0.946      ; 0.989      ;
; -0.109 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[5]                                       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                             ; ifclk                    ; wen         ; 0.000        ; 0.945      ; 0.988      ;
; -0.091 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[9]                                       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                             ; ifclk                    ; wen         ; 0.000        ; 0.948      ; 1.009      ;
; -0.068 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[8]                                       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                             ; ifclk                    ; wen         ; 0.000        ; 0.946      ; 1.030      ;
; 0.215  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[0]         ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[0]                                               ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[1]         ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[1]                                               ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[2]         ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[2]                                               ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[3]         ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[3]                                               ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[4]         ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[4]                                               ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[6]         ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[6]                                               ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[7]         ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[7]                                               ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3      ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3                                            ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a1           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a1                                                 ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a0           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a0                                                 ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a6           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a6                                                 ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a2           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a2                                                 ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a3           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a3                                                 ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~2        ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~2                                              ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~0        ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~0                                              ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~1        ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~1                                              ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a13~0        ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a13~0                                              ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~4        ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~4                                              ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a7           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a7                                                 ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a4           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a4                                                 ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a5           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a5                                                 ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~3        ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~3                                              ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.367      ;
; 0.240  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|parity9              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a0                                                 ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.392      ;
; 0.241  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a0           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|sub_parity10a[0]                                           ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.393      ;
; 0.242  ; control_fifo:inst2|dataOut[13]                                                                                  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~portb_datain_reg0  ; control_fifo:inst2|EA[0] ; wen         ; -0.500       ; 0.619      ; 0.499      ;
; 0.244  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|sub_parity12a0        ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|parity11                                                    ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.396      ;
; 0.250  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a2           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a3                                                 ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.402      ;
; 0.251  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[3]         ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|sub_parity12a0                                              ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.403      ;
; 0.253  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~1        ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a13~0                                              ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.405      ;
; 0.255  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|parity11              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[0]                                               ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.407      ;
; 0.257  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~5        ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~3                                              ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.409      ;
; 0.258  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~5        ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~2                                              ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.410      ;
; 0.258  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~1        ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~0                                              ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.410      ;
; 0.273  ; control_fifo:inst2|dataOut[8]                                                                                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a8~portb_datain_reg0   ; control_fifo:inst2|EA[0] ; wen         ; -0.500       ; 0.618      ; 0.529      ;
; 0.310  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a5           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|sub_parity10a[1]                                           ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.462      ;
; 0.312  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a5           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a8~0                                               ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.464      ;
; 0.314  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a5           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~5                                              ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.466      ;
; 0.316  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a8~0         ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~4                                              ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.468      ;
; 0.320  ; control_fifo:inst2|dataOut[12]                                                                                  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a28~portb_datain_reg0  ; control_fifo:inst2|EA[0] ; wen         ; -0.500       ; 0.613      ; 0.571      ;
; 0.320  ; control_fifo:inst2|dataOut[1]                                                                                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a17~portb_datain_reg0  ; control_fifo:inst2|EA[0] ; wen         ; -0.500       ; 0.594      ; 0.552      ;
; 0.321  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|sub_parity10a[2]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|parity9                                                    ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.473      ;
; 0.324  ; control_fifo:inst2|dataOut[15]                                                                                  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~portb_datain_reg0  ; control_fifo:inst2|EA[0] ; wen         ; -0.500       ; 0.660      ; 0.622      ;
; 0.331  ; control_fifo:inst2|dataOut[9]                                                                                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a9~portb_datain_reg0   ; control_fifo:inst2|EA[0] ; wen         ; -0.500       ; 0.616      ; 0.585      ;
; 0.334  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a4           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|sub_parity10a[1]                                           ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.486      ;
; 0.338  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[2]         ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[4]                                               ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.490      ;
; 0.341  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[2]         ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[3]                                               ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.493      ;
; 0.359  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|sub_parity10a[0]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|parity9                                                    ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.511      ;
; 0.361  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|sub_parity10a[1]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|parity9                                                    ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.513      ;
; 0.366  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~3        ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~2                                              ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.518      ;
; 0.366  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~2        ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~0                                              ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.518      ;
; 0.368  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|sub_parity12a2        ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|parity11                                                    ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.520      ;
; 0.368  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[0]         ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|sub_parity12a0                                              ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.520      ;
; 0.368  ; control_fifo:inst2|dataOut[13]                                                                                  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~portb_datain_reg0  ; control_fifo:inst2|EA[0] ; wen         ; -0.500       ; 0.618      ; 0.624      ;
; 0.369  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[3]         ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[4]                                               ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.521      ;
; 0.369  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|sub_parity10a[3]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|parity9                                                    ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.521      ;
; 0.370  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~2        ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~1                                              ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.522      ;
; 0.371  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~2        ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a13~0                                              ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.523      ;
; 0.373  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|parity11              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[1]                                               ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.525      ;
; 0.376  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[2]         ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|sub_parity12a0                                              ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.528      ;
; 0.378  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a6           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|sub_parity10a[1]                                           ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.530      ;
; 0.379  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|_~0_OTERM57           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3                                            ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.531      ;
; 0.379  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[1]         ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|sub_parity12a0                                              ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.531      ;
; 0.381  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a6           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~5                                              ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.533      ;
; 0.382  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a6           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a8~0                                               ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.534      ;
; 0.383  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a7           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|sub_parity10a[1]                                           ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.535      ;
; 0.384  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a7           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~5                                              ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.536      ;
; 0.387  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a5           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a6                                                 ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.539      ;
; 0.389  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a7           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a8~0                                               ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.541      ;
; 0.391  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~4        ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~2                                              ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.543      ;
; 0.392  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~4        ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~3                                              ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.544      ;
; 0.395  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[5]_OTERM63 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|sub_parity12a1                                              ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.547      ;
; 0.402  ; control_fifo:inst2|dataOut[5]                                                                                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a5~portb_datain_reg0   ; control_fifo:inst2|EA[0] ; wen         ; -0.500       ; 0.602      ; 0.642      ;
; 0.405  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[4]         ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~portb_address_reg4 ; wen                      ; wen         ; 0.000        ; 0.069      ; 0.612      ;
; 0.408  ; control_fifo:inst2|dataOut[12]                                                                                  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_datain_reg0  ; control_fifo:inst2|EA[0] ; wen         ; -0.500       ; 0.618      ; 0.664      ;
; 0.417  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[0]         ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[0]                                               ; control_fifo:inst2|EA[0] ; wen         ; 0.000        ; -0.202     ; 0.367      ;
; 0.417  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[1]         ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[1]                                               ; control_fifo:inst2|EA[0] ; wen         ; 0.000        ; -0.202     ; 0.367      ;
; 0.417  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[2]         ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[2]                                               ; control_fifo:inst2|EA[0] ; wen         ; 0.000        ; -0.202     ; 0.367      ;
; 0.417  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[3]         ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[3]                                               ; control_fifo:inst2|EA[0] ; wen         ; 0.000        ; -0.202     ; 0.367      ;
; 0.417  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[4]         ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[4]                                               ; control_fifo:inst2|EA[0] ; wen         ; 0.000        ; -0.202     ; 0.367      ;
; 0.417  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[6]         ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[6]                                               ; control_fifo:inst2|EA[0] ; wen         ; 0.000        ; -0.202     ; 0.367      ;
; 0.417  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[7]         ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[7]                                               ; control_fifo:inst2|EA[0] ; wen         ; 0.000        ; -0.202     ; 0.367      ;
; 0.417  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3      ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3                                            ; control_fifo:inst2|EA[0] ; wen         ; 0.000        ; -0.202     ; 0.367      ;
; 0.417  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a1           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a1                                                 ; control_fifo:inst2|EA[0] ; wen         ; 0.000        ; -0.202     ; 0.367      ;
; 0.417  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a0           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a0                                                 ; control_fifo:inst2|EA[0] ; wen         ; 0.000        ; -0.202     ; 0.367      ;
; 0.417  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a6           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a6                                                 ; control_fifo:inst2|EA[0] ; wen         ; 0.000        ; -0.202     ; 0.367      ;
; 0.417  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a2           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a2                                                 ; control_fifo:inst2|EA[0] ; wen         ; 0.000        ; -0.202     ; 0.367      ;
+--------+-----------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'inst4|altpll_component|pll|clk[1]'                                                                                                                                           ;
+-------+-----------------------------------+-----------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; Slack ; From Node                         ; To Node                           ; Launch Clock                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------+-----------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; 0.215 ; control_fifo:inst2|EA[1]          ; control_fifo:inst2|EA[1]          ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.238 ; Retrasar_entrada:inst3|q2_Entrada ; Retrasar_entrada:inst3|q3_Entrada ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.390      ;
; 0.319 ; control_fifo:inst2|leido[9]       ; control_fifo:inst2|leido[9]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.471      ;
; 0.325 ; Retrasar_entrada:inst3|q3_Entrada ; Retrasar_entrada:inst3|q4_Entrada ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.477      ;
; 0.327 ; Retrasar_entrada:inst3|q1_Entrada ; Retrasar_entrada:inst3|q2_Entrada ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.479      ;
; 0.360 ; control_fifo:inst2|leido[8]       ; control_fifo:inst2|leido[8]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.512      ;
; 0.363 ; control_fifo:inst2|leido[4]       ; control_fifo:inst2|leido[4]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.515      ;
; 0.369 ; control_fifo:inst2|leido[0]       ; control_fifo:inst2|leido[0]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.521      ;
; 0.373 ; control_fifo:inst2|leido[5]       ; control_fifo:inst2|leido[5]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.525      ;
; 0.437 ; control_fifo:inst2|leido[7]       ; control_fifo:inst2|leido[7]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.589      ;
; 0.438 ; control_fifo:inst2|leido[3]       ; control_fifo:inst2|leido[3]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.590      ;
; 0.440 ; control_fifo:inst2|leido[6]       ; control_fifo:inst2|leido[6]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.592      ;
; 0.443 ; control_fifo:inst2|leido[2]       ; control_fifo:inst2|leido[2]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.595      ;
; 0.448 ; control_fifo:inst2|leido[1]       ; control_fifo:inst2|leido[1]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.600      ;
; 0.498 ; control_fifo:inst2|leido[8]       ; control_fifo:inst2|leido[9]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.650      ;
; 0.499 ; Retrasar_entrada:inst3|q0_Entrada ; Retrasar_entrada:inst3|q1_Entrada ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.651      ;
; 0.509 ; control_fifo:inst2|leido[0]       ; control_fifo:inst2|leido[1]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.661      ;
; 0.513 ; control_fifo:inst2|leido[5]       ; control_fifo:inst2|leido[6]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.665      ;
; 0.544 ; control_fifo:inst2|EA[2]          ; control_fifo:inst2|EA[0]          ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; -0.001     ; 0.695      ;
; 0.544 ; control_fifo:inst2|leido[0]       ; control_fifo:inst2|leido[2]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.696      ;
; 0.548 ; control_fifo:inst2|leido[5]       ; control_fifo:inst2|leido[7]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.700      ;
; 0.556 ; control_fifo:inst2|leido[4]       ; control_fifo:inst2|leido[5]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.708      ;
; 0.568 ; control_fifo:inst2|EA[1]          ; control_fifo:inst2|EA[2]          ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.001      ; 0.721      ;
; 0.575 ; control_fifo:inst2|leido[7]       ; control_fifo:inst2|leido[8]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.727      ;
; 0.576 ; control_fifo:inst2|leido[3]       ; control_fifo:inst2|leido[4]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.728      ;
; 0.578 ; control_fifo:inst2|leido[6]       ; control_fifo:inst2|leido[7]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.730      ;
; 0.579 ; control_fifo:inst2|leido[0]       ; control_fifo:inst2|leido[3]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.581 ; control_fifo:inst2|EA[1]          ; control_fifo:inst2|EA[0]          ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.733      ;
; 0.581 ; control_fifo:inst2|leido[2]       ; control_fifo:inst2|leido[3]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.733      ;
; 0.583 ; control_fifo:inst2|leido[5]       ; control_fifo:inst2|leido[8]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.735      ;
; 0.588 ; control_fifo:inst2|leido[1]       ; control_fifo:inst2|leido[2]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.740      ;
; 0.591 ; control_fifo:inst2|leido[4]       ; control_fifo:inst2|leido[6]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.743      ;
; 0.602 ; control_fifo:inst2|leido[6]       ; control_fifo:inst2|EA[1]          ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; -0.001     ; 0.753      ;
; 0.610 ; control_fifo:inst2|leido[7]       ; control_fifo:inst2|leido[9]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.762      ;
; 0.613 ; control_fifo:inst2|leido[6]       ; control_fifo:inst2|leido[8]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.765      ;
; 0.614 ; control_fifo:inst2|leido[0]       ; control_fifo:inst2|leido[4]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.766      ;
; 0.616 ; control_fifo:inst2|leido[2]       ; control_fifo:inst2|leido[4]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.768      ;
; 0.618 ; control_fifo:inst2|leido[5]       ; control_fifo:inst2|leido[9]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.770      ;
; 0.623 ; control_fifo:inst2|leido[1]       ; control_fifo:inst2|leido[3]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.775      ;
; 0.626 ; control_fifo:inst2|leido[4]       ; control_fifo:inst2|leido[7]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.778      ;
; 0.628 ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[1]          ; control_fifo:inst2|EA[0]          ; inst4|altpll_component|pll|clk[1] ; 0.000        ; -0.291     ; 0.630      ;
; 0.628 ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[1]          ; control_fifo:inst2|EA[0]          ; inst4|altpll_component|pll|clk[1] ; 0.000        ; -0.291     ; 0.630      ;
; 0.645 ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0]          ; inst4|altpll_component|pll|clk[1] ; 0.000        ; -0.291     ; 0.647      ;
; 0.645 ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0]          ; inst4|altpll_component|pll|clk[1] ; 0.000        ; -0.291     ; 0.647      ;
; 0.648 ; control_fifo:inst2|leido[6]       ; control_fifo:inst2|leido[9]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.800      ;
; 0.653 ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[2]          ; control_fifo:inst2|EA[0]          ; inst4|altpll_component|pll|clk[1] ; 0.000        ; -0.290     ; 0.656      ;
; 0.653 ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[2]          ; control_fifo:inst2|EA[0]          ; inst4|altpll_component|pll|clk[1] ; 0.000        ; -0.290     ; 0.656      ;
; 0.654 ; control_fifo:inst2|leido[7]       ; control_fifo:inst2|EA[1]          ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; -0.001     ; 0.805      ;
; 0.658 ; control_fifo:inst2|leido[1]       ; control_fifo:inst2|leido[4]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.810      ;
; 0.661 ; control_fifo:inst2|leido[4]       ; control_fifo:inst2|leido[8]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.813      ;
; 0.670 ; control_fifo:inst2|leido[3]       ; control_fifo:inst2|leido[5]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.822      ;
; 0.696 ; control_fifo:inst2|leido[4]       ; control_fifo:inst2|leido[9]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.848      ;
; 0.705 ; control_fifo:inst2|leido[3]       ; control_fifo:inst2|leido[6]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.857      ;
; 0.708 ; control_fifo:inst2|leido[0]       ; control_fifo:inst2|leido[5]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.860      ;
; 0.709 ; control_fifo:inst2|leido[3]       ; control_fifo:inst2|EA[1]          ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; -0.001     ; 0.860      ;
; 0.710 ; control_fifo:inst2|leido[2]       ; control_fifo:inst2|leido[5]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.862      ;
; 0.719 ; control_fifo:inst2|leido[8]       ; control_fifo:inst2|EA[1]          ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; -0.001     ; 0.870      ;
; 0.733 ; control_fifo:inst2|leido[9]       ; control_fifo:inst2|EA[1]          ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; -0.001     ; 0.884      ;
; 0.735 ; control_fifo:inst2|EA[2]          ; control_fifo:inst2|EA[2]          ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.887      ;
; 0.740 ; control_fifo:inst2|leido[3]       ; control_fifo:inst2|leido[7]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.892      ;
; 0.743 ; control_fifo:inst2|leido[0]       ; control_fifo:inst2|leido[6]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.895      ;
; 0.745 ; control_fifo:inst2|leido[2]       ; control_fifo:inst2|leido[6]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.897      ;
; 0.752 ; control_fifo:inst2|leido[1]       ; control_fifo:inst2|leido[5]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.904      ;
; 0.762 ; control_fifo:inst2|leido[5]       ; control_fifo:inst2|EA[1]          ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; -0.001     ; 0.913      ;
; 0.775 ; control_fifo:inst2|leido[3]       ; control_fifo:inst2|leido[8]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.927      ;
; 0.776 ; control_disparo:inst|EA[1]        ; control_fifo:inst2|EA[0]          ; control_disparo:inst|EA[1]        ; inst4|altpll_component|pll|clk[1] ; 0.000        ; -0.291     ; 0.778      ;
; 0.776 ; control_disparo:inst|EA[1]        ; control_fifo:inst2|EA[0]          ; control_disparo:inst|EA[1]        ; inst4|altpll_component|pll|clk[1] ; 0.000        ; -0.291     ; 0.778      ;
; 0.777 ; control_disparo:inst|EA[1]        ; control_fifo:inst2|EA[2]          ; control_disparo:inst|EA[1]        ; inst4|altpll_component|pll|clk[1] ; 0.000        ; -0.290     ; 0.780      ;
; 0.777 ; control_disparo:inst|EA[1]        ; control_fifo:inst2|EA[2]          ; control_disparo:inst|EA[1]        ; inst4|altpll_component|pll|clk[1] ; 0.000        ; -0.290     ; 0.780      ;
; 0.778 ; control_fifo:inst2|leido[0]       ; control_fifo:inst2|leido[7]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.930      ;
; 0.780 ; control_fifo:inst2|leido[2]       ; control_fifo:inst2|leido[7]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.932      ;
; 0.787 ; control_fifo:inst2|leido[1]       ; control_fifo:inst2|leido[6]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.939      ;
; 0.810 ; control_fifo:inst2|leido[3]       ; control_fifo:inst2|leido[9]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.962      ;
; 0.813 ; control_fifo:inst2|leido[0]       ; control_fifo:inst2|leido[8]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.965      ;
; 0.815 ; control_fifo:inst2|leido[2]       ; control_fifo:inst2|leido[8]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.967      ;
; 0.818 ; control_fifo:inst2|leido[6]       ; control_fifo:inst2|EA[2]          ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.970      ;
; 0.822 ; control_fifo:inst2|leido[1]       ; control_fifo:inst2|leido[7]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.974      ;
; 0.830 ; control_fifo:inst2|leido[4]       ; control_fifo:inst2|EA[1]          ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; -0.001     ; 0.981      ;
; 0.833 ; control_fifo:inst2|leido[3]       ; control_fifo:inst2|EA[2]          ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.985      ;
; 0.839 ; control_fifo:inst2|leido[2]       ; control_fifo:inst2|EA[1]          ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; -0.001     ; 0.990      ;
; 0.848 ; control_fifo:inst2|leido[0]       ; control_fifo:inst2|leido[9]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.000      ;
; 0.850 ; control_fifo:inst2|leido[2]       ; control_fifo:inst2|leido[9]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.002      ;
; 0.856 ; control_fifo:inst2|leido[3]       ; control_fifo:inst2|EA[0]          ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; -0.001     ; 1.007      ;
; 0.857 ; control_fifo:inst2|leido[1]       ; control_fifo:inst2|leido[8]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.009      ;
; 0.870 ; control_fifo:inst2|leido[7]       ; control_fifo:inst2|EA[2]          ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.022      ;
; 0.886 ; control_fifo:inst2|leido[5]       ; control_fifo:inst2|EA[2]          ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.038      ;
; 0.892 ; control_fifo:inst2|leido[1]       ; control_fifo:inst2|leido[9]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.044      ;
; 0.909 ; control_fifo:inst2|leido[5]       ; control_fifo:inst2|EA[0]          ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; -0.001     ; 1.060      ;
; 0.915 ; control_fifo:inst2|leido[6]       ; control_fifo:inst2|EA[0]          ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; -0.001     ; 1.066      ;
; 0.935 ; control_fifo:inst2|leido[8]       ; control_fifo:inst2|EA[2]          ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.087      ;
; 0.949 ; control_fifo:inst2|leido[9]       ; control_fifo:inst2|EA[2]          ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.101      ;
; 0.954 ; control_fifo:inst2|leido[4]       ; control_fifo:inst2|EA[2]          ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.106      ;
; 0.963 ; control_fifo:inst2|leido[2]       ; control_fifo:inst2|EA[2]          ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.115      ;
; 0.967 ; control_fifo:inst2|leido[7]       ; control_fifo:inst2|EA[0]          ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; -0.001     ; 1.118      ;
; 0.977 ; control_fifo:inst2|leido[4]       ; control_fifo:inst2|EA[0]          ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; -0.001     ; 1.128      ;
; 0.986 ; control_fifo:inst2|leido[2]       ; control_fifo:inst2|EA[0]          ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; -0.001     ; 1.137      ;
; 1.032 ; control_fifo:inst2|leido[8]       ; control_fifo:inst2|EA[0]          ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; -0.001     ; 1.183      ;
; 1.046 ; control_fifo:inst2|leido[9]       ; control_fifo:inst2|EA[0]          ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; -0.001     ; 1.197      ;
; 1.180 ; control_fifo:inst2|leyendo        ; control_fifo:inst2|leido[2]       ; control_fifo:inst2|EA[0]          ; inst4|altpll_component|pll|clk[1] ; 0.000        ; -0.936     ; 0.396      ;
; 1.180 ; control_fifo:inst2|leyendo        ; control_fifo:inst2|leido[1]       ; control_fifo:inst2|EA[0]          ; inst4|altpll_component|pll|clk[1] ; 0.000        ; -0.936     ; 0.396      ;
+-------+-----------------------------------+-----------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'ifclk'                                                                                                                                                                                                                                                            ;
+-------+----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                    ; To Node                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 9.640 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[8]~2  ; ifclk        ; ifclk       ; 10.417       ; -0.001     ; 0.808      ;
; 9.640 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[9]~3  ; ifclk        ; ifclk       ; 10.417       ; -0.001     ; 0.808      ;
; 9.640 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[10]~4 ; ifclk        ; ifclk       ; 10.417       ; -0.001     ; 0.808      ;
; 9.642 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[0]    ; ifclk        ; ifclk       ; 10.417       ; 0.000      ; 0.807      ;
; 9.642 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|parity5         ; ifclk        ; ifclk       ; 10.417       ; 0.000      ; 0.807      ;
; 9.642 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a0   ; ifclk        ; ifclk       ; 10.417       ; 0.000      ; 0.807      ;
; 9.642 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a1   ; ifclk        ; ifclk       ; 10.417       ; 0.000      ; 0.807      ;
; 9.642 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a3   ; ifclk        ; ifclk       ; 10.417       ; 0.000      ; 0.807      ;
; 9.642 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a2   ; ifclk        ; ifclk       ; 10.417       ; 0.000      ; 0.807      ;
; 9.714 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[1]    ; ifclk        ; ifclk       ; 10.417       ; 0.000      ; 0.735      ;
; 9.714 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[2]    ; ifclk        ; ifclk       ; 10.417       ; 0.000      ; 0.735      ;
; 9.714 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[3]    ; ifclk        ; ifclk       ; 10.417       ; 0.000      ; 0.735      ;
; 9.714 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[4]    ; ifclk        ; ifclk       ; 10.417       ; 0.000      ; 0.735      ;
; 9.714 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[5]    ; ifclk        ; ifclk       ; 10.417       ; 0.000      ; 0.735      ;
; 9.714 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[6]    ; ifclk        ; ifclk       ; 10.417       ; 0.000      ; 0.735      ;
; 9.714 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|p0addr                                      ; ifclk        ; ifclk       ; 10.417       ; 0.000      ; 0.735      ;
; 9.714 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[7]~0  ; ifclk        ; ifclk       ; 10.417       ; 0.000      ; 0.735      ;
; 9.714 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[11]~5 ; ifclk        ; ifclk       ; 10.417       ; 0.000      ; 0.735      ;
; 9.714 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[13]~6 ; ifclk        ; ifclk       ; 10.417       ; 0.000      ; 0.735      ;
; 9.714 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~8 ; ifclk        ; ifclk       ; 10.417       ; 0.000      ; 0.735      ;
+-------+----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'ifclk'                                                                                                                                                                                                                                                              ;
+--------+----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                    ; To Node                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 10.999 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[1]    ; ifclk        ; ifclk       ; -10.416      ; 0.000      ; 0.735      ;
; 10.999 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[2]    ; ifclk        ; ifclk       ; -10.416      ; 0.000      ; 0.735      ;
; 10.999 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[3]    ; ifclk        ; ifclk       ; -10.416      ; 0.000      ; 0.735      ;
; 10.999 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[4]    ; ifclk        ; ifclk       ; -10.416      ; 0.000      ; 0.735      ;
; 10.999 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[5]    ; ifclk        ; ifclk       ; -10.416      ; 0.000      ; 0.735      ;
; 10.999 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[6]    ; ifclk        ; ifclk       ; -10.416      ; 0.000      ; 0.735      ;
; 10.999 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|p0addr                                      ; ifclk        ; ifclk       ; -10.416      ; 0.000      ; 0.735      ;
; 10.999 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[7]~0  ; ifclk        ; ifclk       ; -10.416      ; 0.000      ; 0.735      ;
; 10.999 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[11]~5 ; ifclk        ; ifclk       ; -10.416      ; 0.000      ; 0.735      ;
; 10.999 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[13]~6 ; ifclk        ; ifclk       ; -10.416      ; 0.000      ; 0.735      ;
; 10.999 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~8 ; ifclk        ; ifclk       ; -10.416      ; 0.000      ; 0.735      ;
; 11.071 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[0]    ; ifclk        ; ifclk       ; -10.416      ; 0.000      ; 0.807      ;
; 11.071 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|parity5         ; ifclk        ; ifclk       ; -10.416      ; 0.000      ; 0.807      ;
; 11.071 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a0   ; ifclk        ; ifclk       ; -10.416      ; 0.000      ; 0.807      ;
; 11.071 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a1   ; ifclk        ; ifclk       ; -10.416      ; 0.000      ; 0.807      ;
; 11.071 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a3   ; ifclk        ; ifclk       ; -10.416      ; 0.000      ; 0.807      ;
; 11.071 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a2   ; ifclk        ; ifclk       ; -10.416      ; 0.000      ; 0.807      ;
; 11.073 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[8]~2  ; ifclk        ; ifclk       ; -10.416      ; -0.001     ; 0.808      ;
; 11.073 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[9]~3  ; ifclk        ; ifclk       ; -10.416      ; -0.001     ; 0.808      ;
; 11.073 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[10]~4 ; ifclk        ; ifclk       ; -10.416      ; -0.001     ; 0.808      ;
+--------+----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'control_fifo:inst2|EA[0]'                                                                                                                                                                                                 ;
+--------+--------------+----------------+------------------+--------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                    ; Clock Edge ; Target                                                                                                                                                 ;
+--------+--------------+----------------+------------------+--------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg1   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg1   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg1   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg1   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg10  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg10  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg10  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg10  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg11  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg11  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg11  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg11  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg2   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg2   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg2   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg2   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg3   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg3   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg3   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg3   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg4   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg4   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg4   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg4   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg5   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg5   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg5   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg5   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg6   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg6   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg6   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg6   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg7   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg7   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg7   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg7   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg8   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg8   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg8   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg8   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg9   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg9   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg9   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg9   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_datain_reg0    ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_datain_reg0    ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_datain_reg0    ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_datain_reg0    ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_memory_reg0    ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_memory_reg0    ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_memory_reg0    ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_memory_reg0    ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_we_reg         ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_we_reg         ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_we_reg         ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_we_reg         ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg10 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg10 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg10 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg10 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg11 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg11 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg11 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg11 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg3  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg3  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg3  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg3  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg4  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg4  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg4  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg4  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg5  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg5  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg5  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg5  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg6  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg6  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg6  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg6  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg7  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg7  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg7  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg7  ;
+--------+--------------+----------------+------------------+--------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'wen'                                                                                                                                                                                                   ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                                                 ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg1   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg1   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg10  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg10  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg11  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg11  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg2   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg2   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg3   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg3   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg4   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg4   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg5   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg5   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg6   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg6   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg7   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg7   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg8   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg8   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg9   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg9   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_datain_reg0    ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_datain_reg0    ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_memory_reg0    ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_memory_reg0    ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_we_reg         ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_we_reg         ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg10 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg10 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg11 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg11 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg3  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg3  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg4  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg4  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg5  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg5  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg6  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg6  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg7  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg7  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg8  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg8  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg9  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg9  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_datain_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_datain_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_memory_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_memory_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_we_reg        ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_we_reg        ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg10 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg10 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg11 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg11 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg3  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg3  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg4  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg4  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg5  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg5  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg6  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg6  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg7  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg7  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg8  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg8  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg9  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg9  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_datain_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_datain_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_memory_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_memory_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_we_reg        ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_we_reg        ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg10 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg10 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg11 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg11 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg2  ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'control_disparo:inst|EA[1]'                                                                                                                                                                                                 ;
+--------+--------------+----------------+------------------+----------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                      ; Clock Edge ; Target                                                                                                                                                 ;
+--------+--------------+----------------+------------------+----------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg1   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg1   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg10  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg10  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg11  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg11  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg2   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg2   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg3   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg3   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg4   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg4   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg5   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg5   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg6   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg6   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg7   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg7   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg8   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg8   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg9   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg9   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_datain_reg0    ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_datain_reg0    ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_memory_reg0    ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_memory_reg0    ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_we_reg         ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_we_reg         ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg10 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg10 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg11 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg11 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg3  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg3  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg4  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg4  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg5  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg5  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg6  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg6  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg7  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg7  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg8  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg8  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg9  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg9  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_datain_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_datain_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_memory_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_memory_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_we_reg        ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_we_reg        ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg10 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg10 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg11 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg11 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg3  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg3  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg4  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg4  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg5  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg5  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg6  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg6  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg7  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg7  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg8  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg8  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg9  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg9  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_datain_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_datain_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_memory_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_memory_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_we_reg        ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_we_reg        ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg10 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg10 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg11 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg11 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg2  ;
+--------+--------------+----------------+------------------+----------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'ifclk'                                                                                                                                                                                                ;
+-------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                                                 ;
+-------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0                      ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg0   ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg1   ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg10  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg11  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg2   ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg3   ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg4   ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg5   ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg6   ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg7   ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg8   ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg9   ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1                      ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10                     ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~porta_address_reg0  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~porta_address_reg1  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~porta_address_reg10 ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~porta_address_reg11 ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~porta_address_reg2  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~porta_address_reg3  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~porta_address_reg4  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~porta_address_reg5  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~porta_address_reg6  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~porta_address_reg7  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~porta_address_reg8  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~porta_address_reg9  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11                     ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg0  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg1  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg10 ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg11 ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg2  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg3  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg4  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg5  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg6  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg7  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg8  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg9  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12                     ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~porta_address_reg0  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~porta_address_reg1  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~porta_address_reg10 ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~porta_address_reg11 ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~porta_address_reg2  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~porta_address_reg3  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~porta_address_reg4  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~porta_address_reg5  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~porta_address_reg6  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~porta_address_reg7  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~porta_address_reg8  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~porta_address_reg9  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13                     ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~porta_address_reg0  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~porta_address_reg1  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~porta_address_reg10 ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~porta_address_reg11 ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~porta_address_reg2  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~porta_address_reg3  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~porta_address_reg4  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~porta_address_reg5  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~porta_address_reg6  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~porta_address_reg7  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~porta_address_reg8  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~porta_address_reg9  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14                     ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~porta_address_reg0  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~porta_address_reg1  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~porta_address_reg10 ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~porta_address_reg11 ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~porta_address_reg2  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~porta_address_reg3  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~porta_address_reg4  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~porta_address_reg5  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~porta_address_reg6  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~porta_address_reg7  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~porta_address_reg8  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~porta_address_reg9  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15                     ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~porta_address_reg0  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~porta_address_reg1  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~porta_address_reg10 ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~porta_address_reg11 ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~porta_address_reg2  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~porta_address_reg3  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~porta_address_reg4  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~porta_address_reg5  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~porta_address_reg6  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~porta_address_reg7  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~porta_address_reg8  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~porta_address_reg9  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16                     ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~porta_address_reg0  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~porta_address_reg1  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~porta_address_reg10 ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~porta_address_reg11 ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~porta_address_reg2  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~porta_address_reg3  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~porta_address_reg4  ;
+-------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'inst4|altpll_component|pll|clk[1]'                                                                                        ;
+--------+--------------+----------------+------------------+-----------------------------------+------------+-----------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                             ; Clock Edge ; Target                                        ;
+--------+--------------+----------------+------------------+-----------------------------------+------------+-----------------------------------------------+
; 8.999  ; 9.999        ; 1.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; Retrasar_entrada:inst3|q0_Entrada             ;
; 8.999  ; 9.999        ; 1.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; Retrasar_entrada:inst3|q1_Entrada             ;
; 8.999  ; 9.999        ; 1.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; Retrasar_entrada:inst3|q2_Entrada             ;
; 8.999  ; 9.999        ; 1.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; Retrasar_entrada:inst3|q3_Entrada             ;
; 8.999  ; 9.999        ; 1.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; Retrasar_entrada:inst3|q4_Entrada             ;
; 8.999  ; 9.999        ; 1.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; control_fifo:inst2|EA[0]                      ;
; 8.999  ; 9.999        ; 1.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; control_fifo:inst2|EA[1]                      ;
; 8.999  ; 9.999        ; 1.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; control_fifo:inst2|EA[2]                      ;
; 8.999  ; 9.999        ; 1.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; control_fifo:inst2|leido[0]                   ;
; 8.999  ; 9.999        ; 1.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; control_fifo:inst2|leido[1]                   ;
; 8.999  ; 9.999        ; 1.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; control_fifo:inst2|leido[2]                   ;
; 8.999  ; 9.999        ; 1.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; control_fifo:inst2|leido[3]                   ;
; 8.999  ; 9.999        ; 1.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; control_fifo:inst2|leido[4]                   ;
; 8.999  ; 9.999        ; 1.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; control_fifo:inst2|leido[5]                   ;
; 8.999  ; 9.999        ; 1.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; control_fifo:inst2|leido[6]                   ;
; 8.999  ; 9.999        ; 1.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; control_fifo:inst2|leido[7]                   ;
; 8.999  ; 9.999        ; 1.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; control_fifo:inst2|leido[8]                   ;
; 8.999  ; 9.999        ; 1.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; control_fifo:inst2|leido[9]                   ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; Retrasar_entrada:inst3|q0_Entrada             ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; Retrasar_entrada:inst3|q1_Entrada             ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; Retrasar_entrada:inst3|q2_Entrada             ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; Retrasar_entrada:inst3|q3_Entrada             ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; Retrasar_entrada:inst3|q4_Entrada             ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; control_fifo:inst2|EA[0]                      ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; control_fifo:inst2|EA[1]                      ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; control_fifo:inst2|EA[2]                      ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; control_fifo:inst2|leido[0]                   ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; control_fifo:inst2|leido[1]                   ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; control_fifo:inst2|leido[2]                   ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; control_fifo:inst2|leido[3]                   ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; control_fifo:inst2|leido[4]                   ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; control_fifo:inst2|leido[5]                   ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; control_fifo:inst2|leido[6]                   ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; control_fifo:inst2|leido[7]                   ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; control_fifo:inst2|leido[8]                   ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; control_fifo:inst2|leido[9]                   ;
; 9.999  ; 9.999        ; 0.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst2|EA[0]|clk                               ;
; 9.999  ; 9.999        ; 0.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst2|EA[1]|clk                               ;
; 9.999  ; 9.999        ; 0.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst2|EA[2]|clk                               ;
; 9.999  ; 9.999        ; 0.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst2|leido[0]|clk                            ;
; 9.999  ; 9.999        ; 0.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst2|leido[1]|clk                            ;
; 9.999  ; 9.999        ; 0.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst2|leido[2]|clk                            ;
; 9.999  ; 9.999        ; 0.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst2|leido[3]|clk                            ;
; 9.999  ; 9.999        ; 0.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst2|leido[4]|clk                            ;
; 9.999  ; 9.999        ; 0.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst2|leido[5]|clk                            ;
; 9.999  ; 9.999        ; 0.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst2|leido[6]|clk                            ;
; 9.999  ; 9.999        ; 0.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst2|leido[7]|clk                            ;
; 9.999  ; 9.999        ; 0.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst2|leido[8]|clk                            ;
; 9.999  ; 9.999        ; 0.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst2|leido[9]|clk                            ;
; 9.999  ; 9.999        ; 0.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst3|q0_Entrada|clk                          ;
; 9.999  ; 9.999        ; 0.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst3|q1_Entrada|clk                          ;
; 9.999  ; 9.999        ; 0.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst3|q2_Entrada|clk                          ;
; 9.999  ; 9.999        ; 0.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst3|q3_Entrada|clk                          ;
; 9.999  ; 9.999        ; 0.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst3|q4_Entrada|clk                          ;
; 9.999  ; 9.999        ; 0.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst4|altpll_component|_clk1~clkctrl|inclk[0] ;
; 9.999  ; 9.999        ; 0.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst4|altpll_component|_clk1~clkctrl|outclk   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst2|EA[0]|clk                               ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst2|EA[1]|clk                               ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst2|EA[2]|clk                               ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst2|leido[0]|clk                            ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst2|leido[1]|clk                            ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst2|leido[2]|clk                            ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst2|leido[3]|clk                            ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst2|leido[4]|clk                            ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst2|leido[5]|clk                            ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst2|leido[6]|clk                            ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst2|leido[7]|clk                            ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst2|leido[8]|clk                            ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst2|leido[9]|clk                            ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst3|q0_Entrada|clk                          ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst3|q1_Entrada|clk                          ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst3|q2_Entrada|clk                          ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst3|q3_Entrada|clk                          ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst3|q4_Entrada|clk                          ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst4|altpll_component|_clk1~clkctrl|inclk[0] ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst4|altpll_component|_clk1~clkctrl|outclk   ;
+--------+--------------+----------------+------------------+-----------------------------------+------------+-----------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                               ;
+---------------+--------------------------+-------+-------+------------+-----------------------------------+
; Data Port     ; Clock Port               ; Rise  ; Fall  ; Clock Edge ; Clock Reference                   ;
+---------------+--------------------------+-------+-------+------------+-----------------------------------+
; data_in1[*]   ; control_fifo:inst2|EA[0] ; 2.672 ; 2.672 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in1[0]  ; control_fifo:inst2|EA[0] ; 2.166 ; 2.166 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in1[1]  ; control_fifo:inst2|EA[0] ; 2.130 ; 2.130 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in1[2]  ; control_fifo:inst2|EA[0] ; 2.184 ; 2.184 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in1[3]  ; control_fifo:inst2|EA[0] ; 2.139 ; 2.139 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in1[4]  ; control_fifo:inst2|EA[0] ; 2.085 ; 2.085 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in1[5]  ; control_fifo:inst2|EA[0] ; 1.869 ; 1.869 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in1[6]  ; control_fifo:inst2|EA[0] ; 1.859 ; 1.859 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in1[7]  ; control_fifo:inst2|EA[0] ; 2.244 ; 2.244 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in1[8]  ; control_fifo:inst2|EA[0] ; 2.672 ; 2.672 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in1[9]  ; control_fifo:inst2|EA[0] ; 2.325 ; 2.325 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in1[10] ; control_fifo:inst2|EA[0] ; 2.220 ; 2.220 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in1[11] ; control_fifo:inst2|EA[0] ; 2.317 ; 2.317 ; Fall       ; control_fifo:inst2|EA[0]          ;
; data_in2[*]   ; control_fifo:inst2|EA[0] ; 2.784 ; 2.784 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in2[0]  ; control_fifo:inst2|EA[0] ; 1.961 ; 1.961 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in2[1]  ; control_fifo:inst2|EA[0] ; 2.143 ; 2.143 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in2[2]  ; control_fifo:inst2|EA[0] ; 2.340 ; 2.340 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in2[3]  ; control_fifo:inst2|EA[0] ; 2.259 ; 2.259 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in2[4]  ; control_fifo:inst2|EA[0] ; 2.488 ; 2.488 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in2[5]  ; control_fifo:inst2|EA[0] ; 2.493 ; 2.493 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in2[6]  ; control_fifo:inst2|EA[0] ; 2.569 ; 2.569 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in2[7]  ; control_fifo:inst2|EA[0] ; 2.521 ; 2.521 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in2[8]  ; control_fifo:inst2|EA[0] ; 2.784 ; 2.784 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in2[9]  ; control_fifo:inst2|EA[0] ; 2.278 ; 2.278 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in2[10] ; control_fifo:inst2|EA[0] ; 2.210 ; 2.210 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in2[11] ; control_fifo:inst2|EA[0] ; 2.028 ; 2.028 ; Fall       ; control_fifo:inst2|EA[0]          ;
; NBusy1        ; ifclk                    ; 2.630 ; 2.630 ; Rise       ; ifclk                             ;
; NBusy2        ; ifclk                    ; 2.606 ; 2.606 ; Rise       ; ifclk                             ;
; NBusy3        ; ifclk                    ; 2.601 ; 2.601 ; Rise       ; ifclk                             ;
; NBusy4        ; ifclk                    ; 2.424 ; 2.424 ; Rise       ; ifclk                             ;
; ren           ; ifclk                    ; 4.510 ; 4.510 ; Rise       ; ifclk                             ;
; LLD           ; ifclk                    ; 4.115 ; 4.115 ; Rise       ; inst4|altpll_component|pll|clk[1] ;
+---------------+--------------------------+-------+-------+------------+-----------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                  ;
+---------------+--------------------------+--------+--------+------------+-----------------------------------+
; Data Port     ; Clock Port               ; Rise   ; Fall   ; Clock Edge ; Clock Reference                   ;
+---------------+--------------------------+--------+--------+------------+-----------------------------------+
; data_in1[*]   ; control_fifo:inst2|EA[0] ; -1.496 ; -1.496 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in1[0]  ; control_fifo:inst2|EA[0] ; -1.818 ; -1.818 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in1[1]  ; control_fifo:inst2|EA[0] ; -1.852 ; -1.852 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in1[2]  ; control_fifo:inst2|EA[0] ; -1.823 ; -1.823 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in1[3]  ; control_fifo:inst2|EA[0] ; -1.860 ; -1.860 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in1[4]  ; control_fifo:inst2|EA[0] ; -1.806 ; -1.806 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in1[5]  ; control_fifo:inst2|EA[0] ; -1.591 ; -1.591 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in1[6]  ; control_fifo:inst2|EA[0] ; -1.496 ; -1.496 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in1[7]  ; control_fifo:inst2|EA[0] ; -1.965 ; -1.965 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in1[8]  ; control_fifo:inst2|EA[0] ; -2.326 ; -2.326 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in1[9]  ; control_fifo:inst2|EA[0] ; -1.976 ; -1.976 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in1[10] ; control_fifo:inst2|EA[0] ; -1.942 ; -1.942 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in1[11] ; control_fifo:inst2|EA[0] ; -2.038 ; -2.038 ; Fall       ; control_fifo:inst2|EA[0]          ;
; data_in2[*]   ; control_fifo:inst2|EA[0] ; -1.613 ; -1.613 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in2[0]  ; control_fifo:inst2|EA[0] ; -1.613 ; -1.613 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in2[1]  ; control_fifo:inst2|EA[0] ; -1.865 ; -1.865 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in2[2]  ; control_fifo:inst2|EA[0] ; -1.979 ; -1.979 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in2[3]  ; control_fifo:inst2|EA[0] ; -1.980 ; -1.980 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in2[4]  ; control_fifo:inst2|EA[0] ; -2.209 ; -2.209 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in2[5]  ; control_fifo:inst2|EA[0] ; -2.215 ; -2.215 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in2[6]  ; control_fifo:inst2|EA[0] ; -2.206 ; -2.206 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in2[7]  ; control_fifo:inst2|EA[0] ; -2.242 ; -2.242 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in2[8]  ; control_fifo:inst2|EA[0] ; -2.438 ; -2.438 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in2[9]  ; control_fifo:inst2|EA[0] ; -1.929 ; -1.929 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in2[10] ; control_fifo:inst2|EA[0] ; -1.932 ; -1.932 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in2[11] ; control_fifo:inst2|EA[0] ; -1.749 ; -1.749 ; Fall       ; control_fifo:inst2|EA[0]          ;
; NBusy1        ; ifclk                    ; -2.429 ; -2.429 ; Rise       ; ifclk                             ;
; NBusy2        ; ifclk                    ; -2.405 ; -2.405 ; Rise       ; ifclk                             ;
; NBusy3        ; ifclk                    ; -2.400 ; -2.400 ; Rise       ; ifclk                             ;
; NBusy4        ; ifclk                    ; -2.223 ; -2.223 ; Rise       ; ifclk                             ;
; ren           ; ifclk                    ; -2.597 ; -2.597 ; Rise       ; ifclk                             ;
; LLD           ; ifclk                    ; -3.995 ; -3.995 ; Rise       ; inst4|altpll_component|pll|clk[1] ;
+---------------+--------------------------+--------+--------+------------+-----------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                    ;
+------------+----------------------------+-------+-------+------------+-----------------------------------+
; Data Port  ; Clock Port                 ; Rise  ; Fall  ; Clock Edge ; Clock Reference                   ;
+------------+----------------------------+-------+-------+------------+-----------------------------------+
; IO_G16     ; control_disparo:inst|EA[1] ; 6.641 ; 6.641 ; Rise       ; control_disparo:inst|EA[1]        ;
; NGate      ; control_disparo:inst|EA[1] ;       ; 3.104 ; Rise       ; control_disparo:inst|EA[1]        ;
; NRead1     ; control_disparo:inst|EA[1] ; 3.300 ;       ; Rise       ; control_disparo:inst|EA[1]        ;
; NconvStart ; control_disparo:inst|EA[1] ;       ; 2.664 ; Rise       ; control_disparo:inst|EA[1]        ;
; NGate      ; control_disparo:inst|EA[1] ; 3.104 ;       ; Fall       ; control_disparo:inst|EA[1]        ;
; NRead1     ; control_disparo:inst|EA[1] ;       ; 3.300 ; Fall       ; control_disparo:inst|EA[1]        ;
; NconvStart ; control_disparo:inst|EA[1] ; 2.664 ;       ; Fall       ; control_disparo:inst|EA[1]        ;
; IO_G16     ; control_fifo:inst2|EA[0]   ; 6.097 ; 6.097 ; Rise       ; control_fifo:inst2|EA[0]          ;
; NRead1     ; control_fifo:inst2|EA[0]   ; 2.735 ; 3.124 ; Rise       ; control_fifo:inst2|EA[0]          ;
; NRead2     ; control_fifo:inst2|EA[0]   ;       ; 2.894 ; Rise       ; control_fifo:inst2|EA[0]          ;
; IO_G16     ; control_fifo:inst2|EA[0]   ; 6.276 ; 6.276 ; Fall       ; control_fifo:inst2|EA[0]          ;
; NRead1     ; control_fifo:inst2|EA[0]   ; 3.124 ; 2.735 ; Fall       ; control_fifo:inst2|EA[0]          ;
; NRead2     ; control_fifo:inst2|EA[0]   ; 2.894 ;       ; Fall       ; control_fifo:inst2|EA[0]          ;
; NGate      ; ifclk                      ; 4.896 ; 4.896 ; Rise       ; ifclk                             ;
; fd[*]      ; ifclk                      ; 6.161 ; 6.161 ; Rise       ; ifclk                             ;
;  fd[0]     ; ifclk                      ; 5.495 ; 5.495 ; Rise       ; ifclk                             ;
;  fd[1]     ; ifclk                      ; 5.580 ; 5.580 ; Rise       ; ifclk                             ;
;  fd[2]     ; ifclk                      ; 5.629 ; 5.629 ; Rise       ; ifclk                             ;
;  fd[3]     ; ifclk                      ; 5.580 ; 5.580 ; Rise       ; ifclk                             ;
;  fd[4]     ; ifclk                      ; 5.588 ; 5.588 ; Rise       ; ifclk                             ;
;  fd[5]     ; ifclk                      ; 5.555 ; 5.555 ; Rise       ; ifclk                             ;
;  fd[6]     ; ifclk                      ; 5.177 ; 5.177 ; Rise       ; ifclk                             ;
;  fd[7]     ; ifclk                      ; 5.476 ; 5.476 ; Rise       ; ifclk                             ;
;  fd[8]     ; ifclk                      ; 5.459 ; 5.459 ; Rise       ; ifclk                             ;
;  fd[9]     ; ifclk                      ; 5.130 ; 5.130 ; Rise       ; ifclk                             ;
;  fd[10]    ; ifclk                      ; 6.161 ; 6.161 ; Rise       ; ifclk                             ;
;  fd[11]    ; ifclk                      ; 5.922 ; 5.922 ; Rise       ; ifclk                             ;
;  fd[12]    ; ifclk                      ; 5.207 ; 5.207 ; Rise       ; ifclk                             ;
;  fd[13]    ; ifclk                      ; 5.133 ; 5.133 ; Rise       ; ifclk                             ;
;  fd[14]    ; ifclk                      ; 5.348 ; 5.348 ; Rise       ; ifclk                             ;
;  fd[15]    ; ifclk                      ; 5.326 ; 5.326 ; Rise       ; ifclk                             ;
; NRead1     ; ifclk                      ; 3.163 ; 3.163 ; Rise       ; inst4|altpll_component|pll|clk[1] ;
; NRead2     ; ifclk                      ; 3.319 ; 3.319 ; Rise       ; inst4|altpll_component|pll|clk[1] ;
; IO_G16     ; wen                        ; 5.895 ; 5.895 ; Rise       ; wen                               ;
+------------+----------------------------+-------+-------+------------+-----------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                            ;
+------------+----------------------------+-------+-------+------------+-----------------------------------+
; Data Port  ; Clock Port                 ; Rise  ; Fall  ; Clock Edge ; Clock Reference                   ;
+------------+----------------------------+-------+-------+------------+-----------------------------------+
; IO_G16     ; control_disparo:inst|EA[1] ; 6.439 ; 6.439 ; Rise       ; control_disparo:inst|EA[1]        ;
; NGate      ; control_disparo:inst|EA[1] ;       ; 3.104 ; Rise       ; control_disparo:inst|EA[1]        ;
; NRead1     ; control_disparo:inst|EA[1] ; 3.300 ;       ; Rise       ; control_disparo:inst|EA[1]        ;
; NconvStart ; control_disparo:inst|EA[1] ;       ; 2.664 ; Rise       ; control_disparo:inst|EA[1]        ;
; NGate      ; control_disparo:inst|EA[1] ; 3.104 ;       ; Fall       ; control_disparo:inst|EA[1]        ;
; NRead1     ; control_disparo:inst|EA[1] ;       ; 3.300 ; Fall       ; control_disparo:inst|EA[1]        ;
; NconvStart ; control_disparo:inst|EA[1] ; 2.664 ;       ; Fall       ; control_disparo:inst|EA[1]        ;
; IO_G16     ; control_fifo:inst2|EA[0]   ; 5.895 ; 5.895 ; Rise       ; control_fifo:inst2|EA[0]          ;
; NRead1     ; control_fifo:inst2|EA[0]   ; 2.735 ; 3.124 ; Rise       ; control_fifo:inst2|EA[0]          ;
; NRead2     ; control_fifo:inst2|EA[0]   ;       ; 2.894 ; Rise       ; control_fifo:inst2|EA[0]          ;
; IO_G16     ; control_fifo:inst2|EA[0]   ; 6.074 ; 6.074 ; Fall       ; control_fifo:inst2|EA[0]          ;
; NRead1     ; control_fifo:inst2|EA[0]   ; 3.124 ; 2.735 ; Fall       ; control_fifo:inst2|EA[0]          ;
; NRead2     ; control_fifo:inst2|EA[0]   ; 2.894 ;       ; Fall       ; control_fifo:inst2|EA[0]          ;
; NGate      ; ifclk                      ; 4.896 ; 4.896 ; Rise       ; ifclk                             ;
; fd[*]      ; ifclk                      ; 4.408 ; 4.408 ; Rise       ; ifclk                             ;
;  fd[0]     ; ifclk                      ; 4.624 ; 4.624 ; Rise       ; ifclk                             ;
;  fd[1]     ; ifclk                      ; 4.915 ; 4.915 ; Rise       ; ifclk                             ;
;  fd[2]     ; ifclk                      ; 4.724 ; 4.724 ; Rise       ; ifclk                             ;
;  fd[3]     ; ifclk                      ; 4.819 ; 4.819 ; Rise       ; ifclk                             ;
;  fd[4]     ; ifclk                      ; 4.614 ; 4.614 ; Rise       ; ifclk                             ;
;  fd[5]     ; ifclk                      ; 4.726 ; 4.726 ; Rise       ; ifclk                             ;
;  fd[6]     ; ifclk                      ; 4.408 ; 4.408 ; Rise       ; ifclk                             ;
;  fd[7]     ; ifclk                      ; 4.481 ; 4.481 ; Rise       ; ifclk                             ;
;  fd[8]     ; ifclk                      ; 4.706 ; 4.706 ; Rise       ; ifclk                             ;
;  fd[9]     ; ifclk                      ; 4.631 ; 4.631 ; Rise       ; ifclk                             ;
;  fd[10]    ; ifclk                      ; 5.180 ; 5.180 ; Rise       ; ifclk                             ;
;  fd[11]    ; ifclk                      ; 4.743 ; 4.743 ; Rise       ; ifclk                             ;
;  fd[12]    ; ifclk                      ; 4.769 ; 4.769 ; Rise       ; ifclk                             ;
;  fd[13]    ; ifclk                      ; 4.640 ; 4.640 ; Rise       ; ifclk                             ;
;  fd[14]    ; ifclk                      ; 4.716 ; 4.716 ; Rise       ; ifclk                             ;
;  fd[15]    ; ifclk                      ; 4.720 ; 4.720 ; Rise       ; ifclk                             ;
; NRead1     ; ifclk                      ; 2.716 ; 2.716 ; Rise       ; inst4|altpll_component|pll|clk[1] ;
; NRead2     ; ifclk                      ; 2.703 ; 2.703 ; Rise       ; inst4|altpll_component|pll|clk[1] ;
; IO_G16     ; wen                        ; 5.693 ; 5.693 ; Rise       ; wen                               ;
+------------+----------------------------+-------+-------+------------+-----------------------------------+


+------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                  ;
+------------------------------------+-----------+----------+----------+---------+---------------------+
; Clock                              ; Setup     ; Hold     ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------------------------+-----------+----------+----------+---------+---------------------+
; Worst-case Slack                   ; -8.030    ; -3.441   ; 8.814    ; 10.999  ; -2.064              ;
;  control_disparo:inst|EA[1]        ; -4.498    ; -3.441   ; N/A      ; N/A     ; -2.064              ;
;  control_fifo:inst2|EA[0]          ; -5.948    ; -2.491   ; N/A      ; N/A     ; -2.064              ;
;  ifclk                             ; -8.030    ; -2.664   ; 8.814    ; 10.999  ; 7.852               ;
;  inst4|altpll_component|pll|clk[1] ; -3.022    ; 0.215    ; N/A      ; N/A     ; 8.888               ;
;  wen                               ; -6.942    ; -0.997   ; N/A      ; N/A     ; -2.064              ;
; Design-wide TNS                    ; -7694.819 ; -286.416 ; 0.0      ; 0.0     ; -8191.181           ;
;  control_disparo:inst|EA[1]        ; -1855.235 ; -205.407 ; N/A      ; N/A     ; -2047.428           ;
;  control_fifo:inst2|EA[0]          ; -2631.563 ; -60.258  ; N/A      ; N/A     ; -4094.856           ;
;  ifclk                             ; -15.440   ; -18.759  ; 0.000    ; 0.000   ; 0.000               ;
;  inst4|altpll_component|pll|clk[1] ; -34.501   ; 0.000    ; N/A      ; N/A     ; 0.000               ;
;  wen                               ; -3158.080 ; -1.992   ; N/A      ; N/A     ; -2048.897           ;
+------------------------------------+-----------+----------+----------+---------+---------------------+


+-------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                 ;
+---------------+--------------------------+--------+--------+------------+-----------------------------------+
; Data Port     ; Clock Port               ; Rise   ; Fall   ; Clock Edge ; Clock Reference                   ;
+---------------+--------------------------+--------+--------+------------+-----------------------------------+
; data_in1[*]   ; control_fifo:inst2|EA[0] ; 6.067  ; 6.067  ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in1[0]  ; control_fifo:inst2|EA[0] ; 4.750  ; 4.750  ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in1[1]  ; control_fifo:inst2|EA[0] ; 4.599  ; 4.599  ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in1[2]  ; control_fifo:inst2|EA[0] ; 4.786  ; 4.786  ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in1[3]  ; control_fifo:inst2|EA[0] ; 4.598  ; 4.598  ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in1[4]  ; control_fifo:inst2|EA[0] ; 4.515  ; 4.515  ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in1[5]  ; control_fifo:inst2|EA[0] ; 4.040  ; 4.040  ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in1[6]  ; control_fifo:inst2|EA[0] ; 3.982  ; 3.982  ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in1[7]  ; control_fifo:inst2|EA[0] ; 4.939  ; 4.939  ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in1[8]  ; control_fifo:inst2|EA[0] ; 6.067  ; 6.067  ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in1[9]  ; control_fifo:inst2|EA[0] ; 5.006  ; 5.006  ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in1[10] ; control_fifo:inst2|EA[0] ; 4.730  ; 4.730  ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in1[11] ; control_fifo:inst2|EA[0] ; 4.904  ; 4.904  ; Fall       ; control_fifo:inst2|EA[0]          ;
; data_in2[*]   ; control_fifo:inst2|EA[0] ; 6.212  ; 6.212  ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in2[0]  ; control_fifo:inst2|EA[0] ; 4.315  ; 4.315  ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in2[1]  ; control_fifo:inst2|EA[0] ; 4.650  ; 4.650  ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in2[2]  ; control_fifo:inst2|EA[0] ; 5.215  ; 5.215  ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in2[3]  ; control_fifo:inst2|EA[0] ; 4.962  ; 4.962  ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in2[4]  ; control_fifo:inst2|EA[0] ; 5.477  ; 5.477  ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in2[5]  ; control_fifo:inst2|EA[0] ; 5.496  ; 5.496  ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in2[6]  ; control_fifo:inst2|EA[0] ; 5.665  ; 5.665  ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in2[7]  ; control_fifo:inst2|EA[0] ; 5.525  ; 5.525  ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in2[8]  ; control_fifo:inst2|EA[0] ; 6.212  ; 6.212  ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in2[9]  ; control_fifo:inst2|EA[0] ; 4.916  ; 4.916  ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in2[10] ; control_fifo:inst2|EA[0] ; 4.665  ; 4.665  ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in2[11] ; control_fifo:inst2|EA[0] ; 4.225  ; 4.225  ; Fall       ; control_fifo:inst2|EA[0]          ;
; NBusy1        ; ifclk                    ; 5.867  ; 5.867  ; Rise       ; ifclk                             ;
; NBusy2        ; ifclk                    ; 5.943  ; 5.943  ; Rise       ; ifclk                             ;
; NBusy3        ; ifclk                    ; 5.939  ; 5.939  ; Rise       ; ifclk                             ;
; NBusy4        ; ifclk                    ; 5.447  ; 5.447  ; Rise       ; ifclk                             ;
; ren           ; ifclk                    ; 10.133 ; 10.133 ; Rise       ; ifclk                             ;
; LLD           ; ifclk                    ; 7.211  ; 7.211  ; Rise       ; inst4|altpll_component|pll|clk[1] ;
+---------------+--------------------------+--------+--------+------------+-----------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                  ;
+---------------+--------------------------+--------+--------+------------+-----------------------------------+
; Data Port     ; Clock Port               ; Rise   ; Fall   ; Clock Edge ; Clock Reference                   ;
+---------------+--------------------------+--------+--------+------------+-----------------------------------+
; data_in1[*]   ; control_fifo:inst2|EA[0] ; -1.496 ; -1.496 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in1[0]  ; control_fifo:inst2|EA[0] ; -1.818 ; -1.818 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in1[1]  ; control_fifo:inst2|EA[0] ; -1.852 ; -1.852 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in1[2]  ; control_fifo:inst2|EA[0] ; -1.823 ; -1.823 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in1[3]  ; control_fifo:inst2|EA[0] ; -1.860 ; -1.860 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in1[4]  ; control_fifo:inst2|EA[0] ; -1.806 ; -1.806 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in1[5]  ; control_fifo:inst2|EA[0] ; -1.591 ; -1.591 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in1[6]  ; control_fifo:inst2|EA[0] ; -1.496 ; -1.496 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in1[7]  ; control_fifo:inst2|EA[0] ; -1.965 ; -1.965 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in1[8]  ; control_fifo:inst2|EA[0] ; -2.326 ; -2.326 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in1[9]  ; control_fifo:inst2|EA[0] ; -1.976 ; -1.976 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in1[10] ; control_fifo:inst2|EA[0] ; -1.942 ; -1.942 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in1[11] ; control_fifo:inst2|EA[0] ; -2.038 ; -2.038 ; Fall       ; control_fifo:inst2|EA[0]          ;
; data_in2[*]   ; control_fifo:inst2|EA[0] ; -1.613 ; -1.613 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in2[0]  ; control_fifo:inst2|EA[0] ; -1.613 ; -1.613 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in2[1]  ; control_fifo:inst2|EA[0] ; -1.865 ; -1.865 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in2[2]  ; control_fifo:inst2|EA[0] ; -1.979 ; -1.979 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in2[3]  ; control_fifo:inst2|EA[0] ; -1.980 ; -1.980 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in2[4]  ; control_fifo:inst2|EA[0] ; -2.209 ; -2.209 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in2[5]  ; control_fifo:inst2|EA[0] ; -2.215 ; -2.215 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in2[6]  ; control_fifo:inst2|EA[0] ; -2.206 ; -2.206 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in2[7]  ; control_fifo:inst2|EA[0] ; -2.242 ; -2.242 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in2[8]  ; control_fifo:inst2|EA[0] ; -2.438 ; -2.438 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in2[9]  ; control_fifo:inst2|EA[0] ; -1.929 ; -1.929 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in2[10] ; control_fifo:inst2|EA[0] ; -1.932 ; -1.932 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in2[11] ; control_fifo:inst2|EA[0] ; -1.749 ; -1.749 ; Fall       ; control_fifo:inst2|EA[0]          ;
; NBusy1        ; ifclk                    ; -2.429 ; -2.429 ; Rise       ; ifclk                             ;
; NBusy2        ; ifclk                    ; -2.405 ; -2.405 ; Rise       ; ifclk                             ;
; NBusy3        ; ifclk                    ; -2.400 ; -2.400 ; Rise       ; ifclk                             ;
; NBusy4        ; ifclk                    ; -2.223 ; -2.223 ; Rise       ; ifclk                             ;
; ren           ; ifclk                    ; -2.597 ; -2.597 ; Rise       ; ifclk                             ;
; LLD           ; ifclk                    ; -3.995 ; -3.995 ; Rise       ; inst4|altpll_component|pll|clk[1] ;
+---------------+--------------------------+--------+--------+------------+-----------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                      ;
+------------+----------------------------+--------+--------+------------+-----------------------------------+
; Data Port  ; Clock Port                 ; Rise   ; Fall   ; Clock Edge ; Clock Reference                   ;
+------------+----------------------------+--------+--------+------------+-----------------------------------+
; IO_G16     ; control_disparo:inst|EA[1] ; 14.818 ; 14.818 ; Rise       ; control_disparo:inst|EA[1]        ;
; NGate      ; control_disparo:inst|EA[1] ;        ; 7.248  ; Rise       ; control_disparo:inst|EA[1]        ;
; NRead1     ; control_disparo:inst|EA[1] ; 7.893  ;        ; Rise       ; control_disparo:inst|EA[1]        ;
; NconvStart ; control_disparo:inst|EA[1] ;        ; 6.063  ; Rise       ; control_disparo:inst|EA[1]        ;
; NGate      ; control_disparo:inst|EA[1] ; 7.248  ;        ; Fall       ; control_disparo:inst|EA[1]        ;
; NRead1     ; control_disparo:inst|EA[1] ;        ; 7.893  ; Fall       ; control_disparo:inst|EA[1]        ;
; NconvStart ; control_disparo:inst|EA[1] ; 6.063  ;        ; Fall       ; control_disparo:inst|EA[1]        ;
; IO_G16     ; control_fifo:inst2|EA[0]   ; 13.450 ; 13.450 ; Rise       ; control_fifo:inst2|EA[0]          ;
; NRead1     ; control_fifo:inst2|EA[0]   ; 6.311  ; 7.418  ; Rise       ; control_fifo:inst2|EA[0]          ;
; NRead2     ; control_fifo:inst2|EA[0]   ;        ; 6.674  ; Rise       ; control_fifo:inst2|EA[0]          ;
; IO_G16     ; control_fifo:inst2|EA[0]   ; 13.868 ; 13.868 ; Fall       ; control_fifo:inst2|EA[0]          ;
; NRead1     ; control_fifo:inst2|EA[0]   ; 7.418  ; 6.311  ; Fall       ; control_fifo:inst2|EA[0]          ;
; NRead2     ; control_fifo:inst2|EA[0]   ; 6.674  ;        ; Fall       ; control_fifo:inst2|EA[0]          ;
; NGate      ; ifclk                      ; 10.000 ; 10.000 ; Rise       ; ifclk                             ;
; fd[*]      ; ifclk                      ; 12.899 ; 12.899 ; Rise       ; ifclk                             ;
;  fd[0]     ; ifclk                      ; 11.302 ; 11.302 ; Rise       ; ifclk                             ;
;  fd[1]     ; ifclk                      ; 11.485 ; 11.485 ; Rise       ; ifclk                             ;
;  fd[2]     ; ifclk                      ; 11.713 ; 11.713 ; Rise       ; ifclk                             ;
;  fd[3]     ; ifclk                      ; 11.644 ; 11.644 ; Rise       ; ifclk                             ;
;  fd[4]     ; ifclk                      ; 11.528 ; 11.528 ; Rise       ; ifclk                             ;
;  fd[5]     ; ifclk                      ; 11.336 ; 11.336 ; Rise       ; ifclk                             ;
;  fd[6]     ; ifclk                      ; 10.433 ; 10.433 ; Rise       ; ifclk                             ;
;  fd[7]     ; ifclk                      ; 11.291 ; 11.291 ; Rise       ; ifclk                             ;
;  fd[8]     ; ifclk                      ; 11.235 ; 11.235 ; Rise       ; ifclk                             ;
;  fd[9]     ; ifclk                      ; 10.270 ; 10.270 ; Rise       ; ifclk                             ;
;  fd[10]    ; ifclk                      ; 12.899 ; 12.899 ; Rise       ; ifclk                             ;
;  fd[11]    ; ifclk                      ; 12.336 ; 12.336 ; Rise       ; ifclk                             ;
;  fd[12]    ; ifclk                      ; 10.595 ; 10.595 ; Rise       ; ifclk                             ;
;  fd[13]    ; ifclk                      ; 10.285 ; 10.285 ; Rise       ; ifclk                             ;
;  fd[14]    ; ifclk                      ; 10.950 ; 10.950 ; Rise       ; ifclk                             ;
;  fd[15]    ; ifclk                      ; 10.875 ; 10.875 ; Rise       ; ifclk                             ;
; NRead1     ; ifclk                      ; 8.310  ; 8.310  ; Rise       ; inst4|altpll_component|pll|clk[1] ;
; NRead2     ; ifclk                      ; 8.660  ; 8.660  ; Rise       ; inst4|altpll_component|pll|clk[1] ;
; IO_G16     ; wen                        ; 12.374 ; 12.374 ; Rise       ; wen                               ;
+------------+----------------------------+--------+--------+------------+-----------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                            ;
+------------+----------------------------+-------+-------+------------+-----------------------------------+
; Data Port  ; Clock Port                 ; Rise  ; Fall  ; Clock Edge ; Clock Reference                   ;
+------------+----------------------------+-------+-------+------------+-----------------------------------+
; IO_G16     ; control_disparo:inst|EA[1] ; 6.439 ; 6.439 ; Rise       ; control_disparo:inst|EA[1]        ;
; NGate      ; control_disparo:inst|EA[1] ;       ; 3.104 ; Rise       ; control_disparo:inst|EA[1]        ;
; NRead1     ; control_disparo:inst|EA[1] ; 3.300 ;       ; Rise       ; control_disparo:inst|EA[1]        ;
; NconvStart ; control_disparo:inst|EA[1] ;       ; 2.664 ; Rise       ; control_disparo:inst|EA[1]        ;
; NGate      ; control_disparo:inst|EA[1] ; 3.104 ;       ; Fall       ; control_disparo:inst|EA[1]        ;
; NRead1     ; control_disparo:inst|EA[1] ;       ; 3.300 ; Fall       ; control_disparo:inst|EA[1]        ;
; NconvStart ; control_disparo:inst|EA[1] ; 2.664 ;       ; Fall       ; control_disparo:inst|EA[1]        ;
; IO_G16     ; control_fifo:inst2|EA[0]   ; 5.895 ; 5.895 ; Rise       ; control_fifo:inst2|EA[0]          ;
; NRead1     ; control_fifo:inst2|EA[0]   ; 2.735 ; 3.124 ; Rise       ; control_fifo:inst2|EA[0]          ;
; NRead2     ; control_fifo:inst2|EA[0]   ;       ; 2.894 ; Rise       ; control_fifo:inst2|EA[0]          ;
; IO_G16     ; control_fifo:inst2|EA[0]   ; 6.074 ; 6.074 ; Fall       ; control_fifo:inst2|EA[0]          ;
; NRead1     ; control_fifo:inst2|EA[0]   ; 3.124 ; 2.735 ; Fall       ; control_fifo:inst2|EA[0]          ;
; NRead2     ; control_fifo:inst2|EA[0]   ; 2.894 ;       ; Fall       ; control_fifo:inst2|EA[0]          ;
; NGate      ; ifclk                      ; 4.896 ; 4.896 ; Rise       ; ifclk                             ;
; fd[*]      ; ifclk                      ; 4.408 ; 4.408 ; Rise       ; ifclk                             ;
;  fd[0]     ; ifclk                      ; 4.624 ; 4.624 ; Rise       ; ifclk                             ;
;  fd[1]     ; ifclk                      ; 4.915 ; 4.915 ; Rise       ; ifclk                             ;
;  fd[2]     ; ifclk                      ; 4.724 ; 4.724 ; Rise       ; ifclk                             ;
;  fd[3]     ; ifclk                      ; 4.819 ; 4.819 ; Rise       ; ifclk                             ;
;  fd[4]     ; ifclk                      ; 4.614 ; 4.614 ; Rise       ; ifclk                             ;
;  fd[5]     ; ifclk                      ; 4.726 ; 4.726 ; Rise       ; ifclk                             ;
;  fd[6]     ; ifclk                      ; 4.408 ; 4.408 ; Rise       ; ifclk                             ;
;  fd[7]     ; ifclk                      ; 4.481 ; 4.481 ; Rise       ; ifclk                             ;
;  fd[8]     ; ifclk                      ; 4.706 ; 4.706 ; Rise       ; ifclk                             ;
;  fd[9]     ; ifclk                      ; 4.631 ; 4.631 ; Rise       ; ifclk                             ;
;  fd[10]    ; ifclk                      ; 5.180 ; 5.180 ; Rise       ; ifclk                             ;
;  fd[11]    ; ifclk                      ; 4.743 ; 4.743 ; Rise       ; ifclk                             ;
;  fd[12]    ; ifclk                      ; 4.769 ; 4.769 ; Rise       ; ifclk                             ;
;  fd[13]    ; ifclk                      ; 4.640 ; 4.640 ; Rise       ; ifclk                             ;
;  fd[14]    ; ifclk                      ; 4.716 ; 4.716 ; Rise       ; ifclk                             ;
;  fd[15]    ; ifclk                      ; 4.720 ; 4.720 ; Rise       ; ifclk                             ;
; NRead1     ; ifclk                      ; 2.716 ; 2.716 ; Rise       ; inst4|altpll_component|pll|clk[1] ;
; NRead2     ; ifclk                      ; 2.703 ; 2.703 ; Rise       ; inst4|altpll_component|pll|clk[1] ;
; IO_G16     ; wen                        ; 5.693 ; 5.693 ; Rise       ; wen                               ;
+------------+----------------------------+-------+-------+------------+-----------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                   ;
+-----------------------------------+-----------------------------------+----------+----------+----------+----------+
; From Clock                        ; To Clock                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------+-----------------------------------+----------+----------+----------+----------+
; control_disparo:inst|EA[1]        ; control_disparo:inst|EA[1]        ; 5910     ; 1        ; 0        ; 0        ;
; control_fifo:inst2|EA[0]          ; control_disparo:inst|EA[1]        ; 5910     ; 5942     ; 0        ; 0        ;
; ifclk                             ; control_disparo:inst|EA[1]        ; 28       ; 0        ; 0        ; 0        ;
; inst4|altpll_component|pll|clk[1] ; control_disparo:inst|EA[1]        ; 18       ; 0        ; 0        ; 0        ;
; wen                               ; control_disparo:inst|EA[1]        ; 5909     ; 0        ; 0        ; 0        ;
; control_disparo:inst|EA[1]        ; control_fifo:inst2|EA[0]          ; 11818    ; 0        ; 11819    ; 1        ;
; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0]          ; 11818    ; 11882    ; 11835    ; 11899    ;
; ifclk                             ; control_fifo:inst2|EA[0]          ; 56       ; 0        ; 56       ; 0        ;
; inst4|altpll_component|pll|clk[1] ; control_fifo:inst2|EA[0]          ; 0        ; 0        ; 22       ; 0        ;
; wen                               ; control_fifo:inst2|EA[0]          ; 11818    ; 0        ; 11818    ; 0        ;
; control_disparo:inst|EA[1]        ; ifclk                             ; 40       ; 12       ; 0        ; 0        ;
; control_fifo:inst2|EA[0]          ; ifclk                             ; 28       ; 28       ; 0        ; 0        ;
; ifclk                             ; ifclk                             ; 3065     ; 0        ; 0        ; 0        ;
; inst4|altpll_component|pll|clk[1] ; ifclk                             ; 1        ; 0        ; 0        ; 0        ;
; wen                               ; ifclk                             ; 28       ; 0        ; 0        ; 0        ;
; control_disparo:inst|EA[1]        ; inst4|altpll_component|pll|clk[1] ; 12       ; 2        ; 0        ; 0        ;
; control_fifo:inst2|EA[0]          ; inst4|altpll_component|pll|clk[1] ; 6        ; 16       ; 0        ; 0        ;
; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 107      ; 0        ; 0        ; 0        ;
; control_disparo:inst|EA[1]        ; wen                               ; 5909     ; 0        ; 0        ; 0        ;
; control_fifo:inst2|EA[0]          ; wen                               ; 5909     ; 5941     ; 0        ; 0        ;
; ifclk                             ; wen                               ; 28       ; 0        ; 0        ; 0        ;
; wen                               ; wen                               ; 5909     ; 0        ; 0        ; 0        ;
+-----------------------------------+-----------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                    ;
+-----------------------------------+-----------------------------------+----------+----------+----------+----------+
; From Clock                        ; To Clock                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------+-----------------------------------+----------+----------+----------+----------+
; control_disparo:inst|EA[1]        ; control_disparo:inst|EA[1]        ; 5910     ; 1        ; 0        ; 0        ;
; control_fifo:inst2|EA[0]          ; control_disparo:inst|EA[1]        ; 5910     ; 5942     ; 0        ; 0        ;
; ifclk                             ; control_disparo:inst|EA[1]        ; 28       ; 0        ; 0        ; 0        ;
; inst4|altpll_component|pll|clk[1] ; control_disparo:inst|EA[1]        ; 18       ; 0        ; 0        ; 0        ;
; wen                               ; control_disparo:inst|EA[1]        ; 5909     ; 0        ; 0        ; 0        ;
; control_disparo:inst|EA[1]        ; control_fifo:inst2|EA[0]          ; 11818    ; 0        ; 11819    ; 1        ;
; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0]          ; 11818    ; 11882    ; 11835    ; 11899    ;
; ifclk                             ; control_fifo:inst2|EA[0]          ; 56       ; 0        ; 56       ; 0        ;
; inst4|altpll_component|pll|clk[1] ; control_fifo:inst2|EA[0]          ; 0        ; 0        ; 22       ; 0        ;
; wen                               ; control_fifo:inst2|EA[0]          ; 11818    ; 0        ; 11818    ; 0        ;
; control_disparo:inst|EA[1]        ; ifclk                             ; 40       ; 12       ; 0        ; 0        ;
; control_fifo:inst2|EA[0]          ; ifclk                             ; 28       ; 28       ; 0        ; 0        ;
; ifclk                             ; ifclk                             ; 3065     ; 0        ; 0        ; 0        ;
; inst4|altpll_component|pll|clk[1] ; ifclk                             ; 1        ; 0        ; 0        ; 0        ;
; wen                               ; ifclk                             ; 28       ; 0        ; 0        ; 0        ;
; control_disparo:inst|EA[1]        ; inst4|altpll_component|pll|clk[1] ; 12       ; 2        ; 0        ; 0        ;
; control_fifo:inst2|EA[0]          ; inst4|altpll_component|pll|clk[1] ; 6        ; 16       ; 0        ; 0        ;
; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 107      ; 0        ; 0        ; 0        ;
; control_disparo:inst|EA[1]        ; wen                               ; 5909     ; 0        ; 0        ; 0        ;
; control_fifo:inst2|EA[0]          ; wen                               ; 5909     ; 5941     ; 0        ; 0        ;
; ifclk                             ; wen                               ; 28       ; 0        ; 0        ; 0        ;
; wen                               ; wen                               ; 5909     ; 0        ; 0        ; 0        ;
+-----------------------------------+-----------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Recovery Transfers                                                ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; ifclk      ; ifclk    ; 0        ; 20       ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Removal Transfers                                                 ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; ifclk      ; ifclk    ; 0        ; 20       ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 30    ; 30   ;
; Unconstrained Input Port Paths  ; 482   ; 482  ;
; Unconstrained Output Ports      ; 21    ; 21   ;
; Unconstrained Output Port Paths ; 76    ; 76   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit TimeQuest Timing Analyzer
    Info: Version 11.1 Build 173 11/01/2011 SJ Web Edition
    Info: Processing started: Mon Apr 21 16:43:29 2014
Info: Command: quartus_sta daq_fpga_multicanal -c QUSBEVB_REVA_EP2C20_Template
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): Timing Analysis is analyzing one or more combinational loops as latches
    Warning (335094): Node "inst2|leyendo|combout" is a latch
    Warning (335094): Node "inst2|dataOut[15]|combout" is a latch
    Warning (335094): Node "inst2|dataOut[14]|combout" is a latch
    Warning (335094): Node "inst2|dataOut[13]|combout" is a latch
    Warning (335094): Node "inst2|dataOut[12]|combout" is a latch
    Warning (335094): Node "inst2|dataOut[11]|combout" is a latch
    Warning (335094): Node "inst2|dataOut[10]|combout" is a latch
    Warning (335094): Node "inst2|dataOut[9]|combout" is a latch
    Warning (335094): Node "inst2|dataOut[8]|combout" is a latch
    Warning (335094): Node "inst2|dataOut[7]|combout" is a latch
    Warning (335094): Node "inst2|dataOut[6]|combout" is a latch
    Warning (335094): Node "inst2|dataOut[5]|combout" is a latch
    Warning (335094): Node "inst2|dataOut[4]|combout" is a latch
    Warning (335094): Node "inst2|dataOut[3]|combout" is a latch
    Warning (335094): Node "inst2|dataOut[2]|combout" is a latch
    Warning (335094): Node "inst2|dataOut[1]|combout" is a latch
    Warning (335094): Node "inst2|dataOut[0]|combout" is a latch
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity dcfifo_hnj1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_e09:dffpipe23|dffe24a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_d09:dffpipe21|dffe22a* 
Warning (332174): Ignored filter at qsta_default_script.tcl(1028): *ws_dgrp|dffpipe_e09:dffpipe23|dffe24a* could not be matched with a clock or keeper or register or port or pin or cell or partition
Warning (332049): Ignored set_false_path at qsta_default_script.tcl(1028): Argument <to> is not an object ID
    Info (332050): read_sdc
Warning (332174): Ignored filter at qsta_default_script.tcl(1028): *rs_dgwp|dffpipe_d09:dffpipe21|dffe22a* could not be matched with a clock or keeper or register or port or pin or cell or partition
Warning (332049): Ignored set_false_path at qsta_default_script.tcl(1028): Argument <to> is not an object ID
    Info (332050): read_sdc
Critical Warning (332012): Synopsys Design Constraints File file not found: 'QUSBEVB_REVA_EP2C20_Template.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL Clocks
    Info (332110): create_clock -period 20.833 -waveform {0.000 10.416} -name ifclk ifclk
    Info (332110): create_generated_clock -source {inst4|altpll_component|pll|inclk[0]} -divide_by 24 -multiply_by 25 -duty_cycle 50.00 -name {inst4|altpll_component|pll|clk[1]} {inst4|altpll_component|pll|clk[1]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name wen wen
    Info (332105): create_clock -period 1.000 -name control_disparo:inst|EA[1] control_disparo:inst|EA[1]
    Info (332105): create_clock -period 1.000 -name control_fifo:inst2|EA[0] control_fifo:inst2|EA[0]
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -8.030
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -8.030       -15.440 ifclk 
    Info (332119):    -6.942     -3158.080 wen 
    Info (332119):    -5.948     -2631.563 control_fifo:inst2|EA[0] 
    Info (332119):    -4.498     -1855.235 control_disparo:inst|EA[1] 
    Info (332119):    -3.022       -34.501 inst4|altpll_component|pll|clk[1] 
Info (332146): Worst-case hold slack is -3.441
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.441      -205.407 control_disparo:inst|EA[1] 
    Info (332119):    -2.664       -18.759 ifclk 
    Info (332119):    -2.491       -60.258 control_fifo:inst2|EA[0] 
    Info (332119):    -0.997        -1.992 wen 
    Info (332119):     0.445         0.000 inst4|altpll_component|pll|clk[1] 
Info (332146): Worst-case recovery slack is 8.814
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     8.814         0.000 ifclk 
Info (332146): Worst-case removal slack is 11.595
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    11.595         0.000 ifclk 
Info (332146): Worst-case minimum pulse width slack is -2.064
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.064     -4094.856 control_fifo:inst2|EA[0] 
    Info (332119):    -2.064     -2048.897 wen 
    Info (332119):    -2.064     -2047.428 control_disparo:inst|EA[1] 
    Info (332119):     7.852         0.000 ifclk 
    Info (332119):     8.888         0.000 inst4|altpll_component|pll|clk[1] 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Info (306004): Started post-fitting delay annotation
Warning (306006): Found 22 output pins without output pin load capacitance assignment
    Info (306007): Pin "IO_G16" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "NconvStart" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "NGate" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "NRead1" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "NRead2" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "NRead3" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "fd[15]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "fd[14]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "fd[13]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "fd[12]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "fd[11]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "fd[10]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "fd[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "fd[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "fd[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "fd[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "fd[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "fd[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "fd[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "fd[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "fd[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "fd[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
Info (306005): Delay annotation completed successfully
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -2.937
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.937        -5.643 ifclk 
    Info (332119):    -2.338      -928.770 wen 
    Info (332119):    -2.322      -920.927 control_fifo:inst2|EA[0] 
    Info (332119):    -1.592      -534.016 control_disparo:inst|EA[1] 
    Info (332119):    -1.491       -17.448 inst4|altpll_component|pll|clk[1] 
Info (332146): Worst-case hold slack is -1.694
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.694       -14.389 ifclk 
    Info (332119):    -1.690       -28.244 control_fifo:inst2|EA[0] 
    Info (332119):    -1.193       -36.633 control_disparo:inst|EA[1] 
    Info (332119):    -0.447        -0.892 wen 
    Info (332119):     0.215         0.000 inst4|altpll_component|pll|clk[1] 
Info (332146): Worst-case recovery slack is 9.640
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     9.640         0.000 ifclk 
Info (332146): Worst-case removal slack is 10.999
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    10.999         0.000 ifclk 
Info (332146): Worst-case minimum pulse width slack is -1.880
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.880     -3717.600 control_fifo:inst2|EA[0] 
    Info (332119):    -1.880     -1860.022 wen 
    Info (332119):    -1.880     -1858.800 control_disparo:inst|EA[1] 
    Info (332119):     8.036         0.000 ifclk 
    Info (332119):     8.999         0.000 inst4|altpll_component|pll|clk[1] 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 27 warnings
    Info: Peak virtual memory: 275 megabytes
    Info: Processing ended: Mon Apr 21 16:43:32 2014
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:03


