<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<EDKSYSTEM EDWVERSION="1.2" TIMESTAMP="Sun May 19 15:49:01 2024" VIVADOVERSION="2023.2">

  <SYSTEMINFO ARCH="zynq" BOARD="tul.com.tw:pynq-z2:part0:1.0" DEVICE="7z020" NAME="assignment_3" PACKAGE="clg400" SPEEDGRADE="-1"/>

  <EXTERNALPORTS>
    <PORT DIR="I" NAME="CS" SIGIS="undef" SIGNAME="External_Ports_CS">
      <CONNECTIONS>
        <CONNECTION INSTANCE="synchronizer_2" PORT="D"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="MISO" SIGIS="undef" SIGNAME="SPI_sub_MISO">
      <CONNECTIONS>
        <CONNECTION INSTANCE="SPI_sub" PORT="MISO"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="MOSI" SIGIS="undef" SIGNAME="External_Ports_MOSI">
      <CONNECTIONS>
        <CONNECTION INSTANCE="synchronizer_3" PORT="D"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="SCLK" SIGIS="undef" SIGNAME="External_Ports_SCLK">
      <CONNECTIONS>
        <CONNECTION INSTANCE="synchronizer_0" PORT="D"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk">
      <CONNECTIONS>
        <CONNECTION INSTANCE="synchronizer_3" PORT="clk"/>
        <CONNECTION INSTANCE="synchronizer_0" PORT="clk"/>
        <CONNECTION INSTANCE="synchronizer_2" PORT="clk"/>
        <CONNECTION INSTANCE="synchronizer_1" PORT="clk"/>
        <CONNECTION INSTANCE="Rising_edge_detector_0" PORT="clk"/>
        <CONNECTION INSTANCE="Falling_edge_detector_0" PORT="clk"/>
        <CONNECTION INSTANCE="SPI_sub" PORT="clk"/>
        <CONNECTION INSTANCE="clock_div_0" PORT="clk"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="rst" SIGIS="undef" SIGNAME="External_Ports_rst">
      <CONNECTIONS>
        <CONNECTION INSTANCE="SPI_sub" PORT="rst"/>
        <CONNECTION INSTANCE="tx_mod_0" PORT="rst"/>
        <CONNECTION INSTANCE="rx_mod_0" PORT="rst"/>
        <CONNECTION INSTANCE="clock_div_0" PORT="rst"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="sin" SIGIS="undef" SIGNAME="External_Ports_sin">
      <CONNECTIONS>
        <CONNECTION INSTANCE="synchronizer_1" PORT="D"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="sout" SIGIS="undef" SIGNAME="tx_mod_0_sout">
      <CONNECTIONS>
        <CONNECTION INSTANCE="tx_mod_0" PORT="sout"/>
      </CONNECTIONS>
    </PORT>
  </EXTERNALPORTS>

  <EXTERNALINTERFACES/>

  <MODULES>
    <MODULE COREREVISION="1" FULLNAME="/AND_gate_0" HWVERSION="1.0" INSTANCE="AND_gate_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="AND_gate" VLNV="xilinx.com:module_ref:AND_gate:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="assignment_3_AND_gate_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="A" SIGIS="undef" SIGNAME="latch_1_0_Q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="latch_1_0" PORT="Q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="B" SIGIS="undef" SIGNAME="tx_mod_0_xmitmt">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tx_mod_0" PORT="xmitmt"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="C" SIGIS="undef" SIGNAME="AND_gate_0_C">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tx_mod_0" PORT="shift_load"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/Falling_edge_detector_0" HWVERSION="1.0" INSTANCE="Falling_edge_detector_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="Falling_edge_detector" VLNV="xilinx.com:module_ref:Falling_edge_detector:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="assignment_3_Falling_edge_detector_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="D" SIGIS="undef" SIGNAME="synchronizer_0_Q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="synchronizer_0" PORT="Q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="Q" SIGIS="undef" SIGNAME="Falling_edge_detector_0_Q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SPI_sub" PORT="SCLK_falling"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/Rising_edge_detector_0" HWVERSION="1.0" INSTANCE="Rising_edge_detector_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="Rising_edge_detector" VLNV="xilinx.com:module_ref:Rising_edge_detector:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="assignment_3_Rising_edge_detector_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="D" SIGIS="undef" SIGNAME="synchronizer_0_Q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="synchronizer_0" PORT="Q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="Q" SIGIS="undef" SIGNAME="Rising_edge_detector_0_Q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SPI_sub" PORT="SCLK_rising"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/SPI_sub" HWVERSION="1.0" INSTANCE="SPI_sub" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="fsm_template" VLNV="xilinx.com:module_ref:fsm_template:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="n_bits" VALUE="8"/>
        <PARAMETER NAME="Component_Name" VALUE="assignment_3_SPI_sub_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="CS" SIGIS="undef" SIGNAME="synchronizer_2_Q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="synchronizer_2" PORT="Q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="MISO" SIGIS="undef" SIGNAME="SPI_sub_MISO">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="MISO"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="MOSI" SIGIS="undef" SIGNAME="synchronizer_3_Q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="synchronizer_3" PORT="Q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="SCLK_falling" SIGIS="undef" SIGNAME="Falling_edge_detector_0_Q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Falling_edge_detector_0" PORT="Q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="SCLK_rising" SIGIS="undef" SIGNAME="Rising_edge_detector_0_Q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Rising_edge_detector_0" PORT="Q"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="data_in" RIGHT="0" SIGIS="undef" SIGNAME="rx_mod_0_data_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rx_mod_0" PORT="data_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="data_out" RIGHT="0" SIGIS="undef" SIGNAME="SPI_sub_data_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tx_mod_0" PORT="data_in"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rst" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="transmission_done" SIGIS="undef" SIGNAME="SPI_sub_transmission_done">
          <CONNECTIONS>
            <CONNECTION INSTANCE="latch_1_0" PORT="D"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/clock_div_0" HWVERSION="1.0" INSTANCE="clock_div_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="clock_div" VLNV="xilinx.com:module_ref:clock_div:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="half_val" VALUE="407"/>
        <PARAMETER NAME="n_bits" VALUE="10"/>
        <PARAMETER NAME="Component_Name" VALUE="assignment_3_clock_div_0_1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="clk_div" SIGIS="undef" SIGNAME="clock_div_0_clk_div">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rx_mod_0" PORT="clk"/>
            <CONNECTION INSTANCE="tx_mod_0" PORT="clkfast"/>
            <CONNECTION INSTANCE="latch_1_0" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rst" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rst"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/latch_1_0" HWVERSION="1.0" INSTANCE="latch_1_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="latch_1" VLNV="xilinx.com:module_ref:latch_1:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="assignment_3_latch_1_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="D" SIGIS="undef" SIGNAME="SPI_sub_transmission_done">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SPI_sub" PORT="transmission_done"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="Q" SIGIS="undef" SIGNAME="latch_1_0_Q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AND_gate_0" PORT="A"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="clock_div_0_clk_div">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clock_div_0" PORT="clk_div"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/rx_mod_0" HWVERSION="1.0" INSTANCE="rx_mod_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="rx_mod" VLNV="xilinx.com:module_ref:rx_mod:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="assignment_3_rx_mod_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="clock_div_0_clk_div">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clock_div_0" PORT="clk_div"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="data_out" RIGHT="0" SIGIS="undef" SIGNAME="rx_mod_0_data_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SPI_sub" PORT="data_in"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="intr" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT"/>
        <PORT DIR="I" NAME="rst" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="sin" SIGIS="undef" SIGNAME="synchronizer_1_Q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="synchronizer_1" PORT="Q"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/synchronizer_0" HWVERSION="1.0" INSTANCE="synchronizer_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="synchronizer" VLNV="xilinx.com:module_ref:synchronizer:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="n_flipflops" VALUE="2"/>
        <PARAMETER NAME="Component_Name" VALUE="assignment_3_synchronizer_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="D" SIGIS="undef" SIGNAME="External_Ports_SCLK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="SCLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="Q" SIGIS="undef" SIGNAME="synchronizer_0_Q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Rising_edge_detector_0" PORT="D"/>
            <CONNECTION INSTANCE="Falling_edge_detector_0" PORT="D"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/synchronizer_1" HWVERSION="1.0" INSTANCE="synchronizer_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="synchronizer" VLNV="xilinx.com:module_ref:synchronizer:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="n_flipflops" VALUE="2"/>
        <PARAMETER NAME="Component_Name" VALUE="assignment_3_synchronizer_0_1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="D" SIGIS="undef" SIGNAME="External_Ports_sin">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="sin"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="Q" SIGIS="undef" SIGNAME="synchronizer_1_Q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rx_mod_0" PORT="sin"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/synchronizer_2" HWVERSION="1.0" INSTANCE="synchronizer_2" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="synchronizer" VLNV="xilinx.com:module_ref:synchronizer:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="n_flipflops" VALUE="2"/>
        <PARAMETER NAME="Component_Name" VALUE="assignment_3_synchronizer_0_2"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="D" SIGIS="undef" SIGNAME="External_Ports_CS">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="CS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="Q" SIGIS="undef" SIGNAME="synchronizer_2_Q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SPI_sub" PORT="CS"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/synchronizer_3" HWVERSION="1.0" INSTANCE="synchronizer_3" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="synchronizer" VLNV="xilinx.com:module_ref:synchronizer:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="n_flipflops" VALUE="2"/>
        <PARAMETER NAME="Component_Name" VALUE="assignment_3_synchronizer_0_3"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="D" SIGIS="undef" SIGNAME="External_Ports_MOSI">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="MOSI"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="Q" SIGIS="undef" SIGNAME="synchronizer_3_Q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SPI_sub" PORT="MOSI"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/tx_mod_0" HWVERSION="1.0" INSTANCE="tx_mod_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="tx_mod" VLNV="xilinx.com:module_ref:tx_mod:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="assignment_3_tx_mod_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="clkfast" SIGIS="undef" SIGNAME="clock_div_0_clk_div">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clock_div_0" PORT="clk_div"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="data_in" RIGHT="0" SIGIS="undef" SIGNAME="SPI_sub_data_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SPI_sub" PORT="data_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rst" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="shift_load" SIGIS="undef" SIGNAME="AND_gate_0_C">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AND_gate_0" PORT="C"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="sout" SIGIS="undef" SIGNAME="tx_mod_0_sout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="sout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="xmitmt" SIGIS="undef" SIGNAME="tx_mod_0_xmitmt">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AND_gate_0" PORT="B"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
  </MODULES>

</EDKSYSTEM>
