{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1550609490301 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1550609490302 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 19 17:51:30 2019 " "Processing started: Tue Feb 19 17:51:30 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1550609490302 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1550609490302 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FIFO -c FIFO " "Command: quartus_map --read_settings_files=on --write_settings_files=off FIFO -c FIFO" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1550609490303 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1550609490527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.vhd 4 2 " "Found 4 design units, including 2 entities, in source file counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FFJK-ckt " "Found design unit 1: FFJK-ckt" {  } { { "counter.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/FIFO/counter.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1550609490961 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 counter-ckt " "Found design unit 2: counter-ckt" {  } { { "counter.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/FIFO/counter.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1550609490961 ""} { "Info" "ISGN_ENTITY_NAME" "1 FFJK " "Found entity 1: FFJK" {  } { { "counter.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/FIFO/counter.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1550609490961 ""} { "Info" "ISGN_ENTITY_NAME" "2 counter " "Found entity 2: counter" {  } { { "counter.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/FIFO/counter.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1550609490961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1550609490961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comapare.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comapare.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comapare-SYN " "Found design unit 1: comapare-SYN" {  } { { "comapare.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/FIFO/comapare.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1550609490963 ""} { "Info" "ISGN_ENTITY_NAME" "1 comapare " "Found entity 1: comapare" {  } { { "comapare.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/FIFO/comapare.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1550609490963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1550609490963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_bank.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register_bank.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_bank-ckt " "Found design unit 1: register_bank-ckt" {  } { { "register_bank.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/FIFO/register_bank.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1550609490963 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_bank " "Found entity 1: register_bank" {  } { { "register_bank.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/FIFO/register_bank.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1550609490963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1550609490963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FIFO.vhd 2 1 " "Found 2 design units, including 1 entities, in source file FIFO.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FIFO-ckt " "Found design unit 1: FIFO-ckt" {  } { { "FIFO.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/FIFO/FIFO.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1550609490964 ""} { "Info" "ISGN_ENTITY_NAME" "1 FIFO " "Found entity 1: FIFO" {  } { { "FIFO.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/FIFO/FIFO.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1550609490964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1550609490964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ffd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ffd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ffd-ckt " "Found design unit 1: ffd-ckt" {  } { { "ffd.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/FIFO/ffd.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1550609490965 ""} { "Info" "ISGN_ENTITY_NAME" "1 ffd " "Found entity 1: ffd" {  } { { "ffd.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/FIFO/ffd.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1550609490965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1550609490965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rom-SYN " "Found design unit 1: rom-SYN" {  } { { "rom.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/FIFO/rom.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1550609490966 ""} { "Info" "ISGN_ENTITY_NAME" "1 rom " "Found entity 1: rom" {  } { { "rom.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/FIFO/rom.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1550609490966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1550609490966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FIFOM.vhd 2 1 " "Found 2 design units, including 1 entities, in source file FIFOM.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FIFOM-ckt " "Found design unit 1: FIFOM-ckt" {  } { { "FIFOM.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/FIFO/FIFOM.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1550609490967 ""} { "Info" "ISGN_ENTITY_NAME" "1 FIFOM " "Found entity 1: FIFOM" {  } { { "FIFOM.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/FIFO/FIFOM.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1550609490967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1550609490967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DIV.vhd 2 1 " "Found 2 design units, including 1 entities, in source file DIV.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CLK_Div-ckt " "Found design unit 1: CLK_Div-ckt" {  } { { "DIV.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/FIFO/DIV.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1550609490967 ""} { "Info" "ISGN_ENTITY_NAME" "1 CLK_Div " "Found entity 1: CLK_Div" {  } { { "DIV.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/FIFO/DIV.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1550609490967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1550609490967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "BIN-BCD.vhd 4 2 " "Found 4 design units, including 2 entities, in source file BIN-BCD.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 basiclogic-ckt " "Found design unit 1: basiclogic-ckt" {  } { { "BIN-BCD.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/FIFO/BIN-BCD.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1550609490968 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 BIN_BCD-ckt2 " "Found design unit 2: BIN_BCD-ckt2" {  } { { "BIN-BCD.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/FIFO/BIN-BCD.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1550609490968 ""} { "Info" "ISGN_ENTITY_NAME" "1 basiclogic " "Found entity 1: basiclogic" {  } { { "BIN-BCD.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/FIFO/BIN-BCD.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1550609490968 ""} { "Info" "ISGN_ENTITY_NAME" "2 BIN_BCD " "Found entity 2: BIN_BCD" {  } { { "BIN-BCD.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/FIFO/BIN-BCD.vhd" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1550609490968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1550609490968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg7.vhd 2 1 " "Found 2 design units, including 1 entities, in source file seg7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 seg7-ckt " "Found design unit 1: seg7-ckt" {  } { { "seg7.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/FIFO/seg7.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1550609490969 ""} { "Info" "ISGN_ENTITY_NAME" "1 seg7 " "Found entity 1: seg7" {  } { { "seg7.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/FIFO/seg7.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1550609490969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1550609490969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counterROM.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counterROM.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counterrom-SYN " "Found design unit 1: counterrom-SYN" {  } { { "counterROM.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/FIFO/counterROM.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1550609490970 ""} { "Info" "ISGN_ENTITY_NAME" "1 counterROM " "Found entity 1: counterROM" {  } { { "counterROM.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/FIFO/counterROM.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1550609490970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1550609490970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DIV2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file DIV2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DIV2-ckt " "Found design unit 1: DIV2-ckt" {  } { { "DIV2.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/FIFO/DIV2.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1550609490970 ""} { "Info" "ISGN_ENTITY_NAME" "1 DIV2 " "Found entity 1: DIV2" {  } { { "DIV2.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/FIFO/DIV2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1550609490970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1550609490970 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FIFOM " "Elaborating entity \"FIFOM\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1550609491042 ""}
{ "Critical Warning" "WVRFX_VHDL_PORT_INCOMPLETE_PARTIAL_ASSOCIATION" "bcd 4 12 FIFOM.vhd(98) " "VHDL Incomplete Partial Association warning at FIFOM.vhd(98): port or argument \"bcd\" has 4/12 unassociated elements" {  } { { "FIFOM.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/FIFO/FIFOM.vhd" 98 0 0 } }  } 1 10920 "VHDL Incomplete Partial Association warning at %4!s!: port or argument \"%1!s!\" has %2!d!/%3!d! unassociated elements" 0 0 "Quartus II" 0 -1 1550609491045 "|FIFOM"}
{ "Critical Warning" "WVRFX_VHDL_PORT_INCOMPLETE_PARTIAL_ASSOCIATION" "bcd 4 12 FIFOM.vhd(105) " "VHDL Incomplete Partial Association warning at FIFOM.vhd(105): port or argument \"bcd\" has 4/12 unassociated elements" {  } { { "FIFOM.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/FIFO/FIFOM.vhd" 105 0 0 } }  } 1 10920 "VHDL Incomplete Partial Association warning at %4!s!: port or argument \"%1!s!\" has %2!d!/%3!d! unassociated elements" 0 0 "Quartus II" 0 -1 1550609491045 "|FIFOM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DIV2 DIV2:clkDiv " "Elaborating entity \"DIV2\" for hierarchy \"DIV2:clkDiv\"" {  } { { "FIFOM.vhd" "clkDiv" { Text "/home/luiz/Documents/projects/ELE1717/FIFO/FIFOM.vhd" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1550609491048 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FIFO FIFO:fifo1 " "Elaborating entity \"FIFO\" for hierarchy \"FIFO:fifo1\"" {  } { { "FIFOM.vhd" "fifo1" { Text "/home/luiz/Documents/projects/ELE1717/FIFO/FIFOM.vhd" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1550609491068 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "loo FIFO.vhd(9) " "VHDL Signal Declaration warning at FIFO.vhd(9): used implicit default value for signal \"loo\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "FIFO.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/FIFO/FIFO.vhd" 9 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1550609491069 "|FIFO"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "loo2 FIFO.vhd(9) " "VHDL Signal Declaration warning at FIFO.vhd(9): used implicit default value for signal \"loo2\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "FIFO.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/FIFO/FIFO.vhd" 9 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1550609491069 "|FIFO"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "lo FIFO.vhd(117) " "VHDL Process Statement warning at FIFO.vhd(117): signal \"lo\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FIFO.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/FIFO/FIFO.vhd" 117 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1550609491069 "|FIFO"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "full FIFO.vhd(118) " "VHDL Process Statement warning at FIFO.vhd(118): signal \"full\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FIFO.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/FIFO/FIFO.vhd" 118 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1550609491069 "|FIFO"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "empty FIFO.vhd(119) " "VHDL Process Statement warning at FIFO.vhd(119): signal \"empty\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FIFO.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/FIFO/FIFO.vhd" 119 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1550609491069 "|FIFO"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "clrCont FIFO.vhd(107) " "VHDL Process Statement warning at FIFO.vhd(107): inferring latch(es) for signal or variable \"clrCont\", which holds its previous value in one or more paths through the process" {  } { { "FIFO.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/FIFO/FIFO.vhd" 107 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1550609491069 "|FIFO"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "wrc FIFO.vhd(107) " "VHDL Process Statement warning at FIFO.vhd(107): inferring latch(es) for signal or variable \"wrc\", which holds its previous value in one or more paths through the process" {  } { { "FIFO.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/FIFO/FIFO.vhd" 107 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1550609491069 "|FIFO"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "loin FIFO.vhd(107) " "VHDL Process Statement warning at FIFO.vhd(107): inferring latch(es) for signal or variable \"loin\", which holds its previous value in one or more paths through the process" {  } { { "FIFO.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/FIFO/FIFO.vhd" 107 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1550609491069 "|FIFO"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "rdc FIFO.vhd(107) " "VHDL Process Statement warning at FIFO.vhd(107): inferring latch(es) for signal or variable \"rdc\", which holds its previous value in one or more paths through the process" {  } { { "FIFO.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/FIFO/FIFO.vhd" 107 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1550609491069 "|FIFO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rdc FIFO.vhd(107) " "Inferred latch for \"rdc\" at FIFO.vhd(107)" {  } { { "FIFO.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/FIFO/FIFO.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1550609491069 "|FIFO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "loin FIFO.vhd(107) " "Inferred latch for \"loin\" at FIFO.vhd(107)" {  } { { "FIFO.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/FIFO/FIFO.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1550609491069 "|FIFO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wrc FIFO.vhd(107) " "Inferred latch for \"wrc\" at FIFO.vhd(107)" {  } { { "FIFO.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/FIFO/FIFO.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1550609491069 "|FIFO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clrCont FIFO.vhd(107) " "Inferred latch for \"clrCont\" at FIFO.vhd(107)" {  } { { "FIFO.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/FIFO/FIFO.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1550609491069 "|FIFO"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter FIFO:fifo1\|counter:iniCounter " "Elaborating entity \"counter\" for hierarchy \"FIFO:fifo1\|counter:iniCounter\"" {  } { { "FIFO.vhd" "iniCounter" { Text "/home/luiz/Documents/projects/ELE1717/FIFO/FIFO.vhd" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1550609491070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FFJK FIFO:fifo1\|counter:iniCounter\|FFJK:F1 " "Elaborating entity \"FFJK\" for hierarchy \"FIFO:fifo1\|counter:iniCounter\|FFJK:F1\"" {  } { { "counter.vhd" "F1" { Text "/home/luiz/Documents/projects/ELE1717/FIFO/counter.vhd" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1550609491073 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comapare FIFO:fifo1\|comapare:equals " "Elaborating entity \"comapare\" for hierarchy \"FIFO:fifo1\|comapare:equals\"" {  } { { "FIFO.vhd" "equals" { Text "/home/luiz/Documents/projects/ELE1717/FIFO/FIFO.vhd" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1550609491080 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare FIFO:fifo1\|comapare:equals\|lpm_compare:LPM_COMPARE_component " "Elaborating entity \"lpm_compare\" for hierarchy \"FIFO:fifo1\|comapare:equals\|lpm_compare:LPM_COMPARE_component\"" {  } { { "comapare.vhd" "LPM_COMPARE_component" { Text "/home/luiz/Documents/projects/ELE1717/FIFO/comapare.vhd" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1550609491123 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIFO:fifo1\|comapare:equals\|lpm_compare:LPM_COMPARE_component " "Elaborated megafunction instantiation \"FIFO:fifo1\|comapare:equals\|lpm_compare:LPM_COMPARE_component\"" {  } { { "comapare.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/FIFO/comapare.vhd" 74 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1550609491124 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIFO:fifo1\|comapare:equals\|lpm_compare:LPM_COMPARE_component " "Instantiated megafunction \"FIFO:fifo1\|comapare:equals\|lpm_compare:LPM_COMPARE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1550609491124 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COMPARE " "Parameter \"lpm_type\" = \"LPM_COMPARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1550609491124 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 4 " "Parameter \"lpm_width\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1550609491124 ""}  } { { "comapare.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/FIFO/comapare.vhd" 74 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1550609491124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_9hg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_9hg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_9hg " "Found entity 1: cmpr_9hg" {  } { { "db/cmpr_9hg.tdf" "" { Text "/home/luiz/Documents/projects/ELE1717/FIFO/db/cmpr_9hg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1550609491166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1550609491166 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_9hg FIFO:fifo1\|comapare:equals\|lpm_compare:LPM_COMPARE_component\|cmpr_9hg:auto_generated " "Elaborating entity \"cmpr_9hg\" for hierarchy \"FIFO:fifo1\|comapare:equals\|lpm_compare:LPM_COMPARE_component\|cmpr_9hg:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "/home/luiz/altera/13.0/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1550609491167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_bank FIFO:fifo1\|register_bank:bank " "Elaborating entity \"register_bank\" for hierarchy \"FIFO:fifo1\|register_bank:bank\"" {  } { { "FIFO.vhd" "bank" { Text "/home/luiz/Documents/projects/ELE1717/FIFO/FIFO.vhd" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1550609491169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ffd FIFO:fifo1\|ffd:D " "Elaborating entity \"ffd\" for hierarchy \"FIFO:fifo1\|ffd:D\"" {  } { { "FIFO.vhd" "D" { Text "/home/luiz/Documents/projects/ELE1717/FIFO/FIFO.vhd" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1550609491173 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom rom:rom1 " "Elaborating entity \"rom\" for hierarchy \"rom:rom1\"" {  } { { "FIFOM.vhd" "rom1" { Text "/home/luiz/Documents/projects/ELE1717/FIFO/FIFOM.vhd" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1550609491175 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram rom:rom1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"rom:rom1\|altsyncram:altsyncram_component\"" {  } { { "rom.vhd" "altsyncram_component" { Text "/home/luiz/Documents/projects/ELE1717/FIFO/rom.vhd" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1550609491219 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "rom:rom1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"rom:rom1\|altsyncram:altsyncram_component\"" {  } { { "rom.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/FIFO/rom.vhd" 84 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1550609491220 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "rom:rom1\|altsyncram:altsyncram_component " "Instantiated megafunction \"rom:rom1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1550609491220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1550609491220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file rom.mif " "Parameter \"init_file\" = \"rom.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1550609491220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1550609491220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1550609491220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1550609491220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1550609491220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1550609491220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1550609491220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1550609491220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1550609491220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 13 " "Parameter \"width_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1550609491220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1550609491220 ""}  } { { "rom.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/FIFO/rom.vhd" 84 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1550609491220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_gg71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_gg71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_gg71 " "Found entity 1: altsyncram_gg71" {  } { { "db/altsyncram_gg71.tdf" "" { Text "/home/luiz/Documents/projects/ELE1717/FIFO/db/altsyncram_gg71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1550609491262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1550609491262 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_gg71 rom:rom1\|altsyncram:altsyncram_component\|altsyncram_gg71:auto_generated " "Elaborating entity \"altsyncram_gg71\" for hierarchy \"rom:rom1\|altsyncram:altsyncram_component\|altsyncram_gg71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/luiz/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1550609491263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counterROM counterROM:contador " "Elaborating entity \"counterROM\" for hierarchy \"counterROM:contador\"" {  } { { "FIFOM.vhd" "contador" { Text "/home/luiz/Documents/projects/ELE1717/FIFO/FIFOM.vhd" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1550609491266 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter counterROM:contador\|lpm_counter:LPM_COUNTER_component " "Elaborating entity \"lpm_counter\" for hierarchy \"counterROM:contador\|lpm_counter:LPM_COUNTER_component\"" {  } { { "counterROM.vhd" "LPM_COUNTER_component" { Text "/home/luiz/Documents/projects/ELE1717/FIFO/counterROM.vhd" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1550609491280 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "counterROM:contador\|lpm_counter:LPM_COUNTER_component " "Elaborated megafunction instantiation \"counterROM:contador\|lpm_counter:LPM_COUNTER_component\"" {  } { { "counterROM.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/FIFO/counterROM.vhd" 75 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1550609491281 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "counterROM:contador\|lpm_counter:LPM_COUNTER_component " "Instantiated megafunction \"counterROM:contador\|lpm_counter:LPM_COUNTER_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1550609491281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1550609491281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1550609491281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 6 " "Parameter \"lpm_width\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1550609491281 ""}  } { { "counterROM.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/FIFO/counterROM.vhd" 75 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1550609491281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_h9i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_h9i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_h9i " "Found entity 1: cntr_h9i" {  } { { "db/cntr_h9i.tdf" "" { Text "/home/luiz/Documents/projects/ELE1717/FIFO/db/cntr_h9i.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1550609491318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1550609491318 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_h9i counterROM:contador\|lpm_counter:LPM_COUNTER_component\|cntr_h9i:auto_generated " "Elaborating entity \"cntr_h9i\" for hierarchy \"counterROM:contador\|lpm_counter:LPM_COUNTER_component\|cntr_h9i:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "/home/luiz/altera/13.0/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1550609491318 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BIN_BCD BIN_BCD:bin_bcd1 " "Elaborating entity \"BIN_BCD\" for hierarchy \"BIN_BCD:bin_bcd1\"" {  } { { "FIFOM.vhd" "bin_bcd1" { Text "/home/luiz/Documents/projects/ELE1717/FIFO/FIFOM.vhd" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1550609491320 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "SD0 BIN-BCD.vhd(49) " "Verilog HDL or VHDL warning at BIN-BCD.vhd(49): object \"SD0\" assigned a value but never read" {  } { { "BIN-BCD.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/FIFO/BIN-BCD.vhd" 49 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1550609491321 "|FIFOM|BIN_BCD:bin_bcd1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "SD1 BIN-BCD.vhd(49) " "Verilog HDL or VHDL warning at BIN-BCD.vhd(49): object \"SD1\" assigned a value but never read" {  } { { "BIN-BCD.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/FIFO/BIN-BCD.vhd" 49 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1550609491321 "|FIFOM|BIN_BCD:bin_bcd1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "SD2 BIN-BCD.vhd(49) " "Verilog HDL or VHDL warning at BIN-BCD.vhd(49): object \"SD2\" assigned a value but never read" {  } { { "BIN-BCD.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/FIFO/BIN-BCD.vhd" 49 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1550609491321 "|FIFOM|BIN_BCD:bin_bcd1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "basiclogic BIN_BCD:bin_bcd1\|basiclogic:box0 " "Elaborating entity \"basiclogic\" for hierarchy \"BIN_BCD:bin_bcd1\|basiclogic:box0\"" {  } { { "BIN-BCD.vhd" "box0" { Text "/home/luiz/Documents/projects/ELE1717/FIFO/BIN-BCD.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1550609491322 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg7 seg7:displ4 " "Elaborating entity \"seg7\" for hierarchy \"seg7:displ4\"" {  } { { "FIFOM.vhd" "displ4" { Text "/home/luiz/Documents/projects/ELE1717/FIFO/FIFOM.vhd" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1550609491331 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1550609492081 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FIFO:fifo1\|rdc " "Latch FIFO:fifo1\|rdc has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FIFO:fifo1\|y_present.rd2 " "Ports D and ENA on the latch are fed by the same signal FIFO:fifo1\|y_present.rd2" {  } { { "FIFO.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/FIFO/FIFO.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1550609492137 ""}  } { { "FIFO.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/FIFO/FIFO.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1550609492137 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "hex2\[0\] GND " "Pin \"hex2\[0\]\" is stuck at GND" {  } { { "FIFOM.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/FIFO/FIFOM.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1550609492503 "|FIFOM|hex2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex2\[1\] GND " "Pin \"hex2\[1\]\" is stuck at GND" {  } { { "FIFOM.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/FIFO/FIFOM.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1550609492503 "|FIFOM|hex2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex2\[2\] GND " "Pin \"hex2\[2\]\" is stuck at GND" {  } { { "FIFOM.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/FIFO/FIFOM.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1550609492503 "|FIFOM|hex2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex2\[3\] GND " "Pin \"hex2\[3\]\" is stuck at GND" {  } { { "FIFOM.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/FIFO/FIFOM.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1550609492503 "|FIFOM|hex2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex2\[4\] GND " "Pin \"hex2\[4\]\" is stuck at GND" {  } { { "FIFOM.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/FIFO/FIFOM.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1550609492503 "|FIFOM|hex2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex2\[5\] GND " "Pin \"hex2\[5\]\" is stuck at GND" {  } { { "FIFOM.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/FIFO/FIFOM.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1550609492503 "|FIFOM|hex2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex2\[6\] VCC " "Pin \"hex2\[6\]\" is stuck at VCC" {  } { { "FIFOM.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/FIFO/FIFOM.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1550609492503 "|FIFOM|hex2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex3\[0\] GND " "Pin \"hex3\[0\]\" is stuck at GND" {  } { { "FIFOM.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/FIFO/FIFOM.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1550609492503 "|FIFOM|hex3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex3\[1\] GND " "Pin \"hex3\[1\]\" is stuck at GND" {  } { { "FIFOM.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/FIFO/FIFOM.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1550609492503 "|FIFOM|hex3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex3\[2\] GND " "Pin \"hex3\[2\]\" is stuck at GND" {  } { { "FIFOM.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/FIFO/FIFOM.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1550609492503 "|FIFOM|hex3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex3\[3\] GND " "Pin \"hex3\[3\]\" is stuck at GND" {  } { { "FIFOM.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/FIFO/FIFOM.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1550609492503 "|FIFOM|hex3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex3\[4\] GND " "Pin \"hex3\[4\]\" is stuck at GND" {  } { { "FIFOM.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/FIFO/FIFOM.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1550609492503 "|FIFOM|hex3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex3\[5\] GND " "Pin \"hex3\[5\]\" is stuck at GND" {  } { { "FIFOM.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/FIFO/FIFOM.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1550609492503 "|FIFOM|hex3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex3\[6\] VCC " "Pin \"hex3\[6\]\" is stuck at VCC" {  } { { "FIFOM.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/FIFO/FIFOM.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1550609492503 "|FIFOM|hex3[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1550609492503 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1550609492838 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1550609492838 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clrcnt " "No output dependent on input pin \"clrcnt\"" {  } { { "FIFOM.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/FIFO/FIFOM.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1550609492929 "|FIFOM|clrcnt"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1550609492929 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "496 " "Implemented 496 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1550609492929 ""} { "Info" "ICUT_CUT_TM_OPINS" "57 " "Implemented 57 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1550609492929 ""} { "Info" "ICUT_CUT_TM_LCELLS" "420 " "Implemented 420 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1550609492929 ""} { "Info" "ICUT_CUT_TM_RAMS" "13 " "Implemented 13 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1550609492929 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1550609492929 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 35 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 35 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "681 " "Peak virtual memory: 681 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1550609492940 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb 19 17:51:32 2019 " "Processing ended: Tue Feb 19 17:51:32 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1550609492940 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1550609492940 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1550609492940 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1550609492940 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1550609495027 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1550609495028 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 19 17:51:34 2019 " "Processing started: Tue Feb 19 17:51:34 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1550609495028 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1550609495028 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off FIFO -c FIFO " "Command: quartus_fit --read_settings_files=off --write_settings_files=off FIFO -c FIFO" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1550609495029 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #3" {  } {  } 0 0 "qfit2_default_script.tcl version: #3" 0 0 "Fitter" 0 0 1550609495054 ""}
{ "Info" "0" "" "Project  = FIFO" {  } {  } 0 0 "Project  = FIFO" 0 0 "Fitter" 0 0 1550609495055 ""}
{ "Info" "0" "" "Revision = FIFO" {  } {  } 0 0 "Revision = FIFO" 0 0 "Fitter" 0 0 1550609495055 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1550609495173 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "FIFO EP2C35F672C6 " "Selected device EP2C35F672C6 for design \"FIFO\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1550609495180 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1550609495215 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1550609495215 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1550609495461 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1550609495475 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Device EP2C50F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1550609495993 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Device EP2C70F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1550609495993 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1550609495993 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Pin ~ASDO~ is reserved at location E3" {  } { { "/home/luiz/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luiz/altera/13.0/quartus/linux64/pin_planner.ppl" { ~ASDO~ } } } { "/home/luiz/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luiz/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luiz/Documents/projects/ELE1717/FIFO/" { { 0 { 0 ""} 0 914 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1550609496002 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Pin ~nCSO~ is reserved at location D3" {  } { { "/home/luiz/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luiz/altera/13.0/quartus/linux64/pin_planner.ppl" { ~nCSO~ } } } { "/home/luiz/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luiz/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luiz/Documents/projects/ELE1717/FIFO/" { { 0 { 0 ""} 0 915 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1550609496002 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "/home/luiz/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luiz/altera/13.0/quartus/linux64/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "/home/luiz/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luiz/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luiz/Documents/projects/ELE1717/FIFO/" { { 0 { 0 ""} 0 916 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1550609496002 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1550609496002 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1550609496008 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "13 63 " "No exact pin location assignment(s) for 13 pins of 63 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "test1\[0\] " "Pin test1\[0\] not assigned to an exact location on the device" {  } { { "/home/luiz/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luiz/altera/13.0/quartus/linux64/pin_planner.ppl" { test1[0] } } } { "FIFOM.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/FIFO/FIFOM.vhd" 9 0 0 } } { "/home/luiz/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luiz/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { test1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luiz/Documents/projects/ELE1717/FIFO/" { { 0 { 0 ""} 0 97 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1550609496063 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "test1\[1\] " "Pin test1\[1\] not assigned to an exact location on the device" {  } { { "/home/luiz/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luiz/altera/13.0/quartus/linux64/pin_planner.ppl" { test1[1] } } } { "FIFOM.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/FIFO/FIFOM.vhd" 9 0 0 } } { "/home/luiz/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luiz/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { test1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luiz/Documents/projects/ELE1717/FIFO/" { { 0 { 0 ""} 0 98 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1550609496063 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "test1\[2\] " "Pin test1\[2\] not assigned to an exact location on the device" {  } { { "/home/luiz/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luiz/altera/13.0/quartus/linux64/pin_planner.ppl" { test1[2] } } } { "FIFOM.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/FIFO/FIFOM.vhd" 9 0 0 } } { "/home/luiz/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luiz/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { test1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luiz/Documents/projects/ELE1717/FIFO/" { { 0 { 0 ""} 0 99 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1550609496063 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "test1\[3\] " "Pin test1\[3\] not assigned to an exact location on the device" {  } { { "/home/luiz/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luiz/altera/13.0/quartus/linux64/pin_planner.ppl" { test1[3] } } } { "FIFOM.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/FIFO/FIFOM.vhd" 9 0 0 } } { "/home/luiz/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luiz/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { test1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luiz/Documents/projects/ELE1717/FIFO/" { { 0 { 0 ""} 0 100 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1550609496063 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "test1\[4\] " "Pin test1\[4\] not assigned to an exact location on the device" {  } { { "/home/luiz/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luiz/altera/13.0/quartus/linux64/pin_planner.ppl" { test1[4] } } } { "FIFOM.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/FIFO/FIFOM.vhd" 9 0 0 } } { "/home/luiz/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luiz/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { test1[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luiz/Documents/projects/ELE1717/FIFO/" { { 0 { 0 ""} 0 101 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1550609496063 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "test1\[5\] " "Pin test1\[5\] not assigned to an exact location on the device" {  } { { "/home/luiz/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luiz/altera/13.0/quartus/linux64/pin_planner.ppl" { test1[5] } } } { "FIFOM.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/FIFO/FIFOM.vhd" 9 0 0 } } { "/home/luiz/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luiz/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { test1[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luiz/Documents/projects/ELE1717/FIFO/" { { 0 { 0 ""} 0 102 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1550609496063 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "test1\[6\] " "Pin test1\[6\] not assigned to an exact location on the device" {  } { { "/home/luiz/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luiz/altera/13.0/quartus/linux64/pin_planner.ppl" { test1[6] } } } { "FIFOM.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/FIFO/FIFOM.vhd" 9 0 0 } } { "/home/luiz/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luiz/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { test1[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luiz/Documents/projects/ELE1717/FIFO/" { { 0 { 0 ""} 0 103 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1550609496063 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "test1\[7\] " "Pin test1\[7\] not assigned to an exact location on the device" {  } { { "/home/luiz/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luiz/altera/13.0/quartus/linux64/pin_planner.ppl" { test1[7] } } } { "FIFOM.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/FIFO/FIFOM.vhd" 9 0 0 } } { "/home/luiz/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luiz/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { test1[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luiz/Documents/projects/ELE1717/FIFO/" { { 0 { 0 ""} 0 104 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1550609496063 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "test1\[8\] " "Pin test1\[8\] not assigned to an exact location on the device" {  } { { "/home/luiz/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luiz/altera/13.0/quartus/linux64/pin_planner.ppl" { test1[8] } } } { "FIFOM.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/FIFO/FIFOM.vhd" 9 0 0 } } { "/home/luiz/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luiz/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { test1[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luiz/Documents/projects/ELE1717/FIFO/" { { 0 { 0 ""} 0 105 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1550609496063 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "test1\[9\] " "Pin test1\[9\] not assigned to an exact location on the device" {  } { { "/home/luiz/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luiz/altera/13.0/quartus/linux64/pin_planner.ppl" { test1[9] } } } { "FIFOM.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/FIFO/FIFOM.vhd" 9 0 0 } } { "/home/luiz/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luiz/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { test1[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luiz/Documents/projects/ELE1717/FIFO/" { { 0 { 0 ""} 0 106 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1550609496063 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "test1\[10\] " "Pin test1\[10\] not assigned to an exact location on the device" {  } { { "/home/luiz/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luiz/altera/13.0/quartus/linux64/pin_planner.ppl" { test1[10] } } } { "FIFOM.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/FIFO/FIFOM.vhd" 9 0 0 } } { "/home/luiz/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luiz/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { test1[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luiz/Documents/projects/ELE1717/FIFO/" { { 0 { 0 ""} 0 107 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1550609496063 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "test1\[11\] " "Pin test1\[11\] not assigned to an exact location on the device" {  } { { "/home/luiz/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luiz/altera/13.0/quartus/linux64/pin_planner.ppl" { test1[11] } } } { "FIFOM.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/FIFO/FIFOM.vhd" 9 0 0 } } { "/home/luiz/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luiz/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { test1[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luiz/Documents/projects/ELE1717/FIFO/" { { 0 { 0 ""} 0 108 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1550609496063 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "test1\[12\] " "Pin test1\[12\] not assigned to an exact location on the device" {  } { { "/home/luiz/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luiz/altera/13.0/quartus/linux64/pin_planner.ppl" { test1[12] } } } { "FIFOM.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/FIFO/FIFOM.vhd" 9 0 0 } } { "/home/luiz/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luiz/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { test1[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luiz/Documents/projects/ELE1717/FIFO/" { { 0 { 0 ""} 0 109 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1550609496063 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1550609496063 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "3 " "TimeQuest Timing Analyzer is analyzing 3 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1550609496210 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "FIFO.sdc " "Synopsys Design Constraints File file not found: 'FIFO.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1550609496212 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1550609496212 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1550609496220 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clkM (placed in PIN D13 (CLK11, LVDSCLK5p, Input)) " "Automatically promoted node clkM (placed in PIN D13 (CLK11, LVDSCLK5p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G11 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G11" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1550609496244 ""}  } { { "/home/luiz/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luiz/altera/13.0/quartus/linux64/pin_planner.ppl" { clkM } } } { "/home/luiz/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luiz/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "clkM" } } } } { "FIFOM.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/FIFO/FIFOM.vhd" 6 0 0 } } { "/home/luiz/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luiz/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { clkM } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luiz/Documents/projects/ELE1717/FIFO/" { { 0 { 0 ""} 0 110 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1550609496244 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DIV2:clkDiv\|ax  " "Automatically promoted node DIV2:clkDiv\|ax " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1550609496244 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FIFO:fifo1\|y_present.w " "Destination node FIFO:fifo1\|y_present.w" {  } { { "FIFO.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/FIFO/FIFO.vhd" 15 -1 0 } } { "/home/luiz/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luiz/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { FIFO:fifo1|y_present.w } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luiz/Documents/projects/ELE1717/FIFO/" { { 0 { 0 ""} 0 341 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1550609496244 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FIFO:fifo1\|y_present.wr1 " "Destination node FIFO:fifo1\|y_present.wr1" {  } { { "FIFO.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/FIFO/FIFO.vhd" 15 -1 0 } } { "/home/luiz/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luiz/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { FIFO:fifo1|y_present.wr1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luiz/Documents/projects/ELE1717/FIFO/" { { 0 { 0 ""} 0 348 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1550609496244 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DIV2:clkDiv\|ax~0 " "Destination node DIV2:clkDiv\|ax~0" {  } { { "DIV2.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/FIFO/DIV2.vhd" 23 -1 0 } } { "/home/luiz/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luiz/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DIV2:clkDiv|ax~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luiz/Documents/projects/ELE1717/FIFO/" { { 0 { 0 ""} 0 611 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1550609496244 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1550609496244 ""}  } { { "DIV2.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/FIFO/DIV2.vhd" 23 -1 0 } } { "/home/luiz/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luiz/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DIV2:clkDiv|ax } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luiz/Documents/projects/ELE1717/FIFO/" { { 0 { 0 ""} 0 403 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1550609496244 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DIV2:clkDiv\|ax2  " "Automatically promoted node DIV2:clkDiv\|ax2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1550609496245 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DIV2:clkDiv\|ax2~0 " "Destination node DIV2:clkDiv\|ax2~0" {  } { { "DIV2.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/FIFO/DIV2.vhd" 23 -1 0 } } { "/home/luiz/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luiz/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DIV2:clkDiv|ax2~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luiz/Documents/projects/ELE1717/FIFO/" { { 0 { 0 ""} 0 660 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1550609496245 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1550609496245 ""}  } { { "DIV2.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/FIFO/DIV2.vhd" 23 -1 0 } } { "/home/luiz/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luiz/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DIV2:clkDiv|ax2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luiz/Documents/projects/ELE1717/FIFO/" { { 0 { 0 ""} 0 404 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1550609496245 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "FIFO:fifo1\|y_present.rd2  " "Automatically promoted node FIFO:fifo1\|y_present.rd2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1550609496245 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FIFO:fifo1\|WideOr0~0 " "Destination node FIFO:fifo1\|WideOr0~0" {  } { { "FIFO.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/FIFO/FIFO.vhd" 109 -1 0 } } { "/home/luiz/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luiz/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { FIFO:fifo1|WideOr0~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luiz/Documents/projects/ELE1717/FIFO/" { { 0 { 0 ""} 0 645 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1550609496245 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FIFO:fifo1\|WideOr0 " "Destination node FIFO:fifo1\|WideOr0" {  } { { "FIFO.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/FIFO/FIFO.vhd" 109 -1 0 } } { "/home/luiz/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luiz/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { FIFO:fifo1|WideOr0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luiz/Documents/projects/ELE1717/FIFO/" { { 0 { 0 ""} 0 343 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1550609496245 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FIFO:fifo1\|Selector2~1 " "Destination node FIFO:fifo1\|Selector2~1" {  } { { "FIFO.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/FIFO/FIFO.vhd" 109 -1 0 } } { "/home/luiz/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luiz/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { FIFO:fifo1|Selector2~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luiz/Documents/projects/ELE1717/FIFO/" { { 0 { 0 ""} 0 663 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1550609496245 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FIFO:fifo1\|rdc " "Destination node FIFO:fifo1\|rdc" {  } { { "FIFO.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/FIFO/FIFO.vhd" 17 -1 0 } } { "/home/luiz/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luiz/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { FIFO:fifo1|rdc } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luiz/Documents/projects/ELE1717/FIFO/" { { 0 { 0 ""} 0 342 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1550609496245 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1550609496245 ""}  } { { "FIFO.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/FIFO/FIFO.vhd" 15 -1 0 } } { "/home/luiz/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luiz/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { FIFO:fifo1|y_present.rd2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luiz/Documents/projects/ELE1717/FIFO/" { { 0 { 0 ""} 0 347 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1550609496245 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "FIFO:fifo1\|y_present.wr2  " "Automatically promoted node FIFO:fifo1\|y_present.wr2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1550609496245 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FIFO:fifo1\|Selector3~0 " "Destination node FIFO:fifo1\|Selector3~0" {  } { { "FIFO.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/FIFO/FIFO.vhd" 109 -1 0 } } { "/home/luiz/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luiz/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { FIFO:fifo1|Selector3~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luiz/Documents/projects/ELE1717/FIFO/" { { 0 { 0 ""} 0 603 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1550609496245 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FIFO:fifo1\|Selector2~1 " "Destination node FIFO:fifo1\|Selector2~1" {  } { { "FIFO.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/FIFO/FIFO.vhd" 109 -1 0 } } { "/home/luiz/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luiz/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { FIFO:fifo1|Selector2~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luiz/Documents/projects/ELE1717/FIFO/" { { 0 { 0 ""} 0 663 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1550609496245 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1550609496245 ""}  } { { "FIFO.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/FIFO/FIFO.vhd" 15 -1 0 } } { "/home/luiz/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luiz/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { FIFO:fifo1|y_present.wr2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luiz/Documents/projects/ELE1717/FIFO/" { { 0 { 0 ""} 0 350 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1550609496245 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1550609496336 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1550609496338 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1550609496338 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1550609496340 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1550609496341 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1550609496342 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1550609496342 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1550609496343 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1550609496343 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1550609496344 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1550609496344 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "13 unused 3.3V 0 13 0 " "Number of I/O pins in group: 13 (unused VREF, 3.3V VCCIO, 0 input, 13 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1550609496350 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1550609496350 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1550609496350 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 3.3V 14 50 " "I/O bank number 1 does not use VREF pins and has 3.3V VCCIO pins. 14 total pin(s) used --  50 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1550609496353 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 57 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1550609496353 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 55 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  55 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1550609496353 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 58 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1550609496353 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 2 63 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  63 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1550609496353 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 3.3V 25 34 " "I/O bank number 6 does not use VREF pins and has 3.3V VCCIO pins. 25 total pin(s) used --  34 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1550609496353 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 3.3V 2 56 " "I/O bank number 7 does not use VREF pins and has 3.3V VCCIO pins. 2 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1550609496353 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 3.3V 7 49 " "I/O bank number 8 does not use VREF pins and has 3.3V VCCIO pins. 7 total pin(s) used --  49 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1550609496353 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1550609496353 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1550609496353 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1550609496373 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1550609497789 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1550609498032 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1550609498042 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1550609499512 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1550609499512 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1550609499617 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "3 X22_Y12 X32_Y23 " "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X22_Y12 to location X32_Y23" {  } { { "loc" "" { Generic "/home/luiz/Documents/projects/ELE1717/FIFO/" { { 1 { 0 "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X22_Y12 to location X32_Y23"} { { 11 { 0 "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X22_Y12 to location X32_Y23"} 22 12 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1550609501263 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1550609501263 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1550609502312 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1550609502314 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1550609502314 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.99 " "Total time spent on timing analysis during the Fitter is 0.99 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1550609502337 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1550609502341 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "57 " "Found 57 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "emo 0 " "Pin \"emo\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1550609502357 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fuo 0 " "Pin \"fuo\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1550609502357 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex0\[0\] 0 " "Pin \"hex0\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1550609502357 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex0\[1\] 0 " "Pin \"hex0\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1550609502357 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex0\[2\] 0 " "Pin \"hex0\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1550609502357 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex0\[3\] 0 " "Pin \"hex0\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1550609502357 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex0\[4\] 0 " "Pin \"hex0\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1550609502357 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex0\[5\] 0 " "Pin \"hex0\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1550609502357 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex0\[6\] 0 " "Pin \"hex0\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1550609502357 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex1\[0\] 0 " "Pin \"hex1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1550609502357 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex1\[1\] 0 " "Pin \"hex1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1550609502357 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex1\[2\] 0 " "Pin \"hex1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1550609502357 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex1\[3\] 0 " "Pin \"hex1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1550609502357 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex1\[4\] 0 " "Pin \"hex1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1550609502357 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex1\[5\] 0 " "Pin \"hex1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1550609502357 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex1\[6\] 0 " "Pin \"hex1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1550609502357 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex2\[0\] 0 " "Pin \"hex2\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1550609502357 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex2\[1\] 0 " "Pin \"hex2\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1550609502357 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex2\[2\] 0 " "Pin \"hex2\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1550609502357 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex2\[3\] 0 " "Pin \"hex2\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1550609502357 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex2\[4\] 0 " "Pin \"hex2\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1550609502357 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex2\[5\] 0 " "Pin \"hex2\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1550609502357 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex2\[6\] 0 " "Pin \"hex2\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1550609502357 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex3\[0\] 0 " "Pin \"hex3\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1550609502357 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex3\[1\] 0 " "Pin \"hex3\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1550609502357 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex3\[2\] 0 " "Pin \"hex3\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1550609502357 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex3\[3\] 0 " "Pin \"hex3\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1550609502357 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex3\[4\] 0 " "Pin \"hex3\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1550609502357 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex3\[5\] 0 " "Pin \"hex3\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1550609502357 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex3\[6\] 0 " "Pin \"hex3\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1550609502357 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex4\[0\] 0 " "Pin \"hex4\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1550609502357 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex4\[1\] 0 " "Pin \"hex4\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1550609502357 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex4\[2\] 0 " "Pin \"hex4\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1550609502357 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex4\[3\] 0 " "Pin \"hex4\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1550609502357 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex4\[4\] 0 " "Pin \"hex4\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1550609502357 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex4\[5\] 0 " "Pin \"hex4\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1550609502357 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex4\[6\] 0 " "Pin \"hex4\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1550609502357 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex5\[0\] 0 " "Pin \"hex5\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1550609502357 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex5\[1\] 0 " "Pin \"hex5\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1550609502357 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex5\[2\] 0 " "Pin \"hex5\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1550609502357 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex5\[3\] 0 " "Pin \"hex5\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1550609502357 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex5\[4\] 0 " "Pin \"hex5\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1550609502357 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex5\[5\] 0 " "Pin \"hex5\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1550609502357 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex5\[6\] 0 " "Pin \"hex5\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1550609502357 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "test1\[0\] 0 " "Pin \"test1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1550609502357 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "test1\[1\] 0 " "Pin \"test1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1550609502357 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "test1\[2\] 0 " "Pin \"test1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1550609502357 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "test1\[3\] 0 " "Pin \"test1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1550609502357 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "test1\[4\] 0 " "Pin \"test1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1550609502357 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "test1\[5\] 0 " "Pin \"test1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1550609502357 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "test1\[6\] 0 " "Pin \"test1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1550609502357 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "test1\[7\] 0 " "Pin \"test1\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1550609502357 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "test1\[8\] 0 " "Pin \"test1\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1550609502357 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "test1\[9\] 0 " "Pin \"test1\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1550609502357 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "test1\[10\] 0 " "Pin \"test1\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1550609502357 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "test1\[11\] 0 " "Pin \"test1\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1550609502357 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "test1\[12\] 0 " "Pin \"test1\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1550609502357 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1550609502357 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1550609502592 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1550609502620 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1550609502851 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1550609503253 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1550609503263 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1550609503292 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/luiz/Documents/projects/ELE1717/FIFO/output_files/FIFO.fit.smsg " "Generated suppressed messages file /home/luiz/Documents/projects/ELE1717/FIFO/output_files/FIFO.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1550609503399 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "726 " "Peak virtual memory: 726 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1550609503557 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb 19 17:51:43 2019 " "Processing ended: Tue Feb 19 17:51:43 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1550609503557 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1550609503557 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1550609503557 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1550609503557 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1550609505440 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1550609505442 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 19 17:51:45 2019 " "Processing started: Tue Feb 19 17:51:45 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1550609505442 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1550609505442 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off FIFO -c FIFO " "Command: quartus_asm --read_settings_files=off --write_settings_files=off FIFO -c FIFO" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1550609505443 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1550609506814 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1550609506869 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "555 " "Peak virtual memory: 555 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1550609507237 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb 19 17:51:47 2019 " "Processing ended: Tue Feb 19 17:51:47 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1550609507237 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1550609507237 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1550609507237 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1550609507237 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1550609507329 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1550609508748 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1550609508749 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 19 17:51:48 2019 " "Processing started: Tue Feb 19 17:51:48 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1550609508749 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1550609508749 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta FIFO -c FIFO " "Command: quartus_sta FIFO -c FIFO" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1550609508749 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1550609508777 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1550609508918 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1550609508957 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1550609508957 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "3 " "TimeQuest Timing Analyzer is analyzing 3 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1550609509068 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "FIFO.sdc " "Synopsys Design Constraints File file not found: 'FIFO.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1550609509082 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1550609509083 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name DIV2:clkDiv\|ax2 DIV2:clkDiv\|ax2 " "create_clock -period 1.000 -name DIV2:clkDiv\|ax2 DIV2:clkDiv\|ax2" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1550609509085 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clkM clkM " "create_clock -period 1.000 -name clkM clkM" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1550609509085 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name DIV2:clkDiv\|ax DIV2:clkDiv\|ax " "create_clock -period 1.000 -name DIV2:clkDiv\|ax DIV2:clkDiv\|ax" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1550609509085 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name FIFO:fifo1\|y_present.rd1 FIFO:fifo1\|y_present.rd1 " "create_clock -period 1.000 -name FIFO:fifo1\|y_present.rd1 FIFO:fifo1\|y_present.rd1" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1550609509085 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name FIFO:fifo1\|y_present.wr2 FIFO:fifo1\|y_present.wr2 " "create_clock -period 1.000 -name FIFO:fifo1\|y_present.wr2 FIFO:fifo1\|y_present.wr2" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1550609509085 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name FIFO:fifo1\|y_present.rd2 FIFO:fifo1\|y_present.rd2 " "create_clock -period 1.000 -name FIFO:fifo1\|y_present.rd2 FIFO:fifo1\|y_present.rd2" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1550609509085 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1550609509085 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1550609509089 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1550609509096 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1550609509103 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.184 " "Worst-case setup slack is -4.184" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1550609509104 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1550609509104 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.184      -507.034 DIV2:clkDiv\|ax  " "   -4.184      -507.034 DIV2:clkDiv\|ax " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1550609509104 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.961        -5.674 FIFO:fifo1\|y_present.rd1  " "   -3.961        -5.674 FIFO:fifo1\|y_present.rd1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1550609509104 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.627       -73.965 clkM  " "   -2.627       -73.965 clkM " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1550609509104 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.751        -5.835 DIV2:clkDiv\|ax2  " "   -0.751        -5.835 DIV2:clkDiv\|ax2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1550609509104 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.318        -0.431 FIFO:fifo1\|y_present.wr2  " "   -0.318        -0.431 FIFO:fifo1\|y_present.wr2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1550609509104 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.267        -0.535 FIFO:fifo1\|y_present.rd2  " "   -0.267        -0.535 FIFO:fifo1\|y_present.rd2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1550609509104 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1550609509104 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.498 " "Worst-case hold slack is -2.498" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1550609509107 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1550609509107 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.498        -4.991 clkM  " "   -2.498        -4.991 clkM " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1550609509107 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.496       -26.143 DIV2:clkDiv\|ax  " "   -2.496       -26.143 DIV2:clkDiv\|ax " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1550609509107 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.897        -0.897 FIFO:fifo1\|y_present.rd2  " "   -0.897        -0.897 FIFO:fifo1\|y_present.rd2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1550609509107 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.660        -0.807 FIFO:fifo1\|y_present.rd1  " "   -0.660        -0.807 FIFO:fifo1\|y_present.rd1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1550609509107 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.391         0.000 FIFO:fifo1\|y_present.wr2  " "    0.391         0.000 FIFO:fifo1\|y_present.wr2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1550609509107 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.536         0.000 DIV2:clkDiv\|ax2  " "    0.536         0.000 DIV2:clkDiv\|ax2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1550609509107 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1550609509107 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1550609509108 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1550609509108 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.423 " "Worst-case minimum pulse width slack is -1.423" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1550609509109 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1550609509109 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.423       -23.076 DIV2:clkDiv\|ax2  " "   -1.423       -23.076 DIV2:clkDiv\|ax2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1550609509109 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380       -46.380 clkM  " "   -1.380       -46.380 clkM " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1550609509109 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500      -143.000 DIV2:clkDiv\|ax  " "   -0.500      -143.000 DIV2:clkDiv\|ax " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1550609509109 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500        -4.000 FIFO:fifo1\|y_present.rd2  " "   -0.500        -4.000 FIFO:fifo1\|y_present.rd2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1550609509109 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500        -4.000 FIFO:fifo1\|y_present.wr2  " "   -0.500        -4.000 FIFO:fifo1\|y_present.wr2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1550609509109 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 FIFO:fifo1\|y_present.rd1  " "    0.500         0.000 FIFO:fifo1\|y_present.rd1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1550609509109 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1550609509109 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1550609509190 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1550609509192 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1550609509214 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.976 " "Worst-case setup slack is -1.976" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1550609509217 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1550609509217 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.976      -232.567 DIV2:clkDiv\|ax  " "   -1.976      -232.567 DIV2:clkDiv\|ax " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1550609509217 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.619        -1.998 FIFO:fifo1\|y_present.rd1  " "   -1.619        -1.998 FIFO:fifo1\|y_present.rd1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1550609509217 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.740       -12.549 clkM  " "   -0.740       -12.549 clkM " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1550609509217 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.221         0.000 DIV2:clkDiv\|ax2  " "    0.221         0.000 DIV2:clkDiv\|ax2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1550609509217 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.300         0.000 FIFO:fifo1\|y_present.rd2  " "    0.300         0.000 FIFO:fifo1\|y_present.rd2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1550609509217 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.374         0.000 FIFO:fifo1\|y_present.wr2  " "    0.374         0.000 FIFO:fifo1\|y_present.wr2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1550609509217 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1550609509217 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.561 " "Worst-case hold slack is -1.561" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1550609509222 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1550609509222 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.561       -61.047 DIV2:clkDiv\|ax  " "   -1.561       -61.047 DIV2:clkDiv\|ax " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1550609509222 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.545        -3.087 clkM  " "   -1.545        -3.087 clkM " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1550609509222 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.393        -0.393 FIFO:fifo1\|y_present.rd2  " "   -0.393        -0.393 FIFO:fifo1\|y_present.rd2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1550609509222 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.267        -0.321 FIFO:fifo1\|y_present.rd1  " "   -0.267        -0.321 FIFO:fifo1\|y_present.rd1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1550609509222 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 FIFO:fifo1\|y_present.wr2  " "    0.215         0.000 FIFO:fifo1\|y_present.wr2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1550609509222 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.246         0.000 DIV2:clkDiv\|ax2  " "    0.246         0.000 DIV2:clkDiv\|ax2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1550609509222 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1550609509222 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1550609509225 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1550609509227 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.423 " "Worst-case minimum pulse width slack is -1.423" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1550609509230 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1550609509230 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.423       -23.076 DIV2:clkDiv\|ax2  " "   -1.423       -23.076 DIV2:clkDiv\|ax2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1550609509230 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380       -46.380 clkM  " "   -1.380       -46.380 clkM " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1550609509230 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500      -143.000 DIV2:clkDiv\|ax  " "   -0.500      -143.000 DIV2:clkDiv\|ax " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1550609509230 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500        -4.000 FIFO:fifo1\|y_present.rd2  " "   -0.500        -4.000 FIFO:fifo1\|y_present.rd2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1550609509230 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500        -4.000 FIFO:fifo1\|y_present.wr2  " "   -0.500        -4.000 FIFO:fifo1\|y_present.wr2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1550609509230 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 FIFO:fifo1\|y_present.rd1  " "    0.500         0.000 FIFO:fifo1\|y_present.rd1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1550609509230 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1550609509230 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1550609509349 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1550609509376 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1550609509376 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "506 " "Peak virtual memory: 506 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1550609509434 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb 19 17:51:49 2019 " "Processing ended: Tue Feb 19 17:51:49 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1550609509434 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1550609509434 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1550609509434 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1550609509434 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1550609511710 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1550609511711 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 19 17:51:51 2019 " "Processing started: Tue Feb 19 17:51:51 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1550609511711 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1550609511711 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off FIFO -c FIFO " "Command: quartus_eda --read_settings_files=off --write_settings_files=off FIFO -c FIFO" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1550609511712 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "FIFO.vo /home/luiz/Documents/projects/ELE1717/FIFO/simulation/modelsim/ simulation " "Generated file FIFO.vo in folder \"/home/luiz/Documents/projects/ELE1717/FIFO/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1550609512076 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "802 " "Peak virtual memory: 802 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1550609512116 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb 19 17:51:52 2019 " "Processing ended: Tue Feb 19 17:51:52 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1550609512116 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1550609512116 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1550609512116 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1550609512116 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 47 s " "Quartus II Full Compilation was successful. 0 errors, 47 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1550609512230 ""}
