vsim -gui work.alu_ns_tb
# vsim -gui work.alu_ns_tb 
# Start time: 12:03:41 on Sep 25,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading ieee.numeric_std(body)
# Loading work.alu_ns_tb(tb)
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading cycloneiv.cycloneiv_atom_pack(body)
# Loading cycloneiv.cycloneiv_components
# Loading work.alu_ns(structure)
# ** Warning: (vsim-8713) Suspect default binding for component instance 'UUT'.
# Entity has no generics at all; the component has generic:
#           WIDTH
#    Time: 0 ps  Iteration: 0  Instance: /alu_ns_tb/UUT File: C:/Users/steve/source/eel4712/lab3/83190817/p2/modelsim/alu_ns_tb.vhd Line: 44
# Loading work.hard_block(structure)
# Loading cycloneiv.cycloneiv_io_obuf(arch)
# Loading cycloneiv.cycloneiv_io_ibuf(arch)
# Loading cycloneiv.cycloneiv_lcell_comb(vital_lcell_comb)
# ** Warning: Design size of 45543 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
add wave -position end  sim:/alu_ns_tb/input1
add wave -position end  sim:/alu_ns_tb/input2
add wave -position end  sim:/alu_ns_tb/sel
add wave -position end  sim:/alu_ns_tb/output
add wave -position end  sim:/alu_ns_tb/overflow
run -all
# ** Note: simulation finished!
#    Time: 700 ns  Iteration: 0  Instance: /alu_ns_tb
# End time: 12:05:32 on Sep 25,2023, Elapsed time: 0:01:51
# Errors: 0, Warnings: 3
# Closing project C:/Users/steve/source/eel4712/lab3/83190817/p2/modelsim/lab3_p2.mpf
