<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p2475" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_2475{left:69px;bottom:68px;letter-spacing:0.11px;}
#t2_2475{left:659px;bottom:1141px;letter-spacing:-0.13px;}
#t3_2475{left:778px;bottom:68px;letter-spacing:0.1px;word-spacing:-0.1px;}
#t4_2475{left:823px;bottom:68px;letter-spacing:0.12px;}
#t5_2475{left:70px;bottom:1083px;letter-spacing:0.16px;word-spacing:-0.94px;}
#t6_2475{left:360px;bottom:745px;letter-spacing:0.13px;word-spacing:-0.03px;}
#t7_2475{left:70px;bottom:641px;letter-spacing:0.13px;}
#t8_2475{left:70px;bottom:619px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t9_2475{left:70px;bottom:602px;letter-spacing:-0.15px;word-spacing:-0.54px;}
#ta_2475{left:70px;bottom:585px;letter-spacing:-0.14px;word-spacing:-1.1px;}
#tb_2475{left:70px;bottom:568px;letter-spacing:-0.2px;word-spacing:-0.4px;}
#tc_2475{left:70px;bottom:545px;letter-spacing:-0.15px;word-spacing:-0.84px;}
#td_2475{left:70px;bottom:529px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#te_2475{left:70px;bottom:512px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tf_2475{left:70px;bottom:495px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tg_2475{left:70px;bottom:478px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#th_2475{left:70px;bottom:461px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#ti_2475{left:70px;bottom:438px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tj_2475{left:70px;bottom:422px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#tk_2475{left:70px;bottom:405px;letter-spacing:-0.14px;word-spacing:-0.43px;}
#tl_2475{left:70px;bottom:382px;letter-spacing:-0.14px;word-spacing:-0.92px;}
#tm_2475{left:70px;bottom:365px;letter-spacing:-0.14px;word-spacing:-0.82px;}
#tn_2475{left:70px;bottom:348px;letter-spacing:-0.14px;word-spacing:-0.62px;}
#to_2475{left:70px;bottom:331px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#tp_2475{left:70px;bottom:315px;letter-spacing:-0.14px;word-spacing:-0.7px;}
#tq_2475{left:70px;bottom:298px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#tr_2475{left:70px;bottom:275px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#ts_2475{left:70px;bottom:258px;letter-spacing:-0.14px;word-spacing:-0.88px;}
#tt_2475{left:70px;bottom:241px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tu_2475{left:70px;bottom:224px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tv_2475{left:70px;bottom:202px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tw_2475{left:70px;bottom:185px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#tx_2475{left:70px;bottom:162px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#ty_2475{left:70px;bottom:145px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#tz_2475{left:70px;bottom:122px;letter-spacing:-0.15px;word-spacing:-0.41px;}
#t10_2475{left:79px;bottom:1065px;letter-spacing:-0.14px;}
#t11_2475{left:79px;bottom:1048px;letter-spacing:-0.12px;}
#t12_2475{left:334px;bottom:1065px;letter-spacing:-0.11px;}
#t13_2475{left:334px;bottom:1048px;letter-spacing:-0.09px;}
#t14_2475{left:380px;bottom:1065px;letter-spacing:-0.17px;}
#t15_2475{left:380px;bottom:1048px;letter-spacing:-0.08px;}
#t16_2475{left:380px;bottom:1031px;letter-spacing:-0.18px;}
#t17_2475{left:439px;bottom:1065px;letter-spacing:-0.12px;}
#t18_2475{left:439px;bottom:1048px;letter-spacing:-0.12px;}
#t19_2475{left:439px;bottom:1031px;letter-spacing:-0.12px;}
#t1a_2475{left:507px;bottom:1065px;letter-spacing:-0.12px;}
#t1b_2475{left:79px;bottom:1008px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1c_2475{left:79px;bottom:991px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t1d_2475{left:334px;bottom:1008px;letter-spacing:-0.17px;}
#t1e_2475{left:380px;bottom:1008px;letter-spacing:-0.19px;}
#t1f_2475{left:439px;bottom:1008px;letter-spacing:-0.18px;}
#t1g_2475{left:507px;bottom:1008px;letter-spacing:-0.11px;word-spacing:-0.16px;}
#t1h_2475{left:507px;bottom:991px;letter-spacing:-0.12px;word-spacing:-0.73px;}
#t1i_2475{left:507px;bottom:975px;letter-spacing:-0.12px;}
#t1j_2475{left:79px;bottom:952px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1k_2475{left:79px;bottom:935px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t1l_2475{left:334px;bottom:952px;letter-spacing:-0.17px;}
#t1m_2475{left:380px;bottom:952px;letter-spacing:-0.19px;}
#t1n_2475{left:439px;bottom:952px;letter-spacing:-0.18px;}
#t1o_2475{left:507px;bottom:952px;letter-spacing:-0.11px;word-spacing:-0.16px;}
#t1p_2475{left:507px;bottom:935px;letter-spacing:-0.12px;word-spacing:-0.73px;}
#t1q_2475{left:507px;bottom:918px;letter-spacing:-0.12px;}
#t1r_2475{left:79px;bottom:895px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1s_2475{left:79px;bottom:878px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t1t_2475{left:334px;bottom:895px;letter-spacing:-0.17px;}
#t1u_2475{left:380px;bottom:895px;letter-spacing:-0.19px;}
#t1v_2475{left:439px;bottom:895px;letter-spacing:-0.17px;}
#t1w_2475{left:507px;bottom:895px;letter-spacing:-0.11px;}
#t1x_2475{left:507px;bottom:878px;letter-spacing:-0.12px;}
#t1y_2475{left:507px;bottom:862px;letter-spacing:-0.12px;}
#t1z_2475{left:79px;bottom:839px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t20_2475{left:79px;bottom:822px;letter-spacing:-0.15px;}
#t21_2475{left:334px;bottom:839px;letter-spacing:-0.18px;}
#t22_2475{left:380px;bottom:839px;letter-spacing:-0.15px;}
#t23_2475{left:439px;bottom:839px;letter-spacing:-0.14px;}
#t24_2475{left:507px;bottom:839px;letter-spacing:-0.11px;word-spacing:-0.15px;}
#t25_2475{left:507px;bottom:822px;letter-spacing:-0.12px;word-spacing:-0.73px;}
#t26_2475{left:507px;bottom:805px;letter-spacing:-0.12px;}
#t27_2475{left:87px;bottom:724px;letter-spacing:-0.13px;}
#t28_2475{left:191px;bottom:724px;letter-spacing:-0.14px;word-spacing:0.05px;}
#t29_2475{left:364px;bottom:724px;letter-spacing:-0.15px;word-spacing:-0.02px;}
#t2a_2475{left:547px;bottom:724px;letter-spacing:-0.14px;word-spacing:0.05px;}
#t2b_2475{left:729px;bottom:724px;letter-spacing:-0.15px;word-spacing:-0.02px;}
#t2c_2475{left:92px;bottom:700px;letter-spacing:-0.16px;}
#t2d_2475{left:176px;bottom:700px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t2e_2475{left:328px;bottom:700px;letter-spacing:-0.11px;}
#t2f_2475{left:323px;bottom:683px;letter-spacing:-0.12px;}
#t2g_2475{left:535px;bottom:700px;letter-spacing:-0.11px;}
#t2h_2475{left:750px;bottom:700px;letter-spacing:-0.12px;}

.s1_2475{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_2475{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_2475{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s4_2475{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_2475{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s6_2475{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
.s7_2475{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts2475" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg2475Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg2475" style="-webkit-user-select: none;"><object width="935" height="1210" data="2475/2475.svg" type="image/svg+xml" id="pdf2475" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_2475" class="t s1_2475">VPGATHERDD/VPGATHERQD—Gather Packed Dword Values Using Signed Dword/Qword Indices </span>
<span id="t2_2475" class="t s2_2475">INSTRUCTION SET REFERENCE, V </span>
<span id="t3_2475" class="t s1_2475">Vol. 2C </span><span id="t4_2475" class="t s1_2475">5-513 </span>
<span id="t5_2475" class="t s3_2475">VPGATHERDD/VPGATHERQD—Gather Packed Dword Values Using Signed Dword/Qword Indices </span>
<span id="t6_2475" class="t s4_2475">Instruction Operand Encoding </span>
<span id="t7_2475" class="t s4_2475">Description </span>
<span id="t8_2475" class="t s5_2475">The instruction conditionally loads up to 4 or 8 dword values from memory addresses specified by the memory </span>
<span id="t9_2475" class="t s5_2475">operand (the second operand) and using dword indices. The memory operand uses the VSIB form of the SIB byte </span>
<span id="ta_2475" class="t s5_2475">to specify a general purpose register operand as the common base, a vector register for an array of indices relative </span>
<span id="tb_2475" class="t s5_2475">to the base and a constant scale factor. </span>
<span id="tc_2475" class="t s5_2475">The mask operand (the third operand) specifies the conditional load operation from each memory address and the </span>
<span id="td_2475" class="t s5_2475">corresponding update of each data element of the destination operand (the first operand). Conditionality is speci- </span>
<span id="te_2475" class="t s5_2475">fied by the most significant bit of each data element of the mask register. If an element’s mask bit is not set, the </span>
<span id="tf_2475" class="t s5_2475">corresponding element of the destination register is left unchanged. The width of data element in the destination </span>
<span id="tg_2475" class="t s5_2475">register and mask register are identical. The entire mask register will be set to zero by this instruction unless the </span>
<span id="th_2475" class="t s5_2475">instruction causes an exception. </span>
<span id="ti_2475" class="t s5_2475">Using qword indices, the instruction conditionally loads up to 2 or 4 qword values from the VSIB addressing </span>
<span id="tj_2475" class="t s5_2475">memory operand, and updates the lower half of the destination register. The upper 128 or 256 bits of the destina- </span>
<span id="tk_2475" class="t s5_2475">tion register are zero’ed with qword indices. </span>
<span id="tl_2475" class="t s5_2475">This instruction can be suspended by an exception if at least one element is already gathered (i.e., if the exception </span>
<span id="tm_2475" class="t s5_2475">is triggered by an element other than the rightmost one with its mask bit set). When this happens, the destination </span>
<span id="tn_2475" class="t s5_2475">register and the mask operand are partially updated; those elements that have been gathered are placed into the </span>
<span id="to_2475" class="t s5_2475">destination register and have their mask bits set to zero. If any traps or interrupts are pending from already gath- </span>
<span id="tp_2475" class="t s5_2475">ered elements, they will be delivered in lieu of the exception; in this case, EFLAG.RF is set to one so an instruction </span>
<span id="tq_2475" class="t s5_2475">breakpoint is not re-triggered when the instruction is continued. </span>
<span id="tr_2475" class="t s5_2475">If the data size and index size are different, part of the destination register and part of the mask register do not </span>
<span id="ts_2475" class="t s5_2475">correspond to any elements being gathered. This instruction sets those parts to zero. It may do this to one or both </span>
<span id="tt_2475" class="t s5_2475">of those registers even if the instruction triggers an exception, and even if the instruction triggers the exception </span>
<span id="tu_2475" class="t s5_2475">before gathering any elements. </span>
<span id="tv_2475" class="t s5_2475">VEX.128 version: For dword indices, the instruction will gather four dword values. For qword indices, the instruc- </span>
<span id="tw_2475" class="t s5_2475">tion will gather two values and zero the upper 64 bits of the destination. </span>
<span id="tx_2475" class="t s5_2475">VEX.256 version: For dword indices, the instruction will gather eight dword values. For qword indices, the instruc- </span>
<span id="ty_2475" class="t s5_2475">tion will gather four values and zero the upper 128 bits of the destination. </span>
<span id="tz_2475" class="t s5_2475">Note that: </span>
<span id="t10_2475" class="t s6_2475">Opcode/ </span>
<span id="t11_2475" class="t s6_2475">Instruction </span>
<span id="t12_2475" class="t s6_2475">Op/ </span>
<span id="t13_2475" class="t s6_2475">En </span>
<span id="t14_2475" class="t s6_2475">64/32 </span>
<span id="t15_2475" class="t s6_2475">-bit </span>
<span id="t16_2475" class="t s6_2475">Mode </span>
<span id="t17_2475" class="t s6_2475">CPUID </span>
<span id="t18_2475" class="t s6_2475">Feature </span>
<span id="t19_2475" class="t s6_2475">Flag </span>
<span id="t1a_2475" class="t s6_2475">Description </span>
<span id="t1b_2475" class="t s7_2475">VEX.128.66.0F38.W0 90 /r </span>
<span id="t1c_2475" class="t s7_2475">VPGATHERDD xmm1, vm32x, xmm2 </span>
<span id="t1d_2475" class="t s7_2475">RMV </span><span id="t1e_2475" class="t s7_2475">V/V </span><span id="t1f_2475" class="t s7_2475">AVX2 </span><span id="t1g_2475" class="t s7_2475">Using dword indices specified in vm32x, gather dword val- </span>
<span id="t1h_2475" class="t s7_2475">ues from memory conditioned on mask specified by xmm2. </span>
<span id="t1i_2475" class="t s7_2475">Conditionally gathered elements are merged into xmm1. </span>
<span id="t1j_2475" class="t s7_2475">VEX.128.66.0F38.W0 91 /r </span>
<span id="t1k_2475" class="t s7_2475">VPGATHERQD xmm1, vm64x, xmm2 </span>
<span id="t1l_2475" class="t s7_2475">RMV </span><span id="t1m_2475" class="t s7_2475">V/V </span><span id="t1n_2475" class="t s7_2475">AVX2 </span><span id="t1o_2475" class="t s7_2475">Using qword indices specified in vm64x, gather dword val- </span>
<span id="t1p_2475" class="t s7_2475">ues from memory conditioned on mask specified by xmm2. </span>
<span id="t1q_2475" class="t s7_2475">Conditionally gathered elements are merged into xmm1. </span>
<span id="t1r_2475" class="t s7_2475">VEX.256.66.0F38.W0 90 /r </span>
<span id="t1s_2475" class="t s7_2475">VPGATHERDD ymm1, vm32y, ymm2 </span>
<span id="t1t_2475" class="t s7_2475">RMV </span><span id="t1u_2475" class="t s7_2475">V/V </span><span id="t1v_2475" class="t s7_2475">AVX2 </span><span id="t1w_2475" class="t s7_2475">Using dword indices specified in vm32y, gather dword </span>
<span id="t1x_2475" class="t s7_2475">from memory conditioned on mask specified by ymm2. </span>
<span id="t1y_2475" class="t s7_2475">Conditionally gathered elements are merged into ymm1. </span>
<span id="t1z_2475" class="t s7_2475">VEX.256.66.0F38.W0 91 /r </span>
<span id="t20_2475" class="t s7_2475">VPGATHERQD xmm1, vm64y, xmm2 </span>
<span id="t21_2475" class="t s7_2475">RMV </span><span id="t22_2475" class="t s7_2475">V/V </span><span id="t23_2475" class="t s7_2475">AVX2 </span><span id="t24_2475" class="t s7_2475">Using qword indices specified in vm64y, gather dword val- </span>
<span id="t25_2475" class="t s7_2475">ues from memory conditioned on mask specified by xmm2. </span>
<span id="t26_2475" class="t s7_2475">Conditionally gathered elements are merged into xmm1. </span>
<span id="t27_2475" class="t s6_2475">Op/En </span><span id="t28_2475" class="t s6_2475">Operand 1 </span><span id="t29_2475" class="t s6_2475">Operand 2 </span><span id="t2a_2475" class="t s6_2475">Operand 3 </span><span id="t2b_2475" class="t s6_2475">Operand 4 </span>
<span id="t2c_2475" class="t s7_2475">RMV </span><span id="t2d_2475" class="t s7_2475">ModRM:reg (r,w) </span><span id="t2e_2475" class="t s7_2475">BaseReg (R): VSIB:base, </span>
<span id="t2f_2475" class="t s7_2475">VectorReg(R): VSIB:index </span>
<span id="t2g_2475" class="t s7_2475">VEX.vvvv (r, w) </span><span id="t2h_2475" class="t s7_2475">N/A </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
