/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [4:0] _00_;
  reg [2:0] _01_;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [6:0] celloutsig_0_13z;
  wire [25:0] celloutsig_0_14z;
  wire [3:0] celloutsig_0_17z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [2:0] celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire [2:0] celloutsig_0_4z;
  wire [11:0] celloutsig_0_5z;
  wire [9:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [10:0] celloutsig_1_11z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [5:0] celloutsig_1_1z;
  wire [45:0] celloutsig_1_2z;
  wire [6:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_8z;
  wire [5:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_0z = ~(in_data[146] & in_data[182]);
  assign celloutsig_0_3z = !(in_data[76] ? celloutsig_0_1z : in_data[20]);
  assign celloutsig_0_8z = celloutsig_0_3z | ~(celloutsig_0_5z[6]);
  assign celloutsig_0_24z = celloutsig_0_8z | ~(celloutsig_0_19z);
  assign celloutsig_0_11z = ~(celloutsig_0_9z ^ celloutsig_0_5z[11]);
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_18z)
    if (celloutsig_1_18z) _01_ <= 3'h0;
    else _01_ <= in_data[82:80];
  always_ff @(posedge clkin_data[32], posedge clkin_data[64])
    if (clkin_data[64]) _00_ <= 5'h00;
    else _00_ <= { celloutsig_1_2z[5:2], celloutsig_1_4z };
  assign celloutsig_0_4z = { _01_[2:1], celloutsig_0_2z } / { 1'h1, _01_[1:0] };
  assign celloutsig_0_7z = in_data[48:27] >= { in_data[73:68], celloutsig_0_4z, celloutsig_0_6z[9:3], 3'h7, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_3z };
  assign celloutsig_1_4z = { celloutsig_1_2z[40:37], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_3z } >= celloutsig_1_2z[27:0];
  assign celloutsig_1_5z = in_data[117:114] > celloutsig_1_3z[4:1];
  assign celloutsig_1_8z = { _00_[0], celloutsig_1_3z } <= { _00_[1], celloutsig_1_6z, celloutsig_1_6z, _00_ };
  assign celloutsig_0_10z = celloutsig_0_5z <= { _01_[1:0], celloutsig_0_3z, celloutsig_0_8z, celloutsig_0_1z, celloutsig_0_7z, celloutsig_0_7z, celloutsig_0_1z, celloutsig_0_7z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_2z };
  assign celloutsig_0_19z = { celloutsig_0_5z[7:0], celloutsig_0_8z } && { in_data[23], celloutsig_0_8z, celloutsig_0_1z, celloutsig_0_8z, celloutsig_0_10z, celloutsig_0_17z };
  assign celloutsig_0_1z = ! in_data[90:86];
  assign celloutsig_1_11z[10:1] = celloutsig_1_8z ? { celloutsig_1_2z[31:23], celloutsig_1_5z } : in_data[116:107];
  assign celloutsig_1_19z = | { celloutsig_1_18z, celloutsig_1_11z[8:3] };
  assign celloutsig_0_14z = { celloutsig_0_5z[10:1], celloutsig_0_2z, celloutsig_0_6z[9:3], 3'h7, celloutsig_0_7z, celloutsig_0_2z, celloutsig_0_7z, celloutsig_0_9z, celloutsig_0_9z } >> { in_data[57:40], celloutsig_0_13z, celloutsig_0_8z };
  assign celloutsig_0_23z = { celloutsig_0_14z[13:12], celloutsig_0_9z } >> _01_;
  assign celloutsig_1_1z = { in_data[155:153], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z } >> in_data[169:164];
  assign celloutsig_0_17z = { celloutsig_0_6z[8:6], celloutsig_0_2z } >> celloutsig_0_14z[3:0];
  assign celloutsig_1_9z = celloutsig_1_3z[5:0] - { celloutsig_1_1z[3:1], celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_0z };
  assign celloutsig_0_5z = in_data[86:75] - { _01_, _01_, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_1z };
  assign celloutsig_0_13z = { celloutsig_0_5z[10:9], celloutsig_0_11z, celloutsig_0_7z, celloutsig_0_11z, celloutsig_0_8z, celloutsig_0_9z } - { celloutsig_0_5z[8:7], celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_11z };
  assign celloutsig_1_2z = in_data[164:119] ~^ { in_data[149:116], celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_1_3z = { celloutsig_1_2z[34:29], celloutsig_1_0z } ~^ celloutsig_1_2z[35:29];
  assign celloutsig_1_18z = ~((celloutsig_1_4z & celloutsig_1_5z) | celloutsig_1_9z[1]);
  assign celloutsig_0_9z = ~((in_data[63] & celloutsig_0_6z[9]) | celloutsig_0_5z[9]);
  assign celloutsig_0_2z = ~((in_data[74] & in_data[78]) | celloutsig_0_1z);
  assign celloutsig_1_6z = ~((celloutsig_1_2z[43] & celloutsig_1_4z) | celloutsig_1_4z);
  assign celloutsig_0_6z[9:3] = in_data[12:6] ~^ { in_data[95:91], celloutsig_0_3z, celloutsig_0_2z };
  assign celloutsig_0_6z[2:0] = 3'h7;
  assign celloutsig_1_11z[0] = celloutsig_1_0z;
  assign { out_data[128], out_data[96], out_data[34:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_23z, celloutsig_0_24z };
endmodule
