
HAB_Tracker_new.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000138  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00019a28  08000140  08000140  00010140  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000131c  08019b68  08019b68  00029b68  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0801ae84  0801ae84  0003082c  2**0
                  CONTENTS
  4 .ARM          00000008  0801ae84  0801ae84  0002ae84  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0801ae8c  0801ae8c  0003082c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0801ae8c  0801ae8c  0002ae8c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0801ae90  0801ae90  0002ae90  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000082c  20000000  0801ae94  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000669c  20000830  0801b6c0  00030830  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  20006ecc  0801b6c0  00036ecc  2**0
                  ALLOC
 11 .ARM.attributes 0000002a  00000000  00000000  0003082c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00032f92  00000000  00000000  00030856  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00006906  00000000  00000000  000637e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00002b50  00000000  00000000  0006a0f0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000028f0  00000000  00000000  0006cc40  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000248e1  00000000  00000000  0006f530  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00039711  00000000  00000000  00093e11  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000c0aab  00000000  00000000  000cd522  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  0018dfcd  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000cb7c  00000000  00000000  0018e020  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000140 <__do_global_dtors_aux>:
 8000140:	b510      	push	{r4, lr}
 8000142:	4c05      	ldr	r4, [pc, #20]	; (8000158 <__do_global_dtors_aux+0x18>)
 8000144:	7823      	ldrb	r3, [r4, #0]
 8000146:	b933      	cbnz	r3, 8000156 <__do_global_dtors_aux+0x16>
 8000148:	4b04      	ldr	r3, [pc, #16]	; (800015c <__do_global_dtors_aux+0x1c>)
 800014a:	b113      	cbz	r3, 8000152 <__do_global_dtors_aux+0x12>
 800014c:	4804      	ldr	r0, [pc, #16]	; (8000160 <__do_global_dtors_aux+0x20>)
 800014e:	f3af 8000 	nop.w
 8000152:	2301      	movs	r3, #1
 8000154:	7023      	strb	r3, [r4, #0]
 8000156:	bd10      	pop	{r4, pc}
 8000158:	20000830 	.word	0x20000830
 800015c:	00000000 	.word	0x00000000
 8000160:	08019b50 	.word	0x08019b50

08000164 <frame_dummy>:
 8000164:	b508      	push	{r3, lr}
 8000166:	4b03      	ldr	r3, [pc, #12]	; (8000174 <frame_dummy+0x10>)
 8000168:	b11b      	cbz	r3, 8000172 <frame_dummy+0xe>
 800016a:	4903      	ldr	r1, [pc, #12]	; (8000178 <frame_dummy+0x14>)
 800016c:	4803      	ldr	r0, [pc, #12]	; (800017c <frame_dummy+0x18>)
 800016e:	f3af 8000 	nop.w
 8000172:	bd08      	pop	{r3, pc}
 8000174:	00000000 	.word	0x00000000
 8000178:	20000834 	.word	0x20000834
 800017c:	08019b50 	.word	0x08019b50

08000180 <strlen>:
 8000180:	4603      	mov	r3, r0
 8000182:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000186:	2a00      	cmp	r2, #0
 8000188:	d1fb      	bne.n	8000182 <strlen+0x2>
 800018a:	1a18      	subs	r0, r3, r0
 800018c:	3801      	subs	r0, #1
 800018e:	4770      	bx	lr

08000190 <memchr>:
 8000190:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000194:	2a10      	cmp	r2, #16
 8000196:	db2b      	blt.n	80001f0 <memchr+0x60>
 8000198:	f010 0f07 	tst.w	r0, #7
 800019c:	d008      	beq.n	80001b0 <memchr+0x20>
 800019e:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001a2:	3a01      	subs	r2, #1
 80001a4:	428b      	cmp	r3, r1
 80001a6:	d02d      	beq.n	8000204 <memchr+0x74>
 80001a8:	f010 0f07 	tst.w	r0, #7
 80001ac:	b342      	cbz	r2, 8000200 <memchr+0x70>
 80001ae:	d1f6      	bne.n	800019e <memchr+0xe>
 80001b0:	b4f0      	push	{r4, r5, r6, r7}
 80001b2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001b6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001ba:	f022 0407 	bic.w	r4, r2, #7
 80001be:	f07f 0700 	mvns.w	r7, #0
 80001c2:	2300      	movs	r3, #0
 80001c4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 80001c8:	3c08      	subs	r4, #8
 80001ca:	ea85 0501 	eor.w	r5, r5, r1
 80001ce:	ea86 0601 	eor.w	r6, r6, r1
 80001d2:	fa85 f547 	uadd8	r5, r5, r7
 80001d6:	faa3 f587 	sel	r5, r3, r7
 80001da:	fa86 f647 	uadd8	r6, r6, r7
 80001de:	faa5 f687 	sel	r6, r5, r7
 80001e2:	b98e      	cbnz	r6, 8000208 <memchr+0x78>
 80001e4:	d1ee      	bne.n	80001c4 <memchr+0x34>
 80001e6:	bcf0      	pop	{r4, r5, r6, r7}
 80001e8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001ec:	f002 0207 	and.w	r2, r2, #7
 80001f0:	b132      	cbz	r2, 8000200 <memchr+0x70>
 80001f2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f6:	3a01      	subs	r2, #1
 80001f8:	ea83 0301 	eor.w	r3, r3, r1
 80001fc:	b113      	cbz	r3, 8000204 <memchr+0x74>
 80001fe:	d1f8      	bne.n	80001f2 <memchr+0x62>
 8000200:	2000      	movs	r0, #0
 8000202:	4770      	bx	lr
 8000204:	3801      	subs	r0, #1
 8000206:	4770      	bx	lr
 8000208:	2d00      	cmp	r5, #0
 800020a:	bf06      	itte	eq
 800020c:	4635      	moveq	r5, r6
 800020e:	3803      	subeq	r0, #3
 8000210:	3807      	subne	r0, #7
 8000212:	f015 0f01 	tst.w	r5, #1
 8000216:	d107      	bne.n	8000228 <memchr+0x98>
 8000218:	3001      	adds	r0, #1
 800021a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800021e:	bf02      	ittt	eq
 8000220:	3001      	addeq	r0, #1
 8000222:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000226:	3001      	addeq	r0, #1
 8000228:	bcf0      	pop	{r4, r5, r6, r7}
 800022a:	3801      	subs	r0, #1
 800022c:	4770      	bx	lr
 800022e:	bf00      	nop

08000230 <__aeabi_drsub>:
 8000230:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000234:	e002      	b.n	800023c <__adddf3>
 8000236:	bf00      	nop

08000238 <__aeabi_dsub>:
 8000238:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800023c <__adddf3>:
 800023c:	b530      	push	{r4, r5, lr}
 800023e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000242:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000246:	ea94 0f05 	teq	r4, r5
 800024a:	bf08      	it	eq
 800024c:	ea90 0f02 	teqeq	r0, r2
 8000250:	bf1f      	itttt	ne
 8000252:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000256:	ea55 0c02 	orrsne.w	ip, r5, r2
 800025a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800025e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000262:	f000 80e2 	beq.w	800042a <__adddf3+0x1ee>
 8000266:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800026a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800026e:	bfb8      	it	lt
 8000270:	426d      	neglt	r5, r5
 8000272:	dd0c      	ble.n	800028e <__adddf3+0x52>
 8000274:	442c      	add	r4, r5
 8000276:	ea80 0202 	eor.w	r2, r0, r2
 800027a:	ea81 0303 	eor.w	r3, r1, r3
 800027e:	ea82 0000 	eor.w	r0, r2, r0
 8000282:	ea83 0101 	eor.w	r1, r3, r1
 8000286:	ea80 0202 	eor.w	r2, r0, r2
 800028a:	ea81 0303 	eor.w	r3, r1, r3
 800028e:	2d36      	cmp	r5, #54	; 0x36
 8000290:	bf88      	it	hi
 8000292:	bd30      	pophi	{r4, r5, pc}
 8000294:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000298:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800029c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002a0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002a4:	d002      	beq.n	80002ac <__adddf3+0x70>
 80002a6:	4240      	negs	r0, r0
 80002a8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002ac:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80002b0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002b4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002b8:	d002      	beq.n	80002c0 <__adddf3+0x84>
 80002ba:	4252      	negs	r2, r2
 80002bc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002c0:	ea94 0f05 	teq	r4, r5
 80002c4:	f000 80a7 	beq.w	8000416 <__adddf3+0x1da>
 80002c8:	f1a4 0401 	sub.w	r4, r4, #1
 80002cc:	f1d5 0e20 	rsbs	lr, r5, #32
 80002d0:	db0d      	blt.n	80002ee <__adddf3+0xb2>
 80002d2:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002d6:	fa22 f205 	lsr.w	r2, r2, r5
 80002da:	1880      	adds	r0, r0, r2
 80002dc:	f141 0100 	adc.w	r1, r1, #0
 80002e0:	fa03 f20e 	lsl.w	r2, r3, lr
 80002e4:	1880      	adds	r0, r0, r2
 80002e6:	fa43 f305 	asr.w	r3, r3, r5
 80002ea:	4159      	adcs	r1, r3
 80002ec:	e00e      	b.n	800030c <__adddf3+0xd0>
 80002ee:	f1a5 0520 	sub.w	r5, r5, #32
 80002f2:	f10e 0e20 	add.w	lr, lr, #32
 80002f6:	2a01      	cmp	r2, #1
 80002f8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002fc:	bf28      	it	cs
 80002fe:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000302:	fa43 f305 	asr.w	r3, r3, r5
 8000306:	18c0      	adds	r0, r0, r3
 8000308:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800030c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000310:	d507      	bpl.n	8000322 <__adddf3+0xe6>
 8000312:	f04f 0e00 	mov.w	lr, #0
 8000316:	f1dc 0c00 	rsbs	ip, ip, #0
 800031a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800031e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000322:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000326:	d31b      	bcc.n	8000360 <__adddf3+0x124>
 8000328:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800032c:	d30c      	bcc.n	8000348 <__adddf3+0x10c>
 800032e:	0849      	lsrs	r1, r1, #1
 8000330:	ea5f 0030 	movs.w	r0, r0, rrx
 8000334:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000338:	f104 0401 	add.w	r4, r4, #1
 800033c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000340:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000344:	f080 809a 	bcs.w	800047c <__adddf3+0x240>
 8000348:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800034c:	bf08      	it	eq
 800034e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000352:	f150 0000 	adcs.w	r0, r0, #0
 8000356:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800035a:	ea41 0105 	orr.w	r1, r1, r5
 800035e:	bd30      	pop	{r4, r5, pc}
 8000360:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000364:	4140      	adcs	r0, r0
 8000366:	eb41 0101 	adc.w	r1, r1, r1
 800036a:	3c01      	subs	r4, #1
 800036c:	bf28      	it	cs
 800036e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000372:	d2e9      	bcs.n	8000348 <__adddf3+0x10c>
 8000374:	f091 0f00 	teq	r1, #0
 8000378:	bf04      	itt	eq
 800037a:	4601      	moveq	r1, r0
 800037c:	2000      	moveq	r0, #0
 800037e:	fab1 f381 	clz	r3, r1
 8000382:	bf08      	it	eq
 8000384:	3320      	addeq	r3, #32
 8000386:	f1a3 030b 	sub.w	r3, r3, #11
 800038a:	f1b3 0220 	subs.w	r2, r3, #32
 800038e:	da0c      	bge.n	80003aa <__adddf3+0x16e>
 8000390:	320c      	adds	r2, #12
 8000392:	dd08      	ble.n	80003a6 <__adddf3+0x16a>
 8000394:	f102 0c14 	add.w	ip, r2, #20
 8000398:	f1c2 020c 	rsb	r2, r2, #12
 800039c:	fa01 f00c 	lsl.w	r0, r1, ip
 80003a0:	fa21 f102 	lsr.w	r1, r1, r2
 80003a4:	e00c      	b.n	80003c0 <__adddf3+0x184>
 80003a6:	f102 0214 	add.w	r2, r2, #20
 80003aa:	bfd8      	it	le
 80003ac:	f1c2 0c20 	rsble	ip, r2, #32
 80003b0:	fa01 f102 	lsl.w	r1, r1, r2
 80003b4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003b8:	bfdc      	itt	le
 80003ba:	ea41 010c 	orrle.w	r1, r1, ip
 80003be:	4090      	lslle	r0, r2
 80003c0:	1ae4      	subs	r4, r4, r3
 80003c2:	bfa2      	ittt	ge
 80003c4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003c8:	4329      	orrge	r1, r5
 80003ca:	bd30      	popge	{r4, r5, pc}
 80003cc:	ea6f 0404 	mvn.w	r4, r4
 80003d0:	3c1f      	subs	r4, #31
 80003d2:	da1c      	bge.n	800040e <__adddf3+0x1d2>
 80003d4:	340c      	adds	r4, #12
 80003d6:	dc0e      	bgt.n	80003f6 <__adddf3+0x1ba>
 80003d8:	f104 0414 	add.w	r4, r4, #20
 80003dc:	f1c4 0220 	rsb	r2, r4, #32
 80003e0:	fa20 f004 	lsr.w	r0, r0, r4
 80003e4:	fa01 f302 	lsl.w	r3, r1, r2
 80003e8:	ea40 0003 	orr.w	r0, r0, r3
 80003ec:	fa21 f304 	lsr.w	r3, r1, r4
 80003f0:	ea45 0103 	orr.w	r1, r5, r3
 80003f4:	bd30      	pop	{r4, r5, pc}
 80003f6:	f1c4 040c 	rsb	r4, r4, #12
 80003fa:	f1c4 0220 	rsb	r2, r4, #32
 80003fe:	fa20 f002 	lsr.w	r0, r0, r2
 8000402:	fa01 f304 	lsl.w	r3, r1, r4
 8000406:	ea40 0003 	orr.w	r0, r0, r3
 800040a:	4629      	mov	r1, r5
 800040c:	bd30      	pop	{r4, r5, pc}
 800040e:	fa21 f004 	lsr.w	r0, r1, r4
 8000412:	4629      	mov	r1, r5
 8000414:	bd30      	pop	{r4, r5, pc}
 8000416:	f094 0f00 	teq	r4, #0
 800041a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800041e:	bf06      	itte	eq
 8000420:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000424:	3401      	addeq	r4, #1
 8000426:	3d01      	subne	r5, #1
 8000428:	e74e      	b.n	80002c8 <__adddf3+0x8c>
 800042a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800042e:	bf18      	it	ne
 8000430:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000434:	d029      	beq.n	800048a <__adddf3+0x24e>
 8000436:	ea94 0f05 	teq	r4, r5
 800043a:	bf08      	it	eq
 800043c:	ea90 0f02 	teqeq	r0, r2
 8000440:	d005      	beq.n	800044e <__adddf3+0x212>
 8000442:	ea54 0c00 	orrs.w	ip, r4, r0
 8000446:	bf04      	itt	eq
 8000448:	4619      	moveq	r1, r3
 800044a:	4610      	moveq	r0, r2
 800044c:	bd30      	pop	{r4, r5, pc}
 800044e:	ea91 0f03 	teq	r1, r3
 8000452:	bf1e      	ittt	ne
 8000454:	2100      	movne	r1, #0
 8000456:	2000      	movne	r0, #0
 8000458:	bd30      	popne	{r4, r5, pc}
 800045a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800045e:	d105      	bne.n	800046c <__adddf3+0x230>
 8000460:	0040      	lsls	r0, r0, #1
 8000462:	4149      	adcs	r1, r1
 8000464:	bf28      	it	cs
 8000466:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800046a:	bd30      	pop	{r4, r5, pc}
 800046c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000470:	bf3c      	itt	cc
 8000472:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000476:	bd30      	popcc	{r4, r5, pc}
 8000478:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800047c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000480:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000484:	f04f 0000 	mov.w	r0, #0
 8000488:	bd30      	pop	{r4, r5, pc}
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf1a      	itte	ne
 8000490:	4619      	movne	r1, r3
 8000492:	4610      	movne	r0, r2
 8000494:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000498:	bf1c      	itt	ne
 800049a:	460b      	movne	r3, r1
 800049c:	4602      	movne	r2, r0
 800049e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004a2:	bf06      	itte	eq
 80004a4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004a8:	ea91 0f03 	teqeq	r1, r3
 80004ac:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80004b0:	bd30      	pop	{r4, r5, pc}
 80004b2:	bf00      	nop

080004b4 <__aeabi_ui2d>:
 80004b4:	f090 0f00 	teq	r0, #0
 80004b8:	bf04      	itt	eq
 80004ba:	2100      	moveq	r1, #0
 80004bc:	4770      	bxeq	lr
 80004be:	b530      	push	{r4, r5, lr}
 80004c0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004c4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004c8:	f04f 0500 	mov.w	r5, #0
 80004cc:	f04f 0100 	mov.w	r1, #0
 80004d0:	e750      	b.n	8000374 <__adddf3+0x138>
 80004d2:	bf00      	nop

080004d4 <__aeabi_i2d>:
 80004d4:	f090 0f00 	teq	r0, #0
 80004d8:	bf04      	itt	eq
 80004da:	2100      	moveq	r1, #0
 80004dc:	4770      	bxeq	lr
 80004de:	b530      	push	{r4, r5, lr}
 80004e0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004e4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004e8:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80004ec:	bf48      	it	mi
 80004ee:	4240      	negmi	r0, r0
 80004f0:	f04f 0100 	mov.w	r1, #0
 80004f4:	e73e      	b.n	8000374 <__adddf3+0x138>
 80004f6:	bf00      	nop

080004f8 <__aeabi_f2d>:
 80004f8:	0042      	lsls	r2, r0, #1
 80004fa:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004fe:	ea4f 0131 	mov.w	r1, r1, rrx
 8000502:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000506:	bf1f      	itttt	ne
 8000508:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800050c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000510:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000514:	4770      	bxne	lr
 8000516:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800051a:	bf08      	it	eq
 800051c:	4770      	bxeq	lr
 800051e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000522:	bf04      	itt	eq
 8000524:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000528:	4770      	bxeq	lr
 800052a:	b530      	push	{r4, r5, lr}
 800052c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000530:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000534:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000538:	e71c      	b.n	8000374 <__adddf3+0x138>
 800053a:	bf00      	nop

0800053c <__aeabi_ul2d>:
 800053c:	ea50 0201 	orrs.w	r2, r0, r1
 8000540:	bf08      	it	eq
 8000542:	4770      	bxeq	lr
 8000544:	b530      	push	{r4, r5, lr}
 8000546:	f04f 0500 	mov.w	r5, #0
 800054a:	e00a      	b.n	8000562 <__aeabi_l2d+0x16>

0800054c <__aeabi_l2d>:
 800054c:	ea50 0201 	orrs.w	r2, r0, r1
 8000550:	bf08      	it	eq
 8000552:	4770      	bxeq	lr
 8000554:	b530      	push	{r4, r5, lr}
 8000556:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800055a:	d502      	bpl.n	8000562 <__aeabi_l2d+0x16>
 800055c:	4240      	negs	r0, r0
 800055e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000562:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000566:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800056a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800056e:	f43f aed8 	beq.w	8000322 <__adddf3+0xe6>
 8000572:	f04f 0203 	mov.w	r2, #3
 8000576:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800057a:	bf18      	it	ne
 800057c:	3203      	addne	r2, #3
 800057e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000582:	bf18      	it	ne
 8000584:	3203      	addne	r2, #3
 8000586:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800058a:	f1c2 0320 	rsb	r3, r2, #32
 800058e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000592:	fa20 f002 	lsr.w	r0, r0, r2
 8000596:	fa01 fe03 	lsl.w	lr, r1, r3
 800059a:	ea40 000e 	orr.w	r0, r0, lr
 800059e:	fa21 f102 	lsr.w	r1, r1, r2
 80005a2:	4414      	add	r4, r2
 80005a4:	e6bd      	b.n	8000322 <__adddf3+0xe6>
 80005a6:	bf00      	nop

080005a8 <__aeabi_dmul>:
 80005a8:	b570      	push	{r4, r5, r6, lr}
 80005aa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005ae:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80005b2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005b6:	bf1d      	ittte	ne
 80005b8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005bc:	ea94 0f0c 	teqne	r4, ip
 80005c0:	ea95 0f0c 	teqne	r5, ip
 80005c4:	f000 f8de 	bleq	8000784 <__aeabi_dmul+0x1dc>
 80005c8:	442c      	add	r4, r5
 80005ca:	ea81 0603 	eor.w	r6, r1, r3
 80005ce:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005d2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005d6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005da:	bf18      	it	ne
 80005dc:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005e0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005e4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80005e8:	d038      	beq.n	800065c <__aeabi_dmul+0xb4>
 80005ea:	fba0 ce02 	umull	ip, lr, r0, r2
 80005ee:	f04f 0500 	mov.w	r5, #0
 80005f2:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005f6:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80005fa:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005fe:	f04f 0600 	mov.w	r6, #0
 8000602:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000606:	f09c 0f00 	teq	ip, #0
 800060a:	bf18      	it	ne
 800060c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000610:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000614:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000618:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800061c:	d204      	bcs.n	8000628 <__aeabi_dmul+0x80>
 800061e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000622:	416d      	adcs	r5, r5
 8000624:	eb46 0606 	adc.w	r6, r6, r6
 8000628:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800062c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000630:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000634:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000638:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800063c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000640:	bf88      	it	hi
 8000642:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000646:	d81e      	bhi.n	8000686 <__aeabi_dmul+0xde>
 8000648:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800064c:	bf08      	it	eq
 800064e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000652:	f150 0000 	adcs.w	r0, r0, #0
 8000656:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800065a:	bd70      	pop	{r4, r5, r6, pc}
 800065c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000660:	ea46 0101 	orr.w	r1, r6, r1
 8000664:	ea40 0002 	orr.w	r0, r0, r2
 8000668:	ea81 0103 	eor.w	r1, r1, r3
 800066c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000670:	bfc2      	ittt	gt
 8000672:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000676:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800067a:	bd70      	popgt	{r4, r5, r6, pc}
 800067c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000680:	f04f 0e00 	mov.w	lr, #0
 8000684:	3c01      	subs	r4, #1
 8000686:	f300 80ab 	bgt.w	80007e0 <__aeabi_dmul+0x238>
 800068a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800068e:	bfde      	ittt	le
 8000690:	2000      	movle	r0, #0
 8000692:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000696:	bd70      	pople	{r4, r5, r6, pc}
 8000698:	f1c4 0400 	rsb	r4, r4, #0
 800069c:	3c20      	subs	r4, #32
 800069e:	da35      	bge.n	800070c <__aeabi_dmul+0x164>
 80006a0:	340c      	adds	r4, #12
 80006a2:	dc1b      	bgt.n	80006dc <__aeabi_dmul+0x134>
 80006a4:	f104 0414 	add.w	r4, r4, #20
 80006a8:	f1c4 0520 	rsb	r5, r4, #32
 80006ac:	fa00 f305 	lsl.w	r3, r0, r5
 80006b0:	fa20 f004 	lsr.w	r0, r0, r4
 80006b4:	fa01 f205 	lsl.w	r2, r1, r5
 80006b8:	ea40 0002 	orr.w	r0, r0, r2
 80006bc:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80006c0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80006c4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006c8:	fa21 f604 	lsr.w	r6, r1, r4
 80006cc:	eb42 0106 	adc.w	r1, r2, r6
 80006d0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006d4:	bf08      	it	eq
 80006d6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f1c4 040c 	rsb	r4, r4, #12
 80006e0:	f1c4 0520 	rsb	r5, r4, #32
 80006e4:	fa00 f304 	lsl.w	r3, r0, r4
 80006e8:	fa20 f005 	lsr.w	r0, r0, r5
 80006ec:	fa01 f204 	lsl.w	r2, r1, r4
 80006f0:	ea40 0002 	orr.w	r0, r0, r2
 80006f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006f8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006fc:	f141 0100 	adc.w	r1, r1, #0
 8000700:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000704:	bf08      	it	eq
 8000706:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800070a:	bd70      	pop	{r4, r5, r6, pc}
 800070c:	f1c4 0520 	rsb	r5, r4, #32
 8000710:	fa00 f205 	lsl.w	r2, r0, r5
 8000714:	ea4e 0e02 	orr.w	lr, lr, r2
 8000718:	fa20 f304 	lsr.w	r3, r0, r4
 800071c:	fa01 f205 	lsl.w	r2, r1, r5
 8000720:	ea43 0302 	orr.w	r3, r3, r2
 8000724:	fa21 f004 	lsr.w	r0, r1, r4
 8000728:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800072c:	fa21 f204 	lsr.w	r2, r1, r4
 8000730:	ea20 0002 	bic.w	r0, r0, r2
 8000734:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000738:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800073c:	bf08      	it	eq
 800073e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000742:	bd70      	pop	{r4, r5, r6, pc}
 8000744:	f094 0f00 	teq	r4, #0
 8000748:	d10f      	bne.n	800076a <__aeabi_dmul+0x1c2>
 800074a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800074e:	0040      	lsls	r0, r0, #1
 8000750:	eb41 0101 	adc.w	r1, r1, r1
 8000754:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000758:	bf08      	it	eq
 800075a:	3c01      	subeq	r4, #1
 800075c:	d0f7      	beq.n	800074e <__aeabi_dmul+0x1a6>
 800075e:	ea41 0106 	orr.w	r1, r1, r6
 8000762:	f095 0f00 	teq	r5, #0
 8000766:	bf18      	it	ne
 8000768:	4770      	bxne	lr
 800076a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800076e:	0052      	lsls	r2, r2, #1
 8000770:	eb43 0303 	adc.w	r3, r3, r3
 8000774:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000778:	bf08      	it	eq
 800077a:	3d01      	subeq	r5, #1
 800077c:	d0f7      	beq.n	800076e <__aeabi_dmul+0x1c6>
 800077e:	ea43 0306 	orr.w	r3, r3, r6
 8000782:	4770      	bx	lr
 8000784:	ea94 0f0c 	teq	r4, ip
 8000788:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800078c:	bf18      	it	ne
 800078e:	ea95 0f0c 	teqne	r5, ip
 8000792:	d00c      	beq.n	80007ae <__aeabi_dmul+0x206>
 8000794:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000798:	bf18      	it	ne
 800079a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800079e:	d1d1      	bne.n	8000744 <__aeabi_dmul+0x19c>
 80007a0:	ea81 0103 	eor.w	r1, r1, r3
 80007a4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007a8:	f04f 0000 	mov.w	r0, #0
 80007ac:	bd70      	pop	{r4, r5, r6, pc}
 80007ae:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007b2:	bf06      	itte	eq
 80007b4:	4610      	moveq	r0, r2
 80007b6:	4619      	moveq	r1, r3
 80007b8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007bc:	d019      	beq.n	80007f2 <__aeabi_dmul+0x24a>
 80007be:	ea94 0f0c 	teq	r4, ip
 80007c2:	d102      	bne.n	80007ca <__aeabi_dmul+0x222>
 80007c4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80007c8:	d113      	bne.n	80007f2 <__aeabi_dmul+0x24a>
 80007ca:	ea95 0f0c 	teq	r5, ip
 80007ce:	d105      	bne.n	80007dc <__aeabi_dmul+0x234>
 80007d0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007d4:	bf1c      	itt	ne
 80007d6:	4610      	movne	r0, r2
 80007d8:	4619      	movne	r1, r3
 80007da:	d10a      	bne.n	80007f2 <__aeabi_dmul+0x24a>
 80007dc:	ea81 0103 	eor.w	r1, r1, r3
 80007e0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007e4:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007e8:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80007ec:	f04f 0000 	mov.w	r0, #0
 80007f0:	bd70      	pop	{r4, r5, r6, pc}
 80007f2:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007f6:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80007fa:	bd70      	pop	{r4, r5, r6, pc}

080007fc <__aeabi_ddiv>:
 80007fc:	b570      	push	{r4, r5, r6, lr}
 80007fe:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000802:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000806:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800080a:	bf1d      	ittte	ne
 800080c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000810:	ea94 0f0c 	teqne	r4, ip
 8000814:	ea95 0f0c 	teqne	r5, ip
 8000818:	f000 f8a7 	bleq	800096a <__aeabi_ddiv+0x16e>
 800081c:	eba4 0405 	sub.w	r4, r4, r5
 8000820:	ea81 0e03 	eor.w	lr, r1, r3
 8000824:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000828:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800082c:	f000 8088 	beq.w	8000940 <__aeabi_ddiv+0x144>
 8000830:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000834:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000838:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800083c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000840:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000844:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000848:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800084c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000850:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000854:	429d      	cmp	r5, r3
 8000856:	bf08      	it	eq
 8000858:	4296      	cmpeq	r6, r2
 800085a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800085e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000862:	d202      	bcs.n	800086a <__aeabi_ddiv+0x6e>
 8000864:	085b      	lsrs	r3, r3, #1
 8000866:	ea4f 0232 	mov.w	r2, r2, rrx
 800086a:	1ab6      	subs	r6, r6, r2
 800086c:	eb65 0503 	sbc.w	r5, r5, r3
 8000870:	085b      	lsrs	r3, r3, #1
 8000872:	ea4f 0232 	mov.w	r2, r2, rrx
 8000876:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800087a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800087e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000882:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000886:	bf22      	ittt	cs
 8000888:	1ab6      	subcs	r6, r6, r2
 800088a:	4675      	movcs	r5, lr
 800088c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000890:	085b      	lsrs	r3, r3, #1
 8000892:	ea4f 0232 	mov.w	r2, r2, rrx
 8000896:	ebb6 0e02 	subs.w	lr, r6, r2
 800089a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800089e:	bf22      	ittt	cs
 80008a0:	1ab6      	subcs	r6, r6, r2
 80008a2:	4675      	movcs	r5, lr
 80008a4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008a8:	085b      	lsrs	r3, r3, #1
 80008aa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80008b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008b6:	bf22      	ittt	cs
 80008b8:	1ab6      	subcs	r6, r6, r2
 80008ba:	4675      	movcs	r5, lr
 80008bc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ce:	bf22      	ittt	cs
 80008d0:	1ab6      	subcs	r6, r6, r2
 80008d2:	4675      	movcs	r5, lr
 80008d4:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008d8:	ea55 0e06 	orrs.w	lr, r5, r6
 80008dc:	d018      	beq.n	8000910 <__aeabi_ddiv+0x114>
 80008de:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008e2:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008e6:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008ea:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008ee:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008f2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008f6:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008fa:	d1c0      	bne.n	800087e <__aeabi_ddiv+0x82>
 80008fc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000900:	d10b      	bne.n	800091a <__aeabi_ddiv+0x11e>
 8000902:	ea41 0100 	orr.w	r1, r1, r0
 8000906:	f04f 0000 	mov.w	r0, #0
 800090a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800090e:	e7b6      	b.n	800087e <__aeabi_ddiv+0x82>
 8000910:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000914:	bf04      	itt	eq
 8000916:	4301      	orreq	r1, r0
 8000918:	2000      	moveq	r0, #0
 800091a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800091e:	bf88      	it	hi
 8000920:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000924:	f63f aeaf 	bhi.w	8000686 <__aeabi_dmul+0xde>
 8000928:	ebb5 0c03 	subs.w	ip, r5, r3
 800092c:	bf04      	itt	eq
 800092e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000932:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000936:	f150 0000 	adcs.w	r0, r0, #0
 800093a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800093e:	bd70      	pop	{r4, r5, r6, pc}
 8000940:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000944:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000948:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800094c:	bfc2      	ittt	gt
 800094e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000952:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000956:	bd70      	popgt	{r4, r5, r6, pc}
 8000958:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800095c:	f04f 0e00 	mov.w	lr, #0
 8000960:	3c01      	subs	r4, #1
 8000962:	e690      	b.n	8000686 <__aeabi_dmul+0xde>
 8000964:	ea45 0e06 	orr.w	lr, r5, r6
 8000968:	e68d      	b.n	8000686 <__aeabi_dmul+0xde>
 800096a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800096e:	ea94 0f0c 	teq	r4, ip
 8000972:	bf08      	it	eq
 8000974:	ea95 0f0c 	teqeq	r5, ip
 8000978:	f43f af3b 	beq.w	80007f2 <__aeabi_dmul+0x24a>
 800097c:	ea94 0f0c 	teq	r4, ip
 8000980:	d10a      	bne.n	8000998 <__aeabi_ddiv+0x19c>
 8000982:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000986:	f47f af34 	bne.w	80007f2 <__aeabi_dmul+0x24a>
 800098a:	ea95 0f0c 	teq	r5, ip
 800098e:	f47f af25 	bne.w	80007dc <__aeabi_dmul+0x234>
 8000992:	4610      	mov	r0, r2
 8000994:	4619      	mov	r1, r3
 8000996:	e72c      	b.n	80007f2 <__aeabi_dmul+0x24a>
 8000998:	ea95 0f0c 	teq	r5, ip
 800099c:	d106      	bne.n	80009ac <__aeabi_ddiv+0x1b0>
 800099e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009a2:	f43f aefd 	beq.w	80007a0 <__aeabi_dmul+0x1f8>
 80009a6:	4610      	mov	r0, r2
 80009a8:	4619      	mov	r1, r3
 80009aa:	e722      	b.n	80007f2 <__aeabi_dmul+0x24a>
 80009ac:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009b0:	bf18      	it	ne
 80009b2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009b6:	f47f aec5 	bne.w	8000744 <__aeabi_dmul+0x19c>
 80009ba:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009be:	f47f af0d 	bne.w	80007dc <__aeabi_dmul+0x234>
 80009c2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80009c6:	f47f aeeb 	bne.w	80007a0 <__aeabi_dmul+0x1f8>
 80009ca:	e712      	b.n	80007f2 <__aeabi_dmul+0x24a>

080009cc <__gedf2>:
 80009cc:	f04f 3cff 	mov.w	ip, #4294967295
 80009d0:	e006      	b.n	80009e0 <__cmpdf2+0x4>
 80009d2:	bf00      	nop

080009d4 <__ledf2>:
 80009d4:	f04f 0c01 	mov.w	ip, #1
 80009d8:	e002      	b.n	80009e0 <__cmpdf2+0x4>
 80009da:	bf00      	nop

080009dc <__cmpdf2>:
 80009dc:	f04f 0c01 	mov.w	ip, #1
 80009e0:	f84d cd04 	str.w	ip, [sp, #-4]!
 80009e4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009e8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009ec:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009f0:	bf18      	it	ne
 80009f2:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80009f6:	d01b      	beq.n	8000a30 <__cmpdf2+0x54>
 80009f8:	b001      	add	sp, #4
 80009fa:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80009fe:	bf0c      	ite	eq
 8000a00:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a04:	ea91 0f03 	teqne	r1, r3
 8000a08:	bf02      	ittt	eq
 8000a0a:	ea90 0f02 	teqeq	r0, r2
 8000a0e:	2000      	moveq	r0, #0
 8000a10:	4770      	bxeq	lr
 8000a12:	f110 0f00 	cmn.w	r0, #0
 8000a16:	ea91 0f03 	teq	r1, r3
 8000a1a:	bf58      	it	pl
 8000a1c:	4299      	cmppl	r1, r3
 8000a1e:	bf08      	it	eq
 8000a20:	4290      	cmpeq	r0, r2
 8000a22:	bf2c      	ite	cs
 8000a24:	17d8      	asrcs	r0, r3, #31
 8000a26:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a2a:	f040 0001 	orr.w	r0, r0, #1
 8000a2e:	4770      	bx	lr
 8000a30:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a34:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a38:	d102      	bne.n	8000a40 <__cmpdf2+0x64>
 8000a3a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a3e:	d107      	bne.n	8000a50 <__cmpdf2+0x74>
 8000a40:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a44:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a48:	d1d6      	bne.n	80009f8 <__cmpdf2+0x1c>
 8000a4a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a4e:	d0d3      	beq.n	80009f8 <__cmpdf2+0x1c>
 8000a50:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a54:	4770      	bx	lr
 8000a56:	bf00      	nop

08000a58 <__aeabi_cdrcmple>:
 8000a58:	4684      	mov	ip, r0
 8000a5a:	4610      	mov	r0, r2
 8000a5c:	4662      	mov	r2, ip
 8000a5e:	468c      	mov	ip, r1
 8000a60:	4619      	mov	r1, r3
 8000a62:	4663      	mov	r3, ip
 8000a64:	e000      	b.n	8000a68 <__aeabi_cdcmpeq>
 8000a66:	bf00      	nop

08000a68 <__aeabi_cdcmpeq>:
 8000a68:	b501      	push	{r0, lr}
 8000a6a:	f7ff ffb7 	bl	80009dc <__cmpdf2>
 8000a6e:	2800      	cmp	r0, #0
 8000a70:	bf48      	it	mi
 8000a72:	f110 0f00 	cmnmi.w	r0, #0
 8000a76:	bd01      	pop	{r0, pc}

08000a78 <__aeabi_dcmpeq>:
 8000a78:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a7c:	f7ff fff4 	bl	8000a68 <__aeabi_cdcmpeq>
 8000a80:	bf0c      	ite	eq
 8000a82:	2001      	moveq	r0, #1
 8000a84:	2000      	movne	r0, #0
 8000a86:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a8a:	bf00      	nop

08000a8c <__aeabi_dcmplt>:
 8000a8c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a90:	f7ff ffea 	bl	8000a68 <__aeabi_cdcmpeq>
 8000a94:	bf34      	ite	cc
 8000a96:	2001      	movcc	r0, #1
 8000a98:	2000      	movcs	r0, #0
 8000a9a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a9e:	bf00      	nop

08000aa0 <__aeabi_dcmple>:
 8000aa0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aa4:	f7ff ffe0 	bl	8000a68 <__aeabi_cdcmpeq>
 8000aa8:	bf94      	ite	ls
 8000aaa:	2001      	movls	r0, #1
 8000aac:	2000      	movhi	r0, #0
 8000aae:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ab2:	bf00      	nop

08000ab4 <__aeabi_dcmpge>:
 8000ab4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ab8:	f7ff ffce 	bl	8000a58 <__aeabi_cdrcmple>
 8000abc:	bf94      	ite	ls
 8000abe:	2001      	movls	r0, #1
 8000ac0:	2000      	movhi	r0, #0
 8000ac2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_dcmpgt>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff ffc4 	bl	8000a58 <__aeabi_cdrcmple>
 8000ad0:	bf34      	ite	cc
 8000ad2:	2001      	movcc	r0, #1
 8000ad4:	2000      	movcs	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmpun>:
 8000adc:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ae0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae4:	d102      	bne.n	8000aec <__aeabi_dcmpun+0x10>
 8000ae6:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aea:	d10a      	bne.n	8000b02 <__aeabi_dcmpun+0x26>
 8000aec:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000af0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000af4:	d102      	bne.n	8000afc <__aeabi_dcmpun+0x20>
 8000af6:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000afa:	d102      	bne.n	8000b02 <__aeabi_dcmpun+0x26>
 8000afc:	f04f 0000 	mov.w	r0, #0
 8000b00:	4770      	bx	lr
 8000b02:	f04f 0001 	mov.w	r0, #1
 8000b06:	4770      	bx	lr

08000b08 <__aeabi_d2iz>:
 8000b08:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b0c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b10:	d215      	bcs.n	8000b3e <__aeabi_d2iz+0x36>
 8000b12:	d511      	bpl.n	8000b38 <__aeabi_d2iz+0x30>
 8000b14:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b18:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b1c:	d912      	bls.n	8000b44 <__aeabi_d2iz+0x3c>
 8000b1e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b22:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b26:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b2a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b2e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b32:	bf18      	it	ne
 8000b34:	4240      	negne	r0, r0
 8000b36:	4770      	bx	lr
 8000b38:	f04f 0000 	mov.w	r0, #0
 8000b3c:	4770      	bx	lr
 8000b3e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b42:	d105      	bne.n	8000b50 <__aeabi_d2iz+0x48>
 8000b44:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b48:	bf08      	it	eq
 8000b4a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b4e:	4770      	bx	lr
 8000b50:	f04f 0000 	mov.w	r0, #0
 8000b54:	4770      	bx	lr
 8000b56:	bf00      	nop

08000b58 <__aeabi_d2f>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000b60:	bf24      	itt	cs
 8000b62:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000b66:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000b6a:	d90d      	bls.n	8000b88 <__aeabi_d2f+0x30>
 8000b6c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000b70:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000b74:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000b78:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000b7c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000b80:	bf08      	it	eq
 8000b82:	f020 0001 	biceq.w	r0, r0, #1
 8000b86:	4770      	bx	lr
 8000b88:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000b8c:	d121      	bne.n	8000bd2 <__aeabi_d2f+0x7a>
 8000b8e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000b92:	bfbc      	itt	lt
 8000b94:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	4770      	bxlt	lr
 8000b9a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000b9e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000ba2:	f1c2 0218 	rsb	r2, r2, #24
 8000ba6:	f1c2 0c20 	rsb	ip, r2, #32
 8000baa:	fa10 f30c 	lsls.w	r3, r0, ip
 8000bae:	fa20 f002 	lsr.w	r0, r0, r2
 8000bb2:	bf18      	it	ne
 8000bb4:	f040 0001 	orrne.w	r0, r0, #1
 8000bb8:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bbc:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000bc0:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000bc4:	ea40 000c 	orr.w	r0, r0, ip
 8000bc8:	fa23 f302 	lsr.w	r3, r3, r2
 8000bcc:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000bd0:	e7cc      	b.n	8000b6c <__aeabi_d2f+0x14>
 8000bd2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000bd6:	d107      	bne.n	8000be8 <__aeabi_d2f+0x90>
 8000bd8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000bdc:	bf1e      	ittt	ne
 8000bde:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000be2:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000be6:	4770      	bxne	lr
 8000be8:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000bec:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000bf0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000bf4:	4770      	bx	lr
 8000bf6:	bf00      	nop

08000bf8 <__aeabi_frsub>:
 8000bf8:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000bfc:	e002      	b.n	8000c04 <__addsf3>
 8000bfe:	bf00      	nop

08000c00 <__aeabi_fsub>:
 8000c00:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000c04 <__addsf3>:
 8000c04:	0042      	lsls	r2, r0, #1
 8000c06:	bf1f      	itttt	ne
 8000c08:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000c0c:	ea92 0f03 	teqne	r2, r3
 8000c10:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000c14:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c18:	d06a      	beq.n	8000cf0 <__addsf3+0xec>
 8000c1a:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000c1e:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000c22:	bfc1      	itttt	gt
 8000c24:	18d2      	addgt	r2, r2, r3
 8000c26:	4041      	eorgt	r1, r0
 8000c28:	4048      	eorgt	r0, r1
 8000c2a:	4041      	eorgt	r1, r0
 8000c2c:	bfb8      	it	lt
 8000c2e:	425b      	neglt	r3, r3
 8000c30:	2b19      	cmp	r3, #25
 8000c32:	bf88      	it	hi
 8000c34:	4770      	bxhi	lr
 8000c36:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000c3a:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c3e:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000c42:	bf18      	it	ne
 8000c44:	4240      	negne	r0, r0
 8000c46:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000c4a:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000c4e:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000c52:	bf18      	it	ne
 8000c54:	4249      	negne	r1, r1
 8000c56:	ea92 0f03 	teq	r2, r3
 8000c5a:	d03f      	beq.n	8000cdc <__addsf3+0xd8>
 8000c5c:	f1a2 0201 	sub.w	r2, r2, #1
 8000c60:	fa41 fc03 	asr.w	ip, r1, r3
 8000c64:	eb10 000c 	adds.w	r0, r0, ip
 8000c68:	f1c3 0320 	rsb	r3, r3, #32
 8000c6c:	fa01 f103 	lsl.w	r1, r1, r3
 8000c70:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000c74:	d502      	bpl.n	8000c7c <__addsf3+0x78>
 8000c76:	4249      	negs	r1, r1
 8000c78:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000c7c:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000c80:	d313      	bcc.n	8000caa <__addsf3+0xa6>
 8000c82:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000c86:	d306      	bcc.n	8000c96 <__addsf3+0x92>
 8000c88:	0840      	lsrs	r0, r0, #1
 8000c8a:	ea4f 0131 	mov.w	r1, r1, rrx
 8000c8e:	f102 0201 	add.w	r2, r2, #1
 8000c92:	2afe      	cmp	r2, #254	; 0xfe
 8000c94:	d251      	bcs.n	8000d3a <__addsf3+0x136>
 8000c96:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000c9a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000c9e:	bf08      	it	eq
 8000ca0:	f020 0001 	biceq.w	r0, r0, #1
 8000ca4:	ea40 0003 	orr.w	r0, r0, r3
 8000ca8:	4770      	bx	lr
 8000caa:	0049      	lsls	r1, r1, #1
 8000cac:	eb40 0000 	adc.w	r0, r0, r0
 8000cb0:	3a01      	subs	r2, #1
 8000cb2:	bf28      	it	cs
 8000cb4:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 8000cb8:	d2ed      	bcs.n	8000c96 <__addsf3+0x92>
 8000cba:	fab0 fc80 	clz	ip, r0
 8000cbe:	f1ac 0c08 	sub.w	ip, ip, #8
 8000cc2:	ebb2 020c 	subs.w	r2, r2, ip
 8000cc6:	fa00 f00c 	lsl.w	r0, r0, ip
 8000cca:	bfaa      	itet	ge
 8000ccc:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000cd0:	4252      	neglt	r2, r2
 8000cd2:	4318      	orrge	r0, r3
 8000cd4:	bfbc      	itt	lt
 8000cd6:	40d0      	lsrlt	r0, r2
 8000cd8:	4318      	orrlt	r0, r3
 8000cda:	4770      	bx	lr
 8000cdc:	f092 0f00 	teq	r2, #0
 8000ce0:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000ce4:	bf06      	itte	eq
 8000ce6:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000cea:	3201      	addeq	r2, #1
 8000cec:	3b01      	subne	r3, #1
 8000cee:	e7b5      	b.n	8000c5c <__addsf3+0x58>
 8000cf0:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000cf4:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000cf8:	bf18      	it	ne
 8000cfa:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000cfe:	d021      	beq.n	8000d44 <__addsf3+0x140>
 8000d00:	ea92 0f03 	teq	r2, r3
 8000d04:	d004      	beq.n	8000d10 <__addsf3+0x10c>
 8000d06:	f092 0f00 	teq	r2, #0
 8000d0a:	bf08      	it	eq
 8000d0c:	4608      	moveq	r0, r1
 8000d0e:	4770      	bx	lr
 8000d10:	ea90 0f01 	teq	r0, r1
 8000d14:	bf1c      	itt	ne
 8000d16:	2000      	movne	r0, #0
 8000d18:	4770      	bxne	lr
 8000d1a:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000d1e:	d104      	bne.n	8000d2a <__addsf3+0x126>
 8000d20:	0040      	lsls	r0, r0, #1
 8000d22:	bf28      	it	cs
 8000d24:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000d28:	4770      	bx	lr
 8000d2a:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000d2e:	bf3c      	itt	cc
 8000d30:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000d34:	4770      	bxcc	lr
 8000d36:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000d3a:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000d3e:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000d42:	4770      	bx	lr
 8000d44:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000d48:	bf16      	itet	ne
 8000d4a:	4608      	movne	r0, r1
 8000d4c:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000d50:	4601      	movne	r1, r0
 8000d52:	0242      	lsls	r2, r0, #9
 8000d54:	bf06      	itte	eq
 8000d56:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000d5a:	ea90 0f01 	teqeq	r0, r1
 8000d5e:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000d62:	4770      	bx	lr

08000d64 <__aeabi_ui2f>:
 8000d64:	f04f 0300 	mov.w	r3, #0
 8000d68:	e004      	b.n	8000d74 <__aeabi_i2f+0x8>
 8000d6a:	bf00      	nop

08000d6c <__aeabi_i2f>:
 8000d6c:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000d70:	bf48      	it	mi
 8000d72:	4240      	negmi	r0, r0
 8000d74:	ea5f 0c00 	movs.w	ip, r0
 8000d78:	bf08      	it	eq
 8000d7a:	4770      	bxeq	lr
 8000d7c:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000d80:	4601      	mov	r1, r0
 8000d82:	f04f 0000 	mov.w	r0, #0
 8000d86:	e01c      	b.n	8000dc2 <__aeabi_l2f+0x2a>

08000d88 <__aeabi_ul2f>:
 8000d88:	ea50 0201 	orrs.w	r2, r0, r1
 8000d8c:	bf08      	it	eq
 8000d8e:	4770      	bxeq	lr
 8000d90:	f04f 0300 	mov.w	r3, #0
 8000d94:	e00a      	b.n	8000dac <__aeabi_l2f+0x14>
 8000d96:	bf00      	nop

08000d98 <__aeabi_l2f>:
 8000d98:	ea50 0201 	orrs.w	r2, r0, r1
 8000d9c:	bf08      	it	eq
 8000d9e:	4770      	bxeq	lr
 8000da0:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000da4:	d502      	bpl.n	8000dac <__aeabi_l2f+0x14>
 8000da6:	4240      	negs	r0, r0
 8000da8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000dac:	ea5f 0c01 	movs.w	ip, r1
 8000db0:	bf02      	ittt	eq
 8000db2:	4684      	moveq	ip, r0
 8000db4:	4601      	moveq	r1, r0
 8000db6:	2000      	moveq	r0, #0
 8000db8:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000dbc:	bf08      	it	eq
 8000dbe:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000dc2:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000dc6:	fabc f28c 	clz	r2, ip
 8000dca:	3a08      	subs	r2, #8
 8000dcc:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000dd0:	db10      	blt.n	8000df4 <__aeabi_l2f+0x5c>
 8000dd2:	fa01 fc02 	lsl.w	ip, r1, r2
 8000dd6:	4463      	add	r3, ip
 8000dd8:	fa00 fc02 	lsl.w	ip, r0, r2
 8000ddc:	f1c2 0220 	rsb	r2, r2, #32
 8000de0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000de4:	fa20 f202 	lsr.w	r2, r0, r2
 8000de8:	eb43 0002 	adc.w	r0, r3, r2
 8000dec:	bf08      	it	eq
 8000dee:	f020 0001 	biceq.w	r0, r0, #1
 8000df2:	4770      	bx	lr
 8000df4:	f102 0220 	add.w	r2, r2, #32
 8000df8:	fa01 fc02 	lsl.w	ip, r1, r2
 8000dfc:	f1c2 0220 	rsb	r2, r2, #32
 8000e00:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000e04:	fa21 f202 	lsr.w	r2, r1, r2
 8000e08:	eb43 0002 	adc.w	r0, r3, r2
 8000e0c:	bf08      	it	eq
 8000e0e:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000e12:	4770      	bx	lr

08000e14 <__aeabi_fmul>:
 8000e14:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000e18:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000e1c:	bf1e      	ittt	ne
 8000e1e:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000e22:	ea92 0f0c 	teqne	r2, ip
 8000e26:	ea93 0f0c 	teqne	r3, ip
 8000e2a:	d06f      	beq.n	8000f0c <__aeabi_fmul+0xf8>
 8000e2c:	441a      	add	r2, r3
 8000e2e:	ea80 0c01 	eor.w	ip, r0, r1
 8000e32:	0240      	lsls	r0, r0, #9
 8000e34:	bf18      	it	ne
 8000e36:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000e3a:	d01e      	beq.n	8000e7a <__aeabi_fmul+0x66>
 8000e3c:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000e40:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000e44:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000e48:	fba0 3101 	umull	r3, r1, r0, r1
 8000e4c:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000e50:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000e54:	bf3e      	ittt	cc
 8000e56:	0049      	lslcc	r1, r1, #1
 8000e58:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000e5c:	005b      	lslcc	r3, r3, #1
 8000e5e:	ea40 0001 	orr.w	r0, r0, r1
 8000e62:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 8000e66:	2afd      	cmp	r2, #253	; 0xfd
 8000e68:	d81d      	bhi.n	8000ea6 <__aeabi_fmul+0x92>
 8000e6a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8000e6e:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000e72:	bf08      	it	eq
 8000e74:	f020 0001 	biceq.w	r0, r0, #1
 8000e78:	4770      	bx	lr
 8000e7a:	f090 0f00 	teq	r0, #0
 8000e7e:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000e82:	bf08      	it	eq
 8000e84:	0249      	lsleq	r1, r1, #9
 8000e86:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000e8a:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000e8e:	3a7f      	subs	r2, #127	; 0x7f
 8000e90:	bfc2      	ittt	gt
 8000e92:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000e96:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000e9a:	4770      	bxgt	lr
 8000e9c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ea0:	f04f 0300 	mov.w	r3, #0
 8000ea4:	3a01      	subs	r2, #1
 8000ea6:	dc5d      	bgt.n	8000f64 <__aeabi_fmul+0x150>
 8000ea8:	f112 0f19 	cmn.w	r2, #25
 8000eac:	bfdc      	itt	le
 8000eae:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000eb2:	4770      	bxle	lr
 8000eb4:	f1c2 0200 	rsb	r2, r2, #0
 8000eb8:	0041      	lsls	r1, r0, #1
 8000eba:	fa21 f102 	lsr.w	r1, r1, r2
 8000ebe:	f1c2 0220 	rsb	r2, r2, #32
 8000ec2:	fa00 fc02 	lsl.w	ip, r0, r2
 8000ec6:	ea5f 0031 	movs.w	r0, r1, rrx
 8000eca:	f140 0000 	adc.w	r0, r0, #0
 8000ece:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000ed2:	bf08      	it	eq
 8000ed4:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000ed8:	4770      	bx	lr
 8000eda:	f092 0f00 	teq	r2, #0
 8000ede:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000ee2:	bf02      	ittt	eq
 8000ee4:	0040      	lsleq	r0, r0, #1
 8000ee6:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000eea:	3a01      	subeq	r2, #1
 8000eec:	d0f9      	beq.n	8000ee2 <__aeabi_fmul+0xce>
 8000eee:	ea40 000c 	orr.w	r0, r0, ip
 8000ef2:	f093 0f00 	teq	r3, #0
 8000ef6:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000efa:	bf02      	ittt	eq
 8000efc:	0049      	lsleq	r1, r1, #1
 8000efe:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000f02:	3b01      	subeq	r3, #1
 8000f04:	d0f9      	beq.n	8000efa <__aeabi_fmul+0xe6>
 8000f06:	ea41 010c 	orr.w	r1, r1, ip
 8000f0a:	e78f      	b.n	8000e2c <__aeabi_fmul+0x18>
 8000f0c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000f10:	ea92 0f0c 	teq	r2, ip
 8000f14:	bf18      	it	ne
 8000f16:	ea93 0f0c 	teqne	r3, ip
 8000f1a:	d00a      	beq.n	8000f32 <__aeabi_fmul+0x11e>
 8000f1c:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000f20:	bf18      	it	ne
 8000f22:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000f26:	d1d8      	bne.n	8000eda <__aeabi_fmul+0xc6>
 8000f28:	ea80 0001 	eor.w	r0, r0, r1
 8000f2c:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000f30:	4770      	bx	lr
 8000f32:	f090 0f00 	teq	r0, #0
 8000f36:	bf17      	itett	ne
 8000f38:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000f3c:	4608      	moveq	r0, r1
 8000f3e:	f091 0f00 	teqne	r1, #0
 8000f42:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000f46:	d014      	beq.n	8000f72 <__aeabi_fmul+0x15e>
 8000f48:	ea92 0f0c 	teq	r2, ip
 8000f4c:	d101      	bne.n	8000f52 <__aeabi_fmul+0x13e>
 8000f4e:	0242      	lsls	r2, r0, #9
 8000f50:	d10f      	bne.n	8000f72 <__aeabi_fmul+0x15e>
 8000f52:	ea93 0f0c 	teq	r3, ip
 8000f56:	d103      	bne.n	8000f60 <__aeabi_fmul+0x14c>
 8000f58:	024b      	lsls	r3, r1, #9
 8000f5a:	bf18      	it	ne
 8000f5c:	4608      	movne	r0, r1
 8000f5e:	d108      	bne.n	8000f72 <__aeabi_fmul+0x15e>
 8000f60:	ea80 0001 	eor.w	r0, r0, r1
 8000f64:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000f68:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000f6c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000f70:	4770      	bx	lr
 8000f72:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000f76:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 8000f7a:	4770      	bx	lr

08000f7c <__aeabi_fdiv>:
 8000f7c:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000f80:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000f84:	bf1e      	ittt	ne
 8000f86:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000f8a:	ea92 0f0c 	teqne	r2, ip
 8000f8e:	ea93 0f0c 	teqne	r3, ip
 8000f92:	d069      	beq.n	8001068 <__aeabi_fdiv+0xec>
 8000f94:	eba2 0203 	sub.w	r2, r2, r3
 8000f98:	ea80 0c01 	eor.w	ip, r0, r1
 8000f9c:	0249      	lsls	r1, r1, #9
 8000f9e:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000fa2:	d037      	beq.n	8001014 <__aeabi_fdiv+0x98>
 8000fa4:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000fa8:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000fac:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000fb0:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000fb4:	428b      	cmp	r3, r1
 8000fb6:	bf38      	it	cc
 8000fb8:	005b      	lslcc	r3, r3, #1
 8000fba:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000fbe:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8000fc2:	428b      	cmp	r3, r1
 8000fc4:	bf24      	itt	cs
 8000fc6:	1a5b      	subcs	r3, r3, r1
 8000fc8:	ea40 000c 	orrcs.w	r0, r0, ip
 8000fcc:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000fd0:	bf24      	itt	cs
 8000fd2:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000fd6:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000fda:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000fde:	bf24      	itt	cs
 8000fe0:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000fe4:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000fe8:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000fec:	bf24      	itt	cs
 8000fee:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000ff2:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000ff6:	011b      	lsls	r3, r3, #4
 8000ff8:	bf18      	it	ne
 8000ffa:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000ffe:	d1e0      	bne.n	8000fc2 <__aeabi_fdiv+0x46>
 8001000:	2afd      	cmp	r2, #253	; 0xfd
 8001002:	f63f af50 	bhi.w	8000ea6 <__aeabi_fmul+0x92>
 8001006:	428b      	cmp	r3, r1
 8001008:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 800100c:	bf08      	it	eq
 800100e:	f020 0001 	biceq.w	r0, r0, #1
 8001012:	4770      	bx	lr
 8001014:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8001018:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 800101c:	327f      	adds	r2, #127	; 0x7f
 800101e:	bfc2      	ittt	gt
 8001020:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8001024:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8001028:	4770      	bxgt	lr
 800102a:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 800102e:	f04f 0300 	mov.w	r3, #0
 8001032:	3a01      	subs	r2, #1
 8001034:	e737      	b.n	8000ea6 <__aeabi_fmul+0x92>
 8001036:	f092 0f00 	teq	r2, #0
 800103a:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 800103e:	bf02      	ittt	eq
 8001040:	0040      	lsleq	r0, r0, #1
 8001042:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8001046:	3a01      	subeq	r2, #1
 8001048:	d0f9      	beq.n	800103e <__aeabi_fdiv+0xc2>
 800104a:	ea40 000c 	orr.w	r0, r0, ip
 800104e:	f093 0f00 	teq	r3, #0
 8001052:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8001056:	bf02      	ittt	eq
 8001058:	0049      	lsleq	r1, r1, #1
 800105a:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 800105e:	3b01      	subeq	r3, #1
 8001060:	d0f9      	beq.n	8001056 <__aeabi_fdiv+0xda>
 8001062:	ea41 010c 	orr.w	r1, r1, ip
 8001066:	e795      	b.n	8000f94 <__aeabi_fdiv+0x18>
 8001068:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 800106c:	ea92 0f0c 	teq	r2, ip
 8001070:	d108      	bne.n	8001084 <__aeabi_fdiv+0x108>
 8001072:	0242      	lsls	r2, r0, #9
 8001074:	f47f af7d 	bne.w	8000f72 <__aeabi_fmul+0x15e>
 8001078:	ea93 0f0c 	teq	r3, ip
 800107c:	f47f af70 	bne.w	8000f60 <__aeabi_fmul+0x14c>
 8001080:	4608      	mov	r0, r1
 8001082:	e776      	b.n	8000f72 <__aeabi_fmul+0x15e>
 8001084:	ea93 0f0c 	teq	r3, ip
 8001088:	d104      	bne.n	8001094 <__aeabi_fdiv+0x118>
 800108a:	024b      	lsls	r3, r1, #9
 800108c:	f43f af4c 	beq.w	8000f28 <__aeabi_fmul+0x114>
 8001090:	4608      	mov	r0, r1
 8001092:	e76e      	b.n	8000f72 <__aeabi_fmul+0x15e>
 8001094:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8001098:	bf18      	it	ne
 800109a:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 800109e:	d1ca      	bne.n	8001036 <__aeabi_fdiv+0xba>
 80010a0:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 80010a4:	f47f af5c 	bne.w	8000f60 <__aeabi_fmul+0x14c>
 80010a8:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 80010ac:	f47f af3c 	bne.w	8000f28 <__aeabi_fmul+0x114>
 80010b0:	e75f      	b.n	8000f72 <__aeabi_fmul+0x15e>
 80010b2:	bf00      	nop

080010b4 <__gesf2>:
 80010b4:	f04f 3cff 	mov.w	ip, #4294967295
 80010b8:	e006      	b.n	80010c8 <__cmpsf2+0x4>
 80010ba:	bf00      	nop

080010bc <__lesf2>:
 80010bc:	f04f 0c01 	mov.w	ip, #1
 80010c0:	e002      	b.n	80010c8 <__cmpsf2+0x4>
 80010c2:	bf00      	nop

080010c4 <__cmpsf2>:
 80010c4:	f04f 0c01 	mov.w	ip, #1
 80010c8:	f84d cd04 	str.w	ip, [sp, #-4]!
 80010cc:	ea4f 0240 	mov.w	r2, r0, lsl #1
 80010d0:	ea4f 0341 	mov.w	r3, r1, lsl #1
 80010d4:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 80010d8:	bf18      	it	ne
 80010da:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 80010de:	d011      	beq.n	8001104 <__cmpsf2+0x40>
 80010e0:	b001      	add	sp, #4
 80010e2:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 80010e6:	bf18      	it	ne
 80010e8:	ea90 0f01 	teqne	r0, r1
 80010ec:	bf58      	it	pl
 80010ee:	ebb2 0003 	subspl.w	r0, r2, r3
 80010f2:	bf88      	it	hi
 80010f4:	17c8      	asrhi	r0, r1, #31
 80010f6:	bf38      	it	cc
 80010f8:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 80010fc:	bf18      	it	ne
 80010fe:	f040 0001 	orrne.w	r0, r0, #1
 8001102:	4770      	bx	lr
 8001104:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8001108:	d102      	bne.n	8001110 <__cmpsf2+0x4c>
 800110a:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 800110e:	d105      	bne.n	800111c <__cmpsf2+0x58>
 8001110:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8001114:	d1e4      	bne.n	80010e0 <__cmpsf2+0x1c>
 8001116:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 800111a:	d0e1      	beq.n	80010e0 <__cmpsf2+0x1c>
 800111c:	f85d 0b04 	ldr.w	r0, [sp], #4
 8001120:	4770      	bx	lr
 8001122:	bf00      	nop

08001124 <__aeabi_cfrcmple>:
 8001124:	4684      	mov	ip, r0
 8001126:	4608      	mov	r0, r1
 8001128:	4661      	mov	r1, ip
 800112a:	e7ff      	b.n	800112c <__aeabi_cfcmpeq>

0800112c <__aeabi_cfcmpeq>:
 800112c:	b50f      	push	{r0, r1, r2, r3, lr}
 800112e:	f7ff ffc9 	bl	80010c4 <__cmpsf2>
 8001132:	2800      	cmp	r0, #0
 8001134:	bf48      	it	mi
 8001136:	f110 0f00 	cmnmi.w	r0, #0
 800113a:	bd0f      	pop	{r0, r1, r2, r3, pc}

0800113c <__aeabi_fcmpeq>:
 800113c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001140:	f7ff fff4 	bl	800112c <__aeabi_cfcmpeq>
 8001144:	bf0c      	ite	eq
 8001146:	2001      	moveq	r0, #1
 8001148:	2000      	movne	r0, #0
 800114a:	f85d fb08 	ldr.w	pc, [sp], #8
 800114e:	bf00      	nop

08001150 <__aeabi_fcmplt>:
 8001150:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001154:	f7ff ffea 	bl	800112c <__aeabi_cfcmpeq>
 8001158:	bf34      	ite	cc
 800115a:	2001      	movcc	r0, #1
 800115c:	2000      	movcs	r0, #0
 800115e:	f85d fb08 	ldr.w	pc, [sp], #8
 8001162:	bf00      	nop

08001164 <__aeabi_fcmple>:
 8001164:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001168:	f7ff ffe0 	bl	800112c <__aeabi_cfcmpeq>
 800116c:	bf94      	ite	ls
 800116e:	2001      	movls	r0, #1
 8001170:	2000      	movhi	r0, #0
 8001172:	f85d fb08 	ldr.w	pc, [sp], #8
 8001176:	bf00      	nop

08001178 <__aeabi_fcmpge>:
 8001178:	f84d ed08 	str.w	lr, [sp, #-8]!
 800117c:	f7ff ffd2 	bl	8001124 <__aeabi_cfrcmple>
 8001180:	bf94      	ite	ls
 8001182:	2001      	movls	r0, #1
 8001184:	2000      	movhi	r0, #0
 8001186:	f85d fb08 	ldr.w	pc, [sp], #8
 800118a:	bf00      	nop

0800118c <__aeabi_fcmpgt>:
 800118c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001190:	f7ff ffc8 	bl	8001124 <__aeabi_cfrcmple>
 8001194:	bf34      	ite	cc
 8001196:	2001      	movcc	r0, #1
 8001198:	2000      	movcs	r0, #0
 800119a:	f85d fb08 	ldr.w	pc, [sp], #8
 800119e:	bf00      	nop

080011a0 <__aeabi_fcmpun>:
 80011a0:	ea4f 0240 	mov.w	r2, r0, lsl #1
 80011a4:	ea4f 0341 	mov.w	r3, r1, lsl #1
 80011a8:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 80011ac:	d102      	bne.n	80011b4 <__aeabi_fcmpun+0x14>
 80011ae:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 80011b2:	d108      	bne.n	80011c6 <__aeabi_fcmpun+0x26>
 80011b4:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 80011b8:	d102      	bne.n	80011c0 <__aeabi_fcmpun+0x20>
 80011ba:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 80011be:	d102      	bne.n	80011c6 <__aeabi_fcmpun+0x26>
 80011c0:	f04f 0000 	mov.w	r0, #0
 80011c4:	4770      	bx	lr
 80011c6:	f04f 0001 	mov.w	r0, #1
 80011ca:	4770      	bx	lr

080011cc <__aeabi_f2iz>:
 80011cc:	ea4f 0240 	mov.w	r2, r0, lsl #1
 80011d0:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 80011d4:	d30f      	bcc.n	80011f6 <__aeabi_f2iz+0x2a>
 80011d6:	f04f 039e 	mov.w	r3, #158	; 0x9e
 80011da:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 80011de:	d90d      	bls.n	80011fc <__aeabi_f2iz+0x30>
 80011e0:	ea4f 2300 	mov.w	r3, r0, lsl #8
 80011e4:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80011e8:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 80011ec:	fa23 f002 	lsr.w	r0, r3, r2
 80011f0:	bf18      	it	ne
 80011f2:	4240      	negne	r0, r0
 80011f4:	4770      	bx	lr
 80011f6:	f04f 0000 	mov.w	r0, #0
 80011fa:	4770      	bx	lr
 80011fc:	f112 0f61 	cmn.w	r2, #97	; 0x61
 8001200:	d101      	bne.n	8001206 <__aeabi_f2iz+0x3a>
 8001202:	0242      	lsls	r2, r0, #9
 8001204:	d105      	bne.n	8001212 <__aeabi_f2iz+0x46>
 8001206:	f010 4000 	ands.w	r0, r0, #2147483648	; 0x80000000
 800120a:	bf08      	it	eq
 800120c:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8001210:	4770      	bx	lr
 8001212:	f04f 0000 	mov.w	r0, #0
 8001216:	4770      	bx	lr

08001218 <__aeabi_uldivmod>:
 8001218:	b953      	cbnz	r3, 8001230 <__aeabi_uldivmod+0x18>
 800121a:	b94a      	cbnz	r2, 8001230 <__aeabi_uldivmod+0x18>
 800121c:	2900      	cmp	r1, #0
 800121e:	bf08      	it	eq
 8001220:	2800      	cmpeq	r0, #0
 8001222:	bf1c      	itt	ne
 8001224:	f04f 31ff 	movne.w	r1, #4294967295
 8001228:	f04f 30ff 	movne.w	r0, #4294967295
 800122c:	f000 b974 	b.w	8001518 <__aeabi_idiv0>
 8001230:	f1ad 0c08 	sub.w	ip, sp, #8
 8001234:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8001238:	f000 f806 	bl	8001248 <__udivmoddi4>
 800123c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8001240:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8001244:	b004      	add	sp, #16
 8001246:	4770      	bx	lr

08001248 <__udivmoddi4>:
 8001248:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800124c:	9e08      	ldr	r6, [sp, #32]
 800124e:	460d      	mov	r5, r1
 8001250:	4604      	mov	r4, r0
 8001252:	4688      	mov	r8, r1
 8001254:	2b00      	cmp	r3, #0
 8001256:	d14d      	bne.n	80012f4 <__udivmoddi4+0xac>
 8001258:	428a      	cmp	r2, r1
 800125a:	4694      	mov	ip, r2
 800125c:	d968      	bls.n	8001330 <__udivmoddi4+0xe8>
 800125e:	fab2 f282 	clz	r2, r2
 8001262:	b152      	cbz	r2, 800127a <__udivmoddi4+0x32>
 8001264:	fa01 f302 	lsl.w	r3, r1, r2
 8001268:	f1c2 0120 	rsb	r1, r2, #32
 800126c:	fa20 f101 	lsr.w	r1, r0, r1
 8001270:	fa0c fc02 	lsl.w	ip, ip, r2
 8001274:	ea41 0803 	orr.w	r8, r1, r3
 8001278:	4094      	lsls	r4, r2
 800127a:	ea4f 451c 	mov.w	r5, ip, lsr #16
 800127e:	0c21      	lsrs	r1, r4, #16
 8001280:	fbb8 fef5 	udiv	lr, r8, r5
 8001284:	fa1f f78c 	uxth.w	r7, ip
 8001288:	fb05 831e 	mls	r3, r5, lr, r8
 800128c:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8001290:	fb0e f107 	mul.w	r1, lr, r7
 8001294:	4299      	cmp	r1, r3
 8001296:	d90b      	bls.n	80012b0 <__udivmoddi4+0x68>
 8001298:	eb1c 0303 	adds.w	r3, ip, r3
 800129c:	f10e 30ff 	add.w	r0, lr, #4294967295
 80012a0:	f080 811e 	bcs.w	80014e0 <__udivmoddi4+0x298>
 80012a4:	4299      	cmp	r1, r3
 80012a6:	f240 811b 	bls.w	80014e0 <__udivmoddi4+0x298>
 80012aa:	f1ae 0e02 	sub.w	lr, lr, #2
 80012ae:	4463      	add	r3, ip
 80012b0:	1a5b      	subs	r3, r3, r1
 80012b2:	b2a4      	uxth	r4, r4
 80012b4:	fbb3 f0f5 	udiv	r0, r3, r5
 80012b8:	fb05 3310 	mls	r3, r5, r0, r3
 80012bc:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80012c0:	fb00 f707 	mul.w	r7, r0, r7
 80012c4:	42a7      	cmp	r7, r4
 80012c6:	d90a      	bls.n	80012de <__udivmoddi4+0x96>
 80012c8:	eb1c 0404 	adds.w	r4, ip, r4
 80012cc:	f100 33ff 	add.w	r3, r0, #4294967295
 80012d0:	f080 8108 	bcs.w	80014e4 <__udivmoddi4+0x29c>
 80012d4:	42a7      	cmp	r7, r4
 80012d6:	f240 8105 	bls.w	80014e4 <__udivmoddi4+0x29c>
 80012da:	4464      	add	r4, ip
 80012dc:	3802      	subs	r0, #2
 80012de:	1be4      	subs	r4, r4, r7
 80012e0:	ea40 400e 	orr.w	r0, r0, lr, lsl #16
 80012e4:	2100      	movs	r1, #0
 80012e6:	b11e      	cbz	r6, 80012f0 <__udivmoddi4+0xa8>
 80012e8:	40d4      	lsrs	r4, r2
 80012ea:	2300      	movs	r3, #0
 80012ec:	e9c6 4300 	strd	r4, r3, [r6]
 80012f0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80012f4:	428b      	cmp	r3, r1
 80012f6:	d908      	bls.n	800130a <__udivmoddi4+0xc2>
 80012f8:	2e00      	cmp	r6, #0
 80012fa:	f000 80ee 	beq.w	80014da <__udivmoddi4+0x292>
 80012fe:	2100      	movs	r1, #0
 8001300:	e9c6 0500 	strd	r0, r5, [r6]
 8001304:	4608      	mov	r0, r1
 8001306:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800130a:	fab3 f183 	clz	r1, r3
 800130e:	2900      	cmp	r1, #0
 8001310:	d14a      	bne.n	80013a8 <__udivmoddi4+0x160>
 8001312:	42ab      	cmp	r3, r5
 8001314:	d302      	bcc.n	800131c <__udivmoddi4+0xd4>
 8001316:	4282      	cmp	r2, r0
 8001318:	f200 80f9 	bhi.w	800150e <__udivmoddi4+0x2c6>
 800131c:	1a84      	subs	r4, r0, r2
 800131e:	eb65 0303 	sbc.w	r3, r5, r3
 8001322:	2001      	movs	r0, #1
 8001324:	4698      	mov	r8, r3
 8001326:	2e00      	cmp	r6, #0
 8001328:	d0e2      	beq.n	80012f0 <__udivmoddi4+0xa8>
 800132a:	e9c6 4800 	strd	r4, r8, [r6]
 800132e:	e7df      	b.n	80012f0 <__udivmoddi4+0xa8>
 8001330:	b902      	cbnz	r2, 8001334 <__udivmoddi4+0xec>
 8001332:	deff      	udf	#255	; 0xff
 8001334:	fab2 f282 	clz	r2, r2
 8001338:	2a00      	cmp	r2, #0
 800133a:	f040 8091 	bne.w	8001460 <__udivmoddi4+0x218>
 800133e:	eba1 050c 	sub.w	r5, r1, ip
 8001342:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8001346:	fa1f fe8c 	uxth.w	lr, ip
 800134a:	2101      	movs	r1, #1
 800134c:	fbb5 f3f7 	udiv	r3, r5, r7
 8001350:	fb07 5013 	mls	r0, r7, r3, r5
 8001354:	0c25      	lsrs	r5, r4, #16
 8001356:	ea45 4500 	orr.w	r5, r5, r0, lsl #16
 800135a:	fb0e f003 	mul.w	r0, lr, r3
 800135e:	42a8      	cmp	r0, r5
 8001360:	d908      	bls.n	8001374 <__udivmoddi4+0x12c>
 8001362:	eb1c 0505 	adds.w	r5, ip, r5
 8001366:	f103 38ff 	add.w	r8, r3, #4294967295
 800136a:	d202      	bcs.n	8001372 <__udivmoddi4+0x12a>
 800136c:	42a8      	cmp	r0, r5
 800136e:	f200 80cb 	bhi.w	8001508 <__udivmoddi4+0x2c0>
 8001372:	4643      	mov	r3, r8
 8001374:	1a2d      	subs	r5, r5, r0
 8001376:	b2a4      	uxth	r4, r4
 8001378:	fbb5 f0f7 	udiv	r0, r5, r7
 800137c:	fb07 5510 	mls	r5, r7, r0, r5
 8001380:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8001384:	fb0e fe00 	mul.w	lr, lr, r0
 8001388:	45a6      	cmp	lr, r4
 800138a:	d908      	bls.n	800139e <__udivmoddi4+0x156>
 800138c:	eb1c 0404 	adds.w	r4, ip, r4
 8001390:	f100 35ff 	add.w	r5, r0, #4294967295
 8001394:	d202      	bcs.n	800139c <__udivmoddi4+0x154>
 8001396:	45a6      	cmp	lr, r4
 8001398:	f200 80bb 	bhi.w	8001512 <__udivmoddi4+0x2ca>
 800139c:	4628      	mov	r0, r5
 800139e:	eba4 040e 	sub.w	r4, r4, lr
 80013a2:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 80013a6:	e79e      	b.n	80012e6 <__udivmoddi4+0x9e>
 80013a8:	f1c1 0720 	rsb	r7, r1, #32
 80013ac:	408b      	lsls	r3, r1
 80013ae:	fa22 fc07 	lsr.w	ip, r2, r7
 80013b2:	ea4c 0c03 	orr.w	ip, ip, r3
 80013b6:	fa20 f407 	lsr.w	r4, r0, r7
 80013ba:	fa05 f301 	lsl.w	r3, r5, r1
 80013be:	431c      	orrs	r4, r3
 80013c0:	40fd      	lsrs	r5, r7
 80013c2:	ea4f 491c 	mov.w	r9, ip, lsr #16
 80013c6:	fa00 f301 	lsl.w	r3, r0, r1
 80013ca:	fbb5 f8f9 	udiv	r8, r5, r9
 80013ce:	0c20      	lsrs	r0, r4, #16
 80013d0:	fa1f fe8c 	uxth.w	lr, ip
 80013d4:	fb09 5518 	mls	r5, r9, r8, r5
 80013d8:	ea40 4505 	orr.w	r5, r0, r5, lsl #16
 80013dc:	fb08 f00e 	mul.w	r0, r8, lr
 80013e0:	42a8      	cmp	r0, r5
 80013e2:	fa02 f201 	lsl.w	r2, r2, r1
 80013e6:	d90b      	bls.n	8001400 <__udivmoddi4+0x1b8>
 80013e8:	eb1c 0505 	adds.w	r5, ip, r5
 80013ec:	f108 3aff 	add.w	sl, r8, #4294967295
 80013f0:	f080 8088 	bcs.w	8001504 <__udivmoddi4+0x2bc>
 80013f4:	42a8      	cmp	r0, r5
 80013f6:	f240 8085 	bls.w	8001504 <__udivmoddi4+0x2bc>
 80013fa:	f1a8 0802 	sub.w	r8, r8, #2
 80013fe:	4465      	add	r5, ip
 8001400:	1a2d      	subs	r5, r5, r0
 8001402:	b2a4      	uxth	r4, r4
 8001404:	fbb5 f0f9 	udiv	r0, r5, r9
 8001408:	fb09 5510 	mls	r5, r9, r0, r5
 800140c:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
 8001410:	fb00 fe0e 	mul.w	lr, r0, lr
 8001414:	45ae      	cmp	lr, r5
 8001416:	d908      	bls.n	800142a <__udivmoddi4+0x1e2>
 8001418:	eb1c 0505 	adds.w	r5, ip, r5
 800141c:	f100 34ff 	add.w	r4, r0, #4294967295
 8001420:	d26c      	bcs.n	80014fc <__udivmoddi4+0x2b4>
 8001422:	45ae      	cmp	lr, r5
 8001424:	d96a      	bls.n	80014fc <__udivmoddi4+0x2b4>
 8001426:	3802      	subs	r0, #2
 8001428:	4465      	add	r5, ip
 800142a:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 800142e:	fba0 9402 	umull	r9, r4, r0, r2
 8001432:	eba5 050e 	sub.w	r5, r5, lr
 8001436:	42a5      	cmp	r5, r4
 8001438:	46c8      	mov	r8, r9
 800143a:	46a6      	mov	lr, r4
 800143c:	d356      	bcc.n	80014ec <__udivmoddi4+0x2a4>
 800143e:	d053      	beq.n	80014e8 <__udivmoddi4+0x2a0>
 8001440:	b15e      	cbz	r6, 800145a <__udivmoddi4+0x212>
 8001442:	ebb3 0208 	subs.w	r2, r3, r8
 8001446:	eb65 050e 	sbc.w	r5, r5, lr
 800144a:	fa05 f707 	lsl.w	r7, r5, r7
 800144e:	fa22 f301 	lsr.w	r3, r2, r1
 8001452:	40cd      	lsrs	r5, r1
 8001454:	431f      	orrs	r7, r3
 8001456:	e9c6 7500 	strd	r7, r5, [r6]
 800145a:	2100      	movs	r1, #0
 800145c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001460:	f1c2 0320 	rsb	r3, r2, #32
 8001464:	fa20 f103 	lsr.w	r1, r0, r3
 8001468:	fa0c fc02 	lsl.w	ip, ip, r2
 800146c:	fa25 f303 	lsr.w	r3, r5, r3
 8001470:	4095      	lsls	r5, r2
 8001472:	430d      	orrs	r5, r1
 8001474:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8001478:	fa1f fe8c 	uxth.w	lr, ip
 800147c:	fbb3 f1f7 	udiv	r1, r3, r7
 8001480:	fb07 3011 	mls	r0, r7, r1, r3
 8001484:	0c2b      	lsrs	r3, r5, #16
 8001486:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800148a:	fb01 f00e 	mul.w	r0, r1, lr
 800148e:	4298      	cmp	r0, r3
 8001490:	fa04 f402 	lsl.w	r4, r4, r2
 8001494:	d908      	bls.n	80014a8 <__udivmoddi4+0x260>
 8001496:	eb1c 0303 	adds.w	r3, ip, r3
 800149a:	f101 38ff 	add.w	r8, r1, #4294967295
 800149e:	d22f      	bcs.n	8001500 <__udivmoddi4+0x2b8>
 80014a0:	4298      	cmp	r0, r3
 80014a2:	d92d      	bls.n	8001500 <__udivmoddi4+0x2b8>
 80014a4:	3902      	subs	r1, #2
 80014a6:	4463      	add	r3, ip
 80014a8:	1a1b      	subs	r3, r3, r0
 80014aa:	b2ad      	uxth	r5, r5
 80014ac:	fbb3 f0f7 	udiv	r0, r3, r7
 80014b0:	fb07 3310 	mls	r3, r7, r0, r3
 80014b4:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 80014b8:	fb00 f30e 	mul.w	r3, r0, lr
 80014bc:	42ab      	cmp	r3, r5
 80014be:	d908      	bls.n	80014d2 <__udivmoddi4+0x28a>
 80014c0:	eb1c 0505 	adds.w	r5, ip, r5
 80014c4:	f100 38ff 	add.w	r8, r0, #4294967295
 80014c8:	d216      	bcs.n	80014f8 <__udivmoddi4+0x2b0>
 80014ca:	42ab      	cmp	r3, r5
 80014cc:	d914      	bls.n	80014f8 <__udivmoddi4+0x2b0>
 80014ce:	3802      	subs	r0, #2
 80014d0:	4465      	add	r5, ip
 80014d2:	1aed      	subs	r5, r5, r3
 80014d4:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80014d8:	e738      	b.n	800134c <__udivmoddi4+0x104>
 80014da:	4631      	mov	r1, r6
 80014dc:	4630      	mov	r0, r6
 80014de:	e707      	b.n	80012f0 <__udivmoddi4+0xa8>
 80014e0:	4686      	mov	lr, r0
 80014e2:	e6e5      	b.n	80012b0 <__udivmoddi4+0x68>
 80014e4:	4618      	mov	r0, r3
 80014e6:	e6fa      	b.n	80012de <__udivmoddi4+0x96>
 80014e8:	454b      	cmp	r3, r9
 80014ea:	d2a9      	bcs.n	8001440 <__udivmoddi4+0x1f8>
 80014ec:	ebb9 0802 	subs.w	r8, r9, r2
 80014f0:	eb64 0e0c 	sbc.w	lr, r4, ip
 80014f4:	3801      	subs	r0, #1
 80014f6:	e7a3      	b.n	8001440 <__udivmoddi4+0x1f8>
 80014f8:	4640      	mov	r0, r8
 80014fa:	e7ea      	b.n	80014d2 <__udivmoddi4+0x28a>
 80014fc:	4620      	mov	r0, r4
 80014fe:	e794      	b.n	800142a <__udivmoddi4+0x1e2>
 8001500:	4641      	mov	r1, r8
 8001502:	e7d1      	b.n	80014a8 <__udivmoddi4+0x260>
 8001504:	46d0      	mov	r8, sl
 8001506:	e77b      	b.n	8001400 <__udivmoddi4+0x1b8>
 8001508:	3b02      	subs	r3, #2
 800150a:	4465      	add	r5, ip
 800150c:	e732      	b.n	8001374 <__udivmoddi4+0x12c>
 800150e:	4608      	mov	r0, r1
 8001510:	e709      	b.n	8001326 <__udivmoddi4+0xde>
 8001512:	4464      	add	r4, ip
 8001514:	3802      	subs	r0, #2
 8001516:	e742      	b.n	800139e <__udivmoddi4+0x156>

08001518 <__aeabi_idiv0>:
 8001518:	4770      	bx	lr
 800151a:	bf00      	nop

0800151c <gpio_write>:
    };
    HAL_GPIO_Init(base, &conf);
    return STATUS_OK;
}

Status gpio_write(uint8_t pin, GpioValue value) {
 800151c:	b580      	push	{r7, lr}
 800151e:	b08a      	sub	sp, #40	; 0x28
 8001520:	af00      	add	r7, sp, #0
 8001522:	4603      	mov	r3, r0
 8001524:	460a      	mov	r2, r1
 8001526:	71fb      	strb	r3, [r7, #7]
 8001528:	4613      	mov	r3, r2
 800152a:	71bb      	strb	r3, [r7, #6]
    uint32_t gpio_pin = GPIO_PIN_TO_NUM[pin];
 800152c:	79fb      	ldrb	r3, [r7, #7]
 800152e:	4a14      	ldr	r2, [pc, #80]	; (8001580 <gpio_write+0x64>)
 8001530:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001534:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_TypeDef *base = GPIO_PIN_TO_BASE[pin];
 8001536:	79fb      	ldrb	r3, [r7, #7]
 8001538:	4a12      	ldr	r2, [pc, #72]	; (8001584 <gpio_write+0x68>)
 800153a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800153e:	623b      	str	r3, [r7, #32]
    GPIO_InitTypeDef conf = {
 8001540:	f107 030c 	add.w	r3, r7, #12
 8001544:	2200      	movs	r2, #0
 8001546:	601a      	str	r2, [r3, #0]
 8001548:	605a      	str	r2, [r3, #4]
 800154a:	609a      	str	r2, [r3, #8]
 800154c:	60da      	str	r2, [r3, #12]
 800154e:	611a      	str	r2, [r3, #16]
 8001550:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001552:	60fb      	str	r3, [r7, #12]
 8001554:	2301      	movs	r3, #1
 8001556:	613b      	str	r3, [r7, #16]
 8001558:	2302      	movs	r3, #2
 800155a:	61bb      	str	r3, [r7, #24]
        .Mode = GPIO_MODE_OUTPUT_PP,
        .Pin = gpio_pin,
        .Pull = GPIO_NOPULL,
        .Speed = GPIO_SPEED_FREQ_HIGH,
    };
    HAL_GPIO_Init(base, &conf);
 800155c:	f107 030c 	add.w	r3, r7, #12
 8001560:	4619      	mov	r1, r3
 8001562:	6a38      	ldr	r0, [r7, #32]
 8001564:	f00f fbae 	bl	8010cc4 <HAL_GPIO_Init>
    HAL_GPIO_WritePin(base, gpio_pin, value);
 8001568:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800156a:	b29b      	uxth	r3, r3
 800156c:	79ba      	ldrb	r2, [r7, #6]
 800156e:	4619      	mov	r1, r3
 8001570:	6a38      	ldr	r0, [r7, #32]
 8001572:	f00f fdd5 	bl	8011120 <HAL_GPIO_WritePin>
    return STATUS_OK;
 8001576:	2300      	movs	r3, #0
}
 8001578:	4618      	mov	r0, r3
 800157a:	3728      	adds	r7, #40	; 0x28
 800157c:	46bd      	mov	sp, r7
 800157e:	bd80      	pop	{r7, pc}
 8001580:	200000c0 	.word	0x200000c0
 8001584:	20000000 	.word	0x20000000

08001588 <hab_init>:
void tx_sensor_lora(SensorData* data);
void tx_gps_lora(GPS_Fix_TypeDef* fix);
void init_sensor_timer();

void hab_init()
{
 8001588:	b580      	push	{r7, lr}
 800158a:	af00      	add	r7, sp, #0
	DELAY(2000);
 800158c:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8001590:	f04f 0100 	mov.w	r1, #0
 8001594:	f000 fcd7 	bl	8001f46 <DELAY>

	SubghzApp_Init();
 8001598:	f00e fb0e 	bl	800fbb8 <SubghzApp_Init>
	aprs_packet.info = malloc(APRS_MAX_INFO + 1);
 800159c:	f240 1001 	movw	r0, #257	; 0x101
 80015a0:	f015 fb2e 	bl	8016c00 <malloc>
 80015a4:	4603      	mov	r3, r0
 80015a6:	461a      	mov	r2, r3
 80015a8:	4b49      	ldr	r3, [pc, #292]	; (80016d0 <hab_init+0x148>)
 80015aa:	60da      	str	r2, [r3, #12]
	APRS_init();
 80015ac:	f008 fae2 	bl	8009b74 <APRS_init>
	BitFIFO_init(&aprs_fifo, malloc(APRS_FIFO_BYTES), APRS_FIFO_BYTES);
 80015b0:	f44f 7000 	mov.w	r0, #512	; 0x200
 80015b4:	f015 fb24 	bl	8016c00 <malloc>
 80015b8:	4603      	mov	r3, r0
 80015ba:	f44f 7200 	mov.w	r2, #512	; 0x200
 80015be:	4619      	mov	r1, r3
 80015c0:	4844      	ldr	r0, [pc, #272]	; (80016d4 <hab_init+0x14c>)
 80015c2:	f008 fd43 	bl	800a04c <BitFIFO_init>

	// Initialize temperature probe
	if (ds18b20_init(&s_temp_conf) == STATUS_OK) {
 80015c6:	4844      	ldr	r0, [pc, #272]	; (80016d8 <hab_init+0x150>)
 80015c8:	f009 fcf8 	bl	800afbc <ds18b20_init>
 80015cc:	4603      	mov	r3, r0
 80015ce:	2b00      	cmp	r3, #0
 80015d0:	d103      	bne.n	80015da <hab_init+0x52>
		printf("Temperature probe initialization successful\n");
 80015d2:	4842      	ldr	r0, [pc, #264]	; (80016dc <hab_init+0x154>)
 80015d4:	f016 f902 	bl	80177dc <puts>
 80015d8:	e002      	b.n	80015e0 <hab_init+0x58>
	} else {
		printf("Temperature probe initialization failed\n");
 80015da:	4841      	ldr	r0, [pc, #260]	; (80016e0 <hab_init+0x158>)
 80015dc:	f016 f8fe 	bl	80177dc <puts>
	}

	// Initialize magnetometer
	if (iis2mdc_init(&s_mag_conf, IIS2MDC_ODR_50_HZ) == STATUS_OK) {
 80015e0:	2102      	movs	r1, #2
 80015e2:	4840      	ldr	r0, [pc, #256]	; (80016e4 <hab_init+0x15c>)
 80015e4:	f009 ffc2 	bl	800b56c <iis2mdc_init>
 80015e8:	4603      	mov	r3, r0
 80015ea:	2b00      	cmp	r3, #0
 80015ec:	d103      	bne.n	80015f6 <hab_init+0x6e>
		printf("Magnetometer initialization successful\n");
 80015ee:	483e      	ldr	r0, [pc, #248]	; (80016e8 <hab_init+0x160>)
 80015f0:	f016 f8f4 	bl	80177dc <puts>
 80015f4:	e002      	b.n	80015fc <hab_init+0x74>
	} else {
		printf("Magnetometer initialization failed\n");
 80015f6:	483d      	ldr	r0, [pc, #244]	; (80016ec <hab_init+0x164>)
 80015f8:	f016 f8f0 	bl	80177dc <puts>
	}

	// Initialize barometer
	if (ms5637_init(&s_baro_conf) == STATUS_OK) {
 80015fc:	483c      	ldr	r0, [pc, #240]	; (80016f0 <hab_init+0x168>)
 80015fe:	f00a fb63 	bl	800bcc8 <ms5637_init>
 8001602:	4603      	mov	r3, r0
 8001604:	2b00      	cmp	r3, #0
 8001606:	d103      	bne.n	8001610 <hab_init+0x88>
		printf("Barometer initialization successful\n");
 8001608:	483a      	ldr	r0, [pc, #232]	; (80016f4 <hab_init+0x16c>)
 800160a:	f016 f8e7 	bl	80177dc <puts>
 800160e:	e002      	b.n	8001616 <hab_init+0x8e>
	} else {
		printf("Barometer initialization failed\n");
 8001610:	4839      	ldr	r0, [pc, #228]	; (80016f8 <hab_init+0x170>)
 8001612:	f016 f8e3 	bl	80177dc <puts>
	}

	// Initialize IMU
	if (lsm6dsox_init(&s_imu_conf) == STATUS_OK) {
 8001616:	4839      	ldr	r0, [pc, #228]	; (80016fc <hab_init+0x174>)
 8001618:	f00a f88e 	bl	800b738 <lsm6dsox_init>
 800161c:	4603      	mov	r3, r0
 800161e:	2b00      	cmp	r3, #0
 8001620:	d103      	bne.n	800162a <hab_init+0xa2>
		printf("IMU initialization successful\n");
 8001622:	4837      	ldr	r0, [pc, #220]	; (8001700 <hab_init+0x178>)
 8001624:	f016 f8da 	bl	80177dc <puts>
 8001628:	e002      	b.n	8001630 <hab_init+0xa8>
	} else {
		printf("IMU initialization failed\n");
 800162a:	4836      	ldr	r0, [pc, #216]	; (8001704 <hab_init+0x17c>)
 800162c:	f016 f8d6 	bl	80177dc <puts>
	}

	if (lsm6dsox_config_accel(&s_imu_conf, LSM6DSOX_XL_RATE_208_HZ,
 8001630:	2208      	movs	r2, #8
 8001632:	2150      	movs	r1, #80	; 0x50
 8001634:	4831      	ldr	r0, [pc, #196]	; (80016fc <hab_init+0x174>)
 8001636:	f00a fa95 	bl	800bb64 <lsm6dsox_config_accel>
 800163a:	4603      	mov	r3, r0
 800163c:	2b00      	cmp	r3, #0
 800163e:	d103      	bne.n	8001648 <hab_init+0xc0>
							  LSM6DSOX_XL_RANGE_4_G) == STATUS_OK) {
		printf("IMU accel range set successfully\n");
 8001640:	4831      	ldr	r0, [pc, #196]	; (8001708 <hab_init+0x180>)
 8001642:	f016 f8cb 	bl	80177dc <puts>
 8001646:	e002      	b.n	800164e <hab_init+0xc6>
	} else {
		printf("IMU accel configuration failed\n");
 8001648:	4830      	ldr	r0, [pc, #192]	; (800170c <hab_init+0x184>)
 800164a:	f016 f8c7 	bl	80177dc <puts>
	}

	if (lsm6dsox_config_gyro(&s_imu_conf, LSM6DSOX_G_RATE_208_HZ,
 800164e:	2204      	movs	r2, #4
 8001650:	2150      	movs	r1, #80	; 0x50
 8001652:	482a      	ldr	r0, [pc, #168]	; (80016fc <hab_init+0x174>)
 8001654:	f00a fad6 	bl	800bc04 <lsm6dsox_config_gyro>
 8001658:	4603      	mov	r3, r0
 800165a:	2b00      	cmp	r3, #0
 800165c:	d103      	bne.n	8001666 <hab_init+0xde>
							 LSM6DSOX_G_RANGE_500_DPS) == STATUS_OK) {
		printf("IMU gyro range set successfully\n");
 800165e:	482c      	ldr	r0, [pc, #176]	; (8001710 <hab_init+0x188>)
 8001660:	f016 f8bc 	bl	80177dc <puts>
 8001664:	e002      	b.n	800166c <hab_init+0xe4>
	} else {
		printf("IMU gyro configuration failed\n");
 8001666:	482b      	ldr	r0, [pc, #172]	; (8001714 <hab_init+0x18c>)
 8001668:	f016 f8b8 	bl	80177dc <puts>
	}

	// Initialize GPS
	if (max_m10s_init(&s_gps_conf) == STATUS_OK) {
 800166c:	482a      	ldr	r0, [pc, #168]	; (8001718 <hab_init+0x190>)
 800166e:	f008 fd61 	bl	800a134 <max_m10s_init>
 8001672:	4603      	mov	r3, r0
 8001674:	2b00      	cmp	r3, #0
 8001676:	d103      	bne.n	8001680 <hab_init+0xf8>
		printf("GPS initialization successful\n");
 8001678:	4828      	ldr	r0, [pc, #160]	; (800171c <hab_init+0x194>)
 800167a:	f016 f8af 	bl	80177dc <puts>
 800167e:	e002      	b.n	8001686 <hab_init+0xfe>
	} else {
		printf("GPS initialization failed\n");
 8001680:	4827      	ldr	r0, [pc, #156]	; (8001720 <hab_init+0x198>)
 8001682:	f016 f8ab 	bl	80177dc <puts>
	}

	// Initialize SD card
	if (sd_init(&s_sd_conf) == STATUS_OK) {
 8001686:	4827      	ldr	r0, [pc, #156]	; (8001724 <hab_init+0x19c>)
 8001688:	f007 fab6 	bl	8008bf8 <sd_init>
 800168c:	4603      	mov	r3, r0
 800168e:	2b00      	cmp	r3, #0
 8001690:	d103      	bne.n	800169a <hab_init+0x112>
		printf("SD card initialization successful\n");
 8001692:	4825      	ldr	r0, [pc, #148]	; (8001728 <hab_init+0x1a0>)
 8001694:	f016 f8a2 	bl	80177dc <puts>
 8001698:	e002      	b.n	80016a0 <hab_init+0x118>
	} else {
		printf("SD card initialization failed\n");
 800169a:	4824      	ldr	r0, [pc, #144]	; (800172c <hab_init+0x1a4>)
 800169c:	f016 f89e 	bl	80177dc <puts>
	}

	init_sensor_timer();
 80016a0:	f000 fb4e 	bl	8001d40 <init_sensor_timer>

	gpio_write(PIN_PB4, GPIO_HIGH);
 80016a4:	2101      	movs	r1, #1
 80016a6:	2014      	movs	r0, #20
 80016a8:	f7ff ff38 	bl	800151c <gpio_write>
	DELAY(500);
 80016ac:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80016b0:	f04f 0100 	mov.w	r1, #0
 80016b4:	f000 fc47 	bl	8001f46 <DELAY>
	gpio_write(PIN_PB4, GPIO_LOW);
 80016b8:	2100      	movs	r1, #0
 80016ba:	2014      	movs	r0, #20
 80016bc:	f7ff ff2e 	bl	800151c <gpio_write>
	DELAY(500);
 80016c0:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80016c4:	f04f 0100 	mov.w	r1, #0
 80016c8:	f000 fc3d 	bl	8001f46 <DELAY>

}
 80016cc:	bf00      	nop
 80016ce:	bd80      	pop	{r7, pc}
 80016d0:	20000180 	.word	0x20000180
 80016d4:	2000084c 	.word	0x2000084c
 80016d8:	200001c8 	.word	0x200001c8
 80016dc:	08019b8c 	.word	0x08019b8c
 80016e0:	08019bb8 	.word	0x08019bb8
 80016e4:	20000190 	.word	0x20000190
 80016e8:	08019be0 	.word	0x08019be0
 80016ec:	08019c08 	.word	0x08019c08
 80016f0:	2000019c 	.word	0x2000019c
 80016f4:	08019c2c 	.word	0x08019c2c
 80016f8:	08019c50 	.word	0x08019c50
 80016fc:	200001b4 	.word	0x200001b4
 8001700:	08019c70 	.word	0x08019c70
 8001704:	08019c90 	.word	0x08019c90
 8001708:	08019cac 	.word	0x08019cac
 800170c:	08019cd0 	.word	0x08019cd0
 8001710:	08019cf0 	.word	0x08019cf0
 8001714:	08019d10 	.word	0x08019d10
 8001718:	200001a8 	.word	0x200001a8
 800171c:	08019d30 	.word	0x08019d30
 8001720:	08019d50 	.word	0x08019d50
 8001724:	200001c0 	.word	0x200001c0
 8001728:	08019d6c 	.word	0x08019d6c
 800172c:	08019d90 	.word	0x08019d90

08001730 <hab_loop>:

void hab_loop()
{
 8001730:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8001734:	b088      	sub	sp, #32
 8001736:	af06      	add	r7, sp, #24
	if(MILLIS() - timer > 60000)
 8001738:	f000 fbf6 	bl	8001f28 <MILLIS>
 800173c:	4b60      	ldr	r3, [pc, #384]	; (80018c0 <hab_loop+0x190>)
 800173e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001742:	1a84      	subs	r4, r0, r2
 8001744:	eb61 0503 	sbc.w	r5, r1, r3
 8001748:	f64e 2361 	movw	r3, #60001	; 0xea61
 800174c:	429c      	cmp	r4, r3
 800174e:	f175 0300 	sbcs.w	r3, r5, #0
 8001752:	d37b      	bcc.n	800184c <hab_loop+0x11c>
	{
		timer = MILLIS();
 8001754:	f000 fbe8 	bl	8001f28 <MILLIS>
 8001758:	4602      	mov	r2, r0
 800175a:	460b      	mov	r3, r1
 800175c:	4958      	ldr	r1, [pc, #352]	; (80018c0 <hab_loop+0x190>)
 800175e:	e9c1 2300 	strd	r2, r3, [r1]

		// Send APRS Packet
		sprintf(comment, "%03.0f:%03.0f:%05.1f",
				last_sensor_data.baro.temperature, last_sensor_data.temp.temperature, last_sensor_data.baro.pressure);
 8001762:	4b58      	ldr	r3, [pc, #352]	; (80018c4 <hab_loop+0x194>)
 8001764:	6b9b      	ldr	r3, [r3, #56]	; 0x38
		sprintf(comment, "%03.0f:%03.0f:%05.1f",
 8001766:	4618      	mov	r0, r3
 8001768:	f7fe fec6 	bl	80004f8 <__aeabi_f2d>
 800176c:	4680      	mov	r8, r0
 800176e:	4689      	mov	r9, r1
				last_sensor_data.baro.temperature, last_sensor_data.temp.temperature, last_sensor_data.baro.pressure);
 8001770:	4b54      	ldr	r3, [pc, #336]	; (80018c4 <hab_loop+0x194>)
 8001772:	6c1b      	ldr	r3, [r3, #64]	; 0x40
		sprintf(comment, "%03.0f:%03.0f:%05.1f",
 8001774:	4618      	mov	r0, r3
 8001776:	f7fe febf 	bl	80004f8 <__aeabi_f2d>
 800177a:	4604      	mov	r4, r0
 800177c:	460d      	mov	r5, r1
				last_sensor_data.baro.temperature, last_sensor_data.temp.temperature, last_sensor_data.baro.pressure);
 800177e:	4b51      	ldr	r3, [pc, #324]	; (80018c4 <hab_loop+0x194>)
 8001780:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
		sprintf(comment, "%03.0f:%03.0f:%05.1f",
 8001782:	4618      	mov	r0, r3
 8001784:	f7fe feb8 	bl	80004f8 <__aeabi_f2d>
 8001788:	4602      	mov	r2, r0
 800178a:	460b      	mov	r3, r1
 800178c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8001790:	e9cd 4500 	strd	r4, r5, [sp]
 8001794:	4642      	mov	r2, r8
 8001796:	464b      	mov	r3, r9
 8001798:	494b      	ldr	r1, [pc, #300]	; (80018c8 <hab_loop+0x198>)
 800179a:	484c      	ldr	r0, [pc, #304]	; (80018cc <hab_loop+0x19c>)
 800179c:	f016 f86a 	bl	8017874 <siprintf>
		fill_packet(&aprs_packet, fix.hour, fix.min, fix.sec,
 80017a0:	4b4b      	ldr	r3, [pc, #300]	; (80018d0 <hab_loop+0x1a0>)
 80017a2:	791b      	ldrb	r3, [r3, #4]
 80017a4:	4698      	mov	r8, r3
 80017a6:	4b4a      	ldr	r3, [pc, #296]	; (80018d0 <hab_loop+0x1a0>)
 80017a8:	795b      	ldrb	r3, [r3, #5]
 80017aa:	4699      	mov	r9, r3
 80017ac:	4b48      	ldr	r3, [pc, #288]	; (80018d0 <hab_loop+0x1a0>)
 80017ae:	799b      	ldrb	r3, [r3, #6]
 80017b0:	469a      	mov	sl, r3
 80017b2:	4b48      	ldr	r3, [pc, #288]	; (80018d4 <hab_loop+0x1a4>)
 80017b4:	681c      	ldr	r4, [r3, #0]
 80017b6:	4b48      	ldr	r3, [pc, #288]	; (80018d8 <hab_loop+0x1a8>)
 80017b8:	681d      	ldr	r5, [r3, #0]
					last_lat, last_lon,
					(int) fix.hdg, (int) (fix.ground_speed * 1.944), (int) (fix.height_msl * 3.281),
 80017ba:	4b45      	ldr	r3, [pc, #276]	; (80018d0 <hab_loop+0x1a0>)
 80017bc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
		fill_packet(&aprs_packet, fix.hour, fix.min, fix.sec,
 80017be:	4618      	mov	r0, r3
 80017c0:	f7ff fd04 	bl	80011cc <__aeabi_f2iz>
 80017c4:	4606      	mov	r6, r0
					(int) fix.hdg, (int) (fix.ground_speed * 1.944), (int) (fix.height_msl * 3.281),
 80017c6:	4b42      	ldr	r3, [pc, #264]	; (80018d0 <hab_loop+0x1a0>)
 80017c8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80017ca:	4618      	mov	r0, r3
 80017cc:	f7fe fe94 	bl	80004f8 <__aeabi_f2d>
 80017d0:	a337      	add	r3, pc, #220	; (adr r3, 80018b0 <hab_loop+0x180>)
 80017d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80017d6:	f7fe fee7 	bl	80005a8 <__aeabi_dmul>
 80017da:	4602      	mov	r2, r0
 80017dc:	460b      	mov	r3, r1
		fill_packet(&aprs_packet, fix.hour, fix.min, fix.sec,
 80017de:	4610      	mov	r0, r2
 80017e0:	4619      	mov	r1, r3
 80017e2:	f7ff f991 	bl	8000b08 <__aeabi_d2iz>
 80017e6:	6078      	str	r0, [r7, #4]
					(int) fix.hdg, (int) (fix.ground_speed * 1.944), (int) (fix.height_msl * 3.281),
 80017e8:	4b39      	ldr	r3, [pc, #228]	; (80018d0 <hab_loop+0x1a0>)
 80017ea:	6a1b      	ldr	r3, [r3, #32]
 80017ec:	4618      	mov	r0, r3
 80017ee:	f7fe fe83 	bl	80004f8 <__aeabi_f2d>
 80017f2:	a331      	add	r3, pc, #196	; (adr r3, 80018b8 <hab_loop+0x188>)
 80017f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80017f8:	f7fe fed6 	bl	80005a8 <__aeabi_dmul>
 80017fc:	4602      	mov	r2, r0
 80017fe:	460b      	mov	r3, r1
		fill_packet(&aprs_packet, fix.hour, fix.min, fix.sec,
 8001800:	4610      	mov	r0, r2
 8001802:	4619      	mov	r1, r3
 8001804:	f7ff f980 	bl	8000b08 <__aeabi_d2iz>
 8001808:	4603      	mov	r3, r0
 800180a:	4a30      	ldr	r2, [pc, #192]	; (80018cc <hab_loop+0x19c>)
 800180c:	9205      	str	r2, [sp, #20]
 800180e:	9304      	str	r3, [sp, #16]
 8001810:	687b      	ldr	r3, [r7, #4]
 8001812:	9303      	str	r3, [sp, #12]
 8001814:	9602      	str	r6, [sp, #8]
 8001816:	9501      	str	r5, [sp, #4]
 8001818:	9400      	str	r4, [sp, #0]
 800181a:	4653      	mov	r3, sl
 800181c:	464a      	mov	r2, r9
 800181e:	4641      	mov	r1, r8
 8001820:	482e      	ldr	r0, [pc, #184]	; (80018dc <hab_loop+0x1ac>)
 8001822:	f000 f861 	bl	80018e8 <fill_packet>
					comment);
		//fill_packet(&aprs_packet, 12, 0, 0,
		//		35.225, -80.841667,
		//		0, 0, 200,
		//		comment);
		BitFIFO_reinit(&aprs_fifo);
 8001826:	482e      	ldr	r0, [pc, #184]	; (80018e0 <hab_loop+0x1b0>)
 8001828:	f008 fc28 	bl	800a07c <BitFIFO_reinit>
		APRS_encode(&aprs_fifo, &aprs_packet);
 800182c:	492b      	ldr	r1, [pc, #172]	; (80018dc <hab_loop+0x1ac>)
 800182e:	482c      	ldr	r0, [pc, #176]	; (80018e0 <hab_loop+0x1b0>)
 8001830:	f008 f9a6 	bl	8009b80 <APRS_encode>
		APRS_send(&aprs_fifo);
 8001834:	482a      	ldr	r0, [pc, #168]	; (80018e0 <hab_loop+0x1b0>)
 8001836:	f008 fa80 	bl	8009d3a <APRS_send>

		DELAY(5000);
 800183a:	f241 3088 	movw	r0, #5000	; 0x1388
 800183e:	f04f 0100 	mov.w	r1, #0
 8001842:	f000 fb80 	bl	8001f46 <DELAY>

		tx_gps_lora(&fix);
 8001846:	4822      	ldr	r0, [pc, #136]	; (80018d0 <hab_loop+0x1a0>)
 8001848:	f000 f8f6 	bl	8001a38 <tx_gps_lora>
	}
	if (max_m10s_poll_fix(&s_gps_conf, &fix) == STATUS_OK) {
 800184c:	4920      	ldr	r1, [pc, #128]	; (80018d0 <hab_loop+0x1a0>)
 800184e:	4825      	ldr	r0, [pc, #148]	; (80018e4 <hab_loop+0x1b4>)
 8001850:	f008 ff96 	bl	800a780 <max_m10s_poll_fix>
 8001854:	4603      	mov	r3, r0
 8001856:	2b00      	cmp	r3, #0
 8001858:	d11d      	bne.n	8001896 <hab_loop+0x166>
		if(!isnan(fix.lat) && !isnan(fix.lon) && fix.fix_valid)
 800185a:	4b1d      	ldr	r3, [pc, #116]	; (80018d0 <hab_loop+0x1a0>)
 800185c:	699b      	ldr	r3, [r3, #24]
 800185e:	4619      	mov	r1, r3
 8001860:	4618      	mov	r0, r3
 8001862:	f7ff fc9d 	bl	80011a0 <__aeabi_fcmpun>
 8001866:	4603      	mov	r3, r0
 8001868:	2b00      	cmp	r3, #0
 800186a:	d114      	bne.n	8001896 <hab_loop+0x166>
 800186c:	4b18      	ldr	r3, [pc, #96]	; (80018d0 <hab_loop+0x1a0>)
 800186e:	695b      	ldr	r3, [r3, #20]
 8001870:	4619      	mov	r1, r3
 8001872:	4618      	mov	r0, r3
 8001874:	f7ff fc94 	bl	80011a0 <__aeabi_fcmpun>
 8001878:	4603      	mov	r3, r0
 800187a:	2b00      	cmp	r3, #0
 800187c:	d10b      	bne.n	8001896 <hab_loop+0x166>
 800187e:	4b14      	ldr	r3, [pc, #80]	; (80018d0 <hab_loop+0x1a0>)
 8001880:	7adb      	ldrb	r3, [r3, #11]
 8001882:	2b00      	cmp	r3, #0
 8001884:	d007      	beq.n	8001896 <hab_loop+0x166>
		{
			last_lat = fix.lat;
 8001886:	4b12      	ldr	r3, [pc, #72]	; (80018d0 <hab_loop+0x1a0>)
 8001888:	699b      	ldr	r3, [r3, #24]
 800188a:	4a12      	ldr	r2, [pc, #72]	; (80018d4 <hab_loop+0x1a4>)
 800188c:	6013      	str	r3, [r2, #0]
			last_lon = fix.lon;
 800188e:	4b10      	ldr	r3, [pc, #64]	; (80018d0 <hab_loop+0x1a0>)
 8001890:	695b      	ldr	r3, [r3, #20]
 8001892:	4a11      	ldr	r2, [pc, #68]	; (80018d8 <hab_loop+0x1a8>)
 8001894:	6013      	str	r3, [r2, #0]
		}
	}
	DELAY(1000);
 8001896:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800189a:	f04f 0100 	mov.w	r1, #0
 800189e:	f000 fb52 	bl	8001f46 <DELAY>
}
 80018a2:	bf00      	nop
 80018a4:	3708      	adds	r7, #8
 80018a6:	46bd      	mov	sp, r7
 80018a8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80018ac:	f3af 8000 	nop.w
 80018b0:	be76c8b4 	.word	0xbe76c8b4
 80018b4:	3fff1a9f 	.word	0x3fff1a9f
 80018b8:	ed916873 	.word	0xed916873
 80018bc:	400a3f7c 	.word	0x400a3f7c
 80018c0:	200008e0 	.word	0x200008e0
 80018c4:	200050f8 	.word	0x200050f8
 80018c8:	08019db0 	.word	0x08019db0
 80018cc:	2000085c 	.word	0x2000085c
 80018d0:	20005140 	.word	0x20005140
 80018d4:	200001d0 	.word	0x200001d0
 80018d8:	200001d4 	.word	0x200001d4
 80018dc:	20000180 	.word	0x20000180
 80018e0:	2000084c 	.word	0x2000084c
 80018e4:	200001a8 	.word	0x200001a8

080018e8 <fill_packet>:

void fill_packet(APRSPacket* packet, int hour, int min, int sec, float lat, float lon, int hdg, int spd_kt, int alt_ft, char* cmt)
{
 80018e8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80018ea:	b09d      	sub	sp, #116	; 0x74
 80018ec:	af10      	add	r7, sp, #64	; 0x40
 80018ee:	61f8      	str	r0, [r7, #28]
 80018f0:	61b9      	str	r1, [r7, #24]
 80018f2:	617a      	str	r2, [r7, #20]
 80018f4:	613b      	str	r3, [r7, #16]
	if(isnan(lat) || isnan(lon))
 80018f6:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 80018f8:	6cb8      	ldr	r0, [r7, #72]	; 0x48
 80018fa:	f7ff fc51 	bl	80011a0 <__aeabi_fcmpun>
 80018fe:	4603      	mov	r3, r0
 8001900:	2b00      	cmp	r3, #0
 8001902:	d106      	bne.n	8001912 <fill_packet+0x2a>
 8001904:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 8001906:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 8001908:	f7ff fc4a 	bl	80011a0 <__aeabi_fcmpun>
 800190c:	4603      	mov	r3, r0
 800190e:	2b00      	cmp	r3, #0
 8001910:	d005      	beq.n	800191e <fill_packet+0x36>
	{
		lat = 0.0F;
 8001912:	f04f 0300 	mov.w	r3, #0
 8001916:	64bb      	str	r3, [r7, #72]	; 0x48
		lon = 0.0F;
 8001918:	f04f 0300 	mov.w	r3, #0
 800191c:	64fb      	str	r3, [r7, #76]	; 0x4c
	}
	float lat_min = fabs(lat - (int) lat) * 60;
 800191e:	6cb8      	ldr	r0, [r7, #72]	; 0x48
 8001920:	f7ff fc54 	bl	80011cc <__aeabi_f2iz>
 8001924:	4603      	mov	r3, r0
 8001926:	4618      	mov	r0, r3
 8001928:	f7ff fa20 	bl	8000d6c <__aeabi_i2f>
 800192c:	4603      	mov	r3, r0
 800192e:	4619      	mov	r1, r3
 8001930:	6cb8      	ldr	r0, [r7, #72]	; 0x48
 8001932:	f7ff f965 	bl	8000c00 <__aeabi_fsub>
 8001936:	4603      	mov	r3, r0
 8001938:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800193c:	493c      	ldr	r1, [pc, #240]	; (8001a30 <fill_packet+0x148>)
 800193e:	4618      	mov	r0, r3
 8001940:	f7ff fa68 	bl	8000e14 <__aeabi_fmul>
 8001944:	4603      	mov	r3, r0
 8001946:	62fb      	str	r3, [r7, #44]	; 0x2c
	float lon_min = fabs(lon - (int) lon) * 60;
 8001948:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 800194a:	f7ff fc3f 	bl	80011cc <__aeabi_f2iz>
 800194e:	4603      	mov	r3, r0
 8001950:	4618      	mov	r0, r3
 8001952:	f7ff fa0b 	bl	8000d6c <__aeabi_i2f>
 8001956:	4603      	mov	r3, r0
 8001958:	4619      	mov	r1, r3
 800195a:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 800195c:	f7ff f950 	bl	8000c00 <__aeabi_fsub>
 8001960:	4603      	mov	r3, r0
 8001962:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8001966:	4932      	ldr	r1, [pc, #200]	; (8001a30 <fill_packet+0x148>)
 8001968:	4618      	mov	r0, r3
 800196a:	f7ff fa53 	bl	8000e14 <__aeabi_fmul>
 800196e:	4603      	mov	r3, r0
 8001970:	62bb      	str	r3, [r7, #40]	; 0x28
	char lat_dir = lat > 0 ? 'N' : 'S';
 8001972:	f04f 0100 	mov.w	r1, #0
 8001976:	6cb8      	ldr	r0, [r7, #72]	; 0x48
 8001978:	f7ff fc08 	bl	800118c <__aeabi_fcmpgt>
 800197c:	4603      	mov	r3, r0
 800197e:	2b00      	cmp	r3, #0
 8001980:	d001      	beq.n	8001986 <fill_packet+0x9e>
 8001982:	234e      	movs	r3, #78	; 0x4e
 8001984:	e000      	b.n	8001988 <fill_packet+0xa0>
 8001986:	2353      	movs	r3, #83	; 0x53
 8001988:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	char lon_dir = lon > 0 ? 'E' : 'W';
 800198c:	f04f 0100 	mov.w	r1, #0
 8001990:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 8001992:	f7ff fbfb 	bl	800118c <__aeabi_fcmpgt>
 8001996:	4603      	mov	r3, r0
 8001998:	2b00      	cmp	r3, #0
 800199a:	d001      	beq.n	80019a0 <fill_packet+0xb8>
 800199c:	2345      	movs	r3, #69	; 0x45
 800199e:	e000      	b.n	80019a2 <fill_packet+0xba>
 80019a0:	2357      	movs	r3, #87	; 0x57
 80019a2:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
	snprintf(packet->info, APRS_MAX_INFO, "@%02d%02d%02dh%02d%05.2f%c/%03d%05.2f%cO%03d/%03d/A=%06d%s\n",
 80019a6:	69fb      	ldr	r3, [r7, #28]
 80019a8:	68db      	ldr	r3, [r3, #12]
 80019aa:	60fb      	str	r3, [r7, #12]
 80019ac:	6cb8      	ldr	r0, [r7, #72]	; 0x48
 80019ae:	f7ff fc0d 	bl	80011cc <__aeabi_f2iz>
 80019b2:	4603      	mov	r3, r0
 80019b4:	ea83 76e3 	eor.w	r6, r3, r3, asr #31
 80019b8:	eba6 76e3 	sub.w	r6, r6, r3, asr #31
 80019bc:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80019be:	f7fe fd9b 	bl	80004f8 <__aeabi_f2d>
 80019c2:	4604      	mov	r4, r0
 80019c4:	460d      	mov	r5, r1
 80019c6:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 80019ca:	60ba      	str	r2, [r7, #8]
 80019cc:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 80019ce:	f7ff fbfd 	bl	80011cc <__aeabi_f2iz>
 80019d2:	4603      	mov	r3, r0
 80019d4:	ea83 71e3 	eor.w	r1, r3, r3, asr #31
 80019d8:	eba1 71e3 	sub.w	r1, r1, r3, asr #31
 80019dc:	6079      	str	r1, [r7, #4]
 80019de:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80019e0:	f7fe fd8a 	bl	80004f8 <__aeabi_f2d>
 80019e4:	4602      	mov	r2, r0
 80019e6:	460b      	mov	r3, r1
 80019e8:	f897 1026 	ldrb.w	r1, [r7, #38]	; 0x26
 80019ec:	6df8      	ldr	r0, [r7, #92]	; 0x5c
 80019ee:	900e      	str	r0, [sp, #56]	; 0x38
 80019f0:	6db8      	ldr	r0, [r7, #88]	; 0x58
 80019f2:	900d      	str	r0, [sp, #52]	; 0x34
 80019f4:	6d78      	ldr	r0, [r7, #84]	; 0x54
 80019f6:	900c      	str	r0, [sp, #48]	; 0x30
 80019f8:	6d38      	ldr	r0, [r7, #80]	; 0x50
 80019fa:	900b      	str	r0, [sp, #44]	; 0x2c
 80019fc:	910a      	str	r1, [sp, #40]	; 0x28
 80019fe:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8001a02:	6879      	ldr	r1, [r7, #4]
 8001a04:	9107      	str	r1, [sp, #28]
 8001a06:	68ba      	ldr	r2, [r7, #8]
 8001a08:	9206      	str	r2, [sp, #24]
 8001a0a:	e9cd 4504 	strd	r4, r5, [sp, #16]
 8001a0e:	9602      	str	r6, [sp, #8]
 8001a10:	693b      	ldr	r3, [r7, #16]
 8001a12:	9301      	str	r3, [sp, #4]
 8001a14:	697b      	ldr	r3, [r7, #20]
 8001a16:	9300      	str	r3, [sp, #0]
 8001a18:	69bb      	ldr	r3, [r7, #24]
 8001a1a:	4a06      	ldr	r2, [pc, #24]	; (8001a34 <fill_packet+0x14c>)
 8001a1c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001a20:	68f8      	ldr	r0, [r7, #12]
 8001a22:	f015 fef3 	bl	801780c <sniprintf>
			hour, min, sec,
			abs(lat), lat_min, lat_dir, abs(lon), lon_min, lon_dir,
			hdg, spd_kt, alt_ft, cmt);
}
 8001a26:	bf00      	nop
 8001a28:	3734      	adds	r7, #52	; 0x34
 8001a2a:	46bd      	mov	sp, r7
 8001a2c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001a2e:	bf00      	nop
 8001a30:	42700000 	.word	0x42700000
 8001a34:	08019dc8 	.word	0x08019dc8

08001a38 <tx_gps_lora>:

	Radio.Send((uint8_t*)sensor_msg, strlen(sensor_msg) + 1);
}

void tx_gps_lora(GPS_Fix_TypeDef* fix)
{
 8001a38:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001a3a:	f5ad 7d2f 	sub.w	sp, sp, #700	; 0x2bc
 8001a3e:	af18      	add	r7, sp, #96	; 0x60
 8001a40:	f507 7316 	add.w	r3, r7, #600	; 0x258
 8001a44:	f5a3 7305 	sub.w	r3, r3, #532	; 0x214
 8001a48:	6018      	str	r0, [r3, #0]
	if(lora_state == TX)
 8001a4a:	4bb3      	ldr	r3, [pc, #716]	; (8001d18 <tx_gps_lora+0x2e0>)
 8001a4c:	781b      	ldrb	r3, [r3, #0]
 8001a4e:	b2db      	uxtb	r3, r3
 8001a50:	2b01      	cmp	r3, #1
 8001a52:	f000 815e 	beq.w	8001d12 <tx_gps_lora+0x2da>
	{
		return;
	}
	lora_state = TX;
 8001a56:	4bb0      	ldr	r3, [pc, #704]	; (8001d18 <tx_gps_lora+0x2e0>)
 8001a58:	2201      	movs	r2, #1
 8001a5a:	701a      	strb	r2, [r3, #0]

	if (radio_in_use == 1)
 8001a5c:	4baf      	ldr	r3, [pc, #700]	; (8001d1c <tx_gps_lora+0x2e4>)
 8001a5e:	781b      	ldrb	r3, [r3, #0]
 8001a60:	b2db      	uxtb	r3, r3
 8001a62:	2b01      	cmp	r3, #1
 8001a64:	f000 8166 	beq.w	8001d34 <tx_gps_lora+0x2fc>
	{
		return;
	}
	radio_in_use = 2;
 8001a68:	4bac      	ldr	r3, [pc, #688]	; (8001d1c <tx_gps_lora+0x2e4>)
 8001a6a:	2202      	movs	r2, #2
 8001a6c:	701a      	strb	r2, [r3, #0]

	char gps_str[244];
	int32_t lat_int = fix->lat * 10000000;
 8001a6e:	f507 7316 	add.w	r3, r7, #600	; 0x258
 8001a72:	f5a3 7305 	sub.w	r3, r3, #532	; 0x214
 8001a76:	681b      	ldr	r3, [r3, #0]
 8001a78:	699b      	ldr	r3, [r3, #24]
 8001a7a:	49a9      	ldr	r1, [pc, #676]	; (8001d20 <tx_gps_lora+0x2e8>)
 8001a7c:	4618      	mov	r0, r3
 8001a7e:	f7ff f9c9 	bl	8000e14 <__aeabi_fmul>
 8001a82:	4603      	mov	r3, r0
 8001a84:	4618      	mov	r0, r3
 8001a86:	f7ff fba1 	bl	80011cc <__aeabi_f2iz>
 8001a8a:	4603      	mov	r3, r0
 8001a8c:	f8c7 3254 	str.w	r3, [r7, #596]	; 0x254
	int32_t lon_int = fix->lon * 10000000;
 8001a90:	f507 7316 	add.w	r3, r7, #600	; 0x258
 8001a94:	f5a3 7305 	sub.w	r3, r3, #532	; 0x214
 8001a98:	681b      	ldr	r3, [r3, #0]
 8001a9a:	695b      	ldr	r3, [r3, #20]
 8001a9c:	49a0      	ldr	r1, [pc, #640]	; (8001d20 <tx_gps_lora+0x2e8>)
 8001a9e:	4618      	mov	r0, r3
 8001aa0:	f7ff f9b8 	bl	8000e14 <__aeabi_fmul>
 8001aa4:	4603      	mov	r3, r0
 8001aa6:	4618      	mov	r0, r3
 8001aa8:	f7ff fb90 	bl	80011cc <__aeabi_f2iz>
 8001aac:	4603      	mov	r3, r0
 8001aae:	f8c7 3250 	str.w	r3, [r7, #592]	; 0x250
	int32_t height_int = fix->height_msl * 10;
 8001ab2:	f507 7316 	add.w	r3, r7, #600	; 0x258
 8001ab6:	f5a3 7305 	sub.w	r3, r3, #532	; 0x214
 8001aba:	681b      	ldr	r3, [r3, #0]
 8001abc:	6a1b      	ldr	r3, [r3, #32]
 8001abe:	4999      	ldr	r1, [pc, #612]	; (8001d24 <tx_gps_lora+0x2ec>)
 8001ac0:	4618      	mov	r0, r3
 8001ac2:	f7ff f9a7 	bl	8000e14 <__aeabi_fmul>
 8001ac6:	4603      	mov	r3, r0
 8001ac8:	4618      	mov	r0, r3
 8001aca:	f7ff fb7f 	bl	80011cc <__aeabi_f2iz>
 8001ace:	4603      	mov	r3, r0
 8001ad0:	f8c7 324c 	str.w	r3, [r7, #588]	; 0x24c
	int16_t vel_north_int = fix->vel_north * 10;
 8001ad4:	f507 7316 	add.w	r3, r7, #600	; 0x258
 8001ad8:	f5a3 7305 	sub.w	r3, r3, #532	; 0x214
 8001adc:	681b      	ldr	r3, [r3, #0]
 8001ade:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001ae0:	4990      	ldr	r1, [pc, #576]	; (8001d24 <tx_gps_lora+0x2ec>)
 8001ae2:	4618      	mov	r0, r3
 8001ae4:	f7ff f996 	bl	8000e14 <__aeabi_fmul>
 8001ae8:	4603      	mov	r3, r0
 8001aea:	4618      	mov	r0, r3
 8001aec:	f7ff fb6e 	bl	80011cc <__aeabi_f2iz>
 8001af0:	4603      	mov	r3, r0
 8001af2:	f8a7 324a 	strh.w	r3, [r7, #586]	; 0x24a
	int16_t vel_east_int = fix->vel_east * 10;
 8001af6:	f507 7316 	add.w	r3, r7, #600	; 0x258
 8001afa:	f5a3 7305 	sub.w	r3, r3, #532	; 0x214
 8001afe:	681b      	ldr	r3, [r3, #0]
 8001b00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b02:	4988      	ldr	r1, [pc, #544]	; (8001d24 <tx_gps_lora+0x2ec>)
 8001b04:	4618      	mov	r0, r3
 8001b06:	f7ff f985 	bl	8000e14 <__aeabi_fmul>
 8001b0a:	4603      	mov	r3, r0
 8001b0c:	4618      	mov	r0, r3
 8001b0e:	f7ff fb5d 	bl	80011cc <__aeabi_f2iz>
 8001b12:	4603      	mov	r3, r0
 8001b14:	f8a7 3248 	strh.w	r3, [r7, #584]	; 0x248
	int16_t vel_down_int = fix->vel_down * 10;
 8001b18:	f507 7316 	add.w	r3, r7, #600	; 0x258
 8001b1c:	f5a3 7305 	sub.w	r3, r3, #532	; 0x214
 8001b20:	681b      	ldr	r3, [r3, #0]
 8001b22:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001b24:	497f      	ldr	r1, [pc, #508]	; (8001d24 <tx_gps_lora+0x2ec>)
 8001b26:	4618      	mov	r0, r3
 8001b28:	f7ff f974 	bl	8000e14 <__aeabi_fmul>
 8001b2c:	4603      	mov	r3, r0
 8001b2e:	4618      	mov	r0, r3
 8001b30:	f7ff fb4c 	bl	80011cc <__aeabi_f2iz>
 8001b34:	4603      	mov	r3, r0
 8001b36:	f8a7 3246 	strh.w	r3, [r7, #582]	; 0x246
			"%c%c"						// "								"
			"%c%c"     					// "                                "
			"%c"                 		// Num Sats
			"%c",                		// Valid

			(uint8_t) (fix->year - 1980), fix->month, fix->day, fix->hour, fix->min, fix->sec,
 8001b3a:	f507 7316 	add.w	r3, r7, #600	; 0x258
 8001b3e:	f5a3 7305 	sub.w	r3, r3, #532	; 0x214
 8001b42:	681b      	ldr	r3, [r3, #0]
 8001b44:	881b      	ldrh	r3, [r3, #0]
 8001b46:	b2db      	uxtb	r3, r3
 8001b48:	3344      	adds	r3, #68	; 0x44
 8001b4a:	b2db      	uxtb	r3, r3
	int gps_msg_len = sprintf(gps_str,	// All LSB first
 8001b4c:	469c      	mov	ip, r3
			(uint8_t) (fix->year - 1980), fix->month, fix->day, fix->hour, fix->min, fix->sec,
 8001b4e:	f507 7316 	add.w	r3, r7, #600	; 0x258
 8001b52:	f5a3 7305 	sub.w	r3, r3, #532	; 0x214
 8001b56:	681b      	ldr	r3, [r3, #0]
 8001b58:	789b      	ldrb	r3, [r3, #2]
	int gps_msg_len = sprintf(gps_str,	// All LSB first
 8001b5a:	469e      	mov	lr, r3
			(uint8_t) (fix->year - 1980), fix->month, fix->day, fix->hour, fix->min, fix->sec,
 8001b5c:	f507 7316 	add.w	r3, r7, #600	; 0x258
 8001b60:	f5a3 7305 	sub.w	r3, r3, #532	; 0x214
 8001b64:	681b      	ldr	r3, [r3, #0]
 8001b66:	78db      	ldrb	r3, [r3, #3]
	int gps_msg_len = sprintf(gps_str,	// All LSB first
 8001b68:	643b      	str	r3, [r7, #64]	; 0x40
			(uint8_t) (fix->year - 1980), fix->month, fix->day, fix->hour, fix->min, fix->sec,
 8001b6a:	f507 7316 	add.w	r3, r7, #600	; 0x258
 8001b6e:	f5a3 7305 	sub.w	r3, r3, #532	; 0x214
 8001b72:	681b      	ldr	r3, [r3, #0]
 8001b74:	791b      	ldrb	r3, [r3, #4]
	int gps_msg_len = sprintf(gps_str,	// All LSB first
 8001b76:	63fb      	str	r3, [r7, #60]	; 0x3c
			(uint8_t) (fix->year - 1980), fix->month, fix->day, fix->hour, fix->min, fix->sec,
 8001b78:	f507 7316 	add.w	r3, r7, #600	; 0x258
 8001b7c:	f5a3 7305 	sub.w	r3, r3, #532	; 0x214
 8001b80:	681b      	ldr	r3, [r3, #0]
 8001b82:	795b      	ldrb	r3, [r3, #5]
	int gps_msg_len = sprintf(gps_str,	// All LSB first
 8001b84:	63bb      	str	r3, [r7, #56]	; 0x38
			(uint8_t) (fix->year - 1980), fix->month, fix->day, fix->hour, fix->min, fix->sec,
 8001b86:	f507 7316 	add.w	r3, r7, #600	; 0x258
 8001b8a:	f5a3 7305 	sub.w	r3, r3, #532	; 0x214
 8001b8e:	681b      	ldr	r3, [r3, #0]
 8001b90:	799b      	ldrb	r3, [r3, #6]
	int gps_msg_len = sprintf(gps_str,	// All LSB first
 8001b92:	637b      	str	r3, [r7, #52]	; 0x34
			(uint8_t) lat_int, (uint8_t) (lat_int >> 8), (uint8_t) (lat_int >> 16), (uint8_t) (lat_int >> 24),
 8001b94:	f8d7 3254 	ldr.w	r3, [r7, #596]	; 0x254
 8001b98:	b2db      	uxtb	r3, r3
	int gps_msg_len = sprintf(gps_str,	// All LSB first
 8001b9a:	633b      	str	r3, [r7, #48]	; 0x30
			(uint8_t) lat_int, (uint8_t) (lat_int >> 8), (uint8_t) (lat_int >> 16), (uint8_t) (lat_int >> 24),
 8001b9c:	f8d7 3254 	ldr.w	r3, [r7, #596]	; 0x254
 8001ba0:	121b      	asrs	r3, r3, #8
 8001ba2:	b2db      	uxtb	r3, r3
	int gps_msg_len = sprintf(gps_str,	// All LSB first
 8001ba4:	62fb      	str	r3, [r7, #44]	; 0x2c
			(uint8_t) lat_int, (uint8_t) (lat_int >> 8), (uint8_t) (lat_int >> 16), (uint8_t) (lat_int >> 24),
 8001ba6:	f8d7 3254 	ldr.w	r3, [r7, #596]	; 0x254
 8001baa:	141b      	asrs	r3, r3, #16
 8001bac:	b2db      	uxtb	r3, r3
	int gps_msg_len = sprintf(gps_str,	// All LSB first
 8001bae:	62bb      	str	r3, [r7, #40]	; 0x28
			(uint8_t) lat_int, (uint8_t) (lat_int >> 8), (uint8_t) (lat_int >> 16), (uint8_t) (lat_int >> 24),
 8001bb0:	f8d7 3254 	ldr.w	r3, [r7, #596]	; 0x254
 8001bb4:	161b      	asrs	r3, r3, #24
 8001bb6:	b2db      	uxtb	r3, r3
	int gps_msg_len = sprintf(gps_str,	// All LSB first
 8001bb8:	627b      	str	r3, [r7, #36]	; 0x24
			(uint8_t) lon_int, (uint8_t) (lon_int >> 8), (uint8_t) (lon_int >> 16), (uint8_t) (lon_int >> 24),
 8001bba:	f8d7 3250 	ldr.w	r3, [r7, #592]	; 0x250
 8001bbe:	b2db      	uxtb	r3, r3
	int gps_msg_len = sprintf(gps_str,	// All LSB first
 8001bc0:	623b      	str	r3, [r7, #32]
			(uint8_t) lon_int, (uint8_t) (lon_int >> 8), (uint8_t) (lon_int >> 16), (uint8_t) (lon_int >> 24),
 8001bc2:	f8d7 3250 	ldr.w	r3, [r7, #592]	; 0x250
 8001bc6:	121b      	asrs	r3, r3, #8
 8001bc8:	b2db      	uxtb	r3, r3
	int gps_msg_len = sprintf(gps_str,	// All LSB first
 8001bca:	61fb      	str	r3, [r7, #28]
			(uint8_t) lon_int, (uint8_t) (lon_int >> 8), (uint8_t) (lon_int >> 16), (uint8_t) (lon_int >> 24),
 8001bcc:	f8d7 3250 	ldr.w	r3, [r7, #592]	; 0x250
 8001bd0:	141b      	asrs	r3, r3, #16
 8001bd2:	b2db      	uxtb	r3, r3
	int gps_msg_len = sprintf(gps_str,	// All LSB first
 8001bd4:	61bb      	str	r3, [r7, #24]
			(uint8_t) lon_int, (uint8_t) (lon_int >> 8), (uint8_t) (lon_int >> 16), (uint8_t) (lon_int >> 24),
 8001bd6:	f8d7 3250 	ldr.w	r3, [r7, #592]	; 0x250
 8001bda:	161b      	asrs	r3, r3, #24
 8001bdc:	b2db      	uxtb	r3, r3
	int gps_msg_len = sprintf(gps_str,	// All LSB first
 8001bde:	617b      	str	r3, [r7, #20]
			(uint8_t) height_int, (uint8_t) (height_int >> 8), (uint8_t) (height_int >> 16),
 8001be0:	f8d7 324c 	ldr.w	r3, [r7, #588]	; 0x24c
 8001be4:	b2db      	uxtb	r3, r3
	int gps_msg_len = sprintf(gps_str,	// All LSB first
 8001be6:	613b      	str	r3, [r7, #16]
			(uint8_t) height_int, (uint8_t) (height_int >> 8), (uint8_t) (height_int >> 16),
 8001be8:	f8d7 324c 	ldr.w	r3, [r7, #588]	; 0x24c
 8001bec:	121b      	asrs	r3, r3, #8
 8001bee:	b2db      	uxtb	r3, r3
	int gps_msg_len = sprintf(gps_str,	// All LSB first
 8001bf0:	60fb      	str	r3, [r7, #12]
			(uint8_t) height_int, (uint8_t) (height_int >> 8), (uint8_t) (height_int >> 16),
 8001bf2:	f8d7 324c 	ldr.w	r3, [r7, #588]	; 0x24c
 8001bf6:	141b      	asrs	r3, r3, #16
 8001bf8:	b2db      	uxtb	r3, r3
	int gps_msg_len = sprintf(gps_str,	// All LSB first
 8001bfa:	60bb      	str	r3, [r7, #8]
			(uint8_t) vel_north_int, (uint8_t) (vel_north_int >> 8),
 8001bfc:	f8b7 324a 	ldrh.w	r3, [r7, #586]	; 0x24a
 8001c00:	b2db      	uxtb	r3, r3
	int gps_msg_len = sprintf(gps_str,	// All LSB first
 8001c02:	607b      	str	r3, [r7, #4]
			(uint8_t) vel_north_int, (uint8_t) (vel_north_int >> 8),
 8001c04:	f9b7 324a 	ldrsh.w	r3, [r7, #586]	; 0x24a
 8001c08:	121b      	asrs	r3, r3, #8
 8001c0a:	b21b      	sxth	r3, r3
 8001c0c:	b2db      	uxtb	r3, r3
	int gps_msg_len = sprintf(gps_str,	// All LSB first
 8001c0e:	603b      	str	r3, [r7, #0]
			(uint8_t) vel_east_int, (uint8_t) (vel_east_int >> 8),
 8001c10:	f8b7 3248 	ldrh.w	r3, [r7, #584]	; 0x248
 8001c14:	b2db      	uxtb	r3, r3
	int gps_msg_len = sprintf(gps_str,	// All LSB first
 8001c16:	461e      	mov	r6, r3
			(uint8_t) vel_east_int, (uint8_t) (vel_east_int >> 8),
 8001c18:	f9b7 3248 	ldrsh.w	r3, [r7, #584]	; 0x248
 8001c1c:	121b      	asrs	r3, r3, #8
 8001c1e:	b21b      	sxth	r3, r3
 8001c20:	b2db      	uxtb	r3, r3
	int gps_msg_len = sprintf(gps_str,	// All LSB first
 8001c22:	461d      	mov	r5, r3
			(uint8_t) vel_down_int, (uint8_t) (vel_down_int >> 8),
 8001c24:	f8b7 3246 	ldrh.w	r3, [r7, #582]	; 0x246
 8001c28:	b2db      	uxtb	r3, r3
	int gps_msg_len = sprintf(gps_str,	// All LSB first
 8001c2a:	461c      	mov	r4, r3
			(uint8_t) vel_down_int, (uint8_t) (vel_down_int >> 8),
 8001c2c:	f9b7 3246 	ldrsh.w	r3, [r7, #582]	; 0x246
 8001c30:	121b      	asrs	r3, r3, #8
 8001c32:	b21b      	sxth	r3, r3
 8001c34:	b2db      	uxtb	r3, r3
	int gps_msg_len = sprintf(gps_str,	// All LSB first
 8001c36:	4619      	mov	r1, r3
			fix->num_sats,
 8001c38:	f507 7316 	add.w	r3, r7, #600	; 0x258
 8001c3c:	f5a3 7305 	sub.w	r3, r3, #532	; 0x214
 8001c40:	681b      	ldr	r3, [r3, #0]
 8001c42:	7c1b      	ldrb	r3, [r3, #16]
	int gps_msg_len = sprintf(gps_str,	// All LSB first
 8001c44:	461a      	mov	r2, r3
			fix->fix_valid
 8001c46:	f507 7316 	add.w	r3, r7, #600	; 0x258
 8001c4a:	f5a3 7305 	sub.w	r3, r3, #532	; 0x214
 8001c4e:	681b      	ldr	r3, [r3, #0]
 8001c50:	7adb      	ldrb	r3, [r3, #11]
	int gps_msg_len = sprintf(gps_str,	// All LSB first
 8001c52:	f507 70a4 	add.w	r0, r7, #328	; 0x148
 8001c56:	9316      	str	r3, [sp, #88]	; 0x58
 8001c58:	9215      	str	r2, [sp, #84]	; 0x54
 8001c5a:	9114      	str	r1, [sp, #80]	; 0x50
 8001c5c:	9413      	str	r4, [sp, #76]	; 0x4c
 8001c5e:	9512      	str	r5, [sp, #72]	; 0x48
 8001c60:	9611      	str	r6, [sp, #68]	; 0x44
 8001c62:	683a      	ldr	r2, [r7, #0]
 8001c64:	9210      	str	r2, [sp, #64]	; 0x40
 8001c66:	687a      	ldr	r2, [r7, #4]
 8001c68:	920f      	str	r2, [sp, #60]	; 0x3c
 8001c6a:	68ba      	ldr	r2, [r7, #8]
 8001c6c:	920e      	str	r2, [sp, #56]	; 0x38
 8001c6e:	68fa      	ldr	r2, [r7, #12]
 8001c70:	920d      	str	r2, [sp, #52]	; 0x34
 8001c72:	693a      	ldr	r2, [r7, #16]
 8001c74:	920c      	str	r2, [sp, #48]	; 0x30
 8001c76:	697a      	ldr	r2, [r7, #20]
 8001c78:	920b      	str	r2, [sp, #44]	; 0x2c
 8001c7a:	69ba      	ldr	r2, [r7, #24]
 8001c7c:	920a      	str	r2, [sp, #40]	; 0x28
 8001c7e:	69fa      	ldr	r2, [r7, #28]
 8001c80:	9209      	str	r2, [sp, #36]	; 0x24
 8001c82:	6a3a      	ldr	r2, [r7, #32]
 8001c84:	9208      	str	r2, [sp, #32]
 8001c86:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001c88:	9207      	str	r2, [sp, #28]
 8001c8a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8001c8c:	9206      	str	r2, [sp, #24]
 8001c8e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001c90:	9205      	str	r2, [sp, #20]
 8001c92:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8001c94:	9204      	str	r2, [sp, #16]
 8001c96:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8001c98:	9203      	str	r2, [sp, #12]
 8001c9a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8001c9c:	9202      	str	r2, [sp, #8]
 8001c9e:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8001ca0:	9201      	str	r2, [sp, #4]
 8001ca2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001ca4:	9300      	str	r3, [sp, #0]
 8001ca6:	4673      	mov	r3, lr
 8001ca8:	4662      	mov	r2, ip
 8001caa:	491f      	ldr	r1, [pc, #124]	; (8001d28 <tx_gps_lora+0x2f0>)
 8001cac:	f015 fde2 	bl	8017874 <siprintf>
 8001cb0:	f8c7 0240 	str.w	r0, [r7, #576]	; 0x240
	);
	char gps_msg[255];
	int gps_hdr_len = sprintf(gps_msg, "$@%.3u", gps_msg_len);
 8001cb4:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8001cb8:	f8d7 2240 	ldr.w	r2, [r7, #576]	; 0x240
 8001cbc:	491b      	ldr	r1, [pc, #108]	; (8001d2c <tx_gps_lora+0x2f4>)
 8001cbe:	4618      	mov	r0, r3
 8001cc0:	f015 fdd8 	bl	8017874 <siprintf>
 8001cc4:	f8c7 023c 	str.w	r0, [r7, #572]	; 0x23c
	memcpy(gps_msg + gps_hdr_len, gps_str, gps_msg_len);
 8001cc8:	f8d7 323c 	ldr.w	r3, [r7, #572]	; 0x23c
 8001ccc:	f107 0248 	add.w	r2, r7, #72	; 0x48
 8001cd0:	4413      	add	r3, r2
 8001cd2:	f8d7 2240 	ldr.w	r2, [r7, #576]	; 0x240
 8001cd6:	f507 71a4 	add.w	r1, r7, #328	; 0x148
 8001cda:	4618      	mov	r0, r3
 8001cdc:	f014 ffa8 	bl	8016c30 <memcpy>

	gpio_write(PIN_PB5, GPIO_LOW);
 8001ce0:	2100      	movs	r1, #0
 8001ce2:	2015      	movs	r0, #21
 8001ce4:	f7ff fc1a 	bl	800151c <gpio_write>
	DELAY(5);
 8001ce8:	f04f 0005 	mov.w	r0, #5
 8001cec:	f04f 0100 	mov.w	r1, #0
 8001cf0:	f000 f929 	bl	8001f46 <DELAY>

	Radio.Send((uint8_t*) gps_msg, gps_hdr_len + gps_msg_len);
 8001cf4:	4b0e      	ldr	r3, [pc, #56]	; (8001d30 <tx_gps_lora+0x2f8>)
 8001cf6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001cf8:	f8d7 223c 	ldr.w	r2, [r7, #572]	; 0x23c
 8001cfc:	b2d1      	uxtb	r1, r2
 8001cfe:	f8d7 2240 	ldr.w	r2, [r7, #576]	; 0x240
 8001d02:	b2d2      	uxtb	r2, r2
 8001d04:	440a      	add	r2, r1
 8001d06:	b2d1      	uxtb	r1, r2
 8001d08:	f107 0248 	add.w	r2, r7, #72	; 0x48
 8001d0c:	4610      	mov	r0, r2
 8001d0e:	4798      	blx	r3
 8001d10:	e011      	b.n	8001d36 <tx_gps_lora+0x2fe>
		return;
 8001d12:	bf00      	nop
 8001d14:	e00f      	b.n	8001d36 <tx_gps_lora+0x2fe>
 8001d16:	bf00      	nop
 8001d18:	20006eb4 	.word	0x20006eb4
 8001d1c:	200008dc 	.word	0x200008dc
 8001d20:	4b189680 	.word	0x4b189680
 8001d24:	41200000 	.word	0x41200000
 8001d28:	08019e54 	.word	0x08019e54
 8001d2c:	08019e88 	.word	0x08019e88
 8001d30:	0801a940 	.word	0x0801a940
		return;
 8001d34:	bf00      	nop
}
 8001d36:	f507 7717 	add.w	r7, r7, #604	; 0x25c
 8001d3a:	46bd      	mov	sp, r7
 8001d3c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001d3e:	bf00      	nop

08001d40 <init_sensor_timer>:

void init_sensor_timer() {
 8001d40:	b580      	push	{r7, lr}
 8001d42:	af00      	add	r7, sp, #0
	HAL_LPTIM_Counter_Start_IT(&hlptim1, TARGET_INTERVAL * 375);
 8001d44:	f249 217c 	movw	r1, #37500	; 0x927c
 8001d48:	4802      	ldr	r0, [pc, #8]	; (8001d54 <init_sensor_timer+0x14>)
 8001d4a:	f010 f91d 	bl	8011f88 <HAL_LPTIM_Counter_Start_IT>
}
 8001d4e:	bf00      	nop
 8001d50:	bd80      	pop	{r7, pc}
 8001d52:	bf00      	nop
 8001d54:	200052ac 	.word	0x200052ac

08001d58 <sensor_irq>:

void sensor_irq() {
 8001d58:	b580      	push	{r7, lr}
 8001d5a:	b09a      	sub	sp, #104	; 0x68
 8001d5c:	af00      	add	r7, sp, #0
    Accel current_accel = lsm6dsox_read_accel(&s_imu_conf);
 8001d5e:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8001d62:	4949      	ldr	r1, [pc, #292]	; (8001e88 <sensor_irq+0x130>)
 8001d64:	4618      	mov	r0, r3
 8001d66:	f009 fd4f 	bl	800b808 <lsm6dsox_read_accel>
    Gyro current_gyro = lsm6dsox_read_gyro(&s_imu_conf);
 8001d6a:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8001d6e:	4946      	ldr	r1, [pc, #280]	; (8001e88 <sensor_irq+0x130>)
 8001d70:	4618      	mov	r0, r3
 8001d72:	f009 fe1b 	bl	800b9ac <lsm6dsox_read_gyro>

    uint64_t start_time = MICROS();
 8001d76:	f000 f8a7 	bl	8001ec8 <MICROS>
 8001d7a:	e9c7 0118 	strd	r0, r1, [r7, #96]	; 0x60
	SensorData log = {
 8001d7e:	463b      	mov	r3, r7
 8001d80:	2248      	movs	r2, #72	; 0x48
 8001d82:	2100      	movs	r1, #0
 8001d84:	4618      	mov	r0, r3
 8001d86:	f014 ff61 	bl	8016c4c <memset>
		.timestamp = MILLIS(),
 8001d8a:	f000 f8cd 	bl	8001f28 <MILLIS>
 8001d8e:	4602      	mov	r2, r0
 8001d90:	460b      	mov	r3, r1
	SensorData log = {
 8001d92:	e9c7 2300 	strd	r2, r3, [r7]
 8001d96:	f107 0314 	add.w	r3, r7, #20
 8001d9a:	f107 0254 	add.w	r2, r7, #84	; 0x54
 8001d9e:	ca07      	ldmia	r2, {r0, r1, r2}
 8001da0:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8001da4:	f107 0320 	add.w	r3, r7, #32
 8001da8:	f107 0248 	add.w	r2, r7, #72	; 0x48
 8001dac:	ca07      	ldmia	r2, {r0, r1, r2}
 8001dae:	e883 0007 	stmia.w	r3, {r0, r1, r2}
		.accel = current_accel,
		.gyro = current_gyro,
		.mag = iis2mdc_read(&s_mag_conf),
 8001db2:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001db6:	4935      	ldr	r1, [pc, #212]	; (8001e8c <sensor_irq+0x134>)
 8001db8:	4618      	mov	r0, r3
 8001dba:	f009 fc17 	bl	800b5ec <iis2mdc_read>
		.baro = ms5637_read(&s_baro_conf, OSR_256),
 8001dbe:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8001dc2:	2200      	movs	r2, #0
 8001dc4:	4932      	ldr	r1, [pc, #200]	; (8001e90 <sensor_irq+0x138>)
 8001dc6:	4618      	mov	r0, r3
 8001dc8:	f00a f920 	bl	800c00c <ms5637_read>
		.temp = ds18b20_read(&s_temp_conf),
 8001dcc:	4831      	ldr	r0, [pc, #196]	; (8001e94 <sensor_irq+0x13c>)
 8001dce:	f009 fa5f 	bl	800b290 <ds18b20_read>
 8001dd2:	6438      	str	r0, [r7, #64]	; 0x40
	};
	last_sensor_data = log;
 8001dd4:	4b30      	ldr	r3, [pc, #192]	; (8001e98 <sensor_irq+0x140>)
 8001dd6:	4618      	mov	r0, r3
 8001dd8:	463b      	mov	r3, r7
 8001dda:	2248      	movs	r2, #72	; 0x48
 8001ddc:	4619      	mov	r1, r3
 8001dde:	f014 ff27 	bl	8016c30 <memcpy>

    if (!((fifo.widx == fifo.ridx - 1) ||
 8001de2:	4b2e      	ldr	r3, [pc, #184]	; (8001e9c <sensor_irq+0x144>)
 8001de4:	f503 4380 	add.w	r3, r3, #16384	; 0x4000
 8001de8:	f8d3 2804 	ldr.w	r2, [r3, #2052]	; 0x804
 8001dec:	4b2b      	ldr	r3, [pc, #172]	; (8001e9c <sensor_irq+0x144>)
 8001dee:	f503 4380 	add.w	r3, r3, #16384	; 0x4000
 8001df2:	f8d3 3800 	ldr.w	r3, [r3, #2048]	; 0x800
 8001df6:	3b01      	subs	r3, #1
 8001df8:	429a      	cmp	r2, r3
 8001dfa:	d040      	beq.n	8001e7e <sensor_irq+0x126>
          (fifo.ridx == 0 && fifo.widx == LOG_FIFO_LEN - 1))) {
 8001dfc:	4b27      	ldr	r3, [pc, #156]	; (8001e9c <sensor_irq+0x144>)
 8001dfe:	f503 4380 	add.w	r3, r3, #16384	; 0x4000
 8001e02:	f8d3 3800 	ldr.w	r3, [r3, #2048]	; 0x800
    if (!((fifo.widx == fifo.ridx - 1) ||
 8001e06:	2b00      	cmp	r3, #0
 8001e08:	d106      	bne.n	8001e18 <sensor_irq+0xc0>
          (fifo.ridx == 0 && fifo.widx == LOG_FIFO_LEN - 1))) {
 8001e0a:	4b24      	ldr	r3, [pc, #144]	; (8001e9c <sensor_irq+0x144>)
 8001e0c:	f503 4380 	add.w	r3, r3, #16384	; 0x4000
 8001e10:	f8d3 3804 	ldr.w	r3, [r3, #2052]	; 0x804
 8001e14:	2bff      	cmp	r3, #255	; 0xff
 8001e16:	d032      	beq.n	8001e7e <sensor_irq+0x126>
        // FIFO is not full
        s_last_sensor_read_us = MICROS() - start_time;
 8001e18:	f000 f856 	bl	8001ec8 <MICROS>
 8001e1c:	4602      	mov	r2, r0
 8001e1e:	460b      	mov	r3, r1
 8001e20:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8001e22:	1ad3      	subs	r3, r2, r3
 8001e24:	4a1e      	ldr	r2, [pc, #120]	; (8001ea0 <sensor_irq+0x148>)
 8001e26:	6013      	str	r3, [r2, #0]
        fifo.queue[fifo.widx] = log;
 8001e28:	4b1c      	ldr	r3, [pc, #112]	; (8001e9c <sensor_irq+0x144>)
 8001e2a:	f503 4380 	add.w	r3, r3, #16384	; 0x4000
 8001e2e:	f8d3 2804 	ldr.w	r2, [r3, #2052]	; 0x804
 8001e32:	491a      	ldr	r1, [pc, #104]	; (8001e9c <sensor_irq+0x144>)
 8001e34:	4613      	mov	r3, r2
 8001e36:	00db      	lsls	r3, r3, #3
 8001e38:	4413      	add	r3, r2
 8001e3a:	00db      	lsls	r3, r3, #3
 8001e3c:	440b      	add	r3, r1
 8001e3e:	4618      	mov	r0, r3
 8001e40:	463b      	mov	r3, r7
 8001e42:	2248      	movs	r2, #72	; 0x48
 8001e44:	4619      	mov	r1, r3
 8001e46:	f014 fef3 	bl	8016c30 <memcpy>
        if (fifo.widx == LOG_FIFO_LEN - 1) {
 8001e4a:	4b14      	ldr	r3, [pc, #80]	; (8001e9c <sensor_irq+0x144>)
 8001e4c:	f503 4380 	add.w	r3, r3, #16384	; 0x4000
 8001e50:	f8d3 3804 	ldr.w	r3, [r3, #2052]	; 0x804
 8001e54:	2bff      	cmp	r3, #255	; 0xff
 8001e56:	d107      	bne.n	8001e68 <sensor_irq+0x110>
            fifo.widx = 0;
 8001e58:	4b10      	ldr	r3, [pc, #64]	; (8001e9c <sensor_irq+0x144>)
 8001e5a:	f503 4380 	add.w	r3, r3, #16384	; 0x4000
 8001e5e:	461a      	mov	r2, r3
 8001e60:	2300      	movs	r3, #0
 8001e62:	f8c2 3804 	str.w	r3, [r2, #2052]	; 0x804
        } else {
            fifo.widx += 1;
        }
    }
}
 8001e66:	e00a      	b.n	8001e7e <sensor_irq+0x126>
            fifo.widx += 1;
 8001e68:	4b0c      	ldr	r3, [pc, #48]	; (8001e9c <sensor_irq+0x144>)
 8001e6a:	f503 4380 	add.w	r3, r3, #16384	; 0x4000
 8001e6e:	f8d3 3804 	ldr.w	r3, [r3, #2052]	; 0x804
 8001e72:	3301      	adds	r3, #1
 8001e74:	4a09      	ldr	r2, [pc, #36]	; (8001e9c <sensor_irq+0x144>)
 8001e76:	f502 4280 	add.w	r2, r2, #16384	; 0x4000
 8001e7a:	f8c2 3804 	str.w	r3, [r2, #2052]	; 0x804
}
 8001e7e:	bf00      	nop
 8001e80:	3768      	adds	r7, #104	; 0x68
 8001e82:	46bd      	mov	sp, r7
 8001e84:	bd80      	pop	{r7, pc}
 8001e86:	bf00      	nop
 8001e88:	200001b4 	.word	0x200001b4
 8001e8c:	20000190 	.word	0x20000190
 8001e90:	2000019c 	.word	0x2000019c
 8001e94:	200001c8 	.word	0x200001c8
 8001e98:	200050f8 	.word	0x200050f8
 8001e9c:	200008e8 	.word	0x200008e8
 8001ea0:	200050f0 	.word	0x200050f0

08001ea4 <init_timers>:
#include "main.h"

extern TIM_HandleTypeDef htim1;
extern TIM_HandleTypeDef htim2;

void init_timers(uint32_t sensor_interval_ms) {
 8001ea4:	b580      	push	{r7, lr}
 8001ea6:	b082      	sub	sp, #8
 8001ea8:	af00      	add	r7, sp, #0
 8001eaa:	6078      	str	r0, [r7, #4]
    HAL_TIM_Base_Start(&htim2);
 8001eac:	4804      	ldr	r0, [pc, #16]	; (8001ec0 <init_timers+0x1c>)
 8001eae:	f013 f8bd 	bl	801502c <HAL_TIM_Base_Start>
    HAL_TIM_Base_Start(&htim1);
 8001eb2:	4804      	ldr	r0, [pc, #16]	; (8001ec4 <init_timers+0x20>)
 8001eb4:	f013 f8ba 	bl	801502c <HAL_TIM_Base_Start>
};
 8001eb8:	bf00      	nop
 8001eba:	3708      	adds	r7, #8
 8001ebc:	46bd      	mov	sp, r7
 8001ebe:	bd80      	pop	{r7, pc}
 8001ec0:	200053e0 	.word	0x200053e0
 8001ec4:	20005394 	.word	0x20005394

08001ec8 <MICROS>:

uint64_t MICROS() {
 8001ec8:	b4f0      	push	{r4, r5, r6, r7}
 8001eca:	b084      	sub	sp, #16
 8001ecc:	af00      	add	r7, sp, #0
	volatile uint64_t tim1_count = __HAL_TIM_GET_COUNTER(&htim1);
 8001ece:	4e14      	ldr	r6, [pc, #80]	; (8001f20 <MICROS+0x58>)
 8001ed0:	6836      	ldr	r6, [r6, #0]
 8001ed2:	6a76      	ldr	r6, [r6, #36]	; 0x24
 8001ed4:	f04f 0c00 	mov.w	ip, #0
 8001ed8:	4630      	mov	r0, r6
 8001eda:	4661      	mov	r1, ip
 8001edc:	e9c7 0102 	strd	r0, r1, [r7, #8]
	volatile uint64_t tim2_count = __HAL_TIM_GET_COUNTER(&htim2);
 8001ee0:	4910      	ldr	r1, [pc, #64]	; (8001f24 <MICROS+0x5c>)
 8001ee2:	6809      	ldr	r1, [r1, #0]
 8001ee4:	6a49      	ldr	r1, [r1, #36]	; 0x24
 8001ee6:	2000      	movs	r0, #0
 8001ee8:	460a      	mov	r2, r1
 8001eea:	4603      	mov	r3, r0
 8001eec:	e9c7 2300 	strd	r2, r3, [r7]
    return (tim2_count << 16) + tim1_count;
 8001ef0:	e9d7 0100 	ldrd	r0, r1, [r7]
 8001ef4:	f04f 0200 	mov.w	r2, #0
 8001ef8:	f04f 0300 	mov.w	r3, #0
 8001efc:	040b      	lsls	r3, r1, #16
 8001efe:	ea43 4310 	orr.w	r3, r3, r0, lsr #16
 8001f02:	0402      	lsls	r2, r0, #16
 8001f04:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001f08:	1814      	adds	r4, r2, r0
 8001f0a:	eb43 0501 	adc.w	r5, r3, r1
 8001f0e:	4622      	mov	r2, r4
 8001f10:	462b      	mov	r3, r5
}
 8001f12:	4610      	mov	r0, r2
 8001f14:	4619      	mov	r1, r3
 8001f16:	3710      	adds	r7, #16
 8001f18:	46bd      	mov	sp, r7
 8001f1a:	bcf0      	pop	{r4, r5, r6, r7}
 8001f1c:	4770      	bx	lr
 8001f1e:	bf00      	nop
 8001f20:	20005394 	.word	0x20005394
 8001f24:	200053e0 	.word	0x200053e0

08001f28 <MILLIS>:

uint64_t MILLIS() { 
 8001f28:	b580      	push	{r7, lr}
 8001f2a:	af00      	add	r7, sp, #0
    return MICROS() / 1000;
 8001f2c:	f7ff ffcc 	bl	8001ec8 <MICROS>
 8001f30:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001f34:	f04f 0300 	mov.w	r3, #0
 8001f38:	f7ff f96e 	bl	8001218 <__aeabi_uldivmod>
 8001f3c:	4602      	mov	r2, r0
 8001f3e:	460b      	mov	r3, r1
}
 8001f40:	4610      	mov	r0, r2
 8001f42:	4619      	mov	r1, r3
 8001f44:	bd80      	pop	{r7, pc}

08001f46 <DELAY>:

void DELAY(volatile uint64_t mS) {
 8001f46:	b5b0      	push	{r4, r5, r7, lr}
 8001f48:	b084      	sub	sp, #16
 8001f4a:	af00      	add	r7, sp, #0
 8001f4c:	e9c7 0100 	strd	r0, r1, [r7]
	volatile uint64_t start = MILLIS();
 8001f50:	f7ff ffea 	bl	8001f28 <MILLIS>
 8001f54:	4602      	mov	r2, r0
 8001f56:	460b      	mov	r3, r1
 8001f58:	e9c7 2302 	strd	r2, r3, [r7, #8]
	while(MILLIS() - start < mS) {
 8001f5c:	e000      	b.n	8001f60 <DELAY+0x1a>
		asm("NOP");
 8001f5e:	bf00      	nop
	while(MILLIS() - start < mS) {
 8001f60:	f7ff ffe2 	bl	8001f28 <MILLIS>
 8001f64:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001f68:	1a84      	subs	r4, r0, r2
 8001f6a:	eb61 0503 	sbc.w	r5, r1, r3
 8001f6e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8001f72:	4294      	cmp	r4, r2
 8001f74:	eb75 0303 	sbcs.w	r3, r5, r3
 8001f78:	d3f1      	bcc.n	8001f5e <DELAY+0x18>
	}
}
 8001f7a:	bf00      	nop
 8001f7c:	bf00      	nop
 8001f7e:	3710      	adds	r7, #16
 8001f80:	46bd      	mov	sp, r7
 8001f82:	bdb0      	pop	{r4, r5, r7, pc}

08001f84 <DELAY_MICROS>:

void DELAY_MICROS(volatile uint64_t uS) {
 8001f84:	b5b0      	push	{r4, r5, r7, lr}
 8001f86:	b084      	sub	sp, #16
 8001f88:	af00      	add	r7, sp, #0
 8001f8a:	e9c7 0100 	strd	r0, r1, [r7]
	volatile uint64_t start = MICROS();
 8001f8e:	f7ff ff9b 	bl	8001ec8 <MICROS>
 8001f92:	4602      	mov	r2, r0
 8001f94:	460b      	mov	r3, r1
 8001f96:	e9c7 2302 	strd	r2, r3, [r7, #8]
    while(MICROS() - start < uS) {
 8001f9a:	e000      	b.n	8001f9e <DELAY_MICROS+0x1a>
    	asm("NOP");
 8001f9c:	bf00      	nop
    while(MICROS() - start < uS) {
 8001f9e:	f7ff ff93 	bl	8001ec8 <MICROS>
 8001fa2:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001fa6:	1a84      	subs	r4, r0, r2
 8001fa8:	eb61 0503 	sbc.w	r5, r1, r3
 8001fac:	e9d7 2300 	ldrd	r2, r3, [r7]
 8001fb0:	4294      	cmp	r4, r2
 8001fb2:	eb75 0303 	sbcs.w	r3, r5, r3
 8001fb6:	d3f1      	bcc.n	8001f9c <DELAY_MICROS+0x18>
    }
}
 8001fb8:	bf00      	nop
 8001fba:	bf00      	nop
 8001fbc:	3710      	adds	r7, #16
 8001fbe:	46bd      	mov	sp, r7
 8001fc0:	bdb0      	pop	{r4, r5, r7, pc}
	...

08001fc4 <getTimings>:
#include "board.h"

static uint8_t i2c_state[2] = {0, 0};
static I2C_HandleTypeDef *i2c_handles[2] = {&hi2c1, &hi2c2};

static uint32_t getTimings(I2cDevice *dev) {
 8001fc4:	b480      	push	{r7}
 8001fc6:	b083      	sub	sp, #12
 8001fc8:	af00      	add	r7, sp, #0
 8001fca:	6078      	str	r0, [r7, #4]
    switch (dev->clk) {
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	685b      	ldr	r3, [r3, #4]
 8001fd0:	4a0c      	ldr	r2, [pc, #48]	; (8002004 <getTimings+0x40>)
 8001fd2:	4293      	cmp	r3, r2
 8001fd4:	d00d      	beq.n	8001ff2 <getTimings+0x2e>
 8001fd6:	4a0b      	ldr	r2, [pc, #44]	; (8002004 <getTimings+0x40>)
 8001fd8:	4293      	cmp	r3, r2
 8001fda:	d80d      	bhi.n	8001ff8 <getTimings+0x34>
 8001fdc:	4a0a      	ldr	r2, [pc, #40]	; (8002008 <getTimings+0x44>)
 8001fde:	4293      	cmp	r3, r2
 8001fe0:	d003      	beq.n	8001fea <getTimings+0x26>
 8001fe2:	4a0a      	ldr	r2, [pc, #40]	; (800200c <getTimings+0x48>)
 8001fe4:	4293      	cmp	r3, r2
 8001fe6:	d002      	beq.n	8001fee <getTimings+0x2a>
 8001fe8:	e006      	b.n	8001ff8 <getTimings+0x34>
        case I2C_SPEED_STANDARD:
            return 0x00303D5B;
 8001fea:	4b09      	ldr	r3, [pc, #36]	; (8002010 <getTimings+0x4c>)
 8001fec:	e005      	b.n	8001ffa <getTimings+0x36>
        case I2C_SPEED_FAST:
            return 0x0010061A;
 8001fee:	4b09      	ldr	r3, [pc, #36]	; (8002014 <getTimings+0x50>)
 8001ff0:	e003      	b.n	8001ffa <getTimings+0x36>
        case I2C_SPEED_FAST_PLUS:
            return 0x00000107;
 8001ff2:	f240 1307 	movw	r3, #263	; 0x107
 8001ff6:	e000      	b.n	8001ffa <getTimings+0x36>
        default:
            return 0;
 8001ff8:	2300      	movs	r3, #0
    }
}
 8001ffa:	4618      	mov	r0, r3
 8001ffc:	370c      	adds	r7, #12
 8001ffe:	46bd      	mov	sp, r7
 8002000:	bc80      	pop	{r7}
 8002002:	4770      	bx	lr
 8002004:	000f4240 	.word	0x000f4240
 8002008:	000186a0 	.word	0x000186a0
 800200c:	00061a80 	.word	0x00061a80
 8002010:	00303d5b 	.word	0x00303d5b
 8002014:	0010061a 	.word	0x0010061a

08002018 <i2cSetup>:

static Status i2cSetup(I2cDevice *dev) {
 8002018:	b5b0      	push	{r4, r5, r7, lr}
 800201a:	b092      	sub	sp, #72	; 0x48
 800201c:	af00      	add	r7, sp, #0
 800201e:	6078      	str	r0, [r7, #4]
    if (dev->periph < 0 || dev->periph > 3) {
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	7a1b      	ldrb	r3, [r3, #8]
 8002024:	2b03      	cmp	r3, #3
 8002026:	d901      	bls.n	800202c <i2cSetup+0x14>
        return STATUS_PARAMETER_ERROR;
 8002028:	2306      	movs	r3, #6
 800202a:	e0a6      	b.n	800217a <i2cSetup+0x162>
    }
    if (i2c_state[dev->periph] != 0) {
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	7a1b      	ldrb	r3, [r3, #8]
 8002030:	461a      	mov	r2, r3
 8002032:	4b54      	ldr	r3, [pc, #336]	; (8002184 <i2cSetup+0x16c>)
 8002034:	5c9b      	ldrb	r3, [r3, r2]
 8002036:	2b00      	cmp	r3, #0
 8002038:	d001      	beq.n	800203e <i2cSetup+0x26>
        return STATUS_OK;
 800203a:	2300      	movs	r3, #0
 800203c:	e09d      	b.n	800217a <i2cSetup+0x162>
    }
    I2C_TypeDef *base = NULL;
 800203e:	2300      	movs	r3, #0
 8002040:	647b      	str	r3, [r7, #68]	; 0x44
    GPIO_InitTypeDef pin_conf = {
 8002042:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002046:	2200      	movs	r2, #0
 8002048:	601a      	str	r2, [r3, #0]
 800204a:	605a      	str	r2, [r3, #4]
 800204c:	609a      	str	r2, [r3, #8]
 800204e:	60da      	str	r2, [r3, #12]
 8002050:	611a      	str	r2, [r3, #16]
 8002052:	2312      	movs	r3, #18
 8002054:	633b      	str	r3, [r7, #48]	; 0x30
 8002056:	2301      	movs	r3, #1
 8002058:	63bb      	str	r3, [r7, #56]	; 0x38
        .Mode = GPIO_MODE_AF_OD,
        .Pull = GPIO_NOPULL,
        .Speed = GPIO_SPEED_FREQ_MEDIUM,
    };
    switch (dev->periph) {
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	7a1b      	ldrb	r3, [r3, #8]
 800205e:	2b03      	cmp	r3, #3
 8002060:	d83e      	bhi.n	80020e0 <i2cSetup+0xc8>
 8002062:	a201      	add	r2, pc, #4	; (adr r2, 8002068 <i2cSetup+0x50>)
 8002064:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002068:	08002079 	.word	0x08002079
 800206c:	080020a7 	.word	0x080020a7
 8002070:	080020d9 	.word	0x080020d9
 8002074:	080020dd 	.word	0x080020dd
        case P_I2C1:
            base = I2C1;
 8002078:	4b43      	ldr	r3, [pc, #268]	; (8002188 <i2cSetup+0x170>)
 800207a:	647b      	str	r3, [r7, #68]	; 0x44
            pin_conf.Alternate = GPIO_AF4_I2C1;
 800207c:	2304      	movs	r3, #4
 800207e:	63fb      	str	r3, [r7, #60]	; 0x3c
            pin_conf.Pin = GPIO_PIN_TO_NUM[PIN_PB7];
 8002080:	4b42      	ldr	r3, [pc, #264]	; (800218c <i2cSetup+0x174>)
 8002082:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002084:	62fb      	str	r3, [r7, #44]	; 0x2c
            HAL_GPIO_Init(GPIOB, &pin_conf);  // SDA: pin PB7
 8002086:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800208a:	4619      	mov	r1, r3
 800208c:	4840      	ldr	r0, [pc, #256]	; (8002190 <i2cSetup+0x178>)
 800208e:	f00e fe19 	bl	8010cc4 <HAL_GPIO_Init>
            pin_conf.Pin = GPIO_PIN_TO_NUM[PIN_PB6];
 8002092:	4b3e      	ldr	r3, [pc, #248]	; (800218c <i2cSetup+0x174>)
 8002094:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002096:	62fb      	str	r3, [r7, #44]	; 0x2c
            HAL_GPIO_Init(GPIOB, &pin_conf);  // SCL: pin PB6
 8002098:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800209c:	4619      	mov	r1, r3
 800209e:	483c      	ldr	r0, [pc, #240]	; (8002190 <i2cSetup+0x178>)
 80020a0:	f00e fe10 	bl	8010cc4 <HAL_GPIO_Init>
            break;
 80020a4:	e01c      	b.n	80020e0 <i2cSetup+0xc8>
        case P_I2C2:
            base = I2C2;
 80020a6:	4b3b      	ldr	r3, [pc, #236]	; (8002194 <i2cSetup+0x17c>)
 80020a8:	647b      	str	r3, [r7, #68]	; 0x44
            pin_conf.Alternate = GPIO_AF4_I2C2;
 80020aa:	2304      	movs	r3, #4
 80020ac:	63fb      	str	r3, [r7, #60]	; 0x3c
            pin_conf.Pin = GPIO_PIN_TO_NUM[PIN_PA11];
 80020ae:	4b37      	ldr	r3, [pc, #220]	; (800218c <i2cSetup+0x174>)
 80020b0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80020b2:	62fb      	str	r3, [r7, #44]	; 0x2c
            HAL_GPIO_Init(GPIOA, &pin_conf);  // SDA: pin PA11
 80020b4:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80020b8:	4619      	mov	r1, r3
 80020ba:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80020be:	f00e fe01 	bl	8010cc4 <HAL_GPIO_Init>
            pin_conf.Pin = GPIO_PIN_TO_NUM[PIN_PA12];
 80020c2:	4b32      	ldr	r3, [pc, #200]	; (800218c <i2cSetup+0x174>)
 80020c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020c6:	62fb      	str	r3, [r7, #44]	; 0x2c
            HAL_GPIO_Init(GPIOA, &pin_conf);  // SCL: pin PA12
 80020c8:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80020cc:	4619      	mov	r1, r3
 80020ce:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80020d2:	f00e fdf7 	bl	8010cc4 <HAL_GPIO_Init>
            break;
 80020d6:	e003      	b.n	80020e0 <i2cSetup+0xc8>
        case P_I2C3:
            return STATUS_PARAMETER_ERROR;
 80020d8:	2306      	movs	r3, #6
 80020da:	e04e      	b.n	800217a <i2cSetup+0x162>
            break;
        case P_I2C4:
            return STATUS_PARAMETER_ERROR;
 80020dc:	2306      	movs	r3, #6
 80020de:	e04c      	b.n	800217a <i2cSetup+0x162>
        .OwnAddress2 = 0,
        .OwnAddress2Masks = I2C_OA2_NOMASK,
        .GeneralCallMode = I2C_GENERALCALL_DISABLE,
        .NoStretchMode = I2C_NOSTRETCH_DISABLE,
        .AddressingMode = I2C_ADDRESSINGMODE_7BIT,
        .Timing = getTimings(dev),
 80020e0:	6878      	ldr	r0, [r7, #4]
 80020e2:	f7ff ff6f 	bl	8001fc4 <getTimings>
 80020e6:	4603      	mov	r3, r0
    I2C_InitTypeDef init_conf = {
 80020e8:	60fb      	str	r3, [r7, #12]
 80020ea:	2300      	movs	r3, #0
 80020ec:	613b      	str	r3, [r7, #16]
 80020ee:	2301      	movs	r3, #1
 80020f0:	617b      	str	r3, [r7, #20]
 80020f2:	2300      	movs	r3, #0
 80020f4:	61bb      	str	r3, [r7, #24]
 80020f6:	2300      	movs	r3, #0
 80020f8:	61fb      	str	r3, [r7, #28]
 80020fa:	2300      	movs	r3, #0
 80020fc:	623b      	str	r3, [r7, #32]
 80020fe:	2300      	movs	r3, #0
 8002100:	627b      	str	r3, [r7, #36]	; 0x24
 8002102:	2300      	movs	r3, #0
 8002104:	62bb      	str	r3, [r7, #40]	; 0x28
    };
    if (!init_conf.Timing) {
 8002106:	68fb      	ldr	r3, [r7, #12]
 8002108:	2b00      	cmp	r3, #0
 800210a:	d101      	bne.n	8002110 <i2cSetup+0xf8>
        return STATUS_PARAMETER_ERROR;
 800210c:	2306      	movs	r3, #6
 800210e:	e034      	b.n	800217a <i2cSetup+0x162>
    }
    I2C_HandleTypeDef *handle = i2c_handles[dev->periph];
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	7a1b      	ldrb	r3, [r3, #8]
 8002114:	461a      	mov	r2, r3
 8002116:	4b20      	ldr	r3, [pc, #128]	; (8002198 <i2cSetup+0x180>)
 8002118:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800211c:	643b      	str	r3, [r7, #64]	; 0x40
    (*handle).Init = init_conf;
 800211e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002120:	1d1c      	adds	r4, r3, #4
 8002122:	f107 050c 	add.w	r5, r7, #12
 8002126:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002128:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800212a:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 800212e:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    (*handle).Instance = base;
 8002132:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002134:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8002136:	601a      	str	r2, [r3, #0]
    if (HAL_I2C_Init(handle) != HAL_OK) {
 8002138:	6c38      	ldr	r0, [r7, #64]	; 0x40
 800213a:	f00f f82f 	bl	801119c <HAL_I2C_Init>
 800213e:	4603      	mov	r3, r0
 8002140:	2b00      	cmp	r3, #0
 8002142:	d001      	beq.n	8002148 <i2cSetup+0x130>
        return STATUS_ERROR;
 8002144:	2302      	movs	r3, #2
 8002146:	e018      	b.n	800217a <i2cSetup+0x162>
    }
    if (HAL_I2CEx_ConfigAnalogFilter(handle, I2C_ANALOGFILTER_ENABLE) !=
 8002148:	2100      	movs	r1, #0
 800214a:	6c38      	ldr	r0, [r7, #64]	; 0x40
 800214c:	f00f fd0a 	bl	8011b64 <HAL_I2CEx_ConfigAnalogFilter>
 8002150:	4603      	mov	r3, r0
 8002152:	2b00      	cmp	r3, #0
 8002154:	d001      	beq.n	800215a <i2cSetup+0x142>
        HAL_OK) {
        return STATUS_ERROR;
 8002156:	2302      	movs	r3, #2
 8002158:	e00f      	b.n	800217a <i2cSetup+0x162>
    }
    if (HAL_I2CEx_ConfigDigitalFilter(handle, 0) != HAL_OK) {
 800215a:	2100      	movs	r1, #0
 800215c:	6c38      	ldr	r0, [r7, #64]	; 0x40
 800215e:	f00f fd4b 	bl	8011bf8 <HAL_I2CEx_ConfigDigitalFilter>
 8002162:	4603      	mov	r3, r0
 8002164:	2b00      	cmp	r3, #0
 8002166:	d001      	beq.n	800216c <i2cSetup+0x154>
        return STATUS_ERROR;
 8002168:	2302      	movs	r3, #2
 800216a:	e006      	b.n	800217a <i2cSetup+0x162>
    }

    i2c_state[dev->periph] = 1;
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	7a1b      	ldrb	r3, [r3, #8]
 8002170:	461a      	mov	r2, r3
 8002172:	4b04      	ldr	r3, [pc, #16]	; (8002184 <i2cSetup+0x16c>)
 8002174:	2101      	movs	r1, #1
 8002176:	5499      	strb	r1, [r3, r2]
    return STATUS_OK;
 8002178:	2300      	movs	r3, #0
}
 800217a:	4618      	mov	r0, r3
 800217c:	3748      	adds	r7, #72	; 0x48
 800217e:	46bd      	mov	sp, r7
 8002180:	bdb0      	pop	{r4, r5, r7, pc}
 8002182:	bf00      	nop
 8002184:	2000518c 	.word	0x2000518c
 8002188:	40005400 	.word	0x40005400
 800218c:	200001d8 	.word	0x200001d8
 8002190:	48000400 	.word	0x48000400
 8002194:	40005800 	.word	0x40005800
 8002198:	20000298 	.word	0x20000298

0800219c <i2c_write>:

Status i2c_write(I2cDevice *device, uint8_t *tx_buf, size_t len) {
 800219c:	b580      	push	{r7, lr}
 800219e:	b086      	sub	sp, #24
 80021a0:	af02      	add	r7, sp, #8
 80021a2:	60f8      	str	r0, [r7, #12]
 80021a4:	60b9      	str	r1, [r7, #8]
 80021a6:	607a      	str	r2, [r7, #4]
    if (i2cSetup(device) != STATUS_OK) {
 80021a8:	68f8      	ldr	r0, [r7, #12]
 80021aa:	f7ff ff35 	bl	8002018 <i2cSetup>
 80021ae:	4603      	mov	r3, r0
 80021b0:	2b00      	cmp	r3, #0
 80021b2:	d001      	beq.n	80021b8 <i2c_write+0x1c>
        return STATUS_PARAMETER_ERROR;
 80021b4:	2306      	movs	r3, #6
 80021b6:	e017      	b.n	80021e8 <i2c_write+0x4c>
    }
    if (HAL_I2C_Master_Transmit(i2c_handles[device->periph],
 80021b8:	68fb      	ldr	r3, [r7, #12]
 80021ba:	7a1b      	ldrb	r3, [r3, #8]
 80021bc:	461a      	mov	r2, r3
 80021be:	4b0c      	ldr	r3, [pc, #48]	; (80021f0 <i2c_write+0x54>)
 80021c0:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
                                device->address << 1, tx_buf, len,
 80021c4:	68fb      	ldr	r3, [r7, #12]
 80021c6:	781b      	ldrb	r3, [r3, #0]
 80021c8:	b29b      	uxth	r3, r3
    if (HAL_I2C_Master_Transmit(i2c_handles[device->periph],
 80021ca:	005b      	lsls	r3, r3, #1
 80021cc:	b299      	uxth	r1, r3
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	b29b      	uxth	r3, r3
 80021d2:	2264      	movs	r2, #100	; 0x64
 80021d4:	9200      	str	r2, [sp, #0]
 80021d6:	68ba      	ldr	r2, [r7, #8]
 80021d8:	f00f f870 	bl	80112bc <HAL_I2C_Master_Transmit>
 80021dc:	4603      	mov	r3, r0
 80021de:	2b00      	cmp	r3, #0
 80021e0:	d001      	beq.n	80021e6 <i2c_write+0x4a>
                                100) != HAL_OK) {
        return STATUS_ERROR;
 80021e2:	2302      	movs	r3, #2
 80021e4:	e000      	b.n	80021e8 <i2c_write+0x4c>
    }
    return STATUS_OK;
 80021e6:	2300      	movs	r3, #0
}
 80021e8:	4618      	mov	r0, r3
 80021ea:	3710      	adds	r7, #16
 80021ec:	46bd      	mov	sp, r7
 80021ee:	bd80      	pop	{r7, pc}
 80021f0:	20000298 	.word	0x20000298

080021f4 <i2c_read>:

Status i2c_read(I2cDevice *device, uint8_t *rx_buf, size_t len) {
 80021f4:	b580      	push	{r7, lr}
 80021f6:	b086      	sub	sp, #24
 80021f8:	af02      	add	r7, sp, #8
 80021fa:	60f8      	str	r0, [r7, #12]
 80021fc:	60b9      	str	r1, [r7, #8]
 80021fe:	607a      	str	r2, [r7, #4]
    if (i2cSetup(device) != STATUS_OK) {
 8002200:	68f8      	ldr	r0, [r7, #12]
 8002202:	f7ff ff09 	bl	8002018 <i2cSetup>
 8002206:	4603      	mov	r3, r0
 8002208:	2b00      	cmp	r3, #0
 800220a:	d001      	beq.n	8002210 <i2c_read+0x1c>
        return STATUS_PARAMETER_ERROR;
 800220c:	2306      	movs	r3, #6
 800220e:	e017      	b.n	8002240 <i2c_read+0x4c>
    }
    if (HAL_I2C_Master_Receive(i2c_handles[device->periph],
 8002210:	68fb      	ldr	r3, [r7, #12]
 8002212:	7a1b      	ldrb	r3, [r3, #8]
 8002214:	461a      	mov	r2, r3
 8002216:	4b0c      	ldr	r3, [pc, #48]	; (8002248 <i2c_read+0x54>)
 8002218:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
                               device->address << 1, rx_buf, len,
 800221c:	68fb      	ldr	r3, [r7, #12]
 800221e:	781b      	ldrb	r3, [r3, #0]
 8002220:	b29b      	uxth	r3, r3
    if (HAL_I2C_Master_Receive(i2c_handles[device->periph],
 8002222:	005b      	lsls	r3, r3, #1
 8002224:	b299      	uxth	r1, r3
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	b29b      	uxth	r3, r3
 800222a:	2264      	movs	r2, #100	; 0x64
 800222c:	9200      	str	r2, [sp, #0]
 800222e:	68ba      	ldr	r2, [r7, #8]
 8002230:	f00f f938 	bl	80114a4 <HAL_I2C_Master_Receive>
 8002234:	4603      	mov	r3, r0
 8002236:	2b00      	cmp	r3, #0
 8002238:	d001      	beq.n	800223e <i2c_read+0x4a>
                               100) != HAL_OK) {
        return STATUS_ERROR;
 800223a:	2302      	movs	r3, #2
 800223c:	e000      	b.n	8002240 <i2c_read+0x4c>
    }
    return STATUS_OK;
 800223e:	2300      	movs	r3, #0
}
 8002240:	4618      	mov	r0, r3
 8002242:	3710      	adds	r7, #16
 8002244:	46bd      	mov	sp, r7
 8002246:	bd80      	pop	{r7, pc}
 8002248:	20000298 	.word	0x20000298

0800224c <LL_AHB1_GRP1_EnableClock>:
  *         @arg @ref LL_AHB1_GRP1_PERIPH_DMAMUX1
  *         @arg @ref LL_AHB1_GRP1_PERIPH_CRC
  * @retval None
  */
__STATIC_INLINE void LL_AHB1_GRP1_EnableClock(uint32_t Periphs)
{
 800224c:	b480      	push	{r7}
 800224e:	b085      	sub	sp, #20
 8002250:	af00      	add	r7, sp, #0
 8002252:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB1ENR, Periphs);
 8002254:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002258:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800225a:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800225e:	687b      	ldr	r3, [r7, #4]
 8002260:	4313      	orrs	r3, r2
 8002262:	648b      	str	r3, [r1, #72]	; 0x48
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 8002264:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002268:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	4013      	ands	r3, r2
 800226e:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8002270:	68fb      	ldr	r3, [r7, #12]
}
 8002272:	bf00      	nop
 8002274:	3714      	adds	r7, #20
 8002276:	46bd      	mov	sp, r7
 8002278:	bc80      	pop	{r7}
 800227a:	4770      	bx	lr

0800227c <LL_AHB2_GRP1_EnableClock>:
  *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOC
  *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOH
  * @retval None
  */
__STATIC_INLINE void LL_AHB2_GRP1_EnableClock(uint32_t Periphs)
{
 800227c:	b480      	push	{r7}
 800227e:	b085      	sub	sp, #20
 8002280:	af00      	add	r7, sp, #0
 8002282:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB2ENR, Periphs);
 8002284:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002288:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800228a:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	4313      	orrs	r3, r2
 8002292:	64cb      	str	r3, [r1, #76]	; 0x4c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8002294:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002298:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	4013      	ands	r3, r2
 800229e:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80022a0:	68fb      	ldr	r3, [r7, #12]
}
 80022a2:	bf00      	nop
 80022a4:	3714      	adds	r7, #20
 80022a6:	46bd      	mov	sp, r7
 80022a8:	bc80      	pop	{r7}
 80022aa:	4770      	bx	lr

080022ac <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80022ac:	b580      	push	{r7, lr}
 80022ae:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80022b0:	f00d fd76 	bl	800fda0 <HAL_Init>

  /* USER CODE BEGIN Init */
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80022b4:	f000 f820 	bl	80022f8 <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80022b8:	f000 fb41 	bl	800293e <MX_GPIO_Init>
  MX_DMA_Init();
 80022bc:	f000 fb1a 	bl	80028f4 <MX_DMA_Init>
  MX_DAC_Init();
 80022c0:	f000 f880 	bl	80023c4 <MX_DAC_Init>
  MX_I2C1_Init();
 80022c4:	f000 f8b0 	bl	8002428 <MX_I2C1_Init>
  MX_I2C2_Init();
 80022c8:	f000 f8ee 	bl	80024a8 <MX_I2C2_Init>
  MX_SPI1_Init();
 80022cc:	f000 f986 	bl	80025dc <MX_SPI1_Init>
  MX_TIM1_Init();
 80022d0:	f000 f9d4 	bl	800267c <MX_TIM1_Init>
  MX_TIM2_Init();
 80022d4:	f000 fa26 	bl	8002724 <MX_TIM2_Init>
  MX_LPTIM2_Init();
 80022d8:	f000 f954 	bl	8002584 <MX_LPTIM2_Init>
  MX_USART2_UART_Init();
 80022dc:	f000 fabe 	bl	800285c <MX_USART2_UART_Init>
  MX_USART1_UART_Init();
 80022e0:	f000 fa70 	bl	80027c4 <MX_USART1_UART_Init>
  MX_LPTIM1_Init();
 80022e4:	f000 f920 	bl	8002528 <MX_LPTIM1_Init>
  /* USER CODE BEGIN 2 */
  init_timers();
 80022e8:	f7ff fddc 	bl	8001ea4 <init_timers>
  hab_init();
 80022ec:	f7ff f94c 	bl	8001588 <hab_init>
  while(1)
  {
	  hab_loop();
 80022f0:	f7ff fa1e 	bl	8001730 <hab_loop>
 80022f4:	e7fc      	b.n	80022f0 <main+0x44>
	...

080022f8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80022f8:	b580      	push	{r7, lr}
 80022fa:	b09a      	sub	sp, #104	; 0x68
 80022fc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80022fe:	f107 0320 	add.w	r3, r7, #32
 8002302:	2248      	movs	r2, #72	; 0x48
 8002304:	2100      	movs	r1, #0
 8002306:	4618      	mov	r0, r3
 8002308:	f014 fca0 	bl	8016c4c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800230c:	f107 0308 	add.w	r3, r7, #8
 8002310:	2200      	movs	r2, #0
 8002312:	601a      	str	r2, [r3, #0]
 8002314:	605a      	str	r2, [r3, #4]
 8002316:	609a      	str	r2, [r3, #8]
 8002318:	60da      	str	r2, [r3, #12]
 800231a:	611a      	str	r2, [r3, #16]
 800231c:	615a      	str	r2, [r3, #20]

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800231e:	4b28      	ldr	r3, [pc, #160]	; (80023c0 <SystemClock_Config+0xc8>)
 8002320:	681b      	ldr	r3, [r3, #0]
 8002322:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8002326:	4a26      	ldr	r2, [pc, #152]	; (80023c0 <SystemClock_Config+0xc8>)
 8002328:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800232c:	6013      	str	r3, [r2, #0]
 800232e:	4b24      	ldr	r3, [pc, #144]	; (80023c0 <SystemClock_Config+0xc8>)
 8002330:	681b      	ldr	r3, [r3, #0]
 8002332:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8002336:	607b      	str	r3, [r7, #4]
 8002338:	687b      	ldr	r3, [r7, #4]

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSE;
 800233a:	2303      	movs	r3, #3
 800233c:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS_PWR;
 800233e:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8002342:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002344:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002348:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800234a:	2340      	movs	r3, #64	; 0x40
 800234c:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.HSEDiv = RCC_HSE_DIV1;
 800234e:	2300      	movs	r3, #0
 8002350:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002352:	2302      	movs	r3, #2
 8002354:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8002356:	2303      	movs	r3, #3
 8002358:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV2;
 800235a:	2310      	movs	r3, #16
 800235c:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_OscInitStruct.PLL.PLLN = 6;
 800235e:	2306      	movs	r3, #6
 8002360:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8002362:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002366:	65fb      	str	r3, [r7, #92]	; 0x5c
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8002368:	f04f 5300 	mov.w	r3, #536870912	; 0x20000000
 800236c:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 800236e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002372:	663b      	str	r3, [r7, #96]	; 0x60
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002374:	f107 0320 	add.w	r3, r7, #32
 8002378:	4618      	mov	r0, r3
 800237a:	f010 fbe1 	bl	8012b40 <HAL_RCC_OscConfig>
 800237e:	4603      	mov	r3, r0
 8002380:	2b00      	cmp	r3, #0
 8002382:	d001      	beq.n	8002388 <SystemClock_Config+0x90>
  {
    Error_Handler();
 8002384:	f000 fb1e 	bl	80029c4 <Error_Handler>
  }

  /** Configure the SYSCLKSource, HCLK, PCLK1 and PCLK2 clocks dividers
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK3|RCC_CLOCKTYPE_HCLK
 8002388:	234f      	movs	r3, #79	; 0x4f
 800238a:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_SYSCLK|RCC_CLOCKTYPE_PCLK1
                              |RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800238c:	2303      	movs	r3, #3
 800238e:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002390:	2300      	movs	r3, #0
 8002392:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8002394:	2300      	movs	r3, #0
 8002396:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002398:	2300      	movs	r3, #0
 800239a:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLK3Divider = RCC_SYSCLK_DIV1;
 800239c:	2300      	movs	r3, #0
 800239e:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80023a0:	f107 0308 	add.w	r3, r7, #8
 80023a4:	2102      	movs	r1, #2
 80023a6:	4618      	mov	r0, r3
 80023a8:	f010 ff4c 	bl	8013244 <HAL_RCC_ClockConfig>
 80023ac:	4603      	mov	r3, r0
 80023ae:	2b00      	cmp	r3, #0
 80023b0:	d001      	beq.n	80023b6 <SystemClock_Config+0xbe>
  {
    Error_Handler();
 80023b2:	f000 fb07 	bl	80029c4 <Error_Handler>
  }
}
 80023b6:	bf00      	nop
 80023b8:	3768      	adds	r7, #104	; 0x68
 80023ba:	46bd      	mov	sp, r7
 80023bc:	bd80      	pop	{r7, pc}
 80023be:	bf00      	nop
 80023c0:	58000400 	.word	0x58000400

080023c4 <MX_DAC_Init>:
  * @brief DAC Initialization Function
  * @param None
  * @retval None
  */
void MX_DAC_Init(void)
{
 80023c4:	b580      	push	{r7, lr}
 80023c6:	b08a      	sub	sp, #40	; 0x28
 80023c8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC_Init 0 */

  /* USER CODE END DAC_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 80023ca:	1d3b      	adds	r3, r7, #4
 80023cc:	2224      	movs	r2, #36	; 0x24
 80023ce:	2100      	movs	r1, #0
 80023d0:	4618      	mov	r0, r3
 80023d2:	f014 fc3b 	bl	8016c4c <memset>

  /* USER CODE END DAC_Init 1 */

  /** DAC Initialization
  */
  hdac.Instance = DAC;
 80023d6:	4b12      	ldr	r3, [pc, #72]	; (8002420 <MX_DAC_Init+0x5c>)
 80023d8:	4a12      	ldr	r2, [pc, #72]	; (8002424 <MX_DAC_Init+0x60>)
 80023da:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac) != HAL_OK)
 80023dc:	4810      	ldr	r0, [pc, #64]	; (8002420 <MX_DAC_Init+0x5c>)
 80023de:	f00d fe84 	bl	80100ea <HAL_DAC_Init>
 80023e2:	4603      	mov	r3, r0
 80023e4:	2b00      	cmp	r3, #0
 80023e6:	d001      	beq.n	80023ec <MX_DAC_Init+0x28>
  {
    Error_Handler();
 80023e8:	f000 faec 	bl	80029c4 <Error_Handler>
  }

  /** DAC channel OUT1 config
  */
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 80023ec:	2300      	movs	r3, #0
 80023ee:	607b      	str	r3, [r7, #4]
  sConfig.DAC_Trigger = DAC_TRIGGER_LPTIM2_OUT;
 80023f0:	2332      	movs	r3, #50	; 0x32
 80023f2:	60bb      	str	r3, [r7, #8]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 80023f4:	2300      	movs	r3, #0
 80023f6:	60fb      	str	r3, [r7, #12]
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_ENABLE;
 80023f8:	2301      	movs	r3, #1
 80023fa:	613b      	str	r3, [r7, #16]
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 80023fc:	2300      	movs	r3, #0
 80023fe:	617b      	str	r3, [r7, #20]
  if (HAL_DAC_ConfigChannel(&hdac, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8002400:	1d3b      	adds	r3, r7, #4
 8002402:	2200      	movs	r2, #0
 8002404:	4619      	mov	r1, r3
 8002406:	4806      	ldr	r0, [pc, #24]	; (8002420 <MX_DAC_Init+0x5c>)
 8002408:	f00d ffa0 	bl	801034c <HAL_DAC_ConfigChannel>
 800240c:	4603      	mov	r3, r0
 800240e:	2b00      	cmp	r3, #0
 8002410:	d001      	beq.n	8002416 <MX_DAC_Init+0x52>
  {
    Error_Handler();
 8002412:	f000 fad7 	bl	80029c4 <Error_Handler>
  }
  /* USER CODE BEGIN DAC_Init 2 */

  /* USER CODE END DAC_Init 2 */

}
 8002416:	bf00      	nop
 8002418:	3728      	adds	r7, #40	; 0x28
 800241a:	46bd      	mov	sp, r7
 800241c:	bd80      	pop	{r7, pc}
 800241e:	bf00      	nop
 8002420:	20005190 	.word	0x20005190
 8002424:	40007400 	.word	0x40007400

08002428 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
void MX_I2C1_Init(void)
{
 8002428:	b580      	push	{r7, lr}
 800242a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 800242c:	4b1b      	ldr	r3, [pc, #108]	; (800249c <MX_I2C1_Init+0x74>)
 800242e:	4a1c      	ldr	r2, [pc, #112]	; (80024a0 <MX_I2C1_Init+0x78>)
 8002430:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00303D5B;
 8002432:	4b1a      	ldr	r3, [pc, #104]	; (800249c <MX_I2C1_Init+0x74>)
 8002434:	4a1b      	ldr	r2, [pc, #108]	; (80024a4 <MX_I2C1_Init+0x7c>)
 8002436:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8002438:	4b18      	ldr	r3, [pc, #96]	; (800249c <MX_I2C1_Init+0x74>)
 800243a:	2200      	movs	r2, #0
 800243c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800243e:	4b17      	ldr	r3, [pc, #92]	; (800249c <MX_I2C1_Init+0x74>)
 8002440:	2201      	movs	r2, #1
 8002442:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002444:	4b15      	ldr	r3, [pc, #84]	; (800249c <MX_I2C1_Init+0x74>)
 8002446:	2200      	movs	r2, #0
 8002448:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 800244a:	4b14      	ldr	r3, [pc, #80]	; (800249c <MX_I2C1_Init+0x74>)
 800244c:	2200      	movs	r2, #0
 800244e:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8002450:	4b12      	ldr	r3, [pc, #72]	; (800249c <MX_I2C1_Init+0x74>)
 8002452:	2200      	movs	r2, #0
 8002454:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002456:	4b11      	ldr	r3, [pc, #68]	; (800249c <MX_I2C1_Init+0x74>)
 8002458:	2200      	movs	r2, #0
 800245a:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800245c:	4b0f      	ldr	r3, [pc, #60]	; (800249c <MX_I2C1_Init+0x74>)
 800245e:	2200      	movs	r2, #0
 8002460:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8002462:	480e      	ldr	r0, [pc, #56]	; (800249c <MX_I2C1_Init+0x74>)
 8002464:	f00e fe9a 	bl	801119c <HAL_I2C_Init>
 8002468:	4603      	mov	r3, r0
 800246a:	2b00      	cmp	r3, #0
 800246c:	d001      	beq.n	8002472 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 800246e:	f000 faa9 	bl	80029c4 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8002472:	2100      	movs	r1, #0
 8002474:	4809      	ldr	r0, [pc, #36]	; (800249c <MX_I2C1_Init+0x74>)
 8002476:	f00f fb75 	bl	8011b64 <HAL_I2CEx_ConfigAnalogFilter>
 800247a:	4603      	mov	r3, r0
 800247c:	2b00      	cmp	r3, #0
 800247e:	d001      	beq.n	8002484 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8002480:	f000 faa0 	bl	80029c4 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8002484:	2100      	movs	r1, #0
 8002486:	4805      	ldr	r0, [pc, #20]	; (800249c <MX_I2C1_Init+0x74>)
 8002488:	f00f fbb6 	bl	8011bf8 <HAL_I2CEx_ConfigDigitalFilter>
 800248c:	4603      	mov	r3, r0
 800248e:	2b00      	cmp	r3, #0
 8002490:	d001      	beq.n	8002496 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8002492:	f000 fa97 	bl	80029c4 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8002496:	bf00      	nop
 8002498:	bd80      	pop	{r7, pc}
 800249a:	bf00      	nop
 800249c:	20005204 	.word	0x20005204
 80024a0:	40005400 	.word	0x40005400
 80024a4:	00303d5b 	.word	0x00303d5b

080024a8 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
void MX_I2C2_Init(void)
{
 80024a8:	b580      	push	{r7, lr}
 80024aa:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 80024ac:	4b1b      	ldr	r3, [pc, #108]	; (800251c <MX_I2C2_Init+0x74>)
 80024ae:	4a1c      	ldr	r2, [pc, #112]	; (8002520 <MX_I2C2_Init+0x78>)
 80024b0:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x00303D5B;
 80024b2:	4b1a      	ldr	r3, [pc, #104]	; (800251c <MX_I2C2_Init+0x74>)
 80024b4:	4a1b      	ldr	r2, [pc, #108]	; (8002524 <MX_I2C2_Init+0x7c>)
 80024b6:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 80024b8:	4b18      	ldr	r3, [pc, #96]	; (800251c <MX_I2C2_Init+0x74>)
 80024ba:	2200      	movs	r2, #0
 80024bc:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80024be:	4b17      	ldr	r3, [pc, #92]	; (800251c <MX_I2C2_Init+0x74>)
 80024c0:	2201      	movs	r2, #1
 80024c2:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80024c4:	4b15      	ldr	r3, [pc, #84]	; (800251c <MX_I2C2_Init+0x74>)
 80024c6:	2200      	movs	r2, #0
 80024c8:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 80024ca:	4b14      	ldr	r3, [pc, #80]	; (800251c <MX_I2C2_Init+0x74>)
 80024cc:	2200      	movs	r2, #0
 80024ce:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80024d0:	4b12      	ldr	r3, [pc, #72]	; (800251c <MX_I2C2_Init+0x74>)
 80024d2:	2200      	movs	r2, #0
 80024d4:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80024d6:	4b11      	ldr	r3, [pc, #68]	; (800251c <MX_I2C2_Init+0x74>)
 80024d8:	2200      	movs	r2, #0
 80024da:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80024dc:	4b0f      	ldr	r3, [pc, #60]	; (800251c <MX_I2C2_Init+0x74>)
 80024de:	2200      	movs	r2, #0
 80024e0:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 80024e2:	480e      	ldr	r0, [pc, #56]	; (800251c <MX_I2C2_Init+0x74>)
 80024e4:	f00e fe5a 	bl	801119c <HAL_I2C_Init>
 80024e8:	4603      	mov	r3, r0
 80024ea:	2b00      	cmp	r3, #0
 80024ec:	d001      	beq.n	80024f2 <MX_I2C2_Init+0x4a>
  {
    Error_Handler();
 80024ee:	f000 fa69 	bl	80029c4 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80024f2:	2100      	movs	r1, #0
 80024f4:	4809      	ldr	r0, [pc, #36]	; (800251c <MX_I2C2_Init+0x74>)
 80024f6:	f00f fb35 	bl	8011b64 <HAL_I2CEx_ConfigAnalogFilter>
 80024fa:	4603      	mov	r3, r0
 80024fc:	2b00      	cmp	r3, #0
 80024fe:	d001      	beq.n	8002504 <MX_I2C2_Init+0x5c>
  {
    Error_Handler();
 8002500:	f000 fa60 	bl	80029c4 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 8002504:	2100      	movs	r1, #0
 8002506:	4805      	ldr	r0, [pc, #20]	; (800251c <MX_I2C2_Init+0x74>)
 8002508:	f00f fb76 	bl	8011bf8 <HAL_I2CEx_ConfigDigitalFilter>
 800250c:	4603      	mov	r3, r0
 800250e:	2b00      	cmp	r3, #0
 8002510:	d001      	beq.n	8002516 <MX_I2C2_Init+0x6e>
  {
    Error_Handler();
 8002512:	f000 fa57 	bl	80029c4 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8002516:	bf00      	nop
 8002518:	bd80      	pop	{r7, pc}
 800251a:	bf00      	nop
 800251c:	20005258 	.word	0x20005258
 8002520:	40005800 	.word	0x40005800
 8002524:	00303d5b 	.word	0x00303d5b

08002528 <MX_LPTIM1_Init>:
  * @brief LPTIM1 Initialization Function
  * @param None
  * @retval None
  */
void MX_LPTIM1_Init(void)
{
 8002528:	b580      	push	{r7, lr}
 800252a:	af00      	add	r7, sp, #0
  /* USER CODE END LPTIM1_Init 0 */

  /* USER CODE BEGIN LPTIM1_Init 1 */

  /* USER CODE END LPTIM1_Init 1 */
  hlptim1.Instance = LPTIM1;
 800252c:	4b13      	ldr	r3, [pc, #76]	; (800257c <MX_LPTIM1_Init+0x54>)
 800252e:	4a14      	ldr	r2, [pc, #80]	; (8002580 <MX_LPTIM1_Init+0x58>)
 8002530:	601a      	str	r2, [r3, #0]
  hlptim1.Init.Clock.Source = LPTIM_CLOCKSOURCE_APBCLOCK_LPOSC;
 8002532:	4b12      	ldr	r3, [pc, #72]	; (800257c <MX_LPTIM1_Init+0x54>)
 8002534:	2200      	movs	r2, #0
 8002536:	605a      	str	r2, [r3, #4]
  hlptim1.Init.Clock.Prescaler = LPTIM_PRESCALER_DIV128;
 8002538:	4b10      	ldr	r3, [pc, #64]	; (800257c <MX_LPTIM1_Init+0x54>)
 800253a:	f44f 6260 	mov.w	r2, #3584	; 0xe00
 800253e:	609a      	str	r2, [r3, #8]
  hlptim1.Init.Trigger.Source = LPTIM_TRIGSOURCE_SOFTWARE;
 8002540:	4b0e      	ldr	r3, [pc, #56]	; (800257c <MX_LPTIM1_Init+0x54>)
 8002542:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002546:	615a      	str	r2, [r3, #20]
  hlptim1.Init.OutputPolarity = LPTIM_OUTPUTPOLARITY_HIGH;
 8002548:	4b0c      	ldr	r3, [pc, #48]	; (800257c <MX_LPTIM1_Init+0x54>)
 800254a:	2200      	movs	r2, #0
 800254c:	621a      	str	r2, [r3, #32]
  hlptim1.Init.UpdateMode = LPTIM_UPDATE_IMMEDIATE;
 800254e:	4b0b      	ldr	r3, [pc, #44]	; (800257c <MX_LPTIM1_Init+0x54>)
 8002550:	2200      	movs	r2, #0
 8002552:	625a      	str	r2, [r3, #36]	; 0x24
  hlptim1.Init.CounterSource = LPTIM_COUNTERSOURCE_INTERNAL;
 8002554:	4b09      	ldr	r3, [pc, #36]	; (800257c <MX_LPTIM1_Init+0x54>)
 8002556:	2200      	movs	r2, #0
 8002558:	629a      	str	r2, [r3, #40]	; 0x28
  hlptim1.Init.Input1Source = LPTIM_INPUT1SOURCE_GPIO;
 800255a:	4b08      	ldr	r3, [pc, #32]	; (800257c <MX_LPTIM1_Init+0x54>)
 800255c:	2200      	movs	r2, #0
 800255e:	62da      	str	r2, [r3, #44]	; 0x2c
  hlptim1.Init.Input2Source = LPTIM_INPUT2SOURCE_GPIO;
 8002560:	4b06      	ldr	r3, [pc, #24]	; (800257c <MX_LPTIM1_Init+0x54>)
 8002562:	2200      	movs	r2, #0
 8002564:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_LPTIM_Init(&hlptim1) != HAL_OK)
 8002566:	4805      	ldr	r0, [pc, #20]	; (800257c <MX_LPTIM1_Init+0x54>)
 8002568:	f00f fc02 	bl	8011d70 <HAL_LPTIM_Init>
 800256c:	4603      	mov	r3, r0
 800256e:	2b00      	cmp	r3, #0
 8002570:	d001      	beq.n	8002576 <MX_LPTIM1_Init+0x4e>
  {
    Error_Handler();
 8002572:	f000 fa27 	bl	80029c4 <Error_Handler>
  }
  /* USER CODE BEGIN LPTIM1_Init 2 */

  /* USER CODE END LPTIM1_Init 2 */

}
 8002576:	bf00      	nop
 8002578:	bd80      	pop	{r7, pc}
 800257a:	bf00      	nop
 800257c:	200052ac 	.word	0x200052ac
 8002580:	40007c00 	.word	0x40007c00

08002584 <MX_LPTIM2_Init>:
  * @brief LPTIM2 Initialization Function
  * @param None
  * @retval None
  */
void MX_LPTIM2_Init(void)
{
 8002584:	b580      	push	{r7, lr}
 8002586:	af00      	add	r7, sp, #0
  /* USER CODE END LPTIM2_Init 0 */

  /* USER CODE BEGIN LPTIM2_Init 1 */

  /* USER CODE END LPTIM2_Init 1 */
  hlptim2.Instance = LPTIM2;
 8002588:	4b12      	ldr	r3, [pc, #72]	; (80025d4 <MX_LPTIM2_Init+0x50>)
 800258a:	4a13      	ldr	r2, [pc, #76]	; (80025d8 <MX_LPTIM2_Init+0x54>)
 800258c:	601a      	str	r2, [r3, #0]
  hlptim2.Init.Clock.Source = LPTIM_CLOCKSOURCE_APBCLOCK_LPOSC;
 800258e:	4b11      	ldr	r3, [pc, #68]	; (80025d4 <MX_LPTIM2_Init+0x50>)
 8002590:	2200      	movs	r2, #0
 8002592:	605a      	str	r2, [r3, #4]
  hlptim2.Init.Clock.Prescaler = LPTIM_PRESCALER_DIV1;
 8002594:	4b0f      	ldr	r3, [pc, #60]	; (80025d4 <MX_LPTIM2_Init+0x50>)
 8002596:	2200      	movs	r2, #0
 8002598:	609a      	str	r2, [r3, #8]
  hlptim2.Init.Trigger.Source = LPTIM_TRIGSOURCE_SOFTWARE;
 800259a:	4b0e      	ldr	r3, [pc, #56]	; (80025d4 <MX_LPTIM2_Init+0x50>)
 800259c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80025a0:	615a      	str	r2, [r3, #20]
  hlptim2.Init.OutputPolarity = LPTIM_OUTPUTPOLARITY_HIGH;
 80025a2:	4b0c      	ldr	r3, [pc, #48]	; (80025d4 <MX_LPTIM2_Init+0x50>)
 80025a4:	2200      	movs	r2, #0
 80025a6:	621a      	str	r2, [r3, #32]
  hlptim2.Init.UpdateMode = LPTIM_UPDATE_IMMEDIATE;
 80025a8:	4b0a      	ldr	r3, [pc, #40]	; (80025d4 <MX_LPTIM2_Init+0x50>)
 80025aa:	2200      	movs	r2, #0
 80025ac:	625a      	str	r2, [r3, #36]	; 0x24
  hlptim2.Init.CounterSource = LPTIM_COUNTERSOURCE_INTERNAL;
 80025ae:	4b09      	ldr	r3, [pc, #36]	; (80025d4 <MX_LPTIM2_Init+0x50>)
 80025b0:	2200      	movs	r2, #0
 80025b2:	629a      	str	r2, [r3, #40]	; 0x28
  hlptim2.Init.Input1Source = LPTIM_INPUT1SOURCE_GPIO;
 80025b4:	4b07      	ldr	r3, [pc, #28]	; (80025d4 <MX_LPTIM2_Init+0x50>)
 80025b6:	2200      	movs	r2, #0
 80025b8:	62da      	str	r2, [r3, #44]	; 0x2c
  hlptim2.Init.Input2Source = LPTIM_INPUT2SOURCE_GPIO;
 80025ba:	4b06      	ldr	r3, [pc, #24]	; (80025d4 <MX_LPTIM2_Init+0x50>)
 80025bc:	2200      	movs	r2, #0
 80025be:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_LPTIM_Init(&hlptim2) != HAL_OK)
 80025c0:	4804      	ldr	r0, [pc, #16]	; (80025d4 <MX_LPTIM2_Init+0x50>)
 80025c2:	f00f fbd5 	bl	8011d70 <HAL_LPTIM_Init>
 80025c6:	4603      	mov	r3, r0
 80025c8:	2b00      	cmp	r3, #0
 80025ca:	d001      	beq.n	80025d0 <MX_LPTIM2_Init+0x4c>
  {
    Error_Handler();
 80025cc:	f000 f9fa 	bl	80029c4 <Error_Handler>
  }
  /* USER CODE BEGIN LPTIM2_Init 2 */

  /* USER CODE END LPTIM2_Init 2 */

}
 80025d0:	bf00      	nop
 80025d2:	bd80      	pop	{r7, pc}
 80025d4:	200052e8 	.word	0x200052e8
 80025d8:	40009400 	.word	0x40009400

080025dc <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
void MX_SPI1_Init(void)
{
 80025dc:	b580      	push	{r7, lr}
 80025de:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80025e0:	4b1b      	ldr	r3, [pc, #108]	; (8002650 <MX_SPI1_Init+0x74>)
 80025e2:	4a1c      	ldr	r2, [pc, #112]	; (8002654 <MX_SPI1_Init+0x78>)
 80025e4:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80025e6:	4b1a      	ldr	r3, [pc, #104]	; (8002650 <MX_SPI1_Init+0x74>)
 80025e8:	f44f 7282 	mov.w	r2, #260	; 0x104
 80025ec:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80025ee:	4b18      	ldr	r3, [pc, #96]	; (8002650 <MX_SPI1_Init+0x74>)
 80025f0:	2200      	movs	r2, #0
 80025f2:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80025f4:	4b16      	ldr	r3, [pc, #88]	; (8002650 <MX_SPI1_Init+0x74>)
 80025f6:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 80025fa:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80025fc:	4b14      	ldr	r3, [pc, #80]	; (8002650 <MX_SPI1_Init+0x74>)
 80025fe:	2200      	movs	r2, #0
 8002600:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002602:	4b13      	ldr	r3, [pc, #76]	; (8002650 <MX_SPI1_Init+0x74>)
 8002604:	2200      	movs	r2, #0
 8002606:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8002608:	4b11      	ldr	r3, [pc, #68]	; (8002650 <MX_SPI1_Init+0x74>)
 800260a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800260e:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 8002610:	4b0f      	ldr	r3, [pc, #60]	; (8002650 <MX_SPI1_Init+0x74>)
 8002612:	2208      	movs	r2, #8
 8002614:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002616:	4b0e      	ldr	r3, [pc, #56]	; (8002650 <MX_SPI1_Init+0x74>)
 8002618:	2200      	movs	r2, #0
 800261a:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800261c:	4b0c      	ldr	r3, [pc, #48]	; (8002650 <MX_SPI1_Init+0x74>)
 800261e:	2200      	movs	r2, #0
 8002620:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002622:	4b0b      	ldr	r3, [pc, #44]	; (8002650 <MX_SPI1_Init+0x74>)
 8002624:	2200      	movs	r2, #0
 8002626:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 8002628:	4b09      	ldr	r3, [pc, #36]	; (8002650 <MX_SPI1_Init+0x74>)
 800262a:	2207      	movs	r2, #7
 800262c:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 800262e:	4b08      	ldr	r3, [pc, #32]	; (8002650 <MX_SPI1_Init+0x74>)
 8002630:	2200      	movs	r2, #0
 8002632:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8002634:	4b06      	ldr	r3, [pc, #24]	; (8002650 <MX_SPI1_Init+0x74>)
 8002636:	2208      	movs	r2, #8
 8002638:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 800263a:	4805      	ldr	r0, [pc, #20]	; (8002650 <MX_SPI1_Init+0x74>)
 800263c:	f011 fabe 	bl	8013bbc <HAL_SPI_Init>
 8002640:	4603      	mov	r3, r0
 8002642:	2b00      	cmp	r3, #0
 8002644:	d001      	beq.n	800264a <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 8002646:	f000 f9bd 	bl	80029c4 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 800264a:	bf00      	nop
 800264c:	bd80      	pop	{r7, pc}
 800264e:	bf00      	nop
 8002650:	20005324 	.word	0x20005324
 8002654:	40013000 	.word	0x40013000

08002658 <MX_SUBGHZ_Init>:
  * @brief SUBGHZ Initialization Function
  * @param None
  * @retval None
  */
void MX_SUBGHZ_Init(void)
{
 8002658:	b580      	push	{r7, lr}
 800265a:	af00      	add	r7, sp, #0
  /* USER CODE END SUBGHZ_Init 0 */

  /* USER CODE BEGIN SUBGHZ_Init 1 */

  /* USER CODE END SUBGHZ_Init 1 */
  hsubghz.Init.BaudratePrescaler = SUBGHZSPI_BAUDRATEPRESCALER_8;
 800265c:	4b06      	ldr	r3, [pc, #24]	; (8002678 <MX_SUBGHZ_Init+0x20>)
 800265e:	2210      	movs	r2, #16
 8002660:	601a      	str	r2, [r3, #0]
  if (HAL_SUBGHZ_Init(&hsubghz) != HAL_OK)
 8002662:	4805      	ldr	r0, [pc, #20]	; (8002678 <MX_SUBGHZ_Init+0x20>)
 8002664:	f012 f860 	bl	8014728 <HAL_SUBGHZ_Init>
 8002668:	4603      	mov	r3, r0
 800266a:	2b00      	cmp	r3, #0
 800266c:	d001      	beq.n	8002672 <MX_SUBGHZ_Init+0x1a>
  {
    Error_Handler();
 800266e:	f000 f9a9 	bl	80029c4 <Error_Handler>
  }
  /* USER CODE BEGIN SUBGHZ_Init 2 */

  /* USER CODE END SUBGHZ_Init 2 */

}
 8002672:	bf00      	nop
 8002674:	bd80      	pop	{r7, pc}
 8002676:	bf00      	nop
 8002678:	20005388 	.word	0x20005388

0800267c <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
void MX_TIM1_Init(void)
{
 800267c:	b580      	push	{r7, lr}
 800267e:	b088      	sub	sp, #32
 8002680:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002682:	f107 0310 	add.w	r3, r7, #16
 8002686:	2200      	movs	r2, #0
 8002688:	601a      	str	r2, [r3, #0]
 800268a:	605a      	str	r2, [r3, #4]
 800268c:	609a      	str	r2, [r3, #8]
 800268e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002690:	1d3b      	adds	r3, r7, #4
 8002692:	2200      	movs	r2, #0
 8002694:	601a      	str	r2, [r3, #0]
 8002696:	605a      	str	r2, [r3, #4]
 8002698:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 800269a:	4b20      	ldr	r3, [pc, #128]	; (800271c <MX_TIM1_Init+0xa0>)
 800269c:	4a20      	ldr	r2, [pc, #128]	; (8002720 <MX_TIM1_Init+0xa4>)
 800269e:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 47;
 80026a0:	4b1e      	ldr	r3, [pc, #120]	; (800271c <MX_TIM1_Init+0xa0>)
 80026a2:	222f      	movs	r2, #47	; 0x2f
 80026a4:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80026a6:	4b1d      	ldr	r3, [pc, #116]	; (800271c <MX_TIM1_Init+0xa0>)
 80026a8:	2200      	movs	r2, #0
 80026aa:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 0xffff;
 80026ac:	4b1b      	ldr	r3, [pc, #108]	; (800271c <MX_TIM1_Init+0xa0>)
 80026ae:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80026b2:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80026b4:	4b19      	ldr	r3, [pc, #100]	; (800271c <MX_TIM1_Init+0xa0>)
 80026b6:	2200      	movs	r2, #0
 80026b8:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80026ba:	4b18      	ldr	r3, [pc, #96]	; (800271c <MX_TIM1_Init+0xa0>)
 80026bc:	2200      	movs	r2, #0
 80026be:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80026c0:	4b16      	ldr	r3, [pc, #88]	; (800271c <MX_TIM1_Init+0xa0>)
 80026c2:	2200      	movs	r2, #0
 80026c4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80026c6:	4815      	ldr	r0, [pc, #84]	; (800271c <MX_TIM1_Init+0xa0>)
 80026c8:	f012 fc58 	bl	8014f7c <HAL_TIM_Base_Init>
 80026cc:	4603      	mov	r3, r0
 80026ce:	2b00      	cmp	r3, #0
 80026d0:	d001      	beq.n	80026d6 <MX_TIM1_Init+0x5a>
  {
    Error_Handler();
 80026d2:	f000 f977 	bl	80029c4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80026d6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80026da:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80026dc:	f107 0310 	add.w	r3, r7, #16
 80026e0:	4619      	mov	r1, r3
 80026e2:	480e      	ldr	r0, [pc, #56]	; (800271c <MX_TIM1_Init+0xa0>)
 80026e4:	f012 fce6 	bl	80150b4 <HAL_TIM_ConfigClockSource>
 80026e8:	4603      	mov	r3, r0
 80026ea:	2b00      	cmp	r3, #0
 80026ec:	d001      	beq.n	80026f2 <MX_TIM1_Init+0x76>
  {
    Error_Handler();
 80026ee:	f000 f969 	bl	80029c4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 80026f2:	2320      	movs	r3, #32
 80026f4:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 80026f6:	2300      	movs	r3, #0
 80026f8:	60bb      	str	r3, [r7, #8]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80026fa:	2300      	movs	r3, #0
 80026fc:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80026fe:	1d3b      	adds	r3, r7, #4
 8002700:	4619      	mov	r1, r3
 8002702:	4806      	ldr	r0, [pc, #24]	; (800271c <MX_TIM1_Init+0xa0>)
 8002704:	f012 ff72 	bl	80155ec <HAL_TIMEx_MasterConfigSynchronization>
 8002708:	4603      	mov	r3, r0
 800270a:	2b00      	cmp	r3, #0
 800270c:	d001      	beq.n	8002712 <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 800270e:	f000 f959 	bl	80029c4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8002712:	bf00      	nop
 8002714:	3720      	adds	r7, #32
 8002716:	46bd      	mov	sp, r7
 8002718:	bd80      	pop	{r7, pc}
 800271a:	bf00      	nop
 800271c:	20005394 	.word	0x20005394
 8002720:	40012c00 	.word	0x40012c00

08002724 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
void MX_TIM2_Init(void)
{
 8002724:	b580      	push	{r7, lr}
 8002726:	b088      	sub	sp, #32
 8002728:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 800272a:	f107 030c 	add.w	r3, r7, #12
 800272e:	2200      	movs	r2, #0
 8002730:	601a      	str	r2, [r3, #0]
 8002732:	605a      	str	r2, [r3, #4]
 8002734:	609a      	str	r2, [r3, #8]
 8002736:	60da      	str	r2, [r3, #12]
 8002738:	611a      	str	r2, [r3, #16]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800273a:	463b      	mov	r3, r7
 800273c:	2200      	movs	r2, #0
 800273e:	601a      	str	r2, [r3, #0]
 8002740:	605a      	str	r2, [r3, #4]
 8002742:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8002744:	4b1e      	ldr	r3, [pc, #120]	; (80027c0 <MX_TIM2_Init+0x9c>)
 8002746:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800274a:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 800274c:	4b1c      	ldr	r3, [pc, #112]	; (80027c0 <MX_TIM2_Init+0x9c>)
 800274e:	2200      	movs	r2, #0
 8002750:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002752:	4b1b      	ldr	r3, [pc, #108]	; (80027c0 <MX_TIM2_Init+0x9c>)
 8002754:	2200      	movs	r2, #0
 8002756:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 0xffffffff;
 8002758:	4b19      	ldr	r3, [pc, #100]	; (80027c0 <MX_TIM2_Init+0x9c>)
 800275a:	f04f 32ff 	mov.w	r2, #4294967295
 800275e:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002760:	4b17      	ldr	r3, [pc, #92]	; (80027c0 <MX_TIM2_Init+0x9c>)
 8002762:	2200      	movs	r2, #0
 8002764:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002766:	4b16      	ldr	r3, [pc, #88]	; (80027c0 <MX_TIM2_Init+0x9c>)
 8002768:	2200      	movs	r2, #0
 800276a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800276c:	4814      	ldr	r0, [pc, #80]	; (80027c0 <MX_TIM2_Init+0x9c>)
 800276e:	f012 fc05 	bl	8014f7c <HAL_TIM_Base_Init>
 8002772:	4603      	mov	r3, r0
 8002774:	2b00      	cmp	r3, #0
 8002776:	d001      	beq.n	800277c <MX_TIM2_Init+0x58>
  {
    Error_Handler();
 8002778:	f000 f924 	bl	80029c4 <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_EXTERNAL1;
 800277c:	2307      	movs	r3, #7
 800277e:	60fb      	str	r3, [r7, #12]
  sSlaveConfig.InputTrigger = TIM_TS_ITR0;
 8002780:	2300      	movs	r3, #0
 8002782:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_SlaveConfigSynchro(&htim2, &sSlaveConfig) != HAL_OK)
 8002784:	f107 030c 	add.w	r3, r7, #12
 8002788:	4619      	mov	r1, r3
 800278a:	480d      	ldr	r0, [pc, #52]	; (80027c0 <MX_TIM2_Init+0x9c>)
 800278c:	f012 fd5b 	bl	8015246 <HAL_TIM_SlaveConfigSynchro>
 8002790:	4603      	mov	r3, r0
 8002792:	2b00      	cmp	r3, #0
 8002794:	d001      	beq.n	800279a <MX_TIM2_Init+0x76>
  {
    Error_Handler();
 8002796:	f000 f915 	bl	80029c4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800279a:	2300      	movs	r3, #0
 800279c:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800279e:	2300      	movs	r3, #0
 80027a0:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80027a2:	463b      	mov	r3, r7
 80027a4:	4619      	mov	r1, r3
 80027a6:	4806      	ldr	r0, [pc, #24]	; (80027c0 <MX_TIM2_Init+0x9c>)
 80027a8:	f012 ff20 	bl	80155ec <HAL_TIMEx_MasterConfigSynchronization>
 80027ac:	4603      	mov	r3, r0
 80027ae:	2b00      	cmp	r3, #0
 80027b0:	d001      	beq.n	80027b6 <MX_TIM2_Init+0x92>
  {
    Error_Handler();
 80027b2:	f000 f907 	bl	80029c4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80027b6:	bf00      	nop
 80027b8:	3720      	adds	r7, #32
 80027ba:	46bd      	mov	sp, r7
 80027bc:	bd80      	pop	{r7, pc}
 80027be:	bf00      	nop
 80027c0:	200053e0 	.word	0x200053e0

080027c4 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
void MX_USART1_UART_Init(void)
{
 80027c4:	b580      	push	{r7, lr}
 80027c6:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80027c8:	4b22      	ldr	r3, [pc, #136]	; (8002854 <MX_USART1_UART_Init+0x90>)
 80027ca:	4a23      	ldr	r2, [pc, #140]	; (8002858 <MX_USART1_UART_Init+0x94>)
 80027cc:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80027ce:	4b21      	ldr	r3, [pc, #132]	; (8002854 <MX_USART1_UART_Init+0x90>)
 80027d0:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80027d4:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80027d6:	4b1f      	ldr	r3, [pc, #124]	; (8002854 <MX_USART1_UART_Init+0x90>)
 80027d8:	2200      	movs	r2, #0
 80027da:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80027dc:	4b1d      	ldr	r3, [pc, #116]	; (8002854 <MX_USART1_UART_Init+0x90>)
 80027de:	2200      	movs	r2, #0
 80027e0:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80027e2:	4b1c      	ldr	r3, [pc, #112]	; (8002854 <MX_USART1_UART_Init+0x90>)
 80027e4:	2200      	movs	r2, #0
 80027e6:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80027e8:	4b1a      	ldr	r3, [pc, #104]	; (8002854 <MX_USART1_UART_Init+0x90>)
 80027ea:	220c      	movs	r2, #12
 80027ec:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80027ee:	4b19      	ldr	r3, [pc, #100]	; (8002854 <MX_USART1_UART_Init+0x90>)
 80027f0:	2200      	movs	r2, #0
 80027f2:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80027f4:	4b17      	ldr	r3, [pc, #92]	; (8002854 <MX_USART1_UART_Init+0x90>)
 80027f6:	2200      	movs	r2, #0
 80027f8:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80027fa:	4b16      	ldr	r3, [pc, #88]	; (8002854 <MX_USART1_UART_Init+0x90>)
 80027fc:	2200      	movs	r2, #0
 80027fe:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8002800:	4b14      	ldr	r3, [pc, #80]	; (8002854 <MX_USART1_UART_Init+0x90>)
 8002802:	2200      	movs	r2, #0
 8002804:	625a      	str	r2, [r3, #36]	; 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002806:	4b13      	ldr	r3, [pc, #76]	; (8002854 <MX_USART1_UART_Init+0x90>)
 8002808:	2200      	movs	r2, #0
 800280a:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_HalfDuplex_Init(&huart1) != HAL_OK)
 800280c:	4811      	ldr	r0, [pc, #68]	; (8002854 <MX_USART1_UART_Init+0x90>)
 800280e:	f012 ffbc 	bl	801578a <HAL_HalfDuplex_Init>
 8002812:	4603      	mov	r3, r0
 8002814:	2b00      	cmp	r3, #0
 8002816:	d001      	beq.n	800281c <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 8002818:	f000 f8d4 	bl	80029c4 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 800281c:	2100      	movs	r1, #0
 800281e:	480d      	ldr	r0, [pc, #52]	; (8002854 <MX_USART1_UART_Init+0x90>)
 8002820:	f014 f8c1 	bl	80169a6 <HAL_UARTEx_SetTxFifoThreshold>
 8002824:	4603      	mov	r3, r0
 8002826:	2b00      	cmp	r3, #0
 8002828:	d001      	beq.n	800282e <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 800282a:	f000 f8cb 	bl	80029c4 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800282e:	2100      	movs	r1, #0
 8002830:	4808      	ldr	r0, [pc, #32]	; (8002854 <MX_USART1_UART_Init+0x90>)
 8002832:	f014 f8f6 	bl	8016a22 <HAL_UARTEx_SetRxFifoThreshold>
 8002836:	4603      	mov	r3, r0
 8002838:	2b00      	cmp	r3, #0
 800283a:	d001      	beq.n	8002840 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 800283c:	f000 f8c2 	bl	80029c4 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8002840:	4804      	ldr	r0, [pc, #16]	; (8002854 <MX_USART1_UART_Init+0x90>)
 8002842:	f014 f878 	bl	8016936 <HAL_UARTEx_DisableFifoMode>
 8002846:	4603      	mov	r3, r0
 8002848:	2b00      	cmp	r3, #0
 800284a:	d001      	beq.n	8002850 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 800284c:	f000 f8ba 	bl	80029c4 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8002850:	bf00      	nop
 8002852:	bd80      	pop	{r7, pc}
 8002854:	2000542c 	.word	0x2000542c
 8002858:	40013800 	.word	0x40013800

0800285c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
void MX_USART2_UART_Init(void)
{
 800285c:	b580      	push	{r7, lr}
 800285e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8002860:	4b22      	ldr	r3, [pc, #136]	; (80028ec <MX_USART2_UART_Init+0x90>)
 8002862:	4a23      	ldr	r2, [pc, #140]	; (80028f0 <MX_USART2_UART_Init+0x94>)
 8002864:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8002866:	4b21      	ldr	r3, [pc, #132]	; (80028ec <MX_USART2_UART_Init+0x90>)
 8002868:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800286c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800286e:	4b1f      	ldr	r3, [pc, #124]	; (80028ec <MX_USART2_UART_Init+0x90>)
 8002870:	2200      	movs	r2, #0
 8002872:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002874:	4b1d      	ldr	r3, [pc, #116]	; (80028ec <MX_USART2_UART_Init+0x90>)
 8002876:	2200      	movs	r2, #0
 8002878:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800287a:	4b1c      	ldr	r3, [pc, #112]	; (80028ec <MX_USART2_UART_Init+0x90>)
 800287c:	2200      	movs	r2, #0
 800287e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002880:	4b1a      	ldr	r3, [pc, #104]	; (80028ec <MX_USART2_UART_Init+0x90>)
 8002882:	220c      	movs	r2, #12
 8002884:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002886:	4b19      	ldr	r3, [pc, #100]	; (80028ec <MX_USART2_UART_Init+0x90>)
 8002888:	2200      	movs	r2, #0
 800288a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800288c:	4b17      	ldr	r3, [pc, #92]	; (80028ec <MX_USART2_UART_Init+0x90>)
 800288e:	2200      	movs	r2, #0
 8002890:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002892:	4b16      	ldr	r3, [pc, #88]	; (80028ec <MX_USART2_UART_Init+0x90>)
 8002894:	2200      	movs	r2, #0
 8002896:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8002898:	4b14      	ldr	r3, [pc, #80]	; (80028ec <MX_USART2_UART_Init+0x90>)
 800289a:	2200      	movs	r2, #0
 800289c:	625a      	str	r2, [r3, #36]	; 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800289e:	4b13      	ldr	r3, [pc, #76]	; (80028ec <MX_USART2_UART_Init+0x90>)
 80028a0:	2200      	movs	r2, #0
 80028a2:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80028a4:	4811      	ldr	r0, [pc, #68]	; (80028ec <MX_USART2_UART_Init+0x90>)
 80028a6:	f012 ff20 	bl	80156ea <HAL_UART_Init>
 80028aa:	4603      	mov	r3, r0
 80028ac:	2b00      	cmp	r3, #0
 80028ae:	d001      	beq.n	80028b4 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 80028b0:	f000 f888 	bl	80029c4 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80028b4:	2100      	movs	r1, #0
 80028b6:	480d      	ldr	r0, [pc, #52]	; (80028ec <MX_USART2_UART_Init+0x90>)
 80028b8:	f014 f875 	bl	80169a6 <HAL_UARTEx_SetTxFifoThreshold>
 80028bc:	4603      	mov	r3, r0
 80028be:	2b00      	cmp	r3, #0
 80028c0:	d001      	beq.n	80028c6 <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 80028c2:	f000 f87f 	bl	80029c4 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80028c6:	2100      	movs	r1, #0
 80028c8:	4808      	ldr	r0, [pc, #32]	; (80028ec <MX_USART2_UART_Init+0x90>)
 80028ca:	f014 f8aa 	bl	8016a22 <HAL_UARTEx_SetRxFifoThreshold>
 80028ce:	4603      	mov	r3, r0
 80028d0:	2b00      	cmp	r3, #0
 80028d2:	d001      	beq.n	80028d8 <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 80028d4:	f000 f876 	bl	80029c4 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 80028d8:	4804      	ldr	r0, [pc, #16]	; (80028ec <MX_USART2_UART_Init+0x90>)
 80028da:	f014 f82c 	bl	8016936 <HAL_UARTEx_DisableFifoMode>
 80028de:	4603      	mov	r3, r0
 80028e0:	2b00      	cmp	r3, #0
 80028e2:	d001      	beq.n	80028e8 <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 80028e4:	f000 f86e 	bl	80029c4 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80028e8:	bf00      	nop
 80028ea:	bd80      	pop	{r7, pc}
 80028ec:	200054c0 	.word	0x200054c0
 80028f0:	40004400 	.word	0x40004400

080028f4 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 80028f4:	b580      	push	{r7, lr}
 80028f6:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 80028f8:	2004      	movs	r0, #4
 80028fa:	f7ff fca7 	bl	800224c <LL_AHB1_GRP1_EnableClock>
  __HAL_RCC_DMA1_CLK_ENABLE();
 80028fe:	2001      	movs	r0, #1
 8002900:	f7ff fca4 	bl	800224c <LL_AHB1_GRP1_EnableClock>
  __HAL_RCC_DMA2_CLK_ENABLE();
 8002904:	2002      	movs	r0, #2
 8002906:	f7ff fca1 	bl	800224c <LL_AHB1_GRP1_EnableClock>

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 800290a:	2200      	movs	r2, #0
 800290c:	2100      	movs	r1, #0
 800290e:	200b      	movs	r0, #11
 8002910:	f00d fbb7 	bl	8010082 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8002914:	200b      	movs	r0, #11
 8002916:	f00d fbce 	bl	80100b6 <HAL_NVIC_EnableIRQ>
  /* DMA2_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Channel1_IRQn, 0, 0);
 800291a:	2200      	movs	r2, #0
 800291c:	2100      	movs	r1, #0
 800291e:	2036      	movs	r0, #54	; 0x36
 8002920:	f00d fbaf 	bl	8010082 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Channel1_IRQn);
 8002924:	2036      	movs	r0, #54	; 0x36
 8002926:	f00d fbc6 	bl	80100b6 <HAL_NVIC_EnableIRQ>
  /* DMA2_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Channel2_IRQn, 0, 0);
 800292a:	2200      	movs	r2, #0
 800292c:	2100      	movs	r1, #0
 800292e:	2037      	movs	r0, #55	; 0x37
 8002930:	f00d fba7 	bl	8010082 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Channel2_IRQn);
 8002934:	2037      	movs	r0, #55	; 0x37
 8002936:	f00d fbbe 	bl	80100b6 <HAL_NVIC_EnableIRQ>

}
 800293a:	bf00      	nop
 800293c:	bd80      	pop	{r7, pc}

0800293e <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800293e:	b580      	push	{r7, lr}
 8002940:	af00      	add	r7, sp, #0
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002942:	2002      	movs	r0, #2
 8002944:	f7ff fc9a 	bl	800227c <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002948:	2001      	movs	r0, #1
 800294a:	f7ff fc97 	bl	800227c <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800294e:	2004      	movs	r0, #4
 8002950:	f7ff fc94 	bl	800227c <LL_AHB2_GRP1_EnableClock>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8002954:	bf00      	nop
 8002956:	bd80      	pop	{r7, pc}

08002958 <__io_putchar>:
  * @brief  Retargets the C library printf function to the USART.
  * @param  None
  * @retval None
  */
PUTCHAR_PROTOTYPE
{
 8002958:	b580      	push	{r7, lr}
 800295a:	b082      	sub	sp, #8
 800295c:	af00      	add	r7, sp, #0
 800295e:	6078      	str	r0, [r7, #4]
  /* Place your implementation of fputc here */
  /* e.g. write a character to the USART1 and Loop until the end of transmission */
  HAL_UART_Transmit(&huart2, (uint8_t *)&ch, 1, 0xFFFF);
 8002960:	1d39      	adds	r1, r7, #4
 8002962:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002966:	2201      	movs	r2, #1
 8002968:	4803      	ldr	r0, [pc, #12]	; (8002978 <__io_putchar+0x20>)
 800296a:	f012 ffa5 	bl	80158b8 <HAL_UART_Transmit>

  return ch;
 800296e:	687b      	ldr	r3, [r7, #4]
}
 8002970:	4618      	mov	r0, r3
 8002972:	3708      	adds	r7, #8
 8002974:	46bd      	mov	sp, r7
 8002976:	bd80      	pop	{r7, pc}
 8002978:	200054c0 	.word	0x200054c0

0800297c <HAL_UART_TxCpltCallback>:

void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800297c:	b580      	push	{r7, lr}
 800297e:	b082      	sub	sp, #8
 8002980:	af00      	add	r7, sp, #0
 8002982:	6078      	str	r0, [r7, #4]
	if(huart->Instance == USART1)
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	681b      	ldr	r3, [r3, #0]
 8002988:	4a04      	ldr	r2, [pc, #16]	; (800299c <HAL_UART_TxCpltCallback+0x20>)
 800298a:	4293      	cmp	r3, r2
 800298c:	d101      	bne.n	8002992 <HAL_UART_TxCpltCallback+0x16>
	{
		onewire_tx_callback();
 800298e:	f000 f9f5 	bl	8002d7c <onewire_tx_callback>
	}
}
 8002992:	bf00      	nop
 8002994:	3708      	adds	r7, #8
 8002996:	46bd      	mov	sp, r7
 8002998:	bd80      	pop	{r7, pc}
 800299a:	bf00      	nop
 800299c:	40013800 	.word	0x40013800

080029a0 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80029a0:	b580      	push	{r7, lr}
 80029a2:	b082      	sub	sp, #8
 80029a4:	af00      	add	r7, sp, #0
 80029a6:	6078      	str	r0, [r7, #4]
	if(huart->Instance == USART1)
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	681b      	ldr	r3, [r3, #0]
 80029ac:	4a04      	ldr	r2, [pc, #16]	; (80029c0 <HAL_UART_RxCpltCallback+0x20>)
 80029ae:	4293      	cmp	r3, r2
 80029b0:	d101      	bne.n	80029b6 <HAL_UART_RxCpltCallback+0x16>
	{
		onewire_rx_callback();
 80029b2:	f000 f9e9 	bl	8002d88 <onewire_rx_callback>
	}
}
 80029b6:	bf00      	nop
 80029b8:	3708      	adds	r7, #8
 80029ba:	46bd      	mov	sp, r7
 80029bc:	bd80      	pop	{r7, pc}
 80029be:	bf00      	nop
 80029c0:	40013800 	.word	0x40013800

080029c4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80029c4:	b580      	push	{r7, lr}
 80029c6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80029c8:	b672      	cpsid	i
}
 80029ca:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  printf("Fatal Error");
 80029cc:	4802      	ldr	r0, [pc, #8]	; (80029d8 <Error_Handler+0x14>)
 80029ce:	f014 fe7f 	bl	80176d0 <iprintf>
  /* USER CODE END Error_Handler_Debug */
}
 80029d2:	bf00      	nop
 80029d4:	bd80      	pop	{r7, pc}
 80029d6:	bf00      	nop
 80029d8:	08019e90 	.word	0x08019e90

080029dc <HAL_SnglWireFullDuplex_EnableRTX>:
static uint8_t onewire_state = 0; // 0 - uninitialized, 1 - normal, 2 - reset
uint8_t onewire_operation_done = 0;
uint8_t onewire_buf[ONEWIRE_MAX_LEN];

HAL_StatusTypeDef HAL_SnglWireFullDuplex_EnableRTX(UART_HandleTypeDef *huart)
{
 80029dc:	b480      	push	{r7}
 80029de:	b083      	sub	sp, #12
 80029e0:	af00      	add	r7, sp, #0
 80029e2:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(huart);
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 80029ea:	2b01      	cmp	r3, #1
 80029ec:	d101      	bne.n	80029f2 <HAL_SnglWireFullDuplex_EnableRTX+0x16>
 80029ee:	2302      	movs	r3, #2
 80029f0:	e018      	b.n	8002a24 <HAL_SnglWireFullDuplex_EnableRTX+0x48>
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	2201      	movs	r2, #1
 80029f6:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84
  huart->gState = HAL_UART_STATE_BUSY;
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	2224      	movs	r2, #36	; 0x24
 80029fe:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Enable the USART's transmit and receive interface by setting the TE bit in the USART CR1 register */
  SET_BIT(huart->Instance->CR1, (USART_CR1_TE | USART_CR1_RE));
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	681b      	ldr	r3, [r3, #0]
 8002a06:	681a      	ldr	r2, [r3, #0]
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	681b      	ldr	r3, [r3, #0]
 8002a0c:	f042 020c 	orr.w	r2, r2, #12
 8002a10:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	2220      	movs	r2, #32
 8002a16:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  __HAL_UNLOCK(huart);
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	2200      	movs	r2, #0
 8002a1e:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8002a22:	2300      	movs	r3, #0
}
 8002a24:	4618      	mov	r0, r3
 8002a26:	370c      	adds	r7, #12
 8002a28:	46bd      	mov	sp, r7
 8002a2a:	bc80      	pop	{r7}
 8002a2c:	4770      	bx	lr
	...

08002a30 <onewireSetup>:
  __HAL_UNLOCK(huart);

  return HAL_OK;
}

static Status onewireSetup(OneWireDevice *dev) {
 8002a30:	b5b0      	push	{r4, r5, r7, lr}
 8002a32:	b09c      	sub	sp, #112	; 0x70
 8002a34:	af00      	add	r7, sp, #0
 8002a36:	6078      	str	r0, [r7, #4]
    HAL_UART_DeInit(&huart1);
 8002a38:	4838      	ldr	r0, [pc, #224]	; (8002b1c <onewireSetup+0xec>)
 8002a3a:	f012 fefe 	bl	801583a <HAL_UART_DeInit>

    USART_TypeDef *base = USART1;
 8002a3e:	4b38      	ldr	r3, [pc, #224]	; (8002b20 <onewireSetup+0xf0>)
 8002a40:	66fb      	str	r3, [r7, #108]	; 0x6c
    GPIO_InitTypeDef pin_conf = {
 8002a42:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8002a46:	2200      	movs	r2, #0
 8002a48:	601a      	str	r2, [r3, #0]
 8002a4a:	605a      	str	r2, [r3, #4]
 8002a4c:	609a      	str	r2, [r3, #8]
 8002a4e:	60da      	str	r2, [r3, #12]
 8002a50:	611a      	str	r2, [r3, #16]
 8002a52:	2312      	movs	r3, #18
 8002a54:	65bb      	str	r3, [r7, #88]	; 0x58
 8002a56:	2301      	movs	r3, #1
 8002a58:	663b      	str	r3, [r7, #96]	; 0x60
        .Mode = GPIO_MODE_AF_OD,
        .Pull = GPIO_NOPULL,
        .Speed = GPIO_SPEED_FREQ_MEDIUM,
    };

	pin_conf.Alternate = GPIO_AF7_USART1;
 8002a5a:	2307      	movs	r3, #7
 8002a5c:	667b      	str	r3, [r7, #100]	; 0x64
	pin_conf.Pin = GPIO_PIN_TO_NUM[PIN_PA9];
 8002a5e:	4b31      	ldr	r3, [pc, #196]	; (8002b24 <onewireSetup+0xf4>)
 8002a60:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a62:	657b      	str	r3, [r7, #84]	; 0x54
	HAL_GPIO_Init(GPIOA, &pin_conf);  // Pin PA7
 8002a64:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8002a68:	4619      	mov	r1, r3
 8002a6a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002a6e:	f00e f929 	bl	8010cc4 <HAL_GPIO_Init>

    UART_InitTypeDef init_conf = {
    		.BaudRate = (onewire_state > 1 ? dev->normal_speed : dev->reset_speed),
 8002a72:	4b2d      	ldr	r3, [pc, #180]	; (8002b28 <onewireSetup+0xf8>)
 8002a74:	781b      	ldrb	r3, [r3, #0]
 8002a76:	2b01      	cmp	r3, #1
 8002a78:	d902      	bls.n	8002a80 <onewireSetup+0x50>
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	685b      	ldr	r3, [r3, #4]
 8002a7e:	e001      	b.n	8002a84 <onewireSetup+0x54>
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	681b      	ldr	r3, [r3, #0]
    UART_InitTypeDef init_conf = {
 8002a84:	633b      	str	r3, [r7, #48]	; 0x30
 8002a86:	2300      	movs	r3, #0
 8002a88:	637b      	str	r3, [r7, #52]	; 0x34
 8002a8a:	2300      	movs	r3, #0
 8002a8c:	63bb      	str	r3, [r7, #56]	; 0x38
 8002a8e:	2300      	movs	r3, #0
 8002a90:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002a92:	230c      	movs	r3, #12
 8002a94:	643b      	str	r3, [r7, #64]	; 0x40
 8002a96:	2300      	movs	r3, #0
 8002a98:	647b      	str	r3, [r7, #68]	; 0x44
 8002a9a:	2300      	movs	r3, #0
 8002a9c:	64bb      	str	r3, [r7, #72]	; 0x48
 8002a9e:	2300      	movs	r3, #0
 8002aa0:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002aa2:	2300      	movs	r3, #0
 8002aa4:	653b      	str	r3, [r7, #80]	; 0x50
			.OverSampling = UART_OVERSAMPLING_16,
			.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE,
			.ClockPrescaler = UART_PRESCALER_DIV1,
    };

    UART_AdvFeatureInitTypeDef adv_init_conf = {
 8002aa6:	f107 0308 	add.w	r3, r7, #8
 8002aaa:	2228      	movs	r2, #40	; 0x28
 8002aac:	2100      	movs	r1, #0
 8002aae:	4618      	mov	r0, r3
 8002ab0:	f014 f8cc 	bl	8016c4c <memset>
    		.AdvFeatureInit = UART_ADVFEATURE_NO_INIT,
    };

    UART_HandleTypeDef *handle = &huart1;
 8002ab4:	4b19      	ldr	r3, [pc, #100]	; (8002b1c <onewireSetup+0xec>)
 8002ab6:	66bb      	str	r3, [r7, #104]	; 0x68
    handle->Init = init_conf;
 8002ab8:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8002aba:	1d1c      	adds	r4, r3, #4
 8002abc:	f107 0530 	add.w	r5, r7, #48	; 0x30
 8002ac0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002ac2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002ac4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002ac6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002ac8:	682b      	ldr	r3, [r5, #0]
 8002aca:	6023      	str	r3, [r4, #0]
    handle->AdvancedInit = adv_init_conf;
 8002acc:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8002ace:	f103 0428 	add.w	r4, r3, #40	; 0x28
 8002ad2:	f107 0508 	add.w	r5, r7, #8
 8002ad6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002ad8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002ada:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002adc:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002ade:	e895 0003 	ldmia.w	r5, {r0, r1}
 8002ae2:	e884 0003 	stmia.w	r4, {r0, r1}
    handle->Instance = base;
 8002ae6:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8002ae8:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8002aea:	601a      	str	r2, [r3, #0]
    if (HAL_HalfDuplex_Init(handle) != HAL_OK) {
 8002aec:	6eb8      	ldr	r0, [r7, #104]	; 0x68
 8002aee:	f012 fe4c 	bl	801578a <HAL_HalfDuplex_Init>
 8002af2:	4603      	mov	r3, r0
 8002af4:	2b00      	cmp	r3, #0
 8002af6:	d001      	beq.n	8002afc <onewireSetup+0xcc>
        return STATUS_ERROR;
 8002af8:	2302      	movs	r3, #2
 8002afa:	e00b      	b.n	8002b14 <onewireSetup+0xe4>
    }

    if(onewire_state > 1)
 8002afc:	4b0a      	ldr	r3, [pc, #40]	; (8002b28 <onewireSetup+0xf8>)
 8002afe:	781b      	ldrb	r3, [r3, #0]
 8002b00:	2b01      	cmp	r3, #1
 8002b02:	d903      	bls.n	8002b0c <onewireSetup+0xdc>
    {
    	onewire_state = 1;
 8002b04:	4b08      	ldr	r3, [pc, #32]	; (8002b28 <onewireSetup+0xf8>)
 8002b06:	2201      	movs	r2, #1
 8002b08:	701a      	strb	r2, [r3, #0]
 8002b0a:	e002      	b.n	8002b12 <onewireSetup+0xe2>
    }
    else
    {
    	onewire_state = 2;
 8002b0c:	4b06      	ldr	r3, [pc, #24]	; (8002b28 <onewireSetup+0xf8>)
 8002b0e:	2202      	movs	r2, #2
 8002b10:	701a      	strb	r2, [r3, #0]
    }
    return STATUS_OK;
 8002b12:	2300      	movs	r3, #0
}
 8002b14:	4618      	mov	r0, r3
 8002b16:	3770      	adds	r7, #112	; 0x70
 8002b18:	46bd      	mov	sp, r7
 8002b1a:	bdb0      	pop	{r4, r5, r7, pc}
 8002b1c:	2000542c 	.word	0x2000542c
 8002b20:	40013800 	.word	0x40013800
 8002b24:	200002a0 	.word	0x200002a0
 8002b28:	20005614 	.word	0x20005614

08002b2c <onewire_reset>:

Status onewire_reset(OneWireDevice *device) {
 8002b2c:	b5b0      	push	{r4, r5, r7, lr}
 8002b2e:	b086      	sub	sp, #24
 8002b30:	af00      	add	r7, sp, #0
 8002b32:	6078      	str	r0, [r7, #4]
	onewire_operation_done = 0;
 8002b34:	4b2c      	ldr	r3, [pc, #176]	; (8002be8 <onewire_reset+0xbc>)
 8002b36:	2200      	movs	r2, #0
 8002b38:	701a      	strb	r2, [r3, #0]
	uint64_t timeout = MILLIS();
 8002b3a:	f7ff f9f5 	bl	8001f28 <MILLIS>
 8002b3e:	e9c7 0104 	strd	r0, r1, [r7, #16]

	if(onewire_state < 2) {
 8002b42:	4b2a      	ldr	r3, [pc, #168]	; (8002bec <onewire_reset+0xc0>)
 8002b44:	781b      	ldrb	r3, [r3, #0]
 8002b46:	2b01      	cmp	r3, #1
 8002b48:	d807      	bhi.n	8002b5a <onewire_reset+0x2e>
		if (onewireSetup(device) != STATUS_OK) {
 8002b4a:	6878      	ldr	r0, [r7, #4]
 8002b4c:	f7ff ff70 	bl	8002a30 <onewireSetup>
 8002b50:	4603      	mov	r3, r0
 8002b52:	2b00      	cmp	r3, #0
 8002b54:	d001      	beq.n	8002b5a <onewire_reset+0x2e>
			return STATUS_PARAMETER_ERROR;
 8002b56:	2306      	movs	r3, #6
 8002b58:	e041      	b.n	8002bde <onewire_reset+0xb2>
		}
	}

	uint8_t tx_buf = 0xF0;
 8002b5a:	23f0      	movs	r3, #240	; 0xf0
 8002b5c:	73fb      	strb	r3, [r7, #15]

	if (HAL_SnglWireFullDuplex_EnableRTX(&huart1) != HAL_OK) {
 8002b5e:	4824      	ldr	r0, [pc, #144]	; (8002bf0 <onewire_reset+0xc4>)
 8002b60:	f7ff ff3c 	bl	80029dc <HAL_SnglWireFullDuplex_EnableRTX>
 8002b64:	4603      	mov	r3, r0
 8002b66:	2b00      	cmp	r3, #0
 8002b68:	d001      	beq.n	8002b6e <onewire_reset+0x42>
		return STATUS_ERROR;
 8002b6a:	2302      	movs	r3, #2
 8002b6c:	e037      	b.n	8002bde <onewire_reset+0xb2>
	}
    if (HAL_UART_Transmit_DMA(&huart1, &tx_buf, 1) != HAL_OK) {
 8002b6e:	f107 030f 	add.w	r3, r7, #15
 8002b72:	2201      	movs	r2, #1
 8002b74:	4619      	mov	r1, r3
 8002b76:	481e      	ldr	r0, [pc, #120]	; (8002bf0 <onewire_reset+0xc4>)
 8002b78:	f012 ff24 	bl	80159c4 <HAL_UART_Transmit_DMA>
 8002b7c:	4603      	mov	r3, r0
 8002b7e:	2b00      	cmp	r3, #0
 8002b80:	d001      	beq.n	8002b86 <onewire_reset+0x5a>
        return STATUS_ERROR;
 8002b82:	2302      	movs	r3, #2
 8002b84:	e02b      	b.n	8002bde <onewire_reset+0xb2>
    }
    if (HAL_UART_Receive_DMA(&huart1, &tx_buf, 1) != HAL_OK) {
 8002b86:	f107 030f 	add.w	r3, r7, #15
 8002b8a:	2201      	movs	r2, #1
 8002b8c:	4619      	mov	r1, r3
 8002b8e:	4818      	ldr	r0, [pc, #96]	; (8002bf0 <onewire_reset+0xc4>)
 8002b90:	f012 ff98 	bl	8015ac4 <HAL_UART_Receive_DMA>
 8002b94:	4603      	mov	r3, r0
 8002b96:	2b00      	cmp	r3, #0
 8002b98:	d00e      	beq.n	8002bb8 <onewire_reset+0x8c>
		return STATUS_ERROR;
 8002b9a:	2302      	movs	r3, #2
 8002b9c:	e01f      	b.n	8002bde <onewire_reset+0xb2>
	}
    while(!onewire_operation_done)
	{
		if(MILLIS() - timeout > 200)
 8002b9e:	f7ff f9c3 	bl	8001f28 <MILLIS>
 8002ba2:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8002ba6:	1a84      	subs	r4, r0, r2
 8002ba8:	eb61 0503 	sbc.w	r5, r1, r3
 8002bac:	2cc9      	cmp	r4, #201	; 0xc9
 8002bae:	f175 0300 	sbcs.w	r3, r5, #0
 8002bb2:	d301      	bcc.n	8002bb8 <onewire_reset+0x8c>
		{
			return STATUS_TIMEOUT;
 8002bb4:	2307      	movs	r3, #7
 8002bb6:	e012      	b.n	8002bde <onewire_reset+0xb2>
    while(!onewire_operation_done)
 8002bb8:	4b0b      	ldr	r3, [pc, #44]	; (8002be8 <onewire_reset+0xbc>)
 8002bba:	781b      	ldrb	r3, [r3, #0]
 8002bbc:	2b00      	cmp	r3, #0
 8002bbe:	d0ee      	beq.n	8002b9e <onewire_reset+0x72>
		}
	}
    onewire_operation_done = 0;
 8002bc0:	4b09      	ldr	r3, [pc, #36]	; (8002be8 <onewire_reset+0xbc>)
 8002bc2:	2200      	movs	r2, #0
 8002bc4:	701a      	strb	r2, [r3, #0]

    if(tx_buf == 0xF0)
 8002bc6:	7bfb      	ldrb	r3, [r7, #15]
 8002bc8:	2bf0      	cmp	r3, #240	; 0xf0
 8002bca:	d101      	bne.n	8002bd0 <onewire_reset+0xa4>
    {
    	return STATUS_ERROR;
 8002bcc:	2302      	movs	r3, #2
 8002bce:	e006      	b.n	8002bde <onewire_reset+0xb2>
    }

    DELAY_MICROS(150);
 8002bd0:	f04f 0096 	mov.w	r0, #150	; 0x96
 8002bd4:	f04f 0100 	mov.w	r1, #0
 8002bd8:	f7ff f9d4 	bl	8001f84 <DELAY_MICROS>

    return STATUS_OK;
 8002bdc:	2300      	movs	r3, #0
}
 8002bde:	4618      	mov	r0, r3
 8002be0:	3718      	adds	r7, #24
 8002be2:	46bd      	mov	sp, r7
 8002be4:	bdb0      	pop	{r4, r5, r7, pc}
 8002be6:	bf00      	nop
 8002be8:	20005615 	.word	0x20005615
 8002bec:	20005614 	.word	0x20005614
 8002bf0:	2000542c 	.word	0x2000542c

08002bf4 <onewire_readwrite>:

Status onewire_readwrite(OneWireDevice *device, uint8_t *buf, size_t len) {
 8002bf4:	b5b0      	push	{r4, r5, r7, lr}
 8002bf6:	b08a      	sub	sp, #40	; 0x28
 8002bf8:	af00      	add	r7, sp, #0
 8002bfa:	60f8      	str	r0, [r7, #12]
 8002bfc:	60b9      	str	r1, [r7, #8]
 8002bfe:	607a      	str	r2, [r7, #4]
	if(ONEWIRE_MAX_LEN < len * 8)
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	00db      	lsls	r3, r3, #3
 8002c04:	2b80      	cmp	r3, #128	; 0x80
 8002c06:	d901      	bls.n	8002c0c <onewire_readwrite+0x18>
	{
		return STATUS_PARAMETER_ERROR;
 8002c08:	2306      	movs	r3, #6
 8002c0a:	e0aa      	b.n	8002d62 <onewire_readwrite+0x16e>
	}

	uint64_t timeout = MILLIS();
 8002c0c:	f7ff f98c 	bl	8001f28 <MILLIS>
 8002c10:	e9c7 0104 	strd	r0, r1, [r7, #16]

	if(onewire_state != 1) {
 8002c14:	4b55      	ldr	r3, [pc, #340]	; (8002d6c <onewire_readwrite+0x178>)
 8002c16:	781b      	ldrb	r3, [r3, #0]
 8002c18:	2b01      	cmp	r3, #1
 8002c1a:	d007      	beq.n	8002c2c <onewire_readwrite+0x38>
		if (onewireSetup(device) != STATUS_OK) {
 8002c1c:	68f8      	ldr	r0, [r7, #12]
 8002c1e:	f7ff ff07 	bl	8002a30 <onewireSetup>
 8002c22:	4603      	mov	r3, r0
 8002c24:	2b00      	cmp	r3, #0
 8002c26:	d001      	beq.n	8002c2c <onewire_readwrite+0x38>
			return STATUS_PARAMETER_ERROR;
 8002c28:	2306      	movs	r3, #6
 8002c2a:	e09a      	b.n	8002d62 <onewire_readwrite+0x16e>
		}
	}

	for(size_t i = 0; i < len; i++)
 8002c2c:	2300      	movs	r3, #0
 8002c2e:	627b      	str	r3, [r7, #36]	; 0x24
 8002c30:	e020      	b.n	8002c74 <onewire_readwrite+0x80>
	{
		for(size_t j = 0; j < 8; j++)
 8002c32:	2300      	movs	r3, #0
 8002c34:	623b      	str	r3, [r7, #32]
 8002c36:	e017      	b.n	8002c68 <onewire_readwrite+0x74>
		{
			onewire_buf[i*8 + j] = buf[i] >> j & 0x01 ? 0xFF : 0x00;
 8002c38:	68ba      	ldr	r2, [r7, #8]
 8002c3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c3c:	4413      	add	r3, r2
 8002c3e:	781b      	ldrb	r3, [r3, #0]
 8002c40:	461a      	mov	r2, r3
 8002c42:	6a3b      	ldr	r3, [r7, #32]
 8002c44:	fa42 f303 	asr.w	r3, r2, r3
 8002c48:	f003 0301 	and.w	r3, r3, #1
 8002c4c:	2b00      	cmp	r3, #0
 8002c4e:	d001      	beq.n	8002c54 <onewire_readwrite+0x60>
 8002c50:	21ff      	movs	r1, #255	; 0xff
 8002c52:	e000      	b.n	8002c56 <onewire_readwrite+0x62>
 8002c54:	2100      	movs	r1, #0
 8002c56:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c58:	00da      	lsls	r2, r3, #3
 8002c5a:	6a3b      	ldr	r3, [r7, #32]
 8002c5c:	4413      	add	r3, r2
 8002c5e:	4a44      	ldr	r2, [pc, #272]	; (8002d70 <onewire_readwrite+0x17c>)
 8002c60:	54d1      	strb	r1, [r2, r3]
		for(size_t j = 0; j < 8; j++)
 8002c62:	6a3b      	ldr	r3, [r7, #32]
 8002c64:	3301      	adds	r3, #1
 8002c66:	623b      	str	r3, [r7, #32]
 8002c68:	6a3b      	ldr	r3, [r7, #32]
 8002c6a:	2b07      	cmp	r3, #7
 8002c6c:	d9e4      	bls.n	8002c38 <onewire_readwrite+0x44>
	for(size_t i = 0; i < len; i++)
 8002c6e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c70:	3301      	adds	r3, #1
 8002c72:	627b      	str	r3, [r7, #36]	; 0x24
 8002c74:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	429a      	cmp	r2, r3
 8002c7a:	d3da      	bcc.n	8002c32 <onewire_readwrite+0x3e>
		}
	}

	if (HAL_SnglWireFullDuplex_EnableRTX(&huart1) != HAL_OK) {
 8002c7c:	483d      	ldr	r0, [pc, #244]	; (8002d74 <onewire_readwrite+0x180>)
 8002c7e:	f7ff fead 	bl	80029dc <HAL_SnglWireFullDuplex_EnableRTX>
 8002c82:	4603      	mov	r3, r0
 8002c84:	2b00      	cmp	r3, #0
 8002c86:	d001      	beq.n	8002c8c <onewire_readwrite+0x98>
		return STATUS_ERROR;
 8002c88:	2302      	movs	r3, #2
 8002c8a:	e06a      	b.n	8002d62 <onewire_readwrite+0x16e>
	}
	if (HAL_UART_Transmit_DMA(&huart1, onewire_buf, len * 8) != HAL_OK) {
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	b29b      	uxth	r3, r3
 8002c90:	00db      	lsls	r3, r3, #3
 8002c92:	b29b      	uxth	r3, r3
 8002c94:	461a      	mov	r2, r3
 8002c96:	4936      	ldr	r1, [pc, #216]	; (8002d70 <onewire_readwrite+0x17c>)
 8002c98:	4836      	ldr	r0, [pc, #216]	; (8002d74 <onewire_readwrite+0x180>)
 8002c9a:	f012 fe93 	bl	80159c4 <HAL_UART_Transmit_DMA>
 8002c9e:	4603      	mov	r3, r0
 8002ca0:	2b00      	cmp	r3, #0
 8002ca2:	d001      	beq.n	8002ca8 <onewire_readwrite+0xb4>
		return STATUS_ERROR;
 8002ca4:	2302      	movs	r3, #2
 8002ca6:	e05c      	b.n	8002d62 <onewire_readwrite+0x16e>
	}
	if (HAL_UART_Receive_DMA(&huart1, onewire_buf, len * 8) != HAL_OK) {
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	b29b      	uxth	r3, r3
 8002cac:	00db      	lsls	r3, r3, #3
 8002cae:	b29b      	uxth	r3, r3
 8002cb0:	461a      	mov	r2, r3
 8002cb2:	492f      	ldr	r1, [pc, #188]	; (8002d70 <onewire_readwrite+0x17c>)
 8002cb4:	482f      	ldr	r0, [pc, #188]	; (8002d74 <onewire_readwrite+0x180>)
 8002cb6:	f012 ff05 	bl	8015ac4 <HAL_UART_Receive_DMA>
 8002cba:	4603      	mov	r3, r0
 8002cbc:	2b00      	cmp	r3, #0
 8002cbe:	d00e      	beq.n	8002cde <onewire_readwrite+0xea>
		return STATUS_ERROR;
 8002cc0:	2302      	movs	r3, #2
 8002cc2:	e04e      	b.n	8002d62 <onewire_readwrite+0x16e>
	}

	while(!onewire_operation_done)
	{
		if(MILLIS() - timeout > 200)
 8002cc4:	f7ff f930 	bl	8001f28 <MILLIS>
 8002cc8:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8002ccc:	1a84      	subs	r4, r0, r2
 8002cce:	eb61 0503 	sbc.w	r5, r1, r3
 8002cd2:	2cc9      	cmp	r4, #201	; 0xc9
 8002cd4:	f175 0300 	sbcs.w	r3, r5, #0
 8002cd8:	d301      	bcc.n	8002cde <onewire_readwrite+0xea>
		{
			return STATUS_TIMEOUT;
 8002cda:	2307      	movs	r3, #7
 8002cdc:	e041      	b.n	8002d62 <onewire_readwrite+0x16e>
	while(!onewire_operation_done)
 8002cde:	4b26      	ldr	r3, [pc, #152]	; (8002d78 <onewire_readwrite+0x184>)
 8002ce0:	781b      	ldrb	r3, [r3, #0]
 8002ce2:	2b00      	cmp	r3, #0
 8002ce4:	d0ee      	beq.n	8002cc4 <onewire_readwrite+0xd0>
		}
	}

	onewire_operation_done = 0;
 8002ce6:	4b24      	ldr	r3, [pc, #144]	; (8002d78 <onewire_readwrite+0x184>)
 8002ce8:	2200      	movs	r2, #0
 8002cea:	701a      	strb	r2, [r3, #0]
	for(size_t i = 0; i < len; i++)
 8002cec:	2300      	movs	r3, #0
 8002cee:	61fb      	str	r3, [r7, #28]
 8002cf0:	e02c      	b.n	8002d4c <onewire_readwrite+0x158>
	{
		buf[i] = 0;
 8002cf2:	68ba      	ldr	r2, [r7, #8]
 8002cf4:	69fb      	ldr	r3, [r7, #28]
 8002cf6:	4413      	add	r3, r2
 8002cf8:	2200      	movs	r2, #0
 8002cfa:	701a      	strb	r2, [r3, #0]
		for(size_t j = 0; j < 8; j++)
 8002cfc:	2300      	movs	r3, #0
 8002cfe:	61bb      	str	r3, [r7, #24]
 8002d00:	e01e      	b.n	8002d40 <onewire_readwrite+0x14c>
		{
			buf[i] |= (onewire_buf[i*8 + j] == 0xFF ? 0x01 : 0x00) << j;
 8002d02:	68ba      	ldr	r2, [r7, #8]
 8002d04:	69fb      	ldr	r3, [r7, #28]
 8002d06:	4413      	add	r3, r2
 8002d08:	781b      	ldrb	r3, [r3, #0]
 8002d0a:	b25a      	sxtb	r2, r3
 8002d0c:	69fb      	ldr	r3, [r7, #28]
 8002d0e:	00d9      	lsls	r1, r3, #3
 8002d10:	69bb      	ldr	r3, [r7, #24]
 8002d12:	440b      	add	r3, r1
 8002d14:	4916      	ldr	r1, [pc, #88]	; (8002d70 <onewire_readwrite+0x17c>)
 8002d16:	5ccb      	ldrb	r3, [r1, r3]
 8002d18:	2bff      	cmp	r3, #255	; 0xff
 8002d1a:	bf0c      	ite	eq
 8002d1c:	2301      	moveq	r3, #1
 8002d1e:	2300      	movne	r3, #0
 8002d20:	b2db      	uxtb	r3, r3
 8002d22:	4619      	mov	r1, r3
 8002d24:	69bb      	ldr	r3, [r7, #24]
 8002d26:	fa01 f303 	lsl.w	r3, r1, r3
 8002d2a:	b25b      	sxtb	r3, r3
 8002d2c:	4313      	orrs	r3, r2
 8002d2e:	b259      	sxtb	r1, r3
 8002d30:	68ba      	ldr	r2, [r7, #8]
 8002d32:	69fb      	ldr	r3, [r7, #28]
 8002d34:	4413      	add	r3, r2
 8002d36:	b2ca      	uxtb	r2, r1
 8002d38:	701a      	strb	r2, [r3, #0]
		for(size_t j = 0; j < 8; j++)
 8002d3a:	69bb      	ldr	r3, [r7, #24]
 8002d3c:	3301      	adds	r3, #1
 8002d3e:	61bb      	str	r3, [r7, #24]
 8002d40:	69bb      	ldr	r3, [r7, #24]
 8002d42:	2b07      	cmp	r3, #7
 8002d44:	d9dd      	bls.n	8002d02 <onewire_readwrite+0x10e>
	for(size_t i = 0; i < len; i++)
 8002d46:	69fb      	ldr	r3, [r7, #28]
 8002d48:	3301      	adds	r3, #1
 8002d4a:	61fb      	str	r3, [r7, #28]
 8002d4c:	69fa      	ldr	r2, [r7, #28]
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	429a      	cmp	r2, r3
 8002d52:	d3ce      	bcc.n	8002cf2 <onewire_readwrite+0xfe>
		}
	}
	DELAY_MICROS(150);
 8002d54:	f04f 0096 	mov.w	r0, #150	; 0x96
 8002d58:	f04f 0100 	mov.w	r1, #0
 8002d5c:	f7ff f912 	bl	8001f84 <DELAY_MICROS>

	return STATUS_OK;
 8002d60:	2300      	movs	r3, #0
}
 8002d62:	4618      	mov	r0, r3
 8002d64:	3728      	adds	r7, #40	; 0x28
 8002d66:	46bd      	mov	sp, r7
 8002d68:	bdb0      	pop	{r4, r5, r7, pc}
 8002d6a:	bf00      	nop
 8002d6c:	20005614 	.word	0x20005614
 8002d70:	20005618 	.word	0x20005618
 8002d74:	2000542c 	.word	0x2000542c
 8002d78:	20005615 	.word	0x20005615

08002d7c <onewire_tx_callback>:

void onewire_tx_callback()
{
 8002d7c:	b480      	push	{r7}
 8002d7e:	af00      	add	r7, sp, #0

}
 8002d80:	bf00      	nop
 8002d82:	46bd      	mov	sp, r7
 8002d84:	bc80      	pop	{r7}
 8002d86:	4770      	bx	lr

08002d88 <onewire_rx_callback>:

void onewire_rx_callback()
{
 8002d88:	b480      	push	{r7}
 8002d8a:	af00      	add	r7, sp, #0
	onewire_operation_done = 1;
 8002d8c:	4b03      	ldr	r3, [pc, #12]	; (8002d9c <onewire_rx_callback+0x14>)
 8002d8e:	2201      	movs	r2, #1
 8002d90:	701a      	strb	r2, [r3, #0]
}
 8002d92:	bf00      	nop
 8002d94:	46bd      	mov	sp, r7
 8002d96:	bc80      	pop	{r7}
 8002d98:	4770      	bx	lr
 8002d9a:	bf00      	nop
 8002d9c:	20005615 	.word	0x20005615

08002da0 <spi_setup>:
static uint8_t spi_state[] = {0};
static SPI_HandleTypeDef* spi_handles[] = {&hspi1};

static uint8_t cs_pin[4] = {PIN_PA4, 0, 0, 0};

Status spi_setup(SpiDevice* dev) {
 8002da0:	b5b0      	push	{r4, r5, r7, lr}
 8002da2:	b098      	sub	sp, #96	; 0x60
 8002da4:	af00      	add	r7, sp, #0
 8002da6:	6078      	str	r0, [r7, #4]
    if (dev->periph < 0 || dev->periph > 3) {
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	79db      	ldrb	r3, [r3, #7]
 8002dac:	2b03      	cmp	r3, #3
 8002dae:	d901      	bls.n	8002db4 <spi_setup+0x14>
        return STATUS_PARAMETER_ERROR;
 8002db0:	2306      	movs	r3, #6
 8002db2:	e0c6      	b.n	8002f42 <spi_setup+0x1a2>
    }
    if (spi_state[dev->periph] != 0) {
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	79db      	ldrb	r3, [r3, #7]
 8002db8:	461a      	mov	r2, r3
 8002dba:	4b64      	ldr	r3, [pc, #400]	; (8002f4c <spi_setup+0x1ac>)
 8002dbc:	5c9b      	ldrb	r3, [r3, r2]
 8002dbe:	2b00      	cmp	r3, #0
 8002dc0:	d001      	beq.n	8002dc6 <spi_setup+0x26>
        return STATUS_OK;
 8002dc2:	2300      	movs	r3, #0
 8002dc4:	e0bd      	b.n	8002f42 <spi_setup+0x1a2>
    }
    SPI_TypeDef* base = NULL;
 8002dc6:	2300      	movs	r3, #0
 8002dc8:	65fb      	str	r3, [r7, #92]	; 0x5c
    GPIO_InitTypeDef pin_conf = {
 8002dca:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8002dce:	2200      	movs	r2, #0
 8002dd0:	601a      	str	r2, [r3, #0]
 8002dd2:	605a      	str	r2, [r3, #4]
 8002dd4:	609a      	str	r2, [r3, #8]
 8002dd6:	60da      	str	r2, [r3, #12]
 8002dd8:	611a      	str	r2, [r3, #16]
 8002dda:	2302      	movs	r3, #2
 8002ddc:	647b      	str	r3, [r7, #68]	; 0x44
        .Mode = GPIO_MODE_AF_PP,
        .Pull = GPIO_NOPULL,
        .Speed = GPIO_SPEED_FREQ_LOW,
    };
    switch (dev->periph) {
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	79db      	ldrb	r3, [r3, #7]
 8002de2:	2b03      	cmp	r3, #3
 8002de4:	d838      	bhi.n	8002e58 <spi_setup+0xb8>
 8002de6:	a201      	add	r2, pc, #4	; (adr r2, 8002dec <spi_setup+0x4c>)
 8002de8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002dec:	08002dfd 	.word	0x08002dfd
 8002df0:	08002e4d 	.word	0x08002e4d
 8002df4:	08002e51 	.word	0x08002e51
 8002df8:	08002e55 	.word	0x08002e55
        case P_SPI1:
            base = SPI1;
 8002dfc:	4b54      	ldr	r3, [pc, #336]	; (8002f50 <spi_setup+0x1b0>)
 8002dfe:	65fb      	str	r3, [r7, #92]	; 0x5c
            pin_conf.Alternate = GPIO_AF5_SPI1;
 8002e00:	2305      	movs	r3, #5
 8002e02:	653b      	str	r3, [r7, #80]	; 0x50
            pin_conf.Pin = GPIO_PIN_TO_NUM[PIN_PA5] | GPIO_PIN_TO_NUM[PIN_PA6] |
 8002e04:	4b53      	ldr	r3, [pc, #332]	; (8002f54 <spi_setup+0x1b4>)
 8002e06:	695a      	ldr	r2, [r3, #20]
 8002e08:	4b52      	ldr	r3, [pc, #328]	; (8002f54 <spi_setup+0x1b4>)
 8002e0a:	699b      	ldr	r3, [r3, #24]
 8002e0c:	431a      	orrs	r2, r3
                           GPIO_PIN_TO_NUM[PIN_PA7];  // SCK: pin PA5, MISO: pin
 8002e0e:	4b51      	ldr	r3, [pc, #324]	; (8002f54 <spi_setup+0x1b4>)
 8002e10:	69db      	ldr	r3, [r3, #28]
            pin_conf.Pin = GPIO_PIN_TO_NUM[PIN_PA5] | GPIO_PIN_TO_NUM[PIN_PA6] |
 8002e12:	4313      	orrs	r3, r2
 8002e14:	643b      	str	r3, [r7, #64]	; 0x40
                                                      // PA6, MOSI: pin PA7
            gpio_write(cs_pin[0], GPIO_HIGH);         // NSS: pin PA4
 8002e16:	4b50      	ldr	r3, [pc, #320]	; (8002f58 <spi_setup+0x1b8>)
 8002e18:	781b      	ldrb	r3, [r3, #0]
 8002e1a:	2101      	movs	r1, #1
 8002e1c:	4618      	mov	r0, r3
 8002e1e:	f7fe fb7d 	bl	800151c <gpio_write>
            HAL_GPIO_DeInit(GPIOA, pin_conf.Pin);
 8002e22:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002e24:	4619      	mov	r1, r3
 8002e26:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002e2a:	f00e f8ab 	bl	8010f84 <HAL_GPIO_DeInit>
            HAL_GPIO_Init(GPIOA, &pin_conf);
 8002e2e:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8002e32:	4619      	mov	r1, r3
 8002e34:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002e38:	f00d ff44 	bl	8010cc4 <HAL_GPIO_Init>
            HAL_GPIO_LockPin(GPIOA, pin_conf.Pin);
 8002e3c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002e3e:	b29b      	uxth	r3, r3
 8002e40:	4619      	mov	r1, r3
 8002e42:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002e46:	f00e f982 	bl	801114e <HAL_GPIO_LockPin>
            break;
 8002e4a:	e005      	b.n	8002e58 <spi_setup+0xb8>
        case P_SPI2:
            return STATUS_PARAMETER_ERROR;
 8002e4c:	2306      	movs	r3, #6
 8002e4e:	e078      	b.n	8002f42 <spi_setup+0x1a2>
            break;
        case P_SPI3:
            return STATUS_PARAMETER_ERROR;
 8002e50:	2306      	movs	r3, #6
 8002e52:	e076      	b.n	8002f42 <spi_setup+0x1a2>
            break;
        case P_SPI4:
            return STATUS_PARAMETER_ERROR;
 8002e54:	2306      	movs	r3, #6
 8002e56:	e074      	b.n	8002f42 <spi_setup+0x1a2>
            break;
    }
    uint32_t prescale = 0;
 8002e58:	2300      	movs	r3, #0
 8002e5a:	65bb      	str	r3, [r7, #88]	; 0x58
    switch (dev->clk) {
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	681b      	ldr	r3, [r3, #0]
 8002e60:	4a3e      	ldr	r2, [pc, #248]	; (8002f5c <spi_setup+0x1bc>)
 8002e62:	4293      	cmp	r3, r2
 8002e64:	d021      	beq.n	8002eaa <spi_setup+0x10a>
 8002e66:	4a3d      	ldr	r2, [pc, #244]	; (8002f5c <spi_setup+0x1bc>)
 8002e68:	4293      	cmp	r3, r2
 8002e6a:	d821      	bhi.n	8002eb0 <spi_setup+0x110>
 8002e6c:	4a3c      	ldr	r2, [pc, #240]	; (8002f60 <spi_setup+0x1c0>)
 8002e6e:	4293      	cmp	r3, r2
 8002e70:	d018      	beq.n	8002ea4 <spi_setup+0x104>
 8002e72:	4a3b      	ldr	r2, [pc, #236]	; (8002f60 <spi_setup+0x1c0>)
 8002e74:	4293      	cmp	r3, r2
 8002e76:	d81b      	bhi.n	8002eb0 <spi_setup+0x110>
 8002e78:	4a3a      	ldr	r2, [pc, #232]	; (8002f64 <spi_setup+0x1c4>)
 8002e7a:	4293      	cmp	r3, r2
 8002e7c:	d00f      	beq.n	8002e9e <spi_setup+0xfe>
 8002e7e:	4a39      	ldr	r2, [pc, #228]	; (8002f64 <spi_setup+0x1c4>)
 8002e80:	4293      	cmp	r3, r2
 8002e82:	d815      	bhi.n	8002eb0 <spi_setup+0x110>
 8002e84:	4a38      	ldr	r2, [pc, #224]	; (8002f68 <spi_setup+0x1c8>)
 8002e86:	4293      	cmp	r3, r2
 8002e88:	d003      	beq.n	8002e92 <spi_setup+0xf2>
 8002e8a:	4a38      	ldr	r2, [pc, #224]	; (8002f6c <spi_setup+0x1cc>)
 8002e8c:	4293      	cmp	r3, r2
 8002e8e:	d003      	beq.n	8002e98 <spi_setup+0xf8>
 8002e90:	e00e      	b.n	8002eb0 <spi_setup+0x110>
        case SPI_SPEED_100kHz:
            prescale = SPI_BAUDRATEPRESCALER_256;
 8002e92:	2338      	movs	r3, #56	; 0x38
 8002e94:	65bb      	str	r3, [r7, #88]	; 0x58
            break;
 8002e96:	e00d      	b.n	8002eb4 <spi_setup+0x114>
        case SPI_SPEED_500kHz:
            prescale = SPI_BAUDRATEPRESCALER_128;
 8002e98:	2330      	movs	r3, #48	; 0x30
 8002e9a:	65bb      	str	r3, [r7, #88]	; 0x58
            break;
 8002e9c:	e00a      	b.n	8002eb4 <spi_setup+0x114>
        case SPI_SPEED_1MHz:
            prescale = SPI_BAUDRATEPRESCALER_64;
 8002e9e:	2328      	movs	r3, #40	; 0x28
 8002ea0:	65bb      	str	r3, [r7, #88]	; 0x58
            break;
 8002ea2:	e007      	b.n	8002eb4 <spi_setup+0x114>
        case SPI_SPEED_10MHz:
            prescale = SPI_BAUDRATEPRESCALER_8;
 8002ea4:	2310      	movs	r3, #16
 8002ea6:	65bb      	str	r3, [r7, #88]	; 0x58
            break;
 8002ea8:	e004      	b.n	8002eb4 <spi_setup+0x114>
        case SPI_SPEED_20MHz:
            prescale = SPI_BAUDRATEPRESCALER_4;
 8002eaa:	2308      	movs	r3, #8
 8002eac:	65bb      	str	r3, [r7, #88]	; 0x58
            break;
 8002eae:	e001      	b.n	8002eb4 <spi_setup+0x114>
        default:
            return STATUS_PARAMETER_ERROR;
 8002eb0:	2306      	movs	r3, #6
 8002eb2:	e046      	b.n	8002f42 <spi_setup+0x1a2>
    }
    SPI_InitTypeDef init_conf = {
 8002eb4:	f107 030c 	add.w	r3, r7, #12
 8002eb8:	2234      	movs	r2, #52	; 0x34
 8002eba:	2100      	movs	r1, #0
 8002ebc:	4618      	mov	r0, r3
 8002ebe:	f013 fec5 	bl	8016c4c <memset>
 8002ec2:	f44f 7382 	mov.w	r3, #260	; 0x104
 8002ec6:	60fb      	str	r3, [r7, #12]
 8002ec8:	f44f 63e0 	mov.w	r3, #1792	; 0x700
 8002ecc:	617b      	str	r3, [r7, #20]
        .BaudRatePrescaler = prescale,
        .CLKPhase = dev->cpha ? SPI_PHASE_2EDGE : SPI_PHASE_1EDGE,
        .CLKPolarity = dev->cpol ? SPI_POLARITY_HIGH : SPI_POLARITY_LOW,
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	791b      	ldrb	r3, [r3, #4]
 8002ed2:	2b00      	cmp	r3, #0
 8002ed4:	d001      	beq.n	8002eda <spi_setup+0x13a>
 8002ed6:	2302      	movs	r3, #2
 8002ed8:	e000      	b.n	8002edc <spi_setup+0x13c>
 8002eda:	2300      	movs	r3, #0
    SPI_InitTypeDef init_conf = {
 8002edc:	61bb      	str	r3, [r7, #24]
        .CLKPhase = dev->cpha ? SPI_PHASE_2EDGE : SPI_PHASE_1EDGE,
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	795b      	ldrb	r3, [r3, #5]
 8002ee2:	2b00      	cmp	r3, #0
 8002ee4:	d001      	beq.n	8002eea <spi_setup+0x14a>
 8002ee6:	2301      	movs	r3, #1
 8002ee8:	e000      	b.n	8002eec <spi_setup+0x14c>
 8002eea:	2300      	movs	r3, #0
    SPI_InitTypeDef init_conf = {
 8002eec:	61fb      	str	r3, [r7, #28]
 8002eee:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002ef2:	623b      	str	r3, [r7, #32]
 8002ef4:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002ef6:	627b      	str	r3, [r7, #36]	; 0x24
        .TIMode = SPI_TIMODE_DISABLE,
        .CRCCalculation = SPI_CRCCALCULATION_DISABLE,
        .CRCLength = SPI_CRC_LENGTH_DATASIZE,
        .NSSPMode = SPI_NSS_PULSE_DISABLE,
    };
    SPI_HandleTypeDef* handle = spi_handles[dev->periph];
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	79db      	ldrb	r3, [r3, #7]
 8002efc:	461a      	mov	r2, r3
 8002efe:	4b1c      	ldr	r3, [pc, #112]	; (8002f70 <spi_setup+0x1d0>)
 8002f00:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002f04:	657b      	str	r3, [r7, #84]	; 0x54
    (*handle).Init = init_conf;
 8002f06:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002f08:	1d1c      	adds	r4, r3, #4
 8002f0a:	f107 050c 	add.w	r5, r7, #12
 8002f0e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002f10:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002f12:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002f14:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002f16:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002f18:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002f1a:	682b      	ldr	r3, [r5, #0]
 8002f1c:	6023      	str	r3, [r4, #0]
    (*handle).Instance = base;
 8002f1e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002f20:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8002f22:	601a      	str	r2, [r3, #0]
    if (HAL_SPI_Init(handle) != HAL_OK) {
 8002f24:	6d78      	ldr	r0, [r7, #84]	; 0x54
 8002f26:	f010 fe49 	bl	8013bbc <HAL_SPI_Init>
 8002f2a:	4603      	mov	r3, r0
 8002f2c:	2b00      	cmp	r3, #0
 8002f2e:	d001      	beq.n	8002f34 <spi_setup+0x194>
        return STATUS_ERROR;
 8002f30:	2302      	movs	r3, #2
 8002f32:	e006      	b.n	8002f42 <spi_setup+0x1a2>
    }

    spi_state[dev->periph] = 1;
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	79db      	ldrb	r3, [r3, #7]
 8002f38:	461a      	mov	r2, r3
 8002f3a:	4b04      	ldr	r3, [pc, #16]	; (8002f4c <spi_setup+0x1ac>)
 8002f3c:	2101      	movs	r1, #1
 8002f3e:	5499      	strb	r1, [r3, r2]
    return STATUS_OK;
 8002f40:	2300      	movs	r3, #0
}
 8002f42:	4618      	mov	r0, r3
 8002f44:	3760      	adds	r7, #96	; 0x60
 8002f46:	46bd      	mov	sp, r7
 8002f48:	bdb0      	pop	{r4, r5, r7, pc}
 8002f4a:	bf00      	nop
 8002f4c:	20005698 	.word	0x20005698
 8002f50:	40013000 	.word	0x40013000
 8002f54:	20000360 	.word	0x20000360
 8002f58:	20000424 	.word	0x20000424
 8002f5c:	01312d00 	.word	0x01312d00
 8002f60:	00989680 	.word	0x00989680
 8002f64:	000f4240 	.word	0x000f4240
 8002f68:	000186a0 	.word	0x000186a0
 8002f6c:	0007a120 	.word	0x0007a120
 8002f70:	20000420 	.word	0x20000420

08002f74 <spi_set_cs>:

Status spi_set_cs(SpiDevice* dev, GpioValue val) {
 8002f74:	b580      	push	{r7, lr}
 8002f76:	b082      	sub	sp, #8
 8002f78:	af00      	add	r7, sp, #0
 8002f7a:	6078      	str	r0, [r7, #4]
 8002f7c:	460b      	mov	r3, r1
 8002f7e:	70fb      	strb	r3, [r7, #3]
    return gpio_write(cs_pin[dev->periph], val);
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	79db      	ldrb	r3, [r3, #7]
 8002f84:	461a      	mov	r2, r3
 8002f86:	4b06      	ldr	r3, [pc, #24]	; (8002fa0 <spi_set_cs+0x2c>)
 8002f88:	5c9b      	ldrb	r3, [r3, r2]
 8002f8a:	f997 2003 	ldrsb.w	r2, [r7, #3]
 8002f8e:	4611      	mov	r1, r2
 8002f90:	4618      	mov	r0, r3
 8002f92:	f7fe fac3 	bl	800151c <gpio_write>
 8002f96:	4603      	mov	r3, r0
}
 8002f98:	4618      	mov	r0, r3
 8002f9a:	3708      	adds	r7, #8
 8002f9c:	46bd      	mov	sp, r7
 8002f9e:	bd80      	pop	{r7, pc}
 8002fa0:	20000424 	.word	0x20000424

08002fa4 <spi_exchange_nosetup>:

Status spi_exchange_nosetup(SpiDevice* dev, uint8_t* tx_buf, uint8_t* rx_buf,
                            uint16_t len) {
 8002fa4:	b580      	push	{r7, lr}
 8002fa6:	b086      	sub	sp, #24
 8002fa8:	af02      	add	r7, sp, #8
 8002faa:	60f8      	str	r0, [r7, #12]
 8002fac:	60b9      	str	r1, [r7, #8]
 8002fae:	607a      	str	r2, [r7, #4]
 8002fb0:	807b      	strh	r3, [r7, #2]
    if (HAL_SPI_TransmitReceive(spi_handles[dev->periph], tx_buf, rx_buf, len,
 8002fb2:	68fb      	ldr	r3, [r7, #12]
 8002fb4:	79db      	ldrb	r3, [r3, #7]
 8002fb6:	461a      	mov	r2, r3
 8002fb8:	4b09      	ldr	r3, [pc, #36]	; (8002fe0 <spi_exchange_nosetup+0x3c>)
 8002fba:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 8002fbe:	887b      	ldrh	r3, [r7, #2]
 8002fc0:	2264      	movs	r2, #100	; 0x64
 8002fc2:	9200      	str	r2, [sp, #0]
 8002fc4:	687a      	ldr	r2, [r7, #4]
 8002fc6:	68b9      	ldr	r1, [r7, #8]
 8002fc8:	f010 fecc 	bl	8013d64 <HAL_SPI_TransmitReceive>
 8002fcc:	4603      	mov	r3, r0
 8002fce:	2b00      	cmp	r3, #0
 8002fd0:	d001      	beq.n	8002fd6 <spi_exchange_nosetup+0x32>
                                100) != HAL_OK) {
        return STATUS_HARDWARE_ERROR;
 8002fd2:	2304      	movs	r3, #4
 8002fd4:	e000      	b.n	8002fd8 <spi_exchange_nosetup+0x34>
    }
    return STATUS_OK;
 8002fd6:	2300      	movs	r3, #0
}
 8002fd8:	4618      	mov	r0, r3
 8002fda:	3710      	adds	r7, #16
 8002fdc:	46bd      	mov	sp, r7
 8002fde:	bd80      	pop	{r7, pc}
 8002fe0:	20000420 	.word	0x20000420

08002fe4 <LL_AHB2_GRP1_EnableClock>:
{
 8002fe4:	b480      	push	{r7}
 8002fe6:	b085      	sub	sp, #20
 8002fe8:	af00      	add	r7, sp, #0
 8002fea:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8002fec:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002ff0:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8002ff2:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	4313      	orrs	r3, r2
 8002ffa:	64cb      	str	r3, [r1, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8002ffc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003000:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	4013      	ands	r3, r2
 8003006:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8003008:	68fb      	ldr	r3, [r7, #12]
}
 800300a:	bf00      	nop
 800300c:	3714      	adds	r7, #20
 800300e:	46bd      	mov	sp, r7
 8003010:	bc80      	pop	{r7}
 8003012:	4770      	bx	lr

08003014 <LL_APB1_GRP1_EnableClock>:
  *         @arg @ref LL_APB1_GRP1_PERIPH_DAC
  *         @arg @ref LL_APB1_GRP1_PERIPH_LPTIM1
  * @retval None
  */
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
{
 8003014:	b480      	push	{r7}
 8003016:	b085      	sub	sp, #20
 8003018:	af00      	add	r7, sp, #0
 800301a:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR1, Periphs);
 800301c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003020:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8003022:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	4313      	orrs	r3, r2
 800302a:	658b      	str	r3, [r1, #88]	; 0x58
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 800302c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003030:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	4013      	ands	r3, r2
 8003036:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8003038:	68fb      	ldr	r3, [r7, #12]
}
 800303a:	bf00      	nop
 800303c:	3714      	adds	r7, #20
 800303e:	46bd      	mov	sp, r7
 8003040:	bc80      	pop	{r7}
 8003042:	4770      	bx	lr

08003044 <LL_APB1_GRP2_EnableClock>:
  *         @arg @ref LL_APB1_GRP2_PERIPH_LPTIM3

  * @retval None
  */
__STATIC_INLINE void LL_APB1_GRP2_EnableClock(uint32_t Periphs)
{
 8003044:	b480      	push	{r7}
 8003046:	b085      	sub	sp, #20
 8003048:	af00      	add	r7, sp, #0
 800304a:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR2, Periphs);
 800304c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003050:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8003052:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	4313      	orrs	r3, r2
 800305a:	65cb      	str	r3, [r1, #92]	; 0x5c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR2, Periphs);
 800305c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003060:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	4013      	ands	r3, r2
 8003066:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8003068:	68fb      	ldr	r3, [r7, #12]
}
 800306a:	bf00      	nop
 800306c:	3714      	adds	r7, #20
 800306e:	46bd      	mov	sp, r7
 8003070:	bc80      	pop	{r7}
 8003072:	4770      	bx	lr

08003074 <LL_APB1_GRP1_DisableClock>:
  *         @arg @ref LL_APB1_GRP1_PERIPH_LPTIM1

  * @retval None
  */
__STATIC_INLINE void LL_APB1_GRP1_DisableClock(uint32_t Periphs)
{
 8003074:	b480      	push	{r7}
 8003076:	b083      	sub	sp, #12
 8003078:	af00      	add	r7, sp, #0
 800307a:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(RCC->APB1ENR1, Periphs);
 800307c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003080:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	43db      	mvns	r3, r3
 8003086:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800308a:	4013      	ands	r3, r2
 800308c:	658b      	str	r3, [r1, #88]	; 0x58
}
 800308e:	bf00      	nop
 8003090:	370c      	adds	r7, #12
 8003092:	46bd      	mov	sp, r7
 8003094:	bc80      	pop	{r7}
 8003096:	4770      	bx	lr

08003098 <LL_APB2_GRP1_EnableClock>:
  *         @arg @ref LL_APB2_GRP1_PERIPH_TIM16
  *         @arg @ref LL_APB2_GRP1_PERIPH_TIM17
  * @retval None
  */
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
{
 8003098:	b480      	push	{r7}
 800309a:	b085      	sub	sp, #20
 800309c:	af00      	add	r7, sp, #0
 800309e:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB2ENR, Periphs);
 80030a0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80030a4:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80030a6:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	4313      	orrs	r3, r2
 80030ae:	660b      	str	r3, [r1, #96]	; 0x60
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 80030b0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80030b4:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	4013      	ands	r3, r2
 80030ba:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80030bc:	68fb      	ldr	r3, [r7, #12]
}
 80030be:	bf00      	nop
 80030c0:	3714      	adds	r7, #20
 80030c2:	46bd      	mov	sp, r7
 80030c4:	bc80      	pop	{r7}
 80030c6:	4770      	bx	lr

080030c8 <LL_APB2_GRP1_DisableClock>:
  *         @arg @ref LL_APB2_GRP1_PERIPH_TIM16
  *         @arg @ref LL_APB2_GRP1_PERIPH_TIM17
  * @retval None
  */
__STATIC_INLINE void LL_APB2_GRP1_DisableClock(uint32_t Periphs)
{
 80030c8:	b480      	push	{r7}
 80030ca:	b083      	sub	sp, #12
 80030cc:	af00      	add	r7, sp, #0
 80030ce:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(RCC->APB2ENR, Periphs);
 80030d0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80030d4:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	43db      	mvns	r3, r3
 80030da:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80030de:	4013      	ands	r3, r2
 80030e0:	660b      	str	r3, [r1, #96]	; 0x60
}
 80030e2:	bf00      	nop
 80030e4:	370c      	adds	r7, #12
 80030e6:	46bd      	mov	sp, r7
 80030e8:	bc80      	pop	{r7}
 80030ea:	4770      	bx	lr

080030ec <LL_APB3_GRP1_EnableClock>:
  * @param  Periphs This parameter can be a combination of the following values:
  *         @arg @ref LL_APB3_GRP1_PERIPH_SUBGHZSPI
  * @retval None
  */
__STATIC_INLINE void LL_APB3_GRP1_EnableClock(uint32_t Periphs)
{
 80030ec:	b480      	push	{r7}
 80030ee:	b085      	sub	sp, #20
 80030f0:	af00      	add	r7, sp, #0
 80030f2:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB3ENR, Periphs);
 80030f4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80030f8:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 80030fa:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	4313      	orrs	r3, r2
 8003102:	664b      	str	r3, [r1, #100]	; 0x64
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB3ENR, Periphs);
 8003104:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003108:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	4013      	ands	r3, r2
 800310e:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8003110:	68fb      	ldr	r3, [r7, #12]
}
 8003112:	bf00      	nop
 8003114:	3714      	adds	r7, #20
 8003116:	46bd      	mov	sp, r7
 8003118:	bc80      	pop	{r7}
 800311a:	4770      	bx	lr

0800311c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800311c:	b480      	push	{r7}
 800311e:	af00      	add	r7, sp, #0
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003120:	bf00      	nop
 8003122:	46bd      	mov	sp, r7
 8003124:	bc80      	pop	{r7}
 8003126:	4770      	bx	lr

08003128 <HAL_DAC_MspInit>:
* This function configures the hardware resources used in this example
* @param hdac: DAC handle pointer
* @retval None
*/
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 8003128:	b580      	push	{r7, lr}
 800312a:	b088      	sub	sp, #32
 800312c:	af00      	add	r7, sp, #0
 800312e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003130:	f107 030c 	add.w	r3, r7, #12
 8003134:	2200      	movs	r2, #0
 8003136:	601a      	str	r2, [r3, #0]
 8003138:	605a      	str	r2, [r3, #4]
 800313a:	609a      	str	r2, [r3, #8]
 800313c:	60da      	str	r2, [r3, #12]
 800313e:	611a      	str	r2, [r3, #16]
  if(hdac->Instance==DAC)
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	681b      	ldr	r3, [r3, #0]
 8003144:	4a22      	ldr	r2, [pc, #136]	; (80031d0 <HAL_DAC_MspInit+0xa8>)
 8003146:	4293      	cmp	r3, r2
 8003148:	d13e      	bne.n	80031c8 <HAL_DAC_MspInit+0xa0>
  {
  /* USER CODE BEGIN DAC_MspInit 0 */

  /* USER CODE END DAC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC_CLK_ENABLE();
 800314a:	f04f 5000 	mov.w	r0, #536870912	; 0x20000000
 800314e:	f7ff ff61 	bl	8003014 <LL_APB1_GRP1_EnableClock>

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003152:	2001      	movs	r0, #1
 8003154:	f7ff ff46 	bl	8002fe4 <LL_AHB2_GRP1_EnableClock>
    /**DAC GPIO Configuration
    PA10     ------> DAC_OUT1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8003158:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800315c:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800315e:	2303      	movs	r3, #3
 8003160:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003162:	2300      	movs	r3, #0
 8003164:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003166:	f107 030c 	add.w	r3, r7, #12
 800316a:	4619      	mov	r1, r3
 800316c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003170:	f00d fda8 	bl	8010cc4 <HAL_GPIO_Init>

    /* DAC DMA Init */
    /* DAC_OUT1 Init */
    hdma_dac_out1.Instance = DMA1_Channel1;
 8003174:	4b17      	ldr	r3, [pc, #92]	; (80031d4 <HAL_DAC_MspInit+0xac>)
 8003176:	4a18      	ldr	r2, [pc, #96]	; (80031d8 <HAL_DAC_MspInit+0xb0>)
 8003178:	601a      	str	r2, [r3, #0]
    hdma_dac_out1.Init.Request = DMA_REQUEST_DAC_OUT1;
 800317a:	4b16      	ldr	r3, [pc, #88]	; (80031d4 <HAL_DAC_MspInit+0xac>)
 800317c:	2206      	movs	r2, #6
 800317e:	605a      	str	r2, [r3, #4]
    hdma_dac_out1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8003180:	4b14      	ldr	r3, [pc, #80]	; (80031d4 <HAL_DAC_MspInit+0xac>)
 8003182:	2210      	movs	r2, #16
 8003184:	609a      	str	r2, [r3, #8]
    hdma_dac_out1.Init.PeriphInc = DMA_PINC_DISABLE;
 8003186:	4b13      	ldr	r3, [pc, #76]	; (80031d4 <HAL_DAC_MspInit+0xac>)
 8003188:	2200      	movs	r2, #0
 800318a:	60da      	str	r2, [r3, #12]
    hdma_dac_out1.Init.MemInc = DMA_MINC_ENABLE;
 800318c:	4b11      	ldr	r3, [pc, #68]	; (80031d4 <HAL_DAC_MspInit+0xac>)
 800318e:	2280      	movs	r2, #128	; 0x80
 8003190:	611a      	str	r2, [r3, #16]
    hdma_dac_out1.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003192:	4b10      	ldr	r3, [pc, #64]	; (80031d4 <HAL_DAC_MspInit+0xac>)
 8003194:	2200      	movs	r2, #0
 8003196:	615a      	str	r2, [r3, #20]
    hdma_dac_out1.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003198:	4b0e      	ldr	r3, [pc, #56]	; (80031d4 <HAL_DAC_MspInit+0xac>)
 800319a:	2200      	movs	r2, #0
 800319c:	619a      	str	r2, [r3, #24]
    hdma_dac_out1.Init.Mode = DMA_CIRCULAR;
 800319e:	4b0d      	ldr	r3, [pc, #52]	; (80031d4 <HAL_DAC_MspInit+0xac>)
 80031a0:	2220      	movs	r2, #32
 80031a2:	61da      	str	r2, [r3, #28]
    hdma_dac_out1.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 80031a4:	4b0b      	ldr	r3, [pc, #44]	; (80031d4 <HAL_DAC_MspInit+0xac>)
 80031a6:	f44f 5240 	mov.w	r2, #12288	; 0x3000
 80031aa:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_dac_out1) != HAL_OK)
 80031ac:	4809      	ldr	r0, [pc, #36]	; (80031d4 <HAL_DAC_MspInit+0xac>)
 80031ae:	f00d f9ff 	bl	80105b0 <HAL_DMA_Init>
 80031b2:	4603      	mov	r3, r0
 80031b4:	2b00      	cmp	r3, #0
 80031b6:	d001      	beq.n	80031bc <HAL_DAC_MspInit+0x94>
    {
      Error_Handler();
 80031b8:	f7ff fc04 	bl	80029c4 <Error_Handler>
    }

    __HAL_LINKDMA(hdac,DMA_Handle1,hdma_dac_out1);
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	4a05      	ldr	r2, [pc, #20]	; (80031d4 <HAL_DAC_MspInit+0xac>)
 80031c0:	609a      	str	r2, [r3, #8]
 80031c2:	4a04      	ldr	r2, [pc, #16]	; (80031d4 <HAL_DAC_MspInit+0xac>)
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	6293      	str	r3, [r2, #40]	; 0x28
  /* USER CODE BEGIN DAC_MspInit 1 */

  /* USER CODE END DAC_MspInit 1 */
  }

}
 80031c8:	bf00      	nop
 80031ca:	3720      	adds	r7, #32
 80031cc:	46bd      	mov	sp, r7
 80031ce:	bd80      	pop	{r7, pc}
 80031d0:	40007400 	.word	0x40007400
 80031d4:	200051a4 	.word	0x200051a4
 80031d8:	40020008 	.word	0x40020008

080031dc <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80031dc:	b580      	push	{r7, lr}
 80031de:	b096      	sub	sp, #88	; 0x58
 80031e0:	af00      	add	r7, sp, #0
 80031e2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80031e4:	f107 0344 	add.w	r3, r7, #68	; 0x44
 80031e8:	2200      	movs	r2, #0
 80031ea:	601a      	str	r2, [r3, #0]
 80031ec:	605a      	str	r2, [r3, #4]
 80031ee:	609a      	str	r2, [r3, #8]
 80031f0:	60da      	str	r2, [r3, #12]
 80031f2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80031f4:	f107 030c 	add.w	r3, r7, #12
 80031f8:	2238      	movs	r2, #56	; 0x38
 80031fa:	2100      	movs	r1, #0
 80031fc:	4618      	mov	r0, r3
 80031fe:	f013 fd25 	bl	8016c4c <memset>
  if(hi2c->Instance==I2C1)
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	681b      	ldr	r3, [r3, #0]
 8003206:	4a2c      	ldr	r2, [pc, #176]	; (80032b8 <HAL_I2C_MspInit+0xdc>)
 8003208:	4293      	cmp	r3, r2
 800320a:	d125      	bne.n	8003258 <HAL_I2C_MspInit+0x7c>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 800320c:	2340      	movs	r3, #64	; 0x40
 800320e:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.I2c1ClockSelection = RCC_I2C1CLKSOURCE_HSI;
 8003210:	4b2a      	ldr	r3, [pc, #168]	; (80032bc <HAL_I2C_MspInit+0xe0>)
 8003212:	623b      	str	r3, [r7, #32]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8003214:	f107 030c 	add.w	r3, r7, #12
 8003218:	4618      	mov	r0, r3
 800321a:	f010 fbb5 	bl	8013988 <HAL_RCCEx_PeriphCLKConfig>
 800321e:	4603      	mov	r3, r0
 8003220:	2b00      	cmp	r3, #0
 8003222:	d001      	beq.n	8003228 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 8003224:	f7ff fbce 	bl	80029c4 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003228:	2002      	movs	r0, #2
 800322a:	f7ff fedb 	bl	8002fe4 <LL_AHB2_GRP1_EnableClock>
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800322e:	23c0      	movs	r3, #192	; 0xc0
 8003230:	647b      	str	r3, [r7, #68]	; 0x44
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003232:	2312      	movs	r3, #18
 8003234:	64bb      	str	r3, [r7, #72]	; 0x48
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003236:	2300      	movs	r3, #0
 8003238:	64fb      	str	r3, [r7, #76]	; 0x4c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800323a:	2300      	movs	r3, #0
 800323c:	653b      	str	r3, [r7, #80]	; 0x50
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800323e:	2304      	movs	r3, #4
 8003240:	657b      	str	r3, [r7, #84]	; 0x54
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003242:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8003246:	4619      	mov	r1, r3
 8003248:	481d      	ldr	r0, [pc, #116]	; (80032c0 <HAL_I2C_MspInit+0xe4>)
 800324a:	f00d fd3b 	bl	8010cc4 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800324e:	f44f 1000 	mov.w	r0, #2097152	; 0x200000
 8003252:	f7ff fedf 	bl	8003014 <LL_APB1_GRP1_EnableClock>
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 8003256:	e02b      	b.n	80032b0 <HAL_I2C_MspInit+0xd4>
  else if(hi2c->Instance==I2C2)
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	681b      	ldr	r3, [r3, #0]
 800325c:	4a19      	ldr	r2, [pc, #100]	; (80032c4 <HAL_I2C_MspInit+0xe8>)
 800325e:	4293      	cmp	r3, r2
 8003260:	d126      	bne.n	80032b0 <HAL_I2C_MspInit+0xd4>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 8003262:	2380      	movs	r3, #128	; 0x80
 8003264:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.I2c2ClockSelection = RCC_I2C2CLKSOURCE_HSI;
 8003266:	4b18      	ldr	r3, [pc, #96]	; (80032c8 <HAL_I2C_MspInit+0xec>)
 8003268:	627b      	str	r3, [r7, #36]	; 0x24
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800326a:	f107 030c 	add.w	r3, r7, #12
 800326e:	4618      	mov	r0, r3
 8003270:	f010 fb8a 	bl	8013988 <HAL_RCCEx_PeriphCLKConfig>
 8003274:	4603      	mov	r3, r0
 8003276:	2b00      	cmp	r3, #0
 8003278:	d001      	beq.n	800327e <HAL_I2C_MspInit+0xa2>
      Error_Handler();
 800327a:	f7ff fba3 	bl	80029c4 <Error_Handler>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800327e:	2001      	movs	r0, #1
 8003280:	f7ff feb0 	bl	8002fe4 <LL_AHB2_GRP1_EnableClock>
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8003284:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8003288:	647b      	str	r3, [r7, #68]	; 0x44
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800328a:	2312      	movs	r3, #18
 800328c:	64bb      	str	r3, [r7, #72]	; 0x48
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800328e:	2300      	movs	r3, #0
 8003290:	64fb      	str	r3, [r7, #76]	; 0x4c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003292:	2300      	movs	r3, #0
 8003294:	653b      	str	r3, [r7, #80]	; 0x50
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8003296:	2304      	movs	r3, #4
 8003298:	657b      	str	r3, [r7, #84]	; 0x54
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800329a:	f107 0344 	add.w	r3, r7, #68	; 0x44
 800329e:	4619      	mov	r1, r3
 80032a0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80032a4:	f00d fd0e 	bl	8010cc4 <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 80032a8:	f44f 0080 	mov.w	r0, #4194304	; 0x400000
 80032ac:	f7ff feb2 	bl	8003014 <LL_APB1_GRP1_EnableClock>
}
 80032b0:	bf00      	nop
 80032b2:	3758      	adds	r7, #88	; 0x58
 80032b4:	46bd      	mov	sp, r7
 80032b6:	bd80      	pop	{r7, pc}
 80032b8:	40005400 	.word	0x40005400
 80032bc:	00030200 	.word	0x00030200
 80032c0:	48000400 	.word	0x48000400
 80032c4:	40005800 	.word	0x40005800
 80032c8:	000c0800 	.word	0x000c0800

080032cc <HAL_LPTIM_MspInit>:
* This function configures the hardware resources used in this example
* @param hlptim: LPTIM handle pointer
* @retval None
*/
void HAL_LPTIM_MspInit(LPTIM_HandleTypeDef* hlptim)
{
 80032cc:	b580      	push	{r7, lr}
 80032ce:	b090      	sub	sp, #64	; 0x40
 80032d0:	af00      	add	r7, sp, #0
 80032d2:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80032d4:	f107 0308 	add.w	r3, r7, #8
 80032d8:	2238      	movs	r2, #56	; 0x38
 80032da:	2100      	movs	r1, #0
 80032dc:	4618      	mov	r0, r3
 80032de:	f013 fcb5 	bl	8016c4c <memset>
  if(hlptim->Instance==LPTIM1)
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	681b      	ldr	r3, [r3, #0]
 80032e6:	4a1d      	ldr	r2, [pc, #116]	; (800335c <HAL_LPTIM_MspInit+0x90>)
 80032e8:	4293      	cmp	r3, r2
 80032ea:	d11b      	bne.n	8003324 <HAL_LPTIM_MspInit+0x58>

  /* USER CODE END LPTIM1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LPTIM1;
 80032ec:	f44f 7300 	mov.w	r3, #512	; 0x200
 80032f0:	60bb      	str	r3, [r7, #8]
    PeriphClkInitStruct.Lptim1ClockSelection = RCC_LPTIM1CLKSOURCE_HSI;
 80032f2:	4b1b      	ldr	r3, [pc, #108]	; (8003360 <HAL_LPTIM_MspInit+0x94>)
 80032f4:	62bb      	str	r3, [r7, #40]	; 0x28
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80032f6:	f107 0308 	add.w	r3, r7, #8
 80032fa:	4618      	mov	r0, r3
 80032fc:	f010 fb44 	bl	8013988 <HAL_RCCEx_PeriphCLKConfig>
 8003300:	4603      	mov	r3, r0
 8003302:	2b00      	cmp	r3, #0
 8003304:	d001      	beq.n	800330a <HAL_LPTIM_MspInit+0x3e>
    {
      Error_Handler();
 8003306:	f7ff fb5d 	bl	80029c4 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_LPTIM1_CLK_ENABLE();
 800330a:	f04f 4000 	mov.w	r0, #2147483648	; 0x80000000
 800330e:	f7ff fe81 	bl	8003014 <LL_APB1_GRP1_EnableClock>
    /* LPTIM1 interrupt Init */
    HAL_NVIC_SetPriority(LPTIM1_IRQn, 5, 0);
 8003312:	2200      	movs	r2, #0
 8003314:	2105      	movs	r1, #5
 8003316:	2027      	movs	r0, #39	; 0x27
 8003318:	f00c feb3 	bl	8010082 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(LPTIM1_IRQn);
 800331c:	2027      	movs	r0, #39	; 0x27
 800331e:	f00c feca 	bl	80100b6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN LPTIM2_MspInit 1 */

  /* USER CODE END LPTIM2_MspInit 1 */
  }

}
 8003322:	e017      	b.n	8003354 <HAL_LPTIM_MspInit+0x88>
  else if(hlptim->Instance==LPTIM2)
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	681b      	ldr	r3, [r3, #0]
 8003328:	4a0e      	ldr	r2, [pc, #56]	; (8003364 <HAL_LPTIM_MspInit+0x98>)
 800332a:	4293      	cmp	r3, r2
 800332c:	d112      	bne.n	8003354 <HAL_LPTIM_MspInit+0x88>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LPTIM2;
 800332e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003332:	60bb      	str	r3, [r7, #8]
    PeriphClkInitStruct.Lptim2ClockSelection = RCC_LPTIM2CLKSOURCE_PCLK1;
 8003334:	f44f 1340 	mov.w	r3, #3145728	; 0x300000
 8003338:	62fb      	str	r3, [r7, #44]	; 0x2c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800333a:	f107 0308 	add.w	r3, r7, #8
 800333e:	4618      	mov	r0, r3
 8003340:	f010 fb22 	bl	8013988 <HAL_RCCEx_PeriphCLKConfig>
 8003344:	4603      	mov	r3, r0
 8003346:	2b00      	cmp	r3, #0
 8003348:	d001      	beq.n	800334e <HAL_LPTIM_MspInit+0x82>
      Error_Handler();
 800334a:	f7ff fb3b 	bl	80029c4 <Error_Handler>
    __HAL_RCC_LPTIM2_CLK_ENABLE();
 800334e:	2020      	movs	r0, #32
 8003350:	f7ff fe78 	bl	8003044 <LL_APB1_GRP2_EnableClock>
}
 8003354:	bf00      	nop
 8003356:	3740      	adds	r7, #64	; 0x40
 8003358:	46bd      	mov	sp, r7
 800335a:	bd80      	pop	{r7, pc}
 800335c:	40007c00 	.word	0x40007c00
 8003360:	000c0008 	.word	0x000c0008
 8003364:	40009400 	.word	0x40009400

08003368 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8003368:	b580      	push	{r7, lr}
 800336a:	b088      	sub	sp, #32
 800336c:	af00      	add	r7, sp, #0
 800336e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003370:	f107 030c 	add.w	r3, r7, #12
 8003374:	2200      	movs	r2, #0
 8003376:	601a      	str	r2, [r3, #0]
 8003378:	605a      	str	r2, [r3, #4]
 800337a:	609a      	str	r2, [r3, #8]
 800337c:	60da      	str	r2, [r3, #12]
 800337e:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	681b      	ldr	r3, [r3, #0]
 8003384:	4a0e      	ldr	r2, [pc, #56]	; (80033c0 <HAL_SPI_MspInit+0x58>)
 8003386:	4293      	cmp	r3, r2
 8003388:	d116      	bne.n	80033b8 <HAL_SPI_MspInit+0x50>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800338a:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 800338e:	f7ff fe83 	bl	8003098 <LL_APB2_GRP1_EnableClock>

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003392:	2002      	movs	r0, #2
 8003394:	f7ff fe26 	bl	8002fe4 <LL_AHB2_GRP1_EnableClock>
    /**SPI1 GPIO Configuration
    PB3     ------> SPI1_SCK
    PB4     ------> SPI1_MISO
    PB5     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
 8003398:	2338      	movs	r3, #56	; 0x38
 800339a:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800339c:	2302      	movs	r3, #2
 800339e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80033a0:	2300      	movs	r3, #0
 80033a2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80033a4:	2300      	movs	r3, #0
 80033a6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80033a8:	2305      	movs	r3, #5
 80033aa:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80033ac:	f107 030c 	add.w	r3, r7, #12
 80033b0:	4619      	mov	r1, r3
 80033b2:	4804      	ldr	r0, [pc, #16]	; (80033c4 <HAL_SPI_MspInit+0x5c>)
 80033b4:	f00d fc86 	bl	8010cc4 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 80033b8:	bf00      	nop
 80033ba:	3720      	adds	r7, #32
 80033bc:	46bd      	mov	sp, r7
 80033be:	bd80      	pop	{r7, pc}
 80033c0:	40013000 	.word	0x40013000
 80033c4:	48000400 	.word	0x48000400

080033c8 <HAL_SUBGHZ_MspInit>:
* This function configures the hardware resources used in this example
* @param hsubghz: SUBGHZ handle pointer
* @retval None
*/
void HAL_SUBGHZ_MspInit(SUBGHZ_HandleTypeDef* hsubghz)
{
 80033c8:	b580      	push	{r7, lr}
 80033ca:	b082      	sub	sp, #8
 80033cc:	af00      	add	r7, sp, #0
 80033ce:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SUBGHZ_MspInit 0 */

  /* USER CODE END SUBGHZ_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SUBGHZSPI_CLK_ENABLE();
 80033d0:	2001      	movs	r0, #1
 80033d2:	f7ff fe8b 	bl	80030ec <LL_APB3_GRP1_EnableClock>
    /* SUBGHZ interrupt Init */
    HAL_NVIC_SetPriority(SUBGHZ_Radio_IRQn, 0, 0);
 80033d6:	2200      	movs	r2, #0
 80033d8:	2100      	movs	r1, #0
 80033da:	2032      	movs	r0, #50	; 0x32
 80033dc:	f00c fe51 	bl	8010082 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SUBGHZ_Radio_IRQn);
 80033e0:	2032      	movs	r0, #50	; 0x32
 80033e2:	f00c fe68 	bl	80100b6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SUBGHZ_MspInit 1 */

  /* USER CODE END SUBGHZ_MspInit 1 */

}
 80033e6:	bf00      	nop
 80033e8:	3708      	adds	r7, #8
 80033ea:	46bd      	mov	sp, r7
 80033ec:	bd80      	pop	{r7, pc}
	...

080033f0 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80033f0:	b580      	push	{r7, lr}
 80033f2:	b082      	sub	sp, #8
 80033f4:	af00      	add	r7, sp, #0
 80033f6:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	681b      	ldr	r3, [r3, #0]
 80033fc:	4a09      	ldr	r2, [pc, #36]	; (8003424 <HAL_TIM_Base_MspInit+0x34>)
 80033fe:	4293      	cmp	r3, r2
 8003400:	d104      	bne.n	800340c <HAL_TIM_Base_MspInit+0x1c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8003402:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8003406:	f7ff fe47 	bl	8003098 <LL_APB2_GRP1_EnableClock>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 800340a:	e007      	b.n	800341c <HAL_TIM_Base_MspInit+0x2c>
  else if(htim_base->Instance==TIM2)
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	681b      	ldr	r3, [r3, #0]
 8003410:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003414:	d102      	bne.n	800341c <HAL_TIM_Base_MspInit+0x2c>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8003416:	2001      	movs	r0, #1
 8003418:	f7ff fdfc 	bl	8003014 <LL_APB1_GRP1_EnableClock>
}
 800341c:	bf00      	nop
 800341e:	3708      	adds	r7, #8
 8003420:	46bd      	mov	sp, r7
 8003422:	bd80      	pop	{r7, pc}
 8003424:	40012c00 	.word	0x40012c00

08003428 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8003428:	b580      	push	{r7, lr}
 800342a:	b096      	sub	sp, #88	; 0x58
 800342c:	af00      	add	r7, sp, #0
 800342e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003430:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8003434:	2200      	movs	r2, #0
 8003436:	601a      	str	r2, [r3, #0]
 8003438:	605a      	str	r2, [r3, #4]
 800343a:	609a      	str	r2, [r3, #8]
 800343c:	60da      	str	r2, [r3, #12]
 800343e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8003440:	f107 030c 	add.w	r3, r7, #12
 8003444:	2238      	movs	r2, #56	; 0x38
 8003446:	2100      	movs	r1, #0
 8003448:	4618      	mov	r0, r3
 800344a:	f013 fbff 	bl	8016c4c <memset>
  if(huart->Instance==USART1)
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	681b      	ldr	r3, [r3, #0]
 8003452:	4a57      	ldr	r2, [pc, #348]	; (80035b0 <HAL_UART_MspInit+0x188>)
 8003454:	4293      	cmp	r3, r2
 8003456:	d17b      	bne.n	8003550 <HAL_UART_MspInit+0x128>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8003458:	2301      	movs	r3, #1
 800345a:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 800345c:	f44f 3340 	mov.w	r3, #196608	; 0x30000
 8003460:	613b      	str	r3, [r7, #16]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8003462:	f107 030c 	add.w	r3, r7, #12
 8003466:	4618      	mov	r0, r3
 8003468:	f010 fa8e 	bl	8013988 <HAL_RCCEx_PeriphCLKConfig>
 800346c:	4603      	mov	r3, r0
 800346e:	2b00      	cmp	r3, #0
 8003470:	d001      	beq.n	8003476 <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8003472:	f7ff faa7 	bl	80029c4 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8003476:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 800347a:	f7ff fe0d 	bl	8003098 <LL_APB2_GRP1_EnableClock>

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800347e:	2001      	movs	r0, #1
 8003480:	f7ff fdb0 	bl	8002fe4 <LL_AHB2_GRP1_EnableClock>
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8003484:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003488:	647b      	str	r3, [r7, #68]	; 0x44
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800348a:	2312      	movs	r3, #18
 800348c:	64bb      	str	r3, [r7, #72]	; 0x48
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800348e:	2301      	movs	r3, #1
 8003490:	64fb      	str	r3, [r7, #76]	; 0x4c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003492:	2300      	movs	r3, #0
 8003494:	653b      	str	r3, [r7, #80]	; 0x50
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8003496:	2307      	movs	r3, #7
 8003498:	657b      	str	r3, [r7, #84]	; 0x54
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800349a:	f107 0344 	add.w	r3, r7, #68	; 0x44
 800349e:	4619      	mov	r1, r3
 80034a0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80034a4:	f00d fc0e 	bl	8010cc4 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_TX Init */
    hdma_usart1_tx.Instance = DMA2_Channel1;
 80034a8:	4b42      	ldr	r3, [pc, #264]	; (80035b4 <HAL_UART_MspInit+0x18c>)
 80034aa:	4a43      	ldr	r2, [pc, #268]	; (80035b8 <HAL_UART_MspInit+0x190>)
 80034ac:	601a      	str	r2, [r3, #0]
    hdma_usart1_tx.Init.Request = DMA_REQUEST_USART1_TX;
 80034ae:	4b41      	ldr	r3, [pc, #260]	; (80035b4 <HAL_UART_MspInit+0x18c>)
 80034b0:	2212      	movs	r2, #18
 80034b2:	605a      	str	r2, [r3, #4]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80034b4:	4b3f      	ldr	r3, [pc, #252]	; (80035b4 <HAL_UART_MspInit+0x18c>)
 80034b6:	2210      	movs	r2, #16
 80034b8:	609a      	str	r2, [r3, #8]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80034ba:	4b3e      	ldr	r3, [pc, #248]	; (80035b4 <HAL_UART_MspInit+0x18c>)
 80034bc:	2200      	movs	r2, #0
 80034be:	60da      	str	r2, [r3, #12]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 80034c0:	4b3c      	ldr	r3, [pc, #240]	; (80035b4 <HAL_UART_MspInit+0x18c>)
 80034c2:	2280      	movs	r2, #128	; 0x80
 80034c4:	611a      	str	r2, [r3, #16]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80034c6:	4b3b      	ldr	r3, [pc, #236]	; (80035b4 <HAL_UART_MspInit+0x18c>)
 80034c8:	2200      	movs	r2, #0
 80034ca:	615a      	str	r2, [r3, #20]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80034cc:	4b39      	ldr	r3, [pc, #228]	; (80035b4 <HAL_UART_MspInit+0x18c>)
 80034ce:	2200      	movs	r2, #0
 80034d0:	619a      	str	r2, [r3, #24]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 80034d2:	4b38      	ldr	r3, [pc, #224]	; (80035b4 <HAL_UART_MspInit+0x18c>)
 80034d4:	2200      	movs	r2, #0
 80034d6:	61da      	str	r2, [r3, #28]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 80034d8:	4b36      	ldr	r3, [pc, #216]	; (80035b4 <HAL_UART_MspInit+0x18c>)
 80034da:	2200      	movs	r2, #0
 80034dc:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 80034de:	4835      	ldr	r0, [pc, #212]	; (80035b4 <HAL_UART_MspInit+0x18c>)
 80034e0:	f00d f866 	bl	80105b0 <HAL_DMA_Init>
 80034e4:	4603      	mov	r3, r0
 80034e6:	2b00      	cmp	r3, #0
 80034e8:	d001      	beq.n	80034ee <HAL_UART_MspInit+0xc6>
    {
      Error_Handler();
 80034ea:	f7ff fa6b 	bl	80029c4 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart1_tx);
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	4a30      	ldr	r2, [pc, #192]	; (80035b4 <HAL_UART_MspInit+0x18c>)
 80034f2:	67da      	str	r2, [r3, #124]	; 0x7c
 80034f4:	4a2f      	ldr	r2, [pc, #188]	; (80035b4 <HAL_UART_MspInit+0x18c>)
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	6293      	str	r3, [r2, #40]	; 0x28

    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA2_Channel2;
 80034fa:	4b30      	ldr	r3, [pc, #192]	; (80035bc <HAL_UART_MspInit+0x194>)
 80034fc:	4a30      	ldr	r2, [pc, #192]	; (80035c0 <HAL_UART_MspInit+0x198>)
 80034fe:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Request = DMA_REQUEST_USART1_RX;
 8003500:	4b2e      	ldr	r3, [pc, #184]	; (80035bc <HAL_UART_MspInit+0x194>)
 8003502:	2211      	movs	r2, #17
 8003504:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8003506:	4b2d      	ldr	r3, [pc, #180]	; (80035bc <HAL_UART_MspInit+0x194>)
 8003508:	2200      	movs	r2, #0
 800350a:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800350c:	4b2b      	ldr	r3, [pc, #172]	; (80035bc <HAL_UART_MspInit+0x194>)
 800350e:	2200      	movs	r2, #0
 8003510:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8003512:	4b2a      	ldr	r3, [pc, #168]	; (80035bc <HAL_UART_MspInit+0x194>)
 8003514:	2280      	movs	r2, #128	; 0x80
 8003516:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003518:	4b28      	ldr	r3, [pc, #160]	; (80035bc <HAL_UART_MspInit+0x194>)
 800351a:	2200      	movs	r2, #0
 800351c:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800351e:	4b27      	ldr	r3, [pc, #156]	; (80035bc <HAL_UART_MspInit+0x194>)
 8003520:	2200      	movs	r2, #0
 8003522:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_NORMAL;
 8003524:	4b25      	ldr	r3, [pc, #148]	; (80035bc <HAL_UART_MspInit+0x194>)
 8003526:	2200      	movs	r2, #0
 8003528:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 800352a:	4b24      	ldr	r3, [pc, #144]	; (80035bc <HAL_UART_MspInit+0x194>)
 800352c:	2200      	movs	r2, #0
 800352e:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 8003530:	4822      	ldr	r0, [pc, #136]	; (80035bc <HAL_UART_MspInit+0x194>)
 8003532:	f00d f83d 	bl	80105b0 <HAL_DMA_Init>
 8003536:	4603      	mov	r3, r0
 8003538:	2b00      	cmp	r3, #0
 800353a:	d001      	beq.n	8003540 <HAL_UART_MspInit+0x118>
    {
      Error_Handler();
 800353c:	f7ff fa42 	bl	80029c4 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	4a1e      	ldr	r2, [pc, #120]	; (80035bc <HAL_UART_MspInit+0x194>)
 8003544:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
 8003548:	4a1c      	ldr	r2, [pc, #112]	; (80035bc <HAL_UART_MspInit+0x194>)
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	6293      	str	r3, [r2, #40]	; 0x28
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 800354e:	e02b      	b.n	80035a8 <HAL_UART_MspInit+0x180>
  else if(huart->Instance==USART2)
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	681b      	ldr	r3, [r3, #0]
 8003554:	4a1b      	ldr	r2, [pc, #108]	; (80035c4 <HAL_UART_MspInit+0x19c>)
 8003556:	4293      	cmp	r3, r2
 8003558:	d126      	bne.n	80035a8 <HAL_UART_MspInit+0x180>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 800355a:	2302      	movs	r3, #2
 800355c:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 800355e:	f44f 2340 	mov.w	r3, #786432	; 0xc0000
 8003562:	617b      	str	r3, [r7, #20]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8003564:	f107 030c 	add.w	r3, r7, #12
 8003568:	4618      	mov	r0, r3
 800356a:	f010 fa0d 	bl	8013988 <HAL_RCCEx_PeriphCLKConfig>
 800356e:	4603      	mov	r3, r0
 8003570:	2b00      	cmp	r3, #0
 8003572:	d001      	beq.n	8003578 <HAL_UART_MspInit+0x150>
      Error_Handler();
 8003574:	f7ff fa26 	bl	80029c4 <Error_Handler>
    __HAL_RCC_USART2_CLK_ENABLE();
 8003578:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 800357c:	f7ff fd4a 	bl	8003014 <LL_APB1_GRP1_EnableClock>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003580:	2001      	movs	r0, #1
 8003582:	f7ff fd2f 	bl	8002fe4 <LL_AHB2_GRP1_EnableClock>
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8003586:	230c      	movs	r3, #12
 8003588:	647b      	str	r3, [r7, #68]	; 0x44
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800358a:	2302      	movs	r3, #2
 800358c:	64bb      	str	r3, [r7, #72]	; 0x48
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800358e:	2300      	movs	r3, #0
 8003590:	64fb      	str	r3, [r7, #76]	; 0x4c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003592:	2300      	movs	r3, #0
 8003594:	653b      	str	r3, [r7, #80]	; 0x50
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8003596:	2307      	movs	r3, #7
 8003598:	657b      	str	r3, [r7, #84]	; 0x54
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800359a:	f107 0344 	add.w	r3, r7, #68	; 0x44
 800359e:	4619      	mov	r1, r3
 80035a0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80035a4:	f00d fb8e 	bl	8010cc4 <HAL_GPIO_Init>
}
 80035a8:	bf00      	nop
 80035aa:	3758      	adds	r7, #88	; 0x58
 80035ac:	46bd      	mov	sp, r7
 80035ae:	bd80      	pop	{r7, pc}
 80035b0:	40013800 	.word	0x40013800
 80035b4:	20005554 	.word	0x20005554
 80035b8:	40020408 	.word	0x40020408
 80035bc:	200055b4 	.word	0x200055b4
 80035c0:	4002041c 	.word	0x4002041c
 80035c4:	40004400 	.word	0x40004400

080035c8 <HAL_UART_MspDeInit>:
* This function freeze the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspDeInit(UART_HandleTypeDef* huart)
{
 80035c8:	b580      	push	{r7, lr}
 80035ca:	b082      	sub	sp, #8
 80035cc:	af00      	add	r7, sp, #0
 80035ce:	6078      	str	r0, [r7, #4]
  if(huart->Instance==USART1)
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	681b      	ldr	r3, [r3, #0]
 80035d4:	4a15      	ldr	r2, [pc, #84]	; (800362c <HAL_UART_MspDeInit+0x64>)
 80035d6:	4293      	cmp	r3, r2
 80035d8:	d115      	bne.n	8003606 <HAL_UART_MspDeInit+0x3e>
  {
  /* USER CODE BEGIN USART1_MspDeInit 0 */

  /* USER CODE END USART1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_USART1_CLK_DISABLE();
 80035da:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 80035de:	f7ff fd73 	bl	80030c8 <LL_APB2_GRP1_DisableClock>

    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    */
    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_9);
 80035e2:	f44f 7100 	mov.w	r1, #512	; 0x200
 80035e6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80035ea:	f00d fccb 	bl	8010f84 <HAL_GPIO_DeInit>

    /* USART1 DMA DeInit */
    HAL_DMA_DeInit(huart->hdmatx);
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80035f2:	4618      	mov	r0, r3
 80035f4:	f00d f884 	bl	8010700 <HAL_DMA_DeInit>
    HAL_DMA_DeInit(huart->hdmarx);
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80035fe:	4618      	mov	r0, r3
 8003600:	f00d f87e 	bl	8010700 <HAL_DMA_DeInit>
  /* USER CODE BEGIN USART2_MspDeInit 1 */

  /* USER CODE END USART2_MspDeInit 1 */
  }

}
 8003604:	e00d      	b.n	8003622 <HAL_UART_MspDeInit+0x5a>
  else if(huart->Instance==USART2)
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	681b      	ldr	r3, [r3, #0]
 800360a:	4a09      	ldr	r2, [pc, #36]	; (8003630 <HAL_UART_MspDeInit+0x68>)
 800360c:	4293      	cmp	r3, r2
 800360e:	d108      	bne.n	8003622 <HAL_UART_MspDeInit+0x5a>
    __HAL_RCC_USART2_CLK_DISABLE();
 8003610:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 8003614:	f7ff fd2e 	bl	8003074 <LL_APB1_GRP1_DisableClock>
    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_2|GPIO_PIN_3);
 8003618:	210c      	movs	r1, #12
 800361a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800361e:	f00d fcb1 	bl	8010f84 <HAL_GPIO_DeInit>
}
 8003622:	bf00      	nop
 8003624:	3708      	adds	r7, #8
 8003626:	46bd      	mov	sp, r7
 8003628:	bd80      	pop	{r7, pc}
 800362a:	bf00      	nop
 800362c:	40013800 	.word	0x40013800
 8003630:	40004400 	.word	0x40004400

08003634 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003634:	b480      	push	{r7}
 8003636:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8003638:	e7fe      	b.n	8003638 <NMI_Handler+0x4>

0800363a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800363a:	b480      	push	{r7}
 800363c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800363e:	e7fe      	b.n	800363e <HardFault_Handler+0x4>

08003640 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003640:	b480      	push	{r7}
 8003642:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003644:	e7fe      	b.n	8003644 <MemManage_Handler+0x4>

08003646 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003646:	b480      	push	{r7}
 8003648:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800364a:	e7fe      	b.n	800364a <BusFault_Handler+0x4>

0800364c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800364c:	b480      	push	{r7}
 800364e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003650:	e7fe      	b.n	8003650 <UsageFault_Handler+0x4>

08003652 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003652:	b480      	push	{r7}
 8003654:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8003656:	bf00      	nop
 8003658:	46bd      	mov	sp, r7
 800365a:	bc80      	pop	{r7}
 800365c:	4770      	bx	lr

0800365e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800365e:	b480      	push	{r7}
 8003660:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003662:	bf00      	nop
 8003664:	46bd      	mov	sp, r7
 8003666:	bc80      	pop	{r7}
 8003668:	4770      	bx	lr

0800366a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800366a:	b480      	push	{r7}
 800366c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800366e:	bf00      	nop
 8003670:	46bd      	mov	sp, r7
 8003672:	bc80      	pop	{r7}
 8003674:	4770      	bx	lr

08003676 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003676:	b580      	push	{r7, lr}
 8003678:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800367a:	f00c fbeb 	bl	800fe54 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800367e:	bf00      	nop
 8003680:	bd80      	pop	{r7, pc}
	...

08003684 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 Channel 1 Interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8003684:	b580      	push	{r7, lr}
 8003686:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_dac_out1);
 8003688:	4802      	ldr	r0, [pc, #8]	; (8003694 <DMA1_Channel1_IRQHandler+0x10>)
 800368a:	f00d f9ab 	bl	80109e4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 800368e:	bf00      	nop
 8003690:	bd80      	pop	{r7, pc}
 8003692:	bf00      	nop
 8003694:	200051a4 	.word	0x200051a4

08003698 <LPTIM1_IRQHandler>:

/**
  * @brief This function handles LPTIM1 Global Interrupt.
  */
void LPTIM1_IRQHandler(void)
{
 8003698:	b580      	push	{r7, lr}
 800369a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN LPTIM1_IRQn 0 */

  /* USER CODE END LPTIM1_IRQn 0 */
  HAL_LPTIM_IRQHandler(&hlptim1);
 800369c:	4803      	ldr	r0, [pc, #12]	; (80036ac <LPTIM1_IRQHandler+0x14>)
 800369e:	f00e fd15 	bl	80120cc <HAL_LPTIM_IRQHandler>
  /* USER CODE BEGIN LPTIM1_IRQn 1 */
  sensor_irq();
 80036a2:	f7fe fb59 	bl	8001d58 <sensor_irq>
  /* USER CODE END LPTIM1_IRQn 1 */
}
 80036a6:	bf00      	nop
 80036a8:	bd80      	pop	{r7, pc}
 80036aa:	bf00      	nop
 80036ac:	200052ac 	.word	0x200052ac

080036b0 <SUBGHZ_Radio_IRQHandler>:

/**
  * @brief This function handles SUBGHZ Radio Interrupt.
  */
void SUBGHZ_Radio_IRQHandler(void)
{
 80036b0:	b580      	push	{r7, lr}
 80036b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SUBGHZ_Radio_IRQn 0 */

  /* USER CODE END SUBGHZ_Radio_IRQn 0 */
  HAL_SUBGHZ_IRQHandler(&hsubghz);
 80036b4:	4802      	ldr	r0, [pc, #8]	; (80036c0 <SUBGHZ_Radio_IRQHandler+0x10>)
 80036b6:	f011 fab9 	bl	8014c2c <HAL_SUBGHZ_IRQHandler>
  /* USER CODE BEGIN SUBGHZ_Radio_IRQn 1 */

  /* USER CODE END SUBGHZ_Radio_IRQn 1 */
}
 80036ba:	bf00      	nop
 80036bc:	bd80      	pop	{r7, pc}
 80036be:	bf00      	nop
 80036c0:	20005388 	.word	0x20005388

080036c4 <DMA2_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA2 Channel 1 Interrupt.
  */
void DMA2_Channel1_IRQHandler(void)
{
 80036c4:	b580      	push	{r7, lr}
 80036c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Channel1_IRQn 0 */

  /* USER CODE END DMA2_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 80036c8:	4802      	ldr	r0, [pc, #8]	; (80036d4 <DMA2_Channel1_IRQHandler+0x10>)
 80036ca:	f00d f98b 	bl	80109e4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Channel1_IRQn 1 */

  /* USER CODE END DMA2_Channel1_IRQn 1 */
}
 80036ce:	bf00      	nop
 80036d0:	bd80      	pop	{r7, pc}
 80036d2:	bf00      	nop
 80036d4:	20005554 	.word	0x20005554

080036d8 <DMA2_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA2 Channel 2 Interrupt.
  */
void DMA2_Channel2_IRQHandler(void)
{
 80036d8:	b580      	push	{r7, lr}
 80036da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Channel2_IRQn 0 */

  /* USER CODE END DMA2_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 80036dc:	4802      	ldr	r0, [pc, #8]	; (80036e8 <DMA2_Channel2_IRQHandler+0x10>)
 80036de:	f00d f981 	bl	80109e4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Channel2_IRQn 1 */

  /* USER CODE END DMA2_Channel2_IRQn 1 */
}
 80036e2:	bf00      	nop
 80036e4:	bd80      	pop	{r7, pc}
 80036e6:	bf00      	nop
 80036e8:	200055b4 	.word	0x200055b4

080036ec <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80036ec:	b480      	push	{r7}
 80036ee:	af00      	add	r7, sp, #0
  return 1;
 80036f0:	2301      	movs	r3, #1
}
 80036f2:	4618      	mov	r0, r3
 80036f4:	46bd      	mov	sp, r7
 80036f6:	bc80      	pop	{r7}
 80036f8:	4770      	bx	lr

080036fa <_kill>:

int _kill(int pid, int sig)
{
 80036fa:	b580      	push	{r7, lr}
 80036fc:	b082      	sub	sp, #8
 80036fe:	af00      	add	r7, sp, #0
 8003700:	6078      	str	r0, [r7, #4]
 8003702:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8003704:	f013 fa52 	bl	8016bac <__errno>
 8003708:	4603      	mov	r3, r0
 800370a:	2216      	movs	r2, #22
 800370c:	601a      	str	r2, [r3, #0]
  return -1;
 800370e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003712:	4618      	mov	r0, r3
 8003714:	3708      	adds	r7, #8
 8003716:	46bd      	mov	sp, r7
 8003718:	bd80      	pop	{r7, pc}

0800371a <_exit>:

void _exit (int status)
{
 800371a:	b580      	push	{r7, lr}
 800371c:	b082      	sub	sp, #8
 800371e:	af00      	add	r7, sp, #0
 8003720:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8003722:	f04f 31ff 	mov.w	r1, #4294967295
 8003726:	6878      	ldr	r0, [r7, #4]
 8003728:	f7ff ffe7 	bl	80036fa <_kill>
  while (1) {}    /* Make sure we hang here */
 800372c:	e7fe      	b.n	800372c <_exit+0x12>

0800372e <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800372e:	b580      	push	{r7, lr}
 8003730:	b086      	sub	sp, #24
 8003732:	af00      	add	r7, sp, #0
 8003734:	60f8      	str	r0, [r7, #12]
 8003736:	60b9      	str	r1, [r7, #8]
 8003738:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800373a:	2300      	movs	r3, #0
 800373c:	617b      	str	r3, [r7, #20]
 800373e:	e00a      	b.n	8003756 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8003740:	f3af 8000 	nop.w
 8003744:	4601      	mov	r1, r0
 8003746:	68bb      	ldr	r3, [r7, #8]
 8003748:	1c5a      	adds	r2, r3, #1
 800374a:	60ba      	str	r2, [r7, #8]
 800374c:	b2ca      	uxtb	r2, r1
 800374e:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003750:	697b      	ldr	r3, [r7, #20]
 8003752:	3301      	adds	r3, #1
 8003754:	617b      	str	r3, [r7, #20]
 8003756:	697a      	ldr	r2, [r7, #20]
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	429a      	cmp	r2, r3
 800375c:	dbf0      	blt.n	8003740 <_read+0x12>
  }

  return len;
 800375e:	687b      	ldr	r3, [r7, #4]
}
 8003760:	4618      	mov	r0, r3
 8003762:	3718      	adds	r7, #24
 8003764:	46bd      	mov	sp, r7
 8003766:	bd80      	pop	{r7, pc}

08003768 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8003768:	b580      	push	{r7, lr}
 800376a:	b086      	sub	sp, #24
 800376c:	af00      	add	r7, sp, #0
 800376e:	60f8      	str	r0, [r7, #12]
 8003770:	60b9      	str	r1, [r7, #8]
 8003772:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003774:	2300      	movs	r3, #0
 8003776:	617b      	str	r3, [r7, #20]
 8003778:	e009      	b.n	800378e <_write+0x26>
  {
    __io_putchar(*ptr++);
 800377a:	68bb      	ldr	r3, [r7, #8]
 800377c:	1c5a      	adds	r2, r3, #1
 800377e:	60ba      	str	r2, [r7, #8]
 8003780:	781b      	ldrb	r3, [r3, #0]
 8003782:	4618      	mov	r0, r3
 8003784:	f7ff f8e8 	bl	8002958 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003788:	697b      	ldr	r3, [r7, #20]
 800378a:	3301      	adds	r3, #1
 800378c:	617b      	str	r3, [r7, #20]
 800378e:	697a      	ldr	r2, [r7, #20]
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	429a      	cmp	r2, r3
 8003794:	dbf1      	blt.n	800377a <_write+0x12>
  }
  return len;
 8003796:	687b      	ldr	r3, [r7, #4]
}
 8003798:	4618      	mov	r0, r3
 800379a:	3718      	adds	r7, #24
 800379c:	46bd      	mov	sp, r7
 800379e:	bd80      	pop	{r7, pc}

080037a0 <_close>:

int _close(int file)
{
 80037a0:	b480      	push	{r7}
 80037a2:	b083      	sub	sp, #12
 80037a4:	af00      	add	r7, sp, #0
 80037a6:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80037a8:	f04f 33ff 	mov.w	r3, #4294967295
}
 80037ac:	4618      	mov	r0, r3
 80037ae:	370c      	adds	r7, #12
 80037b0:	46bd      	mov	sp, r7
 80037b2:	bc80      	pop	{r7}
 80037b4:	4770      	bx	lr

080037b6 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80037b6:	b480      	push	{r7}
 80037b8:	b083      	sub	sp, #12
 80037ba:	af00      	add	r7, sp, #0
 80037bc:	6078      	str	r0, [r7, #4]
 80037be:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80037c0:	683b      	ldr	r3, [r7, #0]
 80037c2:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80037c6:	605a      	str	r2, [r3, #4]
  return 0;
 80037c8:	2300      	movs	r3, #0
}
 80037ca:	4618      	mov	r0, r3
 80037cc:	370c      	adds	r7, #12
 80037ce:	46bd      	mov	sp, r7
 80037d0:	bc80      	pop	{r7}
 80037d2:	4770      	bx	lr

080037d4 <_isatty>:

int _isatty(int file)
{
 80037d4:	b480      	push	{r7}
 80037d6:	b083      	sub	sp, #12
 80037d8:	af00      	add	r7, sp, #0
 80037da:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80037dc:	2301      	movs	r3, #1
}
 80037de:	4618      	mov	r0, r3
 80037e0:	370c      	adds	r7, #12
 80037e2:	46bd      	mov	sp, r7
 80037e4:	bc80      	pop	{r7}
 80037e6:	4770      	bx	lr

080037e8 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80037e8:	b480      	push	{r7}
 80037ea:	b085      	sub	sp, #20
 80037ec:	af00      	add	r7, sp, #0
 80037ee:	60f8      	str	r0, [r7, #12]
 80037f0:	60b9      	str	r1, [r7, #8]
 80037f2:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80037f4:	2300      	movs	r3, #0
}
 80037f6:	4618      	mov	r0, r3
 80037f8:	3714      	adds	r7, #20
 80037fa:	46bd      	mov	sp, r7
 80037fc:	bc80      	pop	{r7}
 80037fe:	4770      	bx	lr

08003800 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003800:	b580      	push	{r7, lr}
 8003802:	b086      	sub	sp, #24
 8003804:	af00      	add	r7, sp, #0
 8003806:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003808:	4a14      	ldr	r2, [pc, #80]	; (800385c <_sbrk+0x5c>)
 800380a:	4b15      	ldr	r3, [pc, #84]	; (8003860 <_sbrk+0x60>)
 800380c:	1ad3      	subs	r3, r2, r3
 800380e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003810:	697b      	ldr	r3, [r7, #20]
 8003812:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003814:	4b13      	ldr	r3, [pc, #76]	; (8003864 <_sbrk+0x64>)
 8003816:	681b      	ldr	r3, [r3, #0]
 8003818:	2b00      	cmp	r3, #0
 800381a:	d102      	bne.n	8003822 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800381c:	4b11      	ldr	r3, [pc, #68]	; (8003864 <_sbrk+0x64>)
 800381e:	4a12      	ldr	r2, [pc, #72]	; (8003868 <_sbrk+0x68>)
 8003820:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003822:	4b10      	ldr	r3, [pc, #64]	; (8003864 <_sbrk+0x64>)
 8003824:	681a      	ldr	r2, [r3, #0]
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	4413      	add	r3, r2
 800382a:	693a      	ldr	r2, [r7, #16]
 800382c:	429a      	cmp	r2, r3
 800382e:	d207      	bcs.n	8003840 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003830:	f013 f9bc 	bl	8016bac <__errno>
 8003834:	4603      	mov	r3, r0
 8003836:	220c      	movs	r2, #12
 8003838:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800383a:	f04f 33ff 	mov.w	r3, #4294967295
 800383e:	e009      	b.n	8003854 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003840:	4b08      	ldr	r3, [pc, #32]	; (8003864 <_sbrk+0x64>)
 8003842:	681b      	ldr	r3, [r3, #0]
 8003844:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8003846:	4b07      	ldr	r3, [pc, #28]	; (8003864 <_sbrk+0x64>)
 8003848:	681a      	ldr	r2, [r3, #0]
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	4413      	add	r3, r2
 800384e:	4a05      	ldr	r2, [pc, #20]	; (8003864 <_sbrk+0x64>)
 8003850:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8003852:	68fb      	ldr	r3, [r7, #12]
}
 8003854:	4618      	mov	r0, r3
 8003856:	3718      	adds	r7, #24
 8003858:	46bd      	mov	sp, r7
 800385a:	bd80      	pop	{r7, pc}
 800385c:	20010000 	.word	0x20010000
 8003860:	00000400 	.word	0x00000400
 8003864:	2000569c 	.word	0x2000569c
 8003868:	20006ed0 	.word	0x20006ed0

0800386c <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800386c:	b480      	push	{r7}
 800386e:	af00      	add	r7, sp, #0

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << (10UL*2UL))|(3UL << (11UL*2UL)));  /* set CP10 and CP11 Full Access */
#endif
}
 8003870:	bf00      	nop
 8003872:	46bd      	mov	sp, r7
 8003874:	bc80      	pop	{r7}
 8003876:	4770      	bx	lr

08003878 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8003878:	480d      	ldr	r0, [pc, #52]	; (80038b0 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800387a:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 800387c:	f7ff fff6 	bl	800386c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8003880:	480c      	ldr	r0, [pc, #48]	; (80038b4 <LoopForever+0x6>)
  ldr r1, =_edata
 8003882:	490d      	ldr	r1, [pc, #52]	; (80038b8 <LoopForever+0xa>)
  ldr r2, =_sidata
 8003884:	4a0d      	ldr	r2, [pc, #52]	; (80038bc <LoopForever+0xe>)
  movs r3, #0
 8003886:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003888:	e002      	b.n	8003890 <LoopCopyDataInit>

0800388a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800388a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800388c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800388e:	3304      	adds	r3, #4

08003890 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003890:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003892:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003894:	d3f9      	bcc.n	800388a <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003896:	4a0a      	ldr	r2, [pc, #40]	; (80038c0 <LoopForever+0x12>)
  ldr r4, =_ebss
 8003898:	4c0a      	ldr	r4, [pc, #40]	; (80038c4 <LoopForever+0x16>)
  movs r3, #0
 800389a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800389c:	e001      	b.n	80038a2 <LoopFillZerobss>

0800389e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800389e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80038a0:	3204      	adds	r2, #4

080038a2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80038a2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80038a4:	d3fb      	bcc.n	800389e <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 80038a6:	f013 f987 	bl	8016bb8 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80038aa:	f7fe fcff 	bl	80022ac <main>

080038ae <LoopForever>:

LoopForever:
    b LoopForever
 80038ae:	e7fe      	b.n	80038ae <LoopForever>
  ldr   r0, =_estack
 80038b0:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 80038b4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80038b8:	2000082c 	.word	0x2000082c
  ldr r2, =_sidata
 80038bc:	0801ae94 	.word	0x0801ae94
  ldr r2, =_sbss
 80038c0:	20000830 	.word	0x20000830
  ldr r4, =_ebss
 80038c4:	20006ecc 	.word	0x20006ecc

080038c8 <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80038c8:	e7fe      	b.n	80038c8 <ADC_IRQHandler>

080038ca <ld_word>:
/*-----------------------------------------------------------------------*/
/* Load/Store multi-byte word in the FAT structure                       */
/*-----------------------------------------------------------------------*/

static WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
 80038ca:	b480      	push	{r7}
 80038cc:	b085      	sub	sp, #20
 80038ce:	af00      	add	r7, sp, #0
 80038d0:	6078      	str	r0, [r7, #4]
	WORD rv;

	rv = ptr[1];
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	3301      	adds	r3, #1
 80038d6:	781b      	ldrb	r3, [r3, #0]
 80038d8:	81fb      	strh	r3, [r7, #14]
	rv = rv << 8 | ptr[0];
 80038da:	89fb      	ldrh	r3, [r7, #14]
 80038dc:	021b      	lsls	r3, r3, #8
 80038de:	b21a      	sxth	r2, r3
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	781b      	ldrb	r3, [r3, #0]
 80038e4:	b21b      	sxth	r3, r3
 80038e6:	4313      	orrs	r3, r2
 80038e8:	b21b      	sxth	r3, r3
 80038ea:	81fb      	strh	r3, [r7, #14]
	return rv;
 80038ec:	89fb      	ldrh	r3, [r7, #14]
}
 80038ee:	4618      	mov	r0, r3
 80038f0:	3714      	adds	r7, #20
 80038f2:	46bd      	mov	sp, r7
 80038f4:	bc80      	pop	{r7}
 80038f6:	4770      	bx	lr

080038f8 <ld_dword>:

static DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
 80038f8:	b480      	push	{r7}
 80038fa:	b085      	sub	sp, #20
 80038fc:	af00      	add	r7, sp, #0
 80038fe:	6078      	str	r0, [r7, #4]
	DWORD rv;

	rv = ptr[3];
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	3303      	adds	r3, #3
 8003904:	781b      	ldrb	r3, [r3, #0]
 8003906:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[2];
 8003908:	68fb      	ldr	r3, [r7, #12]
 800390a:	021b      	lsls	r3, r3, #8
 800390c:	687a      	ldr	r2, [r7, #4]
 800390e:	3202      	adds	r2, #2
 8003910:	7812      	ldrb	r2, [r2, #0]
 8003912:	4313      	orrs	r3, r2
 8003914:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[1];
 8003916:	68fb      	ldr	r3, [r7, #12]
 8003918:	021b      	lsls	r3, r3, #8
 800391a:	687a      	ldr	r2, [r7, #4]
 800391c:	3201      	adds	r2, #1
 800391e:	7812      	ldrb	r2, [r2, #0]
 8003920:	4313      	orrs	r3, r2
 8003922:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[0];
 8003924:	68fb      	ldr	r3, [r7, #12]
 8003926:	021b      	lsls	r3, r3, #8
 8003928:	687a      	ldr	r2, [r7, #4]
 800392a:	7812      	ldrb	r2, [r2, #0]
 800392c:	4313      	orrs	r3, r2
 800392e:	60fb      	str	r3, [r7, #12]
	return rv;
 8003930:	68fb      	ldr	r3, [r7, #12]
}
 8003932:	4618      	mov	r0, r3
 8003934:	3714      	adds	r7, #20
 8003936:	46bd      	mov	sp, r7
 8003938:	bc80      	pop	{r7}
 800393a:	4770      	bx	lr

0800393c <ld_qword>:

#if FF_FS_EXFAT
static QWORD ld_qword (const BYTE* ptr)	/* Load an 8-byte little-endian word */
{
 800393c:	e92d 0fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp}
 8003940:	b09d      	sub	sp, #116	; 0x74
 8003942:	af00      	add	r7, sp, #0
 8003944:	6678      	str	r0, [r7, #100]	; 0x64
	QWORD rv;

	rv = ptr[7];
 8003946:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8003948:	3307      	adds	r3, #7
 800394a:	781b      	ldrb	r3, [r3, #0]
 800394c:	b2db      	uxtb	r3, r3
 800394e:	2200      	movs	r2, #0
 8003950:	469a      	mov	sl, r3
 8003952:	4693      	mov	fp, r2
 8003954:	e9c7 ab1a 	strd	sl, fp, [r7, #104]	; 0x68
	rv = rv << 8 | ptr[6];
 8003958:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	; 0x68
 800395c:	f04f 0000 	mov.w	r0, #0
 8003960:	f04f 0100 	mov.w	r1, #0
 8003964:	0219      	lsls	r1, r3, #8
 8003966:	ea41 6112 	orr.w	r1, r1, r2, lsr #24
 800396a:	0210      	lsls	r0, r2, #8
 800396c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800396e:	3306      	adds	r3, #6
 8003970:	781b      	ldrb	r3, [r3, #0]
 8003972:	b2db      	uxtb	r3, r3
 8003974:	2200      	movs	r2, #0
 8003976:	461c      	mov	r4, r3
 8003978:	4615      	mov	r5, r2
 800397a:	ea40 0804 	orr.w	r8, r0, r4
 800397e:	ea41 0905 	orr.w	r9, r1, r5
 8003982:	e9c7 891a 	strd	r8, r9, [r7, #104]	; 0x68
	rv = rv << 8 | ptr[5];
 8003986:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	; 0x68
 800398a:	f04f 0000 	mov.w	r0, #0
 800398e:	f04f 0100 	mov.w	r1, #0
 8003992:	0219      	lsls	r1, r3, #8
 8003994:	ea41 6112 	orr.w	r1, r1, r2, lsr #24
 8003998:	0210      	lsls	r0, r2, #8
 800399a:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800399c:	3305      	adds	r3, #5
 800399e:	781b      	ldrb	r3, [r3, #0]
 80039a0:	b2db      	uxtb	r3, r3
 80039a2:	2200      	movs	r2, #0
 80039a4:	65bb      	str	r3, [r7, #88]	; 0x58
 80039a6:	65fa      	str	r2, [r7, #92]	; 0x5c
 80039a8:	e9d7 3416 	ldrd	r3, r4, [r7, #88]	; 0x58
 80039ac:	461a      	mov	r2, r3
 80039ae:	4302      	orrs	r2, r0
 80039b0:	62ba      	str	r2, [r7, #40]	; 0x28
 80039b2:	4623      	mov	r3, r4
 80039b4:	430b      	orrs	r3, r1
 80039b6:	62fb      	str	r3, [r7, #44]	; 0x2c
 80039b8:	e9d7 340a 	ldrd	r3, r4, [r7, #40]	; 0x28
 80039bc:	e9c7 341a 	strd	r3, r4, [r7, #104]	; 0x68
	rv = rv << 8 | ptr[4];
 80039c0:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	; 0x68
 80039c4:	f04f 0000 	mov.w	r0, #0
 80039c8:	f04f 0100 	mov.w	r1, #0
 80039cc:	0219      	lsls	r1, r3, #8
 80039ce:	ea41 6112 	orr.w	r1, r1, r2, lsr #24
 80039d2:	0210      	lsls	r0, r2, #8
 80039d4:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80039d6:	3304      	adds	r3, #4
 80039d8:	781b      	ldrb	r3, [r3, #0]
 80039da:	b2db      	uxtb	r3, r3
 80039dc:	2200      	movs	r2, #0
 80039de:	653b      	str	r3, [r7, #80]	; 0x50
 80039e0:	657a      	str	r2, [r7, #84]	; 0x54
 80039e2:	e9d7 3414 	ldrd	r3, r4, [r7, #80]	; 0x50
 80039e6:	461a      	mov	r2, r3
 80039e8:	4302      	orrs	r2, r0
 80039ea:	623a      	str	r2, [r7, #32]
 80039ec:	4623      	mov	r3, r4
 80039ee:	430b      	orrs	r3, r1
 80039f0:	627b      	str	r3, [r7, #36]	; 0x24
 80039f2:	e9d7 3408 	ldrd	r3, r4, [r7, #32]
 80039f6:	e9c7 341a 	strd	r3, r4, [r7, #104]	; 0x68
	rv = rv << 8 | ptr[3];
 80039fa:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	; 0x68
 80039fe:	f04f 0000 	mov.w	r0, #0
 8003a02:	f04f 0100 	mov.w	r1, #0
 8003a06:	0219      	lsls	r1, r3, #8
 8003a08:	ea41 6112 	orr.w	r1, r1, r2, lsr #24
 8003a0c:	0210      	lsls	r0, r2, #8
 8003a0e:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8003a10:	3303      	adds	r3, #3
 8003a12:	781b      	ldrb	r3, [r3, #0]
 8003a14:	b2db      	uxtb	r3, r3
 8003a16:	2200      	movs	r2, #0
 8003a18:	64bb      	str	r3, [r7, #72]	; 0x48
 8003a1a:	64fa      	str	r2, [r7, #76]	; 0x4c
 8003a1c:	e9d7 3412 	ldrd	r3, r4, [r7, #72]	; 0x48
 8003a20:	461a      	mov	r2, r3
 8003a22:	4302      	orrs	r2, r0
 8003a24:	61ba      	str	r2, [r7, #24]
 8003a26:	4623      	mov	r3, r4
 8003a28:	430b      	orrs	r3, r1
 8003a2a:	61fb      	str	r3, [r7, #28]
 8003a2c:	e9d7 3406 	ldrd	r3, r4, [r7, #24]
 8003a30:	e9c7 341a 	strd	r3, r4, [r7, #104]	; 0x68
	rv = rv << 8 | ptr[2];
 8003a34:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	; 0x68
 8003a38:	f04f 0000 	mov.w	r0, #0
 8003a3c:	f04f 0100 	mov.w	r1, #0
 8003a40:	0219      	lsls	r1, r3, #8
 8003a42:	ea41 6112 	orr.w	r1, r1, r2, lsr #24
 8003a46:	0210      	lsls	r0, r2, #8
 8003a48:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8003a4a:	3302      	adds	r3, #2
 8003a4c:	781b      	ldrb	r3, [r3, #0]
 8003a4e:	b2db      	uxtb	r3, r3
 8003a50:	2200      	movs	r2, #0
 8003a52:	643b      	str	r3, [r7, #64]	; 0x40
 8003a54:	647a      	str	r2, [r7, #68]	; 0x44
 8003a56:	e9d7 3410 	ldrd	r3, r4, [r7, #64]	; 0x40
 8003a5a:	461a      	mov	r2, r3
 8003a5c:	4302      	orrs	r2, r0
 8003a5e:	613a      	str	r2, [r7, #16]
 8003a60:	4623      	mov	r3, r4
 8003a62:	430b      	orrs	r3, r1
 8003a64:	617b      	str	r3, [r7, #20]
 8003a66:	e9d7 3404 	ldrd	r3, r4, [r7, #16]
 8003a6a:	e9c7 341a 	strd	r3, r4, [r7, #104]	; 0x68
	rv = rv << 8 | ptr[1];
 8003a6e:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8003a72:	f04f 0200 	mov.w	r2, #0
 8003a76:	f04f 0300 	mov.w	r3, #0
 8003a7a:	020b      	lsls	r3, r1, #8
 8003a7c:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8003a80:	0202      	lsls	r2, r0, #8
 8003a82:	6e79      	ldr	r1, [r7, #100]	; 0x64
 8003a84:	3101      	adds	r1, #1
 8003a86:	7809      	ldrb	r1, [r1, #0]
 8003a88:	b2c9      	uxtb	r1, r1
 8003a8a:	2000      	movs	r0, #0
 8003a8c:	63b9      	str	r1, [r7, #56]	; 0x38
 8003a8e:	63f8      	str	r0, [r7, #60]	; 0x3c
 8003a90:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 8003a94:	4604      	mov	r4, r0
 8003a96:	4314      	orrs	r4, r2
 8003a98:	60bc      	str	r4, [r7, #8]
 8003a9a:	4319      	orrs	r1, r3
 8003a9c:	60f9      	str	r1, [r7, #12]
 8003a9e:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
 8003aa2:	e9c7 341a 	strd	r3, r4, [r7, #104]	; 0x68
	rv = rv << 8 | ptr[0];
 8003aa6:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8003aaa:	f04f 0200 	mov.w	r2, #0
 8003aae:	f04f 0300 	mov.w	r3, #0
 8003ab2:	020b      	lsls	r3, r1, #8
 8003ab4:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8003ab8:	0202      	lsls	r2, r0, #8
 8003aba:	6e79      	ldr	r1, [r7, #100]	; 0x64
 8003abc:	7809      	ldrb	r1, [r1, #0]
 8003abe:	b2c9      	uxtb	r1, r1
 8003ac0:	2000      	movs	r0, #0
 8003ac2:	6339      	str	r1, [r7, #48]	; 0x30
 8003ac4:	6378      	str	r0, [r7, #52]	; 0x34
 8003ac6:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 8003aca:	4604      	mov	r4, r0
 8003acc:	4314      	orrs	r4, r2
 8003ace:	603c      	str	r4, [r7, #0]
 8003ad0:	4319      	orrs	r1, r3
 8003ad2:	6079      	str	r1, [r7, #4]
 8003ad4:	e9d7 3400 	ldrd	r3, r4, [r7]
 8003ad8:	e9c7 341a 	strd	r3, r4, [r7, #104]	; 0x68
	return rv;
 8003adc:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	; 0x68
}
 8003ae0:	4610      	mov	r0, r2
 8003ae2:	4619      	mov	r1, r3
 8003ae4:	3774      	adds	r7, #116	; 0x74
 8003ae6:	46bd      	mov	sp, r7
 8003ae8:	e8bd 0fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp}
 8003aec:	4770      	bx	lr

08003aee <st_word>:
#endif

#if !FF_FS_READONLY
static void st_word (BYTE* ptr, WORD val)	/* Store a 2-byte word in little-endian */
{
 8003aee:	b480      	push	{r7}
 8003af0:	b083      	sub	sp, #12
 8003af2:	af00      	add	r7, sp, #0
 8003af4:	6078      	str	r0, [r7, #4]
 8003af6:	460b      	mov	r3, r1
 8003af8:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val; val >>= 8;
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	1c5a      	adds	r2, r3, #1
 8003afe:	607a      	str	r2, [r7, #4]
 8003b00:	887a      	ldrh	r2, [r7, #2]
 8003b02:	b2d2      	uxtb	r2, r2
 8003b04:	701a      	strb	r2, [r3, #0]
 8003b06:	887b      	ldrh	r3, [r7, #2]
 8003b08:	0a1b      	lsrs	r3, r3, #8
 8003b0a:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val;
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	1c5a      	adds	r2, r3, #1
 8003b10:	607a      	str	r2, [r7, #4]
 8003b12:	887a      	ldrh	r2, [r7, #2]
 8003b14:	b2d2      	uxtb	r2, r2
 8003b16:	701a      	strb	r2, [r3, #0]
}
 8003b18:	bf00      	nop
 8003b1a:	370c      	adds	r7, #12
 8003b1c:	46bd      	mov	sp, r7
 8003b1e:	bc80      	pop	{r7}
 8003b20:	4770      	bx	lr

08003b22 <st_dword>:

static void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
 8003b22:	b480      	push	{r7}
 8003b24:	b083      	sub	sp, #12
 8003b26:	af00      	add	r7, sp, #0
 8003b28:	6078      	str	r0, [r7, #4]
 8003b2a:	6039      	str	r1, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	1c5a      	adds	r2, r3, #1
 8003b30:	607a      	str	r2, [r7, #4]
 8003b32:	683a      	ldr	r2, [r7, #0]
 8003b34:	b2d2      	uxtb	r2, r2
 8003b36:	701a      	strb	r2, [r3, #0]
 8003b38:	683b      	ldr	r3, [r7, #0]
 8003b3a:	0a1b      	lsrs	r3, r3, #8
 8003b3c:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	1c5a      	adds	r2, r3, #1
 8003b42:	607a      	str	r2, [r7, #4]
 8003b44:	683a      	ldr	r2, [r7, #0]
 8003b46:	b2d2      	uxtb	r2, r2
 8003b48:	701a      	strb	r2, [r3, #0]
 8003b4a:	683b      	ldr	r3, [r7, #0]
 8003b4c:	0a1b      	lsrs	r3, r3, #8
 8003b4e:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	1c5a      	adds	r2, r3, #1
 8003b54:	607a      	str	r2, [r7, #4]
 8003b56:	683a      	ldr	r2, [r7, #0]
 8003b58:	b2d2      	uxtb	r2, r2
 8003b5a:	701a      	strb	r2, [r3, #0]
 8003b5c:	683b      	ldr	r3, [r7, #0]
 8003b5e:	0a1b      	lsrs	r3, r3, #8
 8003b60:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val;
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	1c5a      	adds	r2, r3, #1
 8003b66:	607a      	str	r2, [r7, #4]
 8003b68:	683a      	ldr	r2, [r7, #0]
 8003b6a:	b2d2      	uxtb	r2, r2
 8003b6c:	701a      	strb	r2, [r3, #0]
}
 8003b6e:	bf00      	nop
 8003b70:	370c      	adds	r7, #12
 8003b72:	46bd      	mov	sp, r7
 8003b74:	bc80      	pop	{r7}
 8003b76:	4770      	bx	lr

08003b78 <st_qword>:

#if FF_FS_EXFAT
static void st_qword (BYTE* ptr, QWORD val)	/* Store an 8-byte word in little-endian */
{
 8003b78:	b480      	push	{r7}
 8003b7a:	b085      	sub	sp, #20
 8003b7c:	af00      	add	r7, sp, #0
 8003b7e:	60f8      	str	r0, [r7, #12]
 8003b80:	e9c7 2300 	strd	r2, r3, [r7]
	*ptr++ = (BYTE)val; val >>= 8;
 8003b84:	68fb      	ldr	r3, [r7, #12]
 8003b86:	1c5a      	adds	r2, r3, #1
 8003b88:	60fa      	str	r2, [r7, #12]
 8003b8a:	783a      	ldrb	r2, [r7, #0]
 8003b8c:	701a      	strb	r2, [r3, #0]
 8003b8e:	e9d7 0100 	ldrd	r0, r1, [r7]
 8003b92:	f04f 0200 	mov.w	r2, #0
 8003b96:	f04f 0300 	mov.w	r3, #0
 8003b9a:	0a02      	lsrs	r2, r0, #8
 8003b9c:	ea42 6201 	orr.w	r2, r2, r1, lsl #24
 8003ba0:	0a0b      	lsrs	r3, r1, #8
 8003ba2:	e9c7 2300 	strd	r2, r3, [r7]
	*ptr++ = (BYTE)val; val >>= 8;
 8003ba6:	68fb      	ldr	r3, [r7, #12]
 8003ba8:	1c5a      	adds	r2, r3, #1
 8003baa:	60fa      	str	r2, [r7, #12]
 8003bac:	783a      	ldrb	r2, [r7, #0]
 8003bae:	701a      	strb	r2, [r3, #0]
 8003bb0:	e9d7 0100 	ldrd	r0, r1, [r7]
 8003bb4:	f04f 0200 	mov.w	r2, #0
 8003bb8:	f04f 0300 	mov.w	r3, #0
 8003bbc:	0a02      	lsrs	r2, r0, #8
 8003bbe:	ea42 6201 	orr.w	r2, r2, r1, lsl #24
 8003bc2:	0a0b      	lsrs	r3, r1, #8
 8003bc4:	e9c7 2300 	strd	r2, r3, [r7]
	*ptr++ = (BYTE)val; val >>= 8;
 8003bc8:	68fb      	ldr	r3, [r7, #12]
 8003bca:	1c5a      	adds	r2, r3, #1
 8003bcc:	60fa      	str	r2, [r7, #12]
 8003bce:	783a      	ldrb	r2, [r7, #0]
 8003bd0:	701a      	strb	r2, [r3, #0]
 8003bd2:	e9d7 0100 	ldrd	r0, r1, [r7]
 8003bd6:	f04f 0200 	mov.w	r2, #0
 8003bda:	f04f 0300 	mov.w	r3, #0
 8003bde:	0a02      	lsrs	r2, r0, #8
 8003be0:	ea42 6201 	orr.w	r2, r2, r1, lsl #24
 8003be4:	0a0b      	lsrs	r3, r1, #8
 8003be6:	e9c7 2300 	strd	r2, r3, [r7]
	*ptr++ = (BYTE)val; val >>= 8;
 8003bea:	68fb      	ldr	r3, [r7, #12]
 8003bec:	1c5a      	adds	r2, r3, #1
 8003bee:	60fa      	str	r2, [r7, #12]
 8003bf0:	783a      	ldrb	r2, [r7, #0]
 8003bf2:	701a      	strb	r2, [r3, #0]
 8003bf4:	e9d7 0100 	ldrd	r0, r1, [r7]
 8003bf8:	f04f 0200 	mov.w	r2, #0
 8003bfc:	f04f 0300 	mov.w	r3, #0
 8003c00:	0a02      	lsrs	r2, r0, #8
 8003c02:	ea42 6201 	orr.w	r2, r2, r1, lsl #24
 8003c06:	0a0b      	lsrs	r3, r1, #8
 8003c08:	e9c7 2300 	strd	r2, r3, [r7]
	*ptr++ = (BYTE)val; val >>= 8;
 8003c0c:	68fb      	ldr	r3, [r7, #12]
 8003c0e:	1c5a      	adds	r2, r3, #1
 8003c10:	60fa      	str	r2, [r7, #12]
 8003c12:	783a      	ldrb	r2, [r7, #0]
 8003c14:	701a      	strb	r2, [r3, #0]
 8003c16:	e9d7 0100 	ldrd	r0, r1, [r7]
 8003c1a:	f04f 0200 	mov.w	r2, #0
 8003c1e:	f04f 0300 	mov.w	r3, #0
 8003c22:	0a02      	lsrs	r2, r0, #8
 8003c24:	ea42 6201 	orr.w	r2, r2, r1, lsl #24
 8003c28:	0a0b      	lsrs	r3, r1, #8
 8003c2a:	e9c7 2300 	strd	r2, r3, [r7]
	*ptr++ = (BYTE)val; val >>= 8;
 8003c2e:	68fb      	ldr	r3, [r7, #12]
 8003c30:	1c5a      	adds	r2, r3, #1
 8003c32:	60fa      	str	r2, [r7, #12]
 8003c34:	783a      	ldrb	r2, [r7, #0]
 8003c36:	701a      	strb	r2, [r3, #0]
 8003c38:	e9d7 0100 	ldrd	r0, r1, [r7]
 8003c3c:	f04f 0200 	mov.w	r2, #0
 8003c40:	f04f 0300 	mov.w	r3, #0
 8003c44:	0a02      	lsrs	r2, r0, #8
 8003c46:	ea42 6201 	orr.w	r2, r2, r1, lsl #24
 8003c4a:	0a0b      	lsrs	r3, r1, #8
 8003c4c:	e9c7 2300 	strd	r2, r3, [r7]
	*ptr++ = (BYTE)val; val >>= 8;
 8003c50:	68fb      	ldr	r3, [r7, #12]
 8003c52:	1c5a      	adds	r2, r3, #1
 8003c54:	60fa      	str	r2, [r7, #12]
 8003c56:	783a      	ldrb	r2, [r7, #0]
 8003c58:	701a      	strb	r2, [r3, #0]
 8003c5a:	e9d7 0100 	ldrd	r0, r1, [r7]
 8003c5e:	f04f 0200 	mov.w	r2, #0
 8003c62:	f04f 0300 	mov.w	r3, #0
 8003c66:	0a02      	lsrs	r2, r0, #8
 8003c68:	ea42 6201 	orr.w	r2, r2, r1, lsl #24
 8003c6c:	0a0b      	lsrs	r3, r1, #8
 8003c6e:	e9c7 2300 	strd	r2, r3, [r7]
	*ptr++ = (BYTE)val;
 8003c72:	68fb      	ldr	r3, [r7, #12]
 8003c74:	1c5a      	adds	r2, r3, #1
 8003c76:	60fa      	str	r2, [r7, #12]
 8003c78:	783a      	ldrb	r2, [r7, #0]
 8003c7a:	701a      	strb	r2, [r3, #0]
}
 8003c7c:	bf00      	nop
 8003c7e:	3714      	adds	r7, #20
 8003c80:	46bd      	mov	sp, r7
 8003c82:	bc80      	pop	{r7}
 8003c84:	4770      	bx	lr

08003c86 <dbc_1st>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Test if the byte is DBC 1st byte */
static int dbc_1st (BYTE c)
{
 8003c86:	b480      	push	{r7}
 8003c88:	b083      	sub	sp, #12
 8003c8a:	af00      	add	r7, sp, #0
 8003c8c:	4603      	mov	r3, r0
 8003c8e:	71fb      	strb	r3, [r7, #7]
	if (c >= DbcTbl[0]) {
		if (c <= DbcTbl[1]) return 1;
		if (c >= DbcTbl[2] && c <= DbcTbl[3]) return 1;
	}
#else						/* SBCS fixed code page */
	if (c != 0) return 0;	/* Always false */
 8003c90:	79fb      	ldrb	r3, [r7, #7]
 8003c92:	2b00      	cmp	r3, #0
 8003c94:	d001      	beq.n	8003c9a <dbc_1st+0x14>
 8003c96:	2300      	movs	r3, #0
 8003c98:	e000      	b.n	8003c9c <dbc_1st+0x16>
#endif
	return 0;
 8003c9a:	2300      	movs	r3, #0
}
 8003c9c:	4618      	mov	r0, r3
 8003c9e:	370c      	adds	r7, #12
 8003ca0:	46bd      	mov	sp, r7
 8003ca2:	bc80      	pop	{r7}
 8003ca4:	4770      	bx	lr

08003ca6 <dbc_2nd>:


/* Test if the byte is DBC 2nd byte */
static int dbc_2nd (BYTE c)
{
 8003ca6:	b480      	push	{r7}
 8003ca8:	b083      	sub	sp, #12
 8003caa:	af00      	add	r7, sp, #0
 8003cac:	4603      	mov	r3, r0
 8003cae:	71fb      	strb	r3, [r7, #7]
		if (c <= DbcTbl[5]) return 1;
		if (c >= DbcTbl[6] && c <= DbcTbl[7]) return 1;
		if (c >= DbcTbl[8] && c <= DbcTbl[9]) return 1;
	}
#else						/* SBCS fixed code page */
	if (c != 0) return 0;	/* Always false */
 8003cb0:	79fb      	ldrb	r3, [r7, #7]
 8003cb2:	2b00      	cmp	r3, #0
 8003cb4:	d001      	beq.n	8003cba <dbc_2nd+0x14>
 8003cb6:	2300      	movs	r3, #0
 8003cb8:	e000      	b.n	8003cbc <dbc_2nd+0x16>
#endif
	return 0;
 8003cba:	2300      	movs	r3, #0
}
 8003cbc:	4618      	mov	r0, r3
 8003cbe:	370c      	adds	r7, #12
 8003cc0:	46bd      	mov	sp, r7
 8003cc2:	bc80      	pop	{r7}
 8003cc4:	4770      	bx	lr

08003cc6 <tchar2uni>:

/* Get a Unicode code point from the TCHAR string in defined API encodeing */
static DWORD tchar2uni (	/* Returns a character in UTF-16 encoding (>=0x10000 on surrogate pair, 0xFFFFFFFF on decode error) */
	const TCHAR** str		/* Pointer to pointer to TCHAR string in configured encoding */
)
{
 8003cc6:	b580      	push	{r7, lr}
 8003cc8:	b086      	sub	sp, #24
 8003cca:	af00      	add	r7, sp, #0
 8003ccc:	6078      	str	r0, [r7, #4]
	DWORD uc;
	const TCHAR *p = *str;
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	681b      	ldr	r3, [r3, #0]
 8003cd2:	617b      	str	r3, [r7, #20]

#else		/* ANSI/OEM input */
	BYTE b;
	WCHAR wc;

	wc = (BYTE)*p++;			/* Get a byte */
 8003cd4:	697b      	ldr	r3, [r7, #20]
 8003cd6:	1c5a      	adds	r2, r3, #1
 8003cd8:	617a      	str	r2, [r7, #20]
 8003cda:	781b      	ldrb	r3, [r3, #0]
 8003cdc:	827b      	strh	r3, [r7, #18]
	if (dbc_1st((BYTE)wc)) {	/* Is it a DBC 1st byte? */
 8003cde:	8a7b      	ldrh	r3, [r7, #18]
 8003ce0:	b2db      	uxtb	r3, r3
 8003ce2:	4618      	mov	r0, r3
 8003ce4:	f7ff ffcf 	bl	8003c86 <dbc_1st>
 8003ce8:	4603      	mov	r3, r0
 8003cea:	2b00      	cmp	r3, #0
 8003cec:	d015      	beq.n	8003d1a <tchar2uni+0x54>
		b = (BYTE)*p++;			/* Get 2nd byte */
 8003cee:	697b      	ldr	r3, [r7, #20]
 8003cf0:	1c5a      	adds	r2, r3, #1
 8003cf2:	617a      	str	r2, [r7, #20]
 8003cf4:	781b      	ldrb	r3, [r3, #0]
 8003cf6:	747b      	strb	r3, [r7, #17]
		if (!dbc_2nd(b)) return 0xFFFFFFFF;	/* Invalid code? */
 8003cf8:	7c7b      	ldrb	r3, [r7, #17]
 8003cfa:	4618      	mov	r0, r3
 8003cfc:	f7ff ffd3 	bl	8003ca6 <dbc_2nd>
 8003d00:	4603      	mov	r3, r0
 8003d02:	2b00      	cmp	r3, #0
 8003d04:	d102      	bne.n	8003d0c <tchar2uni+0x46>
 8003d06:	f04f 33ff 	mov.w	r3, #4294967295
 8003d0a:	e01d      	b.n	8003d48 <tchar2uni+0x82>
		wc = (wc << 8) + b;		/* Make a DBC */
 8003d0c:	8a7b      	ldrh	r3, [r7, #18]
 8003d0e:	021b      	lsls	r3, r3, #8
 8003d10:	b29a      	uxth	r2, r3
 8003d12:	7c7b      	ldrb	r3, [r7, #17]
 8003d14:	b29b      	uxth	r3, r3
 8003d16:	4413      	add	r3, r2
 8003d18:	827b      	strh	r3, [r7, #18]
	}
	if (wc != 0) {
 8003d1a:	8a7b      	ldrh	r3, [r7, #18]
 8003d1c:	2b00      	cmp	r3, #0
 8003d1e:	d00d      	beq.n	8003d3c <tchar2uni+0x76>
		wc = ff_oem2uni(wc, CODEPAGE);	/* ANSI/OEM ==> Unicode */
 8003d20:	8a7b      	ldrh	r3, [r7, #18]
 8003d22:	f240 11b5 	movw	r1, #437	; 0x1b5
 8003d26:	4618      	mov	r0, r3
 8003d28:	f004 fea2 	bl	8008a70 <ff_oem2uni>
 8003d2c:	4603      	mov	r3, r0
 8003d2e:	827b      	strh	r3, [r7, #18]
		if (wc == 0) return 0xFFFFFFFF;	/* Invalid code? */
 8003d30:	8a7b      	ldrh	r3, [r7, #18]
 8003d32:	2b00      	cmp	r3, #0
 8003d34:	d102      	bne.n	8003d3c <tchar2uni+0x76>
 8003d36:	f04f 33ff 	mov.w	r3, #4294967295
 8003d3a:	e005      	b.n	8003d48 <tchar2uni+0x82>
	}
	uc = wc;
 8003d3c:	8a7b      	ldrh	r3, [r7, #18]
 8003d3e:	60fb      	str	r3, [r7, #12]

#endif
	*str = p;	/* Next read pointer */
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	697a      	ldr	r2, [r7, #20]
 8003d44:	601a      	str	r2, [r3, #0]
	return uc;
 8003d46:	68fb      	ldr	r3, [r7, #12]
}
 8003d48:	4618      	mov	r0, r3
 8003d4a:	3718      	adds	r7, #24
 8003d4c:	46bd      	mov	sp, r7
 8003d4e:	bd80      	pop	{r7, pc}

08003d50 <put_utf>:
static UINT put_utf (	/* Returns number of encoding units written (0:buffer overflow or wrong encoding) */
	DWORD chr,	/* UTF-16 encoded character (Surrogate pair if >=0x10000) */
	TCHAR* buf,	/* Output buffer */
	UINT szb	/* Size of the buffer */
)
{
 8003d50:	b580      	push	{r7, lr}
 8003d52:	b086      	sub	sp, #24
 8003d54:	af00      	add	r7, sp, #0
 8003d56:	60f8      	str	r0, [r7, #12]
 8003d58:	60b9      	str	r1, [r7, #8]
 8003d5a:	607a      	str	r2, [r7, #4]
	return 1;

#else						/* ANSI/OEM output */
	WCHAR wc;

	wc = ff_uni2oem(chr, CODEPAGE);
 8003d5c:	f240 11b5 	movw	r1, #437	; 0x1b5
 8003d60:	68f8      	ldr	r0, [r7, #12]
 8003d62:	f004 fe4d 	bl	8008a00 <ff_uni2oem>
 8003d66:	4603      	mov	r3, r0
 8003d68:	82fb      	strh	r3, [r7, #22]
	if (wc >= 0x100) {	/* Is this a DBC? */
 8003d6a:	8afb      	ldrh	r3, [r7, #22]
 8003d6c:	2bff      	cmp	r3, #255	; 0xff
 8003d6e:	d914      	bls.n	8003d9a <put_utf+0x4a>
		if (szb < 2) return 0;
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	2b01      	cmp	r3, #1
 8003d74:	d801      	bhi.n	8003d7a <put_utf+0x2a>
 8003d76:	2300      	movs	r3, #0
 8003d78:	e01e      	b.n	8003db8 <put_utf+0x68>
		*buf++ = (char)(wc >> 8);	/* Store DBC 1st byte */
 8003d7a:	8afb      	ldrh	r3, [r7, #22]
 8003d7c:	0a1b      	lsrs	r3, r3, #8
 8003d7e:	b299      	uxth	r1, r3
 8003d80:	68bb      	ldr	r3, [r7, #8]
 8003d82:	1c5a      	adds	r2, r3, #1
 8003d84:	60ba      	str	r2, [r7, #8]
 8003d86:	b2ca      	uxtb	r2, r1
 8003d88:	701a      	strb	r2, [r3, #0]
		*buf++ = (TCHAR)wc;			/* Store DBC 2nd byte */
 8003d8a:	68bb      	ldr	r3, [r7, #8]
 8003d8c:	1c5a      	adds	r2, r3, #1
 8003d8e:	60ba      	str	r2, [r7, #8]
 8003d90:	8afa      	ldrh	r2, [r7, #22]
 8003d92:	b2d2      	uxtb	r2, r2
 8003d94:	701a      	strb	r2, [r3, #0]
		return 2;
 8003d96:	2302      	movs	r3, #2
 8003d98:	e00e      	b.n	8003db8 <put_utf+0x68>
	}
	if (wc == 0 || szb < 1) return 0;	/* Invalid char or buffer overflow? */
 8003d9a:	8afb      	ldrh	r3, [r7, #22]
 8003d9c:	2b00      	cmp	r3, #0
 8003d9e:	d002      	beq.n	8003da6 <put_utf+0x56>
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	2b00      	cmp	r3, #0
 8003da4:	d101      	bne.n	8003daa <put_utf+0x5a>
 8003da6:	2300      	movs	r3, #0
 8003da8:	e006      	b.n	8003db8 <put_utf+0x68>
	*buf++ = (TCHAR)wc;					/* Store the character */
 8003daa:	68bb      	ldr	r3, [r7, #8]
 8003dac:	1c5a      	adds	r2, r3, #1
 8003dae:	60ba      	str	r2, [r7, #8]
 8003db0:	8afa      	ldrh	r2, [r7, #22]
 8003db2:	b2d2      	uxtb	r2, r2
 8003db4:	701a      	strb	r2, [r3, #0]
	return 1;
 8003db6:	2301      	movs	r3, #1
#endif
}
 8003db8:	4618      	mov	r0, r3
 8003dba:	3718      	adds	r7, #24
 8003dbc:	46bd      	mov	sp, r7
 8003dbe:	bd80      	pop	{r7, pc}

08003dc0 <sync_window>:
/*-----------------------------------------------------------------------*/
#if !FF_FS_READONLY
static FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERR */
	FATFS* fs			/* Filesystem object */
)
{
 8003dc0:	b580      	push	{r7, lr}
 8003dc2:	b084      	sub	sp, #16
 8003dc4:	af00      	add	r7, sp, #0
 8003dc6:	6078      	str	r0, [r7, #4]
	FRESULT res = FR_OK;
 8003dc8:	2300      	movs	r3, #0
 8003dca:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Is the disk access window dirty? */
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	791b      	ldrb	r3, [r3, #4]
 8003dd0:	2b00      	cmp	r3, #0
 8003dd2:	d02c      	beq.n	8003e2e <sync_window+0x6e>
		if (disk_write(fs->pdrv, fs->win, fs->winsect, 1) == RES_OK) {	/* Write it back into the volume */
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	7858      	ldrb	r0, [r3, #1]
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	f103 014c 	add.w	r1, r3, #76	; 0x4c
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8003de2:	2301      	movs	r3, #1
 8003de4:	f005 fabe 	bl	8009364 <disk_write>
 8003de8:	4603      	mov	r3, r0
 8003dea:	2b00      	cmp	r3, #0
 8003dec:	d11d      	bne.n	8003e2a <sync_window+0x6a>
			fs->wflag = 0;	/* Clear window dirty flag */
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	2200      	movs	r2, #0
 8003df2:	711a      	strb	r2, [r3, #4]
			if (fs->winsect - fs->fatbase < fs->fsize) {	/* Is it in the 1st FAT? */
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003dfc:	1ad2      	subs	r2, r2, r3
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e02:	429a      	cmp	r2, r3
 8003e04:	d213      	bcs.n	8003e2e <sync_window+0x6e>
				if (fs->n_fats == 2) disk_write(fs->pdrv, fs->win, fs->winsect + fs->fsize, 1);	/* Reflect it to 2nd FAT if needed */
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	78db      	ldrb	r3, [r3, #3]
 8003e0a:	2b02      	cmp	r3, #2
 8003e0c:	d10f      	bne.n	8003e2e <sync_window+0x6e>
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	7858      	ldrb	r0, [r3, #1]
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	f103 014c 	add.w	r1, r3, #76	; 0x4c
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e20:	441a      	add	r2, r3
 8003e22:	2301      	movs	r3, #1
 8003e24:	f005 fa9e 	bl	8009364 <disk_write>
 8003e28:	e001      	b.n	8003e2e <sync_window+0x6e>
			}
		} else {
			res = FR_DISK_ERR;
 8003e2a:	2301      	movs	r3, #1
 8003e2c:	73fb      	strb	r3, [r7, #15]
		}
	}
	return res;
 8003e2e:	7bfb      	ldrb	r3, [r7, #15]
}
 8003e30:	4618      	mov	r0, r3
 8003e32:	3710      	adds	r7, #16
 8003e34:	46bd      	mov	sp, r7
 8003e36:	bd80      	pop	{r7, pc}

08003e38 <move_window>:

static FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERR */
	FATFS* fs,		/* Filesystem object */
	LBA_t sect		/* Sector LBA to make appearance in the fs->win[] */
)
{
 8003e38:	b580      	push	{r7, lr}
 8003e3a:	b084      	sub	sp, #16
 8003e3c:	af00      	add	r7, sp, #0
 8003e3e:	6078      	str	r0, [r7, #4]
 8003e40:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 8003e42:	2300      	movs	r3, #0
 8003e44:	73fb      	strb	r3, [r7, #15]


	if (sect != fs->winsect) {	/* Window offset changed? */
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003e4a:	683a      	ldr	r2, [r7, #0]
 8003e4c:	429a      	cmp	r2, r3
 8003e4e:	d01b      	beq.n	8003e88 <move_window+0x50>
#if !FF_FS_READONLY
		res = sync_window(fs);		/* Flush the window */
 8003e50:	6878      	ldr	r0, [r7, #4]
 8003e52:	f7ff ffb5 	bl	8003dc0 <sync_window>
 8003e56:	4603      	mov	r3, r0
 8003e58:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 8003e5a:	7bfb      	ldrb	r3, [r7, #15]
 8003e5c:	2b00      	cmp	r3, #0
 8003e5e:	d113      	bne.n	8003e88 <move_window+0x50>
			if (disk_read(fs->pdrv, fs->win, sect, 1) != RES_OK) {
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	7858      	ldrb	r0, [r3, #1]
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	f103 014c 	add.w	r1, r3, #76	; 0x4c
 8003e6a:	2301      	movs	r3, #1
 8003e6c:	683a      	ldr	r2, [r7, #0]
 8003e6e:	f005 fa11 	bl	8009294 <disk_read>
 8003e72:	4603      	mov	r3, r0
 8003e74:	2b00      	cmp	r3, #0
 8003e76:	d004      	beq.n	8003e82 <move_window+0x4a>
				sect = (LBA_t)0 - 1;	/* Invalidate window if read data is not valid */
 8003e78:	f04f 33ff 	mov.w	r3, #4294967295
 8003e7c:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 8003e7e:	2301      	movs	r3, #1
 8003e80:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sect;
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	683a      	ldr	r2, [r7, #0]
 8003e86:	649a      	str	r2, [r3, #72]	; 0x48
		}
	}
	return res;
 8003e88:	7bfb      	ldrb	r3, [r7, #15]
}
 8003e8a:	4618      	mov	r0, r3
 8003e8c:	3710      	adds	r7, #16
 8003e8e:	46bd      	mov	sp, r7
 8003e90:	bd80      	pop	{r7, pc}
	...

08003e94 <sync_fs>:
/*-----------------------------------------------------------------------*/

static FRESULT sync_fs (	/* Returns FR_OK or FR_DISK_ERR */
	FATFS* fs		/* Filesystem object */
)
{
 8003e94:	b580      	push	{r7, lr}
 8003e96:	b084      	sub	sp, #16
 8003e98:	af00      	add	r7, sp, #0
 8003e9a:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 8003e9c:	6878      	ldr	r0, [r7, #4]
 8003e9e:	f7ff ff8f 	bl	8003dc0 <sync_window>
 8003ea2:	4603      	mov	r3, r0
 8003ea4:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 8003ea6:	7bfb      	ldrb	r3, [r7, #15]
 8003ea8:	2b00      	cmp	r3, #0
 8003eaa:	d158      	bne.n	8003f5e <sync_fs+0xca>
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {	/* FAT32: Update FSInfo sector if needed */
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	781b      	ldrb	r3, [r3, #0]
 8003eb0:	2b03      	cmp	r3, #3
 8003eb2:	d148      	bne.n	8003f46 <sync_fs+0xb2>
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	795b      	ldrb	r3, [r3, #5]
 8003eb8:	2b01      	cmp	r3, #1
 8003eba:	d144      	bne.n	8003f46 <sync_fs+0xb2>
			/* Create FSInfo structure */
			memset(fs->win, 0, sizeof fs->win);
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	334c      	adds	r3, #76	; 0x4c
 8003ec0:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003ec4:	2100      	movs	r1, #0
 8003ec6:	4618      	mov	r0, r3
 8003ec8:	f012 fec0 	bl	8016c4c <memset>
			st_word(fs->win + BS_55AA, 0xAA55);					/* Boot signature */
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	334c      	adds	r3, #76	; 0x4c
 8003ed0:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 8003ed4:	f64a 2155 	movw	r1, #43605	; 0xaa55
 8003ed8:	4618      	mov	r0, r3
 8003eda:	f7ff fe08 	bl	8003aee <st_word>
			st_dword(fs->win + FSI_LeadSig, 0x41615252);		/* Leading signature */
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	334c      	adds	r3, #76	; 0x4c
 8003ee2:	4921      	ldr	r1, [pc, #132]	; (8003f68 <sync_fs+0xd4>)
 8003ee4:	4618      	mov	r0, r3
 8003ee6:	f7ff fe1c 	bl	8003b22 <st_dword>
			st_dword(fs->win + FSI_StrucSig, 0x61417272);		/* Structure signature */
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	334c      	adds	r3, #76	; 0x4c
 8003eee:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 8003ef2:	491e      	ldr	r1, [pc, #120]	; (8003f6c <sync_fs+0xd8>)
 8003ef4:	4618      	mov	r0, r3
 8003ef6:	f7ff fe14 	bl	8003b22 <st_dword>
			st_dword(fs->win + FSI_Free_Count, fs->free_clst);	/* Number of free clusters */
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	334c      	adds	r3, #76	; 0x4c
 8003efe:	f503 72f4 	add.w	r2, r3, #488	; 0x1e8
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	699b      	ldr	r3, [r3, #24]
 8003f06:	4619      	mov	r1, r3
 8003f08:	4610      	mov	r0, r2
 8003f0a:	f7ff fe0a 	bl	8003b22 <st_dword>
			st_dword(fs->win + FSI_Nxt_Free, fs->last_clst);	/* Last allocated culuster */
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	334c      	adds	r3, #76	; 0x4c
 8003f12:	f503 72f6 	add.w	r2, r3, #492	; 0x1ec
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	695b      	ldr	r3, [r3, #20]
 8003f1a:	4619      	mov	r1, r3
 8003f1c:	4610      	mov	r0, r2
 8003f1e:	f7ff fe00 	bl	8003b22 <st_dword>
			fs->winsect = fs->volbase + 1;						/* Write it into the FSInfo sector (Next to VBR) */
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003f26:	1c5a      	adds	r2, r3, #1
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	649a      	str	r2, [r3, #72]	; 0x48
			disk_write(fs->pdrv, fs->win, fs->winsect, 1);
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	7858      	ldrb	r0, [r3, #1]
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	f103 014c 	add.w	r1, r3, #76	; 0x4c
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8003f3a:	2301      	movs	r3, #1
 8003f3c:	f005 fa12 	bl	8009364 <disk_write>
			fs->fsi_flag = 0;
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	2200      	movs	r2, #0
 8003f44:	715a      	strb	r2, [r3, #5]
		}
		/* Make sure that no pending write process in the lower layer */
		if (disk_ioctl(fs->pdrv, CTRL_SYNC, 0) != RES_OK) res = FR_DISK_ERR;
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	785b      	ldrb	r3, [r3, #1]
 8003f4a:	2200      	movs	r2, #0
 8003f4c:	2100      	movs	r1, #0
 8003f4e:	4618      	mov	r0, r3
 8003f50:	f005 fa86 	bl	8009460 <disk_ioctl>
 8003f54:	4603      	mov	r3, r0
 8003f56:	2b00      	cmp	r3, #0
 8003f58:	d001      	beq.n	8003f5e <sync_fs+0xca>
 8003f5a:	2301      	movs	r3, #1
 8003f5c:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 8003f5e:	7bfb      	ldrb	r3, [r7, #15]
}
 8003f60:	4618      	mov	r0, r3
 8003f62:	3710      	adds	r7, #16
 8003f64:	46bd      	mov	sp, r7
 8003f66:	bd80      	pop	{r7, pc}
 8003f68:	41615252 	.word	0x41615252
 8003f6c:	61417272 	.word	0x61417272

08003f70 <clst2sect>:

static LBA_t clst2sect (	/* !=0:Sector number, 0:Failed (invalid cluster#) */
	FATFS* fs,		/* Filesystem object */
	DWORD clst		/* Cluster# to be converted */
)
{
 8003f70:	b480      	push	{r7}
 8003f72:	b083      	sub	sp, #12
 8003f74:	af00      	add	r7, sp, #0
 8003f76:	6078      	str	r0, [r7, #4]
 8003f78:	6039      	str	r1, [r7, #0]
	clst -= 2;		/* Cluster number is origin from 2 */
 8003f7a:	683b      	ldr	r3, [r7, #0]
 8003f7c:	3b02      	subs	r3, #2
 8003f7e:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Is it invalid cluster number? */
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003f84:	3b02      	subs	r3, #2
 8003f86:	683a      	ldr	r2, [r7, #0]
 8003f88:	429a      	cmp	r2, r3
 8003f8a:	d301      	bcc.n	8003f90 <clst2sect+0x20>
 8003f8c:	2300      	movs	r3, #0
 8003f8e:	e008      	b.n	8003fa2 <clst2sect+0x32>
	return fs->database + (LBA_t)fs->csize * clst;	/* Start sector number of the cluster */
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	895b      	ldrh	r3, [r3, #10]
 8003f98:	4619      	mov	r1, r3
 8003f9a:	683b      	ldr	r3, [r7, #0]
 8003f9c:	fb01 f303 	mul.w	r3, r1, r3
 8003fa0:	4413      	add	r3, r2
}
 8003fa2:	4618      	mov	r0, r3
 8003fa4:	370c      	adds	r7, #12
 8003fa6:	46bd      	mov	sp, r7
 8003fa8:	bc80      	pop	{r7}
 8003faa:	4770      	bx	lr

08003fac <get_fat>:

static DWORD get_fat (		/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
	FFOBJID* obj,	/* Corresponding object */
	DWORD clst		/* Cluster number to get the value */
)
{
 8003fac:	b580      	push	{r7, lr}
 8003fae:	b088      	sub	sp, #32
 8003fb0:	af00      	add	r7, sp, #0
 8003fb2:	6078      	str	r0, [r7, #4]
 8003fb4:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	DWORD val;
	FATFS *fs = obj->fs;
 8003fb6:	6879      	ldr	r1, [r7, #4]
 8003fb8:	6809      	ldr	r1, [r1, #0]
 8003fba:	61b9      	str	r1, [r7, #24]


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 8003fbc:	6839      	ldr	r1, [r7, #0]
 8003fbe:	2901      	cmp	r1, #1
 8003fc0:	d904      	bls.n	8003fcc <get_fat+0x20>
 8003fc2:	69b9      	ldr	r1, [r7, #24]
 8003fc4:	6ac9      	ldr	r1, [r1, #44]	; 0x2c
 8003fc6:	6838      	ldr	r0, [r7, #0]
 8003fc8:	4288      	cmp	r0, r1
 8003fca:	d302      	bcc.n	8003fd2 <get_fat+0x26>
		val = 1;	/* Internal error */
 8003fcc:	2301      	movs	r3, #1
 8003fce:	61fb      	str	r3, [r7, #28]
 8003fd0:	e10d      	b.n	80041ee <get_fat+0x242>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 8003fd2:	f04f 31ff 	mov.w	r1, #4294967295
 8003fd6:	61f9      	str	r1, [r7, #28]

		switch (fs->fs_type) {
 8003fd8:	69b9      	ldr	r1, [r7, #24]
 8003fda:	7809      	ldrb	r1, [r1, #0]
 8003fdc:	3901      	subs	r1, #1
 8003fde:	2903      	cmp	r1, #3
 8003fe0:	f200 80f9 	bhi.w	80041d6 <get_fat+0x22a>
 8003fe4:	a001      	add	r0, pc, #4	; (adr r0, 8003fec <get_fat+0x40>)
 8003fe6:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8003fea:	bf00      	nop
 8003fec:	08003ffd 	.word	0x08003ffd
 8003ff0:	08004085 	.word	0x08004085
 8003ff4:	080040bb 	.word	0x080040bb
 8003ff8:	080040f5 	.word	0x080040f5
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 8003ffc:	683b      	ldr	r3, [r7, #0]
 8003ffe:	60fb      	str	r3, [r7, #12]
 8004000:	68fb      	ldr	r3, [r7, #12]
 8004002:	085b      	lsrs	r3, r3, #1
 8004004:	68fa      	ldr	r2, [r7, #12]
 8004006:	4413      	add	r3, r2
 8004008:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800400a:	69bb      	ldr	r3, [r7, #24]
 800400c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800400e:	68fb      	ldr	r3, [r7, #12]
 8004010:	0a5b      	lsrs	r3, r3, #9
 8004012:	4413      	add	r3, r2
 8004014:	4619      	mov	r1, r3
 8004016:	69b8      	ldr	r0, [r7, #24]
 8004018:	f7ff ff0e 	bl	8003e38 <move_window>
 800401c:	4603      	mov	r3, r0
 800401e:	2b00      	cmp	r3, #0
 8004020:	f040 80dc 	bne.w	80041dc <get_fat+0x230>
			wc = fs->win[bc++ % SS(fs)];		/* Get 1st byte of the entry */
 8004024:	68fb      	ldr	r3, [r7, #12]
 8004026:	1c5a      	adds	r2, r3, #1
 8004028:	60fa      	str	r2, [r7, #12]
 800402a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800402e:	69ba      	ldr	r2, [r7, #24]
 8004030:	4413      	add	r3, r2
 8004032:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 8004036:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8004038:	69bb      	ldr	r3, [r7, #24]
 800403a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800403c:	68fb      	ldr	r3, [r7, #12]
 800403e:	0a5b      	lsrs	r3, r3, #9
 8004040:	4413      	add	r3, r2
 8004042:	4619      	mov	r1, r3
 8004044:	69b8      	ldr	r0, [r7, #24]
 8004046:	f7ff fef7 	bl	8003e38 <move_window>
 800404a:	4603      	mov	r3, r0
 800404c:	2b00      	cmp	r3, #0
 800404e:	f040 80c7 	bne.w	80041e0 <get_fat+0x234>
			wc |= fs->win[bc % SS(fs)] << 8;	/* Merge 2nd byte of the entry */
 8004052:	68fb      	ldr	r3, [r7, #12]
 8004054:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004058:	69ba      	ldr	r2, [r7, #24]
 800405a:	4413      	add	r3, r2
 800405c:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 8004060:	021b      	lsls	r3, r3, #8
 8004062:	461a      	mov	r2, r3
 8004064:	68bb      	ldr	r3, [r7, #8]
 8004066:	4313      	orrs	r3, r2
 8004068:	60bb      	str	r3, [r7, #8]
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);	/* Adjust bit position */
 800406a:	683b      	ldr	r3, [r7, #0]
 800406c:	f003 0301 	and.w	r3, r3, #1
 8004070:	2b00      	cmp	r3, #0
 8004072:	d002      	beq.n	800407a <get_fat+0xce>
 8004074:	68bb      	ldr	r3, [r7, #8]
 8004076:	091b      	lsrs	r3, r3, #4
 8004078:	e002      	b.n	8004080 <get_fat+0xd4>
 800407a:	68bb      	ldr	r3, [r7, #8]
 800407c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004080:	61fb      	str	r3, [r7, #28]
			break;
 8004082:	e0b4      	b.n	80041ee <get_fat+0x242>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 8004084:	69bb      	ldr	r3, [r7, #24]
 8004086:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004088:	683b      	ldr	r3, [r7, #0]
 800408a:	0a1b      	lsrs	r3, r3, #8
 800408c:	4413      	add	r3, r2
 800408e:	4619      	mov	r1, r3
 8004090:	69b8      	ldr	r0, [r7, #24]
 8004092:	f7ff fed1 	bl	8003e38 <move_window>
 8004096:	4603      	mov	r3, r0
 8004098:	2b00      	cmp	r3, #0
 800409a:	f040 80a3 	bne.w	80041e4 <get_fat+0x238>
			val = ld_word(fs->win + clst * 2 % SS(fs));		/* Simple WORD array */
 800409e:	69bb      	ldr	r3, [r7, #24]
 80040a0:	f103 024c 	add.w	r2, r3, #76	; 0x4c
 80040a4:	683b      	ldr	r3, [r7, #0]
 80040a6:	005b      	lsls	r3, r3, #1
 80040a8:	f403 73ff 	and.w	r3, r3, #510	; 0x1fe
 80040ac:	4413      	add	r3, r2
 80040ae:	4618      	mov	r0, r3
 80040b0:	f7ff fc0b 	bl	80038ca <ld_word>
 80040b4:	4603      	mov	r3, r0
 80040b6:	61fb      	str	r3, [r7, #28]
			break;
 80040b8:	e099      	b.n	80041ee <get_fat+0x242>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 80040ba:	69bb      	ldr	r3, [r7, #24]
 80040bc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80040be:	683b      	ldr	r3, [r7, #0]
 80040c0:	09db      	lsrs	r3, r3, #7
 80040c2:	4413      	add	r3, r2
 80040c4:	4619      	mov	r1, r3
 80040c6:	69b8      	ldr	r0, [r7, #24]
 80040c8:	f7ff feb6 	bl	8003e38 <move_window>
 80040cc:	4603      	mov	r3, r0
 80040ce:	2b00      	cmp	r3, #0
 80040d0:	f040 808a 	bne.w	80041e8 <get_fat+0x23c>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;	/* Simple DWORD array but mask out upper 4 bits */
 80040d4:	69bb      	ldr	r3, [r7, #24]
 80040d6:	f103 024c 	add.w	r2, r3, #76	; 0x4c
 80040da:	683b      	ldr	r3, [r7, #0]
 80040dc:	009b      	lsls	r3, r3, #2
 80040de:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 80040e2:	4413      	add	r3, r2
 80040e4:	4618      	mov	r0, r3
 80040e6:	f7ff fc07 	bl	80038f8 <ld_dword>
 80040ea:	4603      	mov	r3, r0
 80040ec:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 80040f0:	61fb      	str	r3, [r7, #28]
			break;
 80040f2:	e07c      	b.n	80041ee <get_fat+0x242>
#if FF_FS_EXFAT
		case FS_EXFAT :
			if ((obj->objsize != 0 && obj->sclust != 0) || obj->stat == 0) {	/* Object except root dir must have valid data length */
 80040f4:	6879      	ldr	r1, [r7, #4]
 80040f6:	e9d1 0104 	ldrd	r0, r1, [r1, #16]
 80040fa:	4301      	orrs	r1, r0
 80040fc:	d003      	beq.n	8004106 <get_fat+0x15a>
 80040fe:	6879      	ldr	r1, [r7, #4]
 8004100:	6889      	ldr	r1, [r1, #8]
 8004102:	2900      	cmp	r1, #0
 8004104:	d103      	bne.n	800410e <get_fat+0x162>
 8004106:	6879      	ldr	r1, [r7, #4]
 8004108:	79c9      	ldrb	r1, [r1, #7]
 800410a:	2900      	cmp	r1, #0
 800410c:	d160      	bne.n	80041d0 <get_fat+0x224>
				DWORD cofs = clst - obj->sclust;	/* Offset from start cluster */
 800410e:	6879      	ldr	r1, [r7, #4]
 8004110:	6889      	ldr	r1, [r1, #8]
 8004112:	6838      	ldr	r0, [r7, #0]
 8004114:	1a41      	subs	r1, r0, r1
 8004116:	6179      	str	r1, [r7, #20]
				DWORD clen = (DWORD)((LBA_t)((obj->objsize - 1) / SS(fs)) / fs->csize);	/* Number of clusters - 1 */
 8004118:	6879      	ldr	r1, [r7, #4]
 800411a:	e9d1 0104 	ldrd	r0, r1, [r1, #16]
 800411e:	1e42      	subs	r2, r0, #1
 8004120:	f141 33ff 	adc.w	r3, r1, #4294967295
 8004124:	f04f 0000 	mov.w	r0, #0
 8004128:	f04f 0100 	mov.w	r1, #0
 800412c:	0a50      	lsrs	r0, r2, #9
 800412e:	ea40 50c3 	orr.w	r0, r0, r3, lsl #23
 8004132:	0a59      	lsrs	r1, r3, #9
 8004134:	4602      	mov	r2, r0
 8004136:	69bb      	ldr	r3, [r7, #24]
 8004138:	895b      	ldrh	r3, [r3, #10]
 800413a:	fbb2 f3f3 	udiv	r3, r2, r3
 800413e:	613b      	str	r3, [r7, #16]

				if (obj->stat == 2 && cofs <= clen) {	/* Is it a contiguous chain? */
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	79db      	ldrb	r3, [r3, #7]
 8004144:	2b02      	cmp	r3, #2
 8004146:	d10e      	bne.n	8004166 <get_fat+0x1ba>
 8004148:	697a      	ldr	r2, [r7, #20]
 800414a:	693b      	ldr	r3, [r7, #16]
 800414c:	429a      	cmp	r2, r3
 800414e:	d80a      	bhi.n	8004166 <get_fat+0x1ba>
					val = (cofs == clen) ? 0x7FFFFFFF : clst + 1;	/* No data on the FAT, generate the value */
 8004150:	697a      	ldr	r2, [r7, #20]
 8004152:	693b      	ldr	r3, [r7, #16]
 8004154:	429a      	cmp	r2, r3
 8004156:	d002      	beq.n	800415e <get_fat+0x1b2>
 8004158:	683b      	ldr	r3, [r7, #0]
 800415a:	3301      	adds	r3, #1
 800415c:	e001      	b.n	8004162 <get_fat+0x1b6>
 800415e:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
 8004162:	61fb      	str	r3, [r7, #28]
					break;
 8004164:	e043      	b.n	80041ee <get_fat+0x242>
				}
				if (obj->stat == 3 && cofs < obj->n_cont) {	/* Is it in the 1st fragment? */
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	79db      	ldrb	r3, [r3, #7]
 800416a:	2b03      	cmp	r3, #3
 800416c:	d108      	bne.n	8004180 <get_fat+0x1d4>
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	699b      	ldr	r3, [r3, #24]
 8004172:	697a      	ldr	r2, [r7, #20]
 8004174:	429a      	cmp	r2, r3
 8004176:	d203      	bcs.n	8004180 <get_fat+0x1d4>
					val = clst + 1; 	/* Generate the value */
 8004178:	683b      	ldr	r3, [r7, #0]
 800417a:	3301      	adds	r3, #1
 800417c:	61fb      	str	r3, [r7, #28]
					break;
 800417e:	e036      	b.n	80041ee <get_fat+0x242>
				}
				if (obj->stat != 2) {	/* Get value from FAT if FAT chain is valid */
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	79db      	ldrb	r3, [r3, #7]
 8004184:	2b02      	cmp	r3, #2
 8004186:	d023      	beq.n	80041d0 <get_fat+0x224>
					if (obj->n_frag != 0) {	/* Is it on the growing edge? */
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	69db      	ldr	r3, [r3, #28]
 800418c:	2b00      	cmp	r3, #0
 800418e:	d003      	beq.n	8004198 <get_fat+0x1ec>
						val = 0x7FFFFFFF;	/* Generate EOC */
 8004190:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
 8004194:	61fb      	str	r3, [r7, #28]
					} else {
						if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
						val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x7FFFFFFF;
					}
					break;
 8004196:	e02a      	b.n	80041ee <get_fat+0x242>
						if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 8004198:	69bb      	ldr	r3, [r7, #24]
 800419a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800419c:	683b      	ldr	r3, [r7, #0]
 800419e:	09db      	lsrs	r3, r3, #7
 80041a0:	4413      	add	r3, r2
 80041a2:	4619      	mov	r1, r3
 80041a4:	69b8      	ldr	r0, [r7, #24]
 80041a6:	f7ff fe47 	bl	8003e38 <move_window>
 80041aa:	4603      	mov	r3, r0
 80041ac:	2b00      	cmp	r3, #0
 80041ae:	d11d      	bne.n	80041ec <get_fat+0x240>
						val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x7FFFFFFF;
 80041b0:	69bb      	ldr	r3, [r7, #24]
 80041b2:	f103 024c 	add.w	r2, r3, #76	; 0x4c
 80041b6:	683b      	ldr	r3, [r7, #0]
 80041b8:	009b      	lsls	r3, r3, #2
 80041ba:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 80041be:	4413      	add	r3, r2
 80041c0:	4618      	mov	r0, r3
 80041c2:	f7ff fb99 	bl	80038f8 <ld_dword>
 80041c6:	4603      	mov	r3, r0
 80041c8:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80041cc:	61fb      	str	r3, [r7, #28]
					break;
 80041ce:	e00e      	b.n	80041ee <get_fat+0x242>
				}
			}
			val = 1;	/* Internal error */
 80041d0:	2301      	movs	r3, #1
 80041d2:	61fb      	str	r3, [r7, #28]
			break;
 80041d4:	e00b      	b.n	80041ee <get_fat+0x242>
#endif
		default:
			val = 1;	/* Internal error */
 80041d6:	2301      	movs	r3, #1
 80041d8:	61fb      	str	r3, [r7, #28]
 80041da:	e008      	b.n	80041ee <get_fat+0x242>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 80041dc:	bf00      	nop
 80041de:	e006      	b.n	80041ee <get_fat+0x242>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 80041e0:	bf00      	nop
 80041e2:	e004      	b.n	80041ee <get_fat+0x242>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 80041e4:	bf00      	nop
 80041e6:	e002      	b.n	80041ee <get_fat+0x242>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 80041e8:	bf00      	nop
 80041ea:	e000      	b.n	80041ee <get_fat+0x242>
						if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 80041ec:	bf00      	nop
		}
	}

	return val;
 80041ee:	69fb      	ldr	r3, [r7, #28]
}
 80041f0:	4618      	mov	r0, r3
 80041f2:	3720      	adds	r7, #32
 80041f4:	46bd      	mov	sp, r7
 80041f6:	bd80      	pop	{r7, pc}

080041f8 <put_fat>:
static FRESULT put_fat (	/* FR_OK(0):succeeded, !=0:error */
	FATFS* fs,		/* Corresponding filesystem object */
	DWORD clst,		/* FAT index number (cluster number) to be changed */
	DWORD val		/* New value to be set to the entry */
)
{
 80041f8:	b590      	push	{r4, r7, lr}
 80041fa:	b089      	sub	sp, #36	; 0x24
 80041fc:	af00      	add	r7, sp, #0
 80041fe:	60f8      	str	r0, [r7, #12]
 8004200:	60b9      	str	r1, [r7, #8]
 8004202:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res = FR_INT_ERR;
 8004204:	2302      	movs	r3, #2
 8004206:	77fb      	strb	r3, [r7, #31]


	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 8004208:	68bb      	ldr	r3, [r7, #8]
 800420a:	2b01      	cmp	r3, #1
 800420c:	f240 80d6 	bls.w	80043bc <put_fat+0x1c4>
 8004210:	68fb      	ldr	r3, [r7, #12]
 8004212:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004214:	68ba      	ldr	r2, [r7, #8]
 8004216:	429a      	cmp	r2, r3
 8004218:	f080 80d0 	bcs.w	80043bc <put_fat+0x1c4>
		switch (fs->fs_type) {
 800421c:	68fb      	ldr	r3, [r7, #12]
 800421e:	781b      	ldrb	r3, [r3, #0]
 8004220:	2b04      	cmp	r3, #4
 8004222:	f300 80d4 	bgt.w	80043ce <put_fat+0x1d6>
 8004226:	2b03      	cmp	r3, #3
 8004228:	f280 8093 	bge.w	8004352 <put_fat+0x15a>
 800422c:	2b01      	cmp	r3, #1
 800422e:	d002      	beq.n	8004236 <put_fat+0x3e>
 8004230:	2b02      	cmp	r3, #2
 8004232:	d06e      	beq.n	8004312 <put_fat+0x11a>
 8004234:	e0cb      	b.n	80043ce <put_fat+0x1d6>
		case FS_FAT12:
			bc = (UINT)clst; bc += bc / 2;	/* bc: byte offset of the entry */
 8004236:	68bb      	ldr	r3, [r7, #8]
 8004238:	61bb      	str	r3, [r7, #24]
 800423a:	69bb      	ldr	r3, [r7, #24]
 800423c:	085b      	lsrs	r3, r3, #1
 800423e:	69ba      	ldr	r2, [r7, #24]
 8004240:	4413      	add	r3, r2
 8004242:	61bb      	str	r3, [r7, #24]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8004244:	68fb      	ldr	r3, [r7, #12]
 8004246:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004248:	69bb      	ldr	r3, [r7, #24]
 800424a:	0a5b      	lsrs	r3, r3, #9
 800424c:	4413      	add	r3, r2
 800424e:	4619      	mov	r1, r3
 8004250:	68f8      	ldr	r0, [r7, #12]
 8004252:	f7ff fdf1 	bl	8003e38 <move_window>
 8004256:	4603      	mov	r3, r0
 8004258:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800425a:	7ffb      	ldrb	r3, [r7, #31]
 800425c:	2b00      	cmp	r3, #0
 800425e:	f040 80af 	bne.w	80043c0 <put_fat+0x1c8>
			p = fs->win + bc++ % SS(fs);
 8004262:	68fb      	ldr	r3, [r7, #12]
 8004264:	f103 024c 	add.w	r2, r3, #76	; 0x4c
 8004268:	69bb      	ldr	r3, [r7, #24]
 800426a:	1c59      	adds	r1, r3, #1
 800426c:	61b9      	str	r1, [r7, #24]
 800426e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004272:	4413      	add	r3, r2
 8004274:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;	/* Update 1st byte */
 8004276:	68bb      	ldr	r3, [r7, #8]
 8004278:	f003 0301 	and.w	r3, r3, #1
 800427c:	2b00      	cmp	r3, #0
 800427e:	d00d      	beq.n	800429c <put_fat+0xa4>
 8004280:	697b      	ldr	r3, [r7, #20]
 8004282:	781b      	ldrb	r3, [r3, #0]
 8004284:	b25b      	sxtb	r3, r3
 8004286:	f003 030f 	and.w	r3, r3, #15
 800428a:	b25a      	sxtb	r2, r3
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	b2db      	uxtb	r3, r3
 8004290:	011b      	lsls	r3, r3, #4
 8004292:	b25b      	sxtb	r3, r3
 8004294:	4313      	orrs	r3, r2
 8004296:	b25b      	sxtb	r3, r3
 8004298:	b2db      	uxtb	r3, r3
 800429a:	e001      	b.n	80042a0 <put_fat+0xa8>
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	b2db      	uxtb	r3, r3
 80042a0:	697a      	ldr	r2, [r7, #20]
 80042a2:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 80042a4:	68fb      	ldr	r3, [r7, #12]
 80042a6:	2201      	movs	r2, #1
 80042a8:	711a      	strb	r2, [r3, #4]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 80042aa:	68fb      	ldr	r3, [r7, #12]
 80042ac:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80042ae:	69bb      	ldr	r3, [r7, #24]
 80042b0:	0a5b      	lsrs	r3, r3, #9
 80042b2:	4413      	add	r3, r2
 80042b4:	4619      	mov	r1, r3
 80042b6:	68f8      	ldr	r0, [r7, #12]
 80042b8:	f7ff fdbe 	bl	8003e38 <move_window>
 80042bc:	4603      	mov	r3, r0
 80042be:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 80042c0:	7ffb      	ldrb	r3, [r7, #31]
 80042c2:	2b00      	cmp	r3, #0
 80042c4:	d17e      	bne.n	80043c4 <put_fat+0x1cc>
			p = fs->win + bc % SS(fs);
 80042c6:	68fb      	ldr	r3, [r7, #12]
 80042c8:	f103 024c 	add.w	r2, r3, #76	; 0x4c
 80042cc:	69bb      	ldr	r3, [r7, #24]
 80042ce:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80042d2:	4413      	add	r3, r2
 80042d4:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));	/* Update 2nd byte */
 80042d6:	68bb      	ldr	r3, [r7, #8]
 80042d8:	f003 0301 	and.w	r3, r3, #1
 80042dc:	2b00      	cmp	r3, #0
 80042de:	d003      	beq.n	80042e8 <put_fat+0xf0>
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	091b      	lsrs	r3, r3, #4
 80042e4:	b2db      	uxtb	r3, r3
 80042e6:	e00e      	b.n	8004306 <put_fat+0x10e>
 80042e8:	697b      	ldr	r3, [r7, #20]
 80042ea:	781b      	ldrb	r3, [r3, #0]
 80042ec:	b25b      	sxtb	r3, r3
 80042ee:	f023 030f 	bic.w	r3, r3, #15
 80042f2:	b25a      	sxtb	r2, r3
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	0a1b      	lsrs	r3, r3, #8
 80042f8:	b25b      	sxtb	r3, r3
 80042fa:	f003 030f 	and.w	r3, r3, #15
 80042fe:	b25b      	sxtb	r3, r3
 8004300:	4313      	orrs	r3, r2
 8004302:	b25b      	sxtb	r3, r3
 8004304:	b2db      	uxtb	r3, r3
 8004306:	697a      	ldr	r2, [r7, #20]
 8004308:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 800430a:	68fb      	ldr	r3, [r7, #12]
 800430c:	2201      	movs	r2, #1
 800430e:	711a      	strb	r2, [r3, #4]
			break;
 8004310:	e05d      	b.n	80043ce <put_fat+0x1d6>

		case FS_FAT16:
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 8004312:	68fb      	ldr	r3, [r7, #12]
 8004314:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004316:	68bb      	ldr	r3, [r7, #8]
 8004318:	0a1b      	lsrs	r3, r3, #8
 800431a:	4413      	add	r3, r2
 800431c:	4619      	mov	r1, r3
 800431e:	68f8      	ldr	r0, [r7, #12]
 8004320:	f7ff fd8a 	bl	8003e38 <move_window>
 8004324:	4603      	mov	r3, r0
 8004326:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8004328:	7ffb      	ldrb	r3, [r7, #31]
 800432a:	2b00      	cmp	r3, #0
 800432c:	d14c      	bne.n	80043c8 <put_fat+0x1d0>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);	/* Simple WORD array */
 800432e:	68fb      	ldr	r3, [r7, #12]
 8004330:	f103 024c 	add.w	r2, r3, #76	; 0x4c
 8004334:	68bb      	ldr	r3, [r7, #8]
 8004336:	005b      	lsls	r3, r3, #1
 8004338:	f403 73ff 	and.w	r3, r3, #510	; 0x1fe
 800433c:	4413      	add	r3, r2
 800433e:	687a      	ldr	r2, [r7, #4]
 8004340:	b292      	uxth	r2, r2
 8004342:	4611      	mov	r1, r2
 8004344:	4618      	mov	r0, r3
 8004346:	f7ff fbd2 	bl	8003aee <st_word>
			fs->wflag = 1;
 800434a:	68fb      	ldr	r3, [r7, #12]
 800434c:	2201      	movs	r2, #1
 800434e:	711a      	strb	r2, [r3, #4]
			break;
 8004350:	e03d      	b.n	80043ce <put_fat+0x1d6>

		case FS_FAT32:
#if FF_FS_EXFAT
		case FS_EXFAT:
#endif
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 8004352:	68fb      	ldr	r3, [r7, #12]
 8004354:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004356:	68bb      	ldr	r3, [r7, #8]
 8004358:	09db      	lsrs	r3, r3, #7
 800435a:	4413      	add	r3, r2
 800435c:	4619      	mov	r1, r3
 800435e:	68f8      	ldr	r0, [r7, #12]
 8004360:	f7ff fd6a 	bl	8003e38 <move_window>
 8004364:	4603      	mov	r3, r0
 8004366:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8004368:	7ffb      	ldrb	r3, [r7, #31]
 800436a:	2b00      	cmp	r3, #0
 800436c:	d12e      	bne.n	80043cc <put_fat+0x1d4>
			if (!FF_FS_EXFAT || fs->fs_type != FS_EXFAT) {
 800436e:	68fb      	ldr	r3, [r7, #12]
 8004370:	781b      	ldrb	r3, [r3, #0]
 8004372:	2b04      	cmp	r3, #4
 8004374:	d012      	beq.n	800439c <put_fat+0x1a4>
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	f023 4470 	bic.w	r4, r3, #4026531840	; 0xf0000000
 800437c:	68fb      	ldr	r3, [r7, #12]
 800437e:	f103 024c 	add.w	r2, r3, #76	; 0x4c
 8004382:	68bb      	ldr	r3, [r7, #8]
 8004384:	009b      	lsls	r3, r3, #2
 8004386:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 800438a:	4413      	add	r3, r2
 800438c:	4618      	mov	r0, r3
 800438e:	f7ff fab3 	bl	80038f8 <ld_dword>
 8004392:	4603      	mov	r3, r0
 8004394:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 8004398:	4323      	orrs	r3, r4
 800439a:	607b      	str	r3, [r7, #4]
			}
			st_dword(fs->win + clst * 4 % SS(fs), val);
 800439c:	68fb      	ldr	r3, [r7, #12]
 800439e:	f103 024c 	add.w	r2, r3, #76	; 0x4c
 80043a2:	68bb      	ldr	r3, [r7, #8]
 80043a4:	009b      	lsls	r3, r3, #2
 80043a6:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 80043aa:	4413      	add	r3, r2
 80043ac:	6879      	ldr	r1, [r7, #4]
 80043ae:	4618      	mov	r0, r3
 80043b0:	f7ff fbb7 	bl	8003b22 <st_dword>
			fs->wflag = 1;
 80043b4:	68fb      	ldr	r3, [r7, #12]
 80043b6:	2201      	movs	r2, #1
 80043b8:	711a      	strb	r2, [r3, #4]
			break;
 80043ba:	e008      	b.n	80043ce <put_fat+0x1d6>
		}
	}
 80043bc:	bf00      	nop
 80043be:	e006      	b.n	80043ce <put_fat+0x1d6>
			if (res != FR_OK) break;
 80043c0:	bf00      	nop
 80043c2:	e004      	b.n	80043ce <put_fat+0x1d6>
			if (res != FR_OK) break;
 80043c4:	bf00      	nop
 80043c6:	e002      	b.n	80043ce <put_fat+0x1d6>
			if (res != FR_OK) break;
 80043c8:	bf00      	nop
 80043ca:	e000      	b.n	80043ce <put_fat+0x1d6>
			if (res != FR_OK) break;
 80043cc:	bf00      	nop
	return res;
 80043ce:	7ffb      	ldrb	r3, [r7, #31]
}
 80043d0:	4618      	mov	r0, r3
 80043d2:	3724      	adds	r7, #36	; 0x24
 80043d4:	46bd      	mov	sp, r7
 80043d6:	bd90      	pop	{r4, r7, pc}

080043d8 <find_bitmap>:
static DWORD find_bitmap (	/* 0:Not found, 2..:Cluster block found, 0xFFFFFFFF:Disk error */
	FATFS* fs,	/* Filesystem object */
	DWORD clst,	/* Cluster number to scan from */
	DWORD ncl	/* Number of contiguous clusters to find (1..) */
)
{
 80043d8:	b580      	push	{r7, lr}
 80043da:	b08a      	sub	sp, #40	; 0x28
 80043dc:	af00      	add	r7, sp, #0
 80043de:	60f8      	str	r0, [r7, #12]
 80043e0:	60b9      	str	r1, [r7, #8]
 80043e2:	607a      	str	r2, [r7, #4]
	BYTE bm, bv;
	UINT i;
	DWORD val, scl, ctr;


	clst -= 2;	/* The first bit in the bitmap corresponds to cluster #2 */
 80043e4:	68bb      	ldr	r3, [r7, #8]
 80043e6:	3b02      	subs	r3, #2
 80043e8:	60bb      	str	r3, [r7, #8]
	if (clst >= fs->n_fatent - 2) clst = 0;
 80043ea:	68fb      	ldr	r3, [r7, #12]
 80043ec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80043ee:	3b02      	subs	r3, #2
 80043f0:	68ba      	ldr	r2, [r7, #8]
 80043f2:	429a      	cmp	r2, r3
 80043f4:	d301      	bcc.n	80043fa <find_bitmap+0x22>
 80043f6:	2300      	movs	r3, #0
 80043f8:	60bb      	str	r3, [r7, #8]
	scl = val = clst; ctr = 0;
 80043fa:	68bb      	ldr	r3, [r7, #8]
 80043fc:	61fb      	str	r3, [r7, #28]
 80043fe:	69fb      	ldr	r3, [r7, #28]
 8004400:	61bb      	str	r3, [r7, #24]
 8004402:	2300      	movs	r3, #0
 8004404:	617b      	str	r3, [r7, #20]
	for (;;) {
		if (move_window(fs, fs->bitbase + val / 8 / SS(fs)) != FR_OK) return 0xFFFFFFFF;
 8004406:	68fb      	ldr	r3, [r7, #12]
 8004408:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800440a:	69fb      	ldr	r3, [r7, #28]
 800440c:	0b1b      	lsrs	r3, r3, #12
 800440e:	4413      	add	r3, r2
 8004410:	4619      	mov	r1, r3
 8004412:	68f8      	ldr	r0, [r7, #12]
 8004414:	f7ff fd10 	bl	8003e38 <move_window>
 8004418:	4603      	mov	r3, r0
 800441a:	2b00      	cmp	r3, #0
 800441c:	d002      	beq.n	8004424 <find_bitmap+0x4c>
 800441e:	f04f 33ff 	mov.w	r3, #4294967295
 8004422:	e051      	b.n	80044c8 <find_bitmap+0xf0>
		i = val / 8 % SS(fs); bm = 1 << (val % 8);
 8004424:	69fb      	ldr	r3, [r7, #28]
 8004426:	08db      	lsrs	r3, r3, #3
 8004428:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800442c:	623b      	str	r3, [r7, #32]
 800442e:	69fb      	ldr	r3, [r7, #28]
 8004430:	f003 0307 	and.w	r3, r3, #7
 8004434:	2201      	movs	r2, #1
 8004436:	fa02 f303 	lsl.w	r3, r2, r3
 800443a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
		do {
			do {
				bv = fs->win[i] & bm; bm <<= 1;		/* Get bit value */
 800443e:	68fa      	ldr	r2, [r7, #12]
 8004440:	6a3b      	ldr	r3, [r7, #32]
 8004442:	4413      	add	r3, r2
 8004444:	334c      	adds	r3, #76	; 0x4c
 8004446:	781a      	ldrb	r2, [r3, #0]
 8004448:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800444c:	4013      	ands	r3, r2
 800444e:	74fb      	strb	r3, [r7, #19]
 8004450:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8004454:	005b      	lsls	r3, r3, #1
 8004456:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				if (++val >= fs->n_fatent - 2) {	/* Next cluster (with wrap-around) */
 800445a:	69fb      	ldr	r3, [r7, #28]
 800445c:	3301      	adds	r3, #1
 800445e:	61fb      	str	r3, [r7, #28]
 8004460:	68fb      	ldr	r3, [r7, #12]
 8004462:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004464:	3b02      	subs	r3, #2
 8004466:	69fa      	ldr	r2, [r7, #28]
 8004468:	429a      	cmp	r2, r3
 800446a:	d307      	bcc.n	800447c <find_bitmap+0xa4>
					val = 0; bm = 0; i = SS(fs);
 800446c:	2300      	movs	r3, #0
 800446e:	61fb      	str	r3, [r7, #28]
 8004470:	2300      	movs	r3, #0
 8004472:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8004476:	f44f 7300 	mov.w	r3, #512	; 0x200
 800447a:	623b      	str	r3, [r7, #32]
				}
				if (bv == 0) {	/* Is it a free cluster? */
 800447c:	7cfb      	ldrb	r3, [r7, #19]
 800447e:	2b00      	cmp	r3, #0
 8004480:	d109      	bne.n	8004496 <find_bitmap+0xbe>
					if (++ctr == ncl) return scl + 2;	/* Check if run length is sufficient for required */
 8004482:	697b      	ldr	r3, [r7, #20]
 8004484:	3301      	adds	r3, #1
 8004486:	617b      	str	r3, [r7, #20]
 8004488:	697a      	ldr	r2, [r7, #20]
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	429a      	cmp	r2, r3
 800448e:	d106      	bne.n	800449e <find_bitmap+0xc6>
 8004490:	69bb      	ldr	r3, [r7, #24]
 8004492:	3302      	adds	r3, #2
 8004494:	e018      	b.n	80044c8 <find_bitmap+0xf0>
				} else {
					scl = val; ctr = 0;		/* Encountered a cluster in-use, restart to scan */
 8004496:	69fb      	ldr	r3, [r7, #28]
 8004498:	61bb      	str	r3, [r7, #24]
 800449a:	2300      	movs	r3, #0
 800449c:	617b      	str	r3, [r7, #20]
				}
				if (val == clst) return 0;	/* All cluster scanned? */
 800449e:	69fa      	ldr	r2, [r7, #28]
 80044a0:	68bb      	ldr	r3, [r7, #8]
 80044a2:	429a      	cmp	r2, r3
 80044a4:	d101      	bne.n	80044aa <find_bitmap+0xd2>
 80044a6:	2300      	movs	r3, #0
 80044a8:	e00e      	b.n	80044c8 <find_bitmap+0xf0>
			} while (bm != 0);
 80044aa:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80044ae:	2b00      	cmp	r3, #0
 80044b0:	d1c5      	bne.n	800443e <find_bitmap+0x66>
			bm = 1;
 80044b2:	2301      	movs	r3, #1
 80044b4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
		} while (++i < SS(fs));
 80044b8:	6a3b      	ldr	r3, [r7, #32]
 80044ba:	3301      	adds	r3, #1
 80044bc:	623b      	str	r3, [r7, #32]
 80044be:	6a3b      	ldr	r3, [r7, #32]
 80044c0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80044c4:	d3bb      	bcc.n	800443e <find_bitmap+0x66>
		if (move_window(fs, fs->bitbase + val / 8 / SS(fs)) != FR_OK) return 0xFFFFFFFF;
 80044c6:	e79e      	b.n	8004406 <find_bitmap+0x2e>
	}
}
 80044c8:	4618      	mov	r0, r3
 80044ca:	3728      	adds	r7, #40	; 0x28
 80044cc:	46bd      	mov	sp, r7
 80044ce:	bd80      	pop	{r7, pc}

080044d0 <change_bitmap>:
	FATFS* fs,	/* Filesystem object */
	DWORD clst,	/* Cluster number to change from */
	DWORD ncl,	/* Number of clusters to be changed */
	int bv		/* bit value to be set (0 or 1) */
)
{
 80044d0:	b580      	push	{r7, lr}
 80044d2:	b088      	sub	sp, #32
 80044d4:	af00      	add	r7, sp, #0
 80044d6:	60f8      	str	r0, [r7, #12]
 80044d8:	60b9      	str	r1, [r7, #8]
 80044da:	607a      	str	r2, [r7, #4]
 80044dc:	603b      	str	r3, [r7, #0]
	BYTE bm;
	UINT i;
	LBA_t sect;


	clst -= 2;	/* The first bit corresponds to cluster #2 */
 80044de:	68bb      	ldr	r3, [r7, #8]
 80044e0:	3b02      	subs	r3, #2
 80044e2:	60bb      	str	r3, [r7, #8]
	sect = fs->bitbase + clst / 8 / SS(fs);	/* Sector address */
 80044e4:	68fb      	ldr	r3, [r7, #12]
 80044e6:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80044e8:	68bb      	ldr	r3, [r7, #8]
 80044ea:	0b1b      	lsrs	r3, r3, #12
 80044ec:	4413      	add	r3, r2
 80044ee:	617b      	str	r3, [r7, #20]
	i = clst / 8 % SS(fs);					/* Byte offset in the sector */
 80044f0:	68bb      	ldr	r3, [r7, #8]
 80044f2:	08db      	lsrs	r3, r3, #3
 80044f4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80044f8:	61bb      	str	r3, [r7, #24]
	bm = 1 << (clst % 8);					/* Bit mask in the byte */
 80044fa:	68bb      	ldr	r3, [r7, #8]
 80044fc:	f003 0307 	and.w	r3, r3, #7
 8004500:	2201      	movs	r2, #1
 8004502:	fa02 f303 	lsl.w	r3, r2, r3
 8004506:	77fb      	strb	r3, [r7, #31]
	for (;;) {
		if (move_window(fs, sect++) != FR_OK) return FR_DISK_ERR;
 8004508:	697b      	ldr	r3, [r7, #20]
 800450a:	1c5a      	adds	r2, r3, #1
 800450c:	617a      	str	r2, [r7, #20]
 800450e:	4619      	mov	r1, r3
 8004510:	68f8      	ldr	r0, [r7, #12]
 8004512:	f7ff fc91 	bl	8003e38 <move_window>
 8004516:	4603      	mov	r3, r0
 8004518:	2b00      	cmp	r3, #0
 800451a:	d001      	beq.n	8004520 <change_bitmap+0x50>
 800451c:	2301      	movs	r3, #1
 800451e:	e03d      	b.n	800459c <change_bitmap+0xcc>
		do {
			do {
				if (bv == (int)((fs->win[i] & bm) != 0)) return FR_INT_ERR;	/* Is the bit expected value? */
 8004520:	68fa      	ldr	r2, [r7, #12]
 8004522:	69bb      	ldr	r3, [r7, #24]
 8004524:	4413      	add	r3, r2
 8004526:	334c      	adds	r3, #76	; 0x4c
 8004528:	781a      	ldrb	r2, [r3, #0]
 800452a:	7ffb      	ldrb	r3, [r7, #31]
 800452c:	4013      	ands	r3, r2
 800452e:	b2db      	uxtb	r3, r3
 8004530:	2b00      	cmp	r3, #0
 8004532:	bf14      	ite	ne
 8004534:	2301      	movne	r3, #1
 8004536:	2300      	moveq	r3, #0
 8004538:	b2db      	uxtb	r3, r3
 800453a:	461a      	mov	r2, r3
 800453c:	683b      	ldr	r3, [r7, #0]
 800453e:	4293      	cmp	r3, r2
 8004540:	d101      	bne.n	8004546 <change_bitmap+0x76>
 8004542:	2302      	movs	r3, #2
 8004544:	e02a      	b.n	800459c <change_bitmap+0xcc>
				fs->win[i] ^= bm;	/* Flip the bit */
 8004546:	68fa      	ldr	r2, [r7, #12]
 8004548:	69bb      	ldr	r3, [r7, #24]
 800454a:	4413      	add	r3, r2
 800454c:	334c      	adds	r3, #76	; 0x4c
 800454e:	781a      	ldrb	r2, [r3, #0]
 8004550:	7ffb      	ldrb	r3, [r7, #31]
 8004552:	4053      	eors	r3, r2
 8004554:	b2d9      	uxtb	r1, r3
 8004556:	68fa      	ldr	r2, [r7, #12]
 8004558:	69bb      	ldr	r3, [r7, #24]
 800455a:	4413      	add	r3, r2
 800455c:	334c      	adds	r3, #76	; 0x4c
 800455e:	460a      	mov	r2, r1
 8004560:	701a      	strb	r2, [r3, #0]
				fs->wflag = 1;
 8004562:	68fb      	ldr	r3, [r7, #12]
 8004564:	2201      	movs	r2, #1
 8004566:	711a      	strb	r2, [r3, #4]
				if (--ncl == 0) return FR_OK;	/* All bits processed? */
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	3b01      	subs	r3, #1
 800456c:	607b      	str	r3, [r7, #4]
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	2b00      	cmp	r3, #0
 8004572:	d101      	bne.n	8004578 <change_bitmap+0xa8>
 8004574:	2300      	movs	r3, #0
 8004576:	e011      	b.n	800459c <change_bitmap+0xcc>
			} while (bm <<= 1);		/* Next bit */
 8004578:	7ffb      	ldrb	r3, [r7, #31]
 800457a:	005b      	lsls	r3, r3, #1
 800457c:	77fb      	strb	r3, [r7, #31]
 800457e:	7ffb      	ldrb	r3, [r7, #31]
 8004580:	2b00      	cmp	r3, #0
 8004582:	d1cd      	bne.n	8004520 <change_bitmap+0x50>
			bm = 1;
 8004584:	2301      	movs	r3, #1
 8004586:	77fb      	strb	r3, [r7, #31]
		} while (++i < SS(fs));		/* Next byte */
 8004588:	69bb      	ldr	r3, [r7, #24]
 800458a:	3301      	adds	r3, #1
 800458c:	61bb      	str	r3, [r7, #24]
 800458e:	69bb      	ldr	r3, [r7, #24]
 8004590:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004594:	d3c4      	bcc.n	8004520 <change_bitmap+0x50>
		i = 0;
 8004596:	2300      	movs	r3, #0
 8004598:	61bb      	str	r3, [r7, #24]
		if (move_window(fs, sect++) != FR_OK) return FR_DISK_ERR;
 800459a:	e7b5      	b.n	8004508 <change_bitmap+0x38>
	}
}
 800459c:	4618      	mov	r0, r3
 800459e:	3720      	adds	r7, #32
 80045a0:	46bd      	mov	sp, r7
 80045a2:	bd80      	pop	{r7, pc}

080045a4 <fill_first_frag>:
/*---------------------------------------------*/

static FRESULT fill_first_frag (
	FFOBJID* obj	/* Pointer to the corresponding object */
)
{
 80045a4:	b580      	push	{r7, lr}
 80045a6:	b086      	sub	sp, #24
 80045a8:	af00      	add	r7, sp, #0
 80045aa:	6078      	str	r0, [r7, #4]
	FRESULT res;
	DWORD cl, n;


	if (obj->stat == 3) {	/* Has the object been changed 'fragmented' in this session? */
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	79db      	ldrb	r3, [r3, #7]
 80045b0:	2b03      	cmp	r3, #3
 80045b2:	d121      	bne.n	80045f8 <fill_first_frag+0x54>
		for (cl = obj->sclust, n = obj->n_cont; n; cl++, n--) {	/* Create cluster chain on the FAT */
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	689b      	ldr	r3, [r3, #8]
 80045b8:	617b      	str	r3, [r7, #20]
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	699b      	ldr	r3, [r3, #24]
 80045be:	613b      	str	r3, [r7, #16]
 80045c0:	e014      	b.n	80045ec <fill_first_frag+0x48>
			res = put_fat(obj->fs, cl, cl + 1);
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	6818      	ldr	r0, [r3, #0]
 80045c6:	697b      	ldr	r3, [r7, #20]
 80045c8:	3301      	adds	r3, #1
 80045ca:	461a      	mov	r2, r3
 80045cc:	6979      	ldr	r1, [r7, #20]
 80045ce:	f7ff fe13 	bl	80041f8 <put_fat>
 80045d2:	4603      	mov	r3, r0
 80045d4:	73fb      	strb	r3, [r7, #15]
			if (res != FR_OK) return res;
 80045d6:	7bfb      	ldrb	r3, [r7, #15]
 80045d8:	2b00      	cmp	r3, #0
 80045da:	d001      	beq.n	80045e0 <fill_first_frag+0x3c>
 80045dc:	7bfb      	ldrb	r3, [r7, #15]
 80045de:	e00c      	b.n	80045fa <fill_first_frag+0x56>
		for (cl = obj->sclust, n = obj->n_cont; n; cl++, n--) {	/* Create cluster chain on the FAT */
 80045e0:	697b      	ldr	r3, [r7, #20]
 80045e2:	3301      	adds	r3, #1
 80045e4:	617b      	str	r3, [r7, #20]
 80045e6:	693b      	ldr	r3, [r7, #16]
 80045e8:	3b01      	subs	r3, #1
 80045ea:	613b      	str	r3, [r7, #16]
 80045ec:	693b      	ldr	r3, [r7, #16]
 80045ee:	2b00      	cmp	r3, #0
 80045f0:	d1e7      	bne.n	80045c2 <fill_first_frag+0x1e>
		}
		obj->stat = 0;	/* Change status 'FAT chain is valid' */
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	2200      	movs	r2, #0
 80045f6:	71da      	strb	r2, [r3, #7]
	}
	return FR_OK;
 80045f8:	2300      	movs	r3, #0
}
 80045fa:	4618      	mov	r0, r3
 80045fc:	3718      	adds	r7, #24
 80045fe:	46bd      	mov	sp, r7
 8004600:	bd80      	pop	{r7, pc}

08004602 <fill_last_frag>:
static FRESULT fill_last_frag (
	FFOBJID* obj,	/* Pointer to the corresponding object */
	DWORD lcl,		/* Last cluster of the fragment */
	DWORD term		/* Value to set the last FAT entry */
)
{
 8004602:	b580      	push	{r7, lr}
 8004604:	b086      	sub	sp, #24
 8004606:	af00      	add	r7, sp, #0
 8004608:	60f8      	str	r0, [r7, #12]
 800460a:	60b9      	str	r1, [r7, #8]
 800460c:	607a      	str	r2, [r7, #4]
	FRESULT res;


	while (obj->n_frag > 0) {	/* Create the chain of last fragment */
 800460e:	e020      	b.n	8004652 <fill_last_frag+0x50>
		res = put_fat(obj->fs, lcl - obj->n_frag + 1, (obj->n_frag > 1) ? lcl - obj->n_frag + 2 : term);
 8004610:	68fb      	ldr	r3, [r7, #12]
 8004612:	6818      	ldr	r0, [r3, #0]
 8004614:	68fb      	ldr	r3, [r7, #12]
 8004616:	69db      	ldr	r3, [r3, #28]
 8004618:	68ba      	ldr	r2, [r7, #8]
 800461a:	1ad3      	subs	r3, r2, r3
 800461c:	1c59      	adds	r1, r3, #1
 800461e:	68fb      	ldr	r3, [r7, #12]
 8004620:	69db      	ldr	r3, [r3, #28]
 8004622:	2b01      	cmp	r3, #1
 8004624:	d905      	bls.n	8004632 <fill_last_frag+0x30>
 8004626:	68fb      	ldr	r3, [r7, #12]
 8004628:	69db      	ldr	r3, [r3, #28]
 800462a:	68ba      	ldr	r2, [r7, #8]
 800462c:	1ad3      	subs	r3, r2, r3
 800462e:	3302      	adds	r3, #2
 8004630:	e000      	b.n	8004634 <fill_last_frag+0x32>
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	461a      	mov	r2, r3
 8004636:	f7ff fddf 	bl	80041f8 <put_fat>
 800463a:	4603      	mov	r3, r0
 800463c:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) return res;
 800463e:	7dfb      	ldrb	r3, [r7, #23]
 8004640:	2b00      	cmp	r3, #0
 8004642:	d001      	beq.n	8004648 <fill_last_frag+0x46>
 8004644:	7dfb      	ldrb	r3, [r7, #23]
 8004646:	e009      	b.n	800465c <fill_last_frag+0x5a>
		obj->n_frag--;
 8004648:	68fb      	ldr	r3, [r7, #12]
 800464a:	69db      	ldr	r3, [r3, #28]
 800464c:	1e5a      	subs	r2, r3, #1
 800464e:	68fb      	ldr	r3, [r7, #12]
 8004650:	61da      	str	r2, [r3, #28]
	while (obj->n_frag > 0) {	/* Create the chain of last fragment */
 8004652:	68fb      	ldr	r3, [r7, #12]
 8004654:	69db      	ldr	r3, [r3, #28]
 8004656:	2b00      	cmp	r3, #0
 8004658:	d1da      	bne.n	8004610 <fill_last_frag+0xe>
	}
	return FR_OK;
 800465a:	2300      	movs	r3, #0
}
 800465c:	4618      	mov	r0, r3
 800465e:	3718      	adds	r7, #24
 8004660:	46bd      	mov	sp, r7
 8004662:	bd80      	pop	{r7, pc}

08004664 <remove_chain>:
static FRESULT remove_chain (	/* FR_OK(0):succeeded, !=0:error */
	FFOBJID* obj,		/* Corresponding object */
	DWORD clst,			/* Cluster to remove a chain from */
	DWORD pclst			/* Previous cluster of clst (0 if entire chain) */
)
{
 8004664:	b580      	push	{r7, lr}
 8004666:	b08a      	sub	sp, #40	; 0x28
 8004668:	af00      	add	r7, sp, #0
 800466a:	60f8      	str	r0, [r7, #12]
 800466c:	60b9      	str	r1, [r7, #8]
 800466e:	607a      	str	r2, [r7, #4]
	FRESULT res = FR_OK;
 8004670:	2300      	movs	r3, #0
 8004672:	77fb      	strb	r3, [r7, #31]
	DWORD nxt;
	FATFS *fs = obj->fs;
 8004674:	68fb      	ldr	r3, [r7, #12]
 8004676:	681b      	ldr	r3, [r3, #0]
 8004678:	61bb      	str	r3, [r7, #24]
#if FF_FS_EXFAT || FF_USE_TRIM
	DWORD scl = clst, ecl = clst;
 800467a:	68bb      	ldr	r3, [r7, #8]
 800467c:	627b      	str	r3, [r7, #36]	; 0x24
 800467e:	68bb      	ldr	r3, [r7, #8]
 8004680:	623b      	str	r3, [r7, #32]
#endif
#if FF_USE_TRIM
	LBA_t rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 8004682:	68bb      	ldr	r3, [r7, #8]
 8004684:	2b01      	cmp	r3, #1
 8004686:	d904      	bls.n	8004692 <remove_chain+0x2e>
 8004688:	69bb      	ldr	r3, [r7, #24]
 800468a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800468c:	68ba      	ldr	r2, [r7, #8]
 800468e:	429a      	cmp	r2, r3
 8004690:	d301      	bcc.n	8004696 <remove_chain+0x32>
 8004692:	2302      	movs	r3, #2
 8004694:	e0c4      	b.n	8004820 <remove_chain+0x1bc>

	/* Mark the previous cluster 'EOC' on the FAT if it exists */
	if (pclst != 0 && (!FF_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	2b00      	cmp	r3, #0
 800469a:	d014      	beq.n	80046c6 <remove_chain+0x62>
 800469c:	69bb      	ldr	r3, [r7, #24]
 800469e:	781b      	ldrb	r3, [r3, #0]
 80046a0:	2b04      	cmp	r3, #4
 80046a2:	d103      	bne.n	80046ac <remove_chain+0x48>
 80046a4:	68fb      	ldr	r3, [r7, #12]
 80046a6:	79db      	ldrb	r3, [r3, #7]
 80046a8:	2b02      	cmp	r3, #2
 80046aa:	d00c      	beq.n	80046c6 <remove_chain+0x62>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 80046ac:	f04f 32ff 	mov.w	r2, #4294967295
 80046b0:	6879      	ldr	r1, [r7, #4]
 80046b2:	69b8      	ldr	r0, [r7, #24]
 80046b4:	f7ff fda0 	bl	80041f8 <put_fat>
 80046b8:	4603      	mov	r3, r0
 80046ba:	77fb      	strb	r3, [r7, #31]
		if (res != FR_OK) return res;
 80046bc:	7ffb      	ldrb	r3, [r7, #31]
 80046be:	2b00      	cmp	r3, #0
 80046c0:	d001      	beq.n	80046c6 <remove_chain+0x62>
 80046c2:	7ffb      	ldrb	r3, [r7, #31]
 80046c4:	e0ac      	b.n	8004820 <remove_chain+0x1bc>
	}

	/* Remove the chain */
	do {
		nxt = get_fat(obj, clst);			/* Get cluster status */
 80046c6:	68b9      	ldr	r1, [r7, #8]
 80046c8:	68f8      	ldr	r0, [r7, #12]
 80046ca:	f7ff fc6f 	bl	8003fac <get_fat>
 80046ce:	6178      	str	r0, [r7, #20]
		if (nxt == 0) break;				/* Empty cluster? */
 80046d0:	697b      	ldr	r3, [r7, #20]
 80046d2:	2b00      	cmp	r3, #0
 80046d4:	d055      	beq.n	8004782 <remove_chain+0x11e>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 80046d6:	697b      	ldr	r3, [r7, #20]
 80046d8:	2b01      	cmp	r3, #1
 80046da:	d101      	bne.n	80046e0 <remove_chain+0x7c>
 80046dc:	2302      	movs	r3, #2
 80046de:	e09f      	b.n	8004820 <remove_chain+0x1bc>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 80046e0:	697b      	ldr	r3, [r7, #20]
 80046e2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80046e6:	d101      	bne.n	80046ec <remove_chain+0x88>
 80046e8:	2301      	movs	r3, #1
 80046ea:	e099      	b.n	8004820 <remove_chain+0x1bc>
		if (!FF_FS_EXFAT || fs->fs_type != FS_EXFAT) {
 80046ec:	69bb      	ldr	r3, [r7, #24]
 80046ee:	781b      	ldrb	r3, [r3, #0]
 80046f0:	2b04      	cmp	r3, #4
 80046f2:	d00b      	beq.n	800470c <remove_chain+0xa8>
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 80046f4:	2200      	movs	r2, #0
 80046f6:	68b9      	ldr	r1, [r7, #8]
 80046f8:	69b8      	ldr	r0, [r7, #24]
 80046fa:	f7ff fd7d 	bl	80041f8 <put_fat>
 80046fe:	4603      	mov	r3, r0
 8004700:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) return res;
 8004702:	7ffb      	ldrb	r3, [r7, #31]
 8004704:	2b00      	cmp	r3, #0
 8004706:	d001      	beq.n	800470c <remove_chain+0xa8>
 8004708:	7ffb      	ldrb	r3, [r7, #31]
 800470a:	e089      	b.n	8004820 <remove_chain+0x1bc>
		}
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 800470c:	69bb      	ldr	r3, [r7, #24]
 800470e:	699a      	ldr	r2, [r3, #24]
 8004710:	69bb      	ldr	r3, [r7, #24]
 8004712:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004714:	3b02      	subs	r3, #2
 8004716:	429a      	cmp	r2, r3
 8004718:	d20b      	bcs.n	8004732 <remove_chain+0xce>
			fs->free_clst++;
 800471a:	69bb      	ldr	r3, [r7, #24]
 800471c:	699b      	ldr	r3, [r3, #24]
 800471e:	1c5a      	adds	r2, r3, #1
 8004720:	69bb      	ldr	r3, [r7, #24]
 8004722:	619a      	str	r2, [r3, #24]
			fs->fsi_flag |= 1;
 8004724:	69bb      	ldr	r3, [r7, #24]
 8004726:	795b      	ldrb	r3, [r3, #5]
 8004728:	f043 0301 	orr.w	r3, r3, #1
 800472c:	b2da      	uxtb	r2, r3
 800472e:	69bb      	ldr	r3, [r7, #24]
 8004730:	715a      	strb	r2, [r3, #5]
		}
#if FF_FS_EXFAT || FF_USE_TRIM
		if (ecl + 1 == nxt) {	/* Is next cluster contiguous? */
 8004732:	6a3b      	ldr	r3, [r7, #32]
 8004734:	3301      	adds	r3, #1
 8004736:	697a      	ldr	r2, [r7, #20]
 8004738:	429a      	cmp	r2, r3
 800473a:	d102      	bne.n	8004742 <remove_chain+0xde>
			ecl = nxt;
 800473c:	697b      	ldr	r3, [r7, #20]
 800473e:	623b      	str	r3, [r7, #32]
 8004740:	e017      	b.n	8004772 <remove_chain+0x10e>
		} else {				/* End of contiguous cluster block */
#if FF_FS_EXFAT
			if (fs->fs_type == FS_EXFAT) {
 8004742:	69bb      	ldr	r3, [r7, #24]
 8004744:	781b      	ldrb	r3, [r3, #0]
 8004746:	2b04      	cmp	r3, #4
 8004748:	d10f      	bne.n	800476a <remove_chain+0x106>
				res = change_bitmap(fs, scl, ecl - scl + 1, 0);	/* Mark the cluster block 'free' on the bitmap */
 800474a:	6a3a      	ldr	r2, [r7, #32]
 800474c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800474e:	1ad3      	subs	r3, r2, r3
 8004750:	1c5a      	adds	r2, r3, #1
 8004752:	2300      	movs	r3, #0
 8004754:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8004756:	69b8      	ldr	r0, [r7, #24]
 8004758:	f7ff feba 	bl	80044d0 <change_bitmap>
 800475c:	4603      	mov	r3, r0
 800475e:	77fb      	strb	r3, [r7, #31]
				if (res != FR_OK) return res;
 8004760:	7ffb      	ldrb	r3, [r7, #31]
 8004762:	2b00      	cmp	r3, #0
 8004764:	d001      	beq.n	800476a <remove_chain+0x106>
 8004766:	7ffb      	ldrb	r3, [r7, #31]
 8004768:	e05a      	b.n	8004820 <remove_chain+0x1bc>
#if FF_USE_TRIM
			rt[0] = clst2sect(fs, scl);					/* Start of data area to be freed */
			rt[1] = clst2sect(fs, ecl) + fs->csize - 1;	/* End of data area to be freed */
			disk_ioctl(fs->pdrv, CTRL_TRIM, rt);		/* Inform storage device that the data in the block may be erased */
#endif
			scl = ecl = nxt;
 800476a:	697b      	ldr	r3, [r7, #20]
 800476c:	623b      	str	r3, [r7, #32]
 800476e:	6a3b      	ldr	r3, [r7, #32]
 8004770:	627b      	str	r3, [r7, #36]	; 0x24
		}
#endif
		clst = nxt;					/* Next cluster */
 8004772:	697b      	ldr	r3, [r7, #20]
 8004774:	60bb      	str	r3, [r7, #8]
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 8004776:	69bb      	ldr	r3, [r7, #24]
 8004778:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800477a:	68ba      	ldr	r2, [r7, #8]
 800477c:	429a      	cmp	r2, r3
 800477e:	d3a2      	bcc.n	80046c6 <remove_chain+0x62>
 8004780:	e000      	b.n	8004784 <remove_chain+0x120>
		if (nxt == 0) break;				/* Empty cluster? */
 8004782:	bf00      	nop

#if FF_FS_EXFAT
	/* Some post processes for chain status */
	if (fs->fs_type == FS_EXFAT) {
 8004784:	69bb      	ldr	r3, [r7, #24]
 8004786:	781b      	ldrb	r3, [r3, #0]
 8004788:	2b04      	cmp	r3, #4
 800478a:	d148      	bne.n	800481e <remove_chain+0x1ba>
		if (pclst == 0) {	/* Has the entire chain been removed? */
 800478c:	687b      	ldr	r3, [r7, #4]
 800478e:	2b00      	cmp	r3, #0
 8004790:	d103      	bne.n	800479a <remove_chain+0x136>
			obj->stat = 0;		/* Change the chain status 'initial' */
 8004792:	68fb      	ldr	r3, [r7, #12]
 8004794:	2200      	movs	r2, #0
 8004796:	71da      	strb	r2, [r3, #7]
 8004798:	e041      	b.n	800481e <remove_chain+0x1ba>
		} else {
			if (obj->stat == 0) {	/* Is it a fragmented chain from the beginning of this session? */
 800479a:	68fb      	ldr	r3, [r7, #12]
 800479c:	79db      	ldrb	r3, [r3, #7]
 800479e:	2b00      	cmp	r3, #0
 80047a0:	d129      	bne.n	80047f6 <remove_chain+0x192>
				clst = obj->sclust;		/* Follow the chain to check if it gets contiguous */
 80047a2:	68fb      	ldr	r3, [r7, #12]
 80047a4:	689b      	ldr	r3, [r3, #8]
 80047a6:	60bb      	str	r3, [r7, #8]
				while (clst != pclst) {
 80047a8:	e017      	b.n	80047da <remove_chain+0x176>
					nxt = get_fat(obj, clst);
 80047aa:	68b9      	ldr	r1, [r7, #8]
 80047ac:	68f8      	ldr	r0, [r7, #12]
 80047ae:	f7ff fbfd 	bl	8003fac <get_fat>
 80047b2:	6178      	str	r0, [r7, #20]
					if (nxt < 2) return FR_INT_ERR;
 80047b4:	697b      	ldr	r3, [r7, #20]
 80047b6:	2b01      	cmp	r3, #1
 80047b8:	d801      	bhi.n	80047be <remove_chain+0x15a>
 80047ba:	2302      	movs	r3, #2
 80047bc:	e030      	b.n	8004820 <remove_chain+0x1bc>
					if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;
 80047be:	697b      	ldr	r3, [r7, #20]
 80047c0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80047c4:	d101      	bne.n	80047ca <remove_chain+0x166>
 80047c6:	2301      	movs	r3, #1
 80047c8:	e02a      	b.n	8004820 <remove_chain+0x1bc>
					if (nxt != clst + 1) break;	/* Not contiguous? */
 80047ca:	68bb      	ldr	r3, [r7, #8]
 80047cc:	3301      	adds	r3, #1
 80047ce:	697a      	ldr	r2, [r7, #20]
 80047d0:	429a      	cmp	r2, r3
 80047d2:	d107      	bne.n	80047e4 <remove_chain+0x180>
					clst++;
 80047d4:	68bb      	ldr	r3, [r7, #8]
 80047d6:	3301      	adds	r3, #1
 80047d8:	60bb      	str	r3, [r7, #8]
				while (clst != pclst) {
 80047da:	68ba      	ldr	r2, [r7, #8]
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	429a      	cmp	r2, r3
 80047e0:	d1e3      	bne.n	80047aa <remove_chain+0x146>
 80047e2:	e000      	b.n	80047e6 <remove_chain+0x182>
					if (nxt != clst + 1) break;	/* Not contiguous? */
 80047e4:	bf00      	nop
				}
				if (clst == pclst) {	/* Has the chain got contiguous again? */
 80047e6:	68ba      	ldr	r2, [r7, #8]
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	429a      	cmp	r2, r3
 80047ec:	d117      	bne.n	800481e <remove_chain+0x1ba>
					obj->stat = 2;		/* Change the chain status 'contiguous' */
 80047ee:	68fb      	ldr	r3, [r7, #12]
 80047f0:	2202      	movs	r2, #2
 80047f2:	71da      	strb	r2, [r3, #7]
 80047f4:	e013      	b.n	800481e <remove_chain+0x1ba>
				}
			} else {
				if (obj->stat == 3 && pclst >= obj->sclust && pclst <= obj->sclust + obj->n_cont) {	/* Was the chain fragmented in this session and got contiguous again? */
 80047f6:	68fb      	ldr	r3, [r7, #12]
 80047f8:	79db      	ldrb	r3, [r3, #7]
 80047fa:	2b03      	cmp	r3, #3
 80047fc:	d10f      	bne.n	800481e <remove_chain+0x1ba>
 80047fe:	68fb      	ldr	r3, [r7, #12]
 8004800:	689b      	ldr	r3, [r3, #8]
 8004802:	687a      	ldr	r2, [r7, #4]
 8004804:	429a      	cmp	r2, r3
 8004806:	d30a      	bcc.n	800481e <remove_chain+0x1ba>
 8004808:	68fb      	ldr	r3, [r7, #12]
 800480a:	689a      	ldr	r2, [r3, #8]
 800480c:	68fb      	ldr	r3, [r7, #12]
 800480e:	699b      	ldr	r3, [r3, #24]
 8004810:	4413      	add	r3, r2
 8004812:	687a      	ldr	r2, [r7, #4]
 8004814:	429a      	cmp	r2, r3
 8004816:	d802      	bhi.n	800481e <remove_chain+0x1ba>
					obj->stat = 2;	/* Change the chain status 'contiguous' */
 8004818:	68fb      	ldr	r3, [r7, #12]
 800481a:	2202      	movs	r2, #2
 800481c:	71da      	strb	r2, [r3, #7]
				}
			}
		}
	}
#endif
	return FR_OK;
 800481e:	2300      	movs	r3, #0
}
 8004820:	4618      	mov	r0, r3
 8004822:	3728      	adds	r7, #40	; 0x28
 8004824:	46bd      	mov	sp, r7
 8004826:	bd80      	pop	{r7, pc}

08004828 <create_chain>:

static DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	FFOBJID* obj,		/* Corresponding object */
	DWORD clst			/* Cluster# to stretch, 0:Create a new chain */
)
{
 8004828:	b580      	push	{r7, lr}
 800482a:	b088      	sub	sp, #32
 800482c:	af00      	add	r7, sp, #0
 800482e:	6078      	str	r0, [r7, #4]
 8004830:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;
	FATFS *fs = obj->fs;
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	681b      	ldr	r3, [r3, #0]
 8004836:	613b      	str	r3, [r7, #16]


	if (clst == 0) {	/* Create a new chain */
 8004838:	683b      	ldr	r3, [r7, #0]
 800483a:	2b00      	cmp	r3, #0
 800483c:	d10d      	bne.n	800485a <create_chain+0x32>
		scl = fs->last_clst;				/* Suggested cluster to start to find */
 800483e:	693b      	ldr	r3, [r7, #16]
 8004840:	695b      	ldr	r3, [r3, #20]
 8004842:	61bb      	str	r3, [r7, #24]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 8004844:	69bb      	ldr	r3, [r7, #24]
 8004846:	2b00      	cmp	r3, #0
 8004848:	d004      	beq.n	8004854 <create_chain+0x2c>
 800484a:	693b      	ldr	r3, [r7, #16]
 800484c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800484e:	69ba      	ldr	r2, [r7, #24]
 8004850:	429a      	cmp	r2, r3
 8004852:	d31b      	bcc.n	800488c <create_chain+0x64>
 8004854:	2301      	movs	r3, #1
 8004856:	61bb      	str	r3, [r7, #24]
 8004858:	e018      	b.n	800488c <create_chain+0x64>
	}
	else {				/* Stretch a chain */
		cs = get_fat(obj, clst);			/* Check the cluster status */
 800485a:	6839      	ldr	r1, [r7, #0]
 800485c:	6878      	ldr	r0, [r7, #4]
 800485e:	f7ff fba5 	bl	8003fac <get_fat>
 8004862:	60f8      	str	r0, [r7, #12]
		if (cs < 2) return 1;				/* Test for insanity */
 8004864:	68fb      	ldr	r3, [r7, #12]
 8004866:	2b01      	cmp	r3, #1
 8004868:	d801      	bhi.n	800486e <create_chain+0x46>
 800486a:	2301      	movs	r3, #1
 800486c:	e113      	b.n	8004a96 <create_chain+0x26e>
		if (cs == 0xFFFFFFFF) return cs;	/* Test for disk error */
 800486e:	68fb      	ldr	r3, [r7, #12]
 8004870:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004874:	d101      	bne.n	800487a <create_chain+0x52>
 8004876:	68fb      	ldr	r3, [r7, #12]
 8004878:	e10d      	b.n	8004a96 <create_chain+0x26e>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 800487a:	693b      	ldr	r3, [r7, #16]
 800487c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800487e:	68fa      	ldr	r2, [r7, #12]
 8004880:	429a      	cmp	r2, r3
 8004882:	d201      	bcs.n	8004888 <create_chain+0x60>
 8004884:	68fb      	ldr	r3, [r7, #12]
 8004886:	e106      	b.n	8004a96 <create_chain+0x26e>
		scl = clst;							/* Cluster to start to find */
 8004888:	683b      	ldr	r3, [r7, #0]
 800488a:	61bb      	str	r3, [r7, #24]
	}
	if (fs->free_clst == 0) return 0;		/* No free cluster */
 800488c:	693b      	ldr	r3, [r7, #16]
 800488e:	699b      	ldr	r3, [r3, #24]
 8004890:	2b00      	cmp	r3, #0
 8004892:	d101      	bne.n	8004898 <create_chain+0x70>
 8004894:	2300      	movs	r3, #0
 8004896:	e0fe      	b.n	8004a96 <create_chain+0x26e>

#if FF_FS_EXFAT
	if (fs->fs_type == FS_EXFAT) {	/* On the exFAT volume */
 8004898:	693b      	ldr	r3, [r7, #16]
 800489a:	781b      	ldrb	r3, [r3, #0]
 800489c:	2b04      	cmp	r3, #4
 800489e:	d165      	bne.n	800496c <create_chain+0x144>
		ncl = find_bitmap(fs, scl, 1);				/* Find a free cluster */
 80048a0:	2201      	movs	r2, #1
 80048a2:	69b9      	ldr	r1, [r7, #24]
 80048a4:	6938      	ldr	r0, [r7, #16]
 80048a6:	f7ff fd97 	bl	80043d8 <find_bitmap>
 80048aa:	61f8      	str	r0, [r7, #28]
		if (ncl == 0 || ncl == 0xFFFFFFFF) return ncl;	/* No free cluster or hard error? */
 80048ac:	69fb      	ldr	r3, [r7, #28]
 80048ae:	2b00      	cmp	r3, #0
 80048b0:	d003      	beq.n	80048ba <create_chain+0x92>
 80048b2:	69fb      	ldr	r3, [r7, #28]
 80048b4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80048b8:	d101      	bne.n	80048be <create_chain+0x96>
 80048ba:	69fb      	ldr	r3, [r7, #28]
 80048bc:	e0eb      	b.n	8004a96 <create_chain+0x26e>
		res = change_bitmap(fs, ncl, 1, 1);			/* Mark the cluster 'in use' */
 80048be:	2301      	movs	r3, #1
 80048c0:	2201      	movs	r2, #1
 80048c2:	69f9      	ldr	r1, [r7, #28]
 80048c4:	6938      	ldr	r0, [r7, #16]
 80048c6:	f7ff fe03 	bl	80044d0 <change_bitmap>
 80048ca:	4603      	mov	r3, r0
 80048cc:	75fb      	strb	r3, [r7, #23]
		if (res == FR_INT_ERR) return 1;
 80048ce:	7dfb      	ldrb	r3, [r7, #23]
 80048d0:	2b02      	cmp	r3, #2
 80048d2:	d101      	bne.n	80048d8 <create_chain+0xb0>
 80048d4:	2301      	movs	r3, #1
 80048d6:	e0de      	b.n	8004a96 <create_chain+0x26e>
		if (res == FR_DISK_ERR) return 0xFFFFFFFF;
 80048d8:	7dfb      	ldrb	r3, [r7, #23]
 80048da:	2b01      	cmp	r3, #1
 80048dc:	d102      	bne.n	80048e4 <create_chain+0xbc>
 80048de:	f04f 33ff 	mov.w	r3, #4294967295
 80048e2:	e0d8      	b.n	8004a96 <create_chain+0x26e>
		if (clst == 0) {							/* Is it a new chain? */
 80048e4:	683b      	ldr	r3, [r7, #0]
 80048e6:	2b00      	cmp	r3, #0
 80048e8:	d103      	bne.n	80048f2 <create_chain+0xca>
			obj->stat = 2;							/* Set status 'contiguous' */
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	2202      	movs	r2, #2
 80048ee:	71da      	strb	r2, [r3, #7]
 80048f0:	e011      	b.n	8004916 <create_chain+0xee>
		} else {									/* It is a stretched chain */
			if (obj->stat == 2 && ncl != scl + 1) {	/* Is the chain got fragmented? */
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	79db      	ldrb	r3, [r3, #7]
 80048f6:	2b02      	cmp	r3, #2
 80048f8:	d10d      	bne.n	8004916 <create_chain+0xee>
 80048fa:	69bb      	ldr	r3, [r7, #24]
 80048fc:	3301      	adds	r3, #1
 80048fe:	69fa      	ldr	r2, [r7, #28]
 8004900:	429a      	cmp	r2, r3
 8004902:	d008      	beq.n	8004916 <create_chain+0xee>
				obj->n_cont = scl - obj->sclust;	/* Set size of the contiguous part */
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	689b      	ldr	r3, [r3, #8]
 8004908:	69ba      	ldr	r2, [r7, #24]
 800490a:	1ad2      	subs	r2, r2, r3
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	619a      	str	r2, [r3, #24]
				obj->stat = 3;						/* Change status 'just fragmented' */
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	2203      	movs	r2, #3
 8004914:	71da      	strb	r2, [r3, #7]
			}
		}
		if (obj->stat != 2) {	/* Is the file non-contiguous? */
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	79db      	ldrb	r3, [r3, #7]
 800491a:	2b02      	cmp	r3, #2
 800491c:	f000 8098 	beq.w	8004a50 <create_chain+0x228>
			if (ncl == clst + 1) {	/* Is the cluster next to previous one? */
 8004920:	683b      	ldr	r3, [r7, #0]
 8004922:	3301      	adds	r3, #1
 8004924:	69fa      	ldr	r2, [r7, #28]
 8004926:	429a      	cmp	r2, r3
 8004928:	d10b      	bne.n	8004942 <create_chain+0x11a>
				obj->n_frag = obj->n_frag ? obj->n_frag + 1 : 2;	/* Increment size of last framgent */
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	69db      	ldr	r3, [r3, #28]
 800492e:	2b00      	cmp	r3, #0
 8004930:	d003      	beq.n	800493a <create_chain+0x112>
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	69db      	ldr	r3, [r3, #28]
 8004936:	3301      	adds	r3, #1
 8004938:	e000      	b.n	800493c <create_chain+0x114>
 800493a:	2302      	movs	r3, #2
 800493c:	687a      	ldr	r2, [r7, #4]
 800493e:	61d3      	str	r3, [r2, #28]
 8004940:	e086      	b.n	8004a50 <create_chain+0x228>
			} else {				/* New fragment */
				if (obj->n_frag == 0) obj->n_frag = 1;
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	69db      	ldr	r3, [r3, #28]
 8004946:	2b00      	cmp	r3, #0
 8004948:	d102      	bne.n	8004950 <create_chain+0x128>
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	2201      	movs	r2, #1
 800494e:	61da      	str	r2, [r3, #28]
				res = fill_last_frag(obj, clst, ncl);	/* Fill last fragment on the FAT and link it to new one */
 8004950:	69fa      	ldr	r2, [r7, #28]
 8004952:	6839      	ldr	r1, [r7, #0]
 8004954:	6878      	ldr	r0, [r7, #4]
 8004956:	f7ff fe54 	bl	8004602 <fill_last_frag>
 800495a:	4603      	mov	r3, r0
 800495c:	75fb      	strb	r3, [r7, #23]
				if (res == FR_OK) obj->n_frag = 1;
 800495e:	7dfb      	ldrb	r3, [r7, #23]
 8004960:	2b00      	cmp	r3, #0
 8004962:	d175      	bne.n	8004a50 <create_chain+0x228>
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	2201      	movs	r2, #1
 8004968:	61da      	str	r2, [r3, #28]
 800496a:	e071      	b.n	8004a50 <create_chain+0x228>
			}
		}
	} else
#endif
	{	/* On the FAT/FAT32 volume */
		ncl = 0;
 800496c:	2300      	movs	r3, #0
 800496e:	61fb      	str	r3, [r7, #28]
		if (scl == clst) {						/* Stretching an existing chain? */
 8004970:	69ba      	ldr	r2, [r7, #24]
 8004972:	683b      	ldr	r3, [r7, #0]
 8004974:	429a      	cmp	r2, r3
 8004976:	d129      	bne.n	80049cc <create_chain+0x1a4>
			ncl = scl + 1;						/* Test if next cluster is free */
 8004978:	69bb      	ldr	r3, [r7, #24]
 800497a:	3301      	adds	r3, #1
 800497c:	61fb      	str	r3, [r7, #28]
			if (ncl >= fs->n_fatent) ncl = 2;
 800497e:	693b      	ldr	r3, [r7, #16]
 8004980:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004982:	69fa      	ldr	r2, [r7, #28]
 8004984:	429a      	cmp	r2, r3
 8004986:	d301      	bcc.n	800498c <create_chain+0x164>
 8004988:	2302      	movs	r3, #2
 800498a:	61fb      	str	r3, [r7, #28]
			cs = get_fat(obj, ncl);				/* Get next cluster status */
 800498c:	69f9      	ldr	r1, [r7, #28]
 800498e:	6878      	ldr	r0, [r7, #4]
 8004990:	f7ff fb0c 	bl	8003fac <get_fat>
 8004994:	60f8      	str	r0, [r7, #12]
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* Test for error */
 8004996:	68fb      	ldr	r3, [r7, #12]
 8004998:	2b01      	cmp	r3, #1
 800499a:	d003      	beq.n	80049a4 <create_chain+0x17c>
 800499c:	68fb      	ldr	r3, [r7, #12]
 800499e:	f1b3 3fff 	cmp.w	r3, #4294967295
 80049a2:	d101      	bne.n	80049a8 <create_chain+0x180>
 80049a4:	68fb      	ldr	r3, [r7, #12]
 80049a6:	e076      	b.n	8004a96 <create_chain+0x26e>
			if (cs != 0) {						/* Not free? */
 80049a8:	68fb      	ldr	r3, [r7, #12]
 80049aa:	2b00      	cmp	r3, #0
 80049ac:	d00e      	beq.n	80049cc <create_chain+0x1a4>
				cs = fs->last_clst;				/* Start at suggested cluster if it is valid */
 80049ae:	693b      	ldr	r3, [r7, #16]
 80049b0:	695b      	ldr	r3, [r3, #20]
 80049b2:	60fb      	str	r3, [r7, #12]
				if (cs >= 2 && cs < fs->n_fatent) scl = cs;
 80049b4:	68fb      	ldr	r3, [r7, #12]
 80049b6:	2b01      	cmp	r3, #1
 80049b8:	d906      	bls.n	80049c8 <create_chain+0x1a0>
 80049ba:	693b      	ldr	r3, [r7, #16]
 80049bc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80049be:	68fa      	ldr	r2, [r7, #12]
 80049c0:	429a      	cmp	r2, r3
 80049c2:	d201      	bcs.n	80049c8 <create_chain+0x1a0>
 80049c4:	68fb      	ldr	r3, [r7, #12]
 80049c6:	61bb      	str	r3, [r7, #24]
				ncl = 0;
 80049c8:	2300      	movs	r3, #0
 80049ca:	61fb      	str	r3, [r7, #28]
			}
		}
		if (ncl == 0) {	/* The new cluster cannot be contiguous and find another fragment */
 80049cc:	69fb      	ldr	r3, [r7, #28]
 80049ce:	2b00      	cmp	r3, #0
 80049d0:	d129      	bne.n	8004a26 <create_chain+0x1fe>
			ncl = scl;	/* Start cluster */
 80049d2:	69bb      	ldr	r3, [r7, #24]
 80049d4:	61fb      	str	r3, [r7, #28]
			for (;;) {
				ncl++;							/* Next cluster */
 80049d6:	69fb      	ldr	r3, [r7, #28]
 80049d8:	3301      	adds	r3, #1
 80049da:	61fb      	str	r3, [r7, #28]
				if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 80049dc:	693b      	ldr	r3, [r7, #16]
 80049de:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80049e0:	69fa      	ldr	r2, [r7, #28]
 80049e2:	429a      	cmp	r2, r3
 80049e4:	d307      	bcc.n	80049f6 <create_chain+0x1ce>
					ncl = 2;
 80049e6:	2302      	movs	r3, #2
 80049e8:	61fb      	str	r3, [r7, #28]
					if (ncl > scl) return 0;	/* No free cluster found? */
 80049ea:	69fa      	ldr	r2, [r7, #28]
 80049ec:	69bb      	ldr	r3, [r7, #24]
 80049ee:	429a      	cmp	r2, r3
 80049f0:	d901      	bls.n	80049f6 <create_chain+0x1ce>
 80049f2:	2300      	movs	r3, #0
 80049f4:	e04f      	b.n	8004a96 <create_chain+0x26e>
				}
				cs = get_fat(obj, ncl);			/* Get the cluster status */
 80049f6:	69f9      	ldr	r1, [r7, #28]
 80049f8:	6878      	ldr	r0, [r7, #4]
 80049fa:	f7ff fad7 	bl	8003fac <get_fat>
 80049fe:	60f8      	str	r0, [r7, #12]
				if (cs == 0) break;				/* Found a free cluster? */
 8004a00:	68fb      	ldr	r3, [r7, #12]
 8004a02:	2b00      	cmp	r3, #0
 8004a04:	d00e      	beq.n	8004a24 <create_chain+0x1fc>
				if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* Test for error */
 8004a06:	68fb      	ldr	r3, [r7, #12]
 8004a08:	2b01      	cmp	r3, #1
 8004a0a:	d003      	beq.n	8004a14 <create_chain+0x1ec>
 8004a0c:	68fb      	ldr	r3, [r7, #12]
 8004a0e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004a12:	d101      	bne.n	8004a18 <create_chain+0x1f0>
 8004a14:	68fb      	ldr	r3, [r7, #12]
 8004a16:	e03e      	b.n	8004a96 <create_chain+0x26e>
				if (ncl == scl) return 0;		/* No free cluster found? */
 8004a18:	69fa      	ldr	r2, [r7, #28]
 8004a1a:	69bb      	ldr	r3, [r7, #24]
 8004a1c:	429a      	cmp	r2, r3
 8004a1e:	d1da      	bne.n	80049d6 <create_chain+0x1ae>
 8004a20:	2300      	movs	r3, #0
 8004a22:	e038      	b.n	8004a96 <create_chain+0x26e>
				if (cs == 0) break;				/* Found a free cluster? */
 8004a24:	bf00      	nop
			}
		}
		res = put_fat(fs, ncl, 0xFFFFFFFF);		/* Mark the new cluster 'EOC' */
 8004a26:	f04f 32ff 	mov.w	r2, #4294967295
 8004a2a:	69f9      	ldr	r1, [r7, #28]
 8004a2c:	6938      	ldr	r0, [r7, #16]
 8004a2e:	f7ff fbe3 	bl	80041f8 <put_fat>
 8004a32:	4603      	mov	r3, r0
 8004a34:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK && clst != 0) {
 8004a36:	7dfb      	ldrb	r3, [r7, #23]
 8004a38:	2b00      	cmp	r3, #0
 8004a3a:	d109      	bne.n	8004a50 <create_chain+0x228>
 8004a3c:	683b      	ldr	r3, [r7, #0]
 8004a3e:	2b00      	cmp	r3, #0
 8004a40:	d006      	beq.n	8004a50 <create_chain+0x228>
			res = put_fat(fs, clst, ncl);		/* Link it from the previous one if needed */
 8004a42:	69fa      	ldr	r2, [r7, #28]
 8004a44:	6839      	ldr	r1, [r7, #0]
 8004a46:	6938      	ldr	r0, [r7, #16]
 8004a48:	f7ff fbd6 	bl	80041f8 <put_fat>
 8004a4c:	4603      	mov	r3, r0
 8004a4e:	75fb      	strb	r3, [r7, #23]
		}
	}

	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 8004a50:	7dfb      	ldrb	r3, [r7, #23]
 8004a52:	2b00      	cmp	r3, #0
 8004a54:	d116      	bne.n	8004a84 <create_chain+0x25c>
		fs->last_clst = ncl;
 8004a56:	693b      	ldr	r3, [r7, #16]
 8004a58:	69fa      	ldr	r2, [r7, #28]
 8004a5a:	615a      	str	r2, [r3, #20]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 8004a5c:	693b      	ldr	r3, [r7, #16]
 8004a5e:	699a      	ldr	r2, [r3, #24]
 8004a60:	693b      	ldr	r3, [r7, #16]
 8004a62:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004a64:	3b02      	subs	r3, #2
 8004a66:	429a      	cmp	r2, r3
 8004a68:	d804      	bhi.n	8004a74 <create_chain+0x24c>
 8004a6a:	693b      	ldr	r3, [r7, #16]
 8004a6c:	699b      	ldr	r3, [r3, #24]
 8004a6e:	1e5a      	subs	r2, r3, #1
 8004a70:	693b      	ldr	r3, [r7, #16]
 8004a72:	619a      	str	r2, [r3, #24]
		fs->fsi_flag |= 1;
 8004a74:	693b      	ldr	r3, [r7, #16]
 8004a76:	795b      	ldrb	r3, [r3, #5]
 8004a78:	f043 0301 	orr.w	r3, r3, #1
 8004a7c:	b2da      	uxtb	r2, r3
 8004a7e:	693b      	ldr	r3, [r7, #16]
 8004a80:	715a      	strb	r2, [r3, #5]
 8004a82:	e007      	b.n	8004a94 <create_chain+0x26c>
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 8004a84:	7dfb      	ldrb	r3, [r7, #23]
 8004a86:	2b01      	cmp	r3, #1
 8004a88:	d102      	bne.n	8004a90 <create_chain+0x268>
 8004a8a:	f04f 33ff 	mov.w	r3, #4294967295
 8004a8e:	e000      	b.n	8004a92 <create_chain+0x26a>
 8004a90:	2301      	movs	r3, #1
 8004a92:	61fb      	str	r3, [r7, #28]
	}

	return ncl;		/* Return new cluster number or error status */
 8004a94:	69fb      	ldr	r3, [r7, #28]
}
 8004a96:	4618      	mov	r0, r3
 8004a98:	3720      	adds	r7, #32
 8004a9a:	46bd      	mov	sp, r7
 8004a9c:	bd80      	pop	{r7, pc}

08004a9e <dir_clear>:
#if !FF_FS_READONLY
static FRESULT dir_clear (	/* Returns FR_OK or FR_DISK_ERR */
	FATFS *fs,		/* Filesystem object */
	DWORD clst		/* Directory table to clear */
)
{
 8004a9e:	b580      	push	{r7, lr}
 8004aa0:	b086      	sub	sp, #24
 8004aa2:	af00      	add	r7, sp, #0
 8004aa4:	6078      	str	r0, [r7, #4]
 8004aa6:	6039      	str	r1, [r7, #0]
	LBA_t sect;
	UINT n, szb;
	BYTE *ibuf;


	if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 8004aa8:	6878      	ldr	r0, [r7, #4]
 8004aaa:	f7ff f989 	bl	8003dc0 <sync_window>
 8004aae:	4603      	mov	r3, r0
 8004ab0:	2b00      	cmp	r3, #0
 8004ab2:	d001      	beq.n	8004ab8 <dir_clear+0x1a>
 8004ab4:	2301      	movs	r3, #1
 8004ab6:	e036      	b.n	8004b26 <dir_clear+0x88>
	sect = clst2sect(fs, clst);		/* Top of the cluster */
 8004ab8:	6839      	ldr	r1, [r7, #0]
 8004aba:	6878      	ldr	r0, [r7, #4]
 8004abc:	f7ff fa58 	bl	8003f70 <clst2sect>
 8004ac0:	6138      	str	r0, [r7, #16]
	fs->winsect = sect;				/* Set window to top of the cluster */
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	693a      	ldr	r2, [r7, #16]
 8004ac6:	649a      	str	r2, [r3, #72]	; 0x48
	memset(fs->win, 0, sizeof fs->win);	/* Clear window buffer */
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	334c      	adds	r3, #76	; 0x4c
 8004acc:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004ad0:	2100      	movs	r1, #0
 8004ad2:	4618      	mov	r0, r3
 8004ad4:	f012 f8ba 	bl	8016c4c <memset>
		for (n = 0; n < fs->csize && disk_write(fs->pdrv, ibuf, sect + n, szb) == RES_OK; n += szb) ;	/* Fill the cluster with 0 */
		ff_memfree(ibuf);
	} else
#endif
	{
		ibuf = fs->win; szb = 1;	/* Use window buffer (many single-sector writes may take a time) */
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	334c      	adds	r3, #76	; 0x4c
 8004adc:	60fb      	str	r3, [r7, #12]
 8004ade:	2301      	movs	r3, #1
 8004ae0:	60bb      	str	r3, [r7, #8]
		for (n = 0; n < fs->csize && disk_write(fs->pdrv, ibuf, sect + n, szb) == RES_OK; n += szb) ;	/* Fill the cluster with 0 */
 8004ae2:	2300      	movs	r3, #0
 8004ae4:	617b      	str	r3, [r7, #20]
 8004ae6:	e003      	b.n	8004af0 <dir_clear+0x52>
 8004ae8:	697a      	ldr	r2, [r7, #20]
 8004aea:	68bb      	ldr	r3, [r7, #8]
 8004aec:	4413      	add	r3, r2
 8004aee:	617b      	str	r3, [r7, #20]
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	895b      	ldrh	r3, [r3, #10]
 8004af4:	461a      	mov	r2, r3
 8004af6:	697b      	ldr	r3, [r7, #20]
 8004af8:	4293      	cmp	r3, r2
 8004afa:	d20b      	bcs.n	8004b14 <dir_clear+0x76>
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	7858      	ldrb	r0, [r3, #1]
 8004b00:	693a      	ldr	r2, [r7, #16]
 8004b02:	697b      	ldr	r3, [r7, #20]
 8004b04:	441a      	add	r2, r3
 8004b06:	68bb      	ldr	r3, [r7, #8]
 8004b08:	68f9      	ldr	r1, [r7, #12]
 8004b0a:	f004 fc2b 	bl	8009364 <disk_write>
 8004b0e:	4603      	mov	r3, r0
 8004b10:	2b00      	cmp	r3, #0
 8004b12:	d0e9      	beq.n	8004ae8 <dir_clear+0x4a>
	}
	return (n == fs->csize) ? FR_OK : FR_DISK_ERR;
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	895b      	ldrh	r3, [r3, #10]
 8004b18:	461a      	mov	r2, r3
 8004b1a:	697b      	ldr	r3, [r7, #20]
 8004b1c:	4293      	cmp	r3, r2
 8004b1e:	bf14      	ite	ne
 8004b20:	2301      	movne	r3, #1
 8004b22:	2300      	moveq	r3, #0
 8004b24:	b2db      	uxtb	r3, r3
}
 8004b26:	4618      	mov	r0, r3
 8004b28:	3718      	adds	r7, #24
 8004b2a:	46bd      	mov	sp, r7
 8004b2c:	bd80      	pop	{r7, pc}

08004b2e <dir_sdi>:

static FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to directory object */
	DWORD ofs		/* Offset of directory table */
)
{
 8004b2e:	b580      	push	{r7, lr}
 8004b30:	b086      	sub	sp, #24
 8004b32:	af00      	add	r7, sp, #0
 8004b34:	6078      	str	r0, [r7, #4]
 8004b36:	6039      	str	r1, [r7, #0]
	DWORD csz, clst;
	FATFS *fs = dp->obj.fs;
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	681b      	ldr	r3, [r3, #0]
 8004b3c:	613b      	str	r3, [r7, #16]


	if (ofs >= (DWORD)((FF_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 8004b3e:	693b      	ldr	r3, [r7, #16]
 8004b40:	781b      	ldrb	r3, [r3, #0]
 8004b42:	2b04      	cmp	r3, #4
 8004b44:	d102      	bne.n	8004b4c <dir_sdi+0x1e>
 8004b46:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004b4a:	e001      	b.n	8004b50 <dir_sdi+0x22>
 8004b4c:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8004b50:	683b      	ldr	r3, [r7, #0]
 8004b52:	429a      	cmp	r2, r3
 8004b54:	d904      	bls.n	8004b60 <dir_sdi+0x32>
 8004b56:	683b      	ldr	r3, [r7, #0]
 8004b58:	f003 031f 	and.w	r3, r3, #31
 8004b5c:	2b00      	cmp	r3, #0
 8004b5e:	d001      	beq.n	8004b64 <dir_sdi+0x36>
		return FR_INT_ERR;
 8004b60:	2302      	movs	r3, #2
 8004b62:	e066      	b.n	8004c32 <dir_sdi+0x104>
	}
	dp->dptr = ofs;				/* Set current offset */
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	683a      	ldr	r2, [r7, #0]
 8004b68:	631a      	str	r2, [r3, #48]	; 0x30
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	689b      	ldr	r3, [r3, #8]
 8004b6e:	617b      	str	r3, [r7, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 8004b70:	697b      	ldr	r3, [r7, #20]
 8004b72:	2b00      	cmp	r3, #0
 8004b74:	d109      	bne.n	8004b8a <dir_sdi+0x5c>
 8004b76:	693b      	ldr	r3, [r7, #16]
 8004b78:	781b      	ldrb	r3, [r3, #0]
 8004b7a:	2b02      	cmp	r3, #2
 8004b7c:	d905      	bls.n	8004b8a <dir_sdi+0x5c>
		clst = (DWORD)fs->dirbase;
 8004b7e:	693b      	ldr	r3, [r7, #16]
 8004b80:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004b82:	617b      	str	r3, [r7, #20]
		if (FF_FS_EXFAT) dp->obj.stat = 0;	/* exFAT: Root dir has an FAT chain */
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	2200      	movs	r2, #0
 8004b88:	71da      	strb	r2, [r3, #7]
	}

	if (clst == 0) {	/* Static table (root-directory on the FAT volume) */
 8004b8a:	697b      	ldr	r3, [r7, #20]
 8004b8c:	2b00      	cmp	r3, #0
 8004b8e:	d10c      	bne.n	8004baa <dir_sdi+0x7c>
		if (ofs / SZDIRE >= fs->n_rootdir) return FR_INT_ERR;	/* Is index out of range? */
 8004b90:	683b      	ldr	r3, [r7, #0]
 8004b92:	095b      	lsrs	r3, r3, #5
 8004b94:	693a      	ldr	r2, [r7, #16]
 8004b96:	8912      	ldrh	r2, [r2, #8]
 8004b98:	4293      	cmp	r3, r2
 8004b9a:	d301      	bcc.n	8004ba0 <dir_sdi+0x72>
 8004b9c:	2302      	movs	r3, #2
 8004b9e:	e048      	b.n	8004c32 <dir_sdi+0x104>
		dp->sect = fs->dirbase;
 8004ba0:	693b      	ldr	r3, [r7, #16]
 8004ba2:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	639a      	str	r2, [r3, #56]	; 0x38
 8004ba8:	e029      	b.n	8004bfe <dir_sdi+0xd0>

	} else {			/* Dynamic table (sub-directory or root-directory on the FAT32/exFAT volume) */
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 8004baa:	693b      	ldr	r3, [r7, #16]
 8004bac:	895b      	ldrh	r3, [r3, #10]
 8004bae:	025b      	lsls	r3, r3, #9
 8004bb0:	60fb      	str	r3, [r7, #12]
		while (ofs >= csz) {				/* Follow cluster chain */
 8004bb2:	e019      	b.n	8004be8 <dir_sdi+0xba>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	6979      	ldr	r1, [r7, #20]
 8004bb8:	4618      	mov	r0, r3
 8004bba:	f7ff f9f7 	bl	8003fac <get_fat>
 8004bbe:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 8004bc0:	697b      	ldr	r3, [r7, #20]
 8004bc2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004bc6:	d101      	bne.n	8004bcc <dir_sdi+0x9e>
 8004bc8:	2301      	movs	r3, #1
 8004bca:	e032      	b.n	8004c32 <dir_sdi+0x104>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 8004bcc:	697b      	ldr	r3, [r7, #20]
 8004bce:	2b01      	cmp	r3, #1
 8004bd0:	d904      	bls.n	8004bdc <dir_sdi+0xae>
 8004bd2:	693b      	ldr	r3, [r7, #16]
 8004bd4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004bd6:	697a      	ldr	r2, [r7, #20]
 8004bd8:	429a      	cmp	r2, r3
 8004bda:	d301      	bcc.n	8004be0 <dir_sdi+0xb2>
 8004bdc:	2302      	movs	r3, #2
 8004bde:	e028      	b.n	8004c32 <dir_sdi+0x104>
			ofs -= csz;
 8004be0:	683a      	ldr	r2, [r7, #0]
 8004be2:	68fb      	ldr	r3, [r7, #12]
 8004be4:	1ad3      	subs	r3, r2, r3
 8004be6:	603b      	str	r3, [r7, #0]
		while (ofs >= csz) {				/* Follow cluster chain */
 8004be8:	683a      	ldr	r2, [r7, #0]
 8004bea:	68fb      	ldr	r3, [r7, #12]
 8004bec:	429a      	cmp	r2, r3
 8004bee:	d2e1      	bcs.n	8004bb4 <dir_sdi+0x86>
		}
		dp->sect = clst2sect(fs, clst);
 8004bf0:	6979      	ldr	r1, [r7, #20]
 8004bf2:	6938      	ldr	r0, [r7, #16]
 8004bf4:	f7ff f9bc 	bl	8003f70 <clst2sect>
 8004bf8:	4602      	mov	r2, r0
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	639a      	str	r2, [r3, #56]	; 0x38
	}
	dp->clust = clst;					/* Current cluster# */
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	697a      	ldr	r2, [r7, #20]
 8004c02:	635a      	str	r2, [r3, #52]	; 0x34
	if (dp->sect == 0) return FR_INT_ERR;
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004c08:	2b00      	cmp	r3, #0
 8004c0a:	d101      	bne.n	8004c10 <dir_sdi+0xe2>
 8004c0c:	2302      	movs	r3, #2
 8004c0e:	e010      	b.n	8004c32 <dir_sdi+0x104>
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004c14:	683b      	ldr	r3, [r7, #0]
 8004c16:	0a5b      	lsrs	r3, r3, #9
 8004c18:	441a      	add	r2, r3
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	639a      	str	r2, [r3, #56]	; 0x38
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 8004c1e:	693b      	ldr	r3, [r7, #16]
 8004c20:	f103 024c 	add.w	r2, r3, #76	; 0x4c
 8004c24:	683b      	ldr	r3, [r7, #0]
 8004c26:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004c2a:	441a      	add	r2, r3
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	63da      	str	r2, [r3, #60]	; 0x3c

	return FR_OK;
 8004c30:	2300      	movs	r3, #0
}
 8004c32:	4618      	mov	r0, r3
 8004c34:	3718      	adds	r7, #24
 8004c36:	46bd      	mov	sp, r7
 8004c38:	bd80      	pop	{r7, pc}

08004c3a <dir_next>:

static FRESULT dir_next (	/* FR_OK(0):succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,				/* Pointer to the directory object */
	int stretch				/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 8004c3a:	b580      	push	{r7, lr}
 8004c3c:	b086      	sub	sp, #24
 8004c3e:	af00      	add	r7, sp, #0
 8004c40:	6078      	str	r0, [r7, #4]
 8004c42:	6039      	str	r1, [r7, #0]
	DWORD ofs, clst;
	FATFS *fs = dp->obj.fs;
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	681b      	ldr	r3, [r3, #0]
 8004c48:	613b      	str	r3, [r7, #16]


	ofs = dp->dptr + SZDIRE;	/* Next entry */
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004c4e:	3320      	adds	r3, #32
 8004c50:	60fb      	str	r3, [r7, #12]
	if (ofs >= (DWORD)((FF_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) dp->sect = 0;	/* Disable it if the offset reached the max value */
 8004c52:	693b      	ldr	r3, [r7, #16]
 8004c54:	781b      	ldrb	r3, [r3, #0]
 8004c56:	2b04      	cmp	r3, #4
 8004c58:	d102      	bne.n	8004c60 <dir_next+0x26>
 8004c5a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004c5e:	e001      	b.n	8004c64 <dir_next+0x2a>
 8004c60:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8004c64:	68fb      	ldr	r3, [r7, #12]
 8004c66:	429a      	cmp	r2, r3
 8004c68:	d802      	bhi.n	8004c70 <dir_next+0x36>
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	2200      	movs	r2, #0
 8004c6e:	639a      	str	r2, [r3, #56]	; 0x38
	if (dp->sect == 0) return FR_NO_FILE;	/* Report EOT if it has been disabled */
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004c74:	2b00      	cmp	r3, #0
 8004c76:	d101      	bne.n	8004c7c <dir_next+0x42>
 8004c78:	2304      	movs	r3, #4
 8004c7a:	e07f      	b.n	8004d7c <dir_next+0x142>

	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 8004c7c:	68fb      	ldr	r3, [r7, #12]
 8004c7e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004c82:	2b00      	cmp	r3, #0
 8004c84:	d16d      	bne.n	8004d62 <dir_next+0x128>
		dp->sect++;				/* Next sector */
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004c8a:	1c5a      	adds	r2, r3, #1
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	639a      	str	r2, [r3, #56]	; 0x38

		if (dp->clust == 0) {	/* Static table */
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004c94:	2b00      	cmp	r3, #0
 8004c96:	d10a      	bne.n	8004cae <dir_next+0x74>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 8004c98:	68fb      	ldr	r3, [r7, #12]
 8004c9a:	095b      	lsrs	r3, r3, #5
 8004c9c:	693a      	ldr	r2, [r7, #16]
 8004c9e:	8912      	ldrh	r2, [r2, #8]
 8004ca0:	4293      	cmp	r3, r2
 8004ca2:	d35e      	bcc.n	8004d62 <dir_next+0x128>
				dp->sect = 0; return FR_NO_FILE;
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	2200      	movs	r2, #0
 8004ca8:	639a      	str	r2, [r3, #56]	; 0x38
 8004caa:	2304      	movs	r3, #4
 8004cac:	e066      	b.n	8004d7c <dir_next+0x142>
			}
		}
		else {					/* Dynamic table */
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {	/* Cluster changed? */
 8004cae:	68fb      	ldr	r3, [r7, #12]
 8004cb0:	0a5b      	lsrs	r3, r3, #9
 8004cb2:	693a      	ldr	r2, [r7, #16]
 8004cb4:	8952      	ldrh	r2, [r2, #10]
 8004cb6:	3a01      	subs	r2, #1
 8004cb8:	4013      	ands	r3, r2
 8004cba:	2b00      	cmp	r3, #0
 8004cbc:	d151      	bne.n	8004d62 <dir_next+0x128>
				clst = get_fat(&dp->obj, dp->clust);		/* Get next cluster */
 8004cbe:	687a      	ldr	r2, [r7, #4]
 8004cc0:	687b      	ldr	r3, [r7, #4]
 8004cc2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004cc4:	4619      	mov	r1, r3
 8004cc6:	4610      	mov	r0, r2
 8004cc8:	f7ff f970 	bl	8003fac <get_fat>
 8004ccc:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;			/* Internal error */
 8004cce:	697b      	ldr	r3, [r7, #20]
 8004cd0:	2b01      	cmp	r3, #1
 8004cd2:	d801      	bhi.n	8004cd8 <dir_next+0x9e>
 8004cd4:	2302      	movs	r3, #2
 8004cd6:	e051      	b.n	8004d7c <dir_next+0x142>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 8004cd8:	697b      	ldr	r3, [r7, #20]
 8004cda:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004cde:	d101      	bne.n	8004ce4 <dir_next+0xaa>
 8004ce0:	2301      	movs	r3, #1
 8004ce2:	e04b      	b.n	8004d7c <dir_next+0x142>
				if (clst >= fs->n_fatent) {					/* It reached end of dynamic table */
 8004ce4:	693b      	ldr	r3, [r7, #16]
 8004ce6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004ce8:	697a      	ldr	r2, [r7, #20]
 8004cea:	429a      	cmp	r2, r3
 8004cec:	d32f      	bcc.n	8004d4e <dir_next+0x114>
#if !FF_FS_READONLY
					if (!stretch) {								/* If no stretch, report EOT */
 8004cee:	683b      	ldr	r3, [r7, #0]
 8004cf0:	2b00      	cmp	r3, #0
 8004cf2:	d104      	bne.n	8004cfe <dir_next+0xc4>
						dp->sect = 0; return FR_NO_FILE;
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	2200      	movs	r2, #0
 8004cf8:	639a      	str	r2, [r3, #56]	; 0x38
 8004cfa:	2304      	movs	r3, #4
 8004cfc:	e03e      	b.n	8004d7c <dir_next+0x142>
					}
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 8004cfe:	687a      	ldr	r2, [r7, #4]
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004d04:	4619      	mov	r1, r3
 8004d06:	4610      	mov	r0, r2
 8004d08:	f7ff fd8e 	bl	8004828 <create_chain>
 8004d0c:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 8004d0e:	697b      	ldr	r3, [r7, #20]
 8004d10:	2b00      	cmp	r3, #0
 8004d12:	d101      	bne.n	8004d18 <dir_next+0xde>
 8004d14:	2307      	movs	r3, #7
 8004d16:	e031      	b.n	8004d7c <dir_next+0x142>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 8004d18:	697b      	ldr	r3, [r7, #20]
 8004d1a:	2b01      	cmp	r3, #1
 8004d1c:	d101      	bne.n	8004d22 <dir_next+0xe8>
 8004d1e:	2302      	movs	r3, #2
 8004d20:	e02c      	b.n	8004d7c <dir_next+0x142>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 8004d22:	697b      	ldr	r3, [r7, #20]
 8004d24:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004d28:	d101      	bne.n	8004d2e <dir_next+0xf4>
 8004d2a:	2301      	movs	r3, #1
 8004d2c:	e026      	b.n	8004d7c <dir_next+0x142>
					if (dir_clear(fs, clst) != FR_OK) return FR_DISK_ERR;	/* Clean up the stretched table */
 8004d2e:	6979      	ldr	r1, [r7, #20]
 8004d30:	6938      	ldr	r0, [r7, #16]
 8004d32:	f7ff feb4 	bl	8004a9e <dir_clear>
 8004d36:	4603      	mov	r3, r0
 8004d38:	2b00      	cmp	r3, #0
 8004d3a:	d001      	beq.n	8004d40 <dir_next+0x106>
 8004d3c:	2301      	movs	r3, #1
 8004d3e:	e01d      	b.n	8004d7c <dir_next+0x142>
					if (FF_FS_EXFAT) dp->obj.stat |= 4;			/* exFAT: The directory has been stretched */
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	79db      	ldrb	r3, [r3, #7]
 8004d44:	f043 0304 	orr.w	r3, r3, #4
 8004d48:	b2da      	uxtb	r2, r3
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	71da      	strb	r2, [r3, #7]
#else
					if (!stretch) dp->sect = 0;					/* (this line is to suppress compiler warning) */
					dp->sect = 0; return FR_NO_FILE;			/* Report EOT */
#endif
				}
				dp->clust = clst;		/* Initialize data for new cluster */
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	697a      	ldr	r2, [r7, #20]
 8004d52:	635a      	str	r2, [r3, #52]	; 0x34
				dp->sect = clst2sect(fs, clst);
 8004d54:	6979      	ldr	r1, [r7, #20]
 8004d56:	6938      	ldr	r0, [r7, #16]
 8004d58:	f7ff f90a 	bl	8003f70 <clst2sect>
 8004d5c:	4602      	mov	r2, r0
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	639a      	str	r2, [r3, #56]	; 0x38
			}
		}
	}
	dp->dptr = ofs;						/* Current entry */
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	68fa      	ldr	r2, [r7, #12]
 8004d66:	631a      	str	r2, [r3, #48]	; 0x30
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 8004d68:	693b      	ldr	r3, [r7, #16]
 8004d6a:	f103 024c 	add.w	r2, r3, #76	; 0x4c
 8004d6e:	68fb      	ldr	r3, [r7, #12]
 8004d70:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004d74:	441a      	add	r2, r3
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	63da      	str	r2, [r3, #60]	; 0x3c

	return FR_OK;
 8004d7a:	2300      	movs	r3, #0
}
 8004d7c:	4618      	mov	r0, r3
 8004d7e:	3718      	adds	r7, #24
 8004d80:	46bd      	mov	sp, r7
 8004d82:	bd80      	pop	{r7, pc}

08004d84 <dir_alloc>:

static FRESULT dir_alloc (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,				/* Pointer to the directory object */
	UINT n_ent				/* Number of contiguous entries to allocate */
)
{
 8004d84:	b580      	push	{r7, lr}
 8004d86:	b086      	sub	sp, #24
 8004d88:	af00      	add	r7, sp, #0
 8004d8a:	6078      	str	r0, [r7, #4]
 8004d8c:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;
	FATFS *fs = dp->obj.fs;
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	681b      	ldr	r3, [r3, #0]
 8004d92:	60fb      	str	r3, [r7, #12]


	res = dir_sdi(dp, 0);
 8004d94:	2100      	movs	r1, #0
 8004d96:	6878      	ldr	r0, [r7, #4]
 8004d98:	f7ff fec9 	bl	8004b2e <dir_sdi>
 8004d9c:	4603      	mov	r3, r0
 8004d9e:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 8004da0:	7dfb      	ldrb	r3, [r7, #23]
 8004da2:	2b00      	cmp	r3, #0
 8004da4:	d140      	bne.n	8004e28 <dir_alloc+0xa4>
		n = 0;
 8004da6:	2300      	movs	r3, #0
 8004da8:	613b      	str	r3, [r7, #16]
		do {
			res = move_window(fs, dp->sect);
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004dae:	4619      	mov	r1, r3
 8004db0:	68f8      	ldr	r0, [r7, #12]
 8004db2:	f7ff f841 	bl	8003e38 <move_window>
 8004db6:	4603      	mov	r3, r0
 8004db8:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 8004dba:	7dfb      	ldrb	r3, [r7, #23]
 8004dbc:	2b00      	cmp	r3, #0
 8004dbe:	d132      	bne.n	8004e26 <dir_alloc+0xa2>
#if FF_FS_EXFAT
			if ((fs->fs_type == FS_EXFAT) ? (int)((dp->dir[XDIR_Type] & 0x80) == 0) : (int)(dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0)) {	/* Is the entry free? */
 8004dc0:	68fb      	ldr	r3, [r7, #12]
 8004dc2:	781b      	ldrb	r3, [r3, #0]
 8004dc4:	2b04      	cmp	r3, #4
 8004dc6:	d108      	bne.n	8004dda <dir_alloc+0x56>
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004dcc:	781b      	ldrb	r3, [r3, #0]
 8004dce:	b25b      	sxtb	r3, r3
 8004dd0:	43db      	mvns	r3, r3
 8004dd2:	b2db      	uxtb	r3, r3
 8004dd4:	09db      	lsrs	r3, r3, #7
 8004dd6:	b2db      	uxtb	r3, r3
 8004dd8:	e00f      	b.n	8004dfa <dir_alloc+0x76>
 8004dda:	687b      	ldr	r3, [r7, #4]
 8004ddc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004dde:	781b      	ldrb	r3, [r3, #0]
 8004de0:	2be5      	cmp	r3, #229	; 0xe5
 8004de2:	d004      	beq.n	8004dee <dir_alloc+0x6a>
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004de8:	781b      	ldrb	r3, [r3, #0]
 8004dea:	2b00      	cmp	r3, #0
 8004dec:	d101      	bne.n	8004df2 <dir_alloc+0x6e>
 8004dee:	2301      	movs	r3, #1
 8004df0:	e000      	b.n	8004df4 <dir_alloc+0x70>
 8004df2:	2300      	movs	r3, #0
 8004df4:	f003 0301 	and.w	r3, r3, #1
 8004df8:	b2db      	uxtb	r3, r3
 8004dfa:	2b00      	cmp	r3, #0
 8004dfc:	d007      	beq.n	8004e0e <dir_alloc+0x8a>
#else
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {	/* Is the entry free? */
#endif
				if (++n == n_ent) break;	/* Is a block of contiguous free entries found? */
 8004dfe:	693b      	ldr	r3, [r7, #16]
 8004e00:	3301      	adds	r3, #1
 8004e02:	613b      	str	r3, [r7, #16]
 8004e04:	693a      	ldr	r2, [r7, #16]
 8004e06:	683b      	ldr	r3, [r7, #0]
 8004e08:	429a      	cmp	r2, r3
 8004e0a:	d102      	bne.n	8004e12 <dir_alloc+0x8e>
 8004e0c:	e00c      	b.n	8004e28 <dir_alloc+0xa4>
			} else {
				n = 0;				/* Not a free entry, restart to search */
 8004e0e:	2300      	movs	r3, #0
 8004e10:	613b      	str	r3, [r7, #16]
			}
			res = dir_next(dp, 1);	/* Next entry with table stretch enabled */
 8004e12:	2101      	movs	r1, #1
 8004e14:	6878      	ldr	r0, [r7, #4]
 8004e16:	f7ff ff10 	bl	8004c3a <dir_next>
 8004e1a:	4603      	mov	r3, r0
 8004e1c:	75fb      	strb	r3, [r7, #23]
		} while (res == FR_OK);
 8004e1e:	7dfb      	ldrb	r3, [r7, #23]
 8004e20:	2b00      	cmp	r3, #0
 8004e22:	d0c2      	beq.n	8004daa <dir_alloc+0x26>
 8004e24:	e000      	b.n	8004e28 <dir_alloc+0xa4>
			if (res != FR_OK) break;
 8004e26:	bf00      	nop
	}

	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 8004e28:	7dfb      	ldrb	r3, [r7, #23]
 8004e2a:	2b04      	cmp	r3, #4
 8004e2c:	d101      	bne.n	8004e32 <dir_alloc+0xae>
 8004e2e:	2307      	movs	r3, #7
 8004e30:	75fb      	strb	r3, [r7, #23]
	return res;
 8004e32:	7dfb      	ldrb	r3, [r7, #23]
}
 8004e34:	4618      	mov	r0, r3
 8004e36:	3718      	adds	r7, #24
 8004e38:	46bd      	mov	sp, r7
 8004e3a:	bd80      	pop	{r7, pc}

08004e3c <ld_clust>:

static DWORD ld_clust (	/* Returns the top cluster value of the SFN entry */
	FATFS* fs,			/* Pointer to the fs object */
	const BYTE* dir		/* Pointer to the key entry */
)
{
 8004e3c:	b580      	push	{r7, lr}
 8004e3e:	b084      	sub	sp, #16
 8004e40:	af00      	add	r7, sp, #0
 8004e42:	6078      	str	r0, [r7, #4]
 8004e44:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = ld_word(dir + DIR_FstClusLO);
 8004e46:	683b      	ldr	r3, [r7, #0]
 8004e48:	331a      	adds	r3, #26
 8004e4a:	4618      	mov	r0, r3
 8004e4c:	f7fe fd3d 	bl	80038ca <ld_word>
 8004e50:	4603      	mov	r3, r0
 8004e52:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32) {
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	781b      	ldrb	r3, [r3, #0]
 8004e58:	2b03      	cmp	r3, #3
 8004e5a:	d109      	bne.n	8004e70 <ld_clust+0x34>
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 8004e5c:	683b      	ldr	r3, [r7, #0]
 8004e5e:	3314      	adds	r3, #20
 8004e60:	4618      	mov	r0, r3
 8004e62:	f7fe fd32 	bl	80038ca <ld_word>
 8004e66:	4603      	mov	r3, r0
 8004e68:	041b      	lsls	r3, r3, #16
 8004e6a:	68fa      	ldr	r2, [r7, #12]
 8004e6c:	4313      	orrs	r3, r2
 8004e6e:	60fb      	str	r3, [r7, #12]
	}

	return cl;
 8004e70:	68fb      	ldr	r3, [r7, #12]
}
 8004e72:	4618      	mov	r0, r3
 8004e74:	3710      	adds	r7, #16
 8004e76:	46bd      	mov	sp, r7
 8004e78:	bd80      	pop	{r7, pc}

08004e7a <st_clust>:
static void st_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir,	/* Pointer to the key entry */
	DWORD cl	/* Value to be set */
)
{
 8004e7a:	b580      	push	{r7, lr}
 8004e7c:	b084      	sub	sp, #16
 8004e7e:	af00      	add	r7, sp, #0
 8004e80:	60f8      	str	r0, [r7, #12]
 8004e82:	60b9      	str	r1, [r7, #8]
 8004e84:	607a      	str	r2, [r7, #4]
	st_word(dir + DIR_FstClusLO, (WORD)cl);
 8004e86:	68bb      	ldr	r3, [r7, #8]
 8004e88:	331a      	adds	r3, #26
 8004e8a:	687a      	ldr	r2, [r7, #4]
 8004e8c:	b292      	uxth	r2, r2
 8004e8e:	4611      	mov	r1, r2
 8004e90:	4618      	mov	r0, r3
 8004e92:	f7fe fe2c 	bl	8003aee <st_word>
	if (fs->fs_type == FS_FAT32) {
 8004e96:	68fb      	ldr	r3, [r7, #12]
 8004e98:	781b      	ldrb	r3, [r3, #0]
 8004e9a:	2b03      	cmp	r3, #3
 8004e9c:	d109      	bne.n	8004eb2 <st_clust+0x38>
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 8004e9e:	68bb      	ldr	r3, [r7, #8]
 8004ea0:	f103 0214 	add.w	r2, r3, #20
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	0c1b      	lsrs	r3, r3, #16
 8004ea8:	b29b      	uxth	r3, r3
 8004eaa:	4619      	mov	r1, r3
 8004eac:	4610      	mov	r0, r2
 8004eae:	f7fe fe1e 	bl	8003aee <st_word>
	}
}
 8004eb2:	bf00      	nop
 8004eb4:	3710      	adds	r7, #16
 8004eb6:	46bd      	mov	sp, r7
 8004eb8:	bd80      	pop	{r7, pc}
	...

08004ebc <cmp_lfn>:

static int cmp_lfn (		/* 1:matched, 0:not matched */
	const WCHAR* lfnbuf,	/* Pointer to the LFN working buffer to be compared */
	BYTE* dir				/* Pointer to the directory entry containing the part of LFN */
)
{
 8004ebc:	b590      	push	{r4, r7, lr}
 8004ebe:	b087      	sub	sp, #28
 8004ec0:	af00      	add	r7, sp, #0
 8004ec2:	6078      	str	r0, [r7, #4]
 8004ec4:	6039      	str	r1, [r7, #0]
	UINT i, s;
	WCHAR wc, uc;


	if (ld_word(dir + LDIR_FstClusLO) != 0) return 0;	/* Check LDIR_FstClusLO */
 8004ec6:	683b      	ldr	r3, [r7, #0]
 8004ec8:	331a      	adds	r3, #26
 8004eca:	4618      	mov	r0, r3
 8004ecc:	f7fe fcfd 	bl	80038ca <ld_word>
 8004ed0:	4603      	mov	r3, r0
 8004ed2:	2b00      	cmp	r3, #0
 8004ed4:	d001      	beq.n	8004eda <cmp_lfn+0x1e>
 8004ed6:	2300      	movs	r3, #0
 8004ed8:	e058      	b.n	8004f8c <cmp_lfn+0xd0>

	i = ((dir[LDIR_Ord] & 0x3F) - 1) * 13;	/* Offset in the LFN buffer */
 8004eda:	683b      	ldr	r3, [r7, #0]
 8004edc:	781b      	ldrb	r3, [r3, #0]
 8004ede:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004ee2:	1e5a      	subs	r2, r3, #1
 8004ee4:	4613      	mov	r3, r2
 8004ee6:	005b      	lsls	r3, r3, #1
 8004ee8:	4413      	add	r3, r2
 8004eea:	009b      	lsls	r3, r3, #2
 8004eec:	4413      	add	r3, r2
 8004eee:	617b      	str	r3, [r7, #20]

	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 8004ef0:	2301      	movs	r3, #1
 8004ef2:	81fb      	strh	r3, [r7, #14]
 8004ef4:	2300      	movs	r3, #0
 8004ef6:	613b      	str	r3, [r7, #16]
 8004ef8:	e032      	b.n	8004f60 <cmp_lfn+0xa4>
		uc = ld_word(dir + LfnOfs[s]);		/* Pick an LFN character */
 8004efa:	4a26      	ldr	r2, [pc, #152]	; (8004f94 <cmp_lfn+0xd8>)
 8004efc:	693b      	ldr	r3, [r7, #16]
 8004efe:	4413      	add	r3, r2
 8004f00:	781b      	ldrb	r3, [r3, #0]
 8004f02:	461a      	mov	r2, r3
 8004f04:	683b      	ldr	r3, [r7, #0]
 8004f06:	4413      	add	r3, r2
 8004f08:	4618      	mov	r0, r3
 8004f0a:	f7fe fcde 	bl	80038ca <ld_word>
 8004f0e:	4603      	mov	r3, r0
 8004f10:	81bb      	strh	r3, [r7, #12]
		if (wc != 0) {
 8004f12:	89fb      	ldrh	r3, [r7, #14]
 8004f14:	2b00      	cmp	r3, #0
 8004f16:	d019      	beq.n	8004f4c <cmp_lfn+0x90>
			if (i >= FF_MAX_LFN + 1 || ff_wtoupper(uc) != ff_wtoupper(lfnbuf[i++])) {	/* Compare it */
 8004f18:	697b      	ldr	r3, [r7, #20]
 8004f1a:	2bff      	cmp	r3, #255	; 0xff
 8004f1c:	d811      	bhi.n	8004f42 <cmp_lfn+0x86>
 8004f1e:	89bb      	ldrh	r3, [r7, #12]
 8004f20:	4618      	mov	r0, r3
 8004f22:	f003 fdd1 	bl	8008ac8 <ff_wtoupper>
 8004f26:	4604      	mov	r4, r0
 8004f28:	697b      	ldr	r3, [r7, #20]
 8004f2a:	1c5a      	adds	r2, r3, #1
 8004f2c:	617a      	str	r2, [r7, #20]
 8004f2e:	005b      	lsls	r3, r3, #1
 8004f30:	687a      	ldr	r2, [r7, #4]
 8004f32:	4413      	add	r3, r2
 8004f34:	881b      	ldrh	r3, [r3, #0]
 8004f36:	4618      	mov	r0, r3
 8004f38:	f003 fdc6 	bl	8008ac8 <ff_wtoupper>
 8004f3c:	4603      	mov	r3, r0
 8004f3e:	429c      	cmp	r4, r3
 8004f40:	d001      	beq.n	8004f46 <cmp_lfn+0x8a>
				return 0;					/* Not matched */
 8004f42:	2300      	movs	r3, #0
 8004f44:	e022      	b.n	8004f8c <cmp_lfn+0xd0>
			}
			wc = uc;
 8004f46:	89bb      	ldrh	r3, [r7, #12]
 8004f48:	81fb      	strh	r3, [r7, #14]
 8004f4a:	e006      	b.n	8004f5a <cmp_lfn+0x9e>
		} else {
			if (uc != 0xFFFF) return 0;		/* Check filler */
 8004f4c:	89bb      	ldrh	r3, [r7, #12]
 8004f4e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8004f52:	4293      	cmp	r3, r2
 8004f54:	d001      	beq.n	8004f5a <cmp_lfn+0x9e>
 8004f56:	2300      	movs	r3, #0
 8004f58:	e018      	b.n	8004f8c <cmp_lfn+0xd0>
	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 8004f5a:	693b      	ldr	r3, [r7, #16]
 8004f5c:	3301      	adds	r3, #1
 8004f5e:	613b      	str	r3, [r7, #16]
 8004f60:	693b      	ldr	r3, [r7, #16]
 8004f62:	2b0c      	cmp	r3, #12
 8004f64:	d9c9      	bls.n	8004efa <cmp_lfn+0x3e>
		}
	}

	if ((dir[LDIR_Ord] & LLEF) && wc && lfnbuf[i]) return 0;	/* Last segment matched but different length */
 8004f66:	683b      	ldr	r3, [r7, #0]
 8004f68:	781b      	ldrb	r3, [r3, #0]
 8004f6a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004f6e:	2b00      	cmp	r3, #0
 8004f70:	d00b      	beq.n	8004f8a <cmp_lfn+0xce>
 8004f72:	89fb      	ldrh	r3, [r7, #14]
 8004f74:	2b00      	cmp	r3, #0
 8004f76:	d008      	beq.n	8004f8a <cmp_lfn+0xce>
 8004f78:	697b      	ldr	r3, [r7, #20]
 8004f7a:	005b      	lsls	r3, r3, #1
 8004f7c:	687a      	ldr	r2, [r7, #4]
 8004f7e:	4413      	add	r3, r2
 8004f80:	881b      	ldrh	r3, [r3, #0]
 8004f82:	2b00      	cmp	r3, #0
 8004f84:	d001      	beq.n	8004f8a <cmp_lfn+0xce>
 8004f86:	2300      	movs	r3, #0
 8004f88:	e000      	b.n	8004f8c <cmp_lfn+0xd0>

	return 1;		/* The part of LFN matched */
 8004f8a:	2301      	movs	r3, #1
}
 8004f8c:	4618      	mov	r0, r3
 8004f8e:	371c      	adds	r7, #28
 8004f90:	46bd      	mov	sp, r7
 8004f92:	bd90      	pop	{r4, r7, pc}
 8004f94:	0801a200 	.word	0x0801a200

08004f98 <pick_lfn>:

static int pick_lfn (	/* 1:succeeded, 0:buffer overflow or invalid LFN entry */
	WCHAR* lfnbuf,		/* Pointer to the LFN working buffer */
	BYTE* dir			/* Pointer to the LFN entry */
)
{
 8004f98:	b580      	push	{r7, lr}
 8004f9a:	b086      	sub	sp, #24
 8004f9c:	af00      	add	r7, sp, #0
 8004f9e:	6078      	str	r0, [r7, #4]
 8004fa0:	6039      	str	r1, [r7, #0]
	UINT i, s;
	WCHAR wc, uc;


	if (ld_word(dir + LDIR_FstClusLO) != 0) return 0;	/* Check LDIR_FstClusLO is 0 */
 8004fa2:	683b      	ldr	r3, [r7, #0]
 8004fa4:	331a      	adds	r3, #26
 8004fa6:	4618      	mov	r0, r3
 8004fa8:	f7fe fc8f 	bl	80038ca <ld_word>
 8004fac:	4603      	mov	r3, r0
 8004fae:	2b00      	cmp	r3, #0
 8004fb0:	d001      	beq.n	8004fb6 <pick_lfn+0x1e>
 8004fb2:	2300      	movs	r3, #0
 8004fb4:	e050      	b.n	8005058 <pick_lfn+0xc0>

	i = ((dir[LDIR_Ord] & ~LLEF) - 1) * 13;	/* Offset in the LFN buffer */
 8004fb6:	683b      	ldr	r3, [r7, #0]
 8004fb8:	781b      	ldrb	r3, [r3, #0]
 8004fba:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004fbe:	1e5a      	subs	r2, r3, #1
 8004fc0:	4613      	mov	r3, r2
 8004fc2:	005b      	lsls	r3, r3, #1
 8004fc4:	4413      	add	r3, r2
 8004fc6:	009b      	lsls	r3, r3, #2
 8004fc8:	4413      	add	r3, r2
 8004fca:	617b      	str	r3, [r7, #20]

	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 8004fcc:	2301      	movs	r3, #1
 8004fce:	81fb      	strh	r3, [r7, #14]
 8004fd0:	2300      	movs	r3, #0
 8004fd2:	613b      	str	r3, [r7, #16]
 8004fd4:	e028      	b.n	8005028 <pick_lfn+0x90>
		uc = ld_word(dir + LfnOfs[s]);		/* Pick an LFN character */
 8004fd6:	4a22      	ldr	r2, [pc, #136]	; (8005060 <pick_lfn+0xc8>)
 8004fd8:	693b      	ldr	r3, [r7, #16]
 8004fda:	4413      	add	r3, r2
 8004fdc:	781b      	ldrb	r3, [r3, #0]
 8004fde:	461a      	mov	r2, r3
 8004fe0:	683b      	ldr	r3, [r7, #0]
 8004fe2:	4413      	add	r3, r2
 8004fe4:	4618      	mov	r0, r3
 8004fe6:	f7fe fc70 	bl	80038ca <ld_word>
 8004fea:	4603      	mov	r3, r0
 8004fec:	81bb      	strh	r3, [r7, #12]
		if (wc != 0) {
 8004fee:	89fb      	ldrh	r3, [r7, #14]
 8004ff0:	2b00      	cmp	r3, #0
 8004ff2:	d00f      	beq.n	8005014 <pick_lfn+0x7c>
			if (i >= FF_MAX_LFN + 1) return 0;	/* Buffer overflow? */
 8004ff4:	697b      	ldr	r3, [r7, #20]
 8004ff6:	2bff      	cmp	r3, #255	; 0xff
 8004ff8:	d901      	bls.n	8004ffe <pick_lfn+0x66>
 8004ffa:	2300      	movs	r3, #0
 8004ffc:	e02c      	b.n	8005058 <pick_lfn+0xc0>
			lfnbuf[i++] = wc = uc;			/* Store it */
 8004ffe:	89bb      	ldrh	r3, [r7, #12]
 8005000:	81fb      	strh	r3, [r7, #14]
 8005002:	697b      	ldr	r3, [r7, #20]
 8005004:	1c5a      	adds	r2, r3, #1
 8005006:	617a      	str	r2, [r7, #20]
 8005008:	005b      	lsls	r3, r3, #1
 800500a:	687a      	ldr	r2, [r7, #4]
 800500c:	4413      	add	r3, r2
 800500e:	89fa      	ldrh	r2, [r7, #14]
 8005010:	801a      	strh	r2, [r3, #0]
 8005012:	e006      	b.n	8005022 <pick_lfn+0x8a>
		} else {
			if (uc != 0xFFFF) return 0;		/* Check filler */
 8005014:	89bb      	ldrh	r3, [r7, #12]
 8005016:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800501a:	4293      	cmp	r3, r2
 800501c:	d001      	beq.n	8005022 <pick_lfn+0x8a>
 800501e:	2300      	movs	r3, #0
 8005020:	e01a      	b.n	8005058 <pick_lfn+0xc0>
	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 8005022:	693b      	ldr	r3, [r7, #16]
 8005024:	3301      	adds	r3, #1
 8005026:	613b      	str	r3, [r7, #16]
 8005028:	693b      	ldr	r3, [r7, #16]
 800502a:	2b0c      	cmp	r3, #12
 800502c:	d9d3      	bls.n	8004fd6 <pick_lfn+0x3e>
		}
	}

	if (dir[LDIR_Ord] & LLEF && wc != 0) {	/* Put terminator if it is the last LFN part and not terminated */
 800502e:	683b      	ldr	r3, [r7, #0]
 8005030:	781b      	ldrb	r3, [r3, #0]
 8005032:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005036:	2b00      	cmp	r3, #0
 8005038:	d00d      	beq.n	8005056 <pick_lfn+0xbe>
 800503a:	89fb      	ldrh	r3, [r7, #14]
 800503c:	2b00      	cmp	r3, #0
 800503e:	d00a      	beq.n	8005056 <pick_lfn+0xbe>
		if (i >= FF_MAX_LFN + 1) return 0;	/* Buffer overflow? */
 8005040:	697b      	ldr	r3, [r7, #20]
 8005042:	2bff      	cmp	r3, #255	; 0xff
 8005044:	d901      	bls.n	800504a <pick_lfn+0xb2>
 8005046:	2300      	movs	r3, #0
 8005048:	e006      	b.n	8005058 <pick_lfn+0xc0>
		lfnbuf[i] = 0;
 800504a:	697b      	ldr	r3, [r7, #20]
 800504c:	005b      	lsls	r3, r3, #1
 800504e:	687a      	ldr	r2, [r7, #4]
 8005050:	4413      	add	r3, r2
 8005052:	2200      	movs	r2, #0
 8005054:	801a      	strh	r2, [r3, #0]
	}

	return 1;		/* The part of LFN is valid */
 8005056:	2301      	movs	r3, #1
}
 8005058:	4618      	mov	r0, r3
 800505a:	3718      	adds	r7, #24
 800505c:	46bd      	mov	sp, r7
 800505e:	bd80      	pop	{r7, pc}
 8005060:	0801a200 	.word	0x0801a200

08005064 <put_lfn>:
	const WCHAR* lfn,	/* Pointer to the LFN */
	BYTE* dir,			/* Pointer to the LFN entry to be created */
	BYTE ord,			/* LFN order (1-20) */
	BYTE sum			/* Checksum of the corresponding SFN */
)
{
 8005064:	b580      	push	{r7, lr}
 8005066:	b088      	sub	sp, #32
 8005068:	af00      	add	r7, sp, #0
 800506a:	60f8      	str	r0, [r7, #12]
 800506c:	60b9      	str	r1, [r7, #8]
 800506e:	4611      	mov	r1, r2
 8005070:	461a      	mov	r2, r3
 8005072:	460b      	mov	r3, r1
 8005074:	71fb      	strb	r3, [r7, #7]
 8005076:	4613      	mov	r3, r2
 8005078:	71bb      	strb	r3, [r7, #6]
	UINT i, s;
	WCHAR wc;


	dir[LDIR_Chksum] = sum;			/* Set checksum */
 800507a:	68bb      	ldr	r3, [r7, #8]
 800507c:	330d      	adds	r3, #13
 800507e:	79ba      	ldrb	r2, [r7, #6]
 8005080:	701a      	strb	r2, [r3, #0]
	dir[LDIR_Attr] = AM_LFN;		/* Set attribute. LFN entry */
 8005082:	68bb      	ldr	r3, [r7, #8]
 8005084:	330b      	adds	r3, #11
 8005086:	220f      	movs	r2, #15
 8005088:	701a      	strb	r2, [r3, #0]
	dir[LDIR_Type] = 0;
 800508a:	68bb      	ldr	r3, [r7, #8]
 800508c:	330c      	adds	r3, #12
 800508e:	2200      	movs	r2, #0
 8005090:	701a      	strb	r2, [r3, #0]
	st_word(dir + LDIR_FstClusLO, 0);
 8005092:	68bb      	ldr	r3, [r7, #8]
 8005094:	331a      	adds	r3, #26
 8005096:	2100      	movs	r1, #0
 8005098:	4618      	mov	r0, r3
 800509a:	f7fe fd28 	bl	8003aee <st_word>

	i = (ord - 1) * 13;				/* Get offset in the LFN working buffer */
 800509e:	79fb      	ldrb	r3, [r7, #7]
 80050a0:	1e5a      	subs	r2, r3, #1
 80050a2:	4613      	mov	r3, r2
 80050a4:	005b      	lsls	r3, r3, #1
 80050a6:	4413      	add	r3, r2
 80050a8:	009b      	lsls	r3, r3, #2
 80050aa:	4413      	add	r3, r2
 80050ac:	61fb      	str	r3, [r7, #28]
	s = wc = 0;
 80050ae:	2300      	movs	r3, #0
 80050b0:	82fb      	strh	r3, [r7, #22]
 80050b2:	2300      	movs	r3, #0
 80050b4:	61bb      	str	r3, [r7, #24]
	do {
		if (wc != 0xFFFF) wc = lfn[i++];	/* Get an effective character */
 80050b6:	8afb      	ldrh	r3, [r7, #22]
 80050b8:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80050bc:	4293      	cmp	r3, r2
 80050be:	d007      	beq.n	80050d0 <put_lfn+0x6c>
 80050c0:	69fb      	ldr	r3, [r7, #28]
 80050c2:	1c5a      	adds	r2, r3, #1
 80050c4:	61fa      	str	r2, [r7, #28]
 80050c6:	005b      	lsls	r3, r3, #1
 80050c8:	68fa      	ldr	r2, [r7, #12]
 80050ca:	4413      	add	r3, r2
 80050cc:	881b      	ldrh	r3, [r3, #0]
 80050ce:	82fb      	strh	r3, [r7, #22]
		st_word(dir + LfnOfs[s], wc);		/* Put it */
 80050d0:	4a17      	ldr	r2, [pc, #92]	; (8005130 <put_lfn+0xcc>)
 80050d2:	69bb      	ldr	r3, [r7, #24]
 80050d4:	4413      	add	r3, r2
 80050d6:	781b      	ldrb	r3, [r3, #0]
 80050d8:	461a      	mov	r2, r3
 80050da:	68bb      	ldr	r3, [r7, #8]
 80050dc:	4413      	add	r3, r2
 80050de:	8afa      	ldrh	r2, [r7, #22]
 80050e0:	4611      	mov	r1, r2
 80050e2:	4618      	mov	r0, r3
 80050e4:	f7fe fd03 	bl	8003aee <st_word>
		if (wc == 0) wc = 0xFFFF;			/* Padding characters for following items */
 80050e8:	8afb      	ldrh	r3, [r7, #22]
 80050ea:	2b00      	cmp	r3, #0
 80050ec:	d102      	bne.n	80050f4 <put_lfn+0x90>
 80050ee:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80050f2:	82fb      	strh	r3, [r7, #22]
	} while (++s < 13);
 80050f4:	69bb      	ldr	r3, [r7, #24]
 80050f6:	3301      	adds	r3, #1
 80050f8:	61bb      	str	r3, [r7, #24]
 80050fa:	69bb      	ldr	r3, [r7, #24]
 80050fc:	2b0c      	cmp	r3, #12
 80050fe:	d9da      	bls.n	80050b6 <put_lfn+0x52>
	if (wc == 0xFFFF || !lfn[i]) ord |= LLEF;	/* Last LFN part is the start of LFN sequence */
 8005100:	8afb      	ldrh	r3, [r7, #22]
 8005102:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8005106:	4293      	cmp	r3, r2
 8005108:	d006      	beq.n	8005118 <put_lfn+0xb4>
 800510a:	69fb      	ldr	r3, [r7, #28]
 800510c:	005b      	lsls	r3, r3, #1
 800510e:	68fa      	ldr	r2, [r7, #12]
 8005110:	4413      	add	r3, r2
 8005112:	881b      	ldrh	r3, [r3, #0]
 8005114:	2b00      	cmp	r3, #0
 8005116:	d103      	bne.n	8005120 <put_lfn+0xbc>
 8005118:	79fb      	ldrb	r3, [r7, #7]
 800511a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800511e:	71fb      	strb	r3, [r7, #7]
	dir[LDIR_Ord] = ord;			/* Set the LFN order */
 8005120:	68bb      	ldr	r3, [r7, #8]
 8005122:	79fa      	ldrb	r2, [r7, #7]
 8005124:	701a      	strb	r2, [r3, #0]
}
 8005126:	bf00      	nop
 8005128:	3720      	adds	r7, #32
 800512a:	46bd      	mov	sp, r7
 800512c:	bd80      	pop	{r7, pc}
 800512e:	bf00      	nop
 8005130:	0801a200 	.word	0x0801a200

08005134 <gen_numname>:
	BYTE* dst,			/* Pointer to the buffer to store numbered SFN */
	const BYTE* src,	/* Pointer to SFN in directory form */
	const WCHAR* lfn,	/* Pointer to LFN */
	UINT seq			/* Sequence number */
)
{
 8005134:	b580      	push	{r7, lr}
 8005136:	b08c      	sub	sp, #48	; 0x30
 8005138:	af00      	add	r7, sp, #0
 800513a:	60f8      	str	r0, [r7, #12]
 800513c:	60b9      	str	r1, [r7, #8]
 800513e:	607a      	str	r2, [r7, #4]
 8005140:	603b      	str	r3, [r7, #0]
	UINT i, j;
	WCHAR wc;
	DWORD sreg;


	memcpy(dst, src, 11);	/* Prepare the SFN to be modified */
 8005142:	220b      	movs	r2, #11
 8005144:	68b9      	ldr	r1, [r7, #8]
 8005146:	68f8      	ldr	r0, [r7, #12]
 8005148:	f011 fd72 	bl	8016c30 <memcpy>

	if (seq > 5) {	/* In case of many collisions, generate a hash number instead of sequential number */
 800514c:	683b      	ldr	r3, [r7, #0]
 800514e:	2b05      	cmp	r3, #5
 8005150:	d92b      	bls.n	80051aa <gen_numname+0x76>
		sreg = seq;
 8005152:	683b      	ldr	r3, [r7, #0]
 8005154:	61fb      	str	r3, [r7, #28]
		while (*lfn) {	/* Create a CRC as hash value */
 8005156:	e022      	b.n	800519e <gen_numname+0x6a>
			wc = *lfn++;
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	1c9a      	adds	r2, r3, #2
 800515c:	607a      	str	r2, [r7, #4]
 800515e:	881b      	ldrh	r3, [r3, #0]
 8005160:	847b      	strh	r3, [r7, #34]	; 0x22
			for (i = 0; i < 16; i++) {
 8005162:	2300      	movs	r3, #0
 8005164:	62bb      	str	r3, [r7, #40]	; 0x28
 8005166:	e017      	b.n	8005198 <gen_numname+0x64>
				sreg = (sreg << 1) + (wc & 1);
 8005168:	69fb      	ldr	r3, [r7, #28]
 800516a:	005a      	lsls	r2, r3, #1
 800516c:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800516e:	f003 0301 	and.w	r3, r3, #1
 8005172:	4413      	add	r3, r2
 8005174:	61fb      	str	r3, [r7, #28]
				wc >>= 1;
 8005176:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8005178:	085b      	lsrs	r3, r3, #1
 800517a:	847b      	strh	r3, [r7, #34]	; 0x22
				if (sreg & 0x10000) sreg ^= 0x11021;
 800517c:	69fb      	ldr	r3, [r7, #28]
 800517e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005182:	2b00      	cmp	r3, #0
 8005184:	d005      	beq.n	8005192 <gen_numname+0x5e>
 8005186:	69fb      	ldr	r3, [r7, #28]
 8005188:	f483 3388 	eor.w	r3, r3, #69632	; 0x11000
 800518c:	f083 0321 	eor.w	r3, r3, #33	; 0x21
 8005190:	61fb      	str	r3, [r7, #28]
			for (i = 0; i < 16; i++) {
 8005192:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005194:	3301      	adds	r3, #1
 8005196:	62bb      	str	r3, [r7, #40]	; 0x28
 8005198:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800519a:	2b0f      	cmp	r3, #15
 800519c:	d9e4      	bls.n	8005168 <gen_numname+0x34>
		while (*lfn) {	/* Create a CRC as hash value */
 800519e:	687b      	ldr	r3, [r7, #4]
 80051a0:	881b      	ldrh	r3, [r3, #0]
 80051a2:	2b00      	cmp	r3, #0
 80051a4:	d1d8      	bne.n	8005158 <gen_numname+0x24>
			}
		}
		seq = (UINT)sreg;
 80051a6:	69fb      	ldr	r3, [r7, #28]
 80051a8:	603b      	str	r3, [r7, #0]
	}

	/* Make suffix (~ + hexadecimal) */
	i = 7;
 80051aa:	2307      	movs	r3, #7
 80051ac:	62bb      	str	r3, [r7, #40]	; 0x28
	do {
		c = (BYTE)((seq % 16) + '0'); seq /= 16;
 80051ae:	683b      	ldr	r3, [r7, #0]
 80051b0:	b2db      	uxtb	r3, r3
 80051b2:	f003 030f 	and.w	r3, r3, #15
 80051b6:	b2db      	uxtb	r3, r3
 80051b8:	3330      	adds	r3, #48	; 0x30
 80051ba:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 80051be:	683b      	ldr	r3, [r7, #0]
 80051c0:	091b      	lsrs	r3, r3, #4
 80051c2:	603b      	str	r3, [r7, #0]
		if (c > '9') c += 7;
 80051c4:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80051c8:	2b39      	cmp	r3, #57	; 0x39
 80051ca:	d904      	bls.n	80051d6 <gen_numname+0xa2>
 80051cc:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80051d0:	3307      	adds	r3, #7
 80051d2:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		ns[i--] = c;
 80051d6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80051d8:	1e5a      	subs	r2, r3, #1
 80051da:	62ba      	str	r2, [r7, #40]	; 0x28
 80051dc:	3330      	adds	r3, #48	; 0x30
 80051de:	443b      	add	r3, r7
 80051e0:	f897 202f 	ldrb.w	r2, [r7, #47]	; 0x2f
 80051e4:	f803 2c1c 	strb.w	r2, [r3, #-28]
	} while (i && seq);
 80051e8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80051ea:	2b00      	cmp	r3, #0
 80051ec:	d002      	beq.n	80051f4 <gen_numname+0xc0>
 80051ee:	683b      	ldr	r3, [r7, #0]
 80051f0:	2b00      	cmp	r3, #0
 80051f2:	d1dc      	bne.n	80051ae <gen_numname+0x7a>
	ns[i] = '~';
 80051f4:	f107 0214 	add.w	r2, r7, #20
 80051f8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80051fa:	4413      	add	r3, r2
 80051fc:	227e      	movs	r2, #126	; 0x7e
 80051fe:	701a      	strb	r2, [r3, #0]

	/* Append the suffix to the SFN body */
	for (j = 0; j < i && dst[j] != ' '; j++) {	/* Find the offset to append */
 8005200:	2300      	movs	r3, #0
 8005202:	627b      	str	r3, [r7, #36]	; 0x24
 8005204:	e014      	b.n	8005230 <gen_numname+0xfc>
		if (dbc_1st(dst[j])) {	/* To avoid DBC break up */
 8005206:	68fa      	ldr	r2, [r7, #12]
 8005208:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800520a:	4413      	add	r3, r2
 800520c:	781b      	ldrb	r3, [r3, #0]
 800520e:	4618      	mov	r0, r3
 8005210:	f7fe fd39 	bl	8003c86 <dbc_1st>
 8005214:	4603      	mov	r3, r0
 8005216:	2b00      	cmp	r3, #0
 8005218:	d007      	beq.n	800522a <gen_numname+0xf6>
			if (j == i - 1) break;
 800521a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800521c:	3b01      	subs	r3, #1
 800521e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005220:	429a      	cmp	r2, r3
 8005222:	d010      	beq.n	8005246 <gen_numname+0x112>
			j++;
 8005224:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005226:	3301      	adds	r3, #1
 8005228:	627b      	str	r3, [r7, #36]	; 0x24
	for (j = 0; j < i && dst[j] != ' '; j++) {	/* Find the offset to append */
 800522a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800522c:	3301      	adds	r3, #1
 800522e:	627b      	str	r3, [r7, #36]	; 0x24
 8005230:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005232:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005234:	429a      	cmp	r2, r3
 8005236:	d207      	bcs.n	8005248 <gen_numname+0x114>
 8005238:	68fa      	ldr	r2, [r7, #12]
 800523a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800523c:	4413      	add	r3, r2
 800523e:	781b      	ldrb	r3, [r3, #0]
 8005240:	2b20      	cmp	r3, #32
 8005242:	d1e0      	bne.n	8005206 <gen_numname+0xd2>
 8005244:	e000      	b.n	8005248 <gen_numname+0x114>
			if (j == i - 1) break;
 8005246:	bf00      	nop
		}
	}
	do {	/* Append the suffix */
		dst[j++] = (i < 8) ? ns[i++] : ' ';
 8005248:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800524a:	2b07      	cmp	r3, #7
 800524c:	d807      	bhi.n	800525e <gen_numname+0x12a>
 800524e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005250:	1c5a      	adds	r2, r3, #1
 8005252:	62ba      	str	r2, [r7, #40]	; 0x28
 8005254:	3330      	adds	r3, #48	; 0x30
 8005256:	443b      	add	r3, r7
 8005258:	f813 1c1c 	ldrb.w	r1, [r3, #-28]
 800525c:	e000      	b.n	8005260 <gen_numname+0x12c>
 800525e:	2120      	movs	r1, #32
 8005260:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005262:	1c5a      	adds	r2, r3, #1
 8005264:	627a      	str	r2, [r7, #36]	; 0x24
 8005266:	68fa      	ldr	r2, [r7, #12]
 8005268:	4413      	add	r3, r2
 800526a:	460a      	mov	r2, r1
 800526c:	701a      	strb	r2, [r3, #0]
	} while (j < 8);
 800526e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005270:	2b07      	cmp	r3, #7
 8005272:	d9e9      	bls.n	8005248 <gen_numname+0x114>
}
 8005274:	bf00      	nop
 8005276:	bf00      	nop
 8005278:	3730      	adds	r7, #48	; 0x30
 800527a:	46bd      	mov	sp, r7
 800527c:	bd80      	pop	{r7, pc}

0800527e <sum_sfn>:
/*-----------------------------------------------------------------------*/

static BYTE sum_sfn (
	const BYTE* dir		/* Pointer to the SFN entry */
)
{
 800527e:	b480      	push	{r7}
 8005280:	b085      	sub	sp, #20
 8005282:	af00      	add	r7, sp, #0
 8005284:	6078      	str	r0, [r7, #4]
	BYTE sum = 0;
 8005286:	2300      	movs	r3, #0
 8005288:	73fb      	strb	r3, [r7, #15]
	UINT n = 11;
 800528a:	230b      	movs	r3, #11
 800528c:	60bb      	str	r3, [r7, #8]

	do {
		sum = (sum >> 1) + (sum << 7) + *dir++;
 800528e:	7bfb      	ldrb	r3, [r7, #15]
 8005290:	b2da      	uxtb	r2, r3
 8005292:	0852      	lsrs	r2, r2, #1
 8005294:	01db      	lsls	r3, r3, #7
 8005296:	4313      	orrs	r3, r2
 8005298:	b2da      	uxtb	r2, r3
 800529a:	687b      	ldr	r3, [r7, #4]
 800529c:	1c59      	adds	r1, r3, #1
 800529e:	6079      	str	r1, [r7, #4]
 80052a0:	781b      	ldrb	r3, [r3, #0]
 80052a2:	4413      	add	r3, r2
 80052a4:	73fb      	strb	r3, [r7, #15]
	} while (--n);
 80052a6:	68bb      	ldr	r3, [r7, #8]
 80052a8:	3b01      	subs	r3, #1
 80052aa:	60bb      	str	r3, [r7, #8]
 80052ac:	68bb      	ldr	r3, [r7, #8]
 80052ae:	2b00      	cmp	r3, #0
 80052b0:	d1ed      	bne.n	800528e <sum_sfn+0x10>
	return sum;
 80052b2:	7bfb      	ldrb	r3, [r7, #15]
}
 80052b4:	4618      	mov	r0, r3
 80052b6:	3714      	adds	r7, #20
 80052b8:	46bd      	mov	sp, r7
 80052ba:	bc80      	pop	{r7}
 80052bc:	4770      	bx	lr

080052be <xdir_sum>:
/*-----------------------------------------------------------------------*/

static WORD xdir_sum (	/* Get checksum of the directoly entry block */
	const BYTE* dir		/* Directory entry block to be calculated */
)
{
 80052be:	b480      	push	{r7}
 80052c0:	b087      	sub	sp, #28
 80052c2:	af00      	add	r7, sp, #0
 80052c4:	6078      	str	r0, [r7, #4]
	UINT i, szblk;
	WORD sum;


	szblk = (dir[XDIR_NumSec] + 1) * SZDIRE;	/* Number of bytes of the entry block */
 80052c6:	687b      	ldr	r3, [r7, #4]
 80052c8:	3301      	adds	r3, #1
 80052ca:	781b      	ldrb	r3, [r3, #0]
 80052cc:	3301      	adds	r3, #1
 80052ce:	015b      	lsls	r3, r3, #5
 80052d0:	60fb      	str	r3, [r7, #12]
	for (i = sum = 0; i < szblk; i++) {
 80052d2:	2300      	movs	r3, #0
 80052d4:	827b      	strh	r3, [r7, #18]
 80052d6:	2300      	movs	r3, #0
 80052d8:	617b      	str	r3, [r7, #20]
 80052da:	e018      	b.n	800530e <xdir_sum+0x50>
		if (i == XDIR_SetSum) {	/* Skip 2-byte sum field */
 80052dc:	697b      	ldr	r3, [r7, #20]
 80052de:	2b02      	cmp	r3, #2
 80052e0:	d103      	bne.n	80052ea <xdir_sum+0x2c>
			i++;
 80052e2:	697b      	ldr	r3, [r7, #20]
 80052e4:	3301      	adds	r3, #1
 80052e6:	617b      	str	r3, [r7, #20]
 80052e8:	e00e      	b.n	8005308 <xdir_sum+0x4a>
		} else {
			sum = ((sum & 1) ? 0x8000 : 0) + (sum >> 1) + dir[i];
 80052ea:	8a7b      	ldrh	r3, [r7, #18]
 80052ec:	03db      	lsls	r3, r3, #15
 80052ee:	b29a      	uxth	r2, r3
 80052f0:	8a7b      	ldrh	r3, [r7, #18]
 80052f2:	085b      	lsrs	r3, r3, #1
 80052f4:	b29b      	uxth	r3, r3
 80052f6:	4413      	add	r3, r2
 80052f8:	b29a      	uxth	r2, r3
 80052fa:	6879      	ldr	r1, [r7, #4]
 80052fc:	697b      	ldr	r3, [r7, #20]
 80052fe:	440b      	add	r3, r1
 8005300:	781b      	ldrb	r3, [r3, #0]
 8005302:	b29b      	uxth	r3, r3
 8005304:	4413      	add	r3, r2
 8005306:	827b      	strh	r3, [r7, #18]
	for (i = sum = 0; i < szblk; i++) {
 8005308:	697b      	ldr	r3, [r7, #20]
 800530a:	3301      	adds	r3, #1
 800530c:	617b      	str	r3, [r7, #20]
 800530e:	697a      	ldr	r2, [r7, #20]
 8005310:	68fb      	ldr	r3, [r7, #12]
 8005312:	429a      	cmp	r2, r3
 8005314:	d3e2      	bcc.n	80052dc <xdir_sum+0x1e>
		}
	}
	return sum;
 8005316:	8a7b      	ldrh	r3, [r7, #18]
}
 8005318:	4618      	mov	r0, r3
 800531a:	371c      	adds	r7, #28
 800531c:	46bd      	mov	sp, r7
 800531e:	bc80      	pop	{r7}
 8005320:	4770      	bx	lr

08005322 <xname_sum>:


static WORD xname_sum (	/* Get check sum (to be used as hash) of the file name */
	const WCHAR* name	/* File name to be calculated */
)
{
 8005322:	b580      	push	{r7, lr}
 8005324:	b084      	sub	sp, #16
 8005326:	af00      	add	r7, sp, #0
 8005328:	6078      	str	r0, [r7, #4]
	WCHAR chr;
	WORD sum = 0;
 800532a:	2300      	movs	r3, #0
 800532c:	81fb      	strh	r3, [r7, #14]


	while ((chr = *name++) != 0) {
 800532e:	e01f      	b.n	8005370 <xname_sum+0x4e>
		chr = (WCHAR)ff_wtoupper(chr);		/* File name needs to be up-case converted */
 8005330:	89bb      	ldrh	r3, [r7, #12]
 8005332:	4618      	mov	r0, r3
 8005334:	f003 fbc8 	bl	8008ac8 <ff_wtoupper>
 8005338:	4603      	mov	r3, r0
 800533a:	81bb      	strh	r3, [r7, #12]
		sum = ((sum & 1) ? 0x8000 : 0) + (sum >> 1) + (chr & 0xFF);
 800533c:	89fb      	ldrh	r3, [r7, #14]
 800533e:	03db      	lsls	r3, r3, #15
 8005340:	b29a      	uxth	r2, r3
 8005342:	89fb      	ldrh	r3, [r7, #14]
 8005344:	085b      	lsrs	r3, r3, #1
 8005346:	b29b      	uxth	r3, r3
 8005348:	4413      	add	r3, r2
 800534a:	b29a      	uxth	r2, r3
 800534c:	89bb      	ldrh	r3, [r7, #12]
 800534e:	b2db      	uxtb	r3, r3
 8005350:	b29b      	uxth	r3, r3
 8005352:	4413      	add	r3, r2
 8005354:	81fb      	strh	r3, [r7, #14]
		sum = ((sum & 1) ? 0x8000 : 0) + (sum >> 1) + (chr >> 8);
 8005356:	89fb      	ldrh	r3, [r7, #14]
 8005358:	03db      	lsls	r3, r3, #15
 800535a:	b29a      	uxth	r2, r3
 800535c:	89fb      	ldrh	r3, [r7, #14]
 800535e:	085b      	lsrs	r3, r3, #1
 8005360:	b29b      	uxth	r3, r3
 8005362:	4413      	add	r3, r2
 8005364:	b29a      	uxth	r2, r3
 8005366:	89bb      	ldrh	r3, [r7, #12]
 8005368:	0a1b      	lsrs	r3, r3, #8
 800536a:	b29b      	uxth	r3, r3
 800536c:	4413      	add	r3, r2
 800536e:	81fb      	strh	r3, [r7, #14]
	while ((chr = *name++) != 0) {
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	1c9a      	adds	r2, r3, #2
 8005374:	607a      	str	r2, [r7, #4]
 8005376:	881b      	ldrh	r3, [r3, #0]
 8005378:	81bb      	strh	r3, [r7, #12]
 800537a:	89bb      	ldrh	r3, [r7, #12]
 800537c:	2b00      	cmp	r3, #0
 800537e:	d1d7      	bne.n	8005330 <xname_sum+0xe>
	}
	return sum;
 8005380:	89fb      	ldrh	r3, [r7, #14]
}
 8005382:	4618      	mov	r0, r3
 8005384:	3710      	adds	r7, #16
 8005386:	46bd      	mov	sp, r7
 8005388:	bd80      	pop	{r7, pc}
	...

0800538c <load_xdir>:
/*------------------------------------*/

static FRESULT load_xdir (	/* FR_INT_ERR: invalid entry block */
	DIR* dp					/* Reading directory object pointing top of the entry block to load */
)
{
 800538c:	b590      	push	{r4, r7, lr}
 800538e:	b087      	sub	sp, #28
 8005390:	af00      	add	r7, sp, #0
 8005392:	6078      	str	r0, [r7, #4]
	FRESULT res;
	UINT i, sz_ent;
	BYTE *dirb = dp->obj.fs->dirbuf;	/* Pointer to the on-memory directory entry block 85+C0+C1s */
 8005394:	687b      	ldr	r3, [r7, #4]
 8005396:	681b      	ldr	r3, [r3, #0]
 8005398:	691b      	ldr	r3, [r3, #16]
 800539a:	60fb      	str	r3, [r7, #12]


	/* Load file directory entry */
	res = move_window(dp->obj.fs, dp->sect);
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	681a      	ldr	r2, [r3, #0]
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80053a4:	4619      	mov	r1, r3
 80053a6:	4610      	mov	r0, r2
 80053a8:	f7fe fd46 	bl	8003e38 <move_window>
 80053ac:	4603      	mov	r3, r0
 80053ae:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 80053b0:	7dfb      	ldrb	r3, [r7, #23]
 80053b2:	2b00      	cmp	r3, #0
 80053b4:	d001      	beq.n	80053ba <load_xdir+0x2e>
 80053b6:	7dfb      	ldrb	r3, [r7, #23]
 80053b8:	e0a9      	b.n	800550e <load_xdir+0x182>
	if (dp->dir[XDIR_Type] != ET_FILEDIR) return FR_INT_ERR;	/* Invalid order */
 80053ba:	687b      	ldr	r3, [r7, #4]
 80053bc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80053be:	781b      	ldrb	r3, [r3, #0]
 80053c0:	2b85      	cmp	r3, #133	; 0x85
 80053c2:	d001      	beq.n	80053c8 <load_xdir+0x3c>
 80053c4:	2302      	movs	r3, #2
 80053c6:	e0a2      	b.n	800550e <load_xdir+0x182>
	memcpy(dirb + 0 * SZDIRE, dp->dir, SZDIRE);
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80053cc:	2220      	movs	r2, #32
 80053ce:	4619      	mov	r1, r3
 80053d0:	68f8      	ldr	r0, [r7, #12]
 80053d2:	f011 fc2d 	bl	8016c30 <memcpy>
	sz_ent = (dirb[XDIR_NumSec] + 1) * SZDIRE;
 80053d6:	68fb      	ldr	r3, [r7, #12]
 80053d8:	3301      	adds	r3, #1
 80053da:	781b      	ldrb	r3, [r3, #0]
 80053dc:	3301      	adds	r3, #1
 80053de:	015b      	lsls	r3, r3, #5
 80053e0:	60bb      	str	r3, [r7, #8]
	if (sz_ent < 3 * SZDIRE || sz_ent > 19 * SZDIRE) return FR_INT_ERR;
 80053e2:	68bb      	ldr	r3, [r7, #8]
 80053e4:	2b5f      	cmp	r3, #95	; 0x5f
 80053e6:	d903      	bls.n	80053f0 <load_xdir+0x64>
 80053e8:	68bb      	ldr	r3, [r7, #8]
 80053ea:	f5b3 7f18 	cmp.w	r3, #608	; 0x260
 80053ee:	d901      	bls.n	80053f4 <load_xdir+0x68>
 80053f0:	2302      	movs	r3, #2
 80053f2:	e08c      	b.n	800550e <load_xdir+0x182>

	/* Load stream extension entry */
	res = dir_next(dp, 0);
 80053f4:	2100      	movs	r1, #0
 80053f6:	6878      	ldr	r0, [r7, #4]
 80053f8:	f7ff fc1f 	bl	8004c3a <dir_next>
 80053fc:	4603      	mov	r3, r0
 80053fe:	75fb      	strb	r3, [r7, #23]
	if (res == FR_NO_FILE) res = FR_INT_ERR;	/* It cannot be */
 8005400:	7dfb      	ldrb	r3, [r7, #23]
 8005402:	2b04      	cmp	r3, #4
 8005404:	d101      	bne.n	800540a <load_xdir+0x7e>
 8005406:	2302      	movs	r3, #2
 8005408:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 800540a:	7dfb      	ldrb	r3, [r7, #23]
 800540c:	2b00      	cmp	r3, #0
 800540e:	d001      	beq.n	8005414 <load_xdir+0x88>
 8005410:	7dfb      	ldrb	r3, [r7, #23]
 8005412:	e07c      	b.n	800550e <load_xdir+0x182>
	res = move_window(dp->obj.fs, dp->sect);
 8005414:	687b      	ldr	r3, [r7, #4]
 8005416:	681a      	ldr	r2, [r3, #0]
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800541c:	4619      	mov	r1, r3
 800541e:	4610      	mov	r0, r2
 8005420:	f7fe fd0a 	bl	8003e38 <move_window>
 8005424:	4603      	mov	r3, r0
 8005426:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 8005428:	7dfb      	ldrb	r3, [r7, #23]
 800542a:	2b00      	cmp	r3, #0
 800542c:	d001      	beq.n	8005432 <load_xdir+0xa6>
 800542e:	7dfb      	ldrb	r3, [r7, #23]
 8005430:	e06d      	b.n	800550e <load_xdir+0x182>
	if (dp->dir[XDIR_Type] != ET_STREAM) return FR_INT_ERR;	/* Invalid order */
 8005432:	687b      	ldr	r3, [r7, #4]
 8005434:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005436:	781b      	ldrb	r3, [r3, #0]
 8005438:	2bc0      	cmp	r3, #192	; 0xc0
 800543a:	d001      	beq.n	8005440 <load_xdir+0xb4>
 800543c:	2302      	movs	r3, #2
 800543e:	e066      	b.n	800550e <load_xdir+0x182>
	memcpy(dirb + 1 * SZDIRE, dp->dir, SZDIRE);
 8005440:	68fb      	ldr	r3, [r7, #12]
 8005442:	f103 0020 	add.w	r0, r3, #32
 8005446:	687b      	ldr	r3, [r7, #4]
 8005448:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800544a:	2220      	movs	r2, #32
 800544c:	4619      	mov	r1, r3
 800544e:	f011 fbef 	bl	8016c30 <memcpy>
	if (MAXDIRB(dirb[XDIR_NumName]) > sz_ent) return FR_INT_ERR;
 8005452:	68fb      	ldr	r3, [r7, #12]
 8005454:	3323      	adds	r3, #35	; 0x23
 8005456:	781b      	ldrb	r3, [r3, #0]
 8005458:	332c      	adds	r3, #44	; 0x2c
 800545a:	4a2f      	ldr	r2, [pc, #188]	; (8005518 <load_xdir+0x18c>)
 800545c:	fba2 2303 	umull	r2, r3, r2, r3
 8005460:	08db      	lsrs	r3, r3, #3
 8005462:	015b      	lsls	r3, r3, #5
 8005464:	68ba      	ldr	r2, [r7, #8]
 8005466:	429a      	cmp	r2, r3
 8005468:	d201      	bcs.n	800546e <load_xdir+0xe2>
 800546a:	2302      	movs	r3, #2
 800546c:	e04f      	b.n	800550e <load_xdir+0x182>

	/* Load file name entries */
	i = 2 * SZDIRE;	/* Name offset to load */
 800546e:	2340      	movs	r3, #64	; 0x40
 8005470:	613b      	str	r3, [r7, #16]
	do {
		res = dir_next(dp, 0);
 8005472:	2100      	movs	r1, #0
 8005474:	6878      	ldr	r0, [r7, #4]
 8005476:	f7ff fbe0 	bl	8004c3a <dir_next>
 800547a:	4603      	mov	r3, r0
 800547c:	75fb      	strb	r3, [r7, #23]
		if (res == FR_NO_FILE) res = FR_INT_ERR;	/* It cannot be */
 800547e:	7dfb      	ldrb	r3, [r7, #23]
 8005480:	2b04      	cmp	r3, #4
 8005482:	d101      	bne.n	8005488 <load_xdir+0xfc>
 8005484:	2302      	movs	r3, #2
 8005486:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) return res;
 8005488:	7dfb      	ldrb	r3, [r7, #23]
 800548a:	2b00      	cmp	r3, #0
 800548c:	d001      	beq.n	8005492 <load_xdir+0x106>
 800548e:	7dfb      	ldrb	r3, [r7, #23]
 8005490:	e03d      	b.n	800550e <load_xdir+0x182>
		res = move_window(dp->obj.fs, dp->sect);
 8005492:	687b      	ldr	r3, [r7, #4]
 8005494:	681a      	ldr	r2, [r3, #0]
 8005496:	687b      	ldr	r3, [r7, #4]
 8005498:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800549a:	4619      	mov	r1, r3
 800549c:	4610      	mov	r0, r2
 800549e:	f7fe fccb 	bl	8003e38 <move_window>
 80054a2:	4603      	mov	r3, r0
 80054a4:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) return res;
 80054a6:	7dfb      	ldrb	r3, [r7, #23]
 80054a8:	2b00      	cmp	r3, #0
 80054aa:	d001      	beq.n	80054b0 <load_xdir+0x124>
 80054ac:	7dfb      	ldrb	r3, [r7, #23]
 80054ae:	e02e      	b.n	800550e <load_xdir+0x182>
		if (dp->dir[XDIR_Type] != ET_FILENAME) return FR_INT_ERR;	/* Invalid order */
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80054b4:	781b      	ldrb	r3, [r3, #0]
 80054b6:	2bc1      	cmp	r3, #193	; 0xc1
 80054b8:	d001      	beq.n	80054be <load_xdir+0x132>
 80054ba:	2302      	movs	r3, #2
 80054bc:	e027      	b.n	800550e <load_xdir+0x182>
		if (i < MAXDIRB(FF_MAX_LFN)) memcpy(dirb + i, dp->dir, SZDIRE);
 80054be:	693b      	ldr	r3, [r7, #16]
 80054c0:	f5b3 7f18 	cmp.w	r3, #608	; 0x260
 80054c4:	d208      	bcs.n	80054d8 <load_xdir+0x14c>
 80054c6:	68fa      	ldr	r2, [r7, #12]
 80054c8:	693b      	ldr	r3, [r7, #16]
 80054ca:	18d0      	adds	r0, r2, r3
 80054cc:	687b      	ldr	r3, [r7, #4]
 80054ce:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80054d0:	2220      	movs	r2, #32
 80054d2:	4619      	mov	r1, r3
 80054d4:	f011 fbac 	bl	8016c30 <memcpy>
	} while ((i += SZDIRE) < sz_ent);
 80054d8:	693b      	ldr	r3, [r7, #16]
 80054da:	3320      	adds	r3, #32
 80054dc:	613b      	str	r3, [r7, #16]
 80054de:	693a      	ldr	r2, [r7, #16]
 80054e0:	68bb      	ldr	r3, [r7, #8]
 80054e2:	429a      	cmp	r2, r3
 80054e4:	d3c5      	bcc.n	8005472 <load_xdir+0xe6>

	/* Sanity check (do it for only accessible object) */
	if (i <= MAXDIRB(FF_MAX_LFN)) {
 80054e6:	693b      	ldr	r3, [r7, #16]
 80054e8:	f5b3 7f18 	cmp.w	r3, #608	; 0x260
 80054ec:	d80e      	bhi.n	800550c <load_xdir+0x180>
		if (xdir_sum(dirb) != ld_word(dirb + XDIR_SetSum)) return FR_INT_ERR;
 80054ee:	68f8      	ldr	r0, [r7, #12]
 80054f0:	f7ff fee5 	bl	80052be <xdir_sum>
 80054f4:	4603      	mov	r3, r0
 80054f6:	461c      	mov	r4, r3
 80054f8:	68fb      	ldr	r3, [r7, #12]
 80054fa:	3302      	adds	r3, #2
 80054fc:	4618      	mov	r0, r3
 80054fe:	f7fe f9e4 	bl	80038ca <ld_word>
 8005502:	4603      	mov	r3, r0
 8005504:	429c      	cmp	r4, r3
 8005506:	d001      	beq.n	800550c <load_xdir+0x180>
 8005508:	2302      	movs	r3, #2
 800550a:	e000      	b.n	800550e <load_xdir+0x182>
	}
	return FR_OK;
 800550c:	2300      	movs	r3, #0
}
 800550e:	4618      	mov	r0, r3
 8005510:	371c      	adds	r7, #28
 8005512:	46bd      	mov	sp, r7
 8005514:	bd90      	pop	{r4, r7, pc}
 8005516:	bf00      	nop
 8005518:	88888889 	.word	0x88888889

0800551c <init_alloc_info>:

static void init_alloc_info (
	FATFS* fs,		/* Filesystem object */
	FFOBJID* obj	/* Object allocation information to be initialized */
)
{
 800551c:	b580      	push	{r7, lr}
 800551e:	b082      	sub	sp, #8
 8005520:	af00      	add	r7, sp, #0
 8005522:	6078      	str	r0, [r7, #4]
 8005524:	6039      	str	r1, [r7, #0]
	obj->sclust = ld_dword(fs->dirbuf + XDIR_FstClus);		/* Start cluster */
 8005526:	687b      	ldr	r3, [r7, #4]
 8005528:	691b      	ldr	r3, [r3, #16]
 800552a:	3334      	adds	r3, #52	; 0x34
 800552c:	4618      	mov	r0, r3
 800552e:	f7fe f9e3 	bl	80038f8 <ld_dword>
 8005532:	4602      	mov	r2, r0
 8005534:	683b      	ldr	r3, [r7, #0]
 8005536:	609a      	str	r2, [r3, #8]
	obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);	/* Size */
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	691b      	ldr	r3, [r3, #16]
 800553c:	3338      	adds	r3, #56	; 0x38
 800553e:	4618      	mov	r0, r3
 8005540:	f7fe f9fc 	bl	800393c <ld_qword>
 8005544:	4602      	mov	r2, r0
 8005546:	460b      	mov	r3, r1
 8005548:	6839      	ldr	r1, [r7, #0]
 800554a:	e9c1 2304 	strd	r2, r3, [r1, #16]
	obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;				/* Allocation status */
 800554e:	687b      	ldr	r3, [r7, #4]
 8005550:	691b      	ldr	r3, [r3, #16]
 8005552:	3321      	adds	r3, #33	; 0x21
 8005554:	781b      	ldrb	r3, [r3, #0]
 8005556:	f003 0302 	and.w	r3, r3, #2
 800555a:	b2da      	uxtb	r2, r3
 800555c:	683b      	ldr	r3, [r7, #0]
 800555e:	71da      	strb	r2, [r3, #7]
	obj->n_frag = 0;										/* No last fragment info */
 8005560:	683b      	ldr	r3, [r7, #0]
 8005562:	2200      	movs	r2, #0
 8005564:	61da      	str	r2, [r3, #28]
}
 8005566:	bf00      	nop
 8005568:	3708      	adds	r7, #8
 800556a:	46bd      	mov	sp, r7
 800556c:	bd80      	pop	{r7, pc}

0800556e <load_obj_xdir>:

static FRESULT load_obj_xdir (
	DIR* dp,			/* Blank directory object to be used to access containing directory */
	const FFOBJID* obj	/* Object with its containing directory information */
)
{
 800556e:	b5b0      	push	{r4, r5, r7, lr}
 8005570:	b084      	sub	sp, #16
 8005572:	af00      	add	r7, sp, #0
 8005574:	6078      	str	r0, [r7, #4]
 8005576:	6039      	str	r1, [r7, #0]
	FRESULT res;

	/* Open object containing directory */
	dp->obj.fs = obj->fs;
 8005578:	6839      	ldr	r1, [r7, #0]
 800557a:	6808      	ldr	r0, [r1, #0]
 800557c:	6879      	ldr	r1, [r7, #4]
 800557e:	6008      	str	r0, [r1, #0]
	dp->obj.sclust = obj->c_scl;
 8005580:	6839      	ldr	r1, [r7, #0]
 8005582:	6a08      	ldr	r0, [r1, #32]
 8005584:	6879      	ldr	r1, [r7, #4]
 8005586:	6088      	str	r0, [r1, #8]
	dp->obj.stat = (BYTE)obj->c_size;
 8005588:	6839      	ldr	r1, [r7, #0]
 800558a:	6a49      	ldr	r1, [r1, #36]	; 0x24
 800558c:	b2c8      	uxtb	r0, r1
 800558e:	6879      	ldr	r1, [r7, #4]
 8005590:	71c8      	strb	r0, [r1, #7]
	dp->obj.objsize = obj->c_size & 0xFFFFFF00;
 8005592:	6839      	ldr	r1, [r7, #0]
 8005594:	6a49      	ldr	r1, [r1, #36]	; 0x24
 8005596:	2000      	movs	r0, #0
 8005598:	460c      	mov	r4, r1
 800559a:	4605      	mov	r5, r0
 800559c:	f024 02ff 	bic.w	r2, r4, #255	; 0xff
 80055a0:	2300      	movs	r3, #0
 80055a2:	6879      	ldr	r1, [r7, #4]
 80055a4:	e9c1 2304 	strd	r2, r3, [r1, #16]
	dp->obj.n_frag = 0;
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	2200      	movs	r2, #0
 80055ac:	61da      	str	r2, [r3, #28]
	dp->blk_ofs = obj->c_ofs;
 80055ae:	683b      	ldr	r3, [r7, #0]
 80055b0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	64da      	str	r2, [r3, #76]	; 0x4c

	res = dir_sdi(dp, dp->blk_ofs);	/* Goto object's entry block */
 80055b6:	687b      	ldr	r3, [r7, #4]
 80055b8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80055ba:	4619      	mov	r1, r3
 80055bc:	6878      	ldr	r0, [r7, #4]
 80055be:	f7ff fab6 	bl	8004b2e <dir_sdi>
 80055c2:	4603      	mov	r3, r0
 80055c4:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 80055c6:	7bfb      	ldrb	r3, [r7, #15]
 80055c8:	2b00      	cmp	r3, #0
 80055ca:	d104      	bne.n	80055d6 <load_obj_xdir+0x68>
		res = load_xdir(dp);		/* Load the object's entry block */
 80055cc:	6878      	ldr	r0, [r7, #4]
 80055ce:	f7ff fedd 	bl	800538c <load_xdir>
 80055d2:	4603      	mov	r3, r0
 80055d4:	73fb      	strb	r3, [r7, #15]
	}
	return res;
 80055d6:	7bfb      	ldrb	r3, [r7, #15]
}
 80055d8:	4618      	mov	r0, r3
 80055da:	3710      	adds	r7, #16
 80055dc:	46bd      	mov	sp, r7
 80055de:	bdb0      	pop	{r4, r5, r7, pc}

080055e0 <store_xdir>:
/*----------------------------------------*/

static FRESULT store_xdir (
	DIR* dp				/* Pointer to the directory object */
)
{
 80055e0:	b590      	push	{r4, r7, lr}
 80055e2:	b087      	sub	sp, #28
 80055e4:	af00      	add	r7, sp, #0
 80055e6:	6078      	str	r0, [r7, #4]
	FRESULT res;
	UINT nent;
	BYTE *dirb = dp->obj.fs->dirbuf;	/* Pointer to the directory entry block 85+C0+C1s */
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	681b      	ldr	r3, [r3, #0]
 80055ec:	691b      	ldr	r3, [r3, #16]
 80055ee:	60fb      	str	r3, [r7, #12]

	/* Create set sum */
	st_word(dirb + XDIR_SetSum, xdir_sum(dirb));
 80055f0:	68fb      	ldr	r3, [r7, #12]
 80055f2:	1c9c      	adds	r4, r3, #2
 80055f4:	68f8      	ldr	r0, [r7, #12]
 80055f6:	f7ff fe62 	bl	80052be <xdir_sum>
 80055fa:	4603      	mov	r3, r0
 80055fc:	4619      	mov	r1, r3
 80055fe:	4620      	mov	r0, r4
 8005600:	f7fe fa75 	bl	8003aee <st_word>
	nent = dirb[XDIR_NumSec] + 1;
 8005604:	68fb      	ldr	r3, [r7, #12]
 8005606:	3301      	adds	r3, #1
 8005608:	781b      	ldrb	r3, [r3, #0]
 800560a:	3301      	adds	r3, #1
 800560c:	613b      	str	r3, [r7, #16]

	/* Store the directory entry block to the directory */
	res = dir_sdi(dp, dp->blk_ofs);
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005612:	4619      	mov	r1, r3
 8005614:	6878      	ldr	r0, [r7, #4]
 8005616:	f7ff fa8a 	bl	8004b2e <dir_sdi>
 800561a:	4603      	mov	r3, r0
 800561c:	75fb      	strb	r3, [r7, #23]
	while (res == FR_OK) {
 800561e:	e026      	b.n	800566e <store_xdir+0x8e>
		res = move_window(dp->obj.fs, dp->sect);
 8005620:	687b      	ldr	r3, [r7, #4]
 8005622:	681a      	ldr	r2, [r3, #0]
 8005624:	687b      	ldr	r3, [r7, #4]
 8005626:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005628:	4619      	mov	r1, r3
 800562a:	4610      	mov	r0, r2
 800562c:	f7fe fc04 	bl	8003e38 <move_window>
 8005630:	4603      	mov	r3, r0
 8005632:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 8005634:	7dfb      	ldrb	r3, [r7, #23]
 8005636:	2b00      	cmp	r3, #0
 8005638:	d11d      	bne.n	8005676 <store_xdir+0x96>
		memcpy(dp->dir, dirb, SZDIRE);
 800563a:	687b      	ldr	r3, [r7, #4]
 800563c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800563e:	2220      	movs	r2, #32
 8005640:	68f9      	ldr	r1, [r7, #12]
 8005642:	4618      	mov	r0, r3
 8005644:	f011 faf4 	bl	8016c30 <memcpy>
		dp->obj.fs->wflag = 1;
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	681b      	ldr	r3, [r3, #0]
 800564c:	2201      	movs	r2, #1
 800564e:	711a      	strb	r2, [r3, #4]
		if (--nent == 0) break;
 8005650:	693b      	ldr	r3, [r7, #16]
 8005652:	3b01      	subs	r3, #1
 8005654:	613b      	str	r3, [r7, #16]
 8005656:	693b      	ldr	r3, [r7, #16]
 8005658:	2b00      	cmp	r3, #0
 800565a:	d00e      	beq.n	800567a <store_xdir+0x9a>
		dirb += SZDIRE;
 800565c:	68fb      	ldr	r3, [r7, #12]
 800565e:	3320      	adds	r3, #32
 8005660:	60fb      	str	r3, [r7, #12]
		res = dir_next(dp, 0);
 8005662:	2100      	movs	r1, #0
 8005664:	6878      	ldr	r0, [r7, #4]
 8005666:	f7ff fae8 	bl	8004c3a <dir_next>
 800566a:	4603      	mov	r3, r0
 800566c:	75fb      	strb	r3, [r7, #23]
	while (res == FR_OK) {
 800566e:	7dfb      	ldrb	r3, [r7, #23]
 8005670:	2b00      	cmp	r3, #0
 8005672:	d0d5      	beq.n	8005620 <store_xdir+0x40>
 8005674:	e002      	b.n	800567c <store_xdir+0x9c>
		if (res != FR_OK) break;
 8005676:	bf00      	nop
 8005678:	e000      	b.n	800567c <store_xdir+0x9c>
		if (--nent == 0) break;
 800567a:	bf00      	nop
	}
	return (res == FR_OK || res == FR_DISK_ERR) ? res : FR_INT_ERR;
 800567c:	7dfb      	ldrb	r3, [r7, #23]
 800567e:	2b00      	cmp	r3, #0
 8005680:	d002      	beq.n	8005688 <store_xdir+0xa8>
 8005682:	7dfb      	ldrb	r3, [r7, #23]
 8005684:	2b01      	cmp	r3, #1
 8005686:	d101      	bne.n	800568c <store_xdir+0xac>
 8005688:	7dfb      	ldrb	r3, [r7, #23]
 800568a:	e000      	b.n	800568e <store_xdir+0xae>
 800568c:	2302      	movs	r3, #2
}
 800568e:	4618      	mov	r0, r3
 8005690:	371c      	adds	r7, #28
 8005692:	46bd      	mov	sp, r7
 8005694:	bd90      	pop	{r4, r7, pc}

08005696 <create_xdir>:

static void create_xdir (
	BYTE* dirb,			/* Pointer to the directory entry block buffer */
	const WCHAR* lfn	/* Pointer to the object name */
)
{
 8005696:	b590      	push	{r4, r7, lr}
 8005698:	b085      	sub	sp, #20
 800569a:	af00      	add	r7, sp, #0
 800569c:	6078      	str	r0, [r7, #4]
 800569e:	6039      	str	r1, [r7, #0]
	BYTE nc1, nlen;
	WCHAR wc;


	/* Create file-directory and stream-extension entry */
	memset(dirb, 0, 2 * SZDIRE);
 80056a0:	2240      	movs	r2, #64	; 0x40
 80056a2:	2100      	movs	r1, #0
 80056a4:	6878      	ldr	r0, [r7, #4]
 80056a6:	f011 fad1 	bl	8016c4c <memset>
	dirb[0 * SZDIRE + XDIR_Type] = ET_FILEDIR;
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	2285      	movs	r2, #133	; 0x85
 80056ae:	701a      	strb	r2, [r3, #0]
	dirb[1 * SZDIRE + XDIR_Type] = ET_STREAM;
 80056b0:	687b      	ldr	r3, [r7, #4]
 80056b2:	3320      	adds	r3, #32
 80056b4:	22c0      	movs	r2, #192	; 0xc0
 80056b6:	701a      	strb	r2, [r3, #0]

	/* Create file-name entries */
	i = SZDIRE * 2;	/* Top of file_name entries */
 80056b8:	2340      	movs	r3, #64	; 0x40
 80056ba:	60fb      	str	r3, [r7, #12]
	nlen = nc1 = 0; wc = 1;
 80056bc:	2300      	movs	r3, #0
 80056be:	72fb      	strb	r3, [r7, #11]
 80056c0:	7afb      	ldrb	r3, [r7, #11]
 80056c2:	72bb      	strb	r3, [r7, #10]
 80056c4:	2301      	movs	r3, #1
 80056c6:	813b      	strh	r3, [r7, #8]
	do {
		dirb[i++] = ET_FILENAME; dirb[i++] = 0;
 80056c8:	68fb      	ldr	r3, [r7, #12]
 80056ca:	1c5a      	adds	r2, r3, #1
 80056cc:	60fa      	str	r2, [r7, #12]
 80056ce:	687a      	ldr	r2, [r7, #4]
 80056d0:	4413      	add	r3, r2
 80056d2:	22c1      	movs	r2, #193	; 0xc1
 80056d4:	701a      	strb	r2, [r3, #0]
 80056d6:	68fb      	ldr	r3, [r7, #12]
 80056d8:	1c5a      	adds	r2, r3, #1
 80056da:	60fa      	str	r2, [r7, #12]
 80056dc:	687a      	ldr	r2, [r7, #4]
 80056de:	4413      	add	r3, r2
 80056e0:	2200      	movs	r2, #0
 80056e2:	701a      	strb	r2, [r3, #0]
		do {	/* Fill name field */
			if (wc != 0 && (wc = lfn[nlen]) != 0) nlen++;	/* Get a character if exist */
 80056e4:	893b      	ldrh	r3, [r7, #8]
 80056e6:	2b00      	cmp	r3, #0
 80056e8:	d00b      	beq.n	8005702 <create_xdir+0x6c>
 80056ea:	7abb      	ldrb	r3, [r7, #10]
 80056ec:	005b      	lsls	r3, r3, #1
 80056ee:	683a      	ldr	r2, [r7, #0]
 80056f0:	4413      	add	r3, r2
 80056f2:	881b      	ldrh	r3, [r3, #0]
 80056f4:	813b      	strh	r3, [r7, #8]
 80056f6:	893b      	ldrh	r3, [r7, #8]
 80056f8:	2b00      	cmp	r3, #0
 80056fa:	d002      	beq.n	8005702 <create_xdir+0x6c>
 80056fc:	7abb      	ldrb	r3, [r7, #10]
 80056fe:	3301      	adds	r3, #1
 8005700:	72bb      	strb	r3, [r7, #10]
			st_word(dirb + i, wc); 	/* Store it */
 8005702:	687a      	ldr	r2, [r7, #4]
 8005704:	68fb      	ldr	r3, [r7, #12]
 8005706:	4413      	add	r3, r2
 8005708:	893a      	ldrh	r2, [r7, #8]
 800570a:	4611      	mov	r1, r2
 800570c:	4618      	mov	r0, r3
 800570e:	f7fe f9ee 	bl	8003aee <st_word>
			i += 2;
 8005712:	68fb      	ldr	r3, [r7, #12]
 8005714:	3302      	adds	r3, #2
 8005716:	60fb      	str	r3, [r7, #12]
		} while (i % SZDIRE != 0);
 8005718:	68fb      	ldr	r3, [r7, #12]
 800571a:	f003 031f 	and.w	r3, r3, #31
 800571e:	2b00      	cmp	r3, #0
 8005720:	d1e0      	bne.n	80056e4 <create_xdir+0x4e>
		nc1++;
 8005722:	7afb      	ldrb	r3, [r7, #11]
 8005724:	3301      	adds	r3, #1
 8005726:	72fb      	strb	r3, [r7, #11]
	} while (lfn[nlen]);	/* Fill next entry if any char follows */
 8005728:	7abb      	ldrb	r3, [r7, #10]
 800572a:	005b      	lsls	r3, r3, #1
 800572c:	683a      	ldr	r2, [r7, #0]
 800572e:	4413      	add	r3, r2
 8005730:	881b      	ldrh	r3, [r3, #0]
 8005732:	2b00      	cmp	r3, #0
 8005734:	d1c8      	bne.n	80056c8 <create_xdir+0x32>

	dirb[XDIR_NumName] = nlen;		/* Set name length */
 8005736:	687b      	ldr	r3, [r7, #4]
 8005738:	3323      	adds	r3, #35	; 0x23
 800573a:	7aba      	ldrb	r2, [r7, #10]
 800573c:	701a      	strb	r2, [r3, #0]
	dirb[XDIR_NumSec] = 1 + nc1;	/* Set secondary count (C0 + C1s) */
 800573e:	687b      	ldr	r3, [r7, #4]
 8005740:	3301      	adds	r3, #1
 8005742:	7afa      	ldrb	r2, [r7, #11]
 8005744:	3201      	adds	r2, #1
 8005746:	b2d2      	uxtb	r2, r2
 8005748:	701a      	strb	r2, [r3, #0]
	st_word(dirb + XDIR_NameHash, xname_sum(lfn));	/* Set name hash */
 800574a:	687b      	ldr	r3, [r7, #4]
 800574c:	f103 0424 	add.w	r4, r3, #36	; 0x24
 8005750:	6838      	ldr	r0, [r7, #0]
 8005752:	f7ff fde6 	bl	8005322 <xname_sum>
 8005756:	4603      	mov	r3, r0
 8005758:	4619      	mov	r1, r3
 800575a:	4620      	mov	r0, r4
 800575c:	f7fe f9c7 	bl	8003aee <st_word>
}
 8005760:	bf00      	nop
 8005762:	3714      	adds	r7, #20
 8005764:	46bd      	mov	sp, r7
 8005766:	bd90      	pop	{r4, r7, pc}

08005768 <dir_read>:

static FRESULT dir_read (
	DIR* dp,		/* Pointer to the directory object */
	int vol			/* Filtered by 0:file/directory or 1:volume label */
)
{
 8005768:	b580      	push	{r7, lr}
 800576a:	b086      	sub	sp, #24
 800576c:	af00      	add	r7, sp, #0
 800576e:	6078      	str	r0, [r7, #4]
 8005770:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_NO_FILE;
 8005772:	2304      	movs	r3, #4
 8005774:	75fb      	strb	r3, [r7, #23]
	FATFS *fs = dp->obj.fs;
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	681b      	ldr	r3, [r3, #0]
 800577a:	613b      	str	r3, [r7, #16]
	BYTE attr, b;
#if FF_USE_LFN
	BYTE ord = 0xFF, sum = 0xFF;
 800577c:	23ff      	movs	r3, #255	; 0xff
 800577e:	757b      	strb	r3, [r7, #21]
 8005780:	23ff      	movs	r3, #255	; 0xff
 8005782:	753b      	strb	r3, [r7, #20]
#endif

	while (dp->sect) {
 8005784:	e0a6      	b.n	80058d4 <dir_read+0x16c>
		res = move_window(fs, dp->sect);
 8005786:	687b      	ldr	r3, [r7, #4]
 8005788:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800578a:	4619      	mov	r1, r3
 800578c:	6938      	ldr	r0, [r7, #16]
 800578e:	f7fe fb53 	bl	8003e38 <move_window>
 8005792:	4603      	mov	r3, r0
 8005794:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 8005796:	7dfb      	ldrb	r3, [r7, #23]
 8005798:	2b00      	cmp	r3, #0
 800579a:	f040 80a1 	bne.w	80058e0 <dir_read+0x178>
		b = dp->dir[DIR_Name];	/* Test for the entry type */
 800579e:	687b      	ldr	r3, [r7, #4]
 80057a0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80057a2:	781b      	ldrb	r3, [r3, #0]
 80057a4:	75bb      	strb	r3, [r7, #22]
		if (b == 0) {
 80057a6:	7dbb      	ldrb	r3, [r7, #22]
 80057a8:	2b00      	cmp	r3, #0
 80057aa:	d102      	bne.n	80057b2 <dir_read+0x4a>
			res = FR_NO_FILE; break; /* Reached to end of the directory */
 80057ac:	2304      	movs	r3, #4
 80057ae:	75fb      	strb	r3, [r7, #23]
 80057b0:	e09d      	b.n	80058ee <dir_read+0x186>
		}
#if FF_FS_EXFAT
		if (fs->fs_type == FS_EXFAT) {	/* On the exFAT volume */
 80057b2:	693b      	ldr	r3, [r7, #16]
 80057b4:	781b      	ldrb	r3, [r3, #0]
 80057b6:	2b04      	cmp	r3, #4
 80057b8:	d11f      	bne.n	80057fa <dir_read+0x92>
			if (FF_USE_LABEL && vol) {
 80057ba:	683b      	ldr	r3, [r7, #0]
 80057bc:	2b00      	cmp	r3, #0
 80057be:	d003      	beq.n	80057c8 <dir_read+0x60>
				if (b == ET_VLABEL) break;	/* Volume label entry? */
 80057c0:	7dbb      	ldrb	r3, [r7, #22]
 80057c2:	2b83      	cmp	r3, #131	; 0x83
 80057c4:	d17d      	bne.n	80058c2 <dir_read+0x15a>
 80057c6:	e092      	b.n	80058ee <dir_read+0x186>
			} else {
				if (b == ET_FILEDIR) {		/* Start of the file entry block? */
 80057c8:	7dbb      	ldrb	r3, [r7, #22]
 80057ca:	2b85      	cmp	r3, #133	; 0x85
 80057cc:	d179      	bne.n	80058c2 <dir_read+0x15a>
					dp->blk_ofs = dp->dptr;	/* Get location of the block */
 80057ce:	687b      	ldr	r3, [r7, #4]
 80057d0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80057d2:	687b      	ldr	r3, [r7, #4]
 80057d4:	64da      	str	r2, [r3, #76]	; 0x4c
					res = load_xdir(dp);	/* Load the entry block */
 80057d6:	6878      	ldr	r0, [r7, #4]
 80057d8:	f7ff fdd8 	bl	800538c <load_xdir>
 80057dc:	4603      	mov	r3, r0
 80057de:	75fb      	strb	r3, [r7, #23]
					if (res == FR_OK) {
 80057e0:	7dfb      	ldrb	r3, [r7, #23]
 80057e2:	2b00      	cmp	r3, #0
 80057e4:	d17e      	bne.n	80058e4 <dir_read+0x17c>
						dp->obj.attr = fs->dirbuf[XDIR_Attr] & AM_MASK;	/* Get attribute */
 80057e6:	693b      	ldr	r3, [r7, #16]
 80057e8:	691b      	ldr	r3, [r3, #16]
 80057ea:	3304      	adds	r3, #4
 80057ec:	781b      	ldrb	r3, [r3, #0]
 80057ee:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80057f2:	b2da      	uxtb	r2, r3
 80057f4:	687b      	ldr	r3, [r7, #4]
 80057f6:	719a      	strb	r2, [r3, #6]
					}
					break;
 80057f8:	e074      	b.n	80058e4 <dir_read+0x17c>
				}
			}
		} else
#endif
		{	/* On the FAT/FAT32 volume */
			dp->obj.attr = attr = dp->dir[DIR_Attr] & AM_MASK;	/* Get attribute */
 80057fa:	687b      	ldr	r3, [r7, #4]
 80057fc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80057fe:	330b      	adds	r3, #11
 8005800:	781b      	ldrb	r3, [r3, #0]
 8005802:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8005806:	73fb      	strb	r3, [r7, #15]
 8005808:	687b      	ldr	r3, [r7, #4]
 800580a:	7bfa      	ldrb	r2, [r7, #15]
 800580c:	719a      	strb	r2, [r3, #6]
#if FF_USE_LFN		/* LFN configuration */
			if (b == DDEM || b == '.' || (int)((attr & ~AM_ARC) == AM_VOL) != vol) {	/* An entry without valid data */
 800580e:	7dbb      	ldrb	r3, [r7, #22]
 8005810:	2be5      	cmp	r3, #229	; 0xe5
 8005812:	d00e      	beq.n	8005832 <dir_read+0xca>
 8005814:	7dbb      	ldrb	r3, [r7, #22]
 8005816:	2b2e      	cmp	r3, #46	; 0x2e
 8005818:	d00b      	beq.n	8005832 <dir_read+0xca>
 800581a:	7bfb      	ldrb	r3, [r7, #15]
 800581c:	f023 0320 	bic.w	r3, r3, #32
 8005820:	2b08      	cmp	r3, #8
 8005822:	bf0c      	ite	eq
 8005824:	2301      	moveq	r3, #1
 8005826:	2300      	movne	r3, #0
 8005828:	b2db      	uxtb	r3, r3
 800582a:	461a      	mov	r2, r3
 800582c:	683b      	ldr	r3, [r7, #0]
 800582e:	4293      	cmp	r3, r2
 8005830:	d002      	beq.n	8005838 <dir_read+0xd0>
				ord = 0xFF;
 8005832:	23ff      	movs	r3, #255	; 0xff
 8005834:	757b      	strb	r3, [r7, #21]
 8005836:	e044      	b.n	80058c2 <dir_read+0x15a>
			} else {
				if (attr == AM_LFN) {	/* An LFN entry is found */
 8005838:	7bfb      	ldrb	r3, [r7, #15]
 800583a:	2b0f      	cmp	r3, #15
 800583c:	d12f      	bne.n	800589e <dir_read+0x136>
					if (b & LLEF) {		/* Is it start of an LFN sequence? */
 800583e:	7dbb      	ldrb	r3, [r7, #22]
 8005840:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005844:	2b00      	cmp	r3, #0
 8005846:	d00d      	beq.n	8005864 <dir_read+0xfc>
						sum = dp->dir[LDIR_Chksum];
 8005848:	687b      	ldr	r3, [r7, #4]
 800584a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800584c:	7b5b      	ldrb	r3, [r3, #13]
 800584e:	753b      	strb	r3, [r7, #20]
						b &= (BYTE)~LLEF; ord = b;
 8005850:	7dbb      	ldrb	r3, [r7, #22]
 8005852:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005856:	75bb      	strb	r3, [r7, #22]
 8005858:	7dbb      	ldrb	r3, [r7, #22]
 800585a:	757b      	strb	r3, [r7, #21]
						dp->blk_ofs = dp->dptr;
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005860:	687b      	ldr	r3, [r7, #4]
 8005862:	64da      	str	r2, [r3, #76]	; 0x4c
					}
					/* Check LFN validity and capture it */
					ord = (b == ord && sum == dp->dir[LDIR_Chksum] && pick_lfn(fs->lfnbuf, dp->dir)) ? ord - 1 : 0xFF;
 8005864:	7dba      	ldrb	r2, [r7, #22]
 8005866:	7d7b      	ldrb	r3, [r7, #21]
 8005868:	429a      	cmp	r2, r3
 800586a:	d115      	bne.n	8005898 <dir_read+0x130>
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005870:	330d      	adds	r3, #13
 8005872:	781b      	ldrb	r3, [r3, #0]
 8005874:	7d3a      	ldrb	r2, [r7, #20]
 8005876:	429a      	cmp	r2, r3
 8005878:	d10e      	bne.n	8005898 <dir_read+0x130>
 800587a:	693b      	ldr	r3, [r7, #16]
 800587c:	68da      	ldr	r2, [r3, #12]
 800587e:	687b      	ldr	r3, [r7, #4]
 8005880:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005882:	4619      	mov	r1, r3
 8005884:	4610      	mov	r0, r2
 8005886:	f7ff fb87 	bl	8004f98 <pick_lfn>
 800588a:	4603      	mov	r3, r0
 800588c:	2b00      	cmp	r3, #0
 800588e:	d003      	beq.n	8005898 <dir_read+0x130>
 8005890:	7d7b      	ldrb	r3, [r7, #21]
 8005892:	3b01      	subs	r3, #1
 8005894:	b2db      	uxtb	r3, r3
 8005896:	e000      	b.n	800589a <dir_read+0x132>
 8005898:	23ff      	movs	r3, #255	; 0xff
 800589a:	757b      	strb	r3, [r7, #21]
 800589c:	e011      	b.n	80058c2 <dir_read+0x15a>
				} else {				/* An SFN entry is found */
					if (ord != 0 || sum != sum_sfn(dp->dir)) {	/* Is there a valid LFN? */
 800589e:	7d7b      	ldrb	r3, [r7, #21]
 80058a0:	2b00      	cmp	r3, #0
 80058a2:	d109      	bne.n	80058b8 <dir_read+0x150>
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80058a8:	4618      	mov	r0, r3
 80058aa:	f7ff fce8 	bl	800527e <sum_sfn>
 80058ae:	4603      	mov	r3, r0
 80058b0:	461a      	mov	r2, r3
 80058b2:	7d3b      	ldrb	r3, [r7, #20]
 80058b4:	4293      	cmp	r3, r2
 80058b6:	d017      	beq.n	80058e8 <dir_read+0x180>
						dp->blk_ofs = 0xFFFFFFFF;	/* It has no LFN. */
 80058b8:	687b      	ldr	r3, [r7, #4]
 80058ba:	f04f 32ff 	mov.w	r2, #4294967295
 80058be:	64da      	str	r2, [r3, #76]	; 0x4c
					}
					break;
 80058c0:	e012      	b.n	80058e8 <dir_read+0x180>
			if (b != DDEM && b != '.' && attr != AM_LFN && (int)((attr & ~AM_ARC) == AM_VOL) == vol) {	/* Is it a valid entry? */
				break;
			}
#endif
		}
		res = dir_next(dp, 0);		/* Next entry */
 80058c2:	2100      	movs	r1, #0
 80058c4:	6878      	ldr	r0, [r7, #4]
 80058c6:	f7ff f9b8 	bl	8004c3a <dir_next>
 80058ca:	4603      	mov	r3, r0
 80058cc:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 80058ce:	7dfb      	ldrb	r3, [r7, #23]
 80058d0:	2b00      	cmp	r3, #0
 80058d2:	d10b      	bne.n	80058ec <dir_read+0x184>
	while (dp->sect) {
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80058d8:	2b00      	cmp	r3, #0
 80058da:	f47f af54 	bne.w	8005786 <dir_read+0x1e>
 80058de:	e006      	b.n	80058ee <dir_read+0x186>
		if (res != FR_OK) break;
 80058e0:	bf00      	nop
 80058e2:	e004      	b.n	80058ee <dir_read+0x186>
					break;
 80058e4:	bf00      	nop
 80058e6:	e002      	b.n	80058ee <dir_read+0x186>
					break;
 80058e8:	bf00      	nop
 80058ea:	e000      	b.n	80058ee <dir_read+0x186>
		if (res != FR_OK) break;
 80058ec:	bf00      	nop
	}

	if (res != FR_OK) dp->sect = 0;		/* Terminate the read operation on error or EOT */
 80058ee:	7dfb      	ldrb	r3, [r7, #23]
 80058f0:	2b00      	cmp	r3, #0
 80058f2:	d002      	beq.n	80058fa <dir_read+0x192>
 80058f4:	687b      	ldr	r3, [r7, #4]
 80058f6:	2200      	movs	r2, #0
 80058f8:	639a      	str	r2, [r3, #56]	; 0x38
	return res;
 80058fa:	7dfb      	ldrb	r3, [r7, #23]
}
 80058fc:	4618      	mov	r0, r3
 80058fe:	3718      	adds	r7, #24
 8005900:	46bd      	mov	sp, r7
 8005902:	bd80      	pop	{r7, pc}

08005904 <dir_find>:
/*-----------------------------------------------------------------------*/

static FRESULT dir_find (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp					/* Pointer to the directory object with the file name */
)
{
 8005904:	b590      	push	{r4, r7, lr}
 8005906:	b089      	sub	sp, #36	; 0x24
 8005908:	af00      	add	r7, sp, #0
 800590a:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	681b      	ldr	r3, [r3, #0]
 8005910:	60fb      	str	r3, [r7, #12]
	BYTE c;
#if FF_USE_LFN
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 8005912:	2100      	movs	r1, #0
 8005914:	6878      	ldr	r0, [r7, #4]
 8005916:	f7ff f90a 	bl	8004b2e <dir_sdi>
 800591a:	4603      	mov	r3, r0
 800591c:	77fb      	strb	r3, [r7, #31]
	if (res != FR_OK) return res;
 800591e:	7ffb      	ldrb	r3, [r7, #31]
 8005920:	2b00      	cmp	r3, #0
 8005922:	d001      	beq.n	8005928 <dir_find+0x24>
 8005924:	7ffb      	ldrb	r3, [r7, #31]
 8005926:	e111      	b.n	8005b4c <dir_find+0x248>
#if FF_FS_EXFAT
	if (fs->fs_type == FS_EXFAT) {	/* On the exFAT volume */
 8005928:	68fb      	ldr	r3, [r7, #12]
 800592a:	781b      	ldrb	r3, [r3, #0]
 800592c:	2b04      	cmp	r3, #4
 800592e:	d163      	bne.n	80059f8 <dir_find+0xf4>
		BYTE nc;
		UINT di, ni;
		WORD hash = xname_sum(fs->lfnbuf);		/* Hash value of the name to find */
 8005930:	68fb      	ldr	r3, [r7, #12]
 8005932:	68db      	ldr	r3, [r3, #12]
 8005934:	4618      	mov	r0, r3
 8005936:	f7ff fcf4 	bl	8005322 <xname_sum>
 800593a:	4603      	mov	r3, r0
 800593c:	813b      	strh	r3, [r7, #8]

		while ((res = DIR_READ_FILE(dp)) == FR_OK) {	/* Read an item */
 800593e:	e04e      	b.n	80059de <dir_find+0xda>
#if FF_MAX_LFN < 255
			if (fs->dirbuf[XDIR_NumName] > FF_MAX_LFN) continue;		/* Skip comparison if inaccessible object name */
#endif
			if (ld_word(fs->dirbuf + XDIR_NameHash) != hash) continue;	/* Skip comparison if hash mismatched */
 8005940:	68fb      	ldr	r3, [r7, #12]
 8005942:	691b      	ldr	r3, [r3, #16]
 8005944:	3324      	adds	r3, #36	; 0x24
 8005946:	4618      	mov	r0, r3
 8005948:	f7fd ffbf 	bl	80038ca <ld_word>
 800594c:	4603      	mov	r3, r0
 800594e:	461a      	mov	r2, r3
 8005950:	893b      	ldrh	r3, [r7, #8]
 8005952:	4293      	cmp	r3, r2
 8005954:	d000      	beq.n	8005958 <dir_find+0x54>
 8005956:	e042      	b.n	80059de <dir_find+0xda>
			for (nc = fs->dirbuf[XDIR_NumName], di = SZDIRE * 2, ni = 0; nc; nc--, di += 2, ni++) {	/* Compare the name */
 8005958:	68fb      	ldr	r3, [r7, #12]
 800595a:	691b      	ldr	r3, [r3, #16]
 800595c:	f893 3023 	ldrb.w	r3, [r3, #35]	; 0x23
 8005960:	76fb      	strb	r3, [r7, #27]
 8005962:	2340      	movs	r3, #64	; 0x40
 8005964:	617b      	str	r3, [r7, #20]
 8005966:	2300      	movs	r3, #0
 8005968:	613b      	str	r3, [r7, #16]
 800596a:	e028      	b.n	80059be <dir_find+0xba>
				if ((di % SZDIRE) == 0) di += 2;
 800596c:	697b      	ldr	r3, [r7, #20]
 800596e:	f003 031f 	and.w	r3, r3, #31
 8005972:	2b00      	cmp	r3, #0
 8005974:	d102      	bne.n	800597c <dir_find+0x78>
 8005976:	697b      	ldr	r3, [r7, #20]
 8005978:	3302      	adds	r3, #2
 800597a:	617b      	str	r3, [r7, #20]
				if (ff_wtoupper(ld_word(fs->dirbuf + di)) != ff_wtoupper(fs->lfnbuf[ni])) break;
 800597c:	68fb      	ldr	r3, [r7, #12]
 800597e:	691a      	ldr	r2, [r3, #16]
 8005980:	697b      	ldr	r3, [r7, #20]
 8005982:	4413      	add	r3, r2
 8005984:	4618      	mov	r0, r3
 8005986:	f7fd ffa0 	bl	80038ca <ld_word>
 800598a:	4603      	mov	r3, r0
 800598c:	4618      	mov	r0, r3
 800598e:	f003 f89b 	bl	8008ac8 <ff_wtoupper>
 8005992:	4604      	mov	r4, r0
 8005994:	68fb      	ldr	r3, [r7, #12]
 8005996:	68da      	ldr	r2, [r3, #12]
 8005998:	693b      	ldr	r3, [r7, #16]
 800599a:	005b      	lsls	r3, r3, #1
 800599c:	4413      	add	r3, r2
 800599e:	881b      	ldrh	r3, [r3, #0]
 80059a0:	4618      	mov	r0, r3
 80059a2:	f003 f891 	bl	8008ac8 <ff_wtoupper>
 80059a6:	4603      	mov	r3, r0
 80059a8:	429c      	cmp	r4, r3
 80059aa:	d10c      	bne.n	80059c6 <dir_find+0xc2>
			for (nc = fs->dirbuf[XDIR_NumName], di = SZDIRE * 2, ni = 0; nc; nc--, di += 2, ni++) {	/* Compare the name */
 80059ac:	7efb      	ldrb	r3, [r7, #27]
 80059ae:	3b01      	subs	r3, #1
 80059b0:	76fb      	strb	r3, [r7, #27]
 80059b2:	697b      	ldr	r3, [r7, #20]
 80059b4:	3302      	adds	r3, #2
 80059b6:	617b      	str	r3, [r7, #20]
 80059b8:	693b      	ldr	r3, [r7, #16]
 80059ba:	3301      	adds	r3, #1
 80059bc:	613b      	str	r3, [r7, #16]
 80059be:	7efb      	ldrb	r3, [r7, #27]
 80059c0:	2b00      	cmp	r3, #0
 80059c2:	d1d3      	bne.n	800596c <dir_find+0x68>
 80059c4:	e000      	b.n	80059c8 <dir_find+0xc4>
				if (ff_wtoupper(ld_word(fs->dirbuf + di)) != ff_wtoupper(fs->lfnbuf[ni])) break;
 80059c6:	bf00      	nop
			}
			if (nc == 0 && !fs->lfnbuf[ni]) break;	/* Name matched? */
 80059c8:	7efb      	ldrb	r3, [r7, #27]
 80059ca:	2b00      	cmp	r3, #0
 80059cc:	d107      	bne.n	80059de <dir_find+0xda>
 80059ce:	68fb      	ldr	r3, [r7, #12]
 80059d0:	68da      	ldr	r2, [r3, #12]
 80059d2:	693b      	ldr	r3, [r7, #16]
 80059d4:	005b      	lsls	r3, r3, #1
 80059d6:	4413      	add	r3, r2
 80059d8:	881b      	ldrh	r3, [r3, #0]
 80059da:	2b00      	cmp	r3, #0
 80059dc:	d009      	beq.n	80059f2 <dir_find+0xee>
		while ((res = DIR_READ_FILE(dp)) == FR_OK) {	/* Read an item */
 80059de:	2100      	movs	r1, #0
 80059e0:	6878      	ldr	r0, [r7, #4]
 80059e2:	f7ff fec1 	bl	8005768 <dir_read>
 80059e6:	4603      	mov	r3, r0
 80059e8:	77fb      	strb	r3, [r7, #31]
 80059ea:	7ffb      	ldrb	r3, [r7, #31]
 80059ec:	2b00      	cmp	r3, #0
 80059ee:	d0a7      	beq.n	8005940 <dir_find+0x3c>
 80059f0:	e000      	b.n	80059f4 <dir_find+0xf0>
			if (nc == 0 && !fs->lfnbuf[ni]) break;	/* Name matched? */
 80059f2:	bf00      	nop
		}
		return res;
 80059f4:	7ffb      	ldrb	r3, [r7, #31]
 80059f6:	e0a9      	b.n	8005b4c <dir_find+0x248>
	}
#endif
	/* On the FAT/FAT32 volume */
#if FF_USE_LFN
	ord = sum = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 80059f8:	23ff      	movs	r3, #255	; 0xff
 80059fa:	773b      	strb	r3, [r7, #28]
 80059fc:	7f3b      	ldrb	r3, [r7, #28]
 80059fe:	777b      	strb	r3, [r7, #29]
 8005a00:	687b      	ldr	r3, [r7, #4]
 8005a02:	f04f 32ff 	mov.w	r2, #4294967295
 8005a06:	64da      	str	r2, [r3, #76]	; 0x4c
#endif
	do {
		res = move_window(fs, dp->sect);
 8005a08:	687b      	ldr	r3, [r7, #4]
 8005a0a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005a0c:	4619      	mov	r1, r3
 8005a0e:	68f8      	ldr	r0, [r7, #12]
 8005a10:	f7fe fa12 	bl	8003e38 <move_window>
 8005a14:	4603      	mov	r3, r0
 8005a16:	77fb      	strb	r3, [r7, #31]
		if (res != FR_OK) break;
 8005a18:	7ffb      	ldrb	r3, [r7, #31]
 8005a1a:	2b00      	cmp	r3, #0
 8005a1c:	f040 8090 	bne.w	8005b40 <dir_find+0x23c>
		c = dp->dir[DIR_Name];
 8005a20:	687b      	ldr	r3, [r7, #4]
 8005a22:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005a24:	781b      	ldrb	r3, [r3, #0]
 8005a26:	77bb      	strb	r3, [r7, #30]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 8005a28:	7fbb      	ldrb	r3, [r7, #30]
 8005a2a:	2b00      	cmp	r3, #0
 8005a2c:	d102      	bne.n	8005a34 <dir_find+0x130>
 8005a2e:	2304      	movs	r3, #4
 8005a30:	77fb      	strb	r3, [r7, #31]
 8005a32:	e08a      	b.n	8005b4a <dir_find+0x246>
#if FF_USE_LFN		/* LFN configuration */
		dp->obj.attr = a = dp->dir[DIR_Attr] & AM_MASK;
 8005a34:	687b      	ldr	r3, [r7, #4]
 8005a36:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005a38:	330b      	adds	r3, #11
 8005a3a:	781b      	ldrb	r3, [r3, #0]
 8005a3c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8005a40:	72fb      	strb	r3, [r7, #11]
 8005a42:	687b      	ldr	r3, [r7, #4]
 8005a44:	7afa      	ldrb	r2, [r7, #11]
 8005a46:	719a      	strb	r2, [r3, #6]
		if (c == DDEM || ((a & AM_VOL) && a != AM_LFN)) {	/* An entry without valid data */
 8005a48:	7fbb      	ldrb	r3, [r7, #30]
 8005a4a:	2be5      	cmp	r3, #229	; 0xe5
 8005a4c:	d007      	beq.n	8005a5e <dir_find+0x15a>
 8005a4e:	7afb      	ldrb	r3, [r7, #11]
 8005a50:	f003 0308 	and.w	r3, r3, #8
 8005a54:	2b00      	cmp	r3, #0
 8005a56:	d009      	beq.n	8005a6c <dir_find+0x168>
 8005a58:	7afb      	ldrb	r3, [r7, #11]
 8005a5a:	2b0f      	cmp	r3, #15
 8005a5c:	d006      	beq.n	8005a6c <dir_find+0x168>
			ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 8005a5e:	23ff      	movs	r3, #255	; 0xff
 8005a60:	777b      	strb	r3, [r7, #29]
 8005a62:	687b      	ldr	r3, [r7, #4]
 8005a64:	f04f 32ff 	mov.w	r2, #4294967295
 8005a68:	64da      	str	r2, [r3, #76]	; 0x4c
 8005a6a:	e05e      	b.n	8005b2a <dir_find+0x226>
		} else {
			if (a == AM_LFN) {			/* An LFN entry is found */
 8005a6c:	7afb      	ldrb	r3, [r7, #11]
 8005a6e:	2b0f      	cmp	r3, #15
 8005a70:	d136      	bne.n	8005ae0 <dir_find+0x1dc>
				if (!(dp->fn[NSFLAG] & NS_NOLFN)) {
 8005a72:	687b      	ldr	r3, [r7, #4]
 8005a74:	f893 304b 	ldrb.w	r3, [r3, #75]	; 0x4b
 8005a78:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005a7c:	2b00      	cmp	r3, #0
 8005a7e:	d154      	bne.n	8005b2a <dir_find+0x226>
					if (c & LLEF) {		/* Is it start of LFN sequence? */
 8005a80:	7fbb      	ldrb	r3, [r7, #30]
 8005a82:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005a86:	2b00      	cmp	r3, #0
 8005a88:	d00d      	beq.n	8005aa6 <dir_find+0x1a2>
						sum = dp->dir[LDIR_Chksum];
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005a8e:	7b5b      	ldrb	r3, [r3, #13]
 8005a90:	773b      	strb	r3, [r7, #28]
						c &= (BYTE)~LLEF; ord = c;	/* LFN start order */
 8005a92:	7fbb      	ldrb	r3, [r7, #30]
 8005a94:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005a98:	77bb      	strb	r3, [r7, #30]
 8005a9a:	7fbb      	ldrb	r3, [r7, #30]
 8005a9c:	777b      	strb	r3, [r7, #29]
						dp->blk_ofs = dp->dptr;	/* Start offset of LFN */
 8005a9e:	687b      	ldr	r3, [r7, #4]
 8005aa0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	64da      	str	r2, [r3, #76]	; 0x4c
					}
					/* Check validity of the LFN entry and compare it with given name */
					ord = (c == ord && sum == dp->dir[LDIR_Chksum] && cmp_lfn(fs->lfnbuf, dp->dir)) ? ord - 1 : 0xFF;
 8005aa6:	7fba      	ldrb	r2, [r7, #30]
 8005aa8:	7f7b      	ldrb	r3, [r7, #29]
 8005aaa:	429a      	cmp	r2, r3
 8005aac:	d115      	bne.n	8005ada <dir_find+0x1d6>
 8005aae:	687b      	ldr	r3, [r7, #4]
 8005ab0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005ab2:	330d      	adds	r3, #13
 8005ab4:	781b      	ldrb	r3, [r3, #0]
 8005ab6:	7f3a      	ldrb	r2, [r7, #28]
 8005ab8:	429a      	cmp	r2, r3
 8005aba:	d10e      	bne.n	8005ada <dir_find+0x1d6>
 8005abc:	68fb      	ldr	r3, [r7, #12]
 8005abe:	68da      	ldr	r2, [r3, #12]
 8005ac0:	687b      	ldr	r3, [r7, #4]
 8005ac2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005ac4:	4619      	mov	r1, r3
 8005ac6:	4610      	mov	r0, r2
 8005ac8:	f7ff f9f8 	bl	8004ebc <cmp_lfn>
 8005acc:	4603      	mov	r3, r0
 8005ace:	2b00      	cmp	r3, #0
 8005ad0:	d003      	beq.n	8005ada <dir_find+0x1d6>
 8005ad2:	7f7b      	ldrb	r3, [r7, #29]
 8005ad4:	3b01      	subs	r3, #1
 8005ad6:	b2db      	uxtb	r3, r3
 8005ad8:	e000      	b.n	8005adc <dir_find+0x1d8>
 8005ada:	23ff      	movs	r3, #255	; 0xff
 8005adc:	777b      	strb	r3, [r7, #29]
 8005ade:	e024      	b.n	8005b2a <dir_find+0x226>
				}
			} else {					/* An SFN entry is found */
				if (ord == 0 && sum == sum_sfn(dp->dir)) break;	/* LFN matched? */
 8005ae0:	7f7b      	ldrb	r3, [r7, #29]
 8005ae2:	2b00      	cmp	r3, #0
 8005ae4:	d109      	bne.n	8005afa <dir_find+0x1f6>
 8005ae6:	687b      	ldr	r3, [r7, #4]
 8005ae8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005aea:	4618      	mov	r0, r3
 8005aec:	f7ff fbc7 	bl	800527e <sum_sfn>
 8005af0:	4603      	mov	r3, r0
 8005af2:	461a      	mov	r2, r3
 8005af4:	7f3b      	ldrb	r3, [r7, #28]
 8005af6:	4293      	cmp	r3, r2
 8005af8:	d024      	beq.n	8005b44 <dir_find+0x240>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !memcmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
 8005afa:	687b      	ldr	r3, [r7, #4]
 8005afc:	f893 304b 	ldrb.w	r3, [r3, #75]	; 0x4b
 8005b00:	f003 0301 	and.w	r3, r3, #1
 8005b04:	2b00      	cmp	r3, #0
 8005b06:	d10a      	bne.n	8005b1e <dir_find+0x21a>
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	6bd8      	ldr	r0, [r3, #60]	; 0x3c
 8005b0c:	687b      	ldr	r3, [r7, #4]
 8005b0e:	3340      	adds	r3, #64	; 0x40
 8005b10:	220b      	movs	r2, #11
 8005b12:	4619      	mov	r1, r3
 8005b14:	f011 f87c 	bl	8016c10 <memcmp>
 8005b18:	4603      	mov	r3, r0
 8005b1a:	2b00      	cmp	r3, #0
 8005b1c:	d014      	beq.n	8005b48 <dir_find+0x244>
				ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 8005b1e:	23ff      	movs	r3, #255	; 0xff
 8005b20:	777b      	strb	r3, [r7, #29]
 8005b22:	687b      	ldr	r3, [r7, #4]
 8005b24:	f04f 32ff 	mov.w	r2, #4294967295
 8005b28:	64da      	str	r2, [r3, #76]	; 0x4c
		}
#else		/* Non LFN configuration */
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !memcmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
#endif
		res = dir_next(dp, 0);	/* Next entry */
 8005b2a:	2100      	movs	r1, #0
 8005b2c:	6878      	ldr	r0, [r7, #4]
 8005b2e:	f7ff f884 	bl	8004c3a <dir_next>
 8005b32:	4603      	mov	r3, r0
 8005b34:	77fb      	strb	r3, [r7, #31]
	} while (res == FR_OK);
 8005b36:	7ffb      	ldrb	r3, [r7, #31]
 8005b38:	2b00      	cmp	r3, #0
 8005b3a:	f43f af65 	beq.w	8005a08 <dir_find+0x104>
 8005b3e:	e004      	b.n	8005b4a <dir_find+0x246>
		if (res != FR_OK) break;
 8005b40:	bf00      	nop
 8005b42:	e002      	b.n	8005b4a <dir_find+0x246>
				if (ord == 0 && sum == sum_sfn(dp->dir)) break;	/* LFN matched? */
 8005b44:	bf00      	nop
 8005b46:	e000      	b.n	8005b4a <dir_find+0x246>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !memcmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
 8005b48:	bf00      	nop

	return res;
 8005b4a:	7ffb      	ldrb	r3, [r7, #31]
}
 8005b4c:	4618      	mov	r0, r3
 8005b4e:	3724      	adds	r7, #36	; 0x24
 8005b50:	46bd      	mov	sp, r7
 8005b52:	bd90      	pop	{r4, r7, pc}

08005b54 <dir_register>:
/*-----------------------------------------------------------------------*/

static FRESULT dir_register (	/* FR_OK:succeeded, FR_DENIED:no free entry or too many SFN collision, FR_DISK_ERR:disk error */
	DIR* dp						/* Target directory with object name to be created */
)
{
 8005b54:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8005b58:	b0a0      	sub	sp, #128	; 0x80
 8005b5a:	af00      	add	r7, sp, #0
 8005b5c:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	681b      	ldr	r3, [r3, #0]
 8005b62:	66fb      	str	r3, [r7, #108]	; 0x6c
#if FF_USE_LFN		/* LFN configuration */
	UINT n, len, n_ent;
	BYTE sn[12], sum;


	if (dp->fn[NSFLAG] & (NS_DOT | NS_NONAME)) return FR_INVALID_NAME;	/* Check name validity */
 8005b64:	687b      	ldr	r3, [r7, #4]
 8005b66:	f893 304b 	ldrb.w	r3, [r3, #75]	; 0x4b
 8005b6a:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 8005b6e:	2b00      	cmp	r3, #0
 8005b70:	d001      	beq.n	8005b76 <dir_register+0x22>
 8005b72:	2306      	movs	r3, #6
 8005b74:	e194      	b.n	8005ea0 <dir_register+0x34c>
	for (len = 0; fs->lfnbuf[len]; len++) ;	/* Get lfn length */
 8005b76:	2300      	movs	r3, #0
 8005b78:	677b      	str	r3, [r7, #116]	; 0x74
 8005b7a:	e002      	b.n	8005b82 <dir_register+0x2e>
 8005b7c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005b7e:	3301      	adds	r3, #1
 8005b80:	677b      	str	r3, [r7, #116]	; 0x74
 8005b82:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005b84:	68da      	ldr	r2, [r3, #12]
 8005b86:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005b88:	005b      	lsls	r3, r3, #1
 8005b8a:	4413      	add	r3, r2
 8005b8c:	881b      	ldrh	r3, [r3, #0]
 8005b8e:	2b00      	cmp	r3, #0
 8005b90:	d1f4      	bne.n	8005b7c <dir_register+0x28>

#if FF_FS_EXFAT
	if (fs->fs_type == FS_EXFAT) {	/* On the exFAT volume */
 8005b92:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005b94:	781b      	ldrb	r3, [r3, #0]
 8005b96:	2b04      	cmp	r3, #4
 8005b98:	f040 80a6 	bne.w	8005ce8 <dir_register+0x194>
		n_ent = (len + 14) / 15 + 2;	/* Number of entries to allocate (85+C0+C1s) */
 8005b9c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005b9e:	330e      	adds	r3, #14
 8005ba0:	4aa5      	ldr	r2, [pc, #660]	; (8005e38 <dir_register+0x2e4>)
 8005ba2:	fba2 2303 	umull	r2, r3, r2, r3
 8005ba6:	08db      	lsrs	r3, r3, #3
 8005ba8:	3302      	adds	r3, #2
 8005baa:	673b      	str	r3, [r7, #112]	; 0x70
		res = dir_alloc(dp, n_ent);		/* Allocate directory entries */
 8005bac:	6f39      	ldr	r1, [r7, #112]	; 0x70
 8005bae:	6878      	ldr	r0, [r7, #4]
 8005bb0:	f7ff f8e8 	bl	8004d84 <dir_alloc>
 8005bb4:	4603      	mov	r3, r0
 8005bb6:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
		if (res != FR_OK) return res;
 8005bba:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
 8005bbe:	2b00      	cmp	r3, #0
 8005bc0:	d002      	beq.n	8005bc8 <dir_register+0x74>
 8005bc2:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
 8005bc6:	e16b      	b.n	8005ea0 <dir_register+0x34c>
		dp->blk_ofs = dp->dptr - SZDIRE * (n_ent - 1);	/* Set the allocated entry block offset */
 8005bc8:	687b      	ldr	r3, [r7, #4]
 8005bca:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005bcc:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8005bce:	3b01      	subs	r3, #1
 8005bd0:	015b      	lsls	r3, r3, #5
 8005bd2:	1ad2      	subs	r2, r2, r3
 8005bd4:	687b      	ldr	r3, [r7, #4]
 8005bd6:	64da      	str	r2, [r3, #76]	; 0x4c

		if (dp->obj.stat & 4) {			/* Has the directory been stretched by new allocation? */
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	79db      	ldrb	r3, [r3, #7]
 8005bdc:	f003 0304 	and.w	r3, r3, #4
 8005be0:	2b00      	cmp	r3, #0
 8005be2:	d077      	beq.n	8005cd4 <dir_register+0x180>
			dp->obj.stat &= ~4;
 8005be4:	687b      	ldr	r3, [r7, #4]
 8005be6:	79db      	ldrb	r3, [r3, #7]
 8005be8:	f023 0304 	bic.w	r3, r3, #4
 8005bec:	b2da      	uxtb	r2, r3
 8005bee:	687b      	ldr	r3, [r7, #4]
 8005bf0:	71da      	strb	r2, [r3, #7]
			res = fill_first_frag(&dp->obj);	/* Fill the first fragment on the FAT if needed */
 8005bf2:	687b      	ldr	r3, [r7, #4]
 8005bf4:	4618      	mov	r0, r3
 8005bf6:	f7fe fcd5 	bl	80045a4 <fill_first_frag>
 8005bfa:	4603      	mov	r3, r0
 8005bfc:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
			if (res != FR_OK) return res;
 8005c00:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
 8005c04:	2b00      	cmp	r3, #0
 8005c06:	d002      	beq.n	8005c0e <dir_register+0xba>
 8005c08:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
 8005c0c:	e148      	b.n	8005ea0 <dir_register+0x34c>
			res = fill_last_frag(&dp->obj, dp->clust, 0xFFFFFFFF);	/* Fill the last fragment on the FAT if needed */
 8005c0e:	6878      	ldr	r0, [r7, #4]
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005c14:	f04f 32ff 	mov.w	r2, #4294967295
 8005c18:	4619      	mov	r1, r3
 8005c1a:	f7fe fcf2 	bl	8004602 <fill_last_frag>
 8005c1e:	4603      	mov	r3, r0
 8005c20:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
			if (res != FR_OK) return res;
 8005c24:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
 8005c28:	2b00      	cmp	r3, #0
 8005c2a:	d002      	beq.n	8005c32 <dir_register+0xde>
 8005c2c:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
 8005c30:	e136      	b.n	8005ea0 <dir_register+0x34c>
			if (dp->obj.sclust != 0) {		/* Is it a sub-directory? */
 8005c32:	687b      	ldr	r3, [r7, #4]
 8005c34:	689b      	ldr	r3, [r3, #8]
 8005c36:	2b00      	cmp	r3, #0
 8005c38:	d04c      	beq.n	8005cd4 <dir_register+0x180>
				DIR dj;

				res = load_obj_xdir(&dj, &dp->obj);	/* Load the object status */
 8005c3a:	687a      	ldr	r2, [r7, #4]
 8005c3c:	f107 0308 	add.w	r3, r7, #8
 8005c40:	4611      	mov	r1, r2
 8005c42:	4618      	mov	r0, r3
 8005c44:	f7ff fc93 	bl	800556e <load_obj_xdir>
 8005c48:	4603      	mov	r3, r0
 8005c4a:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
				if (res != FR_OK) return res;
 8005c4e:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
 8005c52:	2b00      	cmp	r3, #0
 8005c54:	d002      	beq.n	8005c5c <dir_register+0x108>
 8005c56:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
 8005c5a:	e121      	b.n	8005ea0 <dir_register+0x34c>
				dp->obj.objsize += (DWORD)fs->csize * SS(fs);		/* Increase the directory size by cluster size */
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 8005c62:	6ef9      	ldr	r1, [r7, #108]	; 0x6c
 8005c64:	8949      	ldrh	r1, [r1, #10]
 8005c66:	0249      	lsls	r1, r1, #9
 8005c68:	2000      	movs	r0, #0
 8005c6a:	460c      	mov	r4, r1
 8005c6c:	4605      	mov	r5, r0
 8005c6e:	eb12 0804 	adds.w	r8, r2, r4
 8005c72:	eb43 0905 	adc.w	r9, r3, r5
 8005c76:	687b      	ldr	r3, [r7, #4]
 8005c78:	e9c3 8904 	strd	r8, r9, [r3, #16]
				st_qword(fs->dirbuf + XDIR_FileSize, dp->obj.objsize);
 8005c7c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005c7e:	691b      	ldr	r3, [r3, #16]
 8005c80:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 8005c8a:	4608      	mov	r0, r1
 8005c8c:	f7fd ff74 	bl	8003b78 <st_qword>
				st_qword(fs->dirbuf + XDIR_ValidFileSize, dp->obj.objsize);
 8005c90:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005c92:	691b      	ldr	r3, [r3, #16]
 8005c94:	f103 0128 	add.w	r1, r3, #40	; 0x28
 8005c98:	687b      	ldr	r3, [r7, #4]
 8005c9a:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 8005c9e:	4608      	mov	r0, r1
 8005ca0:	f7fd ff6a 	bl	8003b78 <st_qword>
				fs->dirbuf[XDIR_GenFlags] = dp->obj.stat | 1;		/* Update the allocation status */
 8005ca4:	687b      	ldr	r3, [r7, #4]
 8005ca6:	79da      	ldrb	r2, [r3, #7]
 8005ca8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005caa:	691b      	ldr	r3, [r3, #16]
 8005cac:	3321      	adds	r3, #33	; 0x21
 8005cae:	f042 0201 	orr.w	r2, r2, #1
 8005cb2:	b2d2      	uxtb	r2, r2
 8005cb4:	701a      	strb	r2, [r3, #0]
				res = store_xdir(&dj);				/* Store the object status */
 8005cb6:	f107 0308 	add.w	r3, r7, #8
 8005cba:	4618      	mov	r0, r3
 8005cbc:	f7ff fc90 	bl	80055e0 <store_xdir>
 8005cc0:	4603      	mov	r3, r0
 8005cc2:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
				if (res != FR_OK) return res;
 8005cc6:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
 8005cca:	2b00      	cmp	r3, #0
 8005ccc:	d002      	beq.n	8005cd4 <dir_register+0x180>
 8005cce:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
 8005cd2:	e0e5      	b.n	8005ea0 <dir_register+0x34c>
			}
		}

		create_xdir(fs->dirbuf, fs->lfnbuf);	/* Create on-memory directory block to be written later */
 8005cd4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005cd6:	691a      	ldr	r2, [r3, #16]
 8005cd8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005cda:	68db      	ldr	r3, [r3, #12]
 8005cdc:	4619      	mov	r1, r3
 8005cde:	4610      	mov	r0, r2
 8005ce0:	f7ff fcd9 	bl	8005696 <create_xdir>
		return FR_OK;
 8005ce4:	2300      	movs	r3, #0
 8005ce6:	e0db      	b.n	8005ea0 <dir_register+0x34c>
	}
#endif
	/* On the FAT/FAT32 volume */
	memcpy(sn, dp->fn, 12);
 8005ce8:	687b      	ldr	r3, [r7, #4]
 8005cea:	f103 0240 	add.w	r2, r3, #64	; 0x40
 8005cee:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8005cf2:	6810      	ldr	r0, [r2, #0]
 8005cf4:	6851      	ldr	r1, [r2, #4]
 8005cf6:	6892      	ldr	r2, [r2, #8]
 8005cf8:	c307      	stmia	r3!, {r0, r1, r2}
	if (sn[NSFLAG] & NS_LOSS) {			/* When LFN is out of 8.3 format, generate a numbered name */
 8005cfa:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8005cfe:	f003 0301 	and.w	r3, r3, #1
 8005d02:	2b00      	cmp	r3, #0
 8005d04:	d033      	beq.n	8005d6e <dir_register+0x21a>
		dp->fn[NSFLAG] = NS_NOLFN;		/* Find only SFN */
 8005d06:	687b      	ldr	r3, [r7, #4]
 8005d08:	2240      	movs	r2, #64	; 0x40
 8005d0a:	f883 204b 	strb.w	r2, [r3, #75]	; 0x4b
		for (n = 1; n < 100; n++) {
 8005d0e:	2301      	movs	r3, #1
 8005d10:	67bb      	str	r3, [r7, #120]	; 0x78
 8005d12:	e016      	b.n	8005d42 <dir_register+0x1ee>
			gen_numname(dp->fn, sn, fs->lfnbuf, n);	/* Generate a numbered name */
 8005d14:	687b      	ldr	r3, [r7, #4]
 8005d16:	f103 0040 	add.w	r0, r3, #64	; 0x40
 8005d1a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005d1c:	68da      	ldr	r2, [r3, #12]
 8005d1e:	f107 015c 	add.w	r1, r7, #92	; 0x5c
 8005d22:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8005d24:	f7ff fa06 	bl	8005134 <gen_numname>
			res = dir_find(dp);				/* Check if the name collides with existing SFN */
 8005d28:	6878      	ldr	r0, [r7, #4]
 8005d2a:	f7ff fdeb 	bl	8005904 <dir_find>
 8005d2e:	4603      	mov	r3, r0
 8005d30:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
			if (res != FR_OK) break;
 8005d34:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
 8005d38:	2b00      	cmp	r3, #0
 8005d3a:	d106      	bne.n	8005d4a <dir_register+0x1f6>
		for (n = 1; n < 100; n++) {
 8005d3c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8005d3e:	3301      	adds	r3, #1
 8005d40:	67bb      	str	r3, [r7, #120]	; 0x78
 8005d42:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8005d44:	2b63      	cmp	r3, #99	; 0x63
 8005d46:	d9e5      	bls.n	8005d14 <dir_register+0x1c0>
 8005d48:	e000      	b.n	8005d4c <dir_register+0x1f8>
			if (res != FR_OK) break;
 8005d4a:	bf00      	nop
		}
		if (n == 100) return FR_DENIED;		/* Abort if too many collisions */
 8005d4c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8005d4e:	2b64      	cmp	r3, #100	; 0x64
 8005d50:	d101      	bne.n	8005d56 <dir_register+0x202>
 8005d52:	2307      	movs	r3, #7
 8005d54:	e0a4      	b.n	8005ea0 <dir_register+0x34c>
		if (res != FR_NO_FILE) return res;	/* Abort if the result is other than 'not collided' */
 8005d56:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
 8005d5a:	2b04      	cmp	r3, #4
 8005d5c:	d002      	beq.n	8005d64 <dir_register+0x210>
 8005d5e:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
 8005d62:	e09d      	b.n	8005ea0 <dir_register+0x34c>
		dp->fn[NSFLAG] = sn[NSFLAG];
 8005d64:	f897 2067 	ldrb.w	r2, [r7, #103]	; 0x67
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	f883 204b 	strb.w	r2, [r3, #75]	; 0x4b
	}

	/* Create an SFN with/without LFNs. */
	n_ent = (sn[NSFLAG] & NS_LFN) ? (len + 12) / 13 + 1 : 1;	/* Number of entries to allocate */
 8005d6e:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8005d72:	f003 0302 	and.w	r3, r3, #2
 8005d76:	2b00      	cmp	r3, #0
 8005d78:	d007      	beq.n	8005d8a <dir_register+0x236>
 8005d7a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005d7c:	330c      	adds	r3, #12
 8005d7e:	4a2f      	ldr	r2, [pc, #188]	; (8005e3c <dir_register+0x2e8>)
 8005d80:	fba2 2303 	umull	r2, r3, r2, r3
 8005d84:	089b      	lsrs	r3, r3, #2
 8005d86:	3301      	adds	r3, #1
 8005d88:	e000      	b.n	8005d8c <dir_register+0x238>
 8005d8a:	2301      	movs	r3, #1
 8005d8c:	673b      	str	r3, [r7, #112]	; 0x70
	res = dir_alloc(dp, n_ent);		/* Allocate entries */
 8005d8e:	6f39      	ldr	r1, [r7, #112]	; 0x70
 8005d90:	6878      	ldr	r0, [r7, #4]
 8005d92:	f7fe fff7 	bl	8004d84 <dir_alloc>
 8005d96:	4603      	mov	r3, r0
 8005d98:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
	if (res == FR_OK && --n_ent) {	/* Set LFN entry if needed */
 8005d9c:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
 8005da0:	2b00      	cmp	r3, #0
 8005da2:	d14e      	bne.n	8005e42 <dir_register+0x2ee>
 8005da4:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8005da6:	3b01      	subs	r3, #1
 8005da8:	673b      	str	r3, [r7, #112]	; 0x70
 8005daa:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8005dac:	2b00      	cmp	r3, #0
 8005dae:	d048      	beq.n	8005e42 <dir_register+0x2ee>
		res = dir_sdi(dp, dp->dptr - n_ent * SZDIRE);
 8005db0:	687b      	ldr	r3, [r7, #4]
 8005db2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005db4:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8005db6:	015b      	lsls	r3, r3, #5
 8005db8:	1ad3      	subs	r3, r2, r3
 8005dba:	4619      	mov	r1, r3
 8005dbc:	6878      	ldr	r0, [r7, #4]
 8005dbe:	f7fe feb6 	bl	8004b2e <dir_sdi>
 8005dc2:	4603      	mov	r3, r0
 8005dc4:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
		if (res == FR_OK) {
 8005dc8:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
 8005dcc:	2b00      	cmp	r3, #0
 8005dce:	d138      	bne.n	8005e42 <dir_register+0x2ee>
			sum = sum_sfn(dp->fn);	/* Checksum value of the SFN tied to the LFN */
 8005dd0:	687b      	ldr	r3, [r7, #4]
 8005dd2:	3340      	adds	r3, #64	; 0x40
 8005dd4:	4618      	mov	r0, r3
 8005dd6:	f7ff fa52 	bl	800527e <sum_sfn>
 8005dda:	4603      	mov	r3, r0
 8005ddc:	f887 306b 	strb.w	r3, [r7, #107]	; 0x6b
			do {					/* Store LFN entries in bottom first */
				res = move_window(fs, dp->sect);
 8005de0:	687b      	ldr	r3, [r7, #4]
 8005de2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005de4:	4619      	mov	r1, r3
 8005de6:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 8005de8:	f7fe f826 	bl	8003e38 <move_window>
 8005dec:	4603      	mov	r3, r0
 8005dee:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
				if (res != FR_OK) break;
 8005df2:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
 8005df6:	2b00      	cmp	r3, #0
 8005df8:	d122      	bne.n	8005e40 <dir_register+0x2ec>
				put_lfn(fs->lfnbuf, dp->dir, (BYTE)n_ent, sum);
 8005dfa:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005dfc:	68d8      	ldr	r0, [r3, #12]
 8005dfe:	687b      	ldr	r3, [r7, #4]
 8005e00:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
 8005e02:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8005e04:	b2da      	uxtb	r2, r3
 8005e06:	f897 306b 	ldrb.w	r3, [r7, #107]	; 0x6b
 8005e0a:	f7ff f92b 	bl	8005064 <put_lfn>
				fs->wflag = 1;
 8005e0e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005e10:	2201      	movs	r2, #1
 8005e12:	711a      	strb	r2, [r3, #4]
				res = dir_next(dp, 0);	/* Next entry */
 8005e14:	2100      	movs	r1, #0
 8005e16:	6878      	ldr	r0, [r7, #4]
 8005e18:	f7fe ff0f 	bl	8004c3a <dir_next>
 8005e1c:	4603      	mov	r3, r0
 8005e1e:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
			} while (res == FR_OK && --n_ent);
 8005e22:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
 8005e26:	2b00      	cmp	r3, #0
 8005e28:	d10b      	bne.n	8005e42 <dir_register+0x2ee>
 8005e2a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8005e2c:	3b01      	subs	r3, #1
 8005e2e:	673b      	str	r3, [r7, #112]	; 0x70
 8005e30:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8005e32:	2b00      	cmp	r3, #0
 8005e34:	d1d4      	bne.n	8005de0 <dir_register+0x28c>
 8005e36:	e004      	b.n	8005e42 <dir_register+0x2ee>
 8005e38:	88888889 	.word	0x88888889
 8005e3c:	4ec4ec4f 	.word	0x4ec4ec4f
				if (res != FR_OK) break;
 8005e40:	bf00      	nop
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */

#endif

	/* Set SFN entry */
	if (res == FR_OK) {
 8005e42:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
 8005e46:	2b00      	cmp	r3, #0
 8005e48:	d128      	bne.n	8005e9c <dir_register+0x348>
		res = move_window(fs, dp->sect);
 8005e4a:	687b      	ldr	r3, [r7, #4]
 8005e4c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005e4e:	4619      	mov	r1, r3
 8005e50:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 8005e52:	f7fd fff1 	bl	8003e38 <move_window>
 8005e56:	4603      	mov	r3, r0
 8005e58:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
		if (res == FR_OK) {
 8005e5c:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
 8005e60:	2b00      	cmp	r3, #0
 8005e62:	d11b      	bne.n	8005e9c <dir_register+0x348>
			memset(dp->dir, 0, SZDIRE);	/* Clean the entry */
 8005e64:	687b      	ldr	r3, [r7, #4]
 8005e66:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005e68:	2220      	movs	r2, #32
 8005e6a:	2100      	movs	r1, #0
 8005e6c:	4618      	mov	r0, r3
 8005e6e:	f010 feed 	bl	8016c4c <memset>
			memcpy(dp->dir + DIR_Name, dp->fn, 11);	/* Put SFN */
 8005e72:	687b      	ldr	r3, [r7, #4]
 8005e74:	6bd8      	ldr	r0, [r3, #60]	; 0x3c
 8005e76:	687b      	ldr	r3, [r7, #4]
 8005e78:	3340      	adds	r3, #64	; 0x40
 8005e7a:	220b      	movs	r2, #11
 8005e7c:	4619      	mov	r1, r3
 8005e7e:	f010 fed7 	bl	8016c30 <memcpy>
#if FF_USE_LFN
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
 8005e82:	687b      	ldr	r3, [r7, #4]
 8005e84:	f893 204b 	ldrb.w	r2, [r3, #75]	; 0x4b
 8005e88:	687b      	ldr	r3, [r7, #4]
 8005e8a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005e8c:	330c      	adds	r3, #12
 8005e8e:	f002 0218 	and.w	r2, r2, #24
 8005e92:	b2d2      	uxtb	r2, r2
 8005e94:	701a      	strb	r2, [r3, #0]
#endif
			fs->wflag = 1;
 8005e96:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005e98:	2201      	movs	r2, #1
 8005e9a:	711a      	strb	r2, [r3, #4]
		}
	}

	return res;
 8005e9c:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
}
 8005ea0:	4618      	mov	r0, r3
 8005ea2:	3780      	adds	r7, #128	; 0x80
 8005ea4:	46bd      	mov	sp, r7
 8005ea6:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8005eaa:	bf00      	nop

08005eac <get_fileinfo>:

static void get_fileinfo (
	DIR* dp,			/* Pointer to the directory object */
	FILINFO* fno		/* Pointer to the file information to be filled */
)
{
 8005eac:	b5b0      	push	{r4, r5, r7, lr}
 8005eae:	b08a      	sub	sp, #40	; 0x28
 8005eb0:	af00      	add	r7, sp, #0
 8005eb2:	6078      	str	r0, [r7, #4]
 8005eb4:	6039      	str	r1, [r7, #0]
	UINT si, di;
#if FF_USE_LFN
	BYTE lcf;
	WCHAR wc, hs;
	FATFS *fs = dp->obj.fs;
 8005eb6:	687b      	ldr	r3, [r7, #4]
 8005eb8:	681b      	ldr	r3, [r3, #0]
 8005eba:	613b      	str	r3, [r7, #16]
#else
	TCHAR c;
#endif


	fno->fname[0] = 0;			/* Invaidate file info */
 8005ebc:	683b      	ldr	r3, [r7, #0]
 8005ebe:	2200      	movs	r2, #0
 8005ec0:	769a      	strb	r2, [r3, #26]
	if (dp->sect == 0) return;	/* Exit if read pointer has reached end of directory */
 8005ec2:	687b      	ldr	r3, [r7, #4]
 8005ec4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005ec6:	2b00      	cmp	r3, #0
 8005ec8:	f000 81b5 	beq.w	8006236 <get_fileinfo+0x38a>

#if FF_USE_LFN		/* LFN configuration */
#if FF_FS_EXFAT
	if (fs->fs_type == FS_EXFAT) {	/* exFAT volume */
 8005ecc:	693b      	ldr	r3, [r7, #16]
 8005ece:	781b      	ldrb	r3, [r3, #0]
 8005ed0:	2b04      	cmp	r3, #4
 8005ed2:	f040 80a6 	bne.w	8006022 <get_fileinfo+0x176>
		UINT nc = 0;
 8005ed6:	2300      	movs	r3, #0
 8005ed8:	617b      	str	r3, [r7, #20]

		si = SZDIRE * 2; di = 0;	/* 1st C1 entry in the entry block */
 8005eda:	2340      	movs	r3, #64	; 0x40
 8005edc:	627b      	str	r3, [r7, #36]	; 0x24
 8005ede:	2300      	movs	r3, #0
 8005ee0:	623b      	str	r3, [r7, #32]
		hs = 0;
 8005ee2:	2300      	movs	r3, #0
 8005ee4:	837b      	strh	r3, [r7, #26]
		while (nc < fs->dirbuf[XDIR_NumName]) {
 8005ee6:	e048      	b.n	8005f7a <get_fileinfo+0xce>
			if (si >= MAXDIRB(FF_MAX_LFN)) {	/* Truncated directory block? */
 8005ee8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005eea:	f5b3 7f18 	cmp.w	r3, #608	; 0x260
 8005eee:	d302      	bcc.n	8005ef6 <get_fileinfo+0x4a>
				di = 0; break;
 8005ef0:	2300      	movs	r3, #0
 8005ef2:	623b      	str	r3, [r7, #32]
 8005ef4:	e049      	b.n	8005f8a <get_fileinfo+0xde>
			}
			if ((si % SZDIRE) == 0) si += 2;	/* Skip entry type field */
 8005ef6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005ef8:	f003 031f 	and.w	r3, r3, #31
 8005efc:	2b00      	cmp	r3, #0
 8005efe:	d102      	bne.n	8005f06 <get_fileinfo+0x5a>
 8005f00:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005f02:	3302      	adds	r3, #2
 8005f04:	627b      	str	r3, [r7, #36]	; 0x24
			wc = ld_word(fs->dirbuf + si); si += 2; nc++;	/* Get a character */
 8005f06:	693b      	ldr	r3, [r7, #16]
 8005f08:	691a      	ldr	r2, [r3, #16]
 8005f0a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005f0c:	4413      	add	r3, r2
 8005f0e:	4618      	mov	r0, r3
 8005f10:	f7fd fcdb 	bl	80038ca <ld_word>
 8005f14:	4603      	mov	r3, r0
 8005f16:	83bb      	strh	r3, [r7, #28]
 8005f18:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005f1a:	3302      	adds	r3, #2
 8005f1c:	627b      	str	r3, [r7, #36]	; 0x24
 8005f1e:	697b      	ldr	r3, [r7, #20]
 8005f20:	3301      	adds	r3, #1
 8005f22:	617b      	str	r3, [r7, #20]
			if (hs == 0 && IsSurrogate(wc)) {	/* Is it a surrogate? */
 8005f24:	8b7b      	ldrh	r3, [r7, #26]
 8005f26:	2b00      	cmp	r3, #0
 8005f28:	d10a      	bne.n	8005f40 <get_fileinfo+0x94>
 8005f2a:	8bbb      	ldrh	r3, [r7, #28]
 8005f2c:	f5b3 4f58 	cmp.w	r3, #55296	; 0xd800
 8005f30:	d306      	bcc.n	8005f40 <get_fileinfo+0x94>
 8005f32:	8bbb      	ldrh	r3, [r7, #28]
 8005f34:	f5b3 4f60 	cmp.w	r3, #57344	; 0xe000
 8005f38:	d202      	bcs.n	8005f40 <get_fileinfo+0x94>
				hs = wc; continue;				/* Get low surrogate */
 8005f3a:	8bbb      	ldrh	r3, [r7, #28]
 8005f3c:	837b      	strh	r3, [r7, #26]
 8005f3e:	e01c      	b.n	8005f7a <get_fileinfo+0xce>
			}
			nw = put_utf((DWORD)hs << 16 | wc, &fno->fname[di], FF_LFN_BUF - di);	/* Store it in API encoding */
 8005f40:	8b7b      	ldrh	r3, [r7, #26]
 8005f42:	041a      	lsls	r2, r3, #16
 8005f44:	8bbb      	ldrh	r3, [r7, #28]
 8005f46:	ea42 0003 	orr.w	r0, r2, r3
 8005f4a:	6a3b      	ldr	r3, [r7, #32]
 8005f4c:	3318      	adds	r3, #24
 8005f4e:	683a      	ldr	r2, [r7, #0]
 8005f50:	4413      	add	r3, r2
 8005f52:	1c99      	adds	r1, r3, #2
 8005f54:	6a3b      	ldr	r3, [r7, #32]
 8005f56:	f1c3 03ff 	rsb	r3, r3, #255	; 0xff
 8005f5a:	461a      	mov	r2, r3
 8005f5c:	f7fd fef8 	bl	8003d50 <put_utf>
 8005f60:	60f8      	str	r0, [r7, #12]
			if (nw == 0) {						/* Buffer overflow or wrong char? */
 8005f62:	68fb      	ldr	r3, [r7, #12]
 8005f64:	2b00      	cmp	r3, #0
 8005f66:	d102      	bne.n	8005f6e <get_fileinfo+0xc2>
				di = 0; break;
 8005f68:	2300      	movs	r3, #0
 8005f6a:	623b      	str	r3, [r7, #32]
 8005f6c:	e00d      	b.n	8005f8a <get_fileinfo+0xde>
			}
			di += nw;
 8005f6e:	6a3a      	ldr	r2, [r7, #32]
 8005f70:	68fb      	ldr	r3, [r7, #12]
 8005f72:	4413      	add	r3, r2
 8005f74:	623b      	str	r3, [r7, #32]
			hs = 0;
 8005f76:	2300      	movs	r3, #0
 8005f78:	837b      	strh	r3, [r7, #26]
		while (nc < fs->dirbuf[XDIR_NumName]) {
 8005f7a:	693b      	ldr	r3, [r7, #16]
 8005f7c:	691b      	ldr	r3, [r3, #16]
 8005f7e:	3323      	adds	r3, #35	; 0x23
 8005f80:	781b      	ldrb	r3, [r3, #0]
 8005f82:	461a      	mov	r2, r3
 8005f84:	697b      	ldr	r3, [r7, #20]
 8005f86:	4293      	cmp	r3, r2
 8005f88:	d3ae      	bcc.n	8005ee8 <get_fileinfo+0x3c>
		}
		if (hs != 0) di = 0;					/* Broken surrogate pair? */
 8005f8a:	8b7b      	ldrh	r3, [r7, #26]
 8005f8c:	2b00      	cmp	r3, #0
 8005f8e:	d001      	beq.n	8005f94 <get_fileinfo+0xe8>
 8005f90:	2300      	movs	r3, #0
 8005f92:	623b      	str	r3, [r7, #32]
		if (di == 0) fno->fname[di++] = '\?';	/* Inaccessible object name? */
 8005f94:	6a3b      	ldr	r3, [r7, #32]
 8005f96:	2b00      	cmp	r3, #0
 8005f98:	d106      	bne.n	8005fa8 <get_fileinfo+0xfc>
 8005f9a:	6a3b      	ldr	r3, [r7, #32]
 8005f9c:	1c5a      	adds	r2, r3, #1
 8005f9e:	623a      	str	r2, [r7, #32]
 8005fa0:	683a      	ldr	r2, [r7, #0]
 8005fa2:	4413      	add	r3, r2
 8005fa4:	223f      	movs	r2, #63	; 0x3f
 8005fa6:	769a      	strb	r2, [r3, #26]
		fno->fname[di] = 0;						/* Terminate the name */
 8005fa8:	683a      	ldr	r2, [r7, #0]
 8005faa:	6a3b      	ldr	r3, [r7, #32]
 8005fac:	4413      	add	r3, r2
 8005fae:	331a      	adds	r3, #26
 8005fb0:	2200      	movs	r2, #0
 8005fb2:	701a      	strb	r2, [r3, #0]
		fno->altname[0] = 0;					/* exFAT does not support SFN */
 8005fb4:	683b      	ldr	r3, [r7, #0]
 8005fb6:	2200      	movs	r2, #0
 8005fb8:	735a      	strb	r2, [r3, #13]

		fno->fattrib = fs->dirbuf[XDIR_Attr] & AM_MASKX;		/* Attribute */
 8005fba:	693b      	ldr	r3, [r7, #16]
 8005fbc:	691b      	ldr	r3, [r3, #16]
 8005fbe:	3304      	adds	r3, #4
 8005fc0:	781b      	ldrb	r3, [r3, #0]
 8005fc2:	f003 0337 	and.w	r3, r3, #55	; 0x37
 8005fc6:	b2da      	uxtb	r2, r3
 8005fc8:	683b      	ldr	r3, [r7, #0]
 8005fca:	731a      	strb	r2, [r3, #12]
		fno->fsize = (fno->fattrib & AM_DIR) ? 0 : ld_qword(fs->dirbuf + XDIR_FileSize);	/* Size */
 8005fcc:	683b      	ldr	r3, [r7, #0]
 8005fce:	7b1b      	ldrb	r3, [r3, #12]
 8005fd0:	f003 0310 	and.w	r3, r3, #16
 8005fd4:	2b00      	cmp	r3, #0
 8005fd6:	d108      	bne.n	8005fea <get_fileinfo+0x13e>
 8005fd8:	693b      	ldr	r3, [r7, #16]
 8005fda:	691b      	ldr	r3, [r3, #16]
 8005fdc:	3338      	adds	r3, #56	; 0x38
 8005fde:	4618      	mov	r0, r3
 8005fe0:	f7fd fcac 	bl	800393c <ld_qword>
 8005fe4:	4602      	mov	r2, r0
 8005fe6:	460b      	mov	r3, r1
 8005fe8:	e003      	b.n	8005ff2 <get_fileinfo+0x146>
 8005fea:	f04f 0200 	mov.w	r2, #0
 8005fee:	f04f 0300 	mov.w	r3, #0
 8005ff2:	6839      	ldr	r1, [r7, #0]
 8005ff4:	e9c1 2300 	strd	r2, r3, [r1]
		fno->ftime = ld_word(fs->dirbuf + XDIR_ModTime + 0);	/* Time */
 8005ff8:	693b      	ldr	r3, [r7, #16]
 8005ffa:	691b      	ldr	r3, [r3, #16]
 8005ffc:	330c      	adds	r3, #12
 8005ffe:	4618      	mov	r0, r3
 8006000:	f7fd fc63 	bl	80038ca <ld_word>
 8006004:	4603      	mov	r3, r0
 8006006:	461a      	mov	r2, r3
 8006008:	683b      	ldr	r3, [r7, #0]
 800600a:	815a      	strh	r2, [r3, #10]
		fno->fdate = ld_word(fs->dirbuf + XDIR_ModTime + 2);	/* Date */
 800600c:	693b      	ldr	r3, [r7, #16]
 800600e:	691b      	ldr	r3, [r3, #16]
 8006010:	330e      	adds	r3, #14
 8006012:	4618      	mov	r0, r3
 8006014:	f7fd fc59 	bl	80038ca <ld_word>
 8006018:	4603      	mov	r3, r0
 800601a:	461a      	mov	r2, r3
 800601c:	683b      	ldr	r3, [r7, #0]
 800601e:	811a      	strh	r2, [r3, #8]
		return;
 8006020:	e10a      	b.n	8006238 <get_fileinfo+0x38c>
	} else
#endif
	{	/* FAT/FAT32 volume */
		if (dp->blk_ofs != 0xFFFFFFFF) {	/* Get LFN if available */
 8006022:	687b      	ldr	r3, [r7, #4]
 8006024:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006026:	f1b3 3fff 	cmp.w	r3, #4294967295
 800602a:	d04d      	beq.n	80060c8 <get_fileinfo+0x21c>
			si = di = 0;
 800602c:	2300      	movs	r3, #0
 800602e:	623b      	str	r3, [r7, #32]
 8006030:	6a3b      	ldr	r3, [r7, #32]
 8006032:	627b      	str	r3, [r7, #36]	; 0x24
			hs = 0;
 8006034:	2300      	movs	r3, #0
 8006036:	837b      	strh	r3, [r7, #26]
			while (fs->lfnbuf[si] != 0) {
 8006038:	e033      	b.n	80060a2 <get_fileinfo+0x1f6>
				wc = fs->lfnbuf[si++];		/* Get an LFN character (UTF-16) */
 800603a:	693b      	ldr	r3, [r7, #16]
 800603c:	68da      	ldr	r2, [r3, #12]
 800603e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006040:	1c59      	adds	r1, r3, #1
 8006042:	6279      	str	r1, [r7, #36]	; 0x24
 8006044:	005b      	lsls	r3, r3, #1
 8006046:	4413      	add	r3, r2
 8006048:	881b      	ldrh	r3, [r3, #0]
 800604a:	83bb      	strh	r3, [r7, #28]
				if (hs == 0 && IsSurrogate(wc)) {	/* Is it a surrogate? */
 800604c:	8b7b      	ldrh	r3, [r7, #26]
 800604e:	2b00      	cmp	r3, #0
 8006050:	d10a      	bne.n	8006068 <get_fileinfo+0x1bc>
 8006052:	8bbb      	ldrh	r3, [r7, #28]
 8006054:	f5b3 4f58 	cmp.w	r3, #55296	; 0xd800
 8006058:	d306      	bcc.n	8006068 <get_fileinfo+0x1bc>
 800605a:	8bbb      	ldrh	r3, [r7, #28]
 800605c:	f5b3 4f60 	cmp.w	r3, #57344	; 0xe000
 8006060:	d202      	bcs.n	8006068 <get_fileinfo+0x1bc>
					hs = wc; continue;		/* Get low surrogate */
 8006062:	8bbb      	ldrh	r3, [r7, #28]
 8006064:	837b      	strh	r3, [r7, #26]
 8006066:	e01c      	b.n	80060a2 <get_fileinfo+0x1f6>
				}
				nw = put_utf((DWORD)hs << 16 | wc, &fno->fname[di], FF_LFN_BUF - di);	/* Store it in API encoding */
 8006068:	8b7b      	ldrh	r3, [r7, #26]
 800606a:	041a      	lsls	r2, r3, #16
 800606c:	8bbb      	ldrh	r3, [r7, #28]
 800606e:	ea42 0003 	orr.w	r0, r2, r3
 8006072:	6a3b      	ldr	r3, [r7, #32]
 8006074:	3318      	adds	r3, #24
 8006076:	683a      	ldr	r2, [r7, #0]
 8006078:	4413      	add	r3, r2
 800607a:	1c99      	adds	r1, r3, #2
 800607c:	6a3b      	ldr	r3, [r7, #32]
 800607e:	f1c3 03ff 	rsb	r3, r3, #255	; 0xff
 8006082:	461a      	mov	r2, r3
 8006084:	f7fd fe64 	bl	8003d50 <put_utf>
 8006088:	60f8      	str	r0, [r7, #12]
				if (nw == 0) {				/* Buffer overflow or wrong char? */
 800608a:	68fb      	ldr	r3, [r7, #12]
 800608c:	2b00      	cmp	r3, #0
 800608e:	d102      	bne.n	8006096 <get_fileinfo+0x1ea>
					di = 0; break;
 8006090:	2300      	movs	r3, #0
 8006092:	623b      	str	r3, [r7, #32]
 8006094:	e00d      	b.n	80060b2 <get_fileinfo+0x206>
				}
				di += nw;
 8006096:	6a3a      	ldr	r2, [r7, #32]
 8006098:	68fb      	ldr	r3, [r7, #12]
 800609a:	4413      	add	r3, r2
 800609c:	623b      	str	r3, [r7, #32]
				hs = 0;
 800609e:	2300      	movs	r3, #0
 80060a0:	837b      	strh	r3, [r7, #26]
			while (fs->lfnbuf[si] != 0) {
 80060a2:	693b      	ldr	r3, [r7, #16]
 80060a4:	68da      	ldr	r2, [r3, #12]
 80060a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80060a8:	005b      	lsls	r3, r3, #1
 80060aa:	4413      	add	r3, r2
 80060ac:	881b      	ldrh	r3, [r3, #0]
 80060ae:	2b00      	cmp	r3, #0
 80060b0:	d1c3      	bne.n	800603a <get_fileinfo+0x18e>
			}
			if (hs != 0) di = 0;	/* Broken surrogate pair? */
 80060b2:	8b7b      	ldrh	r3, [r7, #26]
 80060b4:	2b00      	cmp	r3, #0
 80060b6:	d001      	beq.n	80060bc <get_fileinfo+0x210>
 80060b8:	2300      	movs	r3, #0
 80060ba:	623b      	str	r3, [r7, #32]
			fno->fname[di] = 0;		/* Terminate the LFN (null string means LFN is invalid) */
 80060bc:	683a      	ldr	r2, [r7, #0]
 80060be:	6a3b      	ldr	r3, [r7, #32]
 80060c0:	4413      	add	r3, r2
 80060c2:	331a      	adds	r3, #26
 80060c4:	2200      	movs	r2, #0
 80060c6:	701a      	strb	r2, [r3, #0]
		}
	}

	si = di = 0;
 80060c8:	2300      	movs	r3, #0
 80060ca:	623b      	str	r3, [r7, #32]
 80060cc:	6a3b      	ldr	r3, [r7, #32]
 80060ce:	627b      	str	r3, [r7, #36]	; 0x24
	while (si < 11) {		/* Get SFN from SFN entry */
 80060d0:	e026      	b.n	8006120 <get_fileinfo+0x274>
		wc = dp->dir[si++];			/* Get a char */
 80060d2:	687b      	ldr	r3, [r7, #4]
 80060d4:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80060d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80060d8:	1c59      	adds	r1, r3, #1
 80060da:	6279      	str	r1, [r7, #36]	; 0x24
 80060dc:	4413      	add	r3, r2
 80060de:	781b      	ldrb	r3, [r3, #0]
 80060e0:	83bb      	strh	r3, [r7, #28]
		if (wc == ' ') continue;	/* Skip padding spaces */
 80060e2:	8bbb      	ldrh	r3, [r7, #28]
 80060e4:	2b20      	cmp	r3, #32
 80060e6:	d100      	bne.n	80060ea <get_fileinfo+0x23e>
 80060e8:	e01a      	b.n	8006120 <get_fileinfo+0x274>
		if (wc == RDDEM) wc = DDEM;	/* Restore replaced DDEM character */
 80060ea:	8bbb      	ldrh	r3, [r7, #28]
 80060ec:	2b05      	cmp	r3, #5
 80060ee:	d101      	bne.n	80060f4 <get_fileinfo+0x248>
 80060f0:	23e5      	movs	r3, #229	; 0xe5
 80060f2:	83bb      	strh	r3, [r7, #28]
		if (si == 9 && di < FF_SFN_BUF) fno->altname[di++] = '.';	/* Insert a . if extension is exist */
 80060f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80060f6:	2b09      	cmp	r3, #9
 80060f8:	d109      	bne.n	800610e <get_fileinfo+0x262>
 80060fa:	6a3b      	ldr	r3, [r7, #32]
 80060fc:	2b0b      	cmp	r3, #11
 80060fe:	d806      	bhi.n	800610e <get_fileinfo+0x262>
 8006100:	6a3b      	ldr	r3, [r7, #32]
 8006102:	1c5a      	adds	r2, r3, #1
 8006104:	623a      	str	r2, [r7, #32]
 8006106:	683a      	ldr	r2, [r7, #0]
 8006108:	4413      	add	r3, r2
 800610a:	222e      	movs	r2, #46	; 0x2e
 800610c:	735a      	strb	r2, [r3, #13]
		if (nw == 0) {				/* Buffer overflow? */
			di = 0; break;
		}
		di += nw;
#else					/* ANSI/OEM output */
		fno->altname[di++] = (TCHAR)wc;	/* Store it without any conversion */
 800610e:	6a3b      	ldr	r3, [r7, #32]
 8006110:	1c5a      	adds	r2, r3, #1
 8006112:	623a      	str	r2, [r7, #32]
 8006114:	8bba      	ldrh	r2, [r7, #28]
 8006116:	b2d1      	uxtb	r1, r2
 8006118:	683a      	ldr	r2, [r7, #0]
 800611a:	4413      	add	r3, r2
 800611c:	460a      	mov	r2, r1
 800611e:	735a      	strb	r2, [r3, #13]
	while (si < 11) {		/* Get SFN from SFN entry */
 8006120:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006122:	2b0a      	cmp	r3, #10
 8006124:	d9d5      	bls.n	80060d2 <get_fileinfo+0x226>
#endif
	}
	fno->altname[di] = 0;	/* Terminate the SFN  (null string means SFN is invalid) */
 8006126:	683a      	ldr	r2, [r7, #0]
 8006128:	6a3b      	ldr	r3, [r7, #32]
 800612a:	4413      	add	r3, r2
 800612c:	330d      	adds	r3, #13
 800612e:	2200      	movs	r2, #0
 8006130:	701a      	strb	r2, [r3, #0]

	if (fno->fname[0] == 0) {	/* If LFN is invalid, altname[] needs to be copied to fname[] */
 8006132:	683b      	ldr	r3, [r7, #0]
 8006134:	7e9b      	ldrb	r3, [r3, #26]
 8006136:	2b00      	cmp	r3, #0
 8006138:	d152      	bne.n	80061e0 <get_fileinfo+0x334>
		if (di == 0) {	/* If LFN and SFN both are invalid, this object is inaccessible */
 800613a:	6a3b      	ldr	r3, [r7, #32]
 800613c:	2b00      	cmp	r3, #0
 800613e:	d107      	bne.n	8006150 <get_fileinfo+0x2a4>
			fno->fname[di++] = '\?';
 8006140:	6a3b      	ldr	r3, [r7, #32]
 8006142:	1c5a      	adds	r2, r3, #1
 8006144:	623a      	str	r2, [r7, #32]
 8006146:	683a      	ldr	r2, [r7, #0]
 8006148:	4413      	add	r3, r2
 800614a:	223f      	movs	r2, #63	; 0x3f
 800614c:	769a      	strb	r2, [r3, #26]
 800614e:	e038      	b.n	80061c2 <get_fileinfo+0x316>
		} else {
			for (si = di = 0, lcf = NS_BODY; fno->altname[si]; si++, di++) {	/* Copy altname[] to fname[] with case information */
 8006150:	2300      	movs	r3, #0
 8006152:	623b      	str	r3, [r7, #32]
 8006154:	6a3b      	ldr	r3, [r7, #32]
 8006156:	627b      	str	r3, [r7, #36]	; 0x24
 8006158:	2308      	movs	r3, #8
 800615a:	77fb      	strb	r3, [r7, #31]
 800615c:	e02a      	b.n	80061b4 <get_fileinfo+0x308>
				wc = (WCHAR)fno->altname[si];
 800615e:	683a      	ldr	r2, [r7, #0]
 8006160:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006162:	4413      	add	r3, r2
 8006164:	330d      	adds	r3, #13
 8006166:	781b      	ldrb	r3, [r3, #0]
 8006168:	83bb      	strh	r3, [r7, #28]
				if (wc == '.') lcf = NS_EXT;
 800616a:	8bbb      	ldrh	r3, [r7, #28]
 800616c:	2b2e      	cmp	r3, #46	; 0x2e
 800616e:	d101      	bne.n	8006174 <get_fileinfo+0x2c8>
 8006170:	2310      	movs	r3, #16
 8006172:	77fb      	strb	r3, [r7, #31]
				if (IsUpper(wc) && (dp->dir[DIR_NTres] & lcf)) wc += 0x20;
 8006174:	8bbb      	ldrh	r3, [r7, #28]
 8006176:	2b40      	cmp	r3, #64	; 0x40
 8006178:	d90e      	bls.n	8006198 <get_fileinfo+0x2ec>
 800617a:	8bbb      	ldrh	r3, [r7, #28]
 800617c:	2b5a      	cmp	r3, #90	; 0x5a
 800617e:	d80b      	bhi.n	8006198 <get_fileinfo+0x2ec>
 8006180:	687b      	ldr	r3, [r7, #4]
 8006182:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006184:	330c      	adds	r3, #12
 8006186:	781a      	ldrb	r2, [r3, #0]
 8006188:	7ffb      	ldrb	r3, [r7, #31]
 800618a:	4013      	ands	r3, r2
 800618c:	b2db      	uxtb	r3, r3
 800618e:	2b00      	cmp	r3, #0
 8006190:	d002      	beq.n	8006198 <get_fileinfo+0x2ec>
 8006192:	8bbb      	ldrh	r3, [r7, #28]
 8006194:	3320      	adds	r3, #32
 8006196:	83bb      	strh	r3, [r7, #28]
				fno->fname[di] = (TCHAR)wc;
 8006198:	8bbb      	ldrh	r3, [r7, #28]
 800619a:	b2d9      	uxtb	r1, r3
 800619c:	683a      	ldr	r2, [r7, #0]
 800619e:	6a3b      	ldr	r3, [r7, #32]
 80061a0:	4413      	add	r3, r2
 80061a2:	331a      	adds	r3, #26
 80061a4:	460a      	mov	r2, r1
 80061a6:	701a      	strb	r2, [r3, #0]
			for (si = di = 0, lcf = NS_BODY; fno->altname[si]; si++, di++) {	/* Copy altname[] to fname[] with case information */
 80061a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80061aa:	3301      	adds	r3, #1
 80061ac:	627b      	str	r3, [r7, #36]	; 0x24
 80061ae:	6a3b      	ldr	r3, [r7, #32]
 80061b0:	3301      	adds	r3, #1
 80061b2:	623b      	str	r3, [r7, #32]
 80061b4:	683a      	ldr	r2, [r7, #0]
 80061b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80061b8:	4413      	add	r3, r2
 80061ba:	330d      	adds	r3, #13
 80061bc:	781b      	ldrb	r3, [r3, #0]
 80061be:	2b00      	cmp	r3, #0
 80061c0:	d1cd      	bne.n	800615e <get_fileinfo+0x2b2>
			}
		}
		fno->fname[di] = 0;	/* Terminate the LFN */
 80061c2:	683a      	ldr	r2, [r7, #0]
 80061c4:	6a3b      	ldr	r3, [r7, #32]
 80061c6:	4413      	add	r3, r2
 80061c8:	331a      	adds	r3, #26
 80061ca:	2200      	movs	r2, #0
 80061cc:	701a      	strb	r2, [r3, #0]
		if (!dp->dir[DIR_NTres]) fno->altname[0] = 0;	/* Altname is not needed if neither LFN nor case info is exist. */
 80061ce:	687b      	ldr	r3, [r7, #4]
 80061d0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80061d2:	330c      	adds	r3, #12
 80061d4:	781b      	ldrb	r3, [r3, #0]
 80061d6:	2b00      	cmp	r3, #0
 80061d8:	d102      	bne.n	80061e0 <get_fileinfo+0x334>
 80061da:	683b      	ldr	r3, [r7, #0]
 80061dc:	2200      	movs	r2, #0
 80061de:	735a      	strb	r2, [r3, #13]
		fno->fname[di++] = c;
	}
	fno->fname[di] = 0;		/* Terminate the SFN */
#endif

	fno->fattrib = dp->dir[DIR_Attr] & AM_MASK;			/* Attribute */
 80061e0:	687b      	ldr	r3, [r7, #4]
 80061e2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80061e4:	330b      	adds	r3, #11
 80061e6:	781b      	ldrb	r3, [r3, #0]
 80061e8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80061ec:	b2da      	uxtb	r2, r3
 80061ee:	683b      	ldr	r3, [r7, #0]
 80061f0:	731a      	strb	r2, [r3, #12]
	fno->fsize = ld_dword(dp->dir + DIR_FileSize);		/* Size */
 80061f2:	687b      	ldr	r3, [r7, #4]
 80061f4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80061f6:	331c      	adds	r3, #28
 80061f8:	4618      	mov	r0, r3
 80061fa:	f7fd fb7d 	bl	80038f8 <ld_dword>
 80061fe:	4603      	mov	r3, r0
 8006200:	2200      	movs	r2, #0
 8006202:	461c      	mov	r4, r3
 8006204:	4615      	mov	r5, r2
 8006206:	683b      	ldr	r3, [r7, #0]
 8006208:	e9c3 4500 	strd	r4, r5, [r3]
	fno->ftime = ld_word(dp->dir + DIR_ModTime + 0);	/* Time */
 800620c:	687b      	ldr	r3, [r7, #4]
 800620e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006210:	3316      	adds	r3, #22
 8006212:	4618      	mov	r0, r3
 8006214:	f7fd fb59 	bl	80038ca <ld_word>
 8006218:	4603      	mov	r3, r0
 800621a:	461a      	mov	r2, r3
 800621c:	683b      	ldr	r3, [r7, #0]
 800621e:	815a      	strh	r2, [r3, #10]
	fno->fdate = ld_word(dp->dir + DIR_ModTime + 2);	/* Date */
 8006220:	687b      	ldr	r3, [r7, #4]
 8006222:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006224:	3318      	adds	r3, #24
 8006226:	4618      	mov	r0, r3
 8006228:	f7fd fb4f 	bl	80038ca <ld_word>
 800622c:	4603      	mov	r3, r0
 800622e:	461a      	mov	r2, r3
 8006230:	683b      	ldr	r3, [r7, #0]
 8006232:	811a      	strh	r2, [r3, #8]
 8006234:	e000      	b.n	8006238 <get_fileinfo+0x38c>
	if (dp->sect == 0) return;	/* Exit if read pointer has reached end of directory */
 8006236:	bf00      	nop
}
 8006238:	3728      	adds	r7, #40	; 0x28
 800623a:	46bd      	mov	sp, r7
 800623c:	bdb0      	pop	{r4, r5, r7, pc}
	...

08006240 <create_name>:

static FRESULT create_name (	/* FR_OK: successful, FR_INVALID_NAME: could not create */
	DIR* dp,					/* Pointer to the directory object */
	const TCHAR** path			/* Pointer to pointer to the segment in the path string */
)
{
 8006240:	b580      	push	{r7, lr}
 8006242:	b08a      	sub	sp, #40	; 0x28
 8006244:	af00      	add	r7, sp, #0
 8006246:	6078      	str	r0, [r7, #4]
 8006248:	6039      	str	r1, [r7, #0]
	DWORD uc;
	UINT i, ni, si, di;


	/* Create LFN into LFN working buffer */
	p = *path; lfn = dp->obj.fs->lfnbuf; di = 0;
 800624a:	683b      	ldr	r3, [r7, #0]
 800624c:	681b      	ldr	r3, [r3, #0]
 800624e:	60bb      	str	r3, [r7, #8]
 8006250:	687b      	ldr	r3, [r7, #4]
 8006252:	681b      	ldr	r3, [r3, #0]
 8006254:	68db      	ldr	r3, [r3, #12]
 8006256:	613b      	str	r3, [r7, #16]
 8006258:	2300      	movs	r3, #0
 800625a:	617b      	str	r3, [r7, #20]
	for (;;) {
		uc = tchar2uni(&p);			/* Get a character */
 800625c:	f107 0308 	add.w	r3, r7, #8
 8006260:	4618      	mov	r0, r3
 8006262:	f7fd fd30 	bl	8003cc6 <tchar2uni>
 8006266:	60f8      	str	r0, [r7, #12]
		if (uc == 0xFFFFFFFF) return FR_INVALID_NAME;		/* Invalid code or UTF decode error */
 8006268:	68fb      	ldr	r3, [r7, #12]
 800626a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800626e:	d101      	bne.n	8006274 <create_name+0x34>
 8006270:	2306      	movs	r3, #6
 8006272:	e207      	b.n	8006684 <create_name+0x444>
		if (uc >= 0x10000) lfn[di++] = (WCHAR)(uc >> 16);	/* Store high surrogate if needed */
 8006274:	68fb      	ldr	r3, [r7, #12]
 8006276:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800627a:	d309      	bcc.n	8006290 <create_name+0x50>
 800627c:	68fb      	ldr	r3, [r7, #12]
 800627e:	0c19      	lsrs	r1, r3, #16
 8006280:	697b      	ldr	r3, [r7, #20]
 8006282:	1c5a      	adds	r2, r3, #1
 8006284:	617a      	str	r2, [r7, #20]
 8006286:	005b      	lsls	r3, r3, #1
 8006288:	693a      	ldr	r2, [r7, #16]
 800628a:	4413      	add	r3, r2
 800628c:	b28a      	uxth	r2, r1
 800628e:	801a      	strh	r2, [r3, #0]
		wc = (WCHAR)uc;
 8006290:	68fb      	ldr	r3, [r7, #12]
 8006292:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (wc < ' ' || IsSeparator(wc)) break;	/* Break if end of the path or a separator is found */
 8006294:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8006296:	2b1f      	cmp	r3, #31
 8006298:	d920      	bls.n	80062dc <create_name+0x9c>
 800629a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800629c:	2b2f      	cmp	r3, #47	; 0x2f
 800629e:	d01d      	beq.n	80062dc <create_name+0x9c>
 80062a0:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80062a2:	2b5c      	cmp	r3, #92	; 0x5c
 80062a4:	d01a      	beq.n	80062dc <create_name+0x9c>
		if (wc < 0x80 && strchr("*:<>|\"\?\x7F", (int)wc)) return FR_INVALID_NAME;	/* Reject illegal characters for LFN */
 80062a6:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80062a8:	2b7f      	cmp	r3, #127	; 0x7f
 80062aa:	d809      	bhi.n	80062c0 <create_name+0x80>
 80062ac:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80062ae:	4619      	mov	r1, r3
 80062b0:	4894      	ldr	r0, [pc, #592]	; (8006504 <create_name+0x2c4>)
 80062b2:	f011 faff 	bl	80178b4 <strchr>
 80062b6:	4603      	mov	r3, r0
 80062b8:	2b00      	cmp	r3, #0
 80062ba:	d001      	beq.n	80062c0 <create_name+0x80>
 80062bc:	2306      	movs	r3, #6
 80062be:	e1e1      	b.n	8006684 <create_name+0x444>
		if (di >= FF_MAX_LFN) return FR_INVALID_NAME;	/* Reject too long name */
 80062c0:	697b      	ldr	r3, [r7, #20]
 80062c2:	2bfe      	cmp	r3, #254	; 0xfe
 80062c4:	d901      	bls.n	80062ca <create_name+0x8a>
 80062c6:	2306      	movs	r3, #6
 80062c8:	e1dc      	b.n	8006684 <create_name+0x444>
		lfn[di++] = wc;				/* Store the Unicode character */
 80062ca:	697b      	ldr	r3, [r7, #20]
 80062cc:	1c5a      	adds	r2, r3, #1
 80062ce:	617a      	str	r2, [r7, #20]
 80062d0:	005b      	lsls	r3, r3, #1
 80062d2:	693a      	ldr	r2, [r7, #16]
 80062d4:	4413      	add	r3, r2
 80062d6:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 80062d8:	801a      	strh	r2, [r3, #0]
		uc = tchar2uni(&p);			/* Get a character */
 80062da:	e7bf      	b.n	800625c <create_name+0x1c>
	}
	if (wc < ' ') {				/* Stopped at end of the path? */
 80062dc:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80062de:	2b1f      	cmp	r3, #31
 80062e0:	d806      	bhi.n	80062f0 <create_name+0xb0>
		cf = NS_LAST;			/* Last segment */
 80062e2:	2304      	movs	r3, #4
 80062e4:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 80062e8:	e014      	b.n	8006314 <create_name+0xd4>
	} else {					/* Stopped at a separator */
		while (IsSeparator(*p)) p++;	/* Skip duplicated separators if exist */
 80062ea:	68bb      	ldr	r3, [r7, #8]
 80062ec:	3301      	adds	r3, #1
 80062ee:	60bb      	str	r3, [r7, #8]
 80062f0:	68bb      	ldr	r3, [r7, #8]
 80062f2:	781b      	ldrb	r3, [r3, #0]
 80062f4:	2b2f      	cmp	r3, #47	; 0x2f
 80062f6:	d0f8      	beq.n	80062ea <create_name+0xaa>
 80062f8:	68bb      	ldr	r3, [r7, #8]
 80062fa:	781b      	ldrb	r3, [r3, #0]
 80062fc:	2b5c      	cmp	r3, #92	; 0x5c
 80062fe:	d0f4      	beq.n	80062ea <create_name+0xaa>
		cf = 0;					/* Next segment may follow */
 8006300:	2300      	movs	r3, #0
 8006302:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
		if (IsTerminator(*p)) cf = NS_LAST;	/* Ignore terminating separator */
 8006306:	68bb      	ldr	r3, [r7, #8]
 8006308:	781b      	ldrb	r3, [r3, #0]
 800630a:	2b1f      	cmp	r3, #31
 800630c:	d802      	bhi.n	8006314 <create_name+0xd4>
 800630e:	2304      	movs	r3, #4
 8006310:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
	}
	*path = p;					/* Return pointer to the next segment */
 8006314:	68ba      	ldr	r2, [r7, #8]
 8006316:	683b      	ldr	r3, [r7, #0]
 8006318:	601a      	str	r2, [r3, #0]

#if FF_FS_RPATH != 0
	if ((di == 1 && lfn[di - 1] == '.') ||
 800631a:	697b      	ldr	r3, [r7, #20]
 800631c:	2b01      	cmp	r3, #1
 800631e:	d109      	bne.n	8006334 <create_name+0xf4>
 8006320:	697b      	ldr	r3, [r7, #20]
 8006322:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8006326:	3b01      	subs	r3, #1
 8006328:	005b      	lsls	r3, r3, #1
 800632a:	693a      	ldr	r2, [r7, #16]
 800632c:	4413      	add	r3, r2
 800632e:	881b      	ldrh	r3, [r3, #0]
 8006330:	2b2e      	cmp	r3, #46	; 0x2e
 8006332:	d016      	beq.n	8006362 <create_name+0x122>
 8006334:	697b      	ldr	r3, [r7, #20]
 8006336:	2b02      	cmp	r3, #2
 8006338:	d14e      	bne.n	80063d8 <create_name+0x198>
		(di == 2 && lfn[di - 1] == '.' && lfn[di - 2] == '.')) {	/* Is this segment a dot name? */
 800633a:	697b      	ldr	r3, [r7, #20]
 800633c:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8006340:	3b01      	subs	r3, #1
 8006342:	005b      	lsls	r3, r3, #1
 8006344:	693a      	ldr	r2, [r7, #16]
 8006346:	4413      	add	r3, r2
 8006348:	881b      	ldrh	r3, [r3, #0]
 800634a:	2b2e      	cmp	r3, #46	; 0x2e
 800634c:	d144      	bne.n	80063d8 <create_name+0x198>
 800634e:	697b      	ldr	r3, [r7, #20]
 8006350:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8006354:	3b02      	subs	r3, #2
 8006356:	005b      	lsls	r3, r3, #1
 8006358:	693a      	ldr	r2, [r7, #16]
 800635a:	4413      	add	r3, r2
 800635c:	881b      	ldrh	r3, [r3, #0]
 800635e:	2b2e      	cmp	r3, #46	; 0x2e
 8006360:	d13a      	bne.n	80063d8 <create_name+0x198>
		lfn[di] = 0;
 8006362:	697b      	ldr	r3, [r7, #20]
 8006364:	005b      	lsls	r3, r3, #1
 8006366:	693a      	ldr	r2, [r7, #16]
 8006368:	4413      	add	r3, r2
 800636a:	2200      	movs	r2, #0
 800636c:	801a      	strh	r2, [r3, #0]
		for (i = 0; i < 11; i++) {	/* Create dot name for SFN entry */
 800636e:	2300      	movs	r3, #0
 8006370:	623b      	str	r3, [r7, #32]
 8006372:	e00f      	b.n	8006394 <create_name+0x154>
			dp->fn[i] = (i < di) ? '.' : ' ';
 8006374:	6a3a      	ldr	r2, [r7, #32]
 8006376:	697b      	ldr	r3, [r7, #20]
 8006378:	429a      	cmp	r2, r3
 800637a:	d201      	bcs.n	8006380 <create_name+0x140>
 800637c:	212e      	movs	r1, #46	; 0x2e
 800637e:	e000      	b.n	8006382 <create_name+0x142>
 8006380:	2120      	movs	r1, #32
 8006382:	687a      	ldr	r2, [r7, #4]
 8006384:	6a3b      	ldr	r3, [r7, #32]
 8006386:	4413      	add	r3, r2
 8006388:	3340      	adds	r3, #64	; 0x40
 800638a:	460a      	mov	r2, r1
 800638c:	701a      	strb	r2, [r3, #0]
		for (i = 0; i < 11; i++) {	/* Create dot name for SFN entry */
 800638e:	6a3b      	ldr	r3, [r7, #32]
 8006390:	3301      	adds	r3, #1
 8006392:	623b      	str	r3, [r7, #32]
 8006394:	6a3b      	ldr	r3, [r7, #32]
 8006396:	2b0a      	cmp	r3, #10
 8006398:	d9ec      	bls.n	8006374 <create_name+0x134>
		}
		dp->fn[i] = cf | NS_DOT;	/* This is a dot entry */
 800639a:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800639e:	f043 0320 	orr.w	r3, r3, #32
 80063a2:	b2d9      	uxtb	r1, r3
 80063a4:	687a      	ldr	r2, [r7, #4]
 80063a6:	6a3b      	ldr	r3, [r7, #32]
 80063a8:	4413      	add	r3, r2
 80063aa:	3340      	adds	r3, #64	; 0x40
 80063ac:	460a      	mov	r2, r1
 80063ae:	701a      	strb	r2, [r3, #0]
		return FR_OK;
 80063b0:	2300      	movs	r3, #0
 80063b2:	e167      	b.n	8006684 <create_name+0x444>
	}
#endif
	while (di) {					/* Snip off trailing spaces and dots if exist */
		wc = lfn[di - 1];
 80063b4:	697b      	ldr	r3, [r7, #20]
 80063b6:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 80063ba:	3b01      	subs	r3, #1
 80063bc:	005b      	lsls	r3, r3, #1
 80063be:	693a      	ldr	r2, [r7, #16]
 80063c0:	4413      	add	r3, r2
 80063c2:	881b      	ldrh	r3, [r3, #0]
 80063c4:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (wc != ' ' && wc != '.') break;
 80063c6:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80063c8:	2b20      	cmp	r3, #32
 80063ca:	d002      	beq.n	80063d2 <create_name+0x192>
 80063cc:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80063ce:	2b2e      	cmp	r3, #46	; 0x2e
 80063d0:	d106      	bne.n	80063e0 <create_name+0x1a0>
		di--;
 80063d2:	697b      	ldr	r3, [r7, #20]
 80063d4:	3b01      	subs	r3, #1
 80063d6:	617b      	str	r3, [r7, #20]
	while (di) {					/* Snip off trailing spaces and dots if exist */
 80063d8:	697b      	ldr	r3, [r7, #20]
 80063da:	2b00      	cmp	r3, #0
 80063dc:	d1ea      	bne.n	80063b4 <create_name+0x174>
 80063de:	e000      	b.n	80063e2 <create_name+0x1a2>
		if (wc != ' ' && wc != '.') break;
 80063e0:	bf00      	nop
	}
	lfn[di] = 0;							/* LFN is created into the working buffer */
 80063e2:	697b      	ldr	r3, [r7, #20]
 80063e4:	005b      	lsls	r3, r3, #1
 80063e6:	693a      	ldr	r2, [r7, #16]
 80063e8:	4413      	add	r3, r2
 80063ea:	2200      	movs	r2, #0
 80063ec:	801a      	strh	r2, [r3, #0]
	if (di == 0) return FR_INVALID_NAME;	/* Reject null name */
 80063ee:	697b      	ldr	r3, [r7, #20]
 80063f0:	2b00      	cmp	r3, #0
 80063f2:	d101      	bne.n	80063f8 <create_name+0x1b8>
 80063f4:	2306      	movs	r3, #6
 80063f6:	e145      	b.n	8006684 <create_name+0x444>

	/* Create SFN in directory form */
	for (si = 0; lfn[si] == ' '; si++) ;	/* Remove leading spaces */
 80063f8:	2300      	movs	r3, #0
 80063fa:	61bb      	str	r3, [r7, #24]
 80063fc:	e002      	b.n	8006404 <create_name+0x1c4>
 80063fe:	69bb      	ldr	r3, [r7, #24]
 8006400:	3301      	adds	r3, #1
 8006402:	61bb      	str	r3, [r7, #24]
 8006404:	69bb      	ldr	r3, [r7, #24]
 8006406:	005b      	lsls	r3, r3, #1
 8006408:	693a      	ldr	r2, [r7, #16]
 800640a:	4413      	add	r3, r2
 800640c:	881b      	ldrh	r3, [r3, #0]
 800640e:	2b20      	cmp	r3, #32
 8006410:	d0f5      	beq.n	80063fe <create_name+0x1be>
	if (si > 0 || lfn[si] == '.') cf |= NS_LOSS | NS_LFN;	/* Is there any leading space or dot? */
 8006412:	69bb      	ldr	r3, [r7, #24]
 8006414:	2b00      	cmp	r3, #0
 8006416:	d106      	bne.n	8006426 <create_name+0x1e6>
 8006418:	69bb      	ldr	r3, [r7, #24]
 800641a:	005b      	lsls	r3, r3, #1
 800641c:	693a      	ldr	r2, [r7, #16]
 800641e:	4413      	add	r3, r2
 8006420:	881b      	ldrh	r3, [r3, #0]
 8006422:	2b2e      	cmp	r3, #46	; 0x2e
 8006424:	d109      	bne.n	800643a <create_name+0x1fa>
 8006426:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800642a:	f043 0303 	orr.w	r3, r3, #3
 800642e:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
	while (di > 0 && lfn[di - 1] != '.') di--;	/* Find last dot (di<=si: no extension) */
 8006432:	e002      	b.n	800643a <create_name+0x1fa>
 8006434:	697b      	ldr	r3, [r7, #20]
 8006436:	3b01      	subs	r3, #1
 8006438:	617b      	str	r3, [r7, #20]
 800643a:	697b      	ldr	r3, [r7, #20]
 800643c:	2b00      	cmp	r3, #0
 800643e:	d009      	beq.n	8006454 <create_name+0x214>
 8006440:	697b      	ldr	r3, [r7, #20]
 8006442:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8006446:	3b01      	subs	r3, #1
 8006448:	005b      	lsls	r3, r3, #1
 800644a:	693a      	ldr	r2, [r7, #16]
 800644c:	4413      	add	r3, r2
 800644e:	881b      	ldrh	r3, [r3, #0]
 8006450:	2b2e      	cmp	r3, #46	; 0x2e
 8006452:	d1ef      	bne.n	8006434 <create_name+0x1f4>

	memset(dp->fn, ' ', 11);
 8006454:	687b      	ldr	r3, [r7, #4]
 8006456:	3340      	adds	r3, #64	; 0x40
 8006458:	220b      	movs	r2, #11
 800645a:	2120      	movs	r1, #32
 800645c:	4618      	mov	r0, r3
 800645e:	f010 fbf5 	bl	8016c4c <memset>
	i = b = 0; ni = 8;
 8006462:	2300      	movs	r3, #0
 8006464:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8006468:	2300      	movs	r3, #0
 800646a:	623b      	str	r3, [r7, #32]
 800646c:	2308      	movs	r3, #8
 800646e:	61fb      	str	r3, [r7, #28]
	for (;;) {
		wc = lfn[si++];					/* Get an LFN character */
 8006470:	69bb      	ldr	r3, [r7, #24]
 8006472:	1c5a      	adds	r2, r3, #1
 8006474:	61ba      	str	r2, [r7, #24]
 8006476:	005b      	lsls	r3, r3, #1
 8006478:	693a      	ldr	r2, [r7, #16]
 800647a:	4413      	add	r3, r2
 800647c:	881b      	ldrh	r3, [r3, #0]
 800647e:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (wc == 0) break;				/* Break on end of the LFN */
 8006480:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8006482:	2b00      	cmp	r3, #0
 8006484:	f000 80b4 	beq.w	80065f0 <create_name+0x3b0>
		if (wc == ' ' || (wc == '.' && si != di)) {	/* Remove embedded spaces and dots */
 8006488:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800648a:	2b20      	cmp	r3, #32
 800648c:	d006      	beq.n	800649c <create_name+0x25c>
 800648e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8006490:	2b2e      	cmp	r3, #46	; 0x2e
 8006492:	d10a      	bne.n	80064aa <create_name+0x26a>
 8006494:	69ba      	ldr	r2, [r7, #24]
 8006496:	697b      	ldr	r3, [r7, #20]
 8006498:	429a      	cmp	r2, r3
 800649a:	d006      	beq.n	80064aa <create_name+0x26a>
			cf |= NS_LOSS | NS_LFN;
 800649c:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 80064a0:	f043 0303 	orr.w	r3, r3, #3
 80064a4:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
			continue;
 80064a8:	e0a1      	b.n	80065ee <create_name+0x3ae>
		}

		if (i >= ni || si == di) {		/* End of field? */
 80064aa:	6a3a      	ldr	r2, [r7, #32]
 80064ac:	69fb      	ldr	r3, [r7, #28]
 80064ae:	429a      	cmp	r2, r3
 80064b0:	d203      	bcs.n	80064ba <create_name+0x27a>
 80064b2:	69ba      	ldr	r2, [r7, #24]
 80064b4:	697b      	ldr	r3, [r7, #20]
 80064b6:	429a      	cmp	r2, r3
 80064b8:	d126      	bne.n	8006508 <create_name+0x2c8>
			if (ni == 11) {				/* Name extension overflow? */
 80064ba:	69fb      	ldr	r3, [r7, #28]
 80064bc:	2b0b      	cmp	r3, #11
 80064be:	d106      	bne.n	80064ce <create_name+0x28e>
				cf |= NS_LOSS | NS_LFN;
 80064c0:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 80064c4:	f043 0303 	orr.w	r3, r3, #3
 80064c8:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
				break;
 80064cc:	e093      	b.n	80065f6 <create_name+0x3b6>
			}
			if (si != di) cf |= NS_LOSS | NS_LFN;	/* Name body overflow? */
 80064ce:	69ba      	ldr	r2, [r7, #24]
 80064d0:	697b      	ldr	r3, [r7, #20]
 80064d2:	429a      	cmp	r2, r3
 80064d4:	d005      	beq.n	80064e2 <create_name+0x2a2>
 80064d6:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 80064da:	f043 0303 	orr.w	r3, r3, #3
 80064de:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
			if (si > di) break;						/* No name extension? */
 80064e2:	69ba      	ldr	r2, [r7, #24]
 80064e4:	697b      	ldr	r3, [r7, #20]
 80064e6:	429a      	cmp	r2, r3
 80064e8:	f200 8084 	bhi.w	80065f4 <create_name+0x3b4>
			si = di; i = 8; ni = 11; b <<= 2;		/* Enter name extension */
 80064ec:	697b      	ldr	r3, [r7, #20]
 80064ee:	61bb      	str	r3, [r7, #24]
 80064f0:	2308      	movs	r3, #8
 80064f2:	623b      	str	r3, [r7, #32]
 80064f4:	230b      	movs	r3, #11
 80064f6:	61fb      	str	r3, [r7, #28]
 80064f8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80064fc:	009b      	lsls	r3, r3, #2
 80064fe:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			continue;
 8006502:	e074      	b.n	80065ee <create_name+0x3ae>
 8006504:	08019e9c 	.word	0x08019e9c
		}

		if (wc >= 0x80) {	/* Is this an extended character? */
 8006508:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800650a:	2b7f      	cmp	r3, #127	; 0x7f
 800650c:	d918      	bls.n	8006540 <create_name+0x300>
			cf |= NS_LFN;	/* LFN entry needs to be created */
 800650e:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8006512:	f043 0302 	orr.w	r3, r3, #2
 8006516:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
				if (wc & 0x80) wc = ExCvt[wc & 0x7F];	/* Convert extended character to upper (SBCS) */
			} else {		/* In DBCS cfg */
				wc = ff_uni2oem(ff_wtoupper(wc), CODEPAGE);	/* Unicode ==> Up-convert ==> ANSI/OEM code */
			}
#elif FF_CODE_PAGE < 900	/* In SBCS cfg */
			wc = ff_uni2oem(wc, CODEPAGE);			/* Unicode ==> ANSI/OEM code */
 800651a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800651c:	f240 11b5 	movw	r1, #437	; 0x1b5
 8006520:	4618      	mov	r0, r3
 8006522:	f002 fa6d 	bl	8008a00 <ff_uni2oem>
 8006526:	4603      	mov	r3, r0
 8006528:	84bb      	strh	r3, [r7, #36]	; 0x24
			if (wc & 0x80) wc = ExCvt[wc & 0x7F];	/* Convert extended character to upper (SBCS) */
 800652a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800652c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006530:	2b00      	cmp	r3, #0
 8006532:	d005      	beq.n	8006540 <create_name+0x300>
 8006534:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8006536:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800653a:	4a54      	ldr	r2, [pc, #336]	; (800668c <create_name+0x44c>)
 800653c:	5cd3      	ldrb	r3, [r2, r3]
 800653e:	84bb      	strh	r3, [r7, #36]	; 0x24
#else						/* In DBCS cfg */
			wc = ff_uni2oem(ff_wtoupper(wc), CODEPAGE);	/* Unicode ==> Up-convert ==> ANSI/OEM code */
#endif
		}

		if (wc >= 0x100) {				/* Is this a DBC? */
 8006540:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8006542:	2bff      	cmp	r3, #255	; 0xff
 8006544:	d91a      	bls.n	800657c <create_name+0x33c>
			if (i >= ni - 1) {			/* Field overflow? */
 8006546:	69fb      	ldr	r3, [r7, #28]
 8006548:	3b01      	subs	r3, #1
 800654a:	6a3a      	ldr	r2, [r7, #32]
 800654c:	429a      	cmp	r2, r3
 800654e:	d308      	bcc.n	8006562 <create_name+0x322>
				cf |= NS_LOSS | NS_LFN;
 8006550:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8006554:	f043 0303 	orr.w	r3, r3, #3
 8006558:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
				i = ni; continue;		/* Next field */
 800655c:	69fb      	ldr	r3, [r7, #28]
 800655e:	623b      	str	r3, [r7, #32]
 8006560:	e045      	b.n	80065ee <create_name+0x3ae>
			}
			dp->fn[i++] = (BYTE)(wc >> 8);	/* Put 1st byte */
 8006562:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8006564:	0a1b      	lsrs	r3, r3, #8
 8006566:	b299      	uxth	r1, r3
 8006568:	6a3b      	ldr	r3, [r7, #32]
 800656a:	1c5a      	adds	r2, r3, #1
 800656c:	623a      	str	r2, [r7, #32]
 800656e:	b2c9      	uxtb	r1, r1
 8006570:	687a      	ldr	r2, [r7, #4]
 8006572:	4413      	add	r3, r2
 8006574:	460a      	mov	r2, r1
 8006576:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800657a:	e02e      	b.n	80065da <create_name+0x39a>
		} else {						/* SBC */
			if (wc == 0 || strchr("+,;=[]", (int)wc)) {	/* Replace illegal characters for SFN */
 800657c:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800657e:	2b00      	cmp	r3, #0
 8006580:	d007      	beq.n	8006592 <create_name+0x352>
 8006582:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8006584:	4619      	mov	r1, r3
 8006586:	4842      	ldr	r0, [pc, #264]	; (8006690 <create_name+0x450>)
 8006588:	f011 f994 	bl	80178b4 <strchr>
 800658c:	4603      	mov	r3, r0
 800658e:	2b00      	cmp	r3, #0
 8006590:	d008      	beq.n	80065a4 <create_name+0x364>
				wc = '_'; cf |= NS_LOSS | NS_LFN;/* Lossy conversion */
 8006592:	235f      	movs	r3, #95	; 0x5f
 8006594:	84bb      	strh	r3, [r7, #36]	; 0x24
 8006596:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800659a:	f043 0303 	orr.w	r3, r3, #3
 800659e:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 80065a2:	e01a      	b.n	80065da <create_name+0x39a>
			} else {
				if (IsUpper(wc)) {		/* ASCII upper case? */
 80065a4:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80065a6:	2b40      	cmp	r3, #64	; 0x40
 80065a8:	d908      	bls.n	80065bc <create_name+0x37c>
 80065aa:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80065ac:	2b5a      	cmp	r3, #90	; 0x5a
 80065ae:	d805      	bhi.n	80065bc <create_name+0x37c>
					b |= 2;
 80065b0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80065b4:	f043 0302 	orr.w	r3, r3, #2
 80065b8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				}
				if (IsLower(wc)) {		/* ASCII lower case? */
 80065bc:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80065be:	2b60      	cmp	r3, #96	; 0x60
 80065c0:	d90b      	bls.n	80065da <create_name+0x39a>
 80065c2:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80065c4:	2b7a      	cmp	r3, #122	; 0x7a
 80065c6:	d808      	bhi.n	80065da <create_name+0x39a>
					b |= 1; wc -= 0x20;
 80065c8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80065cc:	f043 0301 	orr.w	r3, r3, #1
 80065d0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 80065d4:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80065d6:	3b20      	subs	r3, #32
 80065d8:	84bb      	strh	r3, [r7, #36]	; 0x24
				}
			}
		}
		dp->fn[i++] = (BYTE)wc;
 80065da:	6a3b      	ldr	r3, [r7, #32]
 80065dc:	1c5a      	adds	r2, r3, #1
 80065de:	623a      	str	r2, [r7, #32]
 80065e0:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 80065e2:	b2d1      	uxtb	r1, r2
 80065e4:	687a      	ldr	r2, [r7, #4]
 80065e6:	4413      	add	r3, r2
 80065e8:	460a      	mov	r2, r1
 80065ea:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
		wc = lfn[si++];					/* Get an LFN character */
 80065ee:	e73f      	b.n	8006470 <create_name+0x230>
		if (wc == 0) break;				/* Break on end of the LFN */
 80065f0:	bf00      	nop
 80065f2:	e000      	b.n	80065f6 <create_name+0x3b6>
			if (si > di) break;						/* No name extension? */
 80065f4:	bf00      	nop
	}

	if (dp->fn[0] == DDEM) dp->fn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 80065f6:	687b      	ldr	r3, [r7, #4]
 80065f8:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80065fc:	2be5      	cmp	r3, #229	; 0xe5
 80065fe:	d103      	bne.n	8006608 <create_name+0x3c8>
 8006600:	687b      	ldr	r3, [r7, #4]
 8006602:	2205      	movs	r2, #5
 8006604:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

	if (ni == 8) b <<= 2;				/* Shift capital flags if no extension */
 8006608:	69fb      	ldr	r3, [r7, #28]
 800660a:	2b08      	cmp	r3, #8
 800660c:	d104      	bne.n	8006618 <create_name+0x3d8>
 800660e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8006612:	009b      	lsls	r3, r3, #2
 8006614:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	if ((b & 0x0C) == 0x0C || (b & 0x03) == 0x03) cf |= NS_LFN;	/* LFN entry needs to be created if composite capitals */
 8006618:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800661c:	f003 030c 	and.w	r3, r3, #12
 8006620:	2b0c      	cmp	r3, #12
 8006622:	d005      	beq.n	8006630 <create_name+0x3f0>
 8006624:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8006628:	f003 0303 	and.w	r3, r3, #3
 800662c:	2b03      	cmp	r3, #3
 800662e:	d105      	bne.n	800663c <create_name+0x3fc>
 8006630:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8006634:	f043 0302 	orr.w	r3, r3, #2
 8006638:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
	if (!(cf & NS_LFN)) {				/* When LFN is in 8.3 format without extended character, NT flags are created */
 800663c:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8006640:	f003 0302 	and.w	r3, r3, #2
 8006644:	2b00      	cmp	r3, #0
 8006646:	d117      	bne.n	8006678 <create_name+0x438>
		if (b & 0x01) cf |= NS_EXT;		/* NT flag (Extension has small capital letters only) */
 8006648:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800664c:	f003 0301 	and.w	r3, r3, #1
 8006650:	2b00      	cmp	r3, #0
 8006652:	d005      	beq.n	8006660 <create_name+0x420>
 8006654:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8006658:	f043 0310 	orr.w	r3, r3, #16
 800665c:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
		if (b & 0x04) cf |= NS_BODY;	/* NT flag (Body has small capital letters only) */
 8006660:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8006664:	f003 0304 	and.w	r3, r3, #4
 8006668:	2b00      	cmp	r3, #0
 800666a:	d005      	beq.n	8006678 <create_name+0x438>
 800666c:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8006670:	f043 0308 	orr.w	r3, r3, #8
 8006674:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
	}

	dp->fn[NSFLAG] = cf;	/* SFN is created into dp->fn[] */
 8006678:	687b      	ldr	r3, [r7, #4]
 800667a:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 800667e:	f883 204b 	strb.w	r2, [r3, #75]	; 0x4b

	return FR_OK;
 8006682:	2300      	movs	r3, #0
	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
	sfn[NSFLAG] = (c <= ' ' || p[si] <= ' ') ? NS_LAST : 0;	/* Set last segment flag if end of the path */

	return FR_OK;
#endif /* FF_USE_LFN */
}
 8006684:	4618      	mov	r0, r3
 8006686:	3728      	adds	r7, #40	; 0x28
 8006688:	46bd      	mov	sp, r7
 800668a:	bd80      	pop	{r7, pc}
 800668c:	0801a210 	.word	0x0801a210
 8006690:	08019ea8 	.word	0x08019ea8

08006694 <follow_path>:

static FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,					/* Directory object to return last directory and found object */
	const TCHAR* path			/* Full-path string to find a file or directory */
)
{
 8006694:	b5b0      	push	{r4, r5, r7, lr}
 8006696:	b09a      	sub	sp, #104	; 0x68
 8006698:	af00      	add	r7, sp, #0
 800669a:	6078      	str	r0, [r7, #4]
 800669c:	6039      	str	r1, [r7, #0]
	FRESULT res;
	BYTE ns;
	FATFS *fs = dp->obj.fs;
 800669e:	687b      	ldr	r3, [r7, #4]
 80066a0:	681b      	ldr	r3, [r3, #0]
 80066a2:	663b      	str	r3, [r7, #96]	; 0x60


#if FF_FS_RPATH != 0
	if (!IsSeparator(*path) && (FF_STR_VOLUME_ID != 2 || !IsTerminator(*path))) {	/* Without heading separator */
 80066a4:	683b      	ldr	r3, [r7, #0]
 80066a6:	781b      	ldrb	r3, [r3, #0]
 80066a8:	2b2f      	cmp	r3, #47	; 0x2f
 80066aa:	d00b      	beq.n	80066c4 <follow_path+0x30>
 80066ac:	683b      	ldr	r3, [r7, #0]
 80066ae:	781b      	ldrb	r3, [r3, #0]
 80066b0:	2b5c      	cmp	r3, #92	; 0x5c
 80066b2:	d007      	beq.n	80066c4 <follow_path+0x30>
		dp->obj.sclust = fs->cdir;			/* Start at the current directory */
 80066b4:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80066b6:	69da      	ldr	r2, [r3, #28]
 80066b8:	687b      	ldr	r3, [r7, #4]
 80066ba:	609a      	str	r2, [r3, #8]
 80066bc:	e00d      	b.n	80066da <follow_path+0x46>
	} else
#endif
	{										/* With heading separator */
		while (IsSeparator(*path)) path++;	/* Strip separators */
 80066be:	683b      	ldr	r3, [r7, #0]
 80066c0:	3301      	adds	r3, #1
 80066c2:	603b      	str	r3, [r7, #0]
 80066c4:	683b      	ldr	r3, [r7, #0]
 80066c6:	781b      	ldrb	r3, [r3, #0]
 80066c8:	2b2f      	cmp	r3, #47	; 0x2f
 80066ca:	d0f8      	beq.n	80066be <follow_path+0x2a>
 80066cc:	683b      	ldr	r3, [r7, #0]
 80066ce:	781b      	ldrb	r3, [r3, #0]
 80066d0:	2b5c      	cmp	r3, #92	; 0x5c
 80066d2:	d0f4      	beq.n	80066be <follow_path+0x2a>
		dp->obj.sclust = 0;					/* Start from the root directory */
 80066d4:	687b      	ldr	r3, [r7, #4]
 80066d6:	2200      	movs	r2, #0
 80066d8:	609a      	str	r2, [r3, #8]
	}
#if FF_FS_EXFAT
	dp->obj.n_frag = 0;	/* Invalidate last fragment counter of the object */
 80066da:	687b      	ldr	r3, [r7, #4]
 80066dc:	2200      	movs	r2, #0
 80066de:	61da      	str	r2, [r3, #28]
#if FF_FS_RPATH != 0
	if (fs->fs_type == FS_EXFAT && dp->obj.sclust) {	/* exFAT: Retrieve the sub-directory's status */
 80066e0:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80066e2:	781b      	ldrb	r3, [r3, #0]
 80066e4:	2b04      	cmp	r3, #4
 80066e6:	d136      	bne.n	8006756 <follow_path+0xc2>
 80066e8:	687b      	ldr	r3, [r7, #4]
 80066ea:	689b      	ldr	r3, [r3, #8]
 80066ec:	2b00      	cmp	r3, #0
 80066ee:	d032      	beq.n	8006756 <follow_path+0xc2>
		DIR dj;

		dp->obj.c_scl = fs->cdc_scl;
 80066f0:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80066f2:	6a1a      	ldr	r2, [r3, #32]
 80066f4:	687b      	ldr	r3, [r7, #4]
 80066f6:	621a      	str	r2, [r3, #32]
		dp->obj.c_size = fs->cdc_size;
 80066f8:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80066fa:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80066fc:	687b      	ldr	r3, [r7, #4]
 80066fe:	625a      	str	r2, [r3, #36]	; 0x24
		dp->obj.c_ofs = fs->cdc_ofs;
 8006700:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8006702:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8006704:	687b      	ldr	r3, [r7, #4]
 8006706:	629a      	str	r2, [r3, #40]	; 0x28
		res = load_obj_xdir(&dj, &dp->obj);
 8006708:	687a      	ldr	r2, [r7, #4]
 800670a:	f107 0308 	add.w	r3, r7, #8
 800670e:	4611      	mov	r1, r2
 8006710:	4618      	mov	r0, r3
 8006712:	f7fe ff2c 	bl	800556e <load_obj_xdir>
 8006716:	4603      	mov	r3, r0
 8006718:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
		if (res != FR_OK) return res;
 800671c:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8006720:	2b00      	cmp	r3, #0
 8006722:	d002      	beq.n	800672a <follow_path+0x96>
 8006724:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8006728:	e0a8      	b.n	800687c <follow_path+0x1e8>
		dp->obj.objsize = ld_dword(fs->dirbuf + XDIR_FileSize);
 800672a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800672c:	691b      	ldr	r3, [r3, #16]
 800672e:	3338      	adds	r3, #56	; 0x38
 8006730:	4618      	mov	r0, r3
 8006732:	f7fd f8e1 	bl	80038f8 <ld_dword>
 8006736:	4603      	mov	r3, r0
 8006738:	2200      	movs	r2, #0
 800673a:	461c      	mov	r4, r3
 800673c:	4615      	mov	r5, r2
 800673e:	687b      	ldr	r3, [r7, #4]
 8006740:	e9c3 4504 	strd	r4, r5, [r3, #16]
		dp->obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
 8006744:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8006746:	691b      	ldr	r3, [r3, #16]
 8006748:	3321      	adds	r3, #33	; 0x21
 800674a:	781b      	ldrb	r3, [r3, #0]
 800674c:	f003 0302 	and.w	r3, r3, #2
 8006750:	b2da      	uxtb	r2, r3
 8006752:	687b      	ldr	r3, [r7, #4]
 8006754:	71da      	strb	r2, [r3, #7]
	}
#endif
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 8006756:	683b      	ldr	r3, [r7, #0]
 8006758:	781b      	ldrb	r3, [r3, #0]
 800675a:	2b1f      	cmp	r3, #31
 800675c:	d80b      	bhi.n	8006776 <follow_path+0xe2>
		dp->fn[NSFLAG] = NS_NONAME;
 800675e:	687b      	ldr	r3, [r7, #4]
 8006760:	2280      	movs	r2, #128	; 0x80
 8006762:	f883 204b 	strb.w	r2, [r3, #75]	; 0x4b
		res = dir_sdi(dp, 0);
 8006766:	2100      	movs	r1, #0
 8006768:	6878      	ldr	r0, [r7, #4]
 800676a:	f7fe f9e0 	bl	8004b2e <dir_sdi>
 800676e:	4603      	mov	r3, r0
 8006770:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 8006774:	e080      	b.n	8006878 <follow_path+0x1e4>

	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 8006776:	463b      	mov	r3, r7
 8006778:	4619      	mov	r1, r3
 800677a:	6878      	ldr	r0, [r7, #4]
 800677c:	f7ff fd60 	bl	8006240 <create_name>
 8006780:	4603      	mov	r3, r0
 8006782:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
			if (res != FR_OK) break;
 8006786:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800678a:	2b00      	cmp	r3, #0
 800678c:	d16f      	bne.n	800686e <follow_path+0x1da>
			res = dir_find(dp);				/* Find an object with the segment name */
 800678e:	6878      	ldr	r0, [r7, #4]
 8006790:	f7ff f8b8 	bl	8005904 <dir_find>
 8006794:	4603      	mov	r3, r0
 8006796:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
			ns = dp->fn[NSFLAG];
 800679a:	687b      	ldr	r3, [r7, #4]
 800679c:	f893 304b 	ldrb.w	r3, [r3, #75]	; 0x4b
 80067a0:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			if (res != FR_OK) {				/* Failed to find the object */
 80067a4:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 80067a8:	2b00      	cmp	r3, #0
 80067aa:	d021      	beq.n	80067f0 <follow_path+0x15c>
				if (res == FR_NO_FILE) {	/* Object is not found */
 80067ac:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 80067b0:	2b04      	cmp	r3, #4
 80067b2:	d15e      	bne.n	8006872 <follow_path+0x1de>
					if (FF_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, stay there */
 80067b4:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80067b8:	f003 0320 	and.w	r3, r3, #32
 80067bc:	2b00      	cmp	r3, #0
 80067be:	d00d      	beq.n	80067dc <follow_path+0x148>
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
 80067c0:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80067c4:	f003 0304 	and.w	r3, r3, #4
 80067c8:	2b00      	cmp	r3, #0
 80067ca:	d04e      	beq.n	800686a <follow_path+0x1d6>
						dp->fn[NSFLAG] = NS_NONAME;
 80067cc:	687b      	ldr	r3, [r7, #4]
 80067ce:	2280      	movs	r2, #128	; 0x80
 80067d0:	f883 204b 	strb.w	r2, [r3, #75]	; 0x4b
						res = FR_OK;
 80067d4:	2300      	movs	r3, #0
 80067d6:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
					}
				}
				break;
 80067da:	e04a      	b.n	8006872 <follow_path+0x1de>
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 80067dc:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80067e0:	f003 0304 	and.w	r3, r3, #4
 80067e4:	2b00      	cmp	r3, #0
 80067e6:	d144      	bne.n	8006872 <follow_path+0x1de>
 80067e8:	2305      	movs	r3, #5
 80067ea:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
				break;
 80067ee:	e040      	b.n	8006872 <follow_path+0x1de>
			}
			if (ns & NS_LAST) break;		/* Last segment matched. Function completed. */
 80067f0:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80067f4:	f003 0304 	and.w	r3, r3, #4
 80067f8:	2b00      	cmp	r3, #0
 80067fa:	d13c      	bne.n	8006876 <follow_path+0x1e2>
			/* Get into the sub-directory */
			if (!(dp->obj.attr & AM_DIR)) {	/* It is not a sub-directory and cannot follow */
 80067fc:	687b      	ldr	r3, [r7, #4]
 80067fe:	799b      	ldrb	r3, [r3, #6]
 8006800:	f003 0310 	and.w	r3, r3, #16
 8006804:	2b00      	cmp	r3, #0
 8006806:	d103      	bne.n	8006810 <follow_path+0x17c>
				res = FR_NO_PATH; break;
 8006808:	2305      	movs	r3, #5
 800680a:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 800680e:	e033      	b.n	8006878 <follow_path+0x1e4>
			}
#if FF_FS_EXFAT
			if (fs->fs_type == FS_EXFAT) {	/* Save containing directory information for next dir */
 8006810:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8006812:	781b      	ldrb	r3, [r3, #0]
 8006814:	2b04      	cmp	r3, #4
 8006816:	d118      	bne.n	800684a <follow_path+0x1b6>
				dp->obj.c_scl = dp->obj.sclust;
 8006818:	687b      	ldr	r3, [r7, #4]
 800681a:	689a      	ldr	r2, [r3, #8]
 800681c:	687b      	ldr	r3, [r7, #4]
 800681e:	621a      	str	r2, [r3, #32]
				dp->obj.c_size = ((DWORD)dp->obj.objsize & 0xFFFFFF00) | dp->obj.stat;
 8006820:	687b      	ldr	r3, [r7, #4]
 8006822:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 8006826:	4613      	mov	r3, r2
 8006828:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800682c:	687a      	ldr	r2, [r7, #4]
 800682e:	79d2      	ldrb	r2, [r2, #7]
 8006830:	431a      	orrs	r2, r3
 8006832:	687b      	ldr	r3, [r7, #4]
 8006834:	625a      	str	r2, [r3, #36]	; 0x24
				dp->obj.c_ofs = dp->blk_ofs;
 8006836:	687b      	ldr	r3, [r7, #4]
 8006838:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800683a:	687b      	ldr	r3, [r7, #4]
 800683c:	629a      	str	r2, [r3, #40]	; 0x28
				init_alloc_info(fs, &dp->obj);	/* Open next directory */
 800683e:	687b      	ldr	r3, [r7, #4]
 8006840:	4619      	mov	r1, r3
 8006842:	6e38      	ldr	r0, [r7, #96]	; 0x60
 8006844:	f7fe fe6a 	bl	800551c <init_alloc_info>
 8006848:	e795      	b.n	8006776 <follow_path+0xe2>
			} else
#endif
			{
				dp->obj.sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 800684a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800684c:	f103 024c 	add.w	r2, r3, #76	; 0x4c
 8006850:	687b      	ldr	r3, [r7, #4]
 8006852:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006854:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006858:	4413      	add	r3, r2
 800685a:	4619      	mov	r1, r3
 800685c:	6e38      	ldr	r0, [r7, #96]	; 0x60
 800685e:	f7fe faed 	bl	8004e3c <ld_clust>
 8006862:	4602      	mov	r2, r0
 8006864:	687b      	ldr	r3, [r7, #4]
 8006866:	609a      	str	r2, [r3, #8]
 8006868:	e785      	b.n	8006776 <follow_path+0xe2>
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
 800686a:	bf00      	nop
			res = create_name(dp, &path);	/* Get a segment name of the path */
 800686c:	e783      	b.n	8006776 <follow_path+0xe2>
			if (res != FR_OK) break;
 800686e:	bf00      	nop
 8006870:	e002      	b.n	8006878 <follow_path+0x1e4>
				break;
 8006872:	bf00      	nop
 8006874:	e000      	b.n	8006878 <follow_path+0x1e4>
			if (ns & NS_LAST) break;		/* Last segment matched. Function completed. */
 8006876:	bf00      	nop
			}
		}
	}

	return res;
 8006878:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
}
 800687c:	4618      	mov	r0, r3
 800687e:	3768      	adds	r7, #104	; 0x68
 8006880:	46bd      	mov	sp, r7
 8006882:	bdb0      	pop	{r4, r5, r7, pc}

08006884 <get_ldnumber>:
/*-----------------------------------------------------------------------*/

static int get_ldnumber (	/* Returns logical drive number (-1:invalid drive number or null pointer) */
	const TCHAR** path		/* Pointer to pointer to the path name */
)
{
 8006884:	b480      	push	{r7}
 8006886:	b089      	sub	sp, #36	; 0x24
 8006888:	af00      	add	r7, sp, #0
 800688a:	6078      	str	r0, [r7, #4]
	const TCHAR *tp;
	const TCHAR *tt;
	TCHAR tc;
	int i;
	int vol = -1;
 800688c:	f04f 33ff 	mov.w	r3, #4294967295
 8006890:	617b      	str	r3, [r7, #20]
#if FF_STR_VOLUME_ID		/* Find string volume ID */
	const char *sp;
	char c;
#endif

	tt = tp = *path;
 8006892:	687b      	ldr	r3, [r7, #4]
 8006894:	681b      	ldr	r3, [r3, #0]
 8006896:	613b      	str	r3, [r7, #16]
 8006898:	693b      	ldr	r3, [r7, #16]
 800689a:	61fb      	str	r3, [r7, #28]
	if (!tp) return vol;	/* Invalid path name? */
 800689c:	693b      	ldr	r3, [r7, #16]
 800689e:	2b00      	cmp	r3, #0
 80068a0:	d101      	bne.n	80068a6 <get_ldnumber+0x22>
 80068a2:	697b      	ldr	r3, [r7, #20]
 80068a4:	e02e      	b.n	8006904 <get_ldnumber+0x80>
	do {					/* Find a colon in the path */
		tc = *tt++;
 80068a6:	69fb      	ldr	r3, [r7, #28]
 80068a8:	1c5a      	adds	r2, r3, #1
 80068aa:	61fa      	str	r2, [r7, #28]
 80068ac:	781b      	ldrb	r3, [r3, #0]
 80068ae:	73fb      	strb	r3, [r7, #15]
	} while (!IsTerminator(tc) && tc != ':');
 80068b0:	7bfb      	ldrb	r3, [r7, #15]
 80068b2:	2b1f      	cmp	r3, #31
 80068b4:	d902      	bls.n	80068bc <get_ldnumber+0x38>
 80068b6:	7bfb      	ldrb	r3, [r7, #15]
 80068b8:	2b3a      	cmp	r3, #58	; 0x3a
 80068ba:	d1f4      	bne.n	80068a6 <get_ldnumber+0x22>

	if (tc == ':') {	/* DOS/Windows style volume ID? */
 80068bc:	7bfb      	ldrb	r3, [r7, #15]
 80068be:	2b3a      	cmp	r3, #58	; 0x3a
 80068c0:	d11c      	bne.n	80068fc <get_ldnumber+0x78>
		i = FF_VOLUMES;
 80068c2:	2301      	movs	r3, #1
 80068c4:	61bb      	str	r3, [r7, #24]
		if (IsDigit(*tp) && tp + 2 == tt) {	/* Is there a numeric volume ID + colon? */
 80068c6:	693b      	ldr	r3, [r7, #16]
 80068c8:	781b      	ldrb	r3, [r3, #0]
 80068ca:	2b2f      	cmp	r3, #47	; 0x2f
 80068cc:	d90c      	bls.n	80068e8 <get_ldnumber+0x64>
 80068ce:	693b      	ldr	r3, [r7, #16]
 80068d0:	781b      	ldrb	r3, [r3, #0]
 80068d2:	2b39      	cmp	r3, #57	; 0x39
 80068d4:	d808      	bhi.n	80068e8 <get_ldnumber+0x64>
 80068d6:	693b      	ldr	r3, [r7, #16]
 80068d8:	3302      	adds	r3, #2
 80068da:	69fa      	ldr	r2, [r7, #28]
 80068dc:	429a      	cmp	r2, r3
 80068de:	d103      	bne.n	80068e8 <get_ldnumber+0x64>
			i = (int)*tp - '0';	/* Get the LD number */
 80068e0:	693b      	ldr	r3, [r7, #16]
 80068e2:	781b      	ldrb	r3, [r3, #0]
 80068e4:	3b30      	subs	r3, #48	; 0x30
 80068e6:	61bb      	str	r3, [r7, #24]
					if (IsLower(tc)) tc -= 0x20;
				} while (c && (TCHAR)c == tc);
			} while ((c || tp != tt) && ++i < FF_VOLUMES);	/* Repeat for each id until pattern match */
		}
#endif
		if (i < FF_VOLUMES) {	/* If a volume ID is found, get the drive number and strip it */
 80068e8:	69bb      	ldr	r3, [r7, #24]
 80068ea:	2b00      	cmp	r3, #0
 80068ec:	dc04      	bgt.n	80068f8 <get_ldnumber+0x74>
			vol = i;		/* Drive number */
 80068ee:	69bb      	ldr	r3, [r7, #24]
 80068f0:	617b      	str	r3, [r7, #20]
			*path = tt;		/* Snip the drive prefix off */
 80068f2:	687b      	ldr	r3, [r7, #4]
 80068f4:	69fa      	ldr	r2, [r7, #28]
 80068f6:	601a      	str	r2, [r3, #0]
		}
		return vol;
 80068f8:	697b      	ldr	r3, [r7, #20]
 80068fa:	e003      	b.n	8006904 <get_ldnumber+0x80>
		return vol;
	}
#endif
	/* No drive prefix is found */
#if FF_FS_RPATH != 0
	vol = CurrVol;	/* Default drive is current drive */
 80068fc:	4b04      	ldr	r3, [pc, #16]	; (8006910 <get_ldnumber+0x8c>)
 80068fe:	781b      	ldrb	r3, [r3, #0]
 8006900:	617b      	str	r3, [r7, #20]
#else
	vol = 0;		/* Default drive is 0 */
#endif
	return vol;		/* Return the default drive */
 8006902:	697b      	ldr	r3, [r7, #20]
}
 8006904:	4618      	mov	r0, r3
 8006906:	3724      	adds	r7, #36	; 0x24
 8006908:	46bd      	mov	sp, r7
 800690a:	bc80      	pop	{r7}
 800690c:	4770      	bx	lr
 800690e:	bf00      	nop
 8006910:	200056a6 	.word	0x200056a6

08006914 <check_fs>:

static UINT check_fs (	/* 0:FAT/FAT32 VBR, 1:exFAT VBR, 2:Not FAT and valid BS, 3:Not FAT and invalid BS, 4:Disk error */
	FATFS* fs,			/* Filesystem object */
	LBA_t sect			/* Sector to load and check if it is an FAT-VBR or not */
)
{
 8006914:	b580      	push	{r7, lr}
 8006916:	b084      	sub	sp, #16
 8006918:	af00      	add	r7, sp, #0
 800691a:	6078      	str	r0, [r7, #4]
 800691c:	6039      	str	r1, [r7, #0]
	WORD w, sign;
	BYTE b;


	fs->wflag = 0; fs->winsect = (LBA_t)0 - 1;		/* Invaidate window */
 800691e:	687b      	ldr	r3, [r7, #4]
 8006920:	2200      	movs	r2, #0
 8006922:	711a      	strb	r2, [r3, #4]
 8006924:	687b      	ldr	r3, [r7, #4]
 8006926:	f04f 32ff 	mov.w	r2, #4294967295
 800692a:	649a      	str	r2, [r3, #72]	; 0x48
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load the boot sector */
 800692c:	6839      	ldr	r1, [r7, #0]
 800692e:	6878      	ldr	r0, [r7, #4]
 8006930:	f7fd fa82 	bl	8003e38 <move_window>
 8006934:	4603      	mov	r3, r0
 8006936:	2b00      	cmp	r3, #0
 8006938:	d001      	beq.n	800693e <check_fs+0x2a>
 800693a:	2304      	movs	r3, #4
 800693c:	e099      	b.n	8006a72 <check_fs+0x15e>
	sign = ld_word(fs->win + BS_55AA);
 800693e:	687b      	ldr	r3, [r7, #4]
 8006940:	334c      	adds	r3, #76	; 0x4c
 8006942:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 8006946:	4618      	mov	r0, r3
 8006948:	f7fc ffbf 	bl	80038ca <ld_word>
 800694c:	4603      	mov	r3, r0
 800694e:	81fb      	strh	r3, [r7, #14]
#if FF_FS_EXFAT
	if (sign == 0xAA55 && !memcmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;	/* It is an exFAT VBR */
 8006950:	89fb      	ldrh	r3, [r7, #14]
 8006952:	f64a 2255 	movw	r2, #43605	; 0xaa55
 8006956:	4293      	cmp	r3, r2
 8006958:	d10b      	bne.n	8006972 <check_fs+0x5e>
 800695a:	687b      	ldr	r3, [r7, #4]
 800695c:	334c      	adds	r3, #76	; 0x4c
 800695e:	220b      	movs	r2, #11
 8006960:	4946      	ldr	r1, [pc, #280]	; (8006a7c <check_fs+0x168>)
 8006962:	4618      	mov	r0, r3
 8006964:	f010 f954 	bl	8016c10 <memcmp>
 8006968:	4603      	mov	r3, r0
 800696a:	2b00      	cmp	r3, #0
 800696c:	d101      	bne.n	8006972 <check_fs+0x5e>
 800696e:	2301      	movs	r3, #1
 8006970:	e07f      	b.n	8006a72 <check_fs+0x15e>
#endif
	b = fs->win[BS_JmpBoot];
 8006972:	687b      	ldr	r3, [r7, #4]
 8006974:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 8006978:	737b      	strb	r3, [r7, #13]
	if (b == 0xEB || b == 0xE9 || b == 0xE8) {	/* Valid JumpBoot code? (short jump, near jump or near call) */
 800697a:	7b7b      	ldrb	r3, [r7, #13]
 800697c:	2beb      	cmp	r3, #235	; 0xeb
 800697e:	d005      	beq.n	800698c <check_fs+0x78>
 8006980:	7b7b      	ldrb	r3, [r7, #13]
 8006982:	2be9      	cmp	r3, #233	; 0xe9
 8006984:	d002      	beq.n	800698c <check_fs+0x78>
 8006986:	7b7b      	ldrb	r3, [r7, #13]
 8006988:	2be8      	cmp	r3, #232	; 0xe8
 800698a:	d16a      	bne.n	8006a62 <check_fs+0x14e>
		if (sign == 0xAA55 && !memcmp(fs->win + BS_FilSysType32, "FAT32   ", 8)) {
 800698c:	89fb      	ldrh	r3, [r7, #14]
 800698e:	f64a 2255 	movw	r2, #43605	; 0xaa55
 8006992:	4293      	cmp	r3, r2
 8006994:	d10c      	bne.n	80069b0 <check_fs+0x9c>
 8006996:	687b      	ldr	r3, [r7, #4]
 8006998:	334c      	adds	r3, #76	; 0x4c
 800699a:	3352      	adds	r3, #82	; 0x52
 800699c:	2208      	movs	r2, #8
 800699e:	4938      	ldr	r1, [pc, #224]	; (8006a80 <check_fs+0x16c>)
 80069a0:	4618      	mov	r0, r3
 80069a2:	f010 f935 	bl	8016c10 <memcmp>
 80069a6:	4603      	mov	r3, r0
 80069a8:	2b00      	cmp	r3, #0
 80069aa:	d101      	bne.n	80069b0 <check_fs+0x9c>
			return 0;	/* It is an FAT32 VBR */
 80069ac:	2300      	movs	r3, #0
 80069ae:	e060      	b.n	8006a72 <check_fs+0x15e>
		}
		/* FAT volumes formatted with early MS-DOS lack BS_55AA and BS_FilSysType, so FAT VBR needs to be identified without them. */
		w = ld_word(fs->win + BPB_BytsPerSec);
 80069b0:	687b      	ldr	r3, [r7, #4]
 80069b2:	334c      	adds	r3, #76	; 0x4c
 80069b4:	330b      	adds	r3, #11
 80069b6:	4618      	mov	r0, r3
 80069b8:	f7fc ff87 	bl	80038ca <ld_word>
 80069bc:	4603      	mov	r3, r0
 80069be:	817b      	strh	r3, [r7, #10]
		b = fs->win[BPB_SecPerClus];
 80069c0:	687b      	ldr	r3, [r7, #4]
 80069c2:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 80069c6:	737b      	strb	r3, [r7, #13]
		if ((w & (w - 1)) == 0 && w >= FF_MIN_SS && w <= FF_MAX_SS	/* Properness of sector size (512-4096 and 2^n) */
 80069c8:	897a      	ldrh	r2, [r7, #10]
 80069ca:	897b      	ldrh	r3, [r7, #10]
 80069cc:	3b01      	subs	r3, #1
 80069ce:	4013      	ands	r3, r2
 80069d0:	2b00      	cmp	r3, #0
 80069d2:	d146      	bne.n	8006a62 <check_fs+0x14e>
 80069d4:	897b      	ldrh	r3, [r7, #10]
 80069d6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80069da:	d342      	bcc.n	8006a62 <check_fs+0x14e>
 80069dc:	897b      	ldrh	r3, [r7, #10]
 80069de:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80069e2:	d83e      	bhi.n	8006a62 <check_fs+0x14e>
			&& b != 0 && (b & (b - 1)) == 0				/* Properness of cluster size (2^n) */
 80069e4:	7b7b      	ldrb	r3, [r7, #13]
 80069e6:	2b00      	cmp	r3, #0
 80069e8:	d03b      	beq.n	8006a62 <check_fs+0x14e>
 80069ea:	7b7a      	ldrb	r2, [r7, #13]
 80069ec:	7b7b      	ldrb	r3, [r7, #13]
 80069ee:	3b01      	subs	r3, #1
 80069f0:	4013      	ands	r3, r2
 80069f2:	2b00      	cmp	r3, #0
 80069f4:	d135      	bne.n	8006a62 <check_fs+0x14e>
			&& ld_word(fs->win + BPB_RsvdSecCnt) != 0	/* Properness of reserved sectors (MNBZ) */
 80069f6:	687b      	ldr	r3, [r7, #4]
 80069f8:	334c      	adds	r3, #76	; 0x4c
 80069fa:	330e      	adds	r3, #14
 80069fc:	4618      	mov	r0, r3
 80069fe:	f7fc ff64 	bl	80038ca <ld_word>
 8006a02:	4603      	mov	r3, r0
 8006a04:	2b00      	cmp	r3, #0
 8006a06:	d02c      	beq.n	8006a62 <check_fs+0x14e>
			&& (UINT)fs->win[BPB_NumFATs] - 1 <= 1		/* Properness of FATs (1 or 2) */
 8006a08:	687b      	ldr	r3, [r7, #4]
 8006a0a:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8006a0e:	3b01      	subs	r3, #1
 8006a10:	2b01      	cmp	r3, #1
 8006a12:	d826      	bhi.n	8006a62 <check_fs+0x14e>
			&& ld_word(fs->win + BPB_RootEntCnt) != 0	/* Properness of root dir entries (MNBZ) */
 8006a14:	687b      	ldr	r3, [r7, #4]
 8006a16:	334c      	adds	r3, #76	; 0x4c
 8006a18:	3311      	adds	r3, #17
 8006a1a:	4618      	mov	r0, r3
 8006a1c:	f7fc ff55 	bl	80038ca <ld_word>
 8006a20:	4603      	mov	r3, r0
 8006a22:	2b00      	cmp	r3, #0
 8006a24:	d01d      	beq.n	8006a62 <check_fs+0x14e>
			&& (ld_word(fs->win + BPB_TotSec16) >= 128 || ld_dword(fs->win + BPB_TotSec32) >= 0x10000)	/* Properness of volume sectors (>=128) */
 8006a26:	687b      	ldr	r3, [r7, #4]
 8006a28:	334c      	adds	r3, #76	; 0x4c
 8006a2a:	3313      	adds	r3, #19
 8006a2c:	4618      	mov	r0, r3
 8006a2e:	f7fc ff4c 	bl	80038ca <ld_word>
 8006a32:	4603      	mov	r3, r0
 8006a34:	2b7f      	cmp	r3, #127	; 0x7f
 8006a36:	d809      	bhi.n	8006a4c <check_fs+0x138>
 8006a38:	687b      	ldr	r3, [r7, #4]
 8006a3a:	334c      	adds	r3, #76	; 0x4c
 8006a3c:	3320      	adds	r3, #32
 8006a3e:	4618      	mov	r0, r3
 8006a40:	f7fc ff5a 	bl	80038f8 <ld_dword>
 8006a44:	4603      	mov	r3, r0
 8006a46:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006a4a:	d30a      	bcc.n	8006a62 <check_fs+0x14e>
			&& ld_word(fs->win + BPB_FATSz16) != 0) {	/* Properness of FAT size (MNBZ) */
 8006a4c:	687b      	ldr	r3, [r7, #4]
 8006a4e:	334c      	adds	r3, #76	; 0x4c
 8006a50:	3316      	adds	r3, #22
 8006a52:	4618      	mov	r0, r3
 8006a54:	f7fc ff39 	bl	80038ca <ld_word>
 8006a58:	4603      	mov	r3, r0
 8006a5a:	2b00      	cmp	r3, #0
 8006a5c:	d001      	beq.n	8006a62 <check_fs+0x14e>
				return 0;	/* It can be presumed an FAT VBR */
 8006a5e:	2300      	movs	r3, #0
 8006a60:	e007      	b.n	8006a72 <check_fs+0x15e>
		}
	}
	return sign == 0xAA55 ? 2 : 3;	/* Not an FAT VBR (valid or invalid BS) */
 8006a62:	89fb      	ldrh	r3, [r7, #14]
 8006a64:	f64a 2255 	movw	r2, #43605	; 0xaa55
 8006a68:	4293      	cmp	r3, r2
 8006a6a:	d101      	bne.n	8006a70 <check_fs+0x15c>
 8006a6c:	2302      	movs	r3, #2
 8006a6e:	e000      	b.n	8006a72 <check_fs+0x15e>
 8006a70:	2303      	movs	r3, #3
}
 8006a72:	4618      	mov	r0, r3
 8006a74:	3710      	adds	r7, #16
 8006a76:	46bd      	mov	sp, r7
 8006a78:	bd80      	pop	{r7, pc}
 8006a7a:	bf00      	nop
 8006a7c:	08019eb0 	.word	0x08019eb0
 8006a80:	08019ebc 	.word	0x08019ebc

08006a84 <find_volume>:

static UINT find_volume (	/* Returns BS status found in the hosting drive */
	FATFS* fs,		/* Filesystem object */
	UINT part		/* Partition to fined = 0:find as SFD and partitions, >0:forced partition number */
)
{
 8006a84:	b580      	push	{r7, lr}
 8006a86:	b088      	sub	sp, #32
 8006a88:	af00      	add	r7, sp, #0
 8006a8a:	6078      	str	r0, [r7, #4]
 8006a8c:	6039      	str	r1, [r7, #0]
	UINT fmt, i;
	DWORD mbr_pt[4];


	fmt = check_fs(fs, 0);				/* Load sector 0 and check if it is an FAT VBR as SFD format */
 8006a8e:	2100      	movs	r1, #0
 8006a90:	6878      	ldr	r0, [r7, #4]
 8006a92:	f7ff ff3f 	bl	8006914 <check_fs>
 8006a96:	61b8      	str	r0, [r7, #24]
	if (fmt != 2 && (fmt >= 3 || part == 0)) return fmt;	/* Returns if it is an FAT VBR as auto scan, not a BS or disk error */
 8006a98:	69bb      	ldr	r3, [r7, #24]
 8006a9a:	2b02      	cmp	r3, #2
 8006a9c:	d007      	beq.n	8006aae <find_volume+0x2a>
 8006a9e:	69bb      	ldr	r3, [r7, #24]
 8006aa0:	2b02      	cmp	r3, #2
 8006aa2:	d802      	bhi.n	8006aaa <find_volume+0x26>
 8006aa4:	683b      	ldr	r3, [r7, #0]
 8006aa6:	2b00      	cmp	r3, #0
 8006aa8:	d101      	bne.n	8006aae <find_volume+0x2a>
 8006aaa:	69bb      	ldr	r3, [r7, #24]
 8006aac:	e045      	b.n	8006b3a <find_volume+0xb6>
		}
		return 3;	/* Not found */
	}
#endif
	if (FF_MULTI_PARTITION && part > 4) return 3;	/* MBR has 4 partitions max */
	for (i = 0; i < 4; i++) {		/* Load partition offset in the MBR */
 8006aae:	2300      	movs	r3, #0
 8006ab0:	61fb      	str	r3, [r7, #28]
 8006ab2:	e014      	b.n	8006ade <find_volume+0x5a>
		mbr_pt[i] = ld_dword(fs->win + MBR_Table + i * SZ_PTE + PTE_StLba);
 8006ab4:	687b      	ldr	r3, [r7, #4]
 8006ab6:	f103 024c 	add.w	r2, r3, #76	; 0x4c
 8006aba:	69fb      	ldr	r3, [r7, #28]
 8006abc:	011b      	lsls	r3, r3, #4
 8006abe:	f503 73e3 	add.w	r3, r3, #454	; 0x1c6
 8006ac2:	4413      	add	r3, r2
 8006ac4:	4618      	mov	r0, r3
 8006ac6:	f7fc ff17 	bl	80038f8 <ld_dword>
 8006aca:	4602      	mov	r2, r0
 8006acc:	69fb      	ldr	r3, [r7, #28]
 8006ace:	009b      	lsls	r3, r3, #2
 8006ad0:	3320      	adds	r3, #32
 8006ad2:	443b      	add	r3, r7
 8006ad4:	f843 2c18 	str.w	r2, [r3, #-24]
	for (i = 0; i < 4; i++) {		/* Load partition offset in the MBR */
 8006ad8:	69fb      	ldr	r3, [r7, #28]
 8006ada:	3301      	adds	r3, #1
 8006adc:	61fb      	str	r3, [r7, #28]
 8006ade:	69fb      	ldr	r3, [r7, #28]
 8006ae0:	2b03      	cmp	r3, #3
 8006ae2:	d9e7      	bls.n	8006ab4 <find_volume+0x30>
	}
	i = part ? part - 1 : 0;		/* Table index to find first */
 8006ae4:	683b      	ldr	r3, [r7, #0]
 8006ae6:	2b00      	cmp	r3, #0
 8006ae8:	d002      	beq.n	8006af0 <find_volume+0x6c>
 8006aea:	683b      	ldr	r3, [r7, #0]
 8006aec:	3b01      	subs	r3, #1
 8006aee:	e000      	b.n	8006af2 <find_volume+0x6e>
 8006af0:	2300      	movs	r3, #0
 8006af2:	61fb      	str	r3, [r7, #28]
	do {							/* Find an FAT volume */
		fmt = mbr_pt[i] ? check_fs(fs, mbr_pt[i]) : 3;	/* Check if the partition is FAT */
 8006af4:	69fb      	ldr	r3, [r7, #28]
 8006af6:	009b      	lsls	r3, r3, #2
 8006af8:	3320      	adds	r3, #32
 8006afa:	443b      	add	r3, r7
 8006afc:	f853 3c18 	ldr.w	r3, [r3, #-24]
 8006b00:	2b00      	cmp	r3, #0
 8006b02:	d00b      	beq.n	8006b1c <find_volume+0x98>
 8006b04:	69fb      	ldr	r3, [r7, #28]
 8006b06:	009b      	lsls	r3, r3, #2
 8006b08:	3320      	adds	r3, #32
 8006b0a:	443b      	add	r3, r7
 8006b0c:	f853 3c18 	ldr.w	r3, [r3, #-24]
 8006b10:	4619      	mov	r1, r3
 8006b12:	6878      	ldr	r0, [r7, #4]
 8006b14:	f7ff fefe 	bl	8006914 <check_fs>
 8006b18:	4603      	mov	r3, r0
 8006b1a:	e000      	b.n	8006b1e <find_volume+0x9a>
 8006b1c:	2303      	movs	r3, #3
 8006b1e:	61bb      	str	r3, [r7, #24]
	} while (part == 0 && fmt >= 2 && ++i < 4);
 8006b20:	683b      	ldr	r3, [r7, #0]
 8006b22:	2b00      	cmp	r3, #0
 8006b24:	d108      	bne.n	8006b38 <find_volume+0xb4>
 8006b26:	69bb      	ldr	r3, [r7, #24]
 8006b28:	2b01      	cmp	r3, #1
 8006b2a:	d905      	bls.n	8006b38 <find_volume+0xb4>
 8006b2c:	69fb      	ldr	r3, [r7, #28]
 8006b2e:	3301      	adds	r3, #1
 8006b30:	61fb      	str	r3, [r7, #28]
 8006b32:	69fb      	ldr	r3, [r7, #28]
 8006b34:	2b03      	cmp	r3, #3
 8006b36:	d9dd      	bls.n	8006af4 <find_volume+0x70>
	return fmt;
 8006b38:	69bb      	ldr	r3, [r7, #24]
}
 8006b3a:	4618      	mov	r0, r3
 8006b3c:	3720      	adds	r7, #32
 8006b3e:	46bd      	mov	sp, r7
 8006b40:	bd80      	pop	{r7, pc}
	...

08006b44 <mount_volume>:
static FRESULT mount_volume (	/* FR_OK(0): successful, !=0: an error occurred */
	const TCHAR** path,			/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,				/* Pointer to pointer to the found filesystem object */
	BYTE mode					/* Desiered access mode to check write protection */
)
{
 8006b44:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006b48:	b09a      	sub	sp, #104	; 0x68
 8006b4a:	af00      	add	r7, sp, #0
 8006b4c:	61f8      	str	r0, [r7, #28]
 8006b4e:	61b9      	str	r1, [r7, #24]
 8006b50:	4613      	mov	r3, r2
 8006b52:	75fb      	strb	r3, [r7, #23]
	WORD nrsv;
	UINT fmt;


	/* Get logical drive number */
	*rfs = 0;
 8006b54:	69bb      	ldr	r3, [r7, #24]
 8006b56:	2200      	movs	r2, #0
 8006b58:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 8006b5a:	69f8      	ldr	r0, [r7, #28]
 8006b5c:	f7ff fe92 	bl	8006884 <get_ldnumber>
 8006b60:	64b8      	str	r0, [r7, #72]	; 0x48
	if (vol < 0) return FR_INVALID_DRIVE;
 8006b62:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006b64:	2b00      	cmp	r3, #0
 8006b66:	da01      	bge.n	8006b6c <mount_volume+0x28>
 8006b68:	230b      	movs	r3, #11
 8006b6a:	e322      	b.n	80071b2 <mount_volume+0x66e>

	/* Check if the filesystem object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the filesystem object */
 8006b6c:	4aa4      	ldr	r2, [pc, #656]	; (8006e00 <mount_volume+0x2bc>)
 8006b6e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006b70:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006b74:	647b      	str	r3, [r7, #68]	; 0x44
	if (!fs) return FR_NOT_ENABLED;		/* Is the filesystem object available? */
 8006b76:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006b78:	2b00      	cmp	r3, #0
 8006b7a:	d101      	bne.n	8006b80 <mount_volume+0x3c>
 8006b7c:	230c      	movs	r3, #12
 8006b7e:	e318      	b.n	80071b2 <mount_volume+0x66e>
#if FF_FS_REENTRANT
	if (!lock_volume(fs, 1)) return FR_TIMEOUT;	/* Lock the volume, and system if needed */
#endif
	*rfs = fs;							/* Return pointer to the filesystem object */
 8006b80:	69bb      	ldr	r3, [r7, #24]
 8006b82:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8006b84:	601a      	str	r2, [r3, #0]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 8006b86:	7dfb      	ldrb	r3, [r7, #23]
 8006b88:	f023 0301 	bic.w	r3, r3, #1
 8006b8c:	75fb      	strb	r3, [r7, #23]
	if (fs->fs_type != 0) {				/* If the volume has been mounted */
 8006b8e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006b90:	781b      	ldrb	r3, [r3, #0]
 8006b92:	2b00      	cmp	r3, #0
 8006b94:	d01a      	beq.n	8006bcc <mount_volume+0x88>
		stat = disk_status(fs->pdrv);
 8006b96:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006b98:	785b      	ldrb	r3, [r3, #1]
 8006b9a:	4618      	mov	r0, r3
 8006b9c:	f002 fb66 	bl	800926c <disk_status>
 8006ba0:	4603      	mov	r3, r0
 8006ba2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 8006ba6:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 8006baa:	f003 0301 	and.w	r3, r3, #1
 8006bae:	2b00      	cmp	r3, #0
 8006bb0:	d10c      	bne.n	8006bcc <mount_volume+0x88>
			if (!FF_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 8006bb2:	7dfb      	ldrb	r3, [r7, #23]
 8006bb4:	2b00      	cmp	r3, #0
 8006bb6:	d007      	beq.n	8006bc8 <mount_volume+0x84>
 8006bb8:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 8006bbc:	f003 0304 	and.w	r3, r3, #4
 8006bc0:	2b00      	cmp	r3, #0
 8006bc2:	d001      	beq.n	8006bc8 <mount_volume+0x84>
				return FR_WRITE_PROTECTED;
 8006bc4:	230a      	movs	r3, #10
 8006bc6:	e2f4      	b.n	80071b2 <mount_volume+0x66e>
			}
			return FR_OK;				/* The filesystem object is already valid */
 8006bc8:	2300      	movs	r3, #0
 8006bca:	e2f2      	b.n	80071b2 <mount_volume+0x66e>
	}

	/* The filesystem object is not valid. */
	/* Following code attempts to mount the volume. (find an FAT volume, analyze the BPB and initialize the filesystem object) */

	fs->fs_type = 0;					/* Invalidate the filesystem object */
 8006bcc:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006bce:	2200      	movs	r2, #0
 8006bd0:	701a      	strb	r2, [r3, #0]
	stat = disk_initialize(fs->pdrv);	/* Initialize the volume hosting physical drive */
 8006bd2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006bd4:	785b      	ldrb	r3, [r3, #1]
 8006bd6:	4618      	mov	r0, r3
 8006bd8:	f002 fa62 	bl	80090a0 <disk_initialize>
 8006bdc:	4603      	mov	r3, r0
 8006bde:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 8006be2:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 8006be6:	f003 0301 	and.w	r3, r3, #1
 8006bea:	2b00      	cmp	r3, #0
 8006bec:	d001      	beq.n	8006bf2 <mount_volume+0xae>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 8006bee:	2303      	movs	r3, #3
 8006bf0:	e2df      	b.n	80071b2 <mount_volume+0x66e>
	}
	if (!FF_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 8006bf2:	7dfb      	ldrb	r3, [r7, #23]
 8006bf4:	2b00      	cmp	r3, #0
 8006bf6:	d007      	beq.n	8006c08 <mount_volume+0xc4>
 8006bf8:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 8006bfc:	f003 0304 	and.w	r3, r3, #4
 8006c00:	2b00      	cmp	r3, #0
 8006c02:	d001      	beq.n	8006c08 <mount_volume+0xc4>
		return FR_WRITE_PROTECTED;
 8006c04:	230a      	movs	r3, #10
 8006c06:	e2d4      	b.n	80071b2 <mount_volume+0x66e>
	if (disk_ioctl(fs->pdrv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
	if (SS(fs) > FF_MAX_SS || SS(fs) < FF_MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
#endif

	/* Find an FAT volume on the hosting drive */
	fmt = find_volume(fs, LD2PT(vol));
 8006c08:	2100      	movs	r1, #0
 8006c0a:	6c78      	ldr	r0, [r7, #68]	; 0x44
 8006c0c:	f7ff ff3a 	bl	8006a84 <find_volume>
 8006c10:	65b8      	str	r0, [r7, #88]	; 0x58
	if (fmt == 4) return FR_DISK_ERR;		/* An error occurred in the disk I/O layer */
 8006c12:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8006c14:	2b04      	cmp	r3, #4
 8006c16:	d101      	bne.n	8006c1c <mount_volume+0xd8>
 8006c18:	2301      	movs	r3, #1
 8006c1a:	e2ca      	b.n	80071b2 <mount_volume+0x66e>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 8006c1c:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8006c1e:	2b01      	cmp	r3, #1
 8006c20:	d901      	bls.n	8006c26 <mount_volume+0xe2>
 8006c22:	230d      	movs	r3, #13
 8006c24:	e2c5      	b.n	80071b2 <mount_volume+0x66e>
	bsect = fs->winsect;					/* Volume offset in the hosting physical drive */
 8006c26:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006c28:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006c2a:	63fb      	str	r3, [r7, #60]	; 0x3c

	/* An FAT volume is found (bsect). Following code initializes the filesystem object */

#if FF_FS_EXFAT
	if (fmt == 1) {
 8006c2c:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8006c2e:	2b01      	cmp	r3, #1
 8006c30:	f040 813e 	bne.w	8006eb0 <mount_volume+0x36c>
		QWORD maxlba;
		DWORD so, cv, bcl, i;

		for (i = BPB_ZeroedEx; i < BPB_ZeroedEx + 53 && fs->win[i] == 0; i++) ;	/* Check zero filler */
 8006c34:	230b      	movs	r3, #11
 8006c36:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006c38:	e002      	b.n	8006c40 <mount_volume+0xfc>
 8006c3a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006c3c:	3301      	adds	r3, #1
 8006c3e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006c40:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006c42:	2b3f      	cmp	r3, #63	; 0x3f
 8006c44:	d806      	bhi.n	8006c54 <mount_volume+0x110>
 8006c46:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8006c48:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006c4a:	4413      	add	r3, r2
 8006c4c:	334c      	adds	r3, #76	; 0x4c
 8006c4e:	781b      	ldrb	r3, [r3, #0]
 8006c50:	2b00      	cmp	r3, #0
 8006c52:	d0f2      	beq.n	8006c3a <mount_volume+0xf6>
		if (i < BPB_ZeroedEx + 53) return FR_NO_FILESYSTEM;
 8006c54:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006c56:	2b3f      	cmp	r3, #63	; 0x3f
 8006c58:	d801      	bhi.n	8006c5e <mount_volume+0x11a>
 8006c5a:	230d      	movs	r3, #13
 8006c5c:	e2a9      	b.n	80071b2 <mount_volume+0x66e>

		if (ld_word(fs->win + BPB_FSVerEx) != 0x100) return FR_NO_FILESYSTEM;	/* Check exFAT version (must be version 1.0) */
 8006c5e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006c60:	334c      	adds	r3, #76	; 0x4c
 8006c62:	3368      	adds	r3, #104	; 0x68
 8006c64:	4618      	mov	r0, r3
 8006c66:	f7fc fe30 	bl	80038ca <ld_word>
 8006c6a:	4603      	mov	r3, r0
 8006c6c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006c70:	d001      	beq.n	8006c76 <mount_volume+0x132>
 8006c72:	230d      	movs	r3, #13
 8006c74:	e29d      	b.n	80071b2 <mount_volume+0x66e>

		if (1 << fs->win[BPB_BytsPerSecEx] != SS(fs)) {	/* (BPB_BytsPerSecEx must be equal to the physical sector size) */
 8006c76:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006c78:	f893 30b8 	ldrb.w	r3, [r3, #184]	; 0xb8
 8006c7c:	2b09      	cmp	r3, #9
 8006c7e:	d001      	beq.n	8006c84 <mount_volume+0x140>
			return FR_NO_FILESYSTEM;
 8006c80:	230d      	movs	r3, #13
 8006c82:	e296      	b.n	80071b2 <mount_volume+0x66e>
		}

		maxlba = ld_qword(fs->win + BPB_TotSecEx) + bsect;	/* Last LBA of the volume + 1 */
 8006c84:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006c86:	334c      	adds	r3, #76	; 0x4c
 8006c88:	3348      	adds	r3, #72	; 0x48
 8006c8a:	4618      	mov	r0, r3
 8006c8c:	f7fc fe56 	bl	800393c <ld_qword>
 8006c90:	4602      	mov	r2, r0
 8006c92:	460b      	mov	r3, r1
 8006c94:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8006c96:	2000      	movs	r0, #0
 8006c98:	60b9      	str	r1, [r7, #8]
 8006c9a:	60f8      	str	r0, [r7, #12]
 8006c9c:	68b9      	ldr	r1, [r7, #8]
 8006c9e:	1851      	adds	r1, r2, r1
 8006ca0:	6039      	str	r1, [r7, #0]
 8006ca2:	68f9      	ldr	r1, [r7, #12]
 8006ca4:	eb43 0101 	adc.w	r1, r3, r1
 8006ca8:	6079      	str	r1, [r7, #4]
 8006caa:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006cae:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
		if (!FF_LBA64 && maxlba >= 0x100000000) return FR_NO_FILESYSTEM;	/* (It cannot be accessed in 32-bit LBA) */
 8006cb2:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8006cb6:	2b01      	cmp	r3, #1
 8006cb8:	d301      	bcc.n	8006cbe <mount_volume+0x17a>
 8006cba:	230d      	movs	r3, #13
 8006cbc:	e279      	b.n	80071b2 <mount_volume+0x66e>

		fs->fsize = ld_dword(fs->win + BPB_FatSzEx);	/* Number of sectors per FAT */
 8006cbe:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006cc0:	334c      	adds	r3, #76	; 0x4c
 8006cc2:	3354      	adds	r3, #84	; 0x54
 8006cc4:	4618      	mov	r0, r3
 8006cc6:	f7fc fe17 	bl	80038f8 <ld_dword>
 8006cca:	4602      	mov	r2, r0
 8006ccc:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006cce:	631a      	str	r2, [r3, #48]	; 0x30

		fs->n_fats = fs->win[BPB_NumFATsEx];			/* Number of FATs */
 8006cd0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006cd2:	f893 20ba 	ldrb.w	r2, [r3, #186]	; 0xba
 8006cd6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006cd8:	70da      	strb	r2, [r3, #3]
		if (fs->n_fats != 1) return FR_NO_FILESYSTEM;	/* (Supports only 1 FAT) */
 8006cda:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006cdc:	78db      	ldrb	r3, [r3, #3]
 8006cde:	2b01      	cmp	r3, #1
 8006ce0:	d001      	beq.n	8006ce6 <mount_volume+0x1a2>
 8006ce2:	230d      	movs	r3, #13
 8006ce4:	e265      	b.n	80071b2 <mount_volume+0x66e>

		fs->csize = 1 << fs->win[BPB_SecPerClusEx];		/* Cluster size */
 8006ce6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006ce8:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 8006cec:	461a      	mov	r2, r3
 8006cee:	2301      	movs	r3, #1
 8006cf0:	4093      	lsls	r3, r2
 8006cf2:	b29a      	uxth	r2, r3
 8006cf4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006cf6:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0)	return FR_NO_FILESYSTEM;	/* (Must be 1..32768 sectors) */
 8006cf8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006cfa:	895b      	ldrh	r3, [r3, #10]
 8006cfc:	2b00      	cmp	r3, #0
 8006cfe:	d101      	bne.n	8006d04 <mount_volume+0x1c0>
 8006d00:	230d      	movs	r3, #13
 8006d02:	e256      	b.n	80071b2 <mount_volume+0x66e>

		nclst = ld_dword(fs->win + BPB_NumClusEx);		/* Number of clusters */
 8006d04:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006d06:	334c      	adds	r3, #76	; 0x4c
 8006d08:	335c      	adds	r3, #92	; 0x5c
 8006d0a:	4618      	mov	r0, r3
 8006d0c:	f7fc fdf4 	bl	80038f8 <ld_dword>
 8006d10:	6338      	str	r0, [r7, #48]	; 0x30
		if (nclst > MAX_EXFAT) return FR_NO_FILESYSTEM;	/* (Too many clusters) */
 8006d12:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006d14:	4a3b      	ldr	r2, [pc, #236]	; (8006e04 <mount_volume+0x2c0>)
 8006d16:	4293      	cmp	r3, r2
 8006d18:	d901      	bls.n	8006d1e <mount_volume+0x1da>
 8006d1a:	230d      	movs	r3, #13
 8006d1c:	e249      	b.n	80071b2 <mount_volume+0x66e>
		fs->n_fatent = nclst + 2;
 8006d1e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006d20:	1c9a      	adds	r2, r3, #2
 8006d22:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006d24:	62da      	str	r2, [r3, #44]	; 0x2c

		/* Boundaries and Limits */
		fs->volbase = bsect;
 8006d26:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006d28:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8006d2a:	635a      	str	r2, [r3, #52]	; 0x34
		fs->database = bsect + ld_dword(fs->win + BPB_DataOfsEx);
 8006d2c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006d2e:	334c      	adds	r3, #76	; 0x4c
 8006d30:	3358      	adds	r3, #88	; 0x58
 8006d32:	4618      	mov	r0, r3
 8006d34:	f7fc fde0 	bl	80038f8 <ld_dword>
 8006d38:	4602      	mov	r2, r0
 8006d3a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006d3c:	441a      	add	r2, r3
 8006d3e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006d40:	641a      	str	r2, [r3, #64]	; 0x40
		fs->fatbase = bsect + ld_dword(fs->win + BPB_FatOfsEx);
 8006d42:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006d44:	334c      	adds	r3, #76	; 0x4c
 8006d46:	3350      	adds	r3, #80	; 0x50
 8006d48:	4618      	mov	r0, r3
 8006d4a:	f7fc fdd5 	bl	80038f8 <ld_dword>
 8006d4e:	4602      	mov	r2, r0
 8006d50:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006d52:	441a      	add	r2, r3
 8006d54:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006d56:	639a      	str	r2, [r3, #56]	; 0x38
		if (maxlba < (QWORD)fs->database + nclst * fs->csize) return FR_NO_FILESYSTEM;	/* (Volume size must not be smaller than the size required) */
 8006d58:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006d5a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006d5c:	2200      	movs	r2, #0
 8006d5e:	469a      	mov	sl, r3
 8006d60:	4693      	mov	fp, r2
 8006d62:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006d64:	895b      	ldrh	r3, [r3, #10]
 8006d66:	461a      	mov	r2, r3
 8006d68:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006d6a:	fb02 f303 	mul.w	r3, r2, r3
 8006d6e:	2200      	movs	r2, #0
 8006d70:	4698      	mov	r8, r3
 8006d72:	4691      	mov	r9, r2
 8006d74:	eb1a 0408 	adds.w	r4, sl, r8
 8006d78:	eb4b 0509 	adc.w	r5, fp, r9
 8006d7c:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8006d80:	42a2      	cmp	r2, r4
 8006d82:	41ab      	sbcs	r3, r5
 8006d84:	d201      	bcs.n	8006d8a <mount_volume+0x246>
 8006d86:	230d      	movs	r3, #13
 8006d88:	e213      	b.n	80071b2 <mount_volume+0x66e>
		fs->dirbase = ld_dword(fs->win + BPB_RootClusEx);
 8006d8a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006d8c:	334c      	adds	r3, #76	; 0x4c
 8006d8e:	3360      	adds	r3, #96	; 0x60
 8006d90:	4618      	mov	r0, r3
 8006d92:	f7fc fdb1 	bl	80038f8 <ld_dword>
 8006d96:	4602      	mov	r2, r0
 8006d98:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006d9a:	63da      	str	r2, [r3, #60]	; 0x3c

		/* Get bitmap location and check if it is contiguous (implementation assumption) */
		so = i = 0;
 8006d9c:	2300      	movs	r3, #0
 8006d9e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006da0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006da2:	657b      	str	r3, [r7, #84]	; 0x54
		for (;;) {	/* Find the bitmap entry in the root directory (in only first cluster) */
			if (i == 0) {
 8006da4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006da6:	2b00      	cmp	r3, #0
 8006da8:	d11c      	bne.n	8006de4 <mount_volume+0x2a0>
				if (so >= fs->csize) return FR_NO_FILESYSTEM;	/* Not found? */
 8006daa:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006dac:	895b      	ldrh	r3, [r3, #10]
 8006dae:	461a      	mov	r2, r3
 8006db0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006db2:	4293      	cmp	r3, r2
 8006db4:	d301      	bcc.n	8006dba <mount_volume+0x276>
 8006db6:	230d      	movs	r3, #13
 8006db8:	e1fb      	b.n	80071b2 <mount_volume+0x66e>
				if (move_window(fs, clst2sect(fs, (DWORD)fs->dirbase) + so) != FR_OK) return FR_DISK_ERR;
 8006dba:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006dbc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006dbe:	4619      	mov	r1, r3
 8006dc0:	6c78      	ldr	r0, [r7, #68]	; 0x44
 8006dc2:	f7fd f8d5 	bl	8003f70 <clst2sect>
 8006dc6:	4602      	mov	r2, r0
 8006dc8:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006dca:	4413      	add	r3, r2
 8006dcc:	4619      	mov	r1, r3
 8006dce:	6c78      	ldr	r0, [r7, #68]	; 0x44
 8006dd0:	f7fd f832 	bl	8003e38 <move_window>
 8006dd4:	4603      	mov	r3, r0
 8006dd6:	2b00      	cmp	r3, #0
 8006dd8:	d001      	beq.n	8006dde <mount_volume+0x29a>
 8006dda:	2301      	movs	r3, #1
 8006ddc:	e1e9      	b.n	80071b2 <mount_volume+0x66e>
				so++;
 8006dde:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006de0:	3301      	adds	r3, #1
 8006de2:	657b      	str	r3, [r7, #84]	; 0x54
			}
			if (fs->win[i] == ET_BITMAP) break;			/* Is it a bitmap entry? */
 8006de4:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8006de6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006de8:	4413      	add	r3, r2
 8006dea:	334c      	adds	r3, #76	; 0x4c
 8006dec:	781b      	ldrb	r3, [r3, #0]
 8006dee:	2b81      	cmp	r3, #129	; 0x81
 8006df0:	d00a      	beq.n	8006e08 <mount_volume+0x2c4>
			i = (i + SZDIRE) % SS(fs);	/* Next entry */
 8006df2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006df4:	3320      	adds	r3, #32
 8006df6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006dfa:	64fb      	str	r3, [r7, #76]	; 0x4c
			if (i == 0) {
 8006dfc:	e7d2      	b.n	8006da4 <mount_volume+0x260>
 8006dfe:	bf00      	nop
 8006e00:	200056a0 	.word	0x200056a0
 8006e04:	7ffffffd 	.word	0x7ffffffd
			if (fs->win[i] == ET_BITMAP) break;			/* Is it a bitmap entry? */
 8006e08:	bf00      	nop
		}
		bcl = ld_dword(fs->win + i + 20);				/* Bitmap cluster */
 8006e0a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006e0c:	f103 024c 	add.w	r2, r3, #76	; 0x4c
 8006e10:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006e12:	3314      	adds	r3, #20
 8006e14:	4413      	add	r3, r2
 8006e16:	4618      	mov	r0, r3
 8006e18:	f7fc fd6e 	bl	80038f8 <ld_dword>
 8006e1c:	6538      	str	r0, [r7, #80]	; 0x50
		if (bcl < 2 || bcl >= fs->n_fatent) return FR_NO_FILESYSTEM;	/* (Wrong cluster#) */
 8006e1e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006e20:	2b01      	cmp	r3, #1
 8006e22:	d904      	bls.n	8006e2e <mount_volume+0x2ea>
 8006e24:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006e26:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006e28:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8006e2a:	429a      	cmp	r2, r3
 8006e2c:	d301      	bcc.n	8006e32 <mount_volume+0x2ee>
 8006e2e:	230d      	movs	r3, #13
 8006e30:	e1bf      	b.n	80071b2 <mount_volume+0x66e>
		fs->bitbase = fs->database + fs->csize * (bcl - 2);	/* Bitmap sector */
 8006e32:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006e34:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8006e36:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006e38:	895b      	ldrh	r3, [r3, #10]
 8006e3a:	4619      	mov	r1, r3
 8006e3c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006e3e:	3b02      	subs	r3, #2
 8006e40:	fb01 f303 	mul.w	r3, r1, r3
 8006e44:	441a      	add	r2, r3
 8006e46:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006e48:	645a      	str	r2, [r3, #68]	; 0x44
		for (;;) {	/* Check if bitmap is contiguous */
			if (move_window(fs, fs->fatbase + bcl / (SS(fs) / 4)) != FR_OK) return FR_DISK_ERR;
 8006e4a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006e4c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006e4e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006e50:	09db      	lsrs	r3, r3, #7
 8006e52:	4413      	add	r3, r2
 8006e54:	4619      	mov	r1, r3
 8006e56:	6c78      	ldr	r0, [r7, #68]	; 0x44
 8006e58:	f7fc ffee 	bl	8003e38 <move_window>
 8006e5c:	4603      	mov	r3, r0
 8006e5e:	2b00      	cmp	r3, #0
 8006e60:	d001      	beq.n	8006e66 <mount_volume+0x322>
 8006e62:	2301      	movs	r3, #1
 8006e64:	e1a5      	b.n	80071b2 <mount_volume+0x66e>
			cv = ld_dword(fs->win + bcl % (SS(fs) / 4) * 4);
 8006e66:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006e68:	f103 024c 	add.w	r2, r3, #76	; 0x4c
 8006e6c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006e6e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006e72:	009b      	lsls	r3, r3, #2
 8006e74:	4413      	add	r3, r2
 8006e76:	4618      	mov	r0, r3
 8006e78:	f7fc fd3e 	bl	80038f8 <ld_dword>
 8006e7c:	6278      	str	r0, [r7, #36]	; 0x24
			if (cv == 0xFFFFFFFF) break;				/* Last link? */
 8006e7e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006e80:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006e84:	d008      	beq.n	8006e98 <mount_volume+0x354>
			if (cv != ++bcl) return FR_NO_FILESYSTEM;	/* Fragmented bitmap? */
 8006e86:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006e88:	3301      	adds	r3, #1
 8006e8a:	653b      	str	r3, [r7, #80]	; 0x50
 8006e8c:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8006e8e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006e90:	429a      	cmp	r2, r3
 8006e92:	d0da      	beq.n	8006e4a <mount_volume+0x306>
 8006e94:	230d      	movs	r3, #13
 8006e96:	e18c      	b.n	80071b2 <mount_volume+0x66e>
			if (cv == 0xFFFFFFFF) break;				/* Last link? */
 8006e98:	bf00      	nop
		}

#if !FF_FS_READONLY
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 8006e9a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006e9c:	f04f 32ff 	mov.w	r2, #4294967295
 8006ea0:	619a      	str	r2, [r3, #24]
 8006ea2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006ea4:	699a      	ldr	r2, [r3, #24]
 8006ea6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006ea8:	615a      	str	r2, [r3, #20]
#endif
		fmt = FS_EXFAT;			/* FAT sub-type */
 8006eaa:	2304      	movs	r3, #4
 8006eac:	65bb      	str	r3, [r7, #88]	; 0x58
 8006eae:	e168      	b.n	8007182 <mount_volume+0x63e>
	} else
#endif	/* FF_FS_EXFAT */
	{
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 8006eb0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006eb2:	334c      	adds	r3, #76	; 0x4c
 8006eb4:	330b      	adds	r3, #11
 8006eb6:	4618      	mov	r0, r3
 8006eb8:	f7fc fd07 	bl	80038ca <ld_word>
 8006ebc:	4603      	mov	r3, r0
 8006ebe:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006ec2:	d001      	beq.n	8006ec8 <mount_volume+0x384>
 8006ec4:	230d      	movs	r3, #13
 8006ec6:	e174      	b.n	80071b2 <mount_volume+0x66e>

		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 8006ec8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006eca:	334c      	adds	r3, #76	; 0x4c
 8006ecc:	3316      	adds	r3, #22
 8006ece:	4618      	mov	r0, r3
 8006ed0:	f7fc fcfb 	bl	80038ca <ld_word>
 8006ed4:	4603      	mov	r3, r0
 8006ed6:	663b      	str	r3, [r7, #96]	; 0x60
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 8006ed8:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8006eda:	2b00      	cmp	r3, #0
 8006edc:	d106      	bne.n	8006eec <mount_volume+0x3a8>
 8006ede:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006ee0:	334c      	adds	r3, #76	; 0x4c
 8006ee2:	3324      	adds	r3, #36	; 0x24
 8006ee4:	4618      	mov	r0, r3
 8006ee6:	f7fc fd07 	bl	80038f8 <ld_dword>
 8006eea:	6638      	str	r0, [r7, #96]	; 0x60
		fs->fsize = fasize;
 8006eec:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006eee:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8006ef0:	631a      	str	r2, [r3, #48]	; 0x30

		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 8006ef2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006ef4:	f893 205c 	ldrb.w	r2, [r3, #92]	; 0x5c
 8006ef8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006efa:	70da      	strb	r2, [r3, #3]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 8006efc:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006efe:	78db      	ldrb	r3, [r3, #3]
 8006f00:	2b01      	cmp	r3, #1
 8006f02:	d005      	beq.n	8006f10 <mount_volume+0x3cc>
 8006f04:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006f06:	78db      	ldrb	r3, [r3, #3]
 8006f08:	2b02      	cmp	r3, #2
 8006f0a:	d001      	beq.n	8006f10 <mount_volume+0x3cc>
 8006f0c:	230d      	movs	r3, #13
 8006f0e:	e150      	b.n	80071b2 <mount_volume+0x66e>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 8006f10:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006f12:	78db      	ldrb	r3, [r3, #3]
 8006f14:	461a      	mov	r2, r3
 8006f16:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8006f18:	fb02 f303 	mul.w	r3, r2, r3
 8006f1c:	663b      	str	r3, [r7, #96]	; 0x60

		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 8006f1e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006f20:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 8006f24:	b29a      	uxth	r2, r3
 8006f26:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006f28:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 8006f2a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006f2c:	895b      	ldrh	r3, [r3, #10]
 8006f2e:	2b00      	cmp	r3, #0
 8006f30:	d008      	beq.n	8006f44 <mount_volume+0x400>
 8006f32:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006f34:	895b      	ldrh	r3, [r3, #10]
 8006f36:	461a      	mov	r2, r3
 8006f38:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006f3a:	895b      	ldrh	r3, [r3, #10]
 8006f3c:	3b01      	subs	r3, #1
 8006f3e:	4013      	ands	r3, r2
 8006f40:	2b00      	cmp	r3, #0
 8006f42:	d001      	beq.n	8006f48 <mount_volume+0x404>
 8006f44:	230d      	movs	r3, #13
 8006f46:	e134      	b.n	80071b2 <mount_volume+0x66e>

		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 8006f48:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006f4a:	334c      	adds	r3, #76	; 0x4c
 8006f4c:	3311      	adds	r3, #17
 8006f4e:	4618      	mov	r0, r3
 8006f50:	f7fc fcbb 	bl	80038ca <ld_word>
 8006f54:	4603      	mov	r3, r0
 8006f56:	461a      	mov	r2, r3
 8006f58:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006f5a:	811a      	strh	r2, [r3, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 8006f5c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006f5e:	891b      	ldrh	r3, [r3, #8]
 8006f60:	f003 030f 	and.w	r3, r3, #15
 8006f64:	b29b      	uxth	r3, r3
 8006f66:	2b00      	cmp	r3, #0
 8006f68:	d001      	beq.n	8006f6e <mount_volume+0x42a>
 8006f6a:	230d      	movs	r3, #13
 8006f6c:	e121      	b.n	80071b2 <mount_volume+0x66e>

		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 8006f6e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006f70:	334c      	adds	r3, #76	; 0x4c
 8006f72:	3313      	adds	r3, #19
 8006f74:	4618      	mov	r0, r3
 8006f76:	f7fc fca8 	bl	80038ca <ld_word>
 8006f7a:	4603      	mov	r3, r0
 8006f7c:	667b      	str	r3, [r7, #100]	; 0x64
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 8006f7e:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8006f80:	2b00      	cmp	r3, #0
 8006f82:	d106      	bne.n	8006f92 <mount_volume+0x44e>
 8006f84:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006f86:	334c      	adds	r3, #76	; 0x4c
 8006f88:	3320      	adds	r3, #32
 8006f8a:	4618      	mov	r0, r3
 8006f8c:	f7fc fcb4 	bl	80038f8 <ld_dword>
 8006f90:	6678      	str	r0, [r7, #100]	; 0x64

		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 8006f92:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006f94:	334c      	adds	r3, #76	; 0x4c
 8006f96:	330e      	adds	r3, #14
 8006f98:	4618      	mov	r0, r3
 8006f9a:	f7fc fc96 	bl	80038ca <ld_word>
 8006f9e:	4603      	mov	r3, r0
 8006fa0:	877b      	strh	r3, [r7, #58]	; 0x3a
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 8006fa2:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 8006fa4:	2b00      	cmp	r3, #0
 8006fa6:	d101      	bne.n	8006fac <mount_volume+0x468>
 8006fa8:	230d      	movs	r3, #13
 8006faa:	e102      	b.n	80071b2 <mount_volume+0x66e>

		/* Determine the FAT sub type */
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 8006fac:	8f7a      	ldrh	r2, [r7, #58]	; 0x3a
 8006fae:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8006fb0:	4413      	add	r3, r2
 8006fb2:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8006fb4:	8912      	ldrh	r2, [r2, #8]
 8006fb6:	0912      	lsrs	r2, r2, #4
 8006fb8:	b292      	uxth	r2, r2
 8006fba:	4413      	add	r3, r2
 8006fbc:	637b      	str	r3, [r7, #52]	; 0x34
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 8006fbe:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8006fc0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006fc2:	429a      	cmp	r2, r3
 8006fc4:	d201      	bcs.n	8006fca <mount_volume+0x486>
 8006fc6:	230d      	movs	r3, #13
 8006fc8:	e0f3      	b.n	80071b2 <mount_volume+0x66e>
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 8006fca:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8006fcc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006fce:	1ad3      	subs	r3, r2, r3
 8006fd0:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8006fd2:	8952      	ldrh	r2, [r2, #10]
 8006fd4:	fbb3 f3f2 	udiv	r3, r3, r2
 8006fd8:	633b      	str	r3, [r7, #48]	; 0x30
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 8006fda:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006fdc:	2b00      	cmp	r3, #0
 8006fde:	d101      	bne.n	8006fe4 <mount_volume+0x4a0>
 8006fe0:	230d      	movs	r3, #13
 8006fe2:	e0e6      	b.n	80071b2 <mount_volume+0x66e>
		fmt = 0;
 8006fe4:	2300      	movs	r3, #0
 8006fe6:	65bb      	str	r3, [r7, #88]	; 0x58
		if (nclst <= MAX_FAT32) fmt = FS_FAT32;
 8006fe8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006fea:	4a74      	ldr	r2, [pc, #464]	; (80071bc <mount_volume+0x678>)
 8006fec:	4293      	cmp	r3, r2
 8006fee:	d801      	bhi.n	8006ff4 <mount_volume+0x4b0>
 8006ff0:	2303      	movs	r3, #3
 8006ff2:	65bb      	str	r3, [r7, #88]	; 0x58
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 8006ff4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006ff6:	f64f 72f5 	movw	r2, #65525	; 0xfff5
 8006ffa:	4293      	cmp	r3, r2
 8006ffc:	d801      	bhi.n	8007002 <mount_volume+0x4be>
 8006ffe:	2302      	movs	r3, #2
 8007000:	65bb      	str	r3, [r7, #88]	; 0x58
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 8007002:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007004:	f640 72f5 	movw	r2, #4085	; 0xff5
 8007008:	4293      	cmp	r3, r2
 800700a:	d801      	bhi.n	8007010 <mount_volume+0x4cc>
 800700c:	2301      	movs	r3, #1
 800700e:	65bb      	str	r3, [r7, #88]	; 0x58
		if (fmt == 0) return FR_NO_FILESYSTEM;
 8007010:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8007012:	2b00      	cmp	r3, #0
 8007014:	d101      	bne.n	800701a <mount_volume+0x4d6>
 8007016:	230d      	movs	r3, #13
 8007018:	e0cb      	b.n	80071b2 <mount_volume+0x66e>

		/* Boundaries and Limits */
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 800701a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800701c:	1c9a      	adds	r2, r3, #2
 800701e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007020:	62da      	str	r2, [r3, #44]	; 0x2c
		fs->volbase = bsect;							/* Volume start sector */
 8007022:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007024:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8007026:	635a      	str	r2, [r3, #52]	; 0x34
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 8007028:	8f7a      	ldrh	r2, [r7, #58]	; 0x3a
 800702a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800702c:	441a      	add	r2, r3
 800702e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007030:	639a      	str	r2, [r3, #56]	; 0x38
		fs->database = bsect + sysect;					/* Data start sector */
 8007032:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8007034:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007036:	441a      	add	r2, r3
 8007038:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800703a:	641a      	str	r2, [r3, #64]	; 0x40
		if (fmt == FS_FAT32) {
 800703c:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800703e:	2b03      	cmp	r3, #3
 8007040:	d11e      	bne.n	8007080 <mount_volume+0x53c>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 8007042:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007044:	334c      	adds	r3, #76	; 0x4c
 8007046:	332a      	adds	r3, #42	; 0x2a
 8007048:	4618      	mov	r0, r3
 800704a:	f7fc fc3e 	bl	80038ca <ld_word>
 800704e:	4603      	mov	r3, r0
 8007050:	2b00      	cmp	r3, #0
 8007052:	d001      	beq.n	8007058 <mount_volume+0x514>
 8007054:	230d      	movs	r3, #13
 8007056:	e0ac      	b.n	80071b2 <mount_volume+0x66e>
			if (fs->n_rootdir != 0) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 8007058:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800705a:	891b      	ldrh	r3, [r3, #8]
 800705c:	2b00      	cmp	r3, #0
 800705e:	d001      	beq.n	8007064 <mount_volume+0x520>
 8007060:	230d      	movs	r3, #13
 8007062:	e0a6      	b.n	80071b2 <mount_volume+0x66e>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 8007064:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007066:	334c      	adds	r3, #76	; 0x4c
 8007068:	332c      	adds	r3, #44	; 0x2c
 800706a:	4618      	mov	r0, r3
 800706c:	f7fc fc44 	bl	80038f8 <ld_dword>
 8007070:	4602      	mov	r2, r0
 8007072:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007074:	63da      	str	r2, [r3, #60]	; 0x3c
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 8007076:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007078:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800707a:	009b      	lsls	r3, r3, #2
 800707c:	65fb      	str	r3, [r7, #92]	; 0x5c
 800707e:	e01e      	b.n	80070be <mount_volume+0x57a>
		} else {
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must not be 0) */
 8007080:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007082:	891b      	ldrh	r3, [r3, #8]
 8007084:	2b00      	cmp	r3, #0
 8007086:	d101      	bne.n	800708c <mount_volume+0x548>
 8007088:	230d      	movs	r3, #13
 800708a:	e092      	b.n	80071b2 <mount_volume+0x66e>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 800708c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800708e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007090:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8007092:	441a      	add	r2, r3
 8007094:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007096:	63da      	str	r2, [r3, #60]	; 0x3c
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 8007098:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800709a:	2b02      	cmp	r3, #2
 800709c:	d103      	bne.n	80070a6 <mount_volume+0x562>
 800709e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80070a0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80070a2:	005b      	lsls	r3, r3, #1
 80070a4:	e00a      	b.n	80070bc <mount_volume+0x578>
 80070a6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80070a8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80070aa:	4613      	mov	r3, r2
 80070ac:	005b      	lsls	r3, r3, #1
 80070ae:	4413      	add	r3, r2
 80070b0:	085a      	lsrs	r2, r3, #1
 80070b2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80070b4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80070b6:	f003 0301 	and.w	r3, r3, #1
 80070ba:	4413      	add	r3, r2
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 80070bc:	65fb      	str	r3, [r7, #92]	; 0x5c
		}
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 80070be:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80070c0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80070c2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80070c4:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 80070c8:	0a5b      	lsrs	r3, r3, #9
 80070ca:	429a      	cmp	r2, r3
 80070cc:	d201      	bcs.n	80070d2 <mount_volume+0x58e>
 80070ce:	230d      	movs	r3, #13
 80070d0:	e06f      	b.n	80071b2 <mount_volume+0x66e>

#if !FF_FS_READONLY
		/* Get FSInfo if available */
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 80070d2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80070d4:	f04f 32ff 	mov.w	r2, #4294967295
 80070d8:	619a      	str	r2, [r3, #24]
 80070da:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80070dc:	699a      	ldr	r2, [r3, #24]
 80070de:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80070e0:	615a      	str	r2, [r3, #20]
		fs->fsi_flag = 0x80;
 80070e2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80070e4:	2280      	movs	r2, #128	; 0x80
 80070e6:	715a      	strb	r2, [r3, #5]
#if (FF_FS_NOFSINFO & 3) != 3
		if (fmt == FS_FAT32				/* Allow to update FSInfo only if BPB_FSInfo32 == 1 */
 80070e8:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80070ea:	2b03      	cmp	r3, #3
 80070ec:	d149      	bne.n	8007182 <mount_volume+0x63e>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 80070ee:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80070f0:	334c      	adds	r3, #76	; 0x4c
 80070f2:	3330      	adds	r3, #48	; 0x30
 80070f4:	4618      	mov	r0, r3
 80070f6:	f7fc fbe8 	bl	80038ca <ld_word>
 80070fa:	4603      	mov	r3, r0
 80070fc:	2b01      	cmp	r3, #1
 80070fe:	d140      	bne.n	8007182 <mount_volume+0x63e>
			&& move_window(fs, bsect + 1) == FR_OK)
 8007100:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007102:	3301      	adds	r3, #1
 8007104:	4619      	mov	r1, r3
 8007106:	6c78      	ldr	r0, [r7, #68]	; 0x44
 8007108:	f7fc fe96 	bl	8003e38 <move_window>
 800710c:	4603      	mov	r3, r0
 800710e:	2b00      	cmp	r3, #0
 8007110:	d137      	bne.n	8007182 <mount_volume+0x63e>
		{
			fs->fsi_flag = 0;
 8007112:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007114:	2200      	movs	r2, #0
 8007116:	715a      	strb	r2, [r3, #5]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSInfo data if available */
 8007118:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800711a:	334c      	adds	r3, #76	; 0x4c
 800711c:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 8007120:	4618      	mov	r0, r3
 8007122:	f7fc fbd2 	bl	80038ca <ld_word>
 8007126:	4603      	mov	r3, r0
 8007128:	461a      	mov	r2, r3
 800712a:	f64a 2355 	movw	r3, #43605	; 0xaa55
 800712e:	429a      	cmp	r2, r3
 8007130:	d127      	bne.n	8007182 <mount_volume+0x63e>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 8007132:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007134:	334c      	adds	r3, #76	; 0x4c
 8007136:	4618      	mov	r0, r3
 8007138:	f7fc fbde 	bl	80038f8 <ld_dword>
 800713c:	4603      	mov	r3, r0
 800713e:	4a20      	ldr	r2, [pc, #128]	; (80071c0 <mount_volume+0x67c>)
 8007140:	4293      	cmp	r3, r2
 8007142:	d11e      	bne.n	8007182 <mount_volume+0x63e>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 8007144:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007146:	334c      	adds	r3, #76	; 0x4c
 8007148:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 800714c:	4618      	mov	r0, r3
 800714e:	f7fc fbd3 	bl	80038f8 <ld_dword>
 8007152:	4603      	mov	r3, r0
 8007154:	4a1b      	ldr	r2, [pc, #108]	; (80071c4 <mount_volume+0x680>)
 8007156:	4293      	cmp	r3, r2
 8007158:	d113      	bne.n	8007182 <mount_volume+0x63e>
			{
#if (FF_FS_NOFSINFO & 1) == 0
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 800715a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800715c:	334c      	adds	r3, #76	; 0x4c
 800715e:	f503 73f4 	add.w	r3, r3, #488	; 0x1e8
 8007162:	4618      	mov	r0, r3
 8007164:	f7fc fbc8 	bl	80038f8 <ld_dword>
 8007168:	4602      	mov	r2, r0
 800716a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800716c:	619a      	str	r2, [r3, #24]
#endif
#if (FF_FS_NOFSINFO & 2) == 0
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 800716e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007170:	334c      	adds	r3, #76	; 0x4c
 8007172:	f503 73f6 	add.w	r3, r3, #492	; 0x1ec
 8007176:	4618      	mov	r0, r3
 8007178:	f7fc fbbe 	bl	80038f8 <ld_dword>
 800717c:	4602      	mov	r2, r0
 800717e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007180:	615a      	str	r2, [r3, #20]
		}
#endif	/* (FF_FS_NOFSINFO & 3) != 3 */
#endif	/* !FF_FS_READONLY */
	}

	fs->fs_type = (BYTE)fmt;/* FAT sub-type (the filesystem object gets valid) */
 8007182:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8007184:	b2da      	uxtb	r2, r3
 8007186:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007188:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* Volume mount ID */
 800718a:	4b0f      	ldr	r3, [pc, #60]	; (80071c8 <mount_volume+0x684>)
 800718c:	881b      	ldrh	r3, [r3, #0]
 800718e:	3301      	adds	r3, #1
 8007190:	b29a      	uxth	r2, r3
 8007192:	4b0d      	ldr	r3, [pc, #52]	; (80071c8 <mount_volume+0x684>)
 8007194:	801a      	strh	r2, [r3, #0]
 8007196:	4b0c      	ldr	r3, [pc, #48]	; (80071c8 <mount_volume+0x684>)
 8007198:	881a      	ldrh	r2, [r3, #0]
 800719a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800719c:	80da      	strh	r2, [r3, #6]
#if FF_USE_LFN == 1
	fs->lfnbuf = LfnBuf;	/* Static LFN working buffer */
 800719e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80071a0:	4a0a      	ldr	r2, [pc, #40]	; (80071cc <mount_volume+0x688>)
 80071a2:	60da      	str	r2, [r3, #12]
#if FF_FS_EXFAT
	fs->dirbuf = DirBuf;	/* Static directory block scratchpad buuffer */
 80071a4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80071a6:	4a0a      	ldr	r2, [pc, #40]	; (80071d0 <mount_volume+0x68c>)
 80071a8:	611a      	str	r2, [r3, #16]
#endif
#endif
#if FF_FS_RPATH != 0
	fs->cdir = 0;			/* Initialize current directory */
 80071aa:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80071ac:	2200      	movs	r2, #0
 80071ae:	61da      	str	r2, [r3, #28]
#endif
#if FF_FS_LOCK				/* Clear file lock semaphores */
	clear_share(fs);
#endif
	return FR_OK;
 80071b0:	2300      	movs	r3, #0
}
 80071b2:	4618      	mov	r0, r3
 80071b4:	3768      	adds	r7, #104	; 0x68
 80071b6:	46bd      	mov	sp, r7
 80071b8:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80071bc:	0ffffff5 	.word	0x0ffffff5
 80071c0:	41615252 	.word	0x41615252
 80071c4:	61417272 	.word	0x61417272
 80071c8:	200056a4 	.word	0x200056a4
 80071cc:	20005908 	.word	0x20005908
 80071d0:	200056a8 	.word	0x200056a8

080071d4 <validate>:

static FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	FFOBJID* obj,			/* Pointer to the FFOBJID, the 1st member in the FIL/DIR structure, to check validity */
	FATFS** rfs				/* Pointer to pointer to the owner filesystem object to return */
)
{
 80071d4:	b580      	push	{r7, lr}
 80071d6:	b084      	sub	sp, #16
 80071d8:	af00      	add	r7, sp, #0
 80071da:	6078      	str	r0, [r7, #4]
 80071dc:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_INVALID_OBJECT;
 80071de:	2309      	movs	r3, #9
 80071e0:	73fb      	strb	r3, [r7, #15]


	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 80071e2:	687b      	ldr	r3, [r7, #4]
 80071e4:	2b00      	cmp	r3, #0
 80071e6:	d01c      	beq.n	8007222 <validate+0x4e>
 80071e8:	687b      	ldr	r3, [r7, #4]
 80071ea:	681b      	ldr	r3, [r3, #0]
 80071ec:	2b00      	cmp	r3, #0
 80071ee:	d018      	beq.n	8007222 <validate+0x4e>
 80071f0:	687b      	ldr	r3, [r7, #4]
 80071f2:	681b      	ldr	r3, [r3, #0]
 80071f4:	781b      	ldrb	r3, [r3, #0]
 80071f6:	2b00      	cmp	r3, #0
 80071f8:	d013      	beq.n	8007222 <validate+0x4e>
 80071fa:	687b      	ldr	r3, [r7, #4]
 80071fc:	889a      	ldrh	r2, [r3, #4]
 80071fe:	687b      	ldr	r3, [r7, #4]
 8007200:	681b      	ldr	r3, [r3, #0]
 8007202:	88db      	ldrh	r3, [r3, #6]
 8007204:	429a      	cmp	r2, r3
 8007206:	d10c      	bne.n	8007222 <validate+0x4e>
			}
		} else {	/* Could not take */
			res = FR_TIMEOUT;
		}
#else
		if (!(disk_status(obj->fs->pdrv) & STA_NOINIT)) { /* Test if the hosting phsical drive is kept initialized */
 8007208:	687b      	ldr	r3, [r7, #4]
 800720a:	681b      	ldr	r3, [r3, #0]
 800720c:	785b      	ldrb	r3, [r3, #1]
 800720e:	4618      	mov	r0, r3
 8007210:	f002 f82c 	bl	800926c <disk_status>
 8007214:	4603      	mov	r3, r0
 8007216:	f003 0301 	and.w	r3, r3, #1
 800721a:	2b00      	cmp	r3, #0
 800721c:	d101      	bne.n	8007222 <validate+0x4e>
			res = FR_OK;
 800721e:	2300      	movs	r3, #0
 8007220:	73fb      	strb	r3, [r7, #15]
		}
#endif
	}
	*rfs = (res == FR_OK) ? obj->fs : 0;	/* Return corresponding filesystem object if it is valid */
 8007222:	7bfb      	ldrb	r3, [r7, #15]
 8007224:	2b00      	cmp	r3, #0
 8007226:	d102      	bne.n	800722e <validate+0x5a>
 8007228:	687b      	ldr	r3, [r7, #4]
 800722a:	681b      	ldr	r3, [r3, #0]
 800722c:	e000      	b.n	8007230 <validate+0x5c>
 800722e:	2300      	movs	r3, #0
 8007230:	683a      	ldr	r2, [r7, #0]
 8007232:	6013      	str	r3, [r2, #0]
	return res;
 8007234:	7bfb      	ldrb	r3, [r7, #15]
}
 8007236:	4618      	mov	r0, r3
 8007238:	3710      	adds	r7, #16
 800723a:	46bd      	mov	sp, r7
 800723c:	bd80      	pop	{r7, pc}
	...

08007240 <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the filesystem object to be registered (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mount option: 0=Do not mount (delayed mount), 1=Mount immediately */
)
{
 8007240:	b580      	push	{r7, lr}
 8007242:	b088      	sub	sp, #32
 8007244:	af00      	add	r7, sp, #0
 8007246:	60f8      	str	r0, [r7, #12]
 8007248:	60b9      	str	r1, [r7, #8]
 800724a:	4613      	mov	r3, r2
 800724c:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 800724e:	68bb      	ldr	r3, [r7, #8]
 8007250:	613b      	str	r3, [r7, #16]


	/* Get volume ID (logical drive number) */
	vol = get_ldnumber(&rp);
 8007252:	f107 0310 	add.w	r3, r7, #16
 8007256:	4618      	mov	r0, r3
 8007258:	f7ff fb14 	bl	8006884 <get_ldnumber>
 800725c:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 800725e:	69fb      	ldr	r3, [r7, #28]
 8007260:	2b00      	cmp	r3, #0
 8007262:	da01      	bge.n	8007268 <f_mount+0x28>
 8007264:	230b      	movs	r3, #11
 8007266:	e02e      	b.n	80072c6 <f_mount+0x86>
	cfs = FatFs[vol];			/* Pointer to the filesystem object of the volume */
 8007268:	4a19      	ldr	r2, [pc, #100]	; (80072d0 <f_mount+0x90>)
 800726a:	69fb      	ldr	r3, [r7, #28]
 800726c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007270:	61bb      	str	r3, [r7, #24]

	if (cfs) {					/* Unregister current filesystem object if regsitered */
 8007272:	69bb      	ldr	r3, [r7, #24]
 8007274:	2b00      	cmp	r3, #0
 8007276:	d007      	beq.n	8007288 <f_mount+0x48>
		FatFs[vol] = 0;
 8007278:	4a15      	ldr	r2, [pc, #84]	; (80072d0 <f_mount+0x90>)
 800727a:	69fb      	ldr	r3, [r7, #28]
 800727c:	2100      	movs	r1, #0
 800727e:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		clear_share(cfs);
#endif
#if FF_FS_REENTRANT				/* Discard mutex of the current volume */
		ff_mutex_delete(vol);
#endif
		cfs->fs_type = 0;		/* Invalidate the filesystem object to be unregistered */
 8007282:	69bb      	ldr	r3, [r7, #24]
 8007284:	2200      	movs	r2, #0
 8007286:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {					/* Register new filesystem object */
 8007288:	68fb      	ldr	r3, [r7, #12]
 800728a:	2b00      	cmp	r3, #0
 800728c:	d00b      	beq.n	80072a6 <f_mount+0x66>
		fs->pdrv = LD2PD(vol);	/* Volume hosting physical drive */
 800728e:	68fb      	ldr	r3, [r7, #12]
 8007290:	69fa      	ldr	r2, [r7, #28]
 8007292:	b2d2      	uxtb	r2, r2
 8007294:	705a      	strb	r2, [r3, #1]
			}
			SysLock = 1;		/* System mutex is ready */
		}
#endif
#endif
		fs->fs_type = 0;		/* Invalidate the new filesystem object */
 8007296:	68fb      	ldr	r3, [r7, #12]
 8007298:	2200      	movs	r2, #0
 800729a:	701a      	strb	r2, [r3, #0]
		FatFs[vol] = fs;		/* Register new fs object */
 800729c:	68fa      	ldr	r2, [r7, #12]
 800729e:	490c      	ldr	r1, [pc, #48]	; (80072d0 <f_mount+0x90>)
 80072a0:	69fb      	ldr	r3, [r7, #28]
 80072a2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	}

	if (opt == 0) return FR_OK;	/* Do not mount now, it will be mounted in subsequent file functions */
 80072a6:	79fb      	ldrb	r3, [r7, #7]
 80072a8:	2b00      	cmp	r3, #0
 80072aa:	d101      	bne.n	80072b0 <f_mount+0x70>
 80072ac:	2300      	movs	r3, #0
 80072ae:	e00a      	b.n	80072c6 <f_mount+0x86>

	res = mount_volume(&path, &fs, 0);	/* Force mounted the volume */
 80072b0:	f107 010c 	add.w	r1, r7, #12
 80072b4:	f107 0308 	add.w	r3, r7, #8
 80072b8:	2200      	movs	r2, #0
 80072ba:	4618      	mov	r0, r3
 80072bc:	f7ff fc42 	bl	8006b44 <mount_volume>
 80072c0:	4603      	mov	r3, r0
 80072c2:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 80072c4:	7dfb      	ldrb	r3, [r7, #23]
}
 80072c6:	4618      	mov	r0, r3
 80072c8:	3720      	adds	r7, #32
 80072ca:	46bd      	mov	sp, r7
 80072cc:	bd80      	pop	{r7, pc}
 80072ce:	bf00      	nop
 80072d0:	200056a0 	.word	0x200056a0

080072d4 <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and open mode flags */
)
{
 80072d4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80072d8:	b0a7      	sub	sp, #156	; 0x9c
 80072da:	af00      	add	r7, sp, #0
 80072dc:	61f8      	str	r0, [r7, #28]
 80072de:	61b9      	str	r1, [r7, #24]
 80072e0:	4613      	mov	r3, r2
 80072e2:	75fb      	strb	r3, [r7, #23]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 80072e4:	69fb      	ldr	r3, [r7, #28]
 80072e6:	2b00      	cmp	r3, #0
 80072e8:	d101      	bne.n	80072ee <f_open+0x1a>
 80072ea:	2309      	movs	r3, #9
 80072ec:	e229      	b.n	8007742 <f_open+0x46e>

	/* Get logical drive number */
	mode &= FF_FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND;
 80072ee:	7dfb      	ldrb	r3, [r7, #23]
 80072f0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80072f4:	75fb      	strb	r3, [r7, #23]
	res = mount_volume(&path, &fs, mode);
 80072f6:	7dfa      	ldrb	r2, [r7, #23]
 80072f8:	f107 0124 	add.w	r1, r7, #36	; 0x24
 80072fc:	f107 0318 	add.w	r3, r7, #24
 8007300:	4618      	mov	r0, r3
 8007302:	f7ff fc1f 	bl	8006b44 <mount_volume>
 8007306:	4603      	mov	r3, r0
 8007308:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
	if (res == FR_OK) {
 800730c:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
 8007310:	2b00      	cmp	r3, #0
 8007312:	f040 820d 	bne.w	8007730 <f_open+0x45c>
		dj.obj.fs = fs;
 8007316:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007318:	62bb      	str	r3, [r7, #40]	; 0x28
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);	/* Follow the file path */
 800731a:	69ba      	ldr	r2, [r7, #24]
 800731c:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8007320:	4611      	mov	r1, r2
 8007322:	4618      	mov	r0, r3
 8007324:	f7ff f9b6 	bl	8006694 <follow_path>
 8007328:	4603      	mov	r3, r0
 800732a:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
#if !FF_FS_READONLY	/* Read/Write configuration */
		if (res == FR_OK) {
 800732e:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
 8007332:	2b00      	cmp	r3, #0
 8007334:	d107      	bne.n	8007346 <f_open+0x72>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 8007336:	f897 3073 	ldrb.w	r3, [r7, #115]	; 0x73
 800733a:	b25b      	sxtb	r3, r3
 800733c:	2b00      	cmp	r3, #0
 800733e:	da02      	bge.n	8007346 <f_open+0x72>
				res = FR_INVALID_NAME;
 8007340:	2306      	movs	r3, #6
 8007342:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
				res = chk_share(&dj, (mode & ~FA_READ) ? 1 : 0);	/* Check if the file can be used */
			}
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 8007346:	7dfb      	ldrb	r3, [r7, #23]
 8007348:	f003 031c 	and.w	r3, r3, #28
 800734c:	2b00      	cmp	r3, #0
 800734e:	f000 80d6 	beq.w	80074fe <f_open+0x22a>
			if (res != FR_OK) {					/* No file, create new */
 8007352:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
 8007356:	2b00      	cmp	r3, #0
 8007358:	d010      	beq.n	800737c <f_open+0xa8>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 800735a:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
 800735e:	2b04      	cmp	r3, #4
 8007360:	d107      	bne.n	8007372 <f_open+0x9e>
#if FF_FS_LOCK
					res = enq_share() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
#else
					res = dir_register(&dj);
 8007362:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8007366:	4618      	mov	r0, r3
 8007368:	f7fe fbf4 	bl	8005b54 <dir_register>
 800736c:	4603      	mov	r3, r0
 800736e:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
#endif
				}
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 8007372:	7dfb      	ldrb	r3, [r7, #23]
 8007374:	f043 0308 	orr.w	r3, r3, #8
 8007378:	75fb      	strb	r3, [r7, #23]
 800737a:	e011      	b.n	80073a0 <f_open+0xcc>
			}
			else {								/* Any object with the same name is already existing */
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 800737c:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 8007380:	f003 0311 	and.w	r3, r3, #17
 8007384:	2b00      	cmp	r3, #0
 8007386:	d003      	beq.n	8007390 <f_open+0xbc>
					res = FR_DENIED;
 8007388:	2307      	movs	r3, #7
 800738a:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
 800738e:	e007      	b.n	80073a0 <f_open+0xcc>
				} else {
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 8007390:	7dfb      	ldrb	r3, [r7, #23]
 8007392:	f003 0304 	and.w	r3, r3, #4
 8007396:	2b00      	cmp	r3, #0
 8007398:	d002      	beq.n	80073a0 <f_open+0xcc>
 800739a:	2308      	movs	r3, #8
 800739c:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate the file if overwrite mode */
 80073a0:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
 80073a4:	2b00      	cmp	r3, #0
 80073a6:	f040 80c6 	bne.w	8007536 <f_open+0x262>
 80073aa:	7dfb      	ldrb	r3, [r7, #23]
 80073ac:	f003 0308 	and.w	r3, r3, #8
 80073b0:	2b00      	cmp	r3, #0
 80073b2:	f000 80c0 	beq.w	8007536 <f_open+0x262>
#if FF_FS_EXFAT
				if (fs->fs_type == FS_EXFAT) {
 80073b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80073b8:	781b      	ldrb	r3, [r3, #0]
 80073ba:	2b04      	cmp	r3, #4
 80073bc:	d14e      	bne.n	800745c <f_open+0x188>
					/* Get current allocation info */
					fp->obj.fs = fs;
 80073be:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80073c0:	69fb      	ldr	r3, [r7, #28]
 80073c2:	601a      	str	r2, [r3, #0]
					init_alloc_info(fs, &fp->obj);
 80073c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80073c6:	69fa      	ldr	r2, [r7, #28]
 80073c8:	4611      	mov	r1, r2
 80073ca:	4618      	mov	r0, r3
 80073cc:	f7fe f8a6 	bl	800551c <init_alloc_info>
					/* Set directory entry block initial state */
					memset(fs->dirbuf + 2, 0, 30);	/* Clear 85 entry except for NumSec */
 80073d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80073d2:	691b      	ldr	r3, [r3, #16]
 80073d4:	3302      	adds	r3, #2
 80073d6:	221e      	movs	r2, #30
 80073d8:	2100      	movs	r1, #0
 80073da:	4618      	mov	r0, r3
 80073dc:	f00f fc36 	bl	8016c4c <memset>
					memset(fs->dirbuf + 38, 0, 26);	/* Clear C0 entry except for NumName and NameHash */
 80073e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80073e2:	691b      	ldr	r3, [r3, #16]
 80073e4:	3326      	adds	r3, #38	; 0x26
 80073e6:	221a      	movs	r2, #26
 80073e8:	2100      	movs	r1, #0
 80073ea:	4618      	mov	r0, r3
 80073ec:	f00f fc2e 	bl	8016c4c <memset>
					fs->dirbuf[XDIR_Attr] = AM_ARC;
 80073f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80073f2:	691b      	ldr	r3, [r3, #16]
 80073f4:	3304      	adds	r3, #4
 80073f6:	2220      	movs	r2, #32
 80073f8:	701a      	strb	r2, [r3, #0]
					st_dword(fs->dirbuf + XDIR_CrtTime, GET_FATTIME());
 80073fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80073fc:	691b      	ldr	r3, [r3, #16]
 80073fe:	f103 0408 	add.w	r4, r3, #8
 8007402:	f001 fbf1 	bl	8008be8 <get_fattime>
 8007406:	4603      	mov	r3, r0
 8007408:	4619      	mov	r1, r3
 800740a:	4620      	mov	r0, r4
 800740c:	f7fc fb89 	bl	8003b22 <st_dword>
					fs->dirbuf[XDIR_GenFlags] = 1;
 8007410:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007412:	691b      	ldr	r3, [r3, #16]
 8007414:	3321      	adds	r3, #33	; 0x21
 8007416:	2201      	movs	r2, #1
 8007418:	701a      	strb	r2, [r3, #0]
					res = store_xdir(&dj);
 800741a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800741e:	4618      	mov	r0, r3
 8007420:	f7fe f8de 	bl	80055e0 <store_xdir>
 8007424:	4603      	mov	r3, r0
 8007426:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
					if (res == FR_OK && fp->obj.sclust != 0) {	/* Remove the cluster chain if exist */
 800742a:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
 800742e:	2b00      	cmp	r3, #0
 8007430:	f040 8081 	bne.w	8007536 <f_open+0x262>
 8007434:	69fb      	ldr	r3, [r7, #28]
 8007436:	689b      	ldr	r3, [r3, #8]
 8007438:	2b00      	cmp	r3, #0
 800743a:	d07c      	beq.n	8007536 <f_open+0x262>
						res = remove_chain(&fp->obj, fp->obj.sclust, 0);
 800743c:	69f8      	ldr	r0, [r7, #28]
 800743e:	69fb      	ldr	r3, [r7, #28]
 8007440:	689b      	ldr	r3, [r3, #8]
 8007442:	2200      	movs	r2, #0
 8007444:	4619      	mov	r1, r3
 8007446:	f7fd f90d 	bl	8004664 <remove_chain>
 800744a:	4603      	mov	r3, r0
 800744c:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
						fs->last_clst = fp->obj.sclust - 1;		/* Reuse the cluster hole */
 8007450:	69fb      	ldr	r3, [r7, #28]
 8007452:	689a      	ldr	r2, [r3, #8]
 8007454:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007456:	3a01      	subs	r2, #1
 8007458:	615a      	str	r2, [r3, #20]
 800745a:	e06c      	b.n	8007536 <f_open+0x262>
					}
				} else
#endif
				{
					/* Set directory entry initial state */
					tm = GET_FATTIME();					/* Set created time */
 800745c:	f001 fbc4 	bl	8008be8 <get_fattime>
 8007460:	f8c7 0084 	str.w	r0, [r7, #132]	; 0x84
					st_dword(dj.dir + DIR_CrtTime, tm);
 8007464:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8007466:	330e      	adds	r3, #14
 8007468:	f8d7 1084 	ldr.w	r1, [r7, #132]	; 0x84
 800746c:	4618      	mov	r0, r3
 800746e:	f7fc fb58 	bl	8003b22 <st_dword>
					st_dword(dj.dir + DIR_ModTime, tm);
 8007472:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8007474:	3316      	adds	r3, #22
 8007476:	f8d7 1084 	ldr.w	r1, [r7, #132]	; 0x84
 800747a:	4618      	mov	r0, r3
 800747c:	f7fc fb51 	bl	8003b22 <st_dword>
					cl = ld_clust(fs, dj.dir);			/* Get current cluster chain */
 8007480:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007482:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8007484:	4611      	mov	r1, r2
 8007486:	4618      	mov	r0, r3
 8007488:	f7fd fcd8 	bl	8004e3c <ld_clust>
 800748c:	f8c7 0080 	str.w	r0, [r7, #128]	; 0x80
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 8007490:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8007492:	330b      	adds	r3, #11
 8007494:	2220      	movs	r2, #32
 8007496:	701a      	strb	r2, [r3, #0]
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 8007498:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800749a:	6e79      	ldr	r1, [r7, #100]	; 0x64
 800749c:	2200      	movs	r2, #0
 800749e:	4618      	mov	r0, r3
 80074a0:	f7fd fceb 	bl	8004e7a <st_clust>
					st_dword(dj.dir + DIR_FileSize, 0);
 80074a4:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80074a6:	331c      	adds	r3, #28
 80074a8:	2100      	movs	r1, #0
 80074aa:	4618      	mov	r0, r3
 80074ac:	f7fc fb39 	bl	8003b22 <st_dword>
					fs->wflag = 1;
 80074b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80074b2:	2201      	movs	r2, #1
 80074b4:	711a      	strb	r2, [r3, #4]
					if (cl != 0) {						/* Remove the cluster chain if exist */
 80074b6:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 80074ba:	2b00      	cmp	r3, #0
 80074bc:	d03b      	beq.n	8007536 <f_open+0x262>
						sc = fs->winsect;
 80074be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80074c0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80074c2:	67fb      	str	r3, [r7, #124]	; 0x7c
						res = remove_chain(&dj.obj, cl, 0);
 80074c4:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80074c8:	2200      	movs	r2, #0
 80074ca:	f8d7 1080 	ldr.w	r1, [r7, #128]	; 0x80
 80074ce:	4618      	mov	r0, r3
 80074d0:	f7fd f8c8 	bl	8004664 <remove_chain>
 80074d4:	4603      	mov	r3, r0
 80074d6:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
						if (res == FR_OK) {
 80074da:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
 80074de:	2b00      	cmp	r3, #0
 80074e0:	d129      	bne.n	8007536 <f_open+0x262>
							res = move_window(fs, sc);
 80074e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80074e4:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 80074e6:	4618      	mov	r0, r3
 80074e8:	f7fc fca6 	bl	8003e38 <move_window>
 80074ec:	4603      	mov	r3, r0
 80074ee:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 80074f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80074f4:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 80074f8:	3a01      	subs	r2, #1
 80074fa:	615a      	str	r2, [r3, #20]
 80074fc:	e01b      	b.n	8007536 <f_open+0x262>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Is the object exsiting? */
 80074fe:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
 8007502:	2b00      	cmp	r3, #0
 8007504:	d117      	bne.n	8007536 <f_open+0x262>
				if (dj.obj.attr & AM_DIR) {		/* File open against a directory */
 8007506:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 800750a:	f003 0310 	and.w	r3, r3, #16
 800750e:	2b00      	cmp	r3, #0
 8007510:	d003      	beq.n	800751a <f_open+0x246>
					res = FR_NO_FILE;
 8007512:	2304      	movs	r3, #4
 8007514:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
 8007518:	e00d      	b.n	8007536 <f_open+0x262>
				} else {
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* Write mode open against R/O file */
 800751a:	7dfb      	ldrb	r3, [r7, #23]
 800751c:	f003 0302 	and.w	r3, r3, #2
 8007520:	2b00      	cmp	r3, #0
 8007522:	d008      	beq.n	8007536 <f_open+0x262>
 8007524:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 8007528:	f003 0301 	and.w	r3, r3, #1
 800752c:	2b00      	cmp	r3, #0
 800752e:	d002      	beq.n	8007536 <f_open+0x262>
						res = FR_DENIED;
 8007530:	2307      	movs	r3, #7
 8007532:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
					}
				}
			}
		}
		if (res == FR_OK) {
 8007536:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
 800753a:	2b00      	cmp	r3, #0
 800753c:	d10f      	bne.n	800755e <f_open+0x28a>
			if (mode & FA_CREATE_ALWAYS) mode |= FA_MODIFIED;	/* Set file change flag if created or overwritten */
 800753e:	7dfb      	ldrb	r3, [r7, #23]
 8007540:	f003 0308 	and.w	r3, r3, #8
 8007544:	2b00      	cmp	r3, #0
 8007546:	d003      	beq.n	8007550 <f_open+0x27c>
 8007548:	7dfb      	ldrb	r3, [r7, #23]
 800754a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800754e:	75fb      	strb	r3, [r7, #23]
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 8007550:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007552:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8007554:	69fb      	ldr	r3, [r7, #28]
 8007556:	649a      	str	r2, [r3, #72]	; 0x48
			fp->dir_ptr = dj.dir;
 8007558:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 800755a:	69fb      	ldr	r3, [r7, #28]
 800755c:	64da      	str	r2, [r3, #76]	; 0x4c
				}
			}
		}
#endif

		if (res == FR_OK) {
 800755e:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
 8007562:	2b00      	cmp	r3, #0
 8007564:	f040 80e4 	bne.w	8007730 <f_open+0x45c>
#if FF_FS_EXFAT
			if (fs->fs_type == FS_EXFAT) {
 8007568:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800756a:	781b      	ldrb	r3, [r3, #0]
 800756c:	2b04      	cmp	r3, #4
 800756e:	d116      	bne.n	800759e <f_open+0x2ca>
				fp->obj.c_scl = dj.obj.sclust;							/* Get containing directory info */
 8007570:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007572:	69fb      	ldr	r3, [r7, #28]
 8007574:	621a      	str	r2, [r3, #32]
				fp->obj.c_size = ((DWORD)dj.obj.objsize & 0xFFFFFF00) | dj.obj.stat;
 8007576:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 800757a:	4613      	mov	r3, r2
 800757c:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8007580:	f897 202f 	ldrb.w	r2, [r7, #47]	; 0x2f
 8007584:	431a      	orrs	r2, r3
 8007586:	69fb      	ldr	r3, [r7, #28]
 8007588:	625a      	str	r2, [r3, #36]	; 0x24
				fp->obj.c_ofs = dj.blk_ofs;
 800758a:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 800758c:	69fb      	ldr	r3, [r7, #28]
 800758e:	629a      	str	r2, [r3, #40]	; 0x28
				init_alloc_info(fs, &fp->obj);
 8007590:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007592:	69fa      	ldr	r2, [r7, #28]
 8007594:	4611      	mov	r1, r2
 8007596:	4618      	mov	r0, r3
 8007598:	f7fd ffc0 	bl	800551c <init_alloc_info>
 800759c:	e016      	b.n	80075cc <f_open+0x2f8>
			} else
#endif
			{
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 800759e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80075a0:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 80075a2:	4611      	mov	r1, r2
 80075a4:	4618      	mov	r0, r3
 80075a6:	f7fd fc49 	bl	8004e3c <ld_clust>
 80075aa:	4602      	mov	r2, r0
 80075ac:	69fb      	ldr	r3, [r7, #28]
 80075ae:	609a      	str	r2, [r3, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 80075b0:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80075b2:	331c      	adds	r3, #28
 80075b4:	4618      	mov	r0, r3
 80075b6:	f7fc f99f 	bl	80038f8 <ld_dword>
 80075ba:	4603      	mov	r3, r0
 80075bc:	2200      	movs	r2, #0
 80075be:	60bb      	str	r3, [r7, #8]
 80075c0:	60fa      	str	r2, [r7, #12]
 80075c2:	69fb      	ldr	r3, [r7, #28]
 80075c4:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 80075c8:	e9c3 1204 	strd	r1, r2, [r3, #16]
			}
#if FF_USE_FASTSEEK
			fp->cltbl = 0;		/* Disable fast seek mode */
#endif
			fp->obj.fs = fs;	/* Validate the file object */
 80075cc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80075ce:	69fb      	ldr	r3, [r7, #28]
 80075d0:	601a      	str	r2, [r3, #0]
			fp->obj.id = fs->id;
 80075d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80075d4:	88da      	ldrh	r2, [r3, #6]
 80075d6:	69fb      	ldr	r3, [r7, #28]
 80075d8:	809a      	strh	r2, [r3, #4]
			fp->flag = mode;	/* Set file access mode */
 80075da:	69fb      	ldr	r3, [r7, #28]
 80075dc:	7dfa      	ldrb	r2, [r7, #23]
 80075de:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
			fp->err = 0;		/* Clear error flag */
 80075e2:	69fb      	ldr	r3, [r7, #28]
 80075e4:	2200      	movs	r2, #0
 80075e6:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
			fp->sect = 0;		/* Invalidate current data sector */
 80075ea:	69fb      	ldr	r3, [r7, #28]
 80075ec:	2200      	movs	r2, #0
 80075ee:	645a      	str	r2, [r3, #68]	; 0x44
			fp->fptr = 0;		/* Set file pointer top of the file */
 80075f0:	69f9      	ldr	r1, [r7, #28]
 80075f2:	f04f 0200 	mov.w	r2, #0
 80075f6:	f04f 0300 	mov.w	r3, #0
 80075fa:	e9c1 230e 	strd	r2, r3, [r1, #56]	; 0x38
#if !FF_FS_READONLY
#if !FF_FS_TINY
			memset(fp->buf, 0, sizeof fp->buf);	/* Clear sector buffer */
 80075fe:	69fb      	ldr	r3, [r7, #28]
 8007600:	3350      	adds	r3, #80	; 0x50
 8007602:	f44f 7200 	mov.w	r2, #512	; 0x200
 8007606:	2100      	movs	r1, #0
 8007608:	4618      	mov	r0, r3
 800760a:	f00f fb1f 	bl	8016c4c <memset>
#endif
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 800760e:	7dfb      	ldrb	r3, [r7, #23]
 8007610:	f003 0320 	and.w	r3, r3, #32
 8007614:	2b00      	cmp	r3, #0
 8007616:	f000 808b 	beq.w	8007730 <f_open+0x45c>
 800761a:	69fb      	ldr	r3, [r7, #28]
 800761c:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 8007620:	4313      	orrs	r3, r2
 8007622:	f000 8085 	beq.w	8007730 <f_open+0x45c>
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 8007626:	69fb      	ldr	r3, [r7, #28]
 8007628:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 800762c:	69f9      	ldr	r1, [r7, #28]
 800762e:	e9c1 230e 	strd	r2, r3, [r1, #56]	; 0x38
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 8007632:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007634:	895b      	ldrh	r3, [r3, #10]
 8007636:	025b      	lsls	r3, r3, #9
 8007638:	67bb      	str	r3, [r7, #120]	; 0x78
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 800763a:	69fb      	ldr	r3, [r7, #28]
 800763c:	689b      	ldr	r3, [r3, #8]
 800763e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 8007642:	69fb      	ldr	r3, [r7, #28]
 8007644:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 8007648:	e9c7 2322 	strd	r2, r3, [r7, #136]	; 0x88
 800764c:	e025      	b.n	800769a <f_open+0x3c6>
					clst = get_fat(&fp->obj, clst);
 800764e:	69fb      	ldr	r3, [r7, #28]
 8007650:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8007654:	4618      	mov	r0, r3
 8007656:	f7fc fca9 	bl	8003fac <get_fat>
 800765a:	f8c7 0090 	str.w	r0, [r7, #144]	; 0x90
					if (clst <= 1) res = FR_INT_ERR;
 800765e:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8007662:	2b01      	cmp	r3, #1
 8007664:	d802      	bhi.n	800766c <f_open+0x398>
 8007666:	2302      	movs	r3, #2
 8007668:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
 800766c:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8007670:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007674:	d102      	bne.n	800767c <f_open+0x3a8>
 8007676:	2301      	movs	r3, #1
 8007678:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 800767c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800767e:	2200      	movs	r2, #0
 8007680:	461d      	mov	r5, r3
 8007682:	4616      	mov	r6, r2
 8007684:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	; 0x88
 8007688:	1b51      	subs	r1, r2, r5
 800768a:	6039      	str	r1, [r7, #0]
 800768c:	eb63 0306 	sbc.w	r3, r3, r6
 8007690:	607b      	str	r3, [r7, #4]
 8007692:	e9d7 3400 	ldrd	r3, r4, [r7]
 8007696:	e9c7 3422 	strd	r3, r4, [r7, #136]	; 0x88
 800769a:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
 800769e:	2b00      	cmp	r3, #0
 80076a0:	d109      	bne.n	80076b6 <f_open+0x3e2>
 80076a2:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80076a4:	2200      	movs	r2, #0
 80076a6:	469a      	mov	sl, r3
 80076a8:	4693      	mov	fp, r2
 80076aa:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	; 0x88
 80076ae:	4592      	cmp	sl, r2
 80076b0:	eb7b 0303 	sbcs.w	r3, fp, r3
 80076b4:	d3cb      	bcc.n	800764e <f_open+0x37a>
				}
				fp->clust = clst;
 80076b6:	69fb      	ldr	r3, [r7, #28]
 80076b8:	f8d7 2090 	ldr.w	r2, [r7, #144]	; 0x90
 80076bc:	641a      	str	r2, [r3, #64]	; 0x40
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 80076be:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
 80076c2:	2b00      	cmp	r3, #0
 80076c4:	d134      	bne.n	8007730 <f_open+0x45c>
 80076c6:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	; 0x88
 80076ca:	f3c2 0808 	ubfx	r8, r2, #0, #9
 80076ce:	f04f 0900 	mov.w	r9, #0
 80076d2:	ea58 0309 	orrs.w	r3, r8, r9
 80076d6:	d02b      	beq.n	8007730 <f_open+0x45c>
					sc = clst2sect(fs, clst);
 80076d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80076da:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 80076de:	4618      	mov	r0, r3
 80076e0:	f7fc fc46 	bl	8003f70 <clst2sect>
 80076e4:	67f8      	str	r0, [r7, #124]	; 0x7c
					if (sc == 0) {
 80076e6:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80076e8:	2b00      	cmp	r3, #0
 80076ea:	d103      	bne.n	80076f4 <f_open+0x420>
						res = FR_INT_ERR;
 80076ec:	2302      	movs	r3, #2
 80076ee:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
 80076f2:	e01d      	b.n	8007730 <f_open+0x45c>
					} else {
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 80076f4:	e9d7 0122 	ldrd	r0, r1, [r7, #136]	; 0x88
 80076f8:	f04f 0200 	mov.w	r2, #0
 80076fc:	f04f 0300 	mov.w	r3, #0
 8007700:	0a42      	lsrs	r2, r0, #9
 8007702:	ea42 52c1 	orr.w	r2, r2, r1, lsl #23
 8007706:	0a4b      	lsrs	r3, r1, #9
 8007708:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800770a:	441a      	add	r2, r3
 800770c:	69fb      	ldr	r3, [r7, #28]
 800770e:	645a      	str	r2, [r3, #68]	; 0x44
#if !FF_FS_TINY
						if (disk_read(fs->pdrv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 8007710:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007712:	7858      	ldrb	r0, [r3, #1]
 8007714:	69fb      	ldr	r3, [r7, #28]
 8007716:	f103 0150 	add.w	r1, r3, #80	; 0x50
 800771a:	69fb      	ldr	r3, [r7, #28]
 800771c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800771e:	2301      	movs	r3, #1
 8007720:	f001 fdb8 	bl	8009294 <disk_read>
 8007724:	4603      	mov	r3, r0
 8007726:	2b00      	cmp	r3, #0
 8007728:	d002      	beq.n	8007730 <f_open+0x45c>
 800772a:	2301      	movs	r3, #1
 800772c:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
		}

		FREE_NAMBUF();
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 8007730:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
 8007734:	2b00      	cmp	r3, #0
 8007736:	d002      	beq.n	800773e <f_open+0x46a>
 8007738:	69fb      	ldr	r3, [r7, #28]
 800773a:	2200      	movs	r2, #0
 800773c:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 800773e:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
}
 8007742:	4618      	mov	r0, r3
 8007744:	379c      	adds	r7, #156	; 0x9c
 8007746:	46bd      	mov	sp, r7
 8007748:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800774c <f_write>:
	FIL* fp,			/* Open file to be written */
	const void* buff,	/* Data to be written */
	UINT btw,			/* Number of bytes to write */
	UINT* bw			/* Number of bytes written */
)
{
 800774c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007750:	b08c      	sub	sp, #48	; 0x30
 8007752:	af00      	add	r7, sp, #0
 8007754:	60f8      	str	r0, [r7, #12]
 8007756:	60b9      	str	r1, [r7, #8]
 8007758:	607a      	str	r2, [r7, #4]
 800775a:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst;
	LBA_t sect;
	UINT wcnt, cc, csect;
	const BYTE *wbuff = (const BYTE*)buff;
 800775c:	68bb      	ldr	r3, [r7, #8]
 800775e:	61fb      	str	r3, [r7, #28]


	*bw = 0;	/* Clear write byte counter */
 8007760:	683b      	ldr	r3, [r7, #0]
 8007762:	2200      	movs	r2, #0
 8007764:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);			/* Check validity of the file object */
 8007766:	68fb      	ldr	r3, [r7, #12]
 8007768:	f107 0210 	add.w	r2, r7, #16
 800776c:	4611      	mov	r1, r2
 800776e:	4618      	mov	r0, r3
 8007770:	f7ff fd30 	bl	80071d4 <validate>
 8007774:	4603      	mov	r3, r0
 8007776:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 800777a:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800777e:	2b00      	cmp	r3, #0
 8007780:	d108      	bne.n	8007794 <f_write+0x48>
 8007782:	68fb      	ldr	r3, [r7, #12]
 8007784:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 8007788:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 800778c:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8007790:	2b00      	cmp	r3, #0
 8007792:	d002      	beq.n	800779a <f_write+0x4e>
 8007794:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8007798:	e17b      	b.n	8007a92 <f_write+0x346>
	if (!(fp->flag & FA_WRITE)) LEAVE_FF(fs, FR_DENIED);	/* Check access mode */
 800779a:	68fb      	ldr	r3, [r7, #12]
 800779c:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80077a0:	f003 0302 	and.w	r3, r3, #2
 80077a4:	2b00      	cmp	r3, #0
 80077a6:	d101      	bne.n	80077ac <f_write+0x60>
 80077a8:	2307      	movs	r3, #7
 80077aa:	e172      	b.n	8007a92 <f_write+0x346>

	/* Check fptr wrap-around (file size cannot reach 4 GiB at FAT volume) */
	if ((!FF_FS_EXFAT || fs->fs_type != FS_EXFAT) && (DWORD)(fp->fptr + btw) < (DWORD)fp->fptr) {
 80077ac:	693b      	ldr	r3, [r7, #16]
 80077ae:	781b      	ldrb	r3, [r3, #0]
 80077b0:	2b04      	cmp	r3, #4
 80077b2:	f000 815e 	beq.w	8007a72 <f_write+0x326>
 80077b6:	68fb      	ldr	r3, [r7, #12]
 80077b8:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	; 0x38
 80077bc:	687b      	ldr	r3, [r7, #4]
 80077be:	18d1      	adds	r1, r2, r3
 80077c0:	68fb      	ldr	r3, [r7, #12]
 80077c2:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	; 0x38
 80077c6:	4613      	mov	r3, r2
 80077c8:	4299      	cmp	r1, r3
 80077ca:	f080 8152 	bcs.w	8007a72 <f_write+0x326>
		btw = (UINT)(0xFFFFFFFF - (DWORD)fp->fptr);
 80077ce:	68fb      	ldr	r3, [r7, #12]
 80077d0:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	; 0x38
 80077d4:	4613      	mov	r3, r2
 80077d6:	43db      	mvns	r3, r3
 80077d8:	607b      	str	r3, [r7, #4]
	}

	for ( ; btw > 0; btw -= wcnt, *bw += wcnt, wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize) {	/* Repeat until all data written */
 80077da:	e14a      	b.n	8007a72 <f_write+0x326>
		if (fp->fptr % SS(fs) == 0) {		/* On the sector boundary? */
 80077dc:	68fb      	ldr	r3, [r7, #12]
 80077de:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	; 0x38
 80077e2:	f3c2 0408 	ubfx	r4, r2, #0, #9
 80077e6:	2500      	movs	r5, #0
 80077e8:	ea54 0305 	orrs.w	r3, r4, r5
 80077ec:	f040 80ef 	bne.w	80079ce <f_write+0x282>
			csect = (UINT)(fp->fptr / SS(fs)) & (fs->csize - 1);	/* Sector offset in the cluster */
 80077f0:	68fb      	ldr	r3, [r7, #12]
 80077f2:	e9d3 010e 	ldrd	r0, r1, [r3, #56]	; 0x38
 80077f6:	f04f 0200 	mov.w	r2, #0
 80077fa:	f04f 0300 	mov.w	r3, #0
 80077fe:	0a42      	lsrs	r2, r0, #9
 8007800:	ea42 52c1 	orr.w	r2, r2, r1, lsl #23
 8007804:	0a4b      	lsrs	r3, r1, #9
 8007806:	693b      	ldr	r3, [r7, #16]
 8007808:	895b      	ldrh	r3, [r3, #10]
 800780a:	3b01      	subs	r3, #1
 800780c:	4013      	ands	r3, r2
 800780e:	61bb      	str	r3, [r7, #24]
			if (csect == 0) {				/* On the cluster boundary? */
 8007810:	69bb      	ldr	r3, [r7, #24]
 8007812:	2b00      	cmp	r3, #0
 8007814:	d13a      	bne.n	800788c <f_write+0x140>
				if (fp->fptr == 0) {		/* On the top of the file? */
 8007816:	68fb      	ldr	r3, [r7, #12]
 8007818:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	; 0x38
 800781c:	4313      	orrs	r3, r2
 800781e:	d10c      	bne.n	800783a <f_write+0xee>
					clst = fp->obj.sclust;	/* Follow from the origin */
 8007820:	68fb      	ldr	r3, [r7, #12]
 8007822:	689b      	ldr	r3, [r3, #8]
 8007824:	62bb      	str	r3, [r7, #40]	; 0x28
					if (clst == 0) {		/* If no cluster is allocated, */
 8007826:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007828:	2b00      	cmp	r3, #0
 800782a:	d10e      	bne.n	800784a <f_write+0xfe>
						clst = create_chain(&fp->obj, 0);	/* create a new cluster chain */
 800782c:	68fb      	ldr	r3, [r7, #12]
 800782e:	2100      	movs	r1, #0
 8007830:	4618      	mov	r0, r3
 8007832:	f7fc fff9 	bl	8004828 <create_chain>
 8007836:	62b8      	str	r0, [r7, #40]	; 0x28
 8007838:	e007      	b.n	800784a <f_write+0xfe>
					if (fp->cltbl) {
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
					} else
#endif
					{
						clst = create_chain(&fp->obj, fp->clust);	/* Follow or stretch cluster chain on the FAT */
 800783a:	68fa      	ldr	r2, [r7, #12]
 800783c:	68fb      	ldr	r3, [r7, #12]
 800783e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007840:	4619      	mov	r1, r3
 8007842:	4610      	mov	r0, r2
 8007844:	f7fc fff0 	bl	8004828 <create_chain>
 8007848:	62b8      	str	r0, [r7, #40]	; 0x28
					}
				}
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 800784a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800784c:	2b00      	cmp	r3, #0
 800784e:	f000 8115 	beq.w	8007a7c <f_write+0x330>
				if (clst == 1) ABORT(fs, FR_INT_ERR);
 8007852:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007854:	2b01      	cmp	r3, #1
 8007856:	d105      	bne.n	8007864 <f_write+0x118>
 8007858:	68fb      	ldr	r3, [r7, #12]
 800785a:	2202      	movs	r2, #2
 800785c:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
 8007860:	2302      	movs	r3, #2
 8007862:	e116      	b.n	8007a92 <f_write+0x346>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 8007864:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007866:	f1b3 3fff 	cmp.w	r3, #4294967295
 800786a:	d105      	bne.n	8007878 <f_write+0x12c>
 800786c:	68fb      	ldr	r3, [r7, #12]
 800786e:	2201      	movs	r2, #1
 8007870:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
 8007874:	2301      	movs	r3, #1
 8007876:	e10c      	b.n	8007a92 <f_write+0x346>
				fp->clust = clst;			/* Update current cluster */
 8007878:	68fb      	ldr	r3, [r7, #12]
 800787a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800787c:	641a      	str	r2, [r3, #64]	; 0x40
				if (fp->obj.sclust == 0) fp->obj.sclust = clst;	/* Set start cluster if the first write */
 800787e:	68fb      	ldr	r3, [r7, #12]
 8007880:	689b      	ldr	r3, [r3, #8]
 8007882:	2b00      	cmp	r3, #0
 8007884:	d102      	bne.n	800788c <f_write+0x140>
 8007886:	68fb      	ldr	r3, [r7, #12]
 8007888:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800788a:	609a      	str	r2, [r3, #8]
			}
#if FF_FS_TINY
			if (fs->winsect == fp->sect && sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Write-back sector cache */
#else
			if (fp->flag & FA_DIRTY) {		/* Write-back sector cache */
 800788c:	68fb      	ldr	r3, [r7, #12]
 800788e:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8007892:	b25b      	sxtb	r3, r3
 8007894:	2b00      	cmp	r3, #0
 8007896:	da1b      	bge.n	80078d0 <f_write+0x184>
				if (disk_write(fs->pdrv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8007898:	693b      	ldr	r3, [r7, #16]
 800789a:	7858      	ldrb	r0, [r3, #1]
 800789c:	68fb      	ldr	r3, [r7, #12]
 800789e:	f103 0150 	add.w	r1, r3, #80	; 0x50
 80078a2:	68fb      	ldr	r3, [r7, #12]
 80078a4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80078a6:	2301      	movs	r3, #1
 80078a8:	f001 fd5c 	bl	8009364 <disk_write>
 80078ac:	4603      	mov	r3, r0
 80078ae:	2b00      	cmp	r3, #0
 80078b0:	d005      	beq.n	80078be <f_write+0x172>
 80078b2:	68fb      	ldr	r3, [r7, #12]
 80078b4:	2201      	movs	r2, #1
 80078b6:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
 80078ba:	2301      	movs	r3, #1
 80078bc:	e0e9      	b.n	8007a92 <f_write+0x346>
				fp->flag &= (BYTE)~FA_DIRTY;
 80078be:	68fb      	ldr	r3, [r7, #12]
 80078c0:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80078c4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80078c8:	b2da      	uxtb	r2, r3
 80078ca:	68fb      	ldr	r3, [r7, #12]
 80078cc:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
			}
#endif
			sect = clst2sect(fs, fp->clust);	/* Get current sector */
 80078d0:	693a      	ldr	r2, [r7, #16]
 80078d2:	68fb      	ldr	r3, [r7, #12]
 80078d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80078d6:	4619      	mov	r1, r3
 80078d8:	4610      	mov	r0, r2
 80078da:	f7fc fb49 	bl	8003f70 <clst2sect>
 80078de:	6178      	str	r0, [r7, #20]
			if (sect == 0) ABORT(fs, FR_INT_ERR);
 80078e0:	697b      	ldr	r3, [r7, #20]
 80078e2:	2b00      	cmp	r3, #0
 80078e4:	d105      	bne.n	80078f2 <f_write+0x1a6>
 80078e6:	68fb      	ldr	r3, [r7, #12]
 80078e8:	2202      	movs	r2, #2
 80078ea:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
 80078ee:	2302      	movs	r3, #2
 80078f0:	e0cf      	b.n	8007a92 <f_write+0x346>
			sect += csect;
 80078f2:	697a      	ldr	r2, [r7, #20]
 80078f4:	69bb      	ldr	r3, [r7, #24]
 80078f6:	4413      	add	r3, r2
 80078f8:	617b      	str	r3, [r7, #20]
			cc = btw / SS(fs);				/* When remaining bytes >= sector size, */
 80078fa:	687b      	ldr	r3, [r7, #4]
 80078fc:	0a5b      	lsrs	r3, r3, #9
 80078fe:	623b      	str	r3, [r7, #32]
			if (cc > 0) {					/* Write maximum contiguous sectors directly */
 8007900:	6a3b      	ldr	r3, [r7, #32]
 8007902:	2b00      	cmp	r3, #0
 8007904:	d03f      	beq.n	8007986 <f_write+0x23a>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 8007906:	69ba      	ldr	r2, [r7, #24]
 8007908:	6a3b      	ldr	r3, [r7, #32]
 800790a:	4413      	add	r3, r2
 800790c:	693a      	ldr	r2, [r7, #16]
 800790e:	8952      	ldrh	r2, [r2, #10]
 8007910:	4293      	cmp	r3, r2
 8007912:	d905      	bls.n	8007920 <f_write+0x1d4>
					cc = fs->csize - csect;
 8007914:	693b      	ldr	r3, [r7, #16]
 8007916:	895b      	ldrh	r3, [r3, #10]
 8007918:	461a      	mov	r2, r3
 800791a:	69bb      	ldr	r3, [r7, #24]
 800791c:	1ad3      	subs	r3, r2, r3
 800791e:	623b      	str	r3, [r7, #32]
				}
				if (disk_write(fs->pdrv, wbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8007920:	693b      	ldr	r3, [r7, #16]
 8007922:	7858      	ldrb	r0, [r3, #1]
 8007924:	6a3b      	ldr	r3, [r7, #32]
 8007926:	697a      	ldr	r2, [r7, #20]
 8007928:	69f9      	ldr	r1, [r7, #28]
 800792a:	f001 fd1b 	bl	8009364 <disk_write>
 800792e:	4603      	mov	r3, r0
 8007930:	2b00      	cmp	r3, #0
 8007932:	d005      	beq.n	8007940 <f_write+0x1f4>
 8007934:	68fb      	ldr	r3, [r7, #12]
 8007936:	2201      	movs	r2, #1
 8007938:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
 800793c:	2301      	movs	r3, #1
 800793e:	e0a8      	b.n	8007a92 <f_write+0x346>
				if (fs->winsect - sect < cc) {	/* Refill sector cache if it gets invalidated by the direct write */
					memcpy(fs->win, wbuff + ((fs->winsect - sect) * SS(fs)), SS(fs));
					fs->wflag = 0;
				}
#else
				if (fp->sect - sect < cc) { /* Refill sector cache if it gets invalidated by the direct write */
 8007940:	68fb      	ldr	r3, [r7, #12]
 8007942:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8007944:	697b      	ldr	r3, [r7, #20]
 8007946:	1ad3      	subs	r3, r2, r3
 8007948:	6a3a      	ldr	r2, [r7, #32]
 800794a:	429a      	cmp	r2, r3
 800794c:	d917      	bls.n	800797e <f_write+0x232>
					memcpy(fp->buf, wbuff + ((fp->sect - sect) * SS(fs)), SS(fs));
 800794e:	68fb      	ldr	r3, [r7, #12]
 8007950:	f103 0050 	add.w	r0, r3, #80	; 0x50
 8007954:	68fb      	ldr	r3, [r7, #12]
 8007956:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8007958:	697b      	ldr	r3, [r7, #20]
 800795a:	1ad3      	subs	r3, r2, r3
 800795c:	025b      	lsls	r3, r3, #9
 800795e:	69fa      	ldr	r2, [r7, #28]
 8007960:	4413      	add	r3, r2
 8007962:	f44f 7200 	mov.w	r2, #512	; 0x200
 8007966:	4619      	mov	r1, r3
 8007968:	f00f f962 	bl	8016c30 <memcpy>
					fp->flag &= (BYTE)~FA_DIRTY;
 800796c:	68fb      	ldr	r3, [r7, #12]
 800796e:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8007972:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007976:	b2da      	uxtb	r2, r3
 8007978:	68fb      	ldr	r3, [r7, #12]
 800797a:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
				}
#endif
#endif
				wcnt = SS(fs) * cc;		/* Number of bytes transferred */
 800797e:	6a3b      	ldr	r3, [r7, #32]
 8007980:	025b      	lsls	r3, r3, #9
 8007982:	627b      	str	r3, [r7, #36]	; 0x24
				continue;
 8007984:	e04a      	b.n	8007a1c <f_write+0x2d0>
			if (fp->fptr >= fp->obj.objsize) {	/* Avoid silly cache filling on the growing edge */
				if (sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);
				fs->winsect = sect;
			}
#else
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 8007986:	68fb      	ldr	r3, [r7, #12]
 8007988:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800798a:	697a      	ldr	r2, [r7, #20]
 800798c:	429a      	cmp	r2, r3
 800798e:	d01b      	beq.n	80079c8 <f_write+0x27c>
				fp->fptr < fp->obj.objsize &&
 8007990:	68fb      	ldr	r3, [r7, #12]
 8007992:	e9d3 010e 	ldrd	r0, r1, [r3, #56]	; 0x38
 8007996:	68fb      	ldr	r3, [r7, #12]
 8007998:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 800799c:	4290      	cmp	r0, r2
 800799e:	eb71 0303 	sbcs.w	r3, r1, r3
 80079a2:	d211      	bcs.n	80079c8 <f_write+0x27c>
				disk_read(fs->pdrv, fp->buf, sect, 1) != RES_OK) {
 80079a4:	693b      	ldr	r3, [r7, #16]
 80079a6:	7858      	ldrb	r0, [r3, #1]
 80079a8:	68fb      	ldr	r3, [r7, #12]
 80079aa:	f103 0150 	add.w	r1, r3, #80	; 0x50
 80079ae:	2301      	movs	r3, #1
 80079b0:	697a      	ldr	r2, [r7, #20]
 80079b2:	f001 fc6f 	bl	8009294 <disk_read>
 80079b6:	4603      	mov	r3, r0
				fp->fptr < fp->obj.objsize &&
 80079b8:	2b00      	cmp	r3, #0
 80079ba:	d005      	beq.n	80079c8 <f_write+0x27c>
					ABORT(fs, FR_DISK_ERR);
 80079bc:	68fb      	ldr	r3, [r7, #12]
 80079be:	2201      	movs	r2, #1
 80079c0:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
 80079c4:	2301      	movs	r3, #1
 80079c6:	e064      	b.n	8007a92 <f_write+0x346>
			}
#endif
			fp->sect = sect;
 80079c8:	68fb      	ldr	r3, [r7, #12]
 80079ca:	697a      	ldr	r2, [r7, #20]
 80079cc:	645a      	str	r2, [r3, #68]	; 0x44
		}
		wcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes remains in the sector */
 80079ce:	68fb      	ldr	r3, [r7, #12]
 80079d0:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	; 0x38
 80079d4:	4613      	mov	r3, r2
 80079d6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80079da:	f5c3 7300 	rsb	r3, r3, #512	; 0x200
 80079de:	627b      	str	r3, [r7, #36]	; 0x24
		if (wcnt > btw) wcnt = btw;					/* Clip it by btw if needed */
 80079e0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80079e2:	687b      	ldr	r3, [r7, #4]
 80079e4:	429a      	cmp	r2, r3
 80079e6:	d901      	bls.n	80079ec <f_write+0x2a0>
 80079e8:	687b      	ldr	r3, [r7, #4]
 80079ea:	627b      	str	r3, [r7, #36]	; 0x24
#if FF_FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		memcpy(fs->win + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
		fs->wflag = 1;
#else
		memcpy(fp->buf + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
 80079ec:	68fb      	ldr	r3, [r7, #12]
 80079ee:	f103 0150 	add.w	r1, r3, #80	; 0x50
 80079f2:	68fb      	ldr	r3, [r7, #12]
 80079f4:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	; 0x38
 80079f8:	4613      	mov	r3, r2
 80079fa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80079fe:	440b      	add	r3, r1
 8007a00:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007a02:	69f9      	ldr	r1, [r7, #28]
 8007a04:	4618      	mov	r0, r3
 8007a06:	f00f f913 	bl	8016c30 <memcpy>
		fp->flag |= FA_DIRTY;
 8007a0a:	68fb      	ldr	r3, [r7, #12]
 8007a0c:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8007a10:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8007a14:	b2da      	uxtb	r2, r3
 8007a16:	68fb      	ldr	r3, [r7, #12]
 8007a18:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
	for ( ; btw > 0; btw -= wcnt, *bw += wcnt, wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize) {	/* Repeat until all data written */
 8007a1c:	687a      	ldr	r2, [r7, #4]
 8007a1e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007a20:	1ad3      	subs	r3, r2, r3
 8007a22:	607b      	str	r3, [r7, #4]
 8007a24:	683b      	ldr	r3, [r7, #0]
 8007a26:	681a      	ldr	r2, [r3, #0]
 8007a28:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007a2a:	441a      	add	r2, r3
 8007a2c:	683b      	ldr	r3, [r7, #0]
 8007a2e:	601a      	str	r2, [r3, #0]
 8007a30:	69fa      	ldr	r2, [r7, #28]
 8007a32:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007a34:	4413      	add	r3, r2
 8007a36:	61fb      	str	r3, [r7, #28]
 8007a38:	68fb      	ldr	r3, [r7, #12]
 8007a3a:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	; 0x38
 8007a3e:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8007a40:	2000      	movs	r0, #0
 8007a42:	4688      	mov	r8, r1
 8007a44:	4681      	mov	r9, r0
 8007a46:	eb12 0a08 	adds.w	sl, r2, r8
 8007a4a:	eb43 0b09 	adc.w	fp, r3, r9
 8007a4e:	68fb      	ldr	r3, [r7, #12]
 8007a50:	e9c3 ab0e 	strd	sl, fp, [r3, #56]	; 0x38
 8007a54:	68fb      	ldr	r3, [r7, #12]
 8007a56:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 8007a5a:	68f9      	ldr	r1, [r7, #12]
 8007a5c:	e9d1 010e 	ldrd	r0, r1, [r1, #56]	; 0x38
 8007a60:	4282      	cmp	r2, r0
 8007a62:	eb73 0c01 	sbcs.w	ip, r3, r1
 8007a66:	d201      	bcs.n	8007a6c <f_write+0x320>
 8007a68:	4602      	mov	r2, r0
 8007a6a:	460b      	mov	r3, r1
 8007a6c:	68f9      	ldr	r1, [r7, #12]
 8007a6e:	e9c1 2304 	strd	r2, r3, [r1, #16]
 8007a72:	687b      	ldr	r3, [r7, #4]
 8007a74:	2b00      	cmp	r3, #0
 8007a76:	f47f aeb1 	bne.w	80077dc <f_write+0x90>
 8007a7a:	e000      	b.n	8007a7e <f_write+0x332>
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 8007a7c:	bf00      	nop
#endif
	}

	fp->flag |= FA_MODIFIED;				/* Set file change flag */
 8007a7e:	68fb      	ldr	r3, [r7, #12]
 8007a80:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8007a84:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007a88:	b2da      	uxtb	r2, r3
 8007a8a:	68fb      	ldr	r3, [r7, #12]
 8007a8c:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30

	LEAVE_FF(fs, FR_OK);
 8007a90:	2300      	movs	r3, #0
}
 8007a92:	4618      	mov	r0, r3
 8007a94:	3730      	adds	r7, #48	; 0x30
 8007a96:	46bd      	mov	sp, r7
 8007a98:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08007a9c <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Open file to be synced */
)
{
 8007a9c:	b580      	push	{r7, lr}
 8007a9e:	b09a      	sub	sp, #104	; 0x68
 8007aa0:	af00      	add	r7, sp, #0
 8007aa2:	6078      	str	r0, [r7, #4]
	FATFS *fs;
	DWORD tm;
	BYTE *dir;


	res = validate(&fp->obj, &fs);	/* Check validity of the file object */
 8007aa4:	687b      	ldr	r3, [r7, #4]
 8007aa6:	f107 0258 	add.w	r2, r7, #88	; 0x58
 8007aaa:	4611      	mov	r1, r2
 8007aac:	4618      	mov	r0, r3
 8007aae:	f7ff fb91 	bl	80071d4 <validate>
 8007ab2:	4603      	mov	r3, r0
 8007ab4:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
	if (res == FR_OK) {
 8007ab8:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8007abc:	2b00      	cmp	r3, #0
 8007abe:	f040 8105 	bne.w	8007ccc <f_sync+0x230>
		if (fp->flag & FA_MODIFIED) {	/* Is there any change to the file? */
 8007ac2:	687b      	ldr	r3, [r7, #4]
 8007ac4:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8007ac8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007acc:	2b00      	cmp	r3, #0
 8007ace:	f000 80fd 	beq.w	8007ccc <f_sync+0x230>
#if !FF_FS_TINY
			if (fp->flag & FA_DIRTY) {	/* Write-back cached data if needed */
 8007ad2:	687b      	ldr	r3, [r7, #4]
 8007ad4:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8007ad8:	b25b      	sxtb	r3, r3
 8007ada:	2b00      	cmp	r3, #0
 8007adc:	da17      	bge.n	8007b0e <f_sync+0x72>
				if (disk_write(fs->pdrv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 8007ade:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8007ae0:	7858      	ldrb	r0, [r3, #1]
 8007ae2:	687b      	ldr	r3, [r7, #4]
 8007ae4:	f103 0150 	add.w	r1, r3, #80	; 0x50
 8007ae8:	687b      	ldr	r3, [r7, #4]
 8007aea:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8007aec:	2301      	movs	r3, #1
 8007aee:	f001 fc39 	bl	8009364 <disk_write>
 8007af2:	4603      	mov	r3, r0
 8007af4:	2b00      	cmp	r3, #0
 8007af6:	d001      	beq.n	8007afc <f_sync+0x60>
 8007af8:	2301      	movs	r3, #1
 8007afa:	e0e9      	b.n	8007cd0 <f_sync+0x234>
				fp->flag &= (BYTE)~FA_DIRTY;
 8007afc:	687b      	ldr	r3, [r7, #4]
 8007afe:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8007b02:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007b06:	b2da      	uxtb	r2, r3
 8007b08:	687b      	ldr	r3, [r7, #4]
 8007b0a:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
			}
#endif
			/* Update the directory entry */
			tm = GET_FATTIME();				/* Modified time */
 8007b0e:	f001 f86b 	bl	8008be8 <get_fattime>
 8007b12:	6638      	str	r0, [r7, #96]	; 0x60
#if FF_FS_EXFAT
			if (fs->fs_type == FS_EXFAT) {
 8007b14:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8007b16:	781b      	ldrb	r3, [r3, #0]
 8007b18:	2b04      	cmp	r3, #4
 8007b1a:	f040 808c 	bne.w	8007c36 <f_sync+0x19a>
				res = fill_first_frag(&fp->obj);	/* Fill first fragment on the FAT if needed */
 8007b1e:	687b      	ldr	r3, [r7, #4]
 8007b20:	4618      	mov	r0, r3
 8007b22:	f7fc fd3f 	bl	80045a4 <fill_first_frag>
 8007b26:	4603      	mov	r3, r0
 8007b28:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
				if (res == FR_OK) {
 8007b2c:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8007b30:	2b00      	cmp	r3, #0
 8007b32:	d10a      	bne.n	8007b4a <f_sync+0xae>
					res = fill_last_frag(&fp->obj, fp->clust, 0xFFFFFFFF);	/* Fill last fragment on the FAT if needed */
 8007b34:	6878      	ldr	r0, [r7, #4]
 8007b36:	687b      	ldr	r3, [r7, #4]
 8007b38:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007b3a:	f04f 32ff 	mov.w	r2, #4294967295
 8007b3e:	4619      	mov	r1, r3
 8007b40:	f7fc fd5f 	bl	8004602 <fill_last_frag>
 8007b44:	4603      	mov	r3, r0
 8007b46:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
				}
				if (res == FR_OK) {
 8007b4a:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8007b4e:	2b00      	cmp	r3, #0
 8007b50:	f040 80bc 	bne.w	8007ccc <f_sync+0x230>
					DIR dj;
					DEF_NAMBUF

					INIT_NAMBUF(fs);
					res = load_obj_xdir(&dj, &fp->obj);	/* Load directory entry block */
 8007b54:	687a      	ldr	r2, [r7, #4]
 8007b56:	f107 0308 	add.w	r3, r7, #8
 8007b5a:	4611      	mov	r1, r2
 8007b5c:	4618      	mov	r0, r3
 8007b5e:	f7fd fd06 	bl	800556e <load_obj_xdir>
 8007b62:	4603      	mov	r3, r0
 8007b64:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
					if (res == FR_OK) {
 8007b68:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8007b6c:	2b00      	cmp	r3, #0
 8007b6e:	f040 80ad 	bne.w	8007ccc <f_sync+0x230>
						fs->dirbuf[XDIR_Attr] |= AM_ARC;				/* Set archive attribute to indicate that the file has been changed */
 8007b72:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8007b74:	691b      	ldr	r3, [r3, #16]
 8007b76:	3304      	adds	r3, #4
 8007b78:	781a      	ldrb	r2, [r3, #0]
 8007b7a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8007b7c:	691b      	ldr	r3, [r3, #16]
 8007b7e:	3304      	adds	r3, #4
 8007b80:	f042 0220 	orr.w	r2, r2, #32
 8007b84:	b2d2      	uxtb	r2, r2
 8007b86:	701a      	strb	r2, [r3, #0]
						fs->dirbuf[XDIR_GenFlags] = fp->obj.stat | 1;	/* Update file allocation information */
 8007b88:	687b      	ldr	r3, [r7, #4]
 8007b8a:	79da      	ldrb	r2, [r3, #7]
 8007b8c:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8007b8e:	691b      	ldr	r3, [r3, #16]
 8007b90:	3321      	adds	r3, #33	; 0x21
 8007b92:	f042 0201 	orr.w	r2, r2, #1
 8007b96:	b2d2      	uxtb	r2, r2
 8007b98:	701a      	strb	r2, [r3, #0]
						st_dword(fs->dirbuf + XDIR_FstClus, fp->obj.sclust);		/* Update start cluster */
 8007b9a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8007b9c:	691b      	ldr	r3, [r3, #16]
 8007b9e:	f103 0234 	add.w	r2, r3, #52	; 0x34
 8007ba2:	687b      	ldr	r3, [r7, #4]
 8007ba4:	689b      	ldr	r3, [r3, #8]
 8007ba6:	4619      	mov	r1, r3
 8007ba8:	4610      	mov	r0, r2
 8007baa:	f7fb ffba 	bl	8003b22 <st_dword>
						st_qword(fs->dirbuf + XDIR_FileSize, fp->obj.objsize);		/* Update file size */
 8007bae:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8007bb0:	691b      	ldr	r3, [r3, #16]
 8007bb2:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8007bb6:	687b      	ldr	r3, [r7, #4]
 8007bb8:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 8007bbc:	4608      	mov	r0, r1
 8007bbe:	f7fb ffdb 	bl	8003b78 <st_qword>
						st_qword(fs->dirbuf + XDIR_ValidFileSize, fp->obj.objsize);	/* (FatFs does not support Valid File Size feature) */
 8007bc2:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8007bc4:	691b      	ldr	r3, [r3, #16]
 8007bc6:	f103 0128 	add.w	r1, r3, #40	; 0x28
 8007bca:	687b      	ldr	r3, [r7, #4]
 8007bcc:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 8007bd0:	4608      	mov	r0, r1
 8007bd2:	f7fb ffd1 	bl	8003b78 <st_qword>
						st_dword(fs->dirbuf + XDIR_ModTime, tm);		/* Update modified time */
 8007bd6:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8007bd8:	691b      	ldr	r3, [r3, #16]
 8007bda:	330c      	adds	r3, #12
 8007bdc:	6e39      	ldr	r1, [r7, #96]	; 0x60
 8007bde:	4618      	mov	r0, r3
 8007be0:	f7fb ff9f 	bl	8003b22 <st_dword>
						fs->dirbuf[XDIR_ModTime10] = 0;
 8007be4:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8007be6:	691b      	ldr	r3, [r3, #16]
 8007be8:	3315      	adds	r3, #21
 8007bea:	2200      	movs	r2, #0
 8007bec:	701a      	strb	r2, [r3, #0]
						st_dword(fs->dirbuf + XDIR_AccTime, 0);
 8007bee:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8007bf0:	691b      	ldr	r3, [r3, #16]
 8007bf2:	3310      	adds	r3, #16
 8007bf4:	2100      	movs	r1, #0
 8007bf6:	4618      	mov	r0, r3
 8007bf8:	f7fb ff93 	bl	8003b22 <st_dword>
						res = store_xdir(&dj);	/* Restore it to the directory */
 8007bfc:	f107 0308 	add.w	r3, r7, #8
 8007c00:	4618      	mov	r0, r3
 8007c02:	f7fd fced 	bl	80055e0 <store_xdir>
 8007c06:	4603      	mov	r3, r0
 8007c08:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
						if (res == FR_OK) {
 8007c0c:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8007c10:	2b00      	cmp	r3, #0
 8007c12:	d15b      	bne.n	8007ccc <f_sync+0x230>
							res = sync_fs(fs);
 8007c14:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8007c16:	4618      	mov	r0, r3
 8007c18:	f7fc f93c 	bl	8003e94 <sync_fs>
 8007c1c:	4603      	mov	r3, r0
 8007c1e:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
							fp->flag &= (BYTE)~FA_MODIFIED;
 8007c22:	687b      	ldr	r3, [r7, #4]
 8007c24:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8007c28:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007c2c:	b2da      	uxtb	r2, r3
 8007c2e:	687b      	ldr	r3, [r7, #4]
 8007c30:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
 8007c34:	e04a      	b.n	8007ccc <f_sync+0x230>
					FREE_NAMBUF();
				}
			} else
#endif
			{
				res = move_window(fs, fp->dir_sect);
 8007c36:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8007c38:	687b      	ldr	r3, [r7, #4]
 8007c3a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007c3c:	4619      	mov	r1, r3
 8007c3e:	4610      	mov	r0, r2
 8007c40:	f7fc f8fa 	bl	8003e38 <move_window>
 8007c44:	4603      	mov	r3, r0
 8007c46:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
				if (res == FR_OK) {
 8007c4a:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8007c4e:	2b00      	cmp	r3, #0
 8007c50:	d13c      	bne.n	8007ccc <f_sync+0x230>
					dir = fp->dir_ptr;
 8007c52:	687b      	ldr	r3, [r7, #4]
 8007c54:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007c56:	65fb      	str	r3, [r7, #92]	; 0x5c
					dir[DIR_Attr] |= AM_ARC;						/* Set archive attribute to indicate that the file has been changed */
 8007c58:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8007c5a:	330b      	adds	r3, #11
 8007c5c:	781a      	ldrb	r2, [r3, #0]
 8007c5e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8007c60:	330b      	adds	r3, #11
 8007c62:	f042 0220 	orr.w	r2, r2, #32
 8007c66:	b2d2      	uxtb	r2, r2
 8007c68:	701a      	strb	r2, [r3, #0]
					st_clust(fp->obj.fs, dir, fp->obj.sclust);		/* Update file allocation information  */
 8007c6a:	687b      	ldr	r3, [r7, #4]
 8007c6c:	6818      	ldr	r0, [r3, #0]
 8007c6e:	687b      	ldr	r3, [r7, #4]
 8007c70:	689b      	ldr	r3, [r3, #8]
 8007c72:	461a      	mov	r2, r3
 8007c74:	6df9      	ldr	r1, [r7, #92]	; 0x5c
 8007c76:	f7fd f900 	bl	8004e7a <st_clust>
					st_dword(dir + DIR_FileSize, (DWORD)fp->obj.objsize);	/* Update file size */
 8007c7a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8007c7c:	f103 001c 	add.w	r0, r3, #28
 8007c80:	687b      	ldr	r3, [r7, #4]
 8007c82:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 8007c86:	4613      	mov	r3, r2
 8007c88:	4619      	mov	r1, r3
 8007c8a:	f7fb ff4a 	bl	8003b22 <st_dword>
					st_dword(dir + DIR_ModTime, tm);				/* Update modified time */
 8007c8e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8007c90:	3316      	adds	r3, #22
 8007c92:	6e39      	ldr	r1, [r7, #96]	; 0x60
 8007c94:	4618      	mov	r0, r3
 8007c96:	f7fb ff44 	bl	8003b22 <st_dword>
					st_word(dir + DIR_LstAccDate, 0);
 8007c9a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8007c9c:	3312      	adds	r3, #18
 8007c9e:	2100      	movs	r1, #0
 8007ca0:	4618      	mov	r0, r3
 8007ca2:	f7fb ff24 	bl	8003aee <st_word>
					fs->wflag = 1;
 8007ca6:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8007ca8:	2201      	movs	r2, #1
 8007caa:	711a      	strb	r2, [r3, #4]
					res = sync_fs(fs);					/* Restore it to the directory */
 8007cac:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8007cae:	4618      	mov	r0, r3
 8007cb0:	f7fc f8f0 	bl	8003e94 <sync_fs>
 8007cb4:	4603      	mov	r3, r0
 8007cb6:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
					fp->flag &= (BYTE)~FA_MODIFIED;
 8007cba:	687b      	ldr	r3, [r7, #4]
 8007cbc:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8007cc0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007cc4:	b2da      	uxtb	r2, r3
 8007cc6:	687b      	ldr	r3, [r7, #4]
 8007cc8:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
				}
			}
		}
	}

	LEAVE_FF(fs, res);
 8007ccc:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
}
 8007cd0:	4618      	mov	r0, r3
 8007cd2:	3768      	adds	r7, #104	; 0x68
 8007cd4:	46bd      	mov	sp, r7
 8007cd6:	bd80      	pop	{r7, pc}

08007cd8 <f_stat>:

FRESULT f_stat (
	const TCHAR* path,	/* Pointer to the file path */
	FILINFO* fno		/* Pointer to file information to return */
)
{
 8007cd8:	b580      	push	{r7, lr}
 8007cda:	b098      	sub	sp, #96	; 0x60
 8007cdc:	af00      	add	r7, sp, #0
 8007cde:	6078      	str	r0, [r7, #4]
 8007ce0:	6039      	str	r1, [r7, #0]
	DIR dj;
	DEF_NAMBUF


	/* Get logical drive */
	res = mount_volume(&path, &dj.obj.fs, 0);
 8007ce2:	f107 0108 	add.w	r1, r7, #8
 8007ce6:	1d3b      	adds	r3, r7, #4
 8007ce8:	2200      	movs	r2, #0
 8007cea:	4618      	mov	r0, r3
 8007cec:	f7fe ff2a 	bl	8006b44 <mount_volume>
 8007cf0:	4603      	mov	r3, r0
 8007cf2:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
	if (res == FR_OK) {
 8007cf6:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8007cfa:	2b00      	cmp	r3, #0
 8007cfc:	d11f      	bne.n	8007d3e <f_stat+0x66>
		INIT_NAMBUF(dj.obj.fs);
		res = follow_path(&dj, path);	/* Follow the file path */
 8007cfe:	687a      	ldr	r2, [r7, #4]
 8007d00:	f107 0308 	add.w	r3, r7, #8
 8007d04:	4611      	mov	r1, r2
 8007d06:	4618      	mov	r0, r3
 8007d08:	f7fe fcc4 	bl	8006694 <follow_path>
 8007d0c:	4603      	mov	r3, r0
 8007d0e:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		if (res == FR_OK) {				/* Follow completed */
 8007d12:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8007d16:	2b00      	cmp	r3, #0
 8007d18:	d111      	bne.n	8007d3e <f_stat+0x66>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* It is origin directory */
 8007d1a:	f897 3053 	ldrb.w	r3, [r7, #83]	; 0x53
 8007d1e:	b25b      	sxtb	r3, r3
 8007d20:	2b00      	cmp	r3, #0
 8007d22:	da03      	bge.n	8007d2c <f_stat+0x54>
				res = FR_INVALID_NAME;
 8007d24:	2306      	movs	r3, #6
 8007d26:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 8007d2a:	e008      	b.n	8007d3e <f_stat+0x66>
			} else {							/* Found an object */
				if (fno) get_fileinfo(&dj, fno);
 8007d2c:	683b      	ldr	r3, [r7, #0]
 8007d2e:	2b00      	cmp	r3, #0
 8007d30:	d005      	beq.n	8007d3e <f_stat+0x66>
 8007d32:	f107 0308 	add.w	r3, r7, #8
 8007d36:	6839      	ldr	r1, [r7, #0]
 8007d38:	4618      	mov	r0, r3
 8007d3a:	f7fe f8b7 	bl	8005eac <get_fileinfo>
			}
		}
		FREE_NAMBUF();
	}

	LEAVE_FF(dj.obj.fs, res);
 8007d3e:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
}
 8007d42:	4618      	mov	r0, r3
 8007d44:	3760      	adds	r7, #96	; 0x60
 8007d46:	46bd      	mov	sp, r7
 8007d48:	bd80      	pop	{r7, pc}

08007d4a <putc_bfd>:


/* Buffered file write with code conversion */

static void putc_bfd (putbuff* pb, TCHAR c)
{
 8007d4a:	b580      	push	{r7, lr}
 8007d4c:	b086      	sub	sp, #24
 8007d4e:	af00      	add	r7, sp, #0
 8007d50:	6078      	str	r0, [r7, #4]
 8007d52:	460b      	mov	r3, r1
 8007d54:	70fb      	strb	r3, [r7, #3]

	if (FF_USE_STRFUNC == 2 && c == '\n') {	 /* LF -> CRLF conversion */
		putc_bfd(pb, '\r');
	}

	i = pb->idx;			/* Write index of pb->buf[] */
 8007d56:	687b      	ldr	r3, [r7, #4]
 8007d58:	685b      	ldr	r3, [r3, #4]
 8007d5a:	617b      	str	r3, [r7, #20]
	if (i < 0) return;		/* In write error? */
 8007d5c:	697b      	ldr	r3, [r7, #20]
 8007d5e:	2b00      	cmp	r3, #0
 8007d60:	db27      	blt.n	8007db2 <putc_bfd+0x68>
	nc = pb->nchr;			/* Write unit counter */
 8007d62:	687b      	ldr	r3, [r7, #4]
 8007d64:	689b      	ldr	r3, [r3, #8]
 8007d66:	613b      	str	r3, [r7, #16]
	}
	pb->buf[i++] = (BYTE)wc;
#endif

#else							/* ANSI/OEM input (without re-encoding) */
	pb->buf[i++] = (BYTE)c;
 8007d68:	697b      	ldr	r3, [r7, #20]
 8007d6a:	1c5a      	adds	r2, r3, #1
 8007d6c:	617a      	str	r2, [r7, #20]
 8007d6e:	687a      	ldr	r2, [r7, #4]
 8007d70:	4413      	add	r3, r2
 8007d72:	78fa      	ldrb	r2, [r7, #3]
 8007d74:	731a      	strb	r2, [r3, #12]
#endif

	if (i >= (int)(sizeof pb->buf) - 4) {	/* Write buffered characters to the file */
 8007d76:	697b      	ldr	r3, [r7, #20]
 8007d78:	2b3b      	cmp	r3, #59	; 0x3b
 8007d7a:	dd12      	ble.n	8007da2 <putc_bfd+0x58>
		f_write(pb->fp, pb->buf, (UINT)i, &n);
 8007d7c:	687b      	ldr	r3, [r7, #4]
 8007d7e:	6818      	ldr	r0, [r3, #0]
 8007d80:	687b      	ldr	r3, [r7, #4]
 8007d82:	f103 010c 	add.w	r1, r3, #12
 8007d86:	697a      	ldr	r2, [r7, #20]
 8007d88:	f107 030c 	add.w	r3, r7, #12
 8007d8c:	f7ff fcde 	bl	800774c <f_write>
		i = (n == (UINT)i) ? 0 : -1;
 8007d90:	68fa      	ldr	r2, [r7, #12]
 8007d92:	697b      	ldr	r3, [r7, #20]
 8007d94:	429a      	cmp	r2, r3
 8007d96:	d101      	bne.n	8007d9c <putc_bfd+0x52>
 8007d98:	2300      	movs	r3, #0
 8007d9a:	e001      	b.n	8007da0 <putc_bfd+0x56>
 8007d9c:	f04f 33ff 	mov.w	r3, #4294967295
 8007da0:	617b      	str	r3, [r7, #20]
	}
	pb->idx = i;
 8007da2:	687b      	ldr	r3, [r7, #4]
 8007da4:	697a      	ldr	r2, [r7, #20]
 8007da6:	605a      	str	r2, [r3, #4]
	pb->nchr = nc + 1;
 8007da8:	693b      	ldr	r3, [r7, #16]
 8007daa:	1c5a      	adds	r2, r3, #1
 8007dac:	687b      	ldr	r3, [r7, #4]
 8007dae:	609a      	str	r2, [r3, #8]
 8007db0:	e000      	b.n	8007db4 <putc_bfd+0x6a>
	if (i < 0) return;		/* In write error? */
 8007db2:	bf00      	nop
}
 8007db4:	3718      	adds	r7, #24
 8007db6:	46bd      	mov	sp, r7
 8007db8:	bd80      	pop	{r7, pc}

08007dba <putc_flush>:


/* Flush remaining characters in the buffer */

static int putc_flush (putbuff* pb)
{
 8007dba:	b580      	push	{r7, lr}
 8007dbc:	b084      	sub	sp, #16
 8007dbe:	af00      	add	r7, sp, #0
 8007dc0:	6078      	str	r0, [r7, #4]
	UINT nw;

	if (   pb->idx >= 0	/* Flush buffered characters to the file */
 8007dc2:	687b      	ldr	r3, [r7, #4]
 8007dc4:	685b      	ldr	r3, [r3, #4]
 8007dc6:	2b00      	cmp	r3, #0
 8007dc8:	db16      	blt.n	8007df8 <putc_flush+0x3e>
		&& f_write(pb->fp, pb->buf, (UINT)pb->idx, &nw) == FR_OK
 8007dca:	687b      	ldr	r3, [r7, #4]
 8007dcc:	6818      	ldr	r0, [r3, #0]
 8007dce:	687b      	ldr	r3, [r7, #4]
 8007dd0:	f103 010c 	add.w	r1, r3, #12
 8007dd4:	687b      	ldr	r3, [r7, #4]
 8007dd6:	685b      	ldr	r3, [r3, #4]
 8007dd8:	461a      	mov	r2, r3
 8007dda:	f107 030c 	add.w	r3, r7, #12
 8007dde:	f7ff fcb5 	bl	800774c <f_write>
 8007de2:	4603      	mov	r3, r0
 8007de4:	2b00      	cmp	r3, #0
 8007de6:	d107      	bne.n	8007df8 <putc_flush+0x3e>
		&& (UINT)pb->idx == nw) return pb->nchr;
 8007de8:	687b      	ldr	r3, [r7, #4]
 8007dea:	685b      	ldr	r3, [r3, #4]
 8007dec:	68fa      	ldr	r2, [r7, #12]
 8007dee:	4293      	cmp	r3, r2
 8007df0:	d102      	bne.n	8007df8 <putc_flush+0x3e>
 8007df2:	687b      	ldr	r3, [r7, #4]
 8007df4:	689b      	ldr	r3, [r3, #8]
 8007df6:	e001      	b.n	8007dfc <putc_flush+0x42>
	return -1;
 8007df8:	f04f 33ff 	mov.w	r3, #4294967295
}
 8007dfc:	4618      	mov	r0, r3
 8007dfe:	3710      	adds	r7, #16
 8007e00:	46bd      	mov	sp, r7
 8007e02:	bd80      	pop	{r7, pc}

08007e04 <putc_init>:


/* Initialize write buffer */

static void putc_init (putbuff* pb, FIL* fp)
{
 8007e04:	b580      	push	{r7, lr}
 8007e06:	b082      	sub	sp, #8
 8007e08:	af00      	add	r7, sp, #0
 8007e0a:	6078      	str	r0, [r7, #4]
 8007e0c:	6039      	str	r1, [r7, #0]
	memset(pb, 0, sizeof (putbuff));
 8007e0e:	224c      	movs	r2, #76	; 0x4c
 8007e10:	2100      	movs	r1, #0
 8007e12:	6878      	ldr	r0, [r7, #4]
 8007e14:	f00e ff1a 	bl	8016c4c <memset>
	pb->fp = fp;
 8007e18:	687b      	ldr	r3, [r7, #4]
 8007e1a:	683a      	ldr	r2, [r7, #0]
 8007e1c:	601a      	str	r2, [r3, #0]
}
 8007e1e:	bf00      	nop
 8007e20:	3708      	adds	r7, #8
 8007e22:	46bd      	mov	sp, r7
 8007e24:	bd80      	pop	{r7, pc}
	...

08007e28 <ilog10>:
/*-----------------------------------------------------------------------*/
#if FF_PRINT_FLOAT && FF_INTDEF == 2
#include <math.h>

static int ilog10 (double n)	/* Calculate log10(n) in integer output */
{
 8007e28:	b580      	push	{r7, lr}
 8007e2a:	b084      	sub	sp, #16
 8007e2c:	af00      	add	r7, sp, #0
 8007e2e:	e9c7 0100 	strd	r0, r1, [r7]
	int rv = 0;
 8007e32:	2300      	movs	r3, #0
 8007e34:	60fb      	str	r3, [r7, #12]

	while (n >= 10) {	/* Decimate digit in right shift */
 8007e36:	e026      	b.n	8007e86 <ilog10+0x5e>
		if (n >= 100000) {
 8007e38:	a333      	add	r3, pc, #204	; (adr r3, 8007f08 <ilog10+0xe0>)
 8007e3a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007e3e:	e9d7 0100 	ldrd	r0, r1, [r7]
 8007e42:	f7f8 fe37 	bl	8000ab4 <__aeabi_dcmpge>
 8007e46:	4603      	mov	r3, r0
 8007e48:	2b00      	cmp	r3, #0
 8007e4a:	d00e      	beq.n	8007e6a <ilog10+0x42>
			n /= 100000; rv += 5;
 8007e4c:	a32e      	add	r3, pc, #184	; (adr r3, 8007f08 <ilog10+0xe0>)
 8007e4e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007e52:	e9d7 0100 	ldrd	r0, r1, [r7]
 8007e56:	f7f8 fcd1 	bl	80007fc <__aeabi_ddiv>
 8007e5a:	4602      	mov	r2, r0
 8007e5c:	460b      	mov	r3, r1
 8007e5e:	e9c7 2300 	strd	r2, r3, [r7]
 8007e62:	68fb      	ldr	r3, [r7, #12]
 8007e64:	3305      	adds	r3, #5
 8007e66:	60fb      	str	r3, [r7, #12]
 8007e68:	e00d      	b.n	8007e86 <ilog10+0x5e>
		} else {
			n /= 10; rv++;
 8007e6a:	f04f 0200 	mov.w	r2, #0
 8007e6e:	4b2a      	ldr	r3, [pc, #168]	; (8007f18 <ilog10+0xf0>)
 8007e70:	e9d7 0100 	ldrd	r0, r1, [r7]
 8007e74:	f7f8 fcc2 	bl	80007fc <__aeabi_ddiv>
 8007e78:	4602      	mov	r2, r0
 8007e7a:	460b      	mov	r3, r1
 8007e7c:	e9c7 2300 	strd	r2, r3, [r7]
 8007e80:	68fb      	ldr	r3, [r7, #12]
 8007e82:	3301      	adds	r3, #1
 8007e84:	60fb      	str	r3, [r7, #12]
	while (n >= 10) {	/* Decimate digit in right shift */
 8007e86:	f04f 0200 	mov.w	r2, #0
 8007e8a:	4b23      	ldr	r3, [pc, #140]	; (8007f18 <ilog10+0xf0>)
 8007e8c:	e9d7 0100 	ldrd	r0, r1, [r7]
 8007e90:	f7f8 fe10 	bl	8000ab4 <__aeabi_dcmpge>
 8007e94:	4603      	mov	r3, r0
 8007e96:	2b00      	cmp	r3, #0
 8007e98:	d1ce      	bne.n	8007e38 <ilog10+0x10>
		}
	}
	while (n < 1) {		/* Decimate digit in left shift */
 8007e9a:	e026      	b.n	8007eea <ilog10+0xc2>
		if (n < 0.00001) {
 8007e9c:	a31c      	add	r3, pc, #112	; (adr r3, 8007f10 <ilog10+0xe8>)
 8007e9e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007ea2:	e9d7 0100 	ldrd	r0, r1, [r7]
 8007ea6:	f7f8 fdf1 	bl	8000a8c <__aeabi_dcmplt>
 8007eaa:	4603      	mov	r3, r0
 8007eac:	2b00      	cmp	r3, #0
 8007eae:	d00e      	beq.n	8007ece <ilog10+0xa6>
			n *= 100000; rv -= 5;
 8007eb0:	a315      	add	r3, pc, #84	; (adr r3, 8007f08 <ilog10+0xe0>)
 8007eb2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007eb6:	e9d7 0100 	ldrd	r0, r1, [r7]
 8007eba:	f7f8 fb75 	bl	80005a8 <__aeabi_dmul>
 8007ebe:	4602      	mov	r2, r0
 8007ec0:	460b      	mov	r3, r1
 8007ec2:	e9c7 2300 	strd	r2, r3, [r7]
 8007ec6:	68fb      	ldr	r3, [r7, #12]
 8007ec8:	3b05      	subs	r3, #5
 8007eca:	60fb      	str	r3, [r7, #12]
 8007ecc:	e00d      	b.n	8007eea <ilog10+0xc2>
		} else {
			n *= 10; rv--;
 8007ece:	f04f 0200 	mov.w	r2, #0
 8007ed2:	4b11      	ldr	r3, [pc, #68]	; (8007f18 <ilog10+0xf0>)
 8007ed4:	e9d7 0100 	ldrd	r0, r1, [r7]
 8007ed8:	f7f8 fb66 	bl	80005a8 <__aeabi_dmul>
 8007edc:	4602      	mov	r2, r0
 8007ede:	460b      	mov	r3, r1
 8007ee0:	e9c7 2300 	strd	r2, r3, [r7]
 8007ee4:	68fb      	ldr	r3, [r7, #12]
 8007ee6:	3b01      	subs	r3, #1
 8007ee8:	60fb      	str	r3, [r7, #12]
	while (n < 1) {		/* Decimate digit in left shift */
 8007eea:	f04f 0200 	mov.w	r2, #0
 8007eee:	4b0b      	ldr	r3, [pc, #44]	; (8007f1c <ilog10+0xf4>)
 8007ef0:	e9d7 0100 	ldrd	r0, r1, [r7]
 8007ef4:	f7f8 fdca 	bl	8000a8c <__aeabi_dcmplt>
 8007ef8:	4603      	mov	r3, r0
 8007efa:	2b00      	cmp	r3, #0
 8007efc:	d1ce      	bne.n	8007e9c <ilog10+0x74>
		}
	}
	return rv;
 8007efe:	68fb      	ldr	r3, [r7, #12]
}
 8007f00:	4618      	mov	r0, r3
 8007f02:	3710      	adds	r7, #16
 8007f04:	46bd      	mov	sp, r7
 8007f06:	bd80      	pop	{r7, pc}
 8007f08:	00000000 	.word	0x00000000
 8007f0c:	40f86a00 	.word	0x40f86a00
 8007f10:	88e368f1 	.word	0x88e368f1
 8007f14:	3ee4f8b5 	.word	0x3ee4f8b5
 8007f18:	40240000 	.word	0x40240000
 8007f1c:	3ff00000 	.word	0x3ff00000

08007f20 <i10x>:


static double i10x (int n)	/* Calculate 10^n in integer input */
{
 8007f20:	b580      	push	{r7, lr}
 8007f22:	b084      	sub	sp, #16
 8007f24:	af00      	add	r7, sp, #0
 8007f26:	6078      	str	r0, [r7, #4]
	double rv = 1;
 8007f28:	f04f 0200 	mov.w	r2, #0
 8007f2c:	4b2c      	ldr	r3, [pc, #176]	; (8007fe0 <i10x+0xc0>)
 8007f2e:	e9c7 2302 	strd	r2, r3, [r7, #8]

	while (n > 0) {		/* Left shift */
 8007f32:	e01f      	b.n	8007f74 <i10x+0x54>
		if (n >= 5) {
 8007f34:	687b      	ldr	r3, [r7, #4]
 8007f36:	2b04      	cmp	r3, #4
 8007f38:	dd0e      	ble.n	8007f58 <i10x+0x38>
			rv *= 100000; n -= 5;
 8007f3a:	a327      	add	r3, pc, #156	; (adr r3, 8007fd8 <i10x+0xb8>)
 8007f3c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007f40:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8007f44:	f7f8 fb30 	bl	80005a8 <__aeabi_dmul>
 8007f48:	4602      	mov	r2, r0
 8007f4a:	460b      	mov	r3, r1
 8007f4c:	e9c7 2302 	strd	r2, r3, [r7, #8]
 8007f50:	687b      	ldr	r3, [r7, #4]
 8007f52:	3b05      	subs	r3, #5
 8007f54:	607b      	str	r3, [r7, #4]
 8007f56:	e00d      	b.n	8007f74 <i10x+0x54>
		} else {
			rv *= 10; n--;
 8007f58:	f04f 0200 	mov.w	r2, #0
 8007f5c:	4b21      	ldr	r3, [pc, #132]	; (8007fe4 <i10x+0xc4>)
 8007f5e:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8007f62:	f7f8 fb21 	bl	80005a8 <__aeabi_dmul>
 8007f66:	4602      	mov	r2, r0
 8007f68:	460b      	mov	r3, r1
 8007f6a:	e9c7 2302 	strd	r2, r3, [r7, #8]
 8007f6e:	687b      	ldr	r3, [r7, #4]
 8007f70:	3b01      	subs	r3, #1
 8007f72:	607b      	str	r3, [r7, #4]
	while (n > 0) {		/* Left shift */
 8007f74:	687b      	ldr	r3, [r7, #4]
 8007f76:	2b00      	cmp	r3, #0
 8007f78:	dcdc      	bgt.n	8007f34 <i10x+0x14>
		}
	}
	while (n < 0) {		/* Right shift */
 8007f7a:	e020      	b.n	8007fbe <i10x+0x9e>
		if (n <= -5) {
 8007f7c:	687b      	ldr	r3, [r7, #4]
 8007f7e:	f113 0f04 	cmn.w	r3, #4
 8007f82:	da0e      	bge.n	8007fa2 <i10x+0x82>
			rv /= 100000; n += 5;
 8007f84:	a314      	add	r3, pc, #80	; (adr r3, 8007fd8 <i10x+0xb8>)
 8007f86:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007f8a:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8007f8e:	f7f8 fc35 	bl	80007fc <__aeabi_ddiv>
 8007f92:	4602      	mov	r2, r0
 8007f94:	460b      	mov	r3, r1
 8007f96:	e9c7 2302 	strd	r2, r3, [r7, #8]
 8007f9a:	687b      	ldr	r3, [r7, #4]
 8007f9c:	3305      	adds	r3, #5
 8007f9e:	607b      	str	r3, [r7, #4]
 8007fa0:	e00d      	b.n	8007fbe <i10x+0x9e>
		} else {
			rv /= 10; n++;
 8007fa2:	f04f 0200 	mov.w	r2, #0
 8007fa6:	4b0f      	ldr	r3, [pc, #60]	; (8007fe4 <i10x+0xc4>)
 8007fa8:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8007fac:	f7f8 fc26 	bl	80007fc <__aeabi_ddiv>
 8007fb0:	4602      	mov	r2, r0
 8007fb2:	460b      	mov	r3, r1
 8007fb4:	e9c7 2302 	strd	r2, r3, [r7, #8]
 8007fb8:	687b      	ldr	r3, [r7, #4]
 8007fba:	3301      	adds	r3, #1
 8007fbc:	607b      	str	r3, [r7, #4]
	while (n < 0) {		/* Right shift */
 8007fbe:	687b      	ldr	r3, [r7, #4]
 8007fc0:	2b00      	cmp	r3, #0
 8007fc2:	dbdb      	blt.n	8007f7c <i10x+0x5c>
		}
	}
	return rv;
 8007fc4:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
}
 8007fc8:	4610      	mov	r0, r2
 8007fca:	4619      	mov	r1, r3
 8007fcc:	3710      	adds	r7, #16
 8007fce:	46bd      	mov	sp, r7
 8007fd0:	bd80      	pop	{r7, pc}
 8007fd2:	bf00      	nop
 8007fd4:	f3af 8000 	nop.w
 8007fd8:	00000000 	.word	0x00000000
 8007fdc:	40f86a00 	.word	0x40f86a00
 8007fe0:	3ff00000 	.word	0x3ff00000
 8007fe4:	40240000 	.word	0x40240000

08007fe8 <ftoa>:
	char* buf,	/* Buffer to output the floating point string */
	double val,	/* Value to output */
	int prec,	/* Number of fractional digits */
	TCHAR fmt	/* Notation */
)
{
 8007fe8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007fea:	b08f      	sub	sp, #60	; 0x3c
 8007fec:	af00      	add	r7, sp, #0
 8007fee:	60f8      	str	r0, [r7, #12]
 8007ff0:	e9c7 2300 	strd	r2, r3, [r7]
	int d;
	int e = 0, m = 0;
 8007ff4:	2300      	movs	r3, #0
 8007ff6:	637b      	str	r3, [r7, #52]	; 0x34
 8007ff8:	2300      	movs	r3, #0
 8007ffa:	633b      	str	r3, [r7, #48]	; 0x30
	char sign = 0;
 8007ffc:	2300      	movs	r3, #0
 8007ffe:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	double w;
	const char *er = 0;
 8008002:	2300      	movs	r3, #0
 8008004:	62bb      	str	r3, [r7, #40]	; 0x28
	const char ds = FF_PRINT_FLOAT == 2 ? ',' : '.';
 8008006:	232e      	movs	r3, #46	; 0x2e
 8008008:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27


	if (isnan(val)) {			/* Not a number? */
 800800c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008010:	e9d7 0100 	ldrd	r0, r1, [r7]
 8008014:	f7f8 fd62 	bl	8000adc <__aeabi_dcmpun>
 8008018:	4603      	mov	r3, r0
 800801a:	2b00      	cmp	r3, #0
 800801c:	d002      	beq.n	8008024 <ftoa+0x3c>
		er = "NaN";
 800801e:	4b8f      	ldr	r3, [pc, #572]	; (800825c <ftoa+0x274>)
 8008020:	62bb      	str	r3, [r7, #40]	; 0x28
 8008022:	e149      	b.n	80082b8 <ftoa+0x2d0>
	} else {
		if (prec < 0) prec = 6;	/* Default precision? (6 fractional digits) */
 8008024:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8008026:	2b00      	cmp	r3, #0
 8008028:	da01      	bge.n	800802e <ftoa+0x46>
 800802a:	2306      	movs	r3, #6
 800802c:	653b      	str	r3, [r7, #80]	; 0x50
		if (val < 0) {			/* Negative? */
 800802e:	f04f 0200 	mov.w	r2, #0
 8008032:	f04f 0300 	mov.w	r3, #0
 8008036:	e9d7 0100 	ldrd	r0, r1, [r7]
 800803a:	f7f8 fd27 	bl	8000a8c <__aeabi_dcmplt>
 800803e:	4603      	mov	r3, r0
 8008040:	2b00      	cmp	r3, #0
 8008042:	d00f      	beq.n	8008064 <ftoa+0x7c>
			val = 0 - val; sign = '-';
 8008044:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008048:	f04f 0000 	mov.w	r0, #0
 800804c:	f04f 0100 	mov.w	r1, #0
 8008050:	f7f8 f8f2 	bl	8000238 <__aeabi_dsub>
 8008054:	4602      	mov	r2, r0
 8008056:	460b      	mov	r3, r1
 8008058:	e9c7 2300 	strd	r2, r3, [r7]
 800805c:	232d      	movs	r3, #45	; 0x2d
 800805e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 8008062:	e002      	b.n	800806a <ftoa+0x82>
		} else {
			sign = '+';
 8008064:	232b      	movs	r3, #43	; 0x2b
 8008066:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		}
		if (isinf(val)) {		/* Infinite? */
 800806a:	683c      	ldr	r4, [r7, #0]
 800806c:	687b      	ldr	r3, [r7, #4]
 800806e:	f023 4500 	bic.w	r5, r3, #2147483648	; 0x80000000
 8008072:	2301      	movs	r3, #1
 8008074:	461e      	mov	r6, r3
 8008076:	f04f 32ff 	mov.w	r2, #4294967295
 800807a:	4b79      	ldr	r3, [pc, #484]	; (8008260 <ftoa+0x278>)
 800807c:	4620      	mov	r0, r4
 800807e:	4629      	mov	r1, r5
 8008080:	f7f8 fd2c 	bl	8000adc <__aeabi_dcmpun>
 8008084:	4603      	mov	r3, r0
 8008086:	2b00      	cmp	r3, #0
 8008088:	d10b      	bne.n	80080a2 <ftoa+0xba>
 800808a:	f04f 32ff 	mov.w	r2, #4294967295
 800808e:	4b74      	ldr	r3, [pc, #464]	; (8008260 <ftoa+0x278>)
 8008090:	4620      	mov	r0, r4
 8008092:	4629      	mov	r1, r5
 8008094:	f7f8 fd04 	bl	8000aa0 <__aeabi_dcmple>
 8008098:	4603      	mov	r3, r0
 800809a:	2b00      	cmp	r3, #0
 800809c:	d101      	bne.n	80080a2 <ftoa+0xba>
 800809e:	2300      	movs	r3, #0
 80080a0:	461e      	mov	r6, r3
 80080a2:	b2f3      	uxtb	r3, r6
 80080a4:	f083 0301 	eor.w	r3, r3, #1
 80080a8:	b2db      	uxtb	r3, r3
 80080aa:	2b00      	cmp	r3, #0
 80080ac:	d002      	beq.n	80080b4 <ftoa+0xcc>
			er = "INF";
 80080ae:	4b6d      	ldr	r3, [pc, #436]	; (8008264 <ftoa+0x27c>)
 80080b0:	62bb      	str	r3, [r7, #40]	; 0x28
 80080b2:	e071      	b.n	8008198 <ftoa+0x1b0>
		} else {
			if (fmt == 'f') {	/* Decimal notation? */
 80080b4:	f897 3054 	ldrb.w	r3, [r7, #84]	; 0x54
 80080b8:	2b66      	cmp	r3, #102	; 0x66
 80080ba:	d126      	bne.n	800810a <ftoa+0x122>
				val += i10x(0 - prec) / 2;	/* Round (nearest) */
 80080bc:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80080be:	425b      	negs	r3, r3
 80080c0:	4618      	mov	r0, r3
 80080c2:	f7ff ff2d 	bl	8007f20 <i10x>
 80080c6:	f04f 0200 	mov.w	r2, #0
 80080ca:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80080ce:	f7f8 fb95 	bl	80007fc <__aeabi_ddiv>
 80080d2:	4602      	mov	r2, r0
 80080d4:	460b      	mov	r3, r1
 80080d6:	e9d7 0100 	ldrd	r0, r1, [r7]
 80080da:	f7f8 f8af 	bl	800023c <__adddf3>
 80080de:	4602      	mov	r2, r0
 80080e0:	460b      	mov	r3, r1
 80080e2:	e9c7 2300 	strd	r2, r3, [r7]
				m = ilog10(val);
 80080e6:	e9d7 0100 	ldrd	r0, r1, [r7]
 80080ea:	f7ff fe9d 	bl	8007e28 <ilog10>
 80080ee:	6338      	str	r0, [r7, #48]	; 0x30
				if (m < 0) m = 0;
 80080f0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80080f2:	2b00      	cmp	r3, #0
 80080f4:	da01      	bge.n	80080fa <ftoa+0x112>
 80080f6:	2300      	movs	r3, #0
 80080f8:	633b      	str	r3, [r7, #48]	; 0x30
				if (m + prec + 3 >= SZ_NUM_BUF) er = "OV";	/* Buffer overflow? */
 80080fa:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80080fc:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80080fe:	4413      	add	r3, r2
 8008100:	2b1c      	cmp	r3, #28
 8008102:	dd49      	ble.n	8008198 <ftoa+0x1b0>
 8008104:	4b58      	ldr	r3, [pc, #352]	; (8008268 <ftoa+0x280>)
 8008106:	62bb      	str	r3, [r7, #40]	; 0x28
 8008108:	e046      	b.n	8008198 <ftoa+0x1b0>
			} else {			/* E notation */
				if (val != 0) {		/* Not a true zero? */
 800810a:	f04f 0200 	mov.w	r2, #0
 800810e:	f04f 0300 	mov.w	r3, #0
 8008112:	e9d7 0100 	ldrd	r0, r1, [r7]
 8008116:	f7f8 fcaf 	bl	8000a78 <__aeabi_dcmpeq>
 800811a:	4603      	mov	r3, r0
 800811c:	2b00      	cmp	r3, #0
 800811e:	d13b      	bne.n	8008198 <ftoa+0x1b0>
					val += i10x(ilog10(val) - prec) / 2;	/* Round (nearest) */
 8008120:	e9d7 0100 	ldrd	r0, r1, [r7]
 8008124:	f7ff fe80 	bl	8007e28 <ilog10>
 8008128:	4602      	mov	r2, r0
 800812a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800812c:	1ad3      	subs	r3, r2, r3
 800812e:	4618      	mov	r0, r3
 8008130:	f7ff fef6 	bl	8007f20 <i10x>
 8008134:	f04f 0200 	mov.w	r2, #0
 8008138:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800813c:	f7f8 fb5e 	bl	80007fc <__aeabi_ddiv>
 8008140:	4602      	mov	r2, r0
 8008142:	460b      	mov	r3, r1
 8008144:	e9d7 0100 	ldrd	r0, r1, [r7]
 8008148:	f7f8 f878 	bl	800023c <__adddf3>
 800814c:	4602      	mov	r2, r0
 800814e:	460b      	mov	r3, r1
 8008150:	e9c7 2300 	strd	r2, r3, [r7]
					e = ilog10(val);
 8008154:	e9d7 0100 	ldrd	r0, r1, [r7]
 8008158:	f7ff fe66 	bl	8007e28 <ilog10>
 800815c:	6378      	str	r0, [r7, #52]	; 0x34
					if (e > 99 || prec + 7 >= SZ_NUM_BUF) {	/* Buffer overflow or E > +99? */
 800815e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008160:	2b63      	cmp	r3, #99	; 0x63
 8008162:	dc02      	bgt.n	800816a <ftoa+0x182>
 8008164:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8008166:	2b18      	cmp	r3, #24
 8008168:	dd02      	ble.n	8008170 <ftoa+0x188>
						er = "OV";
 800816a:	4b3f      	ldr	r3, [pc, #252]	; (8008268 <ftoa+0x280>)
 800816c:	62bb      	str	r3, [r7, #40]	; 0x28
 800816e:	e013      	b.n	8008198 <ftoa+0x1b0>
					} else {
						if (e < -99) e = -99;
 8008170:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008172:	f113 0f63 	cmn.w	r3, #99	; 0x63
 8008176:	da02      	bge.n	800817e <ftoa+0x196>
 8008178:	f06f 0362 	mvn.w	r3, #98	; 0x62
 800817c:	637b      	str	r3, [r7, #52]	; 0x34
						val /= i10x(e);	/* Normalize */
 800817e:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8008180:	f7ff fece 	bl	8007f20 <i10x>
 8008184:	4602      	mov	r2, r0
 8008186:	460b      	mov	r3, r1
 8008188:	e9d7 0100 	ldrd	r0, r1, [r7]
 800818c:	f7f8 fb36 	bl	80007fc <__aeabi_ddiv>
 8008190:	4602      	mov	r2, r0
 8008192:	460b      	mov	r3, r1
 8008194:	e9c7 2300 	strd	r2, r3, [r7]
					}
				}
			}
		}
		if (!er) {	/* Not error condition */
 8008198:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800819a:	2b00      	cmp	r3, #0
 800819c:	f040 808c 	bne.w	80082b8 <ftoa+0x2d0>
			if (sign == '-') *buf++ = sign;	/* Add a - if negative value */
 80081a0:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80081a4:	2b2d      	cmp	r3, #45	; 0x2d
 80081a6:	d105      	bne.n	80081b4 <ftoa+0x1cc>
 80081a8:	68fb      	ldr	r3, [r7, #12]
 80081aa:	1c5a      	adds	r2, r3, #1
 80081ac:	60fa      	str	r2, [r7, #12]
 80081ae:	f897 202f 	ldrb.w	r2, [r7, #47]	; 0x2f
 80081b2:	701a      	strb	r2, [r3, #0]
			do {				/* Put decimal number */
				if (m == -1) *buf++ = ds;	/* Insert a decimal separator when get into fractional part */
 80081b4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80081b6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80081ba:	d105      	bne.n	80081c8 <ftoa+0x1e0>
 80081bc:	68fb      	ldr	r3, [r7, #12]
 80081be:	1c5a      	adds	r2, r3, #1
 80081c0:	60fa      	str	r2, [r7, #12]
 80081c2:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 80081c6:	701a      	strb	r2, [r3, #0]
				w = i10x(m);				/* Snip the highest digit d */
 80081c8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80081ca:	f7ff fea9 	bl	8007f20 <i10x>
 80081ce:	e9c7 0106 	strd	r0, r1, [r7, #24]
				d = (int)(val / w); val -= d * w;
 80081d2:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80081d6:	e9d7 0100 	ldrd	r0, r1, [r7]
 80081da:	f7f8 fb0f 	bl	80007fc <__aeabi_ddiv>
 80081de:	4602      	mov	r2, r0
 80081e0:	460b      	mov	r3, r1
 80081e2:	4610      	mov	r0, r2
 80081e4:	4619      	mov	r1, r3
 80081e6:	f7f8 fc8f 	bl	8000b08 <__aeabi_d2iz>
 80081ea:	4603      	mov	r3, r0
 80081ec:	617b      	str	r3, [r7, #20]
 80081ee:	6978      	ldr	r0, [r7, #20]
 80081f0:	f7f8 f970 	bl	80004d4 <__aeabi_i2d>
 80081f4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80081f8:	f7f8 f9d6 	bl	80005a8 <__aeabi_dmul>
 80081fc:	4602      	mov	r2, r0
 80081fe:	460b      	mov	r3, r1
 8008200:	e9d7 0100 	ldrd	r0, r1, [r7]
 8008204:	f7f8 f818 	bl	8000238 <__aeabi_dsub>
 8008208:	4602      	mov	r2, r0
 800820a:	460b      	mov	r3, r1
 800820c:	e9c7 2300 	strd	r2, r3, [r7]
				*buf++ = (char)('0' + d);	/* Put the digit */
 8008210:	697b      	ldr	r3, [r7, #20]
 8008212:	b2da      	uxtb	r2, r3
 8008214:	68fb      	ldr	r3, [r7, #12]
 8008216:	1c59      	adds	r1, r3, #1
 8008218:	60f9      	str	r1, [r7, #12]
 800821a:	3230      	adds	r2, #48	; 0x30
 800821c:	b2d2      	uxtb	r2, r2
 800821e:	701a      	strb	r2, [r3, #0]
			} while (--m >= -prec);			/* Output all digits specified by prec */
 8008220:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008222:	3b01      	subs	r3, #1
 8008224:	633b      	str	r3, [r7, #48]	; 0x30
 8008226:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8008228:	425b      	negs	r3, r3
 800822a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800822c:	429a      	cmp	r2, r3
 800822e:	dac1      	bge.n	80081b4 <ftoa+0x1cc>
			if (fmt != 'f') {	/* Put exponent if needed */
 8008230:	f897 3054 	ldrb.w	r3, [r7, #84]	; 0x54
 8008234:	2b66      	cmp	r3, #102	; 0x66
 8008236:	d03f      	beq.n	80082b8 <ftoa+0x2d0>
				*buf++ = (char)fmt;
 8008238:	68fb      	ldr	r3, [r7, #12]
 800823a:	1c5a      	adds	r2, r3, #1
 800823c:	60fa      	str	r2, [r7, #12]
 800823e:	f897 2054 	ldrb.w	r2, [r7, #84]	; 0x54
 8008242:	701a      	strb	r2, [r3, #0]
				if (e < 0) {
 8008244:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008246:	2b00      	cmp	r3, #0
 8008248:	da10      	bge.n	800826c <ftoa+0x284>
					e = 0 - e; *buf++ = '-';
 800824a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800824c:	425b      	negs	r3, r3
 800824e:	637b      	str	r3, [r7, #52]	; 0x34
 8008250:	68fb      	ldr	r3, [r7, #12]
 8008252:	1c5a      	adds	r2, r3, #1
 8008254:	60fa      	str	r2, [r7, #12]
 8008256:	222d      	movs	r2, #45	; 0x2d
 8008258:	701a      	strb	r2, [r3, #0]
 800825a:	e00c      	b.n	8008276 <ftoa+0x28e>
 800825c:	08019efc 	.word	0x08019efc
 8008260:	7fefffff 	.word	0x7fefffff
 8008264:	08019f00 	.word	0x08019f00
 8008268:	08019f04 	.word	0x08019f04
				} else {
					*buf++ = '+';
 800826c:	68fb      	ldr	r3, [r7, #12]
 800826e:	1c5a      	adds	r2, r3, #1
 8008270:	60fa      	str	r2, [r7, #12]
 8008272:	222b      	movs	r2, #43	; 0x2b
 8008274:	701a      	strb	r2, [r3, #0]
				}
				*buf++ = (char)('0' + e / 10);
 8008276:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008278:	4a1f      	ldr	r2, [pc, #124]	; (80082f8 <ftoa+0x310>)
 800827a:	fb82 1203 	smull	r1, r2, r2, r3
 800827e:	1092      	asrs	r2, r2, #2
 8008280:	17db      	asrs	r3, r3, #31
 8008282:	1ad3      	subs	r3, r2, r3
 8008284:	b2da      	uxtb	r2, r3
 8008286:	68fb      	ldr	r3, [r7, #12]
 8008288:	1c59      	adds	r1, r3, #1
 800828a:	60f9      	str	r1, [r7, #12]
 800828c:	3230      	adds	r2, #48	; 0x30
 800828e:	b2d2      	uxtb	r2, r2
 8008290:	701a      	strb	r2, [r3, #0]
				*buf++ = (char)('0' + e % 10);
 8008292:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8008294:	4b18      	ldr	r3, [pc, #96]	; (80082f8 <ftoa+0x310>)
 8008296:	fb83 1302 	smull	r1, r3, r3, r2
 800829a:	1099      	asrs	r1, r3, #2
 800829c:	17d3      	asrs	r3, r2, #31
 800829e:	1ac9      	subs	r1, r1, r3
 80082a0:	460b      	mov	r3, r1
 80082a2:	009b      	lsls	r3, r3, #2
 80082a4:	440b      	add	r3, r1
 80082a6:	005b      	lsls	r3, r3, #1
 80082a8:	1ad1      	subs	r1, r2, r3
 80082aa:	b2ca      	uxtb	r2, r1
 80082ac:	68fb      	ldr	r3, [r7, #12]
 80082ae:	1c59      	adds	r1, r3, #1
 80082b0:	60f9      	str	r1, [r7, #12]
 80082b2:	3230      	adds	r2, #48	; 0x30
 80082b4:	b2d2      	uxtb	r2, r2
 80082b6:	701a      	strb	r2, [r3, #0]
			}
		}
	}
	if (er) {	/* Error condition */
 80082b8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80082ba:	2b00      	cmp	r3, #0
 80082bc:	d015      	beq.n	80082ea <ftoa+0x302>
		if (sign) *buf++ = sign;		/* Add sign if needed */
 80082be:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80082c2:	2b00      	cmp	r3, #0
 80082c4:	d005      	beq.n	80082d2 <ftoa+0x2ea>
 80082c6:	68fb      	ldr	r3, [r7, #12]
 80082c8:	1c5a      	adds	r2, r3, #1
 80082ca:	60fa      	str	r2, [r7, #12]
 80082cc:	f897 202f 	ldrb.w	r2, [r7, #47]	; 0x2f
 80082d0:	701a      	strb	r2, [r3, #0]
		do {		/* Put error symbol */
			*buf++ = *er++;
 80082d2:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80082d4:	1c53      	adds	r3, r2, #1
 80082d6:	62bb      	str	r3, [r7, #40]	; 0x28
 80082d8:	68fb      	ldr	r3, [r7, #12]
 80082da:	1c59      	adds	r1, r3, #1
 80082dc:	60f9      	str	r1, [r7, #12]
 80082de:	7812      	ldrb	r2, [r2, #0]
 80082e0:	701a      	strb	r2, [r3, #0]
		} while (*er);
 80082e2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80082e4:	781b      	ldrb	r3, [r3, #0]
 80082e6:	2b00      	cmp	r3, #0
 80082e8:	d1f3      	bne.n	80082d2 <ftoa+0x2ea>
	}
	*buf = 0;	/* Term */
 80082ea:	68fb      	ldr	r3, [r7, #12]
 80082ec:	2200      	movs	r2, #0
 80082ee:	701a      	strb	r2, [r3, #0]
}
 80082f0:	bf00      	nop
 80082f2:	373c      	adds	r7, #60	; 0x3c
 80082f4:	46bd      	mov	sp, r7
 80082f6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80082f8:	66666667 	.word	0x66666667

080082fc <f_printf>:
int f_printf (
	FIL* fp,			/* Pointer to the file object */
	const TCHAR* fmt,	/* Pointer to the format string */
	...					/* Optional arguments... */
)
{
 80082fc:	b40e      	push	{r1, r2, r3}
 80082fe:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008302:	b0b0      	sub	sp, #192	; 0xc0
 8008304:	af02      	add	r7, sp, #8
 8008306:	6178      	str	r0, [r7, #20]
#else
	DWORD v;
#endif
	TCHAR *tp;
	TCHAR tc, pad;
	TCHAR nul = 0;
 8008308:	2300      	movs	r3, #0
 800830a:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
	char d, str[SZ_NUM_BUF];


	putc_init(&pb, fp);
 800830e:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8008312:	6979      	ldr	r1, [r7, #20]
 8008314:	4618      	mov	r0, r3
 8008316:	f7ff fd75 	bl	8007e04 <putc_init>

	va_start(arp, fmt);
 800831a:	f107 03e0 	add.w	r3, r7, #224	; 0xe0
 800831e:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c

	for (;;) {
		tc = *fmt++;
 8008322:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8008326:	1c5a      	adds	r2, r3, #1
 8008328:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 800832c:	781b      	ldrb	r3, [r3, #0]
 800832e:	f887 3093 	strb.w	r3, [r7, #147]	; 0x93
		if (tc == 0) break;			/* End of format string */
 8008332:	f897 3093 	ldrb.w	r3, [r7, #147]	; 0x93
 8008336:	2b00      	cmp	r3, #0
 8008338:	f000 8352 	beq.w	80089e0 <f_printf+0x6e4>
		if (tc != '%') {			/* Not an escape character (pass-through) */
 800833c:	f897 3093 	ldrb.w	r3, [r7, #147]	; 0x93
 8008340:	2b25      	cmp	r3, #37	; 0x25
 8008342:	d008      	beq.n	8008356 <f_printf+0x5a>
			putc_bfd(&pb, tc);
 8008344:	f897 2093 	ldrb.w	r2, [r7, #147]	; 0x93
 8008348:	f107 0340 	add.w	r3, r7, #64	; 0x40
 800834c:	4611      	mov	r1, r2
 800834e:	4618      	mov	r0, r3
 8008350:	f7ff fcfb 	bl	8007d4a <putc_bfd>
			continue;
 8008354:	e343      	b.n	80089de <f_printf+0x6e2>
		}
		f = w = 0; pad = ' '; prec = -1;	/* Initialize parms */
 8008356:	2300      	movs	r3, #0
 8008358:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800835c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8008360:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8008364:	2320      	movs	r3, #32
 8008366:	f887 3092 	strb.w	r3, [r7, #146]	; 0x92
 800836a:	f04f 33ff 	mov.w	r3, #4294967295
 800836e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
		tc = *fmt++;
 8008372:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8008376:	1c5a      	adds	r2, r3, #1
 8008378:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 800837c:	781b      	ldrb	r3, [r3, #0]
 800837e:	f887 3093 	strb.w	r3, [r7, #147]	; 0x93
		if (tc == '0') {			/* Flag: '0' padded */
 8008382:	f897 3093 	ldrb.w	r3, [r7, #147]	; 0x93
 8008386:	2b30      	cmp	r3, #48	; 0x30
 8008388:	d10b      	bne.n	80083a2 <f_printf+0xa6>
			pad = '0'; tc = *fmt++;
 800838a:	2330      	movs	r3, #48	; 0x30
 800838c:	f887 3092 	strb.w	r3, [r7, #146]	; 0x92
 8008390:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8008394:	1c5a      	adds	r2, r3, #1
 8008396:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 800839a:	781b      	ldrb	r3, [r3, #0]
 800839c:	f887 3093 	strb.w	r3, [r7, #147]	; 0x93
 80083a0:	e00e      	b.n	80083c0 <f_printf+0xc4>
		} else if (tc == '-') {		/* Flag: Left aligned */
 80083a2:	f897 3093 	ldrb.w	r3, [r7, #147]	; 0x93
 80083a6:	2b2d      	cmp	r3, #45	; 0x2d
 80083a8:	d10a      	bne.n	80083c0 <f_printf+0xc4>
			f = 2; tc = *fmt++;
 80083aa:	2302      	movs	r3, #2
 80083ac:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 80083b0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80083b4:	1c5a      	adds	r2, r3, #1
 80083b6:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 80083ba:	781b      	ldrb	r3, [r3, #0]
 80083bc:	f887 3093 	strb.w	r3, [r7, #147]	; 0x93
		}
		if (tc == '*') {			/* Minimum width from an argument */
 80083c0:	f897 3093 	ldrb.w	r3, [r7, #147]	; 0x93
 80083c4:	2b2a      	cmp	r3, #42	; 0x2a
 80083c6:	d125      	bne.n	8008414 <f_printf+0x118>
			w = va_arg(arp, int);
 80083c8:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80083cc:	1d1a      	adds	r2, r3, #4
 80083ce:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 80083d2:	681b      	ldr	r3, [r3, #0]
 80083d4:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
			tc = *fmt++;
 80083d8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80083dc:	1c5a      	adds	r2, r3, #1
 80083de:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 80083e2:	781b      	ldrb	r3, [r3, #0]
 80083e4:	f887 3093 	strb.w	r3, [r7, #147]	; 0x93
 80083e8:	e01c      	b.n	8008424 <f_printf+0x128>
		} else {
			while (IsDigit(tc)) {	/* Minimum width */
				w = w * 10 + tc - '0';
 80083ea:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 80083ee:	4613      	mov	r3, r2
 80083f0:	009b      	lsls	r3, r3, #2
 80083f2:	4413      	add	r3, r2
 80083f4:	005b      	lsls	r3, r3, #1
 80083f6:	461a      	mov	r2, r3
 80083f8:	f897 3093 	ldrb.w	r3, [r7, #147]	; 0x93
 80083fc:	4413      	add	r3, r2
 80083fe:	3b30      	subs	r3, #48	; 0x30
 8008400:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
				tc = *fmt++;
 8008404:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8008408:	1c5a      	adds	r2, r3, #1
 800840a:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 800840e:	781b      	ldrb	r3, [r3, #0]
 8008410:	f887 3093 	strb.w	r3, [r7, #147]	; 0x93
			while (IsDigit(tc)) {	/* Minimum width */
 8008414:	f897 3093 	ldrb.w	r3, [r7, #147]	; 0x93
 8008418:	2b2f      	cmp	r3, #47	; 0x2f
 800841a:	d903      	bls.n	8008424 <f_printf+0x128>
 800841c:	f897 3093 	ldrb.w	r3, [r7, #147]	; 0x93
 8008420:	2b39      	cmp	r3, #57	; 0x39
 8008422:	d9e2      	bls.n	80083ea <f_printf+0xee>
			}
		}
		if (tc == '.') {			/* Precision */
 8008424:	f897 3093 	ldrb.w	r3, [r7, #147]	; 0x93
 8008428:	2b2e      	cmp	r3, #46	; 0x2e
 800842a:	d13d      	bne.n	80084a8 <f_printf+0x1ac>
			tc = *fmt++;
 800842c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8008430:	1c5a      	adds	r2, r3, #1
 8008432:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8008436:	781b      	ldrb	r3, [r3, #0]
 8008438:	f887 3093 	strb.w	r3, [r7, #147]	; 0x93
			if (tc == '*') {		/* Precision from an argument */
 800843c:	f897 3093 	ldrb.w	r3, [r7, #147]	; 0x93
 8008440:	2b2a      	cmp	r3, #42	; 0x2a
 8008442:	d110      	bne.n	8008466 <f_printf+0x16a>
				prec = va_arg(arp, int);
 8008444:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8008448:	1d1a      	adds	r2, r3, #4
 800844a:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 800844e:	681b      	ldr	r3, [r3, #0]
 8008450:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
				tc = *fmt++;
 8008454:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8008458:	1c5a      	adds	r2, r3, #1
 800845a:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 800845e:	781b      	ldrb	r3, [r3, #0]
 8008460:	f887 3093 	strb.w	r3, [r7, #147]	; 0x93
 8008464:	e020      	b.n	80084a8 <f_printf+0x1ac>
			} else {
				prec = 0;
 8008466:	2300      	movs	r3, #0
 8008468:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
				while (IsDigit(tc)) {	/* Precision */
 800846c:	e014      	b.n	8008498 <f_printf+0x19c>
					prec = prec * 10 + tc - '0';
 800846e:	f8d7 20a0 	ldr.w	r2, [r7, #160]	; 0xa0
 8008472:	4613      	mov	r3, r2
 8008474:	009b      	lsls	r3, r3, #2
 8008476:	4413      	add	r3, r2
 8008478:	005b      	lsls	r3, r3, #1
 800847a:	461a      	mov	r2, r3
 800847c:	f897 3093 	ldrb.w	r3, [r7, #147]	; 0x93
 8008480:	4413      	add	r3, r2
 8008482:	3b30      	subs	r3, #48	; 0x30
 8008484:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
					tc = *fmt++;
 8008488:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800848c:	1c5a      	adds	r2, r3, #1
 800848e:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8008492:	781b      	ldrb	r3, [r3, #0]
 8008494:	f887 3093 	strb.w	r3, [r7, #147]	; 0x93
				while (IsDigit(tc)) {	/* Precision */
 8008498:	f897 3093 	ldrb.w	r3, [r7, #147]	; 0x93
 800849c:	2b2f      	cmp	r3, #47	; 0x2f
 800849e:	d903      	bls.n	80084a8 <f_printf+0x1ac>
 80084a0:	f897 3093 	ldrb.w	r3, [r7, #147]	; 0x93
 80084a4:	2b39      	cmp	r3, #57	; 0x39
 80084a6:	d9e2      	bls.n	800846e <f_printf+0x172>
				}
			}
		}
		if (tc == 'l') {			/* Size: long int */
 80084a8:	f897 3093 	ldrb.w	r3, [r7, #147]	; 0x93
 80084ac:	2b6c      	cmp	r3, #108	; 0x6c
 80084ae:	d11f      	bne.n	80084f0 <f_printf+0x1f4>
			f |= 4; tc = *fmt++;
 80084b0:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 80084b4:	f043 0304 	orr.w	r3, r3, #4
 80084b8:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 80084bc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80084c0:	1c5a      	adds	r2, r3, #1
 80084c2:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 80084c6:	781b      	ldrb	r3, [r3, #0]
 80084c8:	f887 3093 	strb.w	r3, [r7, #147]	; 0x93
#if FF_PRINT_LLI && FF_INTDEF == 2
			if (tc == 'l') {		/* Size: long long int */
 80084cc:	f897 3093 	ldrb.w	r3, [r7, #147]	; 0x93
 80084d0:	2b6c      	cmp	r3, #108	; 0x6c
 80084d2:	d10d      	bne.n	80084f0 <f_printf+0x1f4>
				f |= 8; tc = *fmt++;
 80084d4:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 80084d8:	f043 0308 	orr.w	r3, r3, #8
 80084dc:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 80084e0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80084e4:	1c5a      	adds	r2, r3, #1
 80084e6:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 80084ea:	781b      	ldrb	r3, [r3, #0]
 80084ec:	f887 3093 	strb.w	r3, [r7, #147]	; 0x93
			}
#endif
		}
		if (tc == 0) break;			/* End of format string */
 80084f0:	f897 3093 	ldrb.w	r3, [r7, #147]	; 0x93
 80084f4:	2b00      	cmp	r3, #0
 80084f6:	f000 8275 	beq.w	80089e4 <f_printf+0x6e8>
		switch (tc) {				/* Atgument type is... */
 80084fa:	f897 3093 	ldrb.w	r3, [r7, #147]	; 0x93
 80084fe:	3b45      	subs	r3, #69	; 0x45
 8008500:	2b33      	cmp	r3, #51	; 0x33
 8008502:	f200 8163 	bhi.w	80087cc <f_printf+0x4d0>
 8008506:	a201      	add	r2, pc, #4	; (adr r2, 800850c <f_printf+0x210>)
 8008508:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800850c:	080086ff 	.word	0x080086ff
 8008510:	080087cd 	.word	0x080087cd
 8008514:	080087cd 	.word	0x080087cd
 8008518:	080087cd 	.word	0x080087cd
 800851c:	080087cd 	.word	0x080087cd
 8008520:	080087cd 	.word	0x080087cd
 8008524:	080087cd 	.word	0x080087cd
 8008528:	080087cd 	.word	0x080087cd
 800852c:	080087cd 	.word	0x080087cd
 8008530:	080087cd 	.word	0x080087cd
 8008534:	080087cd 	.word	0x080087cd
 8008538:	080087cd 	.word	0x080087cd
 800853c:	080087cd 	.word	0x080087cd
 8008540:	080087cd 	.word	0x080087cd
 8008544:	080087cd 	.word	0x080087cd
 8008548:	080087cd 	.word	0x080087cd
 800854c:	080087cd 	.word	0x080087cd
 8008550:	080087cd 	.word	0x080087cd
 8008554:	080087cd 	.word	0x080087cd
 8008558:	080085f5 	.word	0x080085f5
 800855c:	080087cd 	.word	0x080087cd
 8008560:	080087cd 	.word	0x080087cd
 8008564:	080087cd 	.word	0x080087cd
 8008568:	080087cd 	.word	0x080087cd
 800856c:	080087cd 	.word	0x080087cd
 8008570:	080087cd 	.word	0x080087cd
 8008574:	080087cd 	.word	0x080087cd
 8008578:	080087cd 	.word	0x080087cd
 800857c:	080087cd 	.word	0x080087cd
 8008580:	080085dd 	.word	0x080085dd
 8008584:	080085fd 	.word	0x080085fd
 8008588:	080085ed 	.word	0x080085ed
 800858c:	080086ff 	.word	0x080086ff
 8008590:	080086ff 	.word	0x080086ff
 8008594:	080087cd 	.word	0x080087cd
 8008598:	080087cd 	.word	0x080087cd
 800859c:	080087cd 	.word	0x080087cd
 80085a0:	080087cd 	.word	0x080087cd
 80085a4:	080087cd 	.word	0x080087cd
 80085a8:	080087cd 	.word	0x080087cd
 80085ac:	080087cd 	.word	0x080087cd
 80085b0:	080087cd 	.word	0x080087cd
 80085b4:	080085e5 	.word	0x080085e5
 80085b8:	080087cd 	.word	0x080087cd
 80085bc:	080087cd 	.word	0x080087cd
 80085c0:	080087cd 	.word	0x080087cd
 80085c4:	08008619 	.word	0x08008619
 80085c8:	080087cd 	.word	0x080087cd
 80085cc:	080085ed 	.word	0x080085ed
 80085d0:	080087cd 	.word	0x080087cd
 80085d4:	080087cd 	.word	0x080087cd
 80085d8:	080085f5 	.word	0x080085f5
		case 'b':					/* Unsigned binary */
			r = 2; break;
 80085dc:	2302      	movs	r3, #2
 80085de:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 80085e2:	e0fc      	b.n	80087de <f_printf+0x4e2>

		case 'o':					/* Unsigned octal */
			r = 8; break;
 80085e4:	2308      	movs	r3, #8
 80085e6:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 80085ea:	e0f8      	b.n	80087de <f_printf+0x4e2>

		case 'd':					/* Signed decimal */
		case 'u': 					/* Unsigned decimal */
			r = 10; break;
 80085ec:	230a      	movs	r3, #10
 80085ee:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 80085f2:	e0f4      	b.n	80087de <f_printf+0x4e2>

		case 'x':					/* Unsigned hexadecimal (lower case) */
		case 'X': 					/* Unsigned hexadecimal (upper case) */
			r = 16; break;
 80085f4:	2310      	movs	r3, #16
 80085f6:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 80085fa:	e0f0      	b.n	80087de <f_printf+0x4e2>

		case 'c':					/* Character */
			putc_bfd(&pb, (TCHAR)va_arg(arp, int));
 80085fc:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8008600:	1d1a      	adds	r2, r3, #4
 8008602:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8008606:	681b      	ldr	r3, [r3, #0]
 8008608:	b2da      	uxtb	r2, r3
 800860a:	f107 0340 	add.w	r3, r7, #64	; 0x40
 800860e:	4611      	mov	r1, r2
 8008610:	4618      	mov	r0, r3
 8008612:	f7ff fb9a 	bl	8007d4a <putc_bfd>
			continue;
 8008616:	e1e2      	b.n	80089de <f_printf+0x6e2>

		case 's':					/* String */
			tp = va_arg(arp, TCHAR*);	/* Get a pointer argument */
 8008618:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800861c:	1d1a      	adds	r2, r3, #4
 800861e:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8008622:	681b      	ldr	r3, [r3, #0]
 8008624:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
			if (!tp) tp = &nul;		/* Null ptr generates a null string */
 8008628:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 800862c:	2b00      	cmp	r3, #0
 800862e:	d103      	bne.n	8008638 <f_printf+0x33c>
 8008630:	f107 033f 	add.w	r3, r7, #63	; 0x3f
 8008634:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
			for (j = 0; tp[j]; j++) ;	/* j = tcslen(tp) */
 8008638:	2300      	movs	r3, #0
 800863a:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800863e:	e004      	b.n	800864a <f_printf+0x34e>
 8008640:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8008644:	3301      	adds	r3, #1
 8008646:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800864a:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 800864e:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8008652:	4413      	add	r3, r2
 8008654:	781b      	ldrb	r3, [r3, #0]
 8008656:	2b00      	cmp	r3, #0
 8008658:	d1f2      	bne.n	8008640 <f_printf+0x344>
			if (prec >= 0 && j > (UINT)prec) j = prec;	/* Limited length of string body */
 800865a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800865e:	2b00      	cmp	r3, #0
 8008660:	db17      	blt.n	8008692 <f_printf+0x396>
 8008662:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8008666:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 800866a:	429a      	cmp	r2, r3
 800866c:	d911      	bls.n	8008692 <f_printf+0x396>
 800866e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8008672:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
			for ( ; !(f & 2) && j < w; j++) putc_bfd(&pb, pad);	/* Left pads */
 8008676:	e00c      	b.n	8008692 <f_printf+0x396>
 8008678:	f897 2092 	ldrb.w	r2, [r7, #146]	; 0x92
 800867c:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8008680:	4611      	mov	r1, r2
 8008682:	4618      	mov	r0, r3
 8008684:	f7ff fb61 	bl	8007d4a <putc_bfd>
 8008688:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 800868c:	3301      	adds	r3, #1
 800868e:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8008692:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8008696:	f003 0302 	and.w	r3, r3, #2
 800869a:	2b00      	cmp	r3, #0
 800869c:	d112      	bne.n	80086c4 <f_printf+0x3c8>
 800869e:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 80086a2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80086a6:	429a      	cmp	r2, r3
 80086a8:	d3e6      	bcc.n	8008678 <f_printf+0x37c>
			while (*tp && prec--) putc_bfd(&pb, *tp++);	/* Body */
 80086aa:	e00b      	b.n	80086c4 <f_printf+0x3c8>
 80086ac:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 80086b0:	1c5a      	adds	r2, r3, #1
 80086b2:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 80086b6:	781a      	ldrb	r2, [r3, #0]
 80086b8:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80086bc:	4611      	mov	r1, r2
 80086be:	4618      	mov	r0, r3
 80086c0:	f7ff fb43 	bl	8007d4a <putc_bfd>
 80086c4:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 80086c8:	781b      	ldrb	r3, [r3, #0]
 80086ca:	2b00      	cmp	r3, #0
 80086cc:	d00d      	beq.n	80086ea <f_printf+0x3ee>
 80086ce:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80086d2:	1e5a      	subs	r2, r3, #1
 80086d4:	f8c7 20a0 	str.w	r2, [r7, #160]	; 0xa0
 80086d8:	2b00      	cmp	r3, #0
 80086da:	d1e7      	bne.n	80086ac <f_printf+0x3b0>
			while (j++ < w) putc_bfd(&pb, ' ');			/* Right pads */
 80086dc:	e005      	b.n	80086ea <f_printf+0x3ee>
 80086de:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80086e2:	2120      	movs	r1, #32
 80086e4:	4618      	mov	r0, r3
 80086e6:	f7ff fb30 	bl	8007d4a <putc_bfd>
 80086ea:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 80086ee:	1c5a      	adds	r2, r3, #1
 80086f0:	f8c7 20b0 	str.w	r2, [r7, #176]	; 0xb0
 80086f4:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 80086f8:	429a      	cmp	r2, r3
 80086fa:	d8f0      	bhi.n	80086de <f_printf+0x3e2>
			continue;
 80086fc:	e16f      	b.n	80089de <f_printf+0x6e2>
#if FF_PRINT_FLOAT && FF_INTDEF == 2
		case 'f':					/* Floating point (decimal) */
		case 'e':					/* Floating point (e) */
		case 'E':					/* Floating point (E) */
			ftoa(str, va_arg(arp, double), prec, tc);	/* Make a floating point string */
 80086fe:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8008702:	3307      	adds	r3, #7
 8008704:	f023 0307 	bic.w	r3, r3, #7
 8008708:	f103 0208 	add.w	r2, r3, #8
 800870c:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8008710:	e9d3 0100 	ldrd	r0, r1, [r3]
 8008714:	f107 041c 	add.w	r4, r7, #28
 8008718:	f897 3093 	ldrb.w	r3, [r7, #147]	; 0x93
 800871c:	9301      	str	r3, [sp, #4]
 800871e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8008722:	9300      	str	r3, [sp, #0]
 8008724:	4602      	mov	r2, r0
 8008726:	460b      	mov	r3, r1
 8008728:	4620      	mov	r0, r4
 800872a:	f7ff fc5d 	bl	8007fe8 <ftoa>
			for (j = strlen(str); !(f & 2) && j < w; j++) putc_bfd(&pb, pad);	/* Left pads */
 800872e:	f107 031c 	add.w	r3, r7, #28
 8008732:	4618      	mov	r0, r3
 8008734:	f7f7 fd24 	bl	8000180 <strlen>
 8008738:	f8c7 00b0 	str.w	r0, [r7, #176]	; 0xb0
 800873c:	e00c      	b.n	8008758 <f_printf+0x45c>
 800873e:	f897 2092 	ldrb.w	r2, [r7, #146]	; 0x92
 8008742:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8008746:	4611      	mov	r1, r2
 8008748:	4618      	mov	r0, r3
 800874a:	f7ff fafe 	bl	8007d4a <putc_bfd>
 800874e:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8008752:	3301      	adds	r3, #1
 8008754:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8008758:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 800875c:	f003 0302 	and.w	r3, r3, #2
 8008760:	2b00      	cmp	r3, #0
 8008762:	d105      	bne.n	8008770 <f_printf+0x474>
 8008764:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8008768:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800876c:	429a      	cmp	r2, r3
 800876e:	d3e6      	bcc.n	800873e <f_printf+0x442>
			for (i = 0; str[i]; putc_bfd(&pb, str[i++])) ;	/* Body */
 8008770:	2300      	movs	r3, #0
 8008772:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8008776:	e010      	b.n	800879a <f_printf+0x49e>
 8008778:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 800877c:	1c5a      	adds	r2, r3, #1
 800877e:	f8c7 20b4 	str.w	r2, [r7, #180]	; 0xb4
 8008782:	33a8      	adds	r3, #168	; 0xa8
 8008784:	f107 0210 	add.w	r2, r7, #16
 8008788:	4413      	add	r3, r2
 800878a:	f813 2c9c 	ldrb.w	r2, [r3, #-156]
 800878e:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8008792:	4611      	mov	r1, r2
 8008794:	4618      	mov	r0, r3
 8008796:	f7ff fad8 	bl	8007d4a <putc_bfd>
 800879a:	f107 021c 	add.w	r2, r7, #28
 800879e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 80087a2:	4413      	add	r3, r2
 80087a4:	781b      	ldrb	r3, [r3, #0]
 80087a6:	2b00      	cmp	r3, #0
 80087a8:	d1e6      	bne.n	8008778 <f_printf+0x47c>
			while (j++ < w) putc_bfd(&pb, ' ');	/* Right pads */
 80087aa:	e005      	b.n	80087b8 <f_printf+0x4bc>
 80087ac:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80087b0:	2120      	movs	r1, #32
 80087b2:	4618      	mov	r0, r3
 80087b4:	f7ff fac9 	bl	8007d4a <putc_bfd>
 80087b8:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 80087bc:	1c5a      	adds	r2, r3, #1
 80087be:	f8c7 20b0 	str.w	r2, [r7, #176]	; 0xb0
 80087c2:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 80087c6:	429a      	cmp	r2, r3
 80087c8:	d8f0      	bhi.n	80087ac <f_printf+0x4b0>
			continue;
 80087ca:	e108      	b.n	80089de <f_printf+0x6e2>
#endif
		default:					/* Unknown type (pass-through) */
			putc_bfd(&pb, tc); continue;
 80087cc:	f897 2093 	ldrb.w	r2, [r7, #147]	; 0x93
 80087d0:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80087d4:	4611      	mov	r1, r2
 80087d6:	4618      	mov	r0, r3
 80087d8:	f7ff fab7 	bl	8007d4a <putc_bfd>
 80087dc:	e0ff      	b.n	80089de <f_printf+0x6e2>
		}

		/* Get an integer argument and put it in numeral */
#if FF_PRINT_LLI && FF_INTDEF == 2
		if (f & 8) {		/* long long argument? */
 80087de:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 80087e2:	f003 0308 	and.w	r3, r3, #8
 80087e6:	2b00      	cmp	r3, #0
 80087e8:	d00d      	beq.n	8008806 <f_printf+0x50a>
			v = (QWORD)va_arg(arp, long long);
 80087ea:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80087ee:	3307      	adds	r3, #7
 80087f0:	f023 0307 	bic.w	r3, r3, #7
 80087f4:	f103 0208 	add.w	r2, r3, #8
 80087f8:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 80087fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008800:	e9c7 2326 	strd	r2, r3, [r7, #152]	; 0x98
 8008804:	e038      	b.n	8008878 <f_printf+0x57c>
		} else if (f & 4) {	/* long argument? */
 8008806:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 800880a:	f003 0304 	and.w	r3, r3, #4
 800880e:	2b00      	cmp	r3, #0
 8008810:	d019      	beq.n	8008846 <f_printf+0x54a>
			v = (tc == 'd') ? (QWORD)(long long)va_arg(arp, long) : (QWORD)va_arg(arp, unsigned long);
 8008812:	f897 3093 	ldrb.w	r3, [r7, #147]	; 0x93
 8008816:	2b64      	cmp	r3, #100	; 0x64
 8008818:	d109      	bne.n	800882e <f_printf+0x532>
 800881a:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800881e:	1d1a      	adds	r2, r3, #4
 8008820:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8008824:	681b      	ldr	r3, [r3, #0]
 8008826:	17da      	asrs	r2, r3, #31
 8008828:	469a      	mov	sl, r3
 800882a:	4693      	mov	fp, r2
 800882c:	e008      	b.n	8008840 <f_printf+0x544>
 800882e:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8008832:	1d1a      	adds	r2, r3, #4
 8008834:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8008838:	681b      	ldr	r3, [r3, #0]
 800883a:	2200      	movs	r2, #0
 800883c:	469a      	mov	sl, r3
 800883e:	4693      	mov	fp, r2
 8008840:	e9c7 ab26 	strd	sl, fp, [r7, #152]	; 0x98
 8008844:	e018      	b.n	8008878 <f_printf+0x57c>
		} else {			/* int/short/char argument */
			v = (tc == 'd') ? (QWORD)(long long)va_arg(arp, int) : (QWORD)va_arg(arp, unsigned int);
 8008846:	f897 3093 	ldrb.w	r3, [r7, #147]	; 0x93
 800884a:	2b64      	cmp	r3, #100	; 0x64
 800884c:	d109      	bne.n	8008862 <f_printf+0x566>
 800884e:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8008852:	1d1a      	adds	r2, r3, #4
 8008854:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8008858:	681b      	ldr	r3, [r3, #0]
 800885a:	17da      	asrs	r2, r3, #31
 800885c:	461d      	mov	r5, r3
 800885e:	4616      	mov	r6, r2
 8008860:	e008      	b.n	8008874 <f_printf+0x578>
 8008862:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8008866:	1d1a      	adds	r2, r3, #4
 8008868:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 800886c:	681b      	ldr	r3, [r3, #0]
 800886e:	2200      	movs	r2, #0
 8008870:	461d      	mov	r5, r3
 8008872:	4616      	mov	r6, r2
 8008874:	e9c7 5626 	strd	r5, r6, [r7, #152]	; 0x98
		}
		if (tc == 'd' && (v & 0x8000000000000000)) {	/* Negative value? */
 8008878:	f897 3093 	ldrb.w	r3, [r7, #147]	; 0x93
 800887c:	2b64      	cmp	r3, #100	; 0x64
 800887e:	d112      	bne.n	80088a6 <f_printf+0x5aa>
 8008880:	e9d7 2326 	ldrd	r2, r3, [r7, #152]	; 0x98
 8008884:	2b00      	cmp	r3, #0
 8008886:	da0e      	bge.n	80088a6 <f_printf+0x5aa>
			v = 0 - v; f |= 1;
 8008888:	e9d7 2326 	ldrd	r2, r3, [r7, #152]	; 0x98
 800888c:	2100      	movs	r1, #0
 800888e:	f1d2 0800 	rsbs	r8, r2, #0
 8008892:	eb61 0903 	sbc.w	r9, r1, r3
 8008896:	e9c7 8926 	strd	r8, r9, [r7, #152]	; 0x98
 800889a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 800889e:	f043 0301 	orr.w	r3, r3, #1
 80088a2:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
		}
		if (tc == 'd' && (v & 0x80000000)) {	/* Negative value? */
			v = 0 - v; f |= 1;
		}
#endif
		i = 0;
 80088a6:	2300      	movs	r3, #0
 80088a8:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
		do {	/* Make an integer number string */
			d = (char)(v % r); v /= r;
 80088ac:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 80088b0:	2200      	movs	r2, #0
 80088b2:	60bb      	str	r3, [r7, #8]
 80088b4:	60fa      	str	r2, [r7, #12]
 80088b6:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 80088ba:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80088be:	f7f8 fcab 	bl	8001218 <__aeabi_uldivmod>
 80088c2:	4613      	mov	r3, r2
 80088c4:	f887 3091 	strb.w	r3, [r7, #145]	; 0x91
 80088c8:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 80088cc:	2200      	movs	r2, #0
 80088ce:	603b      	str	r3, [r7, #0]
 80088d0:	607a      	str	r2, [r7, #4]
 80088d2:	e9d7 2300 	ldrd	r2, r3, [r7]
 80088d6:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 80088da:	f7f8 fc9d 	bl	8001218 <__aeabi_uldivmod>
 80088de:	4602      	mov	r2, r0
 80088e0:	460b      	mov	r3, r1
 80088e2:	e9c7 2326 	strd	r2, r3, [r7, #152]	; 0x98
			if (d > 9) d += (tc == 'x') ? 0x27 : 0x07;
 80088e6:	f897 3091 	ldrb.w	r3, [r7, #145]	; 0x91
 80088ea:	2b09      	cmp	r3, #9
 80088ec:	d90b      	bls.n	8008906 <f_printf+0x60a>
 80088ee:	f897 3093 	ldrb.w	r3, [r7, #147]	; 0x93
 80088f2:	2b78      	cmp	r3, #120	; 0x78
 80088f4:	d101      	bne.n	80088fa <f_printf+0x5fe>
 80088f6:	2227      	movs	r2, #39	; 0x27
 80088f8:	e000      	b.n	80088fc <f_printf+0x600>
 80088fa:	2207      	movs	r2, #7
 80088fc:	f897 3091 	ldrb.w	r3, [r7, #145]	; 0x91
 8008900:	4413      	add	r3, r2
 8008902:	f887 3091 	strb.w	r3, [r7, #145]	; 0x91
			str[i++] = d + '0';
 8008906:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 800890a:	1c5a      	adds	r2, r3, #1
 800890c:	f8c7 20b4 	str.w	r2, [r7, #180]	; 0xb4
 8008910:	f897 2091 	ldrb.w	r2, [r7, #145]	; 0x91
 8008914:	3230      	adds	r2, #48	; 0x30
 8008916:	b2d2      	uxtb	r2, r2
 8008918:	33a8      	adds	r3, #168	; 0xa8
 800891a:	f107 0110 	add.w	r1, r7, #16
 800891e:	440b      	add	r3, r1
 8008920:	f803 2c9c 	strb.w	r2, [r3, #-156]
		} while (v && i < SZ_NUM_BUF);
 8008924:	e9d7 2326 	ldrd	r2, r3, [r7, #152]	; 0x98
 8008928:	4313      	orrs	r3, r2
 800892a:	d003      	beq.n	8008934 <f_printf+0x638>
 800892c:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8008930:	2b1f      	cmp	r3, #31
 8008932:	d9bb      	bls.n	80088ac <f_printf+0x5b0>
		if (f & 1) str[i++] = '-';	/* Sign */
 8008934:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8008938:	f003 0301 	and.w	r3, r3, #1
 800893c:	2b00      	cmp	r3, #0
 800893e:	d00b      	beq.n	8008958 <f_printf+0x65c>
 8008940:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8008944:	1c5a      	adds	r2, r3, #1
 8008946:	f8c7 20b4 	str.w	r2, [r7, #180]	; 0xb4
 800894a:	33a8      	adds	r3, #168	; 0xa8
 800894c:	f107 0210 	add.w	r2, r7, #16
 8008950:	4413      	add	r3, r2
 8008952:	222d      	movs	r2, #45	; 0x2d
 8008954:	f803 2c9c 	strb.w	r2, [r3, #-156]
		/* Write it */
		for (j = i; !(f & 2) && j < w; j++) {	/* Left pads */
 8008958:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 800895c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8008960:	e00c      	b.n	800897c <f_printf+0x680>
			putc_bfd(&pb, pad);
 8008962:	f897 2092 	ldrb.w	r2, [r7, #146]	; 0x92
 8008966:	f107 0340 	add.w	r3, r7, #64	; 0x40
 800896a:	4611      	mov	r1, r2
 800896c:	4618      	mov	r0, r3
 800896e:	f7ff f9ec 	bl	8007d4a <putc_bfd>
		for (j = i; !(f & 2) && j < w; j++) {	/* Left pads */
 8008972:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8008976:	3301      	adds	r3, #1
 8008978:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800897c:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8008980:	f003 0302 	and.w	r3, r3, #2
 8008984:	2b00      	cmp	r3, #0
 8008986:	d105      	bne.n	8008994 <f_printf+0x698>
 8008988:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 800898c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8008990:	429a      	cmp	r2, r3
 8008992:	d3e6      	bcc.n	8008962 <f_printf+0x666>
		}
		do {				/* Body */
			putc_bfd(&pb, (TCHAR)str[--i]);
 8008994:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8008998:	3b01      	subs	r3, #1
 800899a:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800899e:	f107 021c 	add.w	r2, r7, #28
 80089a2:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 80089a6:	4413      	add	r3, r2
 80089a8:	781a      	ldrb	r2, [r3, #0]
 80089aa:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80089ae:	4611      	mov	r1, r2
 80089b0:	4618      	mov	r0, r3
 80089b2:	f7ff f9ca 	bl	8007d4a <putc_bfd>
		} while (i);
 80089b6:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 80089ba:	2b00      	cmp	r3, #0
 80089bc:	d1ea      	bne.n	8008994 <f_printf+0x698>
		while (j++ < w) {	/* Right pads */
 80089be:	e005      	b.n	80089cc <f_printf+0x6d0>
			putc_bfd(&pb, ' ');
 80089c0:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80089c4:	2120      	movs	r1, #32
 80089c6:	4618      	mov	r0, r3
 80089c8:	f7ff f9bf 	bl	8007d4a <putc_bfd>
		while (j++ < w) {	/* Right pads */
 80089cc:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 80089d0:	1c5a      	adds	r2, r3, #1
 80089d2:	f8c7 20b0 	str.w	r2, [r7, #176]	; 0xb0
 80089d6:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 80089da:	429a      	cmp	r2, r3
 80089dc:	d8f0      	bhi.n	80089c0 <f_printf+0x6c4>
		tc = *fmt++;
 80089de:	e4a0      	b.n	8008322 <f_printf+0x26>
		if (tc == 0) break;			/* End of format string */
 80089e0:	bf00      	nop
 80089e2:	e000      	b.n	80089e6 <f_printf+0x6ea>
		if (tc == 0) break;			/* End of format string */
 80089e4:	bf00      	nop
		}
	}

	va_end(arp);

	return putc_flush(&pb);
 80089e6:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80089ea:	4618      	mov	r0, r3
 80089ec:	f7ff f9e5 	bl	8007dba <putc_flush>
 80089f0:	4603      	mov	r3, r0
}
 80089f2:	4618      	mov	r0, r3
 80089f4:	37b8      	adds	r7, #184	; 0xb8
 80089f6:	46bd      	mov	sp, r7
 80089f8:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80089fc:	b003      	add	sp, #12
 80089fe:	4770      	bx	lr

08008a00 <ff_uni2oem>:
#if FF_CODE_PAGE != 0 && FF_CODE_PAGE < 900
WCHAR ff_uni2oem (	/* Returns OEM code character, zero on error */
	DWORD	uni,	/* UTF-16 encoded character to be converted */
	WORD	cp		/* Code page for the conversion */
)
{
 8008a00:	b480      	push	{r7}
 8008a02:	b085      	sub	sp, #20
 8008a04:	af00      	add	r7, sp, #0
 8008a06:	6078      	str	r0, [r7, #4]
 8008a08:	460b      	mov	r3, r1
 8008a0a:	807b      	strh	r3, [r7, #2]
	WCHAR c = 0;
 8008a0c:	2300      	movs	r3, #0
 8008a0e:	81fb      	strh	r3, [r7, #14]
	const WCHAR* p = CVTBL(uc, FF_CODE_PAGE);
 8008a10:	4b16      	ldr	r3, [pc, #88]	; (8008a6c <ff_uni2oem+0x6c>)
 8008a12:	60bb      	str	r3, [r7, #8]


	if (uni < 0x80) {	/* ASCII? */
 8008a14:	687b      	ldr	r3, [r7, #4]
 8008a16:	2b7f      	cmp	r3, #127	; 0x7f
 8008a18:	d802      	bhi.n	8008a20 <ff_uni2oem+0x20>
		c = (WCHAR)uni;
 8008a1a:	687b      	ldr	r3, [r7, #4]
 8008a1c:	81fb      	strh	r3, [r7, #14]
 8008a1e:	e01f      	b.n	8008a60 <ff_uni2oem+0x60>

	} else {			/* Non-ASCII */
		if (uni < 0x10000 && cp == FF_CODE_PAGE) {	/* Is it in BMP and valid code page? */
 8008a20:	687b      	ldr	r3, [r7, #4]
 8008a22:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008a26:	d21b      	bcs.n	8008a60 <ff_uni2oem+0x60>
 8008a28:	887b      	ldrh	r3, [r7, #2]
 8008a2a:	f240 12b5 	movw	r2, #437	; 0x1b5
 8008a2e:	4293      	cmp	r3, r2
 8008a30:	d116      	bne.n	8008a60 <ff_uni2oem+0x60>
			for (c = 0; c < 0x80 && uni != p[c]; c++) ;
 8008a32:	2300      	movs	r3, #0
 8008a34:	81fb      	strh	r3, [r7, #14]
 8008a36:	e002      	b.n	8008a3e <ff_uni2oem+0x3e>
 8008a38:	89fb      	ldrh	r3, [r7, #14]
 8008a3a:	3301      	adds	r3, #1
 8008a3c:	81fb      	strh	r3, [r7, #14]
 8008a3e:	89fb      	ldrh	r3, [r7, #14]
 8008a40:	2b7f      	cmp	r3, #127	; 0x7f
 8008a42:	d808      	bhi.n	8008a56 <ff_uni2oem+0x56>
 8008a44:	89fb      	ldrh	r3, [r7, #14]
 8008a46:	005b      	lsls	r3, r3, #1
 8008a48:	68ba      	ldr	r2, [r7, #8]
 8008a4a:	4413      	add	r3, r2
 8008a4c:	881b      	ldrh	r3, [r3, #0]
 8008a4e:	461a      	mov	r2, r3
 8008a50:	687b      	ldr	r3, [r7, #4]
 8008a52:	4293      	cmp	r3, r2
 8008a54:	d1f0      	bne.n	8008a38 <ff_uni2oem+0x38>
			c = (c + 0x80) & 0xFF;
 8008a56:	89fb      	ldrh	r3, [r7, #14]
 8008a58:	3380      	adds	r3, #128	; 0x80
 8008a5a:	b29b      	uxth	r3, r3
 8008a5c:	b2db      	uxtb	r3, r3
 8008a5e:	81fb      	strh	r3, [r7, #14]
		}
	}

	return c;
 8008a60:	89fb      	ldrh	r3, [r7, #14]
}
 8008a62:	4618      	mov	r0, r3
 8008a64:	3714      	adds	r7, #20
 8008a66:	46bd      	mov	sp, r7
 8008a68:	bc80      	pop	{r7}
 8008a6a:	4770      	bx	lr
 8008a6c:	0801a290 	.word	0x0801a290

08008a70 <ff_oem2uni>:

WCHAR ff_oem2uni (	/* Returns Unicode character in UTF-16, zero on error */
	WCHAR	oem,	/* OEM code to be converted */
	WORD	cp		/* Code page for the conversion */
)
{
 8008a70:	b480      	push	{r7}
 8008a72:	b085      	sub	sp, #20
 8008a74:	af00      	add	r7, sp, #0
 8008a76:	4603      	mov	r3, r0
 8008a78:	460a      	mov	r2, r1
 8008a7a:	80fb      	strh	r3, [r7, #6]
 8008a7c:	4613      	mov	r3, r2
 8008a7e:	80bb      	strh	r3, [r7, #4]
	WCHAR c = 0;
 8008a80:	2300      	movs	r3, #0
 8008a82:	81fb      	strh	r3, [r7, #14]
	const WCHAR* p = CVTBL(uc, FF_CODE_PAGE);
 8008a84:	4b0f      	ldr	r3, [pc, #60]	; (8008ac4 <ff_oem2uni+0x54>)
 8008a86:	60bb      	str	r3, [r7, #8]


	if (oem < 0x80) {	/* ASCII? */
 8008a88:	88fb      	ldrh	r3, [r7, #6]
 8008a8a:	2b7f      	cmp	r3, #127	; 0x7f
 8008a8c:	d802      	bhi.n	8008a94 <ff_oem2uni+0x24>
		c = oem;
 8008a8e:	88fb      	ldrh	r3, [r7, #6]
 8008a90:	81fb      	strh	r3, [r7, #14]
 8008a92:	e010      	b.n	8008ab6 <ff_oem2uni+0x46>

	} else {			/* Extended char */
		if (cp == FF_CODE_PAGE) {	/* Is it a valid code page? */
 8008a94:	88bb      	ldrh	r3, [r7, #4]
 8008a96:	f240 12b5 	movw	r2, #437	; 0x1b5
 8008a9a:	4293      	cmp	r3, r2
 8008a9c:	d10b      	bne.n	8008ab6 <ff_oem2uni+0x46>
			if (oem < 0x100) c = p[oem - 0x80];
 8008a9e:	88fb      	ldrh	r3, [r7, #6]
 8008aa0:	2bff      	cmp	r3, #255	; 0xff
 8008aa2:	d808      	bhi.n	8008ab6 <ff_oem2uni+0x46>
 8008aa4:	88fb      	ldrh	r3, [r7, #6]
 8008aa6:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8008aaa:	3b80      	subs	r3, #128	; 0x80
 8008aac:	005b      	lsls	r3, r3, #1
 8008aae:	68ba      	ldr	r2, [r7, #8]
 8008ab0:	4413      	add	r3, r2
 8008ab2:	881b      	ldrh	r3, [r3, #0]
 8008ab4:	81fb      	strh	r3, [r7, #14]
		}
	}

	return c;
 8008ab6:	89fb      	ldrh	r3, [r7, #14]
}
 8008ab8:	4618      	mov	r0, r3
 8008aba:	3714      	adds	r7, #20
 8008abc:	46bd      	mov	sp, r7
 8008abe:	bc80      	pop	{r7}
 8008ac0:	4770      	bx	lr
 8008ac2:	bf00      	nop
 8008ac4:	0801a290 	.word	0x0801a290

08008ac8 <ff_wtoupper>:
/*------------------------------------------------------------------------*/

DWORD ff_wtoupper (	/* Returns up-converted code point */
	DWORD uni		/* Unicode code point to be up-converted */
)
{
 8008ac8:	b480      	push	{r7}
 8008aca:	b087      	sub	sp, #28
 8008acc:	af00      	add	r7, sp, #0
 8008ace:	6078      	str	r0, [r7, #4]

		0x0000	/* EOT */
	};


	if (uni < 0x10000) {	/* Is it in BMP? */
 8008ad0:	687b      	ldr	r3, [r7, #4]
 8008ad2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008ad6:	d27d      	bcs.n	8008bd4 <ff_wtoupper+0x10c>
		uc = (WORD)uni;
 8008ad8:	687b      	ldr	r3, [r7, #4]
 8008ada:	827b      	strh	r3, [r7, #18]
		p = uc < 0x1000 ? cvt1 : cvt2;
 8008adc:	8a7b      	ldrh	r3, [r7, #18]
 8008ade:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008ae2:	d201      	bcs.n	8008ae8 <ff_wtoupper+0x20>
 8008ae4:	4b3e      	ldr	r3, [pc, #248]	; (8008be0 <ff_wtoupper+0x118>)
 8008ae6:	e000      	b.n	8008aea <ff_wtoupper+0x22>
 8008ae8:	4b3e      	ldr	r3, [pc, #248]	; (8008be4 <ff_wtoupper+0x11c>)
 8008aea:	617b      	str	r3, [r7, #20]
		for (;;) {
			bc = *p++;								/* Get the block base */
 8008aec:	697b      	ldr	r3, [r7, #20]
 8008aee:	1c9a      	adds	r2, r3, #2
 8008af0:	617a      	str	r2, [r7, #20]
 8008af2:	881b      	ldrh	r3, [r3, #0]
 8008af4:	823b      	strh	r3, [r7, #16]
			if (bc == 0 || uc < bc) break;			/* Not matched? */
 8008af6:	8a3b      	ldrh	r3, [r7, #16]
 8008af8:	2b00      	cmp	r3, #0
 8008afa:	d069      	beq.n	8008bd0 <ff_wtoupper+0x108>
 8008afc:	8a7a      	ldrh	r2, [r7, #18]
 8008afe:	8a3b      	ldrh	r3, [r7, #16]
 8008b00:	429a      	cmp	r2, r3
 8008b02:	d365      	bcc.n	8008bd0 <ff_wtoupper+0x108>
			nc = *p++; cmd = nc >> 8; nc &= 0xFF;	/* Get processing command and block size */
 8008b04:	697b      	ldr	r3, [r7, #20]
 8008b06:	1c9a      	adds	r2, r3, #2
 8008b08:	617a      	str	r2, [r7, #20]
 8008b0a:	881b      	ldrh	r3, [r3, #0]
 8008b0c:	81fb      	strh	r3, [r7, #14]
 8008b0e:	89fb      	ldrh	r3, [r7, #14]
 8008b10:	0a1b      	lsrs	r3, r3, #8
 8008b12:	81bb      	strh	r3, [r7, #12]
 8008b14:	89fb      	ldrh	r3, [r7, #14]
 8008b16:	b2db      	uxtb	r3, r3
 8008b18:	81fb      	strh	r3, [r7, #14]
			if (uc < bc + nc) {	/* In the block? */
 8008b1a:	8a7a      	ldrh	r2, [r7, #18]
 8008b1c:	8a39      	ldrh	r1, [r7, #16]
 8008b1e:	89fb      	ldrh	r3, [r7, #14]
 8008b20:	440b      	add	r3, r1
 8008b22:	429a      	cmp	r2, r3
 8008b24:	da4a      	bge.n	8008bbc <ff_wtoupper+0xf4>
				switch (cmd) {
 8008b26:	89bb      	ldrh	r3, [r7, #12]
 8008b28:	2b08      	cmp	r3, #8
 8008b2a:	d850      	bhi.n	8008bce <ff_wtoupper+0x106>
 8008b2c:	a201      	add	r2, pc, #4	; (adr r2, 8008b34 <ff_wtoupper+0x6c>)
 8008b2e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008b32:	bf00      	nop
 8008b34:	08008b59 	.word	0x08008b59
 8008b38:	08008b6b 	.word	0x08008b6b
 8008b3c:	08008b81 	.word	0x08008b81
 8008b40:	08008b89 	.word	0x08008b89
 8008b44:	08008b91 	.word	0x08008b91
 8008b48:	08008b99 	.word	0x08008b99
 8008b4c:	08008ba1 	.word	0x08008ba1
 8008b50:	08008ba9 	.word	0x08008ba9
 8008b54:	08008bb1 	.word	0x08008bb1
				case 0:	uc = p[uc - bc]; break;		/* Table conversion */
 8008b58:	8a7a      	ldrh	r2, [r7, #18]
 8008b5a:	8a3b      	ldrh	r3, [r7, #16]
 8008b5c:	1ad3      	subs	r3, r2, r3
 8008b5e:	005b      	lsls	r3, r3, #1
 8008b60:	697a      	ldr	r2, [r7, #20]
 8008b62:	4413      	add	r3, r2
 8008b64:	881b      	ldrh	r3, [r3, #0]
 8008b66:	827b      	strh	r3, [r7, #18]
 8008b68:	e027      	b.n	8008bba <ff_wtoupper+0xf2>
				case 1:	uc -= (uc - bc) & 1; break;	/* Case pairs */
 8008b6a:	8a7a      	ldrh	r2, [r7, #18]
 8008b6c:	8a3b      	ldrh	r3, [r7, #16]
 8008b6e:	1ad3      	subs	r3, r2, r3
 8008b70:	b29b      	uxth	r3, r3
 8008b72:	f003 0301 	and.w	r3, r3, #1
 8008b76:	b29b      	uxth	r3, r3
 8008b78:	8a7a      	ldrh	r2, [r7, #18]
 8008b7a:	1ad3      	subs	r3, r2, r3
 8008b7c:	827b      	strh	r3, [r7, #18]
 8008b7e:	e01c      	b.n	8008bba <ff_wtoupper+0xf2>
				case 2: uc -= 16; break;			/* Shift -16 */
 8008b80:	8a7b      	ldrh	r3, [r7, #18]
 8008b82:	3b10      	subs	r3, #16
 8008b84:	827b      	strh	r3, [r7, #18]
 8008b86:	e018      	b.n	8008bba <ff_wtoupper+0xf2>
				case 3:	uc -= 32; break;			/* Shift -32 */
 8008b88:	8a7b      	ldrh	r3, [r7, #18]
 8008b8a:	3b20      	subs	r3, #32
 8008b8c:	827b      	strh	r3, [r7, #18]
 8008b8e:	e014      	b.n	8008bba <ff_wtoupper+0xf2>
				case 4:	uc -= 48; break;			/* Shift -48 */
 8008b90:	8a7b      	ldrh	r3, [r7, #18]
 8008b92:	3b30      	subs	r3, #48	; 0x30
 8008b94:	827b      	strh	r3, [r7, #18]
 8008b96:	e010      	b.n	8008bba <ff_wtoupper+0xf2>
				case 5:	uc -= 26; break;			/* Shift -26 */
 8008b98:	8a7b      	ldrh	r3, [r7, #18]
 8008b9a:	3b1a      	subs	r3, #26
 8008b9c:	827b      	strh	r3, [r7, #18]
 8008b9e:	e00c      	b.n	8008bba <ff_wtoupper+0xf2>
				case 6:	uc += 8; break;				/* Shift +8 */
 8008ba0:	8a7b      	ldrh	r3, [r7, #18]
 8008ba2:	3308      	adds	r3, #8
 8008ba4:	827b      	strh	r3, [r7, #18]
 8008ba6:	e008      	b.n	8008bba <ff_wtoupper+0xf2>
				case 7: uc -= 80; break;			/* Shift -80 */
 8008ba8:	8a7b      	ldrh	r3, [r7, #18]
 8008baa:	3b50      	subs	r3, #80	; 0x50
 8008bac:	827b      	strh	r3, [r7, #18]
 8008bae:	e004      	b.n	8008bba <ff_wtoupper+0xf2>
				case 8:	uc -= 0x1C60; break;		/* Shift -0x1C60 */
 8008bb0:	8a7b      	ldrh	r3, [r7, #18]
 8008bb2:	f5a3 53e3 	sub.w	r3, r3, #7264	; 0x1c60
 8008bb6:	827b      	strh	r3, [r7, #18]
 8008bb8:	bf00      	nop
				}
				break;
 8008bba:	e008      	b.n	8008bce <ff_wtoupper+0x106>
			}
			if (cmd == 0) p += nc;	/* Skip table if needed */
 8008bbc:	89bb      	ldrh	r3, [r7, #12]
 8008bbe:	2b00      	cmp	r3, #0
 8008bc0:	d194      	bne.n	8008aec <ff_wtoupper+0x24>
 8008bc2:	89fb      	ldrh	r3, [r7, #14]
 8008bc4:	005b      	lsls	r3, r3, #1
 8008bc6:	697a      	ldr	r2, [r7, #20]
 8008bc8:	4413      	add	r3, r2
 8008bca:	617b      	str	r3, [r7, #20]
			bc = *p++;								/* Get the block base */
 8008bcc:	e78e      	b.n	8008aec <ff_wtoupper+0x24>
				break;
 8008bce:	bf00      	nop
		}
		uni = uc;
 8008bd0:	8a7b      	ldrh	r3, [r7, #18]
 8008bd2:	607b      	str	r3, [r7, #4]
	}

	return uni;
 8008bd4:	687b      	ldr	r3, [r7, #4]
}
 8008bd6:	4618      	mov	r0, r3
 8008bd8:	371c      	adds	r7, #28
 8008bda:	46bd      	mov	sp, r7
 8008bdc:	bc80      	pop	{r7}
 8008bde:	4770      	bx	lr
 8008be0:	0801a390 	.word	0x0801a390
 8008be4:	0801a584 	.word	0x0801a584

08008be8 <get_fattime>:
static char s_filename[12] = "dat_00.csv";
static char s_gpsfname[12] = "gps_00.csv";
static FIL s_datfile;
static FIL s_gpsfile;

DWORD get_fattime() { return 0; }
 8008be8:	b480      	push	{r7}
 8008bea:	af00      	add	r7, sp, #0
 8008bec:	2300      	movs	r3, #0
 8008bee:	4618      	mov	r0, r3
 8008bf0:	46bd      	mov	sp, r7
 8008bf2:	bc80      	pop	{r7}
 8008bf4:	4770      	bx	lr
	...

08008bf8 <sd_init>:

Status sd_init(SpiDevice* dev) {
 8008bf8:	b580      	push	{r7, lr}
 8008bfa:	b082      	sub	sp, #8
 8008bfc:	af00      	add	r7, sp, #0
 8008bfe:	6078      	str	r0, [r7, #4]
    sd_spi_init(dev);
 8008c00:	6878      	ldr	r0, [r7, #4]
 8008c02:	f000 f8c5 	bl	8008d90 <sd_spi_init>

    if (f_mount(&s_fs, "", 0) != FR_OK) {
 8008c06:	2200      	movs	r2, #0
 8008c08:	4931      	ldr	r1, [pc, #196]	; (8008cd0 <sd_init+0xd8>)
 8008c0a:	4832      	ldr	r0, [pc, #200]	; (8008cd4 <sd_init+0xdc>)
 8008c0c:	f7fe fb18 	bl	8007240 <f_mount>
 8008c10:	4603      	mov	r3, r0
 8008c12:	2b00      	cmp	r3, #0
 8008c14:	d01b      	beq.n	8008c4e <sd_init+0x56>
        return STATUS_HARDWARE_ERROR;
 8008c16:	2304      	movs	r3, #4
 8008c18:	e055      	b.n	8008cc6 <sd_init+0xce>
    }

    // Increment the suffix of the filename until we find an unused name
    // I'll do this properly at some point I swear
    while (f_stat(s_filename, 0) == FR_OK) {
        if (s_filename[5] == '9') {
 8008c1a:	4b2f      	ldr	r3, [pc, #188]	; (8008cd8 <sd_init+0xe0>)
 8008c1c:	795b      	ldrb	r3, [r3, #5]
 8008c1e:	2b39      	cmp	r3, #57	; 0x39
 8008c20:	d10f      	bne.n	8008c42 <sd_init+0x4a>
            if (s_filename[4] == '9') {
 8008c22:	4b2d      	ldr	r3, [pc, #180]	; (8008cd8 <sd_init+0xe0>)
 8008c24:	791b      	ldrb	r3, [r3, #4]
 8008c26:	2b39      	cmp	r3, #57	; 0x39
 8008c28:	d101      	bne.n	8008c2e <sd_init+0x36>
                return STATUS_DATA_ERROR;
 8008c2a:	2303      	movs	r3, #3
 8008c2c:	e04b      	b.n	8008cc6 <sd_init+0xce>
            }
            s_filename[4] += 1;
 8008c2e:	4b2a      	ldr	r3, [pc, #168]	; (8008cd8 <sd_init+0xe0>)
 8008c30:	791b      	ldrb	r3, [r3, #4]
 8008c32:	3301      	adds	r3, #1
 8008c34:	b2da      	uxtb	r2, r3
 8008c36:	4b28      	ldr	r3, [pc, #160]	; (8008cd8 <sd_init+0xe0>)
 8008c38:	711a      	strb	r2, [r3, #4]
            s_filename[5] = '0';
 8008c3a:	4b27      	ldr	r3, [pc, #156]	; (8008cd8 <sd_init+0xe0>)
 8008c3c:	2230      	movs	r2, #48	; 0x30
 8008c3e:	715a      	strb	r2, [r3, #5]
 8008c40:	e005      	b.n	8008c4e <sd_init+0x56>
        } else {
            s_filename[5] += 1;
 8008c42:	4b25      	ldr	r3, [pc, #148]	; (8008cd8 <sd_init+0xe0>)
 8008c44:	795b      	ldrb	r3, [r3, #5]
 8008c46:	3301      	adds	r3, #1
 8008c48:	b2da      	uxtb	r2, r3
 8008c4a:	4b23      	ldr	r3, [pc, #140]	; (8008cd8 <sd_init+0xe0>)
 8008c4c:	715a      	strb	r2, [r3, #5]
    while (f_stat(s_filename, 0) == FR_OK) {
 8008c4e:	2100      	movs	r1, #0
 8008c50:	4821      	ldr	r0, [pc, #132]	; (8008cd8 <sd_init+0xe0>)
 8008c52:	f7ff f841 	bl	8007cd8 <f_stat>
 8008c56:	4603      	mov	r3, r0
 8008c58:	2b00      	cmp	r3, #0
 8008c5a:	d0de      	beq.n	8008c1a <sd_init+0x22>
        }
    }
    s_gpsfname[4] = s_filename[4];
 8008c5c:	4b1e      	ldr	r3, [pc, #120]	; (8008cd8 <sd_init+0xe0>)
 8008c5e:	791a      	ldrb	r2, [r3, #4]
 8008c60:	4b1e      	ldr	r3, [pc, #120]	; (8008cdc <sd_init+0xe4>)
 8008c62:	711a      	strb	r2, [r3, #4]
    s_gpsfname[5] = s_filename[5];
 8008c64:	4b1c      	ldr	r3, [pc, #112]	; (8008cd8 <sd_init+0xe0>)
 8008c66:	795a      	ldrb	r2, [r3, #5]
 8008c68:	4b1c      	ldr	r3, [pc, #112]	; (8008cdc <sd_init+0xe4>)
 8008c6a:	715a      	strb	r2, [r3, #5]

    // Create sensor data file and header
    if (f_open(&s_datfile, s_filename, FA_CREATE_ALWAYS | FA_WRITE) != FR_OK) {
 8008c6c:	220a      	movs	r2, #10
 8008c6e:	491a      	ldr	r1, [pc, #104]	; (8008cd8 <sd_init+0xe0>)
 8008c70:	481b      	ldr	r0, [pc, #108]	; (8008ce0 <sd_init+0xe8>)
 8008c72:	f7fe fb2f 	bl	80072d4 <f_open>
 8008c76:	4603      	mov	r3, r0
 8008c78:	2b00      	cmp	r3, #0
 8008c7a:	d001      	beq.n	8008c80 <sd_init+0x88>
        return STATUS_HARDWARE_ERROR;
 8008c7c:	2304      	movs	r3, #4
 8008c7e:	e022      	b.n	8008cc6 <sd_init+0xce>
    }
    f_printf(&s_datfile,
 8008c80:	4918      	ldr	r1, [pc, #96]	; (8008ce4 <sd_init+0xec>)
 8008c82:	4817      	ldr	r0, [pc, #92]	; (8008ce0 <sd_init+0xe8>)
 8008c84:	f7ff fb3a 	bl	80082fc <f_printf>
             "Timestamp,Ax,Ay,Az,Rx,Ry,Rz,Temp,Pressure,Mx,My,Mz,Gx,Gy,Gz\n");
    if (f_sync(&s_datfile) != FR_OK) {
 8008c88:	4815      	ldr	r0, [pc, #84]	; (8008ce0 <sd_init+0xe8>)
 8008c8a:	f7fe ff07 	bl	8007a9c <f_sync>
 8008c8e:	4603      	mov	r3, r0
 8008c90:	2b00      	cmp	r3, #0
 8008c92:	d001      	beq.n	8008c98 <sd_init+0xa0>
        return STATUS_HARDWARE_ERROR;
 8008c94:	2304      	movs	r3, #4
 8008c96:	e016      	b.n	8008cc6 <sd_init+0xce>
    }

    // Create GPS file and header
    if (f_open(&s_gpsfile, s_gpsfname, FA_CREATE_ALWAYS | FA_WRITE) != FR_OK) {
 8008c98:	220a      	movs	r2, #10
 8008c9a:	4910      	ldr	r1, [pc, #64]	; (8008cdc <sd_init+0xe4>)
 8008c9c:	4812      	ldr	r0, [pc, #72]	; (8008ce8 <sd_init+0xf0>)
 8008c9e:	f7fe fb19 	bl	80072d4 <f_open>
 8008ca2:	4603      	mov	r3, r0
 8008ca4:	2b00      	cmp	r3, #0
 8008ca6:	d001      	beq.n	8008cac <sd_init+0xb4>
        return STATUS_HARDWARE_ERROR;
 8008ca8:	2304      	movs	r3, #4
 8008caa:	e00c      	b.n	8008cc6 <sd_init+0xce>
    }
    f_printf(
 8008cac:	490f      	ldr	r1, [pc, #60]	; (8008cec <sd_init+0xf4>)
 8008cae:	480e      	ldr	r0, [pc, #56]	; (8008ce8 <sd_init+0xf0>)
 8008cb0:	f7ff fb24 	bl	80082fc <f_printf>
        &s_gpsfile,
        "Timestamp,Datetime,Lon,Lat,Alt,AccH,AccV,VelN,VelE,VelD,Invalid\n");
    if (f_sync(&s_gpsfile) != FR_OK) {
 8008cb4:	480c      	ldr	r0, [pc, #48]	; (8008ce8 <sd_init+0xf0>)
 8008cb6:	f7fe fef1 	bl	8007a9c <f_sync>
 8008cba:	4603      	mov	r3, r0
 8008cbc:	2b00      	cmp	r3, #0
 8008cbe:	d001      	beq.n	8008cc4 <sd_init+0xcc>
        return STATUS_HARDWARE_ERROR;
 8008cc0:	2304      	movs	r3, #4
 8008cc2:	e000      	b.n	8008cc6 <sd_init+0xce>
    }

    return STATUS_OK;
 8008cc4:	2300      	movs	r3, #0
}
 8008cc6:	4618      	mov	r0, r3
 8008cc8:	3708      	adds	r7, #8
 8008cca:	46bd      	mov	sp, r7
 8008ccc:	bd80      	pop	{r7, pc}
 8008cce:	bf00      	nop
 8008cd0:	08019f08 	.word	0x08019f08
 8008cd4:	20005b08 	.word	0x20005b08
 8008cd8:	2000042c 	.word	0x2000042c
 8008cdc:	20000438 	.word	0x20000438
 8008ce0:	20005d58 	.word	0x20005d58
 8008ce4:	08019f0c 	.word	0x08019f0c
 8008ce8:	20005fa8 	.word	0x20005fa8
 8008cec:	08019f4c 	.word	0x08019f4c

08008cf0 <generate_crc_table>:
/* CRC functions (from https://github.com/hazelnusse/crc7)               */
/*-----------------------------------------------------------------------*/

static uint8_t s_crc_table[256];

void generate_crc_table() {
 8008cf0:	b480      	push	{r7}
 8008cf2:	b085      	sub	sp, #20
 8008cf4:	af00      	add	r7, sp, #0
    int i, j;
    uint8_t CRCPoly = 0x89;  // the value of our CRC-7 polynomial
 8008cf6:	2389      	movs	r3, #137	; 0x89
 8008cf8:	71fb      	strb	r3, [r7, #7]

    // generate a table value for all 256 possible byte values
    for (i = 0; i < 256; ++i) {
 8008cfa:	2300      	movs	r3, #0
 8008cfc:	60fb      	str	r3, [r7, #12]
 8008cfe:	e03c      	b.n	8008d7a <generate_crc_table+0x8a>
        s_crc_table[i] = (i & 0x80) ? i ^ CRCPoly : i;
 8008d00:	68fb      	ldr	r3, [r7, #12]
 8008d02:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008d06:	2b00      	cmp	r3, #0
 8008d08:	d007      	beq.n	8008d1a <generate_crc_table+0x2a>
 8008d0a:	68fb      	ldr	r3, [r7, #12]
 8008d0c:	b25a      	sxtb	r2, r3
 8008d0e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008d12:	4053      	eors	r3, r2
 8008d14:	b25b      	sxtb	r3, r3
 8008d16:	b2db      	uxtb	r3, r3
 8008d18:	e001      	b.n	8008d1e <generate_crc_table+0x2e>
 8008d1a:	68fb      	ldr	r3, [r7, #12]
 8008d1c:	b2db      	uxtb	r3, r3
 8008d1e:	491b      	ldr	r1, [pc, #108]	; (8008d8c <generate_crc_table+0x9c>)
 8008d20:	68fa      	ldr	r2, [r7, #12]
 8008d22:	440a      	add	r2, r1
 8008d24:	7013      	strb	r3, [r2, #0]
        for (j = 1; j < 8; ++j) {
 8008d26:	2301      	movs	r3, #1
 8008d28:	60bb      	str	r3, [r7, #8]
 8008d2a:	e020      	b.n	8008d6e <generate_crc_table+0x7e>
            s_crc_table[i] <<= 1;
 8008d2c:	4a17      	ldr	r2, [pc, #92]	; (8008d8c <generate_crc_table+0x9c>)
 8008d2e:	68fb      	ldr	r3, [r7, #12]
 8008d30:	4413      	add	r3, r2
 8008d32:	781b      	ldrb	r3, [r3, #0]
 8008d34:	005b      	lsls	r3, r3, #1
 8008d36:	b2d9      	uxtb	r1, r3
 8008d38:	4a14      	ldr	r2, [pc, #80]	; (8008d8c <generate_crc_table+0x9c>)
 8008d3a:	68fb      	ldr	r3, [r7, #12]
 8008d3c:	4413      	add	r3, r2
 8008d3e:	460a      	mov	r2, r1
 8008d40:	701a      	strb	r2, [r3, #0]
            if (s_crc_table[i] & 0x80) s_crc_table[i] ^= CRCPoly;
 8008d42:	4a12      	ldr	r2, [pc, #72]	; (8008d8c <generate_crc_table+0x9c>)
 8008d44:	68fb      	ldr	r3, [r7, #12]
 8008d46:	4413      	add	r3, r2
 8008d48:	781b      	ldrb	r3, [r3, #0]
 8008d4a:	b25b      	sxtb	r3, r3
 8008d4c:	2b00      	cmp	r3, #0
 8008d4e:	da0b      	bge.n	8008d68 <generate_crc_table+0x78>
 8008d50:	4a0e      	ldr	r2, [pc, #56]	; (8008d8c <generate_crc_table+0x9c>)
 8008d52:	68fb      	ldr	r3, [r7, #12]
 8008d54:	4413      	add	r3, r2
 8008d56:	781a      	ldrb	r2, [r3, #0]
 8008d58:	79fb      	ldrb	r3, [r7, #7]
 8008d5a:	4053      	eors	r3, r2
 8008d5c:	b2d9      	uxtb	r1, r3
 8008d5e:	4a0b      	ldr	r2, [pc, #44]	; (8008d8c <generate_crc_table+0x9c>)
 8008d60:	68fb      	ldr	r3, [r7, #12]
 8008d62:	4413      	add	r3, r2
 8008d64:	460a      	mov	r2, r1
 8008d66:	701a      	strb	r2, [r3, #0]
        for (j = 1; j < 8; ++j) {
 8008d68:	68bb      	ldr	r3, [r7, #8]
 8008d6a:	3301      	adds	r3, #1
 8008d6c:	60bb      	str	r3, [r7, #8]
 8008d6e:	68bb      	ldr	r3, [r7, #8]
 8008d70:	2b07      	cmp	r3, #7
 8008d72:	dddb      	ble.n	8008d2c <generate_crc_table+0x3c>
    for (i = 0; i < 256; ++i) {
 8008d74:	68fb      	ldr	r3, [r7, #12]
 8008d76:	3301      	adds	r3, #1
 8008d78:	60fb      	str	r3, [r7, #12]
 8008d7a:	68fb      	ldr	r3, [r7, #12]
 8008d7c:	2bff      	cmp	r3, #255	; 0xff
 8008d7e:	ddbf      	ble.n	8008d00 <generate_crc_table+0x10>
        }
    }
}
 8008d80:	bf00      	nop
 8008d82:	bf00      	nop
 8008d84:	3714      	adds	r7, #20
 8008d86:	46bd      	mov	sp, r7
 8008d88:	bc80      	pop	{r7}
 8008d8a:	4770      	bx	lr
 8008d8c:	20006200 	.word	0x20006200

08008d90 <sd_spi_init>:
static uint8_t nop_buf[512] = {[0 ... 511] 0xFF};  // ugly but better than
                                                   // having to create yet
static uint8_t void_buf[512];                      // another SPI wrapper

/* Initialize MMC interface */
void sd_spi_init(SpiDevice *device) {
 8008d90:	b580      	push	{r7, lr}
 8008d92:	b082      	sub	sp, #8
 8008d94:	af00      	add	r7, sp, #0
 8008d96:	6078      	str	r0, [r7, #4]
    // Create a local copy (actual setup will be done later)
    s_sd_spi_device = *device;
 8008d98:	4b05      	ldr	r3, [pc, #20]	; (8008db0 <sd_spi_init+0x20>)
 8008d9a:	687a      	ldr	r2, [r7, #4]
 8008d9c:	e892 0003 	ldmia.w	r2, {r0, r1}
 8008da0:	e883 0003 	stmia.w	r3, {r0, r1}
    generate_crc_table();
 8008da4:	f7ff ffa4 	bl	8008cf0 <generate_crc_table>
}
 8008da8:	bf00      	nop
 8008daa:	3708      	adds	r7, #8
 8008dac:	46bd      	mov	sp, r7
 8008dae:	bd80      	pop	{r7, pc}
 8008db0:	20006300 	.word	0x20006300

08008db4 <xchg_spi>:

/* Exchange a byte */
static BYTE xchg_spi(BYTE dat /* Data to send */
) {
 8008db4:	b580      	push	{r7, lr}
 8008db6:	b084      	sub	sp, #16
 8008db8:	af00      	add	r7, sp, #0
 8008dba:	4603      	mov	r3, r0
 8008dbc:	71fb      	strb	r3, [r7, #7]
    uint8_t buf;
    spi_exchange_nosetup(&s_sd_spi_device, &dat, &buf, 1);
 8008dbe:	f107 020f 	add.w	r2, r7, #15
 8008dc2:	1df9      	adds	r1, r7, #7
 8008dc4:	2301      	movs	r3, #1
 8008dc6:	4804      	ldr	r0, [pc, #16]	; (8008dd8 <xchg_spi+0x24>)
 8008dc8:	f7fa f8ec 	bl	8002fa4 <spi_exchange_nosetup>
    return buf;
 8008dcc:	7bfb      	ldrb	r3, [r7, #15]
}
 8008dce:	4618      	mov	r0, r3
 8008dd0:	3710      	adds	r7, #16
 8008dd2:	46bd      	mov	sp, r7
 8008dd4:	bd80      	pop	{r7, pc}
 8008dd6:	bf00      	nop
 8008dd8:	20006300 	.word	0x20006300

08008ddc <rcvr_spi_multi>:

/* Receive multiple byte */
static void rcvr_spi_multi(
    BYTE *buff, /* Pointer to data buffer */
    UINT btr    /* Number of bytes to receive (even number) */
) {
 8008ddc:	b580      	push	{r7, lr}
 8008dde:	b082      	sub	sp, #8
 8008de0:	af00      	add	r7, sp, #0
 8008de2:	6078      	str	r0, [r7, #4]
 8008de4:	6039      	str	r1, [r7, #0]
    if (btr > 512) {
 8008de6:	683b      	ldr	r3, [r7, #0]
 8008de8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008dec:	d807      	bhi.n	8008dfe <rcvr_spi_multi+0x22>
        return;
    }

    spi_exchange_nosetup(&s_sd_spi_device, nop_buf, buff, btr);
 8008dee:	683b      	ldr	r3, [r7, #0]
 8008df0:	b29b      	uxth	r3, r3
 8008df2:	687a      	ldr	r2, [r7, #4]
 8008df4:	4904      	ldr	r1, [pc, #16]	; (8008e08 <rcvr_spi_multi+0x2c>)
 8008df6:	4805      	ldr	r0, [pc, #20]	; (8008e0c <rcvr_spi_multi+0x30>)
 8008df8:	f7fa f8d4 	bl	8002fa4 <spi_exchange_nosetup>
 8008dfc:	e000      	b.n	8008e00 <rcvr_spi_multi+0x24>
        return;
 8008dfe:	bf00      	nop
}
 8008e00:	3708      	adds	r7, #8
 8008e02:	46bd      	mov	sp, r7
 8008e04:	bd80      	pop	{r7, pc}
 8008e06:	bf00      	nop
 8008e08:	20000448 	.word	0x20000448
 8008e0c:	20006300 	.word	0x20006300

08008e10 <xmit_spi_multi>:

#if FF_FS_READONLY == 0
/* Send multiple byte */
static void xmit_spi_multi(const BYTE *buff, /* Pointer to the data */
                           UINT btx /* Number of bytes to send (even number) */
) {
 8008e10:	b580      	push	{r7, lr}
 8008e12:	b082      	sub	sp, #8
 8008e14:	af00      	add	r7, sp, #0
 8008e16:	6078      	str	r0, [r7, #4]
 8008e18:	6039      	str	r1, [r7, #0]
    if (btx > 512) {
 8008e1a:	683b      	ldr	r3, [r7, #0]
 8008e1c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008e20:	d807      	bhi.n	8008e32 <xmit_spi_multi+0x22>

// spi_exchange_nosetup doesn't actually modify rx_buf, but we need this to not
// have the compiler freak out about calling with a non-const parameter
#pragma GCC diagnostic push
#pragma GCC diagnostic ignored "-Wdiscarded-qualifiers"
    spi_exchange_nosetup(&s_sd_spi_device, buff, void_buf, btx);
 8008e22:	683b      	ldr	r3, [r7, #0]
 8008e24:	b29b      	uxth	r3, r3
 8008e26:	4a05      	ldr	r2, [pc, #20]	; (8008e3c <xmit_spi_multi+0x2c>)
 8008e28:	6879      	ldr	r1, [r7, #4]
 8008e2a:	4805      	ldr	r0, [pc, #20]	; (8008e40 <xmit_spi_multi+0x30>)
 8008e2c:	f7fa f8ba 	bl	8002fa4 <spi_exchange_nosetup>
 8008e30:	e000      	b.n	8008e34 <xmit_spi_multi+0x24>
        return;
 8008e32:	bf00      	nop
#pragma GCC diagnostic pop
}
 8008e34:	3708      	adds	r7, #8
 8008e36:	46bd      	mov	sp, r7
 8008e38:	bd80      	pop	{r7, pc}
 8008e3a:	bf00      	nop
 8008e3c:	20006308 	.word	0x20006308
 8008e40:	20006300 	.word	0x20006300

08008e44 <wait_ready>:
/* Wait for card ready                                                   */
/*-----------------------------------------------------------------------*/

static int wait_ready(        /* 1:Ready, 0:Timeout */
                      UINT wt /* Timeout [ms] */
) {
 8008e44:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8008e48:	b086      	sub	sp, #24
 8008e4a:	af00      	add	r7, sp, #0
 8008e4c:	6078      	str	r0, [r7, #4]
    BYTE d;

    uint64_t start_time = MILLIS();
 8008e4e:	f7f9 f86b 	bl	8001f28 <MILLIS>
 8008e52:	e9c7 0104 	strd	r0, r1, [r7, #16]
    do {
        d = xchg_spi(0xFF);
 8008e56:	20ff      	movs	r0, #255	; 0xff
 8008e58:	f7ff ffac 	bl	8008db4 <xchg_spi>
 8008e5c:	4603      	mov	r3, r0
 8008e5e:	73fb      	strb	r3, [r7, #15]
        /* This loop takes a time. Insert rot_rdq() here for multitask
         * envilonment. */
    } while ((d != 0xFF) && (MILLIS() - start_time < wt));
 8008e60:	7bfb      	ldrb	r3, [r7, #15]
 8008e62:	2bff      	cmp	r3, #255	; 0xff
 8008e64:	d00e      	beq.n	8008e84 <wait_ready+0x40>
 8008e66:	f7f9 f85f 	bl	8001f28 <MILLIS>
 8008e6a:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8008e6e:	1a84      	subs	r4, r0, r2
 8008e70:	eb61 0503 	sbc.w	r5, r1, r3
 8008e74:	687b      	ldr	r3, [r7, #4]
 8008e76:	2200      	movs	r2, #0
 8008e78:	4698      	mov	r8, r3
 8008e7a:	4691      	mov	r9, r2
 8008e7c:	4544      	cmp	r4, r8
 8008e7e:	eb75 0309 	sbcs.w	r3, r5, r9
 8008e82:	d3e8      	bcc.n	8008e56 <wait_ready+0x12>
    /* Wait for card goes ready or timeout */

    return (d == 0xFF) ? 1 : 0;
 8008e84:	7bfb      	ldrb	r3, [r7, #15]
 8008e86:	2bff      	cmp	r3, #255	; 0xff
 8008e88:	bf0c      	ite	eq
 8008e8a:	2301      	moveq	r3, #1
 8008e8c:	2300      	movne	r3, #0
 8008e8e:	b2db      	uxtb	r3, r3
}
 8008e90:	4618      	mov	r0, r3
 8008e92:	3718      	adds	r7, #24
 8008e94:	46bd      	mov	sp, r7
 8008e96:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
	...

08008e9c <deselect>:

/*-----------------------------------------------------------------------*/
/* Deselect card and release SPI                                         */
/*-----------------------------------------------------------------------*/

static void deselect(void) {
 8008e9c:	b580      	push	{r7, lr}
 8008e9e:	af00      	add	r7, sp, #0
    spi_set_cs(&s_sd_spi_device, GPIO_HIGH); /* Set CS# high */
 8008ea0:	2101      	movs	r1, #1
 8008ea2:	4804      	ldr	r0, [pc, #16]	; (8008eb4 <deselect+0x18>)
 8008ea4:	f7fa f866 	bl	8002f74 <spi_set_cs>
    xchg_spi(0xFF); /* Dummy clock (force DO hi-z for multiple slave SPI) */
 8008ea8:	20ff      	movs	r0, #255	; 0xff
 8008eaa:	f7ff ff83 	bl	8008db4 <xchg_spi>
}
 8008eae:	bf00      	nop
 8008eb0:	bd80      	pop	{r7, pc}
 8008eb2:	bf00      	nop
 8008eb4:	20006300 	.word	0x20006300

08008eb8 <select>:
/*-----------------------------------------------------------------------*/
/* Select card and wait for ready                                        */
/*-----------------------------------------------------------------------*/

static int select(void) /* 1:OK, 0:Timeout */
{
 8008eb8:	b580      	push	{r7, lr}
 8008eba:	af00      	add	r7, sp, #0
    spi_set_cs(&s_sd_spi_device, GPIO_LOW); /* Set CS# low */
 8008ebc:	2100      	movs	r1, #0
 8008ebe:	480a      	ldr	r0, [pc, #40]	; (8008ee8 <select+0x30>)
 8008ec0:	f7fa f858 	bl	8002f74 <spi_set_cs>
    xchg_spi(0xFF);                /* Dummy clock (force DO enabled) */
 8008ec4:	20ff      	movs	r0, #255	; 0xff
 8008ec6:	f7ff ff75 	bl	8008db4 <xchg_spi>
    if (wait_ready(500)) return 1; /* Wait for card ready */
 8008eca:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8008ece:	f7ff ffb9 	bl	8008e44 <wait_ready>
 8008ed2:	4603      	mov	r3, r0
 8008ed4:	2b00      	cmp	r3, #0
 8008ed6:	d001      	beq.n	8008edc <select+0x24>
 8008ed8:	2301      	movs	r3, #1
 8008eda:	e002      	b.n	8008ee2 <select+0x2a>

    deselect();
 8008edc:	f7ff ffde 	bl	8008e9c <deselect>
    return 0; /* Timeout */
 8008ee0:	2300      	movs	r3, #0
}
 8008ee2:	4618      	mov	r0, r3
 8008ee4:	bd80      	pop	{r7, pc}
 8008ee6:	bf00      	nop
 8008ee8:	20006300 	.word	0x20006300

08008eec <rcvr_datablock>:
/*-----------------------------------------------------------------------*/

static int rcvr_datablock(            /* 1:OK, 0:Error */
                          BYTE *buff, /* Data buffer */
                          UINT btr    /* Data block length (byte) */
) {
 8008eec:	b5b0      	push	{r4, r5, r7, lr}
 8008eee:	b088      	sub	sp, #32
 8008ef0:	af00      	add	r7, sp, #0
 8008ef2:	6078      	str	r0, [r7, #4]
 8008ef4:	6039      	str	r1, [r7, #0]
    BYTE token;
    const uint64_t timeout = 200;
 8008ef6:	f04f 02c8 	mov.w	r2, #200	; 0xc8
 8008efa:	f04f 0300 	mov.w	r3, #0
 8008efe:	e9c7 2306 	strd	r2, r3, [r7, #24]

    uint64_t start_time = MILLIS();
 8008f02:	f7f9 f811 	bl	8001f28 <MILLIS>
 8008f06:	e9c7 0104 	strd	r0, r1, [r7, #16]
    do { /* Wait for DataStart token in timeout of 200ms */
        token = xchg_spi(0xFF);
 8008f0a:	20ff      	movs	r0, #255	; 0xff
 8008f0c:	f7ff ff52 	bl	8008db4 <xchg_spi>
 8008f10:	4603      	mov	r3, r0
 8008f12:	73fb      	strb	r3, [r7, #15]
        /* This loop will take a time. Insert rot_rdq() here for multitask
         * envilonment. */
    } while ((token == 0xFF) && (MILLIS() - start_time < timeout));
 8008f14:	7bfb      	ldrb	r3, [r7, #15]
 8008f16:	2bff      	cmp	r3, #255	; 0xff
 8008f18:	d10c      	bne.n	8008f34 <rcvr_datablock+0x48>
 8008f1a:	f7f9 f805 	bl	8001f28 <MILLIS>
 8008f1e:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8008f22:	1a84      	subs	r4, r0, r2
 8008f24:	eb61 0503 	sbc.w	r5, r1, r3
 8008f28:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8008f2c:	4294      	cmp	r4, r2
 8008f2e:	eb75 0303 	sbcs.w	r3, r5, r3
 8008f32:	d3ea      	bcc.n	8008f0a <rcvr_datablock+0x1e>

    if (token != 0xFE)
 8008f34:	7bfb      	ldrb	r3, [r7, #15]
 8008f36:	2bfe      	cmp	r3, #254	; 0xfe
 8008f38:	d001      	beq.n	8008f3e <rcvr_datablock+0x52>
        return 0; /* Function fails if invalid DataStart token or timeout */
 8008f3a:	2300      	movs	r3, #0
 8008f3c:	e00a      	b.n	8008f54 <rcvr_datablock+0x68>

    rcvr_spi_multi(buff, btr); /* Store trailing data to the buffer */
 8008f3e:	6839      	ldr	r1, [r7, #0]
 8008f40:	6878      	ldr	r0, [r7, #4]
 8008f42:	f7ff ff4b 	bl	8008ddc <rcvr_spi_multi>
    xchg_spi(0xFF);
 8008f46:	20ff      	movs	r0, #255	; 0xff
 8008f48:	f7ff ff34 	bl	8008db4 <xchg_spi>
    xchg_spi(0xFF); /* Discard CRC */
 8008f4c:	20ff      	movs	r0, #255	; 0xff
 8008f4e:	f7ff ff31 	bl	8008db4 <xchg_spi>

    return 1; /* Function succeeded */
 8008f52:	2301      	movs	r3, #1
}
 8008f54:	4618      	mov	r0, r3
 8008f56:	3720      	adds	r7, #32
 8008f58:	46bd      	mov	sp, r7
 8008f5a:	bdb0      	pop	{r4, r5, r7, pc}

08008f5c <xmit_datablock>:
#if FF_FS_READONLY == 0
static int xmit_datablock(/* 1:OK, 0:Failed */
                          const BYTE
                              *buff, /* Ponter to 512 byte data to be sent */
                          BYTE token /* Token */
) {
 8008f5c:	b580      	push	{r7, lr}
 8008f5e:	b084      	sub	sp, #16
 8008f60:	af00      	add	r7, sp, #0
 8008f62:	6078      	str	r0, [r7, #4]
 8008f64:	460b      	mov	r3, r1
 8008f66:	70fb      	strb	r3, [r7, #3]
    BYTE resp;

    if (!wait_ready(500)) return 0; /* Wait for card ready */
 8008f68:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8008f6c:	f7ff ff6a 	bl	8008e44 <wait_ready>
 8008f70:	4603      	mov	r3, r0
 8008f72:	2b00      	cmp	r3, #0
 8008f74:	d101      	bne.n	8008f7a <xmit_datablock+0x1e>
 8008f76:	2300      	movs	r3, #0
 8008f78:	e01e      	b.n	8008fb8 <xmit_datablock+0x5c>

    xchg_spi(token);     /* Send token */
 8008f7a:	78fb      	ldrb	r3, [r7, #3]
 8008f7c:	4618      	mov	r0, r3
 8008f7e:	f7ff ff19 	bl	8008db4 <xchg_spi>
    if (token != 0xFD) { /* Send data if token is other than StopTran */
 8008f82:	78fb      	ldrb	r3, [r7, #3]
 8008f84:	2bfd      	cmp	r3, #253	; 0xfd
 8008f86:	d016      	beq.n	8008fb6 <xmit_datablock+0x5a>
        xmit_spi_multi(buff, 512); /* Data */
 8008f88:	f44f 7100 	mov.w	r1, #512	; 0x200
 8008f8c:	6878      	ldr	r0, [r7, #4]
 8008f8e:	f7ff ff3f 	bl	8008e10 <xmit_spi_multi>
        xchg_spi(0xFF);
 8008f92:	20ff      	movs	r0, #255	; 0xff
 8008f94:	f7ff ff0e 	bl	8008db4 <xchg_spi>
        xchg_spi(0xFF); /* Dummy CRC */
 8008f98:	20ff      	movs	r0, #255	; 0xff
 8008f9a:	f7ff ff0b 	bl	8008db4 <xchg_spi>

        resp = xchg_spi(0xFF); /* Receive data resp */
 8008f9e:	20ff      	movs	r0, #255	; 0xff
 8008fa0:	f7ff ff08 	bl	8008db4 <xchg_spi>
 8008fa4:	4603      	mov	r3, r0
 8008fa6:	73fb      	strb	r3, [r7, #15]
        if ((resp & 0x1F) != 0x05)
 8008fa8:	7bfb      	ldrb	r3, [r7, #15]
 8008faa:	f003 031f 	and.w	r3, r3, #31
 8008fae:	2b05      	cmp	r3, #5
 8008fb0:	d001      	beq.n	8008fb6 <xmit_datablock+0x5a>
            return 0; /* Function fails if the data packet was not accepted */
 8008fb2:	2300      	movs	r3, #0
 8008fb4:	e000      	b.n	8008fb8 <xmit_datablock+0x5c>
    }
    return 1;
 8008fb6:	2301      	movs	r3, #1
}
 8008fb8:	4618      	mov	r0, r3
 8008fba:	3710      	adds	r7, #16
 8008fbc:	46bd      	mov	sp, r7
 8008fbe:	bd80      	pop	{r7, pc}

08008fc0 <send_cmd>:
/*-----------------------------------------------------------------------*/

static BYTE send_cmd(/* Return value: R1 resp (bit7==1:Failed to send) */
                     BYTE cmd, /* Command index */
                     DWORD arg /* Argument */
) {
 8008fc0:	b580      	push	{r7, lr}
 8008fc2:	b084      	sub	sp, #16
 8008fc4:	af00      	add	r7, sp, #0
 8008fc6:	4603      	mov	r3, r0
 8008fc8:	6039      	str	r1, [r7, #0]
 8008fca:	71fb      	strb	r3, [r7, #7]
    BYTE n, res;

    if (cmd & 0x80) { /* Send a CMD55 prior to ACMD<n> */
 8008fcc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008fd0:	2b00      	cmp	r3, #0
 8008fd2:	da0e      	bge.n	8008ff2 <send_cmd+0x32>
        cmd &= 0x7F;
 8008fd4:	79fb      	ldrb	r3, [r7, #7]
 8008fd6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008fda:	71fb      	strb	r3, [r7, #7]
        res = send_cmd(CMD55, 0);
 8008fdc:	2100      	movs	r1, #0
 8008fde:	2037      	movs	r0, #55	; 0x37
 8008fe0:	f7ff ffee 	bl	8008fc0 <send_cmd>
 8008fe4:	4603      	mov	r3, r0
 8008fe6:	73bb      	strb	r3, [r7, #14]
        if (res > 1) return res;
 8008fe8:	7bbb      	ldrb	r3, [r7, #14]
 8008fea:	2b01      	cmp	r3, #1
 8008fec:	d901      	bls.n	8008ff2 <send_cmd+0x32>
 8008fee:	7bbb      	ldrb	r3, [r7, #14]
 8008ff0:	e051      	b.n	8009096 <send_cmd+0xd6>
    }

    /* Select the card and wait for ready except to stop multiple block read */
    if (cmd != CMD12) {
 8008ff2:	79fb      	ldrb	r3, [r7, #7]
 8008ff4:	2b0c      	cmp	r3, #12
 8008ff6:	d008      	beq.n	800900a <send_cmd+0x4a>
        deselect();
 8008ff8:	f7ff ff50 	bl	8008e9c <deselect>
        if (!select()) return 0xFF;
 8008ffc:	f7ff ff5c 	bl	8008eb8 <select>
 8009000:	4603      	mov	r3, r0
 8009002:	2b00      	cmp	r3, #0
 8009004:	d101      	bne.n	800900a <send_cmd+0x4a>
 8009006:	23ff      	movs	r3, #255	; 0xff
 8009008:	e045      	b.n	8009096 <send_cmd+0xd6>
    }

    /* Send command packet */
    xchg_spi(0x40 | cmd);        /* Start + command index */
 800900a:	79fb      	ldrb	r3, [r7, #7]
 800900c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009010:	b2db      	uxtb	r3, r3
 8009012:	4618      	mov	r0, r3
 8009014:	f7ff fece 	bl	8008db4 <xchg_spi>
    xchg_spi((BYTE)(arg >> 24)); /* Argument[31..24] */
 8009018:	683b      	ldr	r3, [r7, #0]
 800901a:	0e1b      	lsrs	r3, r3, #24
 800901c:	b2db      	uxtb	r3, r3
 800901e:	4618      	mov	r0, r3
 8009020:	f7ff fec8 	bl	8008db4 <xchg_spi>
    xchg_spi((BYTE)(arg >> 16)); /* Argument[23..16] */
 8009024:	683b      	ldr	r3, [r7, #0]
 8009026:	0c1b      	lsrs	r3, r3, #16
 8009028:	b2db      	uxtb	r3, r3
 800902a:	4618      	mov	r0, r3
 800902c:	f7ff fec2 	bl	8008db4 <xchg_spi>
    xchg_spi((BYTE)(arg >> 8));  /* Argument[15..8] */
 8009030:	683b      	ldr	r3, [r7, #0]
 8009032:	0a1b      	lsrs	r3, r3, #8
 8009034:	b2db      	uxtb	r3, r3
 8009036:	4618      	mov	r0, r3
 8009038:	f7ff febc 	bl	8008db4 <xchg_spi>
    xchg_spi((BYTE)arg);         /* Argument[7..0] */
 800903c:	683b      	ldr	r3, [r7, #0]
 800903e:	b2db      	uxtb	r3, r3
 8009040:	4618      	mov	r0, r3
 8009042:	f7ff feb7 	bl	8008db4 <xchg_spi>
    n = 0xFF;                    /* Dummy CRC + Stop */
 8009046:	23ff      	movs	r3, #255	; 0xff
 8009048:	73fb      	strb	r3, [r7, #15]
    if (cmd == CMD0) n = 0x95;   /* Valid CRC for CMD0(0) */
 800904a:	79fb      	ldrb	r3, [r7, #7]
 800904c:	2b00      	cmp	r3, #0
 800904e:	d101      	bne.n	8009054 <send_cmd+0x94>
 8009050:	2395      	movs	r3, #149	; 0x95
 8009052:	73fb      	strb	r3, [r7, #15]
    if (cmd == CMD8) n = 0x87;   /* Valid CRC for CMD8(0x1AA) */
 8009054:	79fb      	ldrb	r3, [r7, #7]
 8009056:	2b08      	cmp	r3, #8
 8009058:	d101      	bne.n	800905e <send_cmd+0x9e>
 800905a:	2387      	movs	r3, #135	; 0x87
 800905c:	73fb      	strb	r3, [r7, #15]
    // n = get_cmd_crc(cmd, arg);
    xchg_spi(n);
 800905e:	7bfb      	ldrb	r3, [r7, #15]
 8009060:	4618      	mov	r0, r3
 8009062:	f7ff fea7 	bl	8008db4 <xchg_spi>

    /* Receive command resp */
    if (cmd == CMD12)
 8009066:	79fb      	ldrb	r3, [r7, #7]
 8009068:	2b0c      	cmp	r3, #12
 800906a:	d102      	bne.n	8009072 <send_cmd+0xb2>
        xchg_spi(0xFF); /* Diacard following one byte when CMD12 */
 800906c:	20ff      	movs	r0, #255	; 0xff
 800906e:	f7ff fea1 	bl	8008db4 <xchg_spi>
    n = 10;             /* Wait for response (10 bytes max) */
 8009072:	230a      	movs	r3, #10
 8009074:	73fb      	strb	r3, [r7, #15]
    do {
        res = xchg_spi(0xFF);
 8009076:	20ff      	movs	r0, #255	; 0xff
 8009078:	f7ff fe9c 	bl	8008db4 <xchg_spi>
 800907c:	4603      	mov	r3, r0
 800907e:	73bb      	strb	r3, [r7, #14]
    } while ((res & 0x80) && --n);
 8009080:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8009084:	2b00      	cmp	r3, #0
 8009086:	da05      	bge.n	8009094 <send_cmd+0xd4>
 8009088:	7bfb      	ldrb	r3, [r7, #15]
 800908a:	3b01      	subs	r3, #1
 800908c:	73fb      	strb	r3, [r7, #15]
 800908e:	7bfb      	ldrb	r3, [r7, #15]
 8009090:	2b00      	cmp	r3, #0
 8009092:	d1f0      	bne.n	8009076 <send_cmd+0xb6>

    return res; /* Return received response */
 8009094:	7bbb      	ldrb	r3, [r7, #14]
}
 8009096:	4618      	mov	r0, r3
 8009098:	3710      	adds	r7, #16
 800909a:	46bd      	mov	sp, r7
 800909c:	bd80      	pop	{r7, pc}
	...

080090a0 <disk_initialize>:
/*-----------------------------------------------------------------------*/
/* Initialize disk drive                                                 */
/*-----------------------------------------------------------------------*/

DSTATUS disk_initialize(BYTE drv /* Physical drive number (0) */
) {
 80090a0:	b590      	push	{r4, r7, lr}
 80090a2:	b087      	sub	sp, #28
 80090a4:	af00      	add	r7, sp, #0
 80090a6:	4603      	mov	r3, r0
 80090a8:	71fb      	strb	r3, [r7, #7]
    BYTE n, cmd, ty, ocr[4];

    if (drv) return STA_NOINIT; /* Supports only drive 0 */
 80090aa:	79fb      	ldrb	r3, [r7, #7]
 80090ac:	2b00      	cmp	r3, #0
 80090ae:	d001      	beq.n	80090b4 <disk_initialize+0x14>
 80090b0:	2301      	movs	r3, #1
 80090b2:	e0cd      	b.n	8009250 <disk_initialize+0x1b0>

    if (Stat & STA_NODISK) return Stat; /* Is card existing in the soket? */
 80090b4:	4b68      	ldr	r3, [pc, #416]	; (8009258 <disk_initialize+0x1b8>)
 80090b6:	781b      	ldrb	r3, [r3, #0]
 80090b8:	b2db      	uxtb	r3, r3
 80090ba:	f003 0302 	and.w	r3, r3, #2
 80090be:	2b00      	cmp	r3, #0
 80090c0:	d003      	beq.n	80090ca <disk_initialize+0x2a>
 80090c2:	4b65      	ldr	r3, [pc, #404]	; (8009258 <disk_initialize+0x1b8>)
 80090c4:	781b      	ldrb	r3, [r3, #0]
 80090c6:	b2db      	uxtb	r3, r3
 80090c8:	e0c2      	b.n	8009250 <disk_initialize+0x1b0>

    SpiSpeed original_speed = s_sd_spi_device.clk;
 80090ca:	4b64      	ldr	r3, [pc, #400]	; (800925c <disk_initialize+0x1bc>)
 80090cc:	681b      	ldr	r3, [r3, #0]
 80090ce:	613b      	str	r3, [r7, #16]
    s_sd_spi_device.clk = SPI_SPEED_100kHz;
 80090d0:	4b62      	ldr	r3, [pc, #392]	; (800925c <disk_initialize+0x1bc>)
 80090d2:	4a63      	ldr	r2, [pc, #396]	; (8009260 <disk_initialize+0x1c0>)
 80090d4:	601a      	str	r2, [r3, #0]
    spi_setup(&s_sd_spi_device);         /* Initialize SPI with slow clock */
 80090d6:	4861      	ldr	r0, [pc, #388]	; (800925c <disk_initialize+0x1bc>)
 80090d8:	f7f9 fe62 	bl	8002da0 <spi_setup>
    for (n = 10; n; n--) xchg_spi(0xFF); /* Send 80 dummy clocks */
 80090dc:	230a      	movs	r3, #10
 80090de:	75fb      	strb	r3, [r7, #23]
 80090e0:	e005      	b.n	80090ee <disk_initialize+0x4e>
 80090e2:	20ff      	movs	r0, #255	; 0xff
 80090e4:	f7ff fe66 	bl	8008db4 <xchg_spi>
 80090e8:	7dfb      	ldrb	r3, [r7, #23]
 80090ea:	3b01      	subs	r3, #1
 80090ec:	75fb      	strb	r3, [r7, #23]
 80090ee:	7dfb      	ldrb	r3, [r7, #23]
 80090f0:	2b00      	cmp	r3, #0
 80090f2:	d1f6      	bne.n	80090e2 <disk_initialize+0x42>

    ty = 0;
 80090f4:	2300      	movs	r3, #0
 80090f6:	757b      	strb	r3, [r7, #21]
    if (send_cmd(CMD0, 0) == 1) {         /* Put the card SPI/Idle state */
 80090f8:	2100      	movs	r1, #0
 80090fa:	2000      	movs	r0, #0
 80090fc:	f7ff ff60 	bl	8008fc0 <send_cmd>
 8009100:	4603      	mov	r3, r0
 8009102:	2b01      	cmp	r3, #1
 8009104:	f040 8087 	bne.w	8009216 <disk_initialize+0x176>
        Timer1 = 1000;                    /* Initialization timeout = 1 sec */
 8009108:	4b56      	ldr	r3, [pc, #344]	; (8009264 <disk_initialize+0x1c4>)
 800910a:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800910e:	601a      	str	r2, [r3, #0]
        if (send_cmd(CMD8, 0x1AA) == 1) { /* SDv2? */
 8009110:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8009114:	2008      	movs	r0, #8
 8009116:	f7ff ff53 	bl	8008fc0 <send_cmd>
 800911a:	4603      	mov	r3, r0
 800911c:	2b01      	cmp	r3, #1
 800911e:	d14f      	bne.n	80091c0 <disk_initialize+0x120>
            for (n = 0; n < 4; n++)
 8009120:	2300      	movs	r3, #0
 8009122:	75fb      	strb	r3, [r7, #23]
 8009124:	e00d      	b.n	8009142 <disk_initialize+0xa2>
                ocr[n] =
 8009126:	7dfc      	ldrb	r4, [r7, #23]
                    xchg_spi(0xFF); /* Get 32 bit return value of R7 resp */
 8009128:	20ff      	movs	r0, #255	; 0xff
 800912a:	f7ff fe43 	bl	8008db4 <xchg_spi>
 800912e:	4603      	mov	r3, r0
 8009130:	461a      	mov	r2, r3
                ocr[n] =
 8009132:	f104 0318 	add.w	r3, r4, #24
 8009136:	443b      	add	r3, r7
 8009138:	f803 2c0c 	strb.w	r2, [r3, #-12]
            for (n = 0; n < 4; n++)
 800913c:	7dfb      	ldrb	r3, [r7, #23]
 800913e:	3301      	adds	r3, #1
 8009140:	75fb      	strb	r3, [r7, #23]
 8009142:	7dfb      	ldrb	r3, [r7, #23]
 8009144:	2b03      	cmp	r3, #3
 8009146:	d9ee      	bls.n	8009126 <disk_initialize+0x86>
            if (ocr[2] == 0x01 &&
 8009148:	7bbb      	ldrb	r3, [r7, #14]
 800914a:	2b01      	cmp	r3, #1
 800914c:	d163      	bne.n	8009216 <disk_initialize+0x176>
                ocr[3] == 0xAA) { /* Is the card supports vcc of 2.7-3.6V? */
 800914e:	7bfb      	ldrb	r3, [r7, #15]
            if (ocr[2] == 0x01 &&
 8009150:	2baa      	cmp	r3, #170	; 0xaa
 8009152:	d160      	bne.n	8009216 <disk_initialize+0x176>
                while (Timer1 && send_cmd(ACMD41, 1UL << 30))
 8009154:	bf00      	nop
 8009156:	4b43      	ldr	r3, [pc, #268]	; (8009264 <disk_initialize+0x1c4>)
 8009158:	681b      	ldr	r3, [r3, #0]
 800915a:	2b00      	cmp	r3, #0
 800915c:	d007      	beq.n	800916e <disk_initialize+0xce>
 800915e:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 8009162:	20a9      	movs	r0, #169	; 0xa9
 8009164:	f7ff ff2c 	bl	8008fc0 <send_cmd>
 8009168:	4603      	mov	r3, r0
 800916a:	2b00      	cmp	r3, #0
 800916c:	d1f3      	bne.n	8009156 <disk_initialize+0xb6>
                    ; /* Wait for end of initialization with ACMD41(HCS) */
                if (Timer1 &&
 800916e:	4b3d      	ldr	r3, [pc, #244]	; (8009264 <disk_initialize+0x1c4>)
 8009170:	681b      	ldr	r3, [r3, #0]
 8009172:	2b00      	cmp	r3, #0
 8009174:	d04f      	beq.n	8009216 <disk_initialize+0x176>
                    send_cmd(CMD58, 0) == 0) { /* Check CCS bit in the OCR */
 8009176:	2100      	movs	r1, #0
 8009178:	203a      	movs	r0, #58	; 0x3a
 800917a:	f7ff ff21 	bl	8008fc0 <send_cmd>
 800917e:	4603      	mov	r3, r0
                if (Timer1 &&
 8009180:	2b00      	cmp	r3, #0
 8009182:	d148      	bne.n	8009216 <disk_initialize+0x176>
                    for (n = 0; n < 4; n++) ocr[n] = xchg_spi(0xFF);
 8009184:	2300      	movs	r3, #0
 8009186:	75fb      	strb	r3, [r7, #23]
 8009188:	e00d      	b.n	80091a6 <disk_initialize+0x106>
 800918a:	7dfc      	ldrb	r4, [r7, #23]
 800918c:	20ff      	movs	r0, #255	; 0xff
 800918e:	f7ff fe11 	bl	8008db4 <xchg_spi>
 8009192:	4603      	mov	r3, r0
 8009194:	461a      	mov	r2, r3
 8009196:	f104 0318 	add.w	r3, r4, #24
 800919a:	443b      	add	r3, r7
 800919c:	f803 2c0c 	strb.w	r2, [r3, #-12]
 80091a0:	7dfb      	ldrb	r3, [r7, #23]
 80091a2:	3301      	adds	r3, #1
 80091a4:	75fb      	strb	r3, [r7, #23]
 80091a6:	7dfb      	ldrb	r3, [r7, #23]
 80091a8:	2b03      	cmp	r3, #3
 80091aa:	d9ee      	bls.n	800918a <disk_initialize+0xea>
                    ty = (ocr[0] & 0x40) ? CT_SDC2 | CT_BLOCK
 80091ac:	7b3b      	ldrb	r3, [r7, #12]
 80091ae:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80091b2:	2b00      	cmp	r3, #0
 80091b4:	d001      	beq.n	80091ba <disk_initialize+0x11a>
 80091b6:	2314      	movs	r3, #20
 80091b8:	e000      	b.n	80091bc <disk_initialize+0x11c>
 80091ba:	2304      	movs	r3, #4
 80091bc:	757b      	strb	r3, [r7, #21]
 80091be:	e02a      	b.n	8009216 <disk_initialize+0x176>
                                         : CT_SDC2; /* Card id SDv2 */
                }
            }
        } else {                            /* Not SDv2 card */
            if (send_cmd(ACMD41, 0) <= 1) { /* SDv1 or MMC? */
 80091c0:	2100      	movs	r1, #0
 80091c2:	20a9      	movs	r0, #169	; 0xa9
 80091c4:	f7ff fefc 	bl	8008fc0 <send_cmd>
 80091c8:	4603      	mov	r3, r0
 80091ca:	2b01      	cmp	r3, #1
 80091cc:	d804      	bhi.n	80091d8 <disk_initialize+0x138>
                ty = CT_SDC1;
 80091ce:	2302      	movs	r3, #2
 80091d0:	757b      	strb	r3, [r7, #21]
                cmd = ACMD41; /* SDv1 (ACMD41(0)) */
 80091d2:	23a9      	movs	r3, #169	; 0xa9
 80091d4:	75bb      	strb	r3, [r7, #22]
 80091d6:	e003      	b.n	80091e0 <disk_initialize+0x140>
            } else {
                ty = CT_MMC3;
 80091d8:	2301      	movs	r3, #1
 80091da:	757b      	strb	r3, [r7, #21]
                cmd = CMD1; /* MMCv3 (CMD1(0)) */
 80091dc:	2301      	movs	r3, #1
 80091de:	75bb      	strb	r3, [r7, #22]
            }
            while (Timer1 && send_cmd(cmd, 0))
 80091e0:	bf00      	nop
 80091e2:	4b20      	ldr	r3, [pc, #128]	; (8009264 <disk_initialize+0x1c4>)
 80091e4:	681b      	ldr	r3, [r3, #0]
 80091e6:	2b00      	cmp	r3, #0
 80091e8:	d007      	beq.n	80091fa <disk_initialize+0x15a>
 80091ea:	7dbb      	ldrb	r3, [r7, #22]
 80091ec:	2100      	movs	r1, #0
 80091ee:	4618      	mov	r0, r3
 80091f0:	f7ff fee6 	bl	8008fc0 <send_cmd>
 80091f4:	4603      	mov	r3, r0
 80091f6:	2b00      	cmp	r3, #0
 80091f8:	d1f3      	bne.n	80091e2 <disk_initialize+0x142>
                ; /* Wait for end of initialization */
            if (!Timer1 ||
 80091fa:	4b1a      	ldr	r3, [pc, #104]	; (8009264 <disk_initialize+0x1c4>)
 80091fc:	681b      	ldr	r3, [r3, #0]
 80091fe:	2b00      	cmp	r3, #0
 8009200:	d007      	beq.n	8009212 <disk_initialize+0x172>
                send_cmd(CMD16, 512) != 0) /* Set block length: 512 */
 8009202:	f44f 7100 	mov.w	r1, #512	; 0x200
 8009206:	2010      	movs	r0, #16
 8009208:	f7ff feda 	bl	8008fc0 <send_cmd>
 800920c:	4603      	mov	r3, r0
            if (!Timer1 ||
 800920e:	2b00      	cmp	r3, #0
 8009210:	d001      	beq.n	8009216 <disk_initialize+0x176>
                ty = 0;
 8009212:	2300      	movs	r3, #0
 8009214:	757b      	strb	r3, [r7, #21]
        }
    }
    CardType = ty; /* Card type */
 8009216:	4a14      	ldr	r2, [pc, #80]	; (8009268 <disk_initialize+0x1c8>)
 8009218:	7d7b      	ldrb	r3, [r7, #21]
 800921a:	7013      	strb	r3, [r2, #0]
    deselect();
 800921c:	f7ff fe3e 	bl	8008e9c <deselect>

    if (ty) { /* OK */
 8009220:	7d7b      	ldrb	r3, [r7, #21]
 8009222:	2b00      	cmp	r3, #0
 8009224:	d00e      	beq.n	8009244 <disk_initialize+0x1a4>
        s_sd_spi_device.clk = original_speed;
 8009226:	4a0d      	ldr	r2, [pc, #52]	; (800925c <disk_initialize+0x1bc>)
 8009228:	693b      	ldr	r3, [r7, #16]
 800922a:	6013      	str	r3, [r2, #0]
        spi_setup(&s_sd_spi_device); /* Set clock back to original */
 800922c:	480b      	ldr	r0, [pc, #44]	; (800925c <disk_initialize+0x1bc>)
 800922e:	f7f9 fdb7 	bl	8002da0 <spi_setup>
        Stat &= ~STA_NOINIT;         /* Clear STA_NOINIT flag */
 8009232:	4b09      	ldr	r3, [pc, #36]	; (8009258 <disk_initialize+0x1b8>)
 8009234:	781b      	ldrb	r3, [r3, #0]
 8009236:	b2db      	uxtb	r3, r3
 8009238:	f023 0301 	bic.w	r3, r3, #1
 800923c:	b2da      	uxtb	r2, r3
 800923e:	4b06      	ldr	r3, [pc, #24]	; (8009258 <disk_initialize+0x1b8>)
 8009240:	701a      	strb	r2, [r3, #0]
 8009242:	e002      	b.n	800924a <disk_initialize+0x1aa>
    } else {                         /* Failed */
        Stat = STA_NOINIT;
 8009244:	4b04      	ldr	r3, [pc, #16]	; (8009258 <disk_initialize+0x1b8>)
 8009246:	2201      	movs	r2, #1
 8009248:	701a      	strb	r2, [r3, #0]
    }

    return Stat;
 800924a:	4b03      	ldr	r3, [pc, #12]	; (8009258 <disk_initialize+0x1b8>)
 800924c:	781b      	ldrb	r3, [r3, #0]
 800924e:	b2db      	uxtb	r3, r3
}
 8009250:	4618      	mov	r0, r3
 8009252:	371c      	adds	r7, #28
 8009254:	46bd      	mov	sp, r7
 8009256:	bd90      	pop	{r4, r7, pc}
 8009258:	20000444 	.word	0x20000444
 800925c:	20006300 	.word	0x20006300
 8009260:	000186a0 	.word	0x000186a0
 8009264:	200061f8 	.word	0x200061f8
 8009268:	200061fc 	.word	0x200061fc

0800926c <disk_status>:
/*-----------------------------------------------------------------------*/
/* Get disk status                                                       */
/*-----------------------------------------------------------------------*/

DSTATUS disk_status(BYTE drv /* Physical drive number (0) */
) {
 800926c:	b480      	push	{r7}
 800926e:	b083      	sub	sp, #12
 8009270:	af00      	add	r7, sp, #0
 8009272:	4603      	mov	r3, r0
 8009274:	71fb      	strb	r3, [r7, #7]
    if (drv) return STA_NOINIT; /* Supports only drive 0 */
 8009276:	79fb      	ldrb	r3, [r7, #7]
 8009278:	2b00      	cmp	r3, #0
 800927a:	d001      	beq.n	8009280 <disk_status+0x14>
 800927c:	2301      	movs	r3, #1
 800927e:	e002      	b.n	8009286 <disk_status+0x1a>

    return Stat; /* Return disk status */
 8009280:	4b03      	ldr	r3, [pc, #12]	; (8009290 <disk_status+0x24>)
 8009282:	781b      	ldrb	r3, [r3, #0]
 8009284:	b2db      	uxtb	r3, r3
}
 8009286:	4618      	mov	r0, r3
 8009288:	370c      	adds	r7, #12
 800928a:	46bd      	mov	sp, r7
 800928c:	bc80      	pop	{r7}
 800928e:	4770      	bx	lr
 8009290:	20000444 	.word	0x20000444

08009294 <disk_read>:
DRESULT disk_read(
    BYTE drv,     /* Physical drive number (0) */
    BYTE *buff,   /* Pointer to the data buffer to store read data */
    LBA_t sector, /* Start sector number (LBA) */
    UINT count    /* Number of sectors to read (1..128) */
) {
 8009294:	b580      	push	{r7, lr}
 8009296:	b086      	sub	sp, #24
 8009298:	af00      	add	r7, sp, #0
 800929a:	60b9      	str	r1, [r7, #8]
 800929c:	607a      	str	r2, [r7, #4]
 800929e:	603b      	str	r3, [r7, #0]
 80092a0:	4603      	mov	r3, r0
 80092a2:	73fb      	strb	r3, [r7, #15]
    DWORD sect = (DWORD)sector;
 80092a4:	687b      	ldr	r3, [r7, #4]
 80092a6:	617b      	str	r3, [r7, #20]

    if (drv || !count) return RES_PARERR;     /* Check parameter */
 80092a8:	7bfb      	ldrb	r3, [r7, #15]
 80092aa:	2b00      	cmp	r3, #0
 80092ac:	d102      	bne.n	80092b4 <disk_read+0x20>
 80092ae:	683b      	ldr	r3, [r7, #0]
 80092b0:	2b00      	cmp	r3, #0
 80092b2:	d101      	bne.n	80092b8 <disk_read+0x24>
 80092b4:	2304      	movs	r3, #4
 80092b6:	e04d      	b.n	8009354 <disk_read+0xc0>
    if (Stat & STA_NOINIT) return RES_NOTRDY; /* Check if drive is ready */
 80092b8:	4b28      	ldr	r3, [pc, #160]	; (800935c <disk_read+0xc8>)
 80092ba:	781b      	ldrb	r3, [r3, #0]
 80092bc:	b2db      	uxtb	r3, r3
 80092be:	f003 0301 	and.w	r3, r3, #1
 80092c2:	2b00      	cmp	r3, #0
 80092c4:	d001      	beq.n	80092ca <disk_read+0x36>
 80092c6:	2303      	movs	r3, #3
 80092c8:	e044      	b.n	8009354 <disk_read+0xc0>

    if (!(CardType & CT_BLOCK))
 80092ca:	4b25      	ldr	r3, [pc, #148]	; (8009360 <disk_read+0xcc>)
 80092cc:	781b      	ldrb	r3, [r3, #0]
 80092ce:	f003 0310 	and.w	r3, r3, #16
 80092d2:	2b00      	cmp	r3, #0
 80092d4:	d102      	bne.n	80092dc <disk_read+0x48>
        sect *= 512; /* LBA ot BA conversion (byte addressing cards) */
 80092d6:	697b      	ldr	r3, [r7, #20]
 80092d8:	025b      	lsls	r3, r3, #9
 80092da:	617b      	str	r3, [r7, #20]

    if (count == 1) {                    /* Single sector read */
 80092dc:	683b      	ldr	r3, [r7, #0]
 80092de:	2b01      	cmp	r3, #1
 80092e0:	d111      	bne.n	8009306 <disk_read+0x72>
        if ((send_cmd(CMD17, sect) == 0) /* READ_SINGLE_BLOCK */
 80092e2:	6979      	ldr	r1, [r7, #20]
 80092e4:	2011      	movs	r0, #17
 80092e6:	f7ff fe6b 	bl	8008fc0 <send_cmd>
 80092ea:	4603      	mov	r3, r0
 80092ec:	2b00      	cmp	r3, #0
 80092ee:	d129      	bne.n	8009344 <disk_read+0xb0>
            && rcvr_datablock(buff, 512)) {
 80092f0:	f44f 7100 	mov.w	r1, #512	; 0x200
 80092f4:	68b8      	ldr	r0, [r7, #8]
 80092f6:	f7ff fdf9 	bl	8008eec <rcvr_datablock>
 80092fa:	4603      	mov	r3, r0
 80092fc:	2b00      	cmp	r3, #0
 80092fe:	d021      	beq.n	8009344 <disk_read+0xb0>
            count = 0;
 8009300:	2300      	movs	r3, #0
 8009302:	603b      	str	r3, [r7, #0]
 8009304:	e01e      	b.n	8009344 <disk_read+0xb0>
        }
    } else {                              /* Multiple sector read */
        if (send_cmd(CMD18, sect) == 0) { /* READ_MULTIPLE_BLOCK */
 8009306:	6979      	ldr	r1, [r7, #20]
 8009308:	2012      	movs	r0, #18
 800930a:	f7ff fe59 	bl	8008fc0 <send_cmd>
 800930e:	4603      	mov	r3, r0
 8009310:	2b00      	cmp	r3, #0
 8009312:	d117      	bne.n	8009344 <disk_read+0xb0>
            do {
                if (!rcvr_datablock(buff, 512)) break;
 8009314:	f44f 7100 	mov.w	r1, #512	; 0x200
 8009318:	68b8      	ldr	r0, [r7, #8]
 800931a:	f7ff fde7 	bl	8008eec <rcvr_datablock>
 800931e:	4603      	mov	r3, r0
 8009320:	2b00      	cmp	r3, #0
 8009322:	d00a      	beq.n	800933a <disk_read+0xa6>
                buff += 512;
 8009324:	68bb      	ldr	r3, [r7, #8]
 8009326:	f503 7300 	add.w	r3, r3, #512	; 0x200
 800932a:	60bb      	str	r3, [r7, #8]
            } while (--count);
 800932c:	683b      	ldr	r3, [r7, #0]
 800932e:	3b01      	subs	r3, #1
 8009330:	603b      	str	r3, [r7, #0]
 8009332:	683b      	ldr	r3, [r7, #0]
 8009334:	2b00      	cmp	r3, #0
 8009336:	d1ed      	bne.n	8009314 <disk_read+0x80>
 8009338:	e000      	b.n	800933c <disk_read+0xa8>
                if (!rcvr_datablock(buff, 512)) break;
 800933a:	bf00      	nop
            send_cmd(CMD12, 0); /* STOP_TRANSMISSION */
 800933c:	2100      	movs	r1, #0
 800933e:	200c      	movs	r0, #12
 8009340:	f7ff fe3e 	bl	8008fc0 <send_cmd>
        }
    }
    deselect();
 8009344:	f7ff fdaa 	bl	8008e9c <deselect>

    return count ? RES_ERROR : RES_OK; /* Return result */
 8009348:	683b      	ldr	r3, [r7, #0]
 800934a:	2b00      	cmp	r3, #0
 800934c:	bf14      	ite	ne
 800934e:	2301      	movne	r3, #1
 8009350:	2300      	moveq	r3, #0
 8009352:	b2db      	uxtb	r3, r3
}
 8009354:	4618      	mov	r0, r3
 8009356:	3718      	adds	r7, #24
 8009358:	46bd      	mov	sp, r7
 800935a:	bd80      	pop	{r7, pc}
 800935c:	20000444 	.word	0x20000444
 8009360:	200061fc 	.word	0x200061fc

08009364 <disk_write>:
#if FF_FS_READONLY == 0
DRESULT disk_write(BYTE drv,         /* Physical drive number (0) */
                   const BYTE *buff, /* Ponter to the data to write */
                   LBA_t sector,     /* Start sector number (LBA) */
                   UINT count        /* Number of sectors to write (1..128) */
) {
 8009364:	b580      	push	{r7, lr}
 8009366:	b086      	sub	sp, #24
 8009368:	af00      	add	r7, sp, #0
 800936a:	60b9      	str	r1, [r7, #8]
 800936c:	607a      	str	r2, [r7, #4]
 800936e:	603b      	str	r3, [r7, #0]
 8009370:	4603      	mov	r3, r0
 8009372:	73fb      	strb	r3, [r7, #15]
    DWORD sect = (DWORD)sector;
 8009374:	687b      	ldr	r3, [r7, #4]
 8009376:	617b      	str	r3, [r7, #20]

    if (drv || !count) return RES_PARERR;     /* Check parameter */
 8009378:	7bfb      	ldrb	r3, [r7, #15]
 800937a:	2b00      	cmp	r3, #0
 800937c:	d102      	bne.n	8009384 <disk_write+0x20>
 800937e:	683b      	ldr	r3, [r7, #0]
 8009380:	2b00      	cmp	r3, #0
 8009382:	d101      	bne.n	8009388 <disk_write+0x24>
 8009384:	2304      	movs	r3, #4
 8009386:	e063      	b.n	8009450 <disk_write+0xec>
    if (Stat & STA_NOINIT) return RES_NOTRDY; /* Check drive status */
 8009388:	4b33      	ldr	r3, [pc, #204]	; (8009458 <disk_write+0xf4>)
 800938a:	781b      	ldrb	r3, [r3, #0]
 800938c:	b2db      	uxtb	r3, r3
 800938e:	f003 0301 	and.w	r3, r3, #1
 8009392:	2b00      	cmp	r3, #0
 8009394:	d001      	beq.n	800939a <disk_write+0x36>
 8009396:	2303      	movs	r3, #3
 8009398:	e05a      	b.n	8009450 <disk_write+0xec>
    if (Stat & STA_PROTECT) return RES_WRPRT; /* Check write protect */
 800939a:	4b2f      	ldr	r3, [pc, #188]	; (8009458 <disk_write+0xf4>)
 800939c:	781b      	ldrb	r3, [r3, #0]
 800939e:	b2db      	uxtb	r3, r3
 80093a0:	f003 0304 	and.w	r3, r3, #4
 80093a4:	2b00      	cmp	r3, #0
 80093a6:	d001      	beq.n	80093ac <disk_write+0x48>
 80093a8:	2302      	movs	r3, #2
 80093aa:	e051      	b.n	8009450 <disk_write+0xec>

    if (!(CardType & CT_BLOCK))
 80093ac:	4b2b      	ldr	r3, [pc, #172]	; (800945c <disk_write+0xf8>)
 80093ae:	781b      	ldrb	r3, [r3, #0]
 80093b0:	f003 0310 	and.w	r3, r3, #16
 80093b4:	2b00      	cmp	r3, #0
 80093b6:	d102      	bne.n	80093be <disk_write+0x5a>
        sect *= 512; /* LBA ==> BA conversion (byte addressing cards) */
 80093b8:	697b      	ldr	r3, [r7, #20]
 80093ba:	025b      	lsls	r3, r3, #9
 80093bc:	617b      	str	r3, [r7, #20]

    if (count == 1) {                    /* Single sector write */
 80093be:	683b      	ldr	r3, [r7, #0]
 80093c0:	2b01      	cmp	r3, #1
 80093c2:	d110      	bne.n	80093e6 <disk_write+0x82>
        if ((send_cmd(CMD24, sect) == 0) /* WRITE_BLOCK */
 80093c4:	6979      	ldr	r1, [r7, #20]
 80093c6:	2018      	movs	r0, #24
 80093c8:	f7ff fdfa 	bl	8008fc0 <send_cmd>
 80093cc:	4603      	mov	r3, r0
 80093ce:	2b00      	cmp	r3, #0
 80093d0:	d136      	bne.n	8009440 <disk_write+0xdc>
            && xmit_datablock(buff, 0xFE)) {
 80093d2:	21fe      	movs	r1, #254	; 0xfe
 80093d4:	68b8      	ldr	r0, [r7, #8]
 80093d6:	f7ff fdc1 	bl	8008f5c <xmit_datablock>
 80093da:	4603      	mov	r3, r0
 80093dc:	2b00      	cmp	r3, #0
 80093de:	d02f      	beq.n	8009440 <disk_write+0xdc>
            count = 0;
 80093e0:	2300      	movs	r3, #0
 80093e2:	603b      	str	r3, [r7, #0]
 80093e4:	e02c      	b.n	8009440 <disk_write+0xdc>
        }
    } else { /* Multiple sector write */
        if (CardType & CT_SDC)
 80093e6:	4b1d      	ldr	r3, [pc, #116]	; (800945c <disk_write+0xf8>)
 80093e8:	781b      	ldrb	r3, [r3, #0]
 80093ea:	f003 030c 	and.w	r3, r3, #12
 80093ee:	2b00      	cmp	r3, #0
 80093f0:	d003      	beq.n	80093fa <disk_write+0x96>
            send_cmd(ACMD23, count);      /* Predefine number of sectors */
 80093f2:	6839      	ldr	r1, [r7, #0]
 80093f4:	2097      	movs	r0, #151	; 0x97
 80093f6:	f7ff fde3 	bl	8008fc0 <send_cmd>
        if (send_cmd(CMD25, sect) == 0) { /* WRITE_MULTIPLE_BLOCK */
 80093fa:	6979      	ldr	r1, [r7, #20]
 80093fc:	2019      	movs	r0, #25
 80093fe:	f7ff fddf 	bl	8008fc0 <send_cmd>
 8009402:	4603      	mov	r3, r0
 8009404:	2b00      	cmp	r3, #0
 8009406:	d11b      	bne.n	8009440 <disk_write+0xdc>
            do {
                if (!xmit_datablock(buff, 0xFC)) break;
 8009408:	21fc      	movs	r1, #252	; 0xfc
 800940a:	68b8      	ldr	r0, [r7, #8]
 800940c:	f7ff fda6 	bl	8008f5c <xmit_datablock>
 8009410:	4603      	mov	r3, r0
 8009412:	2b00      	cmp	r3, #0
 8009414:	d00a      	beq.n	800942c <disk_write+0xc8>
                buff += 512;
 8009416:	68bb      	ldr	r3, [r7, #8]
 8009418:	f503 7300 	add.w	r3, r3, #512	; 0x200
 800941c:	60bb      	str	r3, [r7, #8]
            } while (--count);
 800941e:	683b      	ldr	r3, [r7, #0]
 8009420:	3b01      	subs	r3, #1
 8009422:	603b      	str	r3, [r7, #0]
 8009424:	683b      	ldr	r3, [r7, #0]
 8009426:	2b00      	cmp	r3, #0
 8009428:	d1ee      	bne.n	8009408 <disk_write+0xa4>
 800942a:	e000      	b.n	800942e <disk_write+0xca>
                if (!xmit_datablock(buff, 0xFC)) break;
 800942c:	bf00      	nop
            if (!xmit_datablock(0, 0xFD)) count = 1; /* STOP_TRAN token */
 800942e:	21fd      	movs	r1, #253	; 0xfd
 8009430:	2000      	movs	r0, #0
 8009432:	f7ff fd93 	bl	8008f5c <xmit_datablock>
 8009436:	4603      	mov	r3, r0
 8009438:	2b00      	cmp	r3, #0
 800943a:	d101      	bne.n	8009440 <disk_write+0xdc>
 800943c:	2301      	movs	r3, #1
 800943e:	603b      	str	r3, [r7, #0]
        }
    }
    deselect();
 8009440:	f7ff fd2c 	bl	8008e9c <deselect>

    return count ? RES_ERROR : RES_OK; /* Return result */
 8009444:	683b      	ldr	r3, [r7, #0]
 8009446:	2b00      	cmp	r3, #0
 8009448:	bf14      	ite	ne
 800944a:	2301      	movne	r3, #1
 800944c:	2300      	moveq	r3, #0
 800944e:	b2db      	uxtb	r3, r3
}
 8009450:	4618      	mov	r0, r3
 8009452:	3718      	adds	r7, #24
 8009454:	46bd      	mov	sp, r7
 8009456:	bd80      	pop	{r7, pc}
 8009458:	20000444 	.word	0x20000444
 800945c:	200061fc 	.word	0x200061fc

08009460 <disk_ioctl>:
/*-----------------------------------------------------------------------*/

DRESULT disk_ioctl(BYTE drv,  /* Physical drive number (0) */
                   BYTE cmd,  /* Control command code */
                   void *buff /* Pointer to the conrtol data */
) {
 8009460:	b590      	push	{r4, r7, lr}
 8009462:	b08d      	sub	sp, #52	; 0x34
 8009464:	af00      	add	r7, sp, #0
 8009466:	4603      	mov	r3, r0
 8009468:	603a      	str	r2, [r7, #0]
 800946a:	71fb      	strb	r3, [r7, #7]
 800946c:	460b      	mov	r3, r1
 800946e:	71bb      	strb	r3, [r7, #6]
    DRESULT res;
    BYTE n, csd[16];
    DWORD st, ed, csize;
    LBA_t *dp;

    if (drv) return RES_PARERR;               /* Check parameter */
 8009470:	79fb      	ldrb	r3, [r7, #7]
 8009472:	2b00      	cmp	r3, #0
 8009474:	d001      	beq.n	800947a <disk_ioctl+0x1a>
 8009476:	2304      	movs	r3, #4
 8009478:	e22e      	b.n	80098d8 <disk_ioctl+0x478>
    if (Stat & STA_NOINIT) return RES_NOTRDY; /* Check if drive is ready */
 800947a:	4bae      	ldr	r3, [pc, #696]	; (8009734 <disk_ioctl+0x2d4>)
 800947c:	781b      	ldrb	r3, [r3, #0]
 800947e:	b2db      	uxtb	r3, r3
 8009480:	f003 0301 	and.w	r3, r3, #1
 8009484:	2b00      	cmp	r3, #0
 8009486:	d001      	beq.n	800948c <disk_ioctl+0x2c>
 8009488:	2303      	movs	r3, #3
 800948a:	e225      	b.n	80098d8 <disk_ioctl+0x478>

    res = RES_ERROR;
 800948c:	2301      	movs	r3, #1
 800948e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

    switch (cmd) {
 8009492:	79bb      	ldrb	r3, [r7, #6]
 8009494:	2b36      	cmp	r3, #54	; 0x36
 8009496:	f200 8202 	bhi.w	800989e <disk_ioctl+0x43e>
 800949a:	a201      	add	r2, pc, #4	; (adr r2, 80094a0 <disk_ioctl+0x40>)
 800949c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80094a0:	0800957d 	.word	0x0800957d
 80094a4:	08009591 	.word	0x08009591
 80094a8:	0800989f 	.word	0x0800989f
 80094ac:	0800963d 	.word	0x0800963d
 80094b0:	0800973d 	.word	0x0800973d
 80094b4:	0800989f 	.word	0x0800989f
 80094b8:	0800989f 	.word	0x0800989f
 80094bc:	0800989f 	.word	0x0800989f
 80094c0:	0800989f 	.word	0x0800989f
 80094c4:	0800989f 	.word	0x0800989f
 80094c8:	0800989f 	.word	0x0800989f
 80094cc:	0800989f 	.word	0x0800989f
 80094d0:	0800989f 	.word	0x0800989f
 80094d4:	0800989f 	.word	0x0800989f
 80094d8:	0800989f 	.word	0x0800989f
 80094dc:	0800989f 	.word	0x0800989f
 80094e0:	0800989f 	.word	0x0800989f
 80094e4:	0800989f 	.word	0x0800989f
 80094e8:	0800989f 	.word	0x0800989f
 80094ec:	0800989f 	.word	0x0800989f
 80094f0:	0800989f 	.word	0x0800989f
 80094f4:	0800989f 	.word	0x0800989f
 80094f8:	0800989f 	.word	0x0800989f
 80094fc:	0800989f 	.word	0x0800989f
 8009500:	0800989f 	.word	0x0800989f
 8009504:	0800989f 	.word	0x0800989f
 8009508:	0800989f 	.word	0x0800989f
 800950c:	0800989f 	.word	0x0800989f
 8009510:	0800989f 	.word	0x0800989f
 8009514:	0800989f 	.word	0x0800989f
 8009518:	0800989f 	.word	0x0800989f
 800951c:	0800989f 	.word	0x0800989f
 8009520:	0800989f 	.word	0x0800989f
 8009524:	0800989f 	.word	0x0800989f
 8009528:	0800989f 	.word	0x0800989f
 800952c:	0800989f 	.word	0x0800989f
 8009530:	0800989f 	.word	0x0800989f
 8009534:	0800989f 	.word	0x0800989f
 8009538:	0800989f 	.word	0x0800989f
 800953c:	0800989f 	.word	0x0800989f
 8009540:	0800989f 	.word	0x0800989f
 8009544:	0800989f 	.word	0x0800989f
 8009548:	0800989f 	.word	0x0800989f
 800954c:	0800989f 	.word	0x0800989f
 8009550:	0800989f 	.word	0x0800989f
 8009554:	0800989f 	.word	0x0800989f
 8009558:	0800989f 	.word	0x0800989f
 800955c:	0800989f 	.word	0x0800989f
 8009560:	0800989f 	.word	0x0800989f
 8009564:	0800989f 	.word	0x0800989f
 8009568:	080097db 	.word	0x080097db
 800956c:	080097eb 	.word	0x080097eb
 8009570:	0800980f 	.word	0x0800980f
 8009574:	08009833 	.word	0x08009833
 8009578:	08009875 	.word	0x08009875
        case CTRL_SYNC: /* Wait for end of internal write process of the drive
                         */
            if (select()) res = RES_OK;
 800957c:	f7ff fc9c 	bl	8008eb8 <select>
 8009580:	4603      	mov	r3, r0
 8009582:	2b00      	cmp	r3, #0
 8009584:	f000 818f 	beq.w	80098a6 <disk_ioctl+0x446>
 8009588:	2300      	movs	r3, #0
 800958a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
            break;
 800958e:	e18a      	b.n	80098a6 <disk_ioctl+0x446>

        case GET_SECTOR_COUNT: /* Get drive capacity in unit of sector (DWORD)
                                */
            if ((send_cmd(CMD9, 0) == 0) && rcvr_datablock(csd, 16)) {
 8009590:	2100      	movs	r1, #0
 8009592:	2009      	movs	r0, #9
 8009594:	f7ff fd14 	bl	8008fc0 <send_cmd>
 8009598:	4603      	mov	r3, r0
 800959a:	2b00      	cmp	r3, #0
 800959c:	f040 8185 	bne.w	80098aa <disk_ioctl+0x44a>
 80095a0:	f107 030c 	add.w	r3, r7, #12
 80095a4:	2110      	movs	r1, #16
 80095a6:	4618      	mov	r0, r3
 80095a8:	f7ff fca0 	bl	8008eec <rcvr_datablock>
 80095ac:	4603      	mov	r3, r0
 80095ae:	2b00      	cmp	r3, #0
 80095b0:	f000 817b 	beq.w	80098aa <disk_ioctl+0x44a>
                if ((csd[0] >> 6) == 1) { /* SDC CSD ver 2 */
 80095b4:	7b3b      	ldrb	r3, [r7, #12]
 80095b6:	099b      	lsrs	r3, r3, #6
 80095b8:	b2db      	uxtb	r3, r3
 80095ba:	2b01      	cmp	r3, #1
 80095bc:	d111      	bne.n	80095e2 <disk_ioctl+0x182>
                    csize = csd[9] + ((WORD)csd[8] << 8) +
 80095be:	7d7b      	ldrb	r3, [r7, #21]
 80095c0:	461a      	mov	r2, r3
 80095c2:	7d3b      	ldrb	r3, [r7, #20]
 80095c4:	021b      	lsls	r3, r3, #8
 80095c6:	4413      	add	r3, r2
 80095c8:	461a      	mov	r2, r3
                            ((DWORD)(csd[7] & 63) << 16) + 1;
 80095ca:	7cfb      	ldrb	r3, [r7, #19]
 80095cc:	041b      	lsls	r3, r3, #16
 80095ce:	f403 137c 	and.w	r3, r3, #4128768	; 0x3f0000
                    csize = csd[9] + ((WORD)csd[8] << 8) +
 80095d2:	4413      	add	r3, r2
 80095d4:	3301      	adds	r3, #1
 80095d6:	61fb      	str	r3, [r7, #28]
                    *(LBA_t *)buff = csize << 10;
 80095d8:	69fb      	ldr	r3, [r7, #28]
 80095da:	029a      	lsls	r2, r3, #10
 80095dc:	683b      	ldr	r3, [r7, #0]
 80095de:	601a      	str	r2, [r3, #0]
 80095e0:	e028      	b.n	8009634 <disk_ioctl+0x1d4>
                } else { /* SDC CSD ver 1 or MMC */
                    n = (csd[5] & 15) + ((csd[10] & 128) >> 7) +
 80095e2:	7c7b      	ldrb	r3, [r7, #17]
 80095e4:	f003 030f 	and.w	r3, r3, #15
 80095e8:	b2da      	uxtb	r2, r3
 80095ea:	7dbb      	ldrb	r3, [r7, #22]
 80095ec:	09db      	lsrs	r3, r3, #7
 80095ee:	b2db      	uxtb	r3, r3
 80095f0:	4413      	add	r3, r2
 80095f2:	b2da      	uxtb	r2, r3
                        ((csd[9] & 3) << 1) + 2;
 80095f4:	7d7b      	ldrb	r3, [r7, #21]
 80095f6:	005b      	lsls	r3, r3, #1
 80095f8:	b2db      	uxtb	r3, r3
 80095fa:	f003 0306 	and.w	r3, r3, #6
 80095fe:	b2db      	uxtb	r3, r3
                    n = (csd[5] & 15) + ((csd[10] & 128) >> 7) +
 8009600:	4413      	add	r3, r2
 8009602:	b2db      	uxtb	r3, r3
 8009604:	3302      	adds	r3, #2
 8009606:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
                    csize = (csd[8] >> 6) + ((WORD)csd[7] << 2) +
 800960a:	7d3b      	ldrb	r3, [r7, #20]
 800960c:	099b      	lsrs	r3, r3, #6
 800960e:	b2db      	uxtb	r3, r3
 8009610:	461a      	mov	r2, r3
 8009612:	7cfb      	ldrb	r3, [r7, #19]
 8009614:	009b      	lsls	r3, r3, #2
 8009616:	441a      	add	r2, r3
                            ((WORD)(csd[6] & 3) << 10) + 1;
 8009618:	7cbb      	ldrb	r3, [r7, #18]
 800961a:	029b      	lsls	r3, r3, #10
 800961c:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
                    csize = (csd[8] >> 6) + ((WORD)csd[7] << 2) +
 8009620:	4413      	add	r3, r2
                            ((WORD)(csd[6] & 3) << 10) + 1;
 8009622:	3301      	adds	r3, #1
                    csize = (csd[8] >> 6) + ((WORD)csd[7] << 2) +
 8009624:	61fb      	str	r3, [r7, #28]
                    *(LBA_t *)buff = csize << (n - 9);
 8009626:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 800962a:	3b09      	subs	r3, #9
 800962c:	69fa      	ldr	r2, [r7, #28]
 800962e:	409a      	lsls	r2, r3
 8009630:	683b      	ldr	r3, [r7, #0]
 8009632:	601a      	str	r2, [r3, #0]
                }
                res = RES_OK;
 8009634:	2300      	movs	r3, #0
 8009636:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
            }
            break;
 800963a:	e136      	b.n	80098aa <disk_ioctl+0x44a>

        case GET_BLOCK_SIZE: /* Get erase block size in unit of sector (DWORD)
                              */
            if (CardType & CT_SDC2) {           /* SDC ver 2+ */
 800963c:	4b3e      	ldr	r3, [pc, #248]	; (8009738 <disk_ioctl+0x2d8>)
 800963e:	781b      	ldrb	r3, [r3, #0]
 8009640:	f003 0304 	and.w	r3, r3, #4
 8009644:	2b00      	cmp	r3, #0
 8009646:	d031      	beq.n	80096ac <disk_ioctl+0x24c>
                if (send_cmd(ACMD13, 0) == 0) { /* Read SD status */
 8009648:	2100      	movs	r1, #0
 800964a:	208d      	movs	r0, #141	; 0x8d
 800964c:	f7ff fcb8 	bl	8008fc0 <send_cmd>
 8009650:	4603      	mov	r3, r0
 8009652:	2b00      	cmp	r3, #0
 8009654:	f040 812b 	bne.w	80098ae <disk_ioctl+0x44e>
                    xchg_spi(0xFF);
 8009658:	20ff      	movs	r0, #255	; 0xff
 800965a:	f7ff fbab 	bl	8008db4 <xchg_spi>
                    if (rcvr_datablock(csd, 16)) { /* Read partial block */
 800965e:	f107 030c 	add.w	r3, r7, #12
 8009662:	2110      	movs	r1, #16
 8009664:	4618      	mov	r0, r3
 8009666:	f7ff fc41 	bl	8008eec <rcvr_datablock>
 800966a:	4603      	mov	r3, r0
 800966c:	2b00      	cmp	r3, #0
 800966e:	f000 811e 	beq.w	80098ae <disk_ioctl+0x44e>
                        for (n = 64 - 16; n; n--)
 8009672:	2330      	movs	r3, #48	; 0x30
 8009674:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
 8009678:	e007      	b.n	800968a <disk_ioctl+0x22a>
                            xchg_spi(0xFF); /* Purge trailing data */
 800967a:	20ff      	movs	r0, #255	; 0xff
 800967c:	f7ff fb9a 	bl	8008db4 <xchg_spi>
                        for (n = 64 - 16; n; n--)
 8009680:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 8009684:	3b01      	subs	r3, #1
 8009686:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
 800968a:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 800968e:	2b00      	cmp	r3, #0
 8009690:	d1f3      	bne.n	800967a <disk_ioctl+0x21a>
                        *(DWORD *)buff = 16UL << (csd[10] >> 4);
 8009692:	7dbb      	ldrb	r3, [r7, #22]
 8009694:	091b      	lsrs	r3, r3, #4
 8009696:	b2db      	uxtb	r3, r3
 8009698:	461a      	mov	r2, r3
 800969a:	2310      	movs	r3, #16
 800969c:	fa03 f202 	lsl.w	r2, r3, r2
 80096a0:	683b      	ldr	r3, [r7, #0]
 80096a2:	601a      	str	r2, [r3, #0]
                        res = RES_OK;
 80096a4:	2300      	movs	r3, #0
 80096a6:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
                            (((csd[11] & 3) << 3) + ((csd[11] & 224) >> 5) + 1);
                    }
                    res = RES_OK;
                }
            }
            break;
 80096aa:	e100      	b.n	80098ae <disk_ioctl+0x44e>
                if ((send_cmd(CMD9, 0) == 0) &&
 80096ac:	2100      	movs	r1, #0
 80096ae:	2009      	movs	r0, #9
 80096b0:	f7ff fc86 	bl	8008fc0 <send_cmd>
 80096b4:	4603      	mov	r3, r0
 80096b6:	2b00      	cmp	r3, #0
 80096b8:	f040 80f9 	bne.w	80098ae <disk_ioctl+0x44e>
                    rcvr_datablock(csd, 16)) { /* Read CSD */
 80096bc:	f107 030c 	add.w	r3, r7, #12
 80096c0:	2110      	movs	r1, #16
 80096c2:	4618      	mov	r0, r3
 80096c4:	f7ff fc12 	bl	8008eec <rcvr_datablock>
 80096c8:	4603      	mov	r3, r0
                if ((send_cmd(CMD9, 0) == 0) &&
 80096ca:	2b00      	cmp	r3, #0
 80096cc:	f000 80ef 	beq.w	80098ae <disk_ioctl+0x44e>
                    if (CardType & CT_SDC1) {  /* SDC ver 1.XX */
 80096d0:	4b19      	ldr	r3, [pc, #100]	; (8009738 <disk_ioctl+0x2d8>)
 80096d2:	781b      	ldrb	r3, [r3, #0]
 80096d4:	f003 0302 	and.w	r3, r3, #2
 80096d8:	2b00      	cmp	r3, #0
 80096da:	d012      	beq.n	8009702 <disk_ioctl+0x2a2>
                        *(DWORD *)buff = (((csd[10] & 63) << 1) +
 80096dc:	7dbb      	ldrb	r3, [r7, #22]
 80096de:	005b      	lsls	r3, r3, #1
 80096e0:	f003 037e 	and.w	r3, r3, #126	; 0x7e
                                          ((WORD)(csd[11] & 128) >> 7) + 1)
 80096e4:	7dfa      	ldrb	r2, [r7, #23]
 80096e6:	09d2      	lsrs	r2, r2, #7
 80096e8:	b2d2      	uxtb	r2, r2
                        *(DWORD *)buff = (((csd[10] & 63) << 1) +
 80096ea:	4413      	add	r3, r2
                                          ((WORD)(csd[11] & 128) >> 7) + 1)
 80096ec:	1c5a      	adds	r2, r3, #1
                                         << ((csd[13] >> 6) - 1);
 80096ee:	7e7b      	ldrb	r3, [r7, #25]
 80096f0:	099b      	lsrs	r3, r3, #6
 80096f2:	b2db      	uxtb	r3, r3
 80096f4:	3b01      	subs	r3, #1
 80096f6:	fa02 f303 	lsl.w	r3, r2, r3
 80096fa:	461a      	mov	r2, r3
                        *(DWORD *)buff = (((csd[10] & 63) << 1) +
 80096fc:	683b      	ldr	r3, [r7, #0]
 80096fe:	601a      	str	r2, [r3, #0]
 8009700:	e013      	b.n	800972a <disk_ioctl+0x2ca>
                            ((WORD)((csd[10] & 124) >> 2) + 1) *
 8009702:	7dbb      	ldrb	r3, [r7, #22]
 8009704:	109b      	asrs	r3, r3, #2
 8009706:	b29b      	uxth	r3, r3
 8009708:	f003 031f 	and.w	r3, r3, #31
 800970c:	3301      	adds	r3, #1
                            (((csd[11] & 3) << 3) + ((csd[11] & 224) >> 5) + 1);
 800970e:	7dfa      	ldrb	r2, [r7, #23]
 8009710:	00d2      	lsls	r2, r2, #3
 8009712:	f002 0218 	and.w	r2, r2, #24
 8009716:	7df9      	ldrb	r1, [r7, #23]
 8009718:	0949      	lsrs	r1, r1, #5
 800971a:	b2c9      	uxtb	r1, r1
 800971c:	440a      	add	r2, r1
 800971e:	3201      	adds	r2, #1
                            ((WORD)((csd[10] & 124) >> 2) + 1) *
 8009720:	fb02 f303 	mul.w	r3, r2, r3
 8009724:	461a      	mov	r2, r3
                        *(DWORD *)buff =
 8009726:	683b      	ldr	r3, [r7, #0]
 8009728:	601a      	str	r2, [r3, #0]
                    res = RES_OK;
 800972a:	2300      	movs	r3, #0
 800972c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
            break;
 8009730:	e0bd      	b.n	80098ae <disk_ioctl+0x44e>
 8009732:	bf00      	nop
 8009734:	20000444 	.word	0x20000444
 8009738:	200061fc 	.word	0x200061fc

        case CTRL_TRIM: /* Erase a block of sectors (used when _USE_ERASE == 1)
                         */
            if (!(CardType & CT_SDC)) break; /* Check if the card is SDC */
 800973c:	4b68      	ldr	r3, [pc, #416]	; (80098e0 <disk_ioctl+0x480>)
 800973e:	781b      	ldrb	r3, [r3, #0]
 8009740:	f003 030c 	and.w	r3, r3, #12
 8009744:	2b00      	cmp	r3, #0
 8009746:	f000 80b4 	beq.w	80098b2 <disk_ioctl+0x452>
            if (disk_ioctl(drv, MMC_GET_CSD, csd)) break; /* Get CSD */
 800974a:	f107 020c 	add.w	r2, r7, #12
 800974e:	79fb      	ldrb	r3, [r7, #7]
 8009750:	2133      	movs	r1, #51	; 0x33
 8009752:	4618      	mov	r0, r3
 8009754:	f7ff fe84 	bl	8009460 <disk_ioctl>
 8009758:	4603      	mov	r3, r0
 800975a:	2b00      	cmp	r3, #0
 800975c:	f040 80ab 	bne.w	80098b6 <disk_ioctl+0x456>
            if (!(csd[10] & 0x40)) break; /* Check if ERASE_BLK_EN = 1 */
 8009760:	7dbb      	ldrb	r3, [r7, #22]
 8009762:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009766:	2b00      	cmp	r3, #0
 8009768:	f000 80a7 	beq.w	80098ba <disk_ioctl+0x45a>
            dp = buff;
 800976c:	683b      	ldr	r3, [r7, #0]
 800976e:	623b      	str	r3, [r7, #32]
            st = (DWORD)dp[0];
 8009770:	6a3b      	ldr	r3, [r7, #32]
 8009772:	681b      	ldr	r3, [r3, #0]
 8009774:	62bb      	str	r3, [r7, #40]	; 0x28
            ed = (DWORD)dp[1]; /* Load sector block */
 8009776:	6a3b      	ldr	r3, [r7, #32]
 8009778:	3304      	adds	r3, #4
 800977a:	681b      	ldr	r3, [r3, #0]
 800977c:	627b      	str	r3, [r7, #36]	; 0x24
            if (!(CardType & CT_BLOCK)) {
 800977e:	4b58      	ldr	r3, [pc, #352]	; (80098e0 <disk_ioctl+0x480>)
 8009780:	781b      	ldrb	r3, [r3, #0]
 8009782:	f003 0310 	and.w	r3, r3, #16
 8009786:	2b00      	cmp	r3, #0
 8009788:	d105      	bne.n	8009796 <disk_ioctl+0x336>
                st *= 512;
 800978a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800978c:	025b      	lsls	r3, r3, #9
 800978e:	62bb      	str	r3, [r7, #40]	; 0x28
                ed *= 512;
 8009790:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009792:	025b      	lsls	r3, r3, #9
 8009794:	627b      	str	r3, [r7, #36]	; 0x24
            }
            if (send_cmd(CMD32, st) == 0 && send_cmd(CMD33, ed) == 0 &&
 8009796:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8009798:	2020      	movs	r0, #32
 800979a:	f7ff fc11 	bl	8008fc0 <send_cmd>
 800979e:	4603      	mov	r3, r0
 80097a0:	2b00      	cmp	r3, #0
 80097a2:	f040 808c 	bne.w	80098be <disk_ioctl+0x45e>
 80097a6:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80097a8:	2021      	movs	r0, #33	; 0x21
 80097aa:	f7ff fc09 	bl	8008fc0 <send_cmd>
 80097ae:	4603      	mov	r3, r0
 80097b0:	2b00      	cmp	r3, #0
 80097b2:	f040 8084 	bne.w	80098be <disk_ioctl+0x45e>
                send_cmd(CMD38, 0) == 0 &&
 80097b6:	2100      	movs	r1, #0
 80097b8:	2026      	movs	r0, #38	; 0x26
 80097ba:	f7ff fc01 	bl	8008fc0 <send_cmd>
 80097be:	4603      	mov	r3, r0
            if (send_cmd(CMD32, st) == 0 && send_cmd(CMD33, ed) == 0 &&
 80097c0:	2b00      	cmp	r3, #0
 80097c2:	d17c      	bne.n	80098be <disk_ioctl+0x45e>
                wait_ready(30000)) { /* Erase sector block */
 80097c4:	f247 5030 	movw	r0, #30000	; 0x7530
 80097c8:	f7ff fb3c 	bl	8008e44 <wait_ready>
 80097cc:	4603      	mov	r3, r0
                send_cmd(CMD38, 0) == 0 &&
 80097ce:	2b00      	cmp	r3, #0
 80097d0:	d075      	beq.n	80098be <disk_ioctl+0x45e>
                res = RES_OK; /* FatFs does not check result of this command */
 80097d2:	2300      	movs	r3, #0
 80097d4:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
            }
            break;
 80097d8:	e071      	b.n	80098be <disk_ioctl+0x45e>

            /* Following commands are never used by FatFs module */

        case MMC_GET_TYPE: /* Get MMC/SDC type (BYTE) */
            *(BYTE *)buff = CardType;
 80097da:	4b41      	ldr	r3, [pc, #260]	; (80098e0 <disk_ioctl+0x480>)
 80097dc:	781a      	ldrb	r2, [r3, #0]
 80097de:	683b      	ldr	r3, [r7, #0]
 80097e0:	701a      	strb	r2, [r3, #0]
            res = RES_OK;
 80097e2:	2300      	movs	r3, #0
 80097e4:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
            break;
 80097e8:	e072      	b.n	80098d0 <disk_ioctl+0x470>

        case MMC_GET_CSD: /* Read CSD (16 bytes) */
            if (send_cmd(CMD9, 0) == 0 &&
 80097ea:	2100      	movs	r1, #0
 80097ec:	2009      	movs	r0, #9
 80097ee:	f7ff fbe7 	bl	8008fc0 <send_cmd>
 80097f2:	4603      	mov	r3, r0
 80097f4:	2b00      	cmp	r3, #0
 80097f6:	d164      	bne.n	80098c2 <disk_ioctl+0x462>
                rcvr_datablock((BYTE *)buff, 16)) { /* READ_CSD */
 80097f8:	2110      	movs	r1, #16
 80097fa:	6838      	ldr	r0, [r7, #0]
 80097fc:	f7ff fb76 	bl	8008eec <rcvr_datablock>
 8009800:	4603      	mov	r3, r0
            if (send_cmd(CMD9, 0) == 0 &&
 8009802:	2b00      	cmp	r3, #0
 8009804:	d05d      	beq.n	80098c2 <disk_ioctl+0x462>
                res = RES_OK;
 8009806:	2300      	movs	r3, #0
 8009808:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
            }
            break;
 800980c:	e059      	b.n	80098c2 <disk_ioctl+0x462>

        case MMC_GET_CID: /* Read CID (16 bytes) */
            if (send_cmd(CMD10, 0) == 0 &&
 800980e:	2100      	movs	r1, #0
 8009810:	200a      	movs	r0, #10
 8009812:	f7ff fbd5 	bl	8008fc0 <send_cmd>
 8009816:	4603      	mov	r3, r0
 8009818:	2b00      	cmp	r3, #0
 800981a:	d154      	bne.n	80098c6 <disk_ioctl+0x466>
                rcvr_datablock((BYTE *)buff, 16)) { /* READ_CID */
 800981c:	2110      	movs	r1, #16
 800981e:	6838      	ldr	r0, [r7, #0]
 8009820:	f7ff fb64 	bl	8008eec <rcvr_datablock>
 8009824:	4603      	mov	r3, r0
            if (send_cmd(CMD10, 0) == 0 &&
 8009826:	2b00      	cmp	r3, #0
 8009828:	d04d      	beq.n	80098c6 <disk_ioctl+0x466>
                res = RES_OK;
 800982a:	2300      	movs	r3, #0
 800982c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
            }
            break;
 8009830:	e049      	b.n	80098c6 <disk_ioctl+0x466>

        case MMC_GET_OCR:                  /* Read OCR (4 bytes) */
            if (send_cmd(CMD58, 0) == 0) { /* READ_OCR */
 8009832:	2100      	movs	r1, #0
 8009834:	203a      	movs	r0, #58	; 0x3a
 8009836:	f7ff fbc3 	bl	8008fc0 <send_cmd>
 800983a:	4603      	mov	r3, r0
 800983c:	2b00      	cmp	r3, #0
 800983e:	d144      	bne.n	80098ca <disk_ioctl+0x46a>
                for (n = 0; n < 4; n++) *(((BYTE *)buff) + n) = xchg_spi(0xFF);
 8009840:	2300      	movs	r3, #0
 8009842:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
 8009846:	e00d      	b.n	8009864 <disk_ioctl+0x404>
 8009848:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 800984c:	683a      	ldr	r2, [r7, #0]
 800984e:	18d4      	adds	r4, r2, r3
 8009850:	20ff      	movs	r0, #255	; 0xff
 8009852:	f7ff faaf 	bl	8008db4 <xchg_spi>
 8009856:	4603      	mov	r3, r0
 8009858:	7023      	strb	r3, [r4, #0]
 800985a:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 800985e:	3301      	adds	r3, #1
 8009860:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
 8009864:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 8009868:	2b03      	cmp	r3, #3
 800986a:	d9ed      	bls.n	8009848 <disk_ioctl+0x3e8>
                res = RES_OK;
 800986c:	2300      	movs	r3, #0
 800986e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
            }
            break;
 8009872:	e02a      	b.n	80098ca <disk_ioctl+0x46a>

        case MMC_GET_SDSTAT:                /* Read SD status (64 bytes) */
            if (send_cmd(ACMD13, 0) == 0) { /* SD_STATUS */
 8009874:	2100      	movs	r1, #0
 8009876:	208d      	movs	r0, #141	; 0x8d
 8009878:	f7ff fba2 	bl	8008fc0 <send_cmd>
 800987c:	4603      	mov	r3, r0
 800987e:	2b00      	cmp	r3, #0
 8009880:	d125      	bne.n	80098ce <disk_ioctl+0x46e>
                xchg_spi(0xFF);
 8009882:	20ff      	movs	r0, #255	; 0xff
 8009884:	f7ff fa96 	bl	8008db4 <xchg_spi>
                if (rcvr_datablock((BYTE *)buff, 64)) res = RES_OK;
 8009888:	2140      	movs	r1, #64	; 0x40
 800988a:	6838      	ldr	r0, [r7, #0]
 800988c:	f7ff fb2e 	bl	8008eec <rcvr_datablock>
 8009890:	4603      	mov	r3, r0
 8009892:	2b00      	cmp	r3, #0
 8009894:	d01b      	beq.n	80098ce <disk_ioctl+0x46e>
 8009896:	2300      	movs	r3, #0
 8009898:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
            }
            break;
 800989c:	e017      	b.n	80098ce <disk_ioctl+0x46e>

        default:
            res = RES_PARERR;
 800989e:	2304      	movs	r3, #4
 80098a0:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 80098a4:	e014      	b.n	80098d0 <disk_ioctl+0x470>
            break;
 80098a6:	bf00      	nop
 80098a8:	e012      	b.n	80098d0 <disk_ioctl+0x470>
            break;
 80098aa:	bf00      	nop
 80098ac:	e010      	b.n	80098d0 <disk_ioctl+0x470>
            break;
 80098ae:	bf00      	nop
 80098b0:	e00e      	b.n	80098d0 <disk_ioctl+0x470>
            if (!(CardType & CT_SDC)) break; /* Check if the card is SDC */
 80098b2:	bf00      	nop
 80098b4:	e00c      	b.n	80098d0 <disk_ioctl+0x470>
            if (disk_ioctl(drv, MMC_GET_CSD, csd)) break; /* Get CSD */
 80098b6:	bf00      	nop
 80098b8:	e00a      	b.n	80098d0 <disk_ioctl+0x470>
            if (!(csd[10] & 0x40)) break; /* Check if ERASE_BLK_EN = 1 */
 80098ba:	bf00      	nop
 80098bc:	e008      	b.n	80098d0 <disk_ioctl+0x470>
            break;
 80098be:	bf00      	nop
 80098c0:	e006      	b.n	80098d0 <disk_ioctl+0x470>
            break;
 80098c2:	bf00      	nop
 80098c4:	e004      	b.n	80098d0 <disk_ioctl+0x470>
            break;
 80098c6:	bf00      	nop
 80098c8:	e002      	b.n	80098d0 <disk_ioctl+0x470>
            break;
 80098ca:	bf00      	nop
 80098cc:	e000      	b.n	80098d0 <disk_ioctl+0x470>
            break;
 80098ce:	bf00      	nop
    }

    deselect();
 80098d0:	f7ff fae4 	bl	8008e9c <deselect>

    return res;
 80098d4:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 80098d8:	4618      	mov	r0, r3
 80098da:	3734      	adds	r7, #52	; 0x34
 80098dc:	46bd      	mov	sp, r7
 80098de:	bd90      	pop	{r4, r7, pc}
 80098e0:	200061fc 	.word	0x200061fc

080098e4 <AFSK_init>:

// global variables
bool AFSK_sending;

// functions
void AFSK_init() {
 80098e4:	b580      	push	{r7, lr}
 80098e6:	af00      	add	r7, sp, #0
	// Start sending
	gpio_write(TX_PTT_Pin, 1);
 80098e8:	2101      	movs	r1, #1
 80098ea:	2000      	movs	r0, #0
 80098ec:	f7f7 fe16 	bl	800151c <gpio_write>
	HAL_LPTIM_Counter_Start(&hlptim2, 1250);
 80098f0:	f240 41e2 	movw	r1, #1250	; 0x4e2
 80098f4:	4808      	ldr	r0, [pc, #32]	; (8009918 <AFSK_init+0x34>)
 80098f6:	f008 fb03 	bl	8011f00 <HAL_LPTIM_Counter_Start>
	HAL_DAC_Start(&hdac, DAC_CHANNEL_1);
 80098fa:	2100      	movs	r1, #0
 80098fc:	4807      	ldr	r0, [pc, #28]	; (800991c <AFSK_init+0x38>)
 80098fe:	f006 fc16 	bl	801012e <HAL_DAC_Start>
	HAL_DAC_SetValue(&hdac, DAC_CHANNEL_1, DAC_ALIGN_8B_R, DAC_REST);
 8009902:	237f      	movs	r3, #127	; 0x7f
 8009904:	2208      	movs	r2, #8
 8009906:	2100      	movs	r1, #0
 8009908:	4804      	ldr	r0, [pc, #16]	; (800991c <AFSK_init+0x38>)
 800990a:	f006 fcf8 	bl	80102fe <HAL_DAC_SetValue>
	AFSK_sending = false;
 800990e:	4b04      	ldr	r3, [pc, #16]	; (8009920 <AFSK_init+0x3c>)
 8009910:	2200      	movs	r2, #0
 8009912:	701a      	strb	r2, [r3, #0]
}
 8009914:	bf00      	nop
 8009916:	bd80      	pop	{r7, pc}
 8009918:	200052e8 	.word	0x200052e8
 800991c:	20005190 	.word	0x20005190
 8009920:	20006d10 	.word	0x20006d10

08009924 <AFSK_send>:

bool AFSK_send(BitFIFO *bfifo) {
 8009924:	b580      	push	{r7, lr}
 8009926:	b084      	sub	sp, #16
 8009928:	af02      	add	r7, sp, #8
 800992a:	6078      	str	r0, [r7, #4]
	if (AFSK_sending) {
 800992c:	4b1c      	ldr	r3, [pc, #112]	; (80099a0 <AFSK_send+0x7c>)
 800992e:	781b      	ldrb	r3, [r3, #0]
 8009930:	2b00      	cmp	r3, #0
 8009932:	d001      	beq.n	8009938 <AFSK_send+0x14>
		return false;
 8009934:	2300      	movs	r3, #0
 8009936:	e02f      	b.n	8009998 <AFSK_send+0x74>
	}

	if (radio_in_use == 2)
 8009938:	4b1a      	ldr	r3, [pc, #104]	; (80099a4 <AFSK_send+0x80>)
 800993a:	781b      	ldrb	r3, [r3, #0]
 800993c:	b2db      	uxtb	r3, r3
 800993e:	2b02      	cmp	r3, #2
 8009940:	d101      	bne.n	8009946 <AFSK_send+0x22>
	{
		return false;
 8009942:	2300      	movs	r3, #0
 8009944:	e028      	b.n	8009998 <AFSK_send+0x74>
	}
	radio_in_use = 1;
 8009946:	4b17      	ldr	r3, [pc, #92]	; (80099a4 <AFSK_send+0x80>)
 8009948:	2201      	movs	r2, #1
 800994a:	701a      	strb	r2, [r3, #0]

	send_fifo = bfifo;
 800994c:	4a16      	ldr	r2, [pc, #88]	; (80099a8 <AFSK_send+0x84>)
 800994e:	687b      	ldr	r3, [r7, #4]
 8009950:	6013      	str	r3, [r2, #0]
	phase = 0;
 8009952:	4b16      	ldr	r3, [pc, #88]	; (80099ac <AFSK_send+0x88>)
 8009954:	2200      	movs	r2, #0
 8009956:	601a      	str	r2, [r3, #0]
	AFSK_sending = 1;
 8009958:	4b11      	ldr	r3, [pc, #68]	; (80099a0 <AFSK_send+0x7c>)
 800995a:	2201      	movs	r2, #1
 800995c:	701a      	strb	r2, [r3, #0]
	AFSK_send_fillbuff(send_buff, sizeof(send_buff));
 800995e:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8009962:	4813      	ldr	r0, [pc, #76]	; (80099b0 <AFSK_send+0x8c>)
 8009964:	f000 f828 	bl	80099b8 <AFSK_send_fillbuff>
	gpio_write(TX_PTT_Pin, 0);
 8009968:	2100      	movs	r1, #0
 800996a:	2000      	movs	r0, #0
 800996c:	f7f7 fdd6 	bl	800151c <gpio_write>
	gpio_write(PIN_PB5, GPIO_HIGH);
 8009970:	2101      	movs	r1, #1
 8009972:	2015      	movs	r0, #21
 8009974:	f7f7 fdd2 	bl	800151c <gpio_write>
	DELAY(5);
 8009978:	f04f 0005 	mov.w	r0, #5
 800997c:	f04f 0100 	mov.w	r1, #0
 8009980:	f7f8 fae1 	bl	8001f46 <DELAY>
	HAL_DAC_Start_DMA(&hdac, DAC_CHANNEL_1, (uint32_t*) send_buff, sizeof(send_buff), DAC_ALIGN_8B_R);
 8009984:	2308      	movs	r3, #8
 8009986:	9300      	str	r3, [sp, #0]
 8009988:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800998c:	4a08      	ldr	r2, [pc, #32]	; (80099b0 <AFSK_send+0x8c>)
 800998e:	2100      	movs	r1, #0
 8009990:	4808      	ldr	r0, [pc, #32]	; (80099b4 <AFSK_send+0x90>)
 8009992:	f006 fc05 	bl	80101a0 <HAL_DAC_Start_DMA>

	return true;
 8009996:	2301      	movs	r3, #1
}
 8009998:	4618      	mov	r0, r3
 800999a:	3708      	adds	r7, #8
 800999c:	46bd      	mov	sp, r7
 800999e:	bd80      	pop	{r7, pc}
 80099a0:	20006d10 	.word	0x20006d10
 80099a4:	200008dc 	.word	0x200008dc
 80099a8:	20006d0c 	.word	0x20006d0c
 80099ac:	20006d08 	.word	0x20006d08
 80099b0:	20006508 	.word	0x20006508
 80099b4:	20005190 	.word	0x20005190

080099b8 <AFSK_send_fillbuff>:

// private helpers
void AFSK_send_fillbuff(uint8_t *buff, uint32_t samples) {
 80099b8:	b580      	push	{r7, lr}
 80099ba:	b086      	sub	sp, #24
 80099bc:	af00      	add	r7, sp, #0
 80099be:	6078      	str	r0, [r7, #4]
 80099c0:	6039      	str	r1, [r7, #0]
	uint32_t sig_index = 0;
 80099c2:	2300      	movs	r3, #0
 80099c4:	617b      	str	r3, [r7, #20]
	for (uint32_t i = 0; i < (samples >> SEND_FREQ_SHIFT); i++) {
 80099c6:	2300      	movs	r3, #0
 80099c8:	613b      	str	r3, [r7, #16]
 80099ca:	e033      	b.n	8009a34 <AFSK_send_fillbuff+0x7c>
		if (BitFIFO_is_empty(send_fifo)) {
 80099cc:	4b26      	ldr	r3, [pc, #152]	; (8009a68 <AFSK_send_fillbuff+0xb0>)
 80099ce:	681b      	ldr	r3, [r3, #0]
 80099d0:	4618      	mov	r0, r3
 80099d2:	f000 fb62 	bl	800a09a <BitFIFO_is_empty>
 80099d6:	4603      	mov	r3, r0
 80099d8:	2b00      	cmp	r3, #0
 80099da:	d131      	bne.n	8009a40 <AFSK_send_fillbuff+0x88>
			break;
		}

		uint32_t dph = BitFIFO_pop(send_fifo) ? DPH_MARK : DPH_SPACE;
 80099dc:	4b22      	ldr	r3, [pc, #136]	; (8009a68 <AFSK_send_fillbuff+0xb0>)
 80099de:	681b      	ldr	r3, [r3, #0]
 80099e0:	4618      	mov	r0, r3
 80099e2:	f000 fb89 	bl	800a0f8 <BitFIFO_pop>
 80099e6:	4603      	mov	r3, r0
 80099e8:	2b00      	cmp	r3, #0
 80099ea:	d002      	beq.n	80099f2 <AFSK_send_fillbuff+0x3a>
 80099ec:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80099f0:	e000      	b.n	80099f4 <AFSK_send_fillbuff+0x3c>
 80099f2:	4b1e      	ldr	r3, [pc, #120]	; (8009a6c <AFSK_send_fillbuff+0xb4>)
 80099f4:	60fb      	str	r3, [r7, #12]
		for (sig_index = i << SEND_FREQ_SHIFT; sig_index < ((i + 1) << SEND_FREQ_SHIFT); sig_index++) {
 80099f6:	693b      	ldr	r3, [r7, #16]
 80099f8:	015b      	lsls	r3, r3, #5
 80099fa:	617b      	str	r3, [r7, #20]
 80099fc:	e011      	b.n	8009a22 <AFSK_send_fillbuff+0x6a>
			phase += dph;
 80099fe:	4b1c      	ldr	r3, [pc, #112]	; (8009a70 <AFSK_send_fillbuff+0xb8>)
 8009a00:	681a      	ldr	r2, [r3, #0]
 8009a02:	68fb      	ldr	r3, [r7, #12]
 8009a04:	4413      	add	r3, r2
 8009a06:	4a1a      	ldr	r2, [pc, #104]	; (8009a70 <AFSK_send_fillbuff+0xb8>)
 8009a08:	6013      	str	r3, [r2, #0]
			buff[sig_index] = AFSK_SINE_LOOKUP[phase >> 24]; // 8-bit sine lookup
 8009a0a:	4b19      	ldr	r3, [pc, #100]	; (8009a70 <AFSK_send_fillbuff+0xb8>)
 8009a0c:	681b      	ldr	r3, [r3, #0]
 8009a0e:	0e1a      	lsrs	r2, r3, #24
 8009a10:	6879      	ldr	r1, [r7, #4]
 8009a12:	697b      	ldr	r3, [r7, #20]
 8009a14:	440b      	add	r3, r1
 8009a16:	4917      	ldr	r1, [pc, #92]	; (8009a74 <AFSK_send_fillbuff+0xbc>)
 8009a18:	5c8a      	ldrb	r2, [r1, r2]
 8009a1a:	701a      	strb	r2, [r3, #0]
		for (sig_index = i << SEND_FREQ_SHIFT; sig_index < ((i + 1) << SEND_FREQ_SHIFT); sig_index++) {
 8009a1c:	697b      	ldr	r3, [r7, #20]
 8009a1e:	3301      	adds	r3, #1
 8009a20:	617b      	str	r3, [r7, #20]
 8009a22:	693b      	ldr	r3, [r7, #16]
 8009a24:	3301      	adds	r3, #1
 8009a26:	015b      	lsls	r3, r3, #5
 8009a28:	697a      	ldr	r2, [r7, #20]
 8009a2a:	429a      	cmp	r2, r3
 8009a2c:	d3e7      	bcc.n	80099fe <AFSK_send_fillbuff+0x46>
	for (uint32_t i = 0; i < (samples >> SEND_FREQ_SHIFT); i++) {
 8009a2e:	693b      	ldr	r3, [r7, #16]
 8009a30:	3301      	adds	r3, #1
 8009a32:	613b      	str	r3, [r7, #16]
 8009a34:	683b      	ldr	r3, [r7, #0]
 8009a36:	095b      	lsrs	r3, r3, #5
 8009a38:	693a      	ldr	r2, [r7, #16]
 8009a3a:	429a      	cmp	r2, r3
 8009a3c:	d3c6      	bcc.n	80099cc <AFSK_send_fillbuff+0x14>
 8009a3e:	e009      	b.n	8009a54 <AFSK_send_fillbuff+0x9c>
			break;
 8009a40:	bf00      	nop
		}
	}

	for (; sig_index < samples; sig_index++) {
 8009a42:	e007      	b.n	8009a54 <AFSK_send_fillbuff+0x9c>
		buff[sig_index] = DAC_REST; // at rest level if no more bits to send
 8009a44:	687a      	ldr	r2, [r7, #4]
 8009a46:	697b      	ldr	r3, [r7, #20]
 8009a48:	4413      	add	r3, r2
 8009a4a:	227f      	movs	r2, #127	; 0x7f
 8009a4c:	701a      	strb	r2, [r3, #0]
	for (; sig_index < samples; sig_index++) {
 8009a4e:	697b      	ldr	r3, [r7, #20]
 8009a50:	3301      	adds	r3, #1
 8009a52:	617b      	str	r3, [r7, #20]
 8009a54:	697a      	ldr	r2, [r7, #20]
 8009a56:	683b      	ldr	r3, [r7, #0]
 8009a58:	429a      	cmp	r2, r3
 8009a5a:	d3f3      	bcc.n	8009a44 <AFSK_send_fillbuff+0x8c>
	}
}
 8009a5c:	bf00      	nop
 8009a5e:	bf00      	nop
 8009a60:	3718      	adds	r7, #24
 8009a62:	46bd      	mov	sp, r7
 8009a64:	bd80      	pop	{r7, pc}
 8009a66:	bf00      	nop
 8009a68:	20006d0c 	.word	0x20006d0c
 8009a6c:	0eaaaaab 	.word	0x0eaaaaab
 8009a70:	20006d08 	.word	0x20006d08
 8009a74:	0801a640 	.word	0x0801a640

08009a78 <HAL_DAC_ConvHalfCpltCallbackCh1>:

// sending interrupts
void HAL_DAC_ConvHalfCpltCallbackCh1(DAC_HandleTypeDef *hdac_p) {
 8009a78:	b580      	push	{r7, lr}
 8009a7a:	b082      	sub	sp, #8
 8009a7c:	af00      	add	r7, sp, #0
 8009a7e:	6078      	str	r0, [r7, #4]
	if (!AFSK_sending) {
 8009a80:	4b17      	ldr	r3, [pc, #92]	; (8009ae0 <HAL_DAC_ConvHalfCpltCallbackCh1+0x68>)
 8009a82:	781b      	ldrb	r3, [r3, #0]
 8009a84:	f083 0301 	eor.w	r3, r3, #1
 8009a88:	b2db      	uxtb	r3, r3
 8009a8a:	2b00      	cmp	r3, #0
 8009a8c:	d014      	beq.n	8009ab8 <HAL_DAC_ConvHalfCpltCallbackCh1+0x40>
		HAL_DAC_Stop_DMA(&hdac, DAC_CHANNEL_1);
 8009a8e:	2100      	movs	r1, #0
 8009a90:	4814      	ldr	r0, [pc, #80]	; (8009ae4 <HAL_DAC_ConvHalfCpltCallbackCh1+0x6c>)
 8009a92:	f006 fbfd 	bl	8010290 <HAL_DAC_Stop_DMA>
		HAL_DAC_Start(&hdac, DAC_CHANNEL_1); // stopping DMA stops DAC too
 8009a96:	2100      	movs	r1, #0
 8009a98:	4812      	ldr	r0, [pc, #72]	; (8009ae4 <HAL_DAC_ConvHalfCpltCallbackCh1+0x6c>)
 8009a9a:	f006 fb48 	bl	801012e <HAL_DAC_Start>
		HAL_DAC_SetValue(&hdac, DAC_CHANNEL_1, DAC_ALIGN_8B_R, DAC_REST);
 8009a9e:	237f      	movs	r3, #127	; 0x7f
 8009aa0:	2208      	movs	r2, #8
 8009aa2:	2100      	movs	r1, #0
 8009aa4:	480f      	ldr	r0, [pc, #60]	; (8009ae4 <HAL_DAC_ConvHalfCpltCallbackCh1+0x6c>)
 8009aa6:	f006 fc2a 	bl	80102fe <HAL_DAC_SetValue>
		gpio_write(TX_PTT_Pin, 1);
 8009aaa:	2101      	movs	r1, #1
 8009aac:	2000      	movs	r0, #0
 8009aae:	f7f7 fd35 	bl	800151c <gpio_write>
		radio_in_use = 0;
 8009ab2:	4b0d      	ldr	r3, [pc, #52]	; (8009ae8 <HAL_DAC_ConvHalfCpltCallbackCh1+0x70>)
 8009ab4:	2200      	movs	r2, #0
 8009ab6:	701a      	strb	r2, [r3, #0]
	}

	AFSK_send_fillbuff(send_buff, sizeof(send_buff) >> 1);
 8009ab8:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8009abc:	480b      	ldr	r0, [pc, #44]	; (8009aec <HAL_DAC_ConvHalfCpltCallbackCh1+0x74>)
 8009abe:	f7ff ff7b 	bl	80099b8 <AFSK_send_fillbuff>
	if (BitFIFO_is_empty(send_fifo)) {
 8009ac2:	4b0b      	ldr	r3, [pc, #44]	; (8009af0 <HAL_DAC_ConvHalfCpltCallbackCh1+0x78>)
 8009ac4:	681b      	ldr	r3, [r3, #0]
 8009ac6:	4618      	mov	r0, r3
 8009ac8:	f000 fae7 	bl	800a09a <BitFIFO_is_empty>
 8009acc:	4603      	mov	r3, r0
 8009ace:	2b00      	cmp	r3, #0
 8009ad0:	d002      	beq.n	8009ad8 <HAL_DAC_ConvHalfCpltCallbackCh1+0x60>
		AFSK_sending = false;
 8009ad2:	4b03      	ldr	r3, [pc, #12]	; (8009ae0 <HAL_DAC_ConvHalfCpltCallbackCh1+0x68>)
 8009ad4:	2200      	movs	r2, #0
 8009ad6:	701a      	strb	r2, [r3, #0]
	}
}
 8009ad8:	bf00      	nop
 8009ada:	3708      	adds	r7, #8
 8009adc:	46bd      	mov	sp, r7
 8009ade:	bd80      	pop	{r7, pc}
 8009ae0:	20006d10 	.word	0x20006d10
 8009ae4:	20005190 	.word	0x20005190
 8009ae8:	200008dc 	.word	0x200008dc
 8009aec:	20006508 	.word	0x20006508
 8009af0:	20006d0c 	.word	0x20006d0c

08009af4 <HAL_DAC_ConvCpltCallbackCh1>:

void HAL_DAC_ConvCpltCallbackCh1(DAC_HandleTypeDef *hdac_p) {
 8009af4:	b580      	push	{r7, lr}
 8009af6:	b082      	sub	sp, #8
 8009af8:	af00      	add	r7, sp, #0
 8009afa:	6078      	str	r0, [r7, #4]
	if (!AFSK_sending) {
 8009afc:	4b18      	ldr	r3, [pc, #96]	; (8009b60 <HAL_DAC_ConvCpltCallbackCh1+0x6c>)
 8009afe:	781b      	ldrb	r3, [r3, #0]
 8009b00:	f083 0301 	eor.w	r3, r3, #1
 8009b04:	b2db      	uxtb	r3, r3
 8009b06:	2b00      	cmp	r3, #0
 8009b08:	d014      	beq.n	8009b34 <HAL_DAC_ConvCpltCallbackCh1+0x40>
		HAL_DAC_Stop_DMA(&hdac, DAC_CHANNEL_1);
 8009b0a:	2100      	movs	r1, #0
 8009b0c:	4815      	ldr	r0, [pc, #84]	; (8009b64 <HAL_DAC_ConvCpltCallbackCh1+0x70>)
 8009b0e:	f006 fbbf 	bl	8010290 <HAL_DAC_Stop_DMA>
		HAL_DAC_Start(&hdac, DAC_CHANNEL_1); // stopping DMA stops DAC too
 8009b12:	2100      	movs	r1, #0
 8009b14:	4813      	ldr	r0, [pc, #76]	; (8009b64 <HAL_DAC_ConvCpltCallbackCh1+0x70>)
 8009b16:	f006 fb0a 	bl	801012e <HAL_DAC_Start>
		HAL_DAC_SetValue(&hdac, DAC_CHANNEL_1, DAC_ALIGN_8B_R, DAC_REST);
 8009b1a:	237f      	movs	r3, #127	; 0x7f
 8009b1c:	2208      	movs	r2, #8
 8009b1e:	2100      	movs	r1, #0
 8009b20:	4810      	ldr	r0, [pc, #64]	; (8009b64 <HAL_DAC_ConvCpltCallbackCh1+0x70>)
 8009b22:	f006 fbec 	bl	80102fe <HAL_DAC_SetValue>
		gpio_write(TX_PTT_Pin, 1);
 8009b26:	2101      	movs	r1, #1
 8009b28:	2000      	movs	r0, #0
 8009b2a:	f7f7 fcf7 	bl	800151c <gpio_write>
		radio_in_use = 0;
 8009b2e:	4b0e      	ldr	r3, [pc, #56]	; (8009b68 <HAL_DAC_ConvCpltCallbackCh1+0x74>)
 8009b30:	2200      	movs	r2, #0
 8009b32:	701a      	strb	r2, [r3, #0]
	}

	AFSK_send_fillbuff(send_buff + (sizeof(send_buff) >> 1), sizeof(send_buff) >> 1);
 8009b34:	4b0d      	ldr	r3, [pc, #52]	; (8009b6c <HAL_DAC_ConvCpltCallbackCh1+0x78>)
 8009b36:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8009b3a:	4618      	mov	r0, r3
 8009b3c:	f7ff ff3c 	bl	80099b8 <AFSK_send_fillbuff>
	if (BitFIFO_is_empty(send_fifo)) {
 8009b40:	4b0b      	ldr	r3, [pc, #44]	; (8009b70 <HAL_DAC_ConvCpltCallbackCh1+0x7c>)
 8009b42:	681b      	ldr	r3, [r3, #0]
 8009b44:	4618      	mov	r0, r3
 8009b46:	f000 faa8 	bl	800a09a <BitFIFO_is_empty>
 8009b4a:	4603      	mov	r3, r0
 8009b4c:	2b00      	cmp	r3, #0
 8009b4e:	d002      	beq.n	8009b56 <HAL_DAC_ConvCpltCallbackCh1+0x62>
		AFSK_sending = false;
 8009b50:	4b03      	ldr	r3, [pc, #12]	; (8009b60 <HAL_DAC_ConvCpltCallbackCh1+0x6c>)
 8009b52:	2200      	movs	r2, #0
 8009b54:	701a      	strb	r2, [r3, #0]
	}
}
 8009b56:	bf00      	nop
 8009b58:	3708      	adds	r7, #8
 8009b5a:	46bd      	mov	sp, r7
 8009b5c:	bd80      	pop	{r7, pc}
 8009b5e:	bf00      	nop
 8009b60:	20006d10 	.word	0x20006d10
 8009b64:	20005190 	.word	0x20005190
 8009b68:	200008dc 	.word	0x200008dc
 8009b6c:	20006908 	.word	0x20006908
 8009b70:	20006d0c 	.word	0x20006d0c

08009b74 <APRS_init>:
	.digi     = "WIDE1-1,WIDE2-2",
	.info     = ">Test Packet"
};

// public functions
void APRS_init() {
 8009b74:	b580      	push	{r7, lr}
 8009b76:	af00      	add	r7, sp, #0
	AFSK_init();
 8009b78:	f7ff feb4 	bl	80098e4 <AFSK_init>
}
 8009b7c:	bf00      	nop
 8009b7e:	bd80      	pop	{r7, pc}

08009b80 <APRS_encode>:

void APRS_print(APRSPacket *pack) {
	printf("DEST: %s | SRC: %s | DIGI: %s | %s\r\n", pack->dest, pack->callsign, pack->digi, pack->info);
}

void APRS_encode(BitFIFO *bfifo, APRSPacket *pack) {
 8009b80:	b590      	push	{r4, r7, lr}
 8009b82:	b08b      	sub	sp, #44	; 0x2c
 8009b84:	af02      	add	r7, sp, #8
 8009b86:	6078      	str	r0, [r7, #4]
 8009b88:	6039      	str	r1, [r7, #0]
	if (strlen(pack->info) > 256) {
 8009b8a:	683b      	ldr	r3, [r7, #0]
 8009b8c:	68db      	ldr	r3, [r3, #12]
 8009b8e:	4618      	mov	r0, r3
 8009b90:	f7f6 faf6 	bl	8000180 <strlen>
 8009b94:	4603      	mov	r3, r0
 8009b96:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8009b9a:	d901      	bls.n	8009ba0 <APRS_encode+0x20>
		Error_Handler();
 8009b9c:	f7f8 ff12 	bl	80029c4 <Error_Handler>
	}

	for (uint8_t i = 0; i < (APRS_PREFLAGS + 1); i++) { // preflags
 8009ba0:	2300      	movs	r3, #0
 8009ba2:	77fb      	strb	r3, [r7, #31]
 8009ba4:	e006      	b.n	8009bb4 <APRS_encode+0x34>
		APRS_encode_insert_byte(bfifo, 0b10000000);
 8009ba6:	2180      	movs	r1, #128	; 0x80
 8009ba8:	6878      	ldr	r0, [r7, #4]
 8009baa:	f000 f8f1 	bl	8009d90 <APRS_encode_insert_byte>
	for (uint8_t i = 0; i < (APRS_PREFLAGS + 1); i++) { // preflags
 8009bae:	7ffb      	ldrb	r3, [r7, #31]
 8009bb0:	3301      	adds	r3, #1
 8009bb2:	77fb      	strb	r3, [r7, #31]
 8009bb4:	7ffb      	ldrb	r3, [r7, #31]
 8009bb6:	2b28      	cmp	r3, #40	; 0x28
 8009bb8:	d9f5      	bls.n	8009ba6 <APRS_encode+0x26>
	}
	uint8_t stuff_count = 0;
 8009bba:	2300      	movs	r3, #0
 8009bbc:	73bb      	strb	r3, [r7, #14]
	uint16_t crc = 0xFFFF;
 8009bbe:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8009bc2:	81bb      	strh	r3, [r7, #12]
	bool curr_nrzi = true;
 8009bc4:	2301      	movs	r3, #1
 8009bc6:	72fb      	strb	r3, [r7, #11]

	APRS_encode_insert_callsign(bfifo, pack->dest, &stuff_count, &curr_nrzi, &crc, 0); // destination
 8009bc8:	683b      	ldr	r3, [r7, #0]
 8009bca:	6819      	ldr	r1, [r3, #0]
 8009bcc:	f107 000b 	add.w	r0, r7, #11
 8009bd0:	f107 020e 	add.w	r2, r7, #14
 8009bd4:	2300      	movs	r3, #0
 8009bd6:	9301      	str	r3, [sp, #4]
 8009bd8:	f107 030c 	add.w	r3, r7, #12
 8009bdc:	9300      	str	r3, [sp, #0]
 8009bde:	4603      	mov	r3, r0
 8009be0:	6878      	ldr	r0, [r7, #4]
 8009be2:	f000 f970 	bl	8009ec6 <APRS_encode_insert_callsign>
	APRS_encode_insert_callsign(bfifo, pack->callsign, &stuff_count, &curr_nrzi, &crc, 0); // callsign
 8009be6:	683b      	ldr	r3, [r7, #0]
 8009be8:	6859      	ldr	r1, [r3, #4]
 8009bea:	f107 000b 	add.w	r0, r7, #11
 8009bee:	f107 020e 	add.w	r2, r7, #14
 8009bf2:	2300      	movs	r3, #0
 8009bf4:	9301      	str	r3, [sp, #4]
 8009bf6:	f107 030c 	add.w	r3, r7, #12
 8009bfa:	9300      	str	r3, [sp, #0]
 8009bfc:	4603      	mov	r3, r0
 8009bfe:	6878      	ldr	r0, [r7, #4]
 8009c00:	f000 f961 	bl	8009ec6 <APRS_encode_insert_callsign>

	// assumes at least 1 digipeater
	char *digi = pack->digi;
 8009c04:	683b      	ldr	r3, [r7, #0]
 8009c06:	689b      	ldr	r3, [r3, #8]
 8009c08:	61bb      	str	r3, [r7, #24]
	uint32_t digidex = 0;
 8009c0a:	2300      	movs	r3, #0
 8009c0c:	617b      	str	r3, [r7, #20]
	uint8_t digiend = 0;
 8009c0e:	2300      	movs	r3, #0
 8009c10:	74fb      	strb	r3, [r7, #19]
	while (!digiend) {
 8009c12:	e028      	b.n	8009c66 <APRS_encode+0xe6>
		while (digi[digidex] >= '-') { // assumes ',' delimiter
			digidex++;
 8009c14:	697b      	ldr	r3, [r7, #20]
 8009c16:	3301      	adds	r3, #1
 8009c18:	617b      	str	r3, [r7, #20]
		while (digi[digidex] >= '-') { // assumes ',' delimiter
 8009c1a:	69ba      	ldr	r2, [r7, #24]
 8009c1c:	697b      	ldr	r3, [r7, #20]
 8009c1e:	4413      	add	r3, r2
 8009c20:	781b      	ldrb	r3, [r3, #0]
 8009c22:	2b2c      	cmp	r3, #44	; 0x2c
 8009c24:	d8f6      	bhi.n	8009c14 <APRS_encode+0x94>
		}
		if (digi[digidex] == 0) { // reached end
 8009c26:	69ba      	ldr	r2, [r7, #24]
 8009c28:	697b      	ldr	r3, [r7, #20]
 8009c2a:	4413      	add	r3, r2
 8009c2c:	781b      	ldrb	r3, [r3, #0]
 8009c2e:	2b00      	cmp	r3, #0
 8009c30:	d101      	bne.n	8009c36 <APRS_encode+0xb6>
			digiend = 1;
 8009c32:	2301      	movs	r3, #1
 8009c34:	74fb      	strb	r3, [r7, #19]
		}
		APRS_encode_insert_callsign(bfifo, digi, &stuff_count, &curr_nrzi, &crc, digiend);
 8009c36:	7cfb      	ldrb	r3, [r7, #19]
 8009c38:	2b00      	cmp	r3, #0
 8009c3a:	bf14      	ite	ne
 8009c3c:	2301      	movne	r3, #1
 8009c3e:	2300      	moveq	r3, #0
 8009c40:	b2db      	uxtb	r3, r3
 8009c42:	f107 010b 	add.w	r1, r7, #11
 8009c46:	f107 020e 	add.w	r2, r7, #14
 8009c4a:	9301      	str	r3, [sp, #4]
 8009c4c:	f107 030c 	add.w	r3, r7, #12
 8009c50:	9300      	str	r3, [sp, #0]
 8009c52:	460b      	mov	r3, r1
 8009c54:	69b9      	ldr	r1, [r7, #24]
 8009c56:	6878      	ldr	r0, [r7, #4]
 8009c58:	f000 f935 	bl	8009ec6 <APRS_encode_insert_callsign>
		digi += digidex + 1;
 8009c5c:	697b      	ldr	r3, [r7, #20]
 8009c5e:	3301      	adds	r3, #1
 8009c60:	69ba      	ldr	r2, [r7, #24]
 8009c62:	4413      	add	r3, r2
 8009c64:	61bb      	str	r3, [r7, #24]
	while (!digiend) {
 8009c66:	7cfb      	ldrb	r3, [r7, #19]
 8009c68:	2b00      	cmp	r3, #0
 8009c6a:	d0d6      	beq.n	8009c1a <APRS_encode+0x9a>
	}

	APRS_encode_stuff_byte_update_fcs(bfifo, 0x03, &stuff_count, &curr_nrzi, &crc); // control field
 8009c6c:	f107 010b 	add.w	r1, r7, #11
 8009c70:	f107 020e 	add.w	r2, r7, #14
 8009c74:	f107 030c 	add.w	r3, r7, #12
 8009c78:	9300      	str	r3, [sp, #0]
 8009c7a:	460b      	mov	r3, r1
 8009c7c:	2103      	movs	r1, #3
 8009c7e:	6878      	ldr	r0, [r7, #4]
 8009c80:	f000 f90a 	bl	8009e98 <APRS_encode_stuff_byte_update_fcs>
	APRS_encode_stuff_byte_update_fcs(bfifo, 0xF0, &stuff_count, &curr_nrzi, &crc); // id
 8009c84:	f107 010b 	add.w	r1, r7, #11
 8009c88:	f107 020e 	add.w	r2, r7, #14
 8009c8c:	f107 030c 	add.w	r3, r7, #12
 8009c90:	9300      	str	r3, [sp, #0]
 8009c92:	460b      	mov	r3, r1
 8009c94:	21f0      	movs	r1, #240	; 0xf0
 8009c96:	6878      	ldr	r0, [r7, #4]
 8009c98:	f000 f8fe 	bl	8009e98 <APRS_encode_stuff_byte_update_fcs>

	for (uint16_t i = 0; i < strlen(pack->info); i++) { // info
 8009c9c:	2300      	movs	r3, #0
 8009c9e:	823b      	strh	r3, [r7, #16]
 8009ca0:	e012      	b.n	8009cc8 <APRS_encode+0x148>
		APRS_encode_stuff_byte_update_fcs(bfifo, pack->info[i], &stuff_count, &curr_nrzi, &crc);
 8009ca2:	683b      	ldr	r3, [r7, #0]
 8009ca4:	68da      	ldr	r2, [r3, #12]
 8009ca6:	8a3b      	ldrh	r3, [r7, #16]
 8009ca8:	4413      	add	r3, r2
 8009caa:	7819      	ldrb	r1, [r3, #0]
 8009cac:	f107 000b 	add.w	r0, r7, #11
 8009cb0:	f107 020e 	add.w	r2, r7, #14
 8009cb4:	f107 030c 	add.w	r3, r7, #12
 8009cb8:	9300      	str	r3, [sp, #0]
 8009cba:	4603      	mov	r3, r0
 8009cbc:	6878      	ldr	r0, [r7, #4]
 8009cbe:	f000 f8eb 	bl	8009e98 <APRS_encode_stuff_byte_update_fcs>
	for (uint16_t i = 0; i < strlen(pack->info); i++) { // info
 8009cc2:	8a3b      	ldrh	r3, [r7, #16]
 8009cc4:	3301      	adds	r3, #1
 8009cc6:	823b      	strh	r3, [r7, #16]
 8009cc8:	8a3c      	ldrh	r4, [r7, #16]
 8009cca:	683b      	ldr	r3, [r7, #0]
 8009ccc:	68db      	ldr	r3, [r3, #12]
 8009cce:	4618      	mov	r0, r3
 8009cd0:	f7f6 fa56 	bl	8000180 <strlen>
 8009cd4:	4603      	mov	r3, r0
 8009cd6:	429c      	cmp	r4, r3
 8009cd8:	d3e3      	bcc.n	8009ca2 <APRS_encode+0x122>
	}

	crc = ~crc; // don't forget this
 8009cda:	89bb      	ldrh	r3, [r7, #12]
 8009cdc:	43db      	mvns	r3, r3
 8009cde:	b29b      	uxth	r3, r3
 8009ce0:	81bb      	strh	r3, [r7, #12]
	APRS_encode_stuff_byte(bfifo, crc & 0xFF, &stuff_count, &curr_nrzi); // FCS, LSB first
 8009ce2:	89bb      	ldrh	r3, [r7, #12]
 8009ce4:	b2d9      	uxtb	r1, r3
 8009ce6:	f107 030b 	add.w	r3, r7, #11
 8009cea:	f107 020e 	add.w	r2, r7, #14
 8009cee:	6878      	ldr	r0, [r7, #4]
 8009cf0:	f000 f86d 	bl	8009dce <APRS_encode_stuff_byte>
	APRS_encode_stuff_byte(bfifo, crc >> 8, &stuff_count, &curr_nrzi);
 8009cf4:	89bb      	ldrh	r3, [r7, #12]
 8009cf6:	0a1b      	lsrs	r3, r3, #8
 8009cf8:	b29b      	uxth	r3, r3
 8009cfa:	b2d9      	uxtb	r1, r3
 8009cfc:	f107 030b 	add.w	r3, r7, #11
 8009d00:	f107 020e 	add.w	r2, r7, #14
 8009d04:	6878      	ldr	r0, [r7, #4]
 8009d06:	f000 f862 	bl	8009dce <APRS_encode_stuff_byte>

	for (uint8_t i = 0; i < (APRS_POSTFLAGS + 1); i++) { // postflags
 8009d0a:	2300      	movs	r3, #0
 8009d0c:	73fb      	strb	r3, [r7, #15]
 8009d0e:	e00c      	b.n	8009d2a <APRS_encode+0x1aa>
		APRS_encode_insert_byte(bfifo, curr_nrzi ? 0b10000000 : 0b01111111);
 8009d10:	7afb      	ldrb	r3, [r7, #11]
 8009d12:	2b00      	cmp	r3, #0
 8009d14:	d001      	beq.n	8009d1a <APRS_encode+0x19a>
 8009d16:	2380      	movs	r3, #128	; 0x80
 8009d18:	e000      	b.n	8009d1c <APRS_encode+0x19c>
 8009d1a:	237f      	movs	r3, #127	; 0x7f
 8009d1c:	4619      	mov	r1, r3
 8009d1e:	6878      	ldr	r0, [r7, #4]
 8009d20:	f000 f836 	bl	8009d90 <APRS_encode_insert_byte>
	for (uint8_t i = 0; i < (APRS_POSTFLAGS + 1); i++) { // postflags
 8009d24:	7bfb      	ldrb	r3, [r7, #15]
 8009d26:	3301      	adds	r3, #1
 8009d28:	73fb      	strb	r3, [r7, #15]
 8009d2a:	7bfb      	ldrb	r3, [r7, #15]
 8009d2c:	2b28      	cmp	r3, #40	; 0x28
 8009d2e:	d9ef      	bls.n	8009d10 <APRS_encode+0x190>
	}
}
 8009d30:	bf00      	nop
 8009d32:	bf00      	nop
 8009d34:	3724      	adds	r7, #36	; 0x24
 8009d36:	46bd      	mov	sp, r7
 8009d38:	bd90      	pop	{r4, r7, pc}

08009d3a <APRS_send>:

bool APRS_send(BitFIFO *bfifo) {
 8009d3a:	b580      	push	{r7, lr}
 8009d3c:	b082      	sub	sp, #8
 8009d3e:	af00      	add	r7, sp, #0
 8009d40:	6078      	str	r0, [r7, #4]
	return AFSK_send(bfifo);
 8009d42:	6878      	ldr	r0, [r7, #4]
 8009d44:	f7ff fdee 	bl	8009924 <AFSK_send>
 8009d48:	4603      	mov	r3, r0
}
 8009d4a:	4618      	mov	r0, r3
 8009d4c:	3708      	adds	r7, #8
 8009d4e:	46bd      	mov	sp, r7
 8009d50:	bd80      	pop	{r7, pc}
	...

08009d54 <APRS_update_fcs>:

// private helpers
void APRS_update_fcs(uint8_t b, uint16_t *crc) {
 8009d54:	b480      	push	{r7}
 8009d56:	b083      	sub	sp, #12
 8009d58:	af00      	add	r7, sp, #0
 8009d5a:	4603      	mov	r3, r0
 8009d5c:	6039      	str	r1, [r7, #0]
 8009d5e:	71fb      	strb	r3, [r7, #7]
	*crc = ((*crc) >> 8) ^ APRS_CCITT_LOOKUP[((*crc) ^ b) & 0xFF];
 8009d60:	683b      	ldr	r3, [r7, #0]
 8009d62:	881b      	ldrh	r3, [r3, #0]
 8009d64:	0a1b      	lsrs	r3, r3, #8
 8009d66:	b29a      	uxth	r2, r3
 8009d68:	683b      	ldr	r3, [r7, #0]
 8009d6a:	881b      	ldrh	r3, [r3, #0]
 8009d6c:	4619      	mov	r1, r3
 8009d6e:	79fb      	ldrb	r3, [r7, #7]
 8009d70:	404b      	eors	r3, r1
 8009d72:	b2db      	uxtb	r3, r3
 8009d74:	4905      	ldr	r1, [pc, #20]	; (8009d8c <APRS_update_fcs+0x38>)
 8009d76:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8009d7a:	4053      	eors	r3, r2
 8009d7c:	b29a      	uxth	r2, r3
 8009d7e:	683b      	ldr	r3, [r7, #0]
 8009d80:	801a      	strh	r2, [r3, #0]
}
 8009d82:	bf00      	nop
 8009d84:	370c      	adds	r7, #12
 8009d86:	46bd      	mov	sp, r7
 8009d88:	bc80      	pop	{r7}
 8009d8a:	4770      	bx	lr
 8009d8c:	0801a740 	.word	0x0801a740

08009d90 <APRS_encode_insert_byte>:

void APRS_encode_insert_byte(BitFIFO *bfifo, uint8_t b) {
 8009d90:	b580      	push	{r7, lr}
 8009d92:	b084      	sub	sp, #16
 8009d94:	af00      	add	r7, sp, #0
 8009d96:	6078      	str	r0, [r7, #4]
 8009d98:	460b      	mov	r3, r1
 8009d9a:	70fb      	strb	r3, [r7, #3]
	for (uint8_t i = 0; i < 8; i++) {
 8009d9c:	2300      	movs	r3, #0
 8009d9e:	73fb      	strb	r3, [r7, #15]
 8009da0:	e00d      	b.n	8009dbe <APRS_encode_insert_byte+0x2e>
		BitFIFO_push(bfifo, b & 0x01); // LSB first
 8009da2:	78fb      	ldrb	r3, [r7, #3]
 8009da4:	f003 0301 	and.w	r3, r3, #1
 8009da8:	b2db      	uxtb	r3, r3
 8009daa:	4619      	mov	r1, r3
 8009dac:	6878      	ldr	r0, [r7, #4]
 8009dae:	f000 f986 	bl	800a0be <BitFIFO_push>
		b >>= 1;
 8009db2:	78fb      	ldrb	r3, [r7, #3]
 8009db4:	085b      	lsrs	r3, r3, #1
 8009db6:	70fb      	strb	r3, [r7, #3]
	for (uint8_t i = 0; i < 8; i++) {
 8009db8:	7bfb      	ldrb	r3, [r7, #15]
 8009dba:	3301      	adds	r3, #1
 8009dbc:	73fb      	strb	r3, [r7, #15]
 8009dbe:	7bfb      	ldrb	r3, [r7, #15]
 8009dc0:	2b07      	cmp	r3, #7
 8009dc2:	d9ee      	bls.n	8009da2 <APRS_encode_insert_byte+0x12>
	}
}
 8009dc4:	bf00      	nop
 8009dc6:	bf00      	nop
 8009dc8:	3710      	adds	r7, #16
 8009dca:	46bd      	mov	sp, r7
 8009dcc:	bd80      	pop	{r7, pc}

08009dce <APRS_encode_stuff_byte>:

void APRS_encode_stuff_byte(BitFIFO *bfifo, uint8_t b, uint8_t *stuff_count, bool *curr_nrzi) {
 8009dce:	b580      	push	{r7, lr}
 8009dd0:	b086      	sub	sp, #24
 8009dd2:	af00      	add	r7, sp, #0
 8009dd4:	60f8      	str	r0, [r7, #12]
 8009dd6:	607a      	str	r2, [r7, #4]
 8009dd8:	603b      	str	r3, [r7, #0]
 8009dda:	460b      	mov	r3, r1
 8009ddc:	72fb      	strb	r3, [r7, #11]
	for (uint8_t i = 0; i < 8; i++) {
 8009dde:	2300      	movs	r3, #0
 8009de0:	75fb      	strb	r3, [r7, #23]
 8009de2:	e051      	b.n	8009e88 <APRS_encode_stuff_byte+0xba>
		if (b & 0x01) {
 8009de4:	7afb      	ldrb	r3, [r7, #11]
 8009de6:	f003 0301 	and.w	r3, r3, #1
 8009dea:	2b00      	cmp	r3, #0
 8009dec:	d00c      	beq.n	8009e08 <APRS_encode_stuff_byte+0x3a>
			*stuff_count += 1;
 8009dee:	687b      	ldr	r3, [r7, #4]
 8009df0:	781b      	ldrb	r3, [r3, #0]
 8009df2:	3301      	adds	r3, #1
 8009df4:	b2da      	uxtb	r2, r3
 8009df6:	687b      	ldr	r3, [r7, #4]
 8009df8:	701a      	strb	r2, [r3, #0]
			BitFIFO_push(bfifo, *curr_nrzi); // add 1
 8009dfa:	683b      	ldr	r3, [r7, #0]
 8009dfc:	781b      	ldrb	r3, [r3, #0]
 8009dfe:	4619      	mov	r1, r3
 8009e00:	68f8      	ldr	r0, [r7, #12]
 8009e02:	f000 f95c 	bl	800a0be <BitFIFO_push>
 8009e06:	e01a      	b.n	8009e3e <APRS_encode_stuff_byte+0x70>
		} else {
			*stuff_count = 0;
 8009e08:	687b      	ldr	r3, [r7, #4]
 8009e0a:	2200      	movs	r2, #0
 8009e0c:	701a      	strb	r2, [r3, #0]
			BitFIFO_push(bfifo, !*curr_nrzi); // add 0
 8009e0e:	683b      	ldr	r3, [r7, #0]
 8009e10:	781b      	ldrb	r3, [r3, #0]
 8009e12:	f083 0301 	eor.w	r3, r3, #1
 8009e16:	b2db      	uxtb	r3, r3
 8009e18:	4619      	mov	r1, r3
 8009e1a:	68f8      	ldr	r0, [r7, #12]
 8009e1c:	f000 f94f 	bl	800a0be <BitFIFO_push>
			*curr_nrzi = !*curr_nrzi;
 8009e20:	683b      	ldr	r3, [r7, #0]
 8009e22:	781b      	ldrb	r3, [r3, #0]
 8009e24:	2b00      	cmp	r3, #0
 8009e26:	bf14      	ite	ne
 8009e28:	2301      	movne	r3, #1
 8009e2a:	2300      	moveq	r3, #0
 8009e2c:	b2db      	uxtb	r3, r3
 8009e2e:	f083 0301 	eor.w	r3, r3, #1
 8009e32:	b2db      	uxtb	r3, r3
 8009e34:	f003 0301 	and.w	r3, r3, #1
 8009e38:	b2da      	uxtb	r2, r3
 8009e3a:	683b      	ldr	r3, [r7, #0]
 8009e3c:	701a      	strb	r2, [r3, #0]
		}
		if (*stuff_count == 5) {
 8009e3e:	687b      	ldr	r3, [r7, #4]
 8009e40:	781b      	ldrb	r3, [r3, #0]
 8009e42:	2b05      	cmp	r3, #5
 8009e44:	d11a      	bne.n	8009e7c <APRS_encode_stuff_byte+0xae>
			*stuff_count = 0;
 8009e46:	687b      	ldr	r3, [r7, #4]
 8009e48:	2200      	movs	r2, #0
 8009e4a:	701a      	strb	r2, [r3, #0]
			BitFIFO_push(bfifo, !*curr_nrzi); // add 0
 8009e4c:	683b      	ldr	r3, [r7, #0]
 8009e4e:	781b      	ldrb	r3, [r3, #0]
 8009e50:	f083 0301 	eor.w	r3, r3, #1
 8009e54:	b2db      	uxtb	r3, r3
 8009e56:	4619      	mov	r1, r3
 8009e58:	68f8      	ldr	r0, [r7, #12]
 8009e5a:	f000 f930 	bl	800a0be <BitFIFO_push>
			*curr_nrzi = !*curr_nrzi;
 8009e5e:	683b      	ldr	r3, [r7, #0]
 8009e60:	781b      	ldrb	r3, [r3, #0]
 8009e62:	2b00      	cmp	r3, #0
 8009e64:	bf14      	ite	ne
 8009e66:	2301      	movne	r3, #1
 8009e68:	2300      	moveq	r3, #0
 8009e6a:	b2db      	uxtb	r3, r3
 8009e6c:	f083 0301 	eor.w	r3, r3, #1
 8009e70:	b2db      	uxtb	r3, r3
 8009e72:	f003 0301 	and.w	r3, r3, #1
 8009e76:	b2da      	uxtb	r2, r3
 8009e78:	683b      	ldr	r3, [r7, #0]
 8009e7a:	701a      	strb	r2, [r3, #0]
		}
		b >>= 1;
 8009e7c:	7afb      	ldrb	r3, [r7, #11]
 8009e7e:	085b      	lsrs	r3, r3, #1
 8009e80:	72fb      	strb	r3, [r7, #11]
	for (uint8_t i = 0; i < 8; i++) {
 8009e82:	7dfb      	ldrb	r3, [r7, #23]
 8009e84:	3301      	adds	r3, #1
 8009e86:	75fb      	strb	r3, [r7, #23]
 8009e88:	7dfb      	ldrb	r3, [r7, #23]
 8009e8a:	2b07      	cmp	r3, #7
 8009e8c:	d9aa      	bls.n	8009de4 <APRS_encode_stuff_byte+0x16>
	}
}
 8009e8e:	bf00      	nop
 8009e90:	bf00      	nop
 8009e92:	3718      	adds	r7, #24
 8009e94:	46bd      	mov	sp, r7
 8009e96:	bd80      	pop	{r7, pc}

08009e98 <APRS_encode_stuff_byte_update_fcs>:

void APRS_encode_stuff_byte_update_fcs(BitFIFO *bfifo, uint8_t b, uint8_t *stuff_count, bool *curr_nrzi, uint16_t *crc) {
 8009e98:	b580      	push	{r7, lr}
 8009e9a:	b084      	sub	sp, #16
 8009e9c:	af00      	add	r7, sp, #0
 8009e9e:	60f8      	str	r0, [r7, #12]
 8009ea0:	607a      	str	r2, [r7, #4]
 8009ea2:	603b      	str	r3, [r7, #0]
 8009ea4:	460b      	mov	r3, r1
 8009ea6:	72fb      	strb	r3, [r7, #11]
	APRS_encode_stuff_byte(bfifo, b, stuff_count, curr_nrzi);
 8009ea8:	7af9      	ldrb	r1, [r7, #11]
 8009eaa:	683b      	ldr	r3, [r7, #0]
 8009eac:	687a      	ldr	r2, [r7, #4]
 8009eae:	68f8      	ldr	r0, [r7, #12]
 8009eb0:	f7ff ff8d 	bl	8009dce <APRS_encode_stuff_byte>
	APRS_update_fcs(b, crc);
 8009eb4:	7afb      	ldrb	r3, [r7, #11]
 8009eb6:	69b9      	ldr	r1, [r7, #24]
 8009eb8:	4618      	mov	r0, r3
 8009eba:	f7ff ff4b 	bl	8009d54 <APRS_update_fcs>
}
 8009ebe:	bf00      	nop
 8009ec0:	3710      	adds	r7, #16
 8009ec2:	46bd      	mov	sp, r7
 8009ec4:	bd80      	pop	{r7, pc}

08009ec6 <APRS_encode_insert_callsign>:

void APRS_encode_insert_callsign(BitFIFO *bfifo, char *sign, uint8_t *stuff_count, bool *curr_nrzi, uint16_t *crc, bool end) {
 8009ec6:	b580      	push	{r7, lr}
 8009ec8:	b088      	sub	sp, #32
 8009eca:	af02      	add	r7, sp, #8
 8009ecc:	60f8      	str	r0, [r7, #12]
 8009ece:	60b9      	str	r1, [r7, #8]
 8009ed0:	607a      	str	r2, [r7, #4]
 8009ed2:	603b      	str	r3, [r7, #0]
	// auto-terminates at ',' or '\0'
	uint8_t c = 0, ssid = 1;
 8009ed4:	2300      	movs	r3, #0
 8009ed6:	75fb      	strb	r3, [r7, #23]
 8009ed8:	2301      	movs	r3, #1
 8009eda:	75bb      	strb	r3, [r7, #22]
	while (*sign) {
 8009edc:	e017      	b.n	8009f0e <APRS_encode_insert_callsign+0x48>
		if (*sign == '-') {
 8009ede:	68bb      	ldr	r3, [r7, #8]
 8009ee0:	781b      	ldrb	r3, [r3, #0]
 8009ee2:	2b2d      	cmp	r3, #45	; 0x2d
 8009ee4:	d102      	bne.n	8009eec <APRS_encode_insert_callsign+0x26>
			ssid = 0;
 8009ee6:	2300      	movs	r3, #0
 8009ee8:	75bb      	strb	r3, [r7, #22]
			break;
 8009eea:	e014      	b.n	8009f16 <APRS_encode_insert_callsign+0x50>
		}
		APRS_encode_stuff_byte_update_fcs(bfifo, *sign << 1, stuff_count, curr_nrzi, crc);
 8009eec:	68bb      	ldr	r3, [r7, #8]
 8009eee:	781b      	ldrb	r3, [r3, #0]
 8009ef0:	005b      	lsls	r3, r3, #1
 8009ef2:	b2d9      	uxtb	r1, r3
 8009ef4:	6a3b      	ldr	r3, [r7, #32]
 8009ef6:	9300      	str	r3, [sp, #0]
 8009ef8:	683b      	ldr	r3, [r7, #0]
 8009efa:	687a      	ldr	r2, [r7, #4]
 8009efc:	68f8      	ldr	r0, [r7, #12]
 8009efe:	f7ff ffcb 	bl	8009e98 <APRS_encode_stuff_byte_update_fcs>
		c++;
 8009f02:	7dfb      	ldrb	r3, [r7, #23]
 8009f04:	3301      	adds	r3, #1
 8009f06:	75fb      	strb	r3, [r7, #23]
		sign++;
 8009f08:	68bb      	ldr	r3, [r7, #8]
 8009f0a:	3301      	adds	r3, #1
 8009f0c:	60bb      	str	r3, [r7, #8]
	while (*sign) {
 8009f0e:	68bb      	ldr	r3, [r7, #8]
 8009f10:	781b      	ldrb	r3, [r3, #0]
 8009f12:	2b00      	cmp	r3, #0
 8009f14:	d1e3      	bne.n	8009ede <APRS_encode_insert_callsign+0x18>
	}
	for (; c < 6; c++) { // pad to 6 bytes
 8009f16:	e00a      	b.n	8009f2e <APRS_encode_insert_callsign+0x68>
		APRS_encode_stuff_byte_update_fcs(bfifo, ' ' << 1, stuff_count, curr_nrzi, crc);
 8009f18:	6a3b      	ldr	r3, [r7, #32]
 8009f1a:	9300      	str	r3, [sp, #0]
 8009f1c:	683b      	ldr	r3, [r7, #0]
 8009f1e:	687a      	ldr	r2, [r7, #4]
 8009f20:	2140      	movs	r1, #64	; 0x40
 8009f22:	68f8      	ldr	r0, [r7, #12]
 8009f24:	f7ff ffb8 	bl	8009e98 <APRS_encode_stuff_byte_update_fcs>
	for (; c < 6; c++) { // pad to 6 bytes
 8009f28:	7dfb      	ldrb	r3, [r7, #23]
 8009f2a:	3301      	adds	r3, #1
 8009f2c:	75fb      	strb	r3, [r7, #23]
 8009f2e:	7dfb      	ldrb	r3, [r7, #23]
 8009f30:	2b05      	cmp	r3, #5
 8009f32:	d9f1      	bls.n	8009f18 <APRS_encode_insert_callsign+0x52>
	}
	if (ssid) {
 8009f34:	7dbb      	ldrb	r3, [r7, #22]
 8009f36:	2b00      	cmp	r3, #0
 8009f38:	d002      	beq.n	8009f40 <APRS_encode_insert_callsign+0x7a>
		ssid = 0;
 8009f3a:	2300      	movs	r3, #0
 8009f3c:	75bb      	strb	r3, [r7, #22]
 8009f3e:	e014      	b.n	8009f6a <APRS_encode_insert_callsign+0xa4>
	} else if (*(sign+2) >= '0' && *(sign+2) <= '9') {
 8009f40:	68bb      	ldr	r3, [r7, #8]
 8009f42:	3302      	adds	r3, #2
 8009f44:	781b      	ldrb	r3, [r3, #0]
 8009f46:	2b2f      	cmp	r3, #47	; 0x2f
 8009f48:	d90a      	bls.n	8009f60 <APRS_encode_insert_callsign+0x9a>
 8009f4a:	68bb      	ldr	r3, [r7, #8]
 8009f4c:	3302      	adds	r3, #2
 8009f4e:	781b      	ldrb	r3, [r3, #0]
 8009f50:	2b39      	cmp	r3, #57	; 0x39
 8009f52:	d805      	bhi.n	8009f60 <APRS_encode_insert_callsign+0x9a>
		ssid = 10 + (*(sign+2) - '0');
 8009f54:	68bb      	ldr	r3, [r7, #8]
 8009f56:	3302      	adds	r3, #2
 8009f58:	781b      	ldrb	r3, [r3, #0]
 8009f5a:	3b26      	subs	r3, #38	; 0x26
 8009f5c:	75bb      	strb	r3, [r7, #22]
 8009f5e:	e004      	b.n	8009f6a <APRS_encode_insert_callsign+0xa4>
	} else {
		ssid = *(sign+1) - '0';
 8009f60:	68bb      	ldr	r3, [r7, #8]
 8009f62:	3301      	adds	r3, #1
 8009f64:	781b      	ldrb	r3, [r3, #0]
 8009f66:	3b30      	subs	r3, #48	; 0x30
 8009f68:	75bb      	strb	r3, [r7, #22]
	}
	APRS_encode_stuff_byte_update_fcs(bfifo, ((0b0110000 | ssid) << 1) | end, stuff_count, curr_nrzi, crc);
 8009f6a:	7dbb      	ldrb	r3, [r7, #22]
 8009f6c:	f043 0330 	orr.w	r3, r3, #48	; 0x30
 8009f70:	b2db      	uxtb	r3, r3
 8009f72:	005b      	lsls	r3, r3, #1
 8009f74:	b25a      	sxtb	r2, r3
 8009f76:	f997 3024 	ldrsb.w	r3, [r7, #36]	; 0x24
 8009f7a:	4313      	orrs	r3, r2
 8009f7c:	b25b      	sxtb	r3, r3
 8009f7e:	b2d9      	uxtb	r1, r3
 8009f80:	6a3b      	ldr	r3, [r7, #32]
 8009f82:	9300      	str	r3, [sp, #0]
 8009f84:	683b      	ldr	r3, [r7, #0]
 8009f86:	687a      	ldr	r2, [r7, #4]
 8009f88:	68f8      	ldr	r0, [r7, #12]
 8009f8a:	f7ff ff85 	bl	8009e98 <APRS_encode_stuff_byte_update_fcs>
}
 8009f8e:	bf00      	nop
 8009f90:	3718      	adds	r7, #24
 8009f92:	46bd      	mov	sp, r7
 8009f94:	bd80      	pop	{r7, pc}

08009f96 <BitFIFO_get>:
 */

#include "BitFIFO.h"

// bitarray implementation from http://www.mathcs.emory.edu/~cheung/Courses/255/Syllabus/1-C-intro/bit-array.html
static uint8_t BitFIFO_get(BitFIFO *bfifo, uint32_t i) {
 8009f96:	b480      	push	{r7}
 8009f98:	b083      	sub	sp, #12
 8009f9a:	af00      	add	r7, sp, #0
 8009f9c:	6078      	str	r0, [r7, #4]
 8009f9e:	6039      	str	r1, [r7, #0]
	return bfifo->arr[i >> 3] & (1 << (i%8));
 8009fa0:	687b      	ldr	r3, [r7, #4]
 8009fa2:	681a      	ldr	r2, [r3, #0]
 8009fa4:	683b      	ldr	r3, [r7, #0]
 8009fa6:	08db      	lsrs	r3, r3, #3
 8009fa8:	4413      	add	r3, r2
 8009faa:	781b      	ldrb	r3, [r3, #0]
 8009fac:	b25a      	sxtb	r2, r3
 8009fae:	683b      	ldr	r3, [r7, #0]
 8009fb0:	f003 0307 	and.w	r3, r3, #7
 8009fb4:	2101      	movs	r1, #1
 8009fb6:	fa01 f303 	lsl.w	r3, r1, r3
 8009fba:	b25b      	sxtb	r3, r3
 8009fbc:	4013      	ands	r3, r2
 8009fbe:	b25b      	sxtb	r3, r3
 8009fc0:	b2db      	uxtb	r3, r3
}
 8009fc2:	4618      	mov	r0, r3
 8009fc4:	370c      	adds	r7, #12
 8009fc6:	46bd      	mov	sp, r7
 8009fc8:	bc80      	pop	{r7}
 8009fca:	4770      	bx	lr

08009fcc <BitFIFO_set>:

static void BitFIFO_set(BitFIFO *bfifo, uint32_t i, uint8_t val) {
 8009fcc:	b480      	push	{r7}
 8009fce:	b085      	sub	sp, #20
 8009fd0:	af00      	add	r7, sp, #0
 8009fd2:	60f8      	str	r0, [r7, #12]
 8009fd4:	60b9      	str	r1, [r7, #8]
 8009fd6:	4613      	mov	r3, r2
 8009fd8:	71fb      	strb	r3, [r7, #7]
	if (val) {
 8009fda:	79fb      	ldrb	r3, [r7, #7]
 8009fdc:	2b00      	cmp	r3, #0
 8009fde:	d017      	beq.n	800a010 <BitFIFO_set+0x44>
		bfifo->arr[i >> 3] |= 1 << (i%8);
 8009fe0:	68fb      	ldr	r3, [r7, #12]
 8009fe2:	681a      	ldr	r2, [r3, #0]
 8009fe4:	68bb      	ldr	r3, [r7, #8]
 8009fe6:	08db      	lsrs	r3, r3, #3
 8009fe8:	4413      	add	r3, r2
 8009fea:	781b      	ldrb	r3, [r3, #0]
 8009fec:	b25a      	sxtb	r2, r3
 8009fee:	68bb      	ldr	r3, [r7, #8]
 8009ff0:	f003 0307 	and.w	r3, r3, #7
 8009ff4:	2101      	movs	r1, #1
 8009ff6:	fa01 f303 	lsl.w	r3, r1, r3
 8009ffa:	b25b      	sxtb	r3, r3
 8009ffc:	4313      	orrs	r3, r2
 8009ffe:	b259      	sxtb	r1, r3
 800a000:	68fb      	ldr	r3, [r7, #12]
 800a002:	681a      	ldr	r2, [r3, #0]
 800a004:	68bb      	ldr	r3, [r7, #8]
 800a006:	08db      	lsrs	r3, r3, #3
 800a008:	4413      	add	r3, r2
 800a00a:	b2ca      	uxtb	r2, r1
 800a00c:	701a      	strb	r2, [r3, #0]
	} else {
		bfifo->arr[i >> 3] &= ~(1 << (i%8));
	}
}
 800a00e:	e018      	b.n	800a042 <BitFIFO_set+0x76>
		bfifo->arr[i >> 3] &= ~(1 << (i%8));
 800a010:	68fb      	ldr	r3, [r7, #12]
 800a012:	681a      	ldr	r2, [r3, #0]
 800a014:	68bb      	ldr	r3, [r7, #8]
 800a016:	08db      	lsrs	r3, r3, #3
 800a018:	4413      	add	r3, r2
 800a01a:	781b      	ldrb	r3, [r3, #0]
 800a01c:	b25a      	sxtb	r2, r3
 800a01e:	68bb      	ldr	r3, [r7, #8]
 800a020:	f003 0307 	and.w	r3, r3, #7
 800a024:	2101      	movs	r1, #1
 800a026:	fa01 f303 	lsl.w	r3, r1, r3
 800a02a:	b25b      	sxtb	r3, r3
 800a02c:	43db      	mvns	r3, r3
 800a02e:	b25b      	sxtb	r3, r3
 800a030:	4013      	ands	r3, r2
 800a032:	b259      	sxtb	r1, r3
 800a034:	68fb      	ldr	r3, [r7, #12]
 800a036:	681a      	ldr	r2, [r3, #0]
 800a038:	68bb      	ldr	r3, [r7, #8]
 800a03a:	08db      	lsrs	r3, r3, #3
 800a03c:	4413      	add	r3, r2
 800a03e:	b2ca      	uxtb	r2, r1
 800a040:	701a      	strb	r2, [r3, #0]
}
 800a042:	bf00      	nop
 800a044:	3714      	adds	r7, #20
 800a046:	46bd      	mov	sp, r7
 800a048:	bc80      	pop	{r7}
 800a04a:	4770      	bx	lr

0800a04c <BitFIFO_init>:

void BitFIFO_init(BitFIFO *bfifo, uint8_t *arr, uint32_t size_bytes) {
 800a04c:	b480      	push	{r7}
 800a04e:	b085      	sub	sp, #20
 800a050:	af00      	add	r7, sp, #0
 800a052:	60f8      	str	r0, [r7, #12]
 800a054:	60b9      	str	r1, [r7, #8]
 800a056:	607a      	str	r2, [r7, #4]
	bfifo->arr = arr;
 800a058:	68fb      	ldr	r3, [r7, #12]
 800a05a:	68ba      	ldr	r2, [r7, #8]
 800a05c:	601a      	str	r2, [r3, #0]
	bfifo->size = size_bytes << 3;
 800a05e:	687b      	ldr	r3, [r7, #4]
 800a060:	00da      	lsls	r2, r3, #3
 800a062:	68fb      	ldr	r3, [r7, #12]
 800a064:	605a      	str	r2, [r3, #4]
	bfifo->start = 0;
 800a066:	68fb      	ldr	r3, [r7, #12]
 800a068:	2200      	movs	r2, #0
 800a06a:	609a      	str	r2, [r3, #8]
	bfifo->end = 0;
 800a06c:	68fb      	ldr	r3, [r7, #12]
 800a06e:	2200      	movs	r2, #0
 800a070:	60da      	str	r2, [r3, #12]
}
 800a072:	bf00      	nop
 800a074:	3714      	adds	r7, #20
 800a076:	46bd      	mov	sp, r7
 800a078:	bc80      	pop	{r7}
 800a07a:	4770      	bx	lr

0800a07c <BitFIFO_reinit>:

void BitFIFO_reinit(BitFIFO *bfifo) {
 800a07c:	b480      	push	{r7}
 800a07e:	b083      	sub	sp, #12
 800a080:	af00      	add	r7, sp, #0
 800a082:	6078      	str	r0, [r7, #4]
	bfifo->start = 0;
 800a084:	687b      	ldr	r3, [r7, #4]
 800a086:	2200      	movs	r2, #0
 800a088:	609a      	str	r2, [r3, #8]
	bfifo->end = 0;
 800a08a:	687b      	ldr	r3, [r7, #4]
 800a08c:	2200      	movs	r2, #0
 800a08e:	60da      	str	r2, [r3, #12]
}
 800a090:	bf00      	nop
 800a092:	370c      	adds	r7, #12
 800a094:	46bd      	mov	sp, r7
 800a096:	bc80      	pop	{r7}
 800a098:	4770      	bx	lr

0800a09a <BitFIFO_is_empty>:

bool BitFIFO_is_empty(BitFIFO *bfifo) {
 800a09a:	b480      	push	{r7}
 800a09c:	b083      	sub	sp, #12
 800a09e:	af00      	add	r7, sp, #0
 800a0a0:	6078      	str	r0, [r7, #4]
	return bfifo->start == bfifo->end;
 800a0a2:	687b      	ldr	r3, [r7, #4]
 800a0a4:	689a      	ldr	r2, [r3, #8]
 800a0a6:	687b      	ldr	r3, [r7, #4]
 800a0a8:	68db      	ldr	r3, [r3, #12]
 800a0aa:	429a      	cmp	r2, r3
 800a0ac:	bf0c      	ite	eq
 800a0ae:	2301      	moveq	r3, #1
 800a0b0:	2300      	movne	r3, #0
 800a0b2:	b2db      	uxtb	r3, r3
}
 800a0b4:	4618      	mov	r0, r3
 800a0b6:	370c      	adds	r7, #12
 800a0b8:	46bd      	mov	sp, r7
 800a0ba:	bc80      	pop	{r7}
 800a0bc:	4770      	bx	lr

0800a0be <BitFIFO_push>:

void BitFIFO_push(BitFIFO *bfifo, uint8_t val) {
 800a0be:	b580      	push	{r7, lr}
 800a0c0:	b082      	sub	sp, #8
 800a0c2:	af00      	add	r7, sp, #0
 800a0c4:	6078      	str	r0, [r7, #4]
 800a0c6:	460b      	mov	r3, r1
 800a0c8:	70fb      	strb	r3, [r7, #3]
	BitFIFO_set(bfifo, bfifo->end, val);
 800a0ca:	687b      	ldr	r3, [r7, #4]
 800a0cc:	68db      	ldr	r3, [r3, #12]
 800a0ce:	78fa      	ldrb	r2, [r7, #3]
 800a0d0:	4619      	mov	r1, r3
 800a0d2:	6878      	ldr	r0, [r7, #4]
 800a0d4:	f7ff ff7a 	bl	8009fcc <BitFIFO_set>
	bfifo->end = (bfifo->end + 1) % bfifo->size;
 800a0d8:	687b      	ldr	r3, [r7, #4]
 800a0da:	68db      	ldr	r3, [r3, #12]
 800a0dc:	3301      	adds	r3, #1
 800a0de:	687a      	ldr	r2, [r7, #4]
 800a0e0:	6852      	ldr	r2, [r2, #4]
 800a0e2:	fbb3 f1f2 	udiv	r1, r3, r2
 800a0e6:	fb01 f202 	mul.w	r2, r1, r2
 800a0ea:	1a9a      	subs	r2, r3, r2
 800a0ec:	687b      	ldr	r3, [r7, #4]
 800a0ee:	60da      	str	r2, [r3, #12]
#ifdef BITFIFO_DEBUG
	if (bfifo->start == bfifo->end) { // wrapped around, so is full
		Error_Handler();
	}
#endif
}
 800a0f0:	bf00      	nop
 800a0f2:	3708      	adds	r7, #8
 800a0f4:	46bd      	mov	sp, r7
 800a0f6:	bd80      	pop	{r7, pc}

0800a0f8 <BitFIFO_pop>:

uint8_t BitFIFO_pop(BitFIFO *bfifo) {
 800a0f8:	b580      	push	{r7, lr}
 800a0fa:	b084      	sub	sp, #16
 800a0fc:	af00      	add	r7, sp, #0
 800a0fe:	6078      	str	r0, [r7, #4]
	if (bfifo->start == bfifo->end) {
		Error_Handler();
	}
#endif

	uint8_t val = BitFIFO_get(bfifo, bfifo->start);
 800a100:	687b      	ldr	r3, [r7, #4]
 800a102:	689b      	ldr	r3, [r3, #8]
 800a104:	4619      	mov	r1, r3
 800a106:	6878      	ldr	r0, [r7, #4]
 800a108:	f7ff ff45 	bl	8009f96 <BitFIFO_get>
 800a10c:	4603      	mov	r3, r0
 800a10e:	73fb      	strb	r3, [r7, #15]
	bfifo->start = (bfifo->start + 1) % bfifo->size;
 800a110:	687b      	ldr	r3, [r7, #4]
 800a112:	689b      	ldr	r3, [r3, #8]
 800a114:	3301      	adds	r3, #1
 800a116:	687a      	ldr	r2, [r7, #4]
 800a118:	6852      	ldr	r2, [r2, #4]
 800a11a:	fbb3 f1f2 	udiv	r1, r3, r2
 800a11e:	fb01 f202 	mul.w	r2, r1, r2
 800a122:	1a9a      	subs	r2, r3, r2
 800a124:	687b      	ldr	r3, [r7, #4]
 800a126:	609a      	str	r2, [r3, #8]
	return val;
 800a128:	7bfb      	ldrb	r3, [r7, #15]
}
 800a12a:	4618      	mov	r0, r3
 800a12c:	3710      	adds	r7, #16
 800a12e:	46bd      	mov	sp, r7
 800a130:	bd80      	pop	{r7, pc}
	...

0800a134 <max_m10s_init>:

static Status ubx_cfg_valset(I2cDevice* device, Max_M10S_Layer_TypeDef layer,
                             uint32_t* keys, uint64_t* values,
                             uint8_t* value_lens, size_t num_items);

Status max_m10s_init(I2cDevice* device) {
 800a134:	b5b0      	push	{r4, r5, r7, lr}
 800a136:	b0a4      	sub	sp, #144	; 0x90
 800a138:	af02      	add	r7, sp, #8
 800a13a:	6078      	str	r0, [r7, #4]
    uint32_t keys[] = {0x20110021, 0x10720002, 0x209100ba,
 800a13c:	4b1c      	ldr	r3, [pc, #112]	; (800a1b0 <max_m10s_init+0x7c>)
 800a13e:	f107 0464 	add.w	r4, r7, #100	; 0x64
 800a142:	461d      	mov	r5, r3
 800a144:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800a146:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800a148:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800a14a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800a14c:	682b      	ldr	r3, [r5, #0]
 800a14e:	6023      	str	r3, [r4, #0]
                       0x209100c9, 0x209100bf, 0x209100c4,
                       0x209100ab, 0x209100b0, 0x30210001};
    uint64_t values[] = {8, 0, 0, 0, 0, 0, 0, 0, 500};
 800a150:	4a18      	ldr	r2, [pc, #96]	; (800a1b4 <max_m10s_init+0x80>)
 800a152:	f107 0318 	add.w	r3, r7, #24
 800a156:	4611      	mov	r1, r2
 800a158:	2248      	movs	r2, #72	; 0x48
 800a15a:	4618      	mov	r0, r3
 800a15c:	f00c fd68 	bl	8016c30 <memcpy>
    uint8_t value_lens[] = {1, 1, 1, 1, 1, 1, 1, 1, 2};
 800a160:	4a15      	ldr	r2, [pc, #84]	; (800a1b8 <max_m10s_init+0x84>)
 800a162:	f107 030c 	add.w	r3, r7, #12
 800a166:	ca07      	ldmia	r2, {r0, r1, r2}
 800a168:	c303      	stmia	r3!, {r0, r1}
 800a16a:	701a      	strb	r2, [r3, #0]
    if (ubx_cfg_valset(device, MAX_M10S_LAYER_SET_RAM, keys, values, value_lens,
 800a16c:	f107 0118 	add.w	r1, r7, #24
 800a170:	f107 0264 	add.w	r2, r7, #100	; 0x64
 800a174:	2309      	movs	r3, #9
 800a176:	9301      	str	r3, [sp, #4]
 800a178:	f107 030c 	add.w	r3, r7, #12
 800a17c:	9300      	str	r3, [sp, #0]
 800a17e:	460b      	mov	r3, r1
 800a180:	2101      	movs	r1, #1
 800a182:	6878      	ldr	r0, [r7, #4]
 800a184:	f000 f95c 	bl	800a440 <ubx_cfg_valset>
 800a188:	4603      	mov	r3, r0
 800a18a:	2b00      	cmp	r3, #0
 800a18c:	d10a      	bne.n	800a1a4 <max_m10s_init+0x70>
                       9) == STATUS_OK) {
        printf("Set nav mode to airborne <4G\n");
 800a18e:	480b      	ldr	r0, [pc, #44]	; (800a1bc <max_m10s_init+0x88>)
 800a190:	f00d fb24 	bl	80177dc <puts>
        printf("Disabled NMEA on I2C\n");
 800a194:	480a      	ldr	r0, [pc, #40]	; (800a1c0 <max_m10s_init+0x8c>)
 800a196:	f00d fb21 	bl	80177dc <puts>
        printf("Navigation measurement rate set to 5 Hz\n");
 800a19a:	480a      	ldr	r0, [pc, #40]	; (800a1c4 <max_m10s_init+0x90>)
 800a19c:	f00d fb1e 	bl	80177dc <puts>
    } else {
        return STATUS_ERROR;
    }
    return STATUS_OK;
 800a1a0:	2300      	movs	r3, #0
 800a1a2:	e000      	b.n	800a1a6 <max_m10s_init+0x72>
        return STATUS_ERROR;
 800a1a4:	2302      	movs	r3, #2
}
 800a1a6:	4618      	mov	r0, r3
 800a1a8:	3788      	adds	r7, #136	; 0x88
 800a1aa:	46bd      	mov	sp, r7
 800a1ac:	bdb0      	pop	{r4, r5, r7, pc}
 800a1ae:	bf00      	nop
 800a1b0:	0801a098 	.word	0x0801a098
 800a1b4:	0801a0c0 	.word	0x0801a0c0
 800a1b8:	0801a108 	.word	0x0801a108
 800a1bc:	0801a038 	.word	0x0801a038
 800a1c0:	0801a058 	.word	0x0801a058
 800a1c4:	0801a070 	.word	0x0801a070

0800a1c8 <ubx_read_msg>:

static Status ubx_read_msg(I2cDevice* device, uint8_t header[4],
                           uint8_t* message_buf, uint16_t* message_len,
                           uint32_t timeout) {
 800a1c8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800a1cc:	b08e      	sub	sp, #56	; 0x38
 800a1ce:	af00      	add	r7, sp, #0
 800a1d0:	6178      	str	r0, [r7, #20]
 800a1d2:	6139      	str	r1, [r7, #16]
 800a1d4:	60fa      	str	r2, [r7, #12]
 800a1d6:	60bb      	str	r3, [r7, #8]
    uint8_t header_idx = 0;
 800a1d8:	2300      	movs	r3, #0
 800a1da:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
    uint64_t start_time = MILLIS();
 800a1de:	f7f7 fea3 	bl	8001f28 <MILLIS>
 800a1e2:	e9c7 010a 	strd	r0, r1, [r7, #40]	; 0x28

    // Read until we get a matching header
    while (1) {
        uint8_t tx_buf[1] = {0xFF};
 800a1e6:	23ff      	movs	r3, #255	; 0xff
 800a1e8:	773b      	strb	r3, [r7, #28]
        uint8_t rx_buf[1] = {0xFF};
 800a1ea:	23ff      	movs	r3, #255	; 0xff
 800a1ec:	763b      	strb	r3, [r7, #24]
        if (MILLIS() - start_time > timeout) {
 800a1ee:	f7f7 fe9b 	bl	8001f28 <MILLIS>
 800a1f2:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800a1f6:	1a84      	subs	r4, r0, r2
 800a1f8:	eb61 0503 	sbc.w	r5, r1, r3
 800a1fc:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800a1fe:	2200      	movs	r2, #0
 800a200:	469a      	mov	sl, r3
 800a202:	4693      	mov	fp, r2
 800a204:	45a2      	cmp	sl, r4
 800a206:	eb7b 0305 	sbcs.w	r3, fp, r5
 800a20a:	d22e      	bcs.n	800a26a <ubx_read_msg+0xa2>
            return STATUS_TIMEOUT;
 800a20c:	2307      	movs	r3, #7
 800a20e:	e111      	b.n	800a434 <ubx_read_msg+0x26c>
        }
        while (rx_buf[0] == 0xFF) {
            if (MILLIS() - start_time > timeout) {
 800a210:	f7f7 fe8a 	bl	8001f28 <MILLIS>
 800a214:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800a218:	ebb0 0802 	subs.w	r8, r0, r2
 800a21c:	eb61 0903 	sbc.w	r9, r1, r3
 800a220:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800a222:	2200      	movs	r2, #0
 800a224:	603b      	str	r3, [r7, #0]
 800a226:	607a      	str	r2, [r7, #4]
 800a228:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a22c:	4611      	mov	r1, r2
 800a22e:	4541      	cmp	r1, r8
 800a230:	eb73 0309 	sbcs.w	r3, r3, r9
 800a234:	d201      	bcs.n	800a23a <ubx_read_msg+0x72>
                return STATUS_TIMEOUT;
 800a236:	2307      	movs	r3, #7
 800a238:	e0fc      	b.n	800a434 <ubx_read_msg+0x26c>
            }
            if (i2c_write(device, tx_buf, 1) != STATUS_OK) {
 800a23a:	f107 031c 	add.w	r3, r7, #28
 800a23e:	2201      	movs	r2, #1
 800a240:	4619      	mov	r1, r3
 800a242:	6978      	ldr	r0, [r7, #20]
 800a244:	f7f7 ffaa 	bl	800219c <i2c_write>
 800a248:	4603      	mov	r3, r0
 800a24a:	2b00      	cmp	r3, #0
 800a24c:	d001      	beq.n	800a252 <ubx_read_msg+0x8a>
                return STATUS_ERROR;
 800a24e:	2302      	movs	r3, #2
 800a250:	e0f0      	b.n	800a434 <ubx_read_msg+0x26c>
            }
            if (i2c_read(device, rx_buf, 1) != STATUS_OK) {
 800a252:	f107 0318 	add.w	r3, r7, #24
 800a256:	2201      	movs	r2, #1
 800a258:	4619      	mov	r1, r3
 800a25a:	6978      	ldr	r0, [r7, #20]
 800a25c:	f7f7 ffca 	bl	80021f4 <i2c_read>
 800a260:	4603      	mov	r3, r0
 800a262:	2b00      	cmp	r3, #0
 800a264:	d001      	beq.n	800a26a <ubx_read_msg+0xa2>
                return STATUS_ERROR;
 800a266:	2302      	movs	r3, #2
 800a268:	e0e4      	b.n	800a434 <ubx_read_msg+0x26c>
        while (rx_buf[0] == 0xFF) {
 800a26a:	7e3b      	ldrb	r3, [r7, #24]
 800a26c:	2bff      	cmp	r3, #255	; 0xff
 800a26e:	d0cf      	beq.n	800a210 <ubx_read_msg+0x48>
            }
        }
        if (rx_buf[0] == header[header_idx]) {
 800a270:	7e3a      	ldrb	r2, [r7, #24]
 800a272:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800a276:	6939      	ldr	r1, [r7, #16]
 800a278:	440b      	add	r3, r1
 800a27a:	781b      	ldrb	r3, [r3, #0]
 800a27c:	429a      	cmp	r2, r3
 800a27e:	d1b2      	bne.n	800a1e6 <ubx_read_msg+0x1e>
            if (header_idx == 3) {
 800a280:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800a284:	2b03      	cmp	r3, #3
 800a286:	d110      	bne.n	800a2aa <ubx_read_msg+0xe2>
            continue;
        }
    }

    // Read out the length bytes
    uint8_t tx_buf[1] = {0xFF};
 800a288:	23ff      	movs	r3, #255	; 0xff
 800a28a:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
    uint8_t rx_buf[2] = {0xFF, 0xFF};
 800a28e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800a292:	843b      	strh	r3, [r7, #32]
    if (i2c_write(device, tx_buf, 1) != STATUS_OK) {
 800a294:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800a298:	2201      	movs	r2, #1
 800a29a:	4619      	mov	r1, r3
 800a29c:	6978      	ldr	r0, [r7, #20]
 800a29e:	f7f7 ff7d 	bl	800219c <i2c_write>
 800a2a2:	4603      	mov	r3, r0
 800a2a4:	2b00      	cmp	r3, #0
 800a2a6:	d106      	bne.n	800a2b6 <ubx_read_msg+0xee>
 800a2a8:	e007      	b.n	800a2ba <ubx_read_msg+0xf2>
            header_idx++;
 800a2aa:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800a2ae:	3301      	adds	r3, #1
 800a2b0:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
    while (1) {
 800a2b4:	e797      	b.n	800a1e6 <ubx_read_msg+0x1e>
        return STATUS_ERROR;
 800a2b6:	2302      	movs	r3, #2
 800a2b8:	e0bc      	b.n	800a434 <ubx_read_msg+0x26c>
    }
    if (i2c_read(device, rx_buf, 2) != STATUS_OK) {
 800a2ba:	f107 0320 	add.w	r3, r7, #32
 800a2be:	2202      	movs	r2, #2
 800a2c0:	4619      	mov	r1, r3
 800a2c2:	6978      	ldr	r0, [r7, #20]
 800a2c4:	f7f7 ff96 	bl	80021f4 <i2c_read>
 800a2c8:	4603      	mov	r3, r0
 800a2ca:	2b00      	cmp	r3, #0
 800a2cc:	d001      	beq.n	800a2d2 <ubx_read_msg+0x10a>
        return STATUS_ERROR;
 800a2ce:	2302      	movs	r3, #2
 800a2d0:	e0b0      	b.n	800a434 <ubx_read_msg+0x26c>
    }
    if (rx_buf[0] == 0xFF && rx_buf[1] == 0xFF) {
 800a2d2:	f897 3020 	ldrb.w	r3, [r7, #32]
 800a2d6:	2bff      	cmp	r3, #255	; 0xff
 800a2d8:	d105      	bne.n	800a2e6 <ubx_read_msg+0x11e>
 800a2da:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 800a2de:	2bff      	cmp	r3, #255	; 0xff
 800a2e0:	d101      	bne.n	800a2e6 <ubx_read_msg+0x11e>
        return STATUS_ERROR;
 800a2e2:	2302      	movs	r3, #2
 800a2e4:	e0a6      	b.n	800a434 <ubx_read_msg+0x26c>
    }
    uint16_t len = rx_buf[0] + ((uint16_t)rx_buf[1] << 8);
 800a2e6:	f897 3020 	ldrb.w	r3, [r7, #32]
 800a2ea:	b29a      	uxth	r2, r3
 800a2ec:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 800a2f0:	b29b      	uxth	r3, r3
 800a2f2:	021b      	lsls	r3, r3, #8
 800a2f4:	b29b      	uxth	r3, r3
 800a2f6:	4413      	add	r3, r2
 800a2f8:	84fb      	strh	r3, [r7, #38]	; 0x26
    *message_len = len;
 800a2fa:	68bb      	ldr	r3, [r7, #8]
 800a2fc:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 800a2fe:	801a      	strh	r2, [r3, #0]

    // Read out the payload bytes
    if (i2c_write(device, tx_buf, 1) != STATUS_OK) {
 800a300:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800a304:	2201      	movs	r2, #1
 800a306:	4619      	mov	r1, r3
 800a308:	6978      	ldr	r0, [r7, #20]
 800a30a:	f7f7 ff47 	bl	800219c <i2c_write>
 800a30e:	4603      	mov	r3, r0
 800a310:	2b00      	cmp	r3, #0
 800a312:	d001      	beq.n	800a318 <ubx_read_msg+0x150>
        return STATUS_ERROR;
 800a314:	2302      	movs	r3, #2
 800a316:	e08d      	b.n	800a434 <ubx_read_msg+0x26c>
    }
    if (i2c_read(device, message_buf, len) != STATUS_OK) {
 800a318:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800a31a:	461a      	mov	r2, r3
 800a31c:	68f9      	ldr	r1, [r7, #12]
 800a31e:	6978      	ldr	r0, [r7, #20]
 800a320:	f7f7 ff68 	bl	80021f4 <i2c_read>
 800a324:	4603      	mov	r3, r0
 800a326:	2b00      	cmp	r3, #0
 800a328:	d001      	beq.n	800a32e <ubx_read_msg+0x166>
        return STATUS_ERROR;
 800a32a:	2302      	movs	r3, #2
 800a32c:	e082      	b.n	800a434 <ubx_read_msg+0x26c>
    }

    // Read out the checksum bytes
    if (i2c_write(device, tx_buf, 1) != STATUS_OK) {
 800a32e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800a332:	2201      	movs	r2, #1
 800a334:	4619      	mov	r1, r3
 800a336:	6978      	ldr	r0, [r7, #20]
 800a338:	f7f7 ff30 	bl	800219c <i2c_write>
 800a33c:	4603      	mov	r3, r0
 800a33e:	2b00      	cmp	r3, #0
 800a340:	d001      	beq.n	800a346 <ubx_read_msg+0x17e>
        return STATUS_ERROR;
 800a342:	2302      	movs	r3, #2
 800a344:	e076      	b.n	800a434 <ubx_read_msg+0x26c>
    }
    if (i2c_read(device, rx_buf, 2) != STATUS_OK) {
 800a346:	f107 0320 	add.w	r3, r7, #32
 800a34a:	2202      	movs	r2, #2
 800a34c:	4619      	mov	r1, r3
 800a34e:	6978      	ldr	r0, [r7, #20]
 800a350:	f7f7 ff50 	bl	80021f4 <i2c_read>
 800a354:	4603      	mov	r3, r0
 800a356:	2b00      	cmp	r3, #0
 800a358:	d001      	beq.n	800a35e <ubx_read_msg+0x196>
        return STATUS_ERROR;
 800a35a:	2302      	movs	r3, #2
 800a35c:	e06a      	b.n	800a434 <ubx_read_msg+0x26c>
    }

    // Check checksum
    uint8_t CK_A = 0;
 800a35e:	2300      	movs	r3, #0
 800a360:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36
    uint8_t CK_B = 0;
 800a364:	2300      	movs	r3, #0
 800a366:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35
    for (uint8_t i = 2; i < 4; i++) {
 800a36a:	2302      	movs	r3, #2
 800a36c:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
 800a370:	e015      	b.n	800a39e <ubx_read_msg+0x1d6>
        CK_A += header[i];
 800a372:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 800a376:	693a      	ldr	r2, [r7, #16]
 800a378:	4413      	add	r3, r2
 800a37a:	781a      	ldrb	r2, [r3, #0]
 800a37c:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 800a380:	4413      	add	r3, r2
 800a382:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36
        CK_B += CK_A;
 800a386:	f897 2035 	ldrb.w	r2, [r7, #53]	; 0x35
 800a38a:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 800a38e:	4413      	add	r3, r2
 800a390:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35
    for (uint8_t i = 2; i < 4; i++) {
 800a394:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 800a398:	3301      	adds	r3, #1
 800a39a:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
 800a39e:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 800a3a2:	2b03      	cmp	r3, #3
 800a3a4:	d9e5      	bls.n	800a372 <ubx_read_msg+0x1aa>
    }
    CK_A += (uint8_t)(len & 0xFF);
 800a3a6:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800a3a8:	b2da      	uxtb	r2, r3
 800a3aa:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 800a3ae:	4413      	add	r3, r2
 800a3b0:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36
    CK_B += CK_A;
 800a3b4:	f897 2035 	ldrb.w	r2, [r7, #53]	; 0x35
 800a3b8:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 800a3bc:	4413      	add	r3, r2
 800a3be:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35
    CK_A += (uint8_t)((len >> 8) & 0xFF);
 800a3c2:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800a3c4:	0a1b      	lsrs	r3, r3, #8
 800a3c6:	b29b      	uxth	r3, r3
 800a3c8:	b2da      	uxtb	r2, r3
 800a3ca:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 800a3ce:	4413      	add	r3, r2
 800a3d0:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36
    CK_B += CK_A;
 800a3d4:	f897 2035 	ldrb.w	r2, [r7, #53]	; 0x35
 800a3d8:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 800a3dc:	4413      	add	r3, r2
 800a3de:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35
    for (uint16_t i = 0; i < len; i++) {
 800a3e2:	2300      	movs	r3, #0
 800a3e4:	867b      	strh	r3, [r7, #50]	; 0x32
 800a3e6:	e012      	b.n	800a40e <ubx_read_msg+0x246>
        CK_A += message_buf[i];
 800a3e8:	8e7b      	ldrh	r3, [r7, #50]	; 0x32
 800a3ea:	68fa      	ldr	r2, [r7, #12]
 800a3ec:	4413      	add	r3, r2
 800a3ee:	781a      	ldrb	r2, [r3, #0]
 800a3f0:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 800a3f4:	4413      	add	r3, r2
 800a3f6:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36
        CK_B += CK_A;
 800a3fa:	f897 2035 	ldrb.w	r2, [r7, #53]	; 0x35
 800a3fe:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 800a402:	4413      	add	r3, r2
 800a404:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35
    for (uint16_t i = 0; i < len; i++) {
 800a408:	8e7b      	ldrh	r3, [r7, #50]	; 0x32
 800a40a:	3301      	adds	r3, #1
 800a40c:	867b      	strh	r3, [r7, #50]	; 0x32
 800a40e:	8e7a      	ldrh	r2, [r7, #50]	; 0x32
 800a410:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800a412:	429a      	cmp	r2, r3
 800a414:	d3e8      	bcc.n	800a3e8 <ubx_read_msg+0x220>
    }
    if (CK_A == rx_buf[0] && CK_B == rx_buf[1]) {
 800a416:	f897 3020 	ldrb.w	r3, [r7, #32]
 800a41a:	f897 2036 	ldrb.w	r2, [r7, #54]	; 0x36
 800a41e:	429a      	cmp	r2, r3
 800a420:	d107      	bne.n	800a432 <ubx_read_msg+0x26a>
 800a422:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 800a426:	f897 2035 	ldrb.w	r2, [r7, #53]	; 0x35
 800a42a:	429a      	cmp	r2, r3
 800a42c:	d101      	bne.n	800a432 <ubx_read_msg+0x26a>
        return STATUS_OK;
 800a42e:	2300      	movs	r3, #0
 800a430:	e000      	b.n	800a434 <ubx_read_msg+0x26c>
    }
    return STATUS_ERROR;
 800a432:	2302      	movs	r3, #2
}
 800a434:	4618      	mov	r0, r3
 800a436:	3738      	adds	r7, #56	; 0x38
 800a438:	46bd      	mov	sp, r7
 800a43a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
	...

0800a440 <ubx_cfg_valset>:
    return STATUS_OK;
}

static Status ubx_cfg_valset(I2cDevice* device, Max_M10S_Layer_TypeDef layer,
                             uint32_t* keys, uint64_t* values,
                             uint8_t* value_lens, size_t num_items) {
 800a440:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a444:	f5ad 7d5b 	sub.w	sp, sp, #876	; 0x36c
 800a448:	af02      	add	r7, sp, #8
 800a44a:	f507 7658 	add.w	r6, r7, #864	; 0x360
 800a44e:	f5a6 7653 	sub.w	r6, r6, #844	; 0x34c
 800a452:	6030      	str	r0, [r6, #0]
 800a454:	4608      	mov	r0, r1
 800a456:	f507 7158 	add.w	r1, r7, #864	; 0x360
 800a45a:	f5a1 7155 	sub.w	r1, r1, #852	; 0x354
 800a45e:	600a      	str	r2, [r1, #0]
 800a460:	f507 7258 	add.w	r2, r7, #864	; 0x360
 800a464:	f5a2 7256 	sub.w	r2, r2, #856	; 0x358
 800a468:	6013      	str	r3, [r2, #0]
 800a46a:	f507 7358 	add.w	r3, r7, #864	; 0x360
 800a46e:	f2a3 334d 	subw	r3, r3, #845	; 0x34d
 800a472:	4602      	mov	r2, r0
 800a474:	701a      	strb	r2, [r3, #0]
    uint16_t total_len = 0;
 800a476:	2300      	movs	r3, #0
 800a478:	f8a7 335a 	strh.w	r3, [r7, #858]	; 0x35a
    for (uint8_t i = 0; i < num_items; i++) {
 800a47c:	2300      	movs	r3, #0
 800a47e:	f887 335d 	strb.w	r3, [r7, #861]	; 0x35d
 800a482:	e012      	b.n	800a4aa <ubx_cfg_valset+0x6a>
        total_len += 4 + value_lens[i];
 800a484:	f897 335d 	ldrb.w	r3, [r7, #861]	; 0x35d
 800a488:	f8d7 2388 	ldr.w	r2, [r7, #904]	; 0x388
 800a48c:	4413      	add	r3, r2
 800a48e:	781b      	ldrb	r3, [r3, #0]
 800a490:	b29a      	uxth	r2, r3
 800a492:	f8b7 335a 	ldrh.w	r3, [r7, #858]	; 0x35a
 800a496:	4413      	add	r3, r2
 800a498:	b29b      	uxth	r3, r3
 800a49a:	3304      	adds	r3, #4
 800a49c:	f8a7 335a 	strh.w	r3, [r7, #858]	; 0x35a
    for (uint8_t i = 0; i < num_items; i++) {
 800a4a0:	f897 335d 	ldrb.w	r3, [r7, #861]	; 0x35d
 800a4a4:	3301      	adds	r3, #1
 800a4a6:	f887 335d 	strb.w	r3, [r7, #861]	; 0x35d
 800a4aa:	f897 335d 	ldrb.w	r3, [r7, #861]	; 0x35d
 800a4ae:	f8d7 238c 	ldr.w	r2, [r7, #908]	; 0x38c
 800a4b2:	429a      	cmp	r2, r3
 800a4b4:	d8e6      	bhi.n	800a484 <ubx_cfg_valset+0x44>
    }
    size_t tx_buf_len = 12 + total_len;
 800a4b6:	f8b7 335a 	ldrh.w	r3, [r7, #858]	; 0x35a
 800a4ba:	330c      	adds	r3, #12
 800a4bc:	f8c7 334c 	str.w	r3, [r7, #844]	; 0x34c
    uint8_t tx_buf[tx_buf_len];
 800a4c0:	f8d7 134c 	ldr.w	r1, [r7, #844]	; 0x34c
 800a4c4:	466b      	mov	r3, sp
 800a4c6:	607b      	str	r3, [r7, #4]
 800a4c8:	460b      	mov	r3, r1
 800a4ca:	3b01      	subs	r3, #1
 800a4cc:	f8c7 3348 	str.w	r3, [r7, #840]	; 0x348
 800a4d0:	2300      	movs	r3, #0
 800a4d2:	468a      	mov	sl, r1
 800a4d4:	469b      	mov	fp, r3
 800a4d6:	f04f 0200 	mov.w	r2, #0
 800a4da:	f04f 0300 	mov.w	r3, #0
 800a4de:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800a4e2:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800a4e6:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800a4ea:	2300      	movs	r3, #0
 800a4ec:	4688      	mov	r8, r1
 800a4ee:	4699      	mov	r9, r3
 800a4f0:	f04f 0200 	mov.w	r2, #0
 800a4f4:	f04f 0300 	mov.w	r3, #0
 800a4f8:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800a4fc:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800a500:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800a504:	1dcb      	adds	r3, r1, #7
 800a506:	08db      	lsrs	r3, r3, #3
 800a508:	00db      	lsls	r3, r3, #3
 800a50a:	ebad 0d03 	sub.w	sp, sp, r3
 800a50e:	ab02      	add	r3, sp, #8
 800a510:	3300      	adds	r3, #0
 800a512:	f8c7 3344 	str.w	r3, [r7, #836]	; 0x344
    tx_buf[0] = 0xB5;
 800a516:	f8d7 3344 	ldr.w	r3, [r7, #836]	; 0x344
 800a51a:	22b5      	movs	r2, #181	; 0xb5
 800a51c:	701a      	strb	r2, [r3, #0]
    tx_buf[1] = 0x62;
 800a51e:	f8d7 3344 	ldr.w	r3, [r7, #836]	; 0x344
 800a522:	2262      	movs	r2, #98	; 0x62
 800a524:	705a      	strb	r2, [r3, #1]
    tx_buf[2] = 0x06;
 800a526:	f8d7 3344 	ldr.w	r3, [r7, #836]	; 0x344
 800a52a:	2206      	movs	r2, #6
 800a52c:	709a      	strb	r2, [r3, #2]
    tx_buf[3] = 0x8A;
 800a52e:	f8d7 3344 	ldr.w	r3, [r7, #836]	; 0x344
 800a532:	228a      	movs	r2, #138	; 0x8a
 800a534:	70da      	strb	r2, [r3, #3]
    tx_buf[4] = (4 + total_len) & 0xFF;
 800a536:	f8b7 335a 	ldrh.w	r3, [r7, #858]	; 0x35a
 800a53a:	b2db      	uxtb	r3, r3
 800a53c:	3304      	adds	r3, #4
 800a53e:	b2da      	uxtb	r2, r3
 800a540:	f8d7 3344 	ldr.w	r3, [r7, #836]	; 0x344
 800a544:	711a      	strb	r2, [r3, #4]
    tx_buf[5] = ((4 + total_len) >> 8) & 0xFF;
 800a546:	f8b7 335a 	ldrh.w	r3, [r7, #858]	; 0x35a
 800a54a:	3304      	adds	r3, #4
 800a54c:	121b      	asrs	r3, r3, #8
 800a54e:	b2da      	uxtb	r2, r3
 800a550:	f8d7 3344 	ldr.w	r3, [r7, #836]	; 0x344
 800a554:	715a      	strb	r2, [r3, #5]
    tx_buf[6] = 1;
 800a556:	f8d7 3344 	ldr.w	r3, [r7, #836]	; 0x344
 800a55a:	2201      	movs	r2, #1
 800a55c:	719a      	strb	r2, [r3, #6]
    tx_buf[7] = (uint8_t)layer;
 800a55e:	f8d7 3344 	ldr.w	r3, [r7, #836]	; 0x344
 800a562:	f507 7258 	add.w	r2, r7, #864	; 0x360
 800a566:	f2a2 324d 	subw	r2, r2, #845	; 0x34d
 800a56a:	7812      	ldrb	r2, [r2, #0]
 800a56c:	71da      	strb	r2, [r3, #7]
    tx_buf[8] = 0;
 800a56e:	f8d7 3344 	ldr.w	r3, [r7, #836]	; 0x344
 800a572:	2200      	movs	r2, #0
 800a574:	721a      	strb	r2, [r3, #8]
    tx_buf[9] = 0;
 800a576:	f8d7 3344 	ldr.w	r3, [r7, #836]	; 0x344
 800a57a:	2200      	movs	r2, #0
 800a57c:	725a      	strb	r2, [r3, #9]
    uint16_t tx_buf_idx = 10;
 800a57e:	230a      	movs	r3, #10
 800a580:	f8a7 335e 	strh.w	r3, [r7, #862]	; 0x35e
    for (uint16_t i = 0; i < num_items; i++) {
 800a584:	2300      	movs	r3, #0
 800a586:	f8a7 3358 	strh.w	r3, [r7, #856]	; 0x358
 800a58a:	e064      	b.n	800a656 <ubx_cfg_valset+0x216>
        for (uint8_t j = 0; j < 4; j++) {
 800a58c:	2300      	movs	r3, #0
 800a58e:	f887 3357 	strb.w	r3, [r7, #855]	; 0x357
 800a592:	e01d      	b.n	800a5d0 <ubx_cfg_valset+0x190>
            tx_buf[tx_buf_idx] = (keys[i] >> (j * 8)) & 0xFF;
 800a594:	f8b7 3358 	ldrh.w	r3, [r7, #856]	; 0x358
 800a598:	009b      	lsls	r3, r3, #2
 800a59a:	f507 7258 	add.w	r2, r7, #864	; 0x360
 800a59e:	f5a2 7255 	sub.w	r2, r2, #852	; 0x354
 800a5a2:	6812      	ldr	r2, [r2, #0]
 800a5a4:	4413      	add	r3, r2
 800a5a6:	681a      	ldr	r2, [r3, #0]
 800a5a8:	f897 3357 	ldrb.w	r3, [r7, #855]	; 0x357
 800a5ac:	00db      	lsls	r3, r3, #3
 800a5ae:	40da      	lsrs	r2, r3
 800a5b0:	f8b7 335e 	ldrh.w	r3, [r7, #862]	; 0x35e
 800a5b4:	b2d1      	uxtb	r1, r2
 800a5b6:	f8d7 2344 	ldr.w	r2, [r7, #836]	; 0x344
 800a5ba:	54d1      	strb	r1, [r2, r3]
            tx_buf_idx += 1;
 800a5bc:	f8b7 335e 	ldrh.w	r3, [r7, #862]	; 0x35e
 800a5c0:	3301      	adds	r3, #1
 800a5c2:	f8a7 335e 	strh.w	r3, [r7, #862]	; 0x35e
        for (uint8_t j = 0; j < 4; j++) {
 800a5c6:	f897 3357 	ldrb.w	r3, [r7, #855]	; 0x357
 800a5ca:	3301      	adds	r3, #1
 800a5cc:	f887 3357 	strb.w	r3, [r7, #855]	; 0x357
 800a5d0:	f897 3357 	ldrb.w	r3, [r7, #855]	; 0x357
 800a5d4:	2b03      	cmp	r3, #3
 800a5d6:	d9dd      	bls.n	800a594 <ubx_cfg_valset+0x154>
        }
        for (uint8_t j = 0; j < value_lens[i]; j++) {
 800a5d8:	2300      	movs	r3, #0
 800a5da:	f887 3356 	strb.w	r3, [r7, #854]	; 0x356
 800a5de:	e02b      	b.n	800a638 <ubx_cfg_valset+0x1f8>
            tx_buf[tx_buf_idx] = (values[i] >> (j * 8)) & 0xFF;
 800a5e0:	f8b7 3358 	ldrh.w	r3, [r7, #856]	; 0x358
 800a5e4:	00db      	lsls	r3, r3, #3
 800a5e6:	f507 7258 	add.w	r2, r7, #864	; 0x360
 800a5ea:	f5a2 7256 	sub.w	r2, r2, #856	; 0x358
 800a5ee:	6812      	ldr	r2, [r2, #0]
 800a5f0:	4413      	add	r3, r2
 800a5f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a5f6:	f897 1356 	ldrb.w	r1, [r7, #854]	; 0x356
 800a5fa:	00c9      	lsls	r1, r1, #3
 800a5fc:	f1c1 0620 	rsb	r6, r1, #32
 800a600:	f1a1 0020 	sub.w	r0, r1, #32
 800a604:	fa22 f401 	lsr.w	r4, r2, r1
 800a608:	fa03 f606 	lsl.w	r6, r3, r6
 800a60c:	4334      	orrs	r4, r6
 800a60e:	fa23 f000 	lsr.w	r0, r3, r0
 800a612:	4304      	orrs	r4, r0
 800a614:	fa23 f501 	lsr.w	r5, r3, r1
 800a618:	f8b7 335e 	ldrh.w	r3, [r7, #862]	; 0x35e
 800a61c:	b2e1      	uxtb	r1, r4
 800a61e:	f8d7 2344 	ldr.w	r2, [r7, #836]	; 0x344
 800a622:	54d1      	strb	r1, [r2, r3]
            tx_buf_idx += 1;
 800a624:	f8b7 335e 	ldrh.w	r3, [r7, #862]	; 0x35e
 800a628:	3301      	adds	r3, #1
 800a62a:	f8a7 335e 	strh.w	r3, [r7, #862]	; 0x35e
        for (uint8_t j = 0; j < value_lens[i]; j++) {
 800a62e:	f897 3356 	ldrb.w	r3, [r7, #854]	; 0x356
 800a632:	3301      	adds	r3, #1
 800a634:	f887 3356 	strb.w	r3, [r7, #854]	; 0x356
 800a638:	f8b7 3358 	ldrh.w	r3, [r7, #856]	; 0x358
 800a63c:	f8d7 2388 	ldr.w	r2, [r7, #904]	; 0x388
 800a640:	4413      	add	r3, r2
 800a642:	781b      	ldrb	r3, [r3, #0]
 800a644:	f897 2356 	ldrb.w	r2, [r7, #854]	; 0x356
 800a648:	429a      	cmp	r2, r3
 800a64a:	d3c9      	bcc.n	800a5e0 <ubx_cfg_valset+0x1a0>
    for (uint16_t i = 0; i < num_items; i++) {
 800a64c:	f8b7 3358 	ldrh.w	r3, [r7, #856]	; 0x358
 800a650:	3301      	adds	r3, #1
 800a652:	f8a7 3358 	strh.w	r3, [r7, #856]	; 0x358
 800a656:	f8b7 3358 	ldrh.w	r3, [r7, #856]	; 0x358
 800a65a:	f8d7 238c 	ldr.w	r2, [r7, #908]	; 0x38c
 800a65e:	429a      	cmp	r2, r3
 800a660:	d894      	bhi.n	800a58c <ubx_cfg_valset+0x14c>
        }
    }
    uint8_t CK_A = 0;
 800a662:	2300      	movs	r3, #0
 800a664:	f887 3355 	strb.w	r3, [r7, #853]	; 0x355
    uint8_t CK_B = 0;
 800a668:	2300      	movs	r3, #0
 800a66a:	f887 3354 	strb.w	r3, [r7, #852]	; 0x354
    for (uint16_t i = 2; i < tx_buf_len - 2; i++) {
 800a66e:	2302      	movs	r3, #2
 800a670:	f8a7 3352 	strh.w	r3, [r7, #850]	; 0x352
 800a674:	e015      	b.n	800a6a2 <ubx_cfg_valset+0x262>
        CK_A += tx_buf[i];
 800a676:	f8b7 3352 	ldrh.w	r3, [r7, #850]	; 0x352
 800a67a:	f8d7 2344 	ldr.w	r2, [r7, #836]	; 0x344
 800a67e:	5cd2      	ldrb	r2, [r2, r3]
 800a680:	f897 3355 	ldrb.w	r3, [r7, #853]	; 0x355
 800a684:	4413      	add	r3, r2
 800a686:	f887 3355 	strb.w	r3, [r7, #853]	; 0x355
        CK_B += CK_A;
 800a68a:	f897 2354 	ldrb.w	r2, [r7, #852]	; 0x354
 800a68e:	f897 3355 	ldrb.w	r3, [r7, #853]	; 0x355
 800a692:	4413      	add	r3, r2
 800a694:	f887 3354 	strb.w	r3, [r7, #852]	; 0x354
    for (uint16_t i = 2; i < tx_buf_len - 2; i++) {
 800a698:	f8b7 3352 	ldrh.w	r3, [r7, #850]	; 0x352
 800a69c:	3301      	adds	r3, #1
 800a69e:	f8a7 3352 	strh.w	r3, [r7, #850]	; 0x352
 800a6a2:	f8b7 2352 	ldrh.w	r2, [r7, #850]	; 0x352
 800a6a6:	f8d7 334c 	ldr.w	r3, [r7, #844]	; 0x34c
 800a6aa:	3b02      	subs	r3, #2
 800a6ac:	429a      	cmp	r2, r3
 800a6ae:	d3e2      	bcc.n	800a676 <ubx_cfg_valset+0x236>
    }
    tx_buf[tx_buf_len - 2] = CK_A;
 800a6b0:	f8d7 334c 	ldr.w	r3, [r7, #844]	; 0x34c
 800a6b4:	3b02      	subs	r3, #2
 800a6b6:	f8d7 2344 	ldr.w	r2, [r7, #836]	; 0x344
 800a6ba:	f897 1355 	ldrb.w	r1, [r7, #853]	; 0x355
 800a6be:	54d1      	strb	r1, [r2, r3]
    tx_buf[tx_buf_len - 1] = CK_B;
 800a6c0:	f8d7 334c 	ldr.w	r3, [r7, #844]	; 0x34c
 800a6c4:	3b01      	subs	r3, #1
 800a6c6:	f8d7 2344 	ldr.w	r2, [r7, #836]	; 0x344
 800a6ca:	f897 1354 	ldrb.w	r1, [r7, #852]	; 0x354
 800a6ce:	54d1      	strb	r1, [r2, r3]

    for (uint16_t i = 0; i < tx_buf_len; i++) {
 800a6d0:	2300      	movs	r3, #0
 800a6d2:	f8a7 3350 	strh.w	r3, [r7, #848]	; 0x350
 800a6d6:	e004      	b.n	800a6e2 <ubx_cfg_valset+0x2a2>
 800a6d8:	f8b7 3350 	ldrh.w	r3, [r7, #848]	; 0x350
 800a6dc:	3301      	adds	r3, #1
 800a6de:	f8a7 3350 	strh.w	r3, [r7, #848]	; 0x350
 800a6e2:	f8b7 3350 	ldrh.w	r3, [r7, #848]	; 0x350
 800a6e6:	f8d7 234c 	ldr.w	r2, [r7, #844]	; 0x34c
 800a6ea:	429a      	cmp	r2, r3
 800a6ec:	d8f4      	bhi.n	800a6d8 <ubx_cfg_valset+0x298>
    }
    if (i2c_write(device, tx_buf, tx_buf_len) != STATUS_OK) {
 800a6ee:	f507 7358 	add.w	r3, r7, #864	; 0x360
 800a6f2:	f5a3 7353 	sub.w	r3, r3, #844	; 0x34c
 800a6f6:	f8d7 234c 	ldr.w	r2, [r7, #844]	; 0x34c
 800a6fa:	f8d7 1344 	ldr.w	r1, [r7, #836]	; 0x344
 800a6fe:	6818      	ldr	r0, [r3, #0]
 800a700:	f7f7 fd4c 	bl	800219c <i2c_write>
 800a704:	4603      	mov	r3, r0
 800a706:	2b00      	cmp	r3, #0
 800a708:	d001      	beq.n	800a70e <ubx_cfg_valset+0x2ce>
        return STATUS_ERROR;
 800a70a:	2302      	movs	r3, #2
 800a70c:	e02e      	b.n	800a76c <ubx_cfg_valset+0x32c>
    }

    uint8_t message_header[] = {0xB5, 0x62, 0x05, 0x01};
 800a70e:	4b1b      	ldr	r3, [pc, #108]	; (800a77c <ubx_cfg_valset+0x33c>)
 800a710:	f8c7 3340 	str.w	r3, [r7, #832]	; 0x340
    uint8_t message_buf[800];
    uint16_t message_len = 0;
 800a714:	f507 7358 	add.w	r3, r7, #864	; 0x360
 800a718:	f2a3 3342 	subw	r3, r3, #834	; 0x342
 800a71c:	2200      	movs	r2, #0
 800a71e:	801a      	strh	r2, [r3, #0]

    if (ubx_read_msg(device, message_header, message_buf, &message_len, 1000) !=
 800a720:	f107 031e 	add.w	r3, r7, #30
 800a724:	f107 0220 	add.w	r2, r7, #32
 800a728:	f507 7150 	add.w	r1, r7, #832	; 0x340
 800a72c:	f507 7058 	add.w	r0, r7, #864	; 0x360
 800a730:	f5a0 7053 	sub.w	r0, r0, #844	; 0x34c
 800a734:	f44f 747a 	mov.w	r4, #1000	; 0x3e8
 800a738:	9400      	str	r4, [sp, #0]
 800a73a:	6800      	ldr	r0, [r0, #0]
 800a73c:	f7ff fd44 	bl	800a1c8 <ubx_read_msg>
 800a740:	4603      	mov	r3, r0
 800a742:	2b00      	cmp	r3, #0
 800a744:	d001      	beq.n	800a74a <ubx_cfg_valset+0x30a>
        STATUS_OK) {
        return STATUS_ERROR;
 800a746:	2302      	movs	r3, #2
 800a748:	e010      	b.n	800a76c <ubx_cfg_valset+0x32c>
    }

    if (message_buf[0] == 0x06 && message_buf[1] == 0x8A) {
 800a74a:	f507 7358 	add.w	r3, r7, #864	; 0x360
 800a74e:	f5a3 7350 	sub.w	r3, r3, #832	; 0x340
 800a752:	781b      	ldrb	r3, [r3, #0]
 800a754:	2b06      	cmp	r3, #6
 800a756:	d108      	bne.n	800a76a <ubx_cfg_valset+0x32a>
 800a758:	f507 7358 	add.w	r3, r7, #864	; 0x360
 800a75c:	f5a3 7350 	sub.w	r3, r3, #832	; 0x340
 800a760:	785b      	ldrb	r3, [r3, #1]
 800a762:	2b8a      	cmp	r3, #138	; 0x8a
 800a764:	d101      	bne.n	800a76a <ubx_cfg_valset+0x32a>
        return STATUS_OK;
 800a766:	2300      	movs	r3, #0
 800a768:	e000      	b.n	800a76c <ubx_cfg_valset+0x32c>
    } else {
        return STATUS_ERROR;
 800a76a:	2302      	movs	r3, #2
 800a76c:	f8d7 d004 	ldr.w	sp, [r7, #4]
    }
}
 800a770:	4618      	mov	r0, r3
 800a772:	f507 7759 	add.w	r7, r7, #868	; 0x364
 800a776:	46bd      	mov	sp, r7
 800a778:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a77c:	010562b5 	.word	0x010562b5

0800a780 <max_m10s_poll_fix>:

Status max_m10s_poll_fix(I2cDevice* device, GPS_Fix_TypeDef* fix) {
 800a780:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800a784:	f5ad 7d53 	sub.w	sp, sp, #844	; 0x34c
 800a788:	af02      	add	r7, sp, #8
 800a78a:	f507 7350 	add.w	r3, r7, #832	; 0x340
 800a78e:	f5a3 734f 	sub.w	r3, r3, #828	; 0x33c
 800a792:	6018      	str	r0, [r3, #0]
 800a794:	f507 7350 	add.w	r3, r7, #832	; 0x340
 800a798:	f5a3 7350 	sub.w	r3, r3, #832	; 0x340
 800a79c:	6019      	str	r1, [r3, #0]
 800a79e:	466b      	mov	r3, sp
 800a7a0:	461e      	mov	r6, r3
    size_t tx_buf_len = 8;
 800a7a2:	2308      	movs	r3, #8
 800a7a4:	f8c7 3338 	str.w	r3, [r7, #824]	; 0x338
    uint8_t tx_buf[tx_buf_len];
 800a7a8:	f8d7 1338 	ldr.w	r1, [r7, #824]	; 0x338
 800a7ac:	460b      	mov	r3, r1
 800a7ae:	3b01      	subs	r3, #1
 800a7b0:	f8c7 3334 	str.w	r3, [r7, #820]	; 0x334
 800a7b4:	2300      	movs	r3, #0
 800a7b6:	4688      	mov	r8, r1
 800a7b8:	4699      	mov	r9, r3
 800a7ba:	f04f 0200 	mov.w	r2, #0
 800a7be:	f04f 0300 	mov.w	r3, #0
 800a7c2:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800a7c6:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800a7ca:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800a7ce:	2300      	movs	r3, #0
 800a7d0:	460c      	mov	r4, r1
 800a7d2:	461d      	mov	r5, r3
 800a7d4:	f04f 0200 	mov.w	r2, #0
 800a7d8:	f04f 0300 	mov.w	r3, #0
 800a7dc:	00eb      	lsls	r3, r5, #3
 800a7de:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800a7e2:	00e2      	lsls	r2, r4, #3
 800a7e4:	1dcb      	adds	r3, r1, #7
 800a7e6:	08db      	lsrs	r3, r3, #3
 800a7e8:	00db      	lsls	r3, r3, #3
 800a7ea:	ebad 0d03 	sub.w	sp, sp, r3
 800a7ee:	ab02      	add	r3, sp, #8
 800a7f0:	3300      	adds	r3, #0
 800a7f2:	f8c7 3330 	str.w	r3, [r7, #816]	; 0x330
    tx_buf[0] = 0xB5;
 800a7f6:	f8d7 3330 	ldr.w	r3, [r7, #816]	; 0x330
 800a7fa:	22b5      	movs	r2, #181	; 0xb5
 800a7fc:	701a      	strb	r2, [r3, #0]
    tx_buf[1] = 0x62;
 800a7fe:	f8d7 3330 	ldr.w	r3, [r7, #816]	; 0x330
 800a802:	2262      	movs	r2, #98	; 0x62
 800a804:	705a      	strb	r2, [r3, #1]
    tx_buf[2] = 0x01;
 800a806:	f8d7 3330 	ldr.w	r3, [r7, #816]	; 0x330
 800a80a:	2201      	movs	r2, #1
 800a80c:	709a      	strb	r2, [r3, #2]
    tx_buf[3] = 0x07;
 800a80e:	f8d7 3330 	ldr.w	r3, [r7, #816]	; 0x330
 800a812:	2207      	movs	r2, #7
 800a814:	70da      	strb	r2, [r3, #3]
    tx_buf[4] = 0;
 800a816:	f8d7 3330 	ldr.w	r3, [r7, #816]	; 0x330
 800a81a:	2200      	movs	r2, #0
 800a81c:	711a      	strb	r2, [r3, #4]
    tx_buf[5] = 0;
 800a81e:	f8d7 3330 	ldr.w	r3, [r7, #816]	; 0x330
 800a822:	2200      	movs	r2, #0
 800a824:	715a      	strb	r2, [r3, #5]

    uint8_t CK_A = 0;
 800a826:	2300      	movs	r3, #0
 800a828:	f887 333c 	strb.w	r3, [r7, #828]	; 0x33c
    uint8_t CK_B = 0;
 800a82c:	2300      	movs	r3, #0
 800a82e:	f887 333d 	strb.w	r3, [r7, #829]	; 0x33d
    for (uint16_t i = 2; i < tx_buf_len - 2; i++) {
 800a832:	2302      	movs	r3, #2
 800a834:	f8a7 333e 	strh.w	r3, [r7, #830]	; 0x33e
 800a838:	e015      	b.n	800a866 <max_m10s_poll_fix+0xe6>
        CK_A += tx_buf[i];
 800a83a:	f8b7 333e 	ldrh.w	r3, [r7, #830]	; 0x33e
 800a83e:	f8d7 2330 	ldr.w	r2, [r7, #816]	; 0x330
 800a842:	5cd2      	ldrb	r2, [r2, r3]
 800a844:	f897 333c 	ldrb.w	r3, [r7, #828]	; 0x33c
 800a848:	4413      	add	r3, r2
 800a84a:	f887 333c 	strb.w	r3, [r7, #828]	; 0x33c
        CK_B += CK_A;
 800a84e:	f897 233d 	ldrb.w	r2, [r7, #829]	; 0x33d
 800a852:	f897 333c 	ldrb.w	r3, [r7, #828]	; 0x33c
 800a856:	4413      	add	r3, r2
 800a858:	f887 333d 	strb.w	r3, [r7, #829]	; 0x33d
    for (uint16_t i = 2; i < tx_buf_len - 2; i++) {
 800a85c:	f8b7 333e 	ldrh.w	r3, [r7, #830]	; 0x33e
 800a860:	3301      	adds	r3, #1
 800a862:	f8a7 333e 	strh.w	r3, [r7, #830]	; 0x33e
 800a866:	f8b7 233e 	ldrh.w	r2, [r7, #830]	; 0x33e
 800a86a:	f8d7 3338 	ldr.w	r3, [r7, #824]	; 0x338
 800a86e:	3b02      	subs	r3, #2
 800a870:	429a      	cmp	r2, r3
 800a872:	d3e2      	bcc.n	800a83a <max_m10s_poll_fix+0xba>
    }
    tx_buf[tx_buf_len - 2] = CK_A;
 800a874:	f8d7 3338 	ldr.w	r3, [r7, #824]	; 0x338
 800a878:	3b02      	subs	r3, #2
 800a87a:	f8d7 2330 	ldr.w	r2, [r7, #816]	; 0x330
 800a87e:	f897 133c 	ldrb.w	r1, [r7, #828]	; 0x33c
 800a882:	54d1      	strb	r1, [r2, r3]
    tx_buf[tx_buf_len - 1] = CK_B;
 800a884:	f8d7 3338 	ldr.w	r3, [r7, #824]	; 0x338
 800a888:	3b01      	subs	r3, #1
 800a88a:	f8d7 2330 	ldr.w	r2, [r7, #816]	; 0x330
 800a88e:	f897 133d 	ldrb.w	r1, [r7, #829]	; 0x33d
 800a892:	54d1      	strb	r1, [r2, r3]

    if (i2c_write(device, tx_buf, tx_buf_len) != STATUS_OK) {
 800a894:	f507 7350 	add.w	r3, r7, #832	; 0x340
 800a898:	f5a3 734f 	sub.w	r3, r3, #828	; 0x33c
 800a89c:	f8d7 2338 	ldr.w	r2, [r7, #824]	; 0x338
 800a8a0:	f8d7 1330 	ldr.w	r1, [r7, #816]	; 0x330
 800a8a4:	6818      	ldr	r0, [r3, #0]
 800a8a6:	f7f7 fc79 	bl	800219c <i2c_write>
 800a8aa:	4603      	mov	r3, r0
 800a8ac:	2b00      	cmp	r3, #0
 800a8ae:	d001      	beq.n	800a8b4 <max_m10s_poll_fix+0x134>
        return STATUS_ERROR;
 800a8b0:	2302      	movs	r3, #2
 800a8b2:	e377      	b.n	800afa4 <max_m10s_poll_fix+0x824>
    }

    uint8_t message_header[] = {0xB5, 0x62, 0x01, 0x07};
 800a8b4:	4b13      	ldr	r3, [pc, #76]	; (800a904 <max_m10s_poll_fix+0x184>)
 800a8b6:	f8c7 332c 	str.w	r3, [r7, #812]	; 0x32c
    uint8_t message_buf[800];
    uint16_t message_len = 0;
 800a8ba:	f507 7350 	add.w	r3, r7, #832	; 0x340
 800a8be:	f2a3 3336 	subw	r3, r3, #822	; 0x336
 800a8c2:	2200      	movs	r2, #0
 800a8c4:	801a      	strh	r2, [r3, #0]

    if (ubx_read_msg(device, message_header, message_buf, &message_len, 1000) !=
 800a8c6:	f107 030a 	add.w	r3, r7, #10
 800a8ca:	f107 020c 	add.w	r2, r7, #12
 800a8ce:	f507 714b 	add.w	r1, r7, #812	; 0x32c
 800a8d2:	f507 7050 	add.w	r0, r7, #832	; 0x340
 800a8d6:	f5a0 704f 	sub.w	r0, r0, #828	; 0x33c
 800a8da:	f44f 747a 	mov.w	r4, #1000	; 0x3e8
 800a8de:	9400      	str	r4, [sp, #0]
 800a8e0:	6800      	ldr	r0, [r0, #0]
 800a8e2:	f7ff fc71 	bl	800a1c8 <ubx_read_msg>
 800a8e6:	4603      	mov	r3, r0
 800a8e8:	2b00      	cmp	r3, #0
 800a8ea:	d001      	beq.n	800a8f0 <max_m10s_poll_fix+0x170>
        STATUS_OK) {
        return STATUS_ERROR;
 800a8ec:	2302      	movs	r3, #2
 800a8ee:	e359      	b.n	800afa4 <max_m10s_poll_fix+0x824>
    }

    if (message_len != 92) {
 800a8f0:	f507 7350 	add.w	r3, r7, #832	; 0x340
 800a8f4:	f2a3 3336 	subw	r3, r3, #822	; 0x336
 800a8f8:	881b      	ldrh	r3, [r3, #0]
 800a8fa:	2b5c      	cmp	r3, #92	; 0x5c
 800a8fc:	d004      	beq.n	800a908 <max_m10s_poll_fix+0x188>
        return STATUS_ERROR;
 800a8fe:	2302      	movs	r3, #2
 800a900:	e350      	b.n	800afa4 <max_m10s_poll_fix+0x824>
 800a902:	bf00      	nop
 800a904:	070162b5 	.word	0x070162b5
    }

    fix->year = message_buf[4] + (message_buf[5] << 8);
 800a908:	f507 7350 	add.w	r3, r7, #832	; 0x340
 800a90c:	f5a3 734d 	sub.w	r3, r3, #820	; 0x334
 800a910:	791b      	ldrb	r3, [r3, #4]
 800a912:	b29a      	uxth	r2, r3
 800a914:	f507 7350 	add.w	r3, r7, #832	; 0x340
 800a918:	f5a3 734d 	sub.w	r3, r3, #820	; 0x334
 800a91c:	795b      	ldrb	r3, [r3, #5]
 800a91e:	b29b      	uxth	r3, r3
 800a920:	021b      	lsls	r3, r3, #8
 800a922:	b29b      	uxth	r3, r3
 800a924:	4413      	add	r3, r2
 800a926:	b29a      	uxth	r2, r3
 800a928:	f507 7350 	add.w	r3, r7, #832	; 0x340
 800a92c:	f5a3 7350 	sub.w	r3, r3, #832	; 0x340
 800a930:	681b      	ldr	r3, [r3, #0]
 800a932:	801a      	strh	r2, [r3, #0]
    fix->month = message_buf[6];
 800a934:	f507 7350 	add.w	r3, r7, #832	; 0x340
 800a938:	f5a3 734d 	sub.w	r3, r3, #820	; 0x334
 800a93c:	799a      	ldrb	r2, [r3, #6]
 800a93e:	f507 7350 	add.w	r3, r7, #832	; 0x340
 800a942:	f5a3 7350 	sub.w	r3, r3, #832	; 0x340
 800a946:	681b      	ldr	r3, [r3, #0]
 800a948:	709a      	strb	r2, [r3, #2]
    fix->day = message_buf[7];
 800a94a:	f507 7350 	add.w	r3, r7, #832	; 0x340
 800a94e:	f5a3 734d 	sub.w	r3, r3, #820	; 0x334
 800a952:	79da      	ldrb	r2, [r3, #7]
 800a954:	f507 7350 	add.w	r3, r7, #832	; 0x340
 800a958:	f5a3 7350 	sub.w	r3, r3, #832	; 0x340
 800a95c:	681b      	ldr	r3, [r3, #0]
 800a95e:	70da      	strb	r2, [r3, #3]
    fix->hour = message_buf[8];
 800a960:	f507 7350 	add.w	r3, r7, #832	; 0x340
 800a964:	f5a3 734d 	sub.w	r3, r3, #820	; 0x334
 800a968:	7a1a      	ldrb	r2, [r3, #8]
 800a96a:	f507 7350 	add.w	r3, r7, #832	; 0x340
 800a96e:	f5a3 7350 	sub.w	r3, r3, #832	; 0x340
 800a972:	681b      	ldr	r3, [r3, #0]
 800a974:	711a      	strb	r2, [r3, #4]
    fix->min = message_buf[9];
 800a976:	f507 7350 	add.w	r3, r7, #832	; 0x340
 800a97a:	f5a3 734d 	sub.w	r3, r3, #820	; 0x334
 800a97e:	7a5a      	ldrb	r2, [r3, #9]
 800a980:	f507 7350 	add.w	r3, r7, #832	; 0x340
 800a984:	f5a3 7350 	sub.w	r3, r3, #832	; 0x340
 800a988:	681b      	ldr	r3, [r3, #0]
 800a98a:	715a      	strb	r2, [r3, #5]
    fix->sec = message_buf[10];
 800a98c:	f507 7350 	add.w	r3, r7, #832	; 0x340
 800a990:	f5a3 734d 	sub.w	r3, r3, #820	; 0x334
 800a994:	7a9a      	ldrb	r2, [r3, #10]
 800a996:	f507 7350 	add.w	r3, r7, #832	; 0x340
 800a99a:	f5a3 7350 	sub.w	r3, r3, #832	; 0x340
 800a99e:	681b      	ldr	r3, [r3, #0]
 800a9a0:	719a      	strb	r2, [r3, #6]
    fix->date_valid = message_buf[11] & 0x1;
 800a9a2:	f507 7350 	add.w	r3, r7, #832	; 0x340
 800a9a6:	f5a3 734d 	sub.w	r3, r3, #820	; 0x334
 800a9aa:	7adb      	ldrb	r3, [r3, #11]
 800a9ac:	f003 0301 	and.w	r3, r3, #1
 800a9b0:	b2da      	uxtb	r2, r3
 800a9b2:	f507 7350 	add.w	r3, r7, #832	; 0x340
 800a9b6:	f5a3 7350 	sub.w	r3, r3, #832	; 0x340
 800a9ba:	681b      	ldr	r3, [r3, #0]
 800a9bc:	71da      	strb	r2, [r3, #7]
    fix->time_valid = (message_buf[11] & 0x2) >> 1;
 800a9be:	f507 7350 	add.w	r3, r7, #832	; 0x340
 800a9c2:	f5a3 734d 	sub.w	r3, r3, #820	; 0x334
 800a9c6:	7adb      	ldrb	r3, [r3, #11]
 800a9c8:	105b      	asrs	r3, r3, #1
 800a9ca:	b2db      	uxtb	r3, r3
 800a9cc:	f003 0301 	and.w	r3, r3, #1
 800a9d0:	b2da      	uxtb	r2, r3
 800a9d2:	f507 7350 	add.w	r3, r7, #832	; 0x340
 800a9d6:	f5a3 7350 	sub.w	r3, r3, #832	; 0x340
 800a9da:	681b      	ldr	r3, [r3, #0]
 800a9dc:	721a      	strb	r2, [r3, #8]
    fix->time_resolved = (message_buf[11] & 0x4) >> 2;
 800a9de:	f507 7350 	add.w	r3, r7, #832	; 0x340
 800a9e2:	f5a3 734d 	sub.w	r3, r3, #820	; 0x334
 800a9e6:	7adb      	ldrb	r3, [r3, #11]
 800a9e8:	109b      	asrs	r3, r3, #2
 800a9ea:	b2db      	uxtb	r3, r3
 800a9ec:	f003 0301 	and.w	r3, r3, #1
 800a9f0:	b2da      	uxtb	r2, r3
 800a9f2:	f507 7350 	add.w	r3, r7, #832	; 0x340
 800a9f6:	f5a3 7350 	sub.w	r3, r3, #832	; 0x340
 800a9fa:	681b      	ldr	r3, [r3, #0]
 800a9fc:	725a      	strb	r2, [r3, #9]
    fix->fix_type = message_buf[20];
 800a9fe:	f507 7350 	add.w	r3, r7, #832	; 0x340
 800aa02:	f5a3 734d 	sub.w	r3, r3, #820	; 0x334
 800aa06:	7d1a      	ldrb	r2, [r3, #20]
 800aa08:	f507 7350 	add.w	r3, r7, #832	; 0x340
 800aa0c:	f5a3 7350 	sub.w	r3, r3, #832	; 0x340
 800aa10:	681b      	ldr	r3, [r3, #0]
 800aa12:	729a      	strb	r2, [r3, #10]
    fix->fix_valid = message_buf[21] & 0x1;
 800aa14:	f507 7350 	add.w	r3, r7, #832	; 0x340
 800aa18:	f5a3 734d 	sub.w	r3, r3, #820	; 0x334
 800aa1c:	7d5b      	ldrb	r3, [r3, #21]
 800aa1e:	f003 0301 	and.w	r3, r3, #1
 800aa22:	b2da      	uxtb	r2, r3
 800aa24:	f507 7350 	add.w	r3, r7, #832	; 0x340
 800aa28:	f5a3 7350 	sub.w	r3, r3, #832	; 0x340
 800aa2c:	681b      	ldr	r3, [r3, #0]
 800aa2e:	72da      	strb	r2, [r3, #11]
    fix->diff_used = (message_buf[21] & 0x2) >> 1;
 800aa30:	f507 7350 	add.w	r3, r7, #832	; 0x340
 800aa34:	f5a3 734d 	sub.w	r3, r3, #820	; 0x334
 800aa38:	7d5b      	ldrb	r3, [r3, #21]
 800aa3a:	105b      	asrs	r3, r3, #1
 800aa3c:	b2db      	uxtb	r3, r3
 800aa3e:	f003 0301 	and.w	r3, r3, #1
 800aa42:	b2da      	uxtb	r2, r3
 800aa44:	f507 7350 	add.w	r3, r7, #832	; 0x340
 800aa48:	f5a3 7350 	sub.w	r3, r3, #832	; 0x340
 800aa4c:	681b      	ldr	r3, [r3, #0]
 800aa4e:	731a      	strb	r2, [r3, #12]
    fix->psm_state = (message_buf[21] & 0x1C) >> 2;
 800aa50:	f507 7350 	add.w	r3, r7, #832	; 0x340
 800aa54:	f5a3 734d 	sub.w	r3, r3, #820	; 0x334
 800aa58:	7d5b      	ldrb	r3, [r3, #21]
 800aa5a:	109b      	asrs	r3, r3, #2
 800aa5c:	b2db      	uxtb	r3, r3
 800aa5e:	f003 0307 	and.w	r3, r3, #7
 800aa62:	b2da      	uxtb	r2, r3
 800aa64:	f507 7350 	add.w	r3, r7, #832	; 0x340
 800aa68:	f5a3 7350 	sub.w	r3, r3, #832	; 0x340
 800aa6c:	681b      	ldr	r3, [r3, #0]
 800aa6e:	735a      	strb	r2, [r3, #13]
    fix->hdg_veh_valid = (message_buf[21] & 0x20) >> 5;
 800aa70:	f507 7350 	add.w	r3, r7, #832	; 0x340
 800aa74:	f5a3 734d 	sub.w	r3, r3, #820	; 0x334
 800aa78:	7d5b      	ldrb	r3, [r3, #21]
 800aa7a:	115b      	asrs	r3, r3, #5
 800aa7c:	b2db      	uxtb	r3, r3
 800aa7e:	f003 0301 	and.w	r3, r3, #1
 800aa82:	b2da      	uxtb	r2, r3
 800aa84:	f507 7350 	add.w	r3, r7, #832	; 0x340
 800aa88:	f5a3 7350 	sub.w	r3, r3, #832	; 0x340
 800aa8c:	681b      	ldr	r3, [r3, #0]
 800aa8e:	739a      	strb	r2, [r3, #14]
    fix->carrier_phase = (message_buf[21] & 0xC0) >> 6;
 800aa90:	f507 7350 	add.w	r3, r7, #832	; 0x340
 800aa94:	f5a3 734d 	sub.w	r3, r3, #820	; 0x334
 800aa98:	7d5b      	ldrb	r3, [r3, #21]
 800aa9a:	099b      	lsrs	r3, r3, #6
 800aa9c:	b2da      	uxtb	r2, r3
 800aa9e:	f507 7350 	add.w	r3, r7, #832	; 0x340
 800aaa2:	f5a3 7350 	sub.w	r3, r3, #832	; 0x340
 800aaa6:	681b      	ldr	r3, [r3, #0]
 800aaa8:	73da      	strb	r2, [r3, #15]
    fix->num_sats = message_buf[23];
 800aaaa:	f507 7350 	add.w	r3, r7, #832	; 0x340
 800aaae:	f5a3 734d 	sub.w	r3, r3, #820	; 0x334
 800aab2:	7dda      	ldrb	r2, [r3, #23]
 800aab4:	f507 7350 	add.w	r3, r7, #832	; 0x340
 800aab8:	f5a3 7350 	sub.w	r3, r3, #832	; 0x340
 800aabc:	681b      	ldr	r3, [r3, #0]
 800aabe:	741a      	strb	r2, [r3, #16]
    fix->lon =
        (float)((int32_t)(message_buf[24] + (message_buf[25] << 8) +
 800aac0:	f507 7350 	add.w	r3, r7, #832	; 0x340
 800aac4:	f5a3 734d 	sub.w	r3, r3, #820	; 0x334
 800aac8:	7e1b      	ldrb	r3, [r3, #24]
 800aaca:	461a      	mov	r2, r3
 800aacc:	f507 7350 	add.w	r3, r7, #832	; 0x340
 800aad0:	f5a3 734d 	sub.w	r3, r3, #820	; 0x334
 800aad4:	7e5b      	ldrb	r3, [r3, #25]
 800aad6:	021b      	lsls	r3, r3, #8
 800aad8:	441a      	add	r2, r3
                          (message_buf[26] << 16) + (message_buf[27] << 24))) /
 800aada:	f507 7350 	add.w	r3, r7, #832	; 0x340
 800aade:	f5a3 734d 	sub.w	r3, r3, #820	; 0x334
 800aae2:	7e9b      	ldrb	r3, [r3, #26]
 800aae4:	041b      	lsls	r3, r3, #16
        (float)((int32_t)(message_buf[24] + (message_buf[25] << 8) +
 800aae6:	441a      	add	r2, r3
                          (message_buf[26] << 16) + (message_buf[27] << 24))) /
 800aae8:	f507 7350 	add.w	r3, r7, #832	; 0x340
 800aaec:	f5a3 734d 	sub.w	r3, r3, #820	; 0x334
 800aaf0:	7edb      	ldrb	r3, [r3, #27]
 800aaf2:	061b      	lsls	r3, r3, #24
 800aaf4:	4413      	add	r3, r2
        (float)((int32_t)(message_buf[24] + (message_buf[25] << 8) +
 800aaf6:	4618      	mov	r0, r3
 800aaf8:	f7f6 f938 	bl	8000d6c <__aeabi_i2f>
 800aafc:	4603      	mov	r3, r0
                          (message_buf[26] << 16) + (message_buf[27] << 24))) /
 800aafe:	49da      	ldr	r1, [pc, #872]	; (800ae68 <max_m10s_poll_fix+0x6e8>)
 800ab00:	4618      	mov	r0, r3
 800ab02:	f7f6 fa3b 	bl	8000f7c <__aeabi_fdiv>
 800ab06:	4603      	mov	r3, r0
 800ab08:	461a      	mov	r2, r3
    fix->lon =
 800ab0a:	f507 7350 	add.w	r3, r7, #832	; 0x340
 800ab0e:	f5a3 7350 	sub.w	r3, r3, #832	; 0x340
 800ab12:	681b      	ldr	r3, [r3, #0]
 800ab14:	615a      	str	r2, [r3, #20]
        10000000.0;
    fix->lat =
        (float)((int32_t)(message_buf[28] + (message_buf[29] << 8) +
 800ab16:	f507 7350 	add.w	r3, r7, #832	; 0x340
 800ab1a:	f5a3 734d 	sub.w	r3, r3, #820	; 0x334
 800ab1e:	7f1b      	ldrb	r3, [r3, #28]
 800ab20:	461a      	mov	r2, r3
 800ab22:	f507 7350 	add.w	r3, r7, #832	; 0x340
 800ab26:	f5a3 734d 	sub.w	r3, r3, #820	; 0x334
 800ab2a:	7f5b      	ldrb	r3, [r3, #29]
 800ab2c:	021b      	lsls	r3, r3, #8
 800ab2e:	441a      	add	r2, r3
                          (message_buf[30] << 16) + (message_buf[31] << 24))) /
 800ab30:	f507 7350 	add.w	r3, r7, #832	; 0x340
 800ab34:	f5a3 734d 	sub.w	r3, r3, #820	; 0x334
 800ab38:	7f9b      	ldrb	r3, [r3, #30]
 800ab3a:	041b      	lsls	r3, r3, #16
        (float)((int32_t)(message_buf[28] + (message_buf[29] << 8) +
 800ab3c:	441a      	add	r2, r3
                          (message_buf[30] << 16) + (message_buf[31] << 24))) /
 800ab3e:	f507 7350 	add.w	r3, r7, #832	; 0x340
 800ab42:	f5a3 734d 	sub.w	r3, r3, #820	; 0x334
 800ab46:	7fdb      	ldrb	r3, [r3, #31]
 800ab48:	061b      	lsls	r3, r3, #24
 800ab4a:	4413      	add	r3, r2
        (float)((int32_t)(message_buf[28] + (message_buf[29] << 8) +
 800ab4c:	4618      	mov	r0, r3
 800ab4e:	f7f6 f90d 	bl	8000d6c <__aeabi_i2f>
 800ab52:	4603      	mov	r3, r0
                          (message_buf[30] << 16) + (message_buf[31] << 24))) /
 800ab54:	49c4      	ldr	r1, [pc, #784]	; (800ae68 <max_m10s_poll_fix+0x6e8>)
 800ab56:	4618      	mov	r0, r3
 800ab58:	f7f6 fa10 	bl	8000f7c <__aeabi_fdiv>
 800ab5c:	4603      	mov	r3, r0
 800ab5e:	461a      	mov	r2, r3
    fix->lat =
 800ab60:	f507 7350 	add.w	r3, r7, #832	; 0x340
 800ab64:	f5a3 7350 	sub.w	r3, r3, #832	; 0x340
 800ab68:	681b      	ldr	r3, [r3, #0]
 800ab6a:	619a      	str	r2, [r3, #24]
        10000000.0;
    fix->height =
        (float)((int32_t)(message_buf[32] + (message_buf[33] << 8) +
 800ab6c:	f507 7350 	add.w	r3, r7, #832	; 0x340
 800ab70:	f5a3 734d 	sub.w	r3, r3, #820	; 0x334
 800ab74:	f893 3020 	ldrb.w	r3, [r3, #32]
 800ab78:	461a      	mov	r2, r3
 800ab7a:	f507 7350 	add.w	r3, r7, #832	; 0x340
 800ab7e:	f5a3 734d 	sub.w	r3, r3, #820	; 0x334
 800ab82:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 800ab86:	021b      	lsls	r3, r3, #8
 800ab88:	441a      	add	r2, r3
                          (message_buf[34] << 16) + (message_buf[35] << 24))) /
 800ab8a:	f507 7350 	add.w	r3, r7, #832	; 0x340
 800ab8e:	f5a3 734d 	sub.w	r3, r3, #820	; 0x334
 800ab92:	f893 3022 	ldrb.w	r3, [r3, #34]	; 0x22
 800ab96:	041b      	lsls	r3, r3, #16
        (float)((int32_t)(message_buf[32] + (message_buf[33] << 8) +
 800ab98:	441a      	add	r2, r3
                          (message_buf[34] << 16) + (message_buf[35] << 24))) /
 800ab9a:	f507 7350 	add.w	r3, r7, #832	; 0x340
 800ab9e:	f5a3 734d 	sub.w	r3, r3, #820	; 0x334
 800aba2:	f893 3023 	ldrb.w	r3, [r3, #35]	; 0x23
 800aba6:	061b      	lsls	r3, r3, #24
 800aba8:	4413      	add	r3, r2
        (float)((int32_t)(message_buf[32] + (message_buf[33] << 8) +
 800abaa:	4618      	mov	r0, r3
 800abac:	f7f6 f8de 	bl	8000d6c <__aeabi_i2f>
 800abb0:	4603      	mov	r3, r0
                          (message_buf[34] << 16) + (message_buf[35] << 24))) /
 800abb2:	49ae      	ldr	r1, [pc, #696]	; (800ae6c <max_m10s_poll_fix+0x6ec>)
 800abb4:	4618      	mov	r0, r3
 800abb6:	f7f6 f9e1 	bl	8000f7c <__aeabi_fdiv>
 800abba:	4603      	mov	r3, r0
 800abbc:	461a      	mov	r2, r3
    fix->height =
 800abbe:	f507 7350 	add.w	r3, r7, #832	; 0x340
 800abc2:	f5a3 7350 	sub.w	r3, r3, #832	; 0x340
 800abc6:	681b      	ldr	r3, [r3, #0]
 800abc8:	61da      	str	r2, [r3, #28]
        1000.0;
    fix->height_msl =
        (float)((int32_t)(message_buf[36] + (message_buf[37] << 8) +
 800abca:	f507 7350 	add.w	r3, r7, #832	; 0x340
 800abce:	f5a3 734d 	sub.w	r3, r3, #820	; 0x334
 800abd2:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800abd6:	461a      	mov	r2, r3
 800abd8:	f507 7350 	add.w	r3, r7, #832	; 0x340
 800abdc:	f5a3 734d 	sub.w	r3, r3, #820	; 0x334
 800abe0:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 800abe4:	021b      	lsls	r3, r3, #8
 800abe6:	441a      	add	r2, r3
                          (message_buf[38] << 16) + (message_buf[39] << 24))) /
 800abe8:	f507 7350 	add.w	r3, r7, #832	; 0x340
 800abec:	f5a3 734d 	sub.w	r3, r3, #820	; 0x334
 800abf0:	f893 3026 	ldrb.w	r3, [r3, #38]	; 0x26
 800abf4:	041b      	lsls	r3, r3, #16
        (float)((int32_t)(message_buf[36] + (message_buf[37] << 8) +
 800abf6:	441a      	add	r2, r3
                          (message_buf[38] << 16) + (message_buf[39] << 24))) /
 800abf8:	f507 7350 	add.w	r3, r7, #832	; 0x340
 800abfc:	f5a3 734d 	sub.w	r3, r3, #820	; 0x334
 800ac00:	f893 3027 	ldrb.w	r3, [r3, #39]	; 0x27
 800ac04:	061b      	lsls	r3, r3, #24
 800ac06:	4413      	add	r3, r2
        (float)((int32_t)(message_buf[36] + (message_buf[37] << 8) +
 800ac08:	4618      	mov	r0, r3
 800ac0a:	f7f6 f8af 	bl	8000d6c <__aeabi_i2f>
 800ac0e:	4603      	mov	r3, r0
                          (message_buf[38] << 16) + (message_buf[39] << 24))) /
 800ac10:	4996      	ldr	r1, [pc, #600]	; (800ae6c <max_m10s_poll_fix+0x6ec>)
 800ac12:	4618      	mov	r0, r3
 800ac14:	f7f6 f9b2 	bl	8000f7c <__aeabi_fdiv>
 800ac18:	4603      	mov	r3, r0
 800ac1a:	461a      	mov	r2, r3
    fix->height_msl =
 800ac1c:	f507 7350 	add.w	r3, r7, #832	; 0x340
 800ac20:	f5a3 7350 	sub.w	r3, r3, #832	; 0x340
 800ac24:	681b      	ldr	r3, [r3, #0]
 800ac26:	621a      	str	r2, [r3, #32]
        1000.0;
    fix->accuracy_horiz =
        (float)((uint32_t)(message_buf[40] + (message_buf[41] << 8) +
 800ac28:	f507 7350 	add.w	r3, r7, #832	; 0x340
 800ac2c:	f5a3 734d 	sub.w	r3, r3, #820	; 0x334
 800ac30:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800ac34:	461a      	mov	r2, r3
 800ac36:	f507 7350 	add.w	r3, r7, #832	; 0x340
 800ac3a:	f5a3 734d 	sub.w	r3, r3, #820	; 0x334
 800ac3e:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 800ac42:	021b      	lsls	r3, r3, #8
 800ac44:	441a      	add	r2, r3
                           (message_buf[42] << 16) + (message_buf[43] << 24))) /
 800ac46:	f507 7350 	add.w	r3, r7, #832	; 0x340
 800ac4a:	f5a3 734d 	sub.w	r3, r3, #820	; 0x334
 800ac4e:	f893 302a 	ldrb.w	r3, [r3, #42]	; 0x2a
 800ac52:	041b      	lsls	r3, r3, #16
        (float)((uint32_t)(message_buf[40] + (message_buf[41] << 8) +
 800ac54:	441a      	add	r2, r3
                           (message_buf[42] << 16) + (message_buf[43] << 24))) /
 800ac56:	f507 7350 	add.w	r3, r7, #832	; 0x340
 800ac5a:	f5a3 734d 	sub.w	r3, r3, #820	; 0x334
 800ac5e:	f893 302b 	ldrb.w	r3, [r3, #43]	; 0x2b
 800ac62:	061b      	lsls	r3, r3, #24
 800ac64:	4413      	add	r3, r2
        (float)((uint32_t)(message_buf[40] + (message_buf[41] << 8) +
 800ac66:	4618      	mov	r0, r3
 800ac68:	f7f6 f87c 	bl	8000d64 <__aeabi_ui2f>
 800ac6c:	4603      	mov	r3, r0
                           (message_buf[42] << 16) + (message_buf[43] << 24))) /
 800ac6e:	497f      	ldr	r1, [pc, #508]	; (800ae6c <max_m10s_poll_fix+0x6ec>)
 800ac70:	4618      	mov	r0, r3
 800ac72:	f7f6 f983 	bl	8000f7c <__aeabi_fdiv>
 800ac76:	4603      	mov	r3, r0
 800ac78:	461a      	mov	r2, r3
    fix->accuracy_horiz =
 800ac7a:	f507 7350 	add.w	r3, r7, #832	; 0x340
 800ac7e:	f5a3 7350 	sub.w	r3, r3, #832	; 0x340
 800ac82:	681b      	ldr	r3, [r3, #0]
 800ac84:	625a      	str	r2, [r3, #36]	; 0x24
        1000.0;
    fix->accuracy_vertical =
        (float)((uint32_t)(message_buf[44] + (message_buf[45] << 8) +
 800ac86:	f507 7350 	add.w	r3, r7, #832	; 0x340
 800ac8a:	f5a3 734d 	sub.w	r3, r3, #820	; 0x334
 800ac8e:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 800ac92:	461a      	mov	r2, r3
 800ac94:	f507 7350 	add.w	r3, r7, #832	; 0x340
 800ac98:	f5a3 734d 	sub.w	r3, r3, #820	; 0x334
 800ac9c:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 800aca0:	021b      	lsls	r3, r3, #8
 800aca2:	441a      	add	r2, r3
                           (message_buf[46] << 16) + (message_buf[47] << 24))) /
 800aca4:	f507 7350 	add.w	r3, r7, #832	; 0x340
 800aca8:	f5a3 734d 	sub.w	r3, r3, #820	; 0x334
 800acac:	f893 302e 	ldrb.w	r3, [r3, #46]	; 0x2e
 800acb0:	041b      	lsls	r3, r3, #16
        (float)((uint32_t)(message_buf[44] + (message_buf[45] << 8) +
 800acb2:	441a      	add	r2, r3
                           (message_buf[46] << 16) + (message_buf[47] << 24))) /
 800acb4:	f507 7350 	add.w	r3, r7, #832	; 0x340
 800acb8:	f5a3 734d 	sub.w	r3, r3, #820	; 0x334
 800acbc:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800acc0:	061b      	lsls	r3, r3, #24
 800acc2:	4413      	add	r3, r2
        (float)((uint32_t)(message_buf[44] + (message_buf[45] << 8) +
 800acc4:	4618      	mov	r0, r3
 800acc6:	f7f6 f84d 	bl	8000d64 <__aeabi_ui2f>
 800acca:	4603      	mov	r3, r0
                           (message_buf[46] << 16) + (message_buf[47] << 24))) /
 800accc:	4967      	ldr	r1, [pc, #412]	; (800ae6c <max_m10s_poll_fix+0x6ec>)
 800acce:	4618      	mov	r0, r3
 800acd0:	f7f6 f954 	bl	8000f7c <__aeabi_fdiv>
 800acd4:	4603      	mov	r3, r0
 800acd6:	461a      	mov	r2, r3
    fix->accuracy_vertical =
 800acd8:	f507 7350 	add.w	r3, r7, #832	; 0x340
 800acdc:	f5a3 7350 	sub.w	r3, r3, #832	; 0x340
 800ace0:	681b      	ldr	r3, [r3, #0]
 800ace2:	629a      	str	r2, [r3, #40]	; 0x28
        1000.0;
    fix->vel_north =
        (float)((int32_t)(message_buf[48] + (message_buf[49] << 8) +
 800ace4:	f507 7350 	add.w	r3, r7, #832	; 0x340
 800ace8:	f5a3 734d 	sub.w	r3, r3, #820	; 0x334
 800acec:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800acf0:	461a      	mov	r2, r3
 800acf2:	f507 7350 	add.w	r3, r7, #832	; 0x340
 800acf6:	f5a3 734d 	sub.w	r3, r3, #820	; 0x334
 800acfa:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 800acfe:	021b      	lsls	r3, r3, #8
 800ad00:	441a      	add	r2, r3
                          (message_buf[50] << 16) + (message_buf[51] << 24))) /
 800ad02:	f507 7350 	add.w	r3, r7, #832	; 0x340
 800ad06:	f5a3 734d 	sub.w	r3, r3, #820	; 0x334
 800ad0a:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 800ad0e:	041b      	lsls	r3, r3, #16
        (float)((int32_t)(message_buf[48] + (message_buf[49] << 8) +
 800ad10:	441a      	add	r2, r3
                          (message_buf[50] << 16) + (message_buf[51] << 24))) /
 800ad12:	f507 7350 	add.w	r3, r7, #832	; 0x340
 800ad16:	f5a3 734d 	sub.w	r3, r3, #820	; 0x334
 800ad1a:	f893 3033 	ldrb.w	r3, [r3, #51]	; 0x33
 800ad1e:	061b      	lsls	r3, r3, #24
 800ad20:	4413      	add	r3, r2
        (float)((int32_t)(message_buf[48] + (message_buf[49] << 8) +
 800ad22:	4618      	mov	r0, r3
 800ad24:	f7f6 f822 	bl	8000d6c <__aeabi_i2f>
 800ad28:	4603      	mov	r3, r0
                          (message_buf[50] << 16) + (message_buf[51] << 24))) /
 800ad2a:	4950      	ldr	r1, [pc, #320]	; (800ae6c <max_m10s_poll_fix+0x6ec>)
 800ad2c:	4618      	mov	r0, r3
 800ad2e:	f7f6 f925 	bl	8000f7c <__aeabi_fdiv>
 800ad32:	4603      	mov	r3, r0
 800ad34:	461a      	mov	r2, r3
    fix->vel_north =
 800ad36:	f507 7350 	add.w	r3, r7, #832	; 0x340
 800ad3a:	f5a3 7350 	sub.w	r3, r3, #832	; 0x340
 800ad3e:	681b      	ldr	r3, [r3, #0]
 800ad40:	62da      	str	r2, [r3, #44]	; 0x2c
        1000.0;
    fix->vel_east =
        (float)((int32_t)(message_buf[52] + (message_buf[53] << 8) +
 800ad42:	f507 7350 	add.w	r3, r7, #832	; 0x340
 800ad46:	f5a3 734d 	sub.w	r3, r3, #820	; 0x334
 800ad4a:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800ad4e:	461a      	mov	r2, r3
 800ad50:	f507 7350 	add.w	r3, r7, #832	; 0x340
 800ad54:	f5a3 734d 	sub.w	r3, r3, #820	; 0x334
 800ad58:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800ad5c:	021b      	lsls	r3, r3, #8
 800ad5e:	441a      	add	r2, r3
                          (message_buf[54] << 16) + (message_buf[55] << 24))) /
 800ad60:	f507 7350 	add.w	r3, r7, #832	; 0x340
 800ad64:	f5a3 734d 	sub.w	r3, r3, #820	; 0x334
 800ad68:	f893 3036 	ldrb.w	r3, [r3, #54]	; 0x36
 800ad6c:	041b      	lsls	r3, r3, #16
        (float)((int32_t)(message_buf[52] + (message_buf[53] << 8) +
 800ad6e:	441a      	add	r2, r3
                          (message_buf[54] << 16) + (message_buf[55] << 24))) /
 800ad70:	f507 7350 	add.w	r3, r7, #832	; 0x340
 800ad74:	f5a3 734d 	sub.w	r3, r3, #820	; 0x334
 800ad78:	f893 3037 	ldrb.w	r3, [r3, #55]	; 0x37
 800ad7c:	061b      	lsls	r3, r3, #24
 800ad7e:	4413      	add	r3, r2
        (float)((int32_t)(message_buf[52] + (message_buf[53] << 8) +
 800ad80:	4618      	mov	r0, r3
 800ad82:	f7f5 fff3 	bl	8000d6c <__aeabi_i2f>
 800ad86:	4603      	mov	r3, r0
                          (message_buf[54] << 16) + (message_buf[55] << 24))) /
 800ad88:	4938      	ldr	r1, [pc, #224]	; (800ae6c <max_m10s_poll_fix+0x6ec>)
 800ad8a:	4618      	mov	r0, r3
 800ad8c:	f7f6 f8f6 	bl	8000f7c <__aeabi_fdiv>
 800ad90:	4603      	mov	r3, r0
 800ad92:	461a      	mov	r2, r3
    fix->vel_east =
 800ad94:	f507 7350 	add.w	r3, r7, #832	; 0x340
 800ad98:	f5a3 7350 	sub.w	r3, r3, #832	; 0x340
 800ad9c:	681b      	ldr	r3, [r3, #0]
 800ad9e:	631a      	str	r2, [r3, #48]	; 0x30
        1000.0;
    fix->vel_down =
        (float)((int32_t)(message_buf[56] + (message_buf[57] << 8) +
 800ada0:	f507 7350 	add.w	r3, r7, #832	; 0x340
 800ada4:	f5a3 734d 	sub.w	r3, r3, #820	; 0x334
 800ada8:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800adac:	461a      	mov	r2, r3
 800adae:	f507 7350 	add.w	r3, r7, #832	; 0x340
 800adb2:	f5a3 734d 	sub.w	r3, r3, #820	; 0x334
 800adb6:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800adba:	021b      	lsls	r3, r3, #8
 800adbc:	441a      	add	r2, r3
                          (message_buf[58] << 16) + (message_buf[59] << 24))) /
 800adbe:	f507 7350 	add.w	r3, r7, #832	; 0x340
 800adc2:	f5a3 734d 	sub.w	r3, r3, #820	; 0x334
 800adc6:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 800adca:	041b      	lsls	r3, r3, #16
        (float)((int32_t)(message_buf[56] + (message_buf[57] << 8) +
 800adcc:	441a      	add	r2, r3
                          (message_buf[58] << 16) + (message_buf[59] << 24))) /
 800adce:	f507 7350 	add.w	r3, r7, #832	; 0x340
 800add2:	f5a3 734d 	sub.w	r3, r3, #820	; 0x334
 800add6:	f893 303b 	ldrb.w	r3, [r3, #59]	; 0x3b
 800adda:	061b      	lsls	r3, r3, #24
 800addc:	4413      	add	r3, r2
        (float)((int32_t)(message_buf[56] + (message_buf[57] << 8) +
 800adde:	4618      	mov	r0, r3
 800ade0:	f7f5 ffc4 	bl	8000d6c <__aeabi_i2f>
 800ade4:	4603      	mov	r3, r0
                          (message_buf[58] << 16) + (message_buf[59] << 24))) /
 800ade6:	4921      	ldr	r1, [pc, #132]	; (800ae6c <max_m10s_poll_fix+0x6ec>)
 800ade8:	4618      	mov	r0, r3
 800adea:	f7f6 f8c7 	bl	8000f7c <__aeabi_fdiv>
 800adee:	4603      	mov	r3, r0
 800adf0:	461a      	mov	r2, r3
    fix->vel_down =
 800adf2:	f507 7350 	add.w	r3, r7, #832	; 0x340
 800adf6:	f5a3 7350 	sub.w	r3, r3, #832	; 0x340
 800adfa:	681b      	ldr	r3, [r3, #0]
 800adfc:	635a      	str	r2, [r3, #52]	; 0x34
        1000.0;
    fix->ground_speed =
        (float)((int32_t)(message_buf[60] + (message_buf[61] << 8) +
 800adfe:	f507 7350 	add.w	r3, r7, #832	; 0x340
 800ae02:	f5a3 734d 	sub.w	r3, r3, #820	; 0x334
 800ae06:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800ae0a:	461a      	mov	r2, r3
 800ae0c:	f507 7350 	add.w	r3, r7, #832	; 0x340
 800ae10:	f5a3 734d 	sub.w	r3, r3, #820	; 0x334
 800ae14:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800ae18:	021b      	lsls	r3, r3, #8
 800ae1a:	441a      	add	r2, r3
                          (message_buf[62] << 16) + (message_buf[63] << 24))) /
 800ae1c:	f507 7350 	add.w	r3, r7, #832	; 0x340
 800ae20:	f5a3 734d 	sub.w	r3, r3, #820	; 0x334
 800ae24:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800ae28:	041b      	lsls	r3, r3, #16
        (float)((int32_t)(message_buf[60] + (message_buf[61] << 8) +
 800ae2a:	441a      	add	r2, r3
                          (message_buf[62] << 16) + (message_buf[63] << 24))) /
 800ae2c:	f507 7350 	add.w	r3, r7, #832	; 0x340
 800ae30:	f5a3 734d 	sub.w	r3, r3, #820	; 0x334
 800ae34:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 800ae38:	061b      	lsls	r3, r3, #24
 800ae3a:	4413      	add	r3, r2
        (float)((int32_t)(message_buf[60] + (message_buf[61] << 8) +
 800ae3c:	4618      	mov	r0, r3
 800ae3e:	f7f5 ff95 	bl	8000d6c <__aeabi_i2f>
 800ae42:	4603      	mov	r3, r0
                          (message_buf[62] << 16) + (message_buf[63] << 24))) /
 800ae44:	4909      	ldr	r1, [pc, #36]	; (800ae6c <max_m10s_poll_fix+0x6ec>)
 800ae46:	4618      	mov	r0, r3
 800ae48:	f7f6 f898 	bl	8000f7c <__aeabi_fdiv>
 800ae4c:	4603      	mov	r3, r0
 800ae4e:	461a      	mov	r2, r3
    fix->ground_speed =
 800ae50:	f507 7350 	add.w	r3, r7, #832	; 0x340
 800ae54:	f5a3 7350 	sub.w	r3, r3, #832	; 0x340
 800ae58:	681b      	ldr	r3, [r3, #0]
 800ae5a:	639a      	str	r2, [r3, #56]	; 0x38
        1000.0;
    fix->hdg =
        (float)((int32_t)(message_buf[64] + (message_buf[65] << 8) +
 800ae5c:	f507 7350 	add.w	r3, r7, #832	; 0x340
 800ae60:	f5a3 734d 	sub.w	r3, r3, #820	; 0x334
 800ae64:	e004      	b.n	800ae70 <max_m10s_poll_fix+0x6f0>
 800ae66:	bf00      	nop
 800ae68:	4b189680 	.word	0x4b189680
 800ae6c:	447a0000 	.word	0x447a0000
 800ae70:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800ae74:	461a      	mov	r2, r3
 800ae76:	f507 7350 	add.w	r3, r7, #832	; 0x340
 800ae7a:	f5a3 734d 	sub.w	r3, r3, #820	; 0x334
 800ae7e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800ae82:	021b      	lsls	r3, r3, #8
 800ae84:	441a      	add	r2, r3
                          (message_buf[66] << 16) + (message_buf[67] << 24))) /
 800ae86:	f507 7350 	add.w	r3, r7, #832	; 0x340
 800ae8a:	f5a3 734d 	sub.w	r3, r3, #820	; 0x334
 800ae8e:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800ae92:	041b      	lsls	r3, r3, #16
        (float)((int32_t)(message_buf[64] + (message_buf[65] << 8) +
 800ae94:	441a      	add	r2, r3
                          (message_buf[66] << 16) + (message_buf[67] << 24))) /
 800ae96:	f507 7350 	add.w	r3, r7, #832	; 0x340
 800ae9a:	f5a3 734d 	sub.w	r3, r3, #820	; 0x334
 800ae9e:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 800aea2:	061b      	lsls	r3, r3, #24
 800aea4:	4413      	add	r3, r2
        (float)((int32_t)(message_buf[64] + (message_buf[65] << 8) +
 800aea6:	4618      	mov	r0, r3
 800aea8:	f7f5 ff60 	bl	8000d6c <__aeabi_i2f>
 800aeac:	4603      	mov	r3, r0
                          (message_buf[66] << 16) + (message_buf[67] << 24))) /
 800aeae:	4941      	ldr	r1, [pc, #260]	; (800afb4 <max_m10s_poll_fix+0x834>)
 800aeb0:	4618      	mov	r0, r3
 800aeb2:	f7f6 f863 	bl	8000f7c <__aeabi_fdiv>
 800aeb6:	4603      	mov	r3, r0
 800aeb8:	461a      	mov	r2, r3
    fix->hdg =
 800aeba:	f507 7350 	add.w	r3, r7, #832	; 0x340
 800aebe:	f5a3 7350 	sub.w	r3, r3, #832	; 0x340
 800aec2:	681b      	ldr	r3, [r3, #0]
 800aec4:	63da      	str	r2, [r3, #60]	; 0x3c
        100000.0;
    fix->accuracy_speed =
        (float)((int32_t)(message_buf[68] + (message_buf[69] << 8) +
 800aec6:	f507 7350 	add.w	r3, r7, #832	; 0x340
 800aeca:	f5a3 734d 	sub.w	r3, r3, #820	; 0x334
 800aece:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800aed2:	461a      	mov	r2, r3
 800aed4:	f507 7350 	add.w	r3, r7, #832	; 0x340
 800aed8:	f5a3 734d 	sub.w	r3, r3, #820	; 0x334
 800aedc:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800aee0:	021b      	lsls	r3, r3, #8
 800aee2:	441a      	add	r2, r3
                          (message_buf[70] << 16) + (message_buf[71] << 24))) /
 800aee4:	f507 7350 	add.w	r3, r7, #832	; 0x340
 800aee8:	f5a3 734d 	sub.w	r3, r3, #820	; 0x334
 800aeec:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 800aef0:	041b      	lsls	r3, r3, #16
        (float)((int32_t)(message_buf[68] + (message_buf[69] << 8) +
 800aef2:	441a      	add	r2, r3
                          (message_buf[70] << 16) + (message_buf[71] << 24))) /
 800aef4:	f507 7350 	add.w	r3, r7, #832	; 0x340
 800aef8:	f5a3 734d 	sub.w	r3, r3, #820	; 0x334
 800aefc:	f893 3047 	ldrb.w	r3, [r3, #71]	; 0x47
 800af00:	061b      	lsls	r3, r3, #24
 800af02:	4413      	add	r3, r2
        (float)((int32_t)(message_buf[68] + (message_buf[69] << 8) +
 800af04:	4618      	mov	r0, r3
 800af06:	f7f5 ff31 	bl	8000d6c <__aeabi_i2f>
 800af0a:	4603      	mov	r3, r0
                          (message_buf[70] << 16) + (message_buf[71] << 24))) /
 800af0c:	492a      	ldr	r1, [pc, #168]	; (800afb8 <max_m10s_poll_fix+0x838>)
 800af0e:	4618      	mov	r0, r3
 800af10:	f7f6 f834 	bl	8000f7c <__aeabi_fdiv>
 800af14:	4603      	mov	r3, r0
 800af16:	461a      	mov	r2, r3
    fix->accuracy_speed =
 800af18:	f507 7350 	add.w	r3, r7, #832	; 0x340
 800af1c:	f5a3 7350 	sub.w	r3, r3, #832	; 0x340
 800af20:	681b      	ldr	r3, [r3, #0]
 800af22:	641a      	str	r2, [r3, #64]	; 0x40
        1000.0;
    fix->accuracy_hdg =
        (float)((int32_t)(message_buf[72] + (message_buf[73] << 8) +
 800af24:	f507 7350 	add.w	r3, r7, #832	; 0x340
 800af28:	f5a3 734d 	sub.w	r3, r3, #820	; 0x334
 800af2c:	f893 3048 	ldrb.w	r3, [r3, #72]	; 0x48
 800af30:	461a      	mov	r2, r3
 800af32:	f507 7350 	add.w	r3, r7, #832	; 0x340
 800af36:	f5a3 734d 	sub.w	r3, r3, #820	; 0x334
 800af3a:	f893 3049 	ldrb.w	r3, [r3, #73]	; 0x49
 800af3e:	021b      	lsls	r3, r3, #8
 800af40:	441a      	add	r2, r3
                          (message_buf[74] << 16) + (message_buf[75] << 24))) /
 800af42:	f507 7350 	add.w	r3, r7, #832	; 0x340
 800af46:	f5a3 734d 	sub.w	r3, r3, #820	; 0x334
 800af4a:	f893 304a 	ldrb.w	r3, [r3, #74]	; 0x4a
 800af4e:	041b      	lsls	r3, r3, #16
        (float)((int32_t)(message_buf[72] + (message_buf[73] << 8) +
 800af50:	441a      	add	r2, r3
                          (message_buf[74] << 16) + (message_buf[75] << 24))) /
 800af52:	f507 7350 	add.w	r3, r7, #832	; 0x340
 800af56:	f5a3 734d 	sub.w	r3, r3, #820	; 0x334
 800af5a:	f893 304b 	ldrb.w	r3, [r3, #75]	; 0x4b
 800af5e:	061b      	lsls	r3, r3, #24
 800af60:	4413      	add	r3, r2
        (float)((int32_t)(message_buf[72] + (message_buf[73] << 8) +
 800af62:	4618      	mov	r0, r3
 800af64:	f7f5 ff02 	bl	8000d6c <__aeabi_i2f>
 800af68:	4603      	mov	r3, r0
                          (message_buf[74] << 16) + (message_buf[75] << 24))) /
 800af6a:	4913      	ldr	r1, [pc, #76]	; (800afb8 <max_m10s_poll_fix+0x838>)
 800af6c:	4618      	mov	r0, r3
 800af6e:	f7f6 f805 	bl	8000f7c <__aeabi_fdiv>
 800af72:	4603      	mov	r3, r0
 800af74:	461a      	mov	r2, r3
    fix->accuracy_hdg =
 800af76:	f507 7350 	add.w	r3, r7, #832	; 0x340
 800af7a:	f5a3 7350 	sub.w	r3, r3, #832	; 0x340
 800af7e:	681b      	ldr	r3, [r3, #0]
 800af80:	645a      	str	r2, [r3, #68]	; 0x44
        1000.0;
    fix->invalid_llh = message_buf[78] & 0x1;
 800af82:	f507 7350 	add.w	r3, r7, #832	; 0x340
 800af86:	f5a3 734d 	sub.w	r3, r3, #820	; 0x334
 800af8a:	f893 304e 	ldrb.w	r3, [r3, #78]	; 0x4e
 800af8e:	f003 0301 	and.w	r3, r3, #1
 800af92:	b2da      	uxtb	r2, r3
 800af94:	f507 7350 	add.w	r3, r7, #832	; 0x340
 800af98:	f5a3 7350 	sub.w	r3, r3, #832	; 0x340
 800af9c:	681b      	ldr	r3, [r3, #0]
 800af9e:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

    return STATUS_OK;
 800afa2:	2300      	movs	r3, #0
 800afa4:	46b5      	mov	sp, r6
 800afa6:	4618      	mov	r0, r3
 800afa8:	f507 7751 	add.w	r7, r7, #836	; 0x344
 800afac:	46bd      	mov	sp, r7
 800afae:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800afb2:	bf00      	nop
 800afb4:	47c35000 	.word	0x47c35000
 800afb8:	447a0000 	.word	0x447a0000

0800afbc <ds18b20_init>:
#include "stdio.h"
#include "math.h"
#include "hab_timer.h"

Status ds18b20_init(OneWireDevice* device)
{
 800afbc:	b5b0      	push	{r4, r5, r7, lr}
 800afbe:	b0a8      	sub	sp, #160	; 0xa0
 800afc0:	af00      	add	r7, sp, #0
 800afc2:	6078      	str	r0, [r7, #4]
	uint8_t buf[ONEWIRE_MAX_LEN];
	uint8_t len = 0;
 800afc4:	2300      	movs	r3, #0
 800afc6:	f887 309c 	strb.w	r3, [r7, #156]	; 0x9c

	// Reset Sequence
	if(onewire_reset(device) != STATUS_OK)
 800afca:	6878      	ldr	r0, [r7, #4]
 800afcc:	f7f7 fdae 	bl	8002b2c <onewire_reset>
 800afd0:	4603      	mov	r3, r0
 800afd2:	2b00      	cmp	r3, #0
 800afd4:	d001      	beq.n	800afda <ds18b20_init+0x1e>
	{
		return STATUS_ERROR;
 800afd6:	2302      	movs	r3, #2
 800afd8:	e156      	b.n	800b288 <ds18b20_init+0x2cc>
	}

	// Write skip ROM 0xCC
	buf[0] = 0xCC;
 800afda:	23cc      	movs	r3, #204	; 0xcc
 800afdc:	733b      	strb	r3, [r7, #12]
	len = 1;
 800afde:	2301      	movs	r3, #1
 800afe0:	f887 309c 	strb.w	r3, [r7, #156]	; 0x9c
	if(onewire_readwrite(device, buf, len) != STATUS_OK)
 800afe4:	f897 209c 	ldrb.w	r2, [r7, #156]	; 0x9c
 800afe8:	f107 030c 	add.w	r3, r7, #12
 800afec:	4619      	mov	r1, r3
 800afee:	6878      	ldr	r0, [r7, #4]
 800aff0:	f7f7 fe00 	bl	8002bf4 <onewire_readwrite>
 800aff4:	4603      	mov	r3, r0
 800aff6:	2b00      	cmp	r3, #0
 800aff8:	d001      	beq.n	800affe <ds18b20_init+0x42>
	{
		return STATUS_ERROR;
 800affa:	2302      	movs	r3, #2
 800affc:	e144      	b.n	800b288 <ds18b20_init+0x2cc>
	}

	// Write write scratchpad 0x4E
	buf[0] = 0x4E;
 800affe:	234e      	movs	r3, #78	; 0x4e
 800b000:	733b      	strb	r3, [r7, #12]
	len = 1;
 800b002:	2301      	movs	r3, #1
 800b004:	f887 309c 	strb.w	r3, [r7, #156]	; 0x9c
	if(onewire_readwrite(device, buf, len) != STATUS_OK)
 800b008:	f897 209c 	ldrb.w	r2, [r7, #156]	; 0x9c
 800b00c:	f107 030c 	add.w	r3, r7, #12
 800b010:	4619      	mov	r1, r3
 800b012:	6878      	ldr	r0, [r7, #4]
 800b014:	f7f7 fdee 	bl	8002bf4 <onewire_readwrite>
 800b018:	4603      	mov	r3, r0
 800b01a:	2b00      	cmp	r3, #0
 800b01c:	d001      	beq.n	800b022 <ds18b20_init+0x66>
	{
		return STATUS_ERROR;
 800b01e:	2302      	movs	r3, #2
 800b020:	e132      	b.n	800b288 <ds18b20_init+0x2cc>
	}

	// Write scratchpad data
	buf[0] = 0; buf[1] = 0; buf[2] = 0x1F;
 800b022:	2300      	movs	r3, #0
 800b024:	733b      	strb	r3, [r7, #12]
 800b026:	2300      	movs	r3, #0
 800b028:	737b      	strb	r3, [r7, #13]
 800b02a:	231f      	movs	r3, #31
 800b02c:	73bb      	strb	r3, [r7, #14]
	len = 3;
 800b02e:	2303      	movs	r3, #3
 800b030:	f887 309c 	strb.w	r3, [r7, #156]	; 0x9c
	if(onewire_readwrite(device, buf, len) != STATUS_OK)
 800b034:	f897 209c 	ldrb.w	r2, [r7, #156]	; 0x9c
 800b038:	f107 030c 	add.w	r3, r7, #12
 800b03c:	4619      	mov	r1, r3
 800b03e:	6878      	ldr	r0, [r7, #4]
 800b040:	f7f7 fdd8 	bl	8002bf4 <onewire_readwrite>
 800b044:	4603      	mov	r3, r0
 800b046:	2b00      	cmp	r3, #0
 800b048:	d001      	beq.n	800b04e <ds18b20_init+0x92>
	{
		return STATUS_ERROR;
 800b04a:	2302      	movs	r3, #2
 800b04c:	e11c      	b.n	800b288 <ds18b20_init+0x2cc>
	}

	// Reset Sequence
	if(onewire_reset(device) != STATUS_OK)
 800b04e:	6878      	ldr	r0, [r7, #4]
 800b050:	f7f7 fd6c 	bl	8002b2c <onewire_reset>
 800b054:	4603      	mov	r3, r0
 800b056:	2b00      	cmp	r3, #0
 800b058:	d001      	beq.n	800b05e <ds18b20_init+0xa2>
	{
		return STATUS_ERROR;
 800b05a:	2302      	movs	r3, #2
 800b05c:	e114      	b.n	800b288 <ds18b20_init+0x2cc>
	}

	// Write skip ROM 0xCC
	buf[0] = 0xCC;
 800b05e:	23cc      	movs	r3, #204	; 0xcc
 800b060:	733b      	strb	r3, [r7, #12]
	len = 1;
 800b062:	2301      	movs	r3, #1
 800b064:	f887 309c 	strb.w	r3, [r7, #156]	; 0x9c
	if(onewire_readwrite(device, buf, len) != STATUS_OK)
 800b068:	f897 209c 	ldrb.w	r2, [r7, #156]	; 0x9c
 800b06c:	f107 030c 	add.w	r3, r7, #12
 800b070:	4619      	mov	r1, r3
 800b072:	6878      	ldr	r0, [r7, #4]
 800b074:	f7f7 fdbe 	bl	8002bf4 <onewire_readwrite>
 800b078:	4603      	mov	r3, r0
 800b07a:	2b00      	cmp	r3, #0
 800b07c:	d001      	beq.n	800b082 <ds18b20_init+0xc6>
	{
		return STATUS_ERROR;
 800b07e:	2302      	movs	r3, #2
 800b080:	e102      	b.n	800b288 <ds18b20_init+0x2cc>
	}

	// Write read scratchpad 0xBE
	buf[0] = 0xBE;
 800b082:	23be      	movs	r3, #190	; 0xbe
 800b084:	733b      	strb	r3, [r7, #12]
	len = 1;
 800b086:	2301      	movs	r3, #1
 800b088:	f887 309c 	strb.w	r3, [r7, #156]	; 0x9c
	if(onewire_readwrite(device, buf, len) != STATUS_OK)
 800b08c:	f897 209c 	ldrb.w	r2, [r7, #156]	; 0x9c
 800b090:	f107 030c 	add.w	r3, r7, #12
 800b094:	4619      	mov	r1, r3
 800b096:	6878      	ldr	r0, [r7, #4]
 800b098:	f7f7 fdac 	bl	8002bf4 <onewire_readwrite>
 800b09c:	4603      	mov	r3, r0
 800b09e:	2b00      	cmp	r3, #0
 800b0a0:	d001      	beq.n	800b0a6 <ds18b20_init+0xea>
	{
		return STATUS_ERROR;
 800b0a2:	2302      	movs	r3, #2
 800b0a4:	e0f0      	b.n	800b288 <ds18b20_init+0x2cc>
	}

	// Read scratchpad
	uint8_t crc_reg = 0;
 800b0a6:	2300      	movs	r3, #0
 800b0a8:	f887 309f 	strb.w	r3, [r7, #159]	; 0x9f
	buf[0] = 0xFF;
 800b0ac:	23ff      	movs	r3, #255	; 0xff
 800b0ae:	733b      	strb	r3, [r7, #12]
	buf[1] = 0xFF;
 800b0b0:	23ff      	movs	r3, #255	; 0xff
 800b0b2:	737b      	strb	r3, [r7, #13]
	buf[2] = 0xFF;
 800b0b4:	23ff      	movs	r3, #255	; 0xff
 800b0b6:	73bb      	strb	r3, [r7, #14]
	buf[3] = 0xFF;
 800b0b8:	23ff      	movs	r3, #255	; 0xff
 800b0ba:	73fb      	strb	r3, [r7, #15]
	buf[4] = 0xFF;
 800b0bc:	23ff      	movs	r3, #255	; 0xff
 800b0be:	743b      	strb	r3, [r7, #16]
	buf[5] = 0xFF;
 800b0c0:	23ff      	movs	r3, #255	; 0xff
 800b0c2:	747b      	strb	r3, [r7, #17]
	buf[6] = 0xFF;
 800b0c4:	23ff      	movs	r3, #255	; 0xff
 800b0c6:	74bb      	strb	r3, [r7, #18]
	buf[7] = 0xFF;
 800b0c8:	23ff      	movs	r3, #255	; 0xff
 800b0ca:	74fb      	strb	r3, [r7, #19]
	buf[8] = 0xFF;
 800b0cc:	23ff      	movs	r3, #255	; 0xff
 800b0ce:	753b      	strb	r3, [r7, #20]
	len = 9;
 800b0d0:	2309      	movs	r3, #9
 800b0d2:	f887 309c 	strb.w	r3, [r7, #156]	; 0x9c
	if(onewire_readwrite(device, buf, len) != STATUS_OK)
 800b0d6:	f897 209c 	ldrb.w	r2, [r7, #156]	; 0x9c
 800b0da:	f107 030c 	add.w	r3, r7, #12
 800b0de:	4619      	mov	r1, r3
 800b0e0:	6878      	ldr	r0, [r7, #4]
 800b0e2:	f7f7 fd87 	bl	8002bf4 <onewire_readwrite>
 800b0e6:	4603      	mov	r3, r0
 800b0e8:	2b00      	cmp	r3, #0
 800b0ea:	d001      	beq.n	800b0f0 <ds18b20_init+0x134>
	{
		return STATUS_ERROR;
 800b0ec:	2302      	movs	r3, #2
 800b0ee:	e0cb      	b.n	800b288 <ds18b20_init+0x2cc>
	}
	for (uint8_t i = 0; i < 8; i++) {
 800b0f0:	2300      	movs	r3, #0
 800b0f2:	f887 309e 	strb.w	r3, [r7, #158]	; 0x9e
 800b0f6:	e069      	b.n	800b1cc <ds18b20_init+0x210>
		for (uint8_t j = 0; j < 8; j++) {
 800b0f8:	2300      	movs	r3, #0
 800b0fa:	f887 309d 	strb.w	r3, [r7, #157]	; 0x9d
 800b0fe:	e05c      	b.n	800b1ba <ds18b20_init+0x1fe>
			uint8_t lsb = crc_reg & 0x01;
 800b100:	f897 309f 	ldrb.w	r3, [r7, #159]	; 0x9f
 800b104:	f003 0301 	and.w	r3, r3, #1
 800b108:	f887 308f 	strb.w	r3, [r7, #143]	; 0x8f
			crc_reg >>= 1;
 800b10c:	f897 309f 	ldrb.w	r3, [r7, #159]	; 0x9f
 800b110:	085b      	lsrs	r3, r3, #1
 800b112:	f887 309f 	strb.w	r3, [r7, #159]	; 0x9f
			uint8_t input = lsb ^ ((buf[i] >> j) & 0x01);
 800b116:	f897 309e 	ldrb.w	r3, [r7, #158]	; 0x9e
 800b11a:	33a0      	adds	r3, #160	; 0xa0
 800b11c:	443b      	add	r3, r7
 800b11e:	f813 3c94 	ldrb.w	r3, [r3, #-148]
 800b122:	461a      	mov	r2, r3
 800b124:	f897 309d 	ldrb.w	r3, [r7, #157]	; 0x9d
 800b128:	fa42 f303 	asr.w	r3, r2, r3
 800b12c:	b25b      	sxtb	r3, r3
 800b12e:	f003 0301 	and.w	r3, r3, #1
 800b132:	b25a      	sxtb	r2, r3
 800b134:	f997 308f 	ldrsb.w	r3, [r7, #143]	; 0x8f
 800b138:	4053      	eors	r3, r2
 800b13a:	b25b      	sxtb	r3, r3
 800b13c:	f887 308e 	strb.w	r3, [r7, #142]	; 0x8e
			crc_reg |= input << 7;
 800b140:	f897 308e 	ldrb.w	r3, [r7, #142]	; 0x8e
 800b144:	01db      	lsls	r3, r3, #7
 800b146:	b25a      	sxtb	r2, r3
 800b148:	f997 309f 	ldrsb.w	r3, [r7, #159]	; 0x9f
 800b14c:	4313      	orrs	r3, r2
 800b14e:	b25b      	sxtb	r3, r3
 800b150:	f887 309f 	strb.w	r3, [r7, #159]	; 0x9f
			if (((crc_reg >> 3) & 0x01) ^ input)
 800b154:	f897 309f 	ldrb.w	r3, [r7, #159]	; 0x9f
 800b158:	08db      	lsrs	r3, r3, #3
 800b15a:	b2db      	uxtb	r3, r3
 800b15c:	f003 0201 	and.w	r2, r3, #1
 800b160:	f897 308e 	ldrb.w	r3, [r7, #142]	; 0x8e
 800b164:	429a      	cmp	r2, r3
 800b166:	d006      	beq.n	800b176 <ds18b20_init+0x1ba>
			{
				crc_reg |= (1 << 3);
 800b168:	f897 309f 	ldrb.w	r3, [r7, #159]	; 0x9f
 800b16c:	f043 0308 	orr.w	r3, r3, #8
 800b170:	f887 309f 	strb.w	r3, [r7, #159]	; 0x9f
 800b174:	e005      	b.n	800b182 <ds18b20_init+0x1c6>
			}
			else
			{
				crc_reg &= ~(1 << 3);
 800b176:	f897 309f 	ldrb.w	r3, [r7, #159]	; 0x9f
 800b17a:	f023 0308 	bic.w	r3, r3, #8
 800b17e:	f887 309f 	strb.w	r3, [r7, #159]	; 0x9f
			}
			if (((crc_reg >> 2) & 0x01) ^ input)
 800b182:	f897 309f 	ldrb.w	r3, [r7, #159]	; 0x9f
 800b186:	089b      	lsrs	r3, r3, #2
 800b188:	b2db      	uxtb	r3, r3
 800b18a:	f003 0201 	and.w	r2, r3, #1
 800b18e:	f897 308e 	ldrb.w	r3, [r7, #142]	; 0x8e
 800b192:	429a      	cmp	r2, r3
 800b194:	d006      	beq.n	800b1a4 <ds18b20_init+0x1e8>
			{
				crc_reg |= (1 << 2);
 800b196:	f897 309f 	ldrb.w	r3, [r7, #159]	; 0x9f
 800b19a:	f043 0304 	orr.w	r3, r3, #4
 800b19e:	f887 309f 	strb.w	r3, [r7, #159]	; 0x9f
 800b1a2:	e005      	b.n	800b1b0 <ds18b20_init+0x1f4>
			}
			else
			{
				crc_reg &= ~(1 << 2);
 800b1a4:	f897 309f 	ldrb.w	r3, [r7, #159]	; 0x9f
 800b1a8:	f023 0304 	bic.w	r3, r3, #4
 800b1ac:	f887 309f 	strb.w	r3, [r7, #159]	; 0x9f
		for (uint8_t j = 0; j < 8; j++) {
 800b1b0:	f897 309d 	ldrb.w	r3, [r7, #157]	; 0x9d
 800b1b4:	3301      	adds	r3, #1
 800b1b6:	f887 309d 	strb.w	r3, [r7, #157]	; 0x9d
 800b1ba:	f897 309d 	ldrb.w	r3, [r7, #157]	; 0x9d
 800b1be:	2b07      	cmp	r3, #7
 800b1c0:	d99e      	bls.n	800b100 <ds18b20_init+0x144>
	for (uint8_t i = 0; i < 8; i++) {
 800b1c2:	f897 309e 	ldrb.w	r3, [r7, #158]	; 0x9e
 800b1c6:	3301      	adds	r3, #1
 800b1c8:	f887 309e 	strb.w	r3, [r7, #158]	; 0x9e
 800b1cc:	f897 309e 	ldrb.w	r3, [r7, #158]	; 0x9e
 800b1d0:	2b07      	cmp	r3, #7
 800b1d2:	d991      	bls.n	800b0f8 <ds18b20_init+0x13c>
			}
		}
	}
	if(crc_reg != buf[8])
 800b1d4:	7d3b      	ldrb	r3, [r7, #20]
 800b1d6:	f897 209f 	ldrb.w	r2, [r7, #159]	; 0x9f
 800b1da:	429a      	cmp	r2, r3
 800b1dc:	d001      	beq.n	800b1e2 <ds18b20_init+0x226>
	{
		return STATUS_ERROR;
 800b1de:	2302      	movs	r3, #2
 800b1e0:	e052      	b.n	800b288 <ds18b20_init+0x2cc>
	}

	// Reset Sequence
	if(onewire_reset(device) != STATUS_OK)
 800b1e2:	6878      	ldr	r0, [r7, #4]
 800b1e4:	f7f7 fca2 	bl	8002b2c <onewire_reset>
 800b1e8:	4603      	mov	r3, r0
 800b1ea:	2b00      	cmp	r3, #0
 800b1ec:	d001      	beq.n	800b1f2 <ds18b20_init+0x236>
	{
		return STATUS_ERROR;
 800b1ee:	2302      	movs	r3, #2
 800b1f0:	e04a      	b.n	800b288 <ds18b20_init+0x2cc>
	}

	// Write skip ROM 0xCC
	buf[0] = 0xCC;
 800b1f2:	23cc      	movs	r3, #204	; 0xcc
 800b1f4:	733b      	strb	r3, [r7, #12]
	len = 1;
 800b1f6:	2301      	movs	r3, #1
 800b1f8:	f887 309c 	strb.w	r3, [r7, #156]	; 0x9c
	if(onewire_readwrite(device, buf, len) != STATUS_OK)
 800b1fc:	f897 209c 	ldrb.w	r2, [r7, #156]	; 0x9c
 800b200:	f107 030c 	add.w	r3, r7, #12
 800b204:	4619      	mov	r1, r3
 800b206:	6878      	ldr	r0, [r7, #4]
 800b208:	f7f7 fcf4 	bl	8002bf4 <onewire_readwrite>
 800b20c:	4603      	mov	r3, r0
 800b20e:	2b00      	cmp	r3, #0
 800b210:	d001      	beq.n	800b216 <ds18b20_init+0x25a>
	{
		return STATUS_ERROR;
 800b212:	2302      	movs	r3, #2
 800b214:	e038      	b.n	800b288 <ds18b20_init+0x2cc>
	}

	// Write copy scratchpad 0x48
	buf[0] = 0x48;
 800b216:	2348      	movs	r3, #72	; 0x48
 800b218:	733b      	strb	r3, [r7, #12]
	len = 1;
 800b21a:	2301      	movs	r3, #1
 800b21c:	f887 309c 	strb.w	r3, [r7, #156]	; 0x9c
	if(onewire_readwrite(device, buf, len) != STATUS_OK)
 800b220:	f897 209c 	ldrb.w	r2, [r7, #156]	; 0x9c
 800b224:	f107 030c 	add.w	r3, r7, #12
 800b228:	4619      	mov	r1, r3
 800b22a:	6878      	ldr	r0, [r7, #4]
 800b22c:	f7f7 fce2 	bl	8002bf4 <onewire_readwrite>
 800b230:	4603      	mov	r3, r0
 800b232:	2b00      	cmp	r3, #0
 800b234:	d001      	beq.n	800b23a <ds18b20_init+0x27e>
	{
		return STATUS_ERROR;
 800b236:	2302      	movs	r3, #2
 800b238:	e026      	b.n	800b288 <ds18b20_init+0x2cc>
	}

	// Read wait for copy to finish
	uint64_t timeout = MILLIS();
 800b23a:	f7f6 fe75 	bl	8001f28 <MILLIS>
 800b23e:	e9c7 0124 	strd	r0, r1, [r7, #144]	; 0x90
	len = 1;
 800b242:	2301      	movs	r3, #1
 800b244:	f887 309c 	strb.w	r3, [r7, #156]	; 0x9c
	do {
		if(MILLIS() - timeout > 100)
 800b248:	f7f6 fe6e 	bl	8001f28 <MILLIS>
 800b24c:	e9d7 2324 	ldrd	r2, r3, [r7, #144]	; 0x90
 800b250:	1a84      	subs	r4, r0, r2
 800b252:	eb61 0503 	sbc.w	r5, r1, r3
 800b256:	2c65      	cmp	r4, #101	; 0x65
 800b258:	f175 0300 	sbcs.w	r3, r5, #0
 800b25c:	d301      	bcc.n	800b262 <ds18b20_init+0x2a6>
		{
			return STATUS_TIMEOUT;
 800b25e:	2307      	movs	r3, #7
 800b260:	e012      	b.n	800b288 <ds18b20_init+0x2cc>
		}
		buf[0] = 0xFF;
 800b262:	23ff      	movs	r3, #255	; 0xff
 800b264:	733b      	strb	r3, [r7, #12]
		if(onewire_readwrite(device, buf, len) != STATUS_OK)
 800b266:	f897 209c 	ldrb.w	r2, [r7, #156]	; 0x9c
 800b26a:	f107 030c 	add.w	r3, r7, #12
 800b26e:	4619      	mov	r1, r3
 800b270:	6878      	ldr	r0, [r7, #4]
 800b272:	f7f7 fcbf 	bl	8002bf4 <onewire_readwrite>
 800b276:	4603      	mov	r3, r0
 800b278:	2b00      	cmp	r3, #0
 800b27a:	d001      	beq.n	800b280 <ds18b20_init+0x2c4>
		{
			return STATUS_ERROR;
 800b27c:	2302      	movs	r3, #2
 800b27e:	e003      	b.n	800b288 <ds18b20_init+0x2cc>
		}
	} while(buf[0] != 0xFF );
 800b280:	7b3b      	ldrb	r3, [r7, #12]
 800b282:	2bff      	cmp	r3, #255	; 0xff
 800b284:	d1e0      	bne.n	800b248 <ds18b20_init+0x28c>

	return STATUS_OK;
 800b286:	2300      	movs	r3, #0
}
 800b288:	4618      	mov	r0, r3
 800b28a:	37a0      	adds	r7, #160	; 0xa0
 800b28c:	46bd      	mov	sp, r7
 800b28e:	bdb0      	pop	{r4, r5, r7, pc}

0800b290 <ds18b20_read>:

TempProbe ds18b20_read(OneWireDevice* device)
{
 800b290:	b5b0      	push	{r4, r5, r7, lr}
 800b292:	b0a8      	sub	sp, #160	; 0xa0
 800b294:	af00      	add	r7, sp, #0
 800b296:	6078      	str	r0, [r7, #4]
	TempProbe result = {
 800b298:	4bb1      	ldr	r3, [pc, #708]	; (800b560 <ds18b20_read+0x2d0>)
 800b29a:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
		.temperature = NAN,
	};
	uint8_t buf[ONEWIRE_MAX_LEN];
	uint8_t len = 0;
 800b29e:	2300      	movs	r3, #0
 800b2a0:	f887 309c 	strb.w	r3, [r7, #156]	; 0x9c

	// Reset Sequence
	if(onewire_reset(device) != STATUS_OK)
 800b2a4:	6878      	ldr	r0, [r7, #4]
 800b2a6:	f7f7 fc41 	bl	8002b2c <onewire_reset>
 800b2aa:	4603      	mov	r3, r0
 800b2ac:	2b00      	cmp	r3, #0
 800b2ae:	d002      	beq.n	800b2b6 <ds18b20_read+0x26>
	{
		return result;
 800b2b0:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800b2b4:	e14f      	b.n	800b556 <ds18b20_read+0x2c6>
	}

	// Write skip ROM 0xCC
	buf[0] = 0xCC;
 800b2b6:	23cc      	movs	r3, #204	; 0xcc
 800b2b8:	723b      	strb	r3, [r7, #8]
	len = 1;
 800b2ba:	2301      	movs	r3, #1
 800b2bc:	f887 309c 	strb.w	r3, [r7, #156]	; 0x9c
	if(onewire_readwrite(device, buf, len) != STATUS_OK)
 800b2c0:	f897 209c 	ldrb.w	r2, [r7, #156]	; 0x9c
 800b2c4:	f107 0308 	add.w	r3, r7, #8
 800b2c8:	4619      	mov	r1, r3
 800b2ca:	6878      	ldr	r0, [r7, #4]
 800b2cc:	f7f7 fc92 	bl	8002bf4 <onewire_readwrite>
 800b2d0:	4603      	mov	r3, r0
 800b2d2:	2b00      	cmp	r3, #0
 800b2d4:	d002      	beq.n	800b2dc <ds18b20_read+0x4c>
	{
		return result;
 800b2d6:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800b2da:	e13c      	b.n	800b556 <ds18b20_read+0x2c6>
	}

	// Write convert temp 0x44
	buf[0] = 0x44;
 800b2dc:	2344      	movs	r3, #68	; 0x44
 800b2de:	723b      	strb	r3, [r7, #8]
	len = 1;
 800b2e0:	2301      	movs	r3, #1
 800b2e2:	f887 309c 	strb.w	r3, [r7, #156]	; 0x9c
	if(onewire_readwrite(device, buf, len) != STATUS_OK)
 800b2e6:	f897 209c 	ldrb.w	r2, [r7, #156]	; 0x9c
 800b2ea:	f107 0308 	add.w	r3, r7, #8
 800b2ee:	4619      	mov	r1, r3
 800b2f0:	6878      	ldr	r0, [r7, #4]
 800b2f2:	f7f7 fc7f 	bl	8002bf4 <onewire_readwrite>
 800b2f6:	4603      	mov	r3, r0
 800b2f8:	2b00      	cmp	r3, #0
 800b2fa:	d002      	beq.n	800b302 <ds18b20_read+0x72>
	{
		return result;
 800b2fc:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800b300:	e129      	b.n	800b556 <ds18b20_read+0x2c6>
	}

	// Read wait for conversion to finish
	uint64_t timeout = MILLIS();
 800b302:	f7f6 fe11 	bl	8001f28 <MILLIS>
 800b306:	e9c7 0124 	strd	r0, r1, [r7, #144]	; 0x90
	len = 1;
 800b30a:	2301      	movs	r3, #1
 800b30c:	f887 309c 	strb.w	r3, [r7, #156]	; 0x9c
	do {
		if(MILLIS() - timeout > 100)
 800b310:	f7f6 fe0a 	bl	8001f28 <MILLIS>
 800b314:	e9d7 2324 	ldrd	r2, r3, [r7, #144]	; 0x90
 800b318:	1a84      	subs	r4, r0, r2
 800b31a:	eb61 0503 	sbc.w	r5, r1, r3
 800b31e:	2c65      	cmp	r4, #101	; 0x65
 800b320:	f175 0300 	sbcs.w	r3, r5, #0
 800b324:	d302      	bcc.n	800b32c <ds18b20_read+0x9c>
		{
			return result;
 800b326:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800b32a:	e114      	b.n	800b556 <ds18b20_read+0x2c6>
		}
		buf[0] = 0xFF;
 800b32c:	23ff      	movs	r3, #255	; 0xff
 800b32e:	723b      	strb	r3, [r7, #8]
		if(onewire_readwrite(device, buf, len) != STATUS_OK)
 800b330:	f897 209c 	ldrb.w	r2, [r7, #156]	; 0x9c
 800b334:	f107 0308 	add.w	r3, r7, #8
 800b338:	4619      	mov	r1, r3
 800b33a:	6878      	ldr	r0, [r7, #4]
 800b33c:	f7f7 fc5a 	bl	8002bf4 <onewire_readwrite>
 800b340:	4603      	mov	r3, r0
 800b342:	2b00      	cmp	r3, #0
 800b344:	d002      	beq.n	800b34c <ds18b20_read+0xbc>
		{
			return result;
 800b346:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800b34a:	e104      	b.n	800b556 <ds18b20_read+0x2c6>
		}
	} while(buf[0] != 0xFF );
 800b34c:	7a3b      	ldrb	r3, [r7, #8]
 800b34e:	2bff      	cmp	r3, #255	; 0xff
 800b350:	d1de      	bne.n	800b310 <ds18b20_read+0x80>

	// Reset Sequence
	if(onewire_reset(device) != STATUS_OK)
 800b352:	6878      	ldr	r0, [r7, #4]
 800b354:	f7f7 fbea 	bl	8002b2c <onewire_reset>
 800b358:	4603      	mov	r3, r0
 800b35a:	2b00      	cmp	r3, #0
 800b35c:	d002      	beq.n	800b364 <ds18b20_read+0xd4>
	{
		return result;
 800b35e:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800b362:	e0f8      	b.n	800b556 <ds18b20_read+0x2c6>
	}

	// Write skip ROM 0xCC
	buf[0] = 0xCC;
 800b364:	23cc      	movs	r3, #204	; 0xcc
 800b366:	723b      	strb	r3, [r7, #8]
	len = 1;
 800b368:	2301      	movs	r3, #1
 800b36a:	f887 309c 	strb.w	r3, [r7, #156]	; 0x9c
	if(onewire_readwrite(device, buf, len) != STATUS_OK)
 800b36e:	f897 209c 	ldrb.w	r2, [r7, #156]	; 0x9c
 800b372:	f107 0308 	add.w	r3, r7, #8
 800b376:	4619      	mov	r1, r3
 800b378:	6878      	ldr	r0, [r7, #4]
 800b37a:	f7f7 fc3b 	bl	8002bf4 <onewire_readwrite>
 800b37e:	4603      	mov	r3, r0
 800b380:	2b00      	cmp	r3, #0
 800b382:	d002      	beq.n	800b38a <ds18b20_read+0xfa>
	{
		return result;
 800b384:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800b388:	e0e5      	b.n	800b556 <ds18b20_read+0x2c6>
	}

	// Write read scratchpad 0xBE
	buf[0] = 0xBE;
 800b38a:	23be      	movs	r3, #190	; 0xbe
 800b38c:	723b      	strb	r3, [r7, #8]
	len = 1;
 800b38e:	2301      	movs	r3, #1
 800b390:	f887 309c 	strb.w	r3, [r7, #156]	; 0x9c
	if(onewire_readwrite(device, buf, len) != STATUS_OK)
 800b394:	f897 209c 	ldrb.w	r2, [r7, #156]	; 0x9c
 800b398:	f107 0308 	add.w	r3, r7, #8
 800b39c:	4619      	mov	r1, r3
 800b39e:	6878      	ldr	r0, [r7, #4]
 800b3a0:	f7f7 fc28 	bl	8002bf4 <onewire_readwrite>
 800b3a4:	4603      	mov	r3, r0
 800b3a6:	2b00      	cmp	r3, #0
 800b3a8:	d002      	beq.n	800b3b0 <ds18b20_read+0x120>
	{
		return result;
 800b3aa:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800b3ae:	e0d2      	b.n	800b556 <ds18b20_read+0x2c6>
	}

	// Read scratchpad
	uint8_t crc_reg = 0;
 800b3b0:	2300      	movs	r3, #0
 800b3b2:	f887 309f 	strb.w	r3, [r7, #159]	; 0x9f
	buf[0] = 0xFF;
 800b3b6:	23ff      	movs	r3, #255	; 0xff
 800b3b8:	723b      	strb	r3, [r7, #8]
	buf[1] = 0xFF;
 800b3ba:	23ff      	movs	r3, #255	; 0xff
 800b3bc:	727b      	strb	r3, [r7, #9]
	buf[2] = 0xFF;
 800b3be:	23ff      	movs	r3, #255	; 0xff
 800b3c0:	72bb      	strb	r3, [r7, #10]
	buf[3] = 0xFF;
 800b3c2:	23ff      	movs	r3, #255	; 0xff
 800b3c4:	72fb      	strb	r3, [r7, #11]
	buf[4] = 0xFF;
 800b3c6:	23ff      	movs	r3, #255	; 0xff
 800b3c8:	733b      	strb	r3, [r7, #12]
	buf[5] = 0xFF;
 800b3ca:	23ff      	movs	r3, #255	; 0xff
 800b3cc:	737b      	strb	r3, [r7, #13]
	buf[6] = 0xFF;
 800b3ce:	23ff      	movs	r3, #255	; 0xff
 800b3d0:	73bb      	strb	r3, [r7, #14]
	buf[7] = 0xFF;
 800b3d2:	23ff      	movs	r3, #255	; 0xff
 800b3d4:	73fb      	strb	r3, [r7, #15]
	buf[8] = 0xFF;
 800b3d6:	23ff      	movs	r3, #255	; 0xff
 800b3d8:	743b      	strb	r3, [r7, #16]
	len = 9;
 800b3da:	2309      	movs	r3, #9
 800b3dc:	f887 309c 	strb.w	r3, [r7, #156]	; 0x9c
	if(onewire_readwrite(device, buf, len) != STATUS_OK)
 800b3e0:	f897 209c 	ldrb.w	r2, [r7, #156]	; 0x9c
 800b3e4:	f107 0308 	add.w	r3, r7, #8
 800b3e8:	4619      	mov	r1, r3
 800b3ea:	6878      	ldr	r0, [r7, #4]
 800b3ec:	f7f7 fc02 	bl	8002bf4 <onewire_readwrite>
 800b3f0:	4603      	mov	r3, r0
 800b3f2:	2b00      	cmp	r3, #0
 800b3f4:	d002      	beq.n	800b3fc <ds18b20_read+0x16c>
	{
		return result;
 800b3f6:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800b3fa:	e0ac      	b.n	800b556 <ds18b20_read+0x2c6>
	}
	for (uint8_t i = 0; i < 8; i++) {
 800b3fc:	2300      	movs	r3, #0
 800b3fe:	f887 309e 	strb.w	r3, [r7, #158]	; 0x9e
 800b402:	e069      	b.n	800b4d8 <ds18b20_read+0x248>
		for (uint8_t j = 0; j < 8; j++) {
 800b404:	2300      	movs	r3, #0
 800b406:	f887 309d 	strb.w	r3, [r7, #157]	; 0x9d
 800b40a:	e05c      	b.n	800b4c6 <ds18b20_read+0x236>
			uint8_t lsb = crc_reg & 0x01;
 800b40c:	f897 309f 	ldrb.w	r3, [r7, #159]	; 0x9f
 800b410:	f003 0301 	and.w	r3, r3, #1
 800b414:	f887 308d 	strb.w	r3, [r7, #141]	; 0x8d
			crc_reg >>= 1;
 800b418:	f897 309f 	ldrb.w	r3, [r7, #159]	; 0x9f
 800b41c:	085b      	lsrs	r3, r3, #1
 800b41e:	f887 309f 	strb.w	r3, [r7, #159]	; 0x9f
			uint8_t input = lsb ^ ((buf[i] >> j) & 0x01);
 800b422:	f897 309e 	ldrb.w	r3, [r7, #158]	; 0x9e
 800b426:	33a0      	adds	r3, #160	; 0xa0
 800b428:	443b      	add	r3, r7
 800b42a:	f813 3c98 	ldrb.w	r3, [r3, #-152]
 800b42e:	461a      	mov	r2, r3
 800b430:	f897 309d 	ldrb.w	r3, [r7, #157]	; 0x9d
 800b434:	fa42 f303 	asr.w	r3, r2, r3
 800b438:	b25b      	sxtb	r3, r3
 800b43a:	f003 0301 	and.w	r3, r3, #1
 800b43e:	b25a      	sxtb	r2, r3
 800b440:	f997 308d 	ldrsb.w	r3, [r7, #141]	; 0x8d
 800b444:	4053      	eors	r3, r2
 800b446:	b25b      	sxtb	r3, r3
 800b448:	f887 308c 	strb.w	r3, [r7, #140]	; 0x8c
			crc_reg |= input << 7;
 800b44c:	f897 308c 	ldrb.w	r3, [r7, #140]	; 0x8c
 800b450:	01db      	lsls	r3, r3, #7
 800b452:	b25a      	sxtb	r2, r3
 800b454:	f997 309f 	ldrsb.w	r3, [r7, #159]	; 0x9f
 800b458:	4313      	orrs	r3, r2
 800b45a:	b25b      	sxtb	r3, r3
 800b45c:	f887 309f 	strb.w	r3, [r7, #159]	; 0x9f
			if (((crc_reg >> 3) & 0x01) ^ input)
 800b460:	f897 309f 	ldrb.w	r3, [r7, #159]	; 0x9f
 800b464:	08db      	lsrs	r3, r3, #3
 800b466:	b2db      	uxtb	r3, r3
 800b468:	f003 0201 	and.w	r2, r3, #1
 800b46c:	f897 308c 	ldrb.w	r3, [r7, #140]	; 0x8c
 800b470:	429a      	cmp	r2, r3
 800b472:	d006      	beq.n	800b482 <ds18b20_read+0x1f2>
			{
				crc_reg |= (1 << 3);
 800b474:	f897 309f 	ldrb.w	r3, [r7, #159]	; 0x9f
 800b478:	f043 0308 	orr.w	r3, r3, #8
 800b47c:	f887 309f 	strb.w	r3, [r7, #159]	; 0x9f
 800b480:	e005      	b.n	800b48e <ds18b20_read+0x1fe>
			}
			else
			{
				crc_reg &= ~(1 << 3);
 800b482:	f897 309f 	ldrb.w	r3, [r7, #159]	; 0x9f
 800b486:	f023 0308 	bic.w	r3, r3, #8
 800b48a:	f887 309f 	strb.w	r3, [r7, #159]	; 0x9f
			}
			if (((crc_reg >> 2) & 0x01) ^ input) {
 800b48e:	f897 309f 	ldrb.w	r3, [r7, #159]	; 0x9f
 800b492:	089b      	lsrs	r3, r3, #2
 800b494:	b2db      	uxtb	r3, r3
 800b496:	f003 0201 	and.w	r2, r3, #1
 800b49a:	f897 308c 	ldrb.w	r3, [r7, #140]	; 0x8c
 800b49e:	429a      	cmp	r2, r3
 800b4a0:	d006      	beq.n	800b4b0 <ds18b20_read+0x220>
				crc_reg |= (1 << 2);
 800b4a2:	f897 309f 	ldrb.w	r3, [r7, #159]	; 0x9f
 800b4a6:	f043 0304 	orr.w	r3, r3, #4
 800b4aa:	f887 309f 	strb.w	r3, [r7, #159]	; 0x9f
 800b4ae:	e005      	b.n	800b4bc <ds18b20_read+0x22c>
			}
			else
			{
				crc_reg &= ~(1 << 2);
 800b4b0:	f897 309f 	ldrb.w	r3, [r7, #159]	; 0x9f
 800b4b4:	f023 0304 	bic.w	r3, r3, #4
 800b4b8:	f887 309f 	strb.w	r3, [r7, #159]	; 0x9f
		for (uint8_t j = 0; j < 8; j++) {
 800b4bc:	f897 309d 	ldrb.w	r3, [r7, #157]	; 0x9d
 800b4c0:	3301      	adds	r3, #1
 800b4c2:	f887 309d 	strb.w	r3, [r7, #157]	; 0x9d
 800b4c6:	f897 309d 	ldrb.w	r3, [r7, #157]	; 0x9d
 800b4ca:	2b07      	cmp	r3, #7
 800b4cc:	d99e      	bls.n	800b40c <ds18b20_read+0x17c>
	for (uint8_t i = 0; i < 8; i++) {
 800b4ce:	f897 309e 	ldrb.w	r3, [r7, #158]	; 0x9e
 800b4d2:	3301      	adds	r3, #1
 800b4d4:	f887 309e 	strb.w	r3, [r7, #158]	; 0x9e
 800b4d8:	f897 309e 	ldrb.w	r3, [r7, #158]	; 0x9e
 800b4dc:	2b07      	cmp	r3, #7
 800b4de:	d991      	bls.n	800b404 <ds18b20_read+0x174>
			}
		}
	}
	if(crc_reg != buf[8])
 800b4e0:	7c3b      	ldrb	r3, [r7, #16]
 800b4e2:	f897 209f 	ldrb.w	r2, [r7, #159]	; 0x9f
 800b4e6:	429a      	cmp	r2, r3
 800b4e8:	d002      	beq.n	800b4f0 <ds18b20_read+0x260>
	{
		return result;
 800b4ea:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800b4ee:	e032      	b.n	800b556 <ds18b20_read+0x2c6>
	}

	uint16_t temp_raw = ((uint16_t) buf[1] << 8) | buf[0];
 800b4f0:	7a7b      	ldrb	r3, [r7, #9]
 800b4f2:	021b      	lsls	r3, r3, #8
 800b4f4:	b21a      	sxth	r2, r3
 800b4f6:	7a3b      	ldrb	r3, [r7, #8]
 800b4f8:	b21b      	sxth	r3, r3
 800b4fa:	4313      	orrs	r3, r2
 800b4fc:	b21b      	sxth	r3, r3
 800b4fe:	f8a7 308e 	strh.w	r3, [r7, #142]	; 0x8e
	result.temperature = ((temp_raw & 0x7F8) / 16.0);
 800b502:	f8b7 308e 	ldrh.w	r3, [r7, #142]	; 0x8e
 800b506:	f403 63ff 	and.w	r3, r3, #2040	; 0x7f8
 800b50a:	4618      	mov	r0, r3
 800b50c:	f7f4 ffe2 	bl	80004d4 <__aeabi_i2d>
 800b510:	f04f 0200 	mov.w	r2, #0
 800b514:	4b13      	ldr	r3, [pc, #76]	; (800b564 <ds18b20_read+0x2d4>)
 800b516:	f7f5 f971 	bl	80007fc <__aeabi_ddiv>
 800b51a:	4602      	mov	r2, r0
 800b51c:	460b      	mov	r3, r1
 800b51e:	4610      	mov	r0, r2
 800b520:	4619      	mov	r1, r3
 800b522:	f7f5 fb19 	bl	8000b58 <__aeabi_d2f>
 800b526:	4603      	mov	r3, r0
 800b528:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
	result.temperature *= temp_raw & 0xF800 ? -1 : 1;
 800b52c:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 800b530:	f8b7 308e 	ldrh.w	r3, [r7, #142]	; 0x8e
 800b534:	f403 4378 	and.w	r3, r3, #63488	; 0xf800
 800b538:	2b00      	cmp	r3, #0
 800b53a:	d001      	beq.n	800b540 <ds18b20_read+0x2b0>
 800b53c:	4b0a      	ldr	r3, [pc, #40]	; (800b568 <ds18b20_read+0x2d8>)
 800b53e:	e001      	b.n	800b544 <ds18b20_read+0x2b4>
 800b540:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 800b544:	4611      	mov	r1, r2
 800b546:	4618      	mov	r0, r3
 800b548:	f7f5 fc64 	bl	8000e14 <__aeabi_fmul>
 800b54c:	4603      	mov	r3, r0
 800b54e:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88

	return result;
 800b552:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
}
 800b556:	4618      	mov	r0, r3
 800b558:	37a0      	adds	r7, #160	; 0xa0
 800b55a:	46bd      	mov	sp, r7
 800b55c:	bdb0      	pop	{r4, r5, r7, pc}
 800b55e:	bf00      	nop
 800b560:	7fc00000 	.word	0x7fc00000
 800b564:	40300000 	.word	0x40300000
 800b568:	bf800000 	.word	0xbf800000

0800b56c <iis2mdc_init>:
#include <string.h>
#include <stdio.h>

#include "hab_timer.h"

Status iis2mdc_init(I2cDevice* device, Iis2mdcODR odr) {
 800b56c:	b580      	push	{r7, lr}
 800b56e:	b084      	sub	sp, #16
 800b570:	af00      	add	r7, sp, #0
 800b572:	6078      	str	r0, [r7, #4]
 800b574:	460b      	mov	r3, r1
 800b576:	70fb      	strb	r3, [r7, #3]
    uint8_t buf[2];

    // Read WHO_AM_I register to confirm we're connected
    buf[0] = IIS2MDC_WHO_AM_I;
 800b578:	234f      	movs	r3, #79	; 0x4f
 800b57a:	733b      	strb	r3, [r7, #12]
    if (i2c_write(device, buf, 1) != STATUS_OK) {
 800b57c:	f107 030c 	add.w	r3, r7, #12
 800b580:	2201      	movs	r2, #1
 800b582:	4619      	mov	r1, r3
 800b584:	6878      	ldr	r0, [r7, #4]
 800b586:	f7f6 fe09 	bl	800219c <i2c_write>
 800b58a:	4603      	mov	r3, r0
 800b58c:	2b00      	cmp	r3, #0
 800b58e:	d001      	beq.n	800b594 <iis2mdc_init+0x28>
    	return STATUS_ERROR;
 800b590:	2302      	movs	r3, #2
 800b592:	e027      	b.n	800b5e4 <iis2mdc_init+0x78>
    }
    if (i2c_read(device, buf, 1) != STATUS_OK) {
 800b594:	f107 030c 	add.w	r3, r7, #12
 800b598:	2201      	movs	r2, #1
 800b59a:	4619      	mov	r1, r3
 800b59c:	6878      	ldr	r0, [r7, #4]
 800b59e:	f7f6 fe29 	bl	80021f4 <i2c_read>
 800b5a2:	4603      	mov	r3, r0
 800b5a4:	2b00      	cmp	r3, #0
 800b5a6:	d001      	beq.n	800b5ac <iis2mdc_init+0x40>
        return STATUS_ERROR;
 800b5a8:	2302      	movs	r3, #2
 800b5aa:	e01b      	b.n	800b5e4 <iis2mdc_init+0x78>
    }
    if (buf[0] != 0b01000000) {
 800b5ac:	7b3b      	ldrb	r3, [r7, #12]
 800b5ae:	2b40      	cmp	r3, #64	; 0x40
 800b5b0:	d001      	beq.n	800b5b6 <iis2mdc_init+0x4a>
        return STATUS_ERROR;
 800b5b2:	2302      	movs	r3, #2
 800b5b4:	e016      	b.n	800b5e4 <iis2mdc_init+0x78>
    }

    // Perform configuration
    buf[0] = IIS2MDC_CFG_A;
 800b5b6:	2360      	movs	r3, #96	; 0x60
 800b5b8:	733b      	strb	r3, [r7, #12]
    buf[1] = ((1 << 7) |     // Enable temperature compensation
              (odr << 2) |   // Set output data rate from args
 800b5ba:	78fb      	ldrb	r3, [r7, #3]
 800b5bc:	009b      	lsls	r3, r3, #2
 800b5be:	b25b      	sxtb	r3, r3
 800b5c0:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800b5c4:	b25b      	sxtb	r3, r3
 800b5c6:	b2db      	uxtb	r3, r3
    buf[1] = ((1 << 7) |     // Enable temperature compensation
 800b5c8:	737b      	strb	r3, [r7, #13]
              (0b00 << 0));  // Set operation mode to continuous
    if (i2c_write(device, buf, 2) != STATUS_OK) {
 800b5ca:	f107 030c 	add.w	r3, r7, #12
 800b5ce:	2202      	movs	r2, #2
 800b5d0:	4619      	mov	r1, r3
 800b5d2:	6878      	ldr	r0, [r7, #4]
 800b5d4:	f7f6 fde2 	bl	800219c <i2c_write>
 800b5d8:	4603      	mov	r3, r0
 800b5da:	2b00      	cmp	r3, #0
 800b5dc:	d001      	beq.n	800b5e2 <iis2mdc_init+0x76>
        return STATUS_ERROR;
 800b5de:	2302      	movs	r3, #2
 800b5e0:	e000      	b.n	800b5e4 <iis2mdc_init+0x78>
    }

    return STATUS_OK;
 800b5e2:	2300      	movs	r3, #0
}
 800b5e4:	4618      	mov	r0, r3
 800b5e6:	3710      	adds	r7, #16
 800b5e8:	46bd      	mov	sp, r7
 800b5ea:	bd80      	pop	{r7, pc}

0800b5ec <iis2mdc_read>:

Mag iis2mdc_read(I2cDevice* device) {
 800b5ec:	b590      	push	{r4, r7, lr}
 800b5ee:	b089      	sub	sp, #36	; 0x24
 800b5f0:	af00      	add	r7, sp, #0
 800b5f2:	6078      	str	r0, [r7, #4]
 800b5f4:	6039      	str	r1, [r7, #0]
    uint8_t buf[6];
    Mag mag = {NAN, NAN, NAN};
 800b5f6:	4a4d      	ldr	r2, [pc, #308]	; (800b72c <iis2mdc_read+0x140>)
 800b5f8:	f107 030c 	add.w	r3, r7, #12
 800b5fc:	ca07      	ldmia	r2, {r0, r1, r2}
 800b5fe:	e883 0007 	stmia.w	r3, {r0, r1, r2}

    buf[0] = IIS2MDC_OUT | 0x80;  // Set MSb for auto increment
 800b602:	23e8      	movs	r3, #232	; 0xe8
 800b604:	763b      	strb	r3, [r7, #24]
    if (i2c_write(device, buf, 1) != STATUS_OK) {
 800b606:	f107 0318 	add.w	r3, r7, #24
 800b60a:	2201      	movs	r2, #1
 800b60c:	4619      	mov	r1, r3
 800b60e:	6838      	ldr	r0, [r7, #0]
 800b610:	f7f6 fdc4 	bl	800219c <i2c_write>
 800b614:	4603      	mov	r3, r0
 800b616:	2b00      	cmp	r3, #0
 800b618:	d008      	beq.n	800b62c <iis2mdc_read+0x40>
        return mag;
 800b61a:	687b      	ldr	r3, [r7, #4]
 800b61c:	461c      	mov	r4, r3
 800b61e:	f107 030c 	add.w	r3, r7, #12
 800b622:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800b626:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800b62a:	e07a      	b.n	800b722 <iis2mdc_read+0x136>
    }
    if (i2c_read(device, buf, 6) != STATUS_OK) {
 800b62c:	f107 0318 	add.w	r3, r7, #24
 800b630:	2206      	movs	r2, #6
 800b632:	4619      	mov	r1, r3
 800b634:	6838      	ldr	r0, [r7, #0]
 800b636:	f7f6 fddd 	bl	80021f4 <i2c_read>
 800b63a:	4603      	mov	r3, r0
 800b63c:	2b00      	cmp	r3, #0
 800b63e:	d008      	beq.n	800b652 <iis2mdc_read+0x66>
        return mag;
 800b640:	687b      	ldr	r3, [r7, #4]
 800b642:	461c      	mov	r4, r3
 800b644:	f107 030c 	add.w	r3, r7, #12
 800b648:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800b64c:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800b650:	e067      	b.n	800b722 <iis2mdc_read+0x136>
    }

    mag.magX =
        (int16_t)(((uint16_t)buf[1] << 8) | (uint16_t)buf[0]) * 1.5 / 1000;
 800b652:	7e7b      	ldrb	r3, [r7, #25]
 800b654:	021b      	lsls	r3, r3, #8
 800b656:	b21a      	sxth	r2, r3
 800b658:	7e3b      	ldrb	r3, [r7, #24]
 800b65a:	b21b      	sxth	r3, r3
 800b65c:	4313      	orrs	r3, r2
 800b65e:	b21b      	sxth	r3, r3
 800b660:	4618      	mov	r0, r3
 800b662:	f7f4 ff37 	bl	80004d4 <__aeabi_i2d>
 800b666:	f04f 0200 	mov.w	r2, #0
 800b66a:	4b31      	ldr	r3, [pc, #196]	; (800b730 <iis2mdc_read+0x144>)
 800b66c:	f7f4 ff9c 	bl	80005a8 <__aeabi_dmul>
 800b670:	4602      	mov	r2, r0
 800b672:	460b      	mov	r3, r1
 800b674:	4610      	mov	r0, r2
 800b676:	4619      	mov	r1, r3
 800b678:	f04f 0200 	mov.w	r2, #0
 800b67c:	4b2d      	ldr	r3, [pc, #180]	; (800b734 <iis2mdc_read+0x148>)
 800b67e:	f7f5 f8bd 	bl	80007fc <__aeabi_ddiv>
 800b682:	4602      	mov	r2, r0
 800b684:	460b      	mov	r3, r1
 800b686:	4610      	mov	r0, r2
 800b688:	4619      	mov	r1, r3
 800b68a:	f7f5 fa65 	bl	8000b58 <__aeabi_d2f>
 800b68e:	4603      	mov	r3, r0
    mag.magX =
 800b690:	60fb      	str	r3, [r7, #12]
    mag.magY =
        (int16_t)(((uint16_t)buf[3] << 8) | (uint16_t)buf[2]) * 1.5 / 1000;
 800b692:	7efb      	ldrb	r3, [r7, #27]
 800b694:	021b      	lsls	r3, r3, #8
 800b696:	b21a      	sxth	r2, r3
 800b698:	7ebb      	ldrb	r3, [r7, #26]
 800b69a:	b21b      	sxth	r3, r3
 800b69c:	4313      	orrs	r3, r2
 800b69e:	b21b      	sxth	r3, r3
 800b6a0:	4618      	mov	r0, r3
 800b6a2:	f7f4 ff17 	bl	80004d4 <__aeabi_i2d>
 800b6a6:	f04f 0200 	mov.w	r2, #0
 800b6aa:	4b21      	ldr	r3, [pc, #132]	; (800b730 <iis2mdc_read+0x144>)
 800b6ac:	f7f4 ff7c 	bl	80005a8 <__aeabi_dmul>
 800b6b0:	4602      	mov	r2, r0
 800b6b2:	460b      	mov	r3, r1
 800b6b4:	4610      	mov	r0, r2
 800b6b6:	4619      	mov	r1, r3
 800b6b8:	f04f 0200 	mov.w	r2, #0
 800b6bc:	4b1d      	ldr	r3, [pc, #116]	; (800b734 <iis2mdc_read+0x148>)
 800b6be:	f7f5 f89d 	bl	80007fc <__aeabi_ddiv>
 800b6c2:	4602      	mov	r2, r0
 800b6c4:	460b      	mov	r3, r1
 800b6c6:	4610      	mov	r0, r2
 800b6c8:	4619      	mov	r1, r3
 800b6ca:	f7f5 fa45 	bl	8000b58 <__aeabi_d2f>
 800b6ce:	4603      	mov	r3, r0
    mag.magY =
 800b6d0:	613b      	str	r3, [r7, #16]
    mag.magZ =
        (int16_t)(((uint16_t)buf[5] << 8) | (uint16_t)buf[4]) * 1.5 / 1000;
 800b6d2:	7f7b      	ldrb	r3, [r7, #29]
 800b6d4:	021b      	lsls	r3, r3, #8
 800b6d6:	b21a      	sxth	r2, r3
 800b6d8:	7f3b      	ldrb	r3, [r7, #28]
 800b6da:	b21b      	sxth	r3, r3
 800b6dc:	4313      	orrs	r3, r2
 800b6de:	b21b      	sxth	r3, r3
 800b6e0:	4618      	mov	r0, r3
 800b6e2:	f7f4 fef7 	bl	80004d4 <__aeabi_i2d>
 800b6e6:	f04f 0200 	mov.w	r2, #0
 800b6ea:	4b11      	ldr	r3, [pc, #68]	; (800b730 <iis2mdc_read+0x144>)
 800b6ec:	f7f4 ff5c 	bl	80005a8 <__aeabi_dmul>
 800b6f0:	4602      	mov	r2, r0
 800b6f2:	460b      	mov	r3, r1
 800b6f4:	4610      	mov	r0, r2
 800b6f6:	4619      	mov	r1, r3
 800b6f8:	f04f 0200 	mov.w	r2, #0
 800b6fc:	4b0d      	ldr	r3, [pc, #52]	; (800b734 <iis2mdc_read+0x148>)
 800b6fe:	f7f5 f87d 	bl	80007fc <__aeabi_ddiv>
 800b702:	4602      	mov	r2, r0
 800b704:	460b      	mov	r3, r1
 800b706:	4610      	mov	r0, r2
 800b708:	4619      	mov	r1, r3
 800b70a:	f7f5 fa25 	bl	8000b58 <__aeabi_d2f>
 800b70e:	4603      	mov	r3, r0
    mag.magZ =
 800b710:	617b      	str	r3, [r7, #20]

    return mag;
 800b712:	687b      	ldr	r3, [r7, #4]
 800b714:	461c      	mov	r4, r3
 800b716:	f107 030c 	add.w	r3, r7, #12
 800b71a:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800b71e:	e884 0007 	stmia.w	r4, {r0, r1, r2}
}
 800b722:	6878      	ldr	r0, [r7, #4]
 800b724:	3724      	adds	r7, #36	; 0x24
 800b726:	46bd      	mov	sp, r7
 800b728:	bd90      	pop	{r4, r7, pc}
 800b72a:	bf00      	nop
 800b72c:	0801a114 	.word	0x0801a114
 800b730:	3ff80000 	.word	0x3ff80000
 800b734:	408f4000 	.word	0x408f4000

0800b738 <lsm6dsox_init>:
#include "stdio.h"

Lsm6dsoxAccelRange g_current_accel_range = LSM6DSOX_XL_RANGE_16_G;
Lsm6dsoxGyroRange g_current_gyro_range = LSM6DSOX_G_RANGE_2000_DPS;

Status lsm6dsox_init(I2cDevice* device) {
 800b738:	b580      	push	{r7, lr}
 800b73a:	b084      	sub	sp, #16
 800b73c:	af00      	add	r7, sp, #0
 800b73e:	6078      	str	r0, [r7, #4]
	uint8_t buf[2];

	// Read WHO_AM_I register to confirm we're connected
	buf[0] = LSM6DSOX_WHO_AM_I;
 800b740:	230f      	movs	r3, #15
 800b742:	733b      	strb	r3, [r7, #12]
	if (i2c_write(device, buf, 1) != STATUS_OK) {
 800b744:	f107 030c 	add.w	r3, r7, #12
 800b748:	2201      	movs	r2, #1
 800b74a:	4619      	mov	r1, r3
 800b74c:	6878      	ldr	r0, [r7, #4]
 800b74e:	f7f6 fd25 	bl	800219c <i2c_write>
 800b752:	4603      	mov	r3, r0
 800b754:	2b00      	cmp	r3, #0
 800b756:	d001      	beq.n	800b75c <lsm6dsox_init+0x24>
		return STATUS_ERROR;
 800b758:	2302      	movs	r3, #2
 800b75a:	e051      	b.n	800b800 <lsm6dsox_init+0xc8>
	}
	if (i2c_read(device, buf, 1) != STATUS_OK) {
 800b75c:	f107 030c 	add.w	r3, r7, #12
 800b760:	2201      	movs	r2, #1
 800b762:	4619      	mov	r1, r3
 800b764:	6878      	ldr	r0, [r7, #4]
 800b766:	f7f6 fd45 	bl	80021f4 <i2c_read>
 800b76a:	4603      	mov	r3, r0
 800b76c:	2b00      	cmp	r3, #0
 800b76e:	d001      	beq.n	800b774 <lsm6dsox_init+0x3c>
		return STATUS_ERROR;
 800b770:	2302      	movs	r3, #2
 800b772:	e045      	b.n	800b800 <lsm6dsox_init+0xc8>
	}
	if (buf[0] != 0x6C) {
 800b774:	7b3b      	ldrb	r3, [r7, #12]
 800b776:	2b6c      	cmp	r3, #108	; 0x6c
 800b778:	d001      	beq.n	800b77e <lsm6dsox_init+0x46>
		return STATUS_ERROR;
 800b77a:	2302      	movs	r3, #2
 800b77c:	e040      	b.n	800b800 <lsm6dsox_init+0xc8>
	}

	// Perform configuration
	buf[0] = LSM6DSOX_CTRL3_C;
 800b77e:	2312      	movs	r3, #18
 800b780:	733b      	strb	r3, [r7, #12]
	buf[1] = 0x85;  // Reset
 800b782:	2385      	movs	r3, #133	; 0x85
 800b784:	737b      	strb	r3, [r7, #13]
	if (i2c_write(device, buf, 2) != STATUS_OK) {
 800b786:	f107 030c 	add.w	r3, r7, #12
 800b78a:	2202      	movs	r2, #2
 800b78c:	4619      	mov	r1, r3
 800b78e:	6878      	ldr	r0, [r7, #4]
 800b790:	f7f6 fd04 	bl	800219c <i2c_write>
 800b794:	4603      	mov	r3, r0
 800b796:	2b00      	cmp	r3, #0
 800b798:	d001      	beq.n	800b79e <lsm6dsox_init+0x66>
		return STATUS_ERROR;
 800b79a:	2302      	movs	r3, #2
 800b79c:	e030      	b.n	800b800 <lsm6dsox_init+0xc8>
	}

	// Disable I3C and DEN value
	buf[0] = LSM6DSOX_CTRL9_XL;
 800b79e:	2318      	movs	r3, #24
 800b7a0:	733b      	strb	r3, [r7, #12]
	buf[1] = 0x02;
 800b7a2:	2302      	movs	r3, #2
 800b7a4:	737b      	strb	r3, [r7, #13]
	if (i2c_write(device, buf, 2) != STATUS_OK) {
 800b7a6:	f107 030c 	add.w	r3, r7, #12
 800b7aa:	2202      	movs	r2, #2
 800b7ac:	4619      	mov	r1, r3
 800b7ae:	6878      	ldr	r0, [r7, #4]
 800b7b0:	f7f6 fcf4 	bl	800219c <i2c_write>
 800b7b4:	4603      	mov	r3, r0
 800b7b6:	2b00      	cmp	r3, #0
 800b7b8:	d001      	beq.n	800b7be <lsm6dsox_init+0x86>
		return STATUS_ERROR;
 800b7ba:	2302      	movs	r3, #2
 800b7bc:	e020      	b.n	800b800 <lsm6dsox_init+0xc8>
	}

	// Enable and configure the accel to 16g range and 6.66khz rate
	buf[0] = LSM6DSOX_CTRL1_XL;
 800b7be:	2310      	movs	r3, #16
 800b7c0:	733b      	strb	r3, [r7, #12]
	buf[1] = LSM6DSOX_XL_RANGE_16_G | LSM6DSOX_XL_RATE_6_66_KHZ;
 800b7c2:	23a4      	movs	r3, #164	; 0xa4
 800b7c4:	737b      	strb	r3, [r7, #13]
	if (i2c_write(device, buf, 2) != STATUS_OK) {
 800b7c6:	f107 030c 	add.w	r3, r7, #12
 800b7ca:	2202      	movs	r2, #2
 800b7cc:	4619      	mov	r1, r3
 800b7ce:	6878      	ldr	r0, [r7, #4]
 800b7d0:	f7f6 fce4 	bl	800219c <i2c_write>
 800b7d4:	4603      	mov	r3, r0
 800b7d6:	2b00      	cmp	r3, #0
 800b7d8:	d001      	beq.n	800b7de <lsm6dsox_init+0xa6>
		return STATUS_ERROR;
 800b7da:	2302      	movs	r3, #2
 800b7dc:	e010      	b.n	800b800 <lsm6dsox_init+0xc8>
	}

	// Enable and configure the gyro to 2000dps range and 6.66khz rate
	buf[0] = LSM6DSOX_CTRL2_G;
 800b7de:	2311      	movs	r3, #17
 800b7e0:	733b      	strb	r3, [r7, #12]
	buf[1] = LSM6DSOX_G_RANGE_2000_DPS | LSM6DSOX_G_RATE_6_66_KHZ;
 800b7e2:	23ac      	movs	r3, #172	; 0xac
 800b7e4:	737b      	strb	r3, [r7, #13]
	if (i2c_write(device, buf, 2) != STATUS_OK) {
 800b7e6:	f107 030c 	add.w	r3, r7, #12
 800b7ea:	2202      	movs	r2, #2
 800b7ec:	4619      	mov	r1, r3
 800b7ee:	6878      	ldr	r0, [r7, #4]
 800b7f0:	f7f6 fcd4 	bl	800219c <i2c_write>
 800b7f4:	4603      	mov	r3, r0
 800b7f6:	2b00      	cmp	r3, #0
 800b7f8:	d001      	beq.n	800b7fe <lsm6dsox_init+0xc6>
		return STATUS_ERROR;
 800b7fa:	2302      	movs	r3, #2
 800b7fc:	e000      	b.n	800b800 <lsm6dsox_init+0xc8>
	}

	return STATUS_OK;
 800b7fe:	2300      	movs	r3, #0
}
 800b800:	4618      	mov	r0, r3
 800b802:	3710      	adds	r7, #16
 800b804:	46bd      	mov	sp, r7
 800b806:	bd80      	pop	{r7, pc}

0800b808 <lsm6dsox_read_accel>:

Accel lsm6dsox_read_accel(I2cDevice* device) {
 800b808:	b590      	push	{r4, r7, lr}
 800b80a:	b08f      	sub	sp, #60	; 0x3c
 800b80c:	af00      	add	r7, sp, #0
 800b80e:	6078      	str	r0, [r7, #4]
 800b810:	6039      	str	r1, [r7, #0]
    Accel result;

    // Read all 6 registers at once
    uint8_t rx_buf[6];
    rx_buf[0] = LSM6DSOX_OUT_A;
 800b812:	2328      	movs	r3, #40	; 0x28
 800b814:	733b      	strb	r3, [r7, #12]
    if (i2c_write(device, rx_buf, 1) != STATUS_OK) {
 800b816:	f107 030c 	add.w	r3, r7, #12
 800b81a:	2201      	movs	r2, #1
 800b81c:	4619      	mov	r1, r3
 800b81e:	6838      	ldr	r0, [r7, #0]
 800b820:	f7f6 fcbc 	bl	800219c <i2c_write>
 800b824:	4603      	mov	r3, r0
 800b826:	2b00      	cmp	r3, #0
 800b828:	d00e      	beq.n	800b848 <lsm6dsox_read_accel+0x40>
    	result.accelX = NAN;
 800b82a:	4b59      	ldr	r3, [pc, #356]	; (800b990 <lsm6dsox_read_accel+0x188>)
 800b82c:	617b      	str	r3, [r7, #20]
		result.accelY = NAN;
 800b82e:	4b58      	ldr	r3, [pc, #352]	; (800b990 <lsm6dsox_read_accel+0x188>)
 800b830:	61bb      	str	r3, [r7, #24]
		result.accelZ = NAN;
 800b832:	4b57      	ldr	r3, [pc, #348]	; (800b990 <lsm6dsox_read_accel+0x188>)
 800b834:	61fb      	str	r3, [r7, #28]
		return result;
 800b836:	687b      	ldr	r3, [r7, #4]
 800b838:	461c      	mov	r4, r3
 800b83a:	f107 0314 	add.w	r3, r7, #20
 800b83e:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800b842:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800b846:	e09e      	b.n	800b986 <lsm6dsox_read_accel+0x17e>
	}
    if (i2c_read(device, rx_buf, 6) != STATUS_OK) {
 800b848:	f107 030c 	add.w	r3, r7, #12
 800b84c:	2206      	movs	r2, #6
 800b84e:	4619      	mov	r1, r3
 800b850:	6838      	ldr	r0, [r7, #0]
 800b852:	f7f6 fccf 	bl	80021f4 <i2c_read>
 800b856:	4603      	mov	r3, r0
 800b858:	2b00      	cmp	r3, #0
 800b85a:	d00e      	beq.n	800b87a <lsm6dsox_read_accel+0x72>
        result.accelX = NAN;
 800b85c:	4b4c      	ldr	r3, [pc, #304]	; (800b990 <lsm6dsox_read_accel+0x188>)
 800b85e:	617b      	str	r3, [r7, #20]
        result.accelY = NAN;
 800b860:	4b4b      	ldr	r3, [pc, #300]	; (800b990 <lsm6dsox_read_accel+0x188>)
 800b862:	61bb      	str	r3, [r7, #24]
        result.accelZ = NAN;
 800b864:	4b4a      	ldr	r3, [pc, #296]	; (800b990 <lsm6dsox_read_accel+0x188>)
 800b866:	61fb      	str	r3, [r7, #28]
        return result;
 800b868:	687b      	ldr	r3, [r7, #4]
 800b86a:	461c      	mov	r4, r3
 800b86c:	f107 0314 	add.w	r3, r7, #20
 800b870:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800b874:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800b878:	e085      	b.n	800b986 <lsm6dsox_read_accel+0x17e>
    }

    // Convert unsigned 8-bit halves to signed 16-bit numbers
    int16_t acc_x_raw = ((int16_t)(((uint16_t)rx_buf[1] << 8) | rx_buf[0]));
 800b87a:	7b7b      	ldrb	r3, [r7, #13]
 800b87c:	021b      	lsls	r3, r3, #8
 800b87e:	b21a      	sxth	r2, r3
 800b880:	7b3b      	ldrb	r3, [r7, #12]
 800b882:	b21b      	sxth	r3, r3
 800b884:	4313      	orrs	r3, r2
 800b886:	867b      	strh	r3, [r7, #50]	; 0x32
    int16_t acc_y_raw = ((int16_t)(((uint16_t)rx_buf[3] << 8) | rx_buf[2]));
 800b888:	7bfb      	ldrb	r3, [r7, #15]
 800b88a:	021b      	lsls	r3, r3, #8
 800b88c:	b21a      	sxth	r2, r3
 800b88e:	7bbb      	ldrb	r3, [r7, #14]
 800b890:	b21b      	sxth	r3, r3
 800b892:	4313      	orrs	r3, r2
 800b894:	863b      	strh	r3, [r7, #48]	; 0x30
    int16_t acc_z_raw = ((int16_t)(((uint16_t)rx_buf[5] << 8) | rx_buf[4]));
 800b896:	7c7b      	ldrb	r3, [r7, #17]
 800b898:	021b      	lsls	r3, r3, #8
 800b89a:	b21a      	sxth	r2, r3
 800b89c:	7c3b      	ldrb	r3, [r7, #16]
 800b89e:	b21b      	sxth	r3, r3
 800b8a0:	4313      	orrs	r3, r2
 800b8a2:	85fb      	strh	r3, [r7, #46]	; 0x2e

    // Convert data to units of g
    float conversion_factor = 0;
 800b8a4:	f04f 0300 	mov.w	r3, #0
 800b8a8:	637b      	str	r3, [r7, #52]	; 0x34
    switch (g_current_accel_range) {
 800b8aa:	4b3a      	ldr	r3, [pc, #232]	; (800b994 <lsm6dsox_read_accel+0x18c>)
 800b8ac:	781b      	ldrb	r3, [r3, #0]
 800b8ae:	2b0c      	cmp	r3, #12
 800b8b0:	d828      	bhi.n	800b904 <lsm6dsox_read_accel+0xfc>
 800b8b2:	a201      	add	r2, pc, #4	; (adr r2, 800b8b8 <lsm6dsox_read_accel+0xb0>)
 800b8b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b8b8:	0800b8ed 	.word	0x0800b8ed
 800b8bc:	0800b905 	.word	0x0800b905
 800b8c0:	0800b905 	.word	0x0800b905
 800b8c4:	0800b905 	.word	0x0800b905
 800b8c8:	0800b8ff 	.word	0x0800b8ff
 800b8cc:	0800b905 	.word	0x0800b905
 800b8d0:	0800b905 	.word	0x0800b905
 800b8d4:	0800b905 	.word	0x0800b905
 800b8d8:	0800b8f3 	.word	0x0800b8f3
 800b8dc:	0800b905 	.word	0x0800b905
 800b8e0:	0800b905 	.word	0x0800b905
 800b8e4:	0800b905 	.word	0x0800b905
 800b8e8:	0800b8f9 	.word	0x0800b8f9
        case LSM6DSOX_XL_RANGE_2_G:
            conversion_factor = 0.061;
 800b8ec:	4b2a      	ldr	r3, [pc, #168]	; (800b998 <lsm6dsox_read_accel+0x190>)
 800b8ee:	637b      	str	r3, [r7, #52]	; 0x34
            break;
 800b8f0:	e008      	b.n	800b904 <lsm6dsox_read_accel+0xfc>
        case LSM6DSOX_XL_RANGE_4_G:
            conversion_factor = 0.122;
 800b8f2:	4b2a      	ldr	r3, [pc, #168]	; (800b99c <lsm6dsox_read_accel+0x194>)
 800b8f4:	637b      	str	r3, [r7, #52]	; 0x34
            break;
 800b8f6:	e005      	b.n	800b904 <lsm6dsox_read_accel+0xfc>
        case LSM6DSOX_XL_RANGE_8_G:
            conversion_factor = 0.244;
 800b8f8:	4b29      	ldr	r3, [pc, #164]	; (800b9a0 <lsm6dsox_read_accel+0x198>)
 800b8fa:	637b      	str	r3, [r7, #52]	; 0x34
            break;
 800b8fc:	e002      	b.n	800b904 <lsm6dsox_read_accel+0xfc>
        case LSM6DSOX_XL_RANGE_16_G:
            conversion_factor = 0.488;
 800b8fe:	4b29      	ldr	r3, [pc, #164]	; (800b9a4 <lsm6dsox_read_accel+0x19c>)
 800b900:	637b      	str	r3, [r7, #52]	; 0x34
            break;
 800b902:	bf00      	nop
    }

    float acc_x = ((float)acc_x_raw * conversion_factor) / 1000;
 800b904:	f9b7 3032 	ldrsh.w	r3, [r7, #50]	; 0x32
 800b908:	4618      	mov	r0, r3
 800b90a:	f7f5 fa2f 	bl	8000d6c <__aeabi_i2f>
 800b90e:	4603      	mov	r3, r0
 800b910:	6b79      	ldr	r1, [r7, #52]	; 0x34
 800b912:	4618      	mov	r0, r3
 800b914:	f7f5 fa7e 	bl	8000e14 <__aeabi_fmul>
 800b918:	4603      	mov	r3, r0
 800b91a:	4923      	ldr	r1, [pc, #140]	; (800b9a8 <lsm6dsox_read_accel+0x1a0>)
 800b91c:	4618      	mov	r0, r3
 800b91e:	f7f5 fb2d 	bl	8000f7c <__aeabi_fdiv>
 800b922:	4603      	mov	r3, r0
 800b924:	62bb      	str	r3, [r7, #40]	; 0x28
    float acc_y = ((float)acc_y_raw * conversion_factor) / 1000;
 800b926:	f9b7 3030 	ldrsh.w	r3, [r7, #48]	; 0x30
 800b92a:	4618      	mov	r0, r3
 800b92c:	f7f5 fa1e 	bl	8000d6c <__aeabi_i2f>
 800b930:	4603      	mov	r3, r0
 800b932:	6b79      	ldr	r1, [r7, #52]	; 0x34
 800b934:	4618      	mov	r0, r3
 800b936:	f7f5 fa6d 	bl	8000e14 <__aeabi_fmul>
 800b93a:	4603      	mov	r3, r0
 800b93c:	491a      	ldr	r1, [pc, #104]	; (800b9a8 <lsm6dsox_read_accel+0x1a0>)
 800b93e:	4618      	mov	r0, r3
 800b940:	f7f5 fb1c 	bl	8000f7c <__aeabi_fdiv>
 800b944:	4603      	mov	r3, r0
 800b946:	627b      	str	r3, [r7, #36]	; 0x24
    float acc_z = ((float)acc_z_raw * conversion_factor) / 1000;
 800b948:	f9b7 302e 	ldrsh.w	r3, [r7, #46]	; 0x2e
 800b94c:	4618      	mov	r0, r3
 800b94e:	f7f5 fa0d 	bl	8000d6c <__aeabi_i2f>
 800b952:	4603      	mov	r3, r0
 800b954:	6b79      	ldr	r1, [r7, #52]	; 0x34
 800b956:	4618      	mov	r0, r3
 800b958:	f7f5 fa5c 	bl	8000e14 <__aeabi_fmul>
 800b95c:	4603      	mov	r3, r0
 800b95e:	4912      	ldr	r1, [pc, #72]	; (800b9a8 <lsm6dsox_read_accel+0x1a0>)
 800b960:	4618      	mov	r0, r3
 800b962:	f7f5 fb0b 	bl	8000f7c <__aeabi_fdiv>
 800b966:	4603      	mov	r3, r0
 800b968:	623b      	str	r3, [r7, #32]

    result.accelX = acc_x;
 800b96a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b96c:	617b      	str	r3, [r7, #20]
    result.accelY = acc_y;
 800b96e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b970:	61bb      	str	r3, [r7, #24]
    result.accelZ = acc_z;
 800b972:	6a3b      	ldr	r3, [r7, #32]
 800b974:	61fb      	str	r3, [r7, #28]

    return result;
 800b976:	687b      	ldr	r3, [r7, #4]
 800b978:	461c      	mov	r4, r3
 800b97a:	f107 0314 	add.w	r3, r7, #20
 800b97e:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800b982:	e884 0007 	stmia.w	r4, {r0, r1, r2}
}
 800b986:	6878      	ldr	r0, [r7, #4]
 800b988:	373c      	adds	r7, #60	; 0x3c
 800b98a:	46bd      	mov	sp, r7
 800b98c:	bd90      	pop	{r4, r7, pc}
 800b98e:	bf00      	nop
 800b990:	7fc00000 	.word	0x7fc00000
 800b994:	20000648 	.word	0x20000648
 800b998:	3d79db23 	.word	0x3d79db23
 800b99c:	3df9db23 	.word	0x3df9db23
 800b9a0:	3e79db23 	.word	0x3e79db23
 800b9a4:	3ef9db23 	.word	0x3ef9db23
 800b9a8:	447a0000 	.word	0x447a0000

0800b9ac <lsm6dsox_read_gyro>:

Gyro lsm6dsox_read_gyro(I2cDevice* device) {
 800b9ac:	b590      	push	{r4, r7, lr}
 800b9ae:	b08f      	sub	sp, #60	; 0x3c
 800b9b0:	af00      	add	r7, sp, #0
 800b9b2:	6078      	str	r0, [r7, #4]
 800b9b4:	6039      	str	r1, [r7, #0]
    Gyro result;

    // Read all 6 registers at once
    uint8_t rx_buf[6];
    rx_buf[0] = LSM6DSOX_OUT_G;
 800b9b6:	2322      	movs	r3, #34	; 0x22
 800b9b8:	733b      	strb	r3, [r7, #12]
	if (i2c_write(device, rx_buf, 1) != STATUS_OK) {
 800b9ba:	f107 030c 	add.w	r3, r7, #12
 800b9be:	2201      	movs	r2, #1
 800b9c0:	4619      	mov	r1, r3
 800b9c2:	6838      	ldr	r0, [r7, #0]
 800b9c4:	f7f6 fbea 	bl	800219c <i2c_write>
 800b9c8:	4603      	mov	r3, r0
 800b9ca:	2b00      	cmp	r3, #0
 800b9cc:	d00e      	beq.n	800b9ec <lsm6dsox_read_gyro+0x40>
		result.gyroX = NAN;
 800b9ce:	4b5d      	ldr	r3, [pc, #372]	; (800bb44 <lsm6dsox_read_gyro+0x198>)
 800b9d0:	617b      	str	r3, [r7, #20]
		result.gyroY = NAN;
 800b9d2:	4b5c      	ldr	r3, [pc, #368]	; (800bb44 <lsm6dsox_read_gyro+0x198>)
 800b9d4:	61bb      	str	r3, [r7, #24]
		result.gyroZ = NAN;
 800b9d6:	4b5b      	ldr	r3, [pc, #364]	; (800bb44 <lsm6dsox_read_gyro+0x198>)
 800b9d8:	61fb      	str	r3, [r7, #28]
		return result;
 800b9da:	687b      	ldr	r3, [r7, #4]
 800b9dc:	461c      	mov	r4, r3
 800b9de:	f107 0314 	add.w	r3, r7, #20
 800b9e2:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800b9e6:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800b9ea:	e0a7      	b.n	800bb3c <lsm6dsox_read_gyro+0x190>
	}
	if (i2c_read(device, rx_buf, 6) != STATUS_OK) {
 800b9ec:	f107 030c 	add.w	r3, r7, #12
 800b9f0:	2206      	movs	r2, #6
 800b9f2:	4619      	mov	r1, r3
 800b9f4:	6838      	ldr	r0, [r7, #0]
 800b9f6:	f7f6 fbfd 	bl	80021f4 <i2c_read>
 800b9fa:	4603      	mov	r3, r0
 800b9fc:	2b00      	cmp	r3, #0
 800b9fe:	d00e      	beq.n	800ba1e <lsm6dsox_read_gyro+0x72>
		result.gyroX = NAN;
 800ba00:	4b50      	ldr	r3, [pc, #320]	; (800bb44 <lsm6dsox_read_gyro+0x198>)
 800ba02:	617b      	str	r3, [r7, #20]
		result.gyroY = NAN;
 800ba04:	4b4f      	ldr	r3, [pc, #316]	; (800bb44 <lsm6dsox_read_gyro+0x198>)
 800ba06:	61bb      	str	r3, [r7, #24]
		result.gyroZ = NAN;
 800ba08:	4b4e      	ldr	r3, [pc, #312]	; (800bb44 <lsm6dsox_read_gyro+0x198>)
 800ba0a:	61fb      	str	r3, [r7, #28]
		return result;
 800ba0c:	687b      	ldr	r3, [r7, #4]
 800ba0e:	461c      	mov	r4, r3
 800ba10:	f107 0314 	add.w	r3, r7, #20
 800ba14:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800ba18:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800ba1c:	e08e      	b.n	800bb3c <lsm6dsox_read_gyro+0x190>
	}

    // Convert unsigned 8-bit halves to signed 16-bit numbers
    int16_t g_x_raw = (int16_t)(((uint16_t)rx_buf[1] << 8) | rx_buf[0]);
 800ba1e:	7b7b      	ldrb	r3, [r7, #13]
 800ba20:	021b      	lsls	r3, r3, #8
 800ba22:	b21a      	sxth	r2, r3
 800ba24:	7b3b      	ldrb	r3, [r7, #12]
 800ba26:	b21b      	sxth	r3, r3
 800ba28:	4313      	orrs	r3, r2
 800ba2a:	867b      	strh	r3, [r7, #50]	; 0x32
    int16_t g_y_raw = (int16_t)(((uint16_t)rx_buf[3] << 8) | rx_buf[2]);
 800ba2c:	7bfb      	ldrb	r3, [r7, #15]
 800ba2e:	021b      	lsls	r3, r3, #8
 800ba30:	b21a      	sxth	r2, r3
 800ba32:	7bbb      	ldrb	r3, [r7, #14]
 800ba34:	b21b      	sxth	r3, r3
 800ba36:	4313      	orrs	r3, r2
 800ba38:	863b      	strh	r3, [r7, #48]	; 0x30
    int16_t g_z_raw = (int16_t)(((uint16_t)rx_buf[5] << 8) | rx_buf[4]);
 800ba3a:	7c7b      	ldrb	r3, [r7, #17]
 800ba3c:	021b      	lsls	r3, r3, #8
 800ba3e:	b21a      	sxth	r2, r3
 800ba40:	7c3b      	ldrb	r3, [r7, #16]
 800ba42:	b21b      	sxth	r3, r3
 800ba44:	4313      	orrs	r3, r2
 800ba46:	85fb      	strh	r3, [r7, #46]	; 0x2e

    // Convert data to units of dps
    float conversion_factor = 0;
 800ba48:	f04f 0300 	mov.w	r3, #0
 800ba4c:	637b      	str	r3, [r7, #52]	; 0x34
    switch (g_current_gyro_range) {
 800ba4e:	4b3e      	ldr	r3, [pc, #248]	; (800bb48 <lsm6dsox_read_gyro+0x19c>)
 800ba50:	781b      	ldrb	r3, [r3, #0]
 800ba52:	2b0c      	cmp	r3, #12
 800ba54:	dc20      	bgt.n	800ba98 <lsm6dsox_read_gyro+0xec>
 800ba56:	2b00      	cmp	r3, #0
 800ba58:	db2f      	blt.n	800baba <lsm6dsox_read_gyro+0x10e>
 800ba5a:	2b0c      	cmp	r3, #12
 800ba5c:	d82d      	bhi.n	800baba <lsm6dsox_read_gyro+0x10e>
 800ba5e:	a201      	add	r2, pc, #4	; (adr r2, 800ba64 <lsm6dsox_read_gyro+0xb8>)
 800ba60:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ba64:	0800baa3 	.word	0x0800baa3
 800ba68:	0800babb 	.word	0x0800babb
 800ba6c:	0800babb 	.word	0x0800babb
 800ba70:	0800babb 	.word	0x0800babb
 800ba74:	0800baa9 	.word	0x0800baa9
 800ba78:	0800babb 	.word	0x0800babb
 800ba7c:	0800babb 	.word	0x0800babb
 800ba80:	0800babb 	.word	0x0800babb
 800ba84:	0800baaf 	.word	0x0800baaf
 800ba88:	0800babb 	.word	0x0800babb
 800ba8c:	0800babb 	.word	0x0800babb
 800ba90:	0800babb 	.word	0x0800babb
 800ba94:	0800bab5 	.word	0x0800bab5
 800ba98:	2bff      	cmp	r3, #255	; 0xff
 800ba9a:	d10e      	bne.n	800baba <lsm6dsox_read_gyro+0x10e>
        case LSM6DSOX_G_RANGE_125_DPS:
            conversion_factor = 4.375;
 800ba9c:	4b2b      	ldr	r3, [pc, #172]	; (800bb4c <lsm6dsox_read_gyro+0x1a0>)
 800ba9e:	637b      	str	r3, [r7, #52]	; 0x34
            break;
 800baa0:	e00b      	b.n	800baba <lsm6dsox_read_gyro+0x10e>
        case LSM6DSOX_G_RANGE_250_DPS:
            conversion_factor = 8.75;
 800baa2:	4b2b      	ldr	r3, [pc, #172]	; (800bb50 <lsm6dsox_read_gyro+0x1a4>)
 800baa4:	637b      	str	r3, [r7, #52]	; 0x34
            break;
 800baa6:	e008      	b.n	800baba <lsm6dsox_read_gyro+0x10e>
        case LSM6DSOX_G_RANGE_500_DPS:
            conversion_factor = 17.5;
 800baa8:	4b2a      	ldr	r3, [pc, #168]	; (800bb54 <lsm6dsox_read_gyro+0x1a8>)
 800baaa:	637b      	str	r3, [r7, #52]	; 0x34
            break;
 800baac:	e005      	b.n	800baba <lsm6dsox_read_gyro+0x10e>
        case LSM6DSOX_G_RANGE_1000_DPS:
            conversion_factor = 35.0;
 800baae:	4b2a      	ldr	r3, [pc, #168]	; (800bb58 <lsm6dsox_read_gyro+0x1ac>)
 800bab0:	637b      	str	r3, [r7, #52]	; 0x34
            break;
 800bab2:	e002      	b.n	800baba <lsm6dsox_read_gyro+0x10e>
        case LSM6DSOX_G_RANGE_2000_DPS:
            conversion_factor = 70.0;
 800bab4:	4b29      	ldr	r3, [pc, #164]	; (800bb5c <lsm6dsox_read_gyro+0x1b0>)
 800bab6:	637b      	str	r3, [r7, #52]	; 0x34
            break;
 800bab8:	bf00      	nop
    }

    float g_x = ((float)g_x_raw * conversion_factor) / 1000;
 800baba:	f9b7 3032 	ldrsh.w	r3, [r7, #50]	; 0x32
 800babe:	4618      	mov	r0, r3
 800bac0:	f7f5 f954 	bl	8000d6c <__aeabi_i2f>
 800bac4:	4603      	mov	r3, r0
 800bac6:	6b79      	ldr	r1, [r7, #52]	; 0x34
 800bac8:	4618      	mov	r0, r3
 800baca:	f7f5 f9a3 	bl	8000e14 <__aeabi_fmul>
 800bace:	4603      	mov	r3, r0
 800bad0:	4923      	ldr	r1, [pc, #140]	; (800bb60 <lsm6dsox_read_gyro+0x1b4>)
 800bad2:	4618      	mov	r0, r3
 800bad4:	f7f5 fa52 	bl	8000f7c <__aeabi_fdiv>
 800bad8:	4603      	mov	r3, r0
 800bada:	62bb      	str	r3, [r7, #40]	; 0x28
    float g_y = ((float)g_y_raw * conversion_factor) / 1000;
 800badc:	f9b7 3030 	ldrsh.w	r3, [r7, #48]	; 0x30
 800bae0:	4618      	mov	r0, r3
 800bae2:	f7f5 f943 	bl	8000d6c <__aeabi_i2f>
 800bae6:	4603      	mov	r3, r0
 800bae8:	6b79      	ldr	r1, [r7, #52]	; 0x34
 800baea:	4618      	mov	r0, r3
 800baec:	f7f5 f992 	bl	8000e14 <__aeabi_fmul>
 800baf0:	4603      	mov	r3, r0
 800baf2:	491b      	ldr	r1, [pc, #108]	; (800bb60 <lsm6dsox_read_gyro+0x1b4>)
 800baf4:	4618      	mov	r0, r3
 800baf6:	f7f5 fa41 	bl	8000f7c <__aeabi_fdiv>
 800bafa:	4603      	mov	r3, r0
 800bafc:	627b      	str	r3, [r7, #36]	; 0x24
    float g_z = ((float)g_z_raw * conversion_factor) / 1000;
 800bafe:	f9b7 302e 	ldrsh.w	r3, [r7, #46]	; 0x2e
 800bb02:	4618      	mov	r0, r3
 800bb04:	f7f5 f932 	bl	8000d6c <__aeabi_i2f>
 800bb08:	4603      	mov	r3, r0
 800bb0a:	6b79      	ldr	r1, [r7, #52]	; 0x34
 800bb0c:	4618      	mov	r0, r3
 800bb0e:	f7f5 f981 	bl	8000e14 <__aeabi_fmul>
 800bb12:	4603      	mov	r3, r0
 800bb14:	4912      	ldr	r1, [pc, #72]	; (800bb60 <lsm6dsox_read_gyro+0x1b4>)
 800bb16:	4618      	mov	r0, r3
 800bb18:	f7f5 fa30 	bl	8000f7c <__aeabi_fdiv>
 800bb1c:	4603      	mov	r3, r0
 800bb1e:	623b      	str	r3, [r7, #32]

    result.gyroX = g_x;
 800bb20:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bb22:	617b      	str	r3, [r7, #20]
    result.gyroY = g_y;
 800bb24:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bb26:	61bb      	str	r3, [r7, #24]
    result.gyroZ = g_z;
 800bb28:	6a3b      	ldr	r3, [r7, #32]
 800bb2a:	61fb      	str	r3, [r7, #28]

    return result;
 800bb2c:	687b      	ldr	r3, [r7, #4]
 800bb2e:	461c      	mov	r4, r3
 800bb30:	f107 0314 	add.w	r3, r7, #20
 800bb34:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800bb38:	e884 0007 	stmia.w	r4, {r0, r1, r2}
}
 800bb3c:	6878      	ldr	r0, [r7, #4]
 800bb3e:	373c      	adds	r7, #60	; 0x3c
 800bb40:	46bd      	mov	sp, r7
 800bb42:	bd90      	pop	{r4, r7, pc}
 800bb44:	7fc00000 	.word	0x7fc00000
 800bb48:	20000649 	.word	0x20000649
 800bb4c:	408c0000 	.word	0x408c0000
 800bb50:	410c0000 	.word	0x410c0000
 800bb54:	418c0000 	.word	0x418c0000
 800bb58:	420c0000 	.word	0x420c0000
 800bb5c:	428c0000 	.word	0x428c0000
 800bb60:	447a0000 	.word	0x447a0000

0800bb64 <lsm6dsox_config_accel>:

Status lsm6dsox_config_accel(I2cDevice* device, Lsm6dsoxAccelDataRate rate,
                             Lsm6dsoxAccelRange range) {
 800bb64:	b580      	push	{r7, lr}
 800bb66:	b084      	sub	sp, #16
 800bb68:	af00      	add	r7, sp, #0
 800bb6a:	6078      	str	r0, [r7, #4]
 800bb6c:	460b      	mov	r3, r1
 800bb6e:	70fb      	strb	r3, [r7, #3]
 800bb70:	4613      	mov	r3, r2
 800bb72:	70bb      	strb	r3, [r7, #2]
    uint8_t tx_buf[2];
    tx_buf[0] = LSM6DSOX_CTRL1_XL;
 800bb74:	2310      	movs	r3, #16
 800bb76:	733b      	strb	r3, [r7, #12]
    tx_buf[1] = rate | range;
 800bb78:	78fa      	ldrb	r2, [r7, #3]
 800bb7a:	78bb      	ldrb	r3, [r7, #2]
 800bb7c:	4313      	orrs	r3, r2
 800bb7e:	b2db      	uxtb	r3, r3
 800bb80:	737b      	strb	r3, [r7, #13]

    // Configure the accelerometer to the specified range and measurement rate
    if (i2c_write(device, tx_buf, 2) != STATUS_OK) {
 800bb82:	f107 030c 	add.w	r3, r7, #12
 800bb86:	2202      	movs	r2, #2
 800bb88:	4619      	mov	r1, r3
 800bb8a:	6878      	ldr	r0, [r7, #4]
 800bb8c:	f7f6 fb06 	bl	800219c <i2c_write>
 800bb90:	4603      	mov	r3, r0
 800bb92:	2b00      	cmp	r3, #0
 800bb94:	d001      	beq.n	800bb9a <lsm6dsox_config_accel+0x36>
        return STATUS_ERROR;
 800bb96:	2302      	movs	r3, #2
 800bb98:	e02d      	b.n	800bbf6 <lsm6dsox_config_accel+0x92>
    }

    uint8_t rx_buf = LSM6DSOX_CTRL1_XL;
 800bb9a:	2310      	movs	r3, #16
 800bb9c:	72fb      	strb	r3, [r7, #11]

    if (i2c_write(device, &rx_buf, 1) != STATUS_OK) { // Verify the settings
 800bb9e:	f107 030b 	add.w	r3, r7, #11
 800bba2:	2201      	movs	r2, #1
 800bba4:	4619      	mov	r1, r3
 800bba6:	6878      	ldr	r0, [r7, #4]
 800bba8:	f7f6 faf8 	bl	800219c <i2c_write>
 800bbac:	4603      	mov	r3, r0
 800bbae:	2b00      	cmp	r3, #0
 800bbb0:	d001      	beq.n	800bbb6 <lsm6dsox_config_accel+0x52>
        return STATUS_ERROR;
 800bbb2:	2302      	movs	r3, #2
 800bbb4:	e01f      	b.n	800bbf6 <lsm6dsox_config_accel+0x92>
    }

	if (i2c_read(device, &rx_buf, 1) != STATUS_OK) {
 800bbb6:	f107 030b 	add.w	r3, r7, #11
 800bbba:	2201      	movs	r2, #1
 800bbbc:	4619      	mov	r1, r3
 800bbbe:	6878      	ldr	r0, [r7, #4]
 800bbc0:	f7f6 fb18 	bl	80021f4 <i2c_read>
 800bbc4:	4603      	mov	r3, r0
 800bbc6:	2b00      	cmp	r3, #0
 800bbc8:	d001      	beq.n	800bbce <lsm6dsox_config_accel+0x6a>
		return STATUS_ERROR;
 800bbca:	2302      	movs	r3, #2
 800bbcc:	e013      	b.n	800bbf6 <lsm6dsox_config_accel+0x92>
	}

    if ((rx_buf & 0xF0) != rate) {
 800bbce:	7afb      	ldrb	r3, [r7, #11]
 800bbd0:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 800bbd4:	78fb      	ldrb	r3, [r7, #3]
 800bbd6:	429a      	cmp	r2, r3
 800bbd8:	d001      	beq.n	800bbde <lsm6dsox_config_accel+0x7a>
        return STATUS_ERROR;
 800bbda:	2302      	movs	r3, #2
 800bbdc:	e00b      	b.n	800bbf6 <lsm6dsox_config_accel+0x92>
    }
    if ((rx_buf & 0x0C) != range) {
 800bbde:	7afb      	ldrb	r3, [r7, #11]
 800bbe0:	f003 020c 	and.w	r2, r3, #12
 800bbe4:	78bb      	ldrb	r3, [r7, #2]
 800bbe6:	429a      	cmp	r2, r3
 800bbe8:	d001      	beq.n	800bbee <lsm6dsox_config_accel+0x8a>
        return STATUS_ERROR;
 800bbea:	2302      	movs	r3, #2
 800bbec:	e003      	b.n	800bbf6 <lsm6dsox_config_accel+0x92>
    }
    g_current_accel_range = range;
 800bbee:	4a04      	ldr	r2, [pc, #16]	; (800bc00 <lsm6dsox_config_accel+0x9c>)
 800bbf0:	78bb      	ldrb	r3, [r7, #2]
 800bbf2:	7013      	strb	r3, [r2, #0]

    return STATUS_OK;
 800bbf4:	2300      	movs	r3, #0
}
 800bbf6:	4618      	mov	r0, r3
 800bbf8:	3710      	adds	r7, #16
 800bbfa:	46bd      	mov	sp, r7
 800bbfc:	bd80      	pop	{r7, pc}
 800bbfe:	bf00      	nop
 800bc00:	20000648 	.word	0x20000648

0800bc04 <lsm6dsox_config_gyro>:

Status lsm6dsox_config_gyro(I2cDevice* device, Lsm6dsoxGyroDataRate rate,
                            Lsm6dsoxGyroRange range) {
 800bc04:	b580      	push	{r7, lr}
 800bc06:	b084      	sub	sp, #16
 800bc08:	af00      	add	r7, sp, #0
 800bc0a:	6078      	str	r0, [r7, #4]
 800bc0c:	460b      	mov	r3, r1
 800bc0e:	70fb      	strb	r3, [r7, #3]
 800bc10:	4613      	mov	r3, r2
 800bc12:	70bb      	strb	r3, [r7, #2]

    uint8_t tx_buf[2];
	tx_buf[0] = LSM6DSOX_CTRL2_G;
 800bc14:	2311      	movs	r3, #17
 800bc16:	733b      	strb	r3, [r7, #12]
	tx_buf[1] = rate | range;
 800bc18:	78fa      	ldrb	r2, [r7, #3]
 800bc1a:	78bb      	ldrb	r3, [r7, #2]
 800bc1c:	4313      	orrs	r3, r2
 800bc1e:	b2db      	uxtb	r3, r3
 800bc20:	737b      	strb	r3, [r7, #13]
	if (range == LSM6DSOX_G_RANGE_125_DPS) {
 800bc22:	78bb      	ldrb	r3, [r7, #2]
 800bc24:	2bff      	cmp	r3, #255	; 0xff
 800bc26:	d104      	bne.n	800bc32 <lsm6dsox_config_gyro+0x2e>
		tx_buf[1] |= 0x02;
 800bc28:	7b7b      	ldrb	r3, [r7, #13]
 800bc2a:	f043 0302 	orr.w	r3, r3, #2
 800bc2e:	b2db      	uxtb	r3, r3
 800bc30:	737b      	strb	r3, [r7, #13]
	}

	// Configure the gyroscope to the specified range and measurement rate
	if (i2c_write(device, tx_buf, 2) != STATUS_OK) {
 800bc32:	f107 030c 	add.w	r3, r7, #12
 800bc36:	2202      	movs	r2, #2
 800bc38:	4619      	mov	r1, r3
 800bc3a:	6878      	ldr	r0, [r7, #4]
 800bc3c:	f7f6 faae 	bl	800219c <i2c_write>
 800bc40:	4603      	mov	r3, r0
 800bc42:	2b00      	cmp	r3, #0
 800bc44:	d001      	beq.n	800bc4a <lsm6dsox_config_gyro+0x46>
		return STATUS_ERROR;
 800bc46:	2302      	movs	r3, #2
 800bc48:	e037      	b.n	800bcba <lsm6dsox_config_gyro+0xb6>
	}

    uint8_t rx_buf = LSM6DSOX_CTRL2_G;
 800bc4a:	2311      	movs	r3, #17
 800bc4c:	72fb      	strb	r3, [r7, #11]

	if (i2c_write(device, &rx_buf, 1) != STATUS_OK) { // Verify the settings
 800bc4e:	f107 030b 	add.w	r3, r7, #11
 800bc52:	2201      	movs	r2, #1
 800bc54:	4619      	mov	r1, r3
 800bc56:	6878      	ldr	r0, [r7, #4]
 800bc58:	f7f6 faa0 	bl	800219c <i2c_write>
 800bc5c:	4603      	mov	r3, r0
 800bc5e:	2b00      	cmp	r3, #0
 800bc60:	d001      	beq.n	800bc66 <lsm6dsox_config_gyro+0x62>
		return STATUS_ERROR;
 800bc62:	2302      	movs	r3, #2
 800bc64:	e029      	b.n	800bcba <lsm6dsox_config_gyro+0xb6>
	}

	if (i2c_read(device, &rx_buf, 1) != STATUS_OK) {
 800bc66:	f107 030b 	add.w	r3, r7, #11
 800bc6a:	2201      	movs	r2, #1
 800bc6c:	4619      	mov	r1, r3
 800bc6e:	6878      	ldr	r0, [r7, #4]
 800bc70:	f7f6 fac0 	bl	80021f4 <i2c_read>
 800bc74:	4603      	mov	r3, r0
 800bc76:	2b00      	cmp	r3, #0
 800bc78:	d001      	beq.n	800bc7e <lsm6dsox_config_gyro+0x7a>
		return STATUS_ERROR;
 800bc7a:	2302      	movs	r3, #2
 800bc7c:	e01d      	b.n	800bcba <lsm6dsox_config_gyro+0xb6>
	}

    if ((rx_buf & 0xF0) != rate) {
 800bc7e:	7afb      	ldrb	r3, [r7, #11]
 800bc80:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 800bc84:	78fb      	ldrb	r3, [r7, #3]
 800bc86:	429a      	cmp	r2, r3
 800bc88:	d001      	beq.n	800bc8e <lsm6dsox_config_gyro+0x8a>
        return STATUS_ERROR;
 800bc8a:	2302      	movs	r3, #2
 800bc8c:	e015      	b.n	800bcba <lsm6dsox_config_gyro+0xb6>
    }
    if (range != LSM6DSOX_G_RANGE_125_DPS) {
 800bc8e:	78bb      	ldrb	r3, [r7, #2]
 800bc90:	2bff      	cmp	r3, #255	; 0xff
 800bc92:	d007      	beq.n	800bca4 <lsm6dsox_config_gyro+0xa0>
        if ((rx_buf & 0x0C) != range) {
 800bc94:	7afb      	ldrb	r3, [r7, #11]
 800bc96:	f003 020c 	and.w	r2, r3, #12
 800bc9a:	78bb      	ldrb	r3, [r7, #2]
 800bc9c:	429a      	cmp	r2, r3
 800bc9e:	d008      	beq.n	800bcb2 <lsm6dsox_config_gyro+0xae>
            return STATUS_ERROR;
 800bca0:	2302      	movs	r3, #2
 800bca2:	e00a      	b.n	800bcba <lsm6dsox_config_gyro+0xb6>
        }
    } else {
        if (!(rx_buf & 0x02)) {
 800bca4:	7afb      	ldrb	r3, [r7, #11]
 800bca6:	f003 0302 	and.w	r3, r3, #2
 800bcaa:	2b00      	cmp	r3, #0
 800bcac:	d101      	bne.n	800bcb2 <lsm6dsox_config_gyro+0xae>
            return STATUS_ERROR;
 800bcae:	2302      	movs	r3, #2
 800bcb0:	e003      	b.n	800bcba <lsm6dsox_config_gyro+0xb6>
        }
    }

    g_current_gyro_range = range;
 800bcb2:	4a04      	ldr	r2, [pc, #16]	; (800bcc4 <lsm6dsox_config_gyro+0xc0>)
 800bcb4:	78bb      	ldrb	r3, [r7, #2]
 800bcb6:	7013      	strb	r3, [r2, #0]

    return STATUS_OK;
 800bcb8:	2300      	movs	r3, #0
}
 800bcba:	4618      	mov	r0, r3
 800bcbc:	3710      	adds	r7, #16
 800bcbe:	46bd      	mov	sp, r7
 800bcc0:	bd80      	pop	{r7, pc}
 800bcc2:	bf00      	nop
 800bcc4:	20000649 	.word	0x20000649

0800bcc8 <ms5637_init>:
I2cDevice *device;
CalibrationData data;

uint8_t conversion_delay_ms[] = {1, 2, 3, 5, 9, 17};

Status ms5637_init(I2cDevice* device) {
 800bcc8:	b580      	push	{r7, lr}
 800bcca:	b084      	sub	sp, #16
 800bccc:	af00      	add	r7, sp, #0
 800bcce:	6078      	str	r0, [r7, #4]
    uint8_t rx_buf[2];
    uint8_t tx_buf[1] = {0x1E};
 800bcd0:	231e      	movs	r3, #30
 800bcd2:	723b      	strb	r3, [r7, #8]

    // Send Reset Command
    if (i2c_write(device, tx_buf, 1) != STATUS_OK) {
 800bcd4:	f107 0308 	add.w	r3, r7, #8
 800bcd8:	2201      	movs	r2, #1
 800bcda:	4619      	mov	r1, r3
 800bcdc:	6878      	ldr	r0, [r7, #4]
 800bcde:	f7f6 fa5d 	bl	800219c <i2c_write>
 800bce2:	4603      	mov	r3, r0
 800bce4:	2b00      	cmp	r3, #0
 800bce6:	d001      	beq.n	800bcec <ms5637_init+0x24>
        return STATUS_ERROR;
 800bce8:	2302      	movs	r3, #2
 800bcea:	e0d8      	b.n	800be9e <ms5637_init+0x1d6>
    };

    // Read Constants
    // Read C1
    tx_buf[0] = 0xA0 | (1 << 1);
 800bcec:	23a2      	movs	r3, #162	; 0xa2
 800bcee:	723b      	strb	r3, [r7, #8]
    if (i2c_write(device, tx_buf, 1) != STATUS_OK) {
 800bcf0:	f107 0308 	add.w	r3, r7, #8
 800bcf4:	2201      	movs	r2, #1
 800bcf6:	4619      	mov	r1, r3
 800bcf8:	6878      	ldr	r0, [r7, #4]
 800bcfa:	f7f6 fa4f 	bl	800219c <i2c_write>
 800bcfe:	4603      	mov	r3, r0
 800bd00:	2b00      	cmp	r3, #0
 800bd02:	d001      	beq.n	800bd08 <ms5637_init+0x40>
        return STATUS_ERROR;
 800bd04:	2302      	movs	r3, #2
 800bd06:	e0ca      	b.n	800be9e <ms5637_init+0x1d6>
    };
    if (i2c_read(device, rx_buf, 2) != STATUS_OK) {
 800bd08:	f107 030c 	add.w	r3, r7, #12
 800bd0c:	2202      	movs	r2, #2
 800bd0e:	4619      	mov	r1, r3
 800bd10:	6878      	ldr	r0, [r7, #4]
 800bd12:	f7f6 fa6f 	bl	80021f4 <i2c_read>
 800bd16:	4603      	mov	r3, r0
 800bd18:	2b00      	cmp	r3, #0
 800bd1a:	d001      	beq.n	800bd20 <ms5637_init+0x58>
        return STATUS_ERROR;
 800bd1c:	2302      	movs	r3, #2
 800bd1e:	e0be      	b.n	800be9e <ms5637_init+0x1d6>
    };
    data.C1 = ((uint16_t)rx_buf[0] << 8) | rx_buf[1];
 800bd20:	7b3b      	ldrb	r3, [r7, #12]
 800bd22:	021b      	lsls	r3, r3, #8
 800bd24:	b21a      	sxth	r2, r3
 800bd26:	7b7b      	ldrb	r3, [r7, #13]
 800bd28:	b21b      	sxth	r3, r3
 800bd2a:	4313      	orrs	r3, r2
 800bd2c:	b21b      	sxth	r3, r3
 800bd2e:	b29a      	uxth	r2, r3
 800bd30:	4b5d      	ldr	r3, [pc, #372]	; (800bea8 <ms5637_init+0x1e0>)
 800bd32:	801a      	strh	r2, [r3, #0]

    // Read C2
    tx_buf[0] = 0xA0 | (2 << 1);
 800bd34:	23a4      	movs	r3, #164	; 0xa4
 800bd36:	723b      	strb	r3, [r7, #8]
    if (i2c_write(device, tx_buf, 1) != STATUS_OK) {
 800bd38:	f107 0308 	add.w	r3, r7, #8
 800bd3c:	2201      	movs	r2, #1
 800bd3e:	4619      	mov	r1, r3
 800bd40:	6878      	ldr	r0, [r7, #4]
 800bd42:	f7f6 fa2b 	bl	800219c <i2c_write>
 800bd46:	4603      	mov	r3, r0
 800bd48:	2b00      	cmp	r3, #0
 800bd4a:	d001      	beq.n	800bd50 <ms5637_init+0x88>
        return STATUS_ERROR;
 800bd4c:	2302      	movs	r3, #2
 800bd4e:	e0a6      	b.n	800be9e <ms5637_init+0x1d6>
    };
    if (i2c_read(device, rx_buf, 2) != STATUS_OK) {
 800bd50:	f107 030c 	add.w	r3, r7, #12
 800bd54:	2202      	movs	r2, #2
 800bd56:	4619      	mov	r1, r3
 800bd58:	6878      	ldr	r0, [r7, #4]
 800bd5a:	f7f6 fa4b 	bl	80021f4 <i2c_read>
 800bd5e:	4603      	mov	r3, r0
 800bd60:	2b00      	cmp	r3, #0
 800bd62:	d001      	beq.n	800bd68 <ms5637_init+0xa0>
        return STATUS_ERROR;
 800bd64:	2302      	movs	r3, #2
 800bd66:	e09a      	b.n	800be9e <ms5637_init+0x1d6>
    };
    data.C2 = ((uint16_t)rx_buf[0] << 8) | rx_buf[1];
 800bd68:	7b3b      	ldrb	r3, [r7, #12]
 800bd6a:	021b      	lsls	r3, r3, #8
 800bd6c:	b21a      	sxth	r2, r3
 800bd6e:	7b7b      	ldrb	r3, [r7, #13]
 800bd70:	b21b      	sxth	r3, r3
 800bd72:	4313      	orrs	r3, r2
 800bd74:	b21b      	sxth	r3, r3
 800bd76:	b29a      	uxth	r2, r3
 800bd78:	4b4b      	ldr	r3, [pc, #300]	; (800bea8 <ms5637_init+0x1e0>)
 800bd7a:	805a      	strh	r2, [r3, #2]

    // Read C3
    tx_buf[0] = 0xA0 | (3 << 1);
 800bd7c:	23a6      	movs	r3, #166	; 0xa6
 800bd7e:	723b      	strb	r3, [r7, #8]
    if (i2c_write(device, tx_buf, 1) != STATUS_OK) {
 800bd80:	f107 0308 	add.w	r3, r7, #8
 800bd84:	2201      	movs	r2, #1
 800bd86:	4619      	mov	r1, r3
 800bd88:	6878      	ldr	r0, [r7, #4]
 800bd8a:	f7f6 fa07 	bl	800219c <i2c_write>
 800bd8e:	4603      	mov	r3, r0
 800bd90:	2b00      	cmp	r3, #0
 800bd92:	d001      	beq.n	800bd98 <ms5637_init+0xd0>
        return STATUS_ERROR;
 800bd94:	2302      	movs	r3, #2
 800bd96:	e082      	b.n	800be9e <ms5637_init+0x1d6>
    };
    if (i2c_read(device, rx_buf, 2) != STATUS_OK) {
 800bd98:	f107 030c 	add.w	r3, r7, #12
 800bd9c:	2202      	movs	r2, #2
 800bd9e:	4619      	mov	r1, r3
 800bda0:	6878      	ldr	r0, [r7, #4]
 800bda2:	f7f6 fa27 	bl	80021f4 <i2c_read>
 800bda6:	4603      	mov	r3, r0
 800bda8:	2b00      	cmp	r3, #0
 800bdaa:	d001      	beq.n	800bdb0 <ms5637_init+0xe8>
        return STATUS_ERROR;
 800bdac:	2302      	movs	r3, #2
 800bdae:	e076      	b.n	800be9e <ms5637_init+0x1d6>
    };
    data.C3 = ((uint16_t)rx_buf[0] << 8) | rx_buf[1];
 800bdb0:	7b3b      	ldrb	r3, [r7, #12]
 800bdb2:	021b      	lsls	r3, r3, #8
 800bdb4:	b21a      	sxth	r2, r3
 800bdb6:	7b7b      	ldrb	r3, [r7, #13]
 800bdb8:	b21b      	sxth	r3, r3
 800bdba:	4313      	orrs	r3, r2
 800bdbc:	b21b      	sxth	r3, r3
 800bdbe:	b29a      	uxth	r2, r3
 800bdc0:	4b39      	ldr	r3, [pc, #228]	; (800bea8 <ms5637_init+0x1e0>)
 800bdc2:	809a      	strh	r2, [r3, #4]

    // Read C4
    tx_buf[0] = 0xA0 | (4 << 1);
 800bdc4:	23a8      	movs	r3, #168	; 0xa8
 800bdc6:	723b      	strb	r3, [r7, #8]
    if (i2c_write(device, tx_buf, 1) != STATUS_OK) {
 800bdc8:	f107 0308 	add.w	r3, r7, #8
 800bdcc:	2201      	movs	r2, #1
 800bdce:	4619      	mov	r1, r3
 800bdd0:	6878      	ldr	r0, [r7, #4]
 800bdd2:	f7f6 f9e3 	bl	800219c <i2c_write>
 800bdd6:	4603      	mov	r3, r0
 800bdd8:	2b00      	cmp	r3, #0
 800bdda:	d001      	beq.n	800bde0 <ms5637_init+0x118>
        return STATUS_ERROR;
 800bddc:	2302      	movs	r3, #2
 800bdde:	e05e      	b.n	800be9e <ms5637_init+0x1d6>
    };
    if (i2c_read(device, rx_buf, 2) != STATUS_OK) {
 800bde0:	f107 030c 	add.w	r3, r7, #12
 800bde4:	2202      	movs	r2, #2
 800bde6:	4619      	mov	r1, r3
 800bde8:	6878      	ldr	r0, [r7, #4]
 800bdea:	f7f6 fa03 	bl	80021f4 <i2c_read>
 800bdee:	4603      	mov	r3, r0
 800bdf0:	2b00      	cmp	r3, #0
 800bdf2:	d001      	beq.n	800bdf8 <ms5637_init+0x130>
        return STATUS_ERROR;
 800bdf4:	2302      	movs	r3, #2
 800bdf6:	e052      	b.n	800be9e <ms5637_init+0x1d6>
    };
    data.C4 = ((uint16_t)rx_buf[0] << 8) | rx_buf[1];
 800bdf8:	7b3b      	ldrb	r3, [r7, #12]
 800bdfa:	021b      	lsls	r3, r3, #8
 800bdfc:	b21a      	sxth	r2, r3
 800bdfe:	7b7b      	ldrb	r3, [r7, #13]
 800be00:	b21b      	sxth	r3, r3
 800be02:	4313      	orrs	r3, r2
 800be04:	b21b      	sxth	r3, r3
 800be06:	b29a      	uxth	r2, r3
 800be08:	4b27      	ldr	r3, [pc, #156]	; (800bea8 <ms5637_init+0x1e0>)
 800be0a:	80da      	strh	r2, [r3, #6]

    // Read C5
    tx_buf[0] = 0xA0 | (5 << 1);
 800be0c:	23aa      	movs	r3, #170	; 0xaa
 800be0e:	723b      	strb	r3, [r7, #8]
    if (i2c_write(device, tx_buf, 1) != STATUS_OK) {
 800be10:	f107 0308 	add.w	r3, r7, #8
 800be14:	2201      	movs	r2, #1
 800be16:	4619      	mov	r1, r3
 800be18:	6878      	ldr	r0, [r7, #4]
 800be1a:	f7f6 f9bf 	bl	800219c <i2c_write>
 800be1e:	4603      	mov	r3, r0
 800be20:	2b00      	cmp	r3, #0
 800be22:	d001      	beq.n	800be28 <ms5637_init+0x160>
        return STATUS_ERROR;
 800be24:	2302      	movs	r3, #2
 800be26:	e03a      	b.n	800be9e <ms5637_init+0x1d6>
    };
    if (i2c_read(device, rx_buf, 2) != STATUS_OK) {
 800be28:	f107 030c 	add.w	r3, r7, #12
 800be2c:	2202      	movs	r2, #2
 800be2e:	4619      	mov	r1, r3
 800be30:	6878      	ldr	r0, [r7, #4]
 800be32:	f7f6 f9df 	bl	80021f4 <i2c_read>
 800be36:	4603      	mov	r3, r0
 800be38:	2b00      	cmp	r3, #0
 800be3a:	d001      	beq.n	800be40 <ms5637_init+0x178>
        return STATUS_ERROR;
 800be3c:	2302      	movs	r3, #2
 800be3e:	e02e      	b.n	800be9e <ms5637_init+0x1d6>
    };
    data.C5 = ((uint16_t)rx_buf[0] << 8) | rx_buf[1];
 800be40:	7b3b      	ldrb	r3, [r7, #12]
 800be42:	021b      	lsls	r3, r3, #8
 800be44:	b21a      	sxth	r2, r3
 800be46:	7b7b      	ldrb	r3, [r7, #13]
 800be48:	b21b      	sxth	r3, r3
 800be4a:	4313      	orrs	r3, r2
 800be4c:	b21b      	sxth	r3, r3
 800be4e:	b29a      	uxth	r2, r3
 800be50:	4b15      	ldr	r3, [pc, #84]	; (800bea8 <ms5637_init+0x1e0>)
 800be52:	811a      	strh	r2, [r3, #8]

    // Read C6
    tx_buf[0] = 0xA0 | (6 << 1);
 800be54:	23ac      	movs	r3, #172	; 0xac
 800be56:	723b      	strb	r3, [r7, #8]
    if (i2c_write(device, tx_buf, 1) != STATUS_OK) {
 800be58:	f107 0308 	add.w	r3, r7, #8
 800be5c:	2201      	movs	r2, #1
 800be5e:	4619      	mov	r1, r3
 800be60:	6878      	ldr	r0, [r7, #4]
 800be62:	f7f6 f99b 	bl	800219c <i2c_write>
 800be66:	4603      	mov	r3, r0
 800be68:	2b00      	cmp	r3, #0
 800be6a:	d001      	beq.n	800be70 <ms5637_init+0x1a8>
        return STATUS_ERROR;
 800be6c:	2302      	movs	r3, #2
 800be6e:	e016      	b.n	800be9e <ms5637_init+0x1d6>
    };
    if (i2c_read(device, rx_buf, 2) != STATUS_OK) {
 800be70:	f107 030c 	add.w	r3, r7, #12
 800be74:	2202      	movs	r2, #2
 800be76:	4619      	mov	r1, r3
 800be78:	6878      	ldr	r0, [r7, #4]
 800be7a:	f7f6 f9bb 	bl	80021f4 <i2c_read>
 800be7e:	4603      	mov	r3, r0
 800be80:	2b00      	cmp	r3, #0
 800be82:	d001      	beq.n	800be88 <ms5637_init+0x1c0>
        return STATUS_ERROR;
 800be84:	2302      	movs	r3, #2
 800be86:	e00a      	b.n	800be9e <ms5637_init+0x1d6>
    };
    data.C6 = ((uint16_t)rx_buf[0] << 8) | rx_buf[1];
 800be88:	7b3b      	ldrb	r3, [r7, #12]
 800be8a:	021b      	lsls	r3, r3, #8
 800be8c:	b21a      	sxth	r2, r3
 800be8e:	7b7b      	ldrb	r3, [r7, #13]
 800be90:	b21b      	sxth	r3, r3
 800be92:	4313      	orrs	r3, r2
 800be94:	b21b      	sxth	r3, r3
 800be96:	b29a      	uxth	r2, r3
 800be98:	4b03      	ldr	r3, [pc, #12]	; (800bea8 <ms5637_init+0x1e0>)
 800be9a:	815a      	strh	r2, [r3, #10]

    return STATUS_OK;
 800be9c:	2300      	movs	r3, #0
}
 800be9e:	4618      	mov	r0, r3
 800bea0:	3710      	adds	r7, #16
 800bea2:	46bd      	mov	sp, r7
 800bea4:	bd80      	pop	{r7, pc}
 800bea6:	bf00      	nop
 800bea8:	20006d14 	.word	0x20006d14

0800beac <read_D1>:

static uint32_t read_D1(I2cDevice* device, AdcSpeed speed) {
 800beac:	b5b0      	push	{r4, r5, r7, lr}
 800beae:	b086      	sub	sp, #24
 800beb0:	af00      	add	r7, sp, #0
 800beb2:	6078      	str	r0, [r7, #4]
 800beb4:	460b      	mov	r3, r1
 800beb6:	70fb      	strb	r3, [r7, #3]
    uint32_t D1 = 0;
 800beb8:	2300      	movs	r3, #0
 800beba:	617b      	str	r3, [r7, #20]
    uint8_t rx_buf[3];
    uint8_t tx_buf[1] = {0x40 | speed};
 800bebc:	78fb      	ldrb	r3, [r7, #3]
 800bebe:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800bec2:	b2db      	uxtb	r3, r3
 800bec4:	733b      	strb	r3, [r7, #12]
    // Start ADC conversion
    if (i2c_write(device, tx_buf, 1) != STATUS_OK) {
 800bec6:	f107 030c 	add.w	r3, r7, #12
 800beca:	2201      	movs	r2, #1
 800becc:	4619      	mov	r1, r3
 800bece:	6878      	ldr	r0, [r7, #4]
 800bed0:	f7f6 f964 	bl	800219c <i2c_write>
 800bed4:	4603      	mov	r3, r0
 800bed6:	2b00      	cmp	r3, #0
 800bed8:	d002      	beq.n	800bee0 <read_D1+0x34>
        return D_READ_ERROR;
 800beda:	f04f 33ff 	mov.w	r3, #4294967295
 800bede:	e036      	b.n	800bf4e <read_D1+0xa2>
    }
    DELAY(conversion_delay_ms[speed / 2] + 1);
 800bee0:	78fb      	ldrb	r3, [r7, #3]
 800bee2:	085b      	lsrs	r3, r3, #1
 800bee4:	b2db      	uxtb	r3, r3
 800bee6:	461a      	mov	r2, r3
 800bee8:	4b1b      	ldr	r3, [pc, #108]	; (800bf58 <read_D1+0xac>)
 800beea:	5c9b      	ldrb	r3, [r3, r2]
 800beec:	3301      	adds	r3, #1
 800beee:	17da      	asrs	r2, r3, #31
 800bef0:	461c      	mov	r4, r3
 800bef2:	4615      	mov	r5, r2
 800bef4:	4620      	mov	r0, r4
 800bef6:	4629      	mov	r1, r5
 800bef8:	f7f6 f825 	bl	8001f46 <DELAY>
    tx_buf[0] = 0x00;
 800befc:	2300      	movs	r3, #0
 800befe:	733b      	strb	r3, [r7, #12]
    while (!D1) {
 800bf00:	e021      	b.n	800bf46 <read_D1+0x9a>
        // Send ADC read command
        if (i2c_write(device, tx_buf, 1) != STATUS_OK) {
 800bf02:	f107 030c 	add.w	r3, r7, #12
 800bf06:	2201      	movs	r2, #1
 800bf08:	4619      	mov	r1, r3
 800bf0a:	6878      	ldr	r0, [r7, #4]
 800bf0c:	f7f6 f946 	bl	800219c <i2c_write>
 800bf10:	4603      	mov	r3, r0
 800bf12:	2b00      	cmp	r3, #0
 800bf14:	d002      	beq.n	800bf1c <read_D1+0x70>
            return D_READ_ERROR;
 800bf16:	f04f 33ff 	mov.w	r3, #4294967295
 800bf1a:	e018      	b.n	800bf4e <read_D1+0xa2>
        }
        if (i2c_read(device, rx_buf, 3) != STATUS_OK) {
 800bf1c:	f107 0310 	add.w	r3, r7, #16
 800bf20:	2203      	movs	r2, #3
 800bf22:	4619      	mov	r1, r3
 800bf24:	6878      	ldr	r0, [r7, #4]
 800bf26:	f7f6 f965 	bl	80021f4 <i2c_read>
 800bf2a:	4603      	mov	r3, r0
 800bf2c:	2b00      	cmp	r3, #0
 800bf2e:	d002      	beq.n	800bf36 <read_D1+0x8a>
            return D_READ_ERROR;
 800bf30:	f04f 33ff 	mov.w	r3, #4294967295
 800bf34:	e00b      	b.n	800bf4e <read_D1+0xa2>
        }
        D1 = ((uint32_t)rx_buf[0] << 16) | ((uint32_t)rx_buf[1] << 8) |
 800bf36:	7c3b      	ldrb	r3, [r7, #16]
 800bf38:	041a      	lsls	r2, r3, #16
 800bf3a:	7c7b      	ldrb	r3, [r7, #17]
 800bf3c:	021b      	lsls	r3, r3, #8
 800bf3e:	4313      	orrs	r3, r2
             rx_buf[2];
 800bf40:	7cba      	ldrb	r2, [r7, #18]
        D1 = ((uint32_t)rx_buf[0] << 16) | ((uint32_t)rx_buf[1] << 8) |
 800bf42:	4313      	orrs	r3, r2
 800bf44:	617b      	str	r3, [r7, #20]
    while (!D1) {
 800bf46:	697b      	ldr	r3, [r7, #20]
 800bf48:	2b00      	cmp	r3, #0
 800bf4a:	d0da      	beq.n	800bf02 <read_D1+0x56>
    }
    return D1;
 800bf4c:	697b      	ldr	r3, [r7, #20]
}
 800bf4e:	4618      	mov	r0, r3
 800bf50:	3718      	adds	r7, #24
 800bf52:	46bd      	mov	sp, r7
 800bf54:	bdb0      	pop	{r4, r5, r7, pc}
 800bf56:	bf00      	nop
 800bf58:	2000064c 	.word	0x2000064c

0800bf5c <read_D2>:

static uint32_t read_D2(I2cDevice* device, AdcSpeed speed) {
 800bf5c:	b5b0      	push	{r4, r5, r7, lr}
 800bf5e:	b086      	sub	sp, #24
 800bf60:	af00      	add	r7, sp, #0
 800bf62:	6078      	str	r0, [r7, #4]
 800bf64:	460b      	mov	r3, r1
 800bf66:	70fb      	strb	r3, [r7, #3]
    uint32_t D2 = 0;
 800bf68:	2300      	movs	r3, #0
 800bf6a:	617b      	str	r3, [r7, #20]
    uint8_t rx_buf[3];
    uint8_t tx_buf[1] = {0x50 | speed};
 800bf6c:	78fb      	ldrb	r3, [r7, #3]
 800bf6e:	f043 0350 	orr.w	r3, r3, #80	; 0x50
 800bf72:	b2db      	uxtb	r3, r3
 800bf74:	733b      	strb	r3, [r7, #12]
    // Start ADC conversion
    if (i2c_write(device, tx_buf, 1) != STATUS_OK) {
 800bf76:	f107 030c 	add.w	r3, r7, #12
 800bf7a:	2201      	movs	r2, #1
 800bf7c:	4619      	mov	r1, r3
 800bf7e:	6878      	ldr	r0, [r7, #4]
 800bf80:	f7f6 f90c 	bl	800219c <i2c_write>
 800bf84:	4603      	mov	r3, r0
 800bf86:	2b00      	cmp	r3, #0
 800bf88:	d002      	beq.n	800bf90 <read_D2+0x34>
        return D_READ_ERROR;
 800bf8a:	f04f 33ff 	mov.w	r3, #4294967295
 800bf8e:	e036      	b.n	800bffe <read_D2+0xa2>
    }
    DELAY(conversion_delay_ms[speed / 2] + 1);
 800bf90:	78fb      	ldrb	r3, [r7, #3]
 800bf92:	085b      	lsrs	r3, r3, #1
 800bf94:	b2db      	uxtb	r3, r3
 800bf96:	461a      	mov	r2, r3
 800bf98:	4b1b      	ldr	r3, [pc, #108]	; (800c008 <read_D2+0xac>)
 800bf9a:	5c9b      	ldrb	r3, [r3, r2]
 800bf9c:	3301      	adds	r3, #1
 800bf9e:	17da      	asrs	r2, r3, #31
 800bfa0:	461c      	mov	r4, r3
 800bfa2:	4615      	mov	r5, r2
 800bfa4:	4620      	mov	r0, r4
 800bfa6:	4629      	mov	r1, r5
 800bfa8:	f7f5 ffcd 	bl	8001f46 <DELAY>
    tx_buf[0] = 0x00;
 800bfac:	2300      	movs	r3, #0
 800bfae:	733b      	strb	r3, [r7, #12]
    while (!D2) {
 800bfb0:	e021      	b.n	800bff6 <read_D2+0x9a>
        // Send ADC read command
        if (i2c_write(device, tx_buf, 1) != STATUS_OK) {
 800bfb2:	f107 030c 	add.w	r3, r7, #12
 800bfb6:	2201      	movs	r2, #1
 800bfb8:	4619      	mov	r1, r3
 800bfba:	6878      	ldr	r0, [r7, #4]
 800bfbc:	f7f6 f8ee 	bl	800219c <i2c_write>
 800bfc0:	4603      	mov	r3, r0
 800bfc2:	2b00      	cmp	r3, #0
 800bfc4:	d002      	beq.n	800bfcc <read_D2+0x70>
            return D_READ_ERROR;
 800bfc6:	f04f 33ff 	mov.w	r3, #4294967295
 800bfca:	e018      	b.n	800bffe <read_D2+0xa2>
        }
        if (i2c_read(device, rx_buf, 3) != STATUS_OK) {
 800bfcc:	f107 0310 	add.w	r3, r7, #16
 800bfd0:	2203      	movs	r2, #3
 800bfd2:	4619      	mov	r1, r3
 800bfd4:	6878      	ldr	r0, [r7, #4]
 800bfd6:	f7f6 f90d 	bl	80021f4 <i2c_read>
 800bfda:	4603      	mov	r3, r0
 800bfdc:	2b00      	cmp	r3, #0
 800bfde:	d002      	beq.n	800bfe6 <read_D2+0x8a>
            return D_READ_ERROR;
 800bfe0:	f04f 33ff 	mov.w	r3, #4294967295
 800bfe4:	e00b      	b.n	800bffe <read_D2+0xa2>
        }
        D2 = ((uint32_t)rx_buf[0] << 16) | ((uint32_t)rx_buf[1] << 8) |
 800bfe6:	7c3b      	ldrb	r3, [r7, #16]
 800bfe8:	041a      	lsls	r2, r3, #16
 800bfea:	7c7b      	ldrb	r3, [r7, #17]
 800bfec:	021b      	lsls	r3, r3, #8
 800bfee:	4313      	orrs	r3, r2
             rx_buf[2];
 800bff0:	7cba      	ldrb	r2, [r7, #18]
        D2 = ((uint32_t)rx_buf[0] << 16) | ((uint32_t)rx_buf[1] << 8) |
 800bff2:	4313      	orrs	r3, r2
 800bff4:	617b      	str	r3, [r7, #20]
    while (!D2) {
 800bff6:	697b      	ldr	r3, [r7, #20]
 800bff8:	2b00      	cmp	r3, #0
 800bffa:	d0da      	beq.n	800bfb2 <read_D2+0x56>
    }
    return D2;
 800bffc:	697b      	ldr	r3, [r7, #20]
}
 800bffe:	4618      	mov	r0, r3
 800c000:	3718      	adds	r7, #24
 800c002:	46bd      	mov	sp, r7
 800c004:	bdb0      	pop	{r4, r5, r7, pc}
 800c006:	bf00      	nop
 800c008:	2000064c 	.word	0x2000064c

0800c00c <ms5637_read>:

BaroData ms5637_read(I2cDevice* device, AdcSpeed speed) {
 800c00c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c010:	f5ad 7d01 	sub.w	sp, sp, #516	; 0x204
 800c014:	af00      	add	r7, sp, #0
 800c016:	f8c7 01b4 	str.w	r0, [r7, #436]	; 0x1b4
 800c01a:	f8c7 11b0 	str.w	r1, [r7, #432]	; 0x1b0
 800c01e:	4613      	mov	r3, r2
 800c020:	f887 31af 	strb.w	r3, [r7, #431]	; 0x1af
    BaroData result;
    result.pressure = NAN;
 800c024:	4b1a      	ldr	r3, [pc, #104]	; (800c090 <ms5637_read+0x84>)
 800c026:	f8c7 31bc 	str.w	r3, [r7, #444]	; 0x1bc
    result.temperature = NAN;
 800c02a:	4b19      	ldr	r3, [pc, #100]	; (800c090 <ms5637_read+0x84>)
 800c02c:	f8c7 31b8 	str.w	r3, [r7, #440]	; 0x1b8

    uint32_t D1;
    uint32_t D2;

    if ((D1 = read_D1(device, speed)) == D_READ_ERROR) {
 800c030:	f897 31af 	ldrb.w	r3, [r7, #431]	; 0x1af
 800c034:	4619      	mov	r1, r3
 800c036:	f8d7 01b0 	ldr.w	r0, [r7, #432]	; 0x1b0
 800c03a:	f7ff ff37 	bl	800beac <read_D1>
 800c03e:	f8c7 01e4 	str.w	r0, [r7, #484]	; 0x1e4
 800c042:	f8d7 31e4 	ldr.w	r3, [r7, #484]	; 0x1e4
 800c046:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c04a:	d109      	bne.n	800c060 <ms5637_read+0x54>
        return result;
 800c04c:	f8d7 31b4 	ldr.w	r3, [r7, #436]	; 0x1b4
 800c050:	461a      	mov	r2, r3
 800c052:	f507 73dc 	add.w	r3, r7, #440	; 0x1b8
 800c056:	e893 0003 	ldmia.w	r3, {r0, r1}
 800c05a:	e882 0003 	stmia.w	r2, {r0, r1}
 800c05e:	e3f0      	b.n	800c842 <ms5637_read+0x836>
    }
    if ((D2 = read_D2(device, speed)) == D_READ_ERROR) {
 800c060:	f897 31af 	ldrb.w	r3, [r7, #431]	; 0x1af
 800c064:	4619      	mov	r1, r3
 800c066:	f8d7 01b0 	ldr.w	r0, [r7, #432]	; 0x1b0
 800c06a:	f7ff ff77 	bl	800bf5c <read_D2>
 800c06e:	f8c7 01e0 	str.w	r0, [r7, #480]	; 0x1e0
 800c072:	f8d7 31e0 	ldr.w	r3, [r7, #480]	; 0x1e0
 800c076:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c07a:	d10b      	bne.n	800c094 <ms5637_read+0x88>
        return result;
 800c07c:	f8d7 31b4 	ldr.w	r3, [r7, #436]	; 0x1b4
 800c080:	461a      	mov	r2, r3
 800c082:	f507 73dc 	add.w	r3, r7, #440	; 0x1b8
 800c086:	e893 0003 	ldmia.w	r3, {r0, r1}
 800c08a:	e882 0003 	stmia.w	r2, {r0, r1}
 800c08e:	e3d8      	b.n	800c842 <ms5637_read+0x836>
 800c090:	7fc00000 	.word	0x7fc00000
    }
    int32_t dT = D2 - (data.C5 * 256);
 800c094:	4bc5      	ldr	r3, [pc, #788]	; (800c3ac <ms5637_read+0x3a0>)
 800c096:	891b      	ldrh	r3, [r3, #8]
 800c098:	021b      	lsls	r3, r3, #8
 800c09a:	461a      	mov	r2, r3
 800c09c:	f8d7 31e0 	ldr.w	r3, [r7, #480]	; 0x1e0
 800c0a0:	1a9b      	subs	r3, r3, r2
 800c0a2:	f8c7 31dc 	str.w	r3, [r7, #476]	; 0x1dc
    int32_t TEMP = (int32_t)(2000 + (dT * ((float)data.C6 / 8388608)));
 800c0a6:	f8d7 01dc 	ldr.w	r0, [r7, #476]	; 0x1dc
 800c0aa:	f7f4 fe5f 	bl	8000d6c <__aeabi_i2f>
 800c0ae:	4606      	mov	r6, r0
 800c0b0:	4bbe      	ldr	r3, [pc, #760]	; (800c3ac <ms5637_read+0x3a0>)
 800c0b2:	895b      	ldrh	r3, [r3, #10]
 800c0b4:	4618      	mov	r0, r3
 800c0b6:	f7f4 fe55 	bl	8000d64 <__aeabi_ui2f>
 800c0ba:	4603      	mov	r3, r0
 800c0bc:	f04f 4196 	mov.w	r1, #1258291200	; 0x4b000000
 800c0c0:	4618      	mov	r0, r3
 800c0c2:	f7f4 ff5b 	bl	8000f7c <__aeabi_fdiv>
 800c0c6:	4603      	mov	r3, r0
 800c0c8:	4619      	mov	r1, r3
 800c0ca:	4630      	mov	r0, r6
 800c0cc:	f7f4 fea2 	bl	8000e14 <__aeabi_fmul>
 800c0d0:	4603      	mov	r3, r0
 800c0d2:	49b7      	ldr	r1, [pc, #732]	; (800c3b0 <ms5637_read+0x3a4>)
 800c0d4:	4618      	mov	r0, r3
 800c0d6:	f7f4 fd95 	bl	8000c04 <__addsf3>
 800c0da:	4603      	mov	r3, r0
 800c0dc:	4618      	mov	r0, r3
 800c0de:	f7f5 f875 	bl	80011cc <__aeabi_f2iz>
 800c0e2:	4603      	mov	r3, r0
 800c0e4:	f8c7 31d8 	str.w	r3, [r7, #472]	; 0x1d8
    int64_t OFF = ((int64_t)data.C2 << 17) + (((int64_t)data.C4 * dT) >> 6);
 800c0e8:	4bb0      	ldr	r3, [pc, #704]	; (800c3ac <ms5637_read+0x3a0>)
 800c0ea:	885b      	ldrh	r3, [r3, #2]
 800c0ec:	b29b      	uxth	r3, r3
 800c0ee:	2200      	movs	r2, #0
 800c0f0:	f8c7 3160 	str.w	r3, [r7, #352]	; 0x160
 800c0f4:	f8c7 2164 	str.w	r2, [r7, #356]	; 0x164
 800c0f8:	e9d7 1258 	ldrd	r1, r2, [r7, #352]	; 0x160
 800c0fc:	460b      	mov	r3, r1
 800c0fe:	0bdb      	lsrs	r3, r3, #15
 800c100:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
 800c104:	460b      	mov	r3, r1
 800c106:	045b      	lsls	r3, r3, #17
 800c108:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
 800c10c:	4ba7      	ldr	r3, [pc, #668]	; (800c3ac <ms5637_read+0x3a0>)
 800c10e:	88db      	ldrh	r3, [r3, #6]
 800c110:	b29b      	uxth	r3, r3
 800c112:	2200      	movs	r2, #0
 800c114:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
 800c118:	f8c7 2154 	str.w	r2, [r7, #340]	; 0x154
 800c11c:	f8d7 31dc 	ldr.w	r3, [r7, #476]	; 0x1dc
 800c120:	17da      	asrs	r2, r3, #31
 800c122:	f8c7 31a0 	str.w	r3, [r7, #416]	; 0x1a0
 800c126:	f8c7 21a4 	str.w	r2, [r7, #420]	; 0x1a4
 800c12a:	e9d7 0154 	ldrd	r0, r1, [r7, #336]	; 0x150
 800c12e:	460b      	mov	r3, r1
 800c130:	f8d7 21a0 	ldr.w	r2, [r7, #416]	; 0x1a0
 800c134:	fb02 f203 	mul.w	r2, r2, r3
 800c138:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 800c13c:	4606      	mov	r6, r0
 800c13e:	fb06 f303 	mul.w	r3, r6, r3
 800c142:	4413      	add	r3, r2
 800c144:	4602      	mov	r2, r0
 800c146:	f8d7 11a0 	ldr.w	r1, [r7, #416]	; 0x1a0
 800c14a:	fba2 4501 	umull	r4, r5, r2, r1
 800c14e:	442b      	add	r3, r5
 800c150:	461d      	mov	r5, r3
 800c152:	f04f 0200 	mov.w	r2, #0
 800c156:	f04f 0300 	mov.w	r3, #0
 800c15a:	09a2      	lsrs	r2, r4, #6
 800c15c:	ea42 6285 	orr.w	r2, r2, r5, lsl #26
 800c160:	11ab      	asrs	r3, r5, #6
 800c162:	e9d7 4556 	ldrd	r4, r5, [r7, #344]	; 0x158
 800c166:	4621      	mov	r1, r4
 800c168:	1889      	adds	r1, r1, r2
 800c16a:	64b9      	str	r1, [r7, #72]	; 0x48
 800c16c:	4629      	mov	r1, r5
 800c16e:	eb43 0101 	adc.w	r1, r3, r1
 800c172:	64f9      	str	r1, [r7, #76]	; 0x4c
 800c174:	e9d7 3412 	ldrd	r3, r4, [r7, #72]	; 0x48
 800c178:	e9c7 3474 	strd	r3, r4, [r7, #464]	; 0x1d0
    int64_t SENS = ((int64_t)data.C1 << 16) + (((int64_t)data.C3 * dT) >> 7);
 800c17c:	4b8b      	ldr	r3, [pc, #556]	; (800c3ac <ms5637_read+0x3a0>)
 800c17e:	881b      	ldrh	r3, [r3, #0]
 800c180:	b29b      	uxth	r3, r3
 800c182:	2200      	movs	r2, #0
 800c184:	f8c7 3148 	str.w	r3, [r7, #328]	; 0x148
 800c188:	f8c7 214c 	str.w	r2, [r7, #332]	; 0x14c
 800c18c:	e9d7 1252 	ldrd	r1, r2, [r7, #328]	; 0x148
 800c190:	460b      	mov	r3, r1
 800c192:	0c1b      	lsrs	r3, r3, #16
 800c194:	f8c7 3144 	str.w	r3, [r7, #324]	; 0x144
 800c198:	460b      	mov	r3, r1
 800c19a:	041b      	lsls	r3, r3, #16
 800c19c:	f8c7 3140 	str.w	r3, [r7, #320]	; 0x140
 800c1a0:	4b82      	ldr	r3, [pc, #520]	; (800c3ac <ms5637_read+0x3a0>)
 800c1a2:	889b      	ldrh	r3, [r3, #4]
 800c1a4:	b29b      	uxth	r3, r3
 800c1a6:	2200      	movs	r2, #0
 800c1a8:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
 800c1ac:	f8c7 213c 	str.w	r2, [r7, #316]	; 0x13c
 800c1b0:	f8d7 31dc 	ldr.w	r3, [r7, #476]	; 0x1dc
 800c1b4:	17da      	asrs	r2, r3, #31
 800c1b6:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
 800c1ba:	f8c7 2134 	str.w	r2, [r7, #308]	; 0x134
 800c1be:	e9d7 344e 	ldrd	r3, r4, [r7, #312]	; 0x138
 800c1c2:	4622      	mov	r2, r4
 800c1c4:	e9d7 564c 	ldrd	r5, r6, [r7, #304]	; 0x130
 800c1c8:	4629      	mov	r1, r5
 800c1ca:	fb01 f202 	mul.w	r2, r1, r2
 800c1ce:	46b4      	mov	ip, r6
 800c1d0:	4618      	mov	r0, r3
 800c1d2:	4621      	mov	r1, r4
 800c1d4:	4603      	mov	r3, r0
 800c1d6:	fb03 f30c 	mul.w	r3, r3, ip
 800c1da:	4413      	add	r3, r2
 800c1dc:	4602      	mov	r2, r0
 800c1de:	4629      	mov	r1, r5
 800c1e0:	fba2 ab01 	umull	sl, fp, r2, r1
 800c1e4:	445b      	add	r3, fp
 800c1e6:	469b      	mov	fp, r3
 800c1e8:	f04f 0200 	mov.w	r2, #0
 800c1ec:	f04f 0300 	mov.w	r3, #0
 800c1f0:	ea4f 12da 	mov.w	r2, sl, lsr #7
 800c1f4:	ea42 624b 	orr.w	r2, r2, fp, lsl #25
 800c1f8:	ea4f 13eb 	mov.w	r3, fp, asr #7
 800c1fc:	e9d7 4550 	ldrd	r4, r5, [r7, #320]	; 0x140
 800c200:	4621      	mov	r1, r4
 800c202:	1889      	adds	r1, r1, r2
 800c204:	6439      	str	r1, [r7, #64]	; 0x40
 800c206:	4629      	mov	r1, r5
 800c208:	eb43 0101 	adc.w	r1, r3, r1
 800c20c:	6479      	str	r1, [r7, #68]	; 0x44
 800c20e:	e9d7 3410 	ldrd	r3, r4, [r7, #64]	; 0x40
 800c212:	e9c7 3472 	strd	r3, r4, [r7, #456]	; 0x1c8
    int32_t T2;
    int64_t OFF2;
    int64_t SENS2;
    if (TEMP < 2000) {
 800c216:	f8d7 31d8 	ldr.w	r3, [r7, #472]	; 0x1d8
 800c21a:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 800c21e:	f280 8235 	bge.w	800c68c <ms5637_read+0x680>
        T2 = 3 * ((int64_t)dT * (int64_t)dT) >> 33;
 800c222:	f8d7 31dc 	ldr.w	r3, [r7, #476]	; 0x1dc
 800c226:	17da      	asrs	r2, r3, #31
 800c228:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
 800c22c:	f8c7 212c 	str.w	r2, [r7, #300]	; 0x12c
 800c230:	f8d7 31dc 	ldr.w	r3, [r7, #476]	; 0x1dc
 800c234:	17da      	asrs	r2, r3, #31
 800c236:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 800c23a:	f8c7 2124 	str.w	r2, [r7, #292]	; 0x124
 800c23e:	e9d7 344a 	ldrd	r3, r4, [r7, #296]	; 0x128
 800c242:	4622      	mov	r2, r4
 800c244:	e9d7 5648 	ldrd	r5, r6, [r7, #288]	; 0x120
 800c248:	4629      	mov	r1, r5
 800c24a:	fb01 f202 	mul.w	r2, r1, r2
 800c24e:	46b4      	mov	ip, r6
 800c250:	4618      	mov	r0, r3
 800c252:	4621      	mov	r1, r4
 800c254:	4603      	mov	r3, r0
 800c256:	fb03 f30c 	mul.w	r3, r3, ip
 800c25a:	4413      	add	r3, r2
 800c25c:	4602      	mov	r2, r0
 800c25e:	4629      	mov	r1, r5
 800c260:	fba2 2101 	umull	r2, r1, r2, r1
 800c264:	f8c7 119c 	str.w	r1, [r7, #412]	; 0x19c
 800c268:	f8c7 2198 	str.w	r2, [r7, #408]	; 0x198
 800c26c:	f8d7 219c 	ldr.w	r2, [r7, #412]	; 0x19c
 800c270:	4413      	add	r3, r2
 800c272:	f8c7 319c 	str.w	r3, [r7, #412]	; 0x19c
 800c276:	e9d7 4566 	ldrd	r4, r5, [r7, #408]	; 0x198
 800c27a:	4622      	mov	r2, r4
 800c27c:	462b      	mov	r3, r5
 800c27e:	1891      	adds	r1, r2, r2
 800c280:	63b9      	str	r1, [r7, #56]	; 0x38
 800c282:	415b      	adcs	r3, r3
 800c284:	63fb      	str	r3, [r7, #60]	; 0x3c
 800c286:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 800c28a:	4621      	mov	r1, r4
 800c28c:	1851      	adds	r1, r2, r1
 800c28e:	f8c7 1118 	str.w	r1, [r7, #280]	; 0x118
 800c292:	4629      	mov	r1, r5
 800c294:	eb43 0101 	adc.w	r1, r3, r1
 800c298:	f8c7 111c 	str.w	r1, [r7, #284]	; 0x11c
 800c29c:	f04f 0200 	mov.w	r2, #0
 800c2a0:	f04f 0300 	mov.w	r3, #0
 800c2a4:	e9d7 4546 	ldrd	r4, r5, [r7, #280]	; 0x118
 800c2a8:	4629      	mov	r1, r5
 800c2aa:	104a      	asrs	r2, r1, #1
 800c2ac:	4629      	mov	r1, r5
 800c2ae:	17cb      	asrs	r3, r1, #31
 800c2b0:	4613      	mov	r3, r2
 800c2b2:	f8c7 31fc 	str.w	r3, [r7, #508]	; 0x1fc
        OFF2 = 61 * ((int64_t)TEMP - 2000) * ((int64_t)TEMP - 2000) / 16;
 800c2b6:	f8d7 31d8 	ldr.w	r3, [r7, #472]	; 0x1d8
 800c2ba:	17da      	asrs	r2, r3, #31
 800c2bc:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
 800c2c0:	f8c7 2114 	str.w	r2, [r7, #276]	; 0x114
 800c2c4:	e9d7 3444 	ldrd	r3, r4, [r7, #272]	; 0x110
 800c2c8:	461a      	mov	r2, r3
 800c2ca:	f5b2 62fa 	subs.w	r2, r2, #2000	; 0x7d0
 800c2ce:	f8c7 2108 	str.w	r2, [r7, #264]	; 0x108
 800c2d2:	4623      	mov	r3, r4
 800c2d4:	f143 33ff 	adc.w	r3, r3, #4294967295
 800c2d8:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
 800c2dc:	f8d7 31d8 	ldr.w	r3, [r7, #472]	; 0x1d8
 800c2e0:	17da      	asrs	r2, r3, #31
 800c2e2:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 800c2e6:	f8c7 2104 	str.w	r2, [r7, #260]	; 0x104
 800c2ea:	e9d7 3440 	ldrd	r3, r4, [r7, #256]	; 0x100
 800c2ee:	461a      	mov	r2, r3
 800c2f0:	f5b2 62fa 	subs.w	r2, r2, #2000	; 0x7d0
 800c2f4:	f8c7 20f8 	str.w	r2, [r7, #248]	; 0xf8
 800c2f8:	4623      	mov	r3, r4
 800c2fa:	f143 33ff 	adc.w	r3, r3, #4294967295
 800c2fe:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 800c302:	e9d7 3442 	ldrd	r3, r4, [r7, #264]	; 0x108
 800c306:	4622      	mov	r2, r4
 800c308:	e9d7 563e 	ldrd	r5, r6, [r7, #248]	; 0xf8
 800c30c:	4629      	mov	r1, r5
 800c30e:	fb01 f202 	mul.w	r2, r1, r2
 800c312:	46b4      	mov	ip, r6
 800c314:	4618      	mov	r0, r3
 800c316:	4621      	mov	r1, r4
 800c318:	4603      	mov	r3, r0
 800c31a:	fb03 f30c 	mul.w	r3, r3, ip
 800c31e:	4413      	add	r3, r2
 800c320:	4602      	mov	r2, r0
 800c322:	4629      	mov	r1, r5
 800c324:	fba2 2101 	umull	r2, r1, r2, r1
 800c328:	f8c7 1194 	str.w	r1, [r7, #404]	; 0x194
 800c32c:	f8c7 2190 	str.w	r2, [r7, #400]	; 0x190
 800c330:	f8d7 2194 	ldr.w	r2, [r7, #404]	; 0x194
 800c334:	4413      	add	r3, r2
 800c336:	f8c7 3194 	str.w	r3, [r7, #404]	; 0x194
 800c33a:	e9d7 4564 	ldrd	r4, r5, [r7, #400]	; 0x190
 800c33e:	4622      	mov	r2, r4
 800c340:	462b      	mov	r3, r5
 800c342:	f04f 0000 	mov.w	r0, #0
 800c346:	f04f 0100 	mov.w	r1, #0
 800c34a:	0119      	lsls	r1, r3, #4
 800c34c:	ea41 7112 	orr.w	r1, r1, r2, lsr #28
 800c350:	0110      	lsls	r0, r2, #4
 800c352:	4602      	mov	r2, r0
 800c354:	460b      	mov	r3, r1
 800c356:	4620      	mov	r0, r4
 800c358:	4629      	mov	r1, r5
 800c35a:	4604      	mov	r4, r0
 800c35c:	ebb2 0804 	subs.w	r8, r2, r4
 800c360:	460c      	mov	r4, r1
 800c362:	eb63 0904 	sbc.w	r9, r3, r4
 800c366:	f04f 0200 	mov.w	r2, #0
 800c36a:	f04f 0300 	mov.w	r3, #0
 800c36e:	ea4f 0389 	mov.w	r3, r9, lsl #2
 800c372:	ea43 7398 	orr.w	r3, r3, r8, lsr #30
 800c376:	ea4f 0288 	mov.w	r2, r8, lsl #2
 800c37a:	4690      	mov	r8, r2
 800c37c:	4699      	mov	r9, r3
 800c37e:	4603      	mov	r3, r0
 800c380:	eb18 0303 	adds.w	r3, r8, r3
 800c384:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 800c388:	460b      	mov	r3, r1
 800c38a:	eb49 0303 	adc.w	r3, r9, r3
 800c38e:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 800c392:	e9d7 233c 	ldrd	r2, r3, [r7, #240]	; 0xf0
 800c396:	2b00      	cmp	r3, #0
 800c398:	da0c      	bge.n	800c3b4 <ms5637_read+0x3a8>
 800c39a:	f112 010f 	adds.w	r1, r2, #15
 800c39e:	6339      	str	r1, [r7, #48]	; 0x30
 800c3a0:	f143 0300 	adc.w	r3, r3, #0
 800c3a4:	637b      	str	r3, [r7, #52]	; 0x34
 800c3a6:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 800c3aa:	e003      	b.n	800c3b4 <ms5637_read+0x3a8>
 800c3ac:	20006d14 	.word	0x20006d14
 800c3b0:	44fa0000 	.word	0x44fa0000
 800c3b4:	f04f 0000 	mov.w	r0, #0
 800c3b8:	f04f 0100 	mov.w	r1, #0
 800c3bc:	0910      	lsrs	r0, r2, #4
 800c3be:	ea40 7003 	orr.w	r0, r0, r3, lsl #28
 800c3c2:	1119      	asrs	r1, r3, #4
 800c3c4:	e9c7 017c 	strd	r0, r1, [r7, #496]	; 0x1f0
        SENS2 = 29 * ((int64_t)TEMP - 2000) * ((int64_t)TEMP - 2000) / 16;
 800c3c8:	f8d7 31d8 	ldr.w	r3, [r7, #472]	; 0x1d8
 800c3cc:	17da      	asrs	r2, r3, #31
 800c3ce:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800c3d2:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 800c3d6:	e9d7 343a 	ldrd	r3, r4, [r7, #232]	; 0xe8
 800c3da:	461a      	mov	r2, r3
 800c3dc:	f5b2 62fa 	subs.w	r2, r2, #2000	; 0x7d0
 800c3e0:	f8c7 20e0 	str.w	r2, [r7, #224]	; 0xe0
 800c3e4:	4623      	mov	r3, r4
 800c3e6:	f143 33ff 	adc.w	r3, r3, #4294967295
 800c3ea:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800c3ee:	f8d7 31d8 	ldr.w	r3, [r7, #472]	; 0x1d8
 800c3f2:	17da      	asrs	r2, r3, #31
 800c3f4:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800c3f8:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 800c3fc:	e9d7 3436 	ldrd	r3, r4, [r7, #216]	; 0xd8
 800c400:	461a      	mov	r2, r3
 800c402:	f5b2 62fa 	subs.w	r2, r2, #2000	; 0x7d0
 800c406:	f8c7 20d0 	str.w	r2, [r7, #208]	; 0xd0
 800c40a:	4623      	mov	r3, r4
 800c40c:	f143 33ff 	adc.w	r3, r3, #4294967295
 800c410:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 800c414:	e9d7 3438 	ldrd	r3, r4, [r7, #224]	; 0xe0
 800c418:	4622      	mov	r2, r4
 800c41a:	e9d7 5634 	ldrd	r5, r6, [r7, #208]	; 0xd0
 800c41e:	4629      	mov	r1, r5
 800c420:	fb01 f202 	mul.w	r2, r1, r2
 800c424:	46b4      	mov	ip, r6
 800c426:	4618      	mov	r0, r3
 800c428:	4621      	mov	r1, r4
 800c42a:	4603      	mov	r3, r0
 800c42c:	fb03 f30c 	mul.w	r3, r3, ip
 800c430:	4413      	add	r3, r2
 800c432:	4602      	mov	r2, r0
 800c434:	4629      	mov	r1, r5
 800c436:	fba2 2101 	umull	r2, r1, r2, r1
 800c43a:	f8c7 118c 	str.w	r1, [r7, #396]	; 0x18c
 800c43e:	f8c7 2188 	str.w	r2, [r7, #392]	; 0x188
 800c442:	f8d7 218c 	ldr.w	r2, [r7, #396]	; 0x18c
 800c446:	4413      	add	r3, r2
 800c448:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
 800c44c:	e9d7 4562 	ldrd	r4, r5, [r7, #392]	; 0x188
 800c450:	4622      	mov	r2, r4
 800c452:	462b      	mov	r3, r5
 800c454:	f04f 0000 	mov.w	r0, #0
 800c458:	f04f 0100 	mov.w	r1, #0
 800c45c:	00d9      	lsls	r1, r3, #3
 800c45e:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800c462:	00d0      	lsls	r0, r2, #3
 800c464:	4602      	mov	r2, r0
 800c466:	460b      	mov	r3, r1
 800c468:	4621      	mov	r1, r4
 800c46a:	1a51      	subs	r1, r2, r1
 800c46c:	62b9      	str	r1, [r7, #40]	; 0x28
 800c46e:	4629      	mov	r1, r5
 800c470:	eb63 0301 	sbc.w	r3, r3, r1
 800c474:	62fb      	str	r3, [r7, #44]	; 0x2c
 800c476:	f04f 0200 	mov.w	r2, #0
 800c47a:	f04f 0300 	mov.w	r3, #0
 800c47e:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	; 0x28
 800c482:	4649      	mov	r1, r9
 800c484:	008b      	lsls	r3, r1, #2
 800c486:	4646      	mov	r6, r8
 800c488:	ea43 7396 	orr.w	r3, r3, r6, lsr #30
 800c48c:	4641      	mov	r1, r8
 800c48e:	008a      	lsls	r2, r1, #2
 800c490:	4610      	mov	r0, r2
 800c492:	4619      	mov	r1, r3
 800c494:	4603      	mov	r3, r0
 800c496:	4622      	mov	r2, r4
 800c498:	189b      	adds	r3, r3, r2
 800c49a:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800c49e:	462b      	mov	r3, r5
 800c4a0:	460a      	mov	r2, r1
 800c4a2:	eb42 0303 	adc.w	r3, r2, r3
 800c4a6:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 800c4aa:	e9d7 2332 	ldrd	r2, r3, [r7, #200]	; 0xc8
 800c4ae:	2b00      	cmp	r3, #0
 800c4b0:	da07      	bge.n	800c4c2 <ms5637_read+0x4b6>
 800c4b2:	f112 010f 	adds.w	r1, r2, #15
 800c4b6:	6239      	str	r1, [r7, #32]
 800c4b8:	f143 0300 	adc.w	r3, r3, #0
 800c4bc:	627b      	str	r3, [r7, #36]	; 0x24
 800c4be:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800c4c2:	f04f 0000 	mov.w	r0, #0
 800c4c6:	f04f 0100 	mov.w	r1, #0
 800c4ca:	0910      	lsrs	r0, r2, #4
 800c4cc:	ea40 7003 	orr.w	r0, r0, r3, lsl #28
 800c4d0:	1119      	asrs	r1, r3, #4
 800c4d2:	e9c7 017a 	strd	r0, r1, [r7, #488]	; 0x1e8
        if (TEMP < -1500) {
 800c4d6:	f8d7 21d8 	ldr.w	r2, [r7, #472]	; 0x1d8
 800c4da:	4b6b      	ldr	r3, [pc, #428]	; (800c688 <ms5637_read+0x67c>)
 800c4dc:	429a      	cmp	r2, r3
 800c4de:	f280 8129 	bge.w	800c734 <ms5637_read+0x728>
            OFF2 += 17 * ((int64_t)TEMP + 1500) * ((int64_t)TEMP + 1500);
 800c4e2:	f8d7 31d8 	ldr.w	r3, [r7, #472]	; 0x1d8
 800c4e6:	17da      	asrs	r2, r3, #31
 800c4e8:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800c4ec:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 800c4f0:	f240 53dc 	movw	r3, #1500	; 0x5dc
 800c4f4:	e9d7 0130 	ldrd	r0, r1, [r7, #192]	; 0xc0
 800c4f8:	4602      	mov	r2, r0
 800c4fa:	18d3      	adds	r3, r2, r3
 800c4fc:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800c500:	460b      	mov	r3, r1
 800c502:	f143 0300 	adc.w	r3, r3, #0
 800c506:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 800c50a:	f8d7 31d8 	ldr.w	r3, [r7, #472]	; 0x1d8
 800c50e:	17da      	asrs	r2, r3, #31
 800c510:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800c514:	f8c7 20b4 	str.w	r2, [r7, #180]	; 0xb4
 800c518:	f240 53dc 	movw	r3, #1500	; 0x5dc
 800c51c:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 800c520:	4602      	mov	r2, r0
 800c522:	18d3      	adds	r3, r2, r3
 800c524:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 800c528:	460b      	mov	r3, r1
 800c52a:	f143 0300 	adc.w	r3, r3, #0
 800c52e:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800c532:	e9d7 342e 	ldrd	r3, r4, [r7, #184]	; 0xb8
 800c536:	4622      	mov	r2, r4
 800c538:	e9d7 562a 	ldrd	r5, r6, [r7, #168]	; 0xa8
 800c53c:	4629      	mov	r1, r5
 800c53e:	fb01 f202 	mul.w	r2, r1, r2
 800c542:	46b4      	mov	ip, r6
 800c544:	4618      	mov	r0, r3
 800c546:	4621      	mov	r1, r4
 800c548:	4603      	mov	r3, r0
 800c54a:	fb03 f30c 	mul.w	r3, r3, ip
 800c54e:	4413      	add	r3, r2
 800c550:	4602      	mov	r2, r0
 800c552:	4629      	mov	r1, r5
 800c554:	fba2 2101 	umull	r2, r1, r2, r1
 800c558:	f8c7 1184 	str.w	r1, [r7, #388]	; 0x184
 800c55c:	f8c7 2180 	str.w	r2, [r7, #384]	; 0x180
 800c560:	f8d7 2184 	ldr.w	r2, [r7, #388]	; 0x184
 800c564:	4413      	add	r3, r2
 800c566:	f8c7 3184 	str.w	r3, [r7, #388]	; 0x184
 800c56a:	e9d7 4560 	ldrd	r4, r5, [r7, #384]	; 0x180
 800c56e:	4622      	mov	r2, r4
 800c570:	462b      	mov	r3, r5
 800c572:	f04f 0000 	mov.w	r0, #0
 800c576:	f04f 0100 	mov.w	r1, #0
 800c57a:	0119      	lsls	r1, r3, #4
 800c57c:	ea41 7112 	orr.w	r1, r1, r2, lsr #28
 800c580:	0110      	lsls	r0, r2, #4
 800c582:	4602      	mov	r2, r0
 800c584:	460b      	mov	r3, r1
 800c586:	4621      	mov	r1, r4
 800c588:	1851      	adds	r1, r2, r1
 800c58a:	f8c7 10a0 	str.w	r1, [r7, #160]	; 0xa0
 800c58e:	4629      	mov	r1, r5
 800c590:	eb43 0101 	adc.w	r1, r3, r1
 800c594:	f8c7 10a4 	str.w	r1, [r7, #164]	; 0xa4
 800c598:	e9d7 237c 	ldrd	r2, r3, [r7, #496]	; 0x1f0
 800c59c:	e9d7 4528 	ldrd	r4, r5, [r7, #160]	; 0xa0
 800c5a0:	4621      	mov	r1, r4
 800c5a2:	1851      	adds	r1, r2, r1
 800c5a4:	61b9      	str	r1, [r7, #24]
 800c5a6:	4629      	mov	r1, r5
 800c5a8:	eb43 0101 	adc.w	r1, r3, r1
 800c5ac:	61f9      	str	r1, [r7, #28]
 800c5ae:	e9d7 3406 	ldrd	r3, r4, [r7, #24]
 800c5b2:	e9c7 347c 	strd	r3, r4, [r7, #496]	; 0x1f0
            SENS2 += 9 * ((int64_t)TEMP + 1500) * ((int64_t)TEMP + 1500);
 800c5b6:	f8d7 31d8 	ldr.w	r3, [r7, #472]	; 0x1d8
 800c5ba:	17da      	asrs	r2, r3, #31
 800c5bc:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 800c5c0:	f8c7 209c 	str.w	r2, [r7, #156]	; 0x9c
 800c5c4:	f240 53dc 	movw	r3, #1500	; 0x5dc
 800c5c8:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 800c5cc:	4602      	mov	r2, r0
 800c5ce:	18d3      	adds	r3, r2, r3
 800c5d0:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800c5d4:	460b      	mov	r3, r1
 800c5d6:	f143 0300 	adc.w	r3, r3, #0
 800c5da:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 800c5de:	f8d7 31d8 	ldr.w	r3, [r7, #472]	; 0x1d8
 800c5e2:	17da      	asrs	r2, r3, #31
 800c5e4:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 800c5e8:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 800c5ec:	f240 53dc 	movw	r3, #1500	; 0x5dc
 800c5f0:	e9d7 0122 	ldrd	r0, r1, [r7, #136]	; 0x88
 800c5f4:	4602      	mov	r2, r0
 800c5f6:	18d3      	adds	r3, r2, r3
 800c5f8:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800c5fc:	460b      	mov	r3, r1
 800c5fe:	f143 0300 	adc.w	r3, r3, #0
 800c602:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 800c606:	e9d7 3424 	ldrd	r3, r4, [r7, #144]	; 0x90
 800c60a:	4622      	mov	r2, r4
 800c60c:	e9d7 5620 	ldrd	r5, r6, [r7, #128]	; 0x80
 800c610:	4629      	mov	r1, r5
 800c612:	fb01 f202 	mul.w	r2, r1, r2
 800c616:	46b4      	mov	ip, r6
 800c618:	4618      	mov	r0, r3
 800c61a:	4621      	mov	r1, r4
 800c61c:	4603      	mov	r3, r0
 800c61e:	fb03 f30c 	mul.w	r3, r3, ip
 800c622:	4413      	add	r3, r2
 800c624:	4602      	mov	r2, r0
 800c626:	4629      	mov	r1, r5
 800c628:	fba2 2101 	umull	r2, r1, r2, r1
 800c62c:	f8c7 117c 	str.w	r1, [r7, #380]	; 0x17c
 800c630:	f8c7 2178 	str.w	r2, [r7, #376]	; 0x178
 800c634:	f8d7 217c 	ldr.w	r2, [r7, #380]	; 0x17c
 800c638:	4413      	add	r3, r2
 800c63a:	f8c7 317c 	str.w	r3, [r7, #380]	; 0x17c
 800c63e:	e9d7 455e 	ldrd	r4, r5, [r7, #376]	; 0x178
 800c642:	4622      	mov	r2, r4
 800c644:	462b      	mov	r3, r5
 800c646:	f04f 0000 	mov.w	r0, #0
 800c64a:	f04f 0100 	mov.w	r1, #0
 800c64e:	00d9      	lsls	r1, r3, #3
 800c650:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800c654:	00d0      	lsls	r0, r2, #3
 800c656:	4602      	mov	r2, r0
 800c658:	460b      	mov	r3, r1
 800c65a:	4621      	mov	r1, r4
 800c65c:	1851      	adds	r1, r2, r1
 800c65e:	67b9      	str	r1, [r7, #120]	; 0x78
 800c660:	4629      	mov	r1, r5
 800c662:	eb43 0101 	adc.w	r1, r3, r1
 800c666:	67f9      	str	r1, [r7, #124]	; 0x7c
 800c668:	e9d7 237a 	ldrd	r2, r3, [r7, #488]	; 0x1e8
 800c66c:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	; 0x78
 800c670:	4621      	mov	r1, r4
 800c672:	1851      	adds	r1, r2, r1
 800c674:	6139      	str	r1, [r7, #16]
 800c676:	4629      	mov	r1, r5
 800c678:	eb43 0101 	adc.w	r1, r3, r1
 800c67c:	6179      	str	r1, [r7, #20]
 800c67e:	e9d7 3404 	ldrd	r3, r4, [r7, #16]
 800c682:	e9c7 347a 	strd	r3, r4, [r7, #488]	; 0x1e8
 800c686:	e055      	b.n	800c734 <ms5637_read+0x728>
 800c688:	fffffa24 	.word	0xfffffa24
        }
    } else {
        T2 = (5 * ((int64_t)dT * (int64_t)dT)) >> 38;
 800c68c:	f8d7 31dc 	ldr.w	r3, [r7, #476]	; 0x1dc
 800c690:	17da      	asrs	r2, r3, #31
 800c692:	673b      	str	r3, [r7, #112]	; 0x70
 800c694:	677a      	str	r2, [r7, #116]	; 0x74
 800c696:	f8d7 31dc 	ldr.w	r3, [r7, #476]	; 0x1dc
 800c69a:	17da      	asrs	r2, r3, #31
 800c69c:	66bb      	str	r3, [r7, #104]	; 0x68
 800c69e:	66fa      	str	r2, [r7, #108]	; 0x6c
 800c6a0:	e9d7 341c 	ldrd	r3, r4, [r7, #112]	; 0x70
 800c6a4:	4622      	mov	r2, r4
 800c6a6:	e9d7 561a 	ldrd	r5, r6, [r7, #104]	; 0x68
 800c6aa:	4629      	mov	r1, r5
 800c6ac:	fb01 f202 	mul.w	r2, r1, r2
 800c6b0:	46b4      	mov	ip, r6
 800c6b2:	4618      	mov	r0, r3
 800c6b4:	4621      	mov	r1, r4
 800c6b6:	4603      	mov	r3, r0
 800c6b8:	fb03 f30c 	mul.w	r3, r3, ip
 800c6bc:	4413      	add	r3, r2
 800c6be:	4602      	mov	r2, r0
 800c6c0:	4629      	mov	r1, r5
 800c6c2:	fba2 2101 	umull	r2, r1, r2, r1
 800c6c6:	f8c7 1174 	str.w	r1, [r7, #372]	; 0x174
 800c6ca:	f8c7 2170 	str.w	r2, [r7, #368]	; 0x170
 800c6ce:	f8d7 2174 	ldr.w	r2, [r7, #372]	; 0x174
 800c6d2:	4413      	add	r3, r2
 800c6d4:	f8c7 3174 	str.w	r3, [r7, #372]	; 0x174
 800c6d8:	e9d7 455c 	ldrd	r4, r5, [r7, #368]	; 0x170
 800c6dc:	4622      	mov	r2, r4
 800c6de:	462b      	mov	r3, r5
 800c6e0:	f04f 0000 	mov.w	r0, #0
 800c6e4:	f04f 0100 	mov.w	r1, #0
 800c6e8:	0099      	lsls	r1, r3, #2
 800c6ea:	ea41 7192 	orr.w	r1, r1, r2, lsr #30
 800c6ee:	0090      	lsls	r0, r2, #2
 800c6f0:	4602      	mov	r2, r0
 800c6f2:	460b      	mov	r3, r1
 800c6f4:	4621      	mov	r1, r4
 800c6f6:	1851      	adds	r1, r2, r1
 800c6f8:	6639      	str	r1, [r7, #96]	; 0x60
 800c6fa:	4629      	mov	r1, r5
 800c6fc:	eb43 0101 	adc.w	r1, r3, r1
 800c700:	6679      	str	r1, [r7, #100]	; 0x64
 800c702:	f04f 0200 	mov.w	r2, #0
 800c706:	f04f 0300 	mov.w	r3, #0
 800c70a:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	; 0x60
 800c70e:	4629      	mov	r1, r5
 800c710:	118a      	asrs	r2, r1, #6
 800c712:	4629      	mov	r1, r5
 800c714:	17cb      	asrs	r3, r1, #31
 800c716:	4613      	mov	r3, r2
 800c718:	f8c7 31fc 	str.w	r3, [r7, #508]	; 0x1fc
        OFF2 = 0;
 800c71c:	f04f 0200 	mov.w	r2, #0
 800c720:	f04f 0300 	mov.w	r3, #0
 800c724:	e9c7 237c 	strd	r2, r3, [r7, #496]	; 0x1f0
        SENS2 = 0;
 800c728:	f04f 0200 	mov.w	r2, #0
 800c72c:	f04f 0300 	mov.w	r3, #0
 800c730:	e9c7 237a 	strd	r2, r3, [r7, #488]	; 0x1e8
    }
    TEMP -= T2;
 800c734:	f8d7 21d8 	ldr.w	r2, [r7, #472]	; 0x1d8
 800c738:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 800c73c:	1ad3      	subs	r3, r2, r3
 800c73e:	f8c7 31d8 	str.w	r3, [r7, #472]	; 0x1d8
    OFF -= OFF2;
 800c742:	e9d7 0174 	ldrd	r0, r1, [r7, #464]	; 0x1d0
 800c746:	e9d7 237c 	ldrd	r2, r3, [r7, #496]	; 0x1f0
 800c74a:	1a84      	subs	r4, r0, r2
 800c74c:	60bc      	str	r4, [r7, #8]
 800c74e:	eb61 0303 	sbc.w	r3, r1, r3
 800c752:	60fb      	str	r3, [r7, #12]
 800c754:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
 800c758:	e9c7 3474 	strd	r3, r4, [r7, #464]	; 0x1d0
    SENS -= SENS2;
 800c75c:	e9d7 0172 	ldrd	r0, r1, [r7, #456]	; 0x1c8
 800c760:	e9d7 237a 	ldrd	r2, r3, [r7, #488]	; 0x1e8
 800c764:	1a84      	subs	r4, r0, r2
 800c766:	603c      	str	r4, [r7, #0]
 800c768:	eb61 0303 	sbc.w	r3, r1, r3
 800c76c:	607b      	str	r3, [r7, #4]
 800c76e:	e9d7 3400 	ldrd	r3, r4, [r7]
 800c772:	e9c7 3472 	strd	r3, r4, [r7, #456]	; 0x1c8

    int64_t P = (((D1 * SENS) >> 21) - OFF) >> 15;
 800c776:	f8d7 31e4 	ldr.w	r3, [r7, #484]	; 0x1e4
 800c77a:	2200      	movs	r2, #0
 800c77c:	65bb      	str	r3, [r7, #88]	; 0x58
 800c77e:	65fa      	str	r2, [r7, #92]	; 0x5c
 800c780:	f8d7 31c8 	ldr.w	r3, [r7, #456]	; 0x1c8
 800c784:	e9d7 4516 	ldrd	r4, r5, [r7, #88]	; 0x58
 800c788:	462a      	mov	r2, r5
 800c78a:	fb02 f203 	mul.w	r2, r2, r3
 800c78e:	f8d7 31cc 	ldr.w	r3, [r7, #460]	; 0x1cc
 800c792:	4621      	mov	r1, r4
 800c794:	fb01 f303 	mul.w	r3, r1, r3
 800c798:	4413      	add	r3, r2
 800c79a:	f8d7 21c8 	ldr.w	r2, [r7, #456]	; 0x1c8
 800c79e:	4621      	mov	r1, r4
 800c7a0:	fba2 2101 	umull	r2, r1, r2, r1
 800c7a4:	f8c7 116c 	str.w	r1, [r7, #364]	; 0x16c
 800c7a8:	f8c7 2168 	str.w	r2, [r7, #360]	; 0x168
 800c7ac:	f8d7 216c 	ldr.w	r2, [r7, #364]	; 0x16c
 800c7b0:	4413      	add	r3, r2
 800c7b2:	f8c7 316c 	str.w	r3, [r7, #364]	; 0x16c
 800c7b6:	f04f 0200 	mov.w	r2, #0
 800c7ba:	f04f 0300 	mov.w	r3, #0
 800c7be:	e9d7 455a 	ldrd	r4, r5, [r7, #360]	; 0x168
 800c7c2:	4621      	mov	r1, r4
 800c7c4:	0d4a      	lsrs	r2, r1, #21
 800c7c6:	4620      	mov	r0, r4
 800c7c8:	4629      	mov	r1, r5
 800c7ca:	460c      	mov	r4, r1
 800c7cc:	ea42 22c4 	orr.w	r2, r2, r4, lsl #11
 800c7d0:	154b      	asrs	r3, r1, #21
 800c7d2:	e9d7 0174 	ldrd	r0, r1, [r7, #464]	; 0x1d0
 800c7d6:	1a14      	subs	r4, r2, r0
 800c7d8:	653c      	str	r4, [r7, #80]	; 0x50
 800c7da:	eb63 0301 	sbc.w	r3, r3, r1
 800c7de:	657b      	str	r3, [r7, #84]	; 0x54
 800c7e0:	f04f 0200 	mov.w	r2, #0
 800c7e4:	f04f 0300 	mov.w	r3, #0
 800c7e8:	e9d7 4514 	ldrd	r4, r5, [r7, #80]	; 0x50
 800c7ec:	4621      	mov	r1, r4
 800c7ee:	0bca      	lsrs	r2, r1, #15
 800c7f0:	4620      	mov	r0, r4
 800c7f2:	4629      	mov	r1, r5
 800c7f4:	460c      	mov	r4, r1
 800c7f6:	ea42 4244 	orr.w	r2, r2, r4, lsl #17
 800c7fa:	13cb      	asrs	r3, r1, #15
 800c7fc:	e9c7 2370 	strd	r2, r3, [r7, #448]	; 0x1c0

    result.pressure = (float)P / 100;
 800c800:	e9d7 0170 	ldrd	r0, r1, [r7, #448]	; 0x1c0
 800c804:	f7f4 fac8 	bl	8000d98 <__aeabi_l2f>
 800c808:	4603      	mov	r3, r0
 800c80a:	4911      	ldr	r1, [pc, #68]	; (800c850 <ms5637_read+0x844>)
 800c80c:	4618      	mov	r0, r3
 800c80e:	f7f4 fbb5 	bl	8000f7c <__aeabi_fdiv>
 800c812:	4603      	mov	r3, r0
 800c814:	f8c7 31bc 	str.w	r3, [r7, #444]	; 0x1bc
    result.temperature = (float)TEMP / 100;
 800c818:	f8d7 01d8 	ldr.w	r0, [r7, #472]	; 0x1d8
 800c81c:	f7f4 faa6 	bl	8000d6c <__aeabi_i2f>
 800c820:	4603      	mov	r3, r0
 800c822:	490b      	ldr	r1, [pc, #44]	; (800c850 <ms5637_read+0x844>)
 800c824:	4618      	mov	r0, r3
 800c826:	f7f4 fba9 	bl	8000f7c <__aeabi_fdiv>
 800c82a:	4603      	mov	r3, r0
 800c82c:	f8c7 31b8 	str.w	r3, [r7, #440]	; 0x1b8

    return result;
 800c830:	f8d7 31b4 	ldr.w	r3, [r7, #436]	; 0x1b4
 800c834:	461a      	mov	r2, r3
 800c836:	f507 73dc 	add.w	r3, r7, #440	; 0x1b8
 800c83a:	e893 0003 	ldmia.w	r3, {r0, r1}
 800c83e:	e882 0003 	stmia.w	r2, {r0, r1}
}
 800c842:	f8d7 01b4 	ldr.w	r0, [r7, #436]	; 0x1b4
 800c846:	f507 7701 	add.w	r7, r7, #516	; 0x204
 800c84a:	46bd      	mov	sp, r7
 800c84c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c850:	42c80000 	.word	0x42c80000

0800c854 <RadioInit>:
TimerEvent_t RxTimeoutTimer;

/* Private  functions ---------------------------------------------------------*/

static void RadioInit( RadioEvents_t *events )
{
 800c854:	b580      	push	{r7, lr}
 800c856:	b082      	sub	sp, #8
 800c858:	af00      	add	r7, sp, #0
 800c85a:	6078      	str	r0, [r7, #4]
    RadioEvents = events;
 800c85c:	4a18      	ldr	r2, [pc, #96]	; (800c8c0 <RadioInit+0x6c>)
 800c85e:	687b      	ldr	r3, [r7, #4]
 800c860:	6013      	str	r3, [r2, #0]

    SubgRf.RxContinuous = false;
 800c862:	4b18      	ldr	r3, [pc, #96]	; (800c8c4 <RadioInit+0x70>)
 800c864:	2200      	movs	r2, #0
 800c866:	705a      	strb	r2, [r3, #1]
    SubgRf.TxTimeout = 0;
 800c868:	4b16      	ldr	r3, [pc, #88]	; (800c8c4 <RadioInit+0x70>)
 800c86a:	2200      	movs	r2, #0
 800c86c:	605a      	str	r2, [r3, #4]
    SubgRf.RxTimeout = 0;
 800c86e:	4b15      	ldr	r3, [pc, #84]	; (800c8c4 <RadioInit+0x70>)
 800c870:	2200      	movs	r2, #0
 800c872:	609a      	str	r2, [r3, #8]
    /*See STM32WL Errata: RadioSetRxDutyCycle*/
    SubgRf.RxDcPreambleDetectTimeout = 0;
 800c874:	4b13      	ldr	r3, [pc, #76]	; (800c8c4 <RadioInit+0x70>)
 800c876:	2200      	movs	r2, #0
 800c878:	659a      	str	r2, [r3, #88]	; 0x58
#if( RADIO_LR_FHSS_IS_ON == 1 )
    SubgRf.lr_fhss.is_lr_fhss_on = false;
#endif /* RADIO_LR_FHSS_IS_ON == 1 */
    SUBGRF_Init( RadioOnDioIrq );
 800c87a:	4813      	ldr	r0, [pc, #76]	; (800c8c8 <RadioInit+0x74>)
 800c87c:	f001 ff52 	bl	800e724 <SUBGRF_Init>
    /*SubgRf.publicNetwork set to false*/
    SubgRf.PublicNetwork.Current = false;
 800c880:	4b10      	ldr	r3, [pc, #64]	; (800c8c4 <RadioInit+0x70>)
 800c882:	2200      	movs	r2, #0
 800c884:	735a      	strb	r2, [r3, #13]
    SubgRf.PublicNetwork.Previous = false;
 800c886:	4b0f      	ldr	r3, [pc, #60]	; (800c8c4 <RadioInit+0x70>)
 800c888:	2200      	movs	r2, #0
 800c88a:	731a      	strb	r2, [r3, #12]

    RADIO_IRQ_PROCESS_INIT();

    SUBGRF_SetRegulatorMode( );
 800c88c:	f002 f9e6 	bl	800ec5c <SUBGRF_SetRegulatorMode>

    SUBGRF_SetBufferBaseAddress( 0x00, 0x00 );
 800c890:	2100      	movs	r1, #0
 800c892:	2000      	movs	r0, #0
 800c894:	f002 fdb2 	bl	800f3fc <SUBGRF_SetBufferBaseAddress>
    SUBGRF_SetTxParams( RFO_LP, 0, RADIO_RAMP_200_US );
 800c898:	2204      	movs	r2, #4
 800c89a:	2100      	movs	r1, #0
 800c89c:	2001      	movs	r0, #1
 800c89e:	f002 fb6f 	bl	800ef80 <SUBGRF_SetTxParams>
    SUBGRF_SetDioIrqParams( IRQ_RADIO_ALL, IRQ_RADIO_ALL, IRQ_RADIO_NONE, IRQ_RADIO_NONE );
 800c8a2:	2300      	movs	r3, #0
 800c8a4:	2200      	movs	r2, #0
 800c8a6:	f64f 71ff 	movw	r1, #65535	; 0xffff
 800c8aa:	f64f 70ff 	movw	r0, #65535	; 0xffff
 800c8ae:	f002 fa9f 	bl	800edf0 <SUBGRF_SetDioIrqParams>

    RadioSleep();
 800c8b2:	f000 fe77 	bl	800d5a4 <RadioSleep>
    // Initialize driver timeout timers
    //TimerInit( &TxTimeoutTimer, RadioOnTxTimeoutIrq );
    //TimerInit( &RxTimeoutTimer, RadioOnRxTimeoutIrq );
    //TimerStop( &TxTimeoutTimer );
    //TimerStop( &RxTimeoutTimer );
}
 800c8b6:	bf00      	nop
 800c8b8:	3708      	adds	r7, #8
 800c8ba:	46bd      	mov	sp, r7
 800c8bc:	bd80      	pop	{r7, pc}
 800c8be:	bf00      	nop
 800c8c0:	20006e20 	.word	0x20006e20
 800c8c4:	20006e24 	.word	0x20006e24
 800c8c8:	0800d8d5 	.word	0x0800d8d5

0800c8cc <RadioGetStatus>:

static RadioState_t RadioGetStatus( void )
{
 800c8cc:	b580      	push	{r7, lr}
 800c8ce:	af00      	add	r7, sp, #0
    switch( SUBGRF_GetOperatingMode( ) )
 800c8d0:	f001 ff70 	bl	800e7b4 <SUBGRF_GetOperatingMode>
 800c8d4:	4603      	mov	r3, r0
 800c8d6:	2b07      	cmp	r3, #7
 800c8d8:	d00a      	beq.n	800c8f0 <RadioGetStatus+0x24>
 800c8da:	2b07      	cmp	r3, #7
 800c8dc:	dc0a      	bgt.n	800c8f4 <RadioGetStatus+0x28>
 800c8de:	2b04      	cmp	r3, #4
 800c8e0:	d002      	beq.n	800c8e8 <RadioGetStatus+0x1c>
 800c8e2:	2b05      	cmp	r3, #5
 800c8e4:	d002      	beq.n	800c8ec <RadioGetStatus+0x20>
 800c8e6:	e005      	b.n	800c8f4 <RadioGetStatus+0x28>
    {
        case MODE_TX:
            return RF_TX_RUNNING;
 800c8e8:	2302      	movs	r3, #2
 800c8ea:	e004      	b.n	800c8f6 <RadioGetStatus+0x2a>
        case MODE_RX:
            return RF_RX_RUNNING;
 800c8ec:	2301      	movs	r3, #1
 800c8ee:	e002      	b.n	800c8f6 <RadioGetStatus+0x2a>
        case MODE_CAD:
            return RF_CAD;
 800c8f0:	2303      	movs	r3, #3
 800c8f2:	e000      	b.n	800c8f6 <RadioGetStatus+0x2a>
        default:
            return RF_IDLE;
 800c8f4:	2300      	movs	r3, #0
    }
}
 800c8f6:	4618      	mov	r0, r3
 800c8f8:	bd80      	pop	{r7, pc}
	...

0800c8fc <RadioSetModem>:

static void RadioSetModem( RadioModems_t modem )
{
 800c8fc:	b580      	push	{r7, lr}
 800c8fe:	b082      	sub	sp, #8
 800c900:	af00      	add	r7, sp, #0
 800c902:	4603      	mov	r3, r0
 800c904:	71fb      	strb	r3, [r7, #7]
    SubgRf.Modem = modem;
 800c906:	4a2a      	ldr	r2, [pc, #168]	; (800c9b0 <RadioSetModem+0xb4>)
 800c908:	79fb      	ldrb	r3, [r7, #7]
 800c90a:	7013      	strb	r3, [r2, #0]
    RFW_SetRadioModem( modem );
 800c90c:	79fb      	ldrb	r3, [r7, #7]
 800c90e:	4618      	mov	r0, r3
 800c910:	f003 f947 	bl	800fba2 <RFW_SetRadioModem>
    switch( modem )
 800c914:	79fb      	ldrb	r3, [r7, #7]
 800c916:	2b05      	cmp	r3, #5
 800c918:	d80e      	bhi.n	800c938 <RadioSetModem+0x3c>
 800c91a:	a201      	add	r2, pc, #4	; (adr r2, 800c920 <RadioSetModem+0x24>)
 800c91c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c920:	0800c947 	.word	0x0800c947
 800c924:	0800c955 	.word	0x0800c955
 800c928:	0800c939 	.word	0x0800c939
 800c92c:	0800c97b 	.word	0x0800c97b
 800c930:	0800c989 	.word	0x0800c989
 800c934:	0800c997 	.word	0x0800c997
    {
    default:
    case MODEM_MSK:
        SUBGRF_SetPacketType( PACKET_TYPE_GMSK );
 800c938:	2003      	movs	r0, #3
 800c93a:	f002 fafb 	bl	800ef34 <SUBGRF_SetPacketType>
        // When switching to GFSK mode the LoRa SyncWord register value is reset
        // Thus, we also reset the RadioPublicNetwork variable
        SubgRf.PublicNetwork.Current = false;
 800c93e:	4b1c      	ldr	r3, [pc, #112]	; (800c9b0 <RadioSetModem+0xb4>)
 800c940:	2200      	movs	r2, #0
 800c942:	735a      	strb	r2, [r3, #13]
        break;
 800c944:	e02f      	b.n	800c9a6 <RadioSetModem+0xaa>
    case MODEM_FSK:
        SUBGRF_SetPacketType( PACKET_TYPE_GFSK );
 800c946:	2000      	movs	r0, #0
 800c948:	f002 faf4 	bl	800ef34 <SUBGRF_SetPacketType>
        // When switching to GFSK mode the LoRa SyncWord register value is reset
        // Thus, we also reset the RadioPublicNetwork variable
        SubgRf.PublicNetwork.Current = false;
 800c94c:	4b18      	ldr	r3, [pc, #96]	; (800c9b0 <RadioSetModem+0xb4>)
 800c94e:	2200      	movs	r2, #0
 800c950:	735a      	strb	r2, [r3, #13]
        break;
 800c952:	e028      	b.n	800c9a6 <RadioSetModem+0xaa>
    case MODEM_LORA:
        SUBGRF_SetPacketType( PACKET_TYPE_LORA );
 800c954:	2001      	movs	r0, #1
 800c956:	f002 faed 	bl	800ef34 <SUBGRF_SetPacketType>
        // Public/Private network register is reset when switching modems
        if( SubgRf.PublicNetwork.Current != SubgRf.PublicNetwork.Previous )
 800c95a:	4b15      	ldr	r3, [pc, #84]	; (800c9b0 <RadioSetModem+0xb4>)
 800c95c:	7b5a      	ldrb	r2, [r3, #13]
 800c95e:	4b14      	ldr	r3, [pc, #80]	; (800c9b0 <RadioSetModem+0xb4>)
 800c960:	7b1b      	ldrb	r3, [r3, #12]
 800c962:	429a      	cmp	r2, r3
 800c964:	d01e      	beq.n	800c9a4 <RadioSetModem+0xa8>
        {
            SubgRf.PublicNetwork.Current = SubgRf.PublicNetwork.Previous;
 800c966:	4b12      	ldr	r3, [pc, #72]	; (800c9b0 <RadioSetModem+0xb4>)
 800c968:	7b1a      	ldrb	r2, [r3, #12]
 800c96a:	4b11      	ldr	r3, [pc, #68]	; (800c9b0 <RadioSetModem+0xb4>)
 800c96c:	735a      	strb	r2, [r3, #13]
            RadioSetPublicNetwork( SubgRf.PublicNetwork.Current );
 800c96e:	4b10      	ldr	r3, [pc, #64]	; (800c9b0 <RadioSetModem+0xb4>)
 800c970:	7b5b      	ldrb	r3, [r3, #13]
 800c972:	4618      	mov	r0, r3
 800c974:	f000 ff78 	bl	800d868 <RadioSetPublicNetwork>
        }
        break;
 800c978:	e014      	b.n	800c9a4 <RadioSetModem+0xa8>
    case MODEM_BPSK:
        SUBGRF_SetPacketType( PACKET_TYPE_BPSK );
 800c97a:	2002      	movs	r0, #2
 800c97c:	f002 fada 	bl	800ef34 <SUBGRF_SetPacketType>
        // When switching to BPSK mode the LoRa SyncWord register value is reset
        // Thus, we also reset the RadioPublicNetwork variable
        SubgRf.PublicNetwork.Current = false;
 800c980:	4b0b      	ldr	r3, [pc, #44]	; (800c9b0 <RadioSetModem+0xb4>)
 800c982:	2200      	movs	r2, #0
 800c984:	735a      	strb	r2, [r3, #13]
        break;
 800c986:	e00e      	b.n	800c9a6 <RadioSetModem+0xaa>
#if (RADIO_SIGFOX_ENABLE == 1)
    case MODEM_SIGFOX_TX:
        SUBGRF_SetPacketType( PACKET_TYPE_BPSK );
 800c988:	2002      	movs	r0, #2
 800c98a:	f002 fad3 	bl	800ef34 <SUBGRF_SetPacketType>
        // When switching to BPSK mode the LoRa SyncWord register value is reset
        // Thus, we also reset the RadioPublicNetwork variable
        SubgRf.PublicNetwork.Current = false;
 800c98e:	4b08      	ldr	r3, [pc, #32]	; (800c9b0 <RadioSetModem+0xb4>)
 800c990:	2200      	movs	r2, #0
 800c992:	735a      	strb	r2, [r3, #13]
        break;
 800c994:	e007      	b.n	800c9a6 <RadioSetModem+0xaa>
    case MODEM_SIGFOX_RX:
        SUBGRF_SetPacketType( PACKET_TYPE_GFSK );
 800c996:	2000      	movs	r0, #0
 800c998:	f002 facc 	bl	800ef34 <SUBGRF_SetPacketType>
        // When switching to GFSK mode the LoRa SyncWord register value is reset
        // Thus, we also reset the RadioPublicNetwork variable
        SubgRf.PublicNetwork.Current = false;
 800c99c:	4b04      	ldr	r3, [pc, #16]	; (800c9b0 <RadioSetModem+0xb4>)
 800c99e:	2200      	movs	r2, #0
 800c9a0:	735a      	strb	r2, [r3, #13]
        break;
 800c9a2:	e000      	b.n	800c9a6 <RadioSetModem+0xaa>
        break;
 800c9a4:	bf00      	nop
#endif /*RADIO_SIGFOX_ENABLE == 1*/
    }
}
 800c9a6:	bf00      	nop
 800c9a8:	3708      	adds	r7, #8
 800c9aa:	46bd      	mov	sp, r7
 800c9ac:	bd80      	pop	{r7, pc}
 800c9ae:	bf00      	nop
 800c9b0:	20006e24 	.word	0x20006e24

0800c9b4 <RadioSetChannel>:

static void RadioSetChannel( uint32_t freq )
{
 800c9b4:	b580      	push	{r7, lr}
 800c9b6:	b082      	sub	sp, #8
 800c9b8:	af00      	add	r7, sp, #0
 800c9ba:	6078      	str	r0, [r7, #4]
    SUBGRF_SetRfFrequency( freq );
 800c9bc:	6878      	ldr	r0, [r7, #4]
 800c9be:	f002 fa73 	bl	800eea8 <SUBGRF_SetRfFrequency>
}
 800c9c2:	bf00      	nop
 800c9c4:	3708      	adds	r7, #8
 800c9c6:	46bd      	mov	sp, r7
 800c9c8:	bd80      	pop	{r7, pc}

0800c9ca <RadioIsChannelFree>:

static bool RadioIsChannelFree( uint32_t freq, uint32_t rxBandwidth, int16_t rssiThresh, uint32_t maxCarrierSenseTime )
{
 800c9ca:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800c9ce:	b090      	sub	sp, #64	; 0x40
 800c9d0:	af0a      	add	r7, sp, #40	; 0x28
 800c9d2:	60f8      	str	r0, [r7, #12]
 800c9d4:	60b9      	str	r1, [r7, #8]
 800c9d6:	603b      	str	r3, [r7, #0]
 800c9d8:	4613      	mov	r3, r2
 800c9da:	80fb      	strh	r3, [r7, #6]
    bool status = true;
 800c9dc:	2301      	movs	r3, #1
 800c9de:	75fb      	strb	r3, [r7, #23]
    int16_t rssi = 0;
 800c9e0:	2300      	movs	r3, #0
 800c9e2:	82bb      	strh	r3, [r7, #20]
    uint32_t carrierSenseTime = 0;
 800c9e4:	2300      	movs	r3, #0
 800c9e6:	613b      	str	r3, [r7, #16]

    RadioStandby( );
 800c9e8:	f000 fdef 	bl	800d5ca <RadioStandby>

    RadioSetModem( MODEM_FSK );
 800c9ec:	2000      	movs	r0, #0
 800c9ee:	f7ff ff85 	bl	800c8fc <RadioSetModem>

    RadioSetChannel( freq );
 800c9f2:	68f8      	ldr	r0, [r7, #12]
 800c9f4:	f7ff ffde 	bl	800c9b4 <RadioSetChannel>

    // Set Rx bandwidth. Other parameters are not used.
    RadioSetRxConfig( MODEM_FSK, rxBandwidth, 600, 0, rxBandwidth, 3, 0, false,
 800c9f8:	2301      	movs	r3, #1
 800c9fa:	9309      	str	r3, [sp, #36]	; 0x24
 800c9fc:	2300      	movs	r3, #0
 800c9fe:	9308      	str	r3, [sp, #32]
 800ca00:	2300      	movs	r3, #0
 800ca02:	9307      	str	r3, [sp, #28]
 800ca04:	2300      	movs	r3, #0
 800ca06:	9306      	str	r3, [sp, #24]
 800ca08:	2300      	movs	r3, #0
 800ca0a:	9305      	str	r3, [sp, #20]
 800ca0c:	2300      	movs	r3, #0
 800ca0e:	9304      	str	r3, [sp, #16]
 800ca10:	2300      	movs	r3, #0
 800ca12:	9303      	str	r3, [sp, #12]
 800ca14:	2300      	movs	r3, #0
 800ca16:	9302      	str	r3, [sp, #8]
 800ca18:	2303      	movs	r3, #3
 800ca1a:	9301      	str	r3, [sp, #4]
 800ca1c:	68bb      	ldr	r3, [r7, #8]
 800ca1e:	9300      	str	r3, [sp, #0]
 800ca20:	2300      	movs	r3, #0
 800ca22:	f44f 7216 	mov.w	r2, #600	; 0x258
 800ca26:	68b9      	ldr	r1, [r7, #8]
 800ca28:	2000      	movs	r0, #0
 800ca2a:	f000 f84d 	bl	800cac8 <RadioSetRxConfig>
                      0, false, 0, 0, false, true );
    RadioRx( 0 );
 800ca2e:	2000      	movs	r0, #0
 800ca30:	f000 fdd2 	bl	800d5d8 <RadioRx>

    RADIO_DELAY_MS( RadioGetWakeupTime( ) );
 800ca34:	f000 ff46 	bl	800d8c4 <RadioGetWakeupTime>
 800ca38:	4603      	mov	r3, r0
 800ca3a:	4618      	mov	r0, r3
 800ca3c:	f003 fa26 	bl	800fe8c <HAL_Delay>

    carrierSenseTime = MILLIS();
 800ca40:	f7f5 fa72 	bl	8001f28 <MILLIS>
 800ca44:	4602      	mov	r2, r0
 800ca46:	460b      	mov	r3, r1
 800ca48:	4613      	mov	r3, r2
 800ca4a:	613b      	str	r3, [r7, #16]

    // Perform carrier sense for maxCarrierSenseTime
    while( MILLIS() - carrierSenseTime < maxCarrierSenseTime )
 800ca4c:	e00d      	b.n	800ca6a <RadioIsChannelFree+0xa0>
    {
        rssi = RadioRssi( MODEM_FSK );
 800ca4e:	2000      	movs	r0, #0
 800ca50:	f000 fe88 	bl	800d764 <RadioRssi>
 800ca54:	4603      	mov	r3, r0
 800ca56:	82bb      	strh	r3, [r7, #20]

        if( rssi > rssiThresh )
 800ca58:	f9b7 2014 	ldrsh.w	r2, [r7, #20]
 800ca5c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800ca60:	429a      	cmp	r2, r3
 800ca62:	dd02      	ble.n	800ca6a <RadioIsChannelFree+0xa0>
        {
            status = false;
 800ca64:	2300      	movs	r3, #0
 800ca66:	75fb      	strb	r3, [r7, #23]
            break;
 800ca68:	e013      	b.n	800ca92 <RadioIsChannelFree+0xc8>
    while( MILLIS() - carrierSenseTime < maxCarrierSenseTime )
 800ca6a:	f7f5 fa5d 	bl	8001f28 <MILLIS>
 800ca6e:	4602      	mov	r2, r0
 800ca70:	460b      	mov	r3, r1
 800ca72:	6939      	ldr	r1, [r7, #16]
 800ca74:	2000      	movs	r0, #0
 800ca76:	468a      	mov	sl, r1
 800ca78:	4683      	mov	fp, r0
 800ca7a:	ebb2 040a 	subs.w	r4, r2, sl
 800ca7e:	eb63 050b 	sbc.w	r5, r3, fp
 800ca82:	683b      	ldr	r3, [r7, #0]
 800ca84:	2200      	movs	r2, #0
 800ca86:	4698      	mov	r8, r3
 800ca88:	4691      	mov	r9, r2
 800ca8a:	4544      	cmp	r4, r8
 800ca8c:	eb75 0309 	sbcs.w	r3, r5, r9
 800ca90:	d3dd      	bcc.n	800ca4e <RadioIsChannelFree+0x84>
        }
    }
    RadioStandby( );
 800ca92:	f000 fd9a 	bl	800d5ca <RadioStandby>

    return status;
 800ca96:	7dfb      	ldrb	r3, [r7, #23]
}
 800ca98:	4618      	mov	r0, r3
 800ca9a:	3718      	adds	r7, #24
 800ca9c:	46bd      	mov	sp, r7
 800ca9e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

0800caa2 <RadioRandom>:

static uint32_t RadioRandom( void )
{
 800caa2:	b580      	push	{r7, lr}
 800caa4:	b082      	sub	sp, #8
 800caa6:	af00      	add	r7, sp, #0
    uint32_t rnd = 0;
 800caa8:	2300      	movs	r3, #0
 800caaa:	607b      	str	r3, [r7, #4]

    /*
     * Radio setup for random number generation
     */
    // Disable modem interrupts
    SUBGRF_SetDioIrqParams( IRQ_RADIO_NONE, IRQ_RADIO_NONE, IRQ_RADIO_NONE, IRQ_RADIO_NONE );
 800caac:	2300      	movs	r3, #0
 800caae:	2200      	movs	r2, #0
 800cab0:	2100      	movs	r1, #0
 800cab2:	2000      	movs	r0, #0
 800cab4:	f002 f99c 	bl	800edf0 <SUBGRF_SetDioIrqParams>

    rnd = SUBGRF_GetRandom();
 800cab8:	f001 ff4d 	bl	800e956 <SUBGRF_GetRandom>
 800cabc:	6078      	str	r0, [r7, #4]

    return rnd;
 800cabe:	687b      	ldr	r3, [r7, #4]
}
 800cac0:	4618      	mov	r0, r3
 800cac2:	3708      	adds	r7, #8
 800cac4:	46bd      	mov	sp, r7
 800cac6:	bd80      	pop	{r7, pc}

0800cac8 <RadioSetRxConfig>:
                              uint32_t bandwidthAfc, uint16_t preambleLen,
                              uint16_t symbTimeout, bool fixLen,
                              uint8_t payloadLen,
                              bool crcOn, bool freqHopOn, uint8_t hopPeriod,
                              bool iqInverted, bool rxContinuous )
{
 800cac8:	b580      	push	{r7, lr}
 800caca:	b08a      	sub	sp, #40	; 0x28
 800cacc:	af00      	add	r7, sp, #0
 800cace:	60b9      	str	r1, [r7, #8]
 800cad0:	607a      	str	r2, [r7, #4]
 800cad2:	461a      	mov	r2, r3
 800cad4:	4603      	mov	r3, r0
 800cad6:	73fb      	strb	r3, [r7, #15]
 800cad8:	4613      	mov	r3, r2
 800cada:	73bb      	strb	r3, [r7, #14]
#if (RADIO_SIGFOX_ENABLE == 1)
    uint8_t modReg;
#endif
    SubgRf.RxContinuous = rxContinuous;
 800cadc:	4ab9      	ldr	r2, [pc, #740]	; (800cdc4 <RadioSetRxConfig+0x2fc>)
 800cade:	f897 3054 	ldrb.w	r3, [r7, #84]	; 0x54
 800cae2:	7053      	strb	r3, [r2, #1]
    RFW_DeInit();
 800cae4:	f003 f81b 	bl	800fb1e <RFW_DeInit>
    if( rxContinuous == true )
 800cae8:	f897 3054 	ldrb.w	r3, [r7, #84]	; 0x54
 800caec:	2b00      	cmp	r3, #0
 800caee:	d001      	beq.n	800caf4 <RadioSetRxConfig+0x2c>
    {
        symbTimeout = 0;
 800caf0:	2300      	movs	r3, #0
 800caf2:	873b      	strh	r3, [r7, #56]	; 0x38
    }
    if( fixLen == true )
 800caf4:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 800caf8:	2b00      	cmp	r3, #0
 800cafa:	d004      	beq.n	800cb06 <RadioSetRxConfig+0x3e>
    {
        MaxPayloadLength = payloadLen;
 800cafc:	4ab2      	ldr	r2, [pc, #712]	; (800cdc8 <RadioSetRxConfig+0x300>)
 800cafe:	f897 3040 	ldrb.w	r3, [r7, #64]	; 0x40
 800cb02:	7013      	strb	r3, [r2, #0]
 800cb04:	e002      	b.n	800cb0c <RadioSetRxConfig+0x44>
    }
    else
    {
        MaxPayloadLength = 0xFF;
 800cb06:	4bb0      	ldr	r3, [pc, #704]	; (800cdc8 <RadioSetRxConfig+0x300>)
 800cb08:	22ff      	movs	r2, #255	; 0xff
 800cb0a:	701a      	strb	r2, [r3, #0]
    }

    switch( modem )
 800cb0c:	7bfb      	ldrb	r3, [r7, #15]
 800cb0e:	2b05      	cmp	r3, #5
 800cb10:	d009      	beq.n	800cb26 <RadioSetRxConfig+0x5e>
 800cb12:	2b05      	cmp	r3, #5
 800cb14:	f300 81d7 	bgt.w	800cec6 <RadioSetRxConfig+0x3fe>
 800cb18:	2b00      	cmp	r3, #0
 800cb1a:	f000 80bf 	beq.w	800cc9c <RadioSetRxConfig+0x1d4>
 800cb1e:	2b01      	cmp	r3, #1
 800cb20:	f000 8124 	beq.w	800cd6c <RadioSetRxConfig+0x2a4>
            // Timeout Max, Timeout handled directly in SetRx function
            SubgRf.RxTimeout = 0xFFFF;

            break;
        default:
            break;
 800cb24:	e1cf      	b.n	800cec6 <RadioSetRxConfig+0x3fe>
            SUBGRF_SetStopRxTimerOnPreambleDetect( true );
 800cb26:	2001      	movs	r0, #1
 800cb28:	f002 f85a 	bl	800ebe0 <SUBGRF_SetStopRxTimerOnPreambleDetect>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_GFSK;
 800cb2c:	4ba5      	ldr	r3, [pc, #660]	; (800cdc4 <RadioSetRxConfig+0x2fc>)
 800cb2e:	2200      	movs	r2, #0
 800cb30:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
            SubgRf.ModulationParams.Params.Gfsk.BitRate = datarate;
 800cb34:	4aa3      	ldr	r2, [pc, #652]	; (800cdc4 <RadioSetRxConfig+0x2fc>)
 800cb36:	687b      	ldr	r3, [r7, #4]
 800cb38:	63d3      	str	r3, [r2, #60]	; 0x3c
            SubgRf.ModulationParams.Params.Gfsk.ModulationShaping = MOD_SHAPING_G_BT_05;
 800cb3a:	4ba2      	ldr	r3, [pc, #648]	; (800cdc4 <RadioSetRxConfig+0x2fc>)
 800cb3c:	2209      	movs	r2, #9
 800cb3e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
            SubgRf.ModulationParams.Params.Gfsk.Fdev = 800;
 800cb42:	4ba0      	ldr	r3, [pc, #640]	; (800cdc4 <RadioSetRxConfig+0x2fc>)
 800cb44:	f44f 7248 	mov.w	r2, #800	; 0x320
 800cb48:	641a      	str	r2, [r3, #64]	; 0x40
            SubgRf.ModulationParams.Params.Gfsk.Bandwidth = SUBGRF_GetFskBandwidthRegValue( bandwidth );
 800cb4a:	68b8      	ldr	r0, [r7, #8]
 800cb4c:	f002 ff1a 	bl	800f984 <SUBGRF_GetFskBandwidthRegValue>
 800cb50:	4603      	mov	r3, r0
 800cb52:	461a      	mov	r2, r3
 800cb54:	4b9b      	ldr	r3, [pc, #620]	; (800cdc4 <RadioSetRxConfig+0x2fc>)
 800cb56:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
            SubgRf.PacketParams.PacketType = PACKET_TYPE_GFSK;
 800cb5a:	4b9a      	ldr	r3, [pc, #616]	; (800cdc4 <RadioSetRxConfig+0x2fc>)
 800cb5c:	2200      	movs	r2, #0
 800cb5e:	739a      	strb	r2, [r3, #14]
            SubgRf.PacketParams.Params.Gfsk.PreambleLength = ( preambleLen << 3 ); // convert byte into bit
 800cb60:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 800cb62:	00db      	lsls	r3, r3, #3
 800cb64:	b29a      	uxth	r2, r3
 800cb66:	4b97      	ldr	r3, [pc, #604]	; (800cdc4 <RadioSetRxConfig+0x2fc>)
 800cb68:	821a      	strh	r2, [r3, #16]
            SubgRf.PacketParams.Params.Gfsk.PreambleMinDetect = RADIO_PREAMBLE_DETECTOR_OFF;
 800cb6a:	4b96      	ldr	r3, [pc, #600]	; (800cdc4 <RadioSetRxConfig+0x2fc>)
 800cb6c:	2200      	movs	r2, #0
 800cb6e:	749a      	strb	r2, [r3, #18]
            SubgRf.PacketParams.Params.Gfsk.SyncWordLength = 2 << 3; // convert byte into bit
 800cb70:	4b94      	ldr	r3, [pc, #592]	; (800cdc4 <RadioSetRxConfig+0x2fc>)
 800cb72:	2210      	movs	r2, #16
 800cb74:	74da      	strb	r2, [r3, #19]
            SubgRf.PacketParams.Params.Gfsk.AddrComp = RADIO_ADDRESSCOMP_FILT_OFF;
 800cb76:	4b93      	ldr	r3, [pc, #588]	; (800cdc4 <RadioSetRxConfig+0x2fc>)
 800cb78:	2200      	movs	r2, #0
 800cb7a:	751a      	strb	r2, [r3, #20]
            SubgRf.PacketParams.Params.Gfsk.HeaderType = RADIO_PACKET_FIXED_LENGTH;
 800cb7c:	4b91      	ldr	r3, [pc, #580]	; (800cdc4 <RadioSetRxConfig+0x2fc>)
 800cb7e:	2200      	movs	r2, #0
 800cb80:	755a      	strb	r2, [r3, #21]
            SubgRf.PacketParams.Params.Gfsk.PayloadLength = MaxPayloadLength;
 800cb82:	4b91      	ldr	r3, [pc, #580]	; (800cdc8 <RadioSetRxConfig+0x300>)
 800cb84:	781a      	ldrb	r2, [r3, #0]
 800cb86:	4b8f      	ldr	r3, [pc, #572]	; (800cdc4 <RadioSetRxConfig+0x2fc>)
 800cb88:	759a      	strb	r2, [r3, #22]
            SubgRf.PacketParams.Params.Gfsk.CrcLength = RADIO_CRC_OFF;
 800cb8a:	4b8e      	ldr	r3, [pc, #568]	; (800cdc4 <RadioSetRxConfig+0x2fc>)
 800cb8c:	2201      	movs	r2, #1
 800cb8e:	75da      	strb	r2, [r3, #23]
            SubgRf.PacketParams.Params.Gfsk.DcFree = RADIO_DC_FREE_OFF;
 800cb90:	4b8c      	ldr	r3, [pc, #560]	; (800cdc4 <RadioSetRxConfig+0x2fc>)
 800cb92:	2200      	movs	r2, #0
 800cb94:	761a      	strb	r2, [r3, #24]
            RadioSetModem( MODEM_SIGFOX_RX );
 800cb96:	2005      	movs	r0, #5
 800cb98:	f7ff feb0 	bl	800c8fc <RadioSetModem>
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 800cb9c:	488b      	ldr	r0, [pc, #556]	; (800cdcc <RadioSetRxConfig+0x304>)
 800cb9e:	f002 fabd 	bl	800f11c <SUBGRF_SetModulationParams>
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 800cba2:	488b      	ldr	r0, [pc, #556]	; (800cdd0 <RadioSetRxConfig+0x308>)
 800cba4:	f002 fb8c 	bl	800f2c0 <SUBGRF_SetPacketParams>
            SUBGRF_SetSyncWord( ( uint8_t[] ){0xB2, 0x27, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00 } );
 800cba8:	4a8a      	ldr	r2, [pc, #552]	; (800cdd4 <RadioSetRxConfig+0x30c>)
 800cbaa:	f107 031c 	add.w	r3, r7, #28
 800cbae:	e892 0003 	ldmia.w	r2, {r0, r1}
 800cbb2:	e883 0003 	stmia.w	r3, {r0, r1}
 800cbb6:	f107 031c 	add.w	r3, r7, #28
 800cbba:	4618      	mov	r0, r3
 800cbbc:	f001 fe49 	bl	800e852 <SUBGRF_SetSyncWord>
            SUBGRF_SetWhiteningSeed( 0x01FF );
 800cbc0:	f240 10ff 	movw	r0, #511	; 0x1ff
 800cbc4:	f001 fe94 	bl	800e8f0 <SUBGRF_SetWhiteningSeed>
            modReg= RadioRead(SUBGHZ_AGCGFORSTCFGR);
 800cbc8:	f640 00b8 	movw	r0, #2232	; 0x8b8
 800cbcc:	f000 fde9 	bl	800d7a2 <RadioRead>
 800cbd0:	4603      	mov	r3, r0
 800cbd2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
            modReg&=RADIO_BIT_MASK(4);
 800cbd6:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800cbda:	f023 0310 	bic.w	r3, r3, #16
 800cbde:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
            RadioWrite(SUBGHZ_AGCGFORSTCFGR, modReg);
 800cbe2:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800cbe6:	4619      	mov	r1, r3
 800cbe8:	f640 00b8 	movw	r0, #2232	; 0x8b8
 800cbec:	f000 fdc7 	bl	800d77e <RadioWrite>
            RadioWrite(SUBGHZ_AGCGFORSTPOWTHR, 0x4 );
 800cbf0:	2104      	movs	r1, #4
 800cbf2:	f640 00b9 	movw	r0, #2233	; 0x8b9
 800cbf6:	f000 fdc2 	bl	800d77e <RadioWrite>
            modReg= RadioRead(SUBGHZ_AGCRSSICTL0R);
 800cbfa:	f640 009b 	movw	r0, #2203	; 0x89b
 800cbfe:	f000 fdd0 	bl	800d7a2 <RadioRead>
 800cc02:	4603      	mov	r3, r0
 800cc04:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
            modReg&=( RADIO_BIT_MASK(2) & RADIO_BIT_MASK(3) & RADIO_BIT_MASK(4) );
 800cc08:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800cc0c:	f023 031c 	bic.w	r3, r3, #28
 800cc10:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
            RadioWrite(SUBGHZ_AGCRSSICTL0R, (modReg| (0x1<<3) ) );
 800cc14:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800cc18:	f043 0308 	orr.w	r3, r3, #8
 800cc1c:	b2db      	uxtb	r3, r3
 800cc1e:	4619      	mov	r1, r3
 800cc20:	f640 009b 	movw	r0, #2203	; 0x89b
 800cc24:	f000 fdab 	bl	800d77e <RadioWrite>
            modReg= RadioRead(SUBGHZ_GAFCR);
 800cc28:	f240 60d1 	movw	r0, #1745	; 0x6d1
 800cc2c:	f000 fdb9 	bl	800d7a2 <RadioRead>
 800cc30:	4603      	mov	r3, r0
 800cc32:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
            modReg&=( RADIO_BIT_MASK(3) & RADIO_BIT_MASK(4) );
 800cc36:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800cc3a:	f023 0318 	bic.w	r3, r3, #24
 800cc3e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
            RadioWrite(SUBGHZ_GAFCR, (modReg| (0x3<<3) ));
 800cc42:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800cc46:	f043 0318 	orr.w	r3, r3, #24
 800cc4a:	b2db      	uxtb	r3, r3
 800cc4c:	4619      	mov	r1, r3
 800cc4e:	f240 60d1 	movw	r0, #1745	; 0x6d1
 800cc52:	f000 fd94 	bl	800d77e <RadioWrite>
            modReg= RadioRead(SUBGHZ_GBSYNCR);
 800cc56:	f240 60ac 	movw	r0, #1708	; 0x6ac
 800cc5a:	f000 fda2 	bl	800d7a2 <RadioRead>
 800cc5e:	4603      	mov	r3, r0
 800cc60:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
            modReg&=( RADIO_BIT_MASK(4) & RADIO_BIT_MASK(5) & RADIO_BIT_MASK(6) );
 800cc64:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800cc68:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800cc6c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
            RadioWrite(SUBGHZ_GBSYNCR, (modReg| (0x5<<4) ));
 800cc70:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800cc74:	f043 0350 	orr.w	r3, r3, #80	; 0x50
 800cc78:	b2db      	uxtb	r3, r3
 800cc7a:	4619      	mov	r1, r3
 800cc7c:	f240 60ac 	movw	r0, #1708	; 0x6ac
 800cc80:	f000 fd7d 	bl	800d77e <RadioWrite>
            SubgRf.RxTimeout = ( uint32_t )(( symbTimeout * 8 * 1000 ) /datarate);
 800cc84:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 800cc86:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 800cc8a:	fb02 f303 	mul.w	r3, r2, r3
 800cc8e:	461a      	mov	r2, r3
 800cc90:	687b      	ldr	r3, [r7, #4]
 800cc92:	fbb2 f3f3 	udiv	r3, r2, r3
 800cc96:	4a4b      	ldr	r2, [pc, #300]	; (800cdc4 <RadioSetRxConfig+0x2fc>)
 800cc98:	6093      	str	r3, [r2, #8]
            break;
 800cc9a:	e115      	b.n	800cec8 <RadioSetRxConfig+0x400>
            SUBGRF_SetStopRxTimerOnPreambleDetect( false );
 800cc9c:	2000      	movs	r0, #0
 800cc9e:	f001 ff9f 	bl	800ebe0 <SUBGRF_SetStopRxTimerOnPreambleDetect>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_GFSK;
 800cca2:	4b48      	ldr	r3, [pc, #288]	; (800cdc4 <RadioSetRxConfig+0x2fc>)
 800cca4:	2200      	movs	r2, #0
 800cca6:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
            SubgRf.ModulationParams.Params.Gfsk.BitRate = datarate;
 800ccaa:	4a46      	ldr	r2, [pc, #280]	; (800cdc4 <RadioSetRxConfig+0x2fc>)
 800ccac:	687b      	ldr	r3, [r7, #4]
 800ccae:	63d3      	str	r3, [r2, #60]	; 0x3c
            SubgRf.ModulationParams.Params.Gfsk.ModulationShaping = MOD_SHAPING_G_BT_1;
 800ccb0:	4b44      	ldr	r3, [pc, #272]	; (800cdc4 <RadioSetRxConfig+0x2fc>)
 800ccb2:	220b      	movs	r2, #11
 800ccb4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
            SubgRf.ModulationParams.Params.Gfsk.Bandwidth = SUBGRF_GetFskBandwidthRegValue( bandwidth );
 800ccb8:	68b8      	ldr	r0, [r7, #8]
 800ccba:	f002 fe63 	bl	800f984 <SUBGRF_GetFskBandwidthRegValue>
 800ccbe:	4603      	mov	r3, r0
 800ccc0:	461a      	mov	r2, r3
 800ccc2:	4b40      	ldr	r3, [pc, #256]	; (800cdc4 <RadioSetRxConfig+0x2fc>)
 800ccc4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
            SubgRf.PacketParams.PacketType = PACKET_TYPE_GFSK;
 800ccc8:	4b3e      	ldr	r3, [pc, #248]	; (800cdc4 <RadioSetRxConfig+0x2fc>)
 800ccca:	2200      	movs	r2, #0
 800cccc:	739a      	strb	r2, [r3, #14]
            SubgRf.PacketParams.Params.Gfsk.PreambleLength = ( preambleLen << 3 ); // convert byte into bit
 800ccce:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 800ccd0:	00db      	lsls	r3, r3, #3
 800ccd2:	b29a      	uxth	r2, r3
 800ccd4:	4b3b      	ldr	r3, [pc, #236]	; (800cdc4 <RadioSetRxConfig+0x2fc>)
 800ccd6:	821a      	strh	r2, [r3, #16]
            SubgRf.PacketParams.Params.Gfsk.PreambleMinDetect = RADIO_PREAMBLE_DETECTOR_08_BITS;
 800ccd8:	4b3a      	ldr	r3, [pc, #232]	; (800cdc4 <RadioSetRxConfig+0x2fc>)
 800ccda:	2204      	movs	r2, #4
 800ccdc:	749a      	strb	r2, [r3, #18]
            SubgRf.PacketParams.Params.Gfsk.SyncWordLength = 3 << 3; // convert byte into bit
 800ccde:	4b39      	ldr	r3, [pc, #228]	; (800cdc4 <RadioSetRxConfig+0x2fc>)
 800cce0:	2218      	movs	r2, #24
 800cce2:	74da      	strb	r2, [r3, #19]
            SubgRf.PacketParams.Params.Gfsk.AddrComp = RADIO_ADDRESSCOMP_FILT_OFF;
 800cce4:	4b37      	ldr	r3, [pc, #220]	; (800cdc4 <RadioSetRxConfig+0x2fc>)
 800cce6:	2200      	movs	r2, #0
 800cce8:	751a      	strb	r2, [r3, #20]
            SubgRf.PacketParams.Params.Gfsk.HeaderType = ( fixLen == true ) ? RADIO_PACKET_FIXED_LENGTH : RADIO_PACKET_VARIABLE_LENGTH;
 800ccea:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 800ccee:	f083 0301 	eor.w	r3, r3, #1
 800ccf2:	b2db      	uxtb	r3, r3
 800ccf4:	461a      	mov	r2, r3
 800ccf6:	4b33      	ldr	r3, [pc, #204]	; (800cdc4 <RadioSetRxConfig+0x2fc>)
 800ccf8:	755a      	strb	r2, [r3, #21]
            SubgRf.PacketParams.Params.Gfsk.PayloadLength = MaxPayloadLength;
 800ccfa:	4b33      	ldr	r3, [pc, #204]	; (800cdc8 <RadioSetRxConfig+0x300>)
 800ccfc:	781a      	ldrb	r2, [r3, #0]
 800ccfe:	4b31      	ldr	r3, [pc, #196]	; (800cdc4 <RadioSetRxConfig+0x2fc>)
 800cd00:	759a      	strb	r2, [r3, #22]
            if( crcOn == true )
 800cd02:	f897 3044 	ldrb.w	r3, [r7, #68]	; 0x44
 800cd06:	2b00      	cmp	r3, #0
 800cd08:	d003      	beq.n	800cd12 <RadioSetRxConfig+0x24a>
                SubgRf.PacketParams.Params.Gfsk.CrcLength = RADIO_CRC_2_BYTES_CCIT;
 800cd0a:	4b2e      	ldr	r3, [pc, #184]	; (800cdc4 <RadioSetRxConfig+0x2fc>)
 800cd0c:	22f2      	movs	r2, #242	; 0xf2
 800cd0e:	75da      	strb	r2, [r3, #23]
 800cd10:	e002      	b.n	800cd18 <RadioSetRxConfig+0x250>
                SubgRf.PacketParams.Params.Gfsk.CrcLength = RADIO_CRC_OFF;
 800cd12:	4b2c      	ldr	r3, [pc, #176]	; (800cdc4 <RadioSetRxConfig+0x2fc>)
 800cd14:	2201      	movs	r2, #1
 800cd16:	75da      	strb	r2, [r3, #23]
            SubgRf.PacketParams.Params.Gfsk.DcFree = RADIO_DC_FREEWHITENING;
 800cd18:	4b2a      	ldr	r3, [pc, #168]	; (800cdc4 <RadioSetRxConfig+0x2fc>)
 800cd1a:	2201      	movs	r2, #1
 800cd1c:	761a      	strb	r2, [r3, #24]
            RadioStandby( );
 800cd1e:	f000 fc54 	bl	800d5ca <RadioStandby>
            RadioSetModem( MODEM_FSK );
 800cd22:	2000      	movs	r0, #0
 800cd24:	f7ff fdea 	bl	800c8fc <RadioSetModem>
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 800cd28:	4828      	ldr	r0, [pc, #160]	; (800cdcc <RadioSetRxConfig+0x304>)
 800cd2a:	f002 f9f7 	bl	800f11c <SUBGRF_SetModulationParams>
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 800cd2e:	4828      	ldr	r0, [pc, #160]	; (800cdd0 <RadioSetRxConfig+0x308>)
 800cd30:	f002 fac6 	bl	800f2c0 <SUBGRF_SetPacketParams>
            SUBGRF_SetSyncWord( ( uint8_t[] ){ 0xC1, 0x94, 0xC1, 0x00, 0x00, 0x00, 0x00, 0x00 } );
 800cd34:	4a28      	ldr	r2, [pc, #160]	; (800cdd8 <RadioSetRxConfig+0x310>)
 800cd36:	f107 0314 	add.w	r3, r7, #20
 800cd3a:	e892 0003 	ldmia.w	r2, {r0, r1}
 800cd3e:	e883 0003 	stmia.w	r3, {r0, r1}
 800cd42:	f107 0314 	add.w	r3, r7, #20
 800cd46:	4618      	mov	r0, r3
 800cd48:	f001 fd83 	bl	800e852 <SUBGRF_SetSyncWord>
            SUBGRF_SetWhiteningSeed( 0x01FF );
 800cd4c:	f240 10ff 	movw	r0, #511	; 0x1ff
 800cd50:	f001 fdce 	bl	800e8f0 <SUBGRF_SetWhiteningSeed>
            SubgRf.RxTimeout = ( uint32_t )(( symbTimeout * 8 * 1000 ) /datarate);
 800cd54:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 800cd56:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 800cd5a:	fb02 f303 	mul.w	r3, r2, r3
 800cd5e:	461a      	mov	r2, r3
 800cd60:	687b      	ldr	r3, [r7, #4]
 800cd62:	fbb2 f3f3 	udiv	r3, r2, r3
 800cd66:	4a17      	ldr	r2, [pc, #92]	; (800cdc4 <RadioSetRxConfig+0x2fc>)
 800cd68:	6093      	str	r3, [r2, #8]
            break;
 800cd6a:	e0ad      	b.n	800cec8 <RadioSetRxConfig+0x400>
            SUBGRF_SetStopRxTimerOnPreambleDetect( false );
 800cd6c:	2000      	movs	r0, #0
 800cd6e:	f001 ff37 	bl	800ebe0 <SUBGRF_SetStopRxTimerOnPreambleDetect>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_LORA;
 800cd72:	4b14      	ldr	r3, [pc, #80]	; (800cdc4 <RadioSetRxConfig+0x2fc>)
 800cd74:	2201      	movs	r2, #1
 800cd76:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
            SubgRf.ModulationParams.Params.LoRa.SpreadingFactor = ( RadioLoRaSpreadingFactors_t )datarate;
 800cd7a:	687b      	ldr	r3, [r7, #4]
 800cd7c:	b2da      	uxtb	r2, r3
 800cd7e:	4b11      	ldr	r3, [pc, #68]	; (800cdc4 <RadioSetRxConfig+0x2fc>)
 800cd80:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
            SubgRf.ModulationParams.Params.LoRa.Bandwidth = Bandwidths[bandwidth];
 800cd84:	4a15      	ldr	r2, [pc, #84]	; (800cddc <RadioSetRxConfig+0x314>)
 800cd86:	68bb      	ldr	r3, [r7, #8]
 800cd88:	4413      	add	r3, r2
 800cd8a:	781a      	ldrb	r2, [r3, #0]
 800cd8c:	4b0d      	ldr	r3, [pc, #52]	; (800cdc4 <RadioSetRxConfig+0x2fc>)
 800cd8e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
            SubgRf.ModulationParams.Params.LoRa.CodingRate = ( RadioLoRaCodingRates_t )coderate;
 800cd92:	4a0c      	ldr	r2, [pc, #48]	; (800cdc4 <RadioSetRxConfig+0x2fc>)
 800cd94:	7bbb      	ldrb	r3, [r7, #14]
 800cd96:	f882 3052 	strb.w	r3, [r2, #82]	; 0x52
            if( ( ( bandwidth == 0 ) && ( ( datarate == 11 ) || ( datarate == 12 ) ) ) ||
 800cd9a:	68bb      	ldr	r3, [r7, #8]
 800cd9c:	2b00      	cmp	r3, #0
 800cd9e:	d105      	bne.n	800cdac <RadioSetRxConfig+0x2e4>
 800cda0:	687b      	ldr	r3, [r7, #4]
 800cda2:	2b0b      	cmp	r3, #11
 800cda4:	d008      	beq.n	800cdb8 <RadioSetRxConfig+0x2f0>
 800cda6:	687b      	ldr	r3, [r7, #4]
 800cda8:	2b0c      	cmp	r3, #12
 800cdaa:	d005      	beq.n	800cdb8 <RadioSetRxConfig+0x2f0>
 800cdac:	68bb      	ldr	r3, [r7, #8]
 800cdae:	2b01      	cmp	r3, #1
 800cdb0:	d116      	bne.n	800cde0 <RadioSetRxConfig+0x318>
                ( ( bandwidth == 1 ) && ( datarate == 12 ) ) )
 800cdb2:	687b      	ldr	r3, [r7, #4]
 800cdb4:	2b0c      	cmp	r3, #12
 800cdb6:	d113      	bne.n	800cde0 <RadioSetRxConfig+0x318>
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0x01;
 800cdb8:	4b02      	ldr	r3, [pc, #8]	; (800cdc4 <RadioSetRxConfig+0x2fc>)
 800cdba:	2201      	movs	r2, #1
 800cdbc:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
 800cdc0:	e012      	b.n	800cde8 <RadioSetRxConfig+0x320>
 800cdc2:	bf00      	nop
 800cdc4:	20006e24 	.word	0x20006e24
 800cdc8:	20000652 	.word	0x20000652
 800cdcc:	20006e5c 	.word	0x20006e5c
 800cdd0:	20006e32 	.word	0x20006e32
 800cdd4:	0801a120 	.word	0x0801a120
 800cdd8:	0801a128 	.word	0x0801a128
 800cddc:	0801a9cc 	.word	0x0801a9cc
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0x00;
 800cde0:	4b3b      	ldr	r3, [pc, #236]	; (800ced0 <RadioSetRxConfig+0x408>)
 800cde2:	2200      	movs	r2, #0
 800cde4:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
            SubgRf.PacketParams.PacketType = PACKET_TYPE_LORA;
 800cde8:	4b39      	ldr	r3, [pc, #228]	; (800ced0 <RadioSetRxConfig+0x408>)
 800cdea:	2201      	movs	r2, #1
 800cdec:	739a      	strb	r2, [r3, #14]
            if( ( SubgRf.ModulationParams.Params.LoRa.SpreadingFactor == LORA_SF5 ) ||
 800cdee:	4b38      	ldr	r3, [pc, #224]	; (800ced0 <RadioSetRxConfig+0x408>)
 800cdf0:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800cdf4:	2b05      	cmp	r3, #5
 800cdf6:	d004      	beq.n	800ce02 <RadioSetRxConfig+0x33a>
                ( SubgRf.ModulationParams.Params.LoRa.SpreadingFactor == LORA_SF6 ) )
 800cdf8:	4b35      	ldr	r3, [pc, #212]	; (800ced0 <RadioSetRxConfig+0x408>)
 800cdfa:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
            if( ( SubgRf.ModulationParams.Params.LoRa.SpreadingFactor == LORA_SF5 ) ||
 800cdfe:	2b06      	cmp	r3, #6
 800ce00:	d10a      	bne.n	800ce18 <RadioSetRxConfig+0x350>
                if( preambleLen < 12 )
 800ce02:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 800ce04:	2b0b      	cmp	r3, #11
 800ce06:	d803      	bhi.n	800ce10 <RadioSetRxConfig+0x348>
                    SubgRf.PacketParams.Params.LoRa.PreambleLength = 12;
 800ce08:	4b31      	ldr	r3, [pc, #196]	; (800ced0 <RadioSetRxConfig+0x408>)
 800ce0a:	220c      	movs	r2, #12
 800ce0c:	839a      	strh	r2, [r3, #28]
                if( preambleLen < 12 )
 800ce0e:	e006      	b.n	800ce1e <RadioSetRxConfig+0x356>
                    SubgRf.PacketParams.Params.LoRa.PreambleLength = preambleLen;
 800ce10:	4a2f      	ldr	r2, [pc, #188]	; (800ced0 <RadioSetRxConfig+0x408>)
 800ce12:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 800ce14:	8393      	strh	r3, [r2, #28]
                if( preambleLen < 12 )
 800ce16:	e002      	b.n	800ce1e <RadioSetRxConfig+0x356>
                SubgRf.PacketParams.Params.LoRa.PreambleLength = preambleLen;
 800ce18:	4a2d      	ldr	r2, [pc, #180]	; (800ced0 <RadioSetRxConfig+0x408>)
 800ce1a:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 800ce1c:	8393      	strh	r3, [r2, #28]
            SubgRf.PacketParams.Params.LoRa.HeaderType = ( RadioLoRaPacketLengthsMode_t )fixLen;
 800ce1e:	f897 203c 	ldrb.w	r2, [r7, #60]	; 0x3c
 800ce22:	4b2b      	ldr	r3, [pc, #172]	; (800ced0 <RadioSetRxConfig+0x408>)
 800ce24:	779a      	strb	r2, [r3, #30]
            SubgRf.PacketParams.Params.LoRa.PayloadLength = MaxPayloadLength;
 800ce26:	4b2b      	ldr	r3, [pc, #172]	; (800ced4 <RadioSetRxConfig+0x40c>)
 800ce28:	781a      	ldrb	r2, [r3, #0]
 800ce2a:	4b29      	ldr	r3, [pc, #164]	; (800ced0 <RadioSetRxConfig+0x408>)
 800ce2c:	77da      	strb	r2, [r3, #31]
            SubgRf.PacketParams.Params.LoRa.CrcMode = ( RadioLoRaCrcModes_t )crcOn;
 800ce2e:	f897 2044 	ldrb.w	r2, [r7, #68]	; 0x44
 800ce32:	4b27      	ldr	r3, [pc, #156]	; (800ced0 <RadioSetRxConfig+0x408>)
 800ce34:	f883 2020 	strb.w	r2, [r3, #32]
            SubgRf.PacketParams.Params.LoRa.InvertIQ = ( RadioLoRaIQModes_t )iqInverted;
 800ce38:	f897 2050 	ldrb.w	r2, [r7, #80]	; 0x50
 800ce3c:	4b24      	ldr	r3, [pc, #144]	; (800ced0 <RadioSetRxConfig+0x408>)
 800ce3e:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
            RadioStandby( );
 800ce42:	f000 fbc2 	bl	800d5ca <RadioStandby>
            RadioSetModem( MODEM_LORA );
 800ce46:	2001      	movs	r0, #1
 800ce48:	f7ff fd58 	bl	800c8fc <RadioSetModem>
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 800ce4c:	4822      	ldr	r0, [pc, #136]	; (800ced8 <RadioSetRxConfig+0x410>)
 800ce4e:	f002 f965 	bl	800f11c <SUBGRF_SetModulationParams>
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 800ce52:	4822      	ldr	r0, [pc, #136]	; (800cedc <RadioSetRxConfig+0x414>)
 800ce54:	f002 fa34 	bl	800f2c0 <SUBGRF_SetPacketParams>
            SUBGRF_SetLoRaSymbNumTimeout( symbTimeout );
 800ce58:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 800ce5a:	b2db      	uxtb	r3, r3
 800ce5c:	4618      	mov	r0, r3
 800ce5e:	f001 fece 	bl	800ebfe <SUBGRF_SetLoRaSymbNumTimeout>
            SUBGRF_WriteRegister(SUBGHZ_AGCCFG,SUBGRF_ReadRegister(SUBGHZ_AGCCFG)&0x1);
 800ce62:	f640 00a3 	movw	r0, #2211	; 0x8a3
 800ce66:	f002 fb87 	bl	800f578 <SUBGRF_ReadRegister>
 800ce6a:	4603      	mov	r3, r0
 800ce6c:	f003 0301 	and.w	r3, r3, #1
 800ce70:	b2db      	uxtb	r3, r3
 800ce72:	4619      	mov	r1, r3
 800ce74:	f640 00a3 	movw	r0, #2211	; 0x8a3
 800ce78:	f002 fb6a 	bl	800f550 <SUBGRF_WriteRegister>
            if( SubgRf.PacketParams.Params.LoRa.InvertIQ == LORA_IQ_INVERTED )
 800ce7c:	4b14      	ldr	r3, [pc, #80]	; (800ced0 <RadioSetRxConfig+0x408>)
 800ce7e:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 800ce82:	2b01      	cmp	r3, #1
 800ce84:	d10d      	bne.n	800cea2 <RadioSetRxConfig+0x3da>
                SUBGRF_WriteRegister( SUBGHZ_LIQPOLR, SUBGRF_ReadRegister( SUBGHZ_LIQPOLR ) & ~( 1 << 2 ) );
 800ce86:	f240 7036 	movw	r0, #1846	; 0x736
 800ce8a:	f002 fb75 	bl	800f578 <SUBGRF_ReadRegister>
 800ce8e:	4603      	mov	r3, r0
 800ce90:	f023 0304 	bic.w	r3, r3, #4
 800ce94:	b2db      	uxtb	r3, r3
 800ce96:	4619      	mov	r1, r3
 800ce98:	f240 7036 	movw	r0, #1846	; 0x736
 800ce9c:	f002 fb58 	bl	800f550 <SUBGRF_WriteRegister>
 800cea0:	e00c      	b.n	800cebc <RadioSetRxConfig+0x3f4>
                SUBGRF_WriteRegister( SUBGHZ_LIQPOLR, SUBGRF_ReadRegister( SUBGHZ_LIQPOLR ) | ( 1 << 2 ) );
 800cea2:	f240 7036 	movw	r0, #1846	; 0x736
 800cea6:	f002 fb67 	bl	800f578 <SUBGRF_ReadRegister>
 800ceaa:	4603      	mov	r3, r0
 800ceac:	f043 0304 	orr.w	r3, r3, #4
 800ceb0:	b2db      	uxtb	r3, r3
 800ceb2:	4619      	mov	r1, r3
 800ceb4:	f240 7036 	movw	r0, #1846	; 0x736
 800ceb8:	f002 fb4a 	bl	800f550 <SUBGRF_WriteRegister>
            SubgRf.RxTimeout = 0xFFFF;
 800cebc:	4b04      	ldr	r3, [pc, #16]	; (800ced0 <RadioSetRxConfig+0x408>)
 800cebe:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800cec2:	609a      	str	r2, [r3, #8]
            break;
 800cec4:	e000      	b.n	800cec8 <RadioSetRxConfig+0x400>
            break;
 800cec6:	bf00      	nop
    }
}
 800cec8:	bf00      	nop
 800ceca:	3728      	adds	r7, #40	; 0x28
 800cecc:	46bd      	mov	sp, r7
 800cece:	bd80      	pop	{r7, pc}
 800ced0:	20006e24 	.word	0x20006e24
 800ced4:	20000652 	.word	0x20000652
 800ced8:	20006e5c 	.word	0x20006e5c
 800cedc:	20006e32 	.word	0x20006e32

0800cee0 <RadioSetTxConfig>:
static void RadioSetTxConfig( RadioModems_t modem, int8_t power, uint32_t fdev,
                              uint32_t bandwidth, uint32_t datarate,
                              uint8_t coderate, uint16_t preambleLen,
                              bool fixLen, bool crcOn, bool freqHopOn,
                              uint8_t hopPeriod, bool iqInverted, uint32_t timeout )
{
 800cee0:	b580      	push	{r7, lr}
 800cee2:	b086      	sub	sp, #24
 800cee4:	af00      	add	r7, sp, #0
 800cee6:	60ba      	str	r2, [r7, #8]
 800cee8:	607b      	str	r3, [r7, #4]
 800ceea:	4603      	mov	r3, r0
 800ceec:	73fb      	strb	r3, [r7, #15]
 800ceee:	460b      	mov	r3, r1
 800cef0:	73bb      	strb	r3, [r7, #14]
#if( RADIO_LR_FHSS_IS_ON == 1 )
    /*disable LrFhss*/
    SubgRf.lr_fhss.is_lr_fhss_on = false;
#endif /* RADIO_LR_FHSS_IS_ON == 1 */
    RFW_DeInit();
 800cef2:	f002 fe14 	bl	800fb1e <RFW_DeInit>
    switch( modem )
 800cef6:	7bfb      	ldrb	r3, [r7, #15]
 800cef8:	2b04      	cmp	r3, #4
 800cefa:	f000 80c7 	beq.w	800d08c <RadioSetTxConfig+0x1ac>
 800cefe:	2b04      	cmp	r3, #4
 800cf00:	f300 80d6 	bgt.w	800d0b0 <RadioSetTxConfig+0x1d0>
 800cf04:	2b00      	cmp	r3, #0
 800cf06:	d002      	beq.n	800cf0e <RadioSetTxConfig+0x2e>
 800cf08:	2b01      	cmp	r3, #1
 800cf0a:	d059      	beq.n	800cfc0 <RadioSetTxConfig+0xe0>
            SubgRf.ModulationParams.Params.Bpsk.ModulationShaping = MOD_SHAPING_DBPSK;
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
            break;
#endif /*RADIO_SIGFOX_ENABLE == 1*/
        default:
            break;
 800cf0c:	e0d0      	b.n	800d0b0 <RadioSetTxConfig+0x1d0>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_GFSK;
 800cf0e:	4b77      	ldr	r3, [pc, #476]	; (800d0ec <RadioSetTxConfig+0x20c>)
 800cf10:	2200      	movs	r2, #0
 800cf12:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
            SubgRf.ModulationParams.Params.Gfsk.BitRate = datarate;
 800cf16:	4a75      	ldr	r2, [pc, #468]	; (800d0ec <RadioSetTxConfig+0x20c>)
 800cf18:	6a3b      	ldr	r3, [r7, #32]
 800cf1a:	63d3      	str	r3, [r2, #60]	; 0x3c
            SubgRf.ModulationParams.Params.Gfsk.ModulationShaping = MOD_SHAPING_G_BT_1;
 800cf1c:	4b73      	ldr	r3, [pc, #460]	; (800d0ec <RadioSetTxConfig+0x20c>)
 800cf1e:	220b      	movs	r2, #11
 800cf20:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
            SubgRf.ModulationParams.Params.Gfsk.Bandwidth = SUBGRF_GetFskBandwidthRegValue( bandwidth );
 800cf24:	6878      	ldr	r0, [r7, #4]
 800cf26:	f002 fd2d 	bl	800f984 <SUBGRF_GetFskBandwidthRegValue>
 800cf2a:	4603      	mov	r3, r0
 800cf2c:	461a      	mov	r2, r3
 800cf2e:	4b6f      	ldr	r3, [pc, #444]	; (800d0ec <RadioSetTxConfig+0x20c>)
 800cf30:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
            SubgRf.ModulationParams.Params.Gfsk.Fdev = fdev;
 800cf34:	4a6d      	ldr	r2, [pc, #436]	; (800d0ec <RadioSetTxConfig+0x20c>)
 800cf36:	68bb      	ldr	r3, [r7, #8]
 800cf38:	6413      	str	r3, [r2, #64]	; 0x40
            SubgRf.PacketParams.PacketType = PACKET_TYPE_GFSK;
 800cf3a:	4b6c      	ldr	r3, [pc, #432]	; (800d0ec <RadioSetTxConfig+0x20c>)
 800cf3c:	2200      	movs	r2, #0
 800cf3e:	739a      	strb	r2, [r3, #14]
            SubgRf.PacketParams.Params.Gfsk.PreambleLength = ( preambleLen << 3 ); // convert byte into bit
 800cf40:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800cf42:	00db      	lsls	r3, r3, #3
 800cf44:	b29a      	uxth	r2, r3
 800cf46:	4b69      	ldr	r3, [pc, #420]	; (800d0ec <RadioSetTxConfig+0x20c>)
 800cf48:	821a      	strh	r2, [r3, #16]
            SubgRf.PacketParams.Params.Gfsk.PreambleMinDetect = RADIO_PREAMBLE_DETECTOR_08_BITS;
 800cf4a:	4b68      	ldr	r3, [pc, #416]	; (800d0ec <RadioSetTxConfig+0x20c>)
 800cf4c:	2204      	movs	r2, #4
 800cf4e:	749a      	strb	r2, [r3, #18]
            SubgRf.PacketParams.Params.Gfsk.SyncWordLength = 3 << 3 ; // convert byte into bit
 800cf50:	4b66      	ldr	r3, [pc, #408]	; (800d0ec <RadioSetTxConfig+0x20c>)
 800cf52:	2218      	movs	r2, #24
 800cf54:	74da      	strb	r2, [r3, #19]
            SubgRf.PacketParams.Params.Gfsk.AddrComp = RADIO_ADDRESSCOMP_FILT_OFF;
 800cf56:	4b65      	ldr	r3, [pc, #404]	; (800d0ec <RadioSetTxConfig+0x20c>)
 800cf58:	2200      	movs	r2, #0
 800cf5a:	751a      	strb	r2, [r3, #20]
            SubgRf.PacketParams.Params.Gfsk.HeaderType = ( fixLen == true ) ? RADIO_PACKET_FIXED_LENGTH : RADIO_PACKET_VARIABLE_LENGTH;
 800cf5c:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800cf60:	f083 0301 	eor.w	r3, r3, #1
 800cf64:	b2db      	uxtb	r3, r3
 800cf66:	461a      	mov	r2, r3
 800cf68:	4b60      	ldr	r3, [pc, #384]	; (800d0ec <RadioSetTxConfig+0x20c>)
 800cf6a:	755a      	strb	r2, [r3, #21]
            if( crcOn == true )
 800cf6c:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 800cf70:	2b00      	cmp	r3, #0
 800cf72:	d003      	beq.n	800cf7c <RadioSetTxConfig+0x9c>
                SubgRf.PacketParams.Params.Gfsk.CrcLength = RADIO_CRC_2_BYTES_CCIT;
 800cf74:	4b5d      	ldr	r3, [pc, #372]	; (800d0ec <RadioSetTxConfig+0x20c>)
 800cf76:	22f2      	movs	r2, #242	; 0xf2
 800cf78:	75da      	strb	r2, [r3, #23]
 800cf7a:	e002      	b.n	800cf82 <RadioSetTxConfig+0xa2>
                SubgRf.PacketParams.Params.Gfsk.CrcLength = RADIO_CRC_OFF;
 800cf7c:	4b5b      	ldr	r3, [pc, #364]	; (800d0ec <RadioSetTxConfig+0x20c>)
 800cf7e:	2201      	movs	r2, #1
 800cf80:	75da      	strb	r2, [r3, #23]
            SubgRf.PacketParams.Params.Gfsk.DcFree = RADIO_DC_FREEWHITENING;
 800cf82:	4b5a      	ldr	r3, [pc, #360]	; (800d0ec <RadioSetTxConfig+0x20c>)
 800cf84:	2201      	movs	r2, #1
 800cf86:	761a      	strb	r2, [r3, #24]
            RadioStandby( );
 800cf88:	f000 fb1f 	bl	800d5ca <RadioStandby>
            RadioSetModem(  MODEM_FSK  );
 800cf8c:	2000      	movs	r0, #0
 800cf8e:	f7ff fcb5 	bl	800c8fc <RadioSetModem>
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 800cf92:	4857      	ldr	r0, [pc, #348]	; (800d0f0 <RadioSetTxConfig+0x210>)
 800cf94:	f002 f8c2 	bl	800f11c <SUBGRF_SetModulationParams>
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 800cf98:	4856      	ldr	r0, [pc, #344]	; (800d0f4 <RadioSetTxConfig+0x214>)
 800cf9a:	f002 f991 	bl	800f2c0 <SUBGRF_SetPacketParams>
            SUBGRF_SetSyncWord( ( uint8_t[] ){ 0xC1, 0x94, 0xC1, 0x00, 0x00, 0x00, 0x00, 0x00 } );
 800cf9e:	4a56      	ldr	r2, [pc, #344]	; (800d0f8 <RadioSetTxConfig+0x218>)
 800cfa0:	f107 0310 	add.w	r3, r7, #16
 800cfa4:	e892 0003 	ldmia.w	r2, {r0, r1}
 800cfa8:	e883 0003 	stmia.w	r3, {r0, r1}
 800cfac:	f107 0310 	add.w	r3, r7, #16
 800cfb0:	4618      	mov	r0, r3
 800cfb2:	f001 fc4e 	bl	800e852 <SUBGRF_SetSyncWord>
            SUBGRF_SetWhiteningSeed( 0x01FF );
 800cfb6:	f240 10ff 	movw	r0, #511	; 0x1ff
 800cfba:	f001 fc99 	bl	800e8f0 <SUBGRF_SetWhiteningSeed>
            break;
 800cfbe:	e078      	b.n	800d0b2 <RadioSetTxConfig+0x1d2>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_LORA;
 800cfc0:	4b4a      	ldr	r3, [pc, #296]	; (800d0ec <RadioSetTxConfig+0x20c>)
 800cfc2:	2201      	movs	r2, #1
 800cfc4:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
            SubgRf.ModulationParams.Params.LoRa.SpreadingFactor = ( RadioLoRaSpreadingFactors_t ) datarate;
 800cfc8:	6a3b      	ldr	r3, [r7, #32]
 800cfca:	b2da      	uxtb	r2, r3
 800cfcc:	4b47      	ldr	r3, [pc, #284]	; (800d0ec <RadioSetTxConfig+0x20c>)
 800cfce:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
            SubgRf.ModulationParams.Params.LoRa.Bandwidth =  Bandwidths[bandwidth];
 800cfd2:	4a4a      	ldr	r2, [pc, #296]	; (800d0fc <RadioSetTxConfig+0x21c>)
 800cfd4:	687b      	ldr	r3, [r7, #4]
 800cfd6:	4413      	add	r3, r2
 800cfd8:	781a      	ldrb	r2, [r3, #0]
 800cfda:	4b44      	ldr	r3, [pc, #272]	; (800d0ec <RadioSetTxConfig+0x20c>)
 800cfdc:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
            SubgRf.ModulationParams.Params.LoRa.CodingRate= ( RadioLoRaCodingRates_t )coderate;
 800cfe0:	4a42      	ldr	r2, [pc, #264]	; (800d0ec <RadioSetTxConfig+0x20c>)
 800cfe2:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800cfe6:	f882 3052 	strb.w	r3, [r2, #82]	; 0x52
            if( ( ( bandwidth == 0 ) && ( ( datarate == 11 ) || ( datarate == 12 ) ) ) ||
 800cfea:	687b      	ldr	r3, [r7, #4]
 800cfec:	2b00      	cmp	r3, #0
 800cfee:	d105      	bne.n	800cffc <RadioSetTxConfig+0x11c>
 800cff0:	6a3b      	ldr	r3, [r7, #32]
 800cff2:	2b0b      	cmp	r3, #11
 800cff4:	d008      	beq.n	800d008 <RadioSetTxConfig+0x128>
 800cff6:	6a3b      	ldr	r3, [r7, #32]
 800cff8:	2b0c      	cmp	r3, #12
 800cffa:	d005      	beq.n	800d008 <RadioSetTxConfig+0x128>
 800cffc:	687b      	ldr	r3, [r7, #4]
 800cffe:	2b01      	cmp	r3, #1
 800d000:	d107      	bne.n	800d012 <RadioSetTxConfig+0x132>
                ( ( bandwidth == 1 ) && ( datarate == 12 ) ) )
 800d002:	6a3b      	ldr	r3, [r7, #32]
 800d004:	2b0c      	cmp	r3, #12
 800d006:	d104      	bne.n	800d012 <RadioSetTxConfig+0x132>
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0x01;
 800d008:	4b38      	ldr	r3, [pc, #224]	; (800d0ec <RadioSetTxConfig+0x20c>)
 800d00a:	2201      	movs	r2, #1
 800d00c:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
 800d010:	e003      	b.n	800d01a <RadioSetTxConfig+0x13a>
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0x00;
 800d012:	4b36      	ldr	r3, [pc, #216]	; (800d0ec <RadioSetTxConfig+0x20c>)
 800d014:	2200      	movs	r2, #0
 800d016:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
            SubgRf.PacketParams.PacketType = PACKET_TYPE_LORA;
 800d01a:	4b34      	ldr	r3, [pc, #208]	; (800d0ec <RadioSetTxConfig+0x20c>)
 800d01c:	2201      	movs	r2, #1
 800d01e:	739a      	strb	r2, [r3, #14]
            if( ( SubgRf.ModulationParams.Params.LoRa.SpreadingFactor == LORA_SF5 ) ||
 800d020:	4b32      	ldr	r3, [pc, #200]	; (800d0ec <RadioSetTxConfig+0x20c>)
 800d022:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800d026:	2b05      	cmp	r3, #5
 800d028:	d004      	beq.n	800d034 <RadioSetTxConfig+0x154>
                ( SubgRf.ModulationParams.Params.LoRa.SpreadingFactor == LORA_SF6 ) )
 800d02a:	4b30      	ldr	r3, [pc, #192]	; (800d0ec <RadioSetTxConfig+0x20c>)
 800d02c:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
            if( ( SubgRf.ModulationParams.Params.LoRa.SpreadingFactor == LORA_SF5 ) ||
 800d030:	2b06      	cmp	r3, #6
 800d032:	d10a      	bne.n	800d04a <RadioSetTxConfig+0x16a>
                if( preambleLen < 12 )
 800d034:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800d036:	2b0b      	cmp	r3, #11
 800d038:	d803      	bhi.n	800d042 <RadioSetTxConfig+0x162>
                    SubgRf.PacketParams.Params.LoRa.PreambleLength = 12;
 800d03a:	4b2c      	ldr	r3, [pc, #176]	; (800d0ec <RadioSetTxConfig+0x20c>)
 800d03c:	220c      	movs	r2, #12
 800d03e:	839a      	strh	r2, [r3, #28]
                if( preambleLen < 12 )
 800d040:	e006      	b.n	800d050 <RadioSetTxConfig+0x170>
                    SubgRf.PacketParams.Params.LoRa.PreambleLength = preambleLen;
 800d042:	4a2a      	ldr	r2, [pc, #168]	; (800d0ec <RadioSetTxConfig+0x20c>)
 800d044:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800d046:	8393      	strh	r3, [r2, #28]
                if( preambleLen < 12 )
 800d048:	e002      	b.n	800d050 <RadioSetTxConfig+0x170>
                SubgRf.PacketParams.Params.LoRa.PreambleLength = preambleLen;
 800d04a:	4a28      	ldr	r2, [pc, #160]	; (800d0ec <RadioSetTxConfig+0x20c>)
 800d04c:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800d04e:	8393      	strh	r3, [r2, #28]
            SubgRf.PacketParams.Params.LoRa.HeaderType = ( RadioLoRaPacketLengthsMode_t )fixLen;
 800d050:	f897 202c 	ldrb.w	r2, [r7, #44]	; 0x2c
 800d054:	4b25      	ldr	r3, [pc, #148]	; (800d0ec <RadioSetTxConfig+0x20c>)
 800d056:	779a      	strb	r2, [r3, #30]
            SubgRf.PacketParams.Params.LoRa.PayloadLength = MaxPayloadLength;
 800d058:	4b29      	ldr	r3, [pc, #164]	; (800d100 <RadioSetTxConfig+0x220>)
 800d05a:	781a      	ldrb	r2, [r3, #0]
 800d05c:	4b23      	ldr	r3, [pc, #140]	; (800d0ec <RadioSetTxConfig+0x20c>)
 800d05e:	77da      	strb	r2, [r3, #31]
            SubgRf.PacketParams.Params.LoRa.CrcMode = ( RadioLoRaCrcModes_t )crcOn;
 800d060:	f897 2030 	ldrb.w	r2, [r7, #48]	; 0x30
 800d064:	4b21      	ldr	r3, [pc, #132]	; (800d0ec <RadioSetTxConfig+0x20c>)
 800d066:	f883 2020 	strb.w	r2, [r3, #32]
            SubgRf.PacketParams.Params.LoRa.InvertIQ = ( RadioLoRaIQModes_t )iqInverted;
 800d06a:	f897 203c 	ldrb.w	r2, [r7, #60]	; 0x3c
 800d06e:	4b1f      	ldr	r3, [pc, #124]	; (800d0ec <RadioSetTxConfig+0x20c>)
 800d070:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
            RadioStandby( );
 800d074:	f000 faa9 	bl	800d5ca <RadioStandby>
            RadioSetModem( MODEM_LORA );
 800d078:	2001      	movs	r0, #1
 800d07a:	f7ff fc3f 	bl	800c8fc <RadioSetModem>
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 800d07e:	481c      	ldr	r0, [pc, #112]	; (800d0f0 <RadioSetTxConfig+0x210>)
 800d080:	f002 f84c 	bl	800f11c <SUBGRF_SetModulationParams>
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 800d084:	481b      	ldr	r0, [pc, #108]	; (800d0f4 <RadioSetTxConfig+0x214>)
 800d086:	f002 f91b 	bl	800f2c0 <SUBGRF_SetPacketParams>
            break;
 800d08a:	e012      	b.n	800d0b2 <RadioSetTxConfig+0x1d2>
            RadioSetModem(MODEM_SIGFOX_TX);
 800d08c:	2004      	movs	r0, #4
 800d08e:	f7ff fc35 	bl	800c8fc <RadioSetModem>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_BPSK;
 800d092:	4b16      	ldr	r3, [pc, #88]	; (800d0ec <RadioSetTxConfig+0x20c>)
 800d094:	2202      	movs	r2, #2
 800d096:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
            SubgRf.ModulationParams.Params.Bpsk.BitRate           = datarate;
 800d09a:	4a14      	ldr	r2, [pc, #80]	; (800d0ec <RadioSetTxConfig+0x20c>)
 800d09c:	6a3b      	ldr	r3, [r7, #32]
 800d09e:	6493      	str	r3, [r2, #72]	; 0x48
            SubgRf.ModulationParams.Params.Bpsk.ModulationShaping = MOD_SHAPING_DBPSK;
 800d0a0:	4b12      	ldr	r3, [pc, #72]	; (800d0ec <RadioSetTxConfig+0x20c>)
 800d0a2:	2216      	movs	r2, #22
 800d0a4:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 800d0a8:	4811      	ldr	r0, [pc, #68]	; (800d0f0 <RadioSetTxConfig+0x210>)
 800d0aa:	f002 f837 	bl	800f11c <SUBGRF_SetModulationParams>
            break;
 800d0ae:	e000      	b.n	800d0b2 <RadioSetTxConfig+0x1d2>
            break;
 800d0b0:	bf00      	nop
    }

    SubgRf.AntSwitchPaSelect = SUBGRF_SetRfTxPower( power );
 800d0b2:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800d0b6:	4618      	mov	r0, r3
 800d0b8:	f002 fb66 	bl	800f788 <SUBGRF_SetRfTxPower>
 800d0bc:	4603      	mov	r3, r0
 800d0be:	461a      	mov	r2, r3
 800d0c0:	4b0a      	ldr	r3, [pc, #40]	; (800d0ec <RadioSetTxConfig+0x20c>)
 800d0c2:	f883 2056 	strb.w	r2, [r3, #86]	; 0x56
    /* WORKAROUND - Trimming the output voltage power_ldo to 3.3V */
    SUBGRF_WriteRegister(REG_DRV_CTRL, 0x7 << 1);
 800d0c6:	210e      	movs	r1, #14
 800d0c8:	f640 101f 	movw	r0, #2335	; 0x91f
 800d0cc:	f002 fa40 	bl	800f550 <SUBGRF_WriteRegister>
    RFW_SetAntSwitch( SubgRf.AntSwitchPaSelect );
 800d0d0:	4b06      	ldr	r3, [pc, #24]	; (800d0ec <RadioSetTxConfig+0x20c>)
 800d0d2:	f893 3056 	ldrb.w	r3, [r3, #86]	; 0x56
 800d0d6:	4618      	mov	r0, r3
 800d0d8:	f002 fd35 	bl	800fb46 <RFW_SetAntSwitch>
    SubgRf.TxTimeout = timeout;
 800d0dc:	4a03      	ldr	r2, [pc, #12]	; (800d0ec <RadioSetTxConfig+0x20c>)
 800d0de:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800d0e0:	6053      	str	r3, [r2, #4]
}
 800d0e2:	bf00      	nop
 800d0e4:	3718      	adds	r7, #24
 800d0e6:	46bd      	mov	sp, r7
 800d0e8:	bd80      	pop	{r7, pc}
 800d0ea:	bf00      	nop
 800d0ec:	20006e24 	.word	0x20006e24
 800d0f0:	20006e5c 	.word	0x20006e5c
 800d0f4:	20006e32 	.word	0x20006e32
 800d0f8:	0801a128 	.word	0x0801a128
 800d0fc:	0801a9cc 	.word	0x0801a9cc
 800d100:	20000652 	.word	0x20000652

0800d104 <RadioCheckRfFrequency>:

static bool RadioCheckRfFrequency( uint32_t frequency )
{
 800d104:	b480      	push	{r7}
 800d106:	b083      	sub	sp, #12
 800d108:	af00      	add	r7, sp, #0
 800d10a:	6078      	str	r0, [r7, #4]
    return true;
 800d10c:	2301      	movs	r3, #1
}
 800d10e:	4618      	mov	r0, r3
 800d110:	370c      	adds	r7, #12
 800d112:	46bd      	mov	sp, r7
 800d114:	bc80      	pop	{r7}
 800d116:	4770      	bx	lr

0800d118 <RadioGetLoRaBandwidthInHz>:

static uint32_t RadioGetLoRaBandwidthInHz( RadioLoRaBandwidths_t bw )
{
 800d118:	b480      	push	{r7}
 800d11a:	b085      	sub	sp, #20
 800d11c:	af00      	add	r7, sp, #0
 800d11e:	4603      	mov	r3, r0
 800d120:	71fb      	strb	r3, [r7, #7]
    uint32_t bandwidthInHz = 0;
 800d122:	2300      	movs	r3, #0
 800d124:	60fb      	str	r3, [r7, #12]

    switch( bw )
 800d126:	79fb      	ldrb	r3, [r7, #7]
 800d128:	2b0a      	cmp	r3, #10
 800d12a:	d83e      	bhi.n	800d1aa <RadioGetLoRaBandwidthInHz+0x92>
 800d12c:	a201      	add	r2, pc, #4	; (adr r2, 800d134 <RadioGetLoRaBandwidthInHz+0x1c>)
 800d12e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d132:	bf00      	nop
 800d134:	0800d161 	.word	0x0800d161
 800d138:	0800d171 	.word	0x0800d171
 800d13c:	0800d181 	.word	0x0800d181
 800d140:	0800d191 	.word	0x0800d191
 800d144:	0800d199 	.word	0x0800d199
 800d148:	0800d19f 	.word	0x0800d19f
 800d14c:	0800d1a5 	.word	0x0800d1a5
 800d150:	0800d1ab 	.word	0x0800d1ab
 800d154:	0800d169 	.word	0x0800d169
 800d158:	0800d179 	.word	0x0800d179
 800d15c:	0800d189 	.word	0x0800d189
    {
    case LORA_BW_007:
        bandwidthInHz = 7812UL;
 800d160:	f641 6384 	movw	r3, #7812	; 0x1e84
 800d164:	60fb      	str	r3, [r7, #12]
        break;
 800d166:	e020      	b.n	800d1aa <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_010:
        bandwidthInHz = 10417UL;
 800d168:	f642 03b1 	movw	r3, #10417	; 0x28b1
 800d16c:	60fb      	str	r3, [r7, #12]
        break;
 800d16e:	e01c      	b.n	800d1aa <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_015:
        bandwidthInHz = 15625UL;
 800d170:	f643 5309 	movw	r3, #15625	; 0x3d09
 800d174:	60fb      	str	r3, [r7, #12]
        break;
 800d176:	e018      	b.n	800d1aa <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_020:
        bandwidthInHz = 20833UL;
 800d178:	f245 1361 	movw	r3, #20833	; 0x5161
 800d17c:	60fb      	str	r3, [r7, #12]
        break;
 800d17e:	e014      	b.n	800d1aa <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_031:
        bandwidthInHz = 31250UL;
 800d180:	f647 2312 	movw	r3, #31250	; 0x7a12
 800d184:	60fb      	str	r3, [r7, #12]
        break;
 800d186:	e010      	b.n	800d1aa <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_041:
        bandwidthInHz = 41667UL;
 800d188:	f24a 23c3 	movw	r3, #41667	; 0xa2c3
 800d18c:	60fb      	str	r3, [r7, #12]
        break;
 800d18e:	e00c      	b.n	800d1aa <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_062:
        bandwidthInHz = 62500UL;
 800d190:	f24f 4324 	movw	r3, #62500	; 0xf424
 800d194:	60fb      	str	r3, [r7, #12]
        break;
 800d196:	e008      	b.n	800d1aa <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_125:
        bandwidthInHz = 125000UL;
 800d198:	4b07      	ldr	r3, [pc, #28]	; (800d1b8 <RadioGetLoRaBandwidthInHz+0xa0>)
 800d19a:	60fb      	str	r3, [r7, #12]
        break;
 800d19c:	e005      	b.n	800d1aa <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_250:
        bandwidthInHz = 250000UL;
 800d19e:	4b07      	ldr	r3, [pc, #28]	; (800d1bc <RadioGetLoRaBandwidthInHz+0xa4>)
 800d1a0:	60fb      	str	r3, [r7, #12]
        break;
 800d1a2:	e002      	b.n	800d1aa <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_500:
        bandwidthInHz = 500000UL;
 800d1a4:	4b06      	ldr	r3, [pc, #24]	; (800d1c0 <RadioGetLoRaBandwidthInHz+0xa8>)
 800d1a6:	60fb      	str	r3, [r7, #12]
        break;
 800d1a8:	bf00      	nop
    }

    return bandwidthInHz;
 800d1aa:	68fb      	ldr	r3, [r7, #12]
}
 800d1ac:	4618      	mov	r0, r3
 800d1ae:	3714      	adds	r7, #20
 800d1b0:	46bd      	mov	sp, r7
 800d1b2:	bc80      	pop	{r7}
 800d1b4:	4770      	bx	lr
 800d1b6:	bf00      	nop
 800d1b8:	0001e848 	.word	0x0001e848
 800d1bc:	0003d090 	.word	0x0003d090
 800d1c0:	0007a120 	.word	0x0007a120

0800d1c4 <RadioGetGfskTimeOnAirNumerator>:

static uint32_t RadioGetGfskTimeOnAirNumerator( uint32_t datarate, uint8_t coderate,
                                                uint16_t preambleLen, bool fixLen, uint8_t payloadLen,
                                                bool crcOn )
{
 800d1c4:	b480      	push	{r7}
 800d1c6:	b083      	sub	sp, #12
 800d1c8:	af00      	add	r7, sp, #0
 800d1ca:	6078      	str	r0, [r7, #4]
 800d1cc:	4608      	mov	r0, r1
 800d1ce:	4611      	mov	r1, r2
 800d1d0:	461a      	mov	r2, r3
 800d1d2:	4603      	mov	r3, r0
 800d1d4:	70fb      	strb	r3, [r7, #3]
 800d1d6:	460b      	mov	r3, r1
 800d1d8:	803b      	strh	r3, [r7, #0]
 800d1da:	4613      	mov	r3, r2
 800d1dc:	70bb      	strb	r3, [r7, #2]
    return ( preambleLen << 3 ) +
 800d1de:	883b      	ldrh	r3, [r7, #0]
 800d1e0:	00db      	lsls	r3, r3, #3
           ( ( fixLen == false ) ? 8 : 0 ) + 24 +
 800d1e2:	78ba      	ldrb	r2, [r7, #2]
 800d1e4:	f082 0201 	eor.w	r2, r2, #1
 800d1e8:	b2d2      	uxtb	r2, r2
 800d1ea:	2a00      	cmp	r2, #0
 800d1ec:	d001      	beq.n	800d1f2 <RadioGetGfskTimeOnAirNumerator+0x2e>
 800d1ee:	2208      	movs	r2, #8
 800d1f0:	e000      	b.n	800d1f4 <RadioGetGfskTimeOnAirNumerator+0x30>
 800d1f2:	2200      	movs	r2, #0
    return ( preambleLen << 3 ) +
 800d1f4:	4413      	add	r3, r2
           ( ( fixLen == false ) ? 8 : 0 ) + 24 +
 800d1f6:	f103 0218 	add.w	r2, r3, #24
           ( ( payloadLen + ( ( crcOn == true ) ? 2 : 0 ) ) << 3 );
 800d1fa:	7c3b      	ldrb	r3, [r7, #16]
 800d1fc:	7d39      	ldrb	r1, [r7, #20]
 800d1fe:	2900      	cmp	r1, #0
 800d200:	d001      	beq.n	800d206 <RadioGetGfskTimeOnAirNumerator+0x42>
 800d202:	2102      	movs	r1, #2
 800d204:	e000      	b.n	800d208 <RadioGetGfskTimeOnAirNumerator+0x44>
 800d206:	2100      	movs	r1, #0
 800d208:	440b      	add	r3, r1
 800d20a:	00db      	lsls	r3, r3, #3
           ( ( fixLen == false ) ? 8 : 0 ) + 24 +
 800d20c:	4413      	add	r3, r2
}
 800d20e:	4618      	mov	r0, r3
 800d210:	370c      	adds	r7, #12
 800d212:	46bd      	mov	sp, r7
 800d214:	bc80      	pop	{r7}
 800d216:	4770      	bx	lr

0800d218 <RadioGetLoRaTimeOnAirNumerator>:

static uint32_t RadioGetLoRaTimeOnAirNumerator( uint32_t bandwidth,
                                                uint32_t datarate, uint8_t coderate,
                                                uint16_t preambleLen, bool fixLen, uint8_t payloadLen,
                                                bool crcOn )
{
 800d218:	b480      	push	{r7}
 800d21a:	b08b      	sub	sp, #44	; 0x2c
 800d21c:	af00      	add	r7, sp, #0
 800d21e:	60f8      	str	r0, [r7, #12]
 800d220:	60b9      	str	r1, [r7, #8]
 800d222:	4611      	mov	r1, r2
 800d224:	461a      	mov	r2, r3
 800d226:	460b      	mov	r3, r1
 800d228:	71fb      	strb	r3, [r7, #7]
 800d22a:	4613      	mov	r3, r2
 800d22c:	80bb      	strh	r3, [r7, #4]
    int32_t crDenom           = coderate + 4;
 800d22e:	79fb      	ldrb	r3, [r7, #7]
 800d230:	3304      	adds	r3, #4
 800d232:	617b      	str	r3, [r7, #20]
    bool    lowDatareOptimize = false;
 800d234:	2300      	movs	r3, #0
 800d236:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

    // Ensure that the preamble length is at least 12 symbols when using SF5 or SF6
    if( ( datarate == 5 ) || ( datarate == 6 ) )
 800d23a:	68bb      	ldr	r3, [r7, #8]
 800d23c:	2b05      	cmp	r3, #5
 800d23e:	d002      	beq.n	800d246 <RadioGetLoRaTimeOnAirNumerator+0x2e>
 800d240:	68bb      	ldr	r3, [r7, #8]
 800d242:	2b06      	cmp	r3, #6
 800d244:	d104      	bne.n	800d250 <RadioGetLoRaTimeOnAirNumerator+0x38>
    {
        if( preambleLen < 12 )
 800d246:	88bb      	ldrh	r3, [r7, #4]
 800d248:	2b0b      	cmp	r3, #11
 800d24a:	d801      	bhi.n	800d250 <RadioGetLoRaTimeOnAirNumerator+0x38>
        {
            preambleLen = 12;
 800d24c:	230c      	movs	r3, #12
 800d24e:	80bb      	strh	r3, [r7, #4]
        }
    }

    if( ( ( bandwidth == 0 ) && ( ( datarate == 11 ) || ( datarate == 12 ) ) ) ||
 800d250:	68fb      	ldr	r3, [r7, #12]
 800d252:	2b00      	cmp	r3, #0
 800d254:	d105      	bne.n	800d262 <RadioGetLoRaTimeOnAirNumerator+0x4a>
 800d256:	68bb      	ldr	r3, [r7, #8]
 800d258:	2b0b      	cmp	r3, #11
 800d25a:	d008      	beq.n	800d26e <RadioGetLoRaTimeOnAirNumerator+0x56>
 800d25c:	68bb      	ldr	r3, [r7, #8]
 800d25e:	2b0c      	cmp	r3, #12
 800d260:	d005      	beq.n	800d26e <RadioGetLoRaTimeOnAirNumerator+0x56>
 800d262:	68fb      	ldr	r3, [r7, #12]
 800d264:	2b01      	cmp	r3, #1
 800d266:	d105      	bne.n	800d274 <RadioGetLoRaTimeOnAirNumerator+0x5c>
        ( ( bandwidth == 1 ) && ( datarate == 12 ) ) )
 800d268:	68bb      	ldr	r3, [r7, #8]
 800d26a:	2b0c      	cmp	r3, #12
 800d26c:	d102      	bne.n	800d274 <RadioGetLoRaTimeOnAirNumerator+0x5c>
    {
        lowDatareOptimize = true;
 800d26e:	2301      	movs	r3, #1
 800d270:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    }

    int32_t ceilDenominator;
    int32_t ceilNumerator = ( payloadLen << 3 ) +
 800d274:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 800d278:	00db      	lsls	r3, r3, #3
                            ( crcOn ? 16 : 0 ) -
 800d27a:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 800d27e:	2a00      	cmp	r2, #0
 800d280:	d001      	beq.n	800d286 <RadioGetLoRaTimeOnAirNumerator+0x6e>
 800d282:	2210      	movs	r2, #16
 800d284:	e000      	b.n	800d288 <RadioGetLoRaTimeOnAirNumerator+0x70>
 800d286:	2200      	movs	r2, #0
    int32_t ceilNumerator = ( payloadLen << 3 ) +
 800d288:	4413      	add	r3, r2
 800d28a:	461a      	mov	r2, r3
                            ( 4 * datarate ) +
 800d28c:	68bb      	ldr	r3, [r7, #8]
 800d28e:	009b      	lsls	r3, r3, #2
                            ( crcOn ? 16 : 0 ) -
 800d290:	1ad3      	subs	r3, r2, r3
                            ( fixLen ? 0 : 20 );
 800d292:	f897 2030 	ldrb.w	r2, [r7, #48]	; 0x30
 800d296:	2a00      	cmp	r2, #0
 800d298:	d001      	beq.n	800d29e <RadioGetLoRaTimeOnAirNumerator+0x86>
 800d29a:	2200      	movs	r2, #0
 800d29c:	e000      	b.n	800d2a0 <RadioGetLoRaTimeOnAirNumerator+0x88>
 800d29e:	2214      	movs	r2, #20
                            ( 4 * datarate ) +
 800d2a0:	4413      	add	r3, r2
    int32_t ceilNumerator = ( payloadLen << 3 ) +
 800d2a2:	61fb      	str	r3, [r7, #28]

    if( datarate <= 6 )
 800d2a4:	68bb      	ldr	r3, [r7, #8]
 800d2a6:	2b06      	cmp	r3, #6
 800d2a8:	d803      	bhi.n	800d2b2 <RadioGetLoRaTimeOnAirNumerator+0x9a>
    {
        ceilDenominator = 4 * datarate;
 800d2aa:	68bb      	ldr	r3, [r7, #8]
 800d2ac:	009b      	lsls	r3, r3, #2
 800d2ae:	623b      	str	r3, [r7, #32]
 800d2b0:	e00e      	b.n	800d2d0 <RadioGetLoRaTimeOnAirNumerator+0xb8>
    }
    else
    {
        ceilNumerator += 8;
 800d2b2:	69fb      	ldr	r3, [r7, #28]
 800d2b4:	3308      	adds	r3, #8
 800d2b6:	61fb      	str	r3, [r7, #28]

        if( lowDatareOptimize == true )
 800d2b8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800d2bc:	2b00      	cmp	r3, #0
 800d2be:	d004      	beq.n	800d2ca <RadioGetLoRaTimeOnAirNumerator+0xb2>
        {
            ceilDenominator = 4 * ( datarate - 2 );
 800d2c0:	68bb      	ldr	r3, [r7, #8]
 800d2c2:	3b02      	subs	r3, #2
 800d2c4:	009b      	lsls	r3, r3, #2
 800d2c6:	623b      	str	r3, [r7, #32]
 800d2c8:	e002      	b.n	800d2d0 <RadioGetLoRaTimeOnAirNumerator+0xb8>
        }
        else
        {
            ceilDenominator = 4 * datarate;
 800d2ca:	68bb      	ldr	r3, [r7, #8]
 800d2cc:	009b      	lsls	r3, r3, #2
 800d2ce:	623b      	str	r3, [r7, #32]
        }
    }

    if( ceilNumerator < 0 )
 800d2d0:	69fb      	ldr	r3, [r7, #28]
 800d2d2:	2b00      	cmp	r3, #0
 800d2d4:	da01      	bge.n	800d2da <RadioGetLoRaTimeOnAirNumerator+0xc2>
    {
        ceilNumerator = 0;
 800d2d6:	2300      	movs	r3, #0
 800d2d8:	61fb      	str	r3, [r7, #28]
    }

    // Perform integral ceil()
    int32_t intermediate =
        ( ( ceilNumerator + ceilDenominator - 1 ) / ceilDenominator ) * crDenom + preambleLen + 12;
 800d2da:	69fa      	ldr	r2, [r7, #28]
 800d2dc:	6a3b      	ldr	r3, [r7, #32]
 800d2de:	4413      	add	r3, r2
 800d2e0:	1e5a      	subs	r2, r3, #1
 800d2e2:	6a3b      	ldr	r3, [r7, #32]
 800d2e4:	fb92 f3f3 	sdiv	r3, r2, r3
 800d2e8:	697a      	ldr	r2, [r7, #20]
 800d2ea:	fb03 f202 	mul.w	r2, r3, r2
 800d2ee:	88bb      	ldrh	r3, [r7, #4]
 800d2f0:	4413      	add	r3, r2
    int32_t intermediate =
 800d2f2:	330c      	adds	r3, #12
 800d2f4:	61bb      	str	r3, [r7, #24]

    if( datarate <= 6 )
 800d2f6:	68bb      	ldr	r3, [r7, #8]
 800d2f8:	2b06      	cmp	r3, #6
 800d2fa:	d802      	bhi.n	800d302 <RadioGetLoRaTimeOnAirNumerator+0xea>
    {
        intermediate += 2;
 800d2fc:	69bb      	ldr	r3, [r7, #24]
 800d2fe:	3302      	adds	r3, #2
 800d300:	61bb      	str	r3, [r7, #24]
    }

    return ( uint32_t )( ( 4 * intermediate + 1 ) * ( 1 << ( datarate - 2 ) ) );
 800d302:	69bb      	ldr	r3, [r7, #24]
 800d304:	009b      	lsls	r3, r3, #2
 800d306:	1c5a      	adds	r2, r3, #1
 800d308:	68bb      	ldr	r3, [r7, #8]
 800d30a:	3b02      	subs	r3, #2
 800d30c:	fa02 f303 	lsl.w	r3, r2, r3
}
 800d310:	4618      	mov	r0, r3
 800d312:	372c      	adds	r7, #44	; 0x2c
 800d314:	46bd      	mov	sp, r7
 800d316:	bc80      	pop	{r7}
 800d318:	4770      	bx	lr
	...

0800d31c <RadioTimeOnAir>:

static uint32_t RadioTimeOnAir( RadioModems_t modem, uint32_t bandwidth,
                                uint32_t datarate, uint8_t coderate,
                                uint16_t preambleLen, bool fixLen, uint8_t payloadLen,
                                bool crcOn )
{
 800d31c:	b580      	push	{r7, lr}
 800d31e:	b08a      	sub	sp, #40	; 0x28
 800d320:	af04      	add	r7, sp, #16
 800d322:	60b9      	str	r1, [r7, #8]
 800d324:	607a      	str	r2, [r7, #4]
 800d326:	461a      	mov	r2, r3
 800d328:	4603      	mov	r3, r0
 800d32a:	73fb      	strb	r3, [r7, #15]
 800d32c:	4613      	mov	r3, r2
 800d32e:	73bb      	strb	r3, [r7, #14]
    uint32_t numerator = 0;
 800d330:	2300      	movs	r3, #0
 800d332:	617b      	str	r3, [r7, #20]
    uint32_t denominator = 1;
 800d334:	2301      	movs	r3, #1
 800d336:	613b      	str	r3, [r7, #16]

    switch( modem )
 800d338:	7bfb      	ldrb	r3, [r7, #15]
 800d33a:	2b00      	cmp	r3, #0
 800d33c:	d002      	beq.n	800d344 <RadioTimeOnAir+0x28>
 800d33e:	2b01      	cmp	r3, #1
 800d340:	d017      	beq.n	800d372 <RadioTimeOnAir+0x56>
                                                                  fixLen, payloadLen, crcOn );
            denominator = RadioGetLoRaBandwidthInHz( Bandwidths[bandwidth] );
        }
        break;
    default:
        break;
 800d342:	e035      	b.n	800d3b0 <RadioTimeOnAir+0x94>
            numerator   = 1000U * RadioGetGfskTimeOnAirNumerator( datarate, coderate,
 800d344:	f897 0024 	ldrb.w	r0, [r7, #36]	; 0x24
 800d348:	8c3a      	ldrh	r2, [r7, #32]
 800d34a:	7bb9      	ldrb	r1, [r7, #14]
 800d34c:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800d350:	9301      	str	r3, [sp, #4]
 800d352:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800d356:	9300      	str	r3, [sp, #0]
 800d358:	4603      	mov	r3, r0
 800d35a:	6878      	ldr	r0, [r7, #4]
 800d35c:	f7ff ff32 	bl	800d1c4 <RadioGetGfskTimeOnAirNumerator>
 800d360:	4603      	mov	r3, r0
 800d362:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800d366:	fb02 f303 	mul.w	r3, r2, r3
 800d36a:	617b      	str	r3, [r7, #20]
            denominator = datarate;
 800d36c:	687b      	ldr	r3, [r7, #4]
 800d36e:	613b      	str	r3, [r7, #16]
        break;
 800d370:	e01e      	b.n	800d3b0 <RadioTimeOnAir+0x94>
            numerator   = 1000U * RadioGetLoRaTimeOnAirNumerator( bandwidth, datarate,
 800d372:	8c39      	ldrh	r1, [r7, #32]
 800d374:	7bba      	ldrb	r2, [r7, #14]
 800d376:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800d37a:	9302      	str	r3, [sp, #8]
 800d37c:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800d380:	9301      	str	r3, [sp, #4]
 800d382:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800d386:	9300      	str	r3, [sp, #0]
 800d388:	460b      	mov	r3, r1
 800d38a:	6879      	ldr	r1, [r7, #4]
 800d38c:	68b8      	ldr	r0, [r7, #8]
 800d38e:	f7ff ff43 	bl	800d218 <RadioGetLoRaTimeOnAirNumerator>
 800d392:	4603      	mov	r3, r0
 800d394:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800d398:	fb02 f303 	mul.w	r3, r2, r3
 800d39c:	617b      	str	r3, [r7, #20]
            denominator = RadioGetLoRaBandwidthInHz( Bandwidths[bandwidth] );
 800d39e:	4a0a      	ldr	r2, [pc, #40]	; (800d3c8 <RadioTimeOnAir+0xac>)
 800d3a0:	68bb      	ldr	r3, [r7, #8]
 800d3a2:	4413      	add	r3, r2
 800d3a4:	781b      	ldrb	r3, [r3, #0]
 800d3a6:	4618      	mov	r0, r3
 800d3a8:	f7ff feb6 	bl	800d118 <RadioGetLoRaBandwidthInHz>
 800d3ac:	6138      	str	r0, [r7, #16]
        break;
 800d3ae:	bf00      	nop
    }
    // Perform integral ceil()
    return DIVC( numerator, denominator );
 800d3b0:	697a      	ldr	r2, [r7, #20]
 800d3b2:	693b      	ldr	r3, [r7, #16]
 800d3b4:	4413      	add	r3, r2
 800d3b6:	1e5a      	subs	r2, r3, #1
 800d3b8:	693b      	ldr	r3, [r7, #16]
 800d3ba:	fbb2 f3f3 	udiv	r3, r2, r3
}
 800d3be:	4618      	mov	r0, r3
 800d3c0:	3718      	adds	r7, #24
 800d3c2:	46bd      	mov	sp, r7
 800d3c4:	bd80      	pop	{r7, pc}
 800d3c6:	bf00      	nop
 800d3c8:	0801a9cc 	.word	0x0801a9cc

0800d3cc <RadioSend>:

static radio_status_t RadioSend( uint8_t *buffer, uint8_t size )
{
 800d3cc:	b580      	push	{r7, lr}
 800d3ce:	b084      	sub	sp, #16
 800d3d0:	af00      	add	r7, sp, #0
 800d3d2:	6078      	str	r0, [r7, #4]
 800d3d4:	460b      	mov	r3, r1
 800d3d6:	70fb      	strb	r3, [r7, #3]
    SUBGRF_SetDioIrqParams( IRQ_TX_DONE | IRQ_RX_TX_TIMEOUT | IRQ_TX_DBG,
 800d3d8:	2300      	movs	r3, #0
 800d3da:	2200      	movs	r2, #0
 800d3dc:	f240 2101 	movw	r1, #513	; 0x201
 800d3e0:	f240 2001 	movw	r0, #513	; 0x201
 800d3e4:	f001 fd04 	bl	800edf0 <SUBGRF_SetDioIrqParams>

    /* Set DBG pin */
    DBG_GPIO_RADIO_TX( SET );

    /* Set RF switch */
    SUBGRF_SetSwitch( SubgRf.AntSwitchPaSelect, RFSWITCH_TX );
 800d3e8:	4b6b      	ldr	r3, [pc, #428]	; (800d598 <RadioSend+0x1cc>)
 800d3ea:	f893 3056 	ldrb.w	r3, [r3, #86]	; 0x56
 800d3ee:	2101      	movs	r1, #1
 800d3f0:	4618      	mov	r0, r3
 800d3f2:	f002 f9a1 	bl	800f738 <SUBGRF_SetSwitch>
    /* WORKAROUND - Modulation Quality with 500 kHz LoRaTM Bandwidth*/
    /* RegTxModulation = @address 0x0889 */
    if( ( SubgRf.Modem == MODEM_LORA ) && ( SubgRf.ModulationParams.Params.LoRa.Bandwidth == LORA_BW_500 ) )
 800d3f6:	4b68      	ldr	r3, [pc, #416]	; (800d598 <RadioSend+0x1cc>)
 800d3f8:	781b      	ldrb	r3, [r3, #0]
 800d3fa:	2b01      	cmp	r3, #1
 800d3fc:	d112      	bne.n	800d424 <RadioSend+0x58>
 800d3fe:	4b66      	ldr	r3, [pc, #408]	; (800d598 <RadioSend+0x1cc>)
 800d400:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800d404:	2b06      	cmp	r3, #6
 800d406:	d10d      	bne.n	800d424 <RadioSend+0x58>
    {
        SUBGRF_WriteRegister( SUBGHZ_SDCFG0R, SUBGRF_ReadRegister( SUBGHZ_SDCFG0R ) & ~( 1 << 2 ) );
 800d408:	f640 0089 	movw	r0, #2185	; 0x889
 800d40c:	f002 f8b4 	bl	800f578 <SUBGRF_ReadRegister>
 800d410:	4603      	mov	r3, r0
 800d412:	f023 0304 	bic.w	r3, r3, #4
 800d416:	b2db      	uxtb	r3, r3
 800d418:	4619      	mov	r1, r3
 800d41a:	f640 0089 	movw	r0, #2185	; 0x889
 800d41e:	f002 f897 	bl	800f550 <SUBGRF_WriteRegister>
 800d422:	e00c      	b.n	800d43e <RadioSend+0x72>
    }
    else
    {
        SUBGRF_WriteRegister( SUBGHZ_SDCFG0R, SUBGRF_ReadRegister( SUBGHZ_SDCFG0R ) | ( 1 << 2 ) );
 800d424:	f640 0089 	movw	r0, #2185	; 0x889
 800d428:	f002 f8a6 	bl	800f578 <SUBGRF_ReadRegister>
 800d42c:	4603      	mov	r3, r0
 800d42e:	f043 0304 	orr.w	r3, r3, #4
 800d432:	b2db      	uxtb	r3, r3
 800d434:	4619      	mov	r1, r3
 800d436:	f640 0089 	movw	r0, #2185	; 0x889
 800d43a:	f002 f889 	bl	800f550 <SUBGRF_WriteRegister>
    }
    else
#endif /* RADIO_LR_FHSS_IS_ON == 1 */
    {
        /* WORKAROUND END */
        switch( SubgRf.Modem )
 800d43e:	4b56      	ldr	r3, [pc, #344]	; (800d598 <RadioSend+0x1cc>)
 800d440:	781b      	ldrb	r3, [r3, #0]
 800d442:	2b04      	cmp	r3, #4
 800d444:	f200 80a2 	bhi.w	800d58c <RadioSend+0x1c0>
 800d448:	a201      	add	r2, pc, #4	; (adr r2, 800d450 <RadioSend+0x84>)
 800d44a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d44e:	bf00      	nop
 800d450:	0800d47f 	.word	0x0800d47f
 800d454:	0800d465 	.word	0x0800d465
 800d458:	0800d47f 	.word	0x0800d47f
 800d45c:	0800d4d5 	.word	0x0800d4d5
 800d460:	0800d4f5 	.word	0x0800d4f5
        {
        case MODEM_LORA:
        {
            SubgRf.PacketParams.Params.LoRa.PayloadLength = size;
 800d464:	4a4c      	ldr	r2, [pc, #304]	; (800d598 <RadioSend+0x1cc>)
 800d466:	78fb      	ldrb	r3, [r7, #3]
 800d468:	77d3      	strb	r3, [r2, #31]
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 800d46a:	484c      	ldr	r0, [pc, #304]	; (800d59c <RadioSend+0x1d0>)
 800d46c:	f001 ff28 	bl	800f2c0 <SUBGRF_SetPacketParams>
            SUBGRF_SendPayload( buffer, size, 0 );
 800d470:	78fb      	ldrb	r3, [r7, #3]
 800d472:	2200      	movs	r2, #0
 800d474:	4619      	mov	r1, r3
 800d476:	6878      	ldr	r0, [r7, #4]
 800d478:	f001 f9d8 	bl	800e82c <SUBGRF_SendPayload>
            break;
 800d47c:	e087      	b.n	800d58e <RadioSend+0x1c2>
        }
        case MODEM_MSK:
        case MODEM_FSK:
        {
            if ( 1UL == RFW_Is_Init( ) )
 800d47e:	f002 fb54 	bl	800fb2a <RFW_Is_Init>
 800d482:	4603      	mov	r3, r0
 800d484:	2b01      	cmp	r3, #1
 800d486:	d118      	bne.n	800d4ba <RadioSend+0xee>
            {
                uint8_t outsize;
                if ( 0UL == RFW_TransmitInit( buffer,size, &outsize ) )
 800d488:	f107 020d 	add.w	r2, r7, #13
 800d48c:	78fb      	ldrb	r3, [r7, #3]
 800d48e:	4619      	mov	r1, r3
 800d490:	6878      	ldr	r0, [r7, #4]
 800d492:	f002 fb62 	bl	800fb5a <RFW_TransmitInit>
 800d496:	4603      	mov	r3, r0
 800d498:	2b00      	cmp	r3, #0
 800d49a:	d10c      	bne.n	800d4b6 <RadioSend+0xea>
                {
                    SubgRf.PacketParams.Params.Gfsk.PayloadLength = outsize;
 800d49c:	7b7a      	ldrb	r2, [r7, #13]
 800d49e:	4b3e      	ldr	r3, [pc, #248]	; (800d598 <RadioSend+0x1cc>)
 800d4a0:	759a      	strb	r2, [r3, #22]
                    SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 800d4a2:	483e      	ldr	r0, [pc, #248]	; (800d59c <RadioSend+0x1d0>)
 800d4a4:	f001 ff0c 	bl	800f2c0 <SUBGRF_SetPacketParams>
                    SUBGRF_SendPayload( buffer, outsize, 0 );
 800d4a8:	7b7b      	ldrb	r3, [r7, #13]
 800d4aa:	2200      	movs	r2, #0
 800d4ac:	4619      	mov	r1, r3
 800d4ae:	6878      	ldr	r0, [r7, #4]
 800d4b0:	f001 f9bc 	bl	800e82c <SUBGRF_SendPayload>
            {
                SubgRf.PacketParams.Params.Gfsk.PayloadLength = size;
                SUBGRF_SetPacketParams( &SubgRf.PacketParams );
                SUBGRF_SendPayload( buffer, size, 0 );
            }
            break;
 800d4b4:	e06b      	b.n	800d58e <RadioSend+0x1c2>
                    return RADIO_STATUS_ERROR;
 800d4b6:	2303      	movs	r3, #3
 800d4b8:	e06a      	b.n	800d590 <RadioSend+0x1c4>
                SubgRf.PacketParams.Params.Gfsk.PayloadLength = size;
 800d4ba:	4a37      	ldr	r2, [pc, #220]	; (800d598 <RadioSend+0x1cc>)
 800d4bc:	78fb      	ldrb	r3, [r7, #3]
 800d4be:	7593      	strb	r3, [r2, #22]
                SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 800d4c0:	4836      	ldr	r0, [pc, #216]	; (800d59c <RadioSend+0x1d0>)
 800d4c2:	f001 fefd 	bl	800f2c0 <SUBGRF_SetPacketParams>
                SUBGRF_SendPayload( buffer, size, 0 );
 800d4c6:	78fb      	ldrb	r3, [r7, #3]
 800d4c8:	2200      	movs	r2, #0
 800d4ca:	4619      	mov	r1, r3
 800d4cc:	6878      	ldr	r0, [r7, #4]
 800d4ce:	f001 f9ad 	bl	800e82c <SUBGRF_SendPayload>
            break;
 800d4d2:	e05c      	b.n	800d58e <RadioSend+0x1c2>
        }
        case MODEM_BPSK:
        {
            SubgRf.PacketParams.PacketType = PACKET_TYPE_BPSK;
 800d4d4:	4b30      	ldr	r3, [pc, #192]	; (800d598 <RadioSend+0x1cc>)
 800d4d6:	2202      	movs	r2, #2
 800d4d8:	739a      	strb	r2, [r3, #14]
            SubgRf.PacketParams.Params.Bpsk.PayloadLength = size;
 800d4da:	4a2f      	ldr	r2, [pc, #188]	; (800d598 <RadioSend+0x1cc>)
 800d4dc:	78fb      	ldrb	r3, [r7, #3]
 800d4de:	7693      	strb	r3, [r2, #26]
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 800d4e0:	482e      	ldr	r0, [pc, #184]	; (800d59c <RadioSend+0x1d0>)
 800d4e2:	f001 feed 	bl	800f2c0 <SUBGRF_SetPacketParams>
            SUBGRF_SendPayload( buffer, size, 0 );
 800d4e6:	78fb      	ldrb	r3, [r7, #3]
 800d4e8:	2200      	movs	r2, #0
 800d4ea:	4619      	mov	r1, r3
 800d4ec:	6878      	ldr	r0, [r7, #4]
 800d4ee:	f001 f99d 	bl	800e82c <SUBGRF_SendPayload>
            break;
 800d4f2:	e04c      	b.n	800d58e <RadioSend+0x1c2>
        case MODEM_SIGFOX_TX:
        {
            /* from bpsk to dbpsk */
            /* first 1 bit duplicated */
            /* RadioBuffer is 1 bytes more */
            payload_integration( RadioBuffer, buffer, size );
 800d4f4:	78fb      	ldrb	r3, [r7, #3]
 800d4f6:	461a      	mov	r2, r3
 800d4f8:	6879      	ldr	r1, [r7, #4]
 800d4fa:	4829      	ldr	r0, [pc, #164]	; (800d5a0 <RadioSend+0x1d4>)
 800d4fc:	f000 fc10 	bl	800dd20 <payload_integration>

            SubgRf.PacketParams.PacketType = PACKET_TYPE_BPSK;
 800d500:	4b25      	ldr	r3, [pc, #148]	; (800d598 <RadioSend+0x1cc>)
 800d502:	2202      	movs	r2, #2
 800d504:	739a      	strb	r2, [r3, #14]
            SubgRf.PacketParams.Params.Bpsk.PayloadLength = size + 1;
 800d506:	78fb      	ldrb	r3, [r7, #3]
 800d508:	3301      	adds	r3, #1
 800d50a:	b2da      	uxtb	r2, r3
 800d50c:	4b22      	ldr	r3, [pc, #136]	; (800d598 <RadioSend+0x1cc>)
 800d50e:	769a      	strb	r2, [r3, #26]
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 800d510:	4822      	ldr	r0, [pc, #136]	; (800d59c <RadioSend+0x1d0>)
 800d512:	f001 fed5 	bl	800f2c0 <SUBGRF_SetPacketParams>

            RadioWrite( SUBGHZ_RAM_RAMPUPL, 0 ); // clean start-up LSB
 800d516:	2100      	movs	r1, #0
 800d518:	20f1      	movs	r0, #241	; 0xf1
 800d51a:	f000 f930 	bl	800d77e <RadioWrite>
            RadioWrite( SUBGHZ_RAM_RAMPUPH, 0 ); // clean start-up MSB
 800d51e:	2100      	movs	r1, #0
 800d520:	20f0      	movs	r0, #240	; 0xf0
 800d522:	f000 f92c 	bl	800d77e <RadioWrite>
            if( SubgRf.ModulationParams.Params.Bpsk.BitRate == 100 )
 800d526:	4b1c      	ldr	r3, [pc, #112]	; (800d598 <RadioSend+0x1cc>)
 800d528:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800d52a:	2b64      	cmp	r3, #100	; 0x64
 800d52c:	d108      	bne.n	800d540 <RadioSend+0x174>
            {
                RadioWrite( SUBGHZ_RAM_RAMPDNL, 0x70 ); // clean end of frame LSB
 800d52e:	2170      	movs	r1, #112	; 0x70
 800d530:	20f3      	movs	r0, #243	; 0xf3
 800d532:	f000 f924 	bl	800d77e <RadioWrite>
                RadioWrite( SUBGHZ_RAM_RAMPDNH, 0x1D ); // clean end of frame MSB
 800d536:	211d      	movs	r1, #29
 800d538:	20f2      	movs	r0, #242	; 0xf2
 800d53a:	f000 f920 	bl	800d77e <RadioWrite>
 800d53e:	e007      	b.n	800d550 <RadioSend+0x184>
            }
            else // 600 bps
            {
                RadioWrite( SUBGHZ_RAM_RAMPDNL, 0xE1 ); // clean end of frame LSB
 800d540:	21e1      	movs	r1, #225	; 0xe1
 800d542:	20f3      	movs	r0, #243	; 0xf3
 800d544:	f000 f91b 	bl	800d77e <RadioWrite>
                RadioWrite( SUBGHZ_RAM_RAMPDNH, 0x04 ); // clean end of frame MSB
 800d548:	2104      	movs	r1, #4
 800d54a:	20f2      	movs	r0, #242	; 0xf2
 800d54c:	f000 f917 	bl	800d77e <RadioWrite>
            }

            uint16_t bitNum = ( size * 8 ) + 2;
 800d550:	78fb      	ldrb	r3, [r7, #3]
 800d552:	b29b      	uxth	r3, r3
 800d554:	00db      	lsls	r3, r3, #3
 800d556:	b29b      	uxth	r3, r3
 800d558:	3302      	adds	r3, #2
 800d55a:	81fb      	strh	r3, [r7, #14]
            RadioWrite( SUBGHZ_RAM_FRAMELIMH, ( bitNum >> 8 ) & 0x00FF );    // limit frame
 800d55c:	89fb      	ldrh	r3, [r7, #14]
 800d55e:	0a1b      	lsrs	r3, r3, #8
 800d560:	b29b      	uxth	r3, r3
 800d562:	b2db      	uxtb	r3, r3
 800d564:	4619      	mov	r1, r3
 800d566:	20f4      	movs	r0, #244	; 0xf4
 800d568:	f000 f909 	bl	800d77e <RadioWrite>
            RadioWrite( SUBGHZ_RAM_FRAMELIML, bitNum & 0x00FF );             // limit frame
 800d56c:	89fb      	ldrh	r3, [r7, #14]
 800d56e:	b2db      	uxtb	r3, r3
 800d570:	4619      	mov	r1, r3
 800d572:	20f5      	movs	r0, #245	; 0xf5
 800d574:	f000 f903 	bl	800d77e <RadioWrite>
            SUBGRF_SendPayload( RadioBuffer, size + 1, 0xFFFFFF );
 800d578:	78fb      	ldrb	r3, [r7, #3]
 800d57a:	3301      	adds	r3, #1
 800d57c:	b2db      	uxtb	r3, r3
 800d57e:	f06f 427f 	mvn.w	r2, #4278190080	; 0xff000000
 800d582:	4619      	mov	r1, r3
 800d584:	4806      	ldr	r0, [pc, #24]	; (800d5a0 <RadioSend+0x1d4>)
 800d586:	f001 f951 	bl	800e82c <SUBGRF_SendPayload>
            break;
 800d58a:	e000      	b.n	800d58e <RadioSend+0x1c2>
        }
#endif /*RADIO_SIGFOX_ENABLE == 1*/
        default:
            break;
 800d58c:	bf00      	nop

        //TimerSetValue( &TxTimeoutTimer, SubgRf.TxTimeout );
        //TimerStart( &TxTimeoutTimer );
    }

    return RADIO_STATUS_OK;
 800d58e:	2300      	movs	r3, #0
}
 800d590:	4618      	mov	r0, r3
 800d592:	3710      	adds	r7, #16
 800d594:	46bd      	mov	sp, r7
 800d596:	bd80      	pop	{r7, pc}
 800d598:	20006e24 	.word	0x20006e24
 800d59c:	20006e32 	.word	0x20006e32
 800d5a0:	20006d20 	.word	0x20006d20

0800d5a4 <RadioSleep>:

static void RadioSleep( void )
{
 800d5a4:	b580      	push	{r7, lr}
 800d5a6:	b082      	sub	sp, #8
 800d5a8:	af00      	add	r7, sp, #0
    SleepParams_t params = { 0 };
 800d5aa:	2300      	movs	r3, #0
 800d5ac:	713b      	strb	r3, [r7, #4]

    params.Fields.WarmStart = 1;
 800d5ae:	793b      	ldrb	r3, [r7, #4]
 800d5b0:	f043 0304 	orr.w	r3, r3, #4
 800d5b4:	713b      	strb	r3, [r7, #4]
    SUBGRF_SetSleep( params );
 800d5b6:	7938      	ldrb	r0, [r7, #4]
 800d5b8:	f001 fa14 	bl	800e9e4 <SUBGRF_SetSleep>

    RADIO_DELAY_MS( 2 );
 800d5bc:	2002      	movs	r0, #2
 800d5be:	f002 fc65 	bl	800fe8c <HAL_Delay>
}
 800d5c2:	bf00      	nop
 800d5c4:	3708      	adds	r7, #8
 800d5c6:	46bd      	mov	sp, r7
 800d5c8:	bd80      	pop	{r7, pc}

0800d5ca <RadioStandby>:

static void RadioStandby( void )
{
 800d5ca:	b580      	push	{r7, lr}
 800d5cc:	af00      	add	r7, sp, #0
    SUBGRF_SetStandby( STDBY_RC );
 800d5ce:	2000      	movs	r0, #0
 800d5d0:	f001 fa3a 	bl	800ea48 <SUBGRF_SetStandby>
}
 800d5d4:	bf00      	nop
 800d5d6:	bd80      	pop	{r7, pc}

0800d5d8 <RadioRx>:

static void RadioRx( uint32_t timeout )
{
 800d5d8:	b580      	push	{r7, lr}
 800d5da:	b082      	sub	sp, #8
 800d5dc:	af00      	add	r7, sp, #0
 800d5de:	6078      	str	r0, [r7, #4]
    if( SubgRf.lr_fhss.is_lr_fhss_on == true )
    {
        //return LORAMAC_RADIO_STATUS_ERROR;
    }
#endif /* RADIO_LR_FHSS_IS_ON == 1 */
    if( 1UL == RFW_Is_Init( ) )
 800d5e0:	f002 faa3 	bl	800fb2a <RFW_Is_Init>
 800d5e4:	4603      	mov	r3, r0
 800d5e6:	2b01      	cmp	r3, #1
 800d5e8:	d102      	bne.n	800d5f0 <RadioRx+0x18>
    {
        RFW_ReceiveInit( );
 800d5ea:	f002 fac6 	bl	800fb7a <RFW_ReceiveInit>
 800d5ee:	e007      	b.n	800d600 <RadioRx+0x28>
    }
    else
    {
        SUBGRF_SetDioIrqParams( IRQ_RX_DONE | IRQ_RX_TX_TIMEOUT | IRQ_CRC_ERROR | IRQ_HEADER_ERROR | IRQ_RX_DBG,
 800d5f0:	2300      	movs	r3, #0
 800d5f2:	2200      	movs	r2, #0
 800d5f4:	f240 2162 	movw	r1, #610	; 0x262
 800d5f8:	f240 2062 	movw	r0, #610	; 0x262
 800d5fc:	f001 fbf8 	bl	800edf0 <SUBGRF_SetDioIrqParams>
    {
        //TimerSetValue( &RxTimeoutTimer, timeout );
        //TimerStart( &RxTimeoutTimer );
    }
    /* switch off RxDcPreambleDetect See STM32WL Errata: RadioSetRxDutyCycle*/
    SubgRf.RxDcPreambleDetectTimeout = 0;
 800d600:	4b0e      	ldr	r3, [pc, #56]	; (800d63c <RadioRx+0x64>)
 800d602:	2200      	movs	r2, #0
 800d604:	659a      	str	r2, [r3, #88]	; 0x58
    /* Set DBG pin */
    DBG_GPIO_RADIO_RX( SET );
    /* RF switch configuration */
    SUBGRF_SetSwitch( SubgRf.AntSwitchPaSelect, RFSWITCH_RX );
 800d606:	4b0d      	ldr	r3, [pc, #52]	; (800d63c <RadioRx+0x64>)
 800d608:	f893 3056 	ldrb.w	r3, [r3, #86]	; 0x56
 800d60c:	2100      	movs	r1, #0
 800d60e:	4618      	mov	r0, r3
 800d610:	f002 f892 	bl	800f738 <SUBGRF_SetSwitch>

    if( SubgRf.RxContinuous == true )
 800d614:	4b09      	ldr	r3, [pc, #36]	; (800d63c <RadioRx+0x64>)
 800d616:	785b      	ldrb	r3, [r3, #1]
 800d618:	2b00      	cmp	r3, #0
 800d61a:	d004      	beq.n	800d626 <RadioRx+0x4e>
    {
        SUBGRF_SetRx( 0xFFFFFF ); // Rx Continuous
 800d61c:	f06f 407f 	mvn.w	r0, #4278190080	; 0xff000000
 800d620:	f001 fa4e 	bl	800eac0 <SUBGRF_SetRx>
    }
    else
    {
        SUBGRF_SetRx( SubgRf.RxTimeout << 6 );
    }
}
 800d624:	e005      	b.n	800d632 <RadioRx+0x5a>
        SUBGRF_SetRx( SubgRf.RxTimeout << 6 );
 800d626:	4b05      	ldr	r3, [pc, #20]	; (800d63c <RadioRx+0x64>)
 800d628:	689b      	ldr	r3, [r3, #8]
 800d62a:	019b      	lsls	r3, r3, #6
 800d62c:	4618      	mov	r0, r3
 800d62e:	f001 fa47 	bl	800eac0 <SUBGRF_SetRx>
}
 800d632:	bf00      	nop
 800d634:	3708      	adds	r7, #8
 800d636:	46bd      	mov	sp, r7
 800d638:	bd80      	pop	{r7, pc}
 800d63a:	bf00      	nop
 800d63c:	20006e24 	.word	0x20006e24

0800d640 <RadioRxBoosted>:

static void RadioRxBoosted( uint32_t timeout )
{
 800d640:	b580      	push	{r7, lr}
 800d642:	b082      	sub	sp, #8
 800d644:	af00      	add	r7, sp, #0
 800d646:	6078      	str	r0, [r7, #4]
    if( SubgRf.lr_fhss.is_lr_fhss_on == true )
    {
        //return LORAMAC_RADIO_STATUS_ERROR;
    }
#endif /* RADIO_LR_FHSS_IS_ON == 1 */
    if( 1UL == RFW_Is_Init() )
 800d648:	f002 fa6f 	bl	800fb2a <RFW_Is_Init>
 800d64c:	4603      	mov	r3, r0
 800d64e:	2b01      	cmp	r3, #1
 800d650:	d102      	bne.n	800d658 <RadioRxBoosted+0x18>
    {
        RFW_ReceiveInit();
 800d652:	f002 fa92 	bl	800fb7a <RFW_ReceiveInit>
 800d656:	e007      	b.n	800d668 <RadioRxBoosted+0x28>
    }
    else
    {
        SUBGRF_SetDioIrqParams( IRQ_RX_DONE | IRQ_RX_TX_TIMEOUT | IRQ_CRC_ERROR | IRQ_HEADER_ERROR | IRQ_RX_DBG,
 800d658:	2300      	movs	r3, #0
 800d65a:	2200      	movs	r2, #0
 800d65c:	f240 2162 	movw	r1, #610	; 0x262
 800d660:	f240 2062 	movw	r0, #610	; 0x262
 800d664:	f001 fbc4 	bl	800edf0 <SUBGRF_SetDioIrqParams>
    {
        //TimerSetValue( &RxTimeoutTimer, timeout );
        //TimerStart( &RxTimeoutTimer );
    }
    /* switch off RxDcPreambleDetect See STM32WL Errata: RadioSetRxDutyCycle*/
    SubgRf.RxDcPreambleDetectTimeout = 0;
 800d668:	4b0e      	ldr	r3, [pc, #56]	; (800d6a4 <RadioRxBoosted+0x64>)
 800d66a:	2200      	movs	r2, #0
 800d66c:	659a      	str	r2, [r3, #88]	; 0x58
    /* Set DBG pin */
    DBG_GPIO_RADIO_RX( SET );
    /* RF switch configuration */
    SUBGRF_SetSwitch( SubgRf.AntSwitchPaSelect, RFSWITCH_RX );
 800d66e:	4b0d      	ldr	r3, [pc, #52]	; (800d6a4 <RadioRxBoosted+0x64>)
 800d670:	f893 3056 	ldrb.w	r3, [r3, #86]	; 0x56
 800d674:	2100      	movs	r1, #0
 800d676:	4618      	mov	r0, r3
 800d678:	f002 f85e 	bl	800f738 <SUBGRF_SetSwitch>

    if( SubgRf.RxContinuous == true )
 800d67c:	4b09      	ldr	r3, [pc, #36]	; (800d6a4 <RadioRxBoosted+0x64>)
 800d67e:	785b      	ldrb	r3, [r3, #1]
 800d680:	2b00      	cmp	r3, #0
 800d682:	d004      	beq.n	800d68e <RadioRxBoosted+0x4e>
    {
        SUBGRF_SetRxBoosted( 0xFFFFFF ); // Rx Continuous
 800d684:	f06f 407f 	mvn.w	r0, #4278190080	; 0xff000000
 800d688:	f001 fa3a 	bl	800eb00 <SUBGRF_SetRxBoosted>
    }
    else
    {
        SUBGRF_SetRxBoosted( SubgRf.RxTimeout << 6 );
    }
}
 800d68c:	e005      	b.n	800d69a <RadioRxBoosted+0x5a>
        SUBGRF_SetRxBoosted( SubgRf.RxTimeout << 6 );
 800d68e:	4b05      	ldr	r3, [pc, #20]	; (800d6a4 <RadioRxBoosted+0x64>)
 800d690:	689b      	ldr	r3, [r3, #8]
 800d692:	019b      	lsls	r3, r3, #6
 800d694:	4618      	mov	r0, r3
 800d696:	f001 fa33 	bl	800eb00 <SUBGRF_SetRxBoosted>
}
 800d69a:	bf00      	nop
 800d69c:	3708      	adds	r7, #8
 800d69e:	46bd      	mov	sp, r7
 800d6a0:	bd80      	pop	{r7, pc}
 800d6a2:	bf00      	nop
 800d6a4:	20006e24 	.word	0x20006e24

0800d6a8 <RadioSetRxDutyCycle>:

static void RadioSetRxDutyCycle( uint32_t rxTime, uint32_t sleepTime )
{
 800d6a8:	b580      	push	{r7, lr}
 800d6aa:	b082      	sub	sp, #8
 800d6ac:	af00      	add	r7, sp, #0
 800d6ae:	6078      	str	r0, [r7, #4]
 800d6b0:	6039      	str	r1, [r7, #0]
    /*See STM32WL Errata: RadioSetRxDutyCycle*/
    SubgRf.RxDcPreambleDetectTimeout = 2 * rxTime + sleepTime;
 800d6b2:	687b      	ldr	r3, [r7, #4]
 800d6b4:	005a      	lsls	r2, r3, #1
 800d6b6:	683b      	ldr	r3, [r7, #0]
 800d6b8:	4413      	add	r3, r2
 800d6ba:	4a0c      	ldr	r2, [pc, #48]	; (800d6ec <RadioSetRxDutyCycle+0x44>)
 800d6bc:	6593      	str	r3, [r2, #88]	; 0x58
    /*Enable also the IRQ_PREAMBLE_DETECTED*/
    SUBGRF_SetDioIrqParams( IRQ_RADIO_ALL, IRQ_RADIO_ALL, IRQ_RADIO_NONE, IRQ_RADIO_NONE );
 800d6be:	2300      	movs	r3, #0
 800d6c0:	2200      	movs	r2, #0
 800d6c2:	f64f 71ff 	movw	r1, #65535	; 0xffff
 800d6c6:	f64f 70ff 	movw	r0, #65535	; 0xffff
 800d6ca:	f001 fb91 	bl	800edf0 <SUBGRF_SetDioIrqParams>
    /* RF switch configuration */
    SUBGRF_SetSwitch( SubgRf.AntSwitchPaSelect, RFSWITCH_RX );
 800d6ce:	4b07      	ldr	r3, [pc, #28]	; (800d6ec <RadioSetRxDutyCycle+0x44>)
 800d6d0:	f893 3056 	ldrb.w	r3, [r3, #86]	; 0x56
 800d6d4:	2100      	movs	r1, #0
 800d6d6:	4618      	mov	r0, r3
 800d6d8:	f002 f82e 	bl	800f738 <SUBGRF_SetSwitch>
    /* Start Rx DutyCycle*/
    SUBGRF_SetRxDutyCycle( rxTime, sleepTime );
 800d6dc:	6839      	ldr	r1, [r7, #0]
 800d6de:	6878      	ldr	r0, [r7, #4]
 800d6e0:	f001 fa32 	bl	800eb48 <SUBGRF_SetRxDutyCycle>
}
 800d6e4:	bf00      	nop
 800d6e6:	3708      	adds	r7, #8
 800d6e8:	46bd      	mov	sp, r7
 800d6ea:	bd80      	pop	{r7, pc}
 800d6ec:	20006e24 	.word	0x20006e24

0800d6f0 <RadioStartCad>:

static void RadioStartCad( void )
{
 800d6f0:	b580      	push	{r7, lr}
 800d6f2:	af00      	add	r7, sp, #0
    /* RF switch configuration */
    SUBGRF_SetSwitch( SubgRf.AntSwitchPaSelect, RFSWITCH_RX );
 800d6f4:	4b09      	ldr	r3, [pc, #36]	; (800d71c <RadioStartCad+0x2c>)
 800d6f6:	f893 3056 	ldrb.w	r3, [r3, #86]	; 0x56
 800d6fa:	2100      	movs	r1, #0
 800d6fc:	4618      	mov	r0, r3
 800d6fe:	f002 f81b 	bl	800f738 <SUBGRF_SetSwitch>

    SUBGRF_SetDioIrqParams( IRQ_CAD_CLEAR | IRQ_CAD_DETECTED,
 800d702:	2300      	movs	r3, #0
 800d704:	2200      	movs	r2, #0
 800d706:	f44f 71c0 	mov.w	r1, #384	; 0x180
 800d70a:	f44f 70c0 	mov.w	r0, #384	; 0x180
 800d70e:	f001 fb6f 	bl	800edf0 <SUBGRF_SetDioIrqParams>
                            IRQ_CAD_CLEAR | IRQ_CAD_DETECTED,
                            IRQ_RADIO_NONE,
                            IRQ_RADIO_NONE );
    SUBGRF_SetCad( );
 800d712:	f001 fa45 	bl	800eba0 <SUBGRF_SetCad>
}
 800d716:	bf00      	nop
 800d718:	bd80      	pop	{r7, pc}
 800d71a:	bf00      	nop
 800d71c:	20006e24 	.word	0x20006e24

0800d720 <RadioSetTxContinuousWave>:

static void RadioSetTxContinuousWave( uint32_t freq, int8_t power, uint16_t time )
{
 800d720:	b580      	push	{r7, lr}
 800d722:	b084      	sub	sp, #16
 800d724:	af00      	add	r7, sp, #0
 800d726:	6078      	str	r0, [r7, #4]
 800d728:	460b      	mov	r3, r1
 800d72a:	70fb      	strb	r3, [r7, #3]
 800d72c:	4613      	mov	r3, r2
 800d72e:	803b      	strh	r3, [r7, #0]
    }
#endif /* RADIO_LR_FHSS_IS_ON == 1 */
    //uint32_t timeout = ( uint32_t )time * 1000;
    uint8_t antswitchpow;

    SUBGRF_SetRfFrequency( freq );
 800d730:	6878      	ldr	r0, [r7, #4]
 800d732:	f001 fbb9 	bl	800eea8 <SUBGRF_SetRfFrequency>

    antswitchpow = SUBGRF_SetRfTxPower( power );
 800d736:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800d73a:	4618      	mov	r0, r3
 800d73c:	f002 f824 	bl	800f788 <SUBGRF_SetRfTxPower>
 800d740:	4603      	mov	r3, r0
 800d742:	73fb      	strb	r3, [r7, #15]

    /* WORKAROUND - Trimming the output voltage power_ldo to 3.3V */
    SUBGRF_WriteRegister(REG_DRV_CTRL, 0x7 << 1);
 800d744:	210e      	movs	r1, #14
 800d746:	f640 101f 	movw	r0, #2335	; 0x91f
 800d74a:	f001 ff01 	bl	800f550 <SUBGRF_WriteRegister>

    /* Set RF switch */
    SUBGRF_SetSwitch( antswitchpow, RFSWITCH_TX );
 800d74e:	7bfb      	ldrb	r3, [r7, #15]
 800d750:	2101      	movs	r1, #1
 800d752:	4618      	mov	r0, r3
 800d754:	f001 fff0 	bl	800f738 <SUBGRF_SetSwitch>

    SUBGRF_SetTxContinuousWave( );
 800d758:	f001 fa30 	bl	800ebbc <SUBGRF_SetTxContinuousWave>

    //TimerSetValue( &TxTimeoutTimer, timeout );
    //TimerStart( &TxTimeoutTimer );
}
 800d75c:	bf00      	nop
 800d75e:	3710      	adds	r7, #16
 800d760:	46bd      	mov	sp, r7
 800d762:	bd80      	pop	{r7, pc}

0800d764 <RadioRssi>:

static int16_t RadioRssi( RadioModems_t modem )
{
 800d764:	b580      	push	{r7, lr}
 800d766:	b082      	sub	sp, #8
 800d768:	af00      	add	r7, sp, #0
 800d76a:	4603      	mov	r3, r0
 800d76c:	71fb      	strb	r3, [r7, #7]
    return SUBGRF_GetRssiInst( );
 800d76e:	f001 fe5c 	bl	800f42a <SUBGRF_GetRssiInst>
 800d772:	4603      	mov	r3, r0
 800d774:	b21b      	sxth	r3, r3
}
 800d776:	4618      	mov	r0, r3
 800d778:	3708      	adds	r7, #8
 800d77a:	46bd      	mov	sp, r7
 800d77c:	bd80      	pop	{r7, pc}

0800d77e <RadioWrite>:

static void RadioWrite( uint16_t addr, uint8_t data )
{
 800d77e:	b580      	push	{r7, lr}
 800d780:	b082      	sub	sp, #8
 800d782:	af00      	add	r7, sp, #0
 800d784:	4603      	mov	r3, r0
 800d786:	460a      	mov	r2, r1
 800d788:	80fb      	strh	r3, [r7, #6]
 800d78a:	4613      	mov	r3, r2
 800d78c:	717b      	strb	r3, [r7, #5]
    SUBGRF_WriteRegister( addr, data );
 800d78e:	797a      	ldrb	r2, [r7, #5]
 800d790:	88fb      	ldrh	r3, [r7, #6]
 800d792:	4611      	mov	r1, r2
 800d794:	4618      	mov	r0, r3
 800d796:	f001 fedb 	bl	800f550 <SUBGRF_WriteRegister>
}
 800d79a:	bf00      	nop
 800d79c:	3708      	adds	r7, #8
 800d79e:	46bd      	mov	sp, r7
 800d7a0:	bd80      	pop	{r7, pc}

0800d7a2 <RadioRead>:

static uint8_t RadioRead( uint16_t addr )
{
 800d7a2:	b580      	push	{r7, lr}
 800d7a4:	b082      	sub	sp, #8
 800d7a6:	af00      	add	r7, sp, #0
 800d7a8:	4603      	mov	r3, r0
 800d7aa:	80fb      	strh	r3, [r7, #6]
    return SUBGRF_ReadRegister( addr );
 800d7ac:	88fb      	ldrh	r3, [r7, #6]
 800d7ae:	4618      	mov	r0, r3
 800d7b0:	f001 fee2 	bl	800f578 <SUBGRF_ReadRegister>
 800d7b4:	4603      	mov	r3, r0
}
 800d7b6:	4618      	mov	r0, r3
 800d7b8:	3708      	adds	r7, #8
 800d7ba:	46bd      	mov	sp, r7
 800d7bc:	bd80      	pop	{r7, pc}

0800d7be <RadioWriteRegisters>:

static void RadioWriteRegisters( uint16_t addr, uint8_t *buffer, uint8_t size )
{
 800d7be:	b580      	push	{r7, lr}
 800d7c0:	b082      	sub	sp, #8
 800d7c2:	af00      	add	r7, sp, #0
 800d7c4:	4603      	mov	r3, r0
 800d7c6:	6039      	str	r1, [r7, #0]
 800d7c8:	80fb      	strh	r3, [r7, #6]
 800d7ca:	4613      	mov	r3, r2
 800d7cc:	717b      	strb	r3, [r7, #5]
    SUBGRF_WriteRegisters( addr, buffer, size );
 800d7ce:	797b      	ldrb	r3, [r7, #5]
 800d7d0:	b29a      	uxth	r2, r3
 800d7d2:	88fb      	ldrh	r3, [r7, #6]
 800d7d4:	6839      	ldr	r1, [r7, #0]
 800d7d6:	4618      	mov	r0, r3
 800d7d8:	f001 fee2 	bl	800f5a0 <SUBGRF_WriteRegisters>
}
 800d7dc:	bf00      	nop
 800d7de:	3708      	adds	r7, #8
 800d7e0:	46bd      	mov	sp, r7
 800d7e2:	bd80      	pop	{r7, pc}

0800d7e4 <RadioReadRegisters>:

static void RadioReadRegisters( uint16_t addr, uint8_t *buffer, uint8_t size )
{
 800d7e4:	b580      	push	{r7, lr}
 800d7e6:	b082      	sub	sp, #8
 800d7e8:	af00      	add	r7, sp, #0
 800d7ea:	4603      	mov	r3, r0
 800d7ec:	6039      	str	r1, [r7, #0]
 800d7ee:	80fb      	strh	r3, [r7, #6]
 800d7f0:	4613      	mov	r3, r2
 800d7f2:	717b      	strb	r3, [r7, #5]
    SUBGRF_ReadRegisters( addr, buffer, size );
 800d7f4:	797b      	ldrb	r3, [r7, #5]
 800d7f6:	b29a      	uxth	r2, r3
 800d7f8:	88fb      	ldrh	r3, [r7, #6]
 800d7fa:	6839      	ldr	r1, [r7, #0]
 800d7fc:	4618      	mov	r0, r3
 800d7fe:	f001 fef1 	bl	800f5e4 <SUBGRF_ReadRegisters>
}
 800d802:	bf00      	nop
 800d804:	3708      	adds	r7, #8
 800d806:	46bd      	mov	sp, r7
 800d808:	bd80      	pop	{r7, pc}
	...

0800d80c <RadioSetMaxPayloadLength>:

static void RadioSetMaxPayloadLength( RadioModems_t modem, uint8_t max )
{
 800d80c:	b580      	push	{r7, lr}
 800d80e:	b082      	sub	sp, #8
 800d810:	af00      	add	r7, sp, #0
 800d812:	4603      	mov	r3, r0
 800d814:	460a      	mov	r2, r1
 800d816:	71fb      	strb	r3, [r7, #7]
 800d818:	4613      	mov	r3, r2
 800d81a:	71bb      	strb	r3, [r7, #6]
    if( modem == MODEM_LORA )
 800d81c:	79fb      	ldrb	r3, [r7, #7]
 800d81e:	2b01      	cmp	r3, #1
 800d820:	d10a      	bne.n	800d838 <RadioSetMaxPayloadLength+0x2c>
    {
        SubgRf.PacketParams.Params.LoRa.PayloadLength = MaxPayloadLength = max;
 800d822:	4a0e      	ldr	r2, [pc, #56]	; (800d85c <RadioSetMaxPayloadLength+0x50>)
 800d824:	79bb      	ldrb	r3, [r7, #6]
 800d826:	7013      	strb	r3, [r2, #0]
 800d828:	4b0c      	ldr	r3, [pc, #48]	; (800d85c <RadioSetMaxPayloadLength+0x50>)
 800d82a:	781a      	ldrb	r2, [r3, #0]
 800d82c:	4b0c      	ldr	r3, [pc, #48]	; (800d860 <RadioSetMaxPayloadLength+0x54>)
 800d82e:	77da      	strb	r2, [r3, #31]
        SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 800d830:	480c      	ldr	r0, [pc, #48]	; (800d864 <RadioSetMaxPayloadLength+0x58>)
 800d832:	f001 fd45 	bl	800f2c0 <SUBGRF_SetPacketParams>
        {
            SubgRf.PacketParams.Params.Gfsk.PayloadLength = MaxPayloadLength = max;
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
        }
    }
}
 800d836:	e00d      	b.n	800d854 <RadioSetMaxPayloadLength+0x48>
        if( SubgRf.PacketParams.Params.Gfsk.HeaderType == RADIO_PACKET_VARIABLE_LENGTH )
 800d838:	4b09      	ldr	r3, [pc, #36]	; (800d860 <RadioSetMaxPayloadLength+0x54>)
 800d83a:	7d5b      	ldrb	r3, [r3, #21]
 800d83c:	2b01      	cmp	r3, #1
 800d83e:	d109      	bne.n	800d854 <RadioSetMaxPayloadLength+0x48>
            SubgRf.PacketParams.Params.Gfsk.PayloadLength = MaxPayloadLength = max;
 800d840:	4a06      	ldr	r2, [pc, #24]	; (800d85c <RadioSetMaxPayloadLength+0x50>)
 800d842:	79bb      	ldrb	r3, [r7, #6]
 800d844:	7013      	strb	r3, [r2, #0]
 800d846:	4b05      	ldr	r3, [pc, #20]	; (800d85c <RadioSetMaxPayloadLength+0x50>)
 800d848:	781a      	ldrb	r2, [r3, #0]
 800d84a:	4b05      	ldr	r3, [pc, #20]	; (800d860 <RadioSetMaxPayloadLength+0x54>)
 800d84c:	759a      	strb	r2, [r3, #22]
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 800d84e:	4805      	ldr	r0, [pc, #20]	; (800d864 <RadioSetMaxPayloadLength+0x58>)
 800d850:	f001 fd36 	bl	800f2c0 <SUBGRF_SetPacketParams>
}
 800d854:	bf00      	nop
 800d856:	3708      	adds	r7, #8
 800d858:	46bd      	mov	sp, r7
 800d85a:	bd80      	pop	{r7, pc}
 800d85c:	20000652 	.word	0x20000652
 800d860:	20006e24 	.word	0x20006e24
 800d864:	20006e32 	.word	0x20006e32

0800d868 <RadioSetPublicNetwork>:

static void RadioSetPublicNetwork( bool enable )
{
 800d868:	b580      	push	{r7, lr}
 800d86a:	b082      	sub	sp, #8
 800d86c:	af00      	add	r7, sp, #0
 800d86e:	4603      	mov	r3, r0
 800d870:	71fb      	strb	r3, [r7, #7]
    SubgRf.PublicNetwork.Current = SubgRf.PublicNetwork.Previous = enable;
 800d872:	4a13      	ldr	r2, [pc, #76]	; (800d8c0 <RadioSetPublicNetwork+0x58>)
 800d874:	79fb      	ldrb	r3, [r7, #7]
 800d876:	7313      	strb	r3, [r2, #12]
 800d878:	4b11      	ldr	r3, [pc, #68]	; (800d8c0 <RadioSetPublicNetwork+0x58>)
 800d87a:	7b1a      	ldrb	r2, [r3, #12]
 800d87c:	4b10      	ldr	r3, [pc, #64]	; (800d8c0 <RadioSetPublicNetwork+0x58>)
 800d87e:	735a      	strb	r2, [r3, #13]

    RadioSetModem( MODEM_LORA );
 800d880:	2001      	movs	r0, #1
 800d882:	f7ff f83b 	bl	800c8fc <RadioSetModem>
    if( enable == true )
 800d886:	79fb      	ldrb	r3, [r7, #7]
 800d888:	2b00      	cmp	r3, #0
 800d88a:	d00a      	beq.n	800d8a2 <RadioSetPublicNetwork+0x3a>
    {
        // Change LoRa modem SyncWord
        SUBGRF_WriteRegister( REG_LR_SYNCWORD, ( LORA_MAC_PUBLIC_SYNCWORD >> 8 ) & 0xFF );
 800d88c:	2134      	movs	r1, #52	; 0x34
 800d88e:	f44f 60e8 	mov.w	r0, #1856	; 0x740
 800d892:	f001 fe5d 	bl	800f550 <SUBGRF_WriteRegister>
        SUBGRF_WriteRegister( REG_LR_SYNCWORD + 1, LORA_MAC_PUBLIC_SYNCWORD & 0xFF );
 800d896:	2144      	movs	r1, #68	; 0x44
 800d898:	f240 7041 	movw	r0, #1857	; 0x741
 800d89c:	f001 fe58 	bl	800f550 <SUBGRF_WriteRegister>
    {
        // Change LoRa modem SyncWord
        SUBGRF_WriteRegister( REG_LR_SYNCWORD, ( LORA_MAC_PRIVATE_SYNCWORD >> 8 ) & 0xFF );
        SUBGRF_WriteRegister( REG_LR_SYNCWORD + 1, LORA_MAC_PRIVATE_SYNCWORD & 0xFF );
    }
}
 800d8a0:	e009      	b.n	800d8b6 <RadioSetPublicNetwork+0x4e>
        SUBGRF_WriteRegister( REG_LR_SYNCWORD, ( LORA_MAC_PRIVATE_SYNCWORD >> 8 ) & 0xFF );
 800d8a2:	2114      	movs	r1, #20
 800d8a4:	f44f 60e8 	mov.w	r0, #1856	; 0x740
 800d8a8:	f001 fe52 	bl	800f550 <SUBGRF_WriteRegister>
        SUBGRF_WriteRegister( REG_LR_SYNCWORD + 1, LORA_MAC_PRIVATE_SYNCWORD & 0xFF );
 800d8ac:	2124      	movs	r1, #36	; 0x24
 800d8ae:	f240 7041 	movw	r0, #1857	; 0x741
 800d8b2:	f001 fe4d 	bl	800f550 <SUBGRF_WriteRegister>
}
 800d8b6:	bf00      	nop
 800d8b8:	3708      	adds	r7, #8
 800d8ba:	46bd      	mov	sp, r7
 800d8bc:	bd80      	pop	{r7, pc}
 800d8be:	bf00      	nop
 800d8c0:	20006e24 	.word	0x20006e24

0800d8c4 <RadioGetWakeupTime>:

static uint32_t RadioGetWakeupTime( void )
{
 800d8c4:	b580      	push	{r7, lr}
 800d8c6:	af00      	add	r7, sp, #0
    return SUBGRF_GetRadioWakeUpTime() + RADIO_WAKEUP_TIME;
 800d8c8:	f001 ff92 	bl	800f7f0 <SUBGRF_GetRadioWakeUpTime>
 800d8cc:	4603      	mov	r3, r0
 800d8ce:	3303      	adds	r3, #3
}
 800d8d0:	4618      	mov	r0, r3
 800d8d2:	bd80      	pop	{r7, pc}

0800d8d4 <RadioOnDioIrq>:
    }
}
*/

static void RadioOnDioIrq( RadioIrqMasks_t radioIrq )
{
 800d8d4:	b580      	push	{r7, lr}
 800d8d6:	b082      	sub	sp, #8
 800d8d8:	af00      	add	r7, sp, #0
 800d8da:	4603      	mov	r3, r0
 800d8dc:	80fb      	strh	r3, [r7, #6]
    SubgRf.RadioIrq = radioIrq;
 800d8de:	4a05      	ldr	r2, [pc, #20]	; (800d8f4 <RadioOnDioIrq+0x20>)
 800d8e0:	88fb      	ldrh	r3, [r7, #6]
 800d8e2:	f8a2 3054 	strh.w	r3, [r2, #84]	; 0x54

    RADIO_IRQ_PROCESS();
 800d8e6:	f000 f807 	bl	800d8f8 <RadioIrqProcess>
}
 800d8ea:	bf00      	nop
 800d8ec:	3708      	adds	r7, #8
 800d8ee:	46bd      	mov	sp, r7
 800d8f0:	bd80      	pop	{r7, pc}
 800d8f2:	bf00      	nop
 800d8f4:	20006e24 	.word	0x20006e24

0800d8f8 <RadioIrqProcess>:

static void RadioIrqProcess( void )
{
 800d8f8:	b590      	push	{r4, r7, lr}
 800d8fa:	b083      	sub	sp, #12
 800d8fc:	af00      	add	r7, sp, #0
    uint8_t size = 0;
 800d8fe:	2300      	movs	r3, #0
 800d900:	71fb      	strb	r3, [r7, #7]
    int32_t cfo = 0;
 800d902:	2300      	movs	r3, #0
 800d904:	603b      	str	r3, [r7, #0]

    switch( SubgRf.RadioIrq )
 800d906:	4b9f      	ldr	r3, [pc, #636]	; (800db84 <RadioIrqProcess+0x28c>)
 800d908:	f8b3 3054 	ldrh.w	r3, [r3, #84]	; 0x54
 800d90c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800d910:	f000 8106 	beq.w	800db20 <RadioIrqProcess+0x228>
 800d914:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800d918:	f300 81ad 	bgt.w	800dc76 <RadioIrqProcess+0x37e>
 800d91c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800d920:	f000 80ea 	beq.w	800daf8 <RadioIrqProcess+0x200>
 800d924:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800d928:	f300 81a5 	bgt.w	800dc76 <RadioIrqProcess+0x37e>
 800d92c:	2b80      	cmp	r3, #128	; 0x80
 800d92e:	f000 80cf 	beq.w	800dad0 <RadioIrqProcess+0x1d8>
 800d932:	2b80      	cmp	r3, #128	; 0x80
 800d934:	f300 819f 	bgt.w	800dc76 <RadioIrqProcess+0x37e>
 800d938:	2b20      	cmp	r3, #32
 800d93a:	dc49      	bgt.n	800d9d0 <RadioIrqProcess+0xd8>
 800d93c:	2b00      	cmp	r3, #0
 800d93e:	f340 819a 	ble.w	800dc76 <RadioIrqProcess+0x37e>
 800d942:	3b01      	subs	r3, #1
 800d944:	2b1f      	cmp	r3, #31
 800d946:	f200 8196 	bhi.w	800dc76 <RadioIrqProcess+0x37e>
 800d94a:	a201      	add	r2, pc, #4	; (adr r2, 800d950 <RadioIrqProcess+0x58>)
 800d94c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d950:	0800d9d9 	.word	0x0800d9d9
 800d954:	0800da0d 	.word	0x0800da0d
 800d958:	0800dc77 	.word	0x0800dc77
 800d95c:	0800db99 	.word	0x0800db99
 800d960:	0800dc77 	.word	0x0800dc77
 800d964:	0800dc77 	.word	0x0800dc77
 800d968:	0800dc77 	.word	0x0800dc77
 800d96c:	0800dc07 	.word	0x0800dc07
 800d970:	0800dc77 	.word	0x0800dc77
 800d974:	0800dc77 	.word	0x0800dc77
 800d978:	0800dc77 	.word	0x0800dc77
 800d97c:	0800dc77 	.word	0x0800dc77
 800d980:	0800dc77 	.word	0x0800dc77
 800d984:	0800dc77 	.word	0x0800dc77
 800d988:	0800dc77 	.word	0x0800dc77
 800d98c:	0800dc77 	.word	0x0800dc77
 800d990:	0800dc77 	.word	0x0800dc77
 800d994:	0800dc77 	.word	0x0800dc77
 800d998:	0800dc77 	.word	0x0800dc77
 800d99c:	0800dc77 	.word	0x0800dc77
 800d9a0:	0800dc77 	.word	0x0800dc77
 800d9a4:	0800dc77 	.word	0x0800dc77
 800d9a8:	0800dc77 	.word	0x0800dc77
 800d9ac:	0800dc77 	.word	0x0800dc77
 800d9b0:	0800dc77 	.word	0x0800dc77
 800d9b4:	0800dc77 	.word	0x0800dc77
 800d9b8:	0800dc77 	.word	0x0800dc77
 800d9bc:	0800dc77 	.word	0x0800dc77
 800d9c0:	0800dc77 	.word	0x0800dc77
 800d9c4:	0800dc77 	.word	0x0800dc77
 800d9c8:	0800dc77 	.word	0x0800dc77
 800d9cc:	0800dc17 	.word	0x0800dc17
 800d9d0:	2b40      	cmp	r3, #64	; 0x40
 800d9d2:	f000 8138 	beq.w	800dc46 <RadioIrqProcess+0x34e>
        MW_LOG( TS_ON, VLEVEL_M,  "HOP\r\n" );
        break;
    }
#endif /* RADIO_LR_FHSS_IS_ON == 1 */
    default:
        break;
 800d9d6:	e14e      	b.n	800dc76 <RadioIrqProcess+0x37e>
        SUBGRF_SetStandby( STDBY_RC );
 800d9d8:	2000      	movs	r0, #0
 800d9da:	f001 f835 	bl	800ea48 <SUBGRF_SetStandby>
        if( RFW_Is_LongPacketModeEnabled() == 1 )
 800d9de:	f002 f8ab 	bl	800fb38 <RFW_Is_LongPacketModeEnabled>
 800d9e2:	4603      	mov	r3, r0
 800d9e4:	2b01      	cmp	r3, #1
 800d9e6:	d101      	bne.n	800d9ec <RadioIrqProcess+0xf4>
            RFW_DeInit_TxLongPacket( );
 800d9e8:	f002 f8cf 	bl	800fb8a <RFW_DeInit_TxLongPacket>
        if( ( RadioEvents != NULL ) && ( RadioEvents->TxDone != NULL ) )
 800d9ec:	4b66      	ldr	r3, [pc, #408]	; (800db88 <RadioIrqProcess+0x290>)
 800d9ee:	681b      	ldr	r3, [r3, #0]
 800d9f0:	2b00      	cmp	r3, #0
 800d9f2:	f000 8142 	beq.w	800dc7a <RadioIrqProcess+0x382>
 800d9f6:	4b64      	ldr	r3, [pc, #400]	; (800db88 <RadioIrqProcess+0x290>)
 800d9f8:	681b      	ldr	r3, [r3, #0]
 800d9fa:	681b      	ldr	r3, [r3, #0]
 800d9fc:	2b00      	cmp	r3, #0
 800d9fe:	f000 813c 	beq.w	800dc7a <RadioIrqProcess+0x382>
            RadioEvents->TxDone( );
 800da02:	4b61      	ldr	r3, [pc, #388]	; (800db88 <RadioIrqProcess+0x290>)
 800da04:	681b      	ldr	r3, [r3, #0]
 800da06:	681b      	ldr	r3, [r3, #0]
 800da08:	4798      	blx	r3
        break;
 800da0a:	e136      	b.n	800dc7a <RadioIrqProcess+0x382>
        if( SubgRf.RxContinuous == false )
 800da0c:	4b5d      	ldr	r3, [pc, #372]	; (800db84 <RadioIrqProcess+0x28c>)
 800da0e:	785b      	ldrb	r3, [r3, #1]
 800da10:	f083 0301 	eor.w	r3, r3, #1
 800da14:	b2db      	uxtb	r3, r3
 800da16:	2b00      	cmp	r3, #0
 800da18:	d014      	beq.n	800da44 <RadioIrqProcess+0x14c>
            SUBGRF_SetStandby( STDBY_RC );
 800da1a:	2000      	movs	r0, #0
 800da1c:	f001 f814 	bl	800ea48 <SUBGRF_SetStandby>
            SUBGRF_WriteRegister( SUBGHZ_RTCCTLR, 0x00 );
 800da20:	2100      	movs	r1, #0
 800da22:	f640 1002 	movw	r0, #2306	; 0x902
 800da26:	f001 fd93 	bl	800f550 <SUBGRF_WriteRegister>
            SUBGRF_WriteRegister( SUBGHZ_EVENTMASKR, SUBGRF_ReadRegister( SUBGHZ_EVENTMASKR ) | ( 1 << 1 ) );
 800da2a:	f640 1044 	movw	r0, #2372	; 0x944
 800da2e:	f001 fda3 	bl	800f578 <SUBGRF_ReadRegister>
 800da32:	4603      	mov	r3, r0
 800da34:	f043 0302 	orr.w	r3, r3, #2
 800da38:	b2db      	uxtb	r3, r3
 800da3a:	4619      	mov	r1, r3
 800da3c:	f640 1044 	movw	r0, #2372	; 0x944
 800da40:	f001 fd86 	bl	800f550 <SUBGRF_WriteRegister>
        SUBGRF_GetPayload( RadioBuffer, &size, 255 );
 800da44:	1dfb      	adds	r3, r7, #7
 800da46:	22ff      	movs	r2, #255	; 0xff
 800da48:	4619      	mov	r1, r3
 800da4a:	4850      	ldr	r0, [pc, #320]	; (800db8c <RadioIrqProcess+0x294>)
 800da4c:	f000 fecc 	bl	800e7e8 <SUBGRF_GetPayload>
        SUBGRF_GetPacketStatus( &( SubgRf.PacketStatus ) );
 800da50:	484f      	ldr	r0, [pc, #316]	; (800db90 <RadioIrqProcess+0x298>)
 800da52:	f001 fd2b 	bl	800f4ac <SUBGRF_GetPacketStatus>
        if( ( RadioEvents != NULL ) && ( RadioEvents->RxDone != NULL ) )
 800da56:	4b4c      	ldr	r3, [pc, #304]	; (800db88 <RadioIrqProcess+0x290>)
 800da58:	681b      	ldr	r3, [r3, #0]
 800da5a:	2b00      	cmp	r3, #0
 800da5c:	d036      	beq.n	800dacc <RadioIrqProcess+0x1d4>
 800da5e:	4b4a      	ldr	r3, [pc, #296]	; (800db88 <RadioIrqProcess+0x290>)
 800da60:	681b      	ldr	r3, [r3, #0]
 800da62:	689b      	ldr	r3, [r3, #8]
 800da64:	2b00      	cmp	r3, #0
 800da66:	d031      	beq.n	800dacc <RadioIrqProcess+0x1d4>
            switch( SubgRf.PacketStatus.packetType )
 800da68:	4b46      	ldr	r3, [pc, #280]	; (800db84 <RadioIrqProcess+0x28c>)
 800da6a:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800da6e:	2b01      	cmp	r3, #1
 800da70:	d10e      	bne.n	800da90 <RadioIrqProcess+0x198>
                RadioEvents->RxDone( RadioBuffer, size, SubgRf.PacketStatus.Params.LoRa.RssiPkt,
 800da72:	4b45      	ldr	r3, [pc, #276]	; (800db88 <RadioIrqProcess+0x290>)
 800da74:	681b      	ldr	r3, [r3, #0]
 800da76:	689c      	ldr	r4, [r3, #8]
 800da78:	79fb      	ldrb	r3, [r7, #7]
 800da7a:	b299      	uxth	r1, r3
 800da7c:	4b41      	ldr	r3, [pc, #260]	; (800db84 <RadioIrqProcess+0x28c>)
 800da7e:	f993 3030 	ldrsb.w	r3, [r3, #48]	; 0x30
 800da82:	b21a      	sxth	r2, r3
 800da84:	4b3f      	ldr	r3, [pc, #252]	; (800db84 <RadioIrqProcess+0x28c>)
 800da86:	f993 3031 	ldrsb.w	r3, [r3, #49]	; 0x31
 800da8a:	4840      	ldr	r0, [pc, #256]	; (800db8c <RadioIrqProcess+0x294>)
 800da8c:	47a0      	blx	r4
                break;
 800da8e:	e01e      	b.n	800dace <RadioIrqProcess+0x1d6>
                SUBGRF_GetCFO( SubgRf.ModulationParams.Params.Gfsk.BitRate, &cfo );
 800da90:	4b3c      	ldr	r3, [pc, #240]	; (800db84 <RadioIrqProcess+0x28c>)
 800da92:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800da94:	463a      	mov	r2, r7
 800da96:	4611      	mov	r1, r2
 800da98:	4618      	mov	r0, r3
 800da9a:	f001 ff9b 	bl	800f9d4 <SUBGRF_GetCFO>
                RadioEvents->RxDone( RadioBuffer, size, SubgRf.PacketStatus.Params.Gfsk.RssiAvg, ( int8_t ) DIVR( cfo, 1000 ) );
 800da9e:	4b3a      	ldr	r3, [pc, #232]	; (800db88 <RadioIrqProcess+0x290>)
 800daa0:	681b      	ldr	r3, [r3, #0]
 800daa2:	689c      	ldr	r4, [r3, #8]
 800daa4:	79fb      	ldrb	r3, [r7, #7]
 800daa6:	b299      	uxth	r1, r3
 800daa8:	4b36      	ldr	r3, [pc, #216]	; (800db84 <RadioIrqProcess+0x28c>)
 800daaa:	f993 3029 	ldrsb.w	r3, [r3, #41]	; 0x29
 800daae:	b218      	sxth	r0, r3
 800dab0:	683b      	ldr	r3, [r7, #0]
 800dab2:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 800dab6:	4a37      	ldr	r2, [pc, #220]	; (800db94 <RadioIrqProcess+0x29c>)
 800dab8:	fb82 c203 	smull	ip, r2, r2, r3
 800dabc:	1192      	asrs	r2, r2, #6
 800dabe:	17db      	asrs	r3, r3, #31
 800dac0:	1ad3      	subs	r3, r2, r3
 800dac2:	b25b      	sxtb	r3, r3
 800dac4:	4602      	mov	r2, r0
 800dac6:	4831      	ldr	r0, [pc, #196]	; (800db8c <RadioIrqProcess+0x294>)
 800dac8:	47a0      	blx	r4
                break;
 800daca:	e000      	b.n	800dace <RadioIrqProcess+0x1d6>
        }
 800dacc:	bf00      	nop
        break;
 800dace:	e0e3      	b.n	800dc98 <RadioIrqProcess+0x3a0>
        SUBGRF_SetStandby( STDBY_RC );
 800dad0:	2000      	movs	r0, #0
 800dad2:	f000 ffb9 	bl	800ea48 <SUBGRF_SetStandby>
        if( ( RadioEvents != NULL ) && ( RadioEvents->CadDone != NULL ) )
 800dad6:	4b2c      	ldr	r3, [pc, #176]	; (800db88 <RadioIrqProcess+0x290>)
 800dad8:	681b      	ldr	r3, [r3, #0]
 800dada:	2b00      	cmp	r3, #0
 800dadc:	f000 80cf 	beq.w	800dc7e <RadioIrqProcess+0x386>
 800dae0:	4b29      	ldr	r3, [pc, #164]	; (800db88 <RadioIrqProcess+0x290>)
 800dae2:	681b      	ldr	r3, [r3, #0]
 800dae4:	699b      	ldr	r3, [r3, #24]
 800dae6:	2b00      	cmp	r3, #0
 800dae8:	f000 80c9 	beq.w	800dc7e <RadioIrqProcess+0x386>
            RadioEvents->CadDone( false );
 800daec:	4b26      	ldr	r3, [pc, #152]	; (800db88 <RadioIrqProcess+0x290>)
 800daee:	681b      	ldr	r3, [r3, #0]
 800daf0:	699b      	ldr	r3, [r3, #24]
 800daf2:	2000      	movs	r0, #0
 800daf4:	4798      	blx	r3
        break;
 800daf6:	e0c2      	b.n	800dc7e <RadioIrqProcess+0x386>
        SUBGRF_SetStandby( STDBY_RC );
 800daf8:	2000      	movs	r0, #0
 800dafa:	f000 ffa5 	bl	800ea48 <SUBGRF_SetStandby>
        if( ( RadioEvents != NULL ) && ( RadioEvents->CadDone != NULL ) )
 800dafe:	4b22      	ldr	r3, [pc, #136]	; (800db88 <RadioIrqProcess+0x290>)
 800db00:	681b      	ldr	r3, [r3, #0]
 800db02:	2b00      	cmp	r3, #0
 800db04:	f000 80bd 	beq.w	800dc82 <RadioIrqProcess+0x38a>
 800db08:	4b1f      	ldr	r3, [pc, #124]	; (800db88 <RadioIrqProcess+0x290>)
 800db0a:	681b      	ldr	r3, [r3, #0]
 800db0c:	699b      	ldr	r3, [r3, #24]
 800db0e:	2b00      	cmp	r3, #0
 800db10:	f000 80b7 	beq.w	800dc82 <RadioIrqProcess+0x38a>
            RadioEvents->CadDone( true );
 800db14:	4b1c      	ldr	r3, [pc, #112]	; (800db88 <RadioIrqProcess+0x290>)
 800db16:	681b      	ldr	r3, [r3, #0]
 800db18:	699b      	ldr	r3, [r3, #24]
 800db1a:	2001      	movs	r0, #1
 800db1c:	4798      	blx	r3
        break;
 800db1e:	e0b0      	b.n	800dc82 <RadioIrqProcess+0x38a>
        if( SUBGRF_GetOperatingMode( ) == MODE_TX )
 800db20:	f000 fe48 	bl	800e7b4 <SUBGRF_GetOperatingMode>
 800db24:	4603      	mov	r3, r0
 800db26:	2b04      	cmp	r3, #4
 800db28:	d112      	bne.n	800db50 <RadioIrqProcess+0x258>
            SUBGRF_SetStandby( STDBY_RC );
 800db2a:	2000      	movs	r0, #0
 800db2c:	f000 ff8c 	bl	800ea48 <SUBGRF_SetStandby>
            if( ( RadioEvents != NULL ) && ( RadioEvents->TxTimeout != NULL ) )
 800db30:	4b15      	ldr	r3, [pc, #84]	; (800db88 <RadioIrqProcess+0x290>)
 800db32:	681b      	ldr	r3, [r3, #0]
 800db34:	2b00      	cmp	r3, #0
 800db36:	f000 80a6 	beq.w	800dc86 <RadioIrqProcess+0x38e>
 800db3a:	4b13      	ldr	r3, [pc, #76]	; (800db88 <RadioIrqProcess+0x290>)
 800db3c:	681b      	ldr	r3, [r3, #0]
 800db3e:	685b      	ldr	r3, [r3, #4]
 800db40:	2b00      	cmp	r3, #0
 800db42:	f000 80a0 	beq.w	800dc86 <RadioIrqProcess+0x38e>
                RadioEvents->TxTimeout( );
 800db46:	4b10      	ldr	r3, [pc, #64]	; (800db88 <RadioIrqProcess+0x290>)
 800db48:	681b      	ldr	r3, [r3, #0]
 800db4a:	685b      	ldr	r3, [r3, #4]
 800db4c:	4798      	blx	r3
        break;
 800db4e:	e09a      	b.n	800dc86 <RadioIrqProcess+0x38e>
        else if( SUBGRF_GetOperatingMode( ) == MODE_RX )
 800db50:	f000 fe30 	bl	800e7b4 <SUBGRF_GetOperatingMode>
 800db54:	4603      	mov	r3, r0
 800db56:	2b05      	cmp	r3, #5
 800db58:	f040 8095 	bne.w	800dc86 <RadioIrqProcess+0x38e>
            SUBGRF_SetStandby( STDBY_RC );
 800db5c:	2000      	movs	r0, #0
 800db5e:	f000 ff73 	bl	800ea48 <SUBGRF_SetStandby>
            if( ( RadioEvents != NULL ) && ( RadioEvents->RxTimeout != NULL ) )
 800db62:	4b09      	ldr	r3, [pc, #36]	; (800db88 <RadioIrqProcess+0x290>)
 800db64:	681b      	ldr	r3, [r3, #0]
 800db66:	2b00      	cmp	r3, #0
 800db68:	f000 808d 	beq.w	800dc86 <RadioIrqProcess+0x38e>
 800db6c:	4b06      	ldr	r3, [pc, #24]	; (800db88 <RadioIrqProcess+0x290>)
 800db6e:	681b      	ldr	r3, [r3, #0]
 800db70:	68db      	ldr	r3, [r3, #12]
 800db72:	2b00      	cmp	r3, #0
 800db74:	f000 8087 	beq.w	800dc86 <RadioIrqProcess+0x38e>
                RadioEvents->RxTimeout( );
 800db78:	4b03      	ldr	r3, [pc, #12]	; (800db88 <RadioIrqProcess+0x290>)
 800db7a:	681b      	ldr	r3, [r3, #0]
 800db7c:	68db      	ldr	r3, [r3, #12]
 800db7e:	4798      	blx	r3
        break;
 800db80:	e081      	b.n	800dc86 <RadioIrqProcess+0x38e>
 800db82:	bf00      	nop
 800db84:	20006e24 	.word	0x20006e24
 800db88:	20006e20 	.word	0x20006e20
 800db8c:	20006d20 	.word	0x20006d20
 800db90:	20006e48 	.word	0x20006e48
 800db94:	10624dd3 	.word	0x10624dd3
        if( SubgRf.RxDcPreambleDetectTimeout != 0 )
 800db98:	4b41      	ldr	r3, [pc, #260]	; (800dca0 <RadioIrqProcess+0x3a8>)
 800db9a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800db9c:	2b00      	cmp	r3, #0
 800db9e:	d074      	beq.n	800dc8a <RadioIrqProcess+0x392>
            Radio.Write( SUBGHZ_RTCPRDR2, ( SubgRf.RxDcPreambleDetectTimeout >> 16 ) & 0xFF ); /*Update Radio RTC Period MSB*/
 800dba0:	4a40      	ldr	r2, [pc, #256]	; (800dca4 <RadioIrqProcess+0x3ac>)
 800dba2:	4b3f      	ldr	r3, [pc, #252]	; (800dca0 <RadioIrqProcess+0x3a8>)
 800dba4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800dba6:	0c1b      	lsrs	r3, r3, #16
 800dba8:	b2db      	uxtb	r3, r3
 800dbaa:	4619      	mov	r1, r3
 800dbac:	f640 1003 	movw	r0, #2307	; 0x903
 800dbb0:	4790      	blx	r2
            Radio.Write( SUBGHZ_RTCPRDR1, ( SubgRf.RxDcPreambleDetectTimeout >> 8 ) & 0xFF ); /*Update Radio RTC Period MidByte*/
 800dbb2:	4a3c      	ldr	r2, [pc, #240]	; (800dca4 <RadioIrqProcess+0x3ac>)
 800dbb4:	4b3a      	ldr	r3, [pc, #232]	; (800dca0 <RadioIrqProcess+0x3a8>)
 800dbb6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800dbb8:	0a1b      	lsrs	r3, r3, #8
 800dbba:	b2db      	uxtb	r3, r3
 800dbbc:	4619      	mov	r1, r3
 800dbbe:	f640 1004 	movw	r0, #2308	; 0x904
 800dbc2:	4790      	blx	r2
            Radio.Write( SUBGHZ_RTCPRDR0, ( SubgRf.RxDcPreambleDetectTimeout ) & 0xFF ); /*Update Radio RTC Period lsb*/
 800dbc4:	4a37      	ldr	r2, [pc, #220]	; (800dca4 <RadioIrqProcess+0x3ac>)
 800dbc6:	4b36      	ldr	r3, [pc, #216]	; (800dca0 <RadioIrqProcess+0x3a8>)
 800dbc8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800dbca:	b2db      	uxtb	r3, r3
 800dbcc:	4619      	mov	r1, r3
 800dbce:	f640 1005 	movw	r0, #2309	; 0x905
 800dbd2:	4790      	blx	r2
            Radio.Write( SUBGHZ_RTCCTLR, Radio.Read( SUBGHZ_RTCCTLR ) | 0x1 ); /*restart Radio RTC*/
 800dbd4:	4c33      	ldr	r4, [pc, #204]	; (800dca4 <RadioIrqProcess+0x3ac>)
 800dbd6:	4b34      	ldr	r3, [pc, #208]	; (800dca8 <RadioIrqProcess+0x3b0>)
 800dbd8:	f640 1002 	movw	r0, #2306	; 0x902
 800dbdc:	4798      	blx	r3
 800dbde:	4603      	mov	r3, r0
 800dbe0:	f043 0301 	orr.w	r3, r3, #1
 800dbe4:	b2db      	uxtb	r3, r3
 800dbe6:	4619      	mov	r1, r3
 800dbe8:	f640 1002 	movw	r0, #2306	; 0x902
 800dbec:	47a0      	blx	r4
            SubgRf.RxDcPreambleDetectTimeout = 0;
 800dbee:	4b2c      	ldr	r3, [pc, #176]	; (800dca0 <RadioIrqProcess+0x3a8>)
 800dbf0:	2200      	movs	r2, #0
 800dbf2:	659a      	str	r2, [r3, #88]	; 0x58
            SUBGRF_SetDioIrqParams( IRQ_RX_DONE | IRQ_RX_TX_TIMEOUT | IRQ_CRC_ERROR | IRQ_HEADER_ERROR | IRQ_RX_DBG,
 800dbf4:	2300      	movs	r3, #0
 800dbf6:	2200      	movs	r2, #0
 800dbf8:	f240 2162 	movw	r1, #610	; 0x262
 800dbfc:	f240 2062 	movw	r0, #610	; 0x262
 800dc00:	f001 f8f6 	bl	800edf0 <SUBGRF_SetDioIrqParams>
        break;
 800dc04:	e041      	b.n	800dc8a <RadioIrqProcess+0x392>
        if( 1UL == RFW_Is_Init( ) )
 800dc06:	f001 ff90 	bl	800fb2a <RFW_Is_Init>
 800dc0a:	4603      	mov	r3, r0
 800dc0c:	2b01      	cmp	r3, #1
 800dc0e:	d13e      	bne.n	800dc8e <RadioIrqProcess+0x396>
            RFW_ReceivePayload( );
 800dc10:	f001 ffc1 	bl	800fb96 <RFW_ReceivePayload>
        break;
 800dc14:	e03b      	b.n	800dc8e <RadioIrqProcess+0x396>
        if( SubgRf.RxContinuous == false )
 800dc16:	4b22      	ldr	r3, [pc, #136]	; (800dca0 <RadioIrqProcess+0x3a8>)
 800dc18:	785b      	ldrb	r3, [r3, #1]
 800dc1a:	f083 0301 	eor.w	r3, r3, #1
 800dc1e:	b2db      	uxtb	r3, r3
 800dc20:	2b00      	cmp	r3, #0
 800dc22:	d002      	beq.n	800dc2a <RadioIrqProcess+0x332>
            SUBGRF_SetStandby( STDBY_RC );
 800dc24:	2000      	movs	r0, #0
 800dc26:	f000 ff0f 	bl	800ea48 <SUBGRF_SetStandby>
        if( ( RadioEvents != NULL ) && ( RadioEvents->RxTimeout != NULL ) )
 800dc2a:	4b20      	ldr	r3, [pc, #128]	; (800dcac <RadioIrqProcess+0x3b4>)
 800dc2c:	681b      	ldr	r3, [r3, #0]
 800dc2e:	2b00      	cmp	r3, #0
 800dc30:	d02f      	beq.n	800dc92 <RadioIrqProcess+0x39a>
 800dc32:	4b1e      	ldr	r3, [pc, #120]	; (800dcac <RadioIrqProcess+0x3b4>)
 800dc34:	681b      	ldr	r3, [r3, #0]
 800dc36:	68db      	ldr	r3, [r3, #12]
 800dc38:	2b00      	cmp	r3, #0
 800dc3a:	d02a      	beq.n	800dc92 <RadioIrqProcess+0x39a>
            RadioEvents->RxTimeout( );
 800dc3c:	4b1b      	ldr	r3, [pc, #108]	; (800dcac <RadioIrqProcess+0x3b4>)
 800dc3e:	681b      	ldr	r3, [r3, #0]
 800dc40:	68db      	ldr	r3, [r3, #12]
 800dc42:	4798      	blx	r3
        break;
 800dc44:	e025      	b.n	800dc92 <RadioIrqProcess+0x39a>
        if( SubgRf.RxContinuous == false )
 800dc46:	4b16      	ldr	r3, [pc, #88]	; (800dca0 <RadioIrqProcess+0x3a8>)
 800dc48:	785b      	ldrb	r3, [r3, #1]
 800dc4a:	f083 0301 	eor.w	r3, r3, #1
 800dc4e:	b2db      	uxtb	r3, r3
 800dc50:	2b00      	cmp	r3, #0
 800dc52:	d002      	beq.n	800dc5a <RadioIrqProcess+0x362>
            SUBGRF_SetStandby( STDBY_RC );
 800dc54:	2000      	movs	r0, #0
 800dc56:	f000 fef7 	bl	800ea48 <SUBGRF_SetStandby>
        if( ( RadioEvents != NULL ) && ( RadioEvents->RxError ) )
 800dc5a:	4b14      	ldr	r3, [pc, #80]	; (800dcac <RadioIrqProcess+0x3b4>)
 800dc5c:	681b      	ldr	r3, [r3, #0]
 800dc5e:	2b00      	cmp	r3, #0
 800dc60:	d019      	beq.n	800dc96 <RadioIrqProcess+0x39e>
 800dc62:	4b12      	ldr	r3, [pc, #72]	; (800dcac <RadioIrqProcess+0x3b4>)
 800dc64:	681b      	ldr	r3, [r3, #0]
 800dc66:	691b      	ldr	r3, [r3, #16]
 800dc68:	2b00      	cmp	r3, #0
 800dc6a:	d014      	beq.n	800dc96 <RadioIrqProcess+0x39e>
            RadioEvents->RxError( );
 800dc6c:	4b0f      	ldr	r3, [pc, #60]	; (800dcac <RadioIrqProcess+0x3b4>)
 800dc6e:	681b      	ldr	r3, [r3, #0]
 800dc70:	691b      	ldr	r3, [r3, #16]
 800dc72:	4798      	blx	r3
        break;
 800dc74:	e00f      	b.n	800dc96 <RadioIrqProcess+0x39e>
        break;
 800dc76:	bf00      	nop
 800dc78:	e00e      	b.n	800dc98 <RadioIrqProcess+0x3a0>
        break;
 800dc7a:	bf00      	nop
 800dc7c:	e00c      	b.n	800dc98 <RadioIrqProcess+0x3a0>
        break;
 800dc7e:	bf00      	nop
 800dc80:	e00a      	b.n	800dc98 <RadioIrqProcess+0x3a0>
        break;
 800dc82:	bf00      	nop
 800dc84:	e008      	b.n	800dc98 <RadioIrqProcess+0x3a0>
        break;
 800dc86:	bf00      	nop
 800dc88:	e006      	b.n	800dc98 <RadioIrqProcess+0x3a0>
        break;
 800dc8a:	bf00      	nop
 800dc8c:	e004      	b.n	800dc98 <RadioIrqProcess+0x3a0>
        break;
 800dc8e:	bf00      	nop
 800dc90:	e002      	b.n	800dc98 <RadioIrqProcess+0x3a0>
        break;
 800dc92:	bf00      	nop
 800dc94:	e000      	b.n	800dc98 <RadioIrqProcess+0x3a0>
        break;
 800dc96:	bf00      	nop
    }
}
 800dc98:	bf00      	nop
 800dc9a:	370c      	adds	r7, #12
 800dc9c:	46bd      	mov	sp, r7
 800dc9e:	bd90      	pop	{r4, r7, pc}
 800dca0:	20006e24 	.word	0x20006e24
 800dca4:	0800d77f 	.word	0x0800d77f
 800dca8:	0800d7a3 	.word	0x0800d7a3
 800dcac:	20006e20 	.word	0x20006e20

0800dcb0 <RadioTxPrbs>:

static void RadioTxPrbs( void )
{
 800dcb0:	b580      	push	{r7, lr}
 800dcb2:	af00      	add	r7, sp, #0
    SUBGRF_SetSwitch( SubgRf.AntSwitchPaSelect, RFSWITCH_TX );
 800dcb4:	4b09      	ldr	r3, [pc, #36]	; (800dcdc <RadioTxPrbs+0x2c>)
 800dcb6:	f893 3056 	ldrb.w	r3, [r3, #86]	; 0x56
 800dcba:	2101      	movs	r1, #1
 800dcbc:	4618      	mov	r0, r3
 800dcbe:	f001 fd3b 	bl	800f738 <SUBGRF_SetSwitch>
    Radio.Write( SUBGHZ_GPKTCTL1AR, 0x2d );  // sel mode prbs9 instead of preamble
 800dcc2:	4b07      	ldr	r3, [pc, #28]	; (800dce0 <RadioTxPrbs+0x30>)
 800dcc4:	212d      	movs	r1, #45	; 0x2d
 800dcc6:	f44f 60d7 	mov.w	r0, #1720	; 0x6b8
 800dcca:	4798      	blx	r3
    SUBGRF_SetTxInfinitePreamble( );
 800dccc:	f000 ff7f 	bl	800ebce <SUBGRF_SetTxInfinitePreamble>
    SUBGRF_SetTx( 0x0fffff );
 800dcd0:	4804      	ldr	r0, [pc, #16]	; (800dce4 <RadioTxPrbs+0x34>)
 800dcd2:	f000 fed5 	bl	800ea80 <SUBGRF_SetTx>
}
 800dcd6:	bf00      	nop
 800dcd8:	bd80      	pop	{r7, pc}
 800dcda:	bf00      	nop
 800dcdc:	20006e24 	.word	0x20006e24
 800dce0:	0800d77f 	.word	0x0800d77f
 800dce4:	000fffff 	.word	0x000fffff

0800dce8 <RadioTxCw>:

static void RadioTxCw( int8_t power )
{
 800dce8:	b580      	push	{r7, lr}
 800dcea:	b084      	sub	sp, #16
 800dcec:	af00      	add	r7, sp, #0
 800dcee:	4603      	mov	r3, r0
 800dcf0:	71fb      	strb	r3, [r7, #7]
    uint8_t paselect = SUBGRF_SetRfTxPower( power );
 800dcf2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800dcf6:	4618      	mov	r0, r3
 800dcf8:	f001 fd46 	bl	800f788 <SUBGRF_SetRfTxPower>
 800dcfc:	4603      	mov	r3, r0
 800dcfe:	73fb      	strb	r3, [r7, #15]
    /* WORKAROUND - Trimming the output voltage power_ldo to 3.3V */
    SUBGRF_WriteRegister(REG_DRV_CTRL, 0x7 << 1);
 800dd00:	210e      	movs	r1, #14
 800dd02:	f640 101f 	movw	r0, #2335	; 0x91f
 800dd06:	f001 fc23 	bl	800f550 <SUBGRF_WriteRegister>
    SUBGRF_SetSwitch( paselect, RFSWITCH_TX );
 800dd0a:	7bfb      	ldrb	r3, [r7, #15]
 800dd0c:	2101      	movs	r1, #1
 800dd0e:	4618      	mov	r0, r3
 800dd10:	f001 fd12 	bl	800f738 <SUBGRF_SetSwitch>
    SUBGRF_SetTxContinuousWave( );
 800dd14:	f000 ff52 	bl	800ebbc <SUBGRF_SetTxContinuousWave>
}
 800dd18:	bf00      	nop
 800dd1a:	3710      	adds	r7, #16
 800dd1c:	46bd      	mov	sp, r7
 800dd1e:	bd80      	pop	{r7, pc}

0800dd20 <payload_integration>:

#if (RADIO_SIGFOX_ENABLE == 1)
static void payload_integration( uint8_t *outBuffer, uint8_t *inBuffer, uint8_t size )
{
 800dd20:	b480      	push	{r7}
 800dd22:	b089      	sub	sp, #36	; 0x24
 800dd24:	af00      	add	r7, sp, #0
 800dd26:	60f8      	str	r0, [r7, #12]
 800dd28:	60b9      	str	r1, [r7, #8]
 800dd2a:	4613      	mov	r3, r2
 800dd2c:	71fb      	strb	r3, [r7, #7]
    uint8_t prevInt = 0;
 800dd2e:	2300      	movs	r3, #0
 800dd30:	77fb      	strb	r3, [r7, #31]
    uint8_t currBit;
    uint8_t index_bit;
    uint8_t index_byte;
    uint8_t index_bit_out;
    uint8_t index_byte_out;
    int32_t i = 0;
 800dd32:	2300      	movs	r3, #0
 800dd34:	61bb      	str	r3, [r7, #24]

    for( i = 0; i < size; i++ )
 800dd36:	2300      	movs	r3, #0
 800dd38:	61bb      	str	r3, [r7, #24]
 800dd3a:	e011      	b.n	800dd60 <payload_integration+0x40>
    {
        /* reverse all inputs */
        inBuffer[i] = ~inBuffer[i];
 800dd3c:	69bb      	ldr	r3, [r7, #24]
 800dd3e:	68ba      	ldr	r2, [r7, #8]
 800dd40:	4413      	add	r3, r2
 800dd42:	781a      	ldrb	r2, [r3, #0]
 800dd44:	69bb      	ldr	r3, [r7, #24]
 800dd46:	68b9      	ldr	r1, [r7, #8]
 800dd48:	440b      	add	r3, r1
 800dd4a:	43d2      	mvns	r2, r2
 800dd4c:	b2d2      	uxtb	r2, r2
 800dd4e:	701a      	strb	r2, [r3, #0]
        /* init outBuffer */
        outBuffer[i] = 0;
 800dd50:	69bb      	ldr	r3, [r7, #24]
 800dd52:	68fa      	ldr	r2, [r7, #12]
 800dd54:	4413      	add	r3, r2
 800dd56:	2200      	movs	r2, #0
 800dd58:	701a      	strb	r2, [r3, #0]
    for( i = 0; i < size; i++ )
 800dd5a:	69bb      	ldr	r3, [r7, #24]
 800dd5c:	3301      	adds	r3, #1
 800dd5e:	61bb      	str	r3, [r7, #24]
 800dd60:	79fb      	ldrb	r3, [r7, #7]
 800dd62:	69ba      	ldr	r2, [r7, #24]
 800dd64:	429a      	cmp	r2, r3
 800dd66:	dbe9      	blt.n	800dd3c <payload_integration+0x1c>
    }

    for( i = 0; i < ( size * 8 ); i++ )
 800dd68:	2300      	movs	r3, #0
 800dd6a:	61bb      	str	r3, [r7, #24]
 800dd6c:	e049      	b.n	800de02 <payload_integration+0xe2>
    {
        /* index to take bit in inBuffer */
        index_bit = 7 - ( i % 8 );
 800dd6e:	69bb      	ldr	r3, [r7, #24]
 800dd70:	425a      	negs	r2, r3
 800dd72:	f003 0307 	and.w	r3, r3, #7
 800dd76:	f002 0207 	and.w	r2, r2, #7
 800dd7a:	bf58      	it	pl
 800dd7c:	4253      	negpl	r3, r2
 800dd7e:	b2db      	uxtb	r3, r3
 800dd80:	f1c3 0307 	rsb	r3, r3, #7
 800dd84:	75fb      	strb	r3, [r7, #23]
        index_byte = i / 8;
 800dd86:	69bb      	ldr	r3, [r7, #24]
 800dd88:	2b00      	cmp	r3, #0
 800dd8a:	da00      	bge.n	800dd8e <payload_integration+0x6e>
 800dd8c:	3307      	adds	r3, #7
 800dd8e:	10db      	asrs	r3, r3, #3
 800dd90:	75bb      	strb	r3, [r7, #22]
        /* index to place bit in outBuffer is shifted 1 bit right */
        index_bit_out = 7 - ( ( i + 1 ) % 8 );
 800dd92:	69bb      	ldr	r3, [r7, #24]
 800dd94:	3301      	adds	r3, #1
 800dd96:	425a      	negs	r2, r3
 800dd98:	f003 0307 	and.w	r3, r3, #7
 800dd9c:	f002 0207 	and.w	r2, r2, #7
 800dda0:	bf58      	it	pl
 800dda2:	4253      	negpl	r3, r2
 800dda4:	b2db      	uxtb	r3, r3
 800dda6:	f1c3 0307 	rsb	r3, r3, #7
 800ddaa:	757b      	strb	r3, [r7, #21]
        index_byte_out = ( i + 1 ) / 8;
 800ddac:	69bb      	ldr	r3, [r7, #24]
 800ddae:	3301      	adds	r3, #1
 800ddb0:	2b00      	cmp	r3, #0
 800ddb2:	da00      	bge.n	800ddb6 <payload_integration+0x96>
 800ddb4:	3307      	adds	r3, #7
 800ddb6:	10db      	asrs	r3, r3, #3
 800ddb8:	753b      	strb	r3, [r7, #20]
        /* extract current bit from input */
        currBit = ( inBuffer[index_byte] >> index_bit ) & 0x01;
 800ddba:	7dbb      	ldrb	r3, [r7, #22]
 800ddbc:	68ba      	ldr	r2, [r7, #8]
 800ddbe:	4413      	add	r3, r2
 800ddc0:	781b      	ldrb	r3, [r3, #0]
 800ddc2:	461a      	mov	r2, r3
 800ddc4:	7dfb      	ldrb	r3, [r7, #23]
 800ddc6:	fa42 f303 	asr.w	r3, r2, r3
 800ddca:	b2db      	uxtb	r3, r3
 800ddcc:	f003 0301 	and.w	r3, r3, #1
 800ddd0:	74fb      	strb	r3, [r7, #19]
        /* integration */
        prevInt ^= currBit;
 800ddd2:	7ffa      	ldrb	r2, [r7, #31]
 800ddd4:	7cfb      	ldrb	r3, [r7, #19]
 800ddd6:	4053      	eors	r3, r2
 800ddd8:	77fb      	strb	r3, [r7, #31]
        /* write result integration in output */
        outBuffer[index_byte_out] |= ( prevInt << index_bit_out );
 800ddda:	7d3b      	ldrb	r3, [r7, #20]
 800dddc:	68fa      	ldr	r2, [r7, #12]
 800ddde:	4413      	add	r3, r2
 800dde0:	781b      	ldrb	r3, [r3, #0]
 800dde2:	b25a      	sxtb	r2, r3
 800dde4:	7ff9      	ldrb	r1, [r7, #31]
 800dde6:	7d7b      	ldrb	r3, [r7, #21]
 800dde8:	fa01 f303 	lsl.w	r3, r1, r3
 800ddec:	b25b      	sxtb	r3, r3
 800ddee:	4313      	orrs	r3, r2
 800ddf0:	b259      	sxtb	r1, r3
 800ddf2:	7d3b      	ldrb	r3, [r7, #20]
 800ddf4:	68fa      	ldr	r2, [r7, #12]
 800ddf6:	4413      	add	r3, r2
 800ddf8:	b2ca      	uxtb	r2, r1
 800ddfa:	701a      	strb	r2, [r3, #0]
    for( i = 0; i < ( size * 8 ); i++ )
 800ddfc:	69bb      	ldr	r3, [r7, #24]
 800ddfe:	3301      	adds	r3, #1
 800de00:	61bb      	str	r3, [r7, #24]
 800de02:	79fb      	ldrb	r3, [r7, #7]
 800de04:	00db      	lsls	r3, r3, #3
 800de06:	69ba      	ldr	r2, [r7, #24]
 800de08:	429a      	cmp	r2, r3
 800de0a:	dbb0      	blt.n	800dd6e <payload_integration+0x4e>
    }

    outBuffer[size] = ( prevInt << 7 ) | ( prevInt << 6 ) | ( ( ( !prevInt ) & 0x01 ) << 5 ) ;
 800de0c:	7ffb      	ldrb	r3, [r7, #31]
 800de0e:	01db      	lsls	r3, r3, #7
 800de10:	b25a      	sxtb	r2, r3
 800de12:	7ffb      	ldrb	r3, [r7, #31]
 800de14:	019b      	lsls	r3, r3, #6
 800de16:	b25b      	sxtb	r3, r3
 800de18:	4313      	orrs	r3, r2
 800de1a:	b25b      	sxtb	r3, r3
 800de1c:	7ffa      	ldrb	r2, [r7, #31]
 800de1e:	2a00      	cmp	r2, #0
 800de20:	d101      	bne.n	800de26 <payload_integration+0x106>
 800de22:	2220      	movs	r2, #32
 800de24:	e000      	b.n	800de28 <payload_integration+0x108>
 800de26:	2200      	movs	r2, #0
 800de28:	4313      	orrs	r3, r2
 800de2a:	b259      	sxtb	r1, r3
 800de2c:	79fb      	ldrb	r3, [r7, #7]
 800de2e:	68fa      	ldr	r2, [r7, #12]
 800de30:	4413      	add	r3, r2
 800de32:	b2ca      	uxtb	r2, r1
 800de34:	701a      	strb	r2, [r3, #0]
}
 800de36:	bf00      	nop
 800de38:	3724      	adds	r7, #36	; 0x24
 800de3a:	46bd      	mov	sp, r7
 800de3c:	bc80      	pop	{r7}
 800de3e:	4770      	bx	lr

0800de40 <RadioSetRxGenericConfig>:
#endif /*RADIO_SIGFOX_ENABLE == 1*/

static int32_t RadioSetRxGenericConfig( GenericModems_t modem, RxConfigGeneric_t *config, uint32_t rxContinuous,
                                        uint32_t symbTimeout )
{
 800de40:	b580      	push	{r7, lr}
 800de42:	b08c      	sub	sp, #48	; 0x30
 800de44:	af00      	add	r7, sp, #0
 800de46:	60b9      	str	r1, [r7, #8]
 800de48:	607a      	str	r2, [r7, #4]
 800de4a:	603b      	str	r3, [r7, #0]
 800de4c:	4603      	mov	r3, r0
 800de4e:	73fb      	strb	r3, [r7, #15]
#if (RADIO_GENERIC_CONFIG_ENABLE == 1)
    int32_t status = 0;
 800de50:	2300      	movs	r3, #0
 800de52:	62bb      	str	r3, [r7, #40]	; 0x28
    uint8_t syncword[8] = {0};
 800de54:	2300      	movs	r3, #0
 800de56:	623b      	str	r3, [r7, #32]
 800de58:	2300      	movs	r3, #0
 800de5a:	627b      	str	r3, [r7, #36]	; 0x24
    uint8_t MaxPayloadLength;

    RFW_DeInit( ); /* switch Off FwPacketDecoding by default */
 800de5c:	f001 fe5f 	bl	800fb1e <RFW_DeInit>

    if( rxContinuous != 0 )
 800de60:	687b      	ldr	r3, [r7, #4]
 800de62:	2b00      	cmp	r3, #0
 800de64:	d001      	beq.n	800de6a <RadioSetRxGenericConfig+0x2a>
    {
        symbTimeout = 0;
 800de66:	2300      	movs	r3, #0
 800de68:	603b      	str	r3, [r7, #0]
    }
    SubgRf.RxContinuous = ( rxContinuous == 0 ) ? false : true;
 800de6a:	687b      	ldr	r3, [r7, #4]
 800de6c:	2b00      	cmp	r3, #0
 800de6e:	bf14      	ite	ne
 800de70:	2301      	movne	r3, #1
 800de72:	2300      	moveq	r3, #0
 800de74:	b2da      	uxtb	r2, r3
 800de76:	4ba3      	ldr	r3, [pc, #652]	; (800e104 <RadioSetRxGenericConfig+0x2c4>)
 800de78:	705a      	strb	r2, [r3, #1]

    switch( modem )
 800de7a:	7bfb      	ldrb	r3, [r7, #15]
 800de7c:	2b00      	cmp	r3, #0
 800de7e:	d003      	beq.n	800de88 <RadioSetRxGenericConfig+0x48>
 800de80:	2b01      	cmp	r3, #1
 800de82:	f000 80dc 	beq.w	800e03e <RadioSetRxGenericConfig+0x1fe>

        // Timeout Max, Timeout handled directly in SetRx function
        SubgRf.RxTimeout = 0xFFFF;
        break;
    default:
        break;
 800de86:	e194      	b.n	800e1b2 <RadioSetRxGenericConfig+0x372>
        if( ( config->fsk.BitRate == 0 ) || ( config->fsk.PreambleLen == 0 ) )
 800de88:	68bb      	ldr	r3, [r7, #8]
 800de8a:	689b      	ldr	r3, [r3, #8]
 800de8c:	2b00      	cmp	r3, #0
 800de8e:	d003      	beq.n	800de98 <RadioSetRxGenericConfig+0x58>
 800de90:	68bb      	ldr	r3, [r7, #8]
 800de92:	68db      	ldr	r3, [r3, #12]
 800de94:	2b00      	cmp	r3, #0
 800de96:	d102      	bne.n	800de9e <RadioSetRxGenericConfig+0x5e>
            return -1;
 800de98:	f04f 33ff 	mov.w	r3, #4294967295
 800de9c:	e18a      	b.n	800e1b4 <RadioSetRxGenericConfig+0x374>
        if( config->fsk.SyncWordLength > 8 )
 800de9e:	68bb      	ldr	r3, [r7, #8]
 800dea0:	7f9b      	ldrb	r3, [r3, #30]
 800dea2:	2b08      	cmp	r3, #8
 800dea4:	d902      	bls.n	800deac <RadioSetRxGenericConfig+0x6c>
            return -1;
 800dea6:	f04f 33ff 	mov.w	r3, #4294967295
 800deaa:	e183      	b.n	800e1b4 <RadioSetRxGenericConfig+0x374>
            RADIO_MEMCPY8( syncword, config->fsk.SyncWord, config->fsk.SyncWordLength );
 800deac:	68bb      	ldr	r3, [r7, #8]
 800deae:	6919      	ldr	r1, [r3, #16]
 800deb0:	68bb      	ldr	r3, [r7, #8]
 800deb2:	7f9b      	ldrb	r3, [r3, #30]
 800deb4:	b29a      	uxth	r2, r3
 800deb6:	f107 0320 	add.w	r3, r7, #32
 800deba:	4618      	mov	r0, r3
 800debc:	f008 fe3c 	bl	8016b38 <UTIL_MEM_cpy_8>
        SUBGRF_SetStopRxTimerOnPreambleDetect( ( config->fsk.StopTimerOnPreambleDetect == 0 ) ? false : true );
 800dec0:	68bb      	ldr	r3, [r7, #8]
 800dec2:	681b      	ldr	r3, [r3, #0]
 800dec4:	2b00      	cmp	r3, #0
 800dec6:	bf14      	ite	ne
 800dec8:	2301      	movne	r3, #1
 800deca:	2300      	moveq	r3, #0
 800decc:	b2db      	uxtb	r3, r3
 800dece:	4618      	mov	r0, r3
 800ded0:	f000 fe86 	bl	800ebe0 <SUBGRF_SetStopRxTimerOnPreambleDetect>
        SubgRf.ModulationParams.PacketType = PACKET_TYPE_GFSK;
 800ded4:	4b8b      	ldr	r3, [pc, #556]	; (800e104 <RadioSetRxGenericConfig+0x2c4>)
 800ded6:	2200      	movs	r2, #0
 800ded8:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
        SubgRf.ModulationParams.Params.Gfsk.BitRate = config->fsk.BitRate;
 800dedc:	68bb      	ldr	r3, [r7, #8]
 800dede:	689b      	ldr	r3, [r3, #8]
 800dee0:	4a88      	ldr	r2, [pc, #544]	; (800e104 <RadioSetRxGenericConfig+0x2c4>)
 800dee2:	63d3      	str	r3, [r2, #60]	; 0x3c
        SubgRf.ModulationParams.Params.Gfsk.ModulationShaping = ( RadioModShapings_t ) config->fsk.ModulationShaping;
 800dee4:	68bb      	ldr	r3, [r7, #8]
 800dee6:	f893 2020 	ldrb.w	r2, [r3, #32]
 800deea:	4b86      	ldr	r3, [pc, #536]	; (800e104 <RadioSetRxGenericConfig+0x2c4>)
 800deec:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
        SubgRf.ModulationParams.Params.Gfsk.Bandwidth = SUBGRF_GetFskBandwidthRegValue( config->fsk.Bandwidth );
 800def0:	68bb      	ldr	r3, [r7, #8]
 800def2:	685b      	ldr	r3, [r3, #4]
 800def4:	4618      	mov	r0, r3
 800def6:	f001 fd45 	bl	800f984 <SUBGRF_GetFskBandwidthRegValue>
 800defa:	4603      	mov	r3, r0
 800defc:	461a      	mov	r2, r3
 800defe:	4b81      	ldr	r3, [pc, #516]	; (800e104 <RadioSetRxGenericConfig+0x2c4>)
 800df00:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
        SubgRf.PacketParams.PacketType = PACKET_TYPE_GFSK;
 800df04:	4b7f      	ldr	r3, [pc, #508]	; (800e104 <RadioSetRxGenericConfig+0x2c4>)
 800df06:	2200      	movs	r2, #0
 800df08:	739a      	strb	r2, [r3, #14]
        SubgRf.PacketParams.Params.Gfsk.PreambleLength = ( config->fsk.PreambleLen ) << 3 ; // convert byte into bit
 800df0a:	68bb      	ldr	r3, [r7, #8]
 800df0c:	68db      	ldr	r3, [r3, #12]
 800df0e:	b29b      	uxth	r3, r3
 800df10:	00db      	lsls	r3, r3, #3
 800df12:	b29a      	uxth	r2, r3
 800df14:	4b7b      	ldr	r3, [pc, #492]	; (800e104 <RadioSetRxGenericConfig+0x2c4>)
 800df16:	821a      	strh	r2, [r3, #16]
        SubgRf.PacketParams.Params.Gfsk.PreambleMinDetect = ( RadioPreambleDetection_t ) config->fsk.PreambleMinDetect;
 800df18:	68bb      	ldr	r3, [r7, #8]
 800df1a:	7fda      	ldrb	r2, [r3, #31]
 800df1c:	4b79      	ldr	r3, [pc, #484]	; (800e104 <RadioSetRxGenericConfig+0x2c4>)
 800df1e:	749a      	strb	r2, [r3, #18]
        SubgRf.PacketParams.Params.Gfsk.SyncWordLength = ( config->fsk.SyncWordLength ) << 3; // convert byte into bit
 800df20:	68bb      	ldr	r3, [r7, #8]
 800df22:	7f9b      	ldrb	r3, [r3, #30]
 800df24:	00db      	lsls	r3, r3, #3
 800df26:	b2da      	uxtb	r2, r3
 800df28:	4b76      	ldr	r3, [pc, #472]	; (800e104 <RadioSetRxGenericConfig+0x2c4>)
 800df2a:	74da      	strb	r2, [r3, #19]
        SubgRf.PacketParams.Params.Gfsk.AddrComp = ( RadioAddressComp_t ) config->fsk.AddrComp;
 800df2c:	68bb      	ldr	r3, [r7, #8]
 800df2e:	f893 2021 	ldrb.w	r2, [r3, #33]	; 0x21
 800df32:	4b74      	ldr	r3, [pc, #464]	; (800e104 <RadioSetRxGenericConfig+0x2c4>)
 800df34:	751a      	strb	r2, [r3, #20]
        if( config->fsk.LengthMode == RADIO_FSK_PACKET_FIXED_LENGTH )
 800df36:	68bb      	ldr	r3, [r7, #8]
 800df38:	f893 3022 	ldrb.w	r3, [r3, #34]	; 0x22
 800df3c:	2b00      	cmp	r3, #0
 800df3e:	d105      	bne.n	800df4c <RadioSetRxGenericConfig+0x10c>
            SubgRf.PacketParams.Params.Gfsk.PayloadLength = config->fsk.MaxPayloadLength;
 800df40:	68bb      	ldr	r3, [r7, #8]
 800df42:	695b      	ldr	r3, [r3, #20]
 800df44:	b2da      	uxtb	r2, r3
 800df46:	4b6f      	ldr	r3, [pc, #444]	; (800e104 <RadioSetRxGenericConfig+0x2c4>)
 800df48:	759a      	strb	r2, [r3, #22]
 800df4a:	e00b      	b.n	800df64 <RadioSetRxGenericConfig+0x124>
        else if( config->fsk.LengthMode == RADIO_FSK_PACKET_2BYTES_LENGTH )
 800df4c:	68bb      	ldr	r3, [r7, #8]
 800df4e:	f893 3022 	ldrb.w	r3, [r3, #34]	; 0x22
 800df52:	2b02      	cmp	r3, #2
 800df54:	d103      	bne.n	800df5e <RadioSetRxGenericConfig+0x11e>
            SubgRf.PacketParams.Params.Gfsk.PayloadLength = 0xFF;
 800df56:	4b6b      	ldr	r3, [pc, #428]	; (800e104 <RadioSetRxGenericConfig+0x2c4>)
 800df58:	22ff      	movs	r2, #255	; 0xff
 800df5a:	759a      	strb	r2, [r3, #22]
 800df5c:	e002      	b.n	800df64 <RadioSetRxGenericConfig+0x124>
            SubgRf.PacketParams.Params.Gfsk.PayloadLength = 0xFF;
 800df5e:	4b69      	ldr	r3, [pc, #420]	; (800e104 <RadioSetRxGenericConfig+0x2c4>)
 800df60:	22ff      	movs	r2, #255	; 0xff
 800df62:	759a      	strb	r2, [r3, #22]
        if( ( config->fsk.Whitening == RADIO_FSK_DC_IBM_WHITENING )
 800df64:	68bb      	ldr	r3, [r7, #8]
 800df66:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800df6a:	2b02      	cmp	r3, #2
 800df6c:	d004      	beq.n	800df78 <RadioSetRxGenericConfig+0x138>
            || ( config->fsk.LengthMode == RADIO_FSK_PACKET_2BYTES_LENGTH ) )
 800df6e:	68bb      	ldr	r3, [r7, #8]
 800df70:	f893 3022 	ldrb.w	r3, [r3, #34]	; 0x22
 800df74:	2b02      	cmp	r3, #2
 800df76:	d12d      	bne.n	800dfd4 <RadioSetRxGenericConfig+0x194>
            if( ( config->fsk.CrcLength != RADIO_FSK_CRC_2_BYTES_IBM ) && ( config->fsk.CrcLength != RADIO_FSK_CRC_2_BYTES_CCIT )
 800df78:	68bb      	ldr	r3, [r7, #8]
 800df7a:	f893 3023 	ldrb.w	r3, [r3, #35]	; 0x23
 800df7e:	2bf1      	cmp	r3, #241	; 0xf1
 800df80:	d00c      	beq.n	800df9c <RadioSetRxGenericConfig+0x15c>
 800df82:	68bb      	ldr	r3, [r7, #8]
 800df84:	f893 3023 	ldrb.w	r3, [r3, #35]	; 0x23
 800df88:	2bf2      	cmp	r3, #242	; 0xf2
 800df8a:	d007      	beq.n	800df9c <RadioSetRxGenericConfig+0x15c>
                && ( config->fsk.CrcLength != RADIO_FSK_CRC_OFF ) )
 800df8c:	68bb      	ldr	r3, [r7, #8]
 800df8e:	f893 3023 	ldrb.w	r3, [r3, #35]	; 0x23
 800df92:	2b01      	cmp	r3, #1
 800df94:	d002      	beq.n	800df9c <RadioSetRxGenericConfig+0x15c>
                return -1;
 800df96:	f04f 33ff 	mov.w	r3, #4294967295
 800df9a:	e10b      	b.n	800e1b4 <RadioSetRxGenericConfig+0x374>
            ConfigGeneric.rtx = CONFIG_RX;
 800df9c:	2300      	movs	r3, #0
 800df9e:	773b      	strb	r3, [r7, #28]
            ConfigGeneric.RxConfig = config;
 800dfa0:	68bb      	ldr	r3, [r7, #8]
 800dfa2:	61bb      	str	r3, [r7, #24]
            if( 0UL != RFW_Init( &ConfigGeneric, RadioEvents, &RxTimeoutTimer ) )
 800dfa4:	4b58      	ldr	r3, [pc, #352]	; (800e108 <RadioSetRxGenericConfig+0x2c8>)
 800dfa6:	6819      	ldr	r1, [r3, #0]
 800dfa8:	f107 0314 	add.w	r3, r7, #20
 800dfac:	4a57      	ldr	r2, [pc, #348]	; (800e10c <RadioSetRxGenericConfig+0x2cc>)
 800dfae:	4618      	mov	r0, r3
 800dfb0:	f001 fda8 	bl	800fb04 <RFW_Init>
 800dfb4:	4603      	mov	r3, r0
 800dfb6:	2b00      	cmp	r3, #0
 800dfb8:	d002      	beq.n	800dfc0 <RadioSetRxGenericConfig+0x180>
                return -1;
 800dfba:	f04f 33ff 	mov.w	r3, #4294967295
 800dfbe:	e0f9      	b.n	800e1b4 <RadioSetRxGenericConfig+0x374>
            SubgRf.PacketParams.Params.Gfsk.DcFree = ( RadioDcFree_t ) RADIO_FSK_DC_FREE_OFF;
 800dfc0:	4b50      	ldr	r3, [pc, #320]	; (800e104 <RadioSetRxGenericConfig+0x2c4>)
 800dfc2:	2200      	movs	r2, #0
 800dfc4:	761a      	strb	r2, [r3, #24]
            SubgRf.PacketParams.Params.Gfsk.CrcLength = ( RadioCrcTypes_t ) RADIO_CRC_OFF;
 800dfc6:	4b4f      	ldr	r3, [pc, #316]	; (800e104 <RadioSetRxGenericConfig+0x2c4>)
 800dfc8:	2201      	movs	r2, #1
 800dfca:	75da      	strb	r2, [r3, #23]
            SubgRf.PacketParams.Params.Gfsk.HeaderType = ( RadioPacketLengthModes_t ) RADIO_PACKET_FIXED_LENGTH;
 800dfcc:	4b4d      	ldr	r3, [pc, #308]	; (800e104 <RadioSetRxGenericConfig+0x2c4>)
 800dfce:	2200      	movs	r2, #0
 800dfd0:	755a      	strb	r2, [r3, #21]
        {
 800dfd2:	e00e      	b.n	800dff2 <RadioSetRxGenericConfig+0x1b2>
            SubgRf.PacketParams.Params.Gfsk.CrcLength = ( RadioCrcTypes_t ) config->fsk.CrcLength;
 800dfd4:	68bb      	ldr	r3, [r7, #8]
 800dfd6:	f893 2023 	ldrb.w	r2, [r3, #35]	; 0x23
 800dfda:	4b4a      	ldr	r3, [pc, #296]	; (800e104 <RadioSetRxGenericConfig+0x2c4>)
 800dfdc:	75da      	strb	r2, [r3, #23]
            SubgRf.PacketParams.Params.Gfsk.DcFree = ( RadioDcFree_t ) config->fsk.Whitening;
 800dfde:	68bb      	ldr	r3, [r7, #8]
 800dfe0:	f893 2024 	ldrb.w	r2, [r3, #36]	; 0x24
 800dfe4:	4b47      	ldr	r3, [pc, #284]	; (800e104 <RadioSetRxGenericConfig+0x2c4>)
 800dfe6:	761a      	strb	r2, [r3, #24]
            SubgRf.PacketParams.Params.Gfsk.HeaderType = ( RadioPacketLengthModes_t ) config->fsk.LengthMode;
 800dfe8:	68bb      	ldr	r3, [r7, #8]
 800dfea:	f893 2022 	ldrb.w	r2, [r3, #34]	; 0x22
 800dfee:	4b45      	ldr	r3, [pc, #276]	; (800e104 <RadioSetRxGenericConfig+0x2c4>)
 800dff0:	755a      	strb	r2, [r3, #21]
        RadioStandby( );
 800dff2:	f7ff faea 	bl	800d5ca <RadioStandby>
        RadioSetModem( MODEM_FSK );
 800dff6:	2000      	movs	r0, #0
 800dff8:	f7fe fc80 	bl	800c8fc <RadioSetModem>
        SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 800dffc:	4844      	ldr	r0, [pc, #272]	; (800e110 <RadioSetRxGenericConfig+0x2d0>)
 800dffe:	f001 f88d 	bl	800f11c <SUBGRF_SetModulationParams>
        SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 800e002:	4844      	ldr	r0, [pc, #272]	; (800e114 <RadioSetRxGenericConfig+0x2d4>)
 800e004:	f001 f95c 	bl	800f2c0 <SUBGRF_SetPacketParams>
        SUBGRF_SetSyncWord( syncword );
 800e008:	f107 0320 	add.w	r3, r7, #32
 800e00c:	4618      	mov	r0, r3
 800e00e:	f000 fc20 	bl	800e852 <SUBGRF_SetSyncWord>
        SUBGRF_SetWhiteningSeed( config->fsk.whiteSeed );
 800e012:	68bb      	ldr	r3, [r7, #8]
 800e014:	8b9b      	ldrh	r3, [r3, #28]
 800e016:	4618      	mov	r0, r3
 800e018:	f000 fc6a 	bl	800e8f0 <SUBGRF_SetWhiteningSeed>
        SUBGRF_SetCrcPolynomial( config->fsk.CrcPolynomial );
 800e01c:	68bb      	ldr	r3, [r7, #8]
 800e01e:	8b1b      	ldrh	r3, [r3, #24]
 800e020:	4618      	mov	r0, r3
 800e022:	f000 fc45 	bl	800e8b0 <SUBGRF_SetCrcPolynomial>
        SubgRf.RxTimeout = ( uint32_t )( ( symbTimeout * 1000 * 8 ) / config->fsk.BitRate );
 800e026:	683b      	ldr	r3, [r7, #0]
 800e028:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 800e02c:	fb03 f202 	mul.w	r2, r3, r2
 800e030:	68bb      	ldr	r3, [r7, #8]
 800e032:	689b      	ldr	r3, [r3, #8]
 800e034:	fbb2 f3f3 	udiv	r3, r2, r3
 800e038:	4a32      	ldr	r2, [pc, #200]	; (800e104 <RadioSetRxGenericConfig+0x2c4>)
 800e03a:	6093      	str	r3, [r2, #8]
        break;
 800e03c:	e0b9      	b.n	800e1b2 <RadioSetRxGenericConfig+0x372>
        if( config->lora.PreambleLen == 0 )
 800e03e:	68bb      	ldr	r3, [r7, #8]
 800e040:	8e1b      	ldrh	r3, [r3, #48]	; 0x30
 800e042:	2b00      	cmp	r3, #0
 800e044:	d102      	bne.n	800e04c <RadioSetRxGenericConfig+0x20c>
            return -1;
 800e046:	f04f 33ff 	mov.w	r3, #4294967295
 800e04a:	e0b3      	b.n	800e1b4 <RadioSetRxGenericConfig+0x374>
        if( config->lora.LengthMode == RADIO_LORA_PACKET_FIXED_LENGTH )
 800e04c:	68bb      	ldr	r3, [r7, #8]
 800e04e:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 800e052:	2b01      	cmp	r3, #1
 800e054:	d104      	bne.n	800e060 <RadioSetRxGenericConfig+0x220>
            MaxPayloadLength = config->fsk.MaxPayloadLength;
 800e056:	68bb      	ldr	r3, [r7, #8]
 800e058:	695b      	ldr	r3, [r3, #20]
 800e05a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 800e05e:	e002      	b.n	800e066 <RadioSetRxGenericConfig+0x226>
            MaxPayloadLength = 0xFF;
 800e060:	23ff      	movs	r3, #255	; 0xff
 800e062:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
        SUBGRF_SetStopRxTimerOnPreambleDetect( ( config->lora.StopTimerOnPreambleDetect == 0 ) ? false : true );
 800e066:	68bb      	ldr	r3, [r7, #8]
 800e068:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800e06a:	2b00      	cmp	r3, #0
 800e06c:	bf14      	ite	ne
 800e06e:	2301      	movne	r3, #1
 800e070:	2300      	moveq	r3, #0
 800e072:	b2db      	uxtb	r3, r3
 800e074:	4618      	mov	r0, r3
 800e076:	f000 fdb3 	bl	800ebe0 <SUBGRF_SetStopRxTimerOnPreambleDetect>
        SUBGRF_SetLoRaSymbNumTimeout( symbTimeout );
 800e07a:	683b      	ldr	r3, [r7, #0]
 800e07c:	b2db      	uxtb	r3, r3
 800e07e:	4618      	mov	r0, r3
 800e080:	f000 fdbd 	bl	800ebfe <SUBGRF_SetLoRaSymbNumTimeout>
        SubgRf.ModulationParams.PacketType = PACKET_TYPE_LORA;
 800e084:	4b1f      	ldr	r3, [pc, #124]	; (800e104 <RadioSetRxGenericConfig+0x2c4>)
 800e086:	2201      	movs	r2, #1
 800e088:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
        SubgRf.ModulationParams.Params.LoRa.SpreadingFactor = ( RadioLoRaSpreadingFactors_t ) config->lora.SpreadingFactor;
 800e08c:	68bb      	ldr	r3, [r7, #8]
 800e08e:	f893 202c 	ldrb.w	r2, [r3, #44]	; 0x2c
 800e092:	4b1c      	ldr	r3, [pc, #112]	; (800e104 <RadioSetRxGenericConfig+0x2c4>)
 800e094:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
        SubgRf.ModulationParams.Params.LoRa.Bandwidth = ( RadioLoRaBandwidths_t ) config->lora.Bandwidth;
 800e098:	68bb      	ldr	r3, [r7, #8]
 800e09a:	f893 202d 	ldrb.w	r2, [r3, #45]	; 0x2d
 800e09e:	4b19      	ldr	r3, [pc, #100]	; (800e104 <RadioSetRxGenericConfig+0x2c4>)
 800e0a0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
        SubgRf.ModulationParams.Params.LoRa.CodingRate = ( RadioLoRaCodingRates_t ) config->lora.Coderate;
 800e0a4:	68bb      	ldr	r3, [r7, #8]
 800e0a6:	f893 202e 	ldrb.w	r2, [r3, #46]	; 0x2e
 800e0aa:	4b16      	ldr	r3, [pc, #88]	; (800e104 <RadioSetRxGenericConfig+0x2c4>)
 800e0ac:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52
        switch( config->lora.LowDatarateOptimize )
 800e0b0:	68bb      	ldr	r3, [r7, #8]
 800e0b2:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800e0b6:	2b02      	cmp	r3, #2
 800e0b8:	d010      	beq.n	800e0dc <RadioSetRxGenericConfig+0x29c>
 800e0ba:	2b02      	cmp	r3, #2
 800e0bc:	dc2c      	bgt.n	800e118 <RadioSetRxGenericConfig+0x2d8>
 800e0be:	2b00      	cmp	r3, #0
 800e0c0:	d002      	beq.n	800e0c8 <RadioSetRxGenericConfig+0x288>
 800e0c2:	2b01      	cmp	r3, #1
 800e0c4:	d005      	beq.n	800e0d2 <RadioSetRxGenericConfig+0x292>
            break;
 800e0c6:	e027      	b.n	800e118 <RadioSetRxGenericConfig+0x2d8>
            SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0;
 800e0c8:	4b0e      	ldr	r3, [pc, #56]	; (800e104 <RadioSetRxGenericConfig+0x2c4>)
 800e0ca:	2200      	movs	r2, #0
 800e0cc:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
            break;
 800e0d0:	e023      	b.n	800e11a <RadioSetRxGenericConfig+0x2da>
            SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 1;
 800e0d2:	4b0c      	ldr	r3, [pc, #48]	; (800e104 <RadioSetRxGenericConfig+0x2c4>)
 800e0d4:	2201      	movs	r2, #1
 800e0d6:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
            break;
 800e0da:	e01e      	b.n	800e11a <RadioSetRxGenericConfig+0x2da>
            if( ( config->lora.SpreadingFactor == RADIO_LORA_SF11 ) || ( config->lora.SpreadingFactor == RADIO_LORA_SF12 ) )
 800e0dc:	68bb      	ldr	r3, [r7, #8]
 800e0de:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 800e0e2:	2b0b      	cmp	r3, #11
 800e0e4:	d004      	beq.n	800e0f0 <RadioSetRxGenericConfig+0x2b0>
 800e0e6:	68bb      	ldr	r3, [r7, #8]
 800e0e8:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 800e0ec:	2b0c      	cmp	r3, #12
 800e0ee:	d104      	bne.n	800e0fa <RadioSetRxGenericConfig+0x2ba>
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 1;
 800e0f0:	4b04      	ldr	r3, [pc, #16]	; (800e104 <RadioSetRxGenericConfig+0x2c4>)
 800e0f2:	2201      	movs	r2, #1
 800e0f4:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
            break;
 800e0f8:	e00f      	b.n	800e11a <RadioSetRxGenericConfig+0x2da>
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0;
 800e0fa:	4b02      	ldr	r3, [pc, #8]	; (800e104 <RadioSetRxGenericConfig+0x2c4>)
 800e0fc:	2200      	movs	r2, #0
 800e0fe:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
            break;
 800e102:	e00a      	b.n	800e11a <RadioSetRxGenericConfig+0x2da>
 800e104:	20006e24 	.word	0x20006e24
 800e108:	20006e20 	.word	0x20006e20
 800e10c:	20006e84 	.word	0x20006e84
 800e110:	20006e5c 	.word	0x20006e5c
 800e114:	20006e32 	.word	0x20006e32
            break;
 800e118:	bf00      	nop
        SubgRf.PacketParams.PacketType = PACKET_TYPE_LORA;
 800e11a:	4b28      	ldr	r3, [pc, #160]	; (800e1bc <RadioSetRxGenericConfig+0x37c>)
 800e11c:	2201      	movs	r2, #1
 800e11e:	739a      	strb	r2, [r3, #14]
        SubgRf.PacketParams.Params.LoRa.PreambleLength = config->lora.PreambleLen;
 800e120:	68bb      	ldr	r3, [r7, #8]
 800e122:	8e1a      	ldrh	r2, [r3, #48]	; 0x30
 800e124:	4b25      	ldr	r3, [pc, #148]	; (800e1bc <RadioSetRxGenericConfig+0x37c>)
 800e126:	839a      	strh	r2, [r3, #28]
        SubgRf.PacketParams.Params.LoRa.HeaderType = ( RadioLoRaPacketLengthsMode_t ) config->lora.LengthMode;
 800e128:	68bb      	ldr	r3, [r7, #8]
 800e12a:	f893 2032 	ldrb.w	r2, [r3, #50]	; 0x32
 800e12e:	4b23      	ldr	r3, [pc, #140]	; (800e1bc <RadioSetRxGenericConfig+0x37c>)
 800e130:	779a      	strb	r2, [r3, #30]
        SubgRf.PacketParams.Params.LoRa.PayloadLength = MaxPayloadLength;
 800e132:	4a22      	ldr	r2, [pc, #136]	; (800e1bc <RadioSetRxGenericConfig+0x37c>)
 800e134:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800e138:	77d3      	strb	r3, [r2, #31]
        SubgRf.PacketParams.Params.LoRa.CrcMode = ( RadioLoRaCrcModes_t ) config->lora.CrcMode;
 800e13a:	68bb      	ldr	r3, [r7, #8]
 800e13c:	f893 2034 	ldrb.w	r2, [r3, #52]	; 0x34
 800e140:	4b1e      	ldr	r3, [pc, #120]	; (800e1bc <RadioSetRxGenericConfig+0x37c>)
 800e142:	f883 2020 	strb.w	r2, [r3, #32]
        SubgRf.PacketParams.Params.LoRa.InvertIQ = ( RadioLoRaIQModes_t ) config->lora.IqInverted;
 800e146:	68bb      	ldr	r3, [r7, #8]
 800e148:	f893 2035 	ldrb.w	r2, [r3, #53]	; 0x35
 800e14c:	4b1b      	ldr	r3, [pc, #108]	; (800e1bc <RadioSetRxGenericConfig+0x37c>)
 800e14e:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
        RadioStandby( );
 800e152:	f7ff fa3a 	bl	800d5ca <RadioStandby>
        RadioSetModem( MODEM_LORA );
 800e156:	2001      	movs	r0, #1
 800e158:	f7fe fbd0 	bl	800c8fc <RadioSetModem>
        SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 800e15c:	4818      	ldr	r0, [pc, #96]	; (800e1c0 <RadioSetRxGenericConfig+0x380>)
 800e15e:	f000 ffdd 	bl	800f11c <SUBGRF_SetModulationParams>
        SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 800e162:	4818      	ldr	r0, [pc, #96]	; (800e1c4 <RadioSetRxGenericConfig+0x384>)
 800e164:	f001 f8ac 	bl	800f2c0 <SUBGRF_SetPacketParams>
        if( SubgRf.PacketParams.Params.LoRa.InvertIQ == LORA_IQ_INVERTED )
 800e168:	4b14      	ldr	r3, [pc, #80]	; (800e1bc <RadioSetRxGenericConfig+0x37c>)
 800e16a:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 800e16e:	2b01      	cmp	r3, #1
 800e170:	d10d      	bne.n	800e18e <RadioSetRxGenericConfig+0x34e>
            SUBGRF_WriteRegister( SUBGHZ_LIQPOLR, SUBGRF_ReadRegister( SUBGHZ_LIQPOLR ) & ~( 1 << 2 ) );
 800e172:	f240 7036 	movw	r0, #1846	; 0x736
 800e176:	f001 f9ff 	bl	800f578 <SUBGRF_ReadRegister>
 800e17a:	4603      	mov	r3, r0
 800e17c:	f023 0304 	bic.w	r3, r3, #4
 800e180:	b2db      	uxtb	r3, r3
 800e182:	4619      	mov	r1, r3
 800e184:	f240 7036 	movw	r0, #1846	; 0x736
 800e188:	f001 f9e2 	bl	800f550 <SUBGRF_WriteRegister>
 800e18c:	e00c      	b.n	800e1a8 <RadioSetRxGenericConfig+0x368>
            SUBGRF_WriteRegister( SUBGHZ_LIQPOLR, SUBGRF_ReadRegister( SUBGHZ_LIQPOLR ) | ( 1 << 2 ) );
 800e18e:	f240 7036 	movw	r0, #1846	; 0x736
 800e192:	f001 f9f1 	bl	800f578 <SUBGRF_ReadRegister>
 800e196:	4603      	mov	r3, r0
 800e198:	f043 0304 	orr.w	r3, r3, #4
 800e19c:	b2db      	uxtb	r3, r3
 800e19e:	4619      	mov	r1, r3
 800e1a0:	f240 7036 	movw	r0, #1846	; 0x736
 800e1a4:	f001 f9d4 	bl	800f550 <SUBGRF_WriteRegister>
        SubgRf.RxTimeout = 0xFFFF;
 800e1a8:	4b04      	ldr	r3, [pc, #16]	; (800e1bc <RadioSetRxGenericConfig+0x37c>)
 800e1aa:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800e1ae:	609a      	str	r2, [r3, #8]
        break;
 800e1b0:	bf00      	nop
    }
    return status;
 800e1b2:	6abb      	ldr	r3, [r7, #40]	; 0x28
#else /* RADIO_GENERIC_CONFIG_ENABLE == 1*/
    return -1;
#endif /* RADIO_GENERIC_CONFIG_ENABLE == 0*/
}
 800e1b4:	4618      	mov	r0, r3
 800e1b6:	3730      	adds	r7, #48	; 0x30
 800e1b8:	46bd      	mov	sp, r7
 800e1ba:	bd80      	pop	{r7, pc}
 800e1bc:	20006e24 	.word	0x20006e24
 800e1c0:	20006e5c 	.word	0x20006e5c
 800e1c4:	20006e32 	.word	0x20006e32

0800e1c8 <RadioSetTxGenericConfig>:

static int32_t RadioSetTxGenericConfig( GenericModems_t modem, TxConfigGeneric_t *config, int8_t power,
                                        uint32_t timeout )
{
 800e1c8:	b580      	push	{r7, lr}
 800e1ca:	b08e      	sub	sp, #56	; 0x38
 800e1cc:	af00      	add	r7, sp, #0
 800e1ce:	60b9      	str	r1, [r7, #8]
 800e1d0:	607b      	str	r3, [r7, #4]
 800e1d2:	4603      	mov	r3, r0
 800e1d4:	73fb      	strb	r3, [r7, #15]
 800e1d6:	4613      	mov	r3, r2
 800e1d8:	73bb      	strb	r3, [r7, #14]
#if( RADIO_LR_FHSS_IS_ON == 1 )
    /*disable LrFhss*/
    SubgRf.lr_fhss.is_lr_fhss_on = false;
#endif /* RADIO_LR_FHSS_IS_ON == 1 */
#if (RADIO_GENERIC_CONFIG_ENABLE == 1)
    uint8_t syncword[8] = {0};
 800e1da:	2300      	movs	r3, #0
 800e1dc:	62fb      	str	r3, [r7, #44]	; 0x2c
 800e1de:	2300      	movs	r3, #0
 800e1e0:	633b      	str	r3, [r7, #48]	; 0x30
    RadioModems_t radio_modem;
    RFW_DeInit( ); /* switch Off FwPacketDecoding by default */
 800e1e2:	f001 fc9c 	bl	800fb1e <RFW_DeInit>
    switch( modem )
 800e1e6:	7bfb      	ldrb	r3, [r7, #15]
 800e1e8:	2b03      	cmp	r3, #3
 800e1ea:	f200 8204 	bhi.w	800e5f6 <RadioSetTxGenericConfig+0x42e>
 800e1ee:	a201      	add	r2, pc, #4	; (adr r2, 800e1f4 <RadioSetTxGenericConfig+0x2c>)
 800e1f0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e1f4:	0800e379 	.word	0x0800e379
 800e1f8:	0800e4c1 	.word	0x0800e4c1
 800e1fc:	0800e5b9 	.word	0x0800e5b9
 800e200:	0800e205 	.word	0x0800e205
    {
    case GENERIC_MSK:
        if( config->msk.SyncWordLength > 8 )
 800e204:	68bb      	ldr	r3, [r7, #8]
 800e206:	7c9b      	ldrb	r3, [r3, #18]
 800e208:	2b08      	cmp	r3, #8
 800e20a:	d902      	bls.n	800e212 <RadioSetTxGenericConfig+0x4a>
        {
            return -1;
 800e20c:	f04f 33ff 	mov.w	r3, #4294967295
 800e210:	e206      	b.n	800e620 <RadioSetTxGenericConfig+0x458>
        }
        else
        {
            RADIO_MEMCPY8( syncword, config->msk.SyncWord, config->msk.SyncWordLength );
 800e212:	68bb      	ldr	r3, [r7, #8]
 800e214:	6899      	ldr	r1, [r3, #8]
 800e216:	68bb      	ldr	r3, [r7, #8]
 800e218:	7c9b      	ldrb	r3, [r3, #18]
 800e21a:	b29a      	uxth	r2, r3
 800e21c:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800e220:	4618      	mov	r0, r3
 800e222:	f008 fc89 	bl	8016b38 <UTIL_MEM_cpy_8>
        }
        if( ( config->msk.BitRate == 0 ) )
 800e226:	68bb      	ldr	r3, [r7, #8]
 800e228:	681b      	ldr	r3, [r3, #0]
 800e22a:	2b00      	cmp	r3, #0
 800e22c:	d102      	bne.n	800e234 <RadioSetTxGenericConfig+0x6c>
        {
            return -1;
 800e22e:	f04f 33ff 	mov.w	r3, #4294967295
 800e232:	e1f5      	b.n	800e620 <RadioSetTxGenericConfig+0x458>
        }
        else if( config->msk.BitRate <= 10000 )
 800e234:	68bb      	ldr	r3, [r7, #8]
 800e236:	681b      	ldr	r3, [r3, #0]
 800e238:	f242 7210 	movw	r2, #10000	; 0x2710
 800e23c:	4293      	cmp	r3, r2
 800e23e:	d813      	bhi.n	800e268 <RadioSetTxGenericConfig+0xa0>
        {
            /*max msk modulator datarate is 10kbps*/
            radio_modem = MODEM_MSK;
 800e240:	2302      	movs	r3, #2
 800e242:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
            SubgRf.PacketParams.PacketType = PACKET_TYPE_GMSK;
 800e246:	4b99      	ldr	r3, [pc, #612]	; (800e4ac <RadioSetTxGenericConfig+0x2e4>)
 800e248:	2203      	movs	r2, #3
 800e24a:	739a      	strb	r2, [r3, #14]
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_GMSK;
 800e24c:	4b97      	ldr	r3, [pc, #604]	; (800e4ac <RadioSetTxGenericConfig+0x2e4>)
 800e24e:	2203      	movs	r2, #3
 800e250:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
            SubgRf.ModulationParams.Params.Gfsk.BitRate = config->msk.BitRate;
 800e254:	68bb      	ldr	r3, [r7, #8]
 800e256:	681b      	ldr	r3, [r3, #0]
 800e258:	4a94      	ldr	r2, [pc, #592]	; (800e4ac <RadioSetTxGenericConfig+0x2e4>)
 800e25a:	63d3      	str	r3, [r2, #60]	; 0x3c
            SubgRf.ModulationParams.Params.Gfsk.ModulationShaping = ( RadioModShapings_t ) config->msk.ModulationShaping;
 800e25c:	68bb      	ldr	r3, [r7, #8]
 800e25e:	7cda      	ldrb	r2, [r3, #19]
 800e260:	4b92      	ldr	r3, [pc, #584]	; (800e4ac <RadioSetTxGenericConfig+0x2e4>)
 800e262:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800e266:	e017      	b.n	800e298 <RadioSetTxGenericConfig+0xd0>
        }
        else
        {
            radio_modem = MODEM_FSK;
 800e268:	2300      	movs	r3, #0
 800e26a:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
            SubgRf.PacketParams.PacketType = PACKET_TYPE_GFSK;
 800e26e:	4b8f      	ldr	r3, [pc, #572]	; (800e4ac <RadioSetTxGenericConfig+0x2e4>)
 800e270:	2200      	movs	r2, #0
 800e272:	739a      	strb	r2, [r3, #14]
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_GFSK;
 800e274:	4b8d      	ldr	r3, [pc, #564]	; (800e4ac <RadioSetTxGenericConfig+0x2e4>)
 800e276:	2200      	movs	r2, #0
 800e278:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
            SubgRf.ModulationParams.Params.Gfsk.BitRate = config->msk.BitRate;
 800e27c:	68bb      	ldr	r3, [r7, #8]
 800e27e:	681b      	ldr	r3, [r3, #0]
 800e280:	4a8a      	ldr	r2, [pc, #552]	; (800e4ac <RadioSetTxGenericConfig+0x2e4>)
 800e282:	63d3      	str	r3, [r2, #60]	; 0x3c
            SubgRf.ModulationParams.Params.Gfsk.ModulationShaping = ( RadioModShapings_t ) config->msk.ModulationShaping;
 800e284:	68bb      	ldr	r3, [r7, #8]
 800e286:	7cda      	ldrb	r2, [r3, #19]
 800e288:	4b88      	ldr	r3, [pc, #544]	; (800e4ac <RadioSetTxGenericConfig+0x2e4>)
 800e28a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
            /*do msk with gfsk modulator*/
            SubgRf.ModulationParams.Params.Gfsk.Fdev = config->msk.BitRate / 4;
 800e28e:	68bb      	ldr	r3, [r7, #8]
 800e290:	681b      	ldr	r3, [r3, #0]
 800e292:	089b      	lsrs	r3, r3, #2
 800e294:	4a85      	ldr	r2, [pc, #532]	; (800e4ac <RadioSetTxGenericConfig+0x2e4>)
 800e296:	6413      	str	r3, [r2, #64]	; 0x40
        }

        SubgRf.PacketParams.Params.Gfsk.PreambleLength = ( config->msk.PreambleLen ) << 3; // convert byte into bit
 800e298:	68bb      	ldr	r3, [r7, #8]
 800e29a:	685b      	ldr	r3, [r3, #4]
 800e29c:	b29b      	uxth	r3, r3
 800e29e:	00db      	lsls	r3, r3, #3
 800e2a0:	b29a      	uxth	r2, r3
 800e2a2:	4b82      	ldr	r3, [pc, #520]	; (800e4ac <RadioSetTxGenericConfig+0x2e4>)
 800e2a4:	821a      	strh	r2, [r3, #16]
        SubgRf.PacketParams.Params.Gfsk.PreambleMinDetect = RADIO_PREAMBLE_DETECTOR_08_BITS; // don't care in tx
 800e2a6:	4b81      	ldr	r3, [pc, #516]	; (800e4ac <RadioSetTxGenericConfig+0x2e4>)
 800e2a8:	2204      	movs	r2, #4
 800e2aa:	749a      	strb	r2, [r3, #18]
        SubgRf.PacketParams.Params.Gfsk.SyncWordLength = ( config->msk.SyncWordLength ) << 3; // convert byte into bit
 800e2ac:	68bb      	ldr	r3, [r7, #8]
 800e2ae:	7c9b      	ldrb	r3, [r3, #18]
 800e2b0:	00db      	lsls	r3, r3, #3
 800e2b2:	b2da      	uxtb	r2, r3
 800e2b4:	4b7d      	ldr	r3, [pc, #500]	; (800e4ac <RadioSetTxGenericConfig+0x2e4>)
 800e2b6:	74da      	strb	r2, [r3, #19]
        SubgRf.PacketParams.Params.Gfsk.AddrComp = RADIO_ADDRESSCOMP_FILT_OFF; // don't care in tx
 800e2b8:	4b7c      	ldr	r3, [pc, #496]	; (800e4ac <RadioSetTxGenericConfig+0x2e4>)
 800e2ba:	2200      	movs	r2, #0
 800e2bc:	751a      	strb	r2, [r3, #20]

        if( ( config->msk.Whitening == RADIO_FSK_DC_IBM_WHITENING )
 800e2be:	68bb      	ldr	r3, [r7, #8]
 800e2c0:	7d9b      	ldrb	r3, [r3, #22]
 800e2c2:	2b02      	cmp	r3, #2
 800e2c4:	d003      	beq.n	800e2ce <RadioSetTxGenericConfig+0x106>
            || ( config->msk.HeaderType == RADIO_FSK_PACKET_2BYTES_LENGTH ) )
 800e2c6:	68bb      	ldr	r3, [r7, #8]
 800e2c8:	7d1b      	ldrb	r3, [r3, #20]
 800e2ca:	2b02      	cmp	r3, #2
 800e2cc:	d12b      	bne.n	800e326 <RadioSetTxGenericConfig+0x15e>
        {
            /* Supports only RADIO_FSK_CRC_2_BYTES_IBM or RADIO_FSK_CRC_2_BYTES_CCIT */
            if( ( config->msk.CrcLength != RADIO_FSK_CRC_2_BYTES_IBM ) && ( config->msk.CrcLength != RADIO_FSK_CRC_2_BYTES_CCIT )
 800e2ce:	68bb      	ldr	r3, [r7, #8]
 800e2d0:	7d5b      	ldrb	r3, [r3, #21]
 800e2d2:	2bf1      	cmp	r3, #241	; 0xf1
 800e2d4:	d00a      	beq.n	800e2ec <RadioSetTxGenericConfig+0x124>
 800e2d6:	68bb      	ldr	r3, [r7, #8]
 800e2d8:	7d5b      	ldrb	r3, [r3, #21]
 800e2da:	2bf2      	cmp	r3, #242	; 0xf2
 800e2dc:	d006      	beq.n	800e2ec <RadioSetTxGenericConfig+0x124>
                && ( config->msk.CrcLength != RADIO_FSK_CRC_OFF ) )
 800e2de:	68bb      	ldr	r3, [r7, #8]
 800e2e0:	7d5b      	ldrb	r3, [r3, #21]
 800e2e2:	2b01      	cmp	r3, #1
 800e2e4:	d002      	beq.n	800e2ec <RadioSetTxGenericConfig+0x124>
            {
                return -1;
 800e2e6:	f04f 33ff 	mov.w	r3, #4294967295
 800e2ea:	e199      	b.n	800e620 <RadioSetTxGenericConfig+0x458>
            }
            ConfigGeneric_t ConfigGeneric;
            /*msk and fsk are union, no need for copy as fsk/msk struct are on same address*/
            ConfigGeneric.TxConfig = config;
 800e2ec:	68bb      	ldr	r3, [r7, #8]
 800e2ee:	623b      	str	r3, [r7, #32]
            ConfigGeneric.rtx = CONFIG_TX;
 800e2f0:	2301      	movs	r3, #1
 800e2f2:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
            if( 0UL != RFW_Init( &ConfigGeneric, RadioEvents, &TxTimeoutTimer ) )
 800e2f6:	4b6e      	ldr	r3, [pc, #440]	; (800e4b0 <RadioSetTxGenericConfig+0x2e8>)
 800e2f8:	6819      	ldr	r1, [r3, #0]
 800e2fa:	f107 0320 	add.w	r3, r7, #32
 800e2fe:	4a6d      	ldr	r2, [pc, #436]	; (800e4b4 <RadioSetTxGenericConfig+0x2ec>)
 800e300:	4618      	mov	r0, r3
 800e302:	f001 fbff 	bl	800fb04 <RFW_Init>
 800e306:	4603      	mov	r3, r0
 800e308:	2b00      	cmp	r3, #0
 800e30a:	d002      	beq.n	800e312 <RadioSetTxGenericConfig+0x14a>
            {
                return -1;
 800e30c:	f04f 33ff 	mov.w	r3, #4294967295
 800e310:	e186      	b.n	800e620 <RadioSetTxGenericConfig+0x458>
            }
            /* whitening off, will be processed by FW, switch off built-in radio whitening */
            SubgRf.PacketParams.Params.Gfsk.DcFree = ( RadioDcFree_t ) RADIO_FSK_DC_FREE_OFF;
 800e312:	4b66      	ldr	r3, [pc, #408]	; (800e4ac <RadioSetTxGenericConfig+0x2e4>)
 800e314:	2200      	movs	r2, #0
 800e316:	761a      	strb	r2, [r3, #24]
            /* Crc processed by FW, switch off built-in radio Crc */
            SubgRf.PacketParams.Params.Gfsk.CrcLength = ( RadioCrcTypes_t ) RADIO_CRC_OFF;
 800e318:	4b64      	ldr	r3, [pc, #400]	; (800e4ac <RadioSetTxGenericConfig+0x2e4>)
 800e31a:	2201      	movs	r2, #1
 800e31c:	75da      	strb	r2, [r3, #23]
            /* length contained in Tx, but will be processed by FW after de-whitening */
            SubgRf.PacketParams.Params.Gfsk.HeaderType = ( RadioPacketLengthModes_t ) RADIO_PACKET_FIXED_LENGTH;
 800e31e:	4b63      	ldr	r3, [pc, #396]	; (800e4ac <RadioSetTxGenericConfig+0x2e4>)
 800e320:	2200      	movs	r2, #0
 800e322:	755a      	strb	r2, [r3, #21]
        {
 800e324:	e00b      	b.n	800e33e <RadioSetTxGenericConfig+0x176>
        }
        else
        {
            SubgRf.PacketParams.Params.Gfsk.CrcLength = ( RadioCrcTypes_t ) config->msk.CrcLength;
 800e326:	68bb      	ldr	r3, [r7, #8]
 800e328:	7d5a      	ldrb	r2, [r3, #21]
 800e32a:	4b60      	ldr	r3, [pc, #384]	; (800e4ac <RadioSetTxGenericConfig+0x2e4>)
 800e32c:	75da      	strb	r2, [r3, #23]
            SubgRf.PacketParams.Params.Gfsk.DcFree = ( RadioDcFree_t ) config->msk.Whitening;
 800e32e:	68bb      	ldr	r3, [r7, #8]
 800e330:	7d9a      	ldrb	r2, [r3, #22]
 800e332:	4b5e      	ldr	r3, [pc, #376]	; (800e4ac <RadioSetTxGenericConfig+0x2e4>)
 800e334:	761a      	strb	r2, [r3, #24]
            SubgRf.PacketParams.Params.Gfsk.HeaderType = ( RadioPacketLengthModes_t ) config->msk.HeaderType;
 800e336:	68bb      	ldr	r3, [r7, #8]
 800e338:	7d1a      	ldrb	r2, [r3, #20]
 800e33a:	4b5c      	ldr	r3, [pc, #368]	; (800e4ac <RadioSetTxGenericConfig+0x2e4>)
 800e33c:	755a      	strb	r2, [r3, #21]
        }

        RadioStandby( );
 800e33e:	f7ff f944 	bl	800d5ca <RadioStandby>
        RadioSetModem( radio_modem );
 800e342:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800e346:	4618      	mov	r0, r3
 800e348:	f7fe fad8 	bl	800c8fc <RadioSetModem>

        SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 800e34c:	485a      	ldr	r0, [pc, #360]	; (800e4b8 <RadioSetTxGenericConfig+0x2f0>)
 800e34e:	f000 fee5 	bl	800f11c <SUBGRF_SetModulationParams>
        SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 800e352:	485a      	ldr	r0, [pc, #360]	; (800e4bc <RadioSetTxGenericConfig+0x2f4>)
 800e354:	f000 ffb4 	bl	800f2c0 <SUBGRF_SetPacketParams>
        SUBGRF_SetSyncWord( syncword );
 800e358:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800e35c:	4618      	mov	r0, r3
 800e35e:	f000 fa78 	bl	800e852 <SUBGRF_SetSyncWord>
        SUBGRF_SetWhiteningSeed( config->msk.whiteSeed );
 800e362:	68bb      	ldr	r3, [r7, #8]
 800e364:	8a1b      	ldrh	r3, [r3, #16]
 800e366:	4618      	mov	r0, r3
 800e368:	f000 fac2 	bl	800e8f0 <SUBGRF_SetWhiteningSeed>
        SUBGRF_SetCrcPolynomial( config->msk.CrcPolynomial );
 800e36c:	68bb      	ldr	r3, [r7, #8]
 800e36e:	899b      	ldrh	r3, [r3, #12]
 800e370:	4618      	mov	r0, r3
 800e372:	f000 fa9d 	bl	800e8b0 <SUBGRF_SetCrcPolynomial>
        break;
 800e376:	e13f      	b.n	800e5f8 <RadioSetTxGenericConfig+0x430>
    case GENERIC_FSK:
        if( config->fsk.BitRate == 0 )
 800e378:	68bb      	ldr	r3, [r7, #8]
 800e37a:	681b      	ldr	r3, [r3, #0]
 800e37c:	2b00      	cmp	r3, #0
 800e37e:	d102      	bne.n	800e386 <RadioSetTxGenericConfig+0x1be>
        {
            return -1;
 800e380:	f04f 33ff 	mov.w	r3, #4294967295
 800e384:	e14c      	b.n	800e620 <RadioSetTxGenericConfig+0x458>
        }
        if( config->fsk.SyncWordLength > 8 )
 800e386:	68bb      	ldr	r3, [r7, #8]
 800e388:	7c9b      	ldrb	r3, [r3, #18]
 800e38a:	2b08      	cmp	r3, #8
 800e38c:	d902      	bls.n	800e394 <RadioSetTxGenericConfig+0x1cc>
        {
            return -1;
 800e38e:	f04f 33ff 	mov.w	r3, #4294967295
 800e392:	e145      	b.n	800e620 <RadioSetTxGenericConfig+0x458>
        }
        else
        {
            RADIO_MEMCPY8( syncword, config->fsk.SyncWord, config->fsk.SyncWordLength );
 800e394:	68bb      	ldr	r3, [r7, #8]
 800e396:	6899      	ldr	r1, [r3, #8]
 800e398:	68bb      	ldr	r3, [r7, #8]
 800e39a:	7c9b      	ldrb	r3, [r3, #18]
 800e39c:	b29a      	uxth	r2, r3
 800e39e:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800e3a2:	4618      	mov	r0, r3
 800e3a4:	f008 fbc8 	bl	8016b38 <UTIL_MEM_cpy_8>
        }
        SubgRf.ModulationParams.PacketType = PACKET_TYPE_GFSK;
 800e3a8:	4b40      	ldr	r3, [pc, #256]	; (800e4ac <RadioSetTxGenericConfig+0x2e4>)
 800e3aa:	2200      	movs	r2, #0
 800e3ac:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
        SubgRf.ModulationParams.Params.Gfsk.BitRate = config->fsk.BitRate;
 800e3b0:	68bb      	ldr	r3, [r7, #8]
 800e3b2:	681b      	ldr	r3, [r3, #0]
 800e3b4:	4a3d      	ldr	r2, [pc, #244]	; (800e4ac <RadioSetTxGenericConfig+0x2e4>)
 800e3b6:	63d3      	str	r3, [r2, #60]	; 0x3c
        SubgRf.ModulationParams.Params.Gfsk.ModulationShaping = ( RadioModShapings_t ) config->fsk.ModulationShaping;
 800e3b8:	68bb      	ldr	r3, [r7, #8]
 800e3ba:	7cda      	ldrb	r2, [r3, #19]
 800e3bc:	4b3b      	ldr	r3, [pc, #236]	; (800e4ac <RadioSetTxGenericConfig+0x2e4>)
 800e3be:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
        SubgRf.ModulationParams.Params.Gfsk.Fdev = config->fsk.FrequencyDeviation;
 800e3c2:	68bb      	ldr	r3, [r7, #8]
 800e3c4:	699b      	ldr	r3, [r3, #24]
 800e3c6:	4a39      	ldr	r2, [pc, #228]	; (800e4ac <RadioSetTxGenericConfig+0x2e4>)
 800e3c8:	6413      	str	r3, [r2, #64]	; 0x40

        SubgRf.PacketParams.PacketType = PACKET_TYPE_GFSK;
 800e3ca:	4b38      	ldr	r3, [pc, #224]	; (800e4ac <RadioSetTxGenericConfig+0x2e4>)
 800e3cc:	2200      	movs	r2, #0
 800e3ce:	739a      	strb	r2, [r3, #14]
        SubgRf.PacketParams.Params.Gfsk.PreambleLength = ( config->fsk.PreambleLen ) << 3; // convert byte into bit
 800e3d0:	68bb      	ldr	r3, [r7, #8]
 800e3d2:	685b      	ldr	r3, [r3, #4]
 800e3d4:	b29b      	uxth	r3, r3
 800e3d6:	00db      	lsls	r3, r3, #3
 800e3d8:	b29a      	uxth	r2, r3
 800e3da:	4b34      	ldr	r3, [pc, #208]	; (800e4ac <RadioSetTxGenericConfig+0x2e4>)
 800e3dc:	821a      	strh	r2, [r3, #16]
        SubgRf.PacketParams.Params.Gfsk.PreambleMinDetect = RADIO_PREAMBLE_DETECTOR_08_BITS; // don't care in tx
 800e3de:	4b33      	ldr	r3, [pc, #204]	; (800e4ac <RadioSetTxGenericConfig+0x2e4>)
 800e3e0:	2204      	movs	r2, #4
 800e3e2:	749a      	strb	r2, [r3, #18]
        SubgRf.PacketParams.Params.Gfsk.SyncWordLength = ( config->fsk.SyncWordLength ) << 3; // convert byte into bit
 800e3e4:	68bb      	ldr	r3, [r7, #8]
 800e3e6:	7c9b      	ldrb	r3, [r3, #18]
 800e3e8:	00db      	lsls	r3, r3, #3
 800e3ea:	b2da      	uxtb	r2, r3
 800e3ec:	4b2f      	ldr	r3, [pc, #188]	; (800e4ac <RadioSetTxGenericConfig+0x2e4>)
 800e3ee:	74da      	strb	r2, [r3, #19]
        SubgRf.PacketParams.Params.Gfsk.AddrComp = RADIO_ADDRESSCOMP_FILT_OFF; // don't care in tx
 800e3f0:	4b2e      	ldr	r3, [pc, #184]	; (800e4ac <RadioSetTxGenericConfig+0x2e4>)
 800e3f2:	2200      	movs	r2, #0
 800e3f4:	751a      	strb	r2, [r3, #20]

        if( ( config->fsk.Whitening == RADIO_FSK_DC_IBM_WHITENING )
 800e3f6:	68bb      	ldr	r3, [r7, #8]
 800e3f8:	7d9b      	ldrb	r3, [r3, #22]
 800e3fa:	2b02      	cmp	r3, #2
 800e3fc:	d003      	beq.n	800e406 <RadioSetTxGenericConfig+0x23e>
            || ( config->fsk.HeaderType == RADIO_FSK_PACKET_2BYTES_LENGTH ) )
 800e3fe:	68bb      	ldr	r3, [r7, #8]
 800e400:	7d1b      	ldrb	r3, [r3, #20]
 800e402:	2b02      	cmp	r3, #2
 800e404:	d12a      	bne.n	800e45c <RadioSetTxGenericConfig+0x294>
        {
            /* Supports only RADIO_FSK_CRC_2_BYTES_IBM or RADIO_FSK_CRC_2_BYTES_CCIT */
            if( ( config->fsk.CrcLength != RADIO_FSK_CRC_2_BYTES_IBM ) && ( config->fsk.CrcLength != RADIO_FSK_CRC_2_BYTES_CCIT )
 800e406:	68bb      	ldr	r3, [r7, #8]
 800e408:	7d5b      	ldrb	r3, [r3, #21]
 800e40a:	2bf1      	cmp	r3, #241	; 0xf1
 800e40c:	d00a      	beq.n	800e424 <RadioSetTxGenericConfig+0x25c>
 800e40e:	68bb      	ldr	r3, [r7, #8]
 800e410:	7d5b      	ldrb	r3, [r3, #21]
 800e412:	2bf2      	cmp	r3, #242	; 0xf2
 800e414:	d006      	beq.n	800e424 <RadioSetTxGenericConfig+0x25c>
                && ( config->fsk.CrcLength != RADIO_FSK_CRC_OFF ) )
 800e416:	68bb      	ldr	r3, [r7, #8]
 800e418:	7d5b      	ldrb	r3, [r3, #21]
 800e41a:	2b01      	cmp	r3, #1
 800e41c:	d002      	beq.n	800e424 <RadioSetTxGenericConfig+0x25c>
            {
                return -1;
 800e41e:	f04f 33ff 	mov.w	r3, #4294967295
 800e422:	e0fd      	b.n	800e620 <RadioSetTxGenericConfig+0x458>
            }
            ConfigGeneric_t ConfigGeneric;
            ConfigGeneric.rtx = CONFIG_TX;
 800e424:	2301      	movs	r3, #1
 800e426:	773b      	strb	r3, [r7, #28]
            ConfigGeneric.TxConfig = config;
 800e428:	68bb      	ldr	r3, [r7, #8]
 800e42a:	617b      	str	r3, [r7, #20]
            if( 0UL != RFW_Init( &ConfigGeneric, RadioEvents, &TxTimeoutTimer ) )
 800e42c:	4b20      	ldr	r3, [pc, #128]	; (800e4b0 <RadioSetTxGenericConfig+0x2e8>)
 800e42e:	6819      	ldr	r1, [r3, #0]
 800e430:	f107 0314 	add.w	r3, r7, #20
 800e434:	4a1f      	ldr	r2, [pc, #124]	; (800e4b4 <RadioSetTxGenericConfig+0x2ec>)
 800e436:	4618      	mov	r0, r3
 800e438:	f001 fb64 	bl	800fb04 <RFW_Init>
 800e43c:	4603      	mov	r3, r0
 800e43e:	2b00      	cmp	r3, #0
 800e440:	d002      	beq.n	800e448 <RadioSetTxGenericConfig+0x280>
            {
                return -1;
 800e442:	f04f 33ff 	mov.w	r3, #4294967295
 800e446:	e0eb      	b.n	800e620 <RadioSetTxGenericConfig+0x458>
            }
            /* whitening off, will be processed by FW, switch off built-in radio whitening */
            SubgRf.PacketParams.Params.Gfsk.DcFree = ( RadioDcFree_t ) RADIO_FSK_DC_FREE_OFF;
 800e448:	4b18      	ldr	r3, [pc, #96]	; (800e4ac <RadioSetTxGenericConfig+0x2e4>)
 800e44a:	2200      	movs	r2, #0
 800e44c:	761a      	strb	r2, [r3, #24]
            /* Crc processed by FW, switch off built-in radio Crc */
            SubgRf.PacketParams.Params.Gfsk.CrcLength = ( RadioCrcTypes_t ) RADIO_CRC_OFF;
 800e44e:	4b17      	ldr	r3, [pc, #92]	; (800e4ac <RadioSetTxGenericConfig+0x2e4>)
 800e450:	2201      	movs	r2, #1
 800e452:	75da      	strb	r2, [r3, #23]
            /* length contained in Tx, but will be processed by FW after de-whitening */
            SubgRf.PacketParams.Params.Gfsk.HeaderType = ( RadioPacketLengthModes_t ) RADIO_PACKET_FIXED_LENGTH;
 800e454:	4b15      	ldr	r3, [pc, #84]	; (800e4ac <RadioSetTxGenericConfig+0x2e4>)
 800e456:	2200      	movs	r2, #0
 800e458:	755a      	strb	r2, [r3, #21]
        {
 800e45a:	e00b      	b.n	800e474 <RadioSetTxGenericConfig+0x2ac>
        }
        else
        {
            SubgRf.PacketParams.Params.Gfsk.CrcLength = ( RadioCrcTypes_t ) config->fsk.CrcLength;
 800e45c:	68bb      	ldr	r3, [r7, #8]
 800e45e:	7d5a      	ldrb	r2, [r3, #21]
 800e460:	4b12      	ldr	r3, [pc, #72]	; (800e4ac <RadioSetTxGenericConfig+0x2e4>)
 800e462:	75da      	strb	r2, [r3, #23]
            SubgRf.PacketParams.Params.Gfsk.DcFree = ( RadioDcFree_t ) config->fsk.Whitening;
 800e464:	68bb      	ldr	r3, [r7, #8]
 800e466:	7d9a      	ldrb	r2, [r3, #22]
 800e468:	4b10      	ldr	r3, [pc, #64]	; (800e4ac <RadioSetTxGenericConfig+0x2e4>)
 800e46a:	761a      	strb	r2, [r3, #24]
            SubgRf.PacketParams.Params.Gfsk.HeaderType = ( RadioPacketLengthModes_t ) config->fsk.HeaderType;
 800e46c:	68bb      	ldr	r3, [r7, #8]
 800e46e:	7d1a      	ldrb	r2, [r3, #20]
 800e470:	4b0e      	ldr	r3, [pc, #56]	; (800e4ac <RadioSetTxGenericConfig+0x2e4>)
 800e472:	755a      	strb	r2, [r3, #21]
        }

        RadioStandby( );
 800e474:	f7ff f8a9 	bl	800d5ca <RadioStandby>
        RadioSetModem( MODEM_FSK );
 800e478:	2000      	movs	r0, #0
 800e47a:	f7fe fa3f 	bl	800c8fc <RadioSetModem>
        SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 800e47e:	480e      	ldr	r0, [pc, #56]	; (800e4b8 <RadioSetTxGenericConfig+0x2f0>)
 800e480:	f000 fe4c 	bl	800f11c <SUBGRF_SetModulationParams>
        SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 800e484:	480d      	ldr	r0, [pc, #52]	; (800e4bc <RadioSetTxGenericConfig+0x2f4>)
 800e486:	f000 ff1b 	bl	800f2c0 <SUBGRF_SetPacketParams>
        SUBGRF_SetSyncWord( syncword );
 800e48a:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800e48e:	4618      	mov	r0, r3
 800e490:	f000 f9df 	bl	800e852 <SUBGRF_SetSyncWord>
        SUBGRF_SetWhiteningSeed( config->fsk.whiteSeed );
 800e494:	68bb      	ldr	r3, [r7, #8]
 800e496:	8a1b      	ldrh	r3, [r3, #16]
 800e498:	4618      	mov	r0, r3
 800e49a:	f000 fa29 	bl	800e8f0 <SUBGRF_SetWhiteningSeed>
        SUBGRF_SetCrcPolynomial( config->fsk.CrcPolynomial );
 800e49e:	68bb      	ldr	r3, [r7, #8]
 800e4a0:	899b      	ldrh	r3, [r3, #12]
 800e4a2:	4618      	mov	r0, r3
 800e4a4:	f000 fa04 	bl	800e8b0 <SUBGRF_SetCrcPolynomial>
        break;
 800e4a8:	e0a6      	b.n	800e5f8 <RadioSetTxGenericConfig+0x430>
 800e4aa:	bf00      	nop
 800e4ac:	20006e24 	.word	0x20006e24
 800e4b0:	20006e20 	.word	0x20006e20
 800e4b4:	20006e80 	.word	0x20006e80
 800e4b8:	20006e5c 	.word	0x20006e5c
 800e4bc:	20006e32 	.word	0x20006e32
    case GENERIC_LORA:
        SubgRf.ModulationParams.PacketType = PACKET_TYPE_LORA;
 800e4c0:	4b59      	ldr	r3, [pc, #356]	; (800e628 <RadioSetTxGenericConfig+0x460>)
 800e4c2:	2201      	movs	r2, #1
 800e4c4:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
        SubgRf.ModulationParams.Params.LoRa.SpreadingFactor = ( RadioLoRaSpreadingFactors_t ) config->lora.SpreadingFactor;
 800e4c8:	68bb      	ldr	r3, [r7, #8]
 800e4ca:	781a      	ldrb	r2, [r3, #0]
 800e4cc:	4b56      	ldr	r3, [pc, #344]	; (800e628 <RadioSetTxGenericConfig+0x460>)
 800e4ce:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
        SubgRf.ModulationParams.Params.LoRa.Bandwidth = ( RadioLoRaBandwidths_t ) config->lora.Bandwidth;
 800e4d2:	68bb      	ldr	r3, [r7, #8]
 800e4d4:	785a      	ldrb	r2, [r3, #1]
 800e4d6:	4b54      	ldr	r3, [pc, #336]	; (800e628 <RadioSetTxGenericConfig+0x460>)
 800e4d8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
        SubgRf.ModulationParams.Params.LoRa.CodingRate = ( RadioLoRaCodingRates_t ) config->lora.Coderate;
 800e4dc:	68bb      	ldr	r3, [r7, #8]
 800e4de:	789a      	ldrb	r2, [r3, #2]
 800e4e0:	4b51      	ldr	r3, [pc, #324]	; (800e628 <RadioSetTxGenericConfig+0x460>)
 800e4e2:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52
        switch( config->lora.LowDatarateOptimize )
 800e4e6:	68bb      	ldr	r3, [r7, #8]
 800e4e8:	78db      	ldrb	r3, [r3, #3]
 800e4ea:	2b02      	cmp	r3, #2
 800e4ec:	d010      	beq.n	800e510 <RadioSetTxGenericConfig+0x348>
 800e4ee:	2b02      	cmp	r3, #2
 800e4f0:	dc20      	bgt.n	800e534 <RadioSetTxGenericConfig+0x36c>
 800e4f2:	2b00      	cmp	r3, #0
 800e4f4:	d002      	beq.n	800e4fc <RadioSetTxGenericConfig+0x334>
 800e4f6:	2b01      	cmp	r3, #1
 800e4f8:	d005      	beq.n	800e506 <RadioSetTxGenericConfig+0x33e>
            {
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0;
            }
            break;
        default:
            break;
 800e4fa:	e01b      	b.n	800e534 <RadioSetTxGenericConfig+0x36c>
            SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0;
 800e4fc:	4b4a      	ldr	r3, [pc, #296]	; (800e628 <RadioSetTxGenericConfig+0x460>)
 800e4fe:	2200      	movs	r2, #0
 800e500:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
            break;
 800e504:	e017      	b.n	800e536 <RadioSetTxGenericConfig+0x36e>
            SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 1;
 800e506:	4b48      	ldr	r3, [pc, #288]	; (800e628 <RadioSetTxGenericConfig+0x460>)
 800e508:	2201      	movs	r2, #1
 800e50a:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
            break;
 800e50e:	e012      	b.n	800e536 <RadioSetTxGenericConfig+0x36e>
            if( ( config->lora.SpreadingFactor == RADIO_LORA_SF11 ) || ( config->lora.SpreadingFactor == RADIO_LORA_SF12 ) )
 800e510:	68bb      	ldr	r3, [r7, #8]
 800e512:	781b      	ldrb	r3, [r3, #0]
 800e514:	2b0b      	cmp	r3, #11
 800e516:	d003      	beq.n	800e520 <RadioSetTxGenericConfig+0x358>
 800e518:	68bb      	ldr	r3, [r7, #8]
 800e51a:	781b      	ldrb	r3, [r3, #0]
 800e51c:	2b0c      	cmp	r3, #12
 800e51e:	d104      	bne.n	800e52a <RadioSetTxGenericConfig+0x362>
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 1;
 800e520:	4b41      	ldr	r3, [pc, #260]	; (800e628 <RadioSetTxGenericConfig+0x460>)
 800e522:	2201      	movs	r2, #1
 800e524:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
            break;
 800e528:	e005      	b.n	800e536 <RadioSetTxGenericConfig+0x36e>
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0;
 800e52a:	4b3f      	ldr	r3, [pc, #252]	; (800e628 <RadioSetTxGenericConfig+0x460>)
 800e52c:	2200      	movs	r2, #0
 800e52e:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
            break;
 800e532:	e000      	b.n	800e536 <RadioSetTxGenericConfig+0x36e>
            break;
 800e534:	bf00      	nop
        }

        SubgRf.PacketParams.PacketType = PACKET_TYPE_LORA;
 800e536:	4b3c      	ldr	r3, [pc, #240]	; (800e628 <RadioSetTxGenericConfig+0x460>)
 800e538:	2201      	movs	r2, #1
 800e53a:	739a      	strb	r2, [r3, #14]
        SubgRf.PacketParams.Params.LoRa.PreambleLength = config->lora.PreambleLen;
 800e53c:	68bb      	ldr	r3, [r7, #8]
 800e53e:	889a      	ldrh	r2, [r3, #4]
 800e540:	4b39      	ldr	r3, [pc, #228]	; (800e628 <RadioSetTxGenericConfig+0x460>)
 800e542:	839a      	strh	r2, [r3, #28]
        SubgRf.PacketParams.Params.LoRa.HeaderType = ( RadioLoRaPacketLengthsMode_t ) config->lora.LengthMode;
 800e544:	68bb      	ldr	r3, [r7, #8]
 800e546:	799a      	ldrb	r2, [r3, #6]
 800e548:	4b37      	ldr	r3, [pc, #220]	; (800e628 <RadioSetTxGenericConfig+0x460>)
 800e54a:	779a      	strb	r2, [r3, #30]
        SubgRf.PacketParams.Params.LoRa.CrcMode = ( RadioLoRaCrcModes_t ) config->lora.CrcMode;
 800e54c:	68bb      	ldr	r3, [r7, #8]
 800e54e:	79da      	ldrb	r2, [r3, #7]
 800e550:	4b35      	ldr	r3, [pc, #212]	; (800e628 <RadioSetTxGenericConfig+0x460>)
 800e552:	f883 2020 	strb.w	r2, [r3, #32]
        SubgRf.PacketParams.Params.LoRa.InvertIQ = ( RadioLoRaIQModes_t ) config->lora.IqInverted;
 800e556:	68bb      	ldr	r3, [r7, #8]
 800e558:	7a1a      	ldrb	r2, [r3, #8]
 800e55a:	4b33      	ldr	r3, [pc, #204]	; (800e628 <RadioSetTxGenericConfig+0x460>)
 800e55c:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

        RadioStandby( );
 800e560:	f7ff f833 	bl	800d5ca <RadioStandby>
        RadioSetModem( MODEM_LORA );
 800e564:	2001      	movs	r0, #1
 800e566:	f7fe f9c9 	bl	800c8fc <RadioSetModem>
        SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 800e56a:	4830      	ldr	r0, [pc, #192]	; (800e62c <RadioSetTxGenericConfig+0x464>)
 800e56c:	f000 fdd6 	bl	800f11c <SUBGRF_SetModulationParams>
        SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 800e570:	482f      	ldr	r0, [pc, #188]	; (800e630 <RadioSetTxGenericConfig+0x468>)
 800e572:	f000 fea5 	bl	800f2c0 <SUBGRF_SetPacketParams>

        /* WORKAROUND - Modulation Quality with 500 kHz LoRa Bandwidth, see STM32WL Erratasheet */
        if( SubgRf.ModulationParams.Params.LoRa.Bandwidth == LORA_BW_500 )
 800e576:	4b2c      	ldr	r3, [pc, #176]	; (800e628 <RadioSetTxGenericConfig+0x460>)
 800e578:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800e57c:	2b06      	cmp	r3, #6
 800e57e:	d10d      	bne.n	800e59c <RadioSetTxGenericConfig+0x3d4>
        {
            // RegTxModulation = @address 0x0889
            SUBGRF_WriteRegister( SUBGHZ_SDCFG0R, SUBGRF_ReadRegister( SUBGHZ_SDCFG0R ) & ~( 1 << 2 ) );
 800e580:	f640 0089 	movw	r0, #2185	; 0x889
 800e584:	f000 fff8 	bl	800f578 <SUBGRF_ReadRegister>
 800e588:	4603      	mov	r3, r0
 800e58a:	f023 0304 	bic.w	r3, r3, #4
 800e58e:	b2db      	uxtb	r3, r3
 800e590:	4619      	mov	r1, r3
 800e592:	f640 0089 	movw	r0, #2185	; 0x889
 800e596:	f000 ffdb 	bl	800f550 <SUBGRF_WriteRegister>
        {
            // RegTxModulation = @address 0x0889
            SUBGRF_WriteRegister( SUBGHZ_SDCFG0R, SUBGRF_ReadRegister( SUBGHZ_SDCFG0R ) | ( 1 << 2 ) );
        }
        /* WORKAROUND END */
        break;
 800e59a:	e02d      	b.n	800e5f8 <RadioSetTxGenericConfig+0x430>
            SUBGRF_WriteRegister( SUBGHZ_SDCFG0R, SUBGRF_ReadRegister( SUBGHZ_SDCFG0R ) | ( 1 << 2 ) );
 800e59c:	f640 0089 	movw	r0, #2185	; 0x889
 800e5a0:	f000 ffea 	bl	800f578 <SUBGRF_ReadRegister>
 800e5a4:	4603      	mov	r3, r0
 800e5a6:	f043 0304 	orr.w	r3, r3, #4
 800e5aa:	b2db      	uxtb	r3, r3
 800e5ac:	4619      	mov	r1, r3
 800e5ae:	f640 0089 	movw	r0, #2185	; 0x889
 800e5b2:	f000 ffcd 	bl	800f550 <SUBGRF_WriteRegister>
        break;
 800e5b6:	e01f      	b.n	800e5f8 <RadioSetTxGenericConfig+0x430>
    case GENERIC_BPSK:
        if( ( config->bpsk.BitRate == 0 ) || ( config->bpsk.BitRate > 1000 ) )
 800e5b8:	68bb      	ldr	r3, [r7, #8]
 800e5ba:	681b      	ldr	r3, [r3, #0]
 800e5bc:	2b00      	cmp	r3, #0
 800e5be:	d004      	beq.n	800e5ca <RadioSetTxGenericConfig+0x402>
 800e5c0:	68bb      	ldr	r3, [r7, #8]
 800e5c2:	681b      	ldr	r3, [r3, #0]
 800e5c4:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800e5c8:	d902      	bls.n	800e5d0 <RadioSetTxGenericConfig+0x408>
        {
            return -1;
 800e5ca:	f04f 33ff 	mov.w	r3, #4294967295
 800e5ce:	e027      	b.n	800e620 <RadioSetTxGenericConfig+0x458>
        }
        RadioSetModem( MODEM_BPSK );
 800e5d0:	2003      	movs	r0, #3
 800e5d2:	f7fe f993 	bl	800c8fc <RadioSetModem>
        SubgRf.ModulationParams.PacketType = PACKET_TYPE_BPSK;
 800e5d6:	4b14      	ldr	r3, [pc, #80]	; (800e628 <RadioSetTxGenericConfig+0x460>)
 800e5d8:	2202      	movs	r2, #2
 800e5da:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
        SubgRf.ModulationParams.Params.Bpsk.BitRate = config->bpsk.BitRate;
 800e5de:	68bb      	ldr	r3, [r7, #8]
 800e5e0:	681b      	ldr	r3, [r3, #0]
 800e5e2:	4a11      	ldr	r2, [pc, #68]	; (800e628 <RadioSetTxGenericConfig+0x460>)
 800e5e4:	6493      	str	r3, [r2, #72]	; 0x48
        SubgRf.ModulationParams.Params.Bpsk.ModulationShaping = MOD_SHAPING_DBPSK;
 800e5e6:	4b10      	ldr	r3, [pc, #64]	; (800e628 <RadioSetTxGenericConfig+0x460>)
 800e5e8:	2216      	movs	r2, #22
 800e5ea:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
        SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 800e5ee:	480f      	ldr	r0, [pc, #60]	; (800e62c <RadioSetTxGenericConfig+0x464>)
 800e5f0:	f000 fd94 	bl	800f11c <SUBGRF_SetModulationParams>
        break;
 800e5f4:	e000      	b.n	800e5f8 <RadioSetTxGenericConfig+0x430>
    default:
        break;
 800e5f6:	bf00      	nop
    }

    SubgRf.AntSwitchPaSelect = SUBGRF_SetRfTxPower( power );
 800e5f8:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800e5fc:	4618      	mov	r0, r3
 800e5fe:	f001 f8c3 	bl	800f788 <SUBGRF_SetRfTxPower>
 800e602:	4603      	mov	r3, r0
 800e604:	461a      	mov	r2, r3
 800e606:	4b08      	ldr	r3, [pc, #32]	; (800e628 <RadioSetTxGenericConfig+0x460>)
 800e608:	f883 2056 	strb.w	r2, [r3, #86]	; 0x56
    RFW_SetAntSwitch( SubgRf.AntSwitchPaSelect );
 800e60c:	4b06      	ldr	r3, [pc, #24]	; (800e628 <RadioSetTxGenericConfig+0x460>)
 800e60e:	f893 3056 	ldrb.w	r3, [r3, #86]	; 0x56
 800e612:	4618      	mov	r0, r3
 800e614:	f001 fa97 	bl	800fb46 <RFW_SetAntSwitch>
    SubgRf.TxTimeout = timeout;
 800e618:	4a03      	ldr	r2, [pc, #12]	; (800e628 <RadioSetTxGenericConfig+0x460>)
 800e61a:	687b      	ldr	r3, [r7, #4]
 800e61c:	6053      	str	r3, [r2, #4]
    return 0;
 800e61e:	2300      	movs	r3, #0
#else /* RADIO_GENERIC_CONFIG_ENABLE == 1*/
    return -1;
#endif /* RADIO_GENERIC_CONFIG_ENABLE == 0*/
}
 800e620:	4618      	mov	r0, r3
 800e622:	3738      	adds	r7, #56	; 0x38
 800e624:	46bd      	mov	sp, r7
 800e626:	bd80      	pop	{r7, pc}
 800e628:	20006e24 	.word	0x20006e24
 800e62c:	20006e5c 	.word	0x20006e5c
 800e630:	20006e32 	.word	0x20006e32

0800e634 <RadioLrFhssSetCfg>:
    return ( prbs31_val - 1 ) % ( max );
}
#endif /* RADIO_LR_FHSS_IS_ON == 1 */

static radio_status_t RadioLrFhssSetCfg( const radio_lr_fhss_cfg_params_t *cfg_params )
{
 800e634:	b480      	push	{r7}
 800e636:	b085      	sub	sp, #20
 800e638:	af00      	add	r7, sp, #0
 800e63a:	6078      	str	r0, [r7, #4]
    radio_status_t status = RADIO_STATUS_UNSUPPORTED_FEATURE;
 800e63c:	2301      	movs	r3, #1
 800e63e:	73fb      	strb	r3, [r7, #15]
    {
        return status;
    }
    SubgRf.lr_fhss.is_lr_fhss_on = true;
#endif /* RADIO_LR_FHSS_IS_ON == 1 */
    return  status;
 800e640:	7bfb      	ldrb	r3, [r7, #15]
}
 800e642:	4618      	mov	r0, r3
 800e644:	3714      	adds	r7, #20
 800e646:	46bd      	mov	sp, r7
 800e648:	bc80      	pop	{r7}
 800e64a:	4770      	bx	lr

0800e64c <RadioLrFhssGetTimeOnAirInMs>:

static radio_status_t RadioLrFhssGetTimeOnAirInMs( const radio_lr_fhss_time_on_air_params_t *params,
                                                    uint32_t *time_on_air_in_ms )
{
 800e64c:	b480      	push	{r7}
 800e64e:	b083      	sub	sp, #12
 800e650:	af00      	add	r7, sp, #0
 800e652:	6078      	str	r0, [r7, #4]
 800e654:	6039      	str	r1, [r7, #0]
    *time_on_air_in_ms = lr_fhss_get_time_on_air_in_ms( &params->radio_lr_fhss_params.lr_fhss_params,
                                                        params->pld_len_in_bytes );

    return RADIO_STATUS_OK;
#else
    return RADIO_STATUS_UNSUPPORTED_FEATURE;
 800e656:	2301      	movs	r3, #1
#endif /* RADIO_LR_FHSS_IS_ON */
}
 800e658:	4618      	mov	r0, r3
 800e65a:	370c      	adds	r7, #12
 800e65c:	46bd      	mov	sp, r7
 800e65e:	bc80      	pop	{r7}
 800e660:	4770      	bx	lr

0800e662 <RBI_Init>:

/* USER CODE END PFP */

/* Exported functions --------------------------------------------------------*/
int32_t RBI_Init(void)
{
 800e662:	b480      	push	{r7}
 800e664:	b083      	sub	sp, #12
 800e666:	af00      	add	r7, sp, #0
   *       on DC/DC configuration
   *       on maximum output power that the board can deliver*/
  return BSP_RADIO_Init();
#else
  /* 2/ Or implement RBI_Init here */
  int32_t retcode = 0;
 800e668:	2300      	movs	r3, #0
 800e66a:	607b      	str	r3, [r7, #4]
  /* USER CODE BEGIN RBI_Init_2 */
  /* USER CODE END RBI_Init_2 */
  return retcode;
 800e66c:	687b      	ldr	r3, [r7, #4]
#endif  /* USE_BSP_DRIVER  */
}
 800e66e:	4618      	mov	r0, r3
 800e670:	370c      	adds	r7, #12
 800e672:	46bd      	mov	sp, r7
 800e674:	bc80      	pop	{r7}
 800e676:	4770      	bx	lr

0800e678 <RBI_ConfigRFSwitch>:
  return retcode;
#endif  /* USE_BSP_DRIVER */
}

int32_t RBI_ConfigRFSwitch(RBI_Switch_TypeDef Config)
{
 800e678:	b580      	push	{r7, lr}
 800e67a:	b084      	sub	sp, #16
 800e67c:	af00      	add	r7, sp, #0
 800e67e:	4603      	mov	r3, r0
 800e680:	71fb      	strb	r3, [r7, #7]
   *       on DC/DC configuration
   *       on maximum output power that the board can deliver*/
  return BSP_RADIO_ConfigRFSwitch((BSP_RADIO_Switch_TypeDef) Config);
#else
  /* 2/ Or implement RBI_ConfigRFSwitch here */
  int32_t retcode = 0;
 800e682:	2300      	movs	r3, #0
 800e684:	60fb      	str	r3, [r7, #12]
  /* USER CODE BEGIN RBI_ConfigRFSwitch_2 */
  switch(Config)
 800e686:	79fb      	ldrb	r3, [r7, #7]
 800e688:	2b01      	cmp	r3, #1
 800e68a:	dc02      	bgt.n	800e692 <RBI_ConfigRFSwitch+0x1a>
 800e68c:	2b00      	cmp	r3, #0
 800e68e:	da04      	bge.n	800e69a <RBI_ConfigRFSwitch+0x22>
 800e690:	e00d      	b.n	800e6ae <RBI_ConfigRFSwitch+0x36>
 800e692:	3b02      	subs	r3, #2
 800e694:	2b01      	cmp	r3, #1
 800e696:	d80a      	bhi.n	800e6ae <RBI_ConfigRFSwitch+0x36>
 800e698:	e004      	b.n	800e6a4 <RBI_ConfigRFSwitch+0x2c>
  {
  case RBI_SWITCH_OFF:
  case RBI_SWITCH_RX:
	  gpio_write(PIN_PB2, GPIO_HIGH);
 800e69a:	2101      	movs	r1, #1
 800e69c:	2012      	movs	r0, #18
 800e69e:	f7f2 ff3d 	bl	800151c <gpio_write>
	  break;
 800e6a2:	e004      	b.n	800e6ae <RBI_ConfigRFSwitch+0x36>
  case RBI_SWITCH_RFO_LP:
  case RBI_SWITCH_RFO_HP:
	  gpio_write(PIN_PB2, GPIO_LOW);
 800e6a4:	2100      	movs	r1, #0
 800e6a6:	2012      	movs	r0, #18
 800e6a8:	f7f2 ff38 	bl	800151c <gpio_write>
	  break;
 800e6ac:	bf00      	nop
  }
  /* USER CODE END RBI_ConfigRFSwitch_2 */
  return retcode;
 800e6ae:	68fb      	ldr	r3, [r7, #12]
#endif  /* USE_BSP_DRIVER */
}
 800e6b0:	4618      	mov	r0, r3
 800e6b2:	3710      	adds	r7, #16
 800e6b4:	46bd      	mov	sp, r7
 800e6b6:	bd80      	pop	{r7, pc}

0800e6b8 <RBI_GetTxConfig>:

int32_t RBI_GetTxConfig(void)
{
 800e6b8:	b480      	push	{r7}
 800e6ba:	b083      	sub	sp, #12
 800e6bc:	af00      	add	r7, sp, #0
   *       on DC/DC configuration
   *       on maximum output power that the board can deliver*/
  return BSP_RADIO_GetTxConfig();
#else
  /* 2/ Or implement RBI_GetTxConfig here */
  int32_t retcode = RBI_CONF_RFO;
 800e6be:	2302      	movs	r3, #2
 800e6c0:	607b      	str	r3, [r7, #4]
  /* USER CODE BEGIN RBI_GetTxConfig_2 */
  /* USER CODE END RBI_GetTxConfig_2 */
  return retcode;
 800e6c2:	687b      	ldr	r3, [r7, #4]
#endif  /* USE_BSP_DRIVER */
}
 800e6c4:	4618      	mov	r0, r3
 800e6c6:	370c      	adds	r7, #12
 800e6c8:	46bd      	mov	sp, r7
 800e6ca:	bc80      	pop	{r7}
 800e6cc:	4770      	bx	lr

0800e6ce <RBI_IsTCXO>:

int32_t RBI_IsTCXO(void)
{
 800e6ce:	b480      	push	{r7}
 800e6d0:	b083      	sub	sp, #12
 800e6d2:	af00      	add	r7, sp, #0
   *       on DC/DC configuration
   *       on maximum output power that the board can deliver*/
  return BSP_RADIO_IsTCXO();
#else
  /* 2/ Or implement RBI_IsTCXO here */
  int32_t retcode = IS_TCXO_SUPPORTED;
 800e6d4:	2301      	movs	r3, #1
 800e6d6:	607b      	str	r3, [r7, #4]
  /* USER CODE BEGIN RBI_IsTCXO_2 */
  /* USER CODE END RBI_IsTCXO_2 */
  return retcode;
 800e6d8:	687b      	ldr	r3, [r7, #4]
#endif  /* USE_BSP_DRIVER  */
}
 800e6da:	4618      	mov	r0, r3
 800e6dc:	370c      	adds	r7, #12
 800e6de:	46bd      	mov	sp, r7
 800e6e0:	bc80      	pop	{r7}
 800e6e2:	4770      	bx	lr

0800e6e4 <RBI_IsDCDC>:

int32_t RBI_IsDCDC(void)
{
 800e6e4:	b480      	push	{r7}
 800e6e6:	b083      	sub	sp, #12
 800e6e8:	af00      	add	r7, sp, #0
   *       on DC/DC configuration
   *       on maximum output power that the board can deliver*/
  return BSP_RADIO_IsDCDC();
#else
  /* 2/ Or implement RBI_IsDCDC here */
  int32_t retcode = IS_DCDC_SUPPORTED;
 800e6ea:	2301      	movs	r3, #1
 800e6ec:	607b      	str	r3, [r7, #4]
  /* USER CODE BEGIN RBI_IsDCDC_2 */
  /* USER CODE END RBI_IsDCDC_2 */
  return retcode;
 800e6ee:	687b      	ldr	r3, [r7, #4]
#endif  /* USE_BSP_DRIVER  */
}
 800e6f0:	4618      	mov	r0, r3
 800e6f2:	370c      	adds	r7, #12
 800e6f4:	46bd      	mov	sp, r7
 800e6f6:	bc80      	pop	{r7}
 800e6f8:	4770      	bx	lr

0800e6fa <RBI_GetRFOMaxPowerConfig>:

int32_t RBI_GetRFOMaxPowerConfig(RBI_RFOMaxPowerConfig_TypeDef Config)
{
 800e6fa:	b480      	push	{r7}
 800e6fc:	b085      	sub	sp, #20
 800e6fe:	af00      	add	r7, sp, #0
 800e700:	4603      	mov	r3, r0
 800e702:	71fb      	strb	r3, [r7, #7]
   *       on DC/DC configuration
   *       on maximum output power that the board can deliver*/
  return BSP_RADIO_GetRFOMaxPowerConfig((BSP_RADIO_RFOMaxPowerConfig_TypeDef) Config);
#else
  /* 2/ Or implement RBI_RBI_GetRFOMaxPowerConfig here */
  int32_t ret = 0;
 800e704:	2300      	movs	r3, #0
 800e706:	60fb      	str	r3, [r7, #12]
  /* USER CODE BEGIN RBI_GetRFOMaxPowerConfig_2 */
  if (Config == RBI_RFO_LP_MAXPOWER)
 800e708:	79fb      	ldrb	r3, [r7, #7]
 800e70a:	2b00      	cmp	r3, #0
 800e70c:	d102      	bne.n	800e714 <RBI_GetRFOMaxPowerConfig+0x1a>
  {
    ret = 15; /*dBm*/
 800e70e:	230f      	movs	r3, #15
 800e710:	60fb      	str	r3, [r7, #12]
 800e712:	e001      	b.n	800e718 <RBI_GetRFOMaxPowerConfig+0x1e>
  }
  else
  {
    ret = 22; /*dBm*/
 800e714:	2316      	movs	r3, #22
 800e716:	60fb      	str	r3, [r7, #12]
  }
  /* USER CODE END RBI_GetRFOMaxPowerConfig_2 */
  return ret;
 800e718:	68fb      	ldr	r3, [r7, #12]
#endif  /* USE_BSP_DRIVER  */
}
 800e71a:	4618      	mov	r0, r3
 800e71c:	3714      	adds	r7, #20
 800e71e:	46bd      	mov	sp, r7
 800e720:	bc80      	pop	{r7}
 800e722:	4770      	bx	lr

0800e724 <SUBGRF_Init>:
 */
static DioIrqHandler RadioOnDioIrqCb;

/* Exported functions ---------------------------------------------------------*/
void SUBGRF_Init( DioIrqHandler dioIrq )
{
 800e724:	b580      	push	{r7, lr}
 800e726:	b084      	sub	sp, #16
 800e728:	af00      	add	r7, sp, #0
 800e72a:	6078      	str	r0, [r7, #4]
    if ( dioIrq != NULL)
 800e72c:	687b      	ldr	r3, [r7, #4]
 800e72e:	2b00      	cmp	r3, #0
 800e730:	d002      	beq.n	800e738 <SUBGRF_Init+0x14>
    {
        RadioOnDioIrqCb = dioIrq;
 800e732:	4a1d      	ldr	r2, [pc, #116]	; (800e7a8 <SUBGRF_Init+0x84>)
 800e734:	687b      	ldr	r3, [r7, #4]
 800e736:	6013      	str	r3, [r2, #0]
    }

    RADIO_INIT();
 800e738:	f7f3 ff8e 	bl	8002658 <MX_SUBGHZ_Init>

    /* set default SMPS current drive to default*/
    Radio_SMPS_Set(SMPS_DRIVE_SETTING_DEFAULT);
 800e73c:	2002      	movs	r0, #2
 800e73e:	f001 f8ff 	bl	800f940 <Radio_SMPS_Set>

    ImageCalibrated = false;
 800e742:	4b1a      	ldr	r3, [pc, #104]	; (800e7ac <SUBGRF_Init+0x88>)
 800e744:	2200      	movs	r2, #0
 800e746:	701a      	strb	r2, [r3, #0]

    SUBGRF_SetStandby( STDBY_RC );
 800e748:	2000      	movs	r0, #0
 800e74a:	f000 f97d 	bl	800ea48 <SUBGRF_SetStandby>

    // Initialize TCXO control
    if (1U == RBI_IsTCXO() )
 800e74e:	f7ff ffbe 	bl	800e6ce <RBI_IsTCXO>
 800e752:	4603      	mov	r3, r0
 800e754:	2b01      	cmp	r3, #1
 800e756:	d10e      	bne.n	800e776 <SUBGRF_Init+0x52>
    {
        SUBGRF_SetTcxoMode( TCXO_CTRL_VOLTAGE, RF_WAKEUP_TIME << 6 );// 100 ms
 800e758:	2140      	movs	r1, #64	; 0x40
 800e75a:	2007      	movs	r0, #7
 800e75c:	f000 fb82 	bl	800ee64 <SUBGRF_SetTcxoMode>
        SUBGRF_WriteRegister( REG_XTA_TRIM, 0x00 );
 800e760:	2100      	movs	r1, #0
 800e762:	f640 1011 	movw	r0, #2321	; 0x911
 800e766:	f000 fef3 	bl	800f550 <SUBGRF_WriteRegister>

        /*enable calibration for cut1.1 and later*/
        CalibrationParams_t calibParam;
        calibParam.Value = 0x7F;
 800e76a:	237f      	movs	r3, #127	; 0x7f
 800e76c:	733b      	strb	r3, [r7, #12]
        SUBGRF_Calibrate( calibParam );
 800e76e:	7b38      	ldrb	r0, [r7, #12]
 800e770:	f000 fa8b 	bl	800ec8a <SUBGRF_Calibrate>
 800e774:	e009      	b.n	800e78a <SUBGRF_Init+0x66>
    }
    else
    {
        SUBGRF_WriteRegister( REG_XTA_TRIM, XTAL_DEFAULT_CAP_VALUE );
 800e776:	2120      	movs	r1, #32
 800e778:	f640 1011 	movw	r0, #2321	; 0x911
 800e77c:	f000 fee8 	bl	800f550 <SUBGRF_WriteRegister>
        SUBGRF_WriteRegister( REG_XTB_TRIM, XTAL_DEFAULT_CAP_VALUE );
 800e780:	2120      	movs	r1, #32
 800e782:	f640 1012 	movw	r0, #2322	; 0x912
 800e786:	f000 fee3 	bl	800f550 <SUBGRF_WriteRegister>
    }

    /* WORKAROUND - Trimming the output voltage power_ldo to 3.3V */
    SUBGRF_WriteRegister(REG_DRV_CTRL, 0x7 << 1);
 800e78a:	210e      	movs	r1, #14
 800e78c:	f640 101f 	movw	r0, #2335	; 0x91f
 800e790:	f000 fede 	bl	800f550 <SUBGRF_WriteRegister>

    /* Init RF Switch */
    RBI_Init();
 800e794:	f7ff ff65 	bl	800e662 <RBI_Init>

    OperatingMode = MODE_STDBY_RC;
 800e798:	4b05      	ldr	r3, [pc, #20]	; (800e7b0 <SUBGRF_Init+0x8c>)
 800e79a:	2201      	movs	r2, #1
 800e79c:	701a      	strb	r2, [r3, #0]
}
 800e79e:	bf00      	nop
 800e7a0:	3710      	adds	r7, #16
 800e7a2:	46bd      	mov	sp, r7
 800e7a4:	bd80      	pop	{r7, pc}
 800e7a6:	bf00      	nop
 800e7a8:	20006e94 	.word	0x20006e94
 800e7ac:	20006e90 	.word	0x20006e90
 800e7b0:	20006e88 	.word	0x20006e88

0800e7b4 <SUBGRF_GetOperatingMode>:

RadioOperatingModes_t SUBGRF_GetOperatingMode( void )
{
 800e7b4:	b480      	push	{r7}
 800e7b6:	af00      	add	r7, sp, #0
    return OperatingMode;
 800e7b8:	4b02      	ldr	r3, [pc, #8]	; (800e7c4 <SUBGRF_GetOperatingMode+0x10>)
 800e7ba:	781b      	ldrb	r3, [r3, #0]
}
 800e7bc:	4618      	mov	r0, r3
 800e7be:	46bd      	mov	sp, r7
 800e7c0:	bc80      	pop	{r7}
 800e7c2:	4770      	bx	lr
 800e7c4:	20006e88 	.word	0x20006e88

0800e7c8 <SUBGRF_SetPayload>:

void SUBGRF_SetPayload( uint8_t *payload, uint8_t size )
{
 800e7c8:	b580      	push	{r7, lr}
 800e7ca:	b082      	sub	sp, #8
 800e7cc:	af00      	add	r7, sp, #0
 800e7ce:	6078      	str	r0, [r7, #4]
 800e7d0:	460b      	mov	r3, r1
 800e7d2:	70fb      	strb	r3, [r7, #3]
    SUBGRF_WriteBuffer( 0x00, payload, size );
 800e7d4:	78fb      	ldrb	r3, [r7, #3]
 800e7d6:	461a      	mov	r2, r3
 800e7d8:	6879      	ldr	r1, [r7, #4]
 800e7da:	2000      	movs	r0, #0
 800e7dc:	f000 ff24 	bl	800f628 <SUBGRF_WriteBuffer>
}
 800e7e0:	bf00      	nop
 800e7e2:	3708      	adds	r7, #8
 800e7e4:	46bd      	mov	sp, r7
 800e7e6:	bd80      	pop	{r7, pc}

0800e7e8 <SUBGRF_GetPayload>:

uint8_t SUBGRF_GetPayload( uint8_t *buffer, uint8_t *size,  uint8_t maxSize )
{
 800e7e8:	b580      	push	{r7, lr}
 800e7ea:	b086      	sub	sp, #24
 800e7ec:	af00      	add	r7, sp, #0
 800e7ee:	60f8      	str	r0, [r7, #12]
 800e7f0:	60b9      	str	r1, [r7, #8]
 800e7f2:	4613      	mov	r3, r2
 800e7f4:	71fb      	strb	r3, [r7, #7]
    uint8_t offset = 0;
 800e7f6:	2300      	movs	r3, #0
 800e7f8:	75fb      	strb	r3, [r7, #23]

    SUBGRF_GetRxBufferStatus( size, &offset );
 800e7fa:	f107 0317 	add.w	r3, r7, #23
 800e7fe:	4619      	mov	r1, r3
 800e800:	68b8      	ldr	r0, [r7, #8]
 800e802:	f000 fe27 	bl	800f454 <SUBGRF_GetRxBufferStatus>
    if( *size > maxSize )
 800e806:	68bb      	ldr	r3, [r7, #8]
 800e808:	781b      	ldrb	r3, [r3, #0]
 800e80a:	79fa      	ldrb	r2, [r7, #7]
 800e80c:	429a      	cmp	r2, r3
 800e80e:	d201      	bcs.n	800e814 <SUBGRF_GetPayload+0x2c>
    {
        return 1;
 800e810:	2301      	movs	r3, #1
 800e812:	e007      	b.n	800e824 <SUBGRF_GetPayload+0x3c>
    }
    SUBGRF_ReadBuffer( offset, buffer, *size );
 800e814:	7df8      	ldrb	r0, [r7, #23]
 800e816:	68bb      	ldr	r3, [r7, #8]
 800e818:	781b      	ldrb	r3, [r3, #0]
 800e81a:	461a      	mov	r2, r3
 800e81c:	68f9      	ldr	r1, [r7, #12]
 800e81e:	f000 ff25 	bl	800f66c <SUBGRF_ReadBuffer>

    return 0;
 800e822:	2300      	movs	r3, #0
}
 800e824:	4618      	mov	r0, r3
 800e826:	3718      	adds	r7, #24
 800e828:	46bd      	mov	sp, r7
 800e82a:	bd80      	pop	{r7, pc}

0800e82c <SUBGRF_SendPayload>:

void SUBGRF_SendPayload( uint8_t *payload, uint8_t size, uint32_t timeout)
{
 800e82c:	b580      	push	{r7, lr}
 800e82e:	b084      	sub	sp, #16
 800e830:	af00      	add	r7, sp, #0
 800e832:	60f8      	str	r0, [r7, #12]
 800e834:	460b      	mov	r3, r1
 800e836:	607a      	str	r2, [r7, #4]
 800e838:	72fb      	strb	r3, [r7, #11]
    SUBGRF_SetPayload( payload, size );
 800e83a:	7afb      	ldrb	r3, [r7, #11]
 800e83c:	4619      	mov	r1, r3
 800e83e:	68f8      	ldr	r0, [r7, #12]
 800e840:	f7ff ffc2 	bl	800e7c8 <SUBGRF_SetPayload>
    SUBGRF_SetTx( timeout );
 800e844:	6878      	ldr	r0, [r7, #4]
 800e846:	f000 f91b 	bl	800ea80 <SUBGRF_SetTx>
}
 800e84a:	bf00      	nop
 800e84c:	3710      	adds	r7, #16
 800e84e:	46bd      	mov	sp, r7
 800e850:	bd80      	pop	{r7, pc}

0800e852 <SUBGRF_SetSyncWord>:

uint8_t SUBGRF_SetSyncWord( uint8_t *syncWord )
{
 800e852:	b580      	push	{r7, lr}
 800e854:	b082      	sub	sp, #8
 800e856:	af00      	add	r7, sp, #0
 800e858:	6078      	str	r0, [r7, #4]
    SUBGRF_WriteRegisters( REG_LR_SYNCWORDBASEADDRESS, syncWord, 8 );
 800e85a:	2208      	movs	r2, #8
 800e85c:	6879      	ldr	r1, [r7, #4]
 800e85e:	f44f 60d8 	mov.w	r0, #1728	; 0x6c0
 800e862:	f000 fe9d 	bl	800f5a0 <SUBGRF_WriteRegisters>
    return 0;
 800e866:	2300      	movs	r3, #0
}
 800e868:	4618      	mov	r0, r3
 800e86a:	3708      	adds	r7, #8
 800e86c:	46bd      	mov	sp, r7
 800e86e:	bd80      	pop	{r7, pc}

0800e870 <SUBGRF_SetCrcSeed>:

void SUBGRF_SetCrcSeed( uint16_t seed )
{
 800e870:	b580      	push	{r7, lr}
 800e872:	b084      	sub	sp, #16
 800e874:	af00      	add	r7, sp, #0
 800e876:	4603      	mov	r3, r0
 800e878:	80fb      	strh	r3, [r7, #6]
    uint8_t buf[2];

    buf[0] = ( uint8_t )( ( seed >> 8 ) & 0xFF );
 800e87a:	88fb      	ldrh	r3, [r7, #6]
 800e87c:	0a1b      	lsrs	r3, r3, #8
 800e87e:	b29b      	uxth	r3, r3
 800e880:	b2db      	uxtb	r3, r3
 800e882:	733b      	strb	r3, [r7, #12]
    buf[1] = ( uint8_t )( seed & 0xFF );
 800e884:	88fb      	ldrh	r3, [r7, #6]
 800e886:	b2db      	uxtb	r3, r3
 800e888:	737b      	strb	r3, [r7, #13]

    switch( SUBGRF_GetPacketType( ) )
 800e88a:	f000 fb6f 	bl	800ef6c <SUBGRF_GetPacketType>
 800e88e:	4603      	mov	r3, r0
 800e890:	2b00      	cmp	r3, #0
 800e892:	d108      	bne.n	800e8a6 <SUBGRF_SetCrcSeed+0x36>
    {
        case PACKET_TYPE_GFSK:
            SUBGRF_WriteRegisters( REG_LR_CRCSEEDBASEADDR, buf, 2 );
 800e894:	f107 030c 	add.w	r3, r7, #12
 800e898:	2202      	movs	r2, #2
 800e89a:	4619      	mov	r1, r3
 800e89c:	f240 60bc 	movw	r0, #1724	; 0x6bc
 800e8a0:	f000 fe7e 	bl	800f5a0 <SUBGRF_WriteRegisters>
            break;
 800e8a4:	e000      	b.n	800e8a8 <SUBGRF_SetCrcSeed+0x38>

        default:
            break;
 800e8a6:	bf00      	nop
    }
}
 800e8a8:	bf00      	nop
 800e8aa:	3710      	adds	r7, #16
 800e8ac:	46bd      	mov	sp, r7
 800e8ae:	bd80      	pop	{r7, pc}

0800e8b0 <SUBGRF_SetCrcPolynomial>:

void SUBGRF_SetCrcPolynomial( uint16_t polynomial )
{
 800e8b0:	b580      	push	{r7, lr}
 800e8b2:	b084      	sub	sp, #16
 800e8b4:	af00      	add	r7, sp, #0
 800e8b6:	4603      	mov	r3, r0
 800e8b8:	80fb      	strh	r3, [r7, #6]
    uint8_t buf[2];

    buf[0] = ( uint8_t )( ( polynomial >> 8 ) & 0xFF );
 800e8ba:	88fb      	ldrh	r3, [r7, #6]
 800e8bc:	0a1b      	lsrs	r3, r3, #8
 800e8be:	b29b      	uxth	r3, r3
 800e8c0:	b2db      	uxtb	r3, r3
 800e8c2:	733b      	strb	r3, [r7, #12]
    buf[1] = ( uint8_t )( polynomial & 0xFF );
 800e8c4:	88fb      	ldrh	r3, [r7, #6]
 800e8c6:	b2db      	uxtb	r3, r3
 800e8c8:	737b      	strb	r3, [r7, #13]

    switch( SUBGRF_GetPacketType( ) )
 800e8ca:	f000 fb4f 	bl	800ef6c <SUBGRF_GetPacketType>
 800e8ce:	4603      	mov	r3, r0
 800e8d0:	2b00      	cmp	r3, #0
 800e8d2:	d108      	bne.n	800e8e6 <SUBGRF_SetCrcPolynomial+0x36>
    {
        case PACKET_TYPE_GFSK:
            SUBGRF_WriteRegisters( REG_LR_CRCPOLYBASEADDR, buf, 2 );
 800e8d4:	f107 030c 	add.w	r3, r7, #12
 800e8d8:	2202      	movs	r2, #2
 800e8da:	4619      	mov	r1, r3
 800e8dc:	f240 60be 	movw	r0, #1726	; 0x6be
 800e8e0:	f000 fe5e 	bl	800f5a0 <SUBGRF_WriteRegisters>
            break;
 800e8e4:	e000      	b.n	800e8e8 <SUBGRF_SetCrcPolynomial+0x38>

        default:
            break;
 800e8e6:	bf00      	nop
    }
}
 800e8e8:	bf00      	nop
 800e8ea:	3710      	adds	r7, #16
 800e8ec:	46bd      	mov	sp, r7
 800e8ee:	bd80      	pop	{r7, pc}

0800e8f0 <SUBGRF_SetWhiteningSeed>:

void SUBGRF_SetWhiteningSeed( uint16_t seed )
{
 800e8f0:	b580      	push	{r7, lr}
 800e8f2:	b084      	sub	sp, #16
 800e8f4:	af00      	add	r7, sp, #0
 800e8f6:	4603      	mov	r3, r0
 800e8f8:	80fb      	strh	r3, [r7, #6]
    uint8_t regValue = 0;
 800e8fa:	2300      	movs	r3, #0
 800e8fc:	73fb      	strb	r3, [r7, #15]

    switch( SUBGRF_GetPacketType( ) )
 800e8fe:	f000 fb35 	bl	800ef6c <SUBGRF_GetPacketType>
 800e902:	4603      	mov	r3, r0
 800e904:	2b00      	cmp	r3, #0
 800e906:	d121      	bne.n	800e94c <SUBGRF_SetWhiteningSeed+0x5c>
    {
        case PACKET_TYPE_GFSK:
            regValue = SUBGRF_ReadRegister( REG_LR_WHITSEEDBASEADDR_MSB ) & 0xFE;
 800e908:	f44f 60d7 	mov.w	r0, #1720	; 0x6b8
 800e90c:	f000 fe34 	bl	800f578 <SUBGRF_ReadRegister>
 800e910:	4603      	mov	r3, r0
 800e912:	f023 0301 	bic.w	r3, r3, #1
 800e916:	73fb      	strb	r3, [r7, #15]
            regValue = ( ( seed >> 8 ) & 0x01 ) | regValue;
 800e918:	88fb      	ldrh	r3, [r7, #6]
 800e91a:	0a1b      	lsrs	r3, r3, #8
 800e91c:	b29b      	uxth	r3, r3
 800e91e:	b25b      	sxtb	r3, r3
 800e920:	f003 0301 	and.w	r3, r3, #1
 800e924:	b25a      	sxtb	r2, r3
 800e926:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800e92a:	4313      	orrs	r3, r2
 800e92c:	b25b      	sxtb	r3, r3
 800e92e:	73fb      	strb	r3, [r7, #15]
            SUBGRF_WriteRegister( REG_LR_WHITSEEDBASEADDR_MSB, regValue ); // only 1 bit.
 800e930:	7bfb      	ldrb	r3, [r7, #15]
 800e932:	4619      	mov	r1, r3
 800e934:	f44f 60d7 	mov.w	r0, #1720	; 0x6b8
 800e938:	f000 fe0a 	bl	800f550 <SUBGRF_WriteRegister>
            SUBGRF_WriteRegister( REG_LR_WHITSEEDBASEADDR_LSB, (uint8_t)seed );
 800e93c:	88fb      	ldrh	r3, [r7, #6]
 800e93e:	b2db      	uxtb	r3, r3
 800e940:	4619      	mov	r1, r3
 800e942:	f240 60b9 	movw	r0, #1721	; 0x6b9
 800e946:	f000 fe03 	bl	800f550 <SUBGRF_WriteRegister>
            break;
 800e94a:	e000      	b.n	800e94e <SUBGRF_SetWhiteningSeed+0x5e>

        default:
            break;
 800e94c:	bf00      	nop
    }
}
 800e94e:	bf00      	nop
 800e950:	3710      	adds	r7, #16
 800e952:	46bd      	mov	sp, r7
 800e954:	bd80      	pop	{r7, pc}

0800e956 <SUBGRF_GetRandom>:

uint32_t SUBGRF_GetRandom( void )
{
 800e956:	b580      	push	{r7, lr}
 800e958:	b082      	sub	sp, #8
 800e95a:	af00      	add	r7, sp, #0
    uint32_t number = 0;
 800e95c:	2300      	movs	r3, #0
 800e95e:	603b      	str	r3, [r7, #0]
    uint8_t regAnaLna = 0;
 800e960:	2300      	movs	r3, #0
 800e962:	71fb      	strb	r3, [r7, #7]
    uint8_t regAnaMixer = 0;
 800e964:	2300      	movs	r3, #0
 800e966:	71bb      	strb	r3, [r7, #6]

    regAnaLna = SUBGRF_ReadRegister( REG_ANA_LNA );
 800e968:	f640 00e2 	movw	r0, #2274	; 0x8e2
 800e96c:	f000 fe04 	bl	800f578 <SUBGRF_ReadRegister>
 800e970:	4603      	mov	r3, r0
 800e972:	71fb      	strb	r3, [r7, #7]
    SUBGRF_WriteRegister( REG_ANA_LNA, regAnaLna & ~( 1 << 0 ) );
 800e974:	79fb      	ldrb	r3, [r7, #7]
 800e976:	f023 0301 	bic.w	r3, r3, #1
 800e97a:	b2db      	uxtb	r3, r3
 800e97c:	4619      	mov	r1, r3
 800e97e:	f640 00e2 	movw	r0, #2274	; 0x8e2
 800e982:	f000 fde5 	bl	800f550 <SUBGRF_WriteRegister>

    regAnaMixer = SUBGRF_ReadRegister( REG_ANA_MIXER );
 800e986:	f640 00e5 	movw	r0, #2277	; 0x8e5
 800e98a:	f000 fdf5 	bl	800f578 <SUBGRF_ReadRegister>
 800e98e:	4603      	mov	r3, r0
 800e990:	71bb      	strb	r3, [r7, #6]
    SUBGRF_WriteRegister( REG_ANA_MIXER, regAnaMixer & ~( 1 << 7 ) );
 800e992:	79bb      	ldrb	r3, [r7, #6]
 800e994:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800e998:	b2db      	uxtb	r3, r3
 800e99a:	4619      	mov	r1, r3
 800e99c:	f640 00e5 	movw	r0, #2277	; 0x8e5
 800e9a0:	f000 fdd6 	bl	800f550 <SUBGRF_WriteRegister>

    // Set radio in continuous reception
    SUBGRF_SetRx( 0xFFFFFF ); // Rx Continuous
 800e9a4:	f06f 407f 	mvn.w	r0, #4278190080	; 0xff000000
 800e9a8:	f000 f88a 	bl	800eac0 <SUBGRF_SetRx>

    SUBGRF_ReadRegisters( RANDOM_NUMBER_GENERATORBASEADDR, ( uint8_t* )&number, 4 );
 800e9ac:	463b      	mov	r3, r7
 800e9ae:	2204      	movs	r2, #4
 800e9b0:	4619      	mov	r1, r3
 800e9b2:	f640 0019 	movw	r0, #2073	; 0x819
 800e9b6:	f000 fe15 	bl	800f5e4 <SUBGRF_ReadRegisters>

    SUBGRF_SetStandby( STDBY_RC );
 800e9ba:	2000      	movs	r0, #0
 800e9bc:	f000 f844 	bl	800ea48 <SUBGRF_SetStandby>

    SUBGRF_WriteRegister( REG_ANA_LNA, regAnaLna );
 800e9c0:	79fb      	ldrb	r3, [r7, #7]
 800e9c2:	4619      	mov	r1, r3
 800e9c4:	f640 00e2 	movw	r0, #2274	; 0x8e2
 800e9c8:	f000 fdc2 	bl	800f550 <SUBGRF_WriteRegister>
    SUBGRF_WriteRegister( REG_ANA_MIXER, regAnaMixer );
 800e9cc:	79bb      	ldrb	r3, [r7, #6]
 800e9ce:	4619      	mov	r1, r3
 800e9d0:	f640 00e5 	movw	r0, #2277	; 0x8e5
 800e9d4:	f000 fdbc 	bl	800f550 <SUBGRF_WriteRegister>

    return number;
 800e9d8:	683b      	ldr	r3, [r7, #0]
}
 800e9da:	4618      	mov	r0, r3
 800e9dc:	3708      	adds	r7, #8
 800e9de:	46bd      	mov	sp, r7
 800e9e0:	bd80      	pop	{r7, pc}
	...

0800e9e4 <SUBGRF_SetSleep>:

void SUBGRF_SetSleep( SleepParams_t sleepConfig )
{
 800e9e4:	b580      	push	{r7, lr}
 800e9e6:	b084      	sub	sp, #16
 800e9e8:	af00      	add	r7, sp, #0
 800e9ea:	7138      	strb	r0, [r7, #4]
    /* switch the antenna OFF by SW */
    RBI_ConfigRFSwitch(RBI_SWITCH_OFF);
 800e9ec:	2000      	movs	r0, #0
 800e9ee:	f7ff fe43 	bl	800e678 <RBI_ConfigRFSwitch>

    Radio_SMPS_Set(SMPS_DRIVE_SETTING_DEFAULT);
 800e9f2:	2002      	movs	r0, #2
 800e9f4:	f000 ffa4 	bl	800f940 <Radio_SMPS_Set>

    uint8_t value = ( ( ( uint8_t )sleepConfig.Fields.WarmStart << 2 ) |
 800e9f8:	793b      	ldrb	r3, [r7, #4]
 800e9fa:	f3c3 0380 	ubfx	r3, r3, #2, #1
 800e9fe:	b2db      	uxtb	r3, r3
 800ea00:	009b      	lsls	r3, r3, #2
 800ea02:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )sleepConfig.Fields.Reset << 1 ) |
 800ea04:	793b      	ldrb	r3, [r7, #4]
 800ea06:	f3c3 0340 	ubfx	r3, r3, #1, #1
 800ea0a:	b2db      	uxtb	r3, r3
 800ea0c:	005b      	lsls	r3, r3, #1
    uint8_t value = ( ( ( uint8_t )sleepConfig.Fields.WarmStart << 2 ) |
 800ea0e:	b25b      	sxtb	r3, r3
 800ea10:	4313      	orrs	r3, r2
 800ea12:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )sleepConfig.Fields.WakeUpRTC ) );
 800ea14:	793b      	ldrb	r3, [r7, #4]
 800ea16:	f3c3 0300 	ubfx	r3, r3, #0, #1
 800ea1a:	b2db      	uxtb	r3, r3
 800ea1c:	b25b      	sxtb	r3, r3
                      ( ( uint8_t )sleepConfig.Fields.Reset << 1 ) |
 800ea1e:	4313      	orrs	r3, r2
 800ea20:	b25b      	sxtb	r3, r3
 800ea22:	b2db      	uxtb	r3, r3
    uint8_t value = ( ( ( uint8_t )sleepConfig.Fields.WarmStart << 2 ) |
 800ea24:	73fb      	strb	r3, [r7, #15]
    SUBGRF_WriteCommand( RADIO_SET_SLEEP, &value, 1 );
 800ea26:	f107 030f 	add.w	r3, r7, #15
 800ea2a:	2201      	movs	r2, #1
 800ea2c:	4619      	mov	r1, r3
 800ea2e:	2084      	movs	r0, #132	; 0x84
 800ea30:	f000 fe3e 	bl	800f6b0 <SUBGRF_WriteCommand>
    OperatingMode = MODE_SLEEP;
 800ea34:	4b03      	ldr	r3, [pc, #12]	; (800ea44 <SUBGRF_SetSleep+0x60>)
 800ea36:	2200      	movs	r2, #0
 800ea38:	701a      	strb	r2, [r3, #0]
}
 800ea3a:	bf00      	nop
 800ea3c:	3710      	adds	r7, #16
 800ea3e:	46bd      	mov	sp, r7
 800ea40:	bd80      	pop	{r7, pc}
 800ea42:	bf00      	nop
 800ea44:	20006e88 	.word	0x20006e88

0800ea48 <SUBGRF_SetStandby>:

void SUBGRF_SetStandby( RadioStandbyModes_t standbyConfig )
{
 800ea48:	b580      	push	{r7, lr}
 800ea4a:	b082      	sub	sp, #8
 800ea4c:	af00      	add	r7, sp, #0
 800ea4e:	4603      	mov	r3, r0
 800ea50:	71fb      	strb	r3, [r7, #7]
    SUBGRF_WriteCommand( RADIO_SET_STANDBY, ( uint8_t* )&standbyConfig, 1 );
 800ea52:	1dfb      	adds	r3, r7, #7
 800ea54:	2201      	movs	r2, #1
 800ea56:	4619      	mov	r1, r3
 800ea58:	2080      	movs	r0, #128	; 0x80
 800ea5a:	f000 fe29 	bl	800f6b0 <SUBGRF_WriteCommand>
    if( standbyConfig == STDBY_RC )
 800ea5e:	79fb      	ldrb	r3, [r7, #7]
 800ea60:	2b00      	cmp	r3, #0
 800ea62:	d103      	bne.n	800ea6c <SUBGRF_SetStandby+0x24>
    {
        OperatingMode = MODE_STDBY_RC;
 800ea64:	4b05      	ldr	r3, [pc, #20]	; (800ea7c <SUBGRF_SetStandby+0x34>)
 800ea66:	2201      	movs	r2, #1
 800ea68:	701a      	strb	r2, [r3, #0]
    }
    else
    {
        OperatingMode = MODE_STDBY_XOSC;
    }
}
 800ea6a:	e002      	b.n	800ea72 <SUBGRF_SetStandby+0x2a>
        OperatingMode = MODE_STDBY_XOSC;
 800ea6c:	4b03      	ldr	r3, [pc, #12]	; (800ea7c <SUBGRF_SetStandby+0x34>)
 800ea6e:	2202      	movs	r2, #2
 800ea70:	701a      	strb	r2, [r3, #0]
}
 800ea72:	bf00      	nop
 800ea74:	3708      	adds	r7, #8
 800ea76:	46bd      	mov	sp, r7
 800ea78:	bd80      	pop	{r7, pc}
 800ea7a:	bf00      	nop
 800ea7c:	20006e88 	.word	0x20006e88

0800ea80 <SUBGRF_SetTx>:
    SUBGRF_WriteCommand( RADIO_SET_FS, 0, 0 );
    OperatingMode = MODE_FS;
}

void SUBGRF_SetTx( uint32_t timeout )
{
 800ea80:	b580      	push	{r7, lr}
 800ea82:	b084      	sub	sp, #16
 800ea84:	af00      	add	r7, sp, #0
 800ea86:	6078      	str	r0, [r7, #4]
    uint8_t buf[3];

    OperatingMode = MODE_TX;
 800ea88:	4b0c      	ldr	r3, [pc, #48]	; (800eabc <SUBGRF_SetTx+0x3c>)
 800ea8a:	2204      	movs	r2, #4
 800ea8c:	701a      	strb	r2, [r3, #0]

    buf[0] = ( uint8_t )( ( timeout >> 16 ) & 0xFF );
 800ea8e:	687b      	ldr	r3, [r7, #4]
 800ea90:	0c1b      	lsrs	r3, r3, #16
 800ea92:	b2db      	uxtb	r3, r3
 800ea94:	733b      	strb	r3, [r7, #12]
    buf[1] = ( uint8_t )( ( timeout >> 8 ) & 0xFF );
 800ea96:	687b      	ldr	r3, [r7, #4]
 800ea98:	0a1b      	lsrs	r3, r3, #8
 800ea9a:	b2db      	uxtb	r3, r3
 800ea9c:	737b      	strb	r3, [r7, #13]
    buf[2] = ( uint8_t )( timeout & 0xFF );
 800ea9e:	687b      	ldr	r3, [r7, #4]
 800eaa0:	b2db      	uxtb	r3, r3
 800eaa2:	73bb      	strb	r3, [r7, #14]
    SUBGRF_WriteCommand( RADIO_SET_TX, buf, 3 );
 800eaa4:	f107 030c 	add.w	r3, r7, #12
 800eaa8:	2203      	movs	r2, #3
 800eaaa:	4619      	mov	r1, r3
 800eaac:	2083      	movs	r0, #131	; 0x83
 800eaae:	f000 fdff 	bl	800f6b0 <SUBGRF_WriteCommand>
}
 800eab2:	bf00      	nop
 800eab4:	3710      	adds	r7, #16
 800eab6:	46bd      	mov	sp, r7
 800eab8:	bd80      	pop	{r7, pc}
 800eaba:	bf00      	nop
 800eabc:	20006e88 	.word	0x20006e88

0800eac0 <SUBGRF_SetRx>:

void SUBGRF_SetRx( uint32_t timeout )
{
 800eac0:	b580      	push	{r7, lr}
 800eac2:	b084      	sub	sp, #16
 800eac4:	af00      	add	r7, sp, #0
 800eac6:	6078      	str	r0, [r7, #4]
    uint8_t buf[3];

    OperatingMode = MODE_RX;
 800eac8:	4b0c      	ldr	r3, [pc, #48]	; (800eafc <SUBGRF_SetRx+0x3c>)
 800eaca:	2205      	movs	r2, #5
 800eacc:	701a      	strb	r2, [r3, #0]

    buf[0] = ( uint8_t )( ( timeout >> 16 ) & 0xFF );
 800eace:	687b      	ldr	r3, [r7, #4]
 800ead0:	0c1b      	lsrs	r3, r3, #16
 800ead2:	b2db      	uxtb	r3, r3
 800ead4:	733b      	strb	r3, [r7, #12]
    buf[1] = ( uint8_t )( ( timeout >> 8 ) & 0xFF );
 800ead6:	687b      	ldr	r3, [r7, #4]
 800ead8:	0a1b      	lsrs	r3, r3, #8
 800eada:	b2db      	uxtb	r3, r3
 800eadc:	737b      	strb	r3, [r7, #13]
    buf[2] = ( uint8_t )( timeout & 0xFF );
 800eade:	687b      	ldr	r3, [r7, #4]
 800eae0:	b2db      	uxtb	r3, r3
 800eae2:	73bb      	strb	r3, [r7, #14]
    SUBGRF_WriteCommand( RADIO_SET_RX, buf, 3 );
 800eae4:	f107 030c 	add.w	r3, r7, #12
 800eae8:	2203      	movs	r2, #3
 800eaea:	4619      	mov	r1, r3
 800eaec:	2082      	movs	r0, #130	; 0x82
 800eaee:	f000 fddf 	bl	800f6b0 <SUBGRF_WriteCommand>
}
 800eaf2:	bf00      	nop
 800eaf4:	3710      	adds	r7, #16
 800eaf6:	46bd      	mov	sp, r7
 800eaf8:	bd80      	pop	{r7, pc}
 800eafa:	bf00      	nop
 800eafc:	20006e88 	.word	0x20006e88

0800eb00 <SUBGRF_SetRxBoosted>:

void SUBGRF_SetRxBoosted( uint32_t timeout )
{
 800eb00:	b580      	push	{r7, lr}
 800eb02:	b084      	sub	sp, #16
 800eb04:	af00      	add	r7, sp, #0
 800eb06:	6078      	str	r0, [r7, #4]
    uint8_t buf[3];

    OperatingMode = MODE_RX;
 800eb08:	4b0e      	ldr	r3, [pc, #56]	; (800eb44 <SUBGRF_SetRxBoosted+0x44>)
 800eb0a:	2205      	movs	r2, #5
 800eb0c:	701a      	strb	r2, [r3, #0]

    SUBGRF_WriteRegister( REG_RX_GAIN, 0x97 ); // max LNA gain, increase current by ~2mA for around ~3dB in sensitivity
 800eb0e:	2197      	movs	r1, #151	; 0x97
 800eb10:	f640 00ac 	movw	r0, #2220	; 0x8ac
 800eb14:	f000 fd1c 	bl	800f550 <SUBGRF_WriteRegister>

    buf[0] = ( uint8_t )( ( timeout >> 16 ) & 0xFF );
 800eb18:	687b      	ldr	r3, [r7, #4]
 800eb1a:	0c1b      	lsrs	r3, r3, #16
 800eb1c:	b2db      	uxtb	r3, r3
 800eb1e:	733b      	strb	r3, [r7, #12]
    buf[1] = ( uint8_t )( ( timeout >> 8 ) & 0xFF );
 800eb20:	687b      	ldr	r3, [r7, #4]
 800eb22:	0a1b      	lsrs	r3, r3, #8
 800eb24:	b2db      	uxtb	r3, r3
 800eb26:	737b      	strb	r3, [r7, #13]
    buf[2] = ( uint8_t )( timeout & 0xFF );
 800eb28:	687b      	ldr	r3, [r7, #4]
 800eb2a:	b2db      	uxtb	r3, r3
 800eb2c:	73bb      	strb	r3, [r7, #14]
    SUBGRF_WriteCommand( RADIO_SET_RX, buf, 3 );
 800eb2e:	f107 030c 	add.w	r3, r7, #12
 800eb32:	2203      	movs	r2, #3
 800eb34:	4619      	mov	r1, r3
 800eb36:	2082      	movs	r0, #130	; 0x82
 800eb38:	f000 fdba 	bl	800f6b0 <SUBGRF_WriteCommand>
}
 800eb3c:	bf00      	nop
 800eb3e:	3710      	adds	r7, #16
 800eb40:	46bd      	mov	sp, r7
 800eb42:	bd80      	pop	{r7, pc}
 800eb44:	20006e88 	.word	0x20006e88

0800eb48 <SUBGRF_SetRxDutyCycle>:

void SUBGRF_SetRxDutyCycle( uint32_t rxTime, uint32_t sleepTime )
{
 800eb48:	b580      	push	{r7, lr}
 800eb4a:	b084      	sub	sp, #16
 800eb4c:	af00      	add	r7, sp, #0
 800eb4e:	6078      	str	r0, [r7, #4]
 800eb50:	6039      	str	r1, [r7, #0]
    uint8_t buf[6];

    buf[0] = ( uint8_t )( ( rxTime >> 16 ) & 0xFF );
 800eb52:	687b      	ldr	r3, [r7, #4]
 800eb54:	0c1b      	lsrs	r3, r3, #16
 800eb56:	b2db      	uxtb	r3, r3
 800eb58:	723b      	strb	r3, [r7, #8]
    buf[1] = ( uint8_t )( ( rxTime >> 8 ) & 0xFF );
 800eb5a:	687b      	ldr	r3, [r7, #4]
 800eb5c:	0a1b      	lsrs	r3, r3, #8
 800eb5e:	b2db      	uxtb	r3, r3
 800eb60:	727b      	strb	r3, [r7, #9]
    buf[2] = ( uint8_t )( rxTime & 0xFF );
 800eb62:	687b      	ldr	r3, [r7, #4]
 800eb64:	b2db      	uxtb	r3, r3
 800eb66:	72bb      	strb	r3, [r7, #10]
    buf[3] = ( uint8_t )( ( sleepTime >> 16 ) & 0xFF );
 800eb68:	683b      	ldr	r3, [r7, #0]
 800eb6a:	0c1b      	lsrs	r3, r3, #16
 800eb6c:	b2db      	uxtb	r3, r3
 800eb6e:	72fb      	strb	r3, [r7, #11]
    buf[4] = ( uint8_t )( ( sleepTime >> 8 ) & 0xFF );
 800eb70:	683b      	ldr	r3, [r7, #0]
 800eb72:	0a1b      	lsrs	r3, r3, #8
 800eb74:	b2db      	uxtb	r3, r3
 800eb76:	733b      	strb	r3, [r7, #12]
    buf[5] = ( uint8_t )( sleepTime & 0xFF );
 800eb78:	683b      	ldr	r3, [r7, #0]
 800eb7a:	b2db      	uxtb	r3, r3
 800eb7c:	737b      	strb	r3, [r7, #13]
    SUBGRF_WriteCommand( RADIO_SET_RXDUTYCYCLE, buf, 6 );
 800eb7e:	f107 0308 	add.w	r3, r7, #8
 800eb82:	2206      	movs	r2, #6
 800eb84:	4619      	mov	r1, r3
 800eb86:	2094      	movs	r0, #148	; 0x94
 800eb88:	f000 fd92 	bl	800f6b0 <SUBGRF_WriteCommand>
    OperatingMode = MODE_RX_DC;
 800eb8c:	4b03      	ldr	r3, [pc, #12]	; (800eb9c <SUBGRF_SetRxDutyCycle+0x54>)
 800eb8e:	2206      	movs	r2, #6
 800eb90:	701a      	strb	r2, [r3, #0]
}
 800eb92:	bf00      	nop
 800eb94:	3710      	adds	r7, #16
 800eb96:	46bd      	mov	sp, r7
 800eb98:	bd80      	pop	{r7, pc}
 800eb9a:	bf00      	nop
 800eb9c:	20006e88 	.word	0x20006e88

0800eba0 <SUBGRF_SetCad>:

void SUBGRF_SetCad( void )
{
 800eba0:	b580      	push	{r7, lr}
 800eba2:	af00      	add	r7, sp, #0
    SUBGRF_WriteCommand( RADIO_SET_CAD, 0, 0 );
 800eba4:	2200      	movs	r2, #0
 800eba6:	2100      	movs	r1, #0
 800eba8:	20c5      	movs	r0, #197	; 0xc5
 800ebaa:	f000 fd81 	bl	800f6b0 <SUBGRF_WriteCommand>
    OperatingMode = MODE_CAD;
 800ebae:	4b02      	ldr	r3, [pc, #8]	; (800ebb8 <SUBGRF_SetCad+0x18>)
 800ebb0:	2207      	movs	r2, #7
 800ebb2:	701a      	strb	r2, [r3, #0]
}
 800ebb4:	bf00      	nop
 800ebb6:	bd80      	pop	{r7, pc}
 800ebb8:	20006e88 	.word	0x20006e88

0800ebbc <SUBGRF_SetTxContinuousWave>:

void SUBGRF_SetTxContinuousWave( void )
{
 800ebbc:	b580      	push	{r7, lr}
 800ebbe:	af00      	add	r7, sp, #0
    SUBGRF_WriteCommand( RADIO_SET_TXCONTINUOUSWAVE, 0, 0 );
 800ebc0:	2200      	movs	r2, #0
 800ebc2:	2100      	movs	r1, #0
 800ebc4:	20d1      	movs	r0, #209	; 0xd1
 800ebc6:	f000 fd73 	bl	800f6b0 <SUBGRF_WriteCommand>
}
 800ebca:	bf00      	nop
 800ebcc:	bd80      	pop	{r7, pc}

0800ebce <SUBGRF_SetTxInfinitePreamble>:

void SUBGRF_SetTxInfinitePreamble( void )
{
 800ebce:	b580      	push	{r7, lr}
 800ebd0:	af00      	add	r7, sp, #0
    SUBGRF_WriteCommand( RADIO_SET_TXCONTINUOUSPREAMBLE, 0, 0 );
 800ebd2:	2200      	movs	r2, #0
 800ebd4:	2100      	movs	r1, #0
 800ebd6:	20d2      	movs	r0, #210	; 0xd2
 800ebd8:	f000 fd6a 	bl	800f6b0 <SUBGRF_WriteCommand>
}
 800ebdc:	bf00      	nop
 800ebde:	bd80      	pop	{r7, pc}

0800ebe0 <SUBGRF_SetStopRxTimerOnPreambleDetect>:

void SUBGRF_SetStopRxTimerOnPreambleDetect( bool enable )
{
 800ebe0:	b580      	push	{r7, lr}
 800ebe2:	b082      	sub	sp, #8
 800ebe4:	af00      	add	r7, sp, #0
 800ebe6:	4603      	mov	r3, r0
 800ebe8:	71fb      	strb	r3, [r7, #7]
    SUBGRF_WriteCommand( RADIO_SET_STOPRXTIMERONPREAMBLE, ( uint8_t* )&enable, 1 );
 800ebea:	1dfb      	adds	r3, r7, #7
 800ebec:	2201      	movs	r2, #1
 800ebee:	4619      	mov	r1, r3
 800ebf0:	209f      	movs	r0, #159	; 0x9f
 800ebf2:	f000 fd5d 	bl	800f6b0 <SUBGRF_WriteCommand>
}
 800ebf6:	bf00      	nop
 800ebf8:	3708      	adds	r7, #8
 800ebfa:	46bd      	mov	sp, r7
 800ebfc:	bd80      	pop	{r7, pc}

0800ebfe <SUBGRF_SetLoRaSymbNumTimeout>:

void SUBGRF_SetLoRaSymbNumTimeout( uint8_t symbNum )
{
 800ebfe:	b580      	push	{r7, lr}
 800ec00:	b084      	sub	sp, #16
 800ec02:	af00      	add	r7, sp, #0
 800ec04:	4603      	mov	r3, r0
 800ec06:	71fb      	strb	r3, [r7, #7]
    SUBGRF_WriteCommand( RADIO_SET_LORASYMBTIMEOUT, &symbNum, 1 );
 800ec08:	1dfb      	adds	r3, r7, #7
 800ec0a:	2201      	movs	r2, #1
 800ec0c:	4619      	mov	r1, r3
 800ec0e:	20a0      	movs	r0, #160	; 0xa0
 800ec10:	f000 fd4e 	bl	800f6b0 <SUBGRF_WriteCommand>

    if( symbNum >= 64 )
 800ec14:	79fb      	ldrb	r3, [r7, #7]
 800ec16:	2b3f      	cmp	r3, #63	; 0x3f
 800ec18:	d91c      	bls.n	800ec54 <SUBGRF_SetLoRaSymbNumTimeout+0x56>
    {
        uint8_t mant = symbNum >> 1;
 800ec1a:	79fb      	ldrb	r3, [r7, #7]
 800ec1c:	085b      	lsrs	r3, r3, #1
 800ec1e:	73fb      	strb	r3, [r7, #15]
        uint8_t exp  = 0;
 800ec20:	2300      	movs	r3, #0
 800ec22:	73bb      	strb	r3, [r7, #14]
        uint8_t reg  = 0;
 800ec24:	2300      	movs	r3, #0
 800ec26:	737b      	strb	r3, [r7, #13]

        while( mant > 31 )
 800ec28:	e005      	b.n	800ec36 <SUBGRF_SetLoRaSymbNumTimeout+0x38>
        {
            mant >>= 2;
 800ec2a:	7bfb      	ldrb	r3, [r7, #15]
 800ec2c:	089b      	lsrs	r3, r3, #2
 800ec2e:	73fb      	strb	r3, [r7, #15]
            exp++;
 800ec30:	7bbb      	ldrb	r3, [r7, #14]
 800ec32:	3301      	adds	r3, #1
 800ec34:	73bb      	strb	r3, [r7, #14]
        while( mant > 31 )
 800ec36:	7bfb      	ldrb	r3, [r7, #15]
 800ec38:	2b1f      	cmp	r3, #31
 800ec3a:	d8f6      	bhi.n	800ec2a <SUBGRF_SetLoRaSymbNumTimeout+0x2c>
        }

        reg = exp + ( mant << 3 );
 800ec3c:	7bfb      	ldrb	r3, [r7, #15]
 800ec3e:	00db      	lsls	r3, r3, #3
 800ec40:	b2da      	uxtb	r2, r3
 800ec42:	7bbb      	ldrb	r3, [r7, #14]
 800ec44:	4413      	add	r3, r2
 800ec46:	737b      	strb	r3, [r7, #13]
        SUBGRF_WriteRegister( REG_LR_SYNCH_TIMEOUT, reg );
 800ec48:	7b7b      	ldrb	r3, [r7, #13]
 800ec4a:	4619      	mov	r1, r3
 800ec4c:	f240 7006 	movw	r0, #1798	; 0x706
 800ec50:	f000 fc7e 	bl	800f550 <SUBGRF_WriteRegister>
    }
}
 800ec54:	bf00      	nop
 800ec56:	3710      	adds	r7, #16
 800ec58:	46bd      	mov	sp, r7
 800ec5a:	bd80      	pop	{r7, pc}

0800ec5c <SUBGRF_SetRegulatorMode>:

void SUBGRF_SetRegulatorMode( void )
{
 800ec5c:	b580      	push	{r7, lr}
 800ec5e:	b082      	sub	sp, #8
 800ec60:	af00      	add	r7, sp, #0
    RadioRegulatorMode_t mode;

    if ( ( 1UL == RBI_IsDCDC() ) && ( 1UL == DCDC_ENABLE ) )
 800ec62:	f7ff fd3f 	bl	800e6e4 <RBI_IsDCDC>
 800ec66:	4603      	mov	r3, r0
 800ec68:	2b01      	cmp	r3, #1
 800ec6a:	d102      	bne.n	800ec72 <SUBGRF_SetRegulatorMode+0x16>
    {
        mode = USE_DCDC ;
 800ec6c:	2301      	movs	r3, #1
 800ec6e:	71fb      	strb	r3, [r7, #7]
 800ec70:	e001      	b.n	800ec76 <SUBGRF_SetRegulatorMode+0x1a>
    }
    else
    {
        mode = USE_LDO ;
 800ec72:	2300      	movs	r3, #0
 800ec74:	71fb      	strb	r3, [r7, #7]
    }
    SUBGRF_WriteCommand( RADIO_SET_REGULATORMODE, ( uint8_t* )&mode, 1 );
 800ec76:	1dfb      	adds	r3, r7, #7
 800ec78:	2201      	movs	r2, #1
 800ec7a:	4619      	mov	r1, r3
 800ec7c:	2096      	movs	r0, #150	; 0x96
 800ec7e:	f000 fd17 	bl	800f6b0 <SUBGRF_WriteCommand>
}
 800ec82:	bf00      	nop
 800ec84:	3708      	adds	r7, #8
 800ec86:	46bd      	mov	sp, r7
 800ec88:	bd80      	pop	{r7, pc}

0800ec8a <SUBGRF_Calibrate>:

void SUBGRF_Calibrate( CalibrationParams_t calibParam )
{
 800ec8a:	b580      	push	{r7, lr}
 800ec8c:	b084      	sub	sp, #16
 800ec8e:	af00      	add	r7, sp, #0
 800ec90:	7138      	strb	r0, [r7, #4]
    uint8_t value = ( ( ( uint8_t )calibParam.Fields.ImgEnable << 6 ) |
 800ec92:	793b      	ldrb	r3, [r7, #4]
 800ec94:	f3c3 1380 	ubfx	r3, r3, #6, #1
 800ec98:	b2db      	uxtb	r3, r3
 800ec9a:	019b      	lsls	r3, r3, #6
 800ec9c:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )calibParam.Fields.ADCBulkPEnable << 5 ) |
 800ec9e:	793b      	ldrb	r3, [r7, #4]
 800eca0:	f3c3 1340 	ubfx	r3, r3, #5, #1
 800eca4:	b2db      	uxtb	r3, r3
 800eca6:	015b      	lsls	r3, r3, #5
    uint8_t value = ( ( ( uint8_t )calibParam.Fields.ImgEnable << 6 ) |
 800eca8:	b25b      	sxtb	r3, r3
 800ecaa:	4313      	orrs	r3, r2
 800ecac:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )calibParam.Fields.ADCBulkNEnable << 4 ) |
 800ecae:	793b      	ldrb	r3, [r7, #4]
 800ecb0:	f3c3 1300 	ubfx	r3, r3, #4, #1
 800ecb4:	b2db      	uxtb	r3, r3
 800ecb6:	011b      	lsls	r3, r3, #4
                      ( ( uint8_t )calibParam.Fields.ADCBulkPEnable << 5 ) |
 800ecb8:	b25b      	sxtb	r3, r3
 800ecba:	4313      	orrs	r3, r2
 800ecbc:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )calibParam.Fields.ADCPulseEnable << 3 ) |
 800ecbe:	793b      	ldrb	r3, [r7, #4]
 800ecc0:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 800ecc4:	b2db      	uxtb	r3, r3
 800ecc6:	00db      	lsls	r3, r3, #3
                      ( ( uint8_t )calibParam.Fields.ADCBulkNEnable << 4 ) |
 800ecc8:	b25b      	sxtb	r3, r3
 800ecca:	4313      	orrs	r3, r2
 800eccc:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )calibParam.Fields.PLLEnable << 2 ) |
 800ecce:	793b      	ldrb	r3, [r7, #4]
 800ecd0:	f3c3 0380 	ubfx	r3, r3, #2, #1
 800ecd4:	b2db      	uxtb	r3, r3
 800ecd6:	009b      	lsls	r3, r3, #2
                      ( ( uint8_t )calibParam.Fields.ADCPulseEnable << 3 ) |
 800ecd8:	b25b      	sxtb	r3, r3
 800ecda:	4313      	orrs	r3, r2
 800ecdc:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )calibParam.Fields.RC13MEnable << 1 ) |
 800ecde:	793b      	ldrb	r3, [r7, #4]
 800ece0:	f3c3 0340 	ubfx	r3, r3, #1, #1
 800ece4:	b2db      	uxtb	r3, r3
 800ece6:	005b      	lsls	r3, r3, #1
                      ( ( uint8_t )calibParam.Fields.PLLEnable << 2 ) |
 800ece8:	b25b      	sxtb	r3, r3
 800ecea:	4313      	orrs	r3, r2
 800ecec:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )calibParam.Fields.RC64KEnable ) );
 800ecee:	793b      	ldrb	r3, [r7, #4]
 800ecf0:	f3c3 0300 	ubfx	r3, r3, #0, #1
 800ecf4:	b2db      	uxtb	r3, r3
 800ecf6:	b25b      	sxtb	r3, r3
                      ( ( uint8_t )calibParam.Fields.RC13MEnable << 1 ) |
 800ecf8:	4313      	orrs	r3, r2
 800ecfa:	b25b      	sxtb	r3, r3
 800ecfc:	b2db      	uxtb	r3, r3
    uint8_t value = ( ( ( uint8_t )calibParam.Fields.ImgEnable << 6 ) |
 800ecfe:	73fb      	strb	r3, [r7, #15]

    SUBGRF_WriteCommand( RADIO_CALIBRATE, &value, 1 );
 800ed00:	f107 030f 	add.w	r3, r7, #15
 800ed04:	2201      	movs	r2, #1
 800ed06:	4619      	mov	r1, r3
 800ed08:	2089      	movs	r0, #137	; 0x89
 800ed0a:	f000 fcd1 	bl	800f6b0 <SUBGRF_WriteCommand>
}
 800ed0e:	bf00      	nop
 800ed10:	3710      	adds	r7, #16
 800ed12:	46bd      	mov	sp, r7
 800ed14:	bd80      	pop	{r7, pc}
	...

0800ed18 <SUBGRF_CalibrateImage>:

void SUBGRF_CalibrateImage( uint32_t freq )
{
 800ed18:	b580      	push	{r7, lr}
 800ed1a:	b084      	sub	sp, #16
 800ed1c:	af00      	add	r7, sp, #0
 800ed1e:	6078      	str	r0, [r7, #4]
    uint8_t calFreq[2];

    if( freq > 900000000 )
 800ed20:	687b      	ldr	r3, [r7, #4]
 800ed22:	4a1d      	ldr	r2, [pc, #116]	; (800ed98 <SUBGRF_CalibrateImage+0x80>)
 800ed24:	4293      	cmp	r3, r2
 800ed26:	d904      	bls.n	800ed32 <SUBGRF_CalibrateImage+0x1a>
    {
        calFreq[0] = 0xE1;
 800ed28:	23e1      	movs	r3, #225	; 0xe1
 800ed2a:	733b      	strb	r3, [r7, #12]
        calFreq[1] = 0xE9;
 800ed2c:	23e9      	movs	r3, #233	; 0xe9
 800ed2e:	737b      	strb	r3, [r7, #13]
 800ed30:	e027      	b.n	800ed82 <SUBGRF_CalibrateImage+0x6a>
    }
    else if( freq > 850000000 )
 800ed32:	687b      	ldr	r3, [r7, #4]
 800ed34:	4a19      	ldr	r2, [pc, #100]	; (800ed9c <SUBGRF_CalibrateImage+0x84>)
 800ed36:	4293      	cmp	r3, r2
 800ed38:	d904      	bls.n	800ed44 <SUBGRF_CalibrateImage+0x2c>
    {
        calFreq[0] = 0xD7;
 800ed3a:	23d7      	movs	r3, #215	; 0xd7
 800ed3c:	733b      	strb	r3, [r7, #12]
        calFreq[1] = 0xDB;
 800ed3e:	23db      	movs	r3, #219	; 0xdb
 800ed40:	737b      	strb	r3, [r7, #13]
 800ed42:	e01e      	b.n	800ed82 <SUBGRF_CalibrateImage+0x6a>
    }
    else if( freq > 770000000 )
 800ed44:	687b      	ldr	r3, [r7, #4]
 800ed46:	4a16      	ldr	r2, [pc, #88]	; (800eda0 <SUBGRF_CalibrateImage+0x88>)
 800ed48:	4293      	cmp	r3, r2
 800ed4a:	d904      	bls.n	800ed56 <SUBGRF_CalibrateImage+0x3e>
    {
        calFreq[0] = 0xC1;
 800ed4c:	23c1      	movs	r3, #193	; 0xc1
 800ed4e:	733b      	strb	r3, [r7, #12]
        calFreq[1] = 0xC5;
 800ed50:	23c5      	movs	r3, #197	; 0xc5
 800ed52:	737b      	strb	r3, [r7, #13]
 800ed54:	e015      	b.n	800ed82 <SUBGRF_CalibrateImage+0x6a>
    }
    else if( freq > 460000000 )
 800ed56:	687b      	ldr	r3, [r7, #4]
 800ed58:	4a12      	ldr	r2, [pc, #72]	; (800eda4 <SUBGRF_CalibrateImage+0x8c>)
 800ed5a:	4293      	cmp	r3, r2
 800ed5c:	d904      	bls.n	800ed68 <SUBGRF_CalibrateImage+0x50>
    {
        calFreq[0] = 0x75;
 800ed5e:	2375      	movs	r3, #117	; 0x75
 800ed60:	733b      	strb	r3, [r7, #12]
        calFreq[1] = 0x81;
 800ed62:	2381      	movs	r3, #129	; 0x81
 800ed64:	737b      	strb	r3, [r7, #13]
 800ed66:	e00c      	b.n	800ed82 <SUBGRF_CalibrateImage+0x6a>
    }
    else if( freq > 425000000 )
 800ed68:	687b      	ldr	r3, [r7, #4]
 800ed6a:	4a0f      	ldr	r2, [pc, #60]	; (800eda8 <SUBGRF_CalibrateImage+0x90>)
 800ed6c:	4293      	cmp	r3, r2
 800ed6e:	d904      	bls.n	800ed7a <SUBGRF_CalibrateImage+0x62>
    {
        calFreq[0] = 0x6B;
 800ed70:	236b      	movs	r3, #107	; 0x6b
 800ed72:	733b      	strb	r3, [r7, #12]
        calFreq[1] = 0x6F;
 800ed74:	236f      	movs	r3, #111	; 0x6f
 800ed76:	737b      	strb	r3, [r7, #13]
 800ed78:	e003      	b.n	800ed82 <SUBGRF_CalibrateImage+0x6a>
    }
    else /* freq <= 425000000*/
    {
        /* [ 156MHz - 171MHz ] */
        calFreq[0] = 0x29;
 800ed7a:	2329      	movs	r3, #41	; 0x29
 800ed7c:	733b      	strb	r3, [r7, #12]
        calFreq[1] = 0x2B ;
 800ed7e:	232b      	movs	r3, #43	; 0x2b
 800ed80:	737b      	strb	r3, [r7, #13]
    }
    SUBGRF_WriteCommand( RADIO_CALIBRATEIMAGE, calFreq, 2 );
 800ed82:	f107 030c 	add.w	r3, r7, #12
 800ed86:	2202      	movs	r2, #2
 800ed88:	4619      	mov	r1, r3
 800ed8a:	2098      	movs	r0, #152	; 0x98
 800ed8c:	f000 fc90 	bl	800f6b0 <SUBGRF_WriteCommand>
}
 800ed90:	bf00      	nop
 800ed92:	3710      	adds	r7, #16
 800ed94:	46bd      	mov	sp, r7
 800ed96:	bd80      	pop	{r7, pc}
 800ed98:	35a4e900 	.word	0x35a4e900
 800ed9c:	32a9f880 	.word	0x32a9f880
 800eda0:	2de54480 	.word	0x2de54480
 800eda4:	1b6b0b00 	.word	0x1b6b0b00
 800eda8:	1954fc40 	.word	0x1954fc40

0800edac <SUBGRF_SetPaConfig>:

void SUBGRF_SetPaConfig( uint8_t paDutyCycle, uint8_t hpMax, uint8_t deviceSel, uint8_t paLut )
{
 800edac:	b590      	push	{r4, r7, lr}
 800edae:	b085      	sub	sp, #20
 800edb0:	af00      	add	r7, sp, #0
 800edb2:	4604      	mov	r4, r0
 800edb4:	4608      	mov	r0, r1
 800edb6:	4611      	mov	r1, r2
 800edb8:	461a      	mov	r2, r3
 800edba:	4623      	mov	r3, r4
 800edbc:	71fb      	strb	r3, [r7, #7]
 800edbe:	4603      	mov	r3, r0
 800edc0:	71bb      	strb	r3, [r7, #6]
 800edc2:	460b      	mov	r3, r1
 800edc4:	717b      	strb	r3, [r7, #5]
 800edc6:	4613      	mov	r3, r2
 800edc8:	713b      	strb	r3, [r7, #4]
    uint8_t buf[4];

    buf[0] = paDutyCycle;
 800edca:	79fb      	ldrb	r3, [r7, #7]
 800edcc:	733b      	strb	r3, [r7, #12]
    buf[1] = hpMax;
 800edce:	79bb      	ldrb	r3, [r7, #6]
 800edd0:	737b      	strb	r3, [r7, #13]
    buf[2] = deviceSel;
 800edd2:	797b      	ldrb	r3, [r7, #5]
 800edd4:	73bb      	strb	r3, [r7, #14]
    buf[3] = paLut;
 800edd6:	793b      	ldrb	r3, [r7, #4]
 800edd8:	73fb      	strb	r3, [r7, #15]
    SUBGRF_WriteCommand( RADIO_SET_PACONFIG, buf, 4 );
 800edda:	f107 030c 	add.w	r3, r7, #12
 800edde:	2204      	movs	r2, #4
 800ede0:	4619      	mov	r1, r3
 800ede2:	2095      	movs	r0, #149	; 0x95
 800ede4:	f000 fc64 	bl	800f6b0 <SUBGRF_WriteCommand>
}
 800ede8:	bf00      	nop
 800edea:	3714      	adds	r7, #20
 800edec:	46bd      	mov	sp, r7
 800edee:	bd90      	pop	{r4, r7, pc}

0800edf0 <SUBGRF_SetDioIrqParams>:
{
    SUBGRF_WriteCommand( RADIO_SET_TXFALLBACKMODE, &fallbackMode, 1 );
}

void SUBGRF_SetDioIrqParams( uint16_t irqMask, uint16_t dio1Mask, uint16_t dio2Mask, uint16_t dio3Mask )
{
 800edf0:	b590      	push	{r4, r7, lr}
 800edf2:	b085      	sub	sp, #20
 800edf4:	af00      	add	r7, sp, #0
 800edf6:	4604      	mov	r4, r0
 800edf8:	4608      	mov	r0, r1
 800edfa:	4611      	mov	r1, r2
 800edfc:	461a      	mov	r2, r3
 800edfe:	4623      	mov	r3, r4
 800ee00:	80fb      	strh	r3, [r7, #6]
 800ee02:	4603      	mov	r3, r0
 800ee04:	80bb      	strh	r3, [r7, #4]
 800ee06:	460b      	mov	r3, r1
 800ee08:	807b      	strh	r3, [r7, #2]
 800ee0a:	4613      	mov	r3, r2
 800ee0c:	803b      	strh	r3, [r7, #0]
    uint8_t buf[8];

    buf[0] = ( uint8_t )( ( irqMask >> 8 ) & 0x00FF );
 800ee0e:	88fb      	ldrh	r3, [r7, #6]
 800ee10:	0a1b      	lsrs	r3, r3, #8
 800ee12:	b29b      	uxth	r3, r3
 800ee14:	b2db      	uxtb	r3, r3
 800ee16:	723b      	strb	r3, [r7, #8]
    buf[1] = ( uint8_t )( irqMask & 0x00FF );
 800ee18:	88fb      	ldrh	r3, [r7, #6]
 800ee1a:	b2db      	uxtb	r3, r3
 800ee1c:	727b      	strb	r3, [r7, #9]
    buf[2] = ( uint8_t )( ( dio1Mask >> 8 ) & 0x00FF );
 800ee1e:	88bb      	ldrh	r3, [r7, #4]
 800ee20:	0a1b      	lsrs	r3, r3, #8
 800ee22:	b29b      	uxth	r3, r3
 800ee24:	b2db      	uxtb	r3, r3
 800ee26:	72bb      	strb	r3, [r7, #10]
    buf[3] = ( uint8_t )( dio1Mask & 0x00FF );
 800ee28:	88bb      	ldrh	r3, [r7, #4]
 800ee2a:	b2db      	uxtb	r3, r3
 800ee2c:	72fb      	strb	r3, [r7, #11]
    buf[4] = ( uint8_t )( ( dio2Mask >> 8 ) & 0x00FF );
 800ee2e:	887b      	ldrh	r3, [r7, #2]
 800ee30:	0a1b      	lsrs	r3, r3, #8
 800ee32:	b29b      	uxth	r3, r3
 800ee34:	b2db      	uxtb	r3, r3
 800ee36:	733b      	strb	r3, [r7, #12]
    buf[5] = ( uint8_t )( dio2Mask & 0x00FF );
 800ee38:	887b      	ldrh	r3, [r7, #2]
 800ee3a:	b2db      	uxtb	r3, r3
 800ee3c:	737b      	strb	r3, [r7, #13]
    buf[6] = ( uint8_t )( ( dio3Mask >> 8 ) & 0x00FF );
 800ee3e:	883b      	ldrh	r3, [r7, #0]
 800ee40:	0a1b      	lsrs	r3, r3, #8
 800ee42:	b29b      	uxth	r3, r3
 800ee44:	b2db      	uxtb	r3, r3
 800ee46:	73bb      	strb	r3, [r7, #14]
    buf[7] = ( uint8_t )( dio3Mask & 0x00FF );
 800ee48:	883b      	ldrh	r3, [r7, #0]
 800ee4a:	b2db      	uxtb	r3, r3
 800ee4c:	73fb      	strb	r3, [r7, #15]
    SUBGRF_WriteCommand( RADIO_CFG_DIOIRQ, buf, 8 );
 800ee4e:	f107 0308 	add.w	r3, r7, #8
 800ee52:	2208      	movs	r2, #8
 800ee54:	4619      	mov	r1, r3
 800ee56:	2008      	movs	r0, #8
 800ee58:	f000 fc2a 	bl	800f6b0 <SUBGRF_WriteCommand>
}
 800ee5c:	bf00      	nop
 800ee5e:	3714      	adds	r7, #20
 800ee60:	46bd      	mov	sp, r7
 800ee62:	bd90      	pop	{r4, r7, pc}

0800ee64 <SUBGRF_SetTcxoMode>:
    SUBGRF_ReadCommand( RADIO_GET_IRQSTATUS, irqStatus, 2 );
    return ( irqStatus[0] << 8 ) | irqStatus[1];
}

void SUBGRF_SetTcxoMode (RadioTcxoCtrlVoltage_t tcxoVoltage, uint32_t timeout )
{
 800ee64:	b580      	push	{r7, lr}
 800ee66:	b084      	sub	sp, #16
 800ee68:	af00      	add	r7, sp, #0
 800ee6a:	4603      	mov	r3, r0
 800ee6c:	6039      	str	r1, [r7, #0]
 800ee6e:	71fb      	strb	r3, [r7, #7]
    uint8_t buf[4];

    buf[0] = tcxoVoltage & 0x07;
 800ee70:	79fb      	ldrb	r3, [r7, #7]
 800ee72:	f003 0307 	and.w	r3, r3, #7
 800ee76:	b2db      	uxtb	r3, r3
 800ee78:	733b      	strb	r3, [r7, #12]
    buf[1] = ( uint8_t )( ( timeout >> 16 ) & 0xFF );
 800ee7a:	683b      	ldr	r3, [r7, #0]
 800ee7c:	0c1b      	lsrs	r3, r3, #16
 800ee7e:	b2db      	uxtb	r3, r3
 800ee80:	737b      	strb	r3, [r7, #13]
    buf[2] = ( uint8_t )( ( timeout >> 8 ) & 0xFF );
 800ee82:	683b      	ldr	r3, [r7, #0]
 800ee84:	0a1b      	lsrs	r3, r3, #8
 800ee86:	b2db      	uxtb	r3, r3
 800ee88:	73bb      	strb	r3, [r7, #14]
    buf[3] = ( uint8_t )( timeout & 0xFF );
 800ee8a:	683b      	ldr	r3, [r7, #0]
 800ee8c:	b2db      	uxtb	r3, r3
 800ee8e:	73fb      	strb	r3, [r7, #15]

    SUBGRF_WriteCommand( RADIO_SET_TCXOMODE, buf, 4 );
 800ee90:	f107 030c 	add.w	r3, r7, #12
 800ee94:	2204      	movs	r2, #4
 800ee96:	4619      	mov	r1, r3
 800ee98:	2097      	movs	r0, #151	; 0x97
 800ee9a:	f000 fc09 	bl	800f6b0 <SUBGRF_WriteCommand>
}
 800ee9e:	bf00      	nop
 800eea0:	3710      	adds	r7, #16
 800eea2:	46bd      	mov	sp, r7
 800eea4:	bd80      	pop	{r7, pc}
	...

0800eea8 <SUBGRF_SetRfFrequency>:

void SUBGRF_SetRfFrequency( uint32_t frequency )
{
 800eea8:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 800eeac:	b084      	sub	sp, #16
 800eeae:	af00      	add	r7, sp, #0
 800eeb0:	6078      	str	r0, [r7, #4]
    uint8_t buf[4];
    uint32_t chan = 0;
 800eeb2:	2300      	movs	r3, #0
 800eeb4:	60fb      	str	r3, [r7, #12]

    if( ImageCalibrated == false )
 800eeb6:	4b1d      	ldr	r3, [pc, #116]	; (800ef2c <SUBGRF_SetRfFrequency+0x84>)
 800eeb8:	781b      	ldrb	r3, [r3, #0]
 800eeba:	f083 0301 	eor.w	r3, r3, #1
 800eebe:	b2db      	uxtb	r3, r3
 800eec0:	2b00      	cmp	r3, #0
 800eec2:	d005      	beq.n	800eed0 <SUBGRF_SetRfFrequency+0x28>
    {
        SUBGRF_CalibrateImage( frequency );
 800eec4:	6878      	ldr	r0, [r7, #4]
 800eec6:	f7ff ff27 	bl	800ed18 <SUBGRF_CalibrateImage>
        ImageCalibrated = true;
 800eeca:	4b18      	ldr	r3, [pc, #96]	; (800ef2c <SUBGRF_SetRfFrequency+0x84>)
 800eecc:	2201      	movs	r2, #1
 800eece:	701a      	strb	r2, [r3, #0]
    }
    SX_FREQ_TO_CHANNEL(chan, frequency);
 800eed0:	687b      	ldr	r3, [r7, #4]
 800eed2:	2200      	movs	r2, #0
 800eed4:	461c      	mov	r4, r3
 800eed6:	4615      	mov	r5, r2
 800eed8:	ea4f 19d4 	mov.w	r9, r4, lsr #7
 800eedc:	ea4f 6844 	mov.w	r8, r4, lsl #25
 800eee0:	4a13      	ldr	r2, [pc, #76]	; (800ef30 <SUBGRF_SetRfFrequency+0x88>)
 800eee2:	f04f 0300 	mov.w	r3, #0
 800eee6:	4640      	mov	r0, r8
 800eee8:	4649      	mov	r1, r9
 800eeea:	f7f2 f995 	bl	8001218 <__aeabi_uldivmod>
 800eeee:	4602      	mov	r2, r0
 800eef0:	460b      	mov	r3, r1
 800eef2:	4613      	mov	r3, r2
 800eef4:	60fb      	str	r3, [r7, #12]
    buf[0] = ( uint8_t )( ( chan >> 24 ) & 0xFF );
 800eef6:	68fb      	ldr	r3, [r7, #12]
 800eef8:	0e1b      	lsrs	r3, r3, #24
 800eefa:	b2db      	uxtb	r3, r3
 800eefc:	723b      	strb	r3, [r7, #8]
    buf[1] = ( uint8_t )( ( chan >> 16 ) & 0xFF );
 800eefe:	68fb      	ldr	r3, [r7, #12]
 800ef00:	0c1b      	lsrs	r3, r3, #16
 800ef02:	b2db      	uxtb	r3, r3
 800ef04:	727b      	strb	r3, [r7, #9]
    buf[2] = ( uint8_t )( ( chan >> 8 ) & 0xFF );
 800ef06:	68fb      	ldr	r3, [r7, #12]
 800ef08:	0a1b      	lsrs	r3, r3, #8
 800ef0a:	b2db      	uxtb	r3, r3
 800ef0c:	72bb      	strb	r3, [r7, #10]
    buf[3] = ( uint8_t )( chan & 0xFF );
 800ef0e:	68fb      	ldr	r3, [r7, #12]
 800ef10:	b2db      	uxtb	r3, r3
 800ef12:	72fb      	strb	r3, [r7, #11]
    SUBGRF_WriteCommand( RADIO_SET_RFFREQUENCY, buf, 4 );
 800ef14:	f107 0308 	add.w	r3, r7, #8
 800ef18:	2204      	movs	r2, #4
 800ef1a:	4619      	mov	r1, r3
 800ef1c:	2086      	movs	r0, #134	; 0x86
 800ef1e:	f000 fbc7 	bl	800f6b0 <SUBGRF_WriteCommand>
}
 800ef22:	bf00      	nop
 800ef24:	3710      	adds	r7, #16
 800ef26:	46bd      	mov	sp, r7
 800ef28:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 800ef2c:	20006e90 	.word	0x20006e90
 800ef30:	01e84800 	.word	0x01e84800

0800ef34 <SUBGRF_SetPacketType>:

void SUBGRF_SetPacketType( RadioPacketTypes_t packetType )
{
 800ef34:	b580      	push	{r7, lr}
 800ef36:	b082      	sub	sp, #8
 800ef38:	af00      	add	r7, sp, #0
 800ef3a:	4603      	mov	r3, r0
 800ef3c:	71fb      	strb	r3, [r7, #7]
    // Save packet type internally to avoid questioning the radio
    PacketType = packetType;
 800ef3e:	79fa      	ldrb	r2, [r7, #7]
 800ef40:	4b09      	ldr	r3, [pc, #36]	; (800ef68 <SUBGRF_SetPacketType+0x34>)
 800ef42:	701a      	strb	r2, [r3, #0]

    if( packetType == PACKET_TYPE_GFSK )
 800ef44:	79fb      	ldrb	r3, [r7, #7]
 800ef46:	2b00      	cmp	r3, #0
 800ef48:	d104      	bne.n	800ef54 <SUBGRF_SetPacketType+0x20>
    {
        SUBGRF_WriteRegister( REG_BIT_SYNC, 0x00 );
 800ef4a:	2100      	movs	r1, #0
 800ef4c:	f240 60ac 	movw	r0, #1708	; 0x6ac
 800ef50:	f000 fafe 	bl	800f550 <SUBGRF_WriteRegister>
    }
    SUBGRF_WriteCommand( RADIO_SET_PACKETTYPE, ( uint8_t* )&packetType, 1 );
 800ef54:	1dfb      	adds	r3, r7, #7
 800ef56:	2201      	movs	r2, #1
 800ef58:	4619      	mov	r1, r3
 800ef5a:	208a      	movs	r0, #138	; 0x8a
 800ef5c:	f000 fba8 	bl	800f6b0 <SUBGRF_WriteCommand>
}
 800ef60:	bf00      	nop
 800ef62:	3708      	adds	r7, #8
 800ef64:	46bd      	mov	sp, r7
 800ef66:	bd80      	pop	{r7, pc}
 800ef68:	20006e89 	.word	0x20006e89

0800ef6c <SUBGRF_GetPacketType>:

RadioPacketTypes_t SUBGRF_GetPacketType( void )
{
 800ef6c:	b480      	push	{r7}
 800ef6e:	af00      	add	r7, sp, #0
    return PacketType;
 800ef70:	4b02      	ldr	r3, [pc, #8]	; (800ef7c <SUBGRF_GetPacketType+0x10>)
 800ef72:	781b      	ldrb	r3, [r3, #0]
}
 800ef74:	4618      	mov	r0, r3
 800ef76:	46bd      	mov	sp, r7
 800ef78:	bc80      	pop	{r7}
 800ef7a:	4770      	bx	lr
 800ef7c:	20006e89 	.word	0x20006e89

0800ef80 <SUBGRF_SetTxParams>:

void SUBGRF_SetTxParams( uint8_t paSelect, int8_t power, RadioRampTimes_t rampTime )
{
 800ef80:	b580      	push	{r7, lr}
 800ef82:	b084      	sub	sp, #16
 800ef84:	af00      	add	r7, sp, #0
 800ef86:	4603      	mov	r3, r0
 800ef88:	71fb      	strb	r3, [r7, #7]
 800ef8a:	460b      	mov	r3, r1
 800ef8c:	71bb      	strb	r3, [r7, #6]
 800ef8e:	4613      	mov	r3, r2
 800ef90:	717b      	strb	r3, [r7, #5]
    uint8_t buf[2];
    int32_t max_power;

    if (paSelect == RFO_LP)
 800ef92:	79fb      	ldrb	r3, [r7, #7]
 800ef94:	2b01      	cmp	r3, #1
 800ef96:	d149      	bne.n	800f02c <SUBGRF_SetTxParams+0xac>
    {
        max_power = RBI_GetRFOMaxPowerConfig(RBI_RFO_LP_MAXPOWER);
 800ef98:	2000      	movs	r0, #0
 800ef9a:	f7ff fbae 	bl	800e6fa <RBI_GetRFOMaxPowerConfig>
 800ef9e:	60f8      	str	r0, [r7, #12]
        if (power >  max_power)
 800efa0:	f997 3006 	ldrsb.w	r3, [r7, #6]
 800efa4:	68fa      	ldr	r2, [r7, #12]
 800efa6:	429a      	cmp	r2, r3
 800efa8:	da01      	bge.n	800efae <SUBGRF_SetTxParams+0x2e>
        {
          power = max_power;
 800efaa:	68fb      	ldr	r3, [r7, #12]
 800efac:	71bb      	strb	r3, [r7, #6]
        }
        if (max_power == 14)
 800efae:	68fb      	ldr	r3, [r7, #12]
 800efb0:	2b0e      	cmp	r3, #14
 800efb2:	d10e      	bne.n	800efd2 <SUBGRF_SetTxParams+0x52>
        {
            SUBGRF_SetPaConfig(0x04, 0x00, 0x01, 0x01);
 800efb4:	2301      	movs	r3, #1
 800efb6:	2201      	movs	r2, #1
 800efb8:	2100      	movs	r1, #0
 800efba:	2004      	movs	r0, #4
 800efbc:	f7ff fef6 	bl	800edac <SUBGRF_SetPaConfig>
            power = 0x0E - (max_power - power);
 800efc0:	79ba      	ldrb	r2, [r7, #6]
 800efc2:	68fb      	ldr	r3, [r7, #12]
 800efc4:	b2db      	uxtb	r3, r3
 800efc6:	1ad3      	subs	r3, r2, r3
 800efc8:	b2db      	uxtb	r3, r3
 800efca:	330e      	adds	r3, #14
 800efcc:	b2db      	uxtb	r3, r3
 800efce:	71bb      	strb	r3, [r7, #6]
 800efd0:	e01f      	b.n	800f012 <SUBGRF_SetTxParams+0x92>
        }
        else if (max_power == 10)
 800efd2:	68fb      	ldr	r3, [r7, #12]
 800efd4:	2b0a      	cmp	r3, #10
 800efd6:	d10e      	bne.n	800eff6 <SUBGRF_SetTxParams+0x76>
        {
            SUBGRF_SetPaConfig(0x01, 0x00, 0x01, 0x01);
 800efd8:	2301      	movs	r3, #1
 800efda:	2201      	movs	r2, #1
 800efdc:	2100      	movs	r1, #0
 800efde:	2001      	movs	r0, #1
 800efe0:	f7ff fee4 	bl	800edac <SUBGRF_SetPaConfig>
            power = 0x0D - (max_power - power);
 800efe4:	79ba      	ldrb	r2, [r7, #6]
 800efe6:	68fb      	ldr	r3, [r7, #12]
 800efe8:	b2db      	uxtb	r3, r3
 800efea:	1ad3      	subs	r3, r2, r3
 800efec:	b2db      	uxtb	r3, r3
 800efee:	330d      	adds	r3, #13
 800eff0:	b2db      	uxtb	r3, r3
 800eff2:	71bb      	strb	r3, [r7, #6]
 800eff4:	e00d      	b.n	800f012 <SUBGRF_SetTxParams+0x92>
        }
        else /*default 15dBm*/
        {
            SUBGRF_SetPaConfig(0x07, 0x00, 0x01, 0x01);
 800eff6:	2301      	movs	r3, #1
 800eff8:	2201      	movs	r2, #1
 800effa:	2100      	movs	r1, #0
 800effc:	2007      	movs	r0, #7
 800effe:	f7ff fed5 	bl	800edac <SUBGRF_SetPaConfig>
            power = 0x0E - (max_power - power);
 800f002:	79ba      	ldrb	r2, [r7, #6]
 800f004:	68fb      	ldr	r3, [r7, #12]
 800f006:	b2db      	uxtb	r3, r3
 800f008:	1ad3      	subs	r3, r2, r3
 800f00a:	b2db      	uxtb	r3, r3
 800f00c:	330e      	adds	r3, #14
 800f00e:	b2db      	uxtb	r3, r3
 800f010:	71bb      	strb	r3, [r7, #6]
        }
        if (power < -17)
 800f012:	f997 3006 	ldrsb.w	r3, [r7, #6]
 800f016:	f113 0f11 	cmn.w	r3, #17
 800f01a:	da01      	bge.n	800f020 <SUBGRF_SetTxParams+0xa0>
        {
            power = -17;
 800f01c:	23ef      	movs	r3, #239	; 0xef
 800f01e:	71bb      	strb	r3, [r7, #6]
        }
        SUBGRF_WriteRegister(REG_OCP, 0x18);   /* current max is 80 mA for the whole device*/
 800f020:	2118      	movs	r1, #24
 800f022:	f640 00e7 	movw	r0, #2279	; 0x8e7
 800f026:	f000 fa93 	bl	800f550 <SUBGRF_WriteRegister>
 800f02a:	e067      	b.n	800f0fc <SUBGRF_SetTxParams+0x17c>
    }
    else /* rfo_hp*/
    {
        /* WORKAROUND - Better Resistance of the RFO High Power Tx to Antenna Mismatch, see STM32WL Erratasheet*/
        SUBGRF_WriteRegister(REG_TX_CLAMP, SUBGRF_ReadRegister(REG_TX_CLAMP) | (0x0F << 1));
 800f02c:	f640 00d8 	movw	r0, #2264	; 0x8d8
 800f030:	f000 faa2 	bl	800f578 <SUBGRF_ReadRegister>
 800f034:	4603      	mov	r3, r0
 800f036:	f043 031e 	orr.w	r3, r3, #30
 800f03a:	b2db      	uxtb	r3, r3
 800f03c:	4619      	mov	r1, r3
 800f03e:	f640 00d8 	movw	r0, #2264	; 0x8d8
 800f042:	f000 fa85 	bl	800f550 <SUBGRF_WriteRegister>
        /* WORKAROUND END*/
        max_power = RBI_GetRFOMaxPowerConfig(RBI_RFO_HP_MAXPOWER);
 800f046:	2001      	movs	r0, #1
 800f048:	f7ff fb57 	bl	800e6fa <RBI_GetRFOMaxPowerConfig>
 800f04c:	60f8      	str	r0, [r7, #12]
        if (power > max_power)
 800f04e:	f997 3006 	ldrsb.w	r3, [r7, #6]
 800f052:	68fa      	ldr	r2, [r7, #12]
 800f054:	429a      	cmp	r2, r3
 800f056:	da01      	bge.n	800f05c <SUBGRF_SetTxParams+0xdc>
        {
            power = max_power;
 800f058:	68fb      	ldr	r3, [r7, #12]
 800f05a:	71bb      	strb	r3, [r7, #6]
        }
        if (max_power == 20)
 800f05c:	68fb      	ldr	r3, [r7, #12]
 800f05e:	2b14      	cmp	r3, #20
 800f060:	d10e      	bne.n	800f080 <SUBGRF_SetTxParams+0x100>
        {
            SUBGRF_SetPaConfig(0x03, 0x05, 0x00, 0x01);
 800f062:	2301      	movs	r3, #1
 800f064:	2200      	movs	r2, #0
 800f066:	2105      	movs	r1, #5
 800f068:	2003      	movs	r0, #3
 800f06a:	f7ff fe9f 	bl	800edac <SUBGRF_SetPaConfig>
            power = 0x16 - (max_power - power);
 800f06e:	79ba      	ldrb	r2, [r7, #6]
 800f070:	68fb      	ldr	r3, [r7, #12]
 800f072:	b2db      	uxtb	r3, r3
 800f074:	1ad3      	subs	r3, r2, r3
 800f076:	b2db      	uxtb	r3, r3
 800f078:	3316      	adds	r3, #22
 800f07a:	b2db      	uxtb	r3, r3
 800f07c:	71bb      	strb	r3, [r7, #6]
 800f07e:	e031      	b.n	800f0e4 <SUBGRF_SetTxParams+0x164>
        }
        else if (max_power == 17)
 800f080:	68fb      	ldr	r3, [r7, #12]
 800f082:	2b11      	cmp	r3, #17
 800f084:	d10e      	bne.n	800f0a4 <SUBGRF_SetTxParams+0x124>
        {
            SUBGRF_SetPaConfig(0x02, 0x03, 0x00, 0x01);
 800f086:	2301      	movs	r3, #1
 800f088:	2200      	movs	r2, #0
 800f08a:	2103      	movs	r1, #3
 800f08c:	2002      	movs	r0, #2
 800f08e:	f7ff fe8d 	bl	800edac <SUBGRF_SetPaConfig>
            power = 0x16 - (max_power - power);
 800f092:	79ba      	ldrb	r2, [r7, #6]
 800f094:	68fb      	ldr	r3, [r7, #12]
 800f096:	b2db      	uxtb	r3, r3
 800f098:	1ad3      	subs	r3, r2, r3
 800f09a:	b2db      	uxtb	r3, r3
 800f09c:	3316      	adds	r3, #22
 800f09e:	b2db      	uxtb	r3, r3
 800f0a0:	71bb      	strb	r3, [r7, #6]
 800f0a2:	e01f      	b.n	800f0e4 <SUBGRF_SetTxParams+0x164>
        }
        else if (max_power == 14)
 800f0a4:	68fb      	ldr	r3, [r7, #12]
 800f0a6:	2b0e      	cmp	r3, #14
 800f0a8:	d10e      	bne.n	800f0c8 <SUBGRF_SetTxParams+0x148>
        {
            SUBGRF_SetPaConfig(0x02, 0x02, 0x00, 0x01);
 800f0aa:	2301      	movs	r3, #1
 800f0ac:	2200      	movs	r2, #0
 800f0ae:	2102      	movs	r1, #2
 800f0b0:	2002      	movs	r0, #2
 800f0b2:	f7ff fe7b 	bl	800edac <SUBGRF_SetPaConfig>
            power = 0x0E - (max_power - power);
 800f0b6:	79ba      	ldrb	r2, [r7, #6]
 800f0b8:	68fb      	ldr	r3, [r7, #12]
 800f0ba:	b2db      	uxtb	r3, r3
 800f0bc:	1ad3      	subs	r3, r2, r3
 800f0be:	b2db      	uxtb	r3, r3
 800f0c0:	330e      	adds	r3, #14
 800f0c2:	b2db      	uxtb	r3, r3
 800f0c4:	71bb      	strb	r3, [r7, #6]
 800f0c6:	e00d      	b.n	800f0e4 <SUBGRF_SetTxParams+0x164>
        }
        else /*22dBm*/
        {
            SUBGRF_SetPaConfig(0x04, 0x07, 0x00, 0x01);
 800f0c8:	2301      	movs	r3, #1
 800f0ca:	2200      	movs	r2, #0
 800f0cc:	2107      	movs	r1, #7
 800f0ce:	2004      	movs	r0, #4
 800f0d0:	f7ff fe6c 	bl	800edac <SUBGRF_SetPaConfig>
            power = 0x16 - (max_power - power);
 800f0d4:	79ba      	ldrb	r2, [r7, #6]
 800f0d6:	68fb      	ldr	r3, [r7, #12]
 800f0d8:	b2db      	uxtb	r3, r3
 800f0da:	1ad3      	subs	r3, r2, r3
 800f0dc:	b2db      	uxtb	r3, r3
 800f0de:	3316      	adds	r3, #22
 800f0e0:	b2db      	uxtb	r3, r3
 800f0e2:	71bb      	strb	r3, [r7, #6]
        }
        if (power < -9)
 800f0e4:	f997 3006 	ldrsb.w	r3, [r7, #6]
 800f0e8:	f113 0f09 	cmn.w	r3, #9
 800f0ec:	da01      	bge.n	800f0f2 <SUBGRF_SetTxParams+0x172>
        {
            power = -9;
 800f0ee:	23f7      	movs	r3, #247	; 0xf7
 800f0f0:	71bb      	strb	r3, [r7, #6]
        }
        SUBGRF_WriteRegister(REG_OCP, 0x38);   /*current max 160mA for the whole device*/
 800f0f2:	2138      	movs	r1, #56	; 0x38
 800f0f4:	f640 00e7 	movw	r0, #2279	; 0x8e7
 800f0f8:	f000 fa2a 	bl	800f550 <SUBGRF_WriteRegister>
    }
    buf[0] = power;
 800f0fc:	79bb      	ldrb	r3, [r7, #6]
 800f0fe:	723b      	strb	r3, [r7, #8]
    buf[1] = (uint8_t)rampTime;
 800f100:	797b      	ldrb	r3, [r7, #5]
 800f102:	727b      	strb	r3, [r7, #9]
    SUBGRF_WriteCommand(RADIO_SET_TXPARAMS, buf, 2);
 800f104:	f107 0308 	add.w	r3, r7, #8
 800f108:	2202      	movs	r2, #2
 800f10a:	4619      	mov	r1, r3
 800f10c:	208e      	movs	r0, #142	; 0x8e
 800f10e:	f000 facf 	bl	800f6b0 <SUBGRF_WriteCommand>
}
 800f112:	bf00      	nop
 800f114:	3710      	adds	r7, #16
 800f116:	46bd      	mov	sp, r7
 800f118:	bd80      	pop	{r7, pc}
	...

0800f11c <SUBGRF_SetModulationParams>:

void SUBGRF_SetModulationParams( ModulationParams_t *modulationParams )
{
 800f11c:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 800f120:	b086      	sub	sp, #24
 800f122:	af00      	add	r7, sp, #0
 800f124:	6078      	str	r0, [r7, #4]
    uint8_t n;
    uint32_t tempVal = 0;
 800f126:	2300      	movs	r3, #0
 800f128:	617b      	str	r3, [r7, #20]
    uint8_t buf[8] = { 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00 };
 800f12a:	4a61      	ldr	r2, [pc, #388]	; (800f2b0 <SUBGRF_SetModulationParams+0x194>)
 800f12c:	f107 0308 	add.w	r3, r7, #8
 800f130:	e892 0003 	ldmia.w	r2, {r0, r1}
 800f134:	e883 0003 	stmia.w	r3, {r0, r1}

    // Check if required configuration corresponds to the stored packet type
    // If not, silently update radio packet type
    if( PacketType != modulationParams->PacketType )
 800f138:	687b      	ldr	r3, [r7, #4]
 800f13a:	781a      	ldrb	r2, [r3, #0]
 800f13c:	4b5d      	ldr	r3, [pc, #372]	; (800f2b4 <SUBGRF_SetModulationParams+0x198>)
 800f13e:	781b      	ldrb	r3, [r3, #0]
 800f140:	429a      	cmp	r2, r3
 800f142:	d004      	beq.n	800f14e <SUBGRF_SetModulationParams+0x32>
    {
        SUBGRF_SetPacketType( modulationParams->PacketType );
 800f144:	687b      	ldr	r3, [r7, #4]
 800f146:	781b      	ldrb	r3, [r3, #0]
 800f148:	4618      	mov	r0, r3
 800f14a:	f7ff fef3 	bl	800ef34 <SUBGRF_SetPacketType>
    }

    switch( modulationParams->PacketType )
 800f14e:	687b      	ldr	r3, [r7, #4]
 800f150:	781b      	ldrb	r3, [r3, #0]
 800f152:	2b03      	cmp	r3, #3
 800f154:	f200 80a5 	bhi.w	800f2a2 <SUBGRF_SetModulationParams+0x186>
 800f158:	a201      	add	r2, pc, #4	; (adr r2, 800f160 <SUBGRF_SetModulationParams+0x44>)
 800f15a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f15e:	bf00      	nop
 800f160:	0800f171 	.word	0x0800f171
 800f164:	0800f231 	.word	0x0800f231
 800f168:	0800f1f3 	.word	0x0800f1f3
 800f16c:	0800f25f 	.word	0x0800f25f
    {
    case PACKET_TYPE_GFSK:
        n = 8;
 800f170:	2308      	movs	r3, #8
 800f172:	74fb      	strb	r3, [r7, #19]
        tempVal = ( uint32_t )(( 32 * XTAL_FREQ ) / modulationParams->Params.Gfsk.BitRate );
 800f174:	687b      	ldr	r3, [r7, #4]
 800f176:	685b      	ldr	r3, [r3, #4]
 800f178:	4a4f      	ldr	r2, [pc, #316]	; (800f2b8 <SUBGRF_SetModulationParams+0x19c>)
 800f17a:	fbb2 f3f3 	udiv	r3, r2, r3
 800f17e:	617b      	str	r3, [r7, #20]
        buf[0] = ( tempVal >> 16 ) & 0xFF;
 800f180:	697b      	ldr	r3, [r7, #20]
 800f182:	0c1b      	lsrs	r3, r3, #16
 800f184:	b2db      	uxtb	r3, r3
 800f186:	723b      	strb	r3, [r7, #8]
        buf[1] = ( tempVal >> 8 ) & 0xFF;
 800f188:	697b      	ldr	r3, [r7, #20]
 800f18a:	0a1b      	lsrs	r3, r3, #8
 800f18c:	b2db      	uxtb	r3, r3
 800f18e:	727b      	strb	r3, [r7, #9]
        buf[2] = tempVal & 0xFF;
 800f190:	697b      	ldr	r3, [r7, #20]
 800f192:	b2db      	uxtb	r3, r3
 800f194:	72bb      	strb	r3, [r7, #10]
        buf[3] = modulationParams->Params.Gfsk.ModulationShaping;
 800f196:	687b      	ldr	r3, [r7, #4]
 800f198:	7b1b      	ldrb	r3, [r3, #12]
 800f19a:	72fb      	strb	r3, [r7, #11]
        buf[4] = modulationParams->Params.Gfsk.Bandwidth;
 800f19c:	687b      	ldr	r3, [r7, #4]
 800f19e:	7b5b      	ldrb	r3, [r3, #13]
 800f1a0:	733b      	strb	r3, [r7, #12]
        SX_FREQ_TO_CHANNEL(tempVal, modulationParams->Params.Gfsk.Fdev);
 800f1a2:	687b      	ldr	r3, [r7, #4]
 800f1a4:	689b      	ldr	r3, [r3, #8]
 800f1a6:	2200      	movs	r2, #0
 800f1a8:	461c      	mov	r4, r3
 800f1aa:	4615      	mov	r5, r2
 800f1ac:	ea4f 19d4 	mov.w	r9, r4, lsr #7
 800f1b0:	ea4f 6844 	mov.w	r8, r4, lsl #25
 800f1b4:	4a41      	ldr	r2, [pc, #260]	; (800f2bc <SUBGRF_SetModulationParams+0x1a0>)
 800f1b6:	f04f 0300 	mov.w	r3, #0
 800f1ba:	4640      	mov	r0, r8
 800f1bc:	4649      	mov	r1, r9
 800f1be:	f7f2 f82b 	bl	8001218 <__aeabi_uldivmod>
 800f1c2:	4602      	mov	r2, r0
 800f1c4:	460b      	mov	r3, r1
 800f1c6:	4613      	mov	r3, r2
 800f1c8:	617b      	str	r3, [r7, #20]
        buf[5] = ( tempVal >> 16 ) & 0xFF;
 800f1ca:	697b      	ldr	r3, [r7, #20]
 800f1cc:	0c1b      	lsrs	r3, r3, #16
 800f1ce:	b2db      	uxtb	r3, r3
 800f1d0:	737b      	strb	r3, [r7, #13]
        buf[6] = ( tempVal >> 8 ) & 0xFF;
 800f1d2:	697b      	ldr	r3, [r7, #20]
 800f1d4:	0a1b      	lsrs	r3, r3, #8
 800f1d6:	b2db      	uxtb	r3, r3
 800f1d8:	73bb      	strb	r3, [r7, #14]
        buf[7] = ( tempVal& 0xFF );
 800f1da:	697b      	ldr	r3, [r7, #20]
 800f1dc:	b2db      	uxtb	r3, r3
 800f1de:	73fb      	strb	r3, [r7, #15]
        SUBGRF_WriteCommand( RADIO_SET_MODULATIONPARAMS, buf, n );
 800f1e0:	7cfb      	ldrb	r3, [r7, #19]
 800f1e2:	b29a      	uxth	r2, r3
 800f1e4:	f107 0308 	add.w	r3, r7, #8
 800f1e8:	4619      	mov	r1, r3
 800f1ea:	208b      	movs	r0, #139	; 0x8b
 800f1ec:	f000 fa60 	bl	800f6b0 <SUBGRF_WriteCommand>
        break;
 800f1f0:	e058      	b.n	800f2a4 <SUBGRF_SetModulationParams+0x188>
    case PACKET_TYPE_BPSK:
        n = 4;
 800f1f2:	2304      	movs	r3, #4
 800f1f4:	74fb      	strb	r3, [r7, #19]
        tempVal = ( uint32_t ) (( 32 * XTAL_FREQ) / modulationParams->Params.Bpsk.BitRate );
 800f1f6:	687b      	ldr	r3, [r7, #4]
 800f1f8:	691b      	ldr	r3, [r3, #16]
 800f1fa:	4a2f      	ldr	r2, [pc, #188]	; (800f2b8 <SUBGRF_SetModulationParams+0x19c>)
 800f1fc:	fbb2 f3f3 	udiv	r3, r2, r3
 800f200:	617b      	str	r3, [r7, #20]
        buf[0] = ( tempVal >> 16 ) & 0xFF;
 800f202:	697b      	ldr	r3, [r7, #20]
 800f204:	0c1b      	lsrs	r3, r3, #16
 800f206:	b2db      	uxtb	r3, r3
 800f208:	723b      	strb	r3, [r7, #8]
        buf[1] = ( tempVal >> 8 ) & 0xFF;
 800f20a:	697b      	ldr	r3, [r7, #20]
 800f20c:	0a1b      	lsrs	r3, r3, #8
 800f20e:	b2db      	uxtb	r3, r3
 800f210:	727b      	strb	r3, [r7, #9]
        buf[2] = tempVal & 0xFF;
 800f212:	697b      	ldr	r3, [r7, #20]
 800f214:	b2db      	uxtb	r3, r3
 800f216:	72bb      	strb	r3, [r7, #10]
        buf[3] = modulationParams->Params.Bpsk.ModulationShaping;
 800f218:	687b      	ldr	r3, [r7, #4]
 800f21a:	7d1b      	ldrb	r3, [r3, #20]
 800f21c:	72fb      	strb	r3, [r7, #11]
        SUBGRF_WriteCommand( RADIO_SET_MODULATIONPARAMS, buf, n );
 800f21e:	7cfb      	ldrb	r3, [r7, #19]
 800f220:	b29a      	uxth	r2, r3
 800f222:	f107 0308 	add.w	r3, r7, #8
 800f226:	4619      	mov	r1, r3
 800f228:	208b      	movs	r0, #139	; 0x8b
 800f22a:	f000 fa41 	bl	800f6b0 <SUBGRF_WriteCommand>
        break;
 800f22e:	e039      	b.n	800f2a4 <SUBGRF_SetModulationParams+0x188>
    case PACKET_TYPE_LORA:
        n = 4;
 800f230:	2304      	movs	r3, #4
 800f232:	74fb      	strb	r3, [r7, #19]
        buf[0] = modulationParams->Params.LoRa.SpreadingFactor;
 800f234:	687b      	ldr	r3, [r7, #4]
 800f236:	7e1b      	ldrb	r3, [r3, #24]
 800f238:	723b      	strb	r3, [r7, #8]
        buf[1] = modulationParams->Params.LoRa.Bandwidth;
 800f23a:	687b      	ldr	r3, [r7, #4]
 800f23c:	7e5b      	ldrb	r3, [r3, #25]
 800f23e:	727b      	strb	r3, [r7, #9]
        buf[2] = modulationParams->Params.LoRa.CodingRate;
 800f240:	687b      	ldr	r3, [r7, #4]
 800f242:	7e9b      	ldrb	r3, [r3, #26]
 800f244:	72bb      	strb	r3, [r7, #10]
        buf[3] = modulationParams->Params.LoRa.LowDatarateOptimize;
 800f246:	687b      	ldr	r3, [r7, #4]
 800f248:	7edb      	ldrb	r3, [r3, #27]
 800f24a:	72fb      	strb	r3, [r7, #11]

        SUBGRF_WriteCommand( RADIO_SET_MODULATIONPARAMS, buf, n );
 800f24c:	7cfb      	ldrb	r3, [r7, #19]
 800f24e:	b29a      	uxth	r2, r3
 800f250:	f107 0308 	add.w	r3, r7, #8
 800f254:	4619      	mov	r1, r3
 800f256:	208b      	movs	r0, #139	; 0x8b
 800f258:	f000 fa2a 	bl	800f6b0 <SUBGRF_WriteCommand>

        break;
 800f25c:	e022      	b.n	800f2a4 <SUBGRF_SetModulationParams+0x188>
    case PACKET_TYPE_GMSK:
        n = 5;
 800f25e:	2305      	movs	r3, #5
 800f260:	74fb      	strb	r3, [r7, #19]
        tempVal = ( uint32_t )(( 32 *XTAL_FREQ) / modulationParams->Params.Gfsk.BitRate );
 800f262:	687b      	ldr	r3, [r7, #4]
 800f264:	685b      	ldr	r3, [r3, #4]
 800f266:	4a14      	ldr	r2, [pc, #80]	; (800f2b8 <SUBGRF_SetModulationParams+0x19c>)
 800f268:	fbb2 f3f3 	udiv	r3, r2, r3
 800f26c:	617b      	str	r3, [r7, #20]
        buf[0] = ( tempVal >> 16 ) & 0xFF;
 800f26e:	697b      	ldr	r3, [r7, #20]
 800f270:	0c1b      	lsrs	r3, r3, #16
 800f272:	b2db      	uxtb	r3, r3
 800f274:	723b      	strb	r3, [r7, #8]
        buf[1] = ( tempVal >> 8 ) & 0xFF;
 800f276:	697b      	ldr	r3, [r7, #20]
 800f278:	0a1b      	lsrs	r3, r3, #8
 800f27a:	b2db      	uxtb	r3, r3
 800f27c:	727b      	strb	r3, [r7, #9]
        buf[2] = tempVal & 0xFF;
 800f27e:	697b      	ldr	r3, [r7, #20]
 800f280:	b2db      	uxtb	r3, r3
 800f282:	72bb      	strb	r3, [r7, #10]
        buf[3] = modulationParams->Params.Gfsk.ModulationShaping;
 800f284:	687b      	ldr	r3, [r7, #4]
 800f286:	7b1b      	ldrb	r3, [r3, #12]
 800f288:	72fb      	strb	r3, [r7, #11]
        buf[4] = modulationParams->Params.Gfsk.Bandwidth;
 800f28a:	687b      	ldr	r3, [r7, #4]
 800f28c:	7b5b      	ldrb	r3, [r3, #13]
 800f28e:	733b      	strb	r3, [r7, #12]
        SUBGRF_WriteCommand( RADIO_SET_MODULATIONPARAMS, buf, n );
 800f290:	7cfb      	ldrb	r3, [r7, #19]
 800f292:	b29a      	uxth	r2, r3
 800f294:	f107 0308 	add.w	r3, r7, #8
 800f298:	4619      	mov	r1, r3
 800f29a:	208b      	movs	r0, #139	; 0x8b
 800f29c:	f000 fa08 	bl	800f6b0 <SUBGRF_WriteCommand>
        break;
 800f2a0:	e000      	b.n	800f2a4 <SUBGRF_SetModulationParams+0x188>
    default:
    case PACKET_TYPE_NONE:
      break;
 800f2a2:	bf00      	nop
    }
}
 800f2a4:	bf00      	nop
 800f2a6:	3718      	adds	r7, #24
 800f2a8:	46bd      	mov	sp, r7
 800f2aa:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 800f2ae:	bf00      	nop
 800f2b0:	0801a130 	.word	0x0801a130
 800f2b4:	20006e89 	.word	0x20006e89
 800f2b8:	3d090000 	.word	0x3d090000
 800f2bc:	01e84800 	.word	0x01e84800

0800f2c0 <SUBGRF_SetPacketParams>:

void SUBGRF_SetPacketParams( PacketParams_t *packetParams )
{
 800f2c0:	b580      	push	{r7, lr}
 800f2c2:	b086      	sub	sp, #24
 800f2c4:	af00      	add	r7, sp, #0
 800f2c6:	6078      	str	r0, [r7, #4]
    uint8_t n;
    uint8_t crcVal = 0;
 800f2c8:	2300      	movs	r3, #0
 800f2ca:	75bb      	strb	r3, [r7, #22]
    uint8_t buf[9] = { 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00 };
 800f2cc:	4a48      	ldr	r2, [pc, #288]	; (800f3f0 <SUBGRF_SetPacketParams+0x130>)
 800f2ce:	f107 030c 	add.w	r3, r7, #12
 800f2d2:	ca07      	ldmia	r2, {r0, r1, r2}
 800f2d4:	c303      	stmia	r3!, {r0, r1}
 800f2d6:	701a      	strb	r2, [r3, #0]

    // Check if required configuration corresponds to the stored packet type
    // If not, silently update radio packet type
    if( PacketType != packetParams->PacketType )
 800f2d8:	687b      	ldr	r3, [r7, #4]
 800f2da:	781a      	ldrb	r2, [r3, #0]
 800f2dc:	4b45      	ldr	r3, [pc, #276]	; (800f3f4 <SUBGRF_SetPacketParams+0x134>)
 800f2de:	781b      	ldrb	r3, [r3, #0]
 800f2e0:	429a      	cmp	r2, r3
 800f2e2:	d004      	beq.n	800f2ee <SUBGRF_SetPacketParams+0x2e>
    {
        SUBGRF_SetPacketType( packetParams->PacketType );
 800f2e4:	687b      	ldr	r3, [r7, #4]
 800f2e6:	781b      	ldrb	r3, [r3, #0]
 800f2e8:	4618      	mov	r0, r3
 800f2ea:	f7ff fe23 	bl	800ef34 <SUBGRF_SetPacketType>
    }

    switch( packetParams->PacketType )
 800f2ee:	687b      	ldr	r3, [r7, #4]
 800f2f0:	781b      	ldrb	r3, [r3, #0]
 800f2f2:	2b03      	cmp	r3, #3
 800f2f4:	d878      	bhi.n	800f3e8 <SUBGRF_SetPacketParams+0x128>
 800f2f6:	a201      	add	r2, pc, #4	; (adr r2, 800f2fc <SUBGRF_SetPacketParams+0x3c>)
 800f2f8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f2fc:	0800f30d 	.word	0x0800f30d
 800f300:	0800f39d 	.word	0x0800f39d
 800f304:	0800f391 	.word	0x0800f391
 800f308:	0800f30d 	.word	0x0800f30d
    {
    case PACKET_TYPE_GMSK:
    case PACKET_TYPE_GFSK:
        if( packetParams->Params.Gfsk.CrcLength == RADIO_CRC_2_BYTES_IBM )
 800f30c:	687b      	ldr	r3, [r7, #4]
 800f30e:	7a5b      	ldrb	r3, [r3, #9]
 800f310:	2bf1      	cmp	r3, #241	; 0xf1
 800f312:	d10a      	bne.n	800f32a <SUBGRF_SetPacketParams+0x6a>
        {
            SUBGRF_SetCrcSeed( CRC_IBM_SEED );
 800f314:	f64f 70ff 	movw	r0, #65535	; 0xffff
 800f318:	f7ff faaa 	bl	800e870 <SUBGRF_SetCrcSeed>
            SUBGRF_SetCrcPolynomial( CRC_POLYNOMIAL_IBM );
 800f31c:	f248 0005 	movw	r0, #32773	; 0x8005
 800f320:	f7ff fac6 	bl	800e8b0 <SUBGRF_SetCrcPolynomial>
            crcVal = RADIO_CRC_2_BYTES;
 800f324:	2302      	movs	r3, #2
 800f326:	75bb      	strb	r3, [r7, #22]
 800f328:	e011      	b.n	800f34e <SUBGRF_SetPacketParams+0x8e>
        }
        else if( packetParams->Params.Gfsk.CrcLength == RADIO_CRC_2_BYTES_CCIT )
 800f32a:	687b      	ldr	r3, [r7, #4]
 800f32c:	7a5b      	ldrb	r3, [r3, #9]
 800f32e:	2bf2      	cmp	r3, #242	; 0xf2
 800f330:	d10a      	bne.n	800f348 <SUBGRF_SetPacketParams+0x88>
        {
            SUBGRF_SetCrcSeed( CRC_CCITT_SEED );
 800f332:	f641 500f 	movw	r0, #7439	; 0x1d0f
 800f336:	f7ff fa9b 	bl	800e870 <SUBGRF_SetCrcSeed>
            SUBGRF_SetCrcPolynomial( CRC_POLYNOMIAL_CCITT );
 800f33a:	f241 0021 	movw	r0, #4129	; 0x1021
 800f33e:	f7ff fab7 	bl	800e8b0 <SUBGRF_SetCrcPolynomial>
            crcVal = RADIO_CRC_2_BYTES_INV;
 800f342:	2306      	movs	r3, #6
 800f344:	75bb      	strb	r3, [r7, #22]
 800f346:	e002      	b.n	800f34e <SUBGRF_SetPacketParams+0x8e>
        }
        else
        {
            crcVal = packetParams->Params.Gfsk.CrcLength;
 800f348:	687b      	ldr	r3, [r7, #4]
 800f34a:	7a5b      	ldrb	r3, [r3, #9]
 800f34c:	75bb      	strb	r3, [r7, #22]
        }
        n = 9;
 800f34e:	2309      	movs	r3, #9
 800f350:	75fb      	strb	r3, [r7, #23]
        buf[0] = ( packetParams->Params.Gfsk.PreambleLength >> 8 ) & 0xFF;
 800f352:	687b      	ldr	r3, [r7, #4]
 800f354:	885b      	ldrh	r3, [r3, #2]
 800f356:	0a1b      	lsrs	r3, r3, #8
 800f358:	b29b      	uxth	r3, r3
 800f35a:	b2db      	uxtb	r3, r3
 800f35c:	733b      	strb	r3, [r7, #12]
        buf[1] = packetParams->Params.Gfsk.PreambleLength;
 800f35e:	687b      	ldr	r3, [r7, #4]
 800f360:	885b      	ldrh	r3, [r3, #2]
 800f362:	b2db      	uxtb	r3, r3
 800f364:	737b      	strb	r3, [r7, #13]
        buf[2] = packetParams->Params.Gfsk.PreambleMinDetect;
 800f366:	687b      	ldr	r3, [r7, #4]
 800f368:	791b      	ldrb	r3, [r3, #4]
 800f36a:	73bb      	strb	r3, [r7, #14]
        buf[3] = ( packetParams->Params.Gfsk.SyncWordLength /*<< 3*/ ); // convert from byte to bit
 800f36c:	687b      	ldr	r3, [r7, #4]
 800f36e:	795b      	ldrb	r3, [r3, #5]
 800f370:	73fb      	strb	r3, [r7, #15]
        buf[4] = packetParams->Params.Gfsk.AddrComp;
 800f372:	687b      	ldr	r3, [r7, #4]
 800f374:	799b      	ldrb	r3, [r3, #6]
 800f376:	743b      	strb	r3, [r7, #16]
        buf[5] = packetParams->Params.Gfsk.HeaderType;
 800f378:	687b      	ldr	r3, [r7, #4]
 800f37a:	79db      	ldrb	r3, [r3, #7]
 800f37c:	747b      	strb	r3, [r7, #17]
        buf[6] = packetParams->Params.Gfsk.PayloadLength;
 800f37e:	687b      	ldr	r3, [r7, #4]
 800f380:	7a1b      	ldrb	r3, [r3, #8]
 800f382:	74bb      	strb	r3, [r7, #18]
        buf[7] = crcVal;
 800f384:	7dbb      	ldrb	r3, [r7, #22]
 800f386:	74fb      	strb	r3, [r7, #19]
        buf[8] = packetParams->Params.Gfsk.DcFree;
 800f388:	687b      	ldr	r3, [r7, #4]
 800f38a:	7a9b      	ldrb	r3, [r3, #10]
 800f38c:	753b      	strb	r3, [r7, #20]
        break;
 800f38e:	e022      	b.n	800f3d6 <SUBGRF_SetPacketParams+0x116>
    case PACKET_TYPE_BPSK:
        n = 1;
 800f390:	2301      	movs	r3, #1
 800f392:	75fb      	strb	r3, [r7, #23]
        buf[0] = packetParams->Params.Bpsk.PayloadLength;
 800f394:	687b      	ldr	r3, [r7, #4]
 800f396:	7b1b      	ldrb	r3, [r3, #12]
 800f398:	733b      	strb	r3, [r7, #12]
        break;
 800f39a:	e01c      	b.n	800f3d6 <SUBGRF_SetPacketParams+0x116>
    case PACKET_TYPE_LORA:
        n = 6;
 800f39c:	2306      	movs	r3, #6
 800f39e:	75fb      	strb	r3, [r7, #23]
        buf[0] = ( packetParams->Params.LoRa.PreambleLength >> 8 ) & 0xFF;
 800f3a0:	687b      	ldr	r3, [r7, #4]
 800f3a2:	89db      	ldrh	r3, [r3, #14]
 800f3a4:	0a1b      	lsrs	r3, r3, #8
 800f3a6:	b29b      	uxth	r3, r3
 800f3a8:	b2db      	uxtb	r3, r3
 800f3aa:	733b      	strb	r3, [r7, #12]
        buf[1] = packetParams->Params.LoRa.PreambleLength;
 800f3ac:	687b      	ldr	r3, [r7, #4]
 800f3ae:	89db      	ldrh	r3, [r3, #14]
 800f3b0:	b2db      	uxtb	r3, r3
 800f3b2:	737b      	strb	r3, [r7, #13]
        buf[2] = LoRaHeaderType = packetParams->Params.LoRa.HeaderType;
 800f3b4:	687b      	ldr	r3, [r7, #4]
 800f3b6:	7c1a      	ldrb	r2, [r3, #16]
 800f3b8:	4b0f      	ldr	r3, [pc, #60]	; (800f3f8 <SUBGRF_SetPacketParams+0x138>)
 800f3ba:	4611      	mov	r1, r2
 800f3bc:	7019      	strb	r1, [r3, #0]
 800f3be:	4613      	mov	r3, r2
 800f3c0:	73bb      	strb	r3, [r7, #14]
        buf[3] = packetParams->Params.LoRa.PayloadLength;
 800f3c2:	687b      	ldr	r3, [r7, #4]
 800f3c4:	7c5b      	ldrb	r3, [r3, #17]
 800f3c6:	73fb      	strb	r3, [r7, #15]
        buf[4] = packetParams->Params.LoRa.CrcMode;
 800f3c8:	687b      	ldr	r3, [r7, #4]
 800f3ca:	7c9b      	ldrb	r3, [r3, #18]
 800f3cc:	743b      	strb	r3, [r7, #16]
        buf[5] = packetParams->Params.LoRa.InvertIQ;
 800f3ce:	687b      	ldr	r3, [r7, #4]
 800f3d0:	7cdb      	ldrb	r3, [r3, #19]
 800f3d2:	747b      	strb	r3, [r7, #17]
        break;
 800f3d4:	bf00      	nop
    default:
    case PACKET_TYPE_NONE:
        return;
    }
    SUBGRF_WriteCommand( RADIO_SET_PACKETPARAMS, buf, n );
 800f3d6:	7dfb      	ldrb	r3, [r7, #23]
 800f3d8:	b29a      	uxth	r2, r3
 800f3da:	f107 030c 	add.w	r3, r7, #12
 800f3de:	4619      	mov	r1, r3
 800f3e0:	208c      	movs	r0, #140	; 0x8c
 800f3e2:	f000 f965 	bl	800f6b0 <SUBGRF_WriteCommand>
 800f3e6:	e000      	b.n	800f3ea <SUBGRF_SetPacketParams+0x12a>
        return;
 800f3e8:	bf00      	nop
}
 800f3ea:	3718      	adds	r7, #24
 800f3ec:	46bd      	mov	sp, r7
 800f3ee:	bd80      	pop	{r7, pc}
 800f3f0:	0801a138 	.word	0x0801a138
 800f3f4:	20006e89 	.word	0x20006e89
 800f3f8:	20006e8a 	.word	0x20006e8a

0800f3fc <SUBGRF_SetBufferBaseAddress>:
    SUBGRF_WriteCommand( RADIO_SET_CADPARAMS, buf, 7 );
    OperatingMode = MODE_CAD;
}

void SUBGRF_SetBufferBaseAddress( uint8_t txBaseAddress, uint8_t rxBaseAddress )
{
 800f3fc:	b580      	push	{r7, lr}
 800f3fe:	b084      	sub	sp, #16
 800f400:	af00      	add	r7, sp, #0
 800f402:	4603      	mov	r3, r0
 800f404:	460a      	mov	r2, r1
 800f406:	71fb      	strb	r3, [r7, #7]
 800f408:	4613      	mov	r3, r2
 800f40a:	71bb      	strb	r3, [r7, #6]
    uint8_t buf[2];

    buf[0] = txBaseAddress;
 800f40c:	79fb      	ldrb	r3, [r7, #7]
 800f40e:	733b      	strb	r3, [r7, #12]
    buf[1] = rxBaseAddress;
 800f410:	79bb      	ldrb	r3, [r7, #6]
 800f412:	737b      	strb	r3, [r7, #13]
    SUBGRF_WriteCommand( RADIO_SET_BUFFERBASEADDRESS, buf, 2 );
 800f414:	f107 030c 	add.w	r3, r7, #12
 800f418:	2202      	movs	r2, #2
 800f41a:	4619      	mov	r1, r3
 800f41c:	208f      	movs	r0, #143	; 0x8f
 800f41e:	f000 f947 	bl	800f6b0 <SUBGRF_WriteCommand>
}
 800f422:	bf00      	nop
 800f424:	3710      	adds	r7, #16
 800f426:	46bd      	mov	sp, r7
 800f428:	bd80      	pop	{r7, pc}

0800f42a <SUBGRF_GetRssiInst>:
    status.Fields.ChipMode = ( stat & ( 0x07 << 4 ) ) >> 4;
    return status;
}

int8_t SUBGRF_GetRssiInst( void )
{
 800f42a:	b580      	push	{r7, lr}
 800f42c:	b082      	sub	sp, #8
 800f42e:	af00      	add	r7, sp, #0
    uint8_t buf[1];
    int8_t rssi = 0;
 800f430:	2300      	movs	r3, #0
 800f432:	71fb      	strb	r3, [r7, #7]

    SUBGRF_ReadCommand( RADIO_GET_RSSIINST, buf, 1 );
 800f434:	1d3b      	adds	r3, r7, #4
 800f436:	2201      	movs	r2, #1
 800f438:	4619      	mov	r1, r3
 800f43a:	2015      	movs	r0, #21
 800f43c:	f000 f95a 	bl	800f6f4 <SUBGRF_ReadCommand>
    rssi = -buf[0] >> 1;
 800f440:	793b      	ldrb	r3, [r7, #4]
 800f442:	425b      	negs	r3, r3
 800f444:	105b      	asrs	r3, r3, #1
 800f446:	71fb      	strb	r3, [r7, #7]
    return rssi;
 800f448:	f997 3007 	ldrsb.w	r3, [r7, #7]
}
 800f44c:	4618      	mov	r0, r3
 800f44e:	3708      	adds	r7, #8
 800f450:	46bd      	mov	sp, r7
 800f452:	bd80      	pop	{r7, pc}

0800f454 <SUBGRF_GetRxBufferStatus>:

void SUBGRF_GetRxBufferStatus( uint8_t *payloadLength, uint8_t *rxStartBufferPointer )
{
 800f454:	b580      	push	{r7, lr}
 800f456:	b084      	sub	sp, #16
 800f458:	af00      	add	r7, sp, #0
 800f45a:	6078      	str	r0, [r7, #4]
 800f45c:	6039      	str	r1, [r7, #0]
    uint8_t status[2];

    SUBGRF_ReadCommand( RADIO_GET_RXBUFFERSTATUS, status, 2 );
 800f45e:	f107 030c 	add.w	r3, r7, #12
 800f462:	2202      	movs	r2, #2
 800f464:	4619      	mov	r1, r3
 800f466:	2013      	movs	r0, #19
 800f468:	f000 f944 	bl	800f6f4 <SUBGRF_ReadCommand>

    // In case of LORA fixed header, the payloadLength is obtained by reading
    // the register REG_LR_PAYLOADLENGTH
    if( ( SUBGRF_GetPacketType( ) == PACKET_TYPE_LORA ) && ( LoRaHeaderType == LORA_PACKET_FIXED_LENGTH ) )
 800f46c:	f7ff fd7e 	bl	800ef6c <SUBGRF_GetPacketType>
 800f470:	4603      	mov	r3, r0
 800f472:	2b01      	cmp	r3, #1
 800f474:	d10d      	bne.n	800f492 <SUBGRF_GetRxBufferStatus+0x3e>
 800f476:	4b0c      	ldr	r3, [pc, #48]	; (800f4a8 <SUBGRF_GetRxBufferStatus+0x54>)
 800f478:	781b      	ldrb	r3, [r3, #0]
 800f47a:	b2db      	uxtb	r3, r3
 800f47c:	2b01      	cmp	r3, #1
 800f47e:	d108      	bne.n	800f492 <SUBGRF_GetRxBufferStatus+0x3e>
    {
        *payloadLength = SUBGRF_ReadRegister( REG_LR_PAYLOADLENGTH );
 800f480:	f240 7002 	movw	r0, #1794	; 0x702
 800f484:	f000 f878 	bl	800f578 <SUBGRF_ReadRegister>
 800f488:	4603      	mov	r3, r0
 800f48a:	461a      	mov	r2, r3
 800f48c:	687b      	ldr	r3, [r7, #4]
 800f48e:	701a      	strb	r2, [r3, #0]
 800f490:	e002      	b.n	800f498 <SUBGRF_GetRxBufferStatus+0x44>
    }
    else
    {
        *payloadLength = status[0];
 800f492:	7b3a      	ldrb	r2, [r7, #12]
 800f494:	687b      	ldr	r3, [r7, #4]
 800f496:	701a      	strb	r2, [r3, #0]
    }
    *rxStartBufferPointer = status[1];
 800f498:	7b7a      	ldrb	r2, [r7, #13]
 800f49a:	683b      	ldr	r3, [r7, #0]
 800f49c:	701a      	strb	r2, [r3, #0]
}
 800f49e:	bf00      	nop
 800f4a0:	3710      	adds	r7, #16
 800f4a2:	46bd      	mov	sp, r7
 800f4a4:	bd80      	pop	{r7, pc}
 800f4a6:	bf00      	nop
 800f4a8:	20006e8a 	.word	0x20006e8a

0800f4ac <SUBGRF_GetPacketStatus>:

void SUBGRF_GetPacketStatus( PacketStatus_t *pktStatus )
{
 800f4ac:	b580      	push	{r7, lr}
 800f4ae:	b084      	sub	sp, #16
 800f4b0:	af00      	add	r7, sp, #0
 800f4b2:	6078      	str	r0, [r7, #4]
    uint8_t status[3];

    SUBGRF_ReadCommand( RADIO_GET_PACKETSTATUS, status, 3 );
 800f4b4:	f107 030c 	add.w	r3, r7, #12
 800f4b8:	2203      	movs	r2, #3
 800f4ba:	4619      	mov	r1, r3
 800f4bc:	2014      	movs	r0, #20
 800f4be:	f000 f919 	bl	800f6f4 <SUBGRF_ReadCommand>

    pktStatus->packetType = SUBGRF_GetPacketType( );
 800f4c2:	f7ff fd53 	bl	800ef6c <SUBGRF_GetPacketType>
 800f4c6:	4603      	mov	r3, r0
 800f4c8:	461a      	mov	r2, r3
 800f4ca:	687b      	ldr	r3, [r7, #4]
 800f4cc:	701a      	strb	r2, [r3, #0]
    switch( pktStatus->packetType )
 800f4ce:	687b      	ldr	r3, [r7, #4]
 800f4d0:	781b      	ldrb	r3, [r3, #0]
 800f4d2:	2b00      	cmp	r3, #0
 800f4d4:	d002      	beq.n	800f4dc <SUBGRF_GetPacketStatus+0x30>
 800f4d6:	2b01      	cmp	r3, #1
 800f4d8:	d013      	beq.n	800f502 <SUBGRF_GetPacketStatus+0x56>
 800f4da:	e02a      	b.n	800f532 <SUBGRF_GetPacketStatus+0x86>
    {
        case PACKET_TYPE_GFSK:
            pktStatus->Params.Gfsk.RxStatus = status[0];
 800f4dc:	7b3a      	ldrb	r2, [r7, #12]
 800f4de:	687b      	ldr	r3, [r7, #4]
 800f4e0:	711a      	strb	r2, [r3, #4]
            pktStatus->Params.Gfsk.RssiSync = -status[1] >> 1;
 800f4e2:	7b7b      	ldrb	r3, [r7, #13]
 800f4e4:	425b      	negs	r3, r3
 800f4e6:	105b      	asrs	r3, r3, #1
 800f4e8:	b25a      	sxtb	r2, r3
 800f4ea:	687b      	ldr	r3, [r7, #4]
 800f4ec:	719a      	strb	r2, [r3, #6]
            pktStatus->Params.Gfsk.RssiAvg = -status[2] >> 1;
 800f4ee:	7bbb      	ldrb	r3, [r7, #14]
 800f4f0:	425b      	negs	r3, r3
 800f4f2:	105b      	asrs	r3, r3, #1
 800f4f4:	b25a      	sxtb	r2, r3
 800f4f6:	687b      	ldr	r3, [r7, #4]
 800f4f8:	715a      	strb	r2, [r3, #5]
            pktStatus->Params.Gfsk.FreqError = 0;
 800f4fa:	687b      	ldr	r3, [r7, #4]
 800f4fc:	2200      	movs	r2, #0
 800f4fe:	609a      	str	r2, [r3, #8]
            break;
 800f500:	e020      	b.n	800f544 <SUBGRF_GetPacketStatus+0x98>

        case PACKET_TYPE_LORA:
            pktStatus->Params.LoRa.RssiPkt = -status[0] >> 1;
 800f502:	7b3b      	ldrb	r3, [r7, #12]
 800f504:	425b      	negs	r3, r3
 800f506:	105b      	asrs	r3, r3, #1
 800f508:	b25a      	sxtb	r2, r3
 800f50a:	687b      	ldr	r3, [r7, #4]
 800f50c:	731a      	strb	r2, [r3, #12]
            // Returns SNR value [dB] rounded to the nearest integer value
            pktStatus->Params.LoRa.SnrPkt = ( ( ( int8_t )status[1] ) + 2 ) >> 2;
 800f50e:	7b7b      	ldrb	r3, [r7, #13]
 800f510:	b25b      	sxtb	r3, r3
 800f512:	3302      	adds	r3, #2
 800f514:	109b      	asrs	r3, r3, #2
 800f516:	b25a      	sxtb	r2, r3
 800f518:	687b      	ldr	r3, [r7, #4]
 800f51a:	735a      	strb	r2, [r3, #13]
            pktStatus->Params.LoRa.SignalRssiPkt = -status[2] >> 1;
 800f51c:	7bbb      	ldrb	r3, [r7, #14]
 800f51e:	425b      	negs	r3, r3
 800f520:	105b      	asrs	r3, r3, #1
 800f522:	b25a      	sxtb	r2, r3
 800f524:	687b      	ldr	r3, [r7, #4]
 800f526:	739a      	strb	r2, [r3, #14]
            pktStatus->Params.LoRa.FreqError = FrequencyError;
 800f528:	4b08      	ldr	r3, [pc, #32]	; (800f54c <SUBGRF_GetPacketStatus+0xa0>)
 800f52a:	681a      	ldr	r2, [r3, #0]
 800f52c:	687b      	ldr	r3, [r7, #4]
 800f52e:	611a      	str	r2, [r3, #16]
            break;
 800f530:	e008      	b.n	800f544 <SUBGRF_GetPacketStatus+0x98>

        default:
        case PACKET_TYPE_NONE:
            // In that specific case, we set everything in the pktStatus to zeros
            // and reset the packet type accordingly
            RADIO_MEMSET8( pktStatus, 0, sizeof( PacketStatus_t ) );
 800f532:	2214      	movs	r2, #20
 800f534:	2100      	movs	r1, #0
 800f536:	6878      	ldr	r0, [r7, #4]
 800f538:	f007 fb1d 	bl	8016b76 <UTIL_MEM_set_8>
            pktStatus->packetType = PACKET_TYPE_NONE;
 800f53c:	687b      	ldr	r3, [r7, #4]
 800f53e:	220f      	movs	r2, #15
 800f540:	701a      	strb	r2, [r3, #0]
            break;
 800f542:	bf00      	nop
    }
}
 800f544:	bf00      	nop
 800f546:	3710      	adds	r7, #16
 800f548:	46bd      	mov	sp, r7
 800f54a:	bd80      	pop	{r7, pc}
 800f54c:	20006e8c 	.word	0x20006e8c

0800f550 <SUBGRF_WriteRegister>:
    buf[1] = ( uint8_t )( ( uint16_t )irq & 0x00FF );
    SUBGRF_WriteCommand( RADIO_CLR_IRQSTATUS, buf, 2 );
}

void SUBGRF_WriteRegister( uint16_t addr, uint8_t data )
{
 800f550:	b580      	push	{r7, lr}
 800f552:	b082      	sub	sp, #8
 800f554:	af00      	add	r7, sp, #0
 800f556:	4603      	mov	r3, r0
 800f558:	460a      	mov	r2, r1
 800f55a:	80fb      	strh	r3, [r7, #6]
 800f55c:	4613      	mov	r3, r2
 800f55e:	717b      	strb	r3, [r7, #5]
    HAL_SUBGHZ_WriteRegisters( &hsubghz, addr, (uint8_t*)&data, 1 );
 800f560:	1d7a      	adds	r2, r7, #5
 800f562:	88f9      	ldrh	r1, [r7, #6]
 800f564:	2301      	movs	r3, #1
 800f566:	4803      	ldr	r0, [pc, #12]	; (800f574 <SUBGRF_WriteRegister+0x24>)
 800f568:	f005 f942 	bl	80147f0 <HAL_SUBGHZ_WriteRegisters>
}
 800f56c:	bf00      	nop
 800f56e:	3708      	adds	r7, #8
 800f570:	46bd      	mov	sp, r7
 800f572:	bd80      	pop	{r7, pc}
 800f574:	20005388 	.word	0x20005388

0800f578 <SUBGRF_ReadRegister>:

uint8_t SUBGRF_ReadRegister( uint16_t addr )
{
 800f578:	b580      	push	{r7, lr}
 800f57a:	b084      	sub	sp, #16
 800f57c:	af00      	add	r7, sp, #0
 800f57e:	4603      	mov	r3, r0
 800f580:	80fb      	strh	r3, [r7, #6]
    uint8_t data;
    HAL_SUBGHZ_ReadRegisters( &hsubghz, addr, &data, 1 );
 800f582:	f107 020f 	add.w	r2, r7, #15
 800f586:	88f9      	ldrh	r1, [r7, #6]
 800f588:	2301      	movs	r3, #1
 800f58a:	4804      	ldr	r0, [pc, #16]	; (800f59c <SUBGRF_ReadRegister+0x24>)
 800f58c:	f005 f98f 	bl	80148ae <HAL_SUBGHZ_ReadRegisters>
    return data;
 800f590:	7bfb      	ldrb	r3, [r7, #15]
}
 800f592:	4618      	mov	r0, r3
 800f594:	3710      	adds	r7, #16
 800f596:	46bd      	mov	sp, r7
 800f598:	bd80      	pop	{r7, pc}
 800f59a:	bf00      	nop
 800f59c:	20005388 	.word	0x20005388

0800f5a0 <SUBGRF_WriteRegisters>:

void SUBGRF_WriteRegisters( uint16_t address, uint8_t *buffer, uint16_t size )
{
 800f5a0:	b580      	push	{r7, lr}
 800f5a2:	b086      	sub	sp, #24
 800f5a4:	af00      	add	r7, sp, #0
 800f5a6:	4603      	mov	r3, r0
 800f5a8:	6039      	str	r1, [r7, #0]
 800f5aa:	80fb      	strh	r3, [r7, #6]
 800f5ac:	4613      	mov	r3, r2
 800f5ae:	80bb      	strh	r3, [r7, #4]
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800f5b0:	f3ef 8310 	mrs	r3, PRIMASK
 800f5b4:	60fb      	str	r3, [r7, #12]
  return(result);
 800f5b6:	68fb      	ldr	r3, [r7, #12]
    CRITICAL_SECTION_BEGIN();
 800f5b8:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800f5ba:	b672      	cpsid	i
}
 800f5bc:	bf00      	nop
    HAL_SUBGHZ_WriteRegisters( &hsubghz, address, buffer, size );
 800f5be:	88bb      	ldrh	r3, [r7, #4]
 800f5c0:	88f9      	ldrh	r1, [r7, #6]
 800f5c2:	683a      	ldr	r2, [r7, #0]
 800f5c4:	4806      	ldr	r0, [pc, #24]	; (800f5e0 <SUBGRF_WriteRegisters+0x40>)
 800f5c6:	f005 f913 	bl	80147f0 <HAL_SUBGHZ_WriteRegisters>
 800f5ca:	697b      	ldr	r3, [r7, #20]
 800f5cc:	613b      	str	r3, [r7, #16]
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800f5ce:	693b      	ldr	r3, [r7, #16]
 800f5d0:	f383 8810 	msr	PRIMASK, r3
}
 800f5d4:	bf00      	nop
    CRITICAL_SECTION_END();
}
 800f5d6:	bf00      	nop
 800f5d8:	3718      	adds	r7, #24
 800f5da:	46bd      	mov	sp, r7
 800f5dc:	bd80      	pop	{r7, pc}
 800f5de:	bf00      	nop
 800f5e0:	20005388 	.word	0x20005388

0800f5e4 <SUBGRF_ReadRegisters>:

void SUBGRF_ReadRegisters( uint16_t address, uint8_t *buffer, uint16_t size )
{
 800f5e4:	b580      	push	{r7, lr}
 800f5e6:	b086      	sub	sp, #24
 800f5e8:	af00      	add	r7, sp, #0
 800f5ea:	4603      	mov	r3, r0
 800f5ec:	6039      	str	r1, [r7, #0]
 800f5ee:	80fb      	strh	r3, [r7, #6]
 800f5f0:	4613      	mov	r3, r2
 800f5f2:	80bb      	strh	r3, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800f5f4:	f3ef 8310 	mrs	r3, PRIMASK
 800f5f8:	60fb      	str	r3, [r7, #12]
  return(result);
 800f5fa:	68fb      	ldr	r3, [r7, #12]
    CRITICAL_SECTION_BEGIN();
 800f5fc:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800f5fe:	b672      	cpsid	i
}
 800f600:	bf00      	nop
    HAL_SUBGHZ_ReadRegisters( &hsubghz, address, buffer, size );
 800f602:	88bb      	ldrh	r3, [r7, #4]
 800f604:	88f9      	ldrh	r1, [r7, #6]
 800f606:	683a      	ldr	r2, [r7, #0]
 800f608:	4806      	ldr	r0, [pc, #24]	; (800f624 <SUBGRF_ReadRegisters+0x40>)
 800f60a:	f005 f950 	bl	80148ae <HAL_SUBGHZ_ReadRegisters>
 800f60e:	697b      	ldr	r3, [r7, #20]
 800f610:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800f612:	693b      	ldr	r3, [r7, #16]
 800f614:	f383 8810 	msr	PRIMASK, r3
}
 800f618:	bf00      	nop
    CRITICAL_SECTION_END();
}
 800f61a:	bf00      	nop
 800f61c:	3718      	adds	r7, #24
 800f61e:	46bd      	mov	sp, r7
 800f620:	bd80      	pop	{r7, pc}
 800f622:	bf00      	nop
 800f624:	20005388 	.word	0x20005388

0800f628 <SUBGRF_WriteBuffer>:

void SUBGRF_WriteBuffer( uint8_t offset, uint8_t *buffer, uint8_t size )
{
 800f628:	b580      	push	{r7, lr}
 800f62a:	b086      	sub	sp, #24
 800f62c:	af00      	add	r7, sp, #0
 800f62e:	4603      	mov	r3, r0
 800f630:	6039      	str	r1, [r7, #0]
 800f632:	71fb      	strb	r3, [r7, #7]
 800f634:	4613      	mov	r3, r2
 800f636:	71bb      	strb	r3, [r7, #6]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800f638:	f3ef 8310 	mrs	r3, PRIMASK
 800f63c:	60fb      	str	r3, [r7, #12]
  return(result);
 800f63e:	68fb      	ldr	r3, [r7, #12]
    CRITICAL_SECTION_BEGIN();
 800f640:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800f642:	b672      	cpsid	i
}
 800f644:	bf00      	nop
    HAL_SUBGHZ_WriteBuffer( &hsubghz, offset, buffer, size );
 800f646:	79bb      	ldrb	r3, [r7, #6]
 800f648:	b29b      	uxth	r3, r3
 800f64a:	79f9      	ldrb	r1, [r7, #7]
 800f64c:	683a      	ldr	r2, [r7, #0]
 800f64e:	4806      	ldr	r0, [pc, #24]	; (800f668 <SUBGRF_WriteBuffer+0x40>)
 800f650:	f005 fa41 	bl	8014ad6 <HAL_SUBGHZ_WriteBuffer>
 800f654:	697b      	ldr	r3, [r7, #20]
 800f656:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800f658:	693b      	ldr	r3, [r7, #16]
 800f65a:	f383 8810 	msr	PRIMASK, r3
}
 800f65e:	bf00      	nop
    CRITICAL_SECTION_END();
}
 800f660:	bf00      	nop
 800f662:	3718      	adds	r7, #24
 800f664:	46bd      	mov	sp, r7
 800f666:	bd80      	pop	{r7, pc}
 800f668:	20005388 	.word	0x20005388

0800f66c <SUBGRF_ReadBuffer>:

void SUBGRF_ReadBuffer( uint8_t offset, uint8_t *buffer, uint8_t size )
{
 800f66c:	b580      	push	{r7, lr}
 800f66e:	b086      	sub	sp, #24
 800f670:	af00      	add	r7, sp, #0
 800f672:	4603      	mov	r3, r0
 800f674:	6039      	str	r1, [r7, #0]
 800f676:	71fb      	strb	r3, [r7, #7]
 800f678:	4613      	mov	r3, r2
 800f67a:	71bb      	strb	r3, [r7, #6]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800f67c:	f3ef 8310 	mrs	r3, PRIMASK
 800f680:	60fb      	str	r3, [r7, #12]
  return(result);
 800f682:	68fb      	ldr	r3, [r7, #12]
    CRITICAL_SECTION_BEGIN();
 800f684:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800f686:	b672      	cpsid	i
}
 800f688:	bf00      	nop
    HAL_SUBGHZ_ReadBuffer( &hsubghz, offset, buffer, size );
 800f68a:	79bb      	ldrb	r3, [r7, #6]
 800f68c:	b29b      	uxth	r3, r3
 800f68e:	79f9      	ldrb	r1, [r7, #7]
 800f690:	683a      	ldr	r2, [r7, #0]
 800f692:	4806      	ldr	r0, [pc, #24]	; (800f6ac <SUBGRF_ReadBuffer+0x40>)
 800f694:	f005 fa72 	bl	8014b7c <HAL_SUBGHZ_ReadBuffer>
 800f698:	697b      	ldr	r3, [r7, #20]
 800f69a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800f69c:	693b      	ldr	r3, [r7, #16]
 800f69e:	f383 8810 	msr	PRIMASK, r3
}
 800f6a2:	bf00      	nop
    CRITICAL_SECTION_END();
}
 800f6a4:	bf00      	nop
 800f6a6:	3718      	adds	r7, #24
 800f6a8:	46bd      	mov	sp, r7
 800f6aa:	bd80      	pop	{r7, pc}
 800f6ac:	20005388 	.word	0x20005388

0800f6b0 <SUBGRF_WriteCommand>:

void SUBGRF_WriteCommand( SUBGHZ_RadioSetCmd_t Command, uint8_t *pBuffer,
                                        uint16_t Size )
{
 800f6b0:	b580      	push	{r7, lr}
 800f6b2:	b086      	sub	sp, #24
 800f6b4:	af00      	add	r7, sp, #0
 800f6b6:	4603      	mov	r3, r0
 800f6b8:	6039      	str	r1, [r7, #0]
 800f6ba:	71fb      	strb	r3, [r7, #7]
 800f6bc:	4613      	mov	r3, r2
 800f6be:	80bb      	strh	r3, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800f6c0:	f3ef 8310 	mrs	r3, PRIMASK
 800f6c4:	60fb      	str	r3, [r7, #12]
  return(result);
 800f6c6:	68fb      	ldr	r3, [r7, #12]
    CRITICAL_SECTION_BEGIN();
 800f6c8:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800f6ca:	b672      	cpsid	i
}
 800f6cc:	bf00      	nop
    HAL_SUBGHZ_ExecSetCmd( &hsubghz, Command, pBuffer, Size );
 800f6ce:	88bb      	ldrh	r3, [r7, #4]
 800f6d0:	79f9      	ldrb	r1, [r7, #7]
 800f6d2:	683a      	ldr	r2, [r7, #0]
 800f6d4:	4806      	ldr	r0, [pc, #24]	; (800f6f0 <SUBGRF_WriteCommand+0x40>)
 800f6d6:	f005 f94b 	bl	8014970 <HAL_SUBGHZ_ExecSetCmd>
 800f6da:	697b      	ldr	r3, [r7, #20]
 800f6dc:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800f6de:	693b      	ldr	r3, [r7, #16]
 800f6e0:	f383 8810 	msr	PRIMASK, r3
}
 800f6e4:	bf00      	nop
    CRITICAL_SECTION_END();
}
 800f6e6:	bf00      	nop
 800f6e8:	3718      	adds	r7, #24
 800f6ea:	46bd      	mov	sp, r7
 800f6ec:	bd80      	pop	{r7, pc}
 800f6ee:	bf00      	nop
 800f6f0:	20005388 	.word	0x20005388

0800f6f4 <SUBGRF_ReadCommand>:

void SUBGRF_ReadCommand( SUBGHZ_RadioGetCmd_t Command, uint8_t *pBuffer,
                                        uint16_t Size )
{
 800f6f4:	b580      	push	{r7, lr}
 800f6f6:	b086      	sub	sp, #24
 800f6f8:	af00      	add	r7, sp, #0
 800f6fa:	4603      	mov	r3, r0
 800f6fc:	6039      	str	r1, [r7, #0]
 800f6fe:	71fb      	strb	r3, [r7, #7]
 800f700:	4613      	mov	r3, r2
 800f702:	80bb      	strh	r3, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800f704:	f3ef 8310 	mrs	r3, PRIMASK
 800f708:	60fb      	str	r3, [r7, #12]
  return(result);
 800f70a:	68fb      	ldr	r3, [r7, #12]
    CRITICAL_SECTION_BEGIN();
 800f70c:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800f70e:	b672      	cpsid	i
}
 800f710:	bf00      	nop
    HAL_SUBGHZ_ExecGetCmd( &hsubghz, Command, pBuffer, Size );
 800f712:	88bb      	ldrh	r3, [r7, #4]
 800f714:	79f9      	ldrb	r1, [r7, #7]
 800f716:	683a      	ldr	r2, [r7, #0]
 800f718:	4806      	ldr	r0, [pc, #24]	; (800f734 <SUBGRF_ReadCommand+0x40>)
 800f71a:	f005 f988 	bl	8014a2e <HAL_SUBGHZ_ExecGetCmd>
 800f71e:	697b      	ldr	r3, [r7, #20]
 800f720:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800f722:	693b      	ldr	r3, [r7, #16]
 800f724:	f383 8810 	msr	PRIMASK, r3
}
 800f728:	bf00      	nop
    CRITICAL_SECTION_END();
}
 800f72a:	bf00      	nop
 800f72c:	3718      	adds	r7, #24
 800f72e:	46bd      	mov	sp, r7
 800f730:	bd80      	pop	{r7, pc}
 800f732:	bf00      	nop
 800f734:	20005388 	.word	0x20005388

0800f738 <SUBGRF_SetSwitch>:

void SUBGRF_SetSwitch( uint8_t paSelect, RFState_t rxtx )
{
 800f738:	b580      	push	{r7, lr}
 800f73a:	b084      	sub	sp, #16
 800f73c:	af00      	add	r7, sp, #0
 800f73e:	4603      	mov	r3, r0
 800f740:	460a      	mov	r2, r1
 800f742:	71fb      	strb	r3, [r7, #7]
 800f744:	4613      	mov	r3, r2
 800f746:	71bb      	strb	r3, [r7, #6]
    RBI_Switch_TypeDef state = RBI_SWITCH_RX;
 800f748:	2301      	movs	r3, #1
 800f74a:	73fb      	strb	r3, [r7, #15]

    if (rxtx == RFSWITCH_TX)
 800f74c:	79bb      	ldrb	r3, [r7, #6]
 800f74e:	2b01      	cmp	r3, #1
 800f750:	d10d      	bne.n	800f76e <SUBGRF_SetSwitch+0x36>
    {
        if (paSelect == RFO_LP)
 800f752:	79fb      	ldrb	r3, [r7, #7]
 800f754:	2b01      	cmp	r3, #1
 800f756:	d104      	bne.n	800f762 <SUBGRF_SetSwitch+0x2a>
        {
            state = RBI_SWITCH_RFO_LP;
 800f758:	2302      	movs	r3, #2
 800f75a:	73fb      	strb	r3, [r7, #15]
            Radio_SMPS_Set(SMPS_DRIVE_SETTING_MAX);
 800f75c:	2004      	movs	r0, #4
 800f75e:	f000 f8ef 	bl	800f940 <Radio_SMPS_Set>
        }
        if (paSelect == RFO_HP)
 800f762:	79fb      	ldrb	r3, [r7, #7]
 800f764:	2b02      	cmp	r3, #2
 800f766:	d107      	bne.n	800f778 <SUBGRF_SetSwitch+0x40>
        {
            state = RBI_SWITCH_RFO_HP;
 800f768:	2303      	movs	r3, #3
 800f76a:	73fb      	strb	r3, [r7, #15]
 800f76c:	e004      	b.n	800f778 <SUBGRF_SetSwitch+0x40>
        }
    }
    else
    {
        if (rxtx == RFSWITCH_RX)
 800f76e:	79bb      	ldrb	r3, [r7, #6]
 800f770:	2b00      	cmp	r3, #0
 800f772:	d101      	bne.n	800f778 <SUBGRF_SetSwitch+0x40>
        {
            state = RBI_SWITCH_RX;
 800f774:	2301      	movs	r3, #1
 800f776:	73fb      	strb	r3, [r7, #15]
        }
    }
    RBI_ConfigRFSwitch(state);
 800f778:	7bfb      	ldrb	r3, [r7, #15]
 800f77a:	4618      	mov	r0, r3
 800f77c:	f7fe ff7c 	bl	800e678 <RBI_ConfigRFSwitch>
}
 800f780:	bf00      	nop
 800f782:	3710      	adds	r7, #16
 800f784:	46bd      	mov	sp, r7
 800f786:	bd80      	pop	{r7, pc}

0800f788 <SUBGRF_SetRfTxPower>:

uint8_t SUBGRF_SetRfTxPower( int8_t power )
{
 800f788:	b580      	push	{r7, lr}
 800f78a:	b084      	sub	sp, #16
 800f78c:	af00      	add	r7, sp, #0
 800f78e:	4603      	mov	r3, r0
 800f790:	71fb      	strb	r3, [r7, #7]
    uint8_t paSelect= RFO_LP;
 800f792:	2301      	movs	r3, #1
 800f794:	73fb      	strb	r3, [r7, #15]

    int32_t TxConfig = RBI_GetTxConfig();
 800f796:	f7fe ff8f 	bl	800e6b8 <RBI_GetTxConfig>
 800f79a:	60b8      	str	r0, [r7, #8]

    switch (TxConfig)
 800f79c:	68bb      	ldr	r3, [r7, #8]
 800f79e:	2b02      	cmp	r3, #2
 800f7a0:	d016      	beq.n	800f7d0 <SUBGRF_SetRfTxPower+0x48>
 800f7a2:	68bb      	ldr	r3, [r7, #8]
 800f7a4:	2b02      	cmp	r3, #2
 800f7a6:	dc16      	bgt.n	800f7d6 <SUBGRF_SetRfTxPower+0x4e>
 800f7a8:	68bb      	ldr	r3, [r7, #8]
 800f7aa:	2b00      	cmp	r3, #0
 800f7ac:	d003      	beq.n	800f7b6 <SUBGRF_SetRfTxPower+0x2e>
 800f7ae:	68bb      	ldr	r3, [r7, #8]
 800f7b0:	2b01      	cmp	r3, #1
 800f7b2:	d00a      	beq.n	800f7ca <SUBGRF_SetRfTxPower+0x42>
        {
            paSelect = RFO_HP;
            break;
        }
        default:
            break;
 800f7b4:	e00f      	b.n	800f7d6 <SUBGRF_SetRfTxPower+0x4e>
            if (power > 15)
 800f7b6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800f7ba:	2b0f      	cmp	r3, #15
 800f7bc:	dd02      	ble.n	800f7c4 <SUBGRF_SetRfTxPower+0x3c>
                paSelect = RFO_HP;
 800f7be:	2302      	movs	r3, #2
 800f7c0:	73fb      	strb	r3, [r7, #15]
            break;
 800f7c2:	e009      	b.n	800f7d8 <SUBGRF_SetRfTxPower+0x50>
                paSelect = RFO_LP;
 800f7c4:	2301      	movs	r3, #1
 800f7c6:	73fb      	strb	r3, [r7, #15]
            break;
 800f7c8:	e006      	b.n	800f7d8 <SUBGRF_SetRfTxPower+0x50>
            paSelect = RFO_LP;
 800f7ca:	2301      	movs	r3, #1
 800f7cc:	73fb      	strb	r3, [r7, #15]
            break;
 800f7ce:	e003      	b.n	800f7d8 <SUBGRF_SetRfTxPower+0x50>
            paSelect = RFO_HP;
 800f7d0:	2302      	movs	r3, #2
 800f7d2:	73fb      	strb	r3, [r7, #15]
            break;
 800f7d4:	e000      	b.n	800f7d8 <SUBGRF_SetRfTxPower+0x50>
            break;
 800f7d6:	bf00      	nop
    }

    SUBGRF_SetTxParams( paSelect, power, RADIO_RAMP_40_US );
 800f7d8:	f997 1007 	ldrsb.w	r1, [r7, #7]
 800f7dc:	7bfb      	ldrb	r3, [r7, #15]
 800f7de:	2202      	movs	r2, #2
 800f7e0:	4618      	mov	r0, r3
 800f7e2:	f7ff fbcd 	bl	800ef80 <SUBGRF_SetTxParams>

    return paSelect;
 800f7e6:	7bfb      	ldrb	r3, [r7, #15]
}
 800f7e8:	4618      	mov	r0, r3
 800f7ea:	3710      	adds	r7, #16
 800f7ec:	46bd      	mov	sp, r7
 800f7ee:	bd80      	pop	{r7, pc}

0800f7f0 <SUBGRF_GetRadioWakeUpTime>:

uint32_t SUBGRF_GetRadioWakeUpTime( void )
{
 800f7f0:	b480      	push	{r7}
 800f7f2:	af00      	add	r7, sp, #0
    return RF_WAKEUP_TIME;
 800f7f4:	2301      	movs	r3, #1
}
 800f7f6:	4618      	mov	r0, r3
 800f7f8:	46bd      	mov	sp, r7
 800f7fa:	bc80      	pop	{r7}
 800f7fc:	4770      	bx	lr
	...

0800f800 <HAL_SUBGHZ_TxCpltCallback>:

/* HAL_SUBGHz Callbacks definitions */
void HAL_SUBGHZ_TxCpltCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 800f800:	b580      	push	{r7, lr}
 800f802:	b082      	sub	sp, #8
 800f804:	af00      	add	r7, sp, #0
 800f806:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_TX_DONE );
 800f808:	4b03      	ldr	r3, [pc, #12]	; (800f818 <HAL_SUBGHZ_TxCpltCallback+0x18>)
 800f80a:	681b      	ldr	r3, [r3, #0]
 800f80c:	2001      	movs	r0, #1
 800f80e:	4798      	blx	r3
}
 800f810:	bf00      	nop
 800f812:	3708      	adds	r7, #8
 800f814:	46bd      	mov	sp, r7
 800f816:	bd80      	pop	{r7, pc}
 800f818:	20006e94 	.word	0x20006e94

0800f81c <HAL_SUBGHZ_RxCpltCallback>:

void HAL_SUBGHZ_RxCpltCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 800f81c:	b580      	push	{r7, lr}
 800f81e:	b082      	sub	sp, #8
 800f820:	af00      	add	r7, sp, #0
 800f822:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_RX_DONE );
 800f824:	4b03      	ldr	r3, [pc, #12]	; (800f834 <HAL_SUBGHZ_RxCpltCallback+0x18>)
 800f826:	681b      	ldr	r3, [r3, #0]
 800f828:	2002      	movs	r0, #2
 800f82a:	4798      	blx	r3
}
 800f82c:	bf00      	nop
 800f82e:	3708      	adds	r7, #8
 800f830:	46bd      	mov	sp, r7
 800f832:	bd80      	pop	{r7, pc}
 800f834:	20006e94 	.word	0x20006e94

0800f838 <HAL_SUBGHZ_CRCErrorCallback>:

void HAL_SUBGHZ_CRCErrorCallback (SUBGHZ_HandleTypeDef *hsubghz)
{
 800f838:	b580      	push	{r7, lr}
 800f83a:	b082      	sub	sp, #8
 800f83c:	af00      	add	r7, sp, #0
 800f83e:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_CRC_ERROR);
 800f840:	4b03      	ldr	r3, [pc, #12]	; (800f850 <HAL_SUBGHZ_CRCErrorCallback+0x18>)
 800f842:	681b      	ldr	r3, [r3, #0]
 800f844:	2040      	movs	r0, #64	; 0x40
 800f846:	4798      	blx	r3
}
 800f848:	bf00      	nop
 800f84a:	3708      	adds	r7, #8
 800f84c:	46bd      	mov	sp, r7
 800f84e:	bd80      	pop	{r7, pc}
 800f850:	20006e94 	.word	0x20006e94

0800f854 <HAL_SUBGHZ_CADStatusCallback>:

void HAL_SUBGHZ_CADStatusCallback(SUBGHZ_HandleTypeDef *hsubghz, HAL_SUBGHZ_CadStatusTypeDef cadstatus)
{
 800f854:	b580      	push	{r7, lr}
 800f856:	b082      	sub	sp, #8
 800f858:	af00      	add	r7, sp, #0
 800f85a:	6078      	str	r0, [r7, #4]
 800f85c:	460b      	mov	r3, r1
 800f85e:	70fb      	strb	r3, [r7, #3]
    switch (cadstatus)
 800f860:	78fb      	ldrb	r3, [r7, #3]
 800f862:	2b00      	cmp	r3, #0
 800f864:	d002      	beq.n	800f86c <HAL_SUBGHZ_CADStatusCallback+0x18>
 800f866:	2b01      	cmp	r3, #1
 800f868:	d005      	beq.n	800f876 <HAL_SUBGHZ_CADStatusCallback+0x22>
            break;
        case HAL_SUBGHZ_CAD_DETECTED:
            RadioOnDioIrqCb( IRQ_CAD_DETECTED);
            break;
        default:
            break;
 800f86a:	e00a      	b.n	800f882 <HAL_SUBGHZ_CADStatusCallback+0x2e>
            RadioOnDioIrqCb( IRQ_CAD_CLEAR);
 800f86c:	4b07      	ldr	r3, [pc, #28]	; (800f88c <HAL_SUBGHZ_CADStatusCallback+0x38>)
 800f86e:	681b      	ldr	r3, [r3, #0]
 800f870:	2080      	movs	r0, #128	; 0x80
 800f872:	4798      	blx	r3
            break;
 800f874:	e005      	b.n	800f882 <HAL_SUBGHZ_CADStatusCallback+0x2e>
            RadioOnDioIrqCb( IRQ_CAD_DETECTED);
 800f876:	4b05      	ldr	r3, [pc, #20]	; (800f88c <HAL_SUBGHZ_CADStatusCallback+0x38>)
 800f878:	681b      	ldr	r3, [r3, #0]
 800f87a:	f44f 7080 	mov.w	r0, #256	; 0x100
 800f87e:	4798      	blx	r3
            break;
 800f880:	bf00      	nop
    }
}
 800f882:	bf00      	nop
 800f884:	3708      	adds	r7, #8
 800f886:	46bd      	mov	sp, r7
 800f888:	bd80      	pop	{r7, pc}
 800f88a:	bf00      	nop
 800f88c:	20006e94 	.word	0x20006e94

0800f890 <HAL_SUBGHZ_RxTxTimeoutCallback>:

void HAL_SUBGHZ_RxTxTimeoutCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 800f890:	b580      	push	{r7, lr}
 800f892:	b082      	sub	sp, #8
 800f894:	af00      	add	r7, sp, #0
 800f896:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_RX_TX_TIMEOUT );
 800f898:	4b04      	ldr	r3, [pc, #16]	; (800f8ac <HAL_SUBGHZ_RxTxTimeoutCallback+0x1c>)
 800f89a:	681b      	ldr	r3, [r3, #0]
 800f89c:	f44f 7000 	mov.w	r0, #512	; 0x200
 800f8a0:	4798      	blx	r3
}
 800f8a2:	bf00      	nop
 800f8a4:	3708      	adds	r7, #8
 800f8a6:	46bd      	mov	sp, r7
 800f8a8:	bd80      	pop	{r7, pc}
 800f8aa:	bf00      	nop
 800f8ac:	20006e94 	.word	0x20006e94

0800f8b0 <HAL_SUBGHZ_HeaderErrorCallback>:

void HAL_SUBGHZ_HeaderErrorCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 800f8b0:	b580      	push	{r7, lr}
 800f8b2:	b082      	sub	sp, #8
 800f8b4:	af00      	add	r7, sp, #0
 800f8b6:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_HEADER_ERROR );
 800f8b8:	4b03      	ldr	r3, [pc, #12]	; (800f8c8 <HAL_SUBGHZ_HeaderErrorCallback+0x18>)
 800f8ba:	681b      	ldr	r3, [r3, #0]
 800f8bc:	2020      	movs	r0, #32
 800f8be:	4798      	blx	r3
}
 800f8c0:	bf00      	nop
 800f8c2:	3708      	adds	r7, #8
 800f8c4:	46bd      	mov	sp, r7
 800f8c6:	bd80      	pop	{r7, pc}
 800f8c8:	20006e94 	.word	0x20006e94

0800f8cc <HAL_SUBGHZ_PreambleDetectedCallback>:

void HAL_SUBGHZ_PreambleDetectedCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 800f8cc:	b580      	push	{r7, lr}
 800f8ce:	b082      	sub	sp, #8
 800f8d0:	af00      	add	r7, sp, #0
 800f8d2:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_PREAMBLE_DETECTED );
 800f8d4:	4b03      	ldr	r3, [pc, #12]	; (800f8e4 <HAL_SUBGHZ_PreambleDetectedCallback+0x18>)
 800f8d6:	681b      	ldr	r3, [r3, #0]
 800f8d8:	2004      	movs	r0, #4
 800f8da:	4798      	blx	r3
}
 800f8dc:	bf00      	nop
 800f8de:	3708      	adds	r7, #8
 800f8e0:	46bd      	mov	sp, r7
 800f8e2:	bd80      	pop	{r7, pc}
 800f8e4:	20006e94 	.word	0x20006e94

0800f8e8 <HAL_SUBGHZ_SyncWordValidCallback>:

void HAL_SUBGHZ_SyncWordValidCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 800f8e8:	b580      	push	{r7, lr}
 800f8ea:	b082      	sub	sp, #8
 800f8ec:	af00      	add	r7, sp, #0
 800f8ee:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_SYNCWORD_VALID );
 800f8f0:	4b03      	ldr	r3, [pc, #12]	; (800f900 <HAL_SUBGHZ_SyncWordValidCallback+0x18>)
 800f8f2:	681b      	ldr	r3, [r3, #0]
 800f8f4:	2008      	movs	r0, #8
 800f8f6:	4798      	blx	r3
}
 800f8f8:	bf00      	nop
 800f8fa:	3708      	adds	r7, #8
 800f8fc:	46bd      	mov	sp, r7
 800f8fe:	bd80      	pop	{r7, pc}
 800f900:	20006e94 	.word	0x20006e94

0800f904 <HAL_SUBGHZ_HeaderValidCallback>:

void HAL_SUBGHZ_HeaderValidCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 800f904:	b580      	push	{r7, lr}
 800f906:	b082      	sub	sp, #8
 800f908:	af00      	add	r7, sp, #0
 800f90a:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_HEADER_VALID );
 800f90c:	4b03      	ldr	r3, [pc, #12]	; (800f91c <HAL_SUBGHZ_HeaderValidCallback+0x18>)
 800f90e:	681b      	ldr	r3, [r3, #0]
 800f910:	2010      	movs	r0, #16
 800f912:	4798      	blx	r3
}
 800f914:	bf00      	nop
 800f916:	3708      	adds	r7, #8
 800f918:	46bd      	mov	sp, r7
 800f91a:	bd80      	pop	{r7, pc}
 800f91c:	20006e94 	.word	0x20006e94

0800f920 <HAL_SUBGHZ_LrFhssHopCallback>:

void HAL_SUBGHZ_LrFhssHopCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 800f920:	b580      	push	{r7, lr}
 800f922:	b082      	sub	sp, #8
 800f924:	af00      	add	r7, sp, #0
 800f926:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_LR_FHSS_HOP );
 800f928:	4b04      	ldr	r3, [pc, #16]	; (800f93c <HAL_SUBGHZ_LrFhssHopCallback+0x1c>)
 800f92a:	681b      	ldr	r3, [r3, #0]
 800f92c:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 800f930:	4798      	blx	r3
}
 800f932:	bf00      	nop
 800f934:	3708      	adds	r7, #8
 800f936:	46bd      	mov	sp, r7
 800f938:	bd80      	pop	{r7, pc}
 800f93a:	bf00      	nop
 800f93c:	20006e94 	.word	0x20006e94

0800f940 <Radio_SMPS_Set>:

static void Radio_SMPS_Set(uint8_t level)
{
 800f940:	b580      	push	{r7, lr}
 800f942:	b084      	sub	sp, #16
 800f944:	af00      	add	r7, sp, #0
 800f946:	4603      	mov	r3, r0
 800f948:	71fb      	strb	r3, [r7, #7]
  if ( 1U == RBI_IsDCDC() )
 800f94a:	f7fe fecb 	bl	800e6e4 <RBI_IsDCDC>
 800f94e:	4603      	mov	r3, r0
 800f950:	2b01      	cmp	r3, #1
 800f952:	d112      	bne.n	800f97a <Radio_SMPS_Set+0x3a>
  {
    uint8_t modReg;
    modReg= SUBGRF_ReadRegister(SUBGHZ_SMPSC2R);
 800f954:	f640 1023 	movw	r0, #2339	; 0x923
 800f958:	f7ff fe0e 	bl	800f578 <SUBGRF_ReadRegister>
 800f95c:	4603      	mov	r3, r0
 800f95e:	73fb      	strb	r3, [r7, #15]
    modReg&= (~SMPS_DRV_MASK);
 800f960:	7bfb      	ldrb	r3, [r7, #15]
 800f962:	f023 0306 	bic.w	r3, r3, #6
 800f966:	73fb      	strb	r3, [r7, #15]
    SUBGRF_WriteRegister(SUBGHZ_SMPSC2R, modReg | level);
 800f968:	7bfa      	ldrb	r2, [r7, #15]
 800f96a:	79fb      	ldrb	r3, [r7, #7]
 800f96c:	4313      	orrs	r3, r2
 800f96e:	b2db      	uxtb	r3, r3
 800f970:	4619      	mov	r1, r3
 800f972:	f640 1023 	movw	r0, #2339	; 0x923
 800f976:	f7ff fdeb 	bl	800f550 <SUBGRF_WriteRegister>
  }
}
 800f97a:	bf00      	nop
 800f97c:	3710      	adds	r7, #16
 800f97e:	46bd      	mov	sp, r7
 800f980:	bd80      	pop	{r7, pc}
	...

0800f984 <SUBGRF_GetFskBandwidthRegValue>:

uint8_t SUBGRF_GetFskBandwidthRegValue( uint32_t bandwidth )
{
 800f984:	b480      	push	{r7}
 800f986:	b085      	sub	sp, #20
 800f988:	af00      	add	r7, sp, #0
 800f98a:	6078      	str	r0, [r7, #4]
    uint8_t i;

    if( bandwidth == 0 )
 800f98c:	687b      	ldr	r3, [r7, #4]
 800f98e:	2b00      	cmp	r3, #0
 800f990:	d101      	bne.n	800f996 <SUBGRF_GetFskBandwidthRegValue+0x12>
    {
        return( 0x1F );
 800f992:	231f      	movs	r3, #31
 800f994:	e016      	b.n	800f9c4 <SUBGRF_GetFskBandwidthRegValue+0x40>
    }

    for( i = 0; i < ( sizeof( FskBandwidths ) / sizeof( FskBandwidth_t ) ); i++ )
 800f996:	2300      	movs	r3, #0
 800f998:	73fb      	strb	r3, [r7, #15]
 800f99a:	e00f      	b.n	800f9bc <SUBGRF_GetFskBandwidthRegValue+0x38>
    {
        if ( bandwidth < FskBandwidths[i].bandwidth )
 800f99c:	7bfb      	ldrb	r3, [r7, #15]
 800f99e:	4a0c      	ldr	r2, [pc, #48]	; (800f9d0 <SUBGRF_GetFskBandwidthRegValue+0x4c>)
 800f9a0:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800f9a4:	687a      	ldr	r2, [r7, #4]
 800f9a6:	429a      	cmp	r2, r3
 800f9a8:	d205      	bcs.n	800f9b6 <SUBGRF_GetFskBandwidthRegValue+0x32>
        {
            return FskBandwidths[i].RegValue;
 800f9aa:	7bfb      	ldrb	r3, [r7, #15]
 800f9ac:	4a08      	ldr	r2, [pc, #32]	; (800f9d0 <SUBGRF_GetFskBandwidthRegValue+0x4c>)
 800f9ae:	00db      	lsls	r3, r3, #3
 800f9b0:	4413      	add	r3, r2
 800f9b2:	791b      	ldrb	r3, [r3, #4]
 800f9b4:	e006      	b.n	800f9c4 <SUBGRF_GetFskBandwidthRegValue+0x40>
    for( i = 0; i < ( sizeof( FskBandwidths ) / sizeof( FskBandwidth_t ) ); i++ )
 800f9b6:	7bfb      	ldrb	r3, [r7, #15]
 800f9b8:	3301      	adds	r3, #1
 800f9ba:	73fb      	strb	r3, [r7, #15]
 800f9bc:	7bfb      	ldrb	r3, [r7, #15]
 800f9be:	2b15      	cmp	r3, #21
 800f9c0:	d9ec      	bls.n	800f99c <SUBGRF_GetFskBandwidthRegValue+0x18>
        }
    }
    // ERROR: Value not found
    while( 1 );
 800f9c2:	e7fe      	b.n	800f9c2 <SUBGRF_GetFskBandwidthRegValue+0x3e>
}
 800f9c4:	4618      	mov	r0, r3
 800f9c6:	3714      	adds	r7, #20
 800f9c8:	46bd      	mov	sp, r7
 800f9ca:	bc80      	pop	{r7}
 800f9cc:	4770      	bx	lr
 800f9ce:	bf00      	nop
 800f9d0:	0801a9d0 	.word	0x0801a9d0

0800f9d4 <SUBGRF_GetCFO>:
void SUBGRF_GetCFO( uint32_t bitRate, int32_t *cfo)
{
 800f9d4:	b580      	push	{r7, lr}
 800f9d6:	b08a      	sub	sp, #40	; 0x28
 800f9d8:	af00      	add	r7, sp, #0
 800f9da:	6078      	str	r0, [r7, #4]
 800f9dc:	6039      	str	r1, [r7, #0]
  uint8_t BwMant[] = {4, 8, 10, 12};
 800f9de:	4b35      	ldr	r3, [pc, #212]	; (800fab4 <SUBGRF_GetCFO+0xe0>)
 800f9e0:	60fb      	str	r3, [r7, #12]
  /* read demod bandwidth: mant bit4:3, exp bits 2:0 */
  uint8_t reg = (SUBGRF_ReadRegister( SUBGHZ_BWSELR ));
 800f9e2:	f640 0007 	movw	r0, #2055	; 0x807
 800f9e6:	f7ff fdc7 	bl	800f578 <SUBGRF_ReadRegister>
 800f9ea:	4603      	mov	r3, r0
 800f9ec:	77fb      	strb	r3, [r7, #31]
  uint8_t bandwidth_mant = BwMant[( reg >> 3 ) & 0x3];
 800f9ee:	7ffb      	ldrb	r3, [r7, #31]
 800f9f0:	08db      	lsrs	r3, r3, #3
 800f9f2:	b2db      	uxtb	r3, r3
 800f9f4:	f003 0303 	and.w	r3, r3, #3
 800f9f8:	3328      	adds	r3, #40	; 0x28
 800f9fa:	443b      	add	r3, r7
 800f9fc:	f813 3c1c 	ldrb.w	r3, [r3, #-28]
 800fa00:	77bb      	strb	r3, [r7, #30]
  uint8_t bandwidth_exp = reg & 0x7;
 800fa02:	7ffb      	ldrb	r3, [r7, #31]
 800fa04:	f003 0307 	and.w	r3, r3, #7
 800fa08:	777b      	strb	r3, [r7, #29]
  uint32_t cf_fs = XTAL_FREQ / ( bandwidth_mant * ( 1 << ( bandwidth_exp + 1 )));
 800fa0a:	7fba      	ldrb	r2, [r7, #30]
 800fa0c:	7f7b      	ldrb	r3, [r7, #29]
 800fa0e:	3301      	adds	r3, #1
 800fa10:	fa02 f303 	lsl.w	r3, r2, r3
 800fa14:	461a      	mov	r2, r3
 800fa16:	4b28      	ldr	r3, [pc, #160]	; (800fab8 <SUBGRF_GetCFO+0xe4>)
 800fa18:	fbb3 f3f2 	udiv	r3, r3, r2
 800fa1c:	61bb      	str	r3, [r7, #24]
  uint32_t cf_osr = cf_fs / bitRate;
 800fa1e:	69ba      	ldr	r2, [r7, #24]
 800fa20:	687b      	ldr	r3, [r7, #4]
 800fa22:	fbb2 f3f3 	udiv	r3, r2, r3
 800fa26:	617b      	str	r3, [r7, #20]
  uint8_t interp = 1;
 800fa28:	2301      	movs	r3, #1
 800fa2a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  /* calculate demod interpolation factor */
  if (cf_osr * interp < 8)
 800fa2e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800fa32:	697a      	ldr	r2, [r7, #20]
 800fa34:	fb02 f303 	mul.w	r3, r2, r3
 800fa38:	2b07      	cmp	r3, #7
 800fa3a:	d802      	bhi.n	800fa42 <SUBGRF_GetCFO+0x6e>
  {
    interp = 2;
 800fa3c:	2302      	movs	r3, #2
 800fa3e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }
  if (cf_osr * interp < 4)
 800fa42:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800fa46:	697a      	ldr	r2, [r7, #20]
 800fa48:	fb02 f303 	mul.w	r3, r2, r3
 800fa4c:	2b03      	cmp	r3, #3
 800fa4e:	d802      	bhi.n	800fa56 <SUBGRF_GetCFO+0x82>
  {
    interp = 4;
 800fa50:	2304      	movs	r3, #4
 800fa52:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }
  /* calculate demod sampling frequency */
  uint32_t fs = cf_fs* interp;
 800fa56:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 800fa5a:	69bb      	ldr	r3, [r7, #24]
 800fa5c:	fb02 f303 	mul.w	r3, r2, r3
 800fa60:	613b      	str	r3, [r7, #16]
  /* get the cfo registers */
  int32_t cfo_bin = ( SUBGRF_ReadRegister( SUBGHZ_GCFORH ) & 0xF ) << 8;
 800fa62:	f44f 60d6 	mov.w	r0, #1712	; 0x6b0
 800fa66:	f7ff fd87 	bl	800f578 <SUBGRF_ReadRegister>
 800fa6a:	4603      	mov	r3, r0
 800fa6c:	021b      	lsls	r3, r3, #8
 800fa6e:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 800fa72:	623b      	str	r3, [r7, #32]
  cfo_bin |= SUBGRF_ReadRegister( SUBGHZ_GCFORL );
 800fa74:	f240 60b1 	movw	r0, #1713	; 0x6b1
 800fa78:	f7ff fd7e 	bl	800f578 <SUBGRF_ReadRegister>
 800fa7c:	4603      	mov	r3, r0
 800fa7e:	461a      	mov	r2, r3
 800fa80:	6a3b      	ldr	r3, [r7, #32]
 800fa82:	4313      	orrs	r3, r2
 800fa84:	623b      	str	r3, [r7, #32]
  /* negate if 12 bits sign bit is 1 */
  if (( cfo_bin & 0x800 ) == 0x800 )
 800fa86:	6a3b      	ldr	r3, [r7, #32]
 800fa88:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800fa8c:	2b00      	cmp	r3, #0
 800fa8e:	d005      	beq.n	800fa9c <SUBGRF_GetCFO+0xc8>
  {
    cfo_bin |= 0xFFFFF000;
 800fa90:	6a3b      	ldr	r3, [r7, #32]
 800fa92:	ea6f 5303 	mvn.w	r3, r3, lsl #20
 800fa96:	ea6f 5313 	mvn.w	r3, r3, lsr #20
 800fa9a:	623b      	str	r3, [r7, #32]
  }
  /* calculate cfo in Hz */
  /* shift by 5 first to not saturate, cfo_bin on 12bits */
  *cfo = ((int32_t)( cfo_bin * ( fs >> 5 ))) >> ( 12 - 5 );
 800fa9c:	693b      	ldr	r3, [r7, #16]
 800fa9e:	095b      	lsrs	r3, r3, #5
 800faa0:	6a3a      	ldr	r2, [r7, #32]
 800faa2:	fb02 f303 	mul.w	r3, r2, r3
 800faa6:	11da      	asrs	r2, r3, #7
 800faa8:	683b      	ldr	r3, [r7, #0]
 800faaa:	601a      	str	r2, [r3, #0]
}
 800faac:	bf00      	nop
 800faae:	3728      	adds	r7, #40	; 0x28
 800fab0:	46bd      	mov	sp, r7
 800fab2:	bd80      	pop	{r7, pc}
 800fab4:	0c0a0804 	.word	0x0c0a0804
 800fab8:	01e84800 	.word	0x01e84800

0800fabc <RFW_TransmitLongPacket>:
#endif /* RFW_ENABLE == 1 */

/* Exported functions --------------------------------------------------------*/
int32_t RFW_TransmitLongPacket( uint16_t payload_size, uint32_t timeout,
                                void ( *TxLongPacketGetNextChunkCb )( uint8_t **buffer, uint8_t buffer_size ) )
{
 800fabc:	b480      	push	{r7}
 800fabe:	b087      	sub	sp, #28
 800fac0:	af00      	add	r7, sp, #0
 800fac2:	4603      	mov	r3, r0
 800fac4:	60b9      	str	r1, [r7, #8]
 800fac6:	607a      	str	r2, [r7, #4]
 800fac8:	81fb      	strh	r3, [r7, #14]
    int32_t status = 0;
 800faca:	2300      	movs	r3, #0
 800facc:	617b      	str	r3, [r7, #20]
        default:
            break;
        }
    }
#else
    status = -1;
 800face:	f04f 33ff 	mov.w	r3, #4294967295
 800fad2:	617b      	str	r3, [r7, #20]
#endif /* RFW_LONGPACKET_ENABLE == 1 */
    return status;
 800fad4:	697b      	ldr	r3, [r7, #20]
}
 800fad6:	4618      	mov	r0, r3
 800fad8:	371c      	adds	r7, #28
 800fada:	46bd      	mov	sp, r7
 800fadc:	bc80      	pop	{r7}
 800fade:	4770      	bx	lr

0800fae0 <RFW_ReceiveLongPacket>:

int32_t RFW_ReceiveLongPacket( uint8_t boosted_mode, uint32_t timeout,
                               void ( *RxLongPacketStoreChunkCb )( uint8_t *buffer, uint8_t chunk_size ) )
{
 800fae0:	b480      	push	{r7}
 800fae2:	b087      	sub	sp, #28
 800fae4:	af00      	add	r7, sp, #0
 800fae6:	4603      	mov	r3, r0
 800fae8:	60b9      	str	r1, [r7, #8]
 800faea:	607a      	str	r2, [r7, #4]
 800faec:	73fb      	strb	r3, [r7, #15]
    int32_t status = 0;
 800faee:	2300      	movs	r3, #0
 800faf0:	617b      	str	r3, [r7, #20]
        {
            SUBGRF_SetRx( 0xFFFFFF ); /* Rx Continuous */
        }
    }
#else
    status = -1;
 800faf2:	f04f 33ff 	mov.w	r3, #4294967295
 800faf6:	617b      	str	r3, [r7, #20]
#endif /* RFW_LONGPACKET_ENABLE == 1 */
    return status;
 800faf8:	697b      	ldr	r3, [r7, #20]
}
 800fafa:	4618      	mov	r0, r3
 800fafc:	371c      	adds	r7, #28
 800fafe:	46bd      	mov	sp, r7
 800fb00:	bc80      	pop	{r7}
 800fb02:	4770      	bx	lr

0800fb04 <RFW_Init>:

int32_t RFW_Init( ConfigGeneric_t *config, RadioEvents_t *RadioEvents, TimerEvent_t *TimeoutTimerEvent )
{
 800fb04:	b480      	push	{r7}
 800fb06:	b085      	sub	sp, #20
 800fb08:	af00      	add	r7, sp, #0
 800fb0a:	60f8      	str	r0, [r7, #12]
 800fb0c:	60b9      	str	r1, [r7, #8]
 800fb0e:	607a      	str	r2, [r7, #4]
    RFWPacket.Init.Enable = 1;
    /* Initialize Timer for end of fixed packet, started at sync*/
    TimerInit( &RFWPacket.Timer, RFW_GetPayloadTimerEvent );
    return 0;
#else
    return -1;
 800fb10:	f04f 33ff 	mov.w	r3, #4294967295
#endif /* RFW_ENABLE == 1 */
}
 800fb14:	4618      	mov	r0, r3
 800fb16:	3714      	adds	r7, #20
 800fb18:	46bd      	mov	sp, r7
 800fb1a:	bc80      	pop	{r7}
 800fb1c:	4770      	bx	lr

0800fb1e <RFW_DeInit>:

void RFW_DeInit( void )
{
 800fb1e:	b480      	push	{r7}
 800fb20:	af00      	add	r7, sp, #0
#if (RFW_ENABLE == 1 )
    RFWPacket.Init.Enable = 0; /*Disable the RFWPacket decoding*/
#endif /* RFW_ENABLE == 1 */
}
 800fb22:	bf00      	nop
 800fb24:	46bd      	mov	sp, r7
 800fb26:	bc80      	pop	{r7}
 800fb28:	4770      	bx	lr

0800fb2a <RFW_Is_Init>:

uint8_t RFW_Is_Init( void )
{
 800fb2a:	b480      	push	{r7}
 800fb2c:	af00      	add	r7, sp, #0
#if (RFW_ENABLE == 1 )
    return RFWPacket.Init.Enable;
#else
    return 0;
 800fb2e:	2300      	movs	r3, #0
#endif /* RFW_ENABLE == 1 */
}
 800fb30:	4618      	mov	r0, r3
 800fb32:	46bd      	mov	sp, r7
 800fb34:	bc80      	pop	{r7}
 800fb36:	4770      	bx	lr

0800fb38 <RFW_Is_LongPacketModeEnabled>:

uint8_t RFW_Is_LongPacketModeEnabled( void )
{
 800fb38:	b480      	push	{r7}
 800fb3a:	af00      	add	r7, sp, #0
#if (RFW_ENABLE == 1 )
    return RFWPacket.LongPacketModeEnable;
#else
    return 0;
 800fb3c:	2300      	movs	r3, #0
#endif /* RFW_ENABLE == 1 */
}
 800fb3e:	4618      	mov	r0, r3
 800fb40:	46bd      	mov	sp, r7
 800fb42:	bc80      	pop	{r7}
 800fb44:	4770      	bx	lr

0800fb46 <RFW_SetAntSwitch>:

void RFW_SetAntSwitch( uint8_t AntSwitch )
{
 800fb46:	b480      	push	{r7}
 800fb48:	b083      	sub	sp, #12
 800fb4a:	af00      	add	r7, sp, #0
 800fb4c:	4603      	mov	r3, r0
 800fb4e:	71fb      	strb	r3, [r7, #7]
#if (RFW_ENABLE == 1 )
    RFWPacket.AntSwitchPaSelect = AntSwitch;
#endif /* RFW_ENABLE == 1 */
}
 800fb50:	bf00      	nop
 800fb52:	370c      	adds	r7, #12
 800fb54:	46bd      	mov	sp, r7
 800fb56:	bc80      	pop	{r7}
 800fb58:	4770      	bx	lr

0800fb5a <RFW_TransmitInit>:

int32_t RFW_TransmitInit( uint8_t *inOutBuffer, uint8_t size, uint8_t *outSize )
{
 800fb5a:	b480      	push	{r7}
 800fb5c:	b087      	sub	sp, #28
 800fb5e:	af00      	add	r7, sp, #0
 800fb60:	60f8      	str	r0, [r7, #12]
 800fb62:	460b      	mov	r3, r1
 800fb64:	607a      	str	r2, [r7, #4]
 800fb66:	72fb      	strb	r3, [r7, #11]
    int32_t status = -1;
 800fb68:	f04f 33ff 	mov.w	r3, #4294967295
 800fb6c:	617b      	str	r3, [r7, #20]
        RFWPacket.LongPacketModeEnable = 0;

        status = 0;
    }
#endif /* RFW_ENABLE == 1 */
    return status;
 800fb6e:	697b      	ldr	r3, [r7, #20]
}
 800fb70:	4618      	mov	r0, r3
 800fb72:	371c      	adds	r7, #28
 800fb74:	46bd      	mov	sp, r7
 800fb76:	bc80      	pop	{r7}
 800fb78:	4770      	bx	lr

0800fb7a <RFW_ReceiveInit>:

int32_t RFW_ReceiveInit( void )
{
 800fb7a:	b480      	push	{r7}
 800fb7c:	af00      	add	r7, sp, #0
    RFWPacket.RxPayloadOffset = 0;

    RFWPacket.LongPacketModeEnable = 0;
    return 0;
#else
    return -1;
 800fb7e:	f04f 33ff 	mov.w	r3, #4294967295
#endif /* RFW_ENABLE == 1 */
}
 800fb82:	4618      	mov	r0, r3
 800fb84:	46bd      	mov	sp, r7
 800fb86:	bc80      	pop	{r7}
 800fb88:	4770      	bx	lr

0800fb8a <RFW_DeInit_TxLongPacket>:

void RFW_DeInit_TxLongPacket( void )
{
 800fb8a:	b480      	push	{r7}
 800fb8c:	af00      	add	r7, sp, #0
    /*long packet WA*/
    uint8_t reg = SUBGRF_ReadRegister( SUBGHZ_GPKTCTL1AR );
    SUBGRF_WriteRegister( SUBGHZ_GPKTCTL1AR, reg & ~0x02 ); /* clear infinite_sequence bit */
    SUBGRF_WriteRegister( SUBGHZ_GRTXPLDLEN, 0xFF ); /* RxTxPldLen: reset to 0xFF */
#endif /* RFW_LONGPACKET_ENABLE == 1 */
}
 800fb8e:	bf00      	nop
 800fb90:	46bd      	mov	sp, r7
 800fb92:	bc80      	pop	{r7}
 800fb94:	4770      	bx	lr

0800fb96 <RFW_ReceivePayload>:

void RFW_ReceivePayload( void )
{
 800fb96:	b480      	push	{r7}
 800fb98:	af00      	add	r7, sp, #0
        /*timeout*/
        SUBGRF_SetStandby( STDBY_RC );
        RFWPacket.Init.RadioEvents->RxTimeout( );
    }
#endif /* RFW_ENABLE == 1 */
}
 800fb9a:	bf00      	nop
 800fb9c:	46bd      	mov	sp, r7
 800fb9e:	bc80      	pop	{r7}
 800fba0:	4770      	bx	lr

0800fba2 <RFW_SetRadioModem>:

void RFW_SetRadioModem( RadioModems_t Modem )
{
 800fba2:	b480      	push	{r7}
 800fba4:	b083      	sub	sp, #12
 800fba6:	af00      	add	r7, sp, #0
 800fba8:	4603      	mov	r3, r0
 800fbaa:	71fb      	strb	r3, [r7, #7]
#if (RFW_ENABLE == 1 )
    RFWPacket.Init.Modem = Modem;
#endif /* RFW_ENABLE == 1 */
}
 800fbac:	bf00      	nop
 800fbae:	370c      	adds	r7, #12
 800fbb0:	46bd      	mov	sp, r7
 800fbb2:	bc80      	pop	{r7}
 800fbb4:	4770      	bx	lr
	...

0800fbb8 <SubghzApp_Init>:

/* USER CODE END PFP */

/* Exported functions ---------------------------------------------------------*/
void SubghzApp_Init(void)
{
 800fbb8:	b590      	push	{r4, r7, lr}
 800fbba:	b08b      	sub	sp, #44	; 0x2c
 800fbbc:	af0a      	add	r7, sp, #40	; 0x28
  /* USER CODE BEGIN SubghzApp_Init_1 */

  /* USER CODE END SubghzApp_Init_1 */

  /* Radio initialization */
  RadioEvents.TxDone = OnTxDone;
 800fbbe:	4b2c      	ldr	r3, [pc, #176]	; (800fc70 <SubghzApp_Init+0xb8>)
 800fbc0:	4a2c      	ldr	r2, [pc, #176]	; (800fc74 <SubghzApp_Init+0xbc>)
 800fbc2:	601a      	str	r2, [r3, #0]
  RadioEvents.RxDone = OnRxDone;
 800fbc4:	4b2a      	ldr	r3, [pc, #168]	; (800fc70 <SubghzApp_Init+0xb8>)
 800fbc6:	4a2c      	ldr	r2, [pc, #176]	; (800fc78 <SubghzApp_Init+0xc0>)
 800fbc8:	609a      	str	r2, [r3, #8]
  RadioEvents.TxTimeout = OnTxTimeout;
 800fbca:	4b29      	ldr	r3, [pc, #164]	; (800fc70 <SubghzApp_Init+0xb8>)
 800fbcc:	4a2b      	ldr	r2, [pc, #172]	; (800fc7c <SubghzApp_Init+0xc4>)
 800fbce:	605a      	str	r2, [r3, #4]
  RadioEvents.RxTimeout = OnRxTimeout;
 800fbd0:	4b27      	ldr	r3, [pc, #156]	; (800fc70 <SubghzApp_Init+0xb8>)
 800fbd2:	4a2b      	ldr	r2, [pc, #172]	; (800fc80 <SubghzApp_Init+0xc8>)
 800fbd4:	60da      	str	r2, [r3, #12]
  RadioEvents.RxError = OnRxError;
 800fbd6:	4b26      	ldr	r3, [pc, #152]	; (800fc70 <SubghzApp_Init+0xb8>)
 800fbd8:	4a2a      	ldr	r2, [pc, #168]	; (800fc84 <SubghzApp_Init+0xcc>)
 800fbda:	611a      	str	r2, [r3, #16]

  Radio.Init(&RadioEvents);
 800fbdc:	4b2a      	ldr	r3, [pc, #168]	; (800fc88 <SubghzApp_Init+0xd0>)
 800fbde:	681b      	ldr	r3, [r3, #0]
 800fbe0:	4823      	ldr	r0, [pc, #140]	; (800fc70 <SubghzApp_Init+0xb8>)
 800fbe2:	4798      	blx	r3

  /* USER CODE BEGIN SubghzApp_Init_2 */
    /*calculate random delay for synchronization*/

    /* Radio Set frequency */
    Radio.SetChannel(RF_FREQUENCY);
 800fbe4:	4b28      	ldr	r3, [pc, #160]	; (800fc88 <SubghzApp_Init+0xd0>)
 800fbe6:	68db      	ldr	r3, [r3, #12]
 800fbe8:	4828      	ldr	r0, [pc, #160]	; (800fc8c <SubghzApp_Init+0xd4>)
 800fbea:	4798      	blx	r3

    /* Radio configuration */
  #if ((USE_MODEM_LORA == 1) && (USE_MODEM_FSK == 0))
    Radio.SetTxConfig(MODEM_LORA, TX_OUTPUT_POWER, 0, LORA_BANDWIDTH,
 800fbec:	4b26      	ldr	r3, [pc, #152]	; (800fc88 <SubghzApp_Init+0xd0>)
 800fbee:	69dc      	ldr	r4, [r3, #28]
 800fbf0:	f242 7310 	movw	r3, #10000	; 0x2710
 800fbf4:	9308      	str	r3, [sp, #32]
 800fbf6:	2300      	movs	r3, #0
 800fbf8:	9307      	str	r3, [sp, #28]
 800fbfa:	2300      	movs	r3, #0
 800fbfc:	9306      	str	r3, [sp, #24]
 800fbfe:	2300      	movs	r3, #0
 800fc00:	9305      	str	r3, [sp, #20]
 800fc02:	2301      	movs	r3, #1
 800fc04:	9304      	str	r3, [sp, #16]
 800fc06:	2300      	movs	r3, #0
 800fc08:	9303      	str	r3, [sp, #12]
 800fc0a:	2308      	movs	r3, #8
 800fc0c:	9302      	str	r3, [sp, #8]
 800fc0e:	2301      	movs	r3, #1
 800fc10:	9301      	str	r3, [sp, #4]
 800fc12:	230c      	movs	r3, #12
 800fc14:	9300      	str	r3, [sp, #0]
 800fc16:	2300      	movs	r3, #0
 800fc18:	2200      	movs	r2, #0
 800fc1a:	2116      	movs	r1, #22
 800fc1c:	2001      	movs	r0, #1
 800fc1e:	47a0      	blx	r4
                      LORA_SPREADING_FACTOR, LORA_CODINGRATE,
                      LORA_PREAMBLE_LENGTH, LORA_FIX_LENGTH_PAYLOAD_ON,
                      true, 0, 0, LORA_IQ_INVERSION_ON, TX_TIMEOUT_VALUE);

    Radio.SetRxConfig(MODEM_LORA, LORA_BANDWIDTH, LORA_SPREADING_FACTOR,
 800fc20:	4b19      	ldr	r3, [pc, #100]	; (800fc88 <SubghzApp_Init+0xd0>)
 800fc22:	699c      	ldr	r4, [r3, #24]
 800fc24:	2301      	movs	r3, #1
 800fc26:	9309      	str	r3, [sp, #36]	; 0x24
 800fc28:	2300      	movs	r3, #0
 800fc2a:	9308      	str	r3, [sp, #32]
 800fc2c:	2300      	movs	r3, #0
 800fc2e:	9307      	str	r3, [sp, #28]
 800fc30:	2300      	movs	r3, #0
 800fc32:	9306      	str	r3, [sp, #24]
 800fc34:	2301      	movs	r3, #1
 800fc36:	9305      	str	r3, [sp, #20]
 800fc38:	2300      	movs	r3, #0
 800fc3a:	9304      	str	r3, [sp, #16]
 800fc3c:	2300      	movs	r3, #0
 800fc3e:	9303      	str	r3, [sp, #12]
 800fc40:	2305      	movs	r3, #5
 800fc42:	9302      	str	r3, [sp, #8]
 800fc44:	2308      	movs	r3, #8
 800fc46:	9301      	str	r3, [sp, #4]
 800fc48:	2300      	movs	r3, #0
 800fc4a:	9300      	str	r3, [sp, #0]
 800fc4c:	2301      	movs	r3, #1
 800fc4e:	220c      	movs	r2, #12
 800fc50:	2100      	movs	r1, #0
 800fc52:	2001      	movs	r0, #1
 800fc54:	47a0      	blx	r4
                      LORA_CODINGRATE, 0, LORA_PREAMBLE_LENGTH,
                      LORA_SYMBOL_TIMEOUT, LORA_FIX_LENGTH_PAYLOAD_ON,
                      0, true, 0, 0, LORA_IQ_INVERSION_ON, true);

    Radio.SetMaxPayloadLength(MODEM_LORA, MAX_APP_BUFFER_SIZE);
 800fc56:	4b0c      	ldr	r3, [pc, #48]	; (800fc88 <SubghzApp_Init+0xd0>)
 800fc58:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800fc5a:	21ff      	movs	r1, #255	; 0xff
 800fc5c:	2001      	movs	r0, #1
 800fc5e:	4798      	blx	r3
  #endif /* USE_MODEM_LORA | USE_MODEM_FSK */

    /*set idle*/
    //gpio_write(PIN_PB5, GPIO_LOW);
    //Radio.Rx(RX_TIMEOUT_VALUE);
    lora_state = IDLE;
 800fc60:	4b0b      	ldr	r3, [pc, #44]	; (800fc90 <SubghzApp_Init+0xd8>)
 800fc62:	2200      	movs	r2, #0
 800fc64:	701a      	strb	r2, [r3, #0]
  /* USER CODE END SubghzApp_Init_2 */
}
 800fc66:	bf00      	nop
 800fc68:	3704      	adds	r7, #4
 800fc6a:	46bd      	mov	sp, r7
 800fc6c:	bd90      	pop	{r4, r7, pc}
 800fc6e:	bf00      	nop
 800fc70:	20006e98 	.word	0x20006e98
 800fc74:	0800fc95 	.word	0x0800fc95
 800fc78:	0800fcc1 	.word	0x0800fcc1
 800fc7c:	0800fd0d 	.word	0x0800fd0d
 800fc80:	0800fd39 	.word	0x0800fd39
 800fc84:	0800fd6d 	.word	0x0800fd6d
 800fc88:	0801a940 	.word	0x0801a940
 800fc8c:	19cf0e40 	.word	0x19cf0e40
 800fc90:	20006eb4 	.word	0x20006eb4

0800fc94 <OnTxDone>:
/* USER CODE BEGIN EF */
/* USER CODE END EF */

/* Private functions ---------------------------------------------------------*/
static void OnTxDone(void)
{
 800fc94:	b480      	push	{r7}
 800fc96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OnTxDone */
  //Radio.Rx(RX_TIMEOUT_VALUE);
  lora_state = IDLE;
 800fc98:	4b07      	ldr	r3, [pc, #28]	; (800fcb8 <OnTxDone+0x24>)
 800fc9a:	2200      	movs	r2, #0
 800fc9c:	701a      	strb	r2, [r3, #0]
  if(radio_in_use == 2)
 800fc9e:	4b07      	ldr	r3, [pc, #28]	; (800fcbc <OnTxDone+0x28>)
 800fca0:	781b      	ldrb	r3, [r3, #0]
 800fca2:	b2db      	uxtb	r3, r3
 800fca4:	2b02      	cmp	r3, #2
 800fca6:	d102      	bne.n	800fcae <OnTxDone+0x1a>
  	  radio_in_use = 0;
 800fca8:	4b04      	ldr	r3, [pc, #16]	; (800fcbc <OnTxDone+0x28>)
 800fcaa:	2200      	movs	r2, #0
 800fcac:	701a      	strb	r2, [r3, #0]
  /* USER CODE END OnTxDone */
}
 800fcae:	bf00      	nop
 800fcb0:	46bd      	mov	sp, r7
 800fcb2:	bc80      	pop	{r7}
 800fcb4:	4770      	bx	lr
 800fcb6:	bf00      	nop
 800fcb8:	20006eb4 	.word	0x20006eb4
 800fcbc:	200008dc 	.word	0x200008dc

0800fcc0 <OnRxDone>:

static void OnRxDone(uint8_t *payload, uint16_t size, int16_t rssi, int8_t LoraSnr_FskCfo)
{
 800fcc0:	b480      	push	{r7}
 800fcc2:	b085      	sub	sp, #20
 800fcc4:	af00      	add	r7, sp, #0
 800fcc6:	60f8      	str	r0, [r7, #12]
 800fcc8:	4608      	mov	r0, r1
 800fcca:	4611      	mov	r1, r2
 800fccc:	461a      	mov	r2, r3
 800fcce:	4603      	mov	r3, r0
 800fcd0:	817b      	strh	r3, [r7, #10]
 800fcd2:	460b      	mov	r3, r1
 800fcd4:	813b      	strh	r3, [r7, #8]
 800fcd6:	4613      	mov	r3, r2
 800fcd8:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN OnRxDone */
	if(lora_state != TX)
 800fcda:	4b0a      	ldr	r3, [pc, #40]	; (800fd04 <OnRxDone+0x44>)
 800fcdc:	781b      	ldrb	r3, [r3, #0]
 800fcde:	b2db      	uxtb	r3, r3
 800fce0:	2b01      	cmp	r3, #1
 800fce2:	d002      	beq.n	800fcea <OnRxDone+0x2a>
	  {
	    //Radio.Rx(RX_TIMEOUT_VALUE);
		lora_state = IDLE;
 800fce4:	4b07      	ldr	r3, [pc, #28]	; (800fd04 <OnRxDone+0x44>)
 800fce6:	2200      	movs	r2, #0
 800fce8:	701a      	strb	r2, [r3, #0]
	  }
	if(radio_in_use == 2)
 800fcea:	4b07      	ldr	r3, [pc, #28]	; (800fd08 <OnRxDone+0x48>)
 800fcec:	781b      	ldrb	r3, [r3, #0]
 800fcee:	b2db      	uxtb	r3, r3
 800fcf0:	2b02      	cmp	r3, #2
 800fcf2:	d102      	bne.n	800fcfa <OnRxDone+0x3a>
		radio_in_use = 0;
 800fcf4:	4b04      	ldr	r3, [pc, #16]	; (800fd08 <OnRxDone+0x48>)
 800fcf6:	2200      	movs	r2, #0
 800fcf8:	701a      	strb	r2, [r3, #0]
  /* USER CODE END OnRxDone */
}
 800fcfa:	bf00      	nop
 800fcfc:	3714      	adds	r7, #20
 800fcfe:	46bd      	mov	sp, r7
 800fd00:	bc80      	pop	{r7}
 800fd02:	4770      	bx	lr
 800fd04:	20006eb4 	.word	0x20006eb4
 800fd08:	200008dc 	.word	0x200008dc

0800fd0c <OnTxTimeout>:

static void OnTxTimeout(void)
{
 800fd0c:	b480      	push	{r7}
 800fd0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OnTxTimeout */
  //Radio.Rx(RX_TIMEOUT_VALUE);
  lora_state = IDLE;
 800fd10:	4b07      	ldr	r3, [pc, #28]	; (800fd30 <OnTxTimeout+0x24>)
 800fd12:	2200      	movs	r2, #0
 800fd14:	701a      	strb	r2, [r3, #0]
  if(radio_in_use == 2)
 800fd16:	4b07      	ldr	r3, [pc, #28]	; (800fd34 <OnTxTimeout+0x28>)
 800fd18:	781b      	ldrb	r3, [r3, #0]
 800fd1a:	b2db      	uxtb	r3, r3
 800fd1c:	2b02      	cmp	r3, #2
 800fd1e:	d102      	bne.n	800fd26 <OnTxTimeout+0x1a>
	  radio_in_use = 0;
 800fd20:	4b04      	ldr	r3, [pc, #16]	; (800fd34 <OnTxTimeout+0x28>)
 800fd22:	2200      	movs	r2, #0
 800fd24:	701a      	strb	r2, [r3, #0]
  /* USER CODE END OnTxTimeout */
}
 800fd26:	bf00      	nop
 800fd28:	46bd      	mov	sp, r7
 800fd2a:	bc80      	pop	{r7}
 800fd2c:	4770      	bx	lr
 800fd2e:	bf00      	nop
 800fd30:	20006eb4 	.word	0x20006eb4
 800fd34:	200008dc 	.word	0x200008dc

0800fd38 <OnRxTimeout>:

static void OnRxTimeout(void)
{
 800fd38:	b480      	push	{r7}
 800fd3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OnRxTimeout */
  if(lora_state != TX)
 800fd3c:	4b09      	ldr	r3, [pc, #36]	; (800fd64 <OnRxTimeout+0x2c>)
 800fd3e:	781b      	ldrb	r3, [r3, #0]
 800fd40:	b2db      	uxtb	r3, r3
 800fd42:	2b01      	cmp	r3, #1
 800fd44:	d002      	beq.n	800fd4c <OnRxTimeout+0x14>
  {
    //Radio.Rx(RX_TIMEOUT_VALUE);
	lora_state = IDLE;
 800fd46:	4b07      	ldr	r3, [pc, #28]	; (800fd64 <OnRxTimeout+0x2c>)
 800fd48:	2200      	movs	r2, #0
 800fd4a:	701a      	strb	r2, [r3, #0]
  }
  if(radio_in_use == 2)
 800fd4c:	4b06      	ldr	r3, [pc, #24]	; (800fd68 <OnRxTimeout+0x30>)
 800fd4e:	781b      	ldrb	r3, [r3, #0]
 800fd50:	b2db      	uxtb	r3, r3
 800fd52:	2b02      	cmp	r3, #2
 800fd54:	d102      	bne.n	800fd5c <OnRxTimeout+0x24>
  	  radio_in_use = 0;
 800fd56:	4b04      	ldr	r3, [pc, #16]	; (800fd68 <OnRxTimeout+0x30>)
 800fd58:	2200      	movs	r2, #0
 800fd5a:	701a      	strb	r2, [r3, #0]
  /* USER CODE END OnRxTimeout */
}
 800fd5c:	bf00      	nop
 800fd5e:	46bd      	mov	sp, r7
 800fd60:	bc80      	pop	{r7}
 800fd62:	4770      	bx	lr
 800fd64:	20006eb4 	.word	0x20006eb4
 800fd68:	200008dc 	.word	0x200008dc

0800fd6c <OnRxError>:

static void OnRxError(void)
{
 800fd6c:	b480      	push	{r7}
 800fd6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OnRxError */
  if(lora_state != TX)
 800fd70:	4b09      	ldr	r3, [pc, #36]	; (800fd98 <OnRxError+0x2c>)
 800fd72:	781b      	ldrb	r3, [r3, #0]
 800fd74:	b2db      	uxtb	r3, r3
 800fd76:	2b01      	cmp	r3, #1
 800fd78:	d002      	beq.n	800fd80 <OnRxError+0x14>
  {
	//Radio.Rx(RX_TIMEOUT_VALUE);
	lora_state = IDLE;
 800fd7a:	4b07      	ldr	r3, [pc, #28]	; (800fd98 <OnRxError+0x2c>)
 800fd7c:	2200      	movs	r2, #0
 800fd7e:	701a      	strb	r2, [r3, #0]
  }
  if(radio_in_use == 2)
 800fd80:	4b06      	ldr	r3, [pc, #24]	; (800fd9c <OnRxError+0x30>)
 800fd82:	781b      	ldrb	r3, [r3, #0]
 800fd84:	b2db      	uxtb	r3, r3
 800fd86:	2b02      	cmp	r3, #2
 800fd88:	d102      	bne.n	800fd90 <OnRxError+0x24>
  	  radio_in_use = 0;
 800fd8a:	4b04      	ldr	r3, [pc, #16]	; (800fd9c <OnRxError+0x30>)
 800fd8c:	2200      	movs	r2, #0
 800fd8e:	701a      	strb	r2, [r3, #0]
  /* USER CODE END OnRxError */
}
 800fd90:	bf00      	nop
 800fd92:	46bd      	mov	sp, r7
 800fd94:	bc80      	pop	{r7}
 800fd96:	4770      	bx	lr
 800fd98:	20006eb4 	.word	0x20006eb4
 800fd9c:	200008dc 	.word	0x200008dc

0800fda0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800fda0:	b580      	push	{r7, lr}
 800fda2:	b082      	sub	sp, #8
 800fda4:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800fda6:	2300      	movs	r3, #0
 800fda8:	71fb      	strb	r3, [r7, #7]
#endif /* PREFETCH_ENABLE */

#ifdef CORE_CM0PLUS
#else
  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800fdaa:	2003      	movs	r0, #3
 800fdac:	f000 f95e 	bl	801006c <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(DUAL_CORE) && defined(CORE_CM0PLUS)
  SystemCoreClock = HAL_RCC_GetHCLK2Freq();
#else
  SystemCoreClock = HAL_RCC_GetHCLKFreq();
 800fdb0:	f003 fc0c 	bl	80135cc <HAL_RCC_GetHCLKFreq>
 800fdb4:	4603      	mov	r3, r0
 800fdb6:	4a09      	ldr	r2, [pc, #36]	; (800fddc <HAL_Init+0x3c>)
 800fdb8:	6013      	str	r3, [r2, #0]
#endif

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800fdba:	200f      	movs	r0, #15
 800fdbc:	f000 f810 	bl	800fde0 <HAL_InitTick>
 800fdc0:	4603      	mov	r3, r0
 800fdc2:	2b00      	cmp	r3, #0
 800fdc4:	d002      	beq.n	800fdcc <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 800fdc6:	2301      	movs	r3, #1
 800fdc8:	71fb      	strb	r3, [r7, #7]
 800fdca:	e001      	b.n	800fdd0 <HAL_Init+0x30>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 800fdcc:	f7f3 f9a6 	bl	800311c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800fdd0:	79fb      	ldrb	r3, [r7, #7]
}
 800fdd2:	4618      	mov	r0, r3
 800fdd4:	3708      	adds	r7, #8
 800fdd6:	46bd      	mov	sp, r7
 800fdd8:	bd80      	pop	{r7, pc}
 800fdda:	bf00      	nop
 800fddc:	20000428 	.word	0x20000428

0800fde0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800fde0:	b580      	push	{r7, lr}
 800fde2:	b084      	sub	sp, #16
 800fde4:	af00      	add	r7, sp, #0
 800fde6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 800fde8:	2300      	movs	r3, #0
 800fdea:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 800fdec:	4b17      	ldr	r3, [pc, #92]	; (800fe4c <HAL_InitTick+0x6c>)
 800fdee:	781b      	ldrb	r3, [r3, #0]
 800fdf0:	2b00      	cmp	r3, #0
 800fdf2:	d024      	beq.n	800fe3e <HAL_InitTick+0x5e>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
#ifdef CORE_CM0PLUS
    if (HAL_SYSTICK_Config(HAL_RCC_GetHCLK2Freq() / (1000U / (uint32_t)uwTickFreq)) == 0U)
#else
    if (HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq() / (1000U / (uint32_t)uwTickFreq)) == 0U)
 800fdf4:	f003 fbea 	bl	80135cc <HAL_RCC_GetHCLKFreq>
 800fdf8:	4602      	mov	r2, r0
 800fdfa:	4b14      	ldr	r3, [pc, #80]	; (800fe4c <HAL_InitTick+0x6c>)
 800fdfc:	781b      	ldrb	r3, [r3, #0]
 800fdfe:	4619      	mov	r1, r3
 800fe00:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800fe04:	fbb3 f3f1 	udiv	r3, r3, r1
 800fe08:	fbb2 f3f3 	udiv	r3, r2, r3
 800fe0c:	4618      	mov	r0, r3
 800fe0e:	f000 f960 	bl	80100d2 <HAL_SYSTICK_Config>
 800fe12:	4603      	mov	r3, r0
 800fe14:	2b00      	cmp	r3, #0
 800fe16:	d10f      	bne.n	800fe38 <HAL_InitTick+0x58>
#endif
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800fe18:	687b      	ldr	r3, [r7, #4]
 800fe1a:	2b0f      	cmp	r3, #15
 800fe1c:	d809      	bhi.n	800fe32 <HAL_InitTick+0x52>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800fe1e:	2200      	movs	r2, #0
 800fe20:	6879      	ldr	r1, [r7, #4]
 800fe22:	f04f 30ff 	mov.w	r0, #4294967295
 800fe26:	f000 f92c 	bl	8010082 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800fe2a:	4a09      	ldr	r2, [pc, #36]	; (800fe50 <HAL_InitTick+0x70>)
 800fe2c:	687b      	ldr	r3, [r7, #4]
 800fe2e:	6013      	str	r3, [r2, #0]
 800fe30:	e007      	b.n	800fe42 <HAL_InitTick+0x62>
      }
      else
      {
        status = HAL_ERROR;
 800fe32:	2301      	movs	r3, #1
 800fe34:	73fb      	strb	r3, [r7, #15]
 800fe36:	e004      	b.n	800fe42 <HAL_InitTick+0x62>
      }
    }
    else
    {
      status = HAL_ERROR;
 800fe38:	2301      	movs	r3, #1
 800fe3a:	73fb      	strb	r3, [r7, #15]
 800fe3c:	e001      	b.n	800fe42 <HAL_InitTick+0x62>
    }
  }
  else
  {
    status = HAL_ERROR;
 800fe3e:	2301      	movs	r3, #1
 800fe40:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 800fe42:	7bfb      	ldrb	r3, [r7, #15]
}
 800fe44:	4618      	mov	r0, r3
 800fe46:	3710      	adds	r7, #16
 800fe48:	46bd      	mov	sp, r7
 800fe4a:	bd80      	pop	{r7, pc}
 800fe4c:	20000658 	.word	0x20000658
 800fe50:	20000654 	.word	0x20000654

0800fe54 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800fe54:	b480      	push	{r7}
 800fe56:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 800fe58:	4b05      	ldr	r3, [pc, #20]	; (800fe70 <HAL_IncTick+0x1c>)
 800fe5a:	781b      	ldrb	r3, [r3, #0]
 800fe5c:	461a      	mov	r2, r3
 800fe5e:	4b05      	ldr	r3, [pc, #20]	; (800fe74 <HAL_IncTick+0x20>)
 800fe60:	681b      	ldr	r3, [r3, #0]
 800fe62:	4413      	add	r3, r2
 800fe64:	4a03      	ldr	r2, [pc, #12]	; (800fe74 <HAL_IncTick+0x20>)
 800fe66:	6013      	str	r3, [r2, #0]
}
 800fe68:	bf00      	nop
 800fe6a:	46bd      	mov	sp, r7
 800fe6c:	bc80      	pop	{r7}
 800fe6e:	4770      	bx	lr
 800fe70:	20000658 	.word	0x20000658
 800fe74:	20006eb8 	.word	0x20006eb8

0800fe78 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800fe78:	b480      	push	{r7}
 800fe7a:	af00      	add	r7, sp, #0
  return uwTick;
 800fe7c:	4b02      	ldr	r3, [pc, #8]	; (800fe88 <HAL_GetTick+0x10>)
 800fe7e:	681b      	ldr	r3, [r3, #0]
}
 800fe80:	4618      	mov	r0, r3
 800fe82:	46bd      	mov	sp, r7
 800fe84:	bc80      	pop	{r7}
 800fe86:	4770      	bx	lr
 800fe88:	20006eb8 	.word	0x20006eb8

0800fe8c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800fe8c:	b580      	push	{r7, lr}
 800fe8e:	b084      	sub	sp, #16
 800fe90:	af00      	add	r7, sp, #0
 800fe92:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800fe94:	f7ff fff0 	bl	800fe78 <HAL_GetTick>
 800fe98:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800fe9a:	687b      	ldr	r3, [r7, #4]
 800fe9c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800fe9e:	68fb      	ldr	r3, [r7, #12]
 800fea0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800fea4:	d005      	beq.n	800feb2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800fea6:	4b0a      	ldr	r3, [pc, #40]	; (800fed0 <HAL_Delay+0x44>)
 800fea8:	781b      	ldrb	r3, [r3, #0]
 800feaa:	461a      	mov	r2, r3
 800feac:	68fb      	ldr	r3, [r7, #12]
 800feae:	4413      	add	r3, r2
 800feb0:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800feb2:	bf00      	nop
 800feb4:	f7ff ffe0 	bl	800fe78 <HAL_GetTick>
 800feb8:	4602      	mov	r2, r0
 800feba:	68bb      	ldr	r3, [r7, #8]
 800febc:	1ad3      	subs	r3, r2, r3
 800febe:	68fa      	ldr	r2, [r7, #12]
 800fec0:	429a      	cmp	r2, r3
 800fec2:	d8f7      	bhi.n	800feb4 <HAL_Delay+0x28>
  {
  }
}
 800fec4:	bf00      	nop
 800fec6:	bf00      	nop
 800fec8:	3710      	adds	r7, #16
 800feca:	46bd      	mov	sp, r7
 800fecc:	bd80      	pop	{r7, pc}
 800fece:	bf00      	nop
 800fed0:	20000658 	.word	0x20000658

0800fed4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800fed4:	b480      	push	{r7}
 800fed6:	b085      	sub	sp, #20
 800fed8:	af00      	add	r7, sp, #0
 800feda:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800fedc:	687b      	ldr	r3, [r7, #4]
 800fede:	f003 0307 	and.w	r3, r3, #7
 800fee2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800fee4:	4b0c      	ldr	r3, [pc, #48]	; (800ff18 <__NVIC_SetPriorityGrouping+0x44>)
 800fee6:	68db      	ldr	r3, [r3, #12]
 800fee8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800feea:	68ba      	ldr	r2, [r7, #8]
 800feec:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800fef0:	4013      	ands	r3, r2
 800fef2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800fef4:	68fb      	ldr	r3, [r7, #12]
 800fef6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800fef8:	68bb      	ldr	r3, [r7, #8]
 800fefa:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800fefc:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800ff00:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800ff04:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800ff06:	4a04      	ldr	r2, [pc, #16]	; (800ff18 <__NVIC_SetPriorityGrouping+0x44>)
 800ff08:	68bb      	ldr	r3, [r7, #8]
 800ff0a:	60d3      	str	r3, [r2, #12]
}
 800ff0c:	bf00      	nop
 800ff0e:	3714      	adds	r7, #20
 800ff10:	46bd      	mov	sp, r7
 800ff12:	bc80      	pop	{r7}
 800ff14:	4770      	bx	lr
 800ff16:	bf00      	nop
 800ff18:	e000ed00 	.word	0xe000ed00

0800ff1c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800ff1c:	b480      	push	{r7}
 800ff1e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800ff20:	4b04      	ldr	r3, [pc, #16]	; (800ff34 <__NVIC_GetPriorityGrouping+0x18>)
 800ff22:	68db      	ldr	r3, [r3, #12]
 800ff24:	0a1b      	lsrs	r3, r3, #8
 800ff26:	f003 0307 	and.w	r3, r3, #7
}
 800ff2a:	4618      	mov	r0, r3
 800ff2c:	46bd      	mov	sp, r7
 800ff2e:	bc80      	pop	{r7}
 800ff30:	4770      	bx	lr
 800ff32:	bf00      	nop
 800ff34:	e000ed00 	.word	0xe000ed00

0800ff38 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800ff38:	b480      	push	{r7}
 800ff3a:	b083      	sub	sp, #12
 800ff3c:	af00      	add	r7, sp, #0
 800ff3e:	4603      	mov	r3, r0
 800ff40:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800ff42:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800ff46:	2b00      	cmp	r3, #0
 800ff48:	db0b      	blt.n	800ff62 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800ff4a:	79fb      	ldrb	r3, [r7, #7]
 800ff4c:	f003 021f 	and.w	r2, r3, #31
 800ff50:	4906      	ldr	r1, [pc, #24]	; (800ff6c <__NVIC_EnableIRQ+0x34>)
 800ff52:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800ff56:	095b      	lsrs	r3, r3, #5
 800ff58:	2001      	movs	r0, #1
 800ff5a:	fa00 f202 	lsl.w	r2, r0, r2
 800ff5e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800ff62:	bf00      	nop
 800ff64:	370c      	adds	r7, #12
 800ff66:	46bd      	mov	sp, r7
 800ff68:	bc80      	pop	{r7}
 800ff6a:	4770      	bx	lr
 800ff6c:	e000e100 	.word	0xe000e100

0800ff70 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800ff70:	b480      	push	{r7}
 800ff72:	b083      	sub	sp, #12
 800ff74:	af00      	add	r7, sp, #0
 800ff76:	4603      	mov	r3, r0
 800ff78:	6039      	str	r1, [r7, #0]
 800ff7a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800ff7c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800ff80:	2b00      	cmp	r3, #0
 800ff82:	db0a      	blt.n	800ff9a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800ff84:	683b      	ldr	r3, [r7, #0]
 800ff86:	b2da      	uxtb	r2, r3
 800ff88:	490c      	ldr	r1, [pc, #48]	; (800ffbc <__NVIC_SetPriority+0x4c>)
 800ff8a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800ff8e:	0112      	lsls	r2, r2, #4
 800ff90:	b2d2      	uxtb	r2, r2
 800ff92:	440b      	add	r3, r1
 800ff94:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800ff98:	e00a      	b.n	800ffb0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800ff9a:	683b      	ldr	r3, [r7, #0]
 800ff9c:	b2da      	uxtb	r2, r3
 800ff9e:	4908      	ldr	r1, [pc, #32]	; (800ffc0 <__NVIC_SetPriority+0x50>)
 800ffa0:	79fb      	ldrb	r3, [r7, #7]
 800ffa2:	f003 030f 	and.w	r3, r3, #15
 800ffa6:	3b04      	subs	r3, #4
 800ffa8:	0112      	lsls	r2, r2, #4
 800ffaa:	b2d2      	uxtb	r2, r2
 800ffac:	440b      	add	r3, r1
 800ffae:	761a      	strb	r2, [r3, #24]
}
 800ffb0:	bf00      	nop
 800ffb2:	370c      	adds	r7, #12
 800ffb4:	46bd      	mov	sp, r7
 800ffb6:	bc80      	pop	{r7}
 800ffb8:	4770      	bx	lr
 800ffba:	bf00      	nop
 800ffbc:	e000e100 	.word	0xe000e100
 800ffc0:	e000ed00 	.word	0xe000ed00

0800ffc4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800ffc4:	b480      	push	{r7}
 800ffc6:	b089      	sub	sp, #36	; 0x24
 800ffc8:	af00      	add	r7, sp, #0
 800ffca:	60f8      	str	r0, [r7, #12]
 800ffcc:	60b9      	str	r1, [r7, #8]
 800ffce:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800ffd0:	68fb      	ldr	r3, [r7, #12]
 800ffd2:	f003 0307 	and.w	r3, r3, #7
 800ffd6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800ffd8:	69fb      	ldr	r3, [r7, #28]
 800ffda:	f1c3 0307 	rsb	r3, r3, #7
 800ffde:	2b04      	cmp	r3, #4
 800ffe0:	bf28      	it	cs
 800ffe2:	2304      	movcs	r3, #4
 800ffe4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800ffe6:	69fb      	ldr	r3, [r7, #28]
 800ffe8:	3304      	adds	r3, #4
 800ffea:	2b06      	cmp	r3, #6
 800ffec:	d902      	bls.n	800fff4 <NVIC_EncodePriority+0x30>
 800ffee:	69fb      	ldr	r3, [r7, #28]
 800fff0:	3b03      	subs	r3, #3
 800fff2:	e000      	b.n	800fff6 <NVIC_EncodePriority+0x32>
 800fff4:	2300      	movs	r3, #0
 800fff6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800fff8:	f04f 32ff 	mov.w	r2, #4294967295
 800fffc:	69bb      	ldr	r3, [r7, #24]
 800fffe:	fa02 f303 	lsl.w	r3, r2, r3
 8010002:	43da      	mvns	r2, r3
 8010004:	68bb      	ldr	r3, [r7, #8]
 8010006:	401a      	ands	r2, r3
 8010008:	697b      	ldr	r3, [r7, #20]
 801000a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 801000c:	f04f 31ff 	mov.w	r1, #4294967295
 8010010:	697b      	ldr	r3, [r7, #20]
 8010012:	fa01 f303 	lsl.w	r3, r1, r3
 8010016:	43d9      	mvns	r1, r3
 8010018:	687b      	ldr	r3, [r7, #4]
 801001a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 801001c:	4313      	orrs	r3, r2
         );
}
 801001e:	4618      	mov	r0, r3
 8010020:	3724      	adds	r7, #36	; 0x24
 8010022:	46bd      	mov	sp, r7
 8010024:	bc80      	pop	{r7}
 8010026:	4770      	bx	lr

08010028 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8010028:	b580      	push	{r7, lr}
 801002a:	b082      	sub	sp, #8
 801002c:	af00      	add	r7, sp, #0
 801002e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8010030:	687b      	ldr	r3, [r7, #4]
 8010032:	3b01      	subs	r3, #1
 8010034:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8010038:	d301      	bcc.n	801003e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 801003a:	2301      	movs	r3, #1
 801003c:	e00f      	b.n	801005e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 801003e:	4a0a      	ldr	r2, [pc, #40]	; (8010068 <SysTick_Config+0x40>)
 8010040:	687b      	ldr	r3, [r7, #4]
 8010042:	3b01      	subs	r3, #1
 8010044:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8010046:	210f      	movs	r1, #15
 8010048:	f04f 30ff 	mov.w	r0, #4294967295
 801004c:	f7ff ff90 	bl	800ff70 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8010050:	4b05      	ldr	r3, [pc, #20]	; (8010068 <SysTick_Config+0x40>)
 8010052:	2200      	movs	r2, #0
 8010054:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8010056:	4b04      	ldr	r3, [pc, #16]	; (8010068 <SysTick_Config+0x40>)
 8010058:	2207      	movs	r2, #7
 801005a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 801005c:	2300      	movs	r3, #0
}
 801005e:	4618      	mov	r0, r3
 8010060:	3708      	adds	r7, #8
 8010062:	46bd      	mov	sp, r7
 8010064:	bd80      	pop	{r7, pc}
 8010066:	bf00      	nop
 8010068:	e000e010 	.word	0xe000e010

0801006c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 801006c:	b580      	push	{r7, lr}
 801006e:	b082      	sub	sp, #8
 8010070:	af00      	add	r7, sp, #0
 8010072:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8010074:	6878      	ldr	r0, [r7, #4]
 8010076:	f7ff ff2d 	bl	800fed4 <__NVIC_SetPriorityGrouping>
}
 801007a:	bf00      	nop
 801007c:	3708      	adds	r7, #8
 801007e:	46bd      	mov	sp, r7
 8010080:	bd80      	pop	{r7, pc}

08010082 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8010082:	b580      	push	{r7, lr}
 8010084:	b086      	sub	sp, #24
 8010086:	af00      	add	r7, sp, #0
 8010088:	4603      	mov	r3, r0
 801008a:	60b9      	str	r1, [r7, #8]
 801008c:	607a      	str	r2, [r7, #4]
 801008e:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8010090:	f7ff ff44 	bl	800ff1c <__NVIC_GetPriorityGrouping>
 8010094:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8010096:	687a      	ldr	r2, [r7, #4]
 8010098:	68b9      	ldr	r1, [r7, #8]
 801009a:	6978      	ldr	r0, [r7, #20]
 801009c:	f7ff ff92 	bl	800ffc4 <NVIC_EncodePriority>
 80100a0:	4602      	mov	r2, r0
 80100a2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80100a6:	4611      	mov	r1, r2
 80100a8:	4618      	mov	r0, r3
 80100aa:	f7ff ff61 	bl	800ff70 <__NVIC_SetPriority>
}
 80100ae:	bf00      	nop
 80100b0:	3718      	adds	r7, #24
 80100b2:	46bd      	mov	sp, r7
 80100b4:	bd80      	pop	{r7, pc}

080100b6 <HAL_NVIC_EnableIRQ>:
  *         (For the complete STM32 Devices IRQ Channels list, please refer
  *          to the appropriate CMSIS device file (stm32wlxxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80100b6:	b580      	push	{r7, lr}
 80100b8:	b082      	sub	sp, #8
 80100ba:	af00      	add	r7, sp, #0
 80100bc:	4603      	mov	r3, r0
 80100be:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80100c0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80100c4:	4618      	mov	r0, r3
 80100c6:	f7ff ff37 	bl	800ff38 <__NVIC_EnableIRQ>
}
 80100ca:	bf00      	nop
 80100cc:	3708      	adds	r7, #8
 80100ce:	46bd      	mov	sp, r7
 80100d0:	bd80      	pop	{r7, pc}

080100d2 <HAL_SYSTICK_Config>:
  * @param TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80100d2:	b580      	push	{r7, lr}
 80100d4:	b082      	sub	sp, #8
 80100d6:	af00      	add	r7, sp, #0
 80100d8:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 80100da:	6878      	ldr	r0, [r7, #4]
 80100dc:	f7ff ffa4 	bl	8010028 <SysTick_Config>
 80100e0:	4603      	mov	r3, r0
}
 80100e2:	4618      	mov	r0, r3
 80100e4:	3708      	adds	r7, #8
 80100e6:	46bd      	mov	sp, r7
 80100e8:	bd80      	pop	{r7, pc}

080100ea <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 80100ea:	b580      	push	{r7, lr}
 80100ec:	b082      	sub	sp, #8
 80100ee:	af00      	add	r7, sp, #0
 80100f0:	6078      	str	r0, [r7, #4]
  /* Check DAC handle */
  if (hdac == NULL)
 80100f2:	687b      	ldr	r3, [r7, #4]
 80100f4:	2b00      	cmp	r3, #0
 80100f6:	d101      	bne.n	80100fc <HAL_DAC_Init+0x12>
  {
    return HAL_ERROR;
 80100f8:	2301      	movs	r3, #1
 80100fa:	e014      	b.n	8010126 <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 80100fc:	687b      	ldr	r3, [r7, #4]
 80100fe:	791b      	ldrb	r3, [r3, #4]
 8010100:	b2db      	uxtb	r3, r3
 8010102:	2b00      	cmp	r3, #0
 8010104:	d105      	bne.n	8010112 <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 8010106:	687b      	ldr	r3, [r7, #4]
 8010108:	2200      	movs	r2, #0
 801010a:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 801010c:	6878      	ldr	r0, [r7, #4]
 801010e:	f7f3 f80b 	bl	8003128 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 8010112:	687b      	ldr	r3, [r7, #4]
 8010114:	2202      	movs	r2, #2
 8010116:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8010118:	687b      	ldr	r3, [r7, #4]
 801011a:	2200      	movs	r2, #0
 801011c:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 801011e:	687b      	ldr	r3, [r7, #4]
 8010120:	2201      	movs	r2, #1
 8010122:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 8010124:	2300      	movs	r3, #0
}
 8010126:	4618      	mov	r0, r3
 8010128:	3708      	adds	r7, #8
 801012a:	46bd      	mov	sp, r7
 801012c:	bd80      	pop	{r7, pc}

0801012e <HAL_DAC_Start>:
  *          This parameter can be one of the following values:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start(DAC_HandleTypeDef *hdac, uint32_t Channel)
{
 801012e:	b480      	push	{r7}
 8010130:	b083      	sub	sp, #12
 8010132:	af00      	add	r7, sp, #0
 8010134:	6078      	str	r0, [r7, #4]
 8010136:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 8010138:	687b      	ldr	r3, [r7, #4]
 801013a:	795b      	ldrb	r3, [r3, #5]
 801013c:	2b01      	cmp	r3, #1
 801013e:	d101      	bne.n	8010144 <HAL_DAC_Start+0x16>
 8010140:	2302      	movs	r3, #2
 8010142:	e027      	b.n	8010194 <HAL_DAC_Start+0x66>
 8010144:	687b      	ldr	r3, [r7, #4]
 8010146:	2201      	movs	r2, #1
 8010148:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 801014a:	687b      	ldr	r3, [r7, #4]
 801014c:	2202      	movs	r2, #2
 801014e:	711a      	strb	r2, [r3, #4]

  /* Enable the Peripheral */
  __HAL_DAC_ENABLE(hdac, Channel);
 8010150:	687b      	ldr	r3, [r7, #4]
 8010152:	681b      	ldr	r3, [r3, #0]
 8010154:	6819      	ldr	r1, [r3, #0]
 8010156:	683b      	ldr	r3, [r7, #0]
 8010158:	f003 0310 	and.w	r3, r3, #16
 801015c:	2201      	movs	r2, #1
 801015e:	409a      	lsls	r2, r3
 8010160:	687b      	ldr	r3, [r7, #4]
 8010162:	681b      	ldr	r3, [r3, #0]
 8010164:	430a      	orrs	r2, r1
 8010166:	601a      	str	r2, [r3, #0]

  /* Check if software trigger enabled */
  if ((hdac->Instance->CR & (DAC_CR_TEN1 | DAC_CR_TSEL1)) == DAC_TRIGGER_SOFTWARE)
 8010168:	687b      	ldr	r3, [r7, #4]
 801016a:	681b      	ldr	r3, [r3, #0]
 801016c:	681b      	ldr	r3, [r3, #0]
 801016e:	f003 033e 	and.w	r3, r3, #62	; 0x3e
 8010172:	2b02      	cmp	r3, #2
 8010174:	d107      	bne.n	8010186 <HAL_DAC_Start+0x58>
  {
    /* Enable the selected DAC software conversion */
    SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG1);
 8010176:	687b      	ldr	r3, [r7, #4]
 8010178:	681b      	ldr	r3, [r3, #0]
 801017a:	685a      	ldr	r2, [r3, #4]
 801017c:	687b      	ldr	r3, [r7, #4]
 801017e:	681b      	ldr	r3, [r3, #0]
 8010180:	f042 0201 	orr.w	r2, r2, #1
 8010184:	605a      	str	r2, [r3, #4]
  }

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8010186:	687b      	ldr	r3, [r7, #4]
 8010188:	2201      	movs	r2, #1
 801018a:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 801018c:	687b      	ldr	r3, [r7, #4]
 801018e:	2200      	movs	r2, #0
 8010190:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8010192:	2300      	movs	r3, #0
}
 8010194:	4618      	mov	r0, r3
 8010196:	370c      	adds	r7, #12
 8010198:	46bd      	mov	sp, r7
 801019a:	bc80      	pop	{r7}
 801019c:	4770      	bx	lr
	...

080101a0 <HAL_DAC_Start_DMA>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start_DMA(DAC_HandleTypeDef *hdac, uint32_t Channel, const uint32_t *pData, uint32_t Length,
                                    uint32_t Alignment)
{
 80101a0:	b580      	push	{r7, lr}
 80101a2:	b086      	sub	sp, #24
 80101a4:	af00      	add	r7, sp, #0
 80101a6:	60f8      	str	r0, [r7, #12]
 80101a8:	60b9      	str	r1, [r7, #8]
 80101aa:	607a      	str	r2, [r7, #4]
 80101ac:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status;
  uint32_t tmpreg = 0U;
 80101ae:	2300      	movs	r3, #0
 80101b0:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  assert_param(IS_DAC_ALIGN(Alignment));

  /* Process locked */
  __HAL_LOCK(hdac);
 80101b2:	68fb      	ldr	r3, [r7, #12]
 80101b4:	795b      	ldrb	r3, [r3, #5]
 80101b6:	2b01      	cmp	r3, #1
 80101b8:	d101      	bne.n	80101be <HAL_DAC_Start_DMA+0x1e>
 80101ba:	2302      	movs	r3, #2
 80101bc:	e05e      	b.n	801027c <HAL_DAC_Start_DMA+0xdc>
 80101be:	68fb      	ldr	r3, [r7, #12]
 80101c0:	2201      	movs	r2, #1
 80101c2:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 80101c4:	68fb      	ldr	r3, [r7, #12]
 80101c6:	2202      	movs	r2, #2
 80101c8:	711a      	strb	r2, [r3, #4]

  if (Channel == DAC_CHANNEL_1)
 80101ca:	68bb      	ldr	r3, [r7, #8]
 80101cc:	2b00      	cmp	r3, #0
 80101ce:	d129      	bne.n	8010224 <HAL_DAC_Start_DMA+0x84>
  {
    /* Set the DMA transfer complete callback for channel1 */
    hdac->DMA_Handle1->XferCpltCallback = DAC_DMAConvCpltCh1;
 80101d0:	68fb      	ldr	r3, [r7, #12]
 80101d2:	689b      	ldr	r3, [r3, #8]
 80101d4:	4a2b      	ldr	r2, [pc, #172]	; (8010284 <HAL_DAC_Start_DMA+0xe4>)
 80101d6:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Set the DMA half transfer complete callback for channel1 */
    hdac->DMA_Handle1->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh1;
 80101d8:	68fb      	ldr	r3, [r7, #12]
 80101da:	689b      	ldr	r3, [r3, #8]
 80101dc:	4a2a      	ldr	r2, [pc, #168]	; (8010288 <HAL_DAC_Start_DMA+0xe8>)
 80101de:	631a      	str	r2, [r3, #48]	; 0x30

    /* Set the DMA error callback for channel1 */
    hdac->DMA_Handle1->XferErrorCallback = DAC_DMAErrorCh1;
 80101e0:	68fb      	ldr	r3, [r7, #12]
 80101e2:	689b      	ldr	r3, [r3, #8]
 80101e4:	4a29      	ldr	r2, [pc, #164]	; (801028c <HAL_DAC_Start_DMA+0xec>)
 80101e6:	635a      	str	r2, [r3, #52]	; 0x34

    /* Enable the selected DAC channel1 DMA request */
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);
 80101e8:	68fb      	ldr	r3, [r7, #12]
 80101ea:	681b      	ldr	r3, [r3, #0]
 80101ec:	681a      	ldr	r2, [r3, #0]
 80101ee:	68fb      	ldr	r3, [r7, #12]
 80101f0:	681b      	ldr	r3, [r3, #0]
 80101f2:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80101f6:	601a      	str	r2, [r3, #0]

    /* Case of use of channel 1 */
    switch (Alignment)
 80101f8:	6a3b      	ldr	r3, [r7, #32]
 80101fa:	2b00      	cmp	r3, #0
 80101fc:	d003      	beq.n	8010206 <HAL_DAC_Start_DMA+0x66>
 80101fe:	6a3b      	ldr	r3, [r7, #32]
 8010200:	2b04      	cmp	r3, #4
 8010202:	d005      	beq.n	8010210 <HAL_DAC_Start_DMA+0x70>
 8010204:	e009      	b.n	801021a <HAL_DAC_Start_DMA+0x7a>
    {
      case DAC_ALIGN_12B_R:
        /* Get DHR12R1 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR12R1;
 8010206:	68fb      	ldr	r3, [r7, #12]
 8010208:	681b      	ldr	r3, [r3, #0]
 801020a:	3308      	adds	r3, #8
 801020c:	617b      	str	r3, [r7, #20]
        break;
 801020e:	e00a      	b.n	8010226 <HAL_DAC_Start_DMA+0x86>
      case DAC_ALIGN_12B_L:
        /* Get DHR12L1 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR12L1;
 8010210:	68fb      	ldr	r3, [r7, #12]
 8010212:	681b      	ldr	r3, [r3, #0]
 8010214:	330c      	adds	r3, #12
 8010216:	617b      	str	r3, [r7, #20]
        break;
 8010218:	e005      	b.n	8010226 <HAL_DAC_Start_DMA+0x86>
      default: /* case DAC_ALIGN_8B_R */
        /* Get DHR8R1 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR8R1;
 801021a:	68fb      	ldr	r3, [r7, #12]
 801021c:	681b      	ldr	r3, [r3, #0]
 801021e:	3310      	adds	r3, #16
 8010220:	617b      	str	r3, [r7, #20]
        break;
 8010222:	e000      	b.n	8010226 <HAL_DAC_Start_DMA+0x86>
    }
  }
 8010224:	bf00      	nop

  /* Enable the DAC DMA underrun interrupt */
  __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR1);
 8010226:	68fb      	ldr	r3, [r7, #12]
 8010228:	681b      	ldr	r3, [r3, #0]
 801022a:	681a      	ldr	r2, [r3, #0]
 801022c:	68fb      	ldr	r3, [r7, #12]
 801022e:	681b      	ldr	r3, [r3, #0]
 8010230:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8010234:	601a      	str	r2, [r3, #0]

  /* Enable the DMA channel */
  status = HAL_DMA_Start_IT(hdac->DMA_Handle1, (uint32_t)pData, tmpreg, Length);
 8010236:	68fb      	ldr	r3, [r7, #12]
 8010238:	6898      	ldr	r0, [r3, #8]
 801023a:	6879      	ldr	r1, [r7, #4]
 801023c:	683b      	ldr	r3, [r7, #0]
 801023e:	697a      	ldr	r2, [r7, #20]
 8010240:	f000 faf4 	bl	801082c <HAL_DMA_Start_IT>
 8010244:	4603      	mov	r3, r0
 8010246:	74fb      	strb	r3, [r7, #19]

  /* Process Unlocked */
  __HAL_UNLOCK(hdac);
 8010248:	68fb      	ldr	r3, [r7, #12]
 801024a:	2200      	movs	r2, #0
 801024c:	715a      	strb	r2, [r3, #5]

  if (status == HAL_OK)
 801024e:	7cfb      	ldrb	r3, [r7, #19]
 8010250:	2b00      	cmp	r3, #0
 8010252:	d10c      	bne.n	801026e <HAL_DAC_Start_DMA+0xce>
  {
    /* Enable the Peripheral */
    __HAL_DAC_ENABLE(hdac, Channel);
 8010254:	68fb      	ldr	r3, [r7, #12]
 8010256:	681b      	ldr	r3, [r3, #0]
 8010258:	6819      	ldr	r1, [r3, #0]
 801025a:	68bb      	ldr	r3, [r7, #8]
 801025c:	f003 0310 	and.w	r3, r3, #16
 8010260:	2201      	movs	r2, #1
 8010262:	409a      	lsls	r2, r3
 8010264:	68fb      	ldr	r3, [r7, #12]
 8010266:	681b      	ldr	r3, [r3, #0]
 8010268:	430a      	orrs	r2, r1
 801026a:	601a      	str	r2, [r3, #0]
 801026c:	e005      	b.n	801027a <HAL_DAC_Start_DMA+0xda>
  }
  else
  {
    hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 801026e:	68fb      	ldr	r3, [r7, #12]
 8010270:	691b      	ldr	r3, [r3, #16]
 8010272:	f043 0204 	orr.w	r2, r3, #4
 8010276:	68fb      	ldr	r3, [r7, #12]
 8010278:	611a      	str	r2, [r3, #16]
  }

  /* Return function status */
  return status;
 801027a:	7cfb      	ldrb	r3, [r7, #19]
}
 801027c:	4618      	mov	r0, r3
 801027e:	3718      	adds	r7, #24
 8010280:	46bd      	mov	sp, r7
 8010282:	bd80      	pop	{r7, pc}
 8010284:	08010543 	.word	0x08010543
 8010288:	08010565 	.word	0x08010565
 801028c:	08010581 	.word	0x08010581

08010290 <HAL_DAC_Stop_DMA>:
  *          This parameter can be one of the following values:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Stop_DMA(DAC_HandleTypeDef *hdac, uint32_t Channel)
{
 8010290:	b580      	push	{r7, lr}
 8010292:	b082      	sub	sp, #8
 8010294:	af00      	add	r7, sp, #0
 8010296:	6078      	str	r0, [r7, #4]
 8010298:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Disable the selected DAC channel DMA request */
  hdac->Instance->CR &= ~(DAC_CR_DMAEN1 << (Channel & 0x10UL));
 801029a:	687b      	ldr	r3, [r7, #4]
 801029c:	681b      	ldr	r3, [r3, #0]
 801029e:	6819      	ldr	r1, [r3, #0]
 80102a0:	683b      	ldr	r3, [r7, #0]
 80102a2:	f003 0310 	and.w	r3, r3, #16
 80102a6:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80102aa:	fa02 f303 	lsl.w	r3, r2, r3
 80102ae:	43da      	mvns	r2, r3
 80102b0:	687b      	ldr	r3, [r7, #4]
 80102b2:	681b      	ldr	r3, [r3, #0]
 80102b4:	400a      	ands	r2, r1
 80102b6:	601a      	str	r2, [r3, #0]

  /* Disable the Peripheral */
  __HAL_DAC_DISABLE(hdac, Channel);
 80102b8:	687b      	ldr	r3, [r7, #4]
 80102ba:	681b      	ldr	r3, [r3, #0]
 80102bc:	6819      	ldr	r1, [r3, #0]
 80102be:	683b      	ldr	r3, [r7, #0]
 80102c0:	f003 0310 	and.w	r3, r3, #16
 80102c4:	2201      	movs	r2, #1
 80102c6:	fa02 f303 	lsl.w	r3, r2, r3
 80102ca:	43da      	mvns	r2, r3
 80102cc:	687b      	ldr	r3, [r7, #4]
 80102ce:	681b      	ldr	r3, [r3, #0]
 80102d0:	400a      	ands	r2, r1
 80102d2:	601a      	str	r2, [r3, #0]

  /* Disable the DMA channel */

  /* Disable the DMA channel */
  (void)HAL_DMA_Abort(hdac->DMA_Handle1);
 80102d4:	687b      	ldr	r3, [r7, #4]
 80102d6:	689b      	ldr	r3, [r3, #8]
 80102d8:	4618      	mov	r0, r3
 80102da:	f000 fb25 	bl	8010928 <HAL_DMA_Abort>

  /* Disable the DAC DMA underrun interrupt */
  __HAL_DAC_DISABLE_IT(hdac, DAC_IT_DMAUDR1);
 80102de:	687b      	ldr	r3, [r7, #4]
 80102e0:	681b      	ldr	r3, [r3, #0]
 80102e2:	681a      	ldr	r2, [r3, #0]
 80102e4:	687b      	ldr	r3, [r7, #4]
 80102e6:	681b      	ldr	r3, [r3, #0]
 80102e8:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80102ec:	601a      	str	r2, [r3, #0]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 80102ee:	687b      	ldr	r3, [r7, #4]
 80102f0:	2201      	movs	r2, #1
 80102f2:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 80102f4:	2300      	movs	r3, #0
}
 80102f6:	4618      	mov	r0, r3
 80102f8:	3708      	adds	r7, #8
 80102fa:	46bd      	mov	sp, r7
 80102fc:	bd80      	pop	{r7, pc}

080102fe <HAL_DAC_SetValue>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @param  Data Data to be loaded in the selected data holding register.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_SetValue(DAC_HandleTypeDef *hdac, uint32_t Channel, uint32_t Alignment, uint32_t Data)
{
 80102fe:	b480      	push	{r7}
 8010300:	b087      	sub	sp, #28
 8010302:	af00      	add	r7, sp, #0
 8010304:	60f8      	str	r0, [r7, #12]
 8010306:	60b9      	str	r1, [r7, #8]
 8010308:	607a      	str	r2, [r7, #4]
 801030a:	603b      	str	r3, [r7, #0]
  __IO uint32_t tmp = 0UL;
 801030c:	2300      	movs	r3, #0
 801030e:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  assert_param(IS_DAC_ALIGN(Alignment));
  assert_param(IS_DAC_DATA(Data));

  tmp = (uint32_t)hdac->Instance;
 8010310:	68fb      	ldr	r3, [r7, #12]
 8010312:	681b      	ldr	r3, [r3, #0]
 8010314:	617b      	str	r3, [r7, #20]
  if (Channel == DAC_CHANNEL_1)
 8010316:	68bb      	ldr	r3, [r7, #8]
 8010318:	2b00      	cmp	r3, #0
 801031a:	d104      	bne.n	8010326 <HAL_DAC_SetValue+0x28>
  {
    tmp += DAC_DHR12R1_ALIGNMENT(Alignment);
 801031c:	697a      	ldr	r2, [r7, #20]
 801031e:	687b      	ldr	r3, [r7, #4]
 8010320:	4413      	add	r3, r2
 8010322:	3308      	adds	r3, #8
 8010324:	617b      	str	r3, [r7, #20]
  }

  /* Set the DAC channel selected data holding register */
  *(__IO uint32_t *) tmp = Data;
 8010326:	697b      	ldr	r3, [r7, #20]
 8010328:	461a      	mov	r2, r3
 801032a:	683b      	ldr	r3, [r7, #0]
 801032c:	6013      	str	r3, [r2, #0]

  /* Return function status */
  return HAL_OK;
 801032e:	2300      	movs	r3, #0
}
 8010330:	4618      	mov	r0, r3
 8010332:	371c      	adds	r7, #28
 8010334:	46bd      	mov	sp, r7
 8010336:	bc80      	pop	{r7}
 8010338:	4770      	bx	lr

0801033a <HAL_DAC_ErrorCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ErrorCallbackCh1(DAC_HandleTypeDef *hdac)
{
 801033a:	b480      	push	{r7}
 801033c:	b083      	sub	sp, #12
 801033e:	af00      	add	r7, sp, #0
 8010340:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ErrorCallbackCh1 could be implemented in the user file
   */
}
 8010342:	bf00      	nop
 8010344:	370c      	adds	r7, #12
 8010346:	46bd      	mov	sp, r7
 8010348:	bc80      	pop	{r7}
 801034a:	4770      	bx	lr

0801034c <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac,
                                        const DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 801034c:	b580      	push	{r7, lr}
 801034e:	b088      	sub	sp, #32
 8010350:	af00      	add	r7, sp, #0
 8010352:	60f8      	str	r0, [r7, #12]
 8010354:	60b9      	str	r1, [r7, #8]
 8010356:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8010358:	2300      	movs	r3, #0
 801035a:	77fb      	strb	r3, [r7, #31]
    assert_param(IS_DAC_REFRESHTIME(sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime));
  }
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 801035c:	68fb      	ldr	r3, [r7, #12]
 801035e:	795b      	ldrb	r3, [r3, #5]
 8010360:	2b01      	cmp	r3, #1
 8010362:	d101      	bne.n	8010368 <HAL_DAC_ConfigChannel+0x1c>
 8010364:	2302      	movs	r3, #2
 8010366:	e0e8      	b.n	801053a <HAL_DAC_ConfigChannel+0x1ee>
 8010368:	68fb      	ldr	r3, [r7, #12]
 801036a:	2201      	movs	r2, #1
 801036c:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 801036e:	68fb      	ldr	r3, [r7, #12]
 8010370:	2202      	movs	r2, #2
 8010372:	711a      	strb	r2, [r3, #4]

  /* Sample and hold configuration */
  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 8010374:	68bb      	ldr	r3, [r7, #8]
 8010376:	681b      	ldr	r3, [r3, #0]
 8010378:	2b04      	cmp	r3, #4
 801037a:	d155      	bne.n	8010428 <HAL_DAC_ConfigChannel+0xdc>
  {
    /* Get timeout */
    tickstart = HAL_GetTick();
 801037c:	f7ff fd7c 	bl	800fe78 <HAL_GetTick>
 8010380:	61b8      	str	r0, [r7, #24]

    /* SHSR1 can be written when BWST1 is cleared */
    while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8010382:	e018      	b.n	80103b6 <HAL_DAC_ConfigChannel+0x6a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8010384:	f7ff fd78 	bl	800fe78 <HAL_GetTick>
 8010388:	4602      	mov	r2, r0
 801038a:	69bb      	ldr	r3, [r7, #24]
 801038c:	1ad3      	subs	r3, r2, r3
 801038e:	2b01      	cmp	r3, #1
 8010390:	d911      	bls.n	80103b6 <HAL_DAC_ConfigChannel+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8010392:	68fb      	ldr	r3, [r7, #12]
 8010394:	681b      	ldr	r3, [r3, #0]
 8010396:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8010398:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 801039c:	2b00      	cmp	r3, #0
 801039e:	d00a      	beq.n	80103b6 <HAL_DAC_ConfigChannel+0x6a>
        {
          /* Update error code */
          SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 80103a0:	68fb      	ldr	r3, [r7, #12]
 80103a2:	691b      	ldr	r3, [r3, #16]
 80103a4:	f043 0208 	orr.w	r2, r3, #8
 80103a8:	68fb      	ldr	r3, [r7, #12]
 80103aa:	611a      	str	r2, [r3, #16]

          /* Change the DMA state */
          hdac->State = HAL_DAC_STATE_TIMEOUT;
 80103ac:	68fb      	ldr	r3, [r7, #12]
 80103ae:	2203      	movs	r2, #3
 80103b0:	711a      	strb	r2, [r3, #4]

          return HAL_TIMEOUT;
 80103b2:	2303      	movs	r3, #3
 80103b4:	e0c1      	b.n	801053a <HAL_DAC_ConfigChannel+0x1ee>
    while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 80103b6:	68fb      	ldr	r3, [r7, #12]
 80103b8:	681b      	ldr	r3, [r3, #0]
 80103ba:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80103bc:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80103c0:	2b00      	cmp	r3, #0
 80103c2:	d1df      	bne.n	8010384 <HAL_DAC_ConfigChannel+0x38>
        }
      }
    }
    hdac->Instance->SHSR1 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 80103c4:	68fb      	ldr	r3, [r7, #12]
 80103c6:	681b      	ldr	r3, [r3, #0]
 80103c8:	68ba      	ldr	r2, [r7, #8]
 80103ca:	6992      	ldr	r2, [r2, #24]
 80103cc:	641a      	str	r2, [r3, #64]	; 0x40

    /* HoldTime */
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL),
 80103ce:	68fb      	ldr	r3, [r7, #12]
 80103d0:	681b      	ldr	r3, [r3, #0]
 80103d2:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80103d4:	687b      	ldr	r3, [r7, #4]
 80103d6:	f003 0310 	and.w	r3, r3, #16
 80103da:	f240 31ff 	movw	r1, #1023	; 0x3ff
 80103de:	fa01 f303 	lsl.w	r3, r1, r3
 80103e2:	43db      	mvns	r3, r3
 80103e4:	ea02 0103 	and.w	r1, r2, r3
 80103e8:	68bb      	ldr	r3, [r7, #8]
 80103ea:	69da      	ldr	r2, [r3, #28]
 80103ec:	687b      	ldr	r3, [r7, #4]
 80103ee:	f003 0310 	and.w	r3, r3, #16
 80103f2:	409a      	lsls	r2, r3
 80103f4:	68fb      	ldr	r3, [r7, #12]
 80103f6:	681b      	ldr	r3, [r3, #0]
 80103f8:	430a      	orrs	r2, r1
 80103fa:	649a      	str	r2, [r3, #72]	; 0x48
               (sConfig->DAC_SampleAndHoldConfig.DAC_HoldTime) << (Channel & 0x10UL));
    /* RefreshTime */
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL),
 80103fc:	68fb      	ldr	r3, [r7, #12]
 80103fe:	681b      	ldr	r3, [r3, #0]
 8010400:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8010402:	687b      	ldr	r3, [r7, #4]
 8010404:	f003 0310 	and.w	r3, r3, #16
 8010408:	21ff      	movs	r1, #255	; 0xff
 801040a:	fa01 f303 	lsl.w	r3, r1, r3
 801040e:	43db      	mvns	r3, r3
 8010410:	ea02 0103 	and.w	r1, r2, r3
 8010414:	68bb      	ldr	r3, [r7, #8]
 8010416:	6a1a      	ldr	r2, [r3, #32]
 8010418:	687b      	ldr	r3, [r7, #4]
 801041a:	f003 0310 	and.w	r3, r3, #16
 801041e:	409a      	lsls	r2, r3
 8010420:	68fb      	ldr	r3, [r7, #12]
 8010422:	681b      	ldr	r3, [r3, #0]
 8010424:	430a      	orrs	r2, r1
 8010426:	64da      	str	r2, [r3, #76]	; 0x4c
               (sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime) << (Channel & 0x10UL));
  }

  if (sConfig->DAC_UserTrimming == DAC_TRIMMING_USER)
 8010428:	68bb      	ldr	r3, [r7, #8]
 801042a:	691b      	ldr	r3, [r3, #16]
 801042c:	2b01      	cmp	r3, #1
 801042e:	d11d      	bne.n	801046c <HAL_DAC_ConfigChannel+0x120>
    /* USER TRIMMING */
  {
    /* Get the DAC CCR value */
    tmpreg1 = hdac->Instance->CCR;
 8010430:	68fb      	ldr	r3, [r7, #12]
 8010432:	681b      	ldr	r3, [r3, #0]
 8010434:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8010436:	617b      	str	r3, [r7, #20]
    /* Clear trimming value */
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 8010438:	687b      	ldr	r3, [r7, #4]
 801043a:	f003 0310 	and.w	r3, r3, #16
 801043e:	221f      	movs	r2, #31
 8010440:	fa02 f303 	lsl.w	r3, r2, r3
 8010444:	43db      	mvns	r3, r3
 8010446:	697a      	ldr	r2, [r7, #20]
 8010448:	4013      	ands	r3, r2
 801044a:	617b      	str	r3, [r7, #20]
    /* Configure for the selected trimming offset */
    tmpreg2 = sConfig->DAC_TrimmingValue;
 801044c:	68bb      	ldr	r3, [r7, #8]
 801044e:	695b      	ldr	r3, [r3, #20]
 8010450:	613b      	str	r3, [r7, #16]
    /* Calculate CCR register value depending on DAC_Channel */
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8010452:	687b      	ldr	r3, [r7, #4]
 8010454:	f003 0310 	and.w	r3, r3, #16
 8010458:	693a      	ldr	r2, [r7, #16]
 801045a:	fa02 f303 	lsl.w	r3, r2, r3
 801045e:	697a      	ldr	r2, [r7, #20]
 8010460:	4313      	orrs	r3, r2
 8010462:	617b      	str	r3, [r7, #20]
    /* Write to DAC CCR */
    hdac->Instance->CCR = tmpreg1;
 8010464:	68fb      	ldr	r3, [r7, #12]
 8010466:	681b      	ldr	r3, [r3, #0]
 8010468:	697a      	ldr	r2, [r7, #20]
 801046a:	639a      	str	r2, [r3, #56]	; 0x38
  }
  /* else factory trimming is used (factory setting are available at reset)*/
  /* SW Nothing has nothing to do */

  /* Get the DAC MCR value */
  tmpreg1 = hdac->Instance->MCR;
 801046c:	68fb      	ldr	r3, [r7, #12]
 801046e:	681b      	ldr	r3, [r3, #0]
 8010470:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8010472:	617b      	str	r3, [r7, #20]
  /* Clear DAC_MCR_MODEx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 8010474:	687b      	ldr	r3, [r7, #4]
 8010476:	f003 0310 	and.w	r3, r3, #16
 801047a:	2207      	movs	r2, #7
 801047c:	fa02 f303 	lsl.w	r3, r2, r3
 8010480:	43db      	mvns	r3, r3
 8010482:	697a      	ldr	r2, [r7, #20]
 8010484:	4013      	ands	r3, r2
 8010486:	617b      	str	r3, [r7, #20]
  /* Configure for the selected DAC channel: mode, buffer output & on chip peripheral connect */
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | sConfig->DAC_ConnectOnChipPeripheral);
 8010488:	68bb      	ldr	r3, [r7, #8]
 801048a:	681a      	ldr	r2, [r3, #0]
 801048c:	68bb      	ldr	r3, [r7, #8]
 801048e:	689b      	ldr	r3, [r3, #8]
 8010490:	431a      	orrs	r2, r3
 8010492:	68bb      	ldr	r3, [r7, #8]
 8010494:	68db      	ldr	r3, [r3, #12]
 8010496:	4313      	orrs	r3, r2
 8010498:	613b      	str	r3, [r7, #16]
  /* Calculate MCR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 801049a:	687b      	ldr	r3, [r7, #4]
 801049c:	f003 0310 	and.w	r3, r3, #16
 80104a0:	693a      	ldr	r2, [r7, #16]
 80104a2:	fa02 f303 	lsl.w	r3, r2, r3
 80104a6:	697a      	ldr	r2, [r7, #20]
 80104a8:	4313      	orrs	r3, r2
 80104aa:	617b      	str	r3, [r7, #20]
  /* Write to DAC MCR */
  hdac->Instance->MCR = tmpreg1;
 80104ac:	68fb      	ldr	r3, [r7, #12]
 80104ae:	681b      	ldr	r3, [r3, #0]
 80104b0:	697a      	ldr	r2, [r7, #20]
 80104b2:	63da      	str	r2, [r3, #60]	; 0x3c

  /* DAC in normal operating mode hence clear DAC_CR_CENx bit */
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 80104b4:	68fb      	ldr	r3, [r7, #12]
 80104b6:	681b      	ldr	r3, [r3, #0]
 80104b8:	6819      	ldr	r1, [r3, #0]
 80104ba:	687b      	ldr	r3, [r7, #4]
 80104bc:	f003 0310 	and.w	r3, r3, #16
 80104c0:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80104c4:	fa02 f303 	lsl.w	r3, r2, r3
 80104c8:	43da      	mvns	r2, r3
 80104ca:	68fb      	ldr	r3, [r7, #12]
 80104cc:	681b      	ldr	r3, [r3, #0]
 80104ce:	400a      	ands	r2, r1
 80104d0:	601a      	str	r2, [r3, #0]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 80104d2:	68fb      	ldr	r3, [r7, #12]
 80104d4:	681b      	ldr	r3, [r3, #0]
 80104d6:	681b      	ldr	r3, [r3, #0]
 80104d8:	617b      	str	r3, [r7, #20]
  /* Clear TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 80104da:	687b      	ldr	r3, [r7, #4]
 80104dc:	f003 0310 	and.w	r3, r3, #16
 80104e0:	f640 72fe 	movw	r2, #4094	; 0xffe
 80104e4:	fa02 f303 	lsl.w	r3, r2, r3
 80104e8:	43db      	mvns	r3, r3
 80104ea:	697a      	ldr	r2, [r7, #20]
 80104ec:	4013      	ands	r3, r2
 80104ee:	617b      	str	r3, [r7, #20]
  /* Configure for the selected DAC channel: trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  tmpreg2 = sConfig->DAC_Trigger;
 80104f0:	68bb      	ldr	r3, [r7, #8]
 80104f2:	685b      	ldr	r3, [r3, #4]
 80104f4:	613b      	str	r3, [r7, #16]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 80104f6:	687b      	ldr	r3, [r7, #4]
 80104f8:	f003 0310 	and.w	r3, r3, #16
 80104fc:	693a      	ldr	r2, [r7, #16]
 80104fe:	fa02 f303 	lsl.w	r3, r2, r3
 8010502:	697a      	ldr	r2, [r7, #20]
 8010504:	4313      	orrs	r3, r2
 8010506:	617b      	str	r3, [r7, #20]
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 8010508:	68fb      	ldr	r3, [r7, #12]
 801050a:	681b      	ldr	r3, [r3, #0]
 801050c:	697a      	ldr	r2, [r7, #20]
 801050e:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 8010510:	68fb      	ldr	r3, [r7, #12]
 8010512:	681b      	ldr	r3, [r3, #0]
 8010514:	6819      	ldr	r1, [r3, #0]
 8010516:	687b      	ldr	r3, [r7, #4]
 8010518:	f003 0310 	and.w	r3, r3, #16
 801051c:	22c0      	movs	r2, #192	; 0xc0
 801051e:	fa02 f303 	lsl.w	r3, r2, r3
 8010522:	43da      	mvns	r2, r3
 8010524:	68fb      	ldr	r3, [r7, #12]
 8010526:	681b      	ldr	r3, [r3, #0]
 8010528:	400a      	ands	r2, r1
 801052a:	601a      	str	r2, [r3, #0]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 801052c:	68fb      	ldr	r3, [r7, #12]
 801052e:	2201      	movs	r2, #1
 8010530:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8010532:	68fb      	ldr	r3, [r7, #12]
 8010534:	2200      	movs	r2, #0
 8010536:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return status;
 8010538:	7ffb      	ldrb	r3, [r7, #31]
}
 801053a:	4618      	mov	r0, r3
 801053c:	3720      	adds	r7, #32
 801053e:	46bd      	mov	sp, r7
 8010540:	bd80      	pop	{r7, pc}

08010542 <DAC_DMAConvCpltCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh1(DMA_HandleTypeDef *hdma)
{
 8010542:	b580      	push	{r7, lr}
 8010544:	b084      	sub	sp, #16
 8010546:	af00      	add	r7, sp, #0
 8010548:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 801054a:	687b      	ldr	r3, [r7, #4]
 801054c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 801054e:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvCpltCallbackCh1(hdac);
 8010550:	68f8      	ldr	r0, [r7, #12]
 8010552:	f7f9 facf 	bl	8009af4 <HAL_DAC_ConvCpltCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8010556:	68fb      	ldr	r3, [r7, #12]
 8010558:	2201      	movs	r2, #1
 801055a:	711a      	strb	r2, [r3, #4]
}
 801055c:	bf00      	nop
 801055e:	3710      	adds	r7, #16
 8010560:	46bd      	mov	sp, r7
 8010562:	bd80      	pop	{r7, pc}

08010564 <DAC_DMAHalfConvCpltCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAHalfConvCpltCh1(DMA_HandleTypeDef *hdma)
{
 8010564:	b580      	push	{r7, lr}
 8010566:	b084      	sub	sp, #16
 8010568:	af00      	add	r7, sp, #0
 801056a:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 801056c:	687b      	ldr	r3, [r7, #4]
 801056e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8010570:	60fb      	str	r3, [r7, #12]
  /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvHalfCpltCallbackCh1(hdac);
 8010572:	68f8      	ldr	r0, [r7, #12]
 8010574:	f7f9 fa80 	bl	8009a78 <HAL_DAC_ConvHalfCpltCallbackCh1>
#endif  /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 8010578:	bf00      	nop
 801057a:	3710      	adds	r7, #16
 801057c:	46bd      	mov	sp, r7
 801057e:	bd80      	pop	{r7, pc}

08010580 <DAC_DMAErrorCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh1(DMA_HandleTypeDef *hdma)
{
 8010580:	b580      	push	{r7, lr}
 8010582:	b084      	sub	sp, #16
 8010584:	af00      	add	r7, sp, #0
 8010586:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8010588:	687b      	ldr	r3, [r7, #4]
 801058a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 801058c:	60fb      	str	r3, [r7, #12]

  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 801058e:	68fb      	ldr	r3, [r7, #12]
 8010590:	691b      	ldr	r3, [r3, #16]
 8010592:	f043 0204 	orr.w	r2, r3, #4
 8010596:	68fb      	ldr	r3, [r7, #12]
 8010598:	611a      	str	r2, [r3, #16]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh1(hdac);
#else
  HAL_DAC_ErrorCallbackCh1(hdac);
 801059a:	68f8      	ldr	r0, [r7, #12]
 801059c:	f7ff fecd 	bl	801033a <HAL_DAC_ErrorCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 80105a0:	68fb      	ldr	r3, [r7, #12]
 80105a2:	2201      	movs	r2, #1
 80105a4:	711a      	strb	r2, [r3, #4]
}
 80105a6:	bf00      	nop
 80105a8:	3710      	adds	r7, #16
 80105aa:	46bd      	mov	sp, r7
 80105ac:	bd80      	pop	{r7, pc}
	...

080105b0 <HAL_DMA_Init>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80105b0:	b580      	push	{r7, lr}
 80105b2:	b082      	sub	sp, #8
 80105b4:	af00      	add	r7, sp, #0
 80105b6:	6078      	str	r0, [r7, #4]
  /* Check the DMA handle allocation */
  if (hdma == NULL)
 80105b8:	687b      	ldr	r3, [r7, #4]
 80105ba:	2b00      	cmp	r3, #0
 80105bc:	d101      	bne.n	80105c2 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 80105be:	2301      	movs	r3, #1
 80105c0:	e08e      	b.n	80106e0 <HAL_DMA_Init+0x130>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 80105c2:	687b      	ldr	r3, [r7, #4]
 80105c4:	681b      	ldr	r3, [r3, #0]
 80105c6:	461a      	mov	r2, r3
 80105c8:	4b47      	ldr	r3, [pc, #284]	; (80106e8 <HAL_DMA_Init+0x138>)
 80105ca:	429a      	cmp	r2, r3
 80105cc:	d80f      	bhi.n	80105ee <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 80105ce:	687b      	ldr	r3, [r7, #4]
 80105d0:	681b      	ldr	r3, [r3, #0]
 80105d2:	461a      	mov	r2, r3
 80105d4:	4b45      	ldr	r3, [pc, #276]	; (80106ec <HAL_DMA_Init+0x13c>)
 80105d6:	4413      	add	r3, r2
 80105d8:	4a45      	ldr	r2, [pc, #276]	; (80106f0 <HAL_DMA_Init+0x140>)
 80105da:	fba2 2303 	umull	r2, r3, r2, r3
 80105de:	091b      	lsrs	r3, r3, #4
 80105e0:	009a      	lsls	r2, r3, #2
 80105e2:	687b      	ldr	r3, [r7, #4]
 80105e4:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 80105e6:	687b      	ldr	r3, [r7, #4]
 80105e8:	4a42      	ldr	r2, [pc, #264]	; (80106f4 <HAL_DMA_Init+0x144>)
 80105ea:	641a      	str	r2, [r3, #64]	; 0x40
 80105ec:	e00e      	b.n	801060c <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 80105ee:	687b      	ldr	r3, [r7, #4]
 80105f0:	681b      	ldr	r3, [r3, #0]
 80105f2:	461a      	mov	r2, r3
 80105f4:	4b40      	ldr	r3, [pc, #256]	; (80106f8 <HAL_DMA_Init+0x148>)
 80105f6:	4413      	add	r3, r2
 80105f8:	4a3d      	ldr	r2, [pc, #244]	; (80106f0 <HAL_DMA_Init+0x140>)
 80105fa:	fba2 2303 	umull	r2, r3, r2, r3
 80105fe:	091b      	lsrs	r3, r3, #4
 8010600:	009a      	lsls	r2, r3, #2
 8010602:	687b      	ldr	r3, [r7, #4]
 8010604:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 8010606:	687b      	ldr	r3, [r7, #4]
 8010608:	4a3c      	ldr	r2, [pc, #240]	; (80106fc <HAL_DMA_Init+0x14c>)
 801060a:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 801060c:	687b      	ldr	r3, [r7, #4]
 801060e:	2202      	movs	r2, #2
 8010610:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  CLEAR_BIT(hdma->Instance->CCR, (DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8010614:	687b      	ldr	r3, [r7, #4]
 8010616:	681b      	ldr	r3, [r3, #0]
 8010618:	681b      	ldr	r3, [r3, #0]
 801061a:	687a      	ldr	r2, [r7, #4]
 801061c:	6812      	ldr	r2, [r2, #0]
 801061e:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 8010622:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8010626:	6013      	str	r3, [r2, #0]
                                  DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                                  DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Set the DMA Channel configuration */
  SET_BIT(hdma->Instance->CCR, (hdma->Init.Direction           |                               \
 8010628:	687b      	ldr	r3, [r7, #4]
 801062a:	681b      	ldr	r3, [r3, #0]
 801062c:	6819      	ldr	r1, [r3, #0]
 801062e:	687b      	ldr	r3, [r7, #4]
 8010630:	689a      	ldr	r2, [r3, #8]
 8010632:	687b      	ldr	r3, [r7, #4]
 8010634:	68db      	ldr	r3, [r3, #12]
 8010636:	431a      	orrs	r2, r3
 8010638:	687b      	ldr	r3, [r7, #4]
 801063a:	691b      	ldr	r3, [r3, #16]
 801063c:	431a      	orrs	r2, r3
 801063e:	687b      	ldr	r3, [r7, #4]
 8010640:	695b      	ldr	r3, [r3, #20]
 8010642:	431a      	orrs	r2, r3
 8010644:	687b      	ldr	r3, [r7, #4]
 8010646:	699b      	ldr	r3, [r3, #24]
 8010648:	431a      	orrs	r2, r3
 801064a:	687b      	ldr	r3, [r7, #4]
 801064c:	69db      	ldr	r3, [r3, #28]
 801064e:	431a      	orrs	r2, r3
 8010650:	687b      	ldr	r3, [r7, #4]
 8010652:	6a1b      	ldr	r3, [r3, #32]
 8010654:	431a      	orrs	r2, r3
 8010656:	687b      	ldr	r3, [r7, #4]
 8010658:	681b      	ldr	r3, [r3, #0]
 801065a:	430a      	orrs	r2, r1
 801065c:	601a      	str	r2, [r3, #0]
                                hdma->Init.Mode                | hdma->Init.Priority));

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 801065e:	6878      	ldr	r0, [r7, #4]
 8010660:	f000 fac4 	bl	8010bec <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8010664:	687b      	ldr	r3, [r7, #4]
 8010666:	689b      	ldr	r3, [r3, #8]
 8010668:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 801066c:	d102      	bne.n	8010674 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 801066e:	687b      	ldr	r3, [r7, #4]
 8010670:	2200      	movs	r2, #0
 8010672:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8010674:	687b      	ldr	r3, [r7, #4]
 8010676:	685a      	ldr	r2, [r3, #4]
 8010678:	687b      	ldr	r3, [r7, #4]
 801067a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 801067c:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8010680:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8010682:	687b      	ldr	r3, [r7, #4]
 8010684:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8010686:	687a      	ldr	r2, [r7, #4]
 8010688:	6d12      	ldr	r2, [r2, #80]	; 0x50
 801068a:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0UL) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 801068c:	687b      	ldr	r3, [r7, #4]
 801068e:	685b      	ldr	r3, [r3, #4]
 8010690:	2b00      	cmp	r3, #0
 8010692:	d010      	beq.n	80106b6 <HAL_DMA_Init+0x106>
 8010694:	687b      	ldr	r3, [r7, #4]
 8010696:	685b      	ldr	r3, [r3, #4]
 8010698:	2b04      	cmp	r3, #4
 801069a:	d80c      	bhi.n	80106b6 <HAL_DMA_Init+0x106>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 801069c:	6878      	ldr	r0, [r7, #4]
 801069e:	f000 faed 	bl	8010c7c <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 80106a2:	687b      	ldr	r3, [r7, #4]
 80106a4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80106a6:	2200      	movs	r2, #0
 80106a8:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80106aa:	687b      	ldr	r3, [r7, #4]
 80106ac:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80106ae:	687a      	ldr	r2, [r7, #4]
 80106b0:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 80106b2:	605a      	str	r2, [r3, #4]
 80106b4:	e008      	b.n	80106c8 <HAL_DMA_Init+0x118>
  }
  else
  {
    hdma->DMAmuxRequestGen = NULL;
 80106b6:	687b      	ldr	r3, [r7, #4]
 80106b8:	2200      	movs	r2, #0
 80106ba:	655a      	str	r2, [r3, #84]	; 0x54
    hdma->DMAmuxRequestGenStatus = NULL;
 80106bc:	687b      	ldr	r3, [r7, #4]
 80106be:	2200      	movs	r2, #0
 80106c0:	659a      	str	r2, [r3, #88]	; 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 80106c2:	687b      	ldr	r3, [r7, #4]
 80106c4:	2200      	movs	r2, #0
 80106c6:	65da      	str	r2, [r3, #92]	; 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80106c8:	687b      	ldr	r3, [r7, #4]
 80106ca:	2200      	movs	r2, #0
 80106cc:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 80106ce:	687b      	ldr	r3, [r7, #4]
 80106d0:	2201      	movs	r2, #1
 80106d2:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 80106d6:	687b      	ldr	r3, [r7, #4]
 80106d8:	2200      	movs	r2, #0
 80106da:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 80106de:	2300      	movs	r3, #0
}
 80106e0:	4618      	mov	r0, r3
 80106e2:	3708      	adds	r7, #8
 80106e4:	46bd      	mov	sp, r7
 80106e6:	bd80      	pop	{r7, pc}
 80106e8:	40020407 	.word	0x40020407
 80106ec:	bffdfff8 	.word	0xbffdfff8
 80106f0:	cccccccd 	.word	0xcccccccd
 80106f4:	40020000 	.word	0x40020000
 80106f8:	bffdfbf8 	.word	0xbffdfbf8
 80106fc:	40020400 	.word	0x40020400

08010700 <HAL_DMA_DeInit>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)
{
 8010700:	b580      	push	{r7, lr}
 8010702:	b082      	sub	sp, #8
 8010704:	af00      	add	r7, sp, #0
 8010706:	6078      	str	r0, [r7, #4]
  /* Check the DMA handle allocation */
  if (NULL == hdma)
 8010708:	687b      	ldr	r3, [r7, #4]
 801070a:	2b00      	cmp	r3, #0
 801070c:	d101      	bne.n	8010712 <HAL_DMA_DeInit+0x12>
  {
    return HAL_ERROR;
 801070e:	2301      	movs	r3, #1
 8010710:	e07b      	b.n	801080a <HAL_DMA_DeInit+0x10a>

  /* Check the parameters */
  assert_param(IS_DMA_ALL_INSTANCE(hdma->Instance));

  /* Disable the selected DMA Channelx */
  __HAL_DMA_DISABLE(hdma);
 8010712:	687b      	ldr	r3, [r7, #4]
 8010714:	681b      	ldr	r3, [r3, #0]
 8010716:	681a      	ldr	r2, [r3, #0]
 8010718:	687b      	ldr	r3, [r7, #4]
 801071a:	681b      	ldr	r3, [r3, #0]
 801071c:	f022 0201 	bic.w	r2, r2, #1
 8010720:	601a      	str	r2, [r3, #0]

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8010722:	687b      	ldr	r3, [r7, #4]
 8010724:	681b      	ldr	r3, [r3, #0]
 8010726:	461a      	mov	r2, r3
 8010728:	4b3a      	ldr	r3, [pc, #232]	; (8010814 <HAL_DMA_DeInit+0x114>)
 801072a:	429a      	cmp	r2, r3
 801072c:	d80f      	bhi.n	801074e <HAL_DMA_DeInit+0x4e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 801072e:	687b      	ldr	r3, [r7, #4]
 8010730:	681b      	ldr	r3, [r3, #0]
 8010732:	461a      	mov	r2, r3
 8010734:	4b38      	ldr	r3, [pc, #224]	; (8010818 <HAL_DMA_DeInit+0x118>)
 8010736:	4413      	add	r3, r2
 8010738:	4a38      	ldr	r2, [pc, #224]	; (801081c <HAL_DMA_DeInit+0x11c>)
 801073a:	fba2 2303 	umull	r2, r3, r2, r3
 801073e:	091b      	lsrs	r3, r3, #4
 8010740:	009a      	lsls	r2, r3, #2
 8010742:	687b      	ldr	r3, [r7, #4]
 8010744:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 8010746:	687b      	ldr	r3, [r7, #4]
 8010748:	4a35      	ldr	r2, [pc, #212]	; (8010820 <HAL_DMA_DeInit+0x120>)
 801074a:	641a      	str	r2, [r3, #64]	; 0x40
 801074c:	e00e      	b.n	801076c <HAL_DMA_DeInit+0x6c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 801074e:	687b      	ldr	r3, [r7, #4]
 8010750:	681b      	ldr	r3, [r3, #0]
 8010752:	461a      	mov	r2, r3
 8010754:	4b33      	ldr	r3, [pc, #204]	; (8010824 <HAL_DMA_DeInit+0x124>)
 8010756:	4413      	add	r3, r2
 8010758:	4a30      	ldr	r2, [pc, #192]	; (801081c <HAL_DMA_DeInit+0x11c>)
 801075a:	fba2 2303 	umull	r2, r3, r2, r3
 801075e:	091b      	lsrs	r3, r3, #4
 8010760:	009a      	lsls	r2, r3, #2
 8010762:	687b      	ldr	r3, [r7, #4]
 8010764:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 8010766:	687b      	ldr	r3, [r7, #4]
 8010768:	4a2f      	ldr	r2, [pc, #188]	; (8010828 <HAL_DMA_DeInit+0x128>)
 801076a:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Reset DMA Channel control register */
  hdma->Instance->CCR = 0U;
 801076c:	687b      	ldr	r3, [r7, #4]
 801076e:	681b      	ldr	r3, [r3, #0]
 8010770:	2200      	movs	r2, #0
 8010772:	601a      	str	r2, [r3, #0]

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8010774:	687b      	ldr	r3, [r7, #4]
 8010776:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8010778:	f003 021c 	and.w	r2, r3, #28
 801077c:	687b      	ldr	r3, [r7, #4]
 801077e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8010780:	2101      	movs	r1, #1
 8010782:	fa01 f202 	lsl.w	r2, r1, r2
 8010786:	605a      	str	r2, [r3, #4]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask */

  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8010788:	6878      	ldr	r0, [r7, #4]
 801078a:	f000 fa2f 	bl	8010bec <DMA_CalcDMAMUXChannelBaseAndMask>

  /* Reset the DMAMUX channel that corresponds to the DMA channel */
  hdma->DMAmuxChannel->CCR = 0U;
 801078e:	687b      	ldr	r3, [r7, #4]
 8010790:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8010792:	2200      	movs	r2, #0
 8010794:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8010796:	687b      	ldr	r3, [r7, #4]
 8010798:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 801079a:	687a      	ldr	r2, [r7, #4]
 801079c:	6d12      	ldr	r2, [r2, #80]	; 0x50
 801079e:	605a      	str	r2, [r3, #4]

  /* Reset Request generator parameters if any */
  if (((hdma->Init.Request >  0UL) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 80107a0:	687b      	ldr	r3, [r7, #4]
 80107a2:	685b      	ldr	r3, [r3, #4]
 80107a4:	2b00      	cmp	r3, #0
 80107a6:	d00f      	beq.n	80107c8 <HAL_DMA_DeInit+0xc8>
 80107a8:	687b      	ldr	r3, [r7, #4]
 80107aa:	685b      	ldr	r3, [r3, #4]
 80107ac:	2b04      	cmp	r3, #4
 80107ae:	d80b      	bhi.n	80107c8 <HAL_DMA_DeInit+0xc8>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 80107b0:	6878      	ldr	r0, [r7, #4]
 80107b2:	f000 fa63 	bl	8010c7c <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 80107b6:	687b      	ldr	r3, [r7, #4]
 80107b8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80107ba:	2200      	movs	r2, #0
 80107bc:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80107be:	687b      	ldr	r3, [r7, #4]
 80107c0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80107c2:	687a      	ldr	r2, [r7, #4]
 80107c4:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 80107c6:	605a      	str	r2, [r3, #4]
  }

  hdma->DMAmuxRequestGen = NULL;
 80107c8:	687b      	ldr	r3, [r7, #4]
 80107ca:	2200      	movs	r2, #0
 80107cc:	655a      	str	r2, [r3, #84]	; 0x54
  hdma->DMAmuxRequestGenStatus = NULL;
 80107ce:	687b      	ldr	r3, [r7, #4]
 80107d0:	2200      	movs	r2, #0
 80107d2:	659a      	str	r2, [r3, #88]	; 0x58
  hdma->DMAmuxRequestGenStatusMask = 0U;
 80107d4:	687b      	ldr	r3, [r7, #4]
 80107d6:	2200      	movs	r2, #0
 80107d8:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Clean callbacks */
  hdma->XferCpltCallback = NULL;
 80107da:	687b      	ldr	r3, [r7, #4]
 80107dc:	2200      	movs	r2, #0
 80107de:	62da      	str	r2, [r3, #44]	; 0x2c
  hdma->XferHalfCpltCallback = NULL;
 80107e0:	687b      	ldr	r3, [r7, #4]
 80107e2:	2200      	movs	r2, #0
 80107e4:	631a      	str	r2, [r3, #48]	; 0x30
  hdma->XferErrorCallback = NULL;
 80107e6:	687b      	ldr	r3, [r7, #4]
 80107e8:	2200      	movs	r2, #0
 80107ea:	635a      	str	r2, [r3, #52]	; 0x34
  hdma->XferAbortCallback = NULL;
 80107ec:	687b      	ldr	r3, [r7, #4]
 80107ee:	2200      	movs	r2, #0
 80107f0:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80107f2:	687b      	ldr	r3, [r7, #4]
 80107f4:	2200      	movs	r2, #0
 80107f6:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_RESET;
 80107f8:	687b      	ldr	r3, [r7, #4]
 80107fa:	2200      	movs	r2, #0
 80107fc:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8010800:	687b      	ldr	r3, [r7, #4]
 8010802:	2200      	movs	r2, #0
 8010804:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 8010808:	2300      	movs	r3, #0
}
 801080a:	4618      	mov	r0, r3
 801080c:	3708      	adds	r7, #8
 801080e:	46bd      	mov	sp, r7
 8010810:	bd80      	pop	{r7, pc}
 8010812:	bf00      	nop
 8010814:	40020407 	.word	0x40020407
 8010818:	bffdfff8 	.word	0xbffdfff8
 801081c:	cccccccd 	.word	0xcccccccd
 8010820:	40020000 	.word	0x40020000
 8010824:	bffdfbf8 	.word	0xbffdfbf8
 8010828:	40020400 	.word	0x40020400

0801082c <HAL_DMA_Start_IT>:
  * @param DstAddress The destination memory Buffer address
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 801082c:	b580      	push	{r7, lr}
 801082e:	b086      	sub	sp, #24
 8010830:	af00      	add	r7, sp, #0
 8010832:	60f8      	str	r0, [r7, #12]
 8010834:	60b9      	str	r1, [r7, #8]
 8010836:	607a      	str	r2, [r7, #4]
 8010838:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 801083a:	2300      	movs	r3, #0
 801083c:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 801083e:	68fb      	ldr	r3, [r7, #12]
 8010840:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8010844:	2b01      	cmp	r3, #1
 8010846:	d101      	bne.n	801084c <HAL_DMA_Start_IT+0x20>
 8010848:	2302      	movs	r3, #2
 801084a:	e069      	b.n	8010920 <HAL_DMA_Start_IT+0xf4>
 801084c:	68fb      	ldr	r3, [r7, #12]
 801084e:	2201      	movs	r2, #1
 8010850:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  if (hdma->State == HAL_DMA_STATE_READY)
 8010854:	68fb      	ldr	r3, [r7, #12]
 8010856:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 801085a:	b2db      	uxtb	r3, r3
 801085c:	2b01      	cmp	r3, #1
 801085e:	d155      	bne.n	801090c <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8010860:	68fb      	ldr	r3, [r7, #12]
 8010862:	2202      	movs	r2, #2
 8010864:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8010868:	68fb      	ldr	r3, [r7, #12]
 801086a:	2200      	movs	r2, #0
 801086c:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 801086e:	68fb      	ldr	r3, [r7, #12]
 8010870:	681b      	ldr	r3, [r3, #0]
 8010872:	681a      	ldr	r2, [r3, #0]
 8010874:	68fb      	ldr	r3, [r7, #12]
 8010876:	681b      	ldr	r3, [r3, #0]
 8010878:	f022 0201 	bic.w	r2, r2, #1
 801087c:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 801087e:	683b      	ldr	r3, [r7, #0]
 8010880:	687a      	ldr	r2, [r7, #4]
 8010882:	68b9      	ldr	r1, [r7, #8]
 8010884:	68f8      	ldr	r0, [r7, #12]
 8010886:	f000 f973 	bl	8010b70 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 801088a:	68fb      	ldr	r3, [r7, #12]
 801088c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 801088e:	2b00      	cmp	r3, #0
 8010890:	d008      	beq.n	80108a4 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8010892:	68fb      	ldr	r3, [r7, #12]
 8010894:	681b      	ldr	r3, [r3, #0]
 8010896:	681a      	ldr	r2, [r3, #0]
 8010898:	68fb      	ldr	r3, [r7, #12]
 801089a:	681b      	ldr	r3, [r3, #0]
 801089c:	f042 020e 	orr.w	r2, r2, #14
 80108a0:	601a      	str	r2, [r3, #0]
 80108a2:	e00f      	b.n	80108c4 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80108a4:	68fb      	ldr	r3, [r7, #12]
 80108a6:	681b      	ldr	r3, [r3, #0]
 80108a8:	681a      	ldr	r2, [r3, #0]
 80108aa:	68fb      	ldr	r3, [r7, #12]
 80108ac:	681b      	ldr	r3, [r3, #0]
 80108ae:	f022 0204 	bic.w	r2, r2, #4
 80108b2:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80108b4:	68fb      	ldr	r3, [r7, #12]
 80108b6:	681b      	ldr	r3, [r3, #0]
 80108b8:	681a      	ldr	r2, [r3, #0]
 80108ba:	68fb      	ldr	r3, [r7, #12]
 80108bc:	681b      	ldr	r3, [r3, #0]
 80108be:	f042 020a 	orr.w	r2, r2, #10
 80108c2:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 80108c4:	68fb      	ldr	r3, [r7, #12]
 80108c6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80108c8:	681b      	ldr	r3, [r3, #0]
 80108ca:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80108ce:	2b00      	cmp	r3, #0
 80108d0:	d007      	beq.n	80108e2 <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 80108d2:	68fb      	ldr	r3, [r7, #12]
 80108d4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80108d6:	681a      	ldr	r2, [r3, #0]
 80108d8:	68fb      	ldr	r3, [r7, #12]
 80108da:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80108dc:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80108e0:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != NULL)
 80108e2:	68fb      	ldr	r3, [r7, #12]
 80108e4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80108e6:	2b00      	cmp	r3, #0
 80108e8:	d007      	beq.n	80108fa <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 80108ea:	68fb      	ldr	r3, [r7, #12]
 80108ec:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80108ee:	681a      	ldr	r2, [r3, #0]
 80108f0:	68fb      	ldr	r3, [r7, #12]
 80108f2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80108f4:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80108f8:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80108fa:	68fb      	ldr	r3, [r7, #12]
 80108fc:	681b      	ldr	r3, [r3, #0]
 80108fe:	681a      	ldr	r2, [r3, #0]
 8010900:	68fb      	ldr	r3, [r7, #12]
 8010902:	681b      	ldr	r3, [r3, #0]
 8010904:	f042 0201 	orr.w	r2, r2, #1
 8010908:	601a      	str	r2, [r3, #0]
 801090a:	e008      	b.n	801091e <HAL_DMA_Start_IT+0xf2>
  }
  else
  {
    /* Change the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 801090c:	68fb      	ldr	r3, [r7, #12]
 801090e:	2280      	movs	r2, #128	; 0x80
 8010910:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8010912:	68fb      	ldr	r3, [r7, #12]
 8010914:	2200      	movs	r2, #0
 8010916:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Return error status */
    status = HAL_ERROR;
 801091a:	2301      	movs	r3, #1
 801091c:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 801091e:	7dfb      	ldrb	r3, [r7, #23]
}
 8010920:	4618      	mov	r0, r3
 8010922:	3718      	adds	r7, #24
 8010924:	46bd      	mov	sp, r7
 8010926:	bd80      	pop	{r7, pc}

08010928 <HAL_DMA_Abort>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8010928:	b480      	push	{r7}
 801092a:	b083      	sub	sp, #12
 801092c:	af00      	add	r7, sp, #0
 801092e:	6078      	str	r0, [r7, #4]
  /* Check the DMA peripheral handle */
  if (NULL == hdma)
 8010930:	687b      	ldr	r3, [r7, #4]
 8010932:	2b00      	cmp	r3, #0
 8010934:	d101      	bne.n	801093a <HAL_DMA_Abort+0x12>
  {
    return HAL_ERROR;
 8010936:	2301      	movs	r3, #1
 8010938:	e04f      	b.n	80109da <HAL_DMA_Abort+0xb2>
  }

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 801093a:	687b      	ldr	r3, [r7, #4]
 801093c:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8010940:	b2db      	uxtb	r3, r3
 8010942:	2b02      	cmp	r3, #2
 8010944:	d008      	beq.n	8010958 <HAL_DMA_Abort+0x30>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8010946:	687b      	ldr	r3, [r7, #4]
 8010948:	2204      	movs	r2, #4
 801094a:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 801094c:	687b      	ldr	r3, [r7, #4]
 801094e:	2200      	movs	r2, #0
 8010950:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8010954:	2301      	movs	r3, #1
 8010956:	e040      	b.n	80109da <HAL_DMA_Abort+0xb2>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8010958:	687b      	ldr	r3, [r7, #4]
 801095a:	681b      	ldr	r3, [r3, #0]
 801095c:	681a      	ldr	r2, [r3, #0]
 801095e:	687b      	ldr	r3, [r7, #4]
 8010960:	681b      	ldr	r3, [r3, #0]
 8010962:	f022 020e 	bic.w	r2, r2, #14
 8010966:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8010968:	687b      	ldr	r3, [r7, #4]
 801096a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 801096c:	681a      	ldr	r2, [r3, #0]
 801096e:	687b      	ldr	r3, [r7, #4]
 8010970:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8010972:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8010976:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8010978:	687b      	ldr	r3, [r7, #4]
 801097a:	681b      	ldr	r3, [r3, #0]
 801097c:	681a      	ldr	r2, [r3, #0]
 801097e:	687b      	ldr	r3, [r7, #4]
 8010980:	681b      	ldr	r3, [r3, #0]
 8010982:	f022 0201 	bic.w	r2, r2, #1
 8010986:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8010988:	687b      	ldr	r3, [r7, #4]
 801098a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 801098c:	f003 021c 	and.w	r2, r3, #28
 8010990:	687b      	ldr	r3, [r7, #4]
 8010992:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8010994:	2101      	movs	r1, #1
 8010996:	fa01 f202 	lsl.w	r2, r1, r2
 801099a:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 801099c:	687b      	ldr	r3, [r7, #4]
 801099e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80109a0:	687a      	ldr	r2, [r7, #4]
 80109a2:	6d12      	ldr	r2, [r2, #80]	; 0x50
 80109a4:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != NULL)
 80109a6:	687b      	ldr	r3, [r7, #4]
 80109a8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80109aa:	2b00      	cmp	r3, #0
 80109ac:	d00c      	beq.n	80109c8 <HAL_DMA_Abort+0xa0>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80109ae:	687b      	ldr	r3, [r7, #4]
 80109b0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80109b2:	681a      	ldr	r2, [r3, #0]
 80109b4:	687b      	ldr	r3, [r7, #4]
 80109b6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80109b8:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80109bc:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80109be:	687b      	ldr	r3, [r7, #4]
 80109c0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80109c2:	687a      	ldr	r2, [r7, #4]
 80109c4:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 80109c6:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80109c8:	687b      	ldr	r3, [r7, #4]
 80109ca:	2201      	movs	r2, #1
 80109cc:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80109d0:	687b      	ldr	r3, [r7, #4]
 80109d2:	2200      	movs	r2, #0
 80109d4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  }

  return HAL_OK;
 80109d8:	2300      	movs	r3, #0
}
 80109da:	4618      	mov	r0, r3
 80109dc:	370c      	adds	r7, #12
 80109de:	46bd      	mov	sp, r7
 80109e0:	bc80      	pop	{r7}
 80109e2:	4770      	bx	lr

080109e4 <HAL_DMA_IRQHandler>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80109e4:	b580      	push	{r7, lr}
 80109e6:	b084      	sub	sp, #16
 80109e8:	af00      	add	r7, sp, #0
 80109ea:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80109ec:	687b      	ldr	r3, [r7, #4]
 80109ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80109f0:	681b      	ldr	r3, [r3, #0]
 80109f2:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80109f4:	687b      	ldr	r3, [r7, #4]
 80109f6:	681b      	ldr	r3, [r3, #0]
 80109f8:	681b      	ldr	r3, [r3, #0]
 80109fa:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 80109fc:	687b      	ldr	r3, [r7, #4]
 80109fe:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8010a00:	f003 031c 	and.w	r3, r3, #28
 8010a04:	2204      	movs	r2, #4
 8010a06:	409a      	lsls	r2, r3
 8010a08:	68fb      	ldr	r3, [r7, #12]
 8010a0a:	4013      	ands	r3, r2
 8010a0c:	2b00      	cmp	r3, #0
 8010a0e:	d027      	beq.n	8010a60 <HAL_DMA_IRQHandler+0x7c>
 8010a10:	68bb      	ldr	r3, [r7, #8]
 8010a12:	f003 0304 	and.w	r3, r3, #4
 8010a16:	2b00      	cmp	r3, #0
 8010a18:	d022      	beq.n	8010a60 <HAL_DMA_IRQHandler+0x7c>
  {
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8010a1a:	687b      	ldr	r3, [r7, #4]
 8010a1c:	681b      	ldr	r3, [r3, #0]
 8010a1e:	681b      	ldr	r3, [r3, #0]
 8010a20:	f003 0320 	and.w	r3, r3, #32
 8010a24:	2b00      	cmp	r3, #0
 8010a26:	d107      	bne.n	8010a38 <HAL_DMA_IRQHandler+0x54>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8010a28:	687b      	ldr	r3, [r7, #4]
 8010a2a:	681b      	ldr	r3, [r3, #0]
 8010a2c:	681a      	ldr	r2, [r3, #0]
 8010a2e:	687b      	ldr	r3, [r7, #4]
 8010a30:	681b      	ldr	r3, [r3, #0]
 8010a32:	f022 0204 	bic.w	r2, r2, #4
 8010a36:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 8010a38:	687b      	ldr	r3, [r7, #4]
 8010a3a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8010a3c:	f003 021c 	and.w	r2, r3, #28
 8010a40:	687b      	ldr	r3, [r7, #4]
 8010a42:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8010a44:	2104      	movs	r1, #4
 8010a46:	fa01 f202 	lsl.w	r2, r1, r2
 8010a4a:	605a      	str	r2, [r3, #4]

      /* DMA peripheral state is not updated in Half Transfer */
      /* but in Transfer Complete case */

      if (hdma->XferHalfCpltCallback != NULL)
 8010a4c:	687b      	ldr	r3, [r7, #4]
 8010a4e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8010a50:	2b00      	cmp	r3, #0
 8010a52:	f000 8081 	beq.w	8010b58 <HAL_DMA_IRQHandler+0x174>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 8010a56:	687b      	ldr	r3, [r7, #4]
 8010a58:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8010a5a:	6878      	ldr	r0, [r7, #4]
 8010a5c:	4798      	blx	r3
      if (hdma->XferHalfCpltCallback != NULL)
 8010a5e:	e07b      	b.n	8010b58 <HAL_DMA_IRQHandler+0x174>
      }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU)))) && (0U != (source_it & DMA_IT_TC)))
 8010a60:	687b      	ldr	r3, [r7, #4]
 8010a62:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8010a64:	f003 031c 	and.w	r3, r3, #28
 8010a68:	2202      	movs	r2, #2
 8010a6a:	409a      	lsls	r2, r3
 8010a6c:	68fb      	ldr	r3, [r7, #12]
 8010a6e:	4013      	ands	r3, r2
 8010a70:	2b00      	cmp	r3, #0
 8010a72:	d03d      	beq.n	8010af0 <HAL_DMA_IRQHandler+0x10c>
 8010a74:	68bb      	ldr	r3, [r7, #8]
 8010a76:	f003 0302 	and.w	r3, r3, #2
 8010a7a:	2b00      	cmp	r3, #0
 8010a7c:	d038      	beq.n	8010af0 <HAL_DMA_IRQHandler+0x10c>
  {
      if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8010a7e:	687b      	ldr	r3, [r7, #4]
 8010a80:	681b      	ldr	r3, [r3, #0]
 8010a82:	681b      	ldr	r3, [r3, #0]
 8010a84:	f003 0320 	and.w	r3, r3, #32
 8010a88:	2b00      	cmp	r3, #0
 8010a8a:	d10b      	bne.n	8010aa4 <HAL_DMA_IRQHandler+0xc0>
      {
        /* Disable the transfer complete and error interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8010a8c:	687b      	ldr	r3, [r7, #4]
 8010a8e:	681b      	ldr	r3, [r3, #0]
 8010a90:	681a      	ldr	r2, [r3, #0]
 8010a92:	687b      	ldr	r3, [r7, #4]
 8010a94:	681b      	ldr	r3, [r3, #0]
 8010a96:	f022 020a 	bic.w	r2, r2, #10
 8010a9a:	601a      	str	r2, [r3, #0]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8010a9c:	687b      	ldr	r3, [r7, #4]
 8010a9e:	2201      	movs	r2, #1
 8010aa0:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
      }
      /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU)));
 8010aa4:	687b      	ldr	r3, [r7, #4]
 8010aa6:	681b      	ldr	r3, [r3, #0]
 8010aa8:	461a      	mov	r2, r3
 8010aaa:	4b2e      	ldr	r3, [pc, #184]	; (8010b64 <HAL_DMA_IRQHandler+0x180>)
 8010aac:	429a      	cmp	r2, r3
 8010aae:	d909      	bls.n	8010ac4 <HAL_DMA_IRQHandler+0xe0>
 8010ab0:	687b      	ldr	r3, [r7, #4]
 8010ab2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8010ab4:	f003 031c 	and.w	r3, r3, #28
 8010ab8:	4a2b      	ldr	r2, [pc, #172]	; (8010b68 <HAL_DMA_IRQHandler+0x184>)
 8010aba:	2102      	movs	r1, #2
 8010abc:	fa01 f303 	lsl.w	r3, r1, r3
 8010ac0:	6053      	str	r3, [r2, #4]
 8010ac2:	e008      	b.n	8010ad6 <HAL_DMA_IRQHandler+0xf2>
 8010ac4:	687b      	ldr	r3, [r7, #4]
 8010ac6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8010ac8:	f003 031c 	and.w	r3, r3, #28
 8010acc:	4a27      	ldr	r2, [pc, #156]	; (8010b6c <HAL_DMA_IRQHandler+0x188>)
 8010ace:	2102      	movs	r1, #2
 8010ad0:	fa01 f303 	lsl.w	r3, r1, r3
 8010ad4:	6053      	str	r3, [r2, #4]

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8010ad6:	687b      	ldr	r3, [r7, #4]
 8010ad8:	2200      	movs	r2, #0
 8010ada:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

      if (hdma->XferCpltCallback != NULL)
 8010ade:	687b      	ldr	r3, [r7, #4]
 8010ae0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010ae2:	2b00      	cmp	r3, #0
 8010ae4:	d038      	beq.n	8010b58 <HAL_DMA_IRQHandler+0x174>
      {
        /* Transfer complete callback */
        hdma->XferCpltCallback(hdma);
 8010ae6:	687b      	ldr	r3, [r7, #4]
 8010ae8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010aea:	6878      	ldr	r0, [r7, #4]
 8010aec:	4798      	blx	r3
      if (hdma->XferCpltCallback != NULL)
 8010aee:	e033      	b.n	8010b58 <HAL_DMA_IRQHandler+0x174>
      }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) != 0U))
 8010af0:	687b      	ldr	r3, [r7, #4]
 8010af2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8010af4:	f003 031c 	and.w	r3, r3, #28
 8010af8:	2208      	movs	r2, #8
 8010afa:	409a      	lsls	r2, r3
 8010afc:	68fb      	ldr	r3, [r7, #12]
 8010afe:	4013      	ands	r3, r2
 8010b00:	2b00      	cmp	r3, #0
 8010b02:	d02a      	beq.n	8010b5a <HAL_DMA_IRQHandler+0x176>
 8010b04:	68bb      	ldr	r3, [r7, #8]
 8010b06:	f003 0308 	and.w	r3, r3, #8
 8010b0a:	2b00      	cmp	r3, #0
 8010b0c:	d025      	beq.n	8010b5a <HAL_DMA_IRQHandler+0x176>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8010b0e:	687b      	ldr	r3, [r7, #4]
 8010b10:	681b      	ldr	r3, [r3, #0]
 8010b12:	681a      	ldr	r2, [r3, #0]
 8010b14:	687b      	ldr	r3, [r7, #4]
 8010b16:	681b      	ldr	r3, [r3, #0]
 8010b18:	f022 020e 	bic.w	r2, r2, #14
 8010b1c:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8010b1e:	687b      	ldr	r3, [r7, #4]
 8010b20:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8010b22:	f003 021c 	and.w	r2, r3, #28
 8010b26:	687b      	ldr	r3, [r7, #4]
 8010b28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8010b2a:	2101      	movs	r1, #1
 8010b2c:	fa01 f202 	lsl.w	r2, r1, r2
 8010b30:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8010b32:	687b      	ldr	r3, [r7, #4]
 8010b34:	2201      	movs	r2, #1
 8010b36:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8010b38:	687b      	ldr	r3, [r7, #4]
 8010b3a:	2201      	movs	r2, #1
 8010b3c:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8010b40:	687b      	ldr	r3, [r7, #4]
 8010b42:	2200      	movs	r2, #0
 8010b44:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferErrorCallback != NULL)
 8010b48:	687b      	ldr	r3, [r7, #4]
 8010b4a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8010b4c:	2b00      	cmp	r3, #0
 8010b4e:	d004      	beq.n	8010b5a <HAL_DMA_IRQHandler+0x176>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8010b50:	687b      	ldr	r3, [r7, #4]
 8010b52:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8010b54:	6878      	ldr	r0, [r7, #4]
 8010b56:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8010b58:	bf00      	nop
 8010b5a:	bf00      	nop
}
 8010b5c:	3710      	adds	r7, #16
 8010b5e:	46bd      	mov	sp, r7
 8010b60:	bd80      	pop	{r7, pc}
 8010b62:	bf00      	nop
 8010b64:	40020080 	.word	0x40020080
 8010b68:	40020400 	.word	0x40020400
 8010b6c:	40020000 	.word	0x40020000

08010b70 <DMA_SetConfig>:
  * @param DstAddress The destination memory Buffer address
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8010b70:	b480      	push	{r7}
 8010b72:	b085      	sub	sp, #20
 8010b74:	af00      	add	r7, sp, #0
 8010b76:	60f8      	str	r0, [r7, #12]
 8010b78:	60b9      	str	r1, [r7, #8]
 8010b7a:	607a      	str	r2, [r7, #4]
 8010b7c:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8010b7e:	68fb      	ldr	r3, [r7, #12]
 8010b80:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8010b82:	68fa      	ldr	r2, [r7, #12]
 8010b84:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8010b86:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != NULL)
 8010b88:	68fb      	ldr	r3, [r7, #12]
 8010b8a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8010b8c:	2b00      	cmp	r3, #0
 8010b8e:	d004      	beq.n	8010b9a <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8010b90:	68fb      	ldr	r3, [r7, #12]
 8010b92:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8010b94:	68fa      	ldr	r2, [r7, #12]
 8010b96:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8010b98:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8010b9a:	68fb      	ldr	r3, [r7, #12]
 8010b9c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8010b9e:	f003 021c 	and.w	r2, r3, #28
 8010ba2:	68fb      	ldr	r3, [r7, #12]
 8010ba4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8010ba6:	2101      	movs	r1, #1
 8010ba8:	fa01 f202 	lsl.w	r2, r1, r2
 8010bac:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8010bae:	68fb      	ldr	r3, [r7, #12]
 8010bb0:	681b      	ldr	r3, [r3, #0]
 8010bb2:	683a      	ldr	r2, [r7, #0]
 8010bb4:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8010bb6:	68fb      	ldr	r3, [r7, #12]
 8010bb8:	689b      	ldr	r3, [r3, #8]
 8010bba:	2b10      	cmp	r3, #16
 8010bbc:	d108      	bne.n	8010bd0 <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8010bbe:	68fb      	ldr	r3, [r7, #12]
 8010bc0:	681b      	ldr	r3, [r3, #0]
 8010bc2:	687a      	ldr	r2, [r7, #4]
 8010bc4:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8010bc6:	68fb      	ldr	r3, [r7, #12]
 8010bc8:	681b      	ldr	r3, [r3, #0]
 8010bca:	68ba      	ldr	r2, [r7, #8]
 8010bcc:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8010bce:	e007      	b.n	8010be0 <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 8010bd0:	68fb      	ldr	r3, [r7, #12]
 8010bd2:	681b      	ldr	r3, [r3, #0]
 8010bd4:	68ba      	ldr	r2, [r7, #8]
 8010bd6:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8010bd8:	68fb      	ldr	r3, [r7, #12]
 8010bda:	681b      	ldr	r3, [r3, #0]
 8010bdc:	687a      	ldr	r2, [r7, #4]
 8010bde:	60da      	str	r2, [r3, #12]
}
 8010be0:	bf00      	nop
 8010be2:	3714      	adds	r7, #20
 8010be4:	46bd      	mov	sp, r7
 8010be6:	bc80      	pop	{r7}
 8010be8:	4770      	bx	lr
	...

08010bec <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8010bec:	b480      	push	{r7}
 8010bee:	b085      	sub	sp, #20
 8010bf0:	af00      	add	r7, sp, #0
 8010bf2:	6078      	str	r0, [r7, #4]
  uint32_t channel_number;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8010bf4:	687b      	ldr	r3, [r7, #4]
 8010bf6:	681b      	ldr	r3, [r3, #0]
 8010bf8:	461a      	mov	r2, r3
 8010bfa:	4b1c      	ldr	r3, [pc, #112]	; (8010c6c <DMA_CalcDMAMUXChannelBaseAndMask+0x80>)
 8010bfc:	429a      	cmp	r2, r3
 8010bfe:	d813      	bhi.n	8010c28 <DMA_CalcDMAMUXChannelBaseAndMask+0x3c>
  {
    /* DMA1 */
    /* Associate a DMA Channel to a DMAMUX channel */
    hdma->DMAmuxChannel = (DMAMUX1_Channel0 + (hdma->ChannelIndex >> 2U));
 8010c00:	687b      	ldr	r3, [r7, #4]
 8010c02:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8010c04:	089b      	lsrs	r3, r3, #2
 8010c06:	009b      	lsls	r3, r3, #2
 8010c08:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8010c0c:	f503 3302 	add.w	r3, r3, #133120	; 0x20800
 8010c10:	687a      	ldr	r2, [r7, #4]
 8010c12:	6493      	str	r3, [r2, #72]	; 0x48

    /* Prepare channel_number used for DMAmuxChannelStatusMask computation */
    channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8010c14:	687b      	ldr	r3, [r7, #4]
 8010c16:	681b      	ldr	r3, [r3, #0]
 8010c18:	b2db      	uxtb	r3, r3
 8010c1a:	3b08      	subs	r3, #8
 8010c1c:	4a14      	ldr	r2, [pc, #80]	; (8010c70 <DMA_CalcDMAMUXChannelBaseAndMask+0x84>)
 8010c1e:	fba2 2303 	umull	r2, r3, r2, r3
 8010c22:	091b      	lsrs	r3, r3, #4
 8010c24:	60fb      	str	r3, [r7, #12]
 8010c26:	e011      	b.n	8010c4c <DMA_CalcDMAMUXChannelBaseAndMask+0x60>
  }
  else
  {
    /* DMA2 */
    /* Associate a DMA Channel to a DMAMUX channel */
    hdma->DMAmuxChannel = (DMAMUX1_Channel7 + (hdma->ChannelIndex >> 2U));
 8010c28:	687b      	ldr	r3, [r7, #4]
 8010c2a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8010c2c:	089b      	lsrs	r3, r3, #2
 8010c2e:	009a      	lsls	r2, r3, #2
 8010c30:	4b10      	ldr	r3, [pc, #64]	; (8010c74 <DMA_CalcDMAMUXChannelBaseAndMask+0x88>)
 8010c32:	4413      	add	r3, r2
 8010c34:	687a      	ldr	r2, [r7, #4]
 8010c36:	6493      	str	r3, [r2, #72]	; 0x48

    /* Prepare channel_number used for DMAmuxChannelStatusMask computation */
    channel_number = (((((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U) + 7U);
 8010c38:	687b      	ldr	r3, [r7, #4]
 8010c3a:	681b      	ldr	r3, [r3, #0]
 8010c3c:	b2db      	uxtb	r3, r3
 8010c3e:	3b08      	subs	r3, #8
 8010c40:	4a0b      	ldr	r2, [pc, #44]	; (8010c70 <DMA_CalcDMAMUXChannelBaseAndMask+0x84>)
 8010c42:	fba2 2303 	umull	r2, r3, r2, r3
 8010c46:	091b      	lsrs	r3, r3, #4
 8010c48:	3307      	adds	r3, #7
 8010c4a:	60fb      	str	r3, [r7, #12]
  }

  /* Initialize the field DMAmuxChannelStatus to DMAMUX1_ChannelStatus base */
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8010c4c:	687b      	ldr	r3, [r7, #4]
 8010c4e:	4a0a      	ldr	r2, [pc, #40]	; (8010c78 <DMA_CalcDMAMUXChannelBaseAndMask+0x8c>)
 8010c50:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Initialize the field DMAmuxChannelStatusMask with the corresponding index of the DMAMUX channel selected for the current ChannelIndex */
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8010c52:	68fb      	ldr	r3, [r7, #12]
 8010c54:	f003 031f 	and.w	r3, r3, #31
 8010c58:	2201      	movs	r2, #1
 8010c5a:	409a      	lsls	r2, r3
 8010c5c:	687b      	ldr	r3, [r7, #4]
 8010c5e:	651a      	str	r2, [r3, #80]	; 0x50
}
 8010c60:	bf00      	nop
 8010c62:	3714      	adds	r7, #20
 8010c64:	46bd      	mov	sp, r7
 8010c66:	bc80      	pop	{r7}
 8010c68:	4770      	bx	lr
 8010c6a:	bf00      	nop
 8010c6c:	40020407 	.word	0x40020407
 8010c70:	cccccccd 	.word	0xcccccccd
 8010c74:	4002081c 	.word	0x4002081c
 8010c78:	40020880 	.word	0x40020880

08010c7c <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8010c7c:	b480      	push	{r7}
 8010c7e:	b085      	sub	sp, #20
 8010c80:	af00      	add	r7, sp, #0
 8010c82:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8010c84:	687b      	ldr	r3, [r7, #4]
 8010c86:	685b      	ldr	r3, [r3, #4]
 8010c88:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8010c8c:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8010c8e:	68fa      	ldr	r2, [r7, #12]
 8010c90:	4b0a      	ldr	r3, [pc, #40]	; (8010cbc <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 8010c92:	4413      	add	r3, r2
 8010c94:	009b      	lsls	r3, r3, #2
 8010c96:	461a      	mov	r2, r3
 8010c98:	687b      	ldr	r3, [r7, #4]
 8010c9a:	655a      	str	r2, [r3, #84]	; 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8010c9c:	687b      	ldr	r3, [r7, #4]
 8010c9e:	4a08      	ldr	r2, [pc, #32]	; (8010cc0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 8010ca0:	659a      	str	r2, [r3, #88]	; 0x58

  /* here "Request" is either DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR3, i.e. <= 4*/
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 8010ca2:	68fb      	ldr	r3, [r7, #12]
 8010ca4:	3b01      	subs	r3, #1
 8010ca6:	f003 0303 	and.w	r3, r3, #3
 8010caa:	2201      	movs	r2, #1
 8010cac:	409a      	lsls	r2, r3
 8010cae:	687b      	ldr	r3, [r7, #4]
 8010cb0:	65da      	str	r2, [r3, #92]	; 0x5c
}
 8010cb2:	bf00      	nop
 8010cb4:	3714      	adds	r7, #20
 8010cb6:	46bd      	mov	sp, r7
 8010cb8:	bc80      	pop	{r7}
 8010cba:	4770      	bx	lr
 8010cbc:	1000823f 	.word	0x1000823f
 8010cc0:	40020940 	.word	0x40020940

08010cc4 <HAL_GPIO_Init>:
  * @param GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8010cc4:	b480      	push	{r7}
 8010cc6:	b087      	sub	sp, #28
 8010cc8:	af00      	add	r7, sp, #0
 8010cca:	6078      	str	r0, [r7, #4]
 8010ccc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8010cce:	2300      	movs	r3, #0
 8010cd0:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8010cd2:	e140      	b.n	8010f56 <HAL_GPIO_Init+0x292>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8010cd4:	683b      	ldr	r3, [r7, #0]
 8010cd6:	681a      	ldr	r2, [r3, #0]
 8010cd8:	2101      	movs	r1, #1
 8010cda:	697b      	ldr	r3, [r7, #20]
 8010cdc:	fa01 f303 	lsl.w	r3, r1, r3
 8010ce0:	4013      	ands	r3, r2
 8010ce2:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8010ce4:	68fb      	ldr	r3, [r7, #12]
 8010ce6:	2b00      	cmp	r3, #0
 8010ce8:	f000 8132 	beq.w	8010f50 <HAL_GPIO_Init+0x28c>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8010cec:	683b      	ldr	r3, [r7, #0]
 8010cee:	685b      	ldr	r3, [r3, #4]
 8010cf0:	f003 0303 	and.w	r3, r3, #3
 8010cf4:	2b01      	cmp	r3, #1
 8010cf6:	d005      	beq.n	8010d04 <HAL_GPIO_Init+0x40>
 8010cf8:	683b      	ldr	r3, [r7, #0]
 8010cfa:	685b      	ldr	r3, [r3, #4]
 8010cfc:	f003 0303 	and.w	r3, r3, #3
 8010d00:	2b02      	cmp	r3, #2
 8010d02:	d130      	bne.n	8010d66 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8010d04:	687b      	ldr	r3, [r7, #4]
 8010d06:	689b      	ldr	r3, [r3, #8]
 8010d08:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8010d0a:	697b      	ldr	r3, [r7, #20]
 8010d0c:	005b      	lsls	r3, r3, #1
 8010d0e:	2203      	movs	r2, #3
 8010d10:	fa02 f303 	lsl.w	r3, r2, r3
 8010d14:	43db      	mvns	r3, r3
 8010d16:	693a      	ldr	r2, [r7, #16]
 8010d18:	4013      	ands	r3, r2
 8010d1a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8010d1c:	683b      	ldr	r3, [r7, #0]
 8010d1e:	68da      	ldr	r2, [r3, #12]
 8010d20:	697b      	ldr	r3, [r7, #20]
 8010d22:	005b      	lsls	r3, r3, #1
 8010d24:	fa02 f303 	lsl.w	r3, r2, r3
 8010d28:	693a      	ldr	r2, [r7, #16]
 8010d2a:	4313      	orrs	r3, r2
 8010d2c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8010d2e:	687b      	ldr	r3, [r7, #4]
 8010d30:	693a      	ldr	r2, [r7, #16]
 8010d32:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8010d34:	687b      	ldr	r3, [r7, #4]
 8010d36:	685b      	ldr	r3, [r3, #4]
 8010d38:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8010d3a:	2201      	movs	r2, #1
 8010d3c:	697b      	ldr	r3, [r7, #20]
 8010d3e:	fa02 f303 	lsl.w	r3, r2, r3
 8010d42:	43db      	mvns	r3, r3
 8010d44:	693a      	ldr	r2, [r7, #16]
 8010d46:	4013      	ands	r3, r2
 8010d48:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8010d4a:	683b      	ldr	r3, [r7, #0]
 8010d4c:	685b      	ldr	r3, [r3, #4]
 8010d4e:	091b      	lsrs	r3, r3, #4
 8010d50:	f003 0201 	and.w	r2, r3, #1
 8010d54:	697b      	ldr	r3, [r7, #20]
 8010d56:	fa02 f303 	lsl.w	r3, r2, r3
 8010d5a:	693a      	ldr	r2, [r7, #16]
 8010d5c:	4313      	orrs	r3, r2
 8010d5e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8010d60:	687b      	ldr	r3, [r7, #4]
 8010d62:	693a      	ldr	r2, [r7, #16]
 8010d64:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8010d66:	683b      	ldr	r3, [r7, #0]
 8010d68:	685b      	ldr	r3, [r3, #4]
 8010d6a:	f003 0303 	and.w	r3, r3, #3
 8010d6e:	2b03      	cmp	r3, #3
 8010d70:	d017      	beq.n	8010da2 <HAL_GPIO_Init+0xde>
      {
        temp = GPIOx->PUPDR;
 8010d72:	687b      	ldr	r3, [r7, #4]
 8010d74:	68db      	ldr	r3, [r3, #12]
 8010d76:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8010d78:	697b      	ldr	r3, [r7, #20]
 8010d7a:	005b      	lsls	r3, r3, #1
 8010d7c:	2203      	movs	r2, #3
 8010d7e:	fa02 f303 	lsl.w	r3, r2, r3
 8010d82:	43db      	mvns	r3, r3
 8010d84:	693a      	ldr	r2, [r7, #16]
 8010d86:	4013      	ands	r3, r2
 8010d88:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8010d8a:	683b      	ldr	r3, [r7, #0]
 8010d8c:	689a      	ldr	r2, [r3, #8]
 8010d8e:	697b      	ldr	r3, [r7, #20]
 8010d90:	005b      	lsls	r3, r3, #1
 8010d92:	fa02 f303 	lsl.w	r3, r2, r3
 8010d96:	693a      	ldr	r2, [r7, #16]
 8010d98:	4313      	orrs	r3, r2
 8010d9a:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8010d9c:	687b      	ldr	r3, [r7, #4]
 8010d9e:	693a      	ldr	r2, [r7, #16]
 8010da0:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8010da2:	683b      	ldr	r3, [r7, #0]
 8010da4:	685b      	ldr	r3, [r3, #4]
 8010da6:	f003 0303 	and.w	r3, r3, #3
 8010daa:	2b02      	cmp	r3, #2
 8010dac:	d123      	bne.n	8010df6 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8010dae:	697b      	ldr	r3, [r7, #20]
 8010db0:	08da      	lsrs	r2, r3, #3
 8010db2:	687b      	ldr	r3, [r7, #4]
 8010db4:	3208      	adds	r2, #8
 8010db6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8010dba:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8010dbc:	697b      	ldr	r3, [r7, #20]
 8010dbe:	f003 0307 	and.w	r3, r3, #7
 8010dc2:	009b      	lsls	r3, r3, #2
 8010dc4:	220f      	movs	r2, #15
 8010dc6:	fa02 f303 	lsl.w	r3, r2, r3
 8010dca:	43db      	mvns	r3, r3
 8010dcc:	693a      	ldr	r2, [r7, #16]
 8010dce:	4013      	ands	r3, r2
 8010dd0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8010dd2:	683b      	ldr	r3, [r7, #0]
 8010dd4:	691a      	ldr	r2, [r3, #16]
 8010dd6:	697b      	ldr	r3, [r7, #20]
 8010dd8:	f003 0307 	and.w	r3, r3, #7
 8010ddc:	009b      	lsls	r3, r3, #2
 8010dde:	fa02 f303 	lsl.w	r3, r2, r3
 8010de2:	693a      	ldr	r2, [r7, #16]
 8010de4:	4313      	orrs	r3, r2
 8010de6:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8010de8:	697b      	ldr	r3, [r7, #20]
 8010dea:	08da      	lsrs	r2, r3, #3
 8010dec:	687b      	ldr	r3, [r7, #4]
 8010dee:	3208      	adds	r2, #8
 8010df0:	6939      	ldr	r1, [r7, #16]
 8010df2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8010df6:	687b      	ldr	r3, [r7, #4]
 8010df8:	681b      	ldr	r3, [r3, #0]
 8010dfa:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8010dfc:	697b      	ldr	r3, [r7, #20]
 8010dfe:	005b      	lsls	r3, r3, #1
 8010e00:	2203      	movs	r2, #3
 8010e02:	fa02 f303 	lsl.w	r3, r2, r3
 8010e06:	43db      	mvns	r3, r3
 8010e08:	693a      	ldr	r2, [r7, #16]
 8010e0a:	4013      	ands	r3, r2
 8010e0c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8010e0e:	683b      	ldr	r3, [r7, #0]
 8010e10:	685b      	ldr	r3, [r3, #4]
 8010e12:	f003 0203 	and.w	r2, r3, #3
 8010e16:	697b      	ldr	r3, [r7, #20]
 8010e18:	005b      	lsls	r3, r3, #1
 8010e1a:	fa02 f303 	lsl.w	r3, r2, r3
 8010e1e:	693a      	ldr	r2, [r7, #16]
 8010e20:	4313      	orrs	r3, r2
 8010e22:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8010e24:	687b      	ldr	r3, [r7, #4]
 8010e26:	693a      	ldr	r2, [r7, #16]
 8010e28:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8010e2a:	683b      	ldr	r3, [r7, #0]
 8010e2c:	685b      	ldr	r3, [r3, #4]
 8010e2e:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8010e32:	2b00      	cmp	r3, #0
 8010e34:	f000 808c 	beq.w	8010f50 <HAL_GPIO_Init+0x28c>
      {
        temp = SYSCFG->EXTICR[position >> 2u];
 8010e38:	4a4e      	ldr	r2, [pc, #312]	; (8010f74 <HAL_GPIO_Init+0x2b0>)
 8010e3a:	697b      	ldr	r3, [r7, #20]
 8010e3c:	089b      	lsrs	r3, r3, #2
 8010e3e:	3302      	adds	r3, #2
 8010e40:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8010e44:	613b      	str	r3, [r7, #16]
        temp &= ~(0x07uL << (4U * (position & 0x03U)));
 8010e46:	697b      	ldr	r3, [r7, #20]
 8010e48:	f003 0303 	and.w	r3, r3, #3
 8010e4c:	009b      	lsls	r3, r3, #2
 8010e4e:	2207      	movs	r2, #7
 8010e50:	fa02 f303 	lsl.w	r3, r2, r3
 8010e54:	43db      	mvns	r3, r3
 8010e56:	693a      	ldr	r2, [r7, #16]
 8010e58:	4013      	ands	r3, r2
 8010e5a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8010e5c:	687b      	ldr	r3, [r7, #4]
 8010e5e:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8010e62:	d00d      	beq.n	8010e80 <HAL_GPIO_Init+0x1bc>
 8010e64:	687b      	ldr	r3, [r7, #4]
 8010e66:	4a44      	ldr	r2, [pc, #272]	; (8010f78 <HAL_GPIO_Init+0x2b4>)
 8010e68:	4293      	cmp	r3, r2
 8010e6a:	d007      	beq.n	8010e7c <HAL_GPIO_Init+0x1b8>
 8010e6c:	687b      	ldr	r3, [r7, #4]
 8010e6e:	4a43      	ldr	r2, [pc, #268]	; (8010f7c <HAL_GPIO_Init+0x2b8>)
 8010e70:	4293      	cmp	r3, r2
 8010e72:	d101      	bne.n	8010e78 <HAL_GPIO_Init+0x1b4>
 8010e74:	2302      	movs	r3, #2
 8010e76:	e004      	b.n	8010e82 <HAL_GPIO_Init+0x1be>
 8010e78:	2307      	movs	r3, #7
 8010e7a:	e002      	b.n	8010e82 <HAL_GPIO_Init+0x1be>
 8010e7c:	2301      	movs	r3, #1
 8010e7e:	e000      	b.n	8010e82 <HAL_GPIO_Init+0x1be>
 8010e80:	2300      	movs	r3, #0
 8010e82:	697a      	ldr	r2, [r7, #20]
 8010e84:	f002 0203 	and.w	r2, r2, #3
 8010e88:	0092      	lsls	r2, r2, #2
 8010e8a:	4093      	lsls	r3, r2
 8010e8c:	693a      	ldr	r2, [r7, #16]
 8010e8e:	4313      	orrs	r3, r2
 8010e90:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8010e92:	4938      	ldr	r1, [pc, #224]	; (8010f74 <HAL_GPIO_Init+0x2b0>)
 8010e94:	697b      	ldr	r3, [r7, #20]
 8010e96:	089b      	lsrs	r3, r3, #2
 8010e98:	3302      	adds	r3, #2
 8010e9a:	693a      	ldr	r2, [r7, #16]
 8010e9c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8010ea0:	4b37      	ldr	r3, [pc, #220]	; (8010f80 <HAL_GPIO_Init+0x2bc>)
 8010ea2:	681b      	ldr	r3, [r3, #0]
 8010ea4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8010ea6:	68fb      	ldr	r3, [r7, #12]
 8010ea8:	43db      	mvns	r3, r3
 8010eaa:	693a      	ldr	r2, [r7, #16]
 8010eac:	4013      	ands	r3, r2
 8010eae:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8010eb0:	683b      	ldr	r3, [r7, #0]
 8010eb2:	685b      	ldr	r3, [r3, #4]
 8010eb4:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8010eb8:	2b00      	cmp	r3, #0
 8010eba:	d003      	beq.n	8010ec4 <HAL_GPIO_Init+0x200>
        {
          temp |= iocurrent;
 8010ebc:	693a      	ldr	r2, [r7, #16]
 8010ebe:	68fb      	ldr	r3, [r7, #12]
 8010ec0:	4313      	orrs	r3, r2
 8010ec2:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8010ec4:	4a2e      	ldr	r2, [pc, #184]	; (8010f80 <HAL_GPIO_Init+0x2bc>)
 8010ec6:	693b      	ldr	r3, [r7, #16]
 8010ec8:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8010eca:	4b2d      	ldr	r3, [pc, #180]	; (8010f80 <HAL_GPIO_Init+0x2bc>)
 8010ecc:	685b      	ldr	r3, [r3, #4]
 8010ece:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8010ed0:	68fb      	ldr	r3, [r7, #12]
 8010ed2:	43db      	mvns	r3, r3
 8010ed4:	693a      	ldr	r2, [r7, #16]
 8010ed6:	4013      	ands	r3, r2
 8010ed8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8010eda:	683b      	ldr	r3, [r7, #0]
 8010edc:	685b      	ldr	r3, [r3, #4]
 8010ede:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8010ee2:	2b00      	cmp	r3, #0
 8010ee4:	d003      	beq.n	8010eee <HAL_GPIO_Init+0x22a>
        {
          temp |= iocurrent;
 8010ee6:	693a      	ldr	r2, [r7, #16]
 8010ee8:	68fb      	ldr	r3, [r7, #12]
 8010eea:	4313      	orrs	r3, r2
 8010eec:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8010eee:	4a24      	ldr	r2, [pc, #144]	; (8010f80 <HAL_GPIO_Init+0x2bc>)
 8010ef0:	693b      	ldr	r3, [r7, #16]
 8010ef2:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
#ifdef CORE_CM0PLUS
        temp = EXTI->C2IMR1;
#else
        temp = EXTI->IMR1;
 8010ef4:	4b22      	ldr	r3, [pc, #136]	; (8010f80 <HAL_GPIO_Init+0x2bc>)
 8010ef6:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8010efa:	613b      	str	r3, [r7, #16]
#endif /* CORE_CM0PLUS */
        temp &= ~(iocurrent);
 8010efc:	68fb      	ldr	r3, [r7, #12]
 8010efe:	43db      	mvns	r3, r3
 8010f00:	693a      	ldr	r2, [r7, #16]
 8010f02:	4013      	ands	r3, r2
 8010f04:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8010f06:	683b      	ldr	r3, [r7, #0]
 8010f08:	685b      	ldr	r3, [r3, #4]
 8010f0a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8010f0e:	2b00      	cmp	r3, #0
 8010f10:	d003      	beq.n	8010f1a <HAL_GPIO_Init+0x256>
        {
          temp |= iocurrent;
 8010f12:	693a      	ldr	r2, [r7, #16]
 8010f14:	68fb      	ldr	r3, [r7, #12]
 8010f16:	4313      	orrs	r3, r2
 8010f18:	613b      	str	r3, [r7, #16]
        }
#ifdef CORE_CM0PLUS
        EXTI->C2IMR1 = temp;
#else
        EXTI->IMR1 = temp;
 8010f1a:	4a19      	ldr	r2, [pc, #100]	; (8010f80 <HAL_GPIO_Init+0x2bc>)
 8010f1c:	693b      	ldr	r3, [r7, #16]
 8010f1e:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
#endif /* CORE_CM0PLUS */

#ifdef CORE_CM0PLUS
        temp = EXTI->C2EMR1;
#else
        temp = EXTI->EMR1;
 8010f22:	4b17      	ldr	r3, [pc, #92]	; (8010f80 <HAL_GPIO_Init+0x2bc>)
 8010f24:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8010f28:	613b      	str	r3, [r7, #16]
#endif /* CORE_CM0PLUS */
        temp &= ~(iocurrent);
 8010f2a:	68fb      	ldr	r3, [r7, #12]
 8010f2c:	43db      	mvns	r3, r3
 8010f2e:	693a      	ldr	r2, [r7, #16]
 8010f30:	4013      	ands	r3, r2
 8010f32:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8010f34:	683b      	ldr	r3, [r7, #0]
 8010f36:	685b      	ldr	r3, [r3, #4]
 8010f38:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8010f3c:	2b00      	cmp	r3, #0
 8010f3e:	d003      	beq.n	8010f48 <HAL_GPIO_Init+0x284>
        {
          temp |= iocurrent;
 8010f40:	693a      	ldr	r2, [r7, #16]
 8010f42:	68fb      	ldr	r3, [r7, #12]
 8010f44:	4313      	orrs	r3, r2
 8010f46:	613b      	str	r3, [r7, #16]
        }
#ifdef CORE_CM0PLUS
        EXTI->C2EMR1 = temp;
#else
        EXTI->EMR1 = temp;
 8010f48:	4a0d      	ldr	r2, [pc, #52]	; (8010f80 <HAL_GPIO_Init+0x2bc>)
 8010f4a:	693b      	ldr	r3, [r7, #16]
 8010f4c:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
#endif /* CORE_CM0PLUS */
      }
    }

    position++;
 8010f50:	697b      	ldr	r3, [r7, #20]
 8010f52:	3301      	adds	r3, #1
 8010f54:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8010f56:	683b      	ldr	r3, [r7, #0]
 8010f58:	681a      	ldr	r2, [r3, #0]
 8010f5a:	697b      	ldr	r3, [r7, #20]
 8010f5c:	fa22 f303 	lsr.w	r3, r2, r3
 8010f60:	2b00      	cmp	r3, #0
 8010f62:	f47f aeb7 	bne.w	8010cd4 <HAL_GPIO_Init+0x10>
  }
}
 8010f66:	bf00      	nop
 8010f68:	bf00      	nop
 8010f6a:	371c      	adds	r7, #28
 8010f6c:	46bd      	mov	sp, r7
 8010f6e:	bc80      	pop	{r7}
 8010f70:	4770      	bx	lr
 8010f72:	bf00      	nop
 8010f74:	40010000 	.word	0x40010000
 8010f78:	48000400 	.word	0x48000400
 8010f7c:	48000800 	.word	0x48000800
 8010f80:	58000800 	.word	0x58000800

08010f84 <HAL_GPIO_DeInit>:
  * @param GPIO_Pin specifies the port bit to be written.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8010f84:	b480      	push	{r7}
 8010f86:	b087      	sub	sp, #28
 8010f88:	af00      	add	r7, sp, #0
 8010f8a:	6078      	str	r0, [r7, #4]
 8010f8c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8010f8e:	2300      	movs	r3, #0
 8010f90:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0x00u)
 8010f92:	e0af      	b.n	80110f4 <HAL_GPIO_DeInit+0x170>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1uL << position);
 8010f94:	2201      	movs	r2, #1
 8010f96:	697b      	ldr	r3, [r7, #20]
 8010f98:	fa02 f303 	lsl.w	r3, r2, r3
 8010f9c:	683a      	ldr	r2, [r7, #0]
 8010f9e:	4013      	ands	r3, r2
 8010fa0:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00u)
 8010fa2:	693b      	ldr	r3, [r7, #16]
 8010fa4:	2b00      	cmp	r3, #0
 8010fa6:	f000 80a2 	beq.w	80110ee <HAL_GPIO_DeInit+0x16a>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = SYSCFG->EXTICR[position >> 2u];
 8010faa:	4a59      	ldr	r2, [pc, #356]	; (8011110 <HAL_GPIO_DeInit+0x18c>)
 8010fac:	697b      	ldr	r3, [r7, #20]
 8010fae:	089b      	lsrs	r3, r3, #2
 8010fb0:	3302      	adds	r3, #2
 8010fb2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8010fb6:	60fb      	str	r3, [r7, #12]
      tmp &= (0x07uL << (4U * (position & 0x03U)));
 8010fb8:	697b      	ldr	r3, [r7, #20]
 8010fba:	f003 0303 	and.w	r3, r3, #3
 8010fbe:	009b      	lsls	r3, r3, #2
 8010fc0:	2207      	movs	r2, #7
 8010fc2:	fa02 f303 	lsl.w	r3, r2, r3
 8010fc6:	68fa      	ldr	r2, [r7, #12]
 8010fc8:	4013      	ands	r3, r2
 8010fca:	60fb      	str	r3, [r7, #12]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U))))
 8010fcc:	687b      	ldr	r3, [r7, #4]
 8010fce:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8010fd2:	d00d      	beq.n	8010ff0 <HAL_GPIO_DeInit+0x6c>
 8010fd4:	687b      	ldr	r3, [r7, #4]
 8010fd6:	4a4f      	ldr	r2, [pc, #316]	; (8011114 <HAL_GPIO_DeInit+0x190>)
 8010fd8:	4293      	cmp	r3, r2
 8010fda:	d007      	beq.n	8010fec <HAL_GPIO_DeInit+0x68>
 8010fdc:	687b      	ldr	r3, [r7, #4]
 8010fde:	4a4e      	ldr	r2, [pc, #312]	; (8011118 <HAL_GPIO_DeInit+0x194>)
 8010fe0:	4293      	cmp	r3, r2
 8010fe2:	d101      	bne.n	8010fe8 <HAL_GPIO_DeInit+0x64>
 8010fe4:	2302      	movs	r3, #2
 8010fe6:	e004      	b.n	8010ff2 <HAL_GPIO_DeInit+0x6e>
 8010fe8:	2307      	movs	r3, #7
 8010fea:	e002      	b.n	8010ff2 <HAL_GPIO_DeInit+0x6e>
 8010fec:	2301      	movs	r3, #1
 8010fee:	e000      	b.n	8010ff2 <HAL_GPIO_DeInit+0x6e>
 8010ff0:	2300      	movs	r3, #0
 8010ff2:	697a      	ldr	r2, [r7, #20]
 8010ff4:	f002 0203 	and.w	r2, r2, #3
 8010ff8:	0092      	lsls	r2, r2, #2
 8010ffa:	4093      	lsls	r3, r2
 8010ffc:	68fa      	ldr	r2, [r7, #12]
 8010ffe:	429a      	cmp	r2, r3
 8011000:	d136      	bne.n	8011070 <HAL_GPIO_DeInit+0xec>
        /* Clear EXTI line configuration */
#ifdef CORE_CM0PLUS
        EXTI->C2IMR1 &= ~(iocurrent);
        EXTI->C2EMR1 &= ~(iocurrent);
#else
        EXTI->IMR1 &= ~(iocurrent);
 8011002:	4b46      	ldr	r3, [pc, #280]	; (801111c <HAL_GPIO_DeInit+0x198>)
 8011004:	f8d3 2080 	ldr.w	r2, [r3, #128]	; 0x80
 8011008:	693b      	ldr	r3, [r7, #16]
 801100a:	43db      	mvns	r3, r3
 801100c:	4943      	ldr	r1, [pc, #268]	; (801111c <HAL_GPIO_DeInit+0x198>)
 801100e:	4013      	ands	r3, r2
 8011010:	f8c1 3080 	str.w	r3, [r1, #128]	; 0x80
        EXTI->EMR1 &= ~(iocurrent);
 8011014:	4b41      	ldr	r3, [pc, #260]	; (801111c <HAL_GPIO_DeInit+0x198>)
 8011016:	f8d3 2084 	ldr.w	r2, [r3, #132]	; 0x84
 801101a:	693b      	ldr	r3, [r7, #16]
 801101c:	43db      	mvns	r3, r3
 801101e:	493f      	ldr	r1, [pc, #252]	; (801111c <HAL_GPIO_DeInit+0x198>)
 8011020:	4013      	ands	r3, r2
 8011022:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
#endif /* CORE_CM0PLUS */

        /* Clear Rising Falling edge configuration */
        EXTI->RTSR1 &= ~(iocurrent);
 8011026:	4b3d      	ldr	r3, [pc, #244]	; (801111c <HAL_GPIO_DeInit+0x198>)
 8011028:	681a      	ldr	r2, [r3, #0]
 801102a:	693b      	ldr	r3, [r7, #16]
 801102c:	43db      	mvns	r3, r3
 801102e:	493b      	ldr	r1, [pc, #236]	; (801111c <HAL_GPIO_DeInit+0x198>)
 8011030:	4013      	ands	r3, r2
 8011032:	600b      	str	r3, [r1, #0]
        EXTI->FTSR1 &= ~(iocurrent);
 8011034:	4b39      	ldr	r3, [pc, #228]	; (801111c <HAL_GPIO_DeInit+0x198>)
 8011036:	685a      	ldr	r2, [r3, #4]
 8011038:	693b      	ldr	r3, [r7, #16]
 801103a:	43db      	mvns	r3, r3
 801103c:	4937      	ldr	r1, [pc, #220]	; (801111c <HAL_GPIO_DeInit+0x198>)
 801103e:	4013      	ands	r3, r2
 8011040:	604b      	str	r3, [r1, #4]

        /* Clear EXTICR configuration */
        tmp = 0x07uL << (4u * (position & 0x03U));
 8011042:	697b      	ldr	r3, [r7, #20]
 8011044:	f003 0303 	and.w	r3, r3, #3
 8011048:	009b      	lsls	r3, r3, #2
 801104a:	2207      	movs	r2, #7
 801104c:	fa02 f303 	lsl.w	r3, r2, r3
 8011050:	60fb      	str	r3, [r7, #12]
        SYSCFG->EXTICR[position >> 2u] &= ~tmp;
 8011052:	4a2f      	ldr	r2, [pc, #188]	; (8011110 <HAL_GPIO_DeInit+0x18c>)
 8011054:	697b      	ldr	r3, [r7, #20]
 8011056:	089b      	lsrs	r3, r3, #2
 8011058:	3302      	adds	r3, #2
 801105a:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 801105e:	68fb      	ldr	r3, [r7, #12]
 8011060:	43da      	mvns	r2, r3
 8011062:	482b      	ldr	r0, [pc, #172]	; (8011110 <HAL_GPIO_DeInit+0x18c>)
 8011064:	697b      	ldr	r3, [r7, #20]
 8011066:	089b      	lsrs	r3, r3, #2
 8011068:	400a      	ands	r2, r1
 801106a:	3302      	adds	r3, #2
 801106c:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2U));
 8011070:	687b      	ldr	r3, [r7, #4]
 8011072:	681a      	ldr	r2, [r3, #0]
 8011074:	697b      	ldr	r3, [r7, #20]
 8011076:	005b      	lsls	r3, r3, #1
 8011078:	2103      	movs	r1, #3
 801107a:	fa01 f303 	lsl.w	r3, r1, r3
 801107e:	431a      	orrs	r2, r3
 8011080:	687b      	ldr	r3, [r7, #4]
 8011082:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((position & 0x07U) * 4U)) ;
 8011084:	697b      	ldr	r3, [r7, #20]
 8011086:	08da      	lsrs	r2, r3, #3
 8011088:	687b      	ldr	r3, [r7, #4]
 801108a:	3208      	adds	r2, #8
 801108c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8011090:	697b      	ldr	r3, [r7, #20]
 8011092:	f003 0307 	and.w	r3, r3, #7
 8011096:	009b      	lsls	r3, r3, #2
 8011098:	220f      	movs	r2, #15
 801109a:	fa02 f303 	lsl.w	r3, r2, r3
 801109e:	43db      	mvns	r3, r3
 80110a0:	697a      	ldr	r2, [r7, #20]
 80110a2:	08d2      	lsrs	r2, r2, #3
 80110a4:	4019      	ands	r1, r3
 80110a6:	687b      	ldr	r3, [r7, #4]
 80110a8:	3208      	adds	r2, #8
 80110aa:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80110ae:	687b      	ldr	r3, [r7, #4]
 80110b0:	689a      	ldr	r2, [r3, #8]
 80110b2:	697b      	ldr	r3, [r7, #20]
 80110b4:	005b      	lsls	r3, r3, #1
 80110b6:	2103      	movs	r1, #3
 80110b8:	fa01 f303 	lsl.w	r3, r1, r3
 80110bc:	43db      	mvns	r3, r3
 80110be:	401a      	ands	r2, r3
 80110c0:	687b      	ldr	r3, [r7, #4]
 80110c2:	609a      	str	r2, [r3, #8]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position) ;
 80110c4:	687b      	ldr	r3, [r7, #4]
 80110c6:	685a      	ldr	r2, [r3, #4]
 80110c8:	2101      	movs	r1, #1
 80110ca:	697b      	ldr	r3, [r7, #20]
 80110cc:	fa01 f303 	lsl.w	r3, r1, r3
 80110d0:	43db      	mvns	r3, r3
 80110d2:	401a      	ands	r2, r3
 80110d4:	687b      	ldr	r3, [r7, #4]
 80110d6:	605a      	str	r2, [r3, #4]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80110d8:	687b      	ldr	r3, [r7, #4]
 80110da:	68da      	ldr	r2, [r3, #12]
 80110dc:	697b      	ldr	r3, [r7, #20]
 80110de:	005b      	lsls	r3, r3, #1
 80110e0:	2103      	movs	r1, #3
 80110e2:	fa01 f303 	lsl.w	r3, r1, r3
 80110e6:	43db      	mvns	r3, r3
 80110e8:	401a      	ands	r2, r3
 80110ea:	687b      	ldr	r3, [r7, #4]
 80110ec:	60da      	str	r2, [r3, #12]
    }

    position++;
 80110ee:	697b      	ldr	r3, [r7, #20]
 80110f0:	3301      	adds	r3, #1
 80110f2:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != 0x00u)
 80110f4:	683a      	ldr	r2, [r7, #0]
 80110f6:	697b      	ldr	r3, [r7, #20]
 80110f8:	fa22 f303 	lsr.w	r3, r2, r3
 80110fc:	2b00      	cmp	r3, #0
 80110fe:	f47f af49 	bne.w	8010f94 <HAL_GPIO_DeInit+0x10>
  }
}
 8011102:	bf00      	nop
 8011104:	bf00      	nop
 8011106:	371c      	adds	r7, #28
 8011108:	46bd      	mov	sp, r7
 801110a:	bc80      	pop	{r7}
 801110c:	4770      	bx	lr
 801110e:	bf00      	nop
 8011110:	40010000 	.word	0x40010000
 8011114:	48000400 	.word	0x48000400
 8011118:	48000800 	.word	0x48000800
 801111c:	58000800 	.word	0x58000800

08011120 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8011120:	b480      	push	{r7}
 8011122:	b083      	sub	sp, #12
 8011124:	af00      	add	r7, sp, #0
 8011126:	6078      	str	r0, [r7, #4]
 8011128:	460b      	mov	r3, r1
 801112a:	807b      	strh	r3, [r7, #2]
 801112c:	4613      	mov	r3, r2
 801112e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8011130:	787b      	ldrb	r3, [r7, #1]
 8011132:	2b00      	cmp	r3, #0
 8011134:	d003      	beq.n	801113e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8011136:	887a      	ldrh	r2, [r7, #2]
 8011138:	687b      	ldr	r3, [r7, #4]
 801113a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 801113c:	e002      	b.n	8011144 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 801113e:	887a      	ldrh	r2, [r7, #2]
 8011140:	687b      	ldr	r3, [r7, #4]
 8011142:	629a      	str	r2, [r3, #40]	; 0x28
}
 8011144:	bf00      	nop
 8011146:	370c      	adds	r7, #12
 8011148:	46bd      	mov	sp, r7
 801114a:	bc80      	pop	{r7}
 801114c:	4770      	bx	lr

0801114e <HAL_GPIO_LockPin>:
  * @param GPIO_Pin specifies the port bits to be locked.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
HAL_StatusTypeDef HAL_GPIO_LockPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 801114e:	b480      	push	{r7}
 8011150:	b085      	sub	sp, #20
 8011152:	af00      	add	r7, sp, #0
 8011154:	6078      	str	r0, [r7, #4]
 8011156:	460b      	mov	r3, r1
 8011158:	807b      	strh	r3, [r7, #2]
  __IO uint32_t tmp = GPIO_LCKR_LCKK;
 801115a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 801115e:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_GPIO_LOCK_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Apply lock key write sequence */
  tmp |= GPIO_Pin;
 8011160:	887a      	ldrh	r2, [r7, #2]
 8011162:	68fb      	ldr	r3, [r7, #12]
 8011164:	4313      	orrs	r3, r2
 8011166:	60fb      	str	r3, [r7, #12]
  /* Set LCKx bit(s): LCKK='1' + LCK[15-0] */
  GPIOx->LCKR = tmp;
 8011168:	68fa      	ldr	r2, [r7, #12]
 801116a:	687b      	ldr	r3, [r7, #4]
 801116c:	61da      	str	r2, [r3, #28]
  /* Reset LCKx bit(s): LCKK='0' + LCK[15-0] */
  GPIOx->LCKR = GPIO_Pin;
 801116e:	887a      	ldrh	r2, [r7, #2]
 8011170:	687b      	ldr	r3, [r7, #4]
 8011172:	61da      	str	r2, [r3, #28]
  /* Set LCKx bit(s): LCKK='1' + LCK[15-0] */
  GPIOx->LCKR = tmp;
 8011174:	68fa      	ldr	r2, [r7, #12]
 8011176:	687b      	ldr	r3, [r7, #4]
 8011178:	61da      	str	r2, [r3, #28]
  /* Read LCKK register. This read is mandatory to complete key lock sequence */
  tmp = GPIOx->LCKR;
 801117a:	687b      	ldr	r3, [r7, #4]
 801117c:	69db      	ldr	r3, [r3, #28]
 801117e:	60fb      	str	r3, [r7, #12]

  /* read again in order to confirm lock is active */
  if ((GPIOx->LCKR & GPIO_LCKR_LCKK) != 0x00u)
 8011180:	687b      	ldr	r3, [r7, #4]
 8011182:	69db      	ldr	r3, [r3, #28]
 8011184:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8011188:	2b00      	cmp	r3, #0
 801118a:	d001      	beq.n	8011190 <HAL_GPIO_LockPin+0x42>
  {
    return HAL_OK;
 801118c:	2300      	movs	r3, #0
 801118e:	e000      	b.n	8011192 <HAL_GPIO_LockPin+0x44>
  }
  else
  {
    return HAL_ERROR;
 8011190:	2301      	movs	r3, #1
  }
}
 8011192:	4618      	mov	r0, r3
 8011194:	3714      	adds	r7, #20
 8011196:	46bd      	mov	sp, r7
 8011198:	bc80      	pop	{r7}
 801119a:	4770      	bx	lr

0801119c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 801119c:	b580      	push	{r7, lr}
 801119e:	b082      	sub	sp, #8
 80111a0:	af00      	add	r7, sp, #0
 80111a2:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80111a4:	687b      	ldr	r3, [r7, #4]
 80111a6:	2b00      	cmp	r3, #0
 80111a8:	d101      	bne.n	80111ae <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80111aa:	2301      	movs	r3, #1
 80111ac:	e081      	b.n	80112b2 <HAL_I2C_Init+0x116>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80111ae:	687b      	ldr	r3, [r7, #4]
 80111b0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80111b4:	b2db      	uxtb	r3, r3
 80111b6:	2b00      	cmp	r3, #0
 80111b8:	d106      	bne.n	80111c8 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80111ba:	687b      	ldr	r3, [r7, #4]
 80111bc:	2200      	movs	r2, #0
 80111be:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 80111c2:	6878      	ldr	r0, [r7, #4]
 80111c4:	f7f2 f80a 	bl	80031dc <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80111c8:	687b      	ldr	r3, [r7, #4]
 80111ca:	2224      	movs	r2, #36	; 0x24
 80111cc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80111d0:	687b      	ldr	r3, [r7, #4]
 80111d2:	681b      	ldr	r3, [r3, #0]
 80111d4:	681a      	ldr	r2, [r3, #0]
 80111d6:	687b      	ldr	r3, [r7, #4]
 80111d8:	681b      	ldr	r3, [r3, #0]
 80111da:	f022 0201 	bic.w	r2, r2, #1
 80111de:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80111e0:	687b      	ldr	r3, [r7, #4]
 80111e2:	685a      	ldr	r2, [r3, #4]
 80111e4:	687b      	ldr	r3, [r7, #4]
 80111e6:	681b      	ldr	r3, [r3, #0]
 80111e8:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80111ec:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80111ee:	687b      	ldr	r3, [r7, #4]
 80111f0:	681b      	ldr	r3, [r3, #0]
 80111f2:	689a      	ldr	r2, [r3, #8]
 80111f4:	687b      	ldr	r3, [r7, #4]
 80111f6:	681b      	ldr	r3, [r3, #0]
 80111f8:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80111fc:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80111fe:	687b      	ldr	r3, [r7, #4]
 8011200:	68db      	ldr	r3, [r3, #12]
 8011202:	2b01      	cmp	r3, #1
 8011204:	d107      	bne.n	8011216 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8011206:	687b      	ldr	r3, [r7, #4]
 8011208:	689a      	ldr	r2, [r3, #8]
 801120a:	687b      	ldr	r3, [r7, #4]
 801120c:	681b      	ldr	r3, [r3, #0]
 801120e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8011212:	609a      	str	r2, [r3, #8]
 8011214:	e006      	b.n	8011224 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8011216:	687b      	ldr	r3, [r7, #4]
 8011218:	689a      	ldr	r2, [r3, #8]
 801121a:	687b      	ldr	r3, [r7, #4]
 801121c:	681b      	ldr	r3, [r3, #0]
 801121e:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 8011222:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8011224:	687b      	ldr	r3, [r7, #4]
 8011226:	68db      	ldr	r3, [r3, #12]
 8011228:	2b02      	cmp	r3, #2
 801122a:	d104      	bne.n	8011236 <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 801122c:	687b      	ldr	r3, [r7, #4]
 801122e:	681b      	ldr	r3, [r3, #0]
 8011230:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8011234:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8011236:	687b      	ldr	r3, [r7, #4]
 8011238:	681b      	ldr	r3, [r3, #0]
 801123a:	685b      	ldr	r3, [r3, #4]
 801123c:	687a      	ldr	r2, [r7, #4]
 801123e:	6812      	ldr	r2, [r2, #0]
 8011240:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8011244:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8011248:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 801124a:	687b      	ldr	r3, [r7, #4]
 801124c:	681b      	ldr	r3, [r3, #0]
 801124e:	68da      	ldr	r2, [r3, #12]
 8011250:	687b      	ldr	r3, [r7, #4]
 8011252:	681b      	ldr	r3, [r3, #0]
 8011254:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8011258:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 801125a:	687b      	ldr	r3, [r7, #4]
 801125c:	691a      	ldr	r2, [r3, #16]
 801125e:	687b      	ldr	r3, [r7, #4]
 8011260:	695b      	ldr	r3, [r3, #20]
 8011262:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8011266:	687b      	ldr	r3, [r7, #4]
 8011268:	699b      	ldr	r3, [r3, #24]
 801126a:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 801126c:	687b      	ldr	r3, [r7, #4]
 801126e:	681b      	ldr	r3, [r3, #0]
 8011270:	430a      	orrs	r2, r1
 8011272:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8011274:	687b      	ldr	r3, [r7, #4]
 8011276:	69d9      	ldr	r1, [r3, #28]
 8011278:	687b      	ldr	r3, [r7, #4]
 801127a:	6a1a      	ldr	r2, [r3, #32]
 801127c:	687b      	ldr	r3, [r7, #4]
 801127e:	681b      	ldr	r3, [r3, #0]
 8011280:	430a      	orrs	r2, r1
 8011282:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8011284:	687b      	ldr	r3, [r7, #4]
 8011286:	681b      	ldr	r3, [r3, #0]
 8011288:	681a      	ldr	r2, [r3, #0]
 801128a:	687b      	ldr	r3, [r7, #4]
 801128c:	681b      	ldr	r3, [r3, #0]
 801128e:	f042 0201 	orr.w	r2, r2, #1
 8011292:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8011294:	687b      	ldr	r3, [r7, #4]
 8011296:	2200      	movs	r2, #0
 8011298:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 801129a:	687b      	ldr	r3, [r7, #4]
 801129c:	2220      	movs	r2, #32
 801129e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80112a2:	687b      	ldr	r3, [r7, #4]
 80112a4:	2200      	movs	r2, #0
 80112a6:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80112a8:	687b      	ldr	r3, [r7, #4]
 80112aa:	2200      	movs	r2, #0
 80112ac:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 80112b0:	2300      	movs	r3, #0
}
 80112b2:	4618      	mov	r0, r3
 80112b4:	3708      	adds	r7, #8
 80112b6:	46bd      	mov	sp, r7
 80112b8:	bd80      	pop	{r7, pc}
	...

080112bc <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 80112bc:	b580      	push	{r7, lr}
 80112be:	b088      	sub	sp, #32
 80112c0:	af02      	add	r7, sp, #8
 80112c2:	60f8      	str	r0, [r7, #12]
 80112c4:	607a      	str	r2, [r7, #4]
 80112c6:	461a      	mov	r2, r3
 80112c8:	460b      	mov	r3, r1
 80112ca:	817b      	strh	r3, [r7, #10]
 80112cc:	4613      	mov	r3, r2
 80112ce:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 80112d0:	68fb      	ldr	r3, [r7, #12]
 80112d2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80112d6:	b2db      	uxtb	r3, r3
 80112d8:	2b20      	cmp	r3, #32
 80112da:	f040 80da 	bne.w	8011492 <HAL_I2C_Master_Transmit+0x1d6>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80112de:	68fb      	ldr	r3, [r7, #12]
 80112e0:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80112e4:	2b01      	cmp	r3, #1
 80112e6:	d101      	bne.n	80112ec <HAL_I2C_Master_Transmit+0x30>
 80112e8:	2302      	movs	r3, #2
 80112ea:	e0d3      	b.n	8011494 <HAL_I2C_Master_Transmit+0x1d8>
 80112ec:	68fb      	ldr	r3, [r7, #12]
 80112ee:	2201      	movs	r2, #1
 80112f0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80112f4:	f7fe fdc0 	bl	800fe78 <HAL_GetTick>
 80112f8:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80112fa:	697b      	ldr	r3, [r7, #20]
 80112fc:	9300      	str	r3, [sp, #0]
 80112fe:	2319      	movs	r3, #25
 8011300:	2201      	movs	r2, #1
 8011302:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8011306:	68f8      	ldr	r0, [r7, #12]
 8011308:	f000 f9e5 	bl	80116d6 <I2C_WaitOnFlagUntilTimeout>
 801130c:	4603      	mov	r3, r0
 801130e:	2b00      	cmp	r3, #0
 8011310:	d001      	beq.n	8011316 <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 8011312:	2301      	movs	r3, #1
 8011314:	e0be      	b.n	8011494 <HAL_I2C_Master_Transmit+0x1d8>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8011316:	68fb      	ldr	r3, [r7, #12]
 8011318:	2221      	movs	r2, #33	; 0x21
 801131a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 801131e:	68fb      	ldr	r3, [r7, #12]
 8011320:	2210      	movs	r2, #16
 8011322:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8011326:	68fb      	ldr	r3, [r7, #12]
 8011328:	2200      	movs	r2, #0
 801132a:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 801132c:	68fb      	ldr	r3, [r7, #12]
 801132e:	687a      	ldr	r2, [r7, #4]
 8011330:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8011332:	68fb      	ldr	r3, [r7, #12]
 8011334:	893a      	ldrh	r2, [r7, #8]
 8011336:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8011338:	68fb      	ldr	r3, [r7, #12]
 801133a:	2200      	movs	r2, #0
 801133c:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 801133e:	68fb      	ldr	r3, [r7, #12]
 8011340:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8011342:	b29b      	uxth	r3, r3
 8011344:	2bff      	cmp	r3, #255	; 0xff
 8011346:	d90e      	bls.n	8011366 <HAL_I2C_Master_Transmit+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8011348:	68fb      	ldr	r3, [r7, #12]
 801134a:	22ff      	movs	r2, #255	; 0xff
 801134c:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 801134e:	68fb      	ldr	r3, [r7, #12]
 8011350:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8011352:	b2da      	uxtb	r2, r3
 8011354:	8979      	ldrh	r1, [r7, #10]
 8011356:	4b51      	ldr	r3, [pc, #324]	; (801149c <HAL_I2C_Master_Transmit+0x1e0>)
 8011358:	9300      	str	r3, [sp, #0]
 801135a:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 801135e:	68f8      	ldr	r0, [r7, #12]
 8011360:	f000 fbd0 	bl	8011b04 <I2C_TransferConfig>
 8011364:	e06c      	b.n	8011440 <HAL_I2C_Master_Transmit+0x184>
                         I2C_GENERATE_START_WRITE);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8011366:	68fb      	ldr	r3, [r7, #12]
 8011368:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 801136a:	b29a      	uxth	r2, r3
 801136c:	68fb      	ldr	r3, [r7, #12]
 801136e:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8011370:	68fb      	ldr	r3, [r7, #12]
 8011372:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8011374:	b2da      	uxtb	r2, r3
 8011376:	8979      	ldrh	r1, [r7, #10]
 8011378:	4b48      	ldr	r3, [pc, #288]	; (801149c <HAL_I2C_Master_Transmit+0x1e0>)
 801137a:	9300      	str	r3, [sp, #0]
 801137c:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8011380:	68f8      	ldr	r0, [r7, #12]
 8011382:	f000 fbbf 	bl	8011b04 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 8011386:	e05b      	b.n	8011440 <HAL_I2C_Master_Transmit+0x184>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8011388:	697a      	ldr	r2, [r7, #20]
 801138a:	6a39      	ldr	r1, [r7, #32]
 801138c:	68f8      	ldr	r0, [r7, #12]
 801138e:	f000 f9e2 	bl	8011756 <I2C_WaitOnTXISFlagUntilTimeout>
 8011392:	4603      	mov	r3, r0
 8011394:	2b00      	cmp	r3, #0
 8011396:	d001      	beq.n	801139c <HAL_I2C_Master_Transmit+0xe0>
      {
        return HAL_ERROR;
 8011398:	2301      	movs	r3, #1
 801139a:	e07b      	b.n	8011494 <HAL_I2C_Master_Transmit+0x1d8>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 801139c:	68fb      	ldr	r3, [r7, #12]
 801139e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80113a0:	781a      	ldrb	r2, [r3, #0]
 80113a2:	68fb      	ldr	r3, [r7, #12]
 80113a4:	681b      	ldr	r3, [r3, #0]
 80113a6:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80113a8:	68fb      	ldr	r3, [r7, #12]
 80113aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80113ac:	1c5a      	adds	r2, r3, #1
 80113ae:	68fb      	ldr	r3, [r7, #12]
 80113b0:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 80113b2:	68fb      	ldr	r3, [r7, #12]
 80113b4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80113b6:	b29b      	uxth	r3, r3
 80113b8:	3b01      	subs	r3, #1
 80113ba:	b29a      	uxth	r2, r3
 80113bc:	68fb      	ldr	r3, [r7, #12]
 80113be:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 80113c0:	68fb      	ldr	r3, [r7, #12]
 80113c2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80113c4:	3b01      	subs	r3, #1
 80113c6:	b29a      	uxth	r2, r3
 80113c8:	68fb      	ldr	r3, [r7, #12]
 80113ca:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80113cc:	68fb      	ldr	r3, [r7, #12]
 80113ce:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80113d0:	b29b      	uxth	r3, r3
 80113d2:	2b00      	cmp	r3, #0
 80113d4:	d034      	beq.n	8011440 <HAL_I2C_Master_Transmit+0x184>
 80113d6:	68fb      	ldr	r3, [r7, #12]
 80113d8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80113da:	2b00      	cmp	r3, #0
 80113dc:	d130      	bne.n	8011440 <HAL_I2C_Master_Transmit+0x184>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80113de:	697b      	ldr	r3, [r7, #20]
 80113e0:	9300      	str	r3, [sp, #0]
 80113e2:	6a3b      	ldr	r3, [r7, #32]
 80113e4:	2200      	movs	r2, #0
 80113e6:	2180      	movs	r1, #128	; 0x80
 80113e8:	68f8      	ldr	r0, [r7, #12]
 80113ea:	f000 f974 	bl	80116d6 <I2C_WaitOnFlagUntilTimeout>
 80113ee:	4603      	mov	r3, r0
 80113f0:	2b00      	cmp	r3, #0
 80113f2:	d001      	beq.n	80113f8 <HAL_I2C_Master_Transmit+0x13c>
        {
          return HAL_ERROR;
 80113f4:	2301      	movs	r3, #1
 80113f6:	e04d      	b.n	8011494 <HAL_I2C_Master_Transmit+0x1d8>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80113f8:	68fb      	ldr	r3, [r7, #12]
 80113fa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80113fc:	b29b      	uxth	r3, r3
 80113fe:	2bff      	cmp	r3, #255	; 0xff
 8011400:	d90e      	bls.n	8011420 <HAL_I2C_Master_Transmit+0x164>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8011402:	68fb      	ldr	r3, [r7, #12]
 8011404:	22ff      	movs	r2, #255	; 0xff
 8011406:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8011408:	68fb      	ldr	r3, [r7, #12]
 801140a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 801140c:	b2da      	uxtb	r2, r3
 801140e:	8979      	ldrh	r1, [r7, #10]
 8011410:	2300      	movs	r3, #0
 8011412:	9300      	str	r3, [sp, #0]
 8011414:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8011418:	68f8      	ldr	r0, [r7, #12]
 801141a:	f000 fb73 	bl	8011b04 <I2C_TransferConfig>
 801141e:	e00f      	b.n	8011440 <HAL_I2C_Master_Transmit+0x184>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8011420:	68fb      	ldr	r3, [r7, #12]
 8011422:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8011424:	b29a      	uxth	r2, r3
 8011426:	68fb      	ldr	r3, [r7, #12]
 8011428:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 801142a:	68fb      	ldr	r3, [r7, #12]
 801142c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 801142e:	b2da      	uxtb	r2, r3
 8011430:	8979      	ldrh	r1, [r7, #10]
 8011432:	2300      	movs	r3, #0
 8011434:	9300      	str	r3, [sp, #0]
 8011436:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 801143a:	68f8      	ldr	r0, [r7, #12]
 801143c:	f000 fb62 	bl	8011b04 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8011440:	68fb      	ldr	r3, [r7, #12]
 8011442:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8011444:	b29b      	uxth	r3, r3
 8011446:	2b00      	cmp	r3, #0
 8011448:	d19e      	bne.n	8011388 <HAL_I2C_Master_Transmit+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 801144a:	697a      	ldr	r2, [r7, #20]
 801144c:	6a39      	ldr	r1, [r7, #32]
 801144e:	68f8      	ldr	r0, [r7, #12]
 8011450:	f000 f9c1 	bl	80117d6 <I2C_WaitOnSTOPFlagUntilTimeout>
 8011454:	4603      	mov	r3, r0
 8011456:	2b00      	cmp	r3, #0
 8011458:	d001      	beq.n	801145e <HAL_I2C_Master_Transmit+0x1a2>
    {
      return HAL_ERROR;
 801145a:	2301      	movs	r3, #1
 801145c:	e01a      	b.n	8011494 <HAL_I2C_Master_Transmit+0x1d8>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 801145e:	68fb      	ldr	r3, [r7, #12]
 8011460:	681b      	ldr	r3, [r3, #0]
 8011462:	2220      	movs	r2, #32
 8011464:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8011466:	68fb      	ldr	r3, [r7, #12]
 8011468:	681b      	ldr	r3, [r3, #0]
 801146a:	6859      	ldr	r1, [r3, #4]
 801146c:	68fb      	ldr	r3, [r7, #12]
 801146e:	681a      	ldr	r2, [r3, #0]
 8011470:	4b0b      	ldr	r3, [pc, #44]	; (80114a0 <HAL_I2C_Master_Transmit+0x1e4>)
 8011472:	400b      	ands	r3, r1
 8011474:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8011476:	68fb      	ldr	r3, [r7, #12]
 8011478:	2220      	movs	r2, #32
 801147a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 801147e:	68fb      	ldr	r3, [r7, #12]
 8011480:	2200      	movs	r2, #0
 8011482:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8011486:	68fb      	ldr	r3, [r7, #12]
 8011488:	2200      	movs	r2, #0
 801148a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 801148e:	2300      	movs	r3, #0
 8011490:	e000      	b.n	8011494 <HAL_I2C_Master_Transmit+0x1d8>
  }
  else
  {
    return HAL_BUSY;
 8011492:	2302      	movs	r3, #2
  }
}
 8011494:	4618      	mov	r0, r3
 8011496:	3718      	adds	r7, #24
 8011498:	46bd      	mov	sp, r7
 801149a:	bd80      	pop	{r7, pc}
 801149c:	80002000 	.word	0x80002000
 80114a0:	fe00e800 	.word	0xfe00e800

080114a4 <HAL_I2C_Master_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                         uint16_t Size, uint32_t Timeout)
{
 80114a4:	b580      	push	{r7, lr}
 80114a6:	b088      	sub	sp, #32
 80114a8:	af02      	add	r7, sp, #8
 80114aa:	60f8      	str	r0, [r7, #12]
 80114ac:	607a      	str	r2, [r7, #4]
 80114ae:	461a      	mov	r2, r3
 80114b0:	460b      	mov	r3, r1
 80114b2:	817b      	strh	r3, [r7, #10]
 80114b4:	4613      	mov	r3, r2
 80114b6:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 80114b8:	68fb      	ldr	r3, [r7, #12]
 80114ba:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80114be:	b2db      	uxtb	r3, r3
 80114c0:	2b20      	cmp	r3, #32
 80114c2:	f040 80db 	bne.w	801167c <HAL_I2C_Master_Receive+0x1d8>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80114c6:	68fb      	ldr	r3, [r7, #12]
 80114c8:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80114cc:	2b01      	cmp	r3, #1
 80114ce:	d101      	bne.n	80114d4 <HAL_I2C_Master_Receive+0x30>
 80114d0:	2302      	movs	r3, #2
 80114d2:	e0d4      	b.n	801167e <HAL_I2C_Master_Receive+0x1da>
 80114d4:	68fb      	ldr	r3, [r7, #12]
 80114d6:	2201      	movs	r2, #1
 80114d8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80114dc:	f7fe fccc 	bl	800fe78 <HAL_GetTick>
 80114e0:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80114e2:	697b      	ldr	r3, [r7, #20]
 80114e4:	9300      	str	r3, [sp, #0]
 80114e6:	2319      	movs	r3, #25
 80114e8:	2201      	movs	r2, #1
 80114ea:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80114ee:	68f8      	ldr	r0, [r7, #12]
 80114f0:	f000 f8f1 	bl	80116d6 <I2C_WaitOnFlagUntilTimeout>
 80114f4:	4603      	mov	r3, r0
 80114f6:	2b00      	cmp	r3, #0
 80114f8:	d001      	beq.n	80114fe <HAL_I2C_Master_Receive+0x5a>
    {
      return HAL_ERROR;
 80114fa:	2301      	movs	r3, #1
 80114fc:	e0bf      	b.n	801167e <HAL_I2C_Master_Receive+0x1da>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80114fe:	68fb      	ldr	r3, [r7, #12]
 8011500:	2222      	movs	r2, #34	; 0x22
 8011502:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8011506:	68fb      	ldr	r3, [r7, #12]
 8011508:	2210      	movs	r2, #16
 801150a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 801150e:	68fb      	ldr	r3, [r7, #12]
 8011510:	2200      	movs	r2, #0
 8011512:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8011514:	68fb      	ldr	r3, [r7, #12]
 8011516:	687a      	ldr	r2, [r7, #4]
 8011518:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 801151a:	68fb      	ldr	r3, [r7, #12]
 801151c:	893a      	ldrh	r2, [r7, #8]
 801151e:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8011520:	68fb      	ldr	r3, [r7, #12]
 8011522:	2200      	movs	r2, #0
 8011524:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8011526:	68fb      	ldr	r3, [r7, #12]
 8011528:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 801152a:	b29b      	uxth	r3, r3
 801152c:	2bff      	cmp	r3, #255	; 0xff
 801152e:	d90e      	bls.n	801154e <HAL_I2C_Master_Receive+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8011530:	68fb      	ldr	r3, [r7, #12]
 8011532:	22ff      	movs	r2, #255	; 0xff
 8011534:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8011536:	68fb      	ldr	r3, [r7, #12]
 8011538:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 801153a:	b2da      	uxtb	r2, r3
 801153c:	8979      	ldrh	r1, [r7, #10]
 801153e:	4b52      	ldr	r3, [pc, #328]	; (8011688 <HAL_I2C_Master_Receive+0x1e4>)
 8011540:	9300      	str	r3, [sp, #0]
 8011542:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8011546:	68f8      	ldr	r0, [r7, #12]
 8011548:	f000 fadc 	bl	8011b04 <I2C_TransferConfig>
 801154c:	e06d      	b.n	801162a <HAL_I2C_Master_Receive+0x186>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 801154e:	68fb      	ldr	r3, [r7, #12]
 8011550:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8011552:	b29a      	uxth	r2, r3
 8011554:	68fb      	ldr	r3, [r7, #12]
 8011556:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8011558:	68fb      	ldr	r3, [r7, #12]
 801155a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 801155c:	b2da      	uxtb	r2, r3
 801155e:	8979      	ldrh	r1, [r7, #10]
 8011560:	4b49      	ldr	r3, [pc, #292]	; (8011688 <HAL_I2C_Master_Receive+0x1e4>)
 8011562:	9300      	str	r3, [sp, #0]
 8011564:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8011568:	68f8      	ldr	r0, [r7, #12]
 801156a:	f000 facb 	bl	8011b04 <I2C_TransferConfig>
                         I2C_GENERATE_START_READ);
    }

    while (hi2c->XferCount > 0U)
 801156e:	e05c      	b.n	801162a <HAL_I2C_Master_Receive+0x186>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8011570:	697a      	ldr	r2, [r7, #20]
 8011572:	6a39      	ldr	r1, [r7, #32]
 8011574:	68f8      	ldr	r0, [r7, #12]
 8011576:	f000 f96b 	bl	8011850 <I2C_WaitOnRXNEFlagUntilTimeout>
 801157a:	4603      	mov	r3, r0
 801157c:	2b00      	cmp	r3, #0
 801157e:	d001      	beq.n	8011584 <HAL_I2C_Master_Receive+0xe0>
      {
        return HAL_ERROR;
 8011580:	2301      	movs	r3, #1
 8011582:	e07c      	b.n	801167e <HAL_I2C_Master_Receive+0x1da>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8011584:	68fb      	ldr	r3, [r7, #12]
 8011586:	681b      	ldr	r3, [r3, #0]
 8011588:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 801158a:	68fb      	ldr	r3, [r7, #12]
 801158c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801158e:	b2d2      	uxtb	r2, r2
 8011590:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8011592:	68fb      	ldr	r3, [r7, #12]
 8011594:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8011596:	1c5a      	adds	r2, r3, #1
 8011598:	68fb      	ldr	r3, [r7, #12]
 801159a:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 801159c:	68fb      	ldr	r3, [r7, #12]
 801159e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80115a0:	3b01      	subs	r3, #1
 80115a2:	b29a      	uxth	r2, r3
 80115a4:	68fb      	ldr	r3, [r7, #12]
 80115a6:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 80115a8:	68fb      	ldr	r3, [r7, #12]
 80115aa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80115ac:	b29b      	uxth	r3, r3
 80115ae:	3b01      	subs	r3, #1
 80115b0:	b29a      	uxth	r2, r3
 80115b2:	68fb      	ldr	r3, [r7, #12]
 80115b4:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80115b6:	68fb      	ldr	r3, [r7, #12]
 80115b8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80115ba:	b29b      	uxth	r3, r3
 80115bc:	2b00      	cmp	r3, #0
 80115be:	d034      	beq.n	801162a <HAL_I2C_Master_Receive+0x186>
 80115c0:	68fb      	ldr	r3, [r7, #12]
 80115c2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80115c4:	2b00      	cmp	r3, #0
 80115c6:	d130      	bne.n	801162a <HAL_I2C_Master_Receive+0x186>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80115c8:	697b      	ldr	r3, [r7, #20]
 80115ca:	9300      	str	r3, [sp, #0]
 80115cc:	6a3b      	ldr	r3, [r7, #32]
 80115ce:	2200      	movs	r2, #0
 80115d0:	2180      	movs	r1, #128	; 0x80
 80115d2:	68f8      	ldr	r0, [r7, #12]
 80115d4:	f000 f87f 	bl	80116d6 <I2C_WaitOnFlagUntilTimeout>
 80115d8:	4603      	mov	r3, r0
 80115da:	2b00      	cmp	r3, #0
 80115dc:	d001      	beq.n	80115e2 <HAL_I2C_Master_Receive+0x13e>
        {
          return HAL_ERROR;
 80115de:	2301      	movs	r3, #1
 80115e0:	e04d      	b.n	801167e <HAL_I2C_Master_Receive+0x1da>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80115e2:	68fb      	ldr	r3, [r7, #12]
 80115e4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80115e6:	b29b      	uxth	r3, r3
 80115e8:	2bff      	cmp	r3, #255	; 0xff
 80115ea:	d90e      	bls.n	801160a <HAL_I2C_Master_Receive+0x166>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80115ec:	68fb      	ldr	r3, [r7, #12]
 80115ee:	22ff      	movs	r2, #255	; 0xff
 80115f0:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80115f2:	68fb      	ldr	r3, [r7, #12]
 80115f4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80115f6:	b2da      	uxtb	r2, r3
 80115f8:	8979      	ldrh	r1, [r7, #10]
 80115fa:	2300      	movs	r3, #0
 80115fc:	9300      	str	r3, [sp, #0]
 80115fe:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8011602:	68f8      	ldr	r0, [r7, #12]
 8011604:	f000 fa7e 	bl	8011b04 <I2C_TransferConfig>
 8011608:	e00f      	b.n	801162a <HAL_I2C_Master_Receive+0x186>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 801160a:	68fb      	ldr	r3, [r7, #12]
 801160c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 801160e:	b29a      	uxth	r2, r3
 8011610:	68fb      	ldr	r3, [r7, #12]
 8011612:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8011614:	68fb      	ldr	r3, [r7, #12]
 8011616:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8011618:	b2da      	uxtb	r2, r3
 801161a:	8979      	ldrh	r1, [r7, #10]
 801161c:	2300      	movs	r3, #0
 801161e:	9300      	str	r3, [sp, #0]
 8011620:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8011624:	68f8      	ldr	r0, [r7, #12]
 8011626:	f000 fa6d 	bl	8011b04 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 801162a:	68fb      	ldr	r3, [r7, #12]
 801162c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 801162e:	b29b      	uxth	r3, r3
 8011630:	2b00      	cmp	r3, #0
 8011632:	d19d      	bne.n	8011570 <HAL_I2C_Master_Receive+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8011634:	697a      	ldr	r2, [r7, #20]
 8011636:	6a39      	ldr	r1, [r7, #32]
 8011638:	68f8      	ldr	r0, [r7, #12]
 801163a:	f000 f8cc 	bl	80117d6 <I2C_WaitOnSTOPFlagUntilTimeout>
 801163e:	4603      	mov	r3, r0
 8011640:	2b00      	cmp	r3, #0
 8011642:	d001      	beq.n	8011648 <HAL_I2C_Master_Receive+0x1a4>
    {
      return HAL_ERROR;
 8011644:	2301      	movs	r3, #1
 8011646:	e01a      	b.n	801167e <HAL_I2C_Master_Receive+0x1da>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8011648:	68fb      	ldr	r3, [r7, #12]
 801164a:	681b      	ldr	r3, [r3, #0]
 801164c:	2220      	movs	r2, #32
 801164e:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8011650:	68fb      	ldr	r3, [r7, #12]
 8011652:	681b      	ldr	r3, [r3, #0]
 8011654:	6859      	ldr	r1, [r3, #4]
 8011656:	68fb      	ldr	r3, [r7, #12]
 8011658:	681a      	ldr	r2, [r3, #0]
 801165a:	4b0c      	ldr	r3, [pc, #48]	; (801168c <HAL_I2C_Master_Receive+0x1e8>)
 801165c:	400b      	ands	r3, r1
 801165e:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8011660:	68fb      	ldr	r3, [r7, #12]
 8011662:	2220      	movs	r2, #32
 8011664:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8011668:	68fb      	ldr	r3, [r7, #12]
 801166a:	2200      	movs	r2, #0
 801166c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8011670:	68fb      	ldr	r3, [r7, #12]
 8011672:	2200      	movs	r2, #0
 8011674:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8011678:	2300      	movs	r3, #0
 801167a:	e000      	b.n	801167e <HAL_I2C_Master_Receive+0x1da>
  }
  else
  {
    return HAL_BUSY;
 801167c:	2302      	movs	r3, #2
  }
}
 801167e:	4618      	mov	r0, r3
 8011680:	3718      	adds	r7, #24
 8011682:	46bd      	mov	sp, r7
 8011684:	bd80      	pop	{r7, pc}
 8011686:	bf00      	nop
 8011688:	80002400 	.word	0x80002400
 801168c:	fe00e800 	.word	0xfe00e800

08011690 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8011690:	b480      	push	{r7}
 8011692:	b083      	sub	sp, #12
 8011694:	af00      	add	r7, sp, #0
 8011696:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8011698:	687b      	ldr	r3, [r7, #4]
 801169a:	681b      	ldr	r3, [r3, #0]
 801169c:	699b      	ldr	r3, [r3, #24]
 801169e:	f003 0302 	and.w	r3, r3, #2
 80116a2:	2b02      	cmp	r3, #2
 80116a4:	d103      	bne.n	80116ae <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 80116a6:	687b      	ldr	r3, [r7, #4]
 80116a8:	681b      	ldr	r3, [r3, #0]
 80116aa:	2200      	movs	r2, #0
 80116ac:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80116ae:	687b      	ldr	r3, [r7, #4]
 80116b0:	681b      	ldr	r3, [r3, #0]
 80116b2:	699b      	ldr	r3, [r3, #24]
 80116b4:	f003 0301 	and.w	r3, r3, #1
 80116b8:	2b01      	cmp	r3, #1
 80116ba:	d007      	beq.n	80116cc <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 80116bc:	687b      	ldr	r3, [r7, #4]
 80116be:	681b      	ldr	r3, [r3, #0]
 80116c0:	699a      	ldr	r2, [r3, #24]
 80116c2:	687b      	ldr	r3, [r7, #4]
 80116c4:	681b      	ldr	r3, [r3, #0]
 80116c6:	f042 0201 	orr.w	r2, r2, #1
 80116ca:	619a      	str	r2, [r3, #24]
  }
}
 80116cc:	bf00      	nop
 80116ce:	370c      	adds	r7, #12
 80116d0:	46bd      	mov	sp, r7
 80116d2:	bc80      	pop	{r7}
 80116d4:	4770      	bx	lr

080116d6 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 80116d6:	b580      	push	{r7, lr}
 80116d8:	b084      	sub	sp, #16
 80116da:	af00      	add	r7, sp, #0
 80116dc:	60f8      	str	r0, [r7, #12]
 80116de:	60b9      	str	r1, [r7, #8]
 80116e0:	603b      	str	r3, [r7, #0]
 80116e2:	4613      	mov	r3, r2
 80116e4:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80116e6:	e022      	b.n	801172e <I2C_WaitOnFlagUntilTimeout+0x58>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80116e8:	683b      	ldr	r3, [r7, #0]
 80116ea:	f1b3 3fff 	cmp.w	r3, #4294967295
 80116ee:	d01e      	beq.n	801172e <I2C_WaitOnFlagUntilTimeout+0x58>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80116f0:	f7fe fbc2 	bl	800fe78 <HAL_GetTick>
 80116f4:	4602      	mov	r2, r0
 80116f6:	69bb      	ldr	r3, [r7, #24]
 80116f8:	1ad3      	subs	r3, r2, r3
 80116fa:	683a      	ldr	r2, [r7, #0]
 80116fc:	429a      	cmp	r2, r3
 80116fe:	d302      	bcc.n	8011706 <I2C_WaitOnFlagUntilTimeout+0x30>
 8011700:	683b      	ldr	r3, [r7, #0]
 8011702:	2b00      	cmp	r3, #0
 8011704:	d113      	bne.n	801172e <I2C_WaitOnFlagUntilTimeout+0x58>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8011706:	68fb      	ldr	r3, [r7, #12]
 8011708:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 801170a:	f043 0220 	orr.w	r2, r3, #32
 801170e:	68fb      	ldr	r3, [r7, #12]
 8011710:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8011712:	68fb      	ldr	r3, [r7, #12]
 8011714:	2220      	movs	r2, #32
 8011716:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 801171a:	68fb      	ldr	r3, [r7, #12]
 801171c:	2200      	movs	r2, #0
 801171e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8011722:	68fb      	ldr	r3, [r7, #12]
 8011724:	2200      	movs	r2, #0
 8011726:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 801172a:	2301      	movs	r3, #1
 801172c:	e00f      	b.n	801174e <I2C_WaitOnFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 801172e:	68fb      	ldr	r3, [r7, #12]
 8011730:	681b      	ldr	r3, [r3, #0]
 8011732:	699a      	ldr	r2, [r3, #24]
 8011734:	68bb      	ldr	r3, [r7, #8]
 8011736:	4013      	ands	r3, r2
 8011738:	68ba      	ldr	r2, [r7, #8]
 801173a:	429a      	cmp	r2, r3
 801173c:	bf0c      	ite	eq
 801173e:	2301      	moveq	r3, #1
 8011740:	2300      	movne	r3, #0
 8011742:	b2db      	uxtb	r3, r3
 8011744:	461a      	mov	r2, r3
 8011746:	79fb      	ldrb	r3, [r7, #7]
 8011748:	429a      	cmp	r2, r3
 801174a:	d0cd      	beq.n	80116e8 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 801174c:	2300      	movs	r3, #0
}
 801174e:	4618      	mov	r0, r3
 8011750:	3710      	adds	r7, #16
 8011752:	46bd      	mov	sp, r7
 8011754:	bd80      	pop	{r7, pc}

08011756 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8011756:	b580      	push	{r7, lr}
 8011758:	b084      	sub	sp, #16
 801175a:	af00      	add	r7, sp, #0
 801175c:	60f8      	str	r0, [r7, #12]
 801175e:	60b9      	str	r1, [r7, #8]
 8011760:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8011762:	e02c      	b.n	80117be <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8011764:	687a      	ldr	r2, [r7, #4]
 8011766:	68b9      	ldr	r1, [r7, #8]
 8011768:	68f8      	ldr	r0, [r7, #12]
 801176a:	f000 f8eb 	bl	8011944 <I2C_IsErrorOccurred>
 801176e:	4603      	mov	r3, r0
 8011770:	2b00      	cmp	r3, #0
 8011772:	d001      	beq.n	8011778 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8011774:	2301      	movs	r3, #1
 8011776:	e02a      	b.n	80117ce <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8011778:	68bb      	ldr	r3, [r7, #8]
 801177a:	f1b3 3fff 	cmp.w	r3, #4294967295
 801177e:	d01e      	beq.n	80117be <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8011780:	f7fe fb7a 	bl	800fe78 <HAL_GetTick>
 8011784:	4602      	mov	r2, r0
 8011786:	687b      	ldr	r3, [r7, #4]
 8011788:	1ad3      	subs	r3, r2, r3
 801178a:	68ba      	ldr	r2, [r7, #8]
 801178c:	429a      	cmp	r2, r3
 801178e:	d302      	bcc.n	8011796 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8011790:	68bb      	ldr	r3, [r7, #8]
 8011792:	2b00      	cmp	r3, #0
 8011794:	d113      	bne.n	80117be <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8011796:	68fb      	ldr	r3, [r7, #12]
 8011798:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 801179a:	f043 0220 	orr.w	r2, r3, #32
 801179e:	68fb      	ldr	r3, [r7, #12]
 80117a0:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80117a2:	68fb      	ldr	r3, [r7, #12]
 80117a4:	2220      	movs	r2, #32
 80117a6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80117aa:	68fb      	ldr	r3, [r7, #12]
 80117ac:	2200      	movs	r2, #0
 80117ae:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80117b2:	68fb      	ldr	r3, [r7, #12]
 80117b4:	2200      	movs	r2, #0
 80117b6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 80117ba:	2301      	movs	r3, #1
 80117bc:	e007      	b.n	80117ce <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80117be:	68fb      	ldr	r3, [r7, #12]
 80117c0:	681b      	ldr	r3, [r3, #0]
 80117c2:	699b      	ldr	r3, [r3, #24]
 80117c4:	f003 0302 	and.w	r3, r3, #2
 80117c8:	2b02      	cmp	r3, #2
 80117ca:	d1cb      	bne.n	8011764 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80117cc:	2300      	movs	r3, #0
}
 80117ce:	4618      	mov	r0, r3
 80117d0:	3710      	adds	r7, #16
 80117d2:	46bd      	mov	sp, r7
 80117d4:	bd80      	pop	{r7, pc}

080117d6 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80117d6:	b580      	push	{r7, lr}
 80117d8:	b084      	sub	sp, #16
 80117da:	af00      	add	r7, sp, #0
 80117dc:	60f8      	str	r0, [r7, #12]
 80117de:	60b9      	str	r1, [r7, #8]
 80117e0:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80117e2:	e028      	b.n	8011836 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80117e4:	687a      	ldr	r2, [r7, #4]
 80117e6:	68b9      	ldr	r1, [r7, #8]
 80117e8:	68f8      	ldr	r0, [r7, #12]
 80117ea:	f000 f8ab 	bl	8011944 <I2C_IsErrorOccurred>
 80117ee:	4603      	mov	r3, r0
 80117f0:	2b00      	cmp	r3, #0
 80117f2:	d001      	beq.n	80117f8 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80117f4:	2301      	movs	r3, #1
 80117f6:	e026      	b.n	8011846 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80117f8:	f7fe fb3e 	bl	800fe78 <HAL_GetTick>
 80117fc:	4602      	mov	r2, r0
 80117fe:	687b      	ldr	r3, [r7, #4]
 8011800:	1ad3      	subs	r3, r2, r3
 8011802:	68ba      	ldr	r2, [r7, #8]
 8011804:	429a      	cmp	r2, r3
 8011806:	d302      	bcc.n	801180e <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8011808:	68bb      	ldr	r3, [r7, #8]
 801180a:	2b00      	cmp	r3, #0
 801180c:	d113      	bne.n	8011836 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 801180e:	68fb      	ldr	r3, [r7, #12]
 8011810:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8011812:	f043 0220 	orr.w	r2, r3, #32
 8011816:	68fb      	ldr	r3, [r7, #12]
 8011818:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 801181a:	68fb      	ldr	r3, [r7, #12]
 801181c:	2220      	movs	r2, #32
 801181e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8011822:	68fb      	ldr	r3, [r7, #12]
 8011824:	2200      	movs	r2, #0
 8011826:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 801182a:	68fb      	ldr	r3, [r7, #12]
 801182c:	2200      	movs	r2, #0
 801182e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 8011832:	2301      	movs	r3, #1
 8011834:	e007      	b.n	8011846 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8011836:	68fb      	ldr	r3, [r7, #12]
 8011838:	681b      	ldr	r3, [r3, #0]
 801183a:	699b      	ldr	r3, [r3, #24]
 801183c:	f003 0320 	and.w	r3, r3, #32
 8011840:	2b20      	cmp	r3, #32
 8011842:	d1cf      	bne.n	80117e4 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8011844:	2300      	movs	r3, #0
}
 8011846:	4618      	mov	r0, r3
 8011848:	3710      	adds	r7, #16
 801184a:	46bd      	mov	sp, r7
 801184c:	bd80      	pop	{r7, pc}
	...

08011850 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8011850:	b580      	push	{r7, lr}
 8011852:	b084      	sub	sp, #16
 8011854:	af00      	add	r7, sp, #0
 8011856:	60f8      	str	r0, [r7, #12]
 8011858:	60b9      	str	r1, [r7, #8]
 801185a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 801185c:	e064      	b.n	8011928 <I2C_WaitOnRXNEFlagUntilTimeout+0xd8>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 801185e:	687a      	ldr	r2, [r7, #4]
 8011860:	68b9      	ldr	r1, [r7, #8]
 8011862:	68f8      	ldr	r0, [r7, #12]
 8011864:	f000 f86e 	bl	8011944 <I2C_IsErrorOccurred>
 8011868:	4603      	mov	r3, r0
 801186a:	2b00      	cmp	r3, #0
 801186c:	d001      	beq.n	8011872 <I2C_WaitOnRXNEFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 801186e:	2301      	movs	r3, #1
 8011870:	e062      	b.n	8011938 <I2C_WaitOnRXNEFlagUntilTimeout+0xe8>
    }

    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8011872:	68fb      	ldr	r3, [r7, #12]
 8011874:	681b      	ldr	r3, [r3, #0]
 8011876:	699b      	ldr	r3, [r3, #24]
 8011878:	f003 0320 	and.w	r3, r3, #32
 801187c:	2b20      	cmp	r3, #32
 801187e:	d138      	bne.n	80118f2 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 8011880:	68fb      	ldr	r3, [r7, #12]
 8011882:	681b      	ldr	r3, [r3, #0]
 8011884:	699b      	ldr	r3, [r3, #24]
 8011886:	f003 0304 	and.w	r3, r3, #4
 801188a:	2b04      	cmp	r3, #4
 801188c:	d105      	bne.n	801189a <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
 801188e:	68fb      	ldr	r3, [r7, #12]
 8011890:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8011892:	2b00      	cmp	r3, #0
 8011894:	d001      	beq.n	801189a <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        return HAL_OK;
 8011896:	2300      	movs	r3, #0
 8011898:	e04e      	b.n	8011938 <I2C_WaitOnRXNEFlagUntilTimeout+0xe8>
      }
      else
      {
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 801189a:	68fb      	ldr	r3, [r7, #12]
 801189c:	681b      	ldr	r3, [r3, #0]
 801189e:	699b      	ldr	r3, [r3, #24]
 80118a0:	f003 0310 	and.w	r3, r3, #16
 80118a4:	2b10      	cmp	r3, #16
 80118a6:	d107      	bne.n	80118b8 <I2C_WaitOnRXNEFlagUntilTimeout+0x68>
        {
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80118a8:	68fb      	ldr	r3, [r7, #12]
 80118aa:	681b      	ldr	r3, [r3, #0]
 80118ac:	2210      	movs	r2, #16
 80118ae:	61da      	str	r2, [r3, #28]
          hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 80118b0:	68fb      	ldr	r3, [r7, #12]
 80118b2:	2204      	movs	r2, #4
 80118b4:	645a      	str	r2, [r3, #68]	; 0x44
 80118b6:	e002      	b.n	80118be <I2C_WaitOnRXNEFlagUntilTimeout+0x6e>
        }
        else
        {
          hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80118b8:	68fb      	ldr	r3, [r7, #12]
 80118ba:	2200      	movs	r2, #0
 80118bc:	645a      	str	r2, [r3, #68]	; 0x44
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80118be:	68fb      	ldr	r3, [r7, #12]
 80118c0:	681b      	ldr	r3, [r3, #0]
 80118c2:	2220      	movs	r2, #32
 80118c4:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 80118c6:	68fb      	ldr	r3, [r7, #12]
 80118c8:	681b      	ldr	r3, [r3, #0]
 80118ca:	6859      	ldr	r1, [r3, #4]
 80118cc:	68fb      	ldr	r3, [r7, #12]
 80118ce:	681a      	ldr	r2, [r3, #0]
 80118d0:	4b1b      	ldr	r3, [pc, #108]	; (8011940 <I2C_WaitOnRXNEFlagUntilTimeout+0xf0>)
 80118d2:	400b      	ands	r3, r1
 80118d4:	6053      	str	r3, [r2, #4]

        hi2c->State = HAL_I2C_STATE_READY;
 80118d6:	68fb      	ldr	r3, [r7, #12]
 80118d8:	2220      	movs	r2, #32
 80118da:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80118de:	68fb      	ldr	r3, [r7, #12]
 80118e0:	2200      	movs	r2, #0
 80118e2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80118e6:	68fb      	ldr	r3, [r7, #12]
 80118e8:	2200      	movs	r2, #0
 80118ea:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 80118ee:	2301      	movs	r3, #1
 80118f0:	e022      	b.n	8011938 <I2C_WaitOnRXNEFlagUntilTimeout+0xe8>
      }
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80118f2:	f7fe fac1 	bl	800fe78 <HAL_GetTick>
 80118f6:	4602      	mov	r2, r0
 80118f8:	687b      	ldr	r3, [r7, #4]
 80118fa:	1ad3      	subs	r3, r2, r3
 80118fc:	68ba      	ldr	r2, [r7, #8]
 80118fe:	429a      	cmp	r2, r3
 8011900:	d302      	bcc.n	8011908 <I2C_WaitOnRXNEFlagUntilTimeout+0xb8>
 8011902:	68bb      	ldr	r3, [r7, #8]
 8011904:	2b00      	cmp	r3, #0
 8011906:	d10f      	bne.n	8011928 <I2C_WaitOnRXNEFlagUntilTimeout+0xd8>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8011908:	68fb      	ldr	r3, [r7, #12]
 801190a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 801190c:	f043 0220 	orr.w	r2, r3, #32
 8011910:	68fb      	ldr	r3, [r7, #12]
 8011912:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8011914:	68fb      	ldr	r3, [r7, #12]
 8011916:	2220      	movs	r2, #32
 8011918:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 801191c:	68fb      	ldr	r3, [r7, #12]
 801191e:	2200      	movs	r2, #0
 8011920:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 8011924:	2301      	movs	r3, #1
 8011926:	e007      	b.n	8011938 <I2C_WaitOnRXNEFlagUntilTimeout+0xe8>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8011928:	68fb      	ldr	r3, [r7, #12]
 801192a:	681b      	ldr	r3, [r3, #0]
 801192c:	699b      	ldr	r3, [r3, #24]
 801192e:	f003 0304 	and.w	r3, r3, #4
 8011932:	2b04      	cmp	r3, #4
 8011934:	d193      	bne.n	801185e <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8011936:	2300      	movs	r3, #0
}
 8011938:	4618      	mov	r0, r3
 801193a:	3710      	adds	r7, #16
 801193c:	46bd      	mov	sp, r7
 801193e:	bd80      	pop	{r7, pc}
 8011940:	fe00e800 	.word	0xfe00e800

08011944 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8011944:	b580      	push	{r7, lr}
 8011946:	b08a      	sub	sp, #40	; 0x28
 8011948:	af00      	add	r7, sp, #0
 801194a:	60f8      	str	r0, [r7, #12]
 801194c:	60b9      	str	r1, [r7, #8]
 801194e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8011950:	2300      	movs	r3, #0
 8011952:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8011956:	68fb      	ldr	r3, [r7, #12]
 8011958:	681b      	ldr	r3, [r3, #0]
 801195a:	699b      	ldr	r3, [r3, #24]
 801195c:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 801195e:	2300      	movs	r3, #0
 8011960:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8011962:	687b      	ldr	r3, [r7, #4]
 8011964:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8011966:	69bb      	ldr	r3, [r7, #24]
 8011968:	f003 0310 	and.w	r3, r3, #16
 801196c:	2b00      	cmp	r3, #0
 801196e:	d068      	beq.n	8011a42 <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8011970:	68fb      	ldr	r3, [r7, #12]
 8011972:	681b      	ldr	r3, [r3, #0]
 8011974:	2210      	movs	r2, #16
 8011976:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8011978:	e049      	b.n	8011a0e <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 801197a:	68bb      	ldr	r3, [r7, #8]
 801197c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011980:	d045      	beq.n	8011a0e <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8011982:	f7fe fa79 	bl	800fe78 <HAL_GetTick>
 8011986:	4602      	mov	r2, r0
 8011988:	69fb      	ldr	r3, [r7, #28]
 801198a:	1ad3      	subs	r3, r2, r3
 801198c:	68ba      	ldr	r2, [r7, #8]
 801198e:	429a      	cmp	r2, r3
 8011990:	d302      	bcc.n	8011998 <I2C_IsErrorOccurred+0x54>
 8011992:	68bb      	ldr	r3, [r7, #8]
 8011994:	2b00      	cmp	r3, #0
 8011996:	d13a      	bne.n	8011a0e <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8011998:	68fb      	ldr	r3, [r7, #12]
 801199a:	681b      	ldr	r3, [r3, #0]
 801199c:	685b      	ldr	r3, [r3, #4]
 801199e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80119a2:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 80119a4:	68fb      	ldr	r3, [r7, #12]
 80119a6:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80119aa:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 80119ac:	68fb      	ldr	r3, [r7, #12]
 80119ae:	681b      	ldr	r3, [r3, #0]
 80119b0:	699b      	ldr	r3, [r3, #24]
 80119b2:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80119b6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80119ba:	d121      	bne.n	8011a00 <I2C_IsErrorOccurred+0xbc>
 80119bc:	697b      	ldr	r3, [r7, #20]
 80119be:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80119c2:	d01d      	beq.n	8011a00 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 80119c4:	7cfb      	ldrb	r3, [r7, #19]
 80119c6:	2b20      	cmp	r3, #32
 80119c8:	d01a      	beq.n	8011a00 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 80119ca:	68fb      	ldr	r3, [r7, #12]
 80119cc:	681b      	ldr	r3, [r3, #0]
 80119ce:	685a      	ldr	r2, [r3, #4]
 80119d0:	68fb      	ldr	r3, [r7, #12]
 80119d2:	681b      	ldr	r3, [r3, #0]
 80119d4:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80119d8:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 80119da:	f7fe fa4d 	bl	800fe78 <HAL_GetTick>
 80119de:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80119e0:	e00e      	b.n	8011a00 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 80119e2:	f7fe fa49 	bl	800fe78 <HAL_GetTick>
 80119e6:	4602      	mov	r2, r0
 80119e8:	69fb      	ldr	r3, [r7, #28]
 80119ea:	1ad3      	subs	r3, r2, r3
 80119ec:	2b19      	cmp	r3, #25
 80119ee:	d907      	bls.n	8011a00 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |=HAL_I2C_ERROR_TIMEOUT;
 80119f0:	6a3b      	ldr	r3, [r7, #32]
 80119f2:	f043 0320 	orr.w	r3, r3, #32
 80119f6:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 80119f8:	2301      	movs	r3, #1
 80119fa:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

              break;
 80119fe:	e006      	b.n	8011a0e <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8011a00:	68fb      	ldr	r3, [r7, #12]
 8011a02:	681b      	ldr	r3, [r3, #0]
 8011a04:	699b      	ldr	r3, [r3, #24]
 8011a06:	f003 0320 	and.w	r3, r3, #32
 8011a0a:	2b20      	cmp	r3, #32
 8011a0c:	d1e9      	bne.n	80119e2 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8011a0e:	68fb      	ldr	r3, [r7, #12]
 8011a10:	681b      	ldr	r3, [r3, #0]
 8011a12:	699b      	ldr	r3, [r3, #24]
 8011a14:	f003 0320 	and.w	r3, r3, #32
 8011a18:	2b20      	cmp	r3, #32
 8011a1a:	d003      	beq.n	8011a24 <I2C_IsErrorOccurred+0xe0>
 8011a1c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8011a20:	2b00      	cmp	r3, #0
 8011a22:	d0aa      	beq.n	801197a <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8011a24:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8011a28:	2b00      	cmp	r3, #0
 8011a2a:	d103      	bne.n	8011a34 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8011a2c:	68fb      	ldr	r3, [r7, #12]
 8011a2e:	681b      	ldr	r3, [r3, #0]
 8011a30:	2220      	movs	r2, #32
 8011a32:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8011a34:	6a3b      	ldr	r3, [r7, #32]
 8011a36:	f043 0304 	orr.w	r3, r3, #4
 8011a3a:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8011a3c:	2301      	movs	r3, #1
 8011a3e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8011a42:	68fb      	ldr	r3, [r7, #12]
 8011a44:	681b      	ldr	r3, [r3, #0]
 8011a46:	699b      	ldr	r3, [r3, #24]
 8011a48:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8011a4a:	69bb      	ldr	r3, [r7, #24]
 8011a4c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8011a50:	2b00      	cmp	r3, #0
 8011a52:	d00b      	beq.n	8011a6c <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8011a54:	6a3b      	ldr	r3, [r7, #32]
 8011a56:	f043 0301 	orr.w	r3, r3, #1
 8011a5a:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8011a5c:	68fb      	ldr	r3, [r7, #12]
 8011a5e:	681b      	ldr	r3, [r3, #0]
 8011a60:	f44f 7280 	mov.w	r2, #256	; 0x100
 8011a64:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8011a66:	2301      	movs	r3, #1
 8011a68:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8011a6c:	69bb      	ldr	r3, [r7, #24]
 8011a6e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8011a72:	2b00      	cmp	r3, #0
 8011a74:	d00b      	beq.n	8011a8e <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8011a76:	6a3b      	ldr	r3, [r7, #32]
 8011a78:	f043 0308 	orr.w	r3, r3, #8
 8011a7c:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8011a7e:	68fb      	ldr	r3, [r7, #12]
 8011a80:	681b      	ldr	r3, [r3, #0]
 8011a82:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8011a86:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8011a88:	2301      	movs	r3, #1
 8011a8a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8011a8e:	69bb      	ldr	r3, [r7, #24]
 8011a90:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8011a94:	2b00      	cmp	r3, #0
 8011a96:	d00b      	beq.n	8011ab0 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8011a98:	6a3b      	ldr	r3, [r7, #32]
 8011a9a:	f043 0302 	orr.w	r3, r3, #2
 8011a9e:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8011aa0:	68fb      	ldr	r3, [r7, #12]
 8011aa2:	681b      	ldr	r3, [r3, #0]
 8011aa4:	f44f 7200 	mov.w	r2, #512	; 0x200
 8011aa8:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8011aaa:	2301      	movs	r3, #1
 8011aac:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  if (status != HAL_OK)
 8011ab0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8011ab4:	2b00      	cmp	r3, #0
 8011ab6:	d01c      	beq.n	8011af2 <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8011ab8:	68f8      	ldr	r0, [r7, #12]
 8011aba:	f7ff fde9 	bl	8011690 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8011abe:	68fb      	ldr	r3, [r7, #12]
 8011ac0:	681b      	ldr	r3, [r3, #0]
 8011ac2:	6859      	ldr	r1, [r3, #4]
 8011ac4:	68fb      	ldr	r3, [r7, #12]
 8011ac6:	681a      	ldr	r2, [r3, #0]
 8011ac8:	4b0d      	ldr	r3, [pc, #52]	; (8011b00 <I2C_IsErrorOccurred+0x1bc>)
 8011aca:	400b      	ands	r3, r1
 8011acc:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8011ace:	68fb      	ldr	r3, [r7, #12]
 8011ad0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8011ad2:	6a3b      	ldr	r3, [r7, #32]
 8011ad4:	431a      	orrs	r2, r3
 8011ad6:	68fb      	ldr	r3, [r7, #12]
 8011ad8:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8011ada:	68fb      	ldr	r3, [r7, #12]
 8011adc:	2220      	movs	r2, #32
 8011ade:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8011ae2:	68fb      	ldr	r3, [r7, #12]
 8011ae4:	2200      	movs	r2, #0
 8011ae6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8011aea:	68fb      	ldr	r3, [r7, #12]
 8011aec:	2200      	movs	r2, #0
 8011aee:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  }

  return status;
 8011af2:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 8011af6:	4618      	mov	r0, r3
 8011af8:	3728      	adds	r7, #40	; 0x28
 8011afa:	46bd      	mov	sp, r7
 8011afc:	bd80      	pop	{r7, pc}
 8011afe:	bf00      	nop
 8011b00:	fe00e800 	.word	0xfe00e800

08011b04 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8011b04:	b480      	push	{r7}
 8011b06:	b087      	sub	sp, #28
 8011b08:	af00      	add	r7, sp, #0
 8011b0a:	60f8      	str	r0, [r7, #12]
 8011b0c:	607b      	str	r3, [r7, #4]
 8011b0e:	460b      	mov	r3, r1
 8011b10:	817b      	strh	r3, [r7, #10]
 8011b12:	4613      	mov	r3, r2
 8011b14:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8011b16:	897b      	ldrh	r3, [r7, #10]
 8011b18:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8011b1c:	7a7b      	ldrb	r3, [r7, #9]
 8011b1e:	041b      	lsls	r3, r3, #16
 8011b20:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8011b24:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8011b26:	687b      	ldr	r3, [r7, #4]
 8011b28:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8011b2a:	6a3b      	ldr	r3, [r7, #32]
 8011b2c:	4313      	orrs	r3, r2
 8011b2e:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8011b32:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8011b34:	68fb      	ldr	r3, [r7, #12]
 8011b36:	681b      	ldr	r3, [r3, #0]
 8011b38:	685a      	ldr	r2, [r3, #4]
 8011b3a:	6a3b      	ldr	r3, [r7, #32]
 8011b3c:	0d5b      	lsrs	r3, r3, #21
 8011b3e:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 8011b42:	4b07      	ldr	r3, [pc, #28]	; (8011b60 <I2C_TransferConfig+0x5c>)
 8011b44:	430b      	orrs	r3, r1
 8011b46:	43db      	mvns	r3, r3
 8011b48:	ea02 0103 	and.w	r1, r2, r3
 8011b4c:	68fb      	ldr	r3, [r7, #12]
 8011b4e:	681b      	ldr	r3, [r3, #0]
 8011b50:	697a      	ldr	r2, [r7, #20]
 8011b52:	430a      	orrs	r2, r1
 8011b54:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8011b56:	bf00      	nop
 8011b58:	371c      	adds	r7, #28
 8011b5a:	46bd      	mov	sp, r7
 8011b5c:	bc80      	pop	{r7}
 8011b5e:	4770      	bx	lr
 8011b60:	03ff63ff 	.word	0x03ff63ff

08011b64 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8011b64:	b480      	push	{r7}
 8011b66:	b083      	sub	sp, #12
 8011b68:	af00      	add	r7, sp, #0
 8011b6a:	6078      	str	r0, [r7, #4]
 8011b6c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8011b6e:	687b      	ldr	r3, [r7, #4]
 8011b70:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8011b74:	b2db      	uxtb	r3, r3
 8011b76:	2b20      	cmp	r3, #32
 8011b78:	d138      	bne.n	8011bec <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8011b7a:	687b      	ldr	r3, [r7, #4]
 8011b7c:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8011b80:	2b01      	cmp	r3, #1
 8011b82:	d101      	bne.n	8011b88 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8011b84:	2302      	movs	r3, #2
 8011b86:	e032      	b.n	8011bee <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8011b88:	687b      	ldr	r3, [r7, #4]
 8011b8a:	2201      	movs	r2, #1
 8011b8c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8011b90:	687b      	ldr	r3, [r7, #4]
 8011b92:	2224      	movs	r2, #36	; 0x24
 8011b94:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8011b98:	687b      	ldr	r3, [r7, #4]
 8011b9a:	681b      	ldr	r3, [r3, #0]
 8011b9c:	681a      	ldr	r2, [r3, #0]
 8011b9e:	687b      	ldr	r3, [r7, #4]
 8011ba0:	681b      	ldr	r3, [r3, #0]
 8011ba2:	f022 0201 	bic.w	r2, r2, #1
 8011ba6:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8011ba8:	687b      	ldr	r3, [r7, #4]
 8011baa:	681b      	ldr	r3, [r3, #0]
 8011bac:	681a      	ldr	r2, [r3, #0]
 8011bae:	687b      	ldr	r3, [r7, #4]
 8011bb0:	681b      	ldr	r3, [r3, #0]
 8011bb2:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8011bb6:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8011bb8:	687b      	ldr	r3, [r7, #4]
 8011bba:	681b      	ldr	r3, [r3, #0]
 8011bbc:	6819      	ldr	r1, [r3, #0]
 8011bbe:	687b      	ldr	r3, [r7, #4]
 8011bc0:	681b      	ldr	r3, [r3, #0]
 8011bc2:	683a      	ldr	r2, [r7, #0]
 8011bc4:	430a      	orrs	r2, r1
 8011bc6:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8011bc8:	687b      	ldr	r3, [r7, #4]
 8011bca:	681b      	ldr	r3, [r3, #0]
 8011bcc:	681a      	ldr	r2, [r3, #0]
 8011bce:	687b      	ldr	r3, [r7, #4]
 8011bd0:	681b      	ldr	r3, [r3, #0]
 8011bd2:	f042 0201 	orr.w	r2, r2, #1
 8011bd6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8011bd8:	687b      	ldr	r3, [r7, #4]
 8011bda:	2220      	movs	r2, #32
 8011bdc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8011be0:	687b      	ldr	r3, [r7, #4]
 8011be2:	2200      	movs	r2, #0
 8011be4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8011be8:	2300      	movs	r3, #0
 8011bea:	e000      	b.n	8011bee <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8011bec:	2302      	movs	r3, #2
  }
}
 8011bee:	4618      	mov	r0, r3
 8011bf0:	370c      	adds	r7, #12
 8011bf2:	46bd      	mov	sp, r7
 8011bf4:	bc80      	pop	{r7}
 8011bf6:	4770      	bx	lr

08011bf8 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8011bf8:	b480      	push	{r7}
 8011bfa:	b085      	sub	sp, #20
 8011bfc:	af00      	add	r7, sp, #0
 8011bfe:	6078      	str	r0, [r7, #4]
 8011c00:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8011c02:	687b      	ldr	r3, [r7, #4]
 8011c04:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8011c08:	b2db      	uxtb	r3, r3
 8011c0a:	2b20      	cmp	r3, #32
 8011c0c:	d139      	bne.n	8011c82 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8011c0e:	687b      	ldr	r3, [r7, #4]
 8011c10:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8011c14:	2b01      	cmp	r3, #1
 8011c16:	d101      	bne.n	8011c1c <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8011c18:	2302      	movs	r3, #2
 8011c1a:	e033      	b.n	8011c84 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8011c1c:	687b      	ldr	r3, [r7, #4]
 8011c1e:	2201      	movs	r2, #1
 8011c20:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8011c24:	687b      	ldr	r3, [r7, #4]
 8011c26:	2224      	movs	r2, #36	; 0x24
 8011c28:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8011c2c:	687b      	ldr	r3, [r7, #4]
 8011c2e:	681b      	ldr	r3, [r3, #0]
 8011c30:	681a      	ldr	r2, [r3, #0]
 8011c32:	687b      	ldr	r3, [r7, #4]
 8011c34:	681b      	ldr	r3, [r3, #0]
 8011c36:	f022 0201 	bic.w	r2, r2, #1
 8011c3a:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8011c3c:	687b      	ldr	r3, [r7, #4]
 8011c3e:	681b      	ldr	r3, [r3, #0]
 8011c40:	681b      	ldr	r3, [r3, #0]
 8011c42:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8011c44:	68fb      	ldr	r3, [r7, #12]
 8011c46:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8011c4a:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8011c4c:	683b      	ldr	r3, [r7, #0]
 8011c4e:	021b      	lsls	r3, r3, #8
 8011c50:	68fa      	ldr	r2, [r7, #12]
 8011c52:	4313      	orrs	r3, r2
 8011c54:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8011c56:	687b      	ldr	r3, [r7, #4]
 8011c58:	681b      	ldr	r3, [r3, #0]
 8011c5a:	68fa      	ldr	r2, [r7, #12]
 8011c5c:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8011c5e:	687b      	ldr	r3, [r7, #4]
 8011c60:	681b      	ldr	r3, [r3, #0]
 8011c62:	681a      	ldr	r2, [r3, #0]
 8011c64:	687b      	ldr	r3, [r7, #4]
 8011c66:	681b      	ldr	r3, [r3, #0]
 8011c68:	f042 0201 	orr.w	r2, r2, #1
 8011c6c:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8011c6e:	687b      	ldr	r3, [r7, #4]
 8011c70:	2220      	movs	r2, #32
 8011c72:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8011c76:	687b      	ldr	r3, [r7, #4]
 8011c78:	2200      	movs	r2, #0
 8011c7a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8011c7e:	2300      	movs	r3, #0
 8011c80:	e000      	b.n	8011c84 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8011c82:	2302      	movs	r3, #2
  }
}
 8011c84:	4618      	mov	r0, r3
 8011c86:	3714      	adds	r7, #20
 8011c88:	46bd      	mov	sp, r7
 8011c8a:	bc80      	pop	{r7}
 8011c8c:	4770      	bx	lr

08011c8e <LL_RCC_SetLPTIMClockSource>:
  *         @arg @ref LL_RCC_LPTIM3_CLKSOURCE_HSI
  *         @arg @ref LL_RCC_LPTIM3_CLKSOURCE_LSE
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetLPTIMClockSource(uint32_t LPTIMxSource)
{
 8011c8e:	b480      	push	{r7}
 8011c90:	b083      	sub	sp, #12
 8011c92:	af00      	add	r7, sp, #0
 8011c94:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, (LPTIMxSource & 0xFFFF0000U), (LPTIMxSource << 16));
 8011c96:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8011c9a:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8011c9e:	687b      	ldr	r3, [r7, #4]
 8011ca0:	0c1b      	lsrs	r3, r3, #16
 8011ca2:	041b      	lsls	r3, r3, #16
 8011ca4:	43db      	mvns	r3, r3
 8011ca6:	401a      	ands	r2, r3
 8011ca8:	687b      	ldr	r3, [r7, #4]
 8011caa:	041b      	lsls	r3, r3, #16
 8011cac:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8011cb0:	4313      	orrs	r3, r2
 8011cb2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8011cb6:	bf00      	nop
 8011cb8:	370c      	adds	r7, #12
 8011cba:	46bd      	mov	sp, r7
 8011cbc:	bc80      	pop	{r7}
 8011cbe:	4770      	bx	lr

08011cc0 <LL_RCC_GetLPTIMClockSource>:
  *         @arg @ref LL_RCC_LPTIM3_CLKSOURCE_HSI
  *         @arg @ref LL_RCC_LPTIM3_CLKSOURCE_LSE

  */
__STATIC_INLINE uint32_t LL_RCC_GetLPTIMClockSource(uint32_t LPTIMx)
{
 8011cc0:	b480      	push	{r7}
 8011cc2:	b083      	sub	sp, #12
 8011cc4:	af00      	add	r7, sp, #0
 8011cc6:	6078      	str	r0, [r7, #4]
  return (uint32_t)((READ_BIT(RCC->CCIPR, LPTIMx) >> 16) | LPTIMx);
 8011cc8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8011ccc:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8011cd0:	687b      	ldr	r3, [r7, #4]
 8011cd2:	4013      	ands	r3, r2
 8011cd4:	0c1a      	lsrs	r2, r3, #16
 8011cd6:	687b      	ldr	r3, [r7, #4]
 8011cd8:	4313      	orrs	r3, r2
}
 8011cda:	4618      	mov	r0, r3
 8011cdc:	370c      	adds	r7, #12
 8011cde:	46bd      	mov	sp, r7
 8011ce0:	bc80      	pop	{r7}
 8011ce2:	4770      	bx	lr

08011ce4 <LL_APB1_GRP1_ForceReset>:
{
 8011ce4:	b480      	push	{r7}
 8011ce6:	b083      	sub	sp, #12
 8011ce8:	af00      	add	r7, sp, #0
 8011cea:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1RSTR1, Periphs);
 8011cec:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8011cf0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8011cf2:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8011cf6:	687b      	ldr	r3, [r7, #4]
 8011cf8:	4313      	orrs	r3, r2
 8011cfa:	638b      	str	r3, [r1, #56]	; 0x38
}
 8011cfc:	bf00      	nop
 8011cfe:	370c      	adds	r7, #12
 8011d00:	46bd      	mov	sp, r7
 8011d02:	bc80      	pop	{r7}
 8011d04:	4770      	bx	lr

08011d06 <LL_APB1_GRP2_ForceReset>:
{
 8011d06:	b480      	push	{r7}
 8011d08:	b083      	sub	sp, #12
 8011d0a:	af00      	add	r7, sp, #0
 8011d0c:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1RSTR2, Periphs);
 8011d0e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8011d12:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8011d14:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8011d18:	687b      	ldr	r3, [r7, #4]
 8011d1a:	4313      	orrs	r3, r2
 8011d1c:	63cb      	str	r3, [r1, #60]	; 0x3c
}
 8011d1e:	bf00      	nop
 8011d20:	370c      	adds	r7, #12
 8011d22:	46bd      	mov	sp, r7
 8011d24:	bc80      	pop	{r7}
 8011d26:	4770      	bx	lr

08011d28 <LL_APB1_GRP1_ReleaseReset>:
{
 8011d28:	b480      	push	{r7}
 8011d2a:	b083      	sub	sp, #12
 8011d2c:	af00      	add	r7, sp, #0
 8011d2e:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(RCC->APB1RSTR1, Periphs);
 8011d30:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8011d34:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8011d36:	687b      	ldr	r3, [r7, #4]
 8011d38:	43db      	mvns	r3, r3
 8011d3a:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8011d3e:	4013      	ands	r3, r2
 8011d40:	638b      	str	r3, [r1, #56]	; 0x38
}
 8011d42:	bf00      	nop
 8011d44:	370c      	adds	r7, #12
 8011d46:	46bd      	mov	sp, r7
 8011d48:	bc80      	pop	{r7}
 8011d4a:	4770      	bx	lr

08011d4c <LL_APB1_GRP2_ReleaseReset>:
{
 8011d4c:	b480      	push	{r7}
 8011d4e:	b083      	sub	sp, #12
 8011d50:	af00      	add	r7, sp, #0
 8011d52:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(RCC->APB1RSTR2, Periphs);
 8011d54:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8011d58:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8011d5a:	687b      	ldr	r3, [r7, #4]
 8011d5c:	43db      	mvns	r3, r3
 8011d5e:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8011d62:	4013      	ands	r3, r2
 8011d64:	63cb      	str	r3, [r1, #60]	; 0x3c
}
 8011d66:	bf00      	nop
 8011d68:	370c      	adds	r7, #12
 8011d6a:	46bd      	mov	sp, r7
 8011d6c:	bc80      	pop	{r7}
 8011d6e:	4770      	bx	lr

08011d70 <HAL_LPTIM_Init>:
  *         LPTIM_InitTypeDef and initialize the associated handle.
  * @param  hlptim LPTIM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LPTIM_Init(LPTIM_HandleTypeDef *hlptim)
{
 8011d70:	b580      	push	{r7, lr}
 8011d72:	b084      	sub	sp, #16
 8011d74:	af00      	add	r7, sp, #0
 8011d76:	6078      	str	r0, [r7, #4]
  uint32_t tmpcfgr;

  /* Check the LPTIM handle allocation */
  if (hlptim == NULL)
 8011d78:	687b      	ldr	r3, [r7, #4]
 8011d7a:	2b00      	cmp	r3, #0
 8011d7c:	d101      	bne.n	8011d82 <HAL_LPTIM_Init+0x12>
  {
    return HAL_ERROR;
 8011d7e:	2301      	movs	r3, #1
 8011d80:	e0b6      	b.n	8011ef0 <HAL_LPTIM_Init+0x180>
  /* Check the parameters */
  assert_param(IS_LPTIM_INSTANCE(hlptim->Instance));

  assert_param(IS_LPTIM_CLOCK_SOURCE(hlptim->Init.Clock.Source));
  assert_param(IS_LPTIM_CLOCK_PRESCALER(hlptim->Init.Clock.Prescaler));
  if ((hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_ULPTIM)
 8011d82:	687b      	ldr	r3, [r7, #4]
 8011d84:	685b      	ldr	r3, [r3, #4]
 8011d86:	2b01      	cmp	r3, #1
  assert_param(IS_LPTIM_OUTPUT_POLARITY(hlptim->Init.OutputPolarity));
  assert_param(IS_LPTIM_UPDATE_MODE(hlptim->Init.UpdateMode));
  assert_param(IS_LPTIM_COUNTER_SOURCE(hlptim->Init.CounterSource));
  assert_param(IS_LPTIM_REPETITION(hlptim->Init.RepetitionCounter));

  if (hlptim->State == HAL_LPTIM_STATE_RESET)
 8011d88:	687b      	ldr	r3, [r7, #4]
 8011d8a:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8011d8e:	b2db      	uxtb	r3, r3
 8011d90:	2b00      	cmp	r3, #0
 8011d92:	d106      	bne.n	8011da2 <HAL_LPTIM_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hlptim->Lock = HAL_UNLOCKED;
 8011d94:	687b      	ldr	r3, [r7, #4]
 8011d96:	2200      	movs	r2, #0
 8011d98:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hlptim->MspInitCallback(hlptim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_LPTIM_MspInit(hlptim);
 8011d9c:	6878      	ldr	r0, [r7, #4]
 8011d9e:	f7f1 fa95 	bl	80032cc <HAL_LPTIM_MspInit>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
  }

  /* Change the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_BUSY;
 8011da2:	687b      	ldr	r3, [r7, #4]
 8011da4:	2202      	movs	r2, #2
 8011da6:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  /* Enable the Peripheral */
  __HAL_LPTIM_ENABLE(hlptim);
 8011daa:	687b      	ldr	r3, [r7, #4]
 8011dac:	681b      	ldr	r3, [r3, #0]
 8011dae:	691a      	ldr	r2, [r3, #16]
 8011db0:	687b      	ldr	r3, [r7, #4]
 8011db2:	681b      	ldr	r3, [r3, #0]
 8011db4:	f042 0201 	orr.w	r2, r2, #1
 8011db8:	611a      	str	r2, [r3, #16]

  /* Clear flag */
  __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_REPOK);
 8011dba:	687b      	ldr	r3, [r7, #4]
 8011dbc:	681b      	ldr	r3, [r3, #0]
 8011dbe:	f44f 7280 	mov.w	r2, #256	; 0x100
 8011dc2:	605a      	str	r2, [r3, #4]

  /* Set the repetition counter */
  __HAL_LPTIM_REPETITIONCOUNTER_SET(hlptim, hlptim->Init.RepetitionCounter);
 8011dc4:	687b      	ldr	r3, [r7, #4]
 8011dc6:	681b      	ldr	r3, [r3, #0]
 8011dc8:	687a      	ldr	r2, [r7, #4]
 8011dca:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8011dcc:	629a      	str	r2, [r3, #40]	; 0x28

  /* Wait for the completion of the write operation to the LPTIM_RCR register */
  if (LPTIM_WaitForFlag(hlptim, LPTIM_FLAG_REPOK) == HAL_TIMEOUT)
 8011dce:	f44f 7180 	mov.w	r1, #256	; 0x100
 8011dd2:	6878      	ldr	r0, [r7, #4]
 8011dd4:	f000 faa0 	bl	8012318 <LPTIM_WaitForFlag>
 8011dd8:	4603      	mov	r3, r0
 8011dda:	2b03      	cmp	r3, #3
 8011ddc:	d101      	bne.n	8011de2 <HAL_LPTIM_Init+0x72>
  {
    return HAL_TIMEOUT;
 8011dde:	2303      	movs	r3, #3
 8011de0:	e086      	b.n	8011ef0 <HAL_LPTIM_Init+0x180>
  }

  /* Disable the Peripheral */
  __HAL_LPTIM_DISABLE(hlptim);
 8011de2:	6878      	ldr	r0, [r7, #4]
 8011de4:	f000 fac8 	bl	8012378 <LPTIM_Disable>

  if (HAL_LPTIM_GetState(hlptim) == HAL_LPTIM_STATE_TIMEOUT)
 8011de8:	6878      	ldr	r0, [r7, #4]
 8011dea:	f000 fa88 	bl	80122fe <HAL_LPTIM_GetState>
 8011dee:	4603      	mov	r3, r0
 8011df0:	2b03      	cmp	r3, #3
 8011df2:	d101      	bne.n	8011df8 <HAL_LPTIM_Init+0x88>
  {
    return HAL_TIMEOUT;
 8011df4:	2303      	movs	r3, #3
 8011df6:	e07b      	b.n	8011ef0 <HAL_LPTIM_Init+0x180>
  }


  /* Get the LPTIMx CFGR value */
  tmpcfgr = hlptim->Instance->CFGR;
 8011df8:	687b      	ldr	r3, [r7, #4]
 8011dfa:	681b      	ldr	r3, [r3, #0]
 8011dfc:	68db      	ldr	r3, [r3, #12]
 8011dfe:	60fb      	str	r3, [r7, #12]

  if ((hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_ULPTIM)
 8011e00:	687b      	ldr	r3, [r7, #4]
 8011e02:	685b      	ldr	r3, [r3, #4]
 8011e04:	2b01      	cmp	r3, #1
 8011e06:	d004      	beq.n	8011e12 <HAL_LPTIM_Init+0xa2>
      || (hlptim->Init.CounterSource == LPTIM_COUNTERSOURCE_EXTERNAL))
 8011e08:	687b      	ldr	r3, [r7, #4]
 8011e0a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8011e0c:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8011e10:	d103      	bne.n	8011e1a <HAL_LPTIM_Init+0xaa>
  {
    tmpcfgr &= (uint32_t)(~(LPTIM_CFGR_CKPOL | LPTIM_CFGR_CKFLT));
 8011e12:	68fb      	ldr	r3, [r7, #12]
 8011e14:	f023 031e 	bic.w	r3, r3, #30
 8011e18:	60fb      	str	r3, [r7, #12]
  }
  if (hlptim->Init.Trigger.Source != LPTIM_TRIGSOURCE_SOFTWARE)
 8011e1a:	687b      	ldr	r3, [r7, #4]
 8011e1c:	695b      	ldr	r3, [r3, #20]
 8011e1e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8011e22:	4293      	cmp	r3, r2
 8011e24:	d005      	beq.n	8011e32 <HAL_LPTIM_Init+0xc2>
  {
    tmpcfgr &= (uint32_t)(~(LPTIM_CFGR_TRGFLT | LPTIM_CFGR_TRIGSEL));
 8011e26:	68fb      	ldr	r3, [r7, #12]
 8011e28:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 8011e2c:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8011e30:	60fb      	str	r3, [r7, #12]
  }

  /* Clear CKSEL, PRESC, TRIGEN, TRGFLT, WAVPOL, PRELOAD & COUNTMODE bits */
  tmpcfgr &= (uint32_t)(~(LPTIM_CFGR_CKSEL | LPTIM_CFGR_TRIGEN | LPTIM_CFGR_PRELOAD |
 8011e32:	68fa      	ldr	r2, [r7, #12]
 8011e34:	4b30      	ldr	r3, [pc, #192]	; (8011ef8 <HAL_LPTIM_Init+0x188>)
 8011e36:	4013      	ands	r3, r2
 8011e38:	60fb      	str	r3, [r7, #12]
                          LPTIM_CFGR_WAVPOL | LPTIM_CFGR_PRESC | LPTIM_CFGR_COUNTMODE));

  /* Set initialization parameters */
  tmpcfgr |= (hlptim->Init.Clock.Source    |
 8011e3a:	687b      	ldr	r3, [r7, #4]
 8011e3c:	685a      	ldr	r2, [r3, #4]
              hlptim->Init.Clock.Prescaler |
 8011e3e:	687b      	ldr	r3, [r7, #4]
 8011e40:	689b      	ldr	r3, [r3, #8]
  tmpcfgr |= (hlptim->Init.Clock.Source    |
 8011e42:	431a      	orrs	r2, r3
              hlptim->Init.OutputPolarity  |
 8011e44:	687b      	ldr	r3, [r7, #4]
 8011e46:	6a1b      	ldr	r3, [r3, #32]
              hlptim->Init.Clock.Prescaler |
 8011e48:	431a      	orrs	r2, r3
              hlptim->Init.UpdateMode      |
 8011e4a:	687b      	ldr	r3, [r7, #4]
 8011e4c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
              hlptim->Init.OutputPolarity  |
 8011e4e:	431a      	orrs	r2, r3
              hlptim->Init.CounterSource);
 8011e50:	687b      	ldr	r3, [r7, #4]
 8011e52:	6a9b      	ldr	r3, [r3, #40]	; 0x28
              hlptim->Init.UpdateMode      |
 8011e54:	4313      	orrs	r3, r2
  tmpcfgr |= (hlptim->Init.Clock.Source    |
 8011e56:	68fa      	ldr	r2, [r7, #12]
 8011e58:	4313      	orrs	r3, r2
 8011e5a:	60fb      	str	r3, [r7, #12]

  /* Glitch filters for internal triggers and  external inputs are configured
   * only if an internal clock source is provided to the LPTIM
   */
  if (hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_APBCLOCK_LPOSC)
 8011e5c:	687b      	ldr	r3, [r7, #4]
 8011e5e:	685b      	ldr	r3, [r3, #4]
 8011e60:	2b00      	cmp	r3, #0
 8011e62:	d107      	bne.n	8011e74 <HAL_LPTIM_Init+0x104>
  {
    tmpcfgr |= (hlptim->Init.Trigger.SampleTime |
 8011e64:	687b      	ldr	r3, [r7, #4]
 8011e66:	69da      	ldr	r2, [r3, #28]
                hlptim->Init.UltraLowPowerClock.SampleTime);
 8011e68:	687b      	ldr	r3, [r7, #4]
 8011e6a:	691b      	ldr	r3, [r3, #16]
    tmpcfgr |= (hlptim->Init.Trigger.SampleTime |
 8011e6c:	4313      	orrs	r3, r2
 8011e6e:	68fa      	ldr	r2, [r7, #12]
 8011e70:	4313      	orrs	r3, r2
 8011e72:	60fb      	str	r3, [r7, #12]
  }

  /* Configure LPTIM external clock polarity and digital filter */
  if ((hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_ULPTIM)
 8011e74:	687b      	ldr	r3, [r7, #4]
 8011e76:	685b      	ldr	r3, [r3, #4]
 8011e78:	2b01      	cmp	r3, #1
 8011e7a:	d004      	beq.n	8011e86 <HAL_LPTIM_Init+0x116>
      || (hlptim->Init.CounterSource == LPTIM_COUNTERSOURCE_EXTERNAL))
 8011e7c:	687b      	ldr	r3, [r7, #4]
 8011e7e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8011e80:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8011e84:	d107      	bne.n	8011e96 <HAL_LPTIM_Init+0x126>
  {
    tmpcfgr |= (hlptim->Init.UltraLowPowerClock.Polarity |
 8011e86:	687b      	ldr	r3, [r7, #4]
 8011e88:	68da      	ldr	r2, [r3, #12]
                hlptim->Init.UltraLowPowerClock.SampleTime);
 8011e8a:	687b      	ldr	r3, [r7, #4]
 8011e8c:	691b      	ldr	r3, [r3, #16]
    tmpcfgr |= (hlptim->Init.UltraLowPowerClock.Polarity |
 8011e8e:	4313      	orrs	r3, r2
 8011e90:	68fa      	ldr	r2, [r7, #12]
 8011e92:	4313      	orrs	r3, r2
 8011e94:	60fb      	str	r3, [r7, #12]
  }

  /* Configure LPTIM external trigger */
  if (hlptim->Init.Trigger.Source != LPTIM_TRIGSOURCE_SOFTWARE)
 8011e96:	687b      	ldr	r3, [r7, #4]
 8011e98:	695b      	ldr	r3, [r3, #20]
 8011e9a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8011e9e:	4293      	cmp	r3, r2
 8011ea0:	d00a      	beq.n	8011eb8 <HAL_LPTIM_Init+0x148>
  {
    /* Enable External trigger and set the trigger source */
    tmpcfgr |= (hlptim->Init.Trigger.Source     |
 8011ea2:	687b      	ldr	r3, [r7, #4]
 8011ea4:	695a      	ldr	r2, [r3, #20]
                hlptim->Init.Trigger.ActiveEdge |
 8011ea6:	687b      	ldr	r3, [r7, #4]
 8011ea8:	699b      	ldr	r3, [r3, #24]
    tmpcfgr |= (hlptim->Init.Trigger.Source     |
 8011eaa:	431a      	orrs	r2, r3
                hlptim->Init.Trigger.SampleTime);
 8011eac:	687b      	ldr	r3, [r7, #4]
 8011eae:	69db      	ldr	r3, [r3, #28]
                hlptim->Init.Trigger.ActiveEdge |
 8011eb0:	4313      	orrs	r3, r2
    tmpcfgr |= (hlptim->Init.Trigger.Source     |
 8011eb2:	68fa      	ldr	r2, [r7, #12]
 8011eb4:	4313      	orrs	r3, r2
 8011eb6:	60fb      	str	r3, [r7, #12]
  }

  /* Write to LPTIMx CFGR */
  hlptim->Instance->CFGR = tmpcfgr;
 8011eb8:	687b      	ldr	r3, [r7, #4]
 8011eba:	681b      	ldr	r3, [r3, #0]
 8011ebc:	68fa      	ldr	r2, [r7, #12]
 8011ebe:	60da      	str	r2, [r3, #12]

  /* Configure LPTIM input sources */
  if (hlptim->Instance == LPTIM1)
 8011ec0:	687b      	ldr	r3, [r7, #4]
 8011ec2:	681b      	ldr	r3, [r3, #0]
 8011ec4:	4a0d      	ldr	r2, [pc, #52]	; (8011efc <HAL_LPTIM_Init+0x18c>)
 8011ec6:	4293      	cmp	r3, r2
 8011ec8:	d108      	bne.n	8011edc <HAL_LPTIM_Init+0x16c>
    /* Check LPTIM Input1 and Input2 sources */
    assert_param(IS_LPTIM_INPUT1_SOURCE(hlptim->Instance, hlptim->Init.Input1Source));
    assert_param(IS_LPTIM_INPUT2_SOURCE(hlptim->Instance, hlptim->Init.Input2Source));

    /* Configure LPTIM Input1 and Input2 sources */
    hlptim->Instance->OR = (hlptim->Init.Input1Source | hlptim->Init.Input2Source);
 8011eca:	687b      	ldr	r3, [r7, #4]
 8011ecc:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8011ece:	687b      	ldr	r3, [r7, #4]
 8011ed0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8011ed2:	687b      	ldr	r3, [r7, #4]
 8011ed4:	681b      	ldr	r3, [r3, #0]
 8011ed6:	430a      	orrs	r2, r1
 8011ed8:	621a      	str	r2, [r3, #32]
 8011eda:	e004      	b.n	8011ee6 <HAL_LPTIM_Init+0x176>
  {
    /* Check LPTIM2 and LPTIM3 Input1 source */
    assert_param(IS_LPTIM_INPUT1_SOURCE(hlptim->Instance, hlptim->Init.Input1Source));

    /* Configure LPTIM2 and LPTIM3 Input1 source */
    hlptim->Instance->OR = hlptim->Init.Input1Source;
 8011edc:	687b      	ldr	r3, [r7, #4]
 8011ede:	681b      	ldr	r3, [r3, #0]
 8011ee0:	687a      	ldr	r2, [r7, #4]
 8011ee2:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8011ee4:	621a      	str	r2, [r3, #32]
  }

  /* Change the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_READY;
 8011ee6:	687b      	ldr	r3, [r7, #4]
 8011ee8:	2201      	movs	r2, #1
 8011eea:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  /* Return function status */
  return HAL_OK;
 8011eee:	2300      	movs	r3, #0
}
 8011ef0:	4618      	mov	r0, r3
 8011ef2:	3710      	adds	r7, #16
 8011ef4:	46bd      	mov	sp, r7
 8011ef6:	bd80      	pop	{r7, pc}
 8011ef8:	ff19f1fe 	.word	0xff19f1fe
 8011efc:	40007c00 	.word	0x40007c00

08011f00 <HAL_LPTIM_Counter_Start>:
  * @param  Period Specifies the Autoreload value.
  *         This parameter must be a value between 0x0001 and 0xFFFF.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LPTIM_Counter_Start(LPTIM_HandleTypeDef *hlptim, uint32_t Period)
{
 8011f00:	b580      	push	{r7, lr}
 8011f02:	b082      	sub	sp, #8
 8011f04:	af00      	add	r7, sp, #0
 8011f06:	6078      	str	r0, [r7, #4]
 8011f08:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_LPTIM_INSTANCE(hlptim->Instance));
  assert_param(IS_LPTIM_PERIOD(Period));

  /* Set the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_BUSY;
 8011f0a:	687b      	ldr	r3, [r7, #4]
 8011f0c:	2202      	movs	r2, #2
 8011f0e:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  /* If clock source is not ULPTIM clock and counter source is external, then it must not be prescaled */
  if ((hlptim->Init.Clock.Source != LPTIM_CLOCKSOURCE_ULPTIM)
 8011f12:	687b      	ldr	r3, [r7, #4]
 8011f14:	685b      	ldr	r3, [r3, #4]
 8011f16:	2b01      	cmp	r3, #1
 8011f18:	d00c      	beq.n	8011f34 <HAL_LPTIM_Counter_Start+0x34>
      && (hlptim->Init.CounterSource == LPTIM_COUNTERSOURCE_EXTERNAL))
 8011f1a:	687b      	ldr	r3, [r7, #4]
 8011f1c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8011f1e:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8011f22:	d107      	bne.n	8011f34 <HAL_LPTIM_Counter_Start+0x34>
  {
    /* Check if clock is prescaled */
    assert_param(IS_LPTIM_CLOCK_PRESCALERDIV1(hlptim->Init.Clock.Prescaler));
    /* Set clock prescaler to 0 */
    hlptim->Instance->CFGR &= ~LPTIM_CFGR_PRESC;
 8011f24:	687b      	ldr	r3, [r7, #4]
 8011f26:	681b      	ldr	r3, [r3, #0]
 8011f28:	68da      	ldr	r2, [r3, #12]
 8011f2a:	687b      	ldr	r3, [r7, #4]
 8011f2c:	681b      	ldr	r3, [r3, #0]
 8011f2e:	f422 6260 	bic.w	r2, r2, #3584	; 0xe00
 8011f32:	60da      	str	r2, [r3, #12]
  }

  /* Enable the Peripheral */
  __HAL_LPTIM_ENABLE(hlptim);
 8011f34:	687b      	ldr	r3, [r7, #4]
 8011f36:	681b      	ldr	r3, [r3, #0]
 8011f38:	691a      	ldr	r2, [r3, #16]
 8011f3a:	687b      	ldr	r3, [r7, #4]
 8011f3c:	681b      	ldr	r3, [r3, #0]
 8011f3e:	f042 0201 	orr.w	r2, r2, #1
 8011f42:	611a      	str	r2, [r3, #16]

  /* Clear flag */
  __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_ARROK);
 8011f44:	687b      	ldr	r3, [r7, #4]
 8011f46:	681b      	ldr	r3, [r3, #0]
 8011f48:	2210      	movs	r2, #16
 8011f4a:	605a      	str	r2, [r3, #4]

  /* Load the period value in the autoreload register */
  __HAL_LPTIM_AUTORELOAD_SET(hlptim, Period);
 8011f4c:	687b      	ldr	r3, [r7, #4]
 8011f4e:	681b      	ldr	r3, [r3, #0]
 8011f50:	683a      	ldr	r2, [r7, #0]
 8011f52:	619a      	str	r2, [r3, #24]

  /* Wait for the completion of the write operation to the LPTIM_ARR register */
  if (LPTIM_WaitForFlag(hlptim, LPTIM_FLAG_ARROK) == HAL_TIMEOUT)
 8011f54:	2110      	movs	r1, #16
 8011f56:	6878      	ldr	r0, [r7, #4]
 8011f58:	f000 f9de 	bl	8012318 <LPTIM_WaitForFlag>
 8011f5c:	4603      	mov	r3, r0
 8011f5e:	2b03      	cmp	r3, #3
 8011f60:	d101      	bne.n	8011f66 <HAL_LPTIM_Counter_Start+0x66>
  {
    return HAL_TIMEOUT;
 8011f62:	2303      	movs	r3, #3
 8011f64:	e00c      	b.n	8011f80 <HAL_LPTIM_Counter_Start+0x80>
  }

  /* Start timer in continuous mode */
  __HAL_LPTIM_START_CONTINUOUS(hlptim);
 8011f66:	687b      	ldr	r3, [r7, #4]
 8011f68:	681b      	ldr	r3, [r3, #0]
 8011f6a:	691a      	ldr	r2, [r3, #16]
 8011f6c:	687b      	ldr	r3, [r7, #4]
 8011f6e:	681b      	ldr	r3, [r3, #0]
 8011f70:	f042 0204 	orr.w	r2, r2, #4
 8011f74:	611a      	str	r2, [r3, #16]

  /* Change the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_READY;
 8011f76:	687b      	ldr	r3, [r7, #4]
 8011f78:	2201      	movs	r2, #1
 8011f7a:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  /* Return function status */
  return HAL_OK;
 8011f7e:	2300      	movs	r3, #0
}
 8011f80:	4618      	mov	r0, r3
 8011f82:	3708      	adds	r7, #8
 8011f84:	46bd      	mov	sp, r7
 8011f86:	bd80      	pop	{r7, pc}

08011f88 <HAL_LPTIM_Counter_Start_IT>:
  * @param  Period Specifies the Autoreload value.
  *         This parameter must be a value between 0x0001 and 0xFFFF.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LPTIM_Counter_Start_IT(LPTIM_HandleTypeDef *hlptim, uint32_t Period)
{
 8011f88:	b580      	push	{r7, lr}
 8011f8a:	b082      	sub	sp, #8
 8011f8c:	af00      	add	r7, sp, #0
 8011f8e:	6078      	str	r0, [r7, #4]
 8011f90:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_LPTIM_INSTANCE(hlptim->Instance));
  assert_param(IS_LPTIM_PERIOD(Period));

  /* Set the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_BUSY;
 8011f92:	687b      	ldr	r3, [r7, #4]
 8011f94:	2202      	movs	r2, #2
 8011f96:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  /* Enable EXTI Line interrupt on the LPTIM Wake-up Timer */
  __HAL_LPTIM_WAKEUPTIMER_EXTI_ENABLE_IT(hlptim->Instance);
 8011f9a:	687b      	ldr	r3, [r7, #4]
 8011f9c:	681b      	ldr	r3, [r3, #0]
 8011f9e:	4a48      	ldr	r2, [pc, #288]	; (80120c0 <HAL_LPTIM_Counter_Start_IT+0x138>)
 8011fa0:	4293      	cmp	r3, r2
 8011fa2:	d108      	bne.n	8011fb6 <HAL_LPTIM_Counter_Start_IT+0x2e>
 8011fa4:	4b47      	ldr	r3, [pc, #284]	; (80120c4 <HAL_LPTIM_Counter_Start_IT+0x13c>)
 8011fa6:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8011faa:	4a46      	ldr	r2, [pc, #280]	; (80120c4 <HAL_LPTIM_Counter_Start_IT+0x13c>)
 8011fac:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8011fb0:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8011fb4:	e015      	b.n	8011fe2 <HAL_LPTIM_Counter_Start_IT+0x5a>
 8011fb6:	687b      	ldr	r3, [r7, #4]
 8011fb8:	681b      	ldr	r3, [r3, #0]
 8011fba:	4a43      	ldr	r2, [pc, #268]	; (80120c8 <HAL_LPTIM_Counter_Start_IT+0x140>)
 8011fbc:	4293      	cmp	r3, r2
 8011fbe:	d108      	bne.n	8011fd2 <HAL_LPTIM_Counter_Start_IT+0x4a>
 8011fc0:	4b40      	ldr	r3, [pc, #256]	; (80120c4 <HAL_LPTIM_Counter_Start_IT+0x13c>)
 8011fc2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8011fc6:	4a3f      	ldr	r2, [pc, #252]	; (80120c4 <HAL_LPTIM_Counter_Start_IT+0x13c>)
 8011fc8:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8011fcc:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8011fd0:	e007      	b.n	8011fe2 <HAL_LPTIM_Counter_Start_IT+0x5a>
 8011fd2:	4b3c      	ldr	r3, [pc, #240]	; (80120c4 <HAL_LPTIM_Counter_Start_IT+0x13c>)
 8011fd4:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8011fd8:	4a3a      	ldr	r2, [pc, #232]	; (80120c4 <HAL_LPTIM_Counter_Start_IT+0x13c>)
 8011fda:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8011fde:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

  /* If clock source is not ULPTIM clock and counter source is external, then it must not be prescaled */
  if ((hlptim->Init.Clock.Source != LPTIM_CLOCKSOURCE_ULPTIM)
 8011fe2:	687b      	ldr	r3, [r7, #4]
 8011fe4:	685b      	ldr	r3, [r3, #4]
 8011fe6:	2b01      	cmp	r3, #1
 8011fe8:	d00c      	beq.n	8012004 <HAL_LPTIM_Counter_Start_IT+0x7c>
      && (hlptim->Init.CounterSource == LPTIM_COUNTERSOURCE_EXTERNAL))
 8011fea:	687b      	ldr	r3, [r7, #4]
 8011fec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8011fee:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8011ff2:	d107      	bne.n	8012004 <HAL_LPTIM_Counter_Start_IT+0x7c>
  {
    /* Check if clock is prescaled */
    assert_param(IS_LPTIM_CLOCK_PRESCALERDIV1(hlptim->Init.Clock.Prescaler));
    /* Set clock prescaler to 0 */
    hlptim->Instance->CFGR &= ~LPTIM_CFGR_PRESC;
 8011ff4:	687b      	ldr	r3, [r7, #4]
 8011ff6:	681b      	ldr	r3, [r3, #0]
 8011ff8:	68da      	ldr	r2, [r3, #12]
 8011ffa:	687b      	ldr	r3, [r7, #4]
 8011ffc:	681b      	ldr	r3, [r3, #0]
 8011ffe:	f422 6260 	bic.w	r2, r2, #3584	; 0xe00
 8012002:	60da      	str	r2, [r3, #12]
  }

  /* Enable the Peripheral */
  __HAL_LPTIM_ENABLE(hlptim);
 8012004:	687b      	ldr	r3, [r7, #4]
 8012006:	681b      	ldr	r3, [r3, #0]
 8012008:	691a      	ldr	r2, [r3, #16]
 801200a:	687b      	ldr	r3, [r7, #4]
 801200c:	681b      	ldr	r3, [r3, #0]
 801200e:	f042 0201 	orr.w	r2, r2, #1
 8012012:	611a      	str	r2, [r3, #16]

  /* Clear flag */
  __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_ARROK);
 8012014:	687b      	ldr	r3, [r7, #4]
 8012016:	681b      	ldr	r3, [r3, #0]
 8012018:	2210      	movs	r2, #16
 801201a:	605a      	str	r2, [r3, #4]

  /* Load the period value in the autoreload register */
  __HAL_LPTIM_AUTORELOAD_SET(hlptim, Period);
 801201c:	687b      	ldr	r3, [r7, #4]
 801201e:	681b      	ldr	r3, [r3, #0]
 8012020:	683a      	ldr	r2, [r7, #0]
 8012022:	619a      	str	r2, [r3, #24]

  /* Wait for the completion of the write operation to the LPTIM_ARR register */
  if (LPTIM_WaitForFlag(hlptim, LPTIM_FLAG_ARROK) == HAL_TIMEOUT)
 8012024:	2110      	movs	r1, #16
 8012026:	6878      	ldr	r0, [r7, #4]
 8012028:	f000 f976 	bl	8012318 <LPTIM_WaitForFlag>
 801202c:	4603      	mov	r3, r0
 801202e:	2b03      	cmp	r3, #3
 8012030:	d101      	bne.n	8012036 <HAL_LPTIM_Counter_Start_IT+0xae>
  {
    return HAL_TIMEOUT;
 8012032:	2303      	movs	r3, #3
 8012034:	e03f      	b.n	80120b6 <HAL_LPTIM_Counter_Start_IT+0x12e>
  }

  /* Disable the Peripheral */
  __HAL_LPTIM_DISABLE(hlptim);
 8012036:	6878      	ldr	r0, [r7, #4]
 8012038:	f000 f99e 	bl	8012378 <LPTIM_Disable>

  if (HAL_LPTIM_GetState(hlptim) == HAL_LPTIM_STATE_TIMEOUT)
 801203c:	6878      	ldr	r0, [r7, #4]
 801203e:	f000 f95e 	bl	80122fe <HAL_LPTIM_GetState>
 8012042:	4603      	mov	r3, r0
 8012044:	2b03      	cmp	r3, #3
 8012046:	d101      	bne.n	801204c <HAL_LPTIM_Counter_Start_IT+0xc4>
  {
    return HAL_TIMEOUT;
 8012048:	2303      	movs	r3, #3
 801204a:	e034      	b.n	80120b6 <HAL_LPTIM_Counter_Start_IT+0x12e>
  }

  /* Enable Autoreload write complete interrupt */
  __HAL_LPTIM_ENABLE_IT(hlptim, LPTIM_IT_ARROK);
 801204c:	687b      	ldr	r3, [r7, #4]
 801204e:	681b      	ldr	r3, [r3, #0]
 8012050:	689a      	ldr	r2, [r3, #8]
 8012052:	687b      	ldr	r3, [r7, #4]
 8012054:	681b      	ldr	r3, [r3, #0]
 8012056:	f042 0210 	orr.w	r2, r2, #16
 801205a:	609a      	str	r2, [r3, #8]

  /* Enable Autoreload match interrupt */
  __HAL_LPTIM_ENABLE_IT(hlptim, LPTIM_IT_ARRM);
 801205c:	687b      	ldr	r3, [r7, #4]
 801205e:	681b      	ldr	r3, [r3, #0]
 8012060:	689a      	ldr	r2, [r3, #8]
 8012062:	687b      	ldr	r3, [r7, #4]
 8012064:	681b      	ldr	r3, [r3, #0]
 8012066:	f042 0202 	orr.w	r2, r2, #2
 801206a:	609a      	str	r2, [r3, #8]

  /* Enable Rep Update Ok interrupt */
  __HAL_LPTIM_ENABLE_IT(hlptim, LPTIM_IT_REPOK);
 801206c:	687b      	ldr	r3, [r7, #4]
 801206e:	681b      	ldr	r3, [r3, #0]
 8012070:	689a      	ldr	r2, [r3, #8]
 8012072:	687b      	ldr	r3, [r7, #4]
 8012074:	681b      	ldr	r3, [r3, #0]
 8012076:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 801207a:	609a      	str	r2, [r3, #8]

  /* Enable Update Event interrupt */
  __HAL_LPTIM_ENABLE_IT(hlptim, LPTIM_IT_UPDATE);
 801207c:	687b      	ldr	r3, [r7, #4]
 801207e:	681b      	ldr	r3, [r3, #0]
 8012080:	689a      	ldr	r2, [r3, #8]
 8012082:	687b      	ldr	r3, [r7, #4]
 8012084:	681b      	ldr	r3, [r3, #0]
 8012086:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 801208a:	609a      	str	r2, [r3, #8]

  /* Enable the Peripheral */
  __HAL_LPTIM_ENABLE(hlptim);
 801208c:	687b      	ldr	r3, [r7, #4]
 801208e:	681b      	ldr	r3, [r3, #0]
 8012090:	691a      	ldr	r2, [r3, #16]
 8012092:	687b      	ldr	r3, [r7, #4]
 8012094:	681b      	ldr	r3, [r3, #0]
 8012096:	f042 0201 	orr.w	r2, r2, #1
 801209a:	611a      	str	r2, [r3, #16]

  /* Start timer in continuous mode */
  __HAL_LPTIM_START_CONTINUOUS(hlptim);
 801209c:	687b      	ldr	r3, [r7, #4]
 801209e:	681b      	ldr	r3, [r3, #0]
 80120a0:	691a      	ldr	r2, [r3, #16]
 80120a2:	687b      	ldr	r3, [r7, #4]
 80120a4:	681b      	ldr	r3, [r3, #0]
 80120a6:	f042 0204 	orr.w	r2, r2, #4
 80120aa:	611a      	str	r2, [r3, #16]

  /* Change the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_READY;
 80120ac:	687b      	ldr	r3, [r7, #4]
 80120ae:	2201      	movs	r2, #1
 80120b0:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  /* Return function status */
  return HAL_OK;
 80120b4:	2300      	movs	r3, #0
}
 80120b6:	4618      	mov	r0, r3
 80120b8:	3708      	adds	r7, #8
 80120ba:	46bd      	mov	sp, r7
 80120bc:	bd80      	pop	{r7, pc}
 80120be:	bf00      	nop
 80120c0:	40007c00 	.word	0x40007c00
 80120c4:	58000800 	.word	0x58000800
 80120c8:	40009400 	.word	0x40009400

080120cc <HAL_LPTIM_IRQHandler>:
  * @brief  Handle LPTIM interrupt request.
  * @param  hlptim LPTIM handle
  * @retval None
  */
void HAL_LPTIM_IRQHandler(LPTIM_HandleTypeDef *hlptim)
{
 80120cc:	b580      	push	{r7, lr}
 80120ce:	b082      	sub	sp, #8
 80120d0:	af00      	add	r7, sp, #0
 80120d2:	6078      	str	r0, [r7, #4]
  /* Compare match interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_CMPM) != RESET)
 80120d4:	687b      	ldr	r3, [r7, #4]
 80120d6:	681b      	ldr	r3, [r3, #0]
 80120d8:	681b      	ldr	r3, [r3, #0]
 80120da:	f003 0301 	and.w	r3, r3, #1
 80120de:	2b01      	cmp	r3, #1
 80120e0:	d10d      	bne.n	80120fe <HAL_LPTIM_IRQHandler+0x32>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_CMPM) != RESET)
 80120e2:	687b      	ldr	r3, [r7, #4]
 80120e4:	681b      	ldr	r3, [r3, #0]
 80120e6:	689b      	ldr	r3, [r3, #8]
 80120e8:	f003 0301 	and.w	r3, r3, #1
 80120ec:	2b01      	cmp	r3, #1
 80120ee:	d106      	bne.n	80120fe <HAL_LPTIM_IRQHandler+0x32>
    {
      /* Clear Compare match flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_CMPM);
 80120f0:	687b      	ldr	r3, [r7, #4]
 80120f2:	681b      	ldr	r3, [r3, #0]
 80120f4:	2201      	movs	r2, #1
 80120f6:	605a      	str	r2, [r3, #4]

      /* Compare match Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->CompareMatchCallback(hlptim);
#else
      HAL_LPTIM_CompareMatchCallback(hlptim);
 80120f8:	6878      	ldr	r0, [r7, #4]
 80120fa:	f000 f8af 	bl	801225c <HAL_LPTIM_CompareMatchCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }

  /* Autoreload match interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_ARRM) != RESET)
 80120fe:	687b      	ldr	r3, [r7, #4]
 8012100:	681b      	ldr	r3, [r3, #0]
 8012102:	681b      	ldr	r3, [r3, #0]
 8012104:	f003 0302 	and.w	r3, r3, #2
 8012108:	2b02      	cmp	r3, #2
 801210a:	d10d      	bne.n	8012128 <HAL_LPTIM_IRQHandler+0x5c>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_ARRM) != RESET)
 801210c:	687b      	ldr	r3, [r7, #4]
 801210e:	681b      	ldr	r3, [r3, #0]
 8012110:	689b      	ldr	r3, [r3, #8]
 8012112:	f003 0302 	and.w	r3, r3, #2
 8012116:	2b02      	cmp	r3, #2
 8012118:	d106      	bne.n	8012128 <HAL_LPTIM_IRQHandler+0x5c>
    {
      /* Clear Autoreload match flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_ARRM);
 801211a:	687b      	ldr	r3, [r7, #4]
 801211c:	681b      	ldr	r3, [r3, #0]
 801211e:	2202      	movs	r2, #2
 8012120:	605a      	str	r2, [r3, #4]

      /* Autoreload match Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->AutoReloadMatchCallback(hlptim);
#else
      HAL_LPTIM_AutoReloadMatchCallback(hlptim);
 8012122:	6878      	ldr	r0, [r7, #4]
 8012124:	f000 f8a3 	bl	801226e <HAL_LPTIM_AutoReloadMatchCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }

  /* Trigger detected interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_EXTTRIG) != RESET)
 8012128:	687b      	ldr	r3, [r7, #4]
 801212a:	681b      	ldr	r3, [r3, #0]
 801212c:	681b      	ldr	r3, [r3, #0]
 801212e:	f003 0304 	and.w	r3, r3, #4
 8012132:	2b04      	cmp	r3, #4
 8012134:	d10d      	bne.n	8012152 <HAL_LPTIM_IRQHandler+0x86>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_EXTTRIG) != RESET)
 8012136:	687b      	ldr	r3, [r7, #4]
 8012138:	681b      	ldr	r3, [r3, #0]
 801213a:	689b      	ldr	r3, [r3, #8]
 801213c:	f003 0304 	and.w	r3, r3, #4
 8012140:	2b04      	cmp	r3, #4
 8012142:	d106      	bne.n	8012152 <HAL_LPTIM_IRQHandler+0x86>
    {
      /* Clear Trigger detected flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_EXTTRIG);
 8012144:	687b      	ldr	r3, [r7, #4]
 8012146:	681b      	ldr	r3, [r3, #0]
 8012148:	2204      	movs	r2, #4
 801214a:	605a      	str	r2, [r3, #4]

      /* Trigger detected callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->TriggerCallback(hlptim);
#else
      HAL_LPTIM_TriggerCallback(hlptim);
 801214c:	6878      	ldr	r0, [r7, #4]
 801214e:	f000 f897 	bl	8012280 <HAL_LPTIM_TriggerCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }

  /* Compare write interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_CMPOK) != RESET)
 8012152:	687b      	ldr	r3, [r7, #4]
 8012154:	681b      	ldr	r3, [r3, #0]
 8012156:	681b      	ldr	r3, [r3, #0]
 8012158:	f003 0308 	and.w	r3, r3, #8
 801215c:	2b08      	cmp	r3, #8
 801215e:	d10d      	bne.n	801217c <HAL_LPTIM_IRQHandler+0xb0>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_CMPOK) != RESET)
 8012160:	687b      	ldr	r3, [r7, #4]
 8012162:	681b      	ldr	r3, [r3, #0]
 8012164:	689b      	ldr	r3, [r3, #8]
 8012166:	f003 0308 	and.w	r3, r3, #8
 801216a:	2b08      	cmp	r3, #8
 801216c:	d106      	bne.n	801217c <HAL_LPTIM_IRQHandler+0xb0>
    {
      /* Clear Compare write flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_CMPOK);
 801216e:	687b      	ldr	r3, [r7, #4]
 8012170:	681b      	ldr	r3, [r3, #0]
 8012172:	2208      	movs	r2, #8
 8012174:	605a      	str	r2, [r3, #4]

      /* Compare write Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->CompareWriteCallback(hlptim);
#else
      HAL_LPTIM_CompareWriteCallback(hlptim);
 8012176:	6878      	ldr	r0, [r7, #4]
 8012178:	f000 f88b 	bl	8012292 <HAL_LPTIM_CompareWriteCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }

  /* Autoreload write interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_ARROK) != RESET)
 801217c:	687b      	ldr	r3, [r7, #4]
 801217e:	681b      	ldr	r3, [r3, #0]
 8012180:	681b      	ldr	r3, [r3, #0]
 8012182:	f003 0310 	and.w	r3, r3, #16
 8012186:	2b10      	cmp	r3, #16
 8012188:	d10d      	bne.n	80121a6 <HAL_LPTIM_IRQHandler+0xda>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_ARROK) != RESET)
 801218a:	687b      	ldr	r3, [r7, #4]
 801218c:	681b      	ldr	r3, [r3, #0]
 801218e:	689b      	ldr	r3, [r3, #8]
 8012190:	f003 0310 	and.w	r3, r3, #16
 8012194:	2b10      	cmp	r3, #16
 8012196:	d106      	bne.n	80121a6 <HAL_LPTIM_IRQHandler+0xda>
    {
      /* Clear Autoreload write flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_ARROK);
 8012198:	687b      	ldr	r3, [r7, #4]
 801219a:	681b      	ldr	r3, [r3, #0]
 801219c:	2210      	movs	r2, #16
 801219e:	605a      	str	r2, [r3, #4]

      /* Autoreload write Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->AutoReloadWriteCallback(hlptim);
#else
      HAL_LPTIM_AutoReloadWriteCallback(hlptim);
 80121a0:	6878      	ldr	r0, [r7, #4]
 80121a2:	f000 f87f 	bl	80122a4 <HAL_LPTIM_AutoReloadWriteCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }

  /* Direction counter changed from Down to Up interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_UP) != RESET)
 80121a6:	687b      	ldr	r3, [r7, #4]
 80121a8:	681b      	ldr	r3, [r3, #0]
 80121aa:	681b      	ldr	r3, [r3, #0]
 80121ac:	f003 0320 	and.w	r3, r3, #32
 80121b0:	2b20      	cmp	r3, #32
 80121b2:	d10d      	bne.n	80121d0 <HAL_LPTIM_IRQHandler+0x104>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_UP) != RESET)
 80121b4:	687b      	ldr	r3, [r7, #4]
 80121b6:	681b      	ldr	r3, [r3, #0]
 80121b8:	689b      	ldr	r3, [r3, #8]
 80121ba:	f003 0320 	and.w	r3, r3, #32
 80121be:	2b20      	cmp	r3, #32
 80121c0:	d106      	bne.n	80121d0 <HAL_LPTIM_IRQHandler+0x104>
    {
      /* Clear Direction counter changed from Down to Up flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_UP);
 80121c2:	687b      	ldr	r3, [r7, #4]
 80121c4:	681b      	ldr	r3, [r3, #0]
 80121c6:	2220      	movs	r2, #32
 80121c8:	605a      	str	r2, [r3, #4]

      /* Direction counter changed from Down to Up Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->DirectionUpCallback(hlptim);
#else
      HAL_LPTIM_DirectionUpCallback(hlptim);
 80121ca:	6878      	ldr	r0, [r7, #4]
 80121cc:	f000 f873 	bl	80122b6 <HAL_LPTIM_DirectionUpCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }

  /* Direction counter changed from Up to Down interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_DOWN) != RESET)
 80121d0:	687b      	ldr	r3, [r7, #4]
 80121d2:	681b      	ldr	r3, [r3, #0]
 80121d4:	681b      	ldr	r3, [r3, #0]
 80121d6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80121da:	2b40      	cmp	r3, #64	; 0x40
 80121dc:	d10d      	bne.n	80121fa <HAL_LPTIM_IRQHandler+0x12e>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_DOWN) != RESET)
 80121de:	687b      	ldr	r3, [r7, #4]
 80121e0:	681b      	ldr	r3, [r3, #0]
 80121e2:	689b      	ldr	r3, [r3, #8]
 80121e4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80121e8:	2b40      	cmp	r3, #64	; 0x40
 80121ea:	d106      	bne.n	80121fa <HAL_LPTIM_IRQHandler+0x12e>
    {
      /* Clear Direction counter changed from Up to Down flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_DOWN);
 80121ec:	687b      	ldr	r3, [r7, #4]
 80121ee:	681b      	ldr	r3, [r3, #0]
 80121f0:	2240      	movs	r2, #64	; 0x40
 80121f2:	605a      	str	r2, [r3, #4]

      /* Direction counter changed from Up to Down Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->DirectionDownCallback(hlptim);
#else
      HAL_LPTIM_DirectionDownCallback(hlptim);
 80121f4:	6878      	ldr	r0, [r7, #4]
 80121f6:	f000 f867 	bl	80122c8 <HAL_LPTIM_DirectionDownCallback>
    }
  }

  /* Repetition counter underflowed (or contains zero) and the LPTIM counter
     overflowed */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_UPDATE) != RESET)
 80121fa:	687b      	ldr	r3, [r7, #4]
 80121fc:	681b      	ldr	r3, [r3, #0]
 80121fe:	681b      	ldr	r3, [r3, #0]
 8012200:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8012204:	2b80      	cmp	r3, #128	; 0x80
 8012206:	d10d      	bne.n	8012224 <HAL_LPTIM_IRQHandler+0x158>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_UPDATE) != RESET)
 8012208:	687b      	ldr	r3, [r7, #4]
 801220a:	681b      	ldr	r3, [r3, #0]
 801220c:	689b      	ldr	r3, [r3, #8]
 801220e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8012212:	2b80      	cmp	r3, #128	; 0x80
 8012214:	d106      	bne.n	8012224 <HAL_LPTIM_IRQHandler+0x158>
    {
      /* Clear update event flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_UPDATE);
 8012216:	687b      	ldr	r3, [r7, #4]
 8012218:	681b      	ldr	r3, [r3, #0]
 801221a:	2280      	movs	r2, #128	; 0x80
 801221c:	605a      	str	r2, [r3, #4]

      /* Update event Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->UpdateEventCallback(hlptim);
#else
      HAL_LPTIM_UpdateEventCallback(hlptim);
 801221e:	6878      	ldr	r0, [r7, #4]
 8012220:	f000 f85b 	bl	80122da <HAL_LPTIM_UpdateEventCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }

  /* Successful APB bus write to repetition counter register */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_REPOK) != RESET)
 8012224:	687b      	ldr	r3, [r7, #4]
 8012226:	681b      	ldr	r3, [r3, #0]
 8012228:	681b      	ldr	r3, [r3, #0]
 801222a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 801222e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8012232:	d10f      	bne.n	8012254 <HAL_LPTIM_IRQHandler+0x188>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_REPOK) != RESET)
 8012234:	687b      	ldr	r3, [r7, #4]
 8012236:	681b      	ldr	r3, [r3, #0]
 8012238:	689b      	ldr	r3, [r3, #8]
 801223a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 801223e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8012242:	d107      	bne.n	8012254 <HAL_LPTIM_IRQHandler+0x188>
    {
      /* Clear successful APB bus write to repetition counter flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_REPOK);
 8012244:	687b      	ldr	r3, [r7, #4]
 8012246:	681b      	ldr	r3, [r3, #0]
 8012248:	f44f 7280 	mov.w	r2, #256	; 0x100
 801224c:	605a      	str	r2, [r3, #4]

      /* Successful APB bus write to repetition counter Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->RepCounterWriteCallback(hlptim);
#else
      HAL_LPTIM_RepCounterWriteCallback(hlptim);
 801224e:	6878      	ldr	r0, [r7, #4]
 8012250:	f000 f84c 	bl	80122ec <HAL_LPTIM_RepCounterWriteCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }
}
 8012254:	bf00      	nop
 8012256:	3708      	adds	r7, #8
 8012258:	46bd      	mov	sp, r7
 801225a:	bd80      	pop	{r7, pc}

0801225c <HAL_LPTIM_CompareMatchCallback>:
  * @brief  Compare match callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_CompareMatchCallback(LPTIM_HandleTypeDef *hlptim)
{
 801225c:	b480      	push	{r7}
 801225e:	b083      	sub	sp, #12
 8012260:	af00      	add	r7, sp, #0
 8012262:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_CompareMatchCallback could be implemented in the user file
   */
}
 8012264:	bf00      	nop
 8012266:	370c      	adds	r7, #12
 8012268:	46bd      	mov	sp, r7
 801226a:	bc80      	pop	{r7}
 801226c:	4770      	bx	lr

0801226e <HAL_LPTIM_AutoReloadMatchCallback>:
  * @brief  Autoreload match callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_AutoReloadMatchCallback(LPTIM_HandleTypeDef *hlptim)
{
 801226e:	b480      	push	{r7}
 8012270:	b083      	sub	sp, #12
 8012272:	af00      	add	r7, sp, #0
 8012274:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_AutoReloadMatchCallback could be implemented in the user file
   */
}
 8012276:	bf00      	nop
 8012278:	370c      	adds	r7, #12
 801227a:	46bd      	mov	sp, r7
 801227c:	bc80      	pop	{r7}
 801227e:	4770      	bx	lr

08012280 <HAL_LPTIM_TriggerCallback>:
  * @brief  Trigger detected callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_TriggerCallback(LPTIM_HandleTypeDef *hlptim)
{
 8012280:	b480      	push	{r7}
 8012282:	b083      	sub	sp, #12
 8012284:	af00      	add	r7, sp, #0
 8012286:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_TriggerCallback could be implemented in the user file
   */
}
 8012288:	bf00      	nop
 801228a:	370c      	adds	r7, #12
 801228c:	46bd      	mov	sp, r7
 801228e:	bc80      	pop	{r7}
 8012290:	4770      	bx	lr

08012292 <HAL_LPTIM_CompareWriteCallback>:
  * @brief  Compare write callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_CompareWriteCallback(LPTIM_HandleTypeDef *hlptim)
{
 8012292:	b480      	push	{r7}
 8012294:	b083      	sub	sp, #12
 8012296:	af00      	add	r7, sp, #0
 8012298:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_CompareWriteCallback could be implemented in the user file
   */
}
 801229a:	bf00      	nop
 801229c:	370c      	adds	r7, #12
 801229e:	46bd      	mov	sp, r7
 80122a0:	bc80      	pop	{r7}
 80122a2:	4770      	bx	lr

080122a4 <HAL_LPTIM_AutoReloadWriteCallback>:
  * @brief  Autoreload write callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_AutoReloadWriteCallback(LPTIM_HandleTypeDef *hlptim)
{
 80122a4:	b480      	push	{r7}
 80122a6:	b083      	sub	sp, #12
 80122a8:	af00      	add	r7, sp, #0
 80122aa:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_AutoReloadWriteCallback could be implemented in the user file
   */
}
 80122ac:	bf00      	nop
 80122ae:	370c      	adds	r7, #12
 80122b0:	46bd      	mov	sp, r7
 80122b2:	bc80      	pop	{r7}
 80122b4:	4770      	bx	lr

080122b6 <HAL_LPTIM_DirectionUpCallback>:
  * @brief  Direction counter changed from Down to Up callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_DirectionUpCallback(LPTIM_HandleTypeDef *hlptim)
{
 80122b6:	b480      	push	{r7}
 80122b8:	b083      	sub	sp, #12
 80122ba:	af00      	add	r7, sp, #0
 80122bc:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_DirectionUpCallback could be implemented in the user file
   */
}
 80122be:	bf00      	nop
 80122c0:	370c      	adds	r7, #12
 80122c2:	46bd      	mov	sp, r7
 80122c4:	bc80      	pop	{r7}
 80122c6:	4770      	bx	lr

080122c8 <HAL_LPTIM_DirectionDownCallback>:
  * @brief  Direction counter changed from Up to Down callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_DirectionDownCallback(LPTIM_HandleTypeDef *hlptim)
{
 80122c8:	b480      	push	{r7}
 80122ca:	b083      	sub	sp, #12
 80122cc:	af00      	add	r7, sp, #0
 80122ce:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_DirectionDownCallback could be implemented in the user file
   */
}
 80122d0:	bf00      	nop
 80122d2:	370c      	adds	r7, #12
 80122d4:	46bd      	mov	sp, r7
 80122d6:	bc80      	pop	{r7}
 80122d8:	4770      	bx	lr

080122da <HAL_LPTIM_UpdateEventCallback>:
  * @brief Repetition counter underflowed (or contains zero) and LPTIM counter overflowed callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_UpdateEventCallback(LPTIM_HandleTypeDef *hlptim)
{
 80122da:	b480      	push	{r7}
 80122dc:	b083      	sub	sp, #12
 80122de:	af00      	add	r7, sp, #0
 80122e0:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_UpdateEventCallback could be implemented in the user file
   */
}
 80122e2:	bf00      	nop
 80122e4:	370c      	adds	r7, #12
 80122e6:	46bd      	mov	sp, r7
 80122e8:	bc80      	pop	{r7}
 80122ea:	4770      	bx	lr

080122ec <HAL_LPTIM_RepCounterWriteCallback>:
  * @brief  Successful APB bus write to repetition counter register callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_RepCounterWriteCallback(LPTIM_HandleTypeDef *hlptim)
{
 80122ec:	b480      	push	{r7}
 80122ee:	b083      	sub	sp, #12
 80122f0:	af00      	add	r7, sp, #0
 80122f2:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_RepCounterWriteCallback could be implemented in the user file
   */
}
 80122f4:	bf00      	nop
 80122f6:	370c      	adds	r7, #12
 80122f8:	46bd      	mov	sp, r7
 80122fa:	bc80      	pop	{r7}
 80122fc:	4770      	bx	lr

080122fe <HAL_LPTIM_GetState>:
  * @brief  Return the LPTIM handle state.
  * @param  hlptim LPTIM handle
  * @retval HAL state
  */
HAL_LPTIM_StateTypeDef HAL_LPTIM_GetState(LPTIM_HandleTypeDef *hlptim)
{
 80122fe:	b480      	push	{r7}
 8012300:	b083      	sub	sp, #12
 8012302:	af00      	add	r7, sp, #0
 8012304:	6078      	str	r0, [r7, #4]
  /* Return LPTIM handle state */
  return hlptim->State;
 8012306:	687b      	ldr	r3, [r7, #4]
 8012308:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 801230c:	b2db      	uxtb	r3, r3
}
 801230e:	4618      	mov	r0, r3
 8012310:	370c      	adds	r7, #12
 8012312:	46bd      	mov	sp, r7
 8012314:	bc80      	pop	{r7}
 8012316:	4770      	bx	lr

08012318 <LPTIM_WaitForFlag>:
  *                the configuration information for LPTIM module.
  * @param  flag   The lptim flag
  * @retval HAL status
  */
static HAL_StatusTypeDef LPTIM_WaitForFlag(LPTIM_HandleTypeDef *hlptim, uint32_t flag)
{
 8012318:	b480      	push	{r7}
 801231a:	b085      	sub	sp, #20
 801231c:	af00      	add	r7, sp, #0
 801231e:	6078      	str	r0, [r7, #4]
 8012320:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef result = HAL_OK;
 8012322:	2300      	movs	r3, #0
 8012324:	73fb      	strb	r3, [r7, #15]
  uint32_t count = TIMEOUT * (SystemCoreClock / 20UL / 1000UL);
 8012326:	4b12      	ldr	r3, [pc, #72]	; (8012370 <LPTIM_WaitForFlag+0x58>)
 8012328:	681b      	ldr	r3, [r3, #0]
 801232a:	4a12      	ldr	r2, [pc, #72]	; (8012374 <LPTIM_WaitForFlag+0x5c>)
 801232c:	fba2 2303 	umull	r2, r3, r2, r3
 8012330:	0b9b      	lsrs	r3, r3, #14
 8012332:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8012336:	fb02 f303 	mul.w	r3, r2, r3
 801233a:	60bb      	str	r3, [r7, #8]
  do
  {
    count--;
 801233c:	68bb      	ldr	r3, [r7, #8]
 801233e:	3b01      	subs	r3, #1
 8012340:	60bb      	str	r3, [r7, #8]
    if (count == 0UL)
 8012342:	68bb      	ldr	r3, [r7, #8]
 8012344:	2b00      	cmp	r3, #0
 8012346:	d101      	bne.n	801234c <LPTIM_WaitForFlag+0x34>
    {
      result = HAL_TIMEOUT;
 8012348:	2303      	movs	r3, #3
 801234a:	73fb      	strb	r3, [r7, #15]
    }
  } while ((!(__HAL_LPTIM_GET_FLAG((hlptim), (flag)))) && (count != 0UL));
 801234c:	687b      	ldr	r3, [r7, #4]
 801234e:	681b      	ldr	r3, [r3, #0]
 8012350:	681a      	ldr	r2, [r3, #0]
 8012352:	683b      	ldr	r3, [r7, #0]
 8012354:	4013      	ands	r3, r2
 8012356:	683a      	ldr	r2, [r7, #0]
 8012358:	429a      	cmp	r2, r3
 801235a:	d002      	beq.n	8012362 <LPTIM_WaitForFlag+0x4a>
 801235c:	68bb      	ldr	r3, [r7, #8]
 801235e:	2b00      	cmp	r3, #0
 8012360:	d1ec      	bne.n	801233c <LPTIM_WaitForFlag+0x24>

  return result;
 8012362:	7bfb      	ldrb	r3, [r7, #15]
}
 8012364:	4618      	mov	r0, r3
 8012366:	3714      	adds	r7, #20
 8012368:	46bd      	mov	sp, r7
 801236a:	bc80      	pop	{r7}
 801236c:	4770      	bx	lr
 801236e:	bf00      	nop
 8012370:	20000428 	.word	0x20000428
 8012374:	d1b71759 	.word	0xd1b71759

08012378 <LPTIM_Disable>:
  *         Please check Errata Sheet ES0335 for more details under "MCU may remain
  *         stuck in LPTIM interrupt when entering Stop mode" section.
  * @retval None
  */
void LPTIM_Disable(LPTIM_HandleTypeDef *hlptim)
{
 8012378:	b580      	push	{r7, lr}
 801237a:	b08e      	sub	sp, #56	; 0x38
 801237c:	af00      	add	r7, sp, #0
 801237e:	6078      	str	r0, [r7, #4]
  uint32_t tmpclksource = 0;
 8012380:	2300      	movs	r3, #0
 8012382:	637b      	str	r3, [r7, #52]	; 0x34
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8012384:	f3ef 8310 	mrs	r3, PRIMASK
 8012388:	613b      	str	r3, [r7, #16]
  return(result);
 801238a:	693b      	ldr	r3, [r7, #16]
  uint32_t primask_bit;
  uint32_t tmpOR;
  uint32_t tmpRCR;

  /* Enter critical section */
  primask_bit = __get_PRIMASK();
 801238c:	633b      	str	r3, [r7, #48]	; 0x30
 801238e:	2301      	movs	r3, #1
 8012390:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8012392:	697b      	ldr	r3, [r7, #20]
 8012394:	f383 8810 	msr	PRIMASK, r3
}
 8012398:	bf00      	nop
  __set_PRIMASK(1) ;

  /*********** Save LPTIM Config ***********/
  /* Save LPTIM source clock */
  switch ((uint32_t)hlptim->Instance)
 801239a:	687b      	ldr	r3, [r7, #4]
 801239c:	681b      	ldr	r3, [r3, #0]
 801239e:	4a90      	ldr	r2, [pc, #576]	; (80125e0 <LPTIM_Disable+0x268>)
 80123a0:	4293      	cmp	r3, r2
 80123a2:	d015      	beq.n	80123d0 <LPTIM_Disable+0x58>
 80123a4:	4a8e      	ldr	r2, [pc, #568]	; (80125e0 <LPTIM_Disable+0x268>)
 80123a6:	4293      	cmp	r3, r2
 80123a8:	d818      	bhi.n	80123dc <LPTIM_Disable+0x64>
 80123aa:	4a8e      	ldr	r2, [pc, #568]	; (80125e4 <LPTIM_Disable+0x26c>)
 80123ac:	4293      	cmp	r3, r2
 80123ae:	d003      	beq.n	80123b8 <LPTIM_Disable+0x40>
 80123b0:	4a8d      	ldr	r2, [pc, #564]	; (80125e8 <LPTIM_Disable+0x270>)
 80123b2:	4293      	cmp	r3, r2
 80123b4:	d006      	beq.n	80123c4 <LPTIM_Disable+0x4c>
      break;
    case LPTIM3_BASE:
      tmpclksource = __HAL_RCC_GET_LPTIM3_SOURCE();
      break;
    default:
      break;
 80123b6:	e011      	b.n	80123dc <LPTIM_Disable+0x64>
      tmpclksource = __HAL_RCC_GET_LPTIM1_SOURCE();
 80123b8:	f44f 2040 	mov.w	r0, #786432	; 0xc0000
 80123bc:	f7ff fc80 	bl	8011cc0 <LL_RCC_GetLPTIMClockSource>
 80123c0:	6378      	str	r0, [r7, #52]	; 0x34
      break;
 80123c2:	e00c      	b.n	80123de <LPTIM_Disable+0x66>
      tmpclksource = __HAL_RCC_GET_LPTIM2_SOURCE();
 80123c4:	f44f 1040 	mov.w	r0, #3145728	; 0x300000
 80123c8:	f7ff fc7a 	bl	8011cc0 <LL_RCC_GetLPTIMClockSource>
 80123cc:	6378      	str	r0, [r7, #52]	; 0x34
      break;
 80123ce:	e006      	b.n	80123de <LPTIM_Disable+0x66>
      tmpclksource = __HAL_RCC_GET_LPTIM3_SOURCE();
 80123d0:	f44f 0040 	mov.w	r0, #12582912	; 0xc00000
 80123d4:	f7ff fc74 	bl	8011cc0 <LL_RCC_GetLPTIMClockSource>
 80123d8:	6378      	str	r0, [r7, #52]	; 0x34
      break;
 80123da:	e000      	b.n	80123de <LPTIM_Disable+0x66>
      break;
 80123dc:	bf00      	nop
  }

  /* Save LPTIM configuration registers */
  tmpIER = hlptim->Instance->IER;
 80123de:	687b      	ldr	r3, [r7, #4]
 80123e0:	681b      	ldr	r3, [r3, #0]
 80123e2:	689b      	ldr	r3, [r3, #8]
 80123e4:	62fb      	str	r3, [r7, #44]	; 0x2c
  tmpCFGR = hlptim->Instance->CFGR;
 80123e6:	687b      	ldr	r3, [r7, #4]
 80123e8:	681b      	ldr	r3, [r3, #0]
 80123ea:	68db      	ldr	r3, [r3, #12]
 80123ec:	62bb      	str	r3, [r7, #40]	; 0x28
  tmpCMP = hlptim->Instance->CMP;
 80123ee:	687b      	ldr	r3, [r7, #4]
 80123f0:	681b      	ldr	r3, [r3, #0]
 80123f2:	695b      	ldr	r3, [r3, #20]
 80123f4:	627b      	str	r3, [r7, #36]	; 0x24
  tmpARR = hlptim->Instance->ARR;
 80123f6:	687b      	ldr	r3, [r7, #4]
 80123f8:	681b      	ldr	r3, [r3, #0]
 80123fa:	699b      	ldr	r3, [r3, #24]
 80123fc:	623b      	str	r3, [r7, #32]
  tmpOR = hlptim->Instance->OR;
 80123fe:	687b      	ldr	r3, [r7, #4]
 8012400:	681b      	ldr	r3, [r3, #0]
 8012402:	6a1b      	ldr	r3, [r3, #32]
 8012404:	61fb      	str	r3, [r7, #28]
  tmpRCR = hlptim->Instance->RCR;
 8012406:	687b      	ldr	r3, [r7, #4]
 8012408:	681b      	ldr	r3, [r3, #0]
 801240a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 801240c:	61bb      	str	r3, [r7, #24]

  /*********** Reset LPTIM ***********/
  switch ((uint32_t)hlptim->Instance)
 801240e:	687b      	ldr	r3, [r7, #4]
 8012410:	681b      	ldr	r3, [r3, #0]
 8012412:	4a73      	ldr	r2, [pc, #460]	; (80125e0 <LPTIM_Disable+0x268>)
 8012414:	4293      	cmp	r3, r2
 8012416:	d019      	beq.n	801244c <LPTIM_Disable+0xd4>
 8012418:	4a71      	ldr	r2, [pc, #452]	; (80125e0 <LPTIM_Disable+0x268>)
 801241a:	4293      	cmp	r3, r2
 801241c:	d81d      	bhi.n	801245a <LPTIM_Disable+0xe2>
 801241e:	4a71      	ldr	r2, [pc, #452]	; (80125e4 <LPTIM_Disable+0x26c>)
 8012420:	4293      	cmp	r3, r2
 8012422:	d003      	beq.n	801242c <LPTIM_Disable+0xb4>
 8012424:	4a70      	ldr	r2, [pc, #448]	; (80125e8 <LPTIM_Disable+0x270>)
 8012426:	4293      	cmp	r3, r2
 8012428:	d009      	beq.n	801243e <LPTIM_Disable+0xc6>
    case LPTIM3_BASE:
      __HAL_RCC_LPTIM3_FORCE_RESET();
      __HAL_RCC_LPTIM3_RELEASE_RESET();
      break;
    default:
      break;
 801242a:	e016      	b.n	801245a <LPTIM_Disable+0xe2>
      __HAL_RCC_LPTIM1_FORCE_RESET();
 801242c:	f04f 4000 	mov.w	r0, #2147483648	; 0x80000000
 8012430:	f7ff fc58 	bl	8011ce4 <LL_APB1_GRP1_ForceReset>
      __HAL_RCC_LPTIM1_RELEASE_RESET();
 8012434:	f04f 4000 	mov.w	r0, #2147483648	; 0x80000000
 8012438:	f7ff fc76 	bl	8011d28 <LL_APB1_GRP1_ReleaseReset>
      break;
 801243c:	e00e      	b.n	801245c <LPTIM_Disable+0xe4>
      __HAL_RCC_LPTIM2_FORCE_RESET();
 801243e:	2020      	movs	r0, #32
 8012440:	f7ff fc61 	bl	8011d06 <LL_APB1_GRP2_ForceReset>
      __HAL_RCC_LPTIM2_RELEASE_RESET();
 8012444:	2020      	movs	r0, #32
 8012446:	f7ff fc81 	bl	8011d4c <LL_APB1_GRP2_ReleaseReset>
      break;
 801244a:	e007      	b.n	801245c <LPTIM_Disable+0xe4>
      __HAL_RCC_LPTIM3_FORCE_RESET();
 801244c:	2040      	movs	r0, #64	; 0x40
 801244e:	f7ff fc5a 	bl	8011d06 <LL_APB1_GRP2_ForceReset>
      __HAL_RCC_LPTIM3_RELEASE_RESET();
 8012452:	2040      	movs	r0, #64	; 0x40
 8012454:	f7ff fc7a 	bl	8011d4c <LL_APB1_GRP2_ReleaseReset>
      break;
 8012458:	e000      	b.n	801245c <LPTIM_Disable+0xe4>
      break;
 801245a:	bf00      	nop
  }

  /*********** Restore LPTIM Config ***********/
  if ((tmpCMP != 0UL) || (tmpARR != 0UL) || (tmpRCR != 0UL))
 801245c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801245e:	2b00      	cmp	r3, #0
 8012460:	d106      	bne.n	8012470 <LPTIM_Disable+0xf8>
 8012462:	6a3b      	ldr	r3, [r7, #32]
 8012464:	2b00      	cmp	r3, #0
 8012466:	d103      	bne.n	8012470 <LPTIM_Disable+0xf8>
 8012468:	69bb      	ldr	r3, [r7, #24]
 801246a:	2b00      	cmp	r3, #0
 801246c:	f000 8096 	beq.w	801259c <LPTIM_Disable+0x224>
  {
    /* Force LPTIM source kernel clock from APB */
    switch ((uint32_t)hlptim->Instance)
 8012470:	687b      	ldr	r3, [r7, #4]
 8012472:	681b      	ldr	r3, [r3, #0]
 8012474:	4a5a      	ldr	r2, [pc, #360]	; (80125e0 <LPTIM_Disable+0x268>)
 8012476:	4293      	cmp	r3, r2
 8012478:	d013      	beq.n	80124a2 <LPTIM_Disable+0x12a>
 801247a:	4a59      	ldr	r2, [pc, #356]	; (80125e0 <LPTIM_Disable+0x268>)
 801247c:	4293      	cmp	r3, r2
 801247e:	d815      	bhi.n	80124ac <LPTIM_Disable+0x134>
 8012480:	4a58      	ldr	r2, [pc, #352]	; (80125e4 <LPTIM_Disable+0x26c>)
 8012482:	4293      	cmp	r3, r2
 8012484:	d003      	beq.n	801248e <LPTIM_Disable+0x116>
 8012486:	4a58      	ldr	r2, [pc, #352]	; (80125e8 <LPTIM_Disable+0x270>)
 8012488:	4293      	cmp	r3, r2
 801248a:	d005      	beq.n	8012498 <LPTIM_Disable+0x120>
        break;
      case LPTIM3_BASE:
        __HAL_RCC_LPTIM3_CONFIG(RCC_LPTIM3CLKSOURCE_PCLK1);
        break;
      default:
        break;
 801248c:	e00e      	b.n	80124ac <LPTIM_Disable+0x134>
        __HAL_RCC_LPTIM1_CONFIG(RCC_LPTIM1CLKSOURCE_PCLK1);
 801248e:	f44f 2040 	mov.w	r0, #786432	; 0xc0000
 8012492:	f7ff fbfc 	bl	8011c8e <LL_RCC_SetLPTIMClockSource>
        break;
 8012496:	e00a      	b.n	80124ae <LPTIM_Disable+0x136>
        __HAL_RCC_LPTIM2_CONFIG(RCC_LPTIM2CLKSOURCE_PCLK1);
 8012498:	f44f 1040 	mov.w	r0, #3145728	; 0x300000
 801249c:	f7ff fbf7 	bl	8011c8e <LL_RCC_SetLPTIMClockSource>
        break;
 80124a0:	e005      	b.n	80124ae <LPTIM_Disable+0x136>
        __HAL_RCC_LPTIM3_CONFIG(RCC_LPTIM3CLKSOURCE_PCLK1);
 80124a2:	f44f 0040 	mov.w	r0, #12582912	; 0xc00000
 80124a6:	f7ff fbf2 	bl	8011c8e <LL_RCC_SetLPTIMClockSource>
        break;
 80124aa:	e000      	b.n	80124ae <LPTIM_Disable+0x136>
        break;
 80124ac:	bf00      	nop
    }

    if (tmpCMP != 0UL)
 80124ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80124b0:	2b00      	cmp	r3, #0
 80124b2:	d01a      	beq.n	80124ea <LPTIM_Disable+0x172>
    {
      /* Restore CMP register (LPTIM should be enabled first) */
      hlptim->Instance->CR |= LPTIM_CR_ENABLE;
 80124b4:	687b      	ldr	r3, [r7, #4]
 80124b6:	681b      	ldr	r3, [r3, #0]
 80124b8:	691a      	ldr	r2, [r3, #16]
 80124ba:	687b      	ldr	r3, [r7, #4]
 80124bc:	681b      	ldr	r3, [r3, #0]
 80124be:	f042 0201 	orr.w	r2, r2, #1
 80124c2:	611a      	str	r2, [r3, #16]
      hlptim->Instance->CMP = tmpCMP;
 80124c4:	687b      	ldr	r3, [r7, #4]
 80124c6:	681b      	ldr	r3, [r3, #0]
 80124c8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80124ca:	615a      	str	r2, [r3, #20]

      /* Wait for the completion of the write operation to the LPTIM_CMP register */
      if (LPTIM_WaitForFlag(hlptim, LPTIM_FLAG_CMPOK) == HAL_TIMEOUT)
 80124cc:	2108      	movs	r1, #8
 80124ce:	6878      	ldr	r0, [r7, #4]
 80124d0:	f7ff ff22 	bl	8012318 <LPTIM_WaitForFlag>
 80124d4:	4603      	mov	r3, r0
 80124d6:	2b03      	cmp	r3, #3
 80124d8:	d103      	bne.n	80124e2 <LPTIM_Disable+0x16a>
      {
        hlptim->State = HAL_LPTIM_STATE_TIMEOUT;
 80124da:	687b      	ldr	r3, [r7, #4]
 80124dc:	2203      	movs	r2, #3
 80124de:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
      }
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_CMPOK);
 80124e2:	687b      	ldr	r3, [r7, #4]
 80124e4:	681b      	ldr	r3, [r3, #0]
 80124e6:	2208      	movs	r2, #8
 80124e8:	605a      	str	r2, [r3, #4]
    }

    if (tmpARR != 0UL)
 80124ea:	6a3b      	ldr	r3, [r7, #32]
 80124ec:	2b00      	cmp	r3, #0
 80124ee:	d01a      	beq.n	8012526 <LPTIM_Disable+0x1ae>
    {
      /* Restore ARR register (LPTIM should be enabled first) */
      hlptim->Instance->CR |= LPTIM_CR_ENABLE;
 80124f0:	687b      	ldr	r3, [r7, #4]
 80124f2:	681b      	ldr	r3, [r3, #0]
 80124f4:	691a      	ldr	r2, [r3, #16]
 80124f6:	687b      	ldr	r3, [r7, #4]
 80124f8:	681b      	ldr	r3, [r3, #0]
 80124fa:	f042 0201 	orr.w	r2, r2, #1
 80124fe:	611a      	str	r2, [r3, #16]
      hlptim->Instance->ARR = tmpARR;
 8012500:	687b      	ldr	r3, [r7, #4]
 8012502:	681b      	ldr	r3, [r3, #0]
 8012504:	6a3a      	ldr	r2, [r7, #32]
 8012506:	619a      	str	r2, [r3, #24]

      /* Wait for the completion of the write operation to the LPTIM_ARR register */
      if (LPTIM_WaitForFlag(hlptim, LPTIM_FLAG_ARROK) == HAL_TIMEOUT)
 8012508:	2110      	movs	r1, #16
 801250a:	6878      	ldr	r0, [r7, #4]
 801250c:	f7ff ff04 	bl	8012318 <LPTIM_WaitForFlag>
 8012510:	4603      	mov	r3, r0
 8012512:	2b03      	cmp	r3, #3
 8012514:	d103      	bne.n	801251e <LPTIM_Disable+0x1a6>
      {
        hlptim->State = HAL_LPTIM_STATE_TIMEOUT;
 8012516:	687b      	ldr	r3, [r7, #4]
 8012518:	2203      	movs	r2, #3
 801251a:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
      }

      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_ARROK);
 801251e:	687b      	ldr	r3, [r7, #4]
 8012520:	681b      	ldr	r3, [r3, #0]
 8012522:	2210      	movs	r2, #16
 8012524:	605a      	str	r2, [r3, #4]
    }

    if (tmpRCR != 0UL)
 8012526:	69bb      	ldr	r3, [r7, #24]
 8012528:	2b00      	cmp	r3, #0
 801252a:	d01c      	beq.n	8012566 <LPTIM_Disable+0x1ee>
    {
      /* Restore RCR register (LPTIM should be enabled first) */
      hlptim->Instance->CR |= LPTIM_CR_ENABLE;
 801252c:	687b      	ldr	r3, [r7, #4]
 801252e:	681b      	ldr	r3, [r3, #0]
 8012530:	691a      	ldr	r2, [r3, #16]
 8012532:	687b      	ldr	r3, [r7, #4]
 8012534:	681b      	ldr	r3, [r3, #0]
 8012536:	f042 0201 	orr.w	r2, r2, #1
 801253a:	611a      	str	r2, [r3, #16]
      hlptim->Instance->RCR = tmpRCR;
 801253c:	687b      	ldr	r3, [r7, #4]
 801253e:	681b      	ldr	r3, [r3, #0]
 8012540:	69ba      	ldr	r2, [r7, #24]
 8012542:	629a      	str	r2, [r3, #40]	; 0x28

      /* Wait for the completion of the write operation to the LPTIM_RCR register */
      if (LPTIM_WaitForFlag(hlptim, LPTIM_FLAG_REPOK) == HAL_TIMEOUT)
 8012544:	f44f 7180 	mov.w	r1, #256	; 0x100
 8012548:	6878      	ldr	r0, [r7, #4]
 801254a:	f7ff fee5 	bl	8012318 <LPTIM_WaitForFlag>
 801254e:	4603      	mov	r3, r0
 8012550:	2b03      	cmp	r3, #3
 8012552:	d103      	bne.n	801255c <LPTIM_Disable+0x1e4>
      {
        hlptim->State = HAL_LPTIM_STATE_TIMEOUT;
 8012554:	687b      	ldr	r3, [r7, #4]
 8012556:	2203      	movs	r2, #3
 8012558:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
      }
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_REPOK);
 801255c:	687b      	ldr	r3, [r7, #4]
 801255e:	681b      	ldr	r3, [r3, #0]
 8012560:	f44f 7280 	mov.w	r2, #256	; 0x100
 8012564:	605a      	str	r2, [r3, #4]
    }

    /* Restore LPTIM source kernel clock */
    switch ((uint32_t)hlptim->Instance)
 8012566:	687b      	ldr	r3, [r7, #4]
 8012568:	681b      	ldr	r3, [r3, #0]
 801256a:	4a1d      	ldr	r2, [pc, #116]	; (80125e0 <LPTIM_Disable+0x268>)
 801256c:	4293      	cmp	r3, r2
 801256e:	d011      	beq.n	8012594 <LPTIM_Disable+0x21c>
 8012570:	4a1b      	ldr	r2, [pc, #108]	; (80125e0 <LPTIM_Disable+0x268>)
 8012572:	4293      	cmp	r3, r2
 8012574:	d814      	bhi.n	80125a0 <LPTIM_Disable+0x228>
 8012576:	4a1b      	ldr	r2, [pc, #108]	; (80125e4 <LPTIM_Disable+0x26c>)
 8012578:	4293      	cmp	r3, r2
 801257a:	d003      	beq.n	8012584 <LPTIM_Disable+0x20c>
 801257c:	4a1a      	ldr	r2, [pc, #104]	; (80125e8 <LPTIM_Disable+0x270>)
 801257e:	4293      	cmp	r3, r2
 8012580:	d004      	beq.n	801258c <LPTIM_Disable+0x214>
        break;
      case LPTIM3_BASE:
        __HAL_RCC_LPTIM3_CONFIG(tmpclksource);
        break;
      default:
        break;
 8012582:	e00d      	b.n	80125a0 <LPTIM_Disable+0x228>
        __HAL_RCC_LPTIM1_CONFIG(tmpclksource);
 8012584:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8012586:	f7ff fb82 	bl	8011c8e <LL_RCC_SetLPTIMClockSource>
        break;
 801258a:	e00a      	b.n	80125a2 <LPTIM_Disable+0x22a>
        __HAL_RCC_LPTIM2_CONFIG(tmpclksource);
 801258c:	6b78      	ldr	r0, [r7, #52]	; 0x34
 801258e:	f7ff fb7e 	bl	8011c8e <LL_RCC_SetLPTIMClockSource>
        break;
 8012592:	e006      	b.n	80125a2 <LPTIM_Disable+0x22a>
        __HAL_RCC_LPTIM3_CONFIG(tmpclksource);
 8012594:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8012596:	f7ff fb7a 	bl	8011c8e <LL_RCC_SetLPTIMClockSource>
        break;
 801259a:	e002      	b.n	80125a2 <LPTIM_Disable+0x22a>
    }
  }
 801259c:	bf00      	nop
 801259e:	e000      	b.n	80125a2 <LPTIM_Disable+0x22a>
        break;
 80125a0:	bf00      	nop

  /* Restore configuration registers (LPTIM should be disabled first) */
  hlptim->Instance->CR &= ~(LPTIM_CR_ENABLE);
 80125a2:	687b      	ldr	r3, [r7, #4]
 80125a4:	681b      	ldr	r3, [r3, #0]
 80125a6:	691a      	ldr	r2, [r3, #16]
 80125a8:	687b      	ldr	r3, [r7, #4]
 80125aa:	681b      	ldr	r3, [r3, #0]
 80125ac:	f022 0201 	bic.w	r2, r2, #1
 80125b0:	611a      	str	r2, [r3, #16]
  hlptim->Instance->IER = tmpIER;
 80125b2:	687b      	ldr	r3, [r7, #4]
 80125b4:	681b      	ldr	r3, [r3, #0]
 80125b6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80125b8:	609a      	str	r2, [r3, #8]
  hlptim->Instance->CFGR = tmpCFGR;
 80125ba:	687b      	ldr	r3, [r7, #4]
 80125bc:	681b      	ldr	r3, [r3, #0]
 80125be:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80125c0:	60da      	str	r2, [r3, #12]
  hlptim->Instance->OR = tmpOR;
 80125c2:	687b      	ldr	r3, [r7, #4]
 80125c4:	681b      	ldr	r3, [r3, #0]
 80125c6:	69fa      	ldr	r2, [r7, #28]
 80125c8:	621a      	str	r2, [r3, #32]
 80125ca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80125cc:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80125ce:	68fb      	ldr	r3, [r7, #12]
 80125d0:	f383 8810 	msr	PRIMASK, r3
}
 80125d4:	bf00      	nop

  /* Exit critical section: restore previous priority mask */
  __set_PRIMASK(primask_bit);
}
 80125d6:	bf00      	nop
 80125d8:	3738      	adds	r7, #56	; 0x38
 80125da:	46bd      	mov	sp, r7
 80125dc:	bd80      	pop	{r7, pc}
 80125de:	bf00      	nop
 80125e0:	40009800 	.word	0x40009800
 80125e4:	40007c00 	.word	0x40007c00
 80125e8:	40009400 	.word	0x40009400

080125ec <HAL_PWR_EnableBkUpAccess>:
  * @note   LSEON bit that switches on and off the LSE crystal belongs as well to the
  *         backup domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 80125ec:	b480      	push	{r7}
 80125ee:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80125f0:	4b04      	ldr	r3, [pc, #16]	; (8012604 <HAL_PWR_EnableBkUpAccess+0x18>)
 80125f2:	681b      	ldr	r3, [r3, #0]
 80125f4:	4a03      	ldr	r2, [pc, #12]	; (8012604 <HAL_PWR_EnableBkUpAccess+0x18>)
 80125f6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80125fa:	6013      	str	r3, [r2, #0]
}
 80125fc:	bf00      	nop
 80125fe:	46bd      	mov	sp, r7
 8012600:	bc80      	pop	{r7}
 8012602:	4770      	bx	lr
 8012604:	58000400 	.word	0x58000400

08012608 <HAL_PWREx_GetVoltageRange>:
/**
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWPWR_REGULATOR_VOLTAGE_SCALE2)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8012608:	b480      	push	{r7}
 801260a:	af00      	add	r7, sp, #0
  return (PWR->CR1 & PWR_CR1_VOS);
 801260c:	4b03      	ldr	r3, [pc, #12]	; (801261c <HAL_PWREx_GetVoltageRange+0x14>)
 801260e:	681b      	ldr	r3, [r3, #0]
 8012610:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
}
 8012614:	4618      	mov	r0, r3
 8012616:	46bd      	mov	sp, r7
 8012618:	bc80      	pop	{r7}
 801261a:	4770      	bx	lr
 801261c:	58000400 	.word	0x58000400

08012620 <LL_PWR_IsEnabledBkUpAccess>:
  * @brief  Check if the backup domain is enabled
  * @rmtoll CR1          DBP           LL_PWR_IsEnabledBkUpAccess
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_PWR_IsEnabledBkUpAccess(void)
{
 8012620:	b480      	push	{r7}
 8012622:	af00      	add	r7, sp, #0
  return ((READ_BIT(PWR->CR1, PWR_CR1_DBP) == (PWR_CR1_DBP)) ? 1UL : 0UL);
 8012624:	4b06      	ldr	r3, [pc, #24]	; (8012640 <LL_PWR_IsEnabledBkUpAccess+0x20>)
 8012626:	681b      	ldr	r3, [r3, #0]
 8012628:	f403 7380 	and.w	r3, r3, #256	; 0x100
 801262c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8012630:	d101      	bne.n	8012636 <LL_PWR_IsEnabledBkUpAccess+0x16>
 8012632:	2301      	movs	r3, #1
 8012634:	e000      	b.n	8012638 <LL_PWR_IsEnabledBkUpAccess+0x18>
 8012636:	2300      	movs	r3, #0
}
 8012638:	4618      	mov	r0, r3
 801263a:	46bd      	mov	sp, r7
 801263c:	bc80      	pop	{r7}
 801263e:	4770      	bx	lr
 8012640:	58000400 	.word	0x58000400

08012644 <LL_RCC_HSE_EnableTcxo>:
{
 8012644:	b480      	push	{r7}
 8012646:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSEBYPPWR);
 8012648:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 801264c:	681b      	ldr	r3, [r3, #0]
 801264e:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8012652:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8012656:	6013      	str	r3, [r2, #0]
}
 8012658:	bf00      	nop
 801265a:	46bd      	mov	sp, r7
 801265c:	bc80      	pop	{r7}
 801265e:	4770      	bx	lr

08012660 <LL_RCC_HSE_DisableTcxo>:
{
 8012660:	b480      	push	{r7}
 8012662:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSEBYPPWR);
 8012664:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8012668:	681b      	ldr	r3, [r3, #0]
 801266a:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 801266e:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8012672:	6013      	str	r3, [r2, #0]
}
 8012674:	bf00      	nop
 8012676:	46bd      	mov	sp, r7
 8012678:	bc80      	pop	{r7}
 801267a:	4770      	bx	lr

0801267c <LL_RCC_HSE_IsEnabledDiv2>:
{
 801267c:	b480      	push	{r7}
 801267e:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSEPRE) == (RCC_CR_HSEPRE)) ? 1UL : 0UL);
 8012680:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8012684:	681b      	ldr	r3, [r3, #0]
 8012686:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 801268a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 801268e:	d101      	bne.n	8012694 <LL_RCC_HSE_IsEnabledDiv2+0x18>
 8012690:	2301      	movs	r3, #1
 8012692:	e000      	b.n	8012696 <LL_RCC_HSE_IsEnabledDiv2+0x1a>
 8012694:	2300      	movs	r3, #0
}
 8012696:	4618      	mov	r0, r3
 8012698:	46bd      	mov	sp, r7
 801269a:	bc80      	pop	{r7}
 801269c:	4770      	bx	lr

0801269e <LL_RCC_HSE_Enable>:
{
 801269e:	b480      	push	{r7}
 80126a0:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSEON);
 80126a2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80126a6:	681b      	ldr	r3, [r3, #0]
 80126a8:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80126ac:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80126b0:	6013      	str	r3, [r2, #0]
}
 80126b2:	bf00      	nop
 80126b4:	46bd      	mov	sp, r7
 80126b6:	bc80      	pop	{r7}
 80126b8:	4770      	bx	lr

080126ba <LL_RCC_HSE_Disable>:
{
 80126ba:	b480      	push	{r7}
 80126bc:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSEON);
 80126be:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80126c2:	681b      	ldr	r3, [r3, #0]
 80126c4:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80126c8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80126cc:	6013      	str	r3, [r2, #0]
}
 80126ce:	bf00      	nop
 80126d0:	46bd      	mov	sp, r7
 80126d2:	bc80      	pop	{r7}
 80126d4:	4770      	bx	lr

080126d6 <LL_RCC_HSE_IsReady>:
{
 80126d6:	b480      	push	{r7}
 80126d8:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSERDY) == (RCC_CR_HSERDY)) ? 1UL : 0UL);
 80126da:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80126de:	681b      	ldr	r3, [r3, #0]
 80126e0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80126e4:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80126e8:	d101      	bne.n	80126ee <LL_RCC_HSE_IsReady+0x18>
 80126ea:	2301      	movs	r3, #1
 80126ec:	e000      	b.n	80126f0 <LL_RCC_HSE_IsReady+0x1a>
 80126ee:	2300      	movs	r3, #0
}
 80126f0:	4618      	mov	r0, r3
 80126f2:	46bd      	mov	sp, r7
 80126f4:	bc80      	pop	{r7}
 80126f6:	4770      	bx	lr

080126f8 <LL_RCC_HSI_Enable>:
{
 80126f8:	b480      	push	{r7}
 80126fa:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSION);
 80126fc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8012700:	681b      	ldr	r3, [r3, #0]
 8012702:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8012706:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 801270a:	6013      	str	r3, [r2, #0]
}
 801270c:	bf00      	nop
 801270e:	46bd      	mov	sp, r7
 8012710:	bc80      	pop	{r7}
 8012712:	4770      	bx	lr

08012714 <LL_RCC_HSI_Disable>:
{
 8012714:	b480      	push	{r7}
 8012716:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSION);
 8012718:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 801271c:	681b      	ldr	r3, [r3, #0]
 801271e:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8012722:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8012726:	6013      	str	r3, [r2, #0]
}
 8012728:	bf00      	nop
 801272a:	46bd      	mov	sp, r7
 801272c:	bc80      	pop	{r7}
 801272e:	4770      	bx	lr

08012730 <LL_RCC_HSI_IsReady>:
{
 8012730:	b480      	push	{r7}
 8012732:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY)) ? 1UL : 0UL);
 8012734:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8012738:	681b      	ldr	r3, [r3, #0]
 801273a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 801273e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8012742:	d101      	bne.n	8012748 <LL_RCC_HSI_IsReady+0x18>
 8012744:	2301      	movs	r3, #1
 8012746:	e000      	b.n	801274a <LL_RCC_HSI_IsReady+0x1a>
 8012748:	2300      	movs	r3, #0
}
 801274a:	4618      	mov	r0, r3
 801274c:	46bd      	mov	sp, r7
 801274e:	bc80      	pop	{r7}
 8012750:	4770      	bx	lr

08012752 <LL_RCC_HSI_SetCalibTrimming>:
{
 8012752:	b480      	push	{r7}
 8012754:	b083      	sub	sp, #12
 8012756:	af00      	add	r7, sp, #0
 8012758:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_HSITRIM, Value << RCC_ICSCR_HSITRIM_Pos);
 801275a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 801275e:	685b      	ldr	r3, [r3, #4]
 8012760:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8012764:	687b      	ldr	r3, [r7, #4]
 8012766:	061b      	lsls	r3, r3, #24
 8012768:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 801276c:	4313      	orrs	r3, r2
 801276e:	604b      	str	r3, [r1, #4]
}
 8012770:	bf00      	nop
 8012772:	370c      	adds	r7, #12
 8012774:	46bd      	mov	sp, r7
 8012776:	bc80      	pop	{r7}
 8012778:	4770      	bx	lr

0801277a <LL_RCC_LSE_IsReady>:
{
 801277a:	b480      	push	{r7}
 801277c:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 801277e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8012782:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8012786:	f003 0302 	and.w	r3, r3, #2
 801278a:	2b02      	cmp	r3, #2
 801278c:	d101      	bne.n	8012792 <LL_RCC_LSE_IsReady+0x18>
 801278e:	2301      	movs	r3, #1
 8012790:	e000      	b.n	8012794 <LL_RCC_LSE_IsReady+0x1a>
 8012792:	2300      	movs	r3, #0
}
 8012794:	4618      	mov	r0, r3
 8012796:	46bd      	mov	sp, r7
 8012798:	bc80      	pop	{r7}
 801279a:	4770      	bx	lr

0801279c <LL_RCC_LSI_Enable>:
{
 801279c:	b480      	push	{r7}
 801279e:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CSR, RCC_CSR_LSION);
 80127a0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80127a4:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80127a8:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80127ac:	f043 0301 	orr.w	r3, r3, #1
 80127b0:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
}
 80127b4:	bf00      	nop
 80127b6:	46bd      	mov	sp, r7
 80127b8:	bc80      	pop	{r7}
 80127ba:	4770      	bx	lr

080127bc <LL_RCC_LSI_Disable>:
{
 80127bc:	b480      	push	{r7}
 80127be:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSION);
 80127c0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80127c4:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80127c8:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80127cc:	f023 0301 	bic.w	r3, r3, #1
 80127d0:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
}
 80127d4:	bf00      	nop
 80127d6:	46bd      	mov	sp, r7
 80127d8:	bc80      	pop	{r7}
 80127da:	4770      	bx	lr

080127dc <LL_RCC_LSI_IsReady>:
{
 80127dc:	b480      	push	{r7}
 80127de:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == (RCC_CSR_LSIRDY)) ? 1UL : 0UL);
 80127e0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80127e4:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80127e8:	f003 0302 	and.w	r3, r3, #2
 80127ec:	2b02      	cmp	r3, #2
 80127ee:	d101      	bne.n	80127f4 <LL_RCC_LSI_IsReady+0x18>
 80127f0:	2301      	movs	r3, #1
 80127f2:	e000      	b.n	80127f6 <LL_RCC_LSI_IsReady+0x1a>
 80127f4:	2300      	movs	r3, #0
}
 80127f6:	4618      	mov	r0, r3
 80127f8:	46bd      	mov	sp, r7
 80127fa:	bc80      	pop	{r7}
 80127fc:	4770      	bx	lr

080127fe <LL_RCC_MSI_Enable>:
{
 80127fe:	b480      	push	{r7}
 8012800:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSION);
 8012802:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8012806:	681b      	ldr	r3, [r3, #0]
 8012808:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 801280c:	f043 0301 	orr.w	r3, r3, #1
 8012810:	6013      	str	r3, [r2, #0]
}
 8012812:	bf00      	nop
 8012814:	46bd      	mov	sp, r7
 8012816:	bc80      	pop	{r7}
 8012818:	4770      	bx	lr

0801281a <LL_RCC_MSI_Disable>:
{
 801281a:	b480      	push	{r7}
 801281c:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_MSION);
 801281e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8012822:	681b      	ldr	r3, [r3, #0]
 8012824:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8012828:	f023 0301 	bic.w	r3, r3, #1
 801282c:	6013      	str	r3, [r2, #0]
}
 801282e:	bf00      	nop
 8012830:	46bd      	mov	sp, r7
 8012832:	bc80      	pop	{r7}
 8012834:	4770      	bx	lr

08012836 <LL_RCC_MSI_IsReady>:
{
 8012836:	b480      	push	{r7}
 8012838:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_MSIRDY) == (RCC_CR_MSIRDY)) ? 1UL : 0UL);
 801283a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 801283e:	681b      	ldr	r3, [r3, #0]
 8012840:	f003 0302 	and.w	r3, r3, #2
 8012844:	2b02      	cmp	r3, #2
 8012846:	d101      	bne.n	801284c <LL_RCC_MSI_IsReady+0x16>
 8012848:	2301      	movs	r3, #1
 801284a:	e000      	b.n	801284e <LL_RCC_MSI_IsReady+0x18>
 801284c:	2300      	movs	r3, #0
}
 801284e:	4618      	mov	r0, r3
 8012850:	46bd      	mov	sp, r7
 8012852:	bc80      	pop	{r7}
 8012854:	4770      	bx	lr

08012856 <LL_RCC_MSI_IsEnabledRangeSelect>:
{
 8012856:	b480      	push	{r7}
 8012858:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == (RCC_CR_MSIRGSEL)) ? 1UL : 0UL);
 801285a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 801285e:	681b      	ldr	r3, [r3, #0]
 8012860:	f003 0308 	and.w	r3, r3, #8
 8012864:	2b08      	cmp	r3, #8
 8012866:	d101      	bne.n	801286c <LL_RCC_MSI_IsEnabledRangeSelect+0x16>
 8012868:	2301      	movs	r3, #1
 801286a:	e000      	b.n	801286e <LL_RCC_MSI_IsEnabledRangeSelect+0x18>
 801286c:	2300      	movs	r3, #0
}
 801286e:	4618      	mov	r0, r3
 8012870:	46bd      	mov	sp, r7
 8012872:	bc80      	pop	{r7}
 8012874:	4770      	bx	lr

08012876 <LL_RCC_MSI_GetRange>:
{
 8012876:	b480      	push	{r7}
 8012878:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CR, RCC_CR_MSIRANGE));
 801287a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 801287e:	681b      	ldr	r3, [r3, #0]
 8012880:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 8012884:	4618      	mov	r0, r3
 8012886:	46bd      	mov	sp, r7
 8012888:	bc80      	pop	{r7}
 801288a:	4770      	bx	lr

0801288c <LL_RCC_MSI_GetRangeAfterStandby>:
{
 801288c:	b480      	push	{r7}
 801288e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE));
 8012890:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8012894:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8012898:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
}
 801289c:	4618      	mov	r0, r3
 801289e:	46bd      	mov	sp, r7
 80128a0:	bc80      	pop	{r7}
 80128a2:	4770      	bx	lr

080128a4 <LL_RCC_MSI_SetCalibTrimming>:
{
 80128a4:	b480      	push	{r7}
 80128a6:	b083      	sub	sp, #12
 80128a8:	af00      	add	r7, sp, #0
 80128aa:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_MSITRIM, Value << RCC_ICSCR_MSITRIM_Pos);
 80128ac:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80128b0:	685b      	ldr	r3, [r3, #4]
 80128b2:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80128b6:	687b      	ldr	r3, [r7, #4]
 80128b8:	021b      	lsls	r3, r3, #8
 80128ba:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80128be:	4313      	orrs	r3, r2
 80128c0:	604b      	str	r3, [r1, #4]
}
 80128c2:	bf00      	nop
 80128c4:	370c      	adds	r7, #12
 80128c6:	46bd      	mov	sp, r7
 80128c8:	bc80      	pop	{r7}
 80128ca:	4770      	bx	lr

080128cc <LL_RCC_SetSysClkSource>:
{
 80128cc:	b480      	push	{r7}
 80128ce:	b083      	sub	sp, #12
 80128d0:	af00      	add	r7, sp, #0
 80128d2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 80128d4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80128d8:	689b      	ldr	r3, [r3, #8]
 80128da:	f023 0203 	bic.w	r2, r3, #3
 80128de:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80128e2:	687b      	ldr	r3, [r7, #4]
 80128e4:	4313      	orrs	r3, r2
 80128e6:	608b      	str	r3, [r1, #8]
}
 80128e8:	bf00      	nop
 80128ea:	370c      	adds	r7, #12
 80128ec:	46bd      	mov	sp, r7
 80128ee:	bc80      	pop	{r7}
 80128f0:	4770      	bx	lr

080128f2 <LL_RCC_GetSysClkSource>:
{
 80128f2:	b480      	push	{r7}
 80128f4:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 80128f6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80128fa:	689b      	ldr	r3, [r3, #8]
 80128fc:	f003 030c 	and.w	r3, r3, #12
}
 8012900:	4618      	mov	r0, r3
 8012902:	46bd      	mov	sp, r7
 8012904:	bc80      	pop	{r7}
 8012906:	4770      	bx	lr

08012908 <LL_RCC_SetAHBPrescaler>:
{
 8012908:	b480      	push	{r7}
 801290a:	b083      	sub	sp, #12
 801290c:	af00      	add	r7, sp, #0
 801290e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 8012910:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8012914:	689b      	ldr	r3, [r3, #8]
 8012916:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 801291a:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 801291e:	687b      	ldr	r3, [r7, #4]
 8012920:	4313      	orrs	r3, r2
 8012922:	608b      	str	r3, [r1, #8]
}
 8012924:	bf00      	nop
 8012926:	370c      	adds	r7, #12
 8012928:	46bd      	mov	sp, r7
 801292a:	bc80      	pop	{r7}
 801292c:	4770      	bx	lr

0801292e <LL_RCC_SetAHB3Prescaler>:
{
 801292e:	b480      	push	{r7}
 8012930:	b083      	sub	sp, #12
 8012932:	af00      	add	r7, sp, #0
 8012934:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE, Prescaler >> 4);
 8012936:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 801293a:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 801293e:	f023 020f 	bic.w	r2, r3, #15
 8012942:	687b      	ldr	r3, [r7, #4]
 8012944:	091b      	lsrs	r3, r3, #4
 8012946:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 801294a:	4313      	orrs	r3, r2
 801294c:	f8c1 3108 	str.w	r3, [r1, #264]	; 0x108
}
 8012950:	bf00      	nop
 8012952:	370c      	adds	r7, #12
 8012954:	46bd      	mov	sp, r7
 8012956:	bc80      	pop	{r7}
 8012958:	4770      	bx	lr

0801295a <LL_RCC_SetAPB1Prescaler>:
{
 801295a:	b480      	push	{r7}
 801295c:	b083      	sub	sp, #12
 801295e:	af00      	add	r7, sp, #0
 8012960:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 8012962:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8012966:	689b      	ldr	r3, [r3, #8]
 8012968:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 801296c:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8012970:	687b      	ldr	r3, [r7, #4]
 8012972:	4313      	orrs	r3, r2
 8012974:	608b      	str	r3, [r1, #8]
}
 8012976:	bf00      	nop
 8012978:	370c      	adds	r7, #12
 801297a:	46bd      	mov	sp, r7
 801297c:	bc80      	pop	{r7}
 801297e:	4770      	bx	lr

08012980 <LL_RCC_SetAPB2Prescaler>:
{
 8012980:	b480      	push	{r7}
 8012982:	b083      	sub	sp, #12
 8012984:	af00      	add	r7, sp, #0
 8012986:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 8012988:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 801298c:	689b      	ldr	r3, [r3, #8]
 801298e:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8012992:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8012996:	687b      	ldr	r3, [r7, #4]
 8012998:	4313      	orrs	r3, r2
 801299a:	608b      	str	r3, [r1, #8]
}
 801299c:	bf00      	nop
 801299e:	370c      	adds	r7, #12
 80129a0:	46bd      	mov	sp, r7
 80129a2:	bc80      	pop	{r7}
 80129a4:	4770      	bx	lr

080129a6 <LL_RCC_GetAHBPrescaler>:
{
 80129a6:	b480      	push	{r7}
 80129a8:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 80129aa:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80129ae:	689b      	ldr	r3, [r3, #8]
 80129b0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 80129b4:	4618      	mov	r0, r3
 80129b6:	46bd      	mov	sp, r7
 80129b8:	bc80      	pop	{r7}
 80129ba:	4770      	bx	lr

080129bc <LL_RCC_GetAHB3Prescaler>:
{
 80129bc:	b480      	push	{r7}
 80129be:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE) << 4);
 80129c0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80129c4:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 80129c8:	011b      	lsls	r3, r3, #4
 80129ca:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 80129ce:	4618      	mov	r0, r3
 80129d0:	46bd      	mov	sp, r7
 80129d2:	bc80      	pop	{r7}
 80129d4:	4770      	bx	lr

080129d6 <LL_RCC_GetAPB1Prescaler>:
{
 80129d6:	b480      	push	{r7}
 80129d8:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
 80129da:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80129de:	689b      	ldr	r3, [r3, #8]
 80129e0:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
}
 80129e4:	4618      	mov	r0, r3
 80129e6:	46bd      	mov	sp, r7
 80129e8:	bc80      	pop	{r7}
 80129ea:	4770      	bx	lr

080129ec <LL_RCC_GetAPB2Prescaler>:
{
 80129ec:	b480      	push	{r7}
 80129ee:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
 80129f0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80129f4:	689b      	ldr	r3, [r3, #8]
 80129f6:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
}
 80129fa:	4618      	mov	r0, r3
 80129fc:	46bd      	mov	sp, r7
 80129fe:	bc80      	pop	{r7}
 8012a00:	4770      	bx	lr

08012a02 <LL_RCC_PLL_Enable>:
  * @brief  Enable PLL
  * @rmtoll CR           PLLON         LL_RCC_PLL_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Enable(void)
{
 8012a02:	b480      	push	{r7}
 8012a04:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLON);
 8012a06:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8012a0a:	681b      	ldr	r3, [r3, #0]
 8012a0c:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8012a10:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8012a14:	6013      	str	r3, [r2, #0]
}
 8012a16:	bf00      	nop
 8012a18:	46bd      	mov	sp, r7
 8012a1a:	bc80      	pop	{r7}
 8012a1c:	4770      	bx	lr

08012a1e <LL_RCC_PLL_Disable>:
  * @note Cannot be disabled if the PLL clock is used as the system clock
  * @rmtoll CR           PLLON         LL_RCC_PLL_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Disable(void)
{
 8012a1e:	b480      	push	{r7}
 8012a20:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_PLLON);
 8012a22:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8012a26:	681b      	ldr	r3, [r3, #0]
 8012a28:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8012a2c:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8012a30:	6013      	str	r3, [r2, #0]
}
 8012a32:	bf00      	nop
 8012a34:	46bd      	mov	sp, r7
 8012a36:	bc80      	pop	{r7}
 8012a38:	4770      	bx	lr

08012a3a <LL_RCC_PLL_IsReady>:
  * @brief  Check if PLL Ready
  * @rmtoll CR           PLLRDY        LL_RCC_PLL_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_IsReady(void)
{
 8012a3a:	b480      	push	{r7}
 8012a3c:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY)) ? 1UL : 0UL);
 8012a3e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8012a42:	681b      	ldr	r3, [r3, #0]
 8012a44:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8012a48:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8012a4c:	d101      	bne.n	8012a52 <LL_RCC_PLL_IsReady+0x18>
 8012a4e:	2301      	movs	r3, #1
 8012a50:	e000      	b.n	8012a54 <LL_RCC_PLL_IsReady+0x1a>
 8012a52:	2300      	movs	r3, #0
}
 8012a54:	4618      	mov	r0, r3
 8012a56:	46bd      	mov	sp, r7
 8012a58:	bc80      	pop	{r7}
 8012a5a:	4770      	bx	lr

08012a5c <LL_RCC_PLL_GetN>:
  * @brief  Get Main PLL multiplication factor for VCO
  * @rmtoll PLLCFGR      PLLN          LL_RCC_PLL_GetN
  * @retval Between 6 and 127
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetN(void)
{
 8012a5c:	b480      	push	{r7}
 8012a5e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 8012a60:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8012a64:	68db      	ldr	r3, [r3, #12]
 8012a66:	0a1b      	lsrs	r3, r3, #8
 8012a68:	f003 037f 	and.w	r3, r3, #127	; 0x7f
}
 8012a6c:	4618      	mov	r0, r3
 8012a6e:	46bd      	mov	sp, r7
 8012a70:	bc80      	pop	{r7}
 8012a72:	4770      	bx	lr

08012a74 <LL_RCC_PLL_GetR>:
  *         @arg @ref LL_RCC_PLLR_DIV_6
  *         @arg @ref LL_RCC_PLLR_DIV_7
  *         @arg @ref LL_RCC_PLLR_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetR(void)
{
 8012a74:	b480      	push	{r7}
 8012a76:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR));
 8012a78:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8012a7c:	68db      	ldr	r3, [r3, #12]
 8012a7e:	f003 4360 	and.w	r3, r3, #3758096384	; 0xe0000000
}
 8012a82:	4618      	mov	r0, r3
 8012a84:	46bd      	mov	sp, r7
 8012a86:	bc80      	pop	{r7}
 8012a88:	4770      	bx	lr

08012a8a <LL_RCC_PLL_GetDivider>:
  *         @arg @ref LL_RCC_PLLM_DIV_6
  *         @arg @ref LL_RCC_PLLM_DIV_7
  *         @arg @ref LL_RCC_PLLM_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetDivider(void)
{
 8012a8a:	b480      	push	{r7}
 8012a8c:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 8012a8e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8012a92:	68db      	ldr	r3, [r3, #12]
 8012a94:	f003 0370 	and.w	r3, r3, #112	; 0x70
}
 8012a98:	4618      	mov	r0, r3
 8012a9a:	46bd      	mov	sp, r7
 8012a9c:	bc80      	pop	{r7}
 8012a9e:	4770      	bx	lr

08012aa0 <LL_RCC_PLL_GetMainSource>:
  *         @arg @ref LL_RCC_PLLSOURCE_MSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
{
 8012aa0:	b480      	push	{r7}
 8012aa2:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 8012aa4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8012aa8:	68db      	ldr	r3, [r3, #12]
 8012aaa:	f003 0303 	and.w	r3, r3, #3
}
 8012aae:	4618      	mov	r0, r3
 8012ab0:	46bd      	mov	sp, r7
 8012ab2:	bc80      	pop	{r7}
 8012ab4:	4770      	bx	lr

08012ab6 <LL_RCC_IsActiveFlag_HPRE>:
  * @brief  Check if HCLK1 prescaler flag value has been applied or not
  * @rmtoll CFGR         HPREF       LL_RCC_IsActiveFlag_HPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_HPRE(void)
{
 8012ab6:	b480      	push	{r7}
 8012ab8:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_HPREF) == (RCC_CFGR_HPREF)) ? 1UL : 0UL);
 8012aba:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8012abe:	689b      	ldr	r3, [r3, #8]
 8012ac0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8012ac4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8012ac8:	d101      	bne.n	8012ace <LL_RCC_IsActiveFlag_HPRE+0x18>
 8012aca:	2301      	movs	r3, #1
 8012acc:	e000      	b.n	8012ad0 <LL_RCC_IsActiveFlag_HPRE+0x1a>
 8012ace:	2300      	movs	r3, #0
}
 8012ad0:	4618      	mov	r0, r3
 8012ad2:	46bd      	mov	sp, r7
 8012ad4:	bc80      	pop	{r7}
 8012ad6:	4770      	bx	lr

08012ad8 <LL_RCC_IsActiveFlag_SHDHPRE>:
  * @brief  Check if HCLK3 prescaler flag value has been applied or not
  * @rmtoll EXTCFGR         SHDHPREF       LL_RCC_IsActiveFlag_SHDHPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_SHDHPRE(void)
{
 8012ad8:	b480      	push	{r7}
 8012ada:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPREF) == (RCC_EXTCFGR_SHDHPREF)) ? 1UL : 0UL);
 8012adc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8012ae0:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 8012ae4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8012ae8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8012aec:	d101      	bne.n	8012af2 <LL_RCC_IsActiveFlag_SHDHPRE+0x1a>
 8012aee:	2301      	movs	r3, #1
 8012af0:	e000      	b.n	8012af4 <LL_RCC_IsActiveFlag_SHDHPRE+0x1c>
 8012af2:	2300      	movs	r3, #0
}
 8012af4:	4618      	mov	r0, r3
 8012af6:	46bd      	mov	sp, r7
 8012af8:	bc80      	pop	{r7}
 8012afa:	4770      	bx	lr

08012afc <LL_RCC_IsActiveFlag_PPRE1>:
  * @brief  Check if PLCK1 prescaler flag value has been applied or not
  * @rmtoll CFGR         PPRE1F       LL_RCC_IsActiveFlag_PPRE1
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PPRE1(void)
{
 8012afc:	b480      	push	{r7}
 8012afe:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1F) == (RCC_CFGR_PPRE1F)) ? 1UL : 0UL);
 8012b00:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8012b04:	689b      	ldr	r3, [r3, #8]
 8012b06:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8012b0a:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8012b0e:	d101      	bne.n	8012b14 <LL_RCC_IsActiveFlag_PPRE1+0x18>
 8012b10:	2301      	movs	r3, #1
 8012b12:	e000      	b.n	8012b16 <LL_RCC_IsActiveFlag_PPRE1+0x1a>
 8012b14:	2300      	movs	r3, #0
}
 8012b16:	4618      	mov	r0, r3
 8012b18:	46bd      	mov	sp, r7
 8012b1a:	bc80      	pop	{r7}
 8012b1c:	4770      	bx	lr

08012b1e <LL_RCC_IsActiveFlag_PPRE2>:
  * @brief  Check if PLCK2 prescaler flag value has been applied or not
  * @rmtoll CFGR         PPRE2F       LL_RCC_IsActiveFlag_PPRE2
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PPRE2(void)
{
 8012b1e:	b480      	push	{r7}
 8012b20:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2F) == (RCC_CFGR_PPRE2F)) ? 1UL : 0UL);
 8012b22:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8012b26:	689b      	ldr	r3, [r3, #8]
 8012b28:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8012b2c:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8012b30:	d101      	bne.n	8012b36 <LL_RCC_IsActiveFlag_PPRE2+0x18>
 8012b32:	2301      	movs	r3, #1
 8012b34:	e000      	b.n	8012b38 <LL_RCC_IsActiveFlag_PPRE2+0x1a>
 8012b36:	2300      	movs	r3, #0
}
 8012b38:	4618      	mov	r0, r3
 8012b3a:	46bd      	mov	sp, r7
 8012b3c:	bc80      	pop	{r7}
 8012b3e:	4770      	bx	lr

08012b40 <HAL_RCC_OscConfig>:
  *         contains the configuration information for the RCC Oscillators.
  * @note   The PLL is not disabled when used as system clock.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8012b40:	b580      	push	{r7, lr}
 8012b42:	b088      	sub	sp, #32
 8012b44:	af00      	add	r7, sp, #0
 8012b46:	6078      	str	r0, [r7, #4]
  uint32_t sysclk_source;
  uint32_t pll_config;
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8012b48:	687b      	ldr	r3, [r7, #4]
 8012b4a:	2b00      	cmp	r3, #0
 8012b4c:	d101      	bne.n	8012b52 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8012b4e:	2301      	movs	r3, #1
 8012b50:	e36f      	b.n	8013232 <HAL_RCC_OscConfig+0x6f2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8012b52:	f7ff fece 	bl	80128f2 <LL_RCC_GetSysClkSource>
 8012b56:	61f8      	str	r0, [r7, #28]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8012b58:	f7ff ffa2 	bl	8012aa0 <LL_RCC_PLL_GetMainSource>
 8012b5c:	61b8      	str	r0, [r7, #24]

  /*----------------------------- MSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8012b5e:	687b      	ldr	r3, [r7, #4]
 8012b60:	681b      	ldr	r3, [r3, #0]
 8012b62:	f003 0320 	and.w	r3, r3, #32
 8012b66:	2b00      	cmp	r3, #0
 8012b68:	f000 80c4 	beq.w	8012cf4 <HAL_RCC_OscConfig+0x1b4>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSI_CALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* When the MSI is used as system clock it will not be disabled */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 8012b6c:	69fb      	ldr	r3, [r7, #28]
 8012b6e:	2b00      	cmp	r3, #0
 8012b70:	d005      	beq.n	8012b7e <HAL_RCC_OscConfig+0x3e>
 8012b72:	69fb      	ldr	r3, [r7, #28]
 8012b74:	2b0c      	cmp	r3, #12
 8012b76:	d176      	bne.n	8012c66 <HAL_RCC_OscConfig+0x126>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_MSI)))
 8012b78:	69bb      	ldr	r3, [r7, #24]
 8012b7a:	2b01      	cmp	r3, #1
 8012b7c:	d173      	bne.n	8012c66 <HAL_RCC_OscConfig+0x126>
    {
      if (RCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 8012b7e:	687b      	ldr	r3, [r7, #4]
 8012b80:	6a1b      	ldr	r3, [r3, #32]
 8012b82:	2b00      	cmp	r3, #0
 8012b84:	d101      	bne.n	8012b8a <HAL_RCC_OscConfig+0x4a>
      {
        return HAL_ERROR;
 8012b86:	2301      	movs	r3, #1
 8012b88:	e353      	b.n	8013232 <HAL_RCC_OscConfig+0x6f2>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the AHB3 clock
           and the supply voltage of the device. */
        if (RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8012b8a:	687b      	ldr	r3, [r7, #4]
 8012b8c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8012b8e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8012b92:	681b      	ldr	r3, [r3, #0]
 8012b94:	f003 0308 	and.w	r3, r3, #8
 8012b98:	2b00      	cmp	r3, #0
 8012b9a:	d005      	beq.n	8012ba8 <HAL_RCC_OscConfig+0x68>
 8012b9c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8012ba0:	681b      	ldr	r3, [r3, #0]
 8012ba2:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8012ba6:	e006      	b.n	8012bb6 <HAL_RCC_OscConfig+0x76>
 8012ba8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8012bac:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8012bb0:	091b      	lsrs	r3, r3, #4
 8012bb2:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8012bb6:	4293      	cmp	r3, r2
 8012bb8:	d222      	bcs.n	8012c00 <HAL_RCC_OscConfig+0xc0>
        {
          /* First increase number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8012bba:	687b      	ldr	r3, [r7, #4]
 8012bbc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8012bbe:	4618      	mov	r0, r3
 8012bc0:	f000 fd3c 	bl	801363c <RCC_SetFlashLatencyFromMSIRange>
 8012bc4:	4603      	mov	r3, r0
 8012bc6:	2b00      	cmp	r3, #0
 8012bc8:	d001      	beq.n	8012bce <HAL_RCC_OscConfig+0x8e>
          {
            return HAL_ERROR;
 8012bca:	2301      	movs	r3, #1
 8012bcc:	e331      	b.n	8013232 <HAL_RCC_OscConfig+0x6f2>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8012bce:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8012bd2:	681b      	ldr	r3, [r3, #0]
 8012bd4:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8012bd8:	f043 0308 	orr.w	r3, r3, #8
 8012bdc:	6013      	str	r3, [r2, #0]
 8012bde:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8012be2:	681b      	ldr	r3, [r3, #0]
 8012be4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8012be8:	687b      	ldr	r3, [r7, #4]
 8012bea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8012bec:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8012bf0:	4313      	orrs	r3, r2
 8012bf2:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8012bf4:	687b      	ldr	r3, [r7, #4]
 8012bf6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8012bf8:	4618      	mov	r0, r3
 8012bfa:	f7ff fe53 	bl	80128a4 <LL_RCC_MSI_SetCalibTrimming>
 8012bfe:	e021      	b.n	8012c44 <HAL_RCC_OscConfig+0x104>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range. */
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8012c00:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8012c04:	681b      	ldr	r3, [r3, #0]
 8012c06:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8012c0a:	f043 0308 	orr.w	r3, r3, #8
 8012c0e:	6013      	str	r3, [r2, #0]
 8012c10:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8012c14:	681b      	ldr	r3, [r3, #0]
 8012c16:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8012c1a:	687b      	ldr	r3, [r7, #4]
 8012c1c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8012c1e:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8012c22:	4313      	orrs	r3, r2
 8012c24:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8012c26:	687b      	ldr	r3, [r7, #4]
 8012c28:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8012c2a:	4618      	mov	r0, r3
 8012c2c:	f7ff fe3a 	bl	80128a4 <LL_RCC_MSI_SetCalibTrimming>

          /* Decrease number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8012c30:	687b      	ldr	r3, [r7, #4]
 8012c32:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8012c34:	4618      	mov	r0, r3
 8012c36:	f000 fd01 	bl	801363c <RCC_SetFlashLatencyFromMSIRange>
 8012c3a:	4603      	mov	r3, r0
 8012c3c:	2b00      	cmp	r3, #0
 8012c3e:	d001      	beq.n	8012c44 <HAL_RCC_OscConfig+0x104>
          {
            return HAL_ERROR;
 8012c40:	2301      	movs	r3, #1
 8012c42:	e2f6      	b.n	8013232 <HAL_RCC_OscConfig+0x6f2>
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetHCLKFreq();
 8012c44:	f000 fcc2 	bl	80135cc <HAL_RCC_GetHCLKFreq>
 8012c48:	4603      	mov	r3, r0
 8012c4a:	4aa7      	ldr	r2, [pc, #668]	; (8012ee8 <HAL_RCC_OscConfig+0x3a8>)
 8012c4c:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings */
        status = HAL_InitTick(uwTickPrio);
 8012c4e:	4ba7      	ldr	r3, [pc, #668]	; (8012eec <HAL_RCC_OscConfig+0x3ac>)
 8012c50:	681b      	ldr	r3, [r3, #0]
 8012c52:	4618      	mov	r0, r3
 8012c54:	f7fd f8c4 	bl	800fde0 <HAL_InitTick>
 8012c58:	4603      	mov	r3, r0
 8012c5a:	74fb      	strb	r3, [r7, #19]
        if (status != HAL_OK)
 8012c5c:	7cfb      	ldrb	r3, [r7, #19]
 8012c5e:	2b00      	cmp	r3, #0
 8012c60:	d047      	beq.n	8012cf2 <HAL_RCC_OscConfig+0x1b2>
        {
          return status;
 8012c62:	7cfb      	ldrb	r3, [r7, #19]
 8012c64:	e2e5      	b.n	8013232 <HAL_RCC_OscConfig+0x6f2>
      }
    }
    else
    {
      /* Check the MSI State */
      if (RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8012c66:	687b      	ldr	r3, [r7, #4]
 8012c68:	6a1b      	ldr	r3, [r3, #32]
 8012c6a:	2b00      	cmp	r3, #0
 8012c6c:	d02c      	beq.n	8012cc8 <HAL_RCC_OscConfig+0x188>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8012c6e:	f7ff fdc6 	bl	80127fe <LL_RCC_MSI_Enable>

        /* Get timeout */
        tickstart = HAL_GetTick();
 8012c72:	f7fd f901 	bl	800fe78 <HAL_GetTick>
 8012c76:	6178      	str	r0, [r7, #20]

        /* Wait till MSI is ready */
        while (LL_RCC_MSI_IsReady() == 0U)
 8012c78:	e008      	b.n	8012c8c <HAL_RCC_OscConfig+0x14c>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8012c7a:	f7fd f8fd 	bl	800fe78 <HAL_GetTick>
 8012c7e:	4602      	mov	r2, r0
 8012c80:	697b      	ldr	r3, [r7, #20]
 8012c82:	1ad3      	subs	r3, r2, r3
 8012c84:	2b02      	cmp	r3, #2
 8012c86:	d901      	bls.n	8012c8c <HAL_RCC_OscConfig+0x14c>
          {
            return HAL_TIMEOUT;
 8012c88:	2303      	movs	r3, #3
 8012c8a:	e2d2      	b.n	8013232 <HAL_RCC_OscConfig+0x6f2>
        while (LL_RCC_MSI_IsReady() == 0U)
 8012c8c:	f7ff fdd3 	bl	8012836 <LL_RCC_MSI_IsReady>
 8012c90:	4603      	mov	r3, r0
 8012c92:	2b00      	cmp	r3, #0
 8012c94:	d0f1      	beq.n	8012c7a <HAL_RCC_OscConfig+0x13a>
          }
        }

        /* Selects the Multiple Speed oscillator (MSI) clock range. */
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8012c96:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8012c9a:	681b      	ldr	r3, [r3, #0]
 8012c9c:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8012ca0:	f043 0308 	orr.w	r3, r3, #8
 8012ca4:	6013      	str	r3, [r2, #0]
 8012ca6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8012caa:	681b      	ldr	r3, [r3, #0]
 8012cac:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8012cb0:	687b      	ldr	r3, [r7, #4]
 8012cb2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8012cb4:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8012cb8:	4313      	orrs	r3, r2
 8012cba:	600b      	str	r3, [r1, #0]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value. */
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8012cbc:	687b      	ldr	r3, [r7, #4]
 8012cbe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8012cc0:	4618      	mov	r0, r3
 8012cc2:	f7ff fdef 	bl	80128a4 <LL_RCC_MSI_SetCalibTrimming>
 8012cc6:	e015      	b.n	8012cf4 <HAL_RCC_OscConfig+0x1b4>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8012cc8:	f7ff fda7 	bl	801281a <LL_RCC_MSI_Disable>

        /* Get timeout */
        tickstart = HAL_GetTick();
 8012ccc:	f7fd f8d4 	bl	800fe78 <HAL_GetTick>
 8012cd0:	6178      	str	r0, [r7, #20]

        /* Wait till MSI is disabled */
        while (LL_RCC_MSI_IsReady() != 0U)
 8012cd2:	e008      	b.n	8012ce6 <HAL_RCC_OscConfig+0x1a6>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8012cd4:	f7fd f8d0 	bl	800fe78 <HAL_GetTick>
 8012cd8:	4602      	mov	r2, r0
 8012cda:	697b      	ldr	r3, [r7, #20]
 8012cdc:	1ad3      	subs	r3, r2, r3
 8012cde:	2b02      	cmp	r3, #2
 8012ce0:	d901      	bls.n	8012ce6 <HAL_RCC_OscConfig+0x1a6>
          {
            return HAL_TIMEOUT;
 8012ce2:	2303      	movs	r3, #3
 8012ce4:	e2a5      	b.n	8013232 <HAL_RCC_OscConfig+0x6f2>
        while (LL_RCC_MSI_IsReady() != 0U)
 8012ce6:	f7ff fda6 	bl	8012836 <LL_RCC_MSI_IsReady>
 8012cea:	4603      	mov	r3, r0
 8012cec:	2b00      	cmp	r3, #0
 8012cee:	d1f1      	bne.n	8012cd4 <HAL_RCC_OscConfig+0x194>
 8012cf0:	e000      	b.n	8012cf4 <HAL_RCC_OscConfig+0x1b4>
      if (RCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 8012cf2:	bf00      	nop
      }
    }
  }

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8012cf4:	687b      	ldr	r3, [r7, #4]
 8012cf6:	681b      	ldr	r3, [r3, #0]
 8012cf8:	f003 0301 	and.w	r3, r3, #1
 8012cfc:	2b00      	cmp	r3, #0
 8012cfe:	d058      	beq.n	8012db2 <HAL_RCC_OscConfig+0x272>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 8012d00:	69fb      	ldr	r3, [r7, #28]
 8012d02:	2b08      	cmp	r3, #8
 8012d04:	d005      	beq.n	8012d12 <HAL_RCC_OscConfig+0x1d2>
 8012d06:	69fb      	ldr	r3, [r7, #28]
 8012d08:	2b0c      	cmp	r3, #12
 8012d0a:	d108      	bne.n	8012d1e <HAL_RCC_OscConfig+0x1de>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 8012d0c:	69bb      	ldr	r3, [r7, #24]
 8012d0e:	2b03      	cmp	r3, #3
 8012d10:	d105      	bne.n	8012d1e <HAL_RCC_OscConfig+0x1de>
    {
      if (RCC_OscInitStruct->HSEState == RCC_HSE_OFF)
 8012d12:	687b      	ldr	r3, [r7, #4]
 8012d14:	685b      	ldr	r3, [r3, #4]
 8012d16:	2b00      	cmp	r3, #0
 8012d18:	d14b      	bne.n	8012db2 <HAL_RCC_OscConfig+0x272>
      {
        return HAL_ERROR;
 8012d1a:	2301      	movs	r3, #1
 8012d1c:	e289      	b.n	8013232 <HAL_RCC_OscConfig+0x6f2>
      /* Set the new HSE configuration ---------------------------------------*/
      /* Check HSE division factor */
      assert_param(IS_RCC_HSEDIV(RCC_OscInitStruct->HSEDiv));

      /* Set HSE division factor */
      MODIFY_REG(RCC->CR, RCC_CR_HSEPRE, RCC_OscInitStruct->HSEDiv);
 8012d1e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8012d22:	681b      	ldr	r3, [r3, #0]
 8012d24:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8012d28:	687b      	ldr	r3, [r7, #4]
 8012d2a:	689b      	ldr	r3, [r3, #8]
 8012d2c:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8012d30:	4313      	orrs	r3, r2
 8012d32:	600b      	str	r3, [r1, #0]

      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8012d34:	687b      	ldr	r3, [r7, #4]
 8012d36:	685b      	ldr	r3, [r3, #4]
 8012d38:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8012d3c:	d102      	bne.n	8012d44 <HAL_RCC_OscConfig+0x204>
 8012d3e:	f7ff fcae 	bl	801269e <LL_RCC_HSE_Enable>
 8012d42:	e00d      	b.n	8012d60 <HAL_RCC_OscConfig+0x220>
 8012d44:	687b      	ldr	r3, [r7, #4]
 8012d46:	685b      	ldr	r3, [r3, #4]
 8012d48:	f5b3 1f04 	cmp.w	r3, #2162688	; 0x210000
 8012d4c:	d104      	bne.n	8012d58 <HAL_RCC_OscConfig+0x218>
 8012d4e:	f7ff fc79 	bl	8012644 <LL_RCC_HSE_EnableTcxo>
 8012d52:	f7ff fca4 	bl	801269e <LL_RCC_HSE_Enable>
 8012d56:	e003      	b.n	8012d60 <HAL_RCC_OscConfig+0x220>
 8012d58:	f7ff fcaf 	bl	80126ba <LL_RCC_HSE_Disable>
 8012d5c:	f7ff fc80 	bl	8012660 <LL_RCC_HSE_DisableTcxo>

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8012d60:	687b      	ldr	r3, [r7, #4]
 8012d62:	685b      	ldr	r3, [r3, #4]
 8012d64:	2b00      	cmp	r3, #0
 8012d66:	d012      	beq.n	8012d8e <HAL_RCC_OscConfig+0x24e>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8012d68:	f7fd f886 	bl	800fe78 <HAL_GetTick>
 8012d6c:	6178      	str	r0, [r7, #20]

        /* Wait till HSE is ready */
        while (LL_RCC_HSE_IsReady() == 0U)
 8012d6e:	e008      	b.n	8012d82 <HAL_RCC_OscConfig+0x242>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8012d70:	f7fd f882 	bl	800fe78 <HAL_GetTick>
 8012d74:	4602      	mov	r2, r0
 8012d76:	697b      	ldr	r3, [r7, #20]
 8012d78:	1ad3      	subs	r3, r2, r3
 8012d7a:	2b64      	cmp	r3, #100	; 0x64
 8012d7c:	d901      	bls.n	8012d82 <HAL_RCC_OscConfig+0x242>
          {
            return HAL_TIMEOUT;
 8012d7e:	2303      	movs	r3, #3
 8012d80:	e257      	b.n	8013232 <HAL_RCC_OscConfig+0x6f2>
        while (LL_RCC_HSE_IsReady() == 0U)
 8012d82:	f7ff fca8 	bl	80126d6 <LL_RCC_HSE_IsReady>
 8012d86:	4603      	mov	r3, r0
 8012d88:	2b00      	cmp	r3, #0
 8012d8a:	d0f1      	beq.n	8012d70 <HAL_RCC_OscConfig+0x230>
 8012d8c:	e011      	b.n	8012db2 <HAL_RCC_OscConfig+0x272>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8012d8e:	f7fd f873 	bl	800fe78 <HAL_GetTick>
 8012d92:	6178      	str	r0, [r7, #20]

        /* Wait till HSE is disabled */
        while (LL_RCC_HSE_IsReady() != 0U)
 8012d94:	e008      	b.n	8012da8 <HAL_RCC_OscConfig+0x268>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8012d96:	f7fd f86f 	bl	800fe78 <HAL_GetTick>
 8012d9a:	4602      	mov	r2, r0
 8012d9c:	697b      	ldr	r3, [r7, #20]
 8012d9e:	1ad3      	subs	r3, r2, r3
 8012da0:	2b64      	cmp	r3, #100	; 0x64
 8012da2:	d901      	bls.n	8012da8 <HAL_RCC_OscConfig+0x268>
          {
            return HAL_TIMEOUT;
 8012da4:	2303      	movs	r3, #3
 8012da6:	e244      	b.n	8013232 <HAL_RCC_OscConfig+0x6f2>
        while (LL_RCC_HSE_IsReady() != 0U)
 8012da8:	f7ff fc95 	bl	80126d6 <LL_RCC_HSE_IsReady>
 8012dac:	4603      	mov	r3, r0
 8012dae:	2b00      	cmp	r3, #0
 8012db0:	d1f1      	bne.n	8012d96 <HAL_RCC_OscConfig+0x256>
      }
    }
  }

  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8012db2:	687b      	ldr	r3, [r7, #4]
 8012db4:	681b      	ldr	r3, [r3, #0]
 8012db6:	f003 0302 	and.w	r3, r3, #2
 8012dba:	2b00      	cmp	r3, #0
 8012dbc:	d046      	beq.n	8012e4c <HAL_RCC_OscConfig+0x30c>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 8012dbe:	69fb      	ldr	r3, [r7, #28]
 8012dc0:	2b04      	cmp	r3, #4
 8012dc2:	d005      	beq.n	8012dd0 <HAL_RCC_OscConfig+0x290>
 8012dc4:	69fb      	ldr	r3, [r7, #28]
 8012dc6:	2b0c      	cmp	r3, #12
 8012dc8:	d10e      	bne.n	8012de8 <HAL_RCC_OscConfig+0x2a8>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 8012dca:	69bb      	ldr	r3, [r7, #24]
 8012dcc:	2b02      	cmp	r3, #2
 8012dce:	d10b      	bne.n	8012de8 <HAL_RCC_OscConfig+0x2a8>
    {
      /* When HSI is used as system clock it will not be disabled */
      if (RCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 8012dd0:	687b      	ldr	r3, [r7, #4]
 8012dd2:	691b      	ldr	r3, [r3, #16]
 8012dd4:	2b00      	cmp	r3, #0
 8012dd6:	d101      	bne.n	8012ddc <HAL_RCC_OscConfig+0x29c>
      {
        return HAL_ERROR;
 8012dd8:	2301      	movs	r3, #1
 8012dda:	e22a      	b.n	8013232 <HAL_RCC_OscConfig+0x6f2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8012ddc:	687b      	ldr	r3, [r7, #4]
 8012dde:	695b      	ldr	r3, [r3, #20]
 8012de0:	4618      	mov	r0, r3
 8012de2:	f7ff fcb6 	bl	8012752 <LL_RCC_HSI_SetCalibTrimming>
      if (RCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 8012de6:	e031      	b.n	8012e4c <HAL_RCC_OscConfig+0x30c>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8012de8:	687b      	ldr	r3, [r7, #4]
 8012dea:	691b      	ldr	r3, [r3, #16]
 8012dec:	2b00      	cmp	r3, #0
 8012dee:	d019      	beq.n	8012e24 <HAL_RCC_OscConfig+0x2e4>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8012df0:	f7ff fc82 	bl	80126f8 <LL_RCC_HSI_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8012df4:	f7fd f840 	bl	800fe78 <HAL_GetTick>
 8012df8:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is ready */
        while (LL_RCC_HSI_IsReady() == 0U)
 8012dfa:	e008      	b.n	8012e0e <HAL_RCC_OscConfig+0x2ce>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8012dfc:	f7fd f83c 	bl	800fe78 <HAL_GetTick>
 8012e00:	4602      	mov	r2, r0
 8012e02:	697b      	ldr	r3, [r7, #20]
 8012e04:	1ad3      	subs	r3, r2, r3
 8012e06:	2b02      	cmp	r3, #2
 8012e08:	d901      	bls.n	8012e0e <HAL_RCC_OscConfig+0x2ce>
          {
            return HAL_TIMEOUT;
 8012e0a:	2303      	movs	r3, #3
 8012e0c:	e211      	b.n	8013232 <HAL_RCC_OscConfig+0x6f2>
        while (LL_RCC_HSI_IsReady() == 0U)
 8012e0e:	f7ff fc8f 	bl	8012730 <LL_RCC_HSI_IsReady>
 8012e12:	4603      	mov	r3, r0
 8012e14:	2b00      	cmp	r3, #0
 8012e16:	d0f1      	beq.n	8012dfc <HAL_RCC_OscConfig+0x2bc>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8012e18:	687b      	ldr	r3, [r7, #4]
 8012e1a:	695b      	ldr	r3, [r3, #20]
 8012e1c:	4618      	mov	r0, r3
 8012e1e:	f7ff fc98 	bl	8012752 <LL_RCC_HSI_SetCalibTrimming>
 8012e22:	e013      	b.n	8012e4c <HAL_RCC_OscConfig+0x30c>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8012e24:	f7ff fc76 	bl	8012714 <LL_RCC_HSI_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8012e28:	f7fd f826 	bl	800fe78 <HAL_GetTick>
 8012e2c:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is disabled */
        while (LL_RCC_HSI_IsReady() != 0U)
 8012e2e:	e008      	b.n	8012e42 <HAL_RCC_OscConfig+0x302>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8012e30:	f7fd f822 	bl	800fe78 <HAL_GetTick>
 8012e34:	4602      	mov	r2, r0
 8012e36:	697b      	ldr	r3, [r7, #20]
 8012e38:	1ad3      	subs	r3, r2, r3
 8012e3a:	2b02      	cmp	r3, #2
 8012e3c:	d901      	bls.n	8012e42 <HAL_RCC_OscConfig+0x302>
          {
            return HAL_TIMEOUT;
 8012e3e:	2303      	movs	r3, #3
 8012e40:	e1f7      	b.n	8013232 <HAL_RCC_OscConfig+0x6f2>
        while (LL_RCC_HSI_IsReady() != 0U)
 8012e42:	f7ff fc75 	bl	8012730 <LL_RCC_HSI_IsReady>
 8012e46:	4603      	mov	r3, r0
 8012e48:	2b00      	cmp	r3, #0
 8012e4a:	d1f1      	bne.n	8012e30 <HAL_RCC_OscConfig+0x2f0>
      }
    }
  }

  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8012e4c:	687b      	ldr	r3, [r7, #4]
 8012e4e:	681b      	ldr	r3, [r3, #0]
 8012e50:	f003 0308 	and.w	r3, r3, #8
 8012e54:	2b00      	cmp	r3, #0
 8012e56:	d06e      	beq.n	8012f36 <HAL_RCC_OscConfig+0x3f6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8012e58:	687b      	ldr	r3, [r7, #4]
 8012e5a:	699b      	ldr	r3, [r3, #24]
 8012e5c:	2b00      	cmp	r3, #0
 8012e5e:	d056      	beq.n	8012f0e <HAL_RCC_OscConfig+0x3ce>
    {
      uint32_t csr_temp = RCC->CSR;
 8012e60:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8012e64:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8012e68:	60fb      	str	r3, [r7, #12]

      /* Check LSI division factor */
      assert_param(IS_RCC_LSIDIV(RCC_OscInitStruct->LSIDiv));

      if (RCC_OscInitStruct->LSIDiv != (csr_temp & RCC_CSR_LSIPRE))
 8012e6a:	687b      	ldr	r3, [r7, #4]
 8012e6c:	69da      	ldr	r2, [r3, #28]
 8012e6e:	68fb      	ldr	r3, [r7, #12]
 8012e70:	f003 0310 	and.w	r3, r3, #16
 8012e74:	429a      	cmp	r2, r3
 8012e76:	d031      	beq.n	8012edc <HAL_RCC_OscConfig+0x39c>
      {
        if (((csr_temp & RCC_CSR_LSIRDY) == RCC_CSR_LSIRDY) && \
 8012e78:	68fb      	ldr	r3, [r7, #12]
 8012e7a:	f003 0302 	and.w	r3, r3, #2
 8012e7e:	2b00      	cmp	r3, #0
 8012e80:	d006      	beq.n	8012e90 <HAL_RCC_OscConfig+0x350>
            ((csr_temp & RCC_CSR_LSION) != RCC_CSR_LSION))
 8012e82:	68fb      	ldr	r3, [r7, #12]
 8012e84:	f003 0301 	and.w	r3, r3, #1
        if (((csr_temp & RCC_CSR_LSIRDY) == RCC_CSR_LSIRDY) && \
 8012e88:	2b00      	cmp	r3, #0
 8012e8a:	d101      	bne.n	8012e90 <HAL_RCC_OscConfig+0x350>
        {
          /* If LSIRDY is set while LSION is not enabled,
             LSIPRE can't be updated */
          return HAL_ERROR;
 8012e8c:	2301      	movs	r3, #1
 8012e8e:	e1d0      	b.n	8013232 <HAL_RCC_OscConfig+0x6f2>
        }

        /* Turn off LSI before changing RCC_CSR_LSIPRE */
        if ((csr_temp & RCC_CSR_LSION) == RCC_CSR_LSION)
 8012e90:	68fb      	ldr	r3, [r7, #12]
 8012e92:	f003 0301 	and.w	r3, r3, #1
 8012e96:	2b00      	cmp	r3, #0
 8012e98:	d013      	beq.n	8012ec2 <HAL_RCC_OscConfig+0x382>
        {
          __HAL_RCC_LSI_DISABLE();
 8012e9a:	f7ff fc8f 	bl	80127bc <LL_RCC_LSI_Disable>

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8012e9e:	f7fc ffeb 	bl	800fe78 <HAL_GetTick>
 8012ea2:	6178      	str	r0, [r7, #20]

          /* Wait till LSI is disabled */
          while (LL_RCC_LSI_IsReady() != 0U)
 8012ea4:	e008      	b.n	8012eb8 <HAL_RCC_OscConfig+0x378>
          {
            if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8012ea6:	f7fc ffe7 	bl	800fe78 <HAL_GetTick>
 8012eaa:	4602      	mov	r2, r0
 8012eac:	697b      	ldr	r3, [r7, #20]
 8012eae:	1ad3      	subs	r3, r2, r3
 8012eb0:	2b11      	cmp	r3, #17
 8012eb2:	d901      	bls.n	8012eb8 <HAL_RCC_OscConfig+0x378>
            {
              return HAL_TIMEOUT;
 8012eb4:	2303      	movs	r3, #3
 8012eb6:	e1bc      	b.n	8013232 <HAL_RCC_OscConfig+0x6f2>
          while (LL_RCC_LSI_IsReady() != 0U)
 8012eb8:	f7ff fc90 	bl	80127dc <LL_RCC_LSI_IsReady>
 8012ebc:	4603      	mov	r3, r0
 8012ebe:	2b00      	cmp	r3, #0
 8012ec0:	d1f1      	bne.n	8012ea6 <HAL_RCC_OscConfig+0x366>
            }
          }
        }

        /* Set LSI division factor */
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPRE, RCC_OscInitStruct->LSIDiv);
 8012ec2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8012ec6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8012eca:	f023 0210 	bic.w	r2, r3, #16
 8012ece:	687b      	ldr	r3, [r7, #4]
 8012ed0:	69db      	ldr	r3, [r3, #28]
 8012ed2:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8012ed6:	4313      	orrs	r3, r2
 8012ed8:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
      }

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8012edc:	f7ff fc5e 	bl	801279c <LL_RCC_LSI_Enable>

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8012ee0:	f7fc ffca 	bl	800fe78 <HAL_GetTick>
 8012ee4:	6178      	str	r0, [r7, #20]

      /* Wait till LSI is ready */
      while (LL_RCC_LSI_IsReady() == 0U)
 8012ee6:	e00c      	b.n	8012f02 <HAL_RCC_OscConfig+0x3c2>
 8012ee8:	20000428 	.word	0x20000428
 8012eec:	20000654 	.word	0x20000654
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8012ef0:	f7fc ffc2 	bl	800fe78 <HAL_GetTick>
 8012ef4:	4602      	mov	r2, r0
 8012ef6:	697b      	ldr	r3, [r7, #20]
 8012ef8:	1ad3      	subs	r3, r2, r3
 8012efa:	2b11      	cmp	r3, #17
 8012efc:	d901      	bls.n	8012f02 <HAL_RCC_OscConfig+0x3c2>
        {
          return HAL_TIMEOUT;
 8012efe:	2303      	movs	r3, #3
 8012f00:	e197      	b.n	8013232 <HAL_RCC_OscConfig+0x6f2>
      while (LL_RCC_LSI_IsReady() == 0U)
 8012f02:	f7ff fc6b 	bl	80127dc <LL_RCC_LSI_IsReady>
 8012f06:	4603      	mov	r3, r0
 8012f08:	2b00      	cmp	r3, #0
 8012f0a:	d0f1      	beq.n	8012ef0 <HAL_RCC_OscConfig+0x3b0>
 8012f0c:	e013      	b.n	8012f36 <HAL_RCC_OscConfig+0x3f6>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8012f0e:	f7ff fc55 	bl	80127bc <LL_RCC_LSI_Disable>

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8012f12:	f7fc ffb1 	bl	800fe78 <HAL_GetTick>
 8012f16:	6178      	str	r0, [r7, #20]

      /* Wait till LSI is disabled */
      while (LL_RCC_LSI_IsReady() != 0U)
 8012f18:	e008      	b.n	8012f2c <HAL_RCC_OscConfig+0x3ec>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8012f1a:	f7fc ffad 	bl	800fe78 <HAL_GetTick>
 8012f1e:	4602      	mov	r2, r0
 8012f20:	697b      	ldr	r3, [r7, #20]
 8012f22:	1ad3      	subs	r3, r2, r3
 8012f24:	2b11      	cmp	r3, #17
 8012f26:	d901      	bls.n	8012f2c <HAL_RCC_OscConfig+0x3ec>
        {
          return HAL_TIMEOUT;
 8012f28:	2303      	movs	r3, #3
 8012f2a:	e182      	b.n	8013232 <HAL_RCC_OscConfig+0x6f2>
      while (LL_RCC_LSI_IsReady() != 0U)
 8012f2c:	f7ff fc56 	bl	80127dc <LL_RCC_LSI_IsReady>
 8012f30:	4603      	mov	r3, r0
 8012f32:	2b00      	cmp	r3, #0
 8012f34:	d1f1      	bne.n	8012f1a <HAL_RCC_OscConfig+0x3da>
      }
    }
  }

  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8012f36:	687b      	ldr	r3, [r7, #4]
 8012f38:	681b      	ldr	r3, [r3, #0]
 8012f3a:	f003 0304 	and.w	r3, r3, #4
 8012f3e:	2b00      	cmp	r3, #0
 8012f40:	f000 80d8 	beq.w	80130f4 <HAL_RCC_OscConfig+0x5b4>
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */

    if (LL_PWR_IsEnabledBkUpAccess() == 0U)
 8012f44:	f7ff fb6c 	bl	8012620 <LL_PWR_IsEnabledBkUpAccess>
 8012f48:	4603      	mov	r3, r0
 8012f4a:	2b00      	cmp	r3, #0
 8012f4c:	d113      	bne.n	8012f76 <HAL_RCC_OscConfig+0x436>
    {
      /* Enable write access to Backup domain */
      HAL_PWR_EnableBkUpAccess();
 8012f4e:	f7ff fb4d 	bl	80125ec <HAL_PWR_EnableBkUpAccess>

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8012f52:	f7fc ff91 	bl	800fe78 <HAL_GetTick>
 8012f56:	6178      	str	r0, [r7, #20]

      while (LL_PWR_IsEnabledBkUpAccess() == 0U)
 8012f58:	e008      	b.n	8012f6c <HAL_RCC_OscConfig+0x42c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8012f5a:	f7fc ff8d 	bl	800fe78 <HAL_GetTick>
 8012f5e:	4602      	mov	r2, r0
 8012f60:	697b      	ldr	r3, [r7, #20]
 8012f62:	1ad3      	subs	r3, r2, r3
 8012f64:	2b02      	cmp	r3, #2
 8012f66:	d901      	bls.n	8012f6c <HAL_RCC_OscConfig+0x42c>
        {
          return HAL_TIMEOUT;
 8012f68:	2303      	movs	r3, #3
 8012f6a:	e162      	b.n	8013232 <HAL_RCC_OscConfig+0x6f2>
      while (LL_PWR_IsEnabledBkUpAccess() == 0U)
 8012f6c:	f7ff fb58 	bl	8012620 <LL_PWR_IsEnabledBkUpAccess>
 8012f70:	4603      	mov	r3, r0
 8012f72:	2b00      	cmp	r3, #0
 8012f74:	d0f1      	beq.n	8012f5a <HAL_RCC_OscConfig+0x41a>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8012f76:	687b      	ldr	r3, [r7, #4]
 8012f78:	68db      	ldr	r3, [r3, #12]
 8012f7a:	2b00      	cmp	r3, #0
 8012f7c:	d07b      	beq.n	8013076 <HAL_RCC_OscConfig+0x536>
    {
      /* Enable LSE bypasss (if requested) */
      if ((RCC_OscInitStruct->LSEState == RCC_LSE_BYPASS)
 8012f7e:	687b      	ldr	r3, [r7, #4]
 8012f80:	68db      	ldr	r3, [r3, #12]
 8012f82:	2b85      	cmp	r3, #133	; 0x85
 8012f84:	d003      	beq.n	8012f8e <HAL_RCC_OscConfig+0x44e>
          || (RCC_OscInitStruct->LSEState == RCC_LSE_BYPASS_RTC_ONLY))
 8012f86:	687b      	ldr	r3, [r7, #4]
 8012f88:	68db      	ldr	r3, [r3, #12]
 8012f8a:	2b05      	cmp	r3, #5
 8012f8c:	d109      	bne.n	8012fa2 <HAL_RCC_OscConfig+0x462>
      {
        /* LSE oscillator bypass enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8012f8e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8012f92:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8012f96:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8012f9a:	f043 0304 	orr.w	r3, r3, #4
 8012f9e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8012fa2:	f7fc ff69 	bl	800fe78 <HAL_GetTick>
 8012fa6:	6178      	str	r0, [r7, #20]

      /* LSE oscillator enable */
      SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8012fa8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8012fac:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8012fb0:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8012fb4:	f043 0301 	orr.w	r3, r3, #1
 8012fb8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

      /* Wait till LSE is ready */
      while (LL_RCC_LSE_IsReady() == 0U)
 8012fbc:	e00a      	b.n	8012fd4 <HAL_RCC_OscConfig+0x494>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8012fbe:	f7fc ff5b 	bl	800fe78 <HAL_GetTick>
 8012fc2:	4602      	mov	r2, r0
 8012fc4:	697b      	ldr	r3, [r7, #20]
 8012fc6:	1ad3      	subs	r3, r2, r3
 8012fc8:	f241 3288 	movw	r2, #5000	; 0x1388
 8012fcc:	4293      	cmp	r3, r2
 8012fce:	d901      	bls.n	8012fd4 <HAL_RCC_OscConfig+0x494>
        {
          return HAL_TIMEOUT;
 8012fd0:	2303      	movs	r3, #3
 8012fd2:	e12e      	b.n	8013232 <HAL_RCC_OscConfig+0x6f2>
      while (LL_RCC_LSE_IsReady() == 0U)
 8012fd4:	f7ff fbd1 	bl	801277a <LL_RCC_LSE_IsReady>
 8012fd8:	4603      	mov	r3, r0
 8012fda:	2b00      	cmp	r3, #0
 8012fdc:	d0ef      	beq.n	8012fbe <HAL_RCC_OscConfig+0x47e>
        }
      }

      /* Enable LSE system clock (if requested) */
      if ((RCC_OscInitStruct->LSEState == RCC_LSE_ON)
 8012fde:	687b      	ldr	r3, [r7, #4]
 8012fe0:	68db      	ldr	r3, [r3, #12]
 8012fe2:	2b81      	cmp	r3, #129	; 0x81
 8012fe4:	d003      	beq.n	8012fee <HAL_RCC_OscConfig+0x4ae>
          || (RCC_OscInitStruct->LSEState == RCC_LSE_BYPASS))
 8012fe6:	687b      	ldr	r3, [r7, #4]
 8012fe8:	68db      	ldr	r3, [r3, #12]
 8012fea:	2b85      	cmp	r3, #133	; 0x85
 8012fec:	d121      	bne.n	8013032 <HAL_RCC_OscConfig+0x4f2>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8012fee:	f7fc ff43 	bl	800fe78 <HAL_GetTick>
 8012ff2:	6178      	str	r0, [r7, #20]

        SET_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 8012ff4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8012ff8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8012ffc:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8013000:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8013004:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

        /* Wait till LSESYS is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 8013008:	e00a      	b.n	8013020 <HAL_RCC_OscConfig+0x4e0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 801300a:	f7fc ff35 	bl	800fe78 <HAL_GetTick>
 801300e:	4602      	mov	r2, r0
 8013010:	697b      	ldr	r3, [r7, #20]
 8013012:	1ad3      	subs	r3, r2, r3
 8013014:	f241 3288 	movw	r2, #5000	; 0x1388
 8013018:	4293      	cmp	r3, r2
 801301a:	d901      	bls.n	8013020 <HAL_RCC_OscConfig+0x4e0>
          {
            return HAL_TIMEOUT;
 801301c:	2303      	movs	r3, #3
 801301e:	e108      	b.n	8013232 <HAL_RCC_OscConfig+0x6f2>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 8013020:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8013024:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8013028:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 801302c:	2b00      	cmp	r3, #0
 801302e:	d0ec      	beq.n	801300a <HAL_RCC_OscConfig+0x4ca>
      if ((RCC_OscInitStruct->LSEState == RCC_LSE_ON)
 8013030:	e060      	b.n	80130f4 <HAL_RCC_OscConfig+0x5b4>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8013032:	f7fc ff21 	bl	800fe78 <HAL_GetTick>
 8013036:	6178      	str	r0, [r7, #20]

        CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 8013038:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 801303c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8013040:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8013044:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8013048:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

        /* Wait till LSESYSRDY is cleared */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 801304c:	e00a      	b.n	8013064 <HAL_RCC_OscConfig+0x524>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 801304e:	f7fc ff13 	bl	800fe78 <HAL_GetTick>
 8013052:	4602      	mov	r2, r0
 8013054:	697b      	ldr	r3, [r7, #20]
 8013056:	1ad3      	subs	r3, r2, r3
 8013058:	f241 3288 	movw	r2, #5000	; 0x1388
 801305c:	4293      	cmp	r3, r2
 801305e:	d901      	bls.n	8013064 <HAL_RCC_OscConfig+0x524>
          {
            return HAL_TIMEOUT;
 8013060:	2303      	movs	r3, #3
 8013062:	e0e6      	b.n	8013232 <HAL_RCC_OscConfig+0x6f2>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8013064:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8013068:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 801306c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8013070:	2b00      	cmp	r3, #0
 8013072:	d1ec      	bne.n	801304e <HAL_RCC_OscConfig+0x50e>
 8013074:	e03e      	b.n	80130f4 <HAL_RCC_OscConfig+0x5b4>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8013076:	f7fc feff 	bl	800fe78 <HAL_GetTick>
 801307a:	6178      	str	r0, [r7, #20]

      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 801307c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8013080:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8013084:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8013088:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 801308c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

      /* Wait till LSESYSRDY is cleared */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8013090:	e00a      	b.n	80130a8 <HAL_RCC_OscConfig+0x568>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8013092:	f7fc fef1 	bl	800fe78 <HAL_GetTick>
 8013096:	4602      	mov	r2, r0
 8013098:	697b      	ldr	r3, [r7, #20]
 801309a:	1ad3      	subs	r3, r2, r3
 801309c:	f241 3288 	movw	r2, #5000	; 0x1388
 80130a0:	4293      	cmp	r3, r2
 80130a2:	d901      	bls.n	80130a8 <HAL_RCC_OscConfig+0x568>
        {
          return HAL_TIMEOUT;
 80130a4:	2303      	movs	r3, #3
 80130a6:	e0c4      	b.n	8013232 <HAL_RCC_OscConfig+0x6f2>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 80130a8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80130ac:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80130b0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80130b4:	2b00      	cmp	r3, #0
 80130b6:	d1ec      	bne.n	8013092 <HAL_RCC_OscConfig+0x552>
        }
      }

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80130b8:	f7fc fede 	bl	800fe78 <HAL_GetTick>
 80130bc:	6178      	str	r0, [r7, #20]

      /* LSE oscillator disable */
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 80130be:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80130c2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80130c6:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80130ca:	f023 0301 	bic.w	r3, r3, #1
 80130ce:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

      /* Wait till LSE is disabled */
      while (LL_RCC_LSE_IsReady() != 0U)
 80130d2:	e00a      	b.n	80130ea <HAL_RCC_OscConfig+0x5aa>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80130d4:	f7fc fed0 	bl	800fe78 <HAL_GetTick>
 80130d8:	4602      	mov	r2, r0
 80130da:	697b      	ldr	r3, [r7, #20]
 80130dc:	1ad3      	subs	r3, r2, r3
 80130de:	f241 3288 	movw	r2, #5000	; 0x1388
 80130e2:	4293      	cmp	r3, r2
 80130e4:	d901      	bls.n	80130ea <HAL_RCC_OscConfig+0x5aa>
        {
          return HAL_TIMEOUT;
 80130e6:	2303      	movs	r3, #3
 80130e8:	e0a3      	b.n	8013232 <HAL_RCC_OscConfig+0x6f2>
      while (LL_RCC_LSE_IsReady() != 0U)
 80130ea:	f7ff fb46 	bl	801277a <LL_RCC_LSE_IsReady>
 80130ee:	4603      	mov	r3, r0
 80130f0:	2b00      	cmp	r3, #0
 80130f2:	d1ef      	bne.n	80130d4 <HAL_RCC_OscConfig+0x594>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80130f4:	687b      	ldr	r3, [r7, #4]
 80130f6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80130f8:	2b00      	cmp	r3, #0
 80130fa:	f000 8099 	beq.w	8013230 <HAL_RCC_OscConfig+0x6f0>
  {
    /* Check if the PLL is used as system clock or not */
    if (sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80130fe:	69fb      	ldr	r3, [r7, #28]
 8013100:	2b0c      	cmp	r3, #12
 8013102:	d06c      	beq.n	80131de <HAL_RCC_OscConfig+0x69e>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8013104:	687b      	ldr	r3, [r7, #4]
 8013106:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8013108:	2b02      	cmp	r3, #2
 801310a:	d14b      	bne.n	80131a4 <HAL_RCC_OscConfig+0x664>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 801310c:	f7ff fc87 	bl	8012a1e <LL_RCC_PLL_Disable>

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8013110:	f7fc feb2 	bl	800fe78 <HAL_GetTick>
 8013114:	6178      	str	r0, [r7, #20]

        /* Wait till PLL is ready */
        while (LL_RCC_PLL_IsReady() != 0U)
 8013116:	e008      	b.n	801312a <HAL_RCC_OscConfig+0x5ea>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8013118:	f7fc feae 	bl	800fe78 <HAL_GetTick>
 801311c:	4602      	mov	r2, r0
 801311e:	697b      	ldr	r3, [r7, #20]
 8013120:	1ad3      	subs	r3, r2, r3
 8013122:	2b0a      	cmp	r3, #10
 8013124:	d901      	bls.n	801312a <HAL_RCC_OscConfig+0x5ea>
          {
            return HAL_TIMEOUT;
 8013126:	2303      	movs	r3, #3
 8013128:	e083      	b.n	8013232 <HAL_RCC_OscConfig+0x6f2>
        while (LL_RCC_PLL_IsReady() != 0U)
 801312a:	f7ff fc86 	bl	8012a3a <LL_RCC_PLL_IsReady>
 801312e:	4603      	mov	r3, r0
 8013130:	2b00      	cmp	r3, #0
 8013132:	d1f1      	bne.n	8013118 <HAL_RCC_OscConfig+0x5d8>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8013134:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8013138:	68da      	ldr	r2, [r3, #12]
 801313a:	4b40      	ldr	r3, [pc, #256]	; (801323c <HAL_RCC_OscConfig+0x6fc>)
 801313c:	4013      	ands	r3, r2
 801313e:	687a      	ldr	r2, [r7, #4]
 8013140:	6b11      	ldr	r1, [r2, #48]	; 0x30
 8013142:	687a      	ldr	r2, [r7, #4]
 8013144:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8013146:	4311      	orrs	r1, r2
 8013148:	687a      	ldr	r2, [r7, #4]
 801314a:	6b92      	ldr	r2, [r2, #56]	; 0x38
 801314c:	0212      	lsls	r2, r2, #8
 801314e:	4311      	orrs	r1, r2
 8013150:	687a      	ldr	r2, [r7, #4]
 8013152:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8013154:	4311      	orrs	r1, r2
 8013156:	687a      	ldr	r2, [r7, #4]
 8013158:	6c12      	ldr	r2, [r2, #64]	; 0x40
 801315a:	4311      	orrs	r1, r2
 801315c:	687a      	ldr	r2, [r7, #4]
 801315e:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8013160:	430a      	orrs	r2, r1
 8013162:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8013166:	4313      	orrs	r3, r2
 8013168:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 801316a:	f7ff fc4a 	bl	8012a02 <LL_RCC_PLL_Enable>

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 801316e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8013172:	68db      	ldr	r3, [r3, #12]
 8013174:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8013178:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 801317c:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 801317e:	f7fc fe7b 	bl	800fe78 <HAL_GetTick>
 8013182:	6178      	str	r0, [r7, #20]

        /* Wait till PLL is ready */
        while (LL_RCC_PLL_IsReady() == 0U)
 8013184:	e008      	b.n	8013198 <HAL_RCC_OscConfig+0x658>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8013186:	f7fc fe77 	bl	800fe78 <HAL_GetTick>
 801318a:	4602      	mov	r2, r0
 801318c:	697b      	ldr	r3, [r7, #20]
 801318e:	1ad3      	subs	r3, r2, r3
 8013190:	2b0a      	cmp	r3, #10
 8013192:	d901      	bls.n	8013198 <HAL_RCC_OscConfig+0x658>
          {
            return HAL_TIMEOUT;
 8013194:	2303      	movs	r3, #3
 8013196:	e04c      	b.n	8013232 <HAL_RCC_OscConfig+0x6f2>
        while (LL_RCC_PLL_IsReady() == 0U)
 8013198:	f7ff fc4f 	bl	8012a3a <LL_RCC_PLL_IsReady>
 801319c:	4603      	mov	r3, r0
 801319e:	2b00      	cmp	r3, #0
 80131a0:	d0f1      	beq.n	8013186 <HAL_RCC_OscConfig+0x646>
 80131a2:	e045      	b.n	8013230 <HAL_RCC_OscConfig+0x6f0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80131a4:	f7ff fc3b 	bl	8012a1e <LL_RCC_PLL_Disable>

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80131a8:	f7fc fe66 	bl	800fe78 <HAL_GetTick>
 80131ac:	6178      	str	r0, [r7, #20]

        /* Wait till PLL is disabled */
        while (LL_RCC_PLL_IsReady() != 0U)
 80131ae:	e008      	b.n	80131c2 <HAL_RCC_OscConfig+0x682>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80131b0:	f7fc fe62 	bl	800fe78 <HAL_GetTick>
 80131b4:	4602      	mov	r2, r0
 80131b6:	697b      	ldr	r3, [r7, #20]
 80131b8:	1ad3      	subs	r3, r2, r3
 80131ba:	2b0a      	cmp	r3, #10
 80131bc:	d901      	bls.n	80131c2 <HAL_RCC_OscConfig+0x682>
          {
            return HAL_TIMEOUT;
 80131be:	2303      	movs	r3, #3
 80131c0:	e037      	b.n	8013232 <HAL_RCC_OscConfig+0x6f2>
        while (LL_RCC_PLL_IsReady() != 0U)
 80131c2:	f7ff fc3a 	bl	8012a3a <LL_RCC_PLL_IsReady>
 80131c6:	4603      	mov	r3, r0
 80131c8:	2b00      	cmp	r3, #0
 80131ca:	d1f1      	bne.n	80131b0 <HAL_RCC_OscConfig+0x670>
          }
        }

        /* Disable the PLL source and outputs to save power when PLL is off */
        CLEAR_BIT(RCC->PLLCFGR, (RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN));
 80131cc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80131d0:	68da      	ldr	r2, [r3, #12]
 80131d2:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80131d6:	4b1a      	ldr	r3, [pc, #104]	; (8013240 <HAL_RCC_OscConfig+0x700>)
 80131d8:	4013      	ands	r3, r2
 80131da:	60cb      	str	r3, [r1, #12]
 80131dc:	e028      	b.n	8013230 <HAL_RCC_OscConfig+0x6f0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80131de:	687b      	ldr	r3, [r7, #4]
 80131e0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80131e2:	2b01      	cmp	r3, #1
 80131e4:	d101      	bne.n	80131ea <HAL_RCC_OscConfig+0x6aa>
      {
        return HAL_ERROR;
 80131e6:	2301      	movs	r3, #1
 80131e8:	e023      	b.n	8013232 <HAL_RCC_OscConfig+0x6f2>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80131ea:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80131ee:	68db      	ldr	r3, [r3, #12]
 80131f0:	61bb      	str	r3, [r7, #24]
        if ((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource)
 80131f2:	69bb      	ldr	r3, [r7, #24]
 80131f4:	f003 0203 	and.w	r2, r3, #3
 80131f8:	687b      	ldr	r3, [r7, #4]
 80131fa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80131fc:	429a      	cmp	r2, r3
 80131fe:	d115      	bne.n	801322c <HAL_RCC_OscConfig+0x6ec>
            || (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)   != RCC_OscInitStruct->PLL.PLLM)
 8013200:	69bb      	ldr	r3, [r7, #24]
 8013202:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8013206:	687b      	ldr	r3, [r7, #4]
 8013208:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 801320a:	429a      	cmp	r2, r3
 801320c:	d10e      	bne.n	801322c <HAL_RCC_OscConfig+0x6ec>
            || (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)   != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos))
 801320e:	69bb      	ldr	r3, [r7, #24]
 8013210:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8013214:	687b      	ldr	r3, [r7, #4]
 8013216:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8013218:	021b      	lsls	r3, r3, #8
 801321a:	429a      	cmp	r2, r3
 801321c:	d106      	bne.n	801322c <HAL_RCC_OscConfig+0x6ec>
            || (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)   != RCC_OscInitStruct->PLL.PLLR))
 801321e:	69bb      	ldr	r3, [r7, #24]
 8013220:	f003 4260 	and.w	r2, r3, #3758096384	; 0xe0000000
 8013224:	687b      	ldr	r3, [r7, #4]
 8013226:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8013228:	429a      	cmp	r2, r3
 801322a:	d001      	beq.n	8013230 <HAL_RCC_OscConfig+0x6f0>
        {
          return HAL_ERROR;
 801322c:	2301      	movs	r3, #1
 801322e:	e000      	b.n	8013232 <HAL_RCC_OscConfig+0x6f2>
        }
      }
    }
  }
  return HAL_OK;
 8013230:	2300      	movs	r3, #0
}
 8013232:	4618      	mov	r0, r3
 8013234:	3720      	adds	r7, #32
 8013236:	46bd      	mov	sp, r7
 8013238:	bd80      	pop	{r7, pc}
 801323a:	bf00      	nop
 801323c:	11c1808c 	.word	0x11c1808c
 8013240:	eefefffc 	.word	0xeefefffc

08013244 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK1 not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8013244:	b580      	push	{r7, lr}
 8013246:	b084      	sub	sp, #16
 8013248:	af00      	add	r7, sp, #0
 801324a:	6078      	str	r0, [r7, #4]
 801324c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 801324e:	687b      	ldr	r3, [r7, #4]
 8013250:	2b00      	cmp	r3, #0
 8013252:	d101      	bne.n	8013258 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8013254:	2301      	movs	r3, #1
 8013256:	e10f      	b.n	8013478 <HAL_RCC_ClockConfig+0x234>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK3) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8013258:	4b89      	ldr	r3, [pc, #548]	; (8013480 <HAL_RCC_ClockConfig+0x23c>)
 801325a:	681b      	ldr	r3, [r3, #0]
 801325c:	f003 0307 	and.w	r3, r3, #7
 8013260:	683a      	ldr	r2, [r7, #0]
 8013262:	429a      	cmp	r2, r3
 8013264:	d91b      	bls.n	801329e <HAL_RCC_ClockConfig+0x5a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8013266:	4b86      	ldr	r3, [pc, #536]	; (8013480 <HAL_RCC_ClockConfig+0x23c>)
 8013268:	681b      	ldr	r3, [r3, #0]
 801326a:	f023 0207 	bic.w	r2, r3, #7
 801326e:	4984      	ldr	r1, [pc, #528]	; (8013480 <HAL_RCC_ClockConfig+0x23c>)
 8013270:	683b      	ldr	r3, [r7, #0]
 8013272:	4313      	orrs	r3, r2
 8013274:	600b      	str	r3, [r1, #0]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8013276:	f7fc fdff 	bl	800fe78 <HAL_GetTick>
 801327a:	60f8      	str	r0, [r7, #12]

    /* Check that the new number of wait states is taken into account to access the Flash
       memory by reading the FLASH_ACR register */
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 801327c:	e008      	b.n	8013290 <HAL_RCC_ClockConfig+0x4c>
    {
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 801327e:	f7fc fdfb 	bl	800fe78 <HAL_GetTick>
 8013282:	4602      	mov	r2, r0
 8013284:	68fb      	ldr	r3, [r7, #12]
 8013286:	1ad3      	subs	r3, r2, r3
 8013288:	2b02      	cmp	r3, #2
 801328a:	d901      	bls.n	8013290 <HAL_RCC_ClockConfig+0x4c>
      {
        return HAL_TIMEOUT;
 801328c:	2303      	movs	r3, #3
 801328e:	e0f3      	b.n	8013478 <HAL_RCC_ClockConfig+0x234>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8013290:	4b7b      	ldr	r3, [pc, #492]	; (8013480 <HAL_RCC_ClockConfig+0x23c>)
 8013292:	681b      	ldr	r3, [r3, #0]
 8013294:	f003 0307 	and.w	r3, r3, #7
 8013298:	683a      	ldr	r2, [r7, #0]
 801329a:	429a      	cmp	r2, r3
 801329c:	d1ef      	bne.n	801327e <HAL_RCC_ClockConfig+0x3a>
      }
    }
  }

  /*-------------------------- HCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 801329e:	687b      	ldr	r3, [r7, #4]
 80132a0:	681b      	ldr	r3, [r3, #0]
 80132a2:	f003 0302 	and.w	r3, r3, #2
 80132a6:	2b00      	cmp	r3, #0
 80132a8:	d016      	beq.n	80132d8 <HAL_RCC_ClockConfig+0x94>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLKDivider));
    LL_RCC_SetAHBPrescaler(RCC_ClkInitStruct->AHBCLKDivider);
 80132aa:	687b      	ldr	r3, [r7, #4]
 80132ac:	689b      	ldr	r3, [r3, #8]
 80132ae:	4618      	mov	r0, r3
 80132b0:	f7ff fb2a 	bl	8012908 <LL_RCC_SetAHBPrescaler>

    /* HCLK1 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 80132b4:	f7fc fde0 	bl	800fe78 <HAL_GetTick>
 80132b8:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_HPRE() == 0U)
 80132ba:	e008      	b.n	80132ce <HAL_RCC_ClockConfig+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 80132bc:	f7fc fddc 	bl	800fe78 <HAL_GetTick>
 80132c0:	4602      	mov	r2, r0
 80132c2:	68fb      	ldr	r3, [r7, #12]
 80132c4:	1ad3      	subs	r3, r2, r3
 80132c6:	2b02      	cmp	r3, #2
 80132c8:	d901      	bls.n	80132ce <HAL_RCC_ClockConfig+0x8a>
      {
        return HAL_TIMEOUT;
 80132ca:	2303      	movs	r3, #3
 80132cc:	e0d4      	b.n	8013478 <HAL_RCC_ClockConfig+0x234>
    while (LL_RCC_IsActiveFlag_HPRE() == 0U)
 80132ce:	f7ff fbf2 	bl	8012ab6 <LL_RCC_IsActiveFlag_HPRE>
 80132d2:	4603      	mov	r3, r0
 80132d4:	2b00      	cmp	r3, #0
 80132d6:	d0f1      	beq.n	80132bc <HAL_RCC_ClockConfig+0x78>
    }
  }
#endif /* DUAL_CORE */

  /*-------------------------- HCLK3 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK3) == RCC_CLOCKTYPE_HCLK3)
 80132d8:	687b      	ldr	r3, [r7, #4]
 80132da:	681b      	ldr	r3, [r3, #0]
 80132dc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80132e0:	2b00      	cmp	r3, #0
 80132e2:	d016      	beq.n	8013312 <HAL_RCC_ClockConfig+0xce>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLK3Divider));
    LL_RCC_SetAHB3Prescaler(RCC_ClkInitStruct->AHBCLK3Divider);
 80132e4:	687b      	ldr	r3, [r7, #4]
 80132e6:	695b      	ldr	r3, [r3, #20]
 80132e8:	4618      	mov	r0, r3
 80132ea:	f7ff fb20 	bl	801292e <LL_RCC_SetAHB3Prescaler>

    /* AHB shared prescaler flag when value applied */
    tickstart = HAL_GetTick();
 80132ee:	f7fc fdc3 	bl	800fe78 <HAL_GetTick>
 80132f2:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_SHDHPRE() == 0U)
 80132f4:	e008      	b.n	8013308 <HAL_RCC_ClockConfig+0xc4>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 80132f6:	f7fc fdbf 	bl	800fe78 <HAL_GetTick>
 80132fa:	4602      	mov	r2, r0
 80132fc:	68fb      	ldr	r3, [r7, #12]
 80132fe:	1ad3      	subs	r3, r2, r3
 8013300:	2b02      	cmp	r3, #2
 8013302:	d901      	bls.n	8013308 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_TIMEOUT;
 8013304:	2303      	movs	r3, #3
 8013306:	e0b7      	b.n	8013478 <HAL_RCC_ClockConfig+0x234>
    while (LL_RCC_IsActiveFlag_SHDHPRE() == 0U)
 8013308:	f7ff fbe6 	bl	8012ad8 <LL_RCC_IsActiveFlag_SHDHPRE>
 801330c:	4603      	mov	r3, r0
 801330e:	2b00      	cmp	r3, #0
 8013310:	d0f1      	beq.n	80132f6 <HAL_RCC_ClockConfig+0xb2>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8013312:	687b      	ldr	r3, [r7, #4]
 8013314:	681b      	ldr	r3, [r3, #0]
 8013316:	f003 0304 	and.w	r3, r3, #4
 801331a:	2b00      	cmp	r3, #0
 801331c:	d016      	beq.n	801334c <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_PCLKx(RCC_ClkInitStruct->APB1CLKDivider));
    LL_RCC_SetAPB1Prescaler(RCC_ClkInitStruct->APB1CLKDivider);
 801331e:	687b      	ldr	r3, [r7, #4]
 8013320:	68db      	ldr	r3, [r3, #12]
 8013322:	4618      	mov	r0, r3
 8013324:	f7ff fb19 	bl	801295a <LL_RCC_SetAPB1Prescaler>

    /* APB1 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8013328:	f7fc fda6 	bl	800fe78 <HAL_GetTick>
 801332c:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_PPRE1() == 0U)
 801332e:	e008      	b.n	8013342 <HAL_RCC_ClockConfig+0xfe>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8013330:	f7fc fda2 	bl	800fe78 <HAL_GetTick>
 8013334:	4602      	mov	r2, r0
 8013336:	68fb      	ldr	r3, [r7, #12]
 8013338:	1ad3      	subs	r3, r2, r3
 801333a:	2b02      	cmp	r3, #2
 801333c:	d901      	bls.n	8013342 <HAL_RCC_ClockConfig+0xfe>
      {
        return HAL_TIMEOUT;
 801333e:	2303      	movs	r3, #3
 8013340:	e09a      	b.n	8013478 <HAL_RCC_ClockConfig+0x234>
    while (LL_RCC_IsActiveFlag_PPRE1() == 0U)
 8013342:	f7ff fbdb 	bl	8012afc <LL_RCC_IsActiveFlag_PPRE1>
 8013346:	4603      	mov	r3, r0
 8013348:	2b00      	cmp	r3, #0
 801334a:	d0f1      	beq.n	8013330 <HAL_RCC_ClockConfig+0xec>
      }
    }
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 801334c:	687b      	ldr	r3, [r7, #4]
 801334e:	681b      	ldr	r3, [r3, #0]
 8013350:	f003 0308 	and.w	r3, r3, #8
 8013354:	2b00      	cmp	r3, #0
 8013356:	d017      	beq.n	8013388 <HAL_RCC_ClockConfig+0x144>
  {
    assert_param(IS_RCC_PCLKx(RCC_ClkInitStruct->APB2CLKDivider));
    LL_RCC_SetAPB2Prescaler((RCC_ClkInitStruct->APB2CLKDivider) << 3U);
 8013358:	687b      	ldr	r3, [r7, #4]
 801335a:	691b      	ldr	r3, [r3, #16]
 801335c:	00db      	lsls	r3, r3, #3
 801335e:	4618      	mov	r0, r3
 8013360:	f7ff fb0e 	bl	8012980 <LL_RCC_SetAPB2Prescaler>

    /* APB2 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8013364:	f7fc fd88 	bl	800fe78 <HAL_GetTick>
 8013368:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_PPRE2() == 0U)
 801336a:	e008      	b.n	801337e <HAL_RCC_ClockConfig+0x13a>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 801336c:	f7fc fd84 	bl	800fe78 <HAL_GetTick>
 8013370:	4602      	mov	r2, r0
 8013372:	68fb      	ldr	r3, [r7, #12]
 8013374:	1ad3      	subs	r3, r2, r3
 8013376:	2b02      	cmp	r3, #2
 8013378:	d901      	bls.n	801337e <HAL_RCC_ClockConfig+0x13a>
      {
        return HAL_TIMEOUT;
 801337a:	2303      	movs	r3, #3
 801337c:	e07c      	b.n	8013478 <HAL_RCC_ClockConfig+0x234>
    while (LL_RCC_IsActiveFlag_PPRE2() == 0U)
 801337e:	f7ff fbce 	bl	8012b1e <LL_RCC_IsActiveFlag_PPRE2>
 8013382:	4603      	mov	r3, r0
 8013384:	2b00      	cmp	r3, #0
 8013386:	d0f1      	beq.n	801336c <HAL_RCC_ClockConfig+0x128>
      }
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8013388:	687b      	ldr	r3, [r7, #4]
 801338a:	681b      	ldr	r3, [r3, #0]
 801338c:	f003 0301 	and.w	r3, r3, #1
 8013390:	2b00      	cmp	r3, #0
 8013392:	d043      	beq.n	801341c <HAL_RCC_ClockConfig+0x1d8>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8013394:	687b      	ldr	r3, [r7, #4]
 8013396:	685b      	ldr	r3, [r3, #4]
 8013398:	2b02      	cmp	r3, #2
 801339a:	d106      	bne.n	80133aa <HAL_RCC_ClockConfig+0x166>
    {
      /* Check the HSE ready flag */
      if (LL_RCC_HSE_IsReady() == 0U)
 801339c:	f7ff f99b 	bl	80126d6 <LL_RCC_HSE_IsReady>
 80133a0:	4603      	mov	r3, r0
 80133a2:	2b00      	cmp	r3, #0
 80133a4:	d11e      	bne.n	80133e4 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80133a6:	2301      	movs	r3, #1
 80133a8:	e066      	b.n	8013478 <HAL_RCC_ClockConfig+0x234>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80133aa:	687b      	ldr	r3, [r7, #4]
 80133ac:	685b      	ldr	r3, [r3, #4]
 80133ae:	2b03      	cmp	r3, #3
 80133b0:	d106      	bne.n	80133c0 <HAL_RCC_ClockConfig+0x17c>
    {
      /* Check the PLL ready flag */
      if (LL_RCC_PLL_IsReady() == 0U)
 80133b2:	f7ff fb42 	bl	8012a3a <LL_RCC_PLL_IsReady>
 80133b6:	4603      	mov	r3, r0
 80133b8:	2b00      	cmp	r3, #0
 80133ba:	d113      	bne.n	80133e4 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80133bc:	2301      	movs	r3, #1
 80133be:	e05b      	b.n	8013478 <HAL_RCC_ClockConfig+0x234>
      }
    }
    /* MSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80133c0:	687b      	ldr	r3, [r7, #4]
 80133c2:	685b      	ldr	r3, [r3, #4]
 80133c4:	2b00      	cmp	r3, #0
 80133c6:	d106      	bne.n	80133d6 <HAL_RCC_ClockConfig+0x192>
    {
      /* Check the MSI ready flag */
      if (LL_RCC_MSI_IsReady() == 0U)
 80133c8:	f7ff fa35 	bl	8012836 <LL_RCC_MSI_IsReady>
 80133cc:	4603      	mov	r3, r0
 80133ce:	2b00      	cmp	r3, #0
 80133d0:	d108      	bne.n	80133e4 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80133d2:	2301      	movs	r3, #1
 80133d4:	e050      	b.n	8013478 <HAL_RCC_ClockConfig+0x234>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (LL_RCC_HSI_IsReady() == 0U)
 80133d6:	f7ff f9ab 	bl	8012730 <LL_RCC_HSI_IsReady>
 80133da:	4603      	mov	r3, r0
 80133dc:	2b00      	cmp	r3, #0
 80133de:	d101      	bne.n	80133e4 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80133e0:	2301      	movs	r3, #1
 80133e2:	e049      	b.n	8013478 <HAL_RCC_ClockConfig+0x234>
      }

    }

    /* apply system clock switch */
    LL_RCC_SetSysClkSource(RCC_ClkInitStruct->SYSCLKSource);
 80133e4:	687b      	ldr	r3, [r7, #4]
 80133e6:	685b      	ldr	r3, [r3, #4]
 80133e8:	4618      	mov	r0, r3
 80133ea:	f7ff fa6f 	bl	80128cc <LL_RCC_SetSysClkSource>

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80133ee:	f7fc fd43 	bl	800fe78 <HAL_GetTick>
 80133f2:	60f8      	str	r0, [r7, #12]

    /* check system clock source switch status */
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80133f4:	e00a      	b.n	801340c <HAL_RCC_ClockConfig+0x1c8>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80133f6:	f7fc fd3f 	bl	800fe78 <HAL_GetTick>
 80133fa:	4602      	mov	r2, r0
 80133fc:	68fb      	ldr	r3, [r7, #12]
 80133fe:	1ad3      	subs	r3, r2, r3
 8013400:	f241 3288 	movw	r2, #5000	; 0x1388
 8013404:	4293      	cmp	r3, r2
 8013406:	d901      	bls.n	801340c <HAL_RCC_ClockConfig+0x1c8>
      {
        return HAL_TIMEOUT;
 8013408:	2303      	movs	r3, #3
 801340a:	e035      	b.n	8013478 <HAL_RCC_ClockConfig+0x234>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 801340c:	f7ff fa71 	bl	80128f2 <LL_RCC_GetSysClkSource>
 8013410:	4602      	mov	r2, r0
 8013412:	687b      	ldr	r3, [r7, #4]
 8013414:	685b      	ldr	r3, [r3, #4]
 8013416:	009b      	lsls	r3, r3, #2
 8013418:	429a      	cmp	r2, r3
 801341a:	d1ec      	bne.n	80133f6 <HAL_RCC_ClockConfig+0x1b2>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 801341c:	4b18      	ldr	r3, [pc, #96]	; (8013480 <HAL_RCC_ClockConfig+0x23c>)
 801341e:	681b      	ldr	r3, [r3, #0]
 8013420:	f003 0307 	and.w	r3, r3, #7
 8013424:	683a      	ldr	r2, [r7, #0]
 8013426:	429a      	cmp	r2, r3
 8013428:	d21b      	bcs.n	8013462 <HAL_RCC_ClockConfig+0x21e>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 801342a:	4b15      	ldr	r3, [pc, #84]	; (8013480 <HAL_RCC_ClockConfig+0x23c>)
 801342c:	681b      	ldr	r3, [r3, #0]
 801342e:	f023 0207 	bic.w	r2, r3, #7
 8013432:	4913      	ldr	r1, [pc, #76]	; (8013480 <HAL_RCC_ClockConfig+0x23c>)
 8013434:	683b      	ldr	r3, [r7, #0]
 8013436:	4313      	orrs	r3, r2
 8013438:	600b      	str	r3, [r1, #0]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 801343a:	f7fc fd1d 	bl	800fe78 <HAL_GetTick>
 801343e:	60f8      	str	r0, [r7, #12]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8013440:	e008      	b.n	8013454 <HAL_RCC_ClockConfig+0x210>
    {
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 8013442:	f7fc fd19 	bl	800fe78 <HAL_GetTick>
 8013446:	4602      	mov	r2, r0
 8013448:	68fb      	ldr	r3, [r7, #12]
 801344a:	1ad3      	subs	r3, r2, r3
 801344c:	2b02      	cmp	r3, #2
 801344e:	d901      	bls.n	8013454 <HAL_RCC_ClockConfig+0x210>
      {
        return HAL_TIMEOUT;
 8013450:	2303      	movs	r3, #3
 8013452:	e011      	b.n	8013478 <HAL_RCC_ClockConfig+0x234>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8013454:	4b0a      	ldr	r3, [pc, #40]	; (8013480 <HAL_RCC_ClockConfig+0x23c>)
 8013456:	681b      	ldr	r3, [r3, #0]
 8013458:	f003 0307 	and.w	r3, r3, #7
 801345c:	683a      	ldr	r2, [r7, #0]
 801345e:	429a      	cmp	r2, r3
 8013460:	d1ef      	bne.n	8013442 <HAL_RCC_ClockConfig+0x1fe>
  }

  /*--------------------------------------------------------------------------*/

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetHCLKFreq();
 8013462:	f000 f8b3 	bl	80135cc <HAL_RCC_GetHCLKFreq>
 8013466:	4603      	mov	r3, r0
 8013468:	4a06      	ldr	r2, [pc, #24]	; (8013484 <HAL_RCC_ClockConfig+0x240>)
 801346a:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  return HAL_InitTick(uwTickPrio);
 801346c:	4b06      	ldr	r3, [pc, #24]	; (8013488 <HAL_RCC_ClockConfig+0x244>)
 801346e:	681b      	ldr	r3, [r3, #0]
 8013470:	4618      	mov	r0, r3
 8013472:	f7fc fcb5 	bl	800fde0 <HAL_InitTick>
 8013476:	4603      	mov	r3, r0
}
 8013478:	4618      	mov	r0, r3
 801347a:	3710      	adds	r7, #16
 801347c:	46bd      	mov	sp, r7
 801347e:	bd80      	pop	{r7, pc}
 8013480:	58004000 	.word	0x58004000
 8013484:	20000428 	.word	0x20000428
 8013488:	20000654 	.word	0x20000654

0801348c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 801348c:	b590      	push	{r4, r7, lr}
 801348e:	b087      	sub	sp, #28
 8013490:	af00      	add	r7, sp, #0
  uint32_t sysclk_source;
  uint32_t pllsource;
  uint32_t sysclockfreq = 0U;
 8013492:	2300      	movs	r3, #0
 8013494:	617b      	str	r3, [r7, #20]
  uint32_t msifreq = 0U;
 8013496:	2300      	movs	r3, #0
 8013498:	613b      	str	r3, [r7, #16]
  uint32_t pllinputfreq;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 801349a:	f7ff fa2a 	bl	80128f2 <LL_RCC_GetSysClkSource>
 801349e:	60b8      	str	r0, [r7, #8]
  pllsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 80134a0:	f7ff fafe 	bl	8012aa0 <LL_RCC_PLL_GetMainSource>
 80134a4:	6078      	str	r0, [r7, #4]

  if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 80134a6:	68bb      	ldr	r3, [r7, #8]
 80134a8:	2b00      	cmp	r3, #0
 80134aa:	d005      	beq.n	80134b8 <HAL_RCC_GetSysClockFreq+0x2c>
 80134ac:	68bb      	ldr	r3, [r7, #8]
 80134ae:	2b0c      	cmp	r3, #12
 80134b0:	d139      	bne.n	8013526 <HAL_RCC_GetSysClockFreq+0x9a>
      ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pllsource == RCC_PLLSOURCE_MSI)))
 80134b2:	687b      	ldr	r3, [r7, #4]
 80134b4:	2b01      	cmp	r3, #1
 80134b6:	d136      	bne.n	8013526 <HAL_RCC_GetSysClockFreq+0x9a>
  {
    /* MSI or PLL with MSI source used as system clock source */
    /* Retrieve MSI frequency range in Hz */
    msifreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_IsEnabledRangeSelect(),
 80134b8:	f7ff f9cd 	bl	8012856 <LL_RCC_MSI_IsEnabledRangeSelect>
 80134bc:	4603      	mov	r3, r0
 80134be:	2b00      	cmp	r3, #0
 80134c0:	d115      	bne.n	80134ee <HAL_RCC_GetSysClockFreq+0x62>
 80134c2:	f7ff f9c8 	bl	8012856 <LL_RCC_MSI_IsEnabledRangeSelect>
 80134c6:	4603      	mov	r3, r0
 80134c8:	2b01      	cmp	r3, #1
 80134ca:	d106      	bne.n	80134da <HAL_RCC_GetSysClockFreq+0x4e>
 80134cc:	f7ff f9d3 	bl	8012876 <LL_RCC_MSI_GetRange>
 80134d0:	4603      	mov	r3, r0
 80134d2:	0a1b      	lsrs	r3, r3, #8
 80134d4:	f003 030f 	and.w	r3, r3, #15
 80134d8:	e005      	b.n	80134e6 <HAL_RCC_GetSysClockFreq+0x5a>
 80134da:	f7ff f9d7 	bl	801288c <LL_RCC_MSI_GetRangeAfterStandby>
 80134de:	4603      	mov	r3, r0
 80134e0:	0a1b      	lsrs	r3, r3, #8
 80134e2:	f003 030f 	and.w	r3, r3, #15
 80134e6:	4a36      	ldr	r2, [pc, #216]	; (80135c0 <HAL_RCC_GetSysClockFreq+0x134>)
 80134e8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80134ec:	e014      	b.n	8013518 <HAL_RCC_GetSysClockFreq+0x8c>
 80134ee:	f7ff f9b2 	bl	8012856 <LL_RCC_MSI_IsEnabledRangeSelect>
 80134f2:	4603      	mov	r3, r0
 80134f4:	2b01      	cmp	r3, #1
 80134f6:	d106      	bne.n	8013506 <HAL_RCC_GetSysClockFreq+0x7a>
 80134f8:	f7ff f9bd 	bl	8012876 <LL_RCC_MSI_GetRange>
 80134fc:	4603      	mov	r3, r0
 80134fe:	091b      	lsrs	r3, r3, #4
 8013500:	f003 030f 	and.w	r3, r3, #15
 8013504:	e005      	b.n	8013512 <HAL_RCC_GetSysClockFreq+0x86>
 8013506:	f7ff f9c1 	bl	801288c <LL_RCC_MSI_GetRangeAfterStandby>
 801350a:	4603      	mov	r3, r0
 801350c:	091b      	lsrs	r3, r3, #4
 801350e:	f003 030f 	and.w	r3, r3, #15
 8013512:	4a2b      	ldr	r2, [pc, #172]	; (80135c0 <HAL_RCC_GetSysClockFreq+0x134>)
 8013514:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8013518:	613b      	str	r3, [r7, #16]
                                     ((LL_RCC_MSI_IsEnabledRangeSelect() == 1U) ?
                                      LL_RCC_MSI_GetRange() :
                                      LL_RCC_MSI_GetRangeAfterStandby()));

    /* Get SYSCLK source */
    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 801351a:	68bb      	ldr	r3, [r7, #8]
 801351c:	2b00      	cmp	r3, #0
 801351e:	d115      	bne.n	801354c <HAL_RCC_GetSysClockFreq+0xc0>
    {
      /* MSI used as system clock source */
      sysclockfreq = msifreq;
 8013520:	693b      	ldr	r3, [r7, #16]
 8013522:	617b      	str	r3, [r7, #20]
    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 8013524:	e012      	b.n	801354c <HAL_RCC_GetSysClockFreq+0xc0>
    }
  }
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 8013526:	68bb      	ldr	r3, [r7, #8]
 8013528:	2b04      	cmp	r3, #4
 801352a:	d102      	bne.n	8013532 <HAL_RCC_GetSysClockFreq+0xa6>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 801352c:	4b25      	ldr	r3, [pc, #148]	; (80135c4 <HAL_RCC_GetSysClockFreq+0x138>)
 801352e:	617b      	str	r3, [r7, #20]
 8013530:	e00c      	b.n	801354c <HAL_RCC_GetSysClockFreq+0xc0>
  }
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 8013532:	68bb      	ldr	r3, [r7, #8]
 8013534:	2b08      	cmp	r3, #8
 8013536:	d109      	bne.n	801354c <HAL_RCC_GetSysClockFreq+0xc0>
  {
    /* HSE used as system clock source */
    if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 8013538:	f7ff f8a0 	bl	801267c <LL_RCC_HSE_IsEnabledDiv2>
 801353c:	4603      	mov	r3, r0
 801353e:	2b01      	cmp	r3, #1
 8013540:	d102      	bne.n	8013548 <HAL_RCC_GetSysClockFreq+0xbc>
    {
      sysclockfreq = HSE_VALUE / 2U;
 8013542:	4b20      	ldr	r3, [pc, #128]	; (80135c4 <HAL_RCC_GetSysClockFreq+0x138>)
 8013544:	617b      	str	r3, [r7, #20]
 8013546:	e001      	b.n	801354c <HAL_RCC_GetSysClockFreq+0xc0>
    }
    else
    {
      sysclockfreq = HSE_VALUE;
 8013548:	4b1f      	ldr	r3, [pc, #124]	; (80135c8 <HAL_RCC_GetSysClockFreq+0x13c>)
 801354a:	617b      	str	r3, [r7, #20]
  else
  {
    /* Nothing to do */
  }

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 801354c:	f7ff f9d1 	bl	80128f2 <LL_RCC_GetSysClkSource>
 8013550:	4603      	mov	r3, r0
 8013552:	2b0c      	cmp	r3, #12
 8013554:	d12f      	bne.n	80135b6 <HAL_RCC_GetSysClockFreq+0x12a>
  {
    /* PLL used as system clock  source */
    pllsource = LL_RCC_PLL_GetMainSource();
 8013556:	f7ff faa3 	bl	8012aa0 <LL_RCC_PLL_GetMainSource>
 801355a:	6078      	str	r0, [r7, #4]

    switch (pllsource)
 801355c:	687b      	ldr	r3, [r7, #4]
 801355e:	2b02      	cmp	r3, #2
 8013560:	d003      	beq.n	801356a <HAL_RCC_GetSysClockFreq+0xde>
 8013562:	687b      	ldr	r3, [r7, #4]
 8013564:	2b03      	cmp	r3, #3
 8013566:	d003      	beq.n	8013570 <HAL_RCC_GetSysClockFreq+0xe4>
 8013568:	e00d      	b.n	8013586 <HAL_RCC_GetSysClockFreq+0xfa>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
        pllinputfreq = HSI_VALUE;
 801356a:	4b16      	ldr	r3, [pc, #88]	; (80135c4 <HAL_RCC_GetSysClockFreq+0x138>)
 801356c:	60fb      	str	r3, [r7, #12]
        break;
 801356e:	e00d      	b.n	801358c <HAL_RCC_GetSysClockFreq+0x100>
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 8013570:	f7ff f884 	bl	801267c <LL_RCC_HSE_IsEnabledDiv2>
 8013574:	4603      	mov	r3, r0
 8013576:	2b01      	cmp	r3, #1
 8013578:	d102      	bne.n	8013580 <HAL_RCC_GetSysClockFreq+0xf4>
        {
          pllinputfreq = HSE_VALUE / 2U;
 801357a:	4b12      	ldr	r3, [pc, #72]	; (80135c4 <HAL_RCC_GetSysClockFreq+0x138>)
 801357c:	60fb      	str	r3, [r7, #12]
        }
        else
        {
          pllinputfreq = HSE_VALUE;
        }
        break;
 801357e:	e005      	b.n	801358c <HAL_RCC_GetSysClockFreq+0x100>
          pllinputfreq = HSE_VALUE;
 8013580:	4b11      	ldr	r3, [pc, #68]	; (80135c8 <HAL_RCC_GetSysClockFreq+0x13c>)
 8013582:	60fb      	str	r3, [r7, #12]
        break;
 8013584:	e002      	b.n	801358c <HAL_RCC_GetSysClockFreq+0x100>
      case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      default:
        pllinputfreq = msifreq;
 8013586:	693b      	ldr	r3, [r7, #16]
 8013588:	60fb      	str	r3, [r7, #12]
        break;
 801358a:	bf00      	nop
    }
    sysclockfreq = __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 801358c:	f7ff fa66 	bl	8012a5c <LL_RCC_PLL_GetN>
 8013590:	4602      	mov	r2, r0
 8013592:	68fb      	ldr	r3, [r7, #12]
 8013594:	fb03 f402 	mul.w	r4, r3, r2
 8013598:	f7ff fa77 	bl	8012a8a <LL_RCC_PLL_GetDivider>
 801359c:	4603      	mov	r3, r0
 801359e:	091b      	lsrs	r3, r3, #4
 80135a0:	3301      	adds	r3, #1
 80135a2:	fbb4 f4f3 	udiv	r4, r4, r3
 80135a6:	f7ff fa65 	bl	8012a74 <LL_RCC_PLL_GetR>
 80135aa:	4603      	mov	r3, r0
 80135ac:	0f5b      	lsrs	r3, r3, #29
 80135ae:	3301      	adds	r3, #1
 80135b0:	fbb4 f3f3 	udiv	r3, r4, r3
 80135b4:	617b      	str	r3, [r7, #20]
                                             LL_RCC_PLL_GetN(), LL_RCC_PLL_GetR());
  }

  return sysclockfreq;
 80135b6:	697b      	ldr	r3, [r7, #20]
}
 80135b8:	4618      	mov	r0, r3
 80135ba:	371c      	adds	r7, #28
 80135bc:	46bd      	mov	sp, r7
 80135be:	bd90      	pop	{r4, r7, pc}
 80135c0:	0801a1c0 	.word	0x0801a1c0
 80135c4:	00f42400 	.word	0x00f42400
 80135c8:	01e84800 	.word	0x01e84800

080135cc <HAL_RCC_GetHCLKFreq>:
/**
  * @brief  Return the HCLK frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80135cc:	b598      	push	{r3, r4, r7, lr}
 80135ce:	af00      	add	r7, sp, #0
  /* Get SysClock and Compute HCLK1 frequency --------------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_HCLK1_FREQ(HAL_RCC_GetSysClockFreq(), LL_RCC_GetAHBPrescaler())));
 80135d0:	f7ff ff5c 	bl	801348c <HAL_RCC_GetSysClockFreq>
 80135d4:	4604      	mov	r4, r0
 80135d6:	f7ff f9e6 	bl	80129a6 <LL_RCC_GetAHBPrescaler>
 80135da:	4603      	mov	r3, r0
 80135dc:	091b      	lsrs	r3, r3, #4
 80135de:	f003 030f 	and.w	r3, r3, #15
 80135e2:	4a03      	ldr	r2, [pc, #12]	; (80135f0 <HAL_RCC_GetHCLKFreq+0x24>)
 80135e4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80135e8:	fbb4 f3f3 	udiv	r3, r4, r3
}
 80135ec:	4618      	mov	r0, r3
 80135ee:	bd98      	pop	{r3, r4, r7, pc}
 80135f0:	0801a160 	.word	0x0801a160

080135f4 <HAL_RCC_GetPCLK1Freq>:
/**
  * @brief  Return the PCLK1 frequency.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80135f4:	b598      	push	{r3, r4, r7, lr}
 80135f6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency -----------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 80135f8:	f7ff ffe8 	bl	80135cc <HAL_RCC_GetHCLKFreq>
 80135fc:	4604      	mov	r4, r0
 80135fe:	f7ff f9ea 	bl	80129d6 <LL_RCC_GetAPB1Prescaler>
 8013602:	4603      	mov	r3, r0
 8013604:	0a1b      	lsrs	r3, r3, #8
 8013606:	4a03      	ldr	r2, [pc, #12]	; (8013614 <HAL_RCC_GetPCLK1Freq+0x20>)
 8013608:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 801360c:	fa24 f303 	lsr.w	r3, r4, r3
}
 8013610:	4618      	mov	r0, r3
 8013612:	bd98      	pop	{r3, r4, r7, pc}
 8013614:	0801a1a0 	.word	0x0801a1a0

08013618 <HAL_RCC_GetPCLK2Freq>:
/**
  * @brief  Return the PCLK2 frequency.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8013618:	b598      	push	{r3, r4, r7, lr}
 801361a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency -----------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK2_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB2Prescaler())));
 801361c:	f7ff ffd6 	bl	80135cc <HAL_RCC_GetHCLKFreq>
 8013620:	4604      	mov	r4, r0
 8013622:	f7ff f9e3 	bl	80129ec <LL_RCC_GetAPB2Prescaler>
 8013626:	4603      	mov	r3, r0
 8013628:	0adb      	lsrs	r3, r3, #11
 801362a:	4a03      	ldr	r2, [pc, #12]	; (8013638 <HAL_RCC_GetPCLK2Freq+0x20>)
 801362c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8013630:	fa24 f303 	lsr.w	r3, r4, r3
}
 8013634:	4618      	mov	r0, r3
 8013636:	bd98      	pop	{r3, r4, r7, pc}
 8013638:	0801a1a0 	.word	0x0801a1a0

0801363c <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  MSI_Range  MSI range value from @ref RCC_MSIRANGE_0 to @ref RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t MSI_Range)
{
 801363c:	b590      	push	{r4, r7, lr}
 801363e:	b085      	sub	sp, #20
 8013640:	af00      	add	r7, sp, #0
 8013642:	6078      	str	r0, [r7, #4]
  uint32_t flash_clksrcfreq;
  uint32_t msifreq;

  /* MSI frequency range in Hz */
  msifreq           = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSIRANGESEL_RUN, MSI_Range);
 8013644:	687b      	ldr	r3, [r7, #4]
 8013646:	091b      	lsrs	r3, r3, #4
 8013648:	f003 030f 	and.w	r3, r3, #15
 801364c:	4a10      	ldr	r2, [pc, #64]	; (8013690 <RCC_SetFlashLatencyFromMSIRange+0x54>)
 801364e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8013652:	60fb      	str	r3, [r7, #12]
  flash_clksrcfreq  = __LL_RCC_CALC_HCLK3_FREQ(msifreq, LL_RCC_GetAHB3Prescaler());
 8013654:	f7ff f9b2 	bl	80129bc <LL_RCC_GetAHB3Prescaler>
 8013658:	4603      	mov	r3, r0
 801365a:	091b      	lsrs	r3, r3, #4
 801365c:	f003 030f 	and.w	r3, r3, #15
 8013660:	4a0c      	ldr	r2, [pc, #48]	; (8013694 <RCC_SetFlashLatencyFromMSIRange+0x58>)
 8013662:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8013666:	68fa      	ldr	r2, [r7, #12]
 8013668:	fbb2 f3f3 	udiv	r3, r2, r3
 801366c:	60bb      	str	r3, [r7, #8]

  return RCC_SetFlashLatency((flash_clksrcfreq / MEGA_HZ), HAL_PWREx_GetVoltageRange());
 801366e:	68bb      	ldr	r3, [r7, #8]
 8013670:	4a09      	ldr	r2, [pc, #36]	; (8013698 <RCC_SetFlashLatencyFromMSIRange+0x5c>)
 8013672:	fba2 2303 	umull	r2, r3, r2, r3
 8013676:	0c9c      	lsrs	r4, r3, #18
 8013678:	f7fe ffc6 	bl	8012608 <HAL_PWREx_GetVoltageRange>
 801367c:	4603      	mov	r3, r0
 801367e:	4619      	mov	r1, r3
 8013680:	4620      	mov	r0, r4
 8013682:	f000 f80b 	bl	801369c <RCC_SetFlashLatency>
 8013686:	4603      	mov	r3, r0
}
 8013688:	4618      	mov	r0, r3
 801368a:	3714      	adds	r7, #20
 801368c:	46bd      	mov	sp, r7
 801368e:	bd90      	pop	{r4, r7, pc}
 8013690:	0801a1c0 	.word	0x0801a1c0
 8013694:	0801a160 	.word	0x0801a160
 8013698:	431bde83 	.word	0x431bde83

0801369c <RCC_SetFlashLatency>:
  *            @arg PWR_REGULATOR_VOLTAGE_SCALE1   Regulator voltage output range 1 mode
  *            @arg PWR_REGULATOR_VOLTAGE_SCALE2   Regulator voltage output range 2 mode
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatency(uint32_t Flash_ClkSrcFreq, uint32_t VCORE_Voltage)
{
 801369c:	b580      	push	{r7, lr}
 801369e:	b08e      	sub	sp, #56	; 0x38
 80136a0:	af00      	add	r7, sp, #0
 80136a2:	6078      	str	r0, [r7, #4]
 80136a4:	6039      	str	r1, [r7, #0]
  /* Flash Clock source (HCLK3) range in MHz for VCORE range1 */
  const uint16_t FLASH_CLK_SRC_RANGE_VOS1[] = {18, 36, 48};
 80136a6:	4a3a      	ldr	r2, [pc, #232]	; (8013790 <RCC_SetFlashLatency+0xf4>)
 80136a8:	f107 0320 	add.w	r3, r7, #32
 80136ac:	e892 0003 	ldmia.w	r2, {r0, r1}
 80136b0:	6018      	str	r0, [r3, #0]
 80136b2:	3304      	adds	r3, #4
 80136b4:	8019      	strh	r1, [r3, #0]

  /* Flash Clock source (HCLK3) range in MHz for VCORE range2 */
  const uint16_t FLASH_CLK_SRC_RANGE_VOS2[] = {6, 12, 16};
 80136b6:	4a37      	ldr	r2, [pc, #220]	; (8013794 <RCC_SetFlashLatency+0xf8>)
 80136b8:	f107 0318 	add.w	r3, r7, #24
 80136bc:	e892 0003 	ldmia.w	r2, {r0, r1}
 80136c0:	6018      	str	r0, [r3, #0]
 80136c2:	3304      	adds	r3, #4
 80136c4:	8019      	strh	r1, [r3, #0]

  /* Flash Latency range */
  const uint32_t FLASH_LATENCY_RANGE[] = {FLASH_LATENCY_0, FLASH_LATENCY_1, FLASH_LATENCY_2};
 80136c6:	4a34      	ldr	r2, [pc, #208]	; (8013798 <RCC_SetFlashLatency+0xfc>)
 80136c8:	f107 030c 	add.w	r3, r7, #12
 80136cc:	ca07      	ldmia	r2, {r0, r1, r2}
 80136ce:	e883 0007 	stmia.w	r3, {r0, r1, r2}

  uint32_t latency   = FLASH_LATENCY_0;  /* default value 0WS */
 80136d2:	2300      	movs	r3, #0
 80136d4:	637b      	str	r3, [r7, #52]	; 0x34
  uint32_t tickstart;

  if (VCORE_Voltage == PWR_REGULATOR_VOLTAGE_SCALE1)
 80136d6:	683b      	ldr	r3, [r7, #0]
 80136d8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80136dc:	d11b      	bne.n	8013716 <RCC_SetFlashLatency+0x7a>
  {
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 80136de:	2300      	movs	r3, #0
 80136e0:	633b      	str	r3, [r7, #48]	; 0x30
 80136e2:	e014      	b.n	801370e <RCC_SetFlashLatency+0x72>
    {
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS1[index])
 80136e4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80136e6:	005b      	lsls	r3, r3, #1
 80136e8:	3338      	adds	r3, #56	; 0x38
 80136ea:	443b      	add	r3, r7
 80136ec:	f833 3c18 	ldrh.w	r3, [r3, #-24]
 80136f0:	461a      	mov	r2, r3
 80136f2:	687b      	ldr	r3, [r7, #4]
 80136f4:	4293      	cmp	r3, r2
 80136f6:	d807      	bhi.n	8013708 <RCC_SetFlashLatency+0x6c>
      {
        latency = FLASH_LATENCY_RANGE[index];
 80136f8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80136fa:	009b      	lsls	r3, r3, #2
 80136fc:	3338      	adds	r3, #56	; 0x38
 80136fe:	443b      	add	r3, r7
 8013700:	f853 3c2c 	ldr.w	r3, [r3, #-44]
 8013704:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8013706:	e021      	b.n	801374c <RCC_SetFlashLatency+0xb0>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 8013708:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801370a:	3301      	adds	r3, #1
 801370c:	633b      	str	r3, [r7, #48]	; 0x30
 801370e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013710:	2b02      	cmp	r3, #2
 8013712:	d9e7      	bls.n	80136e4 <RCC_SetFlashLatency+0x48>
 8013714:	e01a      	b.n	801374c <RCC_SetFlashLatency+0xb0>
      }
    }
  }
  else  /* PWR_REGULATOR_VOLTAGE_SCALE2 */
  {
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
 8013716:	2300      	movs	r3, #0
 8013718:	62fb      	str	r3, [r7, #44]	; 0x2c
 801371a:	e014      	b.n	8013746 <RCC_SetFlashLatency+0xaa>
    {
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS2[index])
 801371c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801371e:	005b      	lsls	r3, r3, #1
 8013720:	3338      	adds	r3, #56	; 0x38
 8013722:	443b      	add	r3, r7
 8013724:	f833 3c20 	ldrh.w	r3, [r3, #-32]
 8013728:	461a      	mov	r2, r3
 801372a:	687b      	ldr	r3, [r7, #4]
 801372c:	4293      	cmp	r3, r2
 801372e:	d807      	bhi.n	8013740 <RCC_SetFlashLatency+0xa4>
      {
        latency = FLASH_LATENCY_RANGE[index];
 8013730:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8013732:	009b      	lsls	r3, r3, #2
 8013734:	3338      	adds	r3, #56	; 0x38
 8013736:	443b      	add	r3, r7
 8013738:	f853 3c2c 	ldr.w	r3, [r3, #-44]
 801373c:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 801373e:	e005      	b.n	801374c <RCC_SetFlashLatency+0xb0>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
 8013740:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8013742:	3301      	adds	r3, #1
 8013744:	62fb      	str	r3, [r7, #44]	; 0x2c
 8013746:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8013748:	2b02      	cmp	r3, #2
 801374a:	d9e7      	bls.n	801371c <RCC_SetFlashLatency+0x80>
      }
    }
  }

  __HAL_FLASH_SET_LATENCY(latency);
 801374c:	4b13      	ldr	r3, [pc, #76]	; (801379c <RCC_SetFlashLatency+0x100>)
 801374e:	681b      	ldr	r3, [r3, #0]
 8013750:	f023 0207 	bic.w	r2, r3, #7
 8013754:	4911      	ldr	r1, [pc, #68]	; (801379c <RCC_SetFlashLatency+0x100>)
 8013756:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8013758:	4313      	orrs	r3, r2
 801375a:	600b      	str	r3, [r1, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 801375c:	f7fc fb8c 	bl	800fe78 <HAL_GetTick>
 8013760:	62b8      	str	r0, [r7, #40]	; 0x28

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  while (__HAL_FLASH_GET_LATENCY() != latency)
 8013762:	e008      	b.n	8013776 <RCC_SetFlashLatency+0xda>
  {
    if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 8013764:	f7fc fb88 	bl	800fe78 <HAL_GetTick>
 8013768:	4602      	mov	r2, r0
 801376a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801376c:	1ad3      	subs	r3, r2, r3
 801376e:	2b02      	cmp	r3, #2
 8013770:	d901      	bls.n	8013776 <RCC_SetFlashLatency+0xda>
    {
      return HAL_TIMEOUT;
 8013772:	2303      	movs	r3, #3
 8013774:	e007      	b.n	8013786 <RCC_SetFlashLatency+0xea>
  while (__HAL_FLASH_GET_LATENCY() != latency)
 8013776:	4b09      	ldr	r3, [pc, #36]	; (801379c <RCC_SetFlashLatency+0x100>)
 8013778:	681b      	ldr	r3, [r3, #0]
 801377a:	f003 0307 	and.w	r3, r3, #7
 801377e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8013780:	429a      	cmp	r2, r3
 8013782:	d1ef      	bne.n	8013764 <RCC_SetFlashLatency+0xc8>
    }
  }
  return HAL_OK;
 8013784:	2300      	movs	r3, #0
}
 8013786:	4618      	mov	r0, r3
 8013788:	3738      	adds	r7, #56	; 0x38
 801378a:	46bd      	mov	sp, r7
 801378c:	bd80      	pop	{r7, pc}
 801378e:	bf00      	nop
 8013790:	0801a144 	.word	0x0801a144
 8013794:	0801a14c 	.word	0x0801a14c
 8013798:	0801a154 	.word	0x0801a154
 801379c:	58004000 	.word	0x58004000

080137a0 <LL_RCC_LSE_IsReady>:
{
 80137a0:	b480      	push	{r7}
 80137a2:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 80137a4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80137a8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80137ac:	f003 0302 	and.w	r3, r3, #2
 80137b0:	2b02      	cmp	r3, #2
 80137b2:	d101      	bne.n	80137b8 <LL_RCC_LSE_IsReady+0x18>
 80137b4:	2301      	movs	r3, #1
 80137b6:	e000      	b.n	80137ba <LL_RCC_LSE_IsReady+0x1a>
 80137b8:	2300      	movs	r3, #0
}
 80137ba:	4618      	mov	r0, r3
 80137bc:	46bd      	mov	sp, r7
 80137be:	bc80      	pop	{r7}
 80137c0:	4770      	bx	lr

080137c2 <LL_RCC_SetUSARTClockSource>:
{
 80137c2:	b480      	push	{r7}
 80137c4:	b083      	sub	sp, #12
 80137c6:	af00      	add	r7, sp, #0
 80137c8:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, (USARTxSource >> 16), (USARTxSource & 0x0000FFFFU));
 80137ca:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80137ce:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 80137d2:	687b      	ldr	r3, [r7, #4]
 80137d4:	0c1b      	lsrs	r3, r3, #16
 80137d6:	43db      	mvns	r3, r3
 80137d8:	401a      	ands	r2, r3
 80137da:	687b      	ldr	r3, [r7, #4]
 80137dc:	b29b      	uxth	r3, r3
 80137de:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80137e2:	4313      	orrs	r3, r2
 80137e4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 80137e8:	bf00      	nop
 80137ea:	370c      	adds	r7, #12
 80137ec:	46bd      	mov	sp, r7
 80137ee:	bc80      	pop	{r7}
 80137f0:	4770      	bx	lr

080137f2 <LL_RCC_SetI2SClockSource>:
{
 80137f2:	b480      	push	{r7}
 80137f4:	b083      	sub	sp, #12
 80137f6:	af00      	add	r7, sp, #0
 80137f8:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_I2S2SEL, I2SxSource);
 80137fa:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80137fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8013802:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8013806:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 801380a:	687b      	ldr	r3, [r7, #4]
 801380c:	4313      	orrs	r3, r2
 801380e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8013812:	bf00      	nop
 8013814:	370c      	adds	r7, #12
 8013816:	46bd      	mov	sp, r7
 8013818:	bc80      	pop	{r7}
 801381a:	4770      	bx	lr

0801381c <LL_RCC_SetLPUARTClockSource>:
{
 801381c:	b480      	push	{r7}
 801381e:	b083      	sub	sp, #12
 8013820:	af00      	add	r7, sp, #0
 8013822:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_LPUART1SEL, LPUARTxSource);
 8013824:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8013828:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 801382c:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8013830:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8013834:	687b      	ldr	r3, [r7, #4]
 8013836:	4313      	orrs	r3, r2
 8013838:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 801383c:	bf00      	nop
 801383e:	370c      	adds	r7, #12
 8013840:	46bd      	mov	sp, r7
 8013842:	bc80      	pop	{r7}
 8013844:	4770      	bx	lr

08013846 <LL_RCC_SetI2CClockSource>:
{
 8013846:	b480      	push	{r7}
 8013848:	b083      	sub	sp, #12
 801384a:	af00      	add	r7, sp, #0
 801384c:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, ((I2CxSource >> 4) & 0x000FF000U), ((I2CxSource << 4) & 0x000FF000U));
 801384e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8013852:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8013856:	687b      	ldr	r3, [r7, #4]
 8013858:	091b      	lsrs	r3, r3, #4
 801385a:	f403 237f 	and.w	r3, r3, #1044480	; 0xff000
 801385e:	43db      	mvns	r3, r3
 8013860:	401a      	ands	r2, r3
 8013862:	687b      	ldr	r3, [r7, #4]
 8013864:	011b      	lsls	r3, r3, #4
 8013866:	f403 237f 	and.w	r3, r3, #1044480	; 0xff000
 801386a:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 801386e:	4313      	orrs	r3, r2
 8013870:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8013874:	bf00      	nop
 8013876:	370c      	adds	r7, #12
 8013878:	46bd      	mov	sp, r7
 801387a:	bc80      	pop	{r7}
 801387c:	4770      	bx	lr

0801387e <LL_RCC_SetLPTIMClockSource>:
{
 801387e:	b480      	push	{r7}
 8013880:	b083      	sub	sp, #12
 8013882:	af00      	add	r7, sp, #0
 8013884:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, (LPTIMxSource & 0xFFFF0000U), (LPTIMxSource << 16));
 8013886:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 801388a:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 801388e:	687b      	ldr	r3, [r7, #4]
 8013890:	0c1b      	lsrs	r3, r3, #16
 8013892:	041b      	lsls	r3, r3, #16
 8013894:	43db      	mvns	r3, r3
 8013896:	401a      	ands	r2, r3
 8013898:	687b      	ldr	r3, [r7, #4]
 801389a:	041b      	lsls	r3, r3, #16
 801389c:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80138a0:	4313      	orrs	r3, r2
 80138a2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 80138a6:	bf00      	nop
 80138a8:	370c      	adds	r7, #12
 80138aa:	46bd      	mov	sp, r7
 80138ac:	bc80      	pop	{r7}
 80138ae:	4770      	bx	lr

080138b0 <LL_RCC_SetRNGClockSource>:
{
 80138b0:	b480      	push	{r7}
 80138b2:	b083      	sub	sp, #12
 80138b4:	af00      	add	r7, sp, #0
 80138b6:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_RNGSEL, RNGxSource);
 80138b8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80138bc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80138c0:	f023 4240 	bic.w	r2, r3, #3221225472	; 0xc0000000
 80138c4:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80138c8:	687b      	ldr	r3, [r7, #4]
 80138ca:	4313      	orrs	r3, r2
 80138cc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 80138d0:	bf00      	nop
 80138d2:	370c      	adds	r7, #12
 80138d4:	46bd      	mov	sp, r7
 80138d6:	bc80      	pop	{r7}
 80138d8:	4770      	bx	lr

080138da <LL_RCC_SetADCClockSource>:
{
 80138da:	b480      	push	{r7}
 80138dc:	b083      	sub	sp, #12
 80138de:	af00      	add	r7, sp, #0
 80138e0:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_ADCSEL, ADCxSource);
 80138e2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80138e6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80138ea:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 80138ee:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80138f2:	687b      	ldr	r3, [r7, #4]
 80138f4:	4313      	orrs	r3, r2
 80138f6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 80138fa:	bf00      	nop
 80138fc:	370c      	adds	r7, #12
 80138fe:	46bd      	mov	sp, r7
 8013900:	bc80      	pop	{r7}
 8013902:	4770      	bx	lr

08013904 <LL_RCC_SetRTCClockSource>:
{
 8013904:	b480      	push	{r7}
 8013906:	b083      	sub	sp, #12
 8013908:	af00      	add	r7, sp, #0
 801390a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->BDCR, RCC_BDCR_RTCSEL, Source);
 801390c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8013910:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8013914:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8013918:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 801391c:	687b      	ldr	r3, [r7, #4]
 801391e:	4313      	orrs	r3, r2
 8013920:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
}
 8013924:	bf00      	nop
 8013926:	370c      	adds	r7, #12
 8013928:	46bd      	mov	sp, r7
 801392a:	bc80      	pop	{r7}
 801392c:	4770      	bx	lr

0801392e <LL_RCC_GetRTCClockSource>:
{
 801392e:	b480      	push	{r7}
 8013930:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL));
 8013932:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8013936:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 801393a:	f403 7340 	and.w	r3, r3, #768	; 0x300
}
 801393e:	4618      	mov	r0, r3
 8013940:	46bd      	mov	sp, r7
 8013942:	bc80      	pop	{r7}
 8013944:	4770      	bx	lr

08013946 <LL_RCC_ForceBackupDomainReset>:
{
 8013946:	b480      	push	{r7}
 8013948:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 801394a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 801394e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8013952:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8013956:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 801395a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 801395e:	bf00      	nop
 8013960:	46bd      	mov	sp, r7
 8013962:	bc80      	pop	{r7}
 8013964:	4770      	bx	lr

08013966 <LL_RCC_ReleaseBackupDomainReset>:
{
 8013966:	b480      	push	{r7}
 8013968:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 801396a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 801396e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8013972:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8013976:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 801397a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 801397e:	bf00      	nop
 8013980:	46bd      	mov	sp, r7
 8013982:	bc80      	pop	{r7}
 8013984:	4770      	bx	lr
	...

08013988 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8013988:	b580      	push	{r7, lr}
 801398a:	b086      	sub	sp, #24
 801398c:	af00      	add	r7, sp, #0
 801398e:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister = 0;
 8013990:	2300      	movs	r3, #0
 8013992:	617b      	str	r3, [r7, #20]
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;   /* Intermediate status */
 8013994:	2300      	movs	r3, #0
 8013996:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status  = HAL_OK;   /* Final status */
 8013998:	2300      	movs	r3, #0
 801399a:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 801399c:	687b      	ldr	r3, [r7, #4]
 801399e:	681b      	ldr	r3, [r3, #0]
 80139a0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80139a4:	2b00      	cmp	r3, #0
 80139a6:	d058      	beq.n	8013a5a <HAL_RCCEx_PeriphCLKConfig+0xd2>
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));


    /* Enable write access to Backup domain */
    HAL_PWR_EnableBkUpAccess();
 80139a8:	f7fe fe20 	bl	80125ec <HAL_PWR_EnableBkUpAccess>

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80139ac:	f7fc fa64 	bl	800fe78 <HAL_GetTick>
 80139b0:	60f8      	str	r0, [r7, #12]

    while (!(READ_BIT(PWR->CR1, PWR_CR1_DBP) == (PWR_CR1_DBP)))
 80139b2:	e009      	b.n	80139c8 <HAL_RCCEx_PeriphCLKConfig+0x40>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80139b4:	f7fc fa60 	bl	800fe78 <HAL_GetTick>
 80139b8:	4602      	mov	r2, r0
 80139ba:	68fb      	ldr	r3, [r7, #12]
 80139bc:	1ad3      	subs	r3, r2, r3
 80139be:	2b02      	cmp	r3, #2
 80139c0:	d902      	bls.n	80139c8 <HAL_RCCEx_PeriphCLKConfig+0x40>
      {
        ret = HAL_TIMEOUT;
 80139c2:	2303      	movs	r3, #3
 80139c4:	74fb      	strb	r3, [r7, #19]
        break;
 80139c6:	e006      	b.n	80139d6 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    while (!(READ_BIT(PWR->CR1, PWR_CR1_DBP) == (PWR_CR1_DBP)))
 80139c8:	4b7b      	ldr	r3, [pc, #492]	; (8013bb8 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 80139ca:	681b      	ldr	r3, [r3, #0]
 80139cc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80139d0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80139d4:	d1ee      	bne.n	80139b4 <HAL_RCCEx_PeriphCLKConfig+0x2c>
      }
    }

    if (ret == HAL_OK)
 80139d6:	7cfb      	ldrb	r3, [r7, #19]
 80139d8:	2b00      	cmp	r3, #0
 80139da:	d13c      	bne.n	8013a56 <HAL_RCCEx_PeriphCLKConfig+0xce>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if (LL_RCC_GetRTCClockSource() != PeriphClkInit->RTCClockSelection)
 80139dc:	f7ff ffa7 	bl	801392e <LL_RCC_GetRTCClockSource>
 80139e0:	4602      	mov	r2, r0
 80139e2:	687b      	ldr	r3, [r7, #4]
 80139e4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80139e6:	429a      	cmp	r2, r3
 80139e8:	d00f      	beq.n	8013a0a <HAL_RCCEx_PeriphCLKConfig+0x82>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80139ea:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80139ee:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80139f2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80139f6:	617b      	str	r3, [r7, #20]

        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80139f8:	f7ff ffa5 	bl	8013946 <LL_RCC_ForceBackupDomainReset>
        __HAL_RCC_BACKUPRESET_RELEASE();
 80139fc:	f7ff ffb3 	bl	8013966 <LL_RCC_ReleaseBackupDomainReset>

        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8013a00:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8013a04:	697b      	ldr	r3, [r7, #20]
 8013a06:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSERDY))
 8013a0a:	697b      	ldr	r3, [r7, #20]
 8013a0c:	f003 0302 	and.w	r3, r3, #2
 8013a10:	2b00      	cmp	r3, #0
 8013a12:	d014      	beq.n	8013a3e <HAL_RCCEx_PeriphCLKConfig+0xb6>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8013a14:	f7fc fa30 	bl	800fe78 <HAL_GetTick>
 8013a18:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while (LL_RCC_LSE_IsReady() != 1U)
 8013a1a:	e00b      	b.n	8013a34 <HAL_RCCEx_PeriphCLKConfig+0xac>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8013a1c:	f7fc fa2c 	bl	800fe78 <HAL_GetTick>
 8013a20:	4602      	mov	r2, r0
 8013a22:	68fb      	ldr	r3, [r7, #12]
 8013a24:	1ad3      	subs	r3, r2, r3
 8013a26:	f241 3288 	movw	r2, #5000	; 0x1388
 8013a2a:	4293      	cmp	r3, r2
 8013a2c:	d902      	bls.n	8013a34 <HAL_RCCEx_PeriphCLKConfig+0xac>
          {
            ret = HAL_TIMEOUT;
 8013a2e:	2303      	movs	r3, #3
 8013a30:	74fb      	strb	r3, [r7, #19]
            break;
 8013a32:	e004      	b.n	8013a3e <HAL_RCCEx_PeriphCLKConfig+0xb6>
        while (LL_RCC_LSE_IsReady() != 1U)
 8013a34:	f7ff feb4 	bl	80137a0 <LL_RCC_LSE_IsReady>
 8013a38:	4603      	mov	r3, r0
 8013a3a:	2b01      	cmp	r3, #1
 8013a3c:	d1ee      	bne.n	8013a1c <HAL_RCCEx_PeriphCLKConfig+0x94>
          }
        }
      }

      if (ret == HAL_OK)
 8013a3e:	7cfb      	ldrb	r3, [r7, #19]
 8013a40:	2b00      	cmp	r3, #0
 8013a42:	d105      	bne.n	8013a50 <HAL_RCCEx_PeriphCLKConfig+0xc8>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8013a44:	687b      	ldr	r3, [r7, #4]
 8013a46:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8013a48:	4618      	mov	r0, r3
 8013a4a:	f7ff ff5b 	bl	8013904 <LL_RCC_SetRTCClockSource>
 8013a4e:	e004      	b.n	8013a5a <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8013a50:	7cfb      	ldrb	r3, [r7, #19]
 8013a52:	74bb      	strb	r3, [r7, #18]
 8013a54:	e001      	b.n	8013a5a <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8013a56:	7cfb      	ldrb	r3, [r7, #19]
 8013a58:	74bb      	strb	r3, [r7, #18]
    }

  }

  /*-------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8013a5a:	687b      	ldr	r3, [r7, #4]
 8013a5c:	681b      	ldr	r3, [r3, #0]
 8013a5e:	f003 0301 	and.w	r3, r3, #1
 8013a62:	2b00      	cmp	r3, #0
 8013a64:	d004      	beq.n	8013a70 <HAL_RCCEx_PeriphCLKConfig+0xe8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8013a66:	687b      	ldr	r3, [r7, #4]
 8013a68:	685b      	ldr	r3, [r3, #4]
 8013a6a:	4618      	mov	r0, r3
 8013a6c:	f7ff fea9 	bl	80137c2 <LL_RCC_SetUSARTClockSource>
  }

  /*-------------------- USART2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8013a70:	687b      	ldr	r3, [r7, #4]
 8013a72:	681b      	ldr	r3, [r3, #0]
 8013a74:	f003 0302 	and.w	r3, r3, #2
 8013a78:	2b00      	cmp	r3, #0
 8013a7a:	d004      	beq.n	8013a86 <HAL_RCCEx_PeriphCLKConfig+0xfe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8013a7c:	687b      	ldr	r3, [r7, #4]
 8013a7e:	689b      	ldr	r3, [r3, #8]
 8013a80:	4618      	mov	r0, r3
 8013a82:	f7ff fe9e 	bl	80137c2 <LL_RCC_SetUSARTClockSource>
  }

  /*-------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8013a86:	687b      	ldr	r3, [r7, #4]
 8013a88:	681b      	ldr	r3, [r3, #0]
 8013a8a:	f003 0320 	and.w	r3, r3, #32
 8013a8e:	2b00      	cmp	r3, #0
 8013a90:	d004      	beq.n	8013a9c <HAL_RCCEx_PeriphCLKConfig+0x114>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8013a92:	687b      	ldr	r3, [r7, #4]
 8013a94:	691b      	ldr	r3, [r3, #16]
 8013a96:	4618      	mov	r0, r3
 8013a98:	f7ff fec0 	bl	801381c <LL_RCC_SetLPUARTClockSource>
  }

  /*-------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8013a9c:	687b      	ldr	r3, [r7, #4]
 8013a9e:	681b      	ldr	r3, [r3, #0]
 8013aa0:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8013aa4:	2b00      	cmp	r3, #0
 8013aa6:	d004      	beq.n	8013ab2 <HAL_RCCEx_PeriphCLKConfig+0x12a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8013aa8:	687b      	ldr	r3, [r7, #4]
 8013aaa:	6a1b      	ldr	r3, [r3, #32]
 8013aac:	4618      	mov	r0, r3
 8013aae:	f7ff fee6 	bl	801387e <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8013ab2:	687b      	ldr	r3, [r7, #4]
 8013ab4:	681b      	ldr	r3, [r3, #0]
 8013ab6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8013aba:	2b00      	cmp	r3, #0
 8013abc:	d004      	beq.n	8013ac8 <HAL_RCCEx_PeriphCLKConfig+0x140>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM2CLKSOURCE(PeriphClkInit->Lptim2ClockSelection));

    /* Configure the LPTIM2 clock source */
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8013abe:	687b      	ldr	r3, [r7, #4]
 8013ac0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8013ac2:	4618      	mov	r0, r3
 8013ac4:	f7ff fedb 	bl	801387e <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------- LPTIM3 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM3) == (RCC_PERIPHCLK_LPTIM3))
 8013ac8:	687b      	ldr	r3, [r7, #4]
 8013aca:	681b      	ldr	r3, [r3, #0]
 8013acc:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8013ad0:	2b00      	cmp	r3, #0
 8013ad2:	d004      	beq.n	8013ade <HAL_RCCEx_PeriphCLKConfig+0x156>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM3CLKSOURCE(PeriphClkInit->Lptim3ClockSelection));

    /* Configure the LPTIM3 clock source */
    __HAL_RCC_LPTIM3_CONFIG(PeriphClkInit->Lptim3ClockSelection);
 8013ad4:	687b      	ldr	r3, [r7, #4]
 8013ad6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8013ad8:	4618      	mov	r0, r3
 8013ada:	f7ff fed0 	bl	801387e <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8013ade:	687b      	ldr	r3, [r7, #4]
 8013ae0:	681b      	ldr	r3, [r3, #0]
 8013ae2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8013ae6:	2b00      	cmp	r3, #0
 8013ae8:	d004      	beq.n	8013af4 <HAL_RCCEx_PeriphCLKConfig+0x16c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8013aea:	687b      	ldr	r3, [r7, #4]
 8013aec:	695b      	ldr	r3, [r3, #20]
 8013aee:	4618      	mov	r0, r3
 8013af0:	f7ff fea9 	bl	8013846 <LL_RCC_SetI2CClockSource>
  }

  /*-------------------- I2C2 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8013af4:	687b      	ldr	r3, [r7, #4]
 8013af6:	681b      	ldr	r3, [r3, #0]
 8013af8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8013afc:	2b00      	cmp	r3, #0
 8013afe:	d004      	beq.n	8013b0a <HAL_RCCEx_PeriphCLKConfig+0x182>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8013b00:	687b      	ldr	r3, [r7, #4]
 8013b02:	699b      	ldr	r3, [r3, #24]
 8013b04:	4618      	mov	r0, r3
 8013b06:	f7ff fe9e 	bl	8013846 <LL_RCC_SetI2CClockSource>
  }

  /*-------------------- I2C3 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8013b0a:	687b      	ldr	r3, [r7, #4]
 8013b0c:	681b      	ldr	r3, [r3, #0]
 8013b0e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8013b12:	2b00      	cmp	r3, #0
 8013b14:	d004      	beq.n	8013b20 <HAL_RCCEx_PeriphCLKConfig+0x198>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8013b16:	687b      	ldr	r3, [r7, #4]
 8013b18:	69db      	ldr	r3, [r3, #28]
 8013b1a:	4618      	mov	r0, r3
 8013b1c:	f7ff fe93 	bl	8013846 <LL_RCC_SetI2CClockSource>
  }

  /*-------------------- I2S2 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S2) == (RCC_PERIPHCLK_I2S2))
 8013b20:	687b      	ldr	r3, [r7, #4]
 8013b22:	681b      	ldr	r3, [r3, #0]
 8013b24:	f003 0310 	and.w	r3, r3, #16
 8013b28:	2b00      	cmp	r3, #0
 8013b2a:	d011      	beq.n	8013b50 <HAL_RCCEx_PeriphCLKConfig+0x1c8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S2CLKSOURCE(PeriphClkInit->I2s2ClockSelection));

    /* Configure the I2S2 clock source */
    __HAL_RCC_I2S2_CONFIG(PeriphClkInit->I2s2ClockSelection);
 8013b2c:	687b      	ldr	r3, [r7, #4]
 8013b2e:	68db      	ldr	r3, [r3, #12]
 8013b30:	4618      	mov	r0, r3
 8013b32:	f7ff fe5e 	bl	80137f2 <LL_RCC_SetI2SClockSource>

    if (PeriphClkInit->I2s2ClockSelection == RCC_I2S2CLKSOURCE_PLL)
 8013b36:	687b      	ldr	r3, [r7, #4]
 8013b38:	68db      	ldr	r3, [r3, #12]
 8013b3a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8013b3e:	d107      	bne.n	8013b50 <HAL_RCCEx_PeriphCLKConfig+0x1c8>
    {
      /* Enable RCC_PLL_I2S2CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_I2S2CLK);
 8013b40:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8013b44:	68db      	ldr	r3, [r3, #12]
 8013b46:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8013b4a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8013b4e:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------- RNG clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8013b50:	687b      	ldr	r3, [r7, #4]
 8013b52:	681b      	ldr	r3, [r3, #0]
 8013b54:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8013b58:	2b00      	cmp	r3, #0
 8013b5a:	d010      	beq.n	8013b7e <HAL_RCCEx_PeriphCLKConfig+0x1f6>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8013b5c:	687b      	ldr	r3, [r7, #4]
 8013b5e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8013b60:	4618      	mov	r0, r3
 8013b62:	f7ff fea5 	bl	80138b0 <LL_RCC_SetRNGClockSource>

    if (PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8013b66:	687b      	ldr	r3, [r7, #4]
 8013b68:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8013b6a:	2b00      	cmp	r3, #0
 8013b6c:	d107      	bne.n	8013b7e <HAL_RCCEx_PeriphCLKConfig+0x1f6>
    {
      /* Enable RCC_PLL_RNGCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_RNGCLK);
 8013b6e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8013b72:	68db      	ldr	r3, [r3, #12]
 8013b74:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8013b78:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8013b7c:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8013b7e:	687b      	ldr	r3, [r7, #4]
 8013b80:	681b      	ldr	r3, [r3, #0]
 8013b82:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8013b86:	2b00      	cmp	r3, #0
 8013b88:	d011      	beq.n	8013bae <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8013b8a:	687b      	ldr	r3, [r7, #4]
 8013b8c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8013b8e:	4618      	mov	r0, r3
 8013b90:	f7ff fea3 	bl	80138da <LL_RCC_SetADCClockSource>

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLL)
 8013b94:	687b      	ldr	r3, [r7, #4]
 8013b96:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8013b98:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8013b9c:	d107      	bne.n	8013bae <HAL_RCCEx_PeriphCLKConfig+0x226>
    {
      /* Enable RCC_PLL_RNGCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8013b9e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8013ba2:	68db      	ldr	r3, [r3, #12]
 8013ba4:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8013ba8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8013bac:	60d3      	str	r3, [r2, #12]
    }
  }

  return status;
 8013bae:	7cbb      	ldrb	r3, [r7, #18]
}
 8013bb0:	4618      	mov	r0, r3
 8013bb2:	3718      	adds	r7, #24
 8013bb4:	46bd      	mov	sp, r7
 8013bb6:	bd80      	pop	{r7, pc}
 8013bb8:	58000400 	.word	0x58000400

08013bbc <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8013bbc:	b580      	push	{r7, lr}
 8013bbe:	b084      	sub	sp, #16
 8013bc0:	af00      	add	r7, sp, #0
 8013bc2:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8013bc4:	687b      	ldr	r3, [r7, #4]
 8013bc6:	2b00      	cmp	r3, #0
 8013bc8:	d101      	bne.n	8013bce <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8013bca:	2301      	movs	r3, #1
 8013bcc:	e0c6      	b.n	8013d5c <HAL_SPI_Init+0x1a0>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8013bce:	687b      	ldr	r3, [r7, #4]
 8013bd0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8013bd2:	2b00      	cmp	r3, #0
 8013bd4:	d108      	bne.n	8013be8 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8013bd6:	687b      	ldr	r3, [r7, #4]
 8013bd8:	685b      	ldr	r3, [r3, #4]
 8013bda:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8013bde:	d009      	beq.n	8013bf4 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8013be0:	687b      	ldr	r3, [r7, #4]
 8013be2:	2200      	movs	r2, #0
 8013be4:	61da      	str	r2, [r3, #28]
 8013be6:	e005      	b.n	8013bf4 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8013be8:	687b      	ldr	r3, [r7, #4]
 8013bea:	2200      	movs	r2, #0
 8013bec:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8013bee:	687b      	ldr	r3, [r7, #4]
 8013bf0:	2200      	movs	r2, #0
 8013bf2:	615a      	str	r2, [r3, #20]
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8013bf4:	687b      	ldr	r3, [r7, #4]
 8013bf6:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8013bfa:	b2db      	uxtb	r3, r3
 8013bfc:	2b00      	cmp	r3, #0
 8013bfe:	d106      	bne.n	8013c0e <HAL_SPI_Init+0x52>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8013c00:	687b      	ldr	r3, [r7, #4]
 8013c02:	2200      	movs	r2, #0
 8013c04:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8013c08:	6878      	ldr	r0, [r7, #4]
 8013c0a:	f7ef fbad 	bl	8003368 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8013c0e:	687b      	ldr	r3, [r7, #4]
 8013c10:	2202      	movs	r2, #2
 8013c12:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8013c16:	687b      	ldr	r3, [r7, #4]
 8013c18:	681b      	ldr	r3, [r3, #0]
 8013c1a:	681a      	ldr	r2, [r3, #0]
 8013c1c:	687b      	ldr	r3, [r7, #4]
 8013c1e:	681b      	ldr	r3, [r3, #0]
 8013c20:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8013c24:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8013c26:	687b      	ldr	r3, [r7, #4]
 8013c28:	68db      	ldr	r3, [r3, #12]
 8013c2a:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8013c2e:	d902      	bls.n	8013c36 <HAL_SPI_Init+0x7a>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8013c30:	2300      	movs	r3, #0
 8013c32:	60fb      	str	r3, [r7, #12]
 8013c34:	e002      	b.n	8013c3c <HAL_SPI_Init+0x80>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8013c36:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8013c3a:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8013c3c:	687b      	ldr	r3, [r7, #4]
 8013c3e:	68db      	ldr	r3, [r3, #12]
 8013c40:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 8013c44:	d007      	beq.n	8013c56 <HAL_SPI_Init+0x9a>
 8013c46:	687b      	ldr	r3, [r7, #4]
 8013c48:	68db      	ldr	r3, [r3, #12]
 8013c4a:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8013c4e:	d002      	beq.n	8013c56 <HAL_SPI_Init+0x9a>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8013c50:	687b      	ldr	r3, [r7, #4]
 8013c52:	2200      	movs	r2, #0
 8013c54:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8013c56:	687b      	ldr	r3, [r7, #4]
 8013c58:	685b      	ldr	r3, [r3, #4]
 8013c5a:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8013c5e:	687b      	ldr	r3, [r7, #4]
 8013c60:	689b      	ldr	r3, [r3, #8]
 8013c62:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8013c66:	431a      	orrs	r2, r3
 8013c68:	687b      	ldr	r3, [r7, #4]
 8013c6a:	691b      	ldr	r3, [r3, #16]
 8013c6c:	f003 0302 	and.w	r3, r3, #2
 8013c70:	431a      	orrs	r2, r3
 8013c72:	687b      	ldr	r3, [r7, #4]
 8013c74:	695b      	ldr	r3, [r3, #20]
 8013c76:	f003 0301 	and.w	r3, r3, #1
 8013c7a:	431a      	orrs	r2, r3
 8013c7c:	687b      	ldr	r3, [r7, #4]
 8013c7e:	699b      	ldr	r3, [r3, #24]
 8013c80:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8013c84:	431a      	orrs	r2, r3
 8013c86:	687b      	ldr	r3, [r7, #4]
 8013c88:	69db      	ldr	r3, [r3, #28]
 8013c8a:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8013c8e:	431a      	orrs	r2, r3
 8013c90:	687b      	ldr	r3, [r7, #4]
 8013c92:	6a1b      	ldr	r3, [r3, #32]
 8013c94:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8013c98:	ea42 0103 	orr.w	r1, r2, r3
 8013c9c:	687b      	ldr	r3, [r7, #4]
 8013c9e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8013ca0:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8013ca4:	687b      	ldr	r3, [r7, #4]
 8013ca6:	681b      	ldr	r3, [r3, #0]
 8013ca8:	430a      	orrs	r2, r1
 8013caa:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));
#if (USE_SPI_CRC != 0U)
  /*---------------------------- SPIx CRCL Configuration -------------------*/
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8013cac:	687b      	ldr	r3, [r7, #4]
 8013cae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8013cb0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8013cb4:	d11b      	bne.n	8013cee <HAL_SPI_Init+0x132>
  {
    /* Align the CRC Length on the data size */
    if (hspi->Init.CRCLength == SPI_CRC_LENGTH_DATASIZE)
 8013cb6:	687b      	ldr	r3, [r7, #4]
 8013cb8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8013cba:	2b00      	cmp	r3, #0
 8013cbc:	d10b      	bne.n	8013cd6 <HAL_SPI_Init+0x11a>
    {
      /* CRC Length aligned on the data size : value set by default */
      if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8013cbe:	687b      	ldr	r3, [r7, #4]
 8013cc0:	68db      	ldr	r3, [r3, #12]
 8013cc2:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8013cc6:	d903      	bls.n	8013cd0 <HAL_SPI_Init+0x114>
      {
        hspi->Init.CRCLength = SPI_CRC_LENGTH_16BIT;
 8013cc8:	687b      	ldr	r3, [r7, #4]
 8013cca:	2202      	movs	r2, #2
 8013ccc:	631a      	str	r2, [r3, #48]	; 0x30
 8013cce:	e002      	b.n	8013cd6 <HAL_SPI_Init+0x11a>
      }
      else
      {
        hspi->Init.CRCLength = SPI_CRC_LENGTH_8BIT;
 8013cd0:	687b      	ldr	r3, [r7, #4]
 8013cd2:	2201      	movs	r2, #1
 8013cd4:	631a      	str	r2, [r3, #48]	; 0x30
      }
    }

    /* Configure : CRC Length */
    if (hspi->Init.CRCLength == SPI_CRC_LENGTH_16BIT)
 8013cd6:	687b      	ldr	r3, [r7, #4]
 8013cd8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8013cda:	2b02      	cmp	r3, #2
 8013cdc:	d107      	bne.n	8013cee <HAL_SPI_Init+0x132>
    {
      SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCL);
 8013cde:	687b      	ldr	r3, [r7, #4]
 8013ce0:	681b      	ldr	r3, [r3, #0]
 8013ce2:	681a      	ldr	r2, [r3, #0]
 8013ce4:	687b      	ldr	r3, [r7, #4]
 8013ce6:	681b      	ldr	r3, [r3, #0]
 8013ce8:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8013cec:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8013cee:	687b      	ldr	r3, [r7, #4]
 8013cf0:	699b      	ldr	r3, [r3, #24]
 8013cf2:	0c1b      	lsrs	r3, r3, #16
 8013cf4:	f003 0204 	and.w	r2, r3, #4
 8013cf8:	687b      	ldr	r3, [r7, #4]
 8013cfa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8013cfc:	f003 0310 	and.w	r3, r3, #16
 8013d00:	431a      	orrs	r2, r3
 8013d02:	687b      	ldr	r3, [r7, #4]
 8013d04:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8013d06:	f003 0308 	and.w	r3, r3, #8
 8013d0a:	431a      	orrs	r2, r3
 8013d0c:	687b      	ldr	r3, [r7, #4]
 8013d0e:	68db      	ldr	r3, [r3, #12]
 8013d10:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 8013d14:	ea42 0103 	orr.w	r1, r2, r3
 8013d18:	68fb      	ldr	r3, [r7, #12]
 8013d1a:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 8013d1e:	687b      	ldr	r3, [r7, #4]
 8013d20:	681b      	ldr	r3, [r3, #0]
 8013d22:	430a      	orrs	r2, r1
 8013d24:	605a      	str	r2, [r3, #4]
                                  (frxth & SPI_CR2_FRXTH)));

#if (USE_SPI_CRC != 0U)
  /*---------------------------- SPIx CRCPOLY Configuration ------------------*/
  /* Configure : CRC Polynomial */
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8013d26:	687b      	ldr	r3, [r7, #4]
 8013d28:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8013d2a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8013d2e:	d105      	bne.n	8013d3c <HAL_SPI_Init+0x180>
  {
    WRITE_REG(hspi->Instance->CRCPR, (hspi->Init.CRCPolynomial & SPI_CRCPR_CRCPOLY_Msk));
 8013d30:	687b      	ldr	r3, [r7, #4]
 8013d32:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8013d34:	687b      	ldr	r3, [r7, #4]
 8013d36:	681b      	ldr	r3, [r3, #0]
 8013d38:	b292      	uxth	r2, r2
 8013d3a:	611a      	str	r2, [r3, #16]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8013d3c:	687b      	ldr	r3, [r7, #4]
 8013d3e:	681b      	ldr	r3, [r3, #0]
 8013d40:	69da      	ldr	r2, [r3, #28]
 8013d42:	687b      	ldr	r3, [r7, #4]
 8013d44:	681b      	ldr	r3, [r3, #0]
 8013d46:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8013d4a:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8013d4c:	687b      	ldr	r3, [r7, #4]
 8013d4e:	2200      	movs	r2, #0
 8013d50:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8013d52:	687b      	ldr	r3, [r7, #4]
 8013d54:	2201      	movs	r2, #1
 8013d56:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 8013d5a:	2300      	movs	r3, #0
}
 8013d5c:	4618      	mov	r0, r3
 8013d5e:	3710      	adds	r7, #16
 8013d60:	46bd      	mov	sp, r7
 8013d62:	bd80      	pop	{r7, pc}

08013d64 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8013d64:	b580      	push	{r7, lr}
 8013d66:	b092      	sub	sp, #72	; 0x48
 8013d68:	af02      	add	r7, sp, #8
 8013d6a:	60f8      	str	r0, [r7, #12]
 8013d6c:	60b9      	str	r1, [r7, #8]
 8013d6e:	607a      	str	r2, [r7, #4]
 8013d70:	807b      	strh	r3, [r7, #2]
  uint16_t             initial_RxXferCount;
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  uint32_t             tickstart;
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
 8013d72:	2300      	movs	r3, #0
 8013d74:	61bb      	str	r3, [r7, #24]
  uint32_t             spi_cr1;
  uint32_t             spi_cr2;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8013d76:	2300      	movs	r3, #0
 8013d78:	75fb      	strb	r3, [r7, #23]
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8013d7a:	2301      	movs	r3, #1
 8013d7c:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8013d7e:	2300      	movs	r3, #0
 8013d80:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8013d84:	68fb      	ldr	r3, [r7, #12]
 8013d86:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8013d8a:	2b01      	cmp	r3, #1
 8013d8c:	d101      	bne.n	8013d92 <HAL_SPI_TransmitReceive+0x2e>
 8013d8e:	2302      	movs	r3, #2
 8013d90:	e2c8      	b.n	8014324 <HAL_SPI_TransmitReceive+0x5c0>
 8013d92:	68fb      	ldr	r3, [r7, #12]
 8013d94:	2201      	movs	r2, #1
 8013d96:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8013d9a:	f7fc f86d 	bl	800fe78 <HAL_GetTick>
 8013d9e:	6378      	str	r0, [r7, #52]	; 0x34

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8013da0:	68fb      	ldr	r3, [r7, #12]
 8013da2:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8013da6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
  tmp_mode            = hspi->Init.Mode;
 8013daa:	68fb      	ldr	r3, [r7, #12]
 8013dac:	685b      	ldr	r3, [r3, #4]
 8013dae:	62fb      	str	r3, [r7, #44]	; 0x2c
  initial_TxXferCount = Size;
 8013db0:	887b      	ldrh	r3, [r7, #2]
 8013db2:	857b      	strh	r3, [r7, #42]	; 0x2a
  initial_RxXferCount = Size;
 8013db4:	887b      	ldrh	r3, [r7, #2]
 8013db6:	853b      	strh	r3, [r7, #40]	; 0x28
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
 8013db8:	68fb      	ldr	r3, [r7, #12]
 8013dba:	681b      	ldr	r3, [r3, #0]
 8013dbc:	681b      	ldr	r3, [r3, #0]
 8013dbe:	627b      	str	r3, [r7, #36]	; 0x24
  spi_cr2             = READ_REG(hspi->Instance->CR2);
 8013dc0:	68fb      	ldr	r3, [r7, #12]
 8013dc2:	681b      	ldr	r3, [r3, #0]
 8013dc4:	685b      	ldr	r3, [r3, #4]
 8013dc6:	623b      	str	r3, [r7, #32]
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8013dc8:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8013dcc:	2b01      	cmp	r3, #1
 8013dce:	d00f      	beq.n	8013df0 <HAL_SPI_TransmitReceive+0x8c>
 8013dd0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8013dd2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8013dd6:	d107      	bne.n	8013de8 <HAL_SPI_TransmitReceive+0x84>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8013dd8:	68fb      	ldr	r3, [r7, #12]
 8013dda:	689b      	ldr	r3, [r3, #8]
 8013ddc:	2b00      	cmp	r3, #0
 8013dde:	d103      	bne.n	8013de8 <HAL_SPI_TransmitReceive+0x84>
 8013de0:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8013de4:	2b04      	cmp	r3, #4
 8013de6:	d003      	beq.n	8013df0 <HAL_SPI_TransmitReceive+0x8c>
  {
    errorcode = HAL_BUSY;
 8013de8:	2302      	movs	r3, #2
 8013dea:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
    goto error;
 8013dee:	e28f      	b.n	8014310 <HAL_SPI_TransmitReceive+0x5ac>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8013df0:	68bb      	ldr	r3, [r7, #8]
 8013df2:	2b00      	cmp	r3, #0
 8013df4:	d005      	beq.n	8013e02 <HAL_SPI_TransmitReceive+0x9e>
 8013df6:	687b      	ldr	r3, [r7, #4]
 8013df8:	2b00      	cmp	r3, #0
 8013dfa:	d002      	beq.n	8013e02 <HAL_SPI_TransmitReceive+0x9e>
 8013dfc:	887b      	ldrh	r3, [r7, #2]
 8013dfe:	2b00      	cmp	r3, #0
 8013e00:	d103      	bne.n	8013e0a <HAL_SPI_TransmitReceive+0xa6>
  {
    errorcode = HAL_ERROR;
 8013e02:	2301      	movs	r3, #1
 8013e04:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
    goto error;
 8013e08:	e282      	b.n	8014310 <HAL_SPI_TransmitReceive+0x5ac>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8013e0a:	68fb      	ldr	r3, [r7, #12]
 8013e0c:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8013e10:	b2db      	uxtb	r3, r3
 8013e12:	2b04      	cmp	r3, #4
 8013e14:	d003      	beq.n	8013e1e <HAL_SPI_TransmitReceive+0xba>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8013e16:	68fb      	ldr	r3, [r7, #12]
 8013e18:	2205      	movs	r2, #5
 8013e1a:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8013e1e:	68fb      	ldr	r3, [r7, #12]
 8013e20:	2200      	movs	r2, #0
 8013e22:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8013e24:	68fb      	ldr	r3, [r7, #12]
 8013e26:	687a      	ldr	r2, [r7, #4]
 8013e28:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferCount = Size;
 8013e2a:	68fb      	ldr	r3, [r7, #12]
 8013e2c:	887a      	ldrh	r2, [r7, #2]
 8013e2e:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->RxXferSize  = Size;
 8013e32:	68fb      	ldr	r3, [r7, #12]
 8013e34:	887a      	ldrh	r2, [r7, #2]
 8013e36:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8013e3a:	68fb      	ldr	r3, [r7, #12]
 8013e3c:	68ba      	ldr	r2, [r7, #8]
 8013e3e:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferCount = Size;
 8013e40:	68fb      	ldr	r3, [r7, #12]
 8013e42:	887a      	ldrh	r2, [r7, #2]
 8013e44:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferSize  = Size;
 8013e46:	68fb      	ldr	r3, [r7, #12]
 8013e48:	887a      	ldrh	r2, [r7, #2]
 8013e4a:	879a      	strh	r2, [r3, #60]	; 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8013e4c:	68fb      	ldr	r3, [r7, #12]
 8013e4e:	2200      	movs	r2, #0
 8013e50:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 8013e52:	68fb      	ldr	r3, [r7, #12]
 8013e54:	2200      	movs	r2, #0
 8013e56:	651a      	str	r2, [r3, #80]	; 0x50

#if (USE_SPI_CRC != 0U)
  /* Reset CRC Calculation */
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8013e58:	68fb      	ldr	r3, [r7, #12]
 8013e5a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8013e5c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8013e60:	d10f      	bne.n	8013e82 <HAL_SPI_TransmitReceive+0x11e>
  {
    SPI_RESET_CRC(hspi);
 8013e62:	68fb      	ldr	r3, [r7, #12]
 8013e64:	681b      	ldr	r3, [r3, #0]
 8013e66:	681a      	ldr	r2, [r3, #0]
 8013e68:	68fb      	ldr	r3, [r7, #12]
 8013e6a:	681b      	ldr	r3, [r3, #0]
 8013e6c:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8013e70:	601a      	str	r2, [r3, #0]
 8013e72:	68fb      	ldr	r3, [r7, #12]
 8013e74:	681b      	ldr	r3, [r3, #0]
 8013e76:	681a      	ldr	r2, [r3, #0]
 8013e78:	68fb      	ldr	r3, [r7, #12]
 8013e7a:	681b      	ldr	r3, [r3, #0]
 8013e7c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8013e80:	601a      	str	r2, [r3, #0]
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 8013e82:	68fb      	ldr	r3, [r7, #12]
 8013e84:	68db      	ldr	r3, [r3, #12]
 8013e86:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8013e8a:	d802      	bhi.n	8013e92 <HAL_SPI_TransmitReceive+0x12e>
 8013e8c:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8013e8e:	2b01      	cmp	r3, #1
 8013e90:	d908      	bls.n	8013ea4 <HAL_SPI_TransmitReceive+0x140>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8013e92:	68fb      	ldr	r3, [r7, #12]
 8013e94:	681b      	ldr	r3, [r3, #0]
 8013e96:	685a      	ldr	r2, [r3, #4]
 8013e98:	68fb      	ldr	r3, [r7, #12]
 8013e9a:	681b      	ldr	r3, [r3, #0]
 8013e9c:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8013ea0:	605a      	str	r2, [r3, #4]
 8013ea2:	e007      	b.n	8013eb4 <HAL_SPI_TransmitReceive+0x150>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8013ea4:	68fb      	ldr	r3, [r7, #12]
 8013ea6:	681b      	ldr	r3, [r3, #0]
 8013ea8:	685a      	ldr	r2, [r3, #4]
 8013eaa:	68fb      	ldr	r3, [r7, #12]
 8013eac:	681b      	ldr	r3, [r3, #0]
 8013eae:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8013eb2:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8013eb4:	68fb      	ldr	r3, [r7, #12]
 8013eb6:	681b      	ldr	r3, [r3, #0]
 8013eb8:	681b      	ldr	r3, [r3, #0]
 8013eba:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8013ebe:	2b40      	cmp	r3, #64	; 0x40
 8013ec0:	d007      	beq.n	8013ed2 <HAL_SPI_TransmitReceive+0x16e>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8013ec2:	68fb      	ldr	r3, [r7, #12]
 8013ec4:	681b      	ldr	r3, [r3, #0]
 8013ec6:	681a      	ldr	r2, [r3, #0]
 8013ec8:	68fb      	ldr	r3, [r7, #12]
 8013eca:	681b      	ldr	r3, [r3, #0]
 8013ecc:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8013ed0:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8013ed2:	68fb      	ldr	r3, [r7, #12]
 8013ed4:	68db      	ldr	r3, [r3, #12]
 8013ed6:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8013eda:	f240 80a4 	bls.w	8014026 <HAL_SPI_TransmitReceive+0x2c2>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8013ede:	68fb      	ldr	r3, [r7, #12]
 8013ee0:	685b      	ldr	r3, [r3, #4]
 8013ee2:	2b00      	cmp	r3, #0
 8013ee4:	d003      	beq.n	8013eee <HAL_SPI_TransmitReceive+0x18a>
 8013ee6:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8013ee8:	2b01      	cmp	r3, #1
 8013eea:	f040 808e 	bne.w	801400a <HAL_SPI_TransmitReceive+0x2a6>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8013eee:	68fb      	ldr	r3, [r7, #12]
 8013ef0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8013ef2:	881a      	ldrh	r2, [r3, #0]
 8013ef4:	68fb      	ldr	r3, [r7, #12]
 8013ef6:	681b      	ldr	r3, [r3, #0]
 8013ef8:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8013efa:	68fb      	ldr	r3, [r7, #12]
 8013efc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8013efe:	1c9a      	adds	r2, r3, #2
 8013f00:	68fb      	ldr	r3, [r7, #12]
 8013f02:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 8013f04:	68fb      	ldr	r3, [r7, #12]
 8013f06:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8013f08:	b29b      	uxth	r3, r3
 8013f0a:	3b01      	subs	r3, #1
 8013f0c:	b29a      	uxth	r2, r3
 8013f0e:	68fb      	ldr	r3, [r7, #12]
 8013f10:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8013f12:	e07a      	b.n	801400a <HAL_SPI_TransmitReceive+0x2a6>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8013f14:	68fb      	ldr	r3, [r7, #12]
 8013f16:	681b      	ldr	r3, [r3, #0]
 8013f18:	689b      	ldr	r3, [r3, #8]
 8013f1a:	f003 0302 	and.w	r3, r3, #2
 8013f1e:	2b02      	cmp	r3, #2
 8013f20:	d13f      	bne.n	8013fa2 <HAL_SPI_TransmitReceive+0x23e>
 8013f22:	68fb      	ldr	r3, [r7, #12]
 8013f24:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8013f26:	b29b      	uxth	r3, r3
 8013f28:	2b00      	cmp	r3, #0
 8013f2a:	d03a      	beq.n	8013fa2 <HAL_SPI_TransmitReceive+0x23e>
 8013f2c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8013f2e:	2b01      	cmp	r3, #1
 8013f30:	d137      	bne.n	8013fa2 <HAL_SPI_TransmitReceive+0x23e>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8013f32:	68fb      	ldr	r3, [r7, #12]
 8013f34:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8013f36:	881a      	ldrh	r2, [r3, #0]
 8013f38:	68fb      	ldr	r3, [r7, #12]
 8013f3a:	681b      	ldr	r3, [r3, #0]
 8013f3c:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8013f3e:	68fb      	ldr	r3, [r7, #12]
 8013f40:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8013f42:	1c9a      	adds	r2, r3, #2
 8013f44:	68fb      	ldr	r3, [r7, #12]
 8013f46:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8013f48:	68fb      	ldr	r3, [r7, #12]
 8013f4a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8013f4c:	b29b      	uxth	r3, r3
 8013f4e:	3b01      	subs	r3, #1
 8013f50:	b29a      	uxth	r2, r3
 8013f52:	68fb      	ldr	r3, [r7, #12]
 8013f54:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8013f56:	2300      	movs	r3, #0
 8013f58:	63fb      	str	r3, [r7, #60]	; 0x3c

#if (USE_SPI_CRC != 0U)
        /* Enable CRC Transmission */
        if ((hspi->TxXferCount == 0U) && (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE))
 8013f5a:	68fb      	ldr	r3, [r7, #12]
 8013f5c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8013f5e:	b29b      	uxth	r3, r3
 8013f60:	2b00      	cmp	r3, #0
 8013f62:	d11e      	bne.n	8013fa2 <HAL_SPI_TransmitReceive+0x23e>
 8013f64:	68fb      	ldr	r3, [r7, #12]
 8013f66:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8013f68:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8013f6c:	d119      	bne.n	8013fa2 <HAL_SPI_TransmitReceive+0x23e>
        {
          /* Set NSS Soft to received correctly the CRC on slave mode with NSS pulse activated */
          if ((READ_BIT(spi_cr1, SPI_CR1_MSTR) == 0U) && (READ_BIT(spi_cr2, SPI_CR2_NSSP) == SPI_CR2_NSSP))
 8013f6e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013f70:	f003 0304 	and.w	r3, r3, #4
 8013f74:	2b00      	cmp	r3, #0
 8013f76:	d10c      	bne.n	8013f92 <HAL_SPI_TransmitReceive+0x22e>
 8013f78:	6a3b      	ldr	r3, [r7, #32]
 8013f7a:	f003 0308 	and.w	r3, r3, #8
 8013f7e:	2b00      	cmp	r3, #0
 8013f80:	d007      	beq.n	8013f92 <HAL_SPI_TransmitReceive+0x22e>
          {
            SET_BIT(hspi->Instance->CR1, SPI_CR1_SSM);
 8013f82:	68fb      	ldr	r3, [r7, #12]
 8013f84:	681b      	ldr	r3, [r3, #0]
 8013f86:	681a      	ldr	r2, [r3, #0]
 8013f88:	68fb      	ldr	r3, [r7, #12]
 8013f8a:	681b      	ldr	r3, [r3, #0]
 8013f8c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8013f90:	601a      	str	r2, [r3, #0]
          }
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
 8013f92:	68fb      	ldr	r3, [r7, #12]
 8013f94:	681b      	ldr	r3, [r3, #0]
 8013f96:	681a      	ldr	r2, [r3, #0]
 8013f98:	68fb      	ldr	r3, [r7, #12]
 8013f9a:	681b      	ldr	r3, [r3, #0]
 8013f9c:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8013fa0:	601a      	str	r2, [r3, #0]
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8013fa2:	68fb      	ldr	r3, [r7, #12]
 8013fa4:	681b      	ldr	r3, [r3, #0]
 8013fa6:	689b      	ldr	r3, [r3, #8]
 8013fa8:	f003 0301 	and.w	r3, r3, #1
 8013fac:	2b01      	cmp	r3, #1
 8013fae:	d11c      	bne.n	8013fea <HAL_SPI_TransmitReceive+0x286>
 8013fb0:	68fb      	ldr	r3, [r7, #12]
 8013fb2:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8013fb6:	b29b      	uxth	r3, r3
 8013fb8:	2b00      	cmp	r3, #0
 8013fba:	d016      	beq.n	8013fea <HAL_SPI_TransmitReceive+0x286>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8013fbc:	68fb      	ldr	r3, [r7, #12]
 8013fbe:	681b      	ldr	r3, [r3, #0]
 8013fc0:	68da      	ldr	r2, [r3, #12]
 8013fc2:	68fb      	ldr	r3, [r7, #12]
 8013fc4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8013fc6:	b292      	uxth	r2, r2
 8013fc8:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8013fca:	68fb      	ldr	r3, [r7, #12]
 8013fcc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8013fce:	1c9a      	adds	r2, r3, #2
 8013fd0:	68fb      	ldr	r3, [r7, #12]
 8013fd2:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 8013fd4:	68fb      	ldr	r3, [r7, #12]
 8013fd6:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8013fda:	b29b      	uxth	r3, r3
 8013fdc:	3b01      	subs	r3, #1
 8013fde:	b29a      	uxth	r2, r3
 8013fe0:	68fb      	ldr	r3, [r7, #12]
 8013fe2:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8013fe6:	2301      	movs	r3, #1
 8013fe8:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8013fea:	f7fb ff45 	bl	800fe78 <HAL_GetTick>
 8013fee:	4602      	mov	r2, r0
 8013ff0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8013ff2:	1ad3      	subs	r3, r2, r3
 8013ff4:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8013ff6:	429a      	cmp	r2, r3
 8013ff8:	d807      	bhi.n	801400a <HAL_SPI_TransmitReceive+0x2a6>
 8013ffa:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8013ffc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8014000:	d003      	beq.n	801400a <HAL_SPI_TransmitReceive+0x2a6>
      {
        errorcode = HAL_TIMEOUT;
 8014002:	2303      	movs	r3, #3
 8014004:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
        goto error;
 8014008:	e182      	b.n	8014310 <HAL_SPI_TransmitReceive+0x5ac>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 801400a:	68fb      	ldr	r3, [r7, #12]
 801400c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 801400e:	b29b      	uxth	r3, r3
 8014010:	2b00      	cmp	r3, #0
 8014012:	f47f af7f 	bne.w	8013f14 <HAL_SPI_TransmitReceive+0x1b0>
 8014016:	68fb      	ldr	r3, [r7, #12]
 8014018:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 801401c:	b29b      	uxth	r3, r3
 801401e:	2b00      	cmp	r3, #0
 8014020:	f47f af78 	bne.w	8013f14 <HAL_SPI_TransmitReceive+0x1b0>
 8014024:	e103      	b.n	801422e <HAL_SPI_TransmitReceive+0x4ca>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8014026:	68fb      	ldr	r3, [r7, #12]
 8014028:	685b      	ldr	r3, [r3, #4]
 801402a:	2b00      	cmp	r3, #0
 801402c:	d003      	beq.n	8014036 <HAL_SPI_TransmitReceive+0x2d2>
 801402e:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8014030:	2b01      	cmp	r3, #1
 8014032:	f040 80ef 	bne.w	8014214 <HAL_SPI_TransmitReceive+0x4b0>
    {
      if (hspi->TxXferCount > 1U)
 8014036:	68fb      	ldr	r3, [r7, #12]
 8014038:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 801403a:	b29b      	uxth	r3, r3
 801403c:	2b01      	cmp	r3, #1
 801403e:	d912      	bls.n	8014066 <HAL_SPI_TransmitReceive+0x302>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8014040:	68fb      	ldr	r3, [r7, #12]
 8014042:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8014044:	881a      	ldrh	r2, [r3, #0]
 8014046:	68fb      	ldr	r3, [r7, #12]
 8014048:	681b      	ldr	r3, [r3, #0]
 801404a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 801404c:	68fb      	ldr	r3, [r7, #12]
 801404e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8014050:	1c9a      	adds	r2, r3, #2
 8014052:	68fb      	ldr	r3, [r7, #12]
 8014054:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 8014056:	68fb      	ldr	r3, [r7, #12]
 8014058:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 801405a:	b29b      	uxth	r3, r3
 801405c:	3b02      	subs	r3, #2
 801405e:	b29a      	uxth	r2, r3
 8014060:	68fb      	ldr	r3, [r7, #12]
 8014062:	87da      	strh	r2, [r3, #62]	; 0x3e
 8014064:	e0d6      	b.n	8014214 <HAL_SPI_TransmitReceive+0x4b0>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8014066:	68fb      	ldr	r3, [r7, #12]
 8014068:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 801406a:	68fb      	ldr	r3, [r7, #12]
 801406c:	681b      	ldr	r3, [r3, #0]
 801406e:	330c      	adds	r3, #12
 8014070:	7812      	ldrb	r2, [r2, #0]
 8014072:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8014074:	68fb      	ldr	r3, [r7, #12]
 8014076:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8014078:	1c5a      	adds	r2, r3, #1
 801407a:	68fb      	ldr	r3, [r7, #12]
 801407c:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 801407e:	68fb      	ldr	r3, [r7, #12]
 8014080:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8014082:	b29b      	uxth	r3, r3
 8014084:	3b01      	subs	r3, #1
 8014086:	b29a      	uxth	r2, r3
 8014088:	68fb      	ldr	r3, [r7, #12]
 801408a:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 801408c:	e0c2      	b.n	8014214 <HAL_SPI_TransmitReceive+0x4b0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 801408e:	68fb      	ldr	r3, [r7, #12]
 8014090:	681b      	ldr	r3, [r3, #0]
 8014092:	689b      	ldr	r3, [r3, #8]
 8014094:	f003 0302 	and.w	r3, r3, #2
 8014098:	2b02      	cmp	r3, #2
 801409a:	d158      	bne.n	801414e <HAL_SPI_TransmitReceive+0x3ea>
 801409c:	68fb      	ldr	r3, [r7, #12]
 801409e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80140a0:	b29b      	uxth	r3, r3
 80140a2:	2b00      	cmp	r3, #0
 80140a4:	d053      	beq.n	801414e <HAL_SPI_TransmitReceive+0x3ea>
 80140a6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80140a8:	2b01      	cmp	r3, #1
 80140aa:	d150      	bne.n	801414e <HAL_SPI_TransmitReceive+0x3ea>
      {
        if (hspi->TxXferCount > 1U)
 80140ac:	68fb      	ldr	r3, [r7, #12]
 80140ae:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80140b0:	b29b      	uxth	r3, r3
 80140b2:	2b01      	cmp	r3, #1
 80140b4:	d912      	bls.n	80140dc <HAL_SPI_TransmitReceive+0x378>
        {
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80140b6:	68fb      	ldr	r3, [r7, #12]
 80140b8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80140ba:	881a      	ldrh	r2, [r3, #0]
 80140bc:	68fb      	ldr	r3, [r7, #12]
 80140be:	681b      	ldr	r3, [r3, #0]
 80140c0:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 80140c2:	68fb      	ldr	r3, [r7, #12]
 80140c4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80140c6:	1c9a      	adds	r2, r3, #2
 80140c8:	68fb      	ldr	r3, [r7, #12]
 80140ca:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 80140cc:	68fb      	ldr	r3, [r7, #12]
 80140ce:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80140d0:	b29b      	uxth	r3, r3
 80140d2:	3b02      	subs	r3, #2
 80140d4:	b29a      	uxth	r2, r3
 80140d6:	68fb      	ldr	r3, [r7, #12]
 80140d8:	87da      	strh	r2, [r3, #62]	; 0x3e
 80140da:	e012      	b.n	8014102 <HAL_SPI_TransmitReceive+0x39e>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 80140dc:	68fb      	ldr	r3, [r7, #12]
 80140de:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80140e0:	68fb      	ldr	r3, [r7, #12]
 80140e2:	681b      	ldr	r3, [r3, #0]
 80140e4:	330c      	adds	r3, #12
 80140e6:	7812      	ldrb	r2, [r2, #0]
 80140e8:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 80140ea:	68fb      	ldr	r3, [r7, #12]
 80140ec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80140ee:	1c5a      	adds	r2, r3, #1
 80140f0:	68fb      	ldr	r3, [r7, #12]
 80140f2:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 80140f4:	68fb      	ldr	r3, [r7, #12]
 80140f6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80140f8:	b29b      	uxth	r3, r3
 80140fa:	3b01      	subs	r3, #1
 80140fc:	b29a      	uxth	r2, r3
 80140fe:	68fb      	ldr	r3, [r7, #12]
 8014100:	87da      	strh	r2, [r3, #62]	; 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8014102:	2300      	movs	r3, #0
 8014104:	63fb      	str	r3, [r7, #60]	; 0x3c

#if (USE_SPI_CRC != 0U)
        /* Enable CRC Transmission */
        if ((hspi->TxXferCount == 0U) && (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE))
 8014106:	68fb      	ldr	r3, [r7, #12]
 8014108:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 801410a:	b29b      	uxth	r3, r3
 801410c:	2b00      	cmp	r3, #0
 801410e:	d11e      	bne.n	801414e <HAL_SPI_TransmitReceive+0x3ea>
 8014110:	68fb      	ldr	r3, [r7, #12]
 8014112:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8014114:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8014118:	d119      	bne.n	801414e <HAL_SPI_TransmitReceive+0x3ea>
        {
          /* Set NSS Soft to received correctly the CRC on slave mode with NSS pulse activated */
          if ((READ_BIT(spi_cr1, SPI_CR1_MSTR) == 0U) && (READ_BIT(spi_cr2, SPI_CR2_NSSP) == SPI_CR2_NSSP))
 801411a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801411c:	f003 0304 	and.w	r3, r3, #4
 8014120:	2b00      	cmp	r3, #0
 8014122:	d10c      	bne.n	801413e <HAL_SPI_TransmitReceive+0x3da>
 8014124:	6a3b      	ldr	r3, [r7, #32]
 8014126:	f003 0308 	and.w	r3, r3, #8
 801412a:	2b00      	cmp	r3, #0
 801412c:	d007      	beq.n	801413e <HAL_SPI_TransmitReceive+0x3da>
          {
            SET_BIT(hspi->Instance->CR1, SPI_CR1_SSM);
 801412e:	68fb      	ldr	r3, [r7, #12]
 8014130:	681b      	ldr	r3, [r3, #0]
 8014132:	681a      	ldr	r2, [r3, #0]
 8014134:	68fb      	ldr	r3, [r7, #12]
 8014136:	681b      	ldr	r3, [r3, #0]
 8014138:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 801413c:	601a      	str	r2, [r3, #0]
          }
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
 801413e:	68fb      	ldr	r3, [r7, #12]
 8014140:	681b      	ldr	r3, [r3, #0]
 8014142:	681a      	ldr	r2, [r3, #0]
 8014144:	68fb      	ldr	r3, [r7, #12]
 8014146:	681b      	ldr	r3, [r3, #0]
 8014148:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 801414c:	601a      	str	r2, [r3, #0]
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 801414e:	68fb      	ldr	r3, [r7, #12]
 8014150:	681b      	ldr	r3, [r3, #0]
 8014152:	689b      	ldr	r3, [r3, #8]
 8014154:	f003 0301 	and.w	r3, r3, #1
 8014158:	2b01      	cmp	r3, #1
 801415a:	d148      	bne.n	80141ee <HAL_SPI_TransmitReceive+0x48a>
 801415c:	68fb      	ldr	r3, [r7, #12]
 801415e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8014162:	b29b      	uxth	r3, r3
 8014164:	2b00      	cmp	r3, #0
 8014166:	d042      	beq.n	80141ee <HAL_SPI_TransmitReceive+0x48a>
      {
        if (hspi->RxXferCount > 1U)
 8014168:	68fb      	ldr	r3, [r7, #12]
 801416a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 801416e:	b29b      	uxth	r3, r3
 8014170:	2b01      	cmp	r3, #1
 8014172:	d923      	bls.n	80141bc <HAL_SPI_TransmitReceive+0x458>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8014174:	68fb      	ldr	r3, [r7, #12]
 8014176:	681b      	ldr	r3, [r3, #0]
 8014178:	68da      	ldr	r2, [r3, #12]
 801417a:	68fb      	ldr	r3, [r7, #12]
 801417c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801417e:	b292      	uxth	r2, r2
 8014180:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8014182:	68fb      	ldr	r3, [r7, #12]
 8014184:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8014186:	1c9a      	adds	r2, r3, #2
 8014188:	68fb      	ldr	r3, [r7, #12]
 801418a:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount -= 2U;
 801418c:	68fb      	ldr	r3, [r7, #12]
 801418e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8014192:	b29b      	uxth	r3, r3
 8014194:	3b02      	subs	r3, #2
 8014196:	b29a      	uxth	r2, r3
 8014198:	68fb      	ldr	r3, [r7, #12]
 801419a:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
          if (hspi->RxXferCount <= 1U)
 801419e:	68fb      	ldr	r3, [r7, #12]
 80141a0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80141a4:	b29b      	uxth	r3, r3
 80141a6:	2b01      	cmp	r3, #1
 80141a8:	d81f      	bhi.n	80141ea <HAL_SPI_TransmitReceive+0x486>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80141aa:	68fb      	ldr	r3, [r7, #12]
 80141ac:	681b      	ldr	r3, [r3, #0]
 80141ae:	685a      	ldr	r2, [r3, #4]
 80141b0:	68fb      	ldr	r3, [r7, #12]
 80141b2:	681b      	ldr	r3, [r3, #0]
 80141b4:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80141b8:	605a      	str	r2, [r3, #4]
 80141ba:	e016      	b.n	80141ea <HAL_SPI_TransmitReceive+0x486>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 80141bc:	68fb      	ldr	r3, [r7, #12]
 80141be:	681b      	ldr	r3, [r3, #0]
 80141c0:	f103 020c 	add.w	r2, r3, #12
 80141c4:	68fb      	ldr	r3, [r7, #12]
 80141c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80141c8:	7812      	ldrb	r2, [r2, #0]
 80141ca:	b2d2      	uxtb	r2, r2
 80141cc:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 80141ce:	68fb      	ldr	r3, [r7, #12]
 80141d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80141d2:	1c5a      	adds	r2, r3, #1
 80141d4:	68fb      	ldr	r3, [r7, #12]
 80141d6:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount--;
 80141d8:	68fb      	ldr	r3, [r7, #12]
 80141da:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80141de:	b29b      	uxth	r3, r3
 80141e0:	3b01      	subs	r3, #1
 80141e2:	b29a      	uxth	r2, r3
 80141e4:	68fb      	ldr	r3, [r7, #12]
 80141e6:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80141ea:	2301      	movs	r3, #1
 80141ec:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 80141ee:	f7fb fe43 	bl	800fe78 <HAL_GetTick>
 80141f2:	4602      	mov	r2, r0
 80141f4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80141f6:	1ad3      	subs	r3, r2, r3
 80141f8:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80141fa:	429a      	cmp	r2, r3
 80141fc:	d803      	bhi.n	8014206 <HAL_SPI_TransmitReceive+0x4a2>
 80141fe:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8014200:	f1b3 3fff 	cmp.w	r3, #4294967295
 8014204:	d102      	bne.n	801420c <HAL_SPI_TransmitReceive+0x4a8>
 8014206:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8014208:	2b00      	cmp	r3, #0
 801420a:	d103      	bne.n	8014214 <HAL_SPI_TransmitReceive+0x4b0>
      {
        errorcode = HAL_TIMEOUT;
 801420c:	2303      	movs	r3, #3
 801420e:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
        goto error;
 8014212:	e07d      	b.n	8014310 <HAL_SPI_TransmitReceive+0x5ac>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8014214:	68fb      	ldr	r3, [r7, #12]
 8014216:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8014218:	b29b      	uxth	r3, r3
 801421a:	2b00      	cmp	r3, #0
 801421c:	f47f af37 	bne.w	801408e <HAL_SPI_TransmitReceive+0x32a>
 8014220:	68fb      	ldr	r3, [r7, #12]
 8014222:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8014226:	b29b      	uxth	r3, r3
 8014228:	2b00      	cmp	r3, #0
 801422a:	f47f af30 	bne.w	801408e <HAL_SPI_TransmitReceive+0x32a>
    }
  }

#if (USE_SPI_CRC != 0U)
  /* Read CRC from DR to close CRC calculation process */
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 801422e:	68fb      	ldr	r3, [r7, #12]
 8014230:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8014232:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8014236:	d146      	bne.n	80142c6 <HAL_SPI_TransmitReceive+0x562>
  {
    /* Wait until TXE flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, SET, Timeout, tickstart) != HAL_OK)
 8014238:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801423a:	9300      	str	r3, [sp, #0]
 801423c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 801423e:	2201      	movs	r2, #1
 8014240:	2101      	movs	r1, #1
 8014242:	68f8      	ldr	r0, [r7, #12]
 8014244:	f000 f872 	bl	801432c <SPI_WaitFlagStateUntilTimeout>
 8014248:	4603      	mov	r3, r0
 801424a:	2b00      	cmp	r3, #0
 801424c:	d009      	beq.n	8014262 <HAL_SPI_TransmitReceive+0x4fe>
    {
      /* Error on the CRC reception */
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
 801424e:	68fb      	ldr	r3, [r7, #12]
 8014250:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8014252:	f043 0202 	orr.w	r2, r3, #2
 8014256:	68fb      	ldr	r3, [r7, #12]
 8014258:	661a      	str	r2, [r3, #96]	; 0x60
      errorcode = HAL_TIMEOUT;
 801425a:	2303      	movs	r3, #3
 801425c:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
      goto error;
 8014260:	e056      	b.n	8014310 <HAL_SPI_TransmitReceive+0x5ac>
    }
    /* Read CRC */
    if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8014262:	68fb      	ldr	r3, [r7, #12]
 8014264:	68db      	ldr	r3, [r3, #12]
 8014266:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 801426a:	d105      	bne.n	8014278 <HAL_SPI_TransmitReceive+0x514>
    {
      /* Read 16bit CRC */
      tmpreg = READ_REG(hspi->Instance->DR);
 801426c:	68fb      	ldr	r3, [r7, #12]
 801426e:	681b      	ldr	r3, [r3, #0]
 8014270:	68db      	ldr	r3, [r3, #12]
 8014272:	61bb      	str	r3, [r7, #24]
      /* To avoid GCC warning */
      UNUSED(tmpreg);
 8014274:	69bb      	ldr	r3, [r7, #24]
 8014276:	e026      	b.n	80142c6 <HAL_SPI_TransmitReceive+0x562>
    }
    else
    {
      /* Initialize the 8bit temporary pointer */
      ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8014278:	68fb      	ldr	r3, [r7, #12]
 801427a:	681b      	ldr	r3, [r3, #0]
 801427c:	330c      	adds	r3, #12
 801427e:	61fb      	str	r3, [r7, #28]
      /* Read 8bit CRC */
      tmpreg8 = *ptmpreg8;
 8014280:	69fb      	ldr	r3, [r7, #28]
 8014282:	781b      	ldrb	r3, [r3, #0]
 8014284:	b2db      	uxtb	r3, r3
 8014286:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8014288:	7dfb      	ldrb	r3, [r7, #23]

      if (hspi->Init.CRCLength == SPI_CRC_LENGTH_16BIT)
 801428a:	68fb      	ldr	r3, [r7, #12]
 801428c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 801428e:	2b02      	cmp	r3, #2
 8014290:	d119      	bne.n	80142c6 <HAL_SPI_TransmitReceive+0x562>
      {
        if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, SET, Timeout, tickstart) != HAL_OK)
 8014292:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8014294:	9300      	str	r3, [sp, #0]
 8014296:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8014298:	2201      	movs	r2, #1
 801429a:	2101      	movs	r1, #1
 801429c:	68f8      	ldr	r0, [r7, #12]
 801429e:	f000 f845 	bl	801432c <SPI_WaitFlagStateUntilTimeout>
 80142a2:	4603      	mov	r3, r0
 80142a4:	2b00      	cmp	r3, #0
 80142a6:	d009      	beq.n	80142bc <HAL_SPI_TransmitReceive+0x558>
        {
          /* Error on the CRC reception */
          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
 80142a8:	68fb      	ldr	r3, [r7, #12]
 80142aa:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80142ac:	f043 0202 	orr.w	r2, r3, #2
 80142b0:	68fb      	ldr	r3, [r7, #12]
 80142b2:	661a      	str	r2, [r3, #96]	; 0x60
          errorcode = HAL_TIMEOUT;
 80142b4:	2303      	movs	r3, #3
 80142b6:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
          goto error;
 80142ba:	e029      	b.n	8014310 <HAL_SPI_TransmitReceive+0x5ac>
        }
        /* Read 8bit CRC again in case of 16bit CRC in 8bit Data mode */
        tmpreg8 = *ptmpreg8;
 80142bc:	69fb      	ldr	r3, [r7, #28]
 80142be:	781b      	ldrb	r3, [r3, #0]
 80142c0:	b2db      	uxtb	r3, r3
 80142c2:	75fb      	strb	r3, [r7, #23]
        /* To avoid GCC warning */
        UNUSED(tmpreg8);
 80142c4:	7dfb      	ldrb	r3, [r7, #23]
      }
    }
  }

  /* Check if CRC error occurred */
  if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_CRCERR))
 80142c6:	68fb      	ldr	r3, [r7, #12]
 80142c8:	681b      	ldr	r3, [r3, #0]
 80142ca:	689b      	ldr	r3, [r3, #8]
 80142cc:	f003 0310 	and.w	r3, r3, #16
 80142d0:	2b10      	cmp	r3, #16
 80142d2:	d10d      	bne.n	80142f0 <HAL_SPI_TransmitReceive+0x58c>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
 80142d4:	68fb      	ldr	r3, [r7, #12]
 80142d6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80142d8:	f043 0202 	orr.w	r2, r3, #2
 80142dc:	68fb      	ldr	r3, [r7, #12]
 80142de:	661a      	str	r2, [r3, #96]	; 0x60
    /* Clear CRC Flag */
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
 80142e0:	68fb      	ldr	r3, [r7, #12]
 80142e2:	681b      	ldr	r3, [r3, #0]
 80142e4:	f64f 72ef 	movw	r2, #65519	; 0xffef
 80142e8:	609a      	str	r2, [r3, #8]

    errorcode = HAL_ERROR;
 80142ea:	2301      	movs	r3, #1
 80142ec:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80142f0:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80142f2:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 80142f4:	68f8      	ldr	r0, [r7, #12]
 80142f6:	f000 f937 	bl	8014568 <SPI_EndRxTxTransaction>
 80142fa:	4603      	mov	r3, r0
 80142fc:	2b00      	cmp	r3, #0
 80142fe:	d006      	beq.n	801430e <HAL_SPI_TransmitReceive+0x5aa>
  {
    errorcode = HAL_ERROR;
 8014300:	2301      	movs	r3, #1
 8014302:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8014306:	68fb      	ldr	r3, [r7, #12]
 8014308:	2220      	movs	r2, #32
 801430a:	661a      	str	r2, [r3, #96]	; 0x60
 801430c:	e000      	b.n	8014310 <HAL_SPI_TransmitReceive+0x5ac>
  }

error :
 801430e:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8014310:	68fb      	ldr	r3, [r7, #12]
 8014312:	2201      	movs	r2, #1
 8014314:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 8014318:	68fb      	ldr	r3, [r7, #12]
 801431a:	2200      	movs	r2, #0
 801431c:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8014320:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
}
 8014324:	4618      	mov	r0, r3
 8014326:	3740      	adds	r7, #64	; 0x40
 8014328:	46bd      	mov	sp, r7
 801432a:	bd80      	pop	{r7, pc}

0801432c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 801432c:	b580      	push	{r7, lr}
 801432e:	b088      	sub	sp, #32
 8014330:	af00      	add	r7, sp, #0
 8014332:	60f8      	str	r0, [r7, #12]
 8014334:	60b9      	str	r1, [r7, #8]
 8014336:	603b      	str	r3, [r7, #0]
 8014338:	4613      	mov	r3, r2
 801433a:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 801433c:	f7fb fd9c 	bl	800fe78 <HAL_GetTick>
 8014340:	4602      	mov	r2, r0
 8014342:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8014344:	1a9b      	subs	r3, r3, r2
 8014346:	683a      	ldr	r2, [r7, #0]
 8014348:	4413      	add	r3, r2
 801434a:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 801434c:	f7fb fd94 	bl	800fe78 <HAL_GetTick>
 8014350:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8014352:	4b39      	ldr	r3, [pc, #228]	; (8014438 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8014354:	681b      	ldr	r3, [r3, #0]
 8014356:	015b      	lsls	r3, r3, #5
 8014358:	0d1b      	lsrs	r3, r3, #20
 801435a:	69fa      	ldr	r2, [r7, #28]
 801435c:	fb02 f303 	mul.w	r3, r2, r3
 8014360:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8014362:	e054      	b.n	801440e <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8014364:	683b      	ldr	r3, [r7, #0]
 8014366:	f1b3 3fff 	cmp.w	r3, #4294967295
 801436a:	d050      	beq.n	801440e <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 801436c:	f7fb fd84 	bl	800fe78 <HAL_GetTick>
 8014370:	4602      	mov	r2, r0
 8014372:	69bb      	ldr	r3, [r7, #24]
 8014374:	1ad3      	subs	r3, r2, r3
 8014376:	69fa      	ldr	r2, [r7, #28]
 8014378:	429a      	cmp	r2, r3
 801437a:	d902      	bls.n	8014382 <SPI_WaitFlagStateUntilTimeout+0x56>
 801437c:	69fb      	ldr	r3, [r7, #28]
 801437e:	2b00      	cmp	r3, #0
 8014380:	d13d      	bne.n	80143fe <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8014382:	68fb      	ldr	r3, [r7, #12]
 8014384:	681b      	ldr	r3, [r3, #0]
 8014386:	685a      	ldr	r2, [r3, #4]
 8014388:	68fb      	ldr	r3, [r7, #12]
 801438a:	681b      	ldr	r3, [r3, #0]
 801438c:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8014390:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8014392:	68fb      	ldr	r3, [r7, #12]
 8014394:	685b      	ldr	r3, [r3, #4]
 8014396:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 801439a:	d111      	bne.n	80143c0 <SPI_WaitFlagStateUntilTimeout+0x94>
 801439c:	68fb      	ldr	r3, [r7, #12]
 801439e:	689b      	ldr	r3, [r3, #8]
 80143a0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80143a4:	d004      	beq.n	80143b0 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80143a6:	68fb      	ldr	r3, [r7, #12]
 80143a8:	689b      	ldr	r3, [r3, #8]
 80143aa:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80143ae:	d107      	bne.n	80143c0 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80143b0:	68fb      	ldr	r3, [r7, #12]
 80143b2:	681b      	ldr	r3, [r3, #0]
 80143b4:	681a      	ldr	r2, [r3, #0]
 80143b6:	68fb      	ldr	r3, [r7, #12]
 80143b8:	681b      	ldr	r3, [r3, #0]
 80143ba:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80143be:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80143c0:	68fb      	ldr	r3, [r7, #12]
 80143c2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80143c4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80143c8:	d10f      	bne.n	80143ea <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80143ca:	68fb      	ldr	r3, [r7, #12]
 80143cc:	681b      	ldr	r3, [r3, #0]
 80143ce:	681a      	ldr	r2, [r3, #0]
 80143d0:	68fb      	ldr	r3, [r7, #12]
 80143d2:	681b      	ldr	r3, [r3, #0]
 80143d4:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80143d8:	601a      	str	r2, [r3, #0]
 80143da:	68fb      	ldr	r3, [r7, #12]
 80143dc:	681b      	ldr	r3, [r3, #0]
 80143de:	681a      	ldr	r2, [r3, #0]
 80143e0:	68fb      	ldr	r3, [r7, #12]
 80143e2:	681b      	ldr	r3, [r3, #0]
 80143e4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80143e8:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80143ea:	68fb      	ldr	r3, [r7, #12]
 80143ec:	2201      	movs	r2, #1
 80143ee:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80143f2:	68fb      	ldr	r3, [r7, #12]
 80143f4:	2200      	movs	r2, #0
 80143f6:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 80143fa:	2303      	movs	r3, #3
 80143fc:	e017      	b.n	801442e <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80143fe:	697b      	ldr	r3, [r7, #20]
 8014400:	2b00      	cmp	r3, #0
 8014402:	d101      	bne.n	8014408 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8014404:	2300      	movs	r3, #0
 8014406:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8014408:	697b      	ldr	r3, [r7, #20]
 801440a:	3b01      	subs	r3, #1
 801440c:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 801440e:	68fb      	ldr	r3, [r7, #12]
 8014410:	681b      	ldr	r3, [r3, #0]
 8014412:	689a      	ldr	r2, [r3, #8]
 8014414:	68bb      	ldr	r3, [r7, #8]
 8014416:	4013      	ands	r3, r2
 8014418:	68ba      	ldr	r2, [r7, #8]
 801441a:	429a      	cmp	r2, r3
 801441c:	bf0c      	ite	eq
 801441e:	2301      	moveq	r3, #1
 8014420:	2300      	movne	r3, #0
 8014422:	b2db      	uxtb	r3, r3
 8014424:	461a      	mov	r2, r3
 8014426:	79fb      	ldrb	r3, [r7, #7]
 8014428:	429a      	cmp	r2, r3
 801442a:	d19b      	bne.n	8014364 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 801442c:	2300      	movs	r3, #0
}
 801442e:	4618      	mov	r0, r3
 8014430:	3720      	adds	r7, #32
 8014432:	46bd      	mov	sp, r7
 8014434:	bd80      	pop	{r7, pc}
 8014436:	bf00      	nop
 8014438:	20000428 	.word	0x20000428

0801443c <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 801443c:	b580      	push	{r7, lr}
 801443e:	b08a      	sub	sp, #40	; 0x28
 8014440:	af00      	add	r7, sp, #0
 8014442:	60f8      	str	r0, [r7, #12]
 8014444:	60b9      	str	r1, [r7, #8]
 8014446:	607a      	str	r2, [r7, #4]
 8014448:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 801444a:	2300      	movs	r3, #0
 801444c:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 801444e:	f7fb fd13 	bl	800fe78 <HAL_GetTick>
 8014452:	4602      	mov	r2, r0
 8014454:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8014456:	1a9b      	subs	r3, r3, r2
 8014458:	683a      	ldr	r2, [r7, #0]
 801445a:	4413      	add	r3, r2
 801445c:	627b      	str	r3, [r7, #36]	; 0x24
  tmp_tickstart = HAL_GetTick();
 801445e:	f7fb fd0b 	bl	800fe78 <HAL_GetTick>
 8014462:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8014464:	68fb      	ldr	r3, [r7, #12]
 8014466:	681b      	ldr	r3, [r3, #0]
 8014468:	330c      	adds	r3, #12
 801446a:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 801446c:	4b3d      	ldr	r3, [pc, #244]	; (8014564 <SPI_WaitFifoStateUntilTimeout+0x128>)
 801446e:	681a      	ldr	r2, [r3, #0]
 8014470:	4613      	mov	r3, r2
 8014472:	009b      	lsls	r3, r3, #2
 8014474:	4413      	add	r3, r2
 8014476:	00da      	lsls	r2, r3, #3
 8014478:	1ad3      	subs	r3, r2, r3
 801447a:	0d1b      	lsrs	r3, r3, #20
 801447c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 801447e:	fb02 f303 	mul.w	r3, r2, r3
 8014482:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8014484:	e060      	b.n	8014548 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8014486:	68bb      	ldr	r3, [r7, #8]
 8014488:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 801448c:	d107      	bne.n	801449e <SPI_WaitFifoStateUntilTimeout+0x62>
 801448e:	687b      	ldr	r3, [r7, #4]
 8014490:	2b00      	cmp	r3, #0
 8014492:	d104      	bne.n	801449e <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8014494:	69fb      	ldr	r3, [r7, #28]
 8014496:	781b      	ldrb	r3, [r3, #0]
 8014498:	b2db      	uxtb	r3, r3
 801449a:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 801449c:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 801449e:	683b      	ldr	r3, [r7, #0]
 80144a0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80144a4:	d050      	beq.n	8014548 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80144a6:	f7fb fce7 	bl	800fe78 <HAL_GetTick>
 80144aa:	4602      	mov	r2, r0
 80144ac:	6a3b      	ldr	r3, [r7, #32]
 80144ae:	1ad3      	subs	r3, r2, r3
 80144b0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80144b2:	429a      	cmp	r2, r3
 80144b4:	d902      	bls.n	80144bc <SPI_WaitFifoStateUntilTimeout+0x80>
 80144b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80144b8:	2b00      	cmp	r3, #0
 80144ba:	d13d      	bne.n	8014538 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80144bc:	68fb      	ldr	r3, [r7, #12]
 80144be:	681b      	ldr	r3, [r3, #0]
 80144c0:	685a      	ldr	r2, [r3, #4]
 80144c2:	68fb      	ldr	r3, [r7, #12]
 80144c4:	681b      	ldr	r3, [r3, #0]
 80144c6:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80144ca:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80144cc:	68fb      	ldr	r3, [r7, #12]
 80144ce:	685b      	ldr	r3, [r3, #4]
 80144d0:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80144d4:	d111      	bne.n	80144fa <SPI_WaitFifoStateUntilTimeout+0xbe>
 80144d6:	68fb      	ldr	r3, [r7, #12]
 80144d8:	689b      	ldr	r3, [r3, #8]
 80144da:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80144de:	d004      	beq.n	80144ea <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80144e0:	68fb      	ldr	r3, [r7, #12]
 80144e2:	689b      	ldr	r3, [r3, #8]
 80144e4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80144e8:	d107      	bne.n	80144fa <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80144ea:	68fb      	ldr	r3, [r7, #12]
 80144ec:	681b      	ldr	r3, [r3, #0]
 80144ee:	681a      	ldr	r2, [r3, #0]
 80144f0:	68fb      	ldr	r3, [r7, #12]
 80144f2:	681b      	ldr	r3, [r3, #0]
 80144f4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80144f8:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80144fa:	68fb      	ldr	r3, [r7, #12]
 80144fc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80144fe:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8014502:	d10f      	bne.n	8014524 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8014504:	68fb      	ldr	r3, [r7, #12]
 8014506:	681b      	ldr	r3, [r3, #0]
 8014508:	681a      	ldr	r2, [r3, #0]
 801450a:	68fb      	ldr	r3, [r7, #12]
 801450c:	681b      	ldr	r3, [r3, #0]
 801450e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8014512:	601a      	str	r2, [r3, #0]
 8014514:	68fb      	ldr	r3, [r7, #12]
 8014516:	681b      	ldr	r3, [r3, #0]
 8014518:	681a      	ldr	r2, [r3, #0]
 801451a:	68fb      	ldr	r3, [r7, #12]
 801451c:	681b      	ldr	r3, [r3, #0]
 801451e:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8014522:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8014524:	68fb      	ldr	r3, [r7, #12]
 8014526:	2201      	movs	r2, #1
 8014528:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 801452c:	68fb      	ldr	r3, [r7, #12]
 801452e:	2200      	movs	r2, #0
 8014530:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 8014534:	2303      	movs	r3, #3
 8014536:	e010      	b.n	801455a <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8014538:	69bb      	ldr	r3, [r7, #24]
 801453a:	2b00      	cmp	r3, #0
 801453c:	d101      	bne.n	8014542 <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 801453e:	2300      	movs	r3, #0
 8014540:	627b      	str	r3, [r7, #36]	; 0x24
      }
      count--;
 8014542:	69bb      	ldr	r3, [r7, #24]
 8014544:	3b01      	subs	r3, #1
 8014546:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8014548:	68fb      	ldr	r3, [r7, #12]
 801454a:	681b      	ldr	r3, [r3, #0]
 801454c:	689a      	ldr	r2, [r3, #8]
 801454e:	68bb      	ldr	r3, [r7, #8]
 8014550:	4013      	ands	r3, r2
 8014552:	687a      	ldr	r2, [r7, #4]
 8014554:	429a      	cmp	r2, r3
 8014556:	d196      	bne.n	8014486 <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 8014558:	2300      	movs	r3, #0
}
 801455a:	4618      	mov	r0, r3
 801455c:	3728      	adds	r7, #40	; 0x28
 801455e:	46bd      	mov	sp, r7
 8014560:	bd80      	pop	{r7, pc}
 8014562:	bf00      	nop
 8014564:	20000428 	.word	0x20000428

08014568 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8014568:	b580      	push	{r7, lr}
 801456a:	b086      	sub	sp, #24
 801456c:	af02      	add	r7, sp, #8
 801456e:	60f8      	str	r0, [r7, #12]
 8014570:	60b9      	str	r1, [r7, #8]
 8014572:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8014574:	687b      	ldr	r3, [r7, #4]
 8014576:	9300      	str	r3, [sp, #0]
 8014578:	68bb      	ldr	r3, [r7, #8]
 801457a:	2200      	movs	r2, #0
 801457c:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 8014580:	68f8      	ldr	r0, [r7, #12]
 8014582:	f7ff ff5b 	bl	801443c <SPI_WaitFifoStateUntilTimeout>
 8014586:	4603      	mov	r3, r0
 8014588:	2b00      	cmp	r3, #0
 801458a:	d007      	beq.n	801459c <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 801458c:	68fb      	ldr	r3, [r7, #12]
 801458e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8014590:	f043 0220 	orr.w	r2, r3, #32
 8014594:	68fb      	ldr	r3, [r7, #12]
 8014596:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8014598:	2303      	movs	r3, #3
 801459a:	e027      	b.n	80145ec <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 801459c:	687b      	ldr	r3, [r7, #4]
 801459e:	9300      	str	r3, [sp, #0]
 80145a0:	68bb      	ldr	r3, [r7, #8]
 80145a2:	2200      	movs	r2, #0
 80145a4:	2180      	movs	r1, #128	; 0x80
 80145a6:	68f8      	ldr	r0, [r7, #12]
 80145a8:	f7ff fec0 	bl	801432c <SPI_WaitFlagStateUntilTimeout>
 80145ac:	4603      	mov	r3, r0
 80145ae:	2b00      	cmp	r3, #0
 80145b0:	d007      	beq.n	80145c2 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80145b2:	68fb      	ldr	r3, [r7, #12]
 80145b4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80145b6:	f043 0220 	orr.w	r2, r3, #32
 80145ba:	68fb      	ldr	r3, [r7, #12]
 80145bc:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 80145be:	2303      	movs	r3, #3
 80145c0:	e014      	b.n	80145ec <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80145c2:	687b      	ldr	r3, [r7, #4]
 80145c4:	9300      	str	r3, [sp, #0]
 80145c6:	68bb      	ldr	r3, [r7, #8]
 80145c8:	2200      	movs	r2, #0
 80145ca:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 80145ce:	68f8      	ldr	r0, [r7, #12]
 80145d0:	f7ff ff34 	bl	801443c <SPI_WaitFifoStateUntilTimeout>
 80145d4:	4603      	mov	r3, r0
 80145d6:	2b00      	cmp	r3, #0
 80145d8:	d007      	beq.n	80145ea <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80145da:	68fb      	ldr	r3, [r7, #12]
 80145dc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80145de:	f043 0220 	orr.w	r2, r3, #32
 80145e2:	68fb      	ldr	r3, [r7, #12]
 80145e4:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 80145e6:	2303      	movs	r3, #3
 80145e8:	e000      	b.n	80145ec <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 80145ea:	2300      	movs	r3, #0
}
 80145ec:	4618      	mov	r0, r3
 80145ee:	3710      	adds	r7, #16
 80145f0:	46bd      	mov	sp, r7
 80145f2:	bd80      	pop	{r7, pc}

080145f4 <LL_PWR_SetRadioBusyTrigger>:
  *         @arg @ref LL_PWR_RADIO_BUSY_TRIGGER_NONE
  *         @arg @ref LL_PWR_RADIO_BUSY_TRIGGER_WU_IT
  * @retval None
  */
__STATIC_INLINE void LL_PWR_SetRadioBusyTrigger(uint32_t RadioBusyTrigger)
{
 80145f4:	b480      	push	{r7}
 80145f6:	b083      	sub	sp, #12
 80145f8:	af00      	add	r7, sp, #0
 80145fa:	6078      	str	r0, [r7, #4]
  MODIFY_REG(PWR->CR3, PWR_CR3_EWRFBUSY, RadioBusyTrigger);
 80145fc:	4b06      	ldr	r3, [pc, #24]	; (8014618 <LL_PWR_SetRadioBusyTrigger+0x24>)
 80145fe:	689b      	ldr	r3, [r3, #8]
 8014600:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8014604:	4904      	ldr	r1, [pc, #16]	; (8014618 <LL_PWR_SetRadioBusyTrigger+0x24>)
 8014606:	687b      	ldr	r3, [r7, #4]
 8014608:	4313      	orrs	r3, r2
 801460a:	608b      	str	r3, [r1, #8]
}
 801460c:	bf00      	nop
 801460e:	370c      	adds	r7, #12
 8014610:	46bd      	mov	sp, r7
 8014612:	bc80      	pop	{r7}
 8014614:	4770      	bx	lr
 8014616:	bf00      	nop
 8014618:	58000400 	.word	0x58000400

0801461c <LL_PWR_UnselectSUBGHZSPI_NSS>:
  * @brief  Set sub-GHz radio SPI NSS at logical level high.
  * @rmtoll SUBGHZSPICR  NSS           LL_PWR_UnselectSUBGHZSPI_NSS
  * @retval None
  */
__STATIC_INLINE void LL_PWR_UnselectSUBGHZSPI_NSS(void)
{
 801461c:	b480      	push	{r7}
 801461e:	af00      	add	r7, sp, #0
  SET_BIT(PWR->SUBGHZSPICR, PWR_SUBGHZSPICR_NSS);
 8014620:	4b05      	ldr	r3, [pc, #20]	; (8014638 <LL_PWR_UnselectSUBGHZSPI_NSS+0x1c>)
 8014622:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8014626:	4a04      	ldr	r2, [pc, #16]	; (8014638 <LL_PWR_UnselectSUBGHZSPI_NSS+0x1c>)
 8014628:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 801462c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 8014630:	bf00      	nop
 8014632:	46bd      	mov	sp, r7
 8014634:	bc80      	pop	{r7}
 8014636:	4770      	bx	lr
 8014638:	58000400 	.word	0x58000400

0801463c <LL_PWR_SelectSUBGHZSPI_NSS>:
  * @brief  Set sub-GHz radio SPI NSS at logical level low.
  * @rmtoll SUBGHZSPICR  NSS           LL_PWR_SelectSUBGHZSPI_NSS
  * @retval None
  */
__STATIC_INLINE void LL_PWR_SelectSUBGHZSPI_NSS(void)
{
 801463c:	b480      	push	{r7}
 801463e:	af00      	add	r7, sp, #0
  CLEAR_BIT(PWR->SUBGHZSPICR, PWR_SUBGHZSPICR_NSS);
 8014640:	4b05      	ldr	r3, [pc, #20]	; (8014658 <LL_PWR_SelectSUBGHZSPI_NSS+0x1c>)
 8014642:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8014646:	4a04      	ldr	r2, [pc, #16]	; (8014658 <LL_PWR_SelectSUBGHZSPI_NSS+0x1c>)
 8014648:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 801464c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 8014650:	bf00      	nop
 8014652:	46bd      	mov	sp, r7
 8014654:	bc80      	pop	{r7}
 8014656:	4770      	bx	lr
 8014658:	58000400 	.word	0x58000400

0801465c <LL_PWR_ClearFlag_RFBUSY>:
  * @brief  Clear radio busy flag
  * @rmtoll SCR          CRFBUSYF      LL_PWR_ClearFlag_RFBUSY
  * @retval None
  */
__STATIC_INLINE void LL_PWR_ClearFlag_RFBUSY(void)
{
 801465c:	b480      	push	{r7}
 801465e:	af00      	add	r7, sp, #0
  WRITE_REG(PWR->SCR, PWR_SCR_CWRFBUSYF);
 8014660:	4b03      	ldr	r3, [pc, #12]	; (8014670 <LL_PWR_ClearFlag_RFBUSY+0x14>)
 8014662:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8014666:	619a      	str	r2, [r3, #24]
}
 8014668:	bf00      	nop
 801466a:	46bd      	mov	sp, r7
 801466c:	bc80      	pop	{r7}
 801466e:	4770      	bx	lr
 8014670:	58000400 	.word	0x58000400

08014674 <LL_PWR_IsActiveFlag_RFBUSYS>:
  *         @ref LL_PWR_IsActiveFlag_RFBUSY()
  * @rmtoll SR2          RFBUSYS       LL_PWR_IsActiveFlag_RFBUSYS
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_PWR_IsActiveFlag_RFBUSYS(void)
{
 8014674:	b480      	push	{r7}
 8014676:	af00      	add	r7, sp, #0
  return ((READ_BIT(PWR->SR2, PWR_SR2_RFBUSYS) == (PWR_SR2_RFBUSYS)) ? 1UL : 0UL);
 8014678:	4b06      	ldr	r3, [pc, #24]	; (8014694 <LL_PWR_IsActiveFlag_RFBUSYS+0x20>)
 801467a:	695b      	ldr	r3, [r3, #20]
 801467c:	f003 0302 	and.w	r3, r3, #2
 8014680:	2b02      	cmp	r3, #2
 8014682:	d101      	bne.n	8014688 <LL_PWR_IsActiveFlag_RFBUSYS+0x14>
 8014684:	2301      	movs	r3, #1
 8014686:	e000      	b.n	801468a <LL_PWR_IsActiveFlag_RFBUSYS+0x16>
 8014688:	2300      	movs	r3, #0
}
 801468a:	4618      	mov	r0, r3
 801468c:	46bd      	mov	sp, r7
 801468e:	bc80      	pop	{r7}
 8014690:	4770      	bx	lr
 8014692:	bf00      	nop
 8014694:	58000400 	.word	0x58000400

08014698 <LL_PWR_IsActiveFlag_RFBUSYMS>:
  *         @ref LL_PWR_IsActiveFlag_RFBUSY()
  * @rmtoll SR2          RFBUSYMS      LL_PWR_IsActiveFlag_RFBUSYMS
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_PWR_IsActiveFlag_RFBUSYMS(void)
{
 8014698:	b480      	push	{r7}
 801469a:	af00      	add	r7, sp, #0
  return ((READ_BIT(PWR->SR2, PWR_SR2_RFBUSYMS) == (PWR_SR2_RFBUSYMS)) ? 1UL : 0UL);
 801469c:	4b06      	ldr	r3, [pc, #24]	; (80146b8 <LL_PWR_IsActiveFlag_RFBUSYMS+0x20>)
 801469e:	695b      	ldr	r3, [r3, #20]
 80146a0:	f003 0304 	and.w	r3, r3, #4
 80146a4:	2b04      	cmp	r3, #4
 80146a6:	d101      	bne.n	80146ac <LL_PWR_IsActiveFlag_RFBUSYMS+0x14>
 80146a8:	2301      	movs	r3, #1
 80146aa:	e000      	b.n	80146ae <LL_PWR_IsActiveFlag_RFBUSYMS+0x16>
 80146ac:	2300      	movs	r3, #0
}
 80146ae:	4618      	mov	r0, r3
 80146b0:	46bd      	mov	sp, r7
 80146b2:	bc80      	pop	{r7}
 80146b4:	4770      	bx	lr
 80146b6:	bf00      	nop
 80146b8:	58000400 	.word	0x58000400

080146bc <LL_RCC_RF_DisableReset>:
{
 80146bc:	b480      	push	{r7}
 80146be:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CSR, RCC_CSR_RFRST);
 80146c0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80146c4:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80146c8:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80146cc:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 80146d0:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
}
 80146d4:	bf00      	nop
 80146d6:	46bd      	mov	sp, r7
 80146d8:	bc80      	pop	{r7}
 80146da:	4770      	bx	lr

080146dc <LL_RCC_IsRFUnderReset>:
{
 80146dc:	b480      	push	{r7}
 80146de:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CSR, RCC_CSR_RFRSTF) == (RCC_CSR_RFRSTF)) ? 1UL : 0UL);
 80146e0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80146e4:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80146e8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80146ec:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80146f0:	d101      	bne.n	80146f6 <LL_RCC_IsRFUnderReset+0x1a>
 80146f2:	2301      	movs	r3, #1
 80146f4:	e000      	b.n	80146f8 <LL_RCC_IsRFUnderReset+0x1c>
 80146f6:	2300      	movs	r3, #0
}
 80146f8:	4618      	mov	r0, r3
 80146fa:	46bd      	mov	sp, r7
 80146fc:	bc80      	pop	{r7}
 80146fe:	4770      	bx	lr

08014700 <LL_EXTI_EnableIT_32_63>:
  *         @arg @ref LL_EXTI_LINE_ALL_32_63
  *         (*) value not defined in all devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableIT_32_63(uint32_t ExtiLine)
{
 8014700:	b480      	push	{r7}
 8014702:	b083      	sub	sp, #12
 8014704:	af00      	add	r7, sp, #0
 8014706:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR2, ExtiLine);
 8014708:	4b06      	ldr	r3, [pc, #24]	; (8014724 <LL_EXTI_EnableIT_32_63+0x24>)
 801470a:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 801470e:	4905      	ldr	r1, [pc, #20]	; (8014724 <LL_EXTI_EnableIT_32_63+0x24>)
 8014710:	687b      	ldr	r3, [r7, #4]
 8014712:	4313      	orrs	r3, r2
 8014714:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
}
 8014718:	bf00      	nop
 801471a:	370c      	adds	r7, #12
 801471c:	46bd      	mov	sp, r7
 801471e:	bc80      	pop	{r7}
 8014720:	4770      	bx	lr
 8014722:	bf00      	nop
 8014724:	58000800 	.word	0x58000800

08014728 <HAL_SUBGHZ_Init>:
  *         set the state to HAL_SUBGHZ_STATE_RESET_RF_READY with __HAL_SUBGHZ_RESET_HANDLE_STATE_RF_READY
  *         to avoid the reset of Radio peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SUBGHZ_Init(SUBGHZ_HandleTypeDef *hsubghz)
{
 8014728:	b580      	push	{r7, lr}
 801472a:	b084      	sub	sp, #16
 801472c:	af00      	add	r7, sp, #0
 801472e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;
  __IO uint32_t count;
  HAL_SUBGHZ_StateTypeDef subghz_state;

  /* Check the hsubghz handle allocation */
  if (hsubghz == NULL)
 8014730:	687b      	ldr	r3, [r7, #4]
 8014732:	2b00      	cmp	r3, #0
 8014734:	d103      	bne.n	801473e <HAL_SUBGHZ_Init+0x16>
  {
    status = HAL_ERROR;
 8014736:	2301      	movs	r3, #1
 8014738:	73fb      	strb	r3, [r7, #15]
    return status;
 801473a:	7bfb      	ldrb	r3, [r7, #15]
 801473c:	e052      	b.n	80147e4 <HAL_SUBGHZ_Init+0xbc>
  }
  else
  {
    status = HAL_OK;
 801473e:	2300      	movs	r3, #0
 8014740:	73fb      	strb	r3, [r7, #15]
  }

  assert_param(IS_SUBGHZSPI_BAUDRATE_PRESCALER(hsubghz->Init.BaudratePrescaler));

  subghz_state = hsubghz->State;
 8014742:	687b      	ldr	r3, [r7, #4]
 8014744:	799b      	ldrb	r3, [r3, #6]
 8014746:	73bb      	strb	r3, [r7, #14]
  if ((subghz_state == HAL_SUBGHZ_STATE_RESET) ||
 8014748:	7bbb      	ldrb	r3, [r7, #14]
 801474a:	2b00      	cmp	r3, #0
 801474c:	d002      	beq.n	8014754 <HAL_SUBGHZ_Init+0x2c>
 801474e:	7bbb      	ldrb	r3, [r7, #14]
 8014750:	2b03      	cmp	r3, #3
 8014752:	d109      	bne.n	8014768 <HAL_SUBGHZ_Init+0x40>
      (subghz_state == HAL_SUBGHZ_STATE_RESET_RF_READY))
  {
    /* Allocate lock resource and initialize it */
    hsubghz->Lock = HAL_UNLOCKED;
 8014754:	687b      	ldr	r3, [r7, #4]
 8014756:	2200      	movs	r2, #0
 8014758:	715a      	strb	r2, [r3, #5]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hsubghz->MspInitCallback(hsubghz);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SUBGHZ_MspInit(hsubghz);
 801475a:	6878      	ldr	r0, [r7, #4]
 801475c:	f7ee fe34 	bl	80033c8 <HAL_SUBGHZ_MspInit>
#if defined(CM0PLUS)
    /* Enable EXTI 44 : Radio IRQ ITs for CPU2 */
    LL_C2_EXTI_EnableIT_32_63(LL_EXTI_LINE_44);
#else
    /* Enable EXTI 44 : Radio IRQ ITs for CPU1 */
    LL_EXTI_EnableIT_32_63(LL_EXTI_LINE_44);
 8014760:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8014764:	f7ff ffcc 	bl	8014700 <LL_EXTI_EnableIT_32_63>
#endif /* CM0PLUS */
  }

  if (subghz_state == HAL_SUBGHZ_STATE_RESET)
 8014768:	7bbb      	ldrb	r3, [r7, #14]
 801476a:	2b00      	cmp	r3, #0
 801476c:	d126      	bne.n	80147bc <HAL_SUBGHZ_Init+0x94>
  {
    /* Reinitialize Radio peripheral only if SUBGHZ is in full RESET state */
    hsubghz->State = HAL_SUBGHZ_STATE_BUSY;
 801476e:	687b      	ldr	r3, [r7, #4]
 8014770:	2202      	movs	r2, #2
 8014772:	719a      	strb	r2, [r3, #6]

    /* De-asserts the reset signal of the Radio peripheral */
    LL_RCC_RF_DisableReset();
 8014774:	f7ff ffa2 	bl	80146bc <LL_RCC_RF_DisableReset>

    /* Verify that Radio in reset status flag is set */
    count  = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_DEFAULT_LOOP_TIME;
 8014778:	4b1c      	ldr	r3, [pc, #112]	; (80147ec <HAL_SUBGHZ_Init+0xc4>)
 801477a:	681a      	ldr	r2, [r3, #0]
 801477c:	4613      	mov	r3, r2
 801477e:	00db      	lsls	r3, r3, #3
 8014780:	1a9b      	subs	r3, r3, r2
 8014782:	009b      	lsls	r3, r3, #2
 8014784:	0cdb      	lsrs	r3, r3, #19
 8014786:	2264      	movs	r2, #100	; 0x64
 8014788:	fb02 f303 	mul.w	r3, r2, r3
 801478c:	60bb      	str	r3, [r7, #8]

    do
    {
      if (count == 0U)
 801478e:	68bb      	ldr	r3, [r7, #8]
 8014790:	2b00      	cmp	r3, #0
 8014792:	d105      	bne.n	80147a0 <HAL_SUBGHZ_Init+0x78>
      {
        status  = HAL_ERROR;
 8014794:	2301      	movs	r3, #1
 8014796:	73fb      	strb	r3, [r7, #15]
        hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_TIMEOUT;
 8014798:	687b      	ldr	r3, [r7, #4]
 801479a:	2201      	movs	r2, #1
 801479c:	609a      	str	r2, [r3, #8]
        break;
 801479e:	e007      	b.n	80147b0 <HAL_SUBGHZ_Init+0x88>
      }
      count--;
 80147a0:	68bb      	ldr	r3, [r7, #8]
 80147a2:	3b01      	subs	r3, #1
 80147a4:	60bb      	str	r3, [r7, #8]
    } while (LL_RCC_IsRFUnderReset() != 0UL);
 80147a6:	f7ff ff99 	bl	80146dc <LL_RCC_IsRFUnderReset>
 80147aa:	4603      	mov	r3, r0
 80147ac:	2b00      	cmp	r3, #0
 80147ae:	d1ee      	bne.n	801478e <HAL_SUBGHZ_Init+0x66>

    /* Asserts the reset signal of the Radio peripheral */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 80147b0:	f7ff ff34 	bl	801461c <LL_PWR_UnselectSUBGHZSPI_NSS>
#if defined(CM0PLUS)
    /* Enable wakeup signal of the Radio peripheral */
    LL_C2_PWR_SetRadioBusyTrigger(LL_PWR_RADIO_BUSY_TRIGGER_WU_IT);
#else
    /* Enable wakeup signal of the Radio peripheral */
    LL_PWR_SetRadioBusyTrigger(LL_PWR_RADIO_BUSY_TRIGGER_WU_IT);
 80147b4:	f44f 6000 	mov.w	r0, #2048	; 0x800
 80147b8:	f7ff ff1c 	bl	80145f4 <LL_PWR_SetRadioBusyTrigger>
#endif /* CM0PLUS */
  }

  /* Clear Pending Flag */
  LL_PWR_ClearFlag_RFBUSY();
 80147bc:	f7ff ff4e 	bl	801465c <LL_PWR_ClearFlag_RFBUSY>

  if (status == HAL_OK)
 80147c0:	7bfb      	ldrb	r3, [r7, #15]
 80147c2:	2b00      	cmp	r3, #0
 80147c4:	d10a      	bne.n	80147dc <HAL_SUBGHZ_Init+0xb4>
  {
    /* Initialize SUBGHZSPI Peripheral */
    SUBGHZSPI_Init(hsubghz->Init.BaudratePrescaler);
 80147c6:	687b      	ldr	r3, [r7, #4]
 80147c8:	681b      	ldr	r3, [r3, #0]
 80147ca:	4618      	mov	r0, r3
 80147cc:	f000 fab6 	bl	8014d3c <SUBGHZSPI_Init>

    hsubghz->DeepSleep = SUBGHZ_DEEP_SLEEP_ENABLE;
 80147d0:	687b      	ldr	r3, [r7, #4]
 80147d2:	2201      	movs	r2, #1
 80147d4:	711a      	strb	r2, [r3, #4]
    hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_NONE;
 80147d6:	687b      	ldr	r3, [r7, #4]
 80147d8:	2200      	movs	r2, #0
 80147da:	609a      	str	r2, [r3, #8]
  }

  hsubghz->State = HAL_SUBGHZ_STATE_READY;
 80147dc:	687b      	ldr	r3, [r7, #4]
 80147de:	2201      	movs	r2, #1
 80147e0:	719a      	strb	r2, [r3, #6]

  return status;
 80147e2:	7bfb      	ldrb	r3, [r7, #15]
}
 80147e4:	4618      	mov	r0, r3
 80147e6:	3710      	adds	r7, #16
 80147e8:	46bd      	mov	sp, r7
 80147ea:	bd80      	pop	{r7, pc}
 80147ec:	20000428 	.word	0x20000428

080147f0 <HAL_SUBGHZ_WriteRegisters>:
  */
HAL_StatusTypeDef HAL_SUBGHZ_WriteRegisters(SUBGHZ_HandleTypeDef *hsubghz,
                                            uint16_t Address,
                                            uint8_t *pBuffer,
                                            uint16_t Size)
{
 80147f0:	b580      	push	{r7, lr}
 80147f2:	b086      	sub	sp, #24
 80147f4:	af00      	add	r7, sp, #0
 80147f6:	60f8      	str	r0, [r7, #12]
 80147f8:	607a      	str	r2, [r7, #4]
 80147fa:	461a      	mov	r2, r3
 80147fc:	460b      	mov	r3, r1
 80147fe:	817b      	strh	r3, [r7, #10]
 8014800:	4613      	mov	r3, r2
 8014802:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef status;

  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 8014804:	68fb      	ldr	r3, [r7, #12]
 8014806:	799b      	ldrb	r3, [r3, #6]
 8014808:	b2db      	uxtb	r3, r3
 801480a:	2b01      	cmp	r3, #1
 801480c:	d14a      	bne.n	80148a4 <HAL_SUBGHZ_WriteRegisters+0xb4>
  {
    /* Process Locked */
    __HAL_LOCK(hsubghz);
 801480e:	68fb      	ldr	r3, [r7, #12]
 8014810:	795b      	ldrb	r3, [r3, #5]
 8014812:	2b01      	cmp	r3, #1
 8014814:	d101      	bne.n	801481a <HAL_SUBGHZ_WriteRegisters+0x2a>
 8014816:	2302      	movs	r3, #2
 8014818:	e045      	b.n	80148a6 <HAL_SUBGHZ_WriteRegisters+0xb6>
 801481a:	68fb      	ldr	r3, [r7, #12]
 801481c:	2201      	movs	r2, #1
 801481e:	715a      	strb	r2, [r3, #5]

    hsubghz->State = HAL_SUBGHZ_STATE_BUSY;
 8014820:	68fb      	ldr	r3, [r7, #12]
 8014822:	2202      	movs	r2, #2
 8014824:	719a      	strb	r2, [r3, #6]

    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 8014826:	68f8      	ldr	r0, [r7, #12]
 8014828:	f000 fb56 	bl	8014ed8 <SUBGHZ_CheckDeviceReady>

    /* NSS = 0 */
    LL_PWR_SelectSUBGHZSPI_NSS();
 801482c:	f7ff ff06 	bl	801463c <LL_PWR_SelectSUBGHZSPI_NSS>

    (void)SUBGHZSPI_Transmit(hsubghz, SUBGHZ_RADIO_WRITE_REGISTER);
 8014830:	210d      	movs	r1, #13
 8014832:	68f8      	ldr	r0, [r7, #12]
 8014834:	f000 faa2 	bl	8014d7c <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)((Address & 0xFF00U) >> 8U));
 8014838:	897b      	ldrh	r3, [r7, #10]
 801483a:	0a1b      	lsrs	r3, r3, #8
 801483c:	b29b      	uxth	r3, r3
 801483e:	b2db      	uxtb	r3, r3
 8014840:	4619      	mov	r1, r3
 8014842:	68f8      	ldr	r0, [r7, #12]
 8014844:	f000 fa9a 	bl	8014d7c <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)(Address & 0x00FFU));
 8014848:	897b      	ldrh	r3, [r7, #10]
 801484a:	b2db      	uxtb	r3, r3
 801484c:	4619      	mov	r1, r3
 801484e:	68f8      	ldr	r0, [r7, #12]
 8014850:	f000 fa94 	bl	8014d7c <SUBGHZSPI_Transmit>

    for (uint16_t i = 0U; i < Size; i++)
 8014854:	2300      	movs	r3, #0
 8014856:	82bb      	strh	r3, [r7, #20]
 8014858:	e00a      	b.n	8014870 <HAL_SUBGHZ_WriteRegisters+0x80>
    {
      (void)SUBGHZSPI_Transmit(hsubghz, pBuffer[i]);
 801485a:	8abb      	ldrh	r3, [r7, #20]
 801485c:	687a      	ldr	r2, [r7, #4]
 801485e:	4413      	add	r3, r2
 8014860:	781b      	ldrb	r3, [r3, #0]
 8014862:	4619      	mov	r1, r3
 8014864:	68f8      	ldr	r0, [r7, #12]
 8014866:	f000 fa89 	bl	8014d7c <SUBGHZSPI_Transmit>
    for (uint16_t i = 0U; i < Size; i++)
 801486a:	8abb      	ldrh	r3, [r7, #20]
 801486c:	3301      	adds	r3, #1
 801486e:	82bb      	strh	r3, [r7, #20]
 8014870:	8aba      	ldrh	r2, [r7, #20]
 8014872:	893b      	ldrh	r3, [r7, #8]
 8014874:	429a      	cmp	r2, r3
 8014876:	d3f0      	bcc.n	801485a <HAL_SUBGHZ_WriteRegisters+0x6a>
    }

    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 8014878:	f7ff fed0 	bl	801461c <LL_PWR_UnselectSUBGHZSPI_NSS>

    (void)SUBGHZ_WaitOnBusy(hsubghz);
 801487c:	68f8      	ldr	r0, [r7, #12]
 801487e:	f000 fb4f 	bl	8014f20 <SUBGHZ_WaitOnBusy>

    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 8014882:	68fb      	ldr	r3, [r7, #12]
 8014884:	689b      	ldr	r3, [r3, #8]
 8014886:	2b00      	cmp	r3, #0
 8014888:	d002      	beq.n	8014890 <HAL_SUBGHZ_WriteRegisters+0xa0>
    {
      status = HAL_ERROR;
 801488a:	2301      	movs	r3, #1
 801488c:	75fb      	strb	r3, [r7, #23]
 801488e:	e001      	b.n	8014894 <HAL_SUBGHZ_WriteRegisters+0xa4>
    }
    else
    {
      status = HAL_OK;
 8014890:	2300      	movs	r3, #0
 8014892:	75fb      	strb	r3, [r7, #23]
    }

    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 8014894:	68fb      	ldr	r3, [r7, #12]
 8014896:	2201      	movs	r2, #1
 8014898:	719a      	strb	r2, [r3, #6]

    /* Process Unlocked */
    __HAL_UNLOCK(hsubghz);
 801489a:	68fb      	ldr	r3, [r7, #12]
 801489c:	2200      	movs	r2, #0
 801489e:	715a      	strb	r2, [r3, #5]

    return status;
 80148a0:	7dfb      	ldrb	r3, [r7, #23]
 80148a2:	e000      	b.n	80148a6 <HAL_SUBGHZ_WriteRegisters+0xb6>
  }
  else
  {
    return HAL_BUSY;
 80148a4:	2302      	movs	r3, #2
  }
}
 80148a6:	4618      	mov	r0, r3
 80148a8:	3718      	adds	r7, #24
 80148aa:	46bd      	mov	sp, r7
 80148ac:	bd80      	pop	{r7, pc}

080148ae <HAL_SUBGHZ_ReadRegisters>:
  */
HAL_StatusTypeDef HAL_SUBGHZ_ReadRegisters(SUBGHZ_HandleTypeDef *hsubghz,
                                           uint16_t Address,
                                           uint8_t *pBuffer,
                                           uint16_t Size)
{
 80148ae:	b580      	push	{r7, lr}
 80148b0:	b088      	sub	sp, #32
 80148b2:	af00      	add	r7, sp, #0
 80148b4:	60f8      	str	r0, [r7, #12]
 80148b6:	607a      	str	r2, [r7, #4]
 80148b8:	461a      	mov	r2, r3
 80148ba:	460b      	mov	r3, r1
 80148bc:	817b      	strh	r3, [r7, #10]
 80148be:	4613      	mov	r3, r2
 80148c0:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef status;
  uint8_t *pData = pBuffer;
 80148c2:	687b      	ldr	r3, [r7, #4]
 80148c4:	61bb      	str	r3, [r7, #24]

  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 80148c6:	68fb      	ldr	r3, [r7, #12]
 80148c8:	799b      	ldrb	r3, [r3, #6]
 80148ca:	b2db      	uxtb	r3, r3
 80148cc:	2b01      	cmp	r3, #1
 80148ce:	d14a      	bne.n	8014966 <HAL_SUBGHZ_ReadRegisters+0xb8>
  {
    /* Process Locked */
    __HAL_LOCK(hsubghz);
 80148d0:	68fb      	ldr	r3, [r7, #12]
 80148d2:	795b      	ldrb	r3, [r3, #5]
 80148d4:	2b01      	cmp	r3, #1
 80148d6:	d101      	bne.n	80148dc <HAL_SUBGHZ_ReadRegisters+0x2e>
 80148d8:	2302      	movs	r3, #2
 80148da:	e045      	b.n	8014968 <HAL_SUBGHZ_ReadRegisters+0xba>
 80148dc:	68fb      	ldr	r3, [r7, #12]
 80148de:	2201      	movs	r2, #1
 80148e0:	715a      	strb	r2, [r3, #5]

    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 80148e2:	68f8      	ldr	r0, [r7, #12]
 80148e4:	f000 faf8 	bl	8014ed8 <SUBGHZ_CheckDeviceReady>

    /* NSS = 0 */
    LL_PWR_SelectSUBGHZSPI_NSS();
 80148e8:	f7ff fea8 	bl	801463c <LL_PWR_SelectSUBGHZSPI_NSS>

    (void)SUBGHZSPI_Transmit(hsubghz, SUBGHZ_RADIO_READ_REGISTER);
 80148ec:	211d      	movs	r1, #29
 80148ee:	68f8      	ldr	r0, [r7, #12]
 80148f0:	f000 fa44 	bl	8014d7c <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)((Address & 0xFF00U) >> 8U));
 80148f4:	897b      	ldrh	r3, [r7, #10]
 80148f6:	0a1b      	lsrs	r3, r3, #8
 80148f8:	b29b      	uxth	r3, r3
 80148fa:	b2db      	uxtb	r3, r3
 80148fc:	4619      	mov	r1, r3
 80148fe:	68f8      	ldr	r0, [r7, #12]
 8014900:	f000 fa3c 	bl	8014d7c <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)(Address & 0x00FFU));
 8014904:	897b      	ldrh	r3, [r7, #10]
 8014906:	b2db      	uxtb	r3, r3
 8014908:	4619      	mov	r1, r3
 801490a:	68f8      	ldr	r0, [r7, #12]
 801490c:	f000 fa36 	bl	8014d7c <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, 0U);
 8014910:	2100      	movs	r1, #0
 8014912:	68f8      	ldr	r0, [r7, #12]
 8014914:	f000 fa32 	bl	8014d7c <SUBGHZSPI_Transmit>

    for (uint16_t i = 0U; i < Size; i++)
 8014918:	2300      	movs	r3, #0
 801491a:	82fb      	strh	r3, [r7, #22]
 801491c:	e009      	b.n	8014932 <HAL_SUBGHZ_ReadRegisters+0x84>
    {
      (void)SUBGHZSPI_Receive(hsubghz, (pData));
 801491e:	69b9      	ldr	r1, [r7, #24]
 8014920:	68f8      	ldr	r0, [r7, #12]
 8014922:	f000 fa81 	bl	8014e28 <SUBGHZSPI_Receive>
      pData++;
 8014926:	69bb      	ldr	r3, [r7, #24]
 8014928:	3301      	adds	r3, #1
 801492a:	61bb      	str	r3, [r7, #24]
    for (uint16_t i = 0U; i < Size; i++)
 801492c:	8afb      	ldrh	r3, [r7, #22]
 801492e:	3301      	adds	r3, #1
 8014930:	82fb      	strh	r3, [r7, #22]
 8014932:	8afa      	ldrh	r2, [r7, #22]
 8014934:	893b      	ldrh	r3, [r7, #8]
 8014936:	429a      	cmp	r2, r3
 8014938:	d3f1      	bcc.n	801491e <HAL_SUBGHZ_ReadRegisters+0x70>
    }

    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 801493a:	f7ff fe6f 	bl	801461c <LL_PWR_UnselectSUBGHZSPI_NSS>

    (void)SUBGHZ_WaitOnBusy(hsubghz);
 801493e:	68f8      	ldr	r0, [r7, #12]
 8014940:	f000 faee 	bl	8014f20 <SUBGHZ_WaitOnBusy>

    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 8014944:	68fb      	ldr	r3, [r7, #12]
 8014946:	689b      	ldr	r3, [r3, #8]
 8014948:	2b00      	cmp	r3, #0
 801494a:	d002      	beq.n	8014952 <HAL_SUBGHZ_ReadRegisters+0xa4>
    {
      status = HAL_ERROR;
 801494c:	2301      	movs	r3, #1
 801494e:	77fb      	strb	r3, [r7, #31]
 8014950:	e001      	b.n	8014956 <HAL_SUBGHZ_ReadRegisters+0xa8>
    }
    else
    {
      status = HAL_OK;
 8014952:	2300      	movs	r3, #0
 8014954:	77fb      	strb	r3, [r7, #31]
    }

    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 8014956:	68fb      	ldr	r3, [r7, #12]
 8014958:	2201      	movs	r2, #1
 801495a:	719a      	strb	r2, [r3, #6]

    /* Process Unlocked */
    __HAL_UNLOCK(hsubghz);
 801495c:	68fb      	ldr	r3, [r7, #12]
 801495e:	2200      	movs	r2, #0
 8014960:	715a      	strb	r2, [r3, #5]

    return status;
 8014962:	7ffb      	ldrb	r3, [r7, #31]
 8014964:	e000      	b.n	8014968 <HAL_SUBGHZ_ReadRegisters+0xba>
  }
  else
  {
    return HAL_BUSY;
 8014966:	2302      	movs	r3, #2
  }
}
 8014968:	4618      	mov	r0, r3
 801496a:	3720      	adds	r7, #32
 801496c:	46bd      	mov	sp, r7
 801496e:	bd80      	pop	{r7, pc}

08014970 <HAL_SUBGHZ_ExecSetCmd>:
  */
HAL_StatusTypeDef HAL_SUBGHZ_ExecSetCmd(SUBGHZ_HandleTypeDef *hsubghz,
                                        SUBGHZ_RadioSetCmd_t Command,
                                        uint8_t *pBuffer,
                                        uint16_t Size)
{
 8014970:	b580      	push	{r7, lr}
 8014972:	b086      	sub	sp, #24
 8014974:	af00      	add	r7, sp, #0
 8014976:	60f8      	str	r0, [r7, #12]
 8014978:	607a      	str	r2, [r7, #4]
 801497a:	461a      	mov	r2, r3
 801497c:	460b      	mov	r3, r1
 801497e:	72fb      	strb	r3, [r7, #11]
 8014980:	4613      	mov	r3, r2
 8014982:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef status;

  /* LORA Modulation not available on STM32WLx4xx devices */
  assert_param(IS_SUBGHZ_MODULATION_SUPPORTED(Command, pBuffer[0U]));

  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 8014984:	68fb      	ldr	r3, [r7, #12]
 8014986:	799b      	ldrb	r3, [r3, #6]
 8014988:	b2db      	uxtb	r3, r3
 801498a:	2b01      	cmp	r3, #1
 801498c:	d14a      	bne.n	8014a24 <HAL_SUBGHZ_ExecSetCmd+0xb4>
  {
    /* Process Locked */
    __HAL_LOCK(hsubghz);
 801498e:	68fb      	ldr	r3, [r7, #12]
 8014990:	795b      	ldrb	r3, [r3, #5]
 8014992:	2b01      	cmp	r3, #1
 8014994:	d101      	bne.n	801499a <HAL_SUBGHZ_ExecSetCmd+0x2a>
 8014996:	2302      	movs	r3, #2
 8014998:	e045      	b.n	8014a26 <HAL_SUBGHZ_ExecSetCmd+0xb6>
 801499a:	68fb      	ldr	r3, [r7, #12]
 801499c:	2201      	movs	r2, #1
 801499e:	715a      	strb	r2, [r3, #5]

    /* Need to wakeup Radio if already in Sleep at startup */
    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 80149a0:	68f8      	ldr	r0, [r7, #12]
 80149a2:	f000 fa99 	bl	8014ed8 <SUBGHZ_CheckDeviceReady>

    if ((Command == RADIO_SET_SLEEP) || (Command == RADIO_SET_RXDUTYCYCLE))
 80149a6:	7afb      	ldrb	r3, [r7, #11]
 80149a8:	2b84      	cmp	r3, #132	; 0x84
 80149aa:	d002      	beq.n	80149b2 <HAL_SUBGHZ_ExecSetCmd+0x42>
 80149ac:	7afb      	ldrb	r3, [r7, #11]
 80149ae:	2b94      	cmp	r3, #148	; 0x94
 80149b0:	d103      	bne.n	80149ba <HAL_SUBGHZ_ExecSetCmd+0x4a>
    {
      hsubghz->DeepSleep = SUBGHZ_DEEP_SLEEP_ENABLE;
 80149b2:	68fb      	ldr	r3, [r7, #12]
 80149b4:	2201      	movs	r2, #1
 80149b6:	711a      	strb	r2, [r3, #4]
 80149b8:	e002      	b.n	80149c0 <HAL_SUBGHZ_ExecSetCmd+0x50>
    }
    else
    {
      hsubghz->DeepSleep = SUBGHZ_DEEP_SLEEP_DISABLE;
 80149ba:	68fb      	ldr	r3, [r7, #12]
 80149bc:	2200      	movs	r2, #0
 80149be:	711a      	strb	r2, [r3, #4]
    }

    /* NSS = 0 */
    LL_PWR_SelectSUBGHZSPI_NSS();
 80149c0:	f7ff fe3c 	bl	801463c <LL_PWR_SelectSUBGHZSPI_NSS>

    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)Command);
 80149c4:	7afb      	ldrb	r3, [r7, #11]
 80149c6:	4619      	mov	r1, r3
 80149c8:	68f8      	ldr	r0, [r7, #12]
 80149ca:	f000 f9d7 	bl	8014d7c <SUBGHZSPI_Transmit>

    for (uint16_t i = 0U; i < Size; i++)
 80149ce:	2300      	movs	r3, #0
 80149d0:	82bb      	strh	r3, [r7, #20]
 80149d2:	e00a      	b.n	80149ea <HAL_SUBGHZ_ExecSetCmd+0x7a>
    {
      (void)SUBGHZSPI_Transmit(hsubghz, pBuffer[i]);
 80149d4:	8abb      	ldrh	r3, [r7, #20]
 80149d6:	687a      	ldr	r2, [r7, #4]
 80149d8:	4413      	add	r3, r2
 80149da:	781b      	ldrb	r3, [r3, #0]
 80149dc:	4619      	mov	r1, r3
 80149de:	68f8      	ldr	r0, [r7, #12]
 80149e0:	f000 f9cc 	bl	8014d7c <SUBGHZSPI_Transmit>
    for (uint16_t i = 0U; i < Size; i++)
 80149e4:	8abb      	ldrh	r3, [r7, #20]
 80149e6:	3301      	adds	r3, #1
 80149e8:	82bb      	strh	r3, [r7, #20]
 80149ea:	8aba      	ldrh	r2, [r7, #20]
 80149ec:	893b      	ldrh	r3, [r7, #8]
 80149ee:	429a      	cmp	r2, r3
 80149f0:	d3f0      	bcc.n	80149d4 <HAL_SUBGHZ_ExecSetCmd+0x64>
    }

    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 80149f2:	f7ff fe13 	bl	801461c <LL_PWR_UnselectSUBGHZSPI_NSS>

    if (Command != RADIO_SET_SLEEP)
 80149f6:	7afb      	ldrb	r3, [r7, #11]
 80149f8:	2b84      	cmp	r3, #132	; 0x84
 80149fa:	d002      	beq.n	8014a02 <HAL_SUBGHZ_ExecSetCmd+0x92>
    {
      (void)SUBGHZ_WaitOnBusy(hsubghz);
 80149fc:	68f8      	ldr	r0, [r7, #12]
 80149fe:	f000 fa8f 	bl	8014f20 <SUBGHZ_WaitOnBusy>
    }

    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 8014a02:	68fb      	ldr	r3, [r7, #12]
 8014a04:	689b      	ldr	r3, [r3, #8]
 8014a06:	2b00      	cmp	r3, #0
 8014a08:	d002      	beq.n	8014a10 <HAL_SUBGHZ_ExecSetCmd+0xa0>
    {
      status = HAL_ERROR;
 8014a0a:	2301      	movs	r3, #1
 8014a0c:	75fb      	strb	r3, [r7, #23]
 8014a0e:	e001      	b.n	8014a14 <HAL_SUBGHZ_ExecSetCmd+0xa4>
    }
    else
    {
      status = HAL_OK;
 8014a10:	2300      	movs	r3, #0
 8014a12:	75fb      	strb	r3, [r7, #23]
    }

    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 8014a14:	68fb      	ldr	r3, [r7, #12]
 8014a16:	2201      	movs	r2, #1
 8014a18:	719a      	strb	r2, [r3, #6]

    /* Process Unlocked */
    __HAL_UNLOCK(hsubghz);
 8014a1a:	68fb      	ldr	r3, [r7, #12]
 8014a1c:	2200      	movs	r2, #0
 8014a1e:	715a      	strb	r2, [r3, #5]

    return status;
 8014a20:	7dfb      	ldrb	r3, [r7, #23]
 8014a22:	e000      	b.n	8014a26 <HAL_SUBGHZ_ExecSetCmd+0xb6>
  }
  else
  {
    return HAL_BUSY;
 8014a24:	2302      	movs	r3, #2
  }
}
 8014a26:	4618      	mov	r0, r3
 8014a28:	3718      	adds	r7, #24
 8014a2a:	46bd      	mov	sp, r7
 8014a2c:	bd80      	pop	{r7, pc}

08014a2e <HAL_SUBGHZ_ExecGetCmd>:
  */
HAL_StatusTypeDef HAL_SUBGHZ_ExecGetCmd(SUBGHZ_HandleTypeDef *hsubghz,
                                        SUBGHZ_RadioGetCmd_t Command,
                                        uint8_t *pBuffer,
                                        uint16_t Size)
{
 8014a2e:	b580      	push	{r7, lr}
 8014a30:	b088      	sub	sp, #32
 8014a32:	af00      	add	r7, sp, #0
 8014a34:	60f8      	str	r0, [r7, #12]
 8014a36:	607a      	str	r2, [r7, #4]
 8014a38:	461a      	mov	r2, r3
 8014a3a:	460b      	mov	r3, r1
 8014a3c:	72fb      	strb	r3, [r7, #11]
 8014a3e:	4613      	mov	r3, r2
 8014a40:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef status;
  uint8_t *pData = pBuffer;
 8014a42:	687b      	ldr	r3, [r7, #4]
 8014a44:	61bb      	str	r3, [r7, #24]

  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 8014a46:	68fb      	ldr	r3, [r7, #12]
 8014a48:	799b      	ldrb	r3, [r3, #6]
 8014a4a:	b2db      	uxtb	r3, r3
 8014a4c:	2b01      	cmp	r3, #1
 8014a4e:	d13d      	bne.n	8014acc <HAL_SUBGHZ_ExecGetCmd+0x9e>
  {
    /* Process Locked */
    __HAL_LOCK(hsubghz);
 8014a50:	68fb      	ldr	r3, [r7, #12]
 8014a52:	795b      	ldrb	r3, [r3, #5]
 8014a54:	2b01      	cmp	r3, #1
 8014a56:	d101      	bne.n	8014a5c <HAL_SUBGHZ_ExecGetCmd+0x2e>
 8014a58:	2302      	movs	r3, #2
 8014a5a:	e038      	b.n	8014ace <HAL_SUBGHZ_ExecGetCmd+0xa0>
 8014a5c:	68fb      	ldr	r3, [r7, #12]
 8014a5e:	2201      	movs	r2, #1
 8014a60:	715a      	strb	r2, [r3, #5]

    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 8014a62:	68f8      	ldr	r0, [r7, #12]
 8014a64:	f000 fa38 	bl	8014ed8 <SUBGHZ_CheckDeviceReady>

    /* NSS = 0 */
    LL_PWR_SelectSUBGHZSPI_NSS();
 8014a68:	f7ff fde8 	bl	801463c <LL_PWR_SelectSUBGHZSPI_NSS>

    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)Command);
 8014a6c:	7afb      	ldrb	r3, [r7, #11]
 8014a6e:	4619      	mov	r1, r3
 8014a70:	68f8      	ldr	r0, [r7, #12]
 8014a72:	f000 f983 	bl	8014d7c <SUBGHZSPI_Transmit>

    /* Use to flush the Status (First byte) receive from SUBGHZ as not use */
    (void)SUBGHZSPI_Transmit(hsubghz, 0x00U);
 8014a76:	2100      	movs	r1, #0
 8014a78:	68f8      	ldr	r0, [r7, #12]
 8014a7a:	f000 f97f 	bl	8014d7c <SUBGHZSPI_Transmit>

    for (uint16_t i = 0U; i < Size; i++)
 8014a7e:	2300      	movs	r3, #0
 8014a80:	82fb      	strh	r3, [r7, #22]
 8014a82:	e009      	b.n	8014a98 <HAL_SUBGHZ_ExecGetCmd+0x6a>
    {
      (void)SUBGHZSPI_Receive(hsubghz, (pData));
 8014a84:	69b9      	ldr	r1, [r7, #24]
 8014a86:	68f8      	ldr	r0, [r7, #12]
 8014a88:	f000 f9ce 	bl	8014e28 <SUBGHZSPI_Receive>
      pData++;
 8014a8c:	69bb      	ldr	r3, [r7, #24]
 8014a8e:	3301      	adds	r3, #1
 8014a90:	61bb      	str	r3, [r7, #24]
    for (uint16_t i = 0U; i < Size; i++)
 8014a92:	8afb      	ldrh	r3, [r7, #22]
 8014a94:	3301      	adds	r3, #1
 8014a96:	82fb      	strh	r3, [r7, #22]
 8014a98:	8afa      	ldrh	r2, [r7, #22]
 8014a9a:	893b      	ldrh	r3, [r7, #8]
 8014a9c:	429a      	cmp	r2, r3
 8014a9e:	d3f1      	bcc.n	8014a84 <HAL_SUBGHZ_ExecGetCmd+0x56>
    }

    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 8014aa0:	f7ff fdbc 	bl	801461c <LL_PWR_UnselectSUBGHZSPI_NSS>

    (void)SUBGHZ_WaitOnBusy(hsubghz);
 8014aa4:	68f8      	ldr	r0, [r7, #12]
 8014aa6:	f000 fa3b 	bl	8014f20 <SUBGHZ_WaitOnBusy>

    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 8014aaa:	68fb      	ldr	r3, [r7, #12]
 8014aac:	689b      	ldr	r3, [r3, #8]
 8014aae:	2b00      	cmp	r3, #0
 8014ab0:	d002      	beq.n	8014ab8 <HAL_SUBGHZ_ExecGetCmd+0x8a>
    {
      status = HAL_ERROR;
 8014ab2:	2301      	movs	r3, #1
 8014ab4:	77fb      	strb	r3, [r7, #31]
 8014ab6:	e001      	b.n	8014abc <HAL_SUBGHZ_ExecGetCmd+0x8e>
    }
    else
    {
      status = HAL_OK;
 8014ab8:	2300      	movs	r3, #0
 8014aba:	77fb      	strb	r3, [r7, #31]
    }

    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 8014abc:	68fb      	ldr	r3, [r7, #12]
 8014abe:	2201      	movs	r2, #1
 8014ac0:	719a      	strb	r2, [r3, #6]

    /* Process Unlocked */
    __HAL_UNLOCK(hsubghz);
 8014ac2:	68fb      	ldr	r3, [r7, #12]
 8014ac4:	2200      	movs	r2, #0
 8014ac6:	715a      	strb	r2, [r3, #5]

    return status;
 8014ac8:	7ffb      	ldrb	r3, [r7, #31]
 8014aca:	e000      	b.n	8014ace <HAL_SUBGHZ_ExecGetCmd+0xa0>
  }
  else
  {
    return HAL_BUSY;
 8014acc:	2302      	movs	r3, #2
  }
}
 8014ace:	4618      	mov	r0, r3
 8014ad0:	3720      	adds	r7, #32
 8014ad2:	46bd      	mov	sp, r7
 8014ad4:	bd80      	pop	{r7, pc}

08014ad6 <HAL_SUBGHZ_WriteBuffer>:
  */
HAL_StatusTypeDef HAL_SUBGHZ_WriteBuffer(SUBGHZ_HandleTypeDef *hsubghz,
                                         uint8_t Offset,
                                         uint8_t *pBuffer,
                                         uint16_t Size)
{
 8014ad6:	b580      	push	{r7, lr}
 8014ad8:	b086      	sub	sp, #24
 8014ada:	af00      	add	r7, sp, #0
 8014adc:	60f8      	str	r0, [r7, #12]
 8014ade:	607a      	str	r2, [r7, #4]
 8014ae0:	461a      	mov	r2, r3
 8014ae2:	460b      	mov	r3, r1
 8014ae4:	72fb      	strb	r3, [r7, #11]
 8014ae6:	4613      	mov	r3, r2
 8014ae8:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef status;

  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 8014aea:	68fb      	ldr	r3, [r7, #12]
 8014aec:	799b      	ldrb	r3, [r3, #6]
 8014aee:	b2db      	uxtb	r3, r3
 8014af0:	2b01      	cmp	r3, #1
 8014af2:	d13e      	bne.n	8014b72 <HAL_SUBGHZ_WriteBuffer+0x9c>
  {
    /* Process Locked */
    __HAL_LOCK(hsubghz);
 8014af4:	68fb      	ldr	r3, [r7, #12]
 8014af6:	795b      	ldrb	r3, [r3, #5]
 8014af8:	2b01      	cmp	r3, #1
 8014afa:	d101      	bne.n	8014b00 <HAL_SUBGHZ_WriteBuffer+0x2a>
 8014afc:	2302      	movs	r3, #2
 8014afe:	e039      	b.n	8014b74 <HAL_SUBGHZ_WriteBuffer+0x9e>
 8014b00:	68fb      	ldr	r3, [r7, #12]
 8014b02:	2201      	movs	r2, #1
 8014b04:	715a      	strb	r2, [r3, #5]

    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 8014b06:	68f8      	ldr	r0, [r7, #12]
 8014b08:	f000 f9e6 	bl	8014ed8 <SUBGHZ_CheckDeviceReady>

    /* NSS = 0 */
    LL_PWR_SelectSUBGHZSPI_NSS();
 8014b0c:	f7ff fd96 	bl	801463c <LL_PWR_SelectSUBGHZSPI_NSS>

    (void)SUBGHZSPI_Transmit(hsubghz, SUBGHZ_RADIO_WRITE_BUFFER);
 8014b10:	210e      	movs	r1, #14
 8014b12:	68f8      	ldr	r0, [r7, #12]
 8014b14:	f000 f932 	bl	8014d7c <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, Offset);
 8014b18:	7afb      	ldrb	r3, [r7, #11]
 8014b1a:	4619      	mov	r1, r3
 8014b1c:	68f8      	ldr	r0, [r7, #12]
 8014b1e:	f000 f92d 	bl	8014d7c <SUBGHZSPI_Transmit>

    for (uint16_t i = 0U; i < Size; i++)
 8014b22:	2300      	movs	r3, #0
 8014b24:	82bb      	strh	r3, [r7, #20]
 8014b26:	e00a      	b.n	8014b3e <HAL_SUBGHZ_WriteBuffer+0x68>
    {
      (void)SUBGHZSPI_Transmit(hsubghz, pBuffer[i]);
 8014b28:	8abb      	ldrh	r3, [r7, #20]
 8014b2a:	687a      	ldr	r2, [r7, #4]
 8014b2c:	4413      	add	r3, r2
 8014b2e:	781b      	ldrb	r3, [r3, #0]
 8014b30:	4619      	mov	r1, r3
 8014b32:	68f8      	ldr	r0, [r7, #12]
 8014b34:	f000 f922 	bl	8014d7c <SUBGHZSPI_Transmit>
    for (uint16_t i = 0U; i < Size; i++)
 8014b38:	8abb      	ldrh	r3, [r7, #20]
 8014b3a:	3301      	adds	r3, #1
 8014b3c:	82bb      	strh	r3, [r7, #20]
 8014b3e:	8aba      	ldrh	r2, [r7, #20]
 8014b40:	893b      	ldrh	r3, [r7, #8]
 8014b42:	429a      	cmp	r2, r3
 8014b44:	d3f0      	bcc.n	8014b28 <HAL_SUBGHZ_WriteBuffer+0x52>
    }
    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 8014b46:	f7ff fd69 	bl	801461c <LL_PWR_UnselectSUBGHZSPI_NSS>

    (void)SUBGHZ_WaitOnBusy(hsubghz);
 8014b4a:	68f8      	ldr	r0, [r7, #12]
 8014b4c:	f000 f9e8 	bl	8014f20 <SUBGHZ_WaitOnBusy>

    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 8014b50:	68fb      	ldr	r3, [r7, #12]
 8014b52:	689b      	ldr	r3, [r3, #8]
 8014b54:	2b00      	cmp	r3, #0
 8014b56:	d002      	beq.n	8014b5e <HAL_SUBGHZ_WriteBuffer+0x88>
    {
      status = HAL_ERROR;
 8014b58:	2301      	movs	r3, #1
 8014b5a:	75fb      	strb	r3, [r7, #23]
 8014b5c:	e001      	b.n	8014b62 <HAL_SUBGHZ_WriteBuffer+0x8c>
    }
    else
    {
      status = HAL_OK;
 8014b5e:	2300      	movs	r3, #0
 8014b60:	75fb      	strb	r3, [r7, #23]
    }

    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 8014b62:	68fb      	ldr	r3, [r7, #12]
 8014b64:	2201      	movs	r2, #1
 8014b66:	719a      	strb	r2, [r3, #6]

    /* Process Unlocked */
    __HAL_UNLOCK(hsubghz);
 8014b68:	68fb      	ldr	r3, [r7, #12]
 8014b6a:	2200      	movs	r2, #0
 8014b6c:	715a      	strb	r2, [r3, #5]

    return status;
 8014b6e:	7dfb      	ldrb	r3, [r7, #23]
 8014b70:	e000      	b.n	8014b74 <HAL_SUBGHZ_WriteBuffer+0x9e>
  }
  else
  {
    return HAL_BUSY;
 8014b72:	2302      	movs	r3, #2
  }
}
 8014b74:	4618      	mov	r0, r3
 8014b76:	3718      	adds	r7, #24
 8014b78:	46bd      	mov	sp, r7
 8014b7a:	bd80      	pop	{r7, pc}

08014b7c <HAL_SUBGHZ_ReadBuffer>:
  */
HAL_StatusTypeDef HAL_SUBGHZ_ReadBuffer(SUBGHZ_HandleTypeDef *hsubghz,
                                        uint8_t Offset,
                                        uint8_t *pBuffer,
                                        uint16_t Size)
{
 8014b7c:	b580      	push	{r7, lr}
 8014b7e:	b088      	sub	sp, #32
 8014b80:	af00      	add	r7, sp, #0
 8014b82:	60f8      	str	r0, [r7, #12]
 8014b84:	607a      	str	r2, [r7, #4]
 8014b86:	461a      	mov	r2, r3
 8014b88:	460b      	mov	r3, r1
 8014b8a:	72fb      	strb	r3, [r7, #11]
 8014b8c:	4613      	mov	r3, r2
 8014b8e:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef status;
  uint8_t *pData = pBuffer;
 8014b90:	687b      	ldr	r3, [r7, #4]
 8014b92:	61bb      	str	r3, [r7, #24]

  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 8014b94:	68fb      	ldr	r3, [r7, #12]
 8014b96:	799b      	ldrb	r3, [r3, #6]
 8014b98:	b2db      	uxtb	r3, r3
 8014b9a:	2b01      	cmp	r3, #1
 8014b9c:	d141      	bne.n	8014c22 <HAL_SUBGHZ_ReadBuffer+0xa6>
  {
    /* Process Locked */
    __HAL_LOCK(hsubghz);
 8014b9e:	68fb      	ldr	r3, [r7, #12]
 8014ba0:	795b      	ldrb	r3, [r3, #5]
 8014ba2:	2b01      	cmp	r3, #1
 8014ba4:	d101      	bne.n	8014baa <HAL_SUBGHZ_ReadBuffer+0x2e>
 8014ba6:	2302      	movs	r3, #2
 8014ba8:	e03c      	b.n	8014c24 <HAL_SUBGHZ_ReadBuffer+0xa8>
 8014baa:	68fb      	ldr	r3, [r7, #12]
 8014bac:	2201      	movs	r2, #1
 8014bae:	715a      	strb	r2, [r3, #5]

    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 8014bb0:	68f8      	ldr	r0, [r7, #12]
 8014bb2:	f000 f991 	bl	8014ed8 <SUBGHZ_CheckDeviceReady>

    /* NSS = 0 */
    LL_PWR_SelectSUBGHZSPI_NSS();
 8014bb6:	f7ff fd41 	bl	801463c <LL_PWR_SelectSUBGHZSPI_NSS>

    (void)SUBGHZSPI_Transmit(hsubghz, SUBGHZ_RADIO_READ_BUFFER);
 8014bba:	211e      	movs	r1, #30
 8014bbc:	68f8      	ldr	r0, [r7, #12]
 8014bbe:	f000 f8dd 	bl	8014d7c <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, Offset);
 8014bc2:	7afb      	ldrb	r3, [r7, #11]
 8014bc4:	4619      	mov	r1, r3
 8014bc6:	68f8      	ldr	r0, [r7, #12]
 8014bc8:	f000 f8d8 	bl	8014d7c <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, 0x00U);
 8014bcc:	2100      	movs	r1, #0
 8014bce:	68f8      	ldr	r0, [r7, #12]
 8014bd0:	f000 f8d4 	bl	8014d7c <SUBGHZSPI_Transmit>

    for (uint16_t i = 0U; i < Size; i++)
 8014bd4:	2300      	movs	r3, #0
 8014bd6:	82fb      	strh	r3, [r7, #22]
 8014bd8:	e009      	b.n	8014bee <HAL_SUBGHZ_ReadBuffer+0x72>
    {
      (void)SUBGHZSPI_Receive(hsubghz, (pData));
 8014bda:	69b9      	ldr	r1, [r7, #24]
 8014bdc:	68f8      	ldr	r0, [r7, #12]
 8014bde:	f000 f923 	bl	8014e28 <SUBGHZSPI_Receive>
      pData++;
 8014be2:	69bb      	ldr	r3, [r7, #24]
 8014be4:	3301      	adds	r3, #1
 8014be6:	61bb      	str	r3, [r7, #24]
    for (uint16_t i = 0U; i < Size; i++)
 8014be8:	8afb      	ldrh	r3, [r7, #22]
 8014bea:	3301      	adds	r3, #1
 8014bec:	82fb      	strh	r3, [r7, #22]
 8014bee:	8afa      	ldrh	r2, [r7, #22]
 8014bf0:	893b      	ldrh	r3, [r7, #8]
 8014bf2:	429a      	cmp	r2, r3
 8014bf4:	d3f1      	bcc.n	8014bda <HAL_SUBGHZ_ReadBuffer+0x5e>
    }

    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 8014bf6:	f7ff fd11 	bl	801461c <LL_PWR_UnselectSUBGHZSPI_NSS>

    (void)SUBGHZ_WaitOnBusy(hsubghz);
 8014bfa:	68f8      	ldr	r0, [r7, #12]
 8014bfc:	f000 f990 	bl	8014f20 <SUBGHZ_WaitOnBusy>

    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 8014c00:	68fb      	ldr	r3, [r7, #12]
 8014c02:	689b      	ldr	r3, [r3, #8]
 8014c04:	2b00      	cmp	r3, #0
 8014c06:	d002      	beq.n	8014c0e <HAL_SUBGHZ_ReadBuffer+0x92>
    {
      status = HAL_ERROR;
 8014c08:	2301      	movs	r3, #1
 8014c0a:	77fb      	strb	r3, [r7, #31]
 8014c0c:	e001      	b.n	8014c12 <HAL_SUBGHZ_ReadBuffer+0x96>
    }
    else
    {
      status = HAL_OK;
 8014c0e:	2300      	movs	r3, #0
 8014c10:	77fb      	strb	r3, [r7, #31]
    }

    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 8014c12:	68fb      	ldr	r3, [r7, #12]
 8014c14:	2201      	movs	r2, #1
 8014c16:	719a      	strb	r2, [r3, #6]

    /* Process Unlocked */
    __HAL_UNLOCK(hsubghz);
 8014c18:	68fb      	ldr	r3, [r7, #12]
 8014c1a:	2200      	movs	r2, #0
 8014c1c:	715a      	strb	r2, [r3, #5]

    return status;
 8014c1e:	7ffb      	ldrb	r3, [r7, #31]
 8014c20:	e000      	b.n	8014c24 <HAL_SUBGHZ_ReadBuffer+0xa8>
  }
  else
  {
    return HAL_BUSY;
 8014c22:	2302      	movs	r3, #2
  }
}
 8014c24:	4618      	mov	r0, r3
 8014c26:	3720      	adds	r7, #32
 8014c28:	46bd      	mov	sp, r7
 8014c2a:	bd80      	pop	{r7, pc}

08014c2c <HAL_SUBGHZ_IRQHandler>:
  * @param  hsubghz pointer to a SUBGHZ_HandleTypeDef structure that contains
  *               the configuration information for the specified SUBGHZ module.
  * @retval None
  */
void HAL_SUBGHZ_IRQHandler(SUBGHZ_HandleTypeDef *hsubghz)
{
 8014c2c:	b580      	push	{r7, lr}
 8014c2e:	b084      	sub	sp, #16
 8014c30:	af00      	add	r7, sp, #0
 8014c32:	6078      	str	r0, [r7, #4]
  uint8_t tmpisr[2U] = {0U};
 8014c34:	2300      	movs	r3, #0
 8014c36:	81bb      	strh	r3, [r7, #12]
  uint16_t itsource;

  /* Retrieve Interrupts from SUBGHZ Irq Register */
  (void)HAL_SUBGHZ_ExecGetCmd(hsubghz, RADIO_GET_IRQSTATUS, tmpisr, 2U);
 8014c38:	f107 020c 	add.w	r2, r7, #12
 8014c3c:	2302      	movs	r3, #2
 8014c3e:	2112      	movs	r1, #18
 8014c40:	6878      	ldr	r0, [r7, #4]
 8014c42:	f7ff fef4 	bl	8014a2e <HAL_SUBGHZ_ExecGetCmd>
  itsource = tmpisr[0U];
 8014c46:	7b3b      	ldrb	r3, [r7, #12]
 8014c48:	81fb      	strh	r3, [r7, #14]
  itsource = (itsource << 8U) | tmpisr[1U];
 8014c4a:	89fb      	ldrh	r3, [r7, #14]
 8014c4c:	021b      	lsls	r3, r3, #8
 8014c4e:	b21a      	sxth	r2, r3
 8014c50:	7b7b      	ldrb	r3, [r7, #13]
 8014c52:	b21b      	sxth	r3, r3
 8014c54:	4313      	orrs	r3, r2
 8014c56:	b21b      	sxth	r3, r3
 8014c58:	81fb      	strh	r3, [r7, #14]

  /* Clear SUBGHZ Irq Register */
  (void)HAL_SUBGHZ_ExecSetCmd(hsubghz, RADIO_CLR_IRQSTATUS, tmpisr, 2U);
 8014c5a:	f107 020c 	add.w	r2, r7, #12
 8014c5e:	2302      	movs	r3, #2
 8014c60:	2102      	movs	r1, #2
 8014c62:	6878      	ldr	r0, [r7, #4]
 8014c64:	f7ff fe84 	bl	8014970 <HAL_SUBGHZ_ExecSetCmd>

  /* Packet transmission completed Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_TX_CPLT) != RESET)
 8014c68:	89fb      	ldrh	r3, [r7, #14]
 8014c6a:	f003 0301 	and.w	r3, r3, #1
 8014c6e:	2b00      	cmp	r3, #0
 8014c70:	d002      	beq.n	8014c78 <HAL_SUBGHZ_IRQHandler+0x4c>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->TxCpltCallback(hsubghz);
#else
    HAL_SUBGHZ_TxCpltCallback(hsubghz);
 8014c72:	6878      	ldr	r0, [r7, #4]
 8014c74:	f7fa fdc4 	bl	800f800 <HAL_SUBGHZ_TxCpltCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* Packet received Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_RX_CPLT) != RESET)
 8014c78:	89fb      	ldrh	r3, [r7, #14]
 8014c7a:	085b      	lsrs	r3, r3, #1
 8014c7c:	f003 0301 	and.w	r3, r3, #1
 8014c80:	2b00      	cmp	r3, #0
 8014c82:	d002      	beq.n	8014c8a <HAL_SUBGHZ_IRQHandler+0x5e>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->RxCpltCallback(hsubghz);
#else
    HAL_SUBGHZ_RxCpltCallback(hsubghz);
 8014c84:	6878      	ldr	r0, [r7, #4]
 8014c86:	f7fa fdc9 	bl	800f81c <HAL_SUBGHZ_RxCpltCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* Preamble Detected Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_PREAMBLE_DETECTED) != RESET)
 8014c8a:	89fb      	ldrh	r3, [r7, #14]
 8014c8c:	089b      	lsrs	r3, r3, #2
 8014c8e:	f003 0301 	and.w	r3, r3, #1
 8014c92:	2b00      	cmp	r3, #0
 8014c94:	d002      	beq.n	8014c9c <HAL_SUBGHZ_IRQHandler+0x70>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->PreambleDetectedCallback(hsubghz);
#else
    HAL_SUBGHZ_PreambleDetectedCallback(hsubghz);
 8014c96:	6878      	ldr	r0, [r7, #4]
 8014c98:	f7fa fe18 	bl	800f8cc <HAL_SUBGHZ_PreambleDetectedCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /*  Valid sync word detected Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_SYNCWORD_VALID) != RESET)
 8014c9c:	89fb      	ldrh	r3, [r7, #14]
 8014c9e:	08db      	lsrs	r3, r3, #3
 8014ca0:	f003 0301 	and.w	r3, r3, #1
 8014ca4:	2b00      	cmp	r3, #0
 8014ca6:	d002      	beq.n	8014cae <HAL_SUBGHZ_IRQHandler+0x82>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->SyncWordValidCallback(hsubghz);
#else
    HAL_SUBGHZ_SyncWordValidCallback(hsubghz);
 8014ca8:	6878      	ldr	r0, [r7, #4]
 8014caa:	f7fa fe1d 	bl	800f8e8 <HAL_SUBGHZ_SyncWordValidCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* Valid LoRa header received Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_HEADER_VALID) != RESET)
 8014cae:	89fb      	ldrh	r3, [r7, #14]
 8014cb0:	091b      	lsrs	r3, r3, #4
 8014cb2:	f003 0301 	and.w	r3, r3, #1
 8014cb6:	2b00      	cmp	r3, #0
 8014cb8:	d002      	beq.n	8014cc0 <HAL_SUBGHZ_IRQHandler+0x94>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->HeaderValidCallback(hsubghz);
#else
    HAL_SUBGHZ_HeaderValidCallback(hsubghz);
 8014cba:	6878      	ldr	r0, [r7, #4]
 8014cbc:	f7fa fe22 	bl	800f904 <HAL_SUBGHZ_HeaderValidCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* LoRa header CRC error Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_HEADER_ERROR) != RESET)
 8014cc0:	89fb      	ldrh	r3, [r7, #14]
 8014cc2:	095b      	lsrs	r3, r3, #5
 8014cc4:	f003 0301 	and.w	r3, r3, #1
 8014cc8:	2b00      	cmp	r3, #0
 8014cca:	d002      	beq.n	8014cd2 <HAL_SUBGHZ_IRQHandler+0xa6>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->HeaderErrorCallback(hsubghz);
#else
    HAL_SUBGHZ_HeaderErrorCallback(hsubghz);
 8014ccc:	6878      	ldr	r0, [r7, #4]
 8014cce:	f7fa fdef 	bl	800f8b0 <HAL_SUBGHZ_HeaderErrorCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* Wrong CRC received Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_CRC_ERROR) != RESET)
 8014cd2:	89fb      	ldrh	r3, [r7, #14]
 8014cd4:	099b      	lsrs	r3, r3, #6
 8014cd6:	f003 0301 	and.w	r3, r3, #1
 8014cda:	2b00      	cmp	r3, #0
 8014cdc:	d002      	beq.n	8014ce4 <HAL_SUBGHZ_IRQHandler+0xb8>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->CRCErrorCallback(hsubghz);
#else
    HAL_SUBGHZ_CRCErrorCallback(hsubghz);
 8014cde:	6878      	ldr	r0, [r7, #4]
 8014ce0:	f7fa fdaa 	bl	800f838 <HAL_SUBGHZ_CRCErrorCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* Channel activity detection finished Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_CAD_DONE) != RESET)
 8014ce4:	89fb      	ldrh	r3, [r7, #14]
 8014ce6:	09db      	lsrs	r3, r3, #7
 8014ce8:	f003 0301 	and.w	r3, r3, #1
 8014cec:	2b00      	cmp	r3, #0
 8014cee:	d00e      	beq.n	8014d0e <HAL_SUBGHZ_IRQHandler+0xe2>
    {
      hsubghz->CADStatusCallback(hsubghz, HAL_SUBGHZ_CAD_CLEAR);
    }
#else
    /* Channel activity Detected Interrupt */
    if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_CAD_ACTIVITY_DETECTED) != RESET)
 8014cf0:	89fb      	ldrh	r3, [r7, #14]
 8014cf2:	0a1b      	lsrs	r3, r3, #8
 8014cf4:	f003 0301 	and.w	r3, r3, #1
 8014cf8:	2b00      	cmp	r3, #0
 8014cfa:	d004      	beq.n	8014d06 <HAL_SUBGHZ_IRQHandler+0xda>
    {
      HAL_SUBGHZ_CADStatusCallback(hsubghz, HAL_SUBGHZ_CAD_DETECTED);
 8014cfc:	2101      	movs	r1, #1
 8014cfe:	6878      	ldr	r0, [r7, #4]
 8014d00:	f7fa fda8 	bl	800f854 <HAL_SUBGHZ_CADStatusCallback>
 8014d04:	e003      	b.n	8014d0e <HAL_SUBGHZ_IRQHandler+0xe2>
    }
    else
    {
      HAL_SUBGHZ_CADStatusCallback(hsubghz, HAL_SUBGHZ_CAD_CLEAR);
 8014d06:	2100      	movs	r1, #0
 8014d08:	6878      	ldr	r0, [r7, #4]
 8014d0a:	f7fa fda3 	bl	800f854 <HAL_SUBGHZ_CADStatusCallback>
    }
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* Rx or Tx Timeout Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_RX_TX_TIMEOUT) != RESET)
 8014d0e:	89fb      	ldrh	r3, [r7, #14]
 8014d10:	0a5b      	lsrs	r3, r3, #9
 8014d12:	f003 0301 	and.w	r3, r3, #1
 8014d16:	2b00      	cmp	r3, #0
 8014d18:	d002      	beq.n	8014d20 <HAL_SUBGHZ_IRQHandler+0xf4>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->RxTxTimeoutCallback(hsubghz);
#else
    HAL_SUBGHZ_RxTxTimeoutCallback(hsubghz);
 8014d1a:	6878      	ldr	r0, [r7, #4]
 8014d1c:	f7fa fdb8 	bl	800f890 <HAL_SUBGHZ_RxTxTimeoutCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* LR_FHSS Hop interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_LR_FHSS_HOP) != RESET)
 8014d20:	89fb      	ldrh	r3, [r7, #14]
 8014d22:	0b9b      	lsrs	r3, r3, #14
 8014d24:	f003 0301 	and.w	r3, r3, #1
 8014d28:	2b00      	cmp	r3, #0
 8014d2a:	d002      	beq.n	8014d32 <HAL_SUBGHZ_IRQHandler+0x106>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->LrFhssHopCallback(hsubghz);
#else
    HAL_SUBGHZ_LrFhssHopCallback(hsubghz);
 8014d2c:	6878      	ldr	r0, [r7, #4]
 8014d2e:	f7fa fdf7 	bl	800f920 <HAL_SUBGHZ_LrFhssHopCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }
}
 8014d32:	bf00      	nop
 8014d34:	3710      	adds	r7, #16
 8014d36:	46bd      	mov	sp, r7
 8014d38:	bd80      	pop	{r7, pc}
	...

08014d3c <SUBGHZSPI_Init>:
  * @brief  Initializes the SUBGHZSPI peripheral
  * @param  BaudratePrescaler SPI Baudrate prescaler
  * @retval None
  */
void SUBGHZSPI_Init(uint32_t BaudratePrescaler)
{
 8014d3c:	b480      	push	{r7}
 8014d3e:	b083      	sub	sp, #12
 8014d40:	af00      	add	r7, sp, #0
 8014d42:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SUBGHZ_ALL_INSTANCE(SUBGHZSPI));

  /* Disable SUBGHZSPI Peripheral */
  CLEAR_BIT(SUBGHZSPI->CR1, SPI_CR1_SPE);
 8014d44:	4b0c      	ldr	r3, [pc, #48]	; (8014d78 <SUBGHZSPI_Init+0x3c>)
 8014d46:	681b      	ldr	r3, [r3, #0]
 8014d48:	4a0b      	ldr	r2, [pc, #44]	; (8014d78 <SUBGHZSPI_Init+0x3c>)
 8014d4a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8014d4e:	6013      	str	r3, [r2, #0]
   *       NSS management: Internal (Done with External bit inside PWR        *
   *  Communication speed: BaudratePrescaler                             *
   *            First bit: MSB                                                *
   *      CRC calculation: Disable                                            *
   *--------------------------------------------------------------------------*/
  WRITE_REG(SUBGHZSPI->CR1, (SPI_CR1_MSTR | SPI_CR1_SSI | BaudratePrescaler | SPI_CR1_SSM));
 8014d50:	4a09      	ldr	r2, [pc, #36]	; (8014d78 <SUBGHZSPI_Init+0x3c>)
 8014d52:	687b      	ldr	r3, [r7, #4]
 8014d54:	f443 7341 	orr.w	r3, r3, #772	; 0x304
 8014d58:	6013      	str	r3, [r2, #0]
   *            Data Size: 8bits                                              *
   *              TI Mode: Disable                                            *
   *            NSS Pulse: Disable                                            *
   *    Rx FIFO Threshold: 8bits                                              *
   *--------------------------------------------------------------------------*/
  WRITE_REG(SUBGHZSPI->CR2, (SPI_CR2_FRXTH |  SPI_CR2_DS_0 | SPI_CR2_DS_1 | SPI_CR2_DS_2));
 8014d5a:	4b07      	ldr	r3, [pc, #28]	; (8014d78 <SUBGHZSPI_Init+0x3c>)
 8014d5c:	f44f 52b8 	mov.w	r2, #5888	; 0x1700
 8014d60:	605a      	str	r2, [r3, #4]

  /* Enable SUBGHZSPI Peripheral */
  SET_BIT(SUBGHZSPI->CR1, SPI_CR1_SPE);
 8014d62:	4b05      	ldr	r3, [pc, #20]	; (8014d78 <SUBGHZSPI_Init+0x3c>)
 8014d64:	681b      	ldr	r3, [r3, #0]
 8014d66:	4a04      	ldr	r2, [pc, #16]	; (8014d78 <SUBGHZSPI_Init+0x3c>)
 8014d68:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8014d6c:	6013      	str	r3, [r2, #0]
}
 8014d6e:	bf00      	nop
 8014d70:	370c      	adds	r7, #12
 8014d72:	46bd      	mov	sp, r7
 8014d74:	bc80      	pop	{r7}
 8014d76:	4770      	bx	lr
 8014d78:	58010000 	.word	0x58010000

08014d7c <SUBGHZSPI_Transmit>:
  * @param  Data  data to transmit
  * @retval HAL status
  */
HAL_StatusTypeDef SUBGHZSPI_Transmit(SUBGHZ_HandleTypeDef *hsubghz,
                                     uint8_t Data)
{
 8014d7c:	b480      	push	{r7}
 8014d7e:	b087      	sub	sp, #28
 8014d80:	af00      	add	r7, sp, #0
 8014d82:	6078      	str	r0, [r7, #4]
 8014d84:	460b      	mov	r3, r1
 8014d86:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef status = HAL_OK;
 8014d88:	2300      	movs	r3, #0
 8014d8a:	75fb      	strb	r3, [r7, #23]
  __IO uint32_t count;

  /* Handle Tx transmission from SUBGHZSPI peripheral to Radio ****************/
  /* Initialize Timeout */
  count = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_DEFAULT_LOOP_TIME;
 8014d8c:	4b23      	ldr	r3, [pc, #140]	; (8014e1c <SUBGHZSPI_Transmit+0xa0>)
 8014d8e:	681a      	ldr	r2, [r3, #0]
 8014d90:	4613      	mov	r3, r2
 8014d92:	00db      	lsls	r3, r3, #3
 8014d94:	1a9b      	subs	r3, r3, r2
 8014d96:	009b      	lsls	r3, r3, #2
 8014d98:	0cdb      	lsrs	r3, r3, #19
 8014d9a:	2264      	movs	r2, #100	; 0x64
 8014d9c:	fb02 f303 	mul.w	r3, r2, r3
 8014da0:	60fb      	str	r3, [r7, #12]

  /* Wait until TXE flag is set */
  do
  {
    if (count == 0U)
 8014da2:	68fb      	ldr	r3, [r7, #12]
 8014da4:	2b00      	cmp	r3, #0
 8014da6:	d105      	bne.n	8014db4 <SUBGHZSPI_Transmit+0x38>
    {
      status = HAL_ERROR;
 8014da8:	2301      	movs	r3, #1
 8014daa:	75fb      	strb	r3, [r7, #23]
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_TIMEOUT;
 8014dac:	687b      	ldr	r3, [r7, #4]
 8014dae:	2201      	movs	r2, #1
 8014db0:	609a      	str	r2, [r3, #8]
      break;
 8014db2:	e008      	b.n	8014dc6 <SUBGHZSPI_Transmit+0x4a>
    }
    count--;
 8014db4:	68fb      	ldr	r3, [r7, #12]
 8014db6:	3b01      	subs	r3, #1
 8014db8:	60fb      	str	r3, [r7, #12]
  } while (READ_BIT(SUBGHZSPI->SR, SPI_SR_TXE) != (SPI_SR_TXE));
 8014dba:	4b19      	ldr	r3, [pc, #100]	; (8014e20 <SUBGHZSPI_Transmit+0xa4>)
 8014dbc:	689b      	ldr	r3, [r3, #8]
 8014dbe:	f003 0302 	and.w	r3, r3, #2
 8014dc2:	2b02      	cmp	r3, #2
 8014dc4:	d1ed      	bne.n	8014da2 <SUBGHZSPI_Transmit+0x26>

  /* Transmit Data*/
#if defined (__GNUC__)
  __IO uint8_t *spidr = ((__IO uint8_t *)&SUBGHZSPI->DR);
 8014dc6:	4b17      	ldr	r3, [pc, #92]	; (8014e24 <SUBGHZSPI_Transmit+0xa8>)
 8014dc8:	613b      	str	r3, [r7, #16]
  *spidr = Data;
 8014dca:	693b      	ldr	r3, [r7, #16]
 8014dcc:	78fa      	ldrb	r2, [r7, #3]
 8014dce:	701a      	strb	r2, [r3, #0]
  *((__IO uint8_t *)&SUBGHZSPI->DR) = Data;
#endif /* __GNUC__ */

  /* Handle Rx transmission from SUBGHZSPI peripheral to Radio ****************/
  /* Initialize Timeout */
  count = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_DEFAULT_LOOP_TIME;
 8014dd0:	4b12      	ldr	r3, [pc, #72]	; (8014e1c <SUBGHZSPI_Transmit+0xa0>)
 8014dd2:	681a      	ldr	r2, [r3, #0]
 8014dd4:	4613      	mov	r3, r2
 8014dd6:	00db      	lsls	r3, r3, #3
 8014dd8:	1a9b      	subs	r3, r3, r2
 8014dda:	009b      	lsls	r3, r3, #2
 8014ddc:	0cdb      	lsrs	r3, r3, #19
 8014dde:	2264      	movs	r2, #100	; 0x64
 8014de0:	fb02 f303 	mul.w	r3, r2, r3
 8014de4:	60fb      	str	r3, [r7, #12]

  /* Wait until RXNE flag is set */
  do
  {
    if (count == 0U)
 8014de6:	68fb      	ldr	r3, [r7, #12]
 8014de8:	2b00      	cmp	r3, #0
 8014dea:	d105      	bne.n	8014df8 <SUBGHZSPI_Transmit+0x7c>
    {
      status = HAL_ERROR;
 8014dec:	2301      	movs	r3, #1
 8014dee:	75fb      	strb	r3, [r7, #23]
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_TIMEOUT;
 8014df0:	687b      	ldr	r3, [r7, #4]
 8014df2:	2201      	movs	r2, #1
 8014df4:	609a      	str	r2, [r3, #8]
      break;
 8014df6:	e008      	b.n	8014e0a <SUBGHZSPI_Transmit+0x8e>
    }
    count--;
 8014df8:	68fb      	ldr	r3, [r7, #12]
 8014dfa:	3b01      	subs	r3, #1
 8014dfc:	60fb      	str	r3, [r7, #12]
  } while (READ_BIT(SUBGHZSPI->SR, SPI_SR_RXNE) != (SPI_SR_RXNE));
 8014dfe:	4b08      	ldr	r3, [pc, #32]	; (8014e20 <SUBGHZSPI_Transmit+0xa4>)
 8014e00:	689b      	ldr	r3, [r3, #8]
 8014e02:	f003 0301 	and.w	r3, r3, #1
 8014e06:	2b01      	cmp	r3, #1
 8014e08:	d1ed      	bne.n	8014de6 <SUBGHZSPI_Transmit+0x6a>

  /* Flush Rx data */
  READ_REG(SUBGHZSPI->DR);
 8014e0a:	4b05      	ldr	r3, [pc, #20]	; (8014e20 <SUBGHZSPI_Transmit+0xa4>)
 8014e0c:	68db      	ldr	r3, [r3, #12]

  return status;
 8014e0e:	7dfb      	ldrb	r3, [r7, #23]
}
 8014e10:	4618      	mov	r0, r3
 8014e12:	371c      	adds	r7, #28
 8014e14:	46bd      	mov	sp, r7
 8014e16:	bc80      	pop	{r7}
 8014e18:	4770      	bx	lr
 8014e1a:	bf00      	nop
 8014e1c:	20000428 	.word	0x20000428
 8014e20:	58010000 	.word	0x58010000
 8014e24:	5801000c 	.word	0x5801000c

08014e28 <SUBGHZSPI_Receive>:
  * @param  pData  pointer on data to receive
  * @retval HAL status
  */
HAL_StatusTypeDef SUBGHZSPI_Receive(SUBGHZ_HandleTypeDef *hsubghz,
                                    uint8_t *pData)
{
 8014e28:	b480      	push	{r7}
 8014e2a:	b087      	sub	sp, #28
 8014e2c:	af00      	add	r7, sp, #0
 8014e2e:	6078      	str	r0, [r7, #4]
 8014e30:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8014e32:	2300      	movs	r3, #0
 8014e34:	75fb      	strb	r3, [r7, #23]
  __IO uint32_t count;

  /* Handle Tx transmission from SUBGHZSPI peripheral to Radio ****************/
  /* Initialize Timeout */
  count = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_DEFAULT_LOOP_TIME;
 8014e36:	4b25      	ldr	r3, [pc, #148]	; (8014ecc <SUBGHZSPI_Receive+0xa4>)
 8014e38:	681a      	ldr	r2, [r3, #0]
 8014e3a:	4613      	mov	r3, r2
 8014e3c:	00db      	lsls	r3, r3, #3
 8014e3e:	1a9b      	subs	r3, r3, r2
 8014e40:	009b      	lsls	r3, r3, #2
 8014e42:	0cdb      	lsrs	r3, r3, #19
 8014e44:	2264      	movs	r2, #100	; 0x64
 8014e46:	fb02 f303 	mul.w	r3, r2, r3
 8014e4a:	60fb      	str	r3, [r7, #12]

  /* Wait until TXE flag is set */
  do
  {
    if (count == 0U)
 8014e4c:	68fb      	ldr	r3, [r7, #12]
 8014e4e:	2b00      	cmp	r3, #0
 8014e50:	d105      	bne.n	8014e5e <SUBGHZSPI_Receive+0x36>
    {
      status = HAL_ERROR;
 8014e52:	2301      	movs	r3, #1
 8014e54:	75fb      	strb	r3, [r7, #23]
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_TIMEOUT;
 8014e56:	687b      	ldr	r3, [r7, #4]
 8014e58:	2201      	movs	r2, #1
 8014e5a:	609a      	str	r2, [r3, #8]
      break;
 8014e5c:	e008      	b.n	8014e70 <SUBGHZSPI_Receive+0x48>
    }
    count--;
 8014e5e:	68fb      	ldr	r3, [r7, #12]
 8014e60:	3b01      	subs	r3, #1
 8014e62:	60fb      	str	r3, [r7, #12]
  } while (READ_BIT(SUBGHZSPI->SR, SPI_SR_TXE) != (SPI_SR_TXE));
 8014e64:	4b1a      	ldr	r3, [pc, #104]	; (8014ed0 <SUBGHZSPI_Receive+0xa8>)
 8014e66:	689b      	ldr	r3, [r3, #8]
 8014e68:	f003 0302 	and.w	r3, r3, #2
 8014e6c:	2b02      	cmp	r3, #2
 8014e6e:	d1ed      	bne.n	8014e4c <SUBGHZSPI_Receive+0x24>

  /* Transmit Data*/
#if defined (__GNUC__)
  __IO uint8_t *spidr = ((__IO uint8_t *)&SUBGHZSPI->DR);
 8014e70:	4b18      	ldr	r3, [pc, #96]	; (8014ed4 <SUBGHZSPI_Receive+0xac>)
 8014e72:	613b      	str	r3, [r7, #16]
  *spidr = SUBGHZ_DUMMY_DATA;
 8014e74:	693b      	ldr	r3, [r7, #16]
 8014e76:	22ff      	movs	r2, #255	; 0xff
 8014e78:	701a      	strb	r2, [r3, #0]
  *((__IO uint8_t *)&SUBGHZSPI->DR) = SUBGHZ_DUMMY_DATA;
#endif /* __GNUC__ */

  /* Handle Rx transmission from SUBGHZSPI peripheral to Radio ****************/
  /* Initialize Timeout */
  count = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_DEFAULT_LOOP_TIME;
 8014e7a:	4b14      	ldr	r3, [pc, #80]	; (8014ecc <SUBGHZSPI_Receive+0xa4>)
 8014e7c:	681a      	ldr	r2, [r3, #0]
 8014e7e:	4613      	mov	r3, r2
 8014e80:	00db      	lsls	r3, r3, #3
 8014e82:	1a9b      	subs	r3, r3, r2
 8014e84:	009b      	lsls	r3, r3, #2
 8014e86:	0cdb      	lsrs	r3, r3, #19
 8014e88:	2264      	movs	r2, #100	; 0x64
 8014e8a:	fb02 f303 	mul.w	r3, r2, r3
 8014e8e:	60fb      	str	r3, [r7, #12]

  /* Wait until RXNE flag is set */
  do
  {
    if (count == 0U)
 8014e90:	68fb      	ldr	r3, [r7, #12]
 8014e92:	2b00      	cmp	r3, #0
 8014e94:	d105      	bne.n	8014ea2 <SUBGHZSPI_Receive+0x7a>
    {
      status = HAL_ERROR;
 8014e96:	2301      	movs	r3, #1
 8014e98:	75fb      	strb	r3, [r7, #23]
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_TIMEOUT;
 8014e9a:	687b      	ldr	r3, [r7, #4]
 8014e9c:	2201      	movs	r2, #1
 8014e9e:	609a      	str	r2, [r3, #8]
      break;
 8014ea0:	e008      	b.n	8014eb4 <SUBGHZSPI_Receive+0x8c>
    }
    count--;
 8014ea2:	68fb      	ldr	r3, [r7, #12]
 8014ea4:	3b01      	subs	r3, #1
 8014ea6:	60fb      	str	r3, [r7, #12]
  } while (READ_BIT(SUBGHZSPI->SR, SPI_SR_RXNE) != (SPI_SR_RXNE));
 8014ea8:	4b09      	ldr	r3, [pc, #36]	; (8014ed0 <SUBGHZSPI_Receive+0xa8>)
 8014eaa:	689b      	ldr	r3, [r3, #8]
 8014eac:	f003 0301 	and.w	r3, r3, #1
 8014eb0:	2b01      	cmp	r3, #1
 8014eb2:	d1ed      	bne.n	8014e90 <SUBGHZSPI_Receive+0x68>

  /* Retrieve pData */
  *pData = (uint8_t)(READ_REG(SUBGHZSPI->DR));
 8014eb4:	4b06      	ldr	r3, [pc, #24]	; (8014ed0 <SUBGHZSPI_Receive+0xa8>)
 8014eb6:	68db      	ldr	r3, [r3, #12]
 8014eb8:	b2da      	uxtb	r2, r3
 8014eba:	683b      	ldr	r3, [r7, #0]
 8014ebc:	701a      	strb	r2, [r3, #0]

  return status;
 8014ebe:	7dfb      	ldrb	r3, [r7, #23]
}
 8014ec0:	4618      	mov	r0, r3
 8014ec2:	371c      	adds	r7, #28
 8014ec4:	46bd      	mov	sp, r7
 8014ec6:	bc80      	pop	{r7}
 8014ec8:	4770      	bx	lr
 8014eca:	bf00      	nop
 8014ecc:	20000428 	.word	0x20000428
 8014ed0:	58010000 	.word	0x58010000
 8014ed4:	5801000c 	.word	0x5801000c

08014ed8 <SUBGHZ_CheckDeviceReady>:
  * @param  hsubghz pointer to a SUBGHZ_HandleTypeDef structure that contains
  *         the handle information for SUBGHZ module.
  * @retval HAL status
  */
HAL_StatusTypeDef SUBGHZ_CheckDeviceReady(SUBGHZ_HandleTypeDef *hsubghz)
{
 8014ed8:	b580      	push	{r7, lr}
 8014eda:	b084      	sub	sp, #16
 8014edc:	af00      	add	r7, sp, #0
 8014ede:	6078      	str	r0, [r7, #4]
  __IO uint32_t count;

  /* Wakeup radio in case of sleep mode: Select-Unselect radio */
  if (hsubghz->DeepSleep == SUBGHZ_DEEP_SLEEP_ENABLE)
 8014ee0:	687b      	ldr	r3, [r7, #4]
 8014ee2:	791b      	ldrb	r3, [r3, #4]
 8014ee4:	2b01      	cmp	r3, #1
 8014ee6:	d111      	bne.n	8014f0c <SUBGHZ_CheckDeviceReady+0x34>
  {
    /* Initialize NSS switch Delay */
    count  = SUBGHZ_NSS_LOOP_TIME;
 8014ee8:	4b0c      	ldr	r3, [pc, #48]	; (8014f1c <SUBGHZ_CheckDeviceReady+0x44>)
 8014eea:	681a      	ldr	r2, [r3, #0]
 8014eec:	4613      	mov	r3, r2
 8014eee:	005b      	lsls	r3, r3, #1
 8014ef0:	4413      	add	r3, r2
 8014ef2:	00db      	lsls	r3, r3, #3
 8014ef4:	0c1b      	lsrs	r3, r3, #16
 8014ef6:	60fb      	str	r3, [r7, #12]

    /* NSS = 0; */
    LL_PWR_SelectSUBGHZSPI_NSS();
 8014ef8:	f7ff fba0 	bl	801463c <LL_PWR_SelectSUBGHZSPI_NSS>

    /* Wait Radio wakeup */
    do
    {
      count--;
 8014efc:	68fb      	ldr	r3, [r7, #12]
 8014efe:	3b01      	subs	r3, #1
 8014f00:	60fb      	str	r3, [r7, #12]
    } while (count != 0UL);
 8014f02:	68fb      	ldr	r3, [r7, #12]
 8014f04:	2b00      	cmp	r3, #0
 8014f06:	d1f9      	bne.n	8014efc <SUBGHZ_CheckDeviceReady+0x24>

    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 8014f08:	f7ff fb88 	bl	801461c <LL_PWR_UnselectSUBGHZSPI_NSS>
  }
  return (SUBGHZ_WaitOnBusy(hsubghz));
 8014f0c:	6878      	ldr	r0, [r7, #4]
 8014f0e:	f000 f807 	bl	8014f20 <SUBGHZ_WaitOnBusy>
 8014f12:	4603      	mov	r3, r0
}
 8014f14:	4618      	mov	r0, r3
 8014f16:	3710      	adds	r7, #16
 8014f18:	46bd      	mov	sp, r7
 8014f1a:	bd80      	pop	{r7, pc}
 8014f1c:	20000428 	.word	0x20000428

08014f20 <SUBGHZ_WaitOnBusy>:
  * @param  hsubghz pointer to a SUBGHZ_HandleTypeDef structure that contains
  *         the handle information for SUBGHZ module.
  * @retval HAL status
  */
HAL_StatusTypeDef SUBGHZ_WaitOnBusy(SUBGHZ_HandleTypeDef *hsubghz)
{
 8014f20:	b580      	push	{r7, lr}
 8014f22:	b086      	sub	sp, #24
 8014f24:	af00      	add	r7, sp, #0
 8014f26:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;
  __IO uint32_t count;
  uint32_t mask;

  status = HAL_OK;
 8014f28:	2300      	movs	r3, #0
 8014f2a:	75fb      	strb	r3, [r7, #23]
  count  = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_RFBUSY_LOOP_TIME;
 8014f2c:	4b12      	ldr	r3, [pc, #72]	; (8014f78 <SUBGHZ_WaitOnBusy+0x58>)
 8014f2e:	681a      	ldr	r2, [r3, #0]
 8014f30:	4613      	mov	r3, r2
 8014f32:	005b      	lsls	r3, r3, #1
 8014f34:	4413      	add	r3, r2
 8014f36:	00db      	lsls	r3, r3, #3
 8014f38:	0d1b      	lsrs	r3, r3, #20
 8014f3a:	2264      	movs	r2, #100	; 0x64
 8014f3c:	fb02 f303 	mul.w	r3, r2, r3
 8014f40:	60fb      	str	r3, [r7, #12]

  /* Wait until Busy signal is set */
  do
  {
    mask = LL_PWR_IsActiveFlag_RFBUSYMS();
 8014f42:	f7ff fba9 	bl	8014698 <LL_PWR_IsActiveFlag_RFBUSYMS>
 8014f46:	6138      	str	r0, [r7, #16]

    if (count == 0U)
 8014f48:	68fb      	ldr	r3, [r7, #12]
 8014f4a:	2b00      	cmp	r3, #0
 8014f4c:	d105      	bne.n	8014f5a <SUBGHZ_WaitOnBusy+0x3a>
    {
      status  = HAL_ERROR;
 8014f4e:	2301      	movs	r3, #1
 8014f50:	75fb      	strb	r3, [r7, #23]
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_RF_BUSY;
 8014f52:	687b      	ldr	r3, [r7, #4]
 8014f54:	2202      	movs	r2, #2
 8014f56:	609a      	str	r2, [r3, #8]
      break;
 8014f58:	e009      	b.n	8014f6e <SUBGHZ_WaitOnBusy+0x4e>
    }
    count--;
 8014f5a:	68fb      	ldr	r3, [r7, #12]
 8014f5c:	3b01      	subs	r3, #1
 8014f5e:	60fb      	str	r3, [r7, #12]
  } while ((LL_PWR_IsActiveFlag_RFBUSYS()& mask) == 1UL);
 8014f60:	f7ff fb88 	bl	8014674 <LL_PWR_IsActiveFlag_RFBUSYS>
 8014f64:	4602      	mov	r2, r0
 8014f66:	693b      	ldr	r3, [r7, #16]
 8014f68:	4013      	ands	r3, r2
 8014f6a:	2b01      	cmp	r3, #1
 8014f6c:	d0e9      	beq.n	8014f42 <SUBGHZ_WaitOnBusy+0x22>

  return status;
 8014f6e:	7dfb      	ldrb	r3, [r7, #23]
}
 8014f70:	4618      	mov	r0, r3
 8014f72:	3718      	adds	r7, #24
 8014f74:	46bd      	mov	sp, r7
 8014f76:	bd80      	pop	{r7, pc}
 8014f78:	20000428 	.word	0x20000428

08014f7c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8014f7c:	b580      	push	{r7, lr}
 8014f7e:	b082      	sub	sp, #8
 8014f80:	af00      	add	r7, sp, #0
 8014f82:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8014f84:	687b      	ldr	r3, [r7, #4]
 8014f86:	2b00      	cmp	r3, #0
 8014f88:	d101      	bne.n	8014f8e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8014f8a:	2301      	movs	r3, #1
 8014f8c:	e049      	b.n	8015022 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8014f8e:	687b      	ldr	r3, [r7, #4]
 8014f90:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8014f94:	b2db      	uxtb	r3, r3
 8014f96:	2b00      	cmp	r3, #0
 8014f98:	d106      	bne.n	8014fa8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8014f9a:	687b      	ldr	r3, [r7, #4]
 8014f9c:	2200      	movs	r2, #0
 8014f9e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8014fa2:	6878      	ldr	r0, [r7, #4]
 8014fa4:	f7ee fa24 	bl	80033f0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8014fa8:	687b      	ldr	r3, [r7, #4]
 8014faa:	2202      	movs	r2, #2
 8014fac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8014fb0:	687b      	ldr	r3, [r7, #4]
 8014fb2:	681a      	ldr	r2, [r3, #0]
 8014fb4:	687b      	ldr	r3, [r7, #4]
 8014fb6:	3304      	adds	r3, #4
 8014fb8:	4619      	mov	r1, r3
 8014fba:	4610      	mov	r0, r2
 8014fbc:	f000 f986 	bl	80152cc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8014fc0:	687b      	ldr	r3, [r7, #4]
 8014fc2:	2201      	movs	r2, #1
 8014fc4:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8014fc8:	687b      	ldr	r3, [r7, #4]
 8014fca:	2201      	movs	r2, #1
 8014fcc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8014fd0:	687b      	ldr	r3, [r7, #4]
 8014fd2:	2201      	movs	r2, #1
 8014fd4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8014fd8:	687b      	ldr	r3, [r7, #4]
 8014fda:	2201      	movs	r2, #1
 8014fdc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8014fe0:	687b      	ldr	r3, [r7, #4]
 8014fe2:	2201      	movs	r2, #1
 8014fe4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8014fe8:	687b      	ldr	r3, [r7, #4]
 8014fea:	2201      	movs	r2, #1
 8014fec:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8014ff0:	687b      	ldr	r3, [r7, #4]
 8014ff2:	2201      	movs	r2, #1
 8014ff4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8014ff8:	687b      	ldr	r3, [r7, #4]
 8014ffa:	2201      	movs	r2, #1
 8014ffc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8015000:	687b      	ldr	r3, [r7, #4]
 8015002:	2201      	movs	r2, #1
 8015004:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8015008:	687b      	ldr	r3, [r7, #4]
 801500a:	2201      	movs	r2, #1
 801500c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8015010:	687b      	ldr	r3, [r7, #4]
 8015012:	2201      	movs	r2, #1
 8015014:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8015018:	687b      	ldr	r3, [r7, #4]
 801501a:	2201      	movs	r2, #1
 801501c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8015020:	2300      	movs	r3, #0
}
 8015022:	4618      	mov	r0, r3
 8015024:	3708      	adds	r7, #8
 8015026:	46bd      	mov	sp, r7
 8015028:	bd80      	pop	{r7, pc}
	...

0801502c <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 801502c:	b480      	push	{r7}
 801502e:	b085      	sub	sp, #20
 8015030:	af00      	add	r7, sp, #0
 8015032:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8015034:	687b      	ldr	r3, [r7, #4]
 8015036:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 801503a:	b2db      	uxtb	r3, r3
 801503c:	2b01      	cmp	r3, #1
 801503e:	d001      	beq.n	8015044 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8015040:	2301      	movs	r3, #1
 8015042:	e02e      	b.n	80150a2 <HAL_TIM_Base_Start+0x76>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8015044:	687b      	ldr	r3, [r7, #4]
 8015046:	2202      	movs	r2, #2
 8015048:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 801504c:	687b      	ldr	r3, [r7, #4]
 801504e:	681b      	ldr	r3, [r3, #0]
 8015050:	4a16      	ldr	r2, [pc, #88]	; (80150ac <HAL_TIM_Base_Start+0x80>)
 8015052:	4293      	cmp	r3, r2
 8015054:	d004      	beq.n	8015060 <HAL_TIM_Base_Start+0x34>
 8015056:	687b      	ldr	r3, [r7, #4]
 8015058:	681b      	ldr	r3, [r3, #0]
 801505a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 801505e:	d115      	bne.n	801508c <HAL_TIM_Base_Start+0x60>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8015060:	687b      	ldr	r3, [r7, #4]
 8015062:	681b      	ldr	r3, [r3, #0]
 8015064:	689a      	ldr	r2, [r3, #8]
 8015066:	4b12      	ldr	r3, [pc, #72]	; (80150b0 <HAL_TIM_Base_Start+0x84>)
 8015068:	4013      	ands	r3, r2
 801506a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 801506c:	68fb      	ldr	r3, [r7, #12]
 801506e:	2b06      	cmp	r3, #6
 8015070:	d015      	beq.n	801509e <HAL_TIM_Base_Start+0x72>
 8015072:	68fb      	ldr	r3, [r7, #12]
 8015074:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8015078:	d011      	beq.n	801509e <HAL_TIM_Base_Start+0x72>
    {
      __HAL_TIM_ENABLE(htim);
 801507a:	687b      	ldr	r3, [r7, #4]
 801507c:	681b      	ldr	r3, [r3, #0]
 801507e:	681a      	ldr	r2, [r3, #0]
 8015080:	687b      	ldr	r3, [r7, #4]
 8015082:	681b      	ldr	r3, [r3, #0]
 8015084:	f042 0201 	orr.w	r2, r2, #1
 8015088:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 801508a:	e008      	b.n	801509e <HAL_TIM_Base_Start+0x72>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 801508c:	687b      	ldr	r3, [r7, #4]
 801508e:	681b      	ldr	r3, [r3, #0]
 8015090:	681a      	ldr	r2, [r3, #0]
 8015092:	687b      	ldr	r3, [r7, #4]
 8015094:	681b      	ldr	r3, [r3, #0]
 8015096:	f042 0201 	orr.w	r2, r2, #1
 801509a:	601a      	str	r2, [r3, #0]
 801509c:	e000      	b.n	80150a0 <HAL_TIM_Base_Start+0x74>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 801509e:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80150a0:	2300      	movs	r3, #0
}
 80150a2:	4618      	mov	r0, r3
 80150a4:	3714      	adds	r7, #20
 80150a6:	46bd      	mov	sp, r7
 80150a8:	bc80      	pop	{r7}
 80150aa:	4770      	bx	lr
 80150ac:	40012c00 	.word	0x40012c00
 80150b0:	00010007 	.word	0x00010007

080150b4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80150b4:	b580      	push	{r7, lr}
 80150b6:	b084      	sub	sp, #16
 80150b8:	af00      	add	r7, sp, #0
 80150ba:	6078      	str	r0, [r7, #4]
 80150bc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80150be:	2300      	movs	r3, #0
 80150c0:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80150c2:	687b      	ldr	r3, [r7, #4]
 80150c4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80150c8:	2b01      	cmp	r3, #1
 80150ca:	d101      	bne.n	80150d0 <HAL_TIM_ConfigClockSource+0x1c>
 80150cc:	2302      	movs	r3, #2
 80150ce:	e0b6      	b.n	801523e <HAL_TIM_ConfigClockSource+0x18a>
 80150d0:	687b      	ldr	r3, [r7, #4]
 80150d2:	2201      	movs	r2, #1
 80150d4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80150d8:	687b      	ldr	r3, [r7, #4]
 80150da:	2202      	movs	r2, #2
 80150dc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80150e0:	687b      	ldr	r3, [r7, #4]
 80150e2:	681b      	ldr	r3, [r3, #0]
 80150e4:	689b      	ldr	r3, [r3, #8]
 80150e6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80150e8:	68bb      	ldr	r3, [r7, #8]
 80150ea:	f423 1344 	bic.w	r3, r3, #3211264	; 0x310000
 80150ee:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80150f2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80150f4:	68bb      	ldr	r3, [r7, #8]
 80150f6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80150fa:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80150fc:	687b      	ldr	r3, [r7, #4]
 80150fe:	681b      	ldr	r3, [r3, #0]
 8015100:	68ba      	ldr	r2, [r7, #8]
 8015102:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8015104:	683b      	ldr	r3, [r7, #0]
 8015106:	681b      	ldr	r3, [r3, #0]
 8015108:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 801510c:	d03e      	beq.n	801518c <HAL_TIM_ConfigClockSource+0xd8>
 801510e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8015112:	f200 8087 	bhi.w	8015224 <HAL_TIM_ConfigClockSource+0x170>
 8015116:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 801511a:	f000 8086 	beq.w	801522a <HAL_TIM_ConfigClockSource+0x176>
 801511e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8015122:	d87f      	bhi.n	8015224 <HAL_TIM_ConfigClockSource+0x170>
 8015124:	2b70      	cmp	r3, #112	; 0x70
 8015126:	d01a      	beq.n	801515e <HAL_TIM_ConfigClockSource+0xaa>
 8015128:	2b70      	cmp	r3, #112	; 0x70
 801512a:	d87b      	bhi.n	8015224 <HAL_TIM_ConfigClockSource+0x170>
 801512c:	2b60      	cmp	r3, #96	; 0x60
 801512e:	d050      	beq.n	80151d2 <HAL_TIM_ConfigClockSource+0x11e>
 8015130:	2b60      	cmp	r3, #96	; 0x60
 8015132:	d877      	bhi.n	8015224 <HAL_TIM_ConfigClockSource+0x170>
 8015134:	2b50      	cmp	r3, #80	; 0x50
 8015136:	d03c      	beq.n	80151b2 <HAL_TIM_ConfigClockSource+0xfe>
 8015138:	2b50      	cmp	r3, #80	; 0x50
 801513a:	d873      	bhi.n	8015224 <HAL_TIM_ConfigClockSource+0x170>
 801513c:	2b40      	cmp	r3, #64	; 0x40
 801513e:	d058      	beq.n	80151f2 <HAL_TIM_ConfigClockSource+0x13e>
 8015140:	2b40      	cmp	r3, #64	; 0x40
 8015142:	d86f      	bhi.n	8015224 <HAL_TIM_ConfigClockSource+0x170>
 8015144:	2b30      	cmp	r3, #48	; 0x30
 8015146:	d064      	beq.n	8015212 <HAL_TIM_ConfigClockSource+0x15e>
 8015148:	2b30      	cmp	r3, #48	; 0x30
 801514a:	d86b      	bhi.n	8015224 <HAL_TIM_ConfigClockSource+0x170>
 801514c:	2b20      	cmp	r3, #32
 801514e:	d060      	beq.n	8015212 <HAL_TIM_ConfigClockSource+0x15e>
 8015150:	2b20      	cmp	r3, #32
 8015152:	d867      	bhi.n	8015224 <HAL_TIM_ConfigClockSource+0x170>
 8015154:	2b00      	cmp	r3, #0
 8015156:	d05c      	beq.n	8015212 <HAL_TIM_ConfigClockSource+0x15e>
 8015158:	2b10      	cmp	r3, #16
 801515a:	d05a      	beq.n	8015212 <HAL_TIM_ConfigClockSource+0x15e>
 801515c:	e062      	b.n	8015224 <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 801515e:	687b      	ldr	r3, [r7, #4]
 8015160:	6818      	ldr	r0, [r3, #0]
 8015162:	683b      	ldr	r3, [r7, #0]
 8015164:	6899      	ldr	r1, [r3, #8]
 8015166:	683b      	ldr	r3, [r7, #0]
 8015168:	685a      	ldr	r2, [r3, #4]
 801516a:	683b      	ldr	r3, [r7, #0]
 801516c:	68db      	ldr	r3, [r3, #12]
 801516e:	f000 fa1d 	bl	80155ac <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8015172:	687b      	ldr	r3, [r7, #4]
 8015174:	681b      	ldr	r3, [r3, #0]
 8015176:	689b      	ldr	r3, [r3, #8]
 8015178:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 801517a:	68bb      	ldr	r3, [r7, #8]
 801517c:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8015180:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8015182:	687b      	ldr	r3, [r7, #4]
 8015184:	681b      	ldr	r3, [r3, #0]
 8015186:	68ba      	ldr	r2, [r7, #8]
 8015188:	609a      	str	r2, [r3, #8]
      break;
 801518a:	e04f      	b.n	801522c <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 801518c:	687b      	ldr	r3, [r7, #4]
 801518e:	6818      	ldr	r0, [r3, #0]
 8015190:	683b      	ldr	r3, [r7, #0]
 8015192:	6899      	ldr	r1, [r3, #8]
 8015194:	683b      	ldr	r3, [r7, #0]
 8015196:	685a      	ldr	r2, [r3, #4]
 8015198:	683b      	ldr	r3, [r7, #0]
 801519a:	68db      	ldr	r3, [r3, #12]
 801519c:	f000 fa06 	bl	80155ac <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80151a0:	687b      	ldr	r3, [r7, #4]
 80151a2:	681b      	ldr	r3, [r3, #0]
 80151a4:	689a      	ldr	r2, [r3, #8]
 80151a6:	687b      	ldr	r3, [r7, #4]
 80151a8:	681b      	ldr	r3, [r3, #0]
 80151aa:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80151ae:	609a      	str	r2, [r3, #8]
      break;
 80151b0:	e03c      	b.n	801522c <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80151b2:	687b      	ldr	r3, [r7, #4]
 80151b4:	6818      	ldr	r0, [r3, #0]
 80151b6:	683b      	ldr	r3, [r7, #0]
 80151b8:	6859      	ldr	r1, [r3, #4]
 80151ba:	683b      	ldr	r3, [r7, #0]
 80151bc:	68db      	ldr	r3, [r3, #12]
 80151be:	461a      	mov	r2, r3
 80151c0:	f000 f97b 	bl	80154ba <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80151c4:	687b      	ldr	r3, [r7, #4]
 80151c6:	681b      	ldr	r3, [r3, #0]
 80151c8:	2150      	movs	r1, #80	; 0x50
 80151ca:	4618      	mov	r0, r3
 80151cc:	f000 f9d2 	bl	8015574 <TIM_ITRx_SetConfig>
      break;
 80151d0:	e02c      	b.n	801522c <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80151d2:	687b      	ldr	r3, [r7, #4]
 80151d4:	6818      	ldr	r0, [r3, #0]
 80151d6:	683b      	ldr	r3, [r7, #0]
 80151d8:	6859      	ldr	r1, [r3, #4]
 80151da:	683b      	ldr	r3, [r7, #0]
 80151dc:	68db      	ldr	r3, [r3, #12]
 80151de:	461a      	mov	r2, r3
 80151e0:	f000 f999 	bl	8015516 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80151e4:	687b      	ldr	r3, [r7, #4]
 80151e6:	681b      	ldr	r3, [r3, #0]
 80151e8:	2160      	movs	r1, #96	; 0x60
 80151ea:	4618      	mov	r0, r3
 80151ec:	f000 f9c2 	bl	8015574 <TIM_ITRx_SetConfig>
      break;
 80151f0:	e01c      	b.n	801522c <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80151f2:	687b      	ldr	r3, [r7, #4]
 80151f4:	6818      	ldr	r0, [r3, #0]
 80151f6:	683b      	ldr	r3, [r7, #0]
 80151f8:	6859      	ldr	r1, [r3, #4]
 80151fa:	683b      	ldr	r3, [r7, #0]
 80151fc:	68db      	ldr	r3, [r3, #12]
 80151fe:	461a      	mov	r2, r3
 8015200:	f000 f95b 	bl	80154ba <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8015204:	687b      	ldr	r3, [r7, #4]
 8015206:	681b      	ldr	r3, [r3, #0]
 8015208:	2140      	movs	r1, #64	; 0x40
 801520a:	4618      	mov	r0, r3
 801520c:	f000 f9b2 	bl	8015574 <TIM_ITRx_SetConfig>
      break;
 8015210:	e00c      	b.n	801522c <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8015212:	687b      	ldr	r3, [r7, #4]
 8015214:	681a      	ldr	r2, [r3, #0]
 8015216:	683b      	ldr	r3, [r7, #0]
 8015218:	681b      	ldr	r3, [r3, #0]
 801521a:	4619      	mov	r1, r3
 801521c:	4610      	mov	r0, r2
 801521e:	f000 f9a9 	bl	8015574 <TIM_ITRx_SetConfig>
      break;
 8015222:	e003      	b.n	801522c <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 8015224:	2301      	movs	r3, #1
 8015226:	73fb      	strb	r3, [r7, #15]
      break;
 8015228:	e000      	b.n	801522c <HAL_TIM_ConfigClockSource+0x178>
      break;
 801522a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 801522c:	687b      	ldr	r3, [r7, #4]
 801522e:	2201      	movs	r2, #1
 8015230:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8015234:	687b      	ldr	r3, [r7, #4]
 8015236:	2200      	movs	r2, #0
 8015238:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 801523c:	7bfb      	ldrb	r3, [r7, #15]
}
 801523e:	4618      	mov	r0, r3
 8015240:	3710      	adds	r7, #16
 8015242:	46bd      	mov	sp, r7
 8015244:	bd80      	pop	{r7, pc}

08015246 <HAL_TIM_SlaveConfigSynchro>:
  *         timer input or external trigger input) and the Slave mode
  *         (Disable, Reset, Gated, Trigger, External clock mode 1).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_SlaveConfigSynchro(TIM_HandleTypeDef *htim, const TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 8015246:	b580      	push	{r7, lr}
 8015248:	b082      	sub	sp, #8
 801524a:	af00      	add	r7, sp, #0
 801524c:	6078      	str	r0, [r7, #4]
 801524e:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_SLAVE_INSTANCE(htim->Instance));
  assert_param(IS_TIM_SLAVE_MODE(sSlaveConfig->SlaveMode));
  assert_param(IS_TIM_TRIGGER_SELECTION(sSlaveConfig->InputTrigger));

  __HAL_LOCK(htim);
 8015250:	687b      	ldr	r3, [r7, #4]
 8015252:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8015256:	2b01      	cmp	r3, #1
 8015258:	d101      	bne.n	801525e <HAL_TIM_SlaveConfigSynchro+0x18>
 801525a:	2302      	movs	r3, #2
 801525c:	e031      	b.n	80152c2 <HAL_TIM_SlaveConfigSynchro+0x7c>
 801525e:	687b      	ldr	r3, [r7, #4]
 8015260:	2201      	movs	r2, #1
 8015262:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8015266:	687b      	ldr	r3, [r7, #4]
 8015268:	2202      	movs	r2, #2
 801526a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  if (TIM_SlaveTimer_SetConfig(htim, sSlaveConfig) != HAL_OK)
 801526e:	6839      	ldr	r1, [r7, #0]
 8015270:	6878      	ldr	r0, [r7, #4]
 8015272:	f000 f88d 	bl	8015390 <TIM_SlaveTimer_SetConfig>
 8015276:	4603      	mov	r3, r0
 8015278:	2b00      	cmp	r3, #0
 801527a:	d009      	beq.n	8015290 <HAL_TIM_SlaveConfigSynchro+0x4a>
  {
    htim->State = HAL_TIM_STATE_READY;
 801527c:	687b      	ldr	r3, [r7, #4]
 801527e:	2201      	movs	r2, #1
 8015280:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    __HAL_UNLOCK(htim);
 8015284:	687b      	ldr	r3, [r7, #4]
 8015286:	2200      	movs	r2, #0
 8015288:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    return HAL_ERROR;
 801528c:	2301      	movs	r3, #1
 801528e:	e018      	b.n	80152c2 <HAL_TIM_SlaveConfigSynchro+0x7c>
  }

  /* Disable Trigger Interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER);
 8015290:	687b      	ldr	r3, [r7, #4]
 8015292:	681b      	ldr	r3, [r3, #0]
 8015294:	68da      	ldr	r2, [r3, #12]
 8015296:	687b      	ldr	r3, [r7, #4]
 8015298:	681b      	ldr	r3, [r3, #0]
 801529a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 801529e:	60da      	str	r2, [r3, #12]

  /* Disable Trigger DMA request */
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 80152a0:	687b      	ldr	r3, [r7, #4]
 80152a2:	681b      	ldr	r3, [r3, #0]
 80152a4:	68da      	ldr	r2, [r3, #12]
 80152a6:	687b      	ldr	r3, [r7, #4]
 80152a8:	681b      	ldr	r3, [r3, #0]
 80152aa:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 80152ae:	60da      	str	r2, [r3, #12]

  htim->State = HAL_TIM_STATE_READY;
 80152b0:	687b      	ldr	r3, [r7, #4]
 80152b2:	2201      	movs	r2, #1
 80152b4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80152b8:	687b      	ldr	r3, [r7, #4]
 80152ba:	2200      	movs	r2, #0
 80152bc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80152c0:	2300      	movs	r3, #0
}
 80152c2:	4618      	mov	r0, r3
 80152c4:	3708      	adds	r7, #8
 80152c6:	46bd      	mov	sp, r7
 80152c8:	bd80      	pop	{r7, pc}
	...

080152cc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80152cc:	b480      	push	{r7}
 80152ce:	b085      	sub	sp, #20
 80152d0:	af00      	add	r7, sp, #0
 80152d2:	6078      	str	r0, [r7, #4]
 80152d4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80152d6:	687b      	ldr	r3, [r7, #4]
 80152d8:	681b      	ldr	r3, [r3, #0]
 80152da:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80152dc:	687b      	ldr	r3, [r7, #4]
 80152de:	4a29      	ldr	r2, [pc, #164]	; (8015384 <TIM_Base_SetConfig+0xb8>)
 80152e0:	4293      	cmp	r3, r2
 80152e2:	d003      	beq.n	80152ec <TIM_Base_SetConfig+0x20>
 80152e4:	687b      	ldr	r3, [r7, #4]
 80152e6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80152ea:	d108      	bne.n	80152fe <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80152ec:	68fb      	ldr	r3, [r7, #12]
 80152ee:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80152f2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80152f4:	683b      	ldr	r3, [r7, #0]
 80152f6:	685b      	ldr	r3, [r3, #4]
 80152f8:	68fa      	ldr	r2, [r7, #12]
 80152fa:	4313      	orrs	r3, r2
 80152fc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80152fe:	687b      	ldr	r3, [r7, #4]
 8015300:	4a20      	ldr	r2, [pc, #128]	; (8015384 <TIM_Base_SetConfig+0xb8>)
 8015302:	4293      	cmp	r3, r2
 8015304:	d00b      	beq.n	801531e <TIM_Base_SetConfig+0x52>
 8015306:	687b      	ldr	r3, [r7, #4]
 8015308:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 801530c:	d007      	beq.n	801531e <TIM_Base_SetConfig+0x52>
 801530e:	687b      	ldr	r3, [r7, #4]
 8015310:	4a1d      	ldr	r2, [pc, #116]	; (8015388 <TIM_Base_SetConfig+0xbc>)
 8015312:	4293      	cmp	r3, r2
 8015314:	d003      	beq.n	801531e <TIM_Base_SetConfig+0x52>
 8015316:	687b      	ldr	r3, [r7, #4]
 8015318:	4a1c      	ldr	r2, [pc, #112]	; (801538c <TIM_Base_SetConfig+0xc0>)
 801531a:	4293      	cmp	r3, r2
 801531c:	d108      	bne.n	8015330 <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 801531e:	68fb      	ldr	r3, [r7, #12]
 8015320:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8015324:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8015326:	683b      	ldr	r3, [r7, #0]
 8015328:	68db      	ldr	r3, [r3, #12]
 801532a:	68fa      	ldr	r2, [r7, #12]
 801532c:	4313      	orrs	r3, r2
 801532e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8015330:	68fb      	ldr	r3, [r7, #12]
 8015332:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8015336:	683b      	ldr	r3, [r7, #0]
 8015338:	695b      	ldr	r3, [r3, #20]
 801533a:	4313      	orrs	r3, r2
 801533c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 801533e:	687b      	ldr	r3, [r7, #4]
 8015340:	68fa      	ldr	r2, [r7, #12]
 8015342:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8015344:	683b      	ldr	r3, [r7, #0]
 8015346:	689a      	ldr	r2, [r3, #8]
 8015348:	687b      	ldr	r3, [r7, #4]
 801534a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 801534c:	683b      	ldr	r3, [r7, #0]
 801534e:	681a      	ldr	r2, [r3, #0]
 8015350:	687b      	ldr	r3, [r7, #4]
 8015352:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8015354:	687b      	ldr	r3, [r7, #4]
 8015356:	4a0b      	ldr	r2, [pc, #44]	; (8015384 <TIM_Base_SetConfig+0xb8>)
 8015358:	4293      	cmp	r3, r2
 801535a:	d007      	beq.n	801536c <TIM_Base_SetConfig+0xa0>
 801535c:	687b      	ldr	r3, [r7, #4]
 801535e:	4a0a      	ldr	r2, [pc, #40]	; (8015388 <TIM_Base_SetConfig+0xbc>)
 8015360:	4293      	cmp	r3, r2
 8015362:	d003      	beq.n	801536c <TIM_Base_SetConfig+0xa0>
 8015364:	687b      	ldr	r3, [r7, #4]
 8015366:	4a09      	ldr	r2, [pc, #36]	; (801538c <TIM_Base_SetConfig+0xc0>)
 8015368:	4293      	cmp	r3, r2
 801536a:	d103      	bne.n	8015374 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 801536c:	683b      	ldr	r3, [r7, #0]
 801536e:	691a      	ldr	r2, [r3, #16]
 8015370:	687b      	ldr	r3, [r7, #4]
 8015372:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8015374:	687b      	ldr	r3, [r7, #4]
 8015376:	2201      	movs	r2, #1
 8015378:	615a      	str	r2, [r3, #20]
}
 801537a:	bf00      	nop
 801537c:	3714      	adds	r7, #20
 801537e:	46bd      	mov	sp, r7
 8015380:	bc80      	pop	{r7}
 8015382:	4770      	bx	lr
 8015384:	40012c00 	.word	0x40012c00
 8015388:	40014400 	.word	0x40014400
 801538c:	40014800 	.word	0x40014800

08015390 <TIM_SlaveTimer_SetConfig>:
  * @param  sSlaveConfig Slave timer configuration
  * @retval None
  */
static HAL_StatusTypeDef TIM_SlaveTimer_SetConfig(TIM_HandleTypeDef *htim,
                                                  const TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 8015390:	b580      	push	{r7, lr}
 8015392:	b086      	sub	sp, #24
 8015394:	af00      	add	r7, sp, #0
 8015396:	6078      	str	r0, [r7, #4]
 8015398:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 801539a:	2300      	movs	r3, #0
 801539c:	75fb      	strb	r3, [r7, #23]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 801539e:	687b      	ldr	r3, [r7, #4]
 80153a0:	681b      	ldr	r3, [r3, #0]
 80153a2:	689b      	ldr	r3, [r3, #8]
 80153a4:	613b      	str	r3, [r7, #16]

  /* Reset the Trigger Selection Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80153a6:	693b      	ldr	r3, [r7, #16]
 80153a8:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 80153ac:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80153b0:	613b      	str	r3, [r7, #16]
  /* Set the Input Trigger source */
  tmpsmcr |= sSlaveConfig->InputTrigger;
 80153b2:	683b      	ldr	r3, [r7, #0]
 80153b4:	685b      	ldr	r3, [r3, #4]
 80153b6:	693a      	ldr	r2, [r7, #16]
 80153b8:	4313      	orrs	r3, r2
 80153ba:	613b      	str	r3, [r7, #16]

  /* Reset the slave mode Bits */
  tmpsmcr &= ~TIM_SMCR_SMS;
 80153bc:	693b      	ldr	r3, [r7, #16]
 80153be:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80153c2:	f023 0307 	bic.w	r3, r3, #7
 80153c6:	613b      	str	r3, [r7, #16]
  /* Set the slave mode */
  tmpsmcr |= sSlaveConfig->SlaveMode;
 80153c8:	683b      	ldr	r3, [r7, #0]
 80153ca:	681b      	ldr	r3, [r3, #0]
 80153cc:	693a      	ldr	r2, [r7, #16]
 80153ce:	4313      	orrs	r3, r2
 80153d0:	613b      	str	r3, [r7, #16]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 80153d2:	687b      	ldr	r3, [r7, #4]
 80153d4:	681b      	ldr	r3, [r3, #0]
 80153d6:	693a      	ldr	r2, [r7, #16]
 80153d8:	609a      	str	r2, [r3, #8]

  /* Configure the trigger prescaler, filter, and polarity */
  switch (sSlaveConfig->InputTrigger)
 80153da:	683b      	ldr	r3, [r7, #0]
 80153dc:	685b      	ldr	r3, [r3, #4]
 80153de:	2b70      	cmp	r3, #112	; 0x70
 80153e0:	d01a      	beq.n	8015418 <TIM_SlaveTimer_SetConfig+0x88>
 80153e2:	2b70      	cmp	r3, #112	; 0x70
 80153e4:	d860      	bhi.n	80154a8 <TIM_SlaveTimer_SetConfig+0x118>
 80153e6:	2b60      	cmp	r3, #96	; 0x60
 80153e8:	d054      	beq.n	8015494 <TIM_SlaveTimer_SetConfig+0x104>
 80153ea:	2b60      	cmp	r3, #96	; 0x60
 80153ec:	d85c      	bhi.n	80154a8 <TIM_SlaveTimer_SetConfig+0x118>
 80153ee:	2b50      	cmp	r3, #80	; 0x50
 80153f0:	d046      	beq.n	8015480 <TIM_SlaveTimer_SetConfig+0xf0>
 80153f2:	2b50      	cmp	r3, #80	; 0x50
 80153f4:	d858      	bhi.n	80154a8 <TIM_SlaveTimer_SetConfig+0x118>
 80153f6:	2b40      	cmp	r3, #64	; 0x40
 80153f8:	d019      	beq.n	801542e <TIM_SlaveTimer_SetConfig+0x9e>
 80153fa:	2b40      	cmp	r3, #64	; 0x40
 80153fc:	d854      	bhi.n	80154a8 <TIM_SlaveTimer_SetConfig+0x118>
 80153fe:	2b30      	cmp	r3, #48	; 0x30
 8015400:	d055      	beq.n	80154ae <TIM_SlaveTimer_SetConfig+0x11e>
 8015402:	2b30      	cmp	r3, #48	; 0x30
 8015404:	d850      	bhi.n	80154a8 <TIM_SlaveTimer_SetConfig+0x118>
 8015406:	2b20      	cmp	r3, #32
 8015408:	d051      	beq.n	80154ae <TIM_SlaveTimer_SetConfig+0x11e>
 801540a:	2b20      	cmp	r3, #32
 801540c:	d84c      	bhi.n	80154a8 <TIM_SlaveTimer_SetConfig+0x118>
 801540e:	2b00      	cmp	r3, #0
 8015410:	d04d      	beq.n	80154ae <TIM_SlaveTimer_SetConfig+0x11e>
 8015412:	2b10      	cmp	r3, #16
 8015414:	d04b      	beq.n	80154ae <TIM_SlaveTimer_SetConfig+0x11e>
 8015416:	e047      	b.n	80154a8 <TIM_SlaveTimer_SetConfig+0x118>
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPRESCALER(sSlaveConfig->TriggerPrescaler));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));
      /* Configure the ETR Trigger source */
      TIM_ETR_SetConfig(htim->Instance,
 8015418:	687b      	ldr	r3, [r7, #4]
 801541a:	6818      	ldr	r0, [r3, #0]
 801541c:	683b      	ldr	r3, [r7, #0]
 801541e:	68d9      	ldr	r1, [r3, #12]
 8015420:	683b      	ldr	r3, [r7, #0]
 8015422:	689a      	ldr	r2, [r3, #8]
 8015424:	683b      	ldr	r3, [r7, #0]
 8015426:	691b      	ldr	r3, [r3, #16]
 8015428:	f000 f8c0 	bl	80155ac <TIM_ETR_SetConfig>
                        sSlaveConfig->TriggerPrescaler,
                        sSlaveConfig->TriggerPolarity,
                        sSlaveConfig->TriggerFilter);
      break;
 801542c:	e040      	b.n	80154b0 <TIM_SlaveTimer_SetConfig+0x120>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      if (sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED)
 801542e:	683b      	ldr	r3, [r7, #0]
 8015430:	681b      	ldr	r3, [r3, #0]
 8015432:	2b05      	cmp	r3, #5
 8015434:	d101      	bne.n	801543a <TIM_SlaveTimer_SetConfig+0xaa>
      {
        return HAL_ERROR;
 8015436:	2301      	movs	r3, #1
 8015438:	e03b      	b.n	80154b2 <TIM_SlaveTimer_SetConfig+0x122>
      }

      /* Disable the Channel 1: Reset the CC1E Bit */
      tmpccer = htim->Instance->CCER;
 801543a:	687b      	ldr	r3, [r7, #4]
 801543c:	681b      	ldr	r3, [r3, #0]
 801543e:	6a1b      	ldr	r3, [r3, #32]
 8015440:	60fb      	str	r3, [r7, #12]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 8015442:	687b      	ldr	r3, [r7, #4]
 8015444:	681b      	ldr	r3, [r3, #0]
 8015446:	6a1a      	ldr	r2, [r3, #32]
 8015448:	687b      	ldr	r3, [r7, #4]
 801544a:	681b      	ldr	r3, [r3, #0]
 801544c:	f022 0201 	bic.w	r2, r2, #1
 8015450:	621a      	str	r2, [r3, #32]
      tmpccmr1 = htim->Instance->CCMR1;
 8015452:	687b      	ldr	r3, [r7, #4]
 8015454:	681b      	ldr	r3, [r3, #0]
 8015456:	699b      	ldr	r3, [r3, #24]
 8015458:	60bb      	str	r3, [r7, #8]

      /* Set the filter */
      tmpccmr1 &= ~TIM_CCMR1_IC1F;
 801545a:	68bb      	ldr	r3, [r7, #8]
 801545c:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8015460:	60bb      	str	r3, [r7, #8]
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 8015462:	683b      	ldr	r3, [r7, #0]
 8015464:	691b      	ldr	r3, [r3, #16]
 8015466:	011b      	lsls	r3, r3, #4
 8015468:	68ba      	ldr	r2, [r7, #8]
 801546a:	4313      	orrs	r3, r2
 801546c:	60bb      	str	r3, [r7, #8]

      /* Write to TIMx CCMR1 and CCER registers */
      htim->Instance->CCMR1 = tmpccmr1;
 801546e:	687b      	ldr	r3, [r7, #4]
 8015470:	681b      	ldr	r3, [r3, #0]
 8015472:	68ba      	ldr	r2, [r7, #8]
 8015474:	619a      	str	r2, [r3, #24]
      htim->Instance->CCER = tmpccer;
 8015476:	687b      	ldr	r3, [r7, #4]
 8015478:	681b      	ldr	r3, [r3, #0]
 801547a:	68fa      	ldr	r2, [r7, #12]
 801547c:	621a      	str	r2, [r3, #32]
      break;
 801547e:	e017      	b.n	80154b0 <TIM_SlaveTimer_SetConfig+0x120>
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI1 Filter and Polarity */
      TIM_TI1_ConfigInputStage(htim->Instance,
 8015480:	687b      	ldr	r3, [r7, #4]
 8015482:	6818      	ldr	r0, [r3, #0]
 8015484:	683b      	ldr	r3, [r7, #0]
 8015486:	6899      	ldr	r1, [r3, #8]
 8015488:	683b      	ldr	r3, [r7, #0]
 801548a:	691b      	ldr	r3, [r3, #16]
 801548c:	461a      	mov	r2, r3
 801548e:	f000 f814 	bl	80154ba <TIM_TI1_ConfigInputStage>
                               sSlaveConfig->TriggerPolarity,
                               sSlaveConfig->TriggerFilter);
      break;
 8015492:	e00d      	b.n	80154b0 <TIM_SlaveTimer_SetConfig+0x120>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI2 Filter and Polarity */
      TIM_TI2_ConfigInputStage(htim->Instance,
 8015494:	687b      	ldr	r3, [r7, #4]
 8015496:	6818      	ldr	r0, [r3, #0]
 8015498:	683b      	ldr	r3, [r7, #0]
 801549a:	6899      	ldr	r1, [r3, #8]
 801549c:	683b      	ldr	r3, [r7, #0]
 801549e:	691b      	ldr	r3, [r3, #16]
 80154a0:	461a      	mov	r2, r3
 80154a2:	f000 f838 	bl	8015516 <TIM_TI2_ConfigInputStage>
                               sSlaveConfig->TriggerPolarity,
                               sSlaveConfig->TriggerFilter);
      break;
 80154a6:	e003      	b.n	80154b0 <TIM_SlaveTimer_SetConfig+0x120>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      break;
    }

    default:
      status = HAL_ERROR;
 80154a8:	2301      	movs	r3, #1
 80154aa:	75fb      	strb	r3, [r7, #23]
      break;
 80154ac:	e000      	b.n	80154b0 <TIM_SlaveTimer_SetConfig+0x120>
      break;
 80154ae:	bf00      	nop
  }

  return status;
 80154b0:	7dfb      	ldrb	r3, [r7, #23]
}
 80154b2:	4618      	mov	r0, r3
 80154b4:	3718      	adds	r7, #24
 80154b6:	46bd      	mov	sp, r7
 80154b8:	bd80      	pop	{r7, pc}

080154ba <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80154ba:	b480      	push	{r7}
 80154bc:	b087      	sub	sp, #28
 80154be:	af00      	add	r7, sp, #0
 80154c0:	60f8      	str	r0, [r7, #12]
 80154c2:	60b9      	str	r1, [r7, #8]
 80154c4:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80154c6:	68fb      	ldr	r3, [r7, #12]
 80154c8:	6a1b      	ldr	r3, [r3, #32]
 80154ca:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80154cc:	68fb      	ldr	r3, [r7, #12]
 80154ce:	6a1b      	ldr	r3, [r3, #32]
 80154d0:	f023 0201 	bic.w	r2, r3, #1
 80154d4:	68fb      	ldr	r3, [r7, #12]
 80154d6:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80154d8:	68fb      	ldr	r3, [r7, #12]
 80154da:	699b      	ldr	r3, [r3, #24]
 80154dc:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80154de:	693b      	ldr	r3, [r7, #16]
 80154e0:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80154e4:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80154e6:	687b      	ldr	r3, [r7, #4]
 80154e8:	011b      	lsls	r3, r3, #4
 80154ea:	693a      	ldr	r2, [r7, #16]
 80154ec:	4313      	orrs	r3, r2
 80154ee:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80154f0:	697b      	ldr	r3, [r7, #20]
 80154f2:	f023 030a 	bic.w	r3, r3, #10
 80154f6:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80154f8:	697a      	ldr	r2, [r7, #20]
 80154fa:	68bb      	ldr	r3, [r7, #8]
 80154fc:	4313      	orrs	r3, r2
 80154fe:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8015500:	68fb      	ldr	r3, [r7, #12]
 8015502:	693a      	ldr	r2, [r7, #16]
 8015504:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8015506:	68fb      	ldr	r3, [r7, #12]
 8015508:	697a      	ldr	r2, [r7, #20]
 801550a:	621a      	str	r2, [r3, #32]
}
 801550c:	bf00      	nop
 801550e:	371c      	adds	r7, #28
 8015510:	46bd      	mov	sp, r7
 8015512:	bc80      	pop	{r7}
 8015514:	4770      	bx	lr

08015516 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8015516:	b480      	push	{r7}
 8015518:	b087      	sub	sp, #28
 801551a:	af00      	add	r7, sp, #0
 801551c:	60f8      	str	r0, [r7, #12]
 801551e:	60b9      	str	r1, [r7, #8]
 8015520:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8015522:	68fb      	ldr	r3, [r7, #12]
 8015524:	6a1b      	ldr	r3, [r3, #32]
 8015526:	f023 0210 	bic.w	r2, r3, #16
 801552a:	68fb      	ldr	r3, [r7, #12]
 801552c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 801552e:	68fb      	ldr	r3, [r7, #12]
 8015530:	699b      	ldr	r3, [r3, #24]
 8015532:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8015534:	68fb      	ldr	r3, [r7, #12]
 8015536:	6a1b      	ldr	r3, [r3, #32]
 8015538:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 801553a:	697b      	ldr	r3, [r7, #20]
 801553c:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8015540:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8015542:	687b      	ldr	r3, [r7, #4]
 8015544:	031b      	lsls	r3, r3, #12
 8015546:	697a      	ldr	r2, [r7, #20]
 8015548:	4313      	orrs	r3, r2
 801554a:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 801554c:	693b      	ldr	r3, [r7, #16]
 801554e:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8015552:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8015554:	68bb      	ldr	r3, [r7, #8]
 8015556:	011b      	lsls	r3, r3, #4
 8015558:	693a      	ldr	r2, [r7, #16]
 801555a:	4313      	orrs	r3, r2
 801555c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 801555e:	68fb      	ldr	r3, [r7, #12]
 8015560:	697a      	ldr	r2, [r7, #20]
 8015562:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8015564:	68fb      	ldr	r3, [r7, #12]
 8015566:	693a      	ldr	r2, [r7, #16]
 8015568:	621a      	str	r2, [r3, #32]
}
 801556a:	bf00      	nop
 801556c:	371c      	adds	r7, #28
 801556e:	46bd      	mov	sp, r7
 8015570:	bc80      	pop	{r7}
 8015572:	4770      	bx	lr

08015574 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8015574:	b480      	push	{r7}
 8015576:	b085      	sub	sp, #20
 8015578:	af00      	add	r7, sp, #0
 801557a:	6078      	str	r0, [r7, #4]
 801557c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 801557e:	687b      	ldr	r3, [r7, #4]
 8015580:	689b      	ldr	r3, [r3, #8]
 8015582:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8015584:	68fb      	ldr	r3, [r7, #12]
 8015586:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 801558a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 801558e:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8015590:	683a      	ldr	r2, [r7, #0]
 8015592:	68fb      	ldr	r3, [r7, #12]
 8015594:	4313      	orrs	r3, r2
 8015596:	f043 0307 	orr.w	r3, r3, #7
 801559a:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 801559c:	687b      	ldr	r3, [r7, #4]
 801559e:	68fa      	ldr	r2, [r7, #12]
 80155a0:	609a      	str	r2, [r3, #8]
}
 80155a2:	bf00      	nop
 80155a4:	3714      	adds	r7, #20
 80155a6:	46bd      	mov	sp, r7
 80155a8:	bc80      	pop	{r7}
 80155aa:	4770      	bx	lr

080155ac <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80155ac:	b480      	push	{r7}
 80155ae:	b087      	sub	sp, #28
 80155b0:	af00      	add	r7, sp, #0
 80155b2:	60f8      	str	r0, [r7, #12]
 80155b4:	60b9      	str	r1, [r7, #8]
 80155b6:	607a      	str	r2, [r7, #4]
 80155b8:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80155ba:	68fb      	ldr	r3, [r7, #12]
 80155bc:	689b      	ldr	r3, [r3, #8]
 80155be:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80155c0:	697b      	ldr	r3, [r7, #20]
 80155c2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80155c6:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80155c8:	683b      	ldr	r3, [r7, #0]
 80155ca:	021a      	lsls	r2, r3, #8
 80155cc:	687b      	ldr	r3, [r7, #4]
 80155ce:	431a      	orrs	r2, r3
 80155d0:	68bb      	ldr	r3, [r7, #8]
 80155d2:	4313      	orrs	r3, r2
 80155d4:	697a      	ldr	r2, [r7, #20]
 80155d6:	4313      	orrs	r3, r2
 80155d8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80155da:	68fb      	ldr	r3, [r7, #12]
 80155dc:	697a      	ldr	r2, [r7, #20]
 80155de:	609a      	str	r2, [r3, #8]
}
 80155e0:	bf00      	nop
 80155e2:	371c      	adds	r7, #28
 80155e4:	46bd      	mov	sp, r7
 80155e6:	bc80      	pop	{r7}
 80155e8:	4770      	bx	lr
	...

080155ec <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80155ec:	b480      	push	{r7}
 80155ee:	b085      	sub	sp, #20
 80155f0:	af00      	add	r7, sp, #0
 80155f2:	6078      	str	r0, [r7, #4]
 80155f4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80155f6:	687b      	ldr	r3, [r7, #4]
 80155f8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80155fc:	2b01      	cmp	r3, #1
 80155fe:	d101      	bne.n	8015604 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8015600:	2302      	movs	r3, #2
 8015602:	e04a      	b.n	801569a <HAL_TIMEx_MasterConfigSynchronization+0xae>
 8015604:	687b      	ldr	r3, [r7, #4]
 8015606:	2201      	movs	r2, #1
 8015608:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 801560c:	687b      	ldr	r3, [r7, #4]
 801560e:	2202      	movs	r2, #2
 8015610:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8015614:	687b      	ldr	r3, [r7, #4]
 8015616:	681b      	ldr	r3, [r3, #0]
 8015618:	685b      	ldr	r3, [r3, #4]
 801561a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 801561c:	687b      	ldr	r3, [r7, #4]
 801561e:	681b      	ldr	r3, [r3, #0]
 8015620:	689b      	ldr	r3, [r3, #8]
 8015622:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8015624:	687b      	ldr	r3, [r7, #4]
 8015626:	681b      	ldr	r3, [r3, #0]
 8015628:	4a1e      	ldr	r2, [pc, #120]	; (80156a4 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 801562a:	4293      	cmp	r3, r2
 801562c:	d108      	bne.n	8015640 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 801562e:	68fb      	ldr	r3, [r7, #12]
 8015630:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8015634:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8015636:	683b      	ldr	r3, [r7, #0]
 8015638:	685b      	ldr	r3, [r3, #4]
 801563a:	68fa      	ldr	r2, [r7, #12]
 801563c:	4313      	orrs	r3, r2
 801563e:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8015640:	68fb      	ldr	r3, [r7, #12]
 8015642:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8015646:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8015648:	683b      	ldr	r3, [r7, #0]
 801564a:	681b      	ldr	r3, [r3, #0]
 801564c:	68fa      	ldr	r2, [r7, #12]
 801564e:	4313      	orrs	r3, r2
 8015650:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8015652:	687b      	ldr	r3, [r7, #4]
 8015654:	681b      	ldr	r3, [r3, #0]
 8015656:	68fa      	ldr	r2, [r7, #12]
 8015658:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 801565a:	687b      	ldr	r3, [r7, #4]
 801565c:	681b      	ldr	r3, [r3, #0]
 801565e:	4a11      	ldr	r2, [pc, #68]	; (80156a4 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8015660:	4293      	cmp	r3, r2
 8015662:	d004      	beq.n	801566e <HAL_TIMEx_MasterConfigSynchronization+0x82>
 8015664:	687b      	ldr	r3, [r7, #4]
 8015666:	681b      	ldr	r3, [r3, #0]
 8015668:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 801566c:	d10c      	bne.n	8015688 <HAL_TIMEx_MasterConfigSynchronization+0x9c>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 801566e:	68bb      	ldr	r3, [r7, #8]
 8015670:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8015674:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8015676:	683b      	ldr	r3, [r7, #0]
 8015678:	689b      	ldr	r3, [r3, #8]
 801567a:	68ba      	ldr	r2, [r7, #8]
 801567c:	4313      	orrs	r3, r2
 801567e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8015680:	687b      	ldr	r3, [r7, #4]
 8015682:	681b      	ldr	r3, [r3, #0]
 8015684:	68ba      	ldr	r2, [r7, #8]
 8015686:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8015688:	687b      	ldr	r3, [r7, #4]
 801568a:	2201      	movs	r2, #1
 801568c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8015690:	687b      	ldr	r3, [r7, #4]
 8015692:	2200      	movs	r2, #0
 8015694:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8015698:	2300      	movs	r3, #0
}
 801569a:	4618      	mov	r0, r3
 801569c:	3714      	adds	r7, #20
 801569e:	46bd      	mov	sp, r7
 80156a0:	bc80      	pop	{r7}
 80156a2:	4770      	bx	lr
 80156a4:	40012c00 	.word	0x40012c00

080156a8 <LL_RCC_GetUSARTClockSource>:
{
 80156a8:	b480      	push	{r7}
 80156aa:	b083      	sub	sp, #12
 80156ac:	af00      	add	r7, sp, #0
 80156ae:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, USARTx) | (USARTx << 16));
 80156b0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80156b4:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 80156b8:	687b      	ldr	r3, [r7, #4]
 80156ba:	401a      	ands	r2, r3
 80156bc:	687b      	ldr	r3, [r7, #4]
 80156be:	041b      	lsls	r3, r3, #16
 80156c0:	4313      	orrs	r3, r2
}
 80156c2:	4618      	mov	r0, r3
 80156c4:	370c      	adds	r7, #12
 80156c6:	46bd      	mov	sp, r7
 80156c8:	bc80      	pop	{r7}
 80156ca:	4770      	bx	lr

080156cc <LL_RCC_GetLPUARTClockSource>:
{
 80156cc:	b480      	push	{r7}
 80156ce:	b083      	sub	sp, #12
 80156d0:	af00      	add	r7, sp, #0
 80156d2:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, LPUARTx));
 80156d4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80156d8:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 80156dc:	687b      	ldr	r3, [r7, #4]
 80156de:	4013      	ands	r3, r2
}
 80156e0:	4618      	mov	r0, r3
 80156e2:	370c      	adds	r7, #12
 80156e4:	46bd      	mov	sp, r7
 80156e6:	bc80      	pop	{r7}
 80156e8:	4770      	bx	lr

080156ea <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80156ea:	b580      	push	{r7, lr}
 80156ec:	b082      	sub	sp, #8
 80156ee:	af00      	add	r7, sp, #0
 80156f0:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80156f2:	687b      	ldr	r3, [r7, #4]
 80156f4:	2b00      	cmp	r3, #0
 80156f6:	d101      	bne.n	80156fc <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80156f8:	2301      	movs	r3, #1
 80156fa:	e042      	b.n	8015782 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80156fc:	687b      	ldr	r3, [r7, #4]
 80156fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8015702:	2b00      	cmp	r3, #0
 8015704:	d106      	bne.n	8015714 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8015706:	687b      	ldr	r3, [r7, #4]
 8015708:	2200      	movs	r2, #0
 801570a:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 801570e:	6878      	ldr	r0, [r7, #4]
 8015710:	f7ed fe8a 	bl	8003428 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8015714:	687b      	ldr	r3, [r7, #4]
 8015716:	2224      	movs	r2, #36	; 0x24
 8015718:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  __HAL_UART_DISABLE(huart);
 801571c:	687b      	ldr	r3, [r7, #4]
 801571e:	681b      	ldr	r3, [r3, #0]
 8015720:	681a      	ldr	r2, [r3, #0]
 8015722:	687b      	ldr	r3, [r7, #4]
 8015724:	681b      	ldr	r3, [r3, #0]
 8015726:	f022 0201 	bic.w	r2, r2, #1
 801572a:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 801572c:	6878      	ldr	r0, [r7, #4]
 801572e:	f000 fa3b 	bl	8015ba8 <UART_SetConfig>
 8015732:	4603      	mov	r3, r0
 8015734:	2b01      	cmp	r3, #1
 8015736:	d101      	bne.n	801573c <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 8015738:	2301      	movs	r3, #1
 801573a:	e022      	b.n	8015782 <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 801573c:	687b      	ldr	r3, [r7, #4]
 801573e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8015740:	2b00      	cmp	r3, #0
 8015742:	d002      	beq.n	801574a <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 8015744:	6878      	ldr	r0, [r7, #4]
 8015746:	f000 fca3 	bl	8016090 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 801574a:	687b      	ldr	r3, [r7, #4]
 801574c:	681b      	ldr	r3, [r3, #0]
 801574e:	685a      	ldr	r2, [r3, #4]
 8015750:	687b      	ldr	r3, [r7, #4]
 8015752:	681b      	ldr	r3, [r3, #0]
 8015754:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8015758:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 801575a:	687b      	ldr	r3, [r7, #4]
 801575c:	681b      	ldr	r3, [r3, #0]
 801575e:	689a      	ldr	r2, [r3, #8]
 8015760:	687b      	ldr	r3, [r7, #4]
 8015762:	681b      	ldr	r3, [r3, #0]
 8015764:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8015768:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 801576a:	687b      	ldr	r3, [r7, #4]
 801576c:	681b      	ldr	r3, [r3, #0]
 801576e:	681a      	ldr	r2, [r3, #0]
 8015770:	687b      	ldr	r3, [r7, #4]
 8015772:	681b      	ldr	r3, [r3, #0]
 8015774:	f042 0201 	orr.w	r2, r2, #1
 8015778:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 801577a:	6878      	ldr	r0, [r7, #4]
 801577c:	f000 fd29 	bl	80161d2 <UART_CheckIdleState>
 8015780:	4603      	mov	r3, r0
}
 8015782:	4618      	mov	r0, r3
 8015784:	3708      	adds	r7, #8
 8015786:	46bd      	mov	sp, r7
 8015788:	bd80      	pop	{r7, pc}

0801578a <HAL_HalfDuplex_Init>:
  *        parameters in the UART_InitTypeDef and creates the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HalfDuplex_Init(UART_HandleTypeDef *huart)
{
 801578a:	b580      	push	{r7, lr}
 801578c:	b082      	sub	sp, #8
 801578e:	af00      	add	r7, sp, #0
 8015790:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8015792:	687b      	ldr	r3, [r7, #4]
 8015794:	2b00      	cmp	r3, #0
 8015796:	d101      	bne.n	801579c <HAL_HalfDuplex_Init+0x12>
  {
    return HAL_ERROR;
 8015798:	2301      	movs	r3, #1
 801579a:	e04a      	b.n	8015832 <HAL_HalfDuplex_Init+0xa8>
  }

  /* Check UART instance */
  assert_param(IS_UART_HALFDUPLEX_INSTANCE(huart->Instance));

  if (huart->gState == HAL_UART_STATE_RESET)
 801579c:	687b      	ldr	r3, [r7, #4]
 801579e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80157a2:	2b00      	cmp	r3, #0
 80157a4:	d106      	bne.n	80157b4 <HAL_HalfDuplex_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80157a6:	687b      	ldr	r3, [r7, #4]
 80157a8:	2200      	movs	r2, #0
 80157aa:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80157ae:	6878      	ldr	r0, [r7, #4]
 80157b0:	f7ed fe3a 	bl	8003428 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80157b4:	687b      	ldr	r3, [r7, #4]
 80157b6:	2224      	movs	r2, #36	; 0x24
 80157b8:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  __HAL_UART_DISABLE(huart);
 80157bc:	687b      	ldr	r3, [r7, #4]
 80157be:	681b      	ldr	r3, [r3, #0]
 80157c0:	681a      	ldr	r2, [r3, #0]
 80157c2:	687b      	ldr	r3, [r7, #4]
 80157c4:	681b      	ldr	r3, [r3, #0]
 80157c6:	f022 0201 	bic.w	r2, r2, #1
 80157ca:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80157cc:	6878      	ldr	r0, [r7, #4]
 80157ce:	f000 f9eb 	bl	8015ba8 <UART_SetConfig>
 80157d2:	4603      	mov	r3, r0
 80157d4:	2b01      	cmp	r3, #1
 80157d6:	d101      	bne.n	80157dc <HAL_HalfDuplex_Init+0x52>
  {
    return HAL_ERROR;
 80157d8:	2301      	movs	r3, #1
 80157da:	e02a      	b.n	8015832 <HAL_HalfDuplex_Init+0xa8>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80157dc:	687b      	ldr	r3, [r7, #4]
 80157de:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80157e0:	2b00      	cmp	r3, #0
 80157e2:	d002      	beq.n	80157ea <HAL_HalfDuplex_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 80157e4:	6878      	ldr	r0, [r7, #4]
 80157e6:	f000 fc53 	bl	8016090 <UART_AdvFeatureConfig>
  }

  /* In half-duplex mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN and IREN bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80157ea:	687b      	ldr	r3, [r7, #4]
 80157ec:	681b      	ldr	r3, [r3, #0]
 80157ee:	685a      	ldr	r2, [r3, #4]
 80157f0:	687b      	ldr	r3, [r7, #4]
 80157f2:	681b      	ldr	r3, [r3, #0]
 80157f4:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80157f8:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_IREN | USART_CR3_SCEN));
 80157fa:	687b      	ldr	r3, [r7, #4]
 80157fc:	681b      	ldr	r3, [r3, #0]
 80157fe:	689a      	ldr	r2, [r3, #8]
 8015800:	687b      	ldr	r3, [r7, #4]
 8015802:	681b      	ldr	r3, [r3, #0]
 8015804:	f022 0222 	bic.w	r2, r2, #34	; 0x22
 8015808:	609a      	str	r2, [r3, #8]

  /* Enable the Half-Duplex mode by setting the HDSEL bit in the CR3 register */
  SET_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
 801580a:	687b      	ldr	r3, [r7, #4]
 801580c:	681b      	ldr	r3, [r3, #0]
 801580e:	689a      	ldr	r2, [r3, #8]
 8015810:	687b      	ldr	r3, [r7, #4]
 8015812:	681b      	ldr	r3, [r3, #0]
 8015814:	f042 0208 	orr.w	r2, r2, #8
 8015818:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 801581a:	687b      	ldr	r3, [r7, #4]
 801581c:	681b      	ldr	r3, [r3, #0]
 801581e:	681a      	ldr	r2, [r3, #0]
 8015820:	687b      	ldr	r3, [r7, #4]
 8015822:	681b      	ldr	r3, [r3, #0]
 8015824:	f042 0201 	orr.w	r2, r2, #1
 8015828:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 801582a:	6878      	ldr	r0, [r7, #4]
 801582c:	f000 fcd1 	bl	80161d2 <UART_CheckIdleState>
 8015830:	4603      	mov	r3, r0
}
 8015832:	4618      	mov	r0, r3
 8015834:	3708      	adds	r7, #8
 8015836:	46bd      	mov	sp, r7
 8015838:	bd80      	pop	{r7, pc}

0801583a <HAL_UART_DeInit>:
  * @brief DeInitialize the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DeInit(UART_HandleTypeDef *huart)
{
 801583a:	b580      	push	{r7, lr}
 801583c:	b082      	sub	sp, #8
 801583e:	af00      	add	r7, sp, #0
 8015840:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8015842:	687b      	ldr	r3, [r7, #4]
 8015844:	2b00      	cmp	r3, #0
 8015846:	d101      	bne.n	801584c <HAL_UART_DeInit+0x12>
  {
    return HAL_ERROR;
 8015848:	2301      	movs	r3, #1
 801584a:	e031      	b.n	80158b0 <HAL_UART_DeInit+0x76>
  }

  /* Check the parameters */
  assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));

  huart->gState = HAL_UART_STATE_BUSY;
 801584c:	687b      	ldr	r3, [r7, #4]
 801584e:	2224      	movs	r2, #36	; 0x24
 8015850:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  __HAL_UART_DISABLE(huart);
 8015854:	687b      	ldr	r3, [r7, #4]
 8015856:	681b      	ldr	r3, [r3, #0]
 8015858:	681a      	ldr	r2, [r3, #0]
 801585a:	687b      	ldr	r3, [r7, #4]
 801585c:	681b      	ldr	r3, [r3, #0]
 801585e:	f022 0201 	bic.w	r2, r2, #1
 8015862:	601a      	str	r2, [r3, #0]

  huart->Instance->CR1 = 0x0U;
 8015864:	687b      	ldr	r3, [r7, #4]
 8015866:	681b      	ldr	r3, [r3, #0]
 8015868:	2200      	movs	r2, #0
 801586a:	601a      	str	r2, [r3, #0]
  huart->Instance->CR2 = 0x0U;
 801586c:	687b      	ldr	r3, [r7, #4]
 801586e:	681b      	ldr	r3, [r3, #0]
 8015870:	2200      	movs	r2, #0
 8015872:	605a      	str	r2, [r3, #4]
  huart->Instance->CR3 = 0x0U;
 8015874:	687b      	ldr	r3, [r7, #4]
 8015876:	681b      	ldr	r3, [r3, #0]
 8015878:	2200      	movs	r2, #0
 801587a:	609a      	str	r2, [r3, #8]
  }
  /* DeInit the low level hardware */
  huart->MspDeInitCallback(huart);
#else
  /* DeInit the low level hardware */
  HAL_UART_MspDeInit(huart);
 801587c:	6878      	ldr	r0, [r7, #4]
 801587e:	f7ed fea3 	bl	80035c8 <HAL_UART_MspDeInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8015882:	687b      	ldr	r3, [r7, #4]
 8015884:	2200      	movs	r2, #0
 8015886:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
  huart->gState = HAL_UART_STATE_RESET;
 801588a:	687b      	ldr	r3, [r7, #4]
 801588c:	2200      	movs	r2, #0
 801588e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->RxState = HAL_UART_STATE_RESET;
 8015892:	687b      	ldr	r3, [r7, #4]
 8015894:	2200      	movs	r2, #0
 8015896:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 801589a:	687b      	ldr	r3, [r7, #4]
 801589c:	2200      	movs	r2, #0
 801589e:	66da      	str	r2, [r3, #108]	; 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80158a0:	687b      	ldr	r3, [r7, #4]
 80158a2:	2200      	movs	r2, #0
 80158a4:	671a      	str	r2, [r3, #112]	; 0x70

  __HAL_UNLOCK(huart);
 80158a6:	687b      	ldr	r3, [r7, #4]
 80158a8:	2200      	movs	r2, #0
 80158aa:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 80158ae:	2300      	movs	r3, #0
}
 80158b0:	4618      	mov	r0, r3
 80158b2:	3708      	adds	r7, #8
 80158b4:	46bd      	mov	sp, r7
 80158b6:	bd80      	pop	{r7, pc}

080158b8 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80158b8:	b580      	push	{r7, lr}
 80158ba:	b08a      	sub	sp, #40	; 0x28
 80158bc:	af02      	add	r7, sp, #8
 80158be:	60f8      	str	r0, [r7, #12]
 80158c0:	60b9      	str	r1, [r7, #8]
 80158c2:	603b      	str	r3, [r7, #0]
 80158c4:	4613      	mov	r3, r2
 80158c6:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80158c8:	68fb      	ldr	r3, [r7, #12]
 80158ca:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80158ce:	2b20      	cmp	r3, #32
 80158d0:	d173      	bne.n	80159ba <HAL_UART_Transmit+0x102>
  {
    if ((pData == NULL) || (Size == 0U))
 80158d2:	68bb      	ldr	r3, [r7, #8]
 80158d4:	2b00      	cmp	r3, #0
 80158d6:	d002      	beq.n	80158de <HAL_UART_Transmit+0x26>
 80158d8:	88fb      	ldrh	r3, [r7, #6]
 80158da:	2b00      	cmp	r3, #0
 80158dc:	d101      	bne.n	80158e2 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 80158de:	2301      	movs	r3, #1
 80158e0:	e06c      	b.n	80159bc <HAL_UART_Transmit+0x104>
        return  HAL_ERROR;
      }
    }

#endif /* CORE_CM0PLUS */
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80158e2:	68fb      	ldr	r3, [r7, #12]
 80158e4:	2200      	movs	r2, #0
 80158e6:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80158ea:	68fb      	ldr	r3, [r7, #12]
 80158ec:	2221      	movs	r2, #33	; 0x21
 80158ee:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80158f2:	f7fa fac1 	bl	800fe78 <HAL_GetTick>
 80158f6:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80158f8:	68fb      	ldr	r3, [r7, #12]
 80158fa:	88fa      	ldrh	r2, [r7, #6]
 80158fc:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
    huart->TxXferCount = Size;
 8015900:	68fb      	ldr	r3, [r7, #12]
 8015902:	88fa      	ldrh	r2, [r7, #6]
 8015904:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8015908:	68fb      	ldr	r3, [r7, #12]
 801590a:	689b      	ldr	r3, [r3, #8]
 801590c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8015910:	d108      	bne.n	8015924 <HAL_UART_Transmit+0x6c>
 8015912:	68fb      	ldr	r3, [r7, #12]
 8015914:	691b      	ldr	r3, [r3, #16]
 8015916:	2b00      	cmp	r3, #0
 8015918:	d104      	bne.n	8015924 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 801591a:	2300      	movs	r3, #0
 801591c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 801591e:	68bb      	ldr	r3, [r7, #8]
 8015920:	61bb      	str	r3, [r7, #24]
 8015922:	e003      	b.n	801592c <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8015924:	68bb      	ldr	r3, [r7, #8]
 8015926:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8015928:	2300      	movs	r3, #0
 801592a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 801592c:	e02c      	b.n	8015988 <HAL_UART_Transmit+0xd0>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 801592e:	683b      	ldr	r3, [r7, #0]
 8015930:	9300      	str	r3, [sp, #0]
 8015932:	697b      	ldr	r3, [r7, #20]
 8015934:	2200      	movs	r2, #0
 8015936:	2180      	movs	r1, #128	; 0x80
 8015938:	68f8      	ldr	r0, [r7, #12]
 801593a:	f000 fc98 	bl	801626e <UART_WaitOnFlagUntilTimeout>
 801593e:	4603      	mov	r3, r0
 8015940:	2b00      	cmp	r3, #0
 8015942:	d001      	beq.n	8015948 <HAL_UART_Transmit+0x90>
      {
        return HAL_TIMEOUT;
 8015944:	2303      	movs	r3, #3
 8015946:	e039      	b.n	80159bc <HAL_UART_Transmit+0x104>
      }
      if (pdata8bits == NULL)
 8015948:	69fb      	ldr	r3, [r7, #28]
 801594a:	2b00      	cmp	r3, #0
 801594c:	d10b      	bne.n	8015966 <HAL_UART_Transmit+0xae>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 801594e:	69bb      	ldr	r3, [r7, #24]
 8015950:	881b      	ldrh	r3, [r3, #0]
 8015952:	461a      	mov	r2, r3
 8015954:	68fb      	ldr	r3, [r7, #12]
 8015956:	681b      	ldr	r3, [r3, #0]
 8015958:	f3c2 0208 	ubfx	r2, r2, #0, #9
 801595c:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 801595e:	69bb      	ldr	r3, [r7, #24]
 8015960:	3302      	adds	r3, #2
 8015962:	61bb      	str	r3, [r7, #24]
 8015964:	e007      	b.n	8015976 <HAL_UART_Transmit+0xbe>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8015966:	69fb      	ldr	r3, [r7, #28]
 8015968:	781a      	ldrb	r2, [r3, #0]
 801596a:	68fb      	ldr	r3, [r7, #12]
 801596c:	681b      	ldr	r3, [r3, #0]
 801596e:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8015970:	69fb      	ldr	r3, [r7, #28]
 8015972:	3301      	adds	r3, #1
 8015974:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8015976:	68fb      	ldr	r3, [r7, #12]
 8015978:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 801597c:	b29b      	uxth	r3, r3
 801597e:	3b01      	subs	r3, #1
 8015980:	b29a      	uxth	r2, r3
 8015982:	68fb      	ldr	r3, [r7, #12]
 8015984:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    while (huart->TxXferCount > 0U)
 8015988:	68fb      	ldr	r3, [r7, #12]
 801598a:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 801598e:	b29b      	uxth	r3, r3
 8015990:	2b00      	cmp	r3, #0
 8015992:	d1cc      	bne.n	801592e <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8015994:	683b      	ldr	r3, [r7, #0]
 8015996:	9300      	str	r3, [sp, #0]
 8015998:	697b      	ldr	r3, [r7, #20]
 801599a:	2200      	movs	r2, #0
 801599c:	2140      	movs	r1, #64	; 0x40
 801599e:	68f8      	ldr	r0, [r7, #12]
 80159a0:	f000 fc65 	bl	801626e <UART_WaitOnFlagUntilTimeout>
 80159a4:	4603      	mov	r3, r0
 80159a6:	2b00      	cmp	r3, #0
 80159a8:	d001      	beq.n	80159ae <HAL_UART_Transmit+0xf6>
    {
      return HAL_TIMEOUT;
 80159aa:	2303      	movs	r3, #3
 80159ac:	e006      	b.n	80159bc <HAL_UART_Transmit+0x104>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80159ae:	68fb      	ldr	r3, [r7, #12]
 80159b0:	2220      	movs	r2, #32
 80159b2:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

    return HAL_OK;
 80159b6:	2300      	movs	r3, #0
 80159b8:	e000      	b.n	80159bc <HAL_UART_Transmit+0x104>
  }
  else
  {
    return HAL_BUSY;
 80159ba:	2302      	movs	r3, #2
  }
}
 80159bc:	4618      	mov	r0, r3
 80159be:	3720      	adds	r7, #32
 80159c0:	46bd      	mov	sp, r7
 80159c2:	bd80      	pop	{r7, pc}

080159c4 <HAL_UART_Transmit_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 80159c4:	b580      	push	{r7, lr}
 80159c6:	b08a      	sub	sp, #40	; 0x28
 80159c8:	af00      	add	r7, sp, #0
 80159ca:	60f8      	str	r0, [r7, #12]
 80159cc:	60b9      	str	r1, [r7, #8]
 80159ce:	4613      	mov	r3, r2
 80159d0:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80159d2:	68fb      	ldr	r3, [r7, #12]
 80159d4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80159d8:	2b20      	cmp	r3, #32
 80159da:	d167      	bne.n	8015aac <HAL_UART_Transmit_DMA+0xe8>
  {
    if ((pData == NULL) || (Size == 0U))
 80159dc:	68bb      	ldr	r3, [r7, #8]
 80159de:	2b00      	cmp	r3, #0
 80159e0:	d002      	beq.n	80159e8 <HAL_UART_Transmit_DMA+0x24>
 80159e2:	88fb      	ldrh	r3, [r7, #6]
 80159e4:	2b00      	cmp	r3, #0
 80159e6:	d101      	bne.n	80159ec <HAL_UART_Transmit_DMA+0x28>
    {
      return HAL_ERROR;
 80159e8:	2301      	movs	r3, #1
 80159ea:	e060      	b.n	8015aae <HAL_UART_Transmit_DMA+0xea>
        return  HAL_ERROR;
      }
    }

#endif /* CORE_CM0PLUS */
    huart->pTxBuffPtr  = pData;
 80159ec:	68fb      	ldr	r3, [r7, #12]
 80159ee:	68ba      	ldr	r2, [r7, #8]
 80159f0:	651a      	str	r2, [r3, #80]	; 0x50
    huart->TxXferSize  = Size;
 80159f2:	68fb      	ldr	r3, [r7, #12]
 80159f4:	88fa      	ldrh	r2, [r7, #6]
 80159f6:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
    huart->TxXferCount = Size;
 80159fa:	68fb      	ldr	r3, [r7, #12]
 80159fc:	88fa      	ldrh	r2, [r7, #6]
 80159fe:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8015a02:	68fb      	ldr	r3, [r7, #12]
 8015a04:	2200      	movs	r2, #0
 8015a06:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8015a0a:	68fb      	ldr	r3, [r7, #12]
 8015a0c:	2221      	movs	r2, #33	; 0x21
 8015a0e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

    if (huart->hdmatx != NULL)
 8015a12:	68fb      	ldr	r3, [r7, #12]
 8015a14:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8015a16:	2b00      	cmp	r3, #0
 8015a18:	d028      	beq.n	8015a6c <HAL_UART_Transmit_DMA+0xa8>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8015a1a:	68fb      	ldr	r3, [r7, #12]
 8015a1c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8015a1e:	4a26      	ldr	r2, [pc, #152]	; (8015ab8 <HAL_UART_Transmit_DMA+0xf4>)
 8015a20:	62da      	str	r2, [r3, #44]	; 0x2c

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8015a22:	68fb      	ldr	r3, [r7, #12]
 8015a24:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8015a26:	4a25      	ldr	r2, [pc, #148]	; (8015abc <HAL_UART_Transmit_DMA+0xf8>)
 8015a28:	631a      	str	r2, [r3, #48]	; 0x30

      /* Set the DMA error callback */
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 8015a2a:	68fb      	ldr	r3, [r7, #12]
 8015a2c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8015a2e:	4a24      	ldr	r2, [pc, #144]	; (8015ac0 <HAL_UART_Transmit_DMA+0xfc>)
 8015a30:	635a      	str	r2, [r3, #52]	; 0x34

      /* Set the DMA abort callback */
      huart->hdmatx->XferAbortCallback = NULL;
 8015a32:	68fb      	ldr	r3, [r7, #12]
 8015a34:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8015a36:	2200      	movs	r2, #0
 8015a38:	639a      	str	r2, [r3, #56]	; 0x38

      /* Enable the UART transmit DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 8015a3a:	68fb      	ldr	r3, [r7, #12]
 8015a3c:	6fd8      	ldr	r0, [r3, #124]	; 0x7c
 8015a3e:	68fb      	ldr	r3, [r7, #12]
 8015a40:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8015a42:	4619      	mov	r1, r3
 8015a44:	68fb      	ldr	r3, [r7, #12]
 8015a46:	681b      	ldr	r3, [r3, #0]
 8015a48:	3328      	adds	r3, #40	; 0x28
 8015a4a:	461a      	mov	r2, r3
 8015a4c:	88fb      	ldrh	r3, [r7, #6]
 8015a4e:	f7fa feed 	bl	801082c <HAL_DMA_Start_IT>
 8015a52:	4603      	mov	r3, r0
 8015a54:	2b00      	cmp	r3, #0
 8015a56:	d009      	beq.n	8015a6c <HAL_UART_Transmit_DMA+0xa8>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 8015a58:	68fb      	ldr	r3, [r7, #12]
 8015a5a:	2210      	movs	r2, #16
 8015a5c:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 8015a60:	68fb      	ldr	r3, [r7, #12]
 8015a62:	2220      	movs	r2, #32
 8015a64:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        return HAL_ERROR;
 8015a68:	2301      	movs	r3, #1
 8015a6a:	e020      	b.n	8015aae <HAL_UART_Transmit_DMA+0xea>
      }
    }
    /* Clear the TC flag in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 8015a6c:	68fb      	ldr	r3, [r7, #12]
 8015a6e:	681b      	ldr	r3, [r3, #0]
 8015a70:	2240      	movs	r2, #64	; 0x40
 8015a72:	621a      	str	r2, [r3, #32]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
    in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8015a74:	68fb      	ldr	r3, [r7, #12]
 8015a76:	681b      	ldr	r3, [r3, #0]
 8015a78:	3308      	adds	r3, #8
 8015a7a:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8015a7c:	697b      	ldr	r3, [r7, #20]
 8015a7e:	e853 3f00 	ldrex	r3, [r3]
 8015a82:	613b      	str	r3, [r7, #16]
   return(result);
 8015a84:	693b      	ldr	r3, [r7, #16]
 8015a86:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8015a8a:	627b      	str	r3, [r7, #36]	; 0x24
 8015a8c:	68fb      	ldr	r3, [r7, #12]
 8015a8e:	681b      	ldr	r3, [r3, #0]
 8015a90:	3308      	adds	r3, #8
 8015a92:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8015a94:	623a      	str	r2, [r7, #32]
 8015a96:	61fb      	str	r3, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8015a98:	69f9      	ldr	r1, [r7, #28]
 8015a9a:	6a3a      	ldr	r2, [r7, #32]
 8015a9c:	e841 2300 	strex	r3, r2, [r1]
 8015aa0:	61bb      	str	r3, [r7, #24]
   return(result);
 8015aa2:	69bb      	ldr	r3, [r7, #24]
 8015aa4:	2b00      	cmp	r3, #0
 8015aa6:	d1e5      	bne.n	8015a74 <HAL_UART_Transmit_DMA+0xb0>

    return HAL_OK;
 8015aa8:	2300      	movs	r3, #0
 8015aaa:	e000      	b.n	8015aae <HAL_UART_Transmit_DMA+0xea>
  }
  else
  {
    return HAL_BUSY;
 8015aac:	2302      	movs	r3, #2
  }
}
 8015aae:	4618      	mov	r0, r3
 8015ab0:	3728      	adds	r7, #40	; 0x28
 8015ab2:	46bd      	mov	sp, r7
 8015ab4:	bd80      	pop	{r7, pc}
 8015ab6:	bf00      	nop
 8015ab8:	08016697 	.word	0x08016697
 8015abc:	08016731 	.word	0x08016731
 8015ac0:	080168b7 	.word	0x080168b7

08015ac4 <HAL_UART_Receive_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8015ac4:	b580      	push	{r7, lr}
 8015ac6:	b08a      	sub	sp, #40	; 0x28
 8015ac8:	af00      	add	r7, sp, #0
 8015aca:	60f8      	str	r0, [r7, #12]
 8015acc:	60b9      	str	r1, [r7, #8]
 8015ace:	4613      	mov	r3, r2
 8015ad0:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8015ad2:	68fb      	ldr	r3, [r7, #12]
 8015ad4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8015ad8:	2b20      	cmp	r3, #32
 8015ada:	d137      	bne.n	8015b4c <HAL_UART_Receive_DMA+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 8015adc:	68bb      	ldr	r3, [r7, #8]
 8015ade:	2b00      	cmp	r3, #0
 8015ae0:	d002      	beq.n	8015ae8 <HAL_UART_Receive_DMA+0x24>
 8015ae2:	88fb      	ldrh	r3, [r7, #6]
 8015ae4:	2b00      	cmp	r3, #0
 8015ae6:	d101      	bne.n	8015aec <HAL_UART_Receive_DMA+0x28>
    {
      return HAL_ERROR;
 8015ae8:	2301      	movs	r3, #1
 8015aea:	e030      	b.n	8015b4e <HAL_UART_Receive_DMA+0x8a>
      }
    }

#endif /* CORE_CM0PLUS */
    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8015aec:	68fb      	ldr	r3, [r7, #12]
 8015aee:	2200      	movs	r2, #0
 8015af0:	66da      	str	r2, [r3, #108]	; 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8015af2:	68fb      	ldr	r3, [r7, #12]
 8015af4:	681b      	ldr	r3, [r3, #0]
 8015af6:	4a18      	ldr	r2, [pc, #96]	; (8015b58 <HAL_UART_Receive_DMA+0x94>)
 8015af8:	4293      	cmp	r3, r2
 8015afa:	d01f      	beq.n	8015b3c <HAL_UART_Receive_DMA+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8015afc:	68fb      	ldr	r3, [r7, #12]
 8015afe:	681b      	ldr	r3, [r3, #0]
 8015b00:	685b      	ldr	r3, [r3, #4]
 8015b02:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8015b06:	2b00      	cmp	r3, #0
 8015b08:	d018      	beq.n	8015b3c <HAL_UART_Receive_DMA+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8015b0a:	68fb      	ldr	r3, [r7, #12]
 8015b0c:	681b      	ldr	r3, [r3, #0]
 8015b0e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8015b10:	697b      	ldr	r3, [r7, #20]
 8015b12:	e853 3f00 	ldrex	r3, [r3]
 8015b16:	613b      	str	r3, [r7, #16]
   return(result);
 8015b18:	693b      	ldr	r3, [r7, #16]
 8015b1a:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8015b1e:	627b      	str	r3, [r7, #36]	; 0x24
 8015b20:	68fb      	ldr	r3, [r7, #12]
 8015b22:	681b      	ldr	r3, [r3, #0]
 8015b24:	461a      	mov	r2, r3
 8015b26:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015b28:	623b      	str	r3, [r7, #32]
 8015b2a:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8015b2c:	69f9      	ldr	r1, [r7, #28]
 8015b2e:	6a3a      	ldr	r2, [r7, #32]
 8015b30:	e841 2300 	strex	r3, r2, [r1]
 8015b34:	61bb      	str	r3, [r7, #24]
   return(result);
 8015b36:	69bb      	ldr	r3, [r7, #24]
 8015b38:	2b00      	cmp	r3, #0
 8015b3a:	d1e6      	bne.n	8015b0a <HAL_UART_Receive_DMA+0x46>
      }
    }

    return (UART_Start_Receive_DMA(huart, pData, Size));
 8015b3c:	88fb      	ldrh	r3, [r7, #6]
 8015b3e:	461a      	mov	r2, r3
 8015b40:	68b9      	ldr	r1, [r7, #8]
 8015b42:	68f8      	ldr	r0, [r7, #12]
 8015b44:	f000 fc5c 	bl	8016400 <UART_Start_Receive_DMA>
 8015b48:	4603      	mov	r3, r0
 8015b4a:	e000      	b.n	8015b4e <HAL_UART_Receive_DMA+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8015b4c:	2302      	movs	r3, #2
  }
}
 8015b4e:	4618      	mov	r0, r3
 8015b50:	3728      	adds	r7, #40	; 0x28
 8015b52:	46bd      	mov	sp, r7
 8015b54:	bd80      	pop	{r7, pc}
 8015b56:	bf00      	nop
 8015b58:	40008000 	.word	0x40008000

08015b5c <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8015b5c:	b480      	push	{r7}
 8015b5e:	b083      	sub	sp, #12
 8015b60:	af00      	add	r7, sp, #0
 8015b62:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 8015b64:	bf00      	nop
 8015b66:	370c      	adds	r7, #12
 8015b68:	46bd      	mov	sp, r7
 8015b6a:	bc80      	pop	{r7}
 8015b6c:	4770      	bx	lr

08015b6e <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8015b6e:	b480      	push	{r7}
 8015b70:	b083      	sub	sp, #12
 8015b72:	af00      	add	r7, sp, #0
 8015b74:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 8015b76:	bf00      	nop
 8015b78:	370c      	adds	r7, #12
 8015b7a:	46bd      	mov	sp, r7
 8015b7c:	bc80      	pop	{r7}
 8015b7e:	4770      	bx	lr

08015b80 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8015b80:	b480      	push	{r7}
 8015b82:	b083      	sub	sp, #12
 8015b84:	af00      	add	r7, sp, #0
 8015b86:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8015b88:	bf00      	nop
 8015b8a:	370c      	adds	r7, #12
 8015b8c:	46bd      	mov	sp, r7
 8015b8e:	bc80      	pop	{r7}
 8015b90:	4770      	bx	lr

08015b92 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8015b92:	b480      	push	{r7}
 8015b94:	b083      	sub	sp, #12
 8015b96:	af00      	add	r7, sp, #0
 8015b98:	6078      	str	r0, [r7, #4]
 8015b9a:	460b      	mov	r3, r1
 8015b9c:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8015b9e:	bf00      	nop
 8015ba0:	370c      	adds	r7, #12
 8015ba2:	46bd      	mov	sp, r7
 8015ba4:	bc80      	pop	{r7}
 8015ba6:	4770      	bx	lr

08015ba8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8015ba8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8015bac:	b08c      	sub	sp, #48	; 0x30
 8015bae:	af00      	add	r7, sp, #0
 8015bb0:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8015bb2:	2300      	movs	r3, #0
 8015bb4:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8015bb8:	697b      	ldr	r3, [r7, #20]
 8015bba:	689a      	ldr	r2, [r3, #8]
 8015bbc:	697b      	ldr	r3, [r7, #20]
 8015bbe:	691b      	ldr	r3, [r3, #16]
 8015bc0:	431a      	orrs	r2, r3
 8015bc2:	697b      	ldr	r3, [r7, #20]
 8015bc4:	695b      	ldr	r3, [r3, #20]
 8015bc6:	431a      	orrs	r2, r3
 8015bc8:	697b      	ldr	r3, [r7, #20]
 8015bca:	69db      	ldr	r3, [r3, #28]
 8015bcc:	4313      	orrs	r3, r2
 8015bce:	62fb      	str	r3, [r7, #44]	; 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8015bd0:	697b      	ldr	r3, [r7, #20]
 8015bd2:	681b      	ldr	r3, [r3, #0]
 8015bd4:	681a      	ldr	r2, [r3, #0]
 8015bd6:	4b94      	ldr	r3, [pc, #592]	; (8015e28 <UART_SetConfig+0x280>)
 8015bd8:	4013      	ands	r3, r2
 8015bda:	697a      	ldr	r2, [r7, #20]
 8015bdc:	6812      	ldr	r2, [r2, #0]
 8015bde:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8015be0:	430b      	orrs	r3, r1
 8015be2:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8015be4:	697b      	ldr	r3, [r7, #20]
 8015be6:	681b      	ldr	r3, [r3, #0]
 8015be8:	685b      	ldr	r3, [r3, #4]
 8015bea:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8015bee:	697b      	ldr	r3, [r7, #20]
 8015bf0:	68da      	ldr	r2, [r3, #12]
 8015bf2:	697b      	ldr	r3, [r7, #20]
 8015bf4:	681b      	ldr	r3, [r3, #0]
 8015bf6:	430a      	orrs	r2, r1
 8015bf8:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8015bfa:	697b      	ldr	r3, [r7, #20]
 8015bfc:	699b      	ldr	r3, [r3, #24]
 8015bfe:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8015c00:	697b      	ldr	r3, [r7, #20]
 8015c02:	681b      	ldr	r3, [r3, #0]
 8015c04:	4a89      	ldr	r2, [pc, #548]	; (8015e2c <UART_SetConfig+0x284>)
 8015c06:	4293      	cmp	r3, r2
 8015c08:	d004      	beq.n	8015c14 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8015c0a:	697b      	ldr	r3, [r7, #20]
 8015c0c:	6a1b      	ldr	r3, [r3, #32]
 8015c0e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8015c10:	4313      	orrs	r3, r2
 8015c12:	62fb      	str	r3, [r7, #44]	; 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8015c14:	697b      	ldr	r3, [r7, #20]
 8015c16:	681b      	ldr	r3, [r3, #0]
 8015c18:	689b      	ldr	r3, [r3, #8]
 8015c1a:	f023 436e 	bic.w	r3, r3, #3992977408	; 0xee000000
 8015c1e:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 8015c22:	697a      	ldr	r2, [r7, #20]
 8015c24:	6812      	ldr	r2, [r2, #0]
 8015c26:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8015c28:	430b      	orrs	r3, r1
 8015c2a:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8015c2c:	697b      	ldr	r3, [r7, #20]
 8015c2e:	681b      	ldr	r3, [r3, #0]
 8015c30:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8015c32:	f023 010f 	bic.w	r1, r3, #15
 8015c36:	697b      	ldr	r3, [r7, #20]
 8015c38:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8015c3a:	697b      	ldr	r3, [r7, #20]
 8015c3c:	681b      	ldr	r3, [r3, #0]
 8015c3e:	430a      	orrs	r2, r1
 8015c40:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8015c42:	697b      	ldr	r3, [r7, #20]
 8015c44:	681b      	ldr	r3, [r3, #0]
 8015c46:	4a7a      	ldr	r2, [pc, #488]	; (8015e30 <UART_SetConfig+0x288>)
 8015c48:	4293      	cmp	r3, r2
 8015c4a:	d127      	bne.n	8015c9c <UART_SetConfig+0xf4>
 8015c4c:	2003      	movs	r0, #3
 8015c4e:	f7ff fd2b 	bl	80156a8 <LL_RCC_GetUSARTClockSource>
 8015c52:	4603      	mov	r3, r0
 8015c54:	f5a3 3340 	sub.w	r3, r3, #196608	; 0x30000
 8015c58:	2b03      	cmp	r3, #3
 8015c5a:	d81b      	bhi.n	8015c94 <UART_SetConfig+0xec>
 8015c5c:	a201      	add	r2, pc, #4	; (adr r2, 8015c64 <UART_SetConfig+0xbc>)
 8015c5e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8015c62:	bf00      	nop
 8015c64:	08015c75 	.word	0x08015c75
 8015c68:	08015c85 	.word	0x08015c85
 8015c6c:	08015c7d 	.word	0x08015c7d
 8015c70:	08015c8d 	.word	0x08015c8d
 8015c74:	2301      	movs	r3, #1
 8015c76:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8015c7a:	e080      	b.n	8015d7e <UART_SetConfig+0x1d6>
 8015c7c:	2302      	movs	r3, #2
 8015c7e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8015c82:	e07c      	b.n	8015d7e <UART_SetConfig+0x1d6>
 8015c84:	2304      	movs	r3, #4
 8015c86:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8015c8a:	e078      	b.n	8015d7e <UART_SetConfig+0x1d6>
 8015c8c:	2308      	movs	r3, #8
 8015c8e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8015c92:	e074      	b.n	8015d7e <UART_SetConfig+0x1d6>
 8015c94:	2310      	movs	r3, #16
 8015c96:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8015c9a:	e070      	b.n	8015d7e <UART_SetConfig+0x1d6>
 8015c9c:	697b      	ldr	r3, [r7, #20]
 8015c9e:	681b      	ldr	r3, [r3, #0]
 8015ca0:	4a64      	ldr	r2, [pc, #400]	; (8015e34 <UART_SetConfig+0x28c>)
 8015ca2:	4293      	cmp	r3, r2
 8015ca4:	d138      	bne.n	8015d18 <UART_SetConfig+0x170>
 8015ca6:	200c      	movs	r0, #12
 8015ca8:	f7ff fcfe 	bl	80156a8 <LL_RCC_GetUSARTClockSource>
 8015cac:	4603      	mov	r3, r0
 8015cae:	f5a3 2340 	sub.w	r3, r3, #786432	; 0xc0000
 8015cb2:	2b0c      	cmp	r3, #12
 8015cb4:	d82c      	bhi.n	8015d10 <UART_SetConfig+0x168>
 8015cb6:	a201      	add	r2, pc, #4	; (adr r2, 8015cbc <UART_SetConfig+0x114>)
 8015cb8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8015cbc:	08015cf1 	.word	0x08015cf1
 8015cc0:	08015d11 	.word	0x08015d11
 8015cc4:	08015d11 	.word	0x08015d11
 8015cc8:	08015d11 	.word	0x08015d11
 8015ccc:	08015d01 	.word	0x08015d01
 8015cd0:	08015d11 	.word	0x08015d11
 8015cd4:	08015d11 	.word	0x08015d11
 8015cd8:	08015d11 	.word	0x08015d11
 8015cdc:	08015cf9 	.word	0x08015cf9
 8015ce0:	08015d11 	.word	0x08015d11
 8015ce4:	08015d11 	.word	0x08015d11
 8015ce8:	08015d11 	.word	0x08015d11
 8015cec:	08015d09 	.word	0x08015d09
 8015cf0:	2300      	movs	r3, #0
 8015cf2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8015cf6:	e042      	b.n	8015d7e <UART_SetConfig+0x1d6>
 8015cf8:	2302      	movs	r3, #2
 8015cfa:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8015cfe:	e03e      	b.n	8015d7e <UART_SetConfig+0x1d6>
 8015d00:	2304      	movs	r3, #4
 8015d02:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8015d06:	e03a      	b.n	8015d7e <UART_SetConfig+0x1d6>
 8015d08:	2308      	movs	r3, #8
 8015d0a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8015d0e:	e036      	b.n	8015d7e <UART_SetConfig+0x1d6>
 8015d10:	2310      	movs	r3, #16
 8015d12:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8015d16:	e032      	b.n	8015d7e <UART_SetConfig+0x1d6>
 8015d18:	697b      	ldr	r3, [r7, #20]
 8015d1a:	681b      	ldr	r3, [r3, #0]
 8015d1c:	4a43      	ldr	r2, [pc, #268]	; (8015e2c <UART_SetConfig+0x284>)
 8015d1e:	4293      	cmp	r3, r2
 8015d20:	d12a      	bne.n	8015d78 <UART_SetConfig+0x1d0>
 8015d22:	f44f 6040 	mov.w	r0, #3072	; 0xc00
 8015d26:	f7ff fcd1 	bl	80156cc <LL_RCC_GetLPUARTClockSource>
 8015d2a:	4603      	mov	r3, r0
 8015d2c:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8015d30:	d01a      	beq.n	8015d68 <UART_SetConfig+0x1c0>
 8015d32:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8015d36:	d81b      	bhi.n	8015d70 <UART_SetConfig+0x1c8>
 8015d38:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8015d3c:	d00c      	beq.n	8015d58 <UART_SetConfig+0x1b0>
 8015d3e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8015d42:	d815      	bhi.n	8015d70 <UART_SetConfig+0x1c8>
 8015d44:	2b00      	cmp	r3, #0
 8015d46:	d003      	beq.n	8015d50 <UART_SetConfig+0x1a8>
 8015d48:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8015d4c:	d008      	beq.n	8015d60 <UART_SetConfig+0x1b8>
 8015d4e:	e00f      	b.n	8015d70 <UART_SetConfig+0x1c8>
 8015d50:	2300      	movs	r3, #0
 8015d52:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8015d56:	e012      	b.n	8015d7e <UART_SetConfig+0x1d6>
 8015d58:	2302      	movs	r3, #2
 8015d5a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8015d5e:	e00e      	b.n	8015d7e <UART_SetConfig+0x1d6>
 8015d60:	2304      	movs	r3, #4
 8015d62:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8015d66:	e00a      	b.n	8015d7e <UART_SetConfig+0x1d6>
 8015d68:	2308      	movs	r3, #8
 8015d6a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8015d6e:	e006      	b.n	8015d7e <UART_SetConfig+0x1d6>
 8015d70:	2310      	movs	r3, #16
 8015d72:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8015d76:	e002      	b.n	8015d7e <UART_SetConfig+0x1d6>
 8015d78:	2310      	movs	r3, #16
 8015d7a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8015d7e:	697b      	ldr	r3, [r7, #20]
 8015d80:	681b      	ldr	r3, [r3, #0]
 8015d82:	4a2a      	ldr	r2, [pc, #168]	; (8015e2c <UART_SetConfig+0x284>)
 8015d84:	4293      	cmp	r3, r2
 8015d86:	f040 80a4 	bne.w	8015ed2 <UART_SetConfig+0x32a>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8015d8a:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8015d8e:	2b08      	cmp	r3, #8
 8015d90:	d823      	bhi.n	8015dda <UART_SetConfig+0x232>
 8015d92:	a201      	add	r2, pc, #4	; (adr r2, 8015d98 <UART_SetConfig+0x1f0>)
 8015d94:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8015d98:	08015dbd 	.word	0x08015dbd
 8015d9c:	08015ddb 	.word	0x08015ddb
 8015da0:	08015dc5 	.word	0x08015dc5
 8015da4:	08015ddb 	.word	0x08015ddb
 8015da8:	08015dcb 	.word	0x08015dcb
 8015dac:	08015ddb 	.word	0x08015ddb
 8015db0:	08015ddb 	.word	0x08015ddb
 8015db4:	08015ddb 	.word	0x08015ddb
 8015db8:	08015dd3 	.word	0x08015dd3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8015dbc:	f7fd fc1a 	bl	80135f4 <HAL_RCC_GetPCLK1Freq>
 8015dc0:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8015dc2:	e010      	b.n	8015de6 <UART_SetConfig+0x23e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8015dc4:	4b1c      	ldr	r3, [pc, #112]	; (8015e38 <UART_SetConfig+0x290>)
 8015dc6:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8015dc8:	e00d      	b.n	8015de6 <UART_SetConfig+0x23e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8015dca:	f7fd fb5f 	bl	801348c <HAL_RCC_GetSysClockFreq>
 8015dce:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8015dd0:	e009      	b.n	8015de6 <UART_SetConfig+0x23e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8015dd2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8015dd6:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8015dd8:	e005      	b.n	8015de6 <UART_SetConfig+0x23e>
      default:
        pclk = 0U;
 8015dda:	2300      	movs	r3, #0
 8015ddc:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 8015dde:	2301      	movs	r3, #1
 8015de0:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 8015de4:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8015de6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015de8:	2b00      	cmp	r3, #0
 8015dea:	f000 8137 	beq.w	801605c <UART_SetConfig+0x4b4>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8015dee:	697b      	ldr	r3, [r7, #20]
 8015df0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8015df2:	4a12      	ldr	r2, [pc, #72]	; (8015e3c <UART_SetConfig+0x294>)
 8015df4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8015df8:	461a      	mov	r2, r3
 8015dfa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015dfc:	fbb3 f3f2 	udiv	r3, r3, r2
 8015e00:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8015e02:	697b      	ldr	r3, [r7, #20]
 8015e04:	685a      	ldr	r2, [r3, #4]
 8015e06:	4613      	mov	r3, r2
 8015e08:	005b      	lsls	r3, r3, #1
 8015e0a:	4413      	add	r3, r2
 8015e0c:	69ba      	ldr	r2, [r7, #24]
 8015e0e:	429a      	cmp	r2, r3
 8015e10:	d305      	bcc.n	8015e1e <UART_SetConfig+0x276>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8015e12:	697b      	ldr	r3, [r7, #20]
 8015e14:	685b      	ldr	r3, [r3, #4]
 8015e16:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8015e18:	69ba      	ldr	r2, [r7, #24]
 8015e1a:	429a      	cmp	r2, r3
 8015e1c:	d910      	bls.n	8015e40 <UART_SetConfig+0x298>
      {
        ret = HAL_ERROR;
 8015e1e:	2301      	movs	r3, #1
 8015e20:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 8015e24:	e11a      	b.n	801605c <UART_SetConfig+0x4b4>
 8015e26:	bf00      	nop
 8015e28:	cfff69f3 	.word	0xcfff69f3
 8015e2c:	40008000 	.word	0x40008000
 8015e30:	40013800 	.word	0x40013800
 8015e34:	40004400 	.word	0x40004400
 8015e38:	00f42400 	.word	0x00f42400
 8015e3c:	0801aa80 	.word	0x0801aa80
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8015e40:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015e42:	2200      	movs	r2, #0
 8015e44:	60bb      	str	r3, [r7, #8]
 8015e46:	60fa      	str	r2, [r7, #12]
 8015e48:	697b      	ldr	r3, [r7, #20]
 8015e4a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8015e4c:	4a8e      	ldr	r2, [pc, #568]	; (8016088 <UART_SetConfig+0x4e0>)
 8015e4e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8015e52:	b29b      	uxth	r3, r3
 8015e54:	2200      	movs	r2, #0
 8015e56:	603b      	str	r3, [r7, #0]
 8015e58:	607a      	str	r2, [r7, #4]
 8015e5a:	e9d7 2300 	ldrd	r2, r3, [r7]
 8015e5e:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8015e62:	f7eb f9d9 	bl	8001218 <__aeabi_uldivmod>
 8015e66:	4602      	mov	r2, r0
 8015e68:	460b      	mov	r3, r1
 8015e6a:	4610      	mov	r0, r2
 8015e6c:	4619      	mov	r1, r3
 8015e6e:	f04f 0200 	mov.w	r2, #0
 8015e72:	f04f 0300 	mov.w	r3, #0
 8015e76:	020b      	lsls	r3, r1, #8
 8015e78:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8015e7c:	0202      	lsls	r2, r0, #8
 8015e7e:	6979      	ldr	r1, [r7, #20]
 8015e80:	6849      	ldr	r1, [r1, #4]
 8015e82:	0849      	lsrs	r1, r1, #1
 8015e84:	2000      	movs	r0, #0
 8015e86:	460c      	mov	r4, r1
 8015e88:	4605      	mov	r5, r0
 8015e8a:	eb12 0804 	adds.w	r8, r2, r4
 8015e8e:	eb43 0905 	adc.w	r9, r3, r5
 8015e92:	697b      	ldr	r3, [r7, #20]
 8015e94:	685b      	ldr	r3, [r3, #4]
 8015e96:	2200      	movs	r2, #0
 8015e98:	469a      	mov	sl, r3
 8015e9a:	4693      	mov	fp, r2
 8015e9c:	4652      	mov	r2, sl
 8015e9e:	465b      	mov	r3, fp
 8015ea0:	4640      	mov	r0, r8
 8015ea2:	4649      	mov	r1, r9
 8015ea4:	f7eb f9b8 	bl	8001218 <__aeabi_uldivmod>
 8015ea8:	4602      	mov	r2, r0
 8015eaa:	460b      	mov	r3, r1
 8015eac:	4613      	mov	r3, r2
 8015eae:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8015eb0:	6a3b      	ldr	r3, [r7, #32]
 8015eb2:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8015eb6:	d308      	bcc.n	8015eca <UART_SetConfig+0x322>
 8015eb8:	6a3b      	ldr	r3, [r7, #32]
 8015eba:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8015ebe:	d204      	bcs.n	8015eca <UART_SetConfig+0x322>
        {
          huart->Instance->BRR = usartdiv;
 8015ec0:	697b      	ldr	r3, [r7, #20]
 8015ec2:	681b      	ldr	r3, [r3, #0]
 8015ec4:	6a3a      	ldr	r2, [r7, #32]
 8015ec6:	60da      	str	r2, [r3, #12]
 8015ec8:	e0c8      	b.n	801605c <UART_SetConfig+0x4b4>
        }
        else
        {
          ret = HAL_ERROR;
 8015eca:	2301      	movs	r3, #1
 8015ecc:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 8015ed0:	e0c4      	b.n	801605c <UART_SetConfig+0x4b4>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8015ed2:	697b      	ldr	r3, [r7, #20]
 8015ed4:	69db      	ldr	r3, [r3, #28]
 8015ed6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8015eda:	d167      	bne.n	8015fac <UART_SetConfig+0x404>
  {
    switch (clocksource)
 8015edc:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8015ee0:	2b08      	cmp	r3, #8
 8015ee2:	d828      	bhi.n	8015f36 <UART_SetConfig+0x38e>
 8015ee4:	a201      	add	r2, pc, #4	; (adr r2, 8015eec <UART_SetConfig+0x344>)
 8015ee6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8015eea:	bf00      	nop
 8015eec:	08015f11 	.word	0x08015f11
 8015ef0:	08015f19 	.word	0x08015f19
 8015ef4:	08015f21 	.word	0x08015f21
 8015ef8:	08015f37 	.word	0x08015f37
 8015efc:	08015f27 	.word	0x08015f27
 8015f00:	08015f37 	.word	0x08015f37
 8015f04:	08015f37 	.word	0x08015f37
 8015f08:	08015f37 	.word	0x08015f37
 8015f0c:	08015f2f 	.word	0x08015f2f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8015f10:	f7fd fb70 	bl	80135f4 <HAL_RCC_GetPCLK1Freq>
 8015f14:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8015f16:	e014      	b.n	8015f42 <UART_SetConfig+0x39a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8015f18:	f7fd fb7e 	bl	8013618 <HAL_RCC_GetPCLK2Freq>
 8015f1c:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8015f1e:	e010      	b.n	8015f42 <UART_SetConfig+0x39a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8015f20:	4b5a      	ldr	r3, [pc, #360]	; (801608c <UART_SetConfig+0x4e4>)
 8015f22:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8015f24:	e00d      	b.n	8015f42 <UART_SetConfig+0x39a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8015f26:	f7fd fab1 	bl	801348c <HAL_RCC_GetSysClockFreq>
 8015f2a:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8015f2c:	e009      	b.n	8015f42 <UART_SetConfig+0x39a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8015f2e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8015f32:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8015f34:	e005      	b.n	8015f42 <UART_SetConfig+0x39a>
      default:
        pclk = 0U;
 8015f36:	2300      	movs	r3, #0
 8015f38:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 8015f3a:	2301      	movs	r3, #1
 8015f3c:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 8015f40:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8015f42:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015f44:	2b00      	cmp	r3, #0
 8015f46:	f000 8089 	beq.w	801605c <UART_SetConfig+0x4b4>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8015f4a:	697b      	ldr	r3, [r7, #20]
 8015f4c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8015f4e:	4a4e      	ldr	r2, [pc, #312]	; (8016088 <UART_SetConfig+0x4e0>)
 8015f50:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8015f54:	461a      	mov	r2, r3
 8015f56:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015f58:	fbb3 f3f2 	udiv	r3, r3, r2
 8015f5c:	005a      	lsls	r2, r3, #1
 8015f5e:	697b      	ldr	r3, [r7, #20]
 8015f60:	685b      	ldr	r3, [r3, #4]
 8015f62:	085b      	lsrs	r3, r3, #1
 8015f64:	441a      	add	r2, r3
 8015f66:	697b      	ldr	r3, [r7, #20]
 8015f68:	685b      	ldr	r3, [r3, #4]
 8015f6a:	fbb2 f3f3 	udiv	r3, r2, r3
 8015f6e:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8015f70:	6a3b      	ldr	r3, [r7, #32]
 8015f72:	2b0f      	cmp	r3, #15
 8015f74:	d916      	bls.n	8015fa4 <UART_SetConfig+0x3fc>
 8015f76:	6a3b      	ldr	r3, [r7, #32]
 8015f78:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8015f7c:	d212      	bcs.n	8015fa4 <UART_SetConfig+0x3fc>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8015f7e:	6a3b      	ldr	r3, [r7, #32]
 8015f80:	b29b      	uxth	r3, r3
 8015f82:	f023 030f 	bic.w	r3, r3, #15
 8015f86:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8015f88:	6a3b      	ldr	r3, [r7, #32]
 8015f8a:	085b      	lsrs	r3, r3, #1
 8015f8c:	b29b      	uxth	r3, r3
 8015f8e:	f003 0307 	and.w	r3, r3, #7
 8015f92:	b29a      	uxth	r2, r3
 8015f94:	8bfb      	ldrh	r3, [r7, #30]
 8015f96:	4313      	orrs	r3, r2
 8015f98:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8015f9a:	697b      	ldr	r3, [r7, #20]
 8015f9c:	681b      	ldr	r3, [r3, #0]
 8015f9e:	8bfa      	ldrh	r2, [r7, #30]
 8015fa0:	60da      	str	r2, [r3, #12]
 8015fa2:	e05b      	b.n	801605c <UART_SetConfig+0x4b4>
      }
      else
      {
        ret = HAL_ERROR;
 8015fa4:	2301      	movs	r3, #1
 8015fa6:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 8015faa:	e057      	b.n	801605c <UART_SetConfig+0x4b4>
      }
    }
  }
  else
  {
    switch (clocksource)
 8015fac:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8015fb0:	2b08      	cmp	r3, #8
 8015fb2:	d828      	bhi.n	8016006 <UART_SetConfig+0x45e>
 8015fb4:	a201      	add	r2, pc, #4	; (adr r2, 8015fbc <UART_SetConfig+0x414>)
 8015fb6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8015fba:	bf00      	nop
 8015fbc:	08015fe1 	.word	0x08015fe1
 8015fc0:	08015fe9 	.word	0x08015fe9
 8015fc4:	08015ff1 	.word	0x08015ff1
 8015fc8:	08016007 	.word	0x08016007
 8015fcc:	08015ff7 	.word	0x08015ff7
 8015fd0:	08016007 	.word	0x08016007
 8015fd4:	08016007 	.word	0x08016007
 8015fd8:	08016007 	.word	0x08016007
 8015fdc:	08015fff 	.word	0x08015fff
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8015fe0:	f7fd fb08 	bl	80135f4 <HAL_RCC_GetPCLK1Freq>
 8015fe4:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8015fe6:	e014      	b.n	8016012 <UART_SetConfig+0x46a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8015fe8:	f7fd fb16 	bl	8013618 <HAL_RCC_GetPCLK2Freq>
 8015fec:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8015fee:	e010      	b.n	8016012 <UART_SetConfig+0x46a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8015ff0:	4b26      	ldr	r3, [pc, #152]	; (801608c <UART_SetConfig+0x4e4>)
 8015ff2:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8015ff4:	e00d      	b.n	8016012 <UART_SetConfig+0x46a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8015ff6:	f7fd fa49 	bl	801348c <HAL_RCC_GetSysClockFreq>
 8015ffa:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8015ffc:	e009      	b.n	8016012 <UART_SetConfig+0x46a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8015ffe:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8016002:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8016004:	e005      	b.n	8016012 <UART_SetConfig+0x46a>
      default:
        pclk = 0U;
 8016006:	2300      	movs	r3, #0
 8016008:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 801600a:	2301      	movs	r3, #1
 801600c:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 8016010:	bf00      	nop
    }

    if (pclk != 0U)
 8016012:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016014:	2b00      	cmp	r3, #0
 8016016:	d021      	beq.n	801605c <UART_SetConfig+0x4b4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8016018:	697b      	ldr	r3, [r7, #20]
 801601a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801601c:	4a1a      	ldr	r2, [pc, #104]	; (8016088 <UART_SetConfig+0x4e0>)
 801601e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8016022:	461a      	mov	r2, r3
 8016024:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016026:	fbb3 f2f2 	udiv	r2, r3, r2
 801602a:	697b      	ldr	r3, [r7, #20]
 801602c:	685b      	ldr	r3, [r3, #4]
 801602e:	085b      	lsrs	r3, r3, #1
 8016030:	441a      	add	r2, r3
 8016032:	697b      	ldr	r3, [r7, #20]
 8016034:	685b      	ldr	r3, [r3, #4]
 8016036:	fbb2 f3f3 	udiv	r3, r2, r3
 801603a:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 801603c:	6a3b      	ldr	r3, [r7, #32]
 801603e:	2b0f      	cmp	r3, #15
 8016040:	d909      	bls.n	8016056 <UART_SetConfig+0x4ae>
 8016042:	6a3b      	ldr	r3, [r7, #32]
 8016044:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8016048:	d205      	bcs.n	8016056 <UART_SetConfig+0x4ae>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 801604a:	6a3b      	ldr	r3, [r7, #32]
 801604c:	b29a      	uxth	r2, r3
 801604e:	697b      	ldr	r3, [r7, #20]
 8016050:	681b      	ldr	r3, [r3, #0]
 8016052:	60da      	str	r2, [r3, #12]
 8016054:	e002      	b.n	801605c <UART_SetConfig+0x4b4>
      }
      else
      {
        ret = HAL_ERROR;
 8016056:	2301      	movs	r3, #1
 8016058:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 801605c:	697b      	ldr	r3, [r7, #20]
 801605e:	2201      	movs	r2, #1
 8016060:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 8016064:	697b      	ldr	r3, [r7, #20]
 8016066:	2201      	movs	r2, #1
 8016068:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 801606c:	697b      	ldr	r3, [r7, #20]
 801606e:	2200      	movs	r2, #0
 8016070:	675a      	str	r2, [r3, #116]	; 0x74
  huart->TxISR = NULL;
 8016072:	697b      	ldr	r3, [r7, #20]
 8016074:	2200      	movs	r2, #0
 8016076:	679a      	str	r2, [r3, #120]	; 0x78

  return ret;
 8016078:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
}
 801607c:	4618      	mov	r0, r3
 801607e:	3730      	adds	r7, #48	; 0x30
 8016080:	46bd      	mov	sp, r7
 8016082:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8016086:	bf00      	nop
 8016088:	0801aa80 	.word	0x0801aa80
 801608c:	00f42400 	.word	0x00f42400

08016090 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8016090:	b480      	push	{r7}
 8016092:	b083      	sub	sp, #12
 8016094:	af00      	add	r7, sp, #0
 8016096:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8016098:	687b      	ldr	r3, [r7, #4]
 801609a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 801609c:	f003 0301 	and.w	r3, r3, #1
 80160a0:	2b00      	cmp	r3, #0
 80160a2:	d00a      	beq.n	80160ba <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80160a4:	687b      	ldr	r3, [r7, #4]
 80160a6:	681b      	ldr	r3, [r3, #0]
 80160a8:	685b      	ldr	r3, [r3, #4]
 80160aa:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 80160ae:	687b      	ldr	r3, [r7, #4]
 80160b0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80160b2:	687b      	ldr	r3, [r7, #4]
 80160b4:	681b      	ldr	r3, [r3, #0]
 80160b6:	430a      	orrs	r2, r1
 80160b8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80160ba:	687b      	ldr	r3, [r7, #4]
 80160bc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80160be:	f003 0302 	and.w	r3, r3, #2
 80160c2:	2b00      	cmp	r3, #0
 80160c4:	d00a      	beq.n	80160dc <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80160c6:	687b      	ldr	r3, [r7, #4]
 80160c8:	681b      	ldr	r3, [r3, #0]
 80160ca:	685b      	ldr	r3, [r3, #4]
 80160cc:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 80160d0:	687b      	ldr	r3, [r7, #4]
 80160d2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80160d4:	687b      	ldr	r3, [r7, #4]
 80160d6:	681b      	ldr	r3, [r3, #0]
 80160d8:	430a      	orrs	r2, r1
 80160da:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80160dc:	687b      	ldr	r3, [r7, #4]
 80160de:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80160e0:	f003 0304 	and.w	r3, r3, #4
 80160e4:	2b00      	cmp	r3, #0
 80160e6:	d00a      	beq.n	80160fe <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80160e8:	687b      	ldr	r3, [r7, #4]
 80160ea:	681b      	ldr	r3, [r3, #0]
 80160ec:	685b      	ldr	r3, [r3, #4]
 80160ee:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 80160f2:	687b      	ldr	r3, [r7, #4]
 80160f4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80160f6:	687b      	ldr	r3, [r7, #4]
 80160f8:	681b      	ldr	r3, [r3, #0]
 80160fa:	430a      	orrs	r2, r1
 80160fc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80160fe:	687b      	ldr	r3, [r7, #4]
 8016100:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8016102:	f003 0308 	and.w	r3, r3, #8
 8016106:	2b00      	cmp	r3, #0
 8016108:	d00a      	beq.n	8016120 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 801610a:	687b      	ldr	r3, [r7, #4]
 801610c:	681b      	ldr	r3, [r3, #0]
 801610e:	685b      	ldr	r3, [r3, #4]
 8016110:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8016114:	687b      	ldr	r3, [r7, #4]
 8016116:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8016118:	687b      	ldr	r3, [r7, #4]
 801611a:	681b      	ldr	r3, [r3, #0]
 801611c:	430a      	orrs	r2, r1
 801611e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8016120:	687b      	ldr	r3, [r7, #4]
 8016122:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8016124:	f003 0310 	and.w	r3, r3, #16
 8016128:	2b00      	cmp	r3, #0
 801612a:	d00a      	beq.n	8016142 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 801612c:	687b      	ldr	r3, [r7, #4]
 801612e:	681b      	ldr	r3, [r3, #0]
 8016130:	689b      	ldr	r3, [r3, #8]
 8016132:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8016136:	687b      	ldr	r3, [r7, #4]
 8016138:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 801613a:	687b      	ldr	r3, [r7, #4]
 801613c:	681b      	ldr	r3, [r3, #0]
 801613e:	430a      	orrs	r2, r1
 8016140:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8016142:	687b      	ldr	r3, [r7, #4]
 8016144:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8016146:	f003 0320 	and.w	r3, r3, #32
 801614a:	2b00      	cmp	r3, #0
 801614c:	d00a      	beq.n	8016164 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 801614e:	687b      	ldr	r3, [r7, #4]
 8016150:	681b      	ldr	r3, [r3, #0]
 8016152:	689b      	ldr	r3, [r3, #8]
 8016154:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8016158:	687b      	ldr	r3, [r7, #4]
 801615a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 801615c:	687b      	ldr	r3, [r7, #4]
 801615e:	681b      	ldr	r3, [r3, #0]
 8016160:	430a      	orrs	r2, r1
 8016162:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8016164:	687b      	ldr	r3, [r7, #4]
 8016166:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8016168:	f003 0340 	and.w	r3, r3, #64	; 0x40
 801616c:	2b00      	cmp	r3, #0
 801616e:	d01a      	beq.n	80161a6 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8016170:	687b      	ldr	r3, [r7, #4]
 8016172:	681b      	ldr	r3, [r3, #0]
 8016174:	685b      	ldr	r3, [r3, #4]
 8016176:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 801617a:	687b      	ldr	r3, [r7, #4]
 801617c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 801617e:	687b      	ldr	r3, [r7, #4]
 8016180:	681b      	ldr	r3, [r3, #0]
 8016182:	430a      	orrs	r2, r1
 8016184:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8016186:	687b      	ldr	r3, [r7, #4]
 8016188:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 801618a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 801618e:	d10a      	bne.n	80161a6 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8016190:	687b      	ldr	r3, [r7, #4]
 8016192:	681b      	ldr	r3, [r3, #0]
 8016194:	685b      	ldr	r3, [r3, #4]
 8016196:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 801619a:	687b      	ldr	r3, [r7, #4]
 801619c:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 801619e:	687b      	ldr	r3, [r7, #4]
 80161a0:	681b      	ldr	r3, [r3, #0]
 80161a2:	430a      	orrs	r2, r1
 80161a4:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80161a6:	687b      	ldr	r3, [r7, #4]
 80161a8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80161aa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80161ae:	2b00      	cmp	r3, #0
 80161b0:	d00a      	beq.n	80161c8 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80161b2:	687b      	ldr	r3, [r7, #4]
 80161b4:	681b      	ldr	r3, [r3, #0]
 80161b6:	685b      	ldr	r3, [r3, #4]
 80161b8:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 80161bc:	687b      	ldr	r3, [r7, #4]
 80161be:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80161c0:	687b      	ldr	r3, [r7, #4]
 80161c2:	681b      	ldr	r3, [r3, #0]
 80161c4:	430a      	orrs	r2, r1
 80161c6:	605a      	str	r2, [r3, #4]
  }
}
 80161c8:	bf00      	nop
 80161ca:	370c      	adds	r7, #12
 80161cc:	46bd      	mov	sp, r7
 80161ce:	bc80      	pop	{r7}
 80161d0:	4770      	bx	lr

080161d2 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80161d2:	b580      	push	{r7, lr}
 80161d4:	b086      	sub	sp, #24
 80161d6:	af02      	add	r7, sp, #8
 80161d8:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80161da:	687b      	ldr	r3, [r7, #4]
 80161dc:	2200      	movs	r2, #0
 80161de:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80161e2:	f7f9 fe49 	bl	800fe78 <HAL_GetTick>
 80161e6:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80161e8:	687b      	ldr	r3, [r7, #4]
 80161ea:	681b      	ldr	r3, [r3, #0]
 80161ec:	681b      	ldr	r3, [r3, #0]
 80161ee:	f003 0308 	and.w	r3, r3, #8
 80161f2:	2b08      	cmp	r3, #8
 80161f4:	d10e      	bne.n	8016214 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80161f6:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80161fa:	9300      	str	r3, [sp, #0]
 80161fc:	68fb      	ldr	r3, [r7, #12]
 80161fe:	2200      	movs	r2, #0
 8016200:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8016204:	6878      	ldr	r0, [r7, #4]
 8016206:	f000 f832 	bl	801626e <UART_WaitOnFlagUntilTimeout>
 801620a:	4603      	mov	r3, r0
 801620c:	2b00      	cmp	r3, #0
 801620e:	d001      	beq.n	8016214 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8016210:	2303      	movs	r3, #3
 8016212:	e028      	b.n	8016266 <UART_CheckIdleState+0x94>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8016214:	687b      	ldr	r3, [r7, #4]
 8016216:	681b      	ldr	r3, [r3, #0]
 8016218:	681b      	ldr	r3, [r3, #0]
 801621a:	f003 0304 	and.w	r3, r3, #4
 801621e:	2b04      	cmp	r3, #4
 8016220:	d10e      	bne.n	8016240 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8016222:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8016226:	9300      	str	r3, [sp, #0]
 8016228:	68fb      	ldr	r3, [r7, #12]
 801622a:	2200      	movs	r2, #0
 801622c:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8016230:	6878      	ldr	r0, [r7, #4]
 8016232:	f000 f81c 	bl	801626e <UART_WaitOnFlagUntilTimeout>
 8016236:	4603      	mov	r3, r0
 8016238:	2b00      	cmp	r3, #0
 801623a:	d001      	beq.n	8016240 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 801623c:	2303      	movs	r3, #3
 801623e:	e012      	b.n	8016266 <UART_CheckIdleState+0x94>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8016240:	687b      	ldr	r3, [r7, #4]
 8016242:	2220      	movs	r2, #32
 8016244:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8016248:	687b      	ldr	r3, [r7, #4]
 801624a:	2220      	movs	r2, #32
 801624c:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8016250:	687b      	ldr	r3, [r7, #4]
 8016252:	2200      	movs	r2, #0
 8016254:	66da      	str	r2, [r3, #108]	; 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8016256:	687b      	ldr	r3, [r7, #4]
 8016258:	2200      	movs	r2, #0
 801625a:	671a      	str	r2, [r3, #112]	; 0x70

  __HAL_UNLOCK(huart);
 801625c:	687b      	ldr	r3, [r7, #4]
 801625e:	2200      	movs	r2, #0
 8016260:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8016264:	2300      	movs	r3, #0
}
 8016266:	4618      	mov	r0, r3
 8016268:	3710      	adds	r7, #16
 801626a:	46bd      	mov	sp, r7
 801626c:	bd80      	pop	{r7, pc}

0801626e <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 801626e:	b580      	push	{r7, lr}
 8016270:	b09c      	sub	sp, #112	; 0x70
 8016272:	af00      	add	r7, sp, #0
 8016274:	60f8      	str	r0, [r7, #12]
 8016276:	60b9      	str	r1, [r7, #8]
 8016278:	603b      	str	r3, [r7, #0]
 801627a:	4613      	mov	r3, r2
 801627c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 801627e:	e0a9      	b.n	80163d4 <UART_WaitOnFlagUntilTimeout+0x166>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8016280:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8016282:	f1b3 3fff 	cmp.w	r3, #4294967295
 8016286:	f000 80a5 	beq.w	80163d4 <UART_WaitOnFlagUntilTimeout+0x166>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 801628a:	f7f9 fdf5 	bl	800fe78 <HAL_GetTick>
 801628e:	4602      	mov	r2, r0
 8016290:	683b      	ldr	r3, [r7, #0]
 8016292:	1ad3      	subs	r3, r2, r3
 8016294:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8016296:	429a      	cmp	r2, r3
 8016298:	d302      	bcc.n	80162a0 <UART_WaitOnFlagUntilTimeout+0x32>
 801629a:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 801629c:	2b00      	cmp	r3, #0
 801629e:	d140      	bne.n	8016322 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 80162a0:	68fb      	ldr	r3, [r7, #12]
 80162a2:	681b      	ldr	r3, [r3, #0]
 80162a4:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80162a6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80162a8:	e853 3f00 	ldrex	r3, [r3]
 80162ac:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 80162ae:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80162b0:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80162b4:	667b      	str	r3, [r7, #100]	; 0x64
 80162b6:	68fb      	ldr	r3, [r7, #12]
 80162b8:	681b      	ldr	r3, [r3, #0]
 80162ba:	461a      	mov	r2, r3
 80162bc:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80162be:	65fb      	str	r3, [r7, #92]	; 0x5c
 80162c0:	65ba      	str	r2, [r7, #88]	; 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80162c2:	6db9      	ldr	r1, [r7, #88]	; 0x58
 80162c4:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 80162c6:	e841 2300 	strex	r3, r2, [r1]
 80162ca:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 80162cc:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80162ce:	2b00      	cmp	r3, #0
 80162d0:	d1e6      	bne.n	80162a0 <UART_WaitOnFlagUntilTimeout+0x32>
                                                USART_CR1_TXEIE_TXFNFIE));
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80162d2:	68fb      	ldr	r3, [r7, #12]
 80162d4:	681b      	ldr	r3, [r3, #0]
 80162d6:	3308      	adds	r3, #8
 80162d8:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80162da:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80162dc:	e853 3f00 	ldrex	r3, [r3]
 80162e0:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80162e2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80162e4:	f023 0301 	bic.w	r3, r3, #1
 80162e8:	663b      	str	r3, [r7, #96]	; 0x60
 80162ea:	68fb      	ldr	r3, [r7, #12]
 80162ec:	681b      	ldr	r3, [r3, #0]
 80162ee:	3308      	adds	r3, #8
 80162f0:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80162f2:	64ba      	str	r2, [r7, #72]	; 0x48
 80162f4:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80162f6:	6c79      	ldr	r1, [r7, #68]	; 0x44
 80162f8:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80162fa:	e841 2300 	strex	r3, r2, [r1]
 80162fe:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8016300:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8016302:	2b00      	cmp	r3, #0
 8016304:	d1e5      	bne.n	80162d2 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 8016306:	68fb      	ldr	r3, [r7, #12]
 8016308:	2220      	movs	r2, #32
 801630a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
        huart->RxState = HAL_UART_STATE_READY;
 801630e:	68fb      	ldr	r3, [r7, #12]
 8016310:	2220      	movs	r2, #32
 8016312:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

        __HAL_UNLOCK(huart);
 8016316:	68fb      	ldr	r3, [r7, #12]
 8016318:	2200      	movs	r2, #0
 801631a:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

        return HAL_TIMEOUT;
 801631e:	2303      	movs	r3, #3
 8016320:	e069      	b.n	80163f6 <UART_WaitOnFlagUntilTimeout+0x188>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8016322:	68fb      	ldr	r3, [r7, #12]
 8016324:	681b      	ldr	r3, [r3, #0]
 8016326:	681b      	ldr	r3, [r3, #0]
 8016328:	f003 0304 	and.w	r3, r3, #4
 801632c:	2b00      	cmp	r3, #0
 801632e:	d051      	beq.n	80163d4 <UART_WaitOnFlagUntilTimeout+0x166>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8016330:	68fb      	ldr	r3, [r7, #12]
 8016332:	681b      	ldr	r3, [r3, #0]
 8016334:	69db      	ldr	r3, [r3, #28]
 8016336:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 801633a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 801633e:	d149      	bne.n	80163d4 <UART_WaitOnFlagUntilTimeout+0x166>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8016340:	68fb      	ldr	r3, [r7, #12]
 8016342:	681b      	ldr	r3, [r3, #0]
 8016344:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8016348:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 801634a:	68fb      	ldr	r3, [r7, #12]
 801634c:	681b      	ldr	r3, [r3, #0]
 801634e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8016350:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8016352:	e853 3f00 	ldrex	r3, [r3]
 8016356:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8016358:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801635a:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 801635e:	66fb      	str	r3, [r7, #108]	; 0x6c
 8016360:	68fb      	ldr	r3, [r7, #12]
 8016362:	681b      	ldr	r3, [r3, #0]
 8016364:	461a      	mov	r2, r3
 8016366:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8016368:	637b      	str	r3, [r7, #52]	; 0x34
 801636a:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801636c:	6b39      	ldr	r1, [r7, #48]	; 0x30
 801636e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8016370:	e841 2300 	strex	r3, r2, [r1]
 8016374:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8016376:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8016378:	2b00      	cmp	r3, #0
 801637a:	d1e6      	bne.n	801634a <UART_WaitOnFlagUntilTimeout+0xdc>
                                                  USART_CR1_TXEIE_TXFNFIE));
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 801637c:	68fb      	ldr	r3, [r7, #12]
 801637e:	681b      	ldr	r3, [r3, #0]
 8016380:	3308      	adds	r3, #8
 8016382:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8016384:	697b      	ldr	r3, [r7, #20]
 8016386:	e853 3f00 	ldrex	r3, [r3]
 801638a:	613b      	str	r3, [r7, #16]
   return(result);
 801638c:	693b      	ldr	r3, [r7, #16]
 801638e:	f023 0301 	bic.w	r3, r3, #1
 8016392:	66bb      	str	r3, [r7, #104]	; 0x68
 8016394:	68fb      	ldr	r3, [r7, #12]
 8016396:	681b      	ldr	r3, [r3, #0]
 8016398:	3308      	adds	r3, #8
 801639a:	6eba      	ldr	r2, [r7, #104]	; 0x68
 801639c:	623a      	str	r2, [r7, #32]
 801639e:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80163a0:	69f9      	ldr	r1, [r7, #28]
 80163a2:	6a3a      	ldr	r2, [r7, #32]
 80163a4:	e841 2300 	strex	r3, r2, [r1]
 80163a8:	61bb      	str	r3, [r7, #24]
   return(result);
 80163aa:	69bb      	ldr	r3, [r7, #24]
 80163ac:	2b00      	cmp	r3, #0
 80163ae:	d1e5      	bne.n	801637c <UART_WaitOnFlagUntilTimeout+0x10e>

          huart->gState = HAL_UART_STATE_READY;
 80163b0:	68fb      	ldr	r3, [r7, #12]
 80163b2:	2220      	movs	r2, #32
 80163b4:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->RxState = HAL_UART_STATE_READY;
 80163b8:	68fb      	ldr	r3, [r7, #12]
 80163ba:	2220      	movs	r2, #32
 80163bc:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80163c0:	68fb      	ldr	r3, [r7, #12]
 80163c2:	2220      	movs	r2, #32
 80163c4:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80163c8:	68fb      	ldr	r3, [r7, #12]
 80163ca:	2200      	movs	r2, #0
 80163cc:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

          return HAL_TIMEOUT;
 80163d0:	2303      	movs	r3, #3
 80163d2:	e010      	b.n	80163f6 <UART_WaitOnFlagUntilTimeout+0x188>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80163d4:	68fb      	ldr	r3, [r7, #12]
 80163d6:	681b      	ldr	r3, [r3, #0]
 80163d8:	69da      	ldr	r2, [r3, #28]
 80163da:	68bb      	ldr	r3, [r7, #8]
 80163dc:	4013      	ands	r3, r2
 80163de:	68ba      	ldr	r2, [r7, #8]
 80163e0:	429a      	cmp	r2, r3
 80163e2:	bf0c      	ite	eq
 80163e4:	2301      	moveq	r3, #1
 80163e6:	2300      	movne	r3, #0
 80163e8:	b2db      	uxtb	r3, r3
 80163ea:	461a      	mov	r2, r3
 80163ec:	79fb      	ldrb	r3, [r7, #7]
 80163ee:	429a      	cmp	r2, r3
 80163f0:	f43f af46 	beq.w	8016280 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80163f4:	2300      	movs	r3, #0
}
 80163f6:	4618      	mov	r0, r3
 80163f8:	3770      	adds	r7, #112	; 0x70
 80163fa:	46bd      	mov	sp, r7
 80163fc:	bd80      	pop	{r7, pc}
	...

08016400 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8016400:	b580      	push	{r7, lr}
 8016402:	b096      	sub	sp, #88	; 0x58
 8016404:	af00      	add	r7, sp, #0
 8016406:	60f8      	str	r0, [r7, #12]
 8016408:	60b9      	str	r1, [r7, #8]
 801640a:	4613      	mov	r3, r2
 801640c:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 801640e:	68fb      	ldr	r3, [r7, #12]
 8016410:	68ba      	ldr	r2, [r7, #8]
 8016412:	659a      	str	r2, [r3, #88]	; 0x58
  huart->RxXferSize = Size;
 8016414:	68fb      	ldr	r3, [r7, #12]
 8016416:	88fa      	ldrh	r2, [r7, #6]
 8016418:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 801641c:	68fb      	ldr	r3, [r7, #12]
 801641e:	2200      	movs	r2, #0
 8016420:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8016424:	68fb      	ldr	r3, [r7, #12]
 8016426:	2222      	movs	r2, #34	; 0x22
 8016428:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

  if (huart->hdmarx != NULL)
 801642c:	68fb      	ldr	r3, [r7, #12]
 801642e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8016432:	2b00      	cmp	r3, #0
 8016434:	d02d      	beq.n	8016492 <UART_Start_Receive_DMA+0x92>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8016436:	68fb      	ldr	r3, [r7, #12]
 8016438:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 801643c:	4a40      	ldr	r2, [pc, #256]	; (8016540 <UART_Start_Receive_DMA+0x140>)
 801643e:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8016440:	68fb      	ldr	r3, [r7, #12]
 8016442:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8016446:	4a3f      	ldr	r2, [pc, #252]	; (8016544 <UART_Start_Receive_DMA+0x144>)
 8016448:	631a      	str	r2, [r3, #48]	; 0x30

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 801644a:	68fb      	ldr	r3, [r7, #12]
 801644c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8016450:	4a3d      	ldr	r2, [pc, #244]	; (8016548 <UART_Start_Receive_DMA+0x148>)
 8016452:	635a      	str	r2, [r3, #52]	; 0x34

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 8016454:	68fb      	ldr	r3, [r7, #12]
 8016456:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 801645a:	2200      	movs	r2, #0
 801645c:	639a      	str	r2, [r3, #56]	; 0x38

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 801645e:	68fb      	ldr	r3, [r7, #12]
 8016460:	f8d3 0080 	ldr.w	r0, [r3, #128]	; 0x80
 8016464:	68fb      	ldr	r3, [r7, #12]
 8016466:	681b      	ldr	r3, [r3, #0]
 8016468:	3324      	adds	r3, #36	; 0x24
 801646a:	4619      	mov	r1, r3
 801646c:	68fb      	ldr	r3, [r7, #12]
 801646e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8016470:	461a      	mov	r2, r3
 8016472:	88fb      	ldrh	r3, [r7, #6]
 8016474:	f7fa f9da 	bl	801082c <HAL_DMA_Start_IT>
 8016478:	4603      	mov	r3, r0
 801647a:	2b00      	cmp	r3, #0
 801647c:	d009      	beq.n	8016492 <UART_Start_Receive_DMA+0x92>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 801647e:	68fb      	ldr	r3, [r7, #12]
 8016480:	2210      	movs	r2, #16
 8016482:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

      /* Restore huart->RxState to ready */
      huart->RxState = HAL_UART_STATE_READY;
 8016486:	68fb      	ldr	r3, [r7, #12]
 8016488:	2220      	movs	r2, #32
 801648a:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

      return HAL_ERROR;
 801648e:	2301      	movs	r3, #1
 8016490:	e051      	b.n	8016536 <UART_Start_Receive_DMA+0x136>
    }
  }

  /* Enable the UART Parity Error Interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 8016492:	68fb      	ldr	r3, [r7, #12]
 8016494:	691b      	ldr	r3, [r3, #16]
 8016496:	2b00      	cmp	r3, #0
 8016498:	d018      	beq.n	80164cc <UART_Start_Receive_DMA+0xcc>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 801649a:	68fb      	ldr	r3, [r7, #12]
 801649c:	681b      	ldr	r3, [r3, #0]
 801649e:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80164a0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80164a2:	e853 3f00 	ldrex	r3, [r3]
 80164a6:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80164a8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80164aa:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80164ae:	657b      	str	r3, [r7, #84]	; 0x54
 80164b0:	68fb      	ldr	r3, [r7, #12]
 80164b2:	681b      	ldr	r3, [r3, #0]
 80164b4:	461a      	mov	r2, r3
 80164b6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80164b8:	64bb      	str	r3, [r7, #72]	; 0x48
 80164ba:	647a      	str	r2, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80164bc:	6c79      	ldr	r1, [r7, #68]	; 0x44
 80164be:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80164c0:	e841 2300 	strex	r3, r2, [r1]
 80164c4:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 80164c6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80164c8:	2b00      	cmp	r3, #0
 80164ca:	d1e6      	bne.n	801649a <UART_Start_Receive_DMA+0x9a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80164cc:	68fb      	ldr	r3, [r7, #12]
 80164ce:	681b      	ldr	r3, [r3, #0]
 80164d0:	3308      	adds	r3, #8
 80164d2:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80164d4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80164d6:	e853 3f00 	ldrex	r3, [r3]
 80164da:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80164dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80164de:	f043 0301 	orr.w	r3, r3, #1
 80164e2:	653b      	str	r3, [r7, #80]	; 0x50
 80164e4:	68fb      	ldr	r3, [r7, #12]
 80164e6:	681b      	ldr	r3, [r3, #0]
 80164e8:	3308      	adds	r3, #8
 80164ea:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 80164ec:	637a      	str	r2, [r7, #52]	; 0x34
 80164ee:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80164f0:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80164f2:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80164f4:	e841 2300 	strex	r3, r2, [r1]
 80164f8:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 80164fa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80164fc:	2b00      	cmp	r3, #0
 80164fe:	d1e5      	bne.n	80164cc <UART_Start_Receive_DMA+0xcc>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8016500:	68fb      	ldr	r3, [r7, #12]
 8016502:	681b      	ldr	r3, [r3, #0]
 8016504:	3308      	adds	r3, #8
 8016506:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8016508:	697b      	ldr	r3, [r7, #20]
 801650a:	e853 3f00 	ldrex	r3, [r3]
 801650e:	613b      	str	r3, [r7, #16]
   return(result);
 8016510:	693b      	ldr	r3, [r7, #16]
 8016512:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8016516:	64fb      	str	r3, [r7, #76]	; 0x4c
 8016518:	68fb      	ldr	r3, [r7, #12]
 801651a:	681b      	ldr	r3, [r3, #0]
 801651c:	3308      	adds	r3, #8
 801651e:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8016520:	623a      	str	r2, [r7, #32]
 8016522:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8016524:	69f9      	ldr	r1, [r7, #28]
 8016526:	6a3a      	ldr	r2, [r7, #32]
 8016528:	e841 2300 	strex	r3, r2, [r1]
 801652c:	61bb      	str	r3, [r7, #24]
   return(result);
 801652e:	69bb      	ldr	r3, [r7, #24]
 8016530:	2b00      	cmp	r3, #0
 8016532:	d1e5      	bne.n	8016500 <UART_Start_Receive_DMA+0x100>

  return HAL_OK;
 8016534:	2300      	movs	r3, #0
}
 8016536:	4618      	mov	r0, r3
 8016538:	3758      	adds	r7, #88	; 0x58
 801653a:	46bd      	mov	sp, r7
 801653c:	bd80      	pop	{r7, pc}
 801653e:	bf00      	nop
 8016540:	0801674d 	.word	0x0801674d
 8016544:	08016879 	.word	0x08016879
 8016548:	080168b7 	.word	0x080168b7

0801654c <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 801654c:	b480      	push	{r7}
 801654e:	b08f      	sub	sp, #60	; 0x3c
 8016550:	af00      	add	r7, sp, #0
 8016552:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 8016554:	687b      	ldr	r3, [r7, #4]
 8016556:	681b      	ldr	r3, [r3, #0]
 8016558:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801655a:	6a3b      	ldr	r3, [r7, #32]
 801655c:	e853 3f00 	ldrex	r3, [r3]
 8016560:	61fb      	str	r3, [r7, #28]
   return(result);
 8016562:	69fb      	ldr	r3, [r7, #28]
 8016564:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8016568:	637b      	str	r3, [r7, #52]	; 0x34
 801656a:	687b      	ldr	r3, [r7, #4]
 801656c:	681b      	ldr	r3, [r3, #0]
 801656e:	461a      	mov	r2, r3
 8016570:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8016572:	62fb      	str	r3, [r7, #44]	; 0x2c
 8016574:	62ba      	str	r2, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8016576:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8016578:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 801657a:	e841 2300 	strex	r3, r2, [r1]
 801657e:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8016580:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016582:	2b00      	cmp	r3, #0
 8016584:	d1e6      	bne.n	8016554 <UART_EndTxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 8016586:	687b      	ldr	r3, [r7, #4]
 8016588:	681b      	ldr	r3, [r3, #0]
 801658a:	3308      	adds	r3, #8
 801658c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801658e:	68fb      	ldr	r3, [r7, #12]
 8016590:	e853 3f00 	ldrex	r3, [r3]
 8016594:	60bb      	str	r3, [r7, #8]
   return(result);
 8016596:	68bb      	ldr	r3, [r7, #8]
 8016598:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 801659c:	633b      	str	r3, [r7, #48]	; 0x30
 801659e:	687b      	ldr	r3, [r7, #4]
 80165a0:	681b      	ldr	r3, [r3, #0]
 80165a2:	3308      	adds	r3, #8
 80165a4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80165a6:	61ba      	str	r2, [r7, #24]
 80165a8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80165aa:	6979      	ldr	r1, [r7, #20]
 80165ac:	69ba      	ldr	r2, [r7, #24]
 80165ae:	e841 2300 	strex	r3, r2, [r1]
 80165b2:	613b      	str	r3, [r7, #16]
   return(result);
 80165b4:	693b      	ldr	r3, [r7, #16]
 80165b6:	2b00      	cmp	r3, #0
 80165b8:	d1e5      	bne.n	8016586 <UART_EndTxTransfer+0x3a>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80165ba:	687b      	ldr	r3, [r7, #4]
 80165bc:	2220      	movs	r2, #32
 80165be:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
}
 80165c2:	bf00      	nop
 80165c4:	373c      	adds	r7, #60	; 0x3c
 80165c6:	46bd      	mov	sp, r7
 80165c8:	bc80      	pop	{r7}
 80165ca:	4770      	bx	lr

080165cc <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80165cc:	b480      	push	{r7}
 80165ce:	b095      	sub	sp, #84	; 0x54
 80165d0:	af00      	add	r7, sp, #0
 80165d2:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80165d4:	687b      	ldr	r3, [r7, #4]
 80165d6:	681b      	ldr	r3, [r3, #0]
 80165d8:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80165da:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80165dc:	e853 3f00 	ldrex	r3, [r3]
 80165e0:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 80165e2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80165e4:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80165e8:	64fb      	str	r3, [r7, #76]	; 0x4c
 80165ea:	687b      	ldr	r3, [r7, #4]
 80165ec:	681b      	ldr	r3, [r3, #0]
 80165ee:	461a      	mov	r2, r3
 80165f0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80165f2:	643b      	str	r3, [r7, #64]	; 0x40
 80165f4:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80165f6:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80165f8:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80165fa:	e841 2300 	strex	r3, r2, [r1]
 80165fe:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8016600:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8016602:	2b00      	cmp	r3, #0
 8016604:	d1e6      	bne.n	80165d4 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8016606:	687b      	ldr	r3, [r7, #4]
 8016608:	681b      	ldr	r3, [r3, #0]
 801660a:	3308      	adds	r3, #8
 801660c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801660e:	6a3b      	ldr	r3, [r7, #32]
 8016610:	e853 3f00 	ldrex	r3, [r3]
 8016614:	61fb      	str	r3, [r7, #28]
   return(result);
 8016616:	69fb      	ldr	r3, [r7, #28]
 8016618:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 801661c:	f023 0301 	bic.w	r3, r3, #1
 8016620:	64bb      	str	r3, [r7, #72]	; 0x48
 8016622:	687b      	ldr	r3, [r7, #4]
 8016624:	681b      	ldr	r3, [r3, #0]
 8016626:	3308      	adds	r3, #8
 8016628:	6cba      	ldr	r2, [r7, #72]	; 0x48
 801662a:	62fa      	str	r2, [r7, #44]	; 0x2c
 801662c:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801662e:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8016630:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8016632:	e841 2300 	strex	r3, r2, [r1]
 8016636:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8016638:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801663a:	2b00      	cmp	r3, #0
 801663c:	d1e3      	bne.n	8016606 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 801663e:	687b      	ldr	r3, [r7, #4]
 8016640:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8016642:	2b01      	cmp	r3, #1
 8016644:	d118      	bne.n	8016678 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8016646:	687b      	ldr	r3, [r7, #4]
 8016648:	681b      	ldr	r3, [r3, #0]
 801664a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801664c:	68fb      	ldr	r3, [r7, #12]
 801664e:	e853 3f00 	ldrex	r3, [r3]
 8016652:	60bb      	str	r3, [r7, #8]
   return(result);
 8016654:	68bb      	ldr	r3, [r7, #8]
 8016656:	f023 0310 	bic.w	r3, r3, #16
 801665a:	647b      	str	r3, [r7, #68]	; 0x44
 801665c:	687b      	ldr	r3, [r7, #4]
 801665e:	681b      	ldr	r3, [r3, #0]
 8016660:	461a      	mov	r2, r3
 8016662:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8016664:	61bb      	str	r3, [r7, #24]
 8016666:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8016668:	6979      	ldr	r1, [r7, #20]
 801666a:	69ba      	ldr	r2, [r7, #24]
 801666c:	e841 2300 	strex	r3, r2, [r1]
 8016670:	613b      	str	r3, [r7, #16]
   return(result);
 8016672:	693b      	ldr	r3, [r7, #16]
 8016674:	2b00      	cmp	r3, #0
 8016676:	d1e6      	bne.n	8016646 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8016678:	687b      	ldr	r3, [r7, #4]
 801667a:	2220      	movs	r2, #32
 801667c:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8016680:	687b      	ldr	r3, [r7, #4]
 8016682:	2200      	movs	r2, #0
 8016684:	66da      	str	r2, [r3, #108]	; 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8016686:	687b      	ldr	r3, [r7, #4]
 8016688:	2200      	movs	r2, #0
 801668a:	675a      	str	r2, [r3, #116]	; 0x74
}
 801668c:	bf00      	nop
 801668e:	3754      	adds	r7, #84	; 0x54
 8016690:	46bd      	mov	sp, r7
 8016692:	bc80      	pop	{r7}
 8016694:	4770      	bx	lr

08016696 <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8016696:	b580      	push	{r7, lr}
 8016698:	b090      	sub	sp, #64	; 0x40
 801669a:	af00      	add	r7, sp, #0
 801669c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 801669e:	687b      	ldr	r3, [r7, #4]
 80166a0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80166a2:	63fb      	str	r3, [r7, #60]	; 0x3c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 80166a4:	687b      	ldr	r3, [r7, #4]
 80166a6:	681b      	ldr	r3, [r3, #0]
 80166a8:	681b      	ldr	r3, [r3, #0]
 80166aa:	f003 0320 	and.w	r3, r3, #32
 80166ae:	2b00      	cmp	r3, #0
 80166b0:	d137      	bne.n	8016722 <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0U;
 80166b2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80166b4:	2200      	movs	r2, #0
 80166b6:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80166ba:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80166bc:	681b      	ldr	r3, [r3, #0]
 80166be:	3308      	adds	r3, #8
 80166c0:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80166c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80166c4:	e853 3f00 	ldrex	r3, [r3]
 80166c8:	623b      	str	r3, [r7, #32]
   return(result);
 80166ca:	6a3b      	ldr	r3, [r7, #32]
 80166cc:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80166d0:	63bb      	str	r3, [r7, #56]	; 0x38
 80166d2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80166d4:	681b      	ldr	r3, [r3, #0]
 80166d6:	3308      	adds	r3, #8
 80166d8:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80166da:	633a      	str	r2, [r7, #48]	; 0x30
 80166dc:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80166de:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80166e0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80166e2:	e841 2300 	strex	r3, r2, [r1]
 80166e6:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80166e8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80166ea:	2b00      	cmp	r3, #0
 80166ec:	d1e5      	bne.n	80166ba <UART_DMATransmitCplt+0x24>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80166ee:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80166f0:	681b      	ldr	r3, [r3, #0]
 80166f2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80166f4:	693b      	ldr	r3, [r7, #16]
 80166f6:	e853 3f00 	ldrex	r3, [r3]
 80166fa:	60fb      	str	r3, [r7, #12]
   return(result);
 80166fc:	68fb      	ldr	r3, [r7, #12]
 80166fe:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8016702:	637b      	str	r3, [r7, #52]	; 0x34
 8016704:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8016706:	681b      	ldr	r3, [r3, #0]
 8016708:	461a      	mov	r2, r3
 801670a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801670c:	61fb      	str	r3, [r7, #28]
 801670e:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8016710:	69b9      	ldr	r1, [r7, #24]
 8016712:	69fa      	ldr	r2, [r7, #28]
 8016714:	e841 2300 	strex	r3, r2, [r1]
 8016718:	617b      	str	r3, [r7, #20]
   return(result);
 801671a:	697b      	ldr	r3, [r7, #20]
 801671c:	2b00      	cmp	r3, #0
 801671e:	d1e6      	bne.n	80166ee <UART_DMATransmitCplt+0x58>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8016720:	e002      	b.n	8016728 <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 8016722:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 8016724:	f7ec f92a 	bl	800297c <HAL_UART_TxCpltCallback>
}
 8016728:	bf00      	nop
 801672a:	3740      	adds	r7, #64	; 0x40
 801672c:	46bd      	mov	sp, r7
 801672e:	bd80      	pop	{r7, pc}

08016730 <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8016730:	b580      	push	{r7, lr}
 8016732:	b084      	sub	sp, #16
 8016734:	af00      	add	r7, sp, #0
 8016736:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8016738:	687b      	ldr	r3, [r7, #4]
 801673a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 801673c:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 801673e:	68f8      	ldr	r0, [r7, #12]
 8016740:	f7ff fa0c 	bl	8015b5c <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8016744:	bf00      	nop
 8016746:	3710      	adds	r7, #16
 8016748:	46bd      	mov	sp, r7
 801674a:	bd80      	pop	{r7, pc}

0801674c <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 801674c:	b580      	push	{r7, lr}
 801674e:	b09c      	sub	sp, #112	; 0x70
 8016750:	af00      	add	r7, sp, #0
 8016752:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8016754:	687b      	ldr	r3, [r7, #4]
 8016756:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8016758:	66fb      	str	r3, [r7, #108]	; 0x6c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 801675a:	687b      	ldr	r3, [r7, #4]
 801675c:	681b      	ldr	r3, [r3, #0]
 801675e:	681b      	ldr	r3, [r3, #0]
 8016760:	f003 0320 	and.w	r3, r3, #32
 8016764:	2b00      	cmp	r3, #0
 8016766:	d171      	bne.n	801684c <UART_DMAReceiveCplt+0x100>
  {
    huart->RxXferCount = 0U;
 8016768:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 801676a:	2200      	movs	r2, #0
 801676c:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8016770:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8016772:	681b      	ldr	r3, [r3, #0]
 8016774:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8016776:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8016778:	e853 3f00 	ldrex	r3, [r3]
 801677c:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 801677e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8016780:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8016784:	66bb      	str	r3, [r7, #104]	; 0x68
 8016786:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8016788:	681b      	ldr	r3, [r3, #0]
 801678a:	461a      	mov	r2, r3
 801678c:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 801678e:	65bb      	str	r3, [r7, #88]	; 0x58
 8016790:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8016792:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8016794:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8016796:	e841 2300 	strex	r3, r2, [r1]
 801679a:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 801679c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 801679e:	2b00      	cmp	r3, #0
 80167a0:	d1e6      	bne.n	8016770 <UART_DMAReceiveCplt+0x24>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80167a2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80167a4:	681b      	ldr	r3, [r3, #0]
 80167a6:	3308      	adds	r3, #8
 80167a8:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80167aa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80167ac:	e853 3f00 	ldrex	r3, [r3]
 80167b0:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 80167b2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80167b4:	f023 0301 	bic.w	r3, r3, #1
 80167b8:	667b      	str	r3, [r7, #100]	; 0x64
 80167ba:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80167bc:	681b      	ldr	r3, [r3, #0]
 80167be:	3308      	adds	r3, #8
 80167c0:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 80167c2:	647a      	str	r2, [r7, #68]	; 0x44
 80167c4:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80167c6:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80167c8:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80167ca:	e841 2300 	strex	r3, r2, [r1]
 80167ce:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80167d0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80167d2:	2b00      	cmp	r3, #0
 80167d4:	d1e5      	bne.n	80167a2 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80167d6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80167d8:	681b      	ldr	r3, [r3, #0]
 80167da:	3308      	adds	r3, #8
 80167dc:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80167de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80167e0:	e853 3f00 	ldrex	r3, [r3]
 80167e4:	623b      	str	r3, [r7, #32]
   return(result);
 80167e6:	6a3b      	ldr	r3, [r7, #32]
 80167e8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80167ec:	663b      	str	r3, [r7, #96]	; 0x60
 80167ee:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80167f0:	681b      	ldr	r3, [r3, #0]
 80167f2:	3308      	adds	r3, #8
 80167f4:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80167f6:	633a      	str	r2, [r7, #48]	; 0x30
 80167f8:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80167fa:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80167fc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80167fe:	e841 2300 	strex	r3, r2, [r1]
 8016802:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8016804:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8016806:	2b00      	cmp	r3, #0
 8016808:	d1e5      	bne.n	80167d6 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 801680a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 801680c:	2220      	movs	r2, #32
 801680e:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8016812:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8016814:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8016816:	2b01      	cmp	r3, #1
 8016818:	d118      	bne.n	801684c <UART_DMAReceiveCplt+0x100>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 801681a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 801681c:	681b      	ldr	r3, [r3, #0]
 801681e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8016820:	693b      	ldr	r3, [r7, #16]
 8016822:	e853 3f00 	ldrex	r3, [r3]
 8016826:	60fb      	str	r3, [r7, #12]
   return(result);
 8016828:	68fb      	ldr	r3, [r7, #12]
 801682a:	f023 0310 	bic.w	r3, r3, #16
 801682e:	65fb      	str	r3, [r7, #92]	; 0x5c
 8016830:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8016832:	681b      	ldr	r3, [r3, #0]
 8016834:	461a      	mov	r2, r3
 8016836:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8016838:	61fb      	str	r3, [r7, #28]
 801683a:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801683c:	69b9      	ldr	r1, [r7, #24]
 801683e:	69fa      	ldr	r2, [r7, #28]
 8016840:	e841 2300 	strex	r3, r2, [r1]
 8016844:	617b      	str	r3, [r7, #20]
   return(result);
 8016846:	697b      	ldr	r3, [r7, #20]
 8016848:	2b00      	cmp	r3, #0
 801684a:	d1e6      	bne.n	801681a <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 801684c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 801684e:	2200      	movs	r2, #0
 8016850:	671a      	str	r2, [r3, #112]	; 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8016852:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8016854:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8016856:	2b01      	cmp	r3, #1
 8016858:	d107      	bne.n	801686a <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 801685a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 801685c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8016860:	4619      	mov	r1, r3
 8016862:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 8016864:	f7ff f995 	bl	8015b92 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8016868:	e002      	b.n	8016870 <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 801686a:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 801686c:	f7ec f898 	bl	80029a0 <HAL_UART_RxCpltCallback>
}
 8016870:	bf00      	nop
 8016872:	3770      	adds	r7, #112	; 0x70
 8016874:	46bd      	mov	sp, r7
 8016876:	bd80      	pop	{r7, pc}

08016878 <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8016878:	b580      	push	{r7, lr}
 801687a:	b084      	sub	sp, #16
 801687c:	af00      	add	r7, sp, #0
 801687e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8016880:	687b      	ldr	r3, [r7, #4]
 8016882:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8016884:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 8016886:	68fb      	ldr	r3, [r7, #12]
 8016888:	2201      	movs	r2, #1
 801688a:	671a      	str	r2, [r3, #112]	; 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 801688c:	68fb      	ldr	r3, [r7, #12]
 801688e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8016890:	2b01      	cmp	r3, #1
 8016892:	d109      	bne.n	80168a8 <UART_DMARxHalfCplt+0x30>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8016894:	68fb      	ldr	r3, [r7, #12]
 8016896:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 801689a:	085b      	lsrs	r3, r3, #1
 801689c:	b29b      	uxth	r3, r3
 801689e:	4619      	mov	r1, r3
 80168a0:	68f8      	ldr	r0, [r7, #12]
 80168a2:	f7ff f976 	bl	8015b92 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80168a6:	e002      	b.n	80168ae <UART_DMARxHalfCplt+0x36>
    HAL_UART_RxHalfCpltCallback(huart);
 80168a8:	68f8      	ldr	r0, [r7, #12]
 80168aa:	f7ff f960 	bl	8015b6e <HAL_UART_RxHalfCpltCallback>
}
 80168ae:	bf00      	nop
 80168b0:	3710      	adds	r7, #16
 80168b2:	46bd      	mov	sp, r7
 80168b4:	bd80      	pop	{r7, pc}

080168b6 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 80168b6:	b580      	push	{r7, lr}
 80168b8:	b086      	sub	sp, #24
 80168ba:	af00      	add	r7, sp, #0
 80168bc:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80168be:	687b      	ldr	r3, [r7, #4]
 80168c0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80168c2:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 80168c4:	697b      	ldr	r3, [r7, #20]
 80168c6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80168ca:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 80168cc:	697b      	ldr	r3, [r7, #20]
 80168ce:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80168d2:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 80168d4:	697b      	ldr	r3, [r7, #20]
 80168d6:	681b      	ldr	r3, [r3, #0]
 80168d8:	689b      	ldr	r3, [r3, #8]
 80168da:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80168de:	2b80      	cmp	r3, #128	; 0x80
 80168e0:	d109      	bne.n	80168f6 <UART_DMAError+0x40>
 80168e2:	693b      	ldr	r3, [r7, #16]
 80168e4:	2b21      	cmp	r3, #33	; 0x21
 80168e6:	d106      	bne.n	80168f6 <UART_DMAError+0x40>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 80168e8:	697b      	ldr	r3, [r7, #20]
 80168ea:	2200      	movs	r2, #0
 80168ec:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    UART_EndTxTransfer(huart);
 80168f0:	6978      	ldr	r0, [r7, #20]
 80168f2:	f7ff fe2b 	bl	801654c <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 80168f6:	697b      	ldr	r3, [r7, #20]
 80168f8:	681b      	ldr	r3, [r3, #0]
 80168fa:	689b      	ldr	r3, [r3, #8]
 80168fc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8016900:	2b40      	cmp	r3, #64	; 0x40
 8016902:	d109      	bne.n	8016918 <UART_DMAError+0x62>
 8016904:	68fb      	ldr	r3, [r7, #12]
 8016906:	2b22      	cmp	r3, #34	; 0x22
 8016908:	d106      	bne.n	8016918 <UART_DMAError+0x62>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 801690a:	697b      	ldr	r3, [r7, #20]
 801690c:	2200      	movs	r2, #0
 801690e:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
    UART_EndRxTransfer(huart);
 8016912:	6978      	ldr	r0, [r7, #20]
 8016914:	f7ff fe5a 	bl	80165cc <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8016918:	697b      	ldr	r3, [r7, #20]
 801691a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 801691e:	f043 0210 	orr.w	r2, r3, #16
 8016922:	697b      	ldr	r3, [r7, #20]
 8016924:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8016928:	6978      	ldr	r0, [r7, #20]
 801692a:	f7ff f929 	bl	8015b80 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 801692e:	bf00      	nop
 8016930:	3718      	adds	r7, #24
 8016932:	46bd      	mov	sp, r7
 8016934:	bd80      	pop	{r7, pc}

08016936 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8016936:	b480      	push	{r7}
 8016938:	b085      	sub	sp, #20
 801693a:	af00      	add	r7, sp, #0
 801693c:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 801693e:	687b      	ldr	r3, [r7, #4]
 8016940:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8016944:	2b01      	cmp	r3, #1
 8016946:	d101      	bne.n	801694c <HAL_UARTEx_DisableFifoMode+0x16>
 8016948:	2302      	movs	r3, #2
 801694a:	e027      	b.n	801699c <HAL_UARTEx_DisableFifoMode+0x66>
 801694c:	687b      	ldr	r3, [r7, #4]
 801694e:	2201      	movs	r2, #1
 8016950:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8016954:	687b      	ldr	r3, [r7, #4]
 8016956:	2224      	movs	r2, #36	; 0x24
 8016958:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 801695c:	687b      	ldr	r3, [r7, #4]
 801695e:	681b      	ldr	r3, [r3, #0]
 8016960:	681b      	ldr	r3, [r3, #0]
 8016962:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8016964:	687b      	ldr	r3, [r7, #4]
 8016966:	681b      	ldr	r3, [r3, #0]
 8016968:	681a      	ldr	r2, [r3, #0]
 801696a:	687b      	ldr	r3, [r7, #4]
 801696c:	681b      	ldr	r3, [r3, #0]
 801696e:	f022 0201 	bic.w	r2, r2, #1
 8016972:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8016974:	68fb      	ldr	r3, [r7, #12]
 8016976:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 801697a:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 801697c:	687b      	ldr	r3, [r7, #4]
 801697e:	2200      	movs	r2, #0
 8016980:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8016982:	687b      	ldr	r3, [r7, #4]
 8016984:	681b      	ldr	r3, [r3, #0]
 8016986:	68fa      	ldr	r2, [r7, #12]
 8016988:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 801698a:	687b      	ldr	r3, [r7, #4]
 801698c:	2220      	movs	r2, #32
 801698e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8016992:	687b      	ldr	r3, [r7, #4]
 8016994:	2200      	movs	r2, #0
 8016996:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 801699a:	2300      	movs	r3, #0
}
 801699c:	4618      	mov	r0, r3
 801699e:	3714      	adds	r7, #20
 80169a0:	46bd      	mov	sp, r7
 80169a2:	bc80      	pop	{r7}
 80169a4:	4770      	bx	lr

080169a6 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80169a6:	b580      	push	{r7, lr}
 80169a8:	b084      	sub	sp, #16
 80169aa:	af00      	add	r7, sp, #0
 80169ac:	6078      	str	r0, [r7, #4]
 80169ae:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80169b0:	687b      	ldr	r3, [r7, #4]
 80169b2:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 80169b6:	2b01      	cmp	r3, #1
 80169b8:	d101      	bne.n	80169be <HAL_UARTEx_SetTxFifoThreshold+0x18>
 80169ba:	2302      	movs	r3, #2
 80169bc:	e02d      	b.n	8016a1a <HAL_UARTEx_SetTxFifoThreshold+0x74>
 80169be:	687b      	ldr	r3, [r7, #4]
 80169c0:	2201      	movs	r2, #1
 80169c2:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80169c6:	687b      	ldr	r3, [r7, #4]
 80169c8:	2224      	movs	r2, #36	; 0x24
 80169ca:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80169ce:	687b      	ldr	r3, [r7, #4]
 80169d0:	681b      	ldr	r3, [r3, #0]
 80169d2:	681b      	ldr	r3, [r3, #0]
 80169d4:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80169d6:	687b      	ldr	r3, [r7, #4]
 80169d8:	681b      	ldr	r3, [r3, #0]
 80169da:	681a      	ldr	r2, [r3, #0]
 80169dc:	687b      	ldr	r3, [r7, #4]
 80169de:	681b      	ldr	r3, [r3, #0]
 80169e0:	f022 0201 	bic.w	r2, r2, #1
 80169e4:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 80169e6:	687b      	ldr	r3, [r7, #4]
 80169e8:	681b      	ldr	r3, [r3, #0]
 80169ea:	689b      	ldr	r3, [r3, #8]
 80169ec:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 80169f0:	687b      	ldr	r3, [r7, #4]
 80169f2:	681b      	ldr	r3, [r3, #0]
 80169f4:	683a      	ldr	r2, [r7, #0]
 80169f6:	430a      	orrs	r2, r1
 80169f8:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80169fa:	6878      	ldr	r0, [r7, #4]
 80169fc:	f000 f850 	bl	8016aa0 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8016a00:	687b      	ldr	r3, [r7, #4]
 8016a02:	681b      	ldr	r3, [r3, #0]
 8016a04:	68fa      	ldr	r2, [r7, #12]
 8016a06:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8016a08:	687b      	ldr	r3, [r7, #4]
 8016a0a:	2220      	movs	r2, #32
 8016a0c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8016a10:	687b      	ldr	r3, [r7, #4]
 8016a12:	2200      	movs	r2, #0
 8016a14:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8016a18:	2300      	movs	r3, #0
}
 8016a1a:	4618      	mov	r0, r3
 8016a1c:	3710      	adds	r7, #16
 8016a1e:	46bd      	mov	sp, r7
 8016a20:	bd80      	pop	{r7, pc}

08016a22 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8016a22:	b580      	push	{r7, lr}
 8016a24:	b084      	sub	sp, #16
 8016a26:	af00      	add	r7, sp, #0
 8016a28:	6078      	str	r0, [r7, #4]
 8016a2a:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8016a2c:	687b      	ldr	r3, [r7, #4]
 8016a2e:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8016a32:	2b01      	cmp	r3, #1
 8016a34:	d101      	bne.n	8016a3a <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8016a36:	2302      	movs	r3, #2
 8016a38:	e02d      	b.n	8016a96 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8016a3a:	687b      	ldr	r3, [r7, #4]
 8016a3c:	2201      	movs	r2, #1
 8016a3e:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8016a42:	687b      	ldr	r3, [r7, #4]
 8016a44:	2224      	movs	r2, #36	; 0x24
 8016a46:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8016a4a:	687b      	ldr	r3, [r7, #4]
 8016a4c:	681b      	ldr	r3, [r3, #0]
 8016a4e:	681b      	ldr	r3, [r3, #0]
 8016a50:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8016a52:	687b      	ldr	r3, [r7, #4]
 8016a54:	681b      	ldr	r3, [r3, #0]
 8016a56:	681a      	ldr	r2, [r3, #0]
 8016a58:	687b      	ldr	r3, [r7, #4]
 8016a5a:	681b      	ldr	r3, [r3, #0]
 8016a5c:	f022 0201 	bic.w	r2, r2, #1
 8016a60:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8016a62:	687b      	ldr	r3, [r7, #4]
 8016a64:	681b      	ldr	r3, [r3, #0]
 8016a66:	689b      	ldr	r3, [r3, #8]
 8016a68:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 8016a6c:	687b      	ldr	r3, [r7, #4]
 8016a6e:	681b      	ldr	r3, [r3, #0]
 8016a70:	683a      	ldr	r2, [r7, #0]
 8016a72:	430a      	orrs	r2, r1
 8016a74:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8016a76:	6878      	ldr	r0, [r7, #4]
 8016a78:	f000 f812 	bl	8016aa0 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8016a7c:	687b      	ldr	r3, [r7, #4]
 8016a7e:	681b      	ldr	r3, [r3, #0]
 8016a80:	68fa      	ldr	r2, [r7, #12]
 8016a82:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8016a84:	687b      	ldr	r3, [r7, #4]
 8016a86:	2220      	movs	r2, #32
 8016a88:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8016a8c:	687b      	ldr	r3, [r7, #4]
 8016a8e:	2200      	movs	r2, #0
 8016a90:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8016a94:	2300      	movs	r3, #0
}
 8016a96:	4618      	mov	r0, r3
 8016a98:	3710      	adds	r7, #16
 8016a9a:	46bd      	mov	sp, r7
 8016a9c:	bd80      	pop	{r7, pc}
	...

08016aa0 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8016aa0:	b480      	push	{r7}
 8016aa2:	b085      	sub	sp, #20
 8016aa4:	af00      	add	r7, sp, #0
 8016aa6:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8016aa8:	687b      	ldr	r3, [r7, #4]
 8016aaa:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8016aac:	2b00      	cmp	r3, #0
 8016aae:	d108      	bne.n	8016ac2 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8016ab0:	687b      	ldr	r3, [r7, #4]
 8016ab2:	2201      	movs	r2, #1
 8016ab4:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 8016ab8:	687b      	ldr	r3, [r7, #4]
 8016aba:	2201      	movs	r2, #1
 8016abc:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8016ac0:	e031      	b.n	8016b26 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8016ac2:	2308      	movs	r3, #8
 8016ac4:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8016ac6:	2308      	movs	r3, #8
 8016ac8:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8016aca:	687b      	ldr	r3, [r7, #4]
 8016acc:	681b      	ldr	r3, [r3, #0]
 8016ace:	689b      	ldr	r3, [r3, #8]
 8016ad0:	0e5b      	lsrs	r3, r3, #25
 8016ad2:	b2db      	uxtb	r3, r3
 8016ad4:	f003 0307 	and.w	r3, r3, #7
 8016ad8:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8016ada:	687b      	ldr	r3, [r7, #4]
 8016adc:	681b      	ldr	r3, [r3, #0]
 8016ade:	689b      	ldr	r3, [r3, #8]
 8016ae0:	0f5b      	lsrs	r3, r3, #29
 8016ae2:	b2db      	uxtb	r3, r3
 8016ae4:	f003 0307 	and.w	r3, r3, #7
 8016ae8:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8016aea:	7bbb      	ldrb	r3, [r7, #14]
 8016aec:	7b3a      	ldrb	r2, [r7, #12]
 8016aee:	4910      	ldr	r1, [pc, #64]	; (8016b30 <UARTEx_SetNbDataToProcess+0x90>)
 8016af0:	5c8a      	ldrb	r2, [r1, r2]
 8016af2:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8016af6:	7b3a      	ldrb	r2, [r7, #12]
 8016af8:	490e      	ldr	r1, [pc, #56]	; (8016b34 <UARTEx_SetNbDataToProcess+0x94>)
 8016afa:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8016afc:	fb93 f3f2 	sdiv	r3, r3, r2
 8016b00:	b29a      	uxth	r2, r3
 8016b02:	687b      	ldr	r3, [r7, #4]
 8016b04:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8016b08:	7bfb      	ldrb	r3, [r7, #15]
 8016b0a:	7b7a      	ldrb	r2, [r7, #13]
 8016b0c:	4908      	ldr	r1, [pc, #32]	; (8016b30 <UARTEx_SetNbDataToProcess+0x90>)
 8016b0e:	5c8a      	ldrb	r2, [r1, r2]
 8016b10:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8016b14:	7b7a      	ldrb	r2, [r7, #13]
 8016b16:	4907      	ldr	r1, [pc, #28]	; (8016b34 <UARTEx_SetNbDataToProcess+0x94>)
 8016b18:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8016b1a:	fb93 f3f2 	sdiv	r3, r3, r2
 8016b1e:	b29a      	uxth	r2, r3
 8016b20:	687b      	ldr	r3, [r7, #4]
 8016b22:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 8016b26:	bf00      	nop
 8016b28:	3714      	adds	r7, #20
 8016b2a:	46bd      	mov	sp, r7
 8016b2c:	bc80      	pop	{r7}
 8016b2e:	4770      	bx	lr
 8016b30:	0801aa98 	.word	0x0801aa98
 8016b34:	0801aaa0 	.word	0x0801aaa0

08016b38 <UTIL_MEM_cpy_8>:
/* Global variables ----------------------------------------------------------*/
/* Private function prototypes -----------------------------------------------*/
/* Functions Definition ------------------------------------------------------*/

void UTIL_MEM_cpy_8( void *dst, const void *src, uint16_t size )
{
 8016b38:	b480      	push	{r7}
 8016b3a:	b087      	sub	sp, #28
 8016b3c:	af00      	add	r7, sp, #0
 8016b3e:	60f8      	str	r0, [r7, #12]
 8016b40:	60b9      	str	r1, [r7, #8]
 8016b42:	4613      	mov	r3, r2
 8016b44:	80fb      	strh	r3, [r7, #6]
  uint8_t* dst8= (uint8_t *) dst;
 8016b46:	68fb      	ldr	r3, [r7, #12]
 8016b48:	617b      	str	r3, [r7, #20]
  uint8_t* src8= (uint8_t *) src;
 8016b4a:	68bb      	ldr	r3, [r7, #8]
 8016b4c:	613b      	str	r3, [r7, #16]

  while( size-- )
 8016b4e:	e007      	b.n	8016b60 <UTIL_MEM_cpy_8+0x28>
    {
        *dst8++ = *src8++;
 8016b50:	693a      	ldr	r2, [r7, #16]
 8016b52:	1c53      	adds	r3, r2, #1
 8016b54:	613b      	str	r3, [r7, #16]
 8016b56:	697b      	ldr	r3, [r7, #20]
 8016b58:	1c59      	adds	r1, r3, #1
 8016b5a:	6179      	str	r1, [r7, #20]
 8016b5c:	7812      	ldrb	r2, [r2, #0]
 8016b5e:	701a      	strb	r2, [r3, #0]
  while( size-- )
 8016b60:	88fb      	ldrh	r3, [r7, #6]
 8016b62:	1e5a      	subs	r2, r3, #1
 8016b64:	80fa      	strh	r2, [r7, #6]
 8016b66:	2b00      	cmp	r3, #0
 8016b68:	d1f2      	bne.n	8016b50 <UTIL_MEM_cpy_8+0x18>
    }
}
 8016b6a:	bf00      	nop
 8016b6c:	bf00      	nop
 8016b6e:	371c      	adds	r7, #28
 8016b70:	46bd      	mov	sp, r7
 8016b72:	bc80      	pop	{r7}
 8016b74:	4770      	bx	lr

08016b76 <UTIL_MEM_set_8>:
        *dst8-- = *src8++;
    }
}

void UTIL_MEM_set_8( void *dst, uint8_t value, uint16_t size )
{
 8016b76:	b480      	push	{r7}
 8016b78:	b085      	sub	sp, #20
 8016b7a:	af00      	add	r7, sp, #0
 8016b7c:	6078      	str	r0, [r7, #4]
 8016b7e:	460b      	mov	r3, r1
 8016b80:	70fb      	strb	r3, [r7, #3]
 8016b82:	4613      	mov	r3, r2
 8016b84:	803b      	strh	r3, [r7, #0]
  uint8_t* dst8= (uint8_t *) dst;
 8016b86:	687b      	ldr	r3, [r7, #4]
 8016b88:	60fb      	str	r3, [r7, #12]
  while( size-- )
 8016b8a:	e004      	b.n	8016b96 <UTIL_MEM_set_8+0x20>
  {
    *dst8++ = value;
 8016b8c:	68fb      	ldr	r3, [r7, #12]
 8016b8e:	1c5a      	adds	r2, r3, #1
 8016b90:	60fa      	str	r2, [r7, #12]
 8016b92:	78fa      	ldrb	r2, [r7, #3]
 8016b94:	701a      	strb	r2, [r3, #0]
  while( size-- )
 8016b96:	883b      	ldrh	r3, [r7, #0]
 8016b98:	1e5a      	subs	r2, r3, #1
 8016b9a:	803a      	strh	r2, [r7, #0]
 8016b9c:	2b00      	cmp	r3, #0
 8016b9e:	d1f5      	bne.n	8016b8c <UTIL_MEM_set_8+0x16>
  }
}
 8016ba0:	bf00      	nop
 8016ba2:	bf00      	nop
 8016ba4:	3714      	adds	r7, #20
 8016ba6:	46bd      	mov	sp, r7
 8016ba8:	bc80      	pop	{r7}
 8016baa:	4770      	bx	lr

08016bac <__errno>:
 8016bac:	4b01      	ldr	r3, [pc, #4]	; (8016bb4 <__errno+0x8>)
 8016bae:	6818      	ldr	r0, [r3, #0]
 8016bb0:	4770      	bx	lr
 8016bb2:	bf00      	nop
 8016bb4:	2000065c 	.word	0x2000065c

08016bb8 <__libc_init_array>:
 8016bb8:	b570      	push	{r4, r5, r6, lr}
 8016bba:	4d0d      	ldr	r5, [pc, #52]	; (8016bf0 <__libc_init_array+0x38>)
 8016bbc:	4c0d      	ldr	r4, [pc, #52]	; (8016bf4 <__libc_init_array+0x3c>)
 8016bbe:	1b64      	subs	r4, r4, r5
 8016bc0:	10a4      	asrs	r4, r4, #2
 8016bc2:	2600      	movs	r6, #0
 8016bc4:	42a6      	cmp	r6, r4
 8016bc6:	d109      	bne.n	8016bdc <__libc_init_array+0x24>
 8016bc8:	4d0b      	ldr	r5, [pc, #44]	; (8016bf8 <__libc_init_array+0x40>)
 8016bca:	4c0c      	ldr	r4, [pc, #48]	; (8016bfc <__libc_init_array+0x44>)
 8016bcc:	f002 ffc0 	bl	8019b50 <_init>
 8016bd0:	1b64      	subs	r4, r4, r5
 8016bd2:	10a4      	asrs	r4, r4, #2
 8016bd4:	2600      	movs	r6, #0
 8016bd6:	42a6      	cmp	r6, r4
 8016bd8:	d105      	bne.n	8016be6 <__libc_init_array+0x2e>
 8016bda:	bd70      	pop	{r4, r5, r6, pc}
 8016bdc:	f855 3b04 	ldr.w	r3, [r5], #4
 8016be0:	4798      	blx	r3
 8016be2:	3601      	adds	r6, #1
 8016be4:	e7ee      	b.n	8016bc4 <__libc_init_array+0xc>
 8016be6:	f855 3b04 	ldr.w	r3, [r5], #4
 8016bea:	4798      	blx	r3
 8016bec:	3601      	adds	r6, #1
 8016bee:	e7f2      	b.n	8016bd6 <__libc_init_array+0x1e>
 8016bf0:	0801ae8c 	.word	0x0801ae8c
 8016bf4:	0801ae8c 	.word	0x0801ae8c
 8016bf8:	0801ae8c 	.word	0x0801ae8c
 8016bfc:	0801ae90 	.word	0x0801ae90

08016c00 <malloc>:
 8016c00:	4b02      	ldr	r3, [pc, #8]	; (8016c0c <malloc+0xc>)
 8016c02:	4601      	mov	r1, r0
 8016c04:	6818      	ldr	r0, [r3, #0]
 8016c06:	f000 b893 	b.w	8016d30 <_malloc_r>
 8016c0a:	bf00      	nop
 8016c0c:	2000065c 	.word	0x2000065c

08016c10 <memcmp>:
 8016c10:	b510      	push	{r4, lr}
 8016c12:	3901      	subs	r1, #1
 8016c14:	4402      	add	r2, r0
 8016c16:	4290      	cmp	r0, r2
 8016c18:	d101      	bne.n	8016c1e <memcmp+0xe>
 8016c1a:	2000      	movs	r0, #0
 8016c1c:	e005      	b.n	8016c2a <memcmp+0x1a>
 8016c1e:	7803      	ldrb	r3, [r0, #0]
 8016c20:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8016c24:	42a3      	cmp	r3, r4
 8016c26:	d001      	beq.n	8016c2c <memcmp+0x1c>
 8016c28:	1b18      	subs	r0, r3, r4
 8016c2a:	bd10      	pop	{r4, pc}
 8016c2c:	3001      	adds	r0, #1
 8016c2e:	e7f2      	b.n	8016c16 <memcmp+0x6>

08016c30 <memcpy>:
 8016c30:	440a      	add	r2, r1
 8016c32:	4291      	cmp	r1, r2
 8016c34:	f100 33ff 	add.w	r3, r0, #4294967295
 8016c38:	d100      	bne.n	8016c3c <memcpy+0xc>
 8016c3a:	4770      	bx	lr
 8016c3c:	b510      	push	{r4, lr}
 8016c3e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8016c42:	f803 4f01 	strb.w	r4, [r3, #1]!
 8016c46:	4291      	cmp	r1, r2
 8016c48:	d1f9      	bne.n	8016c3e <memcpy+0xe>
 8016c4a:	bd10      	pop	{r4, pc}

08016c4c <memset>:
 8016c4c:	4402      	add	r2, r0
 8016c4e:	4603      	mov	r3, r0
 8016c50:	4293      	cmp	r3, r2
 8016c52:	d100      	bne.n	8016c56 <memset+0xa>
 8016c54:	4770      	bx	lr
 8016c56:	f803 1b01 	strb.w	r1, [r3], #1
 8016c5a:	e7f9      	b.n	8016c50 <memset+0x4>

08016c5c <_free_r>:
 8016c5c:	b538      	push	{r3, r4, r5, lr}
 8016c5e:	4605      	mov	r5, r0
 8016c60:	2900      	cmp	r1, #0
 8016c62:	d041      	beq.n	8016ce8 <_free_r+0x8c>
 8016c64:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8016c68:	1f0c      	subs	r4, r1, #4
 8016c6a:	2b00      	cmp	r3, #0
 8016c6c:	bfb8      	it	lt
 8016c6e:	18e4      	addlt	r4, r4, r3
 8016c70:	f001 ff84 	bl	8018b7c <__malloc_lock>
 8016c74:	4a1d      	ldr	r2, [pc, #116]	; (8016cec <_free_r+0x90>)
 8016c76:	6813      	ldr	r3, [r2, #0]
 8016c78:	b933      	cbnz	r3, 8016c88 <_free_r+0x2c>
 8016c7a:	6063      	str	r3, [r4, #4]
 8016c7c:	6014      	str	r4, [r2, #0]
 8016c7e:	4628      	mov	r0, r5
 8016c80:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8016c84:	f001 bf80 	b.w	8018b88 <__malloc_unlock>
 8016c88:	42a3      	cmp	r3, r4
 8016c8a:	d908      	bls.n	8016c9e <_free_r+0x42>
 8016c8c:	6820      	ldr	r0, [r4, #0]
 8016c8e:	1821      	adds	r1, r4, r0
 8016c90:	428b      	cmp	r3, r1
 8016c92:	bf01      	itttt	eq
 8016c94:	6819      	ldreq	r1, [r3, #0]
 8016c96:	685b      	ldreq	r3, [r3, #4]
 8016c98:	1809      	addeq	r1, r1, r0
 8016c9a:	6021      	streq	r1, [r4, #0]
 8016c9c:	e7ed      	b.n	8016c7a <_free_r+0x1e>
 8016c9e:	461a      	mov	r2, r3
 8016ca0:	685b      	ldr	r3, [r3, #4]
 8016ca2:	b10b      	cbz	r3, 8016ca8 <_free_r+0x4c>
 8016ca4:	42a3      	cmp	r3, r4
 8016ca6:	d9fa      	bls.n	8016c9e <_free_r+0x42>
 8016ca8:	6811      	ldr	r1, [r2, #0]
 8016caa:	1850      	adds	r0, r2, r1
 8016cac:	42a0      	cmp	r0, r4
 8016cae:	d10b      	bne.n	8016cc8 <_free_r+0x6c>
 8016cb0:	6820      	ldr	r0, [r4, #0]
 8016cb2:	4401      	add	r1, r0
 8016cb4:	1850      	adds	r0, r2, r1
 8016cb6:	4283      	cmp	r3, r0
 8016cb8:	6011      	str	r1, [r2, #0]
 8016cba:	d1e0      	bne.n	8016c7e <_free_r+0x22>
 8016cbc:	6818      	ldr	r0, [r3, #0]
 8016cbe:	685b      	ldr	r3, [r3, #4]
 8016cc0:	6053      	str	r3, [r2, #4]
 8016cc2:	4401      	add	r1, r0
 8016cc4:	6011      	str	r1, [r2, #0]
 8016cc6:	e7da      	b.n	8016c7e <_free_r+0x22>
 8016cc8:	d902      	bls.n	8016cd0 <_free_r+0x74>
 8016cca:	230c      	movs	r3, #12
 8016ccc:	602b      	str	r3, [r5, #0]
 8016cce:	e7d6      	b.n	8016c7e <_free_r+0x22>
 8016cd0:	6820      	ldr	r0, [r4, #0]
 8016cd2:	1821      	adds	r1, r4, r0
 8016cd4:	428b      	cmp	r3, r1
 8016cd6:	bf04      	itt	eq
 8016cd8:	6819      	ldreq	r1, [r3, #0]
 8016cda:	685b      	ldreq	r3, [r3, #4]
 8016cdc:	6063      	str	r3, [r4, #4]
 8016cde:	bf04      	itt	eq
 8016ce0:	1809      	addeq	r1, r1, r0
 8016ce2:	6021      	streq	r1, [r4, #0]
 8016ce4:	6054      	str	r4, [r2, #4]
 8016ce6:	e7ca      	b.n	8016c7e <_free_r+0x22>
 8016ce8:	bd38      	pop	{r3, r4, r5, pc}
 8016cea:	bf00      	nop
 8016cec:	20006ebc 	.word	0x20006ebc

08016cf0 <sbrk_aligned>:
 8016cf0:	b570      	push	{r4, r5, r6, lr}
 8016cf2:	4e0e      	ldr	r6, [pc, #56]	; (8016d2c <sbrk_aligned+0x3c>)
 8016cf4:	460c      	mov	r4, r1
 8016cf6:	6831      	ldr	r1, [r6, #0]
 8016cf8:	4605      	mov	r5, r0
 8016cfa:	b911      	cbnz	r1, 8016d02 <sbrk_aligned+0x12>
 8016cfc:	f000 fd76 	bl	80177ec <_sbrk_r>
 8016d00:	6030      	str	r0, [r6, #0]
 8016d02:	4621      	mov	r1, r4
 8016d04:	4628      	mov	r0, r5
 8016d06:	f000 fd71 	bl	80177ec <_sbrk_r>
 8016d0a:	1c43      	adds	r3, r0, #1
 8016d0c:	d00a      	beq.n	8016d24 <sbrk_aligned+0x34>
 8016d0e:	1cc4      	adds	r4, r0, #3
 8016d10:	f024 0403 	bic.w	r4, r4, #3
 8016d14:	42a0      	cmp	r0, r4
 8016d16:	d007      	beq.n	8016d28 <sbrk_aligned+0x38>
 8016d18:	1a21      	subs	r1, r4, r0
 8016d1a:	4628      	mov	r0, r5
 8016d1c:	f000 fd66 	bl	80177ec <_sbrk_r>
 8016d20:	3001      	adds	r0, #1
 8016d22:	d101      	bne.n	8016d28 <sbrk_aligned+0x38>
 8016d24:	f04f 34ff 	mov.w	r4, #4294967295
 8016d28:	4620      	mov	r0, r4
 8016d2a:	bd70      	pop	{r4, r5, r6, pc}
 8016d2c:	20006ec0 	.word	0x20006ec0

08016d30 <_malloc_r>:
 8016d30:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8016d34:	1ccd      	adds	r5, r1, #3
 8016d36:	f025 0503 	bic.w	r5, r5, #3
 8016d3a:	3508      	adds	r5, #8
 8016d3c:	2d0c      	cmp	r5, #12
 8016d3e:	bf38      	it	cc
 8016d40:	250c      	movcc	r5, #12
 8016d42:	2d00      	cmp	r5, #0
 8016d44:	4607      	mov	r7, r0
 8016d46:	db01      	blt.n	8016d4c <_malloc_r+0x1c>
 8016d48:	42a9      	cmp	r1, r5
 8016d4a:	d905      	bls.n	8016d58 <_malloc_r+0x28>
 8016d4c:	230c      	movs	r3, #12
 8016d4e:	603b      	str	r3, [r7, #0]
 8016d50:	2600      	movs	r6, #0
 8016d52:	4630      	mov	r0, r6
 8016d54:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8016d58:	4e2e      	ldr	r6, [pc, #184]	; (8016e14 <_malloc_r+0xe4>)
 8016d5a:	f001 ff0f 	bl	8018b7c <__malloc_lock>
 8016d5e:	6833      	ldr	r3, [r6, #0]
 8016d60:	461c      	mov	r4, r3
 8016d62:	bb34      	cbnz	r4, 8016db2 <_malloc_r+0x82>
 8016d64:	4629      	mov	r1, r5
 8016d66:	4638      	mov	r0, r7
 8016d68:	f7ff ffc2 	bl	8016cf0 <sbrk_aligned>
 8016d6c:	1c43      	adds	r3, r0, #1
 8016d6e:	4604      	mov	r4, r0
 8016d70:	d14d      	bne.n	8016e0e <_malloc_r+0xde>
 8016d72:	6834      	ldr	r4, [r6, #0]
 8016d74:	4626      	mov	r6, r4
 8016d76:	2e00      	cmp	r6, #0
 8016d78:	d140      	bne.n	8016dfc <_malloc_r+0xcc>
 8016d7a:	6823      	ldr	r3, [r4, #0]
 8016d7c:	4631      	mov	r1, r6
 8016d7e:	4638      	mov	r0, r7
 8016d80:	eb04 0803 	add.w	r8, r4, r3
 8016d84:	f000 fd32 	bl	80177ec <_sbrk_r>
 8016d88:	4580      	cmp	r8, r0
 8016d8a:	d13a      	bne.n	8016e02 <_malloc_r+0xd2>
 8016d8c:	6821      	ldr	r1, [r4, #0]
 8016d8e:	3503      	adds	r5, #3
 8016d90:	1a6d      	subs	r5, r5, r1
 8016d92:	f025 0503 	bic.w	r5, r5, #3
 8016d96:	3508      	adds	r5, #8
 8016d98:	2d0c      	cmp	r5, #12
 8016d9a:	bf38      	it	cc
 8016d9c:	250c      	movcc	r5, #12
 8016d9e:	4629      	mov	r1, r5
 8016da0:	4638      	mov	r0, r7
 8016da2:	f7ff ffa5 	bl	8016cf0 <sbrk_aligned>
 8016da6:	3001      	adds	r0, #1
 8016da8:	d02b      	beq.n	8016e02 <_malloc_r+0xd2>
 8016daa:	6823      	ldr	r3, [r4, #0]
 8016dac:	442b      	add	r3, r5
 8016dae:	6023      	str	r3, [r4, #0]
 8016db0:	e00e      	b.n	8016dd0 <_malloc_r+0xa0>
 8016db2:	6822      	ldr	r2, [r4, #0]
 8016db4:	1b52      	subs	r2, r2, r5
 8016db6:	d41e      	bmi.n	8016df6 <_malloc_r+0xc6>
 8016db8:	2a0b      	cmp	r2, #11
 8016dba:	d916      	bls.n	8016dea <_malloc_r+0xba>
 8016dbc:	1961      	adds	r1, r4, r5
 8016dbe:	42a3      	cmp	r3, r4
 8016dc0:	6025      	str	r5, [r4, #0]
 8016dc2:	bf18      	it	ne
 8016dc4:	6059      	strne	r1, [r3, #4]
 8016dc6:	6863      	ldr	r3, [r4, #4]
 8016dc8:	bf08      	it	eq
 8016dca:	6031      	streq	r1, [r6, #0]
 8016dcc:	5162      	str	r2, [r4, r5]
 8016dce:	604b      	str	r3, [r1, #4]
 8016dd0:	4638      	mov	r0, r7
 8016dd2:	f104 060b 	add.w	r6, r4, #11
 8016dd6:	f001 fed7 	bl	8018b88 <__malloc_unlock>
 8016dda:	f026 0607 	bic.w	r6, r6, #7
 8016dde:	1d23      	adds	r3, r4, #4
 8016de0:	1af2      	subs	r2, r6, r3
 8016de2:	d0b6      	beq.n	8016d52 <_malloc_r+0x22>
 8016de4:	1b9b      	subs	r3, r3, r6
 8016de6:	50a3      	str	r3, [r4, r2]
 8016de8:	e7b3      	b.n	8016d52 <_malloc_r+0x22>
 8016dea:	6862      	ldr	r2, [r4, #4]
 8016dec:	42a3      	cmp	r3, r4
 8016dee:	bf0c      	ite	eq
 8016df0:	6032      	streq	r2, [r6, #0]
 8016df2:	605a      	strne	r2, [r3, #4]
 8016df4:	e7ec      	b.n	8016dd0 <_malloc_r+0xa0>
 8016df6:	4623      	mov	r3, r4
 8016df8:	6864      	ldr	r4, [r4, #4]
 8016dfa:	e7b2      	b.n	8016d62 <_malloc_r+0x32>
 8016dfc:	4634      	mov	r4, r6
 8016dfe:	6876      	ldr	r6, [r6, #4]
 8016e00:	e7b9      	b.n	8016d76 <_malloc_r+0x46>
 8016e02:	230c      	movs	r3, #12
 8016e04:	603b      	str	r3, [r7, #0]
 8016e06:	4638      	mov	r0, r7
 8016e08:	f001 febe 	bl	8018b88 <__malloc_unlock>
 8016e0c:	e7a1      	b.n	8016d52 <_malloc_r+0x22>
 8016e0e:	6025      	str	r5, [r4, #0]
 8016e10:	e7de      	b.n	8016dd0 <_malloc_r+0xa0>
 8016e12:	bf00      	nop
 8016e14:	20006ebc 	.word	0x20006ebc

08016e18 <__cvt>:
 8016e18:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8016e1c:	b088      	sub	sp, #32
 8016e1e:	2b00      	cmp	r3, #0
 8016e20:	461f      	mov	r7, r3
 8016e22:	4614      	mov	r4, r2
 8016e24:	bfb8      	it	lt
 8016e26:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
 8016e2a:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8016e2c:	9d10      	ldr	r5, [sp, #64]	; 0x40
 8016e2e:	f8dd a04c 	ldr.w	sl, [sp, #76]	; 0x4c
 8016e32:	bfb6      	itet	lt
 8016e34:	461f      	movlt	r7, r3
 8016e36:	2300      	movge	r3, #0
 8016e38:	232d      	movlt	r3, #45	; 0x2d
 8016e3a:	7013      	strb	r3, [r2, #0]
 8016e3c:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8016e3e:	f023 0820 	bic.w	r8, r3, #32
 8016e42:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8016e46:	d005      	beq.n	8016e54 <__cvt+0x3c>
 8016e48:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8016e4c:	d100      	bne.n	8016e50 <__cvt+0x38>
 8016e4e:	3501      	adds	r5, #1
 8016e50:	2302      	movs	r3, #2
 8016e52:	e000      	b.n	8016e56 <__cvt+0x3e>
 8016e54:	2303      	movs	r3, #3
 8016e56:	aa07      	add	r2, sp, #28
 8016e58:	9204      	str	r2, [sp, #16]
 8016e5a:	aa06      	add	r2, sp, #24
 8016e5c:	e9cd a202 	strd	sl, r2, [sp, #8]
 8016e60:	e9cd 3500 	strd	r3, r5, [sp]
 8016e64:	4622      	mov	r2, r4
 8016e66:	463b      	mov	r3, r7
 8016e68:	f000 fe7a 	bl	8017b60 <_dtoa_r>
 8016e6c:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8016e70:	4606      	mov	r6, r0
 8016e72:	d102      	bne.n	8016e7a <__cvt+0x62>
 8016e74:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8016e76:	07db      	lsls	r3, r3, #31
 8016e78:	d522      	bpl.n	8016ec0 <__cvt+0xa8>
 8016e7a:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8016e7e:	eb06 0905 	add.w	r9, r6, r5
 8016e82:	d110      	bne.n	8016ea6 <__cvt+0x8e>
 8016e84:	7833      	ldrb	r3, [r6, #0]
 8016e86:	2b30      	cmp	r3, #48	; 0x30
 8016e88:	d10a      	bne.n	8016ea0 <__cvt+0x88>
 8016e8a:	2200      	movs	r2, #0
 8016e8c:	2300      	movs	r3, #0
 8016e8e:	4620      	mov	r0, r4
 8016e90:	4639      	mov	r1, r7
 8016e92:	f7e9 fdf1 	bl	8000a78 <__aeabi_dcmpeq>
 8016e96:	b918      	cbnz	r0, 8016ea0 <__cvt+0x88>
 8016e98:	f1c5 0501 	rsb	r5, r5, #1
 8016e9c:	f8ca 5000 	str.w	r5, [sl]
 8016ea0:	f8da 3000 	ldr.w	r3, [sl]
 8016ea4:	4499      	add	r9, r3
 8016ea6:	2200      	movs	r2, #0
 8016ea8:	2300      	movs	r3, #0
 8016eaa:	4620      	mov	r0, r4
 8016eac:	4639      	mov	r1, r7
 8016eae:	f7e9 fde3 	bl	8000a78 <__aeabi_dcmpeq>
 8016eb2:	b108      	cbz	r0, 8016eb8 <__cvt+0xa0>
 8016eb4:	f8cd 901c 	str.w	r9, [sp, #28]
 8016eb8:	2230      	movs	r2, #48	; 0x30
 8016eba:	9b07      	ldr	r3, [sp, #28]
 8016ebc:	454b      	cmp	r3, r9
 8016ebe:	d307      	bcc.n	8016ed0 <__cvt+0xb8>
 8016ec0:	9b07      	ldr	r3, [sp, #28]
 8016ec2:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8016ec4:	1b9b      	subs	r3, r3, r6
 8016ec6:	4630      	mov	r0, r6
 8016ec8:	6013      	str	r3, [r2, #0]
 8016eca:	b008      	add	sp, #32
 8016ecc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8016ed0:	1c59      	adds	r1, r3, #1
 8016ed2:	9107      	str	r1, [sp, #28]
 8016ed4:	701a      	strb	r2, [r3, #0]
 8016ed6:	e7f0      	b.n	8016eba <__cvt+0xa2>

08016ed8 <__exponent>:
 8016ed8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8016eda:	4603      	mov	r3, r0
 8016edc:	2900      	cmp	r1, #0
 8016ede:	bfb8      	it	lt
 8016ee0:	4249      	neglt	r1, r1
 8016ee2:	f803 2b02 	strb.w	r2, [r3], #2
 8016ee6:	bfb4      	ite	lt
 8016ee8:	222d      	movlt	r2, #45	; 0x2d
 8016eea:	222b      	movge	r2, #43	; 0x2b
 8016eec:	2909      	cmp	r1, #9
 8016eee:	7042      	strb	r2, [r0, #1]
 8016ef0:	dd2a      	ble.n	8016f48 <__exponent+0x70>
 8016ef2:	f10d 0407 	add.w	r4, sp, #7
 8016ef6:	46a4      	mov	ip, r4
 8016ef8:	270a      	movs	r7, #10
 8016efa:	46a6      	mov	lr, r4
 8016efc:	460a      	mov	r2, r1
 8016efe:	fb91 f6f7 	sdiv	r6, r1, r7
 8016f02:	fb07 1516 	mls	r5, r7, r6, r1
 8016f06:	3530      	adds	r5, #48	; 0x30
 8016f08:	2a63      	cmp	r2, #99	; 0x63
 8016f0a:	f104 34ff 	add.w	r4, r4, #4294967295
 8016f0e:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8016f12:	4631      	mov	r1, r6
 8016f14:	dcf1      	bgt.n	8016efa <__exponent+0x22>
 8016f16:	3130      	adds	r1, #48	; 0x30
 8016f18:	f1ae 0502 	sub.w	r5, lr, #2
 8016f1c:	f804 1c01 	strb.w	r1, [r4, #-1]
 8016f20:	1c44      	adds	r4, r0, #1
 8016f22:	4629      	mov	r1, r5
 8016f24:	4561      	cmp	r1, ip
 8016f26:	d30a      	bcc.n	8016f3e <__exponent+0x66>
 8016f28:	f10d 0209 	add.w	r2, sp, #9
 8016f2c:	eba2 020e 	sub.w	r2, r2, lr
 8016f30:	4565      	cmp	r5, ip
 8016f32:	bf88      	it	hi
 8016f34:	2200      	movhi	r2, #0
 8016f36:	4413      	add	r3, r2
 8016f38:	1a18      	subs	r0, r3, r0
 8016f3a:	b003      	add	sp, #12
 8016f3c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8016f3e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8016f42:	f804 2f01 	strb.w	r2, [r4, #1]!
 8016f46:	e7ed      	b.n	8016f24 <__exponent+0x4c>
 8016f48:	2330      	movs	r3, #48	; 0x30
 8016f4a:	3130      	adds	r1, #48	; 0x30
 8016f4c:	7083      	strb	r3, [r0, #2]
 8016f4e:	70c1      	strb	r1, [r0, #3]
 8016f50:	1d03      	adds	r3, r0, #4
 8016f52:	e7f1      	b.n	8016f38 <__exponent+0x60>

08016f54 <_printf_float>:
 8016f54:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8016f58:	b091      	sub	sp, #68	; 0x44
 8016f5a:	460c      	mov	r4, r1
 8016f5c:	f8dd 8068 	ldr.w	r8, [sp, #104]	; 0x68
 8016f60:	4616      	mov	r6, r2
 8016f62:	461f      	mov	r7, r3
 8016f64:	4605      	mov	r5, r0
 8016f66:	f001 fd9d 	bl	8018aa4 <_localeconv_r>
 8016f6a:	6803      	ldr	r3, [r0, #0]
 8016f6c:	9309      	str	r3, [sp, #36]	; 0x24
 8016f6e:	4618      	mov	r0, r3
 8016f70:	f7e9 f906 	bl	8000180 <strlen>
 8016f74:	2300      	movs	r3, #0
 8016f76:	930e      	str	r3, [sp, #56]	; 0x38
 8016f78:	f8d8 3000 	ldr.w	r3, [r8]
 8016f7c:	900a      	str	r0, [sp, #40]	; 0x28
 8016f7e:	3307      	adds	r3, #7
 8016f80:	f023 0307 	bic.w	r3, r3, #7
 8016f84:	f103 0208 	add.w	r2, r3, #8
 8016f88:	f894 9018 	ldrb.w	r9, [r4, #24]
 8016f8c:	f8d4 b000 	ldr.w	fp, [r4]
 8016f90:	f8c8 2000 	str.w	r2, [r8]
 8016f94:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016f98:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8016f9c:	e9d4 8a12 	ldrd	r8, sl, [r4, #72]	; 0x48
 8016fa0:	f02a 4300 	bic.w	r3, sl, #2147483648	; 0x80000000
 8016fa4:	930b      	str	r3, [sp, #44]	; 0x2c
 8016fa6:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8016fa8:	4b9c      	ldr	r3, [pc, #624]	; (801721c <_printf_float+0x2c8>)
 8016faa:	f04f 32ff 	mov.w	r2, #4294967295
 8016fae:	4640      	mov	r0, r8
 8016fb0:	f7e9 fd94 	bl	8000adc <__aeabi_dcmpun>
 8016fb4:	bb70      	cbnz	r0, 8017014 <_printf_float+0xc0>
 8016fb6:	4b99      	ldr	r3, [pc, #612]	; (801721c <_printf_float+0x2c8>)
 8016fb8:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8016fba:	f04f 32ff 	mov.w	r2, #4294967295
 8016fbe:	4640      	mov	r0, r8
 8016fc0:	f7e9 fd6e 	bl	8000aa0 <__aeabi_dcmple>
 8016fc4:	bb30      	cbnz	r0, 8017014 <_printf_float+0xc0>
 8016fc6:	2200      	movs	r2, #0
 8016fc8:	2300      	movs	r3, #0
 8016fca:	4640      	mov	r0, r8
 8016fcc:	4651      	mov	r1, sl
 8016fce:	f7e9 fd5d 	bl	8000a8c <__aeabi_dcmplt>
 8016fd2:	b110      	cbz	r0, 8016fda <_printf_float+0x86>
 8016fd4:	232d      	movs	r3, #45	; 0x2d
 8016fd6:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8016fda:	4b91      	ldr	r3, [pc, #580]	; (8017220 <_printf_float+0x2cc>)
 8016fdc:	4891      	ldr	r0, [pc, #580]	; (8017224 <_printf_float+0x2d0>)
 8016fde:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 8016fe2:	bf94      	ite	ls
 8016fe4:	4698      	movls	r8, r3
 8016fe6:	4680      	movhi	r8, r0
 8016fe8:	2303      	movs	r3, #3
 8016fea:	6123      	str	r3, [r4, #16]
 8016fec:	f02b 0304 	bic.w	r3, fp, #4
 8016ff0:	6023      	str	r3, [r4, #0]
 8016ff2:	f04f 0a00 	mov.w	sl, #0
 8016ff6:	9700      	str	r7, [sp, #0]
 8016ff8:	4633      	mov	r3, r6
 8016ffa:	aa0f      	add	r2, sp, #60	; 0x3c
 8016ffc:	4621      	mov	r1, r4
 8016ffe:	4628      	mov	r0, r5
 8017000:	f000 f9d2 	bl	80173a8 <_printf_common>
 8017004:	3001      	adds	r0, #1
 8017006:	f040 808f 	bne.w	8017128 <_printf_float+0x1d4>
 801700a:	f04f 30ff 	mov.w	r0, #4294967295
 801700e:	b011      	add	sp, #68	; 0x44
 8017010:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8017014:	4642      	mov	r2, r8
 8017016:	4653      	mov	r3, sl
 8017018:	4640      	mov	r0, r8
 801701a:	4651      	mov	r1, sl
 801701c:	f7e9 fd5e 	bl	8000adc <__aeabi_dcmpun>
 8017020:	b140      	cbz	r0, 8017034 <_printf_float+0xe0>
 8017022:	f1ba 0f00 	cmp.w	sl, #0
 8017026:	bfbc      	itt	lt
 8017028:	232d      	movlt	r3, #45	; 0x2d
 801702a:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 801702e:	487e      	ldr	r0, [pc, #504]	; (8017228 <_printf_float+0x2d4>)
 8017030:	4b7e      	ldr	r3, [pc, #504]	; (801722c <_printf_float+0x2d8>)
 8017032:	e7d4      	b.n	8016fde <_printf_float+0x8a>
 8017034:	6863      	ldr	r3, [r4, #4]
 8017036:	1c5a      	adds	r2, r3, #1
 8017038:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 801703c:	d142      	bne.n	80170c4 <_printf_float+0x170>
 801703e:	2306      	movs	r3, #6
 8017040:	6063      	str	r3, [r4, #4]
 8017042:	2200      	movs	r2, #0
 8017044:	9206      	str	r2, [sp, #24]
 8017046:	aa0e      	add	r2, sp, #56	; 0x38
 8017048:	e9cd 9204 	strd	r9, r2, [sp, #16]
 801704c:	aa0d      	add	r2, sp, #52	; 0x34
 801704e:	f44b 6380 	orr.w	r3, fp, #1024	; 0x400
 8017052:	9203      	str	r2, [sp, #12]
 8017054:	f10d 0233 	add.w	r2, sp, #51	; 0x33
 8017058:	e9cd 3201 	strd	r3, r2, [sp, #4]
 801705c:	6023      	str	r3, [r4, #0]
 801705e:	6863      	ldr	r3, [r4, #4]
 8017060:	9300      	str	r3, [sp, #0]
 8017062:	4642      	mov	r2, r8
 8017064:	4653      	mov	r3, sl
 8017066:	4628      	mov	r0, r5
 8017068:	910b      	str	r1, [sp, #44]	; 0x2c
 801706a:	f7ff fed5 	bl	8016e18 <__cvt>
 801706e:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8017070:	2947      	cmp	r1, #71	; 0x47
 8017072:	4680      	mov	r8, r0
 8017074:	990d      	ldr	r1, [sp, #52]	; 0x34
 8017076:	d108      	bne.n	801708a <_printf_float+0x136>
 8017078:	1cc8      	adds	r0, r1, #3
 801707a:	db02      	blt.n	8017082 <_printf_float+0x12e>
 801707c:	6863      	ldr	r3, [r4, #4]
 801707e:	4299      	cmp	r1, r3
 8017080:	dd40      	ble.n	8017104 <_printf_float+0x1b0>
 8017082:	f1a9 0902 	sub.w	r9, r9, #2
 8017086:	fa5f f989 	uxtb.w	r9, r9
 801708a:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 801708e:	d81f      	bhi.n	80170d0 <_printf_float+0x17c>
 8017090:	3901      	subs	r1, #1
 8017092:	464a      	mov	r2, r9
 8017094:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8017098:	910d      	str	r1, [sp, #52]	; 0x34
 801709a:	f7ff ff1d 	bl	8016ed8 <__exponent>
 801709e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80170a0:	1813      	adds	r3, r2, r0
 80170a2:	2a01      	cmp	r2, #1
 80170a4:	4682      	mov	sl, r0
 80170a6:	6123      	str	r3, [r4, #16]
 80170a8:	dc02      	bgt.n	80170b0 <_printf_float+0x15c>
 80170aa:	6822      	ldr	r2, [r4, #0]
 80170ac:	07d2      	lsls	r2, r2, #31
 80170ae:	d501      	bpl.n	80170b4 <_printf_float+0x160>
 80170b0:	3301      	adds	r3, #1
 80170b2:	6123      	str	r3, [r4, #16]
 80170b4:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 80170b8:	2b00      	cmp	r3, #0
 80170ba:	d09c      	beq.n	8016ff6 <_printf_float+0xa2>
 80170bc:	232d      	movs	r3, #45	; 0x2d
 80170be:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80170c2:	e798      	b.n	8016ff6 <_printf_float+0xa2>
 80170c4:	2947      	cmp	r1, #71	; 0x47
 80170c6:	d1bc      	bne.n	8017042 <_printf_float+0xee>
 80170c8:	2b00      	cmp	r3, #0
 80170ca:	d1ba      	bne.n	8017042 <_printf_float+0xee>
 80170cc:	2301      	movs	r3, #1
 80170ce:	e7b7      	b.n	8017040 <_printf_float+0xec>
 80170d0:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 80170d4:	d118      	bne.n	8017108 <_printf_float+0x1b4>
 80170d6:	2900      	cmp	r1, #0
 80170d8:	6863      	ldr	r3, [r4, #4]
 80170da:	dd0b      	ble.n	80170f4 <_printf_float+0x1a0>
 80170dc:	6121      	str	r1, [r4, #16]
 80170de:	b913      	cbnz	r3, 80170e6 <_printf_float+0x192>
 80170e0:	6822      	ldr	r2, [r4, #0]
 80170e2:	07d0      	lsls	r0, r2, #31
 80170e4:	d502      	bpl.n	80170ec <_printf_float+0x198>
 80170e6:	3301      	adds	r3, #1
 80170e8:	440b      	add	r3, r1
 80170ea:	6123      	str	r3, [r4, #16]
 80170ec:	65a1      	str	r1, [r4, #88]	; 0x58
 80170ee:	f04f 0a00 	mov.w	sl, #0
 80170f2:	e7df      	b.n	80170b4 <_printf_float+0x160>
 80170f4:	b913      	cbnz	r3, 80170fc <_printf_float+0x1a8>
 80170f6:	6822      	ldr	r2, [r4, #0]
 80170f8:	07d2      	lsls	r2, r2, #31
 80170fa:	d501      	bpl.n	8017100 <_printf_float+0x1ac>
 80170fc:	3302      	adds	r3, #2
 80170fe:	e7f4      	b.n	80170ea <_printf_float+0x196>
 8017100:	2301      	movs	r3, #1
 8017102:	e7f2      	b.n	80170ea <_printf_float+0x196>
 8017104:	f04f 0967 	mov.w	r9, #103	; 0x67
 8017108:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 801710a:	4299      	cmp	r1, r3
 801710c:	db05      	blt.n	801711a <_printf_float+0x1c6>
 801710e:	6823      	ldr	r3, [r4, #0]
 8017110:	6121      	str	r1, [r4, #16]
 8017112:	07d8      	lsls	r0, r3, #31
 8017114:	d5ea      	bpl.n	80170ec <_printf_float+0x198>
 8017116:	1c4b      	adds	r3, r1, #1
 8017118:	e7e7      	b.n	80170ea <_printf_float+0x196>
 801711a:	2900      	cmp	r1, #0
 801711c:	bfd4      	ite	le
 801711e:	f1c1 0202 	rsble	r2, r1, #2
 8017122:	2201      	movgt	r2, #1
 8017124:	4413      	add	r3, r2
 8017126:	e7e0      	b.n	80170ea <_printf_float+0x196>
 8017128:	6823      	ldr	r3, [r4, #0]
 801712a:	055a      	lsls	r2, r3, #21
 801712c:	d407      	bmi.n	801713e <_printf_float+0x1ea>
 801712e:	6923      	ldr	r3, [r4, #16]
 8017130:	4642      	mov	r2, r8
 8017132:	4631      	mov	r1, r6
 8017134:	4628      	mov	r0, r5
 8017136:	47b8      	blx	r7
 8017138:	3001      	adds	r0, #1
 801713a:	d12b      	bne.n	8017194 <_printf_float+0x240>
 801713c:	e765      	b.n	801700a <_printf_float+0xb6>
 801713e:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8017142:	f240 80dc 	bls.w	80172fe <_printf_float+0x3aa>
 8017146:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 801714a:	2200      	movs	r2, #0
 801714c:	2300      	movs	r3, #0
 801714e:	f7e9 fc93 	bl	8000a78 <__aeabi_dcmpeq>
 8017152:	2800      	cmp	r0, #0
 8017154:	d033      	beq.n	80171be <_printf_float+0x26a>
 8017156:	4a36      	ldr	r2, [pc, #216]	; (8017230 <_printf_float+0x2dc>)
 8017158:	2301      	movs	r3, #1
 801715a:	4631      	mov	r1, r6
 801715c:	4628      	mov	r0, r5
 801715e:	47b8      	blx	r7
 8017160:	3001      	adds	r0, #1
 8017162:	f43f af52 	beq.w	801700a <_printf_float+0xb6>
 8017166:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 801716a:	429a      	cmp	r2, r3
 801716c:	db02      	blt.n	8017174 <_printf_float+0x220>
 801716e:	6823      	ldr	r3, [r4, #0]
 8017170:	07d8      	lsls	r0, r3, #31
 8017172:	d50f      	bpl.n	8017194 <_printf_float+0x240>
 8017174:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8017178:	4631      	mov	r1, r6
 801717a:	4628      	mov	r0, r5
 801717c:	47b8      	blx	r7
 801717e:	3001      	adds	r0, #1
 8017180:	f43f af43 	beq.w	801700a <_printf_float+0xb6>
 8017184:	f04f 0800 	mov.w	r8, #0
 8017188:	f104 091a 	add.w	r9, r4, #26
 801718c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 801718e:	3b01      	subs	r3, #1
 8017190:	4543      	cmp	r3, r8
 8017192:	dc09      	bgt.n	80171a8 <_printf_float+0x254>
 8017194:	6823      	ldr	r3, [r4, #0]
 8017196:	079b      	lsls	r3, r3, #30
 8017198:	f100 8101 	bmi.w	801739e <_printf_float+0x44a>
 801719c:	68e0      	ldr	r0, [r4, #12]
 801719e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80171a0:	4298      	cmp	r0, r3
 80171a2:	bfb8      	it	lt
 80171a4:	4618      	movlt	r0, r3
 80171a6:	e732      	b.n	801700e <_printf_float+0xba>
 80171a8:	2301      	movs	r3, #1
 80171aa:	464a      	mov	r2, r9
 80171ac:	4631      	mov	r1, r6
 80171ae:	4628      	mov	r0, r5
 80171b0:	47b8      	blx	r7
 80171b2:	3001      	adds	r0, #1
 80171b4:	f43f af29 	beq.w	801700a <_printf_float+0xb6>
 80171b8:	f108 0801 	add.w	r8, r8, #1
 80171bc:	e7e6      	b.n	801718c <_printf_float+0x238>
 80171be:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80171c0:	2b00      	cmp	r3, #0
 80171c2:	dc37      	bgt.n	8017234 <_printf_float+0x2e0>
 80171c4:	4a1a      	ldr	r2, [pc, #104]	; (8017230 <_printf_float+0x2dc>)
 80171c6:	2301      	movs	r3, #1
 80171c8:	4631      	mov	r1, r6
 80171ca:	4628      	mov	r0, r5
 80171cc:	47b8      	blx	r7
 80171ce:	3001      	adds	r0, #1
 80171d0:	f43f af1b 	beq.w	801700a <_printf_float+0xb6>
 80171d4:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 80171d8:	4313      	orrs	r3, r2
 80171da:	d102      	bne.n	80171e2 <_printf_float+0x28e>
 80171dc:	6823      	ldr	r3, [r4, #0]
 80171de:	07d9      	lsls	r1, r3, #31
 80171e0:	d5d8      	bpl.n	8017194 <_printf_float+0x240>
 80171e2:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80171e6:	4631      	mov	r1, r6
 80171e8:	4628      	mov	r0, r5
 80171ea:	47b8      	blx	r7
 80171ec:	3001      	adds	r0, #1
 80171ee:	f43f af0c 	beq.w	801700a <_printf_float+0xb6>
 80171f2:	f04f 0900 	mov.w	r9, #0
 80171f6:	f104 0a1a 	add.w	sl, r4, #26
 80171fa:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80171fc:	425b      	negs	r3, r3
 80171fe:	454b      	cmp	r3, r9
 8017200:	dc01      	bgt.n	8017206 <_printf_float+0x2b2>
 8017202:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8017204:	e794      	b.n	8017130 <_printf_float+0x1dc>
 8017206:	2301      	movs	r3, #1
 8017208:	4652      	mov	r2, sl
 801720a:	4631      	mov	r1, r6
 801720c:	4628      	mov	r0, r5
 801720e:	47b8      	blx	r7
 8017210:	3001      	adds	r0, #1
 8017212:	f43f aefa 	beq.w	801700a <_printf_float+0xb6>
 8017216:	f109 0901 	add.w	r9, r9, #1
 801721a:	e7ee      	b.n	80171fa <_printf_float+0x2a6>
 801721c:	7fefffff 	.word	0x7fefffff
 8017220:	0801aaac 	.word	0x0801aaac
 8017224:	0801aab0 	.word	0x0801aab0
 8017228:	0801aab8 	.word	0x0801aab8
 801722c:	0801aab4 	.word	0x0801aab4
 8017230:	0801aabc 	.word	0x0801aabc
 8017234:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8017236:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8017238:	429a      	cmp	r2, r3
 801723a:	bfa8      	it	ge
 801723c:	461a      	movge	r2, r3
 801723e:	2a00      	cmp	r2, #0
 8017240:	4691      	mov	r9, r2
 8017242:	dc37      	bgt.n	80172b4 <_printf_float+0x360>
 8017244:	f04f 0b00 	mov.w	fp, #0
 8017248:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 801724c:	f104 021a 	add.w	r2, r4, #26
 8017250:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 8017254:	ebaa 0309 	sub.w	r3, sl, r9
 8017258:	455b      	cmp	r3, fp
 801725a:	dc33      	bgt.n	80172c4 <_printf_float+0x370>
 801725c:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8017260:	429a      	cmp	r2, r3
 8017262:	db3b      	blt.n	80172dc <_printf_float+0x388>
 8017264:	6823      	ldr	r3, [r4, #0]
 8017266:	07da      	lsls	r2, r3, #31
 8017268:	d438      	bmi.n	80172dc <_printf_float+0x388>
 801726a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 801726c:	990d      	ldr	r1, [sp, #52]	; 0x34
 801726e:	eba3 020a 	sub.w	r2, r3, sl
 8017272:	eba3 0901 	sub.w	r9, r3, r1
 8017276:	4591      	cmp	r9, r2
 8017278:	bfa8      	it	ge
 801727a:	4691      	movge	r9, r2
 801727c:	f1b9 0f00 	cmp.w	r9, #0
 8017280:	dc34      	bgt.n	80172ec <_printf_float+0x398>
 8017282:	f04f 0800 	mov.w	r8, #0
 8017286:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 801728a:	f104 0a1a 	add.w	sl, r4, #26
 801728e:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8017292:	1a9b      	subs	r3, r3, r2
 8017294:	eba3 0309 	sub.w	r3, r3, r9
 8017298:	4543      	cmp	r3, r8
 801729a:	f77f af7b 	ble.w	8017194 <_printf_float+0x240>
 801729e:	2301      	movs	r3, #1
 80172a0:	4652      	mov	r2, sl
 80172a2:	4631      	mov	r1, r6
 80172a4:	4628      	mov	r0, r5
 80172a6:	47b8      	blx	r7
 80172a8:	3001      	adds	r0, #1
 80172aa:	f43f aeae 	beq.w	801700a <_printf_float+0xb6>
 80172ae:	f108 0801 	add.w	r8, r8, #1
 80172b2:	e7ec      	b.n	801728e <_printf_float+0x33a>
 80172b4:	4613      	mov	r3, r2
 80172b6:	4631      	mov	r1, r6
 80172b8:	4642      	mov	r2, r8
 80172ba:	4628      	mov	r0, r5
 80172bc:	47b8      	blx	r7
 80172be:	3001      	adds	r0, #1
 80172c0:	d1c0      	bne.n	8017244 <_printf_float+0x2f0>
 80172c2:	e6a2      	b.n	801700a <_printf_float+0xb6>
 80172c4:	2301      	movs	r3, #1
 80172c6:	4631      	mov	r1, r6
 80172c8:	4628      	mov	r0, r5
 80172ca:	920b      	str	r2, [sp, #44]	; 0x2c
 80172cc:	47b8      	blx	r7
 80172ce:	3001      	adds	r0, #1
 80172d0:	f43f ae9b 	beq.w	801700a <_printf_float+0xb6>
 80172d4:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80172d6:	f10b 0b01 	add.w	fp, fp, #1
 80172da:	e7b9      	b.n	8017250 <_printf_float+0x2fc>
 80172dc:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80172e0:	4631      	mov	r1, r6
 80172e2:	4628      	mov	r0, r5
 80172e4:	47b8      	blx	r7
 80172e6:	3001      	adds	r0, #1
 80172e8:	d1bf      	bne.n	801726a <_printf_float+0x316>
 80172ea:	e68e      	b.n	801700a <_printf_float+0xb6>
 80172ec:	464b      	mov	r3, r9
 80172ee:	eb08 020a 	add.w	r2, r8, sl
 80172f2:	4631      	mov	r1, r6
 80172f4:	4628      	mov	r0, r5
 80172f6:	47b8      	blx	r7
 80172f8:	3001      	adds	r0, #1
 80172fa:	d1c2      	bne.n	8017282 <_printf_float+0x32e>
 80172fc:	e685      	b.n	801700a <_printf_float+0xb6>
 80172fe:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8017300:	2a01      	cmp	r2, #1
 8017302:	dc01      	bgt.n	8017308 <_printf_float+0x3b4>
 8017304:	07db      	lsls	r3, r3, #31
 8017306:	d537      	bpl.n	8017378 <_printf_float+0x424>
 8017308:	2301      	movs	r3, #1
 801730a:	4642      	mov	r2, r8
 801730c:	4631      	mov	r1, r6
 801730e:	4628      	mov	r0, r5
 8017310:	47b8      	blx	r7
 8017312:	3001      	adds	r0, #1
 8017314:	f43f ae79 	beq.w	801700a <_printf_float+0xb6>
 8017318:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 801731c:	4631      	mov	r1, r6
 801731e:	4628      	mov	r0, r5
 8017320:	47b8      	blx	r7
 8017322:	3001      	adds	r0, #1
 8017324:	f43f ae71 	beq.w	801700a <_printf_float+0xb6>
 8017328:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 801732c:	2200      	movs	r2, #0
 801732e:	2300      	movs	r3, #0
 8017330:	f7e9 fba2 	bl	8000a78 <__aeabi_dcmpeq>
 8017334:	b9d8      	cbnz	r0, 801736e <_printf_float+0x41a>
 8017336:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8017338:	f108 0201 	add.w	r2, r8, #1
 801733c:	3b01      	subs	r3, #1
 801733e:	4631      	mov	r1, r6
 8017340:	4628      	mov	r0, r5
 8017342:	47b8      	blx	r7
 8017344:	3001      	adds	r0, #1
 8017346:	d10e      	bne.n	8017366 <_printf_float+0x412>
 8017348:	e65f      	b.n	801700a <_printf_float+0xb6>
 801734a:	2301      	movs	r3, #1
 801734c:	464a      	mov	r2, r9
 801734e:	4631      	mov	r1, r6
 8017350:	4628      	mov	r0, r5
 8017352:	47b8      	blx	r7
 8017354:	3001      	adds	r0, #1
 8017356:	f43f ae58 	beq.w	801700a <_printf_float+0xb6>
 801735a:	f108 0801 	add.w	r8, r8, #1
 801735e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8017360:	3b01      	subs	r3, #1
 8017362:	4543      	cmp	r3, r8
 8017364:	dcf1      	bgt.n	801734a <_printf_float+0x3f6>
 8017366:	4653      	mov	r3, sl
 8017368:	f104 0250 	add.w	r2, r4, #80	; 0x50
 801736c:	e6e1      	b.n	8017132 <_printf_float+0x1de>
 801736e:	f04f 0800 	mov.w	r8, #0
 8017372:	f104 091a 	add.w	r9, r4, #26
 8017376:	e7f2      	b.n	801735e <_printf_float+0x40a>
 8017378:	2301      	movs	r3, #1
 801737a:	4642      	mov	r2, r8
 801737c:	e7df      	b.n	801733e <_printf_float+0x3ea>
 801737e:	2301      	movs	r3, #1
 8017380:	464a      	mov	r2, r9
 8017382:	4631      	mov	r1, r6
 8017384:	4628      	mov	r0, r5
 8017386:	47b8      	blx	r7
 8017388:	3001      	adds	r0, #1
 801738a:	f43f ae3e 	beq.w	801700a <_printf_float+0xb6>
 801738e:	f108 0801 	add.w	r8, r8, #1
 8017392:	68e3      	ldr	r3, [r4, #12]
 8017394:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8017396:	1a5b      	subs	r3, r3, r1
 8017398:	4543      	cmp	r3, r8
 801739a:	dcf0      	bgt.n	801737e <_printf_float+0x42a>
 801739c:	e6fe      	b.n	801719c <_printf_float+0x248>
 801739e:	f04f 0800 	mov.w	r8, #0
 80173a2:	f104 0919 	add.w	r9, r4, #25
 80173a6:	e7f4      	b.n	8017392 <_printf_float+0x43e>

080173a8 <_printf_common>:
 80173a8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80173ac:	4616      	mov	r6, r2
 80173ae:	4699      	mov	r9, r3
 80173b0:	688a      	ldr	r2, [r1, #8]
 80173b2:	690b      	ldr	r3, [r1, #16]
 80173b4:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80173b8:	4293      	cmp	r3, r2
 80173ba:	bfb8      	it	lt
 80173bc:	4613      	movlt	r3, r2
 80173be:	6033      	str	r3, [r6, #0]
 80173c0:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80173c4:	4607      	mov	r7, r0
 80173c6:	460c      	mov	r4, r1
 80173c8:	b10a      	cbz	r2, 80173ce <_printf_common+0x26>
 80173ca:	3301      	adds	r3, #1
 80173cc:	6033      	str	r3, [r6, #0]
 80173ce:	6823      	ldr	r3, [r4, #0]
 80173d0:	0699      	lsls	r1, r3, #26
 80173d2:	bf42      	ittt	mi
 80173d4:	6833      	ldrmi	r3, [r6, #0]
 80173d6:	3302      	addmi	r3, #2
 80173d8:	6033      	strmi	r3, [r6, #0]
 80173da:	6825      	ldr	r5, [r4, #0]
 80173dc:	f015 0506 	ands.w	r5, r5, #6
 80173e0:	d106      	bne.n	80173f0 <_printf_common+0x48>
 80173e2:	f104 0a19 	add.w	sl, r4, #25
 80173e6:	68e3      	ldr	r3, [r4, #12]
 80173e8:	6832      	ldr	r2, [r6, #0]
 80173ea:	1a9b      	subs	r3, r3, r2
 80173ec:	42ab      	cmp	r3, r5
 80173ee:	dc26      	bgt.n	801743e <_printf_common+0x96>
 80173f0:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80173f4:	1e13      	subs	r3, r2, #0
 80173f6:	6822      	ldr	r2, [r4, #0]
 80173f8:	bf18      	it	ne
 80173fa:	2301      	movne	r3, #1
 80173fc:	0692      	lsls	r2, r2, #26
 80173fe:	d42b      	bmi.n	8017458 <_printf_common+0xb0>
 8017400:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8017404:	4649      	mov	r1, r9
 8017406:	4638      	mov	r0, r7
 8017408:	47c0      	blx	r8
 801740a:	3001      	adds	r0, #1
 801740c:	d01e      	beq.n	801744c <_printf_common+0xa4>
 801740e:	6823      	ldr	r3, [r4, #0]
 8017410:	68e5      	ldr	r5, [r4, #12]
 8017412:	6832      	ldr	r2, [r6, #0]
 8017414:	f003 0306 	and.w	r3, r3, #6
 8017418:	2b04      	cmp	r3, #4
 801741a:	bf08      	it	eq
 801741c:	1aad      	subeq	r5, r5, r2
 801741e:	68a3      	ldr	r3, [r4, #8]
 8017420:	6922      	ldr	r2, [r4, #16]
 8017422:	bf0c      	ite	eq
 8017424:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8017428:	2500      	movne	r5, #0
 801742a:	4293      	cmp	r3, r2
 801742c:	bfc4      	itt	gt
 801742e:	1a9b      	subgt	r3, r3, r2
 8017430:	18ed      	addgt	r5, r5, r3
 8017432:	2600      	movs	r6, #0
 8017434:	341a      	adds	r4, #26
 8017436:	42b5      	cmp	r5, r6
 8017438:	d11a      	bne.n	8017470 <_printf_common+0xc8>
 801743a:	2000      	movs	r0, #0
 801743c:	e008      	b.n	8017450 <_printf_common+0xa8>
 801743e:	2301      	movs	r3, #1
 8017440:	4652      	mov	r2, sl
 8017442:	4649      	mov	r1, r9
 8017444:	4638      	mov	r0, r7
 8017446:	47c0      	blx	r8
 8017448:	3001      	adds	r0, #1
 801744a:	d103      	bne.n	8017454 <_printf_common+0xac>
 801744c:	f04f 30ff 	mov.w	r0, #4294967295
 8017450:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8017454:	3501      	adds	r5, #1
 8017456:	e7c6      	b.n	80173e6 <_printf_common+0x3e>
 8017458:	18e1      	adds	r1, r4, r3
 801745a:	1c5a      	adds	r2, r3, #1
 801745c:	2030      	movs	r0, #48	; 0x30
 801745e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8017462:	4422      	add	r2, r4
 8017464:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8017468:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 801746c:	3302      	adds	r3, #2
 801746e:	e7c7      	b.n	8017400 <_printf_common+0x58>
 8017470:	2301      	movs	r3, #1
 8017472:	4622      	mov	r2, r4
 8017474:	4649      	mov	r1, r9
 8017476:	4638      	mov	r0, r7
 8017478:	47c0      	blx	r8
 801747a:	3001      	adds	r0, #1
 801747c:	d0e6      	beq.n	801744c <_printf_common+0xa4>
 801747e:	3601      	adds	r6, #1
 8017480:	e7d9      	b.n	8017436 <_printf_common+0x8e>
	...

08017484 <_printf_i>:
 8017484:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8017488:	7e0f      	ldrb	r7, [r1, #24]
 801748a:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 801748c:	2f78      	cmp	r7, #120	; 0x78
 801748e:	4691      	mov	r9, r2
 8017490:	4680      	mov	r8, r0
 8017492:	460c      	mov	r4, r1
 8017494:	469a      	mov	sl, r3
 8017496:	f101 0243 	add.w	r2, r1, #67	; 0x43
 801749a:	d807      	bhi.n	80174ac <_printf_i+0x28>
 801749c:	2f62      	cmp	r7, #98	; 0x62
 801749e:	d80a      	bhi.n	80174b6 <_printf_i+0x32>
 80174a0:	2f00      	cmp	r7, #0
 80174a2:	f000 80d8 	beq.w	8017656 <_printf_i+0x1d2>
 80174a6:	2f58      	cmp	r7, #88	; 0x58
 80174a8:	f000 80a3 	beq.w	80175f2 <_printf_i+0x16e>
 80174ac:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80174b0:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80174b4:	e03a      	b.n	801752c <_printf_i+0xa8>
 80174b6:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80174ba:	2b15      	cmp	r3, #21
 80174bc:	d8f6      	bhi.n	80174ac <_printf_i+0x28>
 80174be:	a101      	add	r1, pc, #4	; (adr r1, 80174c4 <_printf_i+0x40>)
 80174c0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80174c4:	0801751d 	.word	0x0801751d
 80174c8:	08017531 	.word	0x08017531
 80174cc:	080174ad 	.word	0x080174ad
 80174d0:	080174ad 	.word	0x080174ad
 80174d4:	080174ad 	.word	0x080174ad
 80174d8:	080174ad 	.word	0x080174ad
 80174dc:	08017531 	.word	0x08017531
 80174e0:	080174ad 	.word	0x080174ad
 80174e4:	080174ad 	.word	0x080174ad
 80174e8:	080174ad 	.word	0x080174ad
 80174ec:	080174ad 	.word	0x080174ad
 80174f0:	0801763d 	.word	0x0801763d
 80174f4:	08017561 	.word	0x08017561
 80174f8:	0801761f 	.word	0x0801761f
 80174fc:	080174ad 	.word	0x080174ad
 8017500:	080174ad 	.word	0x080174ad
 8017504:	0801765f 	.word	0x0801765f
 8017508:	080174ad 	.word	0x080174ad
 801750c:	08017561 	.word	0x08017561
 8017510:	080174ad 	.word	0x080174ad
 8017514:	080174ad 	.word	0x080174ad
 8017518:	08017627 	.word	0x08017627
 801751c:	682b      	ldr	r3, [r5, #0]
 801751e:	1d1a      	adds	r2, r3, #4
 8017520:	681b      	ldr	r3, [r3, #0]
 8017522:	602a      	str	r2, [r5, #0]
 8017524:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8017528:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 801752c:	2301      	movs	r3, #1
 801752e:	e0a3      	b.n	8017678 <_printf_i+0x1f4>
 8017530:	6820      	ldr	r0, [r4, #0]
 8017532:	6829      	ldr	r1, [r5, #0]
 8017534:	0606      	lsls	r6, r0, #24
 8017536:	f101 0304 	add.w	r3, r1, #4
 801753a:	d50a      	bpl.n	8017552 <_printf_i+0xce>
 801753c:	680e      	ldr	r6, [r1, #0]
 801753e:	602b      	str	r3, [r5, #0]
 8017540:	2e00      	cmp	r6, #0
 8017542:	da03      	bge.n	801754c <_printf_i+0xc8>
 8017544:	232d      	movs	r3, #45	; 0x2d
 8017546:	4276      	negs	r6, r6
 8017548:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 801754c:	485e      	ldr	r0, [pc, #376]	; (80176c8 <_printf_i+0x244>)
 801754e:	230a      	movs	r3, #10
 8017550:	e019      	b.n	8017586 <_printf_i+0x102>
 8017552:	680e      	ldr	r6, [r1, #0]
 8017554:	602b      	str	r3, [r5, #0]
 8017556:	f010 0f40 	tst.w	r0, #64	; 0x40
 801755a:	bf18      	it	ne
 801755c:	b236      	sxthne	r6, r6
 801755e:	e7ef      	b.n	8017540 <_printf_i+0xbc>
 8017560:	682b      	ldr	r3, [r5, #0]
 8017562:	6820      	ldr	r0, [r4, #0]
 8017564:	1d19      	adds	r1, r3, #4
 8017566:	6029      	str	r1, [r5, #0]
 8017568:	0601      	lsls	r1, r0, #24
 801756a:	d501      	bpl.n	8017570 <_printf_i+0xec>
 801756c:	681e      	ldr	r6, [r3, #0]
 801756e:	e002      	b.n	8017576 <_printf_i+0xf2>
 8017570:	0646      	lsls	r6, r0, #25
 8017572:	d5fb      	bpl.n	801756c <_printf_i+0xe8>
 8017574:	881e      	ldrh	r6, [r3, #0]
 8017576:	4854      	ldr	r0, [pc, #336]	; (80176c8 <_printf_i+0x244>)
 8017578:	2f6f      	cmp	r7, #111	; 0x6f
 801757a:	bf0c      	ite	eq
 801757c:	2308      	moveq	r3, #8
 801757e:	230a      	movne	r3, #10
 8017580:	2100      	movs	r1, #0
 8017582:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8017586:	6865      	ldr	r5, [r4, #4]
 8017588:	60a5      	str	r5, [r4, #8]
 801758a:	2d00      	cmp	r5, #0
 801758c:	bfa2      	ittt	ge
 801758e:	6821      	ldrge	r1, [r4, #0]
 8017590:	f021 0104 	bicge.w	r1, r1, #4
 8017594:	6021      	strge	r1, [r4, #0]
 8017596:	b90e      	cbnz	r6, 801759c <_printf_i+0x118>
 8017598:	2d00      	cmp	r5, #0
 801759a:	d04d      	beq.n	8017638 <_printf_i+0x1b4>
 801759c:	4615      	mov	r5, r2
 801759e:	fbb6 f1f3 	udiv	r1, r6, r3
 80175a2:	fb03 6711 	mls	r7, r3, r1, r6
 80175a6:	5dc7      	ldrb	r7, [r0, r7]
 80175a8:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80175ac:	4637      	mov	r7, r6
 80175ae:	42bb      	cmp	r3, r7
 80175b0:	460e      	mov	r6, r1
 80175b2:	d9f4      	bls.n	801759e <_printf_i+0x11a>
 80175b4:	2b08      	cmp	r3, #8
 80175b6:	d10b      	bne.n	80175d0 <_printf_i+0x14c>
 80175b8:	6823      	ldr	r3, [r4, #0]
 80175ba:	07de      	lsls	r6, r3, #31
 80175bc:	d508      	bpl.n	80175d0 <_printf_i+0x14c>
 80175be:	6923      	ldr	r3, [r4, #16]
 80175c0:	6861      	ldr	r1, [r4, #4]
 80175c2:	4299      	cmp	r1, r3
 80175c4:	bfde      	ittt	le
 80175c6:	2330      	movle	r3, #48	; 0x30
 80175c8:	f805 3c01 	strble.w	r3, [r5, #-1]
 80175cc:	f105 35ff 	addle.w	r5, r5, #4294967295
 80175d0:	1b52      	subs	r2, r2, r5
 80175d2:	6122      	str	r2, [r4, #16]
 80175d4:	f8cd a000 	str.w	sl, [sp]
 80175d8:	464b      	mov	r3, r9
 80175da:	aa03      	add	r2, sp, #12
 80175dc:	4621      	mov	r1, r4
 80175de:	4640      	mov	r0, r8
 80175e0:	f7ff fee2 	bl	80173a8 <_printf_common>
 80175e4:	3001      	adds	r0, #1
 80175e6:	d14c      	bne.n	8017682 <_printf_i+0x1fe>
 80175e8:	f04f 30ff 	mov.w	r0, #4294967295
 80175ec:	b004      	add	sp, #16
 80175ee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80175f2:	4835      	ldr	r0, [pc, #212]	; (80176c8 <_printf_i+0x244>)
 80175f4:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 80175f8:	6829      	ldr	r1, [r5, #0]
 80175fa:	6823      	ldr	r3, [r4, #0]
 80175fc:	f851 6b04 	ldr.w	r6, [r1], #4
 8017600:	6029      	str	r1, [r5, #0]
 8017602:	061d      	lsls	r5, r3, #24
 8017604:	d514      	bpl.n	8017630 <_printf_i+0x1ac>
 8017606:	07df      	lsls	r7, r3, #31
 8017608:	bf44      	itt	mi
 801760a:	f043 0320 	orrmi.w	r3, r3, #32
 801760e:	6023      	strmi	r3, [r4, #0]
 8017610:	b91e      	cbnz	r6, 801761a <_printf_i+0x196>
 8017612:	6823      	ldr	r3, [r4, #0]
 8017614:	f023 0320 	bic.w	r3, r3, #32
 8017618:	6023      	str	r3, [r4, #0]
 801761a:	2310      	movs	r3, #16
 801761c:	e7b0      	b.n	8017580 <_printf_i+0xfc>
 801761e:	6823      	ldr	r3, [r4, #0]
 8017620:	f043 0320 	orr.w	r3, r3, #32
 8017624:	6023      	str	r3, [r4, #0]
 8017626:	2378      	movs	r3, #120	; 0x78
 8017628:	4828      	ldr	r0, [pc, #160]	; (80176cc <_printf_i+0x248>)
 801762a:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 801762e:	e7e3      	b.n	80175f8 <_printf_i+0x174>
 8017630:	0659      	lsls	r1, r3, #25
 8017632:	bf48      	it	mi
 8017634:	b2b6      	uxthmi	r6, r6
 8017636:	e7e6      	b.n	8017606 <_printf_i+0x182>
 8017638:	4615      	mov	r5, r2
 801763a:	e7bb      	b.n	80175b4 <_printf_i+0x130>
 801763c:	682b      	ldr	r3, [r5, #0]
 801763e:	6826      	ldr	r6, [r4, #0]
 8017640:	6961      	ldr	r1, [r4, #20]
 8017642:	1d18      	adds	r0, r3, #4
 8017644:	6028      	str	r0, [r5, #0]
 8017646:	0635      	lsls	r5, r6, #24
 8017648:	681b      	ldr	r3, [r3, #0]
 801764a:	d501      	bpl.n	8017650 <_printf_i+0x1cc>
 801764c:	6019      	str	r1, [r3, #0]
 801764e:	e002      	b.n	8017656 <_printf_i+0x1d2>
 8017650:	0670      	lsls	r0, r6, #25
 8017652:	d5fb      	bpl.n	801764c <_printf_i+0x1c8>
 8017654:	8019      	strh	r1, [r3, #0]
 8017656:	2300      	movs	r3, #0
 8017658:	6123      	str	r3, [r4, #16]
 801765a:	4615      	mov	r5, r2
 801765c:	e7ba      	b.n	80175d4 <_printf_i+0x150>
 801765e:	682b      	ldr	r3, [r5, #0]
 8017660:	1d1a      	adds	r2, r3, #4
 8017662:	602a      	str	r2, [r5, #0]
 8017664:	681d      	ldr	r5, [r3, #0]
 8017666:	6862      	ldr	r2, [r4, #4]
 8017668:	2100      	movs	r1, #0
 801766a:	4628      	mov	r0, r5
 801766c:	f7e8 fd90 	bl	8000190 <memchr>
 8017670:	b108      	cbz	r0, 8017676 <_printf_i+0x1f2>
 8017672:	1b40      	subs	r0, r0, r5
 8017674:	6060      	str	r0, [r4, #4]
 8017676:	6863      	ldr	r3, [r4, #4]
 8017678:	6123      	str	r3, [r4, #16]
 801767a:	2300      	movs	r3, #0
 801767c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8017680:	e7a8      	b.n	80175d4 <_printf_i+0x150>
 8017682:	6923      	ldr	r3, [r4, #16]
 8017684:	462a      	mov	r2, r5
 8017686:	4649      	mov	r1, r9
 8017688:	4640      	mov	r0, r8
 801768a:	47d0      	blx	sl
 801768c:	3001      	adds	r0, #1
 801768e:	d0ab      	beq.n	80175e8 <_printf_i+0x164>
 8017690:	6823      	ldr	r3, [r4, #0]
 8017692:	079b      	lsls	r3, r3, #30
 8017694:	d413      	bmi.n	80176be <_printf_i+0x23a>
 8017696:	68e0      	ldr	r0, [r4, #12]
 8017698:	9b03      	ldr	r3, [sp, #12]
 801769a:	4298      	cmp	r0, r3
 801769c:	bfb8      	it	lt
 801769e:	4618      	movlt	r0, r3
 80176a0:	e7a4      	b.n	80175ec <_printf_i+0x168>
 80176a2:	2301      	movs	r3, #1
 80176a4:	4632      	mov	r2, r6
 80176a6:	4649      	mov	r1, r9
 80176a8:	4640      	mov	r0, r8
 80176aa:	47d0      	blx	sl
 80176ac:	3001      	adds	r0, #1
 80176ae:	d09b      	beq.n	80175e8 <_printf_i+0x164>
 80176b0:	3501      	adds	r5, #1
 80176b2:	68e3      	ldr	r3, [r4, #12]
 80176b4:	9903      	ldr	r1, [sp, #12]
 80176b6:	1a5b      	subs	r3, r3, r1
 80176b8:	42ab      	cmp	r3, r5
 80176ba:	dcf2      	bgt.n	80176a2 <_printf_i+0x21e>
 80176bc:	e7eb      	b.n	8017696 <_printf_i+0x212>
 80176be:	2500      	movs	r5, #0
 80176c0:	f104 0619 	add.w	r6, r4, #25
 80176c4:	e7f5      	b.n	80176b2 <_printf_i+0x22e>
 80176c6:	bf00      	nop
 80176c8:	0801aabe 	.word	0x0801aabe
 80176cc:	0801aacf 	.word	0x0801aacf

080176d0 <iprintf>:
 80176d0:	b40f      	push	{r0, r1, r2, r3}
 80176d2:	4b0a      	ldr	r3, [pc, #40]	; (80176fc <iprintf+0x2c>)
 80176d4:	b513      	push	{r0, r1, r4, lr}
 80176d6:	681c      	ldr	r4, [r3, #0]
 80176d8:	b124      	cbz	r4, 80176e4 <iprintf+0x14>
 80176da:	69a3      	ldr	r3, [r4, #24]
 80176dc:	b913      	cbnz	r3, 80176e4 <iprintf+0x14>
 80176de:	4620      	mov	r0, r4
 80176e0:	f001 f942 	bl	8018968 <__sinit>
 80176e4:	ab05      	add	r3, sp, #20
 80176e6:	9a04      	ldr	r2, [sp, #16]
 80176e8:	68a1      	ldr	r1, [r4, #8]
 80176ea:	9301      	str	r3, [sp, #4]
 80176ec:	4620      	mov	r0, r4
 80176ee:	f001 ff67 	bl	80195c0 <_vfiprintf_r>
 80176f2:	b002      	add	sp, #8
 80176f4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80176f8:	b004      	add	sp, #16
 80176fa:	4770      	bx	lr
 80176fc:	2000065c 	.word	0x2000065c

08017700 <_puts_r>:
 8017700:	b570      	push	{r4, r5, r6, lr}
 8017702:	460e      	mov	r6, r1
 8017704:	4605      	mov	r5, r0
 8017706:	b118      	cbz	r0, 8017710 <_puts_r+0x10>
 8017708:	6983      	ldr	r3, [r0, #24]
 801770a:	b90b      	cbnz	r3, 8017710 <_puts_r+0x10>
 801770c:	f001 f92c 	bl	8018968 <__sinit>
 8017710:	69ab      	ldr	r3, [r5, #24]
 8017712:	68ac      	ldr	r4, [r5, #8]
 8017714:	b913      	cbnz	r3, 801771c <_puts_r+0x1c>
 8017716:	4628      	mov	r0, r5
 8017718:	f001 f926 	bl	8018968 <__sinit>
 801771c:	4b2c      	ldr	r3, [pc, #176]	; (80177d0 <_puts_r+0xd0>)
 801771e:	429c      	cmp	r4, r3
 8017720:	d120      	bne.n	8017764 <_puts_r+0x64>
 8017722:	686c      	ldr	r4, [r5, #4]
 8017724:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8017726:	07db      	lsls	r3, r3, #31
 8017728:	d405      	bmi.n	8017736 <_puts_r+0x36>
 801772a:	89a3      	ldrh	r3, [r4, #12]
 801772c:	0598      	lsls	r0, r3, #22
 801772e:	d402      	bmi.n	8017736 <_puts_r+0x36>
 8017730:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8017732:	f001 f9bc 	bl	8018aae <__retarget_lock_acquire_recursive>
 8017736:	89a3      	ldrh	r3, [r4, #12]
 8017738:	0719      	lsls	r1, r3, #28
 801773a:	d51d      	bpl.n	8017778 <_puts_r+0x78>
 801773c:	6923      	ldr	r3, [r4, #16]
 801773e:	b1db      	cbz	r3, 8017778 <_puts_r+0x78>
 8017740:	3e01      	subs	r6, #1
 8017742:	68a3      	ldr	r3, [r4, #8]
 8017744:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8017748:	3b01      	subs	r3, #1
 801774a:	60a3      	str	r3, [r4, #8]
 801774c:	bb39      	cbnz	r1, 801779e <_puts_r+0x9e>
 801774e:	2b00      	cmp	r3, #0
 8017750:	da38      	bge.n	80177c4 <_puts_r+0xc4>
 8017752:	4622      	mov	r2, r4
 8017754:	210a      	movs	r1, #10
 8017756:	4628      	mov	r0, r5
 8017758:	f000 f8ba 	bl	80178d0 <__swbuf_r>
 801775c:	3001      	adds	r0, #1
 801775e:	d011      	beq.n	8017784 <_puts_r+0x84>
 8017760:	250a      	movs	r5, #10
 8017762:	e011      	b.n	8017788 <_puts_r+0x88>
 8017764:	4b1b      	ldr	r3, [pc, #108]	; (80177d4 <_puts_r+0xd4>)
 8017766:	429c      	cmp	r4, r3
 8017768:	d101      	bne.n	801776e <_puts_r+0x6e>
 801776a:	68ac      	ldr	r4, [r5, #8]
 801776c:	e7da      	b.n	8017724 <_puts_r+0x24>
 801776e:	4b1a      	ldr	r3, [pc, #104]	; (80177d8 <_puts_r+0xd8>)
 8017770:	429c      	cmp	r4, r3
 8017772:	bf08      	it	eq
 8017774:	68ec      	ldreq	r4, [r5, #12]
 8017776:	e7d5      	b.n	8017724 <_puts_r+0x24>
 8017778:	4621      	mov	r1, r4
 801777a:	4628      	mov	r0, r5
 801777c:	f000 f8fa 	bl	8017974 <__swsetup_r>
 8017780:	2800      	cmp	r0, #0
 8017782:	d0dd      	beq.n	8017740 <_puts_r+0x40>
 8017784:	f04f 35ff 	mov.w	r5, #4294967295
 8017788:	6e63      	ldr	r3, [r4, #100]	; 0x64
 801778a:	07da      	lsls	r2, r3, #31
 801778c:	d405      	bmi.n	801779a <_puts_r+0x9a>
 801778e:	89a3      	ldrh	r3, [r4, #12]
 8017790:	059b      	lsls	r3, r3, #22
 8017792:	d402      	bmi.n	801779a <_puts_r+0x9a>
 8017794:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8017796:	f001 f98b 	bl	8018ab0 <__retarget_lock_release_recursive>
 801779a:	4628      	mov	r0, r5
 801779c:	bd70      	pop	{r4, r5, r6, pc}
 801779e:	2b00      	cmp	r3, #0
 80177a0:	da04      	bge.n	80177ac <_puts_r+0xac>
 80177a2:	69a2      	ldr	r2, [r4, #24]
 80177a4:	429a      	cmp	r2, r3
 80177a6:	dc06      	bgt.n	80177b6 <_puts_r+0xb6>
 80177a8:	290a      	cmp	r1, #10
 80177aa:	d004      	beq.n	80177b6 <_puts_r+0xb6>
 80177ac:	6823      	ldr	r3, [r4, #0]
 80177ae:	1c5a      	adds	r2, r3, #1
 80177b0:	6022      	str	r2, [r4, #0]
 80177b2:	7019      	strb	r1, [r3, #0]
 80177b4:	e7c5      	b.n	8017742 <_puts_r+0x42>
 80177b6:	4622      	mov	r2, r4
 80177b8:	4628      	mov	r0, r5
 80177ba:	f000 f889 	bl	80178d0 <__swbuf_r>
 80177be:	3001      	adds	r0, #1
 80177c0:	d1bf      	bne.n	8017742 <_puts_r+0x42>
 80177c2:	e7df      	b.n	8017784 <_puts_r+0x84>
 80177c4:	6823      	ldr	r3, [r4, #0]
 80177c6:	250a      	movs	r5, #10
 80177c8:	1c5a      	adds	r2, r3, #1
 80177ca:	6022      	str	r2, [r4, #0]
 80177cc:	701d      	strb	r5, [r3, #0]
 80177ce:	e7db      	b.n	8017788 <_puts_r+0x88>
 80177d0:	0801ab90 	.word	0x0801ab90
 80177d4:	0801abb0 	.word	0x0801abb0
 80177d8:	0801ab70 	.word	0x0801ab70

080177dc <puts>:
 80177dc:	4b02      	ldr	r3, [pc, #8]	; (80177e8 <puts+0xc>)
 80177de:	4601      	mov	r1, r0
 80177e0:	6818      	ldr	r0, [r3, #0]
 80177e2:	f7ff bf8d 	b.w	8017700 <_puts_r>
 80177e6:	bf00      	nop
 80177e8:	2000065c 	.word	0x2000065c

080177ec <_sbrk_r>:
 80177ec:	b538      	push	{r3, r4, r5, lr}
 80177ee:	4d06      	ldr	r5, [pc, #24]	; (8017808 <_sbrk_r+0x1c>)
 80177f0:	2300      	movs	r3, #0
 80177f2:	4604      	mov	r4, r0
 80177f4:	4608      	mov	r0, r1
 80177f6:	602b      	str	r3, [r5, #0]
 80177f8:	f7ec f802 	bl	8003800 <_sbrk>
 80177fc:	1c43      	adds	r3, r0, #1
 80177fe:	d102      	bne.n	8017806 <_sbrk_r+0x1a>
 8017800:	682b      	ldr	r3, [r5, #0]
 8017802:	b103      	cbz	r3, 8017806 <_sbrk_r+0x1a>
 8017804:	6023      	str	r3, [r4, #0]
 8017806:	bd38      	pop	{r3, r4, r5, pc}
 8017808:	20006ec8 	.word	0x20006ec8

0801780c <sniprintf>:
 801780c:	b40c      	push	{r2, r3}
 801780e:	b530      	push	{r4, r5, lr}
 8017810:	4b17      	ldr	r3, [pc, #92]	; (8017870 <sniprintf+0x64>)
 8017812:	1e0c      	subs	r4, r1, #0
 8017814:	681d      	ldr	r5, [r3, #0]
 8017816:	b09d      	sub	sp, #116	; 0x74
 8017818:	da08      	bge.n	801782c <sniprintf+0x20>
 801781a:	238b      	movs	r3, #139	; 0x8b
 801781c:	602b      	str	r3, [r5, #0]
 801781e:	f04f 30ff 	mov.w	r0, #4294967295
 8017822:	b01d      	add	sp, #116	; 0x74
 8017824:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8017828:	b002      	add	sp, #8
 801782a:	4770      	bx	lr
 801782c:	f44f 7302 	mov.w	r3, #520	; 0x208
 8017830:	f8ad 3014 	strh.w	r3, [sp, #20]
 8017834:	bf14      	ite	ne
 8017836:	f104 33ff 	addne.w	r3, r4, #4294967295
 801783a:	4623      	moveq	r3, r4
 801783c:	9304      	str	r3, [sp, #16]
 801783e:	9307      	str	r3, [sp, #28]
 8017840:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8017844:	9002      	str	r0, [sp, #8]
 8017846:	9006      	str	r0, [sp, #24]
 8017848:	f8ad 3016 	strh.w	r3, [sp, #22]
 801784c:	9a20      	ldr	r2, [sp, #128]	; 0x80
 801784e:	ab21      	add	r3, sp, #132	; 0x84
 8017850:	a902      	add	r1, sp, #8
 8017852:	4628      	mov	r0, r5
 8017854:	9301      	str	r3, [sp, #4]
 8017856:	f001 fd8b 	bl	8019370 <_svfiprintf_r>
 801785a:	1c43      	adds	r3, r0, #1
 801785c:	bfbc      	itt	lt
 801785e:	238b      	movlt	r3, #139	; 0x8b
 8017860:	602b      	strlt	r3, [r5, #0]
 8017862:	2c00      	cmp	r4, #0
 8017864:	d0dd      	beq.n	8017822 <sniprintf+0x16>
 8017866:	9b02      	ldr	r3, [sp, #8]
 8017868:	2200      	movs	r2, #0
 801786a:	701a      	strb	r2, [r3, #0]
 801786c:	e7d9      	b.n	8017822 <sniprintf+0x16>
 801786e:	bf00      	nop
 8017870:	2000065c 	.word	0x2000065c

08017874 <siprintf>:
 8017874:	b40e      	push	{r1, r2, r3}
 8017876:	b500      	push	{lr}
 8017878:	b09c      	sub	sp, #112	; 0x70
 801787a:	ab1d      	add	r3, sp, #116	; 0x74
 801787c:	9002      	str	r0, [sp, #8]
 801787e:	9006      	str	r0, [sp, #24]
 8017880:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8017884:	4809      	ldr	r0, [pc, #36]	; (80178ac <siprintf+0x38>)
 8017886:	9107      	str	r1, [sp, #28]
 8017888:	9104      	str	r1, [sp, #16]
 801788a:	4909      	ldr	r1, [pc, #36]	; (80178b0 <siprintf+0x3c>)
 801788c:	f853 2b04 	ldr.w	r2, [r3], #4
 8017890:	9105      	str	r1, [sp, #20]
 8017892:	6800      	ldr	r0, [r0, #0]
 8017894:	9301      	str	r3, [sp, #4]
 8017896:	a902      	add	r1, sp, #8
 8017898:	f001 fd6a 	bl	8019370 <_svfiprintf_r>
 801789c:	9b02      	ldr	r3, [sp, #8]
 801789e:	2200      	movs	r2, #0
 80178a0:	701a      	strb	r2, [r3, #0]
 80178a2:	b01c      	add	sp, #112	; 0x70
 80178a4:	f85d eb04 	ldr.w	lr, [sp], #4
 80178a8:	b003      	add	sp, #12
 80178aa:	4770      	bx	lr
 80178ac:	2000065c 	.word	0x2000065c
 80178b0:	ffff0208 	.word	0xffff0208

080178b4 <strchr>:
 80178b4:	b2c9      	uxtb	r1, r1
 80178b6:	4603      	mov	r3, r0
 80178b8:	4618      	mov	r0, r3
 80178ba:	f813 2b01 	ldrb.w	r2, [r3], #1
 80178be:	b112      	cbz	r2, 80178c6 <strchr+0x12>
 80178c0:	428a      	cmp	r2, r1
 80178c2:	d1f9      	bne.n	80178b8 <strchr+0x4>
 80178c4:	4770      	bx	lr
 80178c6:	2900      	cmp	r1, #0
 80178c8:	bf18      	it	ne
 80178ca:	2000      	movne	r0, #0
 80178cc:	4770      	bx	lr
	...

080178d0 <__swbuf_r>:
 80178d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80178d2:	460e      	mov	r6, r1
 80178d4:	4614      	mov	r4, r2
 80178d6:	4605      	mov	r5, r0
 80178d8:	b118      	cbz	r0, 80178e2 <__swbuf_r+0x12>
 80178da:	6983      	ldr	r3, [r0, #24]
 80178dc:	b90b      	cbnz	r3, 80178e2 <__swbuf_r+0x12>
 80178de:	f001 f843 	bl	8018968 <__sinit>
 80178e2:	4b21      	ldr	r3, [pc, #132]	; (8017968 <__swbuf_r+0x98>)
 80178e4:	429c      	cmp	r4, r3
 80178e6:	d12b      	bne.n	8017940 <__swbuf_r+0x70>
 80178e8:	686c      	ldr	r4, [r5, #4]
 80178ea:	69a3      	ldr	r3, [r4, #24]
 80178ec:	60a3      	str	r3, [r4, #8]
 80178ee:	89a3      	ldrh	r3, [r4, #12]
 80178f0:	071a      	lsls	r2, r3, #28
 80178f2:	d52f      	bpl.n	8017954 <__swbuf_r+0x84>
 80178f4:	6923      	ldr	r3, [r4, #16]
 80178f6:	b36b      	cbz	r3, 8017954 <__swbuf_r+0x84>
 80178f8:	6923      	ldr	r3, [r4, #16]
 80178fa:	6820      	ldr	r0, [r4, #0]
 80178fc:	1ac0      	subs	r0, r0, r3
 80178fe:	6963      	ldr	r3, [r4, #20]
 8017900:	b2f6      	uxtb	r6, r6
 8017902:	4283      	cmp	r3, r0
 8017904:	4637      	mov	r7, r6
 8017906:	dc04      	bgt.n	8017912 <__swbuf_r+0x42>
 8017908:	4621      	mov	r1, r4
 801790a:	4628      	mov	r0, r5
 801790c:	f000 ff98 	bl	8018840 <_fflush_r>
 8017910:	bb30      	cbnz	r0, 8017960 <__swbuf_r+0x90>
 8017912:	68a3      	ldr	r3, [r4, #8]
 8017914:	3b01      	subs	r3, #1
 8017916:	60a3      	str	r3, [r4, #8]
 8017918:	6823      	ldr	r3, [r4, #0]
 801791a:	1c5a      	adds	r2, r3, #1
 801791c:	6022      	str	r2, [r4, #0]
 801791e:	701e      	strb	r6, [r3, #0]
 8017920:	6963      	ldr	r3, [r4, #20]
 8017922:	3001      	adds	r0, #1
 8017924:	4283      	cmp	r3, r0
 8017926:	d004      	beq.n	8017932 <__swbuf_r+0x62>
 8017928:	89a3      	ldrh	r3, [r4, #12]
 801792a:	07db      	lsls	r3, r3, #31
 801792c:	d506      	bpl.n	801793c <__swbuf_r+0x6c>
 801792e:	2e0a      	cmp	r6, #10
 8017930:	d104      	bne.n	801793c <__swbuf_r+0x6c>
 8017932:	4621      	mov	r1, r4
 8017934:	4628      	mov	r0, r5
 8017936:	f000 ff83 	bl	8018840 <_fflush_r>
 801793a:	b988      	cbnz	r0, 8017960 <__swbuf_r+0x90>
 801793c:	4638      	mov	r0, r7
 801793e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8017940:	4b0a      	ldr	r3, [pc, #40]	; (801796c <__swbuf_r+0x9c>)
 8017942:	429c      	cmp	r4, r3
 8017944:	d101      	bne.n	801794a <__swbuf_r+0x7a>
 8017946:	68ac      	ldr	r4, [r5, #8]
 8017948:	e7cf      	b.n	80178ea <__swbuf_r+0x1a>
 801794a:	4b09      	ldr	r3, [pc, #36]	; (8017970 <__swbuf_r+0xa0>)
 801794c:	429c      	cmp	r4, r3
 801794e:	bf08      	it	eq
 8017950:	68ec      	ldreq	r4, [r5, #12]
 8017952:	e7ca      	b.n	80178ea <__swbuf_r+0x1a>
 8017954:	4621      	mov	r1, r4
 8017956:	4628      	mov	r0, r5
 8017958:	f000 f80c 	bl	8017974 <__swsetup_r>
 801795c:	2800      	cmp	r0, #0
 801795e:	d0cb      	beq.n	80178f8 <__swbuf_r+0x28>
 8017960:	f04f 37ff 	mov.w	r7, #4294967295
 8017964:	e7ea      	b.n	801793c <__swbuf_r+0x6c>
 8017966:	bf00      	nop
 8017968:	0801ab90 	.word	0x0801ab90
 801796c:	0801abb0 	.word	0x0801abb0
 8017970:	0801ab70 	.word	0x0801ab70

08017974 <__swsetup_r>:
 8017974:	4b32      	ldr	r3, [pc, #200]	; (8017a40 <__swsetup_r+0xcc>)
 8017976:	b570      	push	{r4, r5, r6, lr}
 8017978:	681d      	ldr	r5, [r3, #0]
 801797a:	4606      	mov	r6, r0
 801797c:	460c      	mov	r4, r1
 801797e:	b125      	cbz	r5, 801798a <__swsetup_r+0x16>
 8017980:	69ab      	ldr	r3, [r5, #24]
 8017982:	b913      	cbnz	r3, 801798a <__swsetup_r+0x16>
 8017984:	4628      	mov	r0, r5
 8017986:	f000 ffef 	bl	8018968 <__sinit>
 801798a:	4b2e      	ldr	r3, [pc, #184]	; (8017a44 <__swsetup_r+0xd0>)
 801798c:	429c      	cmp	r4, r3
 801798e:	d10f      	bne.n	80179b0 <__swsetup_r+0x3c>
 8017990:	686c      	ldr	r4, [r5, #4]
 8017992:	89a3      	ldrh	r3, [r4, #12]
 8017994:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8017998:	0719      	lsls	r1, r3, #28
 801799a:	d42c      	bmi.n	80179f6 <__swsetup_r+0x82>
 801799c:	06dd      	lsls	r5, r3, #27
 801799e:	d411      	bmi.n	80179c4 <__swsetup_r+0x50>
 80179a0:	2309      	movs	r3, #9
 80179a2:	6033      	str	r3, [r6, #0]
 80179a4:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80179a8:	81a3      	strh	r3, [r4, #12]
 80179aa:	f04f 30ff 	mov.w	r0, #4294967295
 80179ae:	e03e      	b.n	8017a2e <__swsetup_r+0xba>
 80179b0:	4b25      	ldr	r3, [pc, #148]	; (8017a48 <__swsetup_r+0xd4>)
 80179b2:	429c      	cmp	r4, r3
 80179b4:	d101      	bne.n	80179ba <__swsetup_r+0x46>
 80179b6:	68ac      	ldr	r4, [r5, #8]
 80179b8:	e7eb      	b.n	8017992 <__swsetup_r+0x1e>
 80179ba:	4b24      	ldr	r3, [pc, #144]	; (8017a4c <__swsetup_r+0xd8>)
 80179bc:	429c      	cmp	r4, r3
 80179be:	bf08      	it	eq
 80179c0:	68ec      	ldreq	r4, [r5, #12]
 80179c2:	e7e6      	b.n	8017992 <__swsetup_r+0x1e>
 80179c4:	0758      	lsls	r0, r3, #29
 80179c6:	d512      	bpl.n	80179ee <__swsetup_r+0x7a>
 80179c8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80179ca:	b141      	cbz	r1, 80179de <__swsetup_r+0x6a>
 80179cc:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80179d0:	4299      	cmp	r1, r3
 80179d2:	d002      	beq.n	80179da <__swsetup_r+0x66>
 80179d4:	4630      	mov	r0, r6
 80179d6:	f7ff f941 	bl	8016c5c <_free_r>
 80179da:	2300      	movs	r3, #0
 80179dc:	6363      	str	r3, [r4, #52]	; 0x34
 80179de:	89a3      	ldrh	r3, [r4, #12]
 80179e0:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80179e4:	81a3      	strh	r3, [r4, #12]
 80179e6:	2300      	movs	r3, #0
 80179e8:	6063      	str	r3, [r4, #4]
 80179ea:	6923      	ldr	r3, [r4, #16]
 80179ec:	6023      	str	r3, [r4, #0]
 80179ee:	89a3      	ldrh	r3, [r4, #12]
 80179f0:	f043 0308 	orr.w	r3, r3, #8
 80179f4:	81a3      	strh	r3, [r4, #12]
 80179f6:	6923      	ldr	r3, [r4, #16]
 80179f8:	b94b      	cbnz	r3, 8017a0e <__swsetup_r+0x9a>
 80179fa:	89a3      	ldrh	r3, [r4, #12]
 80179fc:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8017a00:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8017a04:	d003      	beq.n	8017a0e <__swsetup_r+0x9a>
 8017a06:	4621      	mov	r1, r4
 8017a08:	4630      	mov	r0, r6
 8017a0a:	f001 f877 	bl	8018afc <__smakebuf_r>
 8017a0e:	89a0      	ldrh	r0, [r4, #12]
 8017a10:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8017a14:	f010 0301 	ands.w	r3, r0, #1
 8017a18:	d00a      	beq.n	8017a30 <__swsetup_r+0xbc>
 8017a1a:	2300      	movs	r3, #0
 8017a1c:	60a3      	str	r3, [r4, #8]
 8017a1e:	6963      	ldr	r3, [r4, #20]
 8017a20:	425b      	negs	r3, r3
 8017a22:	61a3      	str	r3, [r4, #24]
 8017a24:	6923      	ldr	r3, [r4, #16]
 8017a26:	b943      	cbnz	r3, 8017a3a <__swsetup_r+0xc6>
 8017a28:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8017a2c:	d1ba      	bne.n	80179a4 <__swsetup_r+0x30>
 8017a2e:	bd70      	pop	{r4, r5, r6, pc}
 8017a30:	0781      	lsls	r1, r0, #30
 8017a32:	bf58      	it	pl
 8017a34:	6963      	ldrpl	r3, [r4, #20]
 8017a36:	60a3      	str	r3, [r4, #8]
 8017a38:	e7f4      	b.n	8017a24 <__swsetup_r+0xb0>
 8017a3a:	2000      	movs	r0, #0
 8017a3c:	e7f7      	b.n	8017a2e <__swsetup_r+0xba>
 8017a3e:	bf00      	nop
 8017a40:	2000065c 	.word	0x2000065c
 8017a44:	0801ab90 	.word	0x0801ab90
 8017a48:	0801abb0 	.word	0x0801abb0
 8017a4c:	0801ab70 	.word	0x0801ab70

08017a50 <quorem>:
 8017a50:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8017a54:	6903      	ldr	r3, [r0, #16]
 8017a56:	690c      	ldr	r4, [r1, #16]
 8017a58:	42a3      	cmp	r3, r4
 8017a5a:	4607      	mov	r7, r0
 8017a5c:	db7d      	blt.n	8017b5a <quorem+0x10a>
 8017a5e:	3c01      	subs	r4, #1
 8017a60:	f101 0814 	add.w	r8, r1, #20
 8017a64:	f100 0514 	add.w	r5, r0, #20
 8017a68:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8017a6c:	9301      	str	r3, [sp, #4]
 8017a6e:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8017a72:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8017a76:	3301      	adds	r3, #1
 8017a78:	429a      	cmp	r2, r3
 8017a7a:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8017a7e:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8017a82:	fbb2 f6f3 	udiv	r6, r2, r3
 8017a86:	d32e      	bcc.n	8017ae6 <quorem+0x96>
 8017a88:	f04f 0e00 	mov.w	lr, #0
 8017a8c:	4640      	mov	r0, r8
 8017a8e:	46ac      	mov	ip, r5
 8017a90:	46f2      	mov	sl, lr
 8017a92:	f850 2b04 	ldr.w	r2, [r0], #4
 8017a96:	b293      	uxth	r3, r2
 8017a98:	fb06 e303 	mla	r3, r6, r3, lr
 8017a9c:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8017aa0:	0c12      	lsrs	r2, r2, #16
 8017aa2:	b29b      	uxth	r3, r3
 8017aa4:	fb06 e202 	mla	r2, r6, r2, lr
 8017aa8:	ebaa 0303 	sub.w	r3, sl, r3
 8017aac:	f8dc a000 	ldr.w	sl, [ip]
 8017ab0:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8017ab4:	b292      	uxth	r2, r2
 8017ab6:	fa13 f38a 	uxtah	r3, r3, sl
 8017aba:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8017abe:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8017ac2:	b29b      	uxth	r3, r3
 8017ac4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8017ac8:	4581      	cmp	r9, r0
 8017aca:	f84c 3b04 	str.w	r3, [ip], #4
 8017ace:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8017ad2:	d2de      	bcs.n	8017a92 <quorem+0x42>
 8017ad4:	f855 300b 	ldr.w	r3, [r5, fp]
 8017ad8:	b92b      	cbnz	r3, 8017ae6 <quorem+0x96>
 8017ada:	9b01      	ldr	r3, [sp, #4]
 8017adc:	3b04      	subs	r3, #4
 8017ade:	429d      	cmp	r5, r3
 8017ae0:	461a      	mov	r2, r3
 8017ae2:	d32e      	bcc.n	8017b42 <quorem+0xf2>
 8017ae4:	613c      	str	r4, [r7, #16]
 8017ae6:	4638      	mov	r0, r7
 8017ae8:	f001 fad2 	bl	8019090 <__mcmp>
 8017aec:	2800      	cmp	r0, #0
 8017aee:	db24      	blt.n	8017b3a <quorem+0xea>
 8017af0:	3601      	adds	r6, #1
 8017af2:	4628      	mov	r0, r5
 8017af4:	f04f 0c00 	mov.w	ip, #0
 8017af8:	f858 2b04 	ldr.w	r2, [r8], #4
 8017afc:	f8d0 e000 	ldr.w	lr, [r0]
 8017b00:	b293      	uxth	r3, r2
 8017b02:	ebac 0303 	sub.w	r3, ip, r3
 8017b06:	0c12      	lsrs	r2, r2, #16
 8017b08:	fa13 f38e 	uxtah	r3, r3, lr
 8017b0c:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8017b10:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8017b14:	b29b      	uxth	r3, r3
 8017b16:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8017b1a:	45c1      	cmp	r9, r8
 8017b1c:	f840 3b04 	str.w	r3, [r0], #4
 8017b20:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8017b24:	d2e8      	bcs.n	8017af8 <quorem+0xa8>
 8017b26:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8017b2a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8017b2e:	b922      	cbnz	r2, 8017b3a <quorem+0xea>
 8017b30:	3b04      	subs	r3, #4
 8017b32:	429d      	cmp	r5, r3
 8017b34:	461a      	mov	r2, r3
 8017b36:	d30a      	bcc.n	8017b4e <quorem+0xfe>
 8017b38:	613c      	str	r4, [r7, #16]
 8017b3a:	4630      	mov	r0, r6
 8017b3c:	b003      	add	sp, #12
 8017b3e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8017b42:	6812      	ldr	r2, [r2, #0]
 8017b44:	3b04      	subs	r3, #4
 8017b46:	2a00      	cmp	r2, #0
 8017b48:	d1cc      	bne.n	8017ae4 <quorem+0x94>
 8017b4a:	3c01      	subs	r4, #1
 8017b4c:	e7c7      	b.n	8017ade <quorem+0x8e>
 8017b4e:	6812      	ldr	r2, [r2, #0]
 8017b50:	3b04      	subs	r3, #4
 8017b52:	2a00      	cmp	r2, #0
 8017b54:	d1f0      	bne.n	8017b38 <quorem+0xe8>
 8017b56:	3c01      	subs	r4, #1
 8017b58:	e7eb      	b.n	8017b32 <quorem+0xe2>
 8017b5a:	2000      	movs	r0, #0
 8017b5c:	e7ee      	b.n	8017b3c <quorem+0xec>
	...

08017b60 <_dtoa_r>:
 8017b60:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8017b64:	6a44      	ldr	r4, [r0, #36]	; 0x24
 8017b66:	b099      	sub	sp, #100	; 0x64
 8017b68:	4616      	mov	r6, r2
 8017b6a:	461f      	mov	r7, r3
 8017b6c:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8017b70:	f8dd 8094 	ldr.w	r8, [sp, #148]	; 0x94
 8017b74:	4605      	mov	r5, r0
 8017b76:	b974      	cbnz	r4, 8017b96 <_dtoa_r+0x36>
 8017b78:	2010      	movs	r0, #16
 8017b7a:	f7ff f841 	bl	8016c00 <malloc>
 8017b7e:	4602      	mov	r2, r0
 8017b80:	6268      	str	r0, [r5, #36]	; 0x24
 8017b82:	b920      	cbnz	r0, 8017b8e <_dtoa_r+0x2e>
 8017b84:	4ba8      	ldr	r3, [pc, #672]	; (8017e28 <_dtoa_r+0x2c8>)
 8017b86:	21ea      	movs	r1, #234	; 0xea
 8017b88:	48a8      	ldr	r0, [pc, #672]	; (8017e2c <_dtoa_r+0x2cc>)
 8017b8a:	f001 fe9f 	bl	80198cc <__assert_func>
 8017b8e:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8017b92:	6004      	str	r4, [r0, #0]
 8017b94:	60c4      	str	r4, [r0, #12]
 8017b96:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8017b98:	6819      	ldr	r1, [r3, #0]
 8017b9a:	b151      	cbz	r1, 8017bb2 <_dtoa_r+0x52>
 8017b9c:	685a      	ldr	r2, [r3, #4]
 8017b9e:	604a      	str	r2, [r1, #4]
 8017ba0:	2301      	movs	r3, #1
 8017ba2:	4093      	lsls	r3, r2
 8017ba4:	608b      	str	r3, [r1, #8]
 8017ba6:	4628      	mov	r0, r5
 8017ba8:	f001 f834 	bl	8018c14 <_Bfree>
 8017bac:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8017bae:	2200      	movs	r2, #0
 8017bb0:	601a      	str	r2, [r3, #0]
 8017bb2:	1e3b      	subs	r3, r7, #0
 8017bb4:	bfb9      	ittee	lt
 8017bb6:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8017bba:	9305      	strlt	r3, [sp, #20]
 8017bbc:	2300      	movge	r3, #0
 8017bbe:	f8c8 3000 	strge.w	r3, [r8]
 8017bc2:	f8dd 9014 	ldr.w	r9, [sp, #20]
 8017bc6:	4b9a      	ldr	r3, [pc, #616]	; (8017e30 <_dtoa_r+0x2d0>)
 8017bc8:	bfbc      	itt	lt
 8017bca:	2201      	movlt	r2, #1
 8017bcc:	f8c8 2000 	strlt.w	r2, [r8]
 8017bd0:	ea33 0309 	bics.w	r3, r3, r9
 8017bd4:	d119      	bne.n	8017c0a <_dtoa_r+0xaa>
 8017bd6:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8017bd8:	f242 730f 	movw	r3, #9999	; 0x270f
 8017bdc:	6013      	str	r3, [r2, #0]
 8017bde:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8017be2:	4333      	orrs	r3, r6
 8017be4:	f000 8580 	beq.w	80186e8 <_dtoa_r+0xb88>
 8017be8:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8017bea:	b953      	cbnz	r3, 8017c02 <_dtoa_r+0xa2>
 8017bec:	4b91      	ldr	r3, [pc, #580]	; (8017e34 <_dtoa_r+0x2d4>)
 8017bee:	e022      	b.n	8017c36 <_dtoa_r+0xd6>
 8017bf0:	4b91      	ldr	r3, [pc, #580]	; (8017e38 <_dtoa_r+0x2d8>)
 8017bf2:	9303      	str	r3, [sp, #12]
 8017bf4:	3308      	adds	r3, #8
 8017bf6:	9a26      	ldr	r2, [sp, #152]	; 0x98
 8017bf8:	6013      	str	r3, [r2, #0]
 8017bfa:	9803      	ldr	r0, [sp, #12]
 8017bfc:	b019      	add	sp, #100	; 0x64
 8017bfe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8017c02:	4b8c      	ldr	r3, [pc, #560]	; (8017e34 <_dtoa_r+0x2d4>)
 8017c04:	9303      	str	r3, [sp, #12]
 8017c06:	3303      	adds	r3, #3
 8017c08:	e7f5      	b.n	8017bf6 <_dtoa_r+0x96>
 8017c0a:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 8017c0e:	e9cd 340c 	strd	r3, r4, [sp, #48]	; 0x30
 8017c12:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8017c16:	2200      	movs	r2, #0
 8017c18:	2300      	movs	r3, #0
 8017c1a:	f7e8 ff2d 	bl	8000a78 <__aeabi_dcmpeq>
 8017c1e:	4680      	mov	r8, r0
 8017c20:	b158      	cbz	r0, 8017c3a <_dtoa_r+0xda>
 8017c22:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8017c24:	2301      	movs	r3, #1
 8017c26:	6013      	str	r3, [r2, #0]
 8017c28:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8017c2a:	2b00      	cmp	r3, #0
 8017c2c:	f000 8559 	beq.w	80186e2 <_dtoa_r+0xb82>
 8017c30:	4882      	ldr	r0, [pc, #520]	; (8017e3c <_dtoa_r+0x2dc>)
 8017c32:	6018      	str	r0, [r3, #0]
 8017c34:	1e43      	subs	r3, r0, #1
 8017c36:	9303      	str	r3, [sp, #12]
 8017c38:	e7df      	b.n	8017bfa <_dtoa_r+0x9a>
 8017c3a:	ab16      	add	r3, sp, #88	; 0x58
 8017c3c:	9301      	str	r3, [sp, #4]
 8017c3e:	ab17      	add	r3, sp, #92	; 0x5c
 8017c40:	9300      	str	r3, [sp, #0]
 8017c42:	4628      	mov	r0, r5
 8017c44:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8017c48:	f001 fac6 	bl	80191d8 <__d2b>
 8017c4c:	f3c9 540a 	ubfx	r4, r9, #20, #11
 8017c50:	4683      	mov	fp, r0
 8017c52:	2c00      	cmp	r4, #0
 8017c54:	d07e      	beq.n	8017d54 <_dtoa_r+0x1f4>
 8017c56:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8017c58:	f8cd 804c 	str.w	r8, [sp, #76]	; 0x4c
 8017c5c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8017c60:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8017c64:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
 8017c68:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 8017c6c:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
 8017c70:	4b73      	ldr	r3, [pc, #460]	; (8017e40 <_dtoa_r+0x2e0>)
 8017c72:	2200      	movs	r2, #0
 8017c74:	f7e8 fae0 	bl	8000238 <__aeabi_dsub>
 8017c78:	a365      	add	r3, pc, #404	; (adr r3, 8017e10 <_dtoa_r+0x2b0>)
 8017c7a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8017c7e:	f7e8 fc93 	bl	80005a8 <__aeabi_dmul>
 8017c82:	a365      	add	r3, pc, #404	; (adr r3, 8017e18 <_dtoa_r+0x2b8>)
 8017c84:	e9d3 2300 	ldrd	r2, r3, [r3]
 8017c88:	f7e8 fad8 	bl	800023c <__adddf3>
 8017c8c:	4606      	mov	r6, r0
 8017c8e:	4620      	mov	r0, r4
 8017c90:	460f      	mov	r7, r1
 8017c92:	f7e8 fc1f 	bl	80004d4 <__aeabi_i2d>
 8017c96:	a362      	add	r3, pc, #392	; (adr r3, 8017e20 <_dtoa_r+0x2c0>)
 8017c98:	e9d3 2300 	ldrd	r2, r3, [r3]
 8017c9c:	f7e8 fc84 	bl	80005a8 <__aeabi_dmul>
 8017ca0:	4602      	mov	r2, r0
 8017ca2:	460b      	mov	r3, r1
 8017ca4:	4630      	mov	r0, r6
 8017ca6:	4639      	mov	r1, r7
 8017ca8:	f7e8 fac8 	bl	800023c <__adddf3>
 8017cac:	4606      	mov	r6, r0
 8017cae:	460f      	mov	r7, r1
 8017cb0:	f7e8 ff2a 	bl	8000b08 <__aeabi_d2iz>
 8017cb4:	2200      	movs	r2, #0
 8017cb6:	4682      	mov	sl, r0
 8017cb8:	2300      	movs	r3, #0
 8017cba:	4630      	mov	r0, r6
 8017cbc:	4639      	mov	r1, r7
 8017cbe:	f7e8 fee5 	bl	8000a8c <__aeabi_dcmplt>
 8017cc2:	b148      	cbz	r0, 8017cd8 <_dtoa_r+0x178>
 8017cc4:	4650      	mov	r0, sl
 8017cc6:	f7e8 fc05 	bl	80004d4 <__aeabi_i2d>
 8017cca:	4632      	mov	r2, r6
 8017ccc:	463b      	mov	r3, r7
 8017cce:	f7e8 fed3 	bl	8000a78 <__aeabi_dcmpeq>
 8017cd2:	b908      	cbnz	r0, 8017cd8 <_dtoa_r+0x178>
 8017cd4:	f10a 3aff 	add.w	sl, sl, #4294967295
 8017cd8:	f1ba 0f16 	cmp.w	sl, #22
 8017cdc:	d857      	bhi.n	8017d8e <_dtoa_r+0x22e>
 8017cde:	4b59      	ldr	r3, [pc, #356]	; (8017e44 <_dtoa_r+0x2e4>)
 8017ce0:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8017ce4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8017ce8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8017cec:	f7e8 fece 	bl	8000a8c <__aeabi_dcmplt>
 8017cf0:	2800      	cmp	r0, #0
 8017cf2:	d04e      	beq.n	8017d92 <_dtoa_r+0x232>
 8017cf4:	f10a 3aff 	add.w	sl, sl, #4294967295
 8017cf8:	2300      	movs	r3, #0
 8017cfa:	930f      	str	r3, [sp, #60]	; 0x3c
 8017cfc:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8017cfe:	1b1c      	subs	r4, r3, r4
 8017d00:	1e63      	subs	r3, r4, #1
 8017d02:	9309      	str	r3, [sp, #36]	; 0x24
 8017d04:	bf45      	ittet	mi
 8017d06:	f1c4 0301 	rsbmi	r3, r4, #1
 8017d0a:	9306      	strmi	r3, [sp, #24]
 8017d0c:	2300      	movpl	r3, #0
 8017d0e:	2300      	movmi	r3, #0
 8017d10:	bf4c      	ite	mi
 8017d12:	9309      	strmi	r3, [sp, #36]	; 0x24
 8017d14:	9306      	strpl	r3, [sp, #24]
 8017d16:	f1ba 0f00 	cmp.w	sl, #0
 8017d1a:	db3c      	blt.n	8017d96 <_dtoa_r+0x236>
 8017d1c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8017d1e:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 8017d22:	4453      	add	r3, sl
 8017d24:	9309      	str	r3, [sp, #36]	; 0x24
 8017d26:	2300      	movs	r3, #0
 8017d28:	930a      	str	r3, [sp, #40]	; 0x28
 8017d2a:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8017d2c:	2b09      	cmp	r3, #9
 8017d2e:	f200 808d 	bhi.w	8017e4c <_dtoa_r+0x2ec>
 8017d32:	2b05      	cmp	r3, #5
 8017d34:	bfc4      	itt	gt
 8017d36:	3b04      	subgt	r3, #4
 8017d38:	9322      	strgt	r3, [sp, #136]	; 0x88
 8017d3a:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8017d3c:	f1a3 0302 	sub.w	r3, r3, #2
 8017d40:	bfcc      	ite	gt
 8017d42:	2400      	movgt	r4, #0
 8017d44:	2401      	movle	r4, #1
 8017d46:	2b03      	cmp	r3, #3
 8017d48:	f200 808c 	bhi.w	8017e64 <_dtoa_r+0x304>
 8017d4c:	e8df f003 	tbb	[pc, r3]
 8017d50:	5b4d4f2d 	.word	0x5b4d4f2d
 8017d54:	e9dd 4316 	ldrd	r4, r3, [sp, #88]	; 0x58
 8017d58:	441c      	add	r4, r3
 8017d5a:	f204 4332 	addw	r3, r4, #1074	; 0x432
 8017d5e:	2b20      	cmp	r3, #32
 8017d60:	bfc3      	ittte	gt
 8017d62:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8017d66:	f204 4012 	addwgt	r0, r4, #1042	; 0x412
 8017d6a:	fa09 f303 	lslgt.w	r3, r9, r3
 8017d6e:	f1c3 0320 	rsble	r3, r3, #32
 8017d72:	bfc6      	itte	gt
 8017d74:	fa26 f000 	lsrgt.w	r0, r6, r0
 8017d78:	4318      	orrgt	r0, r3
 8017d7a:	fa06 f003 	lslle.w	r0, r6, r3
 8017d7e:	f7e8 fb99 	bl	80004b4 <__aeabi_ui2d>
 8017d82:	2301      	movs	r3, #1
 8017d84:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 8017d88:	3c01      	subs	r4, #1
 8017d8a:	9313      	str	r3, [sp, #76]	; 0x4c
 8017d8c:	e770      	b.n	8017c70 <_dtoa_r+0x110>
 8017d8e:	2301      	movs	r3, #1
 8017d90:	e7b3      	b.n	8017cfa <_dtoa_r+0x19a>
 8017d92:	900f      	str	r0, [sp, #60]	; 0x3c
 8017d94:	e7b2      	b.n	8017cfc <_dtoa_r+0x19c>
 8017d96:	9b06      	ldr	r3, [sp, #24]
 8017d98:	eba3 030a 	sub.w	r3, r3, sl
 8017d9c:	9306      	str	r3, [sp, #24]
 8017d9e:	f1ca 0300 	rsb	r3, sl, #0
 8017da2:	930a      	str	r3, [sp, #40]	; 0x28
 8017da4:	2300      	movs	r3, #0
 8017da6:	930e      	str	r3, [sp, #56]	; 0x38
 8017da8:	e7bf      	b.n	8017d2a <_dtoa_r+0x1ca>
 8017daa:	2300      	movs	r3, #0
 8017dac:	930b      	str	r3, [sp, #44]	; 0x2c
 8017dae:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8017db0:	2b00      	cmp	r3, #0
 8017db2:	dc5a      	bgt.n	8017e6a <_dtoa_r+0x30a>
 8017db4:	f04f 0901 	mov.w	r9, #1
 8017db8:	f8cd 9020 	str.w	r9, [sp, #32]
 8017dbc:	464b      	mov	r3, r9
 8017dbe:	f8cd 908c 	str.w	r9, [sp, #140]	; 0x8c
 8017dc2:	6a68      	ldr	r0, [r5, #36]	; 0x24
 8017dc4:	2200      	movs	r2, #0
 8017dc6:	6042      	str	r2, [r0, #4]
 8017dc8:	2204      	movs	r2, #4
 8017dca:	f102 0614 	add.w	r6, r2, #20
 8017dce:	429e      	cmp	r6, r3
 8017dd0:	6841      	ldr	r1, [r0, #4]
 8017dd2:	d950      	bls.n	8017e76 <_dtoa_r+0x316>
 8017dd4:	4628      	mov	r0, r5
 8017dd6:	f000 fedd 	bl	8018b94 <_Balloc>
 8017dda:	9003      	str	r0, [sp, #12]
 8017ddc:	2800      	cmp	r0, #0
 8017dde:	d14e      	bne.n	8017e7e <_dtoa_r+0x31e>
 8017de0:	4b19      	ldr	r3, [pc, #100]	; (8017e48 <_dtoa_r+0x2e8>)
 8017de2:	4602      	mov	r2, r0
 8017de4:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8017de8:	e6ce      	b.n	8017b88 <_dtoa_r+0x28>
 8017dea:	2301      	movs	r3, #1
 8017dec:	e7de      	b.n	8017dac <_dtoa_r+0x24c>
 8017dee:	2300      	movs	r3, #0
 8017df0:	930b      	str	r3, [sp, #44]	; 0x2c
 8017df2:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8017df4:	eb0a 0903 	add.w	r9, sl, r3
 8017df8:	f109 0301 	add.w	r3, r9, #1
 8017dfc:	2b01      	cmp	r3, #1
 8017dfe:	9308      	str	r3, [sp, #32]
 8017e00:	bfb8      	it	lt
 8017e02:	2301      	movlt	r3, #1
 8017e04:	e7dd      	b.n	8017dc2 <_dtoa_r+0x262>
 8017e06:	2301      	movs	r3, #1
 8017e08:	e7f2      	b.n	8017df0 <_dtoa_r+0x290>
 8017e0a:	bf00      	nop
 8017e0c:	f3af 8000 	nop.w
 8017e10:	636f4361 	.word	0x636f4361
 8017e14:	3fd287a7 	.word	0x3fd287a7
 8017e18:	8b60c8b3 	.word	0x8b60c8b3
 8017e1c:	3fc68a28 	.word	0x3fc68a28
 8017e20:	509f79fb 	.word	0x509f79fb
 8017e24:	3fd34413 	.word	0x3fd34413
 8017e28:	0801aaed 	.word	0x0801aaed
 8017e2c:	0801ab04 	.word	0x0801ab04
 8017e30:	7ff00000 	.word	0x7ff00000
 8017e34:	0801aae9 	.word	0x0801aae9
 8017e38:	0801aae0 	.word	0x0801aae0
 8017e3c:	0801aabd 	.word	0x0801aabd
 8017e40:	3ff80000 	.word	0x3ff80000
 8017e44:	0801ac58 	.word	0x0801ac58
 8017e48:	0801ab5f 	.word	0x0801ab5f
 8017e4c:	2401      	movs	r4, #1
 8017e4e:	2300      	movs	r3, #0
 8017e50:	9322      	str	r3, [sp, #136]	; 0x88
 8017e52:	940b      	str	r4, [sp, #44]	; 0x2c
 8017e54:	f04f 39ff 	mov.w	r9, #4294967295
 8017e58:	2200      	movs	r2, #0
 8017e5a:	f8cd 9020 	str.w	r9, [sp, #32]
 8017e5e:	2312      	movs	r3, #18
 8017e60:	9223      	str	r2, [sp, #140]	; 0x8c
 8017e62:	e7ae      	b.n	8017dc2 <_dtoa_r+0x262>
 8017e64:	2301      	movs	r3, #1
 8017e66:	930b      	str	r3, [sp, #44]	; 0x2c
 8017e68:	e7f4      	b.n	8017e54 <_dtoa_r+0x2f4>
 8017e6a:	f8dd 908c 	ldr.w	r9, [sp, #140]	; 0x8c
 8017e6e:	f8cd 9020 	str.w	r9, [sp, #32]
 8017e72:	464b      	mov	r3, r9
 8017e74:	e7a5      	b.n	8017dc2 <_dtoa_r+0x262>
 8017e76:	3101      	adds	r1, #1
 8017e78:	6041      	str	r1, [r0, #4]
 8017e7a:	0052      	lsls	r2, r2, #1
 8017e7c:	e7a5      	b.n	8017dca <_dtoa_r+0x26a>
 8017e7e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8017e80:	9a03      	ldr	r2, [sp, #12]
 8017e82:	601a      	str	r2, [r3, #0]
 8017e84:	9b08      	ldr	r3, [sp, #32]
 8017e86:	2b0e      	cmp	r3, #14
 8017e88:	f200 80a8 	bhi.w	8017fdc <_dtoa_r+0x47c>
 8017e8c:	2c00      	cmp	r4, #0
 8017e8e:	f000 80a5 	beq.w	8017fdc <_dtoa_r+0x47c>
 8017e92:	f1ba 0f00 	cmp.w	sl, #0
 8017e96:	dd34      	ble.n	8017f02 <_dtoa_r+0x3a2>
 8017e98:	4a9a      	ldr	r2, [pc, #616]	; (8018104 <_dtoa_r+0x5a4>)
 8017e9a:	f00a 030f 	and.w	r3, sl, #15
 8017e9e:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8017ea2:	e9d3 3400 	ldrd	r3, r4, [r3]
 8017ea6:	f41a 7f80 	tst.w	sl, #256	; 0x100
 8017eaa:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 8017eae:	ea4f 142a 	mov.w	r4, sl, asr #4
 8017eb2:	d016      	beq.n	8017ee2 <_dtoa_r+0x382>
 8017eb4:	4b94      	ldr	r3, [pc, #592]	; (8018108 <_dtoa_r+0x5a8>)
 8017eb6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8017eba:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8017ebe:	f7e8 fc9d 	bl	80007fc <__aeabi_ddiv>
 8017ec2:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8017ec6:	f004 040f 	and.w	r4, r4, #15
 8017eca:	2703      	movs	r7, #3
 8017ecc:	4e8e      	ldr	r6, [pc, #568]	; (8018108 <_dtoa_r+0x5a8>)
 8017ece:	b954      	cbnz	r4, 8017ee6 <_dtoa_r+0x386>
 8017ed0:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8017ed4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8017ed8:	f7e8 fc90 	bl	80007fc <__aeabi_ddiv>
 8017edc:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8017ee0:	e029      	b.n	8017f36 <_dtoa_r+0x3d6>
 8017ee2:	2702      	movs	r7, #2
 8017ee4:	e7f2      	b.n	8017ecc <_dtoa_r+0x36c>
 8017ee6:	07e1      	lsls	r1, r4, #31
 8017ee8:	d508      	bpl.n	8017efc <_dtoa_r+0x39c>
 8017eea:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8017eee:	e9d6 2300 	ldrd	r2, r3, [r6]
 8017ef2:	f7e8 fb59 	bl	80005a8 <__aeabi_dmul>
 8017ef6:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8017efa:	3701      	adds	r7, #1
 8017efc:	1064      	asrs	r4, r4, #1
 8017efe:	3608      	adds	r6, #8
 8017f00:	e7e5      	b.n	8017ece <_dtoa_r+0x36e>
 8017f02:	f000 80a5 	beq.w	8018050 <_dtoa_r+0x4f0>
 8017f06:	f1ca 0400 	rsb	r4, sl, #0
 8017f0a:	4b7e      	ldr	r3, [pc, #504]	; (8018104 <_dtoa_r+0x5a4>)
 8017f0c:	4e7e      	ldr	r6, [pc, #504]	; (8018108 <_dtoa_r+0x5a8>)
 8017f0e:	f004 020f 	and.w	r2, r4, #15
 8017f12:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8017f16:	e9d3 2300 	ldrd	r2, r3, [r3]
 8017f1a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8017f1e:	f7e8 fb43 	bl	80005a8 <__aeabi_dmul>
 8017f22:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8017f26:	1124      	asrs	r4, r4, #4
 8017f28:	2300      	movs	r3, #0
 8017f2a:	2702      	movs	r7, #2
 8017f2c:	2c00      	cmp	r4, #0
 8017f2e:	f040 8084 	bne.w	801803a <_dtoa_r+0x4da>
 8017f32:	2b00      	cmp	r3, #0
 8017f34:	d1d2      	bne.n	8017edc <_dtoa_r+0x37c>
 8017f36:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8017f38:	2b00      	cmp	r3, #0
 8017f3a:	f000 808b 	beq.w	8018054 <_dtoa_r+0x4f4>
 8017f3e:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 8017f42:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 8017f46:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8017f4a:	4b70      	ldr	r3, [pc, #448]	; (801810c <_dtoa_r+0x5ac>)
 8017f4c:	2200      	movs	r2, #0
 8017f4e:	f7e8 fd9d 	bl	8000a8c <__aeabi_dcmplt>
 8017f52:	2800      	cmp	r0, #0
 8017f54:	d07e      	beq.n	8018054 <_dtoa_r+0x4f4>
 8017f56:	9b08      	ldr	r3, [sp, #32]
 8017f58:	2b00      	cmp	r3, #0
 8017f5a:	d07b      	beq.n	8018054 <_dtoa_r+0x4f4>
 8017f5c:	f1b9 0f00 	cmp.w	r9, #0
 8017f60:	dd38      	ble.n	8017fd4 <_dtoa_r+0x474>
 8017f62:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8017f66:	4b6a      	ldr	r3, [pc, #424]	; (8018110 <_dtoa_r+0x5b0>)
 8017f68:	2200      	movs	r2, #0
 8017f6a:	f7e8 fb1d 	bl	80005a8 <__aeabi_dmul>
 8017f6e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8017f72:	f10a 38ff 	add.w	r8, sl, #4294967295
 8017f76:	3701      	adds	r7, #1
 8017f78:	464c      	mov	r4, r9
 8017f7a:	4638      	mov	r0, r7
 8017f7c:	f7e8 faaa 	bl	80004d4 <__aeabi_i2d>
 8017f80:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8017f84:	f7e8 fb10 	bl	80005a8 <__aeabi_dmul>
 8017f88:	4b62      	ldr	r3, [pc, #392]	; (8018114 <_dtoa_r+0x5b4>)
 8017f8a:	2200      	movs	r2, #0
 8017f8c:	f7e8 f956 	bl	800023c <__adddf3>
 8017f90:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 8017f94:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8017f98:	9611      	str	r6, [sp, #68]	; 0x44
 8017f9a:	2c00      	cmp	r4, #0
 8017f9c:	d15d      	bne.n	801805a <_dtoa_r+0x4fa>
 8017f9e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8017fa2:	4b5d      	ldr	r3, [pc, #372]	; (8018118 <_dtoa_r+0x5b8>)
 8017fa4:	2200      	movs	r2, #0
 8017fa6:	f7e8 f947 	bl	8000238 <__aeabi_dsub>
 8017faa:	4602      	mov	r2, r0
 8017fac:	460b      	mov	r3, r1
 8017fae:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8017fb2:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8017fb4:	4633      	mov	r3, r6
 8017fb6:	f7e8 fd87 	bl	8000ac8 <__aeabi_dcmpgt>
 8017fba:	2800      	cmp	r0, #0
 8017fbc:	f040 829c 	bne.w	80184f8 <_dtoa_r+0x998>
 8017fc0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8017fc4:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8017fc6:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 8017fca:	f7e8 fd5f 	bl	8000a8c <__aeabi_dcmplt>
 8017fce:	2800      	cmp	r0, #0
 8017fd0:	f040 8290 	bne.w	80184f4 <_dtoa_r+0x994>
 8017fd4:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	; 0x30
 8017fd8:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8017fdc:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8017fde:	2b00      	cmp	r3, #0
 8017fe0:	f2c0 8152 	blt.w	8018288 <_dtoa_r+0x728>
 8017fe4:	f1ba 0f0e 	cmp.w	sl, #14
 8017fe8:	f300 814e 	bgt.w	8018288 <_dtoa_r+0x728>
 8017fec:	4b45      	ldr	r3, [pc, #276]	; (8018104 <_dtoa_r+0x5a4>)
 8017fee:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8017ff2:	e9d3 3400 	ldrd	r3, r4, [r3]
 8017ff6:	e9cd 3406 	strd	r3, r4, [sp, #24]
 8017ffa:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8017ffc:	2b00      	cmp	r3, #0
 8017ffe:	f280 80db 	bge.w	80181b8 <_dtoa_r+0x658>
 8018002:	9b08      	ldr	r3, [sp, #32]
 8018004:	2b00      	cmp	r3, #0
 8018006:	f300 80d7 	bgt.w	80181b8 <_dtoa_r+0x658>
 801800a:	f040 8272 	bne.w	80184f2 <_dtoa_r+0x992>
 801800e:	4b42      	ldr	r3, [pc, #264]	; (8018118 <_dtoa_r+0x5b8>)
 8018010:	2200      	movs	r2, #0
 8018012:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8018016:	f7e8 fac7 	bl	80005a8 <__aeabi_dmul>
 801801a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 801801e:	f7e8 fd49 	bl	8000ab4 <__aeabi_dcmpge>
 8018022:	9c08      	ldr	r4, [sp, #32]
 8018024:	4626      	mov	r6, r4
 8018026:	2800      	cmp	r0, #0
 8018028:	f040 8248 	bne.w	80184bc <_dtoa_r+0x95c>
 801802c:	9f03      	ldr	r7, [sp, #12]
 801802e:	2331      	movs	r3, #49	; 0x31
 8018030:	f807 3b01 	strb.w	r3, [r7], #1
 8018034:	f10a 0a01 	add.w	sl, sl, #1
 8018038:	e244      	b.n	80184c4 <_dtoa_r+0x964>
 801803a:	07e2      	lsls	r2, r4, #31
 801803c:	d505      	bpl.n	801804a <_dtoa_r+0x4ea>
 801803e:	e9d6 2300 	ldrd	r2, r3, [r6]
 8018042:	f7e8 fab1 	bl	80005a8 <__aeabi_dmul>
 8018046:	3701      	adds	r7, #1
 8018048:	2301      	movs	r3, #1
 801804a:	1064      	asrs	r4, r4, #1
 801804c:	3608      	adds	r6, #8
 801804e:	e76d      	b.n	8017f2c <_dtoa_r+0x3cc>
 8018050:	2702      	movs	r7, #2
 8018052:	e770      	b.n	8017f36 <_dtoa_r+0x3d6>
 8018054:	9c08      	ldr	r4, [sp, #32]
 8018056:	46d0      	mov	r8, sl
 8018058:	e78f      	b.n	8017f7a <_dtoa_r+0x41a>
 801805a:	9903      	ldr	r1, [sp, #12]
 801805c:	4b29      	ldr	r3, [pc, #164]	; (8018104 <_dtoa_r+0x5a4>)
 801805e:	4421      	add	r1, r4
 8018060:	9112      	str	r1, [sp, #72]	; 0x48
 8018062:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8018064:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8018068:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 801806c:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8018070:	2900      	cmp	r1, #0
 8018072:	d055      	beq.n	8018120 <_dtoa_r+0x5c0>
 8018074:	4929      	ldr	r1, [pc, #164]	; (801811c <_dtoa_r+0x5bc>)
 8018076:	2000      	movs	r0, #0
 8018078:	f7e8 fbc0 	bl	80007fc <__aeabi_ddiv>
 801807c:	463b      	mov	r3, r7
 801807e:	4632      	mov	r2, r6
 8018080:	f7e8 f8da 	bl	8000238 <__aeabi_dsub>
 8018084:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8018088:	9f03      	ldr	r7, [sp, #12]
 801808a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 801808e:	f7e8 fd3b 	bl	8000b08 <__aeabi_d2iz>
 8018092:	4604      	mov	r4, r0
 8018094:	f7e8 fa1e 	bl	80004d4 <__aeabi_i2d>
 8018098:	4602      	mov	r2, r0
 801809a:	460b      	mov	r3, r1
 801809c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80180a0:	f7e8 f8ca 	bl	8000238 <__aeabi_dsub>
 80180a4:	3430      	adds	r4, #48	; 0x30
 80180a6:	4602      	mov	r2, r0
 80180a8:	460b      	mov	r3, r1
 80180aa:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80180ae:	f807 4b01 	strb.w	r4, [r7], #1
 80180b2:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80180b6:	f7e8 fce9 	bl	8000a8c <__aeabi_dcmplt>
 80180ba:	2800      	cmp	r0, #0
 80180bc:	d174      	bne.n	80181a8 <_dtoa_r+0x648>
 80180be:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80180c2:	4912      	ldr	r1, [pc, #72]	; (801810c <_dtoa_r+0x5ac>)
 80180c4:	2000      	movs	r0, #0
 80180c6:	f7e8 f8b7 	bl	8000238 <__aeabi_dsub>
 80180ca:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80180ce:	f7e8 fcdd 	bl	8000a8c <__aeabi_dcmplt>
 80180d2:	2800      	cmp	r0, #0
 80180d4:	f040 80b7 	bne.w	8018246 <_dtoa_r+0x6e6>
 80180d8:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80180da:	429f      	cmp	r7, r3
 80180dc:	f43f af7a 	beq.w	8017fd4 <_dtoa_r+0x474>
 80180e0:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80180e4:	4b0a      	ldr	r3, [pc, #40]	; (8018110 <_dtoa_r+0x5b0>)
 80180e6:	2200      	movs	r2, #0
 80180e8:	f7e8 fa5e 	bl	80005a8 <__aeabi_dmul>
 80180ec:	4b08      	ldr	r3, [pc, #32]	; (8018110 <_dtoa_r+0x5b0>)
 80180ee:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 80180f2:	2200      	movs	r2, #0
 80180f4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80180f8:	f7e8 fa56 	bl	80005a8 <__aeabi_dmul>
 80180fc:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8018100:	e7c3      	b.n	801808a <_dtoa_r+0x52a>
 8018102:	bf00      	nop
 8018104:	0801ac58 	.word	0x0801ac58
 8018108:	0801ac30 	.word	0x0801ac30
 801810c:	3ff00000 	.word	0x3ff00000
 8018110:	40240000 	.word	0x40240000
 8018114:	401c0000 	.word	0x401c0000
 8018118:	40140000 	.word	0x40140000
 801811c:	3fe00000 	.word	0x3fe00000
 8018120:	4630      	mov	r0, r6
 8018122:	4639      	mov	r1, r7
 8018124:	f7e8 fa40 	bl	80005a8 <__aeabi_dmul>
 8018128:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 801812c:	9b12      	ldr	r3, [sp, #72]	; 0x48
 801812e:	9c03      	ldr	r4, [sp, #12]
 8018130:	9314      	str	r3, [sp, #80]	; 0x50
 8018132:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8018136:	f7e8 fce7 	bl	8000b08 <__aeabi_d2iz>
 801813a:	9015      	str	r0, [sp, #84]	; 0x54
 801813c:	f7e8 f9ca 	bl	80004d4 <__aeabi_i2d>
 8018140:	4602      	mov	r2, r0
 8018142:	460b      	mov	r3, r1
 8018144:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8018148:	f7e8 f876 	bl	8000238 <__aeabi_dsub>
 801814c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 801814e:	3330      	adds	r3, #48	; 0x30
 8018150:	f804 3b01 	strb.w	r3, [r4], #1
 8018154:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8018156:	429c      	cmp	r4, r3
 8018158:	4606      	mov	r6, r0
 801815a:	460f      	mov	r7, r1
 801815c:	f04f 0200 	mov.w	r2, #0
 8018160:	d124      	bne.n	80181ac <_dtoa_r+0x64c>
 8018162:	4ba4      	ldr	r3, [pc, #656]	; (80183f4 <_dtoa_r+0x894>)
 8018164:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8018168:	f7e8 f868 	bl	800023c <__adddf3>
 801816c:	4602      	mov	r2, r0
 801816e:	460b      	mov	r3, r1
 8018170:	4630      	mov	r0, r6
 8018172:	4639      	mov	r1, r7
 8018174:	f7e8 fca8 	bl	8000ac8 <__aeabi_dcmpgt>
 8018178:	2800      	cmp	r0, #0
 801817a:	d163      	bne.n	8018244 <_dtoa_r+0x6e4>
 801817c:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8018180:	499c      	ldr	r1, [pc, #624]	; (80183f4 <_dtoa_r+0x894>)
 8018182:	2000      	movs	r0, #0
 8018184:	f7e8 f858 	bl	8000238 <__aeabi_dsub>
 8018188:	4602      	mov	r2, r0
 801818a:	460b      	mov	r3, r1
 801818c:	4630      	mov	r0, r6
 801818e:	4639      	mov	r1, r7
 8018190:	f7e8 fc7c 	bl	8000a8c <__aeabi_dcmplt>
 8018194:	2800      	cmp	r0, #0
 8018196:	f43f af1d 	beq.w	8017fd4 <_dtoa_r+0x474>
 801819a:	9f14      	ldr	r7, [sp, #80]	; 0x50
 801819c:	1e7b      	subs	r3, r7, #1
 801819e:	9314      	str	r3, [sp, #80]	; 0x50
 80181a0:	f817 3c01 	ldrb.w	r3, [r7, #-1]
 80181a4:	2b30      	cmp	r3, #48	; 0x30
 80181a6:	d0f8      	beq.n	801819a <_dtoa_r+0x63a>
 80181a8:	46c2      	mov	sl, r8
 80181aa:	e03b      	b.n	8018224 <_dtoa_r+0x6c4>
 80181ac:	4b92      	ldr	r3, [pc, #584]	; (80183f8 <_dtoa_r+0x898>)
 80181ae:	f7e8 f9fb 	bl	80005a8 <__aeabi_dmul>
 80181b2:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80181b6:	e7bc      	b.n	8018132 <_dtoa_r+0x5d2>
 80181b8:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 80181bc:	9f03      	ldr	r7, [sp, #12]
 80181be:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80181c2:	4640      	mov	r0, r8
 80181c4:	4649      	mov	r1, r9
 80181c6:	f7e8 fb19 	bl	80007fc <__aeabi_ddiv>
 80181ca:	f7e8 fc9d 	bl	8000b08 <__aeabi_d2iz>
 80181ce:	4604      	mov	r4, r0
 80181d0:	f7e8 f980 	bl	80004d4 <__aeabi_i2d>
 80181d4:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80181d8:	f7e8 f9e6 	bl	80005a8 <__aeabi_dmul>
 80181dc:	f104 0630 	add.w	r6, r4, #48	; 0x30
 80181e0:	4602      	mov	r2, r0
 80181e2:	460b      	mov	r3, r1
 80181e4:	4640      	mov	r0, r8
 80181e6:	4649      	mov	r1, r9
 80181e8:	f7e8 f826 	bl	8000238 <__aeabi_dsub>
 80181ec:	f807 6b01 	strb.w	r6, [r7], #1
 80181f0:	9e03      	ldr	r6, [sp, #12]
 80181f2:	f8dd c020 	ldr.w	ip, [sp, #32]
 80181f6:	1bbe      	subs	r6, r7, r6
 80181f8:	45b4      	cmp	ip, r6
 80181fa:	4602      	mov	r2, r0
 80181fc:	460b      	mov	r3, r1
 80181fe:	d136      	bne.n	801826e <_dtoa_r+0x70e>
 8018200:	f7e8 f81c 	bl	800023c <__adddf3>
 8018204:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8018208:	4680      	mov	r8, r0
 801820a:	4689      	mov	r9, r1
 801820c:	f7e8 fc5c 	bl	8000ac8 <__aeabi_dcmpgt>
 8018210:	bb58      	cbnz	r0, 801826a <_dtoa_r+0x70a>
 8018212:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8018216:	4640      	mov	r0, r8
 8018218:	4649      	mov	r1, r9
 801821a:	f7e8 fc2d 	bl	8000a78 <__aeabi_dcmpeq>
 801821e:	b108      	cbz	r0, 8018224 <_dtoa_r+0x6c4>
 8018220:	07e1      	lsls	r1, r4, #31
 8018222:	d422      	bmi.n	801826a <_dtoa_r+0x70a>
 8018224:	4628      	mov	r0, r5
 8018226:	4659      	mov	r1, fp
 8018228:	f000 fcf4 	bl	8018c14 <_Bfree>
 801822c:	2300      	movs	r3, #0
 801822e:	703b      	strb	r3, [r7, #0]
 8018230:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8018232:	f10a 0001 	add.w	r0, sl, #1
 8018236:	6018      	str	r0, [r3, #0]
 8018238:	9b26      	ldr	r3, [sp, #152]	; 0x98
 801823a:	2b00      	cmp	r3, #0
 801823c:	f43f acdd 	beq.w	8017bfa <_dtoa_r+0x9a>
 8018240:	601f      	str	r7, [r3, #0]
 8018242:	e4da      	b.n	8017bfa <_dtoa_r+0x9a>
 8018244:	4627      	mov	r7, r4
 8018246:	463b      	mov	r3, r7
 8018248:	461f      	mov	r7, r3
 801824a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 801824e:	2a39      	cmp	r2, #57	; 0x39
 8018250:	d107      	bne.n	8018262 <_dtoa_r+0x702>
 8018252:	9a03      	ldr	r2, [sp, #12]
 8018254:	429a      	cmp	r2, r3
 8018256:	d1f7      	bne.n	8018248 <_dtoa_r+0x6e8>
 8018258:	9903      	ldr	r1, [sp, #12]
 801825a:	2230      	movs	r2, #48	; 0x30
 801825c:	f108 0801 	add.w	r8, r8, #1
 8018260:	700a      	strb	r2, [r1, #0]
 8018262:	781a      	ldrb	r2, [r3, #0]
 8018264:	3201      	adds	r2, #1
 8018266:	701a      	strb	r2, [r3, #0]
 8018268:	e79e      	b.n	80181a8 <_dtoa_r+0x648>
 801826a:	46d0      	mov	r8, sl
 801826c:	e7eb      	b.n	8018246 <_dtoa_r+0x6e6>
 801826e:	4b62      	ldr	r3, [pc, #392]	; (80183f8 <_dtoa_r+0x898>)
 8018270:	2200      	movs	r2, #0
 8018272:	f7e8 f999 	bl	80005a8 <__aeabi_dmul>
 8018276:	2200      	movs	r2, #0
 8018278:	2300      	movs	r3, #0
 801827a:	4680      	mov	r8, r0
 801827c:	4689      	mov	r9, r1
 801827e:	f7e8 fbfb 	bl	8000a78 <__aeabi_dcmpeq>
 8018282:	2800      	cmp	r0, #0
 8018284:	d09b      	beq.n	80181be <_dtoa_r+0x65e>
 8018286:	e7cd      	b.n	8018224 <_dtoa_r+0x6c4>
 8018288:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 801828a:	2a00      	cmp	r2, #0
 801828c:	f000 80d0 	beq.w	8018430 <_dtoa_r+0x8d0>
 8018290:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8018292:	2a01      	cmp	r2, #1
 8018294:	f300 80b2 	bgt.w	80183fc <_dtoa_r+0x89c>
 8018298:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 801829a:	2a00      	cmp	r2, #0
 801829c:	f000 80a6 	beq.w	80183ec <_dtoa_r+0x88c>
 80182a0:	f203 4333 	addw	r3, r3, #1075	; 0x433
 80182a4:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 80182a6:	9f06      	ldr	r7, [sp, #24]
 80182a8:	9a06      	ldr	r2, [sp, #24]
 80182aa:	441a      	add	r2, r3
 80182ac:	9206      	str	r2, [sp, #24]
 80182ae:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80182b0:	2101      	movs	r1, #1
 80182b2:	441a      	add	r2, r3
 80182b4:	4628      	mov	r0, r5
 80182b6:	9209      	str	r2, [sp, #36]	; 0x24
 80182b8:	f000 fd62 	bl	8018d80 <__i2b>
 80182bc:	4606      	mov	r6, r0
 80182be:	2f00      	cmp	r7, #0
 80182c0:	dd0c      	ble.n	80182dc <_dtoa_r+0x77c>
 80182c2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80182c4:	2b00      	cmp	r3, #0
 80182c6:	dd09      	ble.n	80182dc <_dtoa_r+0x77c>
 80182c8:	42bb      	cmp	r3, r7
 80182ca:	9a06      	ldr	r2, [sp, #24]
 80182cc:	bfa8      	it	ge
 80182ce:	463b      	movge	r3, r7
 80182d0:	1ad2      	subs	r2, r2, r3
 80182d2:	9206      	str	r2, [sp, #24]
 80182d4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80182d6:	1aff      	subs	r7, r7, r3
 80182d8:	1ad3      	subs	r3, r2, r3
 80182da:	9309      	str	r3, [sp, #36]	; 0x24
 80182dc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80182de:	b1f3      	cbz	r3, 801831e <_dtoa_r+0x7be>
 80182e0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80182e2:	2b00      	cmp	r3, #0
 80182e4:	f000 80a8 	beq.w	8018438 <_dtoa_r+0x8d8>
 80182e8:	2c00      	cmp	r4, #0
 80182ea:	dd10      	ble.n	801830e <_dtoa_r+0x7ae>
 80182ec:	4631      	mov	r1, r6
 80182ee:	4622      	mov	r2, r4
 80182f0:	4628      	mov	r0, r5
 80182f2:	f000 fe03 	bl	8018efc <__pow5mult>
 80182f6:	465a      	mov	r2, fp
 80182f8:	4601      	mov	r1, r0
 80182fa:	4606      	mov	r6, r0
 80182fc:	4628      	mov	r0, r5
 80182fe:	f000 fd55 	bl	8018dac <__multiply>
 8018302:	4659      	mov	r1, fp
 8018304:	4680      	mov	r8, r0
 8018306:	4628      	mov	r0, r5
 8018308:	f000 fc84 	bl	8018c14 <_Bfree>
 801830c:	46c3      	mov	fp, r8
 801830e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8018310:	1b1a      	subs	r2, r3, r4
 8018312:	d004      	beq.n	801831e <_dtoa_r+0x7be>
 8018314:	4659      	mov	r1, fp
 8018316:	4628      	mov	r0, r5
 8018318:	f000 fdf0 	bl	8018efc <__pow5mult>
 801831c:	4683      	mov	fp, r0
 801831e:	2101      	movs	r1, #1
 8018320:	4628      	mov	r0, r5
 8018322:	f000 fd2d 	bl	8018d80 <__i2b>
 8018326:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8018328:	2b00      	cmp	r3, #0
 801832a:	4604      	mov	r4, r0
 801832c:	f340 8086 	ble.w	801843c <_dtoa_r+0x8dc>
 8018330:	461a      	mov	r2, r3
 8018332:	4601      	mov	r1, r0
 8018334:	4628      	mov	r0, r5
 8018336:	f000 fde1 	bl	8018efc <__pow5mult>
 801833a:	9b22      	ldr	r3, [sp, #136]	; 0x88
 801833c:	2b01      	cmp	r3, #1
 801833e:	4604      	mov	r4, r0
 8018340:	dd7f      	ble.n	8018442 <_dtoa_r+0x8e2>
 8018342:	f04f 0800 	mov.w	r8, #0
 8018346:	6923      	ldr	r3, [r4, #16]
 8018348:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 801834c:	6918      	ldr	r0, [r3, #16]
 801834e:	f000 fcc9 	bl	8018ce4 <__hi0bits>
 8018352:	f1c0 0020 	rsb	r0, r0, #32
 8018356:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8018358:	4418      	add	r0, r3
 801835a:	f010 001f 	ands.w	r0, r0, #31
 801835e:	f000 8092 	beq.w	8018486 <_dtoa_r+0x926>
 8018362:	f1c0 0320 	rsb	r3, r0, #32
 8018366:	2b04      	cmp	r3, #4
 8018368:	f340 808a 	ble.w	8018480 <_dtoa_r+0x920>
 801836c:	f1c0 001c 	rsb	r0, r0, #28
 8018370:	9b06      	ldr	r3, [sp, #24]
 8018372:	4403      	add	r3, r0
 8018374:	9306      	str	r3, [sp, #24]
 8018376:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8018378:	4403      	add	r3, r0
 801837a:	4407      	add	r7, r0
 801837c:	9309      	str	r3, [sp, #36]	; 0x24
 801837e:	9b06      	ldr	r3, [sp, #24]
 8018380:	2b00      	cmp	r3, #0
 8018382:	dd05      	ble.n	8018390 <_dtoa_r+0x830>
 8018384:	4659      	mov	r1, fp
 8018386:	461a      	mov	r2, r3
 8018388:	4628      	mov	r0, r5
 801838a:	f000 fe11 	bl	8018fb0 <__lshift>
 801838e:	4683      	mov	fp, r0
 8018390:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8018392:	2b00      	cmp	r3, #0
 8018394:	dd05      	ble.n	80183a2 <_dtoa_r+0x842>
 8018396:	4621      	mov	r1, r4
 8018398:	461a      	mov	r2, r3
 801839a:	4628      	mov	r0, r5
 801839c:	f000 fe08 	bl	8018fb0 <__lshift>
 80183a0:	4604      	mov	r4, r0
 80183a2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80183a4:	2b00      	cmp	r3, #0
 80183a6:	d070      	beq.n	801848a <_dtoa_r+0x92a>
 80183a8:	4621      	mov	r1, r4
 80183aa:	4658      	mov	r0, fp
 80183ac:	f000 fe70 	bl	8019090 <__mcmp>
 80183b0:	2800      	cmp	r0, #0
 80183b2:	da6a      	bge.n	801848a <_dtoa_r+0x92a>
 80183b4:	2300      	movs	r3, #0
 80183b6:	4659      	mov	r1, fp
 80183b8:	220a      	movs	r2, #10
 80183ba:	4628      	mov	r0, r5
 80183bc:	f000 fc4c 	bl	8018c58 <__multadd>
 80183c0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80183c2:	f10a 3aff 	add.w	sl, sl, #4294967295
 80183c6:	4683      	mov	fp, r0
 80183c8:	2b00      	cmp	r3, #0
 80183ca:	f000 8194 	beq.w	80186f6 <_dtoa_r+0xb96>
 80183ce:	4631      	mov	r1, r6
 80183d0:	2300      	movs	r3, #0
 80183d2:	220a      	movs	r2, #10
 80183d4:	4628      	mov	r0, r5
 80183d6:	f000 fc3f 	bl	8018c58 <__multadd>
 80183da:	f1b9 0f00 	cmp.w	r9, #0
 80183de:	4606      	mov	r6, r0
 80183e0:	f300 8093 	bgt.w	801850a <_dtoa_r+0x9aa>
 80183e4:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80183e6:	2b02      	cmp	r3, #2
 80183e8:	dc57      	bgt.n	801849a <_dtoa_r+0x93a>
 80183ea:	e08e      	b.n	801850a <_dtoa_r+0x9aa>
 80183ec:	9b16      	ldr	r3, [sp, #88]	; 0x58
 80183ee:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 80183f2:	e757      	b.n	80182a4 <_dtoa_r+0x744>
 80183f4:	3fe00000 	.word	0x3fe00000
 80183f8:	40240000 	.word	0x40240000
 80183fc:	9b08      	ldr	r3, [sp, #32]
 80183fe:	1e5c      	subs	r4, r3, #1
 8018400:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8018402:	42a3      	cmp	r3, r4
 8018404:	bfbf      	itttt	lt
 8018406:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 8018408:	940a      	strlt	r4, [sp, #40]	; 0x28
 801840a:	1ae2      	sublt	r2, r4, r3
 801840c:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 801840e:	bfb6      	itet	lt
 8018410:	189b      	addlt	r3, r3, r2
 8018412:	1b1c      	subge	r4, r3, r4
 8018414:	930e      	strlt	r3, [sp, #56]	; 0x38
 8018416:	9b08      	ldr	r3, [sp, #32]
 8018418:	bfb8      	it	lt
 801841a:	2400      	movlt	r4, #0
 801841c:	2b00      	cmp	r3, #0
 801841e:	bfb9      	ittee	lt
 8018420:	9b06      	ldrlt	r3, [sp, #24]
 8018422:	9a08      	ldrlt	r2, [sp, #32]
 8018424:	9f06      	ldrge	r7, [sp, #24]
 8018426:	9b08      	ldrge	r3, [sp, #32]
 8018428:	bfbc      	itt	lt
 801842a:	1a9f      	sublt	r7, r3, r2
 801842c:	2300      	movlt	r3, #0
 801842e:	e73b      	b.n	80182a8 <_dtoa_r+0x748>
 8018430:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8018432:	9f06      	ldr	r7, [sp, #24]
 8018434:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 8018436:	e742      	b.n	80182be <_dtoa_r+0x75e>
 8018438:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 801843a:	e76b      	b.n	8018314 <_dtoa_r+0x7b4>
 801843c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 801843e:	2b01      	cmp	r3, #1
 8018440:	dc19      	bgt.n	8018476 <_dtoa_r+0x916>
 8018442:	9b04      	ldr	r3, [sp, #16]
 8018444:	b9bb      	cbnz	r3, 8018476 <_dtoa_r+0x916>
 8018446:	9b05      	ldr	r3, [sp, #20]
 8018448:	f3c3 0313 	ubfx	r3, r3, #0, #20
 801844c:	b99b      	cbnz	r3, 8018476 <_dtoa_r+0x916>
 801844e:	9b05      	ldr	r3, [sp, #20]
 8018450:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8018454:	0d1b      	lsrs	r3, r3, #20
 8018456:	051b      	lsls	r3, r3, #20
 8018458:	b183      	cbz	r3, 801847c <_dtoa_r+0x91c>
 801845a:	9b06      	ldr	r3, [sp, #24]
 801845c:	3301      	adds	r3, #1
 801845e:	9306      	str	r3, [sp, #24]
 8018460:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8018462:	3301      	adds	r3, #1
 8018464:	9309      	str	r3, [sp, #36]	; 0x24
 8018466:	f04f 0801 	mov.w	r8, #1
 801846a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 801846c:	2b00      	cmp	r3, #0
 801846e:	f47f af6a 	bne.w	8018346 <_dtoa_r+0x7e6>
 8018472:	2001      	movs	r0, #1
 8018474:	e76f      	b.n	8018356 <_dtoa_r+0x7f6>
 8018476:	f04f 0800 	mov.w	r8, #0
 801847a:	e7f6      	b.n	801846a <_dtoa_r+0x90a>
 801847c:	4698      	mov	r8, r3
 801847e:	e7f4      	b.n	801846a <_dtoa_r+0x90a>
 8018480:	f43f af7d 	beq.w	801837e <_dtoa_r+0x81e>
 8018484:	4618      	mov	r0, r3
 8018486:	301c      	adds	r0, #28
 8018488:	e772      	b.n	8018370 <_dtoa_r+0x810>
 801848a:	9b08      	ldr	r3, [sp, #32]
 801848c:	2b00      	cmp	r3, #0
 801848e:	dc36      	bgt.n	80184fe <_dtoa_r+0x99e>
 8018490:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8018492:	2b02      	cmp	r3, #2
 8018494:	dd33      	ble.n	80184fe <_dtoa_r+0x99e>
 8018496:	f8dd 9020 	ldr.w	r9, [sp, #32]
 801849a:	f1b9 0f00 	cmp.w	r9, #0
 801849e:	d10d      	bne.n	80184bc <_dtoa_r+0x95c>
 80184a0:	4621      	mov	r1, r4
 80184a2:	464b      	mov	r3, r9
 80184a4:	2205      	movs	r2, #5
 80184a6:	4628      	mov	r0, r5
 80184a8:	f000 fbd6 	bl	8018c58 <__multadd>
 80184ac:	4601      	mov	r1, r0
 80184ae:	4604      	mov	r4, r0
 80184b0:	4658      	mov	r0, fp
 80184b2:	f000 fded 	bl	8019090 <__mcmp>
 80184b6:	2800      	cmp	r0, #0
 80184b8:	f73f adb8 	bgt.w	801802c <_dtoa_r+0x4cc>
 80184bc:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80184be:	9f03      	ldr	r7, [sp, #12]
 80184c0:	ea6f 0a03 	mvn.w	sl, r3
 80184c4:	f04f 0800 	mov.w	r8, #0
 80184c8:	4621      	mov	r1, r4
 80184ca:	4628      	mov	r0, r5
 80184cc:	f000 fba2 	bl	8018c14 <_Bfree>
 80184d0:	2e00      	cmp	r6, #0
 80184d2:	f43f aea7 	beq.w	8018224 <_dtoa_r+0x6c4>
 80184d6:	f1b8 0f00 	cmp.w	r8, #0
 80184da:	d005      	beq.n	80184e8 <_dtoa_r+0x988>
 80184dc:	45b0      	cmp	r8, r6
 80184de:	d003      	beq.n	80184e8 <_dtoa_r+0x988>
 80184e0:	4641      	mov	r1, r8
 80184e2:	4628      	mov	r0, r5
 80184e4:	f000 fb96 	bl	8018c14 <_Bfree>
 80184e8:	4631      	mov	r1, r6
 80184ea:	4628      	mov	r0, r5
 80184ec:	f000 fb92 	bl	8018c14 <_Bfree>
 80184f0:	e698      	b.n	8018224 <_dtoa_r+0x6c4>
 80184f2:	2400      	movs	r4, #0
 80184f4:	4626      	mov	r6, r4
 80184f6:	e7e1      	b.n	80184bc <_dtoa_r+0x95c>
 80184f8:	46c2      	mov	sl, r8
 80184fa:	4626      	mov	r6, r4
 80184fc:	e596      	b.n	801802c <_dtoa_r+0x4cc>
 80184fe:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8018500:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8018504:	2b00      	cmp	r3, #0
 8018506:	f000 80fd 	beq.w	8018704 <_dtoa_r+0xba4>
 801850a:	2f00      	cmp	r7, #0
 801850c:	dd05      	ble.n	801851a <_dtoa_r+0x9ba>
 801850e:	4631      	mov	r1, r6
 8018510:	463a      	mov	r2, r7
 8018512:	4628      	mov	r0, r5
 8018514:	f000 fd4c 	bl	8018fb0 <__lshift>
 8018518:	4606      	mov	r6, r0
 801851a:	f1b8 0f00 	cmp.w	r8, #0
 801851e:	d05c      	beq.n	80185da <_dtoa_r+0xa7a>
 8018520:	6871      	ldr	r1, [r6, #4]
 8018522:	4628      	mov	r0, r5
 8018524:	f000 fb36 	bl	8018b94 <_Balloc>
 8018528:	4607      	mov	r7, r0
 801852a:	b928      	cbnz	r0, 8018538 <_dtoa_r+0x9d8>
 801852c:	4b80      	ldr	r3, [pc, #512]	; (8018730 <_dtoa_r+0xbd0>)
 801852e:	4602      	mov	r2, r0
 8018530:	f240 21ea 	movw	r1, #746	; 0x2ea
 8018534:	f7ff bb28 	b.w	8017b88 <_dtoa_r+0x28>
 8018538:	6932      	ldr	r2, [r6, #16]
 801853a:	3202      	adds	r2, #2
 801853c:	0092      	lsls	r2, r2, #2
 801853e:	f106 010c 	add.w	r1, r6, #12
 8018542:	300c      	adds	r0, #12
 8018544:	f7fe fb74 	bl	8016c30 <memcpy>
 8018548:	2201      	movs	r2, #1
 801854a:	4639      	mov	r1, r7
 801854c:	4628      	mov	r0, r5
 801854e:	f000 fd2f 	bl	8018fb0 <__lshift>
 8018552:	9b03      	ldr	r3, [sp, #12]
 8018554:	3301      	adds	r3, #1
 8018556:	9308      	str	r3, [sp, #32]
 8018558:	9b03      	ldr	r3, [sp, #12]
 801855a:	444b      	add	r3, r9
 801855c:	930a      	str	r3, [sp, #40]	; 0x28
 801855e:	9b04      	ldr	r3, [sp, #16]
 8018560:	f003 0301 	and.w	r3, r3, #1
 8018564:	46b0      	mov	r8, r6
 8018566:	9309      	str	r3, [sp, #36]	; 0x24
 8018568:	4606      	mov	r6, r0
 801856a:	9b08      	ldr	r3, [sp, #32]
 801856c:	4621      	mov	r1, r4
 801856e:	3b01      	subs	r3, #1
 8018570:	4658      	mov	r0, fp
 8018572:	9304      	str	r3, [sp, #16]
 8018574:	f7ff fa6c 	bl	8017a50 <quorem>
 8018578:	4603      	mov	r3, r0
 801857a:	3330      	adds	r3, #48	; 0x30
 801857c:	9006      	str	r0, [sp, #24]
 801857e:	4641      	mov	r1, r8
 8018580:	4658      	mov	r0, fp
 8018582:	930b      	str	r3, [sp, #44]	; 0x2c
 8018584:	f000 fd84 	bl	8019090 <__mcmp>
 8018588:	4632      	mov	r2, r6
 801858a:	4681      	mov	r9, r0
 801858c:	4621      	mov	r1, r4
 801858e:	4628      	mov	r0, r5
 8018590:	f000 fd9a 	bl	80190c8 <__mdiff>
 8018594:	68c2      	ldr	r2, [r0, #12]
 8018596:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8018598:	4607      	mov	r7, r0
 801859a:	bb02      	cbnz	r2, 80185de <_dtoa_r+0xa7e>
 801859c:	4601      	mov	r1, r0
 801859e:	4658      	mov	r0, fp
 80185a0:	f000 fd76 	bl	8019090 <__mcmp>
 80185a4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80185a6:	4602      	mov	r2, r0
 80185a8:	4639      	mov	r1, r7
 80185aa:	4628      	mov	r0, r5
 80185ac:	e9cd 320b 	strd	r3, r2, [sp, #44]	; 0x2c
 80185b0:	f000 fb30 	bl	8018c14 <_Bfree>
 80185b4:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80185b6:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80185b8:	9f08      	ldr	r7, [sp, #32]
 80185ba:	ea43 0102 	orr.w	r1, r3, r2
 80185be:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80185c0:	430b      	orrs	r3, r1
 80185c2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80185c4:	d10d      	bne.n	80185e2 <_dtoa_r+0xa82>
 80185c6:	2b39      	cmp	r3, #57	; 0x39
 80185c8:	d029      	beq.n	801861e <_dtoa_r+0xabe>
 80185ca:	f1b9 0f00 	cmp.w	r9, #0
 80185ce:	dd01      	ble.n	80185d4 <_dtoa_r+0xa74>
 80185d0:	9b06      	ldr	r3, [sp, #24]
 80185d2:	3331      	adds	r3, #49	; 0x31
 80185d4:	9a04      	ldr	r2, [sp, #16]
 80185d6:	7013      	strb	r3, [r2, #0]
 80185d8:	e776      	b.n	80184c8 <_dtoa_r+0x968>
 80185da:	4630      	mov	r0, r6
 80185dc:	e7b9      	b.n	8018552 <_dtoa_r+0x9f2>
 80185de:	2201      	movs	r2, #1
 80185e0:	e7e2      	b.n	80185a8 <_dtoa_r+0xa48>
 80185e2:	f1b9 0f00 	cmp.w	r9, #0
 80185e6:	db06      	blt.n	80185f6 <_dtoa_r+0xa96>
 80185e8:	9922      	ldr	r1, [sp, #136]	; 0x88
 80185ea:	ea41 0909 	orr.w	r9, r1, r9
 80185ee:	9909      	ldr	r1, [sp, #36]	; 0x24
 80185f0:	ea59 0101 	orrs.w	r1, r9, r1
 80185f4:	d120      	bne.n	8018638 <_dtoa_r+0xad8>
 80185f6:	2a00      	cmp	r2, #0
 80185f8:	ddec      	ble.n	80185d4 <_dtoa_r+0xa74>
 80185fa:	4659      	mov	r1, fp
 80185fc:	2201      	movs	r2, #1
 80185fe:	4628      	mov	r0, r5
 8018600:	9308      	str	r3, [sp, #32]
 8018602:	f000 fcd5 	bl	8018fb0 <__lshift>
 8018606:	4621      	mov	r1, r4
 8018608:	4683      	mov	fp, r0
 801860a:	f000 fd41 	bl	8019090 <__mcmp>
 801860e:	2800      	cmp	r0, #0
 8018610:	9b08      	ldr	r3, [sp, #32]
 8018612:	dc02      	bgt.n	801861a <_dtoa_r+0xaba>
 8018614:	d1de      	bne.n	80185d4 <_dtoa_r+0xa74>
 8018616:	07da      	lsls	r2, r3, #31
 8018618:	d5dc      	bpl.n	80185d4 <_dtoa_r+0xa74>
 801861a:	2b39      	cmp	r3, #57	; 0x39
 801861c:	d1d8      	bne.n	80185d0 <_dtoa_r+0xa70>
 801861e:	9a04      	ldr	r2, [sp, #16]
 8018620:	2339      	movs	r3, #57	; 0x39
 8018622:	7013      	strb	r3, [r2, #0]
 8018624:	463b      	mov	r3, r7
 8018626:	461f      	mov	r7, r3
 8018628:	3b01      	subs	r3, #1
 801862a:	f817 2c01 	ldrb.w	r2, [r7, #-1]
 801862e:	2a39      	cmp	r2, #57	; 0x39
 8018630:	d050      	beq.n	80186d4 <_dtoa_r+0xb74>
 8018632:	3201      	adds	r2, #1
 8018634:	701a      	strb	r2, [r3, #0]
 8018636:	e747      	b.n	80184c8 <_dtoa_r+0x968>
 8018638:	2a00      	cmp	r2, #0
 801863a:	dd03      	ble.n	8018644 <_dtoa_r+0xae4>
 801863c:	2b39      	cmp	r3, #57	; 0x39
 801863e:	d0ee      	beq.n	801861e <_dtoa_r+0xabe>
 8018640:	3301      	adds	r3, #1
 8018642:	e7c7      	b.n	80185d4 <_dtoa_r+0xa74>
 8018644:	9a08      	ldr	r2, [sp, #32]
 8018646:	990a      	ldr	r1, [sp, #40]	; 0x28
 8018648:	f802 3c01 	strb.w	r3, [r2, #-1]
 801864c:	428a      	cmp	r2, r1
 801864e:	d02a      	beq.n	80186a6 <_dtoa_r+0xb46>
 8018650:	4659      	mov	r1, fp
 8018652:	2300      	movs	r3, #0
 8018654:	220a      	movs	r2, #10
 8018656:	4628      	mov	r0, r5
 8018658:	f000 fafe 	bl	8018c58 <__multadd>
 801865c:	45b0      	cmp	r8, r6
 801865e:	4683      	mov	fp, r0
 8018660:	f04f 0300 	mov.w	r3, #0
 8018664:	f04f 020a 	mov.w	r2, #10
 8018668:	4641      	mov	r1, r8
 801866a:	4628      	mov	r0, r5
 801866c:	d107      	bne.n	801867e <_dtoa_r+0xb1e>
 801866e:	f000 faf3 	bl	8018c58 <__multadd>
 8018672:	4680      	mov	r8, r0
 8018674:	4606      	mov	r6, r0
 8018676:	9b08      	ldr	r3, [sp, #32]
 8018678:	3301      	adds	r3, #1
 801867a:	9308      	str	r3, [sp, #32]
 801867c:	e775      	b.n	801856a <_dtoa_r+0xa0a>
 801867e:	f000 faeb 	bl	8018c58 <__multadd>
 8018682:	4631      	mov	r1, r6
 8018684:	4680      	mov	r8, r0
 8018686:	2300      	movs	r3, #0
 8018688:	220a      	movs	r2, #10
 801868a:	4628      	mov	r0, r5
 801868c:	f000 fae4 	bl	8018c58 <__multadd>
 8018690:	4606      	mov	r6, r0
 8018692:	e7f0      	b.n	8018676 <_dtoa_r+0xb16>
 8018694:	f1b9 0f00 	cmp.w	r9, #0
 8018698:	9a03      	ldr	r2, [sp, #12]
 801869a:	bfcc      	ite	gt
 801869c:	464f      	movgt	r7, r9
 801869e:	2701      	movle	r7, #1
 80186a0:	4417      	add	r7, r2
 80186a2:	f04f 0800 	mov.w	r8, #0
 80186a6:	4659      	mov	r1, fp
 80186a8:	2201      	movs	r2, #1
 80186aa:	4628      	mov	r0, r5
 80186ac:	9308      	str	r3, [sp, #32]
 80186ae:	f000 fc7f 	bl	8018fb0 <__lshift>
 80186b2:	4621      	mov	r1, r4
 80186b4:	4683      	mov	fp, r0
 80186b6:	f000 fceb 	bl	8019090 <__mcmp>
 80186ba:	2800      	cmp	r0, #0
 80186bc:	dcb2      	bgt.n	8018624 <_dtoa_r+0xac4>
 80186be:	d102      	bne.n	80186c6 <_dtoa_r+0xb66>
 80186c0:	9b08      	ldr	r3, [sp, #32]
 80186c2:	07db      	lsls	r3, r3, #31
 80186c4:	d4ae      	bmi.n	8018624 <_dtoa_r+0xac4>
 80186c6:	463b      	mov	r3, r7
 80186c8:	461f      	mov	r7, r3
 80186ca:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80186ce:	2a30      	cmp	r2, #48	; 0x30
 80186d0:	d0fa      	beq.n	80186c8 <_dtoa_r+0xb68>
 80186d2:	e6f9      	b.n	80184c8 <_dtoa_r+0x968>
 80186d4:	9a03      	ldr	r2, [sp, #12]
 80186d6:	429a      	cmp	r2, r3
 80186d8:	d1a5      	bne.n	8018626 <_dtoa_r+0xac6>
 80186da:	f10a 0a01 	add.w	sl, sl, #1
 80186de:	2331      	movs	r3, #49	; 0x31
 80186e0:	e779      	b.n	80185d6 <_dtoa_r+0xa76>
 80186e2:	4b14      	ldr	r3, [pc, #80]	; (8018734 <_dtoa_r+0xbd4>)
 80186e4:	f7ff baa7 	b.w	8017c36 <_dtoa_r+0xd6>
 80186e8:	9b26      	ldr	r3, [sp, #152]	; 0x98
 80186ea:	2b00      	cmp	r3, #0
 80186ec:	f47f aa80 	bne.w	8017bf0 <_dtoa_r+0x90>
 80186f0:	4b11      	ldr	r3, [pc, #68]	; (8018738 <_dtoa_r+0xbd8>)
 80186f2:	f7ff baa0 	b.w	8017c36 <_dtoa_r+0xd6>
 80186f6:	f1b9 0f00 	cmp.w	r9, #0
 80186fa:	dc03      	bgt.n	8018704 <_dtoa_r+0xba4>
 80186fc:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80186fe:	2b02      	cmp	r3, #2
 8018700:	f73f aecb 	bgt.w	801849a <_dtoa_r+0x93a>
 8018704:	9f03      	ldr	r7, [sp, #12]
 8018706:	4621      	mov	r1, r4
 8018708:	4658      	mov	r0, fp
 801870a:	f7ff f9a1 	bl	8017a50 <quorem>
 801870e:	f100 0330 	add.w	r3, r0, #48	; 0x30
 8018712:	f807 3b01 	strb.w	r3, [r7], #1
 8018716:	9a03      	ldr	r2, [sp, #12]
 8018718:	1aba      	subs	r2, r7, r2
 801871a:	4591      	cmp	r9, r2
 801871c:	ddba      	ble.n	8018694 <_dtoa_r+0xb34>
 801871e:	4659      	mov	r1, fp
 8018720:	2300      	movs	r3, #0
 8018722:	220a      	movs	r2, #10
 8018724:	4628      	mov	r0, r5
 8018726:	f000 fa97 	bl	8018c58 <__multadd>
 801872a:	4683      	mov	fp, r0
 801872c:	e7eb      	b.n	8018706 <_dtoa_r+0xba6>
 801872e:	bf00      	nop
 8018730:	0801ab5f 	.word	0x0801ab5f
 8018734:	0801aabc 	.word	0x0801aabc
 8018738:	0801aae0 	.word	0x0801aae0

0801873c <__sflush_r>:
 801873c:	898a      	ldrh	r2, [r1, #12]
 801873e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8018740:	4605      	mov	r5, r0
 8018742:	0710      	lsls	r0, r2, #28
 8018744:	460c      	mov	r4, r1
 8018746:	d457      	bmi.n	80187f8 <__sflush_r+0xbc>
 8018748:	684b      	ldr	r3, [r1, #4]
 801874a:	2b00      	cmp	r3, #0
 801874c:	dc04      	bgt.n	8018758 <__sflush_r+0x1c>
 801874e:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8018750:	2b00      	cmp	r3, #0
 8018752:	dc01      	bgt.n	8018758 <__sflush_r+0x1c>
 8018754:	2000      	movs	r0, #0
 8018756:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8018758:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 801875a:	2e00      	cmp	r6, #0
 801875c:	d0fa      	beq.n	8018754 <__sflush_r+0x18>
 801875e:	2300      	movs	r3, #0
 8018760:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8018764:	682f      	ldr	r7, [r5, #0]
 8018766:	602b      	str	r3, [r5, #0]
 8018768:	d032      	beq.n	80187d0 <__sflush_r+0x94>
 801876a:	6d60      	ldr	r0, [r4, #84]	; 0x54
 801876c:	89a3      	ldrh	r3, [r4, #12]
 801876e:	075a      	lsls	r2, r3, #29
 8018770:	d505      	bpl.n	801877e <__sflush_r+0x42>
 8018772:	6863      	ldr	r3, [r4, #4]
 8018774:	1ac0      	subs	r0, r0, r3
 8018776:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8018778:	b10b      	cbz	r3, 801877e <__sflush_r+0x42>
 801877a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 801877c:	1ac0      	subs	r0, r0, r3
 801877e:	2300      	movs	r3, #0
 8018780:	4602      	mov	r2, r0
 8018782:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8018784:	6a21      	ldr	r1, [r4, #32]
 8018786:	4628      	mov	r0, r5
 8018788:	47b0      	blx	r6
 801878a:	1c43      	adds	r3, r0, #1
 801878c:	89a3      	ldrh	r3, [r4, #12]
 801878e:	d106      	bne.n	801879e <__sflush_r+0x62>
 8018790:	6829      	ldr	r1, [r5, #0]
 8018792:	291d      	cmp	r1, #29
 8018794:	d82c      	bhi.n	80187f0 <__sflush_r+0xb4>
 8018796:	4a29      	ldr	r2, [pc, #164]	; (801883c <__sflush_r+0x100>)
 8018798:	40ca      	lsrs	r2, r1
 801879a:	07d6      	lsls	r6, r2, #31
 801879c:	d528      	bpl.n	80187f0 <__sflush_r+0xb4>
 801879e:	2200      	movs	r2, #0
 80187a0:	6062      	str	r2, [r4, #4]
 80187a2:	04d9      	lsls	r1, r3, #19
 80187a4:	6922      	ldr	r2, [r4, #16]
 80187a6:	6022      	str	r2, [r4, #0]
 80187a8:	d504      	bpl.n	80187b4 <__sflush_r+0x78>
 80187aa:	1c42      	adds	r2, r0, #1
 80187ac:	d101      	bne.n	80187b2 <__sflush_r+0x76>
 80187ae:	682b      	ldr	r3, [r5, #0]
 80187b0:	b903      	cbnz	r3, 80187b4 <__sflush_r+0x78>
 80187b2:	6560      	str	r0, [r4, #84]	; 0x54
 80187b4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80187b6:	602f      	str	r7, [r5, #0]
 80187b8:	2900      	cmp	r1, #0
 80187ba:	d0cb      	beq.n	8018754 <__sflush_r+0x18>
 80187bc:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80187c0:	4299      	cmp	r1, r3
 80187c2:	d002      	beq.n	80187ca <__sflush_r+0x8e>
 80187c4:	4628      	mov	r0, r5
 80187c6:	f7fe fa49 	bl	8016c5c <_free_r>
 80187ca:	2000      	movs	r0, #0
 80187cc:	6360      	str	r0, [r4, #52]	; 0x34
 80187ce:	e7c2      	b.n	8018756 <__sflush_r+0x1a>
 80187d0:	6a21      	ldr	r1, [r4, #32]
 80187d2:	2301      	movs	r3, #1
 80187d4:	4628      	mov	r0, r5
 80187d6:	47b0      	blx	r6
 80187d8:	1c41      	adds	r1, r0, #1
 80187da:	d1c7      	bne.n	801876c <__sflush_r+0x30>
 80187dc:	682b      	ldr	r3, [r5, #0]
 80187de:	2b00      	cmp	r3, #0
 80187e0:	d0c4      	beq.n	801876c <__sflush_r+0x30>
 80187e2:	2b1d      	cmp	r3, #29
 80187e4:	d001      	beq.n	80187ea <__sflush_r+0xae>
 80187e6:	2b16      	cmp	r3, #22
 80187e8:	d101      	bne.n	80187ee <__sflush_r+0xb2>
 80187ea:	602f      	str	r7, [r5, #0]
 80187ec:	e7b2      	b.n	8018754 <__sflush_r+0x18>
 80187ee:	89a3      	ldrh	r3, [r4, #12]
 80187f0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80187f4:	81a3      	strh	r3, [r4, #12]
 80187f6:	e7ae      	b.n	8018756 <__sflush_r+0x1a>
 80187f8:	690f      	ldr	r7, [r1, #16]
 80187fa:	2f00      	cmp	r7, #0
 80187fc:	d0aa      	beq.n	8018754 <__sflush_r+0x18>
 80187fe:	0793      	lsls	r3, r2, #30
 8018800:	680e      	ldr	r6, [r1, #0]
 8018802:	bf08      	it	eq
 8018804:	694b      	ldreq	r3, [r1, #20]
 8018806:	600f      	str	r7, [r1, #0]
 8018808:	bf18      	it	ne
 801880a:	2300      	movne	r3, #0
 801880c:	1bf6      	subs	r6, r6, r7
 801880e:	608b      	str	r3, [r1, #8]
 8018810:	2e00      	cmp	r6, #0
 8018812:	dd9f      	ble.n	8018754 <__sflush_r+0x18>
 8018814:	6a21      	ldr	r1, [r4, #32]
 8018816:	f8d4 c028 	ldr.w	ip, [r4, #40]	; 0x28
 801881a:	4633      	mov	r3, r6
 801881c:	463a      	mov	r2, r7
 801881e:	4628      	mov	r0, r5
 8018820:	47e0      	blx	ip
 8018822:	2800      	cmp	r0, #0
 8018824:	dc06      	bgt.n	8018834 <__sflush_r+0xf8>
 8018826:	89a3      	ldrh	r3, [r4, #12]
 8018828:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801882c:	81a3      	strh	r3, [r4, #12]
 801882e:	f04f 30ff 	mov.w	r0, #4294967295
 8018832:	e790      	b.n	8018756 <__sflush_r+0x1a>
 8018834:	4407      	add	r7, r0
 8018836:	1a36      	subs	r6, r6, r0
 8018838:	e7ea      	b.n	8018810 <__sflush_r+0xd4>
 801883a:	bf00      	nop
 801883c:	20400001 	.word	0x20400001

08018840 <_fflush_r>:
 8018840:	b538      	push	{r3, r4, r5, lr}
 8018842:	690b      	ldr	r3, [r1, #16]
 8018844:	4605      	mov	r5, r0
 8018846:	460c      	mov	r4, r1
 8018848:	b913      	cbnz	r3, 8018850 <_fflush_r+0x10>
 801884a:	2500      	movs	r5, #0
 801884c:	4628      	mov	r0, r5
 801884e:	bd38      	pop	{r3, r4, r5, pc}
 8018850:	b118      	cbz	r0, 801885a <_fflush_r+0x1a>
 8018852:	6983      	ldr	r3, [r0, #24]
 8018854:	b90b      	cbnz	r3, 801885a <_fflush_r+0x1a>
 8018856:	f000 f887 	bl	8018968 <__sinit>
 801885a:	4b14      	ldr	r3, [pc, #80]	; (80188ac <_fflush_r+0x6c>)
 801885c:	429c      	cmp	r4, r3
 801885e:	d11b      	bne.n	8018898 <_fflush_r+0x58>
 8018860:	686c      	ldr	r4, [r5, #4]
 8018862:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8018866:	2b00      	cmp	r3, #0
 8018868:	d0ef      	beq.n	801884a <_fflush_r+0xa>
 801886a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 801886c:	07d0      	lsls	r0, r2, #31
 801886e:	d404      	bmi.n	801887a <_fflush_r+0x3a>
 8018870:	0599      	lsls	r1, r3, #22
 8018872:	d402      	bmi.n	801887a <_fflush_r+0x3a>
 8018874:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8018876:	f000 f91a 	bl	8018aae <__retarget_lock_acquire_recursive>
 801887a:	4628      	mov	r0, r5
 801887c:	4621      	mov	r1, r4
 801887e:	f7ff ff5d 	bl	801873c <__sflush_r>
 8018882:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8018884:	07da      	lsls	r2, r3, #31
 8018886:	4605      	mov	r5, r0
 8018888:	d4e0      	bmi.n	801884c <_fflush_r+0xc>
 801888a:	89a3      	ldrh	r3, [r4, #12]
 801888c:	059b      	lsls	r3, r3, #22
 801888e:	d4dd      	bmi.n	801884c <_fflush_r+0xc>
 8018890:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8018892:	f000 f90d 	bl	8018ab0 <__retarget_lock_release_recursive>
 8018896:	e7d9      	b.n	801884c <_fflush_r+0xc>
 8018898:	4b05      	ldr	r3, [pc, #20]	; (80188b0 <_fflush_r+0x70>)
 801889a:	429c      	cmp	r4, r3
 801889c:	d101      	bne.n	80188a2 <_fflush_r+0x62>
 801889e:	68ac      	ldr	r4, [r5, #8]
 80188a0:	e7df      	b.n	8018862 <_fflush_r+0x22>
 80188a2:	4b04      	ldr	r3, [pc, #16]	; (80188b4 <_fflush_r+0x74>)
 80188a4:	429c      	cmp	r4, r3
 80188a6:	bf08      	it	eq
 80188a8:	68ec      	ldreq	r4, [r5, #12]
 80188aa:	e7da      	b.n	8018862 <_fflush_r+0x22>
 80188ac:	0801ab90 	.word	0x0801ab90
 80188b0:	0801abb0 	.word	0x0801abb0
 80188b4:	0801ab70 	.word	0x0801ab70

080188b8 <std>:
 80188b8:	2300      	movs	r3, #0
 80188ba:	b510      	push	{r4, lr}
 80188bc:	4604      	mov	r4, r0
 80188be:	e9c0 3300 	strd	r3, r3, [r0]
 80188c2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80188c6:	6083      	str	r3, [r0, #8]
 80188c8:	8181      	strh	r1, [r0, #12]
 80188ca:	6643      	str	r3, [r0, #100]	; 0x64
 80188cc:	81c2      	strh	r2, [r0, #14]
 80188ce:	6183      	str	r3, [r0, #24]
 80188d0:	4619      	mov	r1, r3
 80188d2:	2208      	movs	r2, #8
 80188d4:	305c      	adds	r0, #92	; 0x5c
 80188d6:	f7fe f9b9 	bl	8016c4c <memset>
 80188da:	4b05      	ldr	r3, [pc, #20]	; (80188f0 <std+0x38>)
 80188dc:	6263      	str	r3, [r4, #36]	; 0x24
 80188de:	4b05      	ldr	r3, [pc, #20]	; (80188f4 <std+0x3c>)
 80188e0:	62a3      	str	r3, [r4, #40]	; 0x28
 80188e2:	4b05      	ldr	r3, [pc, #20]	; (80188f8 <std+0x40>)
 80188e4:	62e3      	str	r3, [r4, #44]	; 0x2c
 80188e6:	4b05      	ldr	r3, [pc, #20]	; (80188fc <std+0x44>)
 80188e8:	6224      	str	r4, [r4, #32]
 80188ea:	6323      	str	r3, [r4, #48]	; 0x30
 80188ec:	bd10      	pop	{r4, pc}
 80188ee:	bf00      	nop
 80188f0:	08019821 	.word	0x08019821
 80188f4:	08019843 	.word	0x08019843
 80188f8:	0801987b 	.word	0x0801987b
 80188fc:	0801989f 	.word	0x0801989f

08018900 <_cleanup_r>:
 8018900:	4901      	ldr	r1, [pc, #4]	; (8018908 <_cleanup_r+0x8>)
 8018902:	f000 b8af 	b.w	8018a64 <_fwalk_reent>
 8018906:	bf00      	nop
 8018908:	08018841 	.word	0x08018841

0801890c <__sfmoreglue>:
 801890c:	b570      	push	{r4, r5, r6, lr}
 801890e:	2268      	movs	r2, #104	; 0x68
 8018910:	1e4d      	subs	r5, r1, #1
 8018912:	4355      	muls	r5, r2
 8018914:	460e      	mov	r6, r1
 8018916:	f105 0174 	add.w	r1, r5, #116	; 0x74
 801891a:	f7fe fa09 	bl	8016d30 <_malloc_r>
 801891e:	4604      	mov	r4, r0
 8018920:	b140      	cbz	r0, 8018934 <__sfmoreglue+0x28>
 8018922:	2100      	movs	r1, #0
 8018924:	e9c0 1600 	strd	r1, r6, [r0]
 8018928:	300c      	adds	r0, #12
 801892a:	60a0      	str	r0, [r4, #8]
 801892c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8018930:	f7fe f98c 	bl	8016c4c <memset>
 8018934:	4620      	mov	r0, r4
 8018936:	bd70      	pop	{r4, r5, r6, pc}

08018938 <__sfp_lock_acquire>:
 8018938:	4801      	ldr	r0, [pc, #4]	; (8018940 <__sfp_lock_acquire+0x8>)
 801893a:	f000 b8b8 	b.w	8018aae <__retarget_lock_acquire_recursive>
 801893e:	bf00      	nop
 8018940:	20006ec5 	.word	0x20006ec5

08018944 <__sfp_lock_release>:
 8018944:	4801      	ldr	r0, [pc, #4]	; (801894c <__sfp_lock_release+0x8>)
 8018946:	f000 b8b3 	b.w	8018ab0 <__retarget_lock_release_recursive>
 801894a:	bf00      	nop
 801894c:	20006ec5 	.word	0x20006ec5

08018950 <__sinit_lock_acquire>:
 8018950:	4801      	ldr	r0, [pc, #4]	; (8018958 <__sinit_lock_acquire+0x8>)
 8018952:	f000 b8ac 	b.w	8018aae <__retarget_lock_acquire_recursive>
 8018956:	bf00      	nop
 8018958:	20006ec6 	.word	0x20006ec6

0801895c <__sinit_lock_release>:
 801895c:	4801      	ldr	r0, [pc, #4]	; (8018964 <__sinit_lock_release+0x8>)
 801895e:	f000 b8a7 	b.w	8018ab0 <__retarget_lock_release_recursive>
 8018962:	bf00      	nop
 8018964:	20006ec6 	.word	0x20006ec6

08018968 <__sinit>:
 8018968:	b510      	push	{r4, lr}
 801896a:	4604      	mov	r4, r0
 801896c:	f7ff fff0 	bl	8018950 <__sinit_lock_acquire>
 8018970:	69a3      	ldr	r3, [r4, #24]
 8018972:	b11b      	cbz	r3, 801897c <__sinit+0x14>
 8018974:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8018978:	f7ff bff0 	b.w	801895c <__sinit_lock_release>
 801897c:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8018980:	6523      	str	r3, [r4, #80]	; 0x50
 8018982:	4b13      	ldr	r3, [pc, #76]	; (80189d0 <__sinit+0x68>)
 8018984:	4a13      	ldr	r2, [pc, #76]	; (80189d4 <__sinit+0x6c>)
 8018986:	681b      	ldr	r3, [r3, #0]
 8018988:	62a2      	str	r2, [r4, #40]	; 0x28
 801898a:	42a3      	cmp	r3, r4
 801898c:	bf04      	itt	eq
 801898e:	2301      	moveq	r3, #1
 8018990:	61a3      	streq	r3, [r4, #24]
 8018992:	4620      	mov	r0, r4
 8018994:	f000 f820 	bl	80189d8 <__sfp>
 8018998:	6060      	str	r0, [r4, #4]
 801899a:	4620      	mov	r0, r4
 801899c:	f000 f81c 	bl	80189d8 <__sfp>
 80189a0:	60a0      	str	r0, [r4, #8]
 80189a2:	4620      	mov	r0, r4
 80189a4:	f000 f818 	bl	80189d8 <__sfp>
 80189a8:	2200      	movs	r2, #0
 80189aa:	60e0      	str	r0, [r4, #12]
 80189ac:	2104      	movs	r1, #4
 80189ae:	6860      	ldr	r0, [r4, #4]
 80189b0:	f7ff ff82 	bl	80188b8 <std>
 80189b4:	68a0      	ldr	r0, [r4, #8]
 80189b6:	2201      	movs	r2, #1
 80189b8:	2109      	movs	r1, #9
 80189ba:	f7ff ff7d 	bl	80188b8 <std>
 80189be:	68e0      	ldr	r0, [r4, #12]
 80189c0:	2202      	movs	r2, #2
 80189c2:	2112      	movs	r1, #18
 80189c4:	f7ff ff78 	bl	80188b8 <std>
 80189c8:	2301      	movs	r3, #1
 80189ca:	61a3      	str	r3, [r4, #24]
 80189cc:	e7d2      	b.n	8018974 <__sinit+0xc>
 80189ce:	bf00      	nop
 80189d0:	0801aaa8 	.word	0x0801aaa8
 80189d4:	08018901 	.word	0x08018901

080189d8 <__sfp>:
 80189d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80189da:	4607      	mov	r7, r0
 80189dc:	f7ff ffac 	bl	8018938 <__sfp_lock_acquire>
 80189e0:	4b1e      	ldr	r3, [pc, #120]	; (8018a5c <__sfp+0x84>)
 80189e2:	681e      	ldr	r6, [r3, #0]
 80189e4:	69b3      	ldr	r3, [r6, #24]
 80189e6:	b913      	cbnz	r3, 80189ee <__sfp+0x16>
 80189e8:	4630      	mov	r0, r6
 80189ea:	f7ff ffbd 	bl	8018968 <__sinit>
 80189ee:	3648      	adds	r6, #72	; 0x48
 80189f0:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80189f4:	3b01      	subs	r3, #1
 80189f6:	d503      	bpl.n	8018a00 <__sfp+0x28>
 80189f8:	6833      	ldr	r3, [r6, #0]
 80189fa:	b30b      	cbz	r3, 8018a40 <__sfp+0x68>
 80189fc:	6836      	ldr	r6, [r6, #0]
 80189fe:	e7f7      	b.n	80189f0 <__sfp+0x18>
 8018a00:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8018a04:	b9d5      	cbnz	r5, 8018a3c <__sfp+0x64>
 8018a06:	4b16      	ldr	r3, [pc, #88]	; (8018a60 <__sfp+0x88>)
 8018a08:	60e3      	str	r3, [r4, #12]
 8018a0a:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8018a0e:	6665      	str	r5, [r4, #100]	; 0x64
 8018a10:	f000 f84c 	bl	8018aac <__retarget_lock_init_recursive>
 8018a14:	f7ff ff96 	bl	8018944 <__sfp_lock_release>
 8018a18:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8018a1c:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8018a20:	6025      	str	r5, [r4, #0]
 8018a22:	61a5      	str	r5, [r4, #24]
 8018a24:	2208      	movs	r2, #8
 8018a26:	4629      	mov	r1, r5
 8018a28:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8018a2c:	f7fe f90e 	bl	8016c4c <memset>
 8018a30:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8018a34:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8018a38:	4620      	mov	r0, r4
 8018a3a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8018a3c:	3468      	adds	r4, #104	; 0x68
 8018a3e:	e7d9      	b.n	80189f4 <__sfp+0x1c>
 8018a40:	2104      	movs	r1, #4
 8018a42:	4638      	mov	r0, r7
 8018a44:	f7ff ff62 	bl	801890c <__sfmoreglue>
 8018a48:	4604      	mov	r4, r0
 8018a4a:	6030      	str	r0, [r6, #0]
 8018a4c:	2800      	cmp	r0, #0
 8018a4e:	d1d5      	bne.n	80189fc <__sfp+0x24>
 8018a50:	f7ff ff78 	bl	8018944 <__sfp_lock_release>
 8018a54:	230c      	movs	r3, #12
 8018a56:	603b      	str	r3, [r7, #0]
 8018a58:	e7ee      	b.n	8018a38 <__sfp+0x60>
 8018a5a:	bf00      	nop
 8018a5c:	0801aaa8 	.word	0x0801aaa8
 8018a60:	ffff0001 	.word	0xffff0001

08018a64 <_fwalk_reent>:
 8018a64:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8018a68:	4606      	mov	r6, r0
 8018a6a:	4688      	mov	r8, r1
 8018a6c:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8018a70:	2700      	movs	r7, #0
 8018a72:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8018a76:	f1b9 0901 	subs.w	r9, r9, #1
 8018a7a:	d505      	bpl.n	8018a88 <_fwalk_reent+0x24>
 8018a7c:	6824      	ldr	r4, [r4, #0]
 8018a7e:	2c00      	cmp	r4, #0
 8018a80:	d1f7      	bne.n	8018a72 <_fwalk_reent+0xe>
 8018a82:	4638      	mov	r0, r7
 8018a84:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8018a88:	89ab      	ldrh	r3, [r5, #12]
 8018a8a:	2b01      	cmp	r3, #1
 8018a8c:	d907      	bls.n	8018a9e <_fwalk_reent+0x3a>
 8018a8e:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8018a92:	3301      	adds	r3, #1
 8018a94:	d003      	beq.n	8018a9e <_fwalk_reent+0x3a>
 8018a96:	4629      	mov	r1, r5
 8018a98:	4630      	mov	r0, r6
 8018a9a:	47c0      	blx	r8
 8018a9c:	4307      	orrs	r7, r0
 8018a9e:	3568      	adds	r5, #104	; 0x68
 8018aa0:	e7e9      	b.n	8018a76 <_fwalk_reent+0x12>
	...

08018aa4 <_localeconv_r>:
 8018aa4:	4800      	ldr	r0, [pc, #0]	; (8018aa8 <_localeconv_r+0x4>)
 8018aa6:	4770      	bx	lr
 8018aa8:	200007b0 	.word	0x200007b0

08018aac <__retarget_lock_init_recursive>:
 8018aac:	4770      	bx	lr

08018aae <__retarget_lock_acquire_recursive>:
 8018aae:	4770      	bx	lr

08018ab0 <__retarget_lock_release_recursive>:
 8018ab0:	4770      	bx	lr

08018ab2 <__swhatbuf_r>:
 8018ab2:	b570      	push	{r4, r5, r6, lr}
 8018ab4:	460e      	mov	r6, r1
 8018ab6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8018aba:	2900      	cmp	r1, #0
 8018abc:	b096      	sub	sp, #88	; 0x58
 8018abe:	4614      	mov	r4, r2
 8018ac0:	461d      	mov	r5, r3
 8018ac2:	da08      	bge.n	8018ad6 <__swhatbuf_r+0x24>
 8018ac4:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8018ac8:	2200      	movs	r2, #0
 8018aca:	602a      	str	r2, [r5, #0]
 8018acc:	061a      	lsls	r2, r3, #24
 8018ace:	d410      	bmi.n	8018af2 <__swhatbuf_r+0x40>
 8018ad0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8018ad4:	e00e      	b.n	8018af4 <__swhatbuf_r+0x42>
 8018ad6:	466a      	mov	r2, sp
 8018ad8:	f000 ff38 	bl	801994c <_fstat_r>
 8018adc:	2800      	cmp	r0, #0
 8018ade:	dbf1      	blt.n	8018ac4 <__swhatbuf_r+0x12>
 8018ae0:	9a01      	ldr	r2, [sp, #4]
 8018ae2:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8018ae6:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8018aea:	425a      	negs	r2, r3
 8018aec:	415a      	adcs	r2, r3
 8018aee:	602a      	str	r2, [r5, #0]
 8018af0:	e7ee      	b.n	8018ad0 <__swhatbuf_r+0x1e>
 8018af2:	2340      	movs	r3, #64	; 0x40
 8018af4:	2000      	movs	r0, #0
 8018af6:	6023      	str	r3, [r4, #0]
 8018af8:	b016      	add	sp, #88	; 0x58
 8018afa:	bd70      	pop	{r4, r5, r6, pc}

08018afc <__smakebuf_r>:
 8018afc:	898b      	ldrh	r3, [r1, #12]
 8018afe:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8018b00:	079d      	lsls	r5, r3, #30
 8018b02:	4606      	mov	r6, r0
 8018b04:	460c      	mov	r4, r1
 8018b06:	d507      	bpl.n	8018b18 <__smakebuf_r+0x1c>
 8018b08:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8018b0c:	6023      	str	r3, [r4, #0]
 8018b0e:	6123      	str	r3, [r4, #16]
 8018b10:	2301      	movs	r3, #1
 8018b12:	6163      	str	r3, [r4, #20]
 8018b14:	b002      	add	sp, #8
 8018b16:	bd70      	pop	{r4, r5, r6, pc}
 8018b18:	ab01      	add	r3, sp, #4
 8018b1a:	466a      	mov	r2, sp
 8018b1c:	f7ff ffc9 	bl	8018ab2 <__swhatbuf_r>
 8018b20:	9900      	ldr	r1, [sp, #0]
 8018b22:	4605      	mov	r5, r0
 8018b24:	4630      	mov	r0, r6
 8018b26:	f7fe f903 	bl	8016d30 <_malloc_r>
 8018b2a:	b948      	cbnz	r0, 8018b40 <__smakebuf_r+0x44>
 8018b2c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8018b30:	059a      	lsls	r2, r3, #22
 8018b32:	d4ef      	bmi.n	8018b14 <__smakebuf_r+0x18>
 8018b34:	f023 0303 	bic.w	r3, r3, #3
 8018b38:	f043 0302 	orr.w	r3, r3, #2
 8018b3c:	81a3      	strh	r3, [r4, #12]
 8018b3e:	e7e3      	b.n	8018b08 <__smakebuf_r+0xc>
 8018b40:	4b0d      	ldr	r3, [pc, #52]	; (8018b78 <__smakebuf_r+0x7c>)
 8018b42:	62b3      	str	r3, [r6, #40]	; 0x28
 8018b44:	89a3      	ldrh	r3, [r4, #12]
 8018b46:	6020      	str	r0, [r4, #0]
 8018b48:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8018b4c:	81a3      	strh	r3, [r4, #12]
 8018b4e:	9b00      	ldr	r3, [sp, #0]
 8018b50:	6163      	str	r3, [r4, #20]
 8018b52:	9b01      	ldr	r3, [sp, #4]
 8018b54:	6120      	str	r0, [r4, #16]
 8018b56:	b15b      	cbz	r3, 8018b70 <__smakebuf_r+0x74>
 8018b58:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8018b5c:	4630      	mov	r0, r6
 8018b5e:	f000 ff07 	bl	8019970 <_isatty_r>
 8018b62:	b128      	cbz	r0, 8018b70 <__smakebuf_r+0x74>
 8018b64:	89a3      	ldrh	r3, [r4, #12]
 8018b66:	f023 0303 	bic.w	r3, r3, #3
 8018b6a:	f043 0301 	orr.w	r3, r3, #1
 8018b6e:	81a3      	strh	r3, [r4, #12]
 8018b70:	89a0      	ldrh	r0, [r4, #12]
 8018b72:	4305      	orrs	r5, r0
 8018b74:	81a5      	strh	r5, [r4, #12]
 8018b76:	e7cd      	b.n	8018b14 <__smakebuf_r+0x18>
 8018b78:	08018901 	.word	0x08018901

08018b7c <__malloc_lock>:
 8018b7c:	4801      	ldr	r0, [pc, #4]	; (8018b84 <__malloc_lock+0x8>)
 8018b7e:	f7ff bf96 	b.w	8018aae <__retarget_lock_acquire_recursive>
 8018b82:	bf00      	nop
 8018b84:	20006ec4 	.word	0x20006ec4

08018b88 <__malloc_unlock>:
 8018b88:	4801      	ldr	r0, [pc, #4]	; (8018b90 <__malloc_unlock+0x8>)
 8018b8a:	f7ff bf91 	b.w	8018ab0 <__retarget_lock_release_recursive>
 8018b8e:	bf00      	nop
 8018b90:	20006ec4 	.word	0x20006ec4

08018b94 <_Balloc>:
 8018b94:	b570      	push	{r4, r5, r6, lr}
 8018b96:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8018b98:	4604      	mov	r4, r0
 8018b9a:	460d      	mov	r5, r1
 8018b9c:	b976      	cbnz	r6, 8018bbc <_Balloc+0x28>
 8018b9e:	2010      	movs	r0, #16
 8018ba0:	f7fe f82e 	bl	8016c00 <malloc>
 8018ba4:	4602      	mov	r2, r0
 8018ba6:	6260      	str	r0, [r4, #36]	; 0x24
 8018ba8:	b920      	cbnz	r0, 8018bb4 <_Balloc+0x20>
 8018baa:	4b18      	ldr	r3, [pc, #96]	; (8018c0c <_Balloc+0x78>)
 8018bac:	4818      	ldr	r0, [pc, #96]	; (8018c10 <_Balloc+0x7c>)
 8018bae:	2166      	movs	r1, #102	; 0x66
 8018bb0:	f000 fe8c 	bl	80198cc <__assert_func>
 8018bb4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8018bb8:	6006      	str	r6, [r0, #0]
 8018bba:	60c6      	str	r6, [r0, #12]
 8018bbc:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8018bbe:	68f3      	ldr	r3, [r6, #12]
 8018bc0:	b183      	cbz	r3, 8018be4 <_Balloc+0x50>
 8018bc2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8018bc4:	68db      	ldr	r3, [r3, #12]
 8018bc6:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8018bca:	b9b8      	cbnz	r0, 8018bfc <_Balloc+0x68>
 8018bcc:	2101      	movs	r1, #1
 8018bce:	fa01 f605 	lsl.w	r6, r1, r5
 8018bd2:	1d72      	adds	r2, r6, #5
 8018bd4:	0092      	lsls	r2, r2, #2
 8018bd6:	4620      	mov	r0, r4
 8018bd8:	f000 fb5a 	bl	8019290 <_calloc_r>
 8018bdc:	b160      	cbz	r0, 8018bf8 <_Balloc+0x64>
 8018bde:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8018be2:	e00e      	b.n	8018c02 <_Balloc+0x6e>
 8018be4:	2221      	movs	r2, #33	; 0x21
 8018be6:	2104      	movs	r1, #4
 8018be8:	4620      	mov	r0, r4
 8018bea:	f000 fb51 	bl	8019290 <_calloc_r>
 8018bee:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8018bf0:	60f0      	str	r0, [r6, #12]
 8018bf2:	68db      	ldr	r3, [r3, #12]
 8018bf4:	2b00      	cmp	r3, #0
 8018bf6:	d1e4      	bne.n	8018bc2 <_Balloc+0x2e>
 8018bf8:	2000      	movs	r0, #0
 8018bfa:	bd70      	pop	{r4, r5, r6, pc}
 8018bfc:	6802      	ldr	r2, [r0, #0]
 8018bfe:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8018c02:	2300      	movs	r3, #0
 8018c04:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8018c08:	e7f7      	b.n	8018bfa <_Balloc+0x66>
 8018c0a:	bf00      	nop
 8018c0c:	0801aaed 	.word	0x0801aaed
 8018c10:	0801abd0 	.word	0x0801abd0

08018c14 <_Bfree>:
 8018c14:	b570      	push	{r4, r5, r6, lr}
 8018c16:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8018c18:	4605      	mov	r5, r0
 8018c1a:	460c      	mov	r4, r1
 8018c1c:	b976      	cbnz	r6, 8018c3c <_Bfree+0x28>
 8018c1e:	2010      	movs	r0, #16
 8018c20:	f7fd ffee 	bl	8016c00 <malloc>
 8018c24:	4602      	mov	r2, r0
 8018c26:	6268      	str	r0, [r5, #36]	; 0x24
 8018c28:	b920      	cbnz	r0, 8018c34 <_Bfree+0x20>
 8018c2a:	4b09      	ldr	r3, [pc, #36]	; (8018c50 <_Bfree+0x3c>)
 8018c2c:	4809      	ldr	r0, [pc, #36]	; (8018c54 <_Bfree+0x40>)
 8018c2e:	218a      	movs	r1, #138	; 0x8a
 8018c30:	f000 fe4c 	bl	80198cc <__assert_func>
 8018c34:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8018c38:	6006      	str	r6, [r0, #0]
 8018c3a:	60c6      	str	r6, [r0, #12]
 8018c3c:	b13c      	cbz	r4, 8018c4e <_Bfree+0x3a>
 8018c3e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8018c40:	6862      	ldr	r2, [r4, #4]
 8018c42:	68db      	ldr	r3, [r3, #12]
 8018c44:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8018c48:	6021      	str	r1, [r4, #0]
 8018c4a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8018c4e:	bd70      	pop	{r4, r5, r6, pc}
 8018c50:	0801aaed 	.word	0x0801aaed
 8018c54:	0801abd0 	.word	0x0801abd0

08018c58 <__multadd>:
 8018c58:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8018c5c:	690d      	ldr	r5, [r1, #16]
 8018c5e:	4607      	mov	r7, r0
 8018c60:	460c      	mov	r4, r1
 8018c62:	461e      	mov	r6, r3
 8018c64:	f101 0c14 	add.w	ip, r1, #20
 8018c68:	2000      	movs	r0, #0
 8018c6a:	f8dc 3000 	ldr.w	r3, [ip]
 8018c6e:	b299      	uxth	r1, r3
 8018c70:	fb02 6101 	mla	r1, r2, r1, r6
 8018c74:	0c1e      	lsrs	r6, r3, #16
 8018c76:	0c0b      	lsrs	r3, r1, #16
 8018c78:	fb02 3306 	mla	r3, r2, r6, r3
 8018c7c:	b289      	uxth	r1, r1
 8018c7e:	3001      	adds	r0, #1
 8018c80:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8018c84:	4285      	cmp	r5, r0
 8018c86:	f84c 1b04 	str.w	r1, [ip], #4
 8018c8a:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8018c8e:	dcec      	bgt.n	8018c6a <__multadd+0x12>
 8018c90:	b30e      	cbz	r6, 8018cd6 <__multadd+0x7e>
 8018c92:	68a3      	ldr	r3, [r4, #8]
 8018c94:	42ab      	cmp	r3, r5
 8018c96:	dc19      	bgt.n	8018ccc <__multadd+0x74>
 8018c98:	6861      	ldr	r1, [r4, #4]
 8018c9a:	4638      	mov	r0, r7
 8018c9c:	3101      	adds	r1, #1
 8018c9e:	f7ff ff79 	bl	8018b94 <_Balloc>
 8018ca2:	4680      	mov	r8, r0
 8018ca4:	b928      	cbnz	r0, 8018cb2 <__multadd+0x5a>
 8018ca6:	4602      	mov	r2, r0
 8018ca8:	4b0c      	ldr	r3, [pc, #48]	; (8018cdc <__multadd+0x84>)
 8018caa:	480d      	ldr	r0, [pc, #52]	; (8018ce0 <__multadd+0x88>)
 8018cac:	21b5      	movs	r1, #181	; 0xb5
 8018cae:	f000 fe0d 	bl	80198cc <__assert_func>
 8018cb2:	6922      	ldr	r2, [r4, #16]
 8018cb4:	3202      	adds	r2, #2
 8018cb6:	f104 010c 	add.w	r1, r4, #12
 8018cba:	0092      	lsls	r2, r2, #2
 8018cbc:	300c      	adds	r0, #12
 8018cbe:	f7fd ffb7 	bl	8016c30 <memcpy>
 8018cc2:	4621      	mov	r1, r4
 8018cc4:	4638      	mov	r0, r7
 8018cc6:	f7ff ffa5 	bl	8018c14 <_Bfree>
 8018cca:	4644      	mov	r4, r8
 8018ccc:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8018cd0:	3501      	adds	r5, #1
 8018cd2:	615e      	str	r6, [r3, #20]
 8018cd4:	6125      	str	r5, [r4, #16]
 8018cd6:	4620      	mov	r0, r4
 8018cd8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8018cdc:	0801ab5f 	.word	0x0801ab5f
 8018ce0:	0801abd0 	.word	0x0801abd0

08018ce4 <__hi0bits>:
 8018ce4:	0c02      	lsrs	r2, r0, #16
 8018ce6:	0412      	lsls	r2, r2, #16
 8018ce8:	4603      	mov	r3, r0
 8018cea:	b9ca      	cbnz	r2, 8018d20 <__hi0bits+0x3c>
 8018cec:	0403      	lsls	r3, r0, #16
 8018cee:	2010      	movs	r0, #16
 8018cf0:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 8018cf4:	bf04      	itt	eq
 8018cf6:	021b      	lsleq	r3, r3, #8
 8018cf8:	3008      	addeq	r0, #8
 8018cfa:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 8018cfe:	bf04      	itt	eq
 8018d00:	011b      	lsleq	r3, r3, #4
 8018d02:	3004      	addeq	r0, #4
 8018d04:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8018d08:	bf04      	itt	eq
 8018d0a:	009b      	lsleq	r3, r3, #2
 8018d0c:	3002      	addeq	r0, #2
 8018d0e:	2b00      	cmp	r3, #0
 8018d10:	db05      	blt.n	8018d1e <__hi0bits+0x3a>
 8018d12:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
 8018d16:	f100 0001 	add.w	r0, r0, #1
 8018d1a:	bf08      	it	eq
 8018d1c:	2020      	moveq	r0, #32
 8018d1e:	4770      	bx	lr
 8018d20:	2000      	movs	r0, #0
 8018d22:	e7e5      	b.n	8018cf0 <__hi0bits+0xc>

08018d24 <__lo0bits>:
 8018d24:	6803      	ldr	r3, [r0, #0]
 8018d26:	4602      	mov	r2, r0
 8018d28:	f013 0007 	ands.w	r0, r3, #7
 8018d2c:	d00b      	beq.n	8018d46 <__lo0bits+0x22>
 8018d2e:	07d9      	lsls	r1, r3, #31
 8018d30:	d421      	bmi.n	8018d76 <__lo0bits+0x52>
 8018d32:	0798      	lsls	r0, r3, #30
 8018d34:	bf49      	itett	mi
 8018d36:	085b      	lsrmi	r3, r3, #1
 8018d38:	089b      	lsrpl	r3, r3, #2
 8018d3a:	2001      	movmi	r0, #1
 8018d3c:	6013      	strmi	r3, [r2, #0]
 8018d3e:	bf5c      	itt	pl
 8018d40:	6013      	strpl	r3, [r2, #0]
 8018d42:	2002      	movpl	r0, #2
 8018d44:	4770      	bx	lr
 8018d46:	b299      	uxth	r1, r3
 8018d48:	b909      	cbnz	r1, 8018d4e <__lo0bits+0x2a>
 8018d4a:	0c1b      	lsrs	r3, r3, #16
 8018d4c:	2010      	movs	r0, #16
 8018d4e:	b2d9      	uxtb	r1, r3
 8018d50:	b909      	cbnz	r1, 8018d56 <__lo0bits+0x32>
 8018d52:	3008      	adds	r0, #8
 8018d54:	0a1b      	lsrs	r3, r3, #8
 8018d56:	0719      	lsls	r1, r3, #28
 8018d58:	bf04      	itt	eq
 8018d5a:	091b      	lsreq	r3, r3, #4
 8018d5c:	3004      	addeq	r0, #4
 8018d5e:	0799      	lsls	r1, r3, #30
 8018d60:	bf04      	itt	eq
 8018d62:	089b      	lsreq	r3, r3, #2
 8018d64:	3002      	addeq	r0, #2
 8018d66:	07d9      	lsls	r1, r3, #31
 8018d68:	d403      	bmi.n	8018d72 <__lo0bits+0x4e>
 8018d6a:	085b      	lsrs	r3, r3, #1
 8018d6c:	f100 0001 	add.w	r0, r0, #1
 8018d70:	d003      	beq.n	8018d7a <__lo0bits+0x56>
 8018d72:	6013      	str	r3, [r2, #0]
 8018d74:	4770      	bx	lr
 8018d76:	2000      	movs	r0, #0
 8018d78:	4770      	bx	lr
 8018d7a:	2020      	movs	r0, #32
 8018d7c:	4770      	bx	lr
	...

08018d80 <__i2b>:
 8018d80:	b510      	push	{r4, lr}
 8018d82:	460c      	mov	r4, r1
 8018d84:	2101      	movs	r1, #1
 8018d86:	f7ff ff05 	bl	8018b94 <_Balloc>
 8018d8a:	4602      	mov	r2, r0
 8018d8c:	b928      	cbnz	r0, 8018d9a <__i2b+0x1a>
 8018d8e:	4b05      	ldr	r3, [pc, #20]	; (8018da4 <__i2b+0x24>)
 8018d90:	4805      	ldr	r0, [pc, #20]	; (8018da8 <__i2b+0x28>)
 8018d92:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8018d96:	f000 fd99 	bl	80198cc <__assert_func>
 8018d9a:	2301      	movs	r3, #1
 8018d9c:	6144      	str	r4, [r0, #20]
 8018d9e:	6103      	str	r3, [r0, #16]
 8018da0:	bd10      	pop	{r4, pc}
 8018da2:	bf00      	nop
 8018da4:	0801ab5f 	.word	0x0801ab5f
 8018da8:	0801abd0 	.word	0x0801abd0

08018dac <__multiply>:
 8018dac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8018db0:	4691      	mov	r9, r2
 8018db2:	690a      	ldr	r2, [r1, #16]
 8018db4:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8018db8:	429a      	cmp	r2, r3
 8018dba:	bfb8      	it	lt
 8018dbc:	460b      	movlt	r3, r1
 8018dbe:	460c      	mov	r4, r1
 8018dc0:	bfbc      	itt	lt
 8018dc2:	464c      	movlt	r4, r9
 8018dc4:	4699      	movlt	r9, r3
 8018dc6:	6927      	ldr	r7, [r4, #16]
 8018dc8:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8018dcc:	68a3      	ldr	r3, [r4, #8]
 8018dce:	6861      	ldr	r1, [r4, #4]
 8018dd0:	eb07 060a 	add.w	r6, r7, sl
 8018dd4:	42b3      	cmp	r3, r6
 8018dd6:	b085      	sub	sp, #20
 8018dd8:	bfb8      	it	lt
 8018dda:	3101      	addlt	r1, #1
 8018ddc:	f7ff feda 	bl	8018b94 <_Balloc>
 8018de0:	b930      	cbnz	r0, 8018df0 <__multiply+0x44>
 8018de2:	4602      	mov	r2, r0
 8018de4:	4b43      	ldr	r3, [pc, #268]	; (8018ef4 <__multiply+0x148>)
 8018de6:	4844      	ldr	r0, [pc, #272]	; (8018ef8 <__multiply+0x14c>)
 8018de8:	f240 115d 	movw	r1, #349	; 0x15d
 8018dec:	f000 fd6e 	bl	80198cc <__assert_func>
 8018df0:	f100 0514 	add.w	r5, r0, #20
 8018df4:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8018df8:	462b      	mov	r3, r5
 8018dfa:	2200      	movs	r2, #0
 8018dfc:	4543      	cmp	r3, r8
 8018dfe:	d321      	bcc.n	8018e44 <__multiply+0x98>
 8018e00:	f104 0314 	add.w	r3, r4, #20
 8018e04:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8018e08:	f109 0314 	add.w	r3, r9, #20
 8018e0c:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8018e10:	9202      	str	r2, [sp, #8]
 8018e12:	1b3a      	subs	r2, r7, r4
 8018e14:	3a15      	subs	r2, #21
 8018e16:	f022 0203 	bic.w	r2, r2, #3
 8018e1a:	3204      	adds	r2, #4
 8018e1c:	f104 0115 	add.w	r1, r4, #21
 8018e20:	428f      	cmp	r7, r1
 8018e22:	bf38      	it	cc
 8018e24:	2204      	movcc	r2, #4
 8018e26:	9201      	str	r2, [sp, #4]
 8018e28:	9a02      	ldr	r2, [sp, #8]
 8018e2a:	9303      	str	r3, [sp, #12]
 8018e2c:	429a      	cmp	r2, r3
 8018e2e:	d80c      	bhi.n	8018e4a <__multiply+0x9e>
 8018e30:	2e00      	cmp	r6, #0
 8018e32:	dd03      	ble.n	8018e3c <__multiply+0x90>
 8018e34:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8018e38:	2b00      	cmp	r3, #0
 8018e3a:	d059      	beq.n	8018ef0 <__multiply+0x144>
 8018e3c:	6106      	str	r6, [r0, #16]
 8018e3e:	b005      	add	sp, #20
 8018e40:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8018e44:	f843 2b04 	str.w	r2, [r3], #4
 8018e48:	e7d8      	b.n	8018dfc <__multiply+0x50>
 8018e4a:	f8b3 a000 	ldrh.w	sl, [r3]
 8018e4e:	f1ba 0f00 	cmp.w	sl, #0
 8018e52:	d023      	beq.n	8018e9c <__multiply+0xf0>
 8018e54:	f104 0e14 	add.w	lr, r4, #20
 8018e58:	46a9      	mov	r9, r5
 8018e5a:	f04f 0c00 	mov.w	ip, #0
 8018e5e:	f85e 2b04 	ldr.w	r2, [lr], #4
 8018e62:	f8d9 1000 	ldr.w	r1, [r9]
 8018e66:	fa1f fb82 	uxth.w	fp, r2
 8018e6a:	b289      	uxth	r1, r1
 8018e6c:	fb0a 110b 	mla	r1, sl, fp, r1
 8018e70:	4461      	add	r1, ip
 8018e72:	f8d9 c000 	ldr.w	ip, [r9]
 8018e76:	0c12      	lsrs	r2, r2, #16
 8018e78:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 8018e7c:	fb0a c202 	mla	r2, sl, r2, ip
 8018e80:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8018e84:	b289      	uxth	r1, r1
 8018e86:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8018e8a:	4577      	cmp	r7, lr
 8018e8c:	f849 1b04 	str.w	r1, [r9], #4
 8018e90:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8018e94:	d8e3      	bhi.n	8018e5e <__multiply+0xb2>
 8018e96:	9a01      	ldr	r2, [sp, #4]
 8018e98:	f845 c002 	str.w	ip, [r5, r2]
 8018e9c:	9a03      	ldr	r2, [sp, #12]
 8018e9e:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8018ea2:	3304      	adds	r3, #4
 8018ea4:	f1b9 0f00 	cmp.w	r9, #0
 8018ea8:	d020      	beq.n	8018eec <__multiply+0x140>
 8018eaa:	6829      	ldr	r1, [r5, #0]
 8018eac:	f104 0c14 	add.w	ip, r4, #20
 8018eb0:	46ae      	mov	lr, r5
 8018eb2:	f04f 0a00 	mov.w	sl, #0
 8018eb6:	f8bc b000 	ldrh.w	fp, [ip]
 8018eba:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8018ebe:	fb09 220b 	mla	r2, r9, fp, r2
 8018ec2:	4492      	add	sl, r2
 8018ec4:	b289      	uxth	r1, r1
 8018ec6:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 8018eca:	f84e 1b04 	str.w	r1, [lr], #4
 8018ece:	f85c 2b04 	ldr.w	r2, [ip], #4
 8018ed2:	f8be 1000 	ldrh.w	r1, [lr]
 8018ed6:	0c12      	lsrs	r2, r2, #16
 8018ed8:	fb09 1102 	mla	r1, r9, r2, r1
 8018edc:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 8018ee0:	4567      	cmp	r7, ip
 8018ee2:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8018ee6:	d8e6      	bhi.n	8018eb6 <__multiply+0x10a>
 8018ee8:	9a01      	ldr	r2, [sp, #4]
 8018eea:	50a9      	str	r1, [r5, r2]
 8018eec:	3504      	adds	r5, #4
 8018eee:	e79b      	b.n	8018e28 <__multiply+0x7c>
 8018ef0:	3e01      	subs	r6, #1
 8018ef2:	e79d      	b.n	8018e30 <__multiply+0x84>
 8018ef4:	0801ab5f 	.word	0x0801ab5f
 8018ef8:	0801abd0 	.word	0x0801abd0

08018efc <__pow5mult>:
 8018efc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8018f00:	4615      	mov	r5, r2
 8018f02:	f012 0203 	ands.w	r2, r2, #3
 8018f06:	4606      	mov	r6, r0
 8018f08:	460f      	mov	r7, r1
 8018f0a:	d007      	beq.n	8018f1c <__pow5mult+0x20>
 8018f0c:	4c25      	ldr	r4, [pc, #148]	; (8018fa4 <__pow5mult+0xa8>)
 8018f0e:	3a01      	subs	r2, #1
 8018f10:	2300      	movs	r3, #0
 8018f12:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8018f16:	f7ff fe9f 	bl	8018c58 <__multadd>
 8018f1a:	4607      	mov	r7, r0
 8018f1c:	10ad      	asrs	r5, r5, #2
 8018f1e:	d03d      	beq.n	8018f9c <__pow5mult+0xa0>
 8018f20:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8018f22:	b97c      	cbnz	r4, 8018f44 <__pow5mult+0x48>
 8018f24:	2010      	movs	r0, #16
 8018f26:	f7fd fe6b 	bl	8016c00 <malloc>
 8018f2a:	4602      	mov	r2, r0
 8018f2c:	6270      	str	r0, [r6, #36]	; 0x24
 8018f2e:	b928      	cbnz	r0, 8018f3c <__pow5mult+0x40>
 8018f30:	4b1d      	ldr	r3, [pc, #116]	; (8018fa8 <__pow5mult+0xac>)
 8018f32:	481e      	ldr	r0, [pc, #120]	; (8018fac <__pow5mult+0xb0>)
 8018f34:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8018f38:	f000 fcc8 	bl	80198cc <__assert_func>
 8018f3c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8018f40:	6004      	str	r4, [r0, #0]
 8018f42:	60c4      	str	r4, [r0, #12]
 8018f44:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8018f48:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8018f4c:	b94c      	cbnz	r4, 8018f62 <__pow5mult+0x66>
 8018f4e:	f240 2171 	movw	r1, #625	; 0x271
 8018f52:	4630      	mov	r0, r6
 8018f54:	f7ff ff14 	bl	8018d80 <__i2b>
 8018f58:	2300      	movs	r3, #0
 8018f5a:	f8c8 0008 	str.w	r0, [r8, #8]
 8018f5e:	4604      	mov	r4, r0
 8018f60:	6003      	str	r3, [r0, #0]
 8018f62:	f04f 0900 	mov.w	r9, #0
 8018f66:	07eb      	lsls	r3, r5, #31
 8018f68:	d50a      	bpl.n	8018f80 <__pow5mult+0x84>
 8018f6a:	4639      	mov	r1, r7
 8018f6c:	4622      	mov	r2, r4
 8018f6e:	4630      	mov	r0, r6
 8018f70:	f7ff ff1c 	bl	8018dac <__multiply>
 8018f74:	4639      	mov	r1, r7
 8018f76:	4680      	mov	r8, r0
 8018f78:	4630      	mov	r0, r6
 8018f7a:	f7ff fe4b 	bl	8018c14 <_Bfree>
 8018f7e:	4647      	mov	r7, r8
 8018f80:	106d      	asrs	r5, r5, #1
 8018f82:	d00b      	beq.n	8018f9c <__pow5mult+0xa0>
 8018f84:	6820      	ldr	r0, [r4, #0]
 8018f86:	b938      	cbnz	r0, 8018f98 <__pow5mult+0x9c>
 8018f88:	4622      	mov	r2, r4
 8018f8a:	4621      	mov	r1, r4
 8018f8c:	4630      	mov	r0, r6
 8018f8e:	f7ff ff0d 	bl	8018dac <__multiply>
 8018f92:	6020      	str	r0, [r4, #0]
 8018f94:	f8c0 9000 	str.w	r9, [r0]
 8018f98:	4604      	mov	r4, r0
 8018f9a:	e7e4      	b.n	8018f66 <__pow5mult+0x6a>
 8018f9c:	4638      	mov	r0, r7
 8018f9e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8018fa2:	bf00      	nop
 8018fa4:	0801ad20 	.word	0x0801ad20
 8018fa8:	0801aaed 	.word	0x0801aaed
 8018fac:	0801abd0 	.word	0x0801abd0

08018fb0 <__lshift>:
 8018fb0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8018fb4:	460c      	mov	r4, r1
 8018fb6:	6849      	ldr	r1, [r1, #4]
 8018fb8:	6923      	ldr	r3, [r4, #16]
 8018fba:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8018fbe:	68a3      	ldr	r3, [r4, #8]
 8018fc0:	4607      	mov	r7, r0
 8018fc2:	4691      	mov	r9, r2
 8018fc4:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8018fc8:	f108 0601 	add.w	r6, r8, #1
 8018fcc:	42b3      	cmp	r3, r6
 8018fce:	db0b      	blt.n	8018fe8 <__lshift+0x38>
 8018fd0:	4638      	mov	r0, r7
 8018fd2:	f7ff fddf 	bl	8018b94 <_Balloc>
 8018fd6:	4605      	mov	r5, r0
 8018fd8:	b948      	cbnz	r0, 8018fee <__lshift+0x3e>
 8018fda:	4602      	mov	r2, r0
 8018fdc:	4b2a      	ldr	r3, [pc, #168]	; (8019088 <__lshift+0xd8>)
 8018fde:	482b      	ldr	r0, [pc, #172]	; (801908c <__lshift+0xdc>)
 8018fe0:	f240 11d9 	movw	r1, #473	; 0x1d9
 8018fe4:	f000 fc72 	bl	80198cc <__assert_func>
 8018fe8:	3101      	adds	r1, #1
 8018fea:	005b      	lsls	r3, r3, #1
 8018fec:	e7ee      	b.n	8018fcc <__lshift+0x1c>
 8018fee:	2300      	movs	r3, #0
 8018ff0:	f100 0114 	add.w	r1, r0, #20
 8018ff4:	f100 0210 	add.w	r2, r0, #16
 8018ff8:	4618      	mov	r0, r3
 8018ffa:	4553      	cmp	r3, sl
 8018ffc:	db37      	blt.n	801906e <__lshift+0xbe>
 8018ffe:	6920      	ldr	r0, [r4, #16]
 8019000:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8019004:	f104 0314 	add.w	r3, r4, #20
 8019008:	f019 091f 	ands.w	r9, r9, #31
 801900c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8019010:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8019014:	d02f      	beq.n	8019076 <__lshift+0xc6>
 8019016:	f1c9 0e20 	rsb	lr, r9, #32
 801901a:	468a      	mov	sl, r1
 801901c:	f04f 0c00 	mov.w	ip, #0
 8019020:	681a      	ldr	r2, [r3, #0]
 8019022:	fa02 f209 	lsl.w	r2, r2, r9
 8019026:	ea42 020c 	orr.w	r2, r2, ip
 801902a:	f84a 2b04 	str.w	r2, [sl], #4
 801902e:	f853 2b04 	ldr.w	r2, [r3], #4
 8019032:	4298      	cmp	r0, r3
 8019034:	fa22 fc0e 	lsr.w	ip, r2, lr
 8019038:	d8f2      	bhi.n	8019020 <__lshift+0x70>
 801903a:	1b03      	subs	r3, r0, r4
 801903c:	3b15      	subs	r3, #21
 801903e:	f023 0303 	bic.w	r3, r3, #3
 8019042:	3304      	adds	r3, #4
 8019044:	f104 0215 	add.w	r2, r4, #21
 8019048:	4290      	cmp	r0, r2
 801904a:	bf38      	it	cc
 801904c:	2304      	movcc	r3, #4
 801904e:	f841 c003 	str.w	ip, [r1, r3]
 8019052:	f1bc 0f00 	cmp.w	ip, #0
 8019056:	d001      	beq.n	801905c <__lshift+0xac>
 8019058:	f108 0602 	add.w	r6, r8, #2
 801905c:	3e01      	subs	r6, #1
 801905e:	4638      	mov	r0, r7
 8019060:	612e      	str	r6, [r5, #16]
 8019062:	4621      	mov	r1, r4
 8019064:	f7ff fdd6 	bl	8018c14 <_Bfree>
 8019068:	4628      	mov	r0, r5
 801906a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801906e:	f842 0f04 	str.w	r0, [r2, #4]!
 8019072:	3301      	adds	r3, #1
 8019074:	e7c1      	b.n	8018ffa <__lshift+0x4a>
 8019076:	3904      	subs	r1, #4
 8019078:	f853 2b04 	ldr.w	r2, [r3], #4
 801907c:	f841 2f04 	str.w	r2, [r1, #4]!
 8019080:	4298      	cmp	r0, r3
 8019082:	d8f9      	bhi.n	8019078 <__lshift+0xc8>
 8019084:	e7ea      	b.n	801905c <__lshift+0xac>
 8019086:	bf00      	nop
 8019088:	0801ab5f 	.word	0x0801ab5f
 801908c:	0801abd0 	.word	0x0801abd0

08019090 <__mcmp>:
 8019090:	690a      	ldr	r2, [r1, #16]
 8019092:	4603      	mov	r3, r0
 8019094:	6900      	ldr	r0, [r0, #16]
 8019096:	1a80      	subs	r0, r0, r2
 8019098:	b530      	push	{r4, r5, lr}
 801909a:	d10d      	bne.n	80190b8 <__mcmp+0x28>
 801909c:	3314      	adds	r3, #20
 801909e:	3114      	adds	r1, #20
 80190a0:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 80190a4:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 80190a8:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80190ac:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80190b0:	4295      	cmp	r5, r2
 80190b2:	d002      	beq.n	80190ba <__mcmp+0x2a>
 80190b4:	d304      	bcc.n	80190c0 <__mcmp+0x30>
 80190b6:	2001      	movs	r0, #1
 80190b8:	bd30      	pop	{r4, r5, pc}
 80190ba:	42a3      	cmp	r3, r4
 80190bc:	d3f4      	bcc.n	80190a8 <__mcmp+0x18>
 80190be:	e7fb      	b.n	80190b8 <__mcmp+0x28>
 80190c0:	f04f 30ff 	mov.w	r0, #4294967295
 80190c4:	e7f8      	b.n	80190b8 <__mcmp+0x28>
	...

080190c8 <__mdiff>:
 80190c8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80190cc:	460d      	mov	r5, r1
 80190ce:	4607      	mov	r7, r0
 80190d0:	4611      	mov	r1, r2
 80190d2:	4628      	mov	r0, r5
 80190d4:	4614      	mov	r4, r2
 80190d6:	f7ff ffdb 	bl	8019090 <__mcmp>
 80190da:	1e06      	subs	r6, r0, #0
 80190dc:	d111      	bne.n	8019102 <__mdiff+0x3a>
 80190de:	4631      	mov	r1, r6
 80190e0:	4638      	mov	r0, r7
 80190e2:	f7ff fd57 	bl	8018b94 <_Balloc>
 80190e6:	4602      	mov	r2, r0
 80190e8:	b928      	cbnz	r0, 80190f6 <__mdiff+0x2e>
 80190ea:	4b39      	ldr	r3, [pc, #228]	; (80191d0 <__mdiff+0x108>)
 80190ec:	f240 2132 	movw	r1, #562	; 0x232
 80190f0:	4838      	ldr	r0, [pc, #224]	; (80191d4 <__mdiff+0x10c>)
 80190f2:	f000 fbeb 	bl	80198cc <__assert_func>
 80190f6:	2301      	movs	r3, #1
 80190f8:	e9c0 3604 	strd	r3, r6, [r0, #16]
 80190fc:	4610      	mov	r0, r2
 80190fe:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8019102:	bfa4      	itt	ge
 8019104:	4623      	movge	r3, r4
 8019106:	462c      	movge	r4, r5
 8019108:	4638      	mov	r0, r7
 801910a:	6861      	ldr	r1, [r4, #4]
 801910c:	bfa6      	itte	ge
 801910e:	461d      	movge	r5, r3
 8019110:	2600      	movge	r6, #0
 8019112:	2601      	movlt	r6, #1
 8019114:	f7ff fd3e 	bl	8018b94 <_Balloc>
 8019118:	4602      	mov	r2, r0
 801911a:	b918      	cbnz	r0, 8019124 <__mdiff+0x5c>
 801911c:	4b2c      	ldr	r3, [pc, #176]	; (80191d0 <__mdiff+0x108>)
 801911e:	f44f 7110 	mov.w	r1, #576	; 0x240
 8019122:	e7e5      	b.n	80190f0 <__mdiff+0x28>
 8019124:	6927      	ldr	r7, [r4, #16]
 8019126:	60c6      	str	r6, [r0, #12]
 8019128:	692e      	ldr	r6, [r5, #16]
 801912a:	f104 0014 	add.w	r0, r4, #20
 801912e:	f105 0914 	add.w	r9, r5, #20
 8019132:	f102 0e14 	add.w	lr, r2, #20
 8019136:	eb00 0c87 	add.w	ip, r0, r7, lsl #2
 801913a:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 801913e:	3410      	adds	r4, #16
 8019140:	46f2      	mov	sl, lr
 8019142:	2100      	movs	r1, #0
 8019144:	f859 3b04 	ldr.w	r3, [r9], #4
 8019148:	f854 bf04 	ldr.w	fp, [r4, #4]!
 801914c:	fa1f f883 	uxth.w	r8, r3
 8019150:	fa11 f18b 	uxtah	r1, r1, fp
 8019154:	0c1b      	lsrs	r3, r3, #16
 8019156:	eba1 0808 	sub.w	r8, r1, r8
 801915a:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 801915e:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8019162:	fa1f f888 	uxth.w	r8, r8
 8019166:	1419      	asrs	r1, r3, #16
 8019168:	454e      	cmp	r6, r9
 801916a:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 801916e:	f84a 3b04 	str.w	r3, [sl], #4
 8019172:	d8e7      	bhi.n	8019144 <__mdiff+0x7c>
 8019174:	1b73      	subs	r3, r6, r5
 8019176:	3b15      	subs	r3, #21
 8019178:	f023 0303 	bic.w	r3, r3, #3
 801917c:	3304      	adds	r3, #4
 801917e:	3515      	adds	r5, #21
 8019180:	42ae      	cmp	r6, r5
 8019182:	bf38      	it	cc
 8019184:	2304      	movcc	r3, #4
 8019186:	4418      	add	r0, r3
 8019188:	4473      	add	r3, lr
 801918a:	469e      	mov	lr, r3
 801918c:	4606      	mov	r6, r0
 801918e:	4566      	cmp	r6, ip
 8019190:	d30e      	bcc.n	80191b0 <__mdiff+0xe8>
 8019192:	f10c 0103 	add.w	r1, ip, #3
 8019196:	1a09      	subs	r1, r1, r0
 8019198:	f021 0103 	bic.w	r1, r1, #3
 801919c:	3803      	subs	r0, #3
 801919e:	4584      	cmp	ip, r0
 80191a0:	bf38      	it	cc
 80191a2:	2100      	movcc	r1, #0
 80191a4:	4419      	add	r1, r3
 80191a6:	f851 3d04 	ldr.w	r3, [r1, #-4]!
 80191aa:	b17b      	cbz	r3, 80191cc <__mdiff+0x104>
 80191ac:	6117      	str	r7, [r2, #16]
 80191ae:	e7a5      	b.n	80190fc <__mdiff+0x34>
 80191b0:	f856 8b04 	ldr.w	r8, [r6], #4
 80191b4:	fa11 f488 	uxtah	r4, r1, r8
 80191b8:	1425      	asrs	r5, r4, #16
 80191ba:	eb05 4518 	add.w	r5, r5, r8, lsr #16
 80191be:	b2a4      	uxth	r4, r4
 80191c0:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 80191c4:	f84e 4b04 	str.w	r4, [lr], #4
 80191c8:	1429      	asrs	r1, r5, #16
 80191ca:	e7e0      	b.n	801918e <__mdiff+0xc6>
 80191cc:	3f01      	subs	r7, #1
 80191ce:	e7ea      	b.n	80191a6 <__mdiff+0xde>
 80191d0:	0801ab5f 	.word	0x0801ab5f
 80191d4:	0801abd0 	.word	0x0801abd0

080191d8 <__d2b>:
 80191d8:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 80191dc:	2101      	movs	r1, #1
 80191de:	e9dd 7608 	ldrd	r7, r6, [sp, #32]
 80191e2:	4690      	mov	r8, r2
 80191e4:	461d      	mov	r5, r3
 80191e6:	f7ff fcd5 	bl	8018b94 <_Balloc>
 80191ea:	4604      	mov	r4, r0
 80191ec:	b930      	cbnz	r0, 80191fc <__d2b+0x24>
 80191ee:	4602      	mov	r2, r0
 80191f0:	4b25      	ldr	r3, [pc, #148]	; (8019288 <__d2b+0xb0>)
 80191f2:	4826      	ldr	r0, [pc, #152]	; (801928c <__d2b+0xb4>)
 80191f4:	f240 310a 	movw	r1, #778	; 0x30a
 80191f8:	f000 fb68 	bl	80198cc <__assert_func>
 80191fc:	f3c5 0313 	ubfx	r3, r5, #0, #20
 8019200:	f3c5 550a 	ubfx	r5, r5, #20, #11
 8019204:	bb2d      	cbnz	r5, 8019252 <__d2b+0x7a>
 8019206:	9301      	str	r3, [sp, #4]
 8019208:	f1b8 0300 	subs.w	r3, r8, #0
 801920c:	d026      	beq.n	801925c <__d2b+0x84>
 801920e:	4668      	mov	r0, sp
 8019210:	9300      	str	r3, [sp, #0]
 8019212:	f7ff fd87 	bl	8018d24 <__lo0bits>
 8019216:	9900      	ldr	r1, [sp, #0]
 8019218:	b1f0      	cbz	r0, 8019258 <__d2b+0x80>
 801921a:	9a01      	ldr	r2, [sp, #4]
 801921c:	f1c0 0320 	rsb	r3, r0, #32
 8019220:	fa02 f303 	lsl.w	r3, r2, r3
 8019224:	430b      	orrs	r3, r1
 8019226:	40c2      	lsrs	r2, r0
 8019228:	6163      	str	r3, [r4, #20]
 801922a:	9201      	str	r2, [sp, #4]
 801922c:	9b01      	ldr	r3, [sp, #4]
 801922e:	61a3      	str	r3, [r4, #24]
 8019230:	2b00      	cmp	r3, #0
 8019232:	bf14      	ite	ne
 8019234:	2102      	movne	r1, #2
 8019236:	2101      	moveq	r1, #1
 8019238:	6121      	str	r1, [r4, #16]
 801923a:	b1c5      	cbz	r5, 801926e <__d2b+0x96>
 801923c:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8019240:	4405      	add	r5, r0
 8019242:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8019246:	603d      	str	r5, [r7, #0]
 8019248:	6030      	str	r0, [r6, #0]
 801924a:	4620      	mov	r0, r4
 801924c:	b002      	add	sp, #8
 801924e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8019252:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8019256:	e7d6      	b.n	8019206 <__d2b+0x2e>
 8019258:	6161      	str	r1, [r4, #20]
 801925a:	e7e7      	b.n	801922c <__d2b+0x54>
 801925c:	a801      	add	r0, sp, #4
 801925e:	f7ff fd61 	bl	8018d24 <__lo0bits>
 8019262:	9b01      	ldr	r3, [sp, #4]
 8019264:	6163      	str	r3, [r4, #20]
 8019266:	2101      	movs	r1, #1
 8019268:	6121      	str	r1, [r4, #16]
 801926a:	3020      	adds	r0, #32
 801926c:	e7e5      	b.n	801923a <__d2b+0x62>
 801926e:	eb04 0381 	add.w	r3, r4, r1, lsl #2
 8019272:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8019276:	6038      	str	r0, [r7, #0]
 8019278:	6918      	ldr	r0, [r3, #16]
 801927a:	f7ff fd33 	bl	8018ce4 <__hi0bits>
 801927e:	ebc0 1141 	rsb	r1, r0, r1, lsl #5
 8019282:	6031      	str	r1, [r6, #0]
 8019284:	e7e1      	b.n	801924a <__d2b+0x72>
 8019286:	bf00      	nop
 8019288:	0801ab5f 	.word	0x0801ab5f
 801928c:	0801abd0 	.word	0x0801abd0

08019290 <_calloc_r>:
 8019290:	b570      	push	{r4, r5, r6, lr}
 8019292:	fba1 5402 	umull	r5, r4, r1, r2
 8019296:	b934      	cbnz	r4, 80192a6 <_calloc_r+0x16>
 8019298:	4629      	mov	r1, r5
 801929a:	f7fd fd49 	bl	8016d30 <_malloc_r>
 801929e:	4606      	mov	r6, r0
 80192a0:	b928      	cbnz	r0, 80192ae <_calloc_r+0x1e>
 80192a2:	4630      	mov	r0, r6
 80192a4:	bd70      	pop	{r4, r5, r6, pc}
 80192a6:	220c      	movs	r2, #12
 80192a8:	6002      	str	r2, [r0, #0]
 80192aa:	2600      	movs	r6, #0
 80192ac:	e7f9      	b.n	80192a2 <_calloc_r+0x12>
 80192ae:	462a      	mov	r2, r5
 80192b0:	4621      	mov	r1, r4
 80192b2:	f7fd fccb 	bl	8016c4c <memset>
 80192b6:	e7f4      	b.n	80192a2 <_calloc_r+0x12>

080192b8 <__ssputs_r>:
 80192b8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80192bc:	688e      	ldr	r6, [r1, #8]
 80192be:	429e      	cmp	r6, r3
 80192c0:	4682      	mov	sl, r0
 80192c2:	460c      	mov	r4, r1
 80192c4:	4690      	mov	r8, r2
 80192c6:	461f      	mov	r7, r3
 80192c8:	d838      	bhi.n	801933c <__ssputs_r+0x84>
 80192ca:	898a      	ldrh	r2, [r1, #12]
 80192cc:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80192d0:	d032      	beq.n	8019338 <__ssputs_r+0x80>
 80192d2:	6825      	ldr	r5, [r4, #0]
 80192d4:	6909      	ldr	r1, [r1, #16]
 80192d6:	eba5 0901 	sub.w	r9, r5, r1
 80192da:	6965      	ldr	r5, [r4, #20]
 80192dc:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80192e0:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80192e4:	3301      	adds	r3, #1
 80192e6:	444b      	add	r3, r9
 80192e8:	106d      	asrs	r5, r5, #1
 80192ea:	429d      	cmp	r5, r3
 80192ec:	bf38      	it	cc
 80192ee:	461d      	movcc	r5, r3
 80192f0:	0553      	lsls	r3, r2, #21
 80192f2:	d531      	bpl.n	8019358 <__ssputs_r+0xa0>
 80192f4:	4629      	mov	r1, r5
 80192f6:	f7fd fd1b 	bl	8016d30 <_malloc_r>
 80192fa:	4606      	mov	r6, r0
 80192fc:	b950      	cbnz	r0, 8019314 <__ssputs_r+0x5c>
 80192fe:	230c      	movs	r3, #12
 8019300:	f8ca 3000 	str.w	r3, [sl]
 8019304:	89a3      	ldrh	r3, [r4, #12]
 8019306:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801930a:	81a3      	strh	r3, [r4, #12]
 801930c:	f04f 30ff 	mov.w	r0, #4294967295
 8019310:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8019314:	6921      	ldr	r1, [r4, #16]
 8019316:	464a      	mov	r2, r9
 8019318:	f7fd fc8a 	bl	8016c30 <memcpy>
 801931c:	89a3      	ldrh	r3, [r4, #12]
 801931e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8019322:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8019326:	81a3      	strh	r3, [r4, #12]
 8019328:	6126      	str	r6, [r4, #16]
 801932a:	6165      	str	r5, [r4, #20]
 801932c:	444e      	add	r6, r9
 801932e:	eba5 0509 	sub.w	r5, r5, r9
 8019332:	6026      	str	r6, [r4, #0]
 8019334:	60a5      	str	r5, [r4, #8]
 8019336:	463e      	mov	r6, r7
 8019338:	42be      	cmp	r6, r7
 801933a:	d900      	bls.n	801933e <__ssputs_r+0x86>
 801933c:	463e      	mov	r6, r7
 801933e:	6820      	ldr	r0, [r4, #0]
 8019340:	4632      	mov	r2, r6
 8019342:	4641      	mov	r1, r8
 8019344:	f000 fb48 	bl	80199d8 <memmove>
 8019348:	68a3      	ldr	r3, [r4, #8]
 801934a:	1b9b      	subs	r3, r3, r6
 801934c:	60a3      	str	r3, [r4, #8]
 801934e:	6823      	ldr	r3, [r4, #0]
 8019350:	4433      	add	r3, r6
 8019352:	6023      	str	r3, [r4, #0]
 8019354:	2000      	movs	r0, #0
 8019356:	e7db      	b.n	8019310 <__ssputs_r+0x58>
 8019358:	462a      	mov	r2, r5
 801935a:	f000 fb57 	bl	8019a0c <_realloc_r>
 801935e:	4606      	mov	r6, r0
 8019360:	2800      	cmp	r0, #0
 8019362:	d1e1      	bne.n	8019328 <__ssputs_r+0x70>
 8019364:	6921      	ldr	r1, [r4, #16]
 8019366:	4650      	mov	r0, sl
 8019368:	f7fd fc78 	bl	8016c5c <_free_r>
 801936c:	e7c7      	b.n	80192fe <__ssputs_r+0x46>
	...

08019370 <_svfiprintf_r>:
 8019370:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8019374:	4698      	mov	r8, r3
 8019376:	898b      	ldrh	r3, [r1, #12]
 8019378:	061b      	lsls	r3, r3, #24
 801937a:	b09d      	sub	sp, #116	; 0x74
 801937c:	4607      	mov	r7, r0
 801937e:	460d      	mov	r5, r1
 8019380:	4614      	mov	r4, r2
 8019382:	d50e      	bpl.n	80193a2 <_svfiprintf_r+0x32>
 8019384:	690b      	ldr	r3, [r1, #16]
 8019386:	b963      	cbnz	r3, 80193a2 <_svfiprintf_r+0x32>
 8019388:	2140      	movs	r1, #64	; 0x40
 801938a:	f7fd fcd1 	bl	8016d30 <_malloc_r>
 801938e:	6028      	str	r0, [r5, #0]
 8019390:	6128      	str	r0, [r5, #16]
 8019392:	b920      	cbnz	r0, 801939e <_svfiprintf_r+0x2e>
 8019394:	230c      	movs	r3, #12
 8019396:	603b      	str	r3, [r7, #0]
 8019398:	f04f 30ff 	mov.w	r0, #4294967295
 801939c:	e0d1      	b.n	8019542 <_svfiprintf_r+0x1d2>
 801939e:	2340      	movs	r3, #64	; 0x40
 80193a0:	616b      	str	r3, [r5, #20]
 80193a2:	2300      	movs	r3, #0
 80193a4:	9309      	str	r3, [sp, #36]	; 0x24
 80193a6:	2320      	movs	r3, #32
 80193a8:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80193ac:	f8cd 800c 	str.w	r8, [sp, #12]
 80193b0:	2330      	movs	r3, #48	; 0x30
 80193b2:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 801955c <_svfiprintf_r+0x1ec>
 80193b6:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80193ba:	f04f 0901 	mov.w	r9, #1
 80193be:	4623      	mov	r3, r4
 80193c0:	469a      	mov	sl, r3
 80193c2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80193c6:	b10a      	cbz	r2, 80193cc <_svfiprintf_r+0x5c>
 80193c8:	2a25      	cmp	r2, #37	; 0x25
 80193ca:	d1f9      	bne.n	80193c0 <_svfiprintf_r+0x50>
 80193cc:	ebba 0b04 	subs.w	fp, sl, r4
 80193d0:	d00b      	beq.n	80193ea <_svfiprintf_r+0x7a>
 80193d2:	465b      	mov	r3, fp
 80193d4:	4622      	mov	r2, r4
 80193d6:	4629      	mov	r1, r5
 80193d8:	4638      	mov	r0, r7
 80193da:	f7ff ff6d 	bl	80192b8 <__ssputs_r>
 80193de:	3001      	adds	r0, #1
 80193e0:	f000 80aa 	beq.w	8019538 <_svfiprintf_r+0x1c8>
 80193e4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80193e6:	445a      	add	r2, fp
 80193e8:	9209      	str	r2, [sp, #36]	; 0x24
 80193ea:	f89a 3000 	ldrb.w	r3, [sl]
 80193ee:	2b00      	cmp	r3, #0
 80193f0:	f000 80a2 	beq.w	8019538 <_svfiprintf_r+0x1c8>
 80193f4:	2300      	movs	r3, #0
 80193f6:	f04f 32ff 	mov.w	r2, #4294967295
 80193fa:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80193fe:	f10a 0a01 	add.w	sl, sl, #1
 8019402:	9304      	str	r3, [sp, #16]
 8019404:	9307      	str	r3, [sp, #28]
 8019406:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 801940a:	931a      	str	r3, [sp, #104]	; 0x68
 801940c:	4654      	mov	r4, sl
 801940e:	2205      	movs	r2, #5
 8019410:	f814 1b01 	ldrb.w	r1, [r4], #1
 8019414:	4851      	ldr	r0, [pc, #324]	; (801955c <_svfiprintf_r+0x1ec>)
 8019416:	f7e6 febb 	bl	8000190 <memchr>
 801941a:	9a04      	ldr	r2, [sp, #16]
 801941c:	b9d8      	cbnz	r0, 8019456 <_svfiprintf_r+0xe6>
 801941e:	06d0      	lsls	r0, r2, #27
 8019420:	bf44      	itt	mi
 8019422:	2320      	movmi	r3, #32
 8019424:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8019428:	0711      	lsls	r1, r2, #28
 801942a:	bf44      	itt	mi
 801942c:	232b      	movmi	r3, #43	; 0x2b
 801942e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8019432:	f89a 3000 	ldrb.w	r3, [sl]
 8019436:	2b2a      	cmp	r3, #42	; 0x2a
 8019438:	d015      	beq.n	8019466 <_svfiprintf_r+0xf6>
 801943a:	9a07      	ldr	r2, [sp, #28]
 801943c:	4654      	mov	r4, sl
 801943e:	2000      	movs	r0, #0
 8019440:	f04f 0c0a 	mov.w	ip, #10
 8019444:	4621      	mov	r1, r4
 8019446:	f811 3b01 	ldrb.w	r3, [r1], #1
 801944a:	3b30      	subs	r3, #48	; 0x30
 801944c:	2b09      	cmp	r3, #9
 801944e:	d94e      	bls.n	80194ee <_svfiprintf_r+0x17e>
 8019450:	b1b0      	cbz	r0, 8019480 <_svfiprintf_r+0x110>
 8019452:	9207      	str	r2, [sp, #28]
 8019454:	e014      	b.n	8019480 <_svfiprintf_r+0x110>
 8019456:	eba0 0308 	sub.w	r3, r0, r8
 801945a:	fa09 f303 	lsl.w	r3, r9, r3
 801945e:	4313      	orrs	r3, r2
 8019460:	9304      	str	r3, [sp, #16]
 8019462:	46a2      	mov	sl, r4
 8019464:	e7d2      	b.n	801940c <_svfiprintf_r+0x9c>
 8019466:	9b03      	ldr	r3, [sp, #12]
 8019468:	1d19      	adds	r1, r3, #4
 801946a:	681b      	ldr	r3, [r3, #0]
 801946c:	9103      	str	r1, [sp, #12]
 801946e:	2b00      	cmp	r3, #0
 8019470:	bfbb      	ittet	lt
 8019472:	425b      	neglt	r3, r3
 8019474:	f042 0202 	orrlt.w	r2, r2, #2
 8019478:	9307      	strge	r3, [sp, #28]
 801947a:	9307      	strlt	r3, [sp, #28]
 801947c:	bfb8      	it	lt
 801947e:	9204      	strlt	r2, [sp, #16]
 8019480:	7823      	ldrb	r3, [r4, #0]
 8019482:	2b2e      	cmp	r3, #46	; 0x2e
 8019484:	d10c      	bne.n	80194a0 <_svfiprintf_r+0x130>
 8019486:	7863      	ldrb	r3, [r4, #1]
 8019488:	2b2a      	cmp	r3, #42	; 0x2a
 801948a:	d135      	bne.n	80194f8 <_svfiprintf_r+0x188>
 801948c:	9b03      	ldr	r3, [sp, #12]
 801948e:	1d1a      	adds	r2, r3, #4
 8019490:	681b      	ldr	r3, [r3, #0]
 8019492:	9203      	str	r2, [sp, #12]
 8019494:	2b00      	cmp	r3, #0
 8019496:	bfb8      	it	lt
 8019498:	f04f 33ff 	movlt.w	r3, #4294967295
 801949c:	3402      	adds	r4, #2
 801949e:	9305      	str	r3, [sp, #20]
 80194a0:	f8df a0bc 	ldr.w	sl, [pc, #188]	; 8019560 <_svfiprintf_r+0x1f0>
 80194a4:	7821      	ldrb	r1, [r4, #0]
 80194a6:	2203      	movs	r2, #3
 80194a8:	4650      	mov	r0, sl
 80194aa:	f7e6 fe71 	bl	8000190 <memchr>
 80194ae:	b140      	cbz	r0, 80194c2 <_svfiprintf_r+0x152>
 80194b0:	2340      	movs	r3, #64	; 0x40
 80194b2:	eba0 000a 	sub.w	r0, r0, sl
 80194b6:	fa03 f000 	lsl.w	r0, r3, r0
 80194ba:	9b04      	ldr	r3, [sp, #16]
 80194bc:	4303      	orrs	r3, r0
 80194be:	3401      	adds	r4, #1
 80194c0:	9304      	str	r3, [sp, #16]
 80194c2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80194c6:	4827      	ldr	r0, [pc, #156]	; (8019564 <_svfiprintf_r+0x1f4>)
 80194c8:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80194cc:	2206      	movs	r2, #6
 80194ce:	f7e6 fe5f 	bl	8000190 <memchr>
 80194d2:	2800      	cmp	r0, #0
 80194d4:	d038      	beq.n	8019548 <_svfiprintf_r+0x1d8>
 80194d6:	4b24      	ldr	r3, [pc, #144]	; (8019568 <_svfiprintf_r+0x1f8>)
 80194d8:	bb1b      	cbnz	r3, 8019522 <_svfiprintf_r+0x1b2>
 80194da:	9b03      	ldr	r3, [sp, #12]
 80194dc:	3307      	adds	r3, #7
 80194de:	f023 0307 	bic.w	r3, r3, #7
 80194e2:	3308      	adds	r3, #8
 80194e4:	9303      	str	r3, [sp, #12]
 80194e6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80194e8:	4433      	add	r3, r6
 80194ea:	9309      	str	r3, [sp, #36]	; 0x24
 80194ec:	e767      	b.n	80193be <_svfiprintf_r+0x4e>
 80194ee:	fb0c 3202 	mla	r2, ip, r2, r3
 80194f2:	460c      	mov	r4, r1
 80194f4:	2001      	movs	r0, #1
 80194f6:	e7a5      	b.n	8019444 <_svfiprintf_r+0xd4>
 80194f8:	2300      	movs	r3, #0
 80194fa:	3401      	adds	r4, #1
 80194fc:	9305      	str	r3, [sp, #20]
 80194fe:	4619      	mov	r1, r3
 8019500:	f04f 0c0a 	mov.w	ip, #10
 8019504:	4620      	mov	r0, r4
 8019506:	f810 2b01 	ldrb.w	r2, [r0], #1
 801950a:	3a30      	subs	r2, #48	; 0x30
 801950c:	2a09      	cmp	r2, #9
 801950e:	d903      	bls.n	8019518 <_svfiprintf_r+0x1a8>
 8019510:	2b00      	cmp	r3, #0
 8019512:	d0c5      	beq.n	80194a0 <_svfiprintf_r+0x130>
 8019514:	9105      	str	r1, [sp, #20]
 8019516:	e7c3      	b.n	80194a0 <_svfiprintf_r+0x130>
 8019518:	fb0c 2101 	mla	r1, ip, r1, r2
 801951c:	4604      	mov	r4, r0
 801951e:	2301      	movs	r3, #1
 8019520:	e7f0      	b.n	8019504 <_svfiprintf_r+0x194>
 8019522:	ab03      	add	r3, sp, #12
 8019524:	9300      	str	r3, [sp, #0]
 8019526:	462a      	mov	r2, r5
 8019528:	4b10      	ldr	r3, [pc, #64]	; (801956c <_svfiprintf_r+0x1fc>)
 801952a:	a904      	add	r1, sp, #16
 801952c:	4638      	mov	r0, r7
 801952e:	f7fd fd11 	bl	8016f54 <_printf_float>
 8019532:	1c42      	adds	r2, r0, #1
 8019534:	4606      	mov	r6, r0
 8019536:	d1d6      	bne.n	80194e6 <_svfiprintf_r+0x176>
 8019538:	89ab      	ldrh	r3, [r5, #12]
 801953a:	065b      	lsls	r3, r3, #25
 801953c:	f53f af2c 	bmi.w	8019398 <_svfiprintf_r+0x28>
 8019540:	9809      	ldr	r0, [sp, #36]	; 0x24
 8019542:	b01d      	add	sp, #116	; 0x74
 8019544:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8019548:	ab03      	add	r3, sp, #12
 801954a:	9300      	str	r3, [sp, #0]
 801954c:	462a      	mov	r2, r5
 801954e:	4b07      	ldr	r3, [pc, #28]	; (801956c <_svfiprintf_r+0x1fc>)
 8019550:	a904      	add	r1, sp, #16
 8019552:	4638      	mov	r0, r7
 8019554:	f7fd ff96 	bl	8017484 <_printf_i>
 8019558:	e7eb      	b.n	8019532 <_svfiprintf_r+0x1c2>
 801955a:	bf00      	nop
 801955c:	0801ad2c 	.word	0x0801ad2c
 8019560:	0801ad32 	.word	0x0801ad32
 8019564:	0801ad36 	.word	0x0801ad36
 8019568:	08016f55 	.word	0x08016f55
 801956c:	080192b9 	.word	0x080192b9

08019570 <__sfputc_r>:
 8019570:	6893      	ldr	r3, [r2, #8]
 8019572:	3b01      	subs	r3, #1
 8019574:	2b00      	cmp	r3, #0
 8019576:	b410      	push	{r4}
 8019578:	6093      	str	r3, [r2, #8]
 801957a:	da07      	bge.n	801958c <__sfputc_r+0x1c>
 801957c:	6994      	ldr	r4, [r2, #24]
 801957e:	42a3      	cmp	r3, r4
 8019580:	db01      	blt.n	8019586 <__sfputc_r+0x16>
 8019582:	290a      	cmp	r1, #10
 8019584:	d102      	bne.n	801958c <__sfputc_r+0x1c>
 8019586:	bc10      	pop	{r4}
 8019588:	f7fe b9a2 	b.w	80178d0 <__swbuf_r>
 801958c:	6813      	ldr	r3, [r2, #0]
 801958e:	1c58      	adds	r0, r3, #1
 8019590:	6010      	str	r0, [r2, #0]
 8019592:	7019      	strb	r1, [r3, #0]
 8019594:	4608      	mov	r0, r1
 8019596:	bc10      	pop	{r4}
 8019598:	4770      	bx	lr

0801959a <__sfputs_r>:
 801959a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801959c:	4606      	mov	r6, r0
 801959e:	460f      	mov	r7, r1
 80195a0:	4614      	mov	r4, r2
 80195a2:	18d5      	adds	r5, r2, r3
 80195a4:	42ac      	cmp	r4, r5
 80195a6:	d101      	bne.n	80195ac <__sfputs_r+0x12>
 80195a8:	2000      	movs	r0, #0
 80195aa:	e007      	b.n	80195bc <__sfputs_r+0x22>
 80195ac:	f814 1b01 	ldrb.w	r1, [r4], #1
 80195b0:	463a      	mov	r2, r7
 80195b2:	4630      	mov	r0, r6
 80195b4:	f7ff ffdc 	bl	8019570 <__sfputc_r>
 80195b8:	1c43      	adds	r3, r0, #1
 80195ba:	d1f3      	bne.n	80195a4 <__sfputs_r+0xa>
 80195bc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080195c0 <_vfiprintf_r>:
 80195c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80195c4:	460d      	mov	r5, r1
 80195c6:	b09d      	sub	sp, #116	; 0x74
 80195c8:	4614      	mov	r4, r2
 80195ca:	4698      	mov	r8, r3
 80195cc:	4606      	mov	r6, r0
 80195ce:	b118      	cbz	r0, 80195d8 <_vfiprintf_r+0x18>
 80195d0:	6983      	ldr	r3, [r0, #24]
 80195d2:	b90b      	cbnz	r3, 80195d8 <_vfiprintf_r+0x18>
 80195d4:	f7ff f9c8 	bl	8018968 <__sinit>
 80195d8:	4b89      	ldr	r3, [pc, #548]	; (8019800 <_vfiprintf_r+0x240>)
 80195da:	429d      	cmp	r5, r3
 80195dc:	d11b      	bne.n	8019616 <_vfiprintf_r+0x56>
 80195de:	6875      	ldr	r5, [r6, #4]
 80195e0:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80195e2:	07d9      	lsls	r1, r3, #31
 80195e4:	d405      	bmi.n	80195f2 <_vfiprintf_r+0x32>
 80195e6:	89ab      	ldrh	r3, [r5, #12]
 80195e8:	059a      	lsls	r2, r3, #22
 80195ea:	d402      	bmi.n	80195f2 <_vfiprintf_r+0x32>
 80195ec:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80195ee:	f7ff fa5e 	bl	8018aae <__retarget_lock_acquire_recursive>
 80195f2:	89ab      	ldrh	r3, [r5, #12]
 80195f4:	071b      	lsls	r3, r3, #28
 80195f6:	d501      	bpl.n	80195fc <_vfiprintf_r+0x3c>
 80195f8:	692b      	ldr	r3, [r5, #16]
 80195fa:	b9eb      	cbnz	r3, 8019638 <_vfiprintf_r+0x78>
 80195fc:	4629      	mov	r1, r5
 80195fe:	4630      	mov	r0, r6
 8019600:	f7fe f9b8 	bl	8017974 <__swsetup_r>
 8019604:	b1c0      	cbz	r0, 8019638 <_vfiprintf_r+0x78>
 8019606:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8019608:	07dc      	lsls	r4, r3, #31
 801960a:	d50e      	bpl.n	801962a <_vfiprintf_r+0x6a>
 801960c:	f04f 30ff 	mov.w	r0, #4294967295
 8019610:	b01d      	add	sp, #116	; 0x74
 8019612:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8019616:	4b7b      	ldr	r3, [pc, #492]	; (8019804 <_vfiprintf_r+0x244>)
 8019618:	429d      	cmp	r5, r3
 801961a:	d101      	bne.n	8019620 <_vfiprintf_r+0x60>
 801961c:	68b5      	ldr	r5, [r6, #8]
 801961e:	e7df      	b.n	80195e0 <_vfiprintf_r+0x20>
 8019620:	4b79      	ldr	r3, [pc, #484]	; (8019808 <_vfiprintf_r+0x248>)
 8019622:	429d      	cmp	r5, r3
 8019624:	bf08      	it	eq
 8019626:	68f5      	ldreq	r5, [r6, #12]
 8019628:	e7da      	b.n	80195e0 <_vfiprintf_r+0x20>
 801962a:	89ab      	ldrh	r3, [r5, #12]
 801962c:	0598      	lsls	r0, r3, #22
 801962e:	d4ed      	bmi.n	801960c <_vfiprintf_r+0x4c>
 8019630:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8019632:	f7ff fa3d 	bl	8018ab0 <__retarget_lock_release_recursive>
 8019636:	e7e9      	b.n	801960c <_vfiprintf_r+0x4c>
 8019638:	2300      	movs	r3, #0
 801963a:	9309      	str	r3, [sp, #36]	; 0x24
 801963c:	2320      	movs	r3, #32
 801963e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8019642:	f8cd 800c 	str.w	r8, [sp, #12]
 8019646:	2330      	movs	r3, #48	; 0x30
 8019648:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 801980c <_vfiprintf_r+0x24c>
 801964c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8019650:	f04f 0901 	mov.w	r9, #1
 8019654:	4623      	mov	r3, r4
 8019656:	469a      	mov	sl, r3
 8019658:	f813 2b01 	ldrb.w	r2, [r3], #1
 801965c:	b10a      	cbz	r2, 8019662 <_vfiprintf_r+0xa2>
 801965e:	2a25      	cmp	r2, #37	; 0x25
 8019660:	d1f9      	bne.n	8019656 <_vfiprintf_r+0x96>
 8019662:	ebba 0b04 	subs.w	fp, sl, r4
 8019666:	d00b      	beq.n	8019680 <_vfiprintf_r+0xc0>
 8019668:	465b      	mov	r3, fp
 801966a:	4622      	mov	r2, r4
 801966c:	4629      	mov	r1, r5
 801966e:	4630      	mov	r0, r6
 8019670:	f7ff ff93 	bl	801959a <__sfputs_r>
 8019674:	3001      	adds	r0, #1
 8019676:	f000 80aa 	beq.w	80197ce <_vfiprintf_r+0x20e>
 801967a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 801967c:	445a      	add	r2, fp
 801967e:	9209      	str	r2, [sp, #36]	; 0x24
 8019680:	f89a 3000 	ldrb.w	r3, [sl]
 8019684:	2b00      	cmp	r3, #0
 8019686:	f000 80a2 	beq.w	80197ce <_vfiprintf_r+0x20e>
 801968a:	2300      	movs	r3, #0
 801968c:	f04f 32ff 	mov.w	r2, #4294967295
 8019690:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8019694:	f10a 0a01 	add.w	sl, sl, #1
 8019698:	9304      	str	r3, [sp, #16]
 801969a:	9307      	str	r3, [sp, #28]
 801969c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80196a0:	931a      	str	r3, [sp, #104]	; 0x68
 80196a2:	4654      	mov	r4, sl
 80196a4:	2205      	movs	r2, #5
 80196a6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80196aa:	4858      	ldr	r0, [pc, #352]	; (801980c <_vfiprintf_r+0x24c>)
 80196ac:	f7e6 fd70 	bl	8000190 <memchr>
 80196b0:	9a04      	ldr	r2, [sp, #16]
 80196b2:	b9d8      	cbnz	r0, 80196ec <_vfiprintf_r+0x12c>
 80196b4:	06d1      	lsls	r1, r2, #27
 80196b6:	bf44      	itt	mi
 80196b8:	2320      	movmi	r3, #32
 80196ba:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80196be:	0713      	lsls	r3, r2, #28
 80196c0:	bf44      	itt	mi
 80196c2:	232b      	movmi	r3, #43	; 0x2b
 80196c4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80196c8:	f89a 3000 	ldrb.w	r3, [sl]
 80196cc:	2b2a      	cmp	r3, #42	; 0x2a
 80196ce:	d015      	beq.n	80196fc <_vfiprintf_r+0x13c>
 80196d0:	9a07      	ldr	r2, [sp, #28]
 80196d2:	4654      	mov	r4, sl
 80196d4:	2000      	movs	r0, #0
 80196d6:	f04f 0c0a 	mov.w	ip, #10
 80196da:	4621      	mov	r1, r4
 80196dc:	f811 3b01 	ldrb.w	r3, [r1], #1
 80196e0:	3b30      	subs	r3, #48	; 0x30
 80196e2:	2b09      	cmp	r3, #9
 80196e4:	d94e      	bls.n	8019784 <_vfiprintf_r+0x1c4>
 80196e6:	b1b0      	cbz	r0, 8019716 <_vfiprintf_r+0x156>
 80196e8:	9207      	str	r2, [sp, #28]
 80196ea:	e014      	b.n	8019716 <_vfiprintf_r+0x156>
 80196ec:	eba0 0308 	sub.w	r3, r0, r8
 80196f0:	fa09 f303 	lsl.w	r3, r9, r3
 80196f4:	4313      	orrs	r3, r2
 80196f6:	9304      	str	r3, [sp, #16]
 80196f8:	46a2      	mov	sl, r4
 80196fa:	e7d2      	b.n	80196a2 <_vfiprintf_r+0xe2>
 80196fc:	9b03      	ldr	r3, [sp, #12]
 80196fe:	1d19      	adds	r1, r3, #4
 8019700:	681b      	ldr	r3, [r3, #0]
 8019702:	9103      	str	r1, [sp, #12]
 8019704:	2b00      	cmp	r3, #0
 8019706:	bfbb      	ittet	lt
 8019708:	425b      	neglt	r3, r3
 801970a:	f042 0202 	orrlt.w	r2, r2, #2
 801970e:	9307      	strge	r3, [sp, #28]
 8019710:	9307      	strlt	r3, [sp, #28]
 8019712:	bfb8      	it	lt
 8019714:	9204      	strlt	r2, [sp, #16]
 8019716:	7823      	ldrb	r3, [r4, #0]
 8019718:	2b2e      	cmp	r3, #46	; 0x2e
 801971a:	d10c      	bne.n	8019736 <_vfiprintf_r+0x176>
 801971c:	7863      	ldrb	r3, [r4, #1]
 801971e:	2b2a      	cmp	r3, #42	; 0x2a
 8019720:	d135      	bne.n	801978e <_vfiprintf_r+0x1ce>
 8019722:	9b03      	ldr	r3, [sp, #12]
 8019724:	1d1a      	adds	r2, r3, #4
 8019726:	681b      	ldr	r3, [r3, #0]
 8019728:	9203      	str	r2, [sp, #12]
 801972a:	2b00      	cmp	r3, #0
 801972c:	bfb8      	it	lt
 801972e:	f04f 33ff 	movlt.w	r3, #4294967295
 8019732:	3402      	adds	r4, #2
 8019734:	9305      	str	r3, [sp, #20]
 8019736:	f8df a0d8 	ldr.w	sl, [pc, #216]	; 8019810 <_vfiprintf_r+0x250>
 801973a:	7821      	ldrb	r1, [r4, #0]
 801973c:	2203      	movs	r2, #3
 801973e:	4650      	mov	r0, sl
 8019740:	f7e6 fd26 	bl	8000190 <memchr>
 8019744:	b140      	cbz	r0, 8019758 <_vfiprintf_r+0x198>
 8019746:	2340      	movs	r3, #64	; 0x40
 8019748:	eba0 000a 	sub.w	r0, r0, sl
 801974c:	fa03 f000 	lsl.w	r0, r3, r0
 8019750:	9b04      	ldr	r3, [sp, #16]
 8019752:	4303      	orrs	r3, r0
 8019754:	3401      	adds	r4, #1
 8019756:	9304      	str	r3, [sp, #16]
 8019758:	f814 1b01 	ldrb.w	r1, [r4], #1
 801975c:	482d      	ldr	r0, [pc, #180]	; (8019814 <_vfiprintf_r+0x254>)
 801975e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8019762:	2206      	movs	r2, #6
 8019764:	f7e6 fd14 	bl	8000190 <memchr>
 8019768:	2800      	cmp	r0, #0
 801976a:	d03f      	beq.n	80197ec <_vfiprintf_r+0x22c>
 801976c:	4b2a      	ldr	r3, [pc, #168]	; (8019818 <_vfiprintf_r+0x258>)
 801976e:	bb1b      	cbnz	r3, 80197b8 <_vfiprintf_r+0x1f8>
 8019770:	9b03      	ldr	r3, [sp, #12]
 8019772:	3307      	adds	r3, #7
 8019774:	f023 0307 	bic.w	r3, r3, #7
 8019778:	3308      	adds	r3, #8
 801977a:	9303      	str	r3, [sp, #12]
 801977c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801977e:	443b      	add	r3, r7
 8019780:	9309      	str	r3, [sp, #36]	; 0x24
 8019782:	e767      	b.n	8019654 <_vfiprintf_r+0x94>
 8019784:	fb0c 3202 	mla	r2, ip, r2, r3
 8019788:	460c      	mov	r4, r1
 801978a:	2001      	movs	r0, #1
 801978c:	e7a5      	b.n	80196da <_vfiprintf_r+0x11a>
 801978e:	2300      	movs	r3, #0
 8019790:	3401      	adds	r4, #1
 8019792:	9305      	str	r3, [sp, #20]
 8019794:	4619      	mov	r1, r3
 8019796:	f04f 0c0a 	mov.w	ip, #10
 801979a:	4620      	mov	r0, r4
 801979c:	f810 2b01 	ldrb.w	r2, [r0], #1
 80197a0:	3a30      	subs	r2, #48	; 0x30
 80197a2:	2a09      	cmp	r2, #9
 80197a4:	d903      	bls.n	80197ae <_vfiprintf_r+0x1ee>
 80197a6:	2b00      	cmp	r3, #0
 80197a8:	d0c5      	beq.n	8019736 <_vfiprintf_r+0x176>
 80197aa:	9105      	str	r1, [sp, #20]
 80197ac:	e7c3      	b.n	8019736 <_vfiprintf_r+0x176>
 80197ae:	fb0c 2101 	mla	r1, ip, r1, r2
 80197b2:	4604      	mov	r4, r0
 80197b4:	2301      	movs	r3, #1
 80197b6:	e7f0      	b.n	801979a <_vfiprintf_r+0x1da>
 80197b8:	ab03      	add	r3, sp, #12
 80197ba:	9300      	str	r3, [sp, #0]
 80197bc:	462a      	mov	r2, r5
 80197be:	4b17      	ldr	r3, [pc, #92]	; (801981c <_vfiprintf_r+0x25c>)
 80197c0:	a904      	add	r1, sp, #16
 80197c2:	4630      	mov	r0, r6
 80197c4:	f7fd fbc6 	bl	8016f54 <_printf_float>
 80197c8:	4607      	mov	r7, r0
 80197ca:	1c78      	adds	r0, r7, #1
 80197cc:	d1d6      	bne.n	801977c <_vfiprintf_r+0x1bc>
 80197ce:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80197d0:	07d9      	lsls	r1, r3, #31
 80197d2:	d405      	bmi.n	80197e0 <_vfiprintf_r+0x220>
 80197d4:	89ab      	ldrh	r3, [r5, #12]
 80197d6:	059a      	lsls	r2, r3, #22
 80197d8:	d402      	bmi.n	80197e0 <_vfiprintf_r+0x220>
 80197da:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80197dc:	f7ff f968 	bl	8018ab0 <__retarget_lock_release_recursive>
 80197e0:	89ab      	ldrh	r3, [r5, #12]
 80197e2:	065b      	lsls	r3, r3, #25
 80197e4:	f53f af12 	bmi.w	801960c <_vfiprintf_r+0x4c>
 80197e8:	9809      	ldr	r0, [sp, #36]	; 0x24
 80197ea:	e711      	b.n	8019610 <_vfiprintf_r+0x50>
 80197ec:	ab03      	add	r3, sp, #12
 80197ee:	9300      	str	r3, [sp, #0]
 80197f0:	462a      	mov	r2, r5
 80197f2:	4b0a      	ldr	r3, [pc, #40]	; (801981c <_vfiprintf_r+0x25c>)
 80197f4:	a904      	add	r1, sp, #16
 80197f6:	4630      	mov	r0, r6
 80197f8:	f7fd fe44 	bl	8017484 <_printf_i>
 80197fc:	e7e4      	b.n	80197c8 <_vfiprintf_r+0x208>
 80197fe:	bf00      	nop
 8019800:	0801ab90 	.word	0x0801ab90
 8019804:	0801abb0 	.word	0x0801abb0
 8019808:	0801ab70 	.word	0x0801ab70
 801980c:	0801ad2c 	.word	0x0801ad2c
 8019810:	0801ad32 	.word	0x0801ad32
 8019814:	0801ad36 	.word	0x0801ad36
 8019818:	08016f55 	.word	0x08016f55
 801981c:	0801959b 	.word	0x0801959b

08019820 <__sread>:
 8019820:	b510      	push	{r4, lr}
 8019822:	460c      	mov	r4, r1
 8019824:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8019828:	f000 f920 	bl	8019a6c <_read_r>
 801982c:	2800      	cmp	r0, #0
 801982e:	bfab      	itete	ge
 8019830:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8019832:	89a3      	ldrhlt	r3, [r4, #12]
 8019834:	181b      	addge	r3, r3, r0
 8019836:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 801983a:	bfac      	ite	ge
 801983c:	6563      	strge	r3, [r4, #84]	; 0x54
 801983e:	81a3      	strhlt	r3, [r4, #12]
 8019840:	bd10      	pop	{r4, pc}

08019842 <__swrite>:
 8019842:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8019846:	461f      	mov	r7, r3
 8019848:	898b      	ldrh	r3, [r1, #12]
 801984a:	05db      	lsls	r3, r3, #23
 801984c:	4605      	mov	r5, r0
 801984e:	460c      	mov	r4, r1
 8019850:	4616      	mov	r6, r2
 8019852:	d505      	bpl.n	8019860 <__swrite+0x1e>
 8019854:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8019858:	2302      	movs	r3, #2
 801985a:	2200      	movs	r2, #0
 801985c:	f000 f898 	bl	8019990 <_lseek_r>
 8019860:	89a3      	ldrh	r3, [r4, #12]
 8019862:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8019866:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 801986a:	81a3      	strh	r3, [r4, #12]
 801986c:	4632      	mov	r2, r6
 801986e:	463b      	mov	r3, r7
 8019870:	4628      	mov	r0, r5
 8019872:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8019876:	f000 b817 	b.w	80198a8 <_write_r>

0801987a <__sseek>:
 801987a:	b510      	push	{r4, lr}
 801987c:	460c      	mov	r4, r1
 801987e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8019882:	f000 f885 	bl	8019990 <_lseek_r>
 8019886:	1c43      	adds	r3, r0, #1
 8019888:	89a3      	ldrh	r3, [r4, #12]
 801988a:	bf15      	itete	ne
 801988c:	6560      	strne	r0, [r4, #84]	; 0x54
 801988e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8019892:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8019896:	81a3      	strheq	r3, [r4, #12]
 8019898:	bf18      	it	ne
 801989a:	81a3      	strhne	r3, [r4, #12]
 801989c:	bd10      	pop	{r4, pc}

0801989e <__sclose>:
 801989e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80198a2:	f000 b831 	b.w	8019908 <_close_r>
	...

080198a8 <_write_r>:
 80198a8:	b538      	push	{r3, r4, r5, lr}
 80198aa:	4d07      	ldr	r5, [pc, #28]	; (80198c8 <_write_r+0x20>)
 80198ac:	4604      	mov	r4, r0
 80198ae:	4608      	mov	r0, r1
 80198b0:	4611      	mov	r1, r2
 80198b2:	2200      	movs	r2, #0
 80198b4:	602a      	str	r2, [r5, #0]
 80198b6:	461a      	mov	r2, r3
 80198b8:	f7e9 ff56 	bl	8003768 <_write>
 80198bc:	1c43      	adds	r3, r0, #1
 80198be:	d102      	bne.n	80198c6 <_write_r+0x1e>
 80198c0:	682b      	ldr	r3, [r5, #0]
 80198c2:	b103      	cbz	r3, 80198c6 <_write_r+0x1e>
 80198c4:	6023      	str	r3, [r4, #0]
 80198c6:	bd38      	pop	{r3, r4, r5, pc}
 80198c8:	20006ec8 	.word	0x20006ec8

080198cc <__assert_func>:
 80198cc:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80198ce:	4614      	mov	r4, r2
 80198d0:	461a      	mov	r2, r3
 80198d2:	4b09      	ldr	r3, [pc, #36]	; (80198f8 <__assert_func+0x2c>)
 80198d4:	681b      	ldr	r3, [r3, #0]
 80198d6:	4605      	mov	r5, r0
 80198d8:	68d8      	ldr	r0, [r3, #12]
 80198da:	b14c      	cbz	r4, 80198f0 <__assert_func+0x24>
 80198dc:	4b07      	ldr	r3, [pc, #28]	; (80198fc <__assert_func+0x30>)
 80198de:	9100      	str	r1, [sp, #0]
 80198e0:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80198e4:	4906      	ldr	r1, [pc, #24]	; (8019900 <__assert_func+0x34>)
 80198e6:	462b      	mov	r3, r5
 80198e8:	f000 f81e 	bl	8019928 <fiprintf>
 80198ec:	f000 f8dd 	bl	8019aaa <abort>
 80198f0:	4b04      	ldr	r3, [pc, #16]	; (8019904 <__assert_func+0x38>)
 80198f2:	461c      	mov	r4, r3
 80198f4:	e7f3      	b.n	80198de <__assert_func+0x12>
 80198f6:	bf00      	nop
 80198f8:	2000065c 	.word	0x2000065c
 80198fc:	0801ad3d 	.word	0x0801ad3d
 8019900:	0801ad4a 	.word	0x0801ad4a
 8019904:	0801ad78 	.word	0x0801ad78

08019908 <_close_r>:
 8019908:	b538      	push	{r3, r4, r5, lr}
 801990a:	4d06      	ldr	r5, [pc, #24]	; (8019924 <_close_r+0x1c>)
 801990c:	2300      	movs	r3, #0
 801990e:	4604      	mov	r4, r0
 8019910:	4608      	mov	r0, r1
 8019912:	602b      	str	r3, [r5, #0]
 8019914:	f7e9 ff44 	bl	80037a0 <_close>
 8019918:	1c43      	adds	r3, r0, #1
 801991a:	d102      	bne.n	8019922 <_close_r+0x1a>
 801991c:	682b      	ldr	r3, [r5, #0]
 801991e:	b103      	cbz	r3, 8019922 <_close_r+0x1a>
 8019920:	6023      	str	r3, [r4, #0]
 8019922:	bd38      	pop	{r3, r4, r5, pc}
 8019924:	20006ec8 	.word	0x20006ec8

08019928 <fiprintf>:
 8019928:	b40e      	push	{r1, r2, r3}
 801992a:	b503      	push	{r0, r1, lr}
 801992c:	4601      	mov	r1, r0
 801992e:	ab03      	add	r3, sp, #12
 8019930:	4805      	ldr	r0, [pc, #20]	; (8019948 <fiprintf+0x20>)
 8019932:	f853 2b04 	ldr.w	r2, [r3], #4
 8019936:	6800      	ldr	r0, [r0, #0]
 8019938:	9301      	str	r3, [sp, #4]
 801993a:	f7ff fe41 	bl	80195c0 <_vfiprintf_r>
 801993e:	b002      	add	sp, #8
 8019940:	f85d eb04 	ldr.w	lr, [sp], #4
 8019944:	b003      	add	sp, #12
 8019946:	4770      	bx	lr
 8019948:	2000065c 	.word	0x2000065c

0801994c <_fstat_r>:
 801994c:	b538      	push	{r3, r4, r5, lr}
 801994e:	4d07      	ldr	r5, [pc, #28]	; (801996c <_fstat_r+0x20>)
 8019950:	2300      	movs	r3, #0
 8019952:	4604      	mov	r4, r0
 8019954:	4608      	mov	r0, r1
 8019956:	4611      	mov	r1, r2
 8019958:	602b      	str	r3, [r5, #0]
 801995a:	f7e9 ff2c 	bl	80037b6 <_fstat>
 801995e:	1c43      	adds	r3, r0, #1
 8019960:	d102      	bne.n	8019968 <_fstat_r+0x1c>
 8019962:	682b      	ldr	r3, [r5, #0]
 8019964:	b103      	cbz	r3, 8019968 <_fstat_r+0x1c>
 8019966:	6023      	str	r3, [r4, #0]
 8019968:	bd38      	pop	{r3, r4, r5, pc}
 801996a:	bf00      	nop
 801996c:	20006ec8 	.word	0x20006ec8

08019970 <_isatty_r>:
 8019970:	b538      	push	{r3, r4, r5, lr}
 8019972:	4d06      	ldr	r5, [pc, #24]	; (801998c <_isatty_r+0x1c>)
 8019974:	2300      	movs	r3, #0
 8019976:	4604      	mov	r4, r0
 8019978:	4608      	mov	r0, r1
 801997a:	602b      	str	r3, [r5, #0]
 801997c:	f7e9 ff2a 	bl	80037d4 <_isatty>
 8019980:	1c43      	adds	r3, r0, #1
 8019982:	d102      	bne.n	801998a <_isatty_r+0x1a>
 8019984:	682b      	ldr	r3, [r5, #0]
 8019986:	b103      	cbz	r3, 801998a <_isatty_r+0x1a>
 8019988:	6023      	str	r3, [r4, #0]
 801998a:	bd38      	pop	{r3, r4, r5, pc}
 801998c:	20006ec8 	.word	0x20006ec8

08019990 <_lseek_r>:
 8019990:	b538      	push	{r3, r4, r5, lr}
 8019992:	4d07      	ldr	r5, [pc, #28]	; (80199b0 <_lseek_r+0x20>)
 8019994:	4604      	mov	r4, r0
 8019996:	4608      	mov	r0, r1
 8019998:	4611      	mov	r1, r2
 801999a:	2200      	movs	r2, #0
 801999c:	602a      	str	r2, [r5, #0]
 801999e:	461a      	mov	r2, r3
 80199a0:	f7e9 ff22 	bl	80037e8 <_lseek>
 80199a4:	1c43      	adds	r3, r0, #1
 80199a6:	d102      	bne.n	80199ae <_lseek_r+0x1e>
 80199a8:	682b      	ldr	r3, [r5, #0]
 80199aa:	b103      	cbz	r3, 80199ae <_lseek_r+0x1e>
 80199ac:	6023      	str	r3, [r4, #0]
 80199ae:	bd38      	pop	{r3, r4, r5, pc}
 80199b0:	20006ec8 	.word	0x20006ec8

080199b4 <__ascii_mbtowc>:
 80199b4:	b082      	sub	sp, #8
 80199b6:	b901      	cbnz	r1, 80199ba <__ascii_mbtowc+0x6>
 80199b8:	a901      	add	r1, sp, #4
 80199ba:	b142      	cbz	r2, 80199ce <__ascii_mbtowc+0x1a>
 80199bc:	b14b      	cbz	r3, 80199d2 <__ascii_mbtowc+0x1e>
 80199be:	7813      	ldrb	r3, [r2, #0]
 80199c0:	600b      	str	r3, [r1, #0]
 80199c2:	7812      	ldrb	r2, [r2, #0]
 80199c4:	1e10      	subs	r0, r2, #0
 80199c6:	bf18      	it	ne
 80199c8:	2001      	movne	r0, #1
 80199ca:	b002      	add	sp, #8
 80199cc:	4770      	bx	lr
 80199ce:	4610      	mov	r0, r2
 80199d0:	e7fb      	b.n	80199ca <__ascii_mbtowc+0x16>
 80199d2:	f06f 0001 	mvn.w	r0, #1
 80199d6:	e7f8      	b.n	80199ca <__ascii_mbtowc+0x16>

080199d8 <memmove>:
 80199d8:	4288      	cmp	r0, r1
 80199da:	b510      	push	{r4, lr}
 80199dc:	eb01 0402 	add.w	r4, r1, r2
 80199e0:	d902      	bls.n	80199e8 <memmove+0x10>
 80199e2:	4284      	cmp	r4, r0
 80199e4:	4623      	mov	r3, r4
 80199e6:	d807      	bhi.n	80199f8 <memmove+0x20>
 80199e8:	1e43      	subs	r3, r0, #1
 80199ea:	42a1      	cmp	r1, r4
 80199ec:	d008      	beq.n	8019a00 <memmove+0x28>
 80199ee:	f811 2b01 	ldrb.w	r2, [r1], #1
 80199f2:	f803 2f01 	strb.w	r2, [r3, #1]!
 80199f6:	e7f8      	b.n	80199ea <memmove+0x12>
 80199f8:	4402      	add	r2, r0
 80199fa:	4601      	mov	r1, r0
 80199fc:	428a      	cmp	r2, r1
 80199fe:	d100      	bne.n	8019a02 <memmove+0x2a>
 8019a00:	bd10      	pop	{r4, pc}
 8019a02:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8019a06:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8019a0a:	e7f7      	b.n	80199fc <memmove+0x24>

08019a0c <_realloc_r>:
 8019a0c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8019a10:	4680      	mov	r8, r0
 8019a12:	4614      	mov	r4, r2
 8019a14:	460e      	mov	r6, r1
 8019a16:	b921      	cbnz	r1, 8019a22 <_realloc_r+0x16>
 8019a18:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8019a1c:	4611      	mov	r1, r2
 8019a1e:	f7fd b987 	b.w	8016d30 <_malloc_r>
 8019a22:	b92a      	cbnz	r2, 8019a30 <_realloc_r+0x24>
 8019a24:	f7fd f91a 	bl	8016c5c <_free_r>
 8019a28:	4625      	mov	r5, r4
 8019a2a:	4628      	mov	r0, r5
 8019a2c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8019a30:	f000 f842 	bl	8019ab8 <_malloc_usable_size_r>
 8019a34:	4284      	cmp	r4, r0
 8019a36:	4607      	mov	r7, r0
 8019a38:	d802      	bhi.n	8019a40 <_realloc_r+0x34>
 8019a3a:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8019a3e:	d812      	bhi.n	8019a66 <_realloc_r+0x5a>
 8019a40:	4621      	mov	r1, r4
 8019a42:	4640      	mov	r0, r8
 8019a44:	f7fd f974 	bl	8016d30 <_malloc_r>
 8019a48:	4605      	mov	r5, r0
 8019a4a:	2800      	cmp	r0, #0
 8019a4c:	d0ed      	beq.n	8019a2a <_realloc_r+0x1e>
 8019a4e:	42bc      	cmp	r4, r7
 8019a50:	4622      	mov	r2, r4
 8019a52:	4631      	mov	r1, r6
 8019a54:	bf28      	it	cs
 8019a56:	463a      	movcs	r2, r7
 8019a58:	f7fd f8ea 	bl	8016c30 <memcpy>
 8019a5c:	4631      	mov	r1, r6
 8019a5e:	4640      	mov	r0, r8
 8019a60:	f7fd f8fc 	bl	8016c5c <_free_r>
 8019a64:	e7e1      	b.n	8019a2a <_realloc_r+0x1e>
 8019a66:	4635      	mov	r5, r6
 8019a68:	e7df      	b.n	8019a2a <_realloc_r+0x1e>
	...

08019a6c <_read_r>:
 8019a6c:	b538      	push	{r3, r4, r5, lr}
 8019a6e:	4d07      	ldr	r5, [pc, #28]	; (8019a8c <_read_r+0x20>)
 8019a70:	4604      	mov	r4, r0
 8019a72:	4608      	mov	r0, r1
 8019a74:	4611      	mov	r1, r2
 8019a76:	2200      	movs	r2, #0
 8019a78:	602a      	str	r2, [r5, #0]
 8019a7a:	461a      	mov	r2, r3
 8019a7c:	f7e9 fe57 	bl	800372e <_read>
 8019a80:	1c43      	adds	r3, r0, #1
 8019a82:	d102      	bne.n	8019a8a <_read_r+0x1e>
 8019a84:	682b      	ldr	r3, [r5, #0]
 8019a86:	b103      	cbz	r3, 8019a8a <_read_r+0x1e>
 8019a88:	6023      	str	r3, [r4, #0]
 8019a8a:	bd38      	pop	{r3, r4, r5, pc}
 8019a8c:	20006ec8 	.word	0x20006ec8

08019a90 <__ascii_wctomb>:
 8019a90:	4603      	mov	r3, r0
 8019a92:	4608      	mov	r0, r1
 8019a94:	b141      	cbz	r1, 8019aa8 <__ascii_wctomb+0x18>
 8019a96:	2aff      	cmp	r2, #255	; 0xff
 8019a98:	d904      	bls.n	8019aa4 <__ascii_wctomb+0x14>
 8019a9a:	228a      	movs	r2, #138	; 0x8a
 8019a9c:	601a      	str	r2, [r3, #0]
 8019a9e:	f04f 30ff 	mov.w	r0, #4294967295
 8019aa2:	4770      	bx	lr
 8019aa4:	700a      	strb	r2, [r1, #0]
 8019aa6:	2001      	movs	r0, #1
 8019aa8:	4770      	bx	lr

08019aaa <abort>:
 8019aaa:	b508      	push	{r3, lr}
 8019aac:	2006      	movs	r0, #6
 8019aae:	f000 f833 	bl	8019b18 <raise>
 8019ab2:	2001      	movs	r0, #1
 8019ab4:	f7e9 fe31 	bl	800371a <_exit>

08019ab8 <_malloc_usable_size_r>:
 8019ab8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8019abc:	1f18      	subs	r0, r3, #4
 8019abe:	2b00      	cmp	r3, #0
 8019ac0:	bfbc      	itt	lt
 8019ac2:	580b      	ldrlt	r3, [r1, r0]
 8019ac4:	18c0      	addlt	r0, r0, r3
 8019ac6:	4770      	bx	lr

08019ac8 <_raise_r>:
 8019ac8:	291f      	cmp	r1, #31
 8019aca:	b538      	push	{r3, r4, r5, lr}
 8019acc:	4604      	mov	r4, r0
 8019ace:	460d      	mov	r5, r1
 8019ad0:	d904      	bls.n	8019adc <_raise_r+0x14>
 8019ad2:	2316      	movs	r3, #22
 8019ad4:	6003      	str	r3, [r0, #0]
 8019ad6:	f04f 30ff 	mov.w	r0, #4294967295
 8019ada:	bd38      	pop	{r3, r4, r5, pc}
 8019adc:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8019ade:	b112      	cbz	r2, 8019ae6 <_raise_r+0x1e>
 8019ae0:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8019ae4:	b94b      	cbnz	r3, 8019afa <_raise_r+0x32>
 8019ae6:	4620      	mov	r0, r4
 8019ae8:	f000 f830 	bl	8019b4c <_getpid_r>
 8019aec:	462a      	mov	r2, r5
 8019aee:	4601      	mov	r1, r0
 8019af0:	4620      	mov	r0, r4
 8019af2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8019af6:	f000 b817 	b.w	8019b28 <_kill_r>
 8019afa:	2b01      	cmp	r3, #1
 8019afc:	d00a      	beq.n	8019b14 <_raise_r+0x4c>
 8019afe:	1c59      	adds	r1, r3, #1
 8019b00:	d103      	bne.n	8019b0a <_raise_r+0x42>
 8019b02:	2316      	movs	r3, #22
 8019b04:	6003      	str	r3, [r0, #0]
 8019b06:	2001      	movs	r0, #1
 8019b08:	e7e7      	b.n	8019ada <_raise_r+0x12>
 8019b0a:	2400      	movs	r4, #0
 8019b0c:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8019b10:	4628      	mov	r0, r5
 8019b12:	4798      	blx	r3
 8019b14:	2000      	movs	r0, #0
 8019b16:	e7e0      	b.n	8019ada <_raise_r+0x12>

08019b18 <raise>:
 8019b18:	4b02      	ldr	r3, [pc, #8]	; (8019b24 <raise+0xc>)
 8019b1a:	4601      	mov	r1, r0
 8019b1c:	6818      	ldr	r0, [r3, #0]
 8019b1e:	f7ff bfd3 	b.w	8019ac8 <_raise_r>
 8019b22:	bf00      	nop
 8019b24:	2000065c 	.word	0x2000065c

08019b28 <_kill_r>:
 8019b28:	b538      	push	{r3, r4, r5, lr}
 8019b2a:	4d07      	ldr	r5, [pc, #28]	; (8019b48 <_kill_r+0x20>)
 8019b2c:	2300      	movs	r3, #0
 8019b2e:	4604      	mov	r4, r0
 8019b30:	4608      	mov	r0, r1
 8019b32:	4611      	mov	r1, r2
 8019b34:	602b      	str	r3, [r5, #0]
 8019b36:	f7e9 fde0 	bl	80036fa <_kill>
 8019b3a:	1c43      	adds	r3, r0, #1
 8019b3c:	d102      	bne.n	8019b44 <_kill_r+0x1c>
 8019b3e:	682b      	ldr	r3, [r5, #0]
 8019b40:	b103      	cbz	r3, 8019b44 <_kill_r+0x1c>
 8019b42:	6023      	str	r3, [r4, #0]
 8019b44:	bd38      	pop	{r3, r4, r5, pc}
 8019b46:	bf00      	nop
 8019b48:	20006ec8 	.word	0x20006ec8

08019b4c <_getpid_r>:
 8019b4c:	f7e9 bdce 	b.w	80036ec <_getpid>

08019b50 <_init>:
 8019b50:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8019b52:	bf00      	nop
 8019b54:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8019b56:	bc08      	pop	{r3}
 8019b58:	469e      	mov	lr, r3
 8019b5a:	4770      	bx	lr

08019b5c <_fini>:
 8019b5c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8019b5e:	bf00      	nop
 8019b60:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8019b62:	bc08      	pop	{r3}
 8019b64:	469e      	mov	lr, r3
 8019b66:	4770      	bx	lr
