<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.1//EN"
  "http://www.w3.org/TR/xhtml11/DTD/xhtml11.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" xml:lang="en">
<head>
<meta name="generator" content="jemdoc, see http://jemdoc.jaboc.net/" />
<meta http-equiv="Content-Type" content="text/html;charset=utf-8" />
<link rel="stylesheet" href="jemdoc.css" type="text/css" />
<title></title>
</head>
<body>
<div id="layout-content">
<h2>CSCI 680: Parallel Computer Architecture, Spring 2017</h2>
<h2>General Information</h2>
<ul>
<li><p>Time and Location: MW 3:30PM-4:50PM, McGL 002</p>
</li>
<li><p>Instructor: Adwait Jog <a href="http://adwaitjog.github.io/" target=&ldquo;blank&rdquo;>(Personal Website)</a></p>
</li>
<li><p>Office hours: MW 5:00PM to 6:30PM or by appointment, McGL 111</p>
</li>
<li><p>Email: adwait@cs.wm.edu <br /></p>
</li>
<li><p>Deadlines: Jan 27 (add/drop deadline) and Mar 17 (withdraw deadline)</p>
</li>
<li><p>Final exam: May 1, Monday, 9 AM to 12:00 noon, McGL 002 (<a href="http://www.wm.edu/offices/registrar/calendarsandexams/examschedules/spring17exam/index.php" target=&ldquo;blank&rdquo;>Final Exam Schedule</a>)</p>
</li>
</ul>
<h2>Prerequisites</h2>
<p>Students are expected to have a good understanding of the basic
computer organization and design, especially of the topics covered
by <a href="http://adwaitjog.github.io/teach/comp_arch_cs424_f16.html" target=&ldquo;blank&rdquo;>CS 424-524, 
Computer Architecture</a>. Please talk to the instructor if you do not 
satisfy this requirement. </p>
<h2>Course Materials</h2>
<p>Most of the material will be based on the research papers. However, the following <i>optional</i> textbook is recommended:
<a href="https://www.amazon.com/Computer-Architecture-Fifth-Quantitative-Approach/dp/012383872X" target=&ldquo;blank&rdquo;>Computer Architecture, 
Fifth Edition: A Quantitative Approach</a></p>
<h2>Course Description</h2>
<p>This course provides an in-depth understanding of the fundamental principles and design trade-offs involved in 
designing modern parallel computing architectures​.​ ​We will also discuss a range of latest papers that have 
appeared in leading international journals and conferences​ to understand ​​​​research issues associated with 
parallel computing​ systems​. Students are expected to read a variety of ​research ​papers, critique them and 
present them in the front of the class. In addition, students are expected to complete a ​semester-long 
research project​, and take a final exam. </p>
<h2>Grade Distribution</h2>
<ul>
<li><p>(I) Paper critiques and Homeworks: 20%</p>
</li>
<li><p>(II) In-Class Presentations: 20%</p>
</li>
<li><p>(III) Semester-long Research Project: 40%</p>
</li>
<li><p>(IV) Final Exam: 20%</p>
</li>
</ul>
<h2>Discussion Forum, Announcements, and Submissions</h2>
<ul>
<li><p>We will extensively use <a href="https://piazza.com/class/ixzae7ucc8rht" target=&ldquo;blank&rdquo;>Piazza</a> for discussions. All announcements
will also be made through Piazza. </p>
</li>
<li><p>Lecture slides from the instructor will be uploaded on Piazza.</p>
</li>
<li><p>Critique and Homework Submissions via hard-copy in the class.</p>
</li>
<li><p>Final Project Report via Email to the Instructor.   </p>
</li>
<li><p>Final grade submission via Banner.</p>
</li>
</ul>
<h2>(I) Paper Critiques and Homeworks</h2>
<p>All students are required to submit a detailed critique for each paper we discuss 
in the class. However, the student who presents the paper in-class is not allowed
to submit the critique for that particular paper. <b>Deadline for critique submission
is one week from when the paper is discussed completely in the class. Please submit
any TEN critiques.</b> </p>
<p><b>Submission Format:</b> Each critique should not exceed one-page and must consists of four 
sections: 1) paper summary (2-3 lines), 2) strengths (2-3 lines), 3) weaknesses (2-3 lines), 
and 4) detailed comments (rest of the page). More details are already discussed in class 
and associated slides are submitted to the box folder (shared with students).</p>
<p>In addition to critiques, instructor may assign some homeworks as well. </p>
<p><i>You are encouraged to discuss the papers and homeworks with each other but should write critiques on your own.</i></p>
<h2>(II) In-Class Presentations </h2>
<p>Each student will present a maximum of two papers throughout the semester. 
If you plan to audit the course, you are required to present at least one paper. When you 
present a paper, be prepared to answer a variety of questions asked by the instructor 
or other fellow students. The goal is to make class lively. A list of papers will be provided
to students. They can choose from that list or come up with their own suggestions. Suggestions
would need approval from the instructor. </p>
<p>I expect students to first present necessary background and then paper 
details. The remaining time will be for discussion driven by the fellow 
students and the instructor. After your presentation is complete, send your 
final slides to the class on Piazza. <br /></p>
<p>During each student presentation, each student (except the presenter) needs to fill the student 
feedback form. The form is available <a href="http://adwaitjog.github.io/docs/misc/feedback_form.pdf" target=&ldquo;blank&rdquo;>here</a>. 
Please make sure you have a hard copy of it for every student presentation. </p>
<h2>(III) Semester-Long Research Project</h2>
<p>Students are expected to perform a semester-long research
project. All projects need to be approved by the instructor. 
Please contact the instructor early to brainstorm potential 
project ideas. <br />
<br />
<b>Project Timeline</b> <br /></p>
<ul>
<li><p><b>Phase 1 &ndash; Project Determination:</b>; Please send an email to the instructor by 
the deadline containing: 1) Project Name (think of this as your paper/report title), 2) Problem Statement, 
3) Expected Infrastructure Platform Required, 4) Possible Outcomes and Deliverables. <br /></p>
</li>
<li><p><b>Phase 2 &ndash; Determination of (more) concrete project goals and Infrastructure Setup</b>;
Please meet the instructor during office hours to discuss the status of your project.</p>
</li>
<li><p><b>Phase 3 &ndash; Motivation Results</b>; Please meet the instructor during office hours 
to discuss the status of your project.</p>
</li>
<li><p><b>Phase 4 &ndash; Final Project Report</b>; Please email your final project report 
in PDF format. Please use the <a href="https://www.computer.org/web/cal" target=&ldquo;blank&rdquo;>IEEE CAL</a> format. 
The PDF should have these sections: 1) Problem Statement, 2)
Introduction, 3) Background and Related Work, 4) Motivation Results, 5) Implementation Details, 6) 
Infrastructure Details, 7) Final Results, and 8) Conclusions.</p>
</li>
</ul>
<h2>(IV) Final Exam</h2>
<p>A comprehensive final exam will be conducted in the finals week (May 1, Monday, 9AM to noon in McGL 002). 
It will cover all the topics covered in the class, including the content covered by the discussed research papers. </p>
<h2>General Areas for In-class Presentations and Projects</h2>
<ul>
<li><p>Core Design</p>
</li>
<li><p>Memory Systems </p>
</li>
<li><p>Near-Data Computing</p>
</li>
<li><p>Accelerators (e.g., GPUs)</p>
</li>
<li><p>Approximate Computing</p>
</li>
<li><p>Emerging Memory/Storage Technologies</p>
</li>
<li><p>Mobile Architectures</p>
</li>
<li><p>Data Center Architectures</p>
</li>
<li><p>Hardware Security</p>
</li>
<li><p>Reliability and Dependable Systems</p>
</li>
<li><p>Emerging Architectures: Quantum and DNA Architectures</p>
</li>
</ul>
<h2>Reading List and Other Resources</h2>
<ul>
<li><p>Complete Reading List can be found <a href="https://docs.google.com/document/d/1lcl65WFP2DR4A92uJaq0ovK2txC4ARCY6hZUPOmwZ7Q/edit?usp=sharing" target=&ldquo;blank&rdquo;>here (Google Doc Link)</a>. The list is currently under construction. <br />
<br />
<br />
<b>Useful Simulators/Tools</b> <br /></p>
</li>
<li><p><a href="http://gem5.org/Main_Page" target=&ldquo;blank&rdquo;>GEM5</a>, A Full System CPU Simulator</p>
</li>
<li><p><a href="http://marss86.org/~marss86/index.php/Home" target=&ldquo;blank&rdquo;>MARSSx86</a>, A Full System CPU Simulator</p>
</li>
<li><p><a href="http://www.hpl.hp.com/research/mcpat/" target=&ldquo;blank&rdquo;>McPAT</a>, A power, area, and timing modeling framework</p>
</li>
<li><p><a href="http://snipersim.org/w/The_Sniper_Multi-Core_Simulator" target=&ldquo;blank&rdquo;>Sniper</a>, A Parallel/Fast CPU Simulator</p>
</li>
<li><p><a href="https://github.com/s5z/zsim" target=&ldquo;blank&rdquo;>zsim</a>, Another Fast CPU Simulator</p>
</li>
<li><p><a href="http://www.gpgpu-sim.org/" target=&ldquo;blank&rdquo;>GPGPU-Sim</a>, A GPU Simulator (models NVIDIA-style GPUs). Also, look at <a href="http://www.gpgpu-sim.org/gpuwattch/" target=&ldquo;blank&rdquo;>GPU-Wattch</a>, A GPU Power Model</p>
</li>
<li><p><a href="https://www.multi2sim.org/" target=&ldquo;blank&rdquo;>Multi2sim</a>, A CPU/GPU Simulator (models AMD-style GPUs)</p>
</li>
<li><p><a href="https://github.com/okayiran/cpugpusim" target=&ldquo;blank&rdquo;>CPU-GPU Simulator</a>, A Trace/Execution Driven CPU-GPU Heterogeneous Architecture Simulator</p>
</li>
<li><p><a href="http://huz123.github.io/gemdroid.htm" target=&ldquo;blank&rdquo;>GemDroid</a>, A Mobile Architecture Simulator (GEM5 + Android Emulator)</p>
</li>
</ul>
<h2>Semester Schedule (Will be updated regularly)</h2>
<center>

<TABLE cellspacing=5 cellpadding=5 border=2>
  <tr><th>Date</th>
  <th>Agenda</th>
  <th>Notes</th>
  </tr>
  <tr bgcolor=cornsilk align=CENTER ><td valign=top>Jan 18&nbsp;</td>
  <td valign=top> Administrativia and Introductions </a></td>
  <td valign=top></td>
  </tr>
  <tr bgcolor=cornsilk align=CENTER ><td valign=top>Jan 23&nbsp;</td>
  <td valign=top> Overview of General Comp. Arch. Research Issues  </a></td>
  <td valign=top></td>
  </tr>
  <tr bgcolor=cornsilk align=CENTER ><td valign=top>Jan 25 &nbsp;</td>
  <td valign=top> Overview of Accelerators </a></td>
  <td valign=top></td>
  </tr>
  <tr bgcolor=cornsilk align=CENTER ><td valign=top>Jan 30 &nbsp;</td>
  <td valign=top> Overview of Approximate Computing  </a></td>
  <td valign=top></td>
  </tr>
  <tr bgcolor=cornsilk align=CENTER ><td valign=top>Feb 1 &nbsp;</td>
  <td valign=top> Overview of Emerging Memory Technology  </a></td>
  <td valign=top></td>
  </tr>
  <tr bgcolor=cornsilk align=CENTER ><td valign=top>Feb 6 &nbsp;</td>
  <td valign=top> HPCA Conference  </a></td>
  <td valign=top></td>
  </tr>
  <tr bgcolor=cornsilk align=CENTER ><td valign=top>Feb 8 &nbsp;</td>
  <td valign=top> HPCA Conference  </a></td>
  <td valign=top></td>
  </tr>
  <tr bgcolor=cornsilk align=CENTER ><td valign=top>Feb 13 &nbsp;</td>
  <td valign=top> Project topic presentations </a></td>
  <td valign=top></td>
  </tr>
  <tr bgcolor=cornsilk align=CENTER ><td valign=top>Feb 15 &nbsp;</td>
  <td valign=top> Overview of Data center research issues </a></td>
  <td valign=top></td>
  </tr>
  <tr bgcolor=cornsilk align=CENTER ><td valign=top>Feb 20 &nbsp;</td>
  <td valign=top> Overview of Mobile research issues </a></td>
  <td valign=top></td>
  </tr>
  <tr bgcolor=cornsilk align=CENTER ><td valign=top>Feb 22 &nbsp;</td>
  <td valign=top> Overview of Reliability and Security research issues </a></td>
  <td valign=top></td>
  </tr>
  <tr bgcolor=cornsilk align=CENTER ><td valign=top>Feb 27 &nbsp;</td>
  <td valign=top> Multiple GPU Application Execution and HW#1 Discussions </a></td>
  <td valign=top> HW#1 is due </td>
  </tr>
  <tr bgcolor=cornsilk align=CENTER ><td valign=top>March 1 &nbsp;</td>
  <td valign=top> Non-traditional Architectures </a></td>
  <td valign=top></td>
  </tr>
  <tr bgcolor=cornsilk align=CENTER ><td valign=top>March 6 &nbsp;</td>
  <td valign=top> Spring break </a></td>
  <td valign=top></td>
  </tr>
  <tr bgcolor=cornsilk align=CENTER ><td valign=top>March 8 &nbsp;</td>
  <td valign=top> Spring break </a></td>
  <td valign=top></td>
  </tr>
  <tr bgcolor=cornsilk align=CENTER ><td valign=top>March 13th&nbsp;</td>
  <td valign=top>Presenter: Tristan Vernon, Papers: [P1] and [P2]</td>
  <td valign=top>&nbsp;</td>
  </tr>
  <tr bgcolor=cornsilk align=CENTER ><td valign=top>March 15th&nbsp;</td>
  <td valign=top>Presenter: Yiyang Zhao, Papers: [P3] and [P4]</td>
  <td valign=top>Review due</td>
  </tr>
  <tr bgcolor=cornsilk align=CENTER ><td valign=top>March 20th&nbsp;</td>
  <td valign=top>Presenter: Fangli Xu, Papers: [P5] and [P6]</td>
  <td valign=top>Review due</td>
  </tr>
  <tr bgcolor=cornsilk align=CENTER ><td valign=top>March 22th&nbsp;</td>
  <td valign=top>Presenter: Linnan Wang, Papers: [P7] and [P8]</td>
  <td valign=top>Review due</td>
  </tr>
  <tr bgcolor=cornsilk align=CENTER ><td valign=top>March 27th&nbsp;</td>
  <td valign=top>Presenter: Project Milestone Presentations </td>
  <td valign=top>Review due</td>
  </tr>
  <tr bgcolor=cornsilk align=CENTER ><td valign=top>March 29th&nbsp;</td>
  <td valign=top>Presenter: Alex Powell, Papers: [P9] and [P10]</td>
  <td valign=top>Review due</td>
  </tr>
  <tr bgcolor=cornsilk align=CENTER ><td valign=top>April 3rd&nbsp;</td>
  <td valign=top>Presenter: Xiaoran Peng, Papers: [P11] and [P12]</td>
  <td valign=top>Review due</td>
  </tr>
  <tr bgcolor=cornsilk align=CENTER ><td valign=top>April 5th&nbsp;</td>
  <td valign=top>Presenter: Corey Ames, Papers: [P13] and [P14]</td>
  <td valign=top>Review due</td>
  </tr>
  <tr bgcolor=cornsilk align=CENTER ><td valign=top>April 10th&nbsp;</td>
  <td valign=top>Presenter: Mohamed Ibrahim, Papers: [P15] and [P16]</td>
  <td valign=top>Review due</td>
  </tr>
  <tr bgcolor=cornsilk align=CENTER ><td valign=top>April 12th&nbsp;</td>
  <td valign=top>Presenter: Hongyuan Liu, Papers: [P17] and [P18]</td>
  <td valign=top>Review due</td>
  </tr>
  <tr bgcolor=cornsilk align=CENTER ><td valign=top>April 17th&nbsp;</td>
  <td valign=top>Presenter: Andrew Sprague, Papers: [P19] and [P20]</td>
  <td valign=top>Review due</td>
  </tr>
  <tr bgcolor=cornsilk align=CENTER ><td valign=top>April 19th&nbsp;</td>
  <td valign=top>Presenter: Gurunath Kadam, Papers: [P21] and [P22]</td>
  <td valign=top>Review due</td>
  </tr>
  <tr bgcolor=cornsilk align=CENTER ><td valign=top>April 24th&nbsp;</td>
  <td valign=top>Final Project and Exam Discussions</td>
  <td valign=top>Review due</td>
  </tr>
  <tr bgcolor=cornsilk align=CENTER ><td valign=top>April 26th&nbsp;</td>
  <td valign=top>Final Project and Exam Discussions</td>
  <td valign=top>Review due</td>
  </tr>
  <tr bgcolor=cornsilk align=CENTER ><td valign=top>May 1&nbsp;</td>
  <td valign=top>Final Exam, Monday, 9 AM to 12:00 noon, McGL 002</td>
  <td valign=top>Review due</td>
  </tr>

</TABLE>

</center>
<h2>Readings</h2>
<ul>
<li><p><b>P1</b>: A DNA-Based Archival Storage System, ASPLOS 2016</p>
</li>
<li><p><b>P2</b>: DNA-based Molecular Architecture with Spatially Localized Components, ISCA 2013</p>
</li>
<li><p><b>P3</b>: A Split Cache Hierarchy for Enabling Data-oriented Optimizations, HPCA 2017</p>
</li>
<li><p><b>P4</b>: Pilot Register File: Energy Efficient Register File for GPUs, HPCA 2017 </p>
</li>
<li><p><b>P5</b>: TABLA: A Unified Template-based Framework for Accelerating Statistical Machine Learning, HPCA 2016</p>
</li>
<li><p><b>P6</b>: vDNN: Virtualized Deep Neural Networks for Scalable, Memory-Efficient Neural Network Design, MICRO 2016</p>
</li>
<li><p><b>P7</b>: Towards Pervasive and User Satisfactory CNN across GPU Microarchitectures, HPCA 2017</p>
</li>
<li><p><b>P8</b>: EIE: Efficient Inference Engine on Compressed Deep Neural Network, ISCA 2016</p>
</li>
<li><p><b>P9</b>: Phase-Aware Optimization in Approximate Computing, CGO 2017</p>
</li>
<li><p><b>P10</b>: Understanding and Optimizing Power Consumption in Memory Networks, HPCA 2017 </p>
</li>
<li><p><b>P11</b>: GPGPU Performance and Power Estimation Using Machine Learning, HPCA 2015</p>
</li>
<li><p><b>P12</b>: Dynamic GPGPU Power Management using Adaptive Model Predictive Control, , HPCA 2017</p>
</li>
<li><p><b>P13</b>: Secure Dynamic Memory Scheduling Against Timing Channel Attacks, HPCA 2017</p>
</li>
<li><p><b>P14</b>: Reliability-Aware Scheduling on Heterogeneous Multicore Processors, HPCA 2017</p>
</li>
<li><p><b>P15</b>: Near-Optimal Access Partitioning for Memory Hierarchies with Multiple Heterogeneous Bandwidth Sources, HPCA 2017 </p>
</li>
<li><p><b>P16</b>: Compute Caches, HPCA 2017</p>
</li>
<li><p><b>P17</b>: Architecting an Energy Efficient DRAM System for GPUs, HPCA 2017 </p>
</li>
<li><p><b>P18</b>: Design and Analysis of an APU for Exascale Computing, HPCA 2017 </p>
</li>
<li><p><b>P19</b>: G-Scalar: Cost-Effective Generalized Scalar Execution Architecture for Power-Efficient GPUs, HPCA 2017</p>
</li>
<li><p><b>P20</b>: Pagoda: Fine-Grained GPU Resource Virtualization for Narrow Tasks, PPoPP 2017 </p>
</li>
<li><p><b>P21</b>: Power Attack Defense: Securing Battery-Backed Data Centers, ISCA 2016</p>
</li>
<li><p><b>P22</b>: Camouflage: Memory Traffic Shaping to Mitigate Timing Attacks, HPCA 2017</p>
</li>
</ul>
<h2>Academic Accommodations</h2>
<p>It is the policy of The College of William and Mary to accommodate 
students with disabilities and qualifying diagnosed conditions in 
accordance with federal and state laws. Any student who feels s/he may 
need an accommodation based on the impact of a learning, psychiatric, 
physical, or chronic health diagnosis should contact Student 
Accessibility Services staff at 757-221-2509 or at sas@wm.edu to 
determine if accommodations are warranted and to obtain an 
official letter of accommodation. For more information, please 
click <a href="http://www.wm.edu/sas" target=&ldquo;blank&rdquo;>here</a>.</p>
<h2>Honor Code</h2>
<p>Students are required to follow the <a href="https://www.wm.edu/offices/deanofstudents/services/studentconduct/studenthandbook/honor_system/index.php" target=&ldquo;blank&rdquo;>Honor System</a> of the College of William and Mary.</p>
<div id="footer">
<div id="footer-text">
Page generated 2019-08-19 09:06:38 EDT, by <a href="https://github.com/wsshin/jemdoc_mathjax" target="blank">jemdoc+MathJax</a>.
</div>
</div>
</div>
</body>
</html>
