// Library - 16nm_Tests, Cell - 10T_TagMem_Test, View - schematic
// LAST TIME SAVED: Apr 11 23:47:11 2015
// NETLIST TIME: Apr 16 20:24:13 2015
`timescale 1ps / 1ps 

module cdsModule_24 ( R0, R1, R_Ack, W_Ack, GoR, GoW, R_Addr, Reset,
     W0, W1, W_Addr );

output  R_Ack, W_Ack;

input  GoR, GoW, Reset;

output [31:0]  R1;
output [31:0]  R0;

input [6:0]  W_Addr;
input [31:0]  W1;
input [6:0]  R_Addr;
input [31:0]  W0;

// Buses in the design

wire  [6:0]  R_AddrT;

wire  [31:0]  W1T;

wire  [31:0]  cdsbus0;

wire  [31:0]  R1T;

wire  [31:0]  W0T;

wire  [31:0]  cdsbus1;

wire  [31:0]  cdsbus2;

wire  [6:0]  W_AddrT;

wire  [6:0]  cdsbus3;

wire  [31:0]  R0T;

wire  [6:0]  cdsbus4;

wire  [31:0]  cdsbus5;

// begin interface element definitions

wire cdsNet2;
wire cdsNet3;
reg mixedNet99998;
reg mixedNet99995;
reg mixedNet99993;
reg mixedNet99990;
reg mixedNet99989;
reg mixedNet99986;
reg mixedNet99985;
reg mixedNet99984;
reg mixedNet99983;
reg mixedNet99981;
reg mixedNet99980;
reg mixedNet99978;
reg mixedNet99975;
reg mixedNet99974;
reg mixedNet99973;
reg mixedNet99970;
reg mixedNet99967;
reg mixedNet99966;
reg mixedNet99965;
reg mixedNet99963;
reg mixedNet99962;
reg mixedNet99961;
reg mixedNet99950;
reg mixedNet99949;
reg mixedNet99948;
reg mixedNet99946;
reg mixedNet99945;
reg mixedNet99943;
reg mixedNet99939;
reg mixedNet99937;
reg mixedNet99934;
reg mixedNet99933;
reg mixedNet99932;
reg mixedNet99930;
reg mixedNet99928;
reg mixedNet99927;
reg mixedNet99926;
reg mixedNet99925;
reg mixedNet99924;
reg mixedNet99923;
reg mixedNet99922;
reg mixedNet99920;
reg mixedNet99915;
reg mixedNet99914;
reg mixedNet99912;
reg mixedNet99910;
reg mixedNet99909;
reg mixedNet99905;
reg mixedNet99904;
reg mixedNet99902;
reg mixedNet99893;
reg mixedNet99891;
reg mixedNet99890;
reg mixedNet99889;
reg mixedNet99888;
reg mixedNet99886;
reg mixedNet99885;
reg mixedNet99884;
reg mixedNet99882;
reg mixedNet99879;
reg mixedNet99877;
reg mixedNet99870;
reg mixedNet99864;
reg mixedNet99858;
reg mixedNet99857;
reg mixedNet99854;
assign cdsbus5[28] = mixedNet99998;
assign cdsbus5[6] = mixedNet99995;
assign cdsbus2[10] = mixedNet99993;
assign cdsbus5[27] = mixedNet99990;
assign cdsbus5[26] = mixedNet99989;
assign cdsbus5[31] = mixedNet99986;
assign cdsbus2[15] = mixedNet99985;
assign cdsbus5[25] = mixedNet99984;
assign cdsbus5[24] = mixedNet99983;
assign cdsbus5[30] = mixedNet99981;
assign cdsbus5[23] = mixedNet99980;
assign cdsbus5[29] = mixedNet99978;
assign cdsbus5[21] = mixedNet99975;
assign cdsbus2[2] = mixedNet99974;
assign cdsbus5[11] = mixedNet99973;
assign cdsbus5[20] = mixedNet99970;
assign cdsbus5[14] = mixedNet99967;
assign cdsbus2[21] = mixedNet99966;
assign cdsbus5[10] = mixedNet99965;
assign cdsbus2[24] = mixedNet99963;
assign cdsbus2[25] = mixedNet99962;
assign cdsbus5[19] = mixedNet99961;
assign cdsbus5[18] = mixedNet99950;
assign cdsbus5[13] = mixedNet99949;
assign cdsbus2[23] = mixedNet99948;
assign cdsbus2[22] = mixedNet99946;
assign cdsbus5[9] = mixedNet99945;
assign cdsbus5[17] = mixedNet99943;
assign cdsbus2[9] = mixedNet99939;
assign cdsbus2[8] = mixedNet99937;
assign cdsbus2[20] = mixedNet99934;
assign cdsbus2[19] = mixedNet99933;
assign cdsNet2 = mixedNet99932;
assign cdsNet3 = mixedNet99930;
assign cdsbus2[14] = mixedNet99928;
assign cdsbus5[16] = mixedNet99927;
assign cdsbus2[1] = mixedNet99926;
assign cdsbus5[12] = mixedNet99925;
assign cdsbus2[26] = mixedNet99924;
assign cdsbus2[0] = mixedNet99923;
assign cdsbus2[18] = mixedNet99922;
assign cdsbus5[15] = mixedNet99920;
assign cdsbus5[4] = mixedNet99915;
assign cdsbus5[3] = mixedNet99914;
assign cdsbus2[17] = mixedNet99912;
assign cdsbus2[5] = mixedNet99910;
assign cdsbus2[4] = mixedNet99909;
assign cdsbus2[30] = mixedNet99905;
assign cdsbus2[3] = mixedNet99904;
assign cdsbus5[2] = mixedNet99902;
assign cdsbus2[29] = mixedNet99893;
assign cdsbus2[28] = mixedNet99891;
assign cdsbus5[5] = mixedNet99890;
assign cdsbus5[7] = mixedNet99889;
assign cdsbus2[27] = mixedNet99888;
assign cdsbus5[22] = mixedNet99886;
assign cdsbus5[8] = mixedNet99885;
assign cdsbus2[7] = mixedNet99884;
assign cdsbus2[31] = mixedNet99882;
assign cdsbus2[11] = mixedNet99879;
assign cdsbus5[0] = mixedNet99877;
assign cdsbus2[6] = mixedNet99870;
assign cdsbus5[1] = mixedNet99864;
assign cdsbus2[16] = mixedNet99858;
assign cdsbus2[12] = mixedNet99857;
assign cdsbus2[13] = mixedNet99854;

// end interface element definitions



specify 
    specparam CDS_LIBNAME  = "16nm_Tests";
    specparam CDS_CELLNAME = "10T_TagMem_Test";
    specparam CDS_VIEWNAME = "schematic";
endspecify

