Analysis & Synthesis Status : Successful - Sun Oct 13 14:22:55 2024
Quartus Prime Version : 20.1.1 Build 720 11/11/2020 SJ Lite Edition
Revision Name : SAP_VERILOG
Top-level Entity Name : sap
Family : MAX 10
Total logic elements : 386
    Total combinational functions : 310
    Dedicated logic registers : 188
Total registers : 188
Total pins : 24
Total virtual pins : 0
Total memory bits : 0
Embedded Multiplier 9-bit elements : 0
Total PLLs : 0
UFM blocks : 0
ADC blocks : 0
