
| Supervisor      | Title                                                                                         | Notes                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 | Publishable? |
| --------------- | --------------------------------------------------------------------------------------------- | --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- | ------------ |
| Paul Kelly      | Fourier Based Prefetcher                                                                      | What it is<br><br>- Explore the idea of treating recent cache-miss deltas as a signal and using spectral analysis (Fourier / Goertzel / related transforms) to extract dominant offsets/strides and drive prefetches.<br>    <br><br>What it entails (day-to-day)<br><br>- Implement a new prefetcher in gem5 (C++) that tracks recent miss deltas and maintains lightweight spectral state.<br>    <br>- Run controlled simulation experiments, collect stats (accuracy, timeliness, DRAM traffic, IPC).<br>    <br>- Iterate on transforms (Goertzel vs. autocorrelation vs. heavy-hitters) and throttling/arbitration policies.<br>    <br>- Write up results and interpret when/how the technique helps.<br>    <br><br>Skills required / developed<br><br>- Moderate → strong C++ (gem5 prefetcher code).<br>    <br>- Data analysis (Python, pandas, plotting).<br>    <br>- Microarchitecture intuition about caches, prefetch timeliness, and MSHR/backpressure.<br>    <br>- Some signal-processing intuition (light): understanding what transforms reveal and how to interpret magnitudes/phase.<br>    <br>- Optional: fixed-point / hardware-feasible thinking if you explore RTL/feasibility.<br>    <br><br>Interests it aligns with<br><br>- Experimental microarchitecture, algorithmic hardware ideas, low-level systems experimentation, and analytically curious problem solving focused on efficiency (bandwidth vs. performance).                                                                                                               |              |
| Paul Kelly      | Prefetcher performance modelling                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       |              |
| Lluis Villanova | A cloud-native mechanism for secure, zero-overhead micro-service communication                | SaaS optimisation. Security and performance tradeoffs, and reducing microarchitectural overheads.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     | Y            |
| Lluis Villanova | A new hardware extension for implementing OS privilege levels with optimal performance        | Reducing hardware overhead when changing privilege levels. Using gem5 to measure the current overhead and explore new hardware features to reduce this overhead.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      |              |
| Lluis Villanova | A new simulation approach for measuring application performance and interference in the cloud | Using Qemu plugin to measure and understand the tradeoffs in performance for how modern systems are implemented.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      |              |
| Lluis Villanova | A universal load-balancing service for the future data center                                 | Load balancing service that runs on top of FracOS which is a distributed operating system.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            |              |
| Lluis Villanova | An automated tool to help optimize cache coherency performance                                | Develop tools to collect memory access information at runtime. This will be used to improve overall system performance by reorganising data structures.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |              |
| Lluis Villanova | Analysing the limits of compute performance via instruction-level parallelism                 | Analyse ILP for large applications including operating systems as well as applications. Explore mechanisms to exploit this ILP.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       |              |
| Paul Kelly      | Extending BranchNet to Large Code Footprint Programs via Simpoint-Level Training              | What it is<br><br>- Adapt BranchNet’s workflow to train multiple lightweight CNN co-predictor models per program phase (simpoint region), then evaluate accuracy gains and study model-switching overheads for large code-footprint apps.<br>    <br><br>What it entails (day-to-day)<br><br>- Toolchain and pipeline work: trace extraction (Pin/Valgrind/DynamoRIO/gem5), simpoint segmentation, prepare per-region training data.<br>    <br>- Modify BranchNet training scripts to automate region-level training and produce per-simpoint weights.<br>    <br>- Evaluate prediction accuracy, simulate hardware weight swaps (using a branch simulator or gem5) and measure performance vs. single global model.<br>    <br>- Lots of data wrangling, scripting, and experiment orchestration.<br>    <br><br>Skills required / developed<br><br>- Python and ML (PyTorch) for training pipelines — moderate ML knowledge (practical, not research-heavy).<br>    <br>- Strong tooling & scripting skills (Docker, Linux, trace formats, automation).<br>    <br>- Good systems/program binary understanding (mapping traces to binary locations).<br>    <br>- Architecture intuition about branches and predictors; experience with simpoint/phase analysis.<br>    <br>- Experimental design and result synthesis.<br>    <br><br>Interests it aligns with<br><br>- Someone who likes tooling, reproducible experiments, ML-for-systems, and engineering workflows that connect offline models to on-chip hardware impact — a good hybrid ML+systems project. |              |
| Paul Kelly      | Evaluating SMB in Gem5                                                                        | What it is<br><br>- Implement SMB (memory renaming / bypass a load by converting it to a register move when a recent store contains the value) inside gem5’s O3 pipeline and evaluate an oracle predictor’s benefits on SPEC2017.<br>    <br><br>What it entails (day-to-day)<br><br>- Deep C++ modifications inside gem5’s O3 CPU: rename stage, LSQ, store/load forwarding mechanics, dynamic inst flags, and wakeup/issue interactions.<br>    <br>- Ensure correctness with speculation, recoveries, and subtle ordering — lots of careful debugging and microbench tests.<br>    <br>- Run heavyweight experiments (SPEC2017), collect and interpret performance stats.<br>    <br>- Potential followups: study realistic predictors after oracle baseline.<br>    <br><br>Skills required / developed<br><br>- Strong C++ systems programming (heavy, low-level).<br>    <br>- Deep understanding of out-of-order pipelines, renaming, memory ordering, LSQ behavior.<br>    <br>- Debugging large codebase and correctness under speculation.<br>    <br>- Experimental setup and performance analysis (Python, data parsing).<br>    <br>- Patience and methodical testing practice.<br>    <br><br>Interests it aligns with<br><br>- You enjoy serious microarchitecture plumbing, building mechanisms that change core pipeline semantics, and producing strong, low-level contributions that could be publishable. This is the “deep gem5 hacking” option.                                                                                                 |              |
