Warning (10268): Verilog HDL information at uart_seg.v(41): always construct contains both blocking and non-blocking assignments File: E:/FPGA/Altera/seg/seg_test_2_1/src/uart_seg.v Line: 41
