!! WARNING !!
"PYTHONPATH" variable is set greater than default max string limit of "519" characters.
Please ignore this, if you have already made changes to your system registry to accept more than
default limit of 519 characters.
!! WARNING !!


****** Vivado v2025.2 (64-bit)
  **** SW Build 6299465 on Fri Nov 14 19:35:11 GMT 2025
  **** IP Build 6300035 on Fri Nov 14 10:48:45 MST 2025
  **** SharedData Build 6298862 on Thu Nov 13 04:50:51 MST 2025
  **** Start of session at: Sun Jan 18 07:00:47 2026
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source c:/Users/user/Desktop/uOttaHack_FPGA/fpga_top/fpga_top.runs/impl_1/.Xil/Vivado-22128-DESKTOP-8UDMB9L/dc_drv.0/dc/debug_ip_core.tcl
# set_param power.BramSDPPropagationFix 1
# set_param project.singleFileAddWarning.threshold 0
# set_param runs.launchOptions { -jobs 4  }
# set_param general.usePosixSpawnForFork 1
# set_param chipscope.maxJobs 2
# set_param physdb.placeDBImplUsesPlaceStorage 0
# set_param power.enableUnconnectedCarry8PinPower 1
# set_param power.enableCarry8RouteBelPower 1
# set_param synth.enableIncremental 0
# set_param power.enableLutRouteBelPower 1
# set_param chipscope.flow 0
# set_param ips.addSpecialDataToCacheID 0
# set script_paths c:/Users/user/Desktop/uOttaHack_FPGA/fpga_top/fpga_top.runs/impl_1/.Xil/Vivado-22128-DESKTOP-8UDMB9L/dbg_hub_CV.0/out/get_cs_ip.tcl
# foreach script_path $script_paths { 
#     source $script_path
#     lappend debug_ip_vlnv $ip_vlnv 
#     lappend debug_ip_module_name $ip_module_name
#     lappend debug_params $params
#     lappend debug_intf_params $intf_params
#     lappend debug_connectivity $connectivity
#     lappend debug_output_xci $output_xci
#     lappend debug_output_dcp $output_dcp
#     lappend debug_output_dir $output_dir
#     lappend debug_synth_opts $synth_opts
#     lappend debug_xdc_files $xdc_files
# }
## set_param power.BramSDPPropagationFix 1
## set_param project.singleFileAddWarning.threshold 0
## set_param runs.launchOptions { -jobs 4  }
## set_param general.usePosixSpawnForFork 1
## set_param chipscope.maxJobs 2
## set_param physdb.placeDBImplUsesPlaceStorage 0
## set_param power.enableUnconnectedCarry8PinPower 1
## set_param power.enableCarry8RouteBelPower 1
## set_param synth.enableIncremental 0
## set_param power.enableLutRouteBelPower 1
## set_param chipscope.flow 0
## set part xczu5ev-fbvb900-2-e
## set board_part_repo_paths {}
## set board_part {}
## set board_connections {}
## set tool_flow Vivado
## set ip_vlnv xilinx.com:ip:xsdbm:3.0
## set ip_module_name dbg_hub
## set params {{{PARAM_VALUE.C_BSCAN_MODE} {false} {PARAM_VALUE.C_BSCAN_MODE_WITH_CORE} {false} {PARAM_VALUE.C_CLK_INPUT_FREQ_HZ} {300000000} {PARAM_VALUE.C_ENABLE_CLK_DIVIDER} {false} {PARAM_VALUE.C_EN_BSCANID_VEC} {false} {PARAM_VALUE.C_NUM_BSCAN_MASTER_PORTS} {0} {PARAM_VALUE.C_TWO_PRIM_MODE} {false} {PARAM_VALUE.C_USER_SCAN_CHAIN} {1} {PARAM_VALUE.C_USE_EXT_BSCAN} {false} {PARAM_VALUE.C_XSDB_NUM_SLAVES} {1}}}
## set intf_params {}
## set connectivity {}
## set output_xci c:/Users/user/Desktop/uOttaHack_FPGA/fpga_top/fpga_top.runs/impl_1/.Xil/Vivado-22128-DESKTOP-8UDMB9L/dbg_hub_CV.0/out/result.xci
## set output_dcp c:/Users/user/Desktop/uOttaHack_FPGA/fpga_top/fpga_top.runs/impl_1/.Xil/Vivado-22128-DESKTOP-8UDMB9L/dbg_hub_CV.0/out/result.dcp
## set output_dir c:/Users/user/Desktop/uOttaHack_FPGA/fpga_top/fpga_top.runs/impl_1/.Xil/Vivado-22128-DESKTOP-8UDMB9L/dbg_hub_CV.0/out
## set ip_repo_paths {}
## set ip_output_repo C:/Users/user/Desktop/uOttaHack_FPGA/fpga_top/fpga_top.cache/ip
## set ip_cache_permissions {read write}
## set oopbus_ip_repo_paths [get_param chipscope.oopbus_ip_repo_paths]
## set synth_opts {}
## set xdc_files {}
# set debug_ip_repo_paths $ip_repo_paths
# set debug_ip_output_repo $ip_output_repo
# set debug_ip_cache_permissions $ip_cache_permissions
# set debug_oopbus_ip_repo_paths [get_param chipscope.oopbus_ip_repo_paths]
# set ordering_constrs 1
# set jobs 2
# source {C:/AMDDesignTools/2025.2/Vivado/scripts/ip/ipxchipscope.tcl}
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'c:/Users/user/Desktop/uOttaHack_FPGA/fpga_top/fpga_top.runs/impl_1/.Xil/Vivado-22128-DESKTOP-8UDMB9L/dc_drv.0/dc'
create_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 545.766 ; gain = 215.336
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/AMDDesignTools/2025.2/Vivado/data/ip'.
IP SYNTH XDC FILES = 
Current synth_xdc_files = 
DBG: creating temporary IP: dbg_hub
c:/Users/user/Desktop/uOttaHack_FPGA/fpga_top/fpga_top.runs/impl_1/.Xil/Vivado-22128-DESKTOP-8UDMB9L/dc_drv.0/dc/prj_ip.srcs/sources_1/ip/dbg_hub/dbg_hub.xci
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'dbg_hub'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'dbg_hub'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'dbg_hub'...
generation completed successfully
Succeeded copying xdc_files
Succeeded copying xci files
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP dbg_hub, cache-ID = 2005789c9a90fa02.
INFO: [InternalMarking_CacheHit-1] dbg_hub 2005789c9a90fa02
# set failed [catch {ipx::chipscope::run_multi_gen_and_synth_ip_core $part $board_part $board_connections $board_part_repo_paths $tool_flow $debug_ip_vlnv $debug_ip_module_name $debug_params $debug_output_xci $debug_output_dcp $debug_output_dir $debug_ip_repo_paths $debug_ip_output_repo $debug_ip_cache_permissions $debug_oopbus_ip_repo_paths $debug_synth_opts $debug_xdc_files $ordering_constrs $jobs} errMessage]
# if { $failed } {
# send_msg_id {IP_Flow 19-3805} ERROR "Failed to generate and synthesize debug IPs. \n $errMessage"
#   exit 1
# }
INFO: [Common 17-206] Exiting Vivado at Sun Jan 18 07:01:01 2026...
