

================================================================
== Vitis HLS Report for 'edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7'
================================================================
* Date:           Wed Nov 19 13:55:04 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        edge_project
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.650 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |           Loop Name           |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- thresh_loop_VITIS_LOOP_58_7  |        ?|        ?|         9|          1|          1|     ?|       yes|
        +-------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      631|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       95|    -|
|Register             |        -|     -|      340|       32|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      340|      758|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------------------+----------+----+---+----+------------+------------+
    |               Variable Name               | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------------------+----------+----+---+----+------------+------------+
    |add_ln57_1_fu_216_p2                       |         +|   0|  0|  70|          63|           1|
    |add_ln57_fu_225_p2                         |         +|   0|  0|  38|          31|           1|
    |add_ln58_fu_341_p2                         |         +|   0|  0|  38|          31|           1|
    |add_ln59_1_fu_335_p2                       |         +|   0|  0|  64|          64|          64|
    |add_ln59_2_fu_301_p2                       |         +|   0|  0|  19|          19|          19|
    |add_ln59_fu_330_p2                         |         +|   0|  0|  64|          64|          64|
    |sub_ln59_1_fu_287_p2                       |         -|   0|  0|  19|          19|          19|
    |sub_ln59_fu_320_p2                         |         -|   0|  0|  49|          42|          42|
    |ap_block_pp0_stage0_01001                  |       and|   0|  0|   2|           1|           1|
    |icmp_ln57_fu_211_p2                        |      icmp|   0|  0|  70|          63|          63|
    |icmp_ln58_fu_206_p2                        |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln60_fu_362_p2                        |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln62_fu_367_p2                        |      icmp|   0|  0|  39|          32|          32|
    |ap_block_pp0_stage0_11001                  |        or|   0|  0|   2|           1|           1|
    |ap_block_state10_pp0_stage0_iter9          |        or|   0|  0|   2|           1|           1|
    |ap_block_state4_io                         |        or|   0|  0|   2|           1|           1|
    |ap_block_state5_io                         |        or|   0|  0|   2|           1|           1|
    |select_ln57_1_fu_239_p3                    |    select|   0|  0|  31|           1|          31|
    |select_ln57_fu_231_p3                      |    select|   0|  0|  31|           1|          31|
    |select_ln62_cast_cast_cast_cast_fu_377_p3  |    select|   0|  0|   7|           1|           7|
    |ap_enable_pp0                              |       xor|   0|  0|   2|           1|           2|
    |xor_ln62_fu_372_p2                         |       xor|   0|  0|   2|           1|           2|
    +-------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                      |          |   0|  0| 631|         502|         448|
    +-------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |c_fu_80                  |   9|          2|   31|         62|
    |gmem_blk_n_AW            |   9|          2|    1|          2|
    |gmem_blk_n_B             |   9|          2|    1|          2|
    |gmem_blk_n_W             |   9|          2|    1|          2|
    |indvar_flatten19_fu_88   |   9|          2|   63|        126|
    |m_axi_gmem_WDATA         |  14|          3|    8|         24|
    |r_fu_84                  |   9|          2|   31|         62|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  95|         21|  139|        286|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------+----+----+-----+-----------+
    |                   Name                  | FF | LUT| Bits| Const Bits|
    +-----------------------------------------+----+----+-----+-----------+
    |add_ln59_1_reg_440                       |  64|   0|   64|          0|
    |ap_CS_fsm                                |   1|   0|    1|          0|
    |ap_done_reg                              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg         |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg         |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg         |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg         |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg         |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg         |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg         |   1|   0|    1|          0|
    |c_fu_80                                  |  31|   0|   31|          0|
    |icmp_ln60_reg_445                        |   1|   0|    1|          0|
    |icmp_ln62_reg_449                        |   1|   0|    1|          0|
    |indvar_flatten19_fu_88                   |  63|   0|   63|          0|
    |r_fu_84                                  |  31|   0|   31|          0|
    |reg_173                                  |  64|   0|   64|          0|
    |select_ln62_cast_cast_cast_cast_reg_454  |   3|   0|    8|          5|
    |icmp_ln60_reg_445                        |  64|  32|    1|          0|
    +-----------------------------------------+----+----+-----+-----------+
    |Total                                    | 340|  32|  282|          5|
    +-----------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------------------------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |                   Source Object                  |    C Type    |
+---------------------+-----+-----+------------+--------------------------------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7|  return value|
|m_axi_gmem_AWVALID   |  out|    1|       m_axi|                                              gmem|       pointer|
|m_axi_gmem_AWREADY   |   in|    1|       m_axi|                                              gmem|       pointer|
|m_axi_gmem_AWADDR    |  out|   64|       m_axi|                                              gmem|       pointer|
|m_axi_gmem_AWID      |  out|    1|       m_axi|                                              gmem|       pointer|
|m_axi_gmem_AWLEN     |  out|   32|       m_axi|                                              gmem|       pointer|
|m_axi_gmem_AWSIZE    |  out|    3|       m_axi|                                              gmem|       pointer|
|m_axi_gmem_AWBURST   |  out|    2|       m_axi|                                              gmem|       pointer|
|m_axi_gmem_AWLOCK    |  out|    2|       m_axi|                                              gmem|       pointer|
|m_axi_gmem_AWCACHE   |  out|    4|       m_axi|                                              gmem|       pointer|
|m_axi_gmem_AWPROT    |  out|    3|       m_axi|                                              gmem|       pointer|
|m_axi_gmem_AWQOS     |  out|    4|       m_axi|                                              gmem|       pointer|
|m_axi_gmem_AWREGION  |  out|    4|       m_axi|                                              gmem|       pointer|
|m_axi_gmem_AWUSER    |  out|    1|       m_axi|                                              gmem|       pointer|
|m_axi_gmem_WVALID    |  out|    1|       m_axi|                                              gmem|       pointer|
|m_axi_gmem_WREADY    |   in|    1|       m_axi|                                              gmem|       pointer|
|m_axi_gmem_WDATA     |  out|    8|       m_axi|                                              gmem|       pointer|
|m_axi_gmem_WSTRB     |  out|    1|       m_axi|                                              gmem|       pointer|
|m_axi_gmem_WLAST     |  out|    1|       m_axi|                                              gmem|       pointer|
|m_axi_gmem_WID       |  out|    1|       m_axi|                                              gmem|       pointer|
|m_axi_gmem_WUSER     |  out|    1|       m_axi|                                              gmem|       pointer|
|m_axi_gmem_ARVALID   |  out|    1|       m_axi|                                              gmem|       pointer|
|m_axi_gmem_ARREADY   |   in|    1|       m_axi|                                              gmem|       pointer|
|m_axi_gmem_ARADDR    |  out|   64|       m_axi|                                              gmem|       pointer|
|m_axi_gmem_ARID      |  out|    1|       m_axi|                                              gmem|       pointer|
|m_axi_gmem_ARLEN     |  out|   32|       m_axi|                                              gmem|       pointer|
|m_axi_gmem_ARSIZE    |  out|    3|       m_axi|                                              gmem|       pointer|
|m_axi_gmem_ARBURST   |  out|    2|       m_axi|                                              gmem|       pointer|
|m_axi_gmem_ARLOCK    |  out|    2|       m_axi|                                              gmem|       pointer|
|m_axi_gmem_ARCACHE   |  out|    4|       m_axi|                                              gmem|       pointer|
|m_axi_gmem_ARPROT    |  out|    3|       m_axi|                                              gmem|       pointer|
|m_axi_gmem_ARQOS     |  out|    4|       m_axi|                                              gmem|       pointer|
|m_axi_gmem_ARREGION  |  out|    4|       m_axi|                                              gmem|       pointer|
|m_axi_gmem_ARUSER    |  out|    1|       m_axi|                                              gmem|       pointer|
|m_axi_gmem_RVALID    |   in|    1|       m_axi|                                              gmem|       pointer|
|m_axi_gmem_RREADY    |  out|    1|       m_axi|                                              gmem|       pointer|
|m_axi_gmem_RDATA     |   in|    8|       m_axi|                                              gmem|       pointer|
|m_axi_gmem_RLAST     |   in|    1|       m_axi|                                              gmem|       pointer|
|m_axi_gmem_RID       |   in|    1|       m_axi|                                              gmem|       pointer|
|m_axi_gmem_RFIFONUM  |   in|   11|       m_axi|                                              gmem|       pointer|
|m_axi_gmem_RUSER     |   in|    1|       m_axi|                                              gmem|       pointer|
|m_axi_gmem_RRESP     |   in|    2|       m_axi|                                              gmem|       pointer|
|m_axi_gmem_BVALID    |   in|    1|       m_axi|                                              gmem|       pointer|
|m_axi_gmem_BREADY    |  out|    1|       m_axi|                                              gmem|       pointer|
|m_axi_gmem_BRESP     |   in|    2|       m_axi|                                              gmem|       pointer|
|m_axi_gmem_BID       |   in|    1|       m_axi|                                              gmem|       pointer|
|m_axi_gmem_BUSER     |   in|    1|       m_axi|                                              gmem|       pointer|
|add_ln27             |   in|   32|     ap_none|                                          add_ln27|        scalar|
|mul_ln27             |   in|   63|     ap_none|                                          mul_ln27|        scalar|
|grad_mag_address0    |  out|   19|   ap_memory|                                          grad_mag|         array|
|grad_mag_ce0         |  out|    1|   ap_memory|                                          grad_mag|         array|
|grad_mag_q0          |   in|   32|   ap_memory|                                          grad_mag|         array|
|out_img              |   in|   64|     ap_none|                                           out_img|        scalar|
|high_thresh          |   in|   32|     ap_none|                                       high_thresh|        scalar|
|low_thresh           |   in|   32|     ap_none|                                        low_thresh|        scalar|
+---------------------+-----+-----+------------+--------------------------------------------------+--------------+

