<profile>

<ReportVersion>
<Version>2012.4</Version>
</ReportVersion>

<UserAssignments>
<unit>ns</unit>
<ProductFamily>kintex7 kintex7_fpv6 zynq zynq_fpv6 </ProductFamily>
<Part>xc7z020clg484-1</Part>
<TopModelName>IDCT_thread</TopModelName>
<TargetClockPeriod>10.00</TargetClockPeriod>
<ClockUncertainty>3.00</ClockUncertainty>
</UserAssignments>

<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<unit>ns</unit>
<EstimatedClockPeriod>6.36</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<unit>clock cycles</unit>
<Best-caseLatency>undef</Best-caseLatency>
<Average-caseLatency>undef</Average-caseLatency>
<Worst-caseLatency>undef</Worst-caseLatency>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<Loop1>
<TripCount>inf</TripCount>
<Latency>undef</Latency>
<IterationLatency>undef</IterationLatency>
<Loop1.1>
<TripCount>1</TripCount>
<Latency>undef</Latency>
<Loop1.1.1>
<TripCount>undef</TripCount>
<Latency>undef</Latency>
</Loop1.1.1>
</Loop1.1>
<Loop1.2>
<TripCount>1</TripCount>
<Latency>undef</Latency>
<Loop1.2.1>
<TripCount>undef</TripCount>
<Latency>undef</Latency>
</Loop1.2.1>
</Loop1.2>
<Loop1.3>
<TripCount>undef</TripCount>
<Latency>undef</Latency>
<Loop1.3.1>
<TripCount>32</TripCount>
<Latency>undef</Latency>
<Loop1.3.1.1>
<TripCount>undef</TripCount>
<Latency>undef</Latency>
</Loop1.3.1.1>
</Loop1.3.1>
<Loop1.3.2>
<TripCount>8</TripCount>
<Latency>248</Latency>
<Loop1.3.2.1>
<TripCount>8</TripCount>
<Latency>16</Latency>
</Loop1.3.2.1>
</Loop1.3.2>
<Loop1.3.3>
<TripCount>8</TripCount>
<Latency>512</Latency>
<Loop1.3.3.1>
<TripCount>8</TripCount>
<Latency>16</Latency>
</Loop1.3.3.1>
<Loop1.3.3.2>
<TripCount>8</TripCount>
<Latency>32</Latency>
</Loop1.3.3.2>
</Loop1.3.3>
<Loop1.3.4>
<TripCount>16</TripCount>
<Latency>undef</Latency>
<Loop1.3.4.1>
<TripCount>undef</TripCount>
<Latency>undef</Latency>
</Loop1.3.4.1>
</Loop1.3.4>
</Loop1.3>
</Loop1>
</SummaryOfLoopLatency>
</PerformanceEstimates>

<AreaEstimates>
<Resources>
<BRAM_18K>4</BRAM_18K>
<DSP48E>56</DSP48E>
<FF>2283</FF>
<LUT>2334</LUT>
<SLICE>0</SLICE>
</Resources>
<AvailableResources>
<BRAM_18K>280</BRAM_18K>
<DSP48E>220</DSP48E>
<FF>106400</FF>
<LUT>53200</LUT>
<SLICE>13300</SLICE>
</AvailableResources>
</AreaEstimates>

<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>IDCT::thread</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol></IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>IDCT::thread</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol></IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ReadEnablePort_0</name>
<Object>ReadEnablePort_0</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_vld</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>ReadEnablePort_0_ap_vld</name>
<Object>ReadEnablePort_0</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_vld</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ReadEmptyPort_0</name>
<Object>ReadEmptyPort_0</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_none</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>ReadDataPort_0</name>
<Object>ReadDataPort_0</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_none</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>WriteEnablePort_0</name>
<Object>WriteEnablePort_0</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_vld</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>WriteEnablePort_0_ap_vld</name>
<Object>WriteEnablePort_0</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_vld</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>WriteFullPort_0</name>
<Object>WriteFullPort_0</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_none</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>WriteDataPort_0</name>
<Object>WriteDataPort_0</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_vld</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>WriteDataPort_0_ap_vld</name>
<Object>WriteDataPort_0</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_vld</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ReadEnablePort_1</name>
<Object>ReadEnablePort_1</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_vld</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>ReadEnablePort_1_ap_vld</name>
<Object>ReadEnablePort_1</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_vld</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ReadEmptyPort_1</name>
<Object>ReadEmptyPort_1</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_none</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>ReadDataPort_1</name>
<Object>ReadDataPort_1</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_none</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
</RtlPorts>
</InterfaceSummary>

</profile>
