Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date              : Thu Jul 10 18:29:20 2025
| Host              : DESKTOP-5G0J4EJ running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file IFM_bd_wrapper_timing_summary_routed.rpt -pb IFM_bd_wrapper_timing_summary_routed.pb -rpx IFM_bd_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design            : IFM_bd_wrapper
| Device            : xczu9eg-ffvb1156
| Speed File        : -2  PRODUCTION 1.30 05-15-2022
| Design State      : Routed
| Temperature Grade : E
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  199         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (33)
6. checking no_output_delay (166)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (33)
-------------------------------
 There are 33 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (166)
---------------------------------
 There are 166 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.289        0.000                      0                25308        0.027        0.000                      0                25308        1.124        0.000                       0                 16527  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 1.666}        3.333           300.030         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 1.289        0.000                      0                25308        0.027        0.000                      0                25308        1.124        0.000                       0                 16527  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk                         
(none)                      clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        1.289ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.027ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.124ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.289ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk rise@3.333ns - clk rise@0.000ns)
  Data Path Delay:        1.939ns  (logic 0.442ns (22.797%)  route 1.497ns (77.203%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns = ( 3.353 - 3.333 ) 
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=16736, unset)        0.030     0.030    <hidden>
    SLICE_X37Y106        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y106        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.078     0.108 r  <hidden>
                         net (fo=2, routed)           0.115     0.223    IFM_bd_i/IFM_1/inst/ifm_struct/envelope_detection/threshold_detection/counter/counter_op_net[1]
    SLICE_X37Y105        LUT4 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.150     0.373 f  IFM_bd_i/IFM_1/inst/ifm_struct/envelope_detection/threshold_detection/counter/accum_reg_39_23[0]_i_4/O
                         net (fo=1, routed)           0.190     0.563    IFM_bd_i/IFM_1/inst/ifm_struct/envelope_detection/threshold_detection/counter/accum_reg_39_23[0]_i_4_n_0
    SLICE_X37Y108        LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.090     0.653 f  IFM_bd_i/IFM_1/inst/ifm_struct/envelope_detection/threshold_detection/counter/accum_reg_39_23[0]_i_1/O
                         net (fo=56, routed)          0.595     1.248    <hidden>
    SLICE_X54Y115        LUT4 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.124     1.372 r  <hidden>
                         net (fo=48, routed)          0.597     1.969    <hidden>
    SLICE_X47Y104        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.333     3.333 r  
                                                      0.000     3.333 r  clk (IN)
                         net (fo=16736, unset)        0.020     3.353    <hidden>
    SLICE_X47Y104        FDRE                                         r  <hidden>
                         clock pessimism              0.000     3.353    
                         clock uncertainty           -0.035     3.318    
    SLICE_X47Y104        FDRE (Setup_HFF2_SLICEL_C_CE)
                                                     -0.060     3.258    <hidden>
  -------------------------------------------------------------------
                         required time                          3.258    
                         arrival time                          -1.969    
  -------------------------------------------------------------------
                         slack                                  1.289    

Slack (MET) :             1.289ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk rise@3.333ns - clk rise@0.000ns)
  Data Path Delay:        1.939ns  (logic 0.442ns (22.797%)  route 1.497ns (77.203%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns = ( 3.353 - 3.333 ) 
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=16736, unset)        0.030     0.030    <hidden>
    SLICE_X37Y106        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y106        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.078     0.108 r  <hidden>
                         net (fo=2, routed)           0.115     0.223    IFM_bd_i/IFM_1/inst/ifm_struct/envelope_detection/threshold_detection/counter/counter_op_net[1]
    SLICE_X37Y105        LUT4 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.150     0.373 f  IFM_bd_i/IFM_1/inst/ifm_struct/envelope_detection/threshold_detection/counter/accum_reg_39_23[0]_i_4/O
                         net (fo=1, routed)           0.190     0.563    IFM_bd_i/IFM_1/inst/ifm_struct/envelope_detection/threshold_detection/counter/accum_reg_39_23[0]_i_4_n_0
    SLICE_X37Y108        LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.090     0.653 f  IFM_bd_i/IFM_1/inst/ifm_struct/envelope_detection/threshold_detection/counter/accum_reg_39_23[0]_i_1/O
                         net (fo=56, routed)          0.595     1.248    <hidden>
    SLICE_X54Y115        LUT4 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.124     1.372 r  <hidden>
                         net (fo=48, routed)          0.597     1.969    <hidden>
    SLICE_X47Y104        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.333     3.333 r  
                                                      0.000     3.333 r  clk (IN)
                         net (fo=16736, unset)        0.020     3.353    <hidden>
    SLICE_X47Y104        FDRE                                         r  <hidden>
                         clock pessimism              0.000     3.353    
                         clock uncertainty           -0.035     3.318    
    SLICE_X47Y104        FDRE (Setup_GFF2_SLICEL_C_CE)
                                                     -0.060     3.258    <hidden>
  -------------------------------------------------------------------
                         required time                          3.258    
                         arrival time                          -1.969    
  -------------------------------------------------------------------
                         slack                                  1.289    

Slack (MET) :             1.367ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk rise@3.333ns - clk rise@0.000ns)
  Data Path Delay:        1.861ns  (logic 0.442ns (23.755%)  route 1.419ns (76.245%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns = ( 3.353 - 3.333 ) 
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=16736, unset)        0.030     0.030    <hidden>
    SLICE_X37Y106        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y106        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.078     0.108 r  <hidden>
                         net (fo=2, routed)           0.115     0.223    IFM_bd_i/IFM_1/inst/ifm_struct/envelope_detection/threshold_detection/counter/counter_op_net[1]
    SLICE_X37Y105        LUT4 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.150     0.373 f  IFM_bd_i/IFM_1/inst/ifm_struct/envelope_detection/threshold_detection/counter/accum_reg_39_23[0]_i_4/O
                         net (fo=1, routed)           0.190     0.563    IFM_bd_i/IFM_1/inst/ifm_struct/envelope_detection/threshold_detection/counter/accum_reg_39_23[0]_i_4_n_0
    SLICE_X37Y108        LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.090     0.653 f  IFM_bd_i/IFM_1/inst/ifm_struct/envelope_detection/threshold_detection/counter/accum_reg_39_23[0]_i_1/O
                         net (fo=56, routed)          0.595     1.248    <hidden>
    SLICE_X54Y115        LUT4 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.124     1.372 r  <hidden>
                         net (fo=48, routed)          0.519     1.891    <hidden>
    SLICE_X45Y106        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.333     3.333 r  
                                                      0.000     3.333 r  clk (IN)
                         net (fo=16736, unset)        0.020     3.353    <hidden>
    SLICE_X45Y106        FDRE                                         r  <hidden>
                         clock pessimism              0.000     3.353    
                         clock uncertainty           -0.035     3.318    
    SLICE_X45Y106        FDRE (Setup_HFF2_SLICEL_C_CE)
                                                     -0.060     3.258    <hidden>
  -------------------------------------------------------------------
                         required time                          3.258    
                         arrival time                          -1.891    
  -------------------------------------------------------------------
                         slack                                  1.367    

Slack (MET) :             1.367ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk rise@3.333ns - clk rise@0.000ns)
  Data Path Delay:        1.861ns  (logic 0.442ns (23.755%)  route 1.419ns (76.245%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns = ( 3.353 - 3.333 ) 
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=16736, unset)        0.030     0.030    <hidden>
    SLICE_X37Y106        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y106        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.078     0.108 r  <hidden>
                         net (fo=2, routed)           0.115     0.223    IFM_bd_i/IFM_1/inst/ifm_struct/envelope_detection/threshold_detection/counter/counter_op_net[1]
    SLICE_X37Y105        LUT4 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.150     0.373 f  IFM_bd_i/IFM_1/inst/ifm_struct/envelope_detection/threshold_detection/counter/accum_reg_39_23[0]_i_4/O
                         net (fo=1, routed)           0.190     0.563    IFM_bd_i/IFM_1/inst/ifm_struct/envelope_detection/threshold_detection/counter/accum_reg_39_23[0]_i_4_n_0
    SLICE_X37Y108        LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.090     0.653 f  IFM_bd_i/IFM_1/inst/ifm_struct/envelope_detection/threshold_detection/counter/accum_reg_39_23[0]_i_1/O
                         net (fo=56, routed)          0.595     1.248    <hidden>
    SLICE_X54Y115        LUT4 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.124     1.372 r  <hidden>
                         net (fo=48, routed)          0.519     1.891    <hidden>
    SLICE_X45Y106        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.333     3.333 r  
                                                      0.000     3.333 r  clk (IN)
                         net (fo=16736, unset)        0.020     3.353    <hidden>
    SLICE_X45Y106        FDRE                                         r  <hidden>
                         clock pessimism              0.000     3.353    
                         clock uncertainty           -0.035     3.318    
    SLICE_X45Y106        FDRE (Setup_GFF2_SLICEL_C_CE)
                                                     -0.060     3.258    <hidden>
  -------------------------------------------------------------------
                         required time                          3.258    
                         arrival time                          -1.891    
  -------------------------------------------------------------------
                         slack                                  1.367    

Slack (MET) :             1.367ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk rise@3.333ns - clk rise@0.000ns)
  Data Path Delay:        1.861ns  (logic 0.442ns (23.755%)  route 1.419ns (76.245%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns = ( 3.353 - 3.333 ) 
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=16736, unset)        0.030     0.030    <hidden>
    SLICE_X37Y106        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y106        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.078     0.108 r  <hidden>
                         net (fo=2, routed)           0.115     0.223    IFM_bd_i/IFM_1/inst/ifm_struct/envelope_detection/threshold_detection/counter/counter_op_net[1]
    SLICE_X37Y105        LUT4 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.150     0.373 f  IFM_bd_i/IFM_1/inst/ifm_struct/envelope_detection/threshold_detection/counter/accum_reg_39_23[0]_i_4/O
                         net (fo=1, routed)           0.190     0.563    IFM_bd_i/IFM_1/inst/ifm_struct/envelope_detection/threshold_detection/counter/accum_reg_39_23[0]_i_4_n_0
    SLICE_X37Y108        LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.090     0.653 f  IFM_bd_i/IFM_1/inst/ifm_struct/envelope_detection/threshold_detection/counter/accum_reg_39_23[0]_i_1/O
                         net (fo=56, routed)          0.595     1.248    <hidden>
    SLICE_X54Y115        LUT4 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.124     1.372 r  <hidden>
                         net (fo=48, routed)          0.519     1.891    <hidden>
    SLICE_X45Y106        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.333     3.333 r  
                                                      0.000     3.333 r  clk (IN)
                         net (fo=16736, unset)        0.020     3.353    <hidden>
    SLICE_X45Y106        FDRE                                         r  <hidden>
                         clock pessimism              0.000     3.353    
                         clock uncertainty           -0.035     3.318    
    SLICE_X45Y106        FDRE (Setup_FFF2_SLICEL_C_CE)
                                                     -0.060     3.258    <hidden>
  -------------------------------------------------------------------
                         required time                          3.258    
                         arrival time                          -1.891    
  -------------------------------------------------------------------
                         slack                                  1.367    

Slack (MET) :             1.367ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk rise@3.333ns - clk rise@0.000ns)
  Data Path Delay:        1.861ns  (logic 0.442ns (23.755%)  route 1.419ns (76.245%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns = ( 3.353 - 3.333 ) 
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=16736, unset)        0.030     0.030    <hidden>
    SLICE_X37Y106        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y106        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.078     0.108 r  <hidden>
                         net (fo=2, routed)           0.115     0.223    IFM_bd_i/IFM_1/inst/ifm_struct/envelope_detection/threshold_detection/counter/counter_op_net[1]
    SLICE_X37Y105        LUT4 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.150     0.373 f  IFM_bd_i/IFM_1/inst/ifm_struct/envelope_detection/threshold_detection/counter/accum_reg_39_23[0]_i_4/O
                         net (fo=1, routed)           0.190     0.563    IFM_bd_i/IFM_1/inst/ifm_struct/envelope_detection/threshold_detection/counter/accum_reg_39_23[0]_i_4_n_0
    SLICE_X37Y108        LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.090     0.653 f  IFM_bd_i/IFM_1/inst/ifm_struct/envelope_detection/threshold_detection/counter/accum_reg_39_23[0]_i_1/O
                         net (fo=56, routed)          0.595     1.248    <hidden>
    SLICE_X54Y115        LUT4 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.124     1.372 r  <hidden>
                         net (fo=48, routed)          0.519     1.891    <hidden>
    SLICE_X45Y106        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.333     3.333 r  
                                                      0.000     3.333 r  clk (IN)
                         net (fo=16736, unset)        0.020     3.353    <hidden>
    SLICE_X45Y106        FDRE                                         r  <hidden>
                         clock pessimism              0.000     3.353    
                         clock uncertainty           -0.035     3.318    
    SLICE_X45Y106        FDRE (Setup_EFF2_SLICEL_C_CE)
                                                     -0.060     3.258    <hidden>
  -------------------------------------------------------------------
                         required time                          3.258    
                         arrival time                          -1.891    
  -------------------------------------------------------------------
                         slack                                  1.367    

Slack (MET) :             1.415ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk rise@3.333ns - clk rise@0.000ns)
  Data Path Delay:        1.813ns  (logic 0.442ns (24.382%)  route 1.371ns (75.618%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns = ( 3.353 - 3.333 ) 
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=16736, unset)        0.030     0.030    <hidden>
    SLICE_X37Y106        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y106        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.078     0.108 r  <hidden>
                         net (fo=2, routed)           0.115     0.223    IFM_bd_i/IFM_1/inst/ifm_struct/envelope_detection/threshold_detection/counter/counter_op_net[1]
    SLICE_X37Y105        LUT4 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.150     0.373 f  IFM_bd_i/IFM_1/inst/ifm_struct/envelope_detection/threshold_detection/counter/accum_reg_39_23[0]_i_4/O
                         net (fo=1, routed)           0.190     0.563    IFM_bd_i/IFM_1/inst/ifm_struct/envelope_detection/threshold_detection/counter/accum_reg_39_23[0]_i_4_n_0
    SLICE_X37Y108        LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.090     0.653 f  IFM_bd_i/IFM_1/inst/ifm_struct/envelope_detection/threshold_detection/counter/accum_reg_39_23[0]_i_1/O
                         net (fo=56, routed)          0.595     1.248    <hidden>
    SLICE_X54Y115        LUT4 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.124     1.372 r  <hidden>
                         net (fo=48, routed)          0.471     1.843    <hidden>
    SLICE_X47Y112        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.333     3.333 r  
                                                      0.000     3.333 r  clk (IN)
                         net (fo=16736, unset)        0.020     3.353    <hidden>
    SLICE_X47Y112        FDRE                                         r  <hidden>
                         clock pessimism              0.000     3.353    
                         clock uncertainty           -0.035     3.318    
    SLICE_X47Y112        FDRE (Setup_HFF2_SLICEL_C_CE)
                                                     -0.060     3.258    <hidden>
  -------------------------------------------------------------------
                         required time                          3.258    
                         arrival time                          -1.843    
  -------------------------------------------------------------------
                         slack                                  1.415    

Slack (MET) :             1.415ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk rise@3.333ns - clk rise@0.000ns)
  Data Path Delay:        1.813ns  (logic 0.442ns (24.382%)  route 1.371ns (75.618%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns = ( 3.353 - 3.333 ) 
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=16736, unset)        0.030     0.030    <hidden>
    SLICE_X37Y106        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y106        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.078     0.108 r  <hidden>
                         net (fo=2, routed)           0.115     0.223    IFM_bd_i/IFM_1/inst/ifm_struct/envelope_detection/threshold_detection/counter/counter_op_net[1]
    SLICE_X37Y105        LUT4 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.150     0.373 f  IFM_bd_i/IFM_1/inst/ifm_struct/envelope_detection/threshold_detection/counter/accum_reg_39_23[0]_i_4/O
                         net (fo=1, routed)           0.190     0.563    IFM_bd_i/IFM_1/inst/ifm_struct/envelope_detection/threshold_detection/counter/accum_reg_39_23[0]_i_4_n_0
    SLICE_X37Y108        LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.090     0.653 f  IFM_bd_i/IFM_1/inst/ifm_struct/envelope_detection/threshold_detection/counter/accum_reg_39_23[0]_i_1/O
                         net (fo=56, routed)          0.595     1.248    <hidden>
    SLICE_X54Y115        LUT4 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.124     1.372 r  <hidden>
                         net (fo=48, routed)          0.471     1.843    <hidden>
    SLICE_X47Y112        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.333     3.333 r  
                                                      0.000     3.333 r  clk (IN)
                         net (fo=16736, unset)        0.020     3.353    <hidden>
    SLICE_X47Y112        FDRE                                         r  <hidden>
                         clock pessimism              0.000     3.353    
                         clock uncertainty           -0.035     3.318    
    SLICE_X47Y112        FDRE (Setup_GFF2_SLICEL_C_CE)
                                                     -0.060     3.258    <hidden>
  -------------------------------------------------------------------
                         required time                          3.258    
                         arrival time                          -1.843    
  -------------------------------------------------------------------
                         slack                                  1.415    

Slack (MET) :             1.415ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk rise@3.333ns - clk rise@0.000ns)
  Data Path Delay:        1.813ns  (logic 0.442ns (24.382%)  route 1.371ns (75.618%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns = ( 3.353 - 3.333 ) 
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=16736, unset)        0.030     0.030    <hidden>
    SLICE_X37Y106        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y106        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.078     0.108 r  <hidden>
                         net (fo=2, routed)           0.115     0.223    IFM_bd_i/IFM_1/inst/ifm_struct/envelope_detection/threshold_detection/counter/counter_op_net[1]
    SLICE_X37Y105        LUT4 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.150     0.373 f  IFM_bd_i/IFM_1/inst/ifm_struct/envelope_detection/threshold_detection/counter/accum_reg_39_23[0]_i_4/O
                         net (fo=1, routed)           0.190     0.563    IFM_bd_i/IFM_1/inst/ifm_struct/envelope_detection/threshold_detection/counter/accum_reg_39_23[0]_i_4_n_0
    SLICE_X37Y108        LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.090     0.653 f  IFM_bd_i/IFM_1/inst/ifm_struct/envelope_detection/threshold_detection/counter/accum_reg_39_23[0]_i_1/O
                         net (fo=56, routed)          0.595     1.248    <hidden>
    SLICE_X54Y115        LUT4 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.124     1.372 r  <hidden>
                         net (fo=48, routed)          0.471     1.843    <hidden>
    SLICE_X47Y112        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.333     3.333 r  
                                                      0.000     3.333 r  clk (IN)
                         net (fo=16736, unset)        0.020     3.353    <hidden>
    SLICE_X47Y112        FDRE                                         r  <hidden>
                         clock pessimism              0.000     3.353    
                         clock uncertainty           -0.035     3.318    
    SLICE_X47Y112        FDRE (Setup_FFF2_SLICEL_C_CE)
                                                     -0.060     3.258    <hidden>
  -------------------------------------------------------------------
                         required time                          3.258    
                         arrival time                          -1.843    
  -------------------------------------------------------------------
                         slack                                  1.415    

Slack (MET) :             1.419ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk rise@3.333ns - clk rise@0.000ns)
  Data Path Delay:        1.832ns  (logic 0.548ns (29.920%)  route 1.284ns (70.080%))
  Logic Levels:           8  (CARRY8=7 LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.043ns = ( 3.376 - 3.333 ) 
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=16736, unset)        0.030     0.030    <hidden>
    SLICE_X52Y58         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y58         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.076     0.106 r  <hidden>
                         net (fo=139, routed)         0.734     0.840    <hidden>
    SLICE_X54Y56         LUT3 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.124     0.964 r  <hidden>
                         net (fo=1, routed)           0.009     0.973    <hidden>
    SLICE_X54Y56         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     1.163 r  <hidden>
                         net (fo=1, routed)           0.026     1.189    <hidden>
    SLICE_X54Y57         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     1.204 r  <hidden>
                         net (fo=1, routed)           0.026     1.230    <hidden>
    SLICE_X54Y58         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     1.245 r  <hidden>
                         net (fo=1, routed)           0.026     1.271    <hidden>
    SLICE_X54Y59         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     1.286 r  <hidden>
                         net (fo=1, routed)           0.026     1.312    <hidden>
    SLICE_X54Y60         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     1.327 r  <hidden>
                         net (fo=1, routed)           0.026     1.353    <hidden>
    SLICE_X54Y61         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     1.368 r  <hidden>
                         net (fo=1, routed)           0.026     1.394    <hidden>
    SLICE_X54Y62         CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.083     1.477 r  <hidden>
                         net (fo=2, routed)           0.385     1.862    <hidden>
    SLICE_X50Y61         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.333     3.333 r  
                                                      0.000     3.333 r  clk (IN)
                         net (fo=16736, unset)        0.043     3.376    <hidden>
    SLICE_X50Y61         SRL16E                                       r  <hidden>
                         clock pessimism              0.000     3.376    
                         clock uncertainty           -0.035     3.341    
    SLICE_X50Y61         SRL16E (Setup_D6LUT_SLICEM_CLK_D)
                                                     -0.060     3.281    <hidden>
  -------------------------------------------------------------------
                         required time                          3.281    
                         arrival time                          -1.862    
  -------------------------------------------------------------------
                         slack                                  1.419    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.100ns  (logic 0.039ns (39.124%)  route 0.061ns (60.876%))
  Logic Levels:           0  
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.039ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=16736, unset)        0.012     0.012    <hidden>
    SLICE_X63Y93         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y93         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.051 r  <hidden>
                         net (fo=2, routed)           0.061     0.112    <hidden>
    SLICE_X64Y93         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=16736, unset)        0.039     0.039    <hidden>
    SLICE_X64Y93         SRL16E                                       r  <hidden>
                         clock pessimism              0.000     0.039    
    SLICE_X64Y93         SRL16E (Hold_C5LUT_SLICEM_CLK_D)
                                                      0.046     0.085    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.085    
                         arrival time                           0.112    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 IFM_bd_i/IFM_1/inst/ifm_struct/envelope_detection/threshold_detection/imag_component/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[5].has_latency.u2/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            IFM_bd_i/IFM_1/inst/ifm_struct/envelope_detection/envelope_detection/d1_1/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[5].has_latency.u2/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.086ns  (logic 0.039ns (45.517%)  route 0.047ns (54.483%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=16736, unset)        0.013     0.013    IFM_bd_i/IFM_1/inst/ifm_struct/envelope_detection/threshold_detection/imag_component/srl_delay.reg1/has_only_1.srlc33e_array0/clk
    SLICE_X48Y76         FDRE                                         r  IFM_bd_i/IFM_1/inst/ifm_struct/envelope_detection/threshold_detection/imag_component/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[5].has_latency.u2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y76         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     0.052 r  IFM_bd_i/IFM_1/inst/ifm_struct/envelope_detection/threshold_detection/imag_component/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[5].has_latency.u2/Q
                         net (fo=3, routed)           0.047     0.099    IFM_bd_i/IFM_1/inst/ifm_struct/envelope_detection/envelope_detection/d1_1/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[15].has_latency.u2_0[5]
    SLICE_X48Y76         FDRE                                         r  IFM_bd_i/IFM_1/inst/ifm_struct/envelope_detection/envelope_detection/d1_1/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[5].has_latency.u2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=16736, unset)        0.019     0.019    IFM_bd_i/IFM_1/inst/ifm_struct/envelope_detection/envelope_detection/d1_1/srl_delay.reg1/has_only_1.srlc33e_array0/clk
    SLICE_X48Y76         FDRE                                         r  IFM_bd_i/IFM_1/inst/ifm_struct/envelope_detection/envelope_detection/d1_1/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[5].has_latency.u2/C
                         clock pessimism              0.000     0.019    
    SLICE_X48Y76         FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.046     0.065    IFM_bd_i/IFM_1/inst/ifm_struct/envelope_detection/envelope_detection/d1_1/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[5].has_latency.u2
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.099    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 IFM_bd_i/IFM_1/inst/ifm_struct/envelope_detection/threshold_detection/real_component/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[12].has_latency.u2/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            IFM_bd_i/IFM_1/inst/ifm_struct/envelope_detection/envelope_detection/d1_x0/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[12].has_latency.u2/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.086ns  (logic 0.039ns (45.517%)  route 0.047ns (54.483%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=16736, unset)        0.013     0.013    IFM_bd_i/IFM_1/inst/ifm_struct/envelope_detection/threshold_detection/real_component/srl_delay.reg1/has_only_1.srlc33e_array0/clk
    SLICE_X51Y69         FDRE                                         r  IFM_bd_i/IFM_1/inst/ifm_struct/envelope_detection/threshold_detection/real_component/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[12].has_latency.u2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y69         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     0.052 r  IFM_bd_i/IFM_1/inst/ifm_struct/envelope_detection/threshold_detection/real_component/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[12].has_latency.u2/Q
                         net (fo=3, routed)           0.047     0.099    IFM_bd_i/IFM_1/inst/ifm_struct/envelope_detection/envelope_detection/d1_x0/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[15].has_latency.u2_0[12]
    SLICE_X51Y69         FDRE                                         r  IFM_bd_i/IFM_1/inst/ifm_struct/envelope_detection/envelope_detection/d1_x0/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[12].has_latency.u2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=16736, unset)        0.019     0.019    IFM_bd_i/IFM_1/inst/ifm_struct/envelope_detection/envelope_detection/d1_x0/srl_delay.reg1/has_only_1.srlc33e_array0/clk
    SLICE_X51Y69         FDRE                                         r  IFM_bd_i/IFM_1/inst/ifm_struct/envelope_detection/envelope_detection/d1_x0/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[12].has_latency.u2/C
                         clock pessimism              0.000     0.019    
    SLICE_X51Y69         FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.046     0.065    IFM_bd_i/IFM_1/inst/ifm_struct/envelope_detection/envelope_detection/d1_x0/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[12].has_latency.u2
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.099    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.122ns  (logic 0.041ns (33.607%)  route 0.081ns (66.393%))
  Logic Levels:           0  
  Clock Path Skew:        0.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.039ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=16736, unset)        0.013     0.013    <hidden>
    SLICE_X52Y56         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y56         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.041     0.054 r  <hidden>
                         net (fo=1, routed)           0.081     0.135    <hidden>
    SLICE_X52Y53         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=16736, unset)        0.039     0.039    <hidden>
    SLICE_X52Y53         SRL16E                                       r  <hidden>
                         clock pessimism              0.000     0.039    
    SLICE_X52Y53         SRL16E (Hold_H5LUT_SLICEM_CLK_D)
                                                      0.062     0.101    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.101    
                         arrival time                           0.135    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 IFM_bd_i/IFM_1/inst/ifm_struct/envelope_detection/threshold_detection/real_component/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[14].has_latency.u2/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            IFM_bd_i/IFM_1/inst/ifm_struct/envelope_detection/envelope_detection/d1_x0/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[14].has_latency.u2/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.088ns  (logic 0.039ns (44.135%)  route 0.049ns (55.865%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=16736, unset)        0.013     0.013    IFM_bd_i/IFM_1/inst/ifm_struct/envelope_detection/threshold_detection/real_component/srl_delay.reg1/has_only_1.srlc33e_array0/clk
    SLICE_X51Y71         FDRE                                         r  IFM_bd_i/IFM_1/inst/ifm_struct/envelope_detection/threshold_detection/real_component/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[14].has_latency.u2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y71         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     0.052 r  IFM_bd_i/IFM_1/inst/ifm_struct/envelope_detection/threshold_detection/real_component/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[14].has_latency.u2/Q
                         net (fo=3, routed)           0.049     0.101    IFM_bd_i/IFM_1/inst/ifm_struct/envelope_detection/envelope_detection/d1_x0/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[15].has_latency.u2_0[14]
    SLICE_X51Y71         FDRE                                         r  IFM_bd_i/IFM_1/inst/ifm_struct/envelope_detection/envelope_detection/d1_x0/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[14].has_latency.u2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=16736, unset)        0.019     0.019    IFM_bd_i/IFM_1/inst/ifm_struct/envelope_detection/envelope_detection/d1_x0/srl_delay.reg1/has_only_1.srlc33e_array0/clk
    SLICE_X51Y71         FDRE                                         r  IFM_bd_i/IFM_1/inst/ifm_struct/envelope_detection/envelope_detection/d1_x0/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[14].has_latency.u2/C
                         clock pessimism              0.000     0.019    
    SLICE_X51Y71         FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.046     0.065    IFM_bd_i/IFM_1/inst/ifm_struct/envelope_detection/envelope_detection/d1_x0/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[14].has_latency.u2
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.101    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 IFM_bd_i/IFM_1/inst/ifm_struct/x4_delay_instantenous_frequency/delay1/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[0].has_latency.u2/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            IFM_bd_i/IFM_1/inst/ifm_struct/x2_delay_avarage_freq1/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[0].has_latency.u2/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.092ns  (logic 0.037ns (40.356%)  route 0.055ns (59.644%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=16736, unset)        0.013     0.013    IFM_bd_i/IFM_1/inst/ifm_struct/x4_delay_instantenous_frequency/delay1/srl_delay.reg1/has_only_1.srlc33e_array0/clk
    SLICE_X55Y83         FDRE                                         r  IFM_bd_i/IFM_1/inst/ifm_struct/x4_delay_instantenous_frequency/delay1/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[0].has_latency.u2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y83         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     0.050 r  IFM_bd_i/IFM_1/inst/ifm_struct/x4_delay_instantenous_frequency/delay1/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[0].has_latency.u2/Q
                         net (fo=83, routed)          0.055     0.105    IFM_bd_i/IFM_1/inst/ifm_struct/x2_delay_avarage_freq1/delay/srl_delay.reg1/has_only_1.srlc33e_array0/delay1_q_net
    SLICE_X55Y83         FDRE                                         r  IFM_bd_i/IFM_1/inst/ifm_struct/x2_delay_avarage_freq1/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[0].has_latency.u2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=16736, unset)        0.019     0.019    IFM_bd_i/IFM_1/inst/ifm_struct/x2_delay_avarage_freq1/delay/srl_delay.reg1/has_only_1.srlc33e_array0/clk
    SLICE_X55Y83         FDRE                                         r  IFM_bd_i/IFM_1/inst/ifm_struct/x2_delay_avarage_freq1/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[0].has_latency.u2/C
                         clock pessimism              0.000     0.019    
    SLICE_X55Y83         FDRE (Hold_EFF_SLICEM_C_D)
                                                      0.046     0.065    IFM_bd_i/IFM_1/inst/ifm_struct/x2_delay_avarage_freq1/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[0].has_latency.u2
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.105    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.093ns  (logic 0.039ns (41.935%)  route 0.054ns (58.065%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=16736, unset)        0.013     0.013    <hidden>
    SLICE_X58Y111        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y111        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.039     0.052 r  <hidden>
                         net (fo=1, routed)           0.054     0.106    <hidden>
    SLICE_X59Y111        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=16736, unset)        0.018     0.018    <hidden>
    SLICE_X59Y111        FDRE                                         r  <hidden>
                         clock pessimism              0.000     0.018    
    SLICE_X59Y111        FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     0.065    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.106    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.039ns (41.489%)  route 0.055ns (58.511%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=16736, unset)        0.013     0.013    <hidden>
    SLICE_X53Y128        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y128        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     0.052 r  <hidden>
                         net (fo=1, routed)           0.055     0.107    <hidden>
    SLICE_X54Y128        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=16736, unset)        0.018     0.018    <hidden>
    SLICE_X54Y128        FDRE                                         r  <hidden>
                         clock pessimism              0.000     0.018    
    SLICE_X54Y128        FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     0.065    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.107    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.095ns  (logic 0.039ns (41.053%)  route 0.056ns (58.947%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=16736, unset)        0.012     0.012    <hidden>
    SLICE_X54Y115        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y115        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.051 r  <hidden>
                         net (fo=1, routed)           0.056     0.107    <hidden>
    SLICE_X54Y114        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=16736, unset)        0.018     0.018    <hidden>
    SLICE_X54Y114        FDRE                                         r  <hidden>
                         clock pessimism              0.000     0.018    
    SLICE_X54Y114        FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     0.065    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.107    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 IFM_bd_i/IFM_1/inst/ifm_struct/x2_delay_avarage_freq1/accumulator1/accum_reg_39_23_reg[61]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.095ns  (logic 0.037ns (38.810%)  route 0.058ns (61.190%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=16736, unset)        0.013     0.013    IFM_bd_i/IFM_1/inst/ifm_struct/x2_delay_avarage_freq1/accumulator1/clk
    SLICE_X58Y78         FDRE                                         r  IFM_bd_i/IFM_1/inst/ifm_struct/x2_delay_avarage_freq1/accumulator1/accum_reg_39_23_reg[61]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y78         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     0.050 r  IFM_bd_i/IFM_1/inst/ifm_struct/x2_delay_avarage_freq1/accumulator1/accum_reg_39_23_reg[61]/Q
                         net (fo=3, routed)           0.058     0.108    <hidden>
    SLICE_X59Y78         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=16736, unset)        0.019     0.019    <hidden>
    SLICE_X59Y78         FDRE                                         r  <hidden>
                         clock pessimism              0.000     0.019    
    SLICE_X59Y78         FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.047     0.066    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.042    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 1.666 }
Period(ns):         3.333
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.355         3.333       1.978      RAMB18_X7Y21   <hidden>
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.355         3.333       1.978      RAMB18_X7Y20   <hidden>
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.355         3.333       1.978      RAMB18_X7Y38   <hidden>
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.355         3.333       1.978      RAMB18_X7Y36   <hidden>
Min Period        n/a     SRL16E/CLK          n/a            1.064         3.333       2.269      SLICE_X50Y113  IFM_bd_i/IFM_1/inst/ifm_struct/envelope_detection/threshold_detection/delay1/op_mem_20_24_reg[0]_srl3/CLK
Min Period        n/a     SRL16E/CLK          n/a            1.064         3.333       2.269      SLICE_X46Y106  IFM_bd_i/IFM_1/inst/ifm_struct/envelope_detection/threshold_detection/delay3/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[0].has_2_latency.u1/CLK
Min Period        n/a     SRL16E/CLK          n/a            1.064         3.333       2.269      SLICE_X46Y106  IFM_bd_i/IFM_1/inst/ifm_struct/envelope_detection/threshold_detection/delay3/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[10].has_2_latency.u1/CLK
Min Period        n/a     SRL16E/CLK          n/a            1.064         3.333       2.269      SLICE_X46Y106  IFM_bd_i/IFM_1/inst/ifm_struct/envelope_detection/threshold_detection/delay3/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[11].has_2_latency.u1/CLK
Min Period        n/a     SRL16E/CLK          n/a            1.064         3.333       2.269      SLICE_X46Y106  IFM_bd_i/IFM_1/inst/ifm_struct/envelope_detection/threshold_detection/delay3/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[12].has_2_latency.u1/CLK
Min Period        n/a     SRL16E/CLK          n/a            1.064         3.333       2.269      SLICE_X46Y106  IFM_bd_i/IFM_1/inst/ifm_struct/envelope_detection/threshold_detection/delay3/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[13].has_2_latency.u1/CLK
Low Pulse Width   Slow    RAMB18E2/CLKARDCLK  n/a            0.542         1.667       1.125      RAMB18_X7Y21   <hidden>
Low Pulse Width   Fast    RAMB18E2/CLKARDCLK  n/a            0.542         1.666       1.124      RAMB18_X7Y21   <hidden>
Low Pulse Width   Slow    RAMB18E2/CLKARDCLK  n/a            0.542         1.666       1.124      RAMB18_X7Y20   <hidden>
Low Pulse Width   Fast    RAMB18E2/CLKARDCLK  n/a            0.542         1.666       1.124      RAMB18_X7Y20   <hidden>
Low Pulse Width   Slow    RAMB18E2/CLKARDCLK  n/a            0.542         1.666       1.124      RAMB18_X7Y38   <hidden>
Low Pulse Width   Fast    RAMB18E2/CLKARDCLK  n/a            0.542         1.666       1.124      RAMB18_X7Y38   <hidden>
Low Pulse Width   Slow    RAMB18E2/CLKARDCLK  n/a            0.542         1.666       1.124      RAMB18_X7Y36   <hidden>
Low Pulse Width   Fast    RAMB18E2/CLKARDCLK  n/a            0.542         1.666       1.124      RAMB18_X7Y36   <hidden>
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.532         1.667       1.135      SLICE_X50Y113  IFM_bd_i/IFM_1/inst/ifm_struct/envelope_detection/threshold_detection/delay1/op_mem_20_24_reg[0]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.532         1.666       1.134      SLICE_X50Y113  IFM_bd_i/IFM_1/inst/ifm_struct/envelope_detection/threshold_detection/delay1/op_mem_20_24_reg[0]_srl3/CLK
High Pulse Width  Slow    RAMB18E2/CLKARDCLK  n/a            0.542         1.666       1.124      RAMB18_X7Y21   <hidden>
High Pulse Width  Fast    RAMB18E2/CLKARDCLK  n/a            0.542         1.666       1.124      RAMB18_X7Y21   <hidden>
High Pulse Width  Slow    RAMB18E2/CLKARDCLK  n/a            0.542         1.666       1.124      RAMB18_X7Y20   <hidden>
High Pulse Width  Fast    RAMB18E2/CLKARDCLK  n/a            0.542         1.666       1.124      RAMB18_X7Y20   <hidden>
High Pulse Width  Slow    RAMB18E2/CLKARDCLK  n/a            0.542         1.666       1.124      RAMB18_X7Y38   <hidden>
High Pulse Width  Fast    RAMB18E2/CLKARDCLK  n/a            0.542         1.666       1.124      RAMB18_X7Y38   <hidden>
High Pulse Width  Slow    RAMB18E2/CLKARDCLK  n/a            0.542         1.666       1.124      RAMB18_X7Y36   <hidden>
High Pulse Width  Fast    RAMB18E2/CLKARDCLK  n/a            0.542         1.666       1.124      RAMB18_X7Y36   <hidden>
High Pulse Width  Slow    SRL16E/CLK          n/a            0.532         1.666       1.134      SLICE_X50Y113  IFM_bd_i/IFM_1/inst/ifm_struct/envelope_detection/threshold_detection/delay1/op_mem_20_24_reg[0]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.532         1.666       1.134      SLICE_X50Y113  IFM_bd_i/IFM_1/inst/ifm_struct/envelope_detection/threshold_detection/delay1/op_mem_20_24_reg[0]_srl3/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  

Max Delay           166 Endpoints
Min Delay           166 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 IFM_bd_i/IFM_1/inst/ifm_struct/x2_delay_avarage_freq/register/synth_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            estimated_frequency_2_delay[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.081ns  (logic 0.081ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=16736, unset)        0.028     0.028    IFM_bd_i/IFM_1/inst/ifm_struct/x2_delay_avarage_freq/register/synth_reg_inst/has_latency.fd_array[1].reg_comp_1/clk
    SLICE_X54Y54         FDRE                                         r  IFM_bd_i/IFM_1/inst/ifm_struct/x2_delay_avarage_freq/register/synth_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y54         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     0.109 r  IFM_bd_i/IFM_1/inst/ifm_struct/x2_delay_avarage_freq/register/synth_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/Q
                         net (fo=0)                   0.000     0.109    estimated_frequency_2_delay[0]
                                                                      r  estimated_frequency_2_delay[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IFM_bd_i/IFM_1/inst/ifm_struct/x2_delay_avarage_freq1/register/synth_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            estimated_frequency_4_delay[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.081ns  (logic 0.081ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=16736, unset)        0.028     0.028    IFM_bd_i/IFM_1/inst/ifm_struct/x2_delay_avarage_freq1/register/synth_reg_inst/has_latency.fd_array[1].reg_comp_1/clk
    SLICE_X69Y92         FDRE                                         r  IFM_bd_i/IFM_1/inst/ifm_struct/x2_delay_avarage_freq1/register/synth_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y92         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     0.109 r  IFM_bd_i/IFM_1/inst/ifm_struct/x2_delay_avarage_freq1/register/synth_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/Q
                         net (fo=0)                   0.000     0.109    estimated_frequency_4_delay[0]
                                                                      r  estimated_frequency_4_delay[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IFM_bd_i/IFM_1/inst/ifm_struct/x2_delay_avarage_freq/register/synth_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[10].rst_comp.fdre_comp/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            estimated_frequency_2_delay[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.079ns  (logic 0.079ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=16736, unset)        0.029     0.029    IFM_bd_i/IFM_1/inst/ifm_struct/x2_delay_avarage_freq/register/synth_reg_inst/has_latency.fd_array[1].reg_comp_1/clk
    SLICE_X54Y55         FDRE                                         r  IFM_bd_i/IFM_1/inst/ifm_struct/x2_delay_avarage_freq/register/synth_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[10].rst_comp.fdre_comp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y55         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.079     0.108 r  IFM_bd_i/IFM_1/inst/ifm_struct/x2_delay_avarage_freq/register/synth_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[10].rst_comp.fdre_comp/Q
                         net (fo=0)                   0.000     0.108    estimated_frequency_2_delay[10]
                                                                      r  estimated_frequency_2_delay[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IFM_bd_i/IFM_1/inst/ifm_struct/x2_delay_avarage_freq/register/synth_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[11].rst_comp.fdre_comp/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            estimated_frequency_2_delay[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.079ns  (logic 0.079ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=16736, unset)        0.029     0.029    IFM_bd_i/IFM_1/inst/ifm_struct/x2_delay_avarage_freq/register/synth_reg_inst/has_latency.fd_array[1].reg_comp_1/clk
    SLICE_X54Y55         FDRE                                         r  IFM_bd_i/IFM_1/inst/ifm_struct/x2_delay_avarage_freq/register/synth_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[11].rst_comp.fdre_comp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y55         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     0.108 r  IFM_bd_i/IFM_1/inst/ifm_struct/x2_delay_avarage_freq/register/synth_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[11].rst_comp.fdre_comp/Q
                         net (fo=0)                   0.000     0.108    estimated_frequency_2_delay[11]
                                                                      r  estimated_frequency_2_delay[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IFM_bd_i/IFM_1/inst/ifm_struct/x2_delay_avarage_freq/register/synth_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[12].rst_comp.fdre_comp/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            estimated_frequency_2_delay[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.079ns  (logic 0.079ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=16736, unset)        0.029     0.029    IFM_bd_i/IFM_1/inst/ifm_struct/x2_delay_avarage_freq/register/synth_reg_inst/has_latency.fd_array[1].reg_comp_1/clk
    SLICE_X54Y55         FDRE                                         r  IFM_bd_i/IFM_1/inst/ifm_struct/x2_delay_avarage_freq/register/synth_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[12].rst_comp.fdre_comp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y55         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     0.108 r  IFM_bd_i/IFM_1/inst/ifm_struct/x2_delay_avarage_freq/register/synth_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[12].rst_comp.fdre_comp/Q
                         net (fo=0)                   0.000     0.108    estimated_frequency_2_delay[12]
                                                                      r  estimated_frequency_2_delay[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IFM_bd_i/IFM_1/inst/ifm_struct/x2_delay_avarage_freq/register/synth_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[17].rst_comp.fdre_comp/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            estimated_frequency_2_delay[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.079ns  (logic 0.079ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=16736, unset)        0.029     0.029    IFM_bd_i/IFM_1/inst/ifm_struct/x2_delay_avarage_freq/register/synth_reg_inst/has_latency.fd_array[1].reg_comp_1/clk
    SLICE_X54Y56         FDRE                                         r  IFM_bd_i/IFM_1/inst/ifm_struct/x2_delay_avarage_freq/register/synth_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[17].rst_comp.fdre_comp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y56         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     0.108 r  IFM_bd_i/IFM_1/inst/ifm_struct/x2_delay_avarage_freq/register/synth_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[17].rst_comp.fdre_comp/Q
                         net (fo=0)                   0.000     0.108    estimated_frequency_2_delay[17]
                                                                      r  estimated_frequency_2_delay[17] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IFM_bd_i/IFM_1/inst/ifm_struct/x2_delay_avarage_freq/register/synth_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[18].rst_comp.fdre_comp/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            estimated_frequency_2_delay[18]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.079ns  (logic 0.079ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=16736, unset)        0.029     0.029    IFM_bd_i/IFM_1/inst/ifm_struct/x2_delay_avarage_freq/register/synth_reg_inst/has_latency.fd_array[1].reg_comp_1/clk
    SLICE_X54Y56         FDRE                                         r  IFM_bd_i/IFM_1/inst/ifm_struct/x2_delay_avarage_freq/register/synth_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[18].rst_comp.fdre_comp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y56         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.079     0.108 r  IFM_bd_i/IFM_1/inst/ifm_struct/x2_delay_avarage_freq/register/synth_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[18].rst_comp.fdre_comp/Q
                         net (fo=0)                   0.000     0.108    estimated_frequency_2_delay[18]
                                                                      r  estimated_frequency_2_delay[18] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IFM_bd_i/IFM_1/inst/ifm_struct/x2_delay_avarage_freq/register/synth_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[19].rst_comp.fdre_comp/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            estimated_frequency_2_delay[19]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.079ns  (logic 0.079ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=16736, unset)        0.029     0.029    IFM_bd_i/IFM_1/inst/ifm_struct/x2_delay_avarage_freq/register/synth_reg_inst/has_latency.fd_array[1].reg_comp_1/clk
    SLICE_X54Y56         FDRE                                         r  IFM_bd_i/IFM_1/inst/ifm_struct/x2_delay_avarage_freq/register/synth_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[19].rst_comp.fdre_comp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y56         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     0.108 r  IFM_bd_i/IFM_1/inst/ifm_struct/x2_delay_avarage_freq/register/synth_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[19].rst_comp.fdre_comp/Q
                         net (fo=0)                   0.000     0.108    estimated_frequency_2_delay[19]
                                                                      r  estimated_frequency_2_delay[19] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IFM_bd_i/IFM_1/inst/ifm_struct/x2_delay_avarage_freq/register/synth_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[1].rst_comp.fdre_comp/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            estimated_frequency_2_delay[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.079ns  (logic 0.079ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=16736, unset)        0.029     0.029    IFM_bd_i/IFM_1/inst/ifm_struct/x2_delay_avarage_freq/register/synth_reg_inst/has_latency.fd_array[1].reg_comp_1/clk
    SLICE_X54Y54         FDRE                                         r  IFM_bd_i/IFM_1/inst/ifm_struct/x2_delay_avarage_freq/register/synth_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[1].rst_comp.fdre_comp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y54         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     0.108 r  IFM_bd_i/IFM_1/inst/ifm_struct/x2_delay_avarage_freq/register/synth_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[1].rst_comp.fdre_comp/Q
                         net (fo=0)                   0.000     0.108    estimated_frequency_2_delay[1]
                                                                      r  estimated_frequency_2_delay[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IFM_bd_i/IFM_1/inst/ifm_struct/x2_delay_avarage_freq/register/synth_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[20].rst_comp.fdre_comp/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            estimated_frequency_2_delay[20]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.079ns  (logic 0.079ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=16736, unset)        0.029     0.029    IFM_bd_i/IFM_1/inst/ifm_struct/x2_delay_avarage_freq/register/synth_reg_inst/has_latency.fd_array[1].reg_comp_1/clk
    SLICE_X54Y56         FDRE                                         r  IFM_bd_i/IFM_1/inst/ifm_struct/x2_delay_avarage_freq/register/synth_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[20].rst_comp.fdre_comp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y56         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     0.108 r  IFM_bd_i/IFM_1/inst/ifm_struct/x2_delay_avarage_freq/register/synth_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[20].rst_comp.fdre_comp/Q
                         net (fo=0)                   0.000     0.108    estimated_frequency_2_delay[20]
                                                                      r  estimated_frequency_2_delay[20] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 IFM_bd_i/IFM_1/inst/ifm_struct/x2_delay_avarage_freq1/delay2/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[0].has_latency.u2/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            estimated_frequency_4_delay_valid[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.038ns  (logic 0.038ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=16736, unset)        0.013     0.013    IFM_bd_i/IFM_1/inst/ifm_struct/x2_delay_avarage_freq1/delay2/srl_delay.reg1/has_only_1.srlc33e_array0/clk
    SLICE_X61Y98         FDRE                                         r  IFM_bd_i/IFM_1/inst/ifm_struct/x2_delay_avarage_freq1/delay2/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[0].has_latency.u2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y98         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     0.051 r  IFM_bd_i/IFM_1/inst/ifm_struct/x2_delay_avarage_freq1/delay2/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[0].has_latency.u2/Q
                         net (fo=0)                   0.000     0.051    estimated_frequency_4_delay_valid[0]
                                                                      r  estimated_frequency_4_delay_valid[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IFM_bd_i/IFM_1/inst/ifm_struct/x2_delay_avarage_freq/register/synth_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[13].rst_comp.fdre_comp/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            estimated_frequency_2_delay[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.039ns  (logic 0.039ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=16736, unset)        0.012     0.012    IFM_bd_i/IFM_1/inst/ifm_struct/x2_delay_avarage_freq/register/synth_reg_inst/has_latency.fd_array[1].reg_comp_1/clk
    SLICE_X54Y56         FDRE                                         r  IFM_bd_i/IFM_1/inst/ifm_struct/x2_delay_avarage_freq/register/synth_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[13].rst_comp.fdre_comp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y56         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     0.051 r  IFM_bd_i/IFM_1/inst/ifm_struct/x2_delay_avarage_freq/register/synth_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[13].rst_comp.fdre_comp/Q
                         net (fo=0)                   0.000     0.051    estimated_frequency_2_delay[13]
                                                                      r  estimated_frequency_2_delay[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IFM_bd_i/IFM_1/inst/ifm_struct/x2_delay_avarage_freq/register/synth_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[14].rst_comp.fdre_comp/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            estimated_frequency_2_delay[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.039ns  (logic 0.039ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=16736, unset)        0.012     0.012    IFM_bd_i/IFM_1/inst/ifm_struct/x2_delay_avarage_freq/register/synth_reg_inst/has_latency.fd_array[1].reg_comp_1/clk
    SLICE_X54Y56         FDRE                                         r  IFM_bd_i/IFM_1/inst/ifm_struct/x2_delay_avarage_freq/register/synth_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[14].rst_comp.fdre_comp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y56         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 r  IFM_bd_i/IFM_1/inst/ifm_struct/x2_delay_avarage_freq/register/synth_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[14].rst_comp.fdre_comp/Q
                         net (fo=0)                   0.000     0.051    estimated_frequency_2_delay[14]
                                                                      r  estimated_frequency_2_delay[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IFM_bd_i/IFM_1/inst/ifm_struct/x2_delay_avarage_freq/register/synth_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[15].rst_comp.fdre_comp/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            estimated_frequency_2_delay[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.039ns  (logic 0.039ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=16736, unset)        0.012     0.012    IFM_bd_i/IFM_1/inst/ifm_struct/x2_delay_avarage_freq/register/synth_reg_inst/has_latency.fd_array[1].reg_comp_1/clk
    SLICE_X54Y56         FDRE                                         r  IFM_bd_i/IFM_1/inst/ifm_struct/x2_delay_avarage_freq/register/synth_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[15].rst_comp.fdre_comp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y56         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.051 r  IFM_bd_i/IFM_1/inst/ifm_struct/x2_delay_avarage_freq/register/synth_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[15].rst_comp.fdre_comp/Q
                         net (fo=0)                   0.000     0.051    estimated_frequency_2_delay[15]
                                                                      r  estimated_frequency_2_delay[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IFM_bd_i/IFM_1/inst/ifm_struct/x2_delay_avarage_freq/register/synth_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[16].rst_comp.fdre_comp/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            estimated_frequency_2_delay[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.039ns  (logic 0.039ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=16736, unset)        0.012     0.012    IFM_bd_i/IFM_1/inst/ifm_struct/x2_delay_avarage_freq/register/synth_reg_inst/has_latency.fd_array[1].reg_comp_1/clk
    SLICE_X54Y56         FDRE                                         r  IFM_bd_i/IFM_1/inst/ifm_struct/x2_delay_avarage_freq/register/synth_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[16].rst_comp.fdre_comp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y56         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.051 r  IFM_bd_i/IFM_1/inst/ifm_struct/x2_delay_avarage_freq/register/synth_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[16].rst_comp.fdre_comp/Q
                         net (fo=0)                   0.000     0.051    estimated_frequency_2_delay[16]
                                                                      r  estimated_frequency_2_delay[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IFM_bd_i/IFM_1/inst/ifm_struct/x2_delay_avarage_freq/register/synth_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[21].rst_comp.fdre_comp/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            estimated_frequency_2_delay[21]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.039ns  (logic 0.039ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=16736, unset)        0.012     0.012    IFM_bd_i/IFM_1/inst/ifm_struct/x2_delay_avarage_freq/register/synth_reg_inst/has_latency.fd_array[1].reg_comp_1/clk
    SLICE_X54Y57         FDRE                                         r  IFM_bd_i/IFM_1/inst/ifm_struct/x2_delay_avarage_freq/register/synth_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[21].rst_comp.fdre_comp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y57         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     0.051 r  IFM_bd_i/IFM_1/inst/ifm_struct/x2_delay_avarage_freq/register/synth_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[21].rst_comp.fdre_comp/Q
                         net (fo=0)                   0.000     0.051    estimated_frequency_2_delay[21]
                                                                      r  estimated_frequency_2_delay[21] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IFM_bd_i/IFM_1/inst/ifm_struct/x2_delay_avarage_freq/register/synth_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[22].rst_comp.fdre_comp/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            estimated_frequency_2_delay[22]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.039ns  (logic 0.039ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=16736, unset)        0.012     0.012    IFM_bd_i/IFM_1/inst/ifm_struct/x2_delay_avarage_freq/register/synth_reg_inst/has_latency.fd_array[1].reg_comp_1/clk
    SLICE_X54Y57         FDRE                                         r  IFM_bd_i/IFM_1/inst/ifm_struct/x2_delay_avarage_freq/register/synth_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[22].rst_comp.fdre_comp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y57         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 r  IFM_bd_i/IFM_1/inst/ifm_struct/x2_delay_avarage_freq/register/synth_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[22].rst_comp.fdre_comp/Q
                         net (fo=0)                   0.000     0.051    estimated_frequency_2_delay[22]
                                                                      r  estimated_frequency_2_delay[22] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IFM_bd_i/IFM_1/inst/ifm_struct/x2_delay_avarage_freq/register/synth_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[23].rst_comp.fdre_comp/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            estimated_frequency_2_delay[23]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.039ns  (logic 0.039ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=16736, unset)        0.012     0.012    IFM_bd_i/IFM_1/inst/ifm_struct/x2_delay_avarage_freq/register/synth_reg_inst/has_latency.fd_array[1].reg_comp_1/clk
    SLICE_X54Y57         FDRE                                         r  IFM_bd_i/IFM_1/inst/ifm_struct/x2_delay_avarage_freq/register/synth_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[23].rst_comp.fdre_comp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y57         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.051 r  IFM_bd_i/IFM_1/inst/ifm_struct/x2_delay_avarage_freq/register/synth_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[23].rst_comp.fdre_comp/Q
                         net (fo=0)                   0.000     0.051    estimated_frequency_2_delay[23]
                                                                      r  estimated_frequency_2_delay[23] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IFM_bd_i/IFM_1/inst/ifm_struct/x2_delay_avarage_freq/register/synth_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[24].rst_comp.fdre_comp/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            estimated_frequency_2_delay[24]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.039ns  (logic 0.039ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=16736, unset)        0.012     0.012    IFM_bd_i/IFM_1/inst/ifm_struct/x2_delay_avarage_freq/register/synth_reg_inst/has_latency.fd_array[1].reg_comp_1/clk
    SLICE_X54Y57         FDRE                                         r  IFM_bd_i/IFM_1/inst/ifm_struct/x2_delay_avarage_freq/register/synth_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[24].rst_comp.fdre_comp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y57         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.051 r  IFM_bd_i/IFM_1/inst/ifm_struct/x2_delay_avarage_freq/register/synth_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[24].rst_comp.fdre_comp/Q
                         net (fo=0)                   0.000     0.051    estimated_frequency_2_delay[24]
                                                                      r  estimated_frequency_2_delay[24] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IFM_bd_i/IFM_1/inst/ifm_struct/x2_delay_avarage_freq/register/synth_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[29].rst_comp.fdre_comp/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            estimated_frequency_2_delay[29]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.039ns  (logic 0.039ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=16736, unset)        0.012     0.012    IFM_bd_i/IFM_1/inst/ifm_struct/x2_delay_avarage_freq/register/synth_reg_inst/has_latency.fd_array[1].reg_comp_1/clk
    SLICE_X54Y58         FDRE                                         r  IFM_bd_i/IFM_1/inst/ifm_struct/x2_delay_avarage_freq/register/synth_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[29].rst_comp.fdre_comp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y58         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     0.051 r  IFM_bd_i/IFM_1/inst/ifm_struct/x2_delay_avarage_freq/register/synth_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[29].rst_comp.fdre_comp/Q
                         net (fo=0)                   0.000     0.051    estimated_frequency_2_delay[29]
                                                                      r  estimated_frequency_2_delay[29] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk

Max Delay            33 Endpoints
Min Delay            33 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 datavalid[0]
                            (input port)
  Destination:            IFM_bd_i/IFM_1/inst/ifm_struct/envelope_detection/threshold_detection/delay/op_mem_20_24_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.062ns  (logic 0.000ns (0.000%)  route 0.062ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  datavalid[0] (IN)
                         net (fo=0)                   0.062     0.062    IFM_bd_i/IFM_1/inst/ifm_struct/envelope_detection/threshold_detection/delay/datavalid[0]
    SLICE_X50Y113        FDRE                                         r  IFM_bd_i/IFM_1/inst/ifm_struct/envelope_detection/threshold_detection/delay/op_mem_20_24_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=16736, unset)        0.021     0.021    IFM_bd_i/IFM_1/inst/ifm_struct/envelope_detection/threshold_detection/delay/clk
    SLICE_X50Y113        FDRE                                         r  IFM_bd_i/IFM_1/inst/ifm_struct/envelope_detection/threshold_detection/delay/op_mem_20_24_reg[0]/C

Slack:                    inf
  Source:                 imagpart[0]
                            (input port)
  Destination:            IFM_bd_i/IFM_1/inst/ifm_struct/envelope_detection/threshold_detection/imag_component/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[0].has_2_latency.u1/D
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.043ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  imagpart[0] (IN)
                         net (fo=2, unset)            0.000     0.000    IFM_bd_i/IFM_1/inst/ifm_struct/envelope_detection/threshold_detection/imag_component/srl_delay.reg1/has_only_1.srlc33e_array0/imagpart[0]
    SLICE_X52Y74         SRL16E                                       r  IFM_bd_i/IFM_1/inst/ifm_struct/envelope_detection/threshold_detection/imag_component/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[0].has_2_latency.u1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=16736, unset)        0.043     0.043    IFM_bd_i/IFM_1/inst/ifm_struct/envelope_detection/threshold_detection/imag_component/srl_delay.reg1/has_only_1.srlc33e_array0/clk
    SLICE_X52Y74         SRL16E                                       r  IFM_bd_i/IFM_1/inst/ifm_struct/envelope_detection/threshold_detection/imag_component/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[0].has_2_latency.u1/CLK

Slack:                    inf
  Source:                 imagpart[10]
                            (input port)
  Destination:            IFM_bd_i/IFM_1/inst/ifm_struct/envelope_detection/threshold_detection/imag_component/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[10].has_2_latency.u1/D
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.043ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  imagpart[10] (IN)
                         net (fo=2, unset)            0.000     0.000    IFM_bd_i/IFM_1/inst/ifm_struct/envelope_detection/threshold_detection/imag_component/srl_delay.reg1/has_only_1.srlc33e_array0/imagpart[10]
    SLICE_X52Y74         SRL16E                                       r  IFM_bd_i/IFM_1/inst/ifm_struct/envelope_detection/threshold_detection/imag_component/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[10].has_2_latency.u1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=16736, unset)        0.043     0.043    IFM_bd_i/IFM_1/inst/ifm_struct/envelope_detection/threshold_detection/imag_component/srl_delay.reg1/has_only_1.srlc33e_array0/clk
    SLICE_X52Y74         SRL16E                                       r  IFM_bd_i/IFM_1/inst/ifm_struct/envelope_detection/threshold_detection/imag_component/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[10].has_2_latency.u1/CLK

Slack:                    inf
  Source:                 imagpart[11]
                            (input port)
  Destination:            IFM_bd_i/IFM_1/inst/ifm_struct/envelope_detection/threshold_detection/imag_component/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[11].has_2_latency.u1/D
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.043ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  imagpart[11] (IN)
                         net (fo=2, unset)            0.000     0.000    IFM_bd_i/IFM_1/inst/ifm_struct/envelope_detection/threshold_detection/imag_component/srl_delay.reg1/has_only_1.srlc33e_array0/imagpart[11]
    SLICE_X52Y74         SRL16E                                       r  IFM_bd_i/IFM_1/inst/ifm_struct/envelope_detection/threshold_detection/imag_component/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[11].has_2_latency.u1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=16736, unset)        0.043     0.043    IFM_bd_i/IFM_1/inst/ifm_struct/envelope_detection/threshold_detection/imag_component/srl_delay.reg1/has_only_1.srlc33e_array0/clk
    SLICE_X52Y74         SRL16E                                       r  IFM_bd_i/IFM_1/inst/ifm_struct/envelope_detection/threshold_detection/imag_component/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[11].has_2_latency.u1/CLK

Slack:                    inf
  Source:                 imagpart[12]
                            (input port)
  Destination:            IFM_bd_i/IFM_1/inst/ifm_struct/envelope_detection/threshold_detection/imag_component/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[12].has_2_latency.u1/D
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.043ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  imagpart[12] (IN)
                         net (fo=2, unset)            0.000     0.000    IFM_bd_i/IFM_1/inst/ifm_struct/envelope_detection/threshold_detection/imag_component/srl_delay.reg1/has_only_1.srlc33e_array0/imagpart[12]
    SLICE_X52Y74         SRL16E                                       r  IFM_bd_i/IFM_1/inst/ifm_struct/envelope_detection/threshold_detection/imag_component/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[12].has_2_latency.u1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=16736, unset)        0.043     0.043    IFM_bd_i/IFM_1/inst/ifm_struct/envelope_detection/threshold_detection/imag_component/srl_delay.reg1/has_only_1.srlc33e_array0/clk
    SLICE_X52Y74         SRL16E                                       r  IFM_bd_i/IFM_1/inst/ifm_struct/envelope_detection/threshold_detection/imag_component/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[12].has_2_latency.u1/CLK

Slack:                    inf
  Source:                 imagpart[13]
                            (input port)
  Destination:            IFM_bd_i/IFM_1/inst/ifm_struct/envelope_detection/threshold_detection/imag_component/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[13].has_2_latency.u1/D
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.043ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  imagpart[13] (IN)
                         net (fo=2, unset)            0.000     0.000    IFM_bd_i/IFM_1/inst/ifm_struct/envelope_detection/threshold_detection/imag_component/srl_delay.reg1/has_only_1.srlc33e_array0/imagpart[13]
    SLICE_X52Y74         SRL16E                                       r  IFM_bd_i/IFM_1/inst/ifm_struct/envelope_detection/threshold_detection/imag_component/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[13].has_2_latency.u1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=16736, unset)        0.043     0.043    IFM_bd_i/IFM_1/inst/ifm_struct/envelope_detection/threshold_detection/imag_component/srl_delay.reg1/has_only_1.srlc33e_array0/clk
    SLICE_X52Y74         SRL16E                                       r  IFM_bd_i/IFM_1/inst/ifm_struct/envelope_detection/threshold_detection/imag_component/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[13].has_2_latency.u1/CLK

Slack:                    inf
  Source:                 imagpart[14]
                            (input port)
  Destination:            IFM_bd_i/IFM_1/inst/ifm_struct/envelope_detection/threshold_detection/imag_component/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[14].has_2_latency.u1/D
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.043ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  imagpart[14] (IN)
                         net (fo=2, unset)            0.000     0.000    IFM_bd_i/IFM_1/inst/ifm_struct/envelope_detection/threshold_detection/imag_component/srl_delay.reg1/has_only_1.srlc33e_array0/imagpart[14]
    SLICE_X52Y74         SRL16E                                       r  IFM_bd_i/IFM_1/inst/ifm_struct/envelope_detection/threshold_detection/imag_component/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[14].has_2_latency.u1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=16736, unset)        0.043     0.043    IFM_bd_i/IFM_1/inst/ifm_struct/envelope_detection/threshold_detection/imag_component/srl_delay.reg1/has_only_1.srlc33e_array0/clk
    SLICE_X52Y74         SRL16E                                       r  IFM_bd_i/IFM_1/inst/ifm_struct/envelope_detection/threshold_detection/imag_component/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[14].has_2_latency.u1/CLK

Slack:                    inf
  Source:                 imagpart[15]
                            (input port)
  Destination:            IFM_bd_i/IFM_1/inst/ifm_struct/envelope_detection/threshold_detection/imag_component/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[15].has_2_latency.u1/D
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.043ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  imagpart[15] (IN)
                         net (fo=18, unset)           0.000     0.000    IFM_bd_i/IFM_1/inst/ifm_struct/envelope_detection/threshold_detection/imag_component/srl_delay.reg1/has_only_1.srlc33e_array0/imagpart[15]
    SLICE_X52Y74         SRL16E                                       r  IFM_bd_i/IFM_1/inst/ifm_struct/envelope_detection/threshold_detection/imag_component/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[15].has_2_latency.u1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=16736, unset)        0.043     0.043    IFM_bd_i/IFM_1/inst/ifm_struct/envelope_detection/threshold_detection/imag_component/srl_delay.reg1/has_only_1.srlc33e_array0/clk
    SLICE_X52Y74         SRL16E                                       r  IFM_bd_i/IFM_1/inst/ifm_struct/envelope_detection/threshold_detection/imag_component/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[15].has_2_latency.u1/CLK

Slack:                    inf
  Source:                 imagpart[1]
                            (input port)
  Destination:            IFM_bd_i/IFM_1/inst/ifm_struct/envelope_detection/threshold_detection/imag_component/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[1].has_2_latency.u1/D
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.043ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  imagpart[1] (IN)
                         net (fo=2, unset)            0.000     0.000    IFM_bd_i/IFM_1/inst/ifm_struct/envelope_detection/threshold_detection/imag_component/srl_delay.reg1/has_only_1.srlc33e_array0/imagpart[1]
    SLICE_X52Y74         SRL16E                                       r  IFM_bd_i/IFM_1/inst/ifm_struct/envelope_detection/threshold_detection/imag_component/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[1].has_2_latency.u1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=16736, unset)        0.043     0.043    IFM_bd_i/IFM_1/inst/ifm_struct/envelope_detection/threshold_detection/imag_component/srl_delay.reg1/has_only_1.srlc33e_array0/clk
    SLICE_X52Y74         SRL16E                                       r  IFM_bd_i/IFM_1/inst/ifm_struct/envelope_detection/threshold_detection/imag_component/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[1].has_2_latency.u1/CLK

Slack:                    inf
  Source:                 imagpart[2]
                            (input port)
  Destination:            IFM_bd_i/IFM_1/inst/ifm_struct/envelope_detection/threshold_detection/imag_component/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[2].has_2_latency.u1/D
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.043ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  imagpart[2] (IN)
                         net (fo=2, unset)            0.000     0.000    IFM_bd_i/IFM_1/inst/ifm_struct/envelope_detection/threshold_detection/imag_component/srl_delay.reg1/has_only_1.srlc33e_array0/imagpart[2]
    SLICE_X52Y74         SRL16E                                       r  IFM_bd_i/IFM_1/inst/ifm_struct/envelope_detection/threshold_detection/imag_component/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[2].has_2_latency.u1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=16736, unset)        0.043     0.043    IFM_bd_i/IFM_1/inst/ifm_struct/envelope_detection/threshold_detection/imag_component/srl_delay.reg1/has_only_1.srlc33e_array0/clk
    SLICE_X52Y74         SRL16E                                       r  IFM_bd_i/IFM_1/inst/ifm_struct/envelope_detection/threshold_detection/imag_component/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[2].has_2_latency.u1/CLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 imagpart[0]
                            (input port)
  Destination:            IFM_bd_i/IFM_1/inst/ifm_struct/envelope_detection/threshold_detection/imag_component/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[0].has_2_latency.u1/D
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.057ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  imagpart[0] (IN)
                         net (fo=2, unset)            0.000     0.000    IFM_bd_i/IFM_1/inst/ifm_struct/envelope_detection/threshold_detection/imag_component/srl_delay.reg1/has_only_1.srlc33e_array0/imagpart[0]
    SLICE_X52Y74         SRL16E                                       r  IFM_bd_i/IFM_1/inst/ifm_struct/envelope_detection/threshold_detection/imag_component/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[0].has_2_latency.u1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=16736, unset)        0.057     0.057    IFM_bd_i/IFM_1/inst/ifm_struct/envelope_detection/threshold_detection/imag_component/srl_delay.reg1/has_only_1.srlc33e_array0/clk
    SLICE_X52Y74         SRL16E                                       r  IFM_bd_i/IFM_1/inst/ifm_struct/envelope_detection/threshold_detection/imag_component/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[0].has_2_latency.u1/CLK

Slack:                    inf
  Source:                 imagpart[10]
                            (input port)
  Destination:            IFM_bd_i/IFM_1/inst/ifm_struct/envelope_detection/threshold_detection/imag_component/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[10].has_2_latency.u1/D
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.057ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  imagpart[10] (IN)
                         net (fo=2, unset)            0.000     0.000    IFM_bd_i/IFM_1/inst/ifm_struct/envelope_detection/threshold_detection/imag_component/srl_delay.reg1/has_only_1.srlc33e_array0/imagpart[10]
    SLICE_X52Y74         SRL16E                                       r  IFM_bd_i/IFM_1/inst/ifm_struct/envelope_detection/threshold_detection/imag_component/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[10].has_2_latency.u1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=16736, unset)        0.057     0.057    IFM_bd_i/IFM_1/inst/ifm_struct/envelope_detection/threshold_detection/imag_component/srl_delay.reg1/has_only_1.srlc33e_array0/clk
    SLICE_X52Y74         SRL16E                                       r  IFM_bd_i/IFM_1/inst/ifm_struct/envelope_detection/threshold_detection/imag_component/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[10].has_2_latency.u1/CLK

Slack:                    inf
  Source:                 imagpart[11]
                            (input port)
  Destination:            IFM_bd_i/IFM_1/inst/ifm_struct/envelope_detection/threshold_detection/imag_component/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[11].has_2_latency.u1/D
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.057ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  imagpart[11] (IN)
                         net (fo=2, unset)            0.000     0.000    IFM_bd_i/IFM_1/inst/ifm_struct/envelope_detection/threshold_detection/imag_component/srl_delay.reg1/has_only_1.srlc33e_array0/imagpart[11]
    SLICE_X52Y74         SRL16E                                       r  IFM_bd_i/IFM_1/inst/ifm_struct/envelope_detection/threshold_detection/imag_component/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[11].has_2_latency.u1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=16736, unset)        0.057     0.057    IFM_bd_i/IFM_1/inst/ifm_struct/envelope_detection/threshold_detection/imag_component/srl_delay.reg1/has_only_1.srlc33e_array0/clk
    SLICE_X52Y74         SRL16E                                       r  IFM_bd_i/IFM_1/inst/ifm_struct/envelope_detection/threshold_detection/imag_component/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[11].has_2_latency.u1/CLK

Slack:                    inf
  Source:                 imagpart[12]
                            (input port)
  Destination:            IFM_bd_i/IFM_1/inst/ifm_struct/envelope_detection/threshold_detection/imag_component/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[12].has_2_latency.u1/D
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.057ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  imagpart[12] (IN)
                         net (fo=2, unset)            0.000     0.000    IFM_bd_i/IFM_1/inst/ifm_struct/envelope_detection/threshold_detection/imag_component/srl_delay.reg1/has_only_1.srlc33e_array0/imagpart[12]
    SLICE_X52Y74         SRL16E                                       r  IFM_bd_i/IFM_1/inst/ifm_struct/envelope_detection/threshold_detection/imag_component/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[12].has_2_latency.u1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=16736, unset)        0.057     0.057    IFM_bd_i/IFM_1/inst/ifm_struct/envelope_detection/threshold_detection/imag_component/srl_delay.reg1/has_only_1.srlc33e_array0/clk
    SLICE_X52Y74         SRL16E                                       r  IFM_bd_i/IFM_1/inst/ifm_struct/envelope_detection/threshold_detection/imag_component/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[12].has_2_latency.u1/CLK

Slack:                    inf
  Source:                 imagpart[13]
                            (input port)
  Destination:            IFM_bd_i/IFM_1/inst/ifm_struct/envelope_detection/threshold_detection/imag_component/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[13].has_2_latency.u1/D
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.057ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  imagpart[13] (IN)
                         net (fo=2, unset)            0.000     0.000    IFM_bd_i/IFM_1/inst/ifm_struct/envelope_detection/threshold_detection/imag_component/srl_delay.reg1/has_only_1.srlc33e_array0/imagpart[13]
    SLICE_X52Y74         SRL16E                                       r  IFM_bd_i/IFM_1/inst/ifm_struct/envelope_detection/threshold_detection/imag_component/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[13].has_2_latency.u1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=16736, unset)        0.057     0.057    IFM_bd_i/IFM_1/inst/ifm_struct/envelope_detection/threshold_detection/imag_component/srl_delay.reg1/has_only_1.srlc33e_array0/clk
    SLICE_X52Y74         SRL16E                                       r  IFM_bd_i/IFM_1/inst/ifm_struct/envelope_detection/threshold_detection/imag_component/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[13].has_2_latency.u1/CLK

Slack:                    inf
  Source:                 imagpart[14]
                            (input port)
  Destination:            IFM_bd_i/IFM_1/inst/ifm_struct/envelope_detection/threshold_detection/imag_component/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[14].has_2_latency.u1/D
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.057ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  imagpart[14] (IN)
                         net (fo=2, unset)            0.000     0.000    IFM_bd_i/IFM_1/inst/ifm_struct/envelope_detection/threshold_detection/imag_component/srl_delay.reg1/has_only_1.srlc33e_array0/imagpart[14]
    SLICE_X52Y74         SRL16E                                       r  IFM_bd_i/IFM_1/inst/ifm_struct/envelope_detection/threshold_detection/imag_component/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[14].has_2_latency.u1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=16736, unset)        0.057     0.057    IFM_bd_i/IFM_1/inst/ifm_struct/envelope_detection/threshold_detection/imag_component/srl_delay.reg1/has_only_1.srlc33e_array0/clk
    SLICE_X52Y74         SRL16E                                       r  IFM_bd_i/IFM_1/inst/ifm_struct/envelope_detection/threshold_detection/imag_component/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[14].has_2_latency.u1/CLK

Slack:                    inf
  Source:                 imagpart[15]
                            (input port)
  Destination:            IFM_bd_i/IFM_1/inst/ifm_struct/envelope_detection/threshold_detection/imag_component/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[15].has_2_latency.u1/D
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.057ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  imagpart[15] (IN)
                         net (fo=18, unset)           0.000     0.000    IFM_bd_i/IFM_1/inst/ifm_struct/envelope_detection/threshold_detection/imag_component/srl_delay.reg1/has_only_1.srlc33e_array0/imagpart[15]
    SLICE_X52Y74         SRL16E                                       r  IFM_bd_i/IFM_1/inst/ifm_struct/envelope_detection/threshold_detection/imag_component/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[15].has_2_latency.u1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=16736, unset)        0.057     0.057    IFM_bd_i/IFM_1/inst/ifm_struct/envelope_detection/threshold_detection/imag_component/srl_delay.reg1/has_only_1.srlc33e_array0/clk
    SLICE_X52Y74         SRL16E                                       r  IFM_bd_i/IFM_1/inst/ifm_struct/envelope_detection/threshold_detection/imag_component/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[15].has_2_latency.u1/CLK

Slack:                    inf
  Source:                 imagpart[1]
                            (input port)
  Destination:            IFM_bd_i/IFM_1/inst/ifm_struct/envelope_detection/threshold_detection/imag_component/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[1].has_2_latency.u1/D
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.057ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  imagpart[1] (IN)
                         net (fo=2, unset)            0.000     0.000    IFM_bd_i/IFM_1/inst/ifm_struct/envelope_detection/threshold_detection/imag_component/srl_delay.reg1/has_only_1.srlc33e_array0/imagpart[1]
    SLICE_X52Y74         SRL16E                                       r  IFM_bd_i/IFM_1/inst/ifm_struct/envelope_detection/threshold_detection/imag_component/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[1].has_2_latency.u1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=16736, unset)        0.057     0.057    IFM_bd_i/IFM_1/inst/ifm_struct/envelope_detection/threshold_detection/imag_component/srl_delay.reg1/has_only_1.srlc33e_array0/clk
    SLICE_X52Y74         SRL16E                                       r  IFM_bd_i/IFM_1/inst/ifm_struct/envelope_detection/threshold_detection/imag_component/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[1].has_2_latency.u1/CLK

Slack:                    inf
  Source:                 imagpart[2]
                            (input port)
  Destination:            IFM_bd_i/IFM_1/inst/ifm_struct/envelope_detection/threshold_detection/imag_component/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[2].has_2_latency.u1/D
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.057ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  imagpart[2] (IN)
                         net (fo=2, unset)            0.000     0.000    IFM_bd_i/IFM_1/inst/ifm_struct/envelope_detection/threshold_detection/imag_component/srl_delay.reg1/has_only_1.srlc33e_array0/imagpart[2]
    SLICE_X52Y74         SRL16E                                       r  IFM_bd_i/IFM_1/inst/ifm_struct/envelope_detection/threshold_detection/imag_component/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[2].has_2_latency.u1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=16736, unset)        0.057     0.057    IFM_bd_i/IFM_1/inst/ifm_struct/envelope_detection/threshold_detection/imag_component/srl_delay.reg1/has_only_1.srlc33e_array0/clk
    SLICE_X52Y74         SRL16E                                       r  IFM_bd_i/IFM_1/inst/ifm_struct/envelope_detection/threshold_detection/imag_component/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[2].has_2_latency.u1/CLK

Slack:                    inf
  Source:                 imagpart[3]
                            (input port)
  Destination:            IFM_bd_i/IFM_1/inst/ifm_struct/envelope_detection/threshold_detection/imag_component/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[3].has_2_latency.u1/D
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.057ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  imagpart[3] (IN)
                         net (fo=2, unset)            0.000     0.000    IFM_bd_i/IFM_1/inst/ifm_struct/envelope_detection/threshold_detection/imag_component/srl_delay.reg1/has_only_1.srlc33e_array0/imagpart[3]
    SLICE_X52Y74         SRL16E                                       r  IFM_bd_i/IFM_1/inst/ifm_struct/envelope_detection/threshold_detection/imag_component/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[3].has_2_latency.u1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=16736, unset)        0.057     0.057    IFM_bd_i/IFM_1/inst/ifm_struct/envelope_detection/threshold_detection/imag_component/srl_delay.reg1/has_only_1.srlc33e_array0/clk
    SLICE_X52Y74         SRL16E                                       r  IFM_bd_i/IFM_1/inst/ifm_struct/envelope_detection/threshold_detection/imag_component/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[3].has_2_latency.u1/CLK





