v1
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_mult_cell:the_system_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_dfr2:auto_generated|ded_mult_br81:ded_mult1|mac_out3,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_mult_cell:the_system_cpu_0_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ffr2:auto_generated|ded_mult_br81:ded_mult1|mac_out3,
PORT_SWAPPING,PORT_SWAPPING_FINISHED,system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_mult_cell:the_system_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_dfr2:auto_generated|ded_mult_br81:ded_mult1|mac_mult2,
