
. Module name, SLE, CFG, ARI1, BUFFER, MACC_PA, RAM1K20, RAM64X12, GLOBAL, IO
. Top, 3820, 2551, 1951, 0, 0, 691, 0, 5, 17
.	. Clock_Reset, 19, 1, 0, 0, 0, 0, 0, 5, 0
.	.	. CORERESET_PF_C0, 17, 1, 0, 0, 0, 0, 0, 1, 0
.	.	.	. CORERESET_PF_C0_CORERESET_PF_C0_0_CORERESET_PF, 17, 1, 0, 0, 0, 0, 0, 1, 0
.	.	. PF_CCC_C0, 0, 0, 0, 0, 0, 0, 0, 2, 0
.	.	.	. PF_CCC_C0_PF_CCC_C0_0_PF_CCC, 0, 0, 0, 0, 0, 0, 0, 2, 0
.	.	. PF_INIT_MONITOR_C0, 0, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	. PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR, 0, 0, 0, 0, 0, 0, 0, 0, 0
.	.	. PF_OSC_C0, 0, 0, 0, 0, 0, 0, 0, 1, 0
.	.	.	. PF_OSC_C0_PF_OSC_C0_0_PF_OSC, 0, 0, 0, 0, 0, 0, 0, 1, 0
.	.	. Synchronizer, 2, 0, 0, 0, 0, 0, 0, 1, 0
.	. Controler, 437, 412, 176, 0, 0, 5, 0, 0, 0
.	.	. ADI_SPI, 126, 80, 75, 0, 0, 0, 0, 0, 0
.	.	. Answer_Encoder, 45, 80, 0, 0, 0, 0, 0, 0, 0
.	.	. COREFIFO_C1, 77, 57, 34, 0, 0, 2, 0, 0, 0
.	.	.	. COREFIFO_C1_COREFIFO_C1_0_COREFIFO_Z1_layer0, 77, 57, 34, 0, 0, 2, 0, 0, 0
.	.	.	.	. COREFIFO_C1_COREFIFO_C1_0_corefifo_sync_scntr_Z2_layer0, 33, 14, 34, 0, 0, 0, 0, 0, 0
.	.	.	.	. COREFIFO_C1_COREFIFO_C1_0_ram_wrapper_40s_40s_10_10_1s_1s_2s_0s_0s, 0, 0, 0, 0, 0, 2, 0, 0, 0
.	.	.	.	.	. COREFIFO_C1_COREFIFO_C1_0_LSRAM_top, 0, 0, 0, 0, 0, 2, 0, 0, 0
.	.	. COREFIFO_C3, 77, 58, 35, 0, 0, 2, 0, 0, 0
.	.	.	. COREFIFO_C3_COREFIFO_C3_0_COREFIFO_Z3_layer0, 77, 58, 35, 0, 0, 2, 0, 0, 0
.	.	.	.	. COREFIFO_C3_COREFIFO_C3_0_corefifo_sync_scntr_Z4_layer0, 33, 15, 35, 0, 0, 0, 0, 0, 0
.	.	.	.	. COREFIFO_C3_COREFIFO_C3_0_ram_wrapper_40s_40s_10_10_1s_1s_2s_0s_0s, 0, 0, 0, 0, 0, 2, 0, 0, 0
.	.	.	.	.	. COREFIFO_C3_COREFIFO_C3_0_LSRAM_top, 0, 0, 0, 0, 0, 2, 0, 0, 0
.	.	. Command_Decoder, 89, 57, 32, 0, 0, 0, 0, 0, 0
.	.	. Communication_ANW_MUX, 4, 8, 0, 0, 0, 0, 0, 0, 0
.	.	. Communication_CMD_MUX, 5, 47, 0, 0, 0, 0, 0, 0, 0
.	.	. REGISTERS, 6, 7, 0, 0, 0, 1, 0, 0, 0
.	.	. System_Controler, 8, 18, 0, 0, 0, 0, 0, 0, 0
.	. Data_Block, 1794, 1090, 1255, 0, 0, 678, 0, 0, 0
.	.	. Communication_Builder, 204, 102, 122, 0, 0, 0, 0, 0, 0
.	.	. Event_Info_RAM_Block, 0, 0, 0, 0, 0, 4, 0, 0, 0
.	.	.	. PF_DPSRAM_C7, 0, 0, 0, 0, 0, 1, 0, 0, 0
.	.	.	.	. PF_DPSRAM_C7_PF_DPSRAM_C7_0_PF_DPSRAM, 0, 0, 0, 0, 0, 1, 0, 0, 0
.	.	.	. PF_DPSRAM_C7_0, 0, 0, 0, 0, 0, 1, 0, 0, 0
.	.	.	.	. PF_DPSRAM_C7_PF_DPSRAM_C7_0_PF_DPSRAM_0, 0, 0, 0, 0, 0, 1, 0, 0, 0
.	.	.	. PF_DPSRAM_C7_1, 0, 0, 0, 0, 0, 1, 0, 0, 0
.	.	.	.	. PF_DPSRAM_C7_PF_DPSRAM_C7_0_PF_DPSRAM_1, 0, 0, 0, 0, 0, 1, 0, 0, 0
.	.	.	. PF_DPSRAM_C8_Event_Status, 0, 0, 0, 0, 0, 1, 0, 0, 0
.	.	.	.	. PF_DPSRAM_C8_Event_Status_PF_DPSRAM_C8_Event_Status_0_PF_DPSRAM, 0, 0, 0, 0, 0, 1, 0, 0, 0
.	.	. FIFOs_Reader, 80, 178, 70, 0, 0, 0, 0, 0, 0
.	.	. Input_Data_Part_0, 541, 228, 356, 0, 0, 48, 0, 0, 0
.	.	.	. COREFIFO_C4_2, 105, 56, 77, 0, 0, 12, 0, 0, 0
.	.	.	.	. COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z5_layer0_2, 105, 56, 77, 0, 0, 12, 0, 0, 0
.	.	.	.	.	. COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z7_layer0_3, 28, 18, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z6_layer0_Data_Block_3, 62, 24, 77, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s_2, 0, 0, 0, 0, 0, 12, 0, 0, 0
.	.	.	.	.	.	. COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_2, 0, 0, 0, 0, 0, 12, 0, 0, 0
.	.	.	. COREFIFO_C4_3, 104, 56, 77, 0, 0, 12, 0, 0, 0
.	.	.	.	. COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z5_layer0_3, 104, 56, 77, 0, 0, 12, 0, 0, 0
.	.	.	.	.	. COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z7_layer0_4, 28, 19, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z6_layer0_Data_Block_4, 62, 23, 77, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s_3, 0, 0, 0, 0, 0, 12, 0, 0, 0
.	.	.	.	.	.	. COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_3, 0, 0, 0, 0, 0, 12, 0, 0, 0
.	.	.	. COREFIFO_C4_4, 104, 56, 77, 0, 0, 12, 0, 0, 0
.	.	.	.	. COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z5_layer0_4, 104, 56, 77, 0, 0, 12, 0, 0, 0
.	.	.	.	.	. COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z7_layer0_5, 28, 19, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z6_layer0_Data_Block_5, 62, 23, 77, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s_4, 0, 0, 0, 0, 0, 12, 0, 0, 0
.	.	.	.	.	.	. COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_4, 0, 0, 0, 0, 0, 12, 0, 0, 0
.	.	.	. COREFIFO_C4_5, 104, 56, 77, 0, 0, 12, 0, 0, 0
.	.	.	.	. COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z5_layer0_5, 104, 56, 77, 0, 0, 12, 0, 0, 0
.	.	.	.	.	. COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z7_layer0_6, 28, 19, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z6_layer0_Data_Block_6, 62, 23, 77, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s_5, 0, 0, 0, 0, 0, 12, 0, 0, 0
.	.	.	.	.	.	. COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_5, 0, 0, 0, 0, 0, 12, 0, 0, 0
.	.	.	. work_trigger_unit_rtl_8_3_12_g_Num_Of_TRG_Unitsg_Order_Vector_Lengthg_Data_Length_3_1, 31, 1, 12, 0, 0, 0, 0, 0, 0
.	.	.	. work_trigger_unit_rtl_8_3_12_g_Num_Of_TRG_Unitsg_Order_Vector_Lengthg_Data_Length_3_2, 31, 1, 12, 0, 0, 0, 0, 0, 0
.	.	.	. work_trigger_unit_rtl_8_3_12_g_Num_Of_TRG_Unitsg_Order_Vector_Lengthg_Data_Length_3_3, 31, 1, 12, 0, 0, 0, 0, 0, 0
.	.	.	. work_trigger_unit_rtl_8_3_12_g_Num_Of_TRG_Unitsg_Order_Vector_Lengthg_Data_Length_3_4, 31, 1, 12, 0, 0, 0, 0, 0, 0
.	.	. Input_Data_Part_1, 585, 228, 356, 0, 0, 48, 0, 0, 0
.	.	.	. COREFIFO_C4, 116, 56, 77, 0, 0, 12, 0, 0, 0
.	.	.	.	. COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z5_layer0, 116, 56, 77, 0, 0, 12, 0, 0, 0
.	.	.	.	.	. COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z7_layer0_0, 28, 19, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z6_layer0_Data_Block_0, 62, 23, 77, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s, 0, 0, 0, 0, 0, 12, 0, 0, 0
.	.	.	.	.	.	. COREFIFO_C4_COREFIFO_C4_0_LSRAM_top, 0, 0, 0, 0, 0, 12, 0, 0, 0
.	.	.	. COREFIFO_C4_0, 116, 56, 77, 0, 0, 12, 0, 0, 0
.	.	.	.	. COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z5_layer0_0, 116, 56, 77, 0, 0, 12, 0, 0, 0
.	.	.	.	.	. COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z7_layer0_1, 28, 19, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z6_layer0_Data_Block_1, 62, 23, 77, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s_0, 0, 0, 0, 0, 0, 12, 0, 0, 0
.	.	.	.	.	.	. COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_0, 0, 0, 0, 0, 0, 12, 0, 0, 0
.	.	.	. COREFIFO_C4_1, 116, 56, 77, 0, 0, 12, 0, 0, 0
.	.	.	.	. COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z5_layer0_1, 116, 56, 77, 0, 0, 12, 0, 0, 0
.	.	.	.	.	. COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z7_layer0_2, 28, 19, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z6_layer0_Data_Block_2, 62, 23, 77, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s_1, 0, 0, 0, 0, 0, 12, 0, 0, 0
.	.	.	.	.	.	. COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_1, 0, 0, 0, 0, 0, 12, 0, 0, 0
.	.	.	. COREFIFO_C4_3_0, 116, 56, 77, 0, 0, 12, 0, 0, 0
.	.	.	.	. COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z5_layer0_3_0, 116, 56, 77, 0, 0, 12, 0, 0, 0
.	.	.	.	.	. COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z7_layer0, 28, 19, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z6_layer0_Data_Block, 62, 23, 77, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s_3_0, 0, 0, 0, 0, 0, 12, 0, 0, 0
.	.	.	.	.	.	. COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_3_0, 0, 0, 0, 0, 0, 12, 0, 0, 0
.	.	.	. work_trigger_unit_rtl_8_3_12_g_Num_Of_TRG_Unitsg_Order_Vector_Lengthg_Data_Length_0, 28, 1, 12, 0, 0, 0, 0, 0, 0
.	.	.	. work_trigger_unit_rtl_8_3_12_g_Num_Of_TRG_Unitsg_Order_Vector_Lengthg_Data_Length_1, 31, 1, 12, 0, 0, 0, 0, 0, 0
.	.	.	. work_trigger_unit_rtl_8_3_12_g_Num_Of_TRG_Unitsg_Order_Vector_Lengthg_Data_Length_2, 31, 1, 12, 0, 0, 0, 0, 0, 0
.	.	.	. work_trigger_unit_rtl_8_3_12_g_Num_Of_TRG_Unitsg_Order_Vector_Lengthg_Data_Length_3_0, 31, 1, 12, 0, 0, 0, 0, 0, 0
.	.	. Sample_RAM_Block, 0, 101, 0, 0, 0, 576, 0, 0, 0
.	.	.	. PF_DPSRAM_C5, 0, 0, 0, 0, 0, 192, 0, 0, 0
.	.	.	.	. PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM, 0, 0, 0, 0, 0, 192, 0, 0, 0
.	.	.	. PF_DPSRAM_C5_0, 0, 0, 0, 0, 0, 192, 0, 0, 0
.	.	.	.	. PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_0, 0, 0, 0, 0, 0, 192, 0, 0, 0
.	.	.	. PF_DPSRAM_C5_1, 0, 0, 0, 0, 0, 192, 0, 0, 0
.	.	.	.	. PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_1, 0, 0, 0, 0, 0, 192, 0, 0, 0
.	.	.	. Sample_RAM_Block_Decoder, 0, 3, 0, 0, 0, 0, 0, 0, 0
.	.	.	. Sample_RAM_Block_MUX, 0, 30, 0, 0, 0, 0, 0, 0, 0
.	.	. Test_Generator, 79, 2, 72, 0, 0, 0, 0, 0, 0
.	.	. Trigger_Top_Part, 305, 251, 279, 0, 0, 2, 0, 0, 0
.	.	.	. COREFIFO_C5, 76, 43, 78, 0, 0, 2, 0, 0, 0
.	.	.	.	. COREFIFO_C5_COREFIFO_C5_0_COREFIFO_Z8_layer0, 76, 43, 78, 0, 0, 2, 0, 0, 0
.	.	.	.	.	. COREFIFO_C5_COREFIFO_C5_0_corefifo_fwft_Z10_layer0, 8, 8, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. COREFIFO_C5_COREFIFO_C5_0_corefifo_sync_scntr_Z9_layer0, 63, 30, 78, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. COREFIFO_C5_COREFIFO_C5_0_ram_wrapper_18s_18s_14_14_1s_1s_2s_0s_0s, 0, 0, 0, 0, 0, 2, 0, 0, 0
.	.	.	.	.	.	. COREFIFO_C5_COREFIFO_C5_0_LSRAM_top, 0, 0, 0, 0, 0, 2, 0, 0, 0
.	.	.	. Trigger_Control, 201, 145, 164, 0, 0, 0, 0, 0, 0
.	.	.	. Trigger_Main, 28, 63, 37, 0, 0, 0, 0, 0, 0
.	. UART_Protocol_0, 785, 525, 260, 0, 0, 4, 0, 0, 0
.	.	. COREFIFO_C0_1_1, 271, 145, 92, 0, 0, 2, 0, 0, 0
.	.	.	. COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z11_layer0_1_2, 271, 145, 92, 0, 0, 2, 0, 0, 0
.	.	.	.	. COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z12_layer0_0, 144, 57, 92, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. COREFIFO_C0_COREFIFO_C0_0_corefifo_NstagesSync_2s_10_0_4, 22, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. COREFIFO_C0_COREFIFO_C0_0_corefifo_NstagesSync_2s_10_1_4, 22, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. COREFIFO_C0_COREFIFO_C0_0_corefifo_grayToBinConv_10_Top_3, 0, 10, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. COREFIFO_C0_COREFIFO_C0_0_corefifo_grayToBinConv_10_Top_4, 0, 10, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	. COREFIFO_C0_COREFIFO_C0_0_corefifo_fwft_Z13_layer0_1_0, 84, 46, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	. COREFIFO_C0_COREFIFO_C0_0_ram_wrapper_40s_40s_10_10_0s_1s_2s_0s_0s_0, 0, 0, 0, 0, 0, 2, 0, 0, 0
.	.	.	.	.	. COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_1_2, 0, 0, 0, 0, 0, 2, 0, 0, 0
.	.	. COREFIFO_C0_1_2, 247, 127, 91, 0, 0, 2, 0, 0, 0
.	.	.	. COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z11_layer0_0, 247, 127, 91, 0, 0, 2, 0, 0, 0
.	.	.	.	. COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z12_layer0_1_2, 144, 55, 91, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. COREFIFO_C0_COREFIFO_C0_0_corefifo_NstagesSync_2s_10_0_0, 22, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. COREFIFO_C0_COREFIFO_C0_0_corefifo_NstagesSync_2s_10_1_0, 22, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. COREFIFO_C0_COREFIFO_C0_0_corefifo_grayToBinConv_10_Top_5, 0, 10, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. COREFIFO_C0_COREFIFO_C0_0_corefifo_grayToBinConv_10_Top_6, 0, 10, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	. COREFIFO_C0_COREFIFO_C0_0_corefifo_fwft_Z13_layer0_0, 68, 38, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	. COREFIFO_C0_COREFIFO_C0_0_ram_wrapper_40s_40s_10_10_0s_1s_2s_0s_0s_1, 0, 0, 0, 0, 0, 2, 0, 0, 0
.	.	.	.	.	. COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_0, 0, 0, 0, 0, 0, 2, 0, 0, 0
.	.	. COREUART_C0_0, 79, 68, 19, 0, 0, 0, 0, 0, 0
.	.	.	. COREUART_C0_COREUART_C0_0_COREUART_0s_0s_0s_8s_0s_0s_Top_0, 79, 68, 19, 0, 0, 0, 0, 0, 0
.	.	.	.	. COREUART_C0_COREUART_C0_0_Clock_gen_0s_0s_Top_0, 19, 10, 14, 0, 0, 0, 0, 0, 0
.	.	.	.	. COREUART_C0_COREUART_C0_0_Rx_async_0s_0s_0s_1s_2s_3s_Top_0, 32, 42, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	. COREUART_C0_COREUART_C0_0_Tx_async_0s_0s_0s_1s_2s_3s_4s_5s_6s_Top_0, 19, 15, 5, 0, 0, 0, 0, 0, 0
.	.	. Communication_TX_Arbiter_1, 2, 45, 0, 0, 0, 0, 0, 0, 0
.	.	. UART_RX_Protocol_1, 100, 56, 32, 0, 0, 0, 0, 0, 0
.	.	. UART_TX_Protocol_Top_0, 59, 71, 0, 0, 0, 0, 0, 0, 0
.	.	. work_mko_rtl_330000_1_Time_Period_Top_0, 27, 12, 26, 0, 0, 0, 0, 0, 0
.	. UART_Protocol_1, 785, 523, 260, 0, 0, 4, 0, 0, 0
.	.	. COREFIFO_C0_0, 271, 145, 92, 0, 0, 2, 0, 0, 0
.	.	.	. COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z11_layer0_1_1, 271, 145, 92, 0, 0, 2, 0, 0, 0
.	.	.	.	. COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z12_layer0_1_1, 144, 57, 92, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. COREFIFO_C0_COREFIFO_C0_0_corefifo_NstagesSync_2s_10_0_3, 22, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. COREFIFO_C0_COREFIFO_C0_0_corefifo_NstagesSync_2s_10_1_3, 22, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. COREFIFO_C0_COREFIFO_C0_0_corefifo_grayToBinConv_10_Top, 0, 10, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. COREFIFO_C0_COREFIFO_C0_0_corefifo_grayToBinConv_10_Top_0, 0, 10, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	. COREFIFO_C0_COREFIFO_C0_0_corefifo_fwft_Z13_layer0_1, 84, 46, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	. COREFIFO_C0_COREFIFO_C0_0_ram_wrapper_40s_40s_10_10_0s_1s_2s_0s_0s_1_1, 0, 0, 0, 0, 0, 2, 0, 0, 0
.	.	.	.	.	. COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_1_1, 0, 0, 0, 0, 0, 2, 0, 0, 0
.	.	. COREFIFO_C0_1_0, 247, 127, 91, 0, 0, 2, 0, 0, 0
.	.	.	. COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z11_layer0_1_0, 247, 127, 91, 0, 0, 2, 0, 0, 0
.	.	.	.	. COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z12_layer0_1_0, 144, 55, 91, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. COREFIFO_C0_COREFIFO_C0_0_corefifo_NstagesSync_2s_10_0_2, 22, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. COREFIFO_C0_COREFIFO_C0_0_corefifo_NstagesSync_2s_10_1_2, 22, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. COREFIFO_C0_COREFIFO_C0_0_corefifo_grayToBinConv_10_Top_1, 0, 10, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. COREFIFO_C0_COREFIFO_C0_0_corefifo_grayToBinConv_10_Top_2, 0, 10, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	. COREFIFO_C0_COREFIFO_C0_0_corefifo_fwft_Z13_layer0, 68, 38, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	. COREFIFO_C0_COREFIFO_C0_0_ram_wrapper_40s_40s_10_10_0s_1s_2s_0s_0s, 0, 0, 0, 0, 0, 2, 0, 0, 0
.	.	.	.	.	. COREFIFO_C0_COREFIFO_C0_0_LSRAM_top, 0, 0, 0, 0, 0, 2, 0, 0, 0
.	.	. COREUART_C0, 79, 68, 19, 0, 0, 0, 0, 0, 0
.	.	.	. COREUART_C0_COREUART_C0_0_COREUART_0s_0s_0s_8s_0s_0s_Top, 79, 68, 19, 0, 0, 0, 0, 0, 0
.	.	.	.	. COREUART_C0_COREUART_C0_0_Clock_gen_0s_0s_Top, 19, 10, 14, 0, 0, 0, 0, 0, 0
.	.	.	.	. COREUART_C0_COREUART_C0_0_Rx_async_0s_0s_0s_1s_2s_3s_Top, 32, 42, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	. COREUART_C0_COREUART_C0_0_Tx_async_0s_0s_0s_1s_2s_3s_4s_5s_6s_Top, 19, 15, 5, 0, 0, 0, 0, 0, 0
.	.	. Communication_TX_Arbiter_0, 2, 43, 0, 0, 0, 0, 0, 0, 0
.	.	. UART_RX_Protocol_0, 100, 56, 32, 0, 0, 0, 0, 0, 0
.	.	. UART_TX_Protocol_Top, 59, 71, 0, 0, 0, 0, 0, 0, 0
.	.	. work_mko_rtl_330000_1_Time_Period_Top, 27, 12, 26, 0, 0, 0, 0, 0, 0