/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [3:0] _01_;
  wire celloutsig_0_0z;
  wire celloutsig_0_2z;
  wire [3:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [4:0] celloutsig_0_8z;
  wire [12:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [29:0] celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_16z;
  wire [6:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [2:0] celloutsig_1_1z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [13:0] celloutsig_1_5z;
  wire [10:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_3z = ~celloutsig_1_0z;
  assign celloutsig_0_2z = ~celloutsig_0_0z;
  assign celloutsig_0_4z = ~((_00_ | celloutsig_0_3z[3]) & (in_data[30] | celloutsig_0_3z[2]));
  assign celloutsig_1_0z = ~((in_data[110] | in_data[142]) & (in_data[185] | in_data[173]));
  assign celloutsig_1_4z = ~((celloutsig_1_1z[1] | celloutsig_1_1z[0]) & (celloutsig_1_1z[2] | celloutsig_1_0z));
  assign celloutsig_1_9z = ~((celloutsig_1_7z | celloutsig_1_3z) & (celloutsig_1_6z[4] | celloutsig_1_0z));
  assign celloutsig_1_16z = ~((celloutsig_1_7z | celloutsig_1_14z) & (in_data[188] | celloutsig_1_4z));
  reg [3:0] _09_;
  always_ff @(negedge celloutsig_1_18z[0], negedge clkin_data[32])
    if (!clkin_data[32]) _09_ <= 4'h0;
    else _09_ <= in_data[50:47];
  assign { _01_[3:2], _00_, _01_[0] } = _09_;
  assign celloutsig_0_0z = in_data[22:16] > in_data[94:88];
  assign celloutsig_0_5z = { in_data[62:57], celloutsig_0_2z, celloutsig_0_3z[3:1], 1'h0 } > { in_data[49:44], _01_[3:2], _00_, _01_[0], celloutsig_0_4z };
  assign celloutsig_0_6z = { in_data[32:31], _01_[3:2], _00_, _01_[0] } > { celloutsig_0_4z, celloutsig_0_3z[3:1], 1'h0, celloutsig_0_0z };
  assign celloutsig_0_7z = { _01_[3:2], _00_, _01_[0], celloutsig_0_5z } > { in_data[56:54], celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_1_19z = { celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z } > { celloutsig_1_1z[0], celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_1_7z = { in_data[119:117], celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_3z } > { in_data[180:178], celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_4z };
  assign celloutsig_1_14z = celloutsig_1_6z[6:0] > { celloutsig_1_13z[16:13], celloutsig_1_7z, celloutsig_1_7z, celloutsig_1_4z };
  assign celloutsig_0_8z = - { celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_6z, celloutsig_0_2z, celloutsig_0_4z };
  assign celloutsig_1_1z = - in_data[102:100];
  assign celloutsig_1_5z = - { in_data[120:108], celloutsig_1_4z };
  assign celloutsig_1_6z = - { celloutsig_1_5z[13:4], celloutsig_1_3z };
  assign celloutsig_1_13z = - { in_data[145:119], celloutsig_1_0z, celloutsig_1_9z, celloutsig_1_0z };
  assign celloutsig_1_18z = - { in_data[132:128], celloutsig_1_16z, celloutsig_1_14z };
  assign celloutsig_0_9z = in_data[35:23] ^ { _00_, _01_[0], celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_8z, celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_7z };
  assign celloutsig_0_3z[3:1] = in_data[79:77] ^ { _01_[3:2], _00_ };
  assign _01_[1] = _00_;
  assign celloutsig_0_3z[0] = 1'h0;
  assign { out_data[134:128], out_data[96], out_data[36:32], out_data[12:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_8z, celloutsig_0_9z };
endmodule
