#----------------------------------------
# JasperGold Version Info
# tool      : JasperGold 2015.09
# platform  : Linux 2.6.32-754.9.1.el6.x86_64
# version   : 2015.09 FCS 64 bits
# build date: 2015.09.29 22:07:32 PDT
#----------------------------------------
# started Tue Apr 09 22:43:59 CDT 2019
# hostname  : wario
# pid       : 17991
# arguments : '-label' 'session_0' '-console' 'wario:34395' '-style' 'windows' '-proj' '/home/ecelrc/students/xliu4/verif_labs/lab4/tutorial/jgproject/sessionLogs/session_0' '-init' '-hidden' '/home/ecelrc/students/xliu4/verif_labs/lab4/tutorial/jgproject/.tmp/.initCmds.tcl' 'jg_cmd_syncfifo.tcl'

Any disclosure about the Cadence Design Systems software or its use
model to any third party violates the written Non-Disclosure Agreement
between Cadence Design Systems, Inc. and the customer.

THIS SOFTWARE CONTAINS CONFIDENTIAL INFORMATION AND TRADE SECRETS OF
CADENCE DESIGN SYSTEMS, INC. USE, DISCLOSURE, OR REPRODUCTION IS
PROHIBITED WITHOUT THE PRIOR EXPRESS WRITTEN PERMISSION OF CADENCE
DESIGN SYSTEMS, INC.

Copyright (C) 2000-2015 Cadence Design Systems, Inc. All Rights
Reserved.  Unpublished -- rights reserved under the copyright laws of
the United States.

This product includes software developed by others and redistributed
according to license agreement. See doc/third_party_readme.txt for
further details.

RESTRICTED RIGHTS LEGEND

Use, duplication, or disclosure by the Government is subject to
restrictions as set forth in subparagraph (c) (1) (ii) of the Rights in
Technical Data and Computer Software clause at DFARS 252.227-7013 or
subparagraphs (c) (1) and (2) of Commercial Computer Software -- Restricted
Rights at 48 CFR 52.227-19, as applicable.


                          Cadence Design Systems, Inc. 
                          2655 Seely Avenue
                          San Jose, CA 95134
                          Phone: 408.943.1234

For technical assistance visit http://support.cadence.com.

JasperGold Apps Analysis Session - /home/ecelrc/students/xliu4/verif_labs/lab4/tutorial/jgproject/sessionLogs/session_0

INFO: successfully checked out licenses "jasper_interactive" and "jasper_fpv".
INFO: reading configuration file "/home/ecelrc/students/xliu4/.config/jasper/jaspergold.conf".
% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
% analyze -v2k sync_fifo.v
[-- (VERI-1482)] Analyzing Verilog file sync_fifo.v
% analyze -sv wrapper_sync_fifo.sv
[-- (VERI-1482)] Analyzing Verilog file /misc/linuxws/packages/cadence_2016/jasper_2015.09/lib/verilog/packages/std/std.sv into library std
[-- (VERI-1482)] Analyzing Verilog file wrapper_sync_fifo.sv
[WARN (VERI-1212)] wrapper_sync_fifo.sv(100): block identifier is required on this block
[WARN (VERI-1212)] wrapper_sync_fifo.sv(119): block identifier is required on this block
[WARN (VERI-1763)] wrapper_sync_fifo.sv(99): the sva directive is not sensitive to clock. The directive will be sampled on the posedge of the fastest clock.
[WARN (VERI-1763)] wrapper_sync_fifo.sv(117): the sva directive is not sensitive to clock. The directive will be sampled on the posedge of the fastest clock.
[WARN (VERI-1763)] wrapper_sync_fifo.sv(118): the sva directive is not sensitive to clock. The directive will be sampled on the posedge of the fastest clock.
% elaborate -top sync_fifo
INFO (ISW003): Top module name is "sync_fifo".
[INFO (VERI-1018)] sync_fifo.v(1): compiling module sync_fifo
[WARN (VERI-9003)] sync_fifo.v(56): invert of if-condition matches sensitivity list edge, this is unconventional
[WARN (VERI-1209)] sync_fifo.v(75): expression size 32 truncated to fit in target size 2
[WARN (VERI-1209)] sync_fifo.v(76): expression size 32 truncated to fit in target size 2
[INFO (VERI-1018)] wrapper_sync_fifo.sv(1): compiling module fifo_verif
[INFO] Beginning multiple driver analysis
[INFO] Finished multiple driver analysis
[INFO] Module Name sync_fifo
sync_fifo
[<embedded>] % clock clock
[<embedded>] % reset reset
INFO (IPM031): Invalidating proof results of all properties in the Property Manager.
INFO (IRS006): Current reset condition is "reset".
[<embedded>] % prove -bg -all
INFO (IPF031): Settings used for this proof:
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = Hp Ht N B 
    proofgrid_per_engine_max_jobs = 1
    proofgrid_mode                = local
    proofgrid_restarts            = 10
INFO (IPF036): Starting proof on task: "<embedded>", 24 properties to prove with 0 already proven/unreachable
background
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis phase 2 of 4.
INFO (IRS031): Running reset analysis phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 14 of 68 design flops, 0 of 0 design latches, 8 of 8 internal elements.
WARNING (WRS031): 6 of 68 design flop(s) with asynchronous reset condition, but not reset. Run "get_reset_info -x_value -with_reset_pin" to get a list of such flops.
Using multistage preprocessing
Starting reduce
Finished reduce in 0.002s
Performing Proof Simplification...
0.Hp: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Hp: Proof Simplification Iteration 1	[0.00 s]
0.Hp: Proof Simplification Iteration 2	[0.00 s]
0.Hp: Proof Simplification Iteration 3	[0.00 s]
Proof Simplification completed in 0.00 s
0.Hp: Identified and disabled 1 duplicated target.
About to start distributed ProofGrid in its own thread with a limit of 20 pending notifications.
ProofGrid usable level: 23
0.Hp: Proofgrid shell started at 18350@wario(local) jg_17991_wario_1
0.Hp: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Ht: Proofgrid shell started at 18351@wario(local) jg_17991_wario_1
0.Hp: Trace Attempt  1	[0.00 s]
0.Hp: A trace with 1 cycles was found. [0.00 s]
0.Hp: A trace with 1 cycles was found. [0.00 s]
0.Hp: A trace with 1 cycles was found. [0.00 s]
0.Hp: A trace with 1 cycles was found. [0.00 s]
0.Hp: A trace with 1 cycles was found. [0.00 s]
INFO (IPF055): 0.Hp: A counterexample (cex) with 1 cycles was found for the property "sync_fifo.fifo_verif_inst.ck_empty_correctness" in 0.01 s.
INFO (IPF047): 0.Hp: The cover property "sync_fifo.fifo_verif_inst.ck_empty_correctness:precondition1" was covered in 1 cycles in 0.01 s by the incidental trace "sync_fifo.fifo_verif_inst.ck_empty_correctness".
INFO (IPF047): 0.Hp: The cover property "sync_fifo.fifo_verif_inst.[0].ck_wr_num" was covered in 1 cycles in 0.01 s by the incidental trace "sync_fifo.fifo_verif_inst.ck_empty_correctness".
INFO (IPF047): 0.Hp: The cover property "sync_fifo.fifo_verif_inst.[0].ck_rd_num" was covered in 1 cycles in 0.01 s by the incidental trace "sync_fifo.fifo_verif_inst.ck_empty_correctness".
INFO (IPF047): 0.Hp: The cover property "sync_fifo.fifo_verif_inst.[0].ck_all_used" was covered in 1 cycles in 0.01 s by the incidental trace "sync_fifo.fifo_verif_inst.ck_empty_correctness".
0.Ht: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Ht: Trace Attempt  1	[0.00 s]
0.Ht: Trace Attempt  2	[0.00 s]
0.Ht: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.Ht: The cover property "sync_fifo.fifo_verif_inst.ck_empty_to_full" was proven unreachable in 0.00 s.
0.Ht: A trace with 2 cycles was found. [0.00 s]
INFO (IPF047): 0.Ht: The cover property "sync_fifo.fifo_verif_inst.ck_full_to_empty" was covered in 2 cycles in 0.00 s.
0.Ht: A trace with 2 cycles was found. [0.00 s]
0.Ht: A trace with 2 cycles was found. [0.00 s]
INFO (IPF047): 0.Ht: The cover property "sync_fifo.fifo_verif_inst.[1].ck_all_used" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.Ht: The cover property "sync_fifo.fifo_verif_inst.[1].ck_wr_num" was covered in 2 cycles in 0.00 s by the incidental trace "sync_fifo.fifo_verif_inst.[1].ck_all_used".
0.Ht: A trace with 2 cycles was found. [0.00 s]
INFO (IPF047): 0.Ht: The cover property "sync_fifo.fifo_verif_inst.[1].ck_rd_num" was covered in 2 cycles in 0.00 s.
0.Ht: Trace Attempt  3	[0.00 s]
0.Ht: Trace Attempt  4	[0.00 s]
0.Ht: A trace with 4 cycles was found. [0.00 s]
0.Ht: A trace with 4 cycles was found. [0.00 s]
INFO (IPF047): 0.Ht: The cover property "sync_fifo.fifo_verif_inst.[2].ck_all_used" was covered in 4 cycles in 0.01 s.
INFO (IPF047): 0.Ht: The cover property "sync_fifo.fifo_verif_inst.[2].ck_wr_num" was covered in 4 cycles in 0.01 s by the incidental trace "sync_fifo.fifo_verif_inst.[2].ck_all_used".
0.Ht: A trace with 4 cycles was found. [0.00 s]
INFO (IPF047): 0.Ht: The cover property "sync_fifo.fifo_verif_inst.[2].ck_rd_num" was covered in 4 cycles in 0.01 s.
0.Ht: Trace Attempt  5	[0.00 s]
0.Ht: Trace Attempt  6	[0.00 s]
0.Ht: A trace with 6 cycles was found. [0.00 s]
0.Ht: A trace with 6 cycles was found. [0.00 s]
INFO (IPF047): 0.Ht: The cover property "sync_fifo.fifo_verif_inst.[3].ck_all_used" was covered in 6 cycles in 0.01 s.
INFO (IPF047): 0.Ht: The cover property "sync_fifo.fifo_verif_inst.[3].ck_wr_num" was covered in 6 cycles in 0.01 s by the incidental trace "sync_fifo.fifo_verif_inst.[3].ck_all_used".
0.Ht: A trace with 6 cycles was found. [0.00 s]
INFO (IPF047): 0.Ht: The cover property "sync_fifo.fifo_verif_inst.[3].ck_rd_num" was covered in 6 cycles in 0.01 s.
0.Ht: Trace Attempt  8	[0.01 s]
0.Ht: A trace with 8 cycles was found. [0.01 s]
0.Ht: A trace with 8 cycles was found. [0.01 s]
0.Ht: A trace with 8 cycles was found. [0.01 s]
INFO (IPF055): 0.Ht: A counterexample (cex) with 8 cycles was found for the property "sync_fifo.fifo_verif_inst.cl_full_correctness" in 0.01 s.
INFO (IPF047): 0.Ht: The cover property "sync_fifo.fifo_verif_inst.cl_full_correctness:precondition1" was covered in 8 cycles in 0.01 s by the incidental trace "sync_fifo.fifo_verif_inst.cl_full_correctness".
INFO (IPF047): 0.Ht: The cover property "sync_fifo.fifo_verif_inst.[4].ck_wr_num" was covered in 8 cycles in 0.01 s by the incidental trace "sync_fifo.fifo_verif_inst.cl_full_correctness".
0.Ht: A trace with 8 cycles was found. [0.01 s]
INFO (IPF047): 0.Ht: The cover property "sync_fifo.fifo_verif_inst.[4].ck_rd_num" was covered in 8 cycles in 0.01 s.
0.Ht: Trace Attempt 10	[0.01 s]
0.Ht: A trace with 10 cycles was found. [0.01 s]
INFO (IPF047): 0.Ht: The cover property "sync_fifo.fifo_verif_inst.[5].ck_wr_num" was covered in 10 cycles in 0.01 s.
0.Ht: A trace with 10 cycles was found. [0.01 s]
INFO (IPF047): 0.Ht: The cover property "sync_fifo.fifo_verif_inst.[5].ck_rd_num" was covered in 10 cycles in 0.01 s.
0.Ht: Trace Attempt 12	[0.01 s]
0.Ht: A trace with 12 cycles was found. [0.01 s]
INFO (IPF047): 0.Ht: The cover property "sync_fifo.fifo_verif_inst.[6].ck_wr_num" was covered in 12 cycles in 0.01 s.
0.Ht: A trace with 12 cycles was found. [0.01 s]
INFO (IPF047): 0.Ht: The cover property "sync_fifo.fifo_verif_inst.[6].ck_rd_num" was covered in 12 cycles in 0.01 s.
0.Ht: All properties determined. [0.01 s]
Initiating shutdown of proof (@ 0.03 s)
0.N: Proofgrid shell started at 18352@wario(local) jg_17991_wario_1
0.N: Stopping job (no undetermined properties)
0.Hp: Trace Attempt  2	[0.01 s]
0.Ht: Exited with Success (@ 0.04 s)
0.N: Interrupted. [0.00 s]
0.B: Proofgrid shell started at 18365@wario(local) jg_17991_wario_1
0.B: Stopping job (no undetermined properties)
0.B: Interrupted. [0.00 s]
0.Hp: Interrupted (multi)
0.Hp: Interrupted. [0.02 s]
0.N: Exited with Success (@ 0.04 s)
0.B: Exited with Success (@ 0.04 s)
0.Hp: Exited with Success (@ 0.04 s)
ProofGrid usable level: 0
ProofGrid usable level: 0
All pending notifications were processed.
INFO (IPF059): Completed proof on task: <embedded>

==============================================================
SUMMARY
==============================================================
	Properties Considered : 24
	      assertions      : 2
	       - proven       : 0 (0%)
	       - marked_proven: 0 (0%)
	       - cex          : 2 (100%)
	       - ar_cex       : 0 (0%)
	       - undetermined : 0 (0%)
	       - unprocessed  : 0 (0%)
	       - error        : 0 (0%)
	      covers          : 22
	       - unreachable  : 1 (4.54545%)
	       - covered      : 21 (95.4545%)
	       - ar_covered   : 0 (0%)
	       - undetermined : 0 (0%)
	       - unprocessed  : 0 (0%)
	       - error        : 0 (0%)
[<embedded>] % visualize -violation -property <embedded>::sync_fifo.fifo_verif_inst.ck_empty_correctness -new_window
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IVS008): Expanding analysis region to enable visualization of "<embedded>::sync_fifo.fifo_verif_inst.ck_empty_correctness".
cex
INFO: Waiting for proof threads to stop...
INFO: Proof threads stopped.
