

================================================================
== Vitis HLS Report for 'dpu_func_Pipeline_FUNC_MATMUL_LOOP1'
================================================================
* Date:           Thu Dec 29 14:48:12 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        HLS_final_vitis
* Solution:       solution4 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.121 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       13|       15|  0.130 us|  0.150 us|   13|   15|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------+----------+---------+---------+-----------+-----------+-----+-----+---------+
        |                     |          |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |       Instance      |  Module  |   min   |   max   |    min    |    max    | min | max |   Type  |
        +---------------------+----------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_dpu_unit_fu_200  |dpu_unit  |        1|        1|  10.000 ns|  10.000 ns|    1|    1|      yes|
        +---------------------+----------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- FUNC_MATMUL_LOOP1  |       11|       13|         4|          2|          1|  5 ~ 6|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 2, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.32>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%i_48 = alloca i32 1"   --->   Operation 7 'alloca' 'i_48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%this_p4_10 = alloca i32 1"   --->   Operation 8 'alloca' 'this_p4_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%this_p3_10 = alloca i32 1"   --->   Operation 9 'alloca' 'this_p3_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%this_p1_10 = alloca i32 1"   --->   Operation 10 'alloca' 'this_p1_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i8192 %this_pMem"   --->   Operation 11 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%addr2_cast_cast_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %addr2_cast_cast"   --->   Operation 12 'read' 'addr2_cast_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%zext_ln223_2_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %zext_ln223_2"   --->   Operation 13 'read' 'zext_ln223_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%addr1_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %addr1"   --->   Operation 14 'read' 'addr1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%itr_cast_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %itr_cast"   --->   Operation 15 'read' 'itr_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%this_p4_9_read = read i8192 @_ssdm_op_Read.ap_auto.i8192, i8192 %this_p4_9"   --->   Operation 16 'read' 'this_p4_9_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%this_p3_9_read = read i8192 @_ssdm_op_Read.ap_auto.i8192, i8192 %this_p3_9"   --->   Operation 17 'read' 'this_p3_9_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%this_p1_9_read = read i8192 @_ssdm_op_Read.ap_auto.i8192, i8192 %this_p1_9"   --->   Operation 18 'read' 'this_p1_9_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%addr2_cast_cast_cast = zext i6 %addr2_cast_cast_read"   --->   Operation 19 'zext' 'addr2_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln223_2_cast = zext i5 %zext_ln223_2_read"   --->   Operation 20 'zext' 'zext_ln223_2_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8192 %this_pMem, i64 666, i64 210, i64 18446744073709551615"   --->   Operation 21 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.46ns)   --->   "%store_ln0 = store i8192 %this_p1_9_read, i8192 %this_p1_10"   --->   Operation 22 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 23 [1/1] (0.46ns)   --->   "%store_ln0 = store i8192 %this_p3_9_read, i8192 %this_p3_10"   --->   Operation 23 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 24 [1/1] (0.46ns)   --->   "%store_ln0 = store i8192 %this_p4_9_read, i8192 %this_p4_10"   --->   Operation 24 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 25 [1/1] (0.46ns)   --->   "%store_ln0 = store i3 0, i3 %i_48"   --->   Operation 25 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body.i706"   --->   Operation 26 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%i = load i3 %i_48" [HLS_Final_vitis_src/dpu.cpp:221]   --->   Operation 27 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 28 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.56ns)   --->   "%icmp_ln221 = icmp_eq  i3 %i, i3 %itr_cast_read" [HLS_Final_vitis_src/dpu.cpp:221]   --->   Operation 29 'icmp' 'icmp_ln221' <Predicate = true> <Delay = 0.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.56> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 5, i64 6, i64 0"   --->   Operation 30 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.71ns)   --->   "%i_63 = add i3 %i, i3 1" [HLS_Final_vitis_src/dpu.cpp:221]   --->   Operation 31 'add' 'i_63' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln221 = br i1 %icmp_ln221, void %for.body.i706.split, void %for.body.i695.loopexit.exitStub" [HLS_Final_vitis_src/dpu.cpp:221]   --->   Operation 32 'br' 'br_ln221' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln223 = zext i3 %i" [HLS_Final_vitis_src/dpu.cpp:223]   --->   Operation 33 'zext' 'zext_ln223' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln223_1 = zext i3 %i" [HLS_Final_vitis_src/dpu.cpp:223]   --->   Operation 34 'zext' 'zext_ln223_1' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln223 = add i8 %zext_ln223_2_cast, i8 %addr1_read" [HLS_Final_vitis_src/dpu.cpp:223]   --->   Operation 35 'add' 'add_ln223' <Predicate = (!icmp_ln221)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.51> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 36 [1/1] (1.02ns) (root node of TernaryAdder)   --->   "%add_ln223_1 = add i8 %add_ln223, i8 %zext_ln223" [HLS_Final_vitis_src/dpu.cpp:223]   --->   Operation 36 'add' 'add_ln223_1' <Predicate = (!icmp_ln221)> <Delay = 1.02> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.51> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%idxprom_i744 = zext i8 %add_ln223_1" [HLS_Final_vitis_src/dpu.cpp:223]   --->   Operation 37 'zext' 'idxprom_i744' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%this_pMem_addr = getelementptr i8192 %this_pMem, i64 0, i64 %idxprom_i744" [HLS_Final_vitis_src/dpu.cpp:62]   --->   Operation 38 'getelementptr' 'this_pMem_addr' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_1 : Operation 39 [2/2] (1.29ns)   --->   "%this_pMem_load = load i8 %this_pMem_addr" [HLS_Final_vitis_src/dpu.cpp:62]   --->   Operation 39 'load' 'this_pMem_load' <Predicate = (!icmp_ln221)> <Delay = 1.29> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8192> <Depth = 158> <RAM>
ST_1 : Operation 40 [1/1] (0.84ns)   --->   "%add_ln224 = add i7 %zext_ln223_1, i7 %addr2_cast_cast_cast" [HLS_Final_vitis_src/dpu.cpp:224]   --->   Operation 40 'add' 'add_ln224' <Predicate = (!icmp_ln221)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%idxprom_i733 = zext i7 %add_ln224" [HLS_Final_vitis_src/dpu.cpp:224]   --->   Operation 41 'zext' 'idxprom_i733' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%this_pMem_addr_16 = getelementptr i8192 %this_pMem, i64 0, i64 %idxprom_i733" [HLS_Final_vitis_src/dpu.cpp:70]   --->   Operation 42 'getelementptr' 'this_pMem_addr_16' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_1 : Operation 43 [2/2] (1.29ns)   --->   "%this_pMem_load_7 = load i8 %this_pMem_addr_16" [HLS_Final_vitis_src/dpu.cpp:70]   --->   Operation 43 'load' 'this_pMem_load_7' <Predicate = (!icmp_ln221)> <Delay = 1.29> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8192> <Depth = 158> <RAM>
ST_1 : Operation 44 [1/1] (0.46ns)   --->   "%store_ln221 = store i3 %i_63, i3 %i_48" [HLS_Final_vitis_src/dpu.cpp:221]   --->   Operation 44 'store' 'store_ln221' <Predicate = (!icmp_ln221)> <Delay = 0.46>

State 2 <SV = 1> <Delay = 7.12>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%this_p4_10_load_1 = load i8192 %this_p4_10" [HLS_Final_vitis_src/dpu.cpp:225]   --->   Operation 45 'load' 'this_p4_10_load_1' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%this_p3_10_load_1 = load i8192 %this_p3_10" [HLS_Final_vitis_src/dpu.cpp:225]   --->   Operation 46 'load' 'this_p3_10_load_1' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_2 : Operation 47 [1/2] (1.29ns)   --->   "%this_pMem_load = load i8 %this_pMem_addr" [HLS_Final_vitis_src/dpu.cpp:62]   --->   Operation 47 'load' 'this_pMem_load' <Predicate = (!icmp_ln221)> <Delay = 1.29> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8192> <Depth = 158> <RAM>
ST_2 : Operation 48 [1/2] (1.29ns)   --->   "%this_pMem_load_7 = load i8 %this_pMem_addr_16" [HLS_Final_vitis_src/dpu.cpp:70]   --->   Operation 48 'load' 'this_pMem_load_7' <Predicate = (!icmp_ln221)> <Delay = 1.29> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8192> <Depth = 158> <RAM>
ST_2 : Operation 49 [2/2] (5.82ns)   --->   "%call_ret5 = call i16384 @dpu_unit, i8192 %this_pMem_load, i8192 %this_pMem_load_7, i8192 %this_p3_10_load_1, i8192 %this_p4_10_load_1, i8 2" [HLS_Final_vitis_src/dpu.cpp:225]   --->   Operation 49 'call' 'call_ret5' <Predicate = (!icmp_ln221)> <Delay = 5.82> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 50 [1/1] (0.46ns)   --->   "%store_ln221 = store i8192 %this_pMem_load, i8192 %this_p1_10" [HLS_Final_vitis_src/dpu.cpp:221]   --->   Operation 50 'store' 'store_ln221' <Predicate = (!icmp_ln221)> <Delay = 0.46>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%this_p4_10_load = load i8192 %this_p4_10"   --->   Operation 66 'load' 'this_p4_10_load' <Predicate = (icmp_ln221)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%this_p3_10_load = load i8192 %this_p3_10"   --->   Operation 67 'load' 'this_p3_10_load' <Predicate = (icmp_ln221)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%this_p1_10_load = load i8192 %this_p1_10"   --->   Operation 68 'load' 'this_p1_10_load' <Predicate = (icmp_ln221)> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8192P0A, i8192 %this_p1_10_out, i8192 %this_p1_10_load"   --->   Operation 69 'write' 'write_ln0' <Predicate = (icmp_ln221)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8192P0A, i8192 %this_p3_10_out, i8192 %this_p3_10_load"   --->   Operation 70 'write' 'write_ln0' <Predicate = (icmp_ln221)> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8192P0A, i8192 %this_p4_10_out, i8192 %this_p4_10_load"   --->   Operation 71 'write' 'write_ln0' <Predicate = (icmp_ln221)> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 72 'ret' 'ret_ln0' <Predicate = (icmp_ln221)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 6.91>
ST_3 : Operation 51 [1/2] (6.91ns)   --->   "%call_ret5 = call i16384 @dpu_unit, i8192 %this_pMem_load, i8192 %this_pMem_load_7, i8192 %this_p3_10_load_1, i8192 %this_p4_10_load_1, i8 2" [HLS_Final_vitis_src/dpu.cpp:225]   --->   Operation 51 'call' 'call_ret5' <Predicate = true> <Delay = 6.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%this_p3_ret = extractvalue i16384 %call_ret5" [HLS_Final_vitis_src/dpu.cpp:225]   --->   Operation 52 'extractvalue' 'this_p3_ret' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%this_p4_ret = extractvalue i16384 %call_ret5" [HLS_Final_vitis_src/dpu.cpp:225]   --->   Operation 53 'extractvalue' 'this_p4_ret' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 2.15>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%specloopname_ln221 = specloopname void @_ssdm_op_SpecLoopName, void @empty_39" [HLS_Final_vitis_src/dpu.cpp:221]   --->   Operation 54 'specloopname' 'specloopname_ln221' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.85ns)   --->   "%add_ln226 = add i7 %zext_ln223_1, i7 76" [HLS_Final_vitis_src/dpu.cpp:226]   --->   Operation 55 'add' 'add_ln226' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%idxprom2_i714 = zext i7 %add_ln226" [HLS_Final_vitis_src/dpu.cpp:226]   --->   Operation 56 'zext' 'idxprom2_i714' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%this_pMem_addr_17 = getelementptr i8192 %this_pMem, i64 0, i64 %idxprom2_i714" [HLS_Final_vitis_src/dpu.cpp:82]   --->   Operation 57 'getelementptr' 'this_pMem_addr_17' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (1.29ns)   --->   "%store_ln82 = store void @_ssdm_op_Write.bram.i8192, i8 %this_pMem_addr_17, i8192 %this_p3_ret, i1024 179769313486231590772930519078902473361797697894230657273430081157732675805500963132708477322407536021120113879871393357658789768814416622492847430639474124377767893424865485276302219601246094119453082952085005768838150682342462881473913110540827237163350510684586298239947245938479716304835356329624224137215" [HLS_Final_vitis_src/dpu.cpp:82]   --->   Operation 58 'store' 'store_ln82' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8192> <Depth = 158> <RAM>
ST_4 : Operation 59 [1/1] (0.85ns)   --->   "%add_ln227 = add i7 %zext_ln223_1, i7 82" [HLS_Final_vitis_src/dpu.cpp:227]   --->   Operation 59 'add' 'add_ln227' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%idxprom2_i703 = zext i7 %add_ln227" [HLS_Final_vitis_src/dpu.cpp:227]   --->   Operation 60 'zext' 'idxprom2_i703' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%this_pMem_addr_18 = getelementptr i8192 %this_pMem, i64 0, i64 %idxprom2_i703" [HLS_Final_vitis_src/dpu.cpp:90]   --->   Operation 61 'getelementptr' 'this_pMem_addr_18' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (1.29ns)   --->   "%store_ln90 = store void @_ssdm_op_Write.bram.i8192, i8 %this_pMem_addr_18, i8192 %this_p4_ret, i1024 179769313486231590772930519078902473361797697894230657273430081157732675805500963132708477322407536021120113879871393357658789768814416622492847430639474124377767893424865485276302219601246094119453082952085005768838150682342462881473913110540827237163350510684586298239947245938479716304835356329624224137215" [HLS_Final_vitis_src/dpu.cpp:90]   --->   Operation 62 'store' 'store_ln90' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8192> <Depth = 158> <RAM>
ST_4 : Operation 63 [1/1] (0.46ns)   --->   "%store_ln221 = store i8192 %this_p3_ret, i8192 %this_p3_10" [HLS_Final_vitis_src/dpu.cpp:221]   --->   Operation 63 'store' 'store_ln221' <Predicate = true> <Delay = 0.46>
ST_4 : Operation 64 [1/1] (0.46ns)   --->   "%store_ln221 = store i8192 %this_p4_ret, i8192 %this_p4_10" [HLS_Final_vitis_src/dpu.cpp:221]   --->   Operation 64 'store' 'store_ln221' <Predicate = true> <Delay = 0.46>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%br_ln221 = br void %for.body.i706" [HLS_Final_vitis_src/dpu.cpp:221]   --->   Operation 65 'br' 'br_ln221' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ this_p1_9]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ this_p3_9]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ this_p4_9]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ itr_cast]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ this_pMem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ addr1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ zext_ln223_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ addr2_cast_cast]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ this_p1_10_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ this_p3_10_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ this_p4_10_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i_48                       (alloca                ) [ 01000]
this_p4_10                 (alloca                ) [ 01111]
this_p3_10                 (alloca                ) [ 01111]
this_p1_10                 (alloca                ) [ 01100]
specbramwithbyteenable_ln0 (specbramwithbyteenable) [ 00000]
addr2_cast_cast_read       (read                  ) [ 00000]
zext_ln223_2_read          (read                  ) [ 00000]
addr1_read                 (read                  ) [ 00000]
itr_cast_read              (read                  ) [ 00000]
this_p4_9_read             (read                  ) [ 00000]
this_p3_9_read             (read                  ) [ 00000]
this_p1_9_read             (read                  ) [ 00000]
addr2_cast_cast_cast       (zext                  ) [ 00000]
zext_ln223_2_cast          (zext                  ) [ 00000]
specmemcore_ln0            (specmemcore           ) [ 00000]
store_ln0                  (store                 ) [ 00000]
store_ln0                  (store                 ) [ 00000]
store_ln0                  (store                 ) [ 00000]
store_ln0                  (store                 ) [ 00000]
br_ln0                     (br                    ) [ 00000]
i                          (load                  ) [ 00000]
specpipeline_ln0           (specpipeline          ) [ 00000]
icmp_ln221                 (icmp                  ) [ 01100]
speclooptripcount_ln0      (speclooptripcount     ) [ 00000]
i_63                       (add                   ) [ 00000]
br_ln221                   (br                    ) [ 00000]
zext_ln223                 (zext                  ) [ 00000]
zext_ln223_1               (zext                  ) [ 01111]
add_ln223                  (add                   ) [ 00000]
add_ln223_1                (add                   ) [ 00000]
idxprom_i744               (zext                  ) [ 00000]
this_pMem_addr             (getelementptr         ) [ 00100]
add_ln224                  (add                   ) [ 00000]
idxprom_i733               (zext                  ) [ 00000]
this_pMem_addr_16          (getelementptr         ) [ 00100]
store_ln221                (store                 ) [ 00000]
this_p4_10_load_1          (load                  ) [ 00000]
this_p3_10_load_1          (load                  ) [ 00000]
this_pMem_load             (load                  ) [ 00000]
this_pMem_load_7           (load                  ) [ 00000]
store_ln221                (store                 ) [ 00000]
call_ret5                  (call                  ) [ 00000]
this_p3_ret                (extractvalue          ) [ 00101]
this_p4_ret                (extractvalue          ) [ 00101]
specloopname_ln221         (specloopname          ) [ 00000]
add_ln226                  (add                   ) [ 00000]
idxprom2_i714              (zext                  ) [ 00000]
this_pMem_addr_17          (getelementptr         ) [ 00000]
store_ln82                 (store                 ) [ 00000]
add_ln227                  (add                   ) [ 00000]
idxprom2_i703              (zext                  ) [ 00000]
this_pMem_addr_18          (getelementptr         ) [ 00000]
store_ln90                 (store                 ) [ 00000]
store_ln221                (store                 ) [ 00000]
store_ln221                (store                 ) [ 00000]
br_ln221                   (br                    ) [ 00000]
this_p4_10_load            (load                  ) [ 00000]
this_p3_10_load            (load                  ) [ 00000]
this_p1_10_load            (load                  ) [ 00000]
write_ln0                  (write                 ) [ 00000]
write_ln0                  (write                 ) [ 00000]
write_ln0                  (write                 ) [ 00000]
ret_ln0                    (ret                   ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="this_p1_9">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="this_p1_9"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="this_p3_9">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="this_p3_9"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="this_p4_9">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="this_p4_9"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="itr_cast">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="itr_cast"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="this_pMem">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="this_pMem"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="addr1">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="addr1"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="zext_ln223_2">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln223_2"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="addr2_cast_cast">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="addr2_cast_cast"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="this_p1_10_out">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="this_p1_10_out"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="this_p3_10_out">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="this_p3_10_out"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="this_p4_10_out">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="this_p4_10_out"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBRAMWithByteEnable"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i6"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i5"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i3"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8192"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dpu_unit"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_39"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.bram.i8192"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i8192P0A"/></StgValue>
</bind>
</comp>

<comp id="82" class="1004" name="i_48_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_48/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="this_p4_10_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="1" index="1" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="this_p4_10/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="this_p3_10_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="1" index="1" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="this_p3_10/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="this_p1_10_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="1" index="1" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="this_p1_10/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="addr2_cast_cast_read_read_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="6" slack="0"/>
<pin id="100" dir="0" index="1" bw="6" slack="0"/>
<pin id="101" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="addr2_cast_cast_read/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="zext_ln223_2_read_read_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="5" slack="0"/>
<pin id="106" dir="0" index="1" bw="5" slack="0"/>
<pin id="107" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln223_2_read/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="addr1_read_read_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="8" slack="0"/>
<pin id="112" dir="0" index="1" bw="8" slack="0"/>
<pin id="113" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="addr1_read/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="itr_cast_read_read_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="3" slack="0"/>
<pin id="118" dir="0" index="1" bw="3" slack="0"/>
<pin id="119" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="itr_cast_read/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="this_p4_9_read_read_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="8192" slack="0"/>
<pin id="124" dir="0" index="1" bw="8192" slack="0"/>
<pin id="125" dir="1" index="2" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="this_p4_9_read/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="this_p3_9_read_read_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="8192" slack="0"/>
<pin id="130" dir="0" index="1" bw="8192" slack="0"/>
<pin id="131" dir="1" index="2" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="this_p3_9_read/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="this_p1_9_read_read_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="8192" slack="0"/>
<pin id="136" dir="0" index="1" bw="8192" slack="0"/>
<pin id="137" dir="1" index="2" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="this_p1_9_read/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="write_ln0_write_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="0" slack="0"/>
<pin id="142" dir="0" index="1" bw="8192" slack="0"/>
<pin id="143" dir="0" index="2" bw="8192" slack="0"/>
<pin id="144" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/2 "/>
</bind>
</comp>

<comp id="147" class="1004" name="write_ln0_write_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="0" slack="0"/>
<pin id="149" dir="0" index="1" bw="8192" slack="0"/>
<pin id="150" dir="0" index="2" bw="8192" slack="0"/>
<pin id="151" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/2 "/>
</bind>
</comp>

<comp id="154" class="1004" name="write_ln0_write_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="0" slack="0"/>
<pin id="156" dir="0" index="1" bw="8192" slack="0"/>
<pin id="157" dir="0" index="2" bw="8192" slack="0"/>
<pin id="158" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/2 "/>
</bind>
</comp>

<comp id="161" class="1004" name="this_pMem_addr_gep_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="8192" slack="0"/>
<pin id="163" dir="0" index="1" bw="1" slack="0"/>
<pin id="164" dir="0" index="2" bw="8" slack="0"/>
<pin id="165" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="this_pMem_addr/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="grp_access_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="8" slack="0"/>
<pin id="170" dir="0" index="1" bw="8192" slack="1"/>
<pin id="171" dir="0" index="2" bw="0" slack="0"/>
<pin id="173" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="174" dir="0" index="5" bw="8192" slack="1"/>
<pin id="175" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="172" dir="1" index="3" bw="8192" slack="0"/>
<pin id="176" dir="1" index="7" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="this_pMem_load/1 this_pMem_load_7/1 store_ln82/4 store_ln90/4 "/>
</bind>
</comp>

<comp id="178" class="1004" name="this_pMem_addr_16_gep_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="8192" slack="0"/>
<pin id="180" dir="0" index="1" bw="1" slack="0"/>
<pin id="181" dir="0" index="2" bw="7" slack="0"/>
<pin id="182" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="this_pMem_addr_16/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="this_pMem_addr_17_gep_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="8192" slack="0"/>
<pin id="188" dir="0" index="1" bw="1" slack="0"/>
<pin id="189" dir="0" index="2" bw="7" slack="0"/>
<pin id="190" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="this_pMem_addr_17/4 "/>
</bind>
</comp>

<comp id="193" class="1004" name="this_pMem_addr_18_gep_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="8192" slack="0"/>
<pin id="195" dir="0" index="1" bw="1" slack="0"/>
<pin id="196" dir="0" index="2" bw="7" slack="0"/>
<pin id="197" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="this_pMem_addr_18/4 "/>
</bind>
</comp>

<comp id="200" class="1004" name="grp_dpu_unit_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="16384" slack="0"/>
<pin id="202" dir="0" index="1" bw="8192" slack="0"/>
<pin id="203" dir="0" index="2" bw="8192" slack="0"/>
<pin id="204" dir="0" index="3" bw="8192" slack="0"/>
<pin id="205" dir="0" index="4" bw="8192" slack="0"/>
<pin id="206" dir="0" index="5" bw="3" slack="0"/>
<pin id="207" dir="1" index="6" bw="16384" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret5/2 "/>
</bind>
</comp>

<comp id="212" class="1004" name="addr2_cast_cast_cast_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="6" slack="0"/>
<pin id="214" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="addr2_cast_cast_cast/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="zext_ln223_2_cast_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="5" slack="0"/>
<pin id="218" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln223_2_cast/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="store_ln0_store_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="8192" slack="0"/>
<pin id="222" dir="0" index="1" bw="8192" slack="0"/>
<pin id="223" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="225" class="1004" name="store_ln0_store_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="8192" slack="0"/>
<pin id="227" dir="0" index="1" bw="8192" slack="0"/>
<pin id="228" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="230" class="1004" name="store_ln0_store_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="8192" slack="0"/>
<pin id="232" dir="0" index="1" bw="8192" slack="0"/>
<pin id="233" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="235" class="1004" name="store_ln0_store_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="1" slack="0"/>
<pin id="237" dir="0" index="1" bw="3" slack="0"/>
<pin id="238" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="240" class="1004" name="i_load_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="3" slack="0"/>
<pin id="242" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="243" class="1004" name="icmp_ln221_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="3" slack="0"/>
<pin id="245" dir="0" index="1" bw="3" slack="0"/>
<pin id="246" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln221/1 "/>
</bind>
</comp>

<comp id="249" class="1004" name="i_63_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="3" slack="0"/>
<pin id="251" dir="0" index="1" bw="1" slack="0"/>
<pin id="252" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_63/1 "/>
</bind>
</comp>

<comp id="255" class="1004" name="zext_ln223_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="3" slack="0"/>
<pin id="257" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln223/1 "/>
</bind>
</comp>

<comp id="259" class="1004" name="zext_ln223_1_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="3" slack="0"/>
<pin id="261" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln223_1/1 "/>
</bind>
</comp>

<comp id="263" class="1004" name="add_ln223_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="5" slack="0"/>
<pin id="265" dir="0" index="1" bw="8" slack="0"/>
<pin id="266" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln223/1 "/>
</bind>
</comp>

<comp id="269" class="1004" name="add_ln223_1_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="8" slack="0"/>
<pin id="271" dir="0" index="1" bw="3" slack="0"/>
<pin id="272" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln223_1/1 "/>
</bind>
</comp>

<comp id="275" class="1004" name="idxprom_i744_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="8" slack="0"/>
<pin id="277" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="idxprom_i744/1 "/>
</bind>
</comp>

<comp id="280" class="1004" name="add_ln224_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="3" slack="0"/>
<pin id="282" dir="0" index="1" bw="6" slack="0"/>
<pin id="283" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln224/1 "/>
</bind>
</comp>

<comp id="286" class="1004" name="idxprom_i733_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="7" slack="0"/>
<pin id="288" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="idxprom_i733/1 "/>
</bind>
</comp>

<comp id="291" class="1004" name="store_ln221_store_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="3" slack="0"/>
<pin id="293" dir="0" index="1" bw="3" slack="0"/>
<pin id="294" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln221/1 "/>
</bind>
</comp>

<comp id="296" class="1004" name="this_p4_10_load_1_load_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="8192" slack="1"/>
<pin id="298" dir="1" index="1" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="this_p4_10_load_1/2 "/>
</bind>
</comp>

<comp id="300" class="1004" name="this_p3_10_load_1_load_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="8192" slack="1"/>
<pin id="302" dir="1" index="1" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="this_p3_10_load_1/2 "/>
</bind>
</comp>

<comp id="304" class="1004" name="store_ln221_store_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="8192" slack="0"/>
<pin id="306" dir="0" index="1" bw="8192" slack="1"/>
<pin id="307" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln221/2 "/>
</bind>
</comp>

<comp id="309" class="1004" name="this_p3_ret_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="16384" slack="0"/>
<pin id="311" dir="1" index="1" bw="8192" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="this_p3_ret/3 "/>
</bind>
</comp>

<comp id="313" class="1004" name="this_p4_ret_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="16384" slack="0"/>
<pin id="315" dir="1" index="1" bw="8192" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="this_p4_ret/3 "/>
</bind>
</comp>

<comp id="317" class="1004" name="add_ln226_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="3" slack="3"/>
<pin id="319" dir="0" index="1" bw="7" slack="0"/>
<pin id="320" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln226/4 "/>
</bind>
</comp>

<comp id="322" class="1004" name="idxprom2_i714_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="7" slack="0"/>
<pin id="324" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="idxprom2_i714/4 "/>
</bind>
</comp>

<comp id="327" class="1004" name="add_ln227_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="3" slack="3"/>
<pin id="329" dir="0" index="1" bw="7" slack="0"/>
<pin id="330" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln227/4 "/>
</bind>
</comp>

<comp id="332" class="1004" name="idxprom2_i703_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="7" slack="0"/>
<pin id="334" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="idxprom2_i703/4 "/>
</bind>
</comp>

<comp id="337" class="1004" name="store_ln221_store_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="8192" slack="1"/>
<pin id="339" dir="0" index="1" bw="8192" slack="3"/>
<pin id="340" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln221/4 "/>
</bind>
</comp>

<comp id="341" class="1004" name="store_ln221_store_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="8192" slack="1"/>
<pin id="343" dir="0" index="1" bw="8192" slack="3"/>
<pin id="344" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln221/4 "/>
</bind>
</comp>

<comp id="345" class="1004" name="this_p4_10_load_load_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="8192" slack="1"/>
<pin id="347" dir="1" index="1" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="this_p4_10_load/2 "/>
</bind>
</comp>

<comp id="349" class="1004" name="this_p3_10_load_load_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="8192" slack="1"/>
<pin id="351" dir="1" index="1" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="this_p3_10_load/2 "/>
</bind>
</comp>

<comp id="353" class="1004" name="this_p1_10_load_load_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="8192" slack="1"/>
<pin id="355" dir="1" index="1" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="this_p1_10_load/2 "/>
</bind>
</comp>

<comp id="357" class="1005" name="i_48_reg_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="3" slack="0"/>
<pin id="359" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i_48 "/>
</bind>
</comp>

<comp id="364" class="1005" name="this_p4_10_reg_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="8192" slack="0"/>
<pin id="366" dir="1" index="1" bw="8192" slack="0"/>
</pin_list>
<bind>
<opset="this_p4_10 "/>
</bind>
</comp>

<comp id="372" class="1005" name="this_p3_10_reg_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="8192" slack="0"/>
<pin id="374" dir="1" index="1" bw="8192" slack="0"/>
</pin_list>
<bind>
<opset="this_p3_10 "/>
</bind>
</comp>

<comp id="380" class="1005" name="this_p1_10_reg_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="8192" slack="0"/>
<pin id="382" dir="1" index="1" bw="8192" slack="0"/>
</pin_list>
<bind>
<opset="this_p1_10 "/>
</bind>
</comp>

<comp id="387" class="1005" name="icmp_ln221_reg_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="1" slack="1"/>
<pin id="389" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln221 "/>
</bind>
</comp>

<comp id="391" class="1005" name="zext_ln223_1_reg_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="7" slack="3"/>
<pin id="393" dir="1" index="1" bw="7" slack="3"/>
</pin_list>
<bind>
<opset="zext_ln223_1 "/>
</bind>
</comp>

<comp id="397" class="1005" name="this_pMem_addr_reg_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="8" slack="1"/>
<pin id="399" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="this_pMem_addr "/>
</bind>
</comp>

<comp id="402" class="1005" name="this_pMem_addr_16_reg_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="8" slack="1"/>
<pin id="404" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="this_pMem_addr_16 "/>
</bind>
</comp>

<comp id="407" class="1005" name="this_p3_ret_reg_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="8192" slack="1"/>
<pin id="409" dir="1" index="1" bw="8192" slack="1"/>
</pin_list>
<bind>
<opset="this_p3_ret "/>
</bind>
</comp>

<comp id="413" class="1005" name="this_p4_ret_reg_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="8192" slack="1"/>
<pin id="415" dir="1" index="1" bw="8192" slack="1"/>
</pin_list>
<bind>
<opset="this_p4_ret "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="85"><net_src comp="22" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="89"><net_src comp="22" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="93"><net_src comp="22" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="97"><net_src comp="22" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="102"><net_src comp="26" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="14" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="108"><net_src comp="28" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="12" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="114"><net_src comp="30" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="10" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="120"><net_src comp="32" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="6" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="126"><net_src comp="34" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="4" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="132"><net_src comp="34" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="2" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="138"><net_src comp="34" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="0" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="145"><net_src comp="80" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="146"><net_src comp="16" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="152"><net_src comp="80" pin="0"/><net_sink comp="147" pin=0"/></net>

<net id="153"><net_src comp="18" pin="0"/><net_sink comp="147" pin=1"/></net>

<net id="159"><net_src comp="80" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="160"><net_src comp="20" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="166"><net_src comp="8" pin="0"/><net_sink comp="161" pin=0"/></net>

<net id="167"><net_src comp="60" pin="0"/><net_sink comp="161" pin=1"/></net>

<net id="177"><net_src comp="161" pin="3"/><net_sink comp="168" pin=2"/></net>

<net id="183"><net_src comp="8" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="184"><net_src comp="60" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="185"><net_src comp="178" pin="3"/><net_sink comp="168" pin=0"/></net>

<net id="191"><net_src comp="8" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="192"><net_src comp="60" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="198"><net_src comp="8" pin="0"/><net_sink comp="193" pin=0"/></net>

<net id="199"><net_src comp="60" pin="0"/><net_sink comp="193" pin=1"/></net>

<net id="208"><net_src comp="64" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="209"><net_src comp="168" pin="7"/><net_sink comp="200" pin=1"/></net>

<net id="210"><net_src comp="168" pin="3"/><net_sink comp="200" pin=2"/></net>

<net id="211"><net_src comp="66" pin="0"/><net_sink comp="200" pin=5"/></net>

<net id="215"><net_src comp="98" pin="2"/><net_sink comp="212" pin=0"/></net>

<net id="219"><net_src comp="104" pin="2"/><net_sink comp="216" pin=0"/></net>

<net id="224"><net_src comp="134" pin="2"/><net_sink comp="220" pin=0"/></net>

<net id="229"><net_src comp="128" pin="2"/><net_sink comp="225" pin=0"/></net>

<net id="234"><net_src comp="122" pin="2"/><net_sink comp="230" pin=0"/></net>

<net id="239"><net_src comp="44" pin="0"/><net_sink comp="235" pin=0"/></net>

<net id="247"><net_src comp="240" pin="1"/><net_sink comp="243" pin=0"/></net>

<net id="248"><net_src comp="116" pin="2"/><net_sink comp="243" pin=1"/></net>

<net id="253"><net_src comp="240" pin="1"/><net_sink comp="249" pin=0"/></net>

<net id="254"><net_src comp="62" pin="0"/><net_sink comp="249" pin=1"/></net>

<net id="258"><net_src comp="240" pin="1"/><net_sink comp="255" pin=0"/></net>

<net id="262"><net_src comp="240" pin="1"/><net_sink comp="259" pin=0"/></net>

<net id="267"><net_src comp="216" pin="1"/><net_sink comp="263" pin=0"/></net>

<net id="268"><net_src comp="110" pin="2"/><net_sink comp="263" pin=1"/></net>

<net id="273"><net_src comp="263" pin="2"/><net_sink comp="269" pin=0"/></net>

<net id="274"><net_src comp="255" pin="1"/><net_sink comp="269" pin=1"/></net>

<net id="278"><net_src comp="269" pin="2"/><net_sink comp="275" pin=0"/></net>

<net id="279"><net_src comp="275" pin="1"/><net_sink comp="161" pin=2"/></net>

<net id="284"><net_src comp="259" pin="1"/><net_sink comp="280" pin=0"/></net>

<net id="285"><net_src comp="212" pin="1"/><net_sink comp="280" pin=1"/></net>

<net id="289"><net_src comp="280" pin="2"/><net_sink comp="286" pin=0"/></net>

<net id="290"><net_src comp="286" pin="1"/><net_sink comp="178" pin=2"/></net>

<net id="295"><net_src comp="249" pin="2"/><net_sink comp="291" pin=0"/></net>

<net id="299"><net_src comp="296" pin="1"/><net_sink comp="200" pin=4"/></net>

<net id="303"><net_src comp="300" pin="1"/><net_sink comp="200" pin=3"/></net>

<net id="308"><net_src comp="168" pin="7"/><net_sink comp="304" pin=0"/></net>

<net id="312"><net_src comp="200" pin="6"/><net_sink comp="309" pin=0"/></net>

<net id="316"><net_src comp="200" pin="6"/><net_sink comp="313" pin=0"/></net>

<net id="321"><net_src comp="72" pin="0"/><net_sink comp="317" pin=1"/></net>

<net id="325"><net_src comp="317" pin="2"/><net_sink comp="322" pin=0"/></net>

<net id="326"><net_src comp="322" pin="1"/><net_sink comp="186" pin=2"/></net>

<net id="331"><net_src comp="78" pin="0"/><net_sink comp="327" pin=1"/></net>

<net id="335"><net_src comp="327" pin="2"/><net_sink comp="332" pin=0"/></net>

<net id="336"><net_src comp="332" pin="1"/><net_sink comp="193" pin=2"/></net>

<net id="348"><net_src comp="345" pin="1"/><net_sink comp="154" pin=2"/></net>

<net id="352"><net_src comp="349" pin="1"/><net_sink comp="147" pin=2"/></net>

<net id="356"><net_src comp="353" pin="1"/><net_sink comp="140" pin=2"/></net>

<net id="360"><net_src comp="82" pin="1"/><net_sink comp="357" pin=0"/></net>

<net id="361"><net_src comp="357" pin="1"/><net_sink comp="235" pin=1"/></net>

<net id="362"><net_src comp="357" pin="1"/><net_sink comp="240" pin=0"/></net>

<net id="363"><net_src comp="357" pin="1"/><net_sink comp="291" pin=1"/></net>

<net id="367"><net_src comp="86" pin="1"/><net_sink comp="364" pin=0"/></net>

<net id="368"><net_src comp="364" pin="1"/><net_sink comp="230" pin=1"/></net>

<net id="369"><net_src comp="364" pin="1"/><net_sink comp="296" pin=0"/></net>

<net id="370"><net_src comp="364" pin="1"/><net_sink comp="341" pin=1"/></net>

<net id="371"><net_src comp="364" pin="1"/><net_sink comp="345" pin=0"/></net>

<net id="375"><net_src comp="90" pin="1"/><net_sink comp="372" pin=0"/></net>

<net id="376"><net_src comp="372" pin="1"/><net_sink comp="225" pin=1"/></net>

<net id="377"><net_src comp="372" pin="1"/><net_sink comp="300" pin=0"/></net>

<net id="378"><net_src comp="372" pin="1"/><net_sink comp="337" pin=1"/></net>

<net id="379"><net_src comp="372" pin="1"/><net_sink comp="349" pin=0"/></net>

<net id="383"><net_src comp="94" pin="1"/><net_sink comp="380" pin=0"/></net>

<net id="384"><net_src comp="380" pin="1"/><net_sink comp="220" pin=1"/></net>

<net id="385"><net_src comp="380" pin="1"/><net_sink comp="304" pin=1"/></net>

<net id="386"><net_src comp="380" pin="1"/><net_sink comp="353" pin=0"/></net>

<net id="390"><net_src comp="243" pin="2"/><net_sink comp="387" pin=0"/></net>

<net id="394"><net_src comp="259" pin="1"/><net_sink comp="391" pin=0"/></net>

<net id="395"><net_src comp="391" pin="1"/><net_sink comp="317" pin=0"/></net>

<net id="396"><net_src comp="391" pin="1"/><net_sink comp="327" pin=0"/></net>

<net id="400"><net_src comp="161" pin="3"/><net_sink comp="397" pin=0"/></net>

<net id="401"><net_src comp="397" pin="1"/><net_sink comp="168" pin=2"/></net>

<net id="405"><net_src comp="178" pin="3"/><net_sink comp="402" pin=0"/></net>

<net id="406"><net_src comp="402" pin="1"/><net_sink comp="168" pin=0"/></net>

<net id="410"><net_src comp="309" pin="1"/><net_sink comp="407" pin=0"/></net>

<net id="411"><net_src comp="407" pin="1"/><net_sink comp="168" pin=5"/></net>

<net id="412"><net_src comp="407" pin="1"/><net_sink comp="337" pin=0"/></net>

<net id="416"><net_src comp="313" pin="1"/><net_sink comp="413" pin=0"/></net>

<net id="417"><net_src comp="413" pin="1"/><net_sink comp="168" pin=1"/></net>

<net id="418"><net_src comp="413" pin="1"/><net_sink comp="341" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: this_pMem | {4 }
	Port: this_p1_10_out | {2 }
	Port: this_p3_10_out | {2 }
	Port: this_p4_10_out | {2 }
 - Input state : 
	Port: dpu_func_Pipeline_FUNC_MATMUL_LOOP1 : this_p1_9 | {1 }
	Port: dpu_func_Pipeline_FUNC_MATMUL_LOOP1 : this_p3_9 | {1 }
	Port: dpu_func_Pipeline_FUNC_MATMUL_LOOP1 : this_p4_9 | {1 }
	Port: dpu_func_Pipeline_FUNC_MATMUL_LOOP1 : itr_cast | {1 }
	Port: dpu_func_Pipeline_FUNC_MATMUL_LOOP1 : this_pMem | {1 2 }
	Port: dpu_func_Pipeline_FUNC_MATMUL_LOOP1 : addr1 | {1 }
	Port: dpu_func_Pipeline_FUNC_MATMUL_LOOP1 : zext_ln223_2 | {1 }
	Port: dpu_func_Pipeline_FUNC_MATMUL_LOOP1 : addr2_cast_cast | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		i : 1
		icmp_ln221 : 2
		i_63 : 2
		br_ln221 : 3
		zext_ln223 : 2
		zext_ln223_1 : 2
		add_ln223 : 1
		add_ln223_1 : 2
		idxprom_i744 : 3
		this_pMem_addr : 4
		this_pMem_load : 5
		add_ln224 : 3
		idxprom_i733 : 4
		this_pMem_addr_16 : 5
		this_pMem_load_7 : 6
		store_ln221 : 3
	State 2
		call_ret5 : 1
		store_ln221 : 1
		write_ln0 : 1
		write_ln0 : 1
		write_ln0 : 1
	State 3
		this_p3_ret : 1
		this_p4_ret : 1
	State 4
		idxprom2_i714 : 1
		this_pMem_addr_17 : 2
		store_ln82 : 3
		idxprom2_i703 : 1
		this_pMem_addr_18 : 2
		store_ln90 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------|---------|---------|---------|
| Operation|         Functional Unit         |   DSP   |    FF   |   LUT   |
|----------|---------------------------------|---------|---------|---------|
|   call   |       grp_dpu_unit_fu_200       |   768   |  57349  |  116350 |
|----------|---------------------------------|---------|---------|---------|
|          |           i_63_fu_249           |    0    |    0    |    10   |
|          |         add_ln223_fu_263        |    0    |    0    |    19   |
|    add   |        add_ln223_1_fu_269       |    0    |    0    |    19   |
|          |         add_ln224_fu_280        |    0    |    0    |    13   |
|          |         add_ln226_fu_317        |    0    |    0    |    14   |
|          |         add_ln227_fu_327        |    0    |    0    |    14   |
|----------|---------------------------------|---------|---------|---------|
|   icmp   |        icmp_ln221_fu_243        |    0    |    0    |    8    |
|----------|---------------------------------|---------|---------|---------|
|          | addr2_cast_cast_read_read_fu_98 |    0    |    0    |    0    |
|          |  zext_ln223_2_read_read_fu_104  |    0    |    0    |    0    |
|          |      addr1_read_read_fu_110     |    0    |    0    |    0    |
|   read   |    itr_cast_read_read_fu_116    |    0    |    0    |    0    |
|          |    this_p4_9_read_read_fu_122   |    0    |    0    |    0    |
|          |    this_p3_9_read_read_fu_128   |    0    |    0    |    0    |
|          |    this_p1_9_read_read_fu_134   |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|          |      write_ln0_write_fu_140     |    0    |    0    |    0    |
|   write  |      write_ln0_write_fu_147     |    0    |    0    |    0    |
|          |      write_ln0_write_fu_154     |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|          |   addr2_cast_cast_cast_fu_212   |    0    |    0    |    0    |
|          |     zext_ln223_2_cast_fu_216    |    0    |    0    |    0    |
|          |        zext_ln223_fu_255        |    0    |    0    |    0    |
|   zext   |       zext_ln223_1_fu_259       |    0    |    0    |    0    |
|          |       idxprom_i744_fu_275       |    0    |    0    |    0    |
|          |       idxprom_i733_fu_286       |    0    |    0    |    0    |
|          |       idxprom2_i714_fu_322      |    0    |    0    |    0    |
|          |       idxprom2_i703_fu_332      |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|extractvalue|        this_p3_ret_fu_309       |    0    |    0    |    0    |
|          |        this_p4_ret_fu_313       |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|   Total  |                                 |   768   |  57349  |  116447 |
|----------|---------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|       i_48_reg_357      |    3   |
|    icmp_ln221_reg_387   |    1   |
|    this_p1_10_reg_380   |  8192  |
|    this_p3_10_reg_372   |  8192  |
|   this_p3_ret_reg_407   |  8192  |
|    this_p4_10_reg_364   |  8192  |
|   this_p4_ret_reg_413   |  8192  |
|this_pMem_addr_16_reg_402|    8   |
|  this_pMem_addr_reg_397 |    8   |
|   zext_ln223_1_reg_391  |    7   |
+-------------------------+--------+
|          Total          |  40987 |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_168 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_168 |  p2  |   2  |   0  |    0   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   16   ||   0.92  ||    18   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   768  |    -   |  57349 | 116447 |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    0   |    -   |   18   |
|  Register |    -   |    -   |  40987 |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   768  |    0   |  98336 | 116465 |
+-----------+--------+--------+--------+--------+
