===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 1.5815 seconds

  ----User Time----  ----Wall Time----  ----Name----
    0.2626 ( 13.9%)    0.2626 ( 16.6%)  FIR Parser
    0.9849 ( 52.3%)    0.6827 ( 43.2%)  'firrtl.circuit' Pipeline
    0.1184 (  6.3%)    0.0656 (  4.1%)    'firrtl.module' Pipeline
    0.1020 (  5.4%)    0.0567 (  3.6%)      CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)        (A) DominanceInfo
    0.0163 (  0.9%)    0.0089 (  0.6%)      LowerCHIRRTLPass
    0.0109 (  0.6%)    0.0109 (  0.7%)    InferWidths
    0.0504 (  2.7%)    0.0504 (  3.2%)    InferResets
    0.0020 (  0.1%)    0.0020 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0015 (  0.1%)    0.0015 (  0.1%)    PrefixModules
    0.0810 (  4.3%)    0.0810 (  5.1%)    LowerFIRRTLTypes
    0.5548 ( 29.5%)    0.3054 ( 19.3%)    'firrtl.module' Pipeline
    0.0724 (  3.8%)    0.0401 (  2.5%)      ExpandWhens
    0.0014 (  0.1%)    0.0008 (  0.1%)      RemoveResets
    0.4809 ( 25.5%)    0.2645 ( 16.7%)      Canonicalizer
    0.0189 (  1.0%)    0.0189 (  1.2%)    Inliner
    0.0309 (  1.6%)    0.0309 (  2.0%)    IMConstProp
    0.0004 (  0.0%)    0.0004 (  0.0%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)    BlackBoxReader
    0.1062 (  5.6%)    0.1062 (  6.7%)    'firrtl.module' Pipeline
    0.1062 (  5.6%)    0.1062 (  6.7%)      Canonicalizer
    0.0084 (  0.4%)    0.0084 (  0.5%)    CreateSiFiveMetadata
    0.0032 (  0.2%)    0.0032 (  0.2%)    EmitOMIR
    0.0007 (  0.0%)    0.0007 (  0.0%)      (A) circt::firrtl::InstanceGraph
    0.4485 ( 23.8%)    0.4485 ( 28.4%)  LowerFIRRTLToHW
    0.0000 (  0.0%)    0.0000 (  0.0%)  HWMemSimImpl
    0.1058 (  5.6%)    0.1058 (  6.7%)  'hw.module' Pipeline
    0.0126 (  0.7%)    0.0126 (  0.8%)    HWCleanup
    0.0245 (  1.3%)    0.0245 (  1.5%)    CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) DominanceInfo
    0.0541 (  2.9%)    0.0541 (  3.4%)    Canonicalizer
    0.0009 (  0.0%)    0.0009 (  0.1%)    HWLegalizeModules
    0.0137 (  0.7%)    0.0137 (  0.9%)    PrettifyVerilog
    0.0803 (  4.3%)    0.0803 (  5.1%)  ExportVerilog
    0.0014 (  0.1%)    0.0014 (  0.1%)  Rest
    1.8836 (100.0%)    1.5815 (100.0%)  Total

{
  totalTime: 1.591,
  maxMemory: 70193152
}
