

        *** GPGPU-Sim Simulator Version 3.2.2  [build gpgpu-sim_git-commit-192e696560217fbde0ca32c0b7f1cb04a8d61fd3_modified_1] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  16:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 128:64:2,L:R:f:N:L,A:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     8:128:4,L:R:f:N:L,A:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     64:128:6,L:L:m:N:H,A:128:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          1 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      28 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   32 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                   20 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    8 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    4 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    4 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    2 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        4,1,1,4,1,1,6 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-tlb_size                            4096 # Number of tlb entries per SM.
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:16,L:B:m:W:L,A:1024:1024,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           11 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=1:CCDL=0:RTPL=0 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_geforcegtx1080ti.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    0 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1481.0:2962.0:1481.0:2750.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-gddr_size                            1GB # Size of GDDR in MB/GB.(GLOBAL_HEAP_START, GLOBAL_HEAP_START + gddr_size) would be used for unmanged memory, (GLOBAL_HEAP_START + gddr_size, GLOBAL_HEAP_START + gddr_size*2) would be used for managed memory. 
-page_table_walk_latency                  100 # Average page table walk latency (in core cycle).
-eviction_policy                      lru # Memory eviction policy: lru or random.
-percentage_of_free_page_buffer                    0 # Percentage of free page buffer to trigger the page eviction.
-page_size                            4KB # GDDR page size, only 4KB/2MB avaliable.
-pcie_bandwith                   16.0GB/s # PCI-e bandwith per direction, in GB/s.
-enable_nvlink                          1 # Enable nvlink 2.0, 150.0GB/s
-enable_rdma                            0 # Enable remote direct memory access
-migrate_threshold                     10 # Access counter threshold for migrating the page from cpu to gpu
-sim_prof_enable                        1 # Enable gpgpu-sim profiler
-hardware_prefetch                      1 # Enable gpgpu-sim hardware prefetcher
-page_fault_latency                 66645 # Average fault latency (in core cycle).
-enable_accurate_simulation                    0 # Enable page fault functional simulation.
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency               222150 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,2,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          1,2,1,1,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  1 # number of bank groups
CCDL                                    0 # column to column delay between accesses to different bank groups
RTPL                                    0 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 22
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 0000000000007080 	high:15 low:7
addr_dec_mask[ROW]   = 000000000fff8000 	high:28 low:15
addr_dec_mask[COL]   = 0000000000000f7f 	high:12 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1481000000.000000:2962000000.000000:1481000000.000000:2750000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000067521944632:0.00000000033760972316:0.00000000067521944632:0.00000000036363636364
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 28
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 28
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49
dd7257aa67d61aaa87f5470cb384dcca  /home/gpuser/Documents/gpgpu-sim_UVM_nvlink_rdma_without_eviction/benchmarks/Managed/stencil/main
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/gpuser/Documents/gpgpu-sim_UVM_nvlink_rdma_without_eviction/benchmarks/Managed/stencil/main
Running md5sum using "md5sum /home/gpuser/Documents/gpgpu-sim_UVM_nvlink_rdma_without_eviction/benchmarks/Managed/stencil/main "
Parsing file _cuobjdump_complete_output_nFTYL5
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_20
Adding identifier: default
## Adding new section ELF
Adding arch: sm_20
Adding identifier: default
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_20
Adding identifier: default
## Adding new section ELF
Adding arch: sm_20
Adding identifier: default
## Adding new section PTX
Adding ptx filename: _cuobjdump_2.ptx
Adding arch: sm_20
Adding identifier: default
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 2, filename=default
GPGPU-Sim PTX: __cudaRegisterFunction _Z24block2D_hybrid_coarsen_xffPfS_iii : hostFun 0x0x401496, fat_cubin_handle = 2
GPGPU-Sim PTX: allocating shared region for "sh_A0" from 0x0 to 0x0 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z24block2D_hybrid_coarsen_xffPfS_iii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z24block2D_hybrid_coarsen_xffPfS_iii'...
GPGPU-Sim PTX: Finding dominators for '_Z24block2D_hybrid_coarsen_xffPfS_iii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z24block2D_hybrid_coarsen_xffPfS_iii'...
GPGPU-Sim PTX: Finding postdominators for '_Z24block2D_hybrid_coarsen_xffPfS_iii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z24block2D_hybrid_coarsen_xffPfS_iii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z24block2D_hybrid_coarsen_xffPfS_iii'...
GPGPU-Sim PTX: reconvergence points for _Z24block2D_hybrid_coarsen_xffPfS_iii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x170 (_2.ptx:82) @!%p13 bra BB0_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x200 (_2.ptx:104) mov.f32 %f64, %f69;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x178 (_2.ptx:83) bra.uni BB0_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x180 (_2.ptx:86) mad.lo.s32 %r33, %r3, %r6, %r1;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x228 (_2.ptx:109) @!%p16 bra BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b0 (_2.ptx:130) mov.f32 %f67, %f68;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x230 (_2.ptx:110) bra.uni BB0_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x238 (_2.ptx:113) mad.lo.s32 %r58, %r3, %r6, %r2;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x2d0 (_2.ptx:134) @%p17 bra BB0_33;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x868 (_2.ptx:370) ret;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x300 (_2.ptx:143) @!%p13 bra BB0_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x348 (_2.ptx:156) @!%p5 bra BB0_19;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x308 (_2.ptx:144) bra.uni BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x310 (_2.ptx:147) add.s32 %r75, %r273, 1;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x348 (_2.ptx:156) @!%p5 bra BB0_19;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x590 (_2.ptx:251) @!%p16 bra BB0_21;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x350 (_2.ptx:157) bra.uni BB0_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x358 (_2.ptx:160) add.s32 %r89, %r13, -1;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x368 (_2.ptx:162) @%p21 bra BB0_11;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3e8 (_2.ptx:184) setp.eq.s32%p22, %r15, 0;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x370 (_2.ptx:163) bra.uni BB0_10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3b8 (_2.ptx:176) shl.b32 %r92, %r11, 1;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x3b0 (_2.ptx:173) bra.uni BB0_12;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3e8 (_2.ptx:184) setp.eq.s32%p22, %r15, 0;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x3f0 (_2.ptx:185) @%p22 bra BB0_14;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x470 (_2.ptx:207) setp.eq.s32%p23, %r12, 0;
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x3f8 (_2.ptx:186) bra.uni BB0_13;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x440 (_2.ptx:199) shl.b32 %r111, %r11, 1;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x438 (_2.ptx:196) bra.uni BB0_15;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x470 (_2.ptx:207) setp.eq.s32%p23, %r12, 0;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x478 (_2.ptx:208) @%p23 bra BB0_17;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4f0 (_2.ptx:229) mad.lo.s32 %r149, %r273, %r7, %r3;
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0x480 (_2.ptx:209) bra.uni BB0_16;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4c8 (_2.ptx:222) shl.b32 %r129, %r11, 1;
GPGPU-Sim PTX: 18 (potential) branch divergence @  PC=0x4c0 (_2.ptx:219) bra.uni BB0_18;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4f0 (_2.ptx:229) mad.lo.s32 %r149, %r273, %r7, %r3;
GPGPU-Sim PTX: 19 (potential) branch divergence @  PC=0x590 (_2.ptx:251) @!%p16 bra BB0_21;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5d8 (_2.ptx:264) @!%p4 bra BB0_32;
GPGPU-Sim PTX: 20 (potential) branch divergence @  PC=0x598 (_2.ptx:252) bra.uni BB0_20;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5a0 (_2.ptx:255) add.s32 %r168, %r273, 1;
GPGPU-Sim PTX: 21 (potential) branch divergence @  PC=0x5d8 (_2.ptx:264) @!%p4 bra BB0_32;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x820 (_2.ptx:359) bar.sync 0;
GPGPU-Sim PTX: 22 (potential) branch divergence @  PC=0x5e0 (_2.ptx:265) bra.uni BB0_22;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5e8 (_2.ptx:268) add.s32 %r183, %r13, -1;
GPGPU-Sim PTX: 23 (potential) branch divergence @  PC=0x5f8 (_2.ptx:270) @%p27 bra BB0_24;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x678 (_2.ptx:292) setp.eq.s32%p28, %r15, 0;
GPGPU-Sim PTX: 24 (potential) branch divergence @  PC=0x600 (_2.ptx:271) bra.uni BB0_23;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x648 (_2.ptx:284) shl.b32 %r186, %r11, 1;
GPGPU-Sim PTX: 25 (potential) branch divergence @  PC=0x640 (_2.ptx:281) bra.uni BB0_25;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x678 (_2.ptx:292) setp.eq.s32%p28, %r15, 0;
GPGPU-Sim PTX: 26 (potential) branch divergence @  PC=0x680 (_2.ptx:293) @%p28 bra BB0_27;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x700 (_2.ptx:315) shl.b32 %r228, %r11, 1;
GPGPU-Sim PTX: 27 (potential) branch divergence @  PC=0x688 (_2.ptx:294) bra.uni BB0_26;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6d0 (_2.ptx:307) shl.b32 %r207, %r11, 1;
GPGPU-Sim PTX: 28 (potential) branch divergence @  PC=0x6c8 (_2.ptx:304) bra.uni BB0_28;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x700 (_2.ptx:315) shl.b32 %r228, %r11, 1;
GPGPU-Sim PTX: 29 (potential) branch divergence @  PC=0x718 (_2.ptx:318) @%p29 bra BB0_30;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x788 (_2.ptx:338) mad.lo.s32 %r253, %r273, %r7, %r3;
GPGPU-Sim PTX: 30 (potential) branch divergence @  PC=0x720 (_2.ptx:319) bra.uni BB0_29;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x768 (_2.ptx:332) mad.lo.s32 %r235, %r228, %r15, %r19;
GPGPU-Sim PTX: 31 (potential) branch divergence @  PC=0x760 (_2.ptx:329) bra.uni BB0_31;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x788 (_2.ptx:338) mad.lo.s32 %r253, %r273, %r7, %r3;
GPGPU-Sim PTX: 32 (potential) branch divergence @  PC=0x860 (_2.ptx:367) @%p30 bra BB0_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x868 (_2.ptx:370) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z24block2D_hybrid_coarsen_xffPfS_iii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z24block2D_hybrid_coarsen_xffPfS_iii'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _2.ptx
Adding _cuobjdump_1.ptx with cubin handle 2
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_3x4YAl"
Running: cat _ptx_3x4YAl | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_OsL2pB
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_OsL2pB --output-file  /dev/null 2> _ptx_3x4YAlinfo"
GPGPU-Sim PTX: Kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' : regs=20, lmem=0, smem=0, cmem=68
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_3x4YAl _ptx2_OsL2pB _ptx_3x4YAlinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
CUDA accelerated 7 points stencil codes****
Original version by Li-Wen Chang <lchang20@illinois.edu> and I-Jui Sung<sung10@illinois.edu>
This version maintained by Chris Rodrigues  ***********

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: CTA/core = 16, limited by: threads
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 1: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 1 
gpu_sim_cycle = 69515
gpu_sim_insn = 28848876
gpu_ipc =     415.0022
gpu_tot_sim_cycle = 291665
gpu_tot_sim_insn = 28848876
gpu_tot_ipc =      98.9110
gpu_tot_issued_cta = 64
max_total_param_size = 0
gpu_stall_dramfull = 63666
gpu_stall_icnt2sh    = 3055
partiton_reqs_in_parallel = 1465664
partiton_reqs_in_parallel_total    = 0
partiton_level_parallism =      21.0841
partiton_level_parallism_total  =       5.0252
partiton_reqs_in_parallel_util = 1465664
partiton_reqs_in_parallel_util_total    = 0
gpu_sim_cycle_parition_util = 68572
gpu_tot_sim_cycle_parition_util    = 0
partiton_level_parallism_util =      21.3741
partiton_level_parallism_util_total  =      21.3741
partiton_replys_in_parallel = 47008
partiton_replys_in_parallel_total    = 0
L2_BW  =      64.0956 GB/Sec
L2_BW_total  =      15.2765 GB/Sec
gpu_total_sim_rate=119704

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 579228
	L1I_total_cache_misses = 3568
	L1I_total_cache_miss_rate = 0.0062
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 1792
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.9107
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 160
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 575660
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3568
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 1792
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 579228
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
4828, 4643, 4648, 4815, 4828, 4645, 4648, 4812, 
gpgpu_n_tot_thrd_icount = 33319424
gpgpu_n_tot_w_icount = 1041232
gpgpu_n_stall_shd_mem = 132484
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 31384
gpgpu_n_mem_write_global = 15120
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 766208
gpgpu_n_store_insn = 476280
gpgpu_n_shmem_insn = 3155288
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 57344
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 16509
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 114531
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:37531	W0_Idle:146940	W0_Scoreboard:2742368	W1:60480	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:408180	W32:572572
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 251072 {8:31384,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 2056320 {136:15120,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 3542464 {40:7560,136:23824,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 120960 {8:15120,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 1746 
maxdqlatency = 0 
maxmflatency = 12576 
averagemflatency = 1559 

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
max_icnt2mem_latency = 11626 
max_icnt2sh_latency = 291664 
mrq_lat_table:15026 	1730 	1191 	1968 	2659 	3300 	3652 	5657 	7910 	3481 	68 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	21483 	11250 	1877 	2414 	2885 	3725 	2898 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	4 	22993 	774 	474 	147 	10070 	213 	576 	1316 	2378 	2522 	3488 	2053 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	25658 	5620 	134 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	7084 	8036 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	55 	22 	5 	11 	6 	7 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:     12320     12386     13222     13102     13189     13282     11480     11902     12744     13235     12216     12126     11552     11961     12361     12752 
dram[1]:     12329     12238     13207     13104     13222     13223     11320     11987     12744     13234     12145     12048     11736     12172     12299     12647 
dram[2]:     12322     12755     13210     12862     13152     13248     11411     12026     12744     13224     12143     12020     11647     11907     12390     12756 
dram[3]:     12384     12629     13224     12937     13154     13147     11292     11892     12745     13222     12142     12380     11597     11992     12302     12687 
dram[4]:     12353     12654     13141     12728     13168     13178     11373     11999     12746     13226     12230     12553     11601     11939     12434     12738 
dram[5]:     12343     12599     13205     13151     13193     13144     11261     11908     12745     13231     12225     12479     11524     12031     12315     12713 
dram[6]:     12483     12729     13083     12941     13213     13238     11161     11967     12744     13229     12219     12589     11713     11620     12364     12652 
dram[7]:     12414     12646     13281     13262     13202     13083     11294     11820     12749     13236     12315     12206     11629     11544     12371     12764 
dram[8]:     12474     12822     13058     13095     13202     13322     11317     11918     12748     13230     12154     12181     11642     11607     12297     12614 
dram[9]:     12338     12653     13078     13135     13177     13270     11422     11877     12744     13238     12040     11964     11563     11511     12413     12672 
dram[10]:     12447     12821     13095     13122     13289     13408     11110     12030     12744     13233     12239     12259     11716     12212     12337     12447 
average row accesses per activate:
dram[0]: 23.583334 23.500000 20.923077 20.923077 22.727272 20.833334 20.833334 20.833334 20.500000 22.363636 18.615385 17.285715 19.200001 16.941177 20.642857 20.642857 
dram[1]: 18.799999 21.692308 20.461538 20.461538 23.272728 21.333334 20.833334 20.833334 20.500000 22.363636 17.357143 17.357143 22.153847 20.571428 18.062500 19.200001 
dram[2]: 24.000000 24.000000 20.461538 20.461538 23.272728 21.333334 20.833334 20.833334 20.500000 22.363636 18.692308 17.357143 19.200001 18.000000 18.799999 18.799999 
dram[3]: 16.941177 19.200001 20.461538 20.461538 23.272728 21.333334 20.833334 20.833334 17.571428 18.923077 17.357143 17.357143 22.153847 20.571428 18.799999 18.799999 
dram[4]: 24.000000 24.000000 20.461538 20.461538 22.909090 21.000000 21.333334 21.333334 20.500000 18.923077 17.357143 17.357143 19.200001 18.000000 17.687500 15.722222 
dram[5]: 14.842105 18.799999 20.769230 20.769230 22.909090 21.000000 21.333334 21.333334 20.500000 18.923077 17.357143 17.357143 22.153847 20.571428 17.687500 15.722222 
dram[6]: 15.666667 20.142857 20.769230 20.769230 22.909090 21.000000 21.333334 21.333334 20.500000 22.363636 17.357143 17.357143 21.692308 20.142857 17.000000 16.055555 
dram[7]: 18.799999 18.799999 20.769230 20.769230 22.909090 21.000000 21.333334 21.333334 20.166666 18.615385 16.600000 17.785715 21.692308 20.142857 20.642857 18.062500 
dram[8]: 17.625000 23.500000 20.769230 20.769230 22.727272 20.833334 21.333334 21.333334 20.166666 22.000000 17.785715 17.785715 21.692308 20.142857 20.642857 20.642857 
dram[9]: 24.000000 24.000000 20.769230 20.769230 22.727272 20.833334 21.333334 21.333334 20.083334 18.538462 19.153847 17.785715 18.799999 17.625000 20.214285 17.687500 
dram[10]: 24.000000 24.000000 20.769230 20.769230 22.727272 20.833334 21.333334 21.333334 20.083334 21.909090 17.500000 17.500000 22.153847 20.571428 20.214285 20.214285 
average row locality = 46642/2330 = 20.018026
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       190       189       184       184       173       173       173       173       166       166       162       162       192       192       193       193 
dram[1]:       189       189       181       181       176       176       173       173       166       166       163       163       192       192       193       192 
dram[2]:       192       192       181       181       176       176       173       173       166       166       163       163       192       192       189       189 
dram[3]:       192       192       181       181       176       176       173       173       166       166       163       163       192       192       189       189 
dram[4]:       192       192       181       181       174       174       176       176       166       166       163       163       192       192       190       190 
dram[5]:       189       189       183       183       174       174       176       176       166       166       163       163       192       192       190       190 
dram[6]:       189       189       183       183       174       174       176       176       166       166       163       163       189       189       193       193 
dram[7]:       189       189       183       183       174       174       176       176       164       164       166       166       189       189       193       193 
dram[8]:       189       189       183       183       173       173       176       176       164       164       166       166       189       189       193       193 
dram[9]:       192       192       183       183       173       173       176       176       163       163       166       166       189       189       190       190 
dram[10]:       192       192       183       183       173       173       176       176       163       163       164       164       192       192       190       190 
total reads: 31522
bank skew: 193/162 = 1.19
chip skew: 2868/2864 = 1.00
number of total write accesses:
dram[0]:        93        93        88        88        77        77        77        77        80        80        80        80        96        96        96        96 
dram[1]:        93        93        85        85        80        80        77        77        80        80        80        80        96        96        96        96 
dram[2]:        96        96        85        85        80        80        77        77        80        80        80        80        96        96        93        93 
dram[3]:        96        96        85        85        80        80        77        77        80        80        80        80        96        96        93        93 
dram[4]:        96        96        85        85        78        78        80        80        80        80        80        80        96        96        93        93 
dram[5]:        93        93        87        87        78        78        80        80        80        80        80        80        96        96        93        93 
dram[6]:        93        93        87        87        78        78        80        80        80        80        80        80        93        93        96        96 
dram[7]:        93        93        87        87        78        78        80        80        78        78        83        83        93        93        96        96 
dram[8]:        93        93        87        87        77        77        80        80        78        78        83        83        93        93        96        96 
dram[9]:        96        96        87        87        77        77        80        80        78        78        83        83        93        93        93        93 
dram[10]:        96        96        87        87        77        77        80        80        78        78        81        81        96        96        93        93 
total reads: 15120
bank skew: 96/77 = 1.25
chip skew: 1376/1374 = 1.00
average mf latency per bank:
dram[0]:       1546      1225      1692      1266      2006      1422      1467      1251      1625      1194      2376      1596      2050      1443      1631      1343
dram[1]:       1479      1178      1695      1268      2019      1421      1466      1222      1637      1210      2342      1603      2017      1416      1604      1327
dram[2]:       1517      1214      1684      1261      1993      1418      1469      1249      1621      1195      2327      1584      2032      1432      1615      1308
dram[3]:       1499      1206      1713      1287      2033      1444      1449      1222      1622      1201      2369      1651      2017      1421      1591      1308
dram[4]:       1509      1198      1713      1276      1958      1401      1477      1239      1629      1185      2376      1653      2031      1423      1602      1294
dram[5]:       1459      1201      1718      1288      1999      1424      1458      1246      1616      1180      2386      1651      2026      1412      1581      1295
dram[6]:       1453      1169      1720      1288      1955      1393      1465      1250      1633      1190      2375      1641      1998      1458      1621      1306
dram[7]:       1472      1204      1687      1266      1971      1418      1461      1227      1582      1130      2357      1603      1990      1448      1588      1314
dram[8]:       1449      1159      1783      1309      2002      1425      1497      1224      1583      1142      2342      1607      2009      1451      1618      1313
dram[9]:       1515      1208      1767      1284      1992      1427      1458      1216      1593      1127      2346      1600      2030      1438      1585      1308
dram[10]:       1502      1194      1768      1311      1992      1412      1483      1232      1602      1148      2436      1628      2002      1437      1609      1323
maximum mf latency per bank:
dram[0]:      11357     11071     10898     10728     10527     10192      9611      9523      9784      9442     12391     11982     12459     12069     11706     11388
dram[1]:      11359     10741     11096     10859     10363     10101      9818      9490      9978      9657     12370     11880     12502     12026     11745     11446
dram[2]:      11270     10946     10744     10533     10665     10301      9641      9456      9700      9469     12409     11999     12474     12074     11639     11346
dram[3]:      11916     11351     11179     10947     10236     10123      9840      9429     10061      9724     12354     11883     12387     11909     11657     11360
dram[4]:      11328     11216     10802     10317     10672     10184      9732      9435      9823      9386     12365     11953     12576     12107     11547     11249
dram[5]:      11698     11378     11251     10994     10191      9851      9623      9396     10030      9635     12372     11971     12540     11949     11533     11359
dram[6]:      10939     10646     11186     10838     10538     10078      9580      9364      9717      9295     12457     12047     12327     11837     11636     11229
dram[7]:      11689     11219     11209     11003      9999      9710      9640      9384      9584      9456     12446     12028     12091     11620     11708     11310
dram[8]:      11074     10497     10984     10759     10702     10241      9661      9329      9400      8914     12496     12103     12215     11831     11540     11213
dram[9]:      11178     10787     10937     10568     10599     10236      9752      9396      9764      9346     12429     11956     12090     11605     11662     11458
dram[10]:      11196     10921     11179     10845     10574     10242      9946      9626      9395      8925     12435     11953     12503     11873     11812     11321
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents
MSHR: tag=0xc03ef280, atomic=0 1 entries : 0x7fe0da4862d0 :  mf: uid=644086, sid05:w09, part=0, addr=0xc03ef280, load , size=128, unknown  status = IN_PARTITION_L2_FILL_QUEUE (291664), 

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=129078 n_nop=111722 n_act=208 n_pre=192 n_req=4239 n_rd=11460 n_write=5496 bw_util=0.2627
n_activity=49256 dram_eff=0.6885
bk0: 760a 116426i bk1: 756a 116983i bk2: 736a 116028i bk3: 736a 117095i bk4: 692a 117407i bk5: 692a 117906i bk6: 692a 117136i bk7: 692a 116950i bk8: 664a 117332i bk9: 664a 118030i bk10: 648a 118053i bk11: 648a 118366i bk12: 768a 115855i bk13: 768a 115936i bk14: 772a 116737i bk15: 772a 116135i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=9.0679
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=129078 n_nop=111718 n_act=210 n_pre=194 n_req=4239 n_rd=11460 n_write=5496 bw_util=0.2627
n_activity=49069 dram_eff=0.6911
bk0: 756a 116119i bk1: 756a 116465i bk2: 724a 115684i bk3: 724a 116718i bk4: 704a 116209i bk5: 704a 116897i bk6: 692a 116665i bk7: 692a 116601i bk8: 664a 117002i bk9: 664a 117168i bk10: 652a 117847i bk11: 652a 117924i bk12: 768a 115793i bk13: 768a 115811i bk14: 772a 116237i bk15: 768a 115748i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=9.01388
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=129078 n_nop=111726 n_act=208 n_pre=192 n_req=4238 n_rd=11456 n_write=5496 bw_util=0.2627
n_activity=48576 dram_eff=0.698
bk0: 768a 116082i bk1: 768a 116679i bk2: 724a 116172i bk3: 724a 116829i bk4: 704a 116631i bk5: 704a 117263i bk6: 692a 116875i bk7: 692a 117142i bk8: 664a 117310i bk9: 664a 117804i bk10: 652a 117673i bk11: 652a 118202i bk12: 768a 115556i bk13: 768a 116076i bk14: 756a 116465i bk15: 756a 116410i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=8.96732
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=129078 n_nop=111708 n_act=217 n_pre=201 n_req=4238 n_rd=11456 n_write=5496 bw_util=0.2627
n_activity=49169 dram_eff=0.6895
bk0: 768a 116342i bk1: 768a 116310i bk2: 724a 116297i bk3: 724a 117130i bk4: 704a 116530i bk5: 704a 117082i bk6: 692a 116679i bk7: 692a 116851i bk8: 664a 117435i bk9: 664a 117703i bk10: 652a 118037i bk11: 652a 117255i bk12: 768a 116051i bk13: 768a 116089i bk14: 756a 116594i bk15: 756a 116308i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=8.96626
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents
MSHR: tag=0xc03ef680, atomic=0 1 entries : 0x7fe0d96fdb70 :  mf: uid=644088, sid05:w11, part=4, addr=0xc03ef680, load , size=128, unknown  status = IN_PARTITION_DRAM (291664), 

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=129078 n_nop=111690 n_act=215 n_pre=199 n_req=4244 n_rd=11470 n_write=5504 bw_util=0.263
n_activity=49026 dram_eff=0.6924
bk0: 768a 116175i bk1: 768a 116754i bk2: 724a 115988i bk3: 722a 117148i bk4: 696a 117241i bk5: 696a 117579i bk6: 704a 116501i bk7: 704a 116935i bk8: 664a 117581i bk9: 664a 117912i bk10: 652a 117625i bk11: 652a 117293i bk12: 768a 115440i bk13: 768a 115795i bk14: 760a 116407i bk15: 760a 116813i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=9.05642
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=129078 n_nop=111692 n_act=221 n_pre=205 n_req=4240 n_rd=11464 n_write=5496 bw_util=0.2628
n_activity=49071 dram_eff=0.6912
bk0: 756a 116609i bk1: 756a 116832i bk2: 732a 116625i bk3: 732a 117491i bk4: 696a 117050i bk5: 696a 117261i bk6: 704a 116760i bk7: 704a 116731i bk8: 664a 117131i bk9: 664a 117857i bk10: 652a 117838i bk11: 652a 117022i bk12: 768a 115738i bk13: 768a 115991i bk14: 760a 116497i bk15: 760a 116755i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=8.95836
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=129078 n_nop=111698 n_act=218 n_pre=202 n_req=4240 n_rd=11464 n_write=5496 bw_util=0.2628
n_activity=49061 dram_eff=0.6914
bk0: 756a 116263i bk1: 756a 116931i bk2: 732a 115747i bk3: 732a 116926i bk4: 696a 117079i bk5: 696a 117577i bk6: 704a 116500i bk7: 704a 116599i bk8: 664a 116647i bk9: 664a 117185i bk10: 652a 117484i bk11: 652a 117293i bk12: 756a 115961i bk13: 756a 115896i bk14: 772a 116340i bk15: 772a 116100i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=9.01734
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=129078 n_nop=111690 n_act=214 n_pre=198 n_req=4244 n_rd=11472 n_write=5504 bw_util=0.263
n_activity=49561 dram_eff=0.6851
bk0: 756a 116413i bk1: 756a 116946i bk2: 732a 116375i bk3: 732a 117440i bk4: 696a 117300i bk5: 696a 117479i bk6: 704a 116605i bk7: 704a 116770i bk8: 656a 117318i bk9: 656a 118100i bk10: 664a 117540i bk11: 664a 116962i bk12: 756a 115842i bk13: 756a 116001i bk14: 772a 116110i bk15: 772a 115957i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=8.94641
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=129078 n_nop=111720 n_act=207 n_pre=191 n_req=4240 n_rd=11464 n_write=5496 bw_util=0.2628
n_activity=49761 dram_eff=0.6817
bk0: 756a 116571i bk1: 756a 117040i bk2: 732a 116018i bk3: 732a 116696i bk4: 692a 117046i bk5: 692a 117422i bk6: 704a 116816i bk7: 704a 116846i bk8: 656a 117542i bk9: 656a 117870i bk10: 664a 118034i bk11: 664a 117419i bk12: 756a 116168i bk13: 756a 115875i bk14: 772a 116530i bk15: 772a 116056i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=9.03798
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents
MSHR: tag=0xc03ef080, atomic=0 1 entries : 0x7fe0d9c5bb20 :  mf: uid=644087, sid05:w08, part=9, addr=0xc03ef080, load , size=128, unknown  status = IN_PARTITION_DRAM (291659), 

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=129078 n_nop=111722 n_act=210 n_pre=194 n_req=4238 n_rd=11456 n_write=5496 bw_util=0.2627
n_activity=49133 dram_eff=0.69
bk0: 768a 116161i bk1: 768a 116737i bk2: 732a 115738i bk3: 732a 117039i bk4: 692a 117219i bk5: 692a 117459i bk6: 704a 116482i bk7: 704a 117076i bk8: 652a 117373i bk9: 652a 118623i bk10: 664a 117500i bk11: 664a 117606i bk12: 756a 116085i bk13: 756a 116306i bk14: 760a 116574i bk15: 760a 115974i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=9.01774
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=129078 n_nop=111720 n_act=203 n_pre=187 n_req=4242 n_rd=11464 n_write=5504 bw_util=0.2629
n_activity=49345 dram_eff=0.6877
bk0: 768a 115902i bk1: 768a 116084i bk2: 732a 116068i bk3: 732a 116555i bk4: 692a 116918i bk5: 692a 117213i bk6: 704a 116199i bk7: 704a 116505i bk8: 652a 117353i bk9: 652a 118482i bk10: 656a 117664i bk11: 656a 117868i bk12: 768a 115872i bk13: 768a 116286i bk14: 760a 116363i bk15: 760a 116254i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=9.02075

========= L2 cache stats =========
L2_cache_bank[0]: Access = 2169, Miss = 1433, Miss_rate = 0.661, Pending_hits = 57, Reservation_fails = 0
L2_cache_bank[1]: Access = 2140, Miss = 1432, Miss_rate = 0.669, Pending_hits = 86, Reservation_fails = 1
L2_cache_bank[2]: Access = 2141, Miss = 1433, Miss_rate = 0.669, Pending_hits = 3, Reservation_fails = 4
L2_cache_bank[3]: Access = 2114, Miss = 1432, Miss_rate = 0.677, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[4]: Access = 2115, Miss = 1432, Miss_rate = 0.677, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[5]: Access = 2115, Miss = 1432, Miss_rate = 0.677, Pending_hits = 70, Reservation_fails = 4
L2_cache_bank[6]: Access = 2113, Miss = 1432, Miss_rate = 0.678, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[7]: Access = 2112, Miss = 1432, Miss_rate = 0.678, Pending_hits = 67, Reservation_fails = 0
L2_cache_bank[8]: Access = 2142, Miss = 1434, Miss_rate = 0.669, Pending_hits = 28, Reservation_fails = 1
L2_cache_bank[9]: Access = 2143, Miss = 1434, Miss_rate = 0.669, Pending_hits = 102, Reservation_fails = 0
L2_cache_bank[10]: Access = 2142, Miss = 1433, Miss_rate = 0.669, Pending_hits = 27, Reservation_fails = 0
L2_cache_bank[11]: Access = 2141, Miss = 1433, Miss_rate = 0.669, Pending_hits = 101, Reservation_fails = 0
L2_cache_bank[12]: Access = 2140, Miss = 1433, Miss_rate = 0.670, Pending_hits = 27, Reservation_fails = 2
L2_cache_bank[13]: Access = 2141, Miss = 1433, Miss_rate = 0.669, Pending_hits = 93, Reservation_fails = 0
L2_cache_bank[14]: Access = 2144, Miss = 1434, Miss_rate = 0.669, Pending_hits = 31, Reservation_fails = 0
L2_cache_bank[15]: Access = 2144, Miss = 1434, Miss_rate = 0.669, Pending_hits = 99, Reservation_fails = 0
L2_cache_bank[16]: Access = 2142, Miss = 1433, Miss_rate = 0.669, Pending_hits = 30, Reservation_fails = 0
L2_cache_bank[17]: Access = 2141, Miss = 1433, Miss_rate = 0.669, Pending_hits = 92, Reservation_fails = 0
L2_cache_bank[18]: Access = 2140, Miss = 1432, Miss_rate = 0.669, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[19]: Access = 2141, Miss = 1432, Miss_rate = 0.669, Pending_hits = 77, Reservation_fails = 0
L2_cache_bank[20]: Access = 2144, Miss = 1433, Miss_rate = 0.668, Pending_hits = 11, Reservation_fails = 2
L2_cache_bank[21]: Access = 2144, Miss = 1433, Miss_rate = 0.668, Pending_hits = 96, Reservation_fails = 0
L2_total_cache_accesses = 47008
L2_total_cache_misses = 31522
L2_total_cache_miss_rate = 0.6706
L2_total_cache_pending_hits = 1187
L2_total_cache_reservation_fails = 14
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 14206
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 794
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 16384
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 15120
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 14
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 93
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 366
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 31384
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 15120
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.025
L2_cache_fill_port_util = 0.082

icnt_total_pkts_mem_to_simt=151824
icnt_total_pkts_simt_to_mem=107488
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 20.539
	minimum = 6
	maximum = 1810
Network latency average = 16.0654
	minimum = 6
	maximum = 1392
Slowest packet = 74209
Flit latency average = 16.7181
	minimum = 6
	maximum = 1388
Slowest flit = 206135
Fragmentation average = 0.527719
	minimum = 0
	maximum = 1285
Injected packet rate average = 0.0135247
	minimum = 0.0107172 (at node 0)
	maximum = 0.016011 (at node 3)
Accepted packet rate average = 0.0135247
	minimum = 0.0107172 (at node 0)
	maximum = 0.016011 (at node 3)
Injected flit rate average = 0.0373033
	minimum = 0.0245273 (at node 0)
	maximum = 0.0504139 (at node 28)
Accepted flit rate average= 0.0373033
	minimum = 0.0345827 (at node 0)
	maximum = 0.0515576 (at node 3)
Injected packet length average = 2.75817
Accepted packet length average = 2.75817
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 20.539 (1 samples)
	minimum = 6 (1 samples)
	maximum = 1810 (1 samples)
Network latency average = 16.0654 (1 samples)
	minimum = 6 (1 samples)
	maximum = 1392 (1 samples)
Flit latency average = 16.7181 (1 samples)
	minimum = 6 (1 samples)
	maximum = 1388 (1 samples)
Fragmentation average = 0.527719 (1 samples)
	minimum = 0 (1 samples)
	maximum = 1285 (1 samples)
Injected packet rate average = 0.0135247 (1 samples)
	minimum = 0.0107172 (1 samples)
	maximum = 0.016011 (1 samples)
Accepted packet rate average = 0.0135247 (1 samples)
	minimum = 0.0107172 (1 samples)
	maximum = 0.016011 (1 samples)
Injected flit rate average = 0.0373033 (1 samples)
	minimum = 0.0245273 (1 samples)
	maximum = 0.0504139 (1 samples)
Accepted flit rate average = 0.0373033 (1 samples)
	minimum = 0.0345827 (1 samples)
	maximum = 0.0515576 (1 samples)
Injected packet size average = 2.75817 (1 samples)
Accepted packet size average = 2.75817 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 4 min, 1 sec (241 sec)
gpgpu_simulation_rate = 119704 (inst/sec)
gpgpu_simulation_rate = 1210 (cycle/sec)
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 2: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 2 
gpu_sim_cycle = 41643
gpu_sim_insn = 28848876
gpu_ipc =     692.7665
gpu_tot_sim_cycle = 555458
gpu_tot_sim_insn = 57697752
gpu_tot_ipc =     103.8742
gpu_tot_issued_cta = 128
max_total_param_size = 0
gpu_stall_dramfull = 63666
gpu_stall_icnt2sh    = 3417
partiton_reqs_in_parallel = 916146
partiton_reqs_in_parallel_total    = 1465664
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       4.2880
partiton_reqs_in_parallel_util = 916146
partiton_reqs_in_parallel_util_total    = 1465664
gpu_sim_cycle_parition_util = 41643
gpu_tot_sim_cycle_parition_util    = 68572
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.6106
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 47008
L2_BW  =     105.8482 GB/Sec
L2_BW_total  =      15.9570 GB/Sec
gpu_total_sim_rate=134807

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1158456
	L1I_total_cache_misses = 3568
	L1I_total_cache_miss_rate = 0.0031
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 3584
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.4554
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 1952
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1154888
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3568
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 3584
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1158456
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
9655, 9283, 9295, 9632, 9655, 9283, 9295, 9631, 
gpgpu_n_tot_thrd_icount = 66638848
gpgpu_n_tot_w_icount = 2082464
gpgpu_n_stall_shd_mem = 132511
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 62768
gpgpu_n_mem_write_global = 30240
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 1532416
gpgpu_n_store_insn = 952560
gpgpu_n_shmem_insn = 6310576
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 114688
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 16517
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 114550
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:66830	W0_Idle:162051	W0_Scoreboard:4026897	W1:120960	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:816360	W32:1145144
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 502144 {8:62768,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 4112640 {136:30240,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 7084928 {40:15120,136:47648,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 241920 {8:30240,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 1746 
maxdqlatency = 0 
maxmflatency = 12576 
averagemflatency = 912 
max_icnt2mem_latency = 11626 
max_icnt2sh_latency = 555457 
mrq_lat_table:33991 	4419 	3142 	7519 	10302 	9787 	6268 	6272 	7915 	3481 	68 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	43512 	35553 	2049 	2414 	2885 	3725 	2898 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	6 	50894 	1812 	478 	147 	27629 	213 	576 	1316 	2378 	2522 	3488 	2053 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	52393 	10201 	202 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	7084 	11629 	11527 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	88 	72 	5 	11 	6 	7 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:     12320     12386     13222     13102     13189     13282     11480     11902     12744     13235     12216     12126     11552     11961     12361     12752 
dram[1]:     12329     12238     13207     13104     13222     13223     11320     11987     12744     13234     12145     12048     11736     12172     12299     12647 
dram[2]:     12322     12755     13210     12862     13152     13248     11411     12026     12744     13224     12143     12020     11647     11907     12390     12756 
dram[3]:     12384     12629     13224     12937     13154     13147     11292     11892     12745     13222     12142     12380     11597     11992     12302     12687 
dram[4]:     12353     12654     13141     12728     13168     13178     11373     11999     12746     13226     12230     12553     11601     11939     12434     12738 
dram[5]:     12343     12599     13205     13151     13193     13144     11261     11908     12745     13231     12225     12479     11524     12031     12315     12713 
dram[6]:     12483     12729     13083     12941     13213     13238     11161     11967     12744     13229     12219     12589     11713     11620     12364     12652 
dram[7]:     12414     12646     13281     13262     13202     13083     11294     11820     12749     13236     12315     12206     11629     11544     12371     12764 
dram[8]:     12474     12822     13058     13095     13202     13322     11317     11918     12748     13230     12154     12181     11642     11607     12297     12614 
dram[9]:     12338     12653     13078     13135     13177     13270     11422     11877     12744     13238     12040     11964     11563     11511     12413     12672 
dram[10]:     12447     12821     13095     13122     13289     13408     11110     12030     12744     13233     12239     12259     11716     12212     12337     12447 
average row accesses per activate:
dram[0]:  8.560606  7.621622 10.181818  8.888889  7.637681  7.750000  8.066667  8.344828  8.857142  8.701755  7.703125  7.144928  8.484375  8.468750  7.648649  8.085714 
dram[1]:  7.929577  8.402985  8.698413  8.698413  6.848101  7.310811 10.083333  9.680000  8.534483  7.388060  7.358209  6.943662  9.066667  8.918033  7.861111  7.957747 
dram[2]:  8.228572  8.228572 10.339622  9.288136  7.213333  6.935897  8.944445  8.625000  8.857142  8.406779  7.703125  7.358209  8.500000  8.369231  8.268657  7.386667 
dram[3]:  8.347826  8.112676  9.596491  8.682540  7.025974  7.118421  9.680000  9.307693  8.266666  7.630769  7.809524  6.929577  8.500000  8.369231  8.523077  8.028986 
dram[4]:  8.228572  8.000000  9.945455  8.682540  7.695652  7.175676  8.551724  8.551724  9.185185  7.630769  7.809524  7.569231  7.985294  7.647887  7.722222  7.315790 
dram[5]:  7.712329  7.506667 10.127273  9.440678  7.273973  7.375000 10.333333  9.538462  8.266666  7.402985  7.130435  7.144928  8.758064  8.104478  7.315790  6.950000 
dram[6]:  8.057143  9.706897  9.131147  8.313433  7.779412  7.148649  9.185185  8.551724  8.857142  8.406779  7.809524  8.065574  7.585714  8.169230  7.389610  7.294872 
dram[7]:  8.159420  7.929577  9.147541  8.584616  8.138461  8.015152  9.538462  9.185185  9.037037  8.271187  7.214286  6.558442  9.814815  8.412699  7.294872  7.486842 
dram[8]:  7.621622  8.530303  9.147541  9.147541  7.164383  7.691176  9.538462  8.857142  8.413794  8.271187  7.537313  6.733333  8.281250  8.412699  7.294872  7.902778 
dram[9]:  8.228572  8.228572 10.145454  8.584616  7.579710  7.691176 10.333333  9.185185  7.870968  7.283582  7.426471  6.558442  8.281250  8.412699  7.141026  7.527027 
dram[10]:  8.470589  8.727273  8.584616  8.584616  6.805195  6.894737  9.920000  9.538462  7.625000  7.283582  7.188406  7.188406  9.050000  8.619047  7.328948  8.191176 
average row locality = 93164/11479 = 8.116038
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       379       378       376       376       358       358       330       330       336       336       335       335       367       366       379       379 
dram[1]:       377       377       370       370       366       366       330       330       335       335       335       335       368       368       379       378 
dram[2]:       384       384       370       370       366       366       329       329       336       336       335       335       368       368       372       372 
dram[3]:       384       384       369       369       366       366       330       330       336       336       335       335       368       368       372       372 
dram[4]:       384       384       369       369       361       361       336       336       336       336       335       335       367       367       374       374 
dram[5]:       377       377       374       374       361       361       336       336       336       336       335       336       367       367       374       374 
dram[6]:       378       377       374       374       359       359       336       336       336       336       335       335       361       361       381       381 
dram[7]:       377       377       375       375       359       359       336       336       332       332       342       342       360       360       381       381 
dram[8]:       378       377       375       375       355       355       336       336       332       332       342       342       360       360       381       381 
dram[9]:       384       384       375       375       355       355       336       336       332       332       342       342       360       360       375       375 
dram[10]:       384       384       375       375       356       356       336       336       332       332       337       337       367       367       375       375 
total reads: 62924
bank skew: 384/329 = 1.17
chip skew: 5724/5717 = 1.00
number of total write accesses:
dram[0]:       186       186       184       184       169       169       154       154       160       160       158       158       176       176       187       187 
dram[1]:       186       186       178       178       175       175       154       154       160       160       158       158       176       176       187       187 
dram[2]:       192       192       178       178       175       175       154       154       160       160       158       158       176       176       182       182 
dram[3]:       192       192       178       178       175       175       154       154       160       160       157       157       176       176       182       182 
dram[4]:       192       192       178       178       170       170       160       160       160       160       157       157       176       176       182       182 
dram[5]:       186       186       183       183       170       170       160       160       160       160       157       157       176       176       182       182 
dram[6]:       186       186       183       183       170       170       160       160       160       160       157       157       170       170       188       188 
dram[7]:       186       186       183       183       170       170       160       160       156       156       163       163       170       170       188       188 
dram[8]:       186       186       183       183       168       168       160       160       156       156       163       163       170       170       188       188 
dram[9]:       192       192       183       183       168       168       160       160       156       156       163       163       170       170       182       182 
dram[10]:       192       192       183       183       168       168       160       160       156       156       159       159       176       176       182       182 
total reads: 30240
bank skew: 192/154 = 1.25
chip skew: 2752/2748 = 1.00
average mf latency per bank:
dram[0]:        925       727       973       729      1101       790       900       756       957       706      1318       901      1234       881       982       797
dram[1]:        890       703       974       729      1106       787       898       742       963       716      1309       906      1215       862       968       790
dram[2]:        909       722       968       727      1094       786       903       757       954       707      1299       898      1223       872       972       777
dram[3]:        899       716       986       740      1112       797       891       742       954       710      1324       932      1215       866       958       778
dram[4]:        905       713       986       735      1080       780       905       749       957       704      1325       935      1225       867       965       771
dram[5]:        881       717       986       739      1098       790       895       753       951       700      1331       932      1222       863       953       771
dram[6]:        875       699       986       739      1082       778       898       754       960       706      1324       929      1209       887       973       774
dram[7]:        887       716       968       728      1088       790       896       742       934       673      1314       908      1205       884       956       780
dram[8]:        874       696      1015       746      1109       797       915       741       934       682      1306       909      1217       885       971       779
dram[9]:        907       717      1007       737      1101       797       896       737       937       672      1309       906      1226       879       954       777
dram[10]:        902       710      1008       749      1102       788       907       746       941       683      1356       921      1210       874       964       787
maximum mf latency per bank:
dram[0]:      11357     11071     10898     10728     10527     10192      9611      9523      9784      9442     12391     11982     12459     12069     11706     11388
dram[1]:      11359     10741     11096     10859     10363     10101      9818      9490      9978      9657     12370     11880     12502     12026     11745     11446
dram[2]:      11270     10946     10744     10533     10665     10301      9641      9456      9700      9469     12409     11999     12474     12074     11639     11346
dram[3]:      11916     11351     11179     10947     10236     10123      9840      9429     10061      9724     12354     11883     12387     11909     11657     11360
dram[4]:      11328     11216     10802     10317     10672     10184      9732      9435      9823      9386     12365     11953     12576     12107     11547     11249
dram[5]:      11698     11378     11251     10994     10191      9851      9623      9396     10030      9635     12372     11971     12540     11949     11533     11359
dram[6]:      10939     10646     11186     10838     10538     10078      9580      9364      9717      9295     12457     12047     12327     11837     11636     11229
dram[7]:      11689     11219     11209     11003      9999      9710      9640      9384      9584      9456     12446     12028     12091     11620     11708     11310
dram[8]:      11074     10497     10984     10759     10702     10241      9661      9329      9400      8914     12496     12103     12215     11831     11540     11213
dram[9]:      11178     10787     10937     10568     10599     10236      9752      9396      9764      9346     12429     11956     12090     11605     11662     11458
dram[10]:      11196     10921     11179     10845     10574     10242      9946      9626      9395      8925     12435     11953     12503     11873     11812     11321
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=206402 n_nop=170490 n_act=1032 n_pre=1016 n_req=8466 n_rd=22872 n_write=10992 bw_util=0.3281
n_activity=111315 dram_eff=0.6084
bk0: 1516a 186676i bk1: 1512a 187310i bk2: 1504a 186414i bk3: 1504a 187529i bk4: 1432a 188253i bk5: 1432a 188775i bk6: 1320a 188584i bk7: 1320a 188679i bk8: 1344a 188713i bk9: 1344a 189449i bk10: 1340a 189737i bk11: 1340a 189830i bk12: 1468a 187353i bk13: 1464a 187211i bk14: 1516a 187189i bk15: 1516a 186560i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.37487
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents
MSHR: tag=0xc01ef080, atomic=0 1 entries : 0x7fe0e50b25a0 :  mf: uid=1286732, sid13:w08, part=1, addr=0xc01ef080, load , size=128, unknown  status = IN_PARTITION_DRAM (555457), 

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=206402 n_nop=170467 n_act=1042 n_pre=1026 n_req=8467 n_rd=22875 n_write=10992 bw_util=0.3282
n_activity=110593 dram_eff=0.6125
bk0: 1508a 186900i bk1: 1508a 186809i bk2: 1480a 186071i bk3: 1480a 187160i bk4: 1464a 186590i bk5: 1463a 187465i bk6: 1320a 188625i bk7: 1320a 188125i bk8: 1340a 188498i bk9: 1340a 188618i bk10: 1340a 189036i bk11: 1340a 189330i bk12: 1472a 186847i bk13: 1472a 187439i bk14: 1516a 186796i bk15: 1512a 186250i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.32263
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=206402 n_nop=170474 n_act=1032 n_pre=1016 n_req=8470 n_rd=22880 n_write=11000 bw_util=0.3283
n_activity=110244 dram_eff=0.6146
bk0: 1536a 186336i bk1: 1536a 186905i bk2: 1480a 187097i bk3: 1480a 187544i bk4: 1464a 187439i bk5: 1464a 187709i bk6: 1316a 188464i bk7: 1316a 188993i bk8: 1344a 189038i bk9: 1344a 189391i bk10: 1340a 189394i bk11: 1340a 189546i bk12: 1472a 186782i bk13: 1472a 187312i bk14: 1488a 187153i bk15: 1488a 186745i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.33263
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents
MSHR: tag=0xc01ef280, atomic=0 1 entries : 0x7fe0e5142a70 :  mf: uid=1286731, sid13:w09, part=3, addr=0xc01ef280, load , size=128, unknown  status = IN_PARTITION_DRAM (555455), 

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=206402 n_nop=170472 n_act=1037 n_pre=1021 n_req=8468 n_rd=22880 n_write=10992 bw_util=0.3282
n_activity=110134 dram_eff=0.6151
bk0: 1536a 186703i bk1: 1536a 186538i bk2: 1476a 186508i bk3: 1476a 187718i bk4: 1464a 186878i bk5: 1464a 187581i bk6: 1320a 188348i bk7: 1320a 188356i bk8: 1344a 188627i bk9: 1344a 189040i bk10: 1340a 189218i bk11: 1340a 188486i bk12: 1472a 187286i bk13: 1472a 187255i bk14: 1488a 187363i bk15: 1488a 186979i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.30635
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=206402 n_nop=170416 n_act=1053 n_pre=1037 n_req=8474 n_rd=22896 n_write=11000 bw_util=0.3284
n_activity=110935 dram_eff=0.6111
bk0: 1536a 186579i bk1: 1536a 186871i bk2: 1476a 186678i bk3: 1476a 187758i bk4: 1444a 188008i bk5: 1444a 187689i bk6: 1344a 188275i bk7: 1344a 188608i bk8: 1344a 189234i bk9: 1344a 189245i bk10: 1340a 189339i bk11: 1340a 188655i bk12: 1468a 186265i bk13: 1468a 186939i bk14: 1496a 186904i bk15: 1496a 187509i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.39831
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=206402 n_nop=170428 n_act=1057 n_pre=1041 n_req=8469 n_rd=22884 n_write=10992 bw_util=0.3283
n_activity=110429 dram_eff=0.6135
bk0: 1508a 186880i bk1: 1508a 186846i bk2: 1496a 187302i bk3: 1496a 188004i bk4: 1444a 187599i bk5: 1444a 187847i bk6: 1344a 188415i bk7: 1344a 188271i bk8: 1344a 188495i bk9: 1344a 189267i bk10: 1340a 189223i bk11: 1344a 188189i bk12: 1468a 186992i bk13: 1468a 187057i bk14: 1496a 187268i bk15: 1496a 187381i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.32836
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=206402 n_nop=170472 n_act=1039 n_pre=1023 n_req=8467 n_rd=22876 n_write=10992 bw_util=0.3282
n_activity=110329 dram_eff=0.6139
bk0: 1512a 187180i bk1: 1508a 187663i bk2: 1496a 186052i bk3: 1496a 187412i bk4: 1436a 187847i bk5: 1436a 188212i bk6: 1344a 188120i bk7: 1344a 188091i bk8: 1344a 188213i bk9: 1344a 188582i bk10: 1340a 189067i bk11: 1340a 188541i bk12: 1444a 187235i bk13: 1444a 187097i bk14: 1524a 186337i bk15: 1524a 186651i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.35655
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=206402 n_nop=170446 n_act=1034 n_pre=1018 n_req=8476 n_rd=22896 n_write=11008 bw_util=0.3285
n_activity=110731 dram_eff=0.6124
bk0: 1508a 186993i bk1: 1508a 187318i bk2: 1500a 186750i bk3: 1500a 187708i bk4: 1436a 188295i bk5: 1436a 188079i bk6: 1344a 188328i bk7: 1344a 188468i bk8: 1328a 188878i bk9: 1328a 189652i bk10: 1368a 188724i bk11: 1368a 188180i bk12: 1440a 187451i bk13: 1440a 187446i bk14: 1524a 186362i bk15: 1524a 186185i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.25771
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=206402 n_nop=170464 n_act=1047 n_pre=1031 n_req=8465 n_rd=22868 n_write=10992 bw_util=0.3281
n_activity=111206 dram_eff=0.609
bk0: 1512a 187419i bk1: 1508a 187553i bk2: 1500a 186461i bk3: 1500a 187359i bk4: 1420a 187577i bk5: 1420a 188265i bk6: 1344a 188419i bk7: 1344a 188599i bk8: 1328a 189064i bk9: 1328a 189494i bk10: 1368a 189495i bk11: 1368a 188683i bk12: 1440a 187361i bk13: 1440a 187110i bk14: 1524a 186742i bk15: 1524a 186527i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.36952
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=206402 n_nop=170450 n_act=1052 n_pre=1036 n_req=8466 n_rd=22872 n_write=10992 bw_util=0.3281
n_activity=110446 dram_eff=0.6132
bk0: 1536a 186079i bk1: 1536a 186773i bk2: 1500a 186265i bk3: 1500a 186934i bk4: 1420a 188024i bk5: 1420a 187977i bk6: 1344a 188166i bk7: 1344a 188464i bk8: 1328a 188910i bk9: 1328a 189886i bk10: 1368a 188996i bk11: 1368a 188978i bk12: 1440a 187838i bk13: 1440a 187468i bk14: 1500a 187097i bk15: 1500a 186113i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.3395
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=206402 n_nop=170404 n_act=1055 n_pre=1039 n_req=8476 n_rd=22896 n_write=11008 bw_util=0.3285
n_activity=111078 dram_eff=0.6105
bk0: 1536a 186010i bk1: 1536a 186379i bk2: 1500a 186226i bk3: 1500a 186904i bk4: 1424a 187654i bk5: 1424a 188184i bk6: 1344a 187957i bk7: 1344a 188329i bk8: 1328a 188678i bk9: 1328a 189865i bk10: 1348a 188868i bk11: 1348a 189198i bk12: 1468a 187154i bk13: 1468a 187933i bk14: 1500a 187089i bk15: 1500a 186578i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.36281

========= L2 cache stats =========
L2_cache_bank[0]: Access = 4282, Miss = 2860, Miss_rate = 0.668, Pending_hits = 59, Reservation_fails = 0
L2_cache_bank[1]: Access = 4252, Miss = 2858, Miss_rate = 0.672, Pending_hits = 280, Reservation_fails = 1
L2_cache_bank[2]: Access = 4254, Miss = 2860, Miss_rate = 0.672, Pending_hits = 5, Reservation_fails = 4
L2_cache_bank[3]: Access = 4228, Miss = 2859, Miss_rate = 0.676, Pending_hits = 262, Reservation_fails = 0
L2_cache_bank[4]: Access = 4230, Miss = 2860, Miss_rate = 0.676, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[5]: Access = 4229, Miss = 2860, Miss_rate = 0.676, Pending_hits = 262, Reservation_fails = 4
L2_cache_bank[6]: Access = 4225, Miss = 2860, Miss_rate = 0.677, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[7]: Access = 4225, Miss = 2860, Miss_rate = 0.677, Pending_hits = 261, Reservation_fails = 0
L2_cache_bank[8]: Access = 4257, Miss = 2862, Miss_rate = 0.672, Pending_hits = 30, Reservation_fails = 1
L2_cache_bank[9]: Access = 4258, Miss = 2862, Miss_rate = 0.672, Pending_hits = 297, Reservation_fails = 0
L2_cache_bank[10]: Access = 4256, Miss = 2860, Miss_rate = 0.672, Pending_hits = 29, Reservation_fails = 0
L2_cache_bank[11]: Access = 4254, Miss = 2861, Miss_rate = 0.673, Pending_hits = 290, Reservation_fails = 0
L2_cache_bank[12]: Access = 4252, Miss = 2860, Miss_rate = 0.673, Pending_hits = 29, Reservation_fails = 2
L2_cache_bank[13]: Access = 4254, Miss = 2859, Miss_rate = 0.672, Pending_hits = 283, Reservation_fails = 0
L2_cache_bank[14]: Access = 4260, Miss = 2862, Miss_rate = 0.672, Pending_hits = 33, Reservation_fails = 0
L2_cache_bank[15]: Access = 4260, Miss = 2862, Miss_rate = 0.672, Pending_hits = 291, Reservation_fails = 0
L2_cache_bank[16]: Access = 4255, Miss = 2859, Miss_rate = 0.672, Pending_hits = 32, Reservation_fails = 0
L2_cache_bank[17]: Access = 4253, Miss = 2858, Miss_rate = 0.672, Pending_hits = 280, Reservation_fails = 0
L2_cache_bank[18]: Access = 4253, Miss = 2859, Miss_rate = 0.672, Pending_hits = 18, Reservation_fails = 0
L2_cache_bank[19]: Access = 4255, Miss = 2859, Miss_rate = 0.672, Pending_hits = 267, Reservation_fails = 0
L2_cache_bank[20]: Access = 4260, Miss = 2862, Miss_rate = 0.672, Pending_hits = 13, Reservation_fails = 2
L2_cache_bank[21]: Access = 4260, Miss = 2862, Miss_rate = 0.672, Pending_hits = 282, Reservation_fails = 0
L2_total_cache_accesses = 93512
L2_total_cache_misses = 62924
L2_total_cache_miss_rate = 0.6729
L2_total_cache_pending_hits = 3312
L2_total_cache_reservation_fails = 14
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 27183
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2919
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 32666
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 30240
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 14
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 93
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 366
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 62768
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 30240
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.031
L2_cache_fill_port_util = 0.103

icnt_total_pkts_mem_to_simt=301184
icnt_total_pkts_simt_to_mem=214472
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.58325
	minimum = 6
	maximum = 45
Network latency average = 8.45219
	minimum = 6
	maximum = 44
Slowest packet = 97052
Flit latency average = 6.90659
	minimum = 6
	maximum = 43
Slowest flit = 268032
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0223351
	minimum = 0.0176745 (at node 0)
	maximum = 0.0265117 (at node 11)
Accepted packet rate average = 0.0223351
	minimum = 0.0176745 (at node 0)
	maximum = 0.0265117 (at node 11)
Injected flit rate average = 0.061559
	minimum = 0.0407281 (at node 0)
	maximum = 0.0816003 (at node 42)
Accepted flit rate average= 0.061559
	minimum = 0.0566736 (at node 0)
	maximum = 0.0850103 (at node 11)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 14.5611 (2 samples)
	minimum = 6 (2 samples)
	maximum = 927.5 (2 samples)
Network latency average = 12.2588 (2 samples)
	minimum = 6 (2 samples)
	maximum = 718 (2 samples)
Flit latency average = 11.8123 (2 samples)
	minimum = 6 (2 samples)
	maximum = 715.5 (2 samples)
Fragmentation average = 0.263859 (2 samples)
	minimum = 0 (2 samples)
	maximum = 642.5 (2 samples)
Injected packet rate average = 0.0179299 (2 samples)
	minimum = 0.0141958 (2 samples)
	maximum = 0.0212614 (2 samples)
Accepted packet rate average = 0.0179299 (2 samples)
	minimum = 0.0141958 (2 samples)
	maximum = 0.0212614 (2 samples)
Injected flit rate average = 0.0494311 (2 samples)
	minimum = 0.0326277 (2 samples)
	maximum = 0.0660071 (2 samples)
Accepted flit rate average = 0.0494311 (2 samples)
	minimum = 0.0456281 (2 samples)
	maximum = 0.068284 (2 samples)
Injected packet size average = 2.75691 (2 samples)
Accepted packet size average = 2.75691 (2 samples)
Hops average = 1 (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 7 min, 8 sec (428 sec)
gpgpu_simulation_rate = 134807 (inst/sec)
gpgpu_simulation_rate = 1297 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 17 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 3: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 3 
gpu_sim_cycle = 41380
gpu_sim_insn = 28848876
gpu_ipc =     697.1696
gpu_tot_sim_cycle = 818988
gpu_tot_sim_insn = 86546628
gpu_tot_ipc =     105.6751
gpu_tot_issued_cta = 192
max_total_param_size = 0
gpu_stall_dramfull = 63666
gpu_stall_icnt2sh    = 4024
partiton_reqs_in_parallel = 910360
partiton_reqs_in_parallel_total    = 2381810
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       4.0198
partiton_reqs_in_parallel_util = 910360
partiton_reqs_in_parallel_util_total    = 2381810
gpu_sim_cycle_parition_util = 41380
gpu_tot_sim_cycle_parition_util    = 110215
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.7169
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 93512
L2_BW  =     106.5209 GB/Sec
L2_BW_total  =      16.2045 GB/Sec
gpu_total_sim_rate=154272

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1737684
	L1I_total_cache_misses = 3568
	L1I_total_cache_miss_rate = 0.0021
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 5376
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.3036
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 3744
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1734116
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3568
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 5376
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1737684
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
14482, 13923, 13942, 14451, 14483, 13937, 13942, 14436, 
gpgpu_n_tot_thrd_icount = 99958272
gpgpu_n_tot_w_icount = 3123696
gpgpu_n_stall_shd_mem = 132575
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 94152
gpgpu_n_mem_write_global = 45360
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 2298624
gpgpu_n_store_insn = 1428840
gpgpu_n_shmem_insn = 9465864
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 172032
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 16540
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 114591
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:96618	W0_Idle:176256	W0_Scoreboard:5295535	W1:181440	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:1224540	W32:1717716
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 753216 {8:94152,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 6168960 {136:45360,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 10627392 {40:22680,136:71472,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 362880 {8:45360,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 1746 
maxdqlatency = 0 
maxmflatency = 12576 
averagemflatency = 695 
max_icnt2mem_latency = 11626 
max_icnt2sh_latency = 818987 
mrq_lat_table:58156 	8813 	5720 	11792 	15189 	13901 	7989 	6674 	8005 	3481 	68 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	68535 	56893 	2190 	2414 	2885 	3725 	2898 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	7 	78890 	2650 	478 	147 	45298 	213 	576 	1316 	2378 	2522 	3488 	2053 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	78560 	15309 	311 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	7084 	11629 	26647 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	115 	127 	5 	11 	6 	7 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:     12320     12386     13222     13102     13189     13282     11480     11902     12744     13235     12216     12126     11552     11961     12361     12752 
dram[1]:     12329     12238     13207     13104     13222     13223     11320     11987     12744     13234     12145     12048     11736     12172     12299     12647 
dram[2]:     12322     12755     13210     12862     13152     13248     11411     12026     12744     13224     12143     12020     11647     11907     12390     12756 
dram[3]:     12384     12629     13224     12937     13154     13147     11292     11892     12745     13222     12142     12380     11597     11992     12302     12687 
dram[4]:     12353     12654     13141     12728     13168     13178     11373     11999     12746     13226     12230     12553     11601     11939     12434     12738 
dram[5]:     12343     12599     13205     13151     13193     13144     11261     11908     12745     13231     12225     12479     11524     12031     12315     12713 
dram[6]:     12483     12729     13083     12941     13213     13238     11161     11967     12744     13229     12219     12589     11713     11620     12364     12652 
dram[7]:     12414     12646     13281     13262     13202     13083     11294     11820     12749     13236     12315     12206     11629     11544     12371     12764 
dram[8]:     12474     12822     13058     13095     13202     13322     11317     11918     12748     13230     12154     12181     11642     11607     12297     12614 
dram[9]:     12338     12653     13078     13135     13177     13270     11422     11877     12744     13238     12040     11964     11563     11511     12413     12672 
dram[10]:     12447     12821     13095     13122     13289     13408     11110     12030     12744     13233     12239     12259     11716     12212     12337     12447 
average row accesses per activate:
dram[0]: 10.858974  9.837210 12.057971 10.805195  9.712500  9.835443 10.338028 10.637681 11.074627 10.911765  9.671053  9.074074 10.934211 10.921053  9.704545 10.166667 
dram[1]: 10.180723 10.696202 10.853333 10.853333  8.855556  9.376471 12.440678 12.032787 10.436620  9.262500  9.316456  8.867470 11.555555 11.397261  9.704545  9.804598 
dram[2]: 10.536586 10.536586 12.149254 11.150685  9.267442  8.955056 11.276923 10.940298 11.074627 10.600000  9.684211  9.316456 10.947369 10.805195 10.320988  9.393258 
dram[3]: 10.666667 10.409638 11.782609 10.840000  9.056818  9.160919 12.032787 11.650794 10.164384  9.512820  9.800000  8.855422 10.947369 10.531646 10.582278 10.072289 
dram[4]: 10.536586 10.285714 11.782609 10.558441  9.787500  9.211764 10.898551 10.898551 11.415384  9.763158  9.800000  9.545455 10.387500 10.012048  9.744186  9.311111 
dram[5]:  9.941176  9.712644 12.343284 11.647887  9.321428  9.433735 12.745763 11.936508 10.164384  9.275000  9.074074  9.086420 11.229730 10.259259  9.311111  8.914893 
dram[6]: 10.317073 12.071428 11.328767 10.468354  9.886076  9.188235 11.569231 10.898551 11.074627 10.600000  9.800000 10.068493  9.914634 10.558441  9.417583  9.315217 
dram[7]: 10.432098 10.180723 11.342465 10.753246 10.276316 10.142858 11.936508 11.569231 10.895522 10.138889  9.195122  8.471910 12.303030 10.545455  9.315217  9.522223 
dram[8]:  9.837210 10.833333 11.342465 11.342465  9.202381  9.784810 11.936508 11.223881 10.281691 10.138889  9.544304  8.666667 10.684211 10.826667  9.315217  9.965117 
dram[9]: 10.536586 10.536586 12.000000 10.481012  9.662500  9.784810 12.745763 11.569231  9.720000  9.112500  9.425000  8.471910 10.684211 10.545455  9.119565  9.322222 
dram[10]: 10.800000 11.076923 10.753246 10.753246  8.795455  8.896552 12.327868 11.936508  9.467532  9.112500  9.148149  9.148149 11.541667 11.080000  9.322222 10.231708 
average row locality = 139788/13627 = 10.258164
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       568       567       560       560       531       531       503       503       502       502       497       497       559       558       571       571 
dram[1]:       566       566       551       551       542       542       503       503       501       501       498       498       560       560       571       570 
dram[2]:       576       576       551       551       542       542       502       502       502       502       498       498       560       560       561       561 
dram[3]:       576       576       550       550       542       542       503       503       502       502       498       498       560       560       561       561 
dram[4]:       576       576       550       550       535       535       512       512       502       502       498       498       559       559       563       563 
dram[5]:       566       566       557       557       535       535       512       512       502       502       498       499       559       559       563       563 
dram[6]:       567       566       557       557       533       533       512       512       502       502       498       498       550       550       573       573 
dram[7]:       566       566       558       558       533       533       512       512       496       496       508       508       549       549       573       573 
dram[8]:       567       566       558       558       528       528       512       512       496       496       508       508       549       549       573       573 
dram[9]:       576       576       558       558       528       528       512       512       495       495       508       508       549       549       564       564 
dram[10]:       576       576       558       558       529       529       512       512       495       495       501       501       559       559       564       564 
total reads: 94428
bank skew: 576/495 = 1.16
chip skew: 8590/8580 = 1.00
number of total write accesses:
dram[0]:       279       279       272       272       246       246       231       231       240       240       238       238       272       272       283       283 
dram[1]:       279       279       263       263       255       255       231       231       240       240       238       238       272       272       283       283 
dram[2]:       288       288       263       263       255       255       231       231       240       240       238       238       272       272       275       275 
dram[3]:       288       288       263       263       255       255       231       231       240       240       237       237       272       272       275       275 
dram[4]:       288       288       263       263       248       248       240       240       240       240       237       237       272       272       275       275 
dram[5]:       279       279       270       270       248       248       240       240       240       240       237       237       272       272       275       275 
dram[6]:       279       279       270       270       248       248       240       240       240       240       237       237       263       263       284       284 
dram[7]:       279       279       270       270       248       248       240       240       234       234       246       246       263       263       284       284 
dram[8]:       279       279       270       270       245       245       240       240       234       234       246       246       263       263       284       284 
dram[9]:       288       288       270       270       245       245       240       240       234       234       246       246       263       263       275       275 
dram[10]:       288       288       270       270       245       245       240       240       234       234       240       240       272       272       275       275 
total reads: 45360
bank skew: 288/231 = 1.25
chip skew: 4128/4122 = 1.00
average mf latency per bank:
dram[0]:        716       559       753       566       844       612       694       575       736       547       978       677       908       652       749       603
dram[1]:        691       544       754       566       848       609       693       567       740       552       972       680       896       641       740       599
dram[2]:        705       556       750       565       840       608       695       576       735       547       965       675       901       647       743       590
dram[3]:        697       552       762       573       852       615       687       567       734       549       981       697       896       642       733       591
dram[4]:        702       550       761       571       830       604       697       571       737       545       982       700       901       643       739       587
dram[5]:        685       552       762       573       842       611       691       574       732       542       986       698       900       640       730       587
dram[6]:        682       540       762       573       832       602       693       575       738       547       981       696       891       656       744       589
dram[7]:        689       552       750       565       834       611       691       567       721       525       975       682       887       654       732       593
dram[8]:        680       539       782       578       849       614       704       566       721       531       970       682       895       654       743       592
dram[9]:        703       553       776       571       842       615       691       564       724       525       971       680       901       651       731       590
dram[10]:        699       548       777       580       844       609       700       568       726       533      1004       689       892       648       738       598
maximum mf latency per bank:
dram[0]:      11357     11071     10898     10728     10527     10192      9611      9523      9784      9442     12391     11982     12459     12069     11706     11388
dram[1]:      11359     10741     11096     10859     10363     10101      9818      9490      9978      9657     12370     11880     12502     12026     11745     11446
dram[2]:      11270     10946     10744     10533     10665     10301      9641      9456      9700      9469     12409     11999     12474     12074     11639     11346
dram[3]:      11916     11351     11179     10947     10236     10123      9840      9429     10061      9724     12354     11883     12387     11909     11657     11360
dram[4]:      11328     11216     10802     10317     10672     10184      9732      9435      9823      9386     12365     11953     12576     12107     11547     11249
dram[5]:      11698     11378     11251     10994     10191      9851      9623      9396     10030      9635     12372     11971     12540     11949     11533     11359
dram[6]:      10939     10646     11186     10838     10538     10078      9580      9364      9717      9295     12457     12047     12327     11837     11636     11229
dram[7]:      11689     11219     11209     11003      9999      9710      9640      9384      9584      9456     12446     12028     12091     11620     11708     11310
dram[8]:      11074     10497     10984     10759     10702     10241      9661      9329      9400      8914     12496     12103     12215     11831     11540     11213
dram[9]:      11178     10787     10937     10568     10599     10236      9752      9396      9764      9346     12429     11956     12090     11605     11662     11458
dram[10]:      11196     10921     11179     10845     10574     10242      9946      9626      9395      8925     12435     11953     12503     11873     11812     11321
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=283237 n_nop=229993 n_act=1226 n_pre=1210 n_req=12702 n_rd=34320 n_write=16488 bw_util=0.3588
n_activity=167594 dram_eff=0.6063
bk0: 2272a 257117i bk1: 2268a 258158i bk2: 2240a 257123i bk3: 2240a 258420i bk4: 2124a 259560i bk5: 2124a 260442i bk6: 2012a 259977i bk7: 2012a 259934i bk8: 2008a 260152i bk9: 2008a 260677i bk10: 1988a 261225i bk11: 1988a 261200i bk12: 2236a 257533i bk13: 2232a 257298i bk14: 2284a 257645i bk15: 2284a 256856i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.01122
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=283237 n_nop=229953 n_act=1240 n_pre=1224 n_req=12705 n_rd=34332 n_write=16488 bw_util=0.3589
n_activity=167131 dram_eff=0.6081
bk0: 2264a 257393i bk1: 2264a 257744i bk2: 2204a 256719i bk3: 2204a 258279i bk4: 2168a 257802i bk5: 2168a 258604i bk6: 2012a 259816i bk7: 2012a 259723i bk8: 2004a 260037i bk9: 2004a 260232i bk10: 1992a 260140i bk11: 1992a 260650i bk12: 2240a 256974i bk13: 2240a 257698i bk14: 2284a 256959i bk15: 2280a 256552i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.96908
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=283237 n_nop=229969 n_act=1226 n_pre=1210 n_req=12708 n_rd=34336 n_write=16496 bw_util=0.3589
n_activity=166769 dram_eff=0.6096
bk0: 2304a 256845i bk1: 2304a 257767i bk2: 2204a 258130i bk3: 2204a 258599i bk4: 2168a 258507i bk5: 2168a 259198i bk6: 2008a 259780i bk7: 2008a 260474i bk8: 2008a 260158i bk9: 2008a 260615i bk10: 1992a 260790i bk11: 1992a 261409i bk12: 2240a 257046i bk13: 2240a 257481i bk14: 2244a 257673i bk15: 2244a 257404i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.98437
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=283237 n_nop=229963 n_act=1233 n_pre=1217 n_req=12706 n_rd=34336 n_write=16488 bw_util=0.3589
n_activity=166331 dram_eff=0.6111
bk0: 2304a 257075i bk1: 2304a 256867i bk2: 2200a 256973i bk3: 2200a 258606i bk4: 2168a 258155i bk5: 2168a 258621i bk6: 2012a 259956i bk7: 2012a 259867i bk8: 2008a 259861i bk9: 2008a 260103i bk10: 1992a 260454i bk11: 1992a 259833i bk12: 2240a 257654i bk13: 2240a 257342i bk14: 2244a 257897i bk15: 2244a 257585i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.94307
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=283237 n_nop=229895 n_act=1247 n_pre=1231 n_req=12716 n_rd=34360 n_write=16504 bw_util=0.3592
n_activity=167519 dram_eff=0.6073
bk0: 2304a 256661i bk1: 2304a 257678i bk2: 2200a 257366i bk3: 2200a 258580i bk4: 2140a 259070i bk5: 2140a 259027i bk6: 2048a 259455i bk7: 2048a 259858i bk8: 2008a 260880i bk9: 2008a 260400i bk10: 1992a 260807i bk11: 1992a 260309i bk12: 2236a 256761i bk13: 2236a 257440i bk14: 2252a 257455i bk15: 2252a 257927i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.03105
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=283237 n_nop=229919 n_act=1253 n_pre=1237 n_req=12707 n_rd=34340 n_write=16488 bw_util=0.3589
n_activity=166857 dram_eff=0.6092
bk0: 2264a 257459i bk1: 2264a 257923i bk2: 2228a 257932i bk3: 2228a 258534i bk4: 2140a 259347i bk5: 2140a 259068i bk6: 2048a 259609i bk7: 2048a 259718i bk8: 2008a 259741i bk9: 2008a 260317i bk10: 1992a 260622i bk11: 1996a 259457i bk12: 2236a 257472i bk13: 2236a 257607i bk14: 2252a 257837i bk15: 2252a 258210i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.96344
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=283237 n_nop=229975 n_act=1229 n_pre=1213 n_req=12705 n_rd=34332 n_write=16488 bw_util=0.3589
n_activity=166908 dram_eff=0.609
bk0: 2268a 257758i bk1: 2264a 258997i bk2: 2228a 256914i bk3: 2228a 258794i bk4: 2132a 259282i bk5: 2132a 259531i bk6: 2048a 259378i bk7: 2048a 259098i bk8: 2008a 259695i bk9: 2008a 259837i bk10: 1992a 260814i bk11: 1992a 260040i bk12: 2200a 257651i bk13: 2200a 257450i bk14: 2292a 256454i bk15: 2292a 256564i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.00416
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=283237 n_nop=229921 n_act=1230 n_pre=1214 n_req=12718 n_rd=34360 n_write=16512 bw_util=0.3592
n_activity=167312 dram_eff=0.6081
bk0: 2264a 257584i bk1: 2264a 258139i bk2: 2232a 257456i bk3: 2232a 258981i bk4: 2132a 259745i bk5: 2132a 259272i bk6: 2048a 259619i bk7: 2048a 259703i bk8: 1984a 260184i bk9: 1984a 260804i bk10: 2032a 259998i bk11: 2032a 259095i bk12: 2196a 257948i bk13: 2196a 257726i bk14: 2292a 256862i bk15: 2292a 256741i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.91893
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=283237 n_nop=229959 n_act=1241 n_pre=1225 n_req=12703 n_rd=34324 n_write=16488 bw_util=0.3588
n_activity=167516 dram_eff=0.6067
bk0: 2268a 257823i bk1: 2264a 258887i bk2: 2232a 257432i bk3: 2232a 258270i bk4: 2112a 259205i bk5: 2112a 259788i bk6: 2048a 259592i bk7: 2048a 259828i bk8: 1984a 260354i bk9: 1984a 260819i bk10: 2032a 260666i bk11: 2032a 260063i bk12: 2196a 258112i bk13: 2196a 257045i bk14: 2292a 256607i bk15: 2292a 256662i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.9962
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents
MSHR: tag=0xc03ef080, atomic=0 1 entries : 0x7fe0ecdecfe0 :  mf: uid=1929376, sid21:w08, part=9, addr=0xc03ef080, load , size=128, unknown  status = IN_PARTITION_DRAM (818987), 

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=283237 n_nop=229939 n_act=1254 n_pre=1238 n_req=12702 n_rd=34318 n_write=16488 bw_util=0.3588
n_activity=167069 dram_eff=0.6082
bk0: 2304a 256526i bk1: 2304a 257415i bk2: 2232a 257192i bk3: 2230a 257950i bk4: 2112a 259702i bk5: 2112a 259715i bk6: 2048a 259295i bk7: 2048a 259714i bk8: 1980a 259932i bk9: 1980a 261079i bk10: 2032a 260052i bk11: 2032a 260294i bk12: 2196a 258433i bk13: 2196a 257669i bk14: 2256a 257446i bk15: 2256a 256922i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.9618
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=283237 n_nop=229891 n_act=1249 n_pre=1233 n_req=12716 n_rd=34352 n_write=16512 bw_util=0.3592
n_activity=167197 dram_eff=0.6084
bk0: 2304a 256737i bk1: 2304a 257522i bk2: 2232a 257248i bk3: 2232a 257786i bk4: 2116a 258996i bk5: 2116a 259440i bk6: 2048a 259064i bk7: 2048a 259756i bk8: 1980a 260061i bk9: 1980a 261174i bk10: 2004a 259617i bk11: 2004a 260713i bk12: 2236a 257672i bk13: 2236a 257915i bk14: 2256a 257543i bk15: 2256a 257256i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.01793

========= L2 cache stats =========
L2_cache_bank[0]: Access = 6395, Miss = 4291, Miss_rate = 0.671, Pending_hits = 61, Reservation_fails = 0
L2_cache_bank[1]: Access = 6364, Miss = 4289, Miss_rate = 0.674, Pending_hits = 521, Reservation_fails = 1
L2_cache_bank[2]: Access = 6367, Miss = 4292, Miss_rate = 0.674, Pending_hits = 8, Reservation_fails = 4
L2_cache_bank[3]: Access = 6342, Miss = 4291, Miss_rate = 0.677, Pending_hits = 499, Reservation_fails = 0
L2_cache_bank[4]: Access = 6345, Miss = 4292, Miss_rate = 0.676, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[5]: Access = 6344, Miss = 4292, Miss_rate = 0.677, Pending_hits = 496, Reservation_fails = 4
L2_cache_bank[6]: Access = 6338, Miss = 4292, Miss_rate = 0.677, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[7]: Access = 6337, Miss = 4292, Miss_rate = 0.677, Pending_hits = 499, Reservation_fails = 0
L2_cache_bank[8]: Access = 6371, Miss = 4295, Miss_rate = 0.674, Pending_hits = 33, Reservation_fails = 1
L2_cache_bank[9]: Access = 6373, Miss = 4295, Miss_rate = 0.674, Pending_hits = 536, Reservation_fails = 0
L2_cache_bank[10]: Access = 6370, Miss = 4292, Miss_rate = 0.674, Pending_hits = 32, Reservation_fails = 0
L2_cache_bank[11]: Access = 6367, Miss = 4293, Miss_rate = 0.674, Pending_hits = 527, Reservation_fails = 0
L2_cache_bank[12]: Access = 6364, Miss = 4292, Miss_rate = 0.674, Pending_hits = 32, Reservation_fails = 2
L2_cache_bank[13]: Access = 6367, Miss = 4291, Miss_rate = 0.674, Pending_hits = 522, Reservation_fails = 0
L2_cache_bank[14]: Access = 6376, Miss = 4295, Miss_rate = 0.674, Pending_hits = 36, Reservation_fails = 0
L2_cache_bank[15]: Access = 6376, Miss = 4295, Miss_rate = 0.674, Pending_hits = 529, Reservation_fails = 0
L2_cache_bank[16]: Access = 6369, Miss = 4291, Miss_rate = 0.674, Pending_hits = 35, Reservation_fails = 0
L2_cache_bank[17]: Access = 6366, Miss = 4290, Miss_rate = 0.674, Pending_hits = 522, Reservation_fails = 0
L2_cache_bank[18]: Access = 6365, Miss = 4290, Miss_rate = 0.674, Pending_hits = 20, Reservation_fails = 0
L2_cache_bank[19]: Access = 6368, Miss = 4290, Miss_rate = 0.674, Pending_hits = 502, Reservation_fails = 0
L2_cache_bank[20]: Access = 6376, Miss = 4294, Miss_rate = 0.673, Pending_hits = 16, Reservation_fails = 2
L2_cache_bank[21]: Access = 6376, Miss = 4294, Miss_rate = 0.673, Pending_hits = 514, Reservation_fails = 0
L2_total_cache_accesses = 140016
L2_total_cache_misses = 94428
L2_total_cache_miss_rate = 0.6744
L2_total_cache_pending_hits = 5955
L2_total_cache_reservation_fails = 14
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 39540
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 5562
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 49050
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 45360
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 14
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 93
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 366
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 94152
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 45360
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.033
L2_cache_fill_port_util = 0.113

icnt_total_pkts_mem_to_simt=450544
icnt_total_pkts_simt_to_mem=321456
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.65844
	minimum = 6
	maximum = 44
Network latency average = 8.50072
	minimum = 6
	maximum = 42
Slowest packet = 188899
Flit latency average = 6.95751
	minimum = 6
	maximum = 38
Slowest flit = 520935
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0224771
	minimum = 0.0177868 (at node 0)
	maximum = 0.0266802 (at node 19)
Accepted packet rate average = 0.0224771
	minimum = 0.0177868 (at node 0)
	maximum = 0.0266802 (at node 19)
Injected flit rate average = 0.0619503
	minimum = 0.040987 (at node 0)
	maximum = 0.0821189 (at node 42)
Accepted flit rate average= 0.0619503
	minimum = 0.0570338 (at node 0)
	maximum = 0.0855506 (at node 19)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 12.5936 (3 samples)
	minimum = 6 (3 samples)
	maximum = 633 (3 samples)
Network latency average = 11.0061 (3 samples)
	minimum = 6 (3 samples)
	maximum = 492.667 (3 samples)
Flit latency average = 10.1941 (3 samples)
	minimum = 6 (3 samples)
	maximum = 489.667 (3 samples)
Fragmentation average = 0.175906 (3 samples)
	minimum = 0 (3 samples)
	maximum = 428.333 (3 samples)
Injected packet rate average = 0.0194456 (3 samples)
	minimum = 0.0153928 (3 samples)
	maximum = 0.0230676 (3 samples)
Accepted packet rate average = 0.0194456 (3 samples)
	minimum = 0.0153928 (3 samples)
	maximum = 0.0230676 (3 samples)
Injected flit rate average = 0.0536042 (3 samples)
	minimum = 0.0354141 (3 samples)
	maximum = 0.0713777 (3 samples)
Accepted flit rate average = 0.0536042 (3 samples)
	minimum = 0.04943 (3 samples)
	maximum = 0.0740395 (3 samples)
Injected packet size average = 2.75662 (3 samples)
Accepted packet size average = 2.75662 (3 samples)
Hops average = 1 (3 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 9 min, 21 sec (561 sec)
gpgpu_simulation_rate = 154272 (inst/sec)
gpgpu_simulation_rate = 1459 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 25 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 4: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 4 
gpu_sim_cycle = 41723
gpu_sim_insn = 28848876
gpu_ipc =     691.4382
gpu_tot_sim_cycle = 1082861
gpu_tot_sim_insn = 115395504
gpu_tot_ipc =     106.5654
gpu_tot_issued_cta = 256
max_total_param_size = 0
gpu_stall_dramfull = 63666
gpu_stall_icnt2sh    = 4375
partiton_reqs_in_parallel = 917906
partiton_reqs_in_parallel_total    = 3292170
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       3.8879
partiton_reqs_in_parallel_util = 917906
partiton_reqs_in_parallel_util_total    = 3292170
gpu_sim_cycle_parition_util = 41723
gpu_tot_sim_cycle_parition_util    = 151595
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.7780
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 140016
L2_BW  =     105.6452 GB/Sec
L2_BW_total  =      16.3263 GB/Sec
gpu_total_sim_rate=167726

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2316912
	L1I_total_cache_misses = 3568
	L1I_total_cache_miss_rate = 0.0015
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 7168
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.2277
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 5536
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2313344
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3568
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 7168
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 2316912
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
19309, 18558, 18589, 19272, 19311, 18568, 18590, 19249, 4833, 4641, 4654, 4820, 
gpgpu_n_tot_thrd_icount = 133277696
gpgpu_n_tot_w_icount = 4164928
gpgpu_n_stall_shd_mem = 132615
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 125536
gpgpu_n_mem_write_global = 60480
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 3064832
gpgpu_n_store_insn = 1905120
gpgpu_n_shmem_insn = 12621152
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 229376
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 16557
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 114614
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:125554	W0_Idle:191072	W0_Scoreboard:6581352	W1:241920	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:1632720	W32:2290288
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1004288 {8:125536,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 8225280 {136:60480,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 14169856 {40:30240,136:95296,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 483840 {8:60480,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 1746 
maxdqlatency = 0 
maxmflatency = 12576 
averagemflatency = 584 
max_icnt2mem_latency = 11626 
max_icnt2sh_latency = 1082860 
mrq_lat_table:79604 	11886 	7909 	18090 	22512 	18254 	9398 	7205 	8005 	3481 	68 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	92377 	79459 	2286 	2414 	2885 	3725 	2898 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	7 	111034 	3811 	478 	147 	58497 	213 	576 	1316 	2378 	2522 	3488 	2053 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	105304 	19882 	378 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	7084 	11629 	29006 	12761 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	164 	161 	5 	11 	6 	7 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:     12320     12386     13222     13102     13189     13282     11480     11902     12744     13235     12216     12126     11552     11961     12361     12752 
dram[1]:     12329     12238     13207     13104     13222     13223     11320     11987     12744     13234     12145     12048     11736     12172     12299     12647 
dram[2]:     12322     12755     13210     12862     13152     13248     11411     12026     12744     13224     12143     12020     11647     11907     12390     12756 
dram[3]:     12384     12629     13224     12937     13154     13147     11292     11892     12745     13222     12142     12380     11597     11992     12302     12687 
dram[4]:     12353     12654     13141     12728     13168     13178     11373     11999     12746     13226     12230     12553     11601     11939     12434     12738 
dram[5]:     12343     12599     13205     13151     13193     13144     11261     11908     12745     13231     12225     12479     11524     12031     12315     12713 
dram[6]:     12483     12729     13083     12941     13213     13238     11161     11967     12744     13229     12219     12589     11713     11620     12364     12652 
dram[7]:     12414     12646     13281     13262     13202     13083     11294     11820     12749     13236     12315     12206     11629     11544     12371     12764 
dram[8]:     12474     12822     13058     13095     13202     13322     11317     11918     12748     13230     12154     12181     11642     11607     12297     12614 
dram[9]:     12338     12653     13078     13135     13177     13270     11422     11877     12744     13238     12040     11964     11563     11511     12413     12672 
dram[10]:     12447     12821     13095     13122     13289     13408     11110     12030     12744     13233     12239     12259     11716     12212     12337     12447 
average row accesses per activate:
dram[0]:  7.732877  7.421052  8.296296  7.832168  6.857143  7.183673  7.622047  8.273504  7.811024  7.630769  7.421052  7.152174  7.709220  7.927007  7.075000  7.350649 
dram[1]:  7.463576  7.666667  7.455782  7.773050  6.848101  6.891720  8.566372  8.566372  7.682170  7.078571  6.861111  6.957747  8.059259  8.369231  7.350649  7.296774 
dram[2]:  7.783784  8.112676  8.240602  7.884892  6.762500  6.638037  7.614173  7.861789  7.936000  7.630769  7.318519  7.264706  7.716312  7.771429  7.254902  7.161290 
dram[3]:  7.731544  7.629139  8.233083  8.111111  7.118421  6.980645  8.273504  8.273504  7.689922  7.402985  6.746575  6.840278  8.059259  7.555555  7.449665  7.070064 
dram[4]:  7.384615  7.890411  8.233083  7.448979  7.375000  7.324138  7.936000  8.065041  7.936000  7.294117  7.350746  7.242647  7.601398  7.246666  7.220779  7.128205 
dram[5]:  7.366013  7.666667  8.259259  8.383459  7.080000  6.941176  8.478633  8.065041  7.240876  7.294117  6.840278  7.042857  8.297709  7.548611  6.780488  6.619048 
dram[6]:  7.621622  8.166667  8.138686  7.483222  7.107383  7.204082  8.626087  8.626087  7.458647  7.294117  7.137681  7.242647  7.134228  7.381945  7.431373  7.383117 
dram[7]:  7.666667  7.881119  8.787401  8.266666  7.786765  7.107383  8.936937  8.626087  7.565891  7.393939  6.965517  6.824324  7.866667  7.478873  6.932927  7.106250 
dram[8]:  6.962963  7.513333  8.145986  8.028777  6.724359  7.546762  9.271028  8.778761  7.450382  7.393939  7.013889  6.824324  7.426573  7.808824  7.106250  7.895833 
dram[9]:  7.111111  7.783784  8.519084  7.914894  7.387324  7.234483  8.936937  8.626087  7.124088  6.971428  6.870749  6.824324  7.324138  7.375000  6.786585  7.134615 
dram[10]:  7.783784  7.680000  8.266666  7.696552  6.730769  6.774194  9.271028  8.626087  7.338346  6.971428  6.992958  6.895833  7.934307  8.111940  7.134615  7.623288 
average row locality = 186412/24741 = 7.534538
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       757       756       752       752       718       718       660       660       672       672       671       671       735       734       758       758 
dram[1]:       755       755       740       740       732       732       660       660       671       671       672       672       736       736       758       757 
dram[2]:       768       768       740       740       732       732       659       659       672       672       672       672       736       736       746       746 
dram[3]:       768       768       739       739       732       732       660       660       672       672       671       671       736       736       746       746 
dram[4]:       768       768       739       739       722       722       672       672       672       672       671       671       735       735       748       748 
dram[5]:       755       755       749       749       722       722       672       672       672       672       671       672       735       735       748       748 
dram[6]:       756       755       749       749       719       719       672       672       672       672       671       671       723       723       761       761 
dram[7]:       755       755       750       750       719       719       672       672       664       664       684       684       722       722       761       761 
dram[8]:       756       755       750       750       713       713       672       672       664       664       684       684       722       722       761       761 
dram[9]:       768       768       750       750       713       713       672       672       664       664       684       684       722       722       749       749 
dram[10]:       768       768       750       750       714       714       672       672       664       664       675       675       735       735       749       749 
total reads: 125932
bank skew: 768/659 = 1.17
chip skew: 11454/11443 = 1.00
number of total write accesses:
dram[0]:       372       372       368       368       338       338       308       308       320       320       316       316       352       352       374       374 
dram[1]:       372       372       356       356       350       350       308       308       320       320       316       316       352       352       374       374 
dram[2]:       384       384       356       356       350       350       308       308       320       320       316       316       352       352       364       364 
dram[3]:       384       384       356       356       350       350       308       308       320       320       314       314       352       352       364       364 
dram[4]:       384       384       356       356       340       340       320       320       320       320       314       314       352       352       364       364 
dram[5]:       372       372       366       366       340       340       320       320       320       320       314       314       352       352       364       364 
dram[6]:       372       372       366       366       340       340       320       320       320       320       314       314       340       340       376       376 
dram[7]:       372       372       366       366       340       340       320       320       312       312       326       326       340       340       376       376 
dram[8]:       372       372       366       366       336       336       320       320       312       312       326       326       340       340       376       376 
dram[9]:       384       384       366       366       336       336       320       320       312       312       326       326       340       340       364       364 
dram[10]:       384       384       366       366       336       336       320       320       312       312       318       318       352       352       364       364 
total reads: 60480
bank skew: 384/308 = 1.25
chip skew: 5504/5496 = 1.00
average mf latency per bank:
dram[0]:        607       476       630       477       690       508       592       491       620       467       799       563       762       556       634       512
dram[1]:        587       466       631       478       694       506       591       486       623       471       795       566       753       547       627       508
dram[2]:        599       474       627       478       688       505       593       492       619       467       790       562       757       552       629       501
dram[3]:        593       472       636       482       697       510       586       486       618       469       804       579       753       548       621       503
dram[4]:        597       469       636       482       682       503       594       488       620       465       804       581       758       549       626       499
dram[5]:        584       471       636       482       690       509       589       491       617       465       806       579       756       546       618       499
dram[6]:        581       463       636       483       683       502       591       490       621       466       802       579       750       559       630       500
dram[7]:        586       471       627       476       684       509       589       486       609       451       799       568       747       558       621       504
dram[8]:        579       462       650       487       696       510       599       484       608       456       795       568       753       558       629       502
dram[9]:        597       472       646       480       690       511       589       483       610       450       796       567       757       556       620       502
dram[10]:        594       468       647       488       692       506       596       486       612       457       820       573       751       553       625       508
maximum mf latency per bank:
dram[0]:      11357     11071     10898     10728     10527     10192      9611      9523      9784      9442     12391     11982     12459     12069     11706     11388
dram[1]:      11359     10741     11096     10859     10363     10101      9818      9490      9978      9657     12370     11880     12502     12026     11745     11446
dram[2]:      11270     10946     10744     10533     10665     10301      9641      9456      9700      9469     12409     11999     12474     12074     11639     11346
dram[3]:      11916     11351     11179     10947     10236     10123      9840      9429     10061      9724     12354     11883     12387     11909     11657     11360
dram[4]:      11328     11216     10802     10317     10672     10184      9732      9435      9823      9386     12365     11953     12576     12107     11547     11249
dram[5]:      11698     11378     11251     10994     10191      9851      9623      9396     10030      9635     12372     11971     12540     11949     11533     11359
dram[6]:      10939     10646     11186     10838     10538     10078      9580      9364      9717      9295     12457     12047     12327     11837     11636     11229
dram[7]:      11689     11219     11209     11003      9999      9710      9640      9384      9584      9456     12446     12028     12091     11620     11708     11310
dram[8]:      11074     10497     10984     10759     10702     10241      9661      9329      9400      8914     12496     12103     12215     11831     11540     11213
dram[9]:      11178     10787     10937     10568     10599     10236      9752      9396      9764      9346     12429     11956     12090     11605     11662     11458
dram[10]:      11196     10921     11179     10845     10574     10242      9946      9626      9395      8925     12435     11953     12503     11873     11812     11321
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=360709 n_nop=288481 n_act=2242 n_pre=2226 n_req=16940 n_rd=45776 n_write=21984 bw_util=0.3757
n_activity=230413 dram_eff=0.5882
bk0: 3028a 327185i bk1: 3024a 328534i bk2: 3008a 327584i bk3: 3008a 328509i bk4: 2872a 330042i bk5: 2872a 331638i bk6: 2640a 331811i bk7: 2640a 331726i bk8: 2688a 331802i bk9: 2688a 332048i bk10: 2684a 332574i bk11: 2684a 332652i bk12: 2940a 328689i bk13: 2936a 328415i bk14: 3032a 328037i bk15: 3032a 327280i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.22565
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents
MSHR: tag=0xc01ef080, atomic=0 1 entries : 0x7fe0db637570 :  mf: uid=2572020, sid01:w08, part=1, addr=0xc01ef080, load , size=128, unknown  status = IN_PARTITION_DRAM (1082860), 

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=360709 n_nop=288443 n_act=2256 n_pre=2240 n_req=16943 n_rd=45786 n_write=21984 bw_util=0.3758
n_activity=229118 dram_eff=0.5916
bk0: 3020a 327709i bk1: 3020a 327795i bk2: 2960a 326986i bk3: 2960a 328710i bk4: 2928a 328183i bk5: 2926a 328872i bk6: 2640a 331430i bk7: 2640a 331412i bk8: 2684a 331392i bk9: 2684a 331548i bk10: 2688a 331355i bk11: 2688a 331932i bk12: 2944a 328142i bk13: 2944a 328529i bk14: 3032a 327141i bk15: 3028a 326750i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.20139
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=360709 n_nop=288425 n_act=2250 n_pre=2234 n_req=16950 n_rd=45800 n_write=22000 bw_util=0.3759
n_activity=229334 dram_eff=0.5913
bk0: 3072a 326725i bk1: 3072a 328203i bk2: 2960a 328255i bk3: 2960a 328892i bk4: 2928a 328953i bk5: 2928a 329901i bk6: 2636a 331437i bk7: 2636a 332064i bk8: 2688a 331653i bk9: 2688a 331951i bk10: 2688a 332402i bk11: 2688a 333043i bk12: 2944a 328211i bk13: 2944a 328448i bk14: 2984a 327838i bk15: 2984a 327948i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.22958
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=360709 n_nop=288455 n_act=2247 n_pre=2231 n_req=16944 n_rd=45792 n_write=21984 bw_util=0.3758
n_activity=228116 dram_eff=0.5942
bk0: 3072a 327220i bk1: 3072a 326692i bk2: 2956a 327446i bk3: 2956a 329103i bk4: 2928a 328717i bk5: 2928a 329115i bk6: 2640a 331671i bk7: 2640a 331697i bk8: 2688a 331435i bk9: 2688a 331367i bk10: 2684a 331672i bk11: 2684a 331220i bk12: 2944a 328624i bk13: 2944a 327971i bk14: 2984a 328309i bk15: 2984a 327990i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.17411
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=360709 n_nop=288403 n_act=2253 n_pre=2237 n_req=16954 n_rd=45816 n_write=22000 bw_util=0.376
n_activity=229534 dram_eff=0.5909
bk0: 3072a 326541i bk1: 3072a 327732i bk2: 2956a 327413i bk3: 2956a 328716i bk4: 2888a 329704i bk5: 2888a 329915i bk6: 2688a 330940i bk7: 2688a 331357i bk8: 2688a 332420i bk9: 2688a 331763i bk10: 2684a 332473i bk11: 2684a 331978i bk12: 2940a 327797i bk13: 2940a 328660i bk14: 2992a 327716i bk15: 2992a 328541i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.25776
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=360709 n_nop=288395 n_act=2275 n_pre=2259 n_req=16945 n_rd=45796 n_write=21984 bw_util=0.3758
n_activity=228680 dram_eff=0.5928
bk0: 3020a 327689i bk1: 3020a 327804i bk2: 2996a 328028i bk3: 2996a 328791i bk4: 2888a 329890i bk5: 2888a 329399i bk6: 2688a 331003i bk7: 2688a 330756i bk8: 2688a 331110i bk9: 2688a 331240i bk10: 2684a 332251i bk11: 2688a 330734i bk12: 2940a 328713i bk13: 2940a 328817i bk14: 2992a 327950i bk15: 2992a 328608i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.20181
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=360709 n_nop=288479 n_act=2241 n_pre=2225 n_req=16941 n_rd=45780 n_write=21984 bw_util=0.3757
n_activity=228992 dram_eff=0.5918
bk0: 3024a 328172i bk1: 3020a 329122i bk2: 2996a 326767i bk3: 2996a 328849i bk4: 2876a 329996i bk5: 2876a 330192i bk6: 2688a 330909i bk7: 2688a 330652i bk8: 2688a 331054i bk9: 2688a 330977i bk10: 2684a 332373i bk11: 2684a 331179i bk12: 2892a 328932i bk13: 2892a 328459i bk14: 3044a 326714i bk15: 3044a 326915i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.2346
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=360709 n_nop=288457 n_act=2218 n_pre=2202 n_req=16958 n_rd=45816 n_write=22016 bw_util=0.3761
n_activity=229091 dram_eff=0.5922
bk0: 3020a 327698i bk1: 3020a 328539i bk2: 3000a 327818i bk3: 3000a 329478i bk4: 2876a 330313i bk5: 2876a 329512i bk6: 2688a 330988i bk7: 2688a 331050i bk8: 2656a 331577i bk9: 2656a 332230i bk10: 2736a 330997i bk11: 2736a 330075i bk12: 2888a 329486i bk13: 2888a 328744i bk14: 3044a 327154i bk15: 3044a 326686i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.1787
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=360709 n_nop=288487 n_act=2241 n_pre=2225 n_req=16939 n_rd=45772 n_write=21984 bw_util=0.3757
n_activity=229470 dram_eff=0.5905
bk0: 3024a 327973i bk1: 3020a 329235i bk2: 3000a 327544i bk3: 3000a 328396i bk4: 2852a 330008i bk5: 2852a 330706i bk6: 2688a 331537i bk7: 2688a 331416i bk8: 2656a 331901i bk9: 2656a 332287i bk10: 2736a 331830i bk11: 2736a 331251i bk12: 2888a 329125i bk13: 2888a 328146i bk14: 3044a 327123i bk15: 3044a 327333i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.22179
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=360709 n_nop=288413 n_act=2276 n_pre=2260 n_req=16940 n_rd=45776 n_write=21984 bw_util=0.3757
n_activity=229423 dram_eff=0.5907
bk0: 3072a 326227i bk1: 3072a 327431i bk2: 3000a 327616i bk3: 3000a 328436i bk4: 2852a 330696i bk5: 2852a 330764i bk6: 2688a 330859i bk7: 2688a 331015i bk8: 2656a 331236i bk9: 2656a 332448i bk10: 2736a 331298i bk11: 2736a 331575i bk12: 2888a 329820i bk13: 2888a 328661i bk14: 2996a 327629i bk15: 2996a 327164i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.18768
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=360709 n_nop=288407 n_act=2243 n_pre=2227 n_req=16958 n_rd=45816 n_write=22016 bw_util=0.3761
n_activity=229737 dram_eff=0.5905
bk0: 3072a 327190i bk1: 3072a 327745i bk2: 3000a 327577i bk3: 3000a 328062i bk4: 2856a 329677i bk5: 2856a 330095i bk6: 2688a 330817i bk7: 2688a 331431i bk8: 2656a 331179i bk9: 2656a 332544i bk10: 2700a 330830i bk11: 2700a 332029i bk12: 2940a 328648i bk13: 2940a 328885i bk14: 2996a 327743i bk15: 2996a 327539i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.25858

========= L2 cache stats =========
L2_cache_bank[0]: Access = 8508, Miss = 5723, Miss_rate = 0.673, Pending_hits = 62, Reservation_fails = 0
L2_cache_bank[1]: Access = 8476, Miss = 5721, Miss_rate = 0.675, Pending_hits = 741, Reservation_fails = 1
L2_cache_bank[2]: Access = 8480, Miss = 5724, Miss_rate = 0.675, Pending_hits = 10, Reservation_fails = 4
L2_cache_bank[3]: Access = 8456, Miss = 5723, Miss_rate = 0.677, Pending_hits = 728, Reservation_fails = 0
L2_cache_bank[4]: Access = 8460, Miss = 5725, Miss_rate = 0.677, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[5]: Access = 8458, Miss = 5725, Miss_rate = 0.677, Pending_hits = 721, Reservation_fails = 4
L2_cache_bank[6]: Access = 8450, Miss = 5724, Miss_rate = 0.677, Pending_hits = 10, Reservation_fails = 0
L2_cache_bank[7]: Access = 8450, Miss = 5724, Miss_rate = 0.677, Pending_hits = 725, Reservation_fails = 0
L2_cache_bank[8]: Access = 8486, Miss = 5727, Miss_rate = 0.675, Pending_hits = 35, Reservation_fails = 1
L2_cache_bank[9]: Access = 8488, Miss = 5727, Miss_rate = 0.675, Pending_hits = 758, Reservation_fails = 0
L2_cache_bank[10]: Access = 8484, Miss = 5724, Miss_rate = 0.675, Pending_hits = 34, Reservation_fails = 0
L2_cache_bank[11]: Access = 8480, Miss = 5725, Miss_rate = 0.675, Pending_hits = 756, Reservation_fails = 0
L2_cache_bank[12]: Access = 8476, Miss = 5723, Miss_rate = 0.675, Pending_hits = 34, Reservation_fails = 2
L2_cache_bank[13]: Access = 8480, Miss = 5722, Miss_rate = 0.675, Pending_hits = 747, Reservation_fails = 0
L2_cache_bank[14]: Access = 8492, Miss = 5727, Miss_rate = 0.674, Pending_hits = 37, Reservation_fails = 0
L2_cache_bank[15]: Access = 8492, Miss = 5727, Miss_rate = 0.674, Pending_hits = 755, Reservation_fails = 0
L2_cache_bank[16]: Access = 8482, Miss = 5722, Miss_rate = 0.675, Pending_hits = 36, Reservation_fails = 0
L2_cache_bank[17]: Access = 8478, Miss = 5721, Miss_rate = 0.675, Pending_hits = 745, Reservation_fails = 0
L2_cache_bank[18]: Access = 8478, Miss = 5722, Miss_rate = 0.675, Pending_hits = 22, Reservation_fails = 0
L2_cache_bank[19]: Access = 8482, Miss = 5722, Miss_rate = 0.675, Pending_hits = 727, Reservation_fails = 0
L2_cache_bank[20]: Access = 8492, Miss = 5727, Miss_rate = 0.674, Pending_hits = 18, Reservation_fails = 2
L2_cache_bank[21]: Access = 8492, Miss = 5727, Miss_rate = 0.674, Pending_hits = 741, Reservation_fails = 0
L2_total_cache_accesses = 186520
L2_total_cache_misses = 125932
L2_total_cache_miss_rate = 0.6752
L2_total_cache_pending_hits = 8451
L2_total_cache_reservation_fails = 14
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 52044
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 8058
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 65434
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 60480
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 14
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 93
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 366
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 125536
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 60480
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.034
L2_cache_fill_port_util = 0.118

icnt_total_pkts_mem_to_simt=599904
icnt_total_pkts_simt_to_mem=428440
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.56526
	minimum = 6
	maximum = 41
Network latency average = 8.4131
	minimum = 6
	maximum = 38
Slowest packet = 282822
Flit latency average = 6.82807
	minimum = 6
	maximum = 38
Slowest flit = 796236
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0222923
	minimum = 0.0176406 (at node 5)
	maximum = 0.0264609 (at node 0)
Accepted packet rate average = 0.0222923
	minimum = 0.0176406 (at node 5)
	maximum = 0.0264609 (at node 0)
Injected flit rate average = 0.061441
	minimum = 0.04065 (at node 5)
	maximum = 0.0814438 (at node 42)
Accepted flit rate average= 0.061441
	minimum = 0.0565649 (at node 5)
	maximum = 0.0848473 (at node 0)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 11.5865 (4 samples)
	minimum = 6 (4 samples)
	maximum = 485 (4 samples)
Network latency average = 10.3579 (4 samples)
	minimum = 6 (4 samples)
	maximum = 379 (4 samples)
Flit latency average = 9.35256 (4 samples)
	minimum = 6 (4 samples)
	maximum = 376.75 (4 samples)
Fragmentation average = 0.13193 (4 samples)
	minimum = 0 (4 samples)
	maximum = 321.25 (4 samples)
Injected packet rate average = 0.0201573 (4 samples)
	minimum = 0.0159548 (4 samples)
	maximum = 0.023916 (4 samples)
Accepted packet rate average = 0.0201573 (4 samples)
	minimum = 0.0159548 (4 samples)
	maximum = 0.023916 (4 samples)
Injected flit rate average = 0.0555634 (4 samples)
	minimum = 0.0367231 (4 samples)
	maximum = 0.0738943 (4 samples)
Accepted flit rate average = 0.0555634 (4 samples)
	minimum = 0.0512137 (4 samples)
	maximum = 0.0767415 (4 samples)
Injected packet size average = 2.75649 (4 samples)
Accepted packet size average = 2.75649 (4 samples)
Hops average = 1 (4 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 11 min, 28 sec (688 sec)
gpgpu_simulation_rate = 167726 (inst/sec)
gpgpu_simulation_rate = 1573 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 5: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 5 
gpu_sim_cycle = 41552
gpu_sim_insn = 28848876
gpu_ipc =     694.2837
gpu_tot_sim_cycle = 1346563
gpu_tot_sim_insn = 144244380
gpu_tot_ipc =     107.1204
gpu_tot_issued_cta = 320
max_total_param_size = 0
gpu_stall_dramfull = 63666
gpu_stall_icnt2sh    = 5334
partiton_reqs_in_parallel = 914144
partiton_reqs_in_parallel_total    = 4210076
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       3.8054
partiton_reqs_in_parallel_util = 914144
partiton_reqs_in_parallel_util_total    = 4210076
gpu_sim_cycle_parition_util = 41552
gpu_tot_sim_cycle_parition_util    = 193318
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.8173
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 186520
L2_BW  =     106.0800 GB/Sec
L2_BW_total  =      16.4025 GB/Sec
gpu_total_sim_rate=176122

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2896140
	L1I_total_cache_misses = 3568
	L1I_total_cache_miss_rate = 0.0012
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 8960
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.1821
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 7328
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2892572
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3568
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 8960
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 2896140
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
24136, 23194, 23236, 24092, 24138, 23214, 23237, 24056, 4833, 4641, 4654, 4820, 
gpgpu_n_tot_thrd_icount = 166597120
gpgpu_n_tot_w_icount = 5206160
gpgpu_n_stall_shd_mem = 132678
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 156920
gpgpu_n_mem_write_global = 75600
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 3831040
gpgpu_n_store_insn = 2381400
gpgpu_n_shmem_insn = 15776440
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 286720
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 16596
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 114638
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:154950	W0_Idle:206230	W0_Scoreboard:7817358	W1:302400	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:2040900	W32:2862860
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1255360 {8:156920,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 10281600 {136:75600,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 17712320 {40:37800,136:119120,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 604800 {8:75600,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 1746 
maxdqlatency = 0 
maxmflatency = 12576 
averagemflatency = 515 
max_icnt2mem_latency = 11626 
max_icnt2sh_latency = 1346562 
mrq_lat_table:105046 	16224 	10425 	22454 	27412 	21590 	10777 	7539 	8020 	3481 	68 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	121942 	96352 	2332 	2414 	2885 	3725 	2898 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	8 	147914 	5084 	480 	147 	66845 	213 	576 	1316 	2378 	2522 	3488 	2053 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	131013 	25474 	461 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	7084 	11629 	29006 	27881 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	245 	163 	5 	11 	6 	7 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:     12320     12386     13222     13102     13189     13282     11480     11902     12744     13235     12216     12126     11552     11961     12361     12752 
dram[1]:     12329     12238     13207     13104     13222     13223     11320     11987     12744     13234     12145     12048     11736     12172     12299     12647 
dram[2]:     12322     12755     13210     12862     13152     13248     11411     12026     12744     13224     12143     12020     11647     11907     12390     12756 
dram[3]:     12384     12629     13224     12937     13154     13147     11292     11892     12745     13222     12142     12380     11597     11992     12302     12687 
dram[4]:     12353     12654     13141     12728     13168     13178     11373     11999     12746     13226     12230     12553     11601     11939     12434     12738 
dram[5]:     12343     12599     13205     13151     13193     13144     11261     11908     12745     13231     12225     12479     11524     12031     12315     12713 
dram[6]:     12483     12729     13083     12941     13213     13238     11161     11967     12744     13229     12219     12589     11713     11620     12364     12652 
dram[7]:     12414     12646     13281     13262     13202     13083     11294     11820     12749     13236     12315     12206     11629     11544     12371     12764 
dram[8]:     12474     12822     13058     13095     13202     13322     11317     11918     12748     13230     12154     12181     11642     11607     12297     12614 
dram[9]:     12338     12653     13078     13135     13177     13270     11422     11877     12744     13238     12040     11964     11563     11511     12413     12672 
dram[10]:     12447     12821     13095     13122     13289     13408     11110     12030     12744     13233     12239     12259     11716     12212     12337     12447 
average row accesses per activate:
dram[0]:  8.603659  8.294118  8.866242  8.436363  7.462857  7.963415  8.342465  8.700000  8.718309  8.537931  7.929032  7.493902  8.540373  8.751593  7.888889  8.160919 
dram[1]:  8.144508  8.239766  8.059172  8.355828  7.474860  7.602273  9.227273  8.955882  8.590278  7.878981  7.506098  7.598765  8.877419  9.052631  7.802198  7.754098 
dram[2]:  8.571428  8.888889  8.675159  8.355828  7.474860  7.351648  8.335616  8.570422  8.842857  8.537931  7.840765  7.693750  8.654088  8.708860  8.046243  7.864407 
dram[3]:  8.421053  8.323699  8.895425  8.668790  7.645714  7.433333  8.826087  8.955882  8.253333  7.786163  7.397590  7.487805  8.993464  8.493827  7.776536  7.524324 
dram[4]:  8.089888  8.571428  8.668790  7.867052  8.061350  7.915663  8.788733  8.914286  8.718309  7.987097  8.078947  7.871795  8.540373  8.184524  8.011495  7.920455 
dram[5]:  8.144508  8.437126  9.052288  8.935484  7.508572  7.382022  9.176471  8.914286  7.737500  7.689441  7.580247  7.681250  9.105960  8.283133  7.260417  7.185567 
dram[6]:  8.294118  8.697531  8.602485  8.195267  7.897590  7.993902  9.454545  9.454545  7.935897  7.786163  7.772152  7.871795  7.958580  8.201220  8.050847  8.096591 
dram[7]:  8.539394  8.751553  9.428572  8.941936  8.142858  7.534483  9.600000  9.313433  7.909091  7.660378  7.723927  7.494048  8.560510  8.195122  7.500000  7.579787 
dram[8]:  7.663043  8.191860  8.941936  8.716981  7.508670  8.326923 10.064516  9.600000  7.909091  7.858065  7.771605  7.584337  8.347826  8.615385  7.744565  8.584337 
dram[9]:  8.000000  8.674699  9.428572  8.716981  8.068323  8.018518  9.600000  9.313433  7.902597  7.751592  7.538922  7.405882  8.047904  8.195122  7.500000  7.837079 
dram[10]:  8.674699  8.470589  8.941936  8.400000  7.428571  7.558139  9.904762  9.176471  7.801282  7.466258  7.641975  7.548780  8.986928  9.046053  7.750000  8.205882 
average row locality = 233036/28365 = 8.215618
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       946       945       936       936       891       891       833       833       838       838       833       833       927       926       950       950 
dram[1]:       944       944       921       921       908       908       833       833       837       837       835       835       928       928       950       949 
dram[2]:       960       960       921       921       908       908       832       832       838       838       835       835       928       928       935       935 
dram[3]:       960       960       920       920       908       908       833       833       838       838       834       834       928       928       935       935 
dram[4]:       960       960       920       920       896       896       848       848       838       838       834       834       927       927       937       937 
dram[5]:       944       944       932       932       896       896       848       848       838       838       834       835       927       927       937       937 
dram[6]:       945       944       932       932       893       893       848       848       838       838       834       834       912       912       953       953 
dram[7]:       944       944       933       933       893       893       848       848       828       828       850       850       911       911       953       953 
dram[8]:       945       944       933       933       886       886       848       848       828       828       850       850       911       911       953       953 
dram[9]:       960       960       933       933       886       886       848       848       827       827       850       850       911       911       938       938 
dram[10]:       960       960       933       933       887       887       848       848       827       827       839       839       927       927       938       938 
total reads: 157436
bank skew: 960/827 = 1.16
chip skew: 14320/14306 = 1.00
number of total write accesses:
dram[0]:       465       465       456       456       415       415       385       385       400       400       396       396       448       448       470       470 
dram[1]:       465       465       441       441       430       430       385       385       400       400       396       396       448       448       470       470 
dram[2]:       480       480       441       441       430       430       385       385       400       400       396       396       448       448       457       457 
dram[3]:       480       480       441       441       430       430       385       385       400       400       394       394       448       448       457       457 
dram[4]:       480       480       441       441       418       418       400       400       400       400       394       394       448       448       457       457 
dram[5]:       465       465       453       453       418       418       400       400       400       400       394       394       448       448       457       457 
dram[6]:       465       465       453       453       418       418       400       400       400       400       394       394       433       433       472       472 
dram[7]:       465       465       453       453       418       418       400       400       390       390       409       409       433       433       472       472 
dram[8]:       465       465       453       453       413       413       400       400       390       390       409       409       433       433       472       472 
dram[9]:       480       480       453       453       413       413       400       400       390       390       409       409       433       433       457       457 
dram[10]:       480       480       453       453       413       413       400       400       390       390       399       399       448       448       457       457 
total reads: 75600
bank skew: 480/385 = 1.25
chip skew: 6880/6870 = 1.00
average mf latency per bank:
dram[0]:        536       425       557       428       608       455       524       436       547       419       692       496       655       485       557       452
dram[1]:        520       417       558       428       612       453       523       432       549       422       688       497       649       478       551       450
dram[2]:        530       423       555       429       606       453       524       437       546       418       684       495       651       481       553       444
dram[3]:        524       421       562       432       614       457       519       432       546       420       695       507       649       479       546       446
dram[4]:        528       420       562       432       601       450       525       434       547       417       694       510       651       479       550       442
dram[5]:        518       421       562       433       609       456       520       436       545       417       697       508       651       477       545       443
dram[6]:        515       415       562       433       603       450       522       435       549       418       693       507       647       487       554       443
dram[7]:        519       421       555       427       604       455       521       432       538       405       691       499       644       487       546       446
dram[8]:        514       413       573       436       613       456       529       430       538       410       687       499       648       487       552       445
dram[9]:        528       422       570       431       608       458       521       430       540       404       688       498       652       484       546       444
dram[10]:        526       419       571       437       610       453       527       432       541       410       707       503       647       482       550       450
maximum mf latency per bank:
dram[0]:      11357     11071     10898     10728     10527     10192      9611      9523      9784      9442     12391     11982     12459     12069     11706     11388
dram[1]:      11359     10741     11096     10859     10363     10101      9818      9490      9978      9657     12370     11880     12502     12026     11745     11446
dram[2]:      11270     10946     10744     10533     10665     10301      9641      9456      9700      9469     12409     11999     12474     12074     11639     11346
dram[3]:      11916     11351     11179     10947     10236     10123      9840      9429     10061      9724     12354     11883     12387     11909     11657     11360
dram[4]:      11328     11216     10802     10317     10672     10184      9732      9435      9823      9386     12365     11953     12576     12107     11547     11249
dram[5]:      11698     11378     11251     10994     10191      9851      9623      9396     10030      9635     12372     11971     12540     11949     11533     11359
dram[6]:      10939     10646     11186     10838     10538     10078      9580      9364      9717      9295     12457     12047     12327     11837     11636     11229
dram[7]:      11689     11219     11209     11003      9999      9710      9640      9384      9584      9456     12446     12028     12091     11620     11708     11310
dram[8]:      11074     10497     10984     10759     10702     10241      9661      9329      9400      8914     12496     12103     12215     11831     11540     11213
dram[9]:      11178     10787     10937     10568     10599     10236      9752      9396      9764      9346     12429     11956     12090     11605     11662     11458
dram[10]:      11196     10921     11179     10845     10574     10242      9946      9626      9395      8925     12435     11953     12503     11873     11812     11321
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=437864 n_nop=348056 n_act=2560 n_pre=2544 n_req=21176 n_rd=57224 n_write=27480 bw_util=0.3869
n_activity=287364 dram_eff=0.5895
bk0: 3784a 397713i bk1: 3780a 398980i bk2: 3744a 398215i bk3: 3744a 399427i bk4: 3564a 401665i bk5: 3564a 402762i bk6: 3332a 402772i bk7: 3332a 402626i bk8: 3352a 403208i bk9: 3352a 402912i bk10: 3332a 403272i bk11: 3332a 403881i bk12: 3708a 398983i bk13: 3704a 398598i bk14: 3800a 397666i bk15: 3800a 397804i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.68089
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents
MSHR: tag=0xc03ee880, atomic=0 1 entries : 0x7fe0dbc91f90 :  mf: uid=3214663, sid07:w08, part=1, addr=0xc03ee880, load , size=128, unknown  status = IN_PARTITION_DRAM (1346561), 

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=437864 n_nop=347960 n_act=2598 n_pre=2582 n_req=21181 n_rd=57244 n_write=27480 bw_util=0.387
n_activity=286018 dram_eff=0.5924
bk0: 3776a 398132i bk1: 3776a 398522i bk2: 3684a 397525i bk3: 3684a 400074i bk4: 3632a 399031i bk5: 3632a 400373i bk6: 3332a 402334i bk7: 3332a 402688i bk8: 3348a 402870i bk9: 3348a 403084i bk10: 3340a 402488i bk11: 3340a 403401i bk12: 3712a 397806i bk13: 3712a 399175i bk14: 3800a 396444i bk15: 3796a 397103i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.66724
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=437864 n_nop=347992 n_act=2568 n_pre=2552 n_req=21188 n_rd=57256 n_write=27496 bw_util=0.3871
n_activity=286831 dram_eff=0.591
bk0: 3840a 397006i bk1: 3840a 398821i bk2: 3684a 399176i bk3: 3684a 399767i bk4: 3632a 399700i bk5: 3632a 400894i bk6: 3328a 402519i bk7: 3328a 403457i bk8: 3352a 402792i bk9: 3352a 403387i bk10: 3340a 403356i bk11: 3340a 404341i bk12: 3712a 398447i bk13: 3712a 399060i bk14: 3740a 398222i bk15: 3740a 398413i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.6878
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents
MSHR: tag=0xc03eea80, atomic=0 1 entries : 0x7fe0dbe58010 :  mf: uid=3214661, sid07:w09, part=3, addr=0xc03eea80, load , size=128, unknown  status = IN_PARTITION_L2_FILL_QUEUE (1346562), 

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=437864 n_nop=347950 n_act=2601 n_pre=2585 n_req=21182 n_rd=57248 n_write=27480 bw_util=0.387
n_activity=285000 dram_eff=0.5946
bk0: 3840a 397582i bk1: 3840a 397065i bk2: 3680a 398509i bk3: 3680a 399799i bk4: 3632a 399997i bk5: 3632a 400125i bk6: 3332a 402348i bk7: 3332a 402859i bk8: 3352a 402724i bk9: 3352a 402352i bk10: 3336a 403063i bk11: 3336a 402925i bk12: 3712a 398448i bk13: 3712a 398169i bk14: 3740a 398247i bk15: 3740a 398415i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.6232
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=437864 n_nop=347954 n_act=2571 n_pre=2555 n_req=21196 n_rd=57280 n_write=27504 bw_util=0.3873
n_activity=287083 dram_eff=0.5907
bk0: 3840a 396886i bk1: 3840a 398748i bk2: 3680a 398551i bk3: 3680a 399919i bk4: 3584a 400855i bk5: 3584a 401280i bk6: 3392a 401896i bk7: 3392a 402491i bk8: 3352a 403570i bk9: 3352a 403015i bk10: 3336a 403830i bk11: 3336a 403852i bk12: 3708a 398319i bk13: 3708a 399119i bk14: 3748a 397790i bk15: 3748a 398943i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.69472
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents
MSHR: tag=0xc03eec80, atomic=0 1 entries : 0x7fe0da09e550 :  mf: uid=3214664, sid07:w10, part=5, addr=0xc03eec80, load , size=128, unknown  status = IN_PARTITION_DRAM (1346562), 

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=437864 n_nop=347903 n_act=2623 n_pre=2607 n_req=21183 n_rd=57251 n_write=27480 bw_util=0.387
n_activity=286123 dram_eff=0.5923
bk0: 3776a 398271i bk1: 3776a 398171i bk2: 3728a 399028i bk3: 3727a 399663i bk4: 3584a 401100i bk5: 3584a 400688i bk6: 3392a 402456i bk7: 3392a 402297i bk8: 3352a 402214i bk9: 3352a 402304i bk10: 3336a 403163i bk11: 3340a 401965i bk12: 3708a 398980i bk13: 3708a 399334i bk14: 3748a 397992i bk15: 3748a 399249i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.65309
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=437864 n_nop=348022 n_act=2571 n_pre=2555 n_req=21179 n_rd=57236 n_write=27480 bw_util=0.387
n_activity=286213 dram_eff=0.592
bk0: 3780a 398289i bk1: 3776a 400009i bk2: 3728a 397659i bk3: 3728a 399626i bk4: 3572a 400913i bk5: 3572a 401611i bk6: 3392a 402384i bk7: 3392a 401791i bk8: 3352a 401747i bk9: 3352a 402287i bk10: 3336a 403446i bk11: 3336a 402729i bk12: 3648a 399033i bk13: 3648a 399081i bk14: 3812a 396503i bk15: 3812a 397555i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.68053
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents
MSHR: tag=0xc03eee80, atomic=0 1 entries : 0x7fe0ef6b9d20 :  mf: uid=3214662, sid07:w11, part=7, addr=0xc03eee80, load , size=128, unknown  status = IN_PARTITION_DRAM (1346558), 

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=437864 n_nop=347940 n_act=2570 n_pre=2554 n_req=21200 n_rd=57280 n_write=27520 bw_util=0.3873
n_activity=286552 dram_eff=0.5919
bk0: 3776a 397996i bk1: 3776a 399551i bk2: 3732a 398261i bk3: 3732a 400628i bk4: 3572a 401406i bk5: 3572a 400798i bk6: 3392a 402063i bk7: 3392a 402632i bk8: 3312a 402933i bk9: 3312a 403152i bk10: 3400a 401941i bk11: 3400a 401537i bk12: 3644a 399615i bk13: 3644a 398817i bk14: 3812a 397343i bk15: 3812a 396924i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.63874
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=437864 n_nop=348058 n_act=2557 n_pre=2541 n_req=21177 n_rd=57228 n_write=27480 bw_util=0.3869
n_activity=286697 dram_eff=0.5909
bk0: 3780a 398537i bk1: 3776a 400075i bk2: 3732a 398489i bk3: 3732a 399268i bk4: 3544a 401322i bk5: 3544a 402323i bk6: 3392a 402577i bk7: 3392a 402378i bk8: 3312a 403214i bk9: 3312a 403617i bk10: 3400a 402818i bk11: 3400a 402172i bk12: 3644a 399301i bk13: 3644a 398910i bk14: 3812a 397153i bk15: 3812a 397733i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.68338
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=437864 n_nop=348012 n_act=2582 n_pre=2566 n_req=21176 n_rd=57224 n_write=27480 bw_util=0.3869
n_activity=286347 dram_eff=0.5916
bk0: 3840a 396515i bk1: 3840a 397816i bk2: 3732a 398768i bk3: 3732a 399583i bk4: 3544a 402046i bk5: 3544a 401998i bk6: 3392a 401799i bk7: 3392a 402317i bk8: 3308a 402609i bk9: 3308a 403592i bk10: 3400a 401726i bk11: 3400a 403186i bk12: 3644a 400301i bk13: 3644a 399478i bk14: 3752a 397708i bk15: 3752a 398137i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.64113
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=437864 n_nop=347958 n_act=2565 n_pre=2549 n_req=21198 n_rd=57272 n_write=27520 bw_util=0.3873
n_activity=286946 dram_eff=0.591
bk0: 3840a 397283i bk1: 3840a 398693i bk2: 3732a 398498i bk3: 3732a 399145i bk4: 3548a 400757i bk5: 3548a 401713i bk6: 3392a 401642i bk7: 3392a 402428i bk8: 3308a 402377i bk9: 3308a 404135i bk10: 3356a 402147i bk11: 3356a 403692i bk12: 3708a 398981i bk13: 3708a 399471i bk14: 3752a 397779i bk15: 3752a 398045i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.70808

========= L2 cache stats =========
L2_cache_bank[0]: Access = 10621, Miss = 7154, Miss_rate = 0.674, Pending_hits = 113, Reservation_fails = 0
L2_cache_bank[1]: Access = 10588, Miss = 7152, Miss_rate = 0.675, Pending_hits = 930, Reservation_fails = 1
L2_cache_bank[2]: Access = 10593, Miss = 7156, Miss_rate = 0.676, Pending_hits = 58, Reservation_fails = 4
L2_cache_bank[3]: Access = 10570, Miss = 7155, Miss_rate = 0.677, Pending_hits = 921, Reservation_fails = 0
L2_cache_bank[4]: Access = 10575, Miss = 7157, Miss_rate = 0.677, Pending_hits = 59, Reservation_fails = 0
L2_cache_bank[5]: Access = 10573, Miss = 7157, Miss_rate = 0.677, Pending_hits = 905, Reservation_fails = 4
L2_cache_bank[6]: Access = 10563, Miss = 7156, Miss_rate = 0.677, Pending_hits = 63, Reservation_fails = 0
L2_cache_bank[7]: Access = 10562, Miss = 7156, Miss_rate = 0.678, Pending_hits = 919, Reservation_fails = 0
L2_cache_bank[8]: Access = 10600, Miss = 7160, Miss_rate = 0.675, Pending_hits = 84, Reservation_fails = 1
L2_cache_bank[9]: Access = 10603, Miss = 7160, Miss_rate = 0.675, Pending_hits = 943, Reservation_fails = 0
L2_cache_bank[10]: Access = 10598, Miss = 7156, Miss_rate = 0.675, Pending_hits = 85, Reservation_fails = 0
L2_cache_bank[11]: Access = 10593, Miss = 7157, Miss_rate = 0.676, Pending_hits = 942, Reservation_fails = 0
L2_cache_bank[12]: Access = 10588, Miss = 7155, Miss_rate = 0.676, Pending_hits = 90, Reservation_fails = 2
L2_cache_bank[13]: Access = 10593, Miss = 7154, Miss_rate = 0.675, Pending_hits = 945, Reservation_fails = 0
L2_cache_bank[14]: Access = 10608, Miss = 7160, Miss_rate = 0.675, Pending_hits = 83, Reservation_fails = 0
L2_cache_bank[15]: Access = 10608, Miss = 7160, Miss_rate = 0.675, Pending_hits = 942, Reservation_fails = 0
L2_cache_bank[16]: Access = 10596, Miss = 7154, Miss_rate = 0.675, Pending_hits = 87, Reservation_fails = 0
L2_cache_bank[17]: Access = 10591, Miss = 7153, Miss_rate = 0.675, Pending_hits = 934, Reservation_fails = 0
L2_cache_bank[18]: Access = 10590, Miss = 7153, Miss_rate = 0.675, Pending_hits = 73, Reservation_fails = 0
L2_cache_bank[19]: Access = 10595, Miss = 7153, Miss_rate = 0.675, Pending_hits = 911, Reservation_fails = 0
L2_cache_bank[20]: Access = 10608, Miss = 7159, Miss_rate = 0.675, Pending_hits = 65, Reservation_fails = 2
L2_cache_bank[21]: Access = 10608, Miss = 7159, Miss_rate = 0.675, Pending_hits = 926, Reservation_fails = 0
L2_total_cache_accesses = 233024
L2_total_cache_misses = 157436
L2_total_cache_miss_rate = 0.6756
L2_total_cache_pending_hits = 11078
L2_total_cache_reservation_fails = 14
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 64417
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 10685
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 81818
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 75600
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 14
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 93
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 366
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 156920
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 75600
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.034
L2_cache_fill_port_util = 0.121

icnt_total_pkts_mem_to_simt=749264
icnt_total_pkts_simt_to_mem=535424
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.62098
	minimum = 6
	maximum = 54
Network latency average = 8.42989
	minimum = 6
	maximum = 54
Slowest packet = 374984
Flit latency average = 6.86213
	minimum = 6
	maximum = 50
Slowest flit = 1033912
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0223841
	minimum = 0.0177132 (at node 0)
	maximum = 0.0265698 (at node 7)
Accepted packet rate average = 0.0223841
	minimum = 0.0177132 (at node 0)
	maximum = 0.0265698 (at node 7)
Injected flit rate average = 0.0616938
	minimum = 0.0408173 (at node 0)
	maximum = 0.081779 (at node 42)
Accepted flit rate average= 0.0616938
	minimum = 0.0567977 (at node 0)
	maximum = 0.0851965 (at node 7)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.9934 (5 samples)
	minimum = 6 (5 samples)
	maximum = 398.8 (5 samples)
Network latency average = 9.97227 (5 samples)
	minimum = 6 (5 samples)
	maximum = 314 (5 samples)
Flit latency average = 8.85448 (5 samples)
	minimum = 6 (5 samples)
	maximum = 311.4 (5 samples)
Fragmentation average = 0.105544 (5 samples)
	minimum = 0 (5 samples)
	maximum = 257 (5 samples)
Injected packet rate average = 0.0206027 (5 samples)
	minimum = 0.0163064 (5 samples)
	maximum = 0.0244467 (5 samples)
Accepted packet rate average = 0.0206027 (5 samples)
	minimum = 0.0163064 (5 samples)
	maximum = 0.0244467 (5 samples)
Injected flit rate average = 0.0567895 (5 samples)
	minimum = 0.0375419 (5 samples)
	maximum = 0.0754712 (5 samples)
Accepted flit rate average = 0.0567895 (5 samples)
	minimum = 0.0523305 (5 samples)
	maximum = 0.0784325 (5 samples)
Injected packet size average = 2.75642 (5 samples)
Accepted packet size average = 2.75642 (5 samples)
Hops average = 1 (5 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 13 min, 39 sec (819 sec)
gpgpu_simulation_rate = 176122 (inst/sec)
gpgpu_simulation_rate = 1644 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 13 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 6: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 6 
gpu_sim_cycle = 41639
gpu_sim_insn = 28848876
gpu_ipc =     692.8331
gpu_tot_sim_cycle = 1610352
gpu_tot_sim_insn = 173093256
gpu_tot_ipc =     107.4878
gpu_tot_issued_cta = 384
max_total_param_size = 0
gpu_stall_dramfull = 63666
gpu_stall_icnt2sh    = 6041
partiton_reqs_in_parallel = 916058
partiton_reqs_in_parallel_total    = 5124220
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       3.7509
partiton_reqs_in_parallel_util = 916058
partiton_reqs_in_parallel_util_total    = 5124220
gpu_sim_cycle_parition_util = 41639
gpu_tot_sim_cycle_parition_util    = 234870
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.8448
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 233024
L2_BW  =     105.8583 GB/Sec
L2_BW_total  =      16.4528 GB/Sec
gpu_total_sim_rate=182395

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3475368
	L1I_total_cache_misses = 3568
	L1I_total_cache_miss_rate = 0.0010
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 10752
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.1518
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 9120
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 3471800
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3568
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 10752
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 3475368
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
28963, 27833, 27883, 28912, 28965, 27852, 27884, 28872, 4833, 4641, 4654, 4820, 
gpgpu_n_tot_thrd_icount = 199916544
gpgpu_n_tot_w_icount = 6247392
gpgpu_n_stall_shd_mem = 132715
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 188304
gpgpu_n_mem_write_global = 90720
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 4597248
gpgpu_n_store_insn = 2857680
gpgpu_n_shmem_insn = 18931728
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 344064
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 16613
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 114658
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:183814	W0_Idle:222051	W0_Scoreboard:9065406	W1:362880	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:2449080	W32:3435432
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1506432 {8:188304,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 12337920 {136:90720,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 21254784 {40:45360,136:142944,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 725760 {8:90720,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 1746 
maxdqlatency = 0 
maxmflatency = 12576 
averagemflatency = 470 
max_icnt2mem_latency = 11626 
max_icnt2sh_latency = 1610351 
mrq_lat_table:128221 	18818 	12493 	28501 	34441 	25530 	12087 	7997 	8023 	3481 	68 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	147849 	116892 	2389 	2414 	2885 	3725 	2898 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	8 	184980 	6205 	481 	147 	75161 	213 	576 	1316 	2378 	2522 	3488 	2053 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	157175 	30638 	519 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	7084 	11629 	29006 	43001 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	323 	168 	5 	11 	6 	7 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:     12320     12386     13222     13102     13189     13282     11480     11902     12744     13235     12216     12126     11552     11961     12361     12752 
dram[1]:     12329     12238     13207     13104     13222     13223     11320     11987     12744     13234     12145     12048     11736     12172     12299     12647 
dram[2]:     12322     12755     13210     12862     13152     13248     11411     12026     12744     13224     12143     12020     11647     11907     12390     12756 
dram[3]:     12384     12629     13224     12937     13154     13147     11292     11892     12745     13222     12142     12380     11597     11992     12302     12687 
dram[4]:     12353     12654     13141     12728     13168     13178     11373     11999     12746     13226     12230     12553     11601     11939     12434     12738 
dram[5]:     12343     12599     13205     13151     13193     13144     11261     11908     12745     13231     12225     12479     11524     12031     12315     12713 
dram[6]:     12483     12729     13083     12941     13213     13238     11161     11967     12744     13229     12219     12589     11713     11620     12364     12652 
dram[7]:     12414     12646     13281     13262     13202     13083     11294     11820     12749     13236     12315     12206     11629     11544     12371     12764 
dram[8]:     12474     12822     13058     13095     13202     13322     11317     11918     12748     13230     12154     12181     11642     11607     12297     12614 
dram[9]:     12338     12653     13078     13135     13177     13270     11422     11877     12744     13238     12040     11964     11563     11511     12413     12672 
dram[10]:     12447     12821     13095     13122     13289     13408     11110     12030     12744     13233     12239     12259     11716     12212     12337     12447 
average row accesses per activate:
dram[0]:  6.882114  6.991735  7.148936  7.029289  6.314741  6.831897  7.117647  7.333333  7.223301  7.258537  6.495614  6.467249  6.911017  7.086957  6.632812  6.902439 
dram[1]:  6.846154  6.902041  6.549801  6.995745  6.315175  6.440476  7.188119  7.048543  6.948598  6.668161  6.364807  6.419913  7.285714  7.253334  6.530769  6.501916 
dram[2]:  7.140496  7.260504  6.765432  6.765432  6.415020  6.339844  7.043689  7.112745  7.440000  6.920930  6.447826  6.419913  6.974359  6.828452  6.744939  6.744939 
dram[3]:  7.230125  6.884462  7.174673  6.761317  6.518072  6.339844  7.117647  6.980769  6.763637  6.441558  6.184101  6.184101  6.915254  6.661224  6.482490  6.147602 
dram[4]:  6.857143  7.448276  6.761317  6.443137  6.721519  6.637500  7.018868  7.366337  7.294117  6.857143  6.748858  6.398268  6.911017  6.824268  6.725806  6.725806 
dram[5]:  6.958848  7.320346  7.242424  7.370044  6.247059  6.174418  7.670103  7.294117  6.413793  6.613333  6.343348  6.347640  7.481651  6.824268  6.318182  6.177778 
dram[6]:  6.822581  6.987603  7.059072  6.884774  6.566116  6.512295  7.440000  7.366337  6.953271  6.672646  6.511013  6.454148  6.536885  6.845494  6.634241  6.765873 
dram[7]:  7.016598  7.257511  7.310044  7.123404  6.539094  6.158915  7.366337  7.223301  6.310345  6.283262  6.530172  6.502146  6.697479  6.559671  6.660156  6.507634 
dram[8]:  6.558139  6.873984  7.123404  6.888889  6.274900  6.730769  7.831579  7.294117  6.594594  6.565022  6.558442  6.558442  6.641667  6.725739  6.765873  7.163866 
dram[9]:  6.750000  7.260504  7.506726  7.123404  6.481482  6.508265  7.515152  7.440000  6.777778  6.565022  6.644737  6.446808  6.325397  6.401607  6.570866  6.676000 
dram[10]:  7.260504  7.024390  7.123404  7.004184  6.180392  6.459016  8.086957  7.440000  6.594594  6.393013  6.622222  6.506550  6.970086  7.060606  6.519531  6.840164 
average row locality = 279660/41167 = 6.793305
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1135      1134      1128      1128      1078      1078       990       990      1008      1008      1007      1007      1103      1102      1137      1137 
dram[1]:      1133      1133      1110      1110      1098      1098       990       990      1007      1007      1009      1009      1104      1104      1137      1136 
dram[2]:      1152      1152      1110      1110      1098      1098       989       989      1008      1008      1009      1009      1104      1104      1120      1120 
dram[3]:      1152      1152      1109      1109      1098      1098       990       990      1008      1008      1007      1007      1104      1104      1120      1120 
dram[4]:      1152      1152      1109      1109      1083      1083      1008      1008      1008      1008      1007      1007      1103      1103      1122      1122 
dram[5]:      1133      1133      1124      1124      1083      1083      1008      1008      1008      1008      1007      1008      1103      1103      1122      1122 
dram[6]:      1134      1133      1124      1124      1079      1079      1008      1008      1008      1008      1007      1007      1085      1085      1141      1141 
dram[7]:      1133      1133      1125      1125      1079      1079      1008      1008       996       996      1026      1026      1084      1084      1141      1141 
dram[8]:      1134      1133      1125      1125      1071      1071      1008      1008       996       996      1026      1026      1084      1084      1141      1141 
dram[9]:      1152      1152      1125      1125      1071      1071      1008      1008       996       996      1026      1026      1084      1084      1123      1123 
dram[10]:      1152      1152      1125      1125      1072      1072      1008      1008       996       996      1013      1013      1103      1103      1123      1123 
total reads: 188940
bank skew: 1152/989 = 1.16
chip skew: 17184/17169 = 1.00
number of total write accesses:
dram[0]:       558       558       552       552       507       507       462       462       480       480       474       474       528       528       561       561 
dram[1]:       558       558       534       534       525       525       462       462       480       480       474       474       528       528       561       561 
dram[2]:       576       576       534       534       525       525       462       462       480       480       474       474       528       528       546       546 
dram[3]:       576       576       534       534       525       525       462       462       480       480       471       471       528       528       546       546 
dram[4]:       576       576       534       534       510       510       480       480       480       480       471       471       528       528       546       546 
dram[5]:       558       558       549       549       510       510       480       480       480       480       471       471       528       528       546       546 
dram[6]:       558       558       549       549       510       510       480       480       480       480       471       471       510       510       564       564 
dram[7]:       558       558       549       549       510       510       480       480       468       468       489       489       510       510       564       564 
dram[8]:       558       558       549       549       504       504       480       480       468       468       489       489       510       510       564       564 
dram[9]:       576       576       549       549       504       504       480       480       468       468       489       489       510       510       546       546 
dram[10]:       576       576       549       549       504       504       480       480       468       468       477       477       528       528       546       546 
total reads: 90720
bank skew: 576/462 = 1.25
chip skew: 8256/8244 = 1.00
average mf latency per bank:
dram[0]:        489       392       505       392       545       413       481       402       498       386       619       451       594       446       508       416
dram[1]:        476       385       506       393       549       412       479       399       500       389       616       452       588       440       504       413
dram[2]:        485       391       503       394       543       411       481       403       498       386       613       450       591       443       505       408
dram[3]:        480       389       510       396       550       415       476       399       497       388       621       460       590       441       499       410
dram[4]:        482       387       509       396       540       409       481       400       499       385       622       462       592       442       502       406
dram[5]:        475       389       509       396       546       414       477       402       497       386       624       461       591       439       498       408
dram[6]:        472       384       509       396       541       409       478       402       500       386       620       461       588       448       506       408
dram[7]:        476       389       503       391       541       414       478       399       491       375       619       453       585       448       499       410
dram[8]:        471       382       519       400       550       414       485       397       491       379       615       453       589       448       504       410
dram[9]:        482       390       516       394       545       416       478       397       492       375       617       452       592       446       499       409
dram[10]:        481       386       515       400       547       411       483       399       493       379       632       456       588       444       502       414
maximum mf latency per bank:
dram[0]:      11357     11071     10898     10728     10527     10192      9611      9523      9784      9442     12391     11982     12459     12069     11706     11388
dram[1]:      11359     10741     11096     10859     10363     10101      9818      9490      9978      9657     12370     11880     12502     12026     11745     11446
dram[2]:      11270     10946     10744     10533     10665     10301      9641      9456      9700      9469     12409     11999     12474     12074     11639     11346
dram[3]:      11916     11351     11179     10947     10236     10123      9840      9429     10061      9724     12354     11883     12387     11909     11657     11360
dram[4]:      11328     11216     10802     10317     10672     10184      9732      9435      9823      9386     12365     11953     12576     12107     11547     11249
dram[5]:      11698     11378     11251     10994     10191      9851      9623      9396     10030      9635     12372     11971     12540     11949     11533     11359
dram[6]:      10939     10646     11186     10838     10538     10078      9580      9364      9717      9295     12457     12047     12327     11837     11636     11229
dram[7]:      11689     11219     11209     11003      9999      9710      9640      9384      9584      9456     12446     12028     12091     11620     11708     11310
dram[8]:      11074     10497     10984     10759     10702     10241      9661      9329      9400      8914     12496     12103     12215     11831     11540     11213
dram[9]:      11178     10787     10937     10568     10599     10236      9752      9396      9764      9346     12429     11956     12090     11605     11662     11458
dram[10]:      11196     10921     11179     10845     10574     10242      9946      9626      9395      8925     12435     11953     12503     11873     11812     11321
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=515180 n_nop=406172 n_act=3684 n_pre=3668 n_req=25414 n_rd=68680 n_write=32976 bw_util=0.3946
n_activity=349678 dram_eff=0.5814
bk0: 4540a 467174i bk1: 4536a 468714i bk2: 4512a 467801i bk3: 4512a 469412i bk4: 4312a 471726i bk5: 4312a 473046i bk6: 3960a 473870i bk7: 3960a 474074i bk8: 4032a 474205i bk9: 4032a 473947i bk10: 4028a 474330i bk11: 4028a 474821i bk12: 4412a 469360i bk13: 4408a 468714i bk14: 4548a 467368i bk15: 4548a 467816i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.32024
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=515180 n_nop=405988 n_act=3766 n_pre=3750 n_req=25419 n_rd=68700 n_write=32976 bw_util=0.3947
n_activity=349010 dram_eff=0.5827
bk0: 4532a 468145i bk1: 4532a 468525i bk2: 4440a 467266i bk3: 4440a 469773i bk4: 4392a 468429i bk5: 4392a 470333i bk6: 3960a 473184i bk7: 3960a 473765i bk8: 4028a 473603i bk9: 4028a 474005i bk10: 4036a 473265i bk11: 4036a 474006i bk12: 4416a 468472i bk13: 4416a 469797i bk14: 4548a 466443i bk15: 4544a 466889i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.31549
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=515180 n_nop=406020 n_act=3728 n_pre=3712 n_req=25430 n_rd=68720 n_write=33000 bw_util=0.3949
n_activity=349433 dram_eff=0.5822
bk0: 4608a 466832i bk1: 4608a 468458i bk2: 4440a 468569i bk3: 4440a 469549i bk4: 4392a 469874i bk5: 4392a 471064i bk6: 3956a 473738i bk7: 3956a 474464i bk8: 4032a 473553i bk9: 4032a 474151i bk10: 4036a 474079i bk11: 4036a 475157i bk12: 4416a 468649i bk13: 4416a 469259i bk14: 4480a 468069i bk15: 4480a 468453i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.33116
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=515180 n_nop=405882 n_act=3817 n_pre=3801 n_req=25420 n_rd=68704 n_write=32976 bw_util=0.3947
n_activity=347734 dram_eff=0.5848
bk0: 4608a 467251i bk1: 4608a 466348i bk2: 4436a 468084i bk3: 4436a 469191i bk4: 4392a 469950i bk5: 4392a 469898i bk6: 3960a 473493i bk7: 3960a 473681i bk8: 4032a 473389i bk9: 4032a 473095i bk10: 4028a 474136i bk11: 4028a 473475i bk12: 4416a 468654i bk13: 4416a 468097i bk14: 4480a 467741i bk15: 4480a 467975i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.28862
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents
MSHR: tag=0xc01ee880, atomic=0 1 entries : 0x7fe0d05b8ea0 :  mf: uid=3857307, sid15:w08, part=4, addr=0xc01ee880, load , size=128, unknown  status = IN_PARTITION_DRAM (1610350), 

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=515180 n_nop=406030 n_act=3715 n_pre=3699 n_req=25434 n_rd=68736 n_write=33000 bw_util=0.395
n_activity=349807 dram_eff=0.5817
bk0: 4608a 466621i bk1: 4608a 468675i bk2: 4436a 468116i bk3: 4436a 469398i bk4: 4332a 470565i bk5: 4332a 471273i bk6: 4032a 472693i bk7: 4032a 473551i bk8: 4032a 474463i bk9: 4032a 474040i bk10: 4028a 474969i bk11: 4028a 474703i bk12: 4412a 468695i bk13: 4412a 469335i bk14: 4488a 467668i bk15: 4488a 469263i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.32996
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=515180 n_nop=405998 n_act=3757 n_pre=3741 n_req=25421 n_rd=68708 n_write=32976 bw_util=0.3948
n_activity=348162 dram_eff=0.5841
bk0: 4532a 467957i bk1: 4532a 467883i bk2: 4496a 468859i bk3: 4496a 468763i bk4: 4332a 470587i bk5: 4332a 470631i bk6: 4032a 473443i bk7: 4032a 472946i bk8: 4032a 472415i bk9: 4032a 472673i bk10: 4028a 473826i bk11: 4032a 472488i bk12: 4412a 469793i bk13: 4412a 469277i bk14: 4488a 467761i bk15: 4488a 468863i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.31338
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents
MSHR: tag=0xc01eea80, atomic=0 1 entries : 0x7fe0d065d660 :  mf: uid=3857305, sid15:w09, part=6, addr=0xc01eea80, load , size=128, unknown  status = IN_PARTITION_L2_FILL_QUEUE (1610351), 

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=515180 n_nop=406062 n_act=3737 n_pre=3721 n_req=25415 n_rd=68684 n_write=32976 bw_util=0.3947
n_activity=348859 dram_eff=0.5828
bk0: 4536a 467821i bk1: 4532a 469690i bk2: 4496a 466850i bk3: 4496a 469329i bk4: 4316a 470755i bk5: 4316a 471291i bk6: 4032a 473151i bk7: 4032a 472731i bk8: 4032a 472748i bk9: 4032a 473096i bk10: 4028a 474355i bk11: 4028a 473430i bk12: 4340a 469469i bk13: 4340a 470024i bk14: 4564a 466596i bk15: 4564a 467341i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.32243
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=515180 n_nop=405884 n_act=3776 n_pre=3760 n_req=25440 n_rd=68736 n_write=33024 bw_util=0.395
n_activity=349454 dram_eff=0.5824
bk0: 4532a 467398i bk1: 4532a 469389i bk2: 4500a 467966i bk3: 4500a 470372i bk4: 4316a 471458i bk5: 4316a 470640i bk6: 4032a 472781i bk7: 4032a 473442i bk8: 3984a 473633i bk9: 3984a 473909i bk10: 4104a 472287i bk11: 4104a 472377i bk12: 4336a 469766i bk13: 4336a 469400i bk14: 4564a 467280i bk15: 4564a 466818i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.28981
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents
MSHR: tag=0xc01eec80, atomic=0 1 entries : 0x7fe0ecbb8820 :  mf: uid=3857308, sid15:w10, part=8, addr=0xc01eec80, load , size=128, unknown  status = IN_PARTITION_DRAM (1610351), 

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=515180 n_nop=406076 n_act=3735 n_pre=3719 n_req=25413 n_rd=68674 n_write=32976 bw_util=0.3946
n_activity=348934 dram_eff=0.5826
bk0: 4536a 468416i bk1: 4532a 470031i bk2: 4500a 468125i bk3: 4500a 468812i bk4: 4284a 471295i bk5: 4282a 472367i bk6: 4032a 473448i bk7: 4032a 473001i bk8: 3984a 474172i bk9: 3984a 474633i bk10: 4104a 473440i bk11: 4104a 472945i bk12: 4336a 469546i bk13: 4336a 469095i bk14: 4564a 467336i bk15: 4564a 467866i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.32748
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=515180 n_nop=406056 n_act=3742 n_pre=3726 n_req=25414 n_rd=68680 n_write=32976 bw_util=0.3946
n_activity=349357 dram_eff=0.582
bk0: 4608a 466488i bk1: 4608a 467500i bk2: 4500a 468717i bk3: 4500a 469225i bk4: 4284a 471953i bk5: 4284a 472219i bk6: 4032a 472772i bk7: 4032a 473455i bk8: 3984a 473581i bk9: 3984a 474564i bk10: 4104a 472541i bk11: 4104a 474203i bk12: 4336a 470554i bk13: 4336a 469639i bk14: 4492a 467633i bk15: 4492a 468083i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.29834
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents
MSHR: tag=0xc01eee80, atomic=0 1 entries : 0x7fe0d04b1e50 :  mf: uid=3857306, sid15:w11, part=10, addr=0xc01eee80, load , size=128, unknown  status = IN_PARTITION_DRAM (1610347), 

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=515180 n_nop=406014 n_act=3711 n_pre=3695 n_req=25440 n_rd=68736 n_write=33024 bw_util=0.395
n_activity=349632 dram_eff=0.5821
bk0: 4608a 467090i bk1: 4608a 468188i bk2: 4500a 468145i bk3: 4500a 468902i bk4: 4288a 470386i bk5: 4288a 471725i bk6: 4032a 472766i bk7: 4032a 473007i bk8: 3984a 473489i bk9: 3984a 475428i bk10: 4052a 472692i bk11: 4052a 474605i bk12: 4412a 469187i bk13: 4412a 469711i bk14: 4492a 467682i bk15: 4492a 467699i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.33112

========= L2 cache stats =========
L2_cache_bank[0]: Access = 12734, Miss = 8586, Miss_rate = 0.674, Pending_hits = 177, Reservation_fails = 0
L2_cache_bank[1]: Access = 12700, Miss = 8584, Miss_rate = 0.676, Pending_hits = 1141, Reservation_fails = 1
L2_cache_bank[2]: Access = 12706, Miss = 8588, Miss_rate = 0.676, Pending_hits = 118, Reservation_fails = 4
L2_cache_bank[3]: Access = 12684, Miss = 8587, Miss_rate = 0.677, Pending_hits = 1138, Reservation_fails = 0
L2_cache_bank[4]: Access = 12690, Miss = 8590, Miss_rate = 0.677, Pending_hits = 125, Reservation_fails = 0
L2_cache_bank[5]: Access = 12687, Miss = 8590, Miss_rate = 0.677, Pending_hits = 1114, Reservation_fails = 4
L2_cache_bank[6]: Access = 12675, Miss = 8588, Miss_rate = 0.678, Pending_hits = 128, Reservation_fails = 0
L2_cache_bank[7]: Access = 12675, Miss = 8588, Miss_rate = 0.678, Pending_hits = 1136, Reservation_fails = 0
L2_cache_bank[8]: Access = 12715, Miss = 8592, Miss_rate = 0.676, Pending_hits = 146, Reservation_fails = 1
L2_cache_bank[9]: Access = 12718, Miss = 8592, Miss_rate = 0.676, Pending_hits = 1155, Reservation_fails = 0
L2_cache_bank[10]: Access = 12712, Miss = 8588, Miss_rate = 0.676, Pending_hits = 145, Reservation_fails = 0
L2_cache_bank[11]: Access = 12706, Miss = 8589, Miss_rate = 0.676, Pending_hits = 1155, Reservation_fails = 0
L2_cache_bank[12]: Access = 12700, Miss = 8586, Miss_rate = 0.676, Pending_hits = 152, Reservation_fails = 2
L2_cache_bank[13]: Access = 12706, Miss = 8585, Miss_rate = 0.676, Pending_hits = 1159, Reservation_fails = 0
L2_cache_bank[14]: Access = 12724, Miss = 8592, Miss_rate = 0.675, Pending_hits = 139, Reservation_fails = 0
L2_cache_bank[15]: Access = 12724, Miss = 8592, Miss_rate = 0.675, Pending_hits = 1159, Reservation_fails = 0
L2_cache_bank[16]: Access = 12709, Miss = 8585, Miss_rate = 0.676, Pending_hits = 147, Reservation_fails = 0
L2_cache_bank[17]: Access = 12703, Miss = 8584, Miss_rate = 0.676, Pending_hits = 1148, Reservation_fails = 0
L2_cache_bank[18]: Access = 12703, Miss = 8585, Miss_rate = 0.676, Pending_hits = 134, Reservation_fails = 0
L2_cache_bank[19]: Access = 12709, Miss = 8585, Miss_rate = 0.676, Pending_hits = 1127, Reservation_fails = 0
L2_cache_bank[20]: Access = 12724, Miss = 8592, Miss_rate = 0.675, Pending_hits = 121, Reservation_fails = 2
L2_cache_bank[21]: Access = 12724, Miss = 8592, Miss_rate = 0.675, Pending_hits = 1126, Reservation_fails = 0
L2_total_cache_accesses = 279528
L2_total_cache_misses = 188940
L2_total_cache_miss_rate = 0.6759
L2_total_cache_pending_hits = 14090
L2_total_cache_reservation_fails = 14
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 76405
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 13697
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 98202
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 90720
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 14
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 93
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 366
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 188304
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 90720
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.034
L2_cache_fill_port_util = 0.124

icnt_total_pkts_mem_to_simt=898624
icnt_total_pkts_simt_to_mem=642408
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.54969
	minimum = 6
	maximum = 42
Network latency average = 8.34778
	minimum = 6
	maximum = 41
Slowest packet = 466911
Flit latency average = 6.74172
	minimum = 6
	maximum = 37
Slowest flit = 1287368
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0223373
	minimum = 0.0176762 (at node 0)
	maximum = 0.0265142 (at node 15)
Accepted packet rate average = 0.0223373
	minimum = 0.0176762 (at node 0)
	maximum = 0.0265142 (at node 15)
Injected flit rate average = 0.0615649
	minimum = 0.040732 (at node 0)
	maximum = 0.0816081 (at node 42)
Accepted flit rate average= 0.0615649
	minimum = 0.056679 (at node 0)
	maximum = 0.0850185 (at node 15)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.5861 (6 samples)
	minimum = 6 (6 samples)
	maximum = 339.333 (6 samples)
Network latency average = 9.70152 (6 samples)
	minimum = 6 (6 samples)
	maximum = 268.5 (6 samples)
Flit latency average = 8.50235 (6 samples)
	minimum = 6 (6 samples)
	maximum = 265.667 (6 samples)
Fragmentation average = 0.0879531 (6 samples)
	minimum = 0 (6 samples)
	maximum = 214.167 (6 samples)
Injected packet rate average = 0.0208918 (6 samples)
	minimum = 0.0165347 (6 samples)
	maximum = 0.0247913 (6 samples)
Accepted packet rate average = 0.0208918 (6 samples)
	minimum = 0.0165347 (6 samples)
	maximum = 0.0247913 (6 samples)
Injected flit rate average = 0.0575854 (6 samples)
	minimum = 0.0380736 (6 samples)
	maximum = 0.076494 (6 samples)
Accepted flit rate average = 0.0575854 (6 samples)
	minimum = 0.0530553 (6 samples)
	maximum = 0.0795301 (6 samples)
Injected packet size average = 2.75637 (6 samples)
Accepted packet size average = 2.75637 (6 samples)
Hops average = 1 (6 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 15 min, 49 sec (949 sec)
gpgpu_simulation_rate = 182395 (inst/sec)
gpgpu_simulation_rate = 1696 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 21 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 7: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 7 
gpu_sim_cycle = 41468
gpu_sim_insn = 28848876
gpu_ipc =     695.6901
gpu_tot_sim_cycle = 1873970
gpu_tot_sim_insn = 201942132
gpu_tot_ipc =     107.7617
gpu_tot_issued_cta = 448
max_total_param_size = 0
gpu_stall_dramfull = 63666
gpu_stall_icnt2sh    = 6855
partiton_reqs_in_parallel = 912296
partiton_reqs_in_parallel_total    = 6040278
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       3.7101
partiton_reqs_in_parallel_util = 912296
partiton_reqs_in_parallel_util_total    = 6040278
gpu_sim_cycle_parition_util = 41468
gpu_tot_sim_cycle_parition_util    = 276509
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.8650
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 279528
L2_BW  =     106.2949 GB/Sec
L2_BW_total  =      16.4905 GB/Sec
gpu_total_sim_rate=188554

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4054596
	L1I_total_cache_misses = 3568
	L1I_total_cache_miss_rate = 0.0009
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 12544
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.1301
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 10912
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 4051028
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3568
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 12544
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 4054596
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
33790, 32464, 32530, 33729, 33797, 32485, 32532, 33695, 9665, 9273, 9308, 6019, 
gpgpu_n_tot_thrd_icount = 233235968
gpgpu_n_tot_w_icount = 7288624
gpgpu_n_stall_shd_mem = 132733
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 219688
gpgpu_n_mem_write_global = 105840
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 5363456
gpgpu_n_store_insn = 3333960
gpgpu_n_shmem_insn = 22087016
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 401408
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 16625
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 114664
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:213336	W0_Idle:237121	W0_Scoreboard:10300177	W1:423360	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:2857260	W32:4008004
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1757504 {8:219688,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 14394240 {136:105840,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 24797248 {40:52920,136:166768,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 846720 {8:105840,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 1746 
maxdqlatency = 0 
maxmflatency = 12576 
averagemflatency = 437 
max_icnt2mem_latency = 11626 
max_icnt2sh_latency = 1873969 
mrq_lat_table:154059 	23342 	14977 	32908 	39271 	28527 	13287 	8317 	8047 	3481 	68 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	177590 	133610 	2434 	2414 	2885 	3725 	2898 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	9 	221984 	7391 	482 	147 	83473 	213 	576 	1316 	2378 	2522 	3488 	2053 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	182945 	36185 	586 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	7084 	11629 	29006 	58121 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	403 	170 	5 	11 	6 	7 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:     12320     12386     13222     13102     13189     13282     11480     11902     12744     13235     12216     12126     11552     11961     12361     12752 
dram[1]:     12329     12238     13207     13104     13222     13223     11320     11987     12744     13234     12145     12048     11736     12172     12299     12647 
dram[2]:     12322     12755     13210     12862     13152     13248     11411     12026     12744     13224     12143     12020     11647     11907     12390     12756 
dram[3]:     12384     12629     13224     12937     13154     13147     11292     11892     12745     13222     12142     12380     11597     11992     12302     12687 
dram[4]:     12353     12654     13141     12728     13168     13178     11373     11999     12746     13226     12230     12553     11601     11939     12434     12738 
dram[5]:     12343     12599     13205     13151     13193     13144     11261     11908     12745     13231     12225     12479     11524     12031     12315     12713 
dram[6]:     12483     12729     13083     12941     13213     13238     11161     11967     12744     13229     12219     12589     11713     11620     12364     12652 
dram[7]:     12414     12646     13281     13262     13202     13083     11294     11820     12749     13236     12315     12206     11629     11544     12371     12764 
dram[8]:     12474     12822     13058     13095     13202     13322     11317     11918     12748     13230     12154     12181     11642     11607     12297     12614 
dram[9]:     12338     12653     13078     13135     13177     13270     11422     11877     12744     13238     12040     11964     11563     11511     12413     12672 
dram[10]:     12447     12821     13095     13122     13289     13408     11110     12030     12744     13233     12239     12259     11716     12212     12337     12447 
average row accesses per activate:
dram[0]:  7.481061  7.592308  7.595331  7.478927  6.847015  7.369478  7.632287  7.843318  7.846154  7.954128  6.892000  6.864542  7.437984  7.611111  7.195652  7.466166 
dram[1]:  7.334572  7.389513  7.047970  7.490196  6.807971  6.933579  7.632287  7.432314  7.567686  7.220833  6.876494  6.876494  7.933884  7.836735  6.848276  6.868512 
dram[2]:  7.694656  7.813953  7.207547  7.207547  7.011194  6.832727  7.627803  7.696833  8.065116  7.539130  6.849206  6.768628  7.619048  7.470817  7.295880  7.241636 
dram[3]:  7.783784  7.439115  7.728745  7.314176  6.959259  6.783393  7.564445  7.367965  7.135802  6.826772  6.644788  6.644788  7.559055  7.300380  6.835088  6.471761 
dram[4]:  7.411765  7.937008  7.203773  6.891697  7.263780  7.235294  7.549784  7.963470  7.846154  7.410256  7.141079  6.856574  7.555118  7.525490  7.330827  7.330827 
dram[5]:  7.501901  7.860558  7.803213  7.866397  6.589286  6.519434  8.187794  7.682819  6.800000  6.936000  6.856574  6.806324  7.995833  7.352490  6.632653  6.543624 
dram[6]:  7.365672  7.361940  7.501931  7.387833  7.219608  7.163424  8.036866  7.891403  7.316456  7.048780  7.024490  6.967611  7.109848  7.478087  7.143369  7.273723 
dram[7]:  7.617761  7.798419  7.870445  7.683794  6.973485  6.551601  7.963470  7.751111  6.690196  6.612403  7.056000  6.972332  7.271318  7.079245  7.117857  6.920139 
dram[8]:  7.050000  7.307407  7.745020  7.448276  6.912879  7.329317  8.425120  7.820628  6.963265  6.934959  7.084337  7.084337  7.328125  7.415020  7.273723  7.665385 
dram[9]:  7.357664  7.875000  8.066390  7.745020  6.965649  6.939164  8.111628  8.036866  7.380952  7.104167  7.112903  6.917647  6.846715  6.922509  7.068841  7.120438 
dram[10]:  7.875000  7.578948  7.683794  7.623529  6.762963  7.050193  8.591133  7.891403  6.959184  6.765873  7.081633  6.967872  7.676000  7.706827  7.017986  7.279851 
average row locality = 326284/44675 = 7.303503
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1324      1323      1312      1312      1251      1251      1163      1163      1174      1174      1169      1169      1295      1294      1329      1329 
dram[1]:      1322      1322      1291      1291      1274      1274      1163      1163      1173      1173      1172      1172      1296      1296      1329      1328 
dram[2]:      1344      1344      1291      1291      1274      1274      1162      1162      1174      1174      1172      1172      1296      1296      1309      1309 
dram[3]:      1344      1344      1290      1290      1274      1274      1163      1163      1174      1174      1170      1170      1296      1296      1309      1309 
dram[4]:      1344      1344      1290      1290      1257      1257      1184      1184      1174      1174      1170      1170      1295      1295      1311      1311 
dram[5]:      1322      1322      1307      1307      1257      1257      1184      1184      1174      1174      1170      1171      1295      1295      1311      1311 
dram[6]:      1323      1322      1307      1307      1253      1253      1184      1184      1174      1174      1170      1170      1274      1274      1333      1333 
dram[7]:      1322      1322      1308      1308      1253      1253      1184      1184      1160      1160      1192      1192      1273      1273      1333      1333 
dram[8]:      1323      1322      1308      1308      1244      1244      1184      1184      1160      1160      1192      1192      1273      1273      1333      1333 
dram[9]:      1344      1344      1308      1308      1244      1244      1184      1184      1159      1159      1192      1192      1273      1273      1312      1312 
dram[10]:      1344      1344      1308      1308      1245      1245      1184      1184      1159      1159      1177      1177      1295      1295      1312      1312 
total reads: 220444
bank skew: 1344/1159 = 1.16
chip skew: 20050/20032 = 1.00
number of total write accesses:
dram[0]:       651       651       640       640       584       584       539       539       560       560       554       554       624       624       657       657 
dram[1]:       651       651       619       619       605       605       539       539       560       560       554       554       624       624       657       657 
dram[2]:       672       672       619       619       605       605       539       539       560       560       554       554       624       624       639       639 
dram[3]:       672       672       619       619       605       605       539       539       560       560       551       551       624       624       639       639 
dram[4]:       672       672       619       619       588       588       560       560       560       560       551       551       624       624       639       639 
dram[5]:       651       651       636       636       588       588       560       560       560       560       551       551       624       624       639       639 
dram[6]:       651       651       636       636       588       588       560       560       560       560       551       551       603       603       660       660 
dram[7]:       651       651       636       636       588       588       560       560       546       546       572       572       603       603       660       660 
dram[8]:       651       651       636       636       581       581       560       560       546       546       572       572       603       603       660       660 
dram[9]:       672       672       636       636       581       581       560       560       546       546       572       572       603       603       639       639 
dram[10]:       672       672       636       636       581       581       560       560       546       546       558       558       624       624       639       639 
total reads: 105840
bank skew: 672/539 = 1.25
chip skew: 9632/9618 = 1.00
average mf latency per bank:
dram[0]:        455       367       470       369       506       388       448       375       463       363       567       419       542       411       471       387
dram[1]:        444       362       472       370       510       387       447       374       465       365       565       419       538       406       467       385
dram[2]:        452       366       469       371       505       386       448       376       462       363       562       418       540       409       469       381
dram[3]:        448       365       475       372       510       390       444       373       462       364       569       426       540       407       463       383
dram[4]:        449       363       474       372       502       384       448       374       464       362       569       428       541       408       466       379
dram[5]:        443       365       474       373       507       389       445       376       463       363       571       427       540       405       462       380
dram[6]:        441       361       474       373       503       384       445       375       465       362       568       426       537       413       469       381
dram[7]:        444       364       468       368       503       389       445       373       457       353       567       420       535       413       463       382
dram[8]:        440       359       482       376       511       389       451       372       457       357       564       420       539       413       467       382
dram[9]:        450       366       480       371       506       390       446       371       458       353       565       420       541       411       463       381
dram[10]:        448       362       480       376       508       386       449       373       459       357       579       423       537       410       466       386
maximum mf latency per bank:
dram[0]:      11357     11071     10898     10728     10527     10192      9611      9523      9784      9442     12391     11982     12459     12069     11706     11388
dram[1]:      11359     10741     11096     10859     10363     10101      9818      9490      9978      9657     12370     11880     12502     12026     11745     11446
dram[2]:      11270     10946     10744     10533     10665     10301      9641      9456      9700      9469     12409     11999     12474     12074     11639     11346
dram[3]:      11916     11351     11179     10947     10236     10123      9840      9429     10061      9724     12354     11883     12387     11909     11657     11360
dram[4]:      11328     11216     10802     10317     10672     10184      9732      9435      9823      9386     12365     11953     12576     12107     11547     11249
dram[5]:      11698     11378     11251     10994     10191      9851      9623      9396     10030      9635     12372     11971     12540     11949     11533     11359
dram[6]:      10939     10646     11186     10838     10538     10078      9580      9364      9717      9295     12457     12047     12327     11837     11636     11229
dram[7]:      11689     11219     11209     11003      9999      9710      9640      9384      9584      9456     12446     12028     12091     11620     11708     11310
dram[8]:      11074     10497     10984     10759     10702     10241      9661      9329      9400      8914     12496     12103     12215     11831     11540     11213
dram[9]:      11178     10787     10937     10568     10599     10236      9752      9396      9764      9346     12429     11956     12090     11605     11662     11458
dram[10]:      11196     10921     11179     10845     10574     10242      9946      9626      9395      8925     12435     11953     12503     11873     11812     11321
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=592179 n_nop=465611 n_act=3992 n_pre=3976 n_req=29650 n_rd=80128 n_write=38472 bw_util=0.4006
n_activity=406925 dram_eff=0.5829
bk0: 5296a 537671i bk1: 5292a 539291i bk2: 5248a 538715i bk3: 5248a 540176i bk4: 5004a 543027i bk5: 5004a 544486i bk6: 4652a 545094i bk7: 4652a 545682i bk8: 4696a 544922i bk9: 4696a 545059i bk10: 4676a 545368i bk11: 4676a 546258i bk12: 5180a 539453i bk13: 5176a 538919i bk14: 5316a 537313i bk15: 5316a 538078i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.01624
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=592179 n_nop=465371 n_act=4098 n_pre=4082 n_req=29657 n_rd=80156 n_write=38472 bw_util=0.4006
n_activity=406425 dram_eff=0.5838
bk0: 5288a 538583i bk1: 5288a 539179i bk2: 5164a 538300i bk3: 5164a 540535i bk4: 5096a 539635i bk5: 5096a 541058i bk6: 4652a 544276i bk7: 4652a 544812i bk8: 4692a 544593i bk9: 4692a 545104i bk10: 4688a 544167i bk11: 4688a 545481i bk12: 5184a 538237i bk13: 5184a 539974i bk14: 5316a 536109i bk15: 5312a 537034i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.02641
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=592179 n_nop=465455 n_act=4034 n_pre=4018 n_req=29668 n_rd=80176 n_write=38496 bw_util=0.4008
n_activity=406406 dram_eff=0.584
bk0: 5376a 537170i bk1: 5376a 539088i bk2: 5164a 539140i bk3: 5164a 540525i bk4: 5096a 540942i bk5: 5096a 541743i bk6: 4648a 544917i bk7: 4648a 545765i bk8: 4696a 544594i bk9: 4696a 545474i bk10: 4688a 544967i bk11: 4688a 546393i bk12: 5184a 538431i bk13: 5184a 539915i bk14: 5236a 538406i bk15: 5236a 538558i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.03994
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=592179 n_nop=465245 n_act=4159 n_pre=4143 n_req=29658 n_rd=80160 n_write=38472 bw_util=0.4007
n_activity=404582 dram_eff=0.5864
bk0: 5376a 537052i bk1: 5376a 536725i bk2: 5160a 538917i bk3: 5160a 539880i bk4: 5096a 541532i bk5: 5096a 540894i bk6: 4652a 544280i bk7: 4652a 544718i bk8: 4696a 544358i bk9: 4696a 544070i bk10: 4680a 545359i bk11: 4680a 544707i bk12: 5184a 538261i bk13: 5184a 538014i bk14: 5236a 537907i bk15: 5236a 538238i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.99779
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=592179 n_nop=465461 n_act=4015 n_pre=3999 n_req=29676 n_rd=80200 n_write=38504 bw_util=0.4009
n_activity=406898 dram_eff=0.5835
bk0: 5376a 536821i bk1: 5376a 539288i bk2: 5160a 539028i bk3: 5160a 540243i bk4: 5028a 541678i bk5: 5028a 542860i bk6: 4736a 543852i bk7: 4736a 544262i bk8: 4696a 545572i bk9: 4696a 544803i bk10: 4680a 545720i bk11: 4680a 545950i bk12: 5180a 538677i bk13: 5180a 539551i bk14: 5244a 537704i bk15: 5244a 540077i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.02538
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=592179 n_nop=465329 n_act=4115 n_pre=4099 n_req=29659 n_rd=80164 n_write=38472 bw_util=0.4007
n_activity=404673 dram_eff=0.5863
bk0: 5288a 537886i bk1: 5288a 538042i bk2: 5228a 539455i bk3: 5228a 539246i bk4: 5028a 541687i bk5: 5028a 541491i bk6: 4736a 544175i bk7: 4736a 543784i bk8: 4696a 543193i bk9: 4696a 543249i bk10: 4680a 544720i bk11: 4684a 543386i bk12: 5180a 539065i bk13: 5180a 539260i bk14: 5244a 538116i bk15: 5244a 539446i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.02125
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=592179 n_nop=465481 n_act=4051 n_pre=4035 n_req=29653 n_rd=80140 n_write=38472 bw_util=0.4006
n_activity=406128 dram_eff=0.5841
bk0: 5292a 538380i bk1: 5288a 540142i bk2: 5228a 537244i bk3: 5228a 540127i bk4: 5012a 541659i bk5: 5012a 542846i bk6: 4736a 544229i bk7: 4736a 543951i bk8: 4696a 543693i bk9: 4696a 543913i bk10: 4680a 545126i bk11: 4680a 544965i bk12: 5096a 539536i bk13: 5096a 540731i bk14: 5332a 536324i bk15: 5332a 537475i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.02524
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=592179 n_nop=465251 n_act=4108 n_pre=4092 n_req=29682 n_rd=80200 n_write=38528 bw_util=0.401
n_activity=406388 dram_eff=0.5843
bk0: 5288a 537346i bk1: 5288a 540125i bk2: 5232a 538814i bk3: 5232a 541114i bk4: 5012a 542677i bk5: 5012a 541461i bk6: 4736a 543501i bk7: 4736a 544212i bk8: 4640a 544732i bk9: 4640a 544954i bk10: 4768a 543261i bk11: 4768a 543840i bk12: 5092a 540110i bk13: 5092a 539894i bk14: 5332a 536923i bk15: 5332a 537139i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.9932
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=592179 n_nop=465517 n_act=4037 n_pre=4021 n_req=29651 n_rd=80132 n_write=38472 bw_util=0.4006
n_activity=405920 dram_eff=0.5844
bk0: 5292a 538327i bk1: 5288a 540937i bk2: 5232a 539051i bk3: 5232a 539889i bk4: 4976a 542403i bk5: 4976a 543857i bk6: 4736a 543951i bk7: 4736a 543934i bk8: 4640a 545029i bk9: 4640a 545635i bk10: 4768a 544172i bk11: 4768a 543812i bk12: 5092a 539484i bk13: 5092a 539653i bk14: 5332a 537054i bk15: 5332a 538051i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.03748
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents
MSHR: tag=0xc03ef080, atomic=0 1 entries : 0x7fe0ec5c68b0 :  mf: uid=4499952, sid25:w08, part=9, addr=0xc03ef080, load , size=128, unknown  status = IN_PARTITION_DRAM (1873969), 

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=592179 n_nop=465500 n_act=4048 n_pre=4032 n_req=29650 n_rd=80127 n_write=38472 bw_util=0.4006
n_activity=406449 dram_eff=0.5836
bk0: 5376a 536588i bk1: 5376a 537959i bk2: 5232a 539827i bk3: 5231a 539970i bk4: 4976a 543403i bk5: 4976a 543415i bk6: 4736a 543250i bk7: 4736a 544023i bk8: 4636a 545308i bk9: 4636a 545860i bk10: 4768a 543443i bk11: 4768a 545220i bk12: 5092a 540339i bk13: 5092a 539753i bk14: 5248a 537433i bk15: 5248a 538593i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.00536
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=592179 n_nop=465437 n_act=4019 n_pre=4003 n_req=29680 n_rd=80192 n_write=38528 bw_util=0.401
n_activity=406670 dram_eff=0.5839
bk0: 5376a 537127i bk1: 5376a 538171i bk2: 5232a 538731i bk3: 5232a 539531i bk4: 4980a 541828i bk5: 4980a 543175i bk6: 4736a 543557i bk7: 4736a 544231i bk8: 4636a 544512i bk9: 4636a 546829i bk10: 4708a 543561i bk11: 4708a 545771i bk12: 5180a 539446i bk13: 5180a 539519i bk14: 5248a 538058i bk15: 5248a 537860i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.03542

========= L2 cache stats =========
L2_cache_bank[0]: Access = 14847, Miss = 10017, Miss_rate = 0.675, Pending_hits = 229, Reservation_fails = 0
L2_cache_bank[1]: Access = 14812, Miss = 10015, Miss_rate = 0.676, Pending_hits = 1338, Reservation_fails = 1
L2_cache_bank[2]: Access = 14819, Miss = 10020, Miss_rate = 0.676, Pending_hits = 172, Reservation_fails = 4
L2_cache_bank[3]: Access = 14798, Miss = 10019, Miss_rate = 0.677, Pending_hits = 1336, Reservation_fails = 0
L2_cache_bank[4]: Access = 14805, Miss = 10022, Miss_rate = 0.677, Pending_hits = 174, Reservation_fails = 0
L2_cache_bank[5]: Access = 14802, Miss = 10022, Miss_rate = 0.677, Pending_hits = 1305, Reservation_fails = 4
L2_cache_bank[6]: Access = 14788, Miss = 10020, Miss_rate = 0.678, Pending_hits = 180, Reservation_fails = 0
L2_cache_bank[7]: Access = 14787, Miss = 10020, Miss_rate = 0.678, Pending_hits = 1331, Reservation_fails = 0
L2_cache_bank[8]: Access = 14829, Miss = 10025, Miss_rate = 0.676, Pending_hits = 203, Reservation_fails = 1
L2_cache_bank[9]: Access = 14833, Miss = 10025, Miss_rate = 0.676, Pending_hits = 1350, Reservation_fails = 0
L2_cache_bank[10]: Access = 14826, Miss = 10020, Miss_rate = 0.676, Pending_hits = 199, Reservation_fails = 0
L2_cache_bank[11]: Access = 14819, Miss = 10021, Miss_rate = 0.676, Pending_hits = 1348, Reservation_fails = 0
L2_cache_bank[12]: Access = 14812, Miss = 10018, Miss_rate = 0.676, Pending_hits = 205, Reservation_fails = 2
L2_cache_bank[13]: Access = 14819, Miss = 10017, Miss_rate = 0.676, Pending_hits = 1349, Reservation_fails = 0
L2_cache_bank[14]: Access = 14840, Miss = 10025, Miss_rate = 0.676, Pending_hits = 191, Reservation_fails = 0
L2_cache_bank[15]: Access = 14840, Miss = 10025, Miss_rate = 0.676, Pending_hits = 1360, Reservation_fails = 0
L2_cache_bank[16]: Access = 14823, Miss = 10017, Miss_rate = 0.676, Pending_hits = 201, Reservation_fails = 0
L2_cache_bank[17]: Access = 14816, Miss = 10016, Miss_rate = 0.676, Pending_hits = 1337, Reservation_fails = 0
L2_cache_bank[18]: Access = 14815, Miss = 10016, Miss_rate = 0.676, Pending_hits = 187, Reservation_fails = 0
L2_cache_bank[19]: Access = 14822, Miss = 10016, Miss_rate = 0.676, Pending_hits = 1322, Reservation_fails = 0
L2_cache_bank[20]: Access = 14840, Miss = 10024, Miss_rate = 0.675, Pending_hits = 172, Reservation_fails = 2
L2_cache_bank[21]: Access = 14840, Miss = 10024, Miss_rate = 0.675, Pending_hits = 1317, Reservation_fails = 0
L2_total_cache_accesses = 326032
L2_total_cache_misses = 220444
L2_total_cache_miss_rate = 0.6761
L2_total_cache_pending_hits = 16806
L2_total_cache_reservation_fails = 14
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 88689
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 16413
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 114586
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 105840
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 14
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 93
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 366
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 219688
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 105840
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.034
L2_cache_fill_port_util = 0.126

icnt_total_pkts_mem_to_simt=1047984
icnt_total_pkts_simt_to_mem=749392
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.6041
	minimum = 6
	maximum = 49
Network latency average = 8.41527
	minimum = 6
	maximum = 49
Slowest packet = 560024
Flit latency average = 6.8447
	minimum = 6
	maximum = 45
Slowest flit = 1543640
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0224294
	minimum = 0.0177491 (at node 1)
	maximum = 0.0266236 (at node 23)
Accepted packet rate average = 0.0224294
	minimum = 0.0177491 (at node 1)
	maximum = 0.0266236 (at node 23)
Injected flit rate average = 0.0618188
	minimum = 0.0409 (at node 1)
	maximum = 0.0819447 (at node 42)
Accepted flit rate average= 0.0618188
	minimum = 0.0569127 (at node 1)
	maximum = 0.0853691 (at node 23)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.303 (7 samples)
	minimum = 6 (7 samples)
	maximum = 297.857 (7 samples)
Network latency average = 9.51777 (7 samples)
	minimum = 6 (7 samples)
	maximum = 237.143 (7 samples)
Flit latency average = 8.26554 (7 samples)
	minimum = 6 (7 samples)
	maximum = 234.143 (7 samples)
Fragmentation average = 0.0753884 (7 samples)
	minimum = 0 (7 samples)
	maximum = 183.571 (7 samples)
Injected packet rate average = 0.0211114 (7 samples)
	minimum = 0.0167082 (7 samples)
	maximum = 0.0250531 (7 samples)
Accepted packet rate average = 0.0211114 (7 samples)
	minimum = 0.0167082 (7 samples)
	maximum = 0.0250531 (7 samples)
Injected flit rate average = 0.0581902 (7 samples)
	minimum = 0.0384774 (7 samples)
	maximum = 0.0772727 (7 samples)
Accepted flit rate average = 0.0581902 (7 samples)
	minimum = 0.0536063 (7 samples)
	maximum = 0.0803643 (7 samples)
Injected packet size average = 2.75633 (7 samples)
Accepted packet size average = 2.75633 (7 samples)
Hops average = 1 (7 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 17 min, 51 sec (1071 sec)
gpgpu_simulation_rate = 188554 (inst/sec)
gpgpu_simulation_rate = 1749 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 8: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 8 
gpu_sim_cycle = 39382
gpu_sim_insn = 28848876
gpu_ipc =     732.5396
gpu_tot_sim_cycle = 2135502
gpu_tot_sim_insn = 230791008
gpu_tot_ipc =     108.0734
gpu_tot_issued_cta = 512
max_total_param_size = 0
gpu_stall_dramfull = 63666
gpu_stall_icnt2sh    = 7410
partiton_reqs_in_parallel = 866404
partiton_reqs_in_parallel_total    = 6952574
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       3.6614
partiton_reqs_in_parallel_util = 866404
partiton_reqs_in_parallel_util_total    = 6952574
gpu_sim_cycle_parition_util = 39382
gpu_tot_sim_cycle_parition_util    = 317977
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.8799
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 326032
L2_BW  =     111.9251 GB/Sec
L2_BW_total  =      16.5350 GB/Sec
gpu_total_sim_rate=193779

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4633824
	L1I_total_cache_misses = 3568
	L1I_total_cache_miss_rate = 0.0008
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 14336
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.1138
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 12704
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 4630256
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3568
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 14336
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 4633824
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
38616, 37109, 37176, 38539, 38623, 37130, 37178, 38502, 9665, 9273, 9308, 6019, 
gpgpu_n_tot_thrd_icount = 266555392
gpgpu_n_tot_w_icount = 8329856
gpgpu_n_stall_shd_mem = 132746
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 251072
gpgpu_n_mem_write_global = 120960
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 6129664
gpgpu_n_store_insn = 3810240
gpgpu_n_shmem_insn = 25242304
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 458752
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 16638
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 114664
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:243426	W0_Idle:252405	W0_Scoreboard:11452278	W1:483840	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:3265440	W32:4580576
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2008576 {8:251072,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 16450560 {136:120960,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 28339712 {40:60480,136:190592,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 967680 {8:120960,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 1746 
maxdqlatency = 0 
maxmflatency = 12576 
averagemflatency = 410 
max_icnt2mem_latency = 11626 
max_icnt2sh_latency = 2135501 
mrq_lat_table:173624 	26001 	16958 	38386 	46301 	34027 	16412 	9590 	8060 	3481 	68 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	206109 	151585 	2444 	2414 	2885 	3725 	2898 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	10 	266116 	9242 	486 	147 	83989 	213 	576 	1316 	2378 	2522 	3488 	2053 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	209552 	40878 	670 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	7084 	11629 	29006 	58121 	15120 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	480 	171 	5 	11 	6 	7 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:     12320     12386     13222     13102     13189     13282     11480     11902     12744     13235     12216     12126     11552     11961     12361     12752 
dram[1]:     12329     12238     13207     13104     13222     13223     11320     11987     12744     13234     12145     12048     11736     12172     12299     12647 
dram[2]:     12322     12755     13210     12862     13152     13248     11411     12026     12744     13224     12143     12020     11647     11907     12390     12756 
dram[3]:     12384     12629     13224     12937     13154     13147     11292     11892     12745     13222     12142     12380     11597     11992     12302     12687 
dram[4]:     12353     12654     13141     12728     13168     13178     11373     11999     12746     13226     12230     12553     11601     11939     12434     12738 
dram[5]:     12343     12599     13205     13151     13193     13144     11261     11908     12745     13231     12225     12479     11524     12031     12315     12713 
dram[6]:     12483     12729     13083     12941     13213     13238     11161     11967     12744     13229     12219     12589     11713     11620     12364     12652 
dram[7]:     12414     12646     13281     13262     13202     13083     11294     11820     12749     13236     12315     12206     11629     11544     12371     12764 
dram[8]:     12474     12822     13058     13095     13202     13322     11317     11918     12748     13230     12154     12181     11642     11607     12297     12614 
dram[9]:     12338     12653     13078     13135     13177     13270     11422     11877     12744     13238     12040     11964     11563     11511     12413     12672 
dram[10]:     12447     12821     13095     13122     13289     13408     11110     12030     12744     13233     12239     12259     11716     12212     12337     12447 
average row accesses per activate:
dram[0]:  7.233974  7.230769  7.249191  7.066246  6.445122  6.753994  7.250937  7.361217  7.267399  7.240876  6.740614  6.627517  7.131147  7.222591  6.819277  7.075000 
dram[1]:  7.024922  7.024922  6.744616  7.093851  6.364706  6.498498  7.474904  7.250937  7.210909  6.885417  6.682433  6.593333  7.477663  7.253334  6.658823  6.559420 
dram[2]:  7.245283  7.291139  6.828660  7.003195  6.597561  6.346041  7.357414  7.413793  7.660232  7.240876  6.705085  6.549669  7.134426  7.064935  6.795107  6.753799 
dram[3]:  7.504886  7.133127  7.327759  7.090615  6.440476  6.272464  7.417624  7.091575  7.010601  6.657718  6.358065  6.358065  7.229236  6.842767  6.554572  6.189415 
dram[4]:  7.155280  7.578948  6.868339  6.619335  6.807693  6.575851  7.162455  7.375465  7.486793  6.888889  6.891608  6.796552  7.131147  7.061688  6.950000  6.906832 
dram[5]:  7.204473  7.345277  7.267101  7.363036  6.284024  6.121037  7.719844  7.214545  6.591362  6.794520  6.704082  6.573333  7.685513  7.061688  6.354286  6.177778 
dram[6]:  7.230769  7.136076  7.082540  7.037855  6.642633  6.684543  7.543726  7.267399  7.111111  6.748299  6.750000  6.658784  6.752381  7.090000  6.665689  6.724852 
dram[7]:  7.345277  7.393443  7.415282  7.223301  6.748408  6.363363  7.601532  7.321033  6.442244  6.296774  6.755853  6.644737  7.063123  6.947712  6.569364  6.531609 
dram[8]:  6.836364  7.091195  7.366337  7.223301  6.444785  6.799353  7.841897  7.375465  6.754325  6.777778  6.688742  6.688742  6.925081  7.134228  6.724852  7.059006 
dram[9]:  6.939759  7.291139  7.464883  7.130991  6.606918  6.627760  7.719844  7.543726  6.849123  6.639456  6.801347  6.558442  6.664577  6.685534  6.544117  6.622024 
dram[10]:  7.578948  7.384615  7.223301  7.223301  6.487654  6.673016  8.232366  7.719844  6.801394  6.639456  6.758503  6.536184  7.084691  7.061688  6.622024  6.867284 
average row locality = 372908/53739 = 6.939243
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1513      1512      1504      1504      1438      1438      1320      1320      1344      1344      1343      1343      1471      1470      1516      1516 
dram[1]:      1511      1511      1480      1480      1464      1464      1320      1320      1343      1343      1346      1346      1472      1472      1516      1515 
dram[2]:      1536      1536      1480      1480      1464      1464      1319      1319      1344      1344      1346      1346      1472      1472      1494      1494 
dram[3]:      1536      1536      1479      1479      1464      1464      1320      1320      1344      1344      1343      1343      1472      1472      1494      1494 
dram[4]:      1536      1536      1479      1479      1444      1444      1344      1344      1344      1344      1343      1343      1471      1471      1496      1496 
dram[5]:      1511      1511      1499      1499      1444      1444      1344      1344      1344      1344      1343      1344      1471      1471      1496      1496 
dram[6]:      1512      1511      1499      1499      1439      1439      1344      1344      1344      1344      1343      1343      1447      1447      1521      1521 
dram[7]:      1511      1511      1500      1500      1439      1439      1344      1344      1328      1328      1368      1368      1446      1446      1521      1521 
dram[8]:      1512      1511      1500      1500      1429      1429      1344      1344      1328      1328      1368      1368      1446      1446      1521      1521 
dram[9]:      1536      1536      1500      1500      1429      1429      1344      1344      1328      1328      1368      1368      1446      1446      1497      1497 
dram[10]:      1536      1536      1500      1500      1430      1430      1344      1344      1328      1328      1351      1351      1471      1471      1497      1497 
total reads: 251948
bank skew: 1536/1319 = 1.16
chip skew: 22914/22895 = 1.00
number of total write accesses:
dram[0]:       744       744       736       736       676       676       616       616       640       640       632       632       704       704       748       748 
dram[1]:       744       744       712       712       700       700       616       616       640       640       632       632       704       704       748       748 
dram[2]:       768       768       712       712       700       700       616       616       640       640       632       632       704       704       728       728 
dram[3]:       768       768       712       712       700       700       616       616       640       640       628       628       704       704       728       728 
dram[4]:       768       768       712       712       680       680       640       640       640       640       628       628       704       704       728       728 
dram[5]:       744       744       732       732       680       680       640       640       640       640       628       628       704       704       728       728 
dram[6]:       744       744       732       732       680       680       640       640       640       640       628       628       680       680       752       752 
dram[7]:       744       744       732       732       680       680       640       640       624       624       652       652       680       680       752       752 
dram[8]:       744       744       732       732       672       672       640       640       624       624       652       652       680       680       752       752 
dram[9]:       768       768       732       732       672       672       640       640       624       624       652       652       680       680       728       728 
dram[10]:       768       768       732       732       672       672       640       640       624       624       636       636       704       704       728       728 
total reads: 120960
bank skew: 768/616 = 1.25
chip skew: 11008/10992 = 1.00
average mf latency per bank:
dram[0]:        427       349       439       350       469       365       421       357       434       346       524       394       506       390       441       368
dram[1]:        417       344       441       351       472       364       419       356       435       346       523       394       502       386       438       365
dram[2]:        423       349       438       351       467       363       421       357       433       346       520       393       505       388       440       362
dram[3]:        421       347       443       353       472       366       417       355       433       346       526       400       504       387       433       363
dram[4]:        421       346       442       353       465       362       421       356       434       344       527       402       505       387       437       359
dram[5]:        416       347       443       353       469       366       418       357       433       345       528       400       504       385       433       361
dram[6]:        414       343       442       353       466       362       419       356       435       345       525       401       503       391       439       362
dram[7]:        417       347       438       349       466       366       418       355       429       336       525       395       500       392       433       362
dram[8]:        413       342       449       356       473       365       423       353       427       340       522       395       504       391       437       363
dram[9]:        422       348       447       351       468       367       419       353       430       336       523       395       505       390       434       362
dram[10]:        420       345       447       356       470       363       422       354       430       340       535       397       502       389       436       366
maximum mf latency per bank:
dram[0]:      11357     11071     10898     10728     10527     10192      9611      9523      9784      9442     12391     11982     12459     12069     11706     11388
dram[1]:      11359     10741     11096     10859     10363     10101      9818      9490      9978      9657     12370     11880     12502     12026     11745     11446
dram[2]:      11270     10946     10744     10533     10665     10301      9641      9456      9700      9469     12409     11999     12474     12074     11639     11346
dram[3]:      11916     11351     11179     10947     10236     10123      9840      9429     10061      9724     12354     11883     12387     11909     11657     11360
dram[4]:      11328     11216     10802     10317     10672     10184      9732      9435      9823      9386     12365     11953     12576     12107     11547     11249
dram[5]:      11698     11378     11251     10994     10191      9851      9623      9396     10030      9635     12372     11971     12540     11949     11533     11359
dram[6]:      10939     10646     11186     10838     10538     10078      9580      9364      9717      9295     12457     12047     12327     11837     11636     11229
dram[7]:      11689     11219     11209     11003      9999      9710      9640      9384      9584      9456     12446     12028     12091     11620     11708     11310
dram[8]:      11074     10497     10984     10759     10702     10241      9661      9329      9400      8914     12496     12103     12215     11831     11540     11213
dram[9]:      11178     10787     10937     10568     10599     10236      9752      9396      9764      9346     12429     11956     12090     11605     11662     11458
dram[10]:      11196     10921     11179     10845     10574     10242      9946      9626      9395      8925     12435     11953     12503     11873     11812     11321
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=665304 n_nop=520132 n_act=4818 n_pre=4802 n_req=33888 n_rd=91584 n_write=43968 bw_util=0.4075
n_activity=465671 dram_eff=0.5822
bk0: 6052a 603180i bk1: 6048a 605354i bk2: 6016a 604004i bk3: 6016a 605698i bk4: 5752a 608565i bk5: 5752a 610341i bk6: 5280a 611848i bk7: 5280a 612765i bk8: 5376a 611387i bk9: 5376a 611669i bk10: 5372a 612214i bk11: 5372a 613024i bk12: 5884a 605671i bk13: 5880a 605427i bk14: 6064a 602784i bk15: 6064a 603553i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.93827
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=665304 n_nop=519920 n_act=4910 n_pre=4894 n_req=33895 n_rd=91612 n_write=43968 bw_util=0.4076
n_activity=465301 dram_eff=0.5828
bk0: 6044a 604009i bk1: 6044a 604617i bk2: 5920a 603202i bk3: 5920a 606318i bk4: 5856a 605297i bk5: 5856a 606764i bk6: 5280a 611256i bk7: 5280a 611581i bk8: 5372a 611385i bk9: 5372a 611966i bk10: 5384a 610731i bk11: 5384a 612286i bk12: 5888a 604348i bk13: 5888a 606455i bk14: 6064a 601350i bk15: 6060a 602712i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.94236
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=665304 n_nop=519960 n_act=4860 n_pre=4844 n_req=33910 n_rd=91640 n_write=44000 bw_util=0.4078
n_activity=464996 dram_eff=0.5834
bk0: 6144a 602714i bk1: 6144a 604659i bk2: 5920a 604220i bk3: 5920a 606524i bk4: 5856a 606497i bk5: 5856a 607629i bk6: 5276a 611612i bk7: 5276a 612755i bk8: 5376a 611329i bk9: 5376a 612332i bk10: 5384a 611392i bk11: 5384a 613202i bk12: 5888a 604501i bk13: 5888a 606244i bk14: 5976a 603531i bk15: 5976a 604051i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.95682
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=665304 n_nop=519794 n_act=4971 n_pre=4955 n_req=33896 n_rd=91616 n_write=43968 bw_util=0.4076
n_activity=463060 dram_eff=0.5856
bk0: 6144a 602583i bk1: 6144a 602527i bk2: 5916a 604374i bk3: 5916a 605934i bk4: 5856a 606970i bk5: 5856a 606553i bk6: 5280a 611039i bk7: 5280a 611726i bk8: 5376a 610644i bk9: 5376a 610746i bk10: 5372a 611947i bk11: 5372a 611518i bk12: 5888a 604547i bk13: 5888a 604338i bk14: 5976a 603201i bk15: 5976a 604125i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.91159
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents
MSHR: tag=0xc01ee880, atomic=0 1 entries : 0x7fe0ef6605d0 :  mf: uid=5142595, sid03:w08, part=4, addr=0xc01ee880, load , size=128, unknown  status = IN_PARTITION_DRAM (2135499), 

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=665304 n_nop=519982 n_act=4841 n_pre=4825 n_req=33914 n_rd=91656 n_write=44000 bw_util=0.4078
n_activity=465494 dram_eff=0.5828
bk0: 6144a 602357i bk1: 6144a 605044i bk2: 5916a 604485i bk3: 5916a 605521i bk4: 5776a 607357i bk5: 5776a 608435i bk6: 5376a 609799i bk7: 5376a 611312i bk8: 5376a 612219i bk9: 5376a 611234i bk10: 5372a 612262i bk11: 5372a 612671i bk12: 5884a 604762i bk13: 5884a 605603i bk14: 5984a 603272i bk15: 5984a 606215i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.94574
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=665304 n_nop=519862 n_act=4935 n_pre=4919 n_req=33897 n_rd=91620 n_write=43968 bw_util=0.4076
n_activity=463430 dram_eff=0.5851
bk0: 6044a 602997i bk1: 6044a 603507i bk2: 5996a 604968i bk3: 5996a 604885i bk4: 5776a 607068i bk5: 5776a 607382i bk6: 5376a 610922i bk7: 5376a 610255i bk8: 5376a 609713i bk9: 5376a 610224i bk10: 5372a 611323i bk11: 5376a 610678i bk12: 5884a 605331i bk13: 5884a 606079i bk14: 5984a 603482i bk15: 5984a 604854i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.94047
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=665304 n_nop=519990 n_act=4887 n_pre=4871 n_req=33889 n_rd=91588 n_write=43968 bw_util=0.4075
n_activity=464588 dram_eff=0.5836
bk0: 6048a 603836i bk1: 6044a 606217i bk2: 5996a 602528i bk3: 5996a 605722i bk4: 5756a 607287i bk5: 5756a 609085i bk6: 5376a 610509i bk7: 5376a 610671i bk8: 5376a 610280i bk9: 5376a 610479i bk10: 5372a 611590i bk11: 5372a 611277i bk12: 5788a 605286i bk13: 5788a 607041i bk14: 6084a 601245i bk15: 6084a 602720i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.94391
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=665304 n_nop=519796 n_act=4918 n_pre=4902 n_req=33922 n_rd=91656 n_write=44032 bw_util=0.4079
n_activity=464537 dram_eff=0.5842
bk0: 6044a 602775i bk1: 6044a 605811i bk2: 6000a 603638i bk3: 6000a 606908i bk4: 5756a 608314i bk5: 5756a 607502i bk6: 5376a 610116i bk7: 5376a 610423i bk8: 5312a 610847i bk9: 5312a 611725i bk10: 5472a 609615i bk11: 5472a 610433i bk12: 5784a 606357i bk13: 5784a 606087i bk14: 6084a 601894i bk15: 6084a 602827i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.92077
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents
MSHR: tag=0xc01eec80, atomic=0 1 entries : 0x7fe0d153cee0 :  mf: uid=5142596, sid03:w10, part=8, addr=0xc01eec80, load , size=128, unknown  status = IN_PARTITION_DRAM (2135501), 

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=665304 n_nop=520047 n_act=4863 n_pre=4847 n_req=33887 n_rd=91579 n_write=43968 bw_util=0.4075
n_activity=464447 dram_eff=0.5837
bk0: 6048a 603613i bk1: 6044a 606388i bk2: 6000a 604248i bk3: 6000a 605679i bk4: 5716a 608198i bk5: 5715a 609962i bk6: 5376a 610562i bk7: 5376a 610830i bk8: 5312a 611810i bk9: 5312a 612353i bk10: 5472a 610199i bk11: 5472a 610777i bk12: 5784a 605470i bk13: 5784a 606261i bk14: 6084a 602392i bk15: 6084a 603603i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.94967
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=665304 n_nop=519944 n_act=4912 n_pre=4896 n_req=33888 n_rd=91584 n_write=43968 bw_util=0.4075
n_activity=465188 dram_eff=0.5828
bk0: 6144a 601211i bk1: 6144a 603298i bk2: 6000a 605012i bk3: 6000a 605316i bk4: 5716a 609111i bk5: 5716a 609454i bk6: 5376a 609799i bk7: 5376a 610908i bk8: 5312a 611723i bk9: 5312a 612572i bk10: 5472a 609659i bk11: 5472a 612124i bk12: 5784a 606715i bk13: 5784a 605988i bk14: 5988a 602842i bk15: 5988a 604203i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.91311
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents
MSHR: tag=0xc01eee80, atomic=0 1 entries : 0x7fe0d14d7c80 :  mf: uid=5142594, sid03:w11, part=10, addr=0xc01eee80, load , size=128, unknown  status = IN_PARTITION_DRAM (2135496), 

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=665304 n_nop=519982 n_act=4825 n_pre=4809 n_req=33922 n_rd=91656 n_write=44032 bw_util=0.4079
n_activity=465999 dram_eff=0.5824
bk0: 6144a 602135i bk1: 6144a 603699i bk2: 6000a 604186i bk3: 6000a 604934i bk4: 5720a 607840i bk5: 5720a 609701i bk6: 5376a 610291i bk7: 5376a 611174i bk8: 5312a 611197i bk9: 5312a 613666i bk10: 5404a 610469i bk11: 5404a 612638i bk12: 5884a 605279i bk13: 5884a 606083i bk14: 5988a 603543i bk15: 5988a 603815i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.94336

========= L2 cache stats =========
L2_cache_bank[0]: Access = 16960, Miss = 11449, Miss_rate = 0.675, Pending_hits = 234, Reservation_fails = 0
L2_cache_bank[1]: Access = 16924, Miss = 11447, Miss_rate = 0.676, Pending_hits = 1354, Reservation_fails = 1
L2_cache_bank[2]: Access = 16932, Miss = 11452, Miss_rate = 0.676, Pending_hits = 178, Reservation_fails = 4
L2_cache_bank[3]: Access = 16912, Miss = 11451, Miss_rate = 0.677, Pending_hits = 1351, Reservation_fails = 0
L2_cache_bank[4]: Access = 16920, Miss = 11455, Miss_rate = 0.677, Pending_hits = 180, Reservation_fails = 0
L2_cache_bank[5]: Access = 16916, Miss = 11455, Miss_rate = 0.677, Pending_hits = 1325, Reservation_fails = 4
L2_cache_bank[6]: Access = 16900, Miss = 11452, Miss_rate = 0.678, Pending_hits = 185, Reservation_fails = 0
L2_cache_bank[7]: Access = 16900, Miss = 11452, Miss_rate = 0.678, Pending_hits = 1343, Reservation_fails = 0
L2_cache_bank[8]: Access = 16944, Miss = 11457, Miss_rate = 0.676, Pending_hits = 210, Reservation_fails = 1
L2_cache_bank[9]: Access = 16948, Miss = 11457, Miss_rate = 0.676, Pending_hits = 1365, Reservation_fails = 0
L2_cache_bank[10]: Access = 16940, Miss = 11452, Miss_rate = 0.676, Pending_hits = 204, Reservation_fails = 0
L2_cache_bank[11]: Access = 16932, Miss = 11453, Miss_rate = 0.676, Pending_hits = 1364, Reservation_fails = 0
L2_cache_bank[12]: Access = 16924, Miss = 11449, Miss_rate = 0.676, Pending_hits = 209, Reservation_fails = 2
L2_cache_bank[13]: Access = 16932, Miss = 11448, Miss_rate = 0.676, Pending_hits = 1358, Reservation_fails = 0
L2_cache_bank[14]: Access = 16956, Miss = 11457, Miss_rate = 0.676, Pending_hits = 198, Reservation_fails = 0
L2_cache_bank[15]: Access = 16956, Miss = 11457, Miss_rate = 0.676, Pending_hits = 1373, Reservation_fails = 0
L2_cache_bank[16]: Access = 16936, Miss = 11448, Miss_rate = 0.676, Pending_hits = 206, Reservation_fails = 0
L2_cache_bank[17]: Access = 16928, Miss = 11447, Miss_rate = 0.676, Pending_hits = 1348, Reservation_fails = 0
L2_cache_bank[18]: Access = 16928, Miss = 11448, Miss_rate = 0.676, Pending_hits = 192, Reservation_fails = 0
L2_cache_bank[19]: Access = 16936, Miss = 11448, Miss_rate = 0.676, Pending_hits = 1333, Reservation_fails = 0
L2_cache_bank[20]: Access = 16956, Miss = 11457, Miss_rate = 0.676, Pending_hits = 179, Reservation_fails = 2
L2_cache_bank[21]: Access = 16956, Miss = 11457, Miss_rate = 0.676, Pending_hits = 1332, Reservation_fails = 0
L2_total_cache_accesses = 372536
L2_total_cache_misses = 251948
L2_total_cache_miss_rate = 0.6763
L2_total_cache_pending_hits = 17021
L2_total_cache_reservation_fails = 14
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 103474
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 16628
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 130970
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 120960
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 14
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 93
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 366
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 251072
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 120960
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.035
L2_cache_fill_port_util = 0.128

icnt_total_pkts_mem_to_simt=1197344
icnt_total_pkts_simt_to_mem=856376
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.51163
	minimum = 6
	maximum = 45
Network latency average = 8.38533
	minimum = 6
	maximum = 42
Slowest packet = 652883
Flit latency average = 6.82995
	minimum = 6
	maximum = 38
Slowest flit = 1799423
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0236175
	minimum = 0.0186892 (at node 0)
	maximum = 0.0280338 (at node 3)
Accepted packet rate average = 0.0236175
	minimum = 0.0186892 (at node 0)
	maximum = 0.0280338 (at node 3)
Injected flit rate average = 0.0650933
	minimum = 0.0430665 (at node 0)
	maximum = 0.0862853 (at node 42)
Accepted flit rate average= 0.0650933
	minimum = 0.0599274 (at node 0)
	maximum = 0.0898911 (at node 3)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.079 (8 samples)
	minimum = 6 (8 samples)
	maximum = 266.25 (8 samples)
Network latency average = 9.37621 (8 samples)
	minimum = 6 (8 samples)
	maximum = 212.75 (8 samples)
Flit latency average = 8.08609 (8 samples)
	minimum = 6 (8 samples)
	maximum = 209.625 (8 samples)
Fragmentation average = 0.0659648 (8 samples)
	minimum = 0 (8 samples)
	maximum = 160.625 (8 samples)
Injected packet rate average = 0.0214247 (8 samples)
	minimum = 0.0169558 (8 samples)
	maximum = 0.0254257 (8 samples)
Accepted packet rate average = 0.0214247 (8 samples)
	minimum = 0.0169558 (8 samples)
	maximum = 0.0254257 (8 samples)
Injected flit rate average = 0.059053 (8 samples)
	minimum = 0.039051 (8 samples)
	maximum = 0.0783993 (8 samples)
Accepted flit rate average = 0.059053 (8 samples)
	minimum = 0.0543965 (8 samples)
	maximum = 0.0815551 (8 samples)
Injected packet size average = 2.75631 (8 samples)
Accepted packet size average = 2.75631 (8 samples)
Hops average = 1 (8 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 19 min, 51 sec (1191 sec)
gpgpu_simulation_rate = 193779 (inst/sec)
gpgpu_simulation_rate = 1793 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 9 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 9: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 9 
gpu_sim_cycle = 38860
gpu_sim_insn = 28848876
gpu_ipc =     742.3797
gpu_tot_sim_cycle = 2396512
gpu_tot_sim_insn = 259639884
gpu_tot_ipc =     108.3407
gpu_tot_issued_cta = 576
max_total_param_size = 0
gpu_stall_dramfull = 63666
gpu_stall_icnt2sh    = 8224
partiton_reqs_in_parallel = 854920
partiton_reqs_in_parallel_total    = 7818978
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       3.6194
partiton_reqs_in_parallel_util = 854920
partiton_reqs_in_parallel_util_total    = 7818978
gpu_sim_cycle_parition_util = 38860
gpu_tot_sim_cycle_parition_util    = 357359
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.8917
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 372536
L2_BW  =     113.4286 GB/Sec
L2_BW_total  =      16.5734 GB/Sec
gpu_total_sim_rate=198047

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 5213052
	L1I_total_cache_misses = 3568
	L1I_total_cache_miss_rate = 0.0007
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 16128
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.1012
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 14496
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 5209484
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3568
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 16128
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 5213052
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
43442, 41749, 41822, 43358, 43449, 41772, 41824, 43313, 9665, 9273, 9308, 6019, 
gpgpu_n_tot_thrd_icount = 299874816
gpgpu_n_tot_w_icount = 9371088
gpgpu_n_stall_shd_mem = 132779
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 282456
gpgpu_n_mem_write_global = 136080
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 6895872
gpgpu_n_store_insn = 4286520
gpgpu_n_shmem_insn = 28397592
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 516096
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 16671
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 114664
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:273789	W0_Idle:267383	W0_Scoreboard:12579639	W1:544320	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:3673620	W32:5153148
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2259648 {8:282456,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 18506880 {136:136080,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 31882176 {40:68040,136:214416,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1088640 {8:136080,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 1746 
maxdqlatency = 0 
maxmflatency = 12576 
averagemflatency = 389 
max_icnt2mem_latency = 11626 
max_icnt2sh_latency = 2396511 
mrq_lat_table:194978 	30077 	19465 	42755 	51770 	38455 	19547 	10786 	8150 	3481 	68 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	238665 	165501 	2476 	2414 	2885 	3725 	2898 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	11 	309902 	11425 	504 	147 	84505 	213 	576 	1316 	2378 	2522 	3488 	2053 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	235855 	45849 	780 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	7084 	11629 	29006 	58121 	30240 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	555 	173 	5 	11 	6 	7 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:     12320     12386     13222     13102     13189     13282     11480     11902     12744     13235     12216     12126     11552     11961     12361     12752 
dram[1]:     12329     12238     13207     13104     13222     13223     11320     11987     12744     13234     12145     12048     11736     12172     12299     12647 
dram[2]:     12322     12755     13210     12862     13152     13248     11411     12026     12744     13224     12143     12020     11647     11907     12390     12756 
dram[3]:     12384     12629     13224     12937     13154     13147     11292     11892     12745     13222     12142     12380     11597     11992     12302     12687 
dram[4]:     12353     12654     13141     12728     13168     13178     11373     11999     12746     13226     12230     12553     11601     11939     12434     12738 
dram[5]:     12343     12599     13205     13151     13193     13144     11261     11908     12745     13231     12225     12479     11524     12031     12315     12713 
dram[6]:     12483     12729     13083     12941     13213     13238     11161     11967     12744     13229     12219     12589     11713     11620     12364     12652 
dram[7]:     12414     12646     13281     13262     13202     13083     11294     11820     12749     13236     12315     12206     11629     11544     12371     12764 
dram[8]:     12474     12822     13058     13095     13202     13322     11317     11918     12748     13230     12154     12181     11642     11607     12297     12614 
dram[9]:     12338     12653     13078     13135     13177     13270     11422     11877     12744     13238     12040     11964     11563     11511     12413     12672 
dram[10]:     12447     12821     13095     13122     13289     13408     11110     12030     12744     13233     12239     12259     11716     12212     12337     12447 
average row accesses per activate:
dram[0]:  7.836420  7.833333  7.777090  7.589124  6.973451  7.296296  7.863309  7.978102  7.852113  7.824562  7.268852  7.151613  7.769716  7.815873  7.333333  7.595238 
dram[1]:  7.618618  7.618618  7.250738  7.609907  6.894587  7.034883  8.096296  7.863309  7.793706  7.454850  7.211039  7.118590  8.078689  7.847134  7.209040  7.066482 
dram[2]:  7.854546  7.902439  7.337314  7.516819  7.138643  6.875000  7.974452  8.033089  8.259259  7.824562  7.234528  7.073248  7.772871  7.652174  7.300292  7.300292 
dram[3]:  8.125392  7.737313  7.849840  7.606811  6.974063  6.797753  8.036765  7.697183  7.533784  7.124600  6.875776  6.875776  7.872204  7.466667  7.053521  6.677333 
dram[4]:  7.760479  8.202532  7.378378  7.121739  7.356037  7.113772  7.777778  8.000000  8.021583  7.408638  7.429530  7.331126  7.769716  7.696875  7.502994  7.414201 
dram[5]:  7.806154  7.952978  7.791277  7.889590  6.808023  6.636871  8.358209  7.832168  7.101911  7.263844  7.235294  7.099359  8.349153  7.696875  6.846994  6.664894 
dram[6]:  7.833333  7.734756  7.601824  7.555891  7.184848  7.228659  8.175182  7.887324  7.636986  7.263844  7.282895  7.188312  7.322188  7.671975  7.214085  7.234463 
dram[7]:  7.952978  8.003155  7.942857  7.746130  7.295384  6.892442  8.235294  7.943263  6.943038  6.750769  7.295820  7.180380  7.693291  7.525000  7.074585  7.035714 
dram[8]:  7.421052  7.687879  7.892745  7.746130  6.976261  7.346875  8.484848  8.000000  7.264901  7.289037  7.226115  7.226115  7.501558  7.717949  7.275568  7.576923 
dram[9]:  7.534883  7.902439  7.993610  7.651376  7.145896  7.167683  8.358209  8.175182  7.359060  7.097087  7.343042  7.090625  7.274924  7.296970  7.042135  7.162857 
dram[10]:  8.202532  8.000000  7.746130  7.746130  7.020895  7.214724  8.888889  8.358209  7.310000  7.143322  7.294117  7.063291  7.672897  7.649068  7.162857  7.417160 
average row locality = 419532/55963 = 7.496596
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1702      1701      1688      1688      1611      1611      1493      1493      1510      1510      1505      1505      1663      1662      1708      1708 
dram[1]:      1700      1700      1661      1661      1640      1640      1493      1493      1509      1509      1509      1509      1664      1664      1708      1707 
dram[2]:      1728      1728      1661      1661      1640      1640      1492      1492      1510      1510      1509      1509      1664      1664      1683      1683 
dram[3]:      1728      1728      1660      1660      1640      1640      1493      1493      1510      1510      1506      1506      1664      1664      1683      1683 
dram[4]:      1728      1728      1660      1660      1618      1618      1520      1520      1510      1510      1506      1506      1663      1663      1685      1685 
dram[5]:      1700      1700      1682      1682      1618      1618      1520      1520      1510      1510      1506      1507      1663      1663      1685      1685 
dram[6]:      1701      1700      1682      1682      1613      1613      1520      1520      1510      1510      1506      1506      1636      1636      1713      1713 
dram[7]:      1700      1700      1683      1683      1613      1613      1520      1520      1492      1492      1534      1534      1635      1635      1713      1713 
dram[8]:      1701      1700      1683      1683      1602      1602      1520      1520      1492      1492      1534      1534      1635      1635      1713      1713 
dram[9]:      1728      1728      1683      1683      1602      1602      1520      1520      1491      1491      1534      1534      1635      1635      1686      1686 
dram[10]:      1728      1728      1683      1683      1603      1603      1520      1520      1491      1491      1515      1515      1663      1663      1686      1686 
total reads: 283452
bank skew: 1728/1491 = 1.16
chip skew: 25780/25758 = 1.00
number of total write accesses:
dram[0]:       837       837       824       824       753       753       693       693       720       720       712       712       800       800       844       844 
dram[1]:       837       837       797       797       780       780       693       693       720       720       712       712       800       800       844       844 
dram[2]:       864       864       797       797       780       780       693       693       720       720       712       712       800       800       821       821 
dram[3]:       864       864       797       797       780       780       693       693       720       720       708       708       800       800       821       821 
dram[4]:       864       864       797       797       758       758       720       720       720       720       708       708       800       800       821       821 
dram[5]:       837       837       819       819       758       758       720       720       720       720       708       708       800       800       821       821 
dram[6]:       837       837       819       819       758       758       720       720       720       720       708       708       773       773       848       848 
dram[7]:       837       837       819       819       758       758       720       720       702       702       735       735       773       773       848       848 
dram[8]:       837       837       819       819       749       749       720       720       702       702       735       735       773       773       848       848 
dram[9]:       864       864       819       819       749       749       720       720       702       702       735       735       773       773       821       821 
dram[10]:       864       864       819       819       749       749       720       720       702       702       717       717       800       800       821       821 
total reads: 136080
bank skew: 864/693 = 1.25
chip skew: 12384/12366 = 1.00
average mf latency per bank:
dram[0]:        404       335       415       336       443       350       399       341       411       331       491       374       473       370       416       351
dram[1]:        395       331       418       337       446       349       397       340       412       332       490       374       470       366       413       348
dram[2]:        401       335       415       337       442       348       399       341       409       331       487       373       472       368       415       346
dram[3]:        399       333       419       339       446       351       395       340       411       332       493       379       471       367       409       346
dram[4]:        399       332       419       339       440       347       399       340       411       330       492       381       472       367       412       343
dram[5]:        395       333       420       339       444       351       396       341       410       331       494       380       472       365       409       345
dram[6]:        393       330       419       339       441       347       397       341       411       330       491       380       470       371       415       345
dram[7]:        396       332       415       335       441       351       396       339       407       323       491       375       467       371       409       346
dram[8]:        392       329       426       342       447       350       401       338       405       327       489       375       471       371       413       346
dram[9]:        400       334       423       337       443       351       397       338       407       323       489       375       472       370       410       345
dram[10]:        398       331       424       342       445       348       399       339       407       326       500       377       469       368       412       349
maximum mf latency per bank:
dram[0]:      11357     11071     10898     10728     10527     10192      9611      9523      9784      9442     12391     11982     12459     12069     11706     11388
dram[1]:      11359     10741     11096     10859     10363     10101      9818      9490      9978      9657     12370     11880     12502     12026     11745     11446
dram[2]:      11270     10946     10744     10533     10665     10301      9641      9456      9700      9469     12409     11999     12474     12074     11639     11346
dram[3]:      11916     11351     11179     10947     10236     10123      9840      9429     10061      9724     12354     11883     12387     11909     11657     11360
dram[4]:      11328     11216     10802     10317     10672     10184      9732      9435      9823      9386     12365     11953     12576     12107     11547     11249
dram[5]:      11698     11378     11251     10994     10191      9851      9623      9396     10030      9635     12372     11971     12540     11949     11533     11359
dram[6]:      10939     10646     11186     10838     10538     10078      9580      9364      9717      9295     12457     12047     12327     11837     11636     11229
dram[7]:      11689     11219     11209     11003      9999      9710      9640      9384      9584      9456     12446     12028     12091     11620     11708     11310
dram[8]:      11074     10497     10984     10759     10702     10241      9661      9329      9400      8914     12496     12103     12215     11831     11540     11213
dram[9]:      11178     10787     10937     10568     10599     10236      9752      9396      9764      9346     12429     11956     12090     11605     11662     11458
dram[10]:      11196     10921     11179     10845     10574     10242      9946      9626      9395      8925     12435     11953     12503     11873     11812     11321
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=737460 n_nop=574944 n_act=5018 n_pre=5002 n_req=38124 n_rd=103032 n_write=49464 bw_util=0.4136
n_activity=521549 dram_eff=0.5848
bk0: 6808a 668909i bk1: 6804a 671574i bk2: 6752a 670096i bk3: 6752a 671835i bk4: 6444a 674886i bk5: 6444a 676631i bk6: 5972a 678175i bk7: 5972a 679170i bk8: 6040a 677891i bk9: 6040a 678008i bk10: 6020a 678748i bk11: 6020a 679744i bk12: 6652a 671022i bk13: 6648a 670979i bk14: 6832a 668268i bk15: 6832a 668969i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.8644
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents
MSHR: tag=0xc03ee880, atomic=0 1 entries : 0x7fe0d1bb06d0 :  mf: uid=5785239, sid11:w08, part=1, addr=0xc03ee880, load , size=128, unknown  status = IN_PARTITION_DRAM (2396507), 

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=737460 n_nop=574724 n_act=5110 n_pre=5094 n_req=38133 n_rd=103068 n_write=49464 bw_util=0.4137
n_activity=521291 dram_eff=0.5852
bk0: 6800a 669434i bk1: 6800a 670514i bk2: 6644a 668767i bk3: 6644a 672638i bk4: 6560a 671592i bk5: 6560a 673335i bk6: 5972a 677859i bk7: 5972a 678322i bk8: 6036a 677907i bk9: 6036a 678622i bk10: 6036a 677432i bk11: 6036a 678937i bk12: 6656a 669744i bk13: 6656a 671685i bk14: 6832a 666556i bk15: 6828a 667980i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.86308
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=737460 n_nop=574768 n_act=5058 n_pre=5042 n_req=38148 n_rd=103096 n_write=49496 bw_util=0.4138
n_activity=520540 dram_eff=0.5863
bk0: 6912a 668073i bk1: 6912a 670394i bk2: 6644a 670199i bk3: 6644a 672693i bk4: 6560a 672700i bk5: 6560a 674024i bk6: 5968a 677924i bk7: 5968a 679693i bk8: 6040a 677879i bk9: 6040a 678521i bk10: 6036a 677822i bk11: 6036a 680004i bk12: 6656a 669863i bk13: 6656a 672213i bk14: 6732a 668527i bk15: 6732a 669226i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.86963
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=737460 n_nop=574590 n_act=5175 n_pre=5159 n_req=38134 n_rd=103072 n_write=49464 bw_util=0.4137
n_activity=518967 dram_eff=0.5878
bk0: 6912a 667565i bk1: 6912a 668429i bk2: 6640a 670019i bk3: 6640a 672078i bk4: 6560a 673210i bk5: 6560a 672908i bk6: 5972a 677244i bk7: 5972a 678247i bk8: 6040a 676811i bk9: 6040a 677267i bk10: 6024a 678504i bk11: 6024a 678591i bk12: 6656a 670288i bk13: 6656a 669917i bk14: 6732a 668457i bk15: 6732a 669460i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.82864
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=737460 n_nop=574770 n_act=5041 n_pre=5025 n_req=38156 n_rd=103120 n_write=49504 bw_util=0.4139
n_activity=521197 dram_eff=0.5857
bk0: 6912a 668253i bk1: 6912a 671018i bk2: 6640a 670551i bk3: 6640a 671535i bk4: 6472a 674070i bk5: 6472a 674896i bk6: 6080a 675701i bk7: 6080a 677638i bk8: 6040a 678470i bk9: 6040a 677699i bk10: 6024a 679252i bk11: 6024a 679561i bk12: 6652a 669721i bk13: 6652a 671387i bk14: 6740a 668837i bk15: 6740a 671692i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.85392
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=737460 n_nop=574658 n_act=5139 n_pre=5123 n_req=38135 n_rd=103076 n_write=49464 bw_util=0.4137
n_activity=519456 dram_eff=0.5873
bk0: 6800a 668454i bk1: 6800a 669635i bk2: 6728a 670776i bk3: 6728a 671055i bk4: 6472a 673303i bk5: 6472a 673911i bk6: 6080a 677633i bk7: 6080a 676660i bk8: 6040a 675933i bk9: 6040a 676673i bk10: 6024a 678000i bk11: 6028a 677617i bk12: 6652a 670602i bk13: 6652a 671524i bk14: 6740a 669070i bk15: 6740a 670468i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.85864
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=737460 n_nop=574786 n_act=5091 n_pre=5075 n_req=38127 n_rd=103044 n_write=49464 bw_util=0.4136
n_activity=520353 dram_eff=0.5862
bk0: 6804a 669563i bk1: 6800a 672034i bk2: 6728a 668249i bk3: 6728a 671736i bk4: 6452a 673652i bk5: 6452a 675634i bk6: 6080a 676659i bk7: 6080a 677199i bk8: 6040a 676521i bk9: 6040a 677171i bk10: 6024a 678095i bk11: 6024a 677891i bk12: 6544a 670489i bk13: 6544a 673302i bk14: 6852a 666700i bk15: 6852a 667865i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.86327
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents
MSHR: tag=0xc03eee80, atomic=0 1 entries : 0x7fe0e49b7ff0 :  mf: uid=5785240, sid11:w11, part=7, addr=0xc03eee80, load , size=128, unknown  status = IN_PARTITION_DRAM (2396511), 

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=737460 n_nop=574574 n_act=5124 n_pre=5108 n_req=38164 n_rd=103118 n_write=49536 bw_util=0.414
n_activity=519978 dram_eff=0.5872
bk0: 6800a 668417i bk1: 6800a 672124i bk2: 6732a 669813i bk3: 6730a 673359i bk4: 6452a 674775i bk5: 6452a 674126i bk6: 6080a 676457i bk7: 6080a 676918i bk8: 5968a 676982i bk9: 5968a 678177i bk10: 6136a 676123i bk11: 6136a 677128i bk12: 6540a 671616i bk13: 6540a 671723i bk14: 6852a 667130i bk15: 6852a 668076i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.83945
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=737460 n_nop=574842 n_act=5067 n_pre=5051 n_req=38125 n_rd=103036 n_write=49464 bw_util=0.4136
n_activity=520485 dram_eff=0.586
bk0: 6804a 669600i bk1: 6800a 672229i bk2: 6732a 669925i bk3: 6732a 671859i bk4: 6408a 675063i bk5: 6408a 676983i bk6: 6080a 676857i bk7: 6080a 677364i bk8: 5968a 678190i bk9: 5968a 679036i bk10: 6136a 676519i bk11: 6136a 677413i bk12: 6540a 670764i bk13: 6540a 672007i bk14: 6852a 667738i bk15: 6852a 668823i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.87433
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=737460 n_nop=574752 n_act=5114 n_pre=5098 n_req=38124 n_rd=103032 n_write=49464 bw_util=0.4136
n_activity=521442 dram_eff=0.5849
bk0: 6912a 666885i bk1: 6912a 669038i bk2: 6732a 671146i bk3: 6732a 671722i bk4: 6408a 675567i bk5: 6408a 676305i bk6: 6080a 676006i bk7: 6080a 677253i bk8: 5964a 678197i bk9: 5964a 679161i bk10: 6136a 676280i bk11: 6136a 679160i bk12: 6540a 672196i bk13: 6540a 672095i bk14: 6744a 668027i bk15: 6744a 670021i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.82733
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=737460 n_nop=574774 n_act=5027 n_pre=5011 n_req=38162 n_rd=103112 n_write=49536 bw_util=0.414
n_activity=521908 dram_eff=0.585
bk0: 6912a 667827i bk1: 6912a 669185i bk2: 6732a 669592i bk3: 6732a 670935i bk4: 6412a 674490i bk5: 6412a 676126i bk6: 6080a 676374i bk7: 6080a 677592i bk8: 5964a 677404i bk9: 5964a 680247i bk10: 6060a 676832i bk11: 6060a 679312i bk12: 6652a 670646i bk13: 6652a 671552i bk14: 6744a 668949i bk15: 6744a 669250i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.86128

========= L2 cache stats =========
L2_cache_bank[0]: Access = 19073, Miss = 12880, Miss_rate = 0.675, Pending_hits = 237, Reservation_fails = 0
L2_cache_bank[1]: Access = 19036, Miss = 12878, Miss_rate = 0.677, Pending_hits = 1357, Reservation_fails = 1
L2_cache_bank[2]: Access = 19045, Miss = 12884, Miss_rate = 0.677, Pending_hits = 180, Reservation_fails = 4
L2_cache_bank[3]: Access = 19026, Miss = 12883, Miss_rate = 0.677, Pending_hits = 1354, Reservation_fails = 0
L2_cache_bank[4]: Access = 19035, Miss = 12887, Miss_rate = 0.677, Pending_hits = 183, Reservation_fails = 0
L2_cache_bank[5]: Access = 19031, Miss = 12887, Miss_rate = 0.677, Pending_hits = 1328, Reservation_fails = 4
L2_cache_bank[6]: Access = 19013, Miss = 12884, Miss_rate = 0.678, Pending_hits = 187, Reservation_fails = 0
L2_cache_bank[7]: Access = 19012, Miss = 12884, Miss_rate = 0.678, Pending_hits = 1346, Reservation_fails = 0
L2_cache_bank[8]: Access = 19058, Miss = 12890, Miss_rate = 0.676, Pending_hits = 212, Reservation_fails = 1
L2_cache_bank[9]: Access = 19063, Miss = 12890, Miss_rate = 0.676, Pending_hits = 1368, Reservation_fails = 0
L2_cache_bank[10]: Access = 19054, Miss = 12884, Miss_rate = 0.676, Pending_hits = 207, Reservation_fails = 0
L2_cache_bank[11]: Access = 19045, Miss = 12885, Miss_rate = 0.677, Pending_hits = 1367, Reservation_fails = 0
L2_cache_bank[12]: Access = 19036, Miss = 12881, Miss_rate = 0.677, Pending_hits = 213, Reservation_fails = 2
L2_cache_bank[13]: Access = 19045, Miss = 12880, Miss_rate = 0.676, Pending_hits = 1362, Reservation_fails = 0
L2_cache_bank[14]: Access = 19072, Miss = 12890, Miss_rate = 0.676, Pending_hits = 200, Reservation_fails = 0
L2_cache_bank[15]: Access = 19072, Miss = 12890, Miss_rate = 0.676, Pending_hits = 1376, Reservation_fails = 0
L2_cache_bank[16]: Access = 19050, Miss = 12880, Miss_rate = 0.676, Pending_hits = 209, Reservation_fails = 0
L2_cache_bank[17]: Access = 19041, Miss = 12879, Miss_rate = 0.676, Pending_hits = 1351, Reservation_fails = 0
L2_cache_bank[18]: Access = 19040, Miss = 12879, Miss_rate = 0.676, Pending_hits = 195, Reservation_fails = 0
L2_cache_bank[19]: Access = 19049, Miss = 12879, Miss_rate = 0.676, Pending_hits = 1336, Reservation_fails = 0
L2_cache_bank[20]: Access = 19072, Miss = 12889, Miss_rate = 0.676, Pending_hits = 182, Reservation_fails = 2
L2_cache_bank[21]: Access = 19072, Miss = 12889, Miss_rate = 0.676, Pending_hits = 1335, Reservation_fails = 0
L2_total_cache_accesses = 419040
L2_total_cache_misses = 283452
L2_total_cache_miss_rate = 0.6764
L2_total_cache_pending_hits = 17085
L2_total_cache_reservation_fails = 14
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 118410
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 16692
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 147354
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 136080
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 14
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 93
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 366
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 282456
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 136080
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.036
L2_cache_fill_port_util = 0.130

icnt_total_pkts_mem_to_simt=1346704
icnt_total_pkts_simt_to_mem=963360
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.59379
	minimum = 6
	maximum = 58
Network latency average = 8.4639
	minimum = 6
	maximum = 55
Slowest packet = 746035
Flit latency average = 6.94042
	minimum = 6
	maximum = 51
Slowest flit = 2299778
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0239347
	minimum = 0.0189403 (at node 0)
	maximum = 0.0284104 (at node 11)
Accepted packet rate average = 0.0239347
	minimum = 0.0189403 (at node 0)
	maximum = 0.0284104 (at node 11)
Injected flit rate average = 0.0659677
	minimum = 0.043645 (at node 0)
	maximum = 0.0874444 (at node 42)
Accepted flit rate average= 0.0659677
	minimum = 0.0607324 (at node 0)
	maximum = 0.0910986 (at node 11)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 9.91401 (9 samples)
	minimum = 6 (9 samples)
	maximum = 243.111 (9 samples)
Network latency average = 9.27484 (9 samples)
	minimum = 6 (9 samples)
	maximum = 195.222 (9 samples)
Flit latency average = 7.9588 (9 samples)
	minimum = 6 (9 samples)
	maximum = 192 (9 samples)
Fragmentation average = 0.0586354 (9 samples)
	minimum = 0 (9 samples)
	maximum = 142.778 (9 samples)
Injected packet rate average = 0.0217036 (9 samples)
	minimum = 0.0171763 (9 samples)
	maximum = 0.0257573 (9 samples)
Accepted packet rate average = 0.0217036 (9 samples)
	minimum = 0.0171763 (9 samples)
	maximum = 0.0257573 (9 samples)
Injected flit rate average = 0.0598213 (9 samples)
	minimum = 0.0395615 (9 samples)
	maximum = 0.0794043 (9 samples)
Accepted flit rate average = 0.0598213 (9 samples)
	minimum = 0.0551005 (9 samples)
	maximum = 0.0826155 (9 samples)
Injected packet size average = 2.75629 (9 samples)
Accepted packet size average = 2.75629 (9 samples)
Hops average = 1 (9 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 21 min, 51 sec (1311 sec)
gpgpu_simulation_rate = 198047 (inst/sec)
gpgpu_simulation_rate = 1828 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 17 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 10: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 10 
gpu_sim_cycle = 39192
gpu_sim_insn = 28848876
gpu_ipc =     736.0909
gpu_tot_sim_cycle = 2657854
gpu_tot_sim_insn = 288488760
gpu_tot_ipc =     108.5420
gpu_tot_issued_cta = 640
max_total_param_size = 0
gpu_stall_dramfull = 63666
gpu_stall_icnt2sh    = 8713
partiton_reqs_in_parallel = 862224
partiton_reqs_in_parallel_total    = 8673898
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       3.5879
partiton_reqs_in_parallel_util = 862224
partiton_reqs_in_parallel_util_total    = 8673898
gpu_sim_cycle_parition_util = 39192
gpu_tot_sim_cycle_parition_util    = 396219
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9014
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 419040
L2_BW  =     112.4677 GB/Sec
L2_BW_total  =      16.6022 GB/Sec
gpu_total_sim_rate=201318

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 5792280
	L1I_total_cache_misses = 3568
	L1I_total_cache_miss_rate = 0.0006
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 17920
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0911
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 16288
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 5788712
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3568
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 17920
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 5792280
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
48268, 46389, 46468, 48169, 48275, 46414, 46470, 48124, 9665, 9273, 9308, 6019, 
gpgpu_n_tot_thrd_icount = 333194240
gpgpu_n_tot_w_icount = 10412320
gpgpu_n_stall_shd_mem = 132808
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 313840
gpgpu_n_mem_write_global = 151200
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 7662080
gpgpu_n_store_insn = 4762800
gpgpu_n_shmem_insn = 31552880
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 573440
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 16700
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 114664
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:304068	W0_Idle:282546	W0_Scoreboard:13724909	W1:604800	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:4081800	W32:5725720
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2510720 {8:313840,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 20563200 {136:151200,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 35424640 {40:75600,136:238240,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1209600 {8:151200,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 1746 
maxdqlatency = 0 
maxmflatency = 12576 
averagemflatency = 373 
max_icnt2mem_latency = 11626 
max_icnt2sh_latency = 2657853 
mrq_lat_table:214793 	32600 	21522 	48560 	58924 	43716 	22269 	12062 	8161 	3481 	68 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	267371 	183288 	2487 	2414 	2885 	3725 	2898 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	13 	353807 	13495 	515 	147 	85021 	213 	576 	1316 	2378 	2522 	3488 	2053 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	262427 	50589 	852 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	7084 	11629 	29006 	58121 	45360 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	632 	174 	5 	11 	6 	7 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:     12320     12386     13222     13102     13189     13282     11480     11902     12744     13235     12216     12126     11552     11961     12361     12752 
dram[1]:     12329     12238     13207     13104     13222     13223     11320     11987     12744     13234     12145     12048     11736     12172     12299     12647 
dram[2]:     12322     12755     13210     12862     13152     13248     11411     12026     12744     13224     12143     12020     11647     11907     12390     12756 
dram[3]:     12384     12629     13224     12937     13154     13147     11292     11892     12745     13222     12142     12380     11597     11992     12302     12687 
dram[4]:     12353     12654     13141     12728     13168     13178     11373     11999     12746     13226     12230     12553     11601     11939     12434     12738 
dram[5]:     12343     12599     13205     13151     13193     13144     11261     11908     12745     13231     12225     12479     11524     12031     12315     12713 
dram[6]:     12483     12729     13083     12941     13213     13238     11161     11967     12744     13229     12219     12589     11713     11620     12364     12652 
dram[7]:     12414     12646     13281     13262     13202     13083     11294     11820     12749     13236     12315     12206     11629     11544     12371     12764 
dram[8]:     12474     12822     13058     13095     13202     13322     11317     11918     12748     13230     12154     12181     11642     11607     12297     12614 
dram[9]:     12338     12653     13078     13135     13177     13270     11422     11877     12744     13238     12040     11964     11563     11511     12413     12672 
dram[10]:     12447     12821     13095     13122     13289     13408     11110     12030     12744     13233     12239     12259     11716     12212     12337     12447 
average row accesses per activate:
dram[0]:  7.583333  7.621622  7.466667  7.310705  6.725191  6.882812  7.469136  7.562500  7.469880  7.315634  7.054286  6.877437  7.428962  7.508287  6.936275  7.110553 
dram[1]:  7.209719  7.284238  6.867168  7.229551  6.486811  6.565534  7.857143  7.562500  7.512121  7.227405  6.888579  6.738420  7.640450  7.493113  6.970443  6.849879 
dram[2]:  7.539267  7.619048  7.191601  7.345844  6.813602  6.440476  7.655063  7.559375  7.848101  7.492447  6.907821  6.775342  7.431694  7.292225  6.792176  6.792176 
dram[3]:  7.762803  7.403599  7.504109  7.151436  6.712159  6.502404  7.707006  7.423313  7.337278  6.946779  6.501319  6.501319  7.597765  7.176781  6.759124  6.386207 
dram[4]:  7.346939  7.826087  7.077519  6.934177  6.687657  6.637500  7.337278  7.654321  7.701863  7.188406  7.100864  7.019943  7.388587  7.250667  6.984925  6.813725 
dram[5]:  7.477454  7.517334  7.397878  7.477212  6.555555  6.413043  8.000000  7.560976  6.888889  7.065527  6.863510  6.753425  7.997059  7.449315  6.619048  6.435185 
dram[6]:  7.421052  7.418421  7.206718  7.281984  6.622500  6.622500  7.848101  7.607362  7.380952  7.106017  7.019943  6.980170  6.997368  7.284932  6.845783  6.764286 
dram[7]:  7.598383  7.477454  7.560976  7.440000  6.916449  6.524631  7.898089  7.654321  6.594594  6.370757  6.975138  6.842818  7.424581  7.242507  6.732227  6.576389 
dram[8]:  7.050000  7.191327  7.479893  7.361477  6.617128  6.805699  7.898089  7.607362  7.011494  6.951567  6.955923  6.880109  7.183784  7.322314  6.929268  7.174242 
dram[9]:  7.164179  7.422680  7.685950  7.440000  6.788114  6.770618  7.798742  7.654321  6.853932  6.648501  7.092697  6.880109  7.106952  6.976378  6.653110  6.685096 
dram[10]:  7.741935  7.578948  7.479893  7.400530  6.653164  6.738461  8.322147  8.104575  7.052023  6.796658  6.880887  6.659517  7.270053  7.250667  6.917911  7.094388 
average row locality = 466156/65259 = 7.143168
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1891      1890      1880      1880      1798      1798      1650      1650      1680      1680      1679      1679      1839      1838      1895      1895 
dram[1]:      1889      1889      1850      1850      1830      1830      1650      1650      1679      1679      1683      1683      1840      1840      1895      1894 
dram[2]:      1920      1920      1850      1850      1830      1830      1649      1649      1680      1680      1683      1683      1840      1840      1868      1868 
dram[3]:      1920      1920      1849      1849      1830      1830      1650      1650      1680      1680      1679      1679      1840      1840      1868      1868 
dram[4]:      1920      1920      1849      1849      1805      1805      1680      1680      1680      1680      1679      1679      1839      1839      1870      1870 
dram[5]:      1889      1889      1874      1874      1805      1805      1680      1680      1680      1680      1679      1680      1839      1839      1870      1870 
dram[6]:      1890      1889      1874      1874      1799      1799      1680      1680      1680      1680      1679      1679      1809      1809      1901      1901 
dram[7]:      1889      1889      1875      1875      1799      1799      1680      1680      1660      1660      1710      1710      1808      1808      1901      1901 
dram[8]:      1890      1889      1875      1875      1787      1787      1680      1680      1660      1660      1710      1710      1808      1808      1901      1901 
dram[9]:      1920      1920      1875      1875      1787      1787      1680      1680      1660      1660      1710      1710      1808      1808      1871      1871 
dram[10]:      1920      1920      1875      1875      1788      1788      1680      1680      1660      1660      1689      1689      1839      1839      1871      1871 
total reads: 314956
bank skew: 1920/1649 = 1.16
chip skew: 28644/28621 = 1.00
number of total write accesses:
dram[0]:       930       930       920       920       845       845       770       770       800       800       790       790       880       880       935       935 
dram[1]:       930       930       890       890       875       875       770       770       800       800       790       790       880       880       935       935 
dram[2]:       960       960       890       890       875       875       770       770       800       800       790       790       880       880       910       910 
dram[3]:       960       960       890       890       875       875       770       770       800       800       785       785       880       880       910       910 
dram[4]:       960       960       890       890       850       850       800       800       800       800       785       785       880       880       910       910 
dram[5]:       930       930       915       915       850       850       800       800       800       800       785       785       880       880       910       910 
dram[6]:       930       930       915       915       850       850       800       800       800       800       785       785       850       850       940       940 
dram[7]:       930       930       915       915       850       850       800       800       780       780       815       815       850       850       940       940 
dram[8]:       930       930       915       915       840       840       800       800       780       780       815       815       850       850       940       940 
dram[9]:       960       960       915       915       840       840       800       800       780       780       815       815       850       850       910       910 
dram[10]:       960       960       915       915       840       840       800       800       780       780       795       795       880       880       910       910 
total reads: 151200
bank skew: 960/770 = 1.25
chip skew: 13760/13740 = 1.00
average mf latency per bank:
dram[0]:        386       323       396       324       420       335       382       329       392       321       464       358       451       357       398       338
dram[1]:        378       320       398       325       422       335       380       329       393       321       464       359       448       353       395       336
dram[2]:        383       323       396       325       418       334       382       330       391       320       461       358       450       355       396       333
dram[3]:        381       322       399       326       422       336       378       328       392       321       466       363       449       354       391       335
dram[4]:        382       321       399       327       417       333       382       328       393       319       466       365       450       354       394       331
dram[5]:        378       322       399       326       421       336       379       329       392       320       467       363       449       352       391       333
dram[6]:        376       319       399       327       418       333       380       329       393       319       465       364       448       357       396       333
dram[7]:        379       321       395       323       418       336       380       328       389       313       465       360       445       358       391       334
dram[8]:        375       318       405       329       423       335       383       326       387       316       463       359       449       358       395       334
dram[9]:        382       323       403       325       419       337       380       326       389       313       463       359       450       357       393       333
dram[10]:        381       320       403       329       421       334       382       327       389       316       473       361       447       355       394       337
maximum mf latency per bank:
dram[0]:      11357     11071     10898     10728     10527     10192      9611      9523      9784      9442     12391     11982     12459     12069     11706     11388
dram[1]:      11359     10741     11096     10859     10363     10101      9818      9490      9978      9657     12370     11880     12502     12026     11745     11446
dram[2]:      11270     10946     10744     10533     10665     10301      9641      9456      9700      9469     12409     11999     12474     12074     11639     11346
dram[3]:      11916     11351     11179     10947     10236     10123      9840      9429     10061      9724     12354     11883     12387     11909     11657     11360
dram[4]:      11328     11216     10802     10317     10672     10184      9732      9435      9823      9386     12365     11953     12576     12107     11547     11249
dram[5]:      11698     11378     11251     10994     10191      9851      9623      9396     10030      9635     12372     11971     12540     11949     11533     11359
dram[6]:      10939     10646     11186     10838     10538     10078      9580      9364      9717      9295     12457     12047     12327     11837     11636     11229
dram[7]:      11689     11219     11209     11003      9999      9710      9640      9384      9584      9456     12446     12028     12091     11620     11708     11310
dram[8]:      11074     10497     10984     10759     10702     10241      9661      9329      9400      8914     12496     12103     12215     11831     11540     11213
dram[9]:      11178     10787     10937     10568     10599     10236      9752      9396      9764      9346     12429     11956     12090     11605     11662     11458
dram[10]:      11196     10921     11179     10845     10574     10242      9946      9626      9395      8925     12435     11953     12503     11873     11812     11321
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=810232 n_nop=629128 n_act=5836 n_pre=5820 n_req=42362 n_rd=114488 n_write=54960 bw_util=0.4183
n_activity=580971 dram_eff=0.5833
bk0: 7564a 734539i bk1: 7560a 737435i bk2: 7520a 735287i bk3: 7520a 737141i bk4: 7192a 740340i bk5: 7192a 742574i bk6: 6600a 744961i bk7: 6600a 746134i bk8: 6720a 744523i bk9: 6720a 744341i bk10: 6716a 744876i bk11: 6716a 746739i bk12: 7356a 736985i bk13: 7352a 737437i bk14: 7580a 733570i bk15: 7580a 734224i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.80181
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=810232 n_nop=628864 n_act=5950 n_pre=5934 n_req=42371 n_rd=114524 n_write=54960 bw_util=0.4184
n_activity=580960 dram_eff=0.5835
bk0: 7556a 734388i bk1: 7556a 736483i bk2: 7400a 734305i bk3: 7400a 738250i bk4: 7320a 737176i bk5: 7320a 739275i bk6: 6600a 744181i bk7: 6600a 745002i bk8: 6716a 744218i bk9: 6716a 745281i bk10: 6732a 743835i bk11: 6732a 745776i bk12: 7360a 735862i bk13: 7360a 738027i bk14: 7580a 731618i bk15: 7576a 733935i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.8025
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=810232 n_nop=628900 n_act=5894 n_pre=5878 n_req=42390 n_rd=114560 n_write=55000 bw_util=0.4185
n_activity=580217 dram_eff=0.5845
bk0: 7680a 733261i bk1: 7680a 735599i bk2: 7400a 735527i bk3: 7400a 738442i bk4: 7320a 738387i bk5: 7320a 739414i bk6: 6596a 744569i bk7: 6596a 746459i bk8: 6720a 744247i bk9: 6720a 745290i bk10: 6732a 744159i bk11: 6732a 746626i bk12: 7360a 735502i bk13: 7360a 738413i bk14: 7472a 734057i bk15: 7472a 734376i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.80487
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=810232 n_nop=628754 n_act=6003 n_pre=5987 n_req=42372 n_rd=114528 n_write=54960 bw_util=0.4184
n_activity=578374 dram_eff=0.5861
bk0: 7680a 732739i bk1: 7680a 733812i bk2: 7396a 735395i bk3: 7396a 737642i bk4: 7320a 738692i bk5: 7320a 738586i bk6: 6600a 743757i bk7: 6600a 745150i bk8: 6720a 743547i bk9: 6720a 743814i bk10: 6716a 744680i bk11: 6716a 745222i bk12: 7360a 736120i bk13: 7360a 736108i bk14: 7472a 733941i bk15: 7472a 734947i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.77587
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents
MSHR: tag=0xc01ee880, atomic=0 1 entries : 0x7fe0d20504c0 :  mf: uid=6427884, sid19:w08, part=4, addr=0xc01ee880, load , size=128, unknown  status = IN_PARTITION_DRAM (2657853), 

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=810232 n_nop=628843 n_act=5915 n_pre=5899 n_req=42394 n_rd=114575 n_write=55000 bw_util=0.4186
n_activity=581419 dram_eff=0.5833
bk0: 7680a 733294i bk1: 7680a 736643i bk2: 7396a 735515i bk3: 7396a 737268i bk4: 7220a 739425i bk5: 7219a 740496i bk6: 6720a 742108i bk7: 6720a 744362i bk8: 6720a 744908i bk9: 6720a 744553i bk10: 6716a 745842i bk11: 6716a 746258i bk12: 7356a 735745i bk13: 7356a 737858i bk14: 7480a 734172i bk15: 7480a 737158i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.79787
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=810232 n_nop=628854 n_act=5951 n_pre=5935 n_req=42373 n_rd=114532 n_write=54960 bw_util=0.4184
n_activity=578489 dram_eff=0.586
bk0: 7556a 733766i bk1: 7556a 735378i bk2: 7496a 736167i bk3: 7496a 736473i bk4: 7220a 738714i bk5: 7220a 739721i bk6: 6720a 744188i bk7: 6720a 743275i bk8: 6720a 742136i bk9: 6720a 743205i bk10: 6716a 744290i bk11: 6720a 744476i bk12: 7356a 736539i bk13: 7356a 738142i bk14: 7480a 734588i bk15: 7480a 736281i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.7961
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=810232 n_nop=628914 n_act=5941 n_pre=5925 n_req=42363 n_rd=114492 n_write=54960 bw_util=0.4183
n_activity=580044 dram_eff=0.5843
bk0: 7560a 734944i bk1: 7556a 737849i bk2: 7496a 733348i bk3: 7496a 737028i bk4: 7196a 739297i bk5: 7196a 741171i bk6: 6720a 743208i bk7: 6720a 744109i bk8: 6720a 743207i bk9: 6720a 743536i bk10: 6716a 744381i bk11: 6716a 744640i bk12: 7236a 736846i bk13: 7236a 739697i bk14: 7604a 731463i bk15: 7604a 733189i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.80527
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=810232 n_nop=628668 n_act=5982 n_pre=5966 n_req=42404 n_rd=114576 n_write=55040 bw_util=0.4187
n_activity=579447 dram_eff=0.5854
bk0: 7556a 733668i bk1: 7556a 737878i bk2: 7500a 734887i bk3: 7500a 739180i bk4: 7196a 740326i bk5: 7196a 739926i bk6: 6720a 743070i bk7: 6720a 743809i bk8: 6640a 743547i bk9: 6640a 744571i bk10: 6840a 742005i bk11: 6840a 743708i bk12: 7232a 737609i bk13: 7232a 737979i bk14: 7604a 732479i bk15: 7604a 733319i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.77431
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents
MSHR: tag=0xc01eec80, atomic=0 1 entries : 0x7fe0d22ca0e0 :  mf: uid=6427882, sid19:w10, part=8, addr=0xc01eec80, load , size=128, unknown  status = IN_PARTITION_DRAM (2657847), 

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=810232 n_nop=628934 n_act=5935 n_pre=5919 n_req=42361 n_rd=114484 n_write=54960 bw_util=0.4183
n_activity=579976 dram_eff=0.5843
bk0: 7560a 734883i bk1: 7556a 737942i bk2: 7500a 734882i bk3: 7500a 737435i bk4: 7148a 741172i bk5: 7148a 742971i bk6: 6720a 743309i bk7: 6720a 743867i bk8: 6640a 744193i bk9: 6640a 745230i bk10: 6840a 742367i bk11: 6840a 744008i bk12: 7232a 736522i bk13: 7232a 738209i bk14: 7604a 732915i bk15: 7604a 734228i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.80638
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=810232 n_nop=628840 n_act=5980 n_pre=5964 n_req=42362 n_rd=114488 n_write=54960 bw_util=0.4183
n_activity=580791 dram_eff=0.5835
bk0: 7680a 731500i bk1: 7680a 734497i bk2: 7500a 736398i bk3: 7500a 737319i bk4: 7148a 741194i bk5: 7148a 742386i bk6: 6720a 742371i bk7: 6720a 743969i bk8: 6640a 744412i bk9: 6640a 745389i bk10: 6840a 742533i bk11: 6840a 745916i bk12: 7232a 738126i bk13: 7232a 738460i bk14: 7484a 733305i bk15: 7484a 735364i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.76359
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents
MSHR: tag=0xc01eee80, atomic=0 1 entries : 0x7fe0d227d0b0 :  mf: uid=6427883, sid19:w11, part=10, addr=0xc01eee80, load , size=128, unknown  status = IN_PARTITION_DRAM (2657851), 

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=810232 n_nop=628886 n_act=5873 n_pre=5857 n_req=42404 n_rd=114576 n_write=55040 bw_util=0.4187
n_activity=581006 dram_eff=0.5839
bk0: 7680a 733019i bk1: 7680a 734623i bk2: 7500a 734656i bk3: 7500a 736437i bk4: 7152a 740309i bk5: 7152a 742103i bk6: 6720a 742761i bk7: 6720a 744351i bk8: 6640a 743837i bk9: 6640a 746731i bk10: 6756a 742960i bk11: 6756a 745875i bk12: 7356a 736354i bk13: 7356a 737590i bk14: 7484a 734157i bk15: 7484a 735156i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.79582

========= L2 cache stats =========
L2_cache_bank[0]: Access = 21186, Miss = 14312, Miss_rate = 0.676, Pending_hits = 243, Reservation_fails = 0
L2_cache_bank[1]: Access = 21148, Miss = 14310, Miss_rate = 0.677, Pending_hits = 1367, Reservation_fails = 1
L2_cache_bank[2]: Access = 21158, Miss = 14316, Miss_rate = 0.677, Pending_hits = 185, Reservation_fails = 4
L2_cache_bank[3]: Access = 21140, Miss = 14315, Miss_rate = 0.677, Pending_hits = 1365, Reservation_fails = 0
L2_cache_bank[4]: Access = 21150, Miss = 14320, Miss_rate = 0.677, Pending_hits = 190, Reservation_fails = 0
L2_cache_bank[5]: Access = 21145, Miss = 14320, Miss_rate = 0.677, Pending_hits = 1341, Reservation_fails = 4
L2_cache_bank[6]: Access = 21125, Miss = 14316, Miss_rate = 0.678, Pending_hits = 192, Reservation_fails = 0
L2_cache_bank[7]: Access = 21125, Miss = 14316, Miss_rate = 0.678, Pending_hits = 1356, Reservation_fails = 0
L2_cache_bank[8]: Access = 21173, Miss = 14322, Miss_rate = 0.676, Pending_hits = 220, Reservation_fails = 1
L2_cache_bank[9]: Access = 21178, Miss = 14322, Miss_rate = 0.676, Pending_hits = 1377, Reservation_fails = 0
L2_cache_bank[10]: Access = 21168, Miss = 14316, Miss_rate = 0.676, Pending_hits = 213, Reservation_fails = 0
L2_cache_bank[11]: Access = 21158, Miss = 14317, Miss_rate = 0.677, Pending_hits = 1376, Reservation_fails = 0
L2_cache_bank[12]: Access = 21148, Miss = 14312, Miss_rate = 0.677, Pending_hits = 216, Reservation_fails = 2
L2_cache_bank[13]: Access = 21158, Miss = 14311, Miss_rate = 0.676, Pending_hits = 1368, Reservation_fails = 0
L2_cache_bank[14]: Access = 21188, Miss = 14322, Miss_rate = 0.676, Pending_hits = 208, Reservation_fails = 0
L2_cache_bank[15]: Access = 21188, Miss = 14322, Miss_rate = 0.676, Pending_hits = 1386, Reservation_fails = 0
L2_cache_bank[16]: Access = 21163, Miss = 14311, Miss_rate = 0.676, Pending_hits = 216, Reservation_fails = 0
L2_cache_bank[17]: Access = 21153, Miss = 14310, Miss_rate = 0.676, Pending_hits = 1360, Reservation_fails = 0
L2_cache_bank[18]: Access = 21153, Miss = 14311, Miss_rate = 0.677, Pending_hits = 199, Reservation_fails = 0
L2_cache_bank[19]: Access = 21163, Miss = 14311, Miss_rate = 0.676, Pending_hits = 1348, Reservation_fails = 0
L2_cache_bank[20]: Access = 21188, Miss = 14322, Miss_rate = 0.676, Pending_hits = 190, Reservation_fails = 2
L2_cache_bank[21]: Access = 21188, Miss = 14322, Miss_rate = 0.676, Pending_hits = 1348, Reservation_fails = 0
L2_total_cache_accesses = 465544
L2_total_cache_misses = 314956
L2_total_cache_miss_rate = 0.6765
L2_total_cache_pending_hits = 17264
L2_total_cache_reservation_fails = 14
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 133231
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 16871
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 163738
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 151200
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 14
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 93
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 366
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 313840
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 151200
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.037
L2_cache_fill_port_util = 0.131

icnt_total_pkts_mem_to_simt=1496064
icnt_total_pkts_simt_to_mem=1070344
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.53023
	minimum = 6
	maximum = 48
Network latency average = 8.40633
	minimum = 6
	maximum = 45
Slowest packet = 839006
Flit latency average = 6.85928
	minimum = 6
	maximum = 41
Slowest flit = 2313058
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.023732
	minimum = 0.0187798 (at node 0)
	maximum = 0.0281697 (at node 19)
Accepted packet rate average = 0.023732
	minimum = 0.0187798 (at node 0)
	maximum = 0.0281697 (at node 19)
Injected flit rate average = 0.0654089
	minimum = 0.0432752 (at node 0)
	maximum = 0.0867036 (at node 42)
Accepted flit rate average= 0.0654089
	minimum = 0.0602179 (at node 0)
	maximum = 0.0903269 (at node 19)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 9.77563 (10 samples)
	minimum = 6 (10 samples)
	maximum = 223.6 (10 samples)
Network latency average = 9.18799 (10 samples)
	minimum = 6 (10 samples)
	maximum = 180.2 (10 samples)
Flit latency average = 7.84885 (10 samples)
	minimum = 6 (10 samples)
	maximum = 176.9 (10 samples)
Fragmentation average = 0.0527719 (10 samples)
	minimum = 0 (10 samples)
	maximum = 128.5 (10 samples)
Injected packet rate average = 0.0219064 (10 samples)
	minimum = 0.0173367 (10 samples)
	maximum = 0.0259985 (10 samples)
Accepted packet rate average = 0.0219064 (10 samples)
	minimum = 0.0173367 (10 samples)
	maximum = 0.0259985 (10 samples)
Injected flit rate average = 0.0603801 (10 samples)
	minimum = 0.0399328 (10 samples)
	maximum = 0.0801342 (10 samples)
Accepted flit rate average = 0.0603801 (10 samples)
	minimum = 0.0556122 (10 samples)
	maximum = 0.0833866 (10 samples)
Injected packet size average = 2.75627 (10 samples)
Accepted packet size average = 2.75627 (10 samples)
Hops average = 1 (10 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 23 min, 53 sec (1433 sec)
gpgpu_simulation_rate = 201318 (inst/sec)
gpgpu_simulation_rate = 1854 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 25 bind to kernel 11 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 11 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 11 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 11 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 11 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 11 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 11 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 11 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 11 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 11 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 11 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 11 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 11 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 11 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 11 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 11 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 11 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 11 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 11 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 11 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 11 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 11 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 11 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 11 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 11 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 11 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 11 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 11 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 11: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 11 
gpu_sim_cycle = 38921
gpu_sim_insn = 28848876
gpu_ipc =     741.2162
gpu_tot_sim_cycle = 2918925
gpu_tot_sim_insn = 317337636
gpu_tot_ipc =     108.7173
gpu_tot_issued_cta = 704
max_total_param_size = 0
gpu_stall_dramfull = 63666
gpu_stall_icnt2sh    = 9005
partiton_reqs_in_parallel = 856262
partiton_reqs_in_parallel_total    = 9536122
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       3.5603
partiton_reqs_in_parallel_util = 856262
partiton_reqs_in_parallel_util_total    = 9536122
gpu_sim_cycle_parition_util = 38921
gpu_tot_sim_cycle_parition_util    = 435411
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9095
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 465544
L2_BW  =     113.2508 GB/Sec
L2_BW_total  =      16.6273 GB/Sec
gpu_total_sim_rate=204338

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 6371508
	L1I_total_cache_misses = 3568
	L1I_total_cache_miss_rate = 0.0006
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 19712
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0828
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 18080
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 6367940
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3568
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 19712
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 6371508
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
53094, 51015, 51114, 52978, 53107, 51049, 51121, 52938, 14503, 13924, 13968, 10847, 
gpgpu_n_tot_thrd_icount = 366513664
gpgpu_n_tot_w_icount = 11453552
gpgpu_n_stall_shd_mem = 132851
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 345224
gpgpu_n_mem_write_global = 166320
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 8428288
gpgpu_n_store_insn = 5239080
gpgpu_n_shmem_insn = 34708168
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 630784
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 16743
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 114664
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:334532	W0_Idle:297474	W0_Scoreboard:14853265	W1:665280	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:4489980	W32:6298292
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2761792 {8:345224,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 22619520 {136:166320,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 38967104 {40:83160,136:262064,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1330560 {8:166320,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 1746 
maxdqlatency = 0 
maxmflatency = 12576 
averagemflatency = 359 
max_icnt2mem_latency = 11626 
max_icnt2sh_latency = 2918924 
mrq_lat_table:236420 	36719 	24150 	53121 	64167 	48022 	25198 	13183 	8251 	3481 	68 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	300256 	196876 	2518 	2414 	2885 	3725 	2898 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	14 	397538 	15742 	524 	147 	85537 	213 	576 	1316 	2378 	2522 	3488 	2053 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	288675 	55635 	942 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	7084 	11629 	29006 	58121 	60480 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	707 	176 	5 	11 	6 	7 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:     12320     12386     13222     13102     13189     13282     11480     11902     12744     13235     12216     12126     11552     11961     12361     12752 
dram[1]:     12329     12238     13207     13104     13222     13223     11320     11987     12744     13234     12145     12048     11736     12172     12299     12647 
dram[2]:     12322     12755     13210     12862     13152     13248     11411     12026     12744     13224     12143     12020     11647     11907     12390     12756 
dram[3]:     12384     12629     13224     12937     13154     13147     11292     11892     12745     13222     12142     12380     11597     11992     12302     12687 
dram[4]:     12353     12654     13141     12728     13168     13178     11373     11999     12746     13226     12230     12553     11601     11939     12434     12738 
dram[5]:     12343     12599     13205     13151     13193     13144     11261     11908     12745     13231     12225     12479     11524     12031     12315     12713 
dram[6]:     12483     12729     13083     12941     13213     13238     11161     11967     12744     13229     12219     12589     11713     11620     12364     12652 
dram[7]:     12414     12646     13281     13262     13202     13083     11294     11820     12749     13236     12315     12206     11629     11544     12371     12764 
dram[8]:     12474     12822     13058     13095     13202     13322     11317     11918     12748     13230     12154     12181     11642     11607     12297     12614 
dram[9]:     12338     12653     13078     13135     13177     13270     11422     11877     12744     13238     12040     11964     11563     11511     12413     12672 
dram[10]:     12447     12821     13095     13122     13289     13408     11110     12030     12744     13233     12239     12259     11716     12212     12337     12447 
average row accesses per activate:
dram[0]:  8.080729  8.120419  7.897172  7.738035  7.160891  7.324050  7.970149  8.066465  7.947522  7.788571  7.488950  7.307278  7.955027  8.037434  7.353774  7.567961 
dram[1]:  7.694789  7.771930  7.243373  7.648855  6.918224  7.000000  8.369906  8.066465  7.944606  7.654494  7.320755  7.166227  8.129729  7.978780  7.388626  7.265734 
dram[2]:  8.040609  8.123077  7.610126  7.767442  7.257353  6.870070  8.162080  8.063444  8.336391  7.970760  7.340540  7.204244  7.957672  7.812987  7.200000  7.234043 
dram[3]:  8.271541  7.900249  7.928760  7.569270  7.152174  6.934426  8.215384  7.922849  7.766382  7.327957  6.923274  6.923274  8.086021  7.653944  7.166276  6.784923 
dram[4]:  7.841584  8.336843  7.493765  7.347188  7.125000  7.072993  7.839541  8.167164  8.137314  7.614525  7.540390  7.457300  7.913158  7.770026  7.432039  7.255924 
dram[5]:  7.971723  8.012919  7.823529  7.904393  6.987981  6.840000  8.523364  8.070796  7.308311  7.489011  7.296496  7.183024  8.494350  7.934037  7.022936  6.834821 
dram[6]:  7.913265  7.910714  7.666667  7.744304  7.058394  7.058394  8.366973  8.118694  7.855908  7.530387  7.457300  7.416439  7.464467  7.759894  7.293706  7.209677 
dram[7]:  8.096605  7.971723  7.989556  7.866324  7.362944  6.956834  8.418462  8.167164  7.002611  6.738693  7.417112  7.280840  7.903226  7.716536  7.143836  6.953333 
dram[8]:  7.529126  7.675743  7.948052  7.826087  7.051471  7.246851  8.418462  8.118694  7.429363  7.368132  7.397333  7.319261  7.656250  7.798409  7.379717  7.631707 
dram[9]:  7.652174  7.920000  8.116711  7.866324  7.228643  7.210526  8.316110  8.167164  7.265583  7.018324  7.538043  7.319261  7.577320  7.443038  7.025229  7.123256 
dram[10]:  8.250000  8.081633  7.906977  7.826087  7.088670  7.177057  8.854369  8.630915  7.467967  7.206989  7.316354  7.088312  7.750000  7.730077  7.327751  7.507353 
average row locality = 512780/67489 = 7.597979
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      2080      2079      2064      2064      1971      1971      1823      1823      1846      1846      1841      1841      2031      2030      2087      2087 
dram[1]:      2078      2078      2031      2031      2006      2006      1823      1823      1845      1845      1846      1846      2032      2032      2087      2086 
dram[2]:      2112      2112      2031      2031      2006      2006      1822      1822      1846      1846      1846      1846      2032      2032      2057      2057 
dram[3]:      2112      2112      2030      2030      2006      2006      1823      1823      1846      1846      1842      1842      2032      2032      2057      2057 
dram[4]:      2112      2112      2030      2030      1979      1979      1856      1856      1846      1846      1842      1842      2031      2031      2059      2059 
dram[5]:      2078      2078      2057      2057      1979      1979      1856      1856      1846      1846      1842      1843      2031      2031      2059      2059 
dram[6]:      2079      2078      2057      2057      1973      1973      1856      1856      1846      1846      1842      1842      1998      1998      2093      2093 
dram[7]:      2078      2078      2058      2058      1973      1973      1856      1856      1824      1824      1876      1876      1997      1997      2093      2093 
dram[8]:      2079      2078      2058      2058      1960      1960      1856      1856      1824      1824      1876      1876      1997      1997      2093      2093 
dram[9]:      2112      2112      2058      2058      1960      1960      1856      1856      1823      1823      1876      1876      1997      1997      2060      2060 
dram[10]:      2112      2112      2058      2058      1961      1961      1856      1856      1823      1823      1853      1853      2031      2031      2060      2060 
total reads: 346460
bank skew: 2112/1822 = 1.16
chip skew: 31510/31484 = 1.00
number of total write accesses:
dram[0]:      1023      1023      1008      1008       922       922       847       847       880       880       870       870       976       976      1031      1031 
dram[1]:      1023      1023       975       975       955       955       847       847       880       880       870       870       976       976      1031      1031 
dram[2]:      1056      1056       975       975       955       955       847       847       880       880       870       870       976       976      1003      1003 
dram[3]:      1056      1056       975       975       955       955       847       847       880       880       865       865       976       976      1003      1003 
dram[4]:      1056      1056       975       975       928       928       880       880       880       880       865       865       976       976      1003      1003 
dram[5]:      1023      1023      1002      1002       928       928       880       880       880       880       865       865       976       976      1003      1003 
dram[6]:      1023      1023      1002      1002       928       928       880       880       880       880       865       865       943       943      1036      1036 
dram[7]:      1023      1023      1002      1002       928       928       880       880       858       858       898       898       943       943      1036      1036 
dram[8]:      1023      1023      1002      1002       917       917       880       880       858       858       898       898       943       943      1036      1036 
dram[9]:      1056      1056      1002      1002       917       917       880       880       858       858       898       898       943       943      1003      1003 
dram[10]:      1056      1056      1002      1002       917       917       880       880       858       858       876       876       976       976      1003      1003 
total reads: 166320
bank skew: 1056/847 = 1.25
chip skew: 15136/15114 = 1.00
average mf latency per bank:
dram[0]:        372       314       381       315       403       326       368       318       377       311       442       345       429       343       381       327
dram[1]:        364       311       383       316       406       325       366       319       378       312       442       345       426       340       379       325
dram[2]:        369       314       381       316       402       325       368       319       376       311       439       345       428       341       380       323
dram[3]:        367       313       384       317       406       327       364       318       377       312       444       350       427       341       375       324
dram[4]:        367       311       384       317       400       323       368       318       377       310       443       351       428       341       378       321
dram[5]:        364       312       384       317       404       327       365       319       377       311       445       350       428       339       375       322
dram[6]:        362       310       384       317       402       324       365       319       378       310       443       351       427       344       380       323
dram[7]:        365       312       380       314       401       326       365       317       374       304       443       346       424       344       376       323
dram[8]:        361       309       390       320       406       325       369       316       372       307       441       346       428       344       379       323
dram[9]:        368       313       387       316       403       327       366       316       374       304       441       346       428       343       377       323
dram[10]:        367       311       388       320       404       324       367       317       374       307       450       348       426       342       378       326
maximum mf latency per bank:
dram[0]:      11357     11071     10898     10728     10527     10192      9611      9523      9784      9442     12391     11982     12459     12069     11706     11388
dram[1]:      11359     10741     11096     10859     10363     10101      9818      9490      9978      9657     12370     11880     12502     12026     11745     11446
dram[2]:      11270     10946     10744     10533     10665     10301      9641      9456      9700      9469     12409     11999     12474     12074     11639     11346
dram[3]:      11916     11351     11179     10947     10236     10123      9840      9429     10061      9724     12354     11883     12387     11909     11657     11360
dram[4]:      11328     11216     10802     10317     10672     10184      9732      9435      9823      9386     12365     11953     12576     12107     11547     11249
dram[5]:      11698     11378     11251     10994     10191      9851      9623      9396     10030      9635     12372     11971     12540     11949     11533     11359
dram[6]:      10939     10646     11186     10838     10538     10078      9580      9364      9717      9295     12457     12047     12327     11837     11636     11229
dram[7]:      11689     11219     11209     11003      9999      9710      9640      9384      9584      9456     12446     12028     12091     11620     11708     11310
dram[8]:      11074     10497     10984     10759     10702     10241      9661      9329      9400      8914     12496     12103     12215     11831     11540     11213
dram[9]:      11178     10787     10937     10568     10599     10236      9752      9396      9764      9346     12429     11956     12090     11605     11662     11458
dram[10]:      11196     10921     11179     10845     10574     10242      9946      9626      9395      8925     12435     11953     12503     11873     11812     11321
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=882501 n_nop=684061 n_act=6032 n_pre=6016 n_req=46598 n_rd=125936 n_write=60456 bw_util=0.4224
n_activity=636734 dram_eff=0.5855
bk0: 8320a 800186i bk1: 8316a 803539i bk2: 8256a 801433i bk3: 8256a 803680i bk4: 7884a 806959i bk5: 7884a 809334i bk6: 7292a 811371i bk7: 7292a 813002i bk8: 7384a 811064i bk9: 7384a 811050i bk10: 7364a 811921i bk11: 7364a 813452i bk12: 8124a 802560i bk13: 8120a 803046i bk14: 8348a 798707i bk15: 8348a 799749i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.74065
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents
MSHR: tag=0xc03ee880, atomic=0 1 entries : 0x7fe0d2afb030 :  mf: uid=7070528, sid27:w08, part=1, addr=0xc03ee880, load , size=128, unknown  status = IN_PARTITION_DRAM (2918924), 

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=882501 n_nop=683767 n_act=6158 n_pre=6142 n_req=46609 n_rd=125978 n_write=60456 bw_util=0.4225
n_activity=637173 dram_eff=0.5852
bk0: 8312a 800160i bk1: 8312a 802724i bk2: 8124a 800491i bk3: 8122a 804752i bk4: 8024a 803526i bk5: 8024a 805634i bk6: 7292a 810900i bk7: 7292a 811728i bk8: 7380a 810726i bk9: 7380a 811935i bk10: 7384a 810392i bk11: 7384a 812873i bk12: 8128a 801307i bk13: 8128a 803518i bk14: 8348a 797022i bk15: 8344a 799081i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.73754
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents
MSHR: tag=0xc03ef480, atomic=0 1 entries : 0x7fe0d29e92c0 :  mf: uid=7070525, sid01:w10, part=2, addr=0xc03ef480, load , size=128, unknown  status = IN_PARTITION_L2_FILL_QUEUE (2918924), 

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=882501 n_nop=683825 n_act=6090 n_pre=6074 n_req=46628 n_rd=126016 n_write=60496 bw_util=0.4227
n_activity=635650 dram_eff=0.5868
bk0: 8448a 798738i bk1: 8448a 801493i bk2: 8124a 801730i bk3: 8124a 804835i bk4: 8024a 805043i bk5: 8024a 805968i bk6: 7288a 811211i bk7: 7288a 813228i bk8: 7384a 810818i bk9: 7384a 811575i bk10: 7384a 810737i bk11: 7384a 813797i bk12: 8128a 801202i bk13: 8128a 804115i bk14: 8228a 799877i bk15: 8228a 799876i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.73488
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=882501 n_nop=683655 n_act=6211 n_pre=6195 n_req=46610 n_rd=125984 n_write=60456 bw_util=0.4225
n_activity=634396 dram_eff=0.5878
bk0: 8448a 798180i bk1: 8448a 800256i bk2: 8120a 801690i bk3: 8120a 804090i bk4: 8024a 805120i bk5: 8024a 805255i bk6: 7292a 810566i bk7: 7292a 811739i bk8: 7384a 809808i bk9: 7384a 810726i bk10: 7368a 811355i bk11: 7368a 812215i bk12: 8128a 801731i bk13: 8128a 801458i bk14: 8228a 799440i bk15: 8228a 800981i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.71141
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=882501 n_nop=683747 n_act=6113 n_pre=6097 n_req=46636 n_rd=126040 n_write=60504 bw_util=0.4228
n_activity=637266 dram_eff=0.5855
bk0: 8448a 799276i bk1: 8448a 802747i bk2: 8120a 801437i bk3: 8120a 803556i bk4: 7916a 805958i bk5: 7916a 807171i bk6: 7424a 808471i bk7: 7424a 810797i bk8: 7384a 811170i bk9: 7384a 810887i bk10: 7368a 812342i bk11: 7368a 813297i bk12: 8124a 801079i bk13: 8124a 803528i bk14: 8236a 799609i bk15: 8236a 802879i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.73005
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents
MSHR: tag=0xc03eec80, atomic=0 1 entries : 0x7fe0d2baecd0 :  mf: uid=7070526, sid27:w10, part=5, addr=0xc03eec80, load , size=128, unknown  status = IN_PARTITION_L2_FILL_QUEUE (2918924), 

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=882501 n_nop=683759 n_act=6157 n_pre=6141 n_req=46611 n_rd=125988 n_write=60456 bw_util=0.4225
n_activity=634719 dram_eff=0.5875
bk0: 8312a 799246i bk1: 8312a 801537i bk2: 8228a 802589i bk3: 8228a 802533i bk4: 7916a 805567i bk5: 7916a 806627i bk6: 7424a 810727i bk7: 7424a 809972i bk8: 7384a 808924i bk9: 7384a 809642i bk10: 7368a 811218i bk11: 7372a 811740i bk12: 8124a 801703i bk13: 8124a 804043i bk14: 8236a 800146i bk15: 8236a 802231i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.7336
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=882501 n_nop=683839 n_act=6137 n_pre=6121 n_req=46601 n_rd=125948 n_write=60456 bw_util=0.4224
n_activity=635458 dram_eff=0.5867
bk0: 8316a 800231i bk1: 8312a 803783i bk2: 8228a 799369i bk3: 8228a 803288i bk4: 7892a 806081i bk5: 7892a 807979i bk6: 7424a 809678i bk7: 7424a 810876i bk8: 7384a 809624i bk9: 7384a 809853i bk10: 7368a 810520i bk11: 7368a 811357i bk12: 7992a 802372i bk13: 7992a 805611i bk14: 8372a 796848i bk15: 8372a 798490i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.74136
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents
MSHR: tag=0xc03eee80, atomic=0 1 entries : 0x7fe0d2ae81e0 :  mf: uid=7070527, sid27:w11, part=7, addr=0xc03eee80, load , size=128, unknown  status = IN_PARTITION_DRAM (2918920), 

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=882501 n_nop=683549 n_act=6192 n_pre=6176 n_req=46646 n_rd=126040 n_write=60544 bw_util=0.4229
n_activity=635540 dram_eff=0.5872
bk0: 8312a 798979i bk1: 8312a 803832i bk2: 8232a 800835i bk3: 8232a 804809i bk4: 7892a 807084i bk5: 7892a 806934i bk6: 7424a 809488i bk7: 7424a 810619i bk8: 7296a 809631i bk9: 7296a 811599i bk10: 7504a 808394i bk11: 7504a 810443i bk12: 7988a 803636i bk13: 7988a 803817i bk14: 8372a 797934i bk15: 8372a 798947i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.7081
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=882501 n_nop=683855 n_act=6133 n_pre=6117 n_req=46599 n_rd=125940 n_write=60456 bw_util=0.4224
n_activity=635898 dram_eff=0.5862
bk0: 8316a 800604i bk1: 8312a 804196i bk2: 8232a 801095i bk3: 8232a 803797i bk4: 7840a 808033i bk5: 7840a 809713i bk6: 7424a 809799i bk7: 7424a 810642i bk8: 7296a 810830i bk9: 7296a 812029i bk10: 7504a 808895i bk11: 7504a 810702i bk12: 7988a 801650i bk13: 7988a 804217i bk14: 8372a 798142i bk15: 8372a 799801i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.74239
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=882501 n_nop=683749 n_act=6188 n_pre=6172 n_req=46598 n_rd=125936 n_write=60456 bw_util=0.4224
n_activity=636615 dram_eff=0.5856
bk0: 8448a 796987i bk1: 8448a 800368i bk2: 8232a 802327i bk3: 8232a 803365i bk4: 7840a 808163i bk5: 7840a 808943i bk6: 7424a 808795i bk7: 7424a 810524i bk8: 7292a 810806i bk9: 7292a 812005i bk10: 7504a 808865i bk11: 7504a 812951i bk12: 7988a 803511i bk13: 7988a 804147i bk14: 8240a 798622i bk15: 8240a 801066i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.70133
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=882501 n_nop=683783 n_act=6079 n_pre=6063 n_req=46644 n_rd=126032 n_write=60544 bw_util=0.4228
n_activity=637336 dram_eff=0.5855
bk0: 8448a 798631i bk1: 8448a 800621i bk2: 8232a 801011i bk3: 8232a 802504i bk4: 7844a 807098i bk5: 7844a 808614i bk6: 7424a 809073i bk7: 7424a 810935i bk8: 7292a 810569i bk9: 7292a 813576i bk10: 7412a 809654i bk11: 7412a 812927i bk12: 8124a 801546i bk13: 8124a 803185i bk14: 8240a 800169i bk15: 8240a 801108i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.73394

========= L2 cache stats =========
L2_cache_bank[0]: Access = 23299, Miss = 15743, Miss_rate = 0.676, Pending_hits = 246, Reservation_fails = 0
L2_cache_bank[1]: Access = 23260, Miss = 15741, Miss_rate = 0.677, Pending_hits = 1370, Reservation_fails = 1
L2_cache_bank[2]: Access = 23271, Miss = 15748, Miss_rate = 0.677, Pending_hits = 189, Reservation_fails = 4
L2_cache_bank[3]: Access = 23254, Miss = 15747, Miss_rate = 0.677, Pending_hits = 1368, Reservation_fails = 0
L2_cache_bank[4]: Access = 23265, Miss = 15752, Miss_rate = 0.677, Pending_hits = 194, Reservation_fails = 0
L2_cache_bank[5]: Access = 23260, Miss = 15752, Miss_rate = 0.677, Pending_hits = 1345, Reservation_fails = 4
L2_cache_bank[6]: Access = 23238, Miss = 15748, Miss_rate = 0.678, Pending_hits = 195, Reservation_fails = 0
L2_cache_bank[7]: Access = 23237, Miss = 15748, Miss_rate = 0.678, Pending_hits = 1360, Reservation_fails = 0
L2_cache_bank[8]: Access = 23287, Miss = 15755, Miss_rate = 0.677, Pending_hits = 224, Reservation_fails = 1
L2_cache_bank[9]: Access = 23293, Miss = 15755, Miss_rate = 0.676, Pending_hits = 1381, Reservation_fails = 0
L2_cache_bank[10]: Access = 23282, Miss = 15748, Miss_rate = 0.676, Pending_hits = 217, Reservation_fails = 0
L2_cache_bank[11]: Access = 23271, Miss = 15749, Miss_rate = 0.677, Pending_hits = 1380, Reservation_fails = 0
L2_cache_bank[12]: Access = 23260, Miss = 15744, Miss_rate = 0.677, Pending_hits = 220, Reservation_fails = 2
L2_cache_bank[13]: Access = 23271, Miss = 15743, Miss_rate = 0.677, Pending_hits = 1373, Reservation_fails = 0
L2_cache_bank[14]: Access = 23304, Miss = 15755, Miss_rate = 0.676, Pending_hits = 211, Reservation_fails = 0
L2_cache_bank[15]: Access = 23304, Miss = 15755, Miss_rate = 0.676, Pending_hits = 1390, Reservation_fails = 0
L2_cache_bank[16]: Access = 23277, Miss = 15743, Miss_rate = 0.676, Pending_hits = 220, Reservation_fails = 0
L2_cache_bank[17]: Access = 23266, Miss = 15742, Miss_rate = 0.677, Pending_hits = 1363, Reservation_fails = 0
L2_cache_bank[18]: Access = 23265, Miss = 15742, Miss_rate = 0.677, Pending_hits = 202, Reservation_fails = 0
L2_cache_bank[19]: Access = 23276, Miss = 15742, Miss_rate = 0.676, Pending_hits = 1352, Reservation_fails = 0
L2_cache_bank[20]: Access = 23304, Miss = 15754, Miss_rate = 0.676, Pending_hits = 193, Reservation_fails = 2
L2_cache_bank[21]: Access = 23304, Miss = 15754, Miss_rate = 0.676, Pending_hits = 1351, Reservation_fails = 0
L2_total_cache_accesses = 512048
L2_total_cache_misses = 346460
L2_total_cache_miss_rate = 0.6766
L2_total_cache_pending_hits = 17344
L2_total_cache_reservation_fails = 14
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 148151
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 16951
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 180122
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 166320
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 14
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 93
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 366
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 345224
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 166320
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.037
L2_cache_fill_port_util = 0.133

icnt_total_pkts_mem_to_simt=1645424
icnt_total_pkts_simt_to_mem=1177328
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.59029
	minimum = 6
	maximum = 60
Network latency average = 8.46714
	minimum = 6
	maximum = 48
Slowest packet = 932100
Flit latency average = 6.94246
	minimum = 6
	maximum = 44
Slowest flit = 2569180
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0238972
	minimum = 0.0189106 (at node 5)
	maximum = 0.0283659 (at node 0)
Accepted packet rate average = 0.0238972
	minimum = 0.0189106 (at node 5)
	maximum = 0.0283659 (at node 0)
Injected flit rate average = 0.0658643
	minimum = 0.0435766 (at node 5)
	maximum = 0.0873073 (at node 42)
Accepted flit rate average= 0.0658643
	minimum = 0.0606372 (at node 5)
	maximum = 0.0909558 (at node 0)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 9.66788 (11 samples)
	minimum = 6 (11 samples)
	maximum = 208.727 (11 samples)
Network latency average = 9.12246 (11 samples)
	minimum = 6 (11 samples)
	maximum = 168.182 (11 samples)
Flit latency average = 7.76645 (11 samples)
	minimum = 6 (11 samples)
	maximum = 164.818 (11 samples)
Fragmentation average = 0.0479744 (11 samples)
	minimum = 0 (11 samples)
	maximum = 116.818 (11 samples)
Injected packet rate average = 0.0220874 (11 samples)
	minimum = 0.0174798 (11 samples)
	maximum = 0.0262137 (11 samples)
Accepted packet rate average = 0.0220874 (11 samples)
	minimum = 0.0174798 (11 samples)
	maximum = 0.0262137 (11 samples)
Injected flit rate average = 0.0608787 (11 samples)
	minimum = 0.0402641 (11 samples)
	maximum = 0.0807863 (11 samples)
Accepted flit rate average = 0.0608787 (11 samples)
	minimum = 0.056069 (11 samples)
	maximum = 0.0840748 (11 samples)
Injected packet size average = 2.75626 (11 samples)
Accepted packet size average = 2.75626 (11 samples)
Hops average = 1 (11 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 25 min, 53 sec (1553 sec)
gpgpu_simulation_rate = 204338 (inst/sec)
gpgpu_simulation_rate = 1879 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 5 bind to kernel 12 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 12 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 12 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 12 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 12 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 12 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 12 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 12 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 12 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 12 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 12 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 12 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 12 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 12 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 12 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 12 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 12 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 12 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 12 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 12 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 12 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 12 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 12 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 12 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 12 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 12 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 12 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 12 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 12: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 12 
gpu_sim_cycle = 39508
gpu_sim_insn = 28848876
gpu_ipc =     730.2034
gpu_tot_sim_cycle = 3180583
gpu_tot_sim_insn = 346186512
gpu_tot_ipc =     108.8437
gpu_tot_issued_cta = 768
max_total_param_size = 0
gpu_stall_dramfull = 63666
gpu_stall_icnt2sh    = 9330
partiton_reqs_in_parallel = 869176
partiton_reqs_in_parallel_total    = 10392384
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       3.5407
partiton_reqs_in_parallel_util = 869176
partiton_reqs_in_parallel_util_total    = 10392384
gpu_sim_cycle_parition_util = 39508
gpu_tot_sim_cycle_parition_util    = 474332
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9165
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 512048
L2_BW  =     111.5682 GB/Sec
L2_BW_total  =      16.6453 GB/Sec
gpu_total_sim_rate=207173

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 6950736
	L1I_total_cache_misses = 3568
	L1I_total_cache_miss_rate = 0.0005
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 21504
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0759
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 19872
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 6947168
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3568
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 21504
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 6950736
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
57920, 55655, 55760, 57794, 57934, 55690, 55767, 57750, 14503, 13924, 13968, 10847, 
gpgpu_n_tot_thrd_icount = 399833088
gpgpu_n_tot_w_icount = 12494784
gpgpu_n_stall_shd_mem = 132876
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 376608
gpgpu_n_mem_write_global = 181440
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 9194496
gpgpu_n_store_insn = 5715360
gpgpu_n_shmem_insn = 37863456
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 688128
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 16768
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 114664
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:364332	W0_Idle:312497	W0_Scoreboard:15996433	W1:725760	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:4898160	W32:6870864
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3012864 {8:376608,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 24675840 {136:181440,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 42509568 {40:90720,136:285888,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1451520 {8:181440,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 1746 
maxdqlatency = 0 
maxmflatency = 12576 
averagemflatency = 348 
max_icnt2mem_latency = 11626 
max_icnt2sh_latency = 3180582 
mrq_lat_table:256888 	39357 	26274 	58857 	71174 	52872 	27780 	14380 	8273 	3481 	68 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	329541 	214081 	2532 	2414 	2885 	3725 	2898 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	16 	441595 	17664 	531 	147 	86053 	213 	576 	1316 	2378 	2522 	3488 	2053 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	315406 	60224 	1006 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	7084 	11629 	29006 	58121 	75600 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	785 	177 	5 	11 	6 	7 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:     12320     12386     13222     13102     13189     13282     11480     11902     12744     13235     12216     12126     11552     11961     12361     12752 
dram[1]:     12329     12238     13207     13104     13222     13223     11320     11987     12744     13234     12145     12048     11736     12172     12299     12647 
dram[2]:     12322     12755     13210     12862     13152     13248     11411     12026     12744     13224     12143     12020     11647     11907     12390     12756 
dram[3]:     12384     12629     13224     12937     13154     13147     11292     11892     12745     13222     12142     12380     11597     11992     12302     12687 
dram[4]:     12353     12654     13141     12728     13168     13178     11373     11999     12746     13226     12230     12553     11601     11939     12434     12738 
dram[5]:     12343     12599     13205     13151     13193     13144     11261     11908     12745     13231     12225     12479     11524     12031     12315     12713 
dram[6]:     12483     12729     13083     12941     13213     13238     11161     11967     12744     13229     12219     12589     11713     11620     12364     12652 
dram[7]:     12414     12646     13281     13262     13202     13083     11294     11820     12749     13236     12315     12206     11629     11544     12371     12764 
dram[8]:     12474     12822     13058     13095     13202     13322     11317     11918     12748     13230     12154     12181     11642     11607     12297     12614 
dram[9]:     12338     12653     13078     13135     13177     13270     11422     11877     12744     13238     12040     11964     11563     11511     12413     12672 
dram[10]:     12447     12821     13095     13122     13289     13408     11110     12030     12744     13233     12239     12259     11716     12212     12337     12447 
average row accesses per activate:
dram[0]:  7.623874  7.587444  7.724138  7.584650  6.956141  7.160271  7.465296  7.542857  7.572519  7.402985  7.209246  7.122596  7.677647  7.711584  6.874494  7.075000 
dram[1]:  7.467991  7.467991  6.835759  7.290466  6.518072  6.531187  8.226629  7.912807  7.608696  7.400497  6.870370  6.684685  7.789976  7.626168  7.194915  7.028986 
dram[2]:  7.714286  7.783784  7.558620  7.700234  6.848101  6.584178  7.619422  7.501292  8.065041  7.591837  7.117506  7.100479  7.644028  7.486238  6.762678  6.708250 
dram[3]:  7.766292  7.432258  7.556322  7.161220  6.790795  6.638037  8.089136  7.744000  7.348148  7.018868  6.600446  6.600446  7.865060  7.452055  6.845996  6.423892 
dram[4]:  7.578948  8.037210  7.419865  7.288249  6.778723  6.596273  7.384615  7.650385  7.811024  7.294117  7.283251  7.247549  7.466819  7.349099  7.067797  6.753036 
dram[5]:  7.602247  7.602247  7.388521  7.454343  6.693277  6.623701  8.243768  7.811024  6.841379  7.085714  6.908878  6.784404  8.219144  7.659625  6.780488  6.645418 
dram[6]:  7.761468  7.619370  7.454343  7.521348  6.664570  6.636743  7.936000  7.650385  7.650385  7.330049  7.212195  7.108173  7.138702  7.352535  6.914807  6.818000 
dram[7]:  7.671202  7.435165  7.661327  7.591837  7.127803  6.749469  8.153424  7.852243  6.609481  6.393013  7.129412  7.112676  7.761557  7.742718  6.763889  6.581081 
dram[8]:  7.324676  7.418859  7.626424  7.557562  6.596234  6.751606  8.108992  7.811024  7.338346  7.176471  6.981567  6.917808  7.333333  7.418605  7.191983  7.284188 
dram[9]:  7.260504  7.513043  7.696552  7.626424  7.006667  6.991131  7.852243  7.689922  6.921986  6.684931  7.266187  7.112676  7.470726  7.316514  6.647410  6.755061 
dram[10]:  7.926606  7.748879  7.456570  7.423503  6.710639  6.668076  8.527221  8.198347  7.301745  7.106796  6.997653  6.744344  7.299776  7.316144  7.040084  7.130342 
average row locality = 559404/76931 = 7.271503
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      2269      2268      2256      2256      2158      2158      1980      1980      2016      2016      2015      2015      2207      2206      2274      2274 
dram[1]:      2267      2267      2220      2220      2196      2196      1980      1980      2015      2015      2020      2020      2208      2208      2274      2273 
dram[2]:      2304      2304      2220      2220      2196      2196      1979      1979      2016      2016      2020      2020      2208      2208      2242      2242 
dram[3]:      2304      2304      2219      2219      2196      2196      1980      1980      2016      2016      2015      2015      2208      2208      2242      2242 
dram[4]:      2304      2304      2219      2219      2166      2166      2016      2016      2016      2016      2015      2015      2207      2207      2244      2244 
dram[5]:      2267      2267      2249      2249      2166      2166      2016      2016      2016      2016      2015      2016      2207      2207      2244      2244 
dram[6]:      2268      2267      2249      2249      2159      2159      2016      2016      2016      2016      2015      2015      2171      2171      2281      2281 
dram[7]:      2267      2267      2250      2250      2159      2159      2016      2016      1992      1992      2052      2052      2170      2170      2281      2281 
dram[8]:      2268      2267      2250      2250      2145      2145      2016      2016      1992      1992      2052      2052      2170      2170      2281      2281 
dram[9]:      2304      2304      2250      2250      2145      2145      2016      2016      1992      1992      2052      2052      2170      2170      2245      2245 
dram[10]:      2304      2304      2250      2250      2146      2146      2016      2016      1992      1992      2027      2027      2207      2207      2245      2245 
total reads: 377964
bank skew: 2304/1979 = 1.16
chip skew: 34374/34347 = 1.00
number of total write accesses:
dram[0]:      1116      1116      1104      1104      1014      1014       924       924       960       960       948       948      1056      1056      1122      1122 
dram[1]:      1116      1116      1068      1068      1050      1050       924       924       960       960       948       948      1056      1056      1122      1122 
dram[2]:      1152      1152      1068      1068      1050      1050       924       924       960       960       948       948      1056      1056      1092      1092 
dram[3]:      1152      1152      1068      1068      1050      1050       924       924       960       960       942       942      1056      1056      1092      1092 
dram[4]:      1152      1152      1068      1068      1020      1020       960       960       960       960       942       942      1056      1056      1092      1092 
dram[5]:      1116      1116      1098      1098      1020      1020       960       960       960       960       942       942      1056      1056      1092      1092 
dram[6]:      1116      1116      1098      1098      1020      1020       960       960       960       960       942       942      1020      1020      1128      1128 
dram[7]:      1116      1116      1098      1098      1020      1020       960       960       936       936       978       978      1020      1020      1128      1128 
dram[8]:      1116      1116      1098      1098      1008      1008       960       960       936       936       978       978      1020      1020      1128      1128 
dram[9]:      1152      1152      1098      1098      1008      1008       960       960       936       936       978       978      1020      1020      1092      1092 
dram[10]:      1152      1152      1098      1098      1008      1008       960       960       936       936       954       954      1056      1056      1092      1092 
total reads: 181440
bank skew: 1152/924 = 1.25
chip skew: 16512/16488 = 1.00
average mf latency per bank:
dram[0]:        360       306       367       306       387       316       356       310       364       303       424       335       414       334       369       318
dram[1]:        353       303       369       307       389       315       354       310       366       304       424       335       411       331       366       317
dram[2]:        357       306       367       307       386       314       356       311       363       303       421       334       413       332       367       314
dram[3]:        355       305       370       308       389       316       352       310       365       304       426       338       412       332       363       315
dram[4]:        356       304       370       309       385       313       356       310       365       302       426       340       413       332       365       313
dram[5]:        352       305       370       308       388       316       353       311       365       304       427       339       413       330       363       314
dram[6]:        351       303       371       309       386       314       354       310       365       303       425       340       412       335       367       315
dram[7]:        354       305       367       306       385       316       354       309       361       297       426       336       409       335       363       315
dram[8]:        350       302       376       311       389       315       357       308       360       300       423       336       413       335       366       315
dram[9]:        356       306       373       307       387       317       354       308       362       297       423       335       413       334       364       314
dram[10]:        355       303       374       311       388       314       356       309       362       299       432       337       411       333       365       318
maximum mf latency per bank:
dram[0]:      11357     11071     10898     10728     10527     10192      9611      9523      9784      9442     12391     11982     12459     12069     11706     11388
dram[1]:      11359     10741     11096     10859     10363     10101      9818      9490      9978      9657     12370     11880     12502     12026     11745     11446
dram[2]:      11270     10946     10744     10533     10665     10301      9641      9456      9700      9469     12409     11999     12474     12074     11639     11346
dram[3]:      11916     11351     11179     10947     10236     10123      9840      9429     10061      9724     12354     11883     12387     11909     11657     11360
dram[4]:      11328     11216     10802     10317     10672     10184      9732      9435      9823      9386     12365     11953     12576     12107     11547     11249
dram[5]:      11698     11378     11251     10994     10191      9851      9623      9396     10030      9635     12372     11971     12540     11949     11533     11359
dram[6]:      10939     10646     11186     10838     10538     10078      9580      9364      9717      9295     12457     12047     12327     11837     11636     11229
dram[7]:      11689     11219     11209     11003      9999      9710      9640      9384      9584      9456     12446     12028     12091     11620     11708     11310
dram[8]:      11074     10497     10984     10759     10702     10241      9661      9329      9400      8914     12496     12103     12215     11831     11540     11213
dram[9]:      11178     10787     10937     10568     10599     10236      9752      9396      9764      9346     12429     11956     12090     11605     11662     11458
dram[10]:      11196     10921     11179     10845     10574     10242      9946      9626      9395      8925     12435     11953     12503     11873     11812     11321
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=955860 n_nop=738760 n_act=6886 n_pre=6870 n_req=50836 n_rd=137392 n_write=65952 bw_util=0.4255
n_activity=696315 dram_eff=0.5841
bk0: 9076a 865727i bk1: 9072a 869089i bk2: 9024a 867224i bk3: 9024a 869821i bk4: 8632a 873136i bk5: 8632a 875925i bk6: 7920a 878756i bk7: 7920a 880530i bk8: 8064a 878090i bk9: 8064a 878340i bk10: 8060a 878637i bk11: 8060a 880509i bk12: 8828a 869072i bk13: 8824a 870072i bk14: 9096a 864410i bk15: 9096a 865991i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.68728
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=955860 n_nop=738440 n_act=7024 n_pre=7008 n_req=50847 n_rd=137436 n_write=65952 bw_util=0.4256
n_activity=697568 dram_eff=0.5831
bk0: 9068a 866217i bk1: 9068a 869334i bk2: 8880a 866665i bk3: 8880a 870641i bk4: 8784a 869345i bk5: 8784a 872080i bk6: 7920a 877924i bk7: 7920a 879508i bk8: 8060a 877828i bk9: 8060a 879197i bk10: 8080a 877551i bk11: 8080a 879779i bk12: 8832a 868093i bk13: 8832a 870532i bk14: 9096a 862724i bk15: 9092a 865191i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.68398
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=955860 n_nop=738520 n_act=6938 n_pre=6922 n_req=50870 n_rd=137480 n_write=66000 bw_util=0.4258
n_activity=695916 dram_eff=0.5848
bk0: 9216a 864212i bk1: 9216a 867660i bk2: 8880a 868125i bk3: 8880a 871539i bk4: 8784a 871062i bk5: 8784a 872265i bk6: 7916a 878256i bk7: 7916a 880352i bk8: 8064a 878076i bk9: 8064a 879044i bk10: 8080a 877766i bk11: 8080a 881172i bk12: 8832a 868116i bk13: 8832a 871443i bk14: 8968a 865636i bk15: 8968a 865793i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.67863
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=955860 n_nop=738306 n_act=7089 n_pre=7073 n_req=50848 n_rd=137440 n_write=65952 bw_util=0.4256
n_activity=694480 dram_eff=0.5857
bk0: 9216a 863731i bk1: 9216a 866283i bk2: 8876a 867760i bk3: 8876a 870160i bk4: 8784a 871181i bk5: 8784a 871744i bk6: 7920a 877737i bk7: 7920a 879511i bk8: 8064a 876816i bk9: 8064a 878143i bk10: 8060a 878296i bk11: 8060a 879581i bk12: 8832a 868571i bk13: 8832a 868180i bk14: 8968a 865346i bk15: 8968a 866926i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.66446
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents
MSHR: tag=0xc01ee880, atomic=0 1 entries : 0x7fe0d329ffc0 :  mf: uid=7713172, sid07:w08, part=4, addr=0xc01ee880, load , size=128, unknown  status = IN_PARTITION_DRAM (3180582), 

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=955860 n_nop=738431 n_act=6975 n_pre=6959 n_req=50874 n_rd=137495 n_write=66000 bw_util=0.4258
n_activity=697227 dram_eff=0.5837
bk0: 9216a 864713i bk1: 9216a 868853i bk2: 8876a 867486i bk3: 8876a 870132i bk4: 8664a 872127i bk5: 8663a 873490i bk6: 8064a 875275i bk7: 8064a 878067i bk8: 8064a 877899i bk9: 8064a 878171i bk10: 8060a 879096i bk11: 8060a 880836i bk12: 8828a 868025i bk13: 8828a 870624i bk14: 8976a 865556i bk15: 8976a 869103i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.67696
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=955860 n_nop=738426 n_act=7027 n_pre=7011 n_req=50849 n_rd=137444 n_write=65952 bw_util=0.4256
n_activity=694311 dram_eff=0.5859
bk0: 9068a 865453i bk1: 9068a 867757i bk2: 8996a 868630i bk3: 8996a 868350i bk4: 8664a 871767i bk5: 8664a 873048i bk6: 8064a 877484i bk7: 8064a 877530i bk8: 8064a 875776i bk9: 8064a 876475i bk10: 8060a 877925i bk11: 8064a 878859i bk12: 8828a 868442i bk13: 8828a 870950i bk14: 8976a 866240i bk15: 8976a 868767i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.67738
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=955860 n_nop=738550 n_act=6989 n_pre=6973 n_req=50837 n_rd=137396 n_write=65952 bw_util=0.4255
n_activity=694882 dram_eff=0.5853
bk0: 9072a 866209i bk1: 9068a 869943i bk2: 8996a 865204i bk3: 8996a 869481i bk4: 8636a 872403i bk5: 8636a 874429i bk6: 8064a 876535i bk7: 8064a 878147i bk8: 8064a 876852i bk9: 8064a 877309i bk10: 8060a 877285i bk11: 8060a 878516i bk12: 8684a 869048i bk13: 8684a 872762i bk14: 9124a 862311i bk15: 9124a 864102i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.70077
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=955860 n_nop=738268 n_act=7032 n_pre=7016 n_req=50886 n_rd=137496 n_write=66048 bw_util=0.4259
n_activity=695113 dram_eff=0.5856
bk0: 9068a 864766i bk1: 9068a 869720i bk2: 9000a 866801i bk3: 9000a 871149i bk4: 8636a 873498i bk5: 8636a 873557i bk6: 8064a 876666i bk7: 8064a 877980i bk8: 7968a 876676i bk9: 7968a 878622i bk10: 8208a 874945i bk11: 8208a 877973i bk12: 8680a 870574i bk13: 8680a 871006i bk14: 9124a 863765i bk15: 9124a 864870i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.65681
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents
MSHR: tag=0xc01eec80, atomic=0 1 entries : 0x7fe0d31517f0 :  mf: uid=7713171, sid07:w10, part=8, addr=0xc01eec80, load , size=128, unknown  status = IN_PARTITION_DRAM (3180580), 

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=955860 n_nop=738578 n_act=6979 n_pre=6963 n_req=50835 n_rd=137388 n_write=65952 bw_util=0.4255
n_activity=695370 dram_eff=0.5848
bk0: 9072a 866445i bk1: 9068a 870579i bk2: 9000a 867178i bk3: 9000a 869956i bk4: 8580a 874157i bk5: 8580a 876153i bk6: 8064a 876829i bk7: 8064a 877993i bk8: 7968a 877889i bk9: 7968a 879391i bk10: 8208a 875670i bk11: 8208a 877837i bk12: 8680a 868101i bk13: 8680a 870991i bk14: 9124a 864051i bk15: 9124a 865364i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.69261
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=955860 n_nop=738452 n_act=7040 n_pre=7024 n_req=50836 n_rd=137392 n_write=65952 bw_util=0.4255
n_activity=696653 dram_eff=0.5838
bk0: 9216a 862778i bk1: 9216a 866156i bk2: 9000a 867828i bk3: 9000a 869283i bk4: 8580a 874338i bk5: 8580a 875550i bk6: 8064a 875700i bk7: 8064a 877748i bk8: 7968a 877813i bk9: 7968a 879268i bk10: 8208a 875828i bk11: 8208a 880274i bk12: 8680a 870555i bk13: 8680a 871740i bk14: 8980a 864743i bk15: 8980a 867354i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.64621
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents
MSHR: tag=0xc01eee80, atomic=0 1 entries : 0x7fe0d320bae0 :  mf: uid=7713170, sid07:w11, part=10, addr=0xc01eee80, load , size=128, unknown  status = IN_PARTITION_DRAM (3180577), 

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=955860 n_nop=738426 n_act=6953 n_pre=6937 n_req=50886 n_rd=137496 n_write=66048 bw_util=0.4259
n_activity=697392 dram_eff=0.5837
bk0: 9216a 864292i bk1: 9216a 866919i bk2: 9000a 866850i bk3: 9000a 868478i bk4: 8584a 873647i bk5: 8584a 874965i bk6: 8064a 876086i bk7: 8064a 878271i bk8: 7968a 877713i bk9: 7968a 881168i bk10: 8108a 876580i bk11: 8108a 880023i bk12: 8828a 868026i bk13: 8828a 870097i bk14: 8980a 866319i bk15: 8980a 867084i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.68028

========= L2 cache stats =========
L2_cache_bank[0]: Access = 25412, Miss = 17175, Miss_rate = 0.676, Pending_hits = 251, Reservation_fails = 0
L2_cache_bank[1]: Access = 25372, Miss = 17173, Miss_rate = 0.677, Pending_hits = 1380, Reservation_fails = 1
L2_cache_bank[2]: Access = 25384, Miss = 17180, Miss_rate = 0.677, Pending_hits = 193, Reservation_fails = 4
L2_cache_bank[3]: Access = 25368, Miss = 17179, Miss_rate = 0.677, Pending_hits = 1375, Reservation_fails = 0
L2_cache_bank[4]: Access = 25380, Miss = 17185, Miss_rate = 0.677, Pending_hits = 200, Reservation_fails = 0
L2_cache_bank[5]: Access = 25374, Miss = 17185, Miss_rate = 0.677, Pending_hits = 1355, Reservation_fails = 4
L2_cache_bank[6]: Access = 25350, Miss = 17180, Miss_rate = 0.678, Pending_hits = 200, Reservation_fails = 0
L2_cache_bank[7]: Access = 25350, Miss = 17180, Miss_rate = 0.678, Pending_hits = 1371, Reservation_fails = 0
L2_cache_bank[8]: Access = 25402, Miss = 17187, Miss_rate = 0.677, Pending_hits = 228, Reservation_fails = 1
L2_cache_bank[9]: Access = 25408, Miss = 17187, Miss_rate = 0.676, Pending_hits = 1391, Reservation_fails = 0
L2_cache_bank[10]: Access = 25396, Miss = 17180, Miss_rate = 0.676, Pending_hits = 222, Reservation_fails = 0
L2_cache_bank[11]: Access = 25384, Miss = 17181, Miss_rate = 0.677, Pending_hits = 1387, Reservation_fails = 0
L2_cache_bank[12]: Access = 25372, Miss = 17175, Miss_rate = 0.677, Pending_hits = 225, Reservation_fails = 2
L2_cache_bank[13]: Access = 25384, Miss = 17174, Miss_rate = 0.677, Pending_hits = 1386, Reservation_fails = 0
L2_cache_bank[14]: Access = 25420, Miss = 17187, Miss_rate = 0.676, Pending_hits = 216, Reservation_fails = 0
L2_cache_bank[15]: Access = 25420, Miss = 17187, Miss_rate = 0.676, Pending_hits = 1400, Reservation_fails = 0
L2_cache_bank[16]: Access = 25390, Miss = 17174, Miss_rate = 0.676, Pending_hits = 226, Reservation_fails = 0
L2_cache_bank[17]: Access = 25378, Miss = 17173, Miss_rate = 0.677, Pending_hits = 1371, Reservation_fails = 0
L2_cache_bank[18]: Access = 25378, Miss = 17174, Miss_rate = 0.677, Pending_hits = 207, Reservation_fails = 0
L2_cache_bank[19]: Access = 25390, Miss = 17174, Miss_rate = 0.676, Pending_hits = 1361, Reservation_fails = 0
L2_cache_bank[20]: Access = 25420, Miss = 17187, Miss_rate = 0.676, Pending_hits = 199, Reservation_fails = 2
L2_cache_bank[21]: Access = 25420, Miss = 17187, Miss_rate = 0.676, Pending_hits = 1363, Reservation_fails = 0
L2_total_cache_accesses = 558552
L2_total_cache_misses = 377964
L2_total_cache_miss_rate = 0.6767
L2_total_cache_pending_hits = 17507
L2_total_cache_reservation_fails = 14
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 162988
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 17114
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 196506
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 181440
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 14
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 93
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 366
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 376608
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 181440
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.037
L2_cache_fill_port_util = 0.133

icnt_total_pkts_mem_to_simt=1794784
icnt_total_pkts_simt_to_mem=1284312
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.49727
	minimum = 6
	maximum = 51
Network latency average = 8.37666
	minimum = 6
	maximum = 47
Slowest packet = 1025150
Flit latency average = 6.81993
	minimum = 6
	maximum = 43
Slowest flit = 2825590
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0235422
	minimum = 0.0186296 (at node 0)
	maximum = 0.0279444 (at node 7)
Accepted packet rate average = 0.0235422
	minimum = 0.0186296 (at node 0)
	maximum = 0.0279444 (at node 7)
Injected flit rate average = 0.0648857
	minimum = 0.0429291 (at node 0)
	maximum = 0.0860101 (at node 42)
Accepted flit rate average= 0.0648857
	minimum = 0.0597362 (at node 0)
	maximum = 0.0896044 (at node 7)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 9.57033 (12 samples)
	minimum = 6 (12 samples)
	maximum = 195.583 (12 samples)
Network latency average = 9.06031 (12 samples)
	minimum = 6 (12 samples)
	maximum = 158.083 (12 samples)
Flit latency average = 7.68757 (12 samples)
	minimum = 6 (12 samples)
	maximum = 154.667 (12 samples)
Fragmentation average = 0.0439766 (12 samples)
	minimum = 0 (12 samples)
	maximum = 107.083 (12 samples)
Injected packet rate average = 0.0222086 (12 samples)
	minimum = 0.0175756 (12 samples)
	maximum = 0.026358 (12 samples)
Accepted packet rate average = 0.0222086 (12 samples)
	minimum = 0.0175756 (12 samples)
	maximum = 0.026358 (12 samples)
Injected flit rate average = 0.0612126 (12 samples)
	minimum = 0.0404862 (12 samples)
	maximum = 0.0812216 (12 samples)
Accepted flit rate average = 0.0612126 (12 samples)
	minimum = 0.0563746 (12 samples)
	maximum = 0.0845356 (12 samples)
Injected packet size average = 2.75625 (12 samples)
Accepted packet size average = 2.75625 (12 samples)
Hops average = 1 (12 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 27 min, 51 sec (1671 sec)
gpgpu_simulation_rate = 207173 (inst/sec)
gpgpu_simulation_rate = 1903 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 13 bind to kernel 13 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 13 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 13 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 13 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 13 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 13 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 13 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 13 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 13 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 13 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 13 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 13 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 13 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 13 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 13 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 13 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 13 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 13 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 13 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 13 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 13 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 13 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 13 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 13 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 13 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 13 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 13 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 13 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 13: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 13 
gpu_sim_cycle = 39053
gpu_sim_insn = 28848876
gpu_ipc =     738.7109
gpu_tot_sim_cycle = 3441786
gpu_tot_sim_insn = 375035388
gpu_tot_ipc =     108.9653
gpu_tot_issued_cta = 832
max_total_param_size = 0
gpu_stall_dramfull = 63666
gpu_stall_icnt2sh    = 9800
partiton_reqs_in_parallel = 859166
partiton_reqs_in_parallel_total    = 11261560
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       3.5216
partiton_reqs_in_parallel_util = 859166
partiton_reqs_in_parallel_util_total    = 11261560
gpu_sim_cycle_parition_util = 39053
gpu_tot_sim_cycle_parition_util    = 513840
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9224
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 558552
L2_BW  =     112.8680 GB/Sec
L2_BW_total  =      16.6628 GB/Sec
gpu_total_sim_rate=209516

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 7529964
	L1I_total_cache_misses = 3568
	L1I_total_cache_miss_rate = 0.0005
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 23296
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0701
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 21664
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 7526396
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3568
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 23296
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 7529964
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
62746, 60298, 60406, 62610, 62760, 60333, 60413, 62563, 14503, 13924, 13968, 10847, 
gpgpu_n_tot_thrd_icount = 433152512
gpgpu_n_tot_w_icount = 13536016
gpgpu_n_stall_shd_mem = 132924
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 407992
gpgpu_n_mem_write_global = 196560
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 9960704
gpgpu_n_store_insn = 6191640
gpgpu_n_shmem_insn = 41018744
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 745472
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 16816
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 114664
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:394929	W0_Idle:327501	W0_Scoreboard:17125636	W1:786240	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:5306340	W32:7443436
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3263936 {8:407992,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 26732160 {136:196560,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 46052032 {40:98280,136:309712,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1572480 {8:196560,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 1746 
maxdqlatency = 0 
maxmflatency = 12576 
averagemflatency = 338 
max_icnt2mem_latency = 11626 
max_icnt2sh_latency = 3441785 
mrq_lat_table:278226 	43378 	28795 	63292 	76611 	57416 	30886 	15516 	8359 	3481 	68 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	361983 	228116 	2559 	2414 	2885 	3725 	2898 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	19 	485405 	19830 	540 	147 	86569 	213 	576 	1316 	2378 	2522 	3488 	2053 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	341707 	65219 	1094 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	7084 	11629 	29006 	58121 	90720 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	861 	179 	5 	11 	6 	7 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:     12320     12386     13222     13102     13189     13282     11480     11902     12744     13235     12216     12126     11552     11961     12361     12752 
dram[1]:     12329     12238     13207     13104     13222     13223     11320     11987     12744     13234     12145     12048     11736     12172     12299     12647 
dram[2]:     12322     12755     13210     12862     13152     13248     11411     12026     12744     13224     12143     12020     11647     11907     12390     12756 
dram[3]:     12384     12629     13224     12937     13154     13147     11292     11892     12745     13222     12142     12380     11597     11992     12302     12687 
dram[4]:     12353     12654     13141     12728     13168     13178     11373     11999     12746     13226     12230     12553     11601     11939     12434     12738 
dram[5]:     12343     12599     13205     13151     13193     13144     11261     11908     12745     13231     12225     12479     11524     12031     12315     12713 
dram[6]:     12483     12729     13083     12941     13213     13238     11161     11967     12744     13229     12219     12589     11713     11620     12364     12652 
dram[7]:     12414     12646     13281     13262     13202     13083     11294     11820     12749     13236     12315     12206     11629     11544     12371     12764 
dram[8]:     12474     12822     13058     13095     13202     13322     11317     11918     12748     13230     12154     12181     11642     11607     12297     12614 
dram[9]:     12338     12653     13078     13135     13177     13270     11422     11877     12744     13238     12040     11964     11563     11511     12413     12672 
dram[10]:     12447     12821     13095     13122     13289     13408     11110     12030     12744     13233     12239     12259     11716     12212     12337     12447 
average row accesses per activate:
dram[0]:  8.041667  8.004367  8.089087  7.947484  7.327623  7.537445  7.885000  7.964646  7.975247  7.763855  7.576832  7.488318  8.125858  8.160919  7.251968  7.457490 
dram[1]:  7.881721  7.881721  7.179798  7.643011  6.880157  6.893701  8.617486  8.300000  7.972772  7.761446  7.231982  7.041667  8.241300  8.072727  7.549181  7.380762 
dram[2]:  8.139131  8.210526  7.915368  8.058957  7.220619  6.948413  8.043367  7.922111  8.478948  7.955555  7.484848  7.467442  8.091116  7.928571  7.132150  7.076321 
dram[3]:  8.192560  7.849057  7.913140  7.511628  7.161554  7.004000  8.478495  8.128866  7.708134  7.372998  6.956522  6.956522  8.279720  7.858407  7.188867  6.758879 
dram[4]:  8.000000  8.470589  7.774617  7.640860  7.147609  6.959514  7.806763  8.080000  8.177665  7.653207  7.655502  7.619048  7.908686  7.753275  7.444445  7.094118 
dram[5]:  8.019693  8.019693  7.745182  7.812095  7.059548  6.987805  8.688172  8.244898  7.191964  7.441109  7.272727  7.145089  8.639903  8.070455  7.122047  6.984556 
dram[6]:  8.183036  8.037281  7.845987  7.914661  7.030738  7.002041  8.373057  8.080000  8.014925  7.689737  7.582938  7.476635  7.566449  7.752232  7.263261  7.164729 
dram[7]:  8.090508  7.847966  8.022173  7.951648  7.507658  7.118257  8.595745  8.287180  6.951755  6.730361  7.503432  7.486301  8.169412  8.150235  7.082376  6.897388 
dram[8]:  7.734177  7.831197  8.022173  7.951648  6.959100  7.119247  8.550264  8.244898  7.694175  7.529691  7.352018  7.286667  7.767338  7.819820  7.544898  7.638430 
dram[9]:  7.672131  7.932203  8.057906  7.986755  7.381779  7.365801  8.287180  8.120603  7.268349  6.995585  7.643357  7.486301  7.873016  7.715556  6.986486  7.124016 
dram[10]:  8.357142  8.174672  7.814255  7.780645  7.076923  7.033058  8.977777  8.641711  7.617788  7.456470  7.365297  7.105727  7.736383  7.719565  7.385714  7.477273 
average row locality = 606028/79169 = 7.654865
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      2458      2457      2440      2440      2331      2331      2153      2153      2182      2182      2177      2177      2399      2398      2466      2466 
dram[1]:      2456      2456      2401      2401      2372      2372      2153      2153      2181      2181      2183      2183      2400      2400      2466      2465 
dram[2]:      2496      2496      2401      2401      2372      2372      2152      2152      2182      2182      2183      2183      2400      2400      2431      2431 
dram[3]:      2496      2496      2400      2400      2372      2372      2153      2153      2182      2182      2178      2178      2400      2400      2431      2431 
dram[4]:      2496      2496      2400      2400      2340      2340      2192      2192      2182      2182      2178      2178      2399      2399      2433      2433 
dram[5]:      2456      2456      2432      2432      2340      2340      2192      2192      2182      2182      2178      2179      2399      2399      2433      2433 
dram[6]:      2457      2456      2432      2432      2333      2333      2192      2192      2182      2182      2178      2178      2360      2360      2473      2473 
dram[7]:      2456      2456      2433      2433      2333      2333      2192      2192      2156      2156      2218      2218      2359      2359      2473      2473 
dram[8]:      2457      2456      2433      2433      2318      2318      2192      2192      2156      2156      2218      2218      2359      2359      2473      2473 
dram[9]:      2496      2496      2433      2433      2318      2318      2192      2192      2155      2155      2218      2218      2359      2359      2434      2434 
dram[10]:      2496      2496      2433      2433      2319      2319      2192      2192      2155      2155      2191      2191      2399      2399      2434      2434 
total reads: 409468
bank skew: 2496/2152 = 1.16
chip skew: 37240/37210 = 1.00
number of total write accesses:
dram[0]:      1209      1209      1192      1192      1091      1091      1001      1001      1040      1040      1028      1028      1152      1152      1218      1218 
dram[1]:      1209      1209      1153      1153      1130      1130      1001      1001      1040      1040      1028      1028      1152      1152      1218      1218 
dram[2]:      1248      1248      1153      1153      1130      1130      1001      1001      1040      1040      1028      1028      1152      1152      1185      1185 
dram[3]:      1248      1248      1153      1153      1130      1130      1001      1001      1040      1040      1022      1022      1152      1152      1185      1185 
dram[4]:      1248      1248      1153      1153      1098      1098      1040      1040      1040      1040      1022      1022      1152      1152      1185      1185 
dram[5]:      1209      1209      1185      1185      1098      1098      1040      1040      1040      1040      1022      1022      1152      1152      1185      1185 
dram[6]:      1209      1209      1185      1185      1098      1098      1040      1040      1040      1040      1022      1022      1113      1113      1224      1224 
dram[7]:      1209      1209      1185      1185      1098      1098      1040      1040      1014      1014      1061      1061      1113      1113      1224      1224 
dram[8]:      1209      1209      1185      1185      1085      1085      1040      1040      1014      1014      1061      1061      1113      1113      1224      1224 
dram[9]:      1248      1248      1185      1185      1085      1085      1040      1040      1014      1014      1061      1061      1113      1113      1185      1185 
dram[10]:      1248      1248      1185      1185      1085      1085      1040      1040      1014      1014      1035      1035      1152      1152      1185      1185 
total reads: 196560
bank skew: 1248/1001 = 1.25
chip skew: 17888/17862 = 1.00
average mf latency per bank:
dram[0]:        349       300       357       300       375       309       346       303       353       297       409       326       399       324       357       310
dram[1]:        343       296       358       301       377       308       344       303       355       297       408       326       396       322       355       309
dram[2]:        347       300       357       301       374       308       346       304       352       296       406       325       398       323       355       307
dram[3]:        345       299       360       302       377       310       343       303       354       297       410       329       397       323       352       308
dram[4]:        345       298       359       302       373       307       346       303       354       296       410       331       398       323       354       305
dram[5]:        343       298       359       302       376       310       344       303       354       297       411       329       397       321       351       306
dram[6]:        341       296       360       303       374       307       344       303       354       296       409       330       396       325       356       307
dram[7]:        343       298       356       300       374       310       344       302       351       291       410       327       394       326       352       307
dram[8]:        340       295       365       305       378       308       347       301       350       294       407       326       397       325       355       307
dram[9]:        345       299       362       301       375       310       344       301       351       290       408       326       398       325       353       306
dram[10]:        345       297       363       304       376       307       345       302       352       293       416       327       396       323       354       310
maximum mf latency per bank:
dram[0]:      11357     11071     10898     10728     10527     10192      9611      9523      9784      9442     12391     11982     12459     12069     11706     11388
dram[1]:      11359     10741     11096     10859     10363     10101      9818      9490      9978      9657     12370     11880     12502     12026     11745     11446
dram[2]:      11270     10946     10744     10533     10665     10301      9641      9456      9700      9469     12409     11999     12474     12074     11639     11346
dram[3]:      11916     11351     11179     10947     10236     10123      9840      9429     10061      9724     12354     11883     12387     11909     11657     11360
dram[4]:      11328     11216     10802     10317     10672     10184      9732      9435      9823      9386     12365     11953     12576     12107     11547     11249
dram[5]:      11698     11378     11251     10994     10191      9851      9623      9396     10030      9635     12372     11971     12540     11949     11533     11359
dram[6]:      10939     10646     11186     10838     10538     10078      9580      9364      9717      9295     12457     12047     12327     11837     11636     11229
dram[7]:      11689     11219     11209     11003      9999      9710      9640      9384      9584      9456     12446     12028     12091     11620     11708     11310
dram[8]:      11074     10497     10984     10759     10702     10241      9661      9329      9400      8914     12496     12103     12215     11831     11540     11213
dram[9]:      11178     10787     10937     10568     10599     10236      9752      9396      9764      9346     12429     11956     12090     11605     11662     11458
dram[10]:      11196     10921     11179     10845     10574     10242      9946      9626      9395      8925     12435     11953     12503     11873     11812     11321
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1028374 n_nop=793938 n_act=7082 n_pre=7066 n_req=55072 n_rd=148840 n_write=71448 bw_util=0.4284
n_activity=751889 dram_eff=0.586
bk0: 9832a 931538i bk1: 9828a 935080i bk2: 9760a 933064i bk3: 9760a 936316i bk4: 9324a 939632i bk5: 9324a 942462i bk6: 8612a 945197i bk7: 8612a 947785i bk8: 8728a 944987i bk9: 8728a 945363i bk10: 8708a 945642i bk11: 8708a 947584i bk12: 9596a 934588i bk13: 9592a 936243i bk14: 9864a 929655i bk15: 9864a 931984i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.64342
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1028374 n_nop=793590 n_act=7230 n_pre=7214 n_req=55085 n_rd=148892 n_write=71448 bw_util=0.4285
n_activity=753328 dram_eff=0.585
bk0: 9824a 932044i bk1: 9824a 935675i bk2: 9604a 932996i bk3: 9604a 937290i bk4: 9488a 936308i bk5: 9488a 938958i bk6: 8612a 944436i bk7: 8612a 946354i bk8: 8724a 944605i bk9: 8724a 946136i bk10: 8732a 944581i bk11: 8732a 947052i bk12: 9600a 933843i bk13: 9600a 936370i bk14: 9864a 927969i bk15: 9860a 930908i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.63867
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents
MSHR: tag=0xc03ef480, atomic=0 1 entries : 0x7fe0d38b7570 :  mf: uid=8355814, sid17:w10, part=2, addr=0xc03ef480, load , size=128, unknown  status = IN_PARTITION_DRAM (3441780), 

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1028374 n_nop=793690 n_act=7134 n_pre=7118 n_req=55108 n_rd=148936 n_write=71496 bw_util=0.4287
n_activity=751654 dram_eff=0.5865
bk0: 9984a 929757i bk1: 9984a 933719i bk2: 9604a 934201i bk3: 9604a 938228i bk4: 9488a 938127i bk5: 9488a 938981i bk6: 8608a 944981i bk7: 8608a 947370i bk8: 8728a 944895i bk9: 8728a 946179i bk10: 8732a 944697i bk11: 8732a 948417i bk12: 9600a 933787i bk13: 9600a 937355i bk14: 9724a 931107i bk15: 9724a 931645i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.63711
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1028374 n_nop=793448 n_act=7299 n_pre=7283 n_req=55086 n_rd=148896 n_write=71448 bw_util=0.4285
n_activity=750188 dram_eff=0.5874
bk0: 9984a 929543i bk1: 9984a 932384i bk2: 9600a 933937i bk3: 9600a 936684i bk4: 9488a 938116i bk5: 9488a 938298i bk6: 8612a 944311i bk7: 8612a 946233i bk8: 8728a 943382i bk9: 8728a 945326i bk10: 8712a 945065i bk11: 8712a 946990i bk12: 9600a 933929i bk13: 9600a 933614i bk14: 9724a 930507i bk15: 9724a 932713i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.62672
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents
MSHR: tag=0xc03ef680, atomic=0 1 entries : 0x7fe0d3892710 :  mf: uid=8355815, sid17:w11, part=4, addr=0xc03ef680, load , size=128, unknown  status = IN_PARTITION_DRAM (3441783), 

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1028374 n_nop=793572 n_act=7177 n_pre=7161 n_req=55116 n_rd=148960 n_write=71504 bw_util=0.4288
n_activity=753005 dram_eff=0.5856
bk0: 9984a 930100i bk1: 9984a 934552i bk2: 9600a 933485i bk3: 9600a 936603i bk4: 9360a 938670i bk5: 9360a 940410i bk6: 8768a 941605i bk7: 8768a 944793i bk8: 8728a 944540i bk9: 8728a 945169i bk10: 8712a 946344i bk11: 8712a 947851i bk12: 9596a 933971i bk13: 9596a 936641i bk14: 9732a 931341i bk15: 9732a 935143i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.63291
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1028374 n_nop=793576 n_act=7233 n_pre=7217 n_req=55087 n_rd=148900 n_write=71448 bw_util=0.4285
n_activity=749992 dram_eff=0.5876
bk0: 9824a 931177i bk1: 9824a 934250i bk2: 9728a 935018i bk3: 9728a 934899i bk4: 9360a 938765i bk5: 9360a 940135i bk6: 8768a 943870i bk7: 8768a 944341i bk8: 8728a 942545i bk9: 8728a 943325i bk10: 8712a 944682i bk11: 8716a 946177i bk12: 9596a 933795i bk13: 9596a 936926i bk14: 9732a 931758i bk15: 9732a 934609i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.63634
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1028374 n_nop=793712 n_act=7189 n_pre=7173 n_req=55075 n_rd=148852 n_write=71448 bw_util=0.4284
n_activity=750375 dram_eff=0.5872
bk0: 9828a 931580i bk1: 9824a 935840i bk2: 9728a 931131i bk3: 9728a 935595i bk4: 9332a 939398i bk5: 9332a 941248i bk6: 8768a 943493i bk7: 8768a 944792i bk8: 8728a 943201i bk9: 8728a 944403i bk10: 8712a 943859i bk11: 8712a 945515i bk12: 9440a 935008i bk13: 9440a 938953i bk14: 9892a 927520i bk15: 9892a 929876i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.6563
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1028374 n_nop=793394 n_act=7242 n_pre=7226 n_req=55128 n_rd=148960 n_write=71552 bw_util=0.4289
n_activity=750948 dram_eff=0.5873
bk0: 9824a 930678i bk1: 9824a 936161i bk2: 9732a 933108i bk3: 9732a 937707i bk4: 9332a 940380i bk5: 9332a 940404i bk6: 8768a 943296i bk7: 8768a 945098i bk8: 8624a 943294i bk9: 8624a 945505i bk10: 8872a 941487i bk11: 8872a 944942i bk12: 9436a 936027i bk13: 9436a 937299i bk14: 9892a 929164i bk15: 9892a 930392i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.61682
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1028374 n_nop=793740 n_act=7179 n_pre=7163 n_req=55073 n_rd=148844 n_write=71448 bw_util=0.4284
n_activity=750920 dram_eff=0.5867
bk0: 9828a 931912i bk1: 9824a 936685i bk2: 9732a 933183i bk3: 9732a 936162i bk4: 9272a 941260i bk5: 9272a 943080i bk6: 8768a 943561i bk7: 8768a 944861i bk8: 8624a 944473i bk9: 8624a 946487i bk10: 8872a 942539i bk11: 8872a 945059i bk12: 9436a 934004i bk13: 9436a 937226i bk14: 9892a 929151i bk15: 9892a 931019i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.64772
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents
MSHR: tag=0xc03ef080, atomic=0 1 entries : 0x7fe0d09f9830 :  mf: uid=8355816, sid17:w08, part=9, addr=0xc03ef080, load , size=128, unknown  status = IN_PARTITION_DRAM (3441785), 

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1028374 n_nop=793612 n_act=7246 n_pre=7230 n_req=55072 n_rd=148838 n_write=71448 bw_util=0.4284
n_activity=752261 dram_eff=0.5857
bk0: 9984a 928443i bk1: 9984a 932249i bk2: 9732a 933985i bk3: 9730a 936027i bk4: 9272a 941262i bk5: 9272a 942428i bk6: 8768a 942307i bk7: 8768a 944942i bk8: 8620a 944968i bk9: 8620a 946384i bk10: 8872a 942434i bk11: 8872a 947148i bk12: 9436a 936145i bk13: 9436a 937481i bk14: 9736a 930190i bk15: 9736a 933491i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.60088
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1028374 n_nop=793568 n_act=7159 n_pre=7143 n_req=55126 n_rd=148952 n_write=71552 bw_util=0.4288
n_activity=752864 dram_eff=0.5858
bk0: 9984a 929959i bk1: 9984a 932949i bk2: 9732a 932352i bk3: 9732a 934647i bk4: 9276a 940407i bk5: 9276a 942220i bk6: 8768a 942710i bk7: 8768a 944863i bk8: 8620a 944447i bk9: 8620a 948155i bk10: 8764a 943572i bk11: 8764a 947274i bk12: 9596a 933711i bk13: 9596a 935942i bk14: 9736a 931718i bk15: 9736a 933039i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.63488

========= L2 cache stats =========
L2_cache_bank[0]: Access = 27525, Miss = 18606, Miss_rate = 0.676, Pending_hits = 254, Reservation_fails = 0
L2_cache_bank[1]: Access = 27484, Miss = 18604, Miss_rate = 0.677, Pending_hits = 1383, Reservation_fails = 1
L2_cache_bank[2]: Access = 27497, Miss = 18612, Miss_rate = 0.677, Pending_hits = 195, Reservation_fails = 4
L2_cache_bank[3]: Access = 27482, Miss = 18611, Miss_rate = 0.677, Pending_hits = 1377, Reservation_fails = 0
L2_cache_bank[4]: Access = 27495, Miss = 18617, Miss_rate = 0.677, Pending_hits = 203, Reservation_fails = 0
L2_cache_bank[5]: Access = 27489, Miss = 18617, Miss_rate = 0.677, Pending_hits = 1358, Reservation_fails = 4
L2_cache_bank[6]: Access = 27463, Miss = 18612, Miss_rate = 0.678, Pending_hits = 204, Reservation_fails = 0
L2_cache_bank[7]: Access = 27462, Miss = 18612, Miss_rate = 0.678, Pending_hits = 1374, Reservation_fails = 0
L2_cache_bank[8]: Access = 27516, Miss = 18620, Miss_rate = 0.677, Pending_hits = 230, Reservation_fails = 1
L2_cache_bank[9]: Access = 27523, Miss = 18620, Miss_rate = 0.677, Pending_hits = 1393, Reservation_fails = 0
L2_cache_bank[10]: Access = 27510, Miss = 18612, Miss_rate = 0.677, Pending_hits = 225, Reservation_fails = 0
L2_cache_bank[11]: Access = 27497, Miss = 18613, Miss_rate = 0.677, Pending_hits = 1392, Reservation_fails = 0
L2_cache_bank[12]: Access = 27484, Miss = 18607, Miss_rate = 0.677, Pending_hits = 228, Reservation_fails = 2
L2_cache_bank[13]: Access = 27497, Miss = 18606, Miss_rate = 0.677, Pending_hits = 1389, Reservation_fails = 0
L2_cache_bank[14]: Access = 27536, Miss = 18620, Miss_rate = 0.676, Pending_hits = 219, Reservation_fails = 0
L2_cache_bank[15]: Access = 27536, Miss = 18620, Miss_rate = 0.676, Pending_hits = 1403, Reservation_fails = 0
L2_cache_bank[16]: Access = 27504, Miss = 18606, Miss_rate = 0.676, Pending_hits = 229, Reservation_fails = 0
L2_cache_bank[17]: Access = 27491, Miss = 18605, Miss_rate = 0.677, Pending_hits = 1374, Reservation_fails = 0
L2_cache_bank[18]: Access = 27490, Miss = 18605, Miss_rate = 0.677, Pending_hits = 209, Reservation_fails = 0
L2_cache_bank[19]: Access = 27503, Miss = 18605, Miss_rate = 0.676, Pending_hits = 1363, Reservation_fails = 0
L2_cache_bank[20]: Access = 27536, Miss = 18619, Miss_rate = 0.676, Pending_hits = 202, Reservation_fails = 2
L2_cache_bank[21]: Access = 27536, Miss = 18619, Miss_rate = 0.676, Pending_hits = 1366, Reservation_fails = 0
L2_total_cache_accesses = 605056
L2_total_cache_misses = 409468
L2_total_cache_miss_rate = 0.6767
L2_total_cache_pending_hits = 17570
L2_total_cache_reservation_fails = 14
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 177925
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 17177
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 212890
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 196560
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 14
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 93
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 366
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 407992
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 196560
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.038
L2_cache_fill_port_util = 0.134

icnt_total_pkts_mem_to_simt=1944144
icnt_total_pkts_simt_to_mem=1391296
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.57082
	minimum = 6
	maximum = 50
Network latency average = 8.44562
	minimum = 6
	maximum = 44
Slowest packet = 1119010
Flit latency average = 6.91585
	minimum = 6
	maximum = 40
Slowest flit = 3084530
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0238164
	minimum = 0.0188467 (at node 0)
	maximum = 0.02827 (at node 15)
Accepted packet rate average = 0.0238164
	minimum = 0.0188467 (at node 0)
	maximum = 0.02827 (at node 15)
Injected flit rate average = 0.0656417
	minimum = 0.0434293 (at node 0)
	maximum = 0.0870122 (at node 42)
Accepted flit rate average= 0.0656417
	minimum = 0.0604322 (at node 0)
	maximum = 0.0906484 (at node 15)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 9.49344 (13 samples)
	minimum = 6 (13 samples)
	maximum = 184.385 (13 samples)
Network latency average = 9.01303 (13 samples)
	minimum = 6 (13 samples)
	maximum = 149.308 (13 samples)
Flit latency average = 7.62821 (13 samples)
	minimum = 6 (13 samples)
	maximum = 145.846 (13 samples)
Fragmentation average = 0.0405937 (13 samples)
	minimum = 0 (13 samples)
	maximum = 98.8462 (13 samples)
Injected packet rate average = 0.0223323 (13 samples)
	minimum = 0.0176734 (13 samples)
	maximum = 0.026505 (13 samples)
Accepted packet rate average = 0.0223323 (13 samples)
	minimum = 0.0176734 (13 samples)
	maximum = 0.026505 (13 samples)
Injected flit rate average = 0.0615533 (13 samples)
	minimum = 0.0407126 (13 samples)
	maximum = 0.081667 (13 samples)
Accepted flit rate average = 0.0615533 (13 samples)
	minimum = 0.0566867 (13 samples)
	maximum = 0.0850058 (13 samples)
Injected packet size average = 2.75624 (13 samples)
Accepted packet size average = 2.75624 (13 samples)
Hops average = 1 (13 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 29 min, 50 sec (1790 sec)
gpgpu_simulation_rate = 209516 (inst/sec)
gpgpu_simulation_rate = 1922 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 21 bind to kernel 14 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 14 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 14 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 14 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 14 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 14 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 14 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 14 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 14 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 14 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 14 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 14 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 14 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 14 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 14 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 14 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 14 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 14 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 14 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 14 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 14 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 14 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 14 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 14 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 14 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 14 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 14 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 14 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 14: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 14 
gpu_sim_cycle = 39394
gpu_sim_insn = 28848876
gpu_ipc =     732.3165
gpu_tot_sim_cycle = 3703330
gpu_tot_sim_insn = 403884264
gpu_tot_ipc =     109.0598
gpu_tot_issued_cta = 896
max_total_param_size = 0
gpu_stall_dramfull = 63666
gpu_stall_icnt2sh    = 10275
partiton_reqs_in_parallel = 866668
partiton_reqs_in_parallel_total    = 12120726
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       3.5070
partiton_reqs_in_parallel_util = 866668
partiton_reqs_in_parallel_util_total    = 12120726
gpu_sim_cycle_parition_util = 39394
gpu_tot_sim_cycle_parition_util    = 552893
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9275
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 605056
L2_BW  =     111.8910 GB/Sec
L2_BW_total  =      16.6762 GB/Sec
gpu_total_sim_rate=211347

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 8109192
	L1I_total_cache_misses = 3568
	L1I_total_cache_miss_rate = 0.0004
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 25088
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0651
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 23456
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 8105624
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3568
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 25088
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 8109192
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
67573, 64936, 65052, 67420, 67588, 64964, 65060, 67374, 19339, 18559, 18626, 12046, 
gpgpu_n_tot_thrd_icount = 466471936
gpgpu_n_tot_w_icount = 14577248
gpgpu_n_stall_shd_mem = 132950
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 439376
gpgpu_n_mem_write_global = 211680
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 10726912
gpgpu_n_store_insn = 6667920
gpgpu_n_shmem_insn = 44174032
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 802816
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 16842
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 114664
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:425065	W0_Idle:342759	W0_Scoreboard:18277421	W1:846720	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:5714520	W32:8016008
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3515008 {8:439376,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 28788480 {136:211680,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 49594496 {40:105840,136:333536,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1693440 {8:211680,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 1746 
maxdqlatency = 0 
maxmflatency = 12576 
averagemflatency = 330 
max_icnt2mem_latency = 11626 
max_icnt2sh_latency = 3703329 
mrq_lat_table:297239 	45898 	30867 	68890 	83420 	63027 	34352 	17041 	8369 	3481 	68 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	390442 	246153 	2567 	2414 	2885 	3725 	2898 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	20 	529246 	21962 	554 	147 	87085 	213 	576 	1316 	2378 	2522 	3488 	2053 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	368261 	69986 	1157 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	7084 	11629 	29006 	58121 	105840 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	938 	180 	5 	11 	6 	7 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:     12320     12386     13222     13102     13189     13282     11480     11902     12744     13235     12216     12126     11552     11961     12361     12752 
dram[1]:     12329     12238     13207     13104     13222     13223     11320     11987     12744     13234     12145     12048     11736     12172     12299     12647 
dram[2]:     12322     12755     13210     12862     13152     13248     11411     12026     12744     13224     12143     12020     11647     11907     12390     12756 
dram[3]:     12384     12629     13224     12937     13154     13147     11292     11892     12745     13222     12142     12380     11597     11992     12302     12687 
dram[4]:     12353     12654     13141     12728     13168     13178     11373     11999     12746     13226     12230     12553     11601     11939     12434     12738 
dram[5]:     12343     12599     13205     13151     13193     13144     11261     11908     12745     13231     12225     12479     11524     12031     12315     12713 
dram[6]:     12483     12729     13083     12941     13213     13238     11161     11967     12744     13229     12219     12589     11713     11620     12364     12652 
dram[7]:     12414     12646     13281     13262     13202     13083     11294     11820     12749     13236     12315     12206     11629     11544     12371     12764 
dram[8]:     12474     12822     13058     13095     13202     13322     11317     11918     12748     13230     12154     12181     11642     11607     12297     12614 
dram[9]:     12338     12653     13078     13135     13177     13270     11422     11877     12744     13238     12040     11964     11563     11511     12413     12672 
dram[10]:     12447     12821     13095     13122     13289     13408     11110     12030     12744     13233     12239     12259     11716     12212     12337     12447 
average row accesses per activate:
dram[0]:  7.804348  7.680934  8.016360  7.951318  7.076482  7.256863  7.700000  7.770642  7.855204  7.531453  7.355319  7.247379  7.898340  7.962343  7.049822  7.283088 
dram[1]:  7.754420  7.693957  7.012797  7.477583  6.655536  6.690813  8.470000  8.144231  7.852941  7.662251  6.912176  6.646833  7.966527  7.787321  7.364312  7.162749 
dram[2]:  7.905882  7.937008  7.844581  8.008350  7.000000  6.762500  7.768349  7.594171  8.346154  7.802247  7.305907  7.199584  7.835391  7.724138  6.909414  6.812610 
dram[3]:  8.047904  7.680000  7.654691  7.360845  6.948624  6.762500  8.263414  7.915888  7.515152  7.278826  6.804734  6.804734  7.900415  7.600799  7.009009  6.559865 
dram[4]:  7.753846  8.064000  7.624255  7.564103  6.896104  6.661290  7.482759  7.647577  8.000000  7.498920  7.516340  7.483731  7.644578  7.479372  7.234201  6.876325 
dram[5]:  7.754420  7.724071  7.524085  7.553192  6.795247  6.685252  8.509804  8.112149  7.056911  7.278826  7.026476  6.888224  8.348684  7.881988  7.025271  6.756945 
dram[6]:  8.090164  7.769685  7.612086  7.763420  6.743636  6.646954  8.074419  7.784753  8.000000  7.630769  7.483731  7.293869  7.357708  7.490946  7.038938  7.026502 
dram[7]:  7.785010  7.461247  7.765408  7.673871  7.230020  6.793040  8.306220  8.037037  6.804781  6.581888  7.243853  7.199593  7.952991  8.038877  6.904514  6.695286 
dram[8]:  7.534351  7.649225  7.765408  7.827655  6.750459  6.915413  8.188680  7.855204  7.591111  7.409978  7.199593  7.170385  7.414342  7.519192  7.310662  7.337638 
dram[9]:  7.384615  7.578948  7.796407  7.734653  7.227898  7.242126  7.963303  7.784753  7.087137  6.818363  7.489407  7.349272  7.658436  7.458918  6.782230  6.853873 
dram[10]:  8.195122  8.000000  7.526011  7.468451  6.904315  6.891386  8.723619  8.386474  7.524229  7.346237  7.141684  6.887129  7.377907  7.421052  7.209259  7.290262 
average row locality = 652652/87757 = 7.437037
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      2647      2646      2632      2632      2518      2518      2310      2310      2352      2352      2351      2351      2575      2574      2653      2653 
dram[1]:      2645      2645      2590      2590      2562      2562      2310      2310      2351      2351      2357      2357      2576      2576      2653      2652 
dram[2]:      2688      2688      2590      2590      2562      2562      2309      2309      2352      2352      2357      2357      2576      2576      2616      2616 
dram[3]:      2688      2688      2589      2589      2562      2562      2310      2310      2352      2352      2351      2351      2576      2576      2616      2616 
dram[4]:      2688      2688      2589      2589      2527      2527      2352      2352      2352      2352      2351      2351      2575      2575      2618      2618 
dram[5]:      2645      2645      2624      2624      2527      2527      2352      2352      2352      2352      2351      2352      2575      2575      2618      2618 
dram[6]:      2646      2645      2624      2624      2519      2519      2352      2352      2352      2352      2351      2351      2533      2533      2661      2661 
dram[7]:      2645      2645      2625      2625      2519      2519      2352      2352      2324      2324      2394      2394      2532      2532      2661      2661 
dram[8]:      2646      2645      2625      2625      2503      2503      2352      2352      2324      2324      2394      2394      2532      2532      2661      2661 
dram[9]:      2688      2688      2625      2625      2503      2503      2352      2352      2324      2324      2394      2394      2532      2532      2619      2619 
dram[10]:      2688      2688      2625      2625      2504      2504      2352      2352      2324      2324      2365      2365      2575      2575      2619      2619 
total reads: 440972
bank skew: 2688/2309 = 1.16
chip skew: 40104/40073 = 1.00
number of total write accesses:
dram[0]:      1302      1302      1288      1288      1183      1183      1078      1078      1120      1120      1106      1106      1232      1232      1309      1309 
dram[1]:      1302      1302      1246      1246      1225      1225      1078      1078      1120      1120      1106      1106      1232      1232      1309      1309 
dram[2]:      1344      1344      1246      1246      1225      1225      1078      1078      1120      1120      1106      1106      1232      1232      1274      1274 
dram[3]:      1344      1344      1246      1246      1225      1225      1078      1078      1120      1120      1099      1099      1232      1232      1274      1274 
dram[4]:      1344      1344      1246      1246      1190      1190      1120      1120      1120      1120      1099      1099      1232      1232      1274      1274 
dram[5]:      1302      1302      1281      1281      1190      1190      1120      1120      1120      1120      1099      1099      1232      1232      1274      1274 
dram[6]:      1302      1302      1281      1281      1190      1190      1120      1120      1120      1120      1099      1099      1190      1190      1316      1316 
dram[7]:      1302      1302      1281      1281      1190      1190      1120      1120      1092      1092      1141      1141      1190      1190      1316      1316 
dram[8]:      1302      1302      1281      1281      1176      1176      1120      1120      1092      1092      1141      1141      1190      1190      1316      1316 
dram[9]:      1344      1344      1281      1281      1176      1176      1120      1120      1092      1092      1141      1141      1190      1190      1274      1274 
dram[10]:      1344      1344      1281      1281      1176      1176      1120      1120      1092      1092      1113      1113      1232      1232      1274      1274 
total reads: 211680
bank skew: 1344/1078 = 1.25
chip skew: 19264/19236 = 1.00
average mf latency per bank:
dram[0]:        340       294       348       294       364       302       338       297       344       291       396       318       387       318       348       304
dram[1]:        334       291       349       295       366       301       336       298       346       292       396       318       385       315       346       303
dram[2]:        338       294       347       295       362       301       338       298       343       291       393       318       387       317       346       301
dram[3]:        337       294       350       296       365       302       334       297       346       292       397       321       386       316       343       302
dram[4]:        337       292       350       296       362       300       338       297       346       290       397       323       387       317       345       299
dram[5]:        334       293       350       296       365       303       336       298       345       292       399       321       387       315       343       301
dram[6]:        333       291       350       297       363       300       335       297       345       291       397       322       386       319       347       301
dram[7]:        335       293       347       294       362       302       335       296       342       286       397       319       384       320       344       301
dram[8]:        332       290       354       298       366       301       338       296       342       288       395       319       387       319       346       302
dram[9]:        337       294       353       295       364       302       336       295       342       285       395       319       387       318       345       301
dram[10]:        337       291       353       298       365       300       337       296       343       288       402       320       385       317       345       304
maximum mf latency per bank:
dram[0]:      11357     11071     10898     10728     10527     10192      9611      9523      9784      9442     12391     11982     12459     12069     11706     11388
dram[1]:      11359     10741     11096     10859     10363     10101      9818      9490      9978      9657     12370     11880     12502     12026     11745     11446
dram[2]:      11270     10946     10744     10533     10665     10301      9641      9456      9700      9469     12409     11999     12474     12074     11639     11346
dram[3]:      11916     11351     11179     10947     10236     10123      9840      9429     10061      9724     12354     11883     12387     11909     11657     11360
dram[4]:      11328     11216     10802     10317     10672     10184      9732      9435      9823      9386     12365     11953     12576     12107     11547     11249
dram[5]:      11698     11378     11251     10994     10191      9851      9623      9396     10030      9635     12372     11971     12540     11949     11533     11359
dram[6]:      10939     10646     11186     10838     10538     10078      9580      9364      9717      9295     12457     12047     12327     11837     11636     11229
dram[7]:      11689     11219     11209     11003      9999      9710      9640      9384      9584      9456     12446     12028     12091     11620     11708     11310
dram[8]:      11074     10497     10984     10759     10702     10241      9661      9329      9400      8914     12496     12103     12215     11831     11540     11213
dram[9]:      11178     10787     10937     10568     10599     10236      9752      9396      9764      9346     12429     11956     12090     11605     11662     11458
dram[10]:      11196     10921     11179     10845     10574     10242      9946      9626      9395      8925     12435     11953     12503     11873     11812     11321
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1101522 n_nop=848642 n_act=7828 n_pre=7812 n_req=59310 n_rd=160296 n_write=76944 bw_util=0.4307
n_activity=809923 dram_eff=0.5858
bk0: 10588a 997413i bk1: 10584a 1000669i bk2: 10528a 998737i bk3: 10528a 1002023i bk4: 10072a 1005394i bk5: 10072a 1008714i bk6: 9240a 1011948i bk7: 9240a 1015066i bk8: 9408a 1011776i bk9: 9408a 1012308i bk10: 9404a 1012066i bk11: 9404a 1014281i bk12: 10300a 1000817i bk13: 10296a 1002686i bk14: 10612a 994887i bk15: 10612a 997608i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.63302
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1101522 n_nop=848230 n_act=8008 n_pre=7992 n_req=59323 n_rd=160348 n_write=76944 bw_util=0.4308
n_activity=811846 dram_eff=0.5846
bk0: 10580a 997356i bk1: 10580a 1001602i bk2: 10360a 997978i bk3: 10360a 1002824i bk4: 10248a 1001645i bk5: 10248a 1005004i bk6: 9240a 1011196i bk7: 9240a 1013409i bk8: 9404a 1011515i bk9: 9404a 1013489i bk10: 9428a 1010807i bk11: 9428a 1013618i bk12: 10304a 999784i bk13: 10304a 1002840i bk14: 10612a 993644i bk15: 10608a 996792i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.62159
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1101522 n_nop=848342 n_act=7898 n_pre=7882 n_req=59350 n_rd=160400 n_write=77000 bw_util=0.431
n_activity=809893 dram_eff=0.5863
bk0: 10752a 995282i bk1: 10752a 999243i bk2: 10360a 999736i bk3: 10360a 1003885i bk4: 10248a 1003732i bk5: 10248a 1004876i bk6: 9236a 1011975i bk7: 9236a 1014445i bk8: 9408a 1011575i bk9: 9408a 1012976i bk10: 9428a 1011424i bk11: 9428a 1015155i bk12: 10304a 999807i bk13: 10304a 1003570i bk14: 10464a 996270i bk15: 10464a 997427i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.62288
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1101522 n_nop=848092 n_act=8075 n_pre=8059 n_req=59324 n_rd=160352 n_write=76944 bw_util=0.4309
n_activity=808416 dram_eff=0.5871
bk0: 10752a 995027i bk1: 10752a 997947i bk2: 10356a 999520i bk3: 10356a 1002252i bk4: 10248a 1003613i bk5: 10248a 1004182i bk6: 9240a 1011330i bk7: 9240a 1013377i bk8: 9408a 1010065i bk9: 9408a 1012502i bk10: 9404a 1011707i bk11: 9404a 1013668i bk12: 10304a 999857i bk13: 10304a 999896i bk14: 10464a 996253i bk15: 10464a 998414i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.60877
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents
MSHR: tag=0xc01ee880, atomic=0 1 entries : 0x7fe0c800db80 :  mf: uid=8998459, sid23:w08, part=4, addr=0xc01ee880, load , size=128, unknown  status = IN_PARTITION_DRAM (3703327), 

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1101522 n_nop=848176 n_act=7973 n_pre=7957 n_req=59354 n_rd=160416 n_write=77000 bw_util=0.4311
n_activity=811527 dram_eff=0.5851
bk0: 10752a 995424i bk1: 10752a 999971i bk2: 10356a 999144i bk3: 10356a 1002617i bk4: 10108a 1004555i bk5: 10108a 1006282i bk6: 9408a 1007983i bk7: 9408a 1011250i bk8: 9408a 1011054i bk9: 9408a 1012044i bk10: 9404a 1012742i bk11: 9404a 1014852i bk12: 10300a 1000152i bk13: 10300a 1003105i bk14: 10472a 997117i bk15: 10472a 1001101i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.62323
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1101522 n_nop=848188 n_act=8025 n_pre=8009 n_req=59325 n_rd=160356 n_write=76944 bw_util=0.4309
n_activity=808099 dram_eff=0.5873
bk0: 10580a 996462i bk1: 10580a 1000048i bk2: 10496a 1000009i bk3: 10496a 1000293i bk4: 10108a 1004159i bk5: 10108a 1005410i bk6: 9408a 1010444i bk7: 9408a 1011087i bk8: 9408a 1008916i bk9: 9408a 1010059i bk10: 9404a 1011196i bk11: 9408a 1012964i bk12: 10300a 1000275i bk13: 10300a 1003879i bk14: 10472a 997502i bk15: 10472a 1000062i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.62827
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents
MSHR: tag=0xc01eea80, atomic=0 1 entries : 0x7fe0d9de1740 :  mf: uid=8998458, sid23:w09, part=6, addr=0xc01eea80, load , size=128, unknown  status = IN_PARTITION_MC_RETURNQ (3703329), 

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1101522 n_nop=848388 n_act=7953 n_pre=7937 n_req=59311 n_rd=160300 n_write=76944 bw_util=0.4308
n_activity=808720 dram_eff=0.5867
bk0: 10584a 997131i bk1: 10580a 1001611i bk2: 10496a 996503i bk3: 10496a 1001509i bk4: 10076a 1004990i bk5: 10076a 1007708i bk6: 9408a 1010041i bk7: 9408a 1011530i bk8: 9408a 1009944i bk9: 9408a 1011263i bk10: 9404a 1010798i bk11: 9404a 1012522i bk12: 10132a 1001138i bk13: 10132a 1005579i bk14: 10644a 992885i bk15: 10644a 995650i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.63978
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1101522 n_nop=847950 n_act=8058 n_pre=8042 n_req=59368 n_rd=160416 n_write=77056 bw_util=0.4312
n_activity=809506 dram_eff=0.5867
bk0: 10580a 996255i bk1: 10580a 1001563i bk2: 10500a 998291i bk3: 10500a 1003238i bk4: 10076a 1005634i bk5: 10076a 1005965i bk6: 9408a 1010184i bk7: 9408a 1012147i bk8: 9296a 1009708i bk9: 9296a 1012303i bk10: 9576a 1007630i bk11: 9576a 1011411i bk12: 10128a 1002483i bk13: 10128a 1004002i bk14: 10644a 994492i bk15: 10644a 996197i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.60673
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1101522 n_nop=848376 n_act=7963 n_pre=7947 n_req=59309 n_rd=160292 n_write=76944 bw_util=0.4307
n_activity=809229 dram_eff=0.5863
bk0: 10584a 997267i bk1: 10580a 1002835i bk2: 10500a 998610i bk3: 10500a 1001945i bk4: 10012a 1006871i bk5: 10012a 1009196i bk6: 9408a 1010086i bk7: 9408a 1011613i bk8: 9296a 1010846i bk9: 9296a 1013206i bk10: 9576a 1009055i bk11: 9576a 1012039i bk12: 10128a 999940i bk13: 10128a 1003710i bk14: 10644a 994375i bk15: 10644a 996482i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.6327
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1101522 n_nop=848206 n_act=8046 n_pre=8030 n_req=59310 n_rd=160296 n_write=76944 bw_util=0.4307
n_activity=810225 dram_eff=0.5856
bk0: 10752a 993552i bk1: 10752a 997538i bk2: 10500a 999217i bk3: 10500a 1001539i bk4: 10012a 1007184i bk5: 10012a 1009014i bk6: 9408a 1009104i bk7: 9408a 1012005i bk8: 9296a 1011606i bk9: 9296a 1013182i bk10: 9576a 1008887i bk11: 9576a 1013896i bk12: 10128a 1002517i bk13: 10128a 1004255i bk14: 10476a 995621i bk15: 10476a 999080i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.59131
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents
MSHR: tag=0xc01eee80, atomic=0 1 entries : 0x7fe0ee66b260 :  mf: uid=8998460, sid23:w11, part=10, addr=0xc01eee80, load , size=128, unknown  status = IN_PARTITION_DRAM (3703329), 

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1101522 n_nop=848205 n_act=7931 n_pre=7915 n_req=59368 n_rd=160415 n_write=77056 bw_util=0.4312
n_activity=811126 dram_eff=0.5855
bk0: 10752a 995161i bk1: 10752a 998700i bk2: 10500a 997488i bk3: 10500a 1000181i bk4: 10016a 1006361i bk5: 10015a 1008712i bk6: 9408a 1009424i bk7: 9408a 1011676i bk8: 9296a 1010967i bk9: 9296a 1014897i bk10: 9460a 1010083i bk11: 9460a 1014092i bk12: 10300a 999859i bk13: 10300a 1001979i bk14: 10476a 997212i bk15: 10476a 998701i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.61986

========= L2 cache stats =========
L2_cache_bank[0]: Access = 29638, Miss = 20038, Miss_rate = 0.676, Pending_hits = 260, Reservation_fails = 0
L2_cache_bank[1]: Access = 29596, Miss = 20036, Miss_rate = 0.677, Pending_hits = 1393, Reservation_fails = 1
L2_cache_bank[2]: Access = 29610, Miss = 20044, Miss_rate = 0.677, Pending_hits = 202, Reservation_fails = 4
L2_cache_bank[3]: Access = 29596, Miss = 20043, Miss_rate = 0.677, Pending_hits = 1386, Reservation_fails = 0
L2_cache_bank[4]: Access = 29610, Miss = 20050, Miss_rate = 0.677, Pending_hits = 211, Reservation_fails = 0
L2_cache_bank[5]: Access = 29603, Miss = 20050, Miss_rate = 0.677, Pending_hits = 1373, Reservation_fails = 4
L2_cache_bank[6]: Access = 29575, Miss = 20044, Miss_rate = 0.678, Pending_hits = 211, Reservation_fails = 0
L2_cache_bank[7]: Access = 29575, Miss = 20044, Miss_rate = 0.678, Pending_hits = 1385, Reservation_fails = 0
L2_cache_bank[8]: Access = 29631, Miss = 20052, Miss_rate = 0.677, Pending_hits = 237, Reservation_fails = 1
L2_cache_bank[9]: Access = 29638, Miss = 20052, Miss_rate = 0.677, Pending_hits = 1410, Reservation_fails = 0
L2_cache_bank[10]: Access = 29624, Miss = 20044, Miss_rate = 0.677, Pending_hits = 233, Reservation_fails = 0
L2_cache_bank[11]: Access = 29610, Miss = 20045, Miss_rate = 0.677, Pending_hits = 1405, Reservation_fails = 0
L2_cache_bank[12]: Access = 29596, Miss = 20038, Miss_rate = 0.677, Pending_hits = 233, Reservation_fails = 2
L2_cache_bank[13]: Access = 29610, Miss = 20037, Miss_rate = 0.677, Pending_hits = 1404, Reservation_fails = 0
L2_cache_bank[14]: Access = 29652, Miss = 20052, Miss_rate = 0.676, Pending_hits = 225, Reservation_fails = 0
L2_cache_bank[15]: Access = 29652, Miss = 20052, Miss_rate = 0.676, Pending_hits = 1414, Reservation_fails = 0
L2_cache_bank[16]: Access = 29617, Miss = 20037, Miss_rate = 0.677, Pending_hits = 237, Reservation_fails = 0
L2_cache_bank[17]: Access = 29603, Miss = 20036, Miss_rate = 0.677, Pending_hits = 1388, Reservation_fails = 0
L2_cache_bank[18]: Access = 29603, Miss = 20037, Miss_rate = 0.677, Pending_hits = 215, Reservation_fails = 0
L2_cache_bank[19]: Access = 29617, Miss = 20037, Miss_rate = 0.677, Pending_hits = 1372, Reservation_fails = 0
L2_cache_bank[20]: Access = 29652, Miss = 20052, Miss_rate = 0.676, Pending_hits = 208, Reservation_fails = 2
L2_cache_bank[21]: Access = 29652, Miss = 20052, Miss_rate = 0.676, Pending_hits = 1377, Reservation_fails = 0
L2_total_cache_accesses = 651560
L2_total_cache_misses = 440972
L2_total_cache_miss_rate = 0.6768
L2_total_cache_pending_hits = 17779
L2_total_cache_reservation_fails = 14
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 192716
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 17386
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 229274
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 211680
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 14
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 93
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 366
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 439376
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 211680
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.038
L2_cache_fill_port_util = 0.135

icnt_total_pkts_mem_to_simt=2093504
icnt_total_pkts_simt_to_mem=1498280
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.5389
	minimum = 6
	maximum = 47
Network latency average = 8.40766
	minimum = 6
	maximum = 43
Slowest packet = 1213007
Flit latency average = 6.86137
	minimum = 6
	maximum = 39
Slowest flit = 3343748
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0236103
	minimum = 0.0186835 (at node 1)
	maximum = 0.0280253 (at node 23)
Accepted packet rate average = 0.0236103
	minimum = 0.0186835 (at node 1)
	maximum = 0.0280253 (at node 23)
Injected flit rate average = 0.0650735
	minimum = 0.0430533 (at node 1)
	maximum = 0.086259 (at node 42)
Accepted flit rate average= 0.0650735
	minimum = 0.0599091 (at node 1)
	maximum = 0.0898637 (at node 23)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 9.42526 (14 samples)
	minimum = 6 (14 samples)
	maximum = 174.571 (14 samples)
Network latency average = 8.96979 (14 samples)
	minimum = 6 (14 samples)
	maximum = 141.714 (14 samples)
Flit latency average = 7.57343 (14 samples)
	minimum = 6 (14 samples)
	maximum = 138.214 (14 samples)
Fragmentation average = 0.0376942 (14 samples)
	minimum = 0 (14 samples)
	maximum = 91.7857 (14 samples)
Injected packet rate average = 0.0224236 (14 samples)
	minimum = 0.0177455 (14 samples)
	maximum = 0.0266136 (14 samples)
Accepted packet rate average = 0.0224236 (14 samples)
	minimum = 0.0177455 (14 samples)
	maximum = 0.0266136 (14 samples)
Injected flit rate average = 0.0618047 (14 samples)
	minimum = 0.0408798 (14 samples)
	maximum = 0.081995 (14 samples)
Accepted flit rate average = 0.0618047 (14 samples)
	minimum = 0.0569169 (14 samples)
	maximum = 0.0853528 (14 samples)
Injected packet size average = 2.75624 (14 samples)
Accepted packet size average = 2.75624 (14 samples)
Hops average = 1 (14 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 31 min, 51 sec (1911 sec)
gpgpu_simulation_rate = 211347 (inst/sec)
gpgpu_simulation_rate = 1937 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 15 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 15 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 15 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 15 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 15 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 15 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 15 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 15 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 15 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 15 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 15 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 15 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 15 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 15 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 15 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 15 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 15 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 15 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 15 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 15 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 15 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 15 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 15 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 15 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 15 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 15 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 15 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 15 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 15: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 15 
gpu_sim_cycle = 38940
gpu_sim_insn = 28848876
gpu_ipc =     740.8546
gpu_tot_sim_cycle = 3964420
gpu_tot_sim_insn = 432733140
gpu_tot_ipc =     109.1542
gpu_tot_issued_cta = 960
max_total_param_size = 0
gpu_stall_dramfull = 63666
gpu_stall_icnt2sh    = 11030
partiton_reqs_in_parallel = 856680
partiton_reqs_in_parallel_total    = 12987394
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       3.4921
partiton_reqs_in_parallel_util = 856680
partiton_reqs_in_parallel_util_total    = 12987394
gpu_sim_cycle_parition_util = 38940
gpu_tot_sim_cycle_parition_util    = 592287
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9320
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 651560
L2_BW  =     113.1956 GB/Sec
L2_BW_total  =      16.6898 GB/Sec
gpu_total_sim_rate=213169

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 8688420
	L1I_total_cache_misses = 3568
	L1I_total_cache_miss_rate = 0.0004
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 26880
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0607
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 25248
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 8684852
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3568
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 26880
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 8688420
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
72400, 69573, 69699, 72244, 72415, 69601, 69707, 72183, 19339, 18559, 18626, 12046, 
gpgpu_n_tot_thrd_icount = 499791360
gpgpu_n_tot_w_icount = 15618480
gpgpu_n_stall_shd_mem = 133012
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 470760
gpgpu_n_mem_write_global = 226800
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 11493120
gpgpu_n_store_insn = 7144200
gpgpu_n_shmem_insn = 47329320
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 860160
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 16904
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 114664
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:455371	W0_Idle:357858	W0_Scoreboard:19402115	W1:907200	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:6122700	W32:8588580
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3766080 {8:470760,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 30844800 {136:226800,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 53136960 {40:113400,136:357360,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1814400 {8:226800,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 1746 
maxdqlatency = 0 
maxmflatency = 12576 
averagemflatency = 323 
max_icnt2mem_latency = 11626 
max_icnt2sh_latency = 3964419 
mrq_lat_table:318395 	49948 	33394 	73377 	88953 	67685 	37333 	18209 	8433 	3481 	68 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	423075 	260003 	2588 	2414 	2885 	3725 	2898 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	24 	573353 	24331 	578 	147 	87085 	213 	576 	1316 	2378 	2522 	3488 	2053 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	394556 	74987 	1245 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	7084 	11629 	29006 	58121 	120960 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1013 	182 	5 	11 	6 	7 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:     12320     12386     13222     13102     13189     13282     11480     11902     12744     13235     12216     12126     11552     11961     12361     12752 
dram[1]:     12329     12238     13207     13104     13222     13223     11320     11987     12744     13234     12145     12048     11736     12172     12299     12647 
dram[2]:     12322     12755     13210     12862     13152     13248     11411     12026     12744     13224     12143     12020     11647     11907     12390     12756 
dram[3]:     12384     12629     13224     12937     13154     13147     11292     11892     12745     13222     12142     12380     11597     11992     12302     12687 
dram[4]:     12353     12654     13141     12728     13168     13178     11373     11999     12746     13226     12230     12553     11601     11939     12434     12738 
dram[5]:     12343     12599     13205     13151     13193     13144     11261     11908     12745     13231     12225     12479     11524     12031     12315     12713 
dram[6]:     12483     12729     13083     12941     13213     13238     11161     11967     12744     13229     12219     12589     11713     11620     12364     12652 
dram[7]:     12414     12646     13281     13262     13202     13083     11294     11820     12749     13236     12315     12206     11629     11544     12371     12764 
dram[8]:     12474     12822     13058     13095     13202     13322     11317     11918     12748     13230     12154     12181     11642     11607     12297     12614 
dram[9]:     12338     12653     13078     13135     13177     13270     11422     11877     12744     13238     12040     11964     11563     11511     12413     12672 
dram[10]:     12447     12821     13095     13122     13289     13408     11110     12030     12744     13233     12239     12259     11716     12212     12337     12447 
average row accesses per activate:
dram[0]:  8.167953  8.041825  8.333996  8.268245  7.398876  7.583493  8.066519  8.138702  8.207505  7.843882  7.674274  7.564417  8.289474  8.355102  7.352941  7.589286 
dram[1]:  8.117083  8.055238  7.311943  7.783681  6.970690  7.006932  8.851582  8.519906  8.169230  7.976395  7.224172  6.953096  8.325203  8.143141  7.643885  7.441331 
dram[2]:  8.275862  8.307693  8.155069  8.320487  7.324275  7.080560  8.136465  7.958425  8.707260  8.117904  7.625515  7.517241  8.224899  8.110891  7.205527  7.107326 
dram[3]:  8.421053  8.044693  7.963107  7.665421  7.271583  7.080560  8.641330  8.287016  7.794549  7.556911  7.115607  7.115607  8.258064  7.953398  7.332162  6.850574 
dram[4]:  8.120300  8.437500  7.932302  7.871401  7.216363  6.975395  7.848421  8.017204  8.317674  7.810925  7.840765  7.807611  8.029411  7.859885  7.534296  7.171821 
dram[5]:  8.117083  8.086042  7.833021  7.862524  7.112903  7.000000  8.897375  8.492027  7.333333  7.556911  7.341949  7.200780  8.712766  8.239436  7.348591  7.050676 
dram[6]:  8.460000  8.132692  7.952381  8.106796  7.060606  6.961336  8.453515  8.157549  8.317674  7.944445  7.807611  7.614433  7.701923  7.837574  7.340792  7.328179 
dram[7]:  8.148362  7.817006  8.077370  7.984704  7.559160  7.111310  8.689977  8.415350  7.075435  6.850187  7.568000  7.522863  8.307054  8.394130  7.228814  6.991803 
dram[8]:  7.891791  8.009470  8.108738  8.172212  7.066547  7.235727  8.570115  8.229581  7.900648  7.717299  7.522863  7.493069  7.759690  7.866405  7.616071  7.643369 
dram[9]:  7.741935  7.941176  8.108738  8.046243  7.555769  7.570328  8.340045  8.157549  7.358149  7.059845  7.818182  7.675457  8.008000  7.805068  7.076271  7.148973 
dram[10]:  8.571428  8.372093  7.864407  7.805607  7.224265  7.211009  9.114915  8.771765  7.830835  7.650628  7.460922  7.201160  7.726415  7.770399  7.508993  7.590909 
average row locality = 699276/90011 = 7.768784
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      2836      2835      2816      2816      2691      2691      2483      2483      2518      2518      2513      2513      2767      2766      2845      2845 
dram[1]:      2834      2834      2771      2771      2738      2738      2483      2483      2517      2517      2520      2520      2768      2768      2845      2844 
dram[2]:      2880      2880      2771      2771      2738      2738      2482      2482      2518      2518      2520      2520      2768      2768      2805      2805 
dram[3]:      2880      2880      2770      2770      2738      2738      2483      2483      2518      2518      2514      2514      2768      2768      2805      2805 
dram[4]:      2880      2880      2770      2770      2701      2701      2528      2528      2518      2518      2514      2514      2767      2767      2807      2807 
dram[5]:      2834      2834      2807      2807      2701      2701      2528      2528      2518      2518      2514      2515      2767      2767      2807      2807 
dram[6]:      2835      2834      2807      2807      2693      2693      2528      2528      2518      2518      2514      2514      2722      2722      2853      2853 
dram[7]:      2834      2834      2808      2808      2693      2693      2528      2528      2488      2488      2560      2560      2721      2721      2853      2853 
dram[8]:      2835      2834      2808      2808      2676      2676      2528      2528      2488      2488      2560      2560      2721      2721      2853      2853 
dram[9]:      2880      2880      2808      2808      2676      2676      2528      2528      2487      2487      2560      2560      2721      2721      2808      2808 
dram[10]:      2880      2880      2808      2808      2677      2677      2528      2528      2487      2487      2529      2529      2767      2767      2808      2808 
total reads: 472476
bank skew: 2880/2482 = 1.16
chip skew: 42970/42936 = 1.00
number of total write accesses:
dram[0]:      1395      1395      1376      1376      1260      1260      1155      1155      1200      1200      1186      1186      1328      1328      1405      1405 
dram[1]:      1395      1395      1331      1331      1305      1305      1155      1155      1200      1200      1186      1186      1328      1328      1405      1405 
dram[2]:      1440      1440      1331      1331      1305      1305      1155      1155      1200      1200      1186      1186      1328      1328      1367      1367 
dram[3]:      1440      1440      1331      1331      1305      1305      1155      1155      1200      1200      1179      1179      1328      1328      1367      1367 
dram[4]:      1440      1440      1331      1331      1268      1268      1200      1200      1200      1200      1179      1179      1328      1328      1367      1367 
dram[5]:      1395      1395      1368      1368      1268      1268      1200      1200      1200      1200      1179      1179      1328      1328      1367      1367 
dram[6]:      1395      1395      1368      1368      1268      1268      1200      1200      1200      1200      1179      1179      1283      1283      1412      1412 
dram[7]:      1395      1395      1368      1368      1268      1268      1200      1200      1170      1170      1224      1224      1283      1283      1412      1412 
dram[8]:      1395      1395      1368      1368      1253      1253      1200      1200      1170      1170      1224      1224      1283      1283      1412      1412 
dram[9]:      1440      1440      1368      1368      1253      1253      1200      1200      1170      1170      1224      1224      1283      1283      1367      1367 
dram[10]:      1440      1440      1368      1368      1253      1253      1200      1200      1170      1170      1194      1194      1328      1328      1367      1367 
total reads: 226800
bank skew: 1440/1155 = 1.25
chip skew: 20640/20610 = 1.00
average mf latency per bank:
dram[0]:        333       289       340       290       355       297       330       292       336       287       384       311       376       311       339       298
dram[1]:        327       286       341       290       357       296       328       292       337       286       384       311       373       308       338       297
dram[2]:        330       290       340       291       354       296       330       292       336       286       381       311       375       310       338       295
dram[3]:        329       289       342       291       357       297       327       292       338       287       385       314       375       309       334       296
dram[4]:        330       288       342       292       353       295       330       292       337       286       385       316       375       309       337       293
dram[5]:        327       288       342       291       356       298       328       292       337       287       387       314       375       308       334       295
dram[6]:        326       286       342       292       354       295       328       292       337       286       385       315       374       311       338       295
dram[7]:        328       288       339       289       354       297       328       291       334       281       386       312       372       312       335       296
dram[8]:        325       285       346       294       357       296       330       290       333       284       383       312       375       312       337       296
dram[9]:        329       289       344       290       355       297       328       290       334       281       383       312       375       311       336       295
dram[10]:        329       287       345       293       356       295       329       291       335       283       390       312       373       310       337       298
maximum mf latency per bank:
dram[0]:      11357     11071     10898     10728     10527     10192      9611      9523      9784      9442     12391     11982     12459     12069     11706     11388
dram[1]:      11359     10741     11096     10859     10363     10101      9818      9490      9978      9657     12370     11880     12502     12026     11745     11446
dram[2]:      11270     10946     10744     10533     10665     10301      9641      9456      9700      9469     12409     11999     12474     12074     11639     11346
dram[3]:      11916     11351     11179     10947     10236     10123      9840      9429     10061      9724     12354     11883     12387     11909     11657     11360
dram[4]:      11328     11216     10802     10317     10672     10184      9732      9435      9823      9386     12365     11953     12576     12107     11547     11249
dram[5]:      11698     11378     11251     10994     10191      9851      9623      9396     10030      9635     12372     11971     12540     11949     11533     11359
dram[6]:      10939     10646     11186     10838     10538     10078      9580      9364      9717      9295     12457     12047     12327     11837     11636     11229
dram[7]:      11689     11219     11209     11003      9999      9710      9640      9384      9584      9456     12446     12028     12091     11620     11708     11310
dram[8]:      11074     10497     10984     10759     10702     10241      9661      9329      9400      8914     12496     12103     12215     11831     11540     11213
dram[9]:      11178     10787     10937     10568     10599     10236      9752      9396      9764      9346     12429     11956     12090     11605     11662     11458
dram[10]:      11196     10921     11179     10845     10574     10242      9946      9626      9395      8925     12435     11953     12503     11873     11812     11321
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1173827 n_nop=903603 n_act=8028 n_pre=8012 n_req=63546 n_rd=171744 n_write=82440 bw_util=0.4331
n_activity=865725 dram_eff=0.5872
bk0: 11344a 1063475i bk1: 11340a 1066780i bk2: 11264a 1064868i bk3: 11264a 1068377i bk4: 10764a 1071920i bk5: 10764a 1075338i bk6: 9932a 1078307i bk7: 9932a 1082003i bk8: 10072a 1078375i bk9: 10072a 1078625i bk10: 10052a 1078699i bk11: 10052a 1081295i bk12: 11068a 1066178i bk13: 11064a 1068483i bk14: 11380a 1060140i bk15: 11380a 1063146i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.60382
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents
MSHR: tag=0xc03ee880, atomic=0 1 entries : 0x7fe0c8771a00 :  mf: uid=9641104, sid03:w08, part=1, addr=0xc03ee880, load , size=128, unknown  status = IN_PARTITION_DRAM (3964419), 

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1173827 n_nop=903164 n_act=8218 n_pre=8202 n_req=63561 n_rd=171803 n_write=82440 bw_util=0.4332
n_activity=867644 dram_eff=0.5861
bk0: 11336a 1062735i bk1: 11336a 1067883i bk2: 11084a 1064273i bk3: 11083a 1069071i bk4: 10952a 1067882i bk5: 10952a 1071705i bk6: 9932a 1077887i bk7: 9932a 1080376i bk8: 10068a 1077963i bk9: 10068a 1080562i bk10: 10080a 1077724i bk11: 10080a 1080633i bk12: 11072a 1065288i bk13: 11072a 1068393i bk14: 11380a 1058867i bk15: 11376a 1062507i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.58795
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1173827 n_nop=903295 n_act=8098 n_pre=8082 n_req=63588 n_rd=171856 n_write=82496 bw_util=0.4334
n_activity=865654 dram_eff=0.5877
bk0: 11520a 1060615i bk1: 11520a 1065229i bk2: 11084a 1065595i bk3: 11084a 1070187i bk4: 10952a 1070183i bk5: 10952a 1071663i bk6: 9928a 1078575i bk7: 9928a 1081557i bk8: 10072a 1078060i bk9: 10072a 1079475i bk10: 10080a 1078214i bk11: 10080a 1082424i bk12: 11072a 1065432i bk13: 11072a 1069566i bk14: 11220a 1061745i bk15: 11220a 1063149i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.58109
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1173827 n_nop=903029 n_act=8283 n_pre=8267 n_req=63562 n_rd=171808 n_write=82440 bw_util=0.4332
n_activity=863819 dram_eff=0.5887
bk0: 11520a 1060147i bk1: 11520a 1063940i bk2: 11080a 1065806i bk3: 11080a 1068502i bk4: 10952a 1069763i bk5: 10952a 1070729i bk6: 9932a 1077812i bk7: 9932a 1080057i bk8: 10072a 1076482i bk9: 10072a 1078936i bk10: 10056a 1078525i bk11: 10056a 1080871i bk12: 11072a 1065280i bk13: 11072a 1065593i bk14: 11220a 1061571i bk15: 11220a 1063776i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.5755
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1173827 n_nop=903109 n_act=8175 n_pre=8159 n_req=63596 n_rd=171880 n_write=82504 bw_util=0.4334
n_activity=867424 dram_eff=0.5865
bk0: 11520a 1060774i bk1: 11520a 1065828i bk2: 11080a 1065376i bk3: 11080a 1069077i bk4: 10804a 1071085i bk5: 10804a 1073245i bk6: 10112a 1074281i bk7: 10112a 1077942i bk8: 10072a 1077668i bk9: 10072a 1078723i bk10: 10056a 1079256i bk11: 10056a 1081976i bk12: 11068a 1065442i bk13: 11068a 1069015i bk14: 11228a 1062424i bk15: 11228a 1066713i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.58584
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1173827 n_nop=903125 n_act=8233 n_pre=8217 n_req=63563 n_rd=171812 n_write=82440 bw_util=0.4332
n_activity=864080 dram_eff=0.5885
bk0: 11336a 1062121i bk1: 11336a 1066290i bk2: 11228a 1066001i bk3: 11228a 1066275i bk4: 10804a 1070851i bk5: 10804a 1072323i bk6: 10112a 1076840i bk7: 10112a 1078056i bk8: 10072a 1075302i bk9: 10072a 1076634i bk10: 10056a 1078135i bk11: 10060a 1080281i bk12: 11068a 1065797i bk13: 11068a 1069707i bk14: 11228a 1062904i bk15: 11228a 1065890i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.59599
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1173827 n_nop=903337 n_act=8155 n_pre=8139 n_req=63549 n_rd=171756 n_write=82440 bw_util=0.4331
n_activity=864299 dram_eff=0.5882
bk0: 11340a 1062505i bk1: 11336a 1067597i bk2: 11228a 1062459i bk3: 11228a 1067077i bk4: 10772a 1071624i bk5: 10772a 1074457i bk6: 10112a 1076316i bk7: 10112a 1078345i bk8: 10072a 1076371i bk9: 10072a 1077772i bk10: 10056a 1077283i bk11: 10056a 1079649i bk12: 10888a 1066946i bk13: 10888a 1071552i bk14: 11412a 1058355i bk15: 11412a 1060933i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.60463
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1173827 n_nop=902871 n_act=8266 n_pre=8250 n_req=63610 n_rd=171880 n_write=82560 bw_util=0.4335
n_activity=865647 dram_eff=0.5879
bk0: 11336a 1061645i bk1: 11336a 1067795i bk2: 11232a 1064302i bk3: 11232a 1069713i bk4: 10772a 1072279i bk5: 10772a 1072867i bk6: 10112a 1076743i bk7: 10112a 1078912i bk8: 9952a 1076100i bk9: 9952a 1079068i bk10: 10240a 1073827i bk11: 10240a 1078287i bk12: 10884a 1068425i bk13: 10884a 1069725i bk14: 11412a 1059565i bk15: 11412a 1061457i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.57909
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1173827 n_nop=903325 n_act=8165 n_pre=8149 n_req=63547 n_rd=171748 n_write=82440 bw_util=0.4331
n_activity=864661 dram_eff=0.5879
bk0: 11340a 1062932i bk1: 11336a 1068975i bk2: 11232a 1064486i bk3: 11232a 1068176i bk4: 10704a 1073670i bk5: 10704a 1075792i bk6: 10112a 1076530i bk7: 10112a 1078139i bk8: 9952a 1077485i bk9: 9952a 1079979i bk10: 10240a 1075638i bk11: 10240a 1078629i bk12: 10884a 1065408i bk13: 10884a 1069503i bk14: 11412a 1059705i bk15: 11412a 1062053i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.59459
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1173827 n_nop=903143 n_act=8258 n_pre=8242 n_req=63546 n_rd=171744 n_write=82440 bw_util=0.4331
n_activity=865978 dram_eff=0.587
bk0: 11520a 1059040i bk1: 11520a 1063674i bk2: 11232a 1065434i bk3: 11232a 1067975i bk4: 10704a 1073687i bk5: 10704a 1075922i bk6: 10112a 1075458i bk7: 10112a 1078545i bk8: 9948a 1078271i bk9: 9948a 1079922i bk10: 10240a 1075392i bk11: 10240a 1080523i bk12: 10884a 1068069i bk13: 10884a 1069909i bk14: 11232a 1061084i bk15: 11232a 1065133i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.55739
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1173827 n_nop=903145 n_act=8133 n_pre=8117 n_req=63608 n_rd=171872 n_write=82560 bw_util=0.4335
n_activity=866964 dram_eff=0.5869
bk0: 11520a 1060761i bk1: 11520a 1064877i bk2: 11232a 1063432i bk3: 11232a 1066139i bk4: 10708a 1072949i bk5: 10708a 1075816i bk6: 10112a 1075991i bk7: 10112a 1078201i bk8: 9948a 1077553i bk9: 9948a 1081638i bk10: 10116a 1077169i bk11: 10116a 1081127i bk12: 11068a 1065302i bk13: 11068a 1067581i bk14: 11232a 1062869i bk15: 11232a 1064505i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.58456

========= L2 cache stats =========
L2_cache_bank[0]: Access = 31751, Miss = 21469, Miss_rate = 0.676, Pending_hits = 264, Reservation_fails = 0
L2_cache_bank[1]: Access = 31708, Miss = 21467, Miss_rate = 0.677, Pending_hits = 1397, Reservation_fails = 1
L2_cache_bank[2]: Access = 31723, Miss = 21476, Miss_rate = 0.677, Pending_hits = 204, Reservation_fails = 4
L2_cache_bank[3]: Access = 31710, Miss = 21475, Miss_rate = 0.677, Pending_hits = 1388, Reservation_fails = 0
L2_cache_bank[4]: Access = 31725, Miss = 21482, Miss_rate = 0.677, Pending_hits = 214, Reservation_fails = 0
L2_cache_bank[5]: Access = 31718, Miss = 21482, Miss_rate = 0.677, Pending_hits = 1376, Reservation_fails = 4
L2_cache_bank[6]: Access = 31688, Miss = 21476, Miss_rate = 0.678, Pending_hits = 213, Reservation_fails = 0
L2_cache_bank[7]: Access = 31687, Miss = 21476, Miss_rate = 0.678, Pending_hits = 1388, Reservation_fails = 0
L2_cache_bank[8]: Access = 31745, Miss = 21485, Miss_rate = 0.677, Pending_hits = 240, Reservation_fails = 1
L2_cache_bank[9]: Access = 31753, Miss = 21485, Miss_rate = 0.677, Pending_hits = 1413, Reservation_fails = 0
L2_cache_bank[10]: Access = 31738, Miss = 21476, Miss_rate = 0.677, Pending_hits = 237, Reservation_fails = 0
L2_cache_bank[11]: Access = 31723, Miss = 21477, Miss_rate = 0.677, Pending_hits = 1409, Reservation_fails = 0
L2_cache_bank[12]: Access = 31708, Miss = 21470, Miss_rate = 0.677, Pending_hits = 235, Reservation_fails = 2
L2_cache_bank[13]: Access = 31723, Miss = 21469, Miss_rate = 0.677, Pending_hits = 1407, Reservation_fails = 0
L2_cache_bank[14]: Access = 31768, Miss = 21485, Miss_rate = 0.676, Pending_hits = 228, Reservation_fails = 0
L2_cache_bank[15]: Access = 31768, Miss = 21485, Miss_rate = 0.676, Pending_hits = 1417, Reservation_fails = 0
L2_cache_bank[16]: Access = 31731, Miss = 21469, Miss_rate = 0.677, Pending_hits = 241, Reservation_fails = 0
L2_cache_bank[17]: Access = 31716, Miss = 21468, Miss_rate = 0.677, Pending_hits = 1392, Reservation_fails = 0
L2_cache_bank[18]: Access = 31715, Miss = 21468, Miss_rate = 0.677, Pending_hits = 217, Reservation_fails = 0
L2_cache_bank[19]: Access = 31730, Miss = 21468, Miss_rate = 0.677, Pending_hits = 1374, Reservation_fails = 0
L2_cache_bank[20]: Access = 31768, Miss = 21484, Miss_rate = 0.676, Pending_hits = 211, Reservation_fails = 2
L2_cache_bank[21]: Access = 31768, Miss = 21484, Miss_rate = 0.676, Pending_hits = 1380, Reservation_fails = 0
L2_total_cache_accesses = 698064
L2_total_cache_misses = 472476
L2_total_cache_miss_rate = 0.6768
L2_total_cache_pending_hits = 17845
L2_total_cache_reservation_fails = 14
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 207650
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 17452
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 245658
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 226800
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 14
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 93
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 366
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 470760
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 226800
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.038
L2_cache_fill_port_util = 0.136

icnt_total_pkts_mem_to_simt=2242864
icnt_total_pkts_simt_to_mem=1605264
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.60349
	minimum = 6
	maximum = 50
Network latency average = 8.47042
	minimum = 6
	maximum = 45
Slowest packet = 1304014
Flit latency average = 6.96204
	minimum = 6
	maximum = 41
Slowest flit = 3597208
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0238856
	minimum = 0.0189014 (at node 0)
	maximum = 0.028352 (at node 3)
Accepted packet rate average = 0.0238856
	minimum = 0.0189014 (at node 0)
	maximum = 0.028352 (at node 3)
Injected flit rate average = 0.0658322
	minimum = 0.0435553 (at node 0)
	maximum = 0.0872647 (at node 42)
Accepted flit rate average= 0.0658322
	minimum = 0.0606076 (at node 0)
	maximum = 0.0909114 (at node 3)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 9.37047 (15 samples)
	minimum = 6 (15 samples)
	maximum = 166.267 (15 samples)
Network latency average = 8.9365 (15 samples)
	minimum = 6 (15 samples)
	maximum = 135.267 (15 samples)
Flit latency average = 7.53267 (15 samples)
	minimum = 6 (15 samples)
	maximum = 131.733 (15 samples)
Fragmentation average = 0.0351812 (15 samples)
	minimum = 0 (15 samples)
	maximum = 85.6667 (15 samples)
Injected packet rate average = 0.0225211 (15 samples)
	minimum = 0.0178226 (15 samples)
	maximum = 0.0267295 (15 samples)
Accepted packet rate average = 0.0225211 (15 samples)
	minimum = 0.0178226 (15 samples)
	maximum = 0.0267295 (15 samples)
Injected flit rate average = 0.0620732 (15 samples)
	minimum = 0.0410581 (15 samples)
	maximum = 0.0823464 (15 samples)
Accepted flit rate average = 0.0620732 (15 samples)
	minimum = 0.057163 (15 samples)
	maximum = 0.0857233 (15 samples)
Injected packet size average = 2.75623 (15 samples)
Accepted packet size average = 2.75623 (15 samples)
Hops average = 1 (15 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 33 min, 50 sec (2030 sec)
gpgpu_simulation_rate = 213169 (inst/sec)
gpgpu_simulation_rate = 1952 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 9 bind to kernel 16 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 16 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 16 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 16 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 16 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 16 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 16 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 16 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 16 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 16 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 16 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 16 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 16 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 16 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 16 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 16 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 16 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 16 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 16 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 16 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 16 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 16 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 16 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 16 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 16 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 16 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 16 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 16 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 16: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 16 
gpu_sim_cycle = 39165
gpu_sim_insn = 28848876
gpu_ipc =     736.5984
gpu_tot_sim_cycle = 4225735
gpu_tot_sim_insn = 461582016
gpu_tot_ipc =     109.2312
gpu_tot_issued_cta = 1024
max_total_param_size = 0
gpu_stall_dramfull = 63666
gpu_stall_icnt2sh    = 11558
partiton_reqs_in_parallel = 861630
partiton_reqs_in_parallel_total    = 13844074
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       3.4800
partiton_reqs_in_parallel_util = 861630
partiton_reqs_in_parallel_util_total    = 13844074
gpu_sim_cycle_parition_util = 39165
gpu_tot_sim_cycle_parition_util    = 631227
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9360
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 698064
L2_BW  =     112.5453 GB/Sec
L2_BW_total  =      16.7008 GB/Sec
gpu_total_sim_rate=214689

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 9267648
	L1I_total_cache_misses = 3568
	L1I_total_cache_miss_rate = 0.0004
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 28672
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0569
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 27040
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 9264080
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3568
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28672
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 9267648
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
77227, 74215, 74346, 77063, 77242, 74247, 74354, 77000, 19339, 18559, 18626, 12046, 
gpgpu_n_tot_thrd_icount = 533110784
gpgpu_n_tot_w_icount = 16659712
gpgpu_n_stall_shd_mem = 133047
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 502144
gpgpu_n_mem_write_global = 241920
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 12259328
gpgpu_n_store_insn = 7620480
gpgpu_n_shmem_insn = 50484608
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 917504
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 16939
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 114664
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:485579	W0_Idle:373338	W0_Scoreboard:20546390	W1:967680	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:6530880	W32:9161152
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4017152 {8:502144,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 32901120 {136:241920,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 56679424 {40:120960,136:381184,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1935360 {8:241920,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 1746 
maxdqlatency = 0 
maxmflatency = 12576 
averagemflatency = 317 
max_icnt2mem_latency = 11626 
max_icnt2sh_latency = 4225734 
mrq_lat_table:336532 	52353 	35510 	78852 	95948 	73348 	41254 	20096 	8458 	3481 	68 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	451195 	278374 	2601 	2414 	2885 	3725 	2898 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	26 	617556 	26610 	598 	147 	87085 	213 	576 	1316 	2378 	2522 	3488 	2053 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	420894 	79967 	1311 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	7084 	11629 	29006 	58121 	123571 	12509 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1089 	184 	5 	11 	6 	7 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:     12320     12386     13222     13102     13189     13282     11480     11902     12744     13235     12216     12126     11552     11961     12361     12752 
dram[1]:     12329     12238     13207     13104     13222     13223     11320     11987     12744     13234     12145     12048     11736     12172     12299     12647 
dram[2]:     12322     12755     13210     12862     13152     13248     11411     12026     12744     13224     12143     12020     11647     11907     12390     12756 
dram[3]:     12384     12629     13224     12937     13154     13147     11292     11892     12745     13222     12142     12380     11597     11992     12302     12687 
dram[4]:     12353     12654     13141     12728     13168     13178     11373     11999     12746     13226     12230     12553     11601     11939     12434     12738 
dram[5]:     12343     12599     13205     13151     13193     13144     11261     11908     12745     13231     12225     12479     11524     12031     12315     12713 
dram[6]:     12483     12729     13083     12941     13213     13238     11161     11967     12744     13229     12219     12589     11713     11620     12364     12652 
dram[7]:     12414     12646     13281     13262     13202     13083     11294     11820     12749     13236     12315     12206     11629     11544     12371     12764 
dram[8]:     12474     12822     13058     13095     13202     13322     11317     11918     12748     13230     12154     12181     11642     11607     12297     12614 
dram[9]:     12338     12653     13078     13135     13177     13270     11422     11877     12744     13238     12040     11964     11563     11511     12413     12672 
dram[10]:     12447     12821     13095     13122     13289     13408     11110     12030     12744     13233     12239     12259     11716     12212     12337     12447 
average row accesses per activate:
dram[0]:  7.973498  7.806228  8.190128  8.101266  7.243151  7.382199  7.918200  7.950719  8.081467  7.689922  7.385047  7.262867  8.193974  8.223063  7.256410  7.496689 
dram[1]:  7.984071  7.927944  7.246281  7.677758  6.720497  6.689335  8.623608  8.291221  8.145790  7.997984  7.093190  6.847751  8.134580  7.941606  7.447369  7.220096 
dram[2]:  8.112676  8.112676  8.044037  8.103512  7.118421  6.858954  8.014493  7.757515  8.496788  7.967872  7.482041  7.249084  8.074211  7.912727  7.001575  6.936038 
dram[3]:  8.243292  7.931153  7.868941  7.596187  7.003236  6.815748  8.435730  8.117400  7.734893  7.486793  7.016014  7.016014  8.044362  7.743772  7.229268  6.625931 
dram[4]:  7.944828  8.199288  7.868941  7.702988  7.009901  6.753577  7.734893  7.857426  8.081467  7.630769  7.671206  7.611969  7.867993  7.741993  7.291803  6.971787 
dram[5]:  7.900175  7.872601  7.681583  7.655231  6.829582  6.753577  8.720880  8.353684  7.254113  7.515152  7.143116  7.017794  8.481482  8.027676  7.244300  6.906832 
dram[6]:  8.263737  7.886364  7.871252  8.041442  6.892683  6.804173  8.283925  7.983903  8.215321  7.873016  7.611969  7.439623  7.557726  7.652878  7.068429  7.079439 
dram[7]:  7.927944  7.556114  7.928952  7.845343  7.308620  6.892683  8.570194  8.353684  7.008976  6.754325  7.305606  7.399267  8.133843  8.180769  7.146226  6.865559 
dram[8]:  7.726027  7.804498  8.014362  8.043243  6.916119  7.020033  8.318658  8.048681  7.792415  7.595331  7.345455  7.318841  7.555950  7.596428  7.354369  7.426471 
dram[9]:  7.554098  7.705686  7.873016  7.790576  7.351398  7.287695  8.249480  8.114519  7.243042  6.971428  7.579737  7.453875  7.834254  7.678700  6.973354  6.995283 
dram[10]:  8.347826  8.141343  7.736568  7.736568  7.010000  6.929160  8.876958  8.533334  7.761431  7.565891  7.333948  7.072954  7.463122  7.553820  7.245928  7.365894 
average row locality = 745900/98213 = 7.594718
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      3025      3024      3008      3008      2878      2878      2640      2640      2688      2688      2687      2687      2943      2942      3032      3032 
dram[1]:      3023      3023      2960      2960      2928      2928      2640      2640      2687      2687      2694      2694      2944      2944      3032      3031 
dram[2]:      3072      3072      2960      2960      2928      2928      2639      2639      2688      2688      2694      2694      2944      2944      2990      2990 
dram[3]:      3072      3072      2959      2959      2928      2928      2640      2640      2688      2688      2687      2687      2944      2944      2990      2990 
dram[4]:      3072      3072      2959      2959      2888      2888      2688      2688      2688      2688      2687      2687      2943      2943      2992      2992 
dram[5]:      3023      3023      2999      2999      2888      2888      2688      2688      2688      2688      2687      2688      2943      2943      2992      2992 
dram[6]:      3024      3023      2999      2999      2879      2879      2688      2688      2688      2688      2687      2687      2895      2895      3041      3041 
dram[7]:      3023      3023      3000      3000      2879      2879      2688      2688      2656      2656      2736      2736      2894      2894      3041      3041 
dram[8]:      3024      3023      3000      3000      2861      2861      2688      2688      2656      2656      2736      2736      2894      2894      3041      3041 
dram[9]:      3072      3072      3000      3000      2861      2861      2688      2688      2656      2656      2736      2736      2894      2894      2993      2993 
dram[10]:      3072      3072      3000      3000      2862      2862      2688      2688      2656      2656      2703      2703      2943      2943      2993      2993 
total reads: 503980
bank skew: 3072/2639 = 1.16
chip skew: 45834/45799 = 1.00
number of total write accesses:
dram[0]:      1488      1488      1472      1472      1352      1352      1232      1232      1280      1280      1264      1264      1408      1408      1496      1496 
dram[1]:      1488      1488      1424      1424      1400      1400      1232      1232      1280      1280      1264      1264      1408      1408      1496      1496 
dram[2]:      1536      1536      1424      1424      1400      1400      1232      1232      1280      1280      1264      1264      1408      1408      1456      1456 
dram[3]:      1536      1536      1424      1424      1400      1400      1232      1232      1280      1280      1256      1256      1408      1408      1456      1456 
dram[4]:      1536      1536      1424      1424      1360      1360      1280      1280      1280      1280      1256      1256      1408      1408      1456      1456 
dram[5]:      1488      1488      1464      1464      1360      1360      1280      1280      1280      1280      1256      1256      1408      1408      1456      1456 
dram[6]:      1488      1488      1464      1464      1360      1360      1280      1280      1280      1280      1256      1256      1360      1360      1504      1504 
dram[7]:      1488      1488      1464      1464      1360      1360      1280      1280      1248      1248      1304      1304      1360      1360      1504      1504 
dram[8]:      1488      1488      1464      1464      1344      1344      1280      1280      1248      1248      1304      1304      1360      1360      1504      1504 
dram[9]:      1536      1536      1464      1464      1344      1344      1280      1280      1248      1248      1304      1304      1360      1360      1456      1456 
dram[10]:      1536      1536      1464      1464      1344      1344      1280      1280      1248      1248      1272      1272      1408      1408      1456      1456 
total reads: 241920
bank skew: 1536/1232 = 1.25
chip skew: 22016/21984 = 1.00
average mf latency per bank:
dram[0]:        326       285       332       285       346       291       323       287       329       283       374       306       368       307       333       294
dram[1]:        321       282       334       286       348       291       322       288       331       282       374       306       365       304       331       292
dram[2]:        324       285       332       286       345       290       323       288       329       282       372       305       367       305       331       290
dram[3]:        323       285       335       286       347       292       320       288       331       283       376       308       367       305       328       292
dram[4]:        323       284       334       287       344       289       323       288       330       281       375       310       367       305       330       289
dram[5]:        321       284       334       287       347       292       322       288       330       283       377       308       367       303       328       291
dram[6]:        320       282       335       287       345       290       322       288       330       282       375       309       366       307       331       291
dram[7]:        322       284       332       285       345       292       321       287       327       278       376       307       364       308       329       291
dram[8]:        318       282       339       289       348       291       324       286       327       280       373       306       367       307       330       292
dram[9]:        323       285       337       286       346       292       322       286       328       277       374       306       367       307       330       291
dram[10]:        323       283       337       289       347       290       323       286       328       280       380       307       365       306       330       294
maximum mf latency per bank:
dram[0]:      11357     11071     10898     10728     10527     10192      9611      9523      9784      9442     12391     11982     12459     12069     11706     11388
dram[1]:      11359     10741     11096     10859     10363     10101      9818      9490      9978      9657     12370     11880     12502     12026     11745     11446
dram[2]:      11270     10946     10744     10533     10665     10301      9641      9456      9700      9469     12409     11999     12474     12074     11639     11346
dram[3]:      11916     11351     11179     10947     10236     10123      9840      9429     10061      9724     12354     11883     12387     11909     11657     11360
dram[4]:      11328     11216     10802     10317     10672     10184      9732      9435      9823      9386     12365     11953     12576     12107     11547     11249
dram[5]:      11698     11378     11251     10994     10191      9851      9623      9396     10030      9635     12372     11971     12540     11949     11533     11359
dram[6]:      10939     10646     11186     10838     10538     10078      9580      9364      9717      9295     12457     12047     12327     11837     11636     11229
dram[7]:      11689     11219     11209     11003      9999      9710      9640      9384      9584      9456     12446     12028     12091     11620     11708     11310
dram[8]:      11074     10497     10984     10759     10702     10241      9661      9329      9400      8914     12496     12103     12215     11831     11540     11213
dram[9]:      11178     10787     10937     10568     10599     10236      9752      9396      9764      9346     12429     11956     12090     11605     11662     11458
dram[10]:      11196     10921     11179     10845     10574     10242      9946      9626      9395      8925     12435     11953     12503     11873     11812     11321
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1246549 n_nop=957925 n_act=8752 n_pre=8736 n_req=67784 n_rd=183200 n_write=87936 bw_util=0.435
n_activity=923817 dram_eff=0.587
bk0: 12100a 1128653i bk1: 12096a 1132330i bk2: 12032a 1130116i bk3: 12032a 1134066i bk4: 11512a 1137584i bk5: 11512a 1141313i bk6: 10560a 1144853i bk7: 10560a 1148841i bk8: 10752a 1144878i bk9: 10752a 1145077i bk10: 10748a 1144627i bk11: 10748a 1147222i bk12: 11772a 1131824i bk13: 11768a 1134749i bk14: 12128a 1125485i bk15: 12128a 1128998i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.60606
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents
MSHR: tag=0xc01ef080, atomic=0 1 entries : 0x7fe0c8ea7270 :  mf: uid=10283748, sid13:w08, part=1, addr=0xc01ef080, load , size=128, unknown  status = IN_PARTITION_DRAM (4225734), 

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1246549 n_nop=957462 n_act=8954 n_pre=8938 n_req=67799 n_rd=183259 n_write=87936 bw_util=0.4351
n_activity=925751 dram_eff=0.5859
bk0: 12092a 1128131i bk1: 12092a 1133455i bk2: 11840a 1129440i bk3: 11840a 1134676i bk4: 11712a 1133147i bk5: 11711a 1137188i bk6: 10560a 1144069i bk7: 10560a 1147180i bk8: 10748a 1144060i bk9: 10748a 1147695i bk10: 10776a 1143829i bk11: 10776a 1146867i bk12: 11776a 1131233i bk13: 11776a 1134782i bk14: 12128a 1123771i bk15: 12124a 1127809i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.59961
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1246549 n_nop=957549 n_act=8848 n_pre=8832 n_req=67830 n_rd=183320 n_write=88000 bw_util=0.4353
n_activity=924168 dram_eff=0.5872
bk0: 12288a 1125159i bk1: 12288a 1130904i bk2: 11840a 1130713i bk3: 11840a 1136060i bk4: 11712a 1135396i bk5: 11712a 1137660i bk6: 10556a 1145215i bk7: 10556a 1148277i bk8: 10752a 1144423i bk9: 10752a 1146169i bk10: 10776a 1144366i bk11: 10776a 1148653i bk12: 11776a 1131347i bk13: 11776a 1136009i bk14: 11960a 1127020i bk15: 11960a 1128300i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.58591
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1246549 n_nop=957327 n_act=9019 n_pre=9003 n_req=67800 n_rd=183264 n_write=87936 bw_util=0.4351
n_activity=922178 dram_eff=0.5882
bk0: 12288a 1125165i bk1: 12288a 1129400i bk2: 11836a 1130784i bk3: 11836a 1134164i bk4: 11712a 1134771i bk5: 11712a 1136153i bk6: 10560a 1143776i bk7: 10560a 1146799i bk8: 10752a 1142790i bk9: 10752a 1145851i bk10: 10748a 1144855i bk11: 10748a 1147423i bk12: 11776a 1131005i bk13: 11776a 1131748i bk14: 11960a 1126783i bk15: 11960a 1128818i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.59224
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1246549 n_nop=957375 n_act=8927 n_pre=8911 n_req=67834 n_rd=183336 n_write=88000 bw_util=0.4353
n_activity=925583 dram_eff=0.5863
bk0: 12288a 1125684i bk1: 12288a 1131150i bk2: 11836a 1130457i bk3: 11836a 1134650i bk4: 11552a 1136238i bk5: 11552a 1139133i bk6: 10752a 1140633i bk7: 10752a 1144274i bk8: 10752a 1143898i bk9: 10752a 1145232i bk10: 10748a 1145531i bk11: 10748a 1148619i bk12: 11772a 1131583i bk13: 11772a 1135405i bk14: 11968a 1127462i bk15: 11968a 1131861i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.59083
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1246549 n_nop=957379 n_act=8991 n_pre=8975 n_req=67801 n_rd=183268 n_write=87936 bw_util=0.4351
n_activity=922396 dram_eff=0.588
bk0: 12092a 1126879i bk1: 12092a 1131353i bk2: 11996a 1130652i bk3: 11996a 1131458i bk4: 11552a 1135508i bk5: 11552a 1137495i bk6: 10752a 1142902i bk7: 10752a 1145125i bk8: 10752a 1141831i bk9: 10752a 1143496i bk10: 10748a 1144531i bk11: 10752a 1146994i bk12: 11772a 1131366i bk13: 11772a 1135574i bk14: 11968a 1128365i bk15: 11968a 1131461i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.60654
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1246549 n_nop=957639 n_act=8893 n_pre=8877 n_req=67785 n_rd=183204 n_write=87936 bw_util=0.435
n_activity=922108 dram_eff=0.5881
bk0: 12096a 1127513i bk1: 12092a 1133136i bk2: 11996a 1127277i bk3: 11996a 1132638i bk4: 11516a 1136918i bk5: 11516a 1140109i bk6: 10752a 1142482i bk7: 10752a 1144871i bk8: 10752a 1142449i bk9: 10752a 1144681i bk10: 10748a 1143648i bk11: 10748a 1146680i bk12: 11580a 1132659i bk13: 11580a 1137580i bk14: 12164a 1123187i bk15: 12164a 1125768i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.60696
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents
MSHR: tag=0xc01ef680, atomic=0 1 entries : 0x7fe0c8fa4c80 :  mf: uid=10283747, sid13:w11, part=7, addr=0xc01ef680, load , size=128, unknown  status = IN_PARTITION_DRAM (4225730), 

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1246549 n_nop=957153 n_act=9006 n_pre=8990 n_req=67850 n_rd=183336 n_write=88064 bw_util=0.4354
n_activity=923425 dram_eff=0.5878
bk0: 12092a 1126780i bk1: 12092a 1133006i bk2: 12000a 1129378i bk3: 12000a 1135433i bk4: 11516a 1137312i bk5: 11516a 1138315i bk6: 10752a 1143039i bk7: 10752a 1145794i bk8: 10624a 1142704i bk9: 10624a 1145658i bk10: 10944a 1139965i bk11: 10944a 1144715i bk12: 11576a 1134584i bk13: 11576a 1135893i bk14: 12164a 1125148i bk15: 12164a 1126753i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.59021
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1246549 n_nop=957591 n_act=8921 n_pre=8905 n_req=67783 n_rd=183196 n_write=87936 bw_util=0.435
n_activity=922903 dram_eff=0.5876
bk0: 12096a 1128053i bk1: 12092a 1134546i bk2: 12000a 1129933i bk3: 12000a 1133669i bk4: 11444a 1139122i bk5: 11444a 1141624i bk6: 10752a 1142622i bk7: 10752a 1144526i bk8: 10624a 1143579i bk9: 10624a 1146804i bk10: 10944a 1141554i bk11: 10944a 1144957i bk12: 11576a 1131288i bk13: 11576a 1135702i bk14: 12164a 1124702i bk15: 12164a 1127554i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.59949
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1246549 n_nop=957405 n_act=9012 n_pre=8996 n_req=67784 n_rd=183200 n_write=87936 bw_util=0.435
n_activity=923993 dram_eff=0.5869
bk0: 12288a 1123942i bk1: 12288a 1128895i bk2: 12000a 1130559i bk3: 12000a 1133394i bk4: 11444a 1139378i bk5: 11444a 1141777i bk6: 10752a 1141773i bk7: 10752a 1145374i bk8: 10624a 1144493i bk9: 10624a 1146251i bk10: 10944a 1141217i bk11: 10944a 1146991i bk12: 11576a 1134198i bk13: 11576a 1136201i bk14: 11972a 1126847i bk15: 11972a 1130852i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.56858
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1246549 n_nop=957383 n_act=8891 n_pre=8875 n_req=67850 n_rd=183336 n_write=88064 bw_util=0.4354
n_activity=924946 dram_eff=0.5868
bk0: 12288a 1125926i bk1: 12288a 1130743i bk2: 12000a 1128587i bk3: 12000a 1131558i bk4: 11448a 1138627i bk5: 11448a 1141563i bk6: 10752a 1142086i bk7: 10752a 1144774i bk8: 10624a 1143519i bk9: 10624a 1148557i bk10: 10812a 1143315i bk11: 10812a 1147510i bk12: 11772a 1130850i bk13: 11772a 1133666i bk14: 11972a 1128142i bk15: 11972a 1129563i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.59326

========= L2 cache stats =========
L2_cache_bank[0]: Access = 33864, Miss = 22901, Miss_rate = 0.676, Pending_hits = 267, Reservation_fails = 0
L2_cache_bank[1]: Access = 33820, Miss = 22899, Miss_rate = 0.677, Pending_hits = 1409, Reservation_fails = 1
L2_cache_bank[2]: Access = 33836, Miss = 22908, Miss_rate = 0.677, Pending_hits = 209, Reservation_fails = 4
L2_cache_bank[3]: Access = 33824, Miss = 22907, Miss_rate = 0.677, Pending_hits = 1401, Reservation_fails = 0
L2_cache_bank[4]: Access = 33840, Miss = 22915, Miss_rate = 0.677, Pending_hits = 221, Reservation_fails = 0
L2_cache_bank[5]: Access = 33832, Miss = 22915, Miss_rate = 0.677, Pending_hits = 1392, Reservation_fails = 4
L2_cache_bank[6]: Access = 33800, Miss = 22908, Miss_rate = 0.678, Pending_hits = 217, Reservation_fails = 0
L2_cache_bank[7]: Access = 33800, Miss = 22908, Miss_rate = 0.678, Pending_hits = 1399, Reservation_fails = 0
L2_cache_bank[8]: Access = 33860, Miss = 22917, Miss_rate = 0.677, Pending_hits = 245, Reservation_fails = 1
L2_cache_bank[9]: Access = 33868, Miss = 22917, Miss_rate = 0.677, Pending_hits = 1426, Reservation_fails = 0
L2_cache_bank[10]: Access = 33852, Miss = 22908, Miss_rate = 0.677, Pending_hits = 243, Reservation_fails = 0
L2_cache_bank[11]: Access = 33836, Miss = 22909, Miss_rate = 0.677, Pending_hits = 1422, Reservation_fails = 0
L2_cache_bank[12]: Access = 33820, Miss = 22901, Miss_rate = 0.677, Pending_hits = 240, Reservation_fails = 2
L2_cache_bank[13]: Access = 33836, Miss = 22900, Miss_rate = 0.677, Pending_hits = 1417, Reservation_fails = 0
L2_cache_bank[14]: Access = 33884, Miss = 22917, Miss_rate = 0.676, Pending_hits = 235, Reservation_fails = 0
L2_cache_bank[15]: Access = 33884, Miss = 22917, Miss_rate = 0.676, Pending_hits = 1431, Reservation_fails = 0
L2_cache_bank[16]: Access = 33844, Miss = 22900, Miss_rate = 0.677, Pending_hits = 246, Reservation_fails = 0
L2_cache_bank[17]: Access = 33828, Miss = 22899, Miss_rate = 0.677, Pending_hits = 1408, Reservation_fails = 0
L2_cache_bank[18]: Access = 33828, Miss = 22900, Miss_rate = 0.677, Pending_hits = 225, Reservation_fails = 0
L2_cache_bank[19]: Access = 33844, Miss = 22900, Miss_rate = 0.677, Pending_hits = 1390, Reservation_fails = 0
L2_cache_bank[20]: Access = 33884, Miss = 22917, Miss_rate = 0.676, Pending_hits = 218, Reservation_fails = 2
L2_cache_bank[21]: Access = 33884, Miss = 22917, Miss_rate = 0.676, Pending_hits = 1395, Reservation_fails = 0
L2_total_cache_accesses = 744568
L2_total_cache_misses = 503980
L2_total_cache_miss_rate = 0.6769
L2_total_cache_pending_hits = 18056
L2_total_cache_reservation_fails = 14
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 222439
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 17663
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 262042
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 241920
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 14
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 93
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 366
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 502144
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 241920
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.039
L2_cache_fill_port_util = 0.136

icnt_total_pkts_mem_to_simt=2392224
icnt_total_pkts_simt_to_mem=1712248
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.57227
	minimum = 6
	maximum = 43
Network latency average = 8.43749
	minimum = 6
	maximum = 43
Slowest packet = 1449283
Flit latency average = 6.90643
	minimum = 6
	maximum = 39
Slowest flit = 3994761
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0237483
	minimum = 0.0187928 (at node 0)
	maximum = 0.0281892 (at node 11)
Accepted packet rate average = 0.0237483
	minimum = 0.0187928 (at node 0)
	maximum = 0.0281892 (at node 11)
Injected flit rate average = 0.065454
	minimum = 0.0433051 (at node 0)
	maximum = 0.0867634 (at node 42)
Accepted flit rate average= 0.065454
	minimum = 0.0602594 (at node 0)
	maximum = 0.0903891 (at node 11)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 9.32059 (16 samples)
	minimum = 6 (16 samples)
	maximum = 158.562 (16 samples)
Network latency average = 8.90531 (16 samples)
	minimum = 6 (16 samples)
	maximum = 129.5 (16 samples)
Flit latency average = 7.49353 (16 samples)
	minimum = 6 (16 samples)
	maximum = 125.938 (16 samples)
Fragmentation average = 0.0329824 (16 samples)
	minimum = 0 (16 samples)
	maximum = 80.3125 (16 samples)
Injected packet rate average = 0.0225978 (16 samples)
	minimum = 0.0178832 (16 samples)
	maximum = 0.0268208 (16 samples)
Accepted packet rate average = 0.0225978 (16 samples)
	minimum = 0.0178832 (16 samples)
	maximum = 0.0268208 (16 samples)
Injected flit rate average = 0.0622845 (16 samples)
	minimum = 0.0411986 (16 samples)
	maximum = 0.0826224 (16 samples)
Accepted flit rate average = 0.0622845 (16 samples)
	minimum = 0.0573565 (16 samples)
	maximum = 0.086015 (16 samples)
Injected packet size average = 2.75623 (16 samples)
Accepted packet size average = 2.75623 (16 samples)
Hops average = 1 (16 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 35 min, 50 sec (2150 sec)
gpgpu_simulation_rate = 214689 (inst/sec)
gpgpu_simulation_rate = 1965 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 17 bind to kernel 17 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 17 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 17 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 17 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 17 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 17 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 17 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 17 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 17 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 17 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 17 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 17 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 17 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 17 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 17 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 17 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 17 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 17 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 17 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 17 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 17 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 17 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 17 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 17 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 17 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 17 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 17 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 17 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 17: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 17 
gpu_sim_cycle = 38774
gpu_sim_insn = 28848876
gpu_ipc =     744.0263
gpu_tot_sim_cycle = 4486659
gpu_tot_sim_insn = 490430892
gpu_tot_ipc =     109.3087
gpu_tot_issued_cta = 1088
max_total_param_size = 0
gpu_stall_dramfull = 63666
gpu_stall_icnt2sh    = 12145
partiton_reqs_in_parallel = 853028
partiton_reqs_in_parallel_total    = 14705704
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       3.4678
partiton_reqs_in_parallel_util = 853028
partiton_reqs_in_parallel_util_total    = 14705704
gpu_sim_cycle_parition_util = 38774
gpu_tot_sim_cycle_parition_util    = 670392
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9395
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 744568
L2_BW  =     113.6802 GB/Sec
L2_BW_total  =      16.7120 GB/Sec
gpu_total_sim_rate=216239

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 9846876
	L1I_total_cache_misses = 3568
	L1I_total_cache_miss_rate = 0.0004
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 30464
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0536
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 28832
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 9843308
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3568
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30464
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 9846876
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
82054, 78853, 78993, 81880, 82069, 78891, 79001, 81818, 19339, 18559, 18626, 12046, 
gpgpu_n_tot_thrd_icount = 566430208
gpgpu_n_tot_w_icount = 17700944
gpgpu_n_stall_shd_mem = 133081
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 533528
gpgpu_n_mem_write_global = 257040
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 13025536
gpgpu_n_store_insn = 8096760
gpgpu_n_shmem_insn = 53639896
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 974848
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 16973
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 114664
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:515747	W0_Idle:388818	W0_Scoreboard:21671679	W1:1028160	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:6939060	W32:9733724
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4268224 {8:533528,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 34957440 {136:257040,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 60221888 {40:128520,136:405008,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2056320 {8:257040,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 1746 
maxdqlatency = 0 
maxmflatency = 12576 
averagemflatency = 311 
max_icnt2mem_latency = 11626 
max_icnt2sh_latency = 4486658 
mrq_lat_table:357497 	56313 	38078 	83279 	101533 	77991 	44358 	21381 	8545 	3481 	68 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	483753 	292292 	2629 	2414 	2885 	3725 	2898 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	27 	661716 	28949 	602 	147 	87085 	213 	576 	1316 	2378 	2522 	3488 	2053 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	447000 	85131 	1425 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	7084 	11629 	29006 	58121 	123571 	27629 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1164 	186 	5 	11 	6 	7 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:     12320     12386     13222     13102     13189     13282     11480     11902     12744     13235     12216     12126     11552     11961     12361     12752 
dram[1]:     12329     12238     13207     13104     13222     13223     11320     11987     12744     13234     12145     12048     11736     12172     12299     12647 
dram[2]:     12322     12755     13210     12862     13152     13248     11411     12026     12744     13224     12143     12020     11647     11907     12390     12756 
dram[3]:     12384     12629     13224     12937     13154     13147     11292     11892     12745     13222     12142     12380     11597     11992     12302     12687 
dram[4]:     12353     12654     13141     12728     13168     13178     11373     11999     12746     13226     12230     12553     11601     11939     12434     12738 
dram[5]:     12343     12599     13205     13151     13193     13144     11261     11908     12745     13231     12225     12479     11524     12031     12315     12713 
dram[6]:     12483     12729     13083     12941     13213     13238     11161     11967     12744     13229     12219     12589     11713     11620     12364     12652 
dram[7]:     12414     12646     13281     13262     13202     13083     11294     11820     12749     13236     12315     12206     11629     11544     12371     12764 
dram[8]:     12474     12822     13058     13095     13202     13322     11317     11918     12748     13230     12154     12181     11642     11607     12297     12614 
dram[9]:     12338     12653     13078     13135     13177     13270     11422     11877     12744     13238     12040     11964     11563     11511     12413     12672 
dram[10]:     12447     12821     13095     13122     13289     13408     11110     12030     12744     13233     12239     12259     11716     12212     12337     12447 
average row accesses per activate:
dram[0]:  8.295848  8.125423  8.470589  8.380953  7.529412  7.671233  8.244000  8.277108  8.394423  7.996205  7.665448  7.541367  8.543278  8.573013  7.548589  7.792880 
dram[1]:  8.306759  8.249570  7.512116  7.948718  6.998473  6.966565  8.960870  8.623431  8.426000  8.277014  7.370175  7.120339  8.482633  8.256227  7.717949  7.465117 
dram[2]:  8.441380  8.441380  8.318426  8.378378  7.405493  7.140187  8.342105  8.080392  8.815900  8.278978  7.765250  7.528674  8.421053  8.256227  7.285054  7.218321 
dram[3]:  8.574430  8.256324  8.141856  7.866328  7.287758  7.095975  8.770213  8.446721  8.011407  7.760589  7.292683  7.292683  8.390596  8.083624  7.492868  6.882096 
dram[4]:  8.270270  8.529616  8.141856  7.974271  7.293355  7.031250  8.061069  8.186047  8.361111  7.906191  7.958175  7.898113  8.210620  8.053820  7.580128  7.232416 
dram[5]:  8.221270  8.193162  7.954622  7.927973  7.109005  7.031250  9.064378  8.691358  7.525000  7.789279  7.421986  7.294425  8.836190  8.373646  7.507936  7.166667 
dram[6]:  8.591398  8.207191  8.174438  8.318102  7.174121  7.083596  8.620408  8.314960  8.495968  8.150870  7.898113  7.723247  7.890435  7.959649  7.356164  7.367378 
dram[7]:  8.249570  7.870279  8.204506  8.120069  7.598985  7.174121  8.911392  8.691358  7.248252  6.991568  7.591150  7.686380  8.478505  8.526316  7.389908  7.107353 
dram[8]:  8.043624  8.123729  8.319860  8.319860  7.197092  7.303279  8.655738  8.380953  8.066148  7.867173  7.631672  7.604610  7.888696  7.902439  7.647152  7.695860 
dram[9]:  7.871383  8.026230  8.148021  8.064736  7.641510  7.576530  8.585366  8.448000  7.509058  7.208696  7.869725  7.741877  8.172973  8.014134  7.233945  7.278461 
dram[10]:  8.680851  8.470589  8.010152  8.010152  7.292963  7.210356  9.222708  8.873950  8.032946  7.806026  7.617329  7.351916  7.796638  7.862712  7.533440  7.630645 
average row locality = 792524/100427 = 7.891543
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      3214      3213      3192      3192      3051      3051      2813      2813      2854      2854      2849      2849      3135      3134      3224      3224 
dram[1]:      3212      3212      3141      3141      3104      3104      2813      2813      2853      2853      2857      2857      3136      3136      3224      3223 
dram[2]:      3264      3264      3141      3141      3104      3104      2812      2812      2854      2854      2857      2857      3136      3136      3179      3179 
dram[3]:      3264      3264      3140      3140      3104      3104      2813      2813      2854      2854      2850      2850      3136      3136      3179      3179 
dram[4]:      3264      3264      3140      3140      3062      3062      2864      2864      2854      2854      2850      2850      3135      3135      3181      3181 
dram[5]:      3212      3212      3182      3182      3062      3062      2864      2864      2854      2854      2850      2851      3135      3135      3181      3181 
dram[6]:      3213      3212      3182      3182      3053      3053      2864      2864      2854      2854      2850      2850      3084      3084      3233      3233 
dram[7]:      3212      3212      3183      3183      3053      3053      2864      2864      2820      2820      2902      2902      3083      3083      3233      3233 
dram[8]:      3213      3212      3183      3183      3034      3034      2864      2864      2820      2820      2902      2902      3083      3083      3233      3233 
dram[9]:      3264      3264      3183      3183      3034      3034      2864      2864      2819      2819      2902      2902      3083      3083      3182      3182 
dram[10]:      3264      3264      3183      3183      3035      3035      2864      2864      2819      2819      2867      2867      3135      3135      3182      3182 
total reads: 535484
bank skew: 3264/2812 = 1.16
chip skew: 48700/48662 = 1.00
number of total write accesses:
dram[0]:      1581      1581      1560      1560      1429      1429      1309      1309      1360      1360      1344      1344      1504      1504      1592      1592 
dram[1]:      1581      1581      1509      1509      1480      1480      1309      1309      1360      1360      1344      1344      1504      1504      1592      1592 
dram[2]:      1632      1632      1509      1509      1480      1480      1309      1309      1360      1360      1344      1344      1504      1504      1549      1549 
dram[3]:      1632      1632      1509      1509      1480      1480      1309      1309      1360      1360      1336      1336      1504      1504      1549      1549 
dram[4]:      1632      1632      1509      1509      1438      1438      1360      1360      1360      1360      1336      1336      1504      1504      1549      1549 
dram[5]:      1581      1581      1551      1551      1438      1438      1360      1360      1360      1360      1336      1336      1504      1504      1549      1549 
dram[6]:      1581      1581      1551      1551      1438      1438      1360      1360      1360      1360      1336      1336      1453      1453      1600      1600 
dram[7]:      1581      1581      1551      1551      1438      1438      1360      1360      1326      1326      1387      1387      1453      1453      1600      1600 
dram[8]:      1581      1581      1551      1551      1421      1421      1360      1360      1326      1326      1387      1387      1453      1453      1600      1600 
dram[9]:      1632      1632      1551      1551      1421      1421      1360      1360      1326      1326      1387      1387      1453      1453      1549      1549 
dram[10]:      1632      1632      1551      1551      1421      1421      1360      1360      1326      1326      1353      1353      1504      1504      1549      1549 
total reads: 257040
bank skew: 1632/1309 = 1.25
chip skew: 23392/23358 = 1.00
average mf latency per bank:
dram[0]:        320       281       326       282       339       288       317       283       323       279       365       300       358       301       326       289
dram[1]:        315       279       328       282       341       287       316       284       325       278       365       300       356       298       324       288
dram[2]:        319       282       326       283       338       286       317       284       322       278       363       300       358       300       325       286
dram[3]:        317       281       329       283       341       288       314       284       325       279       367       303       357       299       321       287
dram[4]:        317       280       328       284       338       286       317       283       324       278       366       304       358       300       324       285
dram[5]:        316       280       328       283       341       288       316       284       324       279       368       302       358       298       321       286
dram[6]:        314       279       329       284       339       286       316       283       324       278       366       304       357       301       325       287
dram[7]:        316       280       326       281       338       288       315       282       321       274       366       301       355       302       322       287
dram[8]:        313       278       333       285       341       287       318       282       321       276       364       301       358       302       324       287
dram[9]:        317       281       330       282       339       288       316       282       322       274       365       301       358       301       323       286
dram[10]:        317       279       331       285       340       286       317       282       322       276       371       301       356       300       323       290
maximum mf latency per bank:
dram[0]:      11357     11071     10898     10728     10527     10192      9611      9523      9784      9442     12391     11982     12459     12069     11706     11388
dram[1]:      11359     10741     11096     10859     10363     10101      9818      9490      9978      9657     12370     11880     12502     12026     11745     11446
dram[2]:      11270     10946     10744     10533     10665     10301      9641      9456      9700      9469     12409     11999     12474     12074     11639     11346
dram[3]:      11916     11351     11179     10947     10236     10123      9840      9429     10061      9724     12354     11883     12387     11909     11657     11360
dram[4]:      11328     11216     10802     10317     10672     10184      9732      9435      9823      9386     12365     11953     12576     12107     11547     11249
dram[5]:      11698     11378     11251     10994     10191      9851      9623      9396     10030      9635     12372     11971     12540     11949     11533     11359
dram[6]:      10939     10646     11186     10838     10538     10078      9580      9364      9717      9295     12457     12047     12327     11837     11636     11229
dram[7]:      11689     11219     11209     11003      9999      9710      9640      9384      9584      9456     12446     12028     12091     11620     11708     11310
dram[8]:      11074     10497     10984     10759     10702     10241      9661      9329      9400      8914     12496     12103     12215     11831     11540     11213
dram[9]:      11178     10787     10937     10568     10599     10236      9752      9396      9764      9346     12429     11956     12090     11605     11662     11458
dram[10]:      11196     10921     11179     10845     10574     10242      9946      9626      9395      8925     12435     11953     12503     11873     11812     11321
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1318545 n_nop=1012589 n_act=8946 n_pre=8930 n_req=72020 n_rd=194648 n_write=93432 bw_util=0.437
n_activity=979321 dram_eff=0.5883
bk0: 12856a 1193731i bk1: 12852a 1198508i bk2: 12768a 1195588i bk3: 12768a 1199595i bk4: 12204a 1203627i bk5: 12204a 1207471i bk6: 11252a 1211214i bk7: 11252a 1215884i bk8: 11416a 1211032i bk9: 11416a 1211755i bk10: 11396a 1210784i bk11: 11396a 1213647i bk12: 12540a 1197028i bk13: 12536a 1200250i bk14: 12896a 1190365i bk15: 12896a 1194071i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.58417
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents
MSHR: tag=0xc03ee880, atomic=0 1 entries : 0x7fe0c9624430 :  mf: uid=10926392, sid19:w08, part=1, addr=0xc03ee880, load , size=128, unknown  status = IN_PARTITION_DRAM (4486658), 

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1318545 n_nop=1012095 n_act=9160 n_pre=9144 n_req=72037 n_rd=194714 n_write=93432 bw_util=0.4371
n_activity=981493 dram_eff=0.5872
bk0: 12848a 1193549i bk1: 12848a 1199277i bk2: 12564a 1194860i bk3: 12562a 1200754i bk4: 12416a 1199567i bk5: 12416a 1203534i bk6: 11252a 1210148i bk7: 11252a 1213575i bk8: 11412a 1210405i bk9: 11412a 1214068i bk10: 11428a 1210236i bk11: 11428a 1213455i bk12: 12544a 1196547i bk13: 12544a 1200333i bk14: 12896a 1188646i bk15: 12892a 1193088i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.57622
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1318545 n_nop=1012205 n_act=9042 n_pre=9026 n_req=72068 n_rd=194776 n_write=93496 bw_util=0.4373
n_activity=979782 dram_eff=0.5884
bk0: 13056a 1190277i bk1: 13056a 1196268i bk2: 12564a 1196405i bk3: 12564a 1201961i bk4: 12416a 1201403i bk5: 12416a 1203833i bk6: 11248a 1211381i bk7: 11248a 1215042i bk8: 11416a 1210767i bk9: 11416a 1212703i bk10: 11428a 1210364i bk11: 11428a 1215113i bk12: 12544a 1196146i bk13: 12544a 1201572i bk14: 12716a 1192020i bk15: 12716a 1193375i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.56395
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1318545 n_nop=1011967 n_act=9221 n_pre=9205 n_req=72038 n_rd=194720 n_write=93432 bw_util=0.4371
n_activity=977886 dram_eff=0.5893
bk0: 13056a 1190241i bk1: 13056a 1195108i bk2: 12560a 1196167i bk3: 12560a 1199904i bk4: 12416a 1200898i bk5: 12416a 1202814i bk6: 11252a 1210000i bk7: 11252a 1212939i bk8: 11416a 1208798i bk9: 11416a 1211989i bk10: 11400a 1211373i bk11: 11400a 1214081i bk12: 12544a 1196185i bk13: 12544a 1197068i bk14: 12716a 1191951i bk15: 12716a 1194300i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.57176
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1318545 n_nop=1011999 n_act=9129 n_pre=9113 n_req=72076 n_rd=194800 n_write=93504 bw_util=0.4373
n_activity=981229 dram_eff=0.5876
bk0: 13056a 1190568i bk1: 13056a 1196922i bk2: 12560a 1195664i bk3: 12560a 1200754i bk4: 12248a 1202153i bk5: 12248a 1205400i bk6: 11456a 1206518i bk7: 11456a 1210901i bk8: 11416a 1210112i bk9: 11416a 1211347i bk10: 11400a 1211801i bk11: 11400a 1214951i bk12: 12540a 1196621i bk13: 12540a 1200567i bk14: 12724a 1192534i bk15: 12724a 1197120i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.56775
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents
MSHR: tag=0xc03eec80, atomic=0 1 entries : 0x7fe0c965a8a0 :  mf: uid=10926390, sid19:w10, part=5, addr=0xc03eec80, load , size=128, unknown  status = IN_PARTITION_L2_FILL_QUEUE (4486658), 

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1318545 n_nop=1012019 n_act=9193 n_pre=9177 n_req=72039 n_rd=194724 n_write=93432 bw_util=0.4371
n_activity=977993 dram_eff=0.5893
bk0: 12848a 1192369i bk1: 12848a 1197466i bk2: 12728a 1196450i bk3: 12728a 1196924i bk4: 12248a 1202056i bk5: 12248a 1204003i bk6: 11456a 1209049i bk7: 11456a 1211292i bk8: 11416a 1207885i bk9: 11416a 1209789i bk10: 11400a 1210839i bk11: 11404a 1213727i bk12: 12540a 1196369i bk13: 12540a 1200814i bk14: 12724a 1193712i bk15: 12724a 1197008i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.58884
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1318545 n_nop=1012287 n_act=9091 n_pre=9075 n_req=72023 n_rd=194660 n_write=93432 bw_util=0.437
n_activity=977229 dram_eff=0.5896
bk0: 12852a 1192985i bk1: 12848a 1198906i bk2: 12728a 1192915i bk3: 12728a 1198751i bk4: 12212a 1203061i bk5: 12212a 1206047i bk6: 11456a 1208091i bk7: 11456a 1211410i bk8: 11416a 1208383i bk9: 11416a 1210896i bk10: 11400a 1210047i bk11: 11400a 1213006i bk12: 12336a 1198077i bk13: 12336a 1203429i bk14: 12932a 1188325i bk15: 12932a 1190920i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.58149
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents
MSHR: tag=0xc03eee80, atomic=0 1 entries : 0x7fe0c93a98f0 :  mf: uid=10926391, sid19:w11, part=7, addr=0xc03eee80, load , size=128, unknown  status = IN_PARTITION_DRAM (4486654), 

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1318545 n_nop=1011761 n_act=9216 n_pre=9200 n_req=72092 n_rd=194800 n_write=93568 bw_util=0.4374
n_activity=979014 dram_eff=0.5891
bk0: 12848a 1191949i bk1: 12848a 1198743i bk2: 12732a 1194960i bk3: 12732a 1201010i bk4: 12212a 1203467i bk5: 12212a 1204482i bk6: 11456a 1209051i bk7: 11456a 1212243i bk8: 11280a 1208644i bk9: 11280a 1212174i bk10: 11608a 1206228i bk11: 11608a 1210980i bk12: 12332a 1199872i bk13: 12332a 1201420i bk14: 12932a 1190004i bk15: 12932a 1191736i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.56685
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1318545 n_nop=1012235 n_act=9121 n_pre=9105 n_req=72021 n_rd=194652 n_write=93432 bw_util=0.437
n_activity=978199 dram_eff=0.589
bk0: 12852a 1193566i bk1: 12848a 1200145i bk2: 12732a 1195603i bk3: 12732a 1199475i bk4: 12136a 1205503i bk5: 12136a 1207651i bk6: 11456a 1208479i bk7: 11456a 1210818i bk8: 11280a 1209754i bk9: 11280a 1213381i bk10: 11608a 1207670i bk11: 11608a 1211497i bk12: 12332a 1196548i bk13: 12332a 1201362i bk14: 12932a 1189634i bk15: 12932a 1192881i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.57304
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1318545 n_nop=1012053 n_act=9214 n_pre=9198 n_req=72020 n_rd=194648 n_write=93432 bw_util=0.437
n_activity=979189 dram_eff=0.5884
bk0: 13056a 1189038i bk1: 13056a 1194624i bk2: 12732a 1196223i bk3: 12732a 1199487i bk4: 12136a 1205719i bk5: 12136a 1208099i bk6: 11456a 1207624i bk7: 11456a 1211798i bk8: 11276a 1210606i bk9: 11276a 1212884i bk10: 11608a 1207137i bk11: 11608a 1213416i bk12: 12332a 1199318i bk13: 12332a 1201631i bk14: 12728a 1191990i bk15: 12728a 1196410i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.54153
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1318545 n_nop=1012011 n_act=9095 n_pre=9079 n_req=72090 n_rd=194792 n_write=93568 bw_util=0.4374
n_activity=980890 dram_eff=0.588
bk0: 13056a 1191409i bk1: 13056a 1196444i bk2: 12732a 1194031i bk3: 12732a 1197460i bk4: 12140a 1204988i bk5: 12140a 1207962i bk6: 11456a 1207992i bk7: 11456a 1210637i bk8: 11276a 1209592i bk9: 11276a 1214711i bk10: 11468a 1209304i bk11: 11468a 1214093i bk12: 12540a 1196006i bk13: 12540a 1199197i bk14: 12728a 1193717i bk15: 12728a 1194861i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.56542

========= L2 cache stats =========
L2_cache_bank[0]: Access = 35977, Miss = 24332, Miss_rate = 0.676, Pending_hits = 269, Reservation_fails = 0
L2_cache_bank[1]: Access = 35932, Miss = 24330, Miss_rate = 0.677, Pending_hits = 1413, Reservation_fails = 1
L2_cache_bank[2]: Access = 35949, Miss = 24340, Miss_rate = 0.677, Pending_hits = 212, Reservation_fails = 4
L2_cache_bank[3]: Access = 35938, Miss = 24339, Miss_rate = 0.677, Pending_hits = 1404, Reservation_fails = 0
L2_cache_bank[4]: Access = 35955, Miss = 24347, Miss_rate = 0.677, Pending_hits = 226, Reservation_fails = 0
L2_cache_bank[5]: Access = 35947, Miss = 24347, Miss_rate = 0.677, Pending_hits = 1396, Reservation_fails = 4
L2_cache_bank[6]: Access = 35913, Miss = 24340, Miss_rate = 0.678, Pending_hits = 221, Reservation_fails = 0
L2_cache_bank[7]: Access = 35912, Miss = 24340, Miss_rate = 0.678, Pending_hits = 1403, Reservation_fails = 0
L2_cache_bank[8]: Access = 35974, Miss = 24350, Miss_rate = 0.677, Pending_hits = 248, Reservation_fails = 1
L2_cache_bank[9]: Access = 35983, Miss = 24350, Miss_rate = 0.677, Pending_hits = 1429, Reservation_fails = 0
L2_cache_bank[10]: Access = 35966, Miss = 24340, Miss_rate = 0.677, Pending_hits = 246, Reservation_fails = 0
L2_cache_bank[11]: Access = 35949, Miss = 24341, Miss_rate = 0.677, Pending_hits = 1425, Reservation_fails = 0
L2_cache_bank[12]: Access = 35932, Miss = 24333, Miss_rate = 0.677, Pending_hits = 244, Reservation_fails = 2
L2_cache_bank[13]: Access = 35949, Miss = 24332, Miss_rate = 0.677, Pending_hits = 1421, Reservation_fails = 0
L2_cache_bank[14]: Access = 36000, Miss = 24350, Miss_rate = 0.676, Pending_hits = 238, Reservation_fails = 0
L2_cache_bank[15]: Access = 36000, Miss = 24350, Miss_rate = 0.676, Pending_hits = 1434, Reservation_fails = 0
L2_cache_bank[16]: Access = 35958, Miss = 24332, Miss_rate = 0.677, Pending_hits = 248, Reservation_fails = 0
L2_cache_bank[17]: Access = 35941, Miss = 24331, Miss_rate = 0.677, Pending_hits = 1411, Reservation_fails = 0
L2_cache_bank[18]: Access = 35940, Miss = 24331, Miss_rate = 0.677, Pending_hits = 228, Reservation_fails = 0
L2_cache_bank[19]: Access = 35957, Miss = 24331, Miss_rate = 0.677, Pending_hits = 1393, Reservation_fails = 0
L2_cache_bank[20]: Access = 36000, Miss = 24349, Miss_rate = 0.676, Pending_hits = 222, Reservation_fails = 2
L2_cache_bank[21]: Access = 36000, Miss = 24349, Miss_rate = 0.676, Pending_hits = 1399, Reservation_fails = 0
L2_total_cache_accesses = 791072
L2_total_cache_misses = 535484
L2_total_cache_miss_rate = 0.6769
L2_total_cache_pending_hits = 18130
L2_total_cache_reservation_fails = 14
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 237365
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 17737
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 278426
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 257040
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 14
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 93
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 366
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 533528
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 257040
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.039
L2_cache_fill_port_util = 0.137

icnt_total_pkts_mem_to_simt=2541584
icnt_total_pkts_simt_to_mem=1819232
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.61786
	minimum = 6
	maximum = 60
Network latency average = 8.48799
	minimum = 6
	maximum = 57
Slowest packet = 1558472
Flit latency average = 6.97769
	minimum = 6
	maximum = 53
Slowest flit = 4295617
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0239878
	minimum = 0.0189823 (at node 0)
	maximum = 0.0284734 (at node 19)
Accepted packet rate average = 0.0239878
	minimum = 0.0189823 (at node 0)
	maximum = 0.0284734 (at node 19)
Injected flit rate average = 0.066114
	minimum = 0.0437418 (at node 0)
	maximum = 0.0876383 (at node 42)
Accepted flit rate average= 0.066114
	minimum = 0.0608671 (at node 0)
	maximum = 0.0913006 (at node 19)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 9.27925 (17 samples)
	minimum = 6 (17 samples)
	maximum = 152.765 (17 samples)
Network latency average = 8.88076 (17 samples)
	minimum = 6 (17 samples)
	maximum = 125.235 (17 samples)
Flit latency average = 7.46319 (17 samples)
	minimum = 6 (17 samples)
	maximum = 121.647 (17 samples)
Fragmentation average = 0.0310423 (17 samples)
	minimum = 0 (17 samples)
	maximum = 75.5882 (17 samples)
Injected packet rate average = 0.0226795 (17 samples)
	minimum = 0.0179479 (17 samples)
	maximum = 0.026918 (17 samples)
Accepted packet rate average = 0.0226795 (17 samples)
	minimum = 0.0179479 (17 samples)
	maximum = 0.026918 (17 samples)
Injected flit rate average = 0.0625098 (17 samples)
	minimum = 0.0413482 (17 samples)
	maximum = 0.0829175 (17 samples)
Accepted flit rate average = 0.0625098 (17 samples)
	minimum = 0.057563 (17 samples)
	maximum = 0.0863259 (17 samples)
Injected packet size average = 2.75622 (17 samples)
Accepted packet size average = 2.75622 (17 samples)
Hops average = 1 (17 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 37 min, 48 sec (2268 sec)
gpgpu_simulation_rate = 216239 (inst/sec)
gpgpu_simulation_rate = 1978 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 25 bind to kernel 18 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 18 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 18 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 18 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 18 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 18 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 18 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 18 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 18 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 18 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 18 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 18 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 18 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 18: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 18 
gpu_sim_cycle = 39264
gpu_sim_insn = 28848876
gpu_ipc =     734.7411
gpu_tot_sim_cycle = 4748073
gpu_tot_sim_insn = 519279768
gpu_tot_ipc =     109.3664
gpu_tot_issued_cta = 1152
max_total_param_size = 0
gpu_stall_dramfull = 63666
gpu_stall_icnt2sh    = 12485
partiton_reqs_in_parallel = 863808
partiton_reqs_in_parallel_total    = 15558732
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       3.4588
partiton_reqs_in_parallel_util = 863808
partiton_reqs_in_parallel_util_total    = 15558732
gpu_sim_cycle_parition_util = 39264
gpu_tot_sim_cycle_parition_util    = 709166
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9427
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 791072
L2_BW  =     112.2615 GB/Sec
L2_BW_total  =      16.7202 GB/Sec
gpu_total_sim_rate=217544

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 10426104
	L1I_total_cache_misses = 3568
	L1I_total_cache_miss_rate = 0.0003
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 32256
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0506
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 30624
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 10422536
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3568
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 32256
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 10426104
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
86883, 83485, 83640, 86696, 86897, 83528, 83648, 86634, 24174, 23195, 23281, 16871, 
gpgpu_n_tot_thrd_icount = 599749632
gpgpu_n_tot_w_icount = 18742176
gpgpu_n_stall_shd_mem = 133105
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 564912
gpgpu_n_mem_write_global = 272160
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 13791744
gpgpu_n_store_insn = 8573040
gpgpu_n_shmem_insn = 56795184
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1032192
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 16997
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 114664
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:545826	W0_Idle:404262	W0_Scoreboard:22810911	W1:1088640	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:7347240	W32:10306296
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4519296 {8:564912,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 37013760 {136:272160,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 63764352 {40:136080,136:428832,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2177280 {8:272160,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 1746 
maxdqlatency = 0 
maxmflatency = 12576 
averagemflatency = 306 
max_icnt2mem_latency = 11626 
max_icnt2sh_latency = 4748072 
mrq_lat_table:376435 	58737 	40143 	88854 	108518 	83579 	47718 	23034 	8581 	3481 	68 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	512121 	310406 	2651 	2414 	2885 	3725 	2898 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	27 	705946 	31210 	615 	147 	87085 	213 	576 	1316 	2378 	2522 	3488 	2053 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	473528 	89920 	1492 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	7084 	11629 	29006 	58121 	123571 	42749 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1240 	188 	5 	11 	6 	7 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:     12320     12386     13222     13102     13189     13282     11480     11902     12744     13235     12216     12126     11552     11961     12361     12752 
dram[1]:     12329     12238     13207     13104     13222     13223     11320     11987     12744     13234     12145     12048     11736     12172     12299     12647 
dram[2]:     12322     12755     13210     12862     13152     13248     11411     12026     12744     13224     12143     12020     11647     11907     12390     12756 
dram[3]:     12384     12629     13224     12937     13154     13147     11292     11892     12745     13222     12142     12380     11597     11992     12302     12687 
dram[4]:     12353     12654     13141     12728     13168     13178     11373     11999     12746     13226     12230     12553     11601     11939     12434     12738 
dram[5]:     12343     12599     13205     13151     13193     13144     11261     11908     12745     13231     12225     12479     11524     12031     12315     12713 
dram[6]:     12483     12729     13083     12941     13213     13238     11161     11967     12744     13229     12219     12589     11713     11620     12364     12652 
dram[7]:     12414     12646     13281     13262     13202     13083     11294     11820     12749     13236     12315     12206     11629     11544     12371     12764 
dram[8]:     12474     12822     13058     13095     13202     13322     11317     11918     12748     13230     12154     12181     11642     11607     12297     12614 
dram[9]:     12338     12653     13078     13135     13177     13270     11422     11877     12744     13238     12040     11964     11563     11511     12413     12672 
dram[10]:     12447     12821     13095     13122     13289     13408     11110     12030     12744     13233     12239     12259     11716     12212     12337     12447 
average row accesses per activate:
dram[0]:  8.136218  7.956113  8.358209  8.248773  7.355487  7.435937  7.948905  7.948905  8.116364  7.763478  7.483165  7.347107  8.381849  8.408935  7.277143  7.513274 
dram[1]:  8.146068  8.068362  7.263623  7.622875  6.753121  6.688187  8.746988  8.409266  8.234318  8.099818  7.124800  6.946958  8.242424  8.039409  7.602985  7.349206 
dram[2]:  8.254777  8.228572  8.233723  8.261307  7.108029  6.857747  8.094795  7.832734  8.519084  8.043243  7.598976  7.434057  8.214766  8.065898  6.995804  6.918396 
dram[3]:  8.294400  8.062208  7.889600  7.644961  7.025974  6.857747  8.541177  8.281369  7.859155  7.604770  7.030111  7.097600  8.160000  7.833600  7.323573  6.750338 
dram[4]:  8.074766  8.281150  8.123558  7.864434  7.038291  6.730986  7.804196  7.914894  8.116364  7.709845  7.796134  7.688042  7.972313  7.807017  7.273256  6.873626 
dram[5]:  7.942097  7.917317  7.833073  7.736518  6.956332  6.788352  8.787401  8.519084  7.342105  7.604770  7.284072  7.238173  8.617958  8.144759  7.273256  6.988827 
dram[6]:  8.403974  7.954545  8.059390  8.164227  6.931686  6.832378  8.359550  8.145986  8.328359  8.072332  7.714783  7.531409  7.671474  7.733441  7.052414  7.023352 
dram[7]:  7.942097  7.585949  7.958796  7.933649  7.393798  6.972222  8.651163  8.519084  7.061093  6.767334  7.500000  7.487644  8.309028  8.381786  7.181180  6.909460 
dram[8]:  7.833333  7.831790  8.139384  8.139384  6.906569  7.019288  8.454545  8.205882  7.927798  7.746032  7.414356  7.463054  7.694534  7.782114  7.410145  7.475146 
dram[9]:  7.646018  7.646018  7.908661  7.883831  7.497623  7.438679  8.266666  8.175824  7.295681  7.049759  7.755973  7.587646  8.139456  7.910744  6.990223  7.009804 
dram[10]:  8.470589  8.281150  7.933649  7.933649  7.010370  6.958824  9.000000  8.718750  7.870968  7.611785  7.391736  7.178170  7.600932  7.660407  7.360294  7.425816 
average row locality = 839148/109239 = 7.681762
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      3403      3402      3384      3384      3238      3238      2970      2970      3024      3024      3023      3023      3311      3310      3411      3411 
dram[1]:      3401      3401      3330      3330      3294      3294      2970      2970      3023      3023      3031      3031      3312      3312      3411      3410 
dram[2]:      3456      3456      3330      3330      3294      3294      2969      2969      3024      3024      3031      3031      3312      3312      3364      3364 
dram[3]:      3456      3456      3329      3329      3294      3294      2970      2970      3024      3024      3023      3023      3312      3312      3364      3364 
dram[4]:      3456      3456      3329      3329      3249      3249      3024      3024      3024      3024      3023      3023      3311      3311      3366      3366 
dram[5]:      3401      3401      3374      3374      3249      3249      3024      3024      3024      3024      3023      3024      3311      3311      3366      3366 
dram[6]:      3402      3401      3374      3374      3239      3239      3024      3024      3024      3024      3023      3023      3257      3257      3421      3421 
dram[7]:      3401      3401      3375      3375      3239      3239      3024      3024      2988      2988      3078      3078      3256      3256      3421      3421 
dram[8]:      3402      3401      3375      3375      3219      3219      3024      3024      2988      2988      3078      3078      3256      3256      3421      3421 
dram[9]:      3456      3456      3375      3375      3219      3219      3024      3024      2988      2988      3078      3078      3256      3256      3367      3367 
dram[10]:      3456      3456      3375      3375      3220      3220      3024      3024      2988      2988      3041      3041      3311      3311      3367      3367 
total reads: 566988
bank skew: 3456/2969 = 1.16
chip skew: 51564/51525 = 1.00
number of total write accesses:
dram[0]:      1674      1674      1656      1656      1521      1521      1386      1386      1440      1440      1422      1422      1584      1584      1683      1683 
dram[1]:      1674      1674      1602      1602      1575      1575      1386      1386      1440      1440      1422      1422      1584      1584      1683      1683 
dram[2]:      1728      1728      1602      1602      1575      1575      1386      1386      1440      1440      1422      1422      1584      1584      1638      1638 
dram[3]:      1728      1728      1602      1602      1575      1575      1386      1386      1440      1440      1413      1413      1584      1584      1638      1638 
dram[4]:      1728      1728      1602      1602      1530      1530      1440      1440      1440      1440      1413      1413      1584      1584      1638      1638 
dram[5]:      1674      1674      1647      1647      1530      1530      1440      1440      1440      1440      1413      1413      1584      1584      1638      1638 
dram[6]:      1674      1674      1647      1647      1530      1530      1440      1440      1440      1440      1413      1413      1530      1530      1692      1692 
dram[7]:      1674      1674      1647      1647      1530      1530      1440      1440      1404      1404      1467      1467      1530      1530      1692      1692 
dram[8]:      1674      1674      1647      1647      1512      1512      1440      1440      1404      1404      1467      1467      1530      1530      1692      1692 
dram[9]:      1728      1728      1647      1647      1512      1512      1440      1440      1404      1404      1467      1467      1530      1530      1638      1638 
dram[10]:      1728      1728      1647      1647      1512      1512      1440      1440      1404      1404      1431      1431      1584      1584      1638      1638 
total reads: 272160
bank skew: 1728/1386 = 1.25
chip skew: 24768/24732 = 1.00
average mf latency per bank:
dram[0]:        315       278       320       278       332       283       312       279       317       276       358       296       352       297       320       286
dram[1]:        310       276       322       278       334       283       311       281       319       275       358       296       350       295       319       285
dram[2]:        314       279       320       279       331       282       312       280       317       275       355       296       351       296       319       283
dram[3]:        312       278       323       279       333       283       310       281       320       276       359       298       351       296       316       284
dram[4]:        312       277       322       280       331       281       312       280       319       275       358       299       351       296       318       282
dram[5]:        311       277       322       280       333       284       311       280       319       276       360       298       351       294       316       283
dram[6]:        309       276       323       280       332       282       311       280       318       275       358       299       351       297       319       284
dram[7]:        311       277       320       278       331       284       311       279       316       271       359       297       349       299       317       283
dram[8]:        308       275       326       282       334       283       313       279       315       273       357       297       352       298       318       284
dram[9]:        312       278       324       279       332       284       311       278       316       271       357       296       351       298       318       283
dram[10]:        312       276       325       282       333       281       312       279       317       273       363       297       350       297       318       286
maximum mf latency per bank:
dram[0]:      11357     11071     10898     10728     10527     10192      9611      9523      9784      9442     12391     11982     12459     12069     11706     11388
dram[1]:      11359     10741     11096     10859     10363     10101      9818      9490      9978      9657     12370     11880     12502     12026     11745     11446
dram[2]:      11270     10946     10744     10533     10665     10301      9641      9456      9700      9469     12409     11999     12474     12074     11639     11346
dram[3]:      11916     11351     11179     10947     10236     10123      9840      9429     10061      9724     12354     11883     12387     11909     11657     11360
dram[4]:      11328     11216     10802     10317     10672     10184      9732      9435      9823      9386     12365     11953     12576     12107     11547     11249
dram[5]:      11698     11378     11251     10994     10191      9851      9623      9396     10030      9635     12372     11971     12540     11949     11533     11359
dram[6]:      10939     10646     11186     10838     10538     10078      9580      9364      9717      9295     12457     12047     12327     11837     11636     11229
dram[7]:      11689     11219     11209     11003      9999      9710      9640      9384      9584      9456     12446     12028     12091     11620     11708     11310
dram[8]:      11074     10497     10984     10759     10702     10241      9661      9329      9400      8914     12496     12103     12215     11831     11540     11213
dram[9]:      11178     10787     10937     10568     10599     10236      9752      9396      9764      9346     12429     11956     12090     11605     11662     11458
dram[10]:      11196     10921     11179     10845     10574     10242      9946      9626      9395      8925     12435     11953     12503     11873     11812     11321
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1391451 n_nop=1066979 n_act=9728 n_pre=9712 n_req=76258 n_rd=206104 n_write=98928 bw_util=0.4384
n_activity=1038740 dram_eff=0.5873
bk0: 13612a 1259682i bk1: 13608a 1264802i bk2: 13536a 1261025i bk3: 13536a 1265699i bk4: 12952a 1269507i bk5: 12952a 1273652i bk6: 11880a 1278086i bk7: 11880a 1283011i bk8: 12096a 1278000i bk9: 12096a 1278467i bk10: 12092a 1277184i bk11: 12092a 1280123i bk12: 13244a 1263125i bk13: 13240a 1266950i bk14: 13644a 1256058i bk15: 13644a 1259562i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.58146
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1391451 n_nop=1066431 n_act=9968 n_pre=9952 n_req=76275 n_rd=206172 n_write=98928 bw_util=0.4385
n_activity=1041349 dram_eff=0.586
bk0: 13604a 1259434i bk1: 13604a 1265252i bk2: 13320a 1260444i bk3: 13320a 1266563i bk4: 13176a 1265239i bk5: 13176a 1269340i bk6: 11880a 1277093i bk7: 11880a 1280575i bk8: 12092a 1276855i bk9: 12092a 1280815i bk10: 12124a 1276728i bk11: 12124a 1280233i bk12: 13248a 1262673i bk13: 13248a 1266917i bk14: 13644a 1254685i bk15: 13640a 1258948i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.56537
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1391451 n_nop=1066531 n_act=9848 n_pre=9832 n_req=76310 n_rd=206240 n_write=99000 bw_util=0.4387
n_activity=1038791 dram_eff=0.5877
bk0: 13824a 1255449i bk1: 13824a 1261754i bk2: 13320a 1262257i bk3: 13320a 1268033i bk4: 13176a 1267117i bk5: 13176a 1269218i bk6: 11876a 1278199i bk7: 11876a 1281925i bk8: 12096a 1277359i bk9: 12096a 1279428i bk10: 12124a 1276700i bk11: 12124a 1281972i bk12: 13248a 1262513i bk13: 13248a 1267830i bk14: 13456a 1257761i bk15: 13456a 1258955i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.56246
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1391451 n_nop=1066289 n_act=10037 n_pre=10021 n_req=76276 n_rd=206176 n_write=98928 bw_util=0.4385
n_activity=1037611 dram_eff=0.5881
bk0: 13824a 1255454i bk1: 13824a 1260774i bk2: 13316a 1261720i bk3: 13316a 1266060i bk4: 13176a 1266454i bk5: 13176a 1268485i bk6: 11880a 1276645i bk7: 11880a 1279863i bk8: 12096a 1275690i bk9: 12096a 1278925i bk10: 12092a 1277649i bk11: 12092a 1280887i bk12: 13248a 1262020i bk13: 13248a 1263279i bk14: 13456a 1257545i bk15: 13456a 1260166i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.57152
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents
MSHR: tag=0xc01ee880, atomic=0 1 entries : 0x7fe0c9c2b930 :  mf: uid=11569036, sid27:w08, part=4, addr=0xc01ee880, load , size=128, unknown  status = IN_PARTITION_DRAM (4748072), 

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1391451 n_nop=1066295 n_act=9959 n_pre=9943 n_req=76314 n_rd=206254 n_write=99000 bw_util=0.4388
n_activity=1041102 dram_eff=0.5864
bk0: 13824a 1255941i bk1: 13824a 1262730i bk2: 13316a 1261637i bk3: 13316a 1267053i bk4: 12996a 1267660i bk5: 12994a 1271119i bk6: 12096a 1273238i bk7: 12096a 1277447i bk8: 12096a 1276473i bk9: 12096a 1278075i bk10: 12092a 1278282i bk11: 12092a 1281974i bk12: 13244a 1262702i bk13: 13244a 1266902i bk14: 13464a 1258439i bk15: 13464a 1262474i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.56628
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1391451 n_nop=1066393 n_act=9983 n_pre=9967 n_req=76277 n_rd=206180 n_write=98928 bw_util=0.4385
n_activity=1037109 dram_eff=0.5884
bk0: 13604a 1257905i bk1: 13604a 1263353i bk2: 13496a 1261976i bk3: 13496a 1262450i bk4: 12996a 1267623i bk5: 12996a 1269772i bk6: 12096a 1275132i bk7: 12096a 1278602i bk8: 12096a 1274735i bk9: 12096a 1276583i bk10: 12092a 1277821i bk11: 12096a 1280800i bk12: 13244a 1262650i bk13: 13244a 1267315i bk14: 13464a 1259333i bk15: 13464a 1263012i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.58494
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1391451 n_nop=1066637 n_act=9897 n_pre=9881 n_req=76259 n_rd=206108 n_write=98928 bw_util=0.4384
n_activity=1036930 dram_eff=0.5883
bk0: 13608a 1258610i bk1: 13604a 1264499i bk2: 13496a 1258833i bk3: 13496a 1264804i bk4: 12956a 1268871i bk5: 12956a 1271739i bk6: 12096a 1274728i bk7: 12096a 1278353i bk8: 12096a 1274827i bk9: 12096a 1277849i bk10: 12092a 1276604i bk11: 12092a 1279798i bk12: 13028a 1264490i bk13: 13028a 1269901i bk14: 13684a 1254011i bk15: 13684a 1256175i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.57624
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1391451 n_nop=1066091 n_act=10024 n_pre=10008 n_req=76332 n_rd=206256 n_write=99072 bw_util=0.4389
n_activity=1038199 dram_eff=0.5882
bk0: 13604a 1257417i bk1: 13604a 1264249i bk2: 13500a 1260050i bk3: 13500a 1266940i bk4: 12956a 1269212i bk5: 12956a 1270596i bk6: 12096a 1275610i bk7: 12096a 1279188i bk8: 11952a 1275438i bk9: 11952a 1278870i bk10: 12312a 1273181i bk11: 12312a 1277461i bk12: 13024a 1266329i bk13: 13024a 1268088i bk14: 13684a 1255480i bk15: 13684a 1257329i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.56042
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents
MSHR: tag=0xc01eec80, atomic=0 1 entries : 0x7fe0ed33d470 :  mf: uid=11569034, sid27:w10, part=8, addr=0xc01eec80, load , size=128, unknown  status = IN_PARTITION_DRAM (4748067), 

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1391451 n_nop=1066609 n_act=9915 n_pre=9899 n_req=76257 n_rd=206100 n_write=98928 bw_util=0.4384
n_activity=1037979 dram_eff=0.5877
bk0: 13608a 1259236i bk1: 13604a 1265715i bk2: 13500a 1261715i bk3: 13500a 1265456i bk4: 12876a 1271413i bk5: 12876a 1273481i bk6: 12096a 1274968i bk7: 12096a 1277241i bk8: 11952a 1276515i bk9: 11952a 1280263i bk10: 12312a 1273947i bk11: 12312a 1277945i bk12: 13024a 1262877i bk13: 13024a 1268179i bk14: 13684a 1255236i bk15: 13684a 1258393i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.5716
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1391451 n_nop=1066407 n_act=10014 n_pre=9998 n_req=76258 n_rd=206104 n_write=98928 bw_util=0.4384
n_activity=1038332 dram_eff=0.5875
bk0: 13824a 1254741i bk1: 13824a 1259821i bk2: 13500a 1261469i bk3: 13500a 1265061i bk4: 12876a 1271712i bk5: 12876a 1274274i bk6: 12096a 1274298i bk7: 12096a 1278470i bk8: 11952a 1277233i bk9: 11952a 1279849i bk10: 12312a 1273744i bk11: 12312a 1280084i bk12: 13024a 1265694i bk13: 13024a 1268252i bk14: 13468a 1257684i bk15: 13468a 1262023i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.54076
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents
MSHR: tag=0xc01eee80, atomic=0 1 entries : 0x7fe0c9bec630 :  mf: uid=11569035, sid27:w11, part=10, addr=0xc01eee80, load , size=128, unknown  status = IN_PARTITION_DRAM (4748071), 

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1391451 n_nop=1066405 n_act=9867 n_pre=9851 n_req=76332 n_rd=206256 n_write=99072 bw_util=0.4389
n_activity=1040494 dram_eff=0.5869
bk0: 13824a 1256795i bk1: 13824a 1262142i bk2: 13500a 1260174i bk3: 13500a 1263440i bk4: 12880a 1270582i bk5: 12880a 1273903i bk6: 12096a 1274594i bk7: 12096a 1277412i bk8: 11952a 1276220i bk9: 11952a 1281821i bk10: 12164a 1275802i bk11: 12164a 1280896i bk12: 13244a 1262049i bk13: 13244a 1265380i bk14: 13468a 1259679i bk15: 13468a 1260713i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.56226

========= L2 cache stats =========
L2_cache_bank[0]: Access = 38090, Miss = 25764, Miss_rate = 0.676, Pending_hits = 275, Reservation_fails = 0
L2_cache_bank[1]: Access = 38044, Miss = 25762, Miss_rate = 0.677, Pending_hits = 1423, Reservation_fails = 1
L2_cache_bank[2]: Access = 38062, Miss = 25772, Miss_rate = 0.677, Pending_hits = 217, Reservation_fails = 4
L2_cache_bank[3]: Access = 38052, Miss = 25771, Miss_rate = 0.677, Pending_hits = 1410, Reservation_fails = 0
L2_cache_bank[4]: Access = 38070, Miss = 25780, Miss_rate = 0.677, Pending_hits = 230, Reservation_fails = 0
L2_cache_bank[5]: Access = 38061, Miss = 25780, Miss_rate = 0.677, Pending_hits = 1402, Reservation_fails = 4
L2_cache_bank[6]: Access = 38025, Miss = 25772, Miss_rate = 0.678, Pending_hits = 227, Reservation_fails = 0
L2_cache_bank[7]: Access = 38025, Miss = 25772, Miss_rate = 0.678, Pending_hits = 1412, Reservation_fails = 0
L2_cache_bank[8]: Access = 38089, Miss = 25782, Miss_rate = 0.677, Pending_hits = 253, Reservation_fails = 1
L2_cache_bank[9]: Access = 38098, Miss = 25782, Miss_rate = 0.677, Pending_hits = 1436, Reservation_fails = 0
L2_cache_bank[10]: Access = 38080, Miss = 25772, Miss_rate = 0.677, Pending_hits = 249, Reservation_fails = 0
L2_cache_bank[11]: Access = 38062, Miss = 25773, Miss_rate = 0.677, Pending_hits = 1430, Reservation_fails = 0
L2_cache_bank[12]: Access = 38044, Miss = 25764, Miss_rate = 0.677, Pending_hits = 249, Reservation_fails = 2
L2_cache_bank[13]: Access = 38062, Miss = 25763, Miss_rate = 0.677, Pending_hits = 1429, Reservation_fails = 0
L2_cache_bank[14]: Access = 38116, Miss = 25782, Miss_rate = 0.676, Pending_hits = 243, Reservation_fails = 0
L2_cache_bank[15]: Access = 38116, Miss = 25782, Miss_rate = 0.676, Pending_hits = 1443, Reservation_fails = 0
L2_cache_bank[16]: Access = 38071, Miss = 25763, Miss_rate = 0.677, Pending_hits = 251, Reservation_fails = 0
L2_cache_bank[17]: Access = 38053, Miss = 25762, Miss_rate = 0.677, Pending_hits = 1417, Reservation_fails = 0
L2_cache_bank[18]: Access = 38053, Miss = 25763, Miss_rate = 0.677, Pending_hits = 234, Reservation_fails = 0
L2_cache_bank[19]: Access = 38071, Miss = 25763, Miss_rate = 0.677, Pending_hits = 1400, Reservation_fails = 0
L2_cache_bank[20]: Access = 38116, Miss = 25782, Miss_rate = 0.676, Pending_hits = 228, Reservation_fails = 2
L2_cache_bank[21]: Access = 38116, Miss = 25782, Miss_rate = 0.676, Pending_hits = 1406, Reservation_fails = 0
L2_total_cache_accesses = 837576
L2_total_cache_misses = 566988
L2_total_cache_miss_rate = 0.6769
L2_total_cache_pending_hits = 18264
L2_total_cache_reservation_fails = 14
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 252231
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 17871
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 294810
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 272160
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 14
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 93
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 366
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 564912
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 272160
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.039
L2_cache_fill_port_util = 0.138

icnt_total_pkts_mem_to_simt=2690944
icnt_total_pkts_simt_to_mem=1926216
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.54081
	minimum = 6
	maximum = 38
Network latency average = 8.41415
	minimum = 6
	maximum = 37
Slowest packet = 1583191
Flit latency average = 6.88654
	minimum = 6
	maximum = 33
Slowest flit = 4363831
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0236885
	minimum = 0.0187454 (at node 5)
	maximum = 0.0281181 (at node 0)
Accepted packet rate average = 0.0236885
	minimum = 0.0187454 (at node 5)
	maximum = 0.0281181 (at node 0)
Injected flit rate average = 0.0652889
	minimum = 0.0431959 (at node 5)
	maximum = 0.0865446 (at node 42)
Accepted flit rate average= 0.0652889
	minimum = 0.0601075 (at node 5)
	maximum = 0.0901612 (at node 0)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 9.23823 (18 samples)
	minimum = 6 (18 samples)
	maximum = 146.389 (18 samples)
Network latency average = 8.85484 (18 samples)
	minimum = 6 (18 samples)
	maximum = 120.333 (18 samples)
Flit latency average = 7.43115 (18 samples)
	minimum = 6 (18 samples)
	maximum = 116.722 (18 samples)
Fragmentation average = 0.0293177 (18 samples)
	minimum = 0 (18 samples)
	maximum = 71.3889 (18 samples)
Injected packet rate average = 0.0227356 (18 samples)
	minimum = 0.0179922 (18 samples)
	maximum = 0.0269846 (18 samples)
Accepted packet rate average = 0.0227356 (18 samples)
	minimum = 0.0179922 (18 samples)
	maximum = 0.0269846 (18 samples)
Injected flit rate average = 0.0626642 (18 samples)
	minimum = 0.0414508 (18 samples)
	maximum = 0.083119 (18 samples)
Accepted flit rate average = 0.0626642 (18 samples)
	minimum = 0.0577044 (18 samples)
	maximum = 0.086539 (18 samples)
Injected packet size average = 2.75622 (18 samples)
Accepted packet size average = 2.75622 (18 samples)
Hops average = 1 (18 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 39 min, 47 sec (2387 sec)
gpgpu_simulation_rate = 217544 (inst/sec)
gpgpu_simulation_rate = 1989 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 5 bind to kernel 19 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 19 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 19 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 19 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 19 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 19 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 19 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 19 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 19 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 19 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 19 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 19 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 19 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 19 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 19 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 19 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 19 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 19 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 19 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 19 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 19 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 19 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 19 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 19 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 19 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 19 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 19 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 19 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 19: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 19 
gpu_sim_cycle = 38875
gpu_sim_insn = 28848876
gpu_ipc =     742.0933
gpu_tot_sim_cycle = 5009098
gpu_tot_sim_insn = 548128644
gpu_tot_ipc =     109.4266
gpu_tot_issued_cta = 1216
max_total_param_size = 0
gpu_stall_dramfull = 63666
gpu_stall_icnt2sh    = 12890
partiton_reqs_in_parallel = 855250
partiton_reqs_in_parallel_total    = 16422540
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       3.4493
partiton_reqs_in_parallel_util = 855250
partiton_reqs_in_parallel_util_total    = 16422540
gpu_sim_cycle_parition_util = 38875
gpu_tot_sim_cycle_parition_util    = 748430
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9455
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 837576
L2_BW  =     113.3848 GB/Sec
L2_BW_total  =      16.7289 GB/Sec
gpu_total_sim_rate=218726

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 11005332
	L1I_total_cache_misses = 3568
	L1I_total_cache_miss_rate = 0.0003
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 34048
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0479
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 32416
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 11001764
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3568
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 34048
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 11005332
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
91710, 88124, 88287, 91506, 91724, 88169, 88295, 91441, 24174, 23195, 23281, 16871, 
gpgpu_n_tot_thrd_icount = 633069056
gpgpu_n_tot_w_icount = 19783408
gpgpu_n_stall_shd_mem = 133139
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 596296
gpgpu_n_mem_write_global = 287280
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 14557952
gpgpu_n_store_insn = 9049320
gpgpu_n_shmem_insn = 59950472
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1089536
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 17031
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 114664
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:575989	W0_Idle:419275	W0_Scoreboard:23935273	W1:1149120	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:7755420	W32:10878868
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4770368 {8:596296,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 39070080 {136:287280,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 67306816 {40:143640,136:452656,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2298240 {8:287280,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 1746 
maxdqlatency = 0 
maxmflatency = 12576 
averagemflatency = 302 
max_icnt2mem_latency = 11626 
max_icnt2sh_latency = 5009097 
mrq_lat_table:397942 	62669 	42682 	93322 	114023 	88142 	50609 	24167 	8667 	3481 	68 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	544972 	324030 	2680 	2414 	2885 	3725 	2898 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	29 	750267 	33374 	632 	147 	87085 	213 	576 	1316 	2378 	2522 	3488 	2053 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	499802 	94945 	1577 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	7084 	11629 	29006 	58121 	123571 	57869 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1315 	190 	5 	11 	6 	7 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:     12320     12386     13222     13102     13189     13282     11480     11902     12744     13235     12216     12126     11552     11961     12361     12752 
dram[1]:     12329     12238     13207     13104     13222     13223     11320     11987     12744     13234     12145     12048     11736     12172     12299     12647 
dram[2]:     12322     12755     13210     12862     13152     13248     11411     12026     12744     13224     12143     12020     11647     11907     12390     12756 
dram[3]:     12384     12629     13224     12937     13154     13147     11292     11892     12745     13222     12142     12380     11597     11992     12302     12687 
dram[4]:     12353     12654     13141     12728     13168     13178     11373     11999     12746     13226     12230     12553     11601     11939     12434     12738 
dram[5]:     12343     12599     13205     13151     13193     13144     11261     11908     12745     13231     12225     12479     11524     12031     12315     12713 
dram[6]:     12483     12729     13083     12941     13213     13238     11161     11967     12744     13229     12219     12589     11713     11620     12364     12652 
dram[7]:     12414     12646     13281     13262     13202     13083     11294     11820     12749     13236     12315     12206     11629     11544     12371     12764 
dram[8]:     12474     12822     13058     13095     13202     13322     11317     11918     12748     13230     12154     12181     11642     11607     12297     12614 
dram[9]:     12338     12653     13078     13135     13177     13270     11422     11877     12744     13238     12040     11964     11563     11511     12413     12672 
dram[10]:     12447     12821     13095     13122     13289     13408     11110     12030     12744     13233     12239     12259     11716     12212     12337     12447 
average row accesses per activate:
dram[0]:  8.426101  8.243077  8.609401  8.499200  7.612462  7.694316  8.239714  8.239714  8.395722  8.037542  7.734324  7.596435  8.696309  8.723906  7.516760  7.777457 
dram[1]:  8.436220  8.357254  7.500721  7.863842  7.001366  6.935047  9.013699  8.674200  8.515370  8.379004  7.372056  7.191424  8.526316  8.321028  7.845481  7.611032 
dram[2]:  8.550000  8.523364  8.452032  8.507365  7.363506  7.108183  8.387979  8.121693  8.803739  8.321555  7.852843  7.685761  8.526316  8.374798  7.228454  7.169607 
dram[3]:  8.590267  8.354198  8.133020  7.886191  7.279830  7.108183  8.806884  8.545455  8.078902  7.823920  7.276827  7.345369  8.442997  8.112676  7.537803  6.980185 
dram[4]:  8.366973  8.576802  8.368760  8.107644  7.291304  6.977808  8.096055  8.208695  8.365897  7.956081  8.053356  7.943973  8.279552  8.111111  7.529914  7.104839 
dram[5]:  8.228879  8.203675  8.077863  7.980392  7.207736  7.036364  9.094413  8.822430  7.560193  7.823920  7.534622  7.488000  8.905499  8.427642  7.508523  7.221312 
dram[6]:  8.698052  8.241538  8.306123  8.411765  7.183119  7.081805  8.660550  8.443649  8.579235  8.321555  7.971039  7.785358  7.945141  8.007899  7.308525  7.259408 
dram[7]:  8.228879  7.866373  8.204651  8.179289  7.653964  7.224461  8.956357  8.822430  7.274725  6.978916  7.757282  7.744750  8.589830  8.663248  7.398630  7.144180 
dram[8]:  8.118182  8.116667  8.386688  8.386688  7.156609  7.271533  8.756957  8.504504  8.172839  7.989655  7.670400  7.719807  7.968554  8.057234  7.671875  7.715714 
dram[9]:  7.930435  7.930435  8.154083  8.129032  7.758567  7.698609  8.566243  8.473968  7.508914  7.261755  8.016723  7.846154  8.418605  8.187399  7.202997  7.262362 
dram[10]:  8.769231  8.576802  8.179289  8.179289  7.262391  7.209841  9.309665  9.024857  8.113835  7.852542  7.645057  7.428347  7.876900  7.937213  7.596264  7.684593 
average row locality = 885772/111497 = 7.944357
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      3592      3591      3568      3568      3411      3411      3143      3143      3190      3190      3185      3185      3503      3502      3603      3603 
dram[1]:      3590      3590      3511      3511      3470      3470      3143      3143      3189      3189      3194      3194      3504      3504      3603      3602 
dram[2]:      3648      3648      3511      3511      3470      3470      3142      3142      3190      3190      3194      3194      3504      3504      3553      3553 
dram[3]:      3648      3648      3510      3510      3470      3470      3143      3143      3190      3190      3186      3186      3504      3504      3553      3553 
dram[4]:      3648      3648      3510      3510      3423      3423      3200      3200      3190      3190      3186      3186      3503      3503      3555      3555 
dram[5]:      3590      3590      3557      3557      3423      3423      3200      3200      3190      3190      3186      3187      3503      3503      3555      3555 
dram[6]:      3591      3590      3557      3557      3413      3413      3200      3200      3190      3190      3186      3186      3446      3446      3613      3613 
dram[7]:      3590      3590      3558      3558      3413      3413      3200      3200      3152      3152      3244      3244      3445      3445      3613      3613 
dram[8]:      3591      3590      3558      3558      3392      3392      3200      3200      3152      3152      3244      3244      3445      3445      3613      3613 
dram[9]:      3648      3648      3558      3558      3392      3392      3200      3200      3151      3151      3244      3244      3445      3445      3556      3556 
dram[10]:      3648      3648      3558      3558      3393      3393      3200      3200      3151      3151      3205      3205      3503      3503      3556      3556 
total reads: 598492
bank skew: 3648/3142 = 1.16
chip skew: 54430/54388 = 1.00
number of total write accesses:
dram[0]:      1767      1767      1744      1744      1598      1598      1463      1463      1520      1520      1502      1502      1680      1680      1779      1779 
dram[1]:      1767      1767      1687      1687      1655      1655      1463      1463      1520      1520      1502      1502      1680      1680      1779      1779 
dram[2]:      1824      1824      1687      1687      1655      1655      1463      1463      1520      1520      1502      1502      1680      1680      1731      1731 
dram[3]:      1824      1824      1687      1687      1655      1655      1463      1463      1520      1520      1493      1493      1680      1680      1731      1731 
dram[4]:      1824      1824      1687      1687      1608      1608      1520      1520      1520      1520      1493      1493      1680      1680      1731      1731 
dram[5]:      1767      1767      1734      1734      1608      1608      1520      1520      1520      1520      1493      1493      1680      1680      1731      1731 
dram[6]:      1767      1767      1734      1734      1608      1608      1520      1520      1520      1520      1493      1493      1623      1623      1788      1788 
dram[7]:      1767      1767      1734      1734      1608      1608      1520      1520      1482      1482      1550      1550      1623      1623      1788      1788 
dram[8]:      1767      1767      1734      1734      1589      1589      1520      1520      1482      1482      1550      1550      1623      1623      1788      1788 
dram[9]:      1824      1824      1734      1734      1589      1589      1520      1520      1482      1482      1550      1550      1623      1623      1731      1731 
dram[10]:      1824      1824      1734      1734      1589      1589      1520      1520      1482      1482      1512      1512      1680      1680      1731      1731 
total reads: 287280
bank skew: 1824/1463 = 1.25
chip skew: 26144/26106 = 1.00
average mf latency per bank:
dram[0]:        310       275       316       276       327       281       308       276       312       272       350       292       344       293       315       282
dram[1]:        306       273       317       276       328       280       306       277       314       272       350       292       343       290       314       281
dram[2]:        309       276       316       276       326       279       307       277       312       272       348       291       344       291       314       279
dram[3]:        308       275       318       276       328       280       305       277       314       273       351       294       344       291       311       280
dram[4]:        308       274       317       277       326       278       307       277       314       272       351       295       344       292       313       278
dram[5]:        306       274       317       277       328       281       306       277       314       273       352       293       344       290       311       279
dram[6]:        305       273       318       277       326       279       306       277       313       272       351       295       343       293       314       280
dram[7]:        307       274       315       275       326       281       306       276       311       268       351       293       341       294       312       280
dram[8]:        303       272       321       279       329       280       308       275       310       270       349       292       344       294       313       280
dram[9]:        308       275       319       276       327       281       306       275       311       268       350       292       344       293       313       279
dram[10]:        307       273       320       279       328       279       307       276       312       270       355       293       342       292       313       283
maximum mf latency per bank:
dram[0]:      11357     11071     10898     10728     10527     10192      9611      9523      9784      9442     12391     11982     12459     12069     11706     11388
dram[1]:      11359     10741     11096     10859     10363     10101      9818      9490      9978      9657     12370     11880     12502     12026     11745     11446
dram[2]:      11270     10946     10744     10533     10665     10301      9641      9456      9700      9469     12409     11999     12474     12074     11639     11346
dram[3]:      11916     11351     11179     10947     10236     10123      9840      9429     10061      9724     12354     11883     12387     11909     11657     11360
dram[4]:      11328     11216     10802     10317     10672     10184      9732      9435      9823      9386     12365     11953     12576     12107     11547     11249
dram[5]:      11698     11378     11251     10994     10191      9851      9623      9396     10030      9635     12372     11971     12540     11949     11533     11359
dram[6]:      10939     10646     11186     10838     10538     10078      9580      9364      9717      9295     12457     12047     12327     11837     11636     11229
dram[7]:      11689     11219     11209     11003      9999      9710      9640      9384      9584      9456     12446     12028     12091     11620     11708     11310
dram[8]:      11074     10497     10984     10759     10702     10241      9661      9329      9400      8914     12496     12103     12215     11831     11540     11213
dram[9]:      11178     10787     10937     10568     10599     10236      9752      9396      9764      9346     12429     11956     12090     11605     11662     11458
dram[10]:      11196     10921     11179     10845     10574     10242      9946      9626      9395      8925     12435     11953     12503     11873     11812     11321
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1463635 n_nop=1121827 n_act=9924 n_pre=9908 n_req=80494 n_rd=217552 n_write=104424 bw_util=0.44
n_activity=1094131 dram_eff=0.5886
bk0: 14368a 1325397i bk1: 14364a 1330926i bk2: 14272a 1326497i bk3: 14272a 1331591i bk4: 13644a 1336073i bk5: 13644a 1339799i bk6: 12572a 1344263i bk7: 12572a 1349315i bk8: 12760a 1344240i bk9: 12760a 1345219i bk10: 12740a 1343682i bk11: 12740a 1346928i bk12: 14012a 1328737i bk13: 14008a 1332484i bk14: 14412a 1321077i bk15: 14412a 1325074i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.55971
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents
MSHR: tag=0xc03ee880, atomic=0 1 entries : 0x7fe0ca40c010 :  mf: uid=12211680, sid07:w08, part=1, addr=0xc03ee880, load , size=128, unknown  status = IN_PARTITION_DRAM (5009097), 

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1463635 n_nop=1121257 n_act=10172 n_pre=10156 n_req=80513 n_rd=217626 n_write=104424 bw_util=0.4401
n_activity=1096898 dram_eff=0.5872
bk0: 14360a 1324903i bk1: 14360a 1331073i bk2: 14044a 1326446i bk3: 14042a 1332745i bk4: 13880a 1331614i bk5: 13880a 1335824i bk6: 12572a 1343507i bk7: 12572a 1347060i bk8: 12756a 1343007i bk9: 12756a 1347472i bk10: 12776a 1343457i bk11: 12776a 1347217i bk12: 14016a 1327975i bk13: 14016a 1332571i bk14: 14412a 1319703i bk15: 14408a 1324342i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.54146
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1463635 n_nop=1121367 n_act=10046 n_pre=10030 n_req=80548 n_rd=217696 n_write=104496 bw_util=0.4403
n_activity=1094372 dram_eff=0.5888
bk0: 14592a 1321053i bk1: 14592a 1327661i bk2: 14044a 1328299i bk3: 14044a 1333928i bk4: 13880a 1333681i bk5: 13880a 1335643i bk6: 12568a 1344682i bk7: 12568a 1348660i bk8: 12760a 1343545i bk9: 12760a 1346175i bk10: 12776a 1343230i bk11: 12776a 1348486i bk12: 14016a 1328034i bk13: 14016a 1333618i bk14: 14212a 1322875i bk15: 14212a 1324519i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.53676
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1463635 n_nop=1121089 n_act=10253 n_pre=10237 n_req=80514 n_rd=217632 n_write=104424 bw_util=0.4401
n_activity=1093380 dram_eff=0.5891
bk0: 14592a 1320857i bk1: 14592a 1326628i bk2: 14040a 1327514i bk3: 14040a 1332561i bk4: 13880a 1332761i bk5: 13880a 1335048i bk6: 12572a 1342880i bk7: 12572a 1346166i bk8: 12760a 1341906i bk9: 12760a 1345209i bk10: 12744a 1344223i bk11: 12744a 1348001i bk12: 14016a 1327566i bk13: 14016a 1328726i bk14: 14212a 1322609i bk15: 14212a 1325847i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.5458
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents
MSHR: tag=0xc03ef680, atomic=0 1 entries : 0x7fe0ca52a510 :  mf: uid=12211678, sid09:w11, part=4, addr=0xc03ef680, load , size=128, unknown  status = IN_PARTITION_MC_RETURNQ (5009097), 

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1463635 n_nop=1121109 n_act=10159 n_pre=10143 n_req=80556 n_rd=217720 n_write=104504 bw_util=0.4403
n_activity=1096772 dram_eff=0.5876
bk0: 14592a 1321351i bk1: 14592a 1328478i bk2: 14040a 1327636i bk3: 14040a 1332966i bk4: 13692a 1334187i bk5: 13692a 1337858i bk6: 12800a 1339714i bk7: 12800a 1343663i bk8: 12760a 1342504i bk9: 12760a 1344536i bk10: 12744a 1344870i bk11: 12744a 1348610i bk12: 14012a 1327820i bk13: 14012a 1332534i bk14: 14220a 1324112i bk15: 14220a 1328286i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.53524
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1463635 n_nop=1121205 n_act=10193 n_pre=10177 n_req=80515 n_rd=217636 n_write=104424 bw_util=0.4401
n_activity=1092828 dram_eff=0.5894
bk0: 14360a 1323395i bk1: 14360a 1329534i bk2: 14228a 1328232i bk3: 14228a 1328602i bk4: 13692a 1333990i bk5: 13692a 1336888i bk6: 12800a 1341400i bk7: 12800a 1345233i bk8: 12760a 1341072i bk9: 12760a 1343081i bk10: 12744a 1344232i bk11: 12748a 1347626i bk12: 14012a 1328160i bk13: 14012a 1332765i bk14: 14220a 1324360i bk15: 14220a 1328688i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.55906
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1463635 n_nop=1121461 n_act=10101 n_pre=10085 n_req=80497 n_rd=217564 n_write=104424 bw_util=0.44
n_activity=1092930 dram_eff=0.5892
bk0: 14364a 1324008i bk1: 14360a 1330209i bk2: 14228a 1324775i bk3: 14228a 1330588i bk4: 13652a 1335657i bk5: 13652a 1338386i bk6: 12800a 1341100i bk7: 12800a 1345407i bk8: 12760a 1341304i bk9: 12760a 1344451i bk10: 12744a 1343109i bk11: 12744a 1346745i bk12: 13784a 1330061i bk13: 13784a 1335690i bk14: 14452a 1319354i bk15: 14452a 1321338i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.54623
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1463635 n_nop=1120883 n_act=10236 n_pre=10220 n_req=80574 n_rd=217720 n_write=104576 bw_util=0.4404
n_activity=1093831 dram_eff=0.5893
bk0: 14360a 1323322i bk1: 14360a 1330401i bk2: 14232a 1325947i bk3: 14232a 1333074i bk4: 13652a 1335740i bk5: 13652a 1337134i bk6: 12800a 1341929i bk7: 12800a 1345697i bk8: 12608a 1341957i bk9: 12608a 1345664i bk10: 12976a 1339824i bk11: 12976a 1343902i bk12: 13780a 1332070i bk13: 13780a 1333820i bk14: 14452a 1320864i bk15: 14452a 1322609i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.53243
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1463635 n_nop=1121433 n_act=10119 n_pre=10103 n_req=80495 n_rd=217556 n_write=104424 bw_util=0.44
n_activity=1093757 dram_eff=0.5888
bk0: 14364a 1324775i bk1: 14360a 1331717i bk2: 14232a 1327773i bk3: 14232a 1331304i bk4: 13568a 1338051i bk5: 13568a 1339776i bk6: 12800a 1341180i bk7: 12800a 1343663i bk8: 12608a 1342489i bk9: 12608a 1346672i bk10: 12976a 1340665i bk11: 12976a 1344595i bk12: 13780a 1328344i bk13: 13780a 1334280i bk14: 14452a 1320638i bk15: 14452a 1323927i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.54658
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents
MSHR: tag=0xc03ef080, atomic=0 1 entries : 0x7fe0ca497b10 :  mf: uid=12211679, sid09:w08, part=9, addr=0xc03ef080, load , size=128, unknown  status = IN_PARTITION_DRAM (5009096), 

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1463635 n_nop=1121227 n_act=10224 n_pre=10208 n_req=80494 n_rd=217552 n_write=104424 bw_util=0.44
n_activity=1094098 dram_eff=0.5886
bk0: 14592a 1320144i bk1: 14592a 1326178i bk2: 14232a 1327434i bk3: 14232a 1331335i bk4: 13568a 1338147i bk5: 13568a 1340671i bk6: 12800a 1340705i bk7: 12800a 1345061i bk8: 12604a 1343816i bk9: 12604a 1346933i bk10: 12976a 1340009i bk11: 12976a 1346484i bk12: 13780a 1330982i bk13: 13780a 1333831i bk14: 14224a 1323044i bk15: 14224a 1327741i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.51461
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1463635 n_nop=1121221 n_act=10071 n_pre=10055 n_req=80572 n_rd=217712 n_write=104576 bw_util=0.4404
n_activity=1096012 dram_eff=0.5881
bk0: 14592a 1322361i bk1: 14592a 1327543i bk2: 14232a 1325984i bk3: 14232a 1329610i bk4: 13572a 1337345i bk5: 13572a 1340649i bk6: 12800a 1340889i bk7: 12800a 1343929i bk8: 12604a 1342115i bk9: 12604a 1348382i bk10: 12820a 1341925i bk11: 12820a 1347489i bk12: 14012a 1327309i bk13: 14012a 1331204i bk14: 14224a 1324646i bk15: 14224a 1326166i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.5395

========= L2 cache stats =========
L2_cache_bank[0]: Access = 40203, Miss = 27195, Miss_rate = 0.676, Pending_hits = 278, Reservation_fails = 0
L2_cache_bank[1]: Access = 40156, Miss = 27193, Miss_rate = 0.677, Pending_hits = 1428, Reservation_fails = 1
L2_cache_bank[2]: Access = 40175, Miss = 27204, Miss_rate = 0.677, Pending_hits = 220, Reservation_fails = 4
L2_cache_bank[3]: Access = 40166, Miss = 27203, Miss_rate = 0.677, Pending_hits = 1413, Reservation_fails = 0
L2_cache_bank[4]: Access = 40185, Miss = 27212, Miss_rate = 0.677, Pending_hits = 233, Reservation_fails = 0
L2_cache_bank[5]: Access = 40176, Miss = 27212, Miss_rate = 0.677, Pending_hits = 1405, Reservation_fails = 4
L2_cache_bank[6]: Access = 40138, Miss = 27204, Miss_rate = 0.678, Pending_hits = 231, Reservation_fails = 0
L2_cache_bank[7]: Access = 40137, Miss = 27204, Miss_rate = 0.678, Pending_hits = 1417, Reservation_fails = 0
L2_cache_bank[8]: Access = 40203, Miss = 27215, Miss_rate = 0.677, Pending_hits = 256, Reservation_fails = 1
L2_cache_bank[9]: Access = 40213, Miss = 27215, Miss_rate = 0.677, Pending_hits = 1439, Reservation_fails = 0
L2_cache_bank[10]: Access = 40194, Miss = 27204, Miss_rate = 0.677, Pending_hits = 253, Reservation_fails = 0
L2_cache_bank[11]: Access = 40175, Miss = 27205, Miss_rate = 0.677, Pending_hits = 1434, Reservation_fails = 0
L2_cache_bank[12]: Access = 40156, Miss = 27196, Miss_rate = 0.677, Pending_hits = 252, Reservation_fails = 2
L2_cache_bank[13]: Access = 40175, Miss = 27195, Miss_rate = 0.677, Pending_hits = 1432, Reservation_fails = 0
L2_cache_bank[14]: Access = 40232, Miss = 27215, Miss_rate = 0.676, Pending_hits = 246, Reservation_fails = 0
L2_cache_bank[15]: Access = 40232, Miss = 27215, Miss_rate = 0.676, Pending_hits = 1445, Reservation_fails = 0
L2_cache_bank[16]: Access = 40185, Miss = 27195, Miss_rate = 0.677, Pending_hits = 254, Reservation_fails = 0
L2_cache_bank[17]: Access = 40166, Miss = 27194, Miss_rate = 0.677, Pending_hits = 1420, Reservation_fails = 0
L2_cache_bank[18]: Access = 40165, Miss = 27194, Miss_rate = 0.677, Pending_hits = 236, Reservation_fails = 0
L2_cache_bank[19]: Access = 40184, Miss = 27194, Miss_rate = 0.677, Pending_hits = 1402, Reservation_fails = 0
L2_cache_bank[20]: Access = 40232, Miss = 27214, Miss_rate = 0.676, Pending_hits = 231, Reservation_fails = 2
L2_cache_bank[21]: Access = 40232, Miss = 27214, Miss_rate = 0.676, Pending_hits = 1409, Reservation_fails = 0
L2_total_cache_accesses = 884080
L2_total_cache_misses = 598492
L2_total_cache_miss_rate = 0.6770
L2_total_cache_pending_hits = 18334
L2_total_cache_reservation_fails = 14
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 267161
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 17941
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 311194
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 287280
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 14
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 93
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 366
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 596296
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 287280
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.039
L2_cache_fill_port_util = 0.138

icnt_total_pkts_mem_to_simt=2840304
icnt_total_pkts_simt_to_mem=2033200
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.58092
	minimum = 6
	maximum = 48
Network latency average = 8.45632
	minimum = 6
	maximum = 46
Slowest packet = 1693518
Flit latency average = 6.93449
	minimum = 6
	maximum = 43
Slowest flit = 4862702
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0239255
	minimum = 0.018933 (at node 0)
	maximum = 0.0283994 (at node 7)
Accepted packet rate average = 0.0239255
	minimum = 0.018933 (at node 0)
	maximum = 0.0283994 (at node 7)
Injected flit rate average = 0.0659423
	minimum = 0.0436281 (at node 0)
	maximum = 0.0874106 (at node 42)
Accepted flit rate average= 0.0659423
	minimum = 0.060709 (at node 0)
	maximum = 0.0910634 (at node 7)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 9.20363 (19 samples)
	minimum = 6 (19 samples)
	maximum = 141.211 (19 samples)
Network latency average = 8.83386 (19 samples)
	minimum = 6 (19 samples)
	maximum = 116.421 (19 samples)
Flit latency average = 7.40501 (19 samples)
	minimum = 6 (19 samples)
	maximum = 112.842 (19 samples)
Fragmentation average = 0.0277747 (19 samples)
	minimum = 0 (19 samples)
	maximum = 67.6316 (19 samples)
Injected packet rate average = 0.0227982 (19 samples)
	minimum = 0.0180417 (19 samples)
	maximum = 0.0270591 (19 samples)
Accepted packet rate average = 0.0227982 (19 samples)
	minimum = 0.0180417 (19 samples)
	maximum = 0.0270591 (19 samples)
Injected flit rate average = 0.0628367 (19 samples)
	minimum = 0.0415654 (19 samples)
	maximum = 0.0833449 (19 samples)
Accepted flit rate average = 0.0628367 (19 samples)
	minimum = 0.0578625 (19 samples)
	maximum = 0.0867771 (19 samples)
Injected packet size average = 2.75621 (19 samples)
Accepted packet size average = 2.75621 (19 samples)
Hops average = 1 (19 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 41 min, 46 sec (2506 sec)
gpgpu_simulation_rate = 218726 (inst/sec)
gpgpu_simulation_rate = 1998 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 13 bind to kernel 20 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 20 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 20 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 20 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 20 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 20 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 20 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 20 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 20 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 20 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 20 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 20 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 20 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 20 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 20 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 20 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 20 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 20 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 20 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 20 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 20 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 20 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 20 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 20 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 20 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 20 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 20 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 20 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 20: size 0

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 20 
gpu_sim_cycle = 39100
gpu_sim_insn = 28848876
gpu_ipc =     737.8229
gpu_tot_sim_cycle = 5270348
gpu_tot_sim_insn = 576977520
gpu_tot_ipc =     109.4762
gpu_tot_issued_cta = 1280
max_total_param_size = 0
gpu_stall_dramfull = 63666
gpu_stall_icnt2sh    = 13274
partiton_reqs_in_parallel = 860200
partiton_reqs_in_parallel_total    = 17277790
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       3.4415
partiton_reqs_in_parallel_util = 860200
partiton_reqs_in_parallel_util_total    = 17277790
gpu_sim_cycle_parition_util = 39100
gpu_tot_sim_cycle_parition_util    = 787305
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9481
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 884080
L2_BW  =     112.7324 GB/Sec
L2_BW_total  =      16.7360 GB/Sec
gpu_total_sim_rate=219884

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 11584560
	L1I_total_cache_misses = 3568
	L1I_total_cache_miss_rate = 0.0003
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 35840
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0455
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 34208
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 11580992
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3568
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 35840
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 11584560
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
96537, 92766, 92934, 96324, 96551, 92808, 92942, 96253, 24174, 23195, 23281, 16871, 
gpgpu_n_tot_thrd_icount = 666388480
gpgpu_n_tot_w_icount = 20824640
gpgpu_n_stall_shd_mem = 133174
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 627680
gpgpu_n_mem_write_global = 302400
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 15324160
gpgpu_n_store_insn = 9525600
gpgpu_n_shmem_insn = 63105760
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1146880
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 17066
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 114664
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:605768	W0_Idle:435262	W0_Scoreboard:25075614	W1:1209600	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:8163600	W32:11451440
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5021440 {8:627680,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 41126400 {136:302400,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 70849280 {40:151200,136:476480,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2419200 {8:302400,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 1746 
maxdqlatency = 0 
maxmflatency = 12576 
averagemflatency = 298 
max_icnt2mem_latency = 11626 
max_icnt2sh_latency = 5270347 
mrq_lat_table:416911 	64984 	44788 	98854 	121204 	93794 	53902 	25711 	8699 	3481 	68 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	573430 	342061 	2695 	2414 	2885 	3725 	2898 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	30 	794484 	35652 	640 	147 	87085 	213 	576 	1316 	2378 	2522 	3488 	2053 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	526284 	99805 	1619 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	7084 	11629 	29006 	58121 	123571 	72989 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1391 	192 	5 	11 	6 	7 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:     12320     12386     13222     13102     13189     13282     11480     11902     12744     13235     12216     12126     11552     11961     12361     12752 
dram[1]:     12329     12238     13207     13104     13222     13223     11320     11987     12744     13234     12145     12048     11736     12172     12299     12647 
dram[2]:     12322     12755     13210     12862     13152     13248     11411     12026     12744     13224     12143     12020     11647     11907     12390     12756 
dram[3]:     12384     12629     13224     12937     13154     13147     11292     11892     12745     13222     12142     12380     11597     11992     12302     12687 
dram[4]:     12353     12654     13141     12728     13168     13178     11373     11999     12746     13226     12230     12553     11601     11939     12434     12738 
dram[5]:     12343     12599     13205     13151     13193     13144     11261     11908     12745     13231     12225     12479     11524     12031     12315     12713 
dram[6]:     12483     12729     13083     12941     13213     13238     11161     11967     12744     13229     12219     12589     11713     11620     12364     12652 
dram[7]:     12414     12646     13281     13262     13202     13083     11294     11820     12749     13236     12315     12206     11629     11544     12371     12764 
dram[8]:     12474     12822     13058     13095     13202     13322     11317     11918     12748     13230     12154     12181     11642     11607     12297     12614 
dram[9]:     12338     12653     13078     13135     13177     13270     11422     11877     12744     13238     12040     11964     11563     11511     12413     12672 
dram[10]:     12447     12821     13095     13122     13289     13408     11110     12030     12744     13233     12239     12259     11716     12212     12337     12447 
average row accesses per activate:
dram[0]:  8.175363  7.899159  8.421053  8.370703  7.406162  7.565093  8.026534  8.053245  8.144499  7.873016  7.563553  7.483333  8.538462  8.510172  7.350649  7.607527 
dram[1]:  8.354074  8.208152  7.296937  7.642957  6.813602  6.754057  8.816030  8.506151  8.334454  8.210265  7.212828  7.068572  8.305344  8.119403  7.711172  7.455863 
dram[2]:  8.372093  8.228572  8.315630  8.469861  7.081152  6.891720  8.187818  7.919804  8.566494  8.078176  7.647604  7.519757  8.408037  8.217523  7.044360  6.973651 
dram[3]:  8.359941  8.170213  7.952105  7.684432  7.099738  6.909323  8.658319  8.446772  7.936000  7.678019  7.122832  7.164244  8.205129  7.906977  7.342140  6.769793 
dram[4]:  8.205129  8.372093  8.288956  7.975255  7.117962  6.798975  7.936000  7.961477  8.171334  7.750000  7.823810  7.750000  8.057777  7.882609  7.315790  6.898263 
dram[5]:  8.021338  7.931083  7.891089  7.802797  7.023809  6.851613  8.904847  8.656196  7.414051  7.654321  7.291420  7.336309  8.702400  8.240909  7.315790  7.037975 
dram[6]:  8.493976  8.032763  8.168375  8.314456  7.000000  6.872892  8.336135  8.171334  8.421053  8.104575  7.750000  7.630031  7.697540  7.776316  7.145912  7.048387 
dram[7]:  7.998581  7.651289  8.005739  7.982832  7.505666  7.037185  8.778761  8.626087  7.082728  6.853932  7.593985  7.582582  8.508800  8.577419  7.172980  6.944988 
dram[8]:  7.943662  7.919944  8.217968  8.242246  6.935356  7.056376  8.537005  8.308208  8.039538  7.795527  7.559880  7.537313  7.786237  7.843658  7.514550  7.397135 
dram[9]:  7.741935  7.659575  7.960057  7.892504  7.531518  7.456738  8.364249  8.308208  7.316342  7.113703  7.853810  7.628399  8.270607  8.033233  7.075064  7.129487 
dram[10]:  8.545994  8.347826  7.960057  8.005739  7.048257  6.982736  9.100918  8.872988  7.986907  7.672956  7.574695  7.350592  7.649789  7.703966  7.474463  7.494609 
average row locality = 932396/120209 = 7.756457
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      3781      3780      3760      3760      3598      3598      3300      3300      3360      3360      3359      3359      3679      3678      3790      3790 
dram[1]:      3779      3779      3700      3700      3660      3660      3300      3300      3359      3359      3368      3368      3680      3680      3790      3789 
dram[2]:      3840      3840      3700      3700      3660      3660      3299      3299      3360      3360      3368      3368      3680      3680      3738      3738 
dram[3]:      3840      3840      3699      3699      3660      3660      3300      3300      3360      3360      3359      3359      3680      3680      3738      3738 
dram[4]:      3840      3840      3699      3699      3610      3610      3360      3360      3360      3360      3359      3359      3679      3679      3740      3740 
dram[5]:      3779      3779      3749      3749      3610      3610      3360      3360      3360      3360      3359      3360      3679      3679      3740      3740 
dram[6]:      3780      3779      3749      3749      3599      3599      3360      3360      3360      3360      3359      3359      3619      3619      3801      3801 
dram[7]:      3779      3779      3750      3750      3599      3599      3360      3360      3320      3320      3420      3420      3618      3618      3801      3801 
dram[8]:      3780      3779      3750      3750      3577      3577      3360      3360      3320      3320      3420      3420      3618      3618      3801      3801 
dram[9]:      3840      3840      3750      3750      3577      3577      3360      3360      3320      3320      3420      3420      3618      3618      3741      3741 
dram[10]:      3840      3840      3750      3750      3578      3578      3360      3360      3320      3320      3379      3379      3679      3679      3741      3741 
total reads: 629996
bank skew: 3840/3299 = 1.16
chip skew: 57294/57251 = 1.00
number of total write accesses:
dram[0]:      1860      1860      1840      1840      1690      1690      1540      1540      1600      1600      1580      1580      1760      1760      1870      1870 
dram[1]:      1860      1860      1780      1780      1750      1750      1540      1540      1600      1600      1580      1580      1760      1760      1870      1870 
dram[2]:      1920      1920      1780      1780      1750      1750      1540      1540      1600      1600      1580      1580      1760      1760      1820      1820 
dram[3]:      1920      1920      1780      1780      1750      1750      1540      1540      1600      1600      1570      1570      1760      1760      1820      1820 
dram[4]:      1920      1920      1780      1780      1700      1700      1600      1600      1600      1600      1570      1570      1760      1760      1820      1820 
dram[5]:      1860      1860      1830      1830      1700      1700      1600      1600      1600      1600      1570      1570      1760      1760      1820      1820 
dram[6]:      1860      1860      1830      1830      1700      1700      1600      1600      1600      1600      1570      1570      1700      1700      1880      1880 
dram[7]:      1860      1860      1830      1830      1700      1700      1600      1600      1560      1560      1630      1630      1700      1700      1880      1880 
dram[8]:      1860      1860      1830      1830      1680      1680      1600      1600      1560      1560      1630      1630      1700      1700      1880      1880 
dram[9]:      1920      1920      1830      1830      1680      1680      1600      1600      1560      1560      1630      1630      1700      1700      1820      1820 
dram[10]:      1920      1920      1830      1830      1680      1680      1600      1600      1560      1560      1590      1590      1760      1760      1820      1820 
total reads: 302400
bank skew: 1920/1540 = 1.25
chip skew: 27520/27480 = 1.00
average mf latency per bank:
dram[0]:        306       272       311       273       321       277       303       273       308       270       344       288       339       290       311       280
dram[1]:        302       270       312       273       323       276       302       275       309       270       344       288       338       288       309       278
dram[2]:        305       273       311       274       320       276       303       274       308       270       342       288       339       289       310       277
dram[3]:        304       272       313       273       322       277       301       275       310       270       345       290       339       288       307       278
dram[4]:        304       271       312       274       320       275       303       274       309       269       345       291       339       289       309       275
dram[5]:        302       271       312       274       322       277       302       274       309       270       346       290       339       287       307       277
dram[6]:        301       270       313       274       321       275       302       274       309       269       345       291       338       290       309       277
dram[7]:        303       272       311       272       320       277       302       273       307       265       345       289       336       291       307       277
dram[8]:        299       270       316       276       323       276       304       273       306       268       343       289       339       291       309       277
dram[9]:        303       272       314       273       321       277       302       272       307       265       343       289       339       291       309       276
dram[10]:        303       270       315       276       322       275       303       273       308       267       349       289       337       289       309       280
maximum mf latency per bank:
dram[0]:      11357     11071     10898     10728     10527     10192      9611      9523      9784      9442     12391     11982     12459     12069     11706     11388
dram[1]:      11359     10741     11096     10859     10363     10101      9818      9490      9978      9657     12370     11880     12502     12026     11745     11446
dram[2]:      11270     10946     10744     10533     10665     10301      9641      9456      9700      9469     12409     11999     12474     12074     11639     11346
dram[3]:      11916     11351     11179     10947     10236     10123      9840      9429     10061      9724     12354     11883     12387     11909     11657     11360
dram[4]:      11328     11216     10802     10317     10672     10184      9732      9435      9823      9386     12365     11953     12576     12107     11547     11249
dram[5]:      11698     11378     11251     10994     10191      9851      9623      9396     10030      9635     12372     11971     12540     11949     11533     11359
dram[6]:      10939     10646     11186     10838     10538     10078      9580      9364      9717      9295     12457     12047     12327     11837     11636     11229
dram[7]:      11689     11219     11209     11003      9999      9710      9640      9384      9584      9456     12446     12028     12091     11620     11708     11310
dram[8]:      11074     10497     10984     10759     10702     10241      9661      9329      9400      8914     12496     12103     12215     11831     11540     11213
dram[9]:      11178     10787     10937     10568     10599     10236      9752      9396      9764      9346     12429     11956     12090     11605     11662     11458
dram[10]:      11196     10921     11179     10845     10574     10242      9946      9626      9395      8925     12435     11953     12503     11873     11812     11321
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1536237 n_nop=1175929 n_act=10698 n_pre=10682 n_req=84732 n_rd=229008 n_write=109920 bw_util=0.4412
n_activity=1152686 dram_eff=0.5881
bk0: 15124a 1390629i bk1: 15120a 1396100i bk2: 15040a 1391823i bk3: 15040a 1397273i bk4: 14392a 1401640i bk5: 14392a 1405647i bk6: 13200a 1411030i bk7: 13200a 1415666i bk8: 13440a 1410503i bk9: 13440a 1411596i bk10: 13436a 1409507i bk11: 13436a 1413014i bk12: 14716a 1394540i bk13: 14712a 1398385i bk14: 15160a 1385956i bk15: 15160a 1390184i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.55557
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1536237 n_nop=1175357 n_act=10946 n_pre=10930 n_req=84751 n_rd=229084 n_write=109920 bw_util=0.4413
n_activity=1155881 dram_eff=0.5866
bk0: 15116a 1389969i bk1: 15116a 1396314i bk2: 14800a 1391421i bk3: 14800a 1398117i bk4: 14640a 1396768i bk5: 14640a 1401286i bk6: 13200a 1410022i bk7: 13200a 1413719i bk8: 13436a 1409099i bk9: 13436a 1413860i bk10: 13472a 1409800i bk11: 13472a 1413535i bk12: 14720a 1393910i bk13: 14720a 1398723i bk14: 15160a 1385482i bk15: 15156a 1389673i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.54553
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1536237 n_nop=1175417 n_act=10838 n_pre=10822 n_req=84790 n_rd=229160 n_write=110000 bw_util=0.4415
n_activity=1153522 dram_eff=0.588
bk0: 15360a 1385908i bk1: 15360a 1392655i bk2: 14800a 1393458i bk3: 14800a 1399748i bk4: 14640a 1398805i bk5: 14640a 1401093i bk6: 13196a 1411110i bk7: 13196a 1415279i bk8: 13440a 1409869i bk9: 13440a 1412766i bk10: 13472a 1409228i bk11: 13472a 1415044i bk12: 14720a 1393826i bk13: 14720a 1399691i bk14: 14952a 1387703i bk15: 14952a 1389511i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.53382
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1536237 n_nop=1175139 n_act=11053 n_pre=11037 n_req=84752 n_rd=229088 n_write=109920 bw_util=0.4413
n_activity=1152395 dram_eff=0.5884
bk0: 15360a 1385816i bk1: 15360a 1391969i bk2: 14796a 1392383i bk3: 14796a 1397913i bk4: 14640a 1398142i bk5: 14640a 1400342i bk6: 13200a 1409368i bk7: 13200a 1413148i bk8: 13440a 1408294i bk9: 13440a 1411636i bk10: 13436a 1410585i bk11: 13436a 1414465i bk12: 14720a 1393549i bk13: 14720a 1394686i bk14: 14952a 1387593i bk15: 14952a 1391048i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.54356
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents
MSHR: tag=0xc01ee880, atomic=0 1 entries : 0x7fe0ca8ddfd0 :  mf: uid=12854324, sid15:w08, part=4, addr=0xc01ee880, load , size=128, unknown  status = IN_PARTITION_DRAM (5270347), 

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1536237 n_nop=1175164 n_act=10957 n_pre=10941 n_req=84794 n_rd=229175 n_write=110000 bw_util=0.4416
n_activity=1156094 dram_eff=0.5868
bk0: 15360a 1386580i bk1: 15360a 1393899i bk2: 14796a 1393278i bk3: 14796a 1398528i bk4: 14440a 1399315i bk5: 14439a 1403492i bk6: 13440a 1406103i bk7: 13440a 1409854i bk8: 13440a 1408918i bk9: 13440a 1410885i bk10: 13436a 1411480i bk11: 13436a 1414860i bk12: 14716a 1393813i bk13: 14716a 1398609i bk14: 14960a 1389178i bk15: 14960a 1393388i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.53425
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1536237 n_nop=1175247 n_act=10997 n_pre=10981 n_req=84753 n_rd=229092 n_write=109920 bw_util=0.4414
n_activity=1152254 dram_eff=0.5884
bk0: 15116a 1388505i bk1: 15116a 1394825i bk2: 14996a 1393562i bk3: 14996a 1394242i bk4: 14440a 1399327i bk5: 14440a 1402577i bk6: 13440a 1407740i bk7: 13440a 1411817i bk8: 13440a 1407084i bk9: 13440a 1409727i bk10: 13436a 1410483i bk11: 13440a 1414382i bk12: 14716a 1394269i bk13: 14716a 1398579i bk14: 14960a 1389678i bk15: 14960a 1393849i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.54665
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1536237 n_nop=1175503 n_act=10909 n_pre=10893 n_req=84733 n_rd=229012 n_write=109920 bw_util=0.4412
n_activity=1151754 dram_eff=0.5885
bk0: 15120a 1388803i bk1: 15116a 1395248i bk2: 14996a 1389857i bk3: 14996a 1396266i bk4: 14396a 1401283i bk5: 14396a 1404025i bk6: 13440a 1407210i bk7: 13440a 1411842i bk8: 13440a 1407354i bk9: 13440a 1410969i bk10: 13436a 1409400i bk11: 13436a 1413461i bk12: 14476a 1396088i bk13: 14476a 1401756i bk14: 15204a 1384486i bk15: 15204a 1386551i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.54356
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1536237 n_nop=1174949 n_act=11024 n_pre=11008 n_req=84814 n_rd=229176 n_write=110080 bw_util=0.4417
n_activity=1153301 dram_eff=0.5883
bk0: 15116a 1388613i bk1: 15116a 1395868i bk2: 15000a 1390968i bk3: 15000a 1398593i bk4: 14396a 1401447i bk5: 14396a 1402731i bk6: 13440a 1408194i bk7: 13440a 1412377i bk8: 13280a 1408449i bk9: 13280a 1412125i bk10: 13680a 1405998i bk11: 13680a 1410416i bk12: 14472a 1398202i bk13: 14472a 1400338i bk14: 15204a 1386011i bk15: 15204a 1387724i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.52734
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1536237 n_nop=1175499 n_act=10915 n_pre=10899 n_req=84731 n_rd=229004 n_write=109920 bw_util=0.4412
n_activity=1152709 dram_eff=0.588
bk0: 15120a 1389852i bk1: 15116a 1397171i bk2: 15000a 1393106i bk3: 15000a 1396839i bk4: 14308a 1403521i bk5: 14308a 1405557i bk6: 13440a 1407761i bk7: 13440a 1410075i bk8: 13280a 1408648i bk9: 13280a 1413088i bk10: 13680a 1407031i bk11: 13680a 1410719i bk12: 14472a 1394370i bk13: 14472a 1400470i bk14: 15204a 1385976i bk15: 15204a 1388798i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.54108
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1536237 n_nop=1175273 n_act=11026 n_pre=11010 n_req=84732 n_rd=229008 n_write=109920 bw_util=0.4412
n_activity=1152978 dram_eff=0.5879
bk0: 15360a 1385601i bk1: 15360a 1391430i bk2: 15000a 1392548i bk3: 15000a 1396427i bk4: 14308a 1403181i bk5: 14308a 1406273i bk6: 13440a 1407042i bk7: 13440a 1411749i bk8: 13280a 1409784i bk9: 13280a 1413369i bk10: 13680a 1406061i bk11: 13680a 1412368i bk12: 14472a 1396989i bk13: 14472a 1400011i bk14: 14964a 1388117i bk15: 14964a 1393155i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.50927
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents
MSHR: tag=0xc01eee80, atomic=0 1 entries : 0x7fe0cabdfdf0 :  mf: uid=12854323, sid15:w11, part=10, addr=0xc01eee80, load , size=128, unknown  status = IN_PARTITION_DRAM (5270342), 

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1536237 n_nop=1175303 n_act=10847 n_pre=10831 n_req=84814 n_rd=229176 n_write=110080 bw_util=0.4417
n_activity=1154592 dram_eff=0.5877
bk0: 15360a 1387398i bk1: 15360a 1392875i bk2: 15000a 1391095i bk3: 15000a 1394772i bk4: 14312a 1402786i bk5: 14312a 1406163i bk6: 13440a 1407134i bk7: 13440a 1410523i bk8: 13280a 1408284i bk9: 13280a 1414742i bk10: 13516a 1407872i bk11: 13516a 1413898i bk12: 14716a 1393059i bk13: 14716a 1397238i bk14: 14964a 1390234i bk15: 14964a 1391531i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.53586

========= L2 cache stats =========
L2_cache_bank[0]: Access = 42316, Miss = 28627, Miss_rate = 0.677, Pending_hits = 282, Reservation_fails = 0
L2_cache_bank[1]: Access = 42268, Miss = 28625, Miss_rate = 0.677, Pending_hits = 1432, Reservation_fails = 1
L2_cache_bank[2]: Access = 42288, Miss = 28636, Miss_rate = 0.677, Pending_hits = 225, Reservation_fails = 4
L2_cache_bank[3]: Access = 42280, Miss = 28635, Miss_rate = 0.677, Pending_hits = 1419, Reservation_fails = 0
L2_cache_bank[4]: Access = 42300, Miss = 28645, Miss_rate = 0.677, Pending_hits = 239, Reservation_fails = 0
L2_cache_bank[5]: Access = 42290, Miss = 28645, Miss_rate = 0.677, Pending_hits = 1411, Reservation_fails = 4
L2_cache_bank[6]: Access = 42250, Miss = 28636, Miss_rate = 0.678, Pending_hits = 235, Reservation_fails = 0
L2_cache_bank[7]: Access = 42250, Miss = 28636, Miss_rate = 0.678, Pending_hits = 1422, Reservation_fails = 0
L2_cache_bank[8]: Access = 42318, Miss = 28647, Miss_rate = 0.677, Pending_hits = 261, Reservation_fails = 1
L2_cache_bank[9]: Access = 42328, Miss = 28647, Miss_rate = 0.677, Pending_hits = 1446, Reservation_fails = 0
L2_cache_bank[10]: Access = 42308, Miss = 28636, Miss_rate = 0.677, Pending_hits = 258, Reservation_fails = 0
L2_cache_bank[11]: Access = 42288, Miss = 28637, Miss_rate = 0.677, Pending_hits = 1439, Reservation_fails = 0
L2_cache_bank[12]: Access = 42268, Miss = 28627, Miss_rate = 0.677, Pending_hits = 254, Reservation_fails = 2
L2_cache_bank[13]: Access = 42288, Miss = 28626, Miss_rate = 0.677, Pending_hits = 1437, Reservation_fails = 0
L2_cache_bank[14]: Access = 42348, Miss = 28647, Miss_rate = 0.676, Pending_hits = 251, Reservation_fails = 0
L2_cache_bank[15]: Access = 42348, Miss = 28647, Miss_rate = 0.676, Pending_hits = 1451, Reservation_fails = 0
L2_cache_bank[16]: Access = 42298, Miss = 28626, Miss_rate = 0.677, Pending_hits = 259, Reservation_fails = 0
L2_cache_bank[17]: Access = 42278, Miss = 28625, Miss_rate = 0.677, Pending_hits = 1427, Reservation_fails = 0
L2_cache_bank[18]: Access = 42278, Miss = 28626, Miss_rate = 0.677, Pending_hits = 242, Reservation_fails = 0
L2_cache_bank[19]: Access = 42298, Miss = 28626, Miss_rate = 0.677, Pending_hits = 1407, Reservation_fails = 0
L2_cache_bank[20]: Access = 42348, Miss = 28647, Miss_rate = 0.676, Pending_hits = 237, Reservation_fails = 2
L2_cache_bank[21]: Access = 42348, Miss = 28647, Miss_rate = 0.676, Pending_hits = 1416, Reservation_fails = 0
L2_total_cache_accesses = 930584
L2_total_cache_misses = 629996
L2_total_cache_miss_rate = 0.6770
L2_total_cache_pending_hits = 18450
L2_total_cache_reservation_fails = 14
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 282045
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 18057
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 327578
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 302400
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 14
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 93
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 366
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 627680
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 302400
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.040
L2_cache_fill_port_util = 0.138

icnt_total_pkts_mem_to_simt=2989664
icnt_total_pkts_simt_to_mem=2140184
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.53627
	minimum = 6
	maximum = 50
Network latency average = 8.40728
	minimum = 6
	maximum = 50
Slowest packet = 1813957
Flit latency average = 6.87099
	minimum = 6
	maximum = 46
Slowest flit = 4999898
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0237878
	minimum = 0.018824 (at node 0)
	maximum = 0.028236 (at node 15)
Accepted packet rate average = 0.0237878
	minimum = 0.018824 (at node 0)
	maximum = 0.028236 (at node 15)
Injected flit rate average = 0.0655628
	minimum = 0.0433771 (at node 0)
	maximum = 0.0869076 (at node 42)
Accepted flit rate average= 0.0655628
	minimum = 0.0603596 (at node 0)
	maximum = 0.0905394 (at node 15)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 9.17026 (20 samples)
	minimum = 6 (20 samples)
	maximum = 136.65 (20 samples)
Network latency average = 8.81253 (20 samples)
	minimum = 6 (20 samples)
	maximum = 113.1 (20 samples)
Flit latency average = 7.37831 (20 samples)
	minimum = 6 (20 samples)
	maximum = 109.5 (20 samples)
Fragmentation average = 0.0263859 (20 samples)
	minimum = 0 (20 samples)
	maximum = 64.25 (20 samples)
Injected packet rate average = 0.0228477 (20 samples)
	minimum = 0.0180808 (20 samples)
	maximum = 0.027118 (20 samples)
Accepted packet rate average = 0.0228477 (20 samples)
	minimum = 0.0180808 (20 samples)
	maximum = 0.027118 (20 samples)
Injected flit rate average = 0.062973 (20 samples)
	minimum = 0.041656 (20 samples)
	maximum = 0.083523 (20 samples)
Accepted flit rate average = 0.062973 (20 samples)
	minimum = 0.0579873 (20 samples)
	maximum = 0.0869652 (20 samples)
Injected packet size average = 2.75621 (20 samples)
Accepted packet size average = 2.75621 (20 samples)
Hops average = 1 (20 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 43 min, 44 sec (2624 sec)
gpgpu_simulation_rate = 219884 (inst/sec)
gpgpu_simulation_rate = 2008 (cycle/sec)
GPGPU-Sim uArch: Shader 21 bind to kernel 21 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 21 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 21 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 21 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 21 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 21 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 21 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 21 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 21 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 21 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 21 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 21 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 21 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 21 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 21 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 21 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 21 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 21 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 21 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 21 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 21 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 21 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 21 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 21 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 21 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 21 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 21 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 21 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 21: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 21 
gpu_sim_cycle = 38830
gpu_sim_insn = 28848876
gpu_ipc =     742.9533
gpu_tot_sim_cycle = 5531328
gpu_tot_sim_insn = 605826396
gpu_tot_ipc =     109.5264
gpu_tot_issued_cta = 1344
max_total_param_size = 0
gpu_stall_dramfull = 63666
gpu_stall_icnt2sh    = 13467
partiton_reqs_in_parallel = 854260
partiton_reqs_in_parallel_total    = 18137990
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       3.4336
partiton_reqs_in_parallel_util = 854260
partiton_reqs_in_parallel_util_total    = 18137990
gpu_sim_cycle_parition_util = 38830
gpu_tot_sim_cycle_parition_util    = 826405
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9504
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 930584
L2_BW  =     113.5162 GB/Sec
L2_BW_total  =      16.7432 GB/Sec
gpu_total_sim_rate=221023

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 12163788
	L1I_total_cache_misses = 3568
	L1I_total_cache_miss_rate = 0.0003
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 37632
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0434
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 36000
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 12160220
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3568
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 37632
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 12163788
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
101364, 97401, 97581, 101139, 101387, 97446, 97593, 101078, 29014, 27836, 27939, 18070, 
gpgpu_n_tot_thrd_icount = 699707904
gpgpu_n_tot_w_icount = 21865872
gpgpu_n_stall_shd_mem = 133204
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 659064
gpgpu_n_mem_write_global = 317520
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 16090368
gpgpu_n_store_insn = 10001880
gpgpu_n_shmem_insn = 66261048
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1204224
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 17096
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 114664
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:636379	W0_Idle:450666	W0_Scoreboard:26200070	W1:1270080	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:8571780	W32:12024012
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5272512 {8:659064,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 43182720 {136:317520,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 74391744 {40:158760,136:500304,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2540160 {8:317520,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 1746 
maxdqlatency = 0 
maxmflatency = 12576 
averagemflatency = 294 
max_icnt2mem_latency = 11626 
max_icnt2sh_latency = 5531327 
mrq_lat_table:438375 	68990 	47316 	103365 	126581 	98391 	56723 	26937 	8793 	3481 	68 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	606334 	355624 	2732 	2414 	2885 	3725 	2898 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	31 	838729 	37903 	647 	147 	87085 	213 	576 	1316 	2378 	2522 	3488 	2053 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	552690 	104729 	1673 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	7084 	11629 	29006 	58121 	123571 	88109 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1467 	193 	5 	11 	6 	7 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:     12320     12386     13222     13102     13189     13282     11480     11902     12744     13235     12216     12126     11552     11961     12361     12752 
dram[1]:     12329     12238     13207     13104     13222     13223     11320     11987     12744     13234     12145     12048     11736     12172     12299     12647 
dram[2]:     12322     12755     13210     12862     13152     13248     11411     12026     12744     13224     12143     12020     11647     11907     12390     12756 
dram[3]:     12384     12629     13224     12937     13154     13147     11292     11892     12745     13222     12142     12380     11597     11992     12302     12687 
dram[4]:     12353     12654     13141     12728     13168     13178     11373     11999     12746     13226     12230     12553     11601     11939     12434     12738 
dram[5]:     12343     12599     13205     13151     13193     13144     11261     11908     12745     13231     12225     12479     11524     12031     12315     12713 
dram[6]:     12483     12729     13083     12941     13213     13238     11161     11967     12744     13229     12219     12589     11713     11620     12364     12652 
dram[7]:     12414     12646     13281     13262     13202     13083     11294     11820     12749     13236     12315     12206     11629     11544     12371     12764 
dram[8]:     12474     12822     13058     13095     13202     13322     11317     11918     12748     13230     12154     12181     11642     11607     12297     12614 
dram[9]:     12338     12653     13078     13135     13177     13270     11422     11877     12744     13238     12040     11964     11563     11511     12413     12672 
dram[10]:     12447     12821     13095     13122     13289     13408     11110     12030     12744     13233     12239     12259     11716     12212     12337     12447 
average row accesses per activate:
dram[0]:  8.437322  8.157024  8.648012  8.597364  7.638621  7.800000  8.289903  8.316994  8.396774  8.121685  7.790977  7.709821  8.824346  8.768760  7.586735  7.846966 
dram[1]:  8.618631  8.470673  7.511111  7.860465  7.038509  6.977832  9.089286  8.775862  8.560855  8.435981  7.436963  7.290730  8.562033  8.374269  7.930666  7.673548 
dram[2]:  8.640000  8.494382  8.537890  8.692889  7.310968  7.118091  8.453488  8.181672  8.823729  8.329600  7.877087  7.747761  8.691957  8.473372  7.272727  7.200986 
dram[3]:  8.627675  8.435146  8.172119  7.902339  7.329884  7.136020  8.929825  8.715754  8.134375  7.875946  7.346591  7.388571  8.460856  8.159544  7.535484  6.960668 
dram[4]:  8.470589  8.640000  8.511111  8.195436  7.347424  7.022727  8.201258  8.227129  8.396774  7.972435  8.056075  7.981482  8.336245  8.134943  7.547803  7.107056 
dram[5]:  8.281119  8.189488  8.112344  8.023319  7.251630  7.076336  9.183099  8.931507  7.633431  7.852187  7.517442  7.562866  8.962441  8.497032  7.508997  7.230198 
dram[6]:  8.760355  8.292717  8.391679  8.538686  7.227865  7.098465  8.607261  8.440129  8.647840  8.303030  7.981482  7.860182  7.944681  8.024355  7.378245  7.279268 
dram[7]:  8.258019  7.905207  8.227848  8.204768  7.741981  7.265707  9.055555  8.901024  7.275568  7.045392  7.827179  7.815634  8.763693  8.832808  7.369136  7.139952 
dram[8]:  8.202216  8.178177  8.441559  8.465991  7.161248  7.284391  8.810811  8.578947  8.234727  7.990640  7.792647  7.769795  8.034433  8.092485  7.751948  7.613521 
dram[9]:  8.000000  7.916230  8.181818  8.113731  7.767278  7.691341  8.635761  8.578947  7.508798  7.305278  8.090076  7.862018  8.523592  8.284023  7.285536  7.358942 
dram[10]:  8.816326  8.615385  8.181818  8.227848  7.276090  7.209424  9.381295  9.150877  8.180511  7.866359  7.805389  7.578488  7.899310  7.954167  7.708443  7.728836 
average row locality = 979020/122475 = 7.993631
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      3970      3969      3944      3944      3771      3771      3473      3473      3526      3526      3521      3521      3871      3870      3982      3982 
dram[1]:      3968      3968      3881      3881      3836      3836      3473      3473      3525      3525      3531      3531      3872      3872      3982      3981 
dram[2]:      4032      4032      3881      3881      3836      3836      3472      3472      3526      3526      3531      3531      3872      3872      3927      3927 
dram[3]:      4032      4032      3880      3880      3836      3836      3473      3473      3526      3526      3522      3522      3872      3872      3927      3927 
dram[4]:      4032      4032      3880      3880      3784      3784      3536      3536      3526      3526      3522      3522      3871      3871      3929      3929 
dram[5]:      3968      3968      3932      3932      3784      3784      3536      3536      3526      3526      3522      3523      3871      3871      3929      3929 
dram[6]:      3969      3968      3932      3932      3773      3773      3536      3536      3526      3526      3522      3522      3808      3808      3993      3993 
dram[7]:      3968      3968      3933      3933      3773      3773      3536      3536      3484      3484      3586      3586      3807      3807      3993      3993 
dram[8]:      3969      3968      3933      3933      3750      3750      3536      3536      3484      3484      3586      3586      3807      3807      3993      3993 
dram[9]:      4032      4032      3933      3933      3750      3750      3536      3536      3483      3483      3586      3586      3807      3807      3930      3930 
dram[10]:      4032      4032      3933      3933      3751      3751      3536      3536      3483      3483      3543      3543      3871      3871      3930      3930 
total reads: 661500
bank skew: 4032/3472 = 1.16
chip skew: 60160/60114 = 1.00
number of total write accesses:
dram[0]:      1953      1953      1928      1928      1767      1767      1617      1617      1680      1680      1660      1660      1856      1856      1966      1966 
dram[1]:      1953      1953      1865      1865      1830      1830      1617      1617      1680      1680      1660      1660      1856      1856      1966      1966 
dram[2]:      2016      2016      1865      1865      1830      1830      1617      1617      1680      1680      1660      1660      1856      1856      1913      1913 
dram[3]:      2016      2016      1865      1865      1830      1830      1617      1617      1680      1680      1650      1650      1856      1856      1913      1913 
dram[4]:      2016      2016      1865      1865      1778      1778      1680      1680      1680      1680      1650      1650      1856      1856      1913      1913 
dram[5]:      1953      1953      1917      1917      1778      1778      1680      1680      1680      1680      1650      1650      1856      1856      1913      1913 
dram[6]:      1953      1953      1917      1917      1778      1778      1680      1680      1680      1680      1650      1650      1793      1793      1976      1976 
dram[7]:      1953      1953      1917      1917      1778      1778      1680      1680      1638      1638      1713      1713      1793      1793      1976      1976 
dram[8]:      1953      1953      1917      1917      1757      1757      1680      1680      1638      1638      1713      1713      1793      1793      1976      1976 
dram[9]:      2016      2016      1917      1917      1757      1757      1680      1680      1638      1638      1713      1713      1793      1793      1913      1913 
dram[10]:      2016      2016      1917      1917      1757      1757      1680      1680      1638      1638      1671      1671      1856      1856      1913      1913 
total reads: 317520
bank skew: 2016/1617 = 1.25
chip skew: 28896/28854 = 1.00
average mf latency per bank:
dram[0]:        302       270       307       270       317       275       299       271       304       267       338       285       333       286       307       276
dram[1]:        298       268       308       270       318       274       298       272       305       267       338       285       332       284       305       275
dram[2]:        301       271       307       271       316       273       299       271       304       267       336       284       333       285       305       274
dram[3]:        300       269       309       271       318       275       297       272       306       268       339       286       333       285       303       275
dram[4]:        300       269       308       272       316       273       299       271       305       267       338       288       333       285       305       272
dram[5]:        298       268       308       272       318       275       298       271       305       268       340       286       333       284       303       274
dram[6]:        297       268       309       272       316       273       298       271       304       267       339       287       332       286       305       274
dram[7]:        299       269       307       270       316       275       298       270       303       263       339       285       330       287       303       274
dram[8]:        296       267       312       273       318       274       300       270       302       265       337       285       333       287       305       274
dram[9]:        299       270       310       271       317       275       298       270       303       263       337       285       333       287       304       273
dram[10]:        299       268       311       273       318       273       299       270       303       265       343       286       331       285       305       277
maximum mf latency per bank:
dram[0]:      11357     11071     10898     10728     10527     10192      9611      9523      9784      9442     12391     11982     12459     12069     11706     11388
dram[1]:      11359     10741     11096     10859     10363     10101      9818      9490      9978      9657     12370     11880     12502     12026     11745     11446
dram[2]:      11270     10946     10744     10533     10665     10301      9641      9456      9700      9469     12409     11999     12474     12074     11639     11346
dram[3]:      11916     11351     11179     10947     10236     10123      9840      9429     10061      9724     12354     11883     12387     11909     11657     11360
dram[4]:      11328     11216     10802     10317     10672     10184      9732      9435      9823      9386     12365     11953     12576     12107     11547     11249
dram[5]:      11698     11378     11251     10994     10191      9851      9623      9396     10030      9635     12372     11971     12540     11949     11533     11359
dram[6]:      10939     10646     11186     10838     10538     10078      9580      9364      9717      9295     12457     12047     12327     11837     11636     11229
dram[7]:      11689     11219     11209     11003      9999      9710      9640      9384      9584      9456     12446     12028     12091     11620     11708     11310
dram[8]:      11074     10497     10984     10759     10702     10241      9661      9329      9400      8914     12496     12103     12215     11831     11540     11213
dram[9]:      11178     10787     10937     10568     10599     10236      9752      9396      9764      9346     12429     11956     12090     11605     11662     11458
dram[10]:      11196     10921     11179     10845     10574     10242      9946      9626      9395      8925     12435     11953     12503     11873     11812     11321
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1608337 n_nop=1230693 n_act=10894 n_pre=10878 n_req=88968 n_rd=240456 n_write=115416 bw_util=0.4425
n_activity=1208220 dram_eff=0.5891
bk0: 15880a 1455780i bk1: 15876a 1462216i bk2: 15776a 1457323i bk3: 15776a 1463186i bk4: 15084a 1468070i bk5: 15084a 1471964i bk6: 13892a 1477088i bk7: 13892a 1482072i bk8: 14104a 1476994i bk9: 14104a 1478039i bk10: 14084a 1476113i bk11: 14084a 1479791i bk12: 15484a 1459812i bk13: 15480a 1463681i bk14: 15928a 1450886i bk15: 15928a 1455383i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.53578
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents
MSHR: tag=0xc03ee880, atomic=0 1 entries : 0x7fe0cb218220 :  mf: uid=13496968, sid23:w08, part=1, addr=0xc03ee880, load , size=128, unknown  status = IN_PARTITION_DRAM (5531327), 

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1608337 n_nop=1230095 n_act=11152 n_pre=11136 n_req=88989 n_rd=240538 n_write=115416 bw_util=0.4426
n_activity=1211552 dram_eff=0.5876
bk0: 15872a 1455394i bk1: 15872a 1462134i bk2: 15524a 1457180i bk3: 15522a 1464356i bk4: 15344a 1463081i bk5: 15344a 1467705i bk6: 13892a 1476407i bk7: 13892a 1479976i bk8: 14100a 1475585i bk9: 14100a 1480328i bk10: 14124a 1476166i bk11: 14124a 1480426i bk12: 15488a 1459329i bk13: 15488a 1464333i bk14: 15928a 1450792i bk15: 15924a 1454930i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.52224
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1608337 n_nop=1230173 n_act=11034 n_pre=11018 n_req=89028 n_rd=240616 n_write=115496 bw_util=0.4428
n_activity=1208607 dram_eff=0.5893
bk0: 16128a 1451192i bk1: 16128a 1458172i bk2: 15524a 1459188i bk3: 15524a 1465966i bk4: 15344a 1465151i bk5: 15344a 1467661i bk6: 13888a 1477038i bk7: 13888a 1481873i bk8: 14104a 1476159i bk9: 14104a 1479168i bk10: 14124a 1475805i bk11: 14124a 1481356i bk12: 15488a 1459011i bk13: 15488a 1465155i bk14: 15708a 1453137i bk15: 15708a 1454930i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.50961
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1608337 n_nop=1229859 n_act=11267 n_pre=11251 n_req=88990 n_rd=240544 n_write=115416 bw_util=0.4426
n_activity=1207725 dram_eff=0.5895
bk0: 16128a 1451131i bk1: 16128a 1457989i bk2: 15520a 1458232i bk3: 15520a 1464201i bk4: 15344a 1464254i bk5: 15344a 1466747i bk6: 13892a 1475655i bk7: 13892a 1479298i bk8: 14104a 1474379i bk9: 14104a 1478175i bk10: 14088a 1476977i bk11: 14088a 1481190i bk12: 15488a 1458871i bk13: 15488a 1460152i bk14: 15708a 1452668i bk15: 15708a 1456562i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.52105
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1608337 n_nop=1229891 n_act=11159 n_pre=11143 n_req=89036 n_rd=240640 n_write=115504 bw_util=0.4429
n_activity=1211529 dram_eff=0.5879
bk0: 16128a 1451686i bk1: 16128a 1459668i bk2: 15520a 1459133i bk3: 15520a 1464608i bk4: 15136a 1465857i bk5: 15136a 1469574i bk6: 14144a 1472150i bk7: 14144a 1475979i bk8: 14104a 1475305i bk9: 14104a 1477042i bk10: 14088a 1477822i bk11: 14088a 1481740i bk12: 15484a 1459080i bk13: 15484a 1464193i bk14: 15716a 1454553i bk15: 15716a 1458852i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.51335
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1608337 n_nop=1229971 n_act=11209 n_pre=11193 n_req=88991 n_rd=240548 n_write=115416 bw_util=0.4426
n_activity=1207760 dram_eff=0.5895
bk0: 15872a 1454050i bk1: 15872a 1460809i bk2: 15728a 1459410i bk3: 15728a 1459919i bk4: 15136a 1465617i bk5: 15136a 1469376i bk6: 14144a 1473908i bk7: 14144a 1478313i bk8: 14104a 1473092i bk9: 14104a 1476119i bk10: 14088a 1476791i bk11: 14092a 1480835i bk12: 15484a 1459441i bk13: 15484a 1463608i bk14: 15716a 1454858i bk15: 15716a 1459184i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.52794
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1608337 n_nop=1230243 n_act=11113 n_pre=11097 n_req=88971 n_rd=240468 n_write=115416 bw_util=0.4425
n_activity=1207121 dram_eff=0.5896
bk0: 15876a 1454451i bk1: 15872a 1461180i bk2: 15728a 1455837i bk3: 15728a 1462302i bk4: 15092a 1467653i bk5: 15092a 1470905i bk6: 14144a 1473200i bk7: 14144a 1478343i bk8: 14104a 1473760i bk9: 14104a 1476961i bk10: 14088a 1475429i bk11: 14088a 1480050i bk12: 15232a 1461454i bk13: 15232a 1467320i bk14: 15972a 1449424i bk15: 15972a 1451331i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.52622
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1608337 n_nop=1229653 n_act=11238 n_pre=11222 n_req=89056 n_rd=240640 n_write=115584 bw_util=0.443
n_activity=1208978 dram_eff=0.5893
bk0: 15872a 1454479i bk1: 15872a 1462075i bk2: 15732a 1456721i bk3: 15732a 1464726i bk4: 15092a 1467899i bk5: 15092a 1469367i bk6: 14144a 1474382i bk7: 14144a 1478380i bk8: 13936a 1474852i bk9: 13936a 1479017i bk10: 14344a 1472565i bk11: 14344a 1477040i bk12: 15228a 1463548i bk13: 15228a 1466091i bk14: 15972a 1451399i bk15: 15972a 1452975i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.50406
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1608337 n_nop=1230231 n_act=11123 n_pre=11107 n_req=88969 n_rd=240460 n_write=115416 bw_util=0.4425
n_activity=1208212 dram_eff=0.5891
bk0: 15876a 1455252i bk1: 15872a 1462863i bk2: 15732a 1458878i bk3: 15732a 1462732i bk4: 15000a 1469926i bk5: 15000a 1471968i bk6: 14144a 1473815i bk7: 14144a 1476215i bk8: 13936a 1475087i bk9: 13936a 1479525i bk10: 14344a 1473146i bk11: 14344a 1477091i bk12: 15228a 1459450i bk13: 15228a 1465974i bk14: 15972a 1450789i bk15: 15972a 1453882i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.52108
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1608337 n_nop=1230013 n_act=11234 n_pre=11218 n_req=88968 n_rd=240456 n_write=115416 bw_util=0.4425
n_activity=1208600 dram_eff=0.5889
bk0: 16128a 1451191i bk1: 16128a 1457302i bk2: 15732a 1458284i bk3: 15732a 1462414i bk4: 15000a 1469605i bk5: 15000a 1472746i bk6: 14144a 1472820i bk7: 14144a 1478513i bk8: 13932a 1476337i bk9: 13932a 1480098i bk10: 14344a 1472444i bk11: 14344a 1478731i bk12: 15228a 1462499i bk13: 15228a 1465202i bk14: 15720a 1453423i bk15: 15720a 1458570i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.48422
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1608337 n_nop=1230031 n_act=11053 n_pre=11037 n_req=89054 n_rd=240632 n_write=115584 bw_util=0.443
n_activity=1210400 dram_eff=0.5886
bk0: 16128a 1452891i bk1: 16128a 1458317i bk2: 15732a 1456910i bk3: 15732a 1460424i bk4: 15004a 1469082i bk5: 15004a 1472583i bk6: 14144a 1473142i bk7: 14144a 1476789i bk8: 13932a 1474678i bk9: 13932a 1481525i bk10: 14172a 1473907i bk11: 14172a 1480710i bk12: 15484a 1458250i bk13: 15484a 1462656i bk14: 15720a 1455546i bk15: 15720a 1457312i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.5163

========= L2 cache stats =========
L2_cache_bank[0]: Access = 44429, Miss = 30058, Miss_rate = 0.677, Pending_hits = 286, Reservation_fails = 0
L2_cache_bank[1]: Access = 44380, Miss = 30056, Miss_rate = 0.677, Pending_hits = 1436, Reservation_fails = 1
L2_cache_bank[2]: Access = 44401, Miss = 30068, Miss_rate = 0.677, Pending_hits = 229, Reservation_fails = 4
L2_cache_bank[3]: Access = 44394, Miss = 30067, Miss_rate = 0.677, Pending_hits = 1423, Reservation_fails = 0
L2_cache_bank[4]: Access = 44415, Miss = 30077, Miss_rate = 0.677, Pending_hits = 243, Reservation_fails = 0
L2_cache_bank[5]: Access = 44405, Miss = 30077, Miss_rate = 0.677, Pending_hits = 1416, Reservation_fails = 4
L2_cache_bank[6]: Access = 44363, Miss = 30068, Miss_rate = 0.678, Pending_hits = 239, Reservation_fails = 0
L2_cache_bank[7]: Access = 44362, Miss = 30068, Miss_rate = 0.678, Pending_hits = 1426, Reservation_fails = 0
L2_cache_bank[8]: Access = 44432, Miss = 30080, Miss_rate = 0.677, Pending_hits = 264, Reservation_fails = 1
L2_cache_bank[9]: Access = 44443, Miss = 30080, Miss_rate = 0.677, Pending_hits = 1450, Reservation_fails = 0
L2_cache_bank[10]: Access = 44422, Miss = 30068, Miss_rate = 0.677, Pending_hits = 262, Reservation_fails = 0
L2_cache_bank[11]: Access = 44401, Miss = 30069, Miss_rate = 0.677, Pending_hits = 1443, Reservation_fails = 0
L2_cache_bank[12]: Access = 44380, Miss = 30059, Miss_rate = 0.677, Pending_hits = 258, Reservation_fails = 2
L2_cache_bank[13]: Access = 44401, Miss = 30058, Miss_rate = 0.677, Pending_hits = 1441, Reservation_fails = 0
L2_cache_bank[14]: Access = 44464, Miss = 30080, Miss_rate = 0.677, Pending_hits = 254, Reservation_fails = 0
L2_cache_bank[15]: Access = 44464, Miss = 30080, Miss_rate = 0.677, Pending_hits = 1455, Reservation_fails = 0
L2_cache_bank[16]: Access = 44412, Miss = 30058, Miss_rate = 0.677, Pending_hits = 262, Reservation_fails = 0
L2_cache_bank[17]: Access = 44391, Miss = 30057, Miss_rate = 0.677, Pending_hits = 1431, Reservation_fails = 0
L2_cache_bank[18]: Access = 44390, Miss = 30057, Miss_rate = 0.677, Pending_hits = 246, Reservation_fails = 0
L2_cache_bank[19]: Access = 44411, Miss = 30057, Miss_rate = 0.677, Pending_hits = 1411, Reservation_fails = 0
L2_cache_bank[20]: Access = 44464, Miss = 30079, Miss_rate = 0.676, Pending_hits = 240, Reservation_fails = 2
L2_cache_bank[21]: Access = 44464, Miss = 30079, Miss_rate = 0.676, Pending_hits = 1419, Reservation_fails = 0
L2_total_cache_accesses = 977088
L2_total_cache_misses = 661500
L2_total_cache_miss_rate = 0.6770
L2_total_cache_pending_hits = 18534
L2_total_cache_reservation_fails = 14
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 296961
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 18141
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 343962
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 317520
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 14
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 93
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 366
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 659064
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 317520
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.040
L2_cache_fill_port_util = 0.139

icnt_total_pkts_mem_to_simt=3139024
icnt_total_pkts_simt_to_mem=2247168
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.56005
	minimum = 6
	maximum = 38
Network latency average = 8.43848
	minimum = 6
	maximum = 36
Slowest packet = 1862220
Flit latency average = 6.90572
	minimum = 6
	maximum = 33
Slowest flit = 5333917
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0239532
	minimum = 0.0189549 (at node 1)
	maximum = 0.0284324 (at node 23)
Accepted packet rate average = 0.0239532
	minimum = 0.0189549 (at node 1)
	maximum = 0.0284324 (at node 23)
Injected flit rate average = 0.0660187
	minimum = 0.0436787 (at node 1)
	maximum = 0.0875119 (at node 42)
Accepted flit rate average= 0.0660187
	minimum = 0.0607793 (at node 1)
	maximum = 0.091169 (at node 23)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 9.1412 (21 samples)
	minimum = 6 (21 samples)
	maximum = 131.952 (21 samples)
Network latency average = 8.79472 (21 samples)
	minimum = 6 (21 samples)
	maximum = 109.429 (21 samples)
Flit latency average = 7.35581 (21 samples)
	minimum = 6 (21 samples)
	maximum = 105.857 (21 samples)
Fragmentation average = 0.0251295 (21 samples)
	minimum = 0 (21 samples)
	maximum = 61.1905 (21 samples)
Injected packet rate average = 0.0229003 (21 samples)
	minimum = 0.0181224 (21 samples)
	maximum = 0.0271805 (21 samples)
Accepted packet rate average = 0.0229003 (21 samples)
	minimum = 0.0181224 (21 samples)
	maximum = 0.0271805 (21 samples)
Injected flit rate average = 0.0631181 (21 samples)
	minimum = 0.0417523 (21 samples)
	maximum = 0.0837129 (21 samples)
Accepted flit rate average = 0.0631181 (21 samples)
	minimum = 0.0581203 (21 samples)
	maximum = 0.0871654 (21 samples)
Injected packet size average = 2.75621 (21 samples)
Accepted packet size average = 2.75621 (21 samples)
Hops average = 1 (21 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 45 min, 41 sec (2741 sec)
gpgpu_simulation_rate = 221023 (inst/sec)
gpgpu_simulation_rate = 2017 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 22 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 22 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 22 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 22 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 22 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 22 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 22 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 22 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 22 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 22 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 22 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 22 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 22 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 22 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 22 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 22 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 22 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 22 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 22 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 22 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 22 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 22 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 22 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 22 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 22 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 22 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 22 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 22 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 22: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 22 
gpu_sim_cycle = 39464
gpu_sim_insn = 28848876
gpu_ipc =     731.0175
gpu_tot_sim_cycle = 5792942
gpu_tot_sim_insn = 634675272
gpu_tot_ipc =     109.5601
gpu_tot_issued_cta = 1408
max_total_param_size = 0
gpu_stall_dramfull = 63666
gpu_stall_icnt2sh    = 13778
partiton_reqs_in_parallel = 868208
partiton_reqs_in_parallel_total    = 18992250
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       3.4284
partiton_reqs_in_parallel_util = 868208
partiton_reqs_in_parallel_util_total    = 18992250
gpu_sim_cycle_parition_util = 39464
gpu_tot_sim_cycle_parition_util    = 865235
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9526
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 977088
L2_BW  =     111.6926 GB/Sec
L2_BW_total  =      16.7480 GB/Sec
gpu_total_sim_rate=222458

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 12743016
	L1I_total_cache_misses = 3568
	L1I_total_cache_miss_rate = 0.0003
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 39424
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0414
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 37792
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 12739448
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3568
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 39424
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 12743016
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
106191, 102046, 102228, 105960, 106214, 102090, 102240, 105885, 29014, 27836, 27939, 18070, 
gpgpu_n_tot_thrd_icount = 733027328
gpgpu_n_tot_w_icount = 22907104
gpgpu_n_stall_shd_mem = 133236
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 690448
gpgpu_n_mem_write_global = 332640
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 16856576
gpgpu_n_store_insn = 10478160
gpgpu_n_shmem_insn = 69416336
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1261568
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 17128
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 114664
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:666299	W0_Idle:466065	W0_Scoreboard:27345806	W1:1330560	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:8979960	W32:12596584
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5523584 {8:690448,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 45239040 {136:332640,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 77934208 {40:166320,136:524128,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2661120 {8:332640,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 1746 
maxdqlatency = 0 
maxmflatency = 12576 
averagemflatency = 291 
max_icnt2mem_latency = 11626 
max_icnt2sh_latency = 5792941 
mrq_lat_table:457492 	71472 	49315 	109034 	133756 	103826 	59831 	28548 	8821 	3481 	68 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	634675 	373765 	2754 	2414 	2885 	3725 	2898 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	31 	883093 	40030 	660 	147 	87085 	213 	576 	1316 	2378 	2522 	3488 	2053 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	579196 	109543 	1737 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	7084 	11629 	29006 	58121 	123571 	103229 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1543 	195 	5 	11 	6 	7 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:     12320     12386     13222     13102     13189     13282     11480     11902     12744     13235     12216     12126     11552     11961     12361     12752 
dram[1]:     12329     12238     13207     13104     13222     13223     11320     11987     12744     13234     12145     12048     11736     12172     12299     12647 
dram[2]:     12322     12755     13210     12862     13152     13248     11411     12026     12744     13224     12143     12020     11647     11907     12390     12756 
dram[3]:     12384     12629     13224     12937     13154     13147     11292     11892     12745     13222     12142     12380     11597     11992     12302     12687 
dram[4]:     12353     12654     13141     12728     13168     13178     11373     11999     12746     13226     12230     12553     11601     11939     12434     12738 
dram[5]:     12343     12599     13205     13151     13193     13144     11261     11908     12745     13231     12225     12479     11524     12031     12315     12713 
dram[6]:     12483     12729     13083     12941     13213     13238     11161     11967     12744     13229     12219     12589     11713     11620     12364     12652 
dram[7]:     12414     12646     13281     13262     13202     13083     11294     11820     12749     13236     12315     12206     11629     11544     12371     12764 
dram[8]:     12474     12822     13058     13095     13202     13322     11317     11918     12748     13230     12154     12181     11642     11607     12297     12614 
dram[9]:     12338     12653     13078     13135     13177     13270     11422     11877     12744     13238     12040     11964     11563     11511     12413     12672 
dram[10]:     12447     12821     13095     13122     13289     13408     11110     12030     12744     13233     12239     12259     11716     12212     12337     12447 
average row accesses per activate:
dram[0]:  8.229443  7.893130  8.449931  8.380953  7.410191  7.496134  7.993994  7.970060  8.167665  7.895803  7.652112  7.619916  8.596265  8.545714  7.429594  7.592683 
dram[1]:  8.393775  8.172596  7.324423  7.582390  6.863898  6.824541  8.873333  8.532051  8.340979  8.178411  7.190225  7.023226  8.288089  8.141497  7.861111  7.545455 
dram[2]:  8.493298  8.314960  8.407252  8.550355  7.042603  6.871824  8.114329  7.827941  8.632912  8.155456  7.709632  7.633941  8.428169  8.208505  7.101045  7.003437 
dram[3]:  8.392053  8.175484  7.940711  7.638783  7.178528  6.984742  8.785479  8.532051  7.907247  7.673699  7.200531  7.181457  8.219780  7.989319  7.428918  6.831285 
dram[4]:  8.336843  8.470589  8.313104  8.003984  7.045838  6.760417  7.953353  7.930233  8.291793  7.783167  7.915329  7.846599  8.020107  7.841415  7.368675  6.918552 
dram[5]:  7.942381  7.861850  7.939198  7.797967  7.149327  6.953571  8.944263  8.660317  7.433242  7.652174  7.356852  7.338295  8.671015  8.321280  7.368675  7.078704 
dram[6]:  8.640669  8.205027  8.171771  8.282051  6.989209  6.906398  8.291793  8.119047  8.551724  8.155456  7.734665  7.604488  7.638381  7.688568  7.224277  7.117312 
dram[7]:  7.983269  7.611043  8.065703  8.023529  7.579974  7.143383  8.828479  8.605679  7.100529  6.890886  7.693906  7.620028  8.502907  8.565154  7.166285  6.974330 
dram[8]:  8.120419  8.034974  8.194926  8.238926  6.959085  7.052439  8.498443  8.291793  8.158054  7.905744  7.557823  7.557823  7.717678  7.768924  7.658088  7.474880 
dram[9]:  7.764706  7.764706  8.065703  7.961090  7.579292  7.452320  8.393847  8.291793  7.333333  7.147803  8.004323  7.769231  8.357142  8.158996  7.079861  7.096288 
dram[10]:  8.632153  8.380953  7.879333  7.920000  7.062271  7.036496  9.123746  8.857142  8.084337  7.723741  7.497942  7.278296  7.670513  7.760052  7.627182  7.589330 
average row locality = 1025644/131707 = 7.787316
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      4159      4158      4136      4136      3958      3958      3630      3630      3696      3696      3695      3695      4047      4046      4169      4169 
dram[1]:      4157      4157      4070      4070      4026      4026      3630      3630      3695      3695      3705      3705      4048      4048      4169      4168 
dram[2]:      4224      4224      4070      4070      4026      4026      3629      3629      3696      3696      3705      3705      4048      4048      4112      4112 
dram[3]:      4224      4224      4069      4069      4026      4026      3630      3630      3696      3696      3695      3695      4048      4048      4112      4112 
dram[4]:      4224      4224      4069      4069      3971      3971      3696      3696      3696      3696      3695      3695      4047      4047      4114      4114 
dram[5]:      4157      4157      4124      4124      3971      3971      3696      3696      3696      3696      3695      3696      4047      4047      4114      4114 
dram[6]:      4158      4157      4124      4124      3959      3959      3696      3696      3696      3696      3695      3695      3981      3981      4181      4181 
dram[7]:      4157      4157      4125      4125      3959      3959      3696      3696      3652      3652      3762      3762      3980      3980      4181      4181 
dram[8]:      4158      4157      4125      4125      3935      3935      3696      3696      3652      3652      3762      3762      3980      3980      4181      4181 
dram[9]:      4224      4224      4125      4125      3935      3935      3696      3696      3652      3652      3762      3762      3980      3980      4115      4115 
dram[10]:      4224      4224      4125      4125      3936      3936      3696      3696      3652      3652      3717      3717      4047      4047      4115      4115 
total reads: 693004
bank skew: 4224/3629 = 1.16
chip skew: 63024/62977 = 1.00
number of total write accesses:
dram[0]:      2046      2046      2024      2024      1859      1859      1694      1694      1760      1760      1738      1738      1936      1936      2057      2057 
dram[1]:      2046      2046      1958      1958      1925      1925      1694      1694      1760      1760      1738      1738      1936      1936      2057      2057 
dram[2]:      2112      2112      1958      1958      1925      1925      1694      1694      1760      1760      1738      1738      1936      1936      2002      2002 
dram[3]:      2112      2112      1958      1958      1925      1925      1694      1694      1760      1760      1727      1727      1936      1936      2002      2002 
dram[4]:      2112      2112      1958      1958      1870      1870      1760      1760      1760      1760      1727      1727      1936      1936      2002      2002 
dram[5]:      2046      2046      2013      2013      1870      1870      1760      1760      1760      1760      1727      1727      1936      1936      2002      2002 
dram[6]:      2046      2046      2013      2013      1870      1870      1760      1760      1760      1760      1727      1727      1870      1870      2068      2068 
dram[7]:      2046      2046      2013      2013      1870      1870      1760      1760      1716      1716      1793      1793      1870      1870      2068      2068 
dram[8]:      2046      2046      2013      2013      1848      1848      1760      1760      1716      1716      1793      1793      1870      1870      2068      2068 
dram[9]:      2112      2112      2013      2013      1848      1848      1760      1760      1716      1716      1793      1793      1870      1870      2002      2002 
dram[10]:      2112      2112      2013      2013      1848      1848      1760      1760      1716      1716      1749      1749      1936      1936      2002      2002 
total reads: 332640
bank skew: 2112/1694 = 1.25
chip skew: 30272/30228 = 1.00
average mf latency per bank:
dram[0]:        299       268       303       268       312       272       296       268       300       265       333       282       329       284       303       274
dram[1]:        295       266       305       268       313       271       295       270       302       265       333       282       328       282       301       273
dram[2]:        298       268       303       269       311       270       296       269       300       265       331       282       328       283       302       271
dram[3]:        297       268       305       269       313       271       294       270       302       265       334       283       329       282       299       273
dram[4]:        297       267       304       270       311       270       296       269       302       265       333       285       329       283       301       270
dram[5]:        295       266       304       269       313       272       295       269       302       266       335       283       329       282       299       271
dram[6]:        294       266       305       270       312       270       295       269       301       265       334       284       328       284       302       272
dram[7]:        296       267       303       267       311       272       295       268       299       261       334       282       327       285       300       272
dram[8]:        292       265       308       271       313       271       296       268       298       263       332       282       329       285       301       272
dram[9]:        296       267       307       268       312       272       295       267       299       261       332       282       329       285       301       271
dram[10]:        296       266       307       271       313       270       296       268       300       263       338       283       327       283       301       274
maximum mf latency per bank:
dram[0]:      11357     11071     10898     10728     10527     10192      9611      9523      9784      9442     12391     11982     12459     12069     11706     11388
dram[1]:      11359     10741     11096     10859     10363     10101      9818      9490      9978      9657     12370     11880     12502     12026     11745     11446
dram[2]:      11270     10946     10744     10533     10665     10301      9641      9456      9700      9469     12409     11999     12474     12074     11639     11346
dram[3]:      11916     11351     11179     10947     10236     10123      9840      9429     10061      9724     12354     11883     12387     11909     11657     11360
dram[4]:      11328     11216     10802     10317     10672     10184      9732      9435      9823      9386     12365     11953     12576     12107     11547     11249
dram[5]:      11698     11378     11251     10994     10191      9851      9623      9396     10030      9635     12372     11971     12540     11949     11533     11359
dram[6]:      10939     10646     11186     10838     10538     10078      9580      9364      9717      9295     12457     12047     12327     11837     11636     11229
dram[7]:      11689     11219     11209     11003      9999      9710      9640      9384      9584      9456     12446     12028     12091     11620     11708     11310
dram[8]:      11074     10497     10984     10759     10702     10241      9661      9329      9400      8914     12496     12103     12215     11831     11540     11213
dram[9]:      11178     10787     10937     10568     10599     10236      9752      9396      9764      9346     12429     11956     12090     11605     11662     11458
dram[10]:      11196     10921     11179     10845     10574     10242      9946      9626      9395      8925     12435     11953     12503     11873     11812     11321
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1681615 n_nop=1285335 n_act=11736 n_pre=11720 n_req=93206 n_rd=251912 n_write=120912 bw_util=0.4434
n_activity=1267653 dram_eff=0.5882
bk0: 16636a 1521560i bk1: 16632a 1528221i bk2: 16544a 1522968i bk3: 16544a 1529074i bk4: 15832a 1533992i bk5: 15832a 1538005i bk6: 14520a 1544290i bk7: 14520a 1549140i bk8: 14784a 1543802i bk9: 14784a 1544851i bk10: 14780a 1543493i bk11: 14780a 1547503i bk12: 16188a 1526780i bk13: 16184a 1530807i bk14: 16676a 1516911i bk15: 16676a 1521476i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.53353
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1681615 n_nop=1284711 n_act=12006 n_pre=11990 n_req=93227 n_rd=251996 n_write=120912 bw_util=0.4435
n_activity=1271100 dram_eff=0.5867
bk0: 16628a 1520739i bk1: 16628a 1527777i bk2: 16280a 1522802i bk3: 16280a 1530110i bk4: 16104a 1528819i bk5: 16104a 1534154i bk6: 14520a 1543290i bk7: 14520a 1547271i bk8: 14780a 1542298i bk9: 14780a 1547402i bk10: 14820a 1543202i bk11: 14820a 1547047i bk12: 16192a 1525808i bk13: 16192a 1531334i bk14: 16676a 1516901i bk15: 16672a 1520901i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.51602
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1681615 n_nop=1284811 n_act=11870 n_pre=11854 n_req=93270 n_rd=252080 n_write=121000 bw_util=0.4437
n_activity=1268450 dram_eff=0.5882
bk0: 16896a 1517075i bk1: 16896a 1524091i bk2: 16280a 1525097i bk3: 16280a 1532261i bk4: 16104a 1531064i bk5: 16104a 1533709i bk6: 14516a 1544178i bk7: 14516a 1548933i bk8: 14784a 1543263i bk9: 14784a 1546277i bk10: 14820a 1542843i bk11: 14820a 1548676i bk12: 16192a 1525964i bk13: 16192a 1532144i bk14: 16448a 1518990i bk15: 16448a 1520863i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.50428
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1681615 n_nop=1284533 n_act=12093 n_pre=12077 n_req=93228 n_rd=252000 n_write=120912 bw_util=0.4435
n_activity=1266659 dram_eff=0.5888
bk0: 16896a 1516622i bk1: 16896a 1523640i bk2: 16276a 1524007i bk3: 16276a 1529947i bk4: 16104a 1530265i bk5: 16104a 1533042i bk6: 14520a 1542470i bk7: 14520a 1546308i bk8: 14784a 1541523i bk9: 14784a 1545264i bk10: 14780a 1544023i bk11: 14780a 1548334i bk12: 16192a 1525228i bk13: 16192a 1527103i bk14: 16448a 1518639i bk15: 16448a 1522531i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.51883
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents
MSHR: tag=0xc01ee880, atomic=0 1 entries : 0x7fe0cb8e56c0 :  mf: uid=14139611, sid03:w08, part=4, addr=0xc01ee880, load , size=128, unknown  status = IN_PARTITION_DRAM (5792939), 

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1681615 n_nop=1284513 n_act=12011 n_pre=11995 n_req=93274 n_rd=252096 n_write=121000 bw_util=0.4437
n_activity=1271088 dram_eff=0.587
bk0: 16896a 1517406i bk1: 16896a 1525440i bk2: 16276a 1524767i bk3: 16276a 1530712i bk4: 15884a 1531784i bk5: 15884a 1535280i bk6: 14784a 1538924i bk7: 14784a 1542805i bk8: 14784a 1542315i bk9: 14784a 1544246i bk10: 14780a 1545024i bk11: 14780a 1549083i bk12: 16188a 1525677i bk13: 16188a 1530649i bk14: 16456a 1520816i bk15: 16456a 1524958i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.50973
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1681615 n_nop=1284609 n_act=12053 n_pre=12037 n_req=93229 n_rd=252004 n_write=120912 bw_util=0.4435
n_activity=1267317 dram_eff=0.5885
bk0: 16628a 1519714i bk1: 16628a 1526423i bk2: 16496a 1524780i bk3: 16496a 1525847i bk4: 15884a 1531961i bk5: 15884a 1535525i bk6: 14784a 1540984i bk7: 14784a 1545454i bk8: 14784a 1539947i bk9: 14784a 1543266i bk10: 14780a 1543936i bk11: 14784a 1548165i bk12: 16188a 1526242i bk13: 16188a 1530966i bk14: 16456a 1521008i bk15: 16456a 1525299i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.52301
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1681615 n_nop=1284873 n_act=11965 n_pre=11949 n_req=93207 n_rd=251916 n_write=120912 bw_util=0.4434
n_activity=1266599 dram_eff=0.5887
bk0: 16632a 1520361i bk1: 16628a 1527384i bk2: 16496a 1521526i bk3: 16496a 1528319i bk4: 15836a 1533092i bk5: 15836a 1537263i bk6: 14784a 1540098i bk7: 14784a 1545701i bk8: 14784a 1540710i bk9: 14784a 1544277i bk10: 14780a 1542288i bk11: 14780a 1546972i bk12: 15924a 1527824i bk13: 15924a 1534067i bk14: 16724a 1515315i bk15: 16724a 1517264i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.52313
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1681615 n_nop=1284287 n_act=12080 n_pre=12064 n_req=93296 n_rd=252096 n_write=121088 bw_util=0.4438
n_activity=1268134 dram_eff=0.5886
bk0: 16628a 1520055i bk1: 16628a 1528020i bk2: 16500a 1522405i bk3: 16500a 1530540i bk4: 15836a 1534127i bk5: 15836a 1535547i bk6: 14784a 1541226i bk7: 14784a 1545191i bk8: 14608a 1542067i bk9: 14608a 1546061i bk10: 15048a 1539789i bk11: 15048a 1544234i bk12: 15920a 1530315i bk13: 15920a 1533348i bk14: 16724a 1516865i bk15: 16724a 1518488i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.50027
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents
MSHR: tag=0xc01eec80, atomic=0 1 entries : 0x7fe0cb76f250 :  mf: uid=14139612, sid03:w10, part=8, addr=0xc01eec80, load , size=128, unknown  status = IN_PARTITION_DRAM (5792941), 

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1681615 n_nop=1284910 n_act=11951 n_pre=11935 n_req=93205 n_rd=251907 n_write=120912 bw_util=0.4434
n_activity=1267838 dram_eff=0.5881
bk0: 16632a 1520933i bk1: 16628a 1529193i bk2: 16500a 1524634i bk3: 16500a 1528627i bk4: 15740a 1535736i bk5: 15739a 1538153i bk6: 14784a 1540430i bk7: 14784a 1543681i bk8: 14608a 1542363i bk9: 14608a 1546726i bk10: 15048a 1539995i bk11: 15048a 1544132i bk12: 15920a 1525727i bk13: 15920a 1532588i bk14: 16724a 1516634i bk15: 16724a 1520171i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.51708
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1681615 n_nop=1284715 n_act=12046 n_pre=12030 n_req=93206 n_rd=251912 n_write=120912 bw_util=0.4434
n_activity=1268046 dram_eff=0.588
bk0: 16896a 1516771i bk1: 16896a 1523560i bk2: 16500a 1523628i bk3: 16500a 1528649i bk4: 15740a 1536125i bk5: 15740a 1539107i bk6: 14784a 1539428i bk7: 14784a 1545643i bk8: 14608a 1543468i bk9: 14608a 1547238i bk10: 15048a 1539703i bk11: 15048a 1546581i bk12: 15920a 1529096i bk13: 15920a 1532465i bk14: 16460a 1519381i bk15: 16460a 1524189i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.47814
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents
MSHR: tag=0xc01eee80, atomic=0 1 entries : 0x7fe0cba55e70 :  mf: uid=14139610, sid03:w11, part=10, addr=0xc01eee80, load , size=128, unknown  status = IN_PARTITION_DRAM (5792936), 

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1681615 n_nop=1284653 n_act=11897 n_pre=11881 n_req=93296 n_rd=252096 n_write=121088 bw_util=0.4438
n_activity=1270109 dram_eff=0.5876
bk0: 16896a 1518565i bk1: 16896a 1523848i bk2: 16500a 1522660i bk3: 16500a 1526132i bk4: 15744a 1534966i bk5: 15744a 1539295i bk6: 14784a 1539904i bk7: 14784a 1543985i bk8: 14608a 1541788i bk9: 14608a 1549076i bk10: 14868a 1540661i bk11: 14868a 1547625i bk12: 16188a 1524887i bk13: 16188a 1529638i bk14: 16460a 1521690i bk15: 16460a 1523548i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.50824

========= L2 cache stats =========
L2_cache_bank[0]: Access = 46542, Miss = 31490, Miss_rate = 0.677, Pending_hits = 291, Reservation_fails = 0
L2_cache_bank[1]: Access = 46492, Miss = 31488, Miss_rate = 0.677, Pending_hits = 1446, Reservation_fails = 1
L2_cache_bank[2]: Access = 46514, Miss = 31500, Miss_rate = 0.677, Pending_hits = 235, Reservation_fails = 4
L2_cache_bank[3]: Access = 46508, Miss = 31499, Miss_rate = 0.677, Pending_hits = 1433, Reservation_fails = 0
L2_cache_bank[4]: Access = 46530, Miss = 31510, Miss_rate = 0.677, Pending_hits = 249, Reservation_fails = 0
L2_cache_bank[5]: Access = 46519, Miss = 31510, Miss_rate = 0.677, Pending_hits = 1428, Reservation_fails = 4
L2_cache_bank[6]: Access = 46475, Miss = 31500, Miss_rate = 0.678, Pending_hits = 244, Reservation_fails = 0
L2_cache_bank[7]: Access = 46475, Miss = 31500, Miss_rate = 0.678, Pending_hits = 1437, Reservation_fails = 0
L2_cache_bank[8]: Access = 46547, Miss = 31512, Miss_rate = 0.677, Pending_hits = 270, Reservation_fails = 1
L2_cache_bank[9]: Access = 46558, Miss = 31512, Miss_rate = 0.677, Pending_hits = 1462, Reservation_fails = 0
L2_cache_bank[10]: Access = 46536, Miss = 31500, Miss_rate = 0.677, Pending_hits = 267, Reservation_fails = 0
L2_cache_bank[11]: Access = 46514, Miss = 31501, Miss_rate = 0.677, Pending_hits = 1455, Reservation_fails = 0
L2_cache_bank[12]: Access = 46492, Miss = 31490, Miss_rate = 0.677, Pending_hits = 263, Reservation_fails = 2
L2_cache_bank[13]: Access = 46514, Miss = 31489, Miss_rate = 0.677, Pending_hits = 1452, Reservation_fails = 0
L2_cache_bank[14]: Access = 46580, Miss = 31512, Miss_rate = 0.677, Pending_hits = 260, Reservation_fails = 0
L2_cache_bank[15]: Access = 46580, Miss = 31512, Miss_rate = 0.677, Pending_hits = 1466, Reservation_fails = 0
L2_cache_bank[16]: Access = 46525, Miss = 31489, Miss_rate = 0.677, Pending_hits = 266, Reservation_fails = 0
L2_cache_bank[17]: Access = 46503, Miss = 31488, Miss_rate = 0.677, Pending_hits = 1440, Reservation_fails = 0
L2_cache_bank[18]: Access = 46503, Miss = 31489, Miss_rate = 0.677, Pending_hits = 251, Reservation_fails = 0
L2_cache_bank[19]: Access = 46525, Miss = 31489, Miss_rate = 0.677, Pending_hits = 1421, Reservation_fails = 0
L2_cache_bank[20]: Access = 46580, Miss = 31512, Miss_rate = 0.677, Pending_hits = 246, Reservation_fails = 2
L2_cache_bank[21]: Access = 46580, Miss = 31512, Miss_rate = 0.677, Pending_hits = 1431, Reservation_fails = 0
L2_total_cache_accesses = 1023592
L2_total_cache_misses = 693004
L2_total_cache_miss_rate = 0.6770
L2_total_cache_pending_hits = 18713
L2_total_cache_reservation_fails = 14
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 311782
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 18320
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 360346
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 332640
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 14
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 93
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 366
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 690448
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 332640
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.040
L2_cache_fill_port_util = 0.139

icnt_total_pkts_mem_to_simt=3288384
icnt_total_pkts_simt_to_mem=2354152
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.53335
	minimum = 6
	maximum = 52
Network latency average = 8.40939
	minimum = 6
	maximum = 48
Slowest packet = 2001253
Flit latency average = 6.87667
	minimum = 6
	maximum = 46
Slowest flit = 5516104
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0235684
	minimum = 0.0186504 (at node 0)
	maximum = 0.0279756 (at node 3)
Accepted packet rate average = 0.0235684
	minimum = 0.0186504 (at node 0)
	maximum = 0.0279756 (at node 3)
Injected flit rate average = 0.0649581
	minimum = 0.042977 (at node 0)
	maximum = 0.086106 (at node 42)
Accepted flit rate average= 0.0649581
	minimum = 0.0598029 (at node 0)
	maximum = 0.0897043 (at node 3)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 9.11357 (22 samples)
	minimum = 6 (22 samples)
	maximum = 128.318 (22 samples)
Network latency average = 8.77721 (22 samples)
	minimum = 6 (22 samples)
	maximum = 106.636 (22 samples)
Flit latency average = 7.33403 (22 samples)
	minimum = 6 (22 samples)
	maximum = 103.136 (22 samples)
Fragmentation average = 0.0239872 (22 samples)
	minimum = 0 (22 samples)
	maximum = 58.4091 (22 samples)
Injected packet rate average = 0.0229307 (22 samples)
	minimum = 0.0181464 (22 samples)
	maximum = 0.0272167 (22 samples)
Accepted packet rate average = 0.0229307 (22 samples)
	minimum = 0.0181464 (22 samples)
	maximum = 0.0272167 (22 samples)
Injected flit rate average = 0.0632017 (22 samples)
	minimum = 0.041808 (22 samples)
	maximum = 0.0838217 (22 samples)
Accepted flit rate average = 0.0632017 (22 samples)
	minimum = 0.0581968 (22 samples)
	maximum = 0.0872808 (22 samples)
Injected packet size average = 2.7562 (22 samples)
Accepted packet size average = 2.7562 (22 samples)
Hops average = 1 (22 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 47 min, 33 sec (2853 sec)
gpgpu_simulation_rate = 222458 (inst/sec)
gpgpu_simulation_rate = 2030 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 9 bind to kernel 23 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 23 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 23 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 23 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 23 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 23 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 23 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 23 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 23 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 23 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 23 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 23 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 23 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 23 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 23 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 23 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 23 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 23 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 23 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 23 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 23 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 23 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 23 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 23 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 23 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 23 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 23 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 23 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 23: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 23 
gpu_sim_cycle = 39118
gpu_sim_insn = 28848876
gpu_ipc =     737.4834
gpu_tot_sim_cycle = 6054210
gpu_tot_sim_insn = 663524148
gpu_tot_ipc =     109.5972
gpu_tot_issued_cta = 1472
max_total_param_size = 0
gpu_stall_dramfull = 63666
gpu_stall_icnt2sh    = 14260
partiton_reqs_in_parallel = 860596
partiton_reqs_in_parallel_total    = 19860458
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       3.4226
partiton_reqs_in_parallel_util = 860596
partiton_reqs_in_parallel_util_total    = 19860458
gpu_sim_cycle_parition_util = 39118
gpu_tot_sim_cycle_parition_util    = 904699
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9545
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 1023592
L2_BW  =     112.6805 GB/Sec
L2_BW_total  =      16.7533 GB/Sec
gpu_total_sim_rate=225305

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 13322244
	L1I_total_cache_misses = 3568
	L1I_total_cache_miss_rate = 0.0003
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 41216
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0396
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 39584
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 13318676
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3568
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 41216
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 13322244
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
111018, 106685, 106875, 110779, 111041, 106725, 106887, 110703, 29014, 27836, 27939, 18070, 
gpgpu_n_tot_thrd_icount = 766346752
gpgpu_n_tot_w_icount = 23948336
gpgpu_n_stall_shd_mem = 133259
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 721832
gpgpu_n_mem_write_global = 347760
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 17622784
gpgpu_n_store_insn = 10954440
gpgpu_n_shmem_insn = 72571624
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1318912
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 17151
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 114664
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:696787	W0_Idle:481286	W0_Scoreboard:28471488	W1:1391040	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:9388140	W32:13169156
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5774656 {8:721832,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 47295360 {136:347760,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 81476672 {40:173880,136:547952,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2782080 {8:347760,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 1746 
maxdqlatency = 0 
maxmflatency = 12576 
averagemflatency = 288 
max_icnt2mem_latency = 11626 
max_icnt2sh_latency = 6054209 
mrq_lat_table:479240 	75541 	51856 	113367 	139166 	108407 	62767 	29497 	8878 	3481 	68 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	667571 	387358 	2769 	2414 	2885 	3725 	2898 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	32 	927424 	42197 	665 	147 	87085 	213 	576 	1316 	2378 	2522 	3488 	2053 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	605387 	114638 	1835 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	7084 	11629 	29006 	58121 	123571 	118349 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1619 	197 	5 	11 	6 	7 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:     12320     12386     13222     13102     13189     13282     11480     11902     12744     13235     12216     12126     11552     11961     12361     12752 
dram[1]:     12329     12238     13207     13104     13222     13223     11320     11987     12744     13234     12145     12048     11736     12172     12299     12647 
dram[2]:     12322     12755     13210     12862     13152     13248     11411     12026     12744     13224     12143     12020     11647     11907     12390     12756 
dram[3]:     12384     12629     13224     12937     13154     13147     11292     11892     12745     13222     12142     12380     11597     11992     12302     12687 
dram[4]:     12353     12654     13141     12728     13168     13178     11373     11999     12746     13226     12230     12553     11601     11939     12434     12738 
dram[5]:     12343     12599     13205     13151     13193     13144     11261     11908     12745     13231     12225     12479     11524     12031     12315     12713 
dram[6]:     12483     12729     13083     12941     13213     13238     11161     11967     12744     13229     12219     12589     11713     11620     12364     12652 
dram[7]:     12414     12646     13281     13262     13202     13083     11294     11820     12749     13236     12315     12206     11629     11544     12371     12764 
dram[8]:     12474     12822     13058     13095     13202     13322     11317     11918     12748     13230     12154     12181     11642     11607     12297     12614 
dram[9]:     12338     12653     13078     13135     13177     13270     11422     11877     12744     13238     12040     11964     11563     11511     12413     12672 
dram[10]:     12447     12821     13095     13122     13289     13408     11110     12030     12744     13233     12239     12259     11716     12212     12337     12447 
average row accesses per activate:
dram[0]:  8.468668  8.127820  8.656796  8.587450  7.621859  7.709022  8.233382  8.209131  8.397644  8.122507  7.860111  7.827586  8.857345  8.806180  7.645540  7.810552 
dram[1]:  8.635153  8.411155  7.519713  7.779975  7.069476  7.029445  9.092985  8.750393  8.547226  8.383823  7.394018  7.224905  8.544959  8.396252  8.061881  7.744352 
dram[2]:  8.738787  8.558140  8.586630  8.729543  7.251168  7.077537  8.355322  8.065123  8.867807  8.385294  7.919220  7.842759  8.686980  8.464237  7.293045  7.194601 
dram[3]:  8.636245  8.416773  8.141009  7.836862  7.389286  7.192352  9.004847  8.750393  8.110953  7.875690  7.405229  7.385919  8.452830  8.220183  7.623361  7.005476 
dram[4]:  8.580311  8.715790  8.492578  8.183355  7.253572  6.963428  8.195122  8.171674  8.497765  7.985994  8.127690  8.058322  8.273088  8.091613  7.580569  7.108889 
dram[5]:  8.177806  8.096129  8.141042  7.998752  7.358696  7.159812  9.198068  8.911077  7.633200  7.853994  7.563418  7.544607  8.907670  8.555252  7.562648  7.253968 
dram[6]:  8.884932  8.444011  8.375163  8.486093  7.196450  7.112281  8.538116  8.363104  8.758833  8.360703  7.945302  7.813793  7.883033  7.934023  7.436860  7.312080 
dram[7]:  8.219265  7.841596  8.268387  8.225930  7.796154  7.353084  9.081081  8.855814  7.295188  7.083333  7.907357  7.832659  8.735043  8.797705  7.361486  7.152079 
dram[8]:  8.358248  8.271684  8.420500  8.442688  7.165083  7.259928  8.720611  8.512668  8.360656  8.083573  7.769746  7.769746  7.963636  8.015686  7.875904  7.672535 
dram[9]:  8.000000  8.000000  8.268387  8.163057  7.794574  7.665820  8.641453  8.538116  7.528859  7.341623  8.220963  7.983494  8.588235  8.388509  7.271591  7.288155 
dram[10]:  8.879356  8.625000  8.101138  8.121673  7.269879  7.243698  9.348609  9.081081  8.260677  7.900000  7.707152  7.484928  7.917929  8.008940  7.822738  7.784671 
average row locality = 1072268/133959 = 8.004449
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      4348      4347      4320      4320      4131      4131      3803      3803      3862      3862      3857      3857      4239      4238      4361      4361 
dram[1]:      4346      4346      4251      4251      4202      4202      3803      3803      3861      3861      3868      3868      4240      4240      4361      4360 
dram[2]:      4416      4416      4251      4251      4202      4202      3802      3802      3862      3862      3868      3868      4240      4240      4301      4301 
dram[3]:      4416      4416      4250      4250      4202      4202      3803      3803      3862      3862      3858      3858      4240      4240      4301      4301 
dram[4]:      4416      4416      4250      4250      4145      4145      3872      3872      3862      3862      3858      3858      4239      4239      4303      4303 
dram[5]:      4346      4346      4307      4307      4145      4145      3872      3872      3862      3862      3858      3859      4239      4239      4303      4303 
dram[6]:      4347      4346      4307      4307      4133      4133      3872      3872      3862      3862      3858      3858      4170      4170      4373      4373 
dram[7]:      4346      4346      4308      4308      4133      4133      3872      3872      3816      3816      3928      3928      4169      4169      4373      4373 
dram[8]:      4347      4346      4308      4308      4108      4108      3872      3872      3816      3816      3928      3928      4169      4169      4373      4373 
dram[9]:      4416      4416      4308      4308      4108      4108      3872      3872      3815      3815      3928      3928      4169      4169      4304      4304 
dram[10]:      4416      4416      4308      4308      4109      4109      3872      3872      3815      3815      3881      3881      4239      4239      4304      4304 
total reads: 724508
bank skew: 4416/3802 = 1.16
chip skew: 65890/65840 = 1.00
number of total write accesses:
dram[0]:      2139      2139      2112      2112      1936      1936      1771      1771      1840      1840      1818      1818      2032      2032      2153      2153 
dram[1]:      2139      2139      2043      2043      2005      2005      1771      1771      1840      1840      1818      1818      2032      2032      2153      2153 
dram[2]:      2208      2208      2043      2043      2005      2005      1771      1771      1840      1840      1818      1818      2032      2032      2095      2095 
dram[3]:      2208      2208      2043      2043      2005      2005      1771      1771      1840      1840      1807      1807      2032      2032      2095      2095 
dram[4]:      2208      2208      2043      2043      1948      1948      1840      1840      1840      1840      1807      1807      2032      2032      2095      2095 
dram[5]:      2139      2139      2100      2100      1948      1948      1840      1840      1840      1840      1807      1807      2032      2032      2095      2095 
dram[6]:      2139      2139      2100      2100      1948      1948      1840      1840      1840      1840      1807      1807      1963      1963      2164      2164 
dram[7]:      2139      2139      2100      2100      1948      1948      1840      1840      1794      1794      1876      1876      1963      1963      2164      2164 
dram[8]:      2139      2139      2100      2100      1925      1925      1840      1840      1794      1794      1876      1876      1963      1963      2164      2164 
dram[9]:      2208      2208      2100      2100      1925      1925      1840      1840      1794      1794      1876      1876      1963      1963      2095      2095 
dram[10]:      2208      2208      2100      2100      1925      1925      1840      1840      1794      1794      1830      1830      2032      2032      2095      2095 
total reads: 347760
bank skew: 2208/1771 = 1.25
chip skew: 31648/31602 = 1.00
average mf latency per bank:
dram[0]:        296       265       300       266       309       270       293       266       297       263       328       279       324       281       299       272
dram[1]:        292       264       301       266       310       269       292       268       298       263       328       279       323       279       298       271
dram[2]:        295       266       300       267       307       268       293       267       296       263       326       279       323       280       298       269
dram[3]:        293       265       302       267       309       269       290       268       299       263       329       280       324       279       295       270
dram[4]:        293       265       301       268       307       268       292       267       298       262       328       282       323       280       298       268
dram[5]:        292       264       301       267       310       270       291       267       298       263       330       280       324       279       295       269
dram[6]:        291       264       302       268       308       268       291       267       297       263       329       281       323       281       298       270
dram[7]:        293       265       300       265       308       270       291       266       296       259       329       279       322       282       296       269
dram[8]:        289       263       304       269       310       269       293       266       295       261       327       279       324       282       298       270
dram[9]:        293       265       303       266       308       270       291       265       296       259       327       279       323       282       297       269
dram[10]:        293       264       303       269       310       268       292       266       296       261       332       279       322       280       298       272
maximum mf latency per bank:
dram[0]:      11357     11071     10898     10728     10527     10192      9611      9523      9784      9442     12391     11982     12459     12069     11706     11388
dram[1]:      11359     10741     11096     10859     10363     10101      9818      9490      9978      9657     12370     11880     12502     12026     11745     11446
dram[2]:      11270     10946     10744     10533     10665     10301      9641      9456      9700      9469     12409     11999     12474     12074     11639     11346
dram[3]:      11916     11351     11179     10947     10236     10123      9840      9429     10061      9724     12354     11883     12387     11909     11657     11360
dram[4]:      11328     11216     10802     10317     10672     10184      9732      9435      9823      9386     12365     11953     12576     12107     11547     11249
dram[5]:      11698     11378     11251     10994     10191      9851      9623      9396     10030      9635     12372     11971     12540     11949     11533     11359
dram[6]:      10939     10646     11186     10838     10538     10078      9580      9364      9717      9295     12457     12047     12327     11837     11636     11229
dram[7]:      11689     11219     11209     11003      9999      9710      9640      9384      9584      9456     12446     12028     12091     11620     11708     11310
dram[8]:      11074     10497     10984     10759     10702     10241      9661      9329      9400      8914     12496     12103     12215     11831     11540     11213
dram[9]:      11178     10787     10937     10568     10599     10236      9752      9396      9764      9346     12429     11956     12090     11605     11662     11458
dram[10]:      11196     10921     11179     10845     10574     10242      9946      9626      9395      8925     12435     11953     12503     11873     11812     11321
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1754250 n_nop=1340638 n_act=11930 n_pre=11914 n_req=97442 n_rd=263360 n_write=126408 bw_util=0.4444
n_activity=1323368 dram_eff=0.5891
bk0: 17392a 1587375i bk1: 17388a 1594519i bk2: 17280a 1589133i bk3: 17280a 1595921i bk4: 16524a 1600967i bk5: 16524a 1604417i bk6: 15212a 1610695i bk7: 15212a 1616120i bk8: 15448a 1610699i bk9: 15448a 1611708i bk10: 15428a 1610306i bk11: 15428a 1614981i bk12: 16956a 1592596i bk13: 16952a 1596891i bk14: 17444a 1582546i bk15: 17444a 1587465i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.51149
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1754250 n_nop=1339982 n_act=12212 n_pre=12196 n_req=97465 n_rd=263452 n_write=126408 bw_util=0.4445
n_activity=1326889 dram_eff=0.5876
bk0: 17384a 1586905i bk1: 17384a 1594123i bk2: 17004a 1588932i bk3: 17004a 1596601i bk4: 16808a 1595648i bk5: 16808a 1600922i bk6: 15212a 1610201i bk7: 15212a 1614403i bk8: 15444a 1608762i bk9: 15444a 1614159i bk10: 15472a 1610204i bk11: 15472a 1614294i bk12: 16960a 1591717i bk13: 16960a 1597397i bk14: 17444a 1582393i bk15: 17440a 1586416i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.49412
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1754250 n_nop=1340090 n_act=12072 n_pre=12056 n_req=97508 n_rd=263536 n_write=126496 bw_util=0.4447
n_activity=1323962 dram_eff=0.5892
bk0: 17664a 1582625i bk1: 17664a 1590184i bk2: 17004a 1591401i bk3: 17004a 1598890i bk4: 16808a 1597837i bk5: 16808a 1599786i bk6: 15208a 1610163i bk7: 15208a 1615894i bk8: 15448a 1609849i bk9: 15448a 1613046i bk10: 15472a 1610083i bk11: 15472a 1615644i bk12: 16960a 1591927i bk13: 16960a 1598848i bk14: 17204a 1584538i bk15: 17204a 1586650i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.48048
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1754250 n_nop=1339792 n_act=12305 n_pre=12289 n_req=97466 n_rd=263456 n_write=126408 bw_util=0.4445
n_activity=1322482 dram_eff=0.5896
bk0: 17664a 1582218i bk1: 17664a 1589913i bk2: 17000a 1590109i bk3: 17000a 1596460i bk4: 16808a 1597136i bk5: 16808a 1599722i bk6: 15212a 1609131i bk7: 15212a 1613502i bk8: 15448a 1608145i bk9: 15448a 1612455i bk10: 15432a 1611129i bk11: 15432a 1615757i bk12: 16960a 1591304i bk13: 16960a 1592759i bk14: 17204a 1584430i bk15: 17204a 1588109i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.49483
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1754250 n_nop=1339772 n_act=12215 n_pre=12199 n_req=97516 n_rd=263560 n_write=126504 bw_util=0.4447
n_activity=1327224 dram_eff=0.5878
bk0: 17664a 1583306i bk1: 17664a 1591468i bk2: 17000a 1591001i bk3: 17000a 1597252i bk4: 16580a 1598787i bk5: 16580a 1602418i bk6: 15488a 1605262i bk7: 15488a 1609830i bk8: 15448a 1609014i bk9: 15448a 1611723i bk10: 15432a 1612192i bk11: 15432a 1616385i bk12: 16956a 1591332i bk13: 16956a 1597318i bk14: 17212a 1586551i bk15: 17212a 1591070i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.48042
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1754250 n_nop=1339876 n_act=12261 n_pre=12245 n_req=97467 n_rd=263460 n_write=126408 bw_util=0.4445
n_activity=1322996 dram_eff=0.5894
bk0: 17384a 1585385i bk1: 17384a 1592755i bk2: 17228a 1590972i bk3: 17228a 1592273i bk4: 16580a 1598925i bk5: 16580a 1602737i bk6: 15488a 1607702i bk7: 15488a 1612489i bk8: 15448a 1606297i bk9: 15448a 1609859i bk10: 15432a 1611208i bk11: 15436a 1615369i bk12: 16956a 1592310i bk13: 16956a 1597059i bk14: 17212a 1586926i bk15: 17212a 1591380i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.49834
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1754250 n_nop=1340156 n_act=12165 n_pre=12149 n_req=97445 n_rd=263372 n_write=126408 bw_util=0.4444
n_activity=1322482 dram_eff=0.5895
bk0: 17388a 1586382i bk1: 17384a 1593731i bk2: 17228a 1587895i bk3: 17228a 1594708i bk4: 16532a 1599902i bk5: 16532a 1604218i bk6: 15488a 1606827i bk7: 15488a 1612702i bk8: 15448a 1607666i bk9: 15448a 1611152i bk10: 15432a 1609092i bk11: 15432a 1613956i bk12: 16680a 1593723i bk13: 16680a 1600500i bk14: 17492a 1580603i bk15: 17492a 1583189i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.49962
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1754250 n_nop=1339538 n_act=12288 n_pre=12272 n_req=97538 n_rd=263560 n_write=126592 bw_util=0.4448
n_activity=1324034 dram_eff=0.5893
bk0: 17384a 1585859i bk1: 17384a 1594538i bk2: 17232a 1589003i bk3: 17232a 1597285i bk4: 16532a 1601094i bk5: 16532a 1602332i bk6: 15488a 1607745i bk7: 15488a 1612210i bk8: 15264a 1608701i bk9: 15264a 1613154i bk10: 15712a 1606770i bk11: 15712a 1611467i bk12: 16676a 1596395i bk13: 16676a 1599693i bk14: 17492a 1582634i bk15: 17492a 1583688i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.47606
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1754250 n_nop=1340184 n_act=12155 n_pre=12139 n_req=97443 n_rd=263364 n_write=126408 bw_util=0.4444
n_activity=1323561 dram_eff=0.589
bk0: 17388a 1587184i bk1: 17384a 1595548i bk2: 17232a 1590769i bk3: 17232a 1595063i bk4: 16432a 1602577i bk5: 16432a 1604763i bk6: 15488a 1606739i bk7: 15488a 1610475i bk8: 15264a 1609274i bk9: 15264a 1613579i bk10: 15712a 1606753i bk11: 15712a 1610967i bk12: 16676a 1591767i bk13: 16676a 1598804i bk14: 17492a 1582192i bk15: 17492a 1585908i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.49328
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents
MSHR: tag=0xc03ef080, atomic=0 1 entries : 0x7fe0c020a740 :  mf: uid=14782256, sid13:w08, part=9, addr=0xc03ef080, load , size=128, unknown  status = IN_PARTITION_DRAM (6054209), 

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1754250 n_nop=1339996 n_act=12252 n_pre=12236 n_req=97442 n_rd=263358 n_write=126408 bw_util=0.4444
n_activity=1324022 dram_eff=0.5888
bk0: 17664a 1582521i bk1: 17664a 1589864i bk2: 17232a 1589798i bk3: 17230a 1595739i bk4: 16432a 1603230i bk5: 16432a 1606059i bk6: 15488a 1605782i bk7: 15488a 1612587i bk8: 15260a 1610127i bk9: 15260a 1614215i bk10: 15712a 1606737i bk11: 15712a 1613741i bk12: 16676a 1595221i bk13: 16676a 1598609i bk14: 17216a 1585497i bk15: 17216a 1590049i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.45505
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1754250 n_nop=1339912 n_act=12105 n_pre=12089 n_req=97536 n_rd=263552 n_write=126592 bw_util=0.4448
n_activity=1325858 dram_eff=0.5885
bk0: 17664a 1584497i bk1: 17664a 1589890i bk2: 17232a 1588546i bk3: 17232a 1592228i bk4: 16436a 1602057i bk5: 16436a 1605846i bk6: 15488a 1606616i bk7: 15488a 1610544i bk8: 15260a 1608890i bk9: 15260a 1616300i bk10: 15524a 1607468i bk11: 15524a 1615139i bk12: 16956a 1590668i bk13: 16956a 1595328i bk14: 17216a 1587479i bk15: 17216a 1589502i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.48401

========= L2 cache stats =========
L2_cache_bank[0]: Access = 48655, Miss = 32921, Miss_rate = 0.677, Pending_hits = 293, Reservation_fails = 0
L2_cache_bank[1]: Access = 48604, Miss = 32919, Miss_rate = 0.677, Pending_hits = 1448, Reservation_fails = 1
L2_cache_bank[2]: Access = 48627, Miss = 32932, Miss_rate = 0.677, Pending_hits = 237, Reservation_fails = 4
L2_cache_bank[3]: Access = 48622, Miss = 32931, Miss_rate = 0.677, Pending_hits = 1435, Reservation_fails = 0
L2_cache_bank[4]: Access = 48645, Miss = 32942, Miss_rate = 0.677, Pending_hits = 252, Reservation_fails = 0
L2_cache_bank[5]: Access = 48634, Miss = 32942, Miss_rate = 0.677, Pending_hits = 1431, Reservation_fails = 4
L2_cache_bank[6]: Access = 48588, Miss = 32932, Miss_rate = 0.678, Pending_hits = 245, Reservation_fails = 0
L2_cache_bank[7]: Access = 48587, Miss = 32932, Miss_rate = 0.678, Pending_hits = 1440, Reservation_fails = 0
L2_cache_bank[8]: Access = 48661, Miss = 32945, Miss_rate = 0.677, Pending_hits = 272, Reservation_fails = 1
L2_cache_bank[9]: Access = 48673, Miss = 32945, Miss_rate = 0.677, Pending_hits = 1464, Reservation_fails = 0
L2_cache_bank[10]: Access = 48650, Miss = 32932, Miss_rate = 0.677, Pending_hits = 270, Reservation_fails = 0
L2_cache_bank[11]: Access = 48627, Miss = 32933, Miss_rate = 0.677, Pending_hits = 1458, Reservation_fails = 0
L2_cache_bank[12]: Access = 48604, Miss = 32922, Miss_rate = 0.677, Pending_hits = 265, Reservation_fails = 2
L2_cache_bank[13]: Access = 48627, Miss = 32921, Miss_rate = 0.677, Pending_hits = 1454, Reservation_fails = 0
L2_cache_bank[14]: Access = 48696, Miss = 32945, Miss_rate = 0.677, Pending_hits = 262, Reservation_fails = 0
L2_cache_bank[15]: Access = 48696, Miss = 32945, Miss_rate = 0.677, Pending_hits = 1469, Reservation_fails = 0
L2_cache_bank[16]: Access = 48639, Miss = 32921, Miss_rate = 0.677, Pending_hits = 269, Reservation_fails = 0
L2_cache_bank[17]: Access = 48616, Miss = 32920, Miss_rate = 0.677, Pending_hits = 1443, Reservation_fails = 0
L2_cache_bank[18]: Access = 48615, Miss = 32920, Miss_rate = 0.677, Pending_hits = 253, Reservation_fails = 0
L2_cache_bank[19]: Access = 48638, Miss = 32920, Miss_rate = 0.677, Pending_hits = 1423, Reservation_fails = 0
L2_cache_bank[20]: Access = 48696, Miss = 32944, Miss_rate = 0.677, Pending_hits = 250, Reservation_fails = 2
L2_cache_bank[21]: Access = 48696, Miss = 32944, Miss_rate = 0.677, Pending_hits = 1434, Reservation_fails = 0
L2_total_cache_accesses = 1070096
L2_total_cache_misses = 724508
L2_total_cache_miss_rate = 0.6770
L2_total_cache_pending_hits = 18767
L2_total_cache_reservation_fails = 14
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 326728
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 18374
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 376730
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 347760
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 14
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 93
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 366
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 721832
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 347760
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.040
L2_cache_fill_port_util = 0.139

icnt_total_pkts_mem_to_simt=3437744
icnt_total_pkts_simt_to_mem=2461136
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.58421
	minimum = 6
	maximum = 42
Network latency average = 8.45618
	minimum = 6
	maximum = 40
Slowest packet = 2047794
Flit latency average = 6.92953
	minimum = 6
	maximum = 39
Slowest flit = 5876420
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0237769
	minimum = 0.0188153 (at node 0)
	maximum = 0.028223 (at node 11)
Accepted packet rate average = 0.0237769
	minimum = 0.0188153 (at node 0)
	maximum = 0.028223 (at node 11)
Injected flit rate average = 0.0655326
	minimum = 0.0433571 (at node 0)
	maximum = 0.0868676 (at node 42)
Accepted flit rate average= 0.0655326
	minimum = 0.0603318 (at node 0)
	maximum = 0.0904977 (at node 11)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 9.09056 (23 samples)
	minimum = 6 (23 samples)
	maximum = 124.565 (23 samples)
Network latency average = 8.76325 (23 samples)
	minimum = 6 (23 samples)
	maximum = 103.739 (23 samples)
Flit latency average = 7.31644 (23 samples)
	minimum = 6 (23 samples)
	maximum = 100.348 (23 samples)
Fragmentation average = 0.0229443 (23 samples)
	minimum = 0 (23 samples)
	maximum = 55.8696 (23 samples)
Injected packet rate average = 0.0229675 (23 samples)
	minimum = 0.0181755 (23 samples)
	maximum = 0.0272604 (23 samples)
Accepted packet rate average = 0.0229675 (23 samples)
	minimum = 0.0181755 (23 samples)
	maximum = 0.0272604 (23 samples)
Injected flit rate average = 0.063303 (23 samples)
	minimum = 0.0418753 (23 samples)
	maximum = 0.0839541 (23 samples)
Accepted flit rate average = 0.063303 (23 samples)
	minimum = 0.0582896 (23 samples)
	maximum = 0.0874207 (23 samples)
Injected packet size average = 2.7562 (23 samples)
Accepted packet size average = 2.7562 (23 samples)
Hops average = 1 (23 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 49 min, 5 sec (2945 sec)
gpgpu_simulation_rate = 225305 (inst/sec)
gpgpu_simulation_rate = 2055 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 17 bind to kernel 24 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 24 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 24 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 24 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 24 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 24 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 24 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 24 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 24 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 24 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 24 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 24 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 24 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 24 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 24 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 24 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 24 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 24 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 24 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 24 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 24 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 24 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 24 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 24 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 24 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 24 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 24 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 24 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 24: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 24 
gpu_sim_cycle = 39289
gpu_sim_insn = 28848876
gpu_ipc =     734.2736
gpu_tot_sim_cycle = 6315649
gpu_tot_sim_insn = 692373024
gpu_tot_ipc =     109.6282
gpu_tot_issued_cta = 1536
max_total_param_size = 0
gpu_stall_dramfull = 63666
gpu_stall_icnt2sh    = 14485
partiton_reqs_in_parallel = 864358
partiton_reqs_in_parallel_total    = 20721054
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       3.4178
partiton_reqs_in_parallel_util = 864358
partiton_reqs_in_parallel_util_total    = 20721054
gpu_sim_cycle_parition_util = 39289
gpu_tot_sim_cycle_parition_util    = 943817
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9563
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 1070096
L2_BW  =     112.1901 GB/Sec
L2_BW_total  =      16.7577 GB/Sec
gpu_total_sim_rate=228808

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 13901472
	L1I_total_cache_misses = 3568
	L1I_total_cache_miss_rate = 0.0003
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 43008
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0379
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 41376
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 13897904
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3568
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 43008
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 13901472
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
115845, 111327, 111522, 115593, 115868, 111366, 111534, 115520, 29014, 27836, 27939, 18070, 
gpgpu_n_tot_thrd_icount = 799666176
gpgpu_n_tot_w_icount = 24989568
gpgpu_n_stall_shd_mem = 133294
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 753216
gpgpu_n_mem_write_global = 362880
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 18388992
gpgpu_n_store_insn = 11430720
gpgpu_n_shmem_insn = 75726912
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1376256
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 17186
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 114664
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:726780	W0_Idle:496848	W0_Scoreboard:29610867	W1:1451520	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:9796320	W32:13741728
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 6025728 {8:753216,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 49351680 {136:362880,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 85019136 {40:181440,136:571776,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2903040 {8:362880,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 1746 
maxdqlatency = 0 
maxmflatency = 12576 
averagemflatency = 285 
max_icnt2mem_latency = 11626 
max_icnt2sh_latency = 6315648 
mrq_lat_table:498018 	77982 	53886 	118973 	146350 	114115 	66119 	30999 	8901 	3481 	68 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	696054 	405363 	2785 	2414 	2885 	3725 	2898 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	35 	971777 	44333 	677 	147 	87085 	213 	576 	1316 	2378 	2522 	3488 	2053 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	631912 	119454 	1878 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	7084 	11629 	29006 	58121 	123571 	133469 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1695 	199 	5 	11 	6 	7 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:     12320     12386     13222     13102     13189     13282     11480     11902     12744     13235     12216     12126     11552     11961     12361     12752 
dram[1]:     12329     12238     13207     13104     13222     13223     11320     11987     12744     13234     12145     12048     11736     12172     12299     12647 
dram[2]:     12322     12755     13210     12862     13152     13248     11411     12026     12744     13224     12143     12020     11647     11907     12390     12756 
dram[3]:     12384     12629     13224     12937     13154     13147     11292     11892     12745     13222     12142     12380     11597     11992     12302     12687 
dram[4]:     12353     12654     13141     12728     13168     13178     11373     11999     12746     13226     12230     12553     11601     11939     12434     12738 
dram[5]:     12343     12599     13205     13151     13193     13144     11261     11908     12745     13231     12225     12479     11524     12031     12315     12713 
dram[6]:     12483     12729     13083     12941     13213     13238     11161     11967     12744     13229     12219     12589     11713     11620     12364     12652 
dram[7]:     12414     12646     13281     13262     13202     13083     11294     11820     12749     13236     12315     12206     11629     11544     12371     12764 
dram[8]:     12474     12822     13058     13095     13202     13322     11317     11918     12748     13230     12154     12181     11642     11607     12297     12614 
dram[9]:     12338     12653     13078     13135     13177     13270     11422     11877     12744     13238     12040     11964     11563     11511     12413     12672 
dram[10]:     12447     12821     13095     13122     13289     13408     11110     12030     12744     13233     12239     12259     11716     12212     12337     12447 
average row accesses per activate:
dram[0]:  8.175120  7.833333  8.517110  8.474149  7.448357  7.492326  8.033195  7.988996  8.142271  7.936000  7.667529  7.697402  8.761074  8.666667  7.529933  7.665914 
dram[1]:  8.469337  8.303067  7.314794  7.584775  6.891720  6.855333  9.004651  8.655738  8.441134  8.334734  7.241463  7.085919  8.358515  8.242424  7.934579  7.587709 
dram[2]:  8.554456  8.347826  8.507115  8.664032  7.025974  6.855333  8.190409  7.879240  8.638607  8.175824  7.802891  7.711689  8.511082  8.326530  7.088204  6.984293 
dram[3]:  8.439561  8.218787  7.931242  7.690059  7.181416  6.988159  8.867175  8.604445  8.010767  7.770235  7.213415  7.231051  8.294790  8.079208  7.502812  6.883385 
dram[4]:  8.512315  8.597015  8.418694  8.107275  7.095768  6.829582  8.032389  7.989262  8.394922  7.852243  8.058583  7.971698  8.108074  7.901937  7.396896  6.935551 
dram[5]:  8.008284  7.896149  7.923077  7.848769  7.175676  7.009901  9.004539  8.765832  7.505675  7.750000  7.430904  7.376559  8.784657  8.498698  7.413333  7.113007 
dram[6]:  8.721649  8.313268  8.316771  8.400251  7.057714  6.980241  8.371308  8.164609  8.663755  8.266666  7.844828  7.742146  7.662665  7.708937  7.275347  7.160714 
dram[7]:  8.027284  7.698521  8.155908  8.077202  7.643029  7.169109  8.923538  8.714495  7.081016  6.971428  7.759283  7.690355  8.612685  8.647696  7.221398  7.042356 
dram[8]:  8.134615  8.094498  8.276885  8.318012  6.932967  7.080808  8.564029  8.371308  8.282886  7.978202  7.632242  7.593985  7.811505  7.801956  7.711538  7.491209 
dram[9]:  7.748879  7.714286  8.136087  8.019161  7.601205  7.466272  8.466572  8.371308  7.329162  7.211823  8.069241  7.870130  8.498003  8.224227  7.144540  7.190733 
dram[10]:  8.727273  8.449878  7.943060  8.000000  7.073991  7.050279  9.227907  8.950376  8.190209  7.808000  7.548101  7.361728  7.724260  7.788783  7.635012  7.617580 
average row locality = 1118892/142593 = 7.846753
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      4537      4536      4512      4512      4318      4318      3960      3960      4032      4032      4031      4031      4415      4414      4548      4548 
dram[1]:      4535      4535      4440      4440      4392      4392      3960      3960      4031      4031      4042      4042      4416      4416      4548      4547 
dram[2]:      4608      4608      4440      4440      4392      4392      3959      3959      4032      4032      4042      4042      4416      4416      4486      4486 
dram[3]:      4608      4608      4439      4439      4392      4392      3960      3960      4032      4032      4031      4031      4416      4416      4486      4486 
dram[4]:      4608      4608      4439      4439      4332      4332      4032      4032      4032      4032      4031      4031      4415      4415      4488      4488 
dram[5]:      4535      4535      4499      4499      4332      4332      4032      4032      4032      4032      4031      4032      4415      4415      4488      4488 
dram[6]:      4536      4535      4499      4499      4319      4319      4032      4032      4032      4032      4031      4031      4343      4343      4561      4561 
dram[7]:      4535      4535      4500      4500      4319      4319      4032      4032      3984      3984      4104      4104      4342      4342      4561      4561 
dram[8]:      4536      4535      4500      4500      4293      4293      4032      4032      3984      3984      4104      4104      4342      4342      4561      4561 
dram[9]:      4608      4608      4500      4500      4293      4293      4032      4032      3984      3984      4104      4104      4342      4342      4489      4489 
dram[10]:      4608      4608      4500      4500      4294      4294      4032      4032      3984      3984      4055      4055      4415      4415      4489      4489 
total reads: 756012
bank skew: 4608/3959 = 1.16
chip skew: 68754/68703 = 1.00
number of total write accesses:
dram[0]:      2232      2232      2208      2208      2028      2028      1848      1848      1920      1920      1896      1896      2112      2112      2244      2244 
dram[1]:      2232      2232      2136      2136      2100      2100      1848      1848      1920      1920      1896      1896      2112      2112      2244      2244 
dram[2]:      2304      2304      2136      2136      2100      2100      1848      1848      1920      1920      1896      1896      2112      2112      2184      2184 
dram[3]:      2304      2304      2136      2136      2100      2100      1848      1848      1920      1920      1884      1884      2112      2112      2184      2184 
dram[4]:      2304      2304      2136      2136      2040      2040      1920      1920      1920      1920      1884      1884      2112      2112      2184      2184 
dram[5]:      2232      2232      2196      2196      2040      2040      1920      1920      1920      1920      1884      1884      2112      2112      2184      2184 
dram[6]:      2232      2232      2196      2196      2040      2040      1920      1920      1920      1920      1884      1884      2040      2040      2256      2256 
dram[7]:      2232      2232      2196      2196      2040      2040      1920      1920      1872      1872      1956      1956      2040      2040      2256      2256 
dram[8]:      2232      2232      2196      2196      2016      2016      1920      1920      1872      1872      1956      1956      2040      2040      2256      2256 
dram[9]:      2304      2304      2196      2196      2016      2016      1920      1920      1872      1872      1956      1956      2040      2040      2184      2184 
dram[10]:      2304      2304      2196      2196      2016      2016      1920      1920      1872      1872      1908      1908      2112      2112      2184      2184 
total reads: 362880
bank skew: 2304/1848 = 1.25
chip skew: 33024/32976 = 1.00
average mf latency per bank:
dram[0]:        293       264       297       264       305       267       290       264       294       262       324       277       320       279       296       270
dram[1]:        289       262       298       264       306       267       289       266       295       261       324       276       319       277       295       269
dram[2]:        292       265       297       265       303       266       290       265       294       261       322       276       320       278       295       267
dram[3]:        291       264       299       265       305       267       288       266       296       262       325       278       320       277       293       268
dram[4]:        291       263       298       266       303       265       290       265       295       261       324       279       320       278       295       266
dram[5]:        289       263       298       265       306       268       289       265       295       262       325       277       320       277       293       267
dram[6]:        288       262       298       266       304       266       289       265       294       261       324       279       320       279       295       268
dram[7]:        290       263       297       263       304       268       289       264       293       257       325       277       318       280       293       268
dram[8]:        287       262       301       267       306       266       290       264       292       259       323       277       321       280       295       268
dram[9]:        290       264       300       264       304       267       288       263       293       257       323       277       320       280       295       267
dram[10]:        290       262       300       267       305       265       289       264       293       259       328       277       319       278       295       270
maximum mf latency per bank:
dram[0]:      11357     11071     10898     10728     10527     10192      9611      9523      9784      9442     12391     11982     12459     12069     11706     11388
dram[1]:      11359     10741     11096     10859     10363     10101      9818      9490      9978      9657     12370     11880     12502     12026     11745     11446
dram[2]:      11270     10946     10744     10533     10665     10301      9641      9456      9700      9469     12409     11999     12474     12074     11639     11346
dram[3]:      11916     11351     11179     10947     10236     10123      9840      9429     10061      9724     12354     11883     12387     11909     11657     11360
dram[4]:      11328     11216     10802     10317     10672     10184      9732      9435      9823      9386     12365     11953     12576     12107     11547     11249
dram[5]:      11698     11378     11251     10994     10191      9851      9623      9396     10030      9635     12372     11971     12540     11949     11533     11359
dram[6]:      10939     10646     11186     10838     10538     10078      9580      9364      9717      9295     12457     12047     12327     11837     11636     11229
dram[7]:      11689     11219     11209     11003      9999      9710      9640      9384      9584      9456     12446     12028     12091     11620     11708     11310
dram[8]:      11074     10497     10984     10759     10702     10241      9661      9329      9400      8914     12496     12103     12215     11831     11540     11213
dram[9]:      11178     10787     10937     10568     10599     10236      9752      9396      9764      9346     12429     11956     12090     11605     11662     11458
dram[10]:      11196     10921     11179     10845     10574     10242      9946      9626      9395      8925     12435     11953     12503     11873     11812     11321
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1827203 n_nop=1395031 n_act=12734 n_pre=12718 n_req=101680 n_rd=274816 n_write=131904 bw_util=0.4452
n_activity=1383107 dram_eff=0.5881
bk0: 18148a 1652808i bk1: 18144a 1660242i bk2: 18048a 1654698i bk3: 18048a 1661703i bk4: 17272a 1666827i bk5: 17272a 1670604i bk6: 15840a 1677454i bk7: 15840a 1683104i bk8: 16128a 1677000i bk9: 16128a 1678708i bk10: 16124a 1676832i bk11: 16124a 1682052i bk12: 17660a 1659077i bk13: 17656a 1663871i bk14: 18192a 1648149i bk15: 18192a 1653171i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.51289
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1827203 n_nop=1394435 n_act=12986 n_pre=12970 n_req=101703 n_rd=274908 n_write=131904 bw_util=0.4453
n_activity=1386443 dram_eff=0.5868
bk0: 18140a 1652345i bk1: 18140a 1660145i bk2: 17760a 1654546i bk3: 17760a 1662314i bk4: 17568a 1661518i bk5: 17568a 1666466i bk6: 15840a 1676894i bk7: 15840a 1681527i bk8: 16124a 1675560i bk9: 16124a 1681260i bk10: 16168a 1677018i bk11: 16168a 1681073i bk12: 17664a 1657965i bk13: 17664a 1663881i bk14: 18192a 1648187i bk15: 18188a 1652269i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.49222
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1827203 n_nop=1394459 n_act=12880 n_pre=12864 n_req=101750 n_rd=275000 n_write=132000 bw_util=0.4455
n_activity=1382790 dram_eff=0.5887
bk0: 18432a 1647728i bk1: 18432a 1655668i bk2: 17760a 1656415i bk3: 17760a 1665073i bk4: 17568a 1663262i bk5: 17568a 1665184i bk6: 15836a 1677005i bk7: 15836a 1683050i bk8: 16128a 1676365i bk9: 16128a 1680067i bk10: 16168a 1676836i bk11: 16168a 1682738i bk12: 17664a 1658225i bk13: 17664a 1665714i bk14: 17944a 1649797i bk15: 17944a 1652167i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.47873
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1827203 n_nop=1394189 n_act=13107 n_pre=13091 n_req=101704 n_rd=274912 n_write=131904 bw_util=0.4453
n_activity=1381452 dram_eff=0.589
bk0: 18432a 1647997i bk1: 18432a 1655858i bk2: 17756a 1655477i bk3: 17756a 1662268i bk4: 17568a 1662408i bk5: 17568a 1665021i bk6: 15840a 1675983i bk7: 15840a 1680513i bk8: 16128a 1674544i bk9: 16128a 1679291i bk10: 16124a 1677689i bk11: 16124a 1682546i bk12: 17664a 1657130i bk13: 17664a 1659296i bk14: 17944a 1649448i bk15: 17944a 1653867i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.49521
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents
MSHR: tag=0xc01ee880, atomic=0 1 entries : 0x7fe0d399f430 :  mf: uid=15424899, sid19:w08, part=4, addr=0xc01ee880, load , size=128, unknown  status = IN_PARTITION_DRAM (6315646), 

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1827203 n_nop=1394277 n_act=12963 n_pre=12947 n_req=101754 n_rd=275016 n_write=132000 bw_util=0.4455
n_activity=1386124 dram_eff=0.5873
bk0: 18432a 1648639i bk1: 18432a 1657073i bk2: 17756a 1656934i bk3: 17756a 1663266i bk4: 17328a 1664305i bk5: 17328a 1668182i bk6: 16128a 1671941i bk7: 16128a 1676639i bk8: 16128a 1675536i bk9: 16128a 1678581i bk10: 16124a 1679085i bk11: 16124a 1683627i bk12: 17660a 1657754i bk13: 17660a 1663884i bk14: 17952a 1652446i bk15: 17952a 1656479i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.48182
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1827203 n_nop=1394309 n_act=13045 n_pre=13029 n_req=101705 n_rd=274916 n_write=131904 bw_util=0.4453
n_activity=1381674 dram_eff=0.5889
bk0: 18140a 1651200i bk1: 18140a 1658276i bk2: 17996a 1656113i bk3: 17996a 1658081i bk4: 17328a 1665005i bk5: 17328a 1668294i bk6: 16128a 1674170i bk7: 16128a 1679267i bk8: 16128a 1672689i bk9: 16128a 1676750i bk10: 16124a 1677995i bk11: 16128a 1682106i bk12: 17660a 1658725i bk13: 17660a 1663846i bk14: 17952a 1652573i bk15: 17952a 1656704i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.49616
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1827203 n_nop=1394657 n_act=12919 n_pre=12903 n_req=101681 n_rd=274820 n_write=131904 bw_util=0.4452
n_activity=1381202 dram_eff=0.5889
bk0: 18144a 1651668i bk1: 18140a 1659582i bk2: 17996a 1653389i bk3: 17996a 1660658i bk4: 17276a 1665879i bk5: 17276a 1670380i bk6: 16128a 1673492i bk7: 16128a 1679296i bk8: 16128a 1674481i bk9: 16128a 1678412i bk10: 16124a 1676094i bk11: 16124a 1681426i bk12: 17372a 1660173i bk13: 17372a 1667144i bk14: 18244a 1646240i bk15: 18244a 1648827i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.4971
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1827203 n_nop=1393971 n_act=13068 n_pre=13052 n_req=101778 n_rd=275016 n_write=132096 bw_util=0.4456
n_activity=1382978 dram_eff=0.5887
bk0: 18140a 1651685i bk1: 18140a 1660395i bk2: 18000a 1654279i bk3: 18000a 1662990i bk4: 17276a 1667029i bk5: 17276a 1668243i bk6: 16128a 1674610i bk7: 16128a 1679338i bk8: 15936a 1674896i bk9: 15936a 1680108i bk10: 16416a 1673218i bk11: 16416a 1678165i bk12: 17368a 1662719i bk13: 17368a 1666498i bk14: 18244a 1648015i bk15: 18244a 1649467i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.47386
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents
MSHR: tag=0xc01eec80, atomic=0 1 entries : 0x7fe0c0887c30 :  mf: uid=15424900, sid19:w10, part=8, addr=0xc01eec80, load , size=128, unknown  status = IN_PARTITION_DRAM (6315648), 

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1827203 n_nop=1394602 n_act=12951 n_pre=12935 n_req=101679 n_rd=274811 n_write=131904 bw_util=0.4452
n_activity=1382977 dram_eff=0.5882
bk0: 18144a 1652601i bk1: 18140a 1661341i bk2: 18000a 1656250i bk3: 18000a 1661213i bk4: 17172a 1668187i bk5: 17171a 1670911i bk6: 16128a 1673622i bk7: 16128a 1677081i bk8: 15936a 1676202i bk9: 15936a 1680666i bk10: 16416a 1673434i bk11: 16416a 1677521i bk12: 17368a 1657767i bk13: 17368a 1665539i bk14: 18244a 1647649i bk15: 18244a 1651360i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.49246
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1827203 n_nop=1394387 n_act=13056 n_pre=13040 n_req=101680 n_rd=274816 n_write=131904 bw_util=0.4452
n_activity=1382648 dram_eff=0.5883
bk0: 18432a 1647918i bk1: 18432a 1654861i bk2: 18000a 1654972i bk3: 18000a 1661097i bk4: 17172a 1669224i bk5: 17172a 1672283i bk6: 16128a 1672186i bk7: 16128a 1679598i bk8: 15936a 1676468i bk9: 15936a 1681337i bk10: 16416a 1673119i bk11: 16416a 1680788i bk12: 17368a 1661822i bk13: 17368a 1665413i bk14: 17956a 1651178i bk15: 17956a 1655960i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.45272
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents
MSHR: tag=0xc01eee80, atomic=0 1 entries : 0x7fe0c08eea50 :  mf: uid=15424898, sid19:w11, part=10, addr=0xc01eee80, load , size=128, unknown  status = IN_PARTITION_DRAM (6315643), 

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1827203 n_nop=1394337 n_act=12885 n_pre=12869 n_req=101778 n_rd=275016 n_write=132096 bw_util=0.4456
n_activity=1385153 dram_eff=0.5878
bk0: 18432a 1650045i bk1: 18432a 1655490i bk2: 18000a 1653906i bk3: 18000a 1658003i bk4: 17176a 1668018i bk5: 17176a 1671867i bk6: 16128a 1673337i bk7: 16128a 1677390i bk8: 15936a 1675885i bk9: 15936a 1683645i bk10: 16220a 1673821i bk11: 16220a 1682030i bk12: 17660a 1656612i bk13: 17660a 1661910i bk14: 17956a 1653040i bk15: 17956a 1655524i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.4803

========= L2 cache stats =========
L2_cache_bank[0]: Access = 50768, Miss = 34353, Miss_rate = 0.677, Pending_hits = 297, Reservation_fails = 0
L2_cache_bank[1]: Access = 50716, Miss = 34351, Miss_rate = 0.677, Pending_hits = 1453, Reservation_fails = 1
L2_cache_bank[2]: Access = 50740, Miss = 34364, Miss_rate = 0.677, Pending_hits = 243, Reservation_fails = 4
L2_cache_bank[3]: Access = 50736, Miss = 34363, Miss_rate = 0.677, Pending_hits = 1442, Reservation_fails = 0
L2_cache_bank[4]: Access = 50760, Miss = 34375, Miss_rate = 0.677, Pending_hits = 259, Reservation_fails = 0
L2_cache_bank[5]: Access = 50748, Miss = 34375, Miss_rate = 0.677, Pending_hits = 1438, Reservation_fails = 4
L2_cache_bank[6]: Access = 50700, Miss = 34364, Miss_rate = 0.678, Pending_hits = 250, Reservation_fails = 0
L2_cache_bank[7]: Access = 50700, Miss = 34364, Miss_rate = 0.678, Pending_hits = 1445, Reservation_fails = 0
L2_cache_bank[8]: Access = 50776, Miss = 34377, Miss_rate = 0.677, Pending_hits = 279, Reservation_fails = 1
L2_cache_bank[9]: Access = 50788, Miss = 34377, Miss_rate = 0.677, Pending_hits = 1473, Reservation_fails = 0
L2_cache_bank[10]: Access = 50764, Miss = 34364, Miss_rate = 0.677, Pending_hits = 274, Reservation_fails = 0
L2_cache_bank[11]: Access = 50740, Miss = 34365, Miss_rate = 0.677, Pending_hits = 1463, Reservation_fails = 0
L2_cache_bank[12]: Access = 50716, Miss = 34353, Miss_rate = 0.677, Pending_hits = 268, Reservation_fails = 2
L2_cache_bank[13]: Access = 50740, Miss = 34352, Miss_rate = 0.677, Pending_hits = 1457, Reservation_fails = 0
L2_cache_bank[14]: Access = 50812, Miss = 34377, Miss_rate = 0.677, Pending_hits = 268, Reservation_fails = 0
L2_cache_bank[15]: Access = 50812, Miss = 34377, Miss_rate = 0.677, Pending_hits = 1476, Reservation_fails = 0
L2_cache_bank[16]: Access = 50752, Miss = 34352, Miss_rate = 0.677, Pending_hits = 274, Reservation_fails = 0
L2_cache_bank[17]: Access = 50728, Miss = 34351, Miss_rate = 0.677, Pending_hits = 1449, Reservation_fails = 0
L2_cache_bank[18]: Access = 50728, Miss = 34352, Miss_rate = 0.677, Pending_hits = 258, Reservation_fails = 0
L2_cache_bank[19]: Access = 50752, Miss = 34352, Miss_rate = 0.677, Pending_hits = 1429, Reservation_fails = 0
L2_cache_bank[20]: Access = 50812, Miss = 34377, Miss_rate = 0.677, Pending_hits = 257, Reservation_fails = 2
L2_cache_bank[21]: Access = 50812, Miss = 34377, Miss_rate = 0.677, Pending_hits = 1441, Reservation_fails = 0
L2_total_cache_accesses = 1116600
L2_total_cache_misses = 756012
L2_total_cache_miss_rate = 0.6771
L2_total_cache_pending_hits = 18893
L2_total_cache_reservation_fails = 14
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 341602
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 18500
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 393114
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 362880
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 14
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 93
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 366
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 753216
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 362880
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.040
L2_cache_fill_port_util = 0.140

icnt_total_pkts_mem_to_simt=3587104
icnt_total_pkts_simt_to_mem=2568120
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.526
	minimum = 6
	maximum = 40
Network latency average = 8.40541
	minimum = 6
	maximum = 36
Slowest packet = 2140938
Flit latency average = 6.86881
	minimum = 6
	maximum = 32
Slowest flit = 6109548
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0236734
	minimum = 0.0187335 (at node 0)
	maximum = 0.0281002 (at node 19)
Accepted packet rate average = 0.0236734
	minimum = 0.0187335 (at node 0)
	maximum = 0.0281002 (at node 19)
Injected flit rate average = 0.0652474
	minimum = 0.0431684 (at node 0)
	maximum = 0.0864895 (at node 42)
Accepted flit rate average= 0.0652474
	minimum = 0.0600692 (at node 0)
	maximum = 0.0901038 (at node 19)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 9.06704 (24 samples)
	minimum = 6 (24 samples)
	maximum = 121.042 (24 samples)
Network latency average = 8.74834 (24 samples)
	minimum = 6 (24 samples)
	maximum = 100.917 (24 samples)
Flit latency average = 7.29779 (24 samples)
	minimum = 6 (24 samples)
	maximum = 97.5 (24 samples)
Fragmentation average = 0.0219883 (24 samples)
	minimum = 0 (24 samples)
	maximum = 53.5417 (24 samples)
Injected packet rate average = 0.0229969 (24 samples)
	minimum = 0.0181987 (24 samples)
	maximum = 0.0272954 (24 samples)
Accepted packet rate average = 0.0229969 (24 samples)
	minimum = 0.0181987 (24 samples)
	maximum = 0.0272954 (24 samples)
Injected flit rate average = 0.0633841 (24 samples)
	minimum = 0.0419292 (24 samples)
	maximum = 0.0840598 (24 samples)
Accepted flit rate average = 0.0633841 (24 samples)
	minimum = 0.0583638 (24 samples)
	maximum = 0.0875325 (24 samples)
Injected packet size average = 2.7562 (24 samples)
Accepted packet size average = 2.7562 (24 samples)
Hops average = 1 (24 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 50 min, 26 sec (3026 sec)
gpgpu_simulation_rate = 228808 (inst/sec)
gpgpu_simulation_rate = 2087 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 25 bind to kernel 25 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 25 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 25 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 25 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 25 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 25 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 25 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 25 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 25 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 25 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 25 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 25 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 25 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 25 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 25 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 25 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 25 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 25 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 25 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 25 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 25 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 25 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 25 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 25 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 25 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 25 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 25 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 25 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 25: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 25 
gpu_sim_cycle = 38873
gpu_sim_insn = 28848876
gpu_ipc =     742.1315
gpu_tot_sim_cycle = 6576672
gpu_tot_sim_insn = 721221900
gpu_tot_ipc =     109.6637
gpu_tot_issued_cta = 1600
max_total_param_size = 0
gpu_stall_dramfull = 63666
gpu_stall_icnt2sh    = 15154
partiton_reqs_in_parallel = 855206
partiton_reqs_in_parallel_total    = 21585412
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       3.4122
partiton_reqs_in_parallel_util = 855206
partiton_reqs_in_parallel_util_total    = 21585412
gpu_sim_cycle_parition_util = 38873
gpu_tot_sim_cycle_parition_util    = 983106
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9580
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 1116600
L2_BW  =     113.3907 GB/Sec
L2_BW_total  =      16.7628 GB/Sec
gpu_total_sim_rate=232202

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 14480700
	L1I_total_cache_misses = 3568
	L1I_total_cache_miss_rate = 0.0002
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 44800
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0364
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 43168
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 14477132
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3568
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 44800
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 14480700
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
120672, 115957, 116169, 120412, 120697, 115997, 116187, 120342, 33856, 32482, 32600, 22900, 
gpgpu_n_tot_thrd_icount = 832985600
gpgpu_n_tot_w_icount = 26030800
gpgpu_n_stall_shd_mem = 133330
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 784600
gpgpu_n_mem_write_global = 378000
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 19155200
gpgpu_n_store_insn = 11907000
gpgpu_n_shmem_insn = 78882200
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1433600
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 17222
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 114664
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:756760	W0_Idle:511901	W0_Scoreboard:30736623	W1:1512000	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:10204500	W32:14314300
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 6276800 {8:784600,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 51408000 {136:378000,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 88561600 {40:189000,136:595600,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3024000 {8:378000,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 1746 
maxdqlatency = 0 
maxmflatency = 12576 
averagemflatency = 283 
max_icnt2mem_latency = 11626 
max_icnt2sh_latency = 6576671 
mrq_lat_table:519144 	81943 	56372 	123569 	151718 	118714 	69214 	32313 	8980 	3481 	68 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	728526 	419368 	2812 	2414 	2885 	3725 	2898 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	35 	1016011 	46584 	696 	147 	87085 	213 	576 	1316 	2378 	2522 	3488 	2053 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	658117 	124551 	1960 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	7084 	11629 	29006 	58121 	123571 	148589 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1770 	201 	5 	11 	6 	7 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:     12320     12386     13222     13102     13189     13282     11480     11902     12744     13235     12216     12126     11552     11961     12361     12752 
dram[1]:     12329     12238     13207     13104     13222     13223     11320     11987     12744     13234     12145     12048     11736     12172     12299     12647 
dram[2]:     12322     12755     13210     12862     13152     13248     11411     12026     12744     13224     12143     12020     11647     11907     12390     12756 
dram[3]:     12384     12629     13224     12937     13154     13147     11292     11892     12745     13222     12142     12380     11597     11992     12302     12687 
dram[4]:     12353     12654     13141     12728     13168     13178     11373     11999     12746     13226     12230     12553     11601     11939     12434     12738 
dram[5]:     12343     12599     13205     13151     13193     13144     11261     11908     12745     13231     12225     12479     11524     12031     12315     12713 
dram[6]:     12483     12729     13083     12941     13213     13238     11161     11967     12744     13229     12219     12589     11713     11620     12364     12652 
dram[7]:     12414     12646     13281     13262     13202     13083     11294     11820     12749     13236     12315     12206     11629     11544     12371     12764 
dram[8]:     12474     12822     13058     13095     13202     13322     11317     11918     12748     13230     12154     12181     11642     11607     12297     12614 
dram[9]:     12338     12653     13078     13135     13177     13270     11422     11877     12744     13238     12040     11964     11563     11511     12413     12672 
dram[10]:     12447     12821     13095     13122     13289     13408     11110     12030     12744     13233     12239     12259     11716     12212     12337     12447 
average row accesses per activate:
dram[0]:  8.394048  8.047945  8.707348  8.664188  7.643106  7.687646  8.253406  8.208673  8.353100  8.123198  7.858599  7.888747  9.002642  8.907189  7.712418  7.849224 
dram[1]:  8.691738  8.523580  7.493976  7.766175  7.080798  7.043841  9.234756  8.882698  8.630919  8.524072  7.429087  7.271765  8.573585  8.456575  8.100686  7.753560 
dram[2]:  8.780488  8.571428  8.693774  8.851229  7.217112  7.043841  8.412500  8.097593  8.854285  8.364372  7.996119  7.904092  8.749679  8.562814  7.264368  7.159629 
dram[3]:  8.664260  8.440797  8.115066  7.872267  7.374864  7.178723  9.096096  8.830904  8.176781  7.935979  7.401443  7.419277  8.530663  8.291971  7.681768  7.057868 
dram[4]:  8.737864  8.823529  8.605031  8.292121  7.287129  7.016949  8.255320  8.211640  8.584488  8.038911  8.254692  8.167109  8.341494  8.132459  7.575163  7.110429 
dram[5]:  8.225204  8.111623  8.108266  8.033448  7.368187  7.200000  9.238095  8.997102  7.670792  7.915709  7.621287  7.566339  9.026490  8.714834  7.591703  7.289308 
dram[6]:  8.946700  8.533898  8.525092  8.609394  7.248903  7.170282  8.598338  8.389189  8.854285  8.455662  8.039165  7.935567  7.868949  7.915677  7.455404  7.339876 
dram[7]:  8.244445  7.911335  8.342515  8.263345  7.842230  7.361916  9.156343  8.945245  7.242280  7.132164  7.955864  7.886250  8.849934  8.885333  7.401042  7.205883 
dram[8]:  8.353081  8.312500  8.484775  8.526316  7.121607  7.271619  8.793201  8.598338  8.469444  8.163320  7.827543  7.788889  8.019254  8.009615  7.894444  7.672786 
dram[9]:  7.964602  7.929515  8.322580  8.204947  7.799049  7.662383  8.694678  8.598338  7.490172  7.354644  8.268676  8.067775  8.733945  8.456853  7.305672  7.367585 
dram[10]:  8.955224  8.674699  8.147368  8.185664  7.264673  7.240618  9.463414  9.183432  8.375000  7.990826  7.740648  7.552311  7.933644  7.998827  7.814607  7.797085 
average row locality = 1165516/144847 = 8.046532
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      4726      4725      4696      4696      4491      4491      4133      4133      4198      4198      4193      4193      4607      4606      4740      4740 
dram[1]:      4724      4724      4621      4621      4568      4568      4133      4133      4197      4197      4205      4205      4608      4608      4740      4739 
dram[2]:      4800      4800      4621      4621      4568      4568      4132      4132      4198      4198      4205      4205      4608      4608      4675      4675 
dram[3]:      4800      4800      4620      4620      4568      4568      4133      4133      4198      4198      4194      4194      4608      4608      4675      4675 
dram[4]:      4800      4800      4620      4620      4506      4506      4208      4208      4198      4198      4194      4194      4607      4607      4677      4677 
dram[5]:      4724      4724      4682      4682      4506      4506      4208      4208      4198      4198      4194      4195      4607      4607      4677      4677 
dram[6]:      4725      4724      4682      4682      4493      4493      4208      4208      4198      4198      4194      4194      4532      4532      4753      4753 
dram[7]:      4724      4724      4683      4683      4493      4493      4208      4208      4148      4148      4270      4270      4531      4531      4753      4753 
dram[8]:      4725      4724      4683      4683      4466      4466      4208      4208      4148      4148      4270      4270      4531      4531      4753      4753 
dram[9]:      4800      4800      4683      4683      4466      4466      4208      4208      4147      4147      4270      4270      4531      4531      4678      4678 
dram[10]:      4800      4800      4683      4683      4467      4467      4208      4208      4147      4147      4219      4219      4607      4607      4678      4678 
total reads: 787516
bank skew: 4800/4132 = 1.16
chip skew: 71620/71566 = 1.00
number of total write accesses:
dram[0]:      2325      2325      2296      2296      2105      2105      1925      1925      2000      2000      1976      1976      2208      2208      2340      2340 
dram[1]:      2325      2325      2221      2221      2180      2180      1925      1925      2000      2000      1976      1976      2208      2208      2340      2340 
dram[2]:      2400      2400      2221      2221      2180      2180      1925      1925      2000      2000      1976      1976      2208      2208      2277      2277 
dram[3]:      2400      2400      2221      2221      2180      2180      1925      1925      2000      2000      1964      1964      2208      2208      2277      2277 
dram[4]:      2400      2400      2221      2221      2118      2118      2000      2000      2000      2000      1964      1964      2208      2208      2277      2277 
dram[5]:      2325      2325      2283      2283      2118      2118      2000      2000      2000      2000      1964      1964      2208      2208      2277      2277 
dram[6]:      2325      2325      2283      2283      2118      2118      2000      2000      2000      2000      1964      1964      2133      2133      2352      2352 
dram[7]:      2325      2325      2283      2283      2118      2118      2000      2000      1950      1950      2039      2039      2133      2133      2352      2352 
dram[8]:      2325      2325      2283      2283      2093      2093      2000      2000      1950      1950      2039      2039      2133      2133      2352      2352 
dram[9]:      2400      2400      2283      2283      2093      2093      2000      2000      1950      1950      2039      2039      2133      2133      2277      2277 
dram[10]:      2400      2400      2283      2283      2093      2093      2000      2000      1950      1950      1989      1989      2208      2208      2277      2277 
total reads: 378000
bank skew: 2400/1925 = 1.25
chip skew: 34400/34350 = 1.00
average mf latency per bank:
dram[0]:        290       262       294       262       302       266       287       262       291       260       320       274       316       276       293       267
dram[1]:        287       261       295       262       303       265       286       264       292       259       320       274       315       274       292       266
dram[2]:        289       263       294       264       300       264       288       263       291       259       318       274       316       275       292       265
dram[3]:        288       262       296       263       302       265       285       264       293       260       320       275       316       275       290       266
dram[4]:        288       261       295       264       301       264       287       263       292       259       320       277       316       275       292       264
dram[5]:        287       261       295       264       303       266       286       263       292       260       321       275       316       274       289       265
dram[6]:        286       261       296       264       301       264       286       263       291       259       320       276       315       276       292       265
dram[7]:        287       261       294       262       301       266       286       262       290       256       320       275       314       277       290       265
dram[8]:        284       260       298       265       303       265       287       262       289       258       319       274       316       277       292       266
dram[9]:        287       262       297       263       301       266       286       261       290       256       319       274       316       277       292       265
dram[10]:        288       260       297       265       303       264       287       262       290       257       324       275       315       275       292       268
maximum mf latency per bank:
dram[0]:      11357     11071     10898     10728     10527     10192      9611      9523      9784      9442     12391     11982     12459     12069     11706     11388
dram[1]:      11359     10741     11096     10859     10363     10101      9818      9490      9978      9657     12370     11880     12502     12026     11745     11446
dram[2]:      11270     10946     10744     10533     10665     10301      9641      9456      9700      9469     12409     11999     12474     12074     11639     11346
dram[3]:      11916     11351     11179     10947     10236     10123      9840      9429     10061      9724     12354     11883     12387     11909     11657     11360
dram[4]:      11328     11216     10802     10317     10672     10184      9732      9435      9823      9386     12365     11953     12576     12107     11547     11249
dram[5]:      11698     11378     11251     10994     10191      9851      9623      9396     10030      9635     12372     11971     12540     11949     11533     11359
dram[6]:      10939     10646     11186     10838     10538     10078      9580      9364      9717      9295     12457     12047     12327     11837     11636     11229
dram[7]:      11689     11219     11209     11003      9999      9710      9640      9384      9584      9456     12446     12028     12091     11620     11708     11310
dram[8]:      11074     10497     10984     10759     10702     10241      9661      9329      9400      8914     12496     12103     12215     11831     11540     11213
dram[9]:      11178     10787     10937     10568     10599     10236      9752      9396      9764      9346     12429     11956     12090     11605     11662     11458
dram[10]:      11196     10921     11179     10845     10574     10242      9946      9626      9395      8925     12435     11953     12503     11873     11812     11321
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1899383 n_nop=1449867 n_act=12934 n_pre=12918 n_req=105916 n_rd=286264 n_write=137400 bw_util=0.4461
n_activity=1438448 dram_eff=0.5891
bk0: 18904a 1717982i bk1: 18900a 1726493i bk2: 18784a 1720666i bk3: 18784a 1727775i bk4: 17964a 1733454i bk5: 17964a 1737166i bk6: 16532a 1743419i bk7: 16532a 1749885i bk8: 16792a 1743032i bk9: 16792a 1745069i bk10: 16772a 1743391i bk11: 16772a 1748857i bk12: 18428a 1724517i bk13: 18424a 1729517i bk14: 18960a 1712994i bk15: 18960a 1718142i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.50056
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents
MSHR: tag=0xc03ee880, atomic=0 1 entries : 0x7fe0c0ee7650 :  mf: uid=16067544, sid27:w08, part=1, addr=0xc03ee880, load , size=128, unknown  status = IN_PARTITION_DRAM (6576671), 

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1899383 n_nop=1449245 n_act=13196 n_pre=13180 n_req=105941 n_rd=286362 n_write=137400 bw_util=0.4462
n_activity=1442384 dram_eff=0.5876
bk0: 18896a 1717829i bk1: 18896a 1726122i bk2: 18484a 1720398i bk3: 18482a 1728394i bk4: 18272a 1727732i bk5: 18272a 1732854i bk6: 16532a 1743349i bk7: 16532a 1748170i bk8: 16788a 1742141i bk9: 16788a 1747997i bk10: 16820a 1743444i bk11: 16820a 1747890i bk12: 18432a 1723503i bk13: 18432a 1729261i bk14: 18960a 1713369i bk15: 18956a 1717662i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.47656
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1899383 n_nop=1449287 n_act=13080 n_pre=13064 n_req=105988 n_rd=286456 n_write=137496 bw_util=0.4464
n_activity=1438135 dram_eff=0.5896
bk0: 19200a 1712834i bk1: 19200a 1721340i bk2: 18484a 1721972i bk3: 18484a 1731201i bk4: 18272a 1729855i bk5: 18272a 1731284i bk6: 16528a 1742944i bk7: 16528a 1750113i bk8: 16792a 1742571i bk9: 16792a 1746660i bk10: 16820a 1743042i bk11: 16820a 1749588i bk12: 18432a 1723530i bk13: 18432a 1731438i bk14: 18700a 1714760i bk15: 18700a 1717345i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.46435
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1899383 n_nop=1449001 n_act=13315 n_pre=13299 n_req=105942 n_rd=286368 n_write=137400 bw_util=0.4462
n_activity=1436926 dram_eff=0.5898
bk0: 19200a 1713286i bk1: 19200a 1721667i bk2: 18480a 1721422i bk3: 18480a 1728350i bk4: 18272a 1728391i bk5: 18272a 1731592i bk6: 16532a 1742380i bk7: 16532a 1747145i bk8: 16792a 1740699i bk9: 16792a 1745913i bk10: 16776a 1743969i bk11: 16776a 1749529i bk12: 18432a 1722327i bk13: 18432a 1724653i bk14: 18700a 1714732i bk15: 18700a 1719700i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.48334
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1899383 n_nop=1449085 n_act=13165 n_pre=13149 n_req=105996 n_rd=286480 n_write=137504 bw_util=0.4464
n_activity=1441846 dram_eff=0.5881
bk0: 19200a 1714228i bk1: 19200a 1722923i bk2: 18480a 1722915i bk3: 18480a 1729595i bk4: 18024a 1730469i bk5: 18024a 1734370i bk6: 16832a 1737988i bk7: 16832a 1743312i bk8: 16792a 1741888i bk9: 16792a 1745168i bk10: 16776a 1745747i bk11: 16776a 1750437i bk12: 18428a 1722934i bk13: 18428a 1729551i bk14: 18708a 1717526i bk15: 18708a 1722259i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.46752
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1899383 n_nop=1449121 n_act=13253 n_pre=13237 n_req=105943 n_rd=286372 n_write=137400 bw_util=0.4462
n_activity=1437650 dram_eff=0.5895
bk0: 18896a 1716528i bk1: 18896a 1724179i bk2: 18728a 1721980i bk3: 18728a 1724297i bk4: 18024a 1731411i bk5: 18024a 1734827i bk6: 16832a 1740838i bk7: 16832a 1746180i bk8: 16792a 1739068i bk9: 16792a 1742917i bk10: 16776a 1744396i bk11: 16780a 1748578i bk12: 18428a 1724165i bk13: 18428a 1729510i bk14: 18708a 1718258i bk15: 18708a 1722401i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.48359
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1899383 n_nop=1449481 n_act=13121 n_pre=13105 n_req=105919 n_rd=286276 n_write=137400 bw_util=0.4461
n_activity=1436444 dram_eff=0.5899
bk0: 18900a 1716827i bk1: 18896a 1725126i bk2: 18728a 1719316i bk3: 18728a 1726516i bk4: 17972a 1732227i bk5: 17972a 1736508i bk6: 16832a 1739780i bk7: 16832a 1745868i bk8: 16792a 1740798i bk9: 16792a 1744914i bk10: 16776a 1742822i bk11: 16776a 1748462i bk12: 18128a 1725278i bk13: 18128a 1733266i bk14: 19012a 1711227i bk15: 19012a 1714425i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.48322
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents
MSHR: tag=0xc03eee80, atomic=0 1 entries : 0x7fe0c1071ab0 :  mf: uid=16067543, sid27:w11, part=7, addr=0xc03eee80, load , size=128, unknown  status = IN_PARTITION_L2_FILL_QUEUE (6576671), 

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1899383 n_nop=1448767 n_act=13276 n_pre=13260 n_req=106020 n_rd=286480 n_write=137600 bw_util=0.4465
n_activity=1438771 dram_eff=0.5895
bk0: 18896a 1717064i bk1: 18896a 1726472i bk2: 18732a 1720362i bk3: 18732a 1729158i bk4: 17972a 1733165i bk5: 17972a 1734681i bk6: 16832a 1740674i bk7: 16832a 1745923i bk8: 16592a 1741401i bk9: 16592a 1746557i bk10: 17080a 1739740i bk11: 17080a 1744617i bk12: 18124a 1728490i bk13: 18124a 1732449i bk14: 19012a 1713342i bk15: 19012a 1714844i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.45969
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1899383 n_nop=1449425 n_act=13153 n_pre=13137 n_req=105917 n_rd=286268 n_write=137400 bw_util=0.4461
n_activity=1438534 dram_eff=0.589
bk0: 18900a 1717970i bk1: 18896a 1727181i bk2: 18732a 1721967i bk3: 18732a 1727580i bk4: 17864a 1734576i bk5: 17864a 1737463i bk6: 16832a 1739438i bk7: 16832a 1743522i bk8: 16592a 1742735i bk9: 16592a 1747404i bk10: 17080a 1739950i bk11: 17080a 1744218i bk12: 18124a 1723062i bk13: 18124a 1731007i bk14: 19012a 1712696i bk15: 19012a 1717042i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.48323
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1899383 n_nop=1449203 n_act=13266 n_pre=13250 n_req=105916 n_rd=286264 n_write=137400 bw_util=0.4461
n_activity=1438180 dram_eff=0.5892
bk0: 19200a 1712923i bk1: 19200a 1720810i bk2: 18732a 1720964i bk3: 18732a 1727522i bk4: 17864a 1735832i bk5: 17864a 1739087i bk6: 16832a 1737940i bk7: 16832a 1745898i bk8: 16588a 1742800i bk9: 16588a 1747973i bk10: 17080a 1739836i bk11: 17080a 1747795i bk12: 18124a 1727345i bk13: 18124a 1731298i bk14: 18712a 1716274i bk15: 18712a 1721362i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.43944
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1899383 n_nop=1449149 n_act=13089 n_pre=13073 n_req=106018 n_rd=286472 n_write=137600 bw_util=0.4465
n_activity=1440716 dram_eff=0.5887
bk0: 19200a 1715369i bk1: 19200a 1721391i bk2: 18732a 1719716i bk3: 18732a 1724061i bk4: 17868a 1734300i bk5: 17868a 1738635i bk6: 16832a 1739453i bk7: 16832a 1743934i bk8: 16588a 1742319i bk9: 16588a 1750212i bk10: 16876a 1740066i bk11: 16876a 1748594i bk12: 18428a 1721959i bk13: 18428a 1727464i bk14: 18712a 1718547i bk15: 18712a 1721189i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.4686

========= L2 cache stats =========
L2_cache_bank[0]: Access = 52881, Miss = 35784, Miss_rate = 0.677, Pending_hits = 300, Reservation_fails = 0
L2_cache_bank[1]: Access = 52828, Miss = 35782, Miss_rate = 0.677, Pending_hits = 1456, Reservation_fails = 1
L2_cache_bank[2]: Access = 52853, Miss = 35796, Miss_rate = 0.677, Pending_hits = 245, Reservation_fails = 4
L2_cache_bank[3]: Access = 52850, Miss = 35795, Miss_rate = 0.677, Pending_hits = 1444, Reservation_fails = 0
L2_cache_bank[4]: Access = 52875, Miss = 35807, Miss_rate = 0.677, Pending_hits = 263, Reservation_fails = 0
L2_cache_bank[5]: Access = 52863, Miss = 35807, Miss_rate = 0.677, Pending_hits = 1442, Reservation_fails = 4
L2_cache_bank[6]: Access = 52813, Miss = 35796, Miss_rate = 0.678, Pending_hits = 253, Reservation_fails = 0
L2_cache_bank[7]: Access = 52812, Miss = 35796, Miss_rate = 0.678, Pending_hits = 1448, Reservation_fails = 0
L2_cache_bank[8]: Access = 52890, Miss = 35810, Miss_rate = 0.677, Pending_hits = 281, Reservation_fails = 1
L2_cache_bank[9]: Access = 52903, Miss = 35810, Miss_rate = 0.677, Pending_hits = 1475, Reservation_fails = 0
L2_cache_bank[10]: Access = 52878, Miss = 35796, Miss_rate = 0.677, Pending_hits = 278, Reservation_fails = 0
L2_cache_bank[11]: Access = 52853, Miss = 35797, Miss_rate = 0.677, Pending_hits = 1468, Reservation_fails = 0
L2_cache_bank[12]: Access = 52828, Miss = 35785, Miss_rate = 0.677, Pending_hits = 272, Reservation_fails = 2
L2_cache_bank[13]: Access = 52853, Miss = 35784, Miss_rate = 0.677, Pending_hits = 1460, Reservation_fails = 0
L2_cache_bank[14]: Access = 52928, Miss = 35810, Miss_rate = 0.677, Pending_hits = 271, Reservation_fails = 0
L2_cache_bank[15]: Access = 52928, Miss = 35810, Miss_rate = 0.677, Pending_hits = 1479, Reservation_fails = 0
L2_cache_bank[16]: Access = 52866, Miss = 35784, Miss_rate = 0.677, Pending_hits = 277, Reservation_fails = 0
L2_cache_bank[17]: Access = 52841, Miss = 35783, Miss_rate = 0.677, Pending_hits = 1453, Reservation_fails = 0
L2_cache_bank[18]: Access = 52840, Miss = 35783, Miss_rate = 0.677, Pending_hits = 260, Reservation_fails = 0
L2_cache_bank[19]: Access = 52865, Miss = 35783, Miss_rate = 0.677, Pending_hits = 1431, Reservation_fails = 0
L2_cache_bank[20]: Access = 52928, Miss = 35809, Miss_rate = 0.677, Pending_hits = 260, Reservation_fails = 2
L2_cache_bank[21]: Access = 52928, Miss = 35809, Miss_rate = 0.677, Pending_hits = 1444, Reservation_fails = 0
L2_total_cache_accesses = 1163104
L2_total_cache_misses = 787516
L2_total_cache_miss_rate = 0.6771
L2_total_cache_pending_hits = 18960
L2_total_cache_reservation_fails = 14
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 356535
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 18567
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 409498
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 378000
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 14
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 93
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 366
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 784600
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 378000
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.040
L2_cache_fill_port_util = 0.140

icnt_total_pkts_mem_to_simt=3736464
icnt_total_pkts_simt_to_mem=2675104
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.6056
	minimum = 6
	maximum = 46
Network latency average = 8.47565
	minimum = 6
	maximum = 46
Slowest packet = 2234108
Flit latency average = 6.95486
	minimum = 6
	maximum = 42
Slowest flit = 6157696
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0239267
	minimum = 0.0189339 (at node 5)
	maximum = 0.0284009 (at node 0)
Accepted packet rate average = 0.0239267
	minimum = 0.0189339 (at node 5)
	maximum = 0.0284009 (at node 0)
Injected flit rate average = 0.0659457
	minimum = 0.0436304 (at node 5)
	maximum = 0.0874151 (at node 42)
Accepted flit rate average= 0.0659457
	minimum = 0.0607121 (at node 5)
	maximum = 0.0910681 (at node 0)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 9.04858 (25 samples)
	minimum = 6 (25 samples)
	maximum = 118.04 (25 samples)
Network latency average = 8.73743 (25 samples)
	minimum = 6 (25 samples)
	maximum = 98.72 (25 samples)
Flit latency average = 7.28407 (25 samples)
	minimum = 6 (25 samples)
	maximum = 95.28 (25 samples)
Fragmentation average = 0.0211087 (25 samples)
	minimum = 0 (25 samples)
	maximum = 51.4 (25 samples)
Injected packet rate average = 0.0230341 (25 samples)
	minimum = 0.0182282 (25 samples)
	maximum = 0.0273396 (25 samples)
Accepted packet rate average = 0.0230341 (25 samples)
	minimum = 0.0182282 (25 samples)
	maximum = 0.0273396 (25 samples)
Injected flit rate average = 0.0634865 (25 samples)
	minimum = 0.0419973 (25 samples)
	maximum = 0.084194 (25 samples)
Accepted flit rate average = 0.0634865 (25 samples)
	minimum = 0.0584577 (25 samples)
	maximum = 0.0876739 (25 samples)
Injected packet size average = 2.7562 (25 samples)
Accepted packet size average = 2.7562 (25 samples)
Hops average = 1 (25 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 51 min, 46 sec (3106 sec)
gpgpu_simulation_rate = 232202 (inst/sec)
gpgpu_simulation_rate = 2117 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 5 bind to kernel 26 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 26 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 26 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 26 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 26 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 26 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 26 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 26 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 26 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 26 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 26 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 26 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 26 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 26 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 26 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 26 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 26 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 26 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 26 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 26 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 26 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 26 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 26 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 26 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 26 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 26 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 26 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 26 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 26: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 26 
gpu_sim_cycle = 39277
gpu_sim_insn = 28848876
gpu_ipc =     734.4979
gpu_tot_sim_cycle = 6838099
gpu_tot_sim_insn = 750070776
gpu_tot_ipc =     109.6900
gpu_tot_issued_cta = 1664
max_total_param_size = 0
gpu_stall_dramfull = 63666
gpu_stall_icnt2sh    = 15416
partiton_reqs_in_parallel = 864094
partiton_reqs_in_parallel_total    = 22440618
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       3.4081
partiton_reqs_in_parallel_util = 864094
partiton_reqs_in_parallel_util_total    = 22440618
gpu_sim_cycle_parition_util = 39277
gpu_tot_sim_cycle_parition_util    = 1021979
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9596
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 1163104
L2_BW  =     112.2243 GB/Sec
L2_BW_total  =      16.7666 GB/Sec
gpu_total_sim_rate=235353

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 15059928
	L1I_total_cache_misses = 3568
	L1I_total_cache_miss_rate = 0.0002
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 46592
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0350
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 44960
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 15056360
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3568
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 46592
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 15059928
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
125499, 120600, 120816, 125229, 125524, 120640, 120834, 125158, 33856, 32482, 32600, 22900, 
gpgpu_n_tot_thrd_icount = 866305024
gpgpu_n_tot_w_icount = 27072032
gpgpu_n_stall_shd_mem = 133358
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 815984
gpgpu_n_mem_write_global = 393120
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 19921408
gpgpu_n_store_insn = 12383280
gpgpu_n_shmem_insn = 82037488
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1490944
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 17250
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 114664
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:786508	W0_Idle:527690	W0_Scoreboard:31879178	W1:1572480	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:10612680	W32:14886872
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 6527872 {8:815984,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 53464320 {136:393120,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 92104064 {40:196560,136:619424,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3144960 {8:393120,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 1746 
maxdqlatency = 0 
maxmflatency = 12576 
averagemflatency = 281 
max_icnt2mem_latency = 11626 
max_icnt2sh_latency = 6838098 
mrq_lat_table:538190 	84427 	58452 	129152 	158686 	124291 	72516 	33866 	9011 	3481 	68 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	756986 	437388 	2836 	2414 	2885 	3725 	2898 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	37 	1060254 	48824 	715 	147 	87085 	213 	576 	1316 	2378 	2522 	3488 	2053 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	684712 	129297 	2003 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	7084 	11629 	29006 	58121 	123571 	163709 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1846 	203 	5 	11 	6 	7 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:     12320     12386     13222     13102     13189     13282     11480     11902     12744     13235     12216     12126     11552     11961     12361     12752 
dram[1]:     12329     12238     13207     13104     13222     13223     11320     11987     12744     13234     12145     12048     11736     12172     12299     12647 
dram[2]:     12322     12755     13210     12862     13152     13248     11411     12026     12744     13224     12143     12020     11647     11907     12390     12756 
dram[3]:     12384     12629     13224     12937     13154     13147     11292     11892     12745     13222     12142     12380     11597     11992     12302     12687 
dram[4]:     12353     12654     13141     12728     13168     13178     11373     11999     12746     13226     12230     12553     11601     11939     12434     12738 
dram[5]:     12343     12599     13205     13151     13193     13144     11261     11908     12745     13231     12225     12479     11524     12031     12315     12713 
dram[6]:     12483     12729     13083     12941     13213     13238     11161     11967     12744     13229     12219     12589     11713     11620     12364     12652 
dram[7]:     12414     12646     13281     13262     13202     13083     11294     11820     12749     13236     12315     12206     11629     11544     12371     12764 
dram[8]:     12474     12822     13058     13095     13202     13322     11317     11918     12748     13230     12154     12181     11642     11607     12297     12614 
dram[9]:     12338     12653     13078     13135     13177     13270     11422     11877     12744     13238     12040     11964     11563     11511     12413     12672 
dram[10]:     12447     12821     13095     13122     13289     13408     11110     12030     12744     13233     12239     12259     11716     12212     12337     12447 
average row accesses per activate:
dram[0]:  8.239326  7.866953  8.574794  8.554642  7.480958  7.505458  8.066667  8.005089  8.162025  7.911656  7.736145  7.764208  8.860902  8.771712  7.585567  7.680584 
dram[1]:  8.534342  8.378285  7.336766  7.570670  6.888345  6.881605  9.066282  8.666667  8.482895  8.361868  7.335234  7.155729  8.359338  8.232829  8.015250  7.592363 
dram[2]:  8.646651  8.375839  8.572803  8.741104  7.040040  6.868164  8.234293  7.883459  8.574468  8.110692  7.864303  7.797576  8.603406  8.389087  7.147379  6.968177 
dram[3]:  8.480181  8.274034  7.958659  7.683927  7.213333  7.018962  8.937500  8.642858  8.060000  7.796856  7.224352  7.273553  8.379147  8.100801  7.582371  6.968177 
dram[4]:  8.626728  8.666667  8.530539  8.159221  7.153368  6.848214  8.039900  8.000000  8.330750  7.815758  8.121673  8.020025  8.165127  7.971815  7.360489  6.896946 
dram[5]:  8.082690  7.942578  7.909487  7.807320  7.228272  7.043878  9.005587  8.760870  7.585882  7.815758  7.477246  7.409248  8.816709  8.488595  7.482402  7.199203 
dram[6]:  8.833735  8.349658  8.384971  8.483041  7.087449  7.015275  8.374026  8.224490  8.713513  8.277279  7.901356  7.843329  7.666297  7.674806  7.290227  7.156008 
dram[7]:  8.082690  7.708728  8.159730  8.051054  7.731762  7.236344  9.030812  8.832877  7.080357  6.948521  7.760047  7.660443  8.751899  8.762991  7.268701  7.087332 
dram[8]:  8.219731  8.145555  8.425087  8.444703  6.925025  7.046392  8.620321  8.417754  8.347368  8.060991  7.696366  7.714454  7.856818  7.777278  7.676715  7.474696 
dram[9]:  7.767635  7.687885  8.123180  7.980198  7.671156  7.478118  8.506597  8.417754  7.291954  7.184598  8.145162  7.938331  8.664161  8.340169  7.214571  7.243487 
dram[10]:  8.768150  8.489796  8.015470  8.033222  7.083938  7.018480  9.264368  8.955556  8.260417  7.880745  7.644970  7.468208  7.702614  7.727869  7.641649  7.593487 
average row locality = 1212140/153759 = 7.883376
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      4915      4914      4888      4888      4678      4678      4290      4290      4368      4368      4367      4367      4783      4782      4927      4927 
dram[1]:      4913      4913      4810      4810      4758      4758      4290      4290      4367      4367      4379      4379      4784      4784      4927      4926 
dram[2]:      4992      4992      4810      4810      4758      4758      4289      4289      4368      4368      4379      4379      4784      4784      4860      4860 
dram[3]:      4992      4992      4809      4809      4758      4758      4290      4290      4368      4368      4367      4367      4784      4784      4860      4860 
dram[4]:      4992      4992      4809      4809      4693      4693      4368      4368      4368      4368      4367      4367      4783      4783      4862      4862 
dram[5]:      4913      4913      4874      4874      4693      4693      4368      4368      4368      4368      4367      4368      4783      4783      4862      4862 
dram[6]:      4914      4913      4874      4874      4679      4679      4368      4368      4368      4368      4367      4367      4705      4705      4941      4941 
dram[7]:      4913      4913      4875      4875      4679      4679      4368      4368      4316      4316      4446      4446      4704      4704      4941      4941 
dram[8]:      4914      4913      4875      4875      4651      4651      4368      4368      4316      4316      4446      4446      4704      4704      4941      4941 
dram[9]:      4992      4992      4875      4875      4651      4651      4368      4368      4316      4316      4446      4446      4704      4704      4863      4863 
dram[10]:      4992      4992      4875      4875      4652      4652      4368      4368      4316      4316      4393      4393      4783      4783      4863      4863 
total reads: 819020
bank skew: 4992/4289 = 1.16
chip skew: 74484/74429 = 1.00
number of total write accesses:
dram[0]:      2418      2418      2392      2392      2197      2197      2002      2002      2080      2080      2054      2054      2288      2288      2431      2431 
dram[1]:      2418      2418      2314      2314      2275      2275      2002      2002      2080      2080      2054      2054      2288      2288      2431      2431 
dram[2]:      2496      2496      2314      2314      2275      2275      2002      2002      2080      2080      2054      2054      2288      2288      2366      2366 
dram[3]:      2496      2496      2314      2314      2275      2275      2002      2002      2080      2080      2041      2041      2288      2288      2366      2366 
dram[4]:      2496      2496      2314      2314      2210      2210      2080      2080      2080      2080      2041      2041      2288      2288      2366      2366 
dram[5]:      2418      2418      2379      2379      2210      2210      2080      2080      2080      2080      2041      2041      2288      2288      2366      2366 
dram[6]:      2418      2418      2379      2379      2210      2210      2080      2080      2080      2080      2041      2041      2210      2210      2444      2444 
dram[7]:      2418      2418      2379      2379      2210      2210      2080      2080      2028      2028      2119      2119      2210      2210      2444      2444 
dram[8]:      2418      2418      2379      2379      2184      2184      2080      2080      2028      2028      2119      2119      2210      2210      2444      2444 
dram[9]:      2496      2496      2379      2379      2184      2184      2080      2080      2028      2028      2119      2119      2210      2210      2366      2366 
dram[10]:      2496      2496      2379      2379      2184      2184      2080      2080      2028      2028      2067      2067      2288      2288      2366      2366 
total reads: 393120
bank skew: 2496/2002 = 1.25
chip skew: 35776/35724 = 1.00
average mf latency per bank:
dram[0]:        288       260       291       261       298       264       285       261       288       258       316       272       313       275       291       266
dram[1]:        285       259       293       261       299       263       284       262       290       258       316       272       312       273       289       265
dram[2]:        287       261       291       262       297       262       285       261       288       258       314       272       313       273       289       263
dram[3]:        286       261       293       261       299       263       283       262       290       259       317       273       313       273       287       265
dram[4]:        285       260       292       262       297       262       285       261       290       258       316       274       313       274       289       262
dram[5]:        284       259       292       262       299       264       284       261       290       259       317       273       313       273       287       264
dram[6]:        283       259       293       262       298       262       284       261       289       258       317       274       313       274       289       264
dram[7]:        285       260       291       260       298       264       284       261       287       254       317       273       311       276       288       264
dram[8]:        282       259       295       263       299       263       285       261       287       256       316       272       314       275       289       264
dram[9]:        285       260       294       261       298       263       283       260       288       254       315       272       313       276       289       263
dram[10]:        285       259       294       263       299       262       284       261       288       256       320       273       312       274       289       266
maximum mf latency per bank:
dram[0]:      11357     11071     10898     10728     10527     10192      9611      9523      9784      9442     12391     11982     12459     12069     11706     11388
dram[1]:      11359     10741     11096     10859     10363     10101      9818      9490      9978      9657     12370     11880     12502     12026     11745     11446
dram[2]:      11270     10946     10744     10533     10665     10301      9641      9456      9700      9469     12409     11999     12474     12074     11639     11346
dram[3]:      11916     11351     11179     10947     10236     10123      9840      9429     10061      9724     12354     11883     12387     11909     11657     11360
dram[4]:      11328     11216     10802     10317     10672     10184      9732      9435      9823      9386     12365     11953     12576     12107     11547     11249
dram[5]:      11698     11378     11251     10994     10191      9851      9623      9396     10030      9635     12372     11971     12540     11949     11533     11359
dram[6]:      10939     10646     11186     10838     10538     10078      9580      9364      9717      9295     12457     12047     12327     11837     11636     11229
dram[7]:      11689     11219     11209     11003      9999      9710      9640      9384      9584      9456     12446     12028     12091     11620     11708     11310
dram[8]:      11074     10497     10984     10759     10702     10241      9661      9329      9400      8914     12496     12103     12215     11831     11540     11213
dram[9]:      11178     10787     10937     10568     10599     10236      9752      9396      9764      9346     12429     11956     12090     11605     11662     11458
dram[10]:      11196     10921     11179     10845     10574     10242      9946      9626      9395      8925     12435     11953     12503     11873     11812     11321
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1972313 n_nop=1504277 n_act=13718 n_pre=13702 n_req=110154 n_rd=297720 n_write=142896 bw_util=0.4468
n_activity=1498074 dram_eff=0.5882
bk0: 19660a 1784194i bk1: 19656a 1792029i bk2: 19552a 1786304i bk3: 19552a 1793365i bk4: 18712a 1799677i bk5: 18712a 1803078i bk6: 17160a 1810389i bk7: 17160a 1817012i bk8: 17472a 1809658i bk9: 17472a 1811658i bk10: 17468a 1809795i bk11: 17468a 1815465i bk12: 19132a 1790789i bk13: 19128a 1796139i bk14: 19708a 1778689i bk15: 19708a 1783679i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.49537
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1972313 n_nop=1503597 n_act=14008 n_pre=13992 n_req=110179 n_rd=297820 n_write=142896 bw_util=0.4469
n_activity=1501654 dram_eff=0.587
bk0: 19652a 1782901i bk1: 19652a 1792057i bk2: 19240a 1786112i bk3: 19240a 1793915i bk4: 19032a 1793010i bk5: 19032a 1798546i bk6: 17160a 1810308i bk7: 17160a 1815077i bk8: 17468a 1808996i bk9: 17468a 1814569i bk10: 17516a 1810224i bk11: 17516a 1814559i bk12: 19136a 1789945i bk13: 19136a 1795840i bk14: 19708a 1778965i bk15: 19704a 1782929i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.47628
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1972313 n_nop=1503621 n_act=13894 n_pre=13878 n_req=110230 n_rd=297920 n_write=143000 bw_util=0.4471
n_activity=1497354 dram_eff=0.5889
bk0: 19968a 1778683i bk1: 19968a 1787058i bk2: 19240a 1787424i bk3: 19240a 1797007i bk4: 19032a 1795401i bk5: 19032a 1797076i bk6: 17156a 1809905i bk7: 17156a 1816988i bk8: 17472a 1809093i bk9: 17472a 1813325i bk10: 17516a 1809219i bk11: 17516a 1816169i bk12: 19136a 1789890i bk13: 19136a 1797870i bk14: 19440a 1780616i bk15: 19440a 1782604i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.46328
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1972313 n_nop=1503367 n_act=14121 n_pre=14105 n_req=110180 n_rd=297824 n_write=142896 bw_util=0.4469
n_activity=1495874 dram_eff=0.5892
bk0: 19968a 1778610i bk1: 19968a 1786969i bk2: 19236a 1787285i bk3: 19236a 1793992i bk4: 19032a 1793742i bk5: 19032a 1797450i bk6: 17160a 1809319i bk7: 17160a 1813986i bk8: 17472a 1807495i bk9: 17472a 1812438i bk10: 17468a 1810617i bk11: 17468a 1816301i bk12: 19136a 1788403i bk13: 19136a 1790962i bk14: 19440a 1780419i bk15: 19440a 1785316i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.48434
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents
MSHR: tag=0xc01ee880, atomic=0 1 entries : 0x7fe0c1773780 :  mf: uid=16710187, sid07:w08, part=4, addr=0xc01ee880, load , size=128, unknown  status = IN_PARTITION_DRAM (6838097), 

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1972313 n_nop=1503411 n_act=13991 n_pre=13975 n_req=110234 n_rd=297936 n_write=143000 bw_util=0.4471
n_activity=1500914 dram_eff=0.5876
bk0: 19968a 1779779i bk1: 19968a 1788375i bk2: 19236a 1788549i bk3: 19236a 1795345i bk4: 18772a 1796371i bk5: 18772a 1800191i bk6: 17472a 1804514i bk7: 17472a 1810308i bk8: 17472a 1808264i bk9: 17472a 1811737i bk10: 17468a 1812374i bk11: 17468a 1817413i bk12: 19132a 1789107i bk13: 19132a 1795928i bk14: 19448a 1783292i bk15: 19448a 1787517i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.46605
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1972313 n_nop=1503475 n_act=14065 n_pre=14049 n_req=110181 n_rd=297828 n_write=142896 bw_util=0.4469
n_activity=1496668 dram_eff=0.5889
bk0: 19652a 1781898i bk1: 19652a 1789564i bk2: 19496a 1787430i bk3: 19496a 1789420i bk4: 18772a 1797175i bk5: 18772a 1800946i bk6: 17472a 1807522i bk7: 17472a 1813071i bk8: 17472a 1806064i bk9: 17472a 1809724i bk10: 17468a 1811462i bk11: 17472a 1815075i bk12: 19132a 1790021i bk13: 19132a 1795762i bk14: 19448a 1783967i bk15: 19448a 1787966i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.48436
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents
MSHR: tag=0xc01eea80, atomic=0 1 entries : 0x7fe0c180c260 :  mf: uid=16710185, sid07:w09, part=6, addr=0xc01eea80, load , size=128, unknown  status = IN_PARTITION_L2_FILL_QUEUE (6838098), 

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1972313 n_nop=1503847 n_act=13931 n_pre=13915 n_req=110155 n_rd=297724 n_write=142896 bw_util=0.4468
n_activity=1495118 dram_eff=0.5894
bk0: 19656a 1782064i bk1: 19652a 1790908i bk2: 19496a 1784723i bk3: 19496a 1792662i bk4: 18716a 1798159i bk5: 18716a 1802747i bk6: 17472a 1806478i bk7: 17472a 1812800i bk8: 17472a 1807624i bk9: 17472a 1811444i bk10: 17468a 1809482i bk11: 17468a 1815079i bk12: 18820a 1791653i bk13: 18820a 1799433i bk14: 19764a 1776413i bk15: 19764a 1779989i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.4834
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1972313 n_nop=1503121 n_act=14084 n_pre=14068 n_req=110260 n_rd=297936 n_write=143104 bw_util=0.4472
n_activity=1497840 dram_eff=0.5889
bk0: 19652a 1782839i bk1: 19652a 1792429i bk2: 19500a 1785630i bk3: 19500a 1794760i bk4: 18716a 1798743i bk5: 18716a 1800309i bk6: 17472a 1806993i bk7: 17472a 1813033i bk8: 17264a 1808191i bk9: 17264a 1813004i bk10: 17784a 1806409i bk11: 17784a 1811051i bk12: 18816a 1794875i bk13: 18816a 1799161i bk14: 19764a 1778801i bk15: 19764a 1780363i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.46102
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents
MSHR: tag=0xc01eec80, atomic=0 1 entries : 0x7fe0c17ce7e0 :  mf: uid=16710188, sid07:w10, part=8, addr=0xc01eec80, load , size=128, unknown  status = IN_PARTITION_DRAM (6838098), 

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1972313 n_nop=1503813 n_act=13953 n_pre=13937 n_req=110153 n_rd=297714 n_write=142896 bw_util=0.4468
n_activity=1497394 dram_eff=0.5885
bk0: 19656a 1783442i bk1: 19652a 1792916i bk2: 19500a 1787643i bk3: 19500a 1793525i bk4: 18604a 1800434i bk5: 18602a 1803281i bk6: 17472a 1805788i bk7: 17472a 1810253i bk8: 17264a 1809329i bk9: 17264a 1814236i bk10: 17784a 1806209i bk11: 17784a 1810942i bk12: 18816a 1789440i bk13: 18816a 1797556i bk14: 19764a 1778252i bk15: 19764a 1782162i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.48183
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1972313 n_nop=1503549 n_act=14082 n_pre=14066 n_req=110154 n_rd=297720 n_write=142896 bw_util=0.4468
n_activity=1497353 dram_eff=0.5885
bk0: 19968a 1778354i bk1: 19968a 1786284i bk2: 19500a 1786215i bk3: 19500a 1793072i bk4: 18604a 1802046i bk5: 18604a 1805027i bk6: 17472a 1804521i bk7: 17472a 1812787i bk8: 17264a 1809528i bk9: 17264a 1814647i bk10: 17784a 1806546i bk11: 17784a 1814530i bk12: 18816a 1793841i bk13: 18816a 1797804i bk14: 19452a 1782409i bk15: 19452a 1786893i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.43748
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents
MSHR: tag=0xc01eee80, atomic=0 1 entries : 0x7fe0c1652d50 :  mf: uid=16710186, sid07:w11, part=10, addr=0xc01eee80, load , size=128, unknown  status = IN_PARTITION_DRAM (6838094), 

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1972313 n_nop=1503463 n_act=13913 n_pre=13897 n_req=110260 n_rd=297936 n_write=143104 bw_util=0.4472
n_activity=1499887 dram_eff=0.5881
bk0: 19968a 1780797i bk1: 19968a 1787301i bk2: 19500a 1785659i bk3: 19500a 1790222i bk4: 18608a 1800019i bk5: 18608a 1804115i bk6: 17472a 1806054i bk7: 17472a 1810593i bk8: 17264a 1808924i bk9: 17264a 1816850i bk10: 17572a 1806688i bk11: 17572a 1815371i bk12: 19132a 1788016i bk13: 19132a 1793579i bk14: 19452a 1783875i bk15: 19452a 1786622i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.4681

========= L2 cache stats =========
L2_cache_bank[0]: Access = 54994, Miss = 37216, Miss_rate = 0.677, Pending_hits = 305, Reservation_fails = 0
L2_cache_bank[1]: Access = 54940, Miss = 37214, Miss_rate = 0.677, Pending_hits = 1465, Reservation_fails = 1
L2_cache_bank[2]: Access = 54966, Miss = 37228, Miss_rate = 0.677, Pending_hits = 251, Reservation_fails = 4
L2_cache_bank[3]: Access = 54964, Miss = 37227, Miss_rate = 0.677, Pending_hits = 1453, Reservation_fails = 0
L2_cache_bank[4]: Access = 54990, Miss = 37240, Miss_rate = 0.677, Pending_hits = 270, Reservation_fails = 0
L2_cache_bank[5]: Access = 54977, Miss = 37240, Miss_rate = 0.677, Pending_hits = 1455, Reservation_fails = 4
L2_cache_bank[6]: Access = 54925, Miss = 37228, Miss_rate = 0.678, Pending_hits = 257, Reservation_fails = 0
L2_cache_bank[7]: Access = 54925, Miss = 37228, Miss_rate = 0.678, Pending_hits = 1459, Reservation_fails = 0
L2_cache_bank[8]: Access = 55005, Miss = 37242, Miss_rate = 0.677, Pending_hits = 287, Reservation_fails = 1
L2_cache_bank[9]: Access = 55018, Miss = 37242, Miss_rate = 0.677, Pending_hits = 1485, Reservation_fails = 0
L2_cache_bank[10]: Access = 54992, Miss = 37228, Miss_rate = 0.677, Pending_hits = 285, Reservation_fails = 0
L2_cache_bank[11]: Access = 54966, Miss = 37229, Miss_rate = 0.677, Pending_hits = 1477, Reservation_fails = 0
L2_cache_bank[12]: Access = 54940, Miss = 37216, Miss_rate = 0.677, Pending_hits = 277, Reservation_fails = 2
L2_cache_bank[13]: Access = 54966, Miss = 37215, Miss_rate = 0.677, Pending_hits = 1468, Reservation_fails = 0
L2_cache_bank[14]: Access = 55044, Miss = 37242, Miss_rate = 0.677, Pending_hits = 278, Reservation_fails = 0
L2_cache_bank[15]: Access = 55044, Miss = 37242, Miss_rate = 0.677, Pending_hits = 1490, Reservation_fails = 0
L2_cache_bank[16]: Access = 54979, Miss = 37215, Miss_rate = 0.677, Pending_hits = 284, Reservation_fails = 0
L2_cache_bank[17]: Access = 54953, Miss = 37214, Miss_rate = 0.677, Pending_hits = 1461, Reservation_fails = 0
L2_cache_bank[18]: Access = 54953, Miss = 37215, Miss_rate = 0.677, Pending_hits = 266, Reservation_fails = 0
L2_cache_bank[19]: Access = 54979, Miss = 37215, Miss_rate = 0.677, Pending_hits = 1439, Reservation_fails = 0
L2_cache_bank[20]: Access = 55044, Miss = 37242, Miss_rate = 0.677, Pending_hits = 267, Reservation_fails = 2
L2_cache_bank[21]: Access = 55044, Miss = 37242, Miss_rate = 0.677, Pending_hits = 1456, Reservation_fails = 0
L2_total_cache_accesses = 1209608
L2_total_cache_misses = 819020
L2_total_cache_miss_rate = 0.6771
L2_total_cache_pending_hits = 19135
L2_total_cache_reservation_fails = 14
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 371360
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 18742
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 425882
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 393120
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 14
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 93
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 366
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 815984
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 393120
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.040
L2_cache_fill_port_util = 0.140

icnt_total_pkts_mem_to_simt=3885824
icnt_total_pkts_simt_to_mem=2782088
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.53612
	minimum = 6
	maximum = 42
Network latency average = 8.41236
	minimum = 6
	maximum = 40
Slowest packet = 2344490
Flit latency average = 6.87669
	minimum = 6
	maximum = 36
Slowest flit = 6462333
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0236806
	minimum = 0.0187392 (at node 0)
	maximum = 0.0281088 (at node 7)
Accepted packet rate average = 0.0236806
	minimum = 0.0187392 (at node 0)
	maximum = 0.0281088 (at node 7)
Injected flit rate average = 0.0652673
	minimum = 0.0431816 (at node 0)
	maximum = 0.0865159 (at node 42)
Accepted flit rate average= 0.0652673
	minimum = 0.0600876 (at node 0)
	maximum = 0.0901314 (at node 7)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 9.02887 (26 samples)
	minimum = 6 (26 samples)
	maximum = 115.115 (26 samples)
Network latency average = 8.72493 (26 samples)
	minimum = 6 (26 samples)
	maximum = 96.4615 (26 samples)
Flit latency average = 7.2684 (26 samples)
	minimum = 6 (26 samples)
	maximum = 93 (26 samples)
Fragmentation average = 0.0202969 (26 samples)
	minimum = 0 (26 samples)
	maximum = 49.4231 (26 samples)
Injected packet rate average = 0.023059 (26 samples)
	minimum = 0.0182478 (26 samples)
	maximum = 0.0273692 (26 samples)
Accepted packet rate average = 0.023059 (26 samples)
	minimum = 0.0182478 (26 samples)
	maximum = 0.0273692 (26 samples)
Injected flit rate average = 0.063555 (26 samples)
	minimum = 0.0420428 (26 samples)
	maximum = 0.0842833 (26 samples)
Accepted flit rate average = 0.063555 (26 samples)
	minimum = 0.0585204 (26 samples)
	maximum = 0.0877684 (26 samples)
Injected packet size average = 2.7562 (26 samples)
Accepted packet size average = 2.7562 (26 samples)
Hops average = 1 (26 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 53 min, 7 sec (3187 sec)
gpgpu_simulation_rate = 235353 (inst/sec)
gpgpu_simulation_rate = 2145 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 13 bind to kernel 27 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 27 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 27 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 27 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 27 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 27 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 27 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 27 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 27 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 27 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 27 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 27 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 27 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 27 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 27 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 27 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 27 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 27 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 27 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 27 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 27 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 27 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 27 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 27 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 27 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 27 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 27 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 27 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 27: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 27 
gpu_sim_cycle = 38910
gpu_sim_insn = 28848876
gpu_ipc =     741.4258
gpu_tot_sim_cycle = 7099159
gpu_tot_sim_insn = 778919652
gpu_tot_ipc =     109.7200
gpu_tot_issued_cta = 1728
max_total_param_size = 0
gpu_stall_dramfull = 63666
gpu_stall_icnt2sh    = 15932
partiton_reqs_in_parallel = 856020
partiton_reqs_in_parallel_total    = 23304712
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       3.4033
partiton_reqs_in_parallel_util = 856020
partiton_reqs_in_parallel_util_total    = 23304712
gpu_sim_cycle_parition_util = 38910
gpu_tot_sim_cycle_parition_util    = 1061256
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9610
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 1209608
L2_BW  =     113.2828 GB/Sec
L2_BW_total  =      16.7709 GB/Sec
gpu_total_sim_rate=238420

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 15639156
	L1I_total_cache_misses = 3568
	L1I_total_cache_miss_rate = 0.0002
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 48384
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0337
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 46752
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 15635588
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3568
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 48384
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 15639156
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
130326, 125242, 125463, 130042, 130352, 125280, 125481, 129974, 33856, 32482, 32600, 22900, 
gpgpu_n_tot_thrd_icount = 899624448
gpgpu_n_tot_w_icount = 28113264
gpgpu_n_stall_shd_mem = 133406
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 847368
gpgpu_n_mem_write_global = 408240
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 20687616
gpgpu_n_store_insn = 12859560
gpgpu_n_shmem_insn = 85192776
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1548288
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 17298
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 114664
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:817072	W0_Idle:542689	W0_Scoreboard:33003959	W1:1632960	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:11020860	W32:15459444
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 6778944 {8:847368,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 55520640 {136:408240,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 95646528 {40:204120,136:643248,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3265920 {8:408240,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 1746 
maxdqlatency = 0 
maxmflatency = 12576 
averagemflatency = 278 
max_icnt2mem_latency = 11626 
max_icnt2sh_latency = 7099158 
mrq_lat_table:559532 	88542 	61068 	133685 	164151 	128778 	75375 	34987 	9097 	3481 	68 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	790004 	450841 	2869 	2414 	2885 	3725 	2898 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	41 	1104412 	51150 	731 	147 	87085 	213 	576 	1316 	2378 	2522 	3488 	2053 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	711100 	134199 	2097 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	7084 	11629 	29006 	58121 	123571 	178829 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1921 	205 	5 	11 	6 	7 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:     12320     12386     13222     13102     13189     13282     11480     11902     12744     13235     12216     12126     11552     11961     12361     12752 
dram[1]:     12329     12238     13207     13104     13222     13223     11320     11987     12744     13234     12145     12048     11736     12172     12299     12647 
dram[2]:     12322     12755     13210     12862     13152     13248     11411     12026     12744     13224     12143     12020     11647     11907     12390     12756 
dram[3]:     12384     12629     13224     12937     13154     13147     11292     11892     12745     13222     12142     12380     11597     11992     12302     12687 
dram[4]:     12353     12654     13141     12728     13168     13178     11373     11999     12746     13226     12230     12553     11601     11939     12434     12738 
dram[5]:     12343     12599     13205     13151     13193     13144     11261     11908     12745     13231     12225     12479     11524     12031     12315     12713 
dram[6]:     12483     12729     13083     12941     13213     13238     11161     11967     12744     13229     12219     12589     11713     11620     12364     12652 
dram[7]:     12414     12646     13281     13262     13202     13083     11294     11820     12749     13236     12315     12206     11629     11544     12371     12764 
dram[8]:     12474     12822     13058     13095     13202     13322     11317     11918     12748     13230     12154     12181     11642     11607     12297     12614 
dram[9]:     12338     12653     13078     13135     13177     13270     11422     11877     12744     13238     12040     11964     11563     11511     12413     12672 
dram[10]:     12447     12821     13095     13122     13289     13408     11110     12030     12744     13233     12239     12259     11716     12212     12337     12447 
average row accesses per activate:
dram[0]:  8.442350  8.065678  8.750869  8.730636  7.661290  7.686084  8.270544  8.208282  8.357054  8.104116  7.913301  7.941597  9.085185  8.995110  7.754564  7.850103 
dram[1]:  8.740528  8.582864  7.502538  7.738220  7.062984  7.056147  9.279432  8.876527  8.680934  8.558824  7.509562  7.328211  8.558140  8.430698  8.168803  7.761421 
dram[2]:  8.856492  8.582782  8.745563  8.914354  7.216832  7.042512  8.440000  8.085291  8.773263  8.305211  8.043373  7.976105  8.824940  8.608187  7.310614  7.143672 
dram[3]:  8.688268  8.479826  8.128713  7.852285  7.392495  7.195459  9.149651  8.852504  8.213497  7.950119  7.398220  7.447928  8.578089  8.297632  7.748194  7.130105 
dram[4]:  8.836364  8.876713  8.703180  8.330327  7.330943  7.021590  8.246002  8.205630  8.505718  7.988067  8.303370  8.200987  8.381549  8.185762  7.540161  7.058270 
dram[5]:  8.284004  8.142246  8.080559  7.960846  7.406832  7.219980  9.221458  8.974565  7.738729  7.969048  7.653625  7.584949  9.018382  8.688312  7.647658  7.362745 
dram[6]:  9.042755  8.553932  8.558589  8.657077  7.264496  7.191339  8.583867  8.432704  8.889774  8.452021  8.081409  8.022920  7.856987  7.865574  7.471275  7.321565 
dram[7]:  8.284004  7.905504  8.332226  8.222951  7.916852  7.415369  9.246897  9.047234  7.229418  7.096983  7.941725  7.841197  8.950249  8.961394  7.435078  7.252363 
dram[8]:  8.422566  8.347588  8.598857  8.618557  7.099198  7.222222  8.832675  8.628057  8.520052  8.211970  7.877457  7.895713  8.049217  7.968992  7.861681  7.642430 
dram[9]:  7.967213  7.886410  8.295480  8.151679  7.854767  7.659460  8.717815  8.628057  7.440678  7.332962  8.330073  8.121573  8.862069  8.536180  7.363726  7.407298 
dram[10]:  8.979215  8.697987  8.205016  8.205016  7.260246  7.193909  9.482320  9.170999  8.431499  8.050122  7.823804  7.645382  7.895923  7.921421  7.807693  7.775362 
average row locality = 1258764/156013 = 8.068328
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      5104      5103      5072      5072      4851      4851      4463      4463      4534      4534      4529      4529      4975      4974      5119      5119 
dram[1]:      5102      5102      4991      4991      4934      4934      4463      4463      4533      4533      4542      4542      4976      4976      5119      5118 
dram[2]:      5184      5184      4991      4991      4934      4934      4462      4462      4534      4534      4542      4542      4976      4976      5049      5049 
dram[3]:      5184      5184      4990      4990      4934      4934      4463      4463      4534      4534      4530      4530      4976      4976      5049      5049 
dram[4]:      5184      5184      4990      4990      4867      4867      4544      4544      4534      4534      4530      4530      4975      4975      5051      5051 
dram[5]:      5102      5102      5057      5057      4867      4867      4544      4544      4534      4534      4530      4531      4975      4975      5051      5051 
dram[6]:      5103      5102      5057      5057      4853      4853      4544      4544      4534      4534      4530      4530      4894      4894      5133      5133 
dram[7]:      5102      5102      5058      5058      4853      4853      4544      4544      4480      4480      4612      4612      4893      4893      5133      5133 
dram[8]:      5103      5102      5058      5058      4824      4824      4544      4544      4480      4480      4612      4612      4893      4893      5133      5133 
dram[9]:      5184      5184      5058      5058      4824      4824      4544      4544      4479      4479      4612      4612      4893      4893      5052      5052 
dram[10]:      5184      5184      5058      5058      4825      4825      4544      4544      4479      4479      4557      4557      4975      4975      5052      5052 
total reads: 850524
bank skew: 5184/4462 = 1.16
chip skew: 77350/77292 = 1.00
number of total write accesses:
dram[0]:      2511      2511      2480      2480      2274      2274      2079      2079      2160      2160      2134      2134      2384      2384      2527      2527 
dram[1]:      2511      2511      2399      2399      2355      2355      2079      2079      2160      2160      2134      2134      2384      2384      2527      2527 
dram[2]:      2592      2592      2399      2399      2355      2355      2079      2079      2160      2160      2134      2134      2384      2384      2459      2459 
dram[3]:      2592      2592      2399      2399      2355      2355      2079      2079      2160      2160      2121      2121      2384      2384      2459      2459 
dram[4]:      2592      2592      2399      2399      2288      2288      2160      2160      2160      2160      2121      2121      2384      2384      2459      2459 
dram[5]:      2511      2511      2466      2466      2288      2288      2160      2160      2160      2160      2121      2121      2384      2384      2459      2459 
dram[6]:      2511      2511      2466      2466      2288      2288      2160      2160      2160      2160      2121      2121      2303      2303      2540      2540 
dram[7]:      2511      2511      2466      2466      2288      2288      2160      2160      2106      2106      2202      2202      2303      2303      2540      2540 
dram[8]:      2511      2511      2466      2466      2261      2261      2160      2160      2106      2106      2202      2202      2303      2303      2540      2540 
dram[9]:      2592      2592      2466      2466      2261      2261      2160      2160      2106      2106      2202      2202      2303      2303      2459      2459 
dram[10]:      2592      2592      2466      2466      2261      2261      2160      2160      2106      2106      2148      2148      2384      2384      2459      2459 
total reads: 408240
bank skew: 2592/2079 = 1.25
chip skew: 37152/37098 = 1.00
average mf latency per bank:
dram[0]:        285       259       289       259       296       262       283       259       286       257       312       270       309       272       288       264
dram[1]:        282       258       290       259       297       261       281       261       287       256       313       270       308       270       287       263
dram[2]:        284       260       289       261       295       261       283       260       286       256       311       270       309       271       287       262
dram[3]:        284       259       291       260       296       262       280       261       288       257       313       271       310       271       285       263
dram[4]:        283       258       290       261       295       260       282       260       287       256       313       272       309       271       287       260
dram[5]:        282       258       290       261       297       263       281       260       287       257       314       270       309       270       285       262
dram[6]:        281       258       290       261       296       261       281       260       286       256       313       272       309       272       287       262
dram[7]:        283       258       289       259       295       263       281       259       285       253       313       270       308       273       285       262
dram[8]:        280       257       293       262       297       261       283       259       284       255       312       270       310       273       287       262
dram[9]:        283       259       292       260       295       262       281       258       285       253       312       270       309       273       287       261
dram[10]:        283       257       292       262       297       260       282       259       285       255       316       270       308       271       287       264
maximum mf latency per bank:
dram[0]:      11357     11071     10898     10728     10527     10192      9611      9523      9784      9442     12391     11982     12459     12069     11706     11388
dram[1]:      11359     10741     11096     10859     10363     10101      9818      9490      9978      9657     12370     11880     12502     12026     11745     11446
dram[2]:      11270     10946     10744     10533     10665     10301      9641      9456      9700      9469     12409     11999     12474     12074     11639     11346
dram[3]:      11916     11351     11179     10947     10236     10123      9840      9429     10061      9724     12354     11883     12387     11909     11657     11360
dram[4]:      11328     11216     10802     10317     10672     10184      9732      9435      9823      9386     12365     11953     12576     12107     11547     11249
dram[5]:      11698     11378     11251     10994     10191      9851      9623      9396     10030      9635     12372     11971     12540     11949     11533     11359
dram[6]:      10939     10646     11186     10838     10538     10078      9580      9364      9717      9295     12457     12047     12327     11837     11636     11229
dram[7]:      11689     11219     11209     11003      9999      9710      9640      9384      9584      9456     12446     12028     12091     11620     11708     11310
dram[8]:      11074     10497     10984     10759     10702     10241      9661      9329      9400      8914     12496     12103     12215     11831     11540     11213
dram[9]:      11178     10787     10937     10568     10599     10236      9752      9396      9764      9346     12429     11956     12090     11605     11662     11458
dram[10]:      11196     10921     11179     10845     10574     10242      9946      9626      9395      8925     12435     11953     12503     11873     11812     11321
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2044562 n_nop=1559186 n_act=13916 n_pre=13900 n_req=114390 n_rd=309168 n_write=148392 bw_util=0.4476
n_activity=1553954 dram_eff=0.5889
bk0: 20416a 1850002i bk1: 20412a 1858496i bk2: 20288a 1852316i bk3: 20288a 1859758i bk4: 19404a 1866096i bk5: 19404a 1869689i bk6: 17852a 1876920i bk7: 17852a 1883911i bk8: 18136a 1876293i bk9: 18136a 1878140i bk10: 18116a 1876307i bk11: 18116a 1882528i bk12: 19900a 1856450i bk13: 19896a 1861809i bk14: 20476a 1844077i bk15: 20476a 1849474i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.48136
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents
MSHR: tag=0xc03ee880, atomic=0 1 entries : 0x7fe0c1e88620 :  mf: uid=17352832, sid15:w08, part=1, addr=0xc03ee880, load , size=128, unknown  status = IN_PARTITION_DRAM (7099158), 

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2044562 n_nop=1558488 n_act=14212 n_pre=14196 n_req=114417 n_rd=309274 n_write=148392 bw_util=0.4477
n_activity=1558039 dram_eff=0.5875
bk0: 20408a 1848561i bk1: 20408a 1858386i bk2: 19964a 1852359i bk3: 19962a 1860409i bk4: 19736a 1859551i bk5: 19736a 1865278i bk6: 17852a 1876643i bk7: 17852a 1881640i bk8: 18132a 1875417i bk9: 18132a 1881323i bk10: 18168a 1876737i bk11: 18168a 1881717i bk12: 19904a 1855549i bk13: 19904a 1861796i bk14: 20476a 1844327i bk15: 20472a 1848371i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.46065
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2044562 n_nop=1558526 n_act=14090 n_pre=14074 n_req=114468 n_rd=309376 n_write=148496 bw_util=0.4479
n_activity=1552983 dram_eff=0.5897
bk0: 20736a 1844133i bk1: 20736a 1853204i bk2: 19964a 1853208i bk3: 19964a 1863334i bk4: 19736a 1861824i bk5: 19736a 1863381i bk6: 17848a 1876161i bk7: 17848a 1883857i bk8: 18136a 1875681i bk9: 18136a 1880269i bk10: 18168a 1875903i bk11: 18168a 1883364i bk12: 19904a 1855405i bk13: 19904a 1863841i bk14: 20196a 1846341i bk15: 20196a 1848445i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.44742
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2044562 n_nop=1558244 n_act=14331 n_pre=14315 n_req=114418 n_rd=309280 n_write=148392 bw_util=0.4477
n_activity=1552012 dram_eff=0.5898
bk0: 20736a 1844080i bk1: 20736a 1853227i bk2: 19960a 1853029i bk3: 19960a 1860026i bk4: 19736a 1860396i bk5: 19736a 1864355i bk6: 17852a 1875579i bk7: 17852a 1880683i bk8: 18136a 1873501i bk9: 18136a 1879122i bk10: 18120a 1877755i bk11: 18120a 1883541i bk12: 19904a 1853900i bk13: 19904a 1856655i bk14: 20196a 1845918i bk15: 20196a 1851089i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.46958
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2044562 n_nop=1558292 n_act=14191 n_pre=14175 n_req=114476 n_rd=309400 n_write=148504 bw_util=0.4479
n_activity=1556568 dram_eff=0.5884
bk0: 20736a 1845117i bk1: 20736a 1854392i bk2: 19960a 1854815i bk3: 19960a 1861620i bk4: 19468a 1862973i bk5: 19468a 1866971i bk6: 18176a 1870505i bk7: 18176a 1876939i bk8: 18136a 1874920i bk9: 18136a 1878585i bk10: 18120a 1878852i bk11: 18120a 1884734i bk12: 19900a 1854596i bk13: 19900a 1862126i bk14: 20204a 1848725i bk15: 20204a 1853322i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.44861
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2044562 n_nop=1558348 n_act=14277 n_pre=14261 n_req=114419 n_rd=309284 n_write=148392 bw_util=0.4477
n_activity=1552837 dram_eff=0.5895
bk0: 20408a 1847099i bk1: 20408a 1855954i bk2: 20228a 1853677i bk3: 20228a 1856028i bk4: 19468a 1863843i bk5: 19468a 1867785i bk6: 18176a 1873887i bk7: 18176a 1879651i bk8: 18136a 1872567i bk9: 18136a 1876259i bk10: 18120a 1878593i bk11: 18124a 1882144i bk12: 19900a 1855588i bk13: 19900a 1861719i bk14: 20204a 1849563i bk15: 20204a 1853648i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.46979
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2044562 n_nop=1558736 n_act=14135 n_pre=14119 n_req=114393 n_rd=309180 n_write=148392 bw_util=0.4476
n_activity=1550980 dram_eff=0.59
bk0: 20412a 1847710i bk1: 20408a 1857196i bk2: 20228a 1850789i bk3: 20228a 1859043i bk4: 19412a 1864812i bk5: 19412a 1869646i bk6: 18176a 1872690i bk7: 18176a 1879704i bk8: 18136a 1874131i bk9: 18136a 1878251i bk10: 18120a 1875774i bk11: 18120a 1881964i bk12: 19576a 1857274i bk13: 19576a 1865769i bk14: 20532a 1841535i bk15: 20532a 1845638i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.4669
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2044562 n_nop=1557982 n_act=14294 n_pre=14278 n_req=114502 n_rd=309400 n_write=148608 bw_util=0.448
n_activity=1553892 dram_eff=0.5895
bk0: 20408a 1848418i bk1: 20408a 1858446i bk2: 20232a 1851748i bk3: 20232a 1861001i bk4: 19412a 1865335i bk5: 19412a 1866948i bk6: 18176a 1873184i bk7: 18176a 1879788i bk8: 17920a 1874355i bk9: 17920a 1879811i bk10: 18448a 1873170i bk11: 18448a 1878161i bk12: 19572a 1860419i bk13: 19572a 1865062i bk14: 20532a 1844100i bk15: 20532a 1845927i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.44604
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2044562 n_nop=1558696 n_act=14159 n_pre=14143 n_req=114391 n_rd=309172 n_write=148392 bw_util=0.4476
n_activity=1553206 dram_eff=0.5892
bk0: 20412a 1849196i bk1: 20408a 1859301i bk2: 20232a 1853761i bk3: 20232a 1859809i bk4: 19296a 1867424i bk5: 19296a 1870163i bk6: 18176a 1872046i bk7: 18176a 1877000i bk8: 17920a 1875707i bk9: 17920a 1880404i bk10: 18448a 1872743i bk11: 18448a 1877544i bk12: 19572a 1854865i bk13: 19572a 1863841i bk14: 20532a 1843349i bk15: 20532a 1847798i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.46536
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2044562 n_nop=1558430 n_act=14294 n_pre=14278 n_req=114390 n_rd=309168 n_write=148392 bw_util=0.4476
n_activity=1553222 dram_eff=0.5892
bk0: 20736a 1843902i bk1: 20736a 1852835i bk2: 20232a 1852244i bk3: 20232a 1859312i bk4: 19296a 1868814i bk5: 19296a 1871898i bk6: 18176a 1871065i bk7: 18176a 1879686i bk8: 17916a 1876064i bk9: 17916a 1881340i bk10: 18448a 1872948i bk11: 18448a 1881443i bk12: 19572a 1859409i bk13: 19572a 1863705i bk14: 20208a 1847439i bk15: 20208a 1852734i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.42269
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2044562 n_nop=1558348 n_act=14115 n_pre=14099 n_req=114500 n_rd=309392 n_write=148608 bw_util=0.448
n_activity=1555869 dram_eff=0.5887
bk0: 20736a 1846254i bk1: 20736a 1853664i bk2: 20232a 1851752i bk3: 20232a 1856324i bk4: 19300a 1866552i bk5: 19300a 1870910i bk6: 18176a 1872498i bk7: 18176a 1877279i bk8: 17916a 1875152i bk9: 17916a 1883770i bk10: 18228a 1873324i bk11: 18228a 1882362i bk12: 19900a 1853536i bk13: 19900a 1859458i bk14: 20208a 1849464i bk15: 20208a 1852390i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.44811

========= L2 cache stats =========
L2_cache_bank[0]: Access = 57107, Miss = 38647, Miss_rate = 0.677, Pending_hits = 308, Reservation_fails = 0
L2_cache_bank[1]: Access = 57052, Miss = 38645, Miss_rate = 0.677, Pending_hits = 1468, Reservation_fails = 1
L2_cache_bank[2]: Access = 57079, Miss = 38660, Miss_rate = 0.677, Pending_hits = 253, Reservation_fails = 4
L2_cache_bank[3]: Access = 57078, Miss = 38659, Miss_rate = 0.677, Pending_hits = 1455, Reservation_fails = 0
L2_cache_bank[4]: Access = 57105, Miss = 38672, Miss_rate = 0.677, Pending_hits = 273, Reservation_fails = 0
L2_cache_bank[5]: Access = 57092, Miss = 38672, Miss_rate = 0.677, Pending_hits = 1459, Reservation_fails = 4
L2_cache_bank[6]: Access = 57038, Miss = 38660, Miss_rate = 0.678, Pending_hits = 259, Reservation_fails = 0
L2_cache_bank[7]: Access = 57037, Miss = 38660, Miss_rate = 0.678, Pending_hits = 1461, Reservation_fails = 0
L2_cache_bank[8]: Access = 57119, Miss = 38675, Miss_rate = 0.677, Pending_hits = 288, Reservation_fails = 1
L2_cache_bank[9]: Access = 57133, Miss = 38675, Miss_rate = 0.677, Pending_hits = 1487, Reservation_fails = 0
L2_cache_bank[10]: Access = 57106, Miss = 38660, Miss_rate = 0.677, Pending_hits = 289, Reservation_fails = 0
L2_cache_bank[11]: Access = 57079, Miss = 38661, Miss_rate = 0.677, Pending_hits = 1481, Reservation_fails = 0
L2_cache_bank[12]: Access = 57052, Miss = 38648, Miss_rate = 0.677, Pending_hits = 279, Reservation_fails = 2
L2_cache_bank[13]: Access = 57079, Miss = 38647, Miss_rate = 0.677, Pending_hits = 1471, Reservation_fails = 0
L2_cache_bank[14]: Access = 57160, Miss = 38675, Miss_rate = 0.677, Pending_hits = 281, Reservation_fails = 0
L2_cache_bank[15]: Access = 57160, Miss = 38675, Miss_rate = 0.677, Pending_hits = 1493, Reservation_fails = 0
L2_cache_bank[16]: Access = 57093, Miss = 38647, Miss_rate = 0.677, Pending_hits = 287, Reservation_fails = 0
L2_cache_bank[17]: Access = 57066, Miss = 38646, Miss_rate = 0.677, Pending_hits = 1464, Reservation_fails = 0
L2_cache_bank[18]: Access = 57065, Miss = 38646, Miss_rate = 0.677, Pending_hits = 268, Reservation_fails = 0
L2_cache_bank[19]: Access = 57092, Miss = 38646, Miss_rate = 0.677, Pending_hits = 1441, Reservation_fails = 0
L2_cache_bank[20]: Access = 57160, Miss = 38674, Miss_rate = 0.677, Pending_hits = 270, Reservation_fails = 2
L2_cache_bank[21]: Access = 57160, Miss = 38674, Miss_rate = 0.677, Pending_hits = 1459, Reservation_fails = 0
L2_total_cache_accesses = 1256112
L2_total_cache_misses = 850524
L2_total_cache_miss_rate = 0.6771
L2_total_cache_pending_hits = 19194
L2_total_cache_reservation_fails = 14
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 386301
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 18801
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 442266
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 408240
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 14
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 93
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 366
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 847368
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 408240
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.040
L2_cache_fill_port_util = 0.140

icnt_total_pkts_mem_to_simt=4035184
icnt_total_pkts_simt_to_mem=2889072
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.58599
	minimum = 6
	maximum = 46
Network latency average = 8.45499
	minimum = 6
	maximum = 44
Slowest packet = 2421107
Flit latency average = 6.92649
	minimum = 6
	maximum = 40
Slowest flit = 6673271
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.023904
	minimum = 0.0189159 (at node 0)
	maximum = 0.0283739 (at node 15)
Accepted packet rate average = 0.023904
	minimum = 0.0189159 (at node 0)
	maximum = 0.0283739 (at node 15)
Injected flit rate average = 0.065883
	minimum = 0.0435889 (at node 0)
	maximum = 0.087332 (at node 42)
Accepted flit rate average= 0.065883
	minimum = 0.0606543 (at node 0)
	maximum = 0.0909815 (at node 15)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 9.01247 (27 samples)
	minimum = 6 (27 samples)
	maximum = 112.556 (27 samples)
Network latency average = 8.71493 (27 samples)
	minimum = 6 (27 samples)
	maximum = 94.5185 (27 samples)
Flit latency average = 7.25574 (27 samples)
	minimum = 6 (27 samples)
	maximum = 91.037 (27 samples)
Fragmentation average = 0.0195451 (27 samples)
	minimum = 0 (27 samples)
	maximum = 47.5926 (27 samples)
Injected packet rate average = 0.0230903 (27 samples)
	minimum = 0.0182726 (27 samples)
	maximum = 0.0274064 (27 samples)
Accepted packet rate average = 0.0230903 (27 samples)
	minimum = 0.0182726 (27 samples)
	maximum = 0.0274064 (27 samples)
Injected flit rate average = 0.0636412 (27 samples)
	minimum = 0.0421001 (27 samples)
	maximum = 0.0843962 (27 samples)
Accepted flit rate average = 0.0636412 (27 samples)
	minimum = 0.0585994 (27 samples)
	maximum = 0.0878874 (27 samples)
Injected packet size average = 2.75619 (27 samples)
Accepted packet size average = 2.75619 (27 samples)
Hops average = 1 (27 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 54 min, 27 sec (3267 sec)
gpgpu_simulation_rate = 238420 (inst/sec)
gpgpu_simulation_rate = 2172 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 21 bind to kernel 28 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 28 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 28 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 28 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 28 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 28 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 28 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 28 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 28 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 28 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 28 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 28 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 28 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 28 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 28 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 28 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 28 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 28 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 28 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 28 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 28 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 28 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 28 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 28 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 28 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 28 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 28 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 28 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 28: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 28 
gpu_sim_cycle = 39403
gpu_sim_insn = 28848876
gpu_ipc =     732.1492
gpu_tot_sim_cycle = 7360712
gpu_tot_sim_insn = 807768528
gpu_tot_ipc =     109.7405
gpu_tot_issued_cta = 1792
max_total_param_size = 0
gpu_stall_dramfull = 63666
gpu_stall_icnt2sh    = 16524
partiton_reqs_in_parallel = 866866
partiton_reqs_in_parallel_total    = 24160732
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       3.4002
partiton_reqs_in_parallel_util = 866866
partiton_reqs_in_parallel_util_total    = 24160732
gpu_sim_cycle_parition_util = 39403
gpu_tot_sim_cycle_parition_util    = 1100166
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9623
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 1256112
L2_BW  =     111.8655 GB/Sec
L2_BW_total  =      16.7738 GB/Sec
gpu_total_sim_rate=241196

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 16218384
	L1I_total_cache_misses = 3568
	L1I_total_cache_miss_rate = 0.0002
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 50176
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0325
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 48544
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 16214816
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3568
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 50176
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 16218384
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
135153, 129878, 130109, 134850, 135180, 129915, 130127, 134792, 38690, 37115, 37261, 24099, 
gpgpu_n_tot_thrd_icount = 932943872
gpgpu_n_tot_w_icount = 29154496
gpgpu_n_stall_shd_mem = 133434
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 878752
gpgpu_n_mem_write_global = 423360
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 21453824
gpgpu_n_store_insn = 13335840
gpgpu_n_shmem_insn = 88348064
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1605632
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 17326
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 114664
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:846785	W0_Idle:558269	W0_Scoreboard:34147496	W1:1693440	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:11429040	W32:16032016
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7030016 {8:878752,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 57576960 {136:423360,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 99188992 {40:211680,136:667072,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3386880 {8:423360,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 1746 
maxdqlatency = 0 
maxmflatency = 12576 
averagemflatency = 277 
max_icnt2mem_latency = 11626 
max_icnt2sh_latency = 7360711 
mrq_lat_table:577887 	90819 	63116 	139233 	171353 	134747 	78971 	36597 	9116 	3481 	68 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	818067 	469264 	2887 	2414 	2885 	3725 	2898 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	44 	1148735 	53324 	735 	147 	87085 	213 	576 	1316 	2378 	2522 	3488 	2053 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	737366 	139230 	2184 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	7084 	11629 	29006 	58121 	123571 	193949 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1997 	207 	5 	11 	6 	7 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:     12320     12386     13222     13102     13189     13282     11480     11902     12744     13235     12216     12126     11552     11961     12361     12752 
dram[1]:     12329     12238     13207     13104     13222     13223     11320     11987     12744     13234     12145     12048     11736     12172     12299     12647 
dram[2]:     12322     12755     13210     12862     13152     13248     11411     12026     12744     13224     12143     12020     11647     11907     12390     12756 
dram[3]:     12384     12629     13224     12937     13154     13147     11292     11892     12745     13222     12142     12380     11597     11992     12302     12687 
dram[4]:     12353     12654     13141     12728     13168     13178     11373     11999     12746     13226     12230     12553     11601     11939     12434     12738 
dram[5]:     12343     12599     13205     13151     13193     13144     11261     11908     12745     13231     12225     12479     11524     12031     12315     12713 
dram[6]:     12483     12729     13083     12941     13213     13238     11161     11967     12744     13229     12219     12589     11713     11620     12364     12652 
dram[7]:     12414     12646     13281     13262     13202     13083     11294     11820     12749     13236     12315     12206     11629     11544     12371     12764 
dram[8]:     12474     12822     13058     13095     13202     13322     11317     11918     12748     13230     12154     12181     11642     11607     12297     12614 
dram[9]:     12338     12653     13078     13135     13177     13270     11422     11877     12744     13238     12040     11964     11563     11511     12413     12672 
dram[10]:     12447     12821     13095     13122     13289     13408     11110     12030     12744     13233     12239     12259     11716     12212     12337     12447 
average row accesses per activate:
dram[0]:  8.260460  7.880239  8.605927  8.568306  7.478788  7.456193  8.114970  8.037960  8.296296  8.037037  7.795941  7.769663  8.948297  8.863795  7.575526  7.663443 
dram[1]:  8.628415  8.461950  7.341627  7.588526  6.961397  6.942255  9.119784  8.720720  8.582200  8.487775  7.385928  7.201663  8.434109  8.369231  8.036511  7.640308 
dram[2]:  8.652361  8.400000  8.668926  8.808267  7.105066  6.942255  8.312883  7.905484  8.626087  8.093240  7.881684  7.784270  8.704000  8.481069  7.172350  7.017133 
dram[3]:  8.587859  8.304840  8.015674  7.725076  7.268714  7.085126  8.998672  8.676056  8.102684  7.855204  7.294926  7.325902  8.471635  8.171674  7.666995  7.055304 
dram[4]:  8.652361  8.670968  8.609427  8.186767  7.217476  6.902507  8.140680  8.102684  8.376357  7.837472  8.118824  8.043123  8.286180  8.066737  7.385199  6.962433 
dram[5]:  8.147574  7.982811  7.962284  7.850251  7.302554  7.086749  9.100918  8.868455  7.589071  7.837472  7.517429  7.421505  8.885648  8.556180  7.513514  7.274766 
dram[6]:  8.932127  8.434829  8.444324  8.517994  7.140520  7.005666  8.478633  8.336135  8.734591  8.266666  7.950461  7.842045  7.653648  7.709110  7.329954  7.190778 
dram[7]:  8.164426  7.763029  8.197271  8.061919  7.728125  7.238049  9.124836  8.913992  7.138976  7.028807  7.846837  7.752193  8.853745  8.843230  7.296330  7.113595 
dram[8]:  8.276730  8.155992  8.482084  8.463705  6.997149  7.071085  8.690864  8.541205  8.362301  8.075650  7.786344  7.786344  7.929712  7.837895  7.706395  7.460600 
dram[9]:  7.798840  7.724138  8.180104  7.995906  7.732143  7.518897  8.562269  8.457978  7.354144  7.268085  8.230500  7.979684  8.749706  8.385135  7.208333  7.248603 
dram[10]:  8.822757  8.542373  8.045314  8.061919  7.133721  7.031518  9.271028  9.053455  8.281212  7.925754  7.747216  7.561956  7.778345  7.754582  7.677515  7.632353 
average row locality = 1305388/164551 = 7.933030
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      5293      5292      5264      5264      5038      5038      4620      4620      4704      4704      4703      4703      5151      5150      5306      5306 
dram[1]:      5291      5291      5180      5180      5124      5124      4620      4620      4703      4703      4716      4716      5152      5152      5306      5305 
dram[2]:      5376      5376      5180      5180      5124      5124      4619      4619      4704      4704      4716      4716      5152      5152      5234      5234 
dram[3]:      5376      5376      5179      5179      5124      5124      4620      4620      4704      4704      4703      4703      5152      5152      5234      5234 
dram[4]:      5376      5376      5179      5179      5054      5054      4704      4704      4704      4704      4703      4703      5151      5151      5236      5236 
dram[5]:      5291      5291      5249      5249      5054      5054      4704      4704      4704      4704      4703      4704      5151      5151      5236      5236 
dram[6]:      5292      5291      5249      5249      5039      5039      4704      4704      4704      4704      4703      4703      5067      5067      5321      5321 
dram[7]:      5291      5291      5250      5250      5039      5039      4704      4704      4648      4648      4788      4788      5066      5066      5321      5321 
dram[8]:      5292      5291      5250      5250      5009      5009      4704      4704      4648      4648      4788      4788      5066      5066      5321      5321 
dram[9]:      5376      5376      5250      5250      5009      5009      4704      4704      4648      4648      4788      4788      5066      5066      5237      5237 
dram[10]:      5376      5376      5250      5250      5010      5010      4704      4704      4648      4648      4731      4731      5151      5151      5237      5237 
total reads: 882028
bank skew: 5376/4619 = 1.16
chip skew: 80214/80155 = 1.00
number of total write accesses:
dram[0]:      2604      2604      2576      2576      2366      2366      2156      2156      2240      2240      2212      2212      2464      2464      2618      2618 
dram[1]:      2604      2604      2492      2492      2450      2450      2156      2156      2240      2240      2212      2212      2464      2464      2618      2618 
dram[2]:      2688      2688      2492      2492      2450      2450      2156      2156      2240      2240      2212      2212      2464      2464      2548      2548 
dram[3]:      2688      2688      2492      2492      2450      2450      2156      2156      2240      2240      2198      2198      2464      2464      2548      2548 
dram[4]:      2688      2688      2492      2492      2380      2380      2240      2240      2240      2240      2198      2198      2464      2464      2548      2548 
dram[5]:      2604      2604      2562      2562      2380      2380      2240      2240      2240      2240      2198      2198      2464      2464      2548      2548 
dram[6]:      2604      2604      2562      2562      2380      2380      2240      2240      2240      2240      2198      2198      2380      2380      2632      2632 
dram[7]:      2604      2604      2562      2562      2380      2380      2240      2240      2184      2184      2282      2282      2380      2380      2632      2632 
dram[8]:      2604      2604      2562      2562      2352      2352      2240      2240      2184      2184      2282      2282      2380      2380      2632      2632 
dram[9]:      2688      2688      2562      2562      2352      2352      2240      2240      2184      2184      2282      2282      2380      2380      2548      2548 
dram[10]:      2688      2688      2562      2562      2352      2352      2240      2240      2184      2184      2226      2226      2464      2464      2548      2548 
total reads: 423360
bank skew: 2688/2156 = 1.25
chip skew: 38528/38472 = 1.00
average mf latency per bank:
dram[0]:        283       258       286       258       293       260       281       258       284       256       309       268       307       271       286       263
dram[1]:        280       257       288       258       294       260       279       259       285       255       310       268       306       269       285       262
dram[2]:        282       259       287       259       292       259       281       258       283       255       308       268       307       270       285       260
dram[3]:        282       258       288       258       293       260       278       259       286       256       310       269       307       270       283       261
dram[4]:        281       257       287       260       292       258       280       258       285       255       310       270       307       270       285       259
dram[5]:        280       257       287       259       294       261       279       258       285       256       311       269       307       269       283       261
dram[6]:        279       256       288       259       293       259       279       258       284       255       310       270       306       271       285       261
dram[7]:        281       257       286       257       292       261       279       258       283       252       310       269       305       272       283       261
dram[8]:        278       256       290       260       294       259       281       258       282       254       309       269       307       272       284       261
dram[9]:        281       258       289       258       292       260       279       257       283       252       309       268       307       272       285       260
dram[10]:        281       256       289       260       294       259       280       258       283       253       313       269       306       270       284       263
maximum mf latency per bank:
dram[0]:      11357     11071     10898     10728     10527     10192      9611      9523      9784      9442     12391     11982     12459     12069     11706     11388
dram[1]:      11359     10741     11096     10859     10363     10101      9818      9490      9978      9657     12370     11880     12502     12026     11745     11446
dram[2]:      11270     10946     10744     10533     10665     10301      9641      9456      9700      9469     12409     11999     12474     12074     11639     11346
dram[3]:      11916     11351     11179     10947     10236     10123      9840      9429     10061      9724     12354     11883     12387     11909     11657     11360
dram[4]:      11328     11216     10802     10317     10672     10184      9732      9435      9823      9386     12365     11953     12576     12107     11547     11249
dram[5]:      11698     11378     11251     10994     10191      9851      9623      9396     10030      9635     12372     11971     12540     11949     11533     11359
dram[6]:      10939     10646     11186     10838     10538     10078      9580      9364      9717      9295     12457     12047     12327     11837     11636     11229
dram[7]:      11689     11219     11209     11003      9999      9710      9640      9384      9584      9456     12446     12028     12091     11620     11708     11310
dram[8]:      11074     10497     10984     10759     10702     10241      9661      9329      9400      8914     12496     12103     12215     11831     11540     11213
dram[9]:      11178     10787     10937     10568     10599     10236      9752      9396      9764      9346     12429     11956     12090     11605     11662     11458
dram[10]:      11196     10921     11179     10845     10574     10242      9946      9626      9395      8925     12435     11953     12503     11873     11812     11321
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2117726 n_nop=1613802 n_act=14714 n_pre=14698 n_req=118628 n_rd=320624 n_write=153888 bw_util=0.4481
n_activity=1613187 dram_eff=0.5883
bk0: 21172a 1915890i bk1: 21168a 1924388i bk2: 21056a 1918184i bk3: 21056a 1925635i bk4: 20152a 1932149i bk5: 20152a 1935953i bk6: 18480a 1944040i bk7: 18480a 1951074i bk8: 18816a 1942889i bk9: 18816a 1945218i bk10: 18812a 1943067i bk11: 18812a 1949195i bk12: 20604a 1922983i bk13: 20600a 1928751i bk14: 21224a 1909787i bk15: 21224a 1915035i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.48424
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2117726 n_nop=1613190 n_act=14966 n_pre=14950 n_req=118655 n_rd=320732 n_write=153888 bw_util=0.4482
n_activity=1616715 dram_eff=0.5871
bk0: 21164a 1914188i bk1: 21164a 1924463i bk2: 20720a 1918096i bk3: 20720a 1925985i bk4: 20496a 1925398i bk5: 20496a 1931107i bk6: 18480a 1943409i bk7: 18480a 1948826i bk8: 18812a 1942233i bk9: 18812a 1948521i bk10: 18864a 1943307i bk11: 18864a 1948638i bk12: 20608a 1921829i bk13: 20608a 1928806i bk14: 21224a 1909857i bk15: 21220a 1914036i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.46158
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2117726 n_nop=1613150 n_act=14876 n_pre=14860 n_req=118710 n_rd=320840 n_write=154000 bw_util=0.4484
n_activity=1612001 dram_eff=0.5891
bk0: 21504a 1909689i bk1: 21504a 1919024i bk2: 20720a 1918862i bk3: 20720a 1929749i bk4: 20496a 1927449i bk5: 20496a 1929259i bk6: 18476a 1942779i bk7: 18476a 1950966i bk8: 18816a 1942386i bk9: 18816a 1946885i bk10: 18864a 1942577i bk11: 18864a 1950337i bk12: 20608a 1922146i bk13: 20608a 1930895i bk14: 20936a 1911968i bk15: 20936a 1914103i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.45397
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2117726 n_nop=1612952 n_act=15083 n_pre=15067 n_req=118656 n_rd=320736 n_write=153888 bw_util=0.4482
n_activity=1610302 dram_eff=0.5895
bk0: 21504a 1909863i bk1: 21504a 1919077i bk2: 20716a 1919021i bk3: 20716a 1925753i bk4: 20496a 1925891i bk5: 20496a 1930442i bk6: 18480a 1942497i bk7: 18480a 1947676i bk8: 18816a 1940074i bk9: 18816a 1946039i bk10: 18812a 1944611i bk11: 18812a 1950478i bk12: 20608a 1919962i bk13: 20608a 1923468i bk14: 20936a 1911493i bk15: 20936a 1916876i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.47384
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents
MSHR: tag=0xc01ee880, atomic=0 1 entries : 0x7fe0e5a39430 :  mf: uid=17995476, sid23:w08, part=4, addr=0xc01ee880, load , size=128, unknown  status = IN_PARTITION_DRAM (7360711), 

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2117726 n_nop=1612957 n_act=14965 n_pre=14949 n_req=118714 n_rd=320855 n_write=154000 bw_util=0.4485
n_activity=1615517 dram_eff=0.5879
bk0: 21504a 1910535i bk1: 21504a 1919984i bk2: 20716a 1920868i bk3: 20716a 1927906i bk4: 20216a 1928823i bk5: 20215a 1933171i bk6: 18816a 1937361i bk7: 18816a 1943998i bk8: 18816a 1941718i bk9: 18816a 1945739i bk10: 18812a 1945405i bk11: 18812a 1951901i bk12: 20604a 1921122i bk13: 20604a 1929084i bk14: 20944a 1914598i bk15: 20944a 1918955i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.45383
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2117726 n_nop=1613016 n_act=15049 n_pre=15033 n_req=118657 n_rd=320740 n_write=153888 bw_util=0.4482
n_activity=1611566 dram_eff=0.589
bk0: 21164a 1912820i bk1: 21164a 1922055i bk2: 20996a 1919642i bk3: 20996a 1922055i bk4: 20216a 1929963i bk5: 20216a 1933635i bk6: 18816a 1940664i bk7: 18816a 1947162i bk8: 18816a 1938851i bk9: 18816a 1943068i bk10: 18812a 1945023i bk11: 18816a 1948986i bk12: 20604a 1921962i bk13: 20604a 1928252i bk14: 20944a 1915699i bk15: 20944a 1919381i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.47326
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2117726 n_nop=1613376 n_act=14925 n_pre=14909 n_req=118629 n_rd=320628 n_write=153888 bw_util=0.4481
n_activity=1609627 dram_eff=0.5896
bk0: 21168a 1913450i bk1: 21164a 1923017i bk2: 20996a 1915982i bk3: 20996a 1924903i bk4: 20156a 1930540i bk5: 20156a 1935904i bk6: 18816a 1939816i bk7: 18816a 1947179i bk8: 18816a 1940793i bk9: 18816a 1945359i bk10: 18812a 1942449i bk11: 18812a 1949070i bk12: 20268a 1923884i bk13: 20268a 1932366i bk14: 21284a 1906978i bk15: 21284a 1911289i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.47111
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2117726 n_nop=1612646 n_act=15064 n_pre=15048 n_req=118742 n_rd=320856 n_write=154112 bw_util=0.4486
n_activity=1612494 dram_eff=0.5891
bk0: 21164a 1914236i bk1: 21164a 1924416i bk2: 21000a 1917696i bk3: 21000a 1926510i bk4: 20156a 1931109i bk5: 20156a 1933077i bk6: 18816a 1939695i bk7: 18816a 1946949i bk8: 18592a 1940800i bk9: 18592a 1946996i bk10: 19152a 1939770i bk11: 19152a 1945228i bk12: 20264a 1926942i bk13: 20264a 1931790i bk14: 21284a 1909878i bk15: 21284a 1911916i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.45378
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents
MSHR: tag=0xc01eec80, atomic=0 1 entries : 0x7fe0c24be6a0 :  mf: uid=17995475, sid23:w10, part=8, addr=0xc01eec80, load , size=128, unknown  status = IN_PARTITION_DRAM (7360709), 

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2117726 n_nop=1613360 n_act=14937 n_pre=14921 n_req=118627 n_rd=320620 n_write=153888 bw_util=0.4481
n_activity=1611886 dram_eff=0.5888
bk0: 21168a 1915231i bk1: 21164a 1925531i bk2: 21000a 1919478i bk3: 21000a 1925915i bk4: 20036a 1933481i bk5: 20036a 1936187i bk6: 18816a 1938651i bk7: 18816a 1943810i bk8: 18592a 1942502i bk9: 18592a 1947426i bk10: 19152a 1939433i bk11: 19152a 1944217i bk12: 20264a 1921536i bk13: 20264a 1930799i bk14: 21284a 1908920i bk15: 21284a 1913243i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.46658
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2117726 n_nop=1613070 n_act=15080 n_pre=15064 n_req=118628 n_rd=320624 n_write=153888 bw_util=0.4481
n_activity=1611794 dram_eff=0.5888
bk0: 21504a 1909496i bk1: 21504a 1918413i bk2: 21000a 1917732i bk3: 21000a 1924981i bk4: 20036a 1934780i bk5: 20036a 1938355i bk6: 18816a 1937790i bk7: 18816a 1946742i bk8: 18592a 1942713i bk9: 18592a 1948489i bk10: 19152a 1939633i bk11: 19152a 1948321i bk12: 20264a 1926128i bk13: 20264a 1930376i bk14: 20948a 1913332i bk15: 20948a 1918782i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.42723
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents
MSHR: tag=0xc01eee80, atomic=0 1 entries : 0x7fe0c25aa940 :  mf: uid=17995474, sid23:w11, part=10, addr=0xc01eee80, load , size=128, unknown  status = IN_PARTITION_DRAM (7360706), 

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2117726 n_nop=1612988 n_act=14893 n_pre=14877 n_req=118742 n_rd=320856 n_write=154112 bw_util=0.4486
n_activity=1614533 dram_eff=0.5884
bk0: 21504a 1911939i bk1: 21504a 1919572i bk2: 21000a 1917142i bk3: 21000a 1922185i bk4: 20040a 1932538i bk5: 20040a 1936895i bk6: 18816a 1939186i bk7: 18816a 1944508i bk8: 18592a 1941558i bk9: 18592a 1950738i bk10: 18924a 1940068i bk11: 18924a 1949670i bk12: 20604a 1919896i bk13: 20604a 1926078i bk14: 20948a 1915560i bk15: 20948a 1918117i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.44929

========= L2 cache stats =========
L2_cache_bank[0]: Access = 59220, Miss = 40079, Miss_rate = 0.677, Pending_hits = 313, Reservation_fails = 0
L2_cache_bank[1]: Access = 59164, Miss = 40077, Miss_rate = 0.677, Pending_hits = 1477, Reservation_fails = 1
L2_cache_bank[2]: Access = 59192, Miss = 40092, Miss_rate = 0.677, Pending_hits = 257, Reservation_fails = 4
L2_cache_bank[3]: Access = 59192, Miss = 40091, Miss_rate = 0.677, Pending_hits = 1465, Reservation_fails = 0
L2_cache_bank[4]: Access = 59220, Miss = 40105, Miss_rate = 0.677, Pending_hits = 278, Reservation_fails = 0
L2_cache_bank[5]: Access = 59206, Miss = 40105, Miss_rate = 0.677, Pending_hits = 1470, Reservation_fails = 4
L2_cache_bank[6]: Access = 59150, Miss = 40092, Miss_rate = 0.678, Pending_hits = 265, Reservation_fails = 0
L2_cache_bank[7]: Access = 59150, Miss = 40092, Miss_rate = 0.678, Pending_hits = 1470, Reservation_fails = 0
L2_cache_bank[8]: Access = 59234, Miss = 40107, Miss_rate = 0.677, Pending_hits = 292, Reservation_fails = 1
L2_cache_bank[9]: Access = 59248, Miss = 40107, Miss_rate = 0.677, Pending_hits = 1496, Reservation_fails = 0
L2_cache_bank[10]: Access = 59220, Miss = 40092, Miss_rate = 0.677, Pending_hits = 294, Reservation_fails = 0
L2_cache_bank[11]: Access = 59192, Miss = 40093, Miss_rate = 0.677, Pending_hits = 1489, Reservation_fails = 0
L2_cache_bank[12]: Access = 59164, Miss = 40079, Miss_rate = 0.677, Pending_hits = 283, Reservation_fails = 2
L2_cache_bank[13]: Access = 59192, Miss = 40078, Miss_rate = 0.677, Pending_hits = 1478, Reservation_fails = 0
L2_cache_bank[14]: Access = 59276, Miss = 40107, Miss_rate = 0.677, Pending_hits = 286, Reservation_fails = 0
L2_cache_bank[15]: Access = 59276, Miss = 40107, Miss_rate = 0.677, Pending_hits = 1503, Reservation_fails = 0
L2_cache_bank[16]: Access = 59206, Miss = 40078, Miss_rate = 0.677, Pending_hits = 293, Reservation_fails = 0
L2_cache_bank[17]: Access = 59178, Miss = 40077, Miss_rate = 0.677, Pending_hits = 1474, Reservation_fails = 0
L2_cache_bank[18]: Access = 59178, Miss = 40078, Miss_rate = 0.677, Pending_hits = 271, Reservation_fails = 0
L2_cache_bank[19]: Access = 59206, Miss = 40078, Miss_rate = 0.677, Pending_hits = 1452, Reservation_fails = 0
L2_cache_bank[20]: Access = 59276, Miss = 40107, Miss_rate = 0.677, Pending_hits = 275, Reservation_fails = 2
L2_cache_bank[21]: Access = 59276, Miss = 40107, Miss_rate = 0.677, Pending_hits = 1470, Reservation_fails = 0
L2_total_cache_accesses = 1302616
L2_total_cache_misses = 882028
L2_total_cache_miss_rate = 0.6771
L2_total_cache_pending_hits = 19351
L2_total_cache_reservation_fails = 14
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 401144
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 18958
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 458650
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 423360
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 14
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 93
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 366
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 878752
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 423360
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.040
L2_cache_fill_port_util = 0.141

icnt_total_pkts_mem_to_simt=4184544
icnt_total_pkts_simt_to_mem=2996056
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.57372
	minimum = 6
	maximum = 56
Network latency average = 8.43925
	minimum = 6
	maximum = 47
Slowest packet = 2513249
Flit latency average = 6.91958
	minimum = 6
	maximum = 43
Slowest flit = 6927209
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0236049
	minimum = 0.0186793 (at node 1)
	maximum = 0.0280189 (at node 23)
Accepted packet rate average = 0.0236049
	minimum = 0.0186793 (at node 1)
	maximum = 0.0280189 (at node 23)
Injected flit rate average = 0.0650586
	minimum = 0.0430435 (at node 1)
	maximum = 0.0862393 (at node 42)
Accepted flit rate average= 0.0650586
	minimum = 0.0598954 (at node 1)
	maximum = 0.0898432 (at node 23)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.9968 (28 samples)
	minimum = 6 (28 samples)
	maximum = 110.536 (28 samples)
Network latency average = 8.70508 (28 samples)
	minimum = 6 (28 samples)
	maximum = 92.8214 (28 samples)
Flit latency average = 7.24374 (28 samples)
	minimum = 6 (28 samples)
	maximum = 89.3214 (28 samples)
Fragmentation average = 0.0188471 (28 samples)
	minimum = 0 (28 samples)
	maximum = 45.8929 (28 samples)
Injected packet rate average = 0.0231086 (28 samples)
	minimum = 0.0182871 (28 samples)
	maximum = 0.0274283 (28 samples)
Accepted packet rate average = 0.0231086 (28 samples)
	minimum = 0.0182871 (28 samples)
	maximum = 0.0274283 (28 samples)
Injected flit rate average = 0.0636919 (28 samples)
	minimum = 0.0421338 (28 samples)
	maximum = 0.084462 (28 samples)
Accepted flit rate average = 0.0636919 (28 samples)
	minimum = 0.0586457 (28 samples)
	maximum = 0.0879572 (28 samples)
Injected packet size average = 2.75619 (28 samples)
Accepted packet size average = 2.75619 (28 samples)
Hops average = 1 (28 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 55 min, 49 sec (3349 sec)
gpgpu_simulation_rate = 241196 (inst/sec)
gpgpu_simulation_rate = 2197 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 29 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 29 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 29 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 29 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 29 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 29 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 29 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 29 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 29 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 29 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 29 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 29 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 29 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 29 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 29 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 29 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 29 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 29 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 29 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 29 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 29 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 29 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 29 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 29 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 29 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 29 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 29 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 29 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 29: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 29 
gpu_sim_cycle = 38790
gpu_sim_insn = 28848876
gpu_ipc =     743.7194
gpu_tot_sim_cycle = 7621652
gpu_tot_sim_insn = 836617404
gpu_tot_ipc =     109.7685
gpu_tot_issued_cta = 1856
max_total_param_size = 0
gpu_stall_dramfull = 63666
gpu_stall_icnt2sh    = 17148
partiton_reqs_in_parallel = 853380
partiton_reqs_in_parallel_total    = 25027598
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       3.3957
partiton_reqs_in_parallel_util = 853380
partiton_reqs_in_parallel_util_total    = 25027598
gpu_sim_cycle_parition_util = 38790
gpu_tot_sim_cycle_parition_util    = 1139569
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9636
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 1302616
L2_BW  =     113.6333 GB/Sec
L2_BW_total  =      16.7779 GB/Sec
gpu_total_sim_rate=243911

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 16797612
	L1I_total_cache_misses = 3568
	L1I_total_cache_miss_rate = 0.0002
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 51968
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0314
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 50336
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 16794044
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3568
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 51968
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 16797612
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
139980, 134521, 134756, 139664, 140007, 134563, 134774, 139603, 38690, 37115, 37261, 24099, 
gpgpu_n_tot_thrd_icount = 966263296
gpgpu_n_tot_w_icount = 30195728
gpgpu_n_stall_shd_mem = 133489
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 910136
gpgpu_n_mem_write_global = 438480
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 22220032
gpgpu_n_store_insn = 13812120
gpgpu_n_shmem_insn = 91503352
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1662976
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 17381
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 114664
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:876869	W0_Idle:573683	W0_Scoreboard:35270715	W1:1753920	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:11837220	W32:16604588
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7281088 {8:910136,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 59633280 {136:438480,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 102731456 {40:219240,136:690896,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3507840 {8:438480,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 1746 
maxdqlatency = 0 
maxmflatency = 12576 
averagemflatency = 275 
max_icnt2mem_latency = 11626 
max_icnt2sh_latency = 7621651 
mrq_lat_table:599137 	94713 	65708 	143585 	176766 	139602 	82041 	37708 	9203 	3481 	68 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	850635 	483170 	2917 	2414 	2885 	3725 	2898 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	46 	1193100 	55449 	747 	147 	87085 	213 	576 	1316 	2378 	2522 	3488 	2053 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	763650 	144238 	2276 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	7084 	11629 	29006 	58121 	123571 	209069 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2073 	208 	5 	11 	6 	7 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:     12320     12386     13222     13102     13189     13282     11480     11902     12744     13235     12216     12126     11552     11961     12361     12752 
dram[1]:     12329     12238     13207     13104     13222     13223     11320     11987     12744     13234     12145     12048     11736     12172     12299     12647 
dram[2]:     12322     12755     13210     12862     13152     13248     11411     12026     12744     13224     12143     12020     11647     11907     12390     12756 
dram[3]:     12384     12629     13224     12937     13154     13147     11292     11892     12745     13222     12142     12380     11597     11992     12302     12687 
dram[4]:     12353     12654     13141     12728     13168     13178     11373     11999     12746     13226     12230     12553     11601     11939     12434     12738 
dram[5]:     12343     12599     13205     13151     13193     13144     11261     11908     12745     13231     12225     12479     11524     12031     12315     12713 
dram[6]:     12483     12729     13083     12941     13213     13238     11161     11967     12744     13229     12219     12589     11713     11620     12364     12652 
dram[7]:     12414     12646     13281     13262     13202     13083     11294     11820     12749     13236     12315     12206     11629     11544     12371     12764 
dram[8]:     12474     12822     13058     13095     13202     13322     11317     11918     12748     13230     12154     12181     11642     11607     12297     12614 
dram[9]:     12338     12653     13078     13135     13177     13270     11422     11877     12744     13238     12040     11964     11563     11511     12413     12672 
dram[10]:     12447     12821     13095     13122     13289     13408     11110     12030     12744     13233     12239     12259     11716     12212     12337     12447 
average row accesses per activate:
dram[0]:  8.449380  8.065089  8.769730  8.731970  7.646354  7.623506  8.304964  8.227166  8.478773  8.217143  7.961068  7.934590  9.157590  9.072330  7.732580  7.820952 
dram[1]:  8.820928  8.652910  7.495751  7.729309  7.124659  7.105263  9.318302  8.916244  8.745742  8.651023  7.548421  7.362423  8.619411  8.554112  8.179283  7.797721 
dram[2]:  8.847458  8.592592  8.829811  8.969492  7.270195  7.105263  8.504843  8.093318  8.811275  8.273878  8.048261  7.950111  8.910935  8.685715  7.324251  7.168000 
dram[3]:  8.782334  8.496440  8.174047  7.866204  7.435897  7.250000  9.196335  8.848866  8.264368  7.997775  7.457202  7.488470  8.657174  8.355180  7.836735  7.219337 
dram[4]:  8.847458  8.866242  8.770165  8.345952  7.383286  7.064338  8.333333  8.294930  8.539192  7.997775  8.287703  8.211494  8.488722  8.266736  7.552434  7.112875 
dram[5]:  8.335372  8.168831  8.121608  8.008920  7.469388  7.250943  9.302325  9.068010  7.747845  7.980022  7.681720  7.584926  9.073479  8.742256  7.681905  7.427256 
dram[6]:  9.127233  8.625527  8.605964  8.679914  7.305714  7.169159  8.674699  8.530806  8.898515  8.429074  8.118182  8.008968  7.830801  7.886734  7.498635  7.358036 
dram[7]:  8.352401  7.946550  8.357808  8.221770  7.900103  7.404440  9.326425  9.113924  7.292784  7.181726  8.016429  7.920996  9.038596  9.028037  7.464674  7.280035 
dram[8]:  8.465838  8.343878  8.643850  8.625401  7.159925  7.234791  8.888889  8.737864  8.522892  8.216028  7.955435  7.955435  8.109129  8.016598  7.878585  7.616451 
dram[9]:  7.984704  7.909091  8.340557  8.155398  7.903427  7.687879  8.759124  8.653846  7.492585  7.406283  8.402985  8.150334  8.934104  8.567628  7.360402  7.400918 
dram[10]:  9.019439  8.736402  8.221770  8.238532  7.298178  7.194707  9.473684  9.230769  8.440334  8.064994  7.914286  7.727468  7.958711  7.934739  7.832039  7.786680 
average row locality = 1352012/166797 = 8.105733
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      5482      5481      5448      5448      5211      5211      4793      4793      4870      4870      4865      4865      5343      5342      5498      5498 
dram[1]:      5480      5480      5361      5361      5300      5300      4793      4793      4869      4869      4879      4879      5344      5344      5498      5497 
dram[2]:      5568      5568      5361      5361      5300      5300      4792      4792      4870      4870      4879      4879      5344      5344      5423      5423 
dram[3]:      5568      5568      5360      5360      5300      5300      4793      4793      4870      4870      4866      4866      5344      5344      5423      5423 
dram[4]:      5568      5568      5360      5360      5228      5228      4880      4880      4870      4870      4866      4866      5343      5343      5425      5425 
dram[5]:      5480      5480      5432      5432      5228      5228      4880      4880      4870      4870      4866      4867      5343      5343      5425      5425 
dram[6]:      5481      5480      5432      5432      5213      5213      4880      4880      4870      4870      4866      4866      5256      5256      5513      5513 
dram[7]:      5480      5480      5433      5433      5213      5213      4880      4880      4812      4812      4954      4954      5255      5255      5513      5513 
dram[8]:      5481      5480      5433      5433      5182      5182      4880      4880      4812      4812      4954      4954      5255      5255      5513      5513 
dram[9]:      5568      5568      5433      5433      5182      5182      4880      4880      4811      4811      4954      4954      5255      5255      5426      5426 
dram[10]:      5568      5568      5433      5433      5183      5183      4880      4880      4811      4811      4895      4895      5343      5343      5426      5426 
total reads: 913532
bank skew: 5568/4792 = 1.16
chip skew: 83080/83018 = 1.00
number of total write accesses:
dram[0]:      2697      2697      2664      2664      2443      2443      2233      2233      2320      2320      2292      2292      2560      2560      2714      2714 
dram[1]:      2697      2697      2577      2577      2530      2530      2233      2233      2320      2320      2292      2292      2560      2560      2714      2714 
dram[2]:      2784      2784      2577      2577      2530      2530      2233      2233      2320      2320      2292      2292      2560      2560      2641      2641 
dram[3]:      2784      2784      2577      2577      2530      2530      2233      2233      2320      2320      2278      2278      2560      2560      2641      2641 
dram[4]:      2784      2784      2577      2577      2458      2458      2320      2320      2320      2320      2278      2278      2560      2560      2641      2641 
dram[5]:      2697      2697      2649      2649      2458      2458      2320      2320      2320      2320      2278      2278      2560      2560      2641      2641 
dram[6]:      2697      2697      2649      2649      2458      2458      2320      2320      2320      2320      2278      2278      2473      2473      2728      2728 
dram[7]:      2697      2697      2649      2649      2458      2458      2320      2320      2262      2262      2365      2365      2473      2473      2728      2728 
dram[8]:      2697      2697      2649      2649      2429      2429      2320      2320      2262      2262      2365      2365      2473      2473      2728      2728 
dram[9]:      2784      2784      2649      2649      2429      2429      2320      2320      2262      2262      2365      2365      2473      2473      2641      2641 
dram[10]:      2784      2784      2649      2649      2429      2429      2320      2320      2262      2262      2307      2307      2560      2560      2641      2641 
total reads: 438480
bank skew: 2784/2233 = 1.25
chip skew: 39904/39846 = 1.00
average mf latency per bank:
dram[0]:        281       256       284       257       291       259       279       256       282       254       306       267       304       269       284       261
dram[1]:        279       255       286       257       292       258       277       258       283       254       306       266       303       267       282       260
dram[2]:        280       257       285       258       290       258       279       257       281       254       304       266       303       268       282       259
dram[3]:        280       257       286       257       291       259       276       258       284       255       307       267       304       268       280       260
dram[4]:        279       256       285       258       290       257       278       257       283       253       306       268       303       268       282       258
dram[5]:        278       255       285       258       292       260       277       257       283       254       307       267       304       267       280       259
dram[6]:        277       255       286       258       291       258       277       257       282       254       307       268       303       269       282       259
dram[7]:        279       256       284       256       290       260       277       256       281       251       307       267       302       270       281       259
dram[8]:        276       255       288       259       292       258       279       256       280       253       306       267       304       270       282       259
dram[9]:        279       256       287       257       290       259       277       255       281       250       306       266       303       270       283       258
dram[10]:        279       255       287       259       291       257       278       256       281       252       310       267       303       268       282       261
maximum mf latency per bank:
dram[0]:      11357     11071     10898     10728     10527     10192      9611      9523      9784      9442     12391     11982     12459     12069     11706     11388
dram[1]:      11359     10741     11096     10859     10363     10101      9818      9490      9978      9657     12370     11880     12502     12026     11745     11446
dram[2]:      11270     10946     10744     10533     10665     10301      9641      9456      9700      9469     12409     11999     12474     12074     11639     11346
dram[3]:      11916     11351     11179     10947     10236     10123      9840      9429     10061      9724     12354     11883     12387     11909     11657     11360
dram[4]:      11328     11216     10802     10317     10672     10184      9732      9435      9823      9386     12365     11953     12576     12107     11547     11249
dram[5]:      11698     11378     11251     10994     10191      9851      9623      9396     10030      9635     12372     11971     12540     11949     11533     11359
dram[6]:      10939     10646     11186     10838     10538     10078      9580      9364      9717      9295     12457     12047     12327     11837     11636     11229
dram[7]:      11689     11219     11209     11003      9999      9710      9640      9384      9584      9456     12446     12028     12091     11620     11708     11310
dram[8]:      11074     10497     10984     10759     10702     10241      9661      9329      9400      8914     12496     12103     12215     11831     11540     11213
dram[9]:      11178     10787     10937     10568     10599     10236      9752      9396      9764      9346     12429     11956     12090     11605     11662     11458
dram[10]:      11196     10921     11179     10845     10574     10242      9946      9626      9395      8925     12435     11953     12503     11873     11812     11321
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2189752 n_nop=1668488 n_act=14912 n_pre=14896 n_req=122864 n_rd=332072 n_write=159384 bw_util=0.4489
n_activity=1668841 dram_eff=0.589
bk0: 21928a 1980963i bk1: 21924a 1990104i bk2: 21792a 1983955i bk3: 21792a 1991689i bk4: 20844a 1998803i bk5: 20844a 2002107i bk6: 19172a 2010514i bk7: 19172a 2017845i bk8: 19480a 2009140i bk9: 19480a 2011412i bk10: 19460a 2009446i bk11: 19460a 2015763i bk12: 21372a 1987794i bk13: 21368a 1994224i bk14: 21992a 1974638i bk15: 21992a 1979623i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.47339
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2189752 n_nop=1667844 n_act=15176 n_pre=15160 n_req=122893 n_rd=332188 n_write=159384 bw_util=0.449
n_activity=1672245 dram_eff=0.5879
bk0: 21920a 1979480i bk1: 21920a 1989968i bk2: 21444a 1984033i bk3: 21444a 1991913i bk4: 21200a 1991633i bk5: 21200a 1996974i bk6: 19172a 2009577i bk7: 19172a 2014980i bk8: 19476a 2008859i bk9: 19476a 2014662i bk10: 19516a 2009753i bk11: 19516a 2014910i bk12: 21376a 1986708i bk13: 21376a 1994308i bk14: 21992a 1974725i bk15: 21988a 1979185i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.44962
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2189752 n_nop=1667828 n_act=15074 n_pre=15058 n_req=122948 n_rd=332296 n_write=159496 bw_util=0.4492
n_activity=1667533 dram_eff=0.5898
bk0: 22272a 1974703i bk1: 22272a 1984395i bk2: 21444a 1984668i bk3: 21444a 1995599i bk4: 21200a 1993824i bk5: 21200a 1995167i bk6: 19168a 2008896i bk7: 19168a 2017343i bk8: 19480a 2008363i bk9: 19480a 2013097i bk10: 19516a 2008944i bk11: 19516a 2016602i bk12: 21376a 1987157i bk13: 21376a 1996285i bk14: 21692a 1977145i bk15: 21692a 1979173i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.44011
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2189752 n_nop=1667610 n_act=15291 n_pre=15275 n_req=122894 n_rd=332192 n_write=159384 bw_util=0.449
n_activity=1665776 dram_eff=0.5902
bk0: 22272a 1974834i bk1: 22272a 1984497i bk2: 21440a 1984720i bk3: 21440a 1991846i bk4: 21200a 1991708i bk5: 21200a 1996434i bk6: 19172a 2008794i bk7: 19172a 2013756i bk8: 19480a 2006150i bk9: 19480a 2012255i bk10: 19464a 2011113i bk11: 19464a 2017113i bk12: 21376a 1985087i bk13: 21376a 1988743i bk14: 21692a 1976887i bk15: 21692a 1982224i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.46293
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2189752 n_nop=1667614 n_act=15165 n_pre=15149 n_req=122956 n_rd=332320 n_write=159504 bw_util=0.4492
n_activity=1671073 dram_eff=0.5886
bk0: 22272a 1975170i bk1: 22272a 1985542i bk2: 21440a 1986663i bk3: 21440a 1993685i bk4: 20912a 1995081i bk5: 20912a 1999404i bk6: 19520a 2003203i bk7: 19520a 2010113i bk8: 19480a 2007657i bk9: 19480a 2012173i bk10: 19464a 2012098i bk11: 19464a 2018453i bk12: 21372a 1986361i bk13: 21372a 1994567i bk14: 21700a 1979962i bk15: 21700a 1984366i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.43882
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2189752 n_nop=1667678 n_act=15255 n_pre=15239 n_req=122895 n_rd=332196 n_write=159384 bw_util=0.449
n_activity=1667184 dram_eff=0.5897
bk0: 21920a 1978701i bk1: 21920a 1987704i bk2: 21728a 1985384i bk3: 21728a 1988102i bk4: 20912a 1996143i bk5: 20912a 1999776i bk6: 19520a 2007013i bk7: 19520a 2013282i bk8: 19480a 2004868i bk9: 19480a 2009361i bk10: 19464a 2011457i bk11: 19468a 2015439i bk12: 21372a 1987212i bk13: 21372a 1993275i bk14: 21700a 1981045i bk15: 21700a 1984500i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.46255
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2189752 n_nop=1668046 n_act=15127 n_pre=15111 n_req=122867 n_rd=332084 n_write=159384 bw_util=0.4489
n_activity=1665077 dram_eff=0.5903
bk0: 21924a 1978865i bk1: 21920a 1988566i bk2: 21728a 1981603i bk3: 21728a 1990512i bk4: 20852a 1996405i bk5: 20852a 2002249i bk6: 19520a 2006266i bk7: 19520a 2013665i bk8: 19480a 2006804i bk9: 19480a 2011431i bk10: 19464a 2008827i bk11: 19464a 2015470i bk12: 21024a 1989361i bk13: 21024a 1997989i bk14: 22052a 1972148i bk15: 22052a 1976386i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.45728
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2189752 n_nop=1667300 n_act=15266 n_pre=15250 n_req=122984 n_rd=332320 n_write=159616 bw_util=0.4493
n_activity=1667908 dram_eff=0.5899
bk0: 21920a 1979477i bk1: 21920a 1989973i bk2: 21732a 1983392i bk3: 21732a 1992515i bk4: 20852a 1997387i bk5: 20852a 1999160i bk6: 19520a 2005655i bk7: 19520a 2013134i bk8: 19248a 2006937i bk9: 19248a 2013055i bk10: 19816a 2005895i bk11: 19816a 2011558i bk12: 21020a 1992172i bk13: 21020a 1997168i bk14: 22052a 1975066i bk15: 22052a 1977076i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.4411
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2189752 n_nop=1668022 n_act=15143 n_pre=15127 n_req=122865 n_rd=332076 n_write=159384 bw_util=0.4489
n_activity=1667432 dram_eff=0.5895
bk0: 21924a 1980621i bk1: 21920a 1991393i bk2: 21732a 1985495i bk3: 21732a 1991447i bk4: 20728a 1999822i bk5: 20728a 2002265i bk6: 19520a 2004391i bk7: 19520a 2010182i bk8: 19248a 2008749i bk9: 19248a 2013788i bk10: 19816a 2005589i bk11: 19816a 2010056i bk12: 21020a 1986897i bk13: 21020a 1996507i bk14: 22052a 1973543i bk15: 22052a 1978236i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.45382
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents
MSHR: tag=0xc03ef080, atomic=0 1 entries : 0x7fe0c2b32900 :  mf: uid=18638120, sid05:w08, part=9, addr=0xc03ef080, load , size=128, unknown  status = IN_PARTITION_DRAM (7621651), 

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2189752 n_nop=1667734 n_act=15290 n_pre=15274 n_req=122864 n_rd=332070 n_write=159384 bw_util=0.4489
n_activity=1667566 dram_eff=0.5894
bk0: 22272a 1974514i bk1: 22272a 1983970i bk2: 21732a 1983450i bk3: 21730a 1991048i bk4: 20728a 2001062i bk5: 20728a 2004890i bk6: 19520a 2004150i bk7: 19520a 2012982i bk8: 19244a 2008790i bk9: 19244a 2014823i bk10: 19816a 2005729i bk11: 19816a 2014608i bk12: 21020a 1991283i bk13: 21020a 1995719i bk14: 21704a 1978417i bk15: 21704a 1984251i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.41804
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2189752 n_nop=1667642 n_act=15099 n_pre=15083 n_req=122982 n_rd=332312 n_write=159616 bw_util=0.4493
n_activity=1670175 dram_eff=0.5891
bk0: 22272a 1977379i bk1: 22272a 1984682i bk2: 21732a 1983004i bk3: 21732a 1987738i bk4: 20732a 1999076i bk5: 20732a 2003192i bk6: 19520a 2005545i bk7: 19520a 2010619i bk8: 19244a 2008074i bk9: 19244a 2017117i bk10: 19580a 2006526i bk11: 19580a 2015909i bk12: 21372a 1984734i bk13: 21372a 1991507i bk14: 21704a 1980647i bk15: 21704a 1983461i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.4358

========= L2 cache stats =========
L2_cache_bank[0]: Access = 61333, Miss = 41510, Miss_rate = 0.677, Pending_hits = 315, Reservation_fails = 0
L2_cache_bank[1]: Access = 61276, Miss = 41508, Miss_rate = 0.677, Pending_hits = 1479, Reservation_fails = 1
L2_cache_bank[2]: Access = 61305, Miss = 41524, Miss_rate = 0.677, Pending_hits = 260, Reservation_fails = 4
L2_cache_bank[3]: Access = 61306, Miss = 41523, Miss_rate = 0.677, Pending_hits = 1468, Reservation_fails = 0
L2_cache_bank[4]: Access = 61335, Miss = 41537, Miss_rate = 0.677, Pending_hits = 282, Reservation_fails = 0
L2_cache_bank[5]: Access = 61321, Miss = 41537, Miss_rate = 0.677, Pending_hits = 1473, Reservation_fails = 4
L2_cache_bank[6]: Access = 61263, Miss = 41524, Miss_rate = 0.678, Pending_hits = 268, Reservation_fails = 0
L2_cache_bank[7]: Access = 61262, Miss = 41524, Miss_rate = 0.678, Pending_hits = 1473, Reservation_fails = 0
L2_cache_bank[8]: Access = 61348, Miss = 41540, Miss_rate = 0.677, Pending_hits = 295, Reservation_fails = 1
L2_cache_bank[9]: Access = 61363, Miss = 41540, Miss_rate = 0.677, Pending_hits = 1499, Reservation_fails = 0
L2_cache_bank[10]: Access = 61334, Miss = 41524, Miss_rate = 0.677, Pending_hits = 296, Reservation_fails = 0
L2_cache_bank[11]: Access = 61305, Miss = 41525, Miss_rate = 0.677, Pending_hits = 1493, Reservation_fails = 0
L2_cache_bank[12]: Access = 61276, Miss = 41511, Miss_rate = 0.677, Pending_hits = 287, Reservation_fails = 2
L2_cache_bank[13]: Access = 61305, Miss = 41510, Miss_rate = 0.677, Pending_hits = 1482, Reservation_fails = 0
L2_cache_bank[14]: Access = 61392, Miss = 41540, Miss_rate = 0.677, Pending_hits = 290, Reservation_fails = 0
L2_cache_bank[15]: Access = 61392, Miss = 41540, Miss_rate = 0.677, Pending_hits = 1507, Reservation_fails = 0
L2_cache_bank[16]: Access = 61320, Miss = 41510, Miss_rate = 0.677, Pending_hits = 295, Reservation_fails = 0
L2_cache_bank[17]: Access = 61291, Miss = 41509, Miss_rate = 0.677, Pending_hits = 1476, Reservation_fails = 0
L2_cache_bank[18]: Access = 61290, Miss = 41509, Miss_rate = 0.677, Pending_hits = 274, Reservation_fails = 0
L2_cache_bank[19]: Access = 61319, Miss = 41509, Miss_rate = 0.677, Pending_hits = 1455, Reservation_fails = 0
L2_cache_bank[20]: Access = 61392, Miss = 41539, Miss_rate = 0.677, Pending_hits = 279, Reservation_fails = 2
L2_cache_bank[21]: Access = 61392, Miss = 41539, Miss_rate = 0.677, Pending_hits = 1474, Reservation_fails = 0
L2_total_cache_accesses = 1349120
L2_total_cache_misses = 913532
L2_total_cache_miss_rate = 0.6771
L2_total_cache_pending_hits = 19420
L2_total_cache_reservation_fails = 14
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 416075
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 19027
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 475034
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 438480
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 14
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 93
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 366
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 910136
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 438480
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.041
L2_cache_fill_port_util = 0.141

icnt_total_pkts_mem_to_simt=4333904
icnt_total_pkts_simt_to_mem=3103040
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.57751
	minimum = 6
	maximum = 46
Network latency average = 8.44775
	minimum = 6
	maximum = 44
Slowest packet = 2606234
Flit latency average = 6.924
	minimum = 6
	maximum = 42
Slowest flit = 7273951
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0239779
	minimum = 0.0189745 (at node 0)
	maximum = 0.0284617 (at node 3)
Accepted packet rate average = 0.0239779
	minimum = 0.0189745 (at node 0)
	maximum = 0.0284617 (at node 3)
Injected flit rate average = 0.0660868
	minimum = 0.0437237 (at node 0)
	maximum = 0.0876022 (at node 42)
Accepted flit rate average= 0.0660868
	minimum = 0.060842 (at node 0)
	maximum = 0.091263 (at node 3)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.98234 (29 samples)
	minimum = 6 (29 samples)
	maximum = 108.31 (29 samples)
Network latency average = 8.69621 (29 samples)
	minimum = 6 (29 samples)
	maximum = 91.1379 (29 samples)
Flit latency average = 7.23271 (29 samples)
	minimum = 6 (29 samples)
	maximum = 87.6897 (29 samples)
Fragmentation average = 0.0181972 (29 samples)
	minimum = 0 (29 samples)
	maximum = 44.3103 (29 samples)
Injected packet rate average = 0.0231386 (29 samples)
	minimum = 0.0183108 (29 samples)
	maximum = 0.0274639 (29 samples)
Accepted packet rate average = 0.0231386 (29 samples)
	minimum = 0.0183108 (29 samples)
	maximum = 0.0274639 (29 samples)
Injected flit rate average = 0.0637744 (29 samples)
	minimum = 0.0421886 (29 samples)
	maximum = 0.0845703 (29 samples)
Accepted flit rate average = 0.0637744 (29 samples)
	minimum = 0.0587214 (29 samples)
	maximum = 0.0880712 (29 samples)
Injected packet size average = 2.75619 (29 samples)
Accepted packet size average = 2.75619 (29 samples)
Hops average = 1 (29 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 57 min, 10 sec (3430 sec)
gpgpu_simulation_rate = 243911 (inst/sec)
gpgpu_simulation_rate = 2222 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 9 bind to kernel 30 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 30 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 30 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 30 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 30 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 30 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 30 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 30 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 30 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 30 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 30 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 30 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 30 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 30 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 30 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 30 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 30 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 30 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 30 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 30 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 30 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 30 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 30 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 30 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 30 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 30 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 30 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 30 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 30: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 30 
gpu_sim_cycle = 39233
gpu_sim_insn = 28848876
gpu_ipc =     735.3217
gpu_tot_sim_cycle = 7883035
gpu_tot_sim_insn = 865466280
gpu_tot_ipc =     109.7885
gpu_tot_issued_cta = 1920
max_total_param_size = 0
gpu_stall_dramfull = 63666
gpu_stall_icnt2sh    = 17609
partiton_reqs_in_parallel = 863126
partiton_reqs_in_parallel_total    = 25880978
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       3.3926
partiton_reqs_in_parallel_util = 863126
partiton_reqs_in_parallel_util_total    = 25880978
gpu_sim_cycle_parition_util = 39233
gpu_tot_sim_cycle_parition_util    = 1178359
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9648
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 1349120
L2_BW  =     112.3502 GB/Sec
L2_BW_total  =      16.7807 GB/Sec
gpu_total_sim_rate=246571

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 17376840
	L1I_total_cache_misses = 3568
	L1I_total_cache_miss_rate = 0.0002
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 53760
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0304
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 52128
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 17373272
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3568
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 53760
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 17376840
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
144807, 139161, 139403, 144486, 144834, 139203, 139422, 144425, 38690, 37115, 37261, 24099, 
gpgpu_n_tot_thrd_icount = 999582720
gpgpu_n_tot_w_icount = 31236960
gpgpu_n_stall_shd_mem = 133525
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 941520
gpgpu_n_mem_write_global = 453600
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 22986240
gpgpu_n_store_insn = 14288400
gpgpu_n_shmem_insn = 94658640
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1720320
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 17417
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 114664
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:906764	W0_Idle:589634	W0_Scoreboard:36413314	W1:1814400	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:12245400	W32:17177160
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7532160 {8:941520,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 61689600 {136:453600,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 106273920 {40:226800,136:714720,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3628800 {8:453600,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 1746 
maxdqlatency = 0 
maxmflatency = 12576 
averagemflatency = 273 
max_icnt2mem_latency = 11626 
max_icnt2sh_latency = 7883034 
mrq_lat_table:618282 	97123 	67739 	149158 	183803 	145098 	85329 	39317 	9238 	3481 	68 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	879405 	500884 	2937 	2414 	2885 	3725 	2898 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	47 	1237374 	57669 	756 	147 	87085 	213 	576 	1316 	2378 	2522 	3488 	2053 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	790332 	148870 	2346 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	7084 	11629 	29006 	58121 	123571 	224189 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2149 	210 	5 	11 	6 	7 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:     12320     12386     13222     13102     13189     13282     11480     11902     12744     13235     12216     12126     11552     11961     12361     12752 
dram[1]:     12329     12238     13207     13104     13222     13223     11320     11987     12744     13234     12145     12048     11736     12172     12299     12647 
dram[2]:     12322     12755     13210     12862     13152     13248     11411     12026     12744     13224     12143     12020     11647     11907     12390     12756 
dram[3]:     12384     12629     13224     12937     13154     13147     11292     11892     12745     13222     12142     12380     11597     11992     12302     12687 
dram[4]:     12353     12654     13141     12728     13168     13178     11373     11999     12746     13226     12230     12553     11601     11939     12434     12738 
dram[5]:     12343     12599     13205     13151     13193     13144     11261     11908     12745     13231     12225     12479     11524     12031     12315     12713 
dram[6]:     12483     12729     13083     12941     13213     13238     11161     11967     12744     13229     12219     12589     11713     11620     12364     12652 
dram[7]:     12414     12646     13281     13262     13202     13083     11294     11820     12749     13236     12315     12206     11629     11544     12371     12764 
dram[8]:     12474     12822     13058     13095     13202     13322     11317     11918     12748     13230     12154     12181     11642     11607     12297     12614 
dram[9]:     12338     12653     13078     13135     13177     13270     11422     11877     12744     13238     12040     11964     11563     11511     12413     12672 
dram[10]:     12447     12821     13095     13122     13289     13408     11110     12030     12744     13233     12239     12259     11716     12212     12337     12447 
average row accesses per activate:
dram[0]:  8.278865  7.951128  8.668731  8.686660  7.505203  7.483962  8.157304  8.084633  8.340807  8.078176  7.848517  7.807166  9.005519  8.984582  7.634892  7.704174 
dram[1]:  8.675898  8.553084  7.425474  7.590028  7.001726  6.971650  9.189874  8.789347  8.629930  8.540758  7.400798  7.256110  8.464730  8.386434  8.055029  7.640864 
dram[2]:  8.709678  8.437500  8.772678  8.925081  7.137203  7.044271  8.382217  7.959430  8.711944  8.095757  7.880043  7.772775  8.793103  8.598525  7.206569  7.036287 
dram[3]:  8.665998  8.396502  8.034213  7.761096  7.278027  7.081152  9.007444  8.663485  8.193832  7.873016  7.342602  7.342602  8.517745  8.184554  7.727526  7.096170 
dram[4]:  8.727273  8.692153  8.697354  8.243731  7.260711  6.938153  8.175824  8.122271  8.416289  7.856389  8.188261  8.098577  8.359632  8.167167  7.433155  6.996644 
dram[5]:  8.188770  8.048525  7.947768  7.828812  7.354571  7.098930  9.117647  8.920863  7.685950  7.923323  7.599178  7.447130  8.946272  8.597471  7.581818  7.302977 
dram[6]:  8.961864  8.408548  8.513734  8.566018  7.174188  7.034513  8.493151  8.322147  8.794326  8.331467  7.993514  7.941998  7.686898  7.709179  7.364737  7.221187 
dram[7]:  8.204656  7.810711  8.197845  8.040346  7.785504  7.265996  9.162561  9.007264  7.204724  7.072464  7.890625  7.785201  8.943946  8.953984  7.358377  7.148490 
dram[8]:  8.326772  8.212622  8.514750  8.497462  7.023152  7.054562  8.711944  8.512586  8.433180  8.088398  7.801236  7.898853  7.978000  7.891197  7.746364  7.448427 
dram[9]:  7.854546  7.769784  8.213935  8.040346  7.755162  7.569098  8.591224  8.512586  7.379032  7.327327  8.324176  8.032874  8.805739  8.496273  7.253044  7.265679 
dram[10]:  8.852459  8.640000  8.118332  8.102613  7.164396  7.005329  9.276808  9.095354  8.337130  7.913514  7.788924  7.613892  7.815134  7.763083  7.694649  7.596539 
average row locality = 1398636/175375 = 7.975116
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      5671      5670      5640      5640      5398      5398      4950      4950      5040      5040      5039      5039      5519      5518      5685      5685 
dram[1]:      5669      5669      5550      5550      5490      5490      4950      4950      5039      5039      5053      5053      5520      5520      5685      5684 
dram[2]:      5760      5760      5550      5550      5490      5490      4949      4949      5040      5040      5053      5053      5520      5520      5608      5608 
dram[3]:      5760      5760      5549      5549      5490      5490      4950      4950      5040      5040      5039      5039      5520      5520      5608      5608 
dram[4]:      5760      5760      5549      5549      5415      5415      5040      5040      5040      5040      5039      5039      5519      5519      5610      5610 
dram[5]:      5669      5669      5624      5624      5415      5415      5040      5040      5040      5040      5039      5040      5519      5519      5610      5610 
dram[6]:      5670      5669      5624      5624      5399      5399      5040      5040      5040      5040      5039      5039      5429      5429      5701      5701 
dram[7]:      5669      5669      5625      5625      5399      5399      5040      5040      4980      4980      5130      5130      5428      5428      5701      5701 
dram[8]:      5670      5669      5625      5625      5367      5367      5040      5040      4980      4980      5130      5130      5428      5428      5701      5701 
dram[9]:      5760      5760      5625      5625      5367      5367      5040      5040      4980      4980      5130      5130      5428      5428      5611      5611 
dram[10]:      5760      5760      5625      5625      5368      5368      5040      5040      4980      4980      5069      5069      5519      5519      5611      5611 
total reads: 945036
bank skew: 5760/4949 = 1.16
chip skew: 85944/85881 = 1.00
number of total write accesses:
dram[0]:      2790      2790      2760      2760      2535      2535      2310      2310      2400      2400      2370      2370      2640      2640      2805      2805 
dram[1]:      2790      2790      2670      2670      2625      2625      2310      2310      2400      2400      2370      2370      2640      2640      2805      2805 
dram[2]:      2880      2880      2670      2670      2625      2625      2310      2310      2400      2400      2370      2370      2640      2640      2730      2730 
dram[3]:      2880      2880      2670      2670      2625      2625      2310      2310      2400      2400      2355      2355      2640      2640      2730      2730 
dram[4]:      2880      2880      2670      2670      2550      2550      2400      2400      2400      2400      2355      2355      2640      2640      2730      2730 
dram[5]:      2790      2790      2745      2745      2550      2550      2400      2400      2400      2400      2355      2355      2640      2640      2730      2730 
dram[6]:      2790      2790      2745      2745      2550      2550      2400      2400      2400      2400      2355      2355      2550      2550      2820      2820 
dram[7]:      2790      2790      2745      2745      2550      2550      2400      2400      2340      2340      2445      2445      2550      2550      2820      2820 
dram[8]:      2790      2790      2745      2745      2520      2520      2400      2400      2340      2340      2445      2445      2550      2550      2820      2820 
dram[9]:      2880      2880      2745      2745      2520      2520      2400      2400      2340      2340      2445      2445      2550      2550      2730      2730 
dram[10]:      2880      2880      2745      2745      2520      2520      2400      2400      2340      2340      2385      2385      2640      2640      2730      2730 
total reads: 453600
bank skew: 2880/2310 = 1.25
chip skew: 41280/41220 = 1.00
average mf latency per bank:
dram[0]:        280       255       282       255       288       258       277       255       280       253       304       265       302       268       282       260
dram[1]:        277       254       283       255       289       257       275       257       281       253       304       265       301       266       280       259
dram[2]:        279       256       282       257       287       257       277       256       279       253       302       265       301       266       280       257
dram[3]:        278       255       284       256       288       257       274       257       282       253       304       266       302       267       278       259
dram[4]:        277       255       283       257       287       256       276       256       281       252       304       267       301       267       281       257
dram[5]:        277       254       283       257       289       258       275       256       281       253       305       266       302       266       279       258
dram[6]:        276       254       284       257       288       256       276       255       280       253       304       267       301       267       280       258
dram[7]:        277       255       282       255       288       258       276       255       279       250       304       266       300       269       279       258
dram[8]:        274       254       286       258       289       257       277       255       278       251       303       266       302       268       280       258
dram[9]:        277       255       285       256       288       257       275       254       279       249       303       265       301       269       281       257
dram[10]:        277       254       285       258       289       256       276       255       279       251       307       265       301       267       280       260
maximum mf latency per bank:
dram[0]:      11357     11071     10898     10728     10527     10192      9611      9523      9784      9442     12391     11982     12459     12069     11706     11388
dram[1]:      11359     10741     11096     10859     10363     10101      9818      9490      9978      9657     12370     11880     12502     12026     11745     11446
dram[2]:      11270     10946     10744     10533     10665     10301      9641      9456      9700      9469     12409     11999     12474     12074     11639     11346
dram[3]:      11916     11351     11179     10947     10236     10123      9840      9429     10061      9724     12354     11883     12387     11909     11657     11360
dram[4]:      11328     11216     10802     10317     10672     10184      9732      9435      9823      9386     12365     11953     12576     12107     11547     11249
dram[5]:      11698     11378     11251     10994     10191      9851      9623      9396     10030      9635     12372     11971     12540     11949     11533     11359
dram[6]:      10939     10646     11186     10838     10538     10078      9580      9364      9717      9295     12457     12047     12327     11837     11636     11229
dram[7]:      11689     11219     11209     11003      9999      9710      9640      9384      9584      9456     12446     12028     12091     11620     11708     11310
dram[8]:      11074     10497     10984     10759     10702     10241      9661      9329      9400      8914     12496     12103     12215     11831     11540     11213
dram[9]:      11178     10787     10937     10568     10599     10236      9752      9396      9764      9346     12429     11956     12090     11605     11662     11458
dram[10]:      11196     10921     11179     10845     10574     10242      9946      9626      9395      8925     12435     11953     12503     11873     11812     11321
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2262601 n_nop=1722885 n_act=15662 n_pre=15646 n_req=127102 n_rd=343528 n_write=164880 bw_util=0.4494
n_activity=1727774 dram_eff=0.5885
bk0: 22684a 2046337i bk1: 22680a 2055494i bk2: 22560a 2049283i bk3: 22560a 2057728i bk4: 21592a 2064600i bk5: 21592a 2067760i bk6: 19800a 2077110i bk7: 19800a 2084585i bk8: 20160a 2075615i bk9: 20160a 2077930i bk10: 20156a 2075776i bk11: 20156a 2082163i bk12: 22076a 2054204i bk13: 22072a 2061019i bk14: 22740a 2040456i bk15: 22740a 2045250i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.4749
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2262601 n_nop=1722185 n_act=15954 n_pre=15938 n_req=127131 n_rd=343644 n_write=164880 bw_util=0.4495
n_activity=1731574 dram_eff=0.5874
bk0: 22676a 2045101i bk1: 22676a 2055755i bk2: 22200a 2049764i bk3: 22200a 2057547i bk4: 21960a 2057008i bk5: 21960a 2062697i bk6: 19800a 2076392i bk7: 19800a 2081859i bk8: 20156a 2075266i bk9: 20156a 2081295i bk10: 20212a 2075750i bk11: 20212a 2081301i bk12: 22080a 2052641i bk13: 22080a 2060392i bk14: 22740a 2040232i bk15: 22736a 2044336i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.45039
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2262601 n_nop=1722197 n_act=15830 n_pre=15814 n_req=127190 n_rd=343760 n_write=165000 bw_util=0.4497
n_activity=1726179 dram_eff=0.5895
bk0: 23040a 2039830i bk1: 23040a 2050122i bk2: 22200a 2049946i bk3: 22200a 2061721i bk4: 21960a 2059423i bk5: 21960a 2061117i bk6: 19796a 2075546i bk7: 19796a 2084038i bk8: 20160a 2075080i bk9: 20160a 2079626i bk10: 20212a 2075200i bk11: 20212a 2082911i bk12: 22080a 2053510i bk13: 22080a 2063062i bk14: 22432a 2042660i bk15: 22432a 2044696i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.44408
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2262601 n_nop=1721911 n_act=16089 n_pre=16073 n_req=127132 n_rd=343648 n_write=164880 bw_util=0.4495
n_activity=1725145 dram_eff=0.5895
bk0: 23040a 2040418i bk1: 23040a 2050039i bk2: 22196a 2050257i bk3: 22196a 2057487i bk4: 21960a 2057161i bk5: 21960a 2062202i bk6: 19800a 2075502i bk7: 19800a 2080680i bk8: 20160a 2072821i bk9: 20160a 2078944i bk10: 20156a 2077587i bk11: 20156a 2083604i bk12: 22080a 2051567i bk13: 22080a 2054989i bk14: 22432a 2042583i bk15: 22432a 2047657i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.46026
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents
MSHR: tag=0xc01ee880, atomic=0 1 entries : 0x7fe0c3226520 :  mf: uid=19280764, sid11:w08, part=4, addr=0xc01ee880, load , size=128, unknown  status = IN_PARTITION_DRAM (7883034), 

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2262601 n_nop=1721976 n_act=15933 n_pre=15917 n_req=127194 n_rd=343775 n_write=165000 bw_util=0.4497
n_activity=1729876 dram_eff=0.5882
bk0: 23040a 2040721i bk1: 23040a 2050948i bk2: 22196a 2052344i bk3: 22196a 2059748i bk4: 21660a 2060907i bk5: 21659a 2064809i bk6: 20160a 2069853i bk7: 20160a 2076943i bk8: 20160a 2074069i bk9: 20160a 2078689i bk10: 20156a 2078732i bk11: 20156a 2085552i bk12: 22076a 2052660i bk13: 22076a 2061183i bk14: 22440a 2045493i bk15: 22440a 2049864i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.43834
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2262601 n_nop=1722011 n_act=16037 n_pre=16021 n_req=127133 n_rd=343652 n_write=164880 bw_util=0.4495
n_activity=1726214 dram_eff=0.5892
bk0: 22676a 2044056i bk1: 22676a 2053374i bk2: 22496a 2050833i bk3: 22496a 2053313i bk4: 21660a 2061822i bk5: 21660a 2065460i bk6: 20160a 2073345i bk7: 20160a 2080159i bk8: 20160a 2071381i bk9: 20160a 2075930i bk10: 20156a 2077978i bk11: 20160a 2081936i bk12: 22076a 2053655i bk13: 22076a 2059823i bk14: 22440a 2046789i bk15: 22440a 2050332i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.46289
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2262601 n_nop=1722359 n_act=15923 n_pre=15907 n_req=127103 n_rd=343532 n_write=164880 bw_util=0.4494
n_activity=1724017 dram_eff=0.5898
bk0: 22680a 2044077i bk1: 22676a 2054120i bk2: 22496a 2047079i bk3: 22496a 2056410i bk4: 21596a 2061819i bk5: 21596a 2067967i bk6: 20160a 2072641i bk7: 20160a 2080362i bk8: 20160a 2073331i bk9: 20160a 2078042i bk10: 20156a 2075075i bk11: 20156a 2082377i bk12: 21716a 2055615i bk13: 21716a 2064206i bk14: 22804a 2037521i bk15: 22804a 2041597i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.45677
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2262601 n_nop=1721629 n_act=16046 n_pre=16030 n_req=127224 n_rd=343776 n_write=165120 bw_util=0.4498
n_activity=1726861 dram_eff=0.5894
bk0: 22676a 2045326i bk1: 22676a 2055479i bk2: 22500a 2048431i bk3: 22500a 2057981i bk4: 21596a 2063160i bk5: 21596a 2065110i bk6: 20160a 2071986i bk7: 20160a 2080167i bk8: 19920a 2073502i bk9: 19920a 2079480i bk10: 20520a 2072084i bk11: 20520a 2078107i bk12: 21712a 2058750i bk13: 21712a 2064023i bk14: 22804a 2040636i bk15: 22804a 2042477i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.44285
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents
MSHR: tag=0xc01eec80, atomic=0 1 entries : 0x7fe0c3224720 :  mf: uid=19280763, sid11:w10, part=8, addr=0xc01eec80, load , size=128, unknown  status = IN_PARTITION_DRAM (7883032), 

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2262601 n_nop=1722331 n_act=15941 n_pre=15925 n_req=127101 n_rd=343524 n_write=164880 bw_util=0.4494
n_activity=1726330 dram_eff=0.589
bk0: 22680a 2046205i bk1: 22676a 2057017i bk2: 22500a 2051065i bk3: 22500a 2057174i bk4: 21468a 2065530i bk5: 21468a 2067824i bk6: 20160a 2070799i bk7: 20160a 2076602i bk8: 19920a 2075463i bk9: 19920a 2080576i bk10: 20520a 2071992i bk11: 20520a 2076679i bk12: 21712a 2053172i bk13: 21712a 2063262i bk14: 22804a 2038677i bk15: 22804a 2043588i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.4514
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2262601 n_nop=1722093 n_act=16058 n_pre=16042 n_req=127102 n_rd=343528 n_write=164880 bw_util=0.4494
n_activity=1726518 dram_eff=0.5889
bk0: 23040a 2040032i bk1: 23040a 2049033i bk2: 22500a 2048472i bk3: 22500a 2056501i bk4: 21468a 2066705i bk5: 21468a 2070660i bk6: 20160a 2070589i bk7: 20160a 2079621i bk8: 19920a 2075045i bk9: 19920a 2081515i bk10: 20520a 2072102i bk11: 20520a 2081286i bk12: 21712a 2057993i bk13: 21712a 2062264i bk14: 22444a 2043978i bk15: 22444a 2049689i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.42212
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents
MSHR: tag=0xc01eee80, atomic=0 1 entries : 0x7fe0c3466100 :  mf: uid=19280762, sid11:w11, part=10, addr=0xc01eee80, load , size=128, unknown  status = IN_PARTITION_DRAM (7883029), 

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2262601 n_nop=1721915 n_act=15903 n_pre=15887 n_req=127224 n_rd=343776 n_write=165120 bw_util=0.4498
n_activity=1729287 dram_eff=0.5886
bk0: 23040a 2042695i bk1: 23040a 2050407i bk2: 22500a 2048535i bk3: 22500a 2053035i bk4: 21472a 2064718i bk5: 21472a 2068761i bk6: 20160a 2072205i bk7: 20160a 2077230i bk8: 19920a 2074804i bk9: 19920a 2083599i bk10: 20276a 2073108i bk11: 20276a 2082317i bk12: 22076a 2050838i bk13: 22076a 2057832i bk14: 22444a 2046370i bk15: 22444a 2048993i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.43611

========= L2 cache stats =========
L2_cache_bank[0]: Access = 63446, Miss = 42942, Miss_rate = 0.677, Pending_hits = 320, Reservation_fails = 0
L2_cache_bank[1]: Access = 63388, Miss = 42940, Miss_rate = 0.677, Pending_hits = 1487, Reservation_fails = 1
L2_cache_bank[2]: Access = 63418, Miss = 42956, Miss_rate = 0.677, Pending_hits = 265, Reservation_fails = 4
L2_cache_bank[3]: Access = 63420, Miss = 42955, Miss_rate = 0.677, Pending_hits = 1478, Reservation_fails = 0
L2_cache_bank[4]: Access = 63450, Miss = 42970, Miss_rate = 0.677, Pending_hits = 287, Reservation_fails = 0
L2_cache_bank[5]: Access = 63435, Miss = 42970, Miss_rate = 0.677, Pending_hits = 1484, Reservation_fails = 4
L2_cache_bank[6]: Access = 63375, Miss = 42956, Miss_rate = 0.678, Pending_hits = 272, Reservation_fails = 0
L2_cache_bank[7]: Access = 63375, Miss = 42956, Miss_rate = 0.678, Pending_hits = 1478, Reservation_fails = 0
L2_cache_bank[8]: Access = 63463, Miss = 42972, Miss_rate = 0.677, Pending_hits = 300, Reservation_fails = 1
L2_cache_bank[9]: Access = 63478, Miss = 42972, Miss_rate = 0.677, Pending_hits = 1508, Reservation_fails = 0
L2_cache_bank[10]: Access = 63448, Miss = 42956, Miss_rate = 0.677, Pending_hits = 301, Reservation_fails = 0
L2_cache_bank[11]: Access = 63418, Miss = 42957, Miss_rate = 0.677, Pending_hits = 1501, Reservation_fails = 0
L2_cache_bank[12]: Access = 63388, Miss = 42942, Miss_rate = 0.677, Pending_hits = 289, Reservation_fails = 2
L2_cache_bank[13]: Access = 63418, Miss = 42941, Miss_rate = 0.677, Pending_hits = 1489, Reservation_fails = 0
L2_cache_bank[14]: Access = 63508, Miss = 42972, Miss_rate = 0.677, Pending_hits = 296, Reservation_fails = 0
L2_cache_bank[15]: Access = 63508, Miss = 42972, Miss_rate = 0.677, Pending_hits = 1516, Reservation_fails = 0
L2_cache_bank[16]: Access = 63433, Miss = 42941, Miss_rate = 0.677, Pending_hits = 300, Reservation_fails = 0
L2_cache_bank[17]: Access = 63403, Miss = 42940, Miss_rate = 0.677, Pending_hits = 1486, Reservation_fails = 0
L2_cache_bank[18]: Access = 63403, Miss = 42941, Miss_rate = 0.677, Pending_hits = 277, Reservation_fails = 0
L2_cache_bank[19]: Access = 63433, Miss = 42941, Miss_rate = 0.677, Pending_hits = 1461, Reservation_fails = 0
L2_cache_bank[20]: Access = 63508, Miss = 42972, Miss_rate = 0.677, Pending_hits = 285, Reservation_fails = 2
L2_cache_bank[21]: Access = 63508, Miss = 42972, Miss_rate = 0.677, Pending_hits = 1482, Reservation_fails = 0
L2_total_cache_accesses = 1395624
L2_total_cache_misses = 945036
L2_total_cache_miss_rate = 0.6771
L2_total_cache_pending_hits = 19562
L2_total_cache_reservation_fails = 14
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 430933
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 19169
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 491418
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 453600
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 14
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 93
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 366
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 941520
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 453600
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.041
L2_cache_fill_port_util = 0.141

icnt_total_pkts_mem_to_simt=4483264
icnt_total_pkts_simt_to_mem=3210024
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.51613
	minimum = 6
	maximum = 44
Network latency average = 8.39242
	minimum = 6
	maximum = 42
Slowest packet = 2700041
Flit latency average = 6.85098
	minimum = 6
	maximum = 38
Slowest flit = 7599812
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0237072
	minimum = 0.0187602 (at node 0)
	maximum = 0.0281403 (at node 11)
Accepted packet rate average = 0.0237072
	minimum = 0.0187602 (at node 0)
	maximum = 0.0281403 (at node 11)
Injected flit rate average = 0.0653405
	minimum = 0.04323 (at node 0)
	maximum = 0.086613 (at node 42)
Accepted flit rate average= 0.0653405
	minimum = 0.060155 (at node 0)
	maximum = 0.0902325 (at node 11)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.9668 (30 samples)
	minimum = 6 (30 samples)
	maximum = 106.167 (30 samples)
Network latency average = 8.68608 (30 samples)
	minimum = 6 (30 samples)
	maximum = 89.5 (30 samples)
Flit latency average = 7.21999 (30 samples)
	minimum = 6 (30 samples)
	maximum = 86.0333 (30 samples)
Fragmentation average = 0.0175906 (30 samples)
	minimum = 0 (30 samples)
	maximum = 42.8333 (30 samples)
Injected packet rate average = 0.0231576 (30 samples)
	minimum = 0.0183258 (30 samples)
	maximum = 0.0274865 (30 samples)
Accepted packet rate average = 0.0231576 (30 samples)
	minimum = 0.0183258 (30 samples)
	maximum = 0.0274865 (30 samples)
Injected flit rate average = 0.0638266 (30 samples)
	minimum = 0.0422233 (30 samples)
	maximum = 0.0846384 (30 samples)
Accepted flit rate average = 0.0638266 (30 samples)
	minimum = 0.0587692 (30 samples)
	maximum = 0.0881433 (30 samples)
Injected packet size average = 2.75619 (30 samples)
Accepted packet size average = 2.75619 (30 samples)
Hops average = 1 (30 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 58 min, 30 sec (3510 sec)
gpgpu_simulation_rate = 246571 (inst/sec)
gpgpu_simulation_rate = 2245 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 17 bind to kernel 31 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 31 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 31 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 31 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 31 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 31 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 31 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 31 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 31 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 31 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 31 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 31 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 31 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 31 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 31 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 31 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 31 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 31 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 31 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 31 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 31 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 31 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 31 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 31 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 31 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 31 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 31 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 31 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 31: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 31 
gpu_sim_cycle = 38811
gpu_sim_insn = 28848876
gpu_ipc =     743.3170
gpu_tot_sim_cycle = 8143996
gpu_tot_sim_insn = 894315156
gpu_tot_ipc =     109.8128
gpu_tot_issued_cta = 1984
max_total_param_size = 0
gpu_stall_dramfull = 63666
gpu_stall_icnt2sh    = 18348
partiton_reqs_in_parallel = 853842
partiton_reqs_in_parallel_total    = 26744104
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       3.3887
partiton_reqs_in_parallel_util = 853842
partiton_reqs_in_parallel_util_total    = 26744104
gpu_sim_cycle_parition_util = 38811
gpu_tot_sim_cycle_parition_util    = 1217592
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9658
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 1395624
L2_BW  =     113.5718 GB/Sec
L2_BW_total  =      16.7842 GB/Sec
gpu_total_sim_rate=249043

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 17956068
	L1I_total_cache_misses = 3568
	L1I_total_cache_miss_rate = 0.0002
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 55552
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0294
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 53920
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 17952500
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3568
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 55552
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 17956068
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
149634, 143799, 144050, 149302, 149661, 143846, 144069, 149242, 38690, 37115, 37261, 24099, 
gpgpu_n_tot_thrd_icount = 1032902144
gpgpu_n_tot_w_icount = 32278192
gpgpu_n_stall_shd_mem = 133549
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 972904
gpgpu_n_mem_write_global = 468720
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 23752448
gpgpu_n_store_insn = 14764680
gpgpu_n_shmem_insn = 97813928
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1777664
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 17441
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 114664
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:937237	W0_Idle:604603	W0_Scoreboard:37537770	W1:1874880	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:12653580	W32:17749732
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7783232 {8:972904,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 63745920 {136:468720,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 109816384 {40:234360,136:738544,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3749760 {8:468720,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 1746 
maxdqlatency = 0 
maxmflatency = 12576 
averagemflatency = 271 
max_icnt2mem_latency = 11626 
max_icnt2sh_latency = 8143995 
mrq_lat_table:639683 	101185 	70173 	153561 	189197 	149656 	88378 	40538 	9340 	3481 	68 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	912205 	514552 	2973 	2414 	2885 	3725 	2898 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	49 	1281695 	59830 	776 	147 	87085 	213 	576 	1316 	2378 	2522 	3488 	2053 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	816450 	154042 	2440 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	7084 	11629 	29006 	58121 	123571 	239309 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2224 	212 	5 	11 	6 	7 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:     12320     12386     13222     13102     13189     13282     11480     11902     12744     13235     12216     12126     11552     11961     12361     12752 
dram[1]:     12329     12238     13207     13104     13222     13223     11320     11987     12744     13234     12145     12048     11736     12172     12299     12647 
dram[2]:     12322     12755     13210     12862     13152     13248     11411     12026     12744     13224     12143     12020     11647     11907     12390     12756 
dram[3]:     12384     12629     13224     12937     13154     13147     11292     11892     12745     13222     12142     12380     11597     11992     12302     12687 
dram[4]:     12353     12654     13141     12728     13168     13178     11373     11999     12746     13226     12230     12553     11601     11939     12434     12738 
dram[5]:     12343     12599     13205     13151     13193     13144     11261     11908     12745     13231     12225     12479     11524     12031     12315     12713 
dram[6]:     12483     12729     13083     12941     13213     13238     11161     11967     12744     13229     12219     12589     11713     11620     12364     12652 
dram[7]:     12414     12646     13281     13262     13202     13083     11294     11820     12749     13236     12315     12206     11629     11544     12371     12764 
dram[8]:     12474     12822     13058     13095     13202     13322     11317     11918     12748     13230     12154     12181     11642     11607     12297     12614 
dram[9]:     12338     12653     13078     13135     13177     13270     11422     11877     12744     13238     12040     11964     11563     11511     12413     12672 
dram[10]:     12447     12821     13095     13122     13289     13408     11110     12030     12744     13233     12239     12259     11716     12212     12337     12447 
average row accesses per activate:
dram[0]:  8.455513  8.124536  8.821974  8.839959  7.661985  7.640523  8.335183  8.261827  8.511628  8.246781  8.003139  7.961498  9.201525  9.180435  7.781915  7.851521 
dram[1]:  8.856130  8.732267  7.570027  7.735642  7.154701  7.124255  9.375780  8.972521  8.782857  8.693439  7.552710  7.406763  8.638037  8.559271  8.188433  7.774137 
dram[2]:  8.892430  8.617761  8.923239  9.075935  7.291812  7.197764  8.562143  8.135428  8.885550  8.264516  8.035640  7.927611  8.987234  8.790843  7.348679  7.177352 
dram[3]:  8.848365  8.576369  8.182257  7.907735  7.434281  7.235091  9.192166  8.845701  8.345277  8.022964  7.494603  7.494603  8.709278  8.356083  7.872146  7.237616 
dram[4]:  8.910180  8.874751  8.847758  8.392680  7.416065  7.089733  8.356134  8.302050  8.568562  8.006250  8.346448  8.256216  8.549595  8.355094  7.589789  7.149254 
dram[5]:  8.364594  8.222954  8.096532  7.976916  7.510969  7.252427  9.305925  9.107693  7.834862  8.073529  7.753300  7.600000  9.141775  8.771547  7.725806  7.445596 
dram[6]:  9.144351  8.586444  8.682412  8.735085  7.328865  7.187555  8.676437  8.503867  8.947614  8.483443  8.150480  8.098621  7.867619  7.890162  7.522630  7.377722 
dram[7]:  8.380632  7.982648  8.347826  8.189573  7.946705  7.421720  9.351154  9.194743  7.348882  7.201905  8.049383  7.943147  9.137168  9.147286  7.503407  7.292219 
dram[8]:  8.503891  8.388676  8.683417  8.665998  7.175485  7.207263  8.897110  8.696045  8.583428  8.219565  7.959308  8.057673  8.162055  8.074291  7.907540  7.607081 
dram[9]:  8.028777  7.943060  8.363988  8.189573  7.915370  7.727446  8.775371  8.696045  7.523383  7.471344  8.485900  8.192670  8.997822  8.685595  7.382706  7.408076 
dram[10]:  9.036437  8.822134  8.283796  8.252149  7.318346  7.157432  9.466175  9.283474  8.466966  8.043617  7.945304  7.768920  7.999053  7.946378  7.839091  7.740574 
average row locality = 1445260/177589 = 8.138229
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      5860      5859      5824      5824      5571      5571      5123      5123      5206      5206      5201      5201      5711      5710      5877      5877 
dram[1]:      5858      5858      5731      5731      5666      5666      5123      5123      5205      5205      5216      5216      5712      5712      5877      5876 
dram[2]:      5952      5952      5731      5731      5666      5666      5122      5122      5206      5206      5216      5216      5712      5712      5797      5797 
dram[3]:      5952      5952      5730      5730      5666      5666      5123      5123      5206      5206      5202      5202      5712      5712      5797      5797 
dram[4]:      5952      5952      5730      5730      5589      5589      5216      5216      5206      5206      5202      5202      5711      5711      5799      5799 
dram[5]:      5858      5858      5807      5807      5589      5589      5216      5216      5206      5206      5202      5203      5711      5711      5799      5799 
dram[6]:      5859      5858      5807      5807      5573      5573      5216      5216      5206      5206      5202      5202      5618      5618      5893      5893 
dram[7]:      5858      5858      5808      5808      5573      5573      5216      5216      5144      5144      5296      5296      5617      5617      5893      5893 
dram[8]:      5859      5858      5808      5808      5540      5540      5216      5216      5144      5144      5296      5296      5617      5617      5893      5893 
dram[9]:      5952      5952      5808      5808      5540      5540      5216      5216      5143      5143      5296      5296      5617      5617      5800      5800 
dram[10]:      5952      5952      5808      5808      5541      5541      5216      5216      5143      5143      5233      5233      5711      5711      5800      5800 
total reads: 976540
bank skew: 5952/5122 = 1.16
chip skew: 88810/88744 = 1.00
number of total write accesses:
dram[0]:      2883      2883      2848      2848      2612      2612      2387      2387      2480      2480      2450      2450      2736      2736      2901      2901 
dram[1]:      2883      2883      2755      2755      2705      2705      2387      2387      2480      2480      2450      2450      2736      2736      2901      2901 
dram[2]:      2976      2976      2755      2755      2705      2705      2387      2387      2480      2480      2450      2450      2736      2736      2823      2823 
dram[3]:      2976      2976      2755      2755      2705      2705      2387      2387      2480      2480      2435      2435      2736      2736      2823      2823 
dram[4]:      2976      2976      2755      2755      2628      2628      2480      2480      2480      2480      2435      2435      2736      2736      2823      2823 
dram[5]:      2883      2883      2832      2832      2628      2628      2480      2480      2480      2480      2435      2435      2736      2736      2823      2823 
dram[6]:      2883      2883      2832      2832      2628      2628      2480      2480      2480      2480      2435      2435      2643      2643      2916      2916 
dram[7]:      2883      2883      2832      2832      2628      2628      2480      2480      2418      2418      2528      2528      2643      2643      2916      2916 
dram[8]:      2883      2883      2832      2832      2597      2597      2480      2480      2418      2418      2528      2528      2643      2643      2916      2916 
dram[9]:      2976      2976      2832      2832      2597      2597      2480      2480      2418      2418      2528      2528      2643      2643      2823      2823 
dram[10]:      2976      2976      2832      2832      2597      2597      2480      2480      2418      2418      2466      2466      2736      2736      2823      2823 
total reads: 468720
bank skew: 2976/2387 = 1.25
chip skew: 42656/42594 = 1.00
average mf latency per bank:
dram[0]:        278       254       280       254       286       257       275       254       278       252       301       263       299       266       280       259
dram[1]:        275       253       282       254       287       256       274       255       279       252       301       263       298       264       278       258
dram[2]:        277       255       281       256       285       256       276       255       277       252       299       263       298       265       279       256
dram[3]:        277       254       282       255       286       256       273       255       280       252       301       264       299       265       277       257
dram[4]:        276       254       281       256       285       255       274       254       279       251       301       265       299       265       279       255
dram[5]:        275       253       281       256       287       257       274       254       279       252       302       264       299       264       277       256
dram[6]:        274       253       282       256       286       255       274       254       278       251       302       265       298       266       278       257
dram[7]:        275       254       281       254       286       257       274       254       277       249       302       264       297       267       277       257
dram[8]:        272       253       284       257       287       256       275       254       276       250       300       264       299       267       278       257
dram[9]:        275       254       283       255       286       256       273       253       277       248       300       263       298       267       279       256
dram[10]:        276       253       283       257       287       255       274       254       277       250       304       264       298       265       278       259
maximum mf latency per bank:
dram[0]:      11357     11071     10898     10728     10527     10192      9611      9523      9784      9442     12391     11982     12459     12069     11706     11388
dram[1]:      11359     10741     11096     10859     10363     10101      9818      9490      9978      9657     12370     11880     12502     12026     11745     11446
dram[2]:      11270     10946     10744     10533     10665     10301      9641      9456      9700      9469     12409     11999     12474     12074     11639     11346
dram[3]:      11916     11351     11179     10947     10236     10123      9840      9429     10061      9724     12354     11883     12387     11909     11657     11360
dram[4]:      11328     11216     10802     10317     10672     10184      9732      9435      9823      9386     12365     11953     12576     12107     11547     11249
dram[5]:      11698     11378     11251     10994     10191      9851      9623      9396     10030      9635     12372     11971     12540     11949     11533     11359
dram[6]:      10939     10646     11186     10838     10538     10078      9580      9364      9717      9295     12457     12047     12327     11837     11636     11229
dram[7]:      11689     11219     11209     11003      9999      9710      9640      9384      9584      9456     12446     12028     12091     11620     11708     11310
dram[8]:      11074     10497     10984     10759     10702     10241      9661      9329      9400      8914     12496     12103     12215     11831     11540     11213
dram[9]:      11178     10787     10937     10568     10599     10236      9752      9396      9764      9346     12429     11956     12090     11605     11662     11458
dram[10]:      11196     10921     11179     10845     10574     10242      9946      9626      9395      8925     12435     11953     12503     11873     11812     11321
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2334666 n_nop=1777610 n_act=15860 n_pre=15844 n_req=131338 n_rd=354976 n_write=170376 bw_util=0.45
n_activity=1783636 dram_eff=0.5891
bk0: 23440a 2111810i bk1: 23436a 2121490i bk2: 23296a 2115056i bk3: 23296a 2123801i bk4: 22284a 2130836i bk5: 22284a 2133817i bk6: 20492a 2143421i bk7: 20492a 2151038i bk8: 20824a 2141763i bk9: 20824a 2144704i bk10: 20804a 2142572i bk11: 20804a 2148863i bk12: 22844a 2119708i bk13: 22840a 2126799i bk14: 23508a 2105329i bk15: 23508a 2110601i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.46522
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2334666 n_nop=1776878 n_act=16164 n_pre=16148 n_req=131369 n_rd=355100 n_write=170376 bw_util=0.4502
n_activity=1787426 dram_eff=0.588
bk0: 23432a 2110535i bk1: 23432a 2121699i bk2: 22924a 2115758i bk3: 22924a 2123883i bk4: 22664a 2123562i bk5: 22664a 2129390i bk6: 20492a 2142577i bk7: 20492a 2148449i bk8: 20820a 2141478i bk9: 20820a 2148010i bk10: 20864a 2142135i bk11: 20864a 2148080i bk12: 22848a 2118219i bk13: 22848a 2126137i bk14: 23508a 2105419i bk15: 23504a 2109724i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.43911
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents
MSHR: tag=0xc03ef480, atomic=0 1 entries : 0x7fe0c3b873c0 :  mf: uid=19923406, sid21:w10, part=2, addr=0xc03ef480, load , size=128, unknown  status = IN_PARTITION_L2_FILL_QUEUE (8143995), 

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2334666 n_nop=1776914 n_act=16028 n_pre=16012 n_req=131428 n_rd=355216 n_write=170496 bw_util=0.4504
n_activity=1781536 dram_eff=0.5902
bk0: 23808a 2104978i bk1: 23808a 2115915i bk2: 22924a 2115669i bk3: 22924a 2127508i bk4: 22664a 2125694i bk5: 22664a 2126947i bk6: 20488a 2141424i bk7: 20488a 2150301i bk8: 20824a 2141482i bk9: 20824a 2145900i bk10: 20864a 2141702i bk11: 20864a 2149775i bk12: 22848a 2118558i bk13: 22848a 2128871i bk14: 23188a 2107551i bk15: 23188a 2109747i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.43307
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2334666 n_nop=1776616 n_act=16293 n_pre=16277 n_req=131370 n_rd=355104 n_write=170376 bw_util=0.4502
n_activity=1780900 dram_eff=0.5901
bk0: 23808a 2105713i bk1: 23808a 2116046i bk2: 22920a 2116090i bk3: 22920a 2123977i bk4: 22664a 2123584i bk5: 22664a 2128603i bk6: 20492a 2141994i bk7: 20492a 2147076i bk8: 20824a 2138690i bk9: 20824a 2145589i bk10: 20808a 2144165i bk11: 20808a 2150486i bk12: 22848a 2117155i bk13: 22848a 2120298i bk14: 23188a 2107657i bk15: 23188a 2112860i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.44765
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents
MSHR: tag=0xc03ef680, atomic=0 1 entries : 0x7fe0c3ab86e0 :  mf: uid=19923407, sid21:w11, part=4, addr=0xc03ef680, load , size=128, unknown  status = IN_PARTITION_DRAM (8143991), 

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2334666 n_nop=1776676 n_act=16131 n_pre=16115 n_req=131436 n_rd=355240 n_write=170504 bw_util=0.4504
n_activity=1785713 dram_eff=0.5888
bk0: 23808a 2105973i bk1: 23808a 2116457i bk2: 22920a 2117875i bk3: 22920a 2125770i bk4: 22356a 2127030i bk5: 22356a 2131308i bk6: 20864a 2135915i bk7: 20864a 2143334i bk8: 20824a 2140270i bk9: 20824a 2145031i bk10: 20808a 2145339i bk11: 20808a 2152477i bk12: 22844a 2117596i bk13: 22844a 2126918i bk14: 23196a 2110500i bk15: 23196a 2115213i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.42877
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2334666 n_nop=1776716 n_act=16241 n_pre=16225 n_req=131371 n_rd=355108 n_write=170376 bw_util=0.4502
n_activity=1781883 dram_eff=0.5898
bk0: 23432a 2109473i bk1: 23432a 2119236i bk2: 23228a 2116773i bk3: 23228a 2119030i bk4: 22356a 2127782i bk5: 22356a 2131896i bk6: 20864a 2139383i bk7: 20864a 2146418i bk8: 20824a 2137149i bk9: 20824a 2142168i bk10: 20808a 2144597i bk11: 20812a 2148732i bk12: 22844a 2119162i bk13: 22844a 2125319i bk14: 23196a 2111825i bk15: 23196a 2116243i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.45271
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2334666 n_nop=1777084 n_act=16117 n_pre=16101 n_req=131341 n_rd=354988 n_write=170376 bw_util=0.4501
n_activity=1779470 dram_eff=0.5905
bk0: 23436a 2109544i bk1: 23432a 2119806i bk2: 23228a 2112825i bk3: 23228a 2122154i bk4: 22292a 2128172i bk5: 22292a 2134668i bk6: 20864a 2139027i bk7: 20864a 2146635i bk8: 20824a 2139678i bk9: 20824a 2144678i bk10: 20808a 2141407i bk11: 20808a 2148813i bk12: 22472a 2120900i bk13: 22472a 2129831i bk14: 23572a 2102789i bk15: 23572a 2107135i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.44293
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2334666 n_nop=1776318 n_act=16250 n_pre=16234 n_req=131466 n_rd=355240 n_write=170624 bw_util=0.4505
n_activity=1782574 dram_eff=0.59
bk0: 23432a 2110525i bk1: 23432a 2121570i bk2: 23232a 2114365i bk3: 23232a 2124028i bk4: 22292a 2129638i bk5: 22292a 2131939i bk6: 20864a 2137996i bk7: 20864a 2146702i bk8: 20576a 2139591i bk9: 20576a 2146123i bk10: 21184a 2138419i bk11: 21184a 2145062i bk12: 22468a 2124069i bk13: 22468a 2129836i bk14: 23572a 2105479i bk15: 23572a 2108205i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.4313
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2334666 n_nop=1777052 n_act=16137 n_pre=16121 n_req=131339 n_rd=354980 n_write=170376 bw_util=0.45
n_activity=1781757 dram_eff=0.5897
bk0: 23436a 2111692i bk1: 23432a 2122938i bk2: 23232a 2116727i bk3: 23232a 2123063i bk4: 22160a 2132133i bk5: 22160a 2134275i bk6: 20864a 2137169i bk7: 20864a 2143000i bk8: 20576a 2142028i bk9: 20576a 2147030i bk10: 21184a 2137881i bk11: 21184a 2143118i bk12: 22468a 2118746i bk13: 22468a 2129085i bk14: 23572a 2103928i bk15: 23572a 2109306i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.4431
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents
MSHR: tag=0xc03ef080, atomic=0 1 entries : 0x7fe0c3ae4e10 :  mf: uid=19923408, sid21:w08, part=9, addr=0xc03ef080, load , size=128, unknown  status = IN_PARTITION_DRAM (8143995), 

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2334666 n_nop=1776808 n_act=16262 n_pre=16246 n_req=131338 n_rd=354974 n_write=170376 bw_util=0.45
n_activity=1781908 dram_eff=0.5896
bk0: 23808a 2105444i bk1: 23808a 2114699i bk2: 23232a 2114498i bk3: 23230a 2122540i bk4: 22160a 2133195i bk5: 22160a 2137058i bk6: 20864a 2136323i bk7: 20864a 2145971i bk8: 20572a 2141379i bk9: 20572a 2148049i bk10: 21184a 2138286i bk11: 21184a 2148274i bk12: 22468a 2123482i bk13: 22468a 2128066i bk14: 23200a 2108727i bk15: 23200a 2115191i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.41083
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2334666 n_nop=1776612 n_act=16107 n_pre=16091 n_req=131464 n_rd=355232 n_write=170624 bw_util=0.4505
n_activity=1785252 dram_eff=0.5891
bk0: 23808a 2108023i bk1: 23808a 2115929i bk2: 23232a 2114207i bk3: 23232a 2118795i bk4: 22164a 2131244i bk5: 22164a 2135053i bk6: 20864a 2138549i bk7: 20864a 2143344i bk8: 20572a 2141101i bk9: 20572a 2150397i bk10: 20932a 2139415i bk11: 20932a 2148956i bk12: 22844a 2116031i bk13: 22844a 2123512i bk14: 23200a 2111836i bk15: 23200a 2114427i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.4307

========= L2 cache stats =========
L2_cache_bank[0]: Access = 65559, Miss = 44373, Miss_rate = 0.677, Pending_hits = 324, Reservation_fails = 0
L2_cache_bank[1]: Access = 65500, Miss = 44371, Miss_rate = 0.677, Pending_hits = 1491, Reservation_fails = 1
L2_cache_bank[2]: Access = 65531, Miss = 44388, Miss_rate = 0.677, Pending_hits = 268, Reservation_fails = 4
L2_cache_bank[3]: Access = 65534, Miss = 44387, Miss_rate = 0.677, Pending_hits = 1482, Reservation_fails = 0
L2_cache_bank[4]: Access = 65565, Miss = 44402, Miss_rate = 0.677, Pending_hits = 291, Reservation_fails = 0
L2_cache_bank[5]: Access = 65550, Miss = 44402, Miss_rate = 0.677, Pending_hits = 1488, Reservation_fails = 4
L2_cache_bank[6]: Access = 65488, Miss = 44388, Miss_rate = 0.678, Pending_hits = 276, Reservation_fails = 0
L2_cache_bank[7]: Access = 65487, Miss = 44388, Miss_rate = 0.678, Pending_hits = 1482, Reservation_fails = 0
L2_cache_bank[8]: Access = 65577, Miss = 44405, Miss_rate = 0.677, Pending_hits = 303, Reservation_fails = 1
L2_cache_bank[9]: Access = 65593, Miss = 44405, Miss_rate = 0.677, Pending_hits = 1511, Reservation_fails = 0
L2_cache_bank[10]: Access = 65562, Miss = 44388, Miss_rate = 0.677, Pending_hits = 306, Reservation_fails = 0
L2_cache_bank[11]: Access = 65531, Miss = 44389, Miss_rate = 0.677, Pending_hits = 1506, Reservation_fails = 0
L2_cache_bank[12]: Access = 65500, Miss = 44374, Miss_rate = 0.677, Pending_hits = 292, Reservation_fails = 2
L2_cache_bank[13]: Access = 65531, Miss = 44373, Miss_rate = 0.677, Pending_hits = 1494, Reservation_fails = 0
L2_cache_bank[14]: Access = 65624, Miss = 44405, Miss_rate = 0.677, Pending_hits = 299, Reservation_fails = 0
L2_cache_bank[15]: Access = 65624, Miss = 44405, Miss_rate = 0.677, Pending_hits = 1519, Reservation_fails = 0
L2_cache_bank[16]: Access = 65547, Miss = 44373, Miss_rate = 0.677, Pending_hits = 303, Reservation_fails = 0
L2_cache_bank[17]: Access = 65516, Miss = 44372, Miss_rate = 0.677, Pending_hits = 1489, Reservation_fails = 0
L2_cache_bank[18]: Access = 65515, Miss = 44372, Miss_rate = 0.677, Pending_hits = 280, Reservation_fails = 0
L2_cache_bank[19]: Access = 65546, Miss = 44372, Miss_rate = 0.677, Pending_hits = 1464, Reservation_fails = 0
L2_cache_bank[20]: Access = 65624, Miss = 44404, Miss_rate = 0.677, Pending_hits = 288, Reservation_fails = 2
L2_cache_bank[21]: Access = 65624, Miss = 44404, Miss_rate = 0.677, Pending_hits = 1485, Reservation_fails = 0
L2_total_cache_accesses = 1442128
L2_total_cache_misses = 976540
L2_total_cache_miss_rate = 0.6772
L2_total_cache_pending_hits = 19641
L2_total_cache_reservation_fails = 14
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 445854
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 19248
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 507802
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 468720
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 14
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 93
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 366
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 972904
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 468720
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.041
L2_cache_fill_port_util = 0.141

icnt_total_pkts_mem_to_simt=4632624
icnt_total_pkts_simt_to_mem=3317008
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.59787
	minimum = 6
	maximum = 44
Network latency average = 8.46714
	minimum = 6
	maximum = 44
Slowest packet = 2793125
Flit latency average = 6.9495
	minimum = 6
	maximum = 40
Slowest flit = 7698577
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.023965
	minimum = 0.0189642 (at node 0)
	maximum = 0.0284463 (at node 19)
Accepted packet rate average = 0.023965
	minimum = 0.0189642 (at node 0)
	maximum = 0.0284463 (at node 19)
Injected flit rate average = 0.066051
	minimum = 0.0437001 (at node 0)
	maximum = 0.0875548 (at node 42)
Accepted flit rate average= 0.066051
	minimum = 0.0608091 (at node 0)
	maximum = 0.0912136 (at node 19)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.9549 (31 samples)
	minimum = 6 (31 samples)
	maximum = 104.161 (31 samples)
Network latency average = 8.67902 (31 samples)
	minimum = 6 (31 samples)
	maximum = 88.0323 (31 samples)
Flit latency average = 7.21126 (31 samples)
	minimum = 6 (31 samples)
	maximum = 84.5484 (31 samples)
Fragmentation average = 0.0170232 (31 samples)
	minimum = 0 (31 samples)
	maximum = 41.4516 (31 samples)
Injected packet rate average = 0.0231836 (31 samples)
	minimum = 0.0183464 (31 samples)
	maximum = 0.0275174 (31 samples)
Accepted packet rate average = 0.0231836 (31 samples)
	minimum = 0.0183464 (31 samples)
	maximum = 0.0275174 (31 samples)
Injected flit rate average = 0.0638984 (31 samples)
	minimum = 0.0422709 (31 samples)
	maximum = 0.0847325 (31 samples)
Accepted flit rate average = 0.0638984 (31 samples)
	minimum = 0.058835 (31 samples)
	maximum = 0.0882423 (31 samples)
Injected packet size average = 2.75619 (31 samples)
Accepted packet size average = 2.75619 (31 samples)
Hops average = 1 (31 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 59 min, 51 sec (3591 sec)
gpgpu_simulation_rate = 249043 (inst/sec)
gpgpu_simulation_rate = 2267 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 25 bind to kernel 32 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 32 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 32 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 32 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 32 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 32 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 32 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 32 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 32 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 32 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 32 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 32 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 32 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 32 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 32 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 32 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 32 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 32 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 32 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 32 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 32 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 32 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 32 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 32 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 32 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 32 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 32 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 32 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 32: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 32 
gpu_sim_cycle = 39114
gpu_sim_insn = 28848876
gpu_ipc =     737.5588
gpu_tot_sim_cycle = 8405260
gpu_tot_sim_insn = 923164032
gpu_tot_ipc =     109.8317
gpu_tot_issued_cta = 2048
max_total_param_size = 0
gpu_stall_dramfull = 63666
gpu_stall_icnt2sh    = 18796
partiton_reqs_in_parallel = 860508
partiton_reqs_in_parallel_total    = 27597946
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       3.3858
partiton_reqs_in_parallel_util = 860508
partiton_reqs_in_parallel_util_total    = 27597946
gpu_sim_cycle_parition_util = 39114
gpu_tot_sim_cycle_parition_util    = 1256403
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9669
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 1442128
L2_BW  =     112.6920 GB/Sec
L2_BW_total  =      16.7869 GB/Sec
gpu_total_sim_rate=251337

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 18535296
	L1I_total_cache_misses = 3568
	L1I_total_cache_miss_rate = 0.0002
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 57344
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0285
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 55712
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 18531728
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3568
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 57344
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 18535296
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
154463, 148436, 148698, 154113, 154490, 148484, 148719, 154061, 43528, 41754, 41917, 28918, 
gpgpu_n_tot_thrd_icount = 1066221568
gpgpu_n_tot_w_icount = 33319424
gpgpu_n_stall_shd_mem = 133594
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1004288
gpgpu_n_mem_write_global = 483840
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 24518656
gpgpu_n_store_insn = 15240960
gpgpu_n_shmem_insn = 100969216
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1835008
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 17486
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 114664
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:967129	W0_Idle:620762	W0_Scoreboard:38682771	W1:1935360	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:13061760	W32:18322304
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 8034304 {8:1004288,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 65802240 {136:483840,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 113358848 {40:241920,136:762368,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3870720 {8:483840,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 1746 
maxdqlatency = 0 
maxmflatency = 12576 
averagemflatency = 270 
max_icnt2mem_latency = 11626 
max_icnt2sh_latency = 8405259 
mrq_lat_table:658233 	103550 	72204 	158991 	196152 	155507 	92042 	42283 	9373 	3481 	68 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	940217 	533021 	2996 	2414 	2885 	3725 	2898 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	49 	1325921 	62081 	803 	147 	87085 	213 	576 	1316 	2378 	2522 	3488 	2053 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	842900 	158898 	2518 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	7084 	11629 	29006 	58121 	123571 	248278 	6151 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2300 	214 	5 	11 	6 	7 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:     12320     12386     13222     13102     13189     13282     11480     11902     12744     13235     12216     12126     11552     11961     12361     12752 
dram[1]:     12329     12238     13207     13104     13222     13223     11320     11987     12744     13234     12145     12048     11736     12172     12299     12647 
dram[2]:     12322     12755     13210     12862     13152     13248     11411     12026     12744     13224     12143     12020     11647     11907     12390     12756 
dram[3]:     12384     12629     13224     12937     13154     13147     11292     11892     12745     13222     12142     12380     11597     11992     12302     12687 
dram[4]:     12353     12654     13141     12728     13168     13178     11373     11999     12746     13226     12230     12553     11601     11939     12434     12738 
dram[5]:     12343     12599     13205     13151     13193     13144     11261     11908     12745     13231     12225     12479     11524     12031     12315     12713 
dram[6]:     12483     12729     13083     12941     13213     13238     11161     11967     12744     13229     12219     12589     11713     11620     12364     12652 
dram[7]:     12414     12646     13281     13262     13202     13083     11294     11820     12749     13236     12315     12206     11629     11544     12371     12764 
dram[8]:     12474     12822     13058     13095     13202     13322     11317     11918     12748     13230     12154     12181     11642     11607     12297     12614 
dram[9]:     12338     12653     13078     13135     13177     13270     11422     11877     12744     13238     12040     11964     11563     11511     12413     12672 
dram[10]:     12447     12821     13095     13122     13289     13408     11110     12030     12744     13233     12239     12259     11716     12212     12337     12447 
average row accesses per activate:
dram[0]:  8.325645  7.971732  8.623676  8.673766  7.501773  7.481874  8.177402  8.108900  8.415694  8.131147  7.863682  7.809289  9.037383  8.961895  7.661591  7.753425 
dram[1]:  8.684312  8.568851  7.462128  7.644289  7.025974  6.975020  9.296518  8.890930  8.634385  8.569115  7.413857  7.290976  8.442289  8.353167  8.071301  7.654269 
dram[2]:  8.760456  8.486188  8.829808  8.937819  7.153719  7.066123  8.443839  8.023834  8.730474  8.097960  7.925926  7.762745  8.854527  8.617822  7.236778  7.064337 
dram[3]:  8.686145  8.416438  8.095106  7.834674  7.310811  7.100903  9.057310  8.730553  8.223834  7.920160  7.357276  7.371028  8.524976  8.226843  7.754141  7.132318 
dram[4]:  8.810707  8.743833  8.723383  8.294229  7.298969  6.969647  8.258064  8.173018  8.433581  7.857426  8.198545  8.097536  8.392478  8.179511  7.463087  7.015773 
dram[5]:  8.225160  8.063450  7.949243  7.823839  7.426573  7.157540  9.111366  8.926884  7.727361  7.967872  7.642442  7.483871  8.981424  8.651093  7.577513  7.279869 
dram[6]:  9.042084  8.480263  8.510010  8.591915  7.203908  7.059950  8.542519  8.380148  8.769061  8.318658  8.047959  7.998986  7.730245  7.709239  7.431726  7.271200 
dram[7]:  8.240183  7.866609  8.198347  8.021564  7.836414  7.353859  9.217190  9.069715  7.236330  7.124088  7.913810  7.799228  9.082177  9.033970  7.389431  7.179305 
dram[8]:  8.371058  8.247715  8.510962  8.494767  7.069748  7.075694  8.827586  8.616721  8.441081  8.099586  7.906066  7.952756  8.051088  7.894248  7.808419  7.462233 
dram[9]:  7.931153  7.823430  8.213431  8.007174  7.761070  7.572457  8.579459  8.505895  7.457498  7.422053  8.338493  8.031809  8.873827  8.613360  7.292623  7.292623 
dram[10]:  8.878613  8.629213  8.153424  8.138559  7.191453  7.005828  9.369539  9.217190  8.297556  7.918864  7.810412  7.659923  7.876018  7.784437  7.763525  7.630360 
average row locality = 1491884/186311 = 8.007493
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      6049      6048      6016      6016      5758      5758      5280      5280      5376      5376      5375      5375      5887      5886      6064      6064 
dram[1]:      6047      6047      5920      5920      5856      5856      5280      5280      5375      5375      5390      5390      5888      5888      6064      6063 
dram[2]:      6144      6144      5920      5920      5856      5856      5279      5279      5376      5376      5390      5390      5888      5888      5982      5982 
dram[3]:      6144      6144      5919      5919      5856      5856      5280      5280      5376      5376      5375      5375      5888      5888      5982      5982 
dram[4]:      6144      6144      5919      5919      5776      5776      5376      5376      5376      5376      5375      5375      5887      5887      5984      5984 
dram[5]:      6047      6047      5999      5999      5776      5776      5376      5376      5376      5376      5375      5376      5887      5887      5984      5984 
dram[6]:      6048      6047      5999      5999      5759      5759      5376      5376      5376      5376      5375      5375      5791      5791      6081      6081 
dram[7]:      6047      6047      6000      6000      5759      5759      5376      5376      5312      5312      5472      5472      5790      5790      6081      6081 
dram[8]:      6048      6047      6000      6000      5725      5725      5376      5376      5312      5312      5472      5472      5790      5790      6081      6081 
dram[9]:      6144      6144      6000      6000      5725      5725      5376      5376      5312      5312      5472      5472      5790      5790      5985      5985 
dram[10]:      6144      6144      6000      6000      5726      5726      5376      5376      5312      5312      5407      5407      5887      5887      5985      5985 
total reads: 1008044
bank skew: 6144/5279 = 1.16
chip skew: 91674/91607 = 1.00
number of total write accesses:
dram[0]:      2976      2976      2944      2944      2704      2704      2464      2464      2560      2560      2528      2528      2816      2816      2992      2992 
dram[1]:      2976      2976      2848      2848      2800      2800      2464      2464      2560      2560      2528      2528      2816      2816      2992      2992 
dram[2]:      3072      3072      2848      2848      2800      2800      2464      2464      2560      2560      2528      2528      2816      2816      2912      2912 
dram[3]:      3072      3072      2848      2848      2800      2800      2464      2464      2560      2560      2512      2512      2816      2816      2912      2912 
dram[4]:      3072      3072      2848      2848      2720      2720      2560      2560      2560      2560      2512      2512      2816      2816      2912      2912 
dram[5]:      2976      2976      2928      2928      2720      2720      2560      2560      2560      2560      2512      2512      2816      2816      2912      2912 
dram[6]:      2976      2976      2928      2928      2720      2720      2560      2560      2560      2560      2512      2512      2720      2720      3008      3008 
dram[7]:      2976      2976      2928      2928      2720      2720      2560      2560      2496      2496      2608      2608      2720      2720      3008      3008 
dram[8]:      2976      2976      2928      2928      2688      2688      2560      2560      2496      2496      2608      2608      2720      2720      3008      3008 
dram[9]:      3072      3072      2928      2928      2688      2688      2560      2560      2496      2496      2608      2608      2720      2720      2912      2912 
dram[10]:      3072      3072      2928      2928      2688      2688      2560      2560      2496      2496      2544      2544      2816      2816      2912      2912 
total reads: 483840
bank skew: 3072/2464 = 1.25
chip skew: 44032/43968 = 1.00
average mf latency per bank:
dram[0]:        276       253       279       253       284       255       273       253       276       251       299       262       297       265       279       258
dram[1]:        274       252       280       253       285       254       272       254       278       251       299       262       296       263       277       257
dram[2]:        276       254       279       255       283       254       274       254       276       251       297       262       297       264       277       255
dram[3]:        275       253       281       254       284       255       271       255       278       251       299       263       297       264       275       256
dram[4]:        274       253       280       255       283       253       273       253       277       250       299       264       297       264       277       254
dram[5]:        274       252       280       254       285       256       272       253       278       251       300       262       297       263       275       255
dram[6]:        273       252       280       255       284       254       272       253       276       250       299       264       297       265       277       256
dram[7]:        274       253       279       253       284       256       272       253       275       248       299       263       295       266       276       256
dram[8]:        271       252       282       256       285       254       274       253       274       250       298       263       297       266       277       256
dram[9]:        274       253       281       254       284       255       272       252       276       248       298       262       297       266       277       255
dram[10]:        274       252       281       255       285       253       273       253       276       249       302       262       296       265       277       258
maximum mf latency per bank:
dram[0]:      11357     11071     10898     10728     10527     10192      9611      9523      9784      9442     12391     11982     12459     12069     11706     11388
dram[1]:      11359     10741     11096     10859     10363     10101      9818      9490      9978      9657     12370     11880     12502     12026     11745     11446
dram[2]:      11270     10946     10744     10533     10665     10301      9641      9456      9700      9469     12409     11999     12474     12074     11639     11346
dram[3]:      11916     11351     11179     10947     10236     10123      9840      9429     10061      9724     12354     11883     12387     11909     11657     11360
dram[4]:      11328     11216     10802     10317     10672     10184      9732      9435      9823      9386     12365     11953     12576     12107     11547     11249
dram[5]:      11698     11378     11251     10994     10191      9851      9623      9396     10030      9635     12372     11971     12540     11949     11533     11359
dram[6]:      10939     10646     11186     10838     10538     10078      9580      9364      9717      9295     12457     12047     12327     11837     11636     11229
dram[7]:      11689     11219     11209     11003      9999      9710      9640      9384      9584      9456     12446     12028     12091     11620     11708     11310
dram[8]:      11074     10497     10984     10759     10702     10241      9661      9329      9400      8914     12496     12103     12215     11831     11540     11213
dram[9]:      11178     10787     10937     10568     10599     10236      9752      9396      9764      9346     12429     11956     12090     11605     11662     11458
dram[10]:      11196     10921     11179     10845     10574     10242      9946      9626      9395      8925     12435     11953     12503     11873     11812     11321
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2407294 n_nop=1831666 n_act=16670 n_pre=16654 n_req=135576 n_rd=366432 n_write=175872 bw_util=0.4506
n_activity=1842254 dram_eff=0.5887
bk0: 24196a 2177417i bk1: 24192a 2187543i bk2: 24064a 2179742i bk3: 24064a 2189107i bk4: 23032a 2195840i bk5: 23032a 2199199i bk6: 21120a 2209785i bk7: 21120a 2217391i bk8: 21504a 2207769i bk9: 21504a 2210798i bk10: 21500a 2208473i bk11: 21500a 2214837i bk12: 23548a 2185752i bk13: 23544a 2192776i bk14: 24256a 2170339i bk15: 24256a 2176047i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.468
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents
MSHR: tag=0xc01ef080, atomic=0 1 entries : 0x7fe0b80192d0 :  mf: uid=20566052, sid01:w08, part=1, addr=0xc01ef080, load , size=128, unknown  status = IN_PARTITION_DRAM (8405259), 

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2407294 n_nop=1830947 n_act=16968 n_pre=16952 n_req=135607 n_rd=366555 n_write=175872 bw_util=0.4507
n_activity=1845764 dram_eff=0.5878
bk0: 24188a 2175828i bk1: 24188a 2187139i bk2: 23680a 2180753i bk3: 23680a 2189244i bk4: 23424a 2188363i bk5: 23423a 2194369i bk6: 21120a 2208875i bk7: 21120a 2215023i bk8: 21500a 2207721i bk9: 21500a 2214455i bk10: 21560a 2208226i bk11: 21560a 2214425i bk12: 23552a 2184102i bk13: 23552a 2191886i bk14: 24256a 2170570i bk15: 24252a 2175028i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.44597
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2407294 n_nop=1830994 n_act=16818 n_pre=16802 n_req=135670 n_rd=366680 n_write=176000 bw_util=0.4509
n_activity=1839810 dram_eff=0.5899
bk0: 24576a 2170117i bk1: 24576a 2181314i bk2: 23680a 2180767i bk3: 23680a 2192557i bk4: 23424a 2190516i bk5: 23424a 2191974i bk6: 21116a 2207640i bk7: 21116a 2216966i bk8: 21504a 2207363i bk9: 21504a 2211990i bk10: 21560a 2207893i bk11: 21560a 2215590i bk12: 23552a 2184666i bk13: 23552a 2195053i bk14: 23928a 2172414i bk15: 23928a 2174997i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.43929
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2407294 n_nop=1830708 n_act=17085 n_pre=17069 n_req=135608 n_rd=366560 n_write=175872 bw_util=0.4507
n_activity=1839355 dram_eff=0.5898
bk0: 24576a 2170882i bk1: 24576a 2181395i bk2: 23676a 2181159i bk3: 23676a 2189515i bk4: 23424a 2189084i bk5: 23424a 2193929i bk6: 21120a 2208107i bk7: 21120a 2213402i bk8: 21504a 2204771i bk9: 21504a 2211758i bk10: 21500a 2210525i bk11: 21500a 2216470i bk12: 23552a 2182653i bk13: 23552a 2186326i bk14: 23928a 2173040i bk15: 23928a 2178402i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.45253
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2407294 n_nop=1830764 n_act=16925 n_pre=16909 n_req=135674 n_rd=366696 n_write=176000 bw_util=0.4509
n_activity=1844340 dram_eff=0.5885
bk0: 24576a 2171660i bk1: 24576a 2181794i bk2: 23676a 2183012i bk3: 23676a 2191051i bk4: 23104a 2192309i bk5: 23104a 2196720i bk6: 21504a 2201825i bk7: 21504a 2209484i bk8: 21504a 2206098i bk9: 21504a 2211029i bk10: 21500a 2211294i bk11: 21500a 2218531i bk12: 23548a 2183414i bk13: 23548a 2192661i bk14: 23936a 2175576i bk15: 23936a 2180091i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.43525
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2407294 n_nop=1830772 n_act=17051 n_pre=17035 n_req=135609 n_rd=366564 n_write=175872 bw_util=0.4507
n_activity=1840762 dram_eff=0.5894
bk0: 24188a 2174746i bk1: 24188a 2184441i bk2: 23996a 2181739i bk3: 23996a 2184534i bk4: 23104a 2193480i bk5: 23104a 2197278i bk6: 21504a 2205316i bk7: 21504a 2212374i bk8: 21504a 2203223i bk9: 21504a 2208188i bk10: 21500a 2211170i bk11: 21504a 2215222i bk12: 23548a 2185245i bk13: 23548a 2191226i bk14: 23936a 2177348i bk15: 23936a 2181621i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.45386
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2407294 n_nop=1831188 n_act=16907 n_pre=16891 n_req=135577 n_rd=366436 n_write=175872 bw_util=0.4506
n_activity=1837780 dram_eff=0.5902
bk0: 24192a 2174600i bk1: 24188a 2185414i bk2: 23996a 2177856i bk3: 23996a 2187487i bk4: 23036a 2193501i bk5: 23036a 2200002i bk6: 21504a 2205004i bk7: 21504a 2212955i bk8: 21504a 2205630i bk9: 21504a 2210695i bk10: 21500a 2207656i bk11: 21500a 2214932i bk12: 23164a 2186871i bk13: 23164a 2195825i bk14: 24324a 2167732i bk15: 24324a 2171883i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.45104
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2407294 n_nop=1830442 n_act=17022 n_pre=17006 n_req=135706 n_rd=366696 n_write=176128 bw_util=0.451
n_activity=1840837 dram_eff=0.5898
bk0: 24188a 2175516i bk1: 24188a 2186802i bk2: 24000a 2179216i bk3: 24000a 2189401i bk4: 23036a 2195047i bk5: 23036a 2197272i bk6: 21504a 2204106i bk7: 21504a 2213094i bk8: 21248a 2205677i bk9: 21248a 2212459i bk10: 21888a 2204750i bk11: 21888a 2211251i bk12: 23160a 2190410i bk13: 23160a 2196007i bk14: 24324a 2170981i bk15: 24324a 2173205i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.43683
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2407294 n_nop=1831180 n_act=16915 n_pre=16899 n_req=135575 n_rd=366428 n_write=175872 bw_util=0.4505
n_activity=1840137 dram_eff=0.5894
bk0: 24192a 2177088i bk1: 24188a 2188418i bk2: 24000a 2182035i bk3: 24000a 2188439i bk4: 22900a 2197414i bk5: 22900a 2199872i bk6: 21504a 2203162i bk7: 21504a 2209469i bk8: 21248a 2208237i bk9: 21248a 2213096i bk10: 21888a 2204061i bk11: 21888a 2209230i bk12: 23160a 2184589i bk13: 23160a 2194998i bk14: 24324a 2169431i bk15: 24324a 2174374i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.4482
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2407294 n_nop=1830894 n_act=17056 n_pre=17040 n_req=135576 n_rd=366432 n_write=175872 bw_util=0.4506
n_activity=1840372 dram_eff=0.5893
bk0: 24576a 2170466i bk1: 24576a 2180025i bk2: 24000a 2179318i bk3: 24000a 2187503i bk4: 22900a 2198620i bk5: 22900a 2202649i bk6: 21504a 2202521i bk7: 21504a 2212199i bk8: 21248a 2207421i bk9: 21248a 2214317i bk10: 21888a 2204445i bk11: 21888a 2214387i bk12: 23160a 2189316i bk13: 23160a 2194152i bk14: 23940a 2174004i bk15: 23940a 2180436i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.42022
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2407294 n_nop=1830696 n_act=16895 n_pre=16879 n_req=135706 n_rd=366696 n_write=176128 bw_util=0.451
n_activity=1844189 dram_eff=0.5887
bk0: 24576a 2173216i bk1: 24576a 2181390i bk2: 24000a 2179583i bk3: 24000a 2184262i bk4: 22904a 2196340i bk5: 22904a 2200396i bk6: 21504a 2204712i bk7: 21504a 2209924i bk8: 21248a 2207692i bk9: 21248a 2216576i bk10: 21628a 2205431i bk11: 21628a 2215212i bk12: 23548a 2181373i bk13: 23548a 2189230i bk14: 23940a 2177219i bk15: 23940a 2179949i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.43724

========= L2 cache stats =========
L2_cache_bank[0]: Access = 67672, Miss = 45805, Miss_rate = 0.677, Pending_hits = 332, Reservation_fails = 0
L2_cache_bank[1]: Access = 67612, Miss = 45803, Miss_rate = 0.677, Pending_hits = 1506, Reservation_fails = 1
L2_cache_bank[2]: Access = 67644, Miss = 45820, Miss_rate = 0.677, Pending_hits = 273, Reservation_fails = 4
L2_cache_bank[3]: Access = 67648, Miss = 45819, Miss_rate = 0.677, Pending_hits = 1498, Reservation_fails = 0
L2_cache_bank[4]: Access = 67680, Miss = 45835, Miss_rate = 0.677, Pending_hits = 298, Reservation_fails = 0
L2_cache_bank[5]: Access = 67664, Miss = 45835, Miss_rate = 0.677, Pending_hits = 1501, Reservation_fails = 4
L2_cache_bank[6]: Access = 67600, Miss = 45820, Miss_rate = 0.678, Pending_hits = 282, Reservation_fails = 0
L2_cache_bank[7]: Access = 67600, Miss = 45820, Miss_rate = 0.678, Pending_hits = 1502, Reservation_fails = 0
L2_cache_bank[8]: Access = 67692, Miss = 45837, Miss_rate = 0.677, Pending_hits = 310, Reservation_fails = 1
L2_cache_bank[9]: Access = 67708, Miss = 45837, Miss_rate = 0.677, Pending_hits = 1529, Reservation_fails = 0
L2_cache_bank[10]: Access = 67676, Miss = 45820, Miss_rate = 0.677, Pending_hits = 314, Reservation_fails = 0
L2_cache_bank[11]: Access = 67644, Miss = 45821, Miss_rate = 0.677, Pending_hits = 1522, Reservation_fails = 0
L2_cache_bank[12]: Access = 67612, Miss = 45805, Miss_rate = 0.677, Pending_hits = 297, Reservation_fails = 2
L2_cache_bank[13]: Access = 67644, Miss = 45804, Miss_rate = 0.677, Pending_hits = 1506, Reservation_fails = 0
L2_cache_bank[14]: Access = 67740, Miss = 45837, Miss_rate = 0.677, Pending_hits = 305, Reservation_fails = 0
L2_cache_bank[15]: Access = 67740, Miss = 45837, Miss_rate = 0.677, Pending_hits = 1534, Reservation_fails = 0
L2_cache_bank[16]: Access = 67660, Miss = 45804, Miss_rate = 0.677, Pending_hits = 310, Reservation_fails = 0
L2_cache_bank[17]: Access = 67628, Miss = 45803, Miss_rate = 0.677, Pending_hits = 1504, Reservation_fails = 0
L2_cache_bank[18]: Access = 67628, Miss = 45804, Miss_rate = 0.677, Pending_hits = 286, Reservation_fails = 0
L2_cache_bank[19]: Access = 67660, Miss = 45804, Miss_rate = 0.677, Pending_hits = 1482, Reservation_fails = 0
L2_cache_bank[20]: Access = 67740, Miss = 45837, Miss_rate = 0.677, Pending_hits = 294, Reservation_fails = 2
L2_cache_bank[21]: Access = 67740, Miss = 45837, Miss_rate = 0.677, Pending_hits = 1499, Reservation_fails = 0
L2_total_cache_accesses = 1488632
L2_total_cache_misses = 1008044
L2_total_cache_miss_rate = 0.6772
L2_total_cache_pending_hits = 19884
L2_total_cache_reservation_fails = 14
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 460611
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 19491
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 524186
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 483840
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 14
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 93
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 366
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1004288
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 483840
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.041
L2_cache_fill_port_util = 0.141

icnt_total_pkts_mem_to_simt=4781984
icnt_total_pkts_simt_to_mem=3423992
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.56537
	minimum = 6
	maximum = 46
Network latency average = 8.43356
	minimum = 6
	maximum = 46
Slowest packet = 2923287
Flit latency average = 6.89876
	minimum = 6
	maximum = 42
Slowest flit = 8057367
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0237793
	minimum = 0.0188173 (at node 5)
	maximum = 0.0282259 (at node 0)
Accepted packet rate average = 0.0237793
	minimum = 0.0188173 (at node 5)
	maximum = 0.0282259 (at node 0)
Injected flit rate average = 0.0655393
	minimum = 0.0433615 (at node 5)
	maximum = 0.0868765 (at node 42)
Accepted flit rate average= 0.0655393
	minimum = 0.060338 (at node 5)
	maximum = 0.090507 (at node 0)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.94272 (32 samples)
	minimum = 6 (32 samples)
	maximum = 102.344 (32 samples)
Network latency average = 8.67135 (32 samples)
	minimum = 6 (32 samples)
	maximum = 86.7188 (32 samples)
Flit latency average = 7.20149 (32 samples)
	minimum = 6 (32 samples)
	maximum = 83.2188 (32 samples)
Fragmentation average = 0.0164912 (32 samples)
	minimum = 0 (32 samples)
	maximum = 40.1562 (32 samples)
Injected packet rate average = 0.0232022 (32 samples)
	minimum = 0.0183611 (32 samples)
	maximum = 0.0275396 (32 samples)
Accepted packet rate average = 0.0232022 (32 samples)
	minimum = 0.0183611 (32 samples)
	maximum = 0.0275396 (32 samples)
Injected flit rate average = 0.0639497 (32 samples)
	minimum = 0.042305 (32 samples)
	maximum = 0.0847995 (32 samples)
Accepted flit rate average = 0.0639497 (32 samples)
	minimum = 0.058882 (32 samples)
	maximum = 0.0883131 (32 samples)
Injected packet size average = 2.75619 (32 samples)
Accepted packet size average = 2.75619 (32 samples)
Hops average = 1 (32 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 1 min, 13 sec (3673 sec)
gpgpu_simulation_rate = 251337 (inst/sec)
gpgpu_simulation_rate = 2288 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 5 bind to kernel 33 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 33 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 33 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 33 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 33 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 33 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 33 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 33 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 33 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 33 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 33 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 33 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 33 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 33 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 33 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 33 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 33 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 33 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 33 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 33 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 33 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 33 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 33 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 33 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 33 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 33 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 33 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 33 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 33: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 33 
gpu_sim_cycle = 38899
gpu_sim_insn = 28848876
gpu_ipc =     741.6354
gpu_tot_sim_cycle = 8666309
gpu_tot_sim_insn = 952012908
gpu_tot_ipc =     109.8522
gpu_tot_issued_cta = 2112
max_total_param_size = 0
gpu_stall_dramfull = 63666
gpu_stall_icnt2sh    = 19342
partiton_reqs_in_parallel = 855778
partiton_reqs_in_parallel_total    = 28458454
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       3.3826
partiton_reqs_in_parallel_util = 855778
partiton_reqs_in_parallel_util_total    = 28458454
gpu_sim_cycle_parition_util = 38899
gpu_tot_sim_cycle_parition_util    = 1295517
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9678
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 1488632
L2_BW  =     113.3149 GB/Sec
L2_BW_total  =      16.7899 GB/Sec
gpu_total_sim_rate=253464

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 19114524
	L1I_total_cache_misses = 3568
	L1I_total_cache_miss_rate = 0.0002
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 59136
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0276
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 57504
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 19110956
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3568
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 59136
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 19114524
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
159290, 153080, 153345, 158933, 159317, 153122, 153366, 158880, 43528, 41754, 41917, 28918, 
gpgpu_n_tot_thrd_icount = 1099540992
gpgpu_n_tot_w_icount = 34360656
gpgpu_n_stall_shd_mem = 133621
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1035672
gpgpu_n_mem_write_global = 498960
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 25284864
gpgpu_n_store_insn = 15717240
gpgpu_n_shmem_insn = 104124504
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1892352
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 17513
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 114664
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:997444	W0_Idle:635939	W0_Scoreboard:39808210	W1:1995840	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:13469940	W32:18894876
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 8285376 {8:1035672,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 67858560 {136:498960,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 116901312 {40:249480,136:786192,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3991680 {8:498960,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 1746 
maxdqlatency = 0 
maxmflatency = 12576 
averagemflatency = 268 
max_icnt2mem_latency = 11626 
max_icnt2sh_latency = 8666308 
mrq_lat_table:679627 	107499 	74721 	163481 	201715 	160029 	95036 	43390 	9461 	3481 	68 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	972909 	546809 	3020 	2414 	2885 	3725 	2898 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	50 	1370271 	64229 	808 	147 	87085 	213 	576 	1316 	2378 	2522 	3488 	2053 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	869154 	163952 	2594 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	7084 	11629 	29006 	58121 	123571 	248278 	21271 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2375 	216 	5 	11 	6 	7 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:     12320     12386     13222     13102     13189     13282     11480     11902     12744     13235     12216     12126     11552     11961     12361     12752 
dram[1]:     12329     12238     13207     13104     13222     13223     11320     11987     12744     13234     12145     12048     11736     12172     12299     12647 
dram[2]:     12322     12755     13210     12862     13152     13248     11411     12026     12744     13224     12143     12020     11647     11907     12390     12756 
dram[3]:     12384     12629     13224     12937     13154     13147     11292     11892     12745     13222     12142     12380     11597     11992     12302     12687 
dram[4]:     12353     12654     13141     12728     13168     13178     11373     11999     12746     13226     12230     12553     11601     11939     12434     12738 
dram[5]:     12343     12599     13205     13151     13193     13144     11261     11908     12745     13231     12225     12479     11524     12031     12315     12713 
dram[6]:     12483     12729     13083     12941     13213     13238     11161     11967     12744     13229     12219     12589     11713     11620     12364     12652 
dram[7]:     12414     12646     13281     13262     13202     13083     11294     11820     12749     13236     12315     12206     11629     11544     12371     12764 
dram[8]:     12474     12822     13058     13095     13202     13322     11317     11918     12748     13230     12154     12181     11642     11607     12297     12614 
dram[9]:     12338     12653     13078     13135     13177     13270     11422     11877     12744     13238     12040     11964     11563     11511     12413     12672 
dram[10]:     12447     12821     13095     13122     13289     13408     11110     12030     12744     13233     12239     12259     11716     12212     12337     12447 
average row accesses per activate:
dram[0]:  8.491788  8.134615  8.767331  8.817574  7.648815  7.628722  8.344468  8.275362  8.576520  8.289767  8.008849  7.954102  9.221539  9.126904  7.799666  7.891892 
dram[1]:  8.853473  8.737089  7.597981  7.781223  7.169751  7.118211  9.471564  9.063492  8.777897  8.712461  7.556481  7.432605  8.604785  8.515152  8.210896  7.792327 
dram[2]:  8.932331  8.655738  8.971202  9.079397  7.298935  7.210356  8.613147  8.189549  8.893478  8.256307  8.072206  7.907946  9.037186  8.781250  7.370281  7.196863 
dram[3]:  8.857409  8.585366  8.234275  7.972639  7.457741  7.245528  9.230947  8.902004  8.348980  8.045231  7.500000  7.513863  8.687922  8.388060  7.876395  7.265242 
dram[4]:  8.982986  8.915572  8.864573  8.434174  7.445107  7.112195  8.427983  8.342159  8.576520  7.998045  8.347023  8.245436  8.571020  8.355947  7.610282  7.147975 
dram[5]:  8.390442  8.227233  8.088830  7.962770  7.574026  7.302170  9.287982  9.102222  7.852207  8.092978  7.787356  7.627580  9.146490  8.814706  7.699665  7.401613 
dram[6]:  9.213861  8.647770  8.651929  8.734093  7.349327  7.203795  8.714893  8.551148  8.893478  8.443756  8.195564  8.146293  7.886099  7.864937  7.580437  7.406793 
dram[7]:  8.405601  8.028473  8.339075  8.161490  7.988106  7.500859  9.394495  9.246050  7.358318  7.245725  8.062923  7.947519  9.245006  9.196652  7.525682  7.314353 
dram[8]:  8.537615  8.413200  8.652869  8.636620  7.213156  7.219167  9.002198  8.789700  8.563829  8.222676  8.055126  8.102140  8.209150  8.051282  7.960102  7.598866 
dram[9]:  8.095401  7.986555  8.354223  8.147033  7.911416  7.721034  8.752137  8.677966  7.579096  7.543580  8.490316  8.181729  9.035972  8.774451  7.414378  7.426375 
dram[10]:  9.051429  8.800000  8.308943  8.279028  7.336156  7.148515  9.547786  9.394495  8.419456  8.040959  7.957282  7.805714  8.034853  7.942579  7.899312  7.778813 
average row locality = 1538508/188587 = 8.158081
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      6238      6237      6200      6200      5931      5931      5453      5453      5542      5542      5537      5537      6079      6078      6256      6256 
dram[1]:      6236      6236      6101      6101      6032      6032      5453      5453      5541      5541      5553      5553      6080      6080      6256      6255 
dram[2]:      6336      6336      6101      6101      6032      6032      5452      5452      5542      5542      5553      5553      6080      6080      6171      6171 
dram[3]:      6336      6336      6100      6100      6032      6032      5453      5453      5542      5542      5538      5538      6080      6080      6171      6171 
dram[4]:      6336      6336      6100      6100      5950      5950      5552      5552      5542      5542      5538      5538      6079      6079      6173      6173 
dram[5]:      6236      6236      6182      6182      5950      5950      5552      5552      5542      5542      5538      5539      6079      6079      6173      6173 
dram[6]:      6237      6236      6182      6182      5933      5933      5552      5552      5542      5542      5538      5538      5980      5980      6273      6273 
dram[7]:      6236      6236      6183      6183      5933      5933      5552      5552      5476      5476      5638      5638      5979      5979      6273      6273 
dram[8]:      6237      6236      6183      6183      5898      5898      5552      5552      5476      5476      5638      5638      5979      5979      6273      6273 
dram[9]:      6336      6336      6183      6183      5898      5898      5552      5552      5475      5475      5638      5638      5979      5979      6174      6174 
dram[10]:      6336      6336      6183      6183      5899      5899      5552      5552      5475      5475      5571      5571      6079      6079      6174      6174 
total reads: 1039548
bank skew: 6336/5452 = 1.16
chip skew: 94540/94470 = 1.00
number of total write accesses:
dram[0]:      3069      3069      3032      3032      2781      2781      2541      2541      2640      2640      2608      2608      2912      2912      3088      3088 
dram[1]:      3069      3069      2933      2933      2880      2880      2541      2541      2640      2640      2608      2608      2912      2912      3088      3088 
dram[2]:      3168      3168      2933      2933      2880      2880      2541      2541      2640      2640      2608      2608      2912      2912      3005      3005 
dram[3]:      3168      3168      2933      2933      2880      2880      2541      2541      2640      2640      2592      2592      2912      2912      3005      3005 
dram[4]:      3168      3168      2933      2933      2798      2798      2640      2640      2640      2640      2592      2592      2912      2912      3005      3005 
dram[5]:      3069      3069      3015      3015      2798      2798      2640      2640      2640      2640      2592      2592      2912      2912      3005      3005 
dram[6]:      3069      3069      3015      3015      2798      2798      2640      2640      2640      2640      2592      2592      2813      2813      3104      3104 
dram[7]:      3069      3069      3015      3015      2798      2798      2640      2640      2574      2574      2691      2691      2813      2813      3104      3104 
dram[8]:      3069      3069      3015      3015      2765      2765      2640      2640      2574      2574      2691      2691      2813      2813      3104      3104 
dram[9]:      3168      3168      3015      3015      2765      2765      2640      2640      2574      2574      2691      2691      2813      2813      3005      3005 
dram[10]:      3168      3168      3015      3015      2765      2765      2640      2640      2574      2574      2625      2625      2912      2912      3005      3005 
total reads: 498960
bank skew: 3168/2541 = 1.25
chip skew: 45408/45342 = 1.00
average mf latency per bank:
dram[0]:        275       252       277       252       282       255       272       251       275       250       296       261       294       263       277       256
dram[1]:        272       251       278       252       283       254       271       253       276       250       296       260       294       262       275       256
dram[2]:        274       253       277       254       281       253       272       252       274       250       294       260       294       262       275       254
dram[3]:        273       252       279       253       283       254       269       253       276       250       296       261       295       262       273       255
dram[4]:        272       252       278       254       282       253       271       252       276       249       296       262       294       262       275       253
dram[5]:        272       251       278       254       283       255       271       252       276       250       297       261       294       262       273       254
dram[6]:        271       251       278       254       283       253       271       252       274       249       297       262       294       263       275       255
dram[7]:        272       252       277       252       282       255       271       252       274       247       297       261       293       264       274       254
dram[8]:        269       251       281       255       283       253       272       252       273       249       296       261       295       264       275       255
dram[9]:        272       252       280       253       282       254       270       251       274       247       296       261       294       264       276       254
dram[10]:        273       251       279       255       283       253       271       252       274       248       300       261       294       263       275       256
maximum mf latency per bank:
dram[0]:      11357     11071     10898     10728     10527     10192      9611      9523      9784      9442     12391     11982     12459     12069     11706     11388
dram[1]:      11359     10741     11096     10859     10363     10101      9818      9490      9978      9657     12370     11880     12502     12026     11745     11446
dram[2]:      11270     10946     10744     10533     10665     10301      9641      9456      9700      9469     12409     11999     12474     12074     11639     11346
dram[3]:      11916     11351     11179     10947     10236     10123      9840      9429     10061      9724     12354     11883     12387     11909     11657     11360
dram[4]:      11328     11216     10802     10317     10672     10184      9732      9435      9823      9386     12365     11953     12576     12107     11547     11249
dram[5]:      11698     11378     11251     10994     10191      9851      9623      9396     10030      9635     12372     11971     12540     11949     11533     11359
dram[6]:      10939     10646     11186     10838     10538     10078      9580      9364      9717      9295     12457     12047     12327     11837     11636     11229
dram[7]:      11689     11219     11209     11003      9999      9710      9640      9384      9584      9456     12446     12028     12091     11620     11708     11310
dram[8]:      11074     10497     10984     10759     10702     10241      9661      9329      9400      8914     12496     12103     12215     11831     11540     11213
dram[9]:      11178     10787     10937     10568     10599     10236      9752      9396      9764      9346     12429     11956     12090     11605     11662     11458
dram[10]:      11196     10921     11179     10845     10574     10242      9946      9626      9395      8925     12435     11953     12503     11873     11812     11321
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2479522 n_nop=1886550 n_act=16870 n_pre=16854 n_req=139812 n_rd=377880 n_write=181368 bw_util=0.4511
n_activity=1897610 dram_eff=0.5894
bk0: 24952a 2242965i bk1: 24948a 2253720i bk2: 24800a 2245978i bk3: 24800a 2255388i bk4: 23724a 2262508i bk5: 23724a 2265577i bk6: 21812a 2275949i bk7: 21812a 2283996i bk8: 22168a 2274135i bk9: 22168a 2276896i bk10: 22148a 2275130i bk11: 22148a 2281810i bk12: 24316a 2251131i bk13: 24312a 2258576i bk14: 25024a 2235259i bk15: 25024a 2241066i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.45868
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents
MSHR: tag=0xc03ee880, atomic=0 1 entries : 0x7fe0b896c7b0 :  mf: uid=21208696, sid07:w08, part=1, addr=0xc03ee880, load , size=128, unknown  status = IN_PARTITION_DRAM (8666308), 

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2479522 n_nop=1885812 n_act=17174 n_pre=17158 n_req=139845 n_rd=378010 n_write=181368 bw_util=0.4512
n_activity=1901413 dram_eff=0.5884
bk0: 24944a 2241041i bk1: 24944a 2253408i bk2: 24404a 2246716i bk3: 24402a 2255188i bk4: 24128a 2254700i bk5: 24128a 2260670i bk6: 21812a 2275221i bk7: 21812a 2281547i bk8: 22164a 2274483i bk9: 22164a 2281065i bk10: 22212a 2274539i bk11: 22212a 2281226i bk12: 24320a 2249523i bk13: 24320a 2257280i bk14: 25024a 2235978i bk15: 25020a 2240508i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.43655
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2479522 n_nop=1885870 n_act=17018 n_pre=17002 n_req=139908 n_rd=378136 n_write=181496 bw_util=0.4514
n_activity=1895349 dram_eff=0.5905
bk0: 25344a 2235451i bk1: 25344a 2247196i bk2: 24404a 2246555i bk3: 24404a 2258849i bk4: 24128a 2257101i bk5: 24128a 2258202i bk6: 21808a 2273827i bk7: 21808a 2283473i bk8: 22168a 2273922i bk9: 22168a 2278332i bk10: 22212a 2274410i bk11: 22212a 2282587i bk12: 24320a 2250154i bk13: 24320a 2260835i bk14: 24684a 2237593i bk15: 24684a 2240394i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.42537
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2479522 n_nop=1885560 n_act=17297 n_pre=17281 n_req=139846 n_rd=378016 n_write=181368 bw_util=0.4512
n_activity=1894808 dram_eff=0.5904
bk0: 25344a 2236117i bk1: 25344a 2247502i bk2: 24400a 2246916i bk3: 24400a 2255536i bk4: 24128a 2255441i bk5: 24128a 2260577i bk6: 21812a 2274378i bk7: 21812a 2279912i bk8: 22168a 2271249i bk9: 22168a 2277973i bk10: 22152a 2276871i bk11: 22152a 2283641i bk12: 24320a 2247620i bk13: 24320a 2251429i bk14: 24684a 2238128i bk15: 24684a 2244167i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.441
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2479522 n_nop=1885624 n_act=17125 n_pre=17109 n_req=139916 n_rd=378160 n_write=181504 bw_util=0.4514
n_activity=1899786 dram_eff=0.5892
bk0: 25344a 2237115i bk1: 25344a 2247478i bk2: 24400a 2248776i bk3: 24400a 2257203i bk4: 23800a 2258584i bk5: 23800a 2263221i bk6: 22208a 2267962i bk7: 22208a 2275561i bk8: 22168a 2272556i bk9: 22168a 2277399i bk10: 22152a 2277474i bk11: 22152a 2285432i bk12: 24316a 2248751i bk13: 24316a 2258337i bk14: 24692a 2240673i bk15: 24692a 2245156i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.42419
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2479522 n_nop=1885620 n_act=17265 n_pre=17249 n_req=139847 n_rd=378020 n_write=181368 bw_util=0.4512
n_activity=1896502 dram_eff=0.5899
bk0: 24944a 2240041i bk1: 24944a 2250645i bk2: 24728a 2247957i bk3: 24728a 2250651i bk4: 23800a 2260184i bk5: 23800a 2263964i bk6: 22208a 2271587i bk7: 22208a 2279166i bk8: 22168a 2269783i bk9: 22168a 2274574i bk10: 22152a 2277654i bk11: 22156a 2282331i bk12: 24316a 2250606i bk13: 24316a 2256752i bk14: 24692a 2242761i bk15: 24692a 2247335i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.44202
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2479522 n_nop=1886048 n_act=17115 n_pre=17099 n_req=139815 n_rd=377892 n_write=181368 bw_util=0.4511
n_activity=1893346 dram_eff=0.5908
bk0: 24948a 2240024i bk1: 24944a 2251186i bk2: 24728a 2243867i bk3: 24728a 2253595i bk4: 23732a 2259726i bk5: 23732a 2266624i bk6: 22208a 2271173i bk7: 22208a 2279230i bk8: 22168a 2271850i bk9: 22168a 2277105i bk10: 22152a 2274407i bk11: 22152a 2281929i bk12: 23920a 2251892i bk13: 23920a 2261613i bk14: 25092a 2232696i bk15: 25092a 2236904i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.43791
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2479522 n_nop=1885282 n_act=17232 n_pre=17216 n_req=139948 n_rd=378160 n_write=181632 bw_util=0.4515
n_activity=1896612 dram_eff=0.5903
bk0: 24944a 2241353i bk1: 24944a 2252827i bk2: 24732a 2245178i bk3: 24732a 2255763i bk4: 23732a 2261584i bk5: 23732a 2263917i bk6: 22208a 2270218i bk7: 22208a 2279913i bk8: 21904a 2271791i bk9: 21904a 2278894i bk10: 22552a 2270896i bk11: 22552a 2277520i bk12: 23916a 2256127i bk13: 23916a 2261550i bk14: 25092a 2236066i bk15: 25092a 2238788i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.42367
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2479522 n_nop=1886040 n_act=17123 n_pre=17107 n_req=139813 n_rd=377884 n_write=181368 bw_util=0.4511
n_activity=1895709 dram_eff=0.59
bk0: 24948a 2243038i bk1: 24944a 2254477i bk2: 24732a 2247954i bk3: 24732a 2254498i bk4: 23592a 2263894i bk5: 23592a 2266513i bk6: 22208a 2269436i bk7: 22208a 2275493i bk8: 21904a 2274685i bk9: 21904a 2279959i bk10: 22552a 2270063i bk11: 22552a 2275566i bk12: 23916a 2249843i bk13: 23916a 2260396i bk14: 25092a 2234077i bk15: 25092a 2239465i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.43789
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2479522 n_nop=1885754 n_act=17268 n_pre=17252 n_req=139812 n_rd=377880 n_write=181368 bw_util=0.4511
n_activity=1895691 dram_eff=0.59
bk0: 25344a 2235769i bk1: 25344a 2245728i bk2: 24732a 2245411i bk3: 24732a 2253518i bk4: 23592a 2265244i bk5: 23592a 2268876i bk6: 22208a 2268700i bk7: 22208a 2278595i bk8: 21900a 2273912i bk9: 21900a 2280919i bk10: 22552a 2270876i bk11: 22552a 2280917i bk12: 23916a 2254924i bk13: 23916a 2259869i bk14: 24696a 2239433i bk15: 24696a 2245936i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.40777
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2479522 n_nop=1885552 n_act=17101 n_pre=17085 n_req=139946 n_rd=378152 n_write=181632 bw_util=0.4515
n_activity=1899748 dram_eff=0.5893
bk0: 25344a 2238535i bk1: 25344a 2247160i bk2: 24732a 2245485i bk3: 24732a 2250183i bk4: 23596a 2263069i bk5: 23596a 2266656i bk6: 22208a 2271065i bk7: 22208a 2276027i bk8: 21900a 2274002i bk9: 21900a 2283241i bk10: 22284a 2271828i bk11: 22284a 2281770i bk12: 24316a 2246349i bk13: 24316a 2254270i bk14: 24696a 2242648i bk15: 24696a 2245957i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.42535

========= L2 cache stats =========
L2_cache_bank[0]: Access = 69785, Miss = 47236, Miss_rate = 0.677, Pending_hits = 335, Reservation_fails = 0
L2_cache_bank[1]: Access = 69724, Miss = 47234, Miss_rate = 0.677, Pending_hits = 1509, Reservation_fails = 1
L2_cache_bank[2]: Access = 69757, Miss = 47252, Miss_rate = 0.677, Pending_hits = 277, Reservation_fails = 4
L2_cache_bank[3]: Access = 69762, Miss = 47251, Miss_rate = 0.677, Pending_hits = 1504, Reservation_fails = 0
L2_cache_bank[4]: Access = 69795, Miss = 47267, Miss_rate = 0.677, Pending_hits = 301, Reservation_fails = 0
L2_cache_bank[5]: Access = 69779, Miss = 47267, Miss_rate = 0.677, Pending_hits = 1504, Reservation_fails = 4
L2_cache_bank[6]: Access = 69713, Miss = 47252, Miss_rate = 0.678, Pending_hits = 286, Reservation_fails = 0
L2_cache_bank[7]: Access = 69712, Miss = 47252, Miss_rate = 0.678, Pending_hits = 1506, Reservation_fails = 0
L2_cache_bank[8]: Access = 69806, Miss = 47270, Miss_rate = 0.677, Pending_hits = 313, Reservation_fails = 1
L2_cache_bank[9]: Access = 69823, Miss = 47270, Miss_rate = 0.677, Pending_hits = 1534, Reservation_fails = 0
L2_cache_bank[10]: Access = 69790, Miss = 47252, Miss_rate = 0.677, Pending_hits = 317, Reservation_fails = 0
L2_cache_bank[11]: Access = 69757, Miss = 47253, Miss_rate = 0.677, Pending_hits = 1525, Reservation_fails = 0
L2_cache_bank[12]: Access = 69724, Miss = 47237, Miss_rate = 0.677, Pending_hits = 301, Reservation_fails = 2
L2_cache_bank[13]: Access = 69757, Miss = 47236, Miss_rate = 0.677, Pending_hits = 1510, Reservation_fails = 0
L2_cache_bank[14]: Access = 69856, Miss = 47270, Miss_rate = 0.677, Pending_hits = 309, Reservation_fails = 0
L2_cache_bank[15]: Access = 69856, Miss = 47270, Miss_rate = 0.677, Pending_hits = 1539, Reservation_fails = 0
L2_cache_bank[16]: Access = 69774, Miss = 47236, Miss_rate = 0.677, Pending_hits = 313, Reservation_fails = 0
L2_cache_bank[17]: Access = 69741, Miss = 47235, Miss_rate = 0.677, Pending_hits = 1507, Reservation_fails = 0
L2_cache_bank[18]: Access = 69740, Miss = 47235, Miss_rate = 0.677, Pending_hits = 289, Reservation_fails = 0
L2_cache_bank[19]: Access = 69773, Miss = 47235, Miss_rate = 0.677, Pending_hits = 1485, Reservation_fails = 0
L2_cache_bank[20]: Access = 69856, Miss = 47269, Miss_rate = 0.677, Pending_hits = 297, Reservation_fails = 2
L2_cache_bank[21]: Access = 69856, Miss = 47269, Miss_rate = 0.677, Pending_hits = 1503, Reservation_fails = 0
L2_total_cache_accesses = 1535136
L2_total_cache_misses = 1039548
L2_total_cache_miss_rate = 0.6772
L2_total_cache_pending_hits = 19964
L2_total_cache_reservation_fails = 14
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 475531
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 19571
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 540570
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 498960
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 14
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 93
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 366
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1035672
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 498960
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.041
L2_cache_fill_port_util = 0.142

icnt_total_pkts_mem_to_simt=4931344
icnt_total_pkts_simt_to_mem=3530976
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.56947
	minimum = 6
	maximum = 50
Network latency average = 8.44397
	minimum = 6
	maximum = 44
Slowest packet = 2978183
Flit latency average = 6.91813
	minimum = 6
	maximum = 40
Slowest flit = 8208503
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0239107
	minimum = 0.0189213 (at node 0)
	maximum = 0.0283819 (at node 7)
Accepted packet rate average = 0.0239107
	minimum = 0.0189213 (at node 0)
	maximum = 0.0283819 (at node 7)
Injected flit rate average = 0.0659016
	minimum = 0.0436012 (at node 0)
	maximum = 0.0873567 (at node 42)
Accepted flit rate average= 0.0659016
	minimum = 0.0606715 (at node 0)
	maximum = 0.0910072 (at node 7)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.93141 (33 samples)
	minimum = 6 (33 samples)
	maximum = 100.758 (33 samples)
Network latency average = 8.66446 (33 samples)
	minimum = 6 (33 samples)
	maximum = 85.4242 (33 samples)
Flit latency average = 7.19291 (33 samples)
	minimum = 6 (33 samples)
	maximum = 81.9091 (33 samples)
Fragmentation average = 0.0159915 (33 samples)
	minimum = 0 (33 samples)
	maximum = 38.9394 (33 samples)
Injected packet rate average = 0.0232237 (33 samples)
	minimum = 0.0183781 (33 samples)
	maximum = 0.0275651 (33 samples)
Accepted packet rate average = 0.0232237 (33 samples)
	minimum = 0.0183781 (33 samples)
	maximum = 0.0275651 (33 samples)
Injected flit rate average = 0.0640088 (33 samples)
	minimum = 0.0423443 (33 samples)
	maximum = 0.084877 (33 samples)
Accepted flit rate average = 0.0640088 (33 samples)
	minimum = 0.0589362 (33 samples)
	maximum = 0.0883947 (33 samples)
Injected packet size average = 2.75619 (33 samples)
Accepted packet size average = 2.75619 (33 samples)
Hops average = 1 (33 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 2 min, 36 sec (3756 sec)
gpgpu_simulation_rate = 253464 (inst/sec)
gpgpu_simulation_rate = 2307 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 13 bind to kernel 34 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 34 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 34 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 34 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 34 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 34 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 34 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 34 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 34 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 34 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 34 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 34 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 34 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 34 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 34 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 34 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 34 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 34 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 34 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 34 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 34 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 34 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 34 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 34 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 34 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 34 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 34 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 34 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 34: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 34 
gpu_sim_cycle = 39471
gpu_sim_insn = 28848876
gpu_ipc =     730.8879
gpu_tot_sim_cycle = 8927930
gpu_tot_sim_insn = 980861784
gpu_tot_ipc =     109.8644
gpu_tot_issued_cta = 2176
max_total_param_size = 0
gpu_stall_dramfull = 63666
gpu_stall_icnt2sh    = 19661
partiton_reqs_in_parallel = 868362
partiton_reqs_in_parallel_total    = 29314232
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       3.3807
partiton_reqs_in_parallel_util = 868362
partiton_reqs_in_parallel_util_total    = 29314232
gpu_sim_cycle_parition_util = 39471
gpu_tot_sim_cycle_parition_util    = 1334416
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9688
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 1535136
L2_BW  =     111.6728 GB/Sec
L2_BW_total  =      16.7916 GB/Sec
gpu_total_sim_rate=255499

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 19693752
	L1I_total_cache_misses = 3568
	L1I_total_cache_miss_rate = 0.0002
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 60928
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0268
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 59296
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 19690184
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3568
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 60928
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 19693752
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
164117, 157722, 157992, 163749, 164144, 157765, 158013, 163696, 43528, 41754, 41917, 28918, 
gpgpu_n_tot_thrd_icount = 1132860416
gpgpu_n_tot_w_icount = 35401888
gpgpu_n_stall_shd_mem = 133642
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1067056
gpgpu_n_mem_write_global = 514080
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 26051072
gpgpu_n_store_insn = 16193520
gpgpu_n_shmem_insn = 107279792
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1949696
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 17534
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 114664
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1027069	W0_Idle:651686	W0_Scoreboard:40950166	W1:2056320	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:13878120	W32:19467448
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 8536448 {8:1067056,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 69914880 {136:514080,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 120443776 {40:257040,136:810016,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 4112640 {8:514080,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 1746 
maxdqlatency = 0 
maxmflatency = 12576 
averagemflatency = 267 
max_icnt2mem_latency = 11626 
max_icnt2sh_latency = 8927929 
mrq_lat_table:699058 	109952 	76738 	168973 	208769 	165398 	98171 	45031 	9493 	3481 	68 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1001584 	564617 	3041 	2414 	2885 	3725 	2898 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	50 	1414665 	66328 	819 	147 	87085 	213 	576 	1316 	2378 	2522 	3488 	2053 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	895608 	168825 	2651 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	7084 	11629 	29006 	58121 	123571 	248278 	36391 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2451 	218 	5 	11 	6 	7 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:     12320     12386     13222     13102     13189     13282     11480     11902     12744     13235     12216     12126     11552     11961     12361     12752 
dram[1]:     12329     12238     13207     13104     13222     13223     11320     11987     12744     13234     12145     12048     11736     12172     12299     12647 
dram[2]:     12322     12755     13210     12862     13152     13248     11411     12026     12744     13224     12143     12020     11647     11907     12390     12756 
dram[3]:     12384     12629     13224     12937     13154     13147     11292     11892     12745     13222     12142     12380     11597     11992     12302     12687 
dram[4]:     12353     12654     13141     12728     13168     13178     11373     11999     12746     13226     12230     12553     11601     11939     12434     12738 
dram[5]:     12343     12599     13205     13151     13193     13144     11261     11908     12745     13231     12225     12479     11524     12031     12315     12713 
dram[6]:     12483     12729     13083     12941     13213     13238     11161     11967     12744     13229     12219     12589     11713     11620     12364     12652 
dram[7]:     12414     12646     13281     13262     13202     13083     11294     11820     12749     13236     12315     12206     11629     11544     12371     12764 
dram[8]:     12474     12822     13058     13095     13202     13322     11317     11918     12748     13230     12154     12181     11642     11607     12297     12614 
dram[9]:     12338     12653     13078     13135     13177     13270     11422     11877     12744     13238     12040     11964     11563     11511     12413     12672 
dram[10]:     12447     12821     13095     13122     13289     13408     11110     12030     12744     13233     12239     12259     11716     12212     12337     12447 
average row accesses per activate:
dram[0]:  8.396672  8.030150  8.646685  8.678213  7.523849  7.480033  8.146535  8.098425  8.432000  8.162633  7.891917  7.855005  9.083497  8.994164  7.709936  7.784790 
dram[1]:  8.707539  8.629163  7.494771  7.667490  7.047510  6.956883  9.286682  8.885530  8.691752  8.647180  7.464951  7.322019  8.484404  8.369231  8.126689  7.678372 
dram[2]:  8.837545  8.544502  8.813623  8.949087  7.190774  7.096451  8.463992  8.049902  8.692783  8.115496  7.966856  7.840634  8.875240  8.634921  7.252494  7.068063 
dram[3]:  8.719501  8.477922  8.121185  7.887383  7.316627  7.107419  9.101769  8.771855  8.218324  7.917371  7.370273  7.409372  8.547135  8.264522  7.790602  7.153671 
dram[4]:  8.853526  8.758497  8.779453  8.324397  7.285714  6.965278  8.282907  8.186408  8.415170  7.858341  8.256158  8.112294  8.421676  8.204969  7.477848  7.022288 
dram[5]:  8.215081  8.009190  7.977292  7.871369  7.454170  7.175676  9.145336  8.951168  7.735780  8.022836  7.681026  7.516592  9.012671  8.682629  7.598071  7.270769 
dram[6]:  9.062382  8.484071  8.552751  8.646308  7.207200  7.060345  8.604082  8.448897  8.746888  8.356789  8.081003  8.049952  7.715870  7.696170  7.468678  7.271837 
dram[7]:  8.215081  7.851761  8.198790  8.032176  7.868122  7.360294  9.225383  9.105831  7.226481  7.108826  7.963822  7.825889  9.133333  8.997015  7.417051  7.260902 
dram[8]:  8.381119  8.222127  8.553652  8.507624  7.033045  7.027516  8.894515  8.710744  8.448065  8.141315  7.897884  7.971216  8.030195  7.910761  7.838474  7.462906 
dram[9]:  7.922330  7.796178  8.227233  7.991575  7.793374  7.562606  8.569106  8.534413  7.433692  7.440359  8.383789  8.091423  8.934783  8.636103  7.305255  7.316564 
dram[10]:  8.918033  8.727273  8.212987  8.212987  7.203868  6.962617  9.348115  9.265934  8.329317  7.984601  7.829472  7.701003  7.889932  7.764064  7.799505  7.660454 
average row locality = 1585132/197441 = 8.028383
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      6427      6426      6392      6392      6118      6118      5610      5610      5712      5712      5711      5711      6255      6254      6443      6443 
dram[1]:      6425      6425      6290      6290      6222      6222      5610      5610      5711      5711      5727      5727      6256      6256      6443      6442 
dram[2]:      6528      6528      6290      6290      6222      6222      5609      5609      5712      5712      5727      5727      6256      6256      6356      6356 
dram[3]:      6528      6528      6289      6289      6222      6222      5610      5610      5712      5712      5711      5711      6256      6256      6356      6356 
dram[4]:      6528      6528      6289      6289      6137      6137      5712      5712      5712      5712      5711      5711      6255      6255      6358      6358 
dram[5]:      6425      6425      6374      6374      6137      6137      5712      5712      5712      5712      5711      5712      6255      6255      6358      6358 
dram[6]:      6426      6425      6374      6374      6119      6119      5712      5712      5712      5712      5711      5711      6153      6153      6461      6461 
dram[7]:      6425      6425      6375      6375      6119      6119      5712      5712      5644      5644      5814      5814      6152      6152      6461      6461 
dram[8]:      6426      6425      6375      6375      6083      6083      5712      5712      5644      5644      5814      5814      6152      6152      6461      6461 
dram[9]:      6528      6528      6375      6375      6083      6083      5712      5712      5644      5644      5814      5814      6152      6152      6359      6359 
dram[10]:      6528      6528      6375      6375      6084      6084      5712      5712      5644      5644      5745      5745      6255      6255      6359      6359 
total reads: 1071052
bank skew: 6528/5609 = 1.16
chip skew: 97404/97333 = 1.00
number of total write accesses:
dram[0]:      3162      3162      3128      3128      2873      2873      2618      2618      2720      2720      2686      2686      2992      2992      3179      3179 
dram[1]:      3162      3162      3026      3026      2975      2975      2618      2618      2720      2720      2686      2686      2992      2992      3179      3179 
dram[2]:      3264      3264      3026      3026      2975      2975      2618      2618      2720      2720      2686      2686      2992      2992      3094      3094 
dram[3]:      3264      3264      3026      3026      2975      2975      2618      2618      2720      2720      2669      2669      2992      2992      3094      3094 
dram[4]:      3264      3264      3026      3026      2890      2890      2720      2720      2720      2720      2669      2669      2992      2992      3094      3094 
dram[5]:      3162      3162      3111      3111      2890      2890      2720      2720      2720      2720      2669      2669      2992      2992      3094      3094 
dram[6]:      3162      3162      3111      3111      2890      2890      2720      2720      2720      2720      2669      2669      2890      2890      3196      3196 
dram[7]:      3162      3162      3111      3111      2890      2890      2720      2720      2652      2652      2771      2771      2890      2890      3196      3196 
dram[8]:      3162      3162      3111      3111      2856      2856      2720      2720      2652      2652      2771      2771      2890      2890      3196      3196 
dram[9]:      3264      3264      3111      3111      2856      2856      2720      2720      2652      2652      2771      2771      2890      2890      3094      3094 
dram[10]:      3264      3264      3111      3111      2856      2856      2720      2720      2652      2652      2703      2703      2992      2992      3094      3094 
total reads: 514080
bank skew: 3264/2618 = 1.25
chip skew: 46784/46716 = 1.00
average mf latency per bank:
dram[0]:        273       251       276       251       280       253       270       251       273       249       294       259       293       262       275       255
dram[1]:        271       250       277       251       281       252       269       252       274       249       294       259       292       261       274       255
dram[2]:        273       252       276       253       279       252       271       252       273       249       292       259       292       261       274       253
dram[3]:        272       252       278       252       281       252       268       253       275       250       294       260       293       262       272       254
dram[4]:        271       251       276       253       280       251       270       252       274       248       294       261       293       262       274       252
dram[5]:        271       250       276       252       281       253       269       251       275       250       295       260       293       261       272       253
dram[6]:        270       250       277       253       281       252       269       251       273       249       295       261       293       262       274       254
dram[7]:        271       251       276       251       280       253       269       251       273       246       295       260       291       263       273       254
dram[8]:        268       250       279       254       281       252       271       251       271       248       294       260       293       263       274       254
dram[9]:        271       251       278       252       280       253       269       250       273       246       294       260       292       264       274       253
dram[10]:        271       250       278       253       281       251       270       251       273       247       297       260       292       262       274       255
maximum mf latency per bank:
dram[0]:      11357     11071     10898     10728     10527     10192      9611      9523      9784      9442     12391     11982     12459     12069     11706     11388
dram[1]:      11359     10741     11096     10859     10363     10101      9818      9490      9978      9657     12370     11880     12502     12026     11745     11446
dram[2]:      11270     10946     10744     10533     10665     10301      9641      9456      9700      9469     12409     11999     12474     12074     11639     11346
dram[3]:      11916     11351     11179     10947     10236     10123      9840      9429     10061      9724     12354     11883     12387     11909     11657     11360
dram[4]:      11328     11216     10802     10317     10672     10184      9732      9435      9823      9386     12365     11953     12576     12107     11547     11249
dram[5]:      11698     11378     11251     10994     10191      9851      9623      9396     10030      9635     12372     11971     12540     11949     11533     11359
dram[6]:      10939     10646     11186     10838     10538     10078      9580      9364      9717      9295     12457     12047     12327     11837     11636     11229
dram[7]:      11689     11219     11209     11003      9999      9710      9640      9384      9584      9456     12446     12028     12091     11620     11708     11310
dram[8]:      11074     10497     10984     10759     10702     10241      9661      9329      9400      8914     12496     12103     12215     11831     11540     11213
dram[9]:      11178     10787     10937     10568     10599     10236      9752      9396      9764      9346     12429     11956     12090     11605     11662     11458
dram[10]:      11196     10921     11179     10845     10574     10242      9946      9626      9395      8925     12435     11953     12503     11873     11812     11321
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2552813 n_nop=1941321 n_act=17654 n_pre=17638 n_req=144050 n_rd=389336 n_write=186864 bw_util=0.4514
n_activity=1956377 dram_eff=0.589
bk0: 25708a 2308845i bk1: 25704a 2319870i bk2: 25568a 2311604i bk3: 25568a 2321684i bk4: 24472a 2328800i bk5: 24472a 2332165i bk6: 22440a 2342609i bk7: 22440a 2351204i bk8: 22848a 2340920i bk9: 22848a 2343894i bk10: 22844a 2341878i bk11: 22844a 2348988i bk12: 25020a 2317996i bk13: 25016a 2325135i bk14: 25772a 2301363i bk15: 25772a 2306809i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.45736
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2552813 n_nop=1940573 n_act=17962 n_pre=17946 n_req=144083 n_rd=389468 n_write=186864 bw_util=0.4515
n_activity=1960838 dram_eff=0.5878
bk0: 25700a 2306978i bk1: 25700a 2319892i bk2: 25160a 2312577i bk3: 25160a 2321340i bk4: 24888a 2320525i bk5: 24888a 2326780i bk6: 22440a 2342070i bk7: 22440a 2348851i bk8: 22844a 2341270i bk9: 22844a 2348090i bk10: 22908a 2341466i bk11: 22908a 2348359i bk12: 25024a 2316031i bk13: 25024a 2323933i bk14: 25772a 2301823i bk15: 25768a 2306467i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.43481
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2552813 n_nop=1940605 n_act=17812 n_pre=17796 n_req=144150 n_rd=389600 n_write=187000 bw_util=0.4517
n_activity=1954147 dram_eff=0.5901
bk0: 26112a 2301411i bk1: 26112a 2313474i bk2: 25160a 2312342i bk3: 25160a 2325329i bk4: 24888a 2323358i bk5: 24888a 2324374i bk6: 22436a 2340512i bk7: 22436a 2350769i bk8: 22848a 2340518i bk9: 22848a 2345313i bk10: 22908a 2341136i bk11: 22908a 2349408i bk12: 25024a 2316357i bk13: 25024a 2327348i bk14: 25424a 2303492i bk15: 25424a 2306403i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.42244
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2552813 n_nop=1940307 n_act=18093 n_pre=18077 n_req=144084 n_rd=389472 n_write=186864 bw_util=0.4515
n_activity=1954228 dram_eff=0.5898
bk0: 26112a 2302086i bk1: 26112a 2313393i bk2: 25156a 2312842i bk3: 25156a 2321561i bk4: 24888a 2321098i bk5: 24888a 2326460i bk6: 22440a 2341267i bk7: 22440a 2347161i bk8: 22848a 2338207i bk9: 22848a 2344924i bk10: 22844a 2343787i bk11: 22844a 2350541i bk12: 25024a 2314440i bk13: 25024a 2318596i bk14: 25424a 2304206i bk15: 25424a 2310180i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.44179
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents
MSHR: tag=0xc01ee880, atomic=0 1 entries : 0x7fe0c9695220 :  mf: uid=21851340, sid15:w08, part=4, addr=0xc01ee880, load , size=128, unknown  status = IN_PARTITION_DRAM (8927929), 

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2552813 n_nop=1940324 n_act=17945 n_pre=17929 n_req=144154 n_rd=389615 n_write=187000 bw_util=0.4517
n_activity=1959366 dram_eff=0.5886
bk0: 26112a 2302726i bk1: 26112a 2313779i bk2: 25156a 2314982i bk3: 25156a 2323403i bk4: 24548a 2324380i bk5: 24547a 2329168i bk6: 22848a 2334655i bk7: 22848a 2342320i bk8: 22848a 2339443i bk9: 22848a 2344613i bk10: 22844a 2344479i bk11: 22844a 2352487i bk12: 25020a 2315097i bk13: 25020a 2324944i bk14: 25432a 2306524i bk15: 25432a 2310933i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.42384
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2552813 n_nop=1940343 n_act=18073 n_pre=18057 n_req=144085 n_rd=389476 n_write=186864 bw_util=0.4515
n_activity=1955889 dram_eff=0.5893
bk0: 25700a 2306078i bk1: 25700a 2316534i bk2: 25496a 2313445i bk3: 25496a 2316566i bk4: 24548a 2326115i bk5: 24548a 2329833i bk6: 22848a 2338209i bk7: 22848a 2346231i bk8: 22848a 2336292i bk9: 22848a 2341757i bk10: 22844a 2344584i bk11: 22848a 2349496i bk12: 25020a 2317330i bk13: 25020a 2323590i bk14: 25432a 2309224i bk15: 25432a 2313384i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.44167
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2552813 n_nop=1940791 n_act=17917 n_pre=17901 n_req=144051 n_rd=389340 n_write=186864 bw_util=0.4514
n_activity=1952542 dram_eff=0.5902
bk0: 25704a 2306064i bk1: 25700a 2317472i bk2: 25496a 2309882i bk3: 25496a 2319720i bk4: 24476a 2326162i bk5: 24476a 2332951i bk6: 22848a 2338117i bk7: 22848a 2346355i bk8: 22848a 2338557i bk9: 22848a 2344015i bk10: 22844a 2341409i bk11: 22844a 2348996i bk12: 24612a 2318401i bk13: 24612a 2328403i bk14: 25844a 2298913i bk15: 25844a 2302975i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.43778
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2552813 n_nop=1939973 n_act=18052 n_pre=18036 n_req=144188 n_rd=389616 n_write=187136 bw_util=0.4519
n_activity=1955602 dram_eff=0.5898
bk0: 25700a 2307172i bk1: 25700a 2318490i bk2: 25500a 2310624i bk3: 25500a 2321822i bk4: 24476a 2327752i bk5: 24476a 2329973i bk6: 22848a 2337053i bk7: 22848a 2347070i bk8: 22576a 2338591i bk9: 22576a 2345515i bk10: 23256a 2337413i bk11: 23256a 2344163i bk12: 24608a 2323099i bk13: 24608a 2328618i bk14: 25844a 2301929i bk15: 25844a 2304933i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.42625
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2552813 n_nop=1940727 n_act=17953 n_pre=17937 n_req=144049 n_rd=389332 n_write=186864 bw_util=0.4514
n_activity=1955088 dram_eff=0.5894
bk0: 25704a 2308734i bk1: 25700a 2320628i bk2: 25500a 2314174i bk3: 25500a 2320578i bk4: 24332a 2329534i bk5: 24332a 2332593i bk6: 22848a 2336330i bk7: 22848a 2342670i bk8: 22576a 2341649i bk9: 22576a 2347078i bk10: 23256a 2336817i bk11: 23256a 2342247i bk12: 24608a 2316240i bk13: 24608a 2327407i bk14: 25844a 2300019i bk15: 25844a 2305284i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.43929
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2552813 n_nop=1940441 n_act=18094 n_pre=18078 n_req=144050 n_rd=389336 n_write=186864 bw_util=0.4514
n_activity=1954598 dram_eff=0.5896
bk0: 26112a 2301435i bk1: 26112a 2311271i bk2: 25500a 2311215i bk3: 25500a 2319227i bk4: 24332a 2331719i bk5: 24332a 2335169i bk6: 22848a 2335439i bk7: 22848a 2345882i bk8: 22576a 2340734i bk9: 22576a 2347786i bk10: 23256a 2337422i bk11: 23256a 2347931i bk12: 24608a 2321706i bk13: 24608a 2326545i bk14: 25436a 2305221i bk15: 25436a 2311851i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.40726
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents
MSHR: tag=0xc01eee80, atomic=0 1 entries : 0x7fe0b910fc00 :  mf: uid=21851339, sid15:w11, part=10, addr=0xc01eee80, load , size=128, unknown  status = IN_PARTITION_DRAM (8927924), 

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2552813 n_nop=1940303 n_act=17887 n_pre=17871 n_req=144188 n_rd=389616 n_write=187136 bw_util=0.4519
n_activity=1958903 dram_eff=0.5889
bk0: 26112a 2304521i bk1: 26112a 2313525i bk2: 25500a 2311610i bk3: 25500a 2316434i bk4: 24336a 2329131i bk5: 24336a 2333020i bk6: 22848a 2338077i bk7: 22848a 2343167i bk8: 22576a 2340966i bk9: 22576a 2350281i bk10: 22980a 2338323i bk11: 22980a 2348734i bk12: 25020a 2312937i bk13: 25020a 2320757i bk14: 25436a 2308675i bk15: 25436a 2311959i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.42427

========= L2 cache stats =========
L2_cache_bank[0]: Access = 71898, Miss = 48668, Miss_rate = 0.677, Pending_hits = 339, Reservation_fails = 0
L2_cache_bank[1]: Access = 71836, Miss = 48666, Miss_rate = 0.677, Pending_hits = 1518, Reservation_fails = 1
L2_cache_bank[2]: Access = 71870, Miss = 48684, Miss_rate = 0.677, Pending_hits = 282, Reservation_fails = 4
L2_cache_bank[3]: Access = 71876, Miss = 48683, Miss_rate = 0.677, Pending_hits = 1514, Reservation_fails = 0
L2_cache_bank[4]: Access = 71910, Miss = 48700, Miss_rate = 0.677, Pending_hits = 306, Reservation_fails = 0
L2_cache_bank[5]: Access = 71893, Miss = 48700, Miss_rate = 0.677, Pending_hits = 1511, Reservation_fails = 4
L2_cache_bank[6]: Access = 71825, Miss = 48684, Miss_rate = 0.678, Pending_hits = 292, Reservation_fails = 0
L2_cache_bank[7]: Access = 71825, Miss = 48684, Miss_rate = 0.678, Pending_hits = 1516, Reservation_fails = 0
L2_cache_bank[8]: Access = 71921, Miss = 48702, Miss_rate = 0.677, Pending_hits = 320, Reservation_fails = 1
L2_cache_bank[9]: Access = 71938, Miss = 48702, Miss_rate = 0.677, Pending_hits = 1542, Reservation_fails = 0
L2_cache_bank[10]: Access = 71904, Miss = 48684, Miss_rate = 0.677, Pending_hits = 322, Reservation_fails = 0
L2_cache_bank[11]: Access = 71870, Miss = 48685, Miss_rate = 0.677, Pending_hits = 1535, Reservation_fails = 0
L2_cache_bank[12]: Access = 71836, Miss = 48668, Miss_rate = 0.677, Pending_hits = 305, Reservation_fails = 2
L2_cache_bank[13]: Access = 71870, Miss = 48667, Miss_rate = 0.677, Pending_hits = 1517, Reservation_fails = 0
L2_cache_bank[14]: Access = 71972, Miss = 48702, Miss_rate = 0.677, Pending_hits = 315, Reservation_fails = 0
L2_cache_bank[15]: Access = 71972, Miss = 48702, Miss_rate = 0.677, Pending_hits = 1549, Reservation_fails = 0
L2_cache_bank[16]: Access = 71887, Miss = 48667, Miss_rate = 0.677, Pending_hits = 319, Reservation_fails = 0
L2_cache_bank[17]: Access = 71853, Miss = 48666, Miss_rate = 0.677, Pending_hits = 1516, Reservation_fails = 0
L2_cache_bank[18]: Access = 71853, Miss = 48667, Miss_rate = 0.677, Pending_hits = 294, Reservation_fails = 0
L2_cache_bank[19]: Access = 71887, Miss = 48667, Miss_rate = 0.677, Pending_hits = 1493, Reservation_fails = 0
L2_cache_bank[20]: Access = 71972, Miss = 48702, Miss_rate = 0.677, Pending_hits = 303, Reservation_fails = 2
L2_cache_bank[21]: Access = 71972, Miss = 48702, Miss_rate = 0.677, Pending_hits = 1513, Reservation_fails = 0
L2_total_cache_accesses = 1581640
L2_total_cache_misses = 1071052
L2_total_cache_miss_rate = 0.6772
L2_total_cache_pending_hits = 20121
L2_total_cache_reservation_fails = 14
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 490374
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 19728
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 556954
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 514080
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 14
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 93
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 366
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1067056
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 514080
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.041
L2_cache_fill_port_util = 0.142

icnt_total_pkts_mem_to_simt=5080704
icnt_total_pkts_simt_to_mem=3637960
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.5202
	minimum = 6
	maximum = 44
Network latency average = 8.39445
	minimum = 6
	maximum = 44
Slowest packet = 3117117
Flit latency average = 6.86087
	minimum = 6
	maximum = 40
Slowest flit = 8591478
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0235642
	minimum = 0.0186471 (at node 0)
	maximum = 0.0279706 (at node 15)
Accepted packet rate average = 0.0235642
	minimum = 0.0186471 (at node 0)
	maximum = 0.0279706 (at node 15)
Injected flit rate average = 0.0649465
	minimum = 0.0429693 (at node 0)
	maximum = 0.0860907 (at node 42)
Accepted flit rate average= 0.0649465
	minimum = 0.0597922 (at node 0)
	maximum = 0.0896884 (at node 15)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.91932 (34 samples)
	minimum = 6 (34 samples)
	maximum = 99.0882 (34 samples)
Network latency average = 8.65652 (34 samples)
	minimum = 6 (34 samples)
	maximum = 84.2059 (34 samples)
Flit latency average = 7.18314 (34 samples)
	minimum = 6 (34 samples)
	maximum = 80.6765 (34 samples)
Fragmentation average = 0.0155211 (34 samples)
	minimum = 0 (34 samples)
	maximum = 37.7941 (34 samples)
Injected packet rate average = 0.0232337 (34 samples)
	minimum = 0.018386 (34 samples)
	maximum = 0.027577 (34 samples)
Accepted packet rate average = 0.0232337 (34 samples)
	minimum = 0.018386 (34 samples)
	maximum = 0.027577 (34 samples)
Injected flit rate average = 0.0640364 (34 samples)
	minimum = 0.0423627 (34 samples)
	maximum = 0.0849127 (34 samples)
Accepted flit rate average = 0.0640364 (34 samples)
	minimum = 0.0589614 (34 samples)
	maximum = 0.0884328 (34 samples)
Injected packet size average = 2.75618 (34 samples)
Accepted packet size average = 2.75618 (34 samples)
Hops average = 1 (34 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 3 min, 59 sec (3839 sec)
gpgpu_simulation_rate = 255499 (inst/sec)
gpgpu_simulation_rate = 2325 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 21 bind to kernel 35 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 35 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 35 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 35 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 35 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 35 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 35 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 35 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 35 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 35 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 35 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 35 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 35 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 35 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 35 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 35 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 35 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 35 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 35 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 35 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 35 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 35 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 35 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 35 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 35 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 35 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 35 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 35 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 35: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 35 
gpu_sim_cycle = 38946
gpu_sim_insn = 28848876
gpu_ipc =     740.7404
gpu_tot_sim_cycle = 9189026
gpu_tot_sim_insn = 1009710660
gpu_tot_ipc =     109.8822
gpu_tot_issued_cta = 2240
max_total_param_size = 0
gpu_stall_dramfull = 63666
gpu_stall_icnt2sh    = 20456
partiton_reqs_in_parallel = 856812
partiton_reqs_in_parallel_total    = 30182594
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       3.3779
partiton_reqs_in_parallel_util = 856812
partiton_reqs_in_parallel_util_total    = 30182594
gpu_sim_cycle_parition_util = 38946
gpu_tot_sim_cycle_parition_util    = 1373887
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9696
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 1581640
L2_BW  =     113.1781 GB/Sec
L2_BW_total  =      16.7942 GB/Sec
gpu_total_sim_rate=257382

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 20272980
	L1I_total_cache_misses = 3568
	L1I_total_cache_miss_rate = 0.0002
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 62720
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0260
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 61088
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 20269412
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3568
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 62720
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 20272980
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
168944, 162359, 162639, 168560, 168974, 162406, 162666, 168522, 48367, 46396, 46577, 30116, 
gpgpu_n_tot_thrd_icount = 1166179840
gpgpu_n_tot_w_icount = 36443120
gpgpu_n_stall_shd_mem = 133674
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1098440
gpgpu_n_mem_write_global = 529200
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 26817280
gpgpu_n_store_insn = 16669800
gpgpu_n_shmem_insn = 110435080
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2007040
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 17566
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 114664
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1057331	W0_Idle:666749	W0_Scoreboard:42075250	W1:2116800	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:14286300	W32:20040020
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 8787520 {8:1098440,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 71971200 {136:529200,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 123986240 {40:264600,136:833840,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 4233600 {8:529200,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 1746 
maxdqlatency = 0 
maxmflatency = 12576 
averagemflatency = 266 
max_icnt2mem_latency = 11626 
max_icnt2sh_latency = 9189025 
mrq_lat_table:719955 	113892 	79305 	173480 	214272 	170213 	101284 	46244 	9562 	3481 	68 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1033996 	578686 	3064 	2414 	2885 	3725 	2898 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	51 	1458811 	68680 	824 	147 	87085 	213 	576 	1316 	2378 	2522 	3488 	2053 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	921838 	173861 	2769 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	7084 	11629 	29006 	58121 	123571 	248278 	51511 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2526 	220 	5 	11 	6 	7 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:     12320     12386     13222     13102     13189     13282     11480     11902     12744     13235     12216     12126     11552     11961     12361     12752 
dram[1]:     12329     12238     13207     13104     13222     13223     11320     11987     12744     13234     12145     12048     11736     12172     12299     12647 
dram[2]:     12322     12755     13210     12862     13152     13248     11411     12026     12744     13224     12143     12020     11647     11907     12390     12756 
dram[3]:     12384     12629     13224     12937     13154     13147     11292     11892     12745     13222     12142     12380     11597     11992     12302     12687 
dram[4]:     12353     12654     13141     12728     13168     13178     11373     11999     12746     13226     12230     12553     11601     11939     12434     12738 
dram[5]:     12343     12599     13205     13151     13193     13144     11261     11908     12745     13231     12225     12479     11524     12031     12315     12713 
dram[6]:     12483     12729     13083     12941     13213     13238     11161     11967     12744     13229     12219     12589     11713     11620     12364     12652 
dram[7]:     12414     12646     13281     13262     13202     13083     11294     11820     12749     13236     12315     12206     11629     11544     12371     12764 
dram[8]:     12474     12822     13058     13095     13202     13322     11317     11918     12748     13230     12154     12181     11642     11607     12297     12614 
dram[9]:     12338     12653     13078     13135     13177     13270     11422     11877     12744     13238     12040     11964     11563     11511     12413     12672 
dram[10]:     12447     12821     13095     13122     13289     13408     11110     12030     12744     13233     12239     12259     11716     12212     12337     12447 
average row accesses per activate:
dram[0]:  8.553726  8.184079  8.782063  8.813682  7.662521  7.618302  8.303624  8.255112  8.583581  8.312261  8.028811  7.991674  9.257281  9.167308  7.840190  7.928000 
dram[1]:  8.867026  8.788068  7.610802  7.796583  7.183131  7.091523  9.451505  9.048026  8.827060  8.782389  7.599649  7.455642  8.637681  8.521894  8.244593  7.808511 
dram[2]:  9.000000  8.704663  8.930102  9.082464  7.327907  7.232594  8.623601  8.206196  8.846075  8.264762  8.104869  7.977880  9.047439  8.805171  7.378317  7.203553 
dram[3]:  8.881058  8.637532  8.238177  8.017573  7.455047  7.243678  9.265574  8.933615  8.336215  8.035185  7.504787  7.544182  8.700730  8.416594  7.918633  7.268111 
dram[4]:  9.016100  8.920354  8.912559  8.456310  7.423200  7.099464  8.443149  8.345821  8.549754  7.990792  8.396300  8.251675  8.590090  8.356705  7.616589  7.146843 
dram[5]:  8.370653  8.162945  8.108894  8.002461  7.593290  7.312057  9.311897  9.116474  7.853394  8.140713  7.817770  7.652174  9.168269  8.836886  7.725397  7.385432 
dram[6]:  9.224299  8.641856  8.686554  8.780378  7.344172  7.195804  8.766902  8.610505  8.882293  8.491194  8.220210  8.188984  7.862563  7.842725  7.609028  7.399554 
dram[7]:  8.370653  8.004055  8.331341  8.164017  8.011246  7.498785  9.392432  9.272145  7.341359  7.223350  8.104588  7.965735  9.286853  9.150147  7.534091  7.377596 
dram[8]:  8.538062  8.377759  8.687445  8.641275  7.167706  7.162120  9.059437  8.874362  8.563691  8.257254  8.038217  8.112029  8.178947  8.058773  7.981541  7.591603 
dram[9]:  8.076923  7.949527  8.359898  8.123231  7.935233  7.702431  8.731658  8.696696  7.548187  7.554867  8.527027  8.232991  9.087719  8.787936  7.419970  7.454058 
dram[10]:  9.081081  8.888889  8.345594  8.345594  7.340256  7.096525  9.515882  9.433225  8.460853  8.099621  7.967919  7.838593  8.039629  7.912863  7.927525  7.800481 
average row locality = 1631756/199715 = 8.170423
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      6616      6615      6576      6576      6291      6291      5783      5783      5878      5878      5873      5873      6447      6446      6635      6635 
dram[1]:      6614      6614      6471      6471      6398      6398      5783      5783      5877      5877      5890      5890      6448      6448      6635      6634 
dram[2]:      6720      6720      6471      6471      6398      6398      5782      5782      5878      5878      5890      5890      6448      6448      6545      6545 
dram[3]:      6720      6720      6470      6470      6398      6398      5783      5783      5878      5878      5874      5874      6448      6448      6545      6545 
dram[4]:      6720      6720      6470      6470      6311      6311      5888      5888      5878      5878      5874      5874      6447      6447      6547      6547 
dram[5]:      6614      6614      6557      6557      6311      6311      5888      5888      5878      5878      5874      5875      6447      6447      6547      6547 
dram[6]:      6615      6614      6557      6557      6293      6293      5888      5888      5878      5878      5874      5874      6342      6342      6653      6653 
dram[7]:      6614      6614      6558      6558      6293      6293      5888      5888      5808      5808      5980      5980      6341      6341      6653      6653 
dram[8]:      6615      6614      6558      6558      6256      6256      5888      5888      5808      5808      5980      5980      6341      6341      6653      6653 
dram[9]:      6720      6720      6558      6558      6256      6256      5888      5888      5807      5807      5980      5980      6341      6341      6548      6548 
dram[10]:      6720      6720      6558      6558      6257      6257      5888      5888      5807      5807      5909      5909      6447      6447      6548      6548 
total reads: 1102556
bank skew: 6720/5782 = 1.16
chip skew: 100270/100196 = 1.00
number of total write accesses:
dram[0]:      3255      3255      3216      3216      2950      2950      2695      2695      2800      2800      2766      2766      3088      3088      3275      3275 
dram[1]:      3255      3255      3111      3111      3055      3055      2695      2695      2800      2800      2766      2766      3088      3088      3275      3275 
dram[2]:      3360      3360      3111      3111      3055      3055      2695      2695      2800      2800      2766      2766      3088      3088      3187      3187 
dram[3]:      3360      3360      3111      3111      3055      3055      2695      2695      2800      2800      2749      2749      3088      3088      3187      3187 
dram[4]:      3360      3360      3111      3111      2968      2968      2800      2800      2800      2800      2749      2749      3088      3088      3187      3187 
dram[5]:      3255      3255      3198      3198      2968      2968      2800      2800      2800      2800      2749      2749      3088      3088      3187      3187 
dram[6]:      3255      3255      3198      3198      2968      2968      2800      2800      2800      2800      2749      2749      2983      2983      3292      3292 
dram[7]:      3255      3255      3198      3198      2968      2968      2800      2800      2730      2730      2854      2854      2983      2983      3292      3292 
dram[8]:      3255      3255      3198      3198      2933      2933      2800      2800      2730      2730      2854      2854      2983      2983      3292      3292 
dram[9]:      3360      3360      3198      3198      2933      2933      2800      2800      2730      2730      2854      2854      2983      2983      3187      3187 
dram[10]:      3360      3360      3198      3198      2933      2933      2800      2800      2730      2730      2784      2784      3088      3088      3187      3187 
total reads: 529200
bank skew: 3360/2695 = 1.25
chip skew: 48160/48090 = 1.00
average mf latency per bank:
dram[0]:        272       250       274       251       279       252       269       250       272       249       292       258       290       261       274       254
dram[1]:        270       249       275       250       280       252       268       251       273       248       292       258       290       260       272       254
dram[2]:        271       251       274       252       278       251       270       251       271       248       290       258       290       260       272       252
dram[3]:        271       251       276       251       279       252       267       252       274       249       292       259       291       260       270       253
dram[4]:        270       250       275       252       278       251       269       251       273       248       292       260       290       260       273       251
dram[5]:        269       249       275       252       280       253       268       250       273       249       293       258       291       260       271       252
dram[6]:        268       249       275       252       279       251       268       250       271       248       293       260       290       261       272       253
dram[7]:        270       250       274       250       279       253       268       250       271       245       293       259       289       262       271       252
dram[8]:        267       249       278       253       280       251       269       250       270       247       292       259       291       262       272       253
dram[9]:        269       250       277       251       279       252       268       249       271       245       291       258       290       262       273       252
dram[10]:        270       249       276       253       280       251       268       250       271       247       295       258       290       261       272       254
maximum mf latency per bank:
dram[0]:      11357     11071     10898     10728     10527     10192      9611      9523      9784      9442     12391     11982     12459     12069     11706     11388
dram[1]:      11359     10741     11096     10859     10363     10101      9818      9490      9978      9657     12370     11880     12502     12026     11745     11446
dram[2]:      11270     10946     10744     10533     10665     10301      9641      9456      9700      9469     12409     11999     12474     12074     11639     11346
dram[3]:      11916     11351     11179     10947     10236     10123      9840      9429     10061      9724     12354     11883     12387     11909     11657     11360
dram[4]:      11328     11216     10802     10317     10672     10184      9732      9435      9823      9386     12365     11953     12576     12107     11547     11249
dram[5]:      11698     11378     11251     10994     10191      9851      9623      9396     10030      9635     12372     11971     12540     11949     11533     11359
dram[6]:      10939     10646     11186     10838     10538     10078      9580      9364      9717      9295     12457     12047     12327     11837     11636     11229
dram[7]:      11689     11219     11209     11003      9999      9710      9640      9384      9584      9456     12446     12028     12091     11620     11708     11310
dram[8]:      11074     10497     10984     10759     10702     10241      9661      9329      9400      8914     12496     12103     12215     11831     11540     11213
dram[9]:      11178     10787     10937     10568     10599     10236      9752      9396      9764      9346     12429     11956     12090     11605     11662     11458
dram[10]:      11196     10921     11179     10845     10574     10242      9946      9626      9395      8925     12435     11953     12503     11873     11812     11321
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2625129 n_nop=1996301 n_act=17850 n_pre=17834 n_req=148286 n_rd=400784 n_write=192360 bw_util=0.4519
n_activity=2011930 dram_eff=0.5896
bk0: 26464a 2374447i bk1: 26460a 2386068i bk2: 26304a 2377670i bk3: 26304a 2387916i bk4: 25164a 2395421i bk5: 25164a 2398633i bk6: 23132a 2409263i bk7: 23132a 2417603i bk8: 23512a 2407502i bk9: 23512a 2410351i bk10: 23492a 2408429i bk11: 23492a 2416193i bk12: 25788a 2383480i bk13: 25784a 2390544i bk14: 26540a 2366603i bk15: 26540a 2372451i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.44991
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents
MSHR: tag=0xc03ee880, atomic=0 1 entries : 0x7fe0ed861b70 :  mf: uid=22493984, sid23:w08, part=1, addr=0xc03ee880, load , size=128, unknown  status = IN_PARTITION_DRAM (9189025), 

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2625129 n_nop=1995518 n_act=18172 n_pre=18156 n_req=148321 n_rd=400923 n_write=192360 bw_util=0.452
n_activity=2016553 dram_eff=0.5884
bk0: 26456a 2372482i bk1: 26456a 2385959i bk2: 25884a 2378316i bk3: 25883a 2387588i bk4: 25592a 2386839i bk5: 25592a 2393057i bk6: 23132a 2408622i bk7: 23132a 2415735i bk8: 23508a 2407925i bk9: 23508a 2414847i bk10: 23560a 2408413i bk11: 23560a 2415045i bk12: 25792a 2381704i bk13: 25792a 2389629i bk14: 26540a 2366931i bk15: 26536a 2371697i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.42728
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2625129 n_nop=1995573 n_act=18010 n_pre=17994 n_req=148388 n_rd=401056 n_write=192496 bw_util=0.4522
n_activity=2009865 dram_eff=0.5906
bk0: 26880a 2366832i bk1: 26880a 2379383i bk2: 25884a 2378236i bk3: 25884a 2391505i bk4: 25592a 2389877i bk5: 25592a 2390713i bk6: 23128a 2407310i bk7: 23128a 2417493i bk8: 23512a 2407260i bk9: 23512a 2411951i bk10: 23560a 2407487i bk11: 23560a 2416525i bk12: 25792a 2381805i bk13: 25792a 2393447i bk14: 26180a 2369009i bk15: 26180a 2371969i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.41427
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2625129 n_nop=1995243 n_act=18307 n_pre=18291 n_req=148322 n_rd=400928 n_write=192360 bw_util=0.452
n_activity=2009573 dram_eff=0.5905
bk0: 26880a 2367699i bk1: 26880a 2379226i bk2: 25880a 2378848i bk3: 25880a 2387630i bk4: 25592a 2387691i bk5: 25592a 2392953i bk6: 23132a 2407800i bk7: 23132a 2413771i bk8: 23512a 2404545i bk9: 23512a 2410890i bk10: 23496a 2410336i bk11: 23496a 2417638i bk12: 25792a 2379829i bk13: 25792a 2384363i bk14: 26180a 2369456i bk15: 26180a 2375763i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.43365
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2625129 n_nop=1995267 n_act=18147 n_pre=18131 n_req=148396 n_rd=401080 n_write=192504 bw_util=0.4522
n_activity=2014901 dram_eff=0.5892
bk0: 26880a 2368144i bk1: 26880a 2379707i bk2: 25880a 2380740i bk3: 25880a 2389552i bk4: 25244a 2390627i bk5: 25244a 2396019i bk6: 23552a 2400796i bk7: 23552a 2408836i bk8: 23512a 2405554i bk9: 23512a 2411312i bk10: 23496a 2411183i bk11: 23496a 2419293i bk12: 25788a 2380670i bk13: 25788a 2391254i bk14: 26188a 2372121i bk15: 26188a 2376698i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.41227
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2625129 n_nop=1995283 n_act=18285 n_pre=18269 n_req=148323 n_rd=400932 n_write=192360 bw_util=0.452
n_activity=2011718 dram_eff=0.5898
bk0: 26456a 2371996i bk1: 26456a 2382835i bk2: 26228a 2379465i bk3: 26228a 2382924i bk4: 25244a 2392906i bk5: 25244a 2396597i bk6: 23552a 2404602i bk7: 23552a 2412898i bk8: 23512a 2402655i bk9: 23512a 2408309i bk10: 23496a 2411313i bk11: 23500a 2416220i bk12: 25788a 2382450i bk13: 25788a 2389142i bk14: 26188a 2374214i bk15: 26188a 2379003i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.4341
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2625129 n_nop=1995747 n_act=18121 n_pre=18105 n_req=148289 n_rd=400796 n_write=192360 bw_util=0.4519
n_activity=2008462 dram_eff=0.5907
bk0: 26460a 2371349i bk1: 26456a 2383456i bk2: 26228a 2375739i bk3: 26228a 2386093i bk4: 25172a 2392817i bk5: 25172a 2399644i bk6: 23552a 2404762i bk7: 23552a 2413148i bk8: 23512a 2405214i bk9: 23512a 2410463i bk10: 23496a 2407705i bk11: 23496a 2415812i bk12: 25368a 2384165i bk13: 25368a 2394321i bk14: 26612a 2364240i bk15: 26612a 2368446i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.43066
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2625129 n_nop=1994893 n_act=18266 n_pre=18250 n_req=148430 n_rd=401080 n_write=192640 bw_util=0.4523
n_activity=2011614 dram_eff=0.5903
bk0: 26456a 2372804i bk1: 26456a 2384395i bk2: 26232a 2376899i bk3: 26232a 2388062i bk4: 25172a 2394561i bk5: 25172a 2396920i bk6: 23552a 2403673i bk7: 23552a 2413554i bk8: 23232a 2405166i bk9: 23232a 2412098i bk10: 23920a 2403953i bk11: 23920a 2410689i bk12: 25364a 2388382i bk13: 25364a 2394484i bk14: 26612a 2367115i bk15: 26612a 2370475i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.41622
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2625129 n_nop=1995675 n_act=18161 n_pre=18145 n_req=148287 n_rd=400788 n_write=192360 bw_util=0.4519
n_activity=2010681 dram_eff=0.59
bk0: 26460a 2374245i bk1: 26456a 2386167i bk2: 26232a 2379996i bk3: 26232a 2386832i bk4: 25024a 2396138i bk5: 25024a 2399520i bk6: 23552a 2402644i bk7: 23552a 2409341i bk8: 23232a 2408390i bk9: 23232a 2413615i bk10: 23920a 2403164i bk11: 23920a 2408803i bk12: 25364a 2381507i bk13: 25364a 2393196i bk14: 26612a 2365359i bk15: 26612a 2370997i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.4323
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2625129 n_nop=1995393 n_act=18304 n_pre=18288 n_req=148286 n_rd=400784 n_write=192360 bw_util=0.4519
n_activity=2010596 dram_eff=0.59
bk0: 26880a 2366974i bk1: 26880a 2377385i bk2: 26232a 2376951i bk3: 26232a 2385454i bk4: 25024a 2398530i bk5: 25024a 2402165i bk6: 23552a 2401578i bk7: 23552a 2412608i bk8: 23228a 2407362i bk9: 23228a 2414726i bk10: 23920a 2404129i bk11: 23920a 2414611i bk12: 25364a 2387886i bk13: 25364a 2392241i bk14: 26192a 2370734i bk15: 26192a 2377737i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.39784
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2625129 n_nop=1995247 n_act=18093 n_pre=18077 n_req=148428 n_rd=401072 n_write=192640 bw_util=0.4523
n_activity=2015159 dram_eff=0.5892
bk0: 26880a 2370199i bk1: 26880a 2379580i bk2: 26232a 2377929i bk3: 26232a 2382909i bk4: 25028a 2396201i bk5: 25028a 2399684i bk6: 23552a 2404714i bk7: 23552a 2409842i bk8: 23228a 2407407i bk9: 23228a 2416967i bk10: 23636a 2405069i bk11: 23636a 2415740i bk12: 25788a 2378514i bk13: 25788a 2386959i bk14: 26192a 2374248i bk15: 26192a 2377496i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.41438

========= L2 cache stats =========
L2_cache_bank[0]: Access = 74011, Miss = 50099, Miss_rate = 0.677, Pending_hits = 342, Reservation_fails = 0
L2_cache_bank[1]: Access = 73948, Miss = 50097, Miss_rate = 0.677, Pending_hits = 1522, Reservation_fails = 1
L2_cache_bank[2]: Access = 73983, Miss = 50116, Miss_rate = 0.677, Pending_hits = 284, Reservation_fails = 4
L2_cache_bank[3]: Access = 73990, Miss = 50115, Miss_rate = 0.677, Pending_hits = 1516, Reservation_fails = 0
L2_cache_bank[4]: Access = 74025, Miss = 50132, Miss_rate = 0.677, Pending_hits = 309, Reservation_fails = 0
L2_cache_bank[5]: Access = 74008, Miss = 50132, Miss_rate = 0.677, Pending_hits = 1515, Reservation_fails = 4
L2_cache_bank[6]: Access = 73938, Miss = 50116, Miss_rate = 0.678, Pending_hits = 294, Reservation_fails = 0
L2_cache_bank[7]: Access = 73937, Miss = 50116, Miss_rate = 0.678, Pending_hits = 1518, Reservation_fails = 0
L2_cache_bank[8]: Access = 74035, Miss = 50135, Miss_rate = 0.677, Pending_hits = 322, Reservation_fails = 1
L2_cache_bank[9]: Access = 74053, Miss = 50135, Miss_rate = 0.677, Pending_hits = 1544, Reservation_fails = 0
L2_cache_bank[10]: Access = 74018, Miss = 50116, Miss_rate = 0.677, Pending_hits = 325, Reservation_fails = 0
L2_cache_bank[11]: Access = 73983, Miss = 50117, Miss_rate = 0.677, Pending_hits = 1539, Reservation_fails = 0
L2_cache_bank[12]: Access = 73948, Miss = 50100, Miss_rate = 0.678, Pending_hits = 308, Reservation_fails = 2
L2_cache_bank[13]: Access = 73983, Miss = 50099, Miss_rate = 0.677, Pending_hits = 1520, Reservation_fails = 0
L2_cache_bank[14]: Access = 74088, Miss = 50135, Miss_rate = 0.677, Pending_hits = 318, Reservation_fails = 0
L2_cache_bank[15]: Access = 74088, Miss = 50135, Miss_rate = 0.677, Pending_hits = 1552, Reservation_fails = 0
L2_cache_bank[16]: Access = 74001, Miss = 50099, Miss_rate = 0.677, Pending_hits = 322, Reservation_fails = 0
L2_cache_bank[17]: Access = 73966, Miss = 50098, Miss_rate = 0.677, Pending_hits = 1519, Reservation_fails = 0
L2_cache_bank[18]: Access = 73965, Miss = 50098, Miss_rate = 0.677, Pending_hits = 296, Reservation_fails = 0
L2_cache_bank[19]: Access = 74000, Miss = 50098, Miss_rate = 0.677, Pending_hits = 1495, Reservation_fails = 0
L2_cache_bank[20]: Access = 74088, Miss = 50134, Miss_rate = 0.677, Pending_hits = 306, Reservation_fails = 2
L2_cache_bank[21]: Access = 74088, Miss = 50134, Miss_rate = 0.677, Pending_hits = 1516, Reservation_fails = 0
L2_total_cache_accesses = 1628144
L2_total_cache_misses = 1102556
L2_total_cache_miss_rate = 0.6772
L2_total_cache_pending_hits = 20182
L2_total_cache_reservation_fails = 14
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 505313
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 19789
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 573338
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 529200
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 14
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 93
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 366
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1098440
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 529200
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.041
L2_cache_fill_port_util = 0.142

icnt_total_pkts_mem_to_simt=5230064
icnt_total_pkts_simt_to_mem=3744944
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.61533
	minimum = 6
	maximum = 48
Network latency average = 8.48354
	minimum = 6
	maximum = 43
Slowest packet = 3164172
Flit latency average = 6.96678
	minimum = 6
	maximum = 40
Slowest flit = 8805309
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0238819
	minimum = 0.0188984 (at node 1)
	maximum = 0.0283477 (at node 23)
Accepted packet rate average = 0.0238819
	minimum = 0.0188984 (at node 1)
	maximum = 0.0283477 (at node 23)
Injected flit rate average = 0.0658221
	minimum = 0.0435486 (at node 1)
	maximum = 0.0872513 (at node 42)
Accepted flit rate average= 0.0658221
	minimum = 0.0605983 (at node 1)
	maximum = 0.0908974 (at node 23)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.91063 (35 samples)
	minimum = 6 (35 samples)
	maximum = 97.6286 (35 samples)
Network latency average = 8.65158 (35 samples)
	minimum = 6 (35 samples)
	maximum = 83.0286 (35 samples)
Flit latency average = 7.17696 (35 samples)
	minimum = 6 (35 samples)
	maximum = 79.5143 (35 samples)
Fragmentation average = 0.0150777 (35 samples)
	minimum = 0 (35 samples)
	maximum = 36.7143 (35 samples)
Injected packet rate average = 0.0232522 (35 samples)
	minimum = 0.0184006 (35 samples)
	maximum = 0.0275991 (35 samples)
Accepted packet rate average = 0.0232522 (35 samples)
	minimum = 0.0184006 (35 samples)
	maximum = 0.0275991 (35 samples)
Injected flit rate average = 0.0640874 (35 samples)
	minimum = 0.0423966 (35 samples)
	maximum = 0.0849795 (35 samples)
Accepted flit rate average = 0.0640874 (35 samples)
	minimum = 0.0590082 (35 samples)
	maximum = 0.0885032 (35 samples)
Injected packet size average = 2.75618 (35 samples)
Accepted packet size average = 2.75618 (35 samples)
Hops average = 1 (35 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 5 min, 23 sec (3923 sec)
gpgpu_simulation_rate = 257382 (inst/sec)
gpgpu_simulation_rate = 2342 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 36 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 36 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 36 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 36 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 36 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 36 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 36 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 36 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 36 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 36 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 36 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 36 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 36 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 36 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 36 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 36 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 36 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 36 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 36 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 36 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 36 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 36 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 36 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 36 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 36 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 36 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 36 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 36 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 36: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 36 
gpu_sim_cycle = 39191
gpu_sim_insn = 28848876
gpu_ipc =     736.1097
gpu_tot_sim_cycle = 9450367
gpu_tot_sim_insn = 1038559536
gpu_tot_ipc =     109.8962
gpu_tot_issued_cta = 2304
max_total_param_size = 0
gpu_stall_dramfull = 63666
gpu_stall_icnt2sh    = 20868
partiton_reqs_in_parallel = 862202
partiton_reqs_in_parallel_total    = 31039406
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       3.3757
partiton_reqs_in_parallel_util = 862202
partiton_reqs_in_parallel_util_total    = 31039406
gpu_sim_cycle_parition_util = 39191
gpu_tot_sim_cycle_parition_util    = 1412833
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9704
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 1628144
L2_BW  =     112.4706 GB/Sec
L2_BW_total  =      16.7962 GB/Sec
gpu_total_sim_rate=259251

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 20852208
	L1I_total_cache_misses = 3568
	L1I_total_cache_miss_rate = 0.0002
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 64512
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0253
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 62880
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 20848640
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3568
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 64512
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 20852208
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
173771, 167005, 167286, 173376, 173801, 167042, 167313, 173337, 48367, 46396, 46577, 30116, 
gpgpu_n_tot_thrd_icount = 1199499264
gpgpu_n_tot_w_icount = 37484352
gpgpu_n_stall_shd_mem = 133714
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1129824
gpgpu_n_mem_write_global = 544320
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 27583488
gpgpu_n_store_insn = 17146080
gpgpu_n_shmem_insn = 113590368
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2064384
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 17606
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 114664
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1087094	W0_Idle:681893	W0_Scoreboard:43214378	W1:2177280	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:14694480	W32:20612592
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 9038592 {8:1129824,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 74027520 {136:544320,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 127528704 {40:272160,136:857664,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 4354560 {8:544320,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 1746 
maxdqlatency = 0 
maxmflatency = 12576 
averagemflatency = 265 
max_icnt2mem_latency = 11626 
max_icnt2sh_latency = 9450366 
mrq_lat_table:739059 	116377 	81393 	179062 	221278 	175649 	104460 	47963 	9590 	3481 	68 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1062693 	596475 	3082 	2414 	2885 	3725 	2898 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	52 	1503036 	70947 	835 	147 	87085 	213 	576 	1316 	2378 	2522 	3488 	2053 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	948368 	178664 	2820 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	7084 	11629 	29006 	58121 	123571 	248278 	66631 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2602 	222 	5 	11 	6 	7 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:     12320     12386     13222     13102     13189     13282     11480     11902     12744     13235     12216     12126     11552     11961     12361     12752 
dram[1]:     12329     12238     13207     13104     13222     13223     11320     11987     12744     13234     12145     12048     11736     12172     12299     12647 
dram[2]:     12322     12755     13210     12862     13152     13248     11411     12026     12744     13224     12143     12020     11647     11907     12390     12756 
dram[3]:     12384     12629     13224     12937     13154     13147     11292     11892     12745     13222     12142     12380     11597     11992     12302     12687 
dram[4]:     12353     12654     13141     12728     13168     13178     11373     11999     12746     13226     12230     12553     11601     11939     12434     12738 
dram[5]:     12343     12599     13205     13151     13193     13144     11261     11908     12745     13231     12225     12479     11524     12031     12315     12713 
dram[6]:     12483     12729     13083     12941     13213     13238     11161     11967     12744     13229     12219     12589     11713     11620     12364     12652 
dram[7]:     12414     12646     13281     13262     13202     13083     11294     11820     12749     13236     12315     12206     11629     11544     12371     12764 
dram[8]:     12474     12822     13058     13095     13202     13322     11317     11918     12748     13230     12154     12181     11642     11607     12297     12614 
dram[9]:     12338     12653     13078     13135     13177     13270     11422     11877     12744     13238     12040     11964     11563     11511     12413     12672 
dram[10]:     12447     12821     13095     13122     13289     13408     11110     12030     12744     13233     12239     12259     11716     12212     12337     12447 
average row accesses per activate:
dram[0]:  8.474958  8.095694  8.652361  8.652361  7.567567  7.501970  8.134454  8.104186  8.462560  8.175824  7.917186  7.868142  9.124884  8.973419  7.718182  7.812883 
dram[1]:  8.803989  8.728289  7.478393  7.652444  7.087336  6.980645  9.277955  8.880733  8.777778  8.734834  7.498316  7.349835  8.522193  8.354949  8.150400  7.688302 
dram[2]:  8.846416  8.568595  8.783615  8.894500  7.245536  7.102845  8.515152  8.133520  8.727273  8.145986  8.032462  7.883186  8.958829  8.696270  7.266521  7.081387 
dram[3]:  8.734625  8.491401  8.131080  7.960452  7.332831  7.123629  9.103448  8.755779  8.213431  7.928952  7.369601  7.369601  8.551965  8.256324  7.847843  7.162491 
dram[4]:  8.907216  8.831346  8.736050  8.337278  7.285061  6.991953  8.289694  8.198347  8.414703  7.886926  8.323640  8.170350  8.433248  8.213926  7.513514  7.057828 
dram[5]:  8.232765  8.062748  7.964314  7.876863  7.490596  7.181067  9.175745  8.972864  7.729870  8.000000  7.756119  7.597603  9.023963  8.679964  7.651376  7.305110 
dram[6]:  9.113106  8.487458  8.591104  8.695238  7.166792  7.060696  8.642788  8.446547  8.796059  8.422642  8.155331  8.125458  7.728006  7.709340  7.479883  7.303571 
dram[7]:  8.246141  7.875097  8.212592  8.003187  7.857496  7.366023  9.271028  9.119510  7.217749  7.106796  8.008811  7.890625  9.161722  8.964419  7.485359  7.303571 
dram[8]:  8.431893  8.252846  8.562660  8.490279  7.063433  7.016308  8.919081  8.727273  8.486957  8.148423  7.931937  7.987698  8.079325  7.938640  7.865385  7.463504 
dram[9]:  7.963134  7.830816  8.226045  7.965107  7.835265  7.541832  8.559923  8.527221  7.463042  7.469388  8.471575  8.189189  8.939309  8.609713  7.348752  7.381269 
dram[10]:  8.984402  8.801358  8.199183  8.185819  7.214939  7.006662  9.368311  9.329154  8.389685  8.014599  7.860281  7.724525  7.889605  7.782989  7.783048  7.687404 
average row locality = 1678380/208451 = 8.051677
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      6805      6804      6768      6768      6478      6478      5940      5940      6048      6048      6047      6047      6623      6622      6822      6822 
dram[1]:      6803      6803      6660      6660      6588      6588      5940      5940      6047      6047      6064      6064      6624      6624      6822      6821 
dram[2]:      6912      6912      6660      6660      6588      6588      5939      5939      6048      6048      6064      6064      6624      6624      6730      6730 
dram[3]:      6912      6912      6659      6659      6588      6588      5940      5940      6048      6048      6047      6047      6624      6624      6730      6730 
dram[4]:      6912      6912      6659      6659      6498      6498      6048      6048      6048      6048      6047      6047      6623      6623      6732      6732 
dram[5]:      6803      6803      6749      6749      6498      6498      6048      6048      6048      6048      6047      6048      6623      6623      6732      6732 
dram[6]:      6804      6803      6749      6749      6479      6479      6048      6048      6048      6048      6047      6047      6515      6515      6841      6841 
dram[7]:      6803      6803      6750      6750      6479      6479      6048      6048      5976      5976      6156      6156      6514      6514      6841      6841 
dram[8]:      6804      6803      6750      6750      6441      6441      6048      6048      5976      5976      6156      6156      6514      6514      6841      6841 
dram[9]:      6912      6912      6750      6750      6441      6441      6048      6048      5976      5976      6156      6156      6514      6514      6733      6733 
dram[10]:      6912      6912      6750      6750      6442      6442      6048      6048      5976      5976      6083      6083      6623      6623      6733      6733 
total reads: 1134060
bank skew: 6912/5939 = 1.16
chip skew: 103134/103059 = 1.00
number of total write accesses:
dram[0]:      3348      3348      3312      3312      3042      3042      2772      2772      2880      2880      2844      2844      3168      3168      3366      3366 
dram[1]:      3348      3348      3204      3204      3150      3150      2772      2772      2880      2880      2844      2844      3168      3168      3366      3366 
dram[2]:      3456      3456      3204      3204      3150      3150      2772      2772      2880      2880      2844      2844      3168      3168      3276      3276 
dram[3]:      3456      3456      3204      3204      3150      3150      2772      2772      2880      2880      2826      2826      3168      3168      3276      3276 
dram[4]:      3456      3456      3204      3204      3060      3060      2880      2880      2880      2880      2826      2826      3168      3168      3276      3276 
dram[5]:      3348      3348      3294      3294      3060      3060      2880      2880      2880      2880      2826      2826      3168      3168      3276      3276 
dram[6]:      3348      3348      3294      3294      3060      3060      2880      2880      2880      2880      2826      2826      3060      3060      3384      3384 
dram[7]:      3348      3348      3294      3294      3060      3060      2880      2880      2808      2808      2934      2934      3060      3060      3384      3384 
dram[8]:      3348      3348      3294      3294      3024      3024      2880      2880      2808      2808      2934      2934      3060      3060      3384      3384 
dram[9]:      3456      3456      3294      3294      3024      3024      2880      2880      2808      2808      2934      2934      3060      3060      3276      3276 
dram[10]:      3456      3456      3294      3294      3024      3024      2880      2880      2808      2808      2862      2862      3168      3168      3276      3276 
total reads: 544320
bank skew: 3456/2772 = 1.25
chip skew: 49536/49464 = 1.00
average mf latency per bank:
dram[0]:        271       250       273       250       277       251       268       249       270       248       290       257       289       260       272       254
dram[1]:        268       249       274       249       278       251       267       251       272       247       290       257       288       259       271       253
dram[2]:        270       250       273       251       276       250       269       250       270       247       288       257       289       259       271       251
dram[3]:        269       250       275       250       277       250       265       251       272       248       290       258       290       259       269       252
dram[4]:        269       249       274       251       276       249       267       250       271       247       290       259       289       260       271       250
dram[5]:        268       249       274       251       278       252       267       250       272       248       291       257       289       259       269       251
dram[6]:        267       249       274       251       277       250       267       249       270       247       291       259       289       260       271       252
dram[7]:        269       249       273       249       277       251       267       249       270       245       291       258       288       261       270       252
dram[8]:        266       248       276       252       278       250       268       249       269       246       290       258       290       261       271       252
dram[9]:        268       250       275       250       277       251       266       248       270       244       290       257       289       262       272       251
dram[10]:        269       248       275       252       278       249       267       249       270       246       293       257       288       260       271       254
maximum mf latency per bank:
dram[0]:      11357     11071     10898     10728     10527     10192      9611      9523      9784      9442     12391     11982     12459     12069     11706     11388
dram[1]:      11359     10741     11096     10859     10363     10101      9818      9490      9978      9657     12370     11880     12502     12026     11745     11446
dram[2]:      11270     10946     10744     10533     10665     10301      9641      9456      9700      9469     12409     11999     12474     12074     11639     11346
dram[3]:      11916     11351     11179     10947     10236     10123      9840      9429     10061      9724     12354     11883     12387     11909     11657     11360
dram[4]:      11328     11216     10802     10317     10672     10184      9732      9435      9823      9386     12365     11953     12576     12107     11547     11249
dram[5]:      11698     11378     11251     10994     10191      9851      9623      9396     10030      9635     12372     11971     12540     11949     11533     11359
dram[6]:      10939     10646     11186     10838     10538     10078      9580      9364      9717      9295     12457     12047     12327     11837     11636     11229
dram[7]:      11689     11219     11209     11003      9999      9710      9640      9384      9584      9456     12446     12028     12091     11620     11708     11310
dram[8]:      11074     10497     10984     10759     10702     10241      9661      9329      9400      8914     12496     12103     12215     11831     11540     11213
dram[9]:      11178     10787     10937     10568     10599     10236      9752      9396      9764      9346     12429     11956     12090     11605     11662     11458
dram[10]:      11196     10921     11179     10845     10574     10242      9946      9626      9395      8925     12435     11953     12503     11873     11812     11321
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2697900 n_nop=2050532 n_act=18644 n_pre=18628 n_req=152524 n_rd=412240 n_write=197856 bw_util=0.4523
n_activity=2071188 dram_eff=0.5891
bk0: 27220a 2440091i bk1: 27216a 2452163i bk2: 27072a 2443029i bk3: 27072a 2453679i bk4: 25912a 2460942i bk5: 25912a 2464341i bk6: 23760a 2475766i bk7: 23760a 2484404i bk8: 24192a 2473973i bk9: 24192a 2477149i bk10: 24188a 2474935i bk11: 24188a 2482935i bk12: 26492a 2449942i bk13: 26488a 2456877i bk14: 27288a 2432216i bk15: 27288a 2437953i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.45207
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2697900 n_nop=2049784 n_act=18948 n_pre=18932 n_req=152559 n_rd=412380 n_write=197856 bw_util=0.4524
n_activity=2075767 dram_eff=0.588
bk0: 27212a 2438327i bk1: 27212a 2452164i bk2: 26640a 2443835i bk3: 26640a 2452944i bk4: 26352a 2452192i bk5: 26352a 2458714i bk6: 23760a 2474828i bk7: 23760a 2482369i bk8: 24188a 2474449i bk9: 24188a 2481154i bk10: 24256a 2474629i bk11: 24256a 2481502i bk12: 26496a 2447984i bk13: 26496a 2455790i bk14: 27288a 2432411i bk15: 27284a 2437168i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.43049
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2697900 n_nop=2049816 n_act=18790 n_pre=18774 n_req=152630 n_rd=412520 n_write=198000 bw_util=0.4526
n_activity=2068975 dram_eff=0.5902
bk0: 27648a 2432177i bk1: 27648a 2445254i bk2: 26640a 2443562i bk3: 26640a 2457274i bk4: 26352a 2455221i bk5: 26352a 2456550i bk6: 23756a 2473783i bk7: 23756a 2484158i bk8: 24192a 2473884i bk9: 24192a 2478682i bk10: 24256a 2473992i bk11: 24256a 2483154i bk12: 26496a 2448070i bk13: 26496a 2459861i bk14: 26920a 2434429i bk15: 26920a 2437457i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.41527
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2697900 n_nop=2049414 n_act=19131 n_pre=19115 n_req=152560 n_rd=412384 n_write=197856 bw_util=0.4524
n_activity=2068950 dram_eff=0.5899
bk0: 27648a 2433452i bk1: 27648a 2444948i bk2: 26636a 2444490i bk3: 26636a 2453534i bk4: 26352a 2453230i bk5: 26352a 2458592i bk6: 23760a 2473991i bk7: 23760a 2480590i bk8: 24192a 2471070i bk9: 24192a 2477463i bk10: 24188a 2476624i bk11: 24188a 2484213i bk12: 26496a 2445927i bk13: 26496a 2450667i bk14: 26920a 2435066i bk15: 26920a 2441201i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.43384
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents
MSHR: tag=0xc01ee880, atomic=0 1 entries : 0x7fe0ba032120 :  mf: uid=23136626, sid03:w08, part=4, addr=0xc01ee880, load , size=128, unknown  status = IN_PARTITION_DRAM (9450361), 

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2697900 n_nop=2049494 n_act=18943 n_pre=18927 n_req=152634 n_rd=412536 n_write=198000 bw_util=0.4526
n_activity=2073959 dram_eff=0.5888
bk0: 27648a 2433953i bk1: 27648a 2445467i bk2: 26636a 2446065i bk3: 26636a 2455188i bk4: 25992a 2455851i bk5: 25992a 2461761i bk6: 24192a 2467015i bk7: 24192a 2475452i bk8: 24192a 2471769i bk9: 24192a 2478145i bk10: 24188a 2477538i bk11: 24188a 2486074i bk12: 26492a 2446275i bk13: 26492a 2457383i bk14: 26928a 2437350i bk15: 26928a 2442365i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.41544
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2697900 n_nop=2049518 n_act=19077 n_pre=19061 n_req=152561 n_rd=412388 n_write=197856 bw_util=0.4524
n_activity=2070734 dram_eff=0.5894
bk0: 27212a 2437417i bk1: 27212a 2448593i bk2: 26996a 2444824i bk3: 26996a 2448460i bk4: 25992a 2458748i bk5: 25992a 2462080i bk6: 24192a 2471139i bk7: 24192a 2479519i bk8: 24192a 2468600i bk9: 24192a 2474706i bk10: 24188a 2477830i bk11: 24192a 2483033i bk12: 26492a 2448601i bk13: 26492a 2455504i bk14: 26928a 2439908i bk15: 26928a 2444708i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.4391
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents
MSHR: tag=0xc01eea80, atomic=0 1 entries : 0x7fe0b9c942d0 :  mf: uid=23136627, sid03:w09, part=6, addr=0xc01eea80, load , size=128, unknown  status = IN_PARTITION_DRAM (9450364), 

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2697900 n_nop=2049998 n_act=18909 n_pre=18893 n_req=152525 n_rd=412244 n_write=197856 bw_util=0.4523
n_activity=2067707 dram_eff=0.5901
bk0: 27216a 2437083i bk1: 27212a 2449298i bk2: 26996a 2441511i bk3: 26996a 2451917i bk4: 25916a 2458370i bk5: 25916a 2465468i bk6: 24192a 2471235i bk7: 24192a 2479811i bk8: 24192a 2471617i bk9: 24192a 2477000i bk10: 24188a 2474272i bk11: 24188a 2482048i bk12: 26060a 2450360i bk13: 26060a 2460670i bk14: 27364a 2429429i bk15: 27364a 2433904i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.43333
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2697900 n_nop=2049100 n_act=19068 n_pre=19052 n_req=152670 n_rd=412536 n_write=198144 bw_util=0.4527
n_activity=2070352 dram_eff=0.5899
bk0: 27212a 2437971i bk1: 27212a 2450184i bk2: 27000a 2442229i bk3: 27000a 2453592i bk4: 25916a 2459880i bk5: 25916a 2462392i bk6: 24192a 2470229i bk7: 24192a 2480202i bk8: 23904a 2471336i bk9: 23904a 2478587i bk10: 24624a 2470422i bk11: 24624a 2477508i bk12: 26056a 2454426i bk13: 26056a 2460937i bk14: 27364a 2432719i bk15: 27364a 2436008i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.41856
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents
MSHR: tag=0xc01eec80, atomic=0 1 entries : 0x7fe0b9d62520 :  mf: uid=23136628, sid03:w10, part=8, addr=0xc01eec80, load , size=128, unknown  status = IN_PARTITION_DRAM (9450366), 

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2697900 n_nop=2049903 n_act=18961 n_pre=18945 n_req=152523 n_rd=412235 n_write=197856 bw_util=0.4523
n_activity=2069801 dram_eff=0.5895
bk0: 27216a 2440016i bk1: 27212a 2452072i bk2: 27000a 2445761i bk3: 27000a 2452484i bk4: 25764a 2462040i bk5: 25763a 2465136i bk6: 24192a 2468837i bk7: 24192a 2476193i bk8: 23904a 2475190i bk9: 23904a 2480553i bk10: 24624a 2469434i bk11: 24624a 2475326i bk12: 26056a 2447791i bk13: 26056a 2459522i bk14: 27364a 2430657i bk15: 27364a 2436541i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.42885
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2697900 n_nop=2049624 n_act=19098 n_pre=19082 n_req=152524 n_rd=412240 n_write=197856 bw_util=0.4523
n_activity=2068917 dram_eff=0.5898
bk0: 27648a 2431894i bk1: 27648a 2442873i bk2: 27000a 2442325i bk3: 27000a 2451276i bk4: 25764a 2464175i bk5: 25764a 2468001i bk6: 24192a 2468039i bk7: 24192a 2479071i bk8: 23904a 2473643i bk9: 23904a 2481396i bk10: 24624a 2470542i bk11: 24624a 2480842i bk12: 26056a 2453749i bk13: 26056a 2458423i bk14: 26932a 2436561i bk15: 26932a 2443264i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.39794
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2697900 n_nop=2049470 n_act=18883 n_pre=18867 n_req=152670 n_rd=412536 n_write=198144 bw_util=0.4527
n_activity=2074079 dram_eff=0.5889
bk0: 27648a 2435536i bk1: 27648a 2445560i bk2: 27000a 2443238i bk3: 27000a 2448417i bk4: 25768a 2462121i bk5: 25768a 2465573i bk6: 24192a 2471170i bk7: 24192a 2476678i bk8: 23904a 2474091i bk9: 23904a 2483866i bk10: 24332a 2471564i bk11: 24332a 2482064i bk12: 26492a 2444467i bk13: 26492a 2453307i bk14: 26932a 2439574i bk15: 26932a 2442890i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.41453

========= L2 cache stats =========
L2_cache_bank[0]: Access = 76124, Miss = 51531, Miss_rate = 0.677, Pending_hits = 347, Reservation_fails = 0
L2_cache_bank[1]: Access = 76060, Miss = 51529, Miss_rate = 0.677, Pending_hits = 1530, Reservation_fails = 1
L2_cache_bank[2]: Access = 76096, Miss = 51548, Miss_rate = 0.677, Pending_hits = 291, Reservation_fails = 4
L2_cache_bank[3]: Access = 76104, Miss = 51547, Miss_rate = 0.677, Pending_hits = 1527, Reservation_fails = 0
L2_cache_bank[4]: Access = 76140, Miss = 51565, Miss_rate = 0.677, Pending_hits = 314, Reservation_fails = 0
L2_cache_bank[5]: Access = 76122, Miss = 51565, Miss_rate = 0.677, Pending_hits = 1524, Reservation_fails = 4
L2_cache_bank[6]: Access = 76050, Miss = 51548, Miss_rate = 0.678, Pending_hits = 299, Reservation_fails = 0
L2_cache_bank[7]: Access = 76050, Miss = 51548, Miss_rate = 0.678, Pending_hits = 1526, Reservation_fails = 0
L2_cache_bank[8]: Access = 76150, Miss = 51567, Miss_rate = 0.677, Pending_hits = 330, Reservation_fails = 1
L2_cache_bank[9]: Access = 76168, Miss = 51567, Miss_rate = 0.677, Pending_hits = 1555, Reservation_fails = 0
L2_cache_bank[10]: Access = 76132, Miss = 51548, Miss_rate = 0.677, Pending_hits = 329, Reservation_fails = 0
L2_cache_bank[11]: Access = 76096, Miss = 51549, Miss_rate = 0.677, Pending_hits = 1546, Reservation_fails = 0
L2_cache_bank[12]: Access = 76060, Miss = 51531, Miss_rate = 0.678, Pending_hits = 312, Reservation_fails = 2
L2_cache_bank[13]: Access = 76096, Miss = 51530, Miss_rate = 0.677, Pending_hits = 1527, Reservation_fails = 0
L2_cache_bank[14]: Access = 76204, Miss = 51567, Miss_rate = 0.677, Pending_hits = 324, Reservation_fails = 0
L2_cache_bank[15]: Access = 76204, Miss = 51567, Miss_rate = 0.677, Pending_hits = 1561, Reservation_fails = 0
L2_cache_bank[16]: Access = 76114, Miss = 51530, Miss_rate = 0.677, Pending_hits = 328, Reservation_fails = 0
L2_cache_bank[17]: Access = 76078, Miss = 51529, Miss_rate = 0.677, Pending_hits = 1526, Reservation_fails = 0
L2_cache_bank[18]: Access = 76078, Miss = 51530, Miss_rate = 0.677, Pending_hits = 302, Reservation_fails = 0
L2_cache_bank[19]: Access = 76114, Miss = 51530, Miss_rate = 0.677, Pending_hits = 1505, Reservation_fails = 0
L2_cache_bank[20]: Access = 76204, Miss = 51567, Miss_rate = 0.677, Pending_hits = 312, Reservation_fails = 2
L2_cache_bank[21]: Access = 76204, Miss = 51567, Miss_rate = 0.677, Pending_hits = 1525, Reservation_fails = 0
L2_total_cache_accesses = 1674648
L2_total_cache_misses = 1134060
L2_total_cache_miss_rate = 0.6772
L2_total_cache_pending_hits = 20340
L2_total_cache_reservation_fails = 14
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 520155
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 19947
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 589722
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 544320
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 14
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 93
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 366
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1129824
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 544320
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.041
L2_cache_fill_port_util = 0.142

icnt_total_pkts_mem_to_simt=5379424
icnt_total_pkts_simt_to_mem=3851928
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.53405
	minimum = 6
	maximum = 44
Network latency average = 8.40707
	minimum = 6
	maximum = 41
Slowest packet = 3258885
Flit latency average = 6.87818
	minimum = 6
	maximum = 37
Slowest flit = 9200614
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0237326
	minimum = 0.0187803 (at node 0)
	maximum = 0.0281705 (at node 3)
Accepted packet rate average = 0.0237326
	minimum = 0.0187803 (at node 0)
	maximum = 0.0281705 (at node 3)
Injected flit rate average = 0.0654106
	minimum = 0.0432763 (at node 0)
	maximum = 0.0867058 (at node 42)
Accepted flit rate average= 0.0654106
	minimum = 0.0602194 (at node 0)
	maximum = 0.0903292 (at node 3)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.90017 (36 samples)
	minimum = 6 (36 samples)
	maximum = 96.1389 (36 samples)
Network latency average = 8.64479 (36 samples)
	minimum = 6 (36 samples)
	maximum = 81.8611 (36 samples)
Flit latency average = 7.16866 (36 samples)
	minimum = 6 (36 samples)
	maximum = 78.3333 (36 samples)
Fragmentation average = 0.0146589 (36 samples)
	minimum = 0 (36 samples)
	maximum = 35.6944 (36 samples)
Injected packet rate average = 0.0232656 (36 samples)
	minimum = 0.0184112 (36 samples)
	maximum = 0.0276149 (36 samples)
Accepted packet rate average = 0.0232656 (36 samples)
	minimum = 0.0184112 (36 samples)
	maximum = 0.0276149 (36 samples)
Injected flit rate average = 0.0641242 (36 samples)
	minimum = 0.042421 (36 samples)
	maximum = 0.0850274 (36 samples)
Accepted flit rate average = 0.0641242 (36 samples)
	minimum = 0.0590418 (36 samples)
	maximum = 0.0885539 (36 samples)
Injected packet size average = 2.75618 (36 samples)
Accepted packet size average = 2.75618 (36 samples)
Hops average = 1 (36 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 6 min, 46 sec (4006 sec)
gpgpu_simulation_rate = 259251 (inst/sec)
gpgpu_simulation_rate = 2359 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 9 bind to kernel 37 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 37 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 37 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 37 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 37 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 37 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 37 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 37 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 37 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 37 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 37 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 37 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 37 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 37 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 37 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 37 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 37 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 37 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 37 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 37 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 37 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 37 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 37 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 37 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 37 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 37 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 37 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 37 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 37: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 37 
gpu_sim_cycle = 38835
gpu_sim_insn = 28848876
gpu_ipc =     742.8576
gpu_tot_sim_cycle = 9711352
gpu_tot_sim_insn = 1067408412
gpu_tot_ipc =     109.9135
gpu_tot_issued_cta = 2368
max_total_param_size = 0
gpu_stall_dramfull = 63666
gpu_stall_icnt2sh    = 21323
partiton_reqs_in_parallel = 854370
partiton_reqs_in_parallel_total    = 31901608
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       3.3730
partiton_reqs_in_parallel_util = 854370
partiton_reqs_in_parallel_util_total    = 31901608
gpu_sim_cycle_parition_util = 38835
gpu_tot_sim_cycle_parition_util    = 1452024
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9712
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 1674648
L2_BW  =     113.5016 GB/Sec
L2_BW_total  =      16.7987 GB/Sec
gpu_total_sim_rate=261043

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 21431436
	L1I_total_cache_misses = 3568
	L1I_total_cache_miss_rate = 0.0002
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 66304
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0246
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 64672
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 21427868
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3568
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 66304
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 21431436
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
178598, 171648, 171933, 178192, 178628, 171684, 171960, 178149, 48367, 46396, 46577, 30116, 
gpgpu_n_tot_thrd_icount = 1232818688
gpgpu_n_tot_w_icount = 38525584
gpgpu_n_stall_shd_mem = 133751
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1161208
gpgpu_n_mem_write_global = 559440
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 28349696
gpgpu_n_store_insn = 17622360
gpgpu_n_shmem_insn = 116745656
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2121728
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 17643
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 114664
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1117350	W0_Idle:696950	W0_Scoreboard:44337883	W1:2237760	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:15102660	W32:21185164
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 9289664 {8:1161208,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 76083840 {136:559440,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 131071168 {40:279720,136:881488,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 4475520 {8:559440,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 1746 
maxdqlatency = 0 
maxmflatency = 12576 
averagemflatency = 263 
max_icnt2mem_latency = 11626 
max_icnt2sh_latency = 9711351 
mrq_lat_table:760698 	120375 	83850 	183573 	226729 	180112 	107366 	49075 	9677 	3481 	68 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1095537 	610104 	3113 	2414 	2885 	3725 	2898 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	55 	1547293 	73175 	851 	147 	87085 	213 	576 	1316 	2378 	2522 	3488 	2053 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	974504 	183846 	2886 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	7084 	11629 	29006 	58121 	123571 	248278 	81751 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2677 	224 	5 	11 	6 	7 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:     12320     12386     13222     13102     13189     13282     11480     11902     12744     13235     12216     12126     11552     11961     12361     12752 
dram[1]:     12329     12238     13207     13104     13222     13223     11320     11987     12744     13234     12145     12048     11736     12172     12299     12647 
dram[2]:     12322     12755     13210     12862     13152     13248     11411     12026     12744     13224     12143     12020     11647     11907     12390     12756 
dram[3]:     12384     12629     13224     12937     13154     13147     11292     11892     12745     13222     12142     12380     11597     11992     12302     12687 
dram[4]:     12353     12654     13141     12728     13168     13178     11373     11999     12746     13226     12230     12553     11601     11939     12434     12738 
dram[5]:     12343     12599     13205     13151     13193     13144     11261     11908     12745     13231     12225     12479     11524     12031     12315     12713 
dram[6]:     12483     12729     13083     12941     13213     13238     11161     11967     12744     13229     12219     12589     11713     11620     12364     12652 
dram[7]:     12414     12646     13281     13262     13202     13083     11294     11820     12749     13236     12315     12206     11629     11544     12371     12764 
dram[8]:     12474     12822     13058     13095     13202     13322     11317     11918     12748     13230     12154     12181     11642     11607     12297     12614 
dram[9]:     12338     12653     13078     13135     13177     13270     11422     11877     12744     13238     12040     11964     11563     11511     12413     12672 
dram[10]:     12447     12821     13095     13122     13289     13408     11110     12030     12744     13233     12239     12259     11716     12212     12337     12447 
average row accesses per activate:
dram[0]:  8.623967  8.241706  8.780322  8.780322  7.698976  7.632812  8.282809  8.252302  8.606004  8.317316  8.046696  7.997373  9.289401  9.136899  7.841317  7.936364 
dram[1]:  8.955365  8.879148  7.599400  7.774367  7.215885  7.108108  9.433684  9.034274  8.905826  8.862802  7.625834  7.476307  8.667240  8.499157  8.261829  7.799702 
dram[2]:  9.000000  8.720131  8.909410  9.020481  7.375646  7.231548  8.666345  8.281885  8.872340  8.287263  8.163247  8.013135  9.122172  8.857645  7.385499  7.199440 
dram[3]:  8.887406  8.642336  8.255094  8.083798  7.463779  7.252540  9.258265  8.908548  8.324863  8.040316  7.496710  7.496710  8.712187  8.400000  7.969016  7.280962 
dram[4]:  9.061225  8.984823  8.861767  8.447873  7.414966  7.119013  8.441176  8.349091  8.541900  8.012227  8.456401  8.302368  8.592498  8.371263  7.644874  7.175732 
dram[5]:  8.379920  8.208497  8.088628  8.000775  7.622377  7.309985  9.333333  9.129225  7.841026  8.111405  7.885813  7.726271  9.171064  8.825745  7.771904  7.424242 
dram[6]:  9.266430  8.636589  8.732430  8.822070  7.295827  7.188693  8.796935  8.599251  8.924125  8.549860  8.287272  8.257246  7.866720  7.847930  7.612599  7.434937 
dram[7]:  8.393403  8.019216  8.337914  8.127660  7.992653  7.496937  9.429158  9.276768  7.326299  7.215028  8.142110  8.023196  9.306893  9.109057  7.607091  7.424435 
dram[8]:  8.580592  8.400161  8.703797  8.630962  7.190969  7.143383  9.075099  8.882011  8.612596  8.273144  8.064767  8.120870  8.220183  8.078689  8.000761  7.596098 
dram[9]:  8.109589  7.976048  8.351417  8.089412  7.969647  7.673776  8.713472  8.680530  7.584033  7.577666  8.607373  8.323529  9.083871  8.753108  7.457246  7.500729 
dram[10]:  9.138937  8.954622  8.337914  8.324455  7.343915  7.133627  9.526971  9.487603  8.514151  8.123312  7.991304  7.854701  8.031075  7.923742  7.903994  7.808043 
average row locality = 1725004/210699 = 8.187054
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      6994      6993      6952      6952      6651      6651      6113      6113      6214      6214      6209      6209      6815      6814      7014      7014 
dram[1]:      6992      6992      6841      6841      6764      6764      6113      6113      6213      6213      6227      6227      6816      6816      7014      7013 
dram[2]:      7104      7104      6841      6841      6764      6764      6112      6112      6214      6214      6227      6227      6816      6816      6919      6919 
dram[3]:      7104      7104      6840      6840      6764      6764      6113      6113      6214      6214      6210      6210      6816      6816      6919      6919 
dram[4]:      7104      7104      6840      6840      6672      6672      6224      6224      6214      6214      6210      6210      6815      6815      6921      6921 
dram[5]:      6992      6992      6932      6932      6672      6672      6224      6224      6214      6214      6210      6211      6815      6815      6921      6921 
dram[6]:      6993      6992      6932      6932      6653      6653      6224      6224      6214      6214      6210      6210      6704      6704      7033      7033 
dram[7]:      6992      6992      6933      6933      6653      6653      6224      6224      6140      6140      6322      6322      6703      6703      7033      7033 
dram[8]:      6993      6992      6933      6933      6614      6614      6224      6224      6140      6140      6322      6322      6703      6703      7033      7033 
dram[9]:      7104      7104      6933      6933      6614      6614      6224      6224      6139      6139      6322      6322      6703      6703      6922      6922 
dram[10]:      7104      7104      6933      6933      6615      6615      6224      6224      6139      6139      6247      6247      6815      6815      6922      6922 
total reads: 1165564
bank skew: 7104/6112 = 1.16
chip skew: 106000/105922 = 1.00
number of total write accesses:
dram[0]:      3441      3441      3400      3400      3119      3119      2849      2849      2960      2960      2924      2924      3264      3264      3462      3462 
dram[1]:      3441      3441      3289      3289      3230      3230      2849      2849      2960      2960      2924      2924      3264      3264      3462      3462 
dram[2]:      3552      3552      3289      3289      3230      3230      2849      2849      2960      2960      2924      2924      3264      3264      3369      3369 
dram[3]:      3552      3552      3289      3289      3230      3230      2849      2849      2960      2960      2906      2906      3264      3264      3369      3369 
dram[4]:      3552      3552      3289      3289      3138      3138      2960      2960      2960      2960      2906      2906      3264      3264      3369      3369 
dram[5]:      3441      3441      3381      3381      3138      3138      2960      2960      2960      2960      2906      2906      3264      3264      3369      3369 
dram[6]:      3441      3441      3381      3381      3138      3138      2960      2960      2960      2960      2906      2906      3153      3153      3480      3480 
dram[7]:      3441      3441      3381      3381      3138      3138      2960      2960      2886      2886      3017      3017      3153      3153      3480      3480 
dram[8]:      3441      3441      3381      3381      3101      3101      2960      2960      2886      2886      3017      3017      3153      3153      3480      3480 
dram[9]:      3552      3552      3381      3381      3101      3101      2960      2960      2886      2886      3017      3017      3153      3153      3369      3369 
dram[10]:      3552      3552      3381      3381      3101      3101      2960      2960      2886      2886      2943      2943      3264      3264      3369      3369 
total reads: 559440
bank skew: 3552/2849 = 1.25
chip skew: 50912/50838 = 1.00
average mf latency per bank:
dram[0]:        270       249       271       249       276       251       267       248       269       247       288       256       287       259       271       253
dram[1]:        267       248       273       249       276       250       265       250       270       246       288       256       286       258       270       252
dram[2]:        269       250       272       250       275       250       267       249       269       246       286       256       287       258       270       250
dram[3]:        268       249       274       249       276       250       264       250       271       247       288       256       287       258       268       251
dram[4]:        267       248       272       251       275       249       266       249       270       246       288       258       287       258       270       250
dram[5]:        267       248       272       250       277       251       265       249       271       247       289       256       287       258       268       251
dram[6]:        266       248       273       250       276       249       266       249       269       246       289       258       287       259       269       251
dram[7]:        268       248       272       248       276       251       266       248       269       244       289       257       286       260       268       251
dram[8]:        264       248       275       251       276       249       267       248       267       245       288       257       288       260       269       251
dram[9]:        267       249       274       249       276       250       265       248       269       244       288       256       287       260       270       250
dram[10]:        268       247       273       251       276       249       266       248       269       245       291       256       286       259       269       253
maximum mf latency per bank:
dram[0]:      11357     11071     10898     10728     10527     10192      9611      9523      9784      9442     12391     11982     12459     12069     11706     11388
dram[1]:      11359     10741     11096     10859     10363     10101      9818      9490      9978      9657     12370     11880     12502     12026     11745     11446
dram[2]:      11270     10946     10744     10533     10665     10301      9641      9456      9700      9469     12409     11999     12474     12074     11639     11346
dram[3]:      11916     11351     11179     10947     10236     10123      9840      9429     10061      9724     12354     11883     12387     11909     11657     11360
dram[4]:      11328     11216     10802     10317     10672     10184      9732      9435      9823      9386     12365     11953     12576     12107     11547     11249
dram[5]:      11698     11378     11251     10994     10191      9851      9623      9396     10030      9635     12372     11971     12540     11949     11533     11359
dram[6]:      10939     10646     11186     10838     10538     10078      9580      9364      9717      9295     12457     12047     12327     11837     11636     11229
dram[7]:      11689     11219     11209     11003      9999      9710      9640      9384      9584      9456     12446     12028     12091     11620     11708     11310
dram[8]:      11074     10497     10984     10759     10702     10241      9661      9329      9400      8914     12496     12103     12215     11831     11540     11213
dram[9]:      11178     10787     10937     10568     10599     10236      9752      9396      9764      9346     12429     11956     12090     11605     11662     11458
dram[10]:      11196     10921     11179     10845     10574     10242      9946      9626      9395      8925     12435     11953     12503     11873     11812     11321
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2770010 n_nop=2105302 n_act=18842 n_pre=18826 n_req=156760 n_rd=423688 n_write=203352 bw_util=0.4527
n_activity=2126765 dram_eff=0.5897
bk0: 27976a 2505355i bk1: 27972a 2517892i bk2: 27808a 2508927i bk3: 27808a 2519700i bk4: 26604a 2527173i bk5: 26604a 2530628i bk6: 24452a 2541580i bk7: 24452a 2550928i bk8: 24856a 2540386i bk9: 24856a 2543594i bk10: 24836a 2541596i bk11: 24836a 2549287i bk12: 27260a 2515514i bk13: 27256a 2522640i bk14: 28056a 2497376i bk15: 28056a 2503257i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.44267
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents
MSHR: tag=0xc03ee880, atomic=0 1 entries : 0x7fe0ba726c90 :  mf: uid=23779272, sid11:w08, part=1, addr=0xc03ee880, load , size=128, unknown  status = IN_PARTITION_DRAM (9711351), 

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2770010 n_nop=2104523 n_act=19158 n_pre=19142 n_req=156797 n_rd=423835 n_write=203352 bw_util=0.4528
n_activity=2131740 dram_eff=0.5884
bk0: 27968a 2503804i bk1: 27968a 2518190i bk2: 27364a 2509720i bk3: 27363a 2519395i bk4: 27056a 2518732i bk5: 27056a 2525060i bk6: 24452a 2541176i bk7: 24452a 2549139i bk8: 24852a 2540451i bk9: 24852a 2547597i bk10: 24908a 2540871i bk11: 24908a 2548158i bk12: 27264a 2513284i bk13: 27264a 2521102i bk14: 28056a 2497370i bk15: 28052a 2502366i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.4194
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2770010 n_nop=2104578 n_act=18988 n_pre=18972 n_req=156868 n_rd=423976 n_write=203496 bw_util=0.453
n_activity=2124446 dram_eff=0.5907
bk0: 28416a 2497661i bk1: 28416a 2510920i bk2: 27364a 2509280i bk3: 27364a 2523560i bk4: 27056a 2521426i bk5: 27056a 2522830i bk6: 24448a 2539870i bk7: 24448a 2550652i bk8: 24856a 2540008i bk9: 24856a 2545025i bk10: 24908a 2540643i bk11: 24908a 2549543i bk12: 27264a 2513270i bk13: 27264a 2525978i bk14: 27676a 2499640i bk15: 27676a 2502758i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.40111
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2770010 n_nop=2104156 n_act=19339 n_pre=19323 n_req=156798 n_rd=423840 n_write=203352 bw_util=0.4528
n_activity=2124234 dram_eff=0.5905
bk0: 28416a 2498698i bk1: 28416a 2510721i bk2: 27360a 2510024i bk3: 27360a 2519390i bk4: 27056a 2519163i bk5: 27056a 2524833i bk6: 24452a 2540626i bk7: 24452a 2546854i bk8: 24856a 2537243i bk9: 24856a 2543798i bk10: 24840a 2543226i bk11: 24840a 2551226i bk12: 27264a 2511483i bk13: 27264a 2516289i bk14: 27676a 2500026i bk15: 27676a 2506201i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.42549
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2770010 n_nop=2104232 n_act=19145 n_pre=19129 n_req=156876 n_rd=424000 n_write=203504 bw_util=0.4531
n_activity=2129784 dram_eff=0.5893
bk0: 28416a 2499332i bk1: 28416a 2511249i bk2: 27360a 2512186i bk3: 27360a 2521357i bk4: 26688a 2521976i bk5: 26688a 2528231i bk6: 24896a 2533235i bk7: 24896a 2541876i bk8: 24856a 2538256i bk9: 24856a 2544791i bk10: 24840a 2544157i bk11: 24840a 2552856i bk12: 27260a 2511628i bk13: 27260a 2522929i bk14: 27684a 2502606i bk15: 27684a 2507780i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.40252
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2770010 n_nop=2104256 n_act=19287 n_pre=19271 n_req=156799 n_rd=423844 n_write=203352 bw_util=0.4528
n_activity=2126135 dram_eff=0.59
bk0: 27968a 2502936i bk1: 27968a 2514143i bk2: 27728a 2510863i bk3: 27728a 2514621i bk4: 26688a 2525384i bk5: 26688a 2528753i bk6: 24896a 2537423i bk7: 24896a 2545696i bk8: 24856a 2534745i bk9: 24856a 2541028i bk10: 24840a 2544333i bk11: 24844a 2549614i bk12: 27260a 2514126i bk13: 27260a 2521098i bk14: 27684a 2504857i bk15: 27684a 2510115i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.42901
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2770010 n_nop=2104756 n_act=19109 n_pre=19093 n_req=156763 n_rd=423700 n_write=203352 bw_util=0.4527
n_activity=2123223 dram_eff=0.5907
bk0: 27972a 2502594i bk1: 27968a 2515214i bk2: 27728a 2507257i bk3: 27728a 2518032i bk4: 26612a 2524754i bk5: 26612a 2532325i bk6: 24896a 2537069i bk7: 24896a 2546106i bk8: 24856a 2537861i bk9: 24856a 2543543i bk10: 24840a 2540488i bk11: 24840a 2548689i bk12: 26816a 2515653i bk13: 26816a 2526029i bk14: 28132a 2494838i bk15: 28132a 2498864i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.422
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2770010 n_nop=2103822 n_act=19278 n_pre=19262 n_req=156912 n_rd=424000 n_write=203648 bw_util=0.4532
n_activity=2126039 dram_eff=0.5904
bk0: 27968a 2503261i bk1: 27968a 2515844i bk2: 27732a 2508352i bk3: 27732a 2520054i bk4: 26612a 2526559i bk5: 26612a 2529296i bk6: 24896a 2536328i bk7: 24896a 2546521i bk8: 24560a 2537997i bk9: 24560a 2545159i bk10: 25288a 2536789i bk11: 25288a 2543540i bk12: 26812a 2519788i bk13: 26812a 2526649i bk14: 28132a 2497774i bk15: 28132a 2501607i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.407
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2770010 n_nop=2104664 n_act=19159 n_pre=19143 n_req=156761 n_rd=423692 n_write=203352 bw_util=0.4527
n_activity=2125396 dram_eff=0.59
bk0: 27972a 2505340i bk1: 27968a 2517921i bk2: 27732a 2511567i bk3: 27732a 2518894i bk4: 26456a 2528453i bk5: 26456a 2531618i bk6: 24896a 2534913i bk7: 24896a 2542423i bk8: 24560a 2541594i bk9: 24560a 2547372i bk10: 25288a 2535541i bk11: 25288a 2541878i bk12: 26812a 2512802i bk13: 26812a 2525049i bk14: 28132a 2495801i bk15: 28132a 2501604i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.41804
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2770010 n_nop=2104370 n_act=19308 n_pre=19292 n_req=156760 n_rd=423688 n_write=203352 bw_util=0.4527
n_activity=2124747 dram_eff=0.5902
bk0: 28416a 2497271i bk1: 28416a 2508772i bk2: 27732a 2508247i bk3: 27732a 2517275i bk4: 26456a 2530951i bk5: 26456a 2534469i bk6: 24896a 2534417i bk7: 24896a 2545404i bk8: 24556a 2540510i bk9: 24556a 2547912i bk10: 25288a 2536953i bk11: 25288a 2547220i bk12: 26812a 2519080i bk13: 26812a 2524078i bk14: 27688a 2501604i bk15: 27688a 2508892i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.38744
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2770010 n_nop=2104212 n_act=19087 n_pre=19071 n_req=156910 n_rd=423992 n_write=203648 bw_util=0.4532
n_activity=2129823 dram_eff=0.5894
bk0: 28416a 2500762i bk1: 28416a 2511371i bk2: 27732a 2509071i bk3: 27732a 2514589i bk4: 26460a 2528547i bk5: 26460a 2532051i bk6: 24896a 2537418i bk7: 24896a 2542845i bk8: 24556a 2540583i bk9: 24556a 2550182i bk10: 24988a 2537671i bk11: 24988a 2548499i bk12: 27260a 2509864i bk13: 27260a 2518221i bk14: 27688a 2504911i bk15: 27688a 2508316i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.40764

========= L2 cache stats =========
L2_cache_bank[0]: Access = 78237, Miss = 52962, Miss_rate = 0.677, Pending_hits = 350, Reservation_fails = 0
L2_cache_bank[1]: Access = 78172, Miss = 52960, Miss_rate = 0.677, Pending_hits = 1533, Reservation_fails = 1
L2_cache_bank[2]: Access = 78209, Miss = 52980, Miss_rate = 0.677, Pending_hits = 294, Reservation_fails = 4
L2_cache_bank[3]: Access = 78218, Miss = 52979, Miss_rate = 0.677, Pending_hits = 1530, Reservation_fails = 0
L2_cache_bank[4]: Access = 78255, Miss = 52997, Miss_rate = 0.677, Pending_hits = 318, Reservation_fails = 0
L2_cache_bank[5]: Access = 78237, Miss = 52997, Miss_rate = 0.677, Pending_hits = 1528, Reservation_fails = 4
L2_cache_bank[6]: Access = 78163, Miss = 52980, Miss_rate = 0.678, Pending_hits = 302, Reservation_fails = 0
L2_cache_bank[7]: Access = 78162, Miss = 52980, Miss_rate = 0.678, Pending_hits = 1529, Reservation_fails = 0
L2_cache_bank[8]: Access = 78264, Miss = 53000, Miss_rate = 0.677, Pending_hits = 333, Reservation_fails = 1
L2_cache_bank[9]: Access = 78283, Miss = 53000, Miss_rate = 0.677, Pending_hits = 1558, Reservation_fails = 0
L2_cache_bank[10]: Access = 78246, Miss = 52980, Miss_rate = 0.677, Pending_hits = 332, Reservation_fails = 0
L2_cache_bank[11]: Access = 78209, Miss = 52981, Miss_rate = 0.677, Pending_hits = 1549, Reservation_fails = 0
L2_cache_bank[12]: Access = 78172, Miss = 52963, Miss_rate = 0.678, Pending_hits = 315, Reservation_fails = 2
L2_cache_bank[13]: Access = 78209, Miss = 52962, Miss_rate = 0.677, Pending_hits = 1532, Reservation_fails = 0
L2_cache_bank[14]: Access = 78320, Miss = 53000, Miss_rate = 0.677, Pending_hits = 327, Reservation_fails = 0
L2_cache_bank[15]: Access = 78320, Miss = 53000, Miss_rate = 0.677, Pending_hits = 1564, Reservation_fails = 0
L2_cache_bank[16]: Access = 78228, Miss = 52962, Miss_rate = 0.677, Pending_hits = 330, Reservation_fails = 0
L2_cache_bank[17]: Access = 78191, Miss = 52961, Miss_rate = 0.677, Pending_hits = 1529, Reservation_fails = 0
L2_cache_bank[18]: Access = 78190, Miss = 52961, Miss_rate = 0.677, Pending_hits = 305, Reservation_fails = 0
L2_cache_bank[19]: Access = 78227, Miss = 52961, Miss_rate = 0.677, Pending_hits = 1508, Reservation_fails = 0
L2_cache_bank[20]: Access = 78320, Miss = 52999, Miss_rate = 0.677, Pending_hits = 316, Reservation_fails = 2
L2_cache_bank[21]: Access = 78320, Miss = 52999, Miss_rate = 0.677, Pending_hits = 1529, Reservation_fails = 0
L2_total_cache_accesses = 1721152
L2_total_cache_misses = 1165564
L2_total_cache_miss_rate = 0.6772
L2_total_cache_pending_hits = 20411
L2_total_cache_reservation_fails = 14
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 535084
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 20018
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 606106
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 559440
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 14
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 93
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 366
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1161208
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 559440
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.041
L2_cache_fill_port_util = 0.142

icnt_total_pkts_mem_to_simt=5528784
icnt_total_pkts_simt_to_mem=3958912
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.59493
	minimum = 6
	maximum = 38
Network latency average = 8.46248
	minimum = 6
	maximum = 36
Slowest packet = 3350191
Flit latency average = 6.94095
	minimum = 6
	maximum = 32
Slowest flit = 9408194
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0239501
	minimum = 0.0189525 (at node 0)
	maximum = 0.0284287 (at node 11)
Accepted packet rate average = 0.0239501
	minimum = 0.0189525 (at node 0)
	maximum = 0.0284287 (at node 11)
Injected flit rate average = 0.0660102
	minimum = 0.0436731 (at node 0)
	maximum = 0.0875006 (at node 42)
Accepted flit rate average= 0.0660102
	minimum = 0.0607715 (at node 0)
	maximum = 0.0911572 (at node 11)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.89192 (37 samples)
	minimum = 6 (37 samples)
	maximum = 94.5676 (37 samples)
Network latency average = 8.63986 (37 samples)
	minimum = 6 (37 samples)
	maximum = 80.6216 (37 samples)
Flit latency average = 7.16251 (37 samples)
	minimum = 6 (37 samples)
	maximum = 77.0811 (37 samples)
Fragmentation average = 0.0142627 (37 samples)
	minimum = 0 (37 samples)
	maximum = 34.7297 (37 samples)
Injected packet rate average = 0.0232841 (37 samples)
	minimum = 0.0184258 (37 samples)
	maximum = 0.0276369 (37 samples)
Accepted packet rate average = 0.0232841 (37 samples)
	minimum = 0.0184258 (37 samples)
	maximum = 0.0276369 (37 samples)
Injected flit rate average = 0.0641751 (37 samples)
	minimum = 0.0424548 (37 samples)
	maximum = 0.0850943 (37 samples)
Accepted flit rate average = 0.0641751 (37 samples)
	minimum = 0.0590886 (37 samples)
	maximum = 0.0886243 (37 samples)
Injected packet size average = 2.75618 (37 samples)
Accepted packet size average = 2.75618 (37 samples)
Hops average = 1 (37 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 8 min, 9 sec (4089 sec)
gpgpu_simulation_rate = 261043 (inst/sec)
gpgpu_simulation_rate = 2374 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 17 bind to kernel 38 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 38 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 38 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 38 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 38 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 38 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 38 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 38 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 38 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 38 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 38 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 38 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 38 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 38 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 38 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 38 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 38 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 38 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 38 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 38 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 38 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 38 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 38 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 38 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 38 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 38 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 38 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 38 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 38: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 38 
gpu_sim_cycle = 39194
gpu_sim_insn = 28848876
gpu_ipc =     736.0534
gpu_tot_sim_cycle = 9972696
gpu_tot_sim_insn = 1096257288
gpu_tot_ipc =     109.9259
gpu_tot_issued_cta = 2432
max_total_param_size = 0
gpu_stall_dramfull = 63666
gpu_stall_icnt2sh    = 21773
partiton_reqs_in_parallel = 862268
partiton_reqs_in_parallel_total    = 32755978
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       3.3710
partiton_reqs_in_parallel_util = 862268
partiton_reqs_in_parallel_util_total    = 32755978
gpu_sim_cycle_parition_util = 39194
gpu_tot_sim_cycle_parition_util    = 1490859
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9720
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 1721152
L2_BW  =     112.4620 GB/Sec
L2_BW_total  =      16.8004 GB/Sec
gpu_total_sim_rate=262702

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 22010664
	L1I_total_cache_misses = 3568
	L1I_total_cache_miss_rate = 0.0002
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 68096
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0240
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 66464
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 22007096
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3568
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 68096
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 22010664
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
183425, 176285, 176580, 183009, 183455, 176327, 176607, 182969, 48367, 46396, 46577, 30116, 
gpgpu_n_tot_thrd_icount = 1266138112
gpgpu_n_tot_w_icount = 39566816
gpgpu_n_stall_shd_mem = 133785
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1192592
gpgpu_n_mem_write_global = 574560
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 29115904
gpgpu_n_store_insn = 18098640
gpgpu_n_shmem_insn = 119900944
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2179072
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 17677
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 114664
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1147236	W0_Idle:713302	W0_Scoreboard:45482937	W1:2298240	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:15510840	W32:21757736
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 9540736 {8:1192592,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 78140160 {136:574560,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 134613632 {40:287280,136:905312,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 4596480 {8:574560,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 1746 
maxdqlatency = 0 
maxmflatency = 12576 
averagemflatency = 262 
max_icnt2mem_latency = 11626 
max_icnt2sh_latency = 9972695 
mrq_lat_table:778922 	122684 	85854 	188981 	233947 	186119 	111121 	50748 	9703 	3481 	68 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1123444 	628687 	3127 	2414 	2885 	3725 	2898 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	56 	1591477 	75479 	866 	147 	87085 	213 	576 	1316 	2378 	2522 	3488 	2053 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	1000980 	188695 	2945 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	7084 	11629 	29006 	58121 	123571 	248278 	96871 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2753 	226 	5 	11 	6 	7 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:     12320     12386     13222     13102     13189     13282     11480     11902     12744     13235     12216     12126     11552     11961     12361     12752 
dram[1]:     12329     12238     13207     13104     13222     13223     11320     11987     12744     13234     12145     12048     11736     12172     12299     12647 
dram[2]:     12322     12755     13210     12862     13152     13248     11411     12026     12744     13224     12143     12020     11647     11907     12390     12756 
dram[3]:     12384     12629     13224     12937     13154     13147     11292     11892     12745     13222     12142     12380     11597     11992     12302     12687 
dram[4]:     12353     12654     13141     12728     13168     13178     11373     11999     12746     13226     12230     12553     11601     11939     12434     12738 
dram[5]:     12343     12599     13205     13151     13193     13144     11261     11908     12745     13231     12225     12479     11524     12031     12315     12713 
dram[6]:     12483     12729     13083     12941     13213     13238     11161     11967     12744     13229     12219     12589     11713     11620     12364     12652 
dram[7]:     12414     12646     13281     13262     13202     13083     11294     11820     12749     13236     12315     12206     11629     11544     12371     12764 
dram[8]:     12474     12822     13058     13095     13202     13322     11317     11918     12748     13230     12154     12181     11642     11607     12297     12614 
dram[9]:     12338     12653     13078     13135     13177     13270     11422     11877     12744     13238     12040     11964     11563     11511     12413     12672 
dram[10]:     12447     12821     13095     13122     13289     13408     11110     12030     12744     13233     12239     12259     11716     12212     12337     12447 
average row accesses per activate:
dram[0]:  8.532643  8.118182  8.699918  8.699918  7.549963  7.532983  8.166963  8.109347  8.474820  8.187663  7.966893  7.893188  9.162234  9.017452  7.781476  7.872621 
dram[1]:  8.862697  8.789991  7.506849  7.661516  7.093858  6.973541  9.364562  8.980469  8.823033  8.765581  7.540497  7.409771  8.542149  8.328767  8.171733  7.719311 
dram[2]:  8.883117  8.590267  8.846219  8.922022  7.274593  7.178072  8.561453  8.151596  8.758365  8.159307  8.078178  7.895046  9.019197  8.751905  7.309342  7.093351 
dram[3]:  8.804505  8.597015  8.139953  8.014627  7.326443  7.128294  9.159363  8.808429  8.237762  7.952743  7.403953  7.415677  8.599002  8.275420  7.899776  7.229295 
dram[4]:  8.941176  8.883117  8.785654  8.375704  7.326797  7.035565  8.310406  8.237762  8.459605  7.886192  8.340160  8.194225  8.485222  8.274620  7.545714  7.080429 
dram[5]:  8.312646  8.111279  7.964688  7.881784  7.501115  7.216738  9.239216  9.044146  7.750000  8.047822  7.798501  7.659035  9.097712  8.736263  7.688501  7.356546 
dram[6]:  9.222031  8.558307  8.611698  8.725102  7.202432  7.090845  8.693727  8.474820  8.840526  8.452018  8.208589  8.179913  7.762673  7.721161  7.500348  7.302436 
dram[7]:  8.338521  7.942921  8.224980  8.013605  7.909662  7.403677  9.349206  9.185185  7.243750  7.126825  8.063025  7.936311  9.237660  8.983111  7.537011  7.332201 
dram[8]:  8.477848  8.319099  8.584616  8.543111  7.100924  7.035915  8.958175  8.758365  8.537753  8.198055  7.975893  8.029288  8.110754  7.963751  7.866618  7.474377 
dram[9]:  8.047059  7.873381  8.212238  7.965439  7.836079  7.546072  8.614260  8.598540  7.501618  7.471394  8.506206  8.193851  9.023214  8.644996  7.377793  7.398459 
dram[10]:  9.029703  8.868720  8.237762  8.237762  7.224874  7.016854  9.461847  9.367793  8.429090  8.041631  7.914501  7.771194  7.901376  7.800000  7.814349  7.722953 
average row locality = 1771628/219039 = 8.088185
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      7183      7182      7144      7144      6838      6838      6270      6270      6384      6384      6383      6383      6991      6990      7201      7201 
dram[1]:      7181      7181      7030      7030      6954      6954      6270      6270      6383      6383      6401      6401      6992      6992      7201      7200 
dram[2]:      7296      7296      7030      7030      6954      6954      6269      6269      6384      6384      6401      6401      6992      6992      7104      7104 
dram[3]:      7296      7296      7029      7029      6954      6954      6270      6270      6384      6384      6383      6383      6992      6992      7104      7104 
dram[4]:      7296      7296      7029      7029      6859      6859      6384      6384      6384      6384      6383      6383      6991      6991      7106      7106 
dram[5]:      7181      7181      7124      7124      6859      6859      6384      6384      6384      6384      6383      6384      6991      6991      7106      7106 
dram[6]:      7182      7181      7124      7124      6839      6839      6384      6384      6384      6384      6383      6383      6877      6877      7221      7221 
dram[7]:      7181      7181      7125      7125      6839      6839      6384      6384      6308      6308      6498      6498      6876      6876      7221      7221 
dram[8]:      7182      7181      7125      7125      6799      6799      6384      6384      6308      6308      6498      6498      6876      6876      7221      7221 
dram[9]:      7296      7296      7125      7125      6799      6799      6384      6384      6308      6308      6498      6498      6876      6876      7107      7107 
dram[10]:      7296      7296      7125      7125      6800      6800      6384      6384      6308      6308      6421      6421      6991      6991      7107      7107 
total reads: 1197068
bank skew: 7296/6269 = 1.16
chip skew: 108864/108785 = 1.00
number of total write accesses:
dram[0]:      3534      3534      3496      3496      3211      3211      2926      2926      3040      3040      3002      3002      3344      3344      3553      3553 
dram[1]:      3534      3534      3382      3382      3325      3325      2926      2926      3040      3040      3002      3002      3344      3344      3553      3553 
dram[2]:      3648      3648      3382      3382      3325      3325      2926      2926      3040      3040      3002      3002      3344      3344      3458      3458 
dram[3]:      3648      3648      3382      3382      3325      3325      2926      2926      3040      3040      2983      2983      3344      3344      3458      3458 
dram[4]:      3648      3648      3382      3382      3230      3230      3040      3040      3040      3040      2983      2983      3344      3344      3458      3458 
dram[5]:      3534      3534      3477      3477      3230      3230      3040      3040      3040      3040      2983      2983      3344      3344      3458      3458 
dram[6]:      3534      3534      3477      3477      3230      3230      3040      3040      3040      3040      2983      2983      3230      3230      3572      3572 
dram[7]:      3534      3534      3477      3477      3230      3230      3040      3040      2964      2964      3097      3097      3230      3230      3572      3572 
dram[8]:      3534      3534      3477      3477      3192      3192      3040      3040      2964      2964      3097      3097      3230      3230      3572      3572 
dram[9]:      3648      3648      3477      3477      3192      3192      3040      3040      2964      2964      3097      3097      3230      3230      3458      3458 
dram[10]:      3648      3648      3477      3477      3192      3192      3040      3040      2964      2964      3021      3021      3344      3344      3458      3458 
total reads: 574560
bank skew: 3648/2926 = 1.25
chip skew: 52288/52212 = 1.00
average mf latency per bank:
dram[0]:        269       248       270       248       274       250       266       247       268       246       286       255       286       258       270       252
dram[1]:        266       247       271       248       275       249       264       249       269       246       287       255       285       257       268       251
dram[2]:        268       249       270       250       273       249       266       248       268       246       285       255       286       257       268       250
dram[3]:        267       248       272       249       274       249       263       249       270       247       287       255       286       258       267       251
dram[4]:        266       248       271       250       274       248       265       248       269       245       287       257       286       258       269       249
dram[5]:        266       247       271       249       275       250       264       248       269       246       288       255       286       257       267       250
dram[6]:        265       247       271       249       274       248       264       248       268       246       287       257       286       258       268       250
dram[7]:        267       248       270       248       274       250       265       247       267       243       287       256       284       259       267       250
dram[8]:        263       247       273       250       275       248       266       248       266       245       286       256       287       259       268       250
dram[9]:        266       248       273       249       274       249       264       247       268       243       286       255       285       260       269       249
dram[10]:        266       247       272       250       275       248       265       247       267       245       290       255       285       258       268       252
maximum mf latency per bank:
dram[0]:      11357     11071     10898     10728     10527     10192      9611      9523      9784      9442     12391     11982     12459     12069     11706     11388
dram[1]:      11359     10741     11096     10859     10363     10101      9818      9490      9978      9657     12370     11880     12502     12026     11745     11446
dram[2]:      11270     10946     10744     10533     10665     10301      9641      9456      9700      9469     12409     11999     12474     12074     11639     11346
dram[3]:      11916     11351     11179     10947     10236     10123      9840      9429     10061      9724     12354     11883     12387     11909     11657     11360
dram[4]:      11328     11216     10802     10317     10672     10184      9732      9435      9823      9386     12365     11953     12576     12107     11547     11249
dram[5]:      11698     11378     11251     10994     10191      9851      9623      9396     10030      9635     12372     11971     12540     11949     11533     11359
dram[6]:      10939     10646     11186     10838     10538     10078      9580      9364      9717      9295     12457     12047     12327     11837     11636     11229
dram[7]:      11689     11219     11209     11003      9999      9710      9640      9384      9584      9456     12446     12028     12091     11620     11708     11310
dram[8]:      11074     10497     10984     10759     10702     10241      9661      9329      9400      8914     12496     12103     12215     11831     11540     11213
dram[9]:      11178     10787     10937     10568     10599     10236      9752      9396      9764      9346     12429     11956     12090     11605     11662     11458
dram[10]:      11196     10921     11179     10845     10574     10242      9946      9626      9395      8925     12435     11953     12503     11873     11812     11321
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2842786 n_nop=2159610 n_act=19600 n_pre=19584 n_req=160998 n_rd=435144 n_write=208848 bw_util=0.4531
n_activity=2185499 dram_eff=0.5893
bk0: 28732a 2570657i bk1: 28728a 2583730i bk2: 28576a 2574170i bk3: 28576a 2585595i bk4: 27352a 2592845i bk5: 27352a 2596249i bk6: 25080a 2607922i bk7: 25080a 2617704i bk8: 25536a 2606517i bk9: 25536a 2609912i bk10: 25532a 2607589i bk11: 25532a 2615838i bk12: 27964a 2581435i bk13: 27960a 2588858i bk14: 28804a 2562507i bk15: 28804a 2568679i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.44821
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2842786 n_nop=2158818 n_act=19922 n_pre=19906 n_req=161035 n_rd=435292 n_write=208848 bw_util=0.4532
n_activity=2190729 dram_eff=0.5881
bk0: 28724a 2569099i bk1: 28724a 2583864i bk2: 28120a 2574836i bk3: 28120a 2584656i bk4: 27816a 2584003i bk5: 27816a 2590424i bk6: 25080a 2607551i bk7: 25080a 2615987i bk8: 25532a 2606858i bk9: 25532a 2613689i bk10: 25604a 2606943i bk11: 25604a 2614762i bk12: 27968a 2579653i bk13: 27968a 2587017i bk14: 28804a 2562728i bk15: 28800a 2568019i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.42295
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2842786 n_nop=2158874 n_act=19744 n_pre=19728 n_req=161110 n_rd=435440 n_write=209000 bw_util=0.4534
n_activity=2182851 dram_eff=0.5905
bk0: 29184a 2563070i bk1: 29184a 2576272i bk2: 28120a 2574686i bk3: 28120a 2589365i bk4: 27816a 2586761i bk5: 27816a 2588386i bk6: 25076a 2606479i bk7: 25076a 2617449i bk8: 25536a 2606400i bk9: 25536a 2611600i bk10: 25604a 2607149i bk11: 25604a 2615965i bk12: 27968a 2579342i bk13: 27968a 2592400i bk14: 28416a 2564892i bk15: 28416a 2567899i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.4098
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2842786 n_nop=2158472 n_act=20093 n_pre=20077 n_req=161036 n_rd=435296 n_write=208848 bw_util=0.4532
n_activity=2182441 dram_eff=0.5903
bk0: 29184a 2563948i bk1: 29184a 2576447i bk2: 28116a 2575010i bk3: 28116a 2584917i bk4: 27816a 2584217i bk5: 27816a 2590511i bk6: 25080a 2607129i bk7: 25080a 2613985i bk8: 25536a 2603406i bk9: 25536a 2610282i bk10: 25532a 2609186i bk11: 25532a 2617887i bk12: 27968a 2577444i bk13: 27968a 2582585i bk14: 28416a 2565421i bk15: 28416a 2571804i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.43012
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents
MSHR: tag=0xc01ee880, atomic=0 1 entries : 0x7fe0bac7c120 :  mf: uid=24421916, sid19:w08, part=4, addr=0xc01ee880, load , size=128, unknown  status = IN_PARTITION_DRAM (9972695), 

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2842786 n_nop=2158534 n_act=19907 n_pre=19891 n_req=161114 n_rd=435454 n_write=209000 bw_util=0.4534
n_activity=2188226 dram_eff=0.589
bk0: 29184a 2564246i bk1: 29184a 2576960i bk2: 28116a 2577368i bk3: 28116a 2586999i bk4: 27436a 2587241i bk5: 27434a 2593632i bk6: 25536a 2599628i bk7: 25536a 2608444i bk8: 25536a 2604552i bk9: 25536a 2611142i bk10: 25532a 2609917i bk11: 25532a 2619103i bk12: 27964a 2577578i bk13: 27964a 2589052i bk14: 28424a 2568043i bk15: 28424a 2572818i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.41053
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2842786 n_nop=2158592 n_act=20031 n_pre=20015 n_req=161037 n_rd=435300 n_write=208848 bw_util=0.4532
n_activity=2184734 dram_eff=0.5897
bk0: 28724a 2567880i bk1: 28724a 2579884i bk2: 28496a 2576152i bk3: 28496a 2579400i bk4: 27436a 2590639i bk5: 27436a 2594345i bk6: 25536a 2603533i bk7: 25536a 2612336i bk8: 25536a 2600975i bk9: 25536a 2607809i bk10: 25532a 2610823i bk11: 25536a 2616650i bk12: 27964a 2580761i bk13: 27964a 2587354i bk14: 28424a 2570588i bk15: 28424a 2575471i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.43378
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2842786 n_nop=2159068 n_act=19869 n_pre=19853 n_req=160999 n_rd=435148 n_write=208848 bw_util=0.4531
n_activity=2181389 dram_eff=0.5904
bk0: 28728a 2567917i bk1: 28724a 2580959i bk2: 28496a 2572369i bk3: 28496a 2583818i bk4: 27356a 2590037i bk5: 27356a 2597953i bk6: 25536a 2603040i bk7: 25536a 2612563i bk8: 25536a 2604358i bk9: 25536a 2609815i bk10: 25532a 2606731i bk11: 25532a 2614773i bk12: 27508a 2581690i bk13: 27508a 2592301i bk14: 28884a 2559683i bk15: 28884a 2563835i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.42793
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2842786 n_nop=2158162 n_act=20016 n_pre=20000 n_req=161152 n_rd=435456 n_write=209152 bw_util=0.4535
n_activity=2184213 dram_eff=0.5902
bk0: 28724a 2568496i bk1: 28724a 2581448i bk2: 28500a 2573412i bk3: 28500a 2585227i bk4: 27356a 2591805i bk5: 27356a 2594830i bk6: 25536a 2602728i bk7: 25536a 2613250i bk8: 25232a 2604107i bk9: 25232a 2611302i bk10: 25992a 2603097i bk11: 25992a 2610171i bk12: 27504a 2586203i bk13: 27504a 2592820i bk14: 28884a 2563301i bk15: 28884a 2566986i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.41565
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2842786 n_nop=2158956 n_act=19929 n_pre=19913 n_req=160997 n_rd=435140 n_write=208848 bw_util=0.4531
n_activity=2183489 dram_eff=0.5899
bk0: 28728a 2570629i bk1: 28724a 2583610i bk2: 28500a 2576943i bk3: 28500a 2584169i bk4: 27196a 2593688i bk5: 27196a 2597463i bk6: 25536a 2601117i bk7: 25536a 2608870i bk8: 25232a 2607560i bk9: 25232a 2613746i bk10: 25992a 2601721i bk11: 25992a 2608255i bk12: 27504a 2578827i bk13: 27504a 2591521i bk14: 28884a 2561151i bk15: 28884a 2567283i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.42284
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2842786 n_nop=2158638 n_act=20086 n_pre=20070 n_req=160998 n_rd=435144 n_write=208848 bw_util=0.4531
n_activity=2183200 dram_eff=0.59
bk0: 29184a 2562139i bk1: 29184a 2574402i bk2: 28500a 2573367i bk3: 28500a 2582321i bk4: 27196a 2596089i bk5: 27196a 2600303i bk6: 25536a 2600940i bk7: 25536a 2612074i bk8: 25232a 2606307i bk9: 25232a 2614795i bk10: 25992a 2602951i bk11: 25992a 2613540i bk12: 27504a 2585565i bk13: 27504a 2590299i bk14: 28428a 2566741i bk15: 28428a 2573871i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.39408
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents
MSHR: tag=0xc01eee80, atomic=0 1 entries : 0x7fe0bacfe0c0 :  mf: uid=24421915, sid19:w11, part=10, addr=0xc01eee80, load , size=128, unknown  status = IN_PARTITION_MC_RETURNQ (9972695), 

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2842786 n_nop=2158508 n_act=19843 n_pre=19827 n_req=161152 n_rd=435456 n_write=209152 bw_util=0.4535
n_activity=2188221 dram_eff=0.5892
bk0: 29184a 2566273i bk1: 29184a 2576580i bk2: 28500a 2574272i bk3: 28500a 2580059i bk4: 27200a 2594106i bk5: 27200a 2598102i bk6: 25536a 2604076i bk7: 25536a 2609323i bk8: 25232a 2606703i bk9: 25232a 2616033i bk10: 25684a 2603577i bk11: 25684a 2614988i bk12: 27964a 2575718i bk13: 27964a 2584532i bk14: 28428a 2570572i bk15: 28428a 2573873i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.41195

========= L2 cache stats =========
L2_cache_bank[0]: Access = 80350, Miss = 54394, Miss_rate = 0.677, Pending_hits = 354, Reservation_fails = 0
L2_cache_bank[1]: Access = 80284, Miss = 54392, Miss_rate = 0.677, Pending_hits = 1543, Reservation_fails = 1
L2_cache_bank[2]: Access = 80322, Miss = 54412, Miss_rate = 0.677, Pending_hits = 298, Reservation_fails = 4
L2_cache_bank[3]: Access = 80332, Miss = 54411, Miss_rate = 0.677, Pending_hits = 1539, Reservation_fails = 0
L2_cache_bank[4]: Access = 80370, Miss = 54430, Miss_rate = 0.677, Pending_hits = 325, Reservation_fails = 0
L2_cache_bank[5]: Access = 80351, Miss = 54430, Miss_rate = 0.677, Pending_hits = 1541, Reservation_fails = 4
L2_cache_bank[6]: Access = 80275, Miss = 54412, Miss_rate = 0.678, Pending_hits = 306, Reservation_fails = 0
L2_cache_bank[7]: Access = 80275, Miss = 54412, Miss_rate = 0.678, Pending_hits = 1535, Reservation_fails = 0
L2_cache_bank[8]: Access = 80379, Miss = 54432, Miss_rate = 0.677, Pending_hits = 338, Reservation_fails = 1
L2_cache_bank[9]: Access = 80398, Miss = 54432, Miss_rate = 0.677, Pending_hits = 1571, Reservation_fails = 0
L2_cache_bank[10]: Access = 80360, Miss = 54412, Miss_rate = 0.677, Pending_hits = 337, Reservation_fails = 0
L2_cache_bank[11]: Access = 80322, Miss = 54413, Miss_rate = 0.677, Pending_hits = 1560, Reservation_fails = 0
L2_cache_bank[12]: Access = 80284, Miss = 54394, Miss_rate = 0.678, Pending_hits = 318, Reservation_fails = 2
L2_cache_bank[13]: Access = 80322, Miss = 54393, Miss_rate = 0.677, Pending_hits = 1541, Reservation_fails = 0
L2_cache_bank[14]: Access = 80436, Miss = 54432, Miss_rate = 0.677, Pending_hits = 332, Reservation_fails = 0
L2_cache_bank[15]: Access = 80436, Miss = 54432, Miss_rate = 0.677, Pending_hits = 1573, Reservation_fails = 0
L2_cache_bank[16]: Access = 80341, Miss = 54393, Miss_rate = 0.677, Pending_hits = 335, Reservation_fails = 0
L2_cache_bank[17]: Access = 80303, Miss = 54392, Miss_rate = 0.677, Pending_hits = 1539, Reservation_fails = 0
L2_cache_bank[18]: Access = 80303, Miss = 54393, Miss_rate = 0.677, Pending_hits = 310, Reservation_fails = 0
L2_cache_bank[19]: Access = 80341, Miss = 54393, Miss_rate = 0.677, Pending_hits = 1520, Reservation_fails = 0
L2_cache_bank[20]: Access = 80436, Miss = 54432, Miss_rate = 0.677, Pending_hits = 323, Reservation_fails = 2
L2_cache_bank[21]: Access = 80436, Miss = 54432, Miss_rate = 0.677, Pending_hits = 1539, Reservation_fails = 0
L2_total_cache_accesses = 1767656
L2_total_cache_misses = 1197068
L2_total_cache_miss_rate = 0.6772
L2_total_cache_pending_hits = 20577
L2_total_cache_reservation_fails = 14
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 549918
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 20184
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 622490
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 574560
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 14
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 93
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 366
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1192592
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 574560
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.041
L2_cache_fill_port_util = 0.142

icnt_total_pkts_mem_to_simt=5678144
icnt_total_pkts_simt_to_mem=4065896
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.55904
	minimum = 6
	maximum = 52
Network latency average = 8.42488
	minimum = 6
	maximum = 42
Slowest packet = 3448531
Flit latency average = 6.89114
	minimum = 6
	maximum = 38
Slowest flit = 9505360
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0237308
	minimum = 0.0187789 (at node 0)
	maximum = 0.0281683 (at node 19)
Accepted packet rate average = 0.0237308
	minimum = 0.0187789 (at node 0)
	maximum = 0.0281683 (at node 19)
Injected flit rate average = 0.0654056
	minimum = 0.043273 (at node 0)
	maximum = 0.0866992 (at node 42)
Accepted flit rate average= 0.0654056
	minimum = 0.0602148 (at node 0)
	maximum = 0.0903223 (at node 19)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.88316 (38 samples)
	minimum = 6 (38 samples)
	maximum = 93.4474 (38 samples)
Network latency average = 8.6342 (38 samples)
	minimum = 6 (38 samples)
	maximum = 79.6053 (38 samples)
Flit latency average = 7.15537 (38 samples)
	minimum = 6 (38 samples)
	maximum = 76.0526 (38 samples)
Fragmentation average = 0.0138873 (38 samples)
	minimum = 0 (38 samples)
	maximum = 33.8158 (38 samples)
Injected packet rate average = 0.0232958 (38 samples)
	minimum = 0.0184351 (38 samples)
	maximum = 0.0276509 (38 samples)
Accepted packet rate average = 0.0232958 (38 samples)
	minimum = 0.0184351 (38 samples)
	maximum = 0.0276509 (38 samples)
Injected flit rate average = 0.0642075 (38 samples)
	minimum = 0.0424764 (38 samples)
	maximum = 0.0851365 (38 samples)
Accepted flit rate average = 0.0642075 (38 samples)
	minimum = 0.0591182 (38 samples)
	maximum = 0.088669 (38 samples)
Injected packet size average = 2.75618 (38 samples)
Accepted packet size average = 2.75618 (38 samples)
Hops average = 1 (38 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 9 min, 33 sec (4173 sec)
gpgpu_simulation_rate = 262702 (inst/sec)
gpgpu_simulation_rate = 2389 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 25 bind to kernel 39 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 39 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 39 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 39 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 39 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 39 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 39 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 39 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 39 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 39 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 39 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 39 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 39 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 39 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 39 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 39 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 39 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 39 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 39 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 39 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 39 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 39 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 39 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 39 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 39 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 39 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 39 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 39 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 39: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 39 
gpu_sim_cycle = 38954
gpu_sim_insn = 28848876
gpu_ipc =     740.5883
gpu_tot_sim_cycle = 10233800
gpu_tot_sim_insn = 1125106164
gpu_tot_ipc =     109.9402
gpu_tot_issued_cta = 2496
max_total_param_size = 0
gpu_stall_dramfull = 63666
gpu_stall_icnt2sh    = 22170
partiton_reqs_in_parallel = 856988
partiton_reqs_in_parallel_total    = 33618246
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       3.3688
partiton_reqs_in_parallel_util = 856988
partiton_reqs_in_parallel_util_total    = 33618246
gpu_sim_cycle_parition_util = 38954
gpu_tot_sim_cycle_parition_util    = 1530053
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9726
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 1767656
L2_BW  =     113.1549 GB/Sec
L2_BW_total  =      16.8025 GB/Sec
gpu_total_sim_rate=264544

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 22589892
	L1I_total_cache_misses = 3568
	L1I_total_cache_miss_rate = 0.0002
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 69888
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0234
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 68256
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 22586324
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3568
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 69888
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 22589892
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
188254, 180920, 181227, 187826, 188286, 180962, 181255, 187783, 53205, 51028, 51233, 34950, 
gpgpu_n_tot_thrd_icount = 1299457536
gpgpu_n_tot_w_icount = 40608048
gpgpu_n_stall_shd_mem = 133801
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1223976
gpgpu_n_mem_write_global = 589680
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 29882112
gpgpu_n_store_insn = 18574920
gpgpu_n_shmem_insn = 123056232
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2236416
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 17693
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 114664
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1177773	W0_Idle:728512	W0_Scoreboard:46606523	W1:2358720	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:15919020	W32:22330308
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 9791808 {8:1223976,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 80196480 {136:589680,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 138156096 {40:294840,136:929136,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 4717440 {8:589680,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 1746 
maxdqlatency = 0 
maxmflatency = 12576 
averagemflatency = 261 
max_icnt2mem_latency = 11626 
max_icnt2sh_latency = 10233799 
mrq_lat_table:800377 	126659 	88390 	193470 	239292 	190618 	114050 	52056 	9791 	3481 	68 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1156204 	642397 	3161 	2414 	2885 	3725 	2898 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	58 	1635874 	77573 	877 	147 	87085 	213 	576 	1316 	2378 	2522 	3488 	2053 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	1027217 	193769 	3018 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	7084 	11629 	29006 	58121 	123571 	248278 	111991 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2828 	228 	5 	11 	6 	7 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:     12320     12386     13222     13102     13189     13282     11480     11902     12744     13235     12216     12126     11552     11961     12361     12752 
dram[1]:     12329     12238     13207     13104     13222     13223     11320     11987     12744     13234     12145     12048     11736     12172     12299     12647 
dram[2]:     12322     12755     13210     12862     13152     13248     11411     12026     12744     13224     12143     12020     11647     11907     12390     12756 
dram[3]:     12384     12629     13224     12937     13154     13147     11292     11892     12745     13222     12142     12380     11597     11992     12302     12687 
dram[4]:     12353     12654     13141     12728     13168     13178     11373     11999     12746     13226     12230     12553     11601     11939     12434     12738 
dram[5]:     12343     12599     13205     13151     13193     13144     11261     11908     12745     13231     12225     12479     11524     12031     12315     12713 
dram[6]:     12483     12729     13083     12941     13213     13238     11161     11967     12744     13229     12219     12589     11713     11620     12364     12652 
dram[7]:     12414     12646     13281     13262     13202     13083     11294     11820     12749     13236     12315     12206     11629     11544     12371     12764 
dram[8]:     12474     12822     13058     13095     13202     13322     11317     11918     12748     13230     12154     12181     11642     11607     12297     12614 
dram[9]:     12338     12653     13078     13135     13177     13270     11422     11877     12744     13238     12040     11964     11563     11511     12413     12672 
dram[10]:     12447     12821     13095     13122     13289     13408     11110     12030     12744     13233     12239     12259     11716     12212     12337     12447 
average row accesses per activate:
dram[0]:  8.674291  8.256757  8.821342  8.821342  7.674366  7.657249  8.307828  8.249782  8.610864  8.321858  8.089916  8.015821  9.318421  9.156897  7.898427  8.001450 
dram[1]:  9.006552  8.933388  7.610834  7.765818  7.215754  7.094276  9.512589  9.126570  8.961075  8.903315  7.661636  7.530055  8.679739  8.465339  8.289790  7.836054 
dram[2]:  9.028939  8.734059  8.965575  9.041491  7.398174  7.300762  8.705070  8.292361  8.896044  8.293310  8.202381  8.018288  9.174438  8.890377  7.422314  7.214903 
dram[3]:  8.949800  8.740856  8.244787  8.119391  7.450495  7.250516  9.306404  8.953554  8.343399  8.058333  7.524667  7.536470  8.736842  8.411718  8.014782  7.341909 
dram[4]:  9.087379  9.028939  8.904921  8.494034  7.450288  7.156401  8.454148  8.380953  8.580301  8.004967  8.466080  8.319481  8.636585  8.410927  7.670438  7.192307 
dram[5]:  8.452728  8.249812  8.070527  7.987509  7.626106  7.339248  9.388943  9.192782  7.855402  8.153457  7.921682  7.781376  9.237391  8.874686  7.802878  7.469697 
dram[6]:  9.367972  8.700158  8.731727  8.845403  7.325053  7.212439  8.840182  8.619768  8.945421  8.572695  8.333912  8.305099  7.894377  7.852608  7.626290  7.426944 
dram[7]:  8.478797  8.080089  8.343822  8.131638  8.038162  7.528082  9.499509  9.334620  7.346718  7.229483  8.189684  8.062244  9.375451  9.120281  7.663209  7.446908 
dram[8]:  8.619123  8.459230  8.704564  8.662949  7.222144  7.156534  9.106303  8.905244  8.641235  8.316434  8.102057  8.155758  8.244445  8.096648  7.994949  7.600137 
dram[9]:  8.186589  8.011413  8.331035  8.083271  7.963452  7.671161  8.760181  8.744354  7.604317  7.574045  8.635088  8.321218  9.160494  8.781065  7.491022  7.522192 
dram[10]:  9.176471  9.014446  8.356648  8.356648  7.347202  7.137282  9.612711  9.518190  8.531838  8.158662  8.039004  7.894866  8.035552  7.933533  7.940703  7.848770 
average row locality = 1818252/221299 = 8.216269
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      7372      7371      7328      7328      7011      7011      6443      6443      6550      6550      6545      6545      7183      7182      7393      7393 
dram[1]:      7370      7370      7211      7211      7130      7130      6443      6443      6549      6549      6564      6564      7184      7184      7393      7392 
dram[2]:      7488      7488      7211      7211      7130      7130      6442      6442      6550      6550      6564      6564      7184      7184      7293      7293 
dram[3]:      7488      7488      7210      7210      7130      7130      6443      6443      6550      6550      6546      6546      7184      7184      7293      7293 
dram[4]:      7488      7488      7210      7210      7033      7033      6560      6560      6550      6550      6546      6546      7183      7183      7295      7295 
dram[5]:      7370      7370      7307      7307      7033      7033      6560      6560      6550      6550      6546      6547      7183      7183      7295      7295 
dram[6]:      7371      7370      7307      7307      7013      7013      6560      6560      6550      6550      6546      6546      7066      7066      7413      7413 
dram[7]:      7370      7370      7308      7308      7013      7013      6560      6560      6472      6472      6664      6664      7065      7065      7413      7413 
dram[8]:      7371      7370      7308      7308      6972      6972      6560      6560      6472      6472      6664      6664      7065      7065      7413      7413 
dram[9]:      7488      7488      7308      7308      6972      6972      6560      6560      6471      6471      6664      6664      7065      7065      7296      7296 
dram[10]:      7488      7488      7308      7308      6973      6973      6560      6560      6471      6471      6585      6585      7183      7183      7296      7296 
total reads: 1228572
bank skew: 7488/6442 = 1.16
chip skew: 111730/111648 = 1.00
number of total write accesses:
dram[0]:      3627      3627      3584      3584      3288      3288      3003      3003      3120      3120      3082      3082      3440      3440      3649      3649 
dram[1]:      3627      3627      3467      3467      3405      3405      3003      3003      3120      3120      3082      3082      3440      3440      3649      3649 
dram[2]:      3744      3744      3467      3467      3405      3405      3003      3003      3120      3120      3082      3082      3440      3440      3551      3551 
dram[3]:      3744      3744      3467      3467      3405      3405      3003      3003      3120      3120      3063      3063      3440      3440      3551      3551 
dram[4]:      3744      3744      3467      3467      3308      3308      3120      3120      3120      3120      3063      3063      3440      3440      3551      3551 
dram[5]:      3627      3627      3564      3564      3308      3308      3120      3120      3120      3120      3063      3063      3440      3440      3551      3551 
dram[6]:      3627      3627      3564      3564      3308      3308      3120      3120      3120      3120      3063      3063      3323      3323      3668      3668 
dram[7]:      3627      3627      3564      3564      3308      3308      3120      3120      3042      3042      3180      3180      3323      3323      3668      3668 
dram[8]:      3627      3627      3564      3564      3269      3269      3120      3120      3042      3042      3180      3180      3323      3323      3668      3668 
dram[9]:      3744      3744      3564      3564      3269      3269      3120      3120      3042      3042      3180      3180      3323      3323      3551      3551 
dram[10]:      3744      3744      3564      3564      3269      3269      3120      3120      3042      3042      3102      3102      3440      3440      3551      3551 
total reads: 589680
bank skew: 3744/3003 = 1.25
chip skew: 53664/53586 = 1.00
average mf latency per bank:
dram[0]:        267       247       269       248       273       249       264       246       267       246       285       254       284       257       269       251
dram[1]:        265       246       270       247       274       248       263       248       268       245       285       254       283       256       267       250
dram[2]:        267       248       269       249       272       248       265       247       266       245       283       254       284       256       267       249
dram[3]:        266       248       271       248       273       248       262       248       269       246       285       254       284       256       266       250
dram[4]:        265       247       270       249       273       247       264       247       268       245       285       256       284       257       268       248
dram[5]:        265       247       270       249       274       249       263       247       268       246       286       254       284       256       266       249
dram[6]:        264       247       270       249       273       248       263       247       266       245       286       256       284       257       267       249
dram[7]:        266       247       269       247       273       249       264       247       266       243       285       255       283       258       266       249
dram[8]:        262       246       272       250       274       248       265       247       265       244       284       255       285       258       267       249
dram[9]:        265       247       271       248       273       249       263       246       267       242       284       254       284       258       268       248
dram[10]:        265       246       271       249       274       247       263       247       266       244       288       254       283       257       267       251
maximum mf latency per bank:
dram[0]:      11357     11071     10898     10728     10527     10192      9611      9523      9784      9442     12391     11982     12459     12069     11706     11388
dram[1]:      11359     10741     11096     10859     10363     10101      9818      9490      9978      9657     12370     11880     12502     12026     11745     11446
dram[2]:      11270     10946     10744     10533     10665     10301      9641      9456      9700      9469     12409     11999     12474     12074     11639     11346
dram[3]:      11916     11351     11179     10947     10236     10123      9840      9429     10061      9724     12354     11883     12387     11909     11657     11360
dram[4]:      11328     11216     10802     10317     10672     10184      9732      9435      9823      9386     12365     11953     12576     12107     11547     11249
dram[5]:      11698     11378     11251     10994     10191      9851      9623      9396     10030      9635     12372     11971     12540     11949     11533     11359
dram[6]:      10939     10646     11186     10838     10538     10078      9580      9364      9717      9295     12457     12047     12327     11837     11636     11229
dram[7]:      11689     11219     11209     11003      9999      9710      9640      9384      9584      9456     12446     12028     12091     11620     11708     11310
dram[8]:      11074     10497     10984     10759     10702     10241      9661      9329      9400      8914     12496     12103     12215     11831     11540     11213
dram[9]:      11178     10787     10937     10568     10599     10236      9752      9396      9764      9346     12429     11956     12090     11605     11662     11458
dram[10]:      11196     10921     11179     10845     10574     10242      9946      9626      9395      8925     12435     11953     12503     11873     11812     11321
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2915117 n_nop=2214601 n_act=19798 n_pre=19782 n_req=165234 n_rd=446592 n_write=214344 bw_util=0.4535
n_activity=2241101 dram_eff=0.5898
bk0: 29488a 2636654i bk1: 29484a 2649903i bk2: 29312a 2639713i bk3: 29312a 2651837i bk4: 28044a 2659442i bk5: 28044a 2662965i bk6: 25772a 2674229i bk7: 25772a 2684481i bk8: 26200a 2673253i bk9: 26200a 2676674i bk10: 26180a 2674079i bk11: 26180a 2682689i bk12: 28732a 2647265i bk13: 28728a 2654923i bk14: 29572a 2628031i bk15: 29572a 2634180i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.44061
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents
MSHR: tag=0xc03ee880, atomic=0 1 entries : 0x7fe0bb534710 :  mf: uid=25064560, sid27:w08, part=1, addr=0xc03ee880, load , size=128, unknown  status = IN_PARTITION_DRAM (10233799), 

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2915117 n_nop=2213786 n_act=20128 n_pre=20112 n_req=165273 n_rd=446747 n_write=214344 bw_util=0.4536
n_activity=2246743 dram_eff=0.5885
bk0: 29480a 2634854i bk1: 29480a 2649776i bk2: 28844a 2641329i bk3: 28843a 2650871i bk4: 28520a 2650660i bk5: 28520a 2656978i bk6: 25772a 2673852i bk7: 25772a 2682874i bk8: 26196a 2673505i bk9: 26196a 2680217i bk10: 26256a 2673773i bk11: 26256a 2681696i bk12: 28736a 2645045i bk13: 28736a 2653083i bk14: 29572a 2627618i bk15: 29568a 2633400i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.41449
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2915117 n_nop=2213857 n_act=19942 n_pre=19926 n_req=165348 n_rd=446896 n_write=214496 bw_util=0.4538
n_activity=2238623 dram_eff=0.5909
bk0: 29952a 2628466i bk1: 29952a 2642257i bk2: 28844a 2640230i bk3: 28844a 2655651i bk4: 28520a 2653562i bk5: 28520a 2654964i bk6: 25768a 2672692i bk7: 25768a 2684421i bk8: 26200a 2673084i bk9: 26200a 2678350i bk10: 26256a 2673629i bk11: 26256a 2682686i bk12: 28736a 2644854i bk13: 28736a 2658359i bk14: 29172a 2630268i bk15: 29172a 2633743i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.40041
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2915117 n_nop=2213423 n_act=20307 n_pre=20291 n_req=165274 n_rd=446752 n_write=214344 bw_util=0.4536
n_activity=2238179 dram_eff=0.5907
bk0: 29952a 2629418i bk1: 29952a 2642353i bk2: 28840a 2640645i bk3: 28840a 2651279i bk4: 28520a 2650641i bk5: 28520a 2657369i bk6: 25772a 2673339i bk7: 25772a 2680677i bk8: 26200a 2669621i bk9: 26200a 2676841i bk10: 26184a 2676228i bk11: 26184a 2684983i bk12: 28736a 2642868i bk13: 28736a 2648369i bk14: 29172a 2630849i bk15: 29172a 2637289i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.42273
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2915117 n_nop=2213491 n_act=20109 n_pre=20093 n_req=165356 n_rd=446920 n_write=214504 bw_util=0.4538
n_activity=2244028 dram_eff=0.5895
bk0: 29952a 2629905i bk1: 29952a 2642735i bk2: 28840a 2643397i bk3: 28840a 2653607i bk4: 28132a 2653711i bk5: 28132a 2660610i bk6: 26240a 2665730i bk7: 26240a 2675108i bk8: 26200a 2671107i bk9: 26200a 2677436i bk10: 26184a 2676717i bk11: 26184a 2686233i bk12: 28732a 2642955i bk13: 28732a 2655120i bk14: 29180a 2633581i bk15: 29180a 2638409i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.40179
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2915117 n_nop=2213543 n_act=20245 n_pre=20229 n_req=165275 n_rd=446756 n_write=214344 bw_util=0.4536
n_activity=2240693 dram_eff=0.5901
bk0: 29480a 2633450i bk1: 29480a 2646015i bk2: 29228a 2642124i bk3: 29228a 2645550i bk4: 28132a 2657375i bk5: 28132a 2660900i bk6: 26240a 2669759i bk7: 26240a 2679231i bk8: 26200a 2667547i bk9: 26200a 2674135i bk10: 26184a 2677584i bk11: 26188a 2683731i bk12: 28732a 2646123i bk13: 28732a 2652867i bk14: 29180a 2636223i bk15: 29180a 2641446i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.42503
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2915117 n_nop=2214039 n_act=20073 n_pre=20057 n_req=165237 n_rd=446604 n_write=214344 bw_util=0.4535
n_activity=2236636 dram_eff=0.591
bk0: 29484a 2633573i bk1: 29480a 2646847i bk2: 29228a 2638252i bk3: 29228a 2649690i bk4: 28052a 2656558i bk5: 28052a 2664669i bk6: 26240a 2669696i bk7: 26240a 2679355i bk8: 26200a 2670643i bk9: 26200a 2676361i bk10: 26184a 2673217i bk11: 26184a 2681588i bk12: 28264a 2646816i bk13: 28264a 2658664i bk14: 29652a 2625036i bk15: 29652a 2629111i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.41975
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2915117 n_nop=2213109 n_act=20224 n_pre=20208 n_req=165394 n_rd=446920 n_write=214656 bw_util=0.4539
n_activity=2239990 dram_eff=0.5907
bk0: 29480a 2634492i bk1: 29480a 2647735i bk2: 29232a 2639287i bk3: 29232a 2651363i bk4: 28052a 2658265i bk5: 28052a 2661684i bk6: 26240a 2668819i bk7: 26240a 2680068i bk8: 25888a 2670534i bk9: 25888a 2677953i bk10: 26656a 2669414i bk11: 26656a 2676581i bk12: 28260a 2651619i bk13: 28260a 2658553i bk14: 29652a 2628960i bk15: 29652a 2632781i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.40736
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2915117 n_nop=2213927 n_act=20133 n_pre=20117 n_req=165235 n_rd=446596 n_write=214344 bw_util=0.4535
n_activity=2238882 dram_eff=0.5904
bk0: 29484a 2636422i bk1: 29480a 2649484i bk2: 29232a 2642932i bk3: 29232a 2650480i bk4: 27888a 2660071i bk5: 27888a 2663786i bk6: 26240a 2666865i bk7: 26240a 2675353i bk8: 25888a 2673880i bk9: 25888a 2680251i bk10: 26656a 2668157i bk11: 26656a 2674901i bk12: 28260a 2644276i bk13: 28260a 2657851i bk14: 29652a 2626072i bk15: 29652a 2632700i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.41595
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2915117 n_nop=2213609 n_act=20294 n_pre=20278 n_req=165234 n_rd=446592 n_write=214344 bw_util=0.4535
n_activity=2238991 dram_eff=0.5904
bk0: 29952a 2627541i bk1: 29952a 2640144i bk2: 29232a 2639007i bk3: 29232a 2648256i bk4: 27888a 2662937i bk5: 27888a 2667116i bk6: 26240a 2667172i bk7: 26240a 2678786i bk8: 25884a 2672914i bk9: 25884a 2681383i bk10: 26656a 2669353i bk11: 26656a 2679830i bk12: 28260a 2650932i bk13: 28260a 2655790i bk14: 29184a 2632361i bk15: 29184a 2639539i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.38707
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2915117 n_nop=2213471 n_act=20047 n_pre=20031 n_req=165392 n_rd=446912 n_write=214656 bw_util=0.4539
n_activity=2244022 dram_eff=0.5896
bk0: 29952a 2631971i bk1: 29952a 2642439i bk2: 29232a 2640547i bk3: 29232a 2646456i bk4: 27892a 2661028i bk5: 27892a 2664834i bk6: 26240a 2669841i bk7: 26240a 2675645i bk8: 25884a 2673364i bk9: 25884a 2682818i bk10: 26340a 2670510i bk11: 26340a 2681609i bk12: 28732a 2641008i bk13: 28732a 2650022i bk14: 29184a 2635662i bk15: 29184a 2639531i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.40248

========= L2 cache stats =========
L2_cache_bank[0]: Access = 82463, Miss = 55825, Miss_rate = 0.677, Pending_hits = 357, Reservation_fails = 0
L2_cache_bank[1]: Access = 82396, Miss = 55823, Miss_rate = 0.677, Pending_hits = 1546, Reservation_fails = 1
L2_cache_bank[2]: Access = 82435, Miss = 55844, Miss_rate = 0.677, Pending_hits = 302, Reservation_fails = 4
L2_cache_bank[3]: Access = 82446, Miss = 55843, Miss_rate = 0.677, Pending_hits = 1543, Reservation_fails = 0
L2_cache_bank[4]: Access = 82485, Miss = 55862, Miss_rate = 0.677, Pending_hits = 328, Reservation_fails = 0
L2_cache_bank[5]: Access = 82466, Miss = 55862, Miss_rate = 0.677, Pending_hits = 1544, Reservation_fails = 4
L2_cache_bank[6]: Access = 82388, Miss = 55844, Miss_rate = 0.678, Pending_hits = 310, Reservation_fails = 0
L2_cache_bank[7]: Access = 82387, Miss = 55844, Miss_rate = 0.678, Pending_hits = 1539, Reservation_fails = 0
L2_cache_bank[8]: Access = 82493, Miss = 55865, Miss_rate = 0.677, Pending_hits = 340, Reservation_fails = 1
L2_cache_bank[9]: Access = 82513, Miss = 55865, Miss_rate = 0.677, Pending_hits = 1573, Reservation_fails = 0
L2_cache_bank[10]: Access = 82474, Miss = 55844, Miss_rate = 0.677, Pending_hits = 340, Reservation_fails = 0
L2_cache_bank[11]: Access = 82435, Miss = 55845, Miss_rate = 0.677, Pending_hits = 1563, Reservation_fails = 0
L2_cache_bank[12]: Access = 82396, Miss = 55826, Miss_rate = 0.678, Pending_hits = 322, Reservation_fails = 2
L2_cache_bank[13]: Access = 82435, Miss = 55825, Miss_rate = 0.677, Pending_hits = 1545, Reservation_fails = 0
L2_cache_bank[14]: Access = 82552, Miss = 55865, Miss_rate = 0.677, Pending_hits = 334, Reservation_fails = 0
L2_cache_bank[15]: Access = 82552, Miss = 55865, Miss_rate = 0.677, Pending_hits = 1576, Reservation_fails = 0
L2_cache_bank[16]: Access = 82455, Miss = 55825, Miss_rate = 0.677, Pending_hits = 337, Reservation_fails = 0
L2_cache_bank[17]: Access = 82416, Miss = 55824, Miss_rate = 0.677, Pending_hits = 1542, Reservation_fails = 0
L2_cache_bank[18]: Access = 82415, Miss = 55824, Miss_rate = 0.677, Pending_hits = 313, Reservation_fails = 0
L2_cache_bank[19]: Access = 82454, Miss = 55824, Miss_rate = 0.677, Pending_hits = 1523, Reservation_fails = 0
L2_cache_bank[20]: Access = 82552, Miss = 55864, Miss_rate = 0.677, Pending_hits = 325, Reservation_fails = 2
L2_cache_bank[21]: Access = 82552, Miss = 55864, Miss_rate = 0.677, Pending_hits = 1541, Reservation_fails = 0
L2_total_cache_accesses = 1814160
L2_total_cache_misses = 1228572
L2_total_cache_miss_rate = 0.6772
L2_total_cache_pending_hits = 20643
L2_total_cache_reservation_fails = 14
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 564852
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 20250
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 638874
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 589680
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 14
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 93
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 366
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1223976
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 589680
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.041
L2_cache_fill_port_util = 0.142

icnt_total_pkts_mem_to_simt=5827504
icnt_total_pkts_simt_to_mem=4172880
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.57575
	minimum = 6
	maximum = 44
Network latency average = 8.44825
	minimum = 6
	maximum = 44
Slowest packet = 3537187
Flit latency average = 6.9174
	minimum = 6
	maximum = 40
Slowest flit = 9749319
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.023877
	minimum = 0.0188946 (at node 5)
	maximum = 0.0283418 (at node 0)
Accepted packet rate average = 0.023877
	minimum = 0.0188946 (at node 5)
	maximum = 0.0283418 (at node 0)
Injected flit rate average = 0.0658085
	minimum = 0.0435397 (at node 5)
	maximum = 0.0872333 (at node 42)
Accepted flit rate average= 0.0658085
	minimum = 0.0605858 (at node 5)
	maximum = 0.0908788 (at node 0)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.87528 (39 samples)
	minimum = 6 (39 samples)
	maximum = 92.1795 (39 samples)
Network latency average = 8.62943 (39 samples)
	minimum = 6 (39 samples)
	maximum = 78.6923 (39 samples)
Flit latency average = 7.14926 (39 samples)
	minimum = 6 (39 samples)
	maximum = 75.1282 (39 samples)
Fragmentation average = 0.0135312 (39 samples)
	minimum = 0 (39 samples)
	maximum = 32.9487 (39 samples)
Injected packet rate average = 0.0233107 (39 samples)
	minimum = 0.0184469 (39 samples)
	maximum = 0.0276686 (39 samples)
Accepted packet rate average = 0.0233107 (39 samples)
	minimum = 0.0184469 (39 samples)
	maximum = 0.0276686 (39 samples)
Injected flit rate average = 0.0642486 (39 samples)
	minimum = 0.0425036 (39 samples)
	maximum = 0.0851903 (39 samples)
Accepted flit rate average = 0.0642486 (39 samples)
	minimum = 0.0591558 (39 samples)
	maximum = 0.0887256 (39 samples)
Injected packet size average = 2.75618 (39 samples)
Accepted packet size average = 2.75618 (39 samples)
Hops average = 1 (39 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 10 min, 53 sec (4253 sec)
gpgpu_simulation_rate = 264544 (inst/sec)
gpgpu_simulation_rate = 2406 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 5 bind to kernel 40 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 40 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 40 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 40 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 40 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 40 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 40 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 40 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 40 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 40 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 40 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 40 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 40 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 40 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 40 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 40 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 40 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 40 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 40 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 40 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 40 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 40 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 40 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 40 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 40 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 40 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 40 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 40 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 40: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 40 
gpu_sim_cycle = 39145
gpu_sim_insn = 28848876
gpu_ipc =     736.9747
gpu_tot_sim_cycle = 10495095
gpu_tot_sim_insn = 1153955040
gpu_tot_ipc =     109.9518
gpu_tot_issued_cta = 2560
max_total_param_size = 0
gpu_stall_dramfull = 63666
gpu_stall_icnt2sh    = 22392
partiton_reqs_in_parallel = 861190
partiton_reqs_in_parallel_total    = 34475234
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       3.3669
partiton_reqs_in_parallel_util = 861190
partiton_reqs_in_parallel_util_total    = 34475234
gpu_sim_cycle_parition_util = 39145
gpu_tot_sim_cycle_parition_util    = 1569007
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9733
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 1814160
L2_BW  =     112.6028 GB/Sec
L2_BW_total  =      16.8042 GB/Sec
gpu_total_sim_rate=266748

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 23169120
	L1I_total_cache_misses = 3568
	L1I_total_cache_miss_rate = 0.0002
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 71680
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0228
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 70048
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 23165552
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3568
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 71680
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 23169120
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
193081, 185555, 185874, 192648, 193113, 185607, 185902, 192591, 53205, 51028, 51233, 34950, 
gpgpu_n_tot_thrd_icount = 1332776960
gpgpu_n_tot_w_icount = 41649280
gpgpu_n_stall_shd_mem = 133825
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1255360
gpgpu_n_mem_write_global = 604800
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 30648320
gpgpu_n_store_insn = 19051200
gpgpu_n_shmem_insn = 126211520
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2293760
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 17717
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 114664
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1208110	W0_Idle:744109	W0_Scoreboard:47750064	W1:2419200	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:16327200	W32:22902880
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 10042880 {8:1255360,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 82252800 {136:604800,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 141698560 {40:302400,136:952960,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 4838400 {8:604800,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 1746 
maxdqlatency = 0 
maxmflatency = 12576 
averagemflatency = 260 
max_icnt2mem_latency = 11626 
max_icnt2sh_latency = 10495094 
mrq_lat_table:819568 	129094 	90391 	199012 	246379 	196184 	117283 	53594 	9822 	3481 	68 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1184773 	660312 	3181 	2414 	2885 	3725 	2898 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	61 	1680306 	79637 	882 	147 	87085 	213 	576 	1316 	2378 	2522 	3488 	2053 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	1053838 	198483 	3067 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	7084 	11629 	29006 	58121 	123571 	248278 	127111 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2904 	230 	5 	11 	6 	7 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:     12320     12386     13222     13102     13189     13282     11480     11902     12744     13235     12216     12126     11552     11961     12361     12752 
dram[1]:     12329     12238     13207     13104     13222     13223     11320     11987     12744     13234     12145     12048     11736     12172     12299     12647 
dram[2]:     12322     12755     13210     12862     13152     13248     11411     12026     12744     13224     12143     12020     11647     11907     12390     12756 
dram[3]:     12384     12629     13224     12937     13154     13147     11292     11892     12745     13222     12142     12380     11597     11992     12302     12687 
dram[4]:     12353     12654     13141     12728     13168     13178     11373     11999     12746     13226     12230     12553     11601     11939     12434     12738 
dram[5]:     12343     12599     13205     13151     13193     13144     11261     11908     12745     13231     12225     12479     11524     12031     12315     12713 
dram[6]:     12483     12729     13083     12941     13213     13238     11161     11967     12744     13229     12219     12589     11713     11620     12364     12652 
dram[7]:     12414     12646     13281     13262     13202     13083     11294     11820     12749     13236     12315     12206     11629     11544     12371     12764 
dram[8]:     12474     12822     13058     13095     13202     13322     11317     11918     12748     13230     12154     12181     11642     11607     12297     12614 
dram[9]:     12338     12653     13078     13135     13177     13270     11422     11877     12744     13238     12040     11964     11563     11511     12413     12672 
dram[10]:     12447     12821     13095     13122     13289     13408     11110     12030     12744     13233     12239     12259     11716     12212     12337     12447 
average row accesses per activate:
dram[0]:  8.507542  8.091822  8.715953  8.729540  7.555714  7.561115  8.224299  8.155013  8.471392  8.171334  8.038242  7.915865  9.196112  9.027386  7.817679  7.894003 
dram[1]:  8.902131  8.860173  7.522306  7.669699  7.127800  7.030540  9.425511  8.954672  8.848350  8.793440  7.578867  7.453313  8.466926  8.242424  8.214804  7.758053 
dram[2]:  8.902628  8.622754  8.874494  8.932355  7.291105  7.198936  8.618878  8.223450  8.755516  8.157895  8.106470  7.918400  9.029046  8.717949  7.338614  7.122357 
dram[3]:  8.841136  8.655147  8.147955  8.040352  7.330623  7.095082  9.192782  8.808007  8.232366  7.961477  7.446374  7.480273  8.587214  8.267477  7.935760  7.271419 
dram[4]:  8.971963  8.888889  8.788292  8.372040  7.334254  7.075283  8.315172  8.246052  8.456948  7.910686  8.383503  8.243311  8.505864  8.304580  7.564626  7.073792 
dram[5]:  8.336289  8.131940  7.965025  7.875088  7.521246  7.229408  9.297094  9.059361  7.756060  8.065041  7.812203  7.667185  9.103765  8.731139  7.711512  7.354497 
dram[6]:  9.261084  8.596799  8.603701  8.738449  7.224949  7.137374  8.709394  8.471392  8.817778  8.478633  8.215834  8.229549  7.760029  7.754373  7.538819  7.329678 
dram[7]:  8.361008  7.971025  8.175824  7.954383  7.933383  7.417075  9.402843  9.227907  7.256505  7.144949  8.099439  7.952756  9.258486  9.015254  7.543825  7.348642 
dram[8]:  8.532526  8.367210  8.538638  8.499619  7.096491  7.063129  8.993653  8.786537  8.524017  8.229342  8.015873  8.080000  8.114416  7.986486  7.922594  7.494063 
dram[9]:  8.067227  7.879617  8.163862  7.943060  7.883808  7.571634  8.663755  8.633595  7.513472  7.496160  8.508846  8.198052  9.022901  8.634740  7.384462  7.443775 
dram[10]:  9.070867  8.930233  8.224024  8.260548  7.243802  7.026052  9.474689  9.385052  8.363325  8.052805  7.913217  7.789185  7.889050  7.781831  7.887234  7.733658 
average row locality = 1864876/230081 = 8.105302
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      7561      7560      7520      7520      7198      7198      6600      6600      6720      6720      6719      6719      7359      7358      7580      7580 
dram[1]:      7559      7559      7400      7400      7320      7320      6600      6600      6719      6719      6738      6738      7360      7360      7580      7579 
dram[2]:      7680      7680      7400      7400      7320      7320      6599      6599      6720      6720      6738      6738      7360      7360      7478      7478 
dram[3]:      7680      7680      7399      7399      7320      7320      6600      6600      6720      6720      6719      6719      7360      7360      7478      7478 
dram[4]:      7680      7680      7399      7399      7220      7220      6720      6720      6720      6720      6719      6719      7359      7359      7480      7480 
dram[5]:      7559      7559      7499      7499      7220      7220      6720      6720      6720      6720      6719      6720      7359      7359      7480      7480 
dram[6]:      7560      7559      7499      7499      7199      7199      6720      6720      6720      6720      6719      6719      7239      7239      7601      7601 
dram[7]:      7559      7559      7500      7500      7199      7199      6720      6720      6640      6640      6840      6840      7238      7238      7601      7601 
dram[8]:      7560      7559      7500      7500      7157      7157      6720      6720      6640      6640      6840      6840      7238      7238      7601      7601 
dram[9]:      7680      7680      7500      7500      7157      7157      6720      6720      6640      6640      6840      6840      7238      7238      7481      7481 
dram[10]:      7680      7680      7500      7500      7158      7158      6720      6720      6640      6640      6759      6759      7359      7359      7481      7481 
total reads: 1260076
bank skew: 7680/6599 = 1.16
chip skew: 114594/114511 = 1.00
number of total write accesses:
dram[0]:      3720      3720      3680      3680      3380      3380      3080      3080      3200      3200      3160      3160      3520      3520      3740      3740 
dram[1]:      3720      3720      3560      3560      3500      3500      3080      3080      3200      3200      3160      3160      3520      3520      3740      3740 
dram[2]:      3840      3840      3560      3560      3500      3500      3080      3080      3200      3200      3160      3160      3520      3520      3640      3640 
dram[3]:      3840      3840      3560      3560      3500      3500      3080      3080      3200      3200      3140      3140      3520      3520      3640      3640 
dram[4]:      3840      3840      3560      3560      3400      3400      3200      3200      3200      3200      3140      3140      3520      3520      3640      3640 
dram[5]:      3720      3720      3660      3660      3400      3400      3200      3200      3200      3200      3140      3140      3520      3520      3640      3640 
dram[6]:      3720      3720      3660      3660      3400      3400      3200      3200      3200      3200      3140      3140      3400      3400      3760      3760 
dram[7]:      3720      3720      3660      3660      3400      3400      3200      3200      3120      3120      3260      3260      3400      3400      3760      3760 
dram[8]:      3720      3720      3660      3660      3360      3360      3200      3200      3120      3120      3260      3260      3400      3400      3760      3760 
dram[9]:      3840      3840      3660      3660      3360      3360      3200      3200      3120      3120      3260      3260      3400      3400      3640      3640 
dram[10]:      3840      3840      3660      3660      3360      3360      3200      3200      3120      3120      3180      3180      3520      3520      3640      3640 
total reads: 604800
bank skew: 3840/3080 = 1.25
chip skew: 55040/54960 = 1.00
average mf latency per bank:
dram[0]:        266       247       268       247       271       248       263       246       266       245       283       253       283       257       268       250
dram[1]:        264       246       269       247       272       247       262       248       267       244       284       253       282       255       266       250
dram[2]:        266       248       268       248       271       247       264       247       265       244       282       253       283       256       266       248
dram[3]:        265       247       270       247       272       247       261       248       268       245       284       253       283       256       265       249
dram[4]:        264       246       269       249       271       246       263       247       267       244       283       255       283       256       267       247
dram[5]:        264       246       269       248       272       248       262       247       267       245       284       253       283       255       265       248
dram[6]:        263       246       269       248       272       247       262       246       265       244       284       255       283       256       266       249
dram[7]:        265       246       268       246       271       248       263       246       265       242       284       254       282       257       265       248
dram[8]:        261       246       271       249       272       247       264       246       264       244       283       254       284       257       266       249
dram[9]:        264       247       270       247       271       248       262       246       266       242       283       253       282       258       267       248
dram[10]:        264       246       270       249       272       246       262       246       265       243       286       254       282       256       266       250
maximum mf latency per bank:
dram[0]:      11357     11071     10898     10728     10527     10192      9611      9523      9784      9442     12391     11982     12459     12069     11706     11388
dram[1]:      11359     10741     11096     10859     10363     10101      9818      9490      9978      9657     12370     11880     12502     12026     11745     11446
dram[2]:      11270     10946     10744     10533     10665     10301      9641      9456      9700      9469     12409     11999     12474     12074     11639     11346
dram[3]:      11916     11351     11179     10947     10236     10123      9840      9429     10061      9724     12354     11883     12387     11909     11657     11360
dram[4]:      11328     11216     10802     10317     10672     10184      9732      9435      9823      9386     12365     11953     12576     12107     11547     11249
dram[5]:      11698     11378     11251     10994     10191      9851      9623      9396     10030      9635     12372     11971     12540     11949     11533     11359
dram[6]:      10939     10646     11186     10838     10538     10078      9580      9364      9717      9295     12457     12047     12327     11837     11636     11229
dram[7]:      11689     11219     11209     11003      9999      9710      9640      9384      9584      9456     12446     12028     12091     11620     11708     11310
dram[8]:      11074     10497     10984     10759     10702     10241      9661      9329      9400      8914     12496     12103     12215     11831     11540     11213
dram[9]:      11178     10787     10937     10568     10599     10236      9752      9396      9764      9346     12429     11956     12090     11605     11662     11458
dram[10]:      11196     10921     11179     10845     10574     10242      9946      9626      9395      8925     12435     11953     12503     11873     11812     11321
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2987802 n_nop=2268762 n_act=20584 n_pre=20568 n_req=169472 n_rd=458048 n_write=219840 bw_util=0.4538
n_activity=2300598 dram_eff=0.5893
bk0: 30244a 2702005i bk1: 30240a 2715372i bk2: 30080a 2704596i bk3: 30080a 2717780i bk4: 28792a 2725011i bk5: 28792a 2728622i bk6: 26400a 2741088i bk7: 26400a 2751131i bk8: 26880a 2739526i bk9: 26880a 2742938i bk10: 26876a 2740403i bk11: 26876a 2748809i bk12: 29436a 2713236i bk13: 29432a 2721626i bk14: 30320a 2693546i bk15: 30320a 2699525i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.43752
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents
MSHR: tag=0xc01ef080, atomic=0 1 entries : 0x7fe0bbc1dd40 :  mf: uid=25707204, sid09:w08, part=1, addr=0xc01ef080, load , size=128, unknown  status = IN_PARTITION_DRAM (10495094), 

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2987802 n_nop=2267944 n_act=20916 n_pre=20900 n_req=169511 n_rd=458202 n_write=219840 bw_util=0.4539
n_activity=2306041 dram_eff=0.5881
bk0: 30236a 2700329i bk1: 30236a 2715396i bk2: 29600a 2706533i bk3: 29600a 2716294i bk4: 29280a 2715980i bk5: 29278a 2722619i bk6: 26400a 2740574i bk7: 26400a 2749502i bk8: 26876a 2739970i bk9: 26876a 2746783i bk10: 26952a 2740051i bk11: 26952a 2748445i bk12: 29440a 2710493i bk13: 29440a 2718999i bk14: 30320a 2692959i bk15: 30316a 2698552i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.41422
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2987802 n_nop=2268002 n_act=20728 n_pre=20712 n_req=169590 n_rd=458360 n_write=220000 bw_util=0.4541
n_activity=2297794 dram_eff=0.5904
bk0: 30720a 2693726i bk1: 30720a 2708070i bk2: 29600a 2705491i bk3: 29600a 2721367i bk4: 29280a 2718917i bk5: 29280a 2720431i bk6: 26396a 2739310i bk7: 26396a 2751215i bk8: 26880a 2739670i bk9: 26880a 2744570i bk10: 26952a 2739864i bk11: 26952a 2749077i bk12: 29440a 2710707i bk13: 29440a 2724208i bk14: 29912a 2695488i bk15: 29912a 2699003i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.39939
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents
MSHR: tag=0xc01ef280, atomic=0 1 entries : 0x7fe0ba7be430 :  mf: uid=25707203, sid09:w09, part=3, addr=0xc01ef280, load , size=128, unknown  status = IN_PARTITION_DRAM (10495093), 

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2987802 n_nop=2267568 n_act=21101 n_pre=21085 n_req=169512 n_rd=458208 n_write=219840 bw_util=0.4539
n_activity=2297628 dram_eff=0.5902
bk0: 30720a 2694715i bk1: 30720a 2707667i bk2: 29596a 2705892i bk3: 29596a 2716750i bk4: 29280a 2716051i bk5: 29280a 2722133i bk6: 26400a 2739972i bk7: 26400a 2747416i bk8: 26880a 2736219i bk9: 26880a 2743099i bk10: 26876a 2742744i bk11: 26876a 2751525i bk12: 29440a 2708850i bk13: 29440a 2714324i bk14: 29912a 2695891i bk15: 29912a 2702969i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.42221
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2987802 n_nop=2267620 n_act=20911 n_pre=20895 n_req=169594 n_rd=458376 n_write=220000 bw_util=0.4541
n_activity=2302552 dram_eff=0.5892
bk0: 30720a 2694825i bk1: 30720a 2708128i bk2: 29596a 2708479i bk3: 29596a 2718930i bk4: 28880a 2718888i bk5: 28880a 2726056i bk6: 26880a 2731907i bk7: 26880a 2741542i bk8: 26880a 2737706i bk9: 26880a 2743935i bk10: 26876a 2743024i bk11: 26876a 2752370i bk12: 29436a 2709165i bk13: 29436a 2721348i bk14: 29920a 2698882i bk15: 29920a 2703876i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.40299
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2987802 n_nop=2267660 n_act=21053 n_pre=21037 n_req=169513 n_rd=458212 n_write=219840 bw_util=0.4539
n_activity=2300151 dram_eff=0.5896
bk0: 30236a 2698765i bk1: 30236a 2710827i bk2: 29996a 2707400i bk3: 29996a 2710930i bk4: 28880a 2722724i bk5: 28880a 2726173i bk6: 26880a 2736040i bk7: 26880a 2745319i bk8: 26880a 2733928i bk9: 26880a 2740525i bk10: 26876a 2744153i bk11: 26880a 2750495i bk12: 29436a 2712361i bk13: 29436a 2718905i bk14: 29920a 2701787i bk15: 29920a 2706787i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.42458
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2987802 n_nop=2268208 n_act=20859 n_pre=20843 n_req=169473 n_rd=458052 n_write=219840 bw_util=0.4538
n_activity=2295180 dram_eff=0.5907
bk0: 30240a 2699270i bk1: 30236a 2712306i bk2: 29996a 2703039i bk3: 29996a 2715044i bk4: 28796a 2721762i bk5: 28796a 2730225i bk6: 26880a 2735988i bk7: 26880a 2745906i bk8: 26880a 2737107i bk9: 26880a 2742933i bk10: 26876a 2739546i bk11: 26876a 2748444i bk12: 28956a 2712938i bk13: 28956a 2724904i bk14: 30404a 2690083i bk15: 30404a 2694107i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.42199
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2987802 n_nop=2267210 n_act=21036 n_pre=21020 n_req=169634 n_rd=458376 n_write=220160 bw_util=0.4542
n_activity=2299238 dram_eff=0.5902
bk0: 30236a 2699820i bk1: 30236a 2713010i bk2: 30000a 2704305i bk3: 30000a 2716721i bk4: 28796a 2723358i bk5: 28796a 2727211i bk6: 26880a 2735165i bk7: 26880a 2746569i bk8: 26560a 2736800i bk9: 26560a 2744364i bk10: 27360a 2735567i bk11: 27360a 2743038i bk12: 28952a 2717755i bk13: 28952a 2724717i bk14: 30404a 2694219i bk15: 30404a 2698042i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.41114
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2987802 n_nop=2268080 n_act=20927 n_pre=20911 n_req=169471 n_rd=458044 n_write=219840 bw_util=0.4538
n_activity=2298103 dram_eff=0.59
bk0: 30240a 2701840i bk1: 30236a 2715285i bk2: 30000a 2708226i bk3: 30000a 2715670i bk4: 28628a 2725825i bk5: 28628a 2729289i bk6: 26880a 2733251i bk7: 26880a 2741709i bk8: 26560a 2740052i bk9: 26560a 2746831i bk10: 27360a 2734371i bk11: 27360a 2741465i bk12: 28952a 2710592i bk13: 28952a 2724161i bk14: 30404a 2691169i bk15: 30404a 2698035i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.41528
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2987802 n_nop=2267710 n_act=21110 n_pre=21094 n_req=169472 n_rd=458048 n_write=219840 bw_util=0.4538
n_activity=2298295 dram_eff=0.5899
bk0: 30720a 2692914i bk1: 30720a 2705335i bk2: 30000a 2703945i bk3: 30000a 2713416i bk4: 28628a 2728407i bk5: 28628a 2732954i bk6: 26880a 2733333i bk7: 26880a 2745073i bk8: 26560a 2739143i bk9: 26560a 2748252i bk10: 27360a 2735666i bk11: 27360a 2746340i bk12: 28952a 2716881i bk13: 28952a 2722109i bk14: 29924a 2697728i bk15: 29924a 2705180i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.38927
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2987802 n_nop=2267568 n_act=20857 n_pre=20841 n_req=169634 n_rd=458376 n_write=220160 bw_util=0.4542
n_activity=2302803 dram_eff=0.5893
bk0: 30720a 2696986i bk1: 30720a 2708060i bk2: 30000a 2705599i bk3: 30000a 2711959i bk4: 28632a 2726456i bk5: 28632a 2730623i bk6: 26880a 2736395i bk7: 26880a 2742254i bk8: 26560a 2739433i bk9: 26560a 2749279i bk10: 27036a 2736392i bk11: 27036a 2747891i bk12: 29436a 2706484i bk13: 29436a 2716048i bk14: 29924a 2701311i bk15: 29924a 2705388i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.40547

========= L2 cache stats =========
L2_cache_bank[0]: Access = 84576, Miss = 57257, Miss_rate = 0.677, Pending_hits = 361, Reservation_fails = 0
L2_cache_bank[1]: Access = 84508, Miss = 57255, Miss_rate = 0.678, Pending_hits = 1552, Reservation_fails = 1
L2_cache_bank[2]: Access = 84548, Miss = 57276, Miss_rate = 0.677, Pending_hits = 308, Reservation_fails = 4
L2_cache_bank[3]: Access = 84560, Miss = 57275, Miss_rate = 0.677, Pending_hits = 1554, Reservation_fails = 0
L2_cache_bank[4]: Access = 84600, Miss = 57295, Miss_rate = 0.677, Pending_hits = 334, Reservation_fails = 0
L2_cache_bank[5]: Access = 84580, Miss = 57295, Miss_rate = 0.677, Pending_hits = 1552, Reservation_fails = 4
L2_cache_bank[6]: Access = 84500, Miss = 57276, Miss_rate = 0.678, Pending_hits = 316, Reservation_fails = 0
L2_cache_bank[7]: Access = 84500, Miss = 57276, Miss_rate = 0.678, Pending_hits = 1546, Reservation_fails = 0
L2_cache_bank[8]: Access = 84608, Miss = 57297, Miss_rate = 0.677, Pending_hits = 345, Reservation_fails = 1
L2_cache_bank[9]: Access = 84628, Miss = 57297, Miss_rate = 0.677, Pending_hits = 1582, Reservation_fails = 0
L2_cache_bank[10]: Access = 84588, Miss = 57276, Miss_rate = 0.677, Pending_hits = 344, Reservation_fails = 0
L2_cache_bank[11]: Access = 84548, Miss = 57277, Miss_rate = 0.677, Pending_hits = 1572, Reservation_fails = 0
L2_cache_bank[12]: Access = 84508, Miss = 57257, Miss_rate = 0.678, Pending_hits = 327, Reservation_fails = 2
L2_cache_bank[13]: Access = 84548, Miss = 57256, Miss_rate = 0.677, Pending_hits = 1555, Reservation_fails = 0
L2_cache_bank[14]: Access = 84668, Miss = 57297, Miss_rate = 0.677, Pending_hits = 339, Reservation_fails = 0
L2_cache_bank[15]: Access = 84668, Miss = 57297, Miss_rate = 0.677, Pending_hits = 1586, Reservation_fails = 0
L2_cache_bank[16]: Access = 84568, Miss = 57256, Miss_rate = 0.677, Pending_hits = 341, Reservation_fails = 0
L2_cache_bank[17]: Access = 84528, Miss = 57255, Miss_rate = 0.677, Pending_hits = 1548, Reservation_fails = 0
L2_cache_bank[18]: Access = 84528, Miss = 57256, Miss_rate = 0.677, Pending_hits = 319, Reservation_fails = 0
L2_cache_bank[19]: Access = 84568, Miss = 57256, Miss_rate = 0.677, Pending_hits = 1534, Reservation_fails = 0
L2_cache_bank[20]: Access = 84668, Miss = 57297, Miss_rate = 0.677, Pending_hits = 331, Reservation_fails = 2
L2_cache_bank[21]: Access = 84668, Miss = 57297, Miss_rate = 0.677, Pending_hits = 1553, Reservation_fails = 0
L2_total_cache_accesses = 1860664
L2_total_cache_misses = 1260076
L2_total_cache_miss_rate = 0.6772
L2_total_cache_pending_hits = 20799
L2_total_cache_reservation_fails = 14
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 579696
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 20406
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 655258
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 604800
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 14
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 93
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 366
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1255360
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 604800
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.041
L2_cache_fill_port_util = 0.142

icnt_total_pkts_mem_to_simt=5976864
icnt_total_pkts_simt_to_mem=4279864
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.50677
	minimum = 6
	maximum = 48
Network latency average = 8.38552
	minimum = 6
	maximum = 46
Slowest packet = 3693998
Flit latency average = 6.84172
	minimum = 6
	maximum = 43
Slowest flit = 10181411
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0237605
	minimum = 0.0188024 (at node 0)
	maximum = 0.0282036 (at node 7)
Accepted packet rate average = 0.0237605
	minimum = 0.0188024 (at node 0)
	maximum = 0.0282036 (at node 7)
Injected flit rate average = 0.0654874
	minimum = 0.0433272 (at node 0)
	maximum = 0.0868077 (at node 42)
Accepted flit rate average= 0.0654874
	minimum = 0.0602902 (at node 0)
	maximum = 0.0904353 (at node 7)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.86607 (40 samples)
	minimum = 6 (40 samples)
	maximum = 91.075 (40 samples)
Network latency average = 8.62333 (40 samples)
	minimum = 6 (40 samples)
	maximum = 77.875 (40 samples)
Flit latency average = 7.14158 (40 samples)
	minimum = 6 (40 samples)
	maximum = 74.325 (40 samples)
Fragmentation average = 0.013193 (40 samples)
	minimum = 0 (40 samples)
	maximum = 32.125 (40 samples)
Injected packet rate average = 0.023322 (40 samples)
	minimum = 0.0184557 (40 samples)
	maximum = 0.027682 (40 samples)
Accepted packet rate average = 0.023322 (40 samples)
	minimum = 0.0184557 (40 samples)
	maximum = 0.027682 (40 samples)
Injected flit rate average = 0.0642796 (40 samples)
	minimum = 0.0425242 (40 samples)
	maximum = 0.0852307 (40 samples)
Accepted flit rate average = 0.0642796 (40 samples)
	minimum = 0.0591842 (40 samples)
	maximum = 0.0887684 (40 samples)
Injected packet size average = 2.75618 (40 samples)
Accepted packet size average = 2.75618 (40 samples)
Hops average = 1 (40 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 12 min, 6 sec (4326 sec)
gpgpu_simulation_rate = 266748 (inst/sec)
gpgpu_simulation_rate = 2426 (cycle/sec)
========================================UVM statistics==============================
========================================TLB statistics(access)==============================
Shader0: Tlb_access: 66226 Tlb_hit: 62770 Tlb_miss: 3456 Tlb_hit_rate: 0.947815
Shader1: Tlb_access: 66812 Tlb_hit: 63168 Tlb_miss: 3644 Tlb_hit_rate: 0.945459
Shader2: Tlb_access: 66812 Tlb_hit: 63107 Tlb_miss: 3705 Tlb_hit_rate: 0.944546
Shader3: Tlb_access: 66812 Tlb_hit: 63299 Tlb_miss: 3513 Tlb_hit_rate: 0.947420
Shader4: Tlb_access: 66812 Tlb_hit: 63274 Tlb_miss: 3538 Tlb_hit_rate: 0.947045
Shader5: Tlb_access: 66812 Tlb_hit: 63245 Tlb_miss: 3567 Tlb_hit_rate: 0.946611
Shader6: Tlb_access: 66812 Tlb_hit: 63186 Tlb_miss: 3626 Tlb_hit_rate: 0.945728
Shader7: Tlb_access: 66812 Tlb_hit: 63257 Tlb_miss: 3555 Tlb_hit_rate: 0.946791
Shader8: Tlb_access: 66812 Tlb_hit: 63272 Tlb_miss: 3540 Tlb_hit_rate: 0.947016
Shader9: Tlb_access: 66812 Tlb_hit: 63209 Tlb_miss: 3603 Tlb_hit_rate: 0.946073
Shader10: Tlb_access: 66812 Tlb_hit: 63151 Tlb_miss: 3661 Tlb_hit_rate: 0.945204
Shader11: Tlb_access: 66812 Tlb_hit: 63363 Tlb_miss: 3449 Tlb_hit_rate: 0.948378
Shader12: Tlb_access: 66812 Tlb_hit: 63358 Tlb_miss: 3454 Tlb_hit_rate: 0.948303
Shader13: Tlb_access: 66226 Tlb_hit: 62730 Tlb_miss: 3496 Tlb_hit_rate: 0.947211
Shader14: Tlb_access: 66226 Tlb_hit: 62680 Tlb_miss: 3546 Tlb_hit_rate: 0.946456
Shader15: Tlb_access: 66076 Tlb_hit: 62567 Tlb_miss: 3509 Tlb_hit_rate: 0.946894
Shader16: Tlb_access: 66076 Tlb_hit: 62579 Tlb_miss: 3497 Tlb_hit_rate: 0.947076
Shader17: Tlb_access: 66076 Tlb_hit: 62465 Tlb_miss: 3611 Tlb_hit_rate: 0.945351
Shader18: Tlb_access: 66076 Tlb_hit: 62408 Tlb_miss: 3668 Tlb_hit_rate: 0.944488
Shader19: Tlb_access: 66226 Tlb_hit: 62776 Tlb_miss: 3450 Tlb_hit_rate: 0.947906
Shader20: Tlb_access: 66226 Tlb_hit: 62756 Tlb_miss: 3470 Tlb_hit_rate: 0.947604
Shader21: Tlb_access: 66226 Tlb_hit: 62725 Tlb_miss: 3501 Tlb_hit_rate: 0.947136
Shader22: Tlb_access: 66226 Tlb_hit: 62666 Tlb_miss: 3560 Tlb_hit_rate: 0.946245
Shader23: Tlb_access: 66076 Tlb_hit: 62588 Tlb_miss: 3488 Tlb_hit_rate: 0.947212
Shader24: Tlb_access: 66076 Tlb_hit: 62589 Tlb_miss: 3487 Tlb_hit_rate: 0.947227
Shader25: Tlb_access: 66076 Tlb_hit: 62469 Tlb_miss: 3607 Tlb_hit_rate: 0.945411
Shader26: Tlb_access: 66076 Tlb_hit: 62407 Tlb_miss: 3669 Tlb_hit_rate: 0.944473
Shader27: Tlb_access: 66226 Tlb_hit: 62765 Tlb_miss: 3461 Tlb_hit_rate: 0.947740
Tlb_tot_access: 1860160 Tlb_tot_hit: 1760829, Tlb_tot_miss: 99331, Tlb_tot_hit_rate: 0.946601
========================================TLB statistics(validate)==============================
Shader0: Tlb_validate: 1024 Tlb_invalidate: 960 Tlb_evict: 0 Tlb_page_evict: 960
Shader1: Tlb_validate: 1024 Tlb_invalidate: 960 Tlb_evict: 0 Tlb_page_evict: 960
Shader2: Tlb_validate: 1024 Tlb_invalidate: 960 Tlb_evict: 0 Tlb_page_evict: 960
Shader3: Tlb_validate: 1024 Tlb_invalidate: 960 Tlb_evict: 0 Tlb_page_evict: 960
Shader4: Tlb_validate: 1024 Tlb_invalidate: 960 Tlb_evict: 0 Tlb_page_evict: 960
Shader5: Tlb_validate: 1024 Tlb_invalidate: 960 Tlb_evict: 0 Tlb_page_evict: 960
Shader6: Tlb_validate: 1024 Tlb_invalidate: 960 Tlb_evict: 0 Tlb_page_evict: 960
Shader7: Tlb_validate: 1024 Tlb_invalidate: 960 Tlb_evict: 0 Tlb_page_evict: 960
Shader8: Tlb_validate: 1024 Tlb_invalidate: 960 Tlb_evict: 0 Tlb_page_evict: 960
Shader9: Tlb_validate: 1024 Tlb_invalidate: 960 Tlb_evict: 0 Tlb_page_evict: 960
Shader10: Tlb_validate: 1024 Tlb_invalidate: 960 Tlb_evict: 0 Tlb_page_evict: 960
Shader11: Tlb_validate: 1024 Tlb_invalidate: 960 Tlb_evict: 0 Tlb_page_evict: 960
Shader12: Tlb_validate: 1024 Tlb_invalidate: 960 Tlb_evict: 0 Tlb_page_evict: 960
Shader13: Tlb_validate: 1024 Tlb_invalidate: 960 Tlb_evict: 0 Tlb_page_evict: 960
Shader14: Tlb_validate: 1024 Tlb_invalidate: 960 Tlb_evict: 0 Tlb_page_evict: 960
Shader15: Tlb_validate: 1024 Tlb_invalidate: 960 Tlb_evict: 0 Tlb_page_evict: 960
Shader16: Tlb_validate: 1024 Tlb_invalidate: 960 Tlb_evict: 0 Tlb_page_evict: 960
Shader17: Tlb_validate: 1024 Tlb_invalidate: 960 Tlb_evict: 0 Tlb_page_evict: 960
Shader18: Tlb_validate: 1024 Tlb_invalidate: 960 Tlb_evict: 0 Tlb_page_evict: 960
Shader19: Tlb_validate: 1024 Tlb_invalidate: 960 Tlb_evict: 0 Tlb_page_evict: 960
Shader20: Tlb_validate: 1024 Tlb_invalidate: 960 Tlb_evict: 0 Tlb_page_evict: 960
Shader21: Tlb_validate: 1024 Tlb_invalidate: 960 Tlb_evict: 0 Tlb_page_evict: 960
Shader22: Tlb_validate: 1024 Tlb_invalidate: 960 Tlb_evict: 0 Tlb_page_evict: 960
Shader23: Tlb_validate: 1024 Tlb_invalidate: 960 Tlb_evict: 0 Tlb_page_evict: 960
Shader24: Tlb_validate: 1024 Tlb_invalidate: 960 Tlb_evict: 0 Tlb_page_evict: 960
Shader25: Tlb_validate: 1024 Tlb_invalidate: 960 Tlb_evict: 0 Tlb_page_evict: 960
Shader26: Tlb_validate: 1024 Tlb_invalidate: 960 Tlb_evict: 0 Tlb_page_evict: 960
Shader27: Tlb_validate: 1024 Tlb_invalidate: 960 Tlb_evict: 0 Tlb_page_evict: 960
Tlb_tot_valiate: 28672 Tlb_invalidate: 26880, Tlb_tot_evict: 0, Tlb_tot_evict page: 26880
========================================TLB statistics(threshing)==============================
Shader0: Total 0
Shader1: Total 0
Shader2: Total 0
Shader3: Total 0
Shader4: Total 0
Shader5: Total 0
Shader6: Total 0
Shader7: Total 0
Shader8: Total 0
Shader9: Total 0
Shader10: Total 0
Shader11: Total 0
Shader12: Total 0
Shader13: Total 0
Shader14: Total 0
Shader15: Total 0
Shader16: Total 0
Shader17: Total 0
Shader18: Total 0
Shader19: Total 0
Shader20: Total 0
Shader21: Total 0
Shader22: Total 0
Shader23: Total 0
Shader24: Total 0
Shader25: Total 0
Shader26: Total 0
Shader27: Total 0
Tlb_tot_thresh: 0
========================================Page fault statistics==============================
Shader0: Page_table_access:3456 Page_hit: 3088 Page_miss: 368 Page_hit_rate: 0.893519 Page_fault: 1 Page_pending: 366
Shader1: Page_table_access:3644 Page_hit: 3169 Page_miss: 475 Page_hit_rate: 0.869649 Page_fault: 0 Page_pending: 474
Shader2: Page_table_access:3705 Page_hit: 3182 Page_miss: 523 Page_hit_rate: 0.858839 Page_fault: 5 Page_pending: 516
Shader3: Page_table_access:3513 Page_hit: 3003 Page_miss: 510 Page_hit_rate: 0.854825 Page_fault: 0 Page_pending: 509
Shader4: Page_table_access:3538 Page_hit: 2987 Page_miss: 551 Page_hit_rate: 0.844262 Page_fault: 1 Page_pending: 552
Shader5: Page_table_access:3567 Page_hit: 3078 Page_miss: 489 Page_hit_rate: 0.862910 Page_fault: 0 Page_pending: 489
Shader6: Page_table_access:3626 Page_hit: 3095 Page_miss: 531 Page_hit_rate: 0.853558 Page_fault: 0 Page_pending: 531
Shader7: Page_table_access:3555 Page_hit: 3092 Page_miss: 463 Page_hit_rate: 0.869761 Page_fault: 1 Page_pending: 462
Shader8: Page_table_access:3540 Page_hit: 3040 Page_miss: 500 Page_hit_rate: 0.858757 Page_fault: 0 Page_pending: 500
Shader9: Page_table_access:3603 Page_hit: 3261 Page_miss: 342 Page_hit_rate: 0.905079 Page_fault: 0 Page_pending: 342
Shader10: Page_table_access:3661 Page_hit: 3293 Page_miss: 368 Page_hit_rate: 0.899481 Page_fault: 1 Page_pending: 367
Shader11: Page_table_access:3449 Page_hit: 3106 Page_miss: 343 Page_hit_rate: 0.900551 Page_fault: 0 Page_pending: 343
Shader12: Page_table_access:3454 Page_hit: 3086 Page_miss: 368 Page_hit_rate: 0.893457 Page_fault: 0 Page_pending: 368
Shader13: Page_table_access:3496 Page_hit: 3154 Page_miss: 342 Page_hit_rate: 0.902174 Page_fault: 1 Page_pending: 342
Shader14: Page_table_access:3546 Page_hit: 3178 Page_miss: 368 Page_hit_rate: 0.896221 Page_fault: 0 Page_pending: 368
Shader15: Page_table_access:3509 Page_hit: 3169 Page_miss: 340 Page_hit_rate: 0.903106 Page_fault: 1 Page_pending: 340
Shader16: Page_table_access:3497 Page_hit: 3129 Page_miss: 368 Page_hit_rate: 0.894767 Page_fault: 0 Page_pending: 368
Shader17: Page_table_access:3611 Page_hit: 3271 Page_miss: 340 Page_hit_rate: 0.905843 Page_fault: 0 Page_pending: 340
Shader18: Page_table_access:3668 Page_hit: 3300 Page_miss: 368 Page_hit_rate: 0.899673 Page_fault: 0 Page_pending: 368
Shader19: Page_table_access:3450 Page_hit: 3110 Page_miss: 340 Page_hit_rate: 0.901449 Page_fault: 0 Page_pending: 340
Shader20: Page_table_access:3470 Page_hit: 3102 Page_miss: 368 Page_hit_rate: 0.893948 Page_fault: 0 Page_pending: 368
Shader21: Page_table_access:3501 Page_hit: 3161 Page_miss: 340 Page_hit_rate: 0.902885 Page_fault: 0 Page_pending: 340
Shader22: Page_table_access:3560 Page_hit: 3192 Page_miss: 368 Page_hit_rate: 0.896629 Page_fault: 0 Page_pending: 368
Shader23: Page_table_access:3488 Page_hit: 3148 Page_miss: 340 Page_hit_rate: 0.902523 Page_fault: 0 Page_pending: 340
Shader24: Page_table_access:3487 Page_hit: 3119 Page_miss: 368 Page_hit_rate: 0.894465 Page_fault: 0 Page_pending: 368
Shader25: Page_table_access:3607 Page_hit: 3267 Page_miss: 340 Page_hit_rate: 0.905739 Page_fault: 0 Page_pending: 340
Shader26: Page_table_access:3669 Page_hit: 3301 Page_miss: 368 Page_hit_rate: 0.899700 Page_fault: 0 Page_pending: 368
Shader27: Page_table_access:3461 Page_hit: 3121 Page_miss: 340 Page_hit_rate: 0.901762 Page_fault: 1 Page_pending: 340
Page_talbe_tot_access: 99331 Page_tot_hit: 88202, Page_tot_miss 11129, Page_tot_hit_rate: 0.887960 Page_tot_fault: 12 Page_tot_pending: 11117
Total_memory_access_page_fault: 12, Average_latency: 237587.437500
========================================Page threshing statistics==============================
Page_validate: 1024 Page_evict_diry: 0 Page_evict_not_diry: 0
Page_tot_thresh: 0
========================================Memory access statistics==============================
========================================Prefetch statistics==============================
Tot_page_hit: 0, Tot_page_miss: 0, Tot_page_fault: 0
Avg_page_latency: 0.000000, Avg_prefetch_size: -nan, Avg_prefetch_latency: 0.000000
========================================Rdma statistics==============================
Rdma_read: 0
Rdma_migration_read 0
Rdma_migration_write 0
========================================PCI-e statistics==============================
Pcie_read_utilization: 6.962113
[0-25]: 0.000000, [26-50]: 0.000000, [51-75]: 0.000000, [76-100]: 1.000000
Pcie_write_utilization: 0.000000
[0-25]: -nan, [26-50]: -nan, [51-75]: -nan, [76-100]: -nan
F:   222150----T:   291665 	 	 	 Kl: 1 	 Sm: 0 	 T: kernel_launch(46.937881)
F:   223546----T:   224010 	 St: c0000000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(0.313302)
F:   224010----T:   224561 	 St: c0007000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(0.372046)
F:   224561----T:   225025 	 St: c0010000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(0.313302)
F:   225025----T:   225576 	 St: c0017000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(0.372046)
F:   226678----T:   227274 	 St: c0020000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(0.402431)
F:   227274----T:   228422 	 St: c002a000 Sz: 90112 	 Sm: 0 	 T: memcpy_h2d(0.775152)
F:   228422----T:   228702 	 St: c0210000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(0.189061)
F:   228702----T:   229480 	 St: c0212000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(0.525321)
F:   230250----T:   230510 	 St: c0220000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   230510----T:   231334 	 St: c0221000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(0.556381)
F:   231334----T:   231594 	 St: c0040000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   231594----T:   234666 	 St: c0041000 Sz: 258048 	 Sm: 0 	 T: memcpy_h2d(2.074274)
F:   234666----T:   234926 	 St: c0230000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   234926----T:   236495 	 St: c0231000 Sz: 126976 	 Sm: 0 	 T: memcpy_h2d(1.059419)
F:   236495----T:   236755 	 St: c0250000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   236755----T:   239827 	 St: c0251000 Sz: 258048 	 Sm: 0 	 T: memcpy_h2d(2.074274)
F:   239827----T:   240087 	 St: c0080000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   240087----T:   246170 	 St: c0081000 Sz: 520192 	 Sm: 0 	 T: memcpy_h2d(4.107360)
F:   247899----T:   248159 	 St: c0290000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   248159----T:   254242 	 St: c0291000 Sz: 520192 	 Sm: 0 	 T: memcpy_h2d(4.107360)
F:   254242----T:   254502 	 St: c0100000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   254502----T:   266610 	 St: c0101000 Sz: 1044480 	 Sm: 0 	 T: memcpy_h2d(8.175557)
F:   268375----T:   269245 	 St: c0200000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(0.587441)
F:   269245----T:   269505 	 St: c0310000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   269505----T:   280860 	 St: c0311000 Sz: 978944 	 Sm: 0 	 T: memcpy_h2d(7.667117)
F:   513815----T:   555458 	 	 	 Kl: 2 	 Sm: 0 	 T: kernel_launch(28.118164)
F:   777608----T:   818988 	 	 	 Kl: 3 	 Sm: 0 	 T: kernel_launch(27.940580)
F:  1041138----T:  1082861 	 	 	 Kl: 4 	 Sm: 0 	 T: kernel_launch(28.172180)
F:  1305011----T:  1346563 	 	 	 Kl: 5 	 Sm: 0 	 T: kernel_launch(28.056719)
F:  1568713----T:  1610352 	 	 	 Kl: 6 	 Sm: 0 	 T: kernel_launch(28.115463)
F:  1832502----T:  1873970 	 	 	 Kl: 7 	 Sm: 0 	 T: kernel_launch(28.000000)
F:  2096120----T:  2135502 	 	 	 Kl: 8 	 Sm: 0 	 T: kernel_launch(26.591492)
F:  2357652----T:  2396512 	 	 	 Kl: 9 	 Sm: 0 	 T: kernel_launch(26.239027)
F:  2618662----T:  2657854 	 	 	 Kl: 10 	 Sm: 0 	 T: kernel_launch(26.463200)
F:  2880004----T:  2918925 	 	 	 Kl: 11 	 Sm: 0 	 T: kernel_launch(26.280216)
F:  3141075----T:  3180583 	 	 	 Kl: 12 	 Sm: 0 	 T: kernel_launch(26.676569)
F:  3402733----T:  3441786 	 	 	 Kl: 13 	 Sm: 0 	 T: kernel_launch(26.369345)
F:  3663936----T:  3703330 	 	 	 Kl: 14 	 Sm: 0 	 T: kernel_launch(26.599594)
F:  3925480----T:  3964420 	 	 	 Kl: 15 	 Sm: 0 	 T: kernel_launch(26.293045)
F:  4186570----T:  4225735 	 	 	 Kl: 16 	 Sm: 0 	 T: kernel_launch(26.444969)
F:  4447885----T:  4486659 	 	 	 Kl: 17 	 Sm: 0 	 T: kernel_launch(26.180960)
F:  4708809----T:  4748073 	 	 	 Kl: 18 	 Sm: 0 	 T: kernel_launch(26.511816)
F:  4970223----T:  5009098 	 	 	 Kl: 19 	 Sm: 0 	 T: kernel_launch(26.249155)
F:  5231248----T:  5270348 	 	 	 Kl: 20 	 Sm: 0 	 T: kernel_launch(26.401081)
F:  5492498----T:  5531328 	 	 	 Kl: 21 	 Sm: 0 	 T: kernel_launch(26.218771)
F:  5753478----T:  5792942 	 	 	 Kl: 22 	 Sm: 0 	 T: kernel_launch(26.646860)
F:  6015092----T:  6054210 	 	 	 Kl: 23 	 Sm: 0 	 T: kernel_launch(26.413235)
F:  6276360----T:  6315649 	 	 	 Kl: 24 	 Sm: 0 	 T: kernel_launch(26.528696)
F:  6537799----T:  6576672 	 	 	 Kl: 25 	 Sm: 0 	 T: kernel_launch(26.247805)
F:  6798822----T:  6838099 	 	 	 Kl: 26 	 Sm: 0 	 T: kernel_launch(26.520594)
F:  7060249----T:  7099159 	 	 	 Kl: 27 	 Sm: 0 	 T: kernel_launch(26.272789)
F:  7321309----T:  7360712 	 	 	 Kl: 28 	 Sm: 0 	 T: kernel_launch(26.605671)
F:  7582862----T:  7621652 	 	 	 Kl: 29 	 Sm: 0 	 T: kernel_launch(26.191763)
F:  7843802----T:  7883035 	 	 	 Kl: 30 	 Sm: 0 	 T: kernel_launch(26.490885)
F:  8105185----T:  8143996 	 	 	 Kl: 31 	 Sm: 0 	 T: kernel_launch(26.205942)
F:  8366146----T:  8405260 	 	 	 Kl: 32 	 Sm: 0 	 T: kernel_launch(26.410534)
F:  8627410----T:  8666309 	 	 	 Kl: 33 	 Sm: 0 	 T: kernel_launch(26.265362)
F:  8888459----T:  8927930 	 	 	 Kl: 34 	 Sm: 0 	 T: kernel_launch(26.651587)
F:  9150080----T:  9189026 	 	 	 Kl: 35 	 Sm: 0 	 T: kernel_launch(26.297096)
F:  9411176----T:  9450367 	 	 	 Kl: 36 	 Sm: 0 	 T: kernel_launch(26.462524)
F:  9672517----T:  9711352 	 	 	 Kl: 37 	 Sm: 0 	 T: kernel_launch(26.222147)
F:  9933502----T:  9972696 	 	 	 Kl: 38 	 Sm: 0 	 T: kernel_launch(26.464552)
F: 10194846----T: 10233800 	 	 	 Kl: 39 	 Sm: 0 	 T: kernel_launch(26.302498)
F: 10455950----T: 10495095 	 	 	 Kl: 40 	 Sm: 0 	 T: kernel_launch(26.431465)
F: 10495095----T: 10495355 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(0.175557)
F: 10495095----T: 10495919 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(0.556381)
F: 10496179----T: 10496439 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(0.175557)
F: 10496179----T: 10497003 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(0.556381)
F: 10497263----T: 10497523 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(0.175557)
F: 10497263----T: 10498832 	 St: 0 Sz: 126976 	 Sm: 0 	 T: device_sync(1.059419)
F: 10499092----T: 10499352 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(0.175557)
F: 10499092----T: 10502164 	 St: 0 Sz: 258048 	 Sm: 0 	 T: device_sync(2.074274)
F: 10502424----T: 10502684 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(0.175557)
F: 10502424----T: 10508507 	 St: 0 Sz: 520192 	 Sm: 0 	 T: device_sync(4.107360)
F: 10508767----T: 10509027 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(0.175557)
F: 10508767----T: 10520875 	 St: 0 Sz: 1044480 	 Sm: 0 	 T: device_sync(8.175557)
F: 10521135----T: 10521395 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(0.175557)
F: 10521135----T: 10521959 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(0.556381)
F: 10522219----T: 10522479 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(0.175557)
F: 10522219----T: 10523043 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(0.556381)
F: 10523303----T: 10523563 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(0.175557)
F: 10523303----T: 10524872 	 St: 0 Sz: 126976 	 Sm: 0 	 T: device_sync(1.059419)
F: 10525132----T: 10525392 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(0.175557)
F: 10525132----T: 10528204 	 St: 0 Sz: 258048 	 Sm: 0 	 T: device_sync(2.074274)
F: 10528464----T: 10528724 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(0.175557)
F: 10528464----T: 10534547 	 St: 0 Sz: 520192 	 Sm: 0 	 T: device_sync(4.107360)
F: 10534807----T: 10535067 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(0.175557)
F: 10534807----T: 10543903 	 St: 0 Sz: 782336 	 Sm: 0 	 T: device_sync(6.141796)
Tot_prefetch_time: 0(cycle), 0.000000(us)
Tot_kernel_exec_time: 1609095(cycle), 1086.492188(us)
Tot_kernel_exec_time_and_fault_time: 2408835(cycle), 1626.492188(us)
Tot_memcpy_h2d_time: 51948(cycle), 35.076302(us)
Tot_memcpy_d2h_time: 0(cycle), 0.000000(us)
Tot_memcpy_time: 51948(cycle), 35.076302(us)
Tot_devicesync_time: 49068(cycle), 33.131668(us)
Tot_writeback_time: 0(cycle), 0.000000(us)
Tot_rdma_time: 0(cycle), 0.000000(us)
Tot_memcpy_d2h_sync_wb_time: 49068(cycle), 33.131668(us)
GPGPU-Sim: *** exit detected ***
