Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1.3 (win64) Build 2644227 Wed Sep  4 09:45:24 MDT 2019
| Date         : Tue Mar  1 18:15:28 2022
| Host         : Aaron5800X running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_level_timing_summary_routed.rpt -pb top_level_timing_summary_routed.pb -rpx top_level_timing_summary_routed.rpx -warn_on_violation
| Design       : top_level
| Device       : 7z007s-clg400
| Speed File   : -1  PRODUCTION 1.11 2016-07-27
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -2.213      -30.751                     19                  589        0.137        0.000                      0                  589        3.500        0.000                       0                   269  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -2.213      -30.751                     19                  523        0.137        0.000                      0                  523        3.500        0.000                       0                   269  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              3.557        0.000                      0                   66        0.720        0.000                      0                   66  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           19  Failing Endpoints,  Worst Slack       -2.213ns,  Total Violation      -30.751ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.137ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.213ns  (required time - arrival time)
  Source:                 Inst_i2c_adc_user/Inst_i2c_master/data_rd_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_clock_gen/counter_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.181ns  (logic 6.461ns (63.460%)  route 3.720ns (36.540%))
  Logic Levels:           16  (CARRY4=10 LUT1=2 LUT2=3 LUT3=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 12.935 - 8.000 ) 
    Source Clock Delay      (SCD):    5.391ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=268, routed)         1.757     5.391    Inst_i2c_adc_user/Inst_i2c_master/clk_IBUF_BUFG
    SLICE_X41Y4          FDCE                                         r  Inst_i2c_adc_user/Inst_i2c_master/data_rd_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y4          FDCE (Prop_fdce_C_Q)         0.456     5.847 r  Inst_i2c_adc_user/Inst_i2c_master/data_rd_reg[2]/Q
                         net (fo=8, routed)           0.619     6.467    Inst_i2c_adc_user/Inst_i2c_master/Q[2]
    SLICE_X40Y3          LUT2 (Prop_lut2_I0_O)        0.124     6.591 r  Inst_i2c_adc_user/Inst_i2c_master/counter4_carry__0_i_3/O
                         net (fo=1, routed)           0.000     6.591    Inst_clock_gen/counter3_carry_0[1]
    SLICE_X40Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.141 r  Inst_clock_gen/counter4_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.141    Inst_clock_gen/counter4_carry__0_n_0
    SLICE_X40Y4          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.363 f  Inst_clock_gen/counter4_carry__1/O[0]
                         net (fo=2, routed)           0.637     8.000    Inst_clock_gen/counter4_carry__1_n_7
    SLICE_X39Y3          LUT1 (Prop_lut1_I0_O)        0.299     8.299 r  Inst_clock_gen/counter4__50_carry_i_1/O
                         net (fo=1, routed)           0.000     8.299    Inst_clock_gen/counter4__50_carry_i_1_n_0
    SLICE_X39Y3          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.879 r  Inst_clock_gen/counter4__50_carry/O[2]
                         net (fo=1, routed)           0.550     9.428    Inst_clock_gen/counter4__50_carry_n_5
    SLICE_X39Y5          LUT2 (Prop_lut2_I1_O)        0.302     9.730 r  Inst_clock_gen/counter4__60_carry_i_1/O
                         net (fo=1, routed)           0.000     9.730    Inst_clock_gen/counter4__60_carry_i_1_n_0
    SLICE_X39Y5          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.131 r  Inst_clock_gen/counter4__60_carry/CO[3]
                         net (fo=1, routed)           0.000    10.131    Inst_clock_gen/counter4__60_carry_n_0
    SLICE_X39Y6          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.353 r  Inst_clock_gen/counter4__60_carry__0/O[0]
                         net (fo=1, routed)           0.594    10.947    Inst_clock_gen/counter4[10]
    SLICE_X38Y6          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.907    11.854 f  Inst_clock_gen/counter3_carry__1/O[3]
                         net (fo=3, routed)           0.593    12.448    Inst_clock_gen/counter3_carry__1_n_4
    SLICE_X40Y8          LUT1 (Prop_lut1_I0_O)        0.307    12.755 r  Inst_clock_gen/i__carry__2_i_4/O
                         net (fo=1, routed)           0.000    12.755    Inst_clock_gen/i__carry__2_i_4_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.287 r  Inst_clock_gen/_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    13.287    Inst_clock_gen/_inferred__1/i__carry__2_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.509 f  Inst_clock_gen/_inferred__1/i__carry__3/O[0]
                         net (fo=1, routed)           0.439    13.948    Inst_clock_gen/counter3[17]
    SLICE_X41Y8          LUT3 (Prop_lut3_I0_O)        0.299    14.247 r  Inst_clock_gen/counter[16]_i_3/O
                         net (fo=1, routed)           0.000    14.247    Inst_clock_gen/counter[16]_i_3_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.648 r  Inst_clock_gen/counter_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.648    Inst_clock_gen/counter_reg[16]_i_2_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.982 r  Inst_clock_gen/counter_reg[19]_i_2/O[1]
                         net (fo=1, routed)           0.288    15.269    Inst_clock_gen/counter1[18]
    SLICE_X43Y9          LUT2 (Prop_lut2_I1_O)        0.303    15.572 r  Inst_clock_gen/counter[18]_i_1/O
                         net (fo=1, routed)           0.000    15.572    Inst_clock_gen/counter[18]_i_1_n_0
    SLICE_X43Y9          FDRE                                         r  Inst_clock_gen/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=268, routed)         1.577    12.935    Inst_clock_gen/clk_IBUF_BUFG
    SLICE_X43Y9          FDRE                                         r  Inst_clock_gen/counter_reg[18]/C
                         clock pessimism              0.429    13.364    
                         clock uncertainty           -0.035    13.329    
    SLICE_X43Y9          FDRE (Setup_fdre_C_D)        0.031    13.360    Inst_clock_gen/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         13.360    
                         arrival time                         -15.572    
  -------------------------------------------------------------------
                         slack                                 -2.213    

Slack (VIOLATED) :        -2.119ns  (required time - arrival time)
  Source:                 Inst_i2c_adc_user/Inst_i2c_master/data_rd_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_clock_gen/counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.089ns  (logic 6.365ns (63.089%)  route 3.724ns (36.911%))
  Logic Levels:           16  (CARRY4=10 LUT1=2 LUT2=3 LUT3=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 12.935 - 8.000 ) 
    Source Clock Delay      (SCD):    5.391ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=268, routed)         1.757     5.391    Inst_i2c_adc_user/Inst_i2c_master/clk_IBUF_BUFG
    SLICE_X41Y4          FDCE                                         r  Inst_i2c_adc_user/Inst_i2c_master/data_rd_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y4          FDCE (Prop_fdce_C_Q)         0.456     5.847 r  Inst_i2c_adc_user/Inst_i2c_master/data_rd_reg[2]/Q
                         net (fo=8, routed)           0.619     6.467    Inst_i2c_adc_user/Inst_i2c_master/Q[2]
    SLICE_X40Y3          LUT2 (Prop_lut2_I0_O)        0.124     6.591 r  Inst_i2c_adc_user/Inst_i2c_master/counter4_carry__0_i_3/O
                         net (fo=1, routed)           0.000     6.591    Inst_clock_gen/counter3_carry_0[1]
    SLICE_X40Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.141 r  Inst_clock_gen/counter4_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.141    Inst_clock_gen/counter4_carry__0_n_0
    SLICE_X40Y4          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.363 f  Inst_clock_gen/counter4_carry__1/O[0]
                         net (fo=2, routed)           0.637     8.000    Inst_clock_gen/counter4_carry__1_n_7
    SLICE_X39Y3          LUT1 (Prop_lut1_I0_O)        0.299     8.299 r  Inst_clock_gen/counter4__50_carry_i_1/O
                         net (fo=1, routed)           0.000     8.299    Inst_clock_gen/counter4__50_carry_i_1_n_0
    SLICE_X39Y3          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.879 r  Inst_clock_gen/counter4__50_carry/O[2]
                         net (fo=1, routed)           0.550     9.428    Inst_clock_gen/counter4__50_carry_n_5
    SLICE_X39Y5          LUT2 (Prop_lut2_I1_O)        0.302     9.730 r  Inst_clock_gen/counter4__60_carry_i_1/O
                         net (fo=1, routed)           0.000     9.730    Inst_clock_gen/counter4__60_carry_i_1_n_0
    SLICE_X39Y5          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.131 r  Inst_clock_gen/counter4__60_carry/CO[3]
                         net (fo=1, routed)           0.000    10.131    Inst_clock_gen/counter4__60_carry_n_0
    SLICE_X39Y6          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.353 r  Inst_clock_gen/counter4__60_carry__0/O[0]
                         net (fo=1, routed)           0.594    10.947    Inst_clock_gen/counter4[10]
    SLICE_X38Y6          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.907    11.854 f  Inst_clock_gen/counter3_carry__1/O[3]
                         net (fo=3, routed)           0.593    12.448    Inst_clock_gen/counter3_carry__1_n_4
    SLICE_X40Y8          LUT1 (Prop_lut1_I0_O)        0.307    12.755 r  Inst_clock_gen/i__carry__2_i_4/O
                         net (fo=1, routed)           0.000    12.755    Inst_clock_gen/i__carry__2_i_4_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.287 r  Inst_clock_gen/_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    13.287    Inst_clock_gen/_inferred__1/i__carry__2_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.509 f  Inst_clock_gen/_inferred__1/i__carry__3/O[0]
                         net (fo=1, routed)           0.439    13.948    Inst_clock_gen/counter3[17]
    SLICE_X41Y8          LUT3 (Prop_lut3_I0_O)        0.299    14.247 r  Inst_clock_gen/counter[16]_i_3/O
                         net (fo=1, routed)           0.000    14.247    Inst_clock_gen/counter[16]_i_3_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.648 r  Inst_clock_gen/counter_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.648    Inst_clock_gen/counter_reg[16]_i_2_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.887 r  Inst_clock_gen/counter_reg[19]_i_2/O[2]
                         net (fo=1, routed)           0.292    15.178    Inst_clock_gen/counter1[19]
    SLICE_X43Y9          LUT2 (Prop_lut2_I1_O)        0.302    15.480 r  Inst_clock_gen/counter[19]_i_1/O
                         net (fo=1, routed)           0.000    15.480    Inst_clock_gen/counter[19]_i_1_n_0
    SLICE_X43Y9          FDRE                                         r  Inst_clock_gen/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=268, routed)         1.577    12.935    Inst_clock_gen/clk_IBUF_BUFG
    SLICE_X43Y9          FDRE                                         r  Inst_clock_gen/counter_reg[19]/C
                         clock pessimism              0.429    13.364    
                         clock uncertainty           -0.035    13.329    
    SLICE_X43Y9          FDRE (Setup_fdre_C_D)        0.032    13.361    Inst_clock_gen/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         13.361    
                         arrival time                         -15.480    
  -------------------------------------------------------------------
                         slack                                 -2.119    

Slack (VIOLATED) :        -2.095ns  (required time - arrival time)
  Source:                 Inst_i2c_adc_user/Inst_i2c_master/data_rd_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_clock_gen/counter_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.064ns  (logic 6.345ns (63.046%)  route 3.719ns (36.954%))
  Logic Levels:           16  (CARRY4=10 LUT1=2 LUT2=3 LUT3=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 12.935 - 8.000 ) 
    Source Clock Delay      (SCD):    5.391ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=268, routed)         1.757     5.391    Inst_i2c_adc_user/Inst_i2c_master/clk_IBUF_BUFG
    SLICE_X41Y4          FDCE                                         r  Inst_i2c_adc_user/Inst_i2c_master/data_rd_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y4          FDCE (Prop_fdce_C_Q)         0.456     5.847 r  Inst_i2c_adc_user/Inst_i2c_master/data_rd_reg[2]/Q
                         net (fo=8, routed)           0.619     6.467    Inst_i2c_adc_user/Inst_i2c_master/Q[2]
    SLICE_X40Y3          LUT2 (Prop_lut2_I0_O)        0.124     6.591 r  Inst_i2c_adc_user/Inst_i2c_master/counter4_carry__0_i_3/O
                         net (fo=1, routed)           0.000     6.591    Inst_clock_gen/counter3_carry_0[1]
    SLICE_X40Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.141 r  Inst_clock_gen/counter4_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.141    Inst_clock_gen/counter4_carry__0_n_0
    SLICE_X40Y4          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.363 f  Inst_clock_gen/counter4_carry__1/O[0]
                         net (fo=2, routed)           0.637     8.000    Inst_clock_gen/counter4_carry__1_n_7
    SLICE_X39Y3          LUT1 (Prop_lut1_I0_O)        0.299     8.299 r  Inst_clock_gen/counter4__50_carry_i_1/O
                         net (fo=1, routed)           0.000     8.299    Inst_clock_gen/counter4__50_carry_i_1_n_0
    SLICE_X39Y3          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.879 r  Inst_clock_gen/counter4__50_carry/O[2]
                         net (fo=1, routed)           0.550     9.428    Inst_clock_gen/counter4__50_carry_n_5
    SLICE_X39Y5          LUT2 (Prop_lut2_I1_O)        0.302     9.730 r  Inst_clock_gen/counter4__60_carry_i_1/O
                         net (fo=1, routed)           0.000     9.730    Inst_clock_gen/counter4__60_carry_i_1_n_0
    SLICE_X39Y5          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.131 r  Inst_clock_gen/counter4__60_carry/CO[3]
                         net (fo=1, routed)           0.000    10.131    Inst_clock_gen/counter4__60_carry_n_0
    SLICE_X39Y6          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.353 r  Inst_clock_gen/counter4__60_carry__0/O[0]
                         net (fo=1, routed)           0.594    10.947    Inst_clock_gen/counter4[10]
    SLICE_X38Y6          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.907    11.854 f  Inst_clock_gen/counter3_carry__1/O[3]
                         net (fo=3, routed)           0.593    12.448    Inst_clock_gen/counter3_carry__1_n_4
    SLICE_X40Y8          LUT1 (Prop_lut1_I0_O)        0.307    12.755 r  Inst_clock_gen/i__carry__2_i_4/O
                         net (fo=1, routed)           0.000    12.755    Inst_clock_gen/i__carry__2_i_4_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.287 r  Inst_clock_gen/_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    13.287    Inst_clock_gen/_inferred__1/i__carry__2_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.509 f  Inst_clock_gen/_inferred__1/i__carry__3/O[0]
                         net (fo=1, routed)           0.439    13.948    Inst_clock_gen/counter3[17]
    SLICE_X41Y8          LUT3 (Prop_lut3_I0_O)        0.299    14.247 r  Inst_clock_gen/counter[16]_i_3/O
                         net (fo=1, routed)           0.000    14.247    Inst_clock_gen/counter[16]_i_3_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.648 r  Inst_clock_gen/counter_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.648    Inst_clock_gen/counter_reg[16]_i_2_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.870 r  Inst_clock_gen/counter_reg[19]_i_2/O[0]
                         net (fo=1, routed)           0.287    15.156    Inst_clock_gen/counter1[17]
    SLICE_X43Y9          LUT2 (Prop_lut2_I1_O)        0.299    15.455 r  Inst_clock_gen/counter[17]_i_1/O
                         net (fo=1, routed)           0.000    15.455    Inst_clock_gen/counter[17]_i_1_n_0
    SLICE_X43Y9          FDRE                                         r  Inst_clock_gen/counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=268, routed)         1.577    12.935    Inst_clock_gen/clk_IBUF_BUFG
    SLICE_X43Y9          FDRE                                         r  Inst_clock_gen/counter_reg[17]/C
                         clock pessimism              0.429    13.364    
                         clock uncertainty           -0.035    13.329    
    SLICE_X43Y9          FDRE (Setup_fdre_C_D)        0.031    13.360    Inst_clock_gen/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         13.360    
                         arrival time                         -15.455    
  -------------------------------------------------------------------
                         slack                                 -2.095    

Slack (VIOLATED) :        -1.892ns  (required time - arrival time)
  Source:                 Inst_i2c_adc_user/Inst_i2c_master/data_rd_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_clock_gen/counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.862ns  (logic 6.260ns (63.478%)  route 3.602ns (36.522%))
  Logic Levels:           16  (CARRY4=10 LUT1=2 LUT2=2 LUT3=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 12.936 - 8.000 ) 
    Source Clock Delay      (SCD):    5.391ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=268, routed)         1.757     5.391    Inst_i2c_adc_user/Inst_i2c_master/clk_IBUF_BUFG
    SLICE_X41Y4          FDCE                                         r  Inst_i2c_adc_user/Inst_i2c_master/data_rd_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y4          FDCE (Prop_fdce_C_Q)         0.456     5.847 r  Inst_i2c_adc_user/Inst_i2c_master/data_rd_reg[2]/Q
                         net (fo=8, routed)           0.619     6.467    Inst_i2c_adc_user/Inst_i2c_master/Q[2]
    SLICE_X40Y3          LUT2 (Prop_lut2_I0_O)        0.124     6.591 r  Inst_i2c_adc_user/Inst_i2c_master/counter4_carry__0_i_3/O
                         net (fo=1, routed)           0.000     6.591    Inst_clock_gen/counter3_carry_0[1]
    SLICE_X40Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.141 r  Inst_clock_gen/counter4_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.141    Inst_clock_gen/counter4_carry__0_n_0
    SLICE_X40Y4          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.363 f  Inst_clock_gen/counter4_carry__1/O[0]
                         net (fo=2, routed)           0.637     8.000    Inst_clock_gen/counter4_carry__1_n_7
    SLICE_X39Y3          LUT1 (Prop_lut1_I0_O)        0.299     8.299 r  Inst_clock_gen/counter4__50_carry_i_1/O
                         net (fo=1, routed)           0.000     8.299    Inst_clock_gen/counter4__50_carry_i_1_n_0
    SLICE_X39Y3          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.879 r  Inst_clock_gen/counter4__50_carry/O[2]
                         net (fo=1, routed)           0.550     9.428    Inst_clock_gen/counter4__50_carry_n_5
    SLICE_X39Y5          LUT2 (Prop_lut2_I1_O)        0.302     9.730 r  Inst_clock_gen/counter4__60_carry_i_1/O
                         net (fo=1, routed)           0.000     9.730    Inst_clock_gen/counter4__60_carry_i_1_n_0
    SLICE_X39Y5          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.131 r  Inst_clock_gen/counter4__60_carry/CO[3]
                         net (fo=1, routed)           0.000    10.131    Inst_clock_gen/counter4__60_carry_n_0
    SLICE_X39Y6          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.353 r  Inst_clock_gen/counter4__60_carry__0/O[0]
                         net (fo=1, routed)           0.594    10.947    Inst_clock_gen/counter4[10]
    SLICE_X38Y6          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.843    11.790 f  Inst_clock_gen/counter3_carry__1/O[2]
                         net (fo=3, routed)           0.475    12.265    Inst_clock_gen/counter3_carry__1_n_5
    SLICE_X40Y7          LUT1 (Prop_lut1_I0_O)        0.301    12.566 r  Inst_clock_gen/i__carry__1_i_1__0/O
                         net (fo=1, routed)           0.000    12.566    Inst_clock_gen/i__carry__1_i_1__0_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.967 r  Inst_clock_gen/_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.967    Inst_clock_gen/_inferred__1/i__carry__1_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.189 f  Inst_clock_gen/_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.439    13.628    Inst_clock_gen/counter3[13]
    SLICE_X41Y7          LUT3 (Prop_lut3_I0_O)        0.299    13.927 r  Inst_clock_gen/counter[12]_i_3/O
                         net (fo=1, routed)           0.000    13.927    Inst_clock_gen/counter[12]_i_3_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.328 r  Inst_clock_gen/counter_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.328    Inst_clock_gen/counter_reg[12]_i_2_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.662 r  Inst_clock_gen/counter_reg[16]_i_2/O[1]
                         net (fo=1, routed)           0.288    14.950    Inst_clock_gen/counter1[14]
    SLICE_X43Y8          LUT3 (Prop_lut3_I0_O)        0.303    15.253 r  Inst_clock_gen/counter[14]_i_1/O
                         net (fo=1, routed)           0.000    15.253    Inst_clock_gen/counter[14]_i_1_n_0
    SLICE_X43Y8          FDRE                                         r  Inst_clock_gen/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=268, routed)         1.578    12.936    Inst_clock_gen/clk_IBUF_BUFG
    SLICE_X43Y8          FDRE                                         r  Inst_clock_gen/counter_reg[14]/C
                         clock pessimism              0.429    13.365    
                         clock uncertainty           -0.035    13.330    
    SLICE_X43Y8          FDRE (Setup_fdre_C_D)        0.031    13.361    Inst_clock_gen/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         13.361    
                         arrival time                         -15.253    
  -------------------------------------------------------------------
                         slack                                 -1.892    

Slack (VIOLATED) :        -1.878ns  (required time - arrival time)
  Source:                 Inst_i2c_adc_user/Inst_i2c_master/data_rd_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_clock_gen/counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.845ns  (logic 6.242ns (63.400%)  route 3.603ns (36.600%))
  Logic Levels:           16  (CARRY4=10 LUT1=2 LUT2=2 LUT3=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 12.936 - 8.000 ) 
    Source Clock Delay      (SCD):    5.391ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=268, routed)         1.757     5.391    Inst_i2c_adc_user/Inst_i2c_master/clk_IBUF_BUFG
    SLICE_X41Y4          FDCE                                         r  Inst_i2c_adc_user/Inst_i2c_master/data_rd_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y4          FDCE (Prop_fdce_C_Q)         0.456     5.847 r  Inst_i2c_adc_user/Inst_i2c_master/data_rd_reg[2]/Q
                         net (fo=8, routed)           0.619     6.467    Inst_i2c_adc_user/Inst_i2c_master/Q[2]
    SLICE_X40Y3          LUT2 (Prop_lut2_I0_O)        0.124     6.591 r  Inst_i2c_adc_user/Inst_i2c_master/counter4_carry__0_i_3/O
                         net (fo=1, routed)           0.000     6.591    Inst_clock_gen/counter3_carry_0[1]
    SLICE_X40Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.141 r  Inst_clock_gen/counter4_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.141    Inst_clock_gen/counter4_carry__0_n_0
    SLICE_X40Y4          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.363 f  Inst_clock_gen/counter4_carry__1/O[0]
                         net (fo=2, routed)           0.637     8.000    Inst_clock_gen/counter4_carry__1_n_7
    SLICE_X39Y3          LUT1 (Prop_lut1_I0_O)        0.299     8.299 r  Inst_clock_gen/counter4__50_carry_i_1/O
                         net (fo=1, routed)           0.000     8.299    Inst_clock_gen/counter4__50_carry_i_1_n_0
    SLICE_X39Y3          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.879 r  Inst_clock_gen/counter4__50_carry/O[2]
                         net (fo=1, routed)           0.550     9.428    Inst_clock_gen/counter4__50_carry_n_5
    SLICE_X39Y5          LUT2 (Prop_lut2_I1_O)        0.302     9.730 r  Inst_clock_gen/counter4__60_carry_i_1/O
                         net (fo=1, routed)           0.000     9.730    Inst_clock_gen/counter4__60_carry_i_1_n_0
    SLICE_X39Y5          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.131 r  Inst_clock_gen/counter4__60_carry/CO[3]
                         net (fo=1, routed)           0.000    10.131    Inst_clock_gen/counter4__60_carry_n_0
    SLICE_X39Y6          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.353 r  Inst_clock_gen/counter4__60_carry__0/O[0]
                         net (fo=1, routed)           0.594    10.947    Inst_clock_gen/counter4[10]
    SLICE_X38Y6          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.843    11.790 f  Inst_clock_gen/counter3_carry__1/O[2]
                         net (fo=3, routed)           0.475    12.265    Inst_clock_gen/counter3_carry__1_n_5
    SLICE_X40Y7          LUT1 (Prop_lut1_I0_O)        0.301    12.566 r  Inst_clock_gen/i__carry__1_i_1__0/O
                         net (fo=1, routed)           0.000    12.566    Inst_clock_gen/i__carry__1_i_1__0_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.967 r  Inst_clock_gen/_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.967    Inst_clock_gen/_inferred__1/i__carry__1_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.189 f  Inst_clock_gen/_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.439    13.628    Inst_clock_gen/counter3[13]
    SLICE_X41Y7          LUT3 (Prop_lut3_I0_O)        0.299    13.927 r  Inst_clock_gen/counter[12]_i_3/O
                         net (fo=1, routed)           0.000    13.927    Inst_clock_gen/counter[12]_i_3_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.328 r  Inst_clock_gen/counter_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.328    Inst_clock_gen/counter_reg[12]_i_2_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.641 r  Inst_clock_gen/counter_reg[16]_i_2/O[3]
                         net (fo=1, routed)           0.290    14.931    Inst_clock_gen/counter1[16]
    SLICE_X43Y8          LUT3 (Prop_lut3_I0_O)        0.306    15.237 r  Inst_clock_gen/counter[16]_i_1/O
                         net (fo=1, routed)           0.000    15.237    Inst_clock_gen/counter[16]_i_1_n_0
    SLICE_X43Y8          FDRE                                         r  Inst_clock_gen/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=268, routed)         1.578    12.936    Inst_clock_gen/clk_IBUF_BUFG
    SLICE_X43Y8          FDRE                                         r  Inst_clock_gen/counter_reg[16]/C
                         clock pessimism              0.429    13.365    
                         clock uncertainty           -0.035    13.330    
    SLICE_X43Y8          FDRE (Setup_fdre_C_D)        0.029    13.359    Inst_clock_gen/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         13.359    
                         arrival time                         -15.237    
  -------------------------------------------------------------------
                         slack                                 -1.878    

Slack (VIOLATED) :        -1.799ns  (required time - arrival time)
  Source:                 Inst_i2c_adc_user/Inst_i2c_master/data_rd_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_clock_gen/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.769ns  (logic 6.164ns (63.095%)  route 3.605ns (36.905%))
  Logic Levels:           16  (CARRY4=10 LUT1=2 LUT2=2 LUT3=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 12.936 - 8.000 ) 
    Source Clock Delay      (SCD):    5.391ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=268, routed)         1.757     5.391    Inst_i2c_adc_user/Inst_i2c_master/clk_IBUF_BUFG
    SLICE_X41Y4          FDCE                                         r  Inst_i2c_adc_user/Inst_i2c_master/data_rd_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y4          FDCE (Prop_fdce_C_Q)         0.456     5.847 r  Inst_i2c_adc_user/Inst_i2c_master/data_rd_reg[2]/Q
                         net (fo=8, routed)           0.619     6.467    Inst_i2c_adc_user/Inst_i2c_master/Q[2]
    SLICE_X40Y3          LUT2 (Prop_lut2_I0_O)        0.124     6.591 r  Inst_i2c_adc_user/Inst_i2c_master/counter4_carry__0_i_3/O
                         net (fo=1, routed)           0.000     6.591    Inst_clock_gen/counter3_carry_0[1]
    SLICE_X40Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.141 r  Inst_clock_gen/counter4_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.141    Inst_clock_gen/counter4_carry__0_n_0
    SLICE_X40Y4          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.363 f  Inst_clock_gen/counter4_carry__1/O[0]
                         net (fo=2, routed)           0.637     8.000    Inst_clock_gen/counter4_carry__1_n_7
    SLICE_X39Y3          LUT1 (Prop_lut1_I0_O)        0.299     8.299 r  Inst_clock_gen/counter4__50_carry_i_1/O
                         net (fo=1, routed)           0.000     8.299    Inst_clock_gen/counter4__50_carry_i_1_n_0
    SLICE_X39Y3          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.879 r  Inst_clock_gen/counter4__50_carry/O[2]
                         net (fo=1, routed)           0.550     9.428    Inst_clock_gen/counter4__50_carry_n_5
    SLICE_X39Y5          LUT2 (Prop_lut2_I1_O)        0.302     9.730 r  Inst_clock_gen/counter4__60_carry_i_1/O
                         net (fo=1, routed)           0.000     9.730    Inst_clock_gen/counter4__60_carry_i_1_n_0
    SLICE_X39Y5          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.131 r  Inst_clock_gen/counter4__60_carry/CO[3]
                         net (fo=1, routed)           0.000    10.131    Inst_clock_gen/counter4__60_carry_n_0
    SLICE_X39Y6          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.353 r  Inst_clock_gen/counter4__60_carry__0/O[0]
                         net (fo=1, routed)           0.594    10.947    Inst_clock_gen/counter4[10]
    SLICE_X38Y6          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.843    11.790 f  Inst_clock_gen/counter3_carry__1/O[2]
                         net (fo=3, routed)           0.475    12.265    Inst_clock_gen/counter3_carry__1_n_5
    SLICE_X40Y7          LUT1 (Prop_lut1_I0_O)        0.301    12.566 r  Inst_clock_gen/i__carry__1_i_1__0/O
                         net (fo=1, routed)           0.000    12.566    Inst_clock_gen/i__carry__1_i_1__0_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.967 r  Inst_clock_gen/_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.967    Inst_clock_gen/_inferred__1/i__carry__1_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.189 f  Inst_clock_gen/_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.439    13.628    Inst_clock_gen/counter3[13]
    SLICE_X41Y7          LUT3 (Prop_lut3_I0_O)        0.299    13.927 r  Inst_clock_gen/counter[12]_i_3/O
                         net (fo=1, routed)           0.000    13.927    Inst_clock_gen/counter[12]_i_3_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.328 r  Inst_clock_gen/counter_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.328    Inst_clock_gen/counter_reg[12]_i_2_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.567 r  Inst_clock_gen/counter_reg[16]_i_2/O[2]
                         net (fo=1, routed)           0.292    14.859    Inst_clock_gen/counter1[15]
    SLICE_X43Y8          LUT3 (Prop_lut3_I0_O)        0.302    15.161 r  Inst_clock_gen/counter[15]_i_1/O
                         net (fo=1, routed)           0.000    15.161    Inst_clock_gen/counter[15]_i_1_n_0
    SLICE_X43Y8          FDRE                                         r  Inst_clock_gen/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=268, routed)         1.578    12.936    Inst_clock_gen/clk_IBUF_BUFG
    SLICE_X43Y8          FDRE                                         r  Inst_clock_gen/counter_reg[15]/C
                         clock pessimism              0.429    13.365    
                         clock uncertainty           -0.035    13.330    
    SLICE_X43Y8          FDRE (Setup_fdre_C_D)        0.032    13.362    Inst_clock_gen/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         13.362    
                         arrival time                         -15.161    
  -------------------------------------------------------------------
                         slack                                 -1.799    

Slack (VIOLATED) :        -1.775ns  (required time - arrival time)
  Source:                 Inst_i2c_adc_user/Inst_i2c_master/data_rd_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_clock_gen/counter_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.745ns  (logic 6.144ns (63.050%)  route 3.601ns (36.950%))
  Logic Levels:           16  (CARRY4=10 LUT1=2 LUT2=2 LUT3=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 12.936 - 8.000 ) 
    Source Clock Delay      (SCD):    5.391ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=268, routed)         1.757     5.391    Inst_i2c_adc_user/Inst_i2c_master/clk_IBUF_BUFG
    SLICE_X41Y4          FDCE                                         r  Inst_i2c_adc_user/Inst_i2c_master/data_rd_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y4          FDCE (Prop_fdce_C_Q)         0.456     5.847 r  Inst_i2c_adc_user/Inst_i2c_master/data_rd_reg[2]/Q
                         net (fo=8, routed)           0.619     6.467    Inst_i2c_adc_user/Inst_i2c_master/Q[2]
    SLICE_X40Y3          LUT2 (Prop_lut2_I0_O)        0.124     6.591 r  Inst_i2c_adc_user/Inst_i2c_master/counter4_carry__0_i_3/O
                         net (fo=1, routed)           0.000     6.591    Inst_clock_gen/counter3_carry_0[1]
    SLICE_X40Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.141 r  Inst_clock_gen/counter4_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.141    Inst_clock_gen/counter4_carry__0_n_0
    SLICE_X40Y4          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.363 f  Inst_clock_gen/counter4_carry__1/O[0]
                         net (fo=2, routed)           0.637     8.000    Inst_clock_gen/counter4_carry__1_n_7
    SLICE_X39Y3          LUT1 (Prop_lut1_I0_O)        0.299     8.299 r  Inst_clock_gen/counter4__50_carry_i_1/O
                         net (fo=1, routed)           0.000     8.299    Inst_clock_gen/counter4__50_carry_i_1_n_0
    SLICE_X39Y3          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.879 r  Inst_clock_gen/counter4__50_carry/O[2]
                         net (fo=1, routed)           0.550     9.428    Inst_clock_gen/counter4__50_carry_n_5
    SLICE_X39Y5          LUT2 (Prop_lut2_I1_O)        0.302     9.730 r  Inst_clock_gen/counter4__60_carry_i_1/O
                         net (fo=1, routed)           0.000     9.730    Inst_clock_gen/counter4__60_carry_i_1_n_0
    SLICE_X39Y5          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.131 r  Inst_clock_gen/counter4__60_carry/CO[3]
                         net (fo=1, routed)           0.000    10.131    Inst_clock_gen/counter4__60_carry_n_0
    SLICE_X39Y6          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.353 r  Inst_clock_gen/counter4__60_carry__0/O[0]
                         net (fo=1, routed)           0.594    10.947    Inst_clock_gen/counter4[10]
    SLICE_X38Y6          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.843    11.790 f  Inst_clock_gen/counter3_carry__1/O[2]
                         net (fo=3, routed)           0.475    12.265    Inst_clock_gen/counter3_carry__1_n_5
    SLICE_X40Y7          LUT1 (Prop_lut1_I0_O)        0.301    12.566 r  Inst_clock_gen/i__carry__1_i_1__0/O
                         net (fo=1, routed)           0.000    12.566    Inst_clock_gen/i__carry__1_i_1__0_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.967 r  Inst_clock_gen/_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.967    Inst_clock_gen/_inferred__1/i__carry__1_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.189 f  Inst_clock_gen/_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.439    13.628    Inst_clock_gen/counter3[13]
    SLICE_X41Y7          LUT3 (Prop_lut3_I0_O)        0.299    13.927 r  Inst_clock_gen/counter[12]_i_3/O
                         net (fo=1, routed)           0.000    13.927    Inst_clock_gen/counter[12]_i_3_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.328 r  Inst_clock_gen/counter_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.328    Inst_clock_gen/counter_reg[12]_i_2_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.550 r  Inst_clock_gen/counter_reg[16]_i_2/O[0]
                         net (fo=1, routed)           0.287    14.837    Inst_clock_gen/counter1[13]
    SLICE_X43Y8          LUT3 (Prop_lut3_I0_O)        0.299    15.136 r  Inst_clock_gen/counter[13]_i_1/O
                         net (fo=1, routed)           0.000    15.136    Inst_clock_gen/counter[13]_i_1_n_0
    SLICE_X43Y8          FDRE                                         r  Inst_clock_gen/counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=268, routed)         1.578    12.936    Inst_clock_gen/clk_IBUF_BUFG
    SLICE_X43Y8          FDRE                                         r  Inst_clock_gen/counter_reg[13]/C
                         clock pessimism              0.429    13.365    
                         clock uncertainty           -0.035    13.330    
    SLICE_X43Y8          FDRE (Setup_fdre_C_D)        0.031    13.361    Inst_clock_gen/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         13.361    
                         arrival time                         -15.136    
  -------------------------------------------------------------------
                         slack                                 -1.775    

Slack (VIOLATED) :        -1.686ns  (required time - arrival time)
  Source:                 Inst_i2c_adc_user/Inst_i2c_master/data_rd_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_clock_gen/counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.616ns  (logic 6.126ns (63.703%)  route 3.490ns (36.297%))
  Logic Levels:           16  (CARRY4=10 LUT1=2 LUT2=2 LUT3=2)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 12.935 - 8.000 ) 
    Source Clock Delay      (SCD):    5.391ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=268, routed)         1.757     5.391    Inst_i2c_adc_user/Inst_i2c_master/clk_IBUF_BUFG
    SLICE_X41Y4          FDCE                                         r  Inst_i2c_adc_user/Inst_i2c_master/data_rd_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y4          FDCE (Prop_fdce_C_Q)         0.456     5.847 r  Inst_i2c_adc_user/Inst_i2c_master/data_rd_reg[2]/Q
                         net (fo=8, routed)           0.619     6.467    Inst_i2c_adc_user/Inst_i2c_master/Q[2]
    SLICE_X40Y3          LUT2 (Prop_lut2_I0_O)        0.124     6.591 r  Inst_i2c_adc_user/Inst_i2c_master/counter4_carry__0_i_3/O
                         net (fo=1, routed)           0.000     6.591    Inst_clock_gen/counter3_carry_0[1]
    SLICE_X40Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.141 r  Inst_clock_gen/counter4_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.141    Inst_clock_gen/counter4_carry__0_n_0
    SLICE_X40Y4          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.363 f  Inst_clock_gen/counter4_carry__1/O[0]
                         net (fo=2, routed)           0.637     8.000    Inst_clock_gen/counter4_carry__1_n_7
    SLICE_X39Y3          LUT1 (Prop_lut1_I0_O)        0.299     8.299 r  Inst_clock_gen/counter4__50_carry_i_1/O
                         net (fo=1, routed)           0.000     8.299    Inst_clock_gen/counter4__50_carry_i_1_n_0
    SLICE_X39Y3          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     8.939 r  Inst_clock_gen/counter4__50_carry/O[3]
                         net (fo=1, routed)           0.607     9.546    Inst_clock_gen/counter4__50_carry_n_4
    SLICE_X39Y6          LUT2 (Prop_lut2_I1_O)        0.306     9.852 r  Inst_clock_gen/counter4__60_carry__0_i_5/O
                         net (fo=1, routed)           0.000     9.852    Inst_clock_gen/counter4__60_carry__0_i_5_n_0
    SLICE_X39Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.384 r  Inst_clock_gen/counter4__60_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.384    Inst_clock_gen/counter4__60_carry__0_n_0
    SLICE_X39Y7          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.718 f  Inst_clock_gen/counter4__60_carry__1/O[1]
                         net (fo=2, routed)           0.371    11.088    Inst_clock_gen/counter4[15]
    SLICE_X38Y7          LUT1 (Prop_lut1_I0_O)        0.303    11.391 r  Inst_clock_gen/counter3_carry__2_i_2/O
                         net (fo=1, routed)           0.000    11.391    Inst_clock_gen/counter3_carry__2_i_2_n_0
    SLICE_X38Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.924 r  Inst_clock_gen/counter3_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.924    Inst_clock_gen/counter3_carry__2_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.143 r  Inst_clock_gen/counter3_carry__3/O[0]
                         net (fo=41, routed)          0.618    12.762    Inst_clock_gen/counter3_carry__3_n_7
    SLICE_X42Y5          LUT3 (Prop_lut3_I1_O)        0.295    13.057 r  Inst_clock_gen/counter[4]_i_3/O
                         net (fo=1, routed)           0.323    13.379    Inst_clock_gen/counter[4]_i_3_n_0
    SLICE_X41Y5          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    13.959 r  Inst_clock_gen/counter_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.959    Inst_clock_gen/counter_reg[4]_i_2_n_0
    SLICE_X41Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.073 r  Inst_clock_gen/counter_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.073    Inst_clock_gen/counter_reg[8]_i_2_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.386 r  Inst_clock_gen/counter_reg[12]_i_2/O[3]
                         net (fo=1, routed)           0.315    14.702    Inst_clock_gen/counter1[12]
    SLICE_X36Y7          LUT3 (Prop_lut3_I0_O)        0.306    15.008 r  Inst_clock_gen/counter[12]_i_1/O
                         net (fo=1, routed)           0.000    15.008    Inst_clock_gen/counter[12]_i_1_n_0
    SLICE_X36Y7          FDRE                                         r  Inst_clock_gen/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=268, routed)         1.577    12.935    Inst_clock_gen/clk_IBUF_BUFG
    SLICE_X36Y7          FDRE                                         r  Inst_clock_gen/counter_reg[12]/C
                         clock pessimism              0.391    13.326    
                         clock uncertainty           -0.035    13.291    
    SLICE_X36Y7          FDRE (Setup_fdre_C_D)        0.031    13.322    Inst_clock_gen/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         13.322    
                         arrival time                         -15.008    
  -------------------------------------------------------------------
                         slack                                 -1.686    

Slack (VIOLATED) :        -1.600ns  (required time - arrival time)
  Source:                 Inst_i2c_adc_user/Inst_i2c_master/data_rd_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_clock_gen/counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.617ns  (logic 6.144ns (63.886%)  route 3.473ns (36.114%))
  Logic Levels:           16  (CARRY4=10 LUT1=2 LUT2=2 LUT3=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 12.936 - 8.000 ) 
    Source Clock Delay      (SCD):    5.391ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=268, routed)         1.757     5.391    Inst_i2c_adc_user/Inst_i2c_master/clk_IBUF_BUFG
    SLICE_X41Y4          FDCE                                         r  Inst_i2c_adc_user/Inst_i2c_master/data_rd_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y4          FDCE (Prop_fdce_C_Q)         0.456     5.847 r  Inst_i2c_adc_user/Inst_i2c_master/data_rd_reg[2]/Q
                         net (fo=8, routed)           0.619     6.467    Inst_i2c_adc_user/Inst_i2c_master/Q[2]
    SLICE_X40Y3          LUT2 (Prop_lut2_I0_O)        0.124     6.591 r  Inst_i2c_adc_user/Inst_i2c_master/counter4_carry__0_i_3/O
                         net (fo=1, routed)           0.000     6.591    Inst_clock_gen/counter3_carry_0[1]
    SLICE_X40Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.141 r  Inst_clock_gen/counter4_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.141    Inst_clock_gen/counter4_carry__0_n_0
    SLICE_X40Y4          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.363 f  Inst_clock_gen/counter4_carry__1/O[0]
                         net (fo=2, routed)           0.637     8.000    Inst_clock_gen/counter4_carry__1_n_7
    SLICE_X39Y3          LUT1 (Prop_lut1_I0_O)        0.299     8.299 r  Inst_clock_gen/counter4__50_carry_i_1/O
                         net (fo=1, routed)           0.000     8.299    Inst_clock_gen/counter4__50_carry_i_1_n_0
    SLICE_X39Y3          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     8.939 r  Inst_clock_gen/counter4__50_carry/O[3]
                         net (fo=1, routed)           0.607     9.546    Inst_clock_gen/counter4__50_carry_n_4
    SLICE_X39Y6          LUT2 (Prop_lut2_I1_O)        0.306     9.852 r  Inst_clock_gen/counter4__60_carry__0_i_5/O
                         net (fo=1, routed)           0.000     9.852    Inst_clock_gen/counter4__60_carry__0_i_5_n_0
    SLICE_X39Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.384 r  Inst_clock_gen/counter4__60_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.384    Inst_clock_gen/counter4__60_carry__0_n_0
    SLICE_X39Y7          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.718 f  Inst_clock_gen/counter4__60_carry__1/O[1]
                         net (fo=2, routed)           0.371    11.088    Inst_clock_gen/counter4[15]
    SLICE_X38Y7          LUT1 (Prop_lut1_I0_O)        0.303    11.391 r  Inst_clock_gen/counter3_carry__2_i_2/O
                         net (fo=1, routed)           0.000    11.391    Inst_clock_gen/counter3_carry__2_i_2_n_0
    SLICE_X38Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.924 r  Inst_clock_gen/counter3_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.924    Inst_clock_gen/counter3_carry__2_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.143 r  Inst_clock_gen/counter3_carry__3/O[0]
                         net (fo=41, routed)          0.618    12.762    Inst_clock_gen/counter3_carry__3_n_7
    SLICE_X42Y5          LUT3 (Prop_lut3_I1_O)        0.295    13.057 r  Inst_clock_gen/counter[4]_i_3/O
                         net (fo=1, routed)           0.323    13.379    Inst_clock_gen/counter[4]_i_3_n_0
    SLICE_X41Y5          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    13.959 r  Inst_clock_gen/counter_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.959    Inst_clock_gen/counter_reg[4]_i_2_n_0
    SLICE_X41Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.073 r  Inst_clock_gen/counter_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.073    Inst_clock_gen/counter_reg[8]_i_2_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.407 r  Inst_clock_gen/counter_reg[12]_i_2/O[1]
                         net (fo=1, routed)           0.298    14.705    Inst_clock_gen/counter1[10]
    SLICE_X42Y7          LUT3 (Prop_lut3_I0_O)        0.303    15.008 r  Inst_clock_gen/counter[10]_i_1/O
                         net (fo=1, routed)           0.000    15.008    Inst_clock_gen/counter[10]_i_1_n_0
    SLICE_X42Y7          FDRE                                         r  Inst_clock_gen/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=268, routed)         1.578    12.936    Inst_clock_gen/clk_IBUF_BUFG
    SLICE_X42Y7          FDRE                                         r  Inst_clock_gen/counter_reg[10]/C
                         clock pessimism              0.429    13.365    
                         clock uncertainty           -0.035    13.330    
    SLICE_X42Y7          FDRE (Setup_fdre_C_D)        0.079    13.409    Inst_clock_gen/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         13.409    
                         arrival time                         -15.008    
  -------------------------------------------------------------------
                         slack                                 -1.600    

Slack (VIOLATED) :        -1.571ns  (required time - arrival time)
  Source:                 Inst_i2c_adc_user/Inst_i2c_master/data_rd_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_clock_gen/counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.502ns  (logic 6.012ns (63.268%)  route 3.490ns (36.732%))
  Logic Levels:           15  (CARRY4=9 LUT1=2 LUT2=2 LUT3=2)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 12.936 - 8.000 ) 
    Source Clock Delay      (SCD):    5.391ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=268, routed)         1.757     5.391    Inst_i2c_adc_user/Inst_i2c_master/clk_IBUF_BUFG
    SLICE_X41Y4          FDCE                                         r  Inst_i2c_adc_user/Inst_i2c_master/data_rd_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y4          FDCE (Prop_fdce_C_Q)         0.456     5.847 r  Inst_i2c_adc_user/Inst_i2c_master/data_rd_reg[2]/Q
                         net (fo=8, routed)           0.619     6.467    Inst_i2c_adc_user/Inst_i2c_master/Q[2]
    SLICE_X40Y3          LUT2 (Prop_lut2_I0_O)        0.124     6.591 r  Inst_i2c_adc_user/Inst_i2c_master/counter4_carry__0_i_3/O
                         net (fo=1, routed)           0.000     6.591    Inst_clock_gen/counter3_carry_0[1]
    SLICE_X40Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.141 r  Inst_clock_gen/counter4_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.141    Inst_clock_gen/counter4_carry__0_n_0
    SLICE_X40Y4          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.363 f  Inst_clock_gen/counter4_carry__1/O[0]
                         net (fo=2, routed)           0.637     8.000    Inst_clock_gen/counter4_carry__1_n_7
    SLICE_X39Y3          LUT1 (Prop_lut1_I0_O)        0.299     8.299 r  Inst_clock_gen/counter4__50_carry_i_1/O
                         net (fo=1, routed)           0.000     8.299    Inst_clock_gen/counter4__50_carry_i_1_n_0
    SLICE_X39Y3          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     8.939 r  Inst_clock_gen/counter4__50_carry/O[3]
                         net (fo=1, routed)           0.607     9.546    Inst_clock_gen/counter4__50_carry_n_4
    SLICE_X39Y6          LUT2 (Prop_lut2_I1_O)        0.306     9.852 r  Inst_clock_gen/counter4__60_carry__0_i_5/O
                         net (fo=1, routed)           0.000     9.852    Inst_clock_gen/counter4__60_carry__0_i_5_n_0
    SLICE_X39Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.384 r  Inst_clock_gen/counter4__60_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.384    Inst_clock_gen/counter4__60_carry__0_n_0
    SLICE_X39Y7          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.718 f  Inst_clock_gen/counter4__60_carry__1/O[1]
                         net (fo=2, routed)           0.371    11.088    Inst_clock_gen/counter4[15]
    SLICE_X38Y7          LUT1 (Prop_lut1_I0_O)        0.303    11.391 r  Inst_clock_gen/counter3_carry__2_i_2/O
                         net (fo=1, routed)           0.000    11.391    Inst_clock_gen/counter3_carry__2_i_2_n_0
    SLICE_X38Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.924 r  Inst_clock_gen/counter3_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.924    Inst_clock_gen/counter3_carry__2_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.143 r  Inst_clock_gen/counter3_carry__3/O[0]
                         net (fo=41, routed)          0.618    12.762    Inst_clock_gen/counter3_carry__3_n_7
    SLICE_X42Y5          LUT3 (Prop_lut3_I1_O)        0.295    13.057 r  Inst_clock_gen/counter[4]_i_3/O
                         net (fo=1, routed)           0.323    13.379    Inst_clock_gen/counter[4]_i_3_n_0
    SLICE_X41Y5          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    13.959 r  Inst_clock_gen/counter_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.959    Inst_clock_gen/counter_reg[4]_i_2_n_0
    SLICE_X41Y6          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.272 r  Inst_clock_gen/counter_reg[8]_i_2/O[3]
                         net (fo=1, routed)           0.315    14.588    Inst_clock_gen/counter1[8]
    SLICE_X36Y6          LUT3 (Prop_lut3_I0_O)        0.306    14.894 r  Inst_clock_gen/counter[8]_i_1/O
                         net (fo=1, routed)           0.000    14.894    Inst_clock_gen/counter[8]_i_1_n_0
    SLICE_X36Y6          FDRE                                         r  Inst_clock_gen/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=268, routed)         1.578    12.936    Inst_clock_gen/clk_IBUF_BUFG
    SLICE_X36Y6          FDRE                                         r  Inst_clock_gen/counter_reg[8]/C
                         clock pessimism              0.391    13.327    
                         clock uncertainty           -0.035    13.292    
    SLICE_X36Y6          FDRE (Setup_fdre_C_D)        0.031    13.323    Inst_clock_gen/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         13.323    
                         arrival time                         -14.894    
  -------------------------------------------------------------------
                         slack                                 -1.571    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 Inst_state_toggle/btn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_state_toggle/btn_sync_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=268, routed)         0.565     1.443    Inst_state_toggle/clk_IBUF_BUFG
    SLICE_X35Y3          FDRE                                         r  Inst_state_toggle/btn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y3          FDRE (Prop_fdre_C_Q)         0.141     1.584 r  Inst_state_toggle/btn_reg_reg/Q
                         net (fo=3, routed)           0.067     1.651    Inst_state_toggle/btn_reg_reg_n_0
    SLICE_X35Y3          FDRE                                         r  Inst_state_toggle/btn_sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=268, routed)         0.834     1.959    Inst_state_toggle/clk_IBUF_BUFG
    SLICE_X35Y3          FDRE                                         r  Inst_state_toggle/btn_sync_reg[0]/C
                         clock pessimism             -0.516     1.443    
    SLICE_X35Y3          FDRE (Hold_fdre_C_D)         0.071     1.514    Inst_state_toggle/btn_sync_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.514    
                         arrival time                           1.651    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 Inst_lcd/EN_sig_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_lcd/i2c_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.387%)  route 0.123ns (46.613%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=268, routed)         0.565     1.443    Inst_lcd/clk_IBUF_BUFG
    SLICE_X27Y4          FDRE                                         r  Inst_lcd/EN_sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y4          FDRE (Prop_fdre_C_Q)         0.141     1.584 r  Inst_lcd/EN_sig_reg/Q
                         net (fo=2, routed)           0.123     1.707    Inst_lcd/EN_sig
    SLICE_X27Y5          FDRE                                         r  Inst_lcd/i2c_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=268, routed)         0.833     1.958    Inst_lcd/clk_IBUF_BUFG
    SLICE_X27Y5          FDRE                                         r  Inst_lcd/i2c_data_reg[2]/C
                         clock pessimism             -0.499     1.459    
    SLICE_X27Y5          FDRE (Hold_fdre_C_D)         0.075     1.534    Inst_lcd/i2c_data_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.534    
                         arrival time                           1.707    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 Inst_lcd/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_lcd/state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.536%)  route 0.098ns (34.464%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=268, routed)         0.565     1.443    Inst_lcd/clk_IBUF_BUFG
    SLICE_X26Y6          FDRE                                         r  Inst_lcd/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y6          FDRE (Prop_fdre_C_Q)         0.141     1.584 r  Inst_lcd/state_reg[0]/Q
                         net (fo=15, routed)          0.098     1.682    Inst_lcd/state_reg_n_0_[0]
    SLICE_X27Y6          LUT6 (Prop_lut6_I4_O)        0.045     1.727 r  Inst_lcd/state[2]_i_1/O
                         net (fo=1, routed)           0.000     1.727    Inst_lcd/state[2]_i_1_n_0
    SLICE_X27Y6          FDRE                                         r  Inst_lcd/state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=268, routed)         0.833     1.958    Inst_lcd/clk_IBUF_BUFG
    SLICE_X27Y6          FDRE                                         r  Inst_lcd/state_reg[2]/C
                         clock pessimism             -0.502     1.456    
    SLICE_X27Y6          FDRE (Hold_fdre_C_D)         0.091     1.547    Inst_lcd/state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.727    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 Inst_i2c_adc_user/Inst_i2c_master/data_rx_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_i2c_adc_user/Inst_i2c_master/data_rd_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (52.946%)  route 0.125ns (47.054%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=268, routed)         0.594     1.472    Inst_i2c_adc_user/Inst_i2c_master/clk_IBUF_BUFG
    SLICE_X41Y3          FDRE                                         r  Inst_i2c_adc_user/Inst_i2c_master/data_rx_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y3          FDRE (Prop_fdre_C_Q)         0.141     1.613 r  Inst_i2c_adc_user/Inst_i2c_master/data_rx_reg[7]/Q
                         net (fo=3, routed)           0.125     1.738    Inst_i2c_adc_user/Inst_i2c_master/data_rx[7]
    SLICE_X43Y4          FDCE                                         r  Inst_i2c_adc_user/Inst_i2c_master/data_rd_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=268, routed)         0.863     1.988    Inst_i2c_adc_user/Inst_i2c_master/clk_IBUF_BUFG
    SLICE_X43Y4          FDCE                                         r  Inst_i2c_adc_user/Inst_i2c_master/data_rd_reg[7]/C
                         clock pessimism             -0.500     1.488    
    SLICE_X43Y4          FDCE (Hold_fdce_C_D)         0.070     1.558    Inst_i2c_adc_user/Inst_i2c_master/data_rd_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           1.738    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 Inst_i2c_adc_user/Inst_i2c_master/data_rx_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_i2c_adc_user/Inst_i2c_master/data_rd_reg[7]_lopt_replica/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.312%)  route 0.123ns (46.688%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=268, routed)         0.594     1.472    Inst_i2c_adc_user/Inst_i2c_master/clk_IBUF_BUFG
    SLICE_X41Y3          FDRE                                         r  Inst_i2c_adc_user/Inst_i2c_master/data_rx_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y3          FDRE (Prop_fdre_C_Q)         0.141     1.613 r  Inst_i2c_adc_user/Inst_i2c_master/data_rx_reg[7]/Q
                         net (fo=3, routed)           0.123     1.736    Inst_i2c_adc_user/Inst_i2c_master/data_rx[7]
    SLICE_X42Y4          FDCE                                         r  Inst_i2c_adc_user/Inst_i2c_master/data_rd_reg[7]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=268, routed)         0.863     1.988    Inst_i2c_adc_user/Inst_i2c_master/clk_IBUF_BUFG
    SLICE_X42Y4          FDCE                                         r  Inst_i2c_adc_user/Inst_i2c_master/data_rd_reg[7]_lopt_replica/C
                         clock pessimism             -0.500     1.488    
    SLICE_X42Y4          FDCE (Hold_fdce_C_D)         0.063     1.551    Inst_i2c_adc_user/Inst_i2c_master/data_rd_reg[7]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.736    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 Inst_lcd/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_lcd/state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.189ns (61.144%)  route 0.120ns (38.856%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=268, routed)         0.565     1.443    Inst_lcd/clk_IBUF_BUFG
    SLICE_X27Y6          FDRE                                         r  Inst_lcd/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y6          FDRE (Prop_fdre_C_Q)         0.141     1.584 f  Inst_lcd/state_reg[2]/Q
                         net (fo=12, routed)          0.120     1.704    Inst_lcd/state_reg_n_0_[2]
    SLICE_X26Y6          LUT4 (Prop_lut4_I2_O)        0.048     1.752 r  Inst_lcd/state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.752    Inst_lcd/state[1]_i_1_n_0
    SLICE_X26Y6          FDRE                                         r  Inst_lcd/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=268, routed)         0.833     1.958    Inst_lcd/clk_IBUF_BUFG
    SLICE_X26Y6          FDRE                                         r  Inst_lcd/state_reg[1]/C
                         clock pessimism             -0.502     1.456    
    SLICE_X26Y6          FDRE (Hold_fdre_C_D)         0.107     1.563    Inst_lcd/state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.752    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 Inst_state_toggle/btn_sync_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_state_toggle/btn_pulse_f_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.227ns (80.665%)  route 0.054ns (19.335%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=268, routed)         0.565     1.443    Inst_state_toggle/clk_IBUF_BUFG
    SLICE_X35Y4          FDRE                                         r  Inst_state_toggle/btn_sync_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y4          FDRE (Prop_fdre_C_Q)         0.128     1.571 r  Inst_state_toggle/btn_sync_reg[1]/Q
                         net (fo=1, routed)           0.054     1.625    Inst_state_toggle/p_1_in
    SLICE_X35Y4          LUT2 (Prop_lut2_I0_O)        0.099     1.724 r  Inst_state_toggle/btn_pulse_f_i_1/O
                         net (fo=1, routed)           0.000     1.724    Inst_state_toggle/btn_pulse_f0
    SLICE_X35Y4          FDRE                                         r  Inst_state_toggle/btn_pulse_f_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=268, routed)         0.834     1.959    Inst_state_toggle/clk_IBUF_BUFG
    SLICE_X35Y4          FDRE                                         r  Inst_state_toggle/btn_pulse_f_reg/C
                         clock pessimism             -0.516     1.443    
    SLICE_X35Y4          FDRE (Hold_fdre_C_D)         0.091     1.534    Inst_state_toggle/btn_pulse_f_reg
  -------------------------------------------------------------------
                         required time                         -1.534    
                         arrival time                           1.724    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 Inst_i2c_adc_user/Inst_i2c_master/data_rx_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_i2c_adc_user/Inst_i2c_master/data_rd_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.141ns (51.402%)  route 0.133ns (48.598%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=268, routed)         0.594     1.472    Inst_i2c_adc_user/Inst_i2c_master/clk_IBUF_BUFG
    SLICE_X43Y3          FDRE                                         r  Inst_i2c_adc_user/Inst_i2c_master/data_rx_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y3          FDRE (Prop_fdre_C_Q)         0.141     1.613 r  Inst_i2c_adc_user/Inst_i2c_master/data_rx_reg[3]/Q
                         net (fo=3, routed)           0.133     1.746    Inst_i2c_adc_user/Inst_i2c_master/data_rx[3]
    SLICE_X42Y4          FDCE                                         r  Inst_i2c_adc_user/Inst_i2c_master/data_rd_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=268, routed)         0.863     1.988    Inst_i2c_adc_user/Inst_i2c_master/clk_IBUF_BUFG
    SLICE_X42Y4          FDCE                                         r  Inst_i2c_adc_user/Inst_i2c_master/data_rd_reg[3]_lopt_replica/C
                         clock pessimism             -0.500     1.488    
    SLICE_X42Y4          FDCE (Hold_fdce_C_D)         0.059     1.547    Inst_i2c_adc_user/Inst_i2c_master/data_rd_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.746    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 Inst_lcd/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_lcd/state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.763%)  route 0.120ns (39.237%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=268, routed)         0.565     1.443    Inst_lcd/clk_IBUF_BUFG
    SLICE_X27Y6          FDRE                                         r  Inst_lcd/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y6          FDRE (Prop_fdre_C_Q)         0.141     1.584 f  Inst_lcd/state_reg[2]/Q
                         net (fo=12, routed)          0.120     1.704    Inst_lcd/state_reg_n_0_[2]
    SLICE_X26Y6          LUT4 (Prop_lut4_I2_O)        0.045     1.749 r  Inst_lcd/state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.749    Inst_lcd/state[0]_i_1_n_0
    SLICE_X26Y6          FDRE                                         r  Inst_lcd/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=268, routed)         0.833     1.958    Inst_lcd/clk_IBUF_BUFG
    SLICE_X26Y6          FDRE                                         r  Inst_lcd/state_reg[0]/C
                         clock pessimism             -0.502     1.456    
    SLICE_X26Y6          FDRE (Hold_fdre_C_D)         0.091     1.547    Inst_lcd/state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.749    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 Inst_i2c_adc_user/Inst_i2c_master/bit_cnt_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_i2c_adc_user/Inst_i2c_master/FSM_onehot_state_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.189ns (54.460%)  route 0.158ns (45.540%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=268, routed)         0.595     1.473    Inst_i2c_adc_user/Inst_i2c_master/clk_IBUF_BUFG
    SLICE_X43Y1          FDPE                                         r  Inst_i2c_adc_user/Inst_i2c_master/bit_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y1          FDPE (Prop_fdpe_C_Q)         0.141     1.614 f  Inst_i2c_adc_user/Inst_i2c_master/bit_cnt_reg[1]/Q
                         net (fo=20, routed)          0.158     1.772    Inst_i2c_adc_user/Inst_i2c_master/bit_cnt_reg_n_0_[1]
    SLICE_X42Y1          LUT4 (Prop_lut4_I3_O)        0.048     1.820 r  Inst_i2c_adc_user/Inst_i2c_master/FSM_onehot_state[3]_i_1__1/O
                         net (fo=1, routed)           0.000     1.820    Inst_i2c_adc_user/Inst_i2c_master/FSM_onehot_state[3]_i_1__1_n_0
    SLICE_X42Y1          FDCE                                         r  Inst_i2c_adc_user/Inst_i2c_master/FSM_onehot_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=268, routed)         0.864     1.989    Inst_i2c_adc_user/Inst_i2c_master/clk_IBUF_BUFG
    SLICE_X42Y1          FDCE                                         r  Inst_i2c_adc_user/Inst_i2c_master/FSM_onehot_state_reg[3]/C
                         clock pessimism             -0.503     1.486    
    SLICE_X42Y1          FDCE (Hold_fdce_C_D)         0.131     1.617    Inst_i2c_adc_user/Inst_i2c_master/FSM_onehot_state_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.203    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X36Y1     Inst_PWM/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X36Y1     Inst_PWM/counter_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X36Y1     Inst_PWM/counter_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X36Y1     Inst_PWM/counter_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X36Y1     Inst_PWM/counter_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X36Y1     Inst_PWM/counter_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X37Y1     Inst_PWM/counter_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X37Y1     Inst_PWM/counter_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X43Y7     Inst_clock_gen/clock_toggler_reg/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         4.000       3.500      SLICE_X24Y7     Inst_lcd/Inst_i2c_master/busy_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X37Y8     Inst_clock_gen/cnt_out_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X37Y8     Inst_clock_gen/cnt_out_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X37Y8     Inst_clock_gen/cnt_out_reg[7]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X24Y6     Inst_lcd/Inst_i2c_master/FSM_onehot_state_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X24Y6     Inst_lcd/Inst_i2c_master/FSM_onehot_state_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X24Y6     Inst_lcd/Inst_i2c_master/FSM_onehot_state_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X24Y6     Inst_lcd/Inst_i2c_master/FSM_onehot_state_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X24Y6     Inst_lcd/Inst_i2c_master/FSM_onehot_state_reg[4]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X24Y6     Inst_lcd/Inst_i2c_master/FSM_onehot_state_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X36Y1     Inst_PWM/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X36Y1     Inst_PWM/counter_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X36Y1     Inst_PWM/counter_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X36Y1     Inst_PWM/counter_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X36Y1     Inst_PWM/counter_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X36Y1     Inst_PWM/counter_reg[5]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X37Y1     Inst_PWM/counter_reg[6]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X37Y1     Inst_PWM/counter_reg[7]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y7     Inst_clock_gen/clock_toggler_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X37Y9     Inst_clock_gen/cnt_out_reg[8]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.557ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.720ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.557ns  (required time - arrival time)
  Source:                 Inst_reset_deb/btn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_i2c_adc_user/Inst_i2c_master/count_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.021ns  (logic 0.580ns (14.425%)  route 3.441ns (85.575%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns = ( 12.938 - 8.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=268, routed)         1.677     5.311    Inst_reset_deb/clk_IBUF_BUFG
    SLICE_X35Y3          FDRE                                         r  Inst_reset_deb/btn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y3          FDRE (Prop_fdre_C_Q)         0.456     5.767 f  Inst_reset_deb/btn_reg_reg/Q
                         net (fo=13, routed)          0.698     6.465    Inst_reset_delay/btn_o
    SLICE_X35Y4          LUT2 (Prop_lut2_I1_O)        0.124     6.589 f  Inst_reset_delay/FSM_sequential_next_state[2]_i_1/O
                         net (fo=99, routed)          2.743     9.332    Inst_i2c_adc_user/Inst_i2c_master/out
    SLICE_X40Y0          FDCE                                         f  Inst_i2c_adc_user/Inst_i2c_master/count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=268, routed)         1.580    12.938    Inst_i2c_adc_user/Inst_i2c_master/clk_IBUF_BUFG
    SLICE_X40Y0          FDCE                                         r  Inst_i2c_adc_user/Inst_i2c_master/count_reg[5]/C
                         clock pessimism              0.391    13.329    
                         clock uncertainty           -0.035    13.294    
    SLICE_X40Y0          FDCE (Recov_fdce_C_CLR)     -0.405    12.889    Inst_i2c_adc_user/Inst_i2c_master/count_reg[5]
  -------------------------------------------------------------------
                         required time                         12.889    
                         arrival time                          -9.332    
  -------------------------------------------------------------------
                         slack                                  3.557    

Slack (MET) :             3.557ns  (required time - arrival time)
  Source:                 Inst_reset_deb/btn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_i2c_adc_user/Inst_i2c_master/count_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.021ns  (logic 0.580ns (14.425%)  route 3.441ns (85.575%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns = ( 12.938 - 8.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=268, routed)         1.677     5.311    Inst_reset_deb/clk_IBUF_BUFG
    SLICE_X35Y3          FDRE                                         r  Inst_reset_deb/btn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y3          FDRE (Prop_fdre_C_Q)         0.456     5.767 f  Inst_reset_deb/btn_reg_reg/Q
                         net (fo=13, routed)          0.698     6.465    Inst_reset_delay/btn_o
    SLICE_X35Y4          LUT2 (Prop_lut2_I1_O)        0.124     6.589 f  Inst_reset_delay/FSM_sequential_next_state[2]_i_1/O
                         net (fo=99, routed)          2.743     9.332    Inst_i2c_adc_user/Inst_i2c_master/out
    SLICE_X40Y0          FDCE                                         f  Inst_i2c_adc_user/Inst_i2c_master/count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=268, routed)         1.580    12.938    Inst_i2c_adc_user/Inst_i2c_master/clk_IBUF_BUFG
    SLICE_X40Y0          FDCE                                         r  Inst_i2c_adc_user/Inst_i2c_master/count_reg[6]/C
                         clock pessimism              0.391    13.329    
                         clock uncertainty           -0.035    13.294    
    SLICE_X40Y0          FDCE (Recov_fdce_C_CLR)     -0.405    12.889    Inst_i2c_adc_user/Inst_i2c_master/count_reg[6]
  -------------------------------------------------------------------
                         required time                         12.889    
                         arrival time                          -9.332    
  -------------------------------------------------------------------
                         slack                                  3.557    

Slack (MET) :             3.662ns  (required time - arrival time)
  Source:                 Inst_reset_deb/btn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_i2c_adc_user/Inst_i2c_master/data_rd_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.914ns  (logic 0.580ns (14.817%)  route 3.334ns (85.183%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 12.937 - 8.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=268, routed)         1.677     5.311    Inst_reset_deb/clk_IBUF_BUFG
    SLICE_X35Y3          FDRE                                         r  Inst_reset_deb/btn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y3          FDRE (Prop_fdre_C_Q)         0.456     5.767 f  Inst_reset_deb/btn_reg_reg/Q
                         net (fo=13, routed)          0.698     6.465    Inst_reset_delay/btn_o
    SLICE_X35Y4          LUT2 (Prop_lut2_I1_O)        0.124     6.589 f  Inst_reset_delay/FSM_sequential_next_state[2]_i_1/O
                         net (fo=99, routed)          2.637     9.226    Inst_i2c_adc_user/Inst_i2c_master/out
    SLICE_X40Y3          FDCE                                         f  Inst_i2c_adc_user/Inst_i2c_master/data_rd_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=268, routed)         1.579    12.937    Inst_i2c_adc_user/Inst_i2c_master/clk_IBUF_BUFG
    SLICE_X40Y3          FDCE                                         r  Inst_i2c_adc_user/Inst_i2c_master/data_rd_reg[0]/C
                         clock pessimism              0.391    13.328    
                         clock uncertainty           -0.035    13.293    
    SLICE_X40Y3          FDCE (Recov_fdce_C_CLR)     -0.405    12.888    Inst_i2c_adc_user/Inst_i2c_master/data_rd_reg[0]
  -------------------------------------------------------------------
                         required time                         12.888    
                         arrival time                          -9.226    
  -------------------------------------------------------------------
                         slack                                  3.662    

Slack (MET) :             3.662ns  (required time - arrival time)
  Source:                 Inst_reset_deb/btn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_i2c_adc_user/Inst_i2c_master/data_rd_reg[0]_lopt_replica/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.914ns  (logic 0.580ns (14.817%)  route 3.334ns (85.183%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 12.937 - 8.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=268, routed)         1.677     5.311    Inst_reset_deb/clk_IBUF_BUFG
    SLICE_X35Y3          FDRE                                         r  Inst_reset_deb/btn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y3          FDRE (Prop_fdre_C_Q)         0.456     5.767 f  Inst_reset_deb/btn_reg_reg/Q
                         net (fo=13, routed)          0.698     6.465    Inst_reset_delay/btn_o
    SLICE_X35Y4          LUT2 (Prop_lut2_I1_O)        0.124     6.589 f  Inst_reset_delay/FSM_sequential_next_state[2]_i_1/O
                         net (fo=99, routed)          2.637     9.226    Inst_i2c_adc_user/Inst_i2c_master/out
    SLICE_X40Y3          FDCE                                         f  Inst_i2c_adc_user/Inst_i2c_master/data_rd_reg[0]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=268, routed)         1.579    12.937    Inst_i2c_adc_user/Inst_i2c_master/clk_IBUF_BUFG
    SLICE_X40Y3          FDCE                                         r  Inst_i2c_adc_user/Inst_i2c_master/data_rd_reg[0]_lopt_replica/C
                         clock pessimism              0.391    13.328    
                         clock uncertainty           -0.035    13.293    
    SLICE_X40Y3          FDCE (Recov_fdce_C_CLR)     -0.405    12.888    Inst_i2c_adc_user/Inst_i2c_master/data_rd_reg[0]_lopt_replica
  -------------------------------------------------------------------
                         required time                         12.888    
                         arrival time                          -9.226    
  -------------------------------------------------------------------
                         slack                                  3.662    

Slack (MET) :             3.662ns  (required time - arrival time)
  Source:                 Inst_reset_deb/btn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_i2c_adc_user/Inst_i2c_master/data_rd_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.914ns  (logic 0.580ns (14.817%)  route 3.334ns (85.183%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 12.937 - 8.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=268, routed)         1.677     5.311    Inst_reset_deb/clk_IBUF_BUFG
    SLICE_X35Y3          FDRE                                         r  Inst_reset_deb/btn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y3          FDRE (Prop_fdre_C_Q)         0.456     5.767 f  Inst_reset_deb/btn_reg_reg/Q
                         net (fo=13, routed)          0.698     6.465    Inst_reset_delay/btn_o
    SLICE_X35Y4          LUT2 (Prop_lut2_I1_O)        0.124     6.589 f  Inst_reset_delay/FSM_sequential_next_state[2]_i_1/O
                         net (fo=99, routed)          2.637     9.226    Inst_i2c_adc_user/Inst_i2c_master/out
    SLICE_X40Y3          FDCE                                         f  Inst_i2c_adc_user/Inst_i2c_master/data_rd_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=268, routed)         1.579    12.937    Inst_i2c_adc_user/Inst_i2c_master/clk_IBUF_BUFG
    SLICE_X40Y3          FDCE                                         r  Inst_i2c_adc_user/Inst_i2c_master/data_rd_reg[6]/C
                         clock pessimism              0.391    13.328    
                         clock uncertainty           -0.035    13.293    
    SLICE_X40Y3          FDCE (Recov_fdce_C_CLR)     -0.405    12.888    Inst_i2c_adc_user/Inst_i2c_master/data_rd_reg[6]
  -------------------------------------------------------------------
                         required time                         12.888    
                         arrival time                          -9.226    
  -------------------------------------------------------------------
                         slack                                  3.662    

Slack (MET) :             3.745ns  (required time - arrival time)
  Source:                 Inst_reset_deb/btn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_i2c_adc_user/Inst_i2c_master/count_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.917ns  (logic 0.580ns (14.806%)  route 3.337ns (85.194%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 12.937 - 8.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=268, routed)         1.677     5.311    Inst_reset_deb/clk_IBUF_BUFG
    SLICE_X35Y3          FDRE                                         r  Inst_reset_deb/btn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y3          FDRE (Prop_fdre_C_Q)         0.456     5.767 f  Inst_reset_deb/btn_reg_reg/Q
                         net (fo=13, routed)          0.698     6.465    Inst_reset_delay/btn_o
    SLICE_X35Y4          LUT2 (Prop_lut2_I1_O)        0.124     6.589 f  Inst_reset_delay/FSM_sequential_next_state[2]_i_1/O
                         net (fo=99, routed)          2.640     9.229    Inst_i2c_adc_user/Inst_i2c_master/out
    SLICE_X38Y0          FDCE                                         f  Inst_i2c_adc_user/Inst_i2c_master/count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=268, routed)         1.579    12.937    Inst_i2c_adc_user/Inst_i2c_master/clk_IBUF_BUFG
    SLICE_X38Y0          FDCE                                         r  Inst_i2c_adc_user/Inst_i2c_master/count_reg[4]/C
                         clock pessimism              0.391    13.328    
                         clock uncertainty           -0.035    13.293    
    SLICE_X38Y0          FDCE (Recov_fdce_C_CLR)     -0.319    12.974    Inst_i2c_adc_user/Inst_i2c_master/count_reg[4]
  -------------------------------------------------------------------
                         required time                         12.974    
                         arrival time                          -9.229    
  -------------------------------------------------------------------
                         slack                                  3.745    

Slack (MET) :             3.745ns  (required time - arrival time)
  Source:                 Inst_reset_deb/btn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_i2c_adc_user/Inst_i2c_master/count_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.917ns  (logic 0.580ns (14.806%)  route 3.337ns (85.194%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 12.937 - 8.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=268, routed)         1.677     5.311    Inst_reset_deb/clk_IBUF_BUFG
    SLICE_X35Y3          FDRE                                         r  Inst_reset_deb/btn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y3          FDRE (Prop_fdre_C_Q)         0.456     5.767 f  Inst_reset_deb/btn_reg_reg/Q
                         net (fo=13, routed)          0.698     6.465    Inst_reset_delay/btn_o
    SLICE_X35Y4          LUT2 (Prop_lut2_I1_O)        0.124     6.589 f  Inst_reset_delay/FSM_sequential_next_state[2]_i_1/O
                         net (fo=99, routed)          2.640     9.229    Inst_i2c_adc_user/Inst_i2c_master/out
    SLICE_X38Y0          FDCE                                         f  Inst_i2c_adc_user/Inst_i2c_master/count_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=268, routed)         1.579    12.937    Inst_i2c_adc_user/Inst_i2c_master/clk_IBUF_BUFG
    SLICE_X38Y0          FDCE                                         r  Inst_i2c_adc_user/Inst_i2c_master/count_reg[7]/C
                         clock pessimism              0.391    13.328    
                         clock uncertainty           -0.035    13.293    
    SLICE_X38Y0          FDCE (Recov_fdce_C_CLR)     -0.319    12.974    Inst_i2c_adc_user/Inst_i2c_master/count_reg[7]
  -------------------------------------------------------------------
                         required time                         12.974    
                         arrival time                          -9.229    
  -------------------------------------------------------------------
                         slack                                  3.745    

Slack (MET) :             3.745ns  (required time - arrival time)
  Source:                 Inst_reset_deb/btn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_i2c_adc_user/Inst_i2c_master/count_reg[8]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.917ns  (logic 0.580ns (14.806%)  route 3.337ns (85.194%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 12.937 - 8.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=268, routed)         1.677     5.311    Inst_reset_deb/clk_IBUF_BUFG
    SLICE_X35Y3          FDRE                                         r  Inst_reset_deb/btn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y3          FDRE (Prop_fdre_C_Q)         0.456     5.767 f  Inst_reset_deb/btn_reg_reg/Q
                         net (fo=13, routed)          0.698     6.465    Inst_reset_delay/btn_o
    SLICE_X35Y4          LUT2 (Prop_lut2_I1_O)        0.124     6.589 f  Inst_reset_delay/FSM_sequential_next_state[2]_i_1/O
                         net (fo=99, routed)          2.640     9.229    Inst_i2c_adc_user/Inst_i2c_master/out
    SLICE_X38Y0          FDCE                                         f  Inst_i2c_adc_user/Inst_i2c_master/count_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=268, routed)         1.579    12.937    Inst_i2c_adc_user/Inst_i2c_master/clk_IBUF_BUFG
    SLICE_X38Y0          FDCE                                         r  Inst_i2c_adc_user/Inst_i2c_master/count_reg[8]/C
                         clock pessimism              0.391    13.328    
                         clock uncertainty           -0.035    13.293    
    SLICE_X38Y0          FDCE (Recov_fdce_C_CLR)     -0.319    12.974    Inst_i2c_adc_user/Inst_i2c_master/count_reg[8]
  -------------------------------------------------------------------
                         required time                         12.974    
                         arrival time                          -9.229    
  -------------------------------------------------------------------
                         slack                                  3.745    

Slack (MET) :             3.928ns  (required time - arrival time)
  Source:                 Inst_reset_deb/btn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_i2c_adc_user/Inst_i2c_master/count_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.735ns  (logic 0.580ns (15.531%)  route 3.155ns (84.469%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 12.937 - 8.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=268, routed)         1.677     5.311    Inst_reset_deb/clk_IBUF_BUFG
    SLICE_X35Y3          FDRE                                         r  Inst_reset_deb/btn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y3          FDRE (Prop_fdre_C_Q)         0.456     5.767 f  Inst_reset_deb/btn_reg_reg/Q
                         net (fo=13, routed)          0.698     6.465    Inst_reset_delay/btn_o
    SLICE_X35Y4          LUT2 (Prop_lut2_I1_O)        0.124     6.589 f  Inst_reset_delay/FSM_sequential_next_state[2]_i_1/O
                         net (fo=99, routed)          2.457     9.046    Inst_i2c_adc_user/Inst_i2c_master/out
    SLICE_X38Y1          FDCE                                         f  Inst_i2c_adc_user/Inst_i2c_master/count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=268, routed)         1.579    12.937    Inst_i2c_adc_user/Inst_i2c_master/clk_IBUF_BUFG
    SLICE_X38Y1          FDCE                                         r  Inst_i2c_adc_user/Inst_i2c_master/count_reg[2]/C
                         clock pessimism              0.391    13.328    
                         clock uncertainty           -0.035    13.293    
    SLICE_X38Y1          FDCE (Recov_fdce_C_CLR)     -0.319    12.974    Inst_i2c_adc_user/Inst_i2c_master/count_reg[2]
  -------------------------------------------------------------------
                         required time                         12.974    
                         arrival time                          -9.046    
  -------------------------------------------------------------------
                         slack                                  3.928    

Slack (MET) :             3.928ns  (required time - arrival time)
  Source:                 Inst_reset_deb/btn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_i2c_adc_user/Inst_i2c_master/stretch_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.735ns  (logic 0.580ns (15.531%)  route 3.155ns (84.469%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 12.937 - 8.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=268, routed)         1.677     5.311    Inst_reset_deb/clk_IBUF_BUFG
    SLICE_X35Y3          FDRE                                         r  Inst_reset_deb/btn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y3          FDRE (Prop_fdre_C_Q)         0.456     5.767 f  Inst_reset_deb/btn_reg_reg/Q
                         net (fo=13, routed)          0.698     6.465    Inst_reset_delay/btn_o
    SLICE_X35Y4          LUT2 (Prop_lut2_I1_O)        0.124     6.589 f  Inst_reset_delay/FSM_sequential_next_state[2]_i_1/O
                         net (fo=99, routed)          2.457     9.046    Inst_i2c_adc_user/Inst_i2c_master/out
    SLICE_X38Y1          FDCE                                         f  Inst_i2c_adc_user/Inst_i2c_master/stretch_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=268, routed)         1.579    12.937    Inst_i2c_adc_user/Inst_i2c_master/clk_IBUF_BUFG
    SLICE_X38Y1          FDCE                                         r  Inst_i2c_adc_user/Inst_i2c_master/stretch_reg/C
                         clock pessimism              0.391    13.328    
                         clock uncertainty           -0.035    13.293    
    SLICE_X38Y1          FDCE (Recov_fdce_C_CLR)     -0.319    12.974    Inst_i2c_adc_user/Inst_i2c_master/stretch_reg
  -------------------------------------------------------------------
                         required time                         12.974    
                         arrival time                          -9.046    
  -------------------------------------------------------------------
                         slack                                  3.928    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.720ns  (arrival time - required time)
  Source:                 Inst_reset_delay/oRESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_i2c_adc_user/Inst_i2c_master/data_rd_reg[3]_lopt_replica/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.719ns  (logic 0.186ns (25.882%)  route 0.533ns (74.118%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=268, routed)         0.564     1.442    Inst_reset_delay/clk_IBUF_BUFG
    SLICE_X35Y8          FDRE                                         r  Inst_reset_delay/oRESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y8          FDRE (Prop_fdre_C_Q)         0.141     1.583 f  Inst_reset_delay/oRESET_reg/Q
                         net (fo=11, routed)          0.234     1.817    Inst_reset_delay/oRESET
    SLICE_X35Y4          LUT2 (Prop_lut2_I0_O)        0.045     1.862 f  Inst_reset_delay/FSM_sequential_next_state[2]_i_1/O
                         net (fo=99, routed)          0.299     2.161    Inst_i2c_adc_user/Inst_i2c_master/out
    SLICE_X42Y4          FDCE                                         f  Inst_i2c_adc_user/Inst_i2c_master/data_rd_reg[3]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=268, routed)         0.863     1.988    Inst_i2c_adc_user/Inst_i2c_master/clk_IBUF_BUFG
    SLICE_X42Y4          FDCE                                         r  Inst_i2c_adc_user/Inst_i2c_master/data_rd_reg[3]_lopt_replica/C
                         clock pessimism             -0.480     1.508    
    SLICE_X42Y4          FDCE (Remov_fdce_C_CLR)     -0.067     1.441    Inst_i2c_adc_user/Inst_i2c_master/data_rd_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -1.441    
                         arrival time                           2.161    
  -------------------------------------------------------------------
                         slack                                  0.720    

Slack (MET) :             0.720ns  (arrival time - required time)
  Source:                 Inst_reset_delay/oRESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_i2c_adc_user/Inst_i2c_master/data_rd_reg[5]_lopt_replica/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.719ns  (logic 0.186ns (25.882%)  route 0.533ns (74.118%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=268, routed)         0.564     1.442    Inst_reset_delay/clk_IBUF_BUFG
    SLICE_X35Y8          FDRE                                         r  Inst_reset_delay/oRESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y8          FDRE (Prop_fdre_C_Q)         0.141     1.583 f  Inst_reset_delay/oRESET_reg/Q
                         net (fo=11, routed)          0.234     1.817    Inst_reset_delay/oRESET
    SLICE_X35Y4          LUT2 (Prop_lut2_I0_O)        0.045     1.862 f  Inst_reset_delay/FSM_sequential_next_state[2]_i_1/O
                         net (fo=99, routed)          0.299     2.161    Inst_i2c_adc_user/Inst_i2c_master/out
    SLICE_X42Y4          FDCE                                         f  Inst_i2c_adc_user/Inst_i2c_master/data_rd_reg[5]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=268, routed)         0.863     1.988    Inst_i2c_adc_user/Inst_i2c_master/clk_IBUF_BUFG
    SLICE_X42Y4          FDCE                                         r  Inst_i2c_adc_user/Inst_i2c_master/data_rd_reg[5]_lopt_replica/C
                         clock pessimism             -0.480     1.508    
    SLICE_X42Y4          FDCE (Remov_fdce_C_CLR)     -0.067     1.441    Inst_i2c_adc_user/Inst_i2c_master/data_rd_reg[5]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -1.441    
                         arrival time                           2.161    
  -------------------------------------------------------------------
                         slack                                  0.720    

Slack (MET) :             0.720ns  (arrival time - required time)
  Source:                 Inst_reset_delay/oRESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_i2c_adc_user/Inst_i2c_master/data_rd_reg[6]_lopt_replica/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.719ns  (logic 0.186ns (25.882%)  route 0.533ns (74.118%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=268, routed)         0.564     1.442    Inst_reset_delay/clk_IBUF_BUFG
    SLICE_X35Y8          FDRE                                         r  Inst_reset_delay/oRESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y8          FDRE (Prop_fdre_C_Q)         0.141     1.583 f  Inst_reset_delay/oRESET_reg/Q
                         net (fo=11, routed)          0.234     1.817    Inst_reset_delay/oRESET
    SLICE_X35Y4          LUT2 (Prop_lut2_I0_O)        0.045     1.862 f  Inst_reset_delay/FSM_sequential_next_state[2]_i_1/O
                         net (fo=99, routed)          0.299     2.161    Inst_i2c_adc_user/Inst_i2c_master/out
    SLICE_X42Y4          FDCE                                         f  Inst_i2c_adc_user/Inst_i2c_master/data_rd_reg[6]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=268, routed)         0.863     1.988    Inst_i2c_adc_user/Inst_i2c_master/clk_IBUF_BUFG
    SLICE_X42Y4          FDCE                                         r  Inst_i2c_adc_user/Inst_i2c_master/data_rd_reg[6]_lopt_replica/C
                         clock pessimism             -0.480     1.508    
    SLICE_X42Y4          FDCE (Remov_fdce_C_CLR)     -0.067     1.441    Inst_i2c_adc_user/Inst_i2c_master/data_rd_reg[6]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -1.441    
                         arrival time                           2.161    
  -------------------------------------------------------------------
                         slack                                  0.720    

Slack (MET) :             0.720ns  (arrival time - required time)
  Source:                 Inst_reset_delay/oRESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_i2c_adc_user/Inst_i2c_master/data_rd_reg[7]_lopt_replica/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.719ns  (logic 0.186ns (25.882%)  route 0.533ns (74.118%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=268, routed)         0.564     1.442    Inst_reset_delay/clk_IBUF_BUFG
    SLICE_X35Y8          FDRE                                         r  Inst_reset_delay/oRESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y8          FDRE (Prop_fdre_C_Q)         0.141     1.583 f  Inst_reset_delay/oRESET_reg/Q
                         net (fo=11, routed)          0.234     1.817    Inst_reset_delay/oRESET
    SLICE_X35Y4          LUT2 (Prop_lut2_I0_O)        0.045     1.862 f  Inst_reset_delay/FSM_sequential_next_state[2]_i_1/O
                         net (fo=99, routed)          0.299     2.161    Inst_i2c_adc_user/Inst_i2c_master/out
    SLICE_X42Y4          FDCE                                         f  Inst_i2c_adc_user/Inst_i2c_master/data_rd_reg[7]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=268, routed)         0.863     1.988    Inst_i2c_adc_user/Inst_i2c_master/clk_IBUF_BUFG
    SLICE_X42Y4          FDCE                                         r  Inst_i2c_adc_user/Inst_i2c_master/data_rd_reg[7]_lopt_replica/C
                         clock pessimism             -0.480     1.508    
    SLICE_X42Y4          FDCE (Remov_fdce_C_CLR)     -0.067     1.441    Inst_i2c_adc_user/Inst_i2c_master/data_rd_reg[7]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -1.441    
                         arrival time                           2.161    
  -------------------------------------------------------------------
                         slack                                  0.720    

Slack (MET) :             0.745ns  (arrival time - required time)
  Source:                 Inst_reset_delay/oRESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_i2c_adc_user/Inst_i2c_master/data_rd_reg[2]_lopt_replica/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.719ns  (logic 0.186ns (25.882%)  route 0.533ns (74.118%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=268, routed)         0.564     1.442    Inst_reset_delay/clk_IBUF_BUFG
    SLICE_X35Y8          FDRE                                         r  Inst_reset_delay/oRESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y8          FDRE (Prop_fdre_C_Q)         0.141     1.583 f  Inst_reset_delay/oRESET_reg/Q
                         net (fo=11, routed)          0.234     1.817    Inst_reset_delay/oRESET
    SLICE_X35Y4          LUT2 (Prop_lut2_I0_O)        0.045     1.862 f  Inst_reset_delay/FSM_sequential_next_state[2]_i_1/O
                         net (fo=99, routed)          0.299     2.161    Inst_i2c_adc_user/Inst_i2c_master/out
    SLICE_X43Y4          FDCE                                         f  Inst_i2c_adc_user/Inst_i2c_master/data_rd_reg[2]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=268, routed)         0.863     1.988    Inst_i2c_adc_user/Inst_i2c_master/clk_IBUF_BUFG
    SLICE_X43Y4          FDCE                                         r  Inst_i2c_adc_user/Inst_i2c_master/data_rd_reg[2]_lopt_replica/C
                         clock pessimism             -0.480     1.508    
    SLICE_X43Y4          FDCE (Remov_fdce_C_CLR)     -0.092     1.416    Inst_i2c_adc_user/Inst_i2c_master/data_rd_reg[2]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -1.416    
                         arrival time                           2.161    
  -------------------------------------------------------------------
                         slack                                  0.745    

Slack (MET) :             0.745ns  (arrival time - required time)
  Source:                 Inst_reset_delay/oRESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_i2c_adc_user/Inst_i2c_master/data_rd_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.719ns  (logic 0.186ns (25.882%)  route 0.533ns (74.118%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=268, routed)         0.564     1.442    Inst_reset_delay/clk_IBUF_BUFG
    SLICE_X35Y8          FDRE                                         r  Inst_reset_delay/oRESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y8          FDRE (Prop_fdre_C_Q)         0.141     1.583 f  Inst_reset_delay/oRESET_reg/Q
                         net (fo=11, routed)          0.234     1.817    Inst_reset_delay/oRESET
    SLICE_X35Y4          LUT2 (Prop_lut2_I0_O)        0.045     1.862 f  Inst_reset_delay/FSM_sequential_next_state[2]_i_1/O
                         net (fo=99, routed)          0.299     2.161    Inst_i2c_adc_user/Inst_i2c_master/out
    SLICE_X43Y4          FDCE                                         f  Inst_i2c_adc_user/Inst_i2c_master/data_rd_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=268, routed)         0.863     1.988    Inst_i2c_adc_user/Inst_i2c_master/clk_IBUF_BUFG
    SLICE_X43Y4          FDCE                                         r  Inst_i2c_adc_user/Inst_i2c_master/data_rd_reg[7]/C
                         clock pessimism             -0.480     1.508    
    SLICE_X43Y4          FDCE (Remov_fdce_C_CLR)     -0.092     1.416    Inst_i2c_adc_user/Inst_i2c_master/data_rd_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.416    
                         arrival time                           2.161    
  -------------------------------------------------------------------
                         slack                                  0.745    

Slack (MET) :             0.753ns  (arrival time - required time)
  Source:                 Inst_reset_delay/oRESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_lcd/Inst_i2c_master/scl_ena_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.697ns  (logic 0.186ns (26.677%)  route 0.511ns (73.323%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=268, routed)         0.564     1.442    Inst_reset_delay/clk_IBUF_BUFG
    SLICE_X35Y8          FDRE                                         r  Inst_reset_delay/oRESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y8          FDRE (Prop_fdre_C_Q)         0.141     1.583 f  Inst_reset_delay/oRESET_reg/Q
                         net (fo=11, routed)          0.234     1.817    Inst_reset_delay/oRESET
    SLICE_X35Y4          LUT2 (Prop_lut2_I0_O)        0.045     1.862 f  Inst_reset_delay/FSM_sequential_next_state[2]_i_1/O
                         net (fo=99, routed)          0.277     2.139    Inst_lcd/Inst_i2c_master/reset_h
    SLICE_X26Y4          FDCE                                         f  Inst_lcd/Inst_i2c_master/scl_ena_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=268, routed)         0.833     1.958    Inst_lcd/Inst_i2c_master/clk_IBUF_BUFG
    SLICE_X26Y4          FDCE                                         r  Inst_lcd/Inst_i2c_master/scl_ena_reg/C
                         clock pessimism             -0.480     1.478    
    SLICE_X26Y4          FDCE (Remov_fdce_C_CLR)     -0.092     1.386    Inst_lcd/Inst_i2c_master/scl_ena_reg
  -------------------------------------------------------------------
                         required time                         -1.386    
                         arrival time                           2.139    
  -------------------------------------------------------------------
                         slack                                  0.753    

Slack (MET) :             0.860ns  (arrival time - required time)
  Source:                 Inst_reset_delay/oRESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_i2c_adc_user/Inst_i2c_master/data_rd_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.834ns  (logic 0.186ns (22.296%)  route 0.648ns (77.704%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=268, routed)         0.564     1.442    Inst_reset_delay/clk_IBUF_BUFG
    SLICE_X35Y8          FDRE                                         r  Inst_reset_delay/oRESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y8          FDRE (Prop_fdre_C_Q)         0.141     1.583 f  Inst_reset_delay/oRESET_reg/Q
                         net (fo=11, routed)          0.234     1.817    Inst_reset_delay/oRESET
    SLICE_X35Y4          LUT2 (Prop_lut2_I0_O)        0.045     1.862 f  Inst_reset_delay/FSM_sequential_next_state[2]_i_1/O
                         net (fo=99, routed)          0.414     2.276    Inst_i2c_adc_user/Inst_i2c_master/out
    SLICE_X41Y4          FDCE                                         f  Inst_i2c_adc_user/Inst_i2c_master/data_rd_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=268, routed)         0.863     1.988    Inst_i2c_adc_user/Inst_i2c_master/clk_IBUF_BUFG
    SLICE_X41Y4          FDCE                                         r  Inst_i2c_adc_user/Inst_i2c_master/data_rd_reg[1]/C
                         clock pessimism             -0.480     1.508    
    SLICE_X41Y4          FDCE (Remov_fdce_C_CLR)     -0.092     1.416    Inst_i2c_adc_user/Inst_i2c_master/data_rd_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.416    
                         arrival time                           2.276    
  -------------------------------------------------------------------
                         slack                                  0.860    

Slack (MET) :             0.860ns  (arrival time - required time)
  Source:                 Inst_reset_delay/oRESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_i2c_adc_user/Inst_i2c_master/data_rd_reg[1]_lopt_replica/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.834ns  (logic 0.186ns (22.296%)  route 0.648ns (77.704%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=268, routed)         0.564     1.442    Inst_reset_delay/clk_IBUF_BUFG
    SLICE_X35Y8          FDRE                                         r  Inst_reset_delay/oRESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y8          FDRE (Prop_fdre_C_Q)         0.141     1.583 f  Inst_reset_delay/oRESET_reg/Q
                         net (fo=11, routed)          0.234     1.817    Inst_reset_delay/oRESET
    SLICE_X35Y4          LUT2 (Prop_lut2_I0_O)        0.045     1.862 f  Inst_reset_delay/FSM_sequential_next_state[2]_i_1/O
                         net (fo=99, routed)          0.414     2.276    Inst_i2c_adc_user/Inst_i2c_master/out
    SLICE_X41Y4          FDCE                                         f  Inst_i2c_adc_user/Inst_i2c_master/data_rd_reg[1]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=268, routed)         0.863     1.988    Inst_i2c_adc_user/Inst_i2c_master/clk_IBUF_BUFG
    SLICE_X41Y4          FDCE                                         r  Inst_i2c_adc_user/Inst_i2c_master/data_rd_reg[1]_lopt_replica/C
                         clock pessimism             -0.480     1.508    
    SLICE_X41Y4          FDCE (Remov_fdce_C_CLR)     -0.092     1.416    Inst_i2c_adc_user/Inst_i2c_master/data_rd_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -1.416    
                         arrival time                           2.276    
  -------------------------------------------------------------------
                         slack                                  0.860    

Slack (MET) :             0.860ns  (arrival time - required time)
  Source:                 Inst_reset_delay/oRESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_i2c_adc_user/Inst_i2c_master/data_rd_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.834ns  (logic 0.186ns (22.296%)  route 0.648ns (77.704%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=268, routed)         0.564     1.442    Inst_reset_delay/clk_IBUF_BUFG
    SLICE_X35Y8          FDRE                                         r  Inst_reset_delay/oRESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y8          FDRE (Prop_fdre_C_Q)         0.141     1.583 f  Inst_reset_delay/oRESET_reg/Q
                         net (fo=11, routed)          0.234     1.817    Inst_reset_delay/oRESET
    SLICE_X35Y4          LUT2 (Prop_lut2_I0_O)        0.045     1.862 f  Inst_reset_delay/FSM_sequential_next_state[2]_i_1/O
                         net (fo=99, routed)          0.414     2.276    Inst_i2c_adc_user/Inst_i2c_master/out
    SLICE_X41Y4          FDCE                                         f  Inst_i2c_adc_user/Inst_i2c_master/data_rd_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=268, routed)         0.863     1.988    Inst_i2c_adc_user/Inst_i2c_master/clk_IBUF_BUFG
    SLICE_X41Y4          FDCE                                         r  Inst_i2c_adc_user/Inst_i2c_master/data_rd_reg[2]/C
                         clock pessimism             -0.480     1.508    
    SLICE_X41Y4          FDCE (Remov_fdce_C_CLR)     -0.092     1.416    Inst_i2c_adc_user/Inst_i2c_master/data_rd_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.416    
                         arrival time                           2.276    
  -------------------------------------------------------------------
                         slack                                  0.860    





