--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/media/jaxc/Programs/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle
ise -v 3 -s 2 -n 3 -fastpaths -xml leon3mp.twx leon3mp.ncd -o leon3mp.twr
leon3mp.pcf -ucf leon3mp.ucf

Design file:              leon3mp.ncd
Physical constraint file: leon3mp.pcf
Device,package,speed:     xc6slx16,csg324,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   5.340ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.010ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 2.990ns (334.448MHz) (Tdcmper_CLKOUT)
  Physical resource: clkgen0/xc3s.v/dll0/CLK2X
  Logical resource: clkgen0/xc3s.v/dll0/CLK2X
  Location pin: DCM_X0Y1.CLK2X
  Clock network: clkgen0/xc3s.v/clk_x
--------------------------------------------------------------------------------
Slack: 4.010ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 5.990ns (166.945MHz) (Tdcmper_CLKIN)
  Physical resource: clkgen0/xc3s.v/dll0/CLKIN
  Logical resource: clkgen0/xc3s.v/dll0/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: clkgen0/xc3s.v/dll0_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 4.660ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.670ns (Tdcmpw_CLKIN_100_150)
  Physical resource: clkgen0/xc3s.v/dll0/CLKIN
  Logical resource: clkgen0/xc3s.v/dll0/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: clkgen0/xc3s.v/dll0_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clkgen0_xc3s_v_clk0B = PERIOD TIMEGRP 
"clkgen0_xc3s_v_clk0B" TS_sys_clk_pin         * 0.5 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 90178 paths analyzed, 4838 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  14.226ns.
--------------------------------------------------------------------------------

Paths for end point mg2.sr1/r_bdrive_0_1 (OLOGIC_X1Y1.T1), 154 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.774ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dcomgen.dcom0/dcom0/r_addr_28 (FF)
  Destination:          mg2.sr1/r_bdrive_0_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.420ns (Levels of Logic = 7)
  Clock Path Skew:      0.529ns (1.102 - 0.573)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dcomgen.dcom0/dcom0/r_addr_28 to mg2.sr1/r_bdrive_0_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y40.CQ      Tcko                  0.430   dcomgen.dcom0/dcom0/r_addr(29)
                                                       dcomgen.dcom0/dcom0/r_addr_28
    SLICE_X33Y39.C1      net (fanout=4)        1.243   dcomgen.dcom0/dcom0/r_addr(28)
    SLICE_X33Y39.C       Tilo                  0.259   ahb0/r_hmaster(1)
                                                       ahb0/comb.cfgsel22
    SLICE_X32Y39.A4      net (fanout=1)        0.287   ahb0/comb.cfgsel22
    SLICE_X32Y39.A       Tilo                  0.235   ahb0/comb.cfgsel21
                                                       ahb0/comb.cfgsel23
    SLICE_X28Y25.B5      net (fanout=11)       2.016   ahb0/comb.cfgsel2
    SLICE_X28Y25.B       Tilo                  0.235   mg2.sr1/r_brmw
                                                       ahb0/Mmux__n150914161
    SLICE_X31Y31.C1      net (fanout=4)        1.349   ahb0/Mmux__n15091416
    SLICE_X31Y31.C       Tilo                  0.259   mg2.sr1/r_srhsel
                                                       ahb0/Mmux_n125711
    SLICE_X33Y23.B3      net (fanout=10)       1.335   ahbsi_hsel(5)
    SLICE_X33Y23.B       Tilo                  0.259   mg2.sr1/r_writen_1
                                                       mg2.sr1/Mmux_r_bstate[2]_GND_84_o_mux_198_OUT111
    SLICE_X30Y22.A1      net (fanout=5)        0.826   mg2.sr1/Mmux_r_bstate[2]_GND_84_o_mux_198_OUT11
    SLICE_X30Y22.A       Tilo                  0.254   mg2.sr1/r_bdrive(0)
                                                       mg2.sr1/Mmux_ctrl.v_bdrive11
    OLOGIC_X1Y1.T1       net (fanout=16)       4.618   mg2.sr1/ctrl.v_bdrive(0)
    OLOGIC_X1Y1.CLK0     Totck                 0.815   mg2.sr1/r_writedata(24)
                                                       ProtoComp146.T1USED.8
                                                       mg2.sr1/r_bdrive_0_1
    -------------------------------------------------  ---------------------------
    Total                                     14.420ns (2.746ns logic, 11.674ns route)
                                                       (19.0% logic, 81.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.871ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ahbjtaggen0.ahbjtag0/newcom.jtagcom0/ar_areg_30 (FF)
  Destination:          mg2.sr1/r_bdrive_0_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.334ns (Levels of Logic = 7)
  Clock Path Skew:      0.540ns (1.102 - 0.562)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ahbjtaggen0.ahbjtag0/newcom.jtagcom0/ar_areg_30 to mg2.sr1/r_bdrive_0_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y40.AMUX    Tshcko                0.576   ahbjtaggen0.ahbjtag0/newcom.jtagcom0/ar_areg(33)
                                                       ahbjtaggen0.ahbjtag0/newcom.jtagcom0/ar_areg_30
    SLICE_X30Y40.C1      net (fanout=2)        1.059   ahbjtaggen0.ahbjtag0/newcom.jtagcom0/ar_areg(30)
    SLICE_X30Y40.C       Tilo                  0.255   ahbjtaggen0.ahbjtag0/newcom.jtagcom0/ar_areg(33)
                                                       ahb0/comb.cfgsel12
    SLICE_X30Y39.A3      net (fanout=2)        0.618   ahb0/comb.cfgsel12
    SLICE_X30Y39.A       Tilo                  0.254   ahbsi_haddr(30)
                                                       ahb0/comb.cfgsel13
    SLICE_X28Y25.B6      net (fanout=10)       1.622   ahb0/comb.cfgsel1
    SLICE_X28Y25.B       Tilo                  0.235   mg2.sr1/r_brmw
                                                       ahb0/Mmux__n150914161
    SLICE_X31Y31.C1      net (fanout=4)        1.349   ahb0/Mmux__n15091416
    SLICE_X31Y31.C       Tilo                  0.259   mg2.sr1/r_srhsel
                                                       ahb0/Mmux_n125711
    SLICE_X33Y23.B3      net (fanout=10)       1.335   ahbsi_hsel(5)
    SLICE_X33Y23.B       Tilo                  0.259   mg2.sr1/r_writen_1
                                                       mg2.sr1/Mmux_r_bstate[2]_GND_84_o_mux_198_OUT111
    SLICE_X30Y22.A1      net (fanout=5)        0.826   mg2.sr1/Mmux_r_bstate[2]_GND_84_o_mux_198_OUT11
    SLICE_X30Y22.A       Tilo                  0.254   mg2.sr1/r_bdrive(0)
                                                       mg2.sr1/Mmux_ctrl.v_bdrive11
    OLOGIC_X1Y1.T1       net (fanout=16)       4.618   mg2.sr1/ctrl.v_bdrive(0)
    OLOGIC_X1Y1.CLK0     Totck                 0.815   mg2.sr1/r_writedata(24)
                                                       ProtoComp146.T1USED.8
                                                       mg2.sr1/r_bdrive_0_1
    -------------------------------------------------  ---------------------------
    Total                                     14.334ns (2.907ns logic, 11.427ns route)
                                                       (20.3% logic, 79.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.123ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ahbjtaggen0.ahbjtag0/newcom.jtagcom0/ar_areg_20 (FF)
  Destination:          mg2.sr1/r_bdrive_0_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.094ns (Levels of Logic = 7)
  Clock Path Skew:      0.552ns (1.102 - 0.550)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ahbjtaggen0.ahbjtag0/newcom.jtagcom0/ar_areg_20 to mg2.sr1/r_bdrive_0_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y39.DMUX    Tshcko                0.518   ahbjtaggen0.ahbjtag0/newcom.jtagcom0/ar_areg(21)
                                                       ahbjtaggen0.ahbjtag0/newcom.jtagcom0/ar_areg_20
    SLICE_X30Y40.C4      net (fanout=3)        0.877   ahbjtaggen0.ahbjtag0/newcom.jtagcom0/ar_areg(20)
    SLICE_X30Y40.C       Tilo                  0.255   ahbjtaggen0.ahbjtag0/newcom.jtagcom0/ar_areg(33)
                                                       ahb0/comb.cfgsel12
    SLICE_X30Y39.A3      net (fanout=2)        0.618   ahb0/comb.cfgsel12
    SLICE_X30Y39.A       Tilo                  0.254   ahbsi_haddr(30)
                                                       ahb0/comb.cfgsel13
    SLICE_X28Y25.B6      net (fanout=10)       1.622   ahb0/comb.cfgsel1
    SLICE_X28Y25.B       Tilo                  0.235   mg2.sr1/r_brmw
                                                       ahb0/Mmux__n150914161
    SLICE_X31Y31.C1      net (fanout=4)        1.349   ahb0/Mmux__n15091416
    SLICE_X31Y31.C       Tilo                  0.259   mg2.sr1/r_srhsel
                                                       ahb0/Mmux_n125711
    SLICE_X33Y23.B3      net (fanout=10)       1.335   ahbsi_hsel(5)
    SLICE_X33Y23.B       Tilo                  0.259   mg2.sr1/r_writen_1
                                                       mg2.sr1/Mmux_r_bstate[2]_GND_84_o_mux_198_OUT111
    SLICE_X30Y22.A1      net (fanout=5)        0.826   mg2.sr1/Mmux_r_bstate[2]_GND_84_o_mux_198_OUT11
    SLICE_X30Y22.A       Tilo                  0.254   mg2.sr1/r_bdrive(0)
                                                       mg2.sr1/Mmux_ctrl.v_bdrive11
    OLOGIC_X1Y1.T1       net (fanout=16)       4.618   mg2.sr1/ctrl.v_bdrive(0)
    OLOGIC_X1Y1.CLK0     Totck                 0.815   mg2.sr1/r_writedata(24)
                                                       ProtoComp146.T1USED.8
                                                       mg2.sr1/r_bdrive_0_1
    -------------------------------------------------  ---------------------------
    Total                                     14.094ns (2.849ns logic, 11.245ns route)
                                                       (20.2% logic, 79.8% route)

--------------------------------------------------------------------------------

Paths for end point mg2.sr1/r_bdrive_0_2 (OLOGIC_X1Y0.T1), 154 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.774ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dcomgen.dcom0/dcom0/r_addr_28 (FF)
  Destination:          mg2.sr1/r_bdrive_0_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.420ns (Levels of Logic = 7)
  Clock Path Skew:      0.529ns (1.102 - 0.573)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dcomgen.dcom0/dcom0/r_addr_28 to mg2.sr1/r_bdrive_0_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y40.CQ      Tcko                  0.430   dcomgen.dcom0/dcom0/r_addr(29)
                                                       dcomgen.dcom0/dcom0/r_addr_28
    SLICE_X33Y39.C1      net (fanout=4)        1.243   dcomgen.dcom0/dcom0/r_addr(28)
    SLICE_X33Y39.C       Tilo                  0.259   ahb0/r_hmaster(1)
                                                       ahb0/comb.cfgsel22
    SLICE_X32Y39.A4      net (fanout=1)        0.287   ahb0/comb.cfgsel22
    SLICE_X32Y39.A       Tilo                  0.235   ahb0/comb.cfgsel21
                                                       ahb0/comb.cfgsel23
    SLICE_X28Y25.B5      net (fanout=11)       2.016   ahb0/comb.cfgsel2
    SLICE_X28Y25.B       Tilo                  0.235   mg2.sr1/r_brmw
                                                       ahb0/Mmux__n150914161
    SLICE_X31Y31.C1      net (fanout=4)        1.349   ahb0/Mmux__n15091416
    SLICE_X31Y31.C       Tilo                  0.259   mg2.sr1/r_srhsel
                                                       ahb0/Mmux_n125711
    SLICE_X33Y23.B3      net (fanout=10)       1.335   ahbsi_hsel(5)
    SLICE_X33Y23.B       Tilo                  0.259   mg2.sr1/r_writen_1
                                                       mg2.sr1/Mmux_r_bstate[2]_GND_84_o_mux_198_OUT111
    SLICE_X30Y22.A1      net (fanout=5)        0.826   mg2.sr1/Mmux_r_bstate[2]_GND_84_o_mux_198_OUT11
    SLICE_X30Y22.A       Tilo                  0.254   mg2.sr1/r_bdrive(0)
                                                       mg2.sr1/Mmux_ctrl.v_bdrive11
    OLOGIC_X1Y0.T1       net (fanout=16)       4.618   mg2.sr1/ctrl.v_bdrive(0)
    OLOGIC_X1Y0.CLK0     Totck                 0.815   mg2.sr1/r_writedata(25)
                                                       ProtoComp146.T1USED.9
                                                       mg2.sr1/r_bdrive_0_2
    -------------------------------------------------  ---------------------------
    Total                                     14.420ns (2.746ns logic, 11.674ns route)
                                                       (19.0% logic, 81.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.871ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ahbjtaggen0.ahbjtag0/newcom.jtagcom0/ar_areg_30 (FF)
  Destination:          mg2.sr1/r_bdrive_0_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.334ns (Levels of Logic = 7)
  Clock Path Skew:      0.540ns (1.102 - 0.562)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ahbjtaggen0.ahbjtag0/newcom.jtagcom0/ar_areg_30 to mg2.sr1/r_bdrive_0_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y40.AMUX    Tshcko                0.576   ahbjtaggen0.ahbjtag0/newcom.jtagcom0/ar_areg(33)
                                                       ahbjtaggen0.ahbjtag0/newcom.jtagcom0/ar_areg_30
    SLICE_X30Y40.C1      net (fanout=2)        1.059   ahbjtaggen0.ahbjtag0/newcom.jtagcom0/ar_areg(30)
    SLICE_X30Y40.C       Tilo                  0.255   ahbjtaggen0.ahbjtag0/newcom.jtagcom0/ar_areg(33)
                                                       ahb0/comb.cfgsel12
    SLICE_X30Y39.A3      net (fanout=2)        0.618   ahb0/comb.cfgsel12
    SLICE_X30Y39.A       Tilo                  0.254   ahbsi_haddr(30)
                                                       ahb0/comb.cfgsel13
    SLICE_X28Y25.B6      net (fanout=10)       1.622   ahb0/comb.cfgsel1
    SLICE_X28Y25.B       Tilo                  0.235   mg2.sr1/r_brmw
                                                       ahb0/Mmux__n150914161
    SLICE_X31Y31.C1      net (fanout=4)        1.349   ahb0/Mmux__n15091416
    SLICE_X31Y31.C       Tilo                  0.259   mg2.sr1/r_srhsel
                                                       ahb0/Mmux_n125711
    SLICE_X33Y23.B3      net (fanout=10)       1.335   ahbsi_hsel(5)
    SLICE_X33Y23.B       Tilo                  0.259   mg2.sr1/r_writen_1
                                                       mg2.sr1/Mmux_r_bstate[2]_GND_84_o_mux_198_OUT111
    SLICE_X30Y22.A1      net (fanout=5)        0.826   mg2.sr1/Mmux_r_bstate[2]_GND_84_o_mux_198_OUT11
    SLICE_X30Y22.A       Tilo                  0.254   mg2.sr1/r_bdrive(0)
                                                       mg2.sr1/Mmux_ctrl.v_bdrive11
    OLOGIC_X1Y0.T1       net (fanout=16)       4.618   mg2.sr1/ctrl.v_bdrive(0)
    OLOGIC_X1Y0.CLK0     Totck                 0.815   mg2.sr1/r_writedata(25)
                                                       ProtoComp146.T1USED.9
                                                       mg2.sr1/r_bdrive_0_2
    -------------------------------------------------  ---------------------------
    Total                                     14.334ns (2.907ns logic, 11.427ns route)
                                                       (20.3% logic, 79.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.123ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ahbjtaggen0.ahbjtag0/newcom.jtagcom0/ar_areg_20 (FF)
  Destination:          mg2.sr1/r_bdrive_0_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.094ns (Levels of Logic = 7)
  Clock Path Skew:      0.552ns (1.102 - 0.550)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ahbjtaggen0.ahbjtag0/newcom.jtagcom0/ar_areg_20 to mg2.sr1/r_bdrive_0_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y39.DMUX    Tshcko                0.518   ahbjtaggen0.ahbjtag0/newcom.jtagcom0/ar_areg(21)
                                                       ahbjtaggen0.ahbjtag0/newcom.jtagcom0/ar_areg_20
    SLICE_X30Y40.C4      net (fanout=3)        0.877   ahbjtaggen0.ahbjtag0/newcom.jtagcom0/ar_areg(20)
    SLICE_X30Y40.C       Tilo                  0.255   ahbjtaggen0.ahbjtag0/newcom.jtagcom0/ar_areg(33)
                                                       ahb0/comb.cfgsel12
    SLICE_X30Y39.A3      net (fanout=2)        0.618   ahb0/comb.cfgsel12
    SLICE_X30Y39.A       Tilo                  0.254   ahbsi_haddr(30)
                                                       ahb0/comb.cfgsel13
    SLICE_X28Y25.B6      net (fanout=10)       1.622   ahb0/comb.cfgsel1
    SLICE_X28Y25.B       Tilo                  0.235   mg2.sr1/r_brmw
                                                       ahb0/Mmux__n150914161
    SLICE_X31Y31.C1      net (fanout=4)        1.349   ahb0/Mmux__n15091416
    SLICE_X31Y31.C       Tilo                  0.259   mg2.sr1/r_srhsel
                                                       ahb0/Mmux_n125711
    SLICE_X33Y23.B3      net (fanout=10)       1.335   ahbsi_hsel(5)
    SLICE_X33Y23.B       Tilo                  0.259   mg2.sr1/r_writen_1
                                                       mg2.sr1/Mmux_r_bstate[2]_GND_84_o_mux_198_OUT111
    SLICE_X30Y22.A1      net (fanout=5)        0.826   mg2.sr1/Mmux_r_bstate[2]_GND_84_o_mux_198_OUT11
    SLICE_X30Y22.A       Tilo                  0.254   mg2.sr1/r_bdrive(0)
                                                       mg2.sr1/Mmux_ctrl.v_bdrive11
    OLOGIC_X1Y0.T1       net (fanout=16)       4.618   mg2.sr1/ctrl.v_bdrive(0)
    OLOGIC_X1Y0.CLK0     Totck                 0.815   mg2.sr1/r_writedata(25)
                                                       ProtoComp146.T1USED.9
                                                       mg2.sr1/r_bdrive_0_2
    -------------------------------------------------  ---------------------------
    Total                                     14.094ns (2.849ns logic, 11.245ns route)
                                                       (20.2% logic, 79.8% route)

--------------------------------------------------------------------------------

Paths for end point mg2.sr1/r_address_26 (OLOGIC_X18Y59.D1), 325 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.885ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dcomgen.dcom0/dcom0/r_addr_28 (FF)
  Destination:          mg2.sr1/r_address_26 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.317ns (Levels of Logic = 7)
  Clock Path Skew:      0.537ns (1.018 - 0.481)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dcomgen.dcom0/dcom0/r_addr_28 to mg2.sr1/r_address_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y40.CQ      Tcko                  0.430   dcomgen.dcom0/dcom0/r_addr(29)
                                                       dcomgen.dcom0/dcom0/r_addr_28
    SLICE_X33Y39.C1      net (fanout=4)        1.243   dcomgen.dcom0/dcom0/r_addr(28)
    SLICE_X33Y39.C       Tilo                  0.259   ahb0/r_hmaster(1)
                                                       ahb0/comb.cfgsel22
    SLICE_X32Y39.A4      net (fanout=1)        0.287   ahb0/comb.cfgsel22
    SLICE_X32Y39.A       Tilo                  0.235   ahb0/comb.cfgsel21
                                                       ahb0/comb.cfgsel23
    SLICE_X28Y25.B5      net (fanout=11)       2.016   ahb0/comb.cfgsel2
    SLICE_X28Y25.B       Tilo                  0.235   mg2.sr1/r_brmw
                                                       ahb0/Mmux__n150914161
    SLICE_X31Y31.C1      net (fanout=4)        1.349   ahb0/Mmux__n15091416
    SLICE_X31Y31.C       Tilo                  0.259   mg2.sr1/r_srhsel
                                                       ahb0/Mmux_n125711
    SLICE_X31Y31.D5      net (fanout=10)       0.255   ahbsi_hsel(5)
    SLICE_X31Y31.DMUX    Tilo                  0.337   mg2.sr1/r_srhsel
                                                       mg2.sr1/ahbsi_hready_ahbsi_htrans[1]_AND_228_o1
    SLICE_X27Y27.B4      net (fanout=32)       1.354   mg2.sr1/ahbsi_hready_ahbsi_htrans[1]_AND_228_o
    SLICE_X27Y27.B       Tilo                  0.259   mg2.sr1/r_address_12_1
                                                       mg2.sr1/Mmux_ctrl.v_address1121
    SLICE_X34Y48.B5      net (fanout=25)       2.892   mg2.sr1/Mmux_ctrl.v_address112
    SLICE_X34Y48.B       Tilo                  0.254   mg2.sr1/r_address_23_1
                                                       mg2.sr1/Mmux_ctrl.v_address411
    OLOGIC_X18Y59.D1     net (fanout=1)        1.475   mg2.sr1/ctrl.v_address(26)
    OLOGIC_X18Y59.CLK0   Todck                 1.178   mg2.sr1/r_address(26)
                                                       mg2.sr1/r_address_26
    -------------------------------------------------  ---------------------------
    Total                                     14.317ns (3.446ns logic, 10.871ns route)
                                                       (24.1% logic, 75.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.982ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ahbjtaggen0.ahbjtag0/newcom.jtagcom0/ar_areg_30 (FF)
  Destination:          mg2.sr1/r_address_26 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.231ns (Levels of Logic = 7)
  Clock Path Skew:      0.548ns (1.018 - 0.470)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ahbjtaggen0.ahbjtag0/newcom.jtagcom0/ar_areg_30 to mg2.sr1/r_address_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y40.AMUX    Tshcko                0.576   ahbjtaggen0.ahbjtag0/newcom.jtagcom0/ar_areg(33)
                                                       ahbjtaggen0.ahbjtag0/newcom.jtagcom0/ar_areg_30
    SLICE_X30Y40.C1      net (fanout=2)        1.059   ahbjtaggen0.ahbjtag0/newcom.jtagcom0/ar_areg(30)
    SLICE_X30Y40.C       Tilo                  0.255   ahbjtaggen0.ahbjtag0/newcom.jtagcom0/ar_areg(33)
                                                       ahb0/comb.cfgsel12
    SLICE_X30Y39.A3      net (fanout=2)        0.618   ahb0/comb.cfgsel12
    SLICE_X30Y39.A       Tilo                  0.254   ahbsi_haddr(30)
                                                       ahb0/comb.cfgsel13
    SLICE_X28Y25.B6      net (fanout=10)       1.622   ahb0/comb.cfgsel1
    SLICE_X28Y25.B       Tilo                  0.235   mg2.sr1/r_brmw
                                                       ahb0/Mmux__n150914161
    SLICE_X31Y31.C1      net (fanout=4)        1.349   ahb0/Mmux__n15091416
    SLICE_X31Y31.C       Tilo                  0.259   mg2.sr1/r_srhsel
                                                       ahb0/Mmux_n125711
    SLICE_X31Y31.D5      net (fanout=10)       0.255   ahbsi_hsel(5)
    SLICE_X31Y31.DMUX    Tilo                  0.337   mg2.sr1/r_srhsel
                                                       mg2.sr1/ahbsi_hready_ahbsi_htrans[1]_AND_228_o1
    SLICE_X27Y27.B4      net (fanout=32)       1.354   mg2.sr1/ahbsi_hready_ahbsi_htrans[1]_AND_228_o
    SLICE_X27Y27.B       Tilo                  0.259   mg2.sr1/r_address_12_1
                                                       mg2.sr1/Mmux_ctrl.v_address1121
    SLICE_X34Y48.B5      net (fanout=25)       2.892   mg2.sr1/Mmux_ctrl.v_address112
    SLICE_X34Y48.B       Tilo                  0.254   mg2.sr1/r_address_23_1
                                                       mg2.sr1/Mmux_ctrl.v_address411
    OLOGIC_X18Y59.D1     net (fanout=1)        1.475   mg2.sr1/ctrl.v_address(26)
    OLOGIC_X18Y59.CLK0   Todck                 1.178   mg2.sr1/r_address(26)
                                                       mg2.sr1/r_address_26
    -------------------------------------------------  ---------------------------
    Total                                     14.231ns (3.607ns logic, 10.624ns route)
                                                       (25.3% logic, 74.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.234ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ahbjtaggen0.ahbjtag0/newcom.jtagcom0/ar_areg_20 (FF)
  Destination:          mg2.sr1/r_address_26 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.991ns (Levels of Logic = 7)
  Clock Path Skew:      0.560ns (1.018 - 0.458)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ahbjtaggen0.ahbjtag0/newcom.jtagcom0/ar_areg_20 to mg2.sr1/r_address_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y39.DMUX    Tshcko                0.518   ahbjtaggen0.ahbjtag0/newcom.jtagcom0/ar_areg(21)
                                                       ahbjtaggen0.ahbjtag0/newcom.jtagcom0/ar_areg_20
    SLICE_X30Y40.C4      net (fanout=3)        0.877   ahbjtaggen0.ahbjtag0/newcom.jtagcom0/ar_areg(20)
    SLICE_X30Y40.C       Tilo                  0.255   ahbjtaggen0.ahbjtag0/newcom.jtagcom0/ar_areg(33)
                                                       ahb0/comb.cfgsel12
    SLICE_X30Y39.A3      net (fanout=2)        0.618   ahb0/comb.cfgsel12
    SLICE_X30Y39.A       Tilo                  0.254   ahbsi_haddr(30)
                                                       ahb0/comb.cfgsel13
    SLICE_X28Y25.B6      net (fanout=10)       1.622   ahb0/comb.cfgsel1
    SLICE_X28Y25.B       Tilo                  0.235   mg2.sr1/r_brmw
                                                       ahb0/Mmux__n150914161
    SLICE_X31Y31.C1      net (fanout=4)        1.349   ahb0/Mmux__n15091416
    SLICE_X31Y31.C       Tilo                  0.259   mg2.sr1/r_srhsel
                                                       ahb0/Mmux_n125711
    SLICE_X31Y31.D5      net (fanout=10)       0.255   ahbsi_hsel(5)
    SLICE_X31Y31.DMUX    Tilo                  0.337   mg2.sr1/r_srhsel
                                                       mg2.sr1/ahbsi_hready_ahbsi_htrans[1]_AND_228_o1
    SLICE_X27Y27.B4      net (fanout=32)       1.354   mg2.sr1/ahbsi_hready_ahbsi_htrans[1]_AND_228_o
    SLICE_X27Y27.B       Tilo                  0.259   mg2.sr1/r_address_12_1
                                                       mg2.sr1/Mmux_ctrl.v_address1121
    SLICE_X34Y48.B5      net (fanout=25)       2.892   mg2.sr1/Mmux_ctrl.v_address112
    SLICE_X34Y48.B       Tilo                  0.254   mg2.sr1/r_address_23_1
                                                       mg2.sr1/Mmux_ctrl.v_address411
    OLOGIC_X18Y59.D1     net (fanout=1)        1.475   mg2.sr1/ctrl.v_address(26)
    OLOGIC_X18Y59.CLK0   Todck                 1.178   mg2.sr1/r_address(26)
                                                       mg2.sr1/r_address_26
    -------------------------------------------------  ---------------------------
    Total                                     13.991ns (3.549ns logic, 10.442ns route)
                                                       (25.4% logic, 74.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clkgen0_xc3s_v_clk0B = PERIOD TIMEGRP "clkgen0_xc3s_v_clk0B" TS_sys_clk_pin
        * 0.5 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point rst0/r_3 (SLICE_X16Y42.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.392ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst0/r_2 (FF)
  Destination:          rst0/r_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.392ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clkm rising at 20.000ns
  Destination Clock:    clkm rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst0/r_2 to rst0/r_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y42.CQ      Tcko                  0.200   rst0/r(3)
                                                       rst0/r_2
    SLICE_X16Y42.DX      net (fanout=2)        0.144   rst0/r(2)
    SLICE_X16Y42.CLK     Tckdi       (-Th)    -0.048   rst0/r(3)
                                                       rst0/r_3
    -------------------------------------------------  ---------------------------
    Total                                      0.392ns (0.248ns logic, 0.144ns route)
                                                       (63.3% logic, 36.7% route)

--------------------------------------------------------------------------------

Paths for end point mg2.sr1/r_writedata_27_1 (SLICE_X24Y9.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.408ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mg2.sr1/r_writedata_27_1 (FF)
  Destination:          mg2.sr1/r_writedata_27_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.408ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clkm rising at 20.000ns
  Destination Clock:    clkm rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mg2.sr1/r_writedata_27_1 to mg2.sr1/r_writedata_27_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y9.AQ       Tcko                  0.200   mg2.sr1/r_writedata_27_1
                                                       mg2.sr1/r_writedata_27_1
    SLICE_X24Y9.A6       net (fanout=1)        0.018   mg2.sr1/r_writedata_27_1
    SLICE_X24Y9.CLK      Tah         (-Th)    -0.190   mg2.sr1/r_writedata_27_1
                                                       mg2.sr1/mux361564
                                                       mg2.sr1/r_writedata_27_1
    -------------------------------------------------  ---------------------------
    Total                                      0.408ns (0.390ns logic, 0.018ns route)
                                                       (95.6% logic, 4.4% route)

--------------------------------------------------------------------------------

Paths for end point mg2.sr1/r_address_4_1 (SLICE_X28Y29.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.408ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mg2.sr1/r_address_4_1 (FF)
  Destination:          mg2.sr1/r_address_4_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.408ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clkm rising at 20.000ns
  Destination Clock:    clkm rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mg2.sr1/r_address_4_1 to mg2.sr1/r_address_4_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y29.AQ      Tcko                  0.200   mg2.sr1/r_address_4_1
                                                       mg2.sr1/r_address_4_1
    SLICE_X28Y29.A6      net (fanout=1)        0.018   mg2.sr1/r_address_4_1
    SLICE_X28Y29.CLK     Tah         (-Th)    -0.190   mg2.sr1/r_address_4_1
                                                       mg2.sr1/Mmux_ctrl.v_address551
                                                       mg2.sr1/r_address_4_1
    -------------------------------------------------  ---------------------------
    Total                                      0.408ns (0.390ns logic, 0.018ns route)
                                                       (95.6% logic, 4.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clkgen0_xc3s_v_clk0B = PERIOD TIMEGRP "clkgen0_xc3s_v_clk0B" TS_sys_clk_pin
        * 0.5 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clkgen0/xc3s.v/bufg0/I0
  Logical resource: clkgen0/xc3s.v/bufg0/I0
  Location pin: BUFGMUX_X2Y4.I0
  Clock network: clkgen0/xc3s.v/clk0B
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: mg2.sr1/r_romsn(0)/CLK0
  Logical resource: mg2.sr1/r_romsn_0/CK0
  Location pin: OLOGIC_X18Y23.CLK0
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: mg2.sr1/r_writen_1_1/CLK0
  Logical resource: mg2.sr1/r_writen_1_1/CK0
  Location pin: OLOGIC_X2Y3.CLK0
  Clock network: clkm
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     10.000ns|      5.340ns|      7.113ns|            0|            0|            0|        90178|
| TS_clkgen0_xc3s_v_clk0B       |     20.000ns|     14.226ns|          N/A|            0|            0|        90178|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   14.226|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 90178 paths, 0 nets, and 8864 connections

Design statistics:
   Minimum period:  14.226ns{1}   (Maximum frequency:  70.294MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sun Feb  8 01:18:37 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 429 MB



