<dec f='llvm/llvm/include/llvm/CodeGen/TargetLowering.h' l='3017' type='bool llvm::TargetLowering::parametersInCSRMatch(const llvm::MachineRegisterInfo &amp; MRI, const uint32_t * CallerPreservedMask, const SmallVectorImpl&lt;llvm::CCValAssign&gt; &amp; ArgLocs, const SmallVectorImpl&lt;llvm::SDValue&gt; &amp; OutVals) const'/>
<doc f='llvm/llvm/include/llvm/CodeGen/TargetLowering.h' l='3014'>/// Check whether parameters to a call that are passed in callee saved
  /// registers are the same as from the calling function.  This needs to be
  /// checked for tail call eligibility.</doc>
<def f='llvm/llvm/lib/CodeGen/SelectionDAG/TargetLowering.cpp' l='77' ll='100' type='bool llvm::TargetLowering::parametersInCSRMatch(const llvm::MachineRegisterInfo &amp; MRI, const uint32_t * CallerPreservedMask, const SmallVectorImpl&lt;llvm::CCValAssign&gt; &amp; ArgLocs, const SmallVectorImpl&lt;llvm::SDValue&gt; &amp; OutVals) const'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64ISelLowering.cpp' l='3528' u='c' c='_ZNK4llvm21AArch64TargetLowering33isEligibleForTailCallOptimizationENS_7SDValueEjbRKNS_15SmallVectorImplINS_3ISD9OutputArgEEERKNS2_IS1_EERKNS2_INS3_8I14855144'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='2490' u='c' c='_ZNK4llvm16SITargetLowering33isEligibleForTailCallOptimizationENS_7SDValueEjbRKNS_15SmallVectorImplINS_3ISD9OutputArgEEERKNS2_IS1_EERKNS2_INS3_8InputA12213381'/>
<use f='llvm/llvm/lib/Target/ARM/ARMISelLowering.cpp' l='2430' u='c' c='_ZNK4llvm17ARMTargetLowering33IsEligibleForTailCallOptimizationENS_7SDValueEjbbbRKNS_15SmallVectorImplINS_3ISD9OutputArgEEERKNS2_IS1_EERKNS2_INS3_8Inp11255160'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='4414' u='c' c='_ZNK4llvm17X86TargetLowering33IsEligibleForTailCallOptimizationENS_7SDValueEjbbbPNS_4TypeERKNS_15SmallVectorImplINS_3ISD9OutputArgEEERKNS4_IS1_EERKNS43411428'/>
