/*
 * drivers/inputhub/contexthub_debug.h
 *
 * sensors sysfs header
 *
 * Copyright (c) 2012-2019 Huawei Technologies Co., Ltd.
 *
 * This software is licensed under the terms of the GNU General Public
 * License version 2, as published by the Free Software Foundation, and
 * may be copied, distributed, and modified under those terms.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
 * GNU General Public License for more details.
 *
 */
#ifndef __SENSOR_DEBUG_H__
#define __SENSOR_DEBUG_H__

#include "contexthub_recovery.h"
#define register_sensorhub_debug_op(_func) \
register_sensorhub_debug_operation(#_func, _func);

typedef int (*sensor_debug_pfunc) (int tag, int argv[], int argc);

struct t_sensor_debug_operations_list {
	struct list_head head;
	struct mutex mlock;
};

/* to find operation by str */
struct sensor_debug_cmd {
	const char *str;
	sensor_debug_pfunc operation;
	struct list_head entry;
};

/* to find tag by str */
struct sensor_debug_tag_map {
	const char *str;
	int tag;
};

/* to search info by tag */
struct sensor_debug_search_info {
	const char *sensor;
	int tag;
	void *private_data;
};

#define AR_MAX_CONFIG_NUM 12
#define MAX_CMD_BUF_ARGC 64
#define DEBUG_LEVEL 4

#pragma pack(1)
typedef struct ar_activity_event {
	unsigned int event_type;
	unsigned int activity;
	unsigned long long timestamp;
} ar_activity_event_t;

typedef struct ar_config_event {
	unsigned int   event_type;
	unsigned int   activity;
	unsigned int   report_interval;
	unsigned int   len;
	char   buf[];
} ar_config_event_t;

typedef struct ar_config {
	unsigned int   num;
	ar_config_event_t   activity_list[];
} ar_config_t;

typedef struct {
	uint8_t	   core;
	uint8_t	   rsv1;
	uint8_t	   rsv2;
	uint8_t	   sub_cmd;
} core_subcmd_t;

typedef struct ar_start_cmd {
	core_subcmd_t core_cmd;
	ar_config_t   start_param;
} ar_start_cmd_t;

typedef struct ar_update_cmd {
	core_subcmd_t core_cmd;
	ar_config_t   update_param;
} ar_update_cmd_t;

typedef struct ar_stop_cmd {
	core_subcmd_t core_cmd;
	unsigned int   para;
} ar_stop_cmd_t;

typedef struct ar_flush_cmd {
	core_subcmd_t core_cmd;
} ar_flush_cmd_t;

typedef struct ar_data {
	ar_activity_event_t activity_list[48];
} ar_data_t;

typedef struct ar_data_cmd {
	pkt_header_t hd;
	ar_data_t data;
} ar_data_cmd_t;
#pragma pack()

typedef enum {
	EVENT_NONE = 0,
	EVENT_ENTER = 1,
	EVENT_EXIT = 2,
	EVENT_BOTH = 3,
} event_type;

typedef enum {
	AR_ACTIVITY_VEHICLE = 0x00,
	AR_ACTIVITY_RIDING = 0x01,
	AR_ACTIVITY_WALK_SLOW = 0x02,
	AR_ACTIVITY_RUN_FAST = 0x03,
	AR_ACTIVITY_STATIONARY = 0x04,
	AR_ACTIVITY_TILT = 0x05,
	AR_ACTIVITY_END = 0x10,
	AR_VE_BUS = 0x11,					/* bus */
	AR_VE_CAR = 0x12,					/* car */
	AR_VE_METRO = 0x13,					/* metro */
	AR_VE_HIGH_SPEED_RAIL = 0x14,		/* high-speed railway */
	AR_VE_AUTO = 0x15,					/* road traffic */
	AR_VE_RAIL = 0x16,					/* rail transport */
	AR_CLIMBING_MOUNT = 0x17,			/* climb mountain */
	AR_FAST_WALK = 0x18,				/* quick walk */
	AR_STOP_VEHICLE = 0x19,				/* park */
	AR_UNKNOWN = 0x3F,
} ar_activity_type;

enum {
	AOD_DRV_PIXEL_FORMAT_RGB_565,
	AOD_DRV_PIXEL_FORMAT_RGBX_4444,
	AOD_DRV_PIXEL_FORMAT_RGBA_4444,
	AOD_DRV_PIXEL_FORMAT_RGBX_5551,
	AOD_DRV_PIXEL_FORMAT_RGBA_5551,
	AOD_DRV_PIXEL_FORMAT_RGBX_8888,
	AOD_DRV_PIXEL_FORMAT_RGBA_8888,

	AOD_DRV_PIXEL_FORMAT_BGR_565,
	AOD_DRV_PIXEL_FORMAT_BGRX_4444,
	AOD_DRV_PIXEL_FORMAT_BGRA_4444,
	AOD_DRV_PIXEL_FORMAT_BGRX_5551,
	AOD_DRV_PIXEL_FORMAT_BGRA_5551,
	AOD_DRV_PIXEL_FORMAT_BGRX_8888,
	AOD_DRV_PIXEL_FORMAT_BGRA_8888,

	AOD_DRV_PIXEL_FORMAT_YUV_422_I,

	/* YUV Semi-planar */
	AOD_DRV_PIXEL_FORMAT_YCBCR_422_SP, /* NV16 */
	AOD_DRV_PIXEL_FORMAT_YCRCB_422_SP,
	AOD_DRV_PIXEL_FORMAT_YCBCR_420_SP,
	AOD_DRV_PIXEL_FORMAT_YCRCB_420_SP, /* NV21*/

	/* YUV Planar */
	AOD_DRV_PIXEL_FORMAT_YCBCR_422_P,
	AOD_DRV_PIXEL_FORMAT_YCRCB_422_P,
	AOD_DRV_PIXEL_FORMAT_YCBCR_420_P,
	AOD_DRV_PIXEL_FORMAT_YCRCB_420_P, /* AOD_DRV_PIXEL_FORMAT_YV12 */

	/* YUV Package */
	AOD_DRV_PIXEL_FORMAT_YUYV_422_PKG,
	AOD_DRV_PIXEL_FORMAT_UYVY_422_PKG,
	AOD_DRV_PIXEL_FORMAT_YVYU_422_PKG,
	AOD_DRV_PIXEL_FORMAT_VYUY_422_PKG,
};

typedef struct {
	uint8_t power_status;
	uint8_t app_status[TAG_END];
	uint32_t idle_time;
	uint64_t active_app_during_suspend;
} iomcu_power_status;

struct power_dbg {
	const char *name;
	const struct attribute_group *attrs_group;
	struct device *dev;
};
typedef struct {
	uint16_t sub_cmd;
	uint16_t test_sarinfo;
} rpc_test_ioctl_t;
typedef enum {
	AR_ENVIRONMENT_HOME,
	AR_ENVIRONMENT_OFFICE,
	AR_ENVIRONMENT_STATION,
	AR_ENVIRONMENT_UNKNOWN	= 0x1f,
	AR_ENVIRONMENT_END	= 0x20,
} ar_environment_type;

#define SINGLE_STR_LENGTH_MAX 30

#define TIME_DIGIT_HOUR_OFFSET 10
#define TIME_DIGIT_MINU_OFFSET 50
#define TIME_DIGIT_TIME_OFFSET 20
#define SCREEN_RES_X 144
#define SCREEN_RES_Y 256
#define AOD_SINGLE_CLOCK_OFFSET_X 0
#define AOD_SINGLE_CLOCK_OFFSET_Y 0
#define AOD_SINGLE_CLOCK_RES_X 144
#define AOD_SINGLE_CLOCK_RES_Y 105
#define AOD_SINGLE_CLOCK_DIGITS_RES_X (15)
#define AOD_SINGLE_CLOCK_DIGITS_RES_Y (32)
#define AOD_SINGLE_CLOCK_OFFSET_X_2 2
#define AOD_SINGLE_CLOCK_OFFSET_Y_2 10
#define AOD_SINGLE_CLOCK_RES_X_2 140
#define MIN_SINGNED_SHORT (-32678)
#define MAX_SINGNED_SHORT 32767
#define ALS_PARAM 25
#define SET_ALS_TYPE_NUMB_MAX    2 /* permit type number is 0 or 1 or 2 */
#define SET_PS_TYPE_NUMB_MAX     1 /* permit type number is 0 or 1 */

#define aod_drv_fb_pixel_align(val, al) (((val) + (al) - 1) & (~((al) - 1)))
#define AOD_DRV_X_RES_PIXELS_ALIGN 16
#define SINGLE_CLOCK_SPACES 4
#define DIGITS_COUNT (10)
#define SINGLE_CLOCK_DIGITS_BITMAP_MAX_SIZE (AOD_SINGLE_CLOCK_DIGITS_RES_X * AOD_SINGLE_CLOCK_DIGITS_RES_Y * 2)
#define FRAMEBUFFER_SIZE (aod_drv_fb_pixel_align(SCREEN_RES_X * 2, \
			AOD_DRV_X_RES_PIXELS_ALIGN) * SCREEN_RES_Y)
#define SINGLE_CLOCK_DIGITS_BITMAPS_SIZE (DIGITS_COUNT * SINGLE_CLOCK_DIGITS_BITMAP_MAX_SIZE)
#define DDR_MEMORY_SIZE (FRAMEBUFFER_SIZE + SINGLE_CLOCK_DIGITS_BITMAPS_SIZE + sizeof(uint32_t))
#define DIGITS_BITMAPS_OFFSET (FRAMEBUFFER_SIZE + sizeof(uint32_t))

#define SAR_SET_REGISTER 1
#define SAR_SET_THRESHOLD 2
#define SAR_SET_THRESHOLD_AND_REGISTER 3
#define SEMTECH_SAR_INIT_REG_VAL_LENGTH 17
#define SEMTECH_SAR_THRESHOLD_TO_MODEM_LENGTH 8
#define SAR_DEBUG_MODE 1
#define SAR_NORMAL_MODE 0

extern struct config_on_ddr *g_config_on_ddr;
extern struct class *sensors_class;
extern int iom3_need_recovery(int modid, exp_source_t f);
extern int iomcu_dubai_log_fetch(uint32_t event_type, void* data, uint32_t length);

extern char sensor_chip_info[SENSOR_MAX][MAX_CHIP_INFO_LEN];

extern int g_iom3_state;
extern int iom3_power_state;

const char *get_str_begin(const char *cmd_buf);
const char *get_str_end(const char *cmd_buf);
bool str_fuzzy_match(const char *cmd_buf, const char *target);
bool get_arg(const char *str, int *arg);

#endif
