Resource Report
Microsemi Corporation - Microsemi Libero Software Release v12.6 (Version 12.900.20.24)
Date: Sat Oct 14 14:50:00 2023

Device Selection
+--------------------------------+----------------+
| Family                         | SmartFusion2   |
| Device                         | M2S010         |
| Package                        | 484 FBGA       |
| Speed Grade                    | STD            |
| Temp                           | 0:25:85        |
| Voltage                        | 1.26:1.20:1.14 |
| Core Voltage                   | 1.2V           |
| Ramp Rate                      | 100ms Minimum  |
| System Controller Suspend Mode | No             |
| PLL Supply Voltage             | 2.5V           |
| Default I/O technology         | LVCMOS 2.5V    |
| Restrict Probe Pins            | Yes            |
| Restrict SPI Pins              | No             |
+--------------------------------+----------------+

Source Files
+---------+-----------------------------------------------------+
| Topcell | SF2Project                                          |
| Format  | Verilog                                             |
| Source  | C:\Microsemi_prj\SF2Project\synthesis\SF2Project.vm |
+---------+-----------------------------------------------------+

Options
+----------------------------------------------------+-------+
| Enable Single Event Transient mitigation           | false |
| Enable Design Separation Methodology               | false |
| Limit the number of high fanout nets to display to | 10    |
+----------------------------------------------------+-------+

Resource Usage
+---------------------------+------+-------+------------+
| Type                      | Used | Total | Percentage |
+---------------------------+------+-------+------------+
| 4LUT                      | 17   | 12084 | 0.14       |
| DFF                       | 0    | 12084 | 0.00       |
| I/O Register              | 0    | 699   | 0.00       |
| User I/O                  | 80   | 233   | 34.33      |
| -- Single-ended I/O       | 74   | 233   | 31.76      |
| -- Differential I/O Pairs | 3    | 116   | 2.59       |
| RAM64x18                  | 0    | 22    | 0.00       |
| RAM1K18                   | 0    | 21    | 0.00       |
| MACC                      | 0    | 22    | 0.00       |
| Chip Globals              | 0    | 8     | 0.00       |
| CCC                       | 0    | 2     | 0.00       |
| RCOSC_25_50MHZ            | 0    | 1     | 0.00       |
| RCOSC_1MHZ                | 0    | 1     | 0.00       |
| XTLOSC                    | 0    | 1     | 0.00       |
| MSS                       | 1    | 1     | 100.00     |
+---------------------------+------+-------+------------+

Detailed Logic Resource Usage
+--------------------------+------+-----+
| Type                     | 4LUT | DFF |
+--------------------------+------+-----+
| Fabric Logic             | 17   | 0   |
| RAM64x18 Interface Logic | 0    | 0   |
| RAM1K18 Interface Logic  | 0    | 0   |
| MACC Interface Logic     | 0    | 0   |
| Total Used               | 17   | 0   |
+--------------------------+------+-----+

MSS Resource Usage
+---------------+------+-------+
| Type          | Used | Total |
+---------------+------+-------+
| Cortex-M3*    | 1    | 1     |
| eNVM (256KB)* | 1    | 1     |
| eSRAM*        | 2    | 2     |
| TIMER*        | 2    | 2     |
| CAN           | 0    | 1     |
| SPI           | 2    | 2     |
| I2C           | 2    | 2     |
| UART          | 2    | 2     |
| USB           | 1    | 1     |
| MAC           | 1    | 1     |
| MDDR          | 1    | 1     |
| HPDMA         | 1    | 1     |
| PDMA          | 1    | 1     |
+---------------+------+-------+

* These resources are always marked as used when you are using the MSS

I/O Function
+--------------------------------------+--------------+-------------+-----------------+
| Type                                 | w/o register | w/ register | w/ DDR register |
+--------------------------------------+--------------+-------------+-----------------+
| Input I/O                            | 8            | 0           | 0               |
| Output I/O                           | 32           | 0           | 0               |
| Bidirectional I/O                    | 34           | 0           | 0               |
| Differential Input I/O Pairs         | 0            | 0           | 0               |
| Differential Output I/O Pairs        | 1            | 0           | 0               |
| Differential Bidirectional I/O Pairs | 2            | 0           | 0               |
+--------------------------------------+--------------+-------------+-----------------+

I/O Technology
+-------------------------------+--------+--------+-------+--------+---------------+
| I/O Standard                  | Vddi   | Vref   | Input | Output | Bidirectional |
+-------------------------------+--------+--------+-------+--------+---------------+
| LVCMOS25                      |  2.50v |  N/A   |  7    |  5     |  16           |
| SSTL18I (Input/Bidirectional) |  1.80v |  0.90v |  1    |  0     |  22           |
| SSTL18I (Output)              |  1.80v |  N/A   |  0    |  29    |  0            |
+-------------------------------+--------+--------+-------+--------+---------------+

Nets assigned to chip global resources
+--------+------+------+
| Fanout | Type | Name |
+--------+------+------+
+--------+------+------+

Nets assigned to row global resources
+--------+------+------+
| Fanout | Type | Name |
+--------+------+------+
+--------+------+------+

High fanout nets
+--------+---------+------------------------------------------+
| Fanout | Type    | Name                                     |
+--------+---------+------------------------------------------+
| 1      | INT_NET | Net   : MAC_MII_RXD[3]                   |
|        |         | Driver: BLOCK_INTERFACE_I_MAC_MII_RXD[3] |
| 1      | INT_NET | Net   : MAC_MII_RXD[2]                   |
|        |         | Driver: BLOCK_INTERFACE_I_MAC_MII_RXD[2] |
| 1      | INT_NET | Net   : MAC_MII_RXD[1]                   |
|        |         | Driver: BLOCK_INTERFACE_I_MAC_MII_RXD[1] |
| 1      | INT_NET | Net   : MAC_MII_RXD[0]                   |
|        |         | Driver: BLOCK_INTERFACE_I_MAC_MII_RXD[0] |
| 1      | INT_NET | Net   : MAC_MII_TXD[3]                   |
|        |         | Driver: SF2Project_MSS_0/MSS_ADLIB_INST  |
| 1      | INT_NET | Net   : MAC_MII_TXD[2]                   |
|        |         | Driver: SF2Project_MSS_0/MSS_ADLIB_INST  |
| 1      | INT_NET | Net   : MAC_MII_TXD[1]                   |
|        |         | Driver: SF2Project_MSS_0/MSS_ADLIB_INST  |
| 1      | INT_NET | Net   : MAC_MII_TXD[0]                   |
|        |         | Driver: SF2Project_MSS_0/MSS_ADLIB_INST  |
| 1      | INT_NET | Net   : MAC_MII_COL                      |
|        |         | Driver: BLOCK_INTERFACE_I_MAC_MII_COL    |
| 1      | INT_NET | Net   : MAC_MII_CRS                      |
|        |         | Driver: BLOCK_INTERFACE_I_MAC_MII_CRS    |
+--------+---------+------------------------------------------+

High fanout nets (through buffer trees)
+--------+---------+------------------------------------------+
| Fanout | Type    | Name                                     |
+--------+---------+------------------------------------------+
| 1      | INT_NET | Net   : MAC_MII_RXD[3]                   |
|        |         | Driver: BLOCK_INTERFACE_I_MAC_MII_RXD[3] |
| 1      | INT_NET | Net   : MAC_MII_RXD[2]                   |
|        |         | Driver: BLOCK_INTERFACE_I_MAC_MII_RXD[2] |
| 1      | INT_NET | Net   : MAC_MII_RXD[1]                   |
|        |         | Driver: BLOCK_INTERFACE_I_MAC_MII_RXD[1] |
| 1      | INT_NET | Net   : MAC_MII_RXD[0]                   |
|        |         | Driver: BLOCK_INTERFACE_I_MAC_MII_RXD[0] |
| 1      | INT_NET | Net   : MAC_MII_TXD[3]                   |
|        |         | Driver: SF2Project_MSS_0/MSS_ADLIB_INST  |
| 1      | INT_NET | Net   : MAC_MII_TXD[2]                   |
|        |         | Driver: SF2Project_MSS_0/MSS_ADLIB_INST  |
| 1      | INT_NET | Net   : MAC_MII_TXD[1]                   |
|        |         | Driver: SF2Project_MSS_0/MSS_ADLIB_INST  |
| 1      | INT_NET | Net   : MAC_MII_TXD[0]                   |
|        |         | Driver: SF2Project_MSS_0/MSS_ADLIB_INST  |
| 1      | INT_NET | Net   : MAC_MII_COL                      |
|        |         | Driver: BLOCK_INTERFACE_I_MAC_MII_COL    |
| 1      | INT_NET | Net   : MAC_MII_CRS                      |
|        |         | Driver: BLOCK_INTERFACE_I_MAC_MII_CRS    |
+--------+---------+------------------------------------------+

