<?xml version="1.0" encoding="UTF-8"?>
<!-- Product Version: Vivado v2018.3 (64-bit)                     -->
<!--                                                              -->
<!-- Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.        -->

<hwsession version="1" minor="2">
  <device name="xc7a35t_0" gui_info="dashboard1=hw_ila_1[xc7a35t_0/hw_ila_1/Settings=ILA_SETTINGS_1;xc7a35t_0/hw_ila_1/Status=ILA_STATUS_1;xc7a35t_0/hw_ila_1/Trigger Setup=ILA_TRIGGER_1;xc7a35t_0/hw_ila_1/Waveform=ILA_WAVE_1;xc7a35t_0/hw_ila_1/Capture Setup=ILA_CAPTURE_1;],dashboard2=hw_ila_2[xc7a35t_0/hw_ila_2/Capture Setup=ILA_CAPTURE_1;xc7a35t_0/hw_ila_2/Trigger Setup=ILA_TRIGGER_1;xc7a35t_0/hw_ila_2/Waveform=ILA_WAVE_1;xc7a35t_0/hw_ila_2/Settings=ILA_SETTINGS_1;xc7a35t_0/hw_ila_2/Status=ILA_STATUS_1;]"/>
  <ObjectList object_type="hw_cfgmem" gui_info="">
    <Object name="" gui_info="">
      <Properties Property="PROGRAM.ADDRESS_RANGE" value="use_file"/>
      <Properties Property="PROGRAM.BLANK_CHECK" value="0"/>
      <Properties Property="PROGRAM.CFG_PROGRAM" value="1"/>
      <Properties Property="PROGRAM.CHECKSUM" value="0"/>
      <Properties Property="PROGRAM.ERASE" value="1"/>
      <Properties Property="PROGRAM.FILES" value="$_project_name_.mcs"/>
      <Properties Property="PROGRAM.PRM_FILE" value=""/>
      <Properties Property="PROGRAM.UNUSED_PIN_TERMINATION" value="pull-none"/>
      <Properties Property="PROGRAM.VERIFY" value="1"/>
    </Object>
  </ObjectList>
  <ObjectList object_type="hw_device" gui_info="">
    <Object name="xc7a35t_0" gui_info="">
      <Properties Property="FULL_PROBES.FILE" value=""/>
      <Properties Property="PROBES.FILE" value=""/>
      <Properties Property="PROGRAM.HW_BITSTREAM" value="C:/Xilinx/Vivado/2018.3/data/xicom/cfgmem/bitfile/spi_xc7a35t_pullnone.bit"/>
      <Properties Property="PROGRAM.HW_CFGMEM_PART" value="mt25ql128-spi-x1_x2_x4"/>
      <Properties Property="SLR.COUNT" value="1"/>
    </Object>
  </ObjectList>
  <ObjectList object_type="hw_ila" gui_info="">
    <Object name="" gui_info="">
      <Properties Property="CONTROL.TRIGGER_CONDITION" value="AND"/>
      <Properties Property="CORE_REFRESH_RATE_MS" value="500"/>
    </Object>
    <Object name="xsdr_design_1_i/ila_0" gui_info="">
      <Properties Property="CONTROL.TRIGGER_CONDITION" value="AND"/>
      <Properties Property="CORE_REFRESH_RATE_MS" value="500"/>
    </Object>
  </ObjectList>
  <probeset name="hw project" active="false">
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq12&apos;hXXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq12&apos;hXXX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="SIGNED"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe0[11:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq12&apos;hXXX"/>
        <Option Id="WAVEFORM_STYLE" value="Analog"/>
      </probeOptions>
      <nets>
        <net name="xsdr_design_1_i/Net[11]"/>
        <net name="xsdr_design_1_i/Net[10]"/>
        <net name="xsdr_design_1_i/Net[9]"/>
        <net name="xsdr_design_1_i/Net[8]"/>
        <net name="xsdr_design_1_i/Net[7]"/>
        <net name="xsdr_design_1_i/Net[6]"/>
        <net name="xsdr_design_1_i/Net[5]"/>
        <net name="xsdr_design_1_i/Net[4]"/>
        <net name="xsdr_design_1_i/Net[3]"/>
        <net name="xsdr_design_1_i/Net[2]"/>
        <net name="xsdr_design_1_i/Net[1]"/>
        <net name="xsdr_design_1_i/Net[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq24&apos;hXX_XXXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq24&apos;hXX_XXXX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="SIGNED"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe0[23:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq24&apos;hXX_XXXX"/>
        <Option Id="WAVEFORM_STYLE" value="Analog"/>
      </probeOptions>
      <nets>
        <net name="xsdr_design_1_i/cic_compiler_0_m_axis_data_tdata[23]"/>
        <net name="xsdr_design_1_i/cic_compiler_0_m_axis_data_tdata[22]"/>
        <net name="xsdr_design_1_i/cic_compiler_0_m_axis_data_tdata[21]"/>
        <net name="xsdr_design_1_i/cic_compiler_0_m_axis_data_tdata[20]"/>
        <net name="xsdr_design_1_i/cic_compiler_0_m_axis_data_tdata[19]"/>
        <net name="xsdr_design_1_i/cic_compiler_0_m_axis_data_tdata[18]"/>
        <net name="xsdr_design_1_i/cic_compiler_0_m_axis_data_tdata[17]"/>
        <net name="xsdr_design_1_i/cic_compiler_0_m_axis_data_tdata[16]"/>
        <net name="xsdr_design_1_i/cic_compiler_0_m_axis_data_tdata[15]"/>
        <net name="xsdr_design_1_i/cic_compiler_0_m_axis_data_tdata[14]"/>
        <net name="xsdr_design_1_i/cic_compiler_0_m_axis_data_tdata[13]"/>
        <net name="xsdr_design_1_i/cic_compiler_0_m_axis_data_tdata[12]"/>
        <net name="xsdr_design_1_i/cic_compiler_0_m_axis_data_tdata[11]"/>
        <net name="xsdr_design_1_i/cic_compiler_0_m_axis_data_tdata[10]"/>
        <net name="xsdr_design_1_i/cic_compiler_0_m_axis_data_tdata[9]"/>
        <net name="xsdr_design_1_i/cic_compiler_0_m_axis_data_tdata[8]"/>
        <net name="xsdr_design_1_i/cic_compiler_0_m_axis_data_tdata[7]"/>
        <net name="xsdr_design_1_i/cic_compiler_0_m_axis_data_tdata[6]"/>
        <net name="xsdr_design_1_i/cic_compiler_0_m_axis_data_tdata[5]"/>
        <net name="xsdr_design_1_i/cic_compiler_0_m_axis_data_tdata[4]"/>
        <net name="xsdr_design_1_i/cic_compiler_0_m_axis_data_tdata[3]"/>
        <net name="xsdr_design_1_i/cic_compiler_0_m_axis_data_tdata[2]"/>
        <net name="xsdr_design_1_i/cic_compiler_0_m_axis_data_tdata[1]"/>
        <net name="xsdr_design_1_i/cic_compiler_0_m_axis_data_tdata[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe1[0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="xsdr_design_1_i/cic_compiler_0_m_axis_data_tvalid"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq24&apos;hXX_XXXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq24&apos;hXX_XXXX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="SIGNED"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe2[23:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq24&apos;hXX_XXXX"/>
        <Option Id="WAVEFORM_STYLE" value="Analog"/>
      </probeOptions>
      <nets>
        <net name="xsdr_design_1_i/cic_compiler_1_m_axis_data_tdata[23]"/>
        <net name="xsdr_design_1_i/cic_compiler_1_m_axis_data_tdata[22]"/>
        <net name="xsdr_design_1_i/cic_compiler_1_m_axis_data_tdata[21]"/>
        <net name="xsdr_design_1_i/cic_compiler_1_m_axis_data_tdata[20]"/>
        <net name="xsdr_design_1_i/cic_compiler_1_m_axis_data_tdata[19]"/>
        <net name="xsdr_design_1_i/cic_compiler_1_m_axis_data_tdata[18]"/>
        <net name="xsdr_design_1_i/cic_compiler_1_m_axis_data_tdata[17]"/>
        <net name="xsdr_design_1_i/cic_compiler_1_m_axis_data_tdata[16]"/>
        <net name="xsdr_design_1_i/cic_compiler_1_m_axis_data_tdata[15]"/>
        <net name="xsdr_design_1_i/cic_compiler_1_m_axis_data_tdata[14]"/>
        <net name="xsdr_design_1_i/cic_compiler_1_m_axis_data_tdata[13]"/>
        <net name="xsdr_design_1_i/cic_compiler_1_m_axis_data_tdata[12]"/>
        <net name="xsdr_design_1_i/cic_compiler_1_m_axis_data_tdata[11]"/>
        <net name="xsdr_design_1_i/cic_compiler_1_m_axis_data_tdata[10]"/>
        <net name="xsdr_design_1_i/cic_compiler_1_m_axis_data_tdata[9]"/>
        <net name="xsdr_design_1_i/cic_compiler_1_m_axis_data_tdata[8]"/>
        <net name="xsdr_design_1_i/cic_compiler_1_m_axis_data_tdata[7]"/>
        <net name="xsdr_design_1_i/cic_compiler_1_m_axis_data_tdata[6]"/>
        <net name="xsdr_design_1_i/cic_compiler_1_m_axis_data_tdata[5]"/>
        <net name="xsdr_design_1_i/cic_compiler_1_m_axis_data_tdata[4]"/>
        <net name="xsdr_design_1_i/cic_compiler_1_m_axis_data_tdata[3]"/>
        <net name="xsdr_design_1_i/cic_compiler_1_m_axis_data_tdata[2]"/>
        <net name="xsdr_design_1_i/cic_compiler_1_m_axis_data_tdata[1]"/>
        <net name="xsdr_design_1_i/cic_compiler_1_m_axis_data_tdata[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe3[0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="xsdr_design_1_i/cic_compiler_1_m_axis_data_tvalid"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq12&apos;hXXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq12&apos;hXXX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="SIGNED"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe1[11:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq12&apos;hXXX"/>
        <Option Id="WAVEFORM_STYLE" value="Analog"/>
      </probeOptions>
      <nets>
        <net name="xsdr_design_1_i/dds_axis_data_to_sin_0_cos_12b[11]"/>
        <net name="xsdr_design_1_i/dds_axis_data_to_sin_0_cos_12b[10]"/>
        <net name="xsdr_design_1_i/dds_axis_data_to_sin_0_cos_12b[9]"/>
        <net name="xsdr_design_1_i/dds_axis_data_to_sin_0_cos_12b[8]"/>
        <net name="xsdr_design_1_i/dds_axis_data_to_sin_0_cos_12b[7]"/>
        <net name="xsdr_design_1_i/dds_axis_data_to_sin_0_cos_12b[6]"/>
        <net name="xsdr_design_1_i/dds_axis_data_to_sin_0_cos_12b[5]"/>
        <net name="xsdr_design_1_i/dds_axis_data_to_sin_0_cos_12b[4]"/>
        <net name="xsdr_design_1_i/dds_axis_data_to_sin_0_cos_12b[3]"/>
        <net name="xsdr_design_1_i/dds_axis_data_to_sin_0_cos_12b[2]"/>
        <net name="xsdr_design_1_i/dds_axis_data_to_sin_0_cos_12b[1]"/>
        <net name="xsdr_design_1_i/dds_axis_data_to_sin_0_cos_12b[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq12&apos;hXXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq12&apos;hXXX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="SIGNED"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe0[11:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq12&apos;hXXX"/>
        <Option Id="WAVEFORM_STYLE" value="Analog"/>
      </probeOptions>
      <nets>
        <net name="xsdr_design_1_i/dds_axis_data_to_sin_0_sin_12b[11]"/>
        <net name="xsdr_design_1_i/dds_axis_data_to_sin_0_sin_12b[10]"/>
        <net name="xsdr_design_1_i/dds_axis_data_to_sin_0_sin_12b[9]"/>
        <net name="xsdr_design_1_i/dds_axis_data_to_sin_0_sin_12b[8]"/>
        <net name="xsdr_design_1_i/dds_axis_data_to_sin_0_sin_12b[7]"/>
        <net name="xsdr_design_1_i/dds_axis_data_to_sin_0_sin_12b[6]"/>
        <net name="xsdr_design_1_i/dds_axis_data_to_sin_0_sin_12b[5]"/>
        <net name="xsdr_design_1_i/dds_axis_data_to_sin_0_sin_12b[4]"/>
        <net name="xsdr_design_1_i/dds_axis_data_to_sin_0_sin_12b[3]"/>
        <net name="xsdr_design_1_i/dds_axis_data_to_sin_0_sin_12b[2]"/>
        <net name="xsdr_design_1_i/dds_axis_data_to_sin_0_sin_12b[1]"/>
        <net name="xsdr_design_1_i/dds_axis_data_to_sin_0_sin_12b[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="SIGNED"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe0[31:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="xsdr_design_1_i/fir_compiler_0_m_axis_data_tdata[31]"/>
        <net name="xsdr_design_1_i/fir_compiler_0_m_axis_data_tdata[30]"/>
        <net name="xsdr_design_1_i/fir_compiler_0_m_axis_data_tdata[29]"/>
        <net name="xsdr_design_1_i/fir_compiler_0_m_axis_data_tdata[28]"/>
        <net name="xsdr_design_1_i/fir_compiler_0_m_axis_data_tdata[27]"/>
        <net name="xsdr_design_1_i/fir_compiler_0_m_axis_data_tdata[26]"/>
        <net name="xsdr_design_1_i/fir_compiler_0_m_axis_data_tdata[25]"/>
        <net name="xsdr_design_1_i/fir_compiler_0_m_axis_data_tdata[24]"/>
        <net name="xsdr_design_1_i/fir_compiler_0_m_axis_data_tdata[23]"/>
        <net name="xsdr_design_1_i/fir_compiler_0_m_axis_data_tdata[22]"/>
        <net name="xsdr_design_1_i/fir_compiler_0_m_axis_data_tdata[21]"/>
        <net name="xsdr_design_1_i/fir_compiler_0_m_axis_data_tdata[20]"/>
        <net name="xsdr_design_1_i/fir_compiler_0_m_axis_data_tdata[19]"/>
        <net name="xsdr_design_1_i/fir_compiler_0_m_axis_data_tdata[18]"/>
        <net name="xsdr_design_1_i/fir_compiler_0_m_axis_data_tdata[17]"/>
        <net name="xsdr_design_1_i/fir_compiler_0_m_axis_data_tdata[16]"/>
        <net name="xsdr_design_1_i/fir_compiler_0_m_axis_data_tdata[15]"/>
        <net name="xsdr_design_1_i/fir_compiler_0_m_axis_data_tdata[14]"/>
        <net name="xsdr_design_1_i/fir_compiler_0_m_axis_data_tdata[13]"/>
        <net name="xsdr_design_1_i/fir_compiler_0_m_axis_data_tdata[12]"/>
        <net name="xsdr_design_1_i/fir_compiler_0_m_axis_data_tdata[11]"/>
        <net name="xsdr_design_1_i/fir_compiler_0_m_axis_data_tdata[10]"/>
        <net name="xsdr_design_1_i/fir_compiler_0_m_axis_data_tdata[9]"/>
        <net name="xsdr_design_1_i/fir_compiler_0_m_axis_data_tdata[8]"/>
        <net name="xsdr_design_1_i/fir_compiler_0_m_axis_data_tdata[7]"/>
        <net name="xsdr_design_1_i/fir_compiler_0_m_axis_data_tdata[6]"/>
        <net name="xsdr_design_1_i/fir_compiler_0_m_axis_data_tdata[5]"/>
        <net name="xsdr_design_1_i/fir_compiler_0_m_axis_data_tdata[4]"/>
        <net name="xsdr_design_1_i/fir_compiler_0_m_axis_data_tdata[3]"/>
        <net name="xsdr_design_1_i/fir_compiler_0_m_axis_data_tdata[2]"/>
        <net name="xsdr_design_1_i/fir_compiler_0_m_axis_data_tdata[1]"/>
        <net name="xsdr_design_1_i/fir_compiler_0_m_axis_data_tdata[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe4[0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="xsdr_design_1_i/fir_compiler_0_m_axis_data_tvalid"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="SIGNED"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe1[31:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="xsdr_design_1_i/fir_compiler_1_m_axis_data_tdata[31]"/>
        <net name="xsdr_design_1_i/fir_compiler_1_m_axis_data_tdata[30]"/>
        <net name="xsdr_design_1_i/fir_compiler_1_m_axis_data_tdata[29]"/>
        <net name="xsdr_design_1_i/fir_compiler_1_m_axis_data_tdata[28]"/>
        <net name="xsdr_design_1_i/fir_compiler_1_m_axis_data_tdata[27]"/>
        <net name="xsdr_design_1_i/fir_compiler_1_m_axis_data_tdata[26]"/>
        <net name="xsdr_design_1_i/fir_compiler_1_m_axis_data_tdata[25]"/>
        <net name="xsdr_design_1_i/fir_compiler_1_m_axis_data_tdata[24]"/>
        <net name="xsdr_design_1_i/fir_compiler_1_m_axis_data_tdata[23]"/>
        <net name="xsdr_design_1_i/fir_compiler_1_m_axis_data_tdata[22]"/>
        <net name="xsdr_design_1_i/fir_compiler_1_m_axis_data_tdata[21]"/>
        <net name="xsdr_design_1_i/fir_compiler_1_m_axis_data_tdata[20]"/>
        <net name="xsdr_design_1_i/fir_compiler_1_m_axis_data_tdata[19]"/>
        <net name="xsdr_design_1_i/fir_compiler_1_m_axis_data_tdata[18]"/>
        <net name="xsdr_design_1_i/fir_compiler_1_m_axis_data_tdata[17]"/>
        <net name="xsdr_design_1_i/fir_compiler_1_m_axis_data_tdata[16]"/>
        <net name="xsdr_design_1_i/fir_compiler_1_m_axis_data_tdata[15]"/>
        <net name="xsdr_design_1_i/fir_compiler_1_m_axis_data_tdata[14]"/>
        <net name="xsdr_design_1_i/fir_compiler_1_m_axis_data_tdata[13]"/>
        <net name="xsdr_design_1_i/fir_compiler_1_m_axis_data_tdata[12]"/>
        <net name="xsdr_design_1_i/fir_compiler_1_m_axis_data_tdata[11]"/>
        <net name="xsdr_design_1_i/fir_compiler_1_m_axis_data_tdata[10]"/>
        <net name="xsdr_design_1_i/fir_compiler_1_m_axis_data_tdata[9]"/>
        <net name="xsdr_design_1_i/fir_compiler_1_m_axis_data_tdata[8]"/>
        <net name="xsdr_design_1_i/fir_compiler_1_m_axis_data_tdata[7]"/>
        <net name="xsdr_design_1_i/fir_compiler_1_m_axis_data_tdata[6]"/>
        <net name="xsdr_design_1_i/fir_compiler_1_m_axis_data_tdata[5]"/>
        <net name="xsdr_design_1_i/fir_compiler_1_m_axis_data_tdata[4]"/>
        <net name="xsdr_design_1_i/fir_compiler_1_m_axis_data_tdata[3]"/>
        <net name="xsdr_design_1_i/fir_compiler_1_m_axis_data_tdata[2]"/>
        <net name="xsdr_design_1_i/fir_compiler_1_m_axis_data_tdata[1]"/>
        <net name="xsdr_design_1_i/fir_compiler_1_m_axis_data_tdata[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe5[0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="xsdr_design_1_i/fir_compiler_1_m_axis_data_tvalid"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="SIGNED"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe2[31:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="xsdr_design_1_i/iq32_to_fifo32_0_iq_data[31]"/>
        <net name="xsdr_design_1_i/iq32_to_fifo32_0_iq_data[30]"/>
        <net name="xsdr_design_1_i/iq32_to_fifo32_0_iq_data[29]"/>
        <net name="xsdr_design_1_i/iq32_to_fifo32_0_iq_data[28]"/>
        <net name="xsdr_design_1_i/iq32_to_fifo32_0_iq_data[27]"/>
        <net name="xsdr_design_1_i/iq32_to_fifo32_0_iq_data[26]"/>
        <net name="xsdr_design_1_i/iq32_to_fifo32_0_iq_data[25]"/>
        <net name="xsdr_design_1_i/iq32_to_fifo32_0_iq_data[24]"/>
        <net name="xsdr_design_1_i/iq32_to_fifo32_0_iq_data[23]"/>
        <net name="xsdr_design_1_i/iq32_to_fifo32_0_iq_data[22]"/>
        <net name="xsdr_design_1_i/iq32_to_fifo32_0_iq_data[21]"/>
        <net name="xsdr_design_1_i/iq32_to_fifo32_0_iq_data[20]"/>
        <net name="xsdr_design_1_i/iq32_to_fifo32_0_iq_data[19]"/>
        <net name="xsdr_design_1_i/iq32_to_fifo32_0_iq_data[18]"/>
        <net name="xsdr_design_1_i/iq32_to_fifo32_0_iq_data[17]"/>
        <net name="xsdr_design_1_i/iq32_to_fifo32_0_iq_data[16]"/>
        <net name="xsdr_design_1_i/iq32_to_fifo32_0_iq_data[15]"/>
        <net name="xsdr_design_1_i/iq32_to_fifo32_0_iq_data[14]"/>
        <net name="xsdr_design_1_i/iq32_to_fifo32_0_iq_data[13]"/>
        <net name="xsdr_design_1_i/iq32_to_fifo32_0_iq_data[12]"/>
        <net name="xsdr_design_1_i/iq32_to_fifo32_0_iq_data[11]"/>
        <net name="xsdr_design_1_i/iq32_to_fifo32_0_iq_data[10]"/>
        <net name="xsdr_design_1_i/iq32_to_fifo32_0_iq_data[9]"/>
        <net name="xsdr_design_1_i/iq32_to_fifo32_0_iq_data[8]"/>
        <net name="xsdr_design_1_i/iq32_to_fifo32_0_iq_data[7]"/>
        <net name="xsdr_design_1_i/iq32_to_fifo32_0_iq_data[6]"/>
        <net name="xsdr_design_1_i/iq32_to_fifo32_0_iq_data[5]"/>
        <net name="xsdr_design_1_i/iq32_to_fifo32_0_iq_data[4]"/>
        <net name="xsdr_design_1_i/iq32_to_fifo32_0_iq_data[3]"/>
        <net name="xsdr_design_1_i/iq32_to_fifo32_0_iq_data[2]"/>
        <net name="xsdr_design_1_i/iq32_to_fifo32_0_iq_data[1]"/>
        <net name="xsdr_design_1_i/iq32_to_fifo32_0_iq_data[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe6[0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="xsdr_design_1_i/iq32_to_fifo32_0_iq_ready"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq4&apos;hX"/>
        <Option Id="COMPARE_VALUE.0" value="eq4&apos;hX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="UNSIGNED"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe3[3:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq4&apos;hX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="xsdr_design_1_i/iq32_to_fifo32_0_state[3]"/>
        <net name="xsdr_design_1_i/iq32_to_fifo32_0_state[2]"/>
        <net name="xsdr_design_1_i/iq32_to_fifo32_0_state[1]"/>
        <net name="xsdr_design_1_i/iq32_to_fifo32_0_state[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq24&apos;hXX_XXXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq24&apos;hXX_XXXX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="SIGNED"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe0[23:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq24&apos;hXX_XXXX"/>
        <Option Id="WAVEFORM_STYLE" value="Analog"/>
      </probeOptions>
      <nets>
        <net name="xsdr_design_1_i/mult_gen_0_P[23]"/>
        <net name="xsdr_design_1_i/mult_gen_0_P[22]"/>
        <net name="xsdr_design_1_i/mult_gen_0_P[21]"/>
        <net name="xsdr_design_1_i/mult_gen_0_P[20]"/>
        <net name="xsdr_design_1_i/mult_gen_0_P[19]"/>
        <net name="xsdr_design_1_i/mult_gen_0_P[18]"/>
        <net name="xsdr_design_1_i/mult_gen_0_P[17]"/>
        <net name="xsdr_design_1_i/mult_gen_0_P[16]"/>
        <net name="xsdr_design_1_i/mult_gen_0_P[15]"/>
        <net name="xsdr_design_1_i/mult_gen_0_P[14]"/>
        <net name="xsdr_design_1_i/mult_gen_0_P[13]"/>
        <net name="xsdr_design_1_i/mult_gen_0_P[12]"/>
        <net name="xsdr_design_1_i/mult_gen_0_P[11]"/>
        <net name="xsdr_design_1_i/mult_gen_0_P[10]"/>
        <net name="xsdr_design_1_i/mult_gen_0_P[9]"/>
        <net name="xsdr_design_1_i/mult_gen_0_P[8]"/>
        <net name="xsdr_design_1_i/mult_gen_0_P[7]"/>
        <net name="xsdr_design_1_i/mult_gen_0_P[6]"/>
        <net name="xsdr_design_1_i/mult_gen_0_P[5]"/>
        <net name="xsdr_design_1_i/mult_gen_0_P[4]"/>
        <net name="xsdr_design_1_i/mult_gen_0_P[3]"/>
        <net name="xsdr_design_1_i/mult_gen_0_P[2]"/>
        <net name="xsdr_design_1_i/mult_gen_0_P[1]"/>
        <net name="xsdr_design_1_i/mult_gen_0_P[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq24&apos;hXX_XXXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq24&apos;hXX_XXXX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="SIGNED"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe1[23:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq24&apos;hXX_XXXX"/>
        <Option Id="WAVEFORM_STYLE" value="Analog"/>
      </probeOptions>
      <nets>
        <net name="xsdr_design_1_i/mult_gen_1_P[23]"/>
        <net name="xsdr_design_1_i/mult_gen_1_P[22]"/>
        <net name="xsdr_design_1_i/mult_gen_1_P[21]"/>
        <net name="xsdr_design_1_i/mult_gen_1_P[20]"/>
        <net name="xsdr_design_1_i/mult_gen_1_P[19]"/>
        <net name="xsdr_design_1_i/mult_gen_1_P[18]"/>
        <net name="xsdr_design_1_i/mult_gen_1_P[17]"/>
        <net name="xsdr_design_1_i/mult_gen_1_P[16]"/>
        <net name="xsdr_design_1_i/mult_gen_1_P[15]"/>
        <net name="xsdr_design_1_i/mult_gen_1_P[14]"/>
        <net name="xsdr_design_1_i/mult_gen_1_P[13]"/>
        <net name="xsdr_design_1_i/mult_gen_1_P[12]"/>
        <net name="xsdr_design_1_i/mult_gen_1_P[11]"/>
        <net name="xsdr_design_1_i/mult_gen_1_P[10]"/>
        <net name="xsdr_design_1_i/mult_gen_1_P[9]"/>
        <net name="xsdr_design_1_i/mult_gen_1_P[8]"/>
        <net name="xsdr_design_1_i/mult_gen_1_P[7]"/>
        <net name="xsdr_design_1_i/mult_gen_1_P[6]"/>
        <net name="xsdr_design_1_i/mult_gen_1_P[5]"/>
        <net name="xsdr_design_1_i/mult_gen_1_P[4]"/>
        <net name="xsdr_design_1_i/mult_gen_1_P[3]"/>
        <net name="xsdr_design_1_i/mult_gen_1_P[2]"/>
        <net name="xsdr_design_1_i/mult_gen_1_P[1]"/>
        <net name="xsdr_design_1_i/mult_gen_1_P[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe0[31:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="xsdr_design_1_i/xsdr_ctrl_0_cfd[31]"/>
        <net name="xsdr_design_1_i/xsdr_ctrl_0_cfd[30]"/>
        <net name="xsdr_design_1_i/xsdr_ctrl_0_cfd[29]"/>
        <net name="xsdr_design_1_i/xsdr_ctrl_0_cfd[28]"/>
        <net name="xsdr_design_1_i/xsdr_ctrl_0_cfd[27]"/>
        <net name="xsdr_design_1_i/xsdr_ctrl_0_cfd[26]"/>
        <net name="xsdr_design_1_i/xsdr_ctrl_0_cfd[25]"/>
        <net name="xsdr_design_1_i/xsdr_ctrl_0_cfd[24]"/>
        <net name="xsdr_design_1_i/xsdr_ctrl_0_cfd[23]"/>
        <net name="xsdr_design_1_i/xsdr_ctrl_0_cfd[22]"/>
        <net name="xsdr_design_1_i/xsdr_ctrl_0_cfd[21]"/>
        <net name="xsdr_design_1_i/xsdr_ctrl_0_cfd[20]"/>
        <net name="xsdr_design_1_i/xsdr_ctrl_0_cfd[19]"/>
        <net name="xsdr_design_1_i/xsdr_ctrl_0_cfd[18]"/>
        <net name="xsdr_design_1_i/xsdr_ctrl_0_cfd[17]"/>
        <net name="xsdr_design_1_i/xsdr_ctrl_0_cfd[16]"/>
        <net name="xsdr_design_1_i/xsdr_ctrl_0_cfd[15]"/>
        <net name="xsdr_design_1_i/xsdr_ctrl_0_cfd[14]"/>
        <net name="xsdr_design_1_i/xsdr_ctrl_0_cfd[13]"/>
        <net name="xsdr_design_1_i/xsdr_ctrl_0_cfd[12]"/>
        <net name="xsdr_design_1_i/xsdr_ctrl_0_cfd[11]"/>
        <net name="xsdr_design_1_i/xsdr_ctrl_0_cfd[10]"/>
        <net name="xsdr_design_1_i/xsdr_ctrl_0_cfd[9]"/>
        <net name="xsdr_design_1_i/xsdr_ctrl_0_cfd[8]"/>
        <net name="xsdr_design_1_i/xsdr_ctrl_0_cfd[7]"/>
        <net name="xsdr_design_1_i/xsdr_ctrl_0_cfd[6]"/>
        <net name="xsdr_design_1_i/xsdr_ctrl_0_cfd[5]"/>
        <net name="xsdr_design_1_i/xsdr_ctrl_0_cfd[4]"/>
        <net name="xsdr_design_1_i/xsdr_ctrl_0_cfd[3]"/>
        <net name="xsdr_design_1_i/xsdr_ctrl_0_cfd[2]"/>
        <net name="xsdr_design_1_i/xsdr_ctrl_0_cfd[1]"/>
        <net name="xsdr_design_1_i/xsdr_ctrl_0_cfd[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq24&apos;hXX_XXXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq24&apos;hXX_XXXX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe0[23:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq24&apos;hXX_XXXX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="xsdr_design_1_i/xsdr_ctrl_0_phi_inc[23]"/>
        <net name="xsdr_design_1_i/xsdr_ctrl_0_phi_inc[22]"/>
        <net name="xsdr_design_1_i/xsdr_ctrl_0_phi_inc[21]"/>
        <net name="xsdr_design_1_i/xsdr_ctrl_0_phi_inc[20]"/>
        <net name="xsdr_design_1_i/xsdr_ctrl_0_phi_inc[19]"/>
        <net name="xsdr_design_1_i/xsdr_ctrl_0_phi_inc[18]"/>
        <net name="xsdr_design_1_i/xsdr_ctrl_0_phi_inc[17]"/>
        <net name="xsdr_design_1_i/xsdr_ctrl_0_phi_inc[16]"/>
        <net name="xsdr_design_1_i/xsdr_ctrl_0_phi_inc[15]"/>
        <net name="xsdr_design_1_i/xsdr_ctrl_0_phi_inc[14]"/>
        <net name="xsdr_design_1_i/xsdr_ctrl_0_phi_inc[13]"/>
        <net name="xsdr_design_1_i/xsdr_ctrl_0_phi_inc[12]"/>
        <net name="xsdr_design_1_i/xsdr_ctrl_0_phi_inc[11]"/>
        <net name="xsdr_design_1_i/xsdr_ctrl_0_phi_inc[10]"/>
        <net name="xsdr_design_1_i/xsdr_ctrl_0_phi_inc[9]"/>
        <net name="xsdr_design_1_i/xsdr_ctrl_0_phi_inc[8]"/>
        <net name="xsdr_design_1_i/xsdr_ctrl_0_phi_inc[7]"/>
        <net name="xsdr_design_1_i/xsdr_ctrl_0_phi_inc[6]"/>
        <net name="xsdr_design_1_i/xsdr_ctrl_0_phi_inc[5]"/>
        <net name="xsdr_design_1_i/xsdr_ctrl_0_phi_inc[4]"/>
        <net name="xsdr_design_1_i/xsdr_ctrl_0_phi_inc[3]"/>
        <net name="xsdr_design_1_i/xsdr_ctrl_0_phi_inc[2]"/>
        <net name="xsdr_design_1_i/xsdr_ctrl_0_phi_inc[1]"/>
        <net name="xsdr_design_1_i/xsdr_ctrl_0_phi_inc[0]"/>
      </nets>
    </probe>
  </probeset>
</hwsession>
