// Seed: 524089898
`timescale 1ps / 1ps
module module_0 #(
    parameter id_4 = 32'd72,
    parameter id_5 = 32'd36
) (
    input id_1,
    input id_2,
    input id_3,
    input logic _id_4,
    input logic _id_5,
    output reg id_6
);
  type_10(
      1,
      id_5#(
          .id_2(id_3[1 : id_5]),
          .id_1(1),
          .id_5(1),
          .id_2(1),
          .id_3(id_5[id_4]),
          .id_5(id_4)
      ) * 1'b0 - 1,
      1,
      1
  ); type_11(
      id_5, 1, id_1
  );
  assign id_2 = 1;
  always @(1) begin
    id_6 <= id_6[1];
  end
endmodule
