============================================================
  Generated by:           Genus(TM) Synthesis Solution 18.10-p003_1
  Generated on:           Apr 02 2024  06:47:16 pm
  Module:                 floating_point_16bit_relu
  Technology library:     gscl45nm 
  Operating conditions:   typical (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

                          
 Gate   Instances   Area    Library   
--------------------------------------
AND2X1         15  35.197    gscl45nm 
INVX1           1   1.408    gscl45nm 
--------------------------------------
total          16  36.605             


                                       
     Type      Instances  Area  Area % 
---------------------------------------
inverter               1  1.408    3.8 
logic                 15 35.197   96.2 
physical_cells         0  0.000    0.0 
---------------------------------------
total                 16 36.605  100.0 

