5 18 101 45 *
8 /Users/trevorw/projects/stable/covered/diags/verilog 2 -t (main) 2 -vcd (fsm8.3.vcd) 2 -o (fsm8.3.cdd) 2 -v (fsm8.3.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1
3 0 main "main" 0 fsm8.3.v 1 53 1
2 1 1 14 110015 2d 100c 0 0 1 1 clock
2 2 27 14 90015 44 100a 1 0 1 18 0 1 0 0 0 0
2 3 0 14 410041 3 1008 0 0 32 48 1 0
2 4 23 14 360042 3 100c 0 3 1 18 0 1 0 0 0 0 next_state
2 5 32 14 290032 1 1004 0 0 1 1 STATE_IDLE
2 6 1a 14 210032 4 10cc 4 5 1 18 0 1 1 1 0 0
2 7 1 14 210025 2 100c 0 0 1 1 reset
2 8 19 14 210042 4 100c 6 7 1 18 0 1 1 1 0 0
2 9 1 14 18001c 0 1410 0 0 1 1 state
2 10 38 14 180042 16 e 8 9
2 11 1 17 1a001e 3 100c 0 0 1 1 valid
2 12 29 17 1a001e 3 1008 11 0 1 18 0 1 0 0 0 0
2 13 1 17 120015 3 100c 0 0 1 1 head
2 14 29 17 120015 3 1008 13 0 1 18 0 1 0 0 0 0
2 15 1 17 9000d 3 100c 0 0 1 1 state
2 16 29 17 9000d 3 1008 15 0 1 18 0 1 0 0 0 0
2 17 2b 17 90015 5 1008 14 16 1 18 0 1 0 0 0 0
2 18 2b 17 9001e b 100a 12 17 1 18 0 1 0 0 0 0
2 19 3d 18 20006 5 5002 0 0 1 18 0 1 0 0 0 0 $u0
2 20 0 26 1c001c 4 1004 0 0 32 48 0 0
2 21 23 26 11001d 4 100c 0 20 1 18 0 1 0 0 0 0 next_state
2 22 1b 26 100010 4 100c 21 0 1 18 0 1 1 1 0 0
2 23 1 26 7000c 0 1410 0 0 1 1 msg_ip
2 24 35 26 7001d 3 e 22 23
2 25 3d 48 8000c 1 5002 0 0 1 18 0 1 0 0 0 0 $u2
2 26 0 0 0 7 1008 0 0 32 48 1 0
2 27 23 0 0 7 100e 0 26 1 18 0 1 0 0 0 0 next_state
2 28 1 0 0 3 100c 0 0 1 1 state
2 29 1 0 0 2 100c 0 0 1 1 reset
2 30 31 0 0 5 11cc 28 29 2 18 0 3 3 3 0 0
2 31 26 0 0 6 100e 30 0 2 18 0 3 3 3 0 0
1 clock 1 6 107000f 1 0 0 0 1 17 0 1 0 1 1 0
1 reset 2 7 7000f 1 0 0 0 1 17 0 1 0 0 1 0
1 state 3 8 7000f 1 0 0 0 1 17 0 1 0 1 1 0
1 next_state 4 9 107000f 1 0 1 0 2 17 0 3 0 3 2 0
1 msg_ip 5 10 6000f 1 0 0 0 1 17 1 1 0 0 1 0
1 head 6 11 7000f 1 0 0 0 1 17 0 1 0 1 1 0
1 valid 7 12 7000f 1 0 0 0 1 17 0 1 0 1 1 0
1 STATE_IDLE 8 0 c0000 1 0 31 0 1 17 0 0 0 0 0 0
1 STATE_SEND 9 0 c0000 1 0 31 0 1 17 1 0 0 0 0 0
4 27 0 0 f 27 27 0
4 31 0 0 f 31 31 0
4 2 14 9 1 10 0 2
4 10 14 24 6 2 2 2
4 18 17 9 1 19 0 18
4 19 18 2 6 18 0 18
4 24 26 7 f 24 24 24
4 25 48 8 1 0 0 25
6 16 31 27 1  0 3 2 2 16 2 0  2 16 0 0  2 16 1 0  1 16 0 0  1 16 1 0   4  0 0 1  1 0 1  1 1 1  2 0 1
3 1 main.$u0 "main.$u0" 0 fsm8.3.v 0 24 1
2 32 0 20 c000f 1 21000 0 0 1 16 1 1
2 33 0 20 60009 1 21008 0 0 1 16 1 0
2 34 31 20 6000f 1 1000 32 33 2 18 0 3 0 2 0 0
2 35 26 20 50010 1 1000 34 0 2 18 0 3 0 2 0 0
2 36 1 19 120016 3 100c 0 0 1 1 state
2 37 1 19 b000f 2 100c 0 0 1 1 reset
2 38 31 19 b0016 5 11cc 36 37 2 18 0 3 3 3 0 0
2 39 26 19 a0017 9 100e 38 0 2 18 0 3 3 3 0 0
2 40 2f 20 0 5 100e 35 39 1 18 0 1 1 1 0 0
2 41 32 21 c0015 1 1004 0 0 1 1 STATE_IDLE
2 42 0 21 60009 1 21004 0 0 1 16 0 0
2 43 31 21 60015 1 1044 41 42 2 18 0 3 3 0 0 0
2 44 26 21 50016 1 1004 43 0 2 18 0 3 3 0 0 0
2 45 2f 21 0 3 114e 44 39 1 18 0 1 1 1 0 0
2 46 32 22 c0015 1 1008 0 0 1 1 STATE_SEND
2 47 0 22 60009 1 21004 0 0 1 16 0 0
2 48 31 22 60015 1 1088 46 47 2 18 0 3 2 1 0 0
2 49 26 22 50016 1 1008 48 0 2 18 0 3 2 1 0 0
2 50 2f 22 0 1 120a 49 39 1 18 0 1 0 1 0 0
2 51 0 22 59005c 1 21008 0 0 1 16 1 0
2 52 32 22 4e0057 1 1004 0 0 1 1 STATE_IDLE
2 53 31 22 4e005c 1 1088 51 52 2 18 0 3 2 1 0 0
2 54 26 22 4d005d 1 1008 53 0 2 18 0 3 2 1 0 0
2 55 0 22 450048 1 21004 0 0 1 16 0 0
2 56 32 22 3a0043 1 1008 0 0 1 1 STATE_SEND
2 57 31 22 3a0048 1 1108 55 56 2 18 0 3 1 2 0 0
2 58 26 22 390049 1 1008 57 0 2 18 0 3 1 2 0 0
2 59 1a 22 290049 1 1208 54 58 2 18 0 3 2 1 0 0
2 60 1 22 29002d 1 1004 0 0 1 1 valid
2 61 19 22 29005d 1 1008 59 60 2 18 0 3 2 1 0 0
2 62 1 22 1b0024 0 1410 0 0 2 1 next_state
2 63 37 22 1b005d 1 1a 61 62
2 64 0 21 59005c 1 21008 0 0 1 16 1 0
2 65 32 21 4e0057 1 1004 0 0 1 1 STATE_IDLE
2 66 31 21 4e005c 1 1088 64 65 2 18 0 3 2 1 0 0
2 67 26 21 4d005d 1 1008 66 0 2 18 0 3 2 1 0 0
2 68 0 21 450048 1 21004 0 0 1 16 0 0
2 69 32 21 3a0043 1 1008 0 0 1 1 STATE_SEND
2 70 31 21 3a0048 1 1108 68 69 2 18 0 3 1 2 0 0
2 71 26 21 390049 1 1008 70 0 2 18 0 3 1 2 0 0
2 72 1a 21 280049 2 1208 67 71 2 18 0 3 3 3 0 0
2 73 1 21 310034 2 100c 0 0 1 1 head
2 74 1 21 29002d 2 100c 0 0 1 1 valid
2 75 8 21 290034 2 20124c 73 74 1 18 0 1 1 1 1 0
2 76 19 21 28005d 2 1008 72 75 2 18 0 3 3 3 0 0
2 77 1 21 1b0024 0 1410 0 0 2 1 next_state
2 78 37 21 1b005d 2 a 76 77
2 79 32 20 280031 1 1004 0 0 1 1 STATE_IDLE
2 80 1 20 1b0024 0 1410 0 0 2 1 next_state
2 81 37 20 1b0031 2 16 79 80
4 40 20 0 11 81 45 40
4 81 20 27 0 0 0 40
4 45 21 0 0 78 50 40
4 78 21 27 0 0 0 40
4 50 22 0 0 63 0 40
4 63 22 27 0 0 0 40
3 1 main.$u1 "main.$u1" 0 fsm8.3.v 0 46 1
3 1 main.$u2 "main.$u2" 0 fsm8.3.v 0 51 1
2 82 0 49 9000c 1 21004 0 0 1 16 0 0
2 83 1 49 10005 0 1410 0 0 1 1 clock
2 84 37 49 1000c 1 16 82 83
2 85 68 50 10007 1 1002 0 0 1 18 0 1 0 0 0 0
2 86 0 50 b000b 1 1008 0 0 32 48 1 0
2 87 2c 50 9000c 59 900a 86 0 32 18 0 ffffffff 0 0 0 0
2 88 1 50 17001b 2c 101c 0 0 1 1 clock
2 89 1b 50 160016 2c 102c 88 0 1 18 0 1 1 1 0 0
2 90 1 50 e0012 0 1410 0 0 1 1 clock
2 91 37 50 e001b 2c 3e 89 90
4 84 49 1 11 85 85 84
4 85 50 1 0 0 87 84
4 87 50 9 0 91 0 84
4 91 50 14 6 87 87 84
