// Seed: 478323750
module module_0 (
    input tri1 id_0,
    output uwire id_1,
    output tri id_2,
    input wand id_3,
    input uwire id_4,
    input supply0 id_5,
    output tri id_6
);
  parameter id_8 = -1'b0;
endmodule
module module_1 (
    input tri1 id_0,
    input wor id_1,
    input tri0 id_2,
    input supply0 id_3,
    input wand id_4,
    input wor id_5,
    input supply1 id_6,
    input uwire id_7,
    output supply0 id_8,
    input uwire id_9,
    output tri1 id_10,
    input wand id_11,
    output tri id_12,
    input supply1 id_13,
    output wand id_14,
    output wand id_15,
    input tri0 id_16,
    input tri id_17,
    output supply1 id_18,
    inout tri0 id_19,
    input tri0 id_20,
    input supply1 id_21,
    input supply0 id_22,
    output tri1 id_23,
    output tri id_24,
    input supply0 id_25,
    output tri id_26
);
  wire id_28;
  logic [{  -1  }  ==?  1 'b0 -  (  1 'b0 ) : 1] id_29;
  ;
  module_0 modCall_1 (
      id_0,
      id_8,
      id_26,
      id_20,
      id_11,
      id_2,
      id_23
  );
  assign id_14 = id_4;
endmodule
