C:/Studing/Group-project-education/VHD_Practice/vhdl/shift-register/shift_register_tb.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Studing/Group-project-education/VHD_Practice/vhdl/shift-register/shift_register_tb.vhd
Model Technology ModelSim ALTERA vcom 10.3c Compiler 2014.09 Sep 20 2014
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity shift_register_tb
-- Compiling architecture sim of shift_register_tb

} {} {}} C:/Studing/Group-project-education/VHD_Practice/vhdl/shift-register/shift_register.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Studing/Group-project-education/VHD_Practice/vhdl/shift-register/shift_register.vhd
Model Technology ModelSim ALTERA vcom 10.3c Compiler 2014.09 Sep 20 2014
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity shift_register
-- Compiling architecture RTL of shift_register

} {} {}}
