Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Tue Nov 12 21:47:47 2024
| Host         : eecs-digital-27 running 64-bit Ubuntu 24.04.1 LTS
| Command      : report_timing -file obj/post_place_timing.rpt
| Design       : top_level
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Fully Placed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.523ns  (required time - arrival time)
  Source:                 registers/BRAM_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_camera_cw_fast  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            crw/FSM_onehot_state_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_camera_cw_fast  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_camera_cw_fast
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_camera_cw_fast rise@5.000ns - clk_camera_cw_fast rise@0.000ns)
  Data Path Delay:        4.474ns  (logic 1.528ns (34.153%)  route 2.946ns (65.847%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.073ns = ( 2.927 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.496ns
    Clock Pessimism Removal (CPR):    -0.434ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_camera_cw_fast rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    wizard_migcam/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  wizard_migcam/clkin1_ibufg/O
                         net (fo=1, estimated)        1.253     2.693    wizard_migcam/clk_in1_cw_fast
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.525    -5.832 r  wizard_migcam/plle2_adv_inst/CLKOUT2
                         net (fo=1, estimated)        1.660    -4.172    wizard_migcam/clk_camera_cw_fast
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -4.076 r  wizard_migcam/clkout3_buf/O
                         net (fo=584, estimated)      1.579    -2.496    registers/clk_camera
    RAMB18_X0Y28         RAMB18E1                                     r  registers/BRAM_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y28         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[15])
                                                      0.882    -1.614 r  registers/BRAM_reg/DOADO[15]
                         net (fo=2, estimated)        1.041    -0.573    registers/bram_dout[15]
    SLICE_X9Y71          LUT4 (Prop_lut4_I0_O)        0.124    -0.449 r  registers/FSM_onehot_state[5]_i_7/O
                         net (fo=1, estimated)        0.549     0.100    registers/FSM_onehot_state[5]_i_7_n_0
    SLICE_X9Y70          LUT5 (Prop_lut5_I4_O)        0.124     0.224 r  registers/FSM_onehot_state[5]_i_6/O
                         net (fo=1, estimated)        0.151     0.375    registers/FSM_onehot_state[5]_i_6_n_0
    SLICE_X9Y70          LUT6 (Prop_lut6_I5_O)        0.124     0.499 r  registers/FSM_onehot_state[5]_i_4/O
                         net (fo=1, estimated)        0.686     1.185    registers/FSM_onehot_state[5]_i_4_n_0
    SLICE_X5Y73          LUT6 (Prop_lut6_I5_O)        0.124     1.309 f  registers/FSM_onehot_state[5]_i_2/O
                         net (fo=2, estimated)        0.519     1.828    crw/sccb_c/FSM_onehot_state_reg[1]_0
    SLICE_X4Y73          LUT4 (Prop_lut4_I0_O)        0.150     1.978 r  crw/sccb_c/FSM_onehot_state[5]_i_1/O
                         net (fo=1, routed)           0.000     1.978    crw/state__0[5]
    SLICE_X4Y73          FDRE                                         r  crw/FSM_onehot_state_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_camera_cw_fast rise edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     5.000    wizard_migcam/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370     6.370 r  wizard_migcam/clkin1_ibufg/O
                         net (fo=1, estimated)        1.190     7.561    wizard_migcam/clk_in1_cw_fast
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.790    -0.229 r  wizard_migcam/plle2_adv_inst/CLKOUT2
                         net (fo=1, estimated)        1.577     1.348    wizard_migcam/clk_camera_cw_fast
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     1.439 r  wizard_migcam/clkout3_buf/O
                         net (fo=584, estimated)      1.488     2.927    crw/clk_camera
    SLICE_X4Y73          FDRE                                         r  crw/FSM_onehot_state_reg[5]/C
                         clock pessimism             -0.434     2.492    
                         clock uncertainty           -0.067     2.426    
    SLICE_X4Y73          FDRE (Setup_fdre_C_D)        0.075     2.501    crw/FSM_onehot_state_reg[5]
  -------------------------------------------------------------------
                         required time                          2.501    
                         arrival time                          -1.978    
  -------------------------------------------------------------------
                         slack                                  0.523    




