Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 485d9add827145c995ff2a5d25c529dc --debug typical --relax --mt 2 -L work -L pm_lib -L secureip --snapshot tb_lbp_kernel_behav pm_lib.tb_lbp_kernel -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package pm_lib.pm_lib
Compiling architecture rtl of entity pm_lib.lbp_operator [lbp_operator_default]
Compiling architecture rtl of entity pm_lib.kernel [\kernel(kernel_cols=3,kernel_row...]
Compiling architecture tb of entity pm_lib.tb_lbp_kernel
Built simulation snapshot tb_lbp_kernel_behav
