============================================================
  Generated by:           Genus(TM) Synthesis Solution 20.10-p001_1
  Generated on:           Nov 22 2024  12:18:31 am
  Module:                 b15
  Technology library:     slow_vdd1v0 1.0
  Operating conditions:   PVT_0P9V_125C (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

                    Pin                               Type       Fanout Load Slew Delay Arrival   
                                                                        (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------------------------------------
(clock CLK)                                        launch                                     0 R 
InstQueueRd_Addr_reg[3]/CK                                                    100    +0       0 R 
InstQueueRd_Addr_reg[3]/Q                          DFFRX2LVT         37 16.9  140  +273     273 R 
g79553/S0                                                                            +0     273   
g79553/Y                                           MXI2XLLVT          2  0.8   99  +123     396 F 
g56627__6161/B1                                                                      +0     396   
g56627__6161/Y                                     OAI22X1LVT         2  0.8   78   +74     470 R 
g56582__3680/A1                                                                      +0     470   
g56582__3680/Y                                     AOI22X1LVT         2  0.8   88   +95     565 F 
g56563__2346/B                                                                       +0     565   
g56563__2346/Y                                     NOR2X1LVT          1  1.8   76   +82     646 R 
g56553__1881/B0                                                                      +0     646   
g56553__1881/Y                                     AOI21X4LVT        18  7.6  100   +55     702 F 
g56552/A                                                                             +0     702   
g56552/Y                                           CLKINVX4LVT       74 31.2  133  +104     806 R 
g56542__6783/B1                                                                      +0     806   
g56542__6783/Y                                     OAI22X1LVT         2  0.8   78  +108     914 F 
final_adder_sub_357_67_Y_add_360_67_g1316/A                                          +0     914   
final_adder_sub_357_67_Y_add_360_67_g1316/Y        NOR2X1LVT          2  0.8   43   +65     979 R 
final_adder_sub_357_67_Y_add_360_67_g1255/A0                                         +0     979   
final_adder_sub_357_67_Y_add_360_67_g1255/Y        OAI21X1LVT         2  0.8   59   +70    1049 F 
final_adder_sub_357_67_Y_add_360_67_g1254/A                                          +0    1049   
final_adder_sub_357_67_Y_add_360_67_g1254/Y        INVX1LVT           1  0.2   16   +35    1083 R 
final_adder_sub_357_67_Y_add_360_67_g2/A1                                            +0    1083   
final_adder_sub_357_67_Y_add_360_67_g2/Y           OA21X1LVT          2  0.9   24   +86    1169 R 
final_adder_sub_357_67_Y_add_360_67_g1248/A1                                         +0    1169   
final_adder_sub_357_67_Y_add_360_67_g1248/Y        OAI21X1LVT         3  0.8   59   +50    1219 F 
g79602/AN                                                                            +0    1219   
g79602/Y                                           NOR3BX1LVT         2  0.8   33   +65    1285 F 
final_adder_sub_357_67_Y_add_360_67_g1243/A1                                         +0    1285   
final_adder_sub_357_67_Y_add_360_67_g1243/Y        AOI21X1LVT         3  1.0   58   +53    1337 R 
final_adder_sub_357_67_Y_add_360_67_g1239/B                                          +0    1337   
final_adder_sub_357_67_Y_add_360_67_g1239/Y        NOR2BX1LVT         1  0.4   22   +40    1377 F 
final_adder_sub_357_67_Y_add_360_67_g1236/B                                          +0    1377   
final_adder_sub_357_67_Y_add_360_67_g1236/Y        NOR2X1LVT          3  1.3   58   +44    1421 R 
final_adder_sub_357_67_Y_add_360_67_g1228/D                                          +0    1421   
final_adder_sub_357_67_Y_add_360_67_g1228/Y        NOR4X1LVT          1  0.4   40   +42    1463 F 
final_adder_sub_357_67_Y_add_360_67_g1224/B                                          +0    1463   
final_adder_sub_357_67_Y_add_360_67_g1224/Y        NOR2X1LVT          3  1.2   55   +50    1513 R 
final_adder_sub_357_67_Y_add_360_67_g1220/D                                          +0    1513   
final_adder_sub_357_67_Y_add_360_67_g1220/Y        NOR4BX1LVT         1  0.2   32   +39    1552 F 
final_adder_sub_357_67_Y_add_360_67_g1217/B                                          +0    1552   
final_adder_sub_357_67_Y_add_360_67_g1217/Y        OR2X1LVT           3  1.0   26   +75    1627 F 
final_adder_sub_357_67_Y_add_360_67_g1212/B                                          +0    1627   
final_adder_sub_357_67_Y_add_360_67_g1212/Y        NAND2X1LVT         1  0.4   21   +23    1650 R 
final_adder_sub_357_67_Y_add_360_67_g1207/D                                          +0    1650   
final_adder_sub_357_67_Y_add_360_67_g1207/Y        NAND4BX1LVT        2  0.8  126   +91    1740 F 
final_adder_sub_357_67_Y_add_360_67_g1203/B                                          +0    1740   
final_adder_sub_357_67_Y_add_360_67_g1203/Y        NAND2X1LVT         3  1.0   40   +74    1814 R 
final_adder_sub_357_67_Y_add_360_67_g1195/D                                          +0    1814   
final_adder_sub_357_67_Y_add_360_67_g1195/Y        NOR4X1LVT          1  0.4   38   +33    1848 F 
g79600/D                                                                             +0    1848   
g79600/Y                                           NOR4BBX1LVT        2  0.9  104   +74    1922 R 
final_adder_sub_357_67_Y_add_360_67_g1187/A1                                         +0    1922   
final_adder_sub_357_67_Y_add_360_67_g1187/Y        OAI21X1LVT         2  0.6   53   +82    2004 F 
final_adder_sub_357_67_Y_add_360_67_g1184/A1N                                        +0    2004   
final_adder_sub_357_67_Y_add_360_67_g1184/Y        OAI2BB1X1LVT       1  0.6   43   +70    2074 F 
final_adder_sub_357_67_Y_add_360_67_g1183/CI                                         +0    2074   
final_adder_sub_357_67_Y_add_360_67_g1183/CO       ADDFX1LVT          1  0.4   24  +112    2186 F 
final_adder_sub_357_67_Y_add_360_67_g1182/B                                          +0    2186   
final_adder_sub_357_67_Y_add_360_67_g1182/Y        XOR2XLLVT          2  0.8   29   +79    2264 R 
g77934__5107/A1                                                                      +0    2264   
g77934__5107/Y                                     AOI221X1LVT        1  0.4   88   +73    2337 F 
g77713__6161/A1                                                                      +0    2337   
g77713__6161/Y                                     OAI22X1LVT         1  0.2   65   +72    2409 R 
InstAddrPointer_reg[31]/D                     <<<  DFFRX1LVT                         +0    2409   
InstAddrPointer_reg[31]/CK                         setup                      100   +71    2480 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock CLK)                                        capture                                 2500 R 
                                                   uncertainty                      -10    2490 R 
--------------------------------------------------------------------------------------------------
Cost Group   : 'CLK' (path_group 'CLK')
Timing slack :      10ps 
Start-point  : InstQueueRd_Addr_reg[3]/CK
End-point    : InstAddrPointer_reg[31]/D

