{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1615783863400 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1615783863416 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 14 22:51:03 2021 " "Processing started: Sun Mar 14 22:51:03 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1615783863416 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615783863416 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU " "Command: quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615783863416 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1615783865315 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1615783865316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stack.sv 1 1 " "Found 1 design units, including 1 entities, in source file stack.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Stack " "Found entity 1: Stack" {  } { { "Stack.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/Stack.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615783891807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615783891807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pu.sv 1 1 " "Found 1 design units, including 1 entities, in source file pu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PU " "Found entity 1: PU" {  } { { "PU.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/PU.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615783891817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615783891817 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "NewProgramCounter.sv(41) " "Verilog HDL warning at NewProgramCounter.sv(41): extended using \"x\" or \"z\"" {  } { { "NewProgramCounter.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/NewProgramCounter.sv" 41 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1615783891827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "newprogramcounter.sv 1 1 " "Found 1 design units, including 1 entities, in source file newprogramcounter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NewProgramCounter " "Found entity 1: NewProgramCounter" {  } { { "NewProgramCounter.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/NewProgramCounter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615783891830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615783891830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructionregister.sv 1 1 " "Found 1 design units, including 1 entities, in source file instructionregister.sv" { { "Info" "ISGN_ENTITY_NAME" "1 InstructionRegister " "Found entity 1: InstructionRegister" {  } { { "InstructionRegister.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/InstructionRegister.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615783891849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615783891849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flagreg.sv 1 1 " "Found 1 design units, including 1 entities, in source file flagreg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FlagReg " "Found entity 1: FlagReg" {  } { { "FlagReg.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/FlagReg.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615783891871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615783891871 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "CtrlUnitFSM.sv(181) " "Verilog HDL warning at CtrlUnitFSM.sv(181): extended using \"x\" or \"z\"" {  } { { "CtrlUnitFSM.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/CtrlUnitFSM.sv" 181 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1615783891881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ctrlunitfsm.sv 1 1 " "Found 1 design units, including 1 entities, in source file ctrlunitfsm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CtrlUnitFSM " "Found entity 1: CtrlUnitFSM" {  } { { "CtrlUnitFSM.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/CtrlUnitFSM.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615783891888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615783891888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "CPU.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/CPU.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615783891916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615783891916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ir.sv 1 1 " "Found 1 design units, including 1 entities, in source file ir.sv" { { "Info" "ISGN_ENTITY_NAME" "1 IR " "Found entity 1: IR" {  } { { "IR.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/IR.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615783891935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615783891935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoryregister.sv 1 1 " "Found 1 design units, including 1 entities, in source file memoryregister.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MemoryRegister " "Found entity 1: MemoryRegister" {  } { { "MemoryRegister.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/MemoryRegister.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615783891953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615783891953 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ALU_CPU.sv(75) " "Verilog HDL warning at ALU_CPU.sv(75): extended using \"x\" or \"z\"" {  } { { "ALU_CPU.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/ALU_CPU.sv" 75 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1615783891967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_cpu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu_cpu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_CPU " "Found entity 1: ALU_CPU" {  } { { "ALU_CPU.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/ALU_CPU.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615783891974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615783891974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_shift.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu_shift.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_Shift " "Found entity 1: ALU_Shift" {  } { { "ALU_Shift.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/ALU_Shift.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615783891994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615783891994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_arithmetic.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu_arithmetic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_Arithmetic " "Found entity 1: ALU_Arithmetic" {  } { { "ALU_Arithmetic.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/ALU_Arithmetic.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615783892014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615783892014 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ALU_Logic.sv(28) " "Verilog HDL warning at ALU_Logic.sv(28): extended using \"x\" or \"z\"" {  } { { "ALU_Logic.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/ALU_Logic.sv" 28 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1615783892027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_logic.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu_logic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_Logic " "Found entity 1: ALU_Logic" {  } { { "ALU_Logic.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/ALU_Logic.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615783892036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615783892036 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Mux4.sv(25) " "Verilog HDL warning at Mux4.sv(25): extended using \"x\" or \"z\"" {  } { { "Mux4.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/Mux4.sv" 25 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1615783892050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Mux4 " "Found entity 1: Mux4" {  } { { "Mux4.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/Mux4.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615783892058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615783892058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Adder " "Found entity 1: Adder" {  } { { "Adder.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/Adder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615783892072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615783892072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bitregister.sv 1 1 " "Found 1 design units, including 1 entities, in source file bitregister.sv" { { "Info" "ISGN_ENTITY_NAME" "1 BitRegister " "Found entity 1: BitRegister" {  } { { "BitRegister.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/BitRegister.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615783892091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615783892091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datamemory.sv 1 1 " "Found 1 design units, including 1 entities, in source file datamemory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DataMemory " "Found entity 1: DataMemory" {  } { { "DataMemory.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/DataMemory.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615783892105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615783892105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "programcounter.sv 1 1 " "Found 1 design units, including 1 entities, in source file programcounter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ProgramCounter " "Found entity 1: ProgramCounter" {  } { { "ProgramCounter.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/ProgramCounter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615783892119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615783892119 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "RegWrt_c_i PU.sv(73) " "Verilog HDL Implicit Net warning at PU.sv(73): created implicit net for \"RegWrt_c_i\"" {  } { { "PU.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/PU.sv" 73 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615783892120 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ALUOp_c_i PU.sv(111) " "Verilog HDL Implicit Net warning at PU.sv(111): created implicit net for \"ALUOp_c_i\"" {  } { { "PU.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/PU.sv" 111 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615783892120 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "RegMux_c_i PU.sv(130) " "Verilog HDL Implicit Net warning at PU.sv(130): created implicit net for \"RegMux_c_i\"" {  } { { "PU.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/PU.sv" 130 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615783892121 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "inst_ack CPU.sv(64) " "Verilog HDL Implicit Net warning at CPU.sv(64): created implicit net for \"inst_ack\"" {  } { { "CPU.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/CPU.sv" 64 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615783892121 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ALUFR_c CPU.sv(173) " "Verilog HDL Implicit Net warning at CPU.sv(173): created implicit net for \"ALUFR_c\"" {  } { { "CPU.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/CPU.sv" 173 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615783892121 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "PCEN_c CPU.sv(230) " "Verilog HDL Implicit Net warning at CPU.sv(230): created implicit net for \"PCEN_c\"" {  } { { "CPU.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/CPU.sv" 230 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615783892121 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CPU " "Elaborating entity \"CPU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1615783892316 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "port_we_o CPU.sv(19) " "Output port \"port_we_o\" at CPU.sv(19) has no driver" {  } { { "CPU.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/CPU.sv" 19 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1615783892320 "|CPU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CtrlUnitFSM CtrlUnitFSM:CU " "Elaborating entity \"CtrlUnitFSM\" for hierarchy \"CtrlUnitFSM:CU\"" {  } { { "CPU.sv" "CU" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/CPU.sv" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615783892324 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 CtrlUnitFSM.sv(195) " "Verilog HDL assignment warning at CtrlUnitFSM.sv(195): truncated value with size 32 to match size of target (1)" {  } { { "CtrlUnitFSM.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/CtrlUnitFSM.sv" 195 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1615783892329 "|CPU|CtrlUnitFSM:CU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 CtrlUnitFSM.sv(201) " "Verilog HDL assignment warning at CtrlUnitFSM.sv(201): truncated value with size 32 to match size of target (4)" {  } { { "CtrlUnitFSM.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/CtrlUnitFSM.sv" 201 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1615783892329 "|CPU|CtrlUnitFSM:CU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 CtrlUnitFSM.sv(202) " "Verilog HDL assignment warning at CtrlUnitFSM.sv(202): truncated value with size 32 to match size of target (2)" {  } { { "CtrlUnitFSM.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/CtrlUnitFSM.sv" 202 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1615783892329 "|CPU|CtrlUnitFSM:CU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NewProgramCounter NewProgramCounter:NewPC " "Elaborating entity \"NewProgramCounter\" for hierarchy \"NewProgramCounter:NewPC\"" {  } { { "CPU.sv" "NewPC" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/CPU.sv" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615783892332 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 NewProgramCounter.sv(32) " "Verilog HDL assignment warning at NewProgramCounter.sv(32): truncated value with size 32 to match size of target (12)" {  } { { "NewProgramCounter.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/NewProgramCounter.sv" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1615783892334 "|CPU|NewProgramCounter:NewPC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 NewProgramCounter.sv(37) " "Verilog HDL assignment warning at NewProgramCounter.sv(37): truncated value with size 32 to match size of target (12)" {  } { { "NewProgramCounter.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/NewProgramCounter.sv" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1615783892334 "|CPU|NewProgramCounter:NewPC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 NewProgramCounter.sv(41) " "Verilog HDL assignment warning at NewProgramCounter.sv(41): truncated value with size 32 to match size of target (12)" {  } { { "NewProgramCounter.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/NewProgramCounter.sv" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1615783892334 "|CPU|NewProgramCounter:NewPC"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DataMemory DataMemory:DataMem " "Elaborating entity \"DataMemory\" for hierarchy \"DataMemory:DataMem\"" {  } { { "CPU.sv" "DataMem" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/CPU.sv" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615783892340 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PU PU:processingUnit " "Elaborating entity \"PU\" for hierarchy \"PU:processingUnit\"" {  } { { "CPU.sv" "processingUnit" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/CPU.sv" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615783892347 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "RegMux_c_i 0 PU.sv(130) " "Net \"RegMux_c_i\" at PU.sv(130) has no driver or initial value, using a default initial value '0'" {  } { { "PU.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/PU.sv" 130 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1615783892349 "|CPU|PU:processingUnit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IR PU:processingUnit\|IR:instructionRegister " "Elaborating entity \"IR\" for hierarchy \"PU:processingUnit\|IR:instructionRegister\"" {  } { { "PU.sv" "instructionRegister" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/PU.sv" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615783892353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MemoryRegister PU:processingUnit\|MemoryRegister:MR " "Elaborating entity \"MemoryRegister\" for hierarchy \"PU:processingUnit\|MemoryRegister:MR\"" {  } { { "PU.sv" "MR" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/PU.sv" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615783892367 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i MemoryRegister.sv(30) " "Verilog HDL Always Construct warning at MemoryRegister.sv(30): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "MemoryRegister.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/MemoryRegister.sv" 30 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1615783892373 "|CPU|MemoryRegister:MR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem\[0\]\[0\] MemoryRegister.sv(30) " "Inferred latch for \"Mem\[0\]\[0\]\" at MemoryRegister.sv(30)" {  } { { "MemoryRegister.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/MemoryRegister.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615783892373 "|CPU|MemoryRegister:MR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem\[0\]\[1\] MemoryRegister.sv(30) " "Inferred latch for \"Mem\[0\]\[1\]\" at MemoryRegister.sv(30)" {  } { { "MemoryRegister.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/MemoryRegister.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615783892373 "|CPU|MemoryRegister:MR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem\[0\]\[2\] MemoryRegister.sv(30) " "Inferred latch for \"Mem\[0\]\[2\]\" at MemoryRegister.sv(30)" {  } { { "MemoryRegister.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/MemoryRegister.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615783892373 "|CPU|MemoryRegister:MR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem\[0\]\[3\] MemoryRegister.sv(30) " "Inferred latch for \"Mem\[0\]\[3\]\" at MemoryRegister.sv(30)" {  } { { "MemoryRegister.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/MemoryRegister.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615783892373 "|CPU|MemoryRegister:MR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem\[0\]\[4\] MemoryRegister.sv(30) " "Inferred latch for \"Mem\[0\]\[4\]\" at MemoryRegister.sv(30)" {  } { { "MemoryRegister.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/MemoryRegister.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615783892373 "|CPU|MemoryRegister:MR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem\[0\]\[5\] MemoryRegister.sv(30) " "Inferred latch for \"Mem\[0\]\[5\]\" at MemoryRegister.sv(30)" {  } { { "MemoryRegister.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/MemoryRegister.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615783892377 "|CPU|MemoryRegister:MR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem\[0\]\[6\] MemoryRegister.sv(30) " "Inferred latch for \"Mem\[0\]\[6\]\" at MemoryRegister.sv(30)" {  } { { "MemoryRegister.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/MemoryRegister.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615783892377 "|CPU|MemoryRegister:MR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem\[0\]\[7\] MemoryRegister.sv(30) " "Inferred latch for \"Mem\[0\]\[7\]\" at MemoryRegister.sv(30)" {  } { { "MemoryRegister.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/MemoryRegister.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615783892377 "|CPU|MemoryRegister:MR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem\[1\]\[0\] MemoryRegister.sv(30) " "Inferred latch for \"Mem\[1\]\[0\]\" at MemoryRegister.sv(30)" {  } { { "MemoryRegister.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/MemoryRegister.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615783892377 "|CPU|MemoryRegister:MR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem\[1\]\[1\] MemoryRegister.sv(30) " "Inferred latch for \"Mem\[1\]\[1\]\" at MemoryRegister.sv(30)" {  } { { "MemoryRegister.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/MemoryRegister.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615783892377 "|CPU|MemoryRegister:MR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem\[1\]\[2\] MemoryRegister.sv(30) " "Inferred latch for \"Mem\[1\]\[2\]\" at MemoryRegister.sv(30)" {  } { { "MemoryRegister.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/MemoryRegister.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615783892377 "|CPU|MemoryRegister:MR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem\[1\]\[3\] MemoryRegister.sv(30) " "Inferred latch for \"Mem\[1\]\[3\]\" at MemoryRegister.sv(30)" {  } { { "MemoryRegister.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/MemoryRegister.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615783892378 "|CPU|MemoryRegister:MR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem\[1\]\[4\] MemoryRegister.sv(30) " "Inferred latch for \"Mem\[1\]\[4\]\" at MemoryRegister.sv(30)" {  } { { "MemoryRegister.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/MemoryRegister.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615783892378 "|CPU|MemoryRegister:MR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem\[1\]\[5\] MemoryRegister.sv(30) " "Inferred latch for \"Mem\[1\]\[5\]\" at MemoryRegister.sv(30)" {  } { { "MemoryRegister.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/MemoryRegister.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615783892378 "|CPU|MemoryRegister:MR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem\[1\]\[6\] MemoryRegister.sv(30) " "Inferred latch for \"Mem\[1\]\[6\]\" at MemoryRegister.sv(30)" {  } { { "MemoryRegister.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/MemoryRegister.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615783892378 "|CPU|MemoryRegister:MR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem\[1\]\[7\] MemoryRegister.sv(30) " "Inferred latch for \"Mem\[1\]\[7\]\" at MemoryRegister.sv(30)" {  } { { "MemoryRegister.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/MemoryRegister.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615783892378 "|CPU|MemoryRegister:MR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem\[2\]\[0\] MemoryRegister.sv(30) " "Inferred latch for \"Mem\[2\]\[0\]\" at MemoryRegister.sv(30)" {  } { { "MemoryRegister.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/MemoryRegister.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615783892378 "|CPU|MemoryRegister:MR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem\[2\]\[1\] MemoryRegister.sv(30) " "Inferred latch for \"Mem\[2\]\[1\]\" at MemoryRegister.sv(30)" {  } { { "MemoryRegister.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/MemoryRegister.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615783892378 "|CPU|MemoryRegister:MR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem\[2\]\[2\] MemoryRegister.sv(30) " "Inferred latch for \"Mem\[2\]\[2\]\" at MemoryRegister.sv(30)" {  } { { "MemoryRegister.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/MemoryRegister.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615783892378 "|CPU|MemoryRegister:MR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem\[2\]\[3\] MemoryRegister.sv(30) " "Inferred latch for \"Mem\[2\]\[3\]\" at MemoryRegister.sv(30)" {  } { { "MemoryRegister.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/MemoryRegister.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615783892378 "|CPU|MemoryRegister:MR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem\[2\]\[4\] MemoryRegister.sv(30) " "Inferred latch for \"Mem\[2\]\[4\]\" at MemoryRegister.sv(30)" {  } { { "MemoryRegister.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/MemoryRegister.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615783892379 "|CPU|MemoryRegister:MR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem\[2\]\[5\] MemoryRegister.sv(30) " "Inferred latch for \"Mem\[2\]\[5\]\" at MemoryRegister.sv(30)" {  } { { "MemoryRegister.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/MemoryRegister.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615783892379 "|CPU|MemoryRegister:MR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem\[2\]\[6\] MemoryRegister.sv(30) " "Inferred latch for \"Mem\[2\]\[6\]\" at MemoryRegister.sv(30)" {  } { { "MemoryRegister.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/MemoryRegister.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615783892379 "|CPU|MemoryRegister:MR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem\[2\]\[7\] MemoryRegister.sv(30) " "Inferred latch for \"Mem\[2\]\[7\]\" at MemoryRegister.sv(30)" {  } { { "MemoryRegister.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/MemoryRegister.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615783892379 "|CPU|MemoryRegister:MR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem\[3\]\[0\] MemoryRegister.sv(30) " "Inferred latch for \"Mem\[3\]\[0\]\" at MemoryRegister.sv(30)" {  } { { "MemoryRegister.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/MemoryRegister.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615783892379 "|CPU|MemoryRegister:MR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem\[3\]\[1\] MemoryRegister.sv(30) " "Inferred latch for \"Mem\[3\]\[1\]\" at MemoryRegister.sv(30)" {  } { { "MemoryRegister.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/MemoryRegister.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615783892379 "|CPU|MemoryRegister:MR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem\[3\]\[2\] MemoryRegister.sv(30) " "Inferred latch for \"Mem\[3\]\[2\]\" at MemoryRegister.sv(30)" {  } { { "MemoryRegister.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/MemoryRegister.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615783892379 "|CPU|MemoryRegister:MR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem\[3\]\[3\] MemoryRegister.sv(30) " "Inferred latch for \"Mem\[3\]\[3\]\" at MemoryRegister.sv(30)" {  } { { "MemoryRegister.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/MemoryRegister.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615783892379 "|CPU|MemoryRegister:MR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem\[3\]\[4\] MemoryRegister.sv(30) " "Inferred latch for \"Mem\[3\]\[4\]\" at MemoryRegister.sv(30)" {  } { { "MemoryRegister.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/MemoryRegister.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615783892379 "|CPU|MemoryRegister:MR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem\[3\]\[5\] MemoryRegister.sv(30) " "Inferred latch for \"Mem\[3\]\[5\]\" at MemoryRegister.sv(30)" {  } { { "MemoryRegister.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/MemoryRegister.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615783892379 "|CPU|MemoryRegister:MR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem\[3\]\[6\] MemoryRegister.sv(30) " "Inferred latch for \"Mem\[3\]\[6\]\" at MemoryRegister.sv(30)" {  } { { "MemoryRegister.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/MemoryRegister.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615783892379 "|CPU|MemoryRegister:MR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem\[3\]\[7\] MemoryRegister.sv(30) " "Inferred latch for \"Mem\[3\]\[7\]\" at MemoryRegister.sv(30)" {  } { { "MemoryRegister.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/MemoryRegister.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615783892379 "|CPU|MemoryRegister:MR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem\[4\]\[0\] MemoryRegister.sv(30) " "Inferred latch for \"Mem\[4\]\[0\]\" at MemoryRegister.sv(30)" {  } { { "MemoryRegister.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/MemoryRegister.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615783892379 "|CPU|MemoryRegister:MR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem\[4\]\[1\] MemoryRegister.sv(30) " "Inferred latch for \"Mem\[4\]\[1\]\" at MemoryRegister.sv(30)" {  } { { "MemoryRegister.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/MemoryRegister.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615783892379 "|CPU|MemoryRegister:MR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem\[4\]\[2\] MemoryRegister.sv(30) " "Inferred latch for \"Mem\[4\]\[2\]\" at MemoryRegister.sv(30)" {  } { { "MemoryRegister.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/MemoryRegister.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615783892380 "|CPU|MemoryRegister:MR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem\[4\]\[3\] MemoryRegister.sv(30) " "Inferred latch for \"Mem\[4\]\[3\]\" at MemoryRegister.sv(30)" {  } { { "MemoryRegister.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/MemoryRegister.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615783892380 "|CPU|MemoryRegister:MR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem\[4\]\[4\] MemoryRegister.sv(30) " "Inferred latch for \"Mem\[4\]\[4\]\" at MemoryRegister.sv(30)" {  } { { "MemoryRegister.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/MemoryRegister.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615783892380 "|CPU|MemoryRegister:MR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem\[4\]\[5\] MemoryRegister.sv(30) " "Inferred latch for \"Mem\[4\]\[5\]\" at MemoryRegister.sv(30)" {  } { { "MemoryRegister.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/MemoryRegister.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615783892380 "|CPU|MemoryRegister:MR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem\[4\]\[6\] MemoryRegister.sv(30) " "Inferred latch for \"Mem\[4\]\[6\]\" at MemoryRegister.sv(30)" {  } { { "MemoryRegister.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/MemoryRegister.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615783892380 "|CPU|MemoryRegister:MR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem\[4\]\[7\] MemoryRegister.sv(30) " "Inferred latch for \"Mem\[4\]\[7\]\" at MemoryRegister.sv(30)" {  } { { "MemoryRegister.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/MemoryRegister.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615783892380 "|CPU|MemoryRegister:MR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem\[5\]\[0\] MemoryRegister.sv(30) " "Inferred latch for \"Mem\[5\]\[0\]\" at MemoryRegister.sv(30)" {  } { { "MemoryRegister.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/MemoryRegister.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615783892380 "|CPU|MemoryRegister:MR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem\[5\]\[1\] MemoryRegister.sv(30) " "Inferred latch for \"Mem\[5\]\[1\]\" at MemoryRegister.sv(30)" {  } { { "MemoryRegister.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/MemoryRegister.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615783892380 "|CPU|MemoryRegister:MR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem\[5\]\[2\] MemoryRegister.sv(30) " "Inferred latch for \"Mem\[5\]\[2\]\" at MemoryRegister.sv(30)" {  } { { "MemoryRegister.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/MemoryRegister.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615783892380 "|CPU|MemoryRegister:MR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem\[5\]\[3\] MemoryRegister.sv(30) " "Inferred latch for \"Mem\[5\]\[3\]\" at MemoryRegister.sv(30)" {  } { { "MemoryRegister.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/MemoryRegister.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615783892380 "|CPU|MemoryRegister:MR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem\[5\]\[4\] MemoryRegister.sv(30) " "Inferred latch for \"Mem\[5\]\[4\]\" at MemoryRegister.sv(30)" {  } { { "MemoryRegister.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/MemoryRegister.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615783892380 "|CPU|MemoryRegister:MR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem\[5\]\[5\] MemoryRegister.sv(30) " "Inferred latch for \"Mem\[5\]\[5\]\" at MemoryRegister.sv(30)" {  } { { "MemoryRegister.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/MemoryRegister.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615783892380 "|CPU|MemoryRegister:MR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem\[5\]\[6\] MemoryRegister.sv(30) " "Inferred latch for \"Mem\[5\]\[6\]\" at MemoryRegister.sv(30)" {  } { { "MemoryRegister.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/MemoryRegister.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615783892380 "|CPU|MemoryRegister:MR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem\[5\]\[7\] MemoryRegister.sv(30) " "Inferred latch for \"Mem\[5\]\[7\]\" at MemoryRegister.sv(30)" {  } { { "MemoryRegister.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/MemoryRegister.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615783892380 "|CPU|MemoryRegister:MR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem\[6\]\[0\] MemoryRegister.sv(30) " "Inferred latch for \"Mem\[6\]\[0\]\" at MemoryRegister.sv(30)" {  } { { "MemoryRegister.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/MemoryRegister.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615783892380 "|CPU|MemoryRegister:MR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem\[6\]\[1\] MemoryRegister.sv(30) " "Inferred latch for \"Mem\[6\]\[1\]\" at MemoryRegister.sv(30)" {  } { { "MemoryRegister.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/MemoryRegister.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615783892380 "|CPU|MemoryRegister:MR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem\[6\]\[2\] MemoryRegister.sv(30) " "Inferred latch for \"Mem\[6\]\[2\]\" at MemoryRegister.sv(30)" {  } { { "MemoryRegister.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/MemoryRegister.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615783892380 "|CPU|MemoryRegister:MR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem\[6\]\[3\] MemoryRegister.sv(30) " "Inferred latch for \"Mem\[6\]\[3\]\" at MemoryRegister.sv(30)" {  } { { "MemoryRegister.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/MemoryRegister.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615783892380 "|CPU|MemoryRegister:MR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem\[6\]\[4\] MemoryRegister.sv(30) " "Inferred latch for \"Mem\[6\]\[4\]\" at MemoryRegister.sv(30)" {  } { { "MemoryRegister.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/MemoryRegister.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615783892381 "|CPU|MemoryRegister:MR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem\[6\]\[5\] MemoryRegister.sv(30) " "Inferred latch for \"Mem\[6\]\[5\]\" at MemoryRegister.sv(30)" {  } { { "MemoryRegister.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/MemoryRegister.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615783892381 "|CPU|MemoryRegister:MR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem\[6\]\[6\] MemoryRegister.sv(30) " "Inferred latch for \"Mem\[6\]\[6\]\" at MemoryRegister.sv(30)" {  } { { "MemoryRegister.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/MemoryRegister.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615783892381 "|CPU|MemoryRegister:MR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem\[6\]\[7\] MemoryRegister.sv(30) " "Inferred latch for \"Mem\[6\]\[7\]\" at MemoryRegister.sv(30)" {  } { { "MemoryRegister.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/MemoryRegister.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615783892381 "|CPU|MemoryRegister:MR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem\[7\]\[0\] MemoryRegister.sv(30) " "Inferred latch for \"Mem\[7\]\[0\]\" at MemoryRegister.sv(30)" {  } { { "MemoryRegister.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/MemoryRegister.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615783892381 "|CPU|MemoryRegister:MR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem\[7\]\[1\] MemoryRegister.sv(30) " "Inferred latch for \"Mem\[7\]\[1\]\" at MemoryRegister.sv(30)" {  } { { "MemoryRegister.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/MemoryRegister.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615783892381 "|CPU|MemoryRegister:MR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem\[7\]\[2\] MemoryRegister.sv(30) " "Inferred latch for \"Mem\[7\]\[2\]\" at MemoryRegister.sv(30)" {  } { { "MemoryRegister.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/MemoryRegister.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615783892381 "|CPU|MemoryRegister:MR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem\[7\]\[3\] MemoryRegister.sv(30) " "Inferred latch for \"Mem\[7\]\[3\]\" at MemoryRegister.sv(30)" {  } { { "MemoryRegister.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/MemoryRegister.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615783892381 "|CPU|MemoryRegister:MR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem\[7\]\[4\] MemoryRegister.sv(30) " "Inferred latch for \"Mem\[7\]\[4\]\" at MemoryRegister.sv(30)" {  } { { "MemoryRegister.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/MemoryRegister.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615783892381 "|CPU|MemoryRegister:MR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem\[7\]\[5\] MemoryRegister.sv(30) " "Inferred latch for \"Mem\[7\]\[5\]\" at MemoryRegister.sv(30)" {  } { { "MemoryRegister.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/MemoryRegister.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615783892381 "|CPU|MemoryRegister:MR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem\[7\]\[6\] MemoryRegister.sv(30) " "Inferred latch for \"Mem\[7\]\[6\]\" at MemoryRegister.sv(30)" {  } { { "MemoryRegister.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/MemoryRegister.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615783892381 "|CPU|MemoryRegister:MR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem\[7\]\[7\] MemoryRegister.sv(30) " "Inferred latch for \"Mem\[7\]\[7\]\" at MemoryRegister.sv(30)" {  } { { "MemoryRegister.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/MemoryRegister.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615783892382 "|CPU|MemoryRegister:MR"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BitRegister PU:processingUnit\|BitRegister:bitR " "Elaborating entity \"BitRegister\" for hierarchy \"PU:processingUnit\|BitRegister:bitR\"" {  } { { "PU.sv" "bitR" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/PU.sv" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615783892388 ""}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "BitRegister.sv(14) " "Verilog HDL warning at BitRegister.sv(14): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "BitRegister.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/BitRegister.sv" 14 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Analysis & Synthesis" 0 -1 1615783892391 "|CPU|BitRegister:bitR"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_CPU PU:processingUnit\|ALU_CPU:alu " "Elaborating entity \"ALU_CPU\" for hierarchy \"PU:processingUnit\|ALU_CPU:alu\"" {  } { { "PU.sv" "alu" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/PU.sv" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615783892397 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_Arithmetic PU:processingUnit\|ALU_CPU:alu\|ALU_Arithmetic:ALUA " "Elaborating entity \"ALU_Arithmetic\" for hierarchy \"PU:processingUnit\|ALU_CPU:alu\|ALU_Arithmetic:ALUA\"" {  } { { "ALU_CPU.sv" "ALUA" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/ALU_CPU.sv" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615783892405 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder PU:processingUnit\|ALU_CPU:alu\|ALU_Arithmetic:ALUA\|Adder:suma " "Elaborating entity \"Adder\" for hierarchy \"PU:processingUnit\|ALU_CPU:alu\|ALU_Arithmetic:ALUA\|Adder:suma\"" {  } { { "ALU_Arithmetic.sv" "suma" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/ALU_Arithmetic.sv" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615783892416 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_Logic PU:processingUnit\|ALU_CPU:alu\|ALU_Logic:ALUL " "Elaborating entity \"ALU_Logic\" for hierarchy \"PU:processingUnit\|ALU_CPU:alu\|ALU_Logic:ALUL\"" {  } { { "ALU_CPU.sv" "ALUL" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/ALU_CPU.sv" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615783892427 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ALU_Logic.sv(28) " "Verilog HDL assignment warning at ALU_Logic.sv(28): truncated value with size 32 to match size of target (8)" {  } { { "ALU_Logic.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/ALU_Logic.sv" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1615783892434 "|CPU|ALU_CPU:alu|ALU_Logic:ALUL"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_Shift PU:processingUnit\|ALU_CPU:alu\|ALU_Shift:ALUS " "Elaborating entity \"ALU_Shift\" for hierarchy \"PU:processingUnit\|ALU_CPU:alu\|ALU_Shift:ALUS\"" {  } { { "ALU_CPU.sv" "ALUS" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/ALU_CPU.sv" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615783892442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux4 PU:processingUnit\|Mux4:mux2Register " "Elaborating entity \"Mux4\" for hierarchy \"PU:processingUnit\|Mux4:mux2Register\"" {  } { { "PU.sv" "mux2Register" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/PU.sv" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615783892450 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Mux4.sv(25) " "Verilog HDL assignment warning at Mux4.sv(25): truncated value with size 32 to match size of target (8)" {  } { { "Mux4.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/Mux4.sv" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1615783892452 "|CPU|Mux4:mux2Register"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FlagReg FlagReg:Flagreg " "Elaborating entity \"FlagReg\" for hierarchy \"FlagReg:Flagreg\"" {  } { { "CPU.sv" "Flagreg" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/CPU.sv" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615783892460 ""}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "FlagReg.sv(35) " "Verilog HDL warning at FlagReg.sv(35): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "FlagReg.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/FlagReg.sv" 35 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Analysis & Synthesis" 0 -1 1615783892462 "|CPU|FlagReg:Flagreg"}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "FlagReg.sv(36) " "Verilog HDL warning at FlagReg.sv(36): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "FlagReg.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/FlagReg.sv" 36 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Analysis & Synthesis" 0 -1 1615783892462 "|CPU|FlagReg:Flagreg"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstructionRegister InstructionRegister:InirReg " "Elaborating entity \"InstructionRegister\" for hierarchy \"InstructionRegister:InirReg\"" {  } { { "CPU.sv" "InirReg" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/CPU.sv" 206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615783892465 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "intc_o InstructionRegister.sv(18) " "Verilog HDL Always Construct warning at InstructionRegister.sv(18): inferring latch(es) for variable \"intc_o\", which holds its previous value in one or more paths through the always construct" {  } { { "InstructionRegister.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/InstructionRegister.sv" 18 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1615783892467 "|CPU|InstructionRegister:InirReg"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "intz_o InstructionRegister.sv(18) " "Verilog HDL Always Construct warning at InstructionRegister.sv(18): inferring latch(es) for variable \"intz_o\", which holds its previous value in one or more paths through the always construct" {  } { { "InstructionRegister.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/InstructionRegister.sv" 18 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1615783892467 "|CPU|InstructionRegister:InirReg"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "pc_o InstructionRegister.sv(18) " "Verilog HDL Always Construct warning at InstructionRegister.sv(18): inferring latch(es) for variable \"pc_o\", which holds its previous value in one or more paths through the always construct" {  } { { "InstructionRegister.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/InstructionRegister.sv" 18 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1615783892468 "|CPU|InstructionRegister:InirReg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_o\[0\] InstructionRegister.sv(18) " "Inferred latch for \"pc_o\[0\]\" at InstructionRegister.sv(18)" {  } { { "InstructionRegister.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/InstructionRegister.sv" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615783892468 "|CPU|InstructionRegister:InirReg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_o\[1\] InstructionRegister.sv(18) " "Inferred latch for \"pc_o\[1\]\" at InstructionRegister.sv(18)" {  } { { "InstructionRegister.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/InstructionRegister.sv" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615783892468 "|CPU|InstructionRegister:InirReg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_o\[2\] InstructionRegister.sv(18) " "Inferred latch for \"pc_o\[2\]\" at InstructionRegister.sv(18)" {  } { { "InstructionRegister.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/InstructionRegister.sv" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615783892468 "|CPU|InstructionRegister:InirReg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_o\[3\] InstructionRegister.sv(18) " "Inferred latch for \"pc_o\[3\]\" at InstructionRegister.sv(18)" {  } { { "InstructionRegister.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/InstructionRegister.sv" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615783892468 "|CPU|InstructionRegister:InirReg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_o\[4\] InstructionRegister.sv(18) " "Inferred latch for \"pc_o\[4\]\" at InstructionRegister.sv(18)" {  } { { "InstructionRegister.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/InstructionRegister.sv" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615783892468 "|CPU|InstructionRegister:InirReg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_o\[5\] InstructionRegister.sv(18) " "Inferred latch for \"pc_o\[5\]\" at InstructionRegister.sv(18)" {  } { { "InstructionRegister.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/InstructionRegister.sv" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615783892468 "|CPU|InstructionRegister:InirReg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_o\[6\] InstructionRegister.sv(18) " "Inferred latch for \"pc_o\[6\]\" at InstructionRegister.sv(18)" {  } { { "InstructionRegister.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/InstructionRegister.sv" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615783892468 "|CPU|InstructionRegister:InirReg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_o\[7\] InstructionRegister.sv(18) " "Inferred latch for \"pc_o\[7\]\" at InstructionRegister.sv(18)" {  } { { "InstructionRegister.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/InstructionRegister.sv" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615783892468 "|CPU|InstructionRegister:InirReg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_o\[8\] InstructionRegister.sv(18) " "Inferred latch for \"pc_o\[8\]\" at InstructionRegister.sv(18)" {  } { { "InstructionRegister.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/InstructionRegister.sv" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615783892468 "|CPU|InstructionRegister:InirReg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_o\[9\] InstructionRegister.sv(18) " "Inferred latch for \"pc_o\[9\]\" at InstructionRegister.sv(18)" {  } { { "InstructionRegister.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/InstructionRegister.sv" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615783892469 "|CPU|InstructionRegister:InirReg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_o\[10\] InstructionRegister.sv(18) " "Inferred latch for \"pc_o\[10\]\" at InstructionRegister.sv(18)" {  } { { "InstructionRegister.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/InstructionRegister.sv" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615783892469 "|CPU|InstructionRegister:InirReg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_o\[11\] InstructionRegister.sv(18) " "Inferred latch for \"pc_o\[11\]\" at InstructionRegister.sv(18)" {  } { { "InstructionRegister.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/InstructionRegister.sv" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615783892469 "|CPU|InstructionRegister:InirReg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "intz_o InstructionRegister.sv(18) " "Inferred latch for \"intz_o\" at InstructionRegister.sv(18)" {  } { { "InstructionRegister.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/InstructionRegister.sv" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615783892469 "|CPU|InstructionRegister:InirReg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "intc_o InstructionRegister.sv(18) " "Inferred latch for \"intc_o\" at InstructionRegister.sv(18)" {  } { { "InstructionRegister.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/InstructionRegister.sv" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615783892469 "|CPU|InstructionRegister:InirReg"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Stack Stack:stack " "Elaborating entity \"Stack\" for hierarchy \"Stack:stack\"" {  } { { "CPU.sv" "stack" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/CPU.sv" 223 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615783892474 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 4 Stack.sv(26) " "Verilog HDL assignment warning at Stack.sv(26): truncated value with size 12 to match size of target (4)" {  } { { "Stack.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/Stack.sv" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1615783892480 "|CPU|Stack:stack"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 4 Stack.sv(33) " "Verilog HDL assignment warning at Stack.sv(33): truncated value with size 12 to match size of target (4)" {  } { { "Stack.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/Stack.sv" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1615783892481 "|CPU|Stack:stack"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Stack.sv(37) " "Verilog HDL assignment warning at Stack.sv(37): truncated value with size 32 to match size of target (3)" {  } { { "Stack.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/Stack.sv" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1615783892481 "|CPU|Stack:stack"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 4 Stack.sv(38) " "Verilog HDL assignment warning at Stack.sv(38): truncated value with size 12 to match size of target (4)" {  } { { "Stack.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/Stack.sv" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1615783892481 "|CPU|Stack:stack"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Stack.sv(57) " "Verilog HDL assignment warning at Stack.sv(57): truncated value with size 32 to match size of target (3)" {  } { { "Stack.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/Stack.sv" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1615783892481 "|CPU|Stack:stack"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Empty Stack.sv(21) " "Verilog HDL Always Construct warning at Stack.sv(21): inferring latch(es) for variable \"Empty\", which holds its previous value in one or more paths through the always construct" {  } { { "Stack.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/Stack.sv" 21 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1615783892482 "|CPU|Stack:stack"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Err Stack.sv(21) " "Verilog HDL Always Construct warning at Stack.sv(21): inferring latch(es) for variable \"Err\", which holds its previous value in one or more paths through the always construct" {  } { { "Stack.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/Stack.sv" 21 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1615783892482 "|CPU|Stack:stack"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "SP Stack.sv(21) " "Verilog HDL Always Construct warning at Stack.sv(21): inferring latch(es) for variable \"SP\", which holds its previous value in one or more paths through the always construct" {  } { { "Stack.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/Stack.sv" 21 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1615783892482 "|CPU|Stack:stack"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Full Stack.sv(21) " "Verilog HDL Always Construct warning at Stack.sv(21): inferring latch(es) for variable \"Full\", which holds its previous value in one or more paths through the always construct" {  } { { "Stack.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/Stack.sv" 21 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1615783892482 "|CPU|Stack:stack"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "DataR Stack.sv(21) " "Verilog HDL Always Construct warning at Stack.sv(21): inferring latch(es) for variable \"DataR\", which holds its previous value in one or more paths through the always construct" {  } { { "Stack.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/Stack.sv" 21 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1615783892482 "|CPU|Stack:stack"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Err Stack.sv(67) " "Inferred latch for \"Err\" at Stack.sv(67)" {  } { { "Stack.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/Stack.sv" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615783892483 "|CPU|Stack:stack"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Empty Stack.sv(67) " "Inferred latch for \"Empty\" at Stack.sv(67)" {  } { { "Stack.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/Stack.sv" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615783892483 "|CPU|Stack:stack"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Full Stack.sv(67) " "Inferred latch for \"Full\" at Stack.sv(67)" {  } { { "Stack.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/Stack.sv" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615783892483 "|CPU|Stack:stack"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SP\[0\] Stack.sv(67) " "Inferred latch for \"SP\[0\]\" at Stack.sv(67)" {  } { { "Stack.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/Stack.sv" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615783892483 "|CPU|Stack:stack"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SP\[1\] Stack.sv(67) " "Inferred latch for \"SP\[1\]\" at Stack.sv(67)" {  } { { "Stack.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/Stack.sv" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615783892483 "|CPU|Stack:stack"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SP\[2\] Stack.sv(67) " "Inferred latch for \"SP\[2\]\" at Stack.sv(67)" {  } { { "Stack.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/Stack.sv" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615783892483 "|CPU|Stack:stack"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataR\[0\] Stack.sv(67) " "Inferred latch for \"DataR\[0\]\" at Stack.sv(67)" {  } { { "Stack.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/Stack.sv" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615783892483 "|CPU|Stack:stack"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataR\[1\] Stack.sv(67) " "Inferred latch for \"DataR\[1\]\" at Stack.sv(67)" {  } { { "Stack.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/Stack.sv" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615783892483 "|CPU|Stack:stack"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataR\[2\] Stack.sv(67) " "Inferred latch for \"DataR\[2\]\" at Stack.sv(67)" {  } { { "Stack.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/Stack.sv" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615783892483 "|CPU|Stack:stack"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataR\[3\] Stack.sv(67) " "Inferred latch for \"DataR\[3\]\" at Stack.sv(67)" {  } { { "Stack.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/Stack.sv" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615783892483 "|CPU|Stack:stack"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataR\[4\] Stack.sv(67) " "Inferred latch for \"DataR\[4\]\" at Stack.sv(67)" {  } { { "Stack.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/Stack.sv" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615783892483 "|CPU|Stack:stack"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataR\[5\] Stack.sv(67) " "Inferred latch for \"DataR\[5\]\" at Stack.sv(67)" {  } { { "Stack.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/Stack.sv" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615783892483 "|CPU|Stack:stack"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataR\[6\] Stack.sv(67) " "Inferred latch for \"DataR\[6\]\" at Stack.sv(67)" {  } { { "Stack.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/Stack.sv" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615783892484 "|CPU|Stack:stack"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataR\[7\] Stack.sv(67) " "Inferred latch for \"DataR\[7\]\" at Stack.sv(67)" {  } { { "Stack.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/Stack.sv" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615783892484 "|CPU|Stack:stack"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataR\[8\] Stack.sv(67) " "Inferred latch for \"DataR\[8\]\" at Stack.sv(67)" {  } { { "Stack.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/Stack.sv" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615783892484 "|CPU|Stack:stack"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataR\[9\] Stack.sv(67) " "Inferred latch for \"DataR\[9\]\" at Stack.sv(67)" {  } { { "Stack.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/Stack.sv" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615783892484 "|CPU|Stack:stack"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataR\[10\] Stack.sv(67) " "Inferred latch for \"DataR\[10\]\" at Stack.sv(67)" {  } { { "Stack.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/Stack.sv" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615783892484 "|CPU|Stack:stack"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataR\[11\] Stack.sv(67) " "Inferred latch for \"DataR\[11\]\" at Stack.sv(67)" {  } { { "Stack.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/Stack.sv" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615783892484 "|CPU|Stack:stack"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ProgramCounter ProgramCounter:pc " "Elaborating entity \"ProgramCounter\" for hierarchy \"ProgramCounter:pc\"" {  } { { "CPU.sv" "pc" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/CPU.sv" 234 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615783892495 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "PC_o ProgramCounter.sv(11) " "Verilog HDL Always Construct warning at ProgramCounter.sv(11): inferring latch(es) for variable \"PC_o\", which holds its previous value in one or more paths through the always construct" {  } { { "ProgramCounter.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/ProgramCounter.sv" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1615783892499 "|CPU|ProgramCounter:pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC_o\[0\] ProgramCounter.sv(11) " "Inferred latch for \"PC_o\[0\]\" at ProgramCounter.sv(11)" {  } { { "ProgramCounter.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/ProgramCounter.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615783892501 "|CPU|ProgramCounter:pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC_o\[1\] ProgramCounter.sv(11) " "Inferred latch for \"PC_o\[1\]\" at ProgramCounter.sv(11)" {  } { { "ProgramCounter.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/ProgramCounter.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615783892501 "|CPU|ProgramCounter:pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC_o\[2\] ProgramCounter.sv(11) " "Inferred latch for \"PC_o\[2\]\" at ProgramCounter.sv(11)" {  } { { "ProgramCounter.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/ProgramCounter.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615783892501 "|CPU|ProgramCounter:pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC_o\[3\] ProgramCounter.sv(11) " "Inferred latch for \"PC_o\[3\]\" at ProgramCounter.sv(11)" {  } { { "ProgramCounter.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/ProgramCounter.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615783892502 "|CPU|ProgramCounter:pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC_o\[4\] ProgramCounter.sv(11) " "Inferred latch for \"PC_o\[4\]\" at ProgramCounter.sv(11)" {  } { { "ProgramCounter.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/ProgramCounter.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615783892503 "|CPU|ProgramCounter:pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC_o\[5\] ProgramCounter.sv(11) " "Inferred latch for \"PC_o\[5\]\" at ProgramCounter.sv(11)" {  } { { "ProgramCounter.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/ProgramCounter.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615783892504 "|CPU|ProgramCounter:pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC_o\[6\] ProgramCounter.sv(11) " "Inferred latch for \"PC_o\[6\]\" at ProgramCounter.sv(11)" {  } { { "ProgramCounter.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/ProgramCounter.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615783892504 "|CPU|ProgramCounter:pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC_o\[7\] ProgramCounter.sv(11) " "Inferred latch for \"PC_o\[7\]\" at ProgramCounter.sv(11)" {  } { { "ProgramCounter.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/ProgramCounter.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615783892505 "|CPU|ProgramCounter:pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC_o\[8\] ProgramCounter.sv(11) " "Inferred latch for \"PC_o\[8\]\" at ProgramCounter.sv(11)" {  } { { "ProgramCounter.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/ProgramCounter.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615783892505 "|CPU|ProgramCounter:pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC_o\[9\] ProgramCounter.sv(11) " "Inferred latch for \"PC_o\[9\]\" at ProgramCounter.sv(11)" {  } { { "ProgramCounter.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/ProgramCounter.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615783892506 "|CPU|ProgramCounter:pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC_o\[10\] ProgramCounter.sv(11) " "Inferred latch for \"PC_o\[10\]\" at ProgramCounter.sv(11)" {  } { { "ProgramCounter.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/ProgramCounter.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615783892506 "|CPU|ProgramCounter:pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC_o\[11\] ProgramCounter.sv(11) " "Inferred latch for \"PC_o\[11\]\" at ProgramCounter.sv(11)" {  } { { "ProgramCounter.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/ProgramCounter.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615783892506 "|CPU|ProgramCounter:pc"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "op2_c\[6\] " "Net \"op2_c\[6\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "op2_c\[6\]" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/CPU.sv" 22 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1615783892691 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "op2_c\[5\] " "Net \"op2_c\[5\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "op2_c\[5\]" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/CPU.sv" 22 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1615783892691 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "op2_c\[4\] " "Net \"op2_c\[4\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "op2_c\[4\]" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/CPU.sv" 22 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1615783892691 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "op2_c\[3\] " "Net \"op2_c\[3\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "op2_c\[3\]" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/CPU.sv" 22 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1615783892691 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "op2_c\[2\] " "Net \"op2_c\[2\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "op2_c\[2\]" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/CPU.sv" 22 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1615783892691 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "op2_c\[1\] " "Net \"op2_c\[1\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "op2_c\[1\]" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/CPU.sv" 22 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1615783892691 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1615783892691 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "7 " "7 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1615783893993 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "data_ack_o GND " "Pin \"data_ack_o\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/CPU.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1615783894041 "|CPU|data_ack_o"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_dat_o\[0\] GND " "Pin \"data_dat_o\[0\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/CPU.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1615783894041 "|CPU|data_dat_o[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_dat_o\[1\] GND " "Pin \"data_dat_o\[1\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/CPU.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1615783894041 "|CPU|data_dat_o[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_dat_o\[2\] GND " "Pin \"data_dat_o\[2\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/CPU.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1615783894041 "|CPU|data_dat_o[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_dat_o\[3\] GND " "Pin \"data_dat_o\[3\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/CPU.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1615783894041 "|CPU|data_dat_o[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_dat_o\[4\] GND " "Pin \"data_dat_o\[4\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/CPU.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1615783894041 "|CPU|data_dat_o[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_dat_o\[5\] GND " "Pin \"data_dat_o\[5\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/CPU.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1615783894041 "|CPU|data_dat_o[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_dat_o\[6\] GND " "Pin \"data_dat_o\[6\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/CPU.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1615783894041 "|CPU|data_dat_o[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_dat_o\[7\] GND " "Pin \"data_dat_o\[7\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/CPU.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1615783894041 "|CPU|data_dat_o[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "inst_ack_o GND " "Pin \"inst_ack_o\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/CPU.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1615783894041 "|CPU|inst_ack_o"} { "Warning" "WMLS_MLS_STUCK_PIN" "port_we_o GND " "Pin \"port_we_o\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/CPU.sv" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1615783894041 "|CPU|port_we_o"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1615783894041 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "6 " "6 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1615783894271 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/output_files/CPU.map.smsg " "Generated suppressed messages file C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/output_files/CPU.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615783894481 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1615783894885 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615783894885 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "38 " "Design contains 38 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk_en_i " "No output dependent on input pin \"clk_en_i\"" {  } { { "CPU.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/CPU.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1615783895163 "|CPU|clk_en_i"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inst_dat_i\[2\] " "No output dependent on input pin \"inst_dat_i\[2\]\"" {  } { { "CPU.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/CPU.sv" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1615783895163 "|CPU|inst_dat_i[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inst_dat_i\[3\] " "No output dependent on input pin \"inst_dat_i\[3\]\"" {  } { { "CPU.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/CPU.sv" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1615783895163 "|CPU|inst_dat_i[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inst_dat_i\[4\] " "No output dependent on input pin \"inst_dat_i\[4\]\"" {  } { { "CPU.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/CPU.sv" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1615783895163 "|CPU|inst_dat_i[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inst_dat_i\[5\] " "No output dependent on input pin \"inst_dat_i\[5\]\"" {  } { { "CPU.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/CPU.sv" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1615783895163 "|CPU|inst_dat_i[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inst_dat_i\[6\] " "No output dependent on input pin \"inst_dat_i\[6\]\"" {  } { { "CPU.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/CPU.sv" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1615783895163 "|CPU|inst_dat_i[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inst_dat_i\[7\] " "No output dependent on input pin \"inst_dat_i\[7\]\"" {  } { { "CPU.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/CPU.sv" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1615783895163 "|CPU|inst_dat_i[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_dat_i\[0\] " "No output dependent on input pin \"data_dat_i\[0\]\"" {  } { { "CPU.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/CPU.sv" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1615783895163 "|CPU|data_dat_i[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_dat_i\[1\] " "No output dependent on input pin \"data_dat_i\[1\]\"" {  } { { "CPU.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/CPU.sv" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1615783895163 "|CPU|data_dat_i[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_dat_i\[2\] " "No output dependent on input pin \"data_dat_i\[2\]\"" {  } { { "CPU.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/CPU.sv" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1615783895163 "|CPU|data_dat_i[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_dat_i\[3\] " "No output dependent on input pin \"data_dat_i\[3\]\"" {  } { { "CPU.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/CPU.sv" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1615783895163 "|CPU|data_dat_i[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_dat_i\[4\] " "No output dependent on input pin \"data_dat_i\[4\]\"" {  } { { "CPU.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/CPU.sv" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1615783895163 "|CPU|data_dat_i[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_dat_i\[5\] " "No output dependent on input pin \"data_dat_i\[5\]\"" {  } { { "CPU.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/CPU.sv" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1615783895163 "|CPU|data_dat_i[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_dat_i\[6\] " "No output dependent on input pin \"data_dat_i\[6\]\"" {  } { { "CPU.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/CPU.sv" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1615783895163 "|CPU|data_dat_i[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_dat_i\[7\] " "No output dependent on input pin \"data_dat_i\[7\]\"" {  } { { "CPU.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/CPU.sv" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1615783895163 "|CPU|data_dat_i[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "port_dat_i\[0\] " "No output dependent on input pin \"port_dat_i\[0\]\"" {  } { { "CPU.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/CPU.sv" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1615783895163 "|CPU|port_dat_i[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "port_dat_i\[1\] " "No output dependent on input pin \"port_dat_i\[1\]\"" {  } { { "CPU.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/CPU.sv" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1615783895163 "|CPU|port_dat_i[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "port_dat_i\[2\] " "No output dependent on input pin \"port_dat_i\[2\]\"" {  } { { "CPU.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/CPU.sv" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1615783895163 "|CPU|port_dat_i[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "port_dat_i\[3\] " "No output dependent on input pin \"port_dat_i\[3\]\"" {  } { { "CPU.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/CPU.sv" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1615783895163 "|CPU|port_dat_i[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "port_dat_i\[4\] " "No output dependent on input pin \"port_dat_i\[4\]\"" {  } { { "CPU.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/CPU.sv" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1615783895163 "|CPU|port_dat_i[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "port_dat_i\[5\] " "No output dependent on input pin \"port_dat_i\[5\]\"" {  } { { "CPU.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/CPU.sv" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1615783895163 "|CPU|port_dat_i[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "port_dat_i\[6\] " "No output dependent on input pin \"port_dat_i\[6\]\"" {  } { { "CPU.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/CPU.sv" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1615783895163 "|CPU|port_dat_i[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "port_dat_i\[7\] " "No output dependent on input pin \"port_dat_i\[7\]\"" {  } { { "CPU.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/CPU.sv" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1615783895163 "|CPU|port_dat_i[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inst_dat_i\[11\] " "No output dependent on input pin \"inst_dat_i\[11\]\"" {  } { { "CPU.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/CPU.sv" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1615783895163 "|CPU|inst_dat_i[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk_i " "No output dependent on input pin \"clk_i\"" {  } { { "CPU.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/CPU.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1615783895163 "|CPU|clk_i"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rst_i " "No output dependent on input pin \"rst_i\"" {  } { { "CPU.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/CPU.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1615783895163 "|CPU|rst_i"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inst_ack_i " "No output dependent on input pin \"inst_ack_i\"" {  } { { "CPU.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/CPU.sv" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1615783895163 "|CPU|inst_ack_i"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inst_dat_i\[12\] " "No output dependent on input pin \"inst_dat_i\[12\]\"" {  } { { "CPU.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/CPU.sv" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1615783895163 "|CPU|inst_dat_i[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inst_dat_i\[13\] " "No output dependent on input pin \"inst_dat_i\[13\]\"" {  } { { "CPU.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/CPU.sv" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1615783895163 "|CPU|inst_dat_i[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inst_dat_i\[14\] " "No output dependent on input pin \"inst_dat_i\[14\]\"" {  } { { "CPU.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/CPU.sv" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1615783895163 "|CPU|inst_dat_i[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inst_dat_i\[15\] " "No output dependent on input pin \"inst_dat_i\[15\]\"" {  } { { "CPU.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/CPU.sv" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1615783895163 "|CPU|inst_dat_i[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inst_dat_i\[16\] " "No output dependent on input pin \"inst_dat_i\[16\]\"" {  } { { "CPU.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/CPU.sv" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1615783895163 "|CPU|inst_dat_i[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inst_dat_i\[17\] " "No output dependent on input pin \"inst_dat_i\[17\]\"" {  } { { "CPU.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/CPU.sv" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1615783895163 "|CPU|inst_dat_i[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inst_dat_i\[1\] " "No output dependent on input pin \"inst_dat_i\[1\]\"" {  } { { "CPU.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/CPU.sv" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1615783895163 "|CPU|inst_dat_i[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inst_dat_i\[9\] " "No output dependent on input pin \"inst_dat_i\[9\]\"" {  } { { "CPU.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/CPU.sv" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1615783895163 "|CPU|inst_dat_i[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inst_dat_i\[0\] " "No output dependent on input pin \"inst_dat_i\[0\]\"" {  } { { "CPU.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/CPU.sv" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1615783895163 "|CPU|inst_dat_i[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inst_dat_i\[10\] " "No output dependent on input pin \"inst_dat_i\[10\]\"" {  } { { "CPU.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/CPU.sv" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1615783895163 "|CPU|inst_dat_i[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inst_dat_i\[8\] " "No output dependent on input pin \"inst_dat_i\[8\]\"" {  } { { "CPU.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/CPU.sv" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1615783895163 "|CPU|inst_dat_i[8]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1615783895163 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "49 " "Implemented 49 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "38 " "Implemented 38 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1615783895168 ""} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Implemented 11 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1615783895168 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1615783895168 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 94 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 94 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4740 " "Peak virtual memory: 4740 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1615783895270 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 14 22:51:35 2021 " "Processing ended: Sun Mar 14 22:51:35 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1615783895270 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:32 " "Elapsed time: 00:00:32" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1615783895270 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:08 " "Total CPU time (on all processors): 00:01:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1615783895270 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1615783895270 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1615783898385 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1615783898412 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 14 22:51:36 2021 " "Processing started: Sun Mar 14 22:51:36 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1615783898412 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1615783898412 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off CPU -c CPU " "Command: quartus_fit --read_settings_files=off --write_settings_files=off CPU -c CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1615783898413 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1615783899174 ""}
{ "Info" "0" "" "Project  = CPU" {  } {  } 0 0 "Project  = CPU" 0 0 "Fitter" 0 0 1615783899176 ""}
{ "Info" "0" "" "Revision = CPU" {  } {  } 0 0 "Revision = CPU" 0 0 "Fitter" 0 0 1615783899177 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1615783899492 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1615783899493 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "CPU 10M50DAF484C7G " "Selected device 10M50DAF484C7G for design \"CPU\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1615783899541 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1615783899708 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1615783899708 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1615783900221 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1615783900285 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7G " "Device 10M08DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1615783901538 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7P " "Device 10M08DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1615783901538 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C7G " "Device 10M16DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1615783901538 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7G " "Device 10M16DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1615783901538 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7P " "Device 10M16DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1615783901538 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C7G " "Device 10M25DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1615783901538 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484I7G " "Device 10M25DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1615783901538 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7G " "Device 10M50DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1615783901538 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7P " "Device 10M50DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1615783901538 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C7G " "Device 10M40DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1615783901538 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484I7G " "Device 10M40DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1615783901538 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1615783901538 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/" { { 0 { 0 ""} 0 138 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1615783901573 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/" { { 0 { 0 ""} 0 140 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1615783901573 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/" { { 0 { 0 ""} 0 142 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1615783901573 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/" { { 0 { 0 ""} 0 144 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1615783901573 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/" { { 0 { 0 ""} 0 146 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1615783901573 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/" { { 0 { 0 ""} 0 148 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1615783901573 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/" { { 0 { 0 ""} 0 150 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1615783901573 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/" { { 0 { 0 ""} 0 152 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1615783901573 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1615783901573 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1615783901581 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1615783901581 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1615783901581 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1615783901581 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1615783901588 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "49 49 " "No exact pin location assignment(s) for 49 pins of 49 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1615783902197 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "CPU.sdc " "Synopsys Design Constraints File file not found: 'CPU.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1615783902832 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1615783902834 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1615783902835 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1615783902836 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1615783902839 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1615783902841 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1615783902841 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1615783902858 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1615783902859 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1615783902859 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1615783902861 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1615783902862 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1615783902863 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1615783902863 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1615783902864 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1615783902864 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1615783902865 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1615783902865 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "49 unused 2.5V 38 11 0 " "Number of I/O pins in group: 49 (unused VREF, 2.5V VCCIO, 38 input, 11 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1615783902872 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1615783902872 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1615783902872 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1A does not use undetermined 0 16 " "I/O bank number 1A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1615783902873 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1B does not use undetermined 4 20 " "I/O bank number 1B does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1615783902873 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 36 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  36 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1615783902873 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 48 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  48 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1615783902873 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 48 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  48 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1615783902873 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 40 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1615783902873 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 60 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  60 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1615783902873 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 52 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  52 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1615783902873 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 4 32 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  32 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1615783902873 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1615783902873 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1615783902873 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1615783902987 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1615783903019 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1615783906691 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1615783906841 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1615783906923 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1615783907817 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1615783907817 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1615783908884 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X33_Y44 X44_Y54 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X33_Y44 to location X44_Y54" {  } { { "loc" "" { Generic "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X33_Y44 to location X44_Y54"} { { 12 { 0 ""} 33 44 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1615783911861 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1615783911861 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1615783912101 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1615783912101 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1615783912101 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1615783912105 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.07 " "Total time spent on timing analysis during the Fitter is 0.07 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1615783912578 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1615783912596 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1615783913214 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1615783913214 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1615783914264 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1615783915921 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/output_files/CPU.fit.smsg " "Generated suppressed messages file C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/output_files/CPU.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1615783916622 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5547 " "Peak virtual memory: 5547 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1615783917810 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 14 22:51:57 2021 " "Processing ended: Sun Mar 14 22:51:57 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1615783917810 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1615783917810 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1615783917810 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1615783917810 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1615783920733 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1615783920748 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 14 22:52:00 2021 " "Processing started: Sun Mar 14 22:52:00 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1615783920748 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1615783920748 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off CPU -c CPU " "Command: quartus_asm --read_settings_files=off --write_settings_files=off CPU -c CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1615783920748 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1615783922375 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1615783926114 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1615783926422 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4676 " "Peak virtual memory: 4676 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1615783928377 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 14 22:52:08 2021 " "Processing ended: Sun Mar 14 22:52:08 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1615783928377 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1615783928377 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1615783928377 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1615783928377 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1615783929616 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1615783931497 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1615783931512 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 14 22:52:10 2021 " "Processing started: Sun Mar 14 22:52:10 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1615783931512 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1615783931512 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta CPU -c CPU " "Command: quartus_sta CPU -c CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1615783931512 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1615783932027 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1615783933298 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1615783933298 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1615783933388 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1615783933388 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "CPU.sdc " "Synopsys Design Constraints File file not found: 'CPU.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1615783933998 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1615783934000 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1615783934001 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1615783934001 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1615783934002 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1615783934002 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1615783934007 ""}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "Timing Analyzer" 0 -1 1615783934045 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1615783934053 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1615783934057 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1615783934269 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1615783934279 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1615783934289 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1615783934295 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1615783934305 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1615783934309 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1615783934327 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1615783934392 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1615783935608 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1615783935841 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1615783935841 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1615783935841 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1615783935842 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1615783935845 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1615783935859 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1615783935867 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1615783935874 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1615783935880 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1615783935890 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1615783935912 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1615783936279 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1615783936280 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1615783936280 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1615783936280 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1615783936310 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1615783936318 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1615783936327 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1615783936342 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1615783936347 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "setup " "Design is fully constrained for setup requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1615783938079 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "hold " "Design is fully constrained for hold requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1615783938079 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4811 " "Peak virtual memory: 4811 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1615783938199 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 14 22:52:18 2021 " "Processing ended: Sun Mar 14 22:52:18 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1615783938199 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1615783938199 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1615783938199 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1615783938199 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 106 s " "Quartus Prime Full Compilation was successful. 0 errors, 106 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1615783939208 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1615783956900 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1615783956918 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 14 22:52:36 2021 " "Processing started: Sun Mar 14 22:52:36 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1615783956918 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1615783956918 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp CPU -c CPU --netlist_type=sgate " "Command: quartus_npp CPU -c CPU --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1615783956918 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Netlist Viewers Preprocess" 0 -1 1615783957568 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 1  Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4533 " "Peak virtual memory: 4533 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1615783957707 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 14 22:52:37 2021 " "Processing ended: Sun Mar 14 22:52:37 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1615783957707 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1615783957707 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1615783957707 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1615783957707 ""}
