# Copyright (c) 2021 Xilinx, Inc.  All rights reserved.
# SPDX-License-Identifier: MIT
%YAML 1.2
---
title: Bindings for V_GAMMA_LUT IP

maintainers:
  - Prasad Gutti <prasadg@xilinx.com>

properties:
  compatible:
    OneOf:
      - items:
        - enum:
          - xlnx,v-gamma-lut-1.1
  reg:
    description: Physical base addreiss and size of the controller register map
  xlnx,samples-per-clock:
    description: Samples Per Clock
  xlnx,max-cols:
    description: Maximum pixel width supported by core instance
  xlnx,max-rows:
    description: Maximum pixel height supported by core instance
  xlnx,max-data-width:
    description: Maximum Pixel Data width of each channel

required:
    - compatible
    - reg
    - xlnx,samples-per-clock
    - xlnx,max-cols
    - xlnx,max-rows
    - xlnx,max-data-width

depends:
    - video_common

examples:
     main.c:
     - vtc-connected: phandle
     - v-tpg-connected: phandle
     - gpio-connected: phandle

...
