Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package std.env
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=8.0,C...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling architecture behavioral of entity xil_defaultlib.system_controller [system_controller_default]
Compiling architecture rtl of entity xil_defaultlib.gpio_bit [gpio_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.gpio [\gpio(width=4)\]
Compiling architecture behavioral of entity xil_defaultlib.timer [\timer(terminal_count=1250000)\]
Compiling architecture behavioral of entity xil_defaultlib.timer [\timer(terminal_count=125000000)...]
Compiling architecture rtl of entity xil_defaultlib.seven_segments [seven_segments_default]
Compiling architecture behavioral of entity xil_defaultlib.UART_tx [uart_tx_default]
Compiling architecture behavioral of entity xil_defaultlib.UART_rx [uart_rx_default]
Compiling architecture behavioral of entity xil_defaultlib.UART [uart_default]
Compiling architecture logic of entity xil_defaultlib.debounce [\debounce(clk_freq=125000000)\]
Compiling architecture logic of entity xil_defaultlib.pmod_keypad [\pmod_keypad(clk_freq=125000000)...]
Compiling architecture rtl of entity xil_defaultlib.top [top_default]
Compiling architecture rtl of entity xil_defaultlib.UART_TX_tb [\UART_TX_tb(g_clks_per_bit=1085)...]
Compiling architecture rtl of entity xil_defaultlib.UART_RX_tb [\UART_RX_tb(g_clks_per_bit=1085)...]
Compiling architecture behavioral of entity xil_defaultlib.testbench
Built simulation snapshot testbench_behav
