/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire [3:0] _03_;
  wire [18:0] _04_;
  wire celloutsig_0_11z;
  wire celloutsig_0_13z;
  wire celloutsig_0_15z;
  wire [2:0] celloutsig_0_1z;
  wire [3:0] celloutsig_0_21z;
  wire [26:0] celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire [2:0] celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire [3:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [19:0] celloutsig_0_8z;
  reg [37:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [4:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [6:0] celloutsig_1_12z;
  wire celloutsig_1_14z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [7:0] celloutsig_1_2z;
  wire [4:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_9z = ~(celloutsig_1_4z & celloutsig_1_6z);
  assign celloutsig_0_15z = ~(_00_ | celloutsig_0_7z);
  assign celloutsig_1_18z = ~celloutsig_1_7z;
  assign celloutsig_0_5z = ~in_data[44];
  assign celloutsig_0_7z = ~celloutsig_0_2z[2];
  assign celloutsig_0_11z = ~((celloutsig_0_2z[2] | celloutsig_0_5z) & celloutsig_0_7z);
  assign celloutsig_0_6z = celloutsig_0_5z | ~(_01_);
  assign celloutsig_0_3z = ~(_02_ ^ in_data[78]);
  assign celloutsig_0_8z = in_data[48:29] + in_data[48:29];
  reg [18:0] _14_;
  always_ff @(negedge celloutsig_1_7z, negedge clkin_data[0])
    if (!clkin_data[0]) _14_ <= 19'h00000;
    else _14_ <= in_data[76:58];
  assign { _04_[18:11], _01_, _04_[9:4], _02_, _04_[2:0] } = _14_;
  reg [3:0] _15_;
  always_ff @(negedge celloutsig_1_7z, posedge clkin_data[0])
    if (clkin_data[0]) _15_ <= 4'h0;
    else _15_ <= in_data[80:77];
  assign { _03_[3:1], _00_ } = _15_;
  assign celloutsig_1_1z = in_data[177:166] <= { in_data[185:177], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_23z = ! { celloutsig_0_8z[18], celloutsig_0_13z, celloutsig_0_13z };
  assign celloutsig_1_11z = { celloutsig_1_3z[3], celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_7z, celloutsig_1_3z, celloutsig_1_6z, celloutsig_1_0z } < { celloutsig_1_0z, celloutsig_1_10z, celloutsig_1_4z, celloutsig_1_7z, celloutsig_1_10z };
  assign celloutsig_0_2z = in_data[37:35] % { 1'h1, in_data[47:46] };
  assign celloutsig_1_3z = celloutsig_1_2z[5:1] % { 1'h1, celloutsig_1_2z[4:2], in_data[96] };
  assign celloutsig_0_4z = { _04_[2:0], celloutsig_0_3z } * { _01_, _04_[9:7] };
  assign celloutsig_1_10z = celloutsig_1_2z[2] ? { celloutsig_1_2z[7], celloutsig_1_1z, celloutsig_1_7z, celloutsig_1_9z, celloutsig_1_6z } : { celloutsig_1_2z[6:4], celloutsig_1_8z, celloutsig_1_8z };
  assign celloutsig_1_12z = in_data[162] ? { celloutsig_1_3z[4:1], celloutsig_1_11z, celloutsig_1_7z, celloutsig_1_1z } : celloutsig_1_2z[6:0];
  assign celloutsig_1_4z = in_data[189:178] !== { celloutsig_1_3z[3:0], celloutsig_1_2z };
  assign celloutsig_0_1z = ~ in_data[32:30];
  assign celloutsig_1_14z = & { celloutsig_1_12z, celloutsig_1_10z[4:1] };
  assign celloutsig_1_0z = & in_data[159:141];
  assign celloutsig_1_8z = | celloutsig_1_2z[4:2];
  assign celloutsig_1_6z = celloutsig_1_2z[3] & celloutsig_1_4z;
  assign celloutsig_1_19z = ~^ { celloutsig_1_3z[4:3], celloutsig_1_18z, celloutsig_1_14z };
  assign celloutsig_0_13z = ~^ { celloutsig_0_9z[28:15], celloutsig_0_11z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_2z };
  assign celloutsig_0_21z = celloutsig_0_8z[15:12] << { celloutsig_0_1z[2:1], celloutsig_0_7z, celloutsig_0_15z };
  assign celloutsig_0_22z = { in_data[77:75], celloutsig_0_8z, celloutsig_0_21z } - { _04_[12:11], _01_, _04_[9:4], _02_, _04_[2:0], celloutsig_0_4z, celloutsig_0_7z, _03_[3:1], _00_, celloutsig_0_6z, _03_[3:1], _00_ };
  assign celloutsig_1_2z = in_data[136:129] - { in_data[135:130], celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_1_5z = ~((celloutsig_1_3z[0] & celloutsig_1_0z) | celloutsig_1_1z);
  always_latch
    if (!clkin_data[32]) celloutsig_0_9z = 38'h0000000000;
    else if (clkin_data[64]) celloutsig_0_9z = { celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_2z, _04_[18:11], _01_, _04_[9:4], _02_, _04_[2:0], celloutsig_0_7z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_6z, celloutsig_0_7z, celloutsig_0_7z };
  assign celloutsig_1_7z = ~((celloutsig_1_1z & celloutsig_1_3z[1]) | (celloutsig_1_3z[4] & celloutsig_1_5z));
  assign _03_[0] = _00_;
  assign { _04_[10], _04_[3] } = { _01_, _02_ };
  assign { out_data[128], out_data[96], out_data[58:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_22z, celloutsig_0_23z };
endmodule
