Oh no...

Cycle: 19
MARS instruction number: 17	Instruction: andi $14,$21,65290
Expected:	Register Write to Reg: 0x0E Val: 0x0000000A
Got     :	Register Write to Reg: 0x10 Val: 0x10010000
Incorrect write

Cycle: 20
MARS instruction number: 18	Instruction: and $13,$21,$22
Expected:	Register Write to Reg: 0x0D Val: 0x00000008
Got     :	Register Write to Reg: 0x11 Val: 0x0000000B
Incorrect write

Cycle: 21
MARS instruction number: 19	Instruction: sw $22,0($16)
Expected:	Memory Write to Addr: 0x10010000 Val: 0x0000003C
Got     :	Register Write to Reg: 0x12 Val: 0x0000000B
Wrote to incorrect structure

You have reached the maximum mismatches (3)

Helpful resources for Debugging:
ms.trace : output from the VHDL testbench during program execution on your processor
mars.trace : output from MARS containing expected output
vsim.wlf: waveform file generated by processor simulation, you can display this simulation in ModelSim without resimulating your processor by hand


