static T_1 F_1 ( int V_1 , void * V_2 )\r\n{\r\nunsigned int V_3 = F_2 ( ( void V_4 * ) V_2 ) ;\r\nF_3 ( F_4 ( V_3 ) ) ;\r\nreturn V_5 ;\r\n}\r\nstatic void F_5 ( void V_4 * V_6 , void V_4 * V_7 , int V_8 )\r\n{\r\nunsigned long V_9 = F_2 ( V_6 ) & F_2 ( V_7 ) ;\r\nint V_10 ;\r\nfor ( V_10 = 0 ; V_10 < 32 ; V_10 ++ ) {\r\nif ( V_9 & ( 1 << ( 31 - V_10 ) ) ) {\r\nF_3 ( V_8 + V_10 ) ;\r\nF_6 ( ~ ( 1 << ( 31 - V_10 ) ) , V_6 ) ;\r\n}\r\n}\r\n}\r\nstatic T_1 F_7 ( int V_1 , void * V_2 )\r\n{\r\nF_5 ( V_11 , V_12 , F_8 ( 0 ) ) ;\r\nreturn V_5 ;\r\n}\r\nstatic T_1 F_9 ( int V_1 , void * V_2 )\r\n{\r\nF_5 ( V_13 , V_14 , F_10 ( 0 ) ) ;\r\nreturn V_5 ;\r\n}\r\nvoid T_2 F_11 ( void )\r\n{\r\nvoid V_4 * V_15 = F_12 ( 0xf0001000 ) ;\r\nvoid V_4 * V_16 = F_12 ( 0xf0000100 ) ;\r\nvoid V_4 * V_17 = F_13 ( 0xffd20100 , V_18 ) ;\r\nF_14 ( V_19 ) ;\r\nF_15 ( 0 , 29 , V_15 , V_16 ) ;\r\nF_16 ( & V_20 ) ;\r\nF_16 ( & V_21 ) ;\r\nF_16 ( & V_22 ) ;\r\nV_23 . V_24 = L_1 ;\r\nV_23 . V_25 = F_1 ;\r\nV_23 . V_2 = V_17 ;\r\nF_17 ( F_18 ( 50 ) , & V_23 ) ;\r\nV_26 . V_24 = L_2 ;\r\nV_26 . V_25 = F_7 ;\r\nF_17 ( F_18 ( 33 ) , & V_26 ) ;\r\nV_27 . V_24 = L_3 ;\r\nV_27 . V_25 = F_9 ;\r\nF_17 ( F_18 ( 34 ) , & V_27 ) ;\r\n}
