// Seed: 2386283001
module module_0 (
    id_1
);
  inout wire id_1;
  wire id_2, id_3, id_4;
endmodule
module module_1 (
    output supply1 id_0,
    input wand id_1,
    output tri id_2,
    output wand id_3,
    input wire id_4,
    input wand id_5,
    input tri id_6
);
  wire id_8;
  module_0(
      id_8
  );
endmodule
module module_2 (
    input logic id_0
);
  assign id_2 = id_0;
  initial begin
    id_2 <= 1;
    #1;
  end
  assign id_2 = 1;
  wire id_3;
  module_0(
      id_3
  );
endmodule
