
---------- Begin Simulation Statistics ----------
final_tick                                59569483500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 353764                       # Simulator instruction rate (inst/s)
host_mem_usage                                 698900                       # Number of bytes of host memory used
host_op_rate                                   357664                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   282.68                       # Real time elapsed on the host
host_tick_rate                              210734549                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     101102797                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.059569                       # Number of seconds simulated
sim_ticks                                 59569483500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             84.215561                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 4084021                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              4849485                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                 18                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            352093                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           5095810                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             102876                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          676238                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           573362                       # Number of indirect misses.
system.cpu.branchPred.lookups                 6502501                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  311980                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        37619                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     101102797                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.191390                       # CPI: cycles per instruction
system.cpu.discardedOps                        975708                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           48883910                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          40578465                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions          6265675                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         3151264                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.839356                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        119138967                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                55115900     54.51%     54.51% # Class of committed instruction
system.cpu.op_class_0::IntMult                 167845      0.17%     54.68% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                    380      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                    470      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                    382      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                    53      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd            267609      0.26%     54.95% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     54.95% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp            259630      0.26%     55.20% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt            161456      0.16%     55.36% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv             54308      0.05%     55.42% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc           483618      0.48%     55.90% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult            33524      0.03%     55.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc         11115      0.01%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::MemRead               38167482     37.75%     93.69% # Class of committed instruction
system.cpu.op_class_0::MemWrite               6379025      6.31%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                101102797                       # Class of committed instruction
system.cpu.tickCycles                       115987703                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    32                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests           42                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          5523                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests         1230                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       100250                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            4                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       201516                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              4                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  59569483500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               1815                       # Transaction distribution
system.membus.trans_dist::CleanEvict               42                       # Transaction distribution
system.membus.trans_dist::ReadExReq              3666                       # Transaction distribution
system.membus.trans_dist::ReadExResp             3666                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1815                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        11004                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  11004                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       350784                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  350784                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              5481                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    5481    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                5481                       # Request fanout histogram
system.membus.respLayer1.occupancy           29130000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.reqLayer0.occupancy             6795000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  59569483500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             29689                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        94288                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         3325                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            2681                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            71579                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           71579                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          3833                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        25856                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side        10991                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       291793                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                302784                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       458112                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     12270272                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               12728384                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                              46                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           101314                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.012200                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.109777                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 100078     98.78%     98.78% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1236      1.22%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             101314                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          198371000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         146155494                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           5749500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  59569483500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                 2536                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                93245                       # number of demand (read+write) hits
system.l2.demand_hits::total                    95781                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                2536                       # number of overall hits
system.l2.overall_hits::.cpu.data               93245                       # number of overall hits
system.l2.overall_hits::total                   95781                       # number of overall hits
system.l2.demand_misses::.cpu.inst               1297                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               4190                       # number of demand (read+write) misses
system.l2.demand_misses::total                   5487                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              1297                       # number of overall misses
system.l2.overall_misses::.cpu.data              4190                       # number of overall misses
system.l2.overall_misses::total                  5487                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     99624500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    323399500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        423024000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     99624500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    323399500                       # number of overall miss cycles
system.l2.overall_miss_latency::total       423024000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             3833                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            97435                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               101268                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            3833                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           97435                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              101268                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.338377                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.043003                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.054183                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.338377                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.043003                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.054183                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 76811.488049                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 77183.651551                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 77095.680700                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 76811.488049                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 77183.651551                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 77095.680700                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_hits::.cpu.data               6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   6                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  6                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst          1297                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          4184                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              5481                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         1297                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         4184                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             5481                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     86654500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    281186500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    367841000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     86654500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    281186500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    367841000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.338377                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.042941                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.054124                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.338377                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.042941                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.054124                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 66811.488049                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 67205.186424                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 67112.023353                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 66811.488049                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 67205.186424                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 67112.023353                       # average overall mshr miss latency
system.l2.replacements                             46                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        94288                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            94288                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        94288                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        94288                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         3253                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             3253                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         3253                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         3253                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data             67913                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 67913                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            3666                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                3666                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    281310000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     281310000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         71579                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             71579                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.051216                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.051216                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 76734.860884                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 76734.860884                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data         3666                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           3666                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    244650000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    244650000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.051216                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.051216                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 66734.860884                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 66734.860884                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst           2536                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               2536                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         1297                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1297                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     99624500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     99624500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         3833                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           3833                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.338377                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.338377                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 76811.488049                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 76811.488049                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1297                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1297                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     86654500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     86654500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.338377                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.338377                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 66811.488049                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 66811.488049                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         25332                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             25332                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          524                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             524                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     42089500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     42089500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        25856                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         25856                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.020266                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.020266                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 80323.473282                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 80323.473282                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data          518                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          518                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     36536500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     36536500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.020034                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.020034                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 70533.783784                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 70533.783784                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  59569483500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  5228.899139                       # Cycle average of tags in use
system.l2.tags.total_refs                      200280                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      5482                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     36.534112                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       0.917659                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst      1249.634143                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      3978.347337                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000112                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.152543                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.485638                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.638293                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          5436                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         5436                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.663574                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    806626                       # Number of tag accesses
system.l2.tags.data_accesses                   806626                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  59569483500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          83008                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         267776                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             350784                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        83008                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         83008                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst            1297                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            4184                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                5481                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst           1393465                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           4495188                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total               5888653                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst      1393465                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          1393465                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst          1393465                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          4495188                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total              5888653                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples      1297.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      4184.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000586000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               26252                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        5481                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      5481                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               252                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               294                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               185                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               373                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               418                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               373                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               377                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               400                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               358                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               371                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              409                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              288                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              311                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              339                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              400                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              333                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     40038500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   27405000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               142807250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      7304.96                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                26054.96                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     4137                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 75.48                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  5481                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    5242                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     216                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      22                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         1344                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean           261                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   173.127062                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   282.520809                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          372     27.68%     27.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          623     46.35%     74.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          116      8.63%     82.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           41      3.05%     85.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           23      1.71%     87.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           18      1.34%     88.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           20      1.49%     90.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           11      0.82%     91.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          120      8.93%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1344                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                 350784                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  350784                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                         5.89                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      5.89                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.05                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.05                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   16255778000                       # Total gap between requests
system.mem_ctrls.avgGap                    2965841.63                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        83008                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       267776                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 1393465.162409877172                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 4495187.540110197850                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1297                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         4184                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     33552250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    109255000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     25869.12                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     26112.57                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    75.48                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              4676700                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              2485725                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            20056260                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     4701996000.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       1673863140                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      21465112800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        27868190625                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        467.826628                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  55788681000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   1989000000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   1791802500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              4919460                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              2614755                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            19078080                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     4701996000.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       1576808100                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      21546843360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        27852259755                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        467.559195                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  56002364000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1989000000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   1578119500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON     59569483500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  59569483500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     17312339                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         17312339                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     17312339                       # number of overall hits
system.cpu.icache.overall_hits::total        17312339                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3833                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3833                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3833                       # number of overall misses
system.cpu.icache.overall_misses::total          3833                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    136232500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    136232500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    136232500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    136232500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     17316172                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     17316172                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     17316172                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     17316172                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000221                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000221                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000221                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000221                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 35542.003652                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 35542.003652                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 35542.003652                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 35542.003652                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         3325                       # number of writebacks
system.cpu.icache.writebacks::total              3325                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst         3833                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         3833                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         3833                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         3833                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    132399500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    132399500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    132399500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    132399500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000221                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000221                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000221                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000221                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 34542.003652                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 34542.003652                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 34542.003652                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 34542.003652                       # average overall mshr miss latency
system.cpu.icache.replacements                   3325                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     17312339                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        17312339                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3833                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3833                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    136232500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    136232500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     17316172                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     17316172                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000221                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000221                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 35542.003652                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 35542.003652                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         3833                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         3833                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    132399500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    132399500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000221                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000221                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 34542.003652                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 34542.003652                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  59569483500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           507.503374                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            17316172                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              3833                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           4517.655100                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   507.503374                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.991218                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.991218                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          508                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           12                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           14                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          482                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.992188                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          34636177                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         34636177                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  59569483500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  59569483500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  59569483500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     43806250                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         43806250                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     43814806                       # number of overall hits
system.cpu.dcache.overall_hits::total        43814806                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       103194                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         103194                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       103370                       # number of overall misses
system.cpu.dcache.overall_misses::total        103370                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   1779169000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1779169000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1779169000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1779169000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     43909444                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     43909444                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     43918176                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     43918176                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.002350                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.002350                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.002354                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.002354                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 17241.012074                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 17241.012074                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 17211.657154                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 17211.657154                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          111                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 1                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          111                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        94288                       # number of writebacks
system.cpu.dcache.writebacks::total             94288                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         5917                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         5917                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         5917                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         5917                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        97277                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        97277                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        97434                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        97434                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   1447006000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1447006000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   1455785500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1455785500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002215                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002215                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002219                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002219                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 14875.109224                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 14875.109224                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 14941.247409                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 14941.247409                       # average overall mshr miss latency
system.cpu.dcache.replacements                  96923                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     37561913                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        37561913                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        26690                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         26690                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    381874500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    381874500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     37588603                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     37588603                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000710                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000710                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 14307.774447                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 14307.774447                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          992                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          992                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        25698                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        25698                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    339685500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    339685500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000684                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000684                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 13218.363297                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 13218.363297                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      6244337                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        6244337                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        76504                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        76504                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   1397294500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1397294500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      6320841                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      6320841                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.012103                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.012103                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 18264.332584                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 18264.332584                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         4925                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         4925                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        71579                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        71579                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1107320500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1107320500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.011324                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.011324                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 15469.907375                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 15469.907375                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         8556                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          8556                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data          176                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total          176                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8732                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8732                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.020156                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.020156                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data          157                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total          157                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      8779500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      8779500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.017980                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.017980                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 55920.382166                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 55920.382166                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data          165                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          165                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data        86000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        86000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data          166                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          166                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.006024                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.006024                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        86000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        86000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        85000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        85000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.006024                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.006024                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        85000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        85000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data          166                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total          166                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data          166                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total          166                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  59569483500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           509.460801                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            43912572                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             97435                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            450.685811                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   509.460801                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.995041                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.995041                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           19                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          139                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          319                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           19                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           16                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          87934451                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         87934451                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  59569483500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  59569483500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
