<?xml version='1.0' encoding='utf-8' ?>
<!DOCTYPE document SYSTEM "file:///C:/Xilinx/xbr/data/xmlReportxbr.dtd">
<document><ascFile>CPLD.rpt</ascFile><devFile>C:/Xilinx/xbr/data/xc2c256.chp</devFile><mfdFile>CPLD.mfd</mfdFile><htmlFile logo="coolrunnerII_logo.jpg" pin_legend="pinlegend.htm" logic_legend="logiclegend.htm"/><header pkg="VQ100" date=" 3-14-2015" time="  4:56PM" speed="-6" design="CPLD" device="XC2C256" status="1" eqnType="1" version="1.0" statusStr="Successful" swVersion="I.31"/><inputs id="FPGA_D0_SPECSIG"/><inputs id="FPGA_D1_SPECSIG"/><inputs id="FPGA_D2_SPECSIG"/><inputs id="FPGA_D3_SPECSIG"/><inputs id="FPGA_D4_SPECSIG"/><inputs id="FPGA_D5_SPECSIG"/><inputs id="FPGA_D6_SPECSIG"/><inputs id="FPGA_D7_SPECSIG"/><pin id="FB1_MC3_PIN99" use="O" iostd="LVCMOS18" pinnum="99" signal="LEDs1_SPECSIG"/><pin id="FB1_MC6_PIN97" use="O" iostd="LVCMOS18" pinnum="97" signal="FPGA_cclk" iostyle="KPR"/><pin id="FB1_MC12_PIN96" use="O" iostd="LVCMOS18" pinnum="96" signal="LEDs2_SPECSIG"/><pin id="FB1_MC13_PIN95" use="O" iostd="LVCMOS18" pinnum="95" signal="LEDs3_SPECSIG"/><pin id="FB1_MC14_PIN94" use="O" iostd="LVCMOS18" pinnum="94" signal="LEDs4_SPECSIG"/><pin id="FB2_MC1_PIN1" use="O" iostd="LVCMOS18" pinnum="1" signal="LEDs5_SPECSIG"/><pin id="FB2_MC3_PIN2" use="O" iostd="LVCMOS18" pinnum="2" signal="LEDs6_SPECSIG"/><pin id="FB2_MC5_PIN3" use="O" iostd="LVCMOS18" pinnum="3" signal="LEDs7_SPECSIG"/><pin id="FB2_MC12_PIN4" use="O" iostd="LVCMOS18" pinnum="4" signal="LEDs8_SPECSIG"/><pin id="FB2_MC14_PIN6" pinnum="6"/><pin id="FB2_MC15_PIN7" pinnum="7"/><pin id="FB3_MC5_PIN93" pinnum="93"/><pin id="FB3_MC12_PIN92" pinnum="92"/><pin id="FB3_MC14_PIN91" pinnum="91"/><pin id="FB3_MC16_PIN90" pinnum="90"/><pin id="FB4_MC1_PIN8" pinnum="8"/><pin id="FB4_MC2_PIN9" pinnum="9"/><pin id="FB4_MC3_PIN10" pinnum="10"/><pin id="FB4_MC5_PIN11" pinnum="11"/><pin id="FB4_MC6_PIN12" pinnum="12"/><pin id="FB4_MC13_PIN13" pinnum="13"/><pin id="FB5_MC4_PIN23" pinnum="23"/><pin id="FB5_MC6_PIN22" pinnum="22"/><pin id="FB6_MC2_PIN24" pinnum="24"/><pin id="FB6_MC4_PIN27" pinnum="27"/><pin id="FB6_MC12_PIN28" pinnum="28"/><pin id="FB6_MC14_PIN29" pinnum="29"/><pin id="FB6_MC16_PIN30" use="O" iostd="LVCMOS18" pinnum="30" signal="Variant0_SPECSIG"/><pin id="FB7_MC5_PIN19" pinnum="19"/><pin id="FB7_MC6_PIN18" pinnum="18"/><pin id="FB7_MC11_PIN17" pinnum="17"/><pin id="FB7_MC12_PIN16" pinnum="16"/><pin id="FB7_MC13_PIN15" pinnum="15"/><pin id="FB7_MC14_PIN14" pinnum="14"/><pin id="FB8_MC6_PIN32" pinnum="32"/><pin id="FB8_MC11_PIN33" use="O" iostd="LVCMOS18" pinnum="33" signal="Variant1_SPECSIG"/><pin id="FB8_MC12_PIN34" use="O" iostd="LVCMOS18" pinnum="34" signal="Variant2_SPECSIG"/><pin id="FB8_MC13_PIN35" use="I" iostd="LVCMOS18" pinnum="35" signal="FPGA_D0_SPECSIG" iostyle="KPR"/><pin id="FB8_MC14_PIN36" use="O" iostd="LVCMOS18" pinnum="36" signal="Mode0_SPECSIG"/><pin id="FB8_MC15_PIN37" pinnum="37"/><pin id="FB9_MC1_PIN78" use="I" iostd="LVCMOS18" pinnum="78" signal="FPGA_D4_SPECSIG" iostyle="KPR"/><pin id="FB9_MC2_PIN79" use="I" iostd="LVCMOS18" pinnum="79" signal="FPGA_D5_SPECSIG" iostyle="KPR"/><pin id="FB9_MC4_PIN80" pinnum="80"/><pin id="FB9_MC6_PIN81" use="I" iostd="LVCMOS18" pinnum="81" signal="FPGA_D6_SPECSIG" iostyle="KPR"/><pin id="FB9_MC12_PIN82" pinnum="82"/><pin id="FB10_MC1_PIN77" use="I" iostd="LVCMOS18" pinnum="77" signal="FPGA_D3_SPECSIG" iostyle="KPR"/><pin id="FB10_MC2_PIN76" pinnum="76"/><pin id="FB10_MC3_PIN74" pinnum="74"/><pin id="FB10_MC4_PIN73" pinnum="73"/><pin id="FB10_MC5_PIN72" pinnum="72"/><pin id="FB10_MC6_PIN71" pinnum="71"/><pin id="FB10_MC12_PIN70" use="O" iostd="LVCMOS18" pinnum="70" signal="mclk_ce"/><pin id="FB11_MC11_PIN85" pinnum="85"/><pin id="FB11_MC12_PIN86" pinnum="86"/><pin id="FB11_MC13_PIN87" pinnum="87"/><pin id="FB11_MC14_PIN89" use="I" iostd="LVCMOS18" pinnum="89" signal="FPGA_D7_SPECSIG" iostyle="KPR"/><pin id="FB12_MC11_PIN68" pinnum="68"/><pin id="FB12_MC13_PIN67" pinnum="67"/><pin id="FB12_MC14_PIN66" pinnum="66"/><pin id="FB12_MC15_PIN65" pinnum="65"/><pin id="FB13_MC2_PIN53" pinnum="53"/><pin id="FB13_MC4_PIN54" pinnum="54"/><pin id="FB13_MC6_PIN55" pinnum="55"/><pin id="FB13_MC13_PIN56" pinnum="56"/><pin id="FB14_MC1_PIN52" pinnum="52"/><pin id="FB14_MC3_PIN50" use="O" iostd="LVCMOS18" pinnum="50" signal="FPGA_MOSI" iostyle="KPR"/><pin id="FB14_MC5_PIN49" pinnum="49"/><pin id="FB14_MC14_PIN46" pinnum="46"/><pin id="FB14_MC15_PIN44" pinnum="44"/><pin id="FB15_MC11_PIN58" pinnum="58"/><pin id="FB15_MC12_PIN59" pinnum="59"/><pin id="FB15_MC13_PIN60" pinnum="60"/><pin id="FB15_MC14_PIN61" pinnum="61"/><pin id="FB15_MC15_PIN63" pinnum="63"/><pin id="FB15_MC16_PIN64" pinnum="64"/><pin id="FB16_MC5_PIN43" pinnum="43"/><pin id="FB16_MC6_PIN42" use="O" iostd="LVCMOS18" pinnum="42" signal="Mode2_SPECSIG"/><pin id="FB16_MC11_PIN41" use="I" iostd="LVCMOS18" pinnum="41" signal="FPGA_D2_SPECSIG" iostyle="KPR"/><pin id="FB16_MC12_PIN40" use="I" iostd="LVCMOS18" pinnum="40" signal="FPGA_D1_SPECSIG" iostyle="KPR"/><pin id="FB16_MC13_PIN39" use="O" iostd="LVCMOS18" pinnum="39" signal="Mode1_SPECSIG"/><pin id="FB_PIN5" use="VCCAUX" pinnum="5"/><pin id="FB_PIN20" use="VCCIO-1.8" pinnum="20"/><pin id="FB_PIN26" use="VCC" pinnum="26"/><pin id="FB_PIN38" use="VCCIO-1.8" pinnum="38"/><pin id="FB_PIN51" use="VCCIO-1.8" pinnum="51"/><pin id="FB_PIN57" use="VCC" pinnum="57"/><pin id="FB_PIN88" use="VCCIO-1.8" pinnum="88"/><pin id="FB_PIN98" use="VCCIO-1.8" pinnum="98"/><fblock id="FB1" pinUse="5"><macrocell id="FB1_MC1"/><macrocell id="FB1_MC2"/><macrocell id="FB1_MC3" pin="FB1_MC3_PIN99" sigUse="1" signal="LEDs1_SPECSIG"><eq_pterm ptindx="FB1_16"/></macrocell><macrocell id="FB1_MC4"/><macrocell id="FB1_MC5"/><macrocell id="FB1_MC6" pin="FB1_MC6_PIN97" sigUse="0" signal="FPGA_cclk"/><macrocell id="FB1_MC7"/><macrocell id="FB1_MC8"/><macrocell id="FB1_MC9"/><macrocell id="FB1_MC10"/><macrocell id="FB1_MC11"/><macrocell id="FB1_MC12" pin="FB1_MC12_PIN96" sigUse="1" signal="LEDs2_SPECSIG"><eq_pterm ptindx="FB1_43"/></macrocell><macrocell id="FB1_MC13" pin="FB1_MC13_PIN95" sigUse="1" signal="LEDs3_SPECSIG"><eq_pterm ptindx="FB1_46"/></macrocell><macrocell id="FB1_MC14" pin="FB1_MC14_PIN94" sigUse="1" signal="LEDs4_SPECSIG"><eq_pterm ptindx="FB1_49"/></macrocell><macrocell id="FB1_MC15"/><macrocell id="FB1_MC16"/><fbinput id="FB1_I1" signal="FPGA_D0_SPECSIG"/><fbinput id="FB1_I2" signal="FPGA_D1_SPECSIG"/><fbinput id="FB1_I3" signal="FPGA_D2_SPECSIG"/><fbinput id="FB1_I4" signal="FPGA_D3_SPECSIG"/><PAL><pterm id="FB1_16"><signal id="FPGA_D0_SPECSIG" negated="ON"/></pterm><pterm id="FB1_43"><signal id="FPGA_D1_SPECSIG" negated="ON"/></pterm><pterm id="FB1_46"><signal id="FPGA_D2_SPECSIG" negated="ON"/></pterm><pterm id="FB1_49"><signal id="FPGA_D3_SPECSIG" negated="ON"/></pterm></PAL><equation id="LEDs1_SPECSIG"><d1><eq_pterm ptindx="FB1_16"/></d1></equation><equation id="FPGA_cclk"><d2><eq_pterm ptindx="GND"/></d2><oe><eq_pterm ptindx="GND"/></oe></equation><equation id="LEDs2_SPECSIG"><d1><eq_pterm ptindx="FB1_43"/></d1></equation><equation id="LEDs3_SPECSIG"><d1><eq_pterm ptindx="FB1_46"/></d1></equation><equation id="LEDs4_SPECSIG"><d1><eq_pterm ptindx="FB1_49"/></d1></equation></fblock><fblock id="FB2" pinUse="4"><macrocell id="FB2_MC1" pin="FB2_MC1_PIN1" sigUse="1" signal="LEDs5_SPECSIG"><eq_pterm ptindx="FB2_10"/></macrocell><macrocell id="FB2_MC2"/><macrocell id="FB2_MC3" pin="FB2_MC3_PIN2" sigUse="1" signal="LEDs6_SPECSIG"><eq_pterm ptindx="FB2_16"/></macrocell><macrocell id="FB2_MC4"/><macrocell id="FB2_MC5" pin="FB2_MC5_PIN3" sigUse="1" signal="LEDs7_SPECSIG"><eq_pterm ptindx="FB2_22"/></macrocell><macrocell id="FB2_MC6"/><macrocell id="FB2_MC7"/><macrocell id="FB2_MC8"/><macrocell id="FB2_MC9"/><macrocell id="FB2_MC10"/><macrocell id="FB2_MC11"/><macrocell id="FB2_MC12" pin="FB2_MC12_PIN4" sigUse="1" signal="LEDs8_SPECSIG"><eq_pterm ptindx="FB2_43"/></macrocell><macrocell id="FB2_MC13"/><macrocell id="FB2_MC14" pin="FB2_MC14_PIN6"/><macrocell id="FB2_MC15" pin="FB2_MC15_PIN7"/><macrocell id="FB2_MC16"/><fbinput id="FB2_I1" signal="FPGA_D4_SPECSIG"/><fbinput id="FB2_I2" signal="FPGA_D5_SPECSIG"/><fbinput id="FB2_I3" signal="FPGA_D6_SPECSIG"/><fbinput id="FB2_I4" signal="FPGA_D7_SPECSIG"/><PAL><pterm id="FB2_10"><signal id="FPGA_D4_SPECSIG" negated="ON"/></pterm><pterm id="FB2_16"><signal id="FPGA_D5_SPECSIG" negated="ON"/></pterm><pterm id="FB2_22"><signal id="FPGA_D6_SPECSIG" negated="ON"/></pterm><pterm id="FB2_43"><signal id="FPGA_D7_SPECSIG" negated="ON"/></pterm></PAL><equation id="LEDs5_SPECSIG"><d1><eq_pterm ptindx="FB2_10"/></d1></equation><equation id="LEDs6_SPECSIG"><d1><eq_pterm ptindx="FB2_16"/></d1></equation><equation id="LEDs7_SPECSIG"><d1><eq_pterm ptindx="FB2_22"/></d1></equation><equation id="LEDs8_SPECSIG"><d1><eq_pterm ptindx="FB2_43"/></d1></equation></fblock><fblock id="FB3" pinUse="0"><macrocell id="FB3_MC1"/><macrocell id="FB3_MC2"/><macrocell id="FB3_MC3"/><macrocell id="FB3_MC4"/><macrocell id="FB3_MC5" pin="FB3_MC5_PIN93"/><macrocell id="FB3_MC6"/><macrocell id="FB3_MC7"/><macrocell id="FB3_MC8"/><macrocell id="FB3_MC9"/><macrocell id="FB3_MC10"/><macrocell id="FB3_MC11"/><macrocell id="FB3_MC12" pin="FB3_MC12_PIN92"/><macrocell id="FB3_MC13"/><macrocell id="FB3_MC14" pin="FB3_MC14_PIN91"/><macrocell id="FB3_MC15"/><macrocell id="FB3_MC16" pin="FB3_MC16_PIN90"/><PAL/></fblock><fblock id="FB4" pinUse="0"><macrocell id="FB4_MC1" pin="FB4_MC1_PIN8"/><macrocell id="FB4_MC2" pin="FB4_MC2_PIN9"/><macrocell id="FB4_MC3" pin="FB4_MC3_PIN10"/><macrocell id="FB4_MC4"/><macrocell id="FB4_MC5" pin="FB4_MC5_PIN11"/><macrocell id="FB4_MC6" pin="FB4_MC6_PIN12"/><macrocell id="FB4_MC7"/><macrocell id="FB4_MC8"/><macrocell id="FB4_MC9"/><macrocell id="FB4_MC10"/><macrocell id="FB4_MC11"/><macrocell id="FB4_MC12"/><macrocell id="FB4_MC13" pin="FB4_MC13_PIN13"/><macrocell id="FB4_MC14"/><macrocell id="FB4_MC15"/><macrocell id="FB4_MC16"/><PAL/></fblock><fblock id="FB5" pinUse="0"><macrocell id="FB5_MC1"/><macrocell id="FB5_MC2"/><macrocell id="FB5_MC3"/><macrocell id="FB5_MC4" pin="FB5_MC4_PIN23"/><macrocell id="FB5_MC5"/><macrocell id="FB5_MC6" pin="FB5_MC6_PIN22"/><macrocell id="FB5_MC7"/><macrocell id="FB5_MC8"/><macrocell id="FB5_MC9"/><macrocell id="FB5_MC10"/><macrocell id="FB5_MC11"/><macrocell id="FB5_MC12"/><macrocell id="FB5_MC13"/><macrocell id="FB5_MC14"/><macrocell id="FB5_MC15"/><macrocell id="FB5_MC16"/><PAL/></fblock><fblock id="FB6" pinUse="1"><macrocell id="FB6_MC1"/><macrocell id="FB6_MC2" pin="FB6_MC2_PIN24"/><macrocell id="FB6_MC3"/><macrocell id="FB6_MC4" pin="FB6_MC4_PIN27"/><macrocell id="FB6_MC5"/><macrocell id="FB6_MC6"/><macrocell id="FB6_MC7"/><macrocell id="FB6_MC8"/><macrocell id="FB6_MC9"/><macrocell id="FB6_MC10"/><macrocell id="FB6_MC11"/><macrocell id="FB6_MC12" pin="FB6_MC12_PIN28"/><macrocell id="FB6_MC13"/><macrocell id="FB6_MC14" pin="FB6_MC14_PIN29"/><macrocell id="FB6_MC15"/><macrocell id="FB6_MC16" pin="FB6_MC16_PIN30" sigUse="0" signal="Variant0_SPECSIG"/><PAL/><equation id="Variant0_SPECSIG" negated="ON" userloc="P30"><d2><eq_pterm ptindx="GND"/></d2></equation></fblock><fblock id="FB7" pinUse="0"><macrocell id="FB7_MC1"/><macrocell id="FB7_MC2"/><macrocell id="FB7_MC3"/><macrocell id="FB7_MC4"/><macrocell id="FB7_MC5" pin="FB7_MC5_PIN19"/><macrocell id="FB7_MC6" pin="FB7_MC6_PIN18"/><macrocell id="FB7_MC7"/><macrocell id="FB7_MC8"/><macrocell id="FB7_MC9"/><macrocell id="FB7_MC10"/><macrocell id="FB7_MC11" pin="FB7_MC11_PIN17"/><macrocell id="FB7_MC12" pin="FB7_MC12_PIN16"/><macrocell id="FB7_MC13" pin="FB7_MC13_PIN15"/><macrocell id="FB7_MC14" pin="FB7_MC14_PIN14"/><macrocell id="FB7_MC15"/><macrocell id="FB7_MC16"/><PAL/></fblock><fblock id="FB8" pinUse="4"><macrocell id="FB8_MC1"/><macrocell id="FB8_MC2"/><macrocell id="FB8_MC3"/><macrocell id="FB8_MC4"/><macrocell id="FB8_MC5"/><macrocell id="FB8_MC6" pin="FB8_MC6_PIN32"/><macrocell id="FB8_MC7"/><macrocell id="FB8_MC8"/><macrocell id="FB8_MC9"/><macrocell id="FB8_MC10"/><macrocell id="FB8_MC11" pin="FB8_MC11_PIN33" sigUse="0" signal="Variant1_SPECSIG"/><macrocell id="FB8_MC12" pin="FB8_MC12_PIN34" sigUse="0" signal="Variant2_SPECSIG"/><macrocell id="FB8_MC13" pin="FB8_MC13_PIN35"/><macrocell id="FB8_MC14" pin="FB8_MC14_PIN36" sigUse="0" signal="Mode0_SPECSIG"/><macrocell id="FB8_MC15" pin="FB8_MC15_PIN37"/><macrocell id="FB8_MC16"/><PAL/><equation id="Variant1_SPECSIG" negated="ON" userloc="P33"><d2><eq_pterm ptindx="GND"/></d2></equation><equation id="Variant2_SPECSIG" negated="ON" userloc="P34"><d2><eq_pterm ptindx="GND"/></d2></equation><equation id="Mode0_SPECSIG" negated="ON" userloc="P36"><d2><eq_pterm ptindx="GND"/></d2></equation></fblock><fblock id="FB9" pinUse="3"><macrocell id="FB9_MC1" pin="FB9_MC1_PIN78"/><macrocell id="FB9_MC2" pin="FB9_MC2_PIN79"/><macrocell id="FB9_MC3"/><macrocell id="FB9_MC4" pin="FB9_MC4_PIN80"/><macrocell id="FB9_MC5"/><macrocell id="FB9_MC6" pin="FB9_MC6_PIN81"/><macrocell id="FB9_MC7"/><macrocell id="FB9_MC8"/><macrocell id="FB9_MC9"/><macrocell id="FB9_MC10"/><macrocell id="FB9_MC11"/><macrocell id="FB9_MC12" pin="FB9_MC12_PIN82"/><macrocell id="FB9_MC13"/><macrocell id="FB9_MC14"/><macrocell id="FB9_MC15"/><macrocell id="FB9_MC16"/><PAL/></fblock><fblock id="FB10" pinUse="2"><macrocell id="FB10_MC1" pin="FB10_MC1_PIN77"/><macrocell id="FB10_MC2" pin="FB10_MC2_PIN76"/><macrocell id="FB10_MC3" pin="FB10_MC3_PIN74"/><macrocell id="FB10_MC4" pin="FB10_MC4_PIN73"/><macrocell id="FB10_MC5" pin="FB10_MC5_PIN72"/><macrocell id="FB10_MC6" pin="FB10_MC6_PIN71"/><macrocell id="FB10_MC7"/><macrocell id="FB10_MC8"/><macrocell id="FB10_MC9"/><macrocell id="FB10_MC10"/><macrocell id="FB10_MC11"/><macrocell id="FB10_MC12" pin="FB10_MC12_PIN70" sigUse="0" signal="mclk_ce"/><macrocell id="FB10_MC13"/><macrocell id="FB10_MC14"/><macrocell id="FB10_MC15"/><macrocell id="FB10_MC16"/><PAL/><equation id="mclk_ce" negated="ON" userloc="P70"><d2><eq_pterm ptindx="GND"/></d2></equation></fblock><fblock id="FB11" pinUse="1"><macrocell id="FB11_MC1"/><macrocell id="FB11_MC2"/><macrocell id="FB11_MC3"/><macrocell id="FB11_MC4"/><macrocell id="FB11_MC5"/><macrocell id="FB11_MC6"/><macrocell id="FB11_MC7"/><macrocell id="FB11_MC8"/><macrocell id="FB11_MC9"/><macrocell id="FB11_MC10"/><macrocell id="FB11_MC11" pin="FB11_MC11_PIN85"/><macrocell id="FB11_MC12" pin="FB11_MC12_PIN86"/><macrocell id="FB11_MC13" pin="FB11_MC13_PIN87"/><macrocell id="FB11_MC14" pin="FB11_MC14_PIN89"/><macrocell id="FB11_MC15"/><macrocell id="FB11_MC16"/><PAL/></fblock><fblock id="FB12" pinUse="0"><macrocell id="FB12_MC1"/><macrocell id="FB12_MC2"/><macrocell id="FB12_MC3"/><macrocell id="FB12_MC4"/><macrocell id="FB12_MC5"/><macrocell id="FB12_MC6"/><macrocell id="FB12_MC7"/><macrocell id="FB12_MC8"/><macrocell id="FB12_MC9"/><macrocell id="FB12_MC10"/><macrocell id="FB12_MC11" pin="FB12_MC11_PIN68"/><macrocell id="FB12_MC12"/><macrocell id="FB12_MC13" pin="FB12_MC13_PIN67"/><macrocell id="FB12_MC14" pin="FB12_MC14_PIN66"/><macrocell id="FB12_MC15" pin="FB12_MC15_PIN65"/><macrocell id="FB12_MC16"/><PAL/></fblock><fblock id="FB13" pinUse="0"><macrocell id="FB13_MC1"/><macrocell id="FB13_MC2" pin="FB13_MC2_PIN53"/><macrocell id="FB13_MC3"/><macrocell id="FB13_MC4" pin="FB13_MC4_PIN54"/><macrocell id="FB13_MC5"/><macrocell id="FB13_MC6" pin="FB13_MC6_PIN55"/><macrocell id="FB13_MC7"/><macrocell id="FB13_MC8"/><macrocell id="FB13_MC9"/><macrocell id="FB13_MC10"/><macrocell id="FB13_MC11"/><macrocell id="FB13_MC12"/><macrocell id="FB13_MC13" pin="FB13_MC13_PIN56"/><macrocell id="FB13_MC14"/><macrocell id="FB13_MC15"/><macrocell id="FB13_MC16"/><PAL/></fblock><fblock id="FB14" pinUse="1"><macrocell id="FB14_MC1" pin="FB14_MC1_PIN52"/><macrocell id="FB14_MC2"/><macrocell id="FB14_MC3" pin="FB14_MC3_PIN50" sigUse="0" signal="FPGA_MOSI"/><macrocell id="FB14_MC4"/><macrocell id="FB14_MC5" pin="FB14_MC5_PIN49"/><macrocell id="FB14_MC6"/><macrocell id="FB14_MC7"/><macrocell id="FB14_MC8"/><macrocell id="FB14_MC9"/><macrocell id="FB14_MC10"/><macrocell id="FB14_MC11"/><macrocell id="FB14_MC12"/><macrocell id="FB14_MC13"/><macrocell id="FB14_MC14" pin="FB14_MC14_PIN46"/><macrocell id="FB14_MC15" pin="FB14_MC15_PIN44"/><macrocell id="FB14_MC16"/><PAL/><equation id="FPGA_MOSI" userloc="P50"><d2><eq_pterm ptindx="GND"/></d2><oe><eq_pterm ptindx="GND"/></oe></equation></fblock><fblock id="FB15" pinUse="0"><macrocell id="FB15_MC1"/><macrocell id="FB15_MC2"/><macrocell id="FB15_MC3"/><macrocell id="FB15_MC4"/><macrocell id="FB15_MC5"/><macrocell id="FB15_MC6"/><macrocell id="FB15_MC7"/><macrocell id="FB15_MC8"/><macrocell id="FB15_MC9"/><macrocell id="FB15_MC10"/><macrocell id="FB15_MC11" pin="FB15_MC11_PIN58"/><macrocell id="FB15_MC12" pin="FB15_MC12_PIN59"/><macrocell id="FB15_MC13" pin="FB15_MC13_PIN60"/><macrocell id="FB15_MC14" pin="FB15_MC14_PIN61"/><macrocell id="FB15_MC15" pin="FB15_MC15_PIN63"/><macrocell id="FB15_MC16" pin="FB15_MC16_PIN64"/><PAL/></fblock><fblock id="FB16" pinUse="4"><macrocell id="FB16_MC1"/><macrocell id="FB16_MC2"/><macrocell id="FB16_MC3"/><macrocell id="FB16_MC4"/><macrocell id="FB16_MC5" pin="FB16_MC5_PIN43"/><macrocell id="FB16_MC6" pin="FB16_MC6_PIN42" sigUse="0" signal="Mode2_SPECSIG"/><macrocell id="FB16_MC7"/><macrocell id="FB16_MC8"/><macrocell id="FB16_MC9"/><macrocell id="FB16_MC10"/><macrocell id="FB16_MC11" pin="FB16_MC11_PIN41"/><macrocell id="FB16_MC12" pin="FB16_MC12_PIN40"/><macrocell id="FB16_MC13" pin="FB16_MC13_PIN39" sigUse="0" signal="Mode1_SPECSIG"/><macrocell id="FB16_MC14"/><macrocell id="FB16_MC15"/><macrocell id="FB16_MC16"/><PAL/><equation id="Mode2_SPECSIG" userloc="P42"><d2><eq_pterm ptindx="GND"/></d2></equation><equation id="Mode1_SPECSIG" userloc="P39"><d2><eq_pterm ptindx="GND"/></d2></equation></fblock><vcc/><gnd/><messages><warning>Cpld:1007 - Removing unused input(s) 'FPGA_CSO_B'.  The input(s) are   unused after optimization. Please verify functionality via simulation.</warning><warning>Cpld:1007 - Removing unused input(s) 'FPGA_INITB'.  The input(s) are   unused after optimization. Please verify functionality via simulation.</warning><warning>Cpld:1007 - Removing unused input(s) 'FPGA_prog_B'.  The input(s) are   unused after optimization. Please verify functionality via simulation.</warning><warning>Cpld:1007 - Removing unused input(s) 'mclk'.  The input(s) are unused   after optimization. Please verify functionality via simulation.</warning><warning>Cpld:829 - Signal 'FPGA_cclk_MC.TRST' has been minimized to 'GND'.</warning><warning>Cpld:829 - Signal 'FPGA_MOSI_MC.TRST' has been minimized to 'GND'.</warning></messages><compOpts loc="ON" part="xc2c256-6-VQ100" prld="LOW" slew="FAST" inreg="ON" iostd="LVCMOS18" mlopt="ON" gsropt="ON" gtsopt="ON" inputs="32" keepio="OFF" pterms="28" unused="KEEPER" exhaust="OFF" gclkopt="ON" wysiwyg="OFF" blkfanin="38" datagate="ON" ignoredg="OFF" ignorets="OFF" optimize="DENSITY" terminate="KEEPER"/><specSig value="FPGA_D&lt;0&gt;" signal="FPGA_D0_SPECSIG"/><specSig value="FPGA_D&lt;1&gt;" signal="FPGA_D1_SPECSIG"/><specSig value="FPGA_D&lt;2&gt;" signal="FPGA_D2_SPECSIG"/><specSig value="FPGA_D&lt;3&gt;" signal="FPGA_D3_SPECSIG"/><specSig value="FPGA_D&lt;4&gt;" signal="FPGA_D4_SPECSIG"/><specSig value="FPGA_D&lt;5&gt;" signal="FPGA_D5_SPECSIG"/><specSig value="FPGA_D&lt;6&gt;" signal="FPGA_D6_SPECSIG"/><specSig value="FPGA_D&lt;7&gt;" signal="FPGA_D7_SPECSIG"/><specSig value="LEDs&lt;1&gt;" signal="LEDs1_SPECSIG"/><specSig value="LEDs&lt;2&gt;" signal="LEDs2_SPECSIG"/><specSig value="LEDs&lt;3&gt;" signal="LEDs3_SPECSIG"/><specSig value="LEDs&lt;4&gt;" signal="LEDs4_SPECSIG"/><specSig value="LEDs&lt;5&gt;" signal="LEDs5_SPECSIG"/><specSig value="LEDs&lt;6&gt;" signal="LEDs6_SPECSIG"/><specSig value="LEDs&lt;7&gt;" signal="LEDs7_SPECSIG"/><specSig value="LEDs&lt;8&gt;" signal="LEDs8_SPECSIG"/><specSig value="Variant&lt;0&gt;" signal="Variant0_SPECSIG"/><specSig value="Variant&lt;1&gt;" signal="Variant1_SPECSIG"/><specSig value="Variant&lt;2&gt;" signal="Variant2_SPECSIG"/><specSig value="Mode&lt;0&gt;" signal="Mode0_SPECSIG"/><specSig value="Mode&lt;2&gt;" signal="Mode2_SPECSIG"/><specSig value="Mode&lt;1&gt;" signal="Mode1_SPECSIG"/></document>
