INFO: [VRFC 10-163] Analyzing VHDL file "/home/mshrimp/gitclones/EEE3163/Verilog/EEE3163/EEE3163.srcs/sources_1/imports/src/Option_mode.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Option_mode'
WARNING: [VRFC 10-3093] actual for formal port 's_axis_config_tvalid' is neither a static name nor a globally static expression [/home/mshrimp/gitclones/EEE3163/Verilog/EEE3163/EEE3163.srcs/sources_1/imports/src/Option_mode.vhd:79]
WARNING: [VRFC 10-3093] actual for formal port 's_axis_data_tdata' is neither a static name nor a globally static expression [/home/mshrimp/gitclones/EEE3163/Verilog/EEE3163/EEE3163.srcs/sources_1/imports/src/Option_mode.vhd:81]
INFO: [VRFC 10-163] Analyzing VHDL file "/home/mshrimp/gitclones/EEE3163/Verilog/EEE3163/EEE3163.srcs/sources_1/new/signal_controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'signal_controller'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/mshrimp/gitclones/EEE3163/Verilog/EEE3163/EEE3163.srcs/sources_1/imports/src/pcfg_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'PCFG_TOP'
WARNING: [VRFC 10-3093] actual for formal port 'm_cs_b' is neither a static name nor a globally static expression [/home/mshrimp/gitclones/EEE3163/Verilog/EEE3163/EEE3163.srcs/sources_1/imports/src/pcfg_top.vhd:206]
WARNING: [VRFC 10-3093] actual for formal port 'm_wr_b' is neither a static name nor a globally static expression [/home/mshrimp/gitclones/EEE3163/Verilog/EEE3163/EEE3163.srcs/sources_1/imports/src/pcfg_top.vhd:207]
WARNING: [VRFC 10-3093] actual for formal port 'input' is neither a static name nor a globally static expression [/home/mshrimp/gitclones/EEE3163/Verilog/EEE3163/EEE3163.srcs/sources_1/imports/src/pcfg_top.vhd:224]
WARNING: [VRFC 10-3093] actual for formal port 'reset' is neither a static name nor a globally static expression [/home/mshrimp/gitclones/EEE3163/Verilog/EEE3163/EEE3163.srcs/sources_1/imports/src/pcfg_top.vhd:301]
WARNING: [VRFC 10-3093] actual for formal port 'm_reset' is neither a static name nor a globally static expression [/home/mshrimp/gitclones/EEE3163/Verilog/EEE3163/EEE3163.srcs/sources_1/imports/src/pcfg_top.vhd:433]
WARNING: [VRFC 10-3093] actual for formal port 'm_xin_valid' is neither a static name nor a globally static expression [/home/mshrimp/gitclones/EEE3163/Verilog/EEE3163/EEE3163.srcs/sources_1/imports/src/pcfg_top.vhd:437]
