tarted
grid
device CLKDLYMUX_TEST
{
    // grid_property_def_start
    // grid_property_def_end

    parameter
    (

    );
    port
    (
// configuration_body_def_on
// configuration_body_def_end

        input CLK_IN_T = 1'b1,
        input CLK_IN_DLY_T = 1'b1,
        input SIG_FR_SRB = 1'b1,
        output CLK_TEST
    );
};
//grid device end

//grid device structure netlist started
structure netlist of CLKDLYMUX_TEST
{

};
//grid device structure netlist end

timing clkdelay_test_tnl of CLKDLYMUX_TEST
{
    operator V_MUX2 V_MUX2
        port map
        (
            I0    => CLK_IN_T,
            I1    => CLK_IN_DLY_T,
            SEL   => SIG_FR_SRB,
            Z     => CLK_TEST 
        );
};
