// Seed: 3639169818
module module_0;
  supply1 id_1;
  assign id_1 = 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  module_0 modCall_1 ();
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  logic id_5;
endmodule
module module_2 (
    id_1,
    id_2
);
  inout wire id_2;
  output wire id_1;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  assign id_1 = -1'b0;
  parameter id_3 = 1'd0;
  bit id_4;
  initial begin : LABEL_0
    id_4 <= -1;
  end
  assign id_4 = -1;
endmodule
