Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Tue Jun 20 17:16:05 2017
| Host         : LaptopDiewo running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Slave_Endpoint_top_control_sets_placed.rpt
| Design       : Slave_Endpoint_top
| Device       : xc7a100t
-----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    27 |
| Unused register locations in slices containing registers |    51 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              38 |           16 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             101 |           30 |
| Yes          | No                    | No                     |              70 |           17 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             108 |           26 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------------+---------------------------------------------------+-----------------------------------------------+------------------+----------------+
|     Clock Signal     |                   Enable Signal                   |                Set/Reset Signal               | Slice Load Count | Bel Load Count |
+----------------------+---------------------------------------------------+-----------------------------------------------+------------------+----------------+
|  CLK100MHZ_IBUF_BUFG | UART_RX_CTRL_inst/FSM_sequential_state[3]_i_1_n_0 | rst_IBUF                                      |                2 |              4 |
|  clk_BUFG            |                                                   | ALU_DISPLAY/displaycito/anodos_tmp[7]_i_1_n_0 |                1 |              4 |
|  clk_BUFG            | ALU_DISPLAY/doublecito/shift[11]_i_1_n_0          |                                               |                1 |              4 |
|  clk_BUFG            | ALU_DISPLAY/doublecito/shift[15]_i_1_n_0          |                                               |                1 |              4 |
|  clk_BUFG            | ALU_DISPLAY/doublecito/shift[19]_i_1_n_0          |                                               |                1 |              4 |
|  clk_BUFG            | ALU_DISPLAY/doublecito/shift[23]_i_1_n_0          |                                               |                1 |              4 |
|  clk_BUFG            | ALU_DISPLAY/doublecito/shift[27]_i_1_n_0          |                                               |                1 |              4 |
|  clk_BUFG            | ALU_DISPLAY/doublecito/shift[31]_i_1_n_0          |                                               |                1 |              4 |
|  clk_BUFG            | ALU_DISPLAY/doublecito/shift[3]_i_1_n_0           |                                               |                1 |              4 |
|  clk_BUFG            | ALU_DISPLAY/doublecito/shift[7]_i_1_n_0           |                                               |                1 |              4 |
|  clk_BUFG            | ALU_DISPLAY/doublecito/counter[5]_i_1_n_0         |                                               |                2 |              6 |
|  clk_BUFG            |                                                   |                                               |                3 |              7 |
|  CLK100MHZ_IBUF_BUFG | uart_basic_inst/uart_rx_blk/rx_data[7]_i_1_n_0    | rst_IBUF                                      |                2 |              8 |
|  CLK100MHZ_IBUF_BUFG | UART_RX_CTRL_inst/primer_next                     | rst_IBUF                                      |                1 |              8 |
|  CLK100MHZ_IBUF_BUFG | TX_CTRL_inst/tx_data16                            | TX_CTRL_inst/tx_data16[14]_i_1_n_0            |                2 |              8 |
|  CLK100MHZ_IBUF_BUFG | TX_CTRL_inst/tx_data16                            | TX_CTRL_inst/tx_data16[15]_i_1_n_0            |                2 |              8 |
|  CLK100MHZ_IBUF_BUFG | TX_CTRL_inst/E[0]                                 | rst_IBUF                                      |                4 |              8 |
|  CLK100MHZ_IBUF_BUFG |                                                   | rst_IBUF                                      |                8 |             15 |
|  CLK100MHZ_IBUF_BUFG | ALU_DISPLAY/out[0]                                | rst_IBUF                                      |                2 |             16 |
|  CLK100MHZ_IBUF_BUFG | ALU_DISPLAY/out[1]                                | rst_IBUF                                      |                5 |             16 |
|  CLK100MHZ_IBUF_BUFG | UART_RX_CTRL_inst/tx_operador2[15]_i_1_n_0        | rst_IBUF                                      |                2 |             16 |
|  CLK100MHZ_IBUF_BUFG | UART_RX_CTRL_inst/tx_operador1_next               | rst_IBUF                                      |                4 |             16 |
|  CLK100MHZ_IBUF_BUFG |                                                   | uart_basic_inst/uart_tx_blk/SR[0]             |                5 |             19 |
|  CLK100MHZ_IBUF_BUFG |                                                   |                                               |               13 |             31 |
|  CLK100MHZ_IBUF_BUFG |                                                   | ALU_DISPLAY/clockcito/clk_out                 |                8 |             31 |
|  CLK100MHZ_IBUF_BUFG |                                                   | TX_CTRL_inst/hold_state_timer[0]_i_1_n_0      |                8 |             32 |
|  clk_BUFG            | ALU_DISPLAY/doublecito/bcd0                       |                                               |                7 |             32 |
+----------------------+---------------------------------------------------+-----------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 4      |                    10 |
| 6      |                     1 |
| 7      |                     1 |
| 8      |                     5 |
| 15     |                     1 |
| 16+    |                     9 |
+--------+-----------------------+


