
==========================================================================
cts final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
cts final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
cts final report_worst_slack
--------------------------------------------------------------------------
worst slack 4.78

==========================================================================
cts final report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
   0.55 source latency a_rd_ptr[1]$_DFFE_PN0P_/CLK ^
  -0.62 target latency b_to_a_mem[1][6]$_DFFE_PP_/CLK ^
   0.00 CRPR
--------------
  -0.06 setup skew


==========================================================================
cts final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: a_wr_ptr[0]$_DFFE_PN0P_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold2/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.07    0.30    1.03    1.23 ^ hold2/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net56 (net)
                  0.30    0.00    1.23 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__buf_20)
    36    0.89    0.34    0.30    1.53 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_20)
                                         net1 (net)
                  0.34    0.00    1.53 ^ a_wr_ptr[0]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  1.53   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.31    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     2    0.31    0.14    0.16    0.16 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.14    0.00    0.16 ^ clkbuf_1_1_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     4    0.38    0.16    0.20    0.36 ^ clkbuf_1_1_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_1_1_0_clk (net)
                  0.16    0.00    0.36 ^ clkbuf_leaf_7_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    14    0.64    0.25    0.26    0.62 ^ clkbuf_leaf_7_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_leaf_7_clk (net)
                  0.25    0.00    0.62 ^ a_wr_ptr[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.00    0.62   clock reconvergence pessimism
                          0.30    0.92   library removal time
                                  0.92   data required time
-----------------------------------------------------------------------------
                                  0.92   data required time
                                 -1.53   data arrival time
-----------------------------------------------------------------------------
                                  0.61   slack (MET)


Startpoint: a_wr_en (input port clocked by core_clock)
Endpoint: a_wr_ptr[1]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.05    0.00    0.00    0.20 ^ a_wr_en (in)
                                         a_wr_en (net)
                  0.00    0.00    0.20 ^ input10/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
     6    0.43    0.21    0.21    0.41 ^ input10/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
                                         net11 (net)
                  0.21    0.00    0.41 ^ _0942_/B (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
     2    0.03    0.13    0.10    0.51 v _0942_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
                                         _0570_ (net)
                  0.13    0.00    0.51 v _0944_/S (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.01    0.07    0.19    0.70 v _0944_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _0148_ (net)
                  0.07    0.00    0.70 v a_wr_ptr[1]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  0.70   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.31    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     2    0.31    0.14    0.16    0.16 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.14    0.00    0.16 ^ clkbuf_1_1_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     4    0.38    0.16    0.20    0.36 ^ clkbuf_1_1_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_1_1_0_clk (net)
                  0.16    0.00    0.36 ^ clkbuf_leaf_7_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    14    0.64    0.25    0.26    0.62 ^ clkbuf_leaf_7_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_leaf_7_clk (net)
                  0.25    0.00    0.62 ^ a_wr_ptr[1]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.00    0.62   clock reconvergence pessimism
                          0.08    0.69   library hold time
                                  0.69   data required time
-----------------------------------------------------------------------------
                                  0.69   data required time
                                 -0.70   data arrival time
-----------------------------------------------------------------------------
                                  0.00   slack (MET)



==========================================================================
cts final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: a_rd_ptr[1]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold2/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.07    0.30    1.03    1.23 ^ hold2/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net56 (net)
                  0.30    0.00    1.23 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__buf_20)
    36    0.89    0.34    0.30    1.53 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_20)
                                         net1 (net)
                  0.34    0.00    1.53 ^ a_rd_ptr[1]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                                  1.53   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.31    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     2    0.31    0.14    0.16   10.16 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.14    0.00   10.16 ^ clkbuf_1_0_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     4    0.38    0.16    0.20   10.36 ^ clkbuf_1_0_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_1_0_0_clk (net)
                  0.16    0.00   10.36 ^ clkbuf_leaf_2_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    46    0.34    0.15    0.20   10.55 ^ clkbuf_leaf_2_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_leaf_2_clk (net)
                  0.15    0.00   10.55 ^ a_rd_ptr[1]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                          0.00   10.55   clock reconvergence pessimism
                          0.07   10.62   library recovery time
                                 10.62   data required time
-----------------------------------------------------------------------------
                                 10.62   data required time
                                 -1.53   data arrival time
-----------------------------------------------------------------------------
                                  9.09   slack (MET)


Startpoint: a_wr_ptr[0]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: b_empty (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.31    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     2    0.31    0.14    0.16    0.16 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.14    0.00    0.16 ^ clkbuf_1_1_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     4    0.38    0.16    0.20    0.36 ^ clkbuf_1_1_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_1_1_0_clk (net)
                  0.16    0.00    0.36 ^ clkbuf_leaf_7_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    14    0.64    0.25    0.26    0.62 ^ clkbuf_leaf_7_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_leaf_7_clk (net)
                  0.25    0.00    0.62 ^ a_wr_ptr[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     5    0.05    0.15    0.47    1.09 v a_wr_ptr[0]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         a_wr_ptr[0] (net)
                  0.15    0.00    1.09 v _0670_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     3    0.04    0.18    0.14    1.23 ^ _0670_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _0000_ (net)
                  0.18    0.00    1.23 ^ _1240_/A (gf180mcu_fd_sc_mcu9t5v0__addh_4)
     1    0.01    0.07    0.17    1.40 ^ _1240_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_4)
                                         _0618_ (net)
                  0.07    0.00    1.40 ^ _0637_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     2    0.04    0.17    0.13    1.53 v _0637_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _0582_ (net)
                  0.17    0.00    1.53 v _1223_/CI (gf180mcu_fd_sc_mcu9t5v0__addf_4)
     6    0.42    0.80    1.21    2.74 ^ _1223_/S (gf180mcu_fd_sc_mcu9t5v0__addf_4)
                                         net35 (net)
                  0.80    0.00    2.74 ^ _0648_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     2    0.01    0.20    0.12    2.87 v _0648_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _0431_ (net)
                  0.20    0.00    2.87 v _0651_/A3 (gf180mcu_fd_sc_mcu9t5v0__and4_2)
     1    0.01    0.08    0.24    3.11 v _0651_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_2)
                                         _0434_ (net)
                  0.08    0.00    3.11 v _0652_/I1 (gf180mcu_fd_sc_mcu9t5v0__mux2_4)
     5    0.15    0.25    0.42    3.53 v _0652_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_4)
                                         _0435_ (net)
                  0.25    0.00    3.53 v _0653_/I (gf180mcu_fd_sc_mcu9t5v0__buf_8)
    10    0.27    0.17    0.26    3.79 v _0653_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_8)
                                         _0436_ (net)
                  0.17    0.00    3.79 v _0663_/A2 (gf180mcu_fd_sc_mcu9t5v0__and2_4)
     1    0.37    0.40    0.42    4.20 v _0663_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_4)
                                         net41 (net)
                  0.40    0.00    4.20 v output40/I (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
     1    0.00    0.15    0.82    5.02 v output40/Z (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
                                         b_empty (net)
                  0.15    0.00    5.02 v b_empty (out)
                                  5.02   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (propagated)
                          0.00   10.00   clock reconvergence pessimism
                         -0.20    9.80   output external delay
                                  9.80   data required time
-----------------------------------------------------------------------------
                                  9.80   data required time
                                 -5.02   data arrival time
-----------------------------------------------------------------------------
                                  4.78   slack (MET)



==========================================================================
cts final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: a_rd_ptr[1]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold2/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.07    0.30    1.03    1.23 ^ hold2/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net56 (net)
                  0.30    0.00    1.23 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__buf_20)
    36    0.89    0.34    0.30    1.53 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_20)
                                         net1 (net)
                  0.34    0.00    1.53 ^ a_rd_ptr[1]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                                  1.53   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.31    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     2    0.31    0.14    0.16   10.16 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.14    0.00   10.16 ^ clkbuf_1_0_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     4    0.38    0.16    0.20   10.36 ^ clkbuf_1_0_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_1_0_0_clk (net)
                  0.16    0.00   10.36 ^ clkbuf_leaf_2_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    46    0.34    0.15    0.20   10.55 ^ clkbuf_leaf_2_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_leaf_2_clk (net)
                  0.15    0.00   10.55 ^ a_rd_ptr[1]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                          0.00   10.55   clock reconvergence pessimism
                          0.07   10.62   library recovery time
                                 10.62   data required time
-----------------------------------------------------------------------------
                                 10.62   data required time
                                 -1.53   data arrival time
-----------------------------------------------------------------------------
                                  9.09   slack (MET)


Startpoint: a_wr_ptr[0]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: b_empty (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.31    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     2    0.31    0.14    0.16    0.16 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.14    0.00    0.16 ^ clkbuf_1_1_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     4    0.38    0.16    0.20    0.36 ^ clkbuf_1_1_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_1_1_0_clk (net)
                  0.16    0.00    0.36 ^ clkbuf_leaf_7_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    14    0.64    0.25    0.26    0.62 ^ clkbuf_leaf_7_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_leaf_7_clk (net)
                  0.25    0.00    0.62 ^ a_wr_ptr[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     5    0.05    0.15    0.47    1.09 v a_wr_ptr[0]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         a_wr_ptr[0] (net)
                  0.15    0.00    1.09 v _0670_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     3    0.04    0.18    0.14    1.23 ^ _0670_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _0000_ (net)
                  0.18    0.00    1.23 ^ _1240_/A (gf180mcu_fd_sc_mcu9t5v0__addh_4)
     1    0.01    0.07    0.17    1.40 ^ _1240_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_4)
                                         _0618_ (net)
                  0.07    0.00    1.40 ^ _0637_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     2    0.04    0.17    0.13    1.53 v _0637_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _0582_ (net)
                  0.17    0.00    1.53 v _1223_/CI (gf180mcu_fd_sc_mcu9t5v0__addf_4)
     6    0.42    0.80    1.21    2.74 ^ _1223_/S (gf180mcu_fd_sc_mcu9t5v0__addf_4)
                                         net35 (net)
                  0.80    0.00    2.74 ^ _0648_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     2    0.01    0.20    0.12    2.87 v _0648_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _0431_ (net)
                  0.20    0.00    2.87 v _0651_/A3 (gf180mcu_fd_sc_mcu9t5v0__and4_2)
     1    0.01    0.08    0.24    3.11 v _0651_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_2)
                                         _0434_ (net)
                  0.08    0.00    3.11 v _0652_/I1 (gf180mcu_fd_sc_mcu9t5v0__mux2_4)
     5    0.15    0.25    0.42    3.53 v _0652_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_4)
                                         _0435_ (net)
                  0.25    0.00    3.53 v _0653_/I (gf180mcu_fd_sc_mcu9t5v0__buf_8)
    10    0.27    0.17    0.26    3.79 v _0653_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_8)
                                         _0436_ (net)
                  0.17    0.00    3.79 v _0663_/A2 (gf180mcu_fd_sc_mcu9t5v0__and2_4)
     1    0.37    0.40    0.42    4.20 v _0663_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_4)
                                         net41 (net)
                  0.40    0.00    4.20 v output40/I (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
     1    0.00    0.15    0.82    5.02 v output40/Z (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
                                         b_empty (net)
                  0.15    0.00    5.02 v b_empty (out)
                                  5.02   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (propagated)
                          0.00   10.00   clock reconvergence pessimism
                         -0.20    9.80   output external delay
                                  9.80   data required time
-----------------------------------------------------------------------------
                                  9.80   data required time
                                 -5.02   data arrival time
-----------------------------------------------------------------------------
                                  4.78   slack (MET)



==========================================================================
cts final report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
cts final max_slew_check_slack
--------------------------------------------------------------------------
2.00290846824646

==========================================================================
cts final max_slew_check_limit
--------------------------------------------------------------------------
2.799999952316284

==========================================================================
cts final max_slew_check_slack_limit
--------------------------------------------------------------------------
0.7153

==========================================================================
cts final max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_capacitance_check_slack
--------------------------------------------------------------------------
0.21572981774806976

==========================================================================
cts final max_capacitance_check_limit
--------------------------------------------------------------------------
0.22310000658035278

==========================================================================
cts final max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.9670

==========================================================================
cts final max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
cts final max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
cts final max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
cts final setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
cts final hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
cts final report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: a_wr_ptr[0]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: a_to_b_mem[0][6]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.16    0.16 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.20    0.36 ^ clkbuf_1_1_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.26    0.62 ^ clkbuf_leaf_7_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.00    0.62 ^ a_wr_ptr[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.47    1.09 v a_wr_ptr[0]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.14    1.23 ^ _0670_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
   0.17    1.40 ^ _1240_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_4)
   0.13    1.53 v _0637_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
   1.21    2.74 ^ _1223_/S (gf180mcu_fd_sc_mcu9t5v0__addf_4)
   0.12    2.87 v _0648_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
   0.24    3.11 v _0651_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_2)
   0.42    3.53 v _0652_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_4)
   0.26    3.79 v _0653_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_8)
   0.37    4.16 ^ _0768_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_4)
   0.24    4.40 v _0781_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
   0.00    4.40 v a_to_b_mem[0][6]$_DFFE_PP_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
           4.40   data arrival time

  10.00   10.00   clock core_clock (rise edge)
   0.00   10.00   clock source latency
   0.00   10.00 ^ clk (in)
   0.16   10.16 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.20   10.36 ^ clkbuf_1_1_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.20   10.56 ^ clkbuf_leaf_6_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.00   10.56 ^ a_to_b_mem[0][6]$_DFFE_PP_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   0.00   10.56   clock reconvergence pessimism
  -0.07   10.49   library setup time
          10.49   data required time
---------------------------------------------------------
          10.49   data required time
          -4.40   data arrival time
---------------------------------------------------------
           6.09   slack (MET)



==========================================================================
cts final report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: b_to_a_mem[5][2]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: b_to_a_mem[5][2]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.16    0.16 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.20    0.36 ^ clkbuf_1_0_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.20    0.55 ^ clkbuf_leaf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.00    0.55 ^ b_to_a_mem[5][2]$_DFFE_PP_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   0.37    0.92 ^ b_to_a_mem[5][2]$_DFFE_PP_/Q (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   0.15    1.08 ^ _1159_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
   0.00    1.08 ^ b_to_a_mem[5][2]$_DFFE_PP_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
           1.08   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.16    0.16 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.20    0.36 ^ clkbuf_1_0_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.20    0.55 ^ clkbuf_leaf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.00    0.55 ^ b_to_a_mem[5][2]$_DFFE_PP_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   0.00    0.55   clock reconvergence pessimism
   0.03    0.58   library hold time
           0.58   data required time
---------------------------------------------------------
           0.58   data required time
          -1.08   data arrival time
---------------------------------------------------------
           0.50   slack (MET)



==========================================================================
cts final critical path target clock latency max path
--------------------------------------------------------------------------
0.5538

==========================================================================
cts final critical path target clock latency min path
--------------------------------------------------------------------------
0.6171

==========================================================================
cts final critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
cts final critical path delay
--------------------------------------------------------------------------
5.0207

==========================================================================
cts final critical path slack
--------------------------------------------------------------------------
4.7793

==========================================================================
cts final slack div critical path delay
--------------------------------------------------------------------------
95.191906

==========================================================================
cts final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             5.41e-02   9.47e-03   1.72e-07   6.35e-02  29.4%
Combinational          8.53e-02   4.56e-02   2.20e-07   1.31e-01  60.5%
Clock                  9.54e-03   1.22e-02   6.75e-07   2.18e-02  10.1%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.49e-01   6.73e-02   1.07e-06   2.16e-01 100.0%
                          68.9%      31.1%       0.0%
