
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.105418                       # Number of seconds simulated
sim_ticks                                105418473198                       # Number of ticks simulated
final_tick                               632520536106                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 171749                       # Simulator instruction rate (inst/s)
host_op_rate                                   220072                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                2098476                       # Simulator tick rate (ticks/s)
host_mem_usage                               67345476                       # Number of bytes of host memory used
host_seconds                                 50235.72                       # Real time elapsed on the host
sim_insts                                  8627921733                       # Number of instructions simulated
sim_ops                                   11055464632                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         4736                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      1790208                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         4224                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       993152                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         4864                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      2701056                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         4224                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data      1885056                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.inst         4224                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.data      1871104                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.inst         4992                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.data      2697088                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.inst         5248                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.data      1275136                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.inst         5120                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.data      1269760                       # Number of bytes read from this memory
system.physmem.bytes_read::total             14520192                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         4736                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         4224                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         4864                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         4224                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus4.inst         4224                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus5.inst         4992                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus6.inst         5248                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus7.inst         5120                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           37632                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      4436992                       # Number of bytes written to this memory
system.physmem.bytes_written::total           4436992                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           37                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        13986                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           33                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         7759                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           38                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data        21102                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           33                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data        14727                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.inst           33                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.data        14618                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.inst           39                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.data        21071                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.inst           41                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.data         9962                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.inst           40                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.data         9920                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                113439                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           34664                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                34664                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        44926                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     16981919                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        40069                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data      9421043                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        46140                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     25622227                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst        40069                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     17881648                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.inst        40069                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.data     17749299                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.inst        47354                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.data     25584586                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.inst        49783                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.data     12095944                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.inst        48568                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.data     12044948                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               137738591                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        44926                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        40069                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        46140                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst        40069                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus4.inst        40069                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus5.inst        47354                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus6.inst        49783                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus7.inst        48568                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             356977                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          42089321                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               42089321                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          42089321                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        44926                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     16981919                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        40069                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data      9421043                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        46140                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     25622227                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst        40069                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     17881648                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.inst        40069                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.data     17749299                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.inst        47354                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.data     25584586                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.inst        49783                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.data     12095944                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.inst        48568                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.data     12044948                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              179827913                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                  52                       # Number of system calls
system.switch_cpus0.numCycles               252802095                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        20665760                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     16948942                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2023515                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      8634338                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8090731                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2122648                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        91097                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    197403386                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             117424506                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           20665760                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     10213379                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             25842643                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        5722389                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       5948818                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         12156377                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      2007982                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    232862275                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.616582                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.967714                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       207019632     88.90%     88.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2800449      1.20%     90.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         3241410      1.39%     91.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         1782329      0.77%     92.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         2068816      0.89%     93.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1131293      0.49%     93.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          766730      0.33%     93.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         1996611      0.86%     94.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        12055005      5.18%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    232862275                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.081747                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.464492                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       195822664                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      7559568                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         25638078                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       193489                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       3648470                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3352009                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred        18958                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     143348699                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        93864                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       3648470                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       196124671                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        2756702                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      3948706                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         25542348                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       841372                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     143262044                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          226                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        220320                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       392023                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    199121802                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    667069608                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    667069608                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    170291697                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        28830078                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        37719                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        21102                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          2250643                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     13676156                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7453051                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       196523                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1647468                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         143055784                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        37811                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        135287321                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       185490                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     17699409                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     40848129                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         4362                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    232862275                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.580976                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.270155                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    175840725     75.51%     75.51% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     22949018      9.86%     85.37% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12321876      5.29%     90.66% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      8523945      3.66%     94.32% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7452736      3.20%     97.52% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      3819349      1.64%     99.16% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       913867      0.39%     99.55% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       594247      0.26%     99.81% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       446512      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    232862275                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          35956     12.33%     12.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     12.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     12.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     12.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     12.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     12.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     12.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     12.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     12.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     12.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     12.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     12.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     12.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     12.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     12.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     12.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     12.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     12.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     12.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     12.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     12.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     12.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     12.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     12.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     12.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     12.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     12.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     12.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        124312     42.63%     54.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       131328     45.04%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    113242892     83.71%     83.71% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2116428      1.56%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16584      0.01%     85.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     12511218      9.25%     94.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7400199      5.47%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     135287321                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.535151                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             291596                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.002155                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    503914000                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    160794277                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    133058677                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     135578917                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       342720                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      2392474                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          833                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation         1277                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       152380                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads         8292                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       3648470                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        2262516                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       147008                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    143093712                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        55734                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     13676156                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7453051                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        21102                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        103902                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            2                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents         1277                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1176070                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1132401                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2308471                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    133304860                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     11752908                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      1982458                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                  117                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            19151299                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        18658727                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7398391                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.527309                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             133060821                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            133058677                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         79097327                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        207107553                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.526335                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.381914                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000004                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122687897                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     20407073                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        33449                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2035183                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    229213805                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.535255                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.354356                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    179096443     78.14%     78.14% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     23241457     10.14%     88.27% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      9735316      4.25%     92.52% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      5855212      2.55%     95.08% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      4052756      1.77%     96.84% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      2619624      1.14%     97.99% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1354894      0.59%     98.58% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1093160      0.48%     99.06% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      2164943      0.94%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    229213805                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000004                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122687897                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18584353                       # Number of memory references committed
system.switch_cpus0.commit.loads             11283682                       # Number of loads committed
system.switch_cpus0.commit.membars              16688                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17558823                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110607969                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2496074                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      2164943                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           370143156                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          289838495                       # The number of ROB writes
system.switch_cpus0.timesIdled                3020563                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               19939820                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000004                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122687897                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000004                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.528021                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.528021                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.395566                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.395566                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       601371218                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      184688367                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      133798311                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33418                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                  56                       # Number of system calls
system.switch_cpus1.numCycles               252802089                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        22975449                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     19128527                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2086068                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      8804876                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         8416006                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2472361                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        97098                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    199984768                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             126027421                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           22975449                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     10888367                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             26275278                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        5798305                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       6279473                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         12414935                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1994373                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    236232854                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.655572                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.030971                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       209957576     88.88%     88.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1611893      0.68%     89.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2038606      0.86%     90.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         3236751      1.37%     91.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1352105      0.57%     92.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1745266      0.74%     93.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         2031616      0.86%     93.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          928594      0.39%     94.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        13330447      5.64%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    236232854                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.090883                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.498522                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       198809710                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      7567359                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         26150505                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        12490                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       3692788                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3497926                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          547                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     154036300                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         2662                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       3692788                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       199010867                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         643796                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      6362035                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         25961947                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       561414                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     153090053                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents          145                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents         81226                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       391198                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    213836257                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    711934285                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    711934285                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    179109204                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        34727053                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        37124                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        19361                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          1970817                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     14318963                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7499757                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        84545                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1697394                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         149482358                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        37261                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        143474235                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       139993                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     18012667                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     36574462                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         1427                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    236232854                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.607342                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.327991                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    175427515     74.26%     74.26% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     27740004     11.74%     86.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     11342118      4.80%     90.80% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      6351116      2.69%     93.49% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8606501      3.64%     97.14% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      2646221      1.12%     98.26% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2606320      1.10%     99.36% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7      1402854      0.59%     99.95% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       110205      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    236232854                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         987757     79.12%     79.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     79.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     79.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     79.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     79.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     79.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     79.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     79.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     79.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     79.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     79.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     79.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     79.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     79.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     79.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     79.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     79.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     79.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     79.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     79.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     79.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     79.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     79.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     79.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     79.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     79.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     79.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     79.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     79.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        132780     10.64%     89.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       127911     10.25%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    120871876     84.25%     84.25% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1961839      1.37%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        17763      0.01%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     13145437      9.16%     94.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7477320      5.21%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     143474235                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.567536                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1248448                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008702                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    524569765                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    167532959                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    139753120                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     144722683                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       106979                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      2677623                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           41                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          676                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       102229                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       3692788                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         489715                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        62173                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    149519628                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       116601                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     14318963                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7499757                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        19361                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         54419                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           64                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          676                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1235805                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1169758                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2405563                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    140984368                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     12934431                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2489867                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    9                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            20411056                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        19942207                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7476625                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.557687                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             139753575                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            139753120                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         83731023                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        224891922                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.552816                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.372317                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    104202148                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    128401465                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     21118818                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        35834                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2103939                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    232540066                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.552169                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.372665                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    178198080     76.63%     76.63% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     27539249     11.84%     88.47% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      9997459      4.30%     92.77% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4982223      2.14%     94.92% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4557385      1.96%     96.88% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1915099      0.82%     97.70% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1893403      0.81%     98.51% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       902168      0.39%     98.90% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2555000      1.10%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    232540066                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    104202148                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     128401465                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              19038868                       # Number of memory references committed
system.switch_cpus1.commit.loads             11641340                       # Number of loads committed
system.switch_cpus1.commit.membars              17876                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          18611685                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        115602985                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2651501                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2555000                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           379504621                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          302733377                       # The number of ROB writes
system.switch_cpus1.timesIdled                3029063                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               16569235                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          104202148                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            128401465                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    104202148                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.426074                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.426074                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.412189                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.412189                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       634388016                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      195283123                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      142486002                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         35804                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                  51                       # Number of system calls
system.switch_cpus2.numCycles               252802095                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        20585194                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     16834040                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2010885                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      8616913                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         8133834                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         2119411                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        89386                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    199911253                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             116777716                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           20585194                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     10253245                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             24484301                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        5830677                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       3386207                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines         12290916                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      2027193                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    231557461                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.616294                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     1.967606                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       207073160     89.43%     89.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         1331245      0.57%     90.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         2101293      0.91%     90.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         3341509      1.44%     92.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         1380553      0.60%     92.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         1548100      0.67%     93.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1645687      0.71%     94.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         1075079      0.46%     94.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        12060835      5.21%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    231557461                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.081428                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.461933                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       198106643                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      5205117                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         24408650                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        61811                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       3775239                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      3376332                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          462                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     142622338                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         2986                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       3775239                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       198408198                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1665617                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      2682549                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         24172451                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       853394                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     142543736                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents        17984                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        244900                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       323606                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.FullRegisterEvents        28307                       # Number of times there has been no free registers
system.switch_cpus2.rename.RenamedOperands    197902593                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    663093652                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    663093652                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    169104615                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        28797961                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        36274                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        19923                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          2601998                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     13590044                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      7303176                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       220272                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1656439                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         142351920                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        36365                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        134792018                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       165975                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     17963862                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     39885733                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved         3386                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    231557461                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.582110                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.273945                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0    174724370     75.46%     75.46% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     22809543      9.85%     85.31% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     12477969      5.39%     90.70% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      8501819      3.67%     94.37% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      7947344      3.43%     97.80% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      2286980      0.99%     98.79% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      1786784      0.77%     99.56% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       605116      0.26%     99.82% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       417536      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    231557461                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu          31390     12.45%     12.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         97878     38.81%     51.26% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       122909     48.74%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    112917016     83.77%     83.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      2129057      1.58%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        16351      0.01%     85.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     12461598      9.25%     94.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7267996      5.39%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     134792018                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.533192                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             252177                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.001871                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    501559648                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    160353634                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    132618776                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     135044195                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       404724                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      2429038                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses          324                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation         1522                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       208045                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads         8432                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       3775239                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles        1145331                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles       120328                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    142388426                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        58228                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     13590044                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      7303176                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        19893                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         88482                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents           33                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents         1522                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1178147                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1143871                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2322018                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    132867867                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     11718007                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      1924150                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                  141                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            18984184                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        18697649                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7266177                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.525581                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             132619832                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            132618776                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         77539514                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        202575445                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.524595                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.382769                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     99331181                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    121754551                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     20634096                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        32979                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2053494                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    227782222                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.534522                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.388115                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0    178349580     78.30%     78.30% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     23941034     10.51%     88.81% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      9323293      4.09%     92.90% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      5017662      2.20%     95.10% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      3760761      1.65%     96.76% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      2100179      0.92%     97.68% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1294853      0.57%     98.25% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7      1157992      0.51%     98.75% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      2836868      1.25%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    227782222                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     99331181                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     121754551                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              18256137                       # Number of memory references committed
system.switch_cpus2.commit.loads             11161006                       # Number of loads committed
system.switch_cpus2.commit.membars              16454                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          17477254                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        109710030                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2473403                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      2836868                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           367333338                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          288552743                       # The number of ROB writes
system.switch_cpus2.timesIdled                3219192                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles               21244634                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           99331181                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            121754551                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     99331181                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.545043                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.545043                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.392921                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.392921                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       599177516                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      183836237                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      133016686                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         32948                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                  25                       # Number of system calls
system.switch_cpus3.numCycles               252802095                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups        19287947                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted     17210199                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect      1532697                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups     12738789                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits        12558805                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS         1158277                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect        46230                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles    203561182                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             109522636                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           19287947                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     13717082                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles             24407185                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        5030207                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles       2879776                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines         12312895                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes      1504476                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples    234337008                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.523818                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     1.766962                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0       209929823     89.58%     89.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         3716052      1.59%     91.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         1879095      0.80%     91.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3         3669750      1.57%     93.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         1182805      0.50%     94.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         3396336      1.45%     95.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6          537539      0.23%     95.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7          876604      0.37%     96.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8         9149004      3.90%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total    234337008                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.076297                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.433235                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles       201104850                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles      5383024                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         24358984                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        19370                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       3470779                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      1834914                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred        18087                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     122555197                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts        34228                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       3470779                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles       201380608                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles        3207573                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles      1339480                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         24108483                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       830079                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     122386097                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents          152                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents         94278                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       663095                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands    160432140                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    554700950                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    554700950                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps    130158605                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        30273515                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        16454                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts         8320                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          1805651                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     22013985                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      3597215                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads        23628                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       820237                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         121748825                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        16514                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        114009414                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        73790                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     21921242                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     44921976                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved          107                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples    234337008                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.486519                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.099166                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0    184337477     78.66%     78.66% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     15788506      6.74%     85.40% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     16671443      7.11%     92.52% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      9731355      4.15%     96.67% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      5002903      2.13%     98.80% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      1253360      0.53%     99.34% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      1487810      0.63%     99.97% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7        34547      0.01%     99.99% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8        29607      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total    234337008                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu         191550     57.46%     57.46% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     57.46% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     57.46% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     57.46% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     57.46% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     57.46% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     57.46% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     57.46% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     57.46% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     57.46% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     57.46% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     57.46% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     57.46% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     57.46% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     57.46% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     57.46% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     57.46% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     57.46% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     57.46% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     57.46% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     57.46% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     57.46% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     57.46% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     57.46% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     57.46% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     57.46% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     57.46% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.46% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     57.46% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         77043     23.11%     80.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite        64758     19.43%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu     89439042     78.45%     78.45% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult       896209      0.79%     79.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     79.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     79.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     79.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     79.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     79.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     79.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     79.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     79.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     79.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     79.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc         8136      0.01%     79.24% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     79.24% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.24% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.24% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     20098866     17.63%     96.87% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      3567161      3.13%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     114009414                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.450983                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             333351                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.002924                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    462762977                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    143686881                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    111126059                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     114342765                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads        90767                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      4458926                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses          107                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          307                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores        88119                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       3470779                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles        2127519                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles       103525                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    121765422                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts         5143                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     22013985                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      3597215                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         8318                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents         40514                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents         1828                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          307                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      1032294                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect       593360                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      1625654                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    112564481                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     19814201                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      1444933                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                   83                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            23381203                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        17109632                       # Number of branches executed
system.switch_cpus3.iew.exec_stores           3567002                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.445267                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             111149960                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            111126059                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         67233316                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        146600091                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.439577                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.458617                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts     88521421                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps     99690216                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts     22079551                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        16407                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      1523016                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples    230866229                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.431809                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.302705                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0    193732510     83.92%     83.92% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     14597717      6.32%     90.24% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2      9373239      4.06%     94.30% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      2950589      1.28%     95.58% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      4893579      2.12%     97.70% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5       953756      0.41%     98.11% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6       606403      0.26%     98.37% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7       554748      0.24%     98.61% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8      3203688      1.39%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total    230866229                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts     88521421                       # Number of instructions committed
system.switch_cpus3.commit.committedOps      99690216                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              21064150                       # Number of memory references committed
system.switch_cpus3.commit.loads             17555054                       # Number of loads committed
system.switch_cpus3.commit.membars               8186                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          15292893                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts         87129097                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      1249111                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events      3203688                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads           349431983                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          247013072                       # The number of ROB writes
system.switch_cpus3.timesIdled                4512789                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles               18465087                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts           88521421                       # Number of Instructions Simulated
system.switch_cpus3.committedOps             99690216                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total     88521421                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      2.855830                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                2.855830                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.350161                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.350161                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       523151674                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      144825476                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads      130096948                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes         16392                       # number of misc regfile writes
system.switch_cpus4.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus4.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus4.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus4.dtb.write_misses                0                       # DTB write misses
system.switch_cpus4.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.dtb.hits                        0                       # DTB hits
system.switch_cpus4.dtb.misses                      0                       # DTB misses
system.switch_cpus4.dtb.accesses                    0                       # DTB accesses
system.switch_cpus4.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.itb.hits                        0                       # DTB hits
system.switch_cpus4.itb.misses                      0                       # DTB misses
system.switch_cpus4.itb.accesses                    0                       # DTB accesses
system.cpu4.workload.num_syscalls                  25                       # Number of system calls
system.switch_cpus4.numCycles               252802095                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.BPredUnit.lookups        19286343                       # Number of BP lookups
system.switch_cpus4.BPredUnit.condPredicted     17208710                       # Number of conditional branches predicted
system.switch_cpus4.BPredUnit.condIncorrect      1533935                       # Number of conditional branches incorrect
system.switch_cpus4.BPredUnit.BTBLookups     12743651                       # Number of BTB lookups
system.switch_cpus4.BPredUnit.BTBHits        12558190                       # Number of BTB hits
system.switch_cpus4.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus4.BPredUnit.usedRAS         1158719                       # Number of times the RAS was used to get a target.
system.switch_cpus4.BPredUnit.RASInCorrect        46084                       # Number of incorrect RAS predictions.
system.switch_cpus4.fetch.icacheStallCycles    203579699                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus4.fetch.Insts             109513234                       # Number of instructions fetch has processed
system.switch_cpus4.fetch.Branches           19286343                       # Number of branches that fetch encountered
system.switch_cpus4.fetch.predictedBranches     13716909                       # Number of branches that fetch has predicted taken
system.switch_cpus4.fetch.Cycles             24405710                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus4.fetch.SquashCycles        5032749                       # Number of cycles fetch has spent squashing
system.switch_cpus4.fetch.BlockedCycles       2877432                       # Number of cycles fetch has spent blocked
system.switch_cpus4.fetch.CacheLines         12314896                       # Number of cache lines fetched
system.switch_cpus4.fetch.IcacheSquashes      1506018                       # Number of outstanding Icache misses that were squashed
system.switch_cpus4.fetch.rateDist::samples    234353016                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::mean     0.523743                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::stdev     1.766840                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::0       209947306     89.59%     89.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::1         3715791      1.59%     91.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::2         1879805      0.80%     91.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::3         3668689      1.57%     93.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::4         1182946      0.50%     94.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::5         3396088      1.45%     95.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::6          537655      0.23%     95.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::7          876725      0.37%     96.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::8         9148011      3.90%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::total    234353016                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.branchRate         0.076290                       # Number of branch fetches per cycle
system.switch_cpus4.fetch.rate               0.433197                       # Number of inst fetches per cycle
system.switch_cpus4.decode.IdleCycles       201127885                       # Number of cycles decode is idle
system.switch_cpus4.decode.BlockedCycles      5375987                       # Number of cycles decode is blocked
system.switch_cpus4.decode.RunCycles         24357652                       # Number of cycles decode is running
system.switch_cpus4.decode.UnblockCycles        19392                       # Number of cycles decode is unblocking
system.switch_cpus4.decode.SquashCycles       3472099                       # Number of cycles decode is squashing
system.switch_cpus4.decode.BranchResolved      1834861                       # Number of times decode resolved a branch
system.switch_cpus4.decode.BranchMispred        18077                       # Number of times decode detected a branch misprediction
system.switch_cpus4.decode.DecodedInsts     122546754                       # Number of instructions handled by decode
system.switch_cpus4.decode.SquashedInsts        34160                       # Number of squashed instructions handled by decode
system.switch_cpus4.rename.SquashCycles       3472099                       # Number of cycles rename is squashing
system.switch_cpus4.rename.IdleCycles       201403233                       # Number of cycles rename is idle
system.switch_cpus4.rename.BlockCycles        3206147                       # Number of cycles rename is blocking
system.switch_cpus4.rename.serializeStallCycles      1335883                       # count of cycles rename stalled for serializing inst
system.switch_cpus4.rename.RunCycles         24107618                       # Number of cycles rename is running
system.switch_cpus4.rename.UnblockCycles       828030                       # Number of cycles rename is unblocking
system.switch_cpus4.rename.RenamedInsts     122378195                       # Number of instructions processed by rename
system.switch_cpus4.rename.ROBFullEvents          126                       # Number of times rename has blocked due to ROB full
system.switch_cpus4.rename.IQFullEvents         93979                       # Number of times rename has blocked due to IQ full
system.switch_cpus4.rename.LSQFullEvents       661266                       # Number of times rename has blocked due to LSQ full
system.switch_cpus4.rename.RenamedOperands    160419210                       # Number of destination operands rename has renamed
system.switch_cpus4.rename.RenameLookups    554668645                       # Number of register rename lookups that rename has made
system.switch_cpus4.rename.int_rename_lookups    554668645                       # Number of integer rename lookups
system.switch_cpus4.rename.CommittedMaps    130139529                       # Number of HB maps that are committed
system.switch_cpus4.rename.UndoneMaps        30279673                       # Number of HB maps that are undone due to squashing
system.switch_cpus4.rename.serializingInsts        16469                       # count of serializing insts renamed
system.switch_cpus4.rename.tempSerializingInsts         8336                       # count of temporary serializing insts renamed
system.switch_cpus4.rename.skidInsts          1801380                       # count of insts added to the skid buffer
system.switch_cpus4.memDep0.insertedLoads     22013147                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus4.memDep0.insertedStores      3595972                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus4.memDep0.conflictingLoads        23436                       # Number of conflicting loads.
system.switch_cpus4.memDep0.conflictingStores       820393                       # Number of conflicting stores.
system.switch_cpus4.iq.iqInstsAdded         121739543                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus4.iq.iqNonSpecInstsAdded        16524                       # Number of non-speculative instructions added to the IQ
system.switch_cpus4.iq.iqInstsIssued        114001990                       # Number of instructions issued
system.switch_cpus4.iq.iqSquashedInstsIssued        73819                       # Number of squashed instructions issued
system.switch_cpus4.iq.iqSquashedInstsExamined     21928004                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus4.iq.iqSquashedOperandsExamined     44924446                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus4.iq.iqSquashedNonSpecRemoved          117                       # Number of squashed non-spec instructions that were removed
system.switch_cpus4.iq.issued_per_cycle::samples    234353016                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::mean     0.486454                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::stdev     1.099110                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::0    184355273     78.67%     78.67% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::1     15791934      6.74%     85.40% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::2     16667488      7.11%     92.52% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::3      9728866      4.15%     96.67% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::4      5003793      2.14%     98.80% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::5      1254376      0.54%     99.34% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::6      1487117      0.63%     99.97% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::7        34624      0.01%     99.99% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::8        29545      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::total    234353016                       # Number of insts issued each cycle
system.switch_cpus4.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntAlu         191890     57.54%     57.54% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntMult             0      0.00%     57.54% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntDiv              0      0.00%     57.54% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatAdd            0      0.00%     57.54% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCmp            0      0.00%     57.54% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCvt            0      0.00%     57.54% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatMult            0      0.00%     57.54% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatDiv            0      0.00%     57.54% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatSqrt            0      0.00%     57.54% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAdd             0      0.00%     57.54% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAddAcc            0      0.00%     57.54% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAlu             0      0.00%     57.54% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCmp             0      0.00%     57.54% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCvt             0      0.00%     57.54% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMisc            0      0.00%     57.54% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMult            0      0.00%     57.54% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMultAcc            0      0.00%     57.54% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShift            0      0.00%     57.54% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShiftAcc            0      0.00%     57.54% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdSqrt            0      0.00%     57.54% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAdd            0      0.00%     57.54% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAlu            0      0.00%     57.54% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCmp            0      0.00%     57.54% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCvt            0      0.00%     57.54% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatDiv            0      0.00%     57.54% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMisc            0      0.00%     57.54% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMult            0      0.00%     57.54% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.54% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatSqrt            0      0.00%     57.54% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemRead         76966     23.08%     80.62% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemWrite        64633     19.38%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntAlu     89434085     78.45%     78.45% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntMult       896246      0.79%     79.24% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntDiv            0      0.00%     79.24% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatAdd            0      0.00%     79.24% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCmp            0      0.00%     79.24% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCvt            0      0.00%     79.24% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatMult            0      0.00%     79.24% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatDiv            0      0.00%     79.24% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatSqrt            0      0.00%     79.24% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAdd            0      0.00%     79.24% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAddAcc            0      0.00%     79.24% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAlu            0      0.00%     79.24% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCmp            0      0.00%     79.24% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCvt            0      0.00%     79.24% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMisc            0      0.00%     79.24% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMult            0      0.00%     79.24% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMultAcc            0      0.00%     79.24% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShift            0      0.00%     79.24% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.24% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdSqrt            0      0.00%     79.24% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.24% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.24% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.24% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.24% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.24% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMisc         8135      0.01%     79.24% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMult            0      0.00%     79.24% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.24% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.24% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemRead     20097528     17.63%     96.87% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemWrite      3565996      3.13%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::total     114001990                       # Type of FU issued
system.switch_cpus4.iq.rate                  0.450954                       # Inst issue rate
system.switch_cpus4.iq.fu_busy_cnt             333489                       # FU busy when requested
system.switch_cpus4.iq.fu_busy_rate          0.002925                       # FU busy rate (busy events/executed inst)
system.switch_cpus4.iq.int_inst_queue_reads    462764304                       # Number of integer instruction queue reads
system.switch_cpus4.iq.int_inst_queue_writes    143684358                       # Number of integer instruction queue writes
system.switch_cpus4.iq.int_inst_queue_wakeup_accesses    111114587                       # Number of integer instruction queue wakeup accesses
system.switch_cpus4.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus4.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus4.iq.int_alu_accesses     114335479                       # Number of integer alu accesses
system.switch_cpus4.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus4.iew.lsq.thread0.forwLoads        89030                       # Number of loads that had data forwarded from stores
system.switch_cpus4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.squashedLoads      4460641                       # Number of loads squashed
system.switch_cpus4.iew.lsq.thread0.ignoredResponses          113                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus4.iew.lsq.thread0.memOrderViolation          293                       # Number of memory ordering violations
system.switch_cpus4.iew.lsq.thread0.squashedStores        87421                       # Number of stores squashed
system.switch_cpus4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus4.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus4.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus4.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus4.iew.iewSquashCycles       3472099                       # Number of cycles IEW is squashing
system.switch_cpus4.iew.iewBlockCycles        2128148                       # Number of cycles IEW is blocking
system.switch_cpus4.iew.iewUnblockCycles       103447                       # Number of cycles IEW is unblocking
system.switch_cpus4.iew.iewDispatchedInsts    121756148                       # Number of instructions dispatched to IQ
system.switch_cpus4.iew.iewDispSquashedInsts         5284                       # Number of squashed instructions skipped by dispatch
system.switch_cpus4.iew.iewDispLoadInsts     22013147                       # Number of dispatched load instructions
system.switch_cpus4.iew.iewDispStoreInsts      3595972                       # Number of dispatched store instructions
system.switch_cpus4.iew.iewDispNonSpecInsts         8328                       # Number of dispatched non-speculative instructions
system.switch_cpus4.iew.iewIQFullEvents         40596                       # Number of times the IQ has become full, causing a stall
system.switch_cpus4.iew.iewLSQFullEvents         1861                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus4.iew.memOrderViolationEvents          293                       # Number of memory order violations
system.switch_cpus4.iew.predictedTakenIncorrect      1033399                       # Number of branches that were predicted taken incorrectly
system.switch_cpus4.iew.predictedNotTakenIncorrect       594206                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus4.iew.branchMispredicts      1627605                       # Number of branch mispredicts detected at execute
system.switch_cpus4.iew.iewExecutedInsts    112552754                       # Number of executed instructions
system.switch_cpus4.iew.iewExecLoadInsts     19810803                       # Number of load instructions executed
system.switch_cpus4.iew.iewExecSquashedInsts      1449236                       # Number of squashed instructions skipped in execute
system.switch_cpus4.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus4.iew.exec_nop                   81                       # number of nop insts executed
system.switch_cpus4.iew.exec_refs            23376623                       # number of memory reference insts executed
system.switch_cpus4.iew.exec_branches        17107340                       # Number of branches executed
system.switch_cpus4.iew.exec_stores           3565820                       # Number of stores executed
system.switch_cpus4.iew.exec_rate            0.445221                       # Inst execution rate
system.switch_cpus4.iew.wb_sent             111138478                       # cumulative count of insts sent to commit
system.switch_cpus4.iew.wb_count            111114587                       # cumulative count of insts written-back
system.switch_cpus4.iew.wb_producers         67226543                       # num instructions producing a value
system.switch_cpus4.iew.wb_consumers        146598008                       # num instructions consuming a value
system.switch_cpus4.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus4.iew.wb_rate              0.439532                       # insts written-back per cycle
system.switch_cpus4.iew.wb_fanout            0.458577                       # average fanout of values written-back
system.switch_cpus4.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus4.commit.commitCommittedInsts     88508491                       # The number of committed instructions
system.switch_cpus4.commit.commitCommittedOps     99675504                       # The number of committed instructions
system.switch_cpus4.commit.commitSquashedInsts     22084951                       # The number of squashed insts skipped by commit
system.switch_cpus4.commit.commitNonSpecStalls        16407                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus4.commit.branchMispredicts      1524269                       # The number of times a branch was mispredicted
system.switch_cpus4.commit.committed_per_cycle::samples    230880917                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::mean     0.431718                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::stdev     1.302512                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::0    193750302     83.92%     83.92% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::1     14598603      6.32%     90.24% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::2      9370323      4.06%     94.30% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::3      2949401      1.28%     95.58% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::4      4894139      2.12%     97.70% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::5       955016      0.41%     98.11% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::6       606574      0.26%     98.37% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::7       555500      0.24%     98.61% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::8      3201059      1.39%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::total    230880917                       # Number of insts commited each cycle
system.switch_cpus4.commit.committedInsts     88508491                       # Number of instructions committed
system.switch_cpus4.commit.committedOps      99675504                       # Number of ops (including micro ops) committed
system.switch_cpus4.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus4.commit.refs              21061054                       # Number of memory references committed
system.switch_cpus4.commit.loads             17552503                       # Number of loads committed
system.switch_cpus4.commit.membars               8186                       # Number of memory barriers committed
system.switch_cpus4.commit.branches          15290618                       # Number of branches committed
system.switch_cpus4.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus4.commit.int_insts         87116205                       # Number of committed integer instructions.
system.switch_cpus4.commit.function_calls      1248902                       # Number of function calls committed.
system.switch_cpus4.commit.bw_lim_events      3201059                       # number cycles where commit BW limit reached
system.switch_cpus4.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus4.rob.rob_reads           349439988                       # The number of ROB reads
system.switch_cpus4.rob.rob_writes          246995750                       # The number of ROB writes
system.switch_cpus4.timesIdled                4512789                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus4.idleCycles               18449079                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus4.committedInsts           88508491                       # Number of Instructions Simulated
system.switch_cpus4.committedOps             99675504                       # Number of Ops (including micro ops) Simulated
system.switch_cpus4.committedInsts_total     88508491                       # Number of Instructions Simulated
system.switch_cpus4.cpi                      2.856247                       # CPI: Cycles Per Instruction
system.switch_cpus4.cpi_total                2.856247                       # CPI: Total CPI of All Threads
system.switch_cpus4.ipc                      0.350110                       # IPC: Instructions Per Cycle
system.switch_cpus4.ipc_total                0.350110                       # IPC: Total IPC of All Threads
system.switch_cpus4.int_regfile_reads       523094527                       # number of integer regfile reads
system.switch_cpus4.int_regfile_writes      144810004                       # number of integer regfile writes
system.switch_cpus4.misc_regfile_reads      130083514                       # number of misc regfile reads
system.switch_cpus4.misc_regfile_writes         16392                       # number of misc regfile writes
system.switch_cpus5.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus5.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus5.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus5.dtb.write_misses                0                       # DTB write misses
system.switch_cpus5.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.dtb.hits                        0                       # DTB hits
system.switch_cpus5.dtb.misses                      0                       # DTB misses
system.switch_cpus5.dtb.accesses                    0                       # DTB accesses
system.switch_cpus5.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.itb.hits                        0                       # DTB hits
system.switch_cpus5.itb.misses                      0                       # DTB misses
system.switch_cpus5.itb.accesses                    0                       # DTB accesses
system.cpu5.workload.num_syscalls                  51                       # Number of system calls
system.switch_cpus5.numCycles               252802095                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.BPredUnit.lookups        20606268                       # Number of BP lookups
system.switch_cpus5.BPredUnit.condPredicted     16851805                       # Number of conditional branches predicted
system.switch_cpus5.BPredUnit.condIncorrect      2007938                       # Number of conditional branches incorrect
system.switch_cpus5.BPredUnit.BTBLookups      8510416                       # Number of BTB lookups
system.switch_cpus5.BPredUnit.BTBHits         8127900                       # Number of BTB hits
system.switch_cpus5.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus5.BPredUnit.usedRAS         2119539                       # Number of times the RAS was used to get a target.
system.switch_cpus5.BPredUnit.RASInCorrect        89202                       # Number of incorrect RAS predictions.
system.switch_cpus5.fetch.icacheStallCycles    199916765                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus5.fetch.Insts             116958360                       # Number of instructions fetch has processed
system.switch_cpus5.fetch.Branches           20606268                       # Number of branches that fetch encountered
system.switch_cpus5.fetch.predictedBranches     10247439                       # Number of branches that fetch has predicted taken
system.switch_cpus5.fetch.Cycles             24507719                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus5.fetch.SquashCycles        5839556                       # Number of cycles fetch has spent squashing
system.switch_cpus5.fetch.BlockedCycles       3392229                       # Number of cycles fetch has spent blocked
system.switch_cpus5.fetch.CacheLines         12290840                       # Number of cache lines fetched
system.switch_cpus5.fetch.IcacheSquashes      2024442                       # Number of outstanding Icache misses that were squashed
system.switch_cpus5.fetch.rateDist::samples    231604320                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::mean     0.617008                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::stdev     1.968846                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::0       207096601     89.42%     89.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::1         1330830      0.57%     89.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::2         2099110      0.91%     90.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::3         3341799      1.44%     92.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::4         1383322      0.60%     92.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::5         1541087      0.67%     93.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::6         1654366      0.71%     94.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::7         1075345      0.46%     94.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::8        12081860      5.22%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::total    231604320                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.branchRate         0.081511                       # Number of branch fetches per cycle
system.switch_cpus5.fetch.rate               0.462648                       # Number of inst fetches per cycle
system.switch_cpus5.decode.IdleCycles       198115255                       # Number of cycles decode is idle
system.switch_cpus5.decode.BlockedCycles      5208531                       # Number of cycles decode is blocked
system.switch_cpus5.decode.RunCycles         24431177                       # Number of cycles decode is running
system.switch_cpus5.decode.UnblockCycles        62213                       # Number of cycles decode is unblocking
system.switch_cpus5.decode.SquashCycles       3787143                       # Number of cycles decode is squashing
system.switch_cpus5.decode.BranchResolved      3379624                       # Number of times decode resolved a branch
system.switch_cpus5.decode.BranchMispred          467                       # Number of times decode detected a branch misprediction
system.switch_cpus5.decode.DecodedInsts     142813162                       # Number of instructions handled by decode
system.switch_cpus5.decode.SquashedInsts         3002                       # Number of squashed instructions handled by decode
system.switch_cpus5.rename.SquashCycles       3787143                       # Number of cycles rename is squashing
system.switch_cpus5.rename.IdleCycles       198416362                       # Number of cycles rename is idle
system.switch_cpus5.rename.BlockCycles        1661011                       # Number of cycles rename is blocking
system.switch_cpus5.rename.serializeStallCycles      2690820                       # count of cycles rename stalled for serializing inst
system.switch_cpus5.rename.RunCycles         24196432                       # Number of cycles rename is running
system.switch_cpus5.rename.UnblockCycles       852539                       # Number of cycles rename is unblocking
system.switch_cpus5.rename.RenamedInsts     142735116                       # Number of instructions processed by rename
system.switch_cpus5.rename.ROBFullEvents        17271                       # Number of times rename has blocked due to ROB full
system.switch_cpus5.rename.IQFullEvents        245350                       # Number of times rename has blocked due to IQ full
system.switch_cpus5.rename.LSQFullEvents       324393                       # Number of times rename has blocked due to LSQ full
system.switch_cpus5.rename.FullRegisterEvents        27694                       # Number of times there has been no free registers
system.switch_cpus5.rename.RenamedOperands    198164119                       # Number of destination operands rename has renamed
system.switch_cpus5.rename.RenameLookups    664020711                       # Number of register rename lookups that rename has made
system.switch_cpus5.rename.int_rename_lookups    664020711                       # Number of integer rename lookups
system.switch_cpus5.rename.CommittedMaps    169178969                       # Number of HB maps that are committed
system.switch_cpus5.rename.UndoneMaps        28985120                       # Number of HB maps that are undone due to squashing
system.switch_cpus5.rename.serializingInsts        36182                       # count of serializing insts renamed
system.switch_cpus5.rename.tempSerializingInsts        19822                       # count of temporary serializing insts renamed
system.switch_cpus5.rename.skidInsts          2599978                       # count of insts added to the skid buffer
system.switch_cpus5.memDep0.insertedLoads     13589699                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus5.memDep0.insertedStores      7310602                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus5.memDep0.conflictingLoads       220318                       # Number of conflicting loads.
system.switch_cpus5.memDep0.conflictingStores      1664101                       # Number of conflicting stores.
system.switch_cpus5.iq.iqInstsAdded         142540621                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus5.iq.iqNonSpecInstsAdded        36281                       # Number of non-speculative instructions added to the IQ
system.switch_cpus5.iq.iqInstsIssued        134876265                       # Number of instructions issued
system.switch_cpus5.iq.iqSquashedInstsIssued       165786                       # Number of squashed instructions issued
system.switch_cpus5.iq.iqSquashedInstsExamined     18106389                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus5.iq.iqSquashedOperandsExamined     40404590                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus5.iq.iqSquashedNonSpecRemoved         3290                       # Number of squashed non-spec instructions that were removed
system.switch_cpus5.iq.issued_per_cycle::samples    231604320                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::mean     0.582356                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::stdev     1.274230                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::0    174745742     75.45%     75.45% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::1     22817281      9.85%     85.30% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::2     12471230      5.38%     90.69% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::3      8512051      3.68%     94.36% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::4      7960458      3.44%     97.80% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::5      2287755      0.99%     98.79% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::6      1786863      0.77%     99.56% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::7       604934      0.26%     99.82% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::8       418006      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::total    231604320                       # Number of insts issued each cycle
system.switch_cpus5.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntAlu          31397     12.45%     12.45% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntMult             0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntDiv              0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatAdd            0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCmp            0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCvt            0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatMult            0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatDiv            0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatSqrt            0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAdd             0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAddAcc            0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAlu             0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCmp             0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCvt             0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMisc            0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMult            0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMultAcc            0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShift            0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShiftAcc            0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdSqrt            0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAdd            0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAlu            0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCmp            0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCvt            0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatDiv            0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMisc            0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMult            0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatSqrt            0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemRead         97934     38.83%     51.28% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemWrite       122886     48.72%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntAlu    112985159     83.77%     83.77% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntMult      2135141      1.58%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAddAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAlu            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMisc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMultAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShift            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMisc        16358      0.01%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMult            0      0.00%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemRead     12463654      9.24%     94.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemWrite      7275953      5.39%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::total     134876265                       # Type of FU issued
system.switch_cpus5.iq.rate                  0.533525                       # Inst issue rate
system.switch_cpus5.iq.fu_busy_cnt             252217                       # FU busy when requested
system.switch_cpus5.iq.fu_busy_rate          0.001870                       # FU busy rate (busy events/executed inst)
system.switch_cpus5.iq.int_inst_queue_reads    501774852                       # Number of integer instruction queue reads
system.switch_cpus5.iq.int_inst_queue_writes    160684778                       # Number of integer instruction queue writes
system.switch_cpus5.iq.int_inst_queue_wakeup_accesses    132714374                       # Number of integer instruction queue wakeup accesses
system.switch_cpus5.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus5.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus5.iq.int_alu_accesses     135128482                       # Number of integer alu accesses
system.switch_cpus5.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus5.iew.lsq.thread0.forwLoads       402939                       # Number of loads that had data forwarded from stores
system.switch_cpus5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.squashedLoads      2423803                       # Number of loads squashed
system.switch_cpus5.iew.lsq.thread0.ignoredResponses          366                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus5.iew.lsq.thread0.memOrderViolation         1515                       # Number of memory ordering violations
system.switch_cpus5.iew.lsq.thread0.squashedStores       212381                       # Number of stores squashed
system.switch_cpus5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus5.iew.lsq.thread0.rescheduledLoads         8420                       # Number of loads that were rescheduled
system.switch_cpus5.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus5.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus5.iew.iewSquashCycles       3787143                       # Number of cycles IEW is squashing
system.switch_cpus5.iew.iewBlockCycles        1145333                       # Number of cycles IEW is blocking
system.switch_cpus5.iew.iewUnblockCycles       119811                       # Number of cycles IEW is unblocking
system.switch_cpus5.iew.iewDispatchedInsts    142577033                       # Number of instructions dispatched to IQ
system.switch_cpus5.iew.iewDispSquashedInsts        59226                       # Number of squashed instructions skipped by dispatch
system.switch_cpus5.iew.iewDispLoadInsts     13589699                       # Number of dispatched load instructions
system.switch_cpus5.iew.iewDispStoreInsts      7310602                       # Number of dispatched store instructions
system.switch_cpus5.iew.iewDispNonSpecInsts        19802                       # Number of dispatched non-speculative instructions
system.switch_cpus5.iew.iewIQFullEvents         88006                       # Number of times the IQ has become full, causing a stall
system.switch_cpus5.iew.iewLSQFullEvents           33                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus5.iew.memOrderViolationEvents         1515                       # Number of memory order violations
system.switch_cpus5.iew.predictedTakenIncorrect      1173930                       # Number of branches that were predicted taken incorrectly
system.switch_cpus5.iew.predictedNotTakenIncorrect      1146095                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus5.iew.branchMispredicts      2320025                       # Number of branch mispredicts detected at execute
system.switch_cpus5.iew.iewExecutedInsts    132963257                       # Number of executed instructions
system.switch_cpus5.iew.iewExecLoadInsts     11721638                       # Number of load instructions executed
system.switch_cpus5.iew.iewExecSquashedInsts      1913007                       # Number of squashed instructions skipped in execute
system.switch_cpus5.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus5.iew.exec_nop                  131                       # number of nop insts executed
system.switch_cpus5.iew.exec_refs            18995831                       # number of memory reference insts executed
system.switch_cpus5.iew.exec_branches        18706084                       # Number of branches executed
system.switch_cpus5.iew.exec_stores           7274193                       # Number of stores executed
system.switch_cpus5.iew.exec_rate            0.525958                       # Inst execution rate
system.switch_cpus5.iew.wb_sent             132715425                       # cumulative count of insts sent to commit
system.switch_cpus5.iew.wb_count            132714374                       # cumulative count of insts written-back
system.switch_cpus5.iew.wb_producers         77593390                       # num instructions producing a value
system.switch_cpus5.iew.wb_consumers        202745022                       # num instructions consuming a value
system.switch_cpus5.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus5.iew.wb_rate              0.524973                       # insts written-back per cycle
system.switch_cpus5.iew.wb_fanout            0.382714                       # average fanout of values written-back
system.switch_cpus5.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus5.commit.commitCommittedInsts     99374702                       # The number of committed instructions
system.switch_cpus5.commit.commitCommittedOps    121807981                       # The number of committed instructions
system.switch_cpus5.commit.commitSquashedInsts     20769242                       # The number of squashed insts skipped by commit
system.switch_cpus5.commit.commitNonSpecStalls        32991                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus5.commit.branchMispredicts      2050460                       # The number of times a branch was mispredicted
system.switch_cpus5.commit.committed_per_cycle::samples    227817177                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::mean     0.534674                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::stdev     1.388337                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::0    178365017     78.29%     78.29% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::1     23951934     10.51%     88.81% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::2      9322100      4.09%     92.90% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::3      5023389      2.21%     95.10% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::4      3761113      1.65%     96.75% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::5      2101288      0.92%     97.68% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::6      1294218      0.57%     98.25% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::7      1159464      0.51%     98.75% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::8      2838654      1.25%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::total    227817177                       # Number of insts commited each cycle
system.switch_cpus5.commit.committedInsts     99374702                       # Number of instructions committed
system.switch_cpus5.commit.committedOps     121807981                       # Number of ops (including micro ops) committed
system.switch_cpus5.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus5.commit.refs              18264117                       # Number of memory references committed
system.switch_cpus5.commit.loads             11165896                       # Number of loads committed
system.switch_cpus5.commit.membars              16460                       # Number of memory barriers committed
system.switch_cpus5.commit.branches          17484972                       # Number of branches committed
system.switch_cpus5.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus5.commit.int_insts        109758133                       # Number of committed integer instructions.
system.switch_cpus5.commit.function_calls      2474489                       # Number of function calls committed.
system.switch_cpus5.commit.bw_lim_events      2838654                       # number cycles where commit BW limit reached
system.switch_cpus5.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus5.rob.rob_reads           367555083                       # The number of ROB reads
system.switch_cpus5.rob.rob_writes          288941821                       # The number of ROB writes
system.switch_cpus5.timesIdled                3218205                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus5.idleCycles               21197775                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus5.committedInsts           99374702                       # Number of Instructions Simulated
system.switch_cpus5.committedOps            121807981                       # Number of Ops (including micro ops) Simulated
system.switch_cpus5.committedInsts_total     99374702                       # Number of Instructions Simulated
system.switch_cpus5.cpi                      2.543928                       # CPI: Cycles Per Instruction
system.switch_cpus5.cpi_total                2.543928                       # CPI: Total CPI of All Threads
system.switch_cpus5.ipc                      0.393093                       # IPC: Instructions Per Cycle
system.switch_cpus5.ipc_total                0.393093                       # IPC: Total IPC of All Threads
system.switch_cpus5.int_regfile_reads       599595405                       # number of integer regfile reads
system.switch_cpus5.int_regfile_writes      183962763                       # number of integer regfile writes
system.switch_cpus5.misc_regfile_reads      133208024                       # number of misc regfile reads
system.switch_cpus5.misc_regfile_writes         32960                       # number of misc regfile writes
system.switch_cpus6.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus6.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus6.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus6.dtb.write_misses                0                       # DTB write misses
system.switch_cpus6.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.dtb.hits                        0                       # DTB hits
system.switch_cpus6.dtb.misses                      0                       # DTB misses
system.switch_cpus6.dtb.accesses                    0                       # DTB accesses
system.switch_cpus6.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.itb.hits                        0                       # DTB hits
system.switch_cpus6.itb.misses                      0                       # DTB misses
system.switch_cpus6.itb.accesses                    0                       # DTB accesses
system.cpu6.workload.num_syscalls                  54                       # Number of system calls
system.switch_cpus6.numCycles               252802095                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.BPredUnit.lookups        20937091                       # Number of BP lookups
system.switch_cpus6.BPredUnit.condPredicted     17131895                       # Number of conditional branches predicted
system.switch_cpus6.BPredUnit.condIncorrect      2042527                       # Number of conditional branches incorrect
system.switch_cpus6.BPredUnit.BTBLookups      8614175                       # Number of BTB lookups
system.switch_cpus6.BPredUnit.BTBHits         8234986                       # Number of BTB hits
system.switch_cpus6.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus6.BPredUnit.usedRAS         2163280                       # Number of times the RAS was used to get a target.
system.switch_cpus6.BPredUnit.RASInCorrect        93497                       # Number of incorrect RAS predictions.
system.switch_cpus6.fetch.icacheStallCycles    201516863                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus6.fetch.Insts             117102011                       # Number of instructions fetch has processed
system.switch_cpus6.fetch.Branches           20937091                       # Number of branches that fetch encountered
system.switch_cpus6.fetch.predictedBranches     10398266                       # Number of branches that fetch has predicted taken
system.switch_cpus6.fetch.Cycles             24441572                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus6.fetch.SquashCycles        5582995                       # Number of cycles fetch has spent squashing
system.switch_cpus6.fetch.BlockedCycles       4294824                       # Number of cycles fetch has spent blocked
system.switch_cpus6.fetch.CacheLines         12328172                       # Number of cache lines fetched
system.switch_cpus6.fetch.IcacheSquashes      2044377                       # Number of outstanding Icache misses that were squashed
system.switch_cpus6.fetch.rateDist::samples    233767125                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::mean     0.615063                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::stdev     1.958141                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::0       209325553     89.54%     89.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::1         1142839      0.49%     90.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::2         1812101      0.78%     90.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::3         2449971      1.05%     91.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::4         2519924      1.08%     92.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::5         2132430      0.91%     93.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::6         1191066      0.51%     94.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::7         1769636      0.76%     95.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::8        11423605      4.89%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::total    233767125                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.branchRate         0.082820                       # Number of branch fetches per cycle
system.switch_cpus6.fetch.rate               0.463216                       # Number of inst fetches per cycle
system.switch_cpus6.decode.IdleCycles       199466823                       # Number of cycles decode is idle
system.switch_cpus6.decode.BlockedCycles      6362407                       # Number of cycles decode is blocked
system.switch_cpus6.decode.RunCycles         24397512                       # Number of cycles decode is running
system.switch_cpus6.decode.UnblockCycles        26888                       # Number of cycles decode is unblocking
system.switch_cpus6.decode.SquashCycles       3513493                       # Number of cycles decode is squashing
system.switch_cpus6.decode.BranchResolved      3445745                       # Number of times decode resolved a branch
system.switch_cpus6.decode.BranchMispred          373                       # Number of times decode detected a branch misprediction
system.switch_cpus6.decode.DecodedInsts     143671687                       # Number of instructions handled by decode
system.switch_cpus6.decode.SquashedInsts         1967                       # Number of squashed instructions handled by decode
system.switch_cpus6.rename.SquashCycles       3513493                       # Number of cycles rename is squashing
system.switch_cpus6.rename.IdleCycles       200015353                       # Number of cycles rename is idle
system.switch_cpus6.rename.BlockCycles        1355918                       # Number of cycles rename is blocking
system.switch_cpus6.rename.serializeStallCycles      3753271                       # count of cycles rename stalled for serializing inst
system.switch_cpus6.rename.RunCycles         23882685                       # Number of cycles rename is running
system.switch_cpus6.rename.UnblockCycles      1246403                       # Number of cycles rename is unblocking
system.switch_cpus6.rename.RenamedInsts     143619986                       # Number of instructions processed by rename
system.switch_cpus6.rename.ROBFullEvents          174                       # Number of times rename has blocked due to ROB full
system.switch_cpus6.rename.IQFullEvents        170562                       # Number of times rename has blocked due to IQ full
system.switch_cpus6.rename.LSQFullEvents       543233                       # Number of times rename has blocked due to LSQ full
system.switch_cpus6.rename.RenamedOperands    200416710                       # Number of destination operands rename has renamed
system.switch_cpus6.rename.RenameLookups    668147025                       # Number of register rename lookups that rename has made
system.switch_cpus6.rename.int_rename_lookups    668147025                       # Number of integer rename lookups
system.switch_cpus6.rename.CommittedMaps    173763498                       # Number of HB maps that are committed
system.switch_cpus6.rename.UndoneMaps        26653201                       # Number of HB maps that are undone due to squashing
system.switch_cpus6.rename.serializingInsts        35657                       # count of serializing insts renamed
system.switch_cpus6.rename.tempSerializingInsts        18574                       # count of temporary serializing insts renamed
system.switch_cpus6.rename.skidInsts          3728603                       # count of insts added to the skid buffer
system.switch_cpus6.memDep0.insertedLoads     13431852                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus6.memDep0.insertedStores      7286218                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus6.memDep0.conflictingLoads        86085                       # Number of conflicting loads.
system.switch_cpus6.memDep0.conflictingStores      1770985                       # Number of conflicting stores.
system.switch_cpus6.iq.iqInstsAdded         143444062                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus6.iq.iqNonSpecInstsAdded        35789                       # Number of non-speculative instructions added to the IQ
system.switch_cpus6.iq.iqInstsIssued        136218664                       # Number of instructions issued
system.switch_cpus6.iq.iqSquashedInstsIssued        18593                       # Number of squashed instructions issued
system.switch_cpus6.iq.iqSquashedInstsExamined     15853621                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus6.iq.iqSquashedOperandsExamined     37974426                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus6.iq.iqSquashedNonSpecRemoved         1336                       # Number of squashed non-spec instructions that were removed
system.switch_cpus6.iq.issued_per_cycle::samples    233767125                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::mean     0.582711                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::stdev     1.273265                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::0    176093052     75.33%     75.33% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::1     23742336     10.16%     85.48% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::2     12012733      5.14%     90.62% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::3      9052950      3.87%     94.50% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::4      7110717      3.04%     97.54% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::5      2876457      1.23%     98.77% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::6      1810837      0.77%     99.54% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::7       942507      0.40%     99.95% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::8       125536      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::total    233767125                       # Number of insts issued each cycle
system.switch_cpus6.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntAlu          26021     11.54%     11.54% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntMult             0      0.00%     11.54% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntDiv              0      0.00%     11.54% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatAdd            0      0.00%     11.54% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCmp            0      0.00%     11.54% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCvt            0      0.00%     11.54% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatMult            0      0.00%     11.54% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatDiv            0      0.00%     11.54% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatSqrt            0      0.00%     11.54% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAdd             0      0.00%     11.54% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAddAcc            0      0.00%     11.54% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAlu             0      0.00%     11.54% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCmp             0      0.00%     11.54% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCvt             0      0.00%     11.54% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMisc            0      0.00%     11.54% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMult            0      0.00%     11.54% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMultAcc            0      0.00%     11.54% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShift            0      0.00%     11.54% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShiftAcc            0      0.00%     11.54% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdSqrt            0      0.00%     11.54% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAdd            0      0.00%     11.54% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAlu            0      0.00%     11.54% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCmp            0      0.00%     11.54% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCvt            0      0.00%     11.54% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatDiv            0      0.00%     11.54% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMisc            0      0.00%     11.54% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMult            0      0.00%     11.54% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.54% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatSqrt            0      0.00%     11.54% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemRead         82916     36.76%     48.30% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemWrite       116601     51.70%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntAlu    114563052     84.10%     84.10% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntMult      2035681      1.49%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAddAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMisc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShift            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMisc        17079      0.01%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemRead     12339378      9.06%     94.67% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemWrite      7263474      5.33%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::total     136218664                       # Type of FU issued
system.switch_cpus6.iq.rate                  0.538835                       # Inst issue rate
system.switch_cpus6.iq.fu_busy_cnt             225538                       # FU busy when requested
system.switch_cpus6.iq.fu_busy_rate          0.001656                       # FU busy rate (busy events/executed inst)
system.switch_cpus6.iq.int_inst_queue_reads    506448584                       # Number of integer instruction queue reads
system.switch_cpus6.iq.int_inst_queue_writes    159334035                       # Number of integer instruction queue writes
system.switch_cpus6.iq.int_inst_queue_wakeup_accesses    134180218                       # Number of integer instruction queue wakeup accesses
system.switch_cpus6.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus6.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus6.iq.int_alu_accesses     136444202                       # Number of integer alu accesses
system.switch_cpus6.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus6.iew.lsq.thread0.forwLoads       278869                       # Number of loads that had data forwarded from stores
system.switch_cpus6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.squashedLoads      2143439                       # Number of loads squashed
system.switch_cpus6.iew.lsq.thread0.ignoredResponses          109                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus6.iew.lsq.thread0.memOrderViolation          567                       # Number of memory ordering violations
system.switch_cpus6.iew.lsq.thread0.squashedStores       104935                       # Number of stores squashed
system.switch_cpus6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus6.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus6.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus6.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus6.iew.iewSquashCycles       3513493                       # Number of cycles IEW is squashing
system.switch_cpus6.iew.iewBlockCycles        1072989                       # Number of cycles IEW is blocking
system.switch_cpus6.iew.iewUnblockCycles       121192                       # Number of cycles IEW is unblocking
system.switch_cpus6.iew.iewDispatchedInsts    143479995                       # Number of instructions dispatched to IQ
system.switch_cpus6.iew.iewDispSquashedInsts        56927                       # Number of squashed instructions skipped by dispatch
system.switch_cpus6.iew.iewDispLoadInsts     13431852                       # Number of dispatched load instructions
system.switch_cpus6.iew.iewDispStoreInsts      7286218                       # Number of dispatched store instructions
system.switch_cpus6.iew.iewDispNonSpecInsts        18578                       # Number of dispatched non-speculative instructions
system.switch_cpus6.iew.iewIQFullEvents        102618                       # Number of times the IQ has become full, causing a stall
system.switch_cpus6.iew.iewLSQFullEvents            5                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus6.iew.memOrderViolationEvents          567                       # Number of memory order violations
system.switch_cpus6.iew.predictedTakenIncorrect      1187594                       # Number of branches that were predicted taken incorrectly
system.switch_cpus6.iew.predictedNotTakenIncorrect      1148935                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus6.iew.branchMispredicts      2336529                       # Number of branch mispredicts detected at execute
system.switch_cpus6.iew.iewExecutedInsts    134344075                       # Number of executed instructions
system.switch_cpus6.iew.iewExecLoadInsts     11613536                       # Number of load instructions executed
system.switch_cpus6.iew.iewExecSquashedInsts      1874589                       # Number of squashed instructions skipped in execute
system.switch_cpus6.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus6.iew.exec_nop                  144                       # number of nop insts executed
system.switch_cpus6.iew.exec_refs            18876711                       # number of memory reference insts executed
system.switch_cpus6.iew.exec_branches        19090966                       # Number of branches executed
system.switch_cpus6.iew.exec_stores           7263175                       # Number of stores executed
system.switch_cpus6.iew.exec_rate            0.531420                       # Inst execution rate
system.switch_cpus6.iew.wb_sent             134180436                       # cumulative count of insts sent to commit
system.switch_cpus6.iew.wb_count            134180218                       # cumulative count of insts written-back
system.switch_cpus6.iew.wb_producers         77030131                       # num instructions producing a value
system.switch_cpus6.iew.wb_consumers        207543184                       # num instructions consuming a value
system.switch_cpus6.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus6.iew.wb_rate              0.530772                       # insts written-back per cycle
system.switch_cpus6.iew.wb_fanout            0.371152                       # average fanout of values written-back
system.switch_cpus6.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus6.commit.commitCommittedInsts    101292984                       # The number of committed instructions
system.switch_cpus6.commit.commitCommittedOps    124639897                       # The number of committed instructions
system.switch_cpus6.commit.commitSquashedInsts     18840131                       # The number of squashed insts skipped by commit
system.switch_cpus6.commit.commitNonSpecStalls        34453                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus6.commit.branchMispredicts      2068375                       # The number of times a branch was mispredicted
system.switch_cpus6.commit.committed_per_cycle::samples    230253632                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::mean     0.541316                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::stdev     1.389829                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::0    179101495     77.78%     77.78% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::1     25366336     11.02%     88.80% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::2      9567854      4.16%     92.96% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::3      4566445      1.98%     94.94% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::4      3860067      1.68%     96.62% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::5      2207448      0.96%     97.57% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::6      1919048      0.83%     98.41% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::7       872790      0.38%     98.79% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::8      2792149      1.21%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::total    230253632                       # Number of insts commited each cycle
system.switch_cpus6.commit.committedInsts    101292984                       # Number of instructions committed
system.switch_cpus6.commit.committedOps     124639897                       # Number of ops (including micro ops) committed
system.switch_cpus6.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus6.commit.refs              18469696                       # Number of memory references committed
system.switch_cpus6.commit.loads             11288413                       # Number of loads committed
system.switch_cpus6.commit.membars              17188                       # Number of memory barriers committed
system.switch_cpus6.commit.branches          17973366                       # Number of branches committed
system.switch_cpus6.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus6.commit.int_insts        112298978                       # Number of committed integer instructions.
system.switch_cpus6.commit.function_calls      2566608                       # Number of function calls committed.
system.switch_cpus6.commit.bw_lim_events      2792149                       # number cycles where commit BW limit reached
system.switch_cpus6.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus6.rob.rob_reads           370940809                       # The number of ROB reads
system.switch_cpus6.rob.rob_writes          290473612                       # The number of ROB writes
system.switch_cpus6.timesIdled                3051826                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus6.idleCycles               19034970                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus6.committedInsts          101292984                       # Number of Instructions Simulated
system.switch_cpus6.committedOps            124639897                       # Number of Ops (including micro ops) Simulated
system.switch_cpus6.committedInsts_total    101292984                       # Number of Instructions Simulated
system.switch_cpus6.cpi                      2.495751                       # CPI: Cycles Per Instruction
system.switch_cpus6.cpi_total                2.495751                       # CPI: Total CPI of All Threads
system.switch_cpus6.ipc                      0.400681                       # IPC: Instructions Per Cycle
system.switch_cpus6.ipc_total                0.400681                       # IPC: Total IPC of All Threads
system.switch_cpus6.int_regfile_reads       604657016                       # number of integer regfile reads
system.switch_cpus6.int_regfile_writes      186912169                       # number of integer regfile writes
system.switch_cpus6.misc_regfile_reads      133206073                       # number of misc regfile reads
system.switch_cpus6.misc_regfile_writes         34422                       # number of misc regfile writes
system.switch_cpus7.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.dtb.hits                        0                       # DTB hits
system.switch_cpus7.dtb.misses                      0                       # DTB misses
system.switch_cpus7.dtb.accesses                    0                       # DTB accesses
system.switch_cpus7.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.itb.hits                        0                       # DTB hits
system.switch_cpus7.itb.misses                      0                       # DTB misses
system.switch_cpus7.itb.accesses                    0                       # DTB accesses
system.cpu7.workload.num_syscalls                  54                       # Number of system calls
system.switch_cpus7.numCycles               252802095                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.BPredUnit.lookups        20937911                       # Number of BP lookups
system.switch_cpus7.BPredUnit.condPredicted     17132915                       # Number of conditional branches predicted
system.switch_cpus7.BPredUnit.condIncorrect      2041798                       # Number of conditional branches incorrect
system.switch_cpus7.BPredUnit.BTBLookups      8618849                       # Number of BTB lookups
system.switch_cpus7.BPredUnit.BTBHits         8237504                       # Number of BTB hits
system.switch_cpus7.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus7.BPredUnit.usedRAS         2163206                       # Number of times the RAS was used to get a target.
system.switch_cpus7.BPredUnit.RASInCorrect        93234                       # Number of incorrect RAS predictions.
system.switch_cpus7.fetch.icacheStallCycles    201528802                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus7.fetch.Insts             117109316                       # Number of instructions fetch has processed
system.switch_cpus7.fetch.Branches           20937911                       # Number of branches that fetch encountered
system.switch_cpus7.fetch.predictedBranches     10400710                       # Number of branches that fetch has predicted taken
system.switch_cpus7.fetch.Cycles             24442848                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus7.fetch.SquashCycles        5580732                       # Number of cycles fetch has spent squashing
system.switch_cpus7.fetch.BlockedCycles       4291979                       # Number of cycles fetch has spent blocked
system.switch_cpus7.fetch.CacheLines         12328187                       # Number of cache lines fetched
system.switch_cpus7.fetch.IcacheSquashes      2043824                       # Number of outstanding Icache misses that were squashed
system.switch_cpus7.fetch.rateDist::samples    233775962                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::mean     0.615081                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::stdev     1.958146                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::0       209333114     89.54%     89.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::1         1142443      0.49%     90.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::2         1812600      0.78%     90.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::3         2447887      1.05%     91.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::4         2521172      1.08%     92.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::5         2131131      0.91%     93.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::6         1195722      0.51%     94.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::7         1769967      0.76%     95.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::8        11421926      4.89%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::total    233775962                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.branchRate         0.082823                       # Number of branch fetches per cycle
system.switch_cpus7.fetch.rate               0.463245                       # Number of inst fetches per cycle
system.switch_cpus7.decode.IdleCycles       199478160                       # Number of cycles decode is idle
system.switch_cpus7.decode.BlockedCycles      6359798                       # Number of cycles decode is blocked
system.switch_cpus7.decode.RunCycles         24399423                       # Number of cycles decode is running
system.switch_cpus7.decode.UnblockCycles        26622                       # Number of cycles decode is unblocking
system.switch_cpus7.decode.SquashCycles       3511957                       # Number of cycles decode is squashing
system.switch_cpus7.decode.BranchResolved      3445675                       # Number of times decode resolved a branch
system.switch_cpus7.decode.BranchMispred          376                       # Number of times decode detected a branch misprediction
system.switch_cpus7.decode.DecodedInsts     143684149                       # Number of instructions handled by decode
system.switch_cpus7.decode.SquashedInsts         1987                       # Number of squashed instructions handled by decode
system.switch_cpus7.rename.SquashCycles       3511957                       # Number of cycles rename is squashing
system.switch_cpus7.rename.IdleCycles       200027681                       # Number of cycles rename is idle
system.switch_cpus7.rename.BlockCycles        1354407                       # Number of cycles rename is blocking
system.switch_cpus7.rename.serializeStallCycles      3750404                       # count of cycles rename stalled for serializing inst
system.switch_cpus7.rename.RunCycles         23883522                       # Number of cycles rename is running
system.switch_cpus7.rename.UnblockCycles      1247989                       # Number of cycles rename is unblocking
system.switch_cpus7.rename.RenamedInsts     143633056                       # Number of instructions processed by rename
system.switch_cpus7.rename.ROBFullEvents          167                       # Number of times rename has blocked due to ROB full
system.switch_cpus7.rename.IQFullEvents        169920                       # Number of times rename has blocked due to IQ full
system.switch_cpus7.rename.LSQFullEvents       544367                       # Number of times rename has blocked due to LSQ full
system.switch_cpus7.rename.RenamedOperands    200425485                       # Number of destination operands rename has renamed
system.switch_cpus7.rename.RenameLookups    668217593                       # Number of register rename lookups that rename has made
system.switch_cpus7.rename.int_rename_lookups    668217593                       # Number of integer rename lookups
system.switch_cpus7.rename.CommittedMaps    173783529                       # Number of HB maps that are committed
system.switch_cpus7.rename.UndoneMaps        26641876                       # Number of HB maps that are undone due to squashing
system.switch_cpus7.rename.serializingInsts        35639                       # count of serializing insts renamed
system.switch_cpus7.rename.tempSerializingInsts        18555                       # count of temporary serializing insts renamed
system.switch_cpus7.rename.skidInsts          3731527                       # count of insts added to the skid buffer
system.switch_cpus7.memDep0.insertedLoads     13432329                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus7.memDep0.insertedStores      7287525                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus7.memDep0.conflictingLoads        85573                       # Number of conflicting loads.
system.switch_cpus7.memDep0.conflictingStores      1729442                       # Number of conflicting stores.
system.switch_cpus7.iq.iqInstsAdded         143457167                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus7.iq.iqNonSpecInstsAdded        35768                       # Number of non-speculative instructions added to the IQ
system.switch_cpus7.iq.iqInstsIssued        136229042                       # Number of instructions issued
system.switch_cpus7.iq.iqSquashedInstsIssued        18676                       # Number of squashed instructions issued
system.switch_cpus7.iq.iqSquashedInstsExamined     15854711                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus7.iq.iqSquashedOperandsExamined     37986802                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus7.iq.iqSquashedNonSpecRemoved         1315                       # Number of squashed non-spec instructions that were removed
system.switch_cpus7.iq.issued_per_cycle::samples    233775962                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::mean     0.582733                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::stdev     1.273536                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::0    176131353     75.34%     75.34% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::1     23706792     10.14%     85.48% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::2     11998965      5.13%     90.62% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::3      9059319      3.88%     94.49% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::4      7124008      3.05%     97.54% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::5      2876253      1.23%     98.77% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::6      1810780      0.77%     99.54% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::7       943550      0.40%     99.95% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::8       124942      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::total    233775962                       # Number of insts issued each cycle
system.switch_cpus7.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntAlu          26247     11.62%     11.62% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntMult             0      0.00%     11.62% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntDiv              0      0.00%     11.62% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatAdd            0      0.00%     11.62% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCmp            0      0.00%     11.62% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCvt            0      0.00%     11.62% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatMult            0      0.00%     11.62% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatDiv            0      0.00%     11.62% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatSqrt            0      0.00%     11.62% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAdd             0      0.00%     11.62% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAddAcc            0      0.00%     11.62% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAlu             0      0.00%     11.62% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCmp             0      0.00%     11.62% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCvt             0      0.00%     11.62% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMisc            0      0.00%     11.62% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMult            0      0.00%     11.62% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMultAcc            0      0.00%     11.62% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShift            0      0.00%     11.62% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShiftAcc            0      0.00%     11.62% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdSqrt            0      0.00%     11.62% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAdd            0      0.00%     11.62% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAlu            0      0.00%     11.62% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCmp            0      0.00%     11.62% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCvt            0      0.00%     11.62% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatDiv            0      0.00%     11.62% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMisc            0      0.00%     11.62% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMult            0      0.00%     11.62% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.62% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatSqrt            0      0.00%     11.62% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemRead         82896     36.71%     48.34% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemWrite       116651     51.66%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntAlu    114572300     84.10%     84.10% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntMult      2036258      1.49%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAddAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMisc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShift            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMisc        17081      0.01%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemRead     12338829      9.06%     94.67% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemWrite      7264574      5.33%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::total     136229042                       # Type of FU issued
system.switch_cpus7.iq.rate                  0.538876                       # Inst issue rate
system.switch_cpus7.iq.fu_busy_cnt             225794                       # FU busy when requested
system.switch_cpus7.iq.fu_busy_rate          0.001657                       # FU busy rate (busy events/executed inst)
system.switch_cpus7.iq.int_inst_queue_reads    506478516                       # Number of integer instruction queue reads
system.switch_cpus7.iq.int_inst_queue_writes    159348206                       # Number of integer instruction queue writes
system.switch_cpus7.iq.int_inst_queue_wakeup_accesses    134192393                       # Number of integer instruction queue wakeup accesses
system.switch_cpus7.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus7.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus7.iq.int_alu_accesses     136454836                       # Number of integer alu accesses
system.switch_cpus7.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus7.iew.lsq.thread0.forwLoads       279911                       # Number of loads that had data forwarded from stores
system.switch_cpus7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.squashedLoads      2142627                       # Number of loads squashed
system.switch_cpus7.iew.lsq.thread0.ignoredResponses          118                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus7.iew.lsq.thread0.memOrderViolation          563                       # Number of memory ordering violations
system.switch_cpus7.iew.lsq.thread0.squashedStores       105425                       # Number of stores squashed
system.switch_cpus7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus7.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus7.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus7.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus7.iew.iewSquashCycles       3511957                       # Number of cycles IEW is squashing
system.switch_cpus7.iew.iewBlockCycles        1071867                       # Number of cycles IEW is blocking
system.switch_cpus7.iew.iewUnblockCycles       120833                       # Number of cycles IEW is unblocking
system.switch_cpus7.iew.iewDispatchedInsts    143493081                       # Number of instructions dispatched to IQ
system.switch_cpus7.iew.iewDispSquashedInsts        57128                       # Number of squashed instructions skipped by dispatch
system.switch_cpus7.iew.iewDispLoadInsts     13432329                       # Number of dispatched load instructions
system.switch_cpus7.iew.iewDispStoreInsts      7287525                       # Number of dispatched store instructions
system.switch_cpus7.iew.iewDispNonSpecInsts        18558                       # Number of dispatched non-speculative instructions
system.switch_cpus7.iew.iewIQFullEvents        102250                       # Number of times the IQ has become full, causing a stall
system.switch_cpus7.iew.iewLSQFullEvents           10                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus7.iew.memOrderViolationEvents          563                       # Number of memory order violations
system.switch_cpus7.iew.predictedTakenIncorrect      1188065                       # Number of branches that were predicted taken incorrectly
system.switch_cpus7.iew.predictedNotTakenIncorrect      1147926                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus7.iew.branchMispredicts      2335991                       # Number of branch mispredicts detected at execute
system.switch_cpus7.iew.iewExecutedInsts    134355842                       # Number of executed instructions
system.switch_cpus7.iew.iewExecLoadInsts     11612871                       # Number of load instructions executed
system.switch_cpus7.iew.iewExecSquashedInsts      1873200                       # Number of squashed instructions skipped in execute
system.switch_cpus7.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus7.iew.exec_nop                  146                       # number of nop insts executed
system.switch_cpus7.iew.exec_refs            18877165                       # number of memory reference insts executed
system.switch_cpus7.iew.exec_branches        19091193                       # Number of branches executed
system.switch_cpus7.iew.exec_stores           7264294                       # Number of stores executed
system.switch_cpus7.iew.exec_rate            0.531466                       # Inst execution rate
system.switch_cpus7.iew.wb_sent             134192642                       # cumulative count of insts sent to commit
system.switch_cpus7.iew.wb_count            134192393                       # cumulative count of insts written-back
system.switch_cpus7.iew.wb_producers         77029597                       # num instructions producing a value
system.switch_cpus7.iew.wb_consumers        207567495                       # num instructions consuming a value
system.switch_cpus7.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus7.iew.wb_rate              0.530820                       # insts written-back per cycle
system.switch_cpus7.iew.wb_fanout            0.371106                       # average fanout of values written-back
system.switch_cpus7.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus7.commit.commitCommittedInsts    101304599                       # The number of committed instructions
system.switch_cpus7.commit.commitCommittedOps    124654213                       # The number of committed instructions
system.switch_cpus7.commit.commitSquashedInsts     18838833                       # The number of squashed insts skipped by commit
system.switch_cpus7.commit.commitNonSpecStalls        34453                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus7.commit.branchMispredicts      2067646                       # The number of times a branch was mispredicted
system.switch_cpus7.commit.committed_per_cycle::samples    230264005                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::mean     0.541353                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::stdev     1.390388                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::0    179133956     77.80%     77.80% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::1     25341831     11.01%     88.80% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::2      9574624      4.16%     92.96% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::3      4562834      1.98%     94.94% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::4      3845218      1.67%     96.61% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::5      2206150      0.96%     97.57% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::6      1930468      0.84%     98.41% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::7       871190      0.38%     98.78% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::8      2797734      1.22%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::total    230264005                       # Number of insts commited each cycle
system.switch_cpus7.commit.committedInsts    101304599                       # Number of instructions committed
system.switch_cpus7.commit.committedOps     124654213                       # Number of ops (including micro ops) committed
system.switch_cpus7.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus7.commit.refs              18471781                       # Number of memory references committed
system.switch_cpus7.commit.loads             11289690                       # Number of loads committed
system.switch_cpus7.commit.membars              17188                       # Number of memory barriers committed
system.switch_cpus7.commit.branches          17975441                       # Number of branches committed
system.switch_cpus7.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus7.commit.int_insts        112311869                       # Number of committed integer instructions.
system.switch_cpus7.commit.function_calls      2566904                       # Number of function calls committed.
system.switch_cpus7.commit.bw_lim_events      2797734                       # number cycles where commit BW limit reached
system.switch_cpus7.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus7.rob.rob_reads           370958615                       # The number of ROB reads
system.switch_cpus7.rob.rob_writes          290498179                       # The number of ROB writes
system.switch_cpus7.timesIdled                3050919                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus7.idleCycles               19026133                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus7.committedInsts          101304599                       # Number of Instructions Simulated
system.switch_cpus7.committedOps            124654213                       # Number of Ops (including micro ops) Simulated
system.switch_cpus7.committedInsts_total    101304599                       # Number of Instructions Simulated
system.switch_cpus7.cpi                      2.495465                       # CPI: Cycles Per Instruction
system.switch_cpus7.cpi_total                2.495465                       # CPI: Total CPI of All Threads
system.switch_cpus7.ipc                      0.400727                       # IPC: Instructions Per Cycle
system.switch_cpus7.ipc_total                0.400727                       # IPC: Total IPC of All Threads
system.switch_cpus7.int_regfile_reads       604711397                       # number of integer regfile reads
system.switch_cpus7.int_regfile_writes      186924487                       # number of integer regfile writes
system.switch_cpus7.misc_regfile_reads      133213957                       # number of misc regfile reads
system.switch_cpus7.misc_regfile_writes         34422                       # number of misc regfile writes
system.l2.replacements                         113452                       # number of replacements
system.l2.tagsinuse                      32764.276720                       # Cycle average of tags in use
system.l2.total_refs                          1715665                       # Total number of references to valid blocks.
system.l2.sampled_refs                         146216                       # Sample count of references to valid blocks.
system.l2.avg_refs                          11.733771                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           224.642934                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst      8.934277                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   3051.665542                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst      7.610244                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   1698.179560                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst      9.548111                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data   3544.254989                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst      9.318061                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data   3153.134940                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus4.inst      8.347874                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus4.data   3113.494080                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus5.inst     10.262843                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus5.data   3528.854992                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus6.inst      9.502811                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus6.data   2189.982155                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus7.inst      8.822263                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus7.data   2189.152949                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           1342.958080                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data            871.121458                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           1476.681805                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data           1363.475797                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu4.data           1370.184493                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu5.data           1491.698876                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu6.data           1038.081259                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu7.data           1044.366326                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.006856                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000273                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.093129                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000232                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.051824                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000291                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.108162                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.000284                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.096226                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus4.inst     0.000255                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus4.data     0.095016                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus5.inst     0.000313                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus5.data     0.107692                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus6.inst     0.000290                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus6.data     0.066833                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus7.inst     0.000269                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus7.data     0.066808                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.040984                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.026585                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.045065                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.041610                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu4.data             0.041815                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu5.data             0.045523                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu6.data             0.031680                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu7.data             0.031872                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999886                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data        41881                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        28796                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data        51058                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data        40417                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus4.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus4.data        40521                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus5.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus5.data        51230                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus6.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus6.data        31318                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus7.inst            3                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus7.data        31358                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  316591                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            89167                       # number of Writeback hits
system.l2.Writeback_hits::total                 89167                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus0.data          156                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data          213                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data          135                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data           74                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus4.data           71                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus5.data          134                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus6.data          152                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus7.data          152                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1087                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data        42037                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        29009                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data        51193                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data        40491                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.data        40592                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.data        51364                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.data        31470                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.inst            3                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.data        31510                       # number of demand (read+write) hits
system.l2.demand_hits::total                   317678                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data        42037                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        29009                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data        51193                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data        40491                       # number of overall hits
system.l2.overall_hits::switch_cpus4.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus4.data        40592                       # number of overall hits
system.l2.overall_hits::switch_cpus5.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus5.data        51364                       # number of overall hits
system.l2.overall_hits::switch_cpus6.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus6.data        31470                       # number of overall hits
system.l2.overall_hits::switch_cpus7.inst            3                       # number of overall hits
system.l2.overall_hits::switch_cpus7.data        31510                       # number of overall hits
system.l2.overall_hits::total                  317678                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           37                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data        13982                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           33                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         7759                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           38                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data        21102                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           33                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data        14727                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.inst           33                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.data        14618                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.inst           39                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.data        21071                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.inst           41                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.data         9962                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.inst           40                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.data         9920                       # number of ReadReq misses
system.l2.ReadReq_misses::total                113435                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus0.data            4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   4                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           37                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data        13986                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           33                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         7759                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           38                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data        21102                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           33                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data        14727                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.inst           33                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.data        14618                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.inst           39                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.data        21071                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.inst           41                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.data         9962                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.inst           40                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.data         9920                       # number of demand (read+write) misses
system.l2.demand_misses::total                 113439                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           37                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data        13986                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           33                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         7759                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           38                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data        21102                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           33                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data        14727                       # number of overall misses
system.l2.overall_misses::switch_cpus4.inst           33                       # number of overall misses
system.l2.overall_misses::switch_cpus4.data        14618                       # number of overall misses
system.l2.overall_misses::switch_cpus5.inst           39                       # number of overall misses
system.l2.overall_misses::switch_cpus5.data        21071                       # number of overall misses
system.l2.overall_misses::switch_cpus6.inst           41                       # number of overall misses
system.l2.overall_misses::switch_cpus6.data         9962                       # number of overall misses
system.l2.overall_misses::switch_cpus7.inst           40                       # number of overall misses
system.l2.overall_misses::switch_cpus7.data         9920                       # number of overall misses
system.l2.overall_misses::total                113439                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      5501338                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data   2314862809                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      4996825                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data   1280427242                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      5825727                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data   3476089720                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst      5044500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data   2407750503                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.inst      5061543                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.data   2383642686                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.inst      5941230                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.data   3467395227                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.inst      6360322                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.data   1633590311                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.inst      6044940                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.data   1631630718                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total     18640165641                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus0.data       640292                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total        640292                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      5501338                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data   2315503101                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      4996825                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data   1280427242                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      5825727                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data   3476089720                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst      5044500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data   2407750503                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.inst      5061543                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.data   2383642686                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.inst      5941230                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.data   3467395227                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.inst      6360322                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.data   1633590311                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.inst      6044940                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.data   1631630718                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      18640805933                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      5501338                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data   2315503101                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      4996825                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data   1280427242                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      5825727                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data   3476089720                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst      5044500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data   2407750503                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.inst      5061543                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.data   2383642686                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.inst      5941230                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.data   3467395227                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.inst      6360322                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.data   1633590311                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.inst      6044940                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.data   1631630718                       # number of overall miss cycles
system.l2.overall_miss_latency::total     18640805933                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           38                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        55863                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           35                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        36555                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           39                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data        72160                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           34                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data        55144                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.inst           34                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.data        55139                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.inst           40                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.data        72301                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.inst           43                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.data        41280                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.inst           43                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.data        41278                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              430026                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        89167                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             89167                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data          160                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data          213                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data          135                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data           74                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus4.data           71                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus5.data          134                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus6.data          152                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus7.data          152                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              1091                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           38                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        56023                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           35                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        36768                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           39                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data        72295                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           34                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data        55218                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.inst           34                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.data        55210                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.inst           40                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.data        72435                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.inst           43                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.data        41432                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.inst           43                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.data        41430                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               431117                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           38                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        56023                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           35                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        36768                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           39                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data        72295                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           34                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data        55218                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.inst           34                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.data        55210                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.inst           40                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.data        72435                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.inst           43                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.data        41432                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.inst           43                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.data        41430                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              431117                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.973684                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.250291                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.942857                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.212256                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst     0.974359                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.292433                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst     0.970588                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.267064                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.inst     0.970588                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.data     0.265112                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.inst     0.975000                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.data     0.291434                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.inst     0.953488                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.data     0.241328                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.inst     0.930233                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.data     0.240322                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.263786                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data     0.025000                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.003666                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.973684                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.249647                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.942857                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.211026                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.974359                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.291887                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.970588                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.266707                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.inst     0.970588                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.data     0.264771                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.inst     0.975000                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.data     0.290895                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.inst     0.953488                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.data     0.240442                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.inst     0.930233                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.data     0.239440                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.263128                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.973684                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.249647                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.942857                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.211026                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.974359                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.291887                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.970588                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.266707                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.inst     0.970588                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.data     0.264771                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.inst     0.975000                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.data     0.290895                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.inst     0.953488                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.data     0.240442                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.inst     0.930233                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.data     0.239440                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.263128                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 148684.810811                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 165560.206623                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 151418.939394                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 165024.776646                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 153308.605263                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 164727.974600                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 152863.636364                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 163492.259320                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.inst 153380.090909                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.data 163062.162129                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.inst 152339.230769                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.data 164557.696692                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.inst 155129.804878                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.data 163982.163321                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.inst 151123.500000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.data 164478.903024                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 164324.640904                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus0.data       160073                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total       160073                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 148684.810811                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 165558.637280                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 151418.939394                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 165024.776646                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 153308.605263                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 164727.974600                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 152863.636364                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 163492.259320                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.inst 153380.090909                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.data 163062.162129                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.inst 152339.230769                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.data 164557.696692                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.inst 155129.804878                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.data 163982.163321                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.inst 151123.500000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.data 164478.903024                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 164324.490986                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 148684.810811                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 165558.637280                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 151418.939394                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 165024.776646                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 153308.605263                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 164727.974600                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 152863.636364                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 163492.259320                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.inst 153380.090909                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.data 163062.162129                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.inst 152339.230769                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.data 164557.696692                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.inst 155129.804878                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.data 163982.163321                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.inst 151123.500000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.data 164478.903024                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 164324.490986                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                34664                       # number of writebacks
system.l2.writebacks::total                     34664                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           37                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data        13982                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           33                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         7759                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           38                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data        21102                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           33                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data        14727                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.inst           33                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.data        14618                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.inst           39                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.data        21071                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.inst           41                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.data         9962                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.inst           40                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.data         9920                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total           113435                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus0.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              4                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           37                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data        13986                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           33                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         7759                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           38                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data        21102                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           33                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data        14727                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.inst           33                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.data        14618                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.inst           39                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.data        21071                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.inst           41                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.data         9962                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.inst           40                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.data         9920                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            113439                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           37                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data        13986                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           33                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         7759                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           38                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data        21102                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           33                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data        14727                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.inst           33                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.data        14618                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.inst           39                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.data        21071                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.inst           41                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.data         9962                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.inst           40                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.data         9920                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           113439                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      3343209                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data   1500321259                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      3072689                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data    828562475                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst      3612589                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data   2246940239                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst      3123605                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data   1549644937                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.inst      3140985                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.data   1531851008                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.inst      3669277                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.data   2240048873                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.inst      3973945                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.data   1053424271                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.inst      3718642                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.data   1053945901                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total  12032393904                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus0.data       407744                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total       407744                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      3343209                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data   1500729003                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      3072689                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    828562475                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      3612589                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data   2246940239                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst      3123605                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data   1549644937                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.inst      3140985                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.data   1531851008                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.inst      3669277                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.data   2240048873                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.inst      3973945                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.data   1053424271                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.inst      3718642                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.data   1053945901                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  12032801648                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      3343209                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data   1500729003                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      3072689                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    828562475                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      3612589                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data   2246940239                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst      3123605                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data   1549644937                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.inst      3140985                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.data   1531851008                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.inst      3669277                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.data   2240048873                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.inst      3973945                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.data   1053424271                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.inst      3718642                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.data   1053945901                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  12032801648                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.973684                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.250291                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.942857                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.212256                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.974359                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.292433                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.970588                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.267064                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.970588                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.data     0.265112                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.975000                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.data     0.291434                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.953488                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.data     0.241328                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.930233                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.data     0.240322                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.263786                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus0.data     0.025000                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.003666                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.973684                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.249647                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.942857                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.211026                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst     0.974359                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.291887                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst     0.970588                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.266707                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.inst     0.970588                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.data     0.264771                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.inst     0.975000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.data     0.290895                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.inst     0.953488                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.data     0.240442                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.inst     0.930233                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.data     0.239440                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.263128                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.973684                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.249647                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.942857                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.211026                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst     0.974359                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.291887                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst     0.970588                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.266707                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.inst     0.970588                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.data     0.264771                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.inst     0.975000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.data     0.290895                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.inst     0.953488                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.data     0.240442                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.inst     0.930233                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.data     0.239440                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.263128                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst        90357                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 107303.766199                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 93111.787879                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 106787.276067                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 95068.131579                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 106479.965833                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 94654.696970                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 105224.752971                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 95181.363636                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 104792.106170                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 94084.025641                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 106309.566371                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 96925.487805                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 105744.255270                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 92966.050000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 106244.546472                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 106073.027760                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus0.data       101936                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total       101936                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst        90357                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 107302.231017                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 93111.787879                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 106787.276067                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 95068.131579                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 106479.965833                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 94654.696970                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 105224.752971                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.inst 95181.363636                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.data 104792.106170                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.inst 94084.025641                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.data 106309.566371                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.inst 96925.487805                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.data 105744.255270                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.inst 92966.050000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.data 106244.546472                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 106072.881884                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst        90357                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 107302.231017                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 93111.787879                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 106787.276067                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 95068.131579                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 106479.965833                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 94654.696970                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 105224.752971                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.inst 95181.363636                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.data 104792.106170                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.inst 94084.025641                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.data 106309.566371                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.inst 96925.487805                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.data 105744.255270                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.inst 92966.050000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.data 106244.546472                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 106072.881884                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               518.171170                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1012164422                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   520                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1946470.042308                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    36.171170                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          482                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.057967                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.772436                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.830403                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     12156330                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       12156330                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     12156330                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        12156330                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     12156330                       # number of overall hits
system.cpu0.icache.overall_hits::total       12156330                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           47                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           47                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           47                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            47                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           47                       # number of overall misses
system.cpu0.icache.overall_misses::total           47                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      7249577                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      7249577                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      7249577                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      7249577                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      7249577                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      7249577                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     12156377                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     12156377                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     12156377                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     12156377                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     12156377                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     12156377                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000004                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000004                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 154246.319149                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 154246.319149                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 154246.319149                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 154246.319149                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 154246.319149                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 154246.319149                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            9                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            9                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            9                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           38                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           38                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           38                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           38                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           38                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           38                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      5959861                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      5959861                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      5959861                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      5959861                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      5959861                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      5959861                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 156838.447368                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 156838.447368                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 156838.447368                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 156838.447368                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 156838.447368                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 156838.447368                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 56023                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               172656894                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 56279                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               3067.874234                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   233.853946                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    22.146054                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.913492                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.086508                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      8576947                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        8576947                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7261058                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7261058                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17920                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17920                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16709                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16709                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     15838005                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        15838005                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     15838005                       # number of overall hits
system.cpu0.dcache.overall_hits::total       15838005                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       191810                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       191810                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data         3822                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         3822                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       195632                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        195632                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       195632                       # number of overall misses
system.cpu0.dcache.overall_misses::total       195632                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  23011686012                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  23011686012                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data    475752163                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total    475752163                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  23487438175                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  23487438175                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  23487438175                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  23487438175                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      8768757                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      8768757                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7264880                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7264880                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17920                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17920                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16709                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16709                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     16033637                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     16033637                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     16033637                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     16033637                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.021874                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.021874                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000526                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000526                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.012201                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.012201                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.012201                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.012201                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 119971.252865                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 119971.252865                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 124477.279696                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 124477.279696                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 120059.285674                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 120059.285674                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 120059.285674                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 120059.285674                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        22286                       # number of writebacks
system.cpu0.dcache.writebacks::total            22286                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       135947                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       135947                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data         3662                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total         3662                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       139609                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       139609                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       139609                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       139609                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        55863                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        55863                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data          160                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total          160                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        56023                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        56023                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        56023                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        56023                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   5224786168                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   5224786168                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data     10858245                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total     10858245                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   5235644413                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   5235644413                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   5235644413                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   5235644413                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.006371                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.006371                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.003494                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.003494                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.003494                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.003494                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 93528.563951                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 93528.563951                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 67864.031250                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 67864.031250                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 93455.266819                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 93455.266819                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 93455.266819                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 93455.266819                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               489.654396                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1014203848                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   490                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2069803.771429                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    34.654396                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          455                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.055536                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.729167                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.784703                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     12414890                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12414890                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     12414890                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12414890                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     12414890                       # number of overall hits
system.cpu1.icache.overall_hits::total       12414890                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           45                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           45                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           45                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            45                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           45                       # number of overall misses
system.cpu1.icache.overall_misses::total           45                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      7004914                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      7004914                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      7004914                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      7004914                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      7004914                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      7004914                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     12414935                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12414935                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     12414935                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12414935                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     12414935                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12414935                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000004                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000004                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 155664.755556                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 155664.755556                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 155664.755556                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 155664.755556                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 155664.755556                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 155664.755556                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst           10                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst           10                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst           10                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           35                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           35                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           35                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           35                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           35                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           35                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      5492198                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      5492198                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      5492198                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      5492198                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      5492198                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      5492198                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 156919.942857                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 156919.942857                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 156919.942857                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 156919.942857                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 156919.942857                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 156919.942857                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 36768                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               164336036                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 37024                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4438.635372                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   233.466710                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    22.533290                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.911979                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.088021                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      9902888                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        9902888                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7359214                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7359214                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        19074                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        19074                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        17902                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        17902                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     17262102                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        17262102                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     17262102                       # number of overall hits
system.cpu1.dcache.overall_hits::total       17262102                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        94483                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        94483                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data         2145                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         2145                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        96628                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         96628                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        96628                       # number of overall misses
system.cpu1.dcache.overall_misses::total        96628                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   9309926326                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   9309926326                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data    142083592                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    142083592                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   9452009918                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   9452009918                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   9452009918                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   9452009918                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      9997371                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9997371                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7361359                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7361359                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        19074                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        19074                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        17902                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        17902                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     17358730                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     17358730                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     17358730                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     17358730                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009451                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009451                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000291                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000291                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.005567                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.005567                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.005567                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.005567                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 98535.464856                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 98535.464856                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 66239.436830                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 66239.436830                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 97818.540361                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 97818.540361                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 97818.540361                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 97818.540361                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         8114                       # number of writebacks
system.cpu1.dcache.writebacks::total             8114                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        57928                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        57928                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data         1932                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         1932                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        59860                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        59860                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        59860                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        59860                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        36555                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        36555                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data          213                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total          213                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        36768                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        36768                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        36768                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        36768                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   3245589719                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   3245589719                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data     15947341                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total     15947341                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   3261537060                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   3261537060                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   3261537060                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   3261537060                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003656                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003656                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000029                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000029                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002118                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002118                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002118                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002118                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 88786.478430                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 88786.478430                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 74870.145540                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 74870.145540                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 88705.859987                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 88705.859987                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 88705.859987                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 88705.859987                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               527.462172                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1016748911                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   529                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1922020.625709                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    37.462172                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          490                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.060036                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.785256                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.845292                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     12290866                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       12290866                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     12290866                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        12290866                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     12290866                       # number of overall hits
system.cpu2.icache.overall_hits::total       12290866                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           50                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           50                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           50                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            50                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           50                       # number of overall misses
system.cpu2.icache.overall_misses::total           50                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      7926612                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      7926612                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      7926612                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      7926612                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      7926612                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      7926612                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     12290916                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     12290916                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     12290916                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     12290916                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     12290916                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     12290916                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000004                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000004                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 158532.240000                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 158532.240000                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 158532.240000                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 158532.240000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 158532.240000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 158532.240000                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst           11                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst           11                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst           11                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           39                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           39                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           39                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           39                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           39                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           39                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      6333335                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      6333335                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      6333335                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      6333335                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      6333335                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      6333335                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 162393.205128                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 162393.205128                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 162393.205128                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 162393.205128                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 162393.205128                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 162393.205128                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 72295                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               181280950                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 72551                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               2498.669212                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   234.177365                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    21.822635                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.914755                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.085245                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      8523692                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        8523692                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7061027                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7061027                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        19692                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        19692                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        16474                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        16474                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     15584719                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        15584719                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     15584719                       # number of overall hits
system.cpu2.dcache.overall_hits::total       15584719                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       183710                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       183710                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data          820                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total          820                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       184530                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        184530                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       184530                       # number of overall misses
system.cpu2.dcache.overall_misses::total       184530                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  20712136095                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  20712136095                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data     70190276                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total     70190276                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  20782326371                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  20782326371                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  20782326371                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  20782326371                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      8707402                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      8707402                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7061847                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7061847                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        19692                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        19692                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        16474                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        16474                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     15769249                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     15769249                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     15769249                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     15769249                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.021098                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.021098                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000116                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000116                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.011702                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.011702                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.011702                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.011702                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 112743.650836                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 112743.650836                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 85597.897561                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 85597.897561                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 112623.022658                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 112623.022658                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 112623.022658                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 112623.022658                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        13157                       # number of writebacks
system.cpu2.dcache.writebacks::total            13157                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data       111550                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       111550                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data          685                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total          685                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data       112235                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       112235                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data       112235                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       112235                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        72160                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        72160                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data          135                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total          135                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        72295                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        72295                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        72295                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        72295                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   7058721027                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   7058721027                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data      9036678                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total      9036678                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   7067757705                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   7067757705                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   7067757705                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   7067757705                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.008287                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.008287                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000019                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000019                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.004585                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.004585                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.004585                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.004585                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 97820.413345                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 97820.413345                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 66938.355556                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 66938.355556                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 97762.745764                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 97762.745764                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 97762.745764                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 97762.745764                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     1                       # number of replacements
system.cpu3.icache.tagsinuse               558.149040                       # Cycle average of tags in use
system.cpu3.icache.total_refs               931010035                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   561                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              1659554.429590                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    32.115823                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst   526.033217                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.051468                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.843002                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.894470                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     12312852                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       12312852                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     12312852                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        12312852                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     12312852                       # number of overall hits
system.cpu3.icache.overall_hits::total       12312852                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           43                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           43                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           43                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            43                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           43                       # number of overall misses
system.cpu3.icache.overall_misses::total           43                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      6599408                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      6599408                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      6599408                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      6599408                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      6599408                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      6599408                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     12312895                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     12312895                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     12312895                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     12312895                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     12312895                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     12312895                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000003                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000003                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000003                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000003                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000003                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000003                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 153474.604651                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 153474.604651                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 153474.604651                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 153474.604651                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 153474.604651                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 153474.604651                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            9                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            9                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            9                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           34                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           34                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           34                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           34                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           34                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           34                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      5484602                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      5484602                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      5484602                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      5484602                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      5484602                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      5484602                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 161311.823529                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 161311.823529                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 161311.823529                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 161311.823529                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 161311.823529                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 161311.823529                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                 55218                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               224673283                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                 55474                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs               4050.064589                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   202.022560                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    53.977440                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.789151                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.210849                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data     18095120                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       18095120                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      3492162                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       3492162                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         8251                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         8251                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         8196                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         8196                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     21587282                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        21587282                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     21587282                       # number of overall hits
system.cpu3.dcache.overall_hits::total       21587282                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data       186784                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       186784                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          365                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          365                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data       187149                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        187149                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data       187149                       # number of overall misses
system.cpu3.dcache.overall_misses::total       187149                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data  19820952825                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  19820952825                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data     31656136                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total     31656136                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data  19852608961                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  19852608961                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data  19852608961                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  19852608961                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data     18281904                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     18281904                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      3492527                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      3492527                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         8251                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         8251                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         8196                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         8196                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     21774431                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     21774431                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     21774431                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     21774431                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.010217                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.010217                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000105                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000105                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.008595                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.008595                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.008595                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.008595                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 106116.973750                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 106116.973750                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 86729.139726                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 86729.139726                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 106079.161315                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 106079.161315                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 106079.161315                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 106079.161315                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         7087                       # number of writebacks
system.cpu3.dcache.writebacks::total             7087                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data       131640                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total       131640                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data          291                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          291                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data       131931                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total       131931                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data       131931                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total       131931                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        55144                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        55144                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data           74                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total           74                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        55218                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        55218                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        55218                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        55218                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data   5219362204                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   5219362204                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data      4883935                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total      4883935                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data   5224246139                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   5224246139                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data   5224246139                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   5224246139                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.003016                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.003016                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002536                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002536                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002536                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002536                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 94649.684535                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 94649.684535                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 65999.121622                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 65999.121622                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 94611.288692                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 94611.288692                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 94611.288692                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 94611.288692                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.icache.replacements                     2                       # number of replacements
system.cpu4.icache.tagsinuse               557.493127                       # Cycle average of tags in use
system.cpu4.icache.total_refs               931012034                       # Total number of references to valid blocks.
system.cpu4.icache.sampled_refs                   561                       # Sample count of references to valid blocks.
system.cpu4.icache.avg_refs              1659557.992870                       # Average number of references to valid blocks.
system.cpu4.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.occ_blocks::switch_cpus4.inst    32.342353                       # Average occupied blocks per requestor
system.cpu4.icache.occ_blocks::cpu4.inst   525.150774                       # Average occupied blocks per requestor
system.cpu4.icache.occ_percent::switch_cpus4.inst     0.051831                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::cpu4.inst     0.841588                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::total        0.893418                       # Average percentage of cache occupancy
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst     12314851                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total       12314851                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst     12314851                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total        12314851                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst     12314851                       # number of overall hits
system.cpu4.icache.overall_hits::total       12314851                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst           45                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total           45                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst           45                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total            45                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst           45                       # number of overall misses
system.cpu4.icache.overall_misses::total           45                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::switch_cpus4.inst      6778035                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total      6778035                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::switch_cpus4.inst      6778035                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total      6778035                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::switch_cpus4.inst      6778035                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total      6778035                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst     12314896                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total     12314896                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst     12314896                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total     12314896                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst     12314896                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total     12314896                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.000004                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.000004                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::switch_cpus4.inst       150623                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total       150623                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::switch_cpus4.inst       150623                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total       150623                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::switch_cpus4.inst       150623                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total       150623                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::switch_cpus4.inst           11                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::switch_cpus4.inst           11                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::switch_cpus4.inst           11                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::switch_cpus4.inst           34                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           34                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::switch_cpus4.inst           34                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           34                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::switch_cpus4.inst           34                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           34                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::switch_cpus4.inst      5453165                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total      5453165                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::switch_cpus4.inst      5453165                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total      5453165                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::switch_cpus4.inst      5453165                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total      5453165                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::switch_cpus4.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::switch_cpus4.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 160387.205882                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 160387.205882                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::switch_cpus4.inst 160387.205882                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 160387.205882                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::switch_cpus4.inst 160387.205882                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 160387.205882                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.replacements                 55210                       # number of replacements
system.cpu4.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu4.dcache.total_refs               224671759                       # Total number of references to valid blocks.
system.cpu4.dcache.sampled_refs                 55466                       # Sample count of references to valid blocks.
system.cpu4.dcache.avg_refs               4050.621263                       # Average number of references to valid blocks.
system.cpu4.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.occ_blocks::switch_cpus4.data   202.058283                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_blocks::cpu4.data    53.941717                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_percent::switch_cpus4.data     0.789290                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::cpu4.data     0.210710                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data     18094106                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total       18094106                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data      3491640                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total       3491640                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data         8263                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total         8263                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data         8196                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total         8196                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data     21585746                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total        21585746                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data     21585746                       # number of overall hits
system.cpu4.dcache.overall_hits::total       21585746                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data       186426                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total       186426                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data          343                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total          343                       # number of WriteReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data       186769                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total        186769                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data       186769                       # number of overall misses
system.cpu4.dcache.overall_misses::total       186769                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::switch_cpus4.data  19733692750                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total  19733692750                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::switch_cpus4.data     29857969                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total     29857969                       # number of WriteReq miss cycles
system.cpu4.dcache.demand_miss_latency::switch_cpus4.data  19763550719                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total  19763550719                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::switch_cpus4.data  19763550719                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total  19763550719                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data     18280532                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total     18280532                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data      3491983                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total      3491983                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data         8263                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total         8263                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data         8196                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total         8196                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data     21772515                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total     21772515                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data     21772515                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total     21772515                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.010198                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.010198                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.000098                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.000098                       # miss rate for WriteReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.008578                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.008578                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.008578                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.008578                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::switch_cpus4.data 105852.685516                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 105852.685516                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::switch_cpus4.data 87049.472303                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 87049.472303                       # average WriteReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::switch_cpus4.data 105818.153543                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 105818.153543                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::switch_cpus4.data 105818.153543                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 105818.153543                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks         7245                       # number of writebacks
system.cpu4.dcache.writebacks::total             7245                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::switch_cpus4.data       131287                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total       131287                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::switch_cpus4.data          272                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total          272                       # number of WriteReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::switch_cpus4.data       131559                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total       131559                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::switch_cpus4.data       131559                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total       131559                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::switch_cpus4.data        55139                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total        55139                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::switch_cpus4.data           71                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total           71                       # number of WriteReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::switch_cpus4.data        55210                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total        55210                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::switch_cpus4.data        55210                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total        55210                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::switch_cpus4.data   5202901179                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total   5202901179                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::switch_cpus4.data      4711072                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total      4711072                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::switch_cpus4.data   5207612251                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total   5207612251                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::switch_cpus4.data   5207612251                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total   5207612251                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::switch_cpus4.data     0.003016                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.003016                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::switch_cpus4.data     0.000020                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.000020                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::switch_cpus4.data     0.002536                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.002536                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::switch_cpus4.data     0.002536                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.002536                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 94359.730481                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 94359.730481                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus4.data 66353.126761                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total 66353.126761                       # average WriteReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::switch_cpus4.data 94323.714019                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 94323.714019                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::switch_cpus4.data 94323.714019                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 94323.714019                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           0                       # Percentage of idle cycles
system.cpu5.icache.replacements                     0                       # number of replacements
system.cpu5.icache.tagsinuse               528.521014                       # Cycle average of tags in use
system.cpu5.icache.total_refs              1016748834                       # Total number of references to valid blocks.
system.cpu5.icache.sampled_refs                   530                       # Sample count of references to valid blocks.
system.cpu5.icache.avg_refs              1918394.026415                       # Average number of references to valid blocks.
system.cpu5.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.occ_blocks::switch_cpus5.inst    38.521014                       # Average occupied blocks per requestor
system.cpu5.icache.occ_blocks::cpu5.inst          490                       # Average occupied blocks per requestor
system.cpu5.icache.occ_percent::switch_cpus5.inst     0.061732                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::cpu5.inst     0.785256                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::total        0.846989                       # Average percentage of cache occupancy
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst     12290789                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total       12290789                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst     12290789                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total        12290789                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst     12290789                       # number of overall hits
system.cpu5.icache.overall_hits::total       12290789                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst           51                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total           51                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst           51                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total            51                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst           51                       # number of overall misses
system.cpu5.icache.overall_misses::total           51                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::switch_cpus5.inst      7924172                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total      7924172                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::switch_cpus5.inst      7924172                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total      7924172                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::switch_cpus5.inst      7924172                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total      7924172                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst     12290840                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total     12290840                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst     12290840                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total     12290840                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst     12290840                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total     12290840                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.000004                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.000004                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::switch_cpus5.inst 155375.921569                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 155375.921569                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::switch_cpus5.inst 155375.921569                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 155375.921569                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::switch_cpus5.inst 155375.921569                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 155375.921569                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::switch_cpus5.inst           11                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::switch_cpus5.inst           11                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::switch_cpus5.inst           11                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::switch_cpus5.inst           40                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           40                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::switch_cpus5.inst           40                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           40                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::switch_cpus5.inst           40                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           40                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::switch_cpus5.inst      6385130                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total      6385130                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::switch_cpus5.inst      6385130                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total      6385130                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::switch_cpus5.inst      6385130                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total      6385130                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::switch_cpus5.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::switch_cpus5.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 159628.250000                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 159628.250000                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::switch_cpus5.inst 159628.250000                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 159628.250000                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::switch_cpus5.inst 159628.250000                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 159628.250000                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.replacements                 72435                       # number of replacements
system.cpu5.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu5.dcache.total_refs               181288816                       # Total number of references to valid blocks.
system.cpu5.dcache.sampled_refs                 72691                       # Sample count of references to valid blocks.
system.cpu5.dcache.avg_refs               2493.965085                       # Average number of references to valid blocks.
system.cpu5.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.occ_blocks::switch_cpus5.data   234.174346                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_blocks::cpu5.data    21.825654                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_percent::switch_cpus5.data     0.914744                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::cpu5.data     0.085256                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data      8528558                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total        8528558                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data      7064119                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total       7064119                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data        19594                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total        19594                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data        16480                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total        16480                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data     15592677                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total        15592677                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data     15592677                       # number of overall hits
system.cpu5.dcache.overall_hits::total       15592677                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data       183186                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total       183186                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data          805                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total          805                       # number of WriteReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data       183991                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total        183991                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data       183991                       # number of overall misses
system.cpu5.dcache.overall_misses::total       183991                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::switch_cpus5.data  20571563454                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total  20571563454                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::switch_cpus5.data     69064695                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total     69064695                       # number of WriteReq miss cycles
system.cpu5.dcache.demand_miss_latency::switch_cpus5.data  20640628149                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total  20640628149                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::switch_cpus5.data  20640628149                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total  20640628149                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data      8711744                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total      8711744                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data      7064924                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total      7064924                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data        19594                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total        19594                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data        16480                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total        16480                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data     15776668                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total     15776668                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data     15776668                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total     15776668                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.021027                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.021027                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.000114                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.000114                       # miss rate for WriteReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.011662                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.011662                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.011662                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.011662                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::switch_cpus5.data 112298.775310                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 112298.775310                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::switch_cpus5.data 85794.652174                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 85794.652174                       # average WriteReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::switch_cpus5.data 112182.814100                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 112182.814100                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::switch_cpus5.data 112182.814100                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 112182.814100                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks        13563                       # number of writebacks
system.cpu5.dcache.writebacks::total            13563                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::switch_cpus5.data       110885                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total       110885                       # number of ReadReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::switch_cpus5.data          671                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total          671                       # number of WriteReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::switch_cpus5.data       111556                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total       111556                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::switch_cpus5.data       111556                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total       111556                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::switch_cpus5.data        72301                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total        72301                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::switch_cpus5.data          134                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total          134                       # number of WriteReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::switch_cpus5.data        72435                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total        72435                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::switch_cpus5.data        72435                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total        72435                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::switch_cpus5.data   7061287252                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total   7061287252                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::switch_cpus5.data      8902728                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total      8902728                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::switch_cpus5.data   7070189980                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total   7070189980                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::switch_cpus5.data   7070189980                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total   7070189980                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::switch_cpus5.data     0.008299                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.008299                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::switch_cpus5.data     0.000019                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.000019                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::switch_cpus5.data     0.004591                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.004591                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::switch_cpus5.data     0.004591                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.004591                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 97665.139514                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 97665.139514                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus5.data 66438.268657                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total 66438.268657                       # average WriteReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::switch_cpus5.data 97607.371851                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 97607.371851                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::switch_cpus5.data 97607.371851                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 97607.371851                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           0                       # Percentage of idle cycles
system.cpu6.icache.replacements                     0                       # number of replacements
system.cpu6.icache.tagsinuse               517.029377                       # Cycle average of tags in use
system.cpu6.icache.total_refs              1011023957                       # Total number of references to valid blocks.
system.cpu6.icache.sampled_refs                   518                       # Sample count of references to valid blocks.
system.cpu6.icache.avg_refs              1951783.700772                       # Average number of references to valid blocks.
system.cpu6.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.occ_blocks::switch_cpus6.inst    42.029377                       # Average occupied blocks per requestor
system.cpu6.icache.occ_blocks::cpu6.inst          475                       # Average occupied blocks per requestor
system.cpu6.icache.occ_percent::switch_cpus6.inst     0.067355                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::cpu6.inst     0.761218                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::total        0.828573                       # Average percentage of cache occupancy
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst     12328122                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total       12328122                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst     12328122                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total        12328122                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst     12328122                       # number of overall hits
system.cpu6.icache.overall_hits::total       12328122                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst           50                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           50                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst           50                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            50                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst           50                       # number of overall misses
system.cpu6.icache.overall_misses::total           50                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::switch_cpus6.inst      8198780                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total      8198780                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::switch_cpus6.inst      8198780                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total      8198780                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::switch_cpus6.inst      8198780                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total      8198780                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst     12328172                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total     12328172                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst     12328172                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total     12328172                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst     12328172                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total     12328172                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.000004                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.000004                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::switch_cpus6.inst 163975.600000                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 163975.600000                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::switch_cpus6.inst 163975.600000                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 163975.600000                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::switch_cpus6.inst 163975.600000                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 163975.600000                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::switch_cpus6.inst            7                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::switch_cpus6.inst            7                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total            7                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::switch_cpus6.inst            7                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total            7                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::switch_cpus6.inst           43                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           43                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::switch_cpus6.inst           43                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           43                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::switch_cpus6.inst           43                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           43                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::switch_cpus6.inst      7053947                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total      7053947                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::switch_cpus6.inst      7053947                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total      7053947                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::switch_cpus6.inst      7053947                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total      7053947                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::switch_cpus6.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::switch_cpus6.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 164045.279070                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 164045.279070                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::switch_cpus6.inst 164045.279070                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 164045.279070                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::switch_cpus6.inst 164045.279070                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 164045.279070                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.replacements                 41432                       # number of replacements
system.cpu6.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu6.dcache.total_refs               166568840                       # Total number of references to valid blocks.
system.cpu6.dcache.sampled_refs                 41688                       # Sample count of references to valid blocks.
system.cpu6.dcache.avg_refs               3995.606410                       # Average number of references to valid blocks.
system.cpu6.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.occ_blocks::switch_cpus6.data   233.358316                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_blocks::cpu6.data    22.641684                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_percent::switch_cpus6.data     0.911556                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::cpu6.data     0.088444                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data      8490224                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total        8490224                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data      7147335                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total       7147335                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data        18444                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total        18444                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data        17211                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total        17211                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data     15637559                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total        15637559                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data     15637559                       # number of overall hits
system.cpu6.dcache.overall_hits::total       15637559                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data       132799                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total       132799                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data          889                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total          889                       # number of WriteReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data       133688                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total        133688                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data       133688                       # number of overall misses
system.cpu6.dcache.overall_misses::total       133688                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::switch_cpus6.data  15081012234                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total  15081012234                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::switch_cpus6.data     75905857                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total     75905857                       # number of WriteReq miss cycles
system.cpu6.dcache.demand_miss_latency::switch_cpus6.data  15156918091                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total  15156918091                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::switch_cpus6.data  15156918091                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total  15156918091                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data      8623023                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total      8623023                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data      7148224                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total      7148224                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data        18444                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total        18444                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data        17211                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total        17211                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data     15771247                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total     15771247                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data     15771247                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total     15771247                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.015401                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.015401                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.000124                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.000124                       # miss rate for WriteReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.008477                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.008477                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.008477                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.008477                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::switch_cpus6.data 113562.694252                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 113562.694252                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::switch_cpus6.data 85383.416198                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 85383.416198                       # average WriteReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::switch_cpus6.data 113375.307365                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 113375.307365                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::switch_cpus6.data 113375.307365                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 113375.307365                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks         8857                       # number of writebacks
system.cpu6.dcache.writebacks::total             8857                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::switch_cpus6.data        91519                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total        91519                       # number of ReadReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::switch_cpus6.data          737                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total          737                       # number of WriteReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::switch_cpus6.data        92256                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total        92256                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::switch_cpus6.data        92256                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total        92256                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::switch_cpus6.data        41280                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total        41280                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::switch_cpus6.data          152                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total          152                       # number of WriteReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::switch_cpus6.data        41432                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total        41432                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::switch_cpus6.data        41432                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total        41432                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::switch_cpus6.data   3791853309                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total   3791853309                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::switch_cpus6.data      9979670                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total      9979670                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::switch_cpus6.data   3801832979                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total   3801832979                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::switch_cpus6.data   3801832979                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total   3801832979                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::switch_cpus6.data     0.004787                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.004787                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::switch_cpus6.data     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::switch_cpus6.data     0.002627                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.002627                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::switch_cpus6.data     0.002627                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.002627                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 91856.911555                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 91856.911555                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus6.data 65655.723684                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total 65655.723684                       # average WriteReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::switch_cpus6.data 91760.788255                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 91760.788255                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::switch_cpus6.data 91760.788255                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 91760.788255                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           0                       # Percentage of idle cycles
system.cpu7.icache.replacements                     0                       # number of replacements
system.cpu7.icache.tagsinuse               517.273180                       # Cycle average of tags in use
system.cpu7.icache.total_refs              1011023972                       # Total number of references to valid blocks.
system.cpu7.icache.sampled_refs                   518                       # Sample count of references to valid blocks.
system.cpu7.icache.avg_refs              1951783.729730                       # Average number of references to valid blocks.
system.cpu7.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.occ_blocks::switch_cpus7.inst    42.273180                       # Average occupied blocks per requestor
system.cpu7.icache.occ_blocks::cpu7.inst          475                       # Average occupied blocks per requestor
system.cpu7.icache.occ_percent::switch_cpus7.inst     0.067745                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::cpu7.inst     0.761218                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::total        0.828963                       # Average percentage of cache occupancy
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst     12328137                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total       12328137                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst     12328137                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total        12328137                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst     12328137                       # number of overall hits
system.cpu7.icache.overall_hits::total       12328137                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst           50                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           50                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst           50                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            50                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst           50                       # number of overall misses
system.cpu7.icache.overall_misses::total           50                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::switch_cpus7.inst      8039270                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total      8039270                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::switch_cpus7.inst      8039270                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total      8039270                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::switch_cpus7.inst      8039270                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total      8039270                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst     12328187                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total     12328187                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst     12328187                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total     12328187                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst     12328187                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total     12328187                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.000004                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.000004                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::switch_cpus7.inst 160785.400000                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 160785.400000                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::switch_cpus7.inst 160785.400000                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 160785.400000                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::switch_cpus7.inst 160785.400000                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 160785.400000                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::switch_cpus7.inst            7                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::switch_cpus7.inst            7                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total            7                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::switch_cpus7.inst            7                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total            7                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::switch_cpus7.inst           43                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           43                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::switch_cpus7.inst           43                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           43                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::switch_cpus7.inst           43                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           43                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::switch_cpus7.inst      6802128                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total      6802128                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::switch_cpus7.inst      6802128                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total      6802128                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::switch_cpus7.inst      6802128                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total      6802128                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::switch_cpus7.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::switch_cpus7.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 158189.023256                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 158189.023256                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::switch_cpus7.inst 158189.023256                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 158189.023256                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::switch_cpus7.inst 158189.023256                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 158189.023256                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.replacements                 41429                       # number of replacements
system.cpu7.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu7.dcache.total_refs               166567793                       # Total number of references to valid blocks.
system.cpu7.dcache.sampled_refs                 41685                       # Sample count of references to valid blocks.
system.cpu7.dcache.avg_refs               3995.868850                       # Average number of references to valid blocks.
system.cpu7.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.occ_blocks::switch_cpus7.data   233.358975                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_blocks::cpu7.data    22.641025                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_percent::switch_cpus7.data     0.911558                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::cpu7.data     0.088442                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data      8488390                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total        8488390                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data      7148144                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total       7148144                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data        18422                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total        18422                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data        17211                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total        17211                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data     15636534                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total        15636534                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data     15636534                       # number of overall hits
system.cpu7.dcache.overall_hits::total       15636534                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data       132626                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total       132626                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data          886                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total          886                       # number of WriteReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data       133512                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total        133512                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data       133512                       # number of overall misses
system.cpu7.dcache.overall_misses::total       133512                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::switch_cpus7.data  15059682008                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total  15059682008                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::switch_cpus7.data     75662413                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total     75662413                       # number of WriteReq miss cycles
system.cpu7.dcache.demand_miss_latency::switch_cpus7.data  15135344421                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total  15135344421                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::switch_cpus7.data  15135344421                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total  15135344421                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data      8621016                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total      8621016                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data      7149030                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total      7149030                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data        18422                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total        18422                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data        17211                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total        17211                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data     15770046                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total     15770046                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data     15770046                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total     15770046                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.015384                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.015384                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.000124                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.000124                       # miss rate for WriteReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.008466                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.008466                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.008466                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.008466                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::switch_cpus7.data 113549.997798                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 113549.997798                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::switch_cpus7.data 85397.757336                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 85397.757336                       # average WriteReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::switch_cpus7.data 113363.176501                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 113363.176501                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::switch_cpus7.data 113363.176501                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 113363.176501                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks         8858                       # number of writebacks
system.cpu7.dcache.writebacks::total             8858                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_hits::switch_cpus7.data        91348                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total        91348                       # number of ReadReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::switch_cpus7.data          734                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total          734                       # number of WriteReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::switch_cpus7.data        92082                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total        92082                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::switch_cpus7.data        92082                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total        92082                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::switch_cpus7.data        41278                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total        41278                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::switch_cpus7.data          152                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total          152                       # number of WriteReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::switch_cpus7.data        41430                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total        41430                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::switch_cpus7.data        41430                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total        41430                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::switch_cpus7.data   3792588379                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total   3792588379                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::switch_cpus7.data     10019010                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total     10019010                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::switch_cpus7.data   3802607389                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total   3802607389                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::switch_cpus7.data   3802607389                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total   3802607389                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::switch_cpus7.data     0.004788                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.004788                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::switch_cpus7.data     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::switch_cpus7.data     0.002627                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.002627                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::switch_cpus7.data     0.002627                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.002627                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 91879.169994                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 91879.169994                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus7.data 65914.539474                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 65914.539474                       # average WriteReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::switch_cpus7.data 91783.909944                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 91783.909944                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::switch_cpus7.data 91783.909944                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 91783.909944                       # average overall mshr miss latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
