Analysis & Synthesis report for Deliverable_4
Mon Mar 25 14:46:41 2024
Quartus Prime Version 22.1std.2 Build 922 07/20/2023 SC Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. User-Specified and Inferred Latches
 12. Registers Removed During Synthesis
 13. Removed Registers Triggering Further Register Optimizations
 14. General Register Statistics
 15. Inverted Register Statistics
 16. Registers Packed Into Inferred Megafunctions
 17. Multiplexer Restructuring Statistics (Restructuring Performed)
 18. Source assignments for Top-level Entity: |Deliverable_4
 19. Source assignments for sld_signaltap:auto_signaltap_0
 20. Source assignments for i_rx:RXI|altshift_taps:delayed_in_rtl_0|shift_taps_d6m:auto_generated|altsyncram_5l31:altsyncram4
 21. Parameter Settings for User Entity Instance: mer_test:MER_I
 22. Parameter Settings for User Entity Instance: mer_test:MER_Q
 23. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 24. Parameter Settings for Inferred Entity Instance: i_rx:RXI|altshift_taps:delayed_in_rtl_0
 25. Parameter Settings for Inferred Entity Instance: i_rx:RXI|half_band_filter_2:HALF3|lpm_mult:Mult1
 26. Parameter Settings for Inferred Entity Instance: i_rx:RXI|half_band_filter_2:HALF3|lpm_mult:Mult0
 27. Parameter Settings for Inferred Entity Instance: i_tx:TXI|half_band_filter_2:HALF2|lpm_mult:Mult1
 28. Parameter Settings for Inferred Entity Instance: i_tx:TXI|half_band_filter_2:HALF2|lpm_mult:Mult0
 29. Parameter Settings for Inferred Entity Instance: mapper_power:MAPPOW_I|lpm_mult:Mult0
 30. Parameter Settings for Inferred Entity Instance: square_error:SQERR_I|lpm_mult:Mult0
 31. Parameter Settings for Inferred Entity Instance: i_rx:RXI|half_band_filter_1:HALF4|lpm_mult:Mult0
 32. Parameter Settings for Inferred Entity Instance: i_rx:RXI|rx_red2:RECEIVER|lpm_mult:Mult15
 33. Parameter Settings for Inferred Entity Instance: i_rx:RXI|rx_red2:RECEIVER|lpm_mult:Mult14
 34. Parameter Settings for Inferred Entity Instance: i_rx:RXI|rx_red2:RECEIVER|lpm_mult:Mult13
 35. Parameter Settings for Inferred Entity Instance: i_rx:RXI|rx_red2:RECEIVER|lpm_mult:Mult12
 36. Parameter Settings for Inferred Entity Instance: i_rx:RXI|rx_red2:RECEIVER|lpm_mult:Mult11
 37. Parameter Settings for Inferred Entity Instance: i_tx:TXI|half_band_filter_1:HALF1|lpm_mult:Mult0
 38. Parameter Settings for Inferred Entity Instance: i_rx:RXI|rx_red2:RECEIVER|lpm_mult:Mult10
 39. Parameter Settings for Inferred Entity Instance: i_rx:RXI|rx_red2:RECEIVER|lpm_mult:Mult9
 40. Parameter Settings for Inferred Entity Instance: i_rx:RXI|rx_red2:RECEIVER|lpm_mult:Mult7
 41. Parameter Settings for Inferred Entity Instance: i_rx:RXI|rx_red2:RECEIVER|lpm_mult:Mult8
 42. Parameter Settings for Inferred Entity Instance: i_rx:RXI|rx_red2:RECEIVER|lpm_mult:Mult5
 43. Parameter Settings for Inferred Entity Instance: i_rx:RXI|rx_red2:RECEIVER|lpm_mult:Mult6
 44. Parameter Settings for Inferred Entity Instance: i_rx:RXI|rx_red2:RECEIVER|lpm_mult:Mult16
 45. Parameter Settings for Inferred Entity Instance: i_rx:RXI|rx_red2:RECEIVER|lpm_mult:Mult2
 46. Parameter Settings for Inferred Entity Instance: i_rx:RXI|rx_red2:RECEIVER|lpm_mult:Mult3
 47. Parameter Settings for Inferred Entity Instance: i_rx:RXI|rx_red2:RECEIVER|lpm_mult:Mult4
 48. Parameter Settings for Inferred Entity Instance: i_rx:RXI|rx_red2:RECEIVER|lpm_mult:Mult0
 49. Parameter Settings for Inferred Entity Instance: i_rx:RXI|rx_red2:RECEIVER|lpm_mult:Mult1
 50. altshift_taps Parameter Settings by Entity Instance
 51. lpm_mult Parameter Settings by Entity Instance
 52. Port Connectivity Checks: "mer_test:MER_Q"
 53. Port Connectivity Checks: "mer_test:MER_I"
 54. Port Connectivity Checks: "mapper_power:MAPPOW_I"
 55. Port Connectivity Checks: "dc_error:DCERR_I"
 56. Port Connectivity Checks: "square_error:SQERR_I"
 57. Port Connectivity Checks: "q_rx:RXQ|down_sampler_4:DOWNER"
 58. Port Connectivity Checks: "i_rx:RXI|down_sampler_4:DOWNER"
 59. Port Connectivity Checks: "channel:CH"
 60. Port Connectivity Checks: "q_tx:TXQ|up_sampler_2_2:UP2"
 61. Port Connectivity Checks: "q_tx:TXQ|up_sampler_2_1:UP1"
 62. Port Connectivity Checks: "q_tx:TXQ"
 63. Port Connectivity Checks: "i_tx:TXI|up_sampler_2_2:UP2"
 64. Port Connectivity Checks: "i_tx:TXI|up_sampler_2_1:UP1"
 65. Port Connectivity Checks: "i_tx:TXI"
 66. Port Connectivity Checks: "lfsr:SUT"
 67. Signal Tap Logic Analyzer Settings
 68. Post-Synthesis Netlist Statistics for Top Partition
 69. Elapsed Time Per Partition
 70. Connections to In-System Debugging Instance "auto_signaltap_0"
 71. Analysis & Synthesis Messages
 72. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2023  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                            ;
+------------------------------------+----------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Mon Mar 25 14:46:41 2024              ;
; Quartus Prime Version              ; 22.1std.2 Build 922 07/20/2023 SC Standard Edition ;
; Revision Name                      ; Deliverable_4                                      ;
; Top-level Entity Name              ; Deliverable_4                                      ;
; Family                             ; Cyclone IV E                                       ;
; Total logic elements               ; 15,295                                             ;
;     Total combinational functions  ; 7,886                                              ;
;     Dedicated logic registers      ; 10,739                                             ;
; Total registers                    ; 10739                                              ;
; Total pins                         ; 97                                                 ;
; Total virtual pins                 ; 0                                                  ;
; Total memory bits                  ; 282,675                                            ;
; Embedded Multiplier 9-bit elements ; 50                                                 ;
; Total PLLs                         ; 0                                                  ;
+------------------------------------+----------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                            ; Deliverable_4      ; Deliverable_4      ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.01        ;
; Maximum used               ; 8           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processor 3            ;   0.1%      ;
;     Processor 4            ;   0.1%      ;
;     Processor 5            ;   0.1%      ;
;     Processor 6            ;   0.1%      ;
;     Processor 7            ;   0.1%      ;
;     Processor 8            ;   0.1%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                              ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                                    ; Library     ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+-------------+
; up_sampler_4.v                                                     ; yes             ; User Verilog HDL File                        ; /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/up_sampler_4.v                                                     ;             ;
; up_sampler_2_2.v                                                   ; yes             ; User Verilog HDL File                        ; /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/up_sampler_2_2.v                                                   ;             ;
; up_sampler_2_1.v                                                   ; yes             ; User Verilog HDL File                        ; /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/up_sampler_2_1.v                                                   ;             ;
; tx_practical.v                                                     ; yes             ; User Verilog HDL File                        ; /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/tx_practical.v                                                     ;             ;
; square_error.v                                                     ; yes             ; User Verilog HDL File                        ; /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/square_error.v                                                     ;             ;
; slicer.v                                                           ; yes             ; User Verilog HDL File                        ; /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/slicer.v                                                           ;             ;
; rx_red2.v                                                          ; yes             ; User Verilog HDL File                        ; /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/rx_red2.v                                                          ;             ;
; mer_test.v                                                         ; yes             ; User Verilog HDL File                        ; /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/mer_test.v                                                         ;             ;
; mapper_power.v                                                     ; yes             ; User Verilog HDL File                        ; /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/mapper_power.v                                                     ;             ;
; lfsr.v                                                             ; yes             ; User Verilog HDL File                        ; /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/lfsr.v                                                             ;             ;
; half_band_filter_2.v                                               ; yes             ; User Verilog HDL File                        ; /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/half_band_filter_2.v                                               ;             ;
; half_band_filter_1.v                                               ; yes             ; User Verilog HDL File                        ; /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/half_band_filter_1.v                                               ;             ;
; down_sampler_4.v                                                   ; yes             ; User Verilog HDL File                        ; /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/down_sampler_4.v                                                   ;             ;
; down_sampler_2_2.v                                                 ; yes             ; User Verilog HDL File                        ; /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/down_sampler_2_2.v                                                 ;             ;
; down_sampler_2_1.v                                                 ; yes             ; User Verilog HDL File                        ; /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/down_sampler_2_1.v                                                 ;             ;
; Deliverable_4.v                                                    ; yes             ; User Verilog HDL File                        ; /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v                                                    ;             ;
; dc_error.v                                                         ; yes             ; User Verilog HDL File                        ; /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/dc_error.v                                                         ;             ;
; i_tx.v                                                             ; yes             ; Auto-Found Verilog HDL File                  ; /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/i_tx.v                                                             ;             ;
; q_tx.v                                                             ; yes             ; Auto-Found Verilog HDL File                  ; /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/q_tx.v                                                             ;             ;
; channel.v                                                          ; yes             ; Auto-Found Verilog HDL File                  ; /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/channel.v                                                          ;             ;
; i_rx.v                                                             ; yes             ; Auto-Found Verilog HDL File                  ; /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/i_rx.v                                                             ;             ;
; q_rx.v                                                             ; yes             ; Auto-Found Verilog HDL File                  ; /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/q_rx.v                                                             ;             ;
; sld_signaltap.vhd                                                  ; yes             ; Megafunction                                 ; /opt/intelFPGA/22.1.2/quartus/libraries/megafunctions/sld_signaltap.vhd                                                         ;             ;
; sld_signaltap_impl.vhd                                             ; yes             ; Encrypted Megafunction                       ; /opt/intelFPGA/22.1.2/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                                                    ;             ;
; sld_ela_control.vhd                                                ; yes             ; Encrypted Megafunction                       ; /opt/intelFPGA/22.1.2/quartus/libraries/megafunctions/sld_ela_control.vhd                                                       ;             ;
; lpm_shiftreg.tdf                                                   ; yes             ; Megafunction                                 ; /opt/intelFPGA/22.1.2/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                                          ;             ;
; lpm_constant.inc                                                   ; yes             ; Megafunction                                 ; /opt/intelFPGA/22.1.2/quartus/libraries/megafunctions/lpm_constant.inc                                                          ;             ;
; dffeea.inc                                                         ; yes             ; Megafunction                                 ; /opt/intelFPGA/22.1.2/quartus/libraries/megafunctions/dffeea.inc                                                                ;             ;
; aglobal221.inc                                                     ; yes             ; Megafunction                                 ; /opt/intelFPGA/22.1.2/quartus/libraries/megafunctions/aglobal221.inc                                                            ;             ;
; sld_mbpmg.vhd                                                      ; yes             ; Encrypted Megafunction                       ; /opt/intelFPGA/22.1.2/quartus/libraries/megafunctions/sld_mbpmg.vhd                                                             ;             ;
; sld_ela_trigger_flow_mgr.vhd                                       ; yes             ; Encrypted Megafunction                       ; /opt/intelFPGA/22.1.2/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                                              ;             ;
; sld_buffer_manager.vhd                                             ; yes             ; Encrypted Megafunction                       ; /opt/intelFPGA/22.1.2/quartus/libraries/megafunctions/sld_buffer_manager.vhd                                                    ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                 ; /opt/intelFPGA/22.1.2/quartus/libraries/megafunctions/altsyncram.tdf                                                            ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                 ; /opt/intelFPGA/22.1.2/quartus/libraries/megafunctions/stratix_ram_block.inc                                                     ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                 ; /opt/intelFPGA/22.1.2/quartus/libraries/megafunctions/lpm_mux.inc                                                               ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                 ; /opt/intelFPGA/22.1.2/quartus/libraries/megafunctions/lpm_decode.inc                                                            ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                 ; /opt/intelFPGA/22.1.2/quartus/libraries/megafunctions/a_rdenreg.inc                                                             ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                 ; /opt/intelFPGA/22.1.2/quartus/libraries/megafunctions/altrom.inc                                                                ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                 ; /opt/intelFPGA/22.1.2/quartus/libraries/megafunctions/altram.inc                                                                ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                 ; /opt/intelFPGA/22.1.2/quartus/libraries/megafunctions/altdpram.inc                                                              ;             ;
; db/altsyncram_4e24.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/db/altsyncram_4e24.tdf                                             ;             ;
; altdpram.tdf                                                       ; yes             ; Megafunction                                 ; /opt/intelFPGA/22.1.2/quartus/libraries/megafunctions/altdpram.tdf                                                              ;             ;
; memmodes.inc                                                       ; yes             ; Megafunction                                 ; /opt/intelFPGA/22.1.2/quartus/libraries/others/maxplus2/memmodes.inc                                                            ;             ;
; a_hdffe.inc                                                        ; yes             ; Megafunction                                 ; /opt/intelFPGA/22.1.2/quartus/libraries/megafunctions/a_hdffe.inc                                                               ;             ;
; alt_le_rden_reg.inc                                                ; yes             ; Megafunction                                 ; /opt/intelFPGA/22.1.2/quartus/libraries/megafunctions/alt_le_rden_reg.inc                                                       ;             ;
; altsyncram.inc                                                     ; yes             ; Megafunction                                 ; /opt/intelFPGA/22.1.2/quartus/libraries/megafunctions/altsyncram.inc                                                            ;             ;
; lpm_mux.tdf                                                        ; yes             ; Megafunction                                 ; /opt/intelFPGA/22.1.2/quartus/libraries/megafunctions/lpm_mux.tdf                                                               ;             ;
; muxlut.inc                                                         ; yes             ; Megafunction                                 ; /opt/intelFPGA/22.1.2/quartus/libraries/megafunctions/muxlut.inc                                                                ;             ;
; bypassff.inc                                                       ; yes             ; Megafunction                                 ; /opt/intelFPGA/22.1.2/quartus/libraries/megafunctions/bypassff.inc                                                              ;             ;
; altshift.inc                                                       ; yes             ; Megafunction                                 ; /opt/intelFPGA/22.1.2/quartus/libraries/megafunctions/altshift.inc                                                              ;             ;
; db/mux_psc.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/db/mux_psc.tdf                                                     ;             ;
; lpm_decode.tdf                                                     ; yes             ; Megafunction                                 ; /opt/intelFPGA/22.1.2/quartus/libraries/megafunctions/lpm_decode.tdf                                                            ;             ;
; declut.inc                                                         ; yes             ; Megafunction                                 ; /opt/intelFPGA/22.1.2/quartus/libraries/megafunctions/declut.inc                                                                ;             ;
; lpm_compare.inc                                                    ; yes             ; Megafunction                                 ; /opt/intelFPGA/22.1.2/quartus/libraries/megafunctions/lpm_compare.inc                                                           ;             ;
; db/decode_dvf.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/db/decode_dvf.tdf                                                  ;             ;
; lpm_counter.tdf                                                    ; yes             ; Megafunction                                 ; /opt/intelFPGA/22.1.2/quartus/libraries/megafunctions/lpm_counter.tdf                                                           ;             ;
; lpm_add_sub.inc                                                    ; yes             ; Megafunction                                 ; /opt/intelFPGA/22.1.2/quartus/libraries/megafunctions/lpm_add_sub.inc                                                           ;             ;
; cmpconst.inc                                                       ; yes             ; Megafunction                                 ; /opt/intelFPGA/22.1.2/quartus/libraries/megafunctions/cmpconst.inc                                                              ;             ;
; lpm_counter.inc                                                    ; yes             ; Megafunction                                 ; /opt/intelFPGA/22.1.2/quartus/libraries/megafunctions/lpm_counter.inc                                                           ;             ;
; alt_counter_stratix.inc                                            ; yes             ; Megafunction                                 ; /opt/intelFPGA/22.1.2/quartus/libraries/megafunctions/alt_counter_stratix.inc                                                   ;             ;
; db/cntr_fii.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/db/cntr_fii.tdf                                                    ;             ;
; db/cmpr_vgc.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/db/cmpr_vgc.tdf                                                    ;             ;
; db/cntr_89j.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/db/cntr_89j.tdf                                                    ;             ;
; db/cntr_cgi.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/db/cntr_cgi.tdf                                                    ;             ;
; db/cmpr_rgc.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/db/cmpr_rgc.tdf                                                    ;             ;
; db/cntr_23j.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/db/cntr_23j.tdf                                                    ;             ;
; db/cmpr_ngc.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/db/cmpr_ngc.tdf                                                    ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                       ; /opt/intelFPGA/22.1.2/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                            ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                       ; /opt/intelFPGA/22.1.2/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                             ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                       ; /opt/intelFPGA/22.1.2/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                         ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                       ; /opt/intelFPGA/22.1.2/quartus/libraries/megafunctions/sld_hub.vhd                                                               ; altera_sld  ;
; db/ip/sld4f823103/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/db/ip/sld4f823103/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sld4f823103/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/db/ip/sld4f823103/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sld4f823103/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/db/ip/sld4f823103/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sld4f823103/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/db/ip/sld4f823103/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sld4f823103/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File               ; /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/db/ip/sld4f823103/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sld4f823103/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/db/ip/sld4f823103/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                       ; /opt/intelFPGA/22.1.2/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                          ;             ;
; altshift_taps.tdf                                                  ; yes             ; Megafunction                                 ; /opt/intelFPGA/22.1.2/quartus/libraries/megafunctions/altshift_taps.tdf                                                         ;             ;
; db/shift_taps_d6m.tdf                                              ; yes             ; Auto-Generated Megafunction                  ; /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/db/shift_taps_d6m.tdf                                              ;             ;
; db/altsyncram_5l31.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/db/altsyncram_5l31.tdf                                             ;             ;
; db/add_sub_24e.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/db/add_sub_24e.tdf                                                 ;             ;
; db/cntr_6pf.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/db/cntr_6pf.tdf                                                    ;             ;
; db/cmpr_ogc.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/db/cmpr_ogc.tdf                                                    ;             ;
; lpm_mult.tdf                                                       ; yes             ; Megafunction                                 ; /opt/intelFPGA/22.1.2/quartus/libraries/megafunctions/lpm_mult.tdf                                                              ;             ;
; multcore.inc                                                       ; yes             ; Megafunction                                 ; /opt/intelFPGA/22.1.2/quartus/libraries/megafunctions/multcore.inc                                                              ;             ;
; db/mult_s9t.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/db/mult_s9t.tdf                                                    ;             ;
; db/mult_0at.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/db/mult_0at.tdf                                                    ;             ;
; db/mult_c6t.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/db/mult_c6t.tdf                                                    ;             ;
; db/mult_86t.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/db/mult_86t.tdf                                                    ;             ;
; db/mult_46t.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/db/mult_46t.tdf                                                    ;             ;
; db/mult_26t.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/db/mult_26t.tdf                                                    ;             ;
; db/mult_06t.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/db/mult_06t.tdf                                                    ;             ;
; db/mult_76t.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/db/mult_76t.tdf                                                    ;             ;
; db/mult_56t.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/db/mult_56t.tdf                                                    ;             ;
; db/mult_s4t.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/db/mult_s4t.tdf                                                    ;             ;
; db/mult_r9t.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/db/mult_r9t.tdf                                                    ;             ;
; db/mult_q4t.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/db/mult_q4t.tdf                                                    ;             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+-------------+


+------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary          ;
+---------------------------------------------+--------+
; Resource                                    ; Usage  ;
+---------------------------------------------+--------+
; Estimated Total logic elements              ; 15,295 ;
;                                             ;        ;
; Total combinational functions               ; 7886   ;
; Logic element usage by number of LUT inputs ;        ;
;     -- 4 input functions                    ; 2768   ;
;     -- 3 input functions                    ; 4398   ;
;     -- <=2 input functions                  ; 720    ;
;                                             ;        ;
; Logic elements by mode                      ;        ;
;     -- normal mode                          ; 4066   ;
;     -- arithmetic mode                      ; 3820   ;
;                                             ;        ;
; Total registers                             ; 10739  ;
;     -- Dedicated logic registers            ; 10739  ;
;     -- I/O registers                        ; 0      ;
;                                             ;        ;
; I/O pins                                    ; 97     ;
; Total memory bits                           ; 282675 ;
;                                             ;        ;
; Embedded Multiplier 9-bit elements          ; 50     ;
;                                             ;        ;
; Maximum fan-out node                        ; clk    ;
; Maximum fan-out                             ; 9643   ;
; Total fan-out                               ; 62724  ;
; Average fan-out                             ; 3.27   ;
+---------------------------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                       ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |Deliverable_4                                                                                                                          ; 7886 (108)          ; 10739 (120)               ; 282675      ; 50           ; 0       ; 25        ; 97   ; 0            ; |Deliverable_4                                                                                                                                                                                                                                                                                                                                            ; Deliverable_4                     ; work         ;
;    |i_rx:RXI|                                                                                                                           ; 3227 (73)           ; 5843 (72)                 ; 51          ; 40           ; 0       ; 20        ; 0    ; 0            ; |Deliverable_4|i_rx:RXI                                                                                                                                                                                                                                                                                                                                   ; i_rx                              ; work         ;
;       |altshift_taps:delayed_in_rtl_0|                                                                                                  ; 7 (0)               ; 4 (0)                     ; 51          ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|i_rx:RXI|altshift_taps:delayed_in_rtl_0                                                                                                                                                                                                                                                                                                    ; altshift_taps                     ; work         ;
;          |shift_taps_d6m:auto_generated|                                                                                                ; 7 (2)               ; 4 (2)                     ; 51          ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|i_rx:RXI|altshift_taps:delayed_in_rtl_0|shift_taps_d6m:auto_generated                                                                                                                                                                                                                                                                      ; shift_taps_d6m                    ; work         ;
;             |altsyncram_5l31:altsyncram4|                                                                                               ; 0 (0)               ; 0 (0)                     ; 51          ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|i_rx:RXI|altshift_taps:delayed_in_rtl_0|shift_taps_d6m:auto_generated|altsyncram_5l31:altsyncram4                                                                                                                                                                                                                                          ; altsyncram_5l31                   ; work         ;
;             |cntr_6pf:cntr1|                                                                                                            ; 5 (5)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|i_rx:RXI|altshift_taps:delayed_in_rtl_0|shift_taps_d6m:auto_generated|cntr_6pf:cntr1                                                                                                                                                                                                                                                       ; cntr_6pf                          ; work         ;
;       |down_sampler_2_1:DOWN1|                                                                                                          ; 0 (0)               ; 18 (18)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|i_rx:RXI|down_sampler_2_1:DOWN1                                                                                                                                                                                                                                                                                                            ; down_sampler_2_1                  ; work         ;
;       |down_sampler_2_2:DOWN2|                                                                                                          ; 0 (0)               ; 18 (18)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|i_rx:RXI|down_sampler_2_2:DOWN2                                                                                                                                                                                                                                                                                                            ; down_sampler_2_2                  ; work         ;
;       |down_sampler_4:DOWNER|                                                                                                           ; 0 (0)               ; 18 (18)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|i_rx:RXI|down_sampler_4:DOWNER                                                                                                                                                                                                                                                                                                             ; down_sampler_4                    ; work         ;
;       |half_band_filter_1:HALF4|                                                                                                        ; 157 (157)           ; 243 (243)                 ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Deliverable_4|i_rx:RXI|half_band_filter_1:HALF4                                                                                                                                                                                                                                                                                                          ; half_band_filter_1                ; work         ;
;          |lpm_mult:Mult0|                                                                                                               ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Deliverable_4|i_rx:RXI|half_band_filter_1:HALF4|lpm_mult:Mult0                                                                                                                                                                                                                                                                                           ; lpm_mult                          ; work         ;
;             |mult_c6t:auto_generated|                                                                                                   ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Deliverable_4|i_rx:RXI|half_band_filter_1:HALF4|lpm_mult:Mult0|mult_c6t:auto_generated                                                                                                                                                                                                                                                                   ; mult_c6t                          ; work         ;
;       |half_band_filter_2:HALF3|                                                                                                        ; 108 (108)           ; 120 (120)                 ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |Deliverable_4|i_rx:RXI|half_band_filter_2:HALF3                                                                                                                                                                                                                                                                                                          ; half_band_filter_2                ; work         ;
;          |lpm_mult:Mult0|                                                                                                               ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Deliverable_4|i_rx:RXI|half_band_filter_2:HALF3|lpm_mult:Mult0                                                                                                                                                                                                                                                                                           ; lpm_mult                          ; work         ;
;             |mult_0at:auto_generated|                                                                                                   ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Deliverable_4|i_rx:RXI|half_band_filter_2:HALF3|lpm_mult:Mult0|mult_0at:auto_generated                                                                                                                                                                                                                                                                   ; mult_0at                          ; work         ;
;          |lpm_mult:Mult1|                                                                                                               ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Deliverable_4|i_rx:RXI|half_band_filter_2:HALF3|lpm_mult:Mult1                                                                                                                                                                                                                                                                                           ; lpm_mult                          ; work         ;
;             |mult_s9t:auto_generated|                                                                                                   ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Deliverable_4|i_rx:RXI|half_band_filter_2:HALF3|lpm_mult:Mult1|mult_s9t:auto_generated                                                                                                                                                                                                                                                                   ; mult_s9t                          ; work         ;
;       |rx_red2:RECEIVER|                                                                                                                ; 2882 (2882)         ; 5350 (5350)               ; 0           ; 34           ; 0       ; 17        ; 0    ; 0            ; |Deliverable_4|i_rx:RXI|rx_red2:RECEIVER                                                                                                                                                                                                                                                                                                                  ; rx_red2                           ; work         ;
;          |lpm_mult:Mult0|                                                                                                               ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Deliverable_4|i_rx:RXI|rx_red2:RECEIVER|lpm_mult:Mult0                                                                                                                                                                                                                                                                                                   ; lpm_mult                          ; work         ;
;             |mult_q4t:auto_generated|                                                                                                   ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Deliverable_4|i_rx:RXI|rx_red2:RECEIVER|lpm_mult:Mult0|mult_q4t:auto_generated                                                                                                                                                                                                                                                                           ; mult_q4t                          ; work         ;
;          |lpm_mult:Mult10|                                                                                                              ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Deliverable_4|i_rx:RXI|rx_red2:RECEIVER|lpm_mult:Mult10                                                                                                                                                                                                                                                                                                  ; lpm_mult                          ; work         ;
;             |mult_06t:auto_generated|                                                                                                   ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Deliverable_4|i_rx:RXI|rx_red2:RECEIVER|lpm_mult:Mult10|mult_06t:auto_generated                                                                                                                                                                                                                                                                          ; mult_06t                          ; work         ;
;          |lpm_mult:Mult11|                                                                                                              ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Deliverable_4|i_rx:RXI|rx_red2:RECEIVER|lpm_mult:Mult11                                                                                                                                                                                                                                                                                                  ; lpm_mult                          ; work         ;
;             |mult_06t:auto_generated|                                                                                                   ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Deliverable_4|i_rx:RXI|rx_red2:RECEIVER|lpm_mult:Mult11|mult_06t:auto_generated                                                                                                                                                                                                                                                                          ; mult_06t                          ; work         ;
;          |lpm_mult:Mult12|                                                                                                              ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Deliverable_4|i_rx:RXI|rx_red2:RECEIVER|lpm_mult:Mult12                                                                                                                                                                                                                                                                                                  ; lpm_mult                          ; work         ;
;             |mult_26t:auto_generated|                                                                                                   ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Deliverable_4|i_rx:RXI|rx_red2:RECEIVER|lpm_mult:Mult12|mult_26t:auto_generated                                                                                                                                                                                                                                                                          ; mult_26t                          ; work         ;
;          |lpm_mult:Mult13|                                                                                                              ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Deliverable_4|i_rx:RXI|rx_red2:RECEIVER|lpm_mult:Mult13                                                                                                                                                                                                                                                                                                  ; lpm_mult                          ; work         ;
;             |mult_26t:auto_generated|                                                                                                   ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Deliverable_4|i_rx:RXI|rx_red2:RECEIVER|lpm_mult:Mult13|mult_26t:auto_generated                                                                                                                                                                                                                                                                          ; mult_26t                          ; work         ;
;          |lpm_mult:Mult14|                                                                                                              ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Deliverable_4|i_rx:RXI|rx_red2:RECEIVER|lpm_mult:Mult14                                                                                                                                                                                                                                                                                                  ; lpm_mult                          ; work         ;
;             |mult_46t:auto_generated|                                                                                                   ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Deliverable_4|i_rx:RXI|rx_red2:RECEIVER|lpm_mult:Mult14|mult_46t:auto_generated                                                                                                                                                                                                                                                                          ; mult_46t                          ; work         ;
;          |lpm_mult:Mult15|                                                                                                              ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Deliverable_4|i_rx:RXI|rx_red2:RECEIVER|lpm_mult:Mult15                                                                                                                                                                                                                                                                                                  ; lpm_mult                          ; work         ;
;             |mult_86t:auto_generated|                                                                                                   ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Deliverable_4|i_rx:RXI|rx_red2:RECEIVER|lpm_mult:Mult15|mult_86t:auto_generated                                                                                                                                                                                                                                                                          ; mult_86t                          ; work         ;
;          |lpm_mult:Mult16|                                                                                                              ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Deliverable_4|i_rx:RXI|rx_red2:RECEIVER|lpm_mult:Mult16                                                                                                                                                                                                                                                                                                  ; lpm_mult                          ; work         ;
;             |mult_r9t:auto_generated|                                                                                                   ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Deliverable_4|i_rx:RXI|rx_red2:RECEIVER|lpm_mult:Mult16|mult_r9t:auto_generated                                                                                                                                                                                                                                                                          ; mult_r9t                          ; work         ;
;          |lpm_mult:Mult1|                                                                                                               ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Deliverable_4|i_rx:RXI|rx_red2:RECEIVER|lpm_mult:Mult1                                                                                                                                                                                                                                                                                                   ; lpm_mult                          ; work         ;
;             |mult_s4t:auto_generated|                                                                                                   ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Deliverable_4|i_rx:RXI|rx_red2:RECEIVER|lpm_mult:Mult1|mult_s4t:auto_generated                                                                                                                                                                                                                                                                           ; mult_s4t                          ; work         ;
;          |lpm_mult:Mult2|                                                                                                               ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Deliverable_4|i_rx:RXI|rx_red2:RECEIVER|lpm_mult:Mult2                                                                                                                                                                                                                                                                                                   ; lpm_mult                          ; work         ;
;             |mult_s4t:auto_generated|                                                                                                   ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Deliverable_4|i_rx:RXI|rx_red2:RECEIVER|lpm_mult:Mult2|mult_s4t:auto_generated                                                                                                                                                                                                                                                                           ; mult_s4t                          ; work         ;
;          |lpm_mult:Mult3|                                                                                                               ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Deliverable_4|i_rx:RXI|rx_red2:RECEIVER|lpm_mult:Mult3                                                                                                                                                                                                                                                                                                   ; lpm_mult                          ; work         ;
;             |mult_s4t:auto_generated|                                                                                                   ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Deliverable_4|i_rx:RXI|rx_red2:RECEIVER|lpm_mult:Mult3|mult_s4t:auto_generated                                                                                                                                                                                                                                                                           ; mult_s4t                          ; work         ;
;          |lpm_mult:Mult4|                                                                                                               ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Deliverable_4|i_rx:RXI|rx_red2:RECEIVER|lpm_mult:Mult4                                                                                                                                                                                                                                                                                                   ; lpm_mult                          ; work         ;
;             |mult_s4t:auto_generated|                                                                                                   ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Deliverable_4|i_rx:RXI|rx_red2:RECEIVER|lpm_mult:Mult4|mult_s4t:auto_generated                                                                                                                                                                                                                                                                           ; mult_s4t                          ; work         ;
;          |lpm_mult:Mult5|                                                                                                               ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Deliverable_4|i_rx:RXI|rx_red2:RECEIVER|lpm_mult:Mult5                                                                                                                                                                                                                                                                                                   ; lpm_mult                          ; work         ;
;             |mult_s4t:auto_generated|                                                                                                   ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Deliverable_4|i_rx:RXI|rx_red2:RECEIVER|lpm_mult:Mult5|mult_s4t:auto_generated                                                                                                                                                                                                                                                                           ; mult_s4t                          ; work         ;
;          |lpm_mult:Mult6|                                                                                                               ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Deliverable_4|i_rx:RXI|rx_red2:RECEIVER|lpm_mult:Mult6                                                                                                                                                                                                                                                                                                   ; lpm_mult                          ; work         ;
;             |mult_s4t:auto_generated|                                                                                                   ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Deliverable_4|i_rx:RXI|rx_red2:RECEIVER|lpm_mult:Mult6|mult_s4t:auto_generated                                                                                                                                                                                                                                                                           ; mult_s4t                          ; work         ;
;          |lpm_mult:Mult7|                                                                                                               ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Deliverable_4|i_rx:RXI|rx_red2:RECEIVER|lpm_mult:Mult7                                                                                                                                                                                                                                                                                                   ; lpm_mult                          ; work         ;
;             |mult_56t:auto_generated|                                                                                                   ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Deliverable_4|i_rx:RXI|rx_red2:RECEIVER|lpm_mult:Mult7|mult_56t:auto_generated                                                                                                                                                                                                                                                                           ; mult_56t                          ; work         ;
;          |lpm_mult:Mult8|                                                                                                               ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Deliverable_4|i_rx:RXI|rx_red2:RECEIVER|lpm_mult:Mult8                                                                                                                                                                                                                                                                                                   ; lpm_mult                          ; work         ;
;             |mult_76t:auto_generated|                                                                                                   ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Deliverable_4|i_rx:RXI|rx_red2:RECEIVER|lpm_mult:Mult8|mult_76t:auto_generated                                                                                                                                                                                                                                                                           ; mult_76t                          ; work         ;
;          |lpm_mult:Mult9|                                                                                                               ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Deliverable_4|i_rx:RXI|rx_red2:RECEIVER|lpm_mult:Mult9                                                                                                                                                                                                                                                                                                   ; lpm_mult                          ; work         ;
;             |mult_76t:auto_generated|                                                                                                   ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Deliverable_4|i_rx:RXI|rx_red2:RECEIVER|lpm_mult:Mult9|mult_76t:auto_generated                                                                                                                                                                                                                                                                           ; mult_76t                          ; work         ;
;    |i_tx:TXI|                                                                                                                           ; 2750 (0)            ; 751 (0)                   ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; |Deliverable_4|i_tx:TXI                                                                                                                                                                                                                                                                                                                                   ; i_tx                              ; work         ;
;       |half_band_filter_1:HALF1|                                                                                                        ; 156 (156)           ; 241 (241)                 ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Deliverable_4|i_tx:TXI|half_band_filter_1:HALF1                                                                                                                                                                                                                                                                                                          ; half_band_filter_1                ; work         ;
;          |lpm_mult:Mult0|                                                                                                               ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Deliverable_4|i_tx:TXI|half_band_filter_1:HALF1|lpm_mult:Mult0                                                                                                                                                                                                                                                                                           ; lpm_mult                          ; work         ;
;             |mult_c6t:auto_generated|                                                                                                   ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Deliverable_4|i_tx:TXI|half_band_filter_1:HALF1|lpm_mult:Mult0|mult_c6t:auto_generated                                                                                                                                                                                                                                                                   ; mult_c6t                          ; work         ;
;       |half_band_filter_2:HALF2|                                                                                                        ; 108 (108)           ; 154 (154)                 ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |Deliverable_4|i_tx:TXI|half_band_filter_2:HALF2                                                                                                                                                                                                                                                                                                          ; half_band_filter_2                ; work         ;
;          |lpm_mult:Mult0|                                                                                                               ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Deliverable_4|i_tx:TXI|half_band_filter_2:HALF2|lpm_mult:Mult0                                                                                                                                                                                                                                                                                           ; lpm_mult                          ; work         ;
;             |mult_0at:auto_generated|                                                                                                   ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Deliverable_4|i_tx:TXI|half_band_filter_2:HALF2|lpm_mult:Mult0|mult_0at:auto_generated                                                                                                                                                                                                                                                                   ; mult_0at                          ; work         ;
;          |lpm_mult:Mult1|                                                                                                               ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Deliverable_4|i_tx:TXI|half_band_filter_2:HALF2|lpm_mult:Mult1                                                                                                                                                                                                                                                                                           ; lpm_mult                          ; work         ;
;             |mult_s9t:auto_generated|                                                                                                   ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Deliverable_4|i_tx:TXI|half_band_filter_2:HALF2|lpm_mult:Mult1|mult_s9t:auto_generated                                                                                                                                                                                                                                                                   ; mult_s9t                          ; work         ;
;       |tx_practical:TRANSMITTER|                                                                                                        ; 2449 (2449)         ; 356 (356)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|i_tx:TXI|tx_practical:TRANSMITTER                                                                                                                                                                                                                                                                                                          ; tx_practical                      ; work         ;
;       |up_sampler_2_1:UP1|                                                                                                              ; 17 (17)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|i_tx:TXI|up_sampler_2_1:UP1                                                                                                                                                                                                                                                                                                                ; up_sampler_2_1                    ; work         ;
;       |up_sampler_2_2:UP2|                                                                                                              ; 17 (17)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|i_tx:TXI|up_sampler_2_2:UP2                                                                                                                                                                                                                                                                                                                ; up_sampler_2_2                    ; work         ;
;       |up_sampler_4:UPPER|                                                                                                              ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|i_tx:TXI|up_sampler_4:UPPER                                                                                                                                                                                                                                                                                                                ; up_sampler_4                      ; work         ;
;    |lfsr:SUT|                                                                                                                           ; 31 (31)             ; 22 (22)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|lfsr:SUT                                                                                                                                                                                                                                                                                                                                   ; lfsr                              ; work         ;
;    |mapper_power:MAPPOW_I|                                                                                                              ; 108 (108)           ; 122 (122)                 ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Deliverable_4|mapper_power:MAPPOW_I                                                                                                                                                                                                                                                                                                                      ; mapper_power                      ; work         ;
;       |lpm_mult:Mult0|                                                                                                                  ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Deliverable_4|mapper_power:MAPPOW_I|lpm_mult:Mult0                                                                                                                                                                                                                                                                                                       ; lpm_mult                          ; work         ;
;          |mult_c6t:auto_generated|                                                                                                      ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Deliverable_4|mapper_power:MAPPOW_I|lpm_mult:Mult0|mult_c6t:auto_generated                                                                                                                                                                                                                                                                               ; mult_c6t                          ; work         ;
;    |mer_test:MER_I|                                                                                                                     ; 169 (18)            ; 18 (18)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|mer_test:MER_I                                                                                                                                                                                                                                                                                                                             ; mer_test                          ; work         ;
;       |slicer:SLIC|                                                                                                                     ; 151 (151)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|mer_test:MER_I|slicer:SLIC                                                                                                                                                                                                                                                                                                                 ; slicer                            ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 123 (1)             ; 90 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 122 (0)             ; 90 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 122 (0)             ; 90 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 122 (1)             ; 90 (5)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 121 (0)             ; 85 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 121 (82)            ; 85 (57)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 21 (21)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                     ; 1261 (2)            ; 3646 (552)                ; 282624      ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                             ; sld_signaltap                     ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 1259 (0)            ; 3094 (0)                  ; 282624      ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                       ; sld_signaltap_impl                ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 1259 (88)           ; 3094 (1184)               ; 282624      ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                ; sld_signaltap_implb               ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 23 (0)              ; 64 (64)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                 ; altdpram                          ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                             ; lpm_decode                        ; work         ;
;                   |decode_dvf:auto_generated|                                                                                           ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated                                                                                                                   ; decode_dvf                        ; work         ;
;                |lpm_mux:mux|                                                                                                            ; 21 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                                     ; lpm_mux                           ; work         ;
;                   |mux_psc:auto_generated|                                                                                              ; 21 (21)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_psc:auto_generated                                                                                                                              ; mux_psc                           ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0 (0)               ; 0 (0)                     ; 282624      ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                ; altsyncram                        ; work         ;
;                |altsyncram_4e24:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 282624      ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4e24:auto_generated                                                                                                                                                 ; altsyncram_4e24                   ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)               ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                 ; lpm_shiftreg                      ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)             ; 17 (17)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                   ; lpm_shiftreg                      ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 14 (14)             ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                        ; serial_crc_16                     ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 81 (81)             ; 59 (59)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                     ; sld_buffer_manager                ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 646 (1)             ; 1396 (1)                  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                    ; sld_ela_control                   ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                            ; lpm_shiftreg                      ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 552 (0)             ; 1380 (0)                  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                             ; sld_ela_basic_multi_level_trigger ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 0 (0)               ; 828 (828)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                  ; lpm_shiftreg                      ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                      ; 552 (0)             ; 552 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                              ; sld_mbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:100:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:100:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:101:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:101:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:102:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:102:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:103:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:103:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:104:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:104:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:105:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:105:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:106:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:106:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:107:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:107:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:108:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:108:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:109:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:109:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:110:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:110:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:111:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:111:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:112:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:112:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:113:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:113:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:114:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:114:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:115:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:115:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:116:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:116:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:117:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:117:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:118:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:118:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:119:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:119:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:120:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:120:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:121:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:121:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:122:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:122:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:123:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:123:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:124:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:124:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:125:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:125:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:126:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:126:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:127:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:127:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:128:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:128:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:129:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:129:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:130:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:130:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:131:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:131:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:132:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:132:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:133:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:133:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:134:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:134:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:135:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:135:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:136:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:136:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:137:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:137:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:138:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:138:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:139:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:139:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:140:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:140:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:141:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:141:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:142:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:142:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:143:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:143:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:144:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:144:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:145:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:145:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:146:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:146:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:147:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:147:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:148:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:148:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:149:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:149:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:150:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:150:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:151:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:151:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:152:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:152:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:153:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:153:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:154:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:154:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:155:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:155:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:156:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:156:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:157:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:157:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:158:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:158:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:159:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:159:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:160:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:160:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:161:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:161:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:162:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:162:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:163:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:163:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:164:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:164:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:165:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:165:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:166:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:166:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:167:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:167:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:168:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:168:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:169:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:169:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:170:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:170:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:171:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:171:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:172:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:172:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:173:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:173:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:174:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:174:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:175:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:175:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:176:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:176:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:177:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:177:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:178:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:178:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:179:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:179:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:180:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:180:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:181:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:181:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:182:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:182:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:183:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:183:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:184:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:184:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:185:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:185:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:186:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:186:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:187:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:187:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:188:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:188:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:189:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:189:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:190:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:190:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:191:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:191:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:192:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:192:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:193:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:193:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:194:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:194:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:195:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:195:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:196:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:196:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:197:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:197:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:198:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:198:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:199:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:199:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:200:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:200:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:201:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:201:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:202:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:202:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:203:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:203:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:204:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:204:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:205:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:205:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:206:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:206:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:207:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:207:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:208:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:208:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:209:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:209:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:210:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:210:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:211:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:211:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:212:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:212:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:213:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:213:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:214:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:214:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:215:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:215:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:216:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:216:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:217:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:217:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:218:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:218:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:219:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:219:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:220:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:220:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:221:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:221:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:222:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:222:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:223:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:223:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:224:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:224:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:225:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:225:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:226:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:226:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:227:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:227:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:228:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:228:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:229:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:229:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:230:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:230:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:231:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:231:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:232:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:232:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:233:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:233:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:234:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:234:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:235:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:235:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:236:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:236:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:237:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:237:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:238:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:238:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:239:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:239:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:240:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:240:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:241:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:241:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:242:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:242:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:243:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:243:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:244:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:244:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:245:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:245:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:246:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:246:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:247:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:247:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:248:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:248:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:249:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:249:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:250:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:250:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:251:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:251:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:252:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:252:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:253:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:253:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:254:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:254:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:255:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:255:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:256:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:256:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:257:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:257:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:258:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:258:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:259:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:259:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:260:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:260:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:261:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:261:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:262:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:262:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:263:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:263:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:264:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:264:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:265:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:265:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:266:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:266:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:267:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:267:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:268:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:268:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:269:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:269:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:270:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:270:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:271:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:271:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:272:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:272:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:273:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:273:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:274:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:274:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:275:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:275:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:96:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:96:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:97:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:97:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:98:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:98:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:99:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:99:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1        ; sld_sbpmg                         ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 93 (93)             ; 11 (1)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                      ; sld_ela_trigger_flow_mgr          ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 0 (0)               ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                              ; lpm_shiftreg                      ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 360 (11)            ; 343 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                               ; sld_offload_buffer_mgr            ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 11 (0)              ; 9 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                     ; lpm_counter                       ; work         ;
;                   |cntr_fii:auto_generated|                                                                                             ; 11 (11)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_fii:auto_generated                                                             ; cntr_fii                          ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 10 (0)              ; 10 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                              ; lpm_counter                       ; work         ;
;                   |cntr_89j:auto_generated|                                                                                             ; 10 (10)             ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated                                                                                      ; cntr_89j                          ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 7 (0)               ; 5 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                    ; lpm_counter                       ; work         ;
;                   |cntr_cgi:auto_generated|                                                                                             ; 7 (7)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_cgi:auto_generated                                                                            ; cntr_cgi                          ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                       ; lpm_counter                       ; work         ;
;                   |cntr_23j:auto_generated|                                                                                             ; 3 (3)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated                                                                               ; cntr_23j                          ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 21 (21)             ; 21 (21)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                              ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 276 (276)           ; 276 (276)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                               ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 21 (21)             ; 21 (21)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                            ; lpm_shiftreg                      ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 30 (30)             ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                          ; sld_rom_sr                        ; work         ;
;    |square_error:SQERR_I|                                                                                                               ; 109 (109)           ; 127 (127)                 ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Deliverable_4|square_error:SQERR_I                                                                                                                                                                                                                                                                                                                       ; square_error                      ; work         ;
;       |lpm_mult:Mult0|                                                                                                                  ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Deliverable_4|square_error:SQERR_I|lpm_mult:Mult0                                                                                                                                                                                                                                                                                                        ; lpm_mult                          ; work         ;
;          |mult_c6t:auto_generated|                                                                                                      ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Deliverable_4|square_error:SQERR_I|lpm_mult:Mult0|mult_c6t:auto_generated                                                                                                                                                                                                                                                                                ; mult_c6t                          ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; i_rx:RXI|altshift_taps:delayed_in_rtl_0|shift_taps_d6m:auto_generated|altsyncram_5l31:altsyncram4|ALTSYNCRAM                                                                                          ; AUTO ; Simple Dual Port ; 3            ; 17           ; 3            ; 17           ; 51     ; None ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4e24:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 1024         ; 276          ; 1024         ; 276          ; 282624 ; None ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 25          ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 50          ;
; Signed Embedded Multipliers           ; 25          ;
; Unsigned Embedded Multipliers         ; 0           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                    ; IP Include File ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |Deliverable_4|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |Deliverable_4|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |Deliverable_4|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |Deliverable_4|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |Deliverable_4|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


+----------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                ;
+-----------------------------------------------------+---------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal ; Free of Timing Hazards ;
+-----------------------------------------------------+---------------------+------------------------+
; lfsr:SUT|clear_accum                                ; GND                 ; yes                    ;
; i_rx:RXI|rx[0]                                      ; i_rx:RXI|Mux2       ; yes                    ;
; i_rx:RXI|rx[10]                                     ; i_rx:RXI|Mux2       ; yes                    ;
; i_rx:RXI|rx[11]                                     ; i_rx:RXI|Mux2       ; yes                    ;
; i_rx:RXI|rx[12]                                     ; i_rx:RXI|Mux2       ; yes                    ;
; i_rx:RXI|rx[13]                                     ; i_rx:RXI|Mux2       ; yes                    ;
; i_rx:RXI|rx[14]                                     ; i_rx:RXI|Mux2       ; yes                    ;
; i_rx:RXI|rx[15]                                     ; i_rx:RXI|Mux2       ; yes                    ;
; i_rx:RXI|rx[16]                                     ; i_rx:RXI|Mux2       ; yes                    ;
; i_rx:RXI|rx[17]                                     ; i_rx:RXI|Mux2       ; yes                    ;
; i_rx:RXI|rx[1]                                      ; i_rx:RXI|Mux2       ; yes                    ;
; i_rx:RXI|rx[2]                                      ; i_rx:RXI|Mux2       ; yes                    ;
; i_rx:RXI|rx[3]                                      ; i_rx:RXI|Mux2       ; yes                    ;
; i_rx:RXI|rx[4]                                      ; i_rx:RXI|Mux2       ; yes                    ;
; i_rx:RXI|rx[5]                                      ; i_rx:RXI|Mux2       ; yes                    ;
; i_rx:RXI|rx[6]                                      ; i_rx:RXI|Mux2       ; yes                    ;
; i_rx:RXI|rx[7]                                      ; i_rx:RXI|Mux2       ; yes                    ;
; i_rx:RXI|rx[8]                                      ; i_rx:RXI|Mux2       ; yes                    ;
; i_rx:RXI|rx[9]                                      ; i_rx:RXI|Mux2       ; yes                    ;
; Number of user-specified and inferred latches = 19  ;                     ;                        ;
+-----------------------------------------------------+---------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+---------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                  ;
+-----------------------------------------------------+---------------------------------------------------------------+
; Register name                                       ; Reason for Removal                                            ;
+-----------------------------------------------------+---------------------------------------------------------------+
; mapper_power:MAPPOW_I|ave_mult[17]                  ; Stuck at GND due to stuck port data_in                        ;
; i_rx:RXI|rx_red2:RECEIVER|b_out1a[0]                ; Stuck at GND due to stuck port data_in                        ;
; i_rx:RXI|rx_red2:RECEIVER|b_out11a[0]               ; Stuck at GND due to stuck port data_in                        ;
; i_rx:RXI|rx_red2:RECEIVER|b_out15a[7]               ; Stuck at VCC due to stuck port data_in                        ;
; i_rx:RXI|rx_red2:RECEIVER|b_out14a[11]              ; Stuck at GND due to stuck port data_in                        ;
; i_rx:RXI|rx_red2:RECEIVER|b_out13a[1]               ; Stuck at GND due to stuck port data_in                        ;
; i_rx:RXI|rx_red2:RECEIVER|b_out13a[5]               ; Stuck at VCC due to stuck port data_in                        ;
; i_rx:RXI|rx_red2:RECEIVER|b_out13a[8]               ; Stuck at GND due to stuck port data_in                        ;
; i_rx:RXI|rx_red2:RECEIVER|b_out13a[10]              ; Stuck at VCC due to stuck port data_in                        ;
; i_rx:RXI|rx_red2:RECEIVER|b_out12a[1]               ; Stuck at GND due to stuck port data_in                        ;
; i_rx:RXI|rx_red2:RECEIVER|b_out8a[4]                ; Stuck at GND due to stuck port data_in                        ;
; i_rx:RXI|rx_red2:RECEIVER|b_out6a[2,5]              ; Stuck at VCC due to stuck port data_in                        ;
; i_rx:RXI|rx_red2:RECEIVER|b_out4a[8..17]            ; Stuck at GND due to stuck port data_in                        ;
; i_rx:RXI|rx_red2:RECEIVER|b_out3a[2]                ; Stuck at GND due to stuck port data_in                        ;
; i_rx:RXI|rx_red2:RECEIVER|b_out1a[2]                ; Stuck at VCC due to stuck port data_in                        ;
; i_rx:RXI|rx_red2:RECEIVER|b_out0a[2]                ; Stuck at VCC due to stuck port data_in                        ;
; mapper_power:MAPPOW_I|ref_level[17]                 ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[0][14]          ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[1][14]          ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[0][17]          ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[0][16]          ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[0][15]          ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[2][14]          ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[1][17]          ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[1][16]          ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[1][15]          ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[3][14]          ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[2][17]          ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[2][16]          ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[2][15]          ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[4][14]          ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[3][17]          ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[3][16]          ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[3][15]          ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[5][14]          ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[4][17]          ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[4][16]          ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[4][15]          ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[6][14]          ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[5][17]          ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[5][16]          ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[5][15]          ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[7][14]          ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[6][17]          ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[6][16]          ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[6][15]          ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[8][14]          ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[7][17]          ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[7][16]          ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[7][15]          ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[9][14]          ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[8][17]          ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[8][16]          ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[8][15]          ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[10][14]         ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[9][17]          ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[9][16]          ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[9][15]          ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[11][14]         ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[10][17]         ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[10][16]         ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[10][15]         ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[12][14]         ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[11][17]         ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[11][16]         ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[11][15]         ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[13][14]         ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[12][17]         ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[12][16]         ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[12][15]         ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[14][14]         ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[13][17]         ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[13][16]         ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[13][15]         ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[15][14]         ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[14][17]         ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[14][16]         ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[14][15]         ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[16][14]         ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[15][17]         ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[15][16]         ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[15][15]         ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[17][14]         ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[16][17]         ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[16][16]         ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[16][15]         ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[18][14]         ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[17][17]         ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[17][16]         ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[17][15]         ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[19][14]         ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[18][17]         ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[18][16]         ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[18][15]         ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[20][14]         ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[19][17]         ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[19][16]         ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[19][15]         ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[21][14]         ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[20][17]         ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[20][16]         ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[20][15]         ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[22][14]         ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[21][17]         ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[21][16]         ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[21][15]         ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[23][14]         ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[22][17]         ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[22][16]         ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[22][15]         ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[24][14]         ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[23][17]         ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[23][16]         ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[23][15]         ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[25][14]         ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[24][17]         ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[24][16]         ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[24][15]         ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[26][14]         ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[25][17]         ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[25][16]         ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[25][15]         ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[27][14]         ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[26][17]         ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[26][16]         ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[26][15]         ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[28][14]         ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[27][17]         ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[27][16]         ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[27][15]         ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[29][14]         ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[28][17]         ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[28][16]         ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[28][15]         ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[30][14]         ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[29][17]         ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[29][16]         ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[29][15]         ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[31][14]         ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[30][17]         ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[30][16]         ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[30][15]         ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[32][14]         ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[31][17]         ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[31][16]         ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[31][15]         ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[33][14]         ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[32][17]         ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[32][16]         ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[32][15]         ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[34][14]         ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[33][17]         ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[33][16]         ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[33][15]         ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[35][14]         ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[34][17]         ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[34][16]         ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[34][15]         ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[36][14]         ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[35][17]         ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[35][16]         ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[35][15]         ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[37][14]         ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[36][17]         ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[36][16]         ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[36][15]         ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[38][14]         ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[37][17]         ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[37][16]         ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[37][15]         ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[39][14]         ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[38][17]         ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[38][16]         ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[38][15]         ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[40][14]         ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[39][17]         ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[39][16]         ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[39][15]         ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[41][14]         ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[40][17]         ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[40][16]         ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[40][15]         ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[42][14]         ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[41][17]         ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[41][16]         ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[41][15]         ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[43][14]         ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[42][17]         ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[42][16]         ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[42][15]         ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[44][14]         ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[43][17]         ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[43][16]         ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[43][15]         ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[45][14]         ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[44][17]         ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[44][16]         ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[44][15]         ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[46][14]         ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[45][17]         ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[45][16]         ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[45][15]         ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[47][14]         ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[46][17]         ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[46][16]         ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[46][15]         ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[48][14]         ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[47][17]         ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[47][16]         ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[47][15]         ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[49][14]         ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[48][17]         ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[48][16]         ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[48][15]         ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[50][14]         ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[49][17]         ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[49][16]         ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[49][15]         ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[51][14]         ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[50][17]         ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[50][16]         ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[50][15]         ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[52][14]         ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[51][17]         ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[51][16]         ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[51][15]         ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[53][14]         ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[52][17]         ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[52][16]         ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[52][15]         ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[54][14]         ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[53][17]         ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[53][16]         ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[53][15]         ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[55][14]         ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[54][17]         ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[54][16]         ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[54][15]         ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[56][14]         ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[55][17]         ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[55][16]         ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[55][15]         ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[57][14]         ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[56][17]         ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[56][16]         ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[56][15]         ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[58][14]         ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[57][17]         ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[57][16]         ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[57][15]         ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[59][14]         ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[58][17]         ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[58][16]         ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[58][15]         ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[60][14]         ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[59][17]         ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[59][16]         ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[59][15]         ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[61][14]         ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[60][17]         ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[60][16]         ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[60][15]         ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[62][14]         ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[61][17]         ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[61][16]         ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[61][15]         ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[63][14]         ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[62][17]         ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[62][16]         ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[62][15]         ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[64][14]         ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[63][17]         ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[63][16]         ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[63][15]         ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[65][14]         ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[64][17]         ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[64][16]         ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[64][15]         ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[66][14]         ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[65][17]         ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[65][16]         ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[65][15]         ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[67][14]         ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[66][17]         ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[66][16]         ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[66][15]         ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[68][14]         ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[67][17]         ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[67][16]         ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[67][15]         ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[69][14]         ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[68][17]         ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[68][16]         ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[68][15]         ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[70][14]         ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[69][17]         ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[69][16]         ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[69][15]         ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[71][14]         ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[70][17]         ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[70][16]         ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[70][15]         ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[72][14]         ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[71][17]         ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[71][16]         ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[71][15]         ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[73][14]         ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[72][17]         ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[72][16]         ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[72][15]         ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[74][14]         ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[73][17]         ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[73][16]         ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[73][15]         ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[75][14]         ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[74][17]         ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[74][16]         ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[74][15]         ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[76][14]         ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[75][17]         ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[75][16]         ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[75][15]         ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[77][14]         ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[76][17]         ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[76][16]         ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[76][15]         ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[78][14]         ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[77][17]         ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[77][16]         ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[77][15]         ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[79][14]         ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[78][17]         ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[78][16]         ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[78][15]         ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[80][14]         ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[79][17]         ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[79][16]         ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[79][15]         ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[81][14]         ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[80][17]         ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[80][16]         ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[80][15]         ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[82][14]         ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[81][17]         ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[81][16]         ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[81][15]         ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[83][14]         ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[82][17]         ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[82][16]         ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[82][15]         ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[84][14]         ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[83][17]         ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[83][16]         ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[83][15]         ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[85][14]         ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[84][17]         ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[84][16]         ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[84][15]         ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[86][14]         ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[85][17]         ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[85][16]         ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[85][15]         ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[87][14]         ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[86][17]         ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[86][16]         ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[86][15]         ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[88][14]         ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[87][17]         ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[87][16]         ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[87][15]         ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[89][14]         ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[88][17]         ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[88][16]         ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[88][15]         ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[90][14]         ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[89][17]         ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[89][16]         ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[89][15]         ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[91][14]         ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[90][17]         ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[90][16]         ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[90][15]         ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[92][14]         ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[91][17]         ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[91][16]         ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[91][15]         ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[93][14]         ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[92][17]         ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[92][16]         ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[92][15]         ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[94][14]         ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[93][17]         ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[93][16]         ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[93][15]         ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[95][14]         ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[94][17]         ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[94][16]         ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[94][15]         ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[96][14]         ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[95][17]         ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[95][16]         ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[95][15]         ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[97][14]         ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[96][17]         ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[96][16]         ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[96][15]         ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[98][14]         ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[97][17]         ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[97][16]         ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[97][15]         ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[99][14]         ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[98][17]         ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[98][16]         ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[98][15]         ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[100][14]        ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[99][17]         ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[99][16]         ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[99][15]         ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[101][14]        ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[100][17]        ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[100][16]        ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[100][15]        ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[102][14]        ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[101][17]        ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[101][16]        ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[101][15]        ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[103][14]        ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[102][17]        ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[102][16]        ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[102][15]        ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[104][14]        ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[103][17]        ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[103][16]        ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[103][15]        ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[105][14]        ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[104][17]        ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[104][16]        ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[104][15]        ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[106][14]        ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[105][17]        ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[105][16]        ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[105][15]        ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[107][14]        ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[106][17]        ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[106][16]        ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[106][15]        ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[108][14]        ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[107][17]        ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[107][16]        ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[107][15]        ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[109][14]        ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[108][17]        ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[108][16]        ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[108][15]        ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[110][14]        ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[109][17]        ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[109][16]        ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[109][15]        ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[111][14]        ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[110][17]        ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[110][16]        ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[110][15]        ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[112][14]        ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[111][17]        ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[111][16]        ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[111][15]        ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[112][17]        ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[112][16]        ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[112][15]        ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|y[1..17]          ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|half_band_filter_1:HALF1|x[0][0]           ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|half_band_filter_1:HALF1|x[1][0]           ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|half_band_filter_1:HALF1|x[2][0]           ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|half_band_filter_1:HALF1|x[3][0]           ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|half_band_filter_1:HALF1|x[4][0]           ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|half_band_filter_1:HALF1|x[5][0]           ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|half_band_filter_1:HALF1|x[6][0]           ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|half_band_filter_1:HALF1|x[7][0]           ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|half_band_filter_1:HALF1|x[0][1]           ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|half_band_filter_1:HALF1|x[0][2]           ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|half_band_filter_1:HALF1|x[0][3]           ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|half_band_filter_1:HALF1|x[0][4]           ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|half_band_filter_1:HALF1|x[0][5]           ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|half_band_filter_1:HALF1|x[0][6]           ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|half_band_filter_1:HALF1|x[0][7]           ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|half_band_filter_1:HALF1|x[0][8]           ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|half_band_filter_1:HALF1|x[0][9]           ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|half_band_filter_1:HALF1|x[0][10]          ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|half_band_filter_1:HALF1|x[0][11]          ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|half_band_filter_1:HALF1|x[0][12]          ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|half_band_filter_1:HALF1|x[0][13]          ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|half_band_filter_1:HALF1|x[0][14]          ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|half_band_filter_1:HALF1|x[0][15]          ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|half_band_filter_1:HALF1|x[0][16]          ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|half_band_filter_1:HALF1|x[0][17]          ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|half_band_filter_1:HALF1|x[1][7]           ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|half_band_filter_1:HALF1|x[1][6]           ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|half_band_filter_1:HALF1|x[1][5]           ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|half_band_filter_1:HALF1|x[1][4]           ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|half_band_filter_1:HALF1|x[1][3]           ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|half_band_filter_1:HALF1|x[1][2]           ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|half_band_filter_1:HALF1|x[1][1]           ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|half_band_filter_1:HALF1|x[1][8]           ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|half_band_filter_1:HALF1|x[1][9]           ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|half_band_filter_1:HALF1|x[1][10]          ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|half_band_filter_1:HALF1|x[1][11]          ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|half_band_filter_1:HALF1|x[1][12]          ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|half_band_filter_1:HALF1|x[1][13]          ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|half_band_filter_1:HALF1|x[1][14]          ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|half_band_filter_1:HALF1|x[1][15]          ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|half_band_filter_1:HALF1|x[1][16]          ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|half_band_filter_1:HALF1|x[1][17]          ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|half_band_filter_1:HALF1|x[2][1]           ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|half_band_filter_1:HALF1|x[2][2]           ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|half_band_filter_1:HALF1|x[2][3]           ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|half_band_filter_1:HALF1|x[2][4]           ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|half_band_filter_1:HALF1|x[2][5]           ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|half_band_filter_1:HALF1|x[2][6]           ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|half_band_filter_1:HALF1|x[2][7]           ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|half_band_filter_1:HALF1|x[2][8]           ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|half_band_filter_1:HALF1|x[2][9]           ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|half_band_filter_1:HALF1|x[2][10]          ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|half_band_filter_1:HALF1|x[2][11]          ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|half_band_filter_1:HALF1|x[2][12]          ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|half_band_filter_1:HALF1|x[2][13]          ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|half_band_filter_1:HALF1|x[2][14]          ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|half_band_filter_1:HALF1|x[2][15]          ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|half_band_filter_1:HALF1|x[2][16]          ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|half_band_filter_1:HALF1|x[2][17]          ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|half_band_filter_1:HALF1|x[3][1]           ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|half_band_filter_1:HALF1|x[3][2]           ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|half_band_filter_1:HALF1|x[3][3]           ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|half_band_filter_1:HALF1|x[3][4]           ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|half_band_filter_1:HALF1|x[3][5]           ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|half_band_filter_1:HALF1|x[3][6]           ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|half_band_filter_1:HALF1|x[3][7]           ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|half_band_filter_1:HALF1|x[3][8]           ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|half_band_filter_1:HALF1|x[3][9]           ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|half_band_filter_1:HALF1|x[3][10]          ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|half_band_filter_1:HALF1|x[3][11]          ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|half_band_filter_1:HALF1|x[3][12]          ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|half_band_filter_1:HALF1|x[3][13]          ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|half_band_filter_1:HALF1|x[3][14]          ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|half_band_filter_1:HALF1|x[3][15]          ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|half_band_filter_1:HALF1|x[3][16]          ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|half_band_filter_1:HALF1|x[3][17]          ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|half_band_filter_1:HALF1|x[4][1]           ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|half_band_filter_1:HALF1|x[4][2]           ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|half_band_filter_1:HALF1|x[4][3]           ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|half_band_filter_1:HALF1|x[4][4]           ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|half_band_filter_1:HALF1|x[4][5]           ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|half_band_filter_1:HALF1|x[4][6]           ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|half_band_filter_1:HALF1|x[4][7]           ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|half_band_filter_1:HALF1|x[4][8]           ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|half_band_filter_1:HALF1|x[4][9]           ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|half_band_filter_1:HALF1|x[4][10]          ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|half_band_filter_1:HALF1|x[4][11]          ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|half_band_filter_1:HALF1|x[4][12]          ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|half_band_filter_1:HALF1|x[4][13]          ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|half_band_filter_1:HALF1|x[4][14]          ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|half_band_filter_1:HALF1|x[4][15]          ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|half_band_filter_1:HALF1|x[4][16]          ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|half_band_filter_1:HALF1|x[4][17]          ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|half_band_filter_1:HALF1|x[5][1]           ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|half_band_filter_1:HALF1|x[5][2]           ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|half_band_filter_1:HALF1|x[5][3]           ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|half_band_filter_1:HALF1|x[5][4]           ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|half_band_filter_1:HALF1|x[5][5]           ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|half_band_filter_1:HALF1|x[5][6]           ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|half_band_filter_1:HALF1|x[5][7]           ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|half_band_filter_1:HALF1|x[5][8]           ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|half_band_filter_1:HALF1|x[5][9]           ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|half_band_filter_1:HALF1|x[5][10]          ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|half_band_filter_1:HALF1|x[5][11]          ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|half_band_filter_1:HALF1|x[5][12]          ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|half_band_filter_1:HALF1|x[5][13]          ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|half_band_filter_1:HALF1|x[5][14]          ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|half_band_filter_1:HALF1|x[5][15]          ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|half_band_filter_1:HALF1|x[5][16]          ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|half_band_filter_1:HALF1|x[5][17]          ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|half_band_filter_1:HALF1|x[6][1]           ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|half_band_filter_1:HALF1|x[6][2]           ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|half_band_filter_1:HALF1|x[6][3]           ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|half_band_filter_1:HALF1|x[6][4]           ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|half_band_filter_1:HALF1|x[6][5]           ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|half_band_filter_1:HALF1|x[6][6]           ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|half_band_filter_1:HALF1|x[6][7]           ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|half_band_filter_1:HALF1|x[6][8]           ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|half_band_filter_1:HALF1|x[6][9]           ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|half_band_filter_1:HALF1|x[6][10]          ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|half_band_filter_1:HALF1|x[6][11]          ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|half_band_filter_1:HALF1|x[6][12]          ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|half_band_filter_1:HALF1|x[6][13]          ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|half_band_filter_1:HALF1|x[6][14]          ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|half_band_filter_1:HALF1|x[6][15]          ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|half_band_filter_1:HALF1|x[6][16]          ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|half_band_filter_1:HALF1|x[6][17]          ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|half_band_filter_1:HALF1|x[7][1]           ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|half_band_filter_1:HALF1|x[7][2]           ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|half_band_filter_1:HALF1|x[7][3]           ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|half_band_filter_1:HALF1|x[7][4]           ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|half_band_filter_1:HALF1|x[7][5]           ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|half_band_filter_1:HALF1|x[7][6]           ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|half_band_filter_1:HALF1|x[7][7]           ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|half_band_filter_1:HALF1|x[7][8]           ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|half_band_filter_1:HALF1|x[7][9]           ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|half_band_filter_1:HALF1|x[7][10]          ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|half_band_filter_1:HALF1|x[7][11]          ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|half_band_filter_1:HALF1|x[7][12]          ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|half_band_filter_1:HALF1|x[7][13]          ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|half_band_filter_1:HALF1|x[7][14]          ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|half_band_filter_1:HALF1|x[7][15]          ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|half_band_filter_1:HALF1|x[7][16]          ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|half_band_filter_1:HALF1|x[7][17]          ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|half_band_filter_1:HALF1|peak_delay[1..17] ; Stuck at GND due to stuck port data_in                        ;
; x_input_i[16]                                       ; Merged with x_input_i[14]                                     ;
; x_input_i[17]                                       ; Merged with x_input_i[15]                                     ;
; i_rx:RXI|rx_red2:RECEIVER|x[0][17]                  ; Merged with i_rx:RXI|rx_red2:RECEIVER|x[0][16]                ;
; i_rx:RXI|half_band_filter_1:HALF4|x[0][17]          ; Merged with i_rx:RXI|half_band_filter_1:HALF4|x[0][16]        ;
; i_rx:RXI|half_band_filter_2:HALF3|x[0][17]          ; Merged with i_rx:RXI|half_band_filter_2:HALF3|x[0][16]        ;
; q_tx:TXQ|half_band_filter_2:HALF2|x[0][17]          ; Merged with q_tx:TXQ|half_band_filter_2:HALF2|x[0][16]        ;
; i_tx:TXI|half_band_filter_2:HALF2|x[0][17]          ; Merged with i_tx:TXI|half_band_filter_2:HALF2|x[0][16]        ;
; i_tx:TXI|half_band_filter_1:HALF1|x[0][17]          ; Merged with i_tx:TXI|half_band_filter_1:HALF1|x[0][16]        ;
; i_rx:RXI|rx_red2:RECEIVER|x[1][17]                  ; Merged with i_rx:RXI|rx_red2:RECEIVER|x[1][16]                ;
; i_rx:RXI|rx_red2:RECEIVER|x[2][17]                  ; Merged with i_rx:RXI|rx_red2:RECEIVER|x[2][16]                ;
; i_rx:RXI|rx_red2:RECEIVER|x[3][17]                  ; Merged with i_rx:RXI|rx_red2:RECEIVER|x[3][16]                ;
; i_rx:RXI|rx_red2:RECEIVER|x[4][17]                  ; Merged with i_rx:RXI|rx_red2:RECEIVER|x[4][16]                ;
; i_rx:RXI|rx_red2:RECEIVER|x[5][17]                  ; Merged with i_rx:RXI|rx_red2:RECEIVER|x[5][16]                ;
; i_rx:RXI|rx_red2:RECEIVER|x[6][17]                  ; Merged with i_rx:RXI|rx_red2:RECEIVER|x[6][16]                ;
; i_rx:RXI|rx_red2:RECEIVER|x[7][17]                  ; Merged with i_rx:RXI|rx_red2:RECEIVER|x[7][16]                ;
; i_rx:RXI|rx_red2:RECEIVER|x[8][17]                  ; Merged with i_rx:RXI|rx_red2:RECEIVER|x[8][16]                ;
; i_rx:RXI|rx_red2:RECEIVER|x[9][17]                  ; Merged with i_rx:RXI|rx_red2:RECEIVER|x[9][16]                ;
; i_rx:RXI|rx_red2:RECEIVER|x[10][17]                 ; Merged with i_rx:RXI|rx_red2:RECEIVER|x[10][16]               ;
; i_rx:RXI|rx_red2:RECEIVER|x[11][17]                 ; Merged with i_rx:RXI|rx_red2:RECEIVER|x[11][16]               ;
; i_rx:RXI|rx_red2:RECEIVER|x[12][17]                 ; Merged with i_rx:RXI|rx_red2:RECEIVER|x[12][16]               ;
; i_rx:RXI|rx_red2:RECEIVER|x[13][17]                 ; Merged with i_rx:RXI|rx_red2:RECEIVER|x[13][16]               ;
; i_rx:RXI|rx_red2:RECEIVER|x[14][17]                 ; Merged with i_rx:RXI|rx_red2:RECEIVER|x[14][16]               ;
; i_rx:RXI|rx_red2:RECEIVER|x[15][17]                 ; Merged with i_rx:RXI|rx_red2:RECEIVER|x[15][16]               ;
; i_rx:RXI|rx_red2:RECEIVER|x[16][17]                 ; Merged with i_rx:RXI|rx_red2:RECEIVER|x[16][16]               ;
; i_rx:RXI|rx_red2:RECEIVER|x[17][17]                 ; Merged with i_rx:RXI|rx_red2:RECEIVER|x[17][16]               ;
; i_rx:RXI|rx_red2:RECEIVER|x[18][17]                 ; Merged with i_rx:RXI|rx_red2:RECEIVER|x[18][16]               ;
; i_rx:RXI|rx_red2:RECEIVER|x[19][17]                 ; Merged with i_rx:RXI|rx_red2:RECEIVER|x[19][16]               ;
; i_rx:RXI|rx_red2:RECEIVER|x[20][17]                 ; Merged with i_rx:RXI|rx_red2:RECEIVER|x[20][16]               ;
; i_rx:RXI|rx_red2:RECEIVER|x[21][17]                 ; Merged with i_rx:RXI|rx_red2:RECEIVER|x[21][16]               ;
; i_rx:RXI|rx_red2:RECEIVER|x[22][17]                 ; Merged with i_rx:RXI|rx_red2:RECEIVER|x[22][16]               ;
; i_rx:RXI|rx_red2:RECEIVER|x[23][17]                 ; Merged with i_rx:RXI|rx_red2:RECEIVER|x[23][16]               ;
; i_rx:RXI|rx_red2:RECEIVER|x[24][17]                 ; Merged with i_rx:RXI|rx_red2:RECEIVER|x[24][16]               ;
; i_rx:RXI|rx_red2:RECEIVER|x[25][17]                 ; Merged with i_rx:RXI|rx_red2:RECEIVER|x[25][16]               ;
; i_rx:RXI|rx_red2:RECEIVER|x[26][17]                 ; Merged with i_rx:RXI|rx_red2:RECEIVER|x[26][16]               ;
; i_rx:RXI|rx_red2:RECEIVER|x[27][17]                 ; Merged with i_rx:RXI|rx_red2:RECEIVER|x[27][16]               ;
; i_rx:RXI|rx_red2:RECEIVER|x[28][17]                 ; Merged with i_rx:RXI|rx_red2:RECEIVER|x[28][16]               ;
; i_rx:RXI|rx_red2:RECEIVER|x[29][17]                 ; Merged with i_rx:RXI|rx_red2:RECEIVER|x[29][16]               ;
; i_rx:RXI|rx_red2:RECEIVER|x[30][17]                 ; Merged with i_rx:RXI|rx_red2:RECEIVER|x[30][16]               ;
; i_rx:RXI|rx_red2:RECEIVER|x[31][17]                 ; Merged with i_rx:RXI|rx_red2:RECEIVER|x[31][16]               ;
; i_rx:RXI|rx_red2:RECEIVER|x[32][17]                 ; Merged with i_rx:RXI|rx_red2:RECEIVER|x[32][16]               ;
; i_rx:RXI|rx_red2:RECEIVER|x[33][17]                 ; Merged with i_rx:RXI|rx_red2:RECEIVER|x[33][16]               ;
; i_rx:RXI|rx_red2:RECEIVER|x[34][17]                 ; Merged with i_rx:RXI|rx_red2:RECEIVER|x[34][16]               ;
; i_rx:RXI|rx_red2:RECEIVER|x[35][17]                 ; Merged with i_rx:RXI|rx_red2:RECEIVER|x[35][16]               ;
; i_rx:RXI|rx_red2:RECEIVER|x[36][17]                 ; Merged with i_rx:RXI|rx_red2:RECEIVER|x[36][16]               ;
; i_rx:RXI|rx_red2:RECEIVER|x[37][17]                 ; Merged with i_rx:RXI|rx_red2:RECEIVER|x[37][16]               ;
; i_rx:RXI|rx_red2:RECEIVER|x[38][17]                 ; Merged with i_rx:RXI|rx_red2:RECEIVER|x[38][16]               ;
; i_rx:RXI|rx_red2:RECEIVER|x[39][17]                 ; Merged with i_rx:RXI|rx_red2:RECEIVER|x[39][16]               ;
; i_rx:RXI|rx_red2:RECEIVER|x[40][17]                 ; Merged with i_rx:RXI|rx_red2:RECEIVER|x[40][16]               ;
; i_rx:RXI|rx_red2:RECEIVER|x[41][17]                 ; Merged with i_rx:RXI|rx_red2:RECEIVER|x[41][16]               ;
; i_rx:RXI|rx_red2:RECEIVER|x[42][17]                 ; Merged with i_rx:RXI|rx_red2:RECEIVER|x[42][16]               ;
; i_rx:RXI|rx_red2:RECEIVER|x[43][17]                 ; Merged with i_rx:RXI|rx_red2:RECEIVER|x[43][16]               ;
; i_rx:RXI|rx_red2:RECEIVER|x[44][17]                 ; Merged with i_rx:RXI|rx_red2:RECEIVER|x[44][16]               ;
; i_rx:RXI|rx_red2:RECEIVER|x[45][17]                 ; Merged with i_rx:RXI|rx_red2:RECEIVER|x[45][16]               ;
; i_rx:RXI|rx_red2:RECEIVER|x[46][17]                 ; Merged with i_rx:RXI|rx_red2:RECEIVER|x[46][16]               ;
; i_rx:RXI|rx_red2:RECEIVER|x[47][17]                 ; Merged with i_rx:RXI|rx_red2:RECEIVER|x[47][16]               ;
; i_rx:RXI|rx_red2:RECEIVER|x[48][17]                 ; Merged with i_rx:RXI|rx_red2:RECEIVER|x[48][16]               ;
; i_rx:RXI|rx_red2:RECEIVER|x[49][17]                 ; Merged with i_rx:RXI|rx_red2:RECEIVER|x[49][16]               ;
; i_rx:RXI|rx_red2:RECEIVER|x[50][17]                 ; Merged with i_rx:RXI|rx_red2:RECEIVER|x[50][16]               ;
; i_rx:RXI|rx_red2:RECEIVER|x[51][17]                 ; Merged with i_rx:RXI|rx_red2:RECEIVER|x[51][16]               ;
; i_rx:RXI|rx_red2:RECEIVER|x[52][17]                 ; Merged with i_rx:RXI|rx_red2:RECEIVER|x[52][16]               ;
; i_rx:RXI|rx_red2:RECEIVER|x[53][17]                 ; Merged with i_rx:RXI|rx_red2:RECEIVER|x[53][16]               ;
; i_rx:RXI|rx_red2:RECEIVER|x[54][17]                 ; Merged with i_rx:RXI|rx_red2:RECEIVER|x[54][16]               ;
; i_rx:RXI|rx_red2:RECEIVER|x[55][17]                 ; Merged with i_rx:RXI|rx_red2:RECEIVER|x[55][16]               ;
; i_rx:RXI|rx_red2:RECEIVER|x[56][17]                 ; Merged with i_rx:RXI|rx_red2:RECEIVER|x[56][16]               ;
; i_rx:RXI|rx_red2:RECEIVER|x[57][17]                 ; Merged with i_rx:RXI|rx_red2:RECEIVER|x[57][16]               ;
; i_rx:RXI|rx_red2:RECEIVER|x[58][17]                 ; Merged with i_rx:RXI|rx_red2:RECEIVER|x[58][16]               ;
; i_rx:RXI|rx_red2:RECEIVER|x[59][17]                 ; Merged with i_rx:RXI|rx_red2:RECEIVER|x[59][16]               ;
; i_rx:RXI|rx_red2:RECEIVER|x[60][17]                 ; Merged with i_rx:RXI|rx_red2:RECEIVER|x[60][16]               ;
; i_rx:RXI|rx_red2:RECEIVER|x[61][17]                 ; Merged with i_rx:RXI|rx_red2:RECEIVER|x[61][16]               ;
; i_rx:RXI|rx_red2:RECEIVER|x[62][17]                 ; Merged with i_rx:RXI|rx_red2:RECEIVER|x[62][16]               ;
; i_rx:RXI|rx_red2:RECEIVER|x[63][17]                 ; Merged with i_rx:RXI|rx_red2:RECEIVER|x[63][16]               ;
; i_rx:RXI|rx_red2:RECEIVER|x[64][17]                 ; Merged with i_rx:RXI|rx_red2:RECEIVER|x[64][16]               ;
; i_rx:RXI|rx_red2:RECEIVER|x[65][17]                 ; Merged with i_rx:RXI|rx_red2:RECEIVER|x[65][16]               ;
; i_rx:RXI|rx_red2:RECEIVER|x[66][17]                 ; Merged with i_rx:RXI|rx_red2:RECEIVER|x[66][16]               ;
; i_rx:RXI|rx_red2:RECEIVER|x[67][17]                 ; Merged with i_rx:RXI|rx_red2:RECEIVER|x[67][16]               ;
; i_rx:RXI|rx_red2:RECEIVER|x[68][17]                 ; Merged with i_rx:RXI|rx_red2:RECEIVER|x[68][16]               ;
; i_rx:RXI|rx_red2:RECEIVER|x[69][17]                 ; Merged with i_rx:RXI|rx_red2:RECEIVER|x[69][16]               ;
; i_rx:RXI|rx_red2:RECEIVER|x[70][17]                 ; Merged with i_rx:RXI|rx_red2:RECEIVER|x[70][16]               ;
; i_rx:RXI|rx_red2:RECEIVER|x[71][17]                 ; Merged with i_rx:RXI|rx_red2:RECEIVER|x[71][16]               ;
; i_rx:RXI|rx_red2:RECEIVER|x[72][17]                 ; Merged with i_rx:RXI|rx_red2:RECEIVER|x[72][16]               ;
; i_rx:RXI|rx_red2:RECEIVER|x[73][17]                 ; Merged with i_rx:RXI|rx_red2:RECEIVER|x[73][16]               ;
; i_rx:RXI|rx_red2:RECEIVER|x[74][17]                 ; Merged with i_rx:RXI|rx_red2:RECEIVER|x[74][16]               ;
; i_rx:RXI|rx_red2:RECEIVER|x[75][17]                 ; Merged with i_rx:RXI|rx_red2:RECEIVER|x[75][16]               ;
; i_rx:RXI|rx_red2:RECEIVER|x[76][17]                 ; Merged with i_rx:RXI|rx_red2:RECEIVER|x[76][16]               ;
; i_rx:RXI|rx_red2:RECEIVER|x[77][17]                 ; Merged with i_rx:RXI|rx_red2:RECEIVER|x[77][16]               ;
; i_rx:RXI|rx_red2:RECEIVER|x[78][17]                 ; Merged with i_rx:RXI|rx_red2:RECEIVER|x[78][16]               ;
; i_rx:RXI|rx_red2:RECEIVER|x[79][17]                 ; Merged with i_rx:RXI|rx_red2:RECEIVER|x[79][16]               ;
; i_rx:RXI|rx_red2:RECEIVER|x[80][17]                 ; Merged with i_rx:RXI|rx_red2:RECEIVER|x[80][16]               ;
; i_rx:RXI|rx_red2:RECEIVER|x[81][17]                 ; Merged with i_rx:RXI|rx_red2:RECEIVER|x[81][16]               ;
; i_rx:RXI|rx_red2:RECEIVER|x[82][17]                 ; Merged with i_rx:RXI|rx_red2:RECEIVER|x[82][16]               ;
; i_rx:RXI|rx_red2:RECEIVER|x[83][17]                 ; Merged with i_rx:RXI|rx_red2:RECEIVER|x[83][16]               ;
; i_rx:RXI|rx_red2:RECEIVER|x[84][17]                 ; Merged with i_rx:RXI|rx_red2:RECEIVER|x[84][16]               ;
; i_rx:RXI|rx_red2:RECEIVER|x[85][17]                 ; Merged with i_rx:RXI|rx_red2:RECEIVER|x[85][16]               ;
; i_rx:RXI|rx_red2:RECEIVER|x[86][17]                 ; Merged with i_rx:RXI|rx_red2:RECEIVER|x[86][16]               ;
; i_rx:RXI|rx_red2:RECEIVER|x[87][17]                 ; Merged with i_rx:RXI|rx_red2:RECEIVER|x[87][16]               ;
; i_rx:RXI|rx_red2:RECEIVER|x[88][17]                 ; Merged with i_rx:RXI|rx_red2:RECEIVER|x[88][16]               ;
; i_rx:RXI|rx_red2:RECEIVER|x[89][17]                 ; Merged with i_rx:RXI|rx_red2:RECEIVER|x[89][16]               ;
; i_rx:RXI|rx_red2:RECEIVER|x[90][17]                 ; Merged with i_rx:RXI|rx_red2:RECEIVER|x[90][16]               ;
; i_rx:RXI|rx_red2:RECEIVER|x[91][17]                 ; Merged with i_rx:RXI|rx_red2:RECEIVER|x[91][16]               ;
; i_rx:RXI|rx_red2:RECEIVER|x[92][17]                 ; Merged with i_rx:RXI|rx_red2:RECEIVER|x[92][16]               ;
; i_rx:RXI|rx_red2:RECEIVER|x[93][17]                 ; Merged with i_rx:RXI|rx_red2:RECEIVER|x[93][16]               ;
; i_rx:RXI|rx_red2:RECEIVER|x[94][17]                 ; Merged with i_rx:RXI|rx_red2:RECEIVER|x[94][16]               ;
; i_rx:RXI|rx_red2:RECEIVER|x[95][17]                 ; Merged with i_rx:RXI|rx_red2:RECEIVER|x[95][16]               ;
; i_rx:RXI|rx_red2:RECEIVER|x[96][17]                 ; Merged with i_rx:RXI|rx_red2:RECEIVER|x[96][16]               ;
; i_rx:RXI|rx_red2:RECEIVER|x[97][17]                 ; Merged with i_rx:RXI|rx_red2:RECEIVER|x[97][16]               ;
; i_rx:RXI|rx_red2:RECEIVER|x[98][17]                 ; Merged with i_rx:RXI|rx_red2:RECEIVER|x[98][16]               ;
; i_rx:RXI|rx_red2:RECEIVER|x[99][17]                 ; Merged with i_rx:RXI|rx_red2:RECEIVER|x[99][16]               ;
; i_rx:RXI|rx_red2:RECEIVER|x[100][17]                ; Merged with i_rx:RXI|rx_red2:RECEIVER|x[100][16]              ;
; i_rx:RXI|rx_red2:RECEIVER|x[101][17]                ; Merged with i_rx:RXI|rx_red2:RECEIVER|x[101][16]              ;
; i_rx:RXI|rx_red2:RECEIVER|x[102][17]                ; Merged with i_rx:RXI|rx_red2:RECEIVER|x[102][16]              ;
; i_rx:RXI|rx_red2:RECEIVER|x[103][17]                ; Merged with i_rx:RXI|rx_red2:RECEIVER|x[103][16]              ;
; i_rx:RXI|rx_red2:RECEIVER|x[104][17]                ; Merged with i_rx:RXI|rx_red2:RECEIVER|x[104][16]              ;
; i_rx:RXI|rx_red2:RECEIVER|x[105][17]                ; Merged with i_rx:RXI|rx_red2:RECEIVER|x[105][16]              ;
; i_rx:RXI|rx_red2:RECEIVER|x[106][17]                ; Merged with i_rx:RXI|rx_red2:RECEIVER|x[106][16]              ;
; i_rx:RXI|rx_red2:RECEIVER|x[107][17]                ; Merged with i_rx:RXI|rx_red2:RECEIVER|x[107][16]              ;
; i_rx:RXI|rx_red2:RECEIVER|x[108][17]                ; Merged with i_rx:RXI|rx_red2:RECEIVER|x[108][16]              ;
; i_rx:RXI|rx_red2:RECEIVER|x[109][17]                ; Merged with i_rx:RXI|rx_red2:RECEIVER|x[109][16]              ;
; i_rx:RXI|rx_red2:RECEIVER|x[110][17]                ; Merged with i_rx:RXI|rx_red2:RECEIVER|x[110][16]              ;
; i_rx:RXI|rx_red2:RECEIVER|x[111][17]                ; Merged with i_rx:RXI|rx_red2:RECEIVER|x[111][16]              ;
; i_rx:RXI|rx_red2:RECEIVER|x[112][17]                ; Merged with i_rx:RXI|rx_red2:RECEIVER|x[112][16]              ;
; i_rx:RXI|rx_red2:RECEIVER|x[113][17]                ; Merged with i_rx:RXI|rx_red2:RECEIVER|x[113][16]              ;
; i_rx:RXI|rx_red2:RECEIVER|x[114][17]                ; Merged with i_rx:RXI|rx_red2:RECEIVER|x[114][16]              ;
; i_rx:RXI|rx_red2:RECEIVER|x[115][17]                ; Merged with i_rx:RXI|rx_red2:RECEIVER|x[115][16]              ;
; i_rx:RXI|rx_red2:RECEIVER|x[116][17]                ; Merged with i_rx:RXI|rx_red2:RECEIVER|x[116][16]              ;
; i_rx:RXI|rx_red2:RECEIVER|x[117][17]                ; Merged with i_rx:RXI|rx_red2:RECEIVER|x[117][16]              ;
; i_rx:RXI|rx_red2:RECEIVER|x[118][17]                ; Merged with i_rx:RXI|rx_red2:RECEIVER|x[118][16]              ;
; i_rx:RXI|rx_red2:RECEIVER|x[119][17]                ; Merged with i_rx:RXI|rx_red2:RECEIVER|x[119][16]              ;
; i_rx:RXI|rx_red2:RECEIVER|x[120][17]                ; Merged with i_rx:RXI|rx_red2:RECEIVER|x[120][16]              ;
; i_rx:RXI|rx_red2:RECEIVER|x[121][17]                ; Merged with i_rx:RXI|rx_red2:RECEIVER|x[121][16]              ;
; i_rx:RXI|rx_red2:RECEIVER|x[122][17]                ; Merged with i_rx:RXI|rx_red2:RECEIVER|x[122][16]              ;
; i_rx:RXI|rx_red2:RECEIVER|x[123][17]                ; Merged with i_rx:RXI|rx_red2:RECEIVER|x[123][16]              ;
; i_rx:RXI|rx_red2:RECEIVER|x[124][17]                ; Merged with i_rx:RXI|rx_red2:RECEIVER|x[124][16]              ;
; i_rx:RXI|rx_red2:RECEIVER|x[125][17]                ; Merged with i_rx:RXI|rx_red2:RECEIVER|x[125][16]              ;
; i_rx:RXI|rx_red2:RECEIVER|x[126][17]                ; Merged with i_rx:RXI|rx_red2:RECEIVER|x[126][16]              ;
; i_rx:RXI|rx_red2:RECEIVER|x[127][17]                ; Merged with i_rx:RXI|rx_red2:RECEIVER|x[127][16]              ;
; i_rx:RXI|rx_red2:RECEIVER|x[128][17]                ; Merged with i_rx:RXI|rx_red2:RECEIVER|x[128][16]              ;
; i_rx:RXI|half_band_filter_1:HALF4|x[1][17]          ; Merged with i_rx:RXI|half_band_filter_1:HALF4|x[1][16]        ;
; i_rx:RXI|half_band_filter_1:HALF4|x[2][17]          ; Merged with i_rx:RXI|half_band_filter_1:HALF4|x[2][16]        ;
; i_rx:RXI|half_band_filter_1:HALF4|x[3][17]          ; Merged with i_rx:RXI|half_band_filter_1:HALF4|x[3][16]        ;
; i_rx:RXI|half_band_filter_1:HALF4|x[4][17]          ; Merged with i_rx:RXI|half_band_filter_1:HALF4|x[4][16]        ;
; i_rx:RXI|half_band_filter_1:HALF4|x[5][17]          ; Merged with i_rx:RXI|half_band_filter_1:HALF4|x[5][16]        ;
; i_rx:RXI|half_band_filter_1:HALF4|x[6][17]          ; Merged with i_rx:RXI|half_band_filter_1:HALF4|x[6][16]        ;
; i_rx:RXI|half_band_filter_1:HALF4|x[7][17]          ; Merged with i_rx:RXI|half_band_filter_1:HALF4|x[7][16]        ;
; i_rx:RXI|half_band_filter_2:HALF3|x[1][16]          ; Merged with i_rx:RXI|half_band_filter_2:HALF3|x[1][17]        ;
; q_tx:TXQ|half_band_filter_2:HALF2|x[1][16]          ; Merged with q_tx:TXQ|half_band_filter_2:HALF2|x[1][17]        ;
; i_tx:TXI|half_band_filter_2:HALF2|x[1][16]          ; Merged with i_tx:TXI|half_band_filter_2:HALF2|x[1][17]        ;
; i_tx:TXI|half_band_filter_1:HALF1|x[1][17]          ; Merged with i_tx:TXI|half_band_filter_1:HALF1|x[1][16]        ;
; i_tx:TXI|half_band_filter_1:HALF1|x[2][17]          ; Merged with i_tx:TXI|half_band_filter_1:HALF1|x[2][16]        ;
; i_tx:TXI|half_band_filter_1:HALF1|x[3][17]          ; Merged with i_tx:TXI|half_band_filter_1:HALF1|x[3][16]        ;
; i_tx:TXI|half_band_filter_1:HALF1|x[4][17]          ; Merged with i_tx:TXI|half_band_filter_1:HALF1|x[4][16]        ;
; i_tx:TXI|half_band_filter_1:HALF1|x[5][17]          ; Merged with i_tx:TXI|half_band_filter_1:HALF1|x[5][16]        ;
; i_tx:TXI|half_band_filter_1:HALF1|x[6][17]          ; Merged with i_tx:TXI|half_band_filter_1:HALF1|x[6][16]        ;
; i_tx:TXI|half_band_filter_1:HALF1|x[7][17]          ; Merged with i_tx:TXI|half_band_filter_1:HALF1|x[7][16]        ;
; i_rx:RXI|rx_red2:RECEIVER|sum_level_1[64][17]       ; Merged with i_rx:RXI|rx_red2:RECEIVER|sum_level_1[64][16]     ;
; i_rx:RXI|half_band_filter_1:HALF4|peak_delay[16]    ; Merged with i_rx:RXI|half_band_filter_1:HALF4|peak_delay[17]  ;
; i_rx:RXI|half_band_filter_2:HALF3|x[2][16]          ; Merged with i_rx:RXI|half_band_filter_2:HALF3|x[2][17]        ;
; q_tx:TXQ|half_band_filter_2:HALF2|x[2][16]          ; Merged with q_tx:TXQ|half_band_filter_2:HALF2|x[2][17]        ;
; i_tx:TXI|half_band_filter_2:HALF2|x[2][16]          ; Merged with i_tx:TXI|half_band_filter_2:HALF2|x[2][17]        ;
; i_tx:TXI|half_band_filter_1:HALF1|peak_delay[16]    ; Merged with i_tx:TXI|half_band_filter_1:HALF1|peak_delay[17]  ;
; i_rx:RXI|half_band_filter_2:HALF3|x[3][16]          ; Merged with i_rx:RXI|half_band_filter_2:HALF3|x[3][17]        ;
; q_tx:TXQ|half_band_filter_2:HALF2|x[3][16]          ; Merged with q_tx:TXQ|half_band_filter_2:HALF2|x[3][17]        ;
; i_tx:TXI|half_band_filter_2:HALF2|x[3][16]          ; Merged with i_tx:TXI|half_band_filter_2:HALF2|x[3][17]        ;
; i_rx:RXI|half_band_filter_2:HALF3|x[4][16]          ; Merged with i_rx:RXI|half_band_filter_2:HALF3|x[4][17]        ;
; i_rx:RXI|half_band_filter_2:HALF3|x[5][17]          ; Merged with i_rx:RXI|half_band_filter_2:HALF3|x[5][16]        ;
; i_rx:RXI|half_band_filter_2:HALF3|x[6][17]          ; Merged with i_rx:RXI|half_band_filter_2:HALF3|x[6][16]        ;
; i_rx:RXI|half_band_filter_2:HALF3|x[7][17]          ; Merged with i_rx:RXI|half_band_filter_2:HALF3|x[7][16]        ;
; q_tx:TXQ|half_band_filter_2:HALF2|x[4][16]          ; Merged with q_tx:TXQ|half_band_filter_2:HALF2|x[4][17]        ;
; q_tx:TXQ|half_band_filter_2:HALF2|x[5][17]          ; Merged with q_tx:TXQ|half_band_filter_2:HALF2|x[5][16]        ;
; q_tx:TXQ|half_band_filter_2:HALF2|x[6][17]          ; Merged with q_tx:TXQ|half_band_filter_2:HALF2|x[6][16]        ;
; q_tx:TXQ|half_band_filter_2:HALF2|x[7][17]          ; Merged with q_tx:TXQ|half_band_filter_2:HALF2|x[7][16]        ;
; i_tx:TXI|half_band_filter_2:HALF2|x[4][16]          ; Merged with i_tx:TXI|half_band_filter_2:HALF2|x[4][17]        ;
; i_tx:TXI|half_band_filter_2:HALF2|x[5][17]          ; Merged with i_tx:TXI|half_band_filter_2:HALF2|x[5][16]        ;
; i_tx:TXI|half_band_filter_2:HALF2|x[6][17]          ; Merged with i_tx:TXI|half_band_filter_2:HALF2|x[6][16]        ;
; i_tx:TXI|half_band_filter_2:HALF2|x[7][17]          ; Merged with i_tx:TXI|half_band_filter_2:HALF2|x[7][16]        ;
; i_tx:TXI|half_band_filter_1:HALF1|count             ; Merged with i_rx:RXI|half_band_filter_1:HALF4|count           ;
; q_tx:TXQ|half_band_filter_1:HALF1|count             ; Merged with i_rx:RXI|half_band_filter_1:HALF4|count           ;
; i_rx:RXI|rx_red2:RECEIVER|b_out10a[12..17]          ; Merged with i_rx:RXI|rx_red2:RECEIVER|b_out10a[11]            ;
; i_rx:RXI|rx_red2:RECEIVER|b_out11a[8]               ; Merged with i_rx:RXI|rx_red2:RECEIVER|b_out10a[11]            ;
; i_rx:RXI|rx_red2:RECEIVER|b_out12a[10,12..17]       ; Merged with i_rx:RXI|rx_red2:RECEIVER|b_out10a[11]            ;
; i_rx:RXI|rx_red2:RECEIVER|b_out13a[6,9]             ; Merged with i_rx:RXI|rx_red2:RECEIVER|b_out10a[11]            ;
; i_rx:RXI|rx_red2:RECEIVER|b_out14a[7,13..17]        ; Merged with i_rx:RXI|rx_red2:RECEIVER|b_out10a[11]            ;
; i_rx:RXI|rx_red2:RECEIVER|b_out15a[2]               ; Merged with i_rx:RXI|rx_red2:RECEIVER|b_out10a[11]            ;
; i_rx:RXI|rx_red2:RECEIVER|b_out3a[1,8..17]          ; Merged with i_rx:RXI|rx_red2:RECEIVER|b_out10a[11]            ;
; i_rx:RXI|rx_red2:RECEIVER|b_out6a[3]                ; Merged with i_rx:RXI|rx_red2:RECEIVER|b_out10a[11]            ;
; i_rx:RXI|rx_red2:RECEIVER|b_out7a[2]                ; Merged with i_rx:RXI|rx_red2:RECEIVER|b_out10a[11]            ;
; i_rx:RXI|rx_red2:RECEIVER|b_out9a[9]                ; Merged with i_rx:RXI|rx_red2:RECEIVER|b_out10a[11]            ;
; i_rx:RXI|rx_red2:RECEIVER|b_out12a[11]              ; Merged with i_rx:RXI|rx_red2:RECEIVER|b_out10a[5]             ;
; i_rx:RXI|rx_red2:RECEIVER|b_out13a[2,4]             ; Merged with i_rx:RXI|rx_red2:RECEIVER|b_out10a[5]             ;
; i_rx:RXI|rx_red2:RECEIVER|b_out14a[1,2,9,12]        ; Merged with i_rx:RXI|rx_red2:RECEIVER|b_out10a[5]             ;
; i_rx:RXI|rx_red2:RECEIVER|b_out4a[5]                ; Merged with i_rx:RXI|rx_red2:RECEIVER|b_out10a[5]             ;
; i_rx:RXI|rx_red2:RECEIVER|b_out5a[3,6]              ; Merged with i_rx:RXI|rx_red2:RECEIVER|b_out10a[5]             ;
; i_rx:RXI|rx_red2:RECEIVER|b_out6a[0]                ; Merged with i_rx:RXI|rx_red2:RECEIVER|b_out10a[5]             ;
; i_rx:RXI|rx_red2:RECEIVER|b_out8a[5]                ; Merged with i_rx:RXI|rx_red2:RECEIVER|b_out10a[5]             ;
; i_rx:RXI|rx_red2:RECEIVER|b_out10a[10]              ; Merged with i_rx:RXI|rx_red2:RECEIVER|b_out0a[4]              ;
; i_rx:RXI|rx_red2:RECEIVER|b_out12a[7]               ; Merged with i_rx:RXI|rx_red2:RECEIVER|b_out0a[4]              ;
; i_rx:RXI|rx_red2:RECEIVER|b_out14a[6]               ; Merged with i_rx:RXI|rx_red2:RECEIVER|b_out0a[4]              ;
; i_rx:RXI|rx_red2:RECEIVER|b_out15a[4,10]            ; Merged with i_rx:RXI|rx_red2:RECEIVER|b_out0a[4]              ;
; i_rx:RXI|rx_red2:RECEIVER|b_out4a[3,4]              ; Merged with i_rx:RXI|rx_red2:RECEIVER|b_out0a[4]              ;
; i_rx:RXI|rx_red2:RECEIVER|b_out6a[4]                ; Merged with i_rx:RXI|rx_red2:RECEIVER|b_out0a[4]              ;
; i_rx:RXI|rx_red2:RECEIVER|b_out7a[3]                ; Merged with i_rx:RXI|rx_red2:RECEIVER|b_out0a[4]              ;
; i_tx:TXI|tx_practical:TRANSMITTER|x[15][16]         ; Merged with i_tx:TXI|tx_practical:TRANSMITTER|x[15][14]       ;
; i_tx:TXI|tx_practical:TRANSMITTER|x[14][16]         ; Merged with i_tx:TXI|tx_practical:TRANSMITTER|x[14][14]       ;
; i_tx:TXI|tx_practical:TRANSMITTER|x[13][16]         ; Merged with i_tx:TXI|tx_practical:TRANSMITTER|x[13][14]       ;
; i_tx:TXI|tx_practical:TRANSMITTER|x[12][16]         ; Merged with i_tx:TXI|tx_practical:TRANSMITTER|x[12][14]       ;
; i_tx:TXI|tx_practical:TRANSMITTER|x[11][16]         ; Merged with i_tx:TXI|tx_practical:TRANSMITTER|x[11][14]       ;
; i_tx:TXI|tx_practical:TRANSMITTER|x[10][16]         ; Merged with i_tx:TXI|tx_practical:TRANSMITTER|x[10][14]       ;
; i_tx:TXI|tx_practical:TRANSMITTER|x[9][16]          ; Merged with i_tx:TXI|tx_practical:TRANSMITTER|x[9][14]        ;
; i_tx:TXI|tx_practical:TRANSMITTER|x[8][16]          ; Merged with i_tx:TXI|tx_practical:TRANSMITTER|x[8][14]        ;
; i_tx:TXI|tx_practical:TRANSMITTER|x[7][16]          ; Merged with i_tx:TXI|tx_practical:TRANSMITTER|x[7][14]        ;
; i_tx:TXI|tx_practical:TRANSMITTER|x[6][16]          ; Merged with i_tx:TXI|tx_practical:TRANSMITTER|x[6][14]        ;
; i_tx:TXI|tx_practical:TRANSMITTER|x[5][16]          ; Merged with i_tx:TXI|tx_practical:TRANSMITTER|x[5][14]        ;
; i_tx:TXI|tx_practical:TRANSMITTER|x[4][16]          ; Merged with i_tx:TXI|tx_practical:TRANSMITTER|x[4][14]        ;
; i_tx:TXI|tx_practical:TRANSMITTER|x[3][16]          ; Merged with i_tx:TXI|tx_practical:TRANSMITTER|x[3][14]        ;
; i_tx:TXI|tx_practical:TRANSMITTER|x[2][16]          ; Merged with i_tx:TXI|tx_practical:TRANSMITTER|x[2][14]        ;
; i_tx:TXI|tx_practical:TRANSMITTER|x[1][16]          ; Merged with i_tx:TXI|tx_practical:TRANSMITTER|x[1][14]        ;
; i_tx:TXI|tx_practical:TRANSMITTER|x[0][16]          ; Merged with i_tx:TXI|tx_practical:TRANSMITTER|x[0][14]        ;
; i_tx:TXI|tx_practical:TRANSMITTER|x[17][16]         ; Merged with i_tx:TXI|tx_practical:TRANSMITTER|x[17][14]       ;
; i_tx:TXI|tx_practical:TRANSMITTER|x[16][16]         ; Merged with i_tx:TXI|tx_practical:TRANSMITTER|x[16][14]       ;
; i_rx:RXI|rx_red2:RECEIVER|b_out11a[10]              ; Merged with i_rx:RXI|rx_red2:RECEIVER|b_out0a[5]              ;
; i_rx:RXI|rx_red2:RECEIVER|b_out12a[9]               ; Merged with i_rx:RXI|rx_red2:RECEIVER|b_out0a[5]              ;
; i_rx:RXI|rx_red2:RECEIVER|b_out13a[11]              ; Merged with i_rx:RXI|rx_red2:RECEIVER|b_out0a[5]              ;
; i_rx:RXI|rx_red2:RECEIVER|b_out14a[10]              ; Merged with i_rx:RXI|rx_red2:RECEIVER|b_out0a[5]              ;
; i_rx:RXI|rx_red2:RECEIVER|b_out15a[3,12,14]         ; Merged with i_rx:RXI|rx_red2:RECEIVER|b_out0a[5]              ;
; i_rx:RXI|rx_red2:RECEIVER|b_out7a[0]                ; Merged with i_rx:RXI|rx_red2:RECEIVER|b_out0a[5]              ;
; i_rx:RXI|rx_red2:RECEIVER|b_out8a[8]                ; Merged with i_rx:RXI|rx_red2:RECEIVER|b_out0a[5]              ;
; i_rx:RXI|rx_red2:RECEIVER|b_out11a[9]               ; Merged with i_rx:RXI|rx_red2:RECEIVER|b_out0a[1]              ;
; i_rx:RXI|rx_red2:RECEIVER|b_out14a[8]               ; Merged with i_rx:RXI|rx_red2:RECEIVER|b_out0a[1]              ;
; i_rx:RXI|rx_red2:RECEIVER|b_out4a[2]                ; Merged with i_rx:RXI|rx_red2:RECEIVER|b_out0a[1]              ;
; i_rx:RXI|rx_red2:RECEIVER|b_out6a[6,8..17]          ; Merged with i_rx:RXI|rx_red2:RECEIVER|b_out0a[1]              ;
; i_rx:RXI|rx_red2:RECEIVER|b_out8a[3,6]              ; Merged with i_rx:RXI|rx_red2:RECEIVER|b_out0a[1]              ;
; i_rx:RXI|rx_red2:RECEIVER|b_out9a[0,1]              ; Merged with i_rx:RXI|rx_red2:RECEIVER|b_out0a[1]              ;
; i_rx:RXI|rx_red2:RECEIVER|b_out11a[7]               ; Merged with i_rx:RXI|rx_red2:RECEIVER|b_out10a[3]             ;
; i_rx:RXI|rx_red2:RECEIVER|b_out12a[6]               ; Merged with i_rx:RXI|rx_red2:RECEIVER|b_out10a[3]             ;
; i_rx:RXI|rx_red2:RECEIVER|b_out14a[0,5]             ; Merged with i_rx:RXI|rx_red2:RECEIVER|b_out10a[3]             ;
; i_rx:RXI|rx_red2:RECEIVER|b_out2a[4]                ; Merged with i_rx:RXI|rx_red2:RECEIVER|b_out10a[3]             ;
; i_rx:RXI|rx_red2:RECEIVER|b_out5a[7]                ; Merged with i_rx:RXI|rx_red2:RECEIVER|b_out10a[3]             ;
; i_rx:RXI|rx_red2:RECEIVER|b_out8a[2]                ; Merged with i_rx:RXI|rx_red2:RECEIVER|b_out10a[3]             ;
; i_rx:RXI|rx_red2:RECEIVER|b_out0a[6]                ; Merged with i_rx:RXI|rx_red2:RECEIVER|b_out0a[3]              ;
; i_rx:RXI|rx_red2:RECEIVER|b_out10a[8]               ; Merged with i_rx:RXI|rx_red2:RECEIVER|b_out0a[3]              ;
; i_rx:RXI|rx_red2:RECEIVER|b_out11a[3]               ; Merged with i_rx:RXI|rx_red2:RECEIVER|b_out0a[3]              ;
; i_rx:RXI|rx_red2:RECEIVER|b_out13a[3]               ; Merged with i_rx:RXI|rx_red2:RECEIVER|b_out0a[3]              ;
; i_rx:RXI|rx_red2:RECEIVER|b_out14a[4]               ; Merged with i_rx:RXI|rx_red2:RECEIVER|b_out0a[3]              ;
; i_rx:RXI|rx_red2:RECEIVER|b_out1a[1]                ; Merged with i_rx:RXI|rx_red2:RECEIVER|b_out0a[3]              ;
; i_rx:RXI|rx_red2:RECEIVER|b_out3a[0,7]              ; Merged with i_rx:RXI|rx_red2:RECEIVER|b_out0a[3]              ;
; i_rx:RXI|rx_red2:RECEIVER|b_out4a[6]                ; Merged with i_rx:RXI|rx_red2:RECEIVER|b_out0a[3]              ;
; i_rx:RXI|rx_red2:RECEIVER|b_out6a[1]                ; Merged with i_rx:RXI|rx_red2:RECEIVER|b_out0a[3]              ;
; i_rx:RXI|rx_red2:RECEIVER|b_out7a[1,8]              ; Merged with i_rx:RXI|rx_red2:RECEIVER|b_out0a[3]              ;
; i_rx:RXI|rx_red2:RECEIVER|b_out11a[2]               ; Merged with i_rx:RXI|rx_red2:RECEIVER|b_out10a[1]             ;
; i_rx:RXI|rx_red2:RECEIVER|b_out14a[3]               ; Merged with i_rx:RXI|rx_red2:RECEIVER|b_out10a[1]             ;
; i_rx:RXI|rx_red2:RECEIVER|b_out15a[8,9,11]          ; Merged with i_rx:RXI|rx_red2:RECEIVER|b_out10a[1]             ;
; i_rx:RXI|rx_red2:RECEIVER|b_out1a[3,4,6]            ; Merged with i_rx:RXI|rx_red2:RECEIVER|b_out10a[1]             ;
; i_rx:RXI|rx_red2:RECEIVER|b_out2a[0,7]              ; Merged with i_rx:RXI|rx_red2:RECEIVER|b_out10a[1]             ;
; i_rx:RXI|rx_red2:RECEIVER|b_out5a[0]                ; Merged with i_rx:RXI|rx_red2:RECEIVER|b_out10a[1]             ;
; i_rx:RXI|rx_red2:RECEIVER|b_out7a[6]                ; Merged with i_rx:RXI|rx_red2:RECEIVER|b_out10a[1]             ;
; i_rx:RXI|rx_red2:RECEIVER|b_out8a[1]                ; Merged with i_rx:RXI|rx_red2:RECEIVER|b_out10a[1]             ;
; i_rx:RXI|rx_red2:RECEIVER|b_out9a[6]                ; Merged with i_rx:RXI|rx_red2:RECEIVER|b_out10a[1]             ;
; i_rx:RXI|rx_red2:RECEIVER|b_out11a[1,12..17]        ; Merged with i_rx:RXI|rx_red2:RECEIVER|b_out11a[11]            ;
; i_rx:RXI|rx_red2:RECEIVER|b_out12a[3,8]             ; Merged with i_rx:RXI|rx_red2:RECEIVER|b_out11a[11]            ;
; i_rx:RXI|rx_red2:RECEIVER|b_out13a[12..17]          ; Merged with i_rx:RXI|rx_red2:RECEIVER|b_out11a[11]            ;
; i_rx:RXI|rx_red2:RECEIVER|b_out15a[15..17]          ; Merged with i_rx:RXI|rx_red2:RECEIVER|b_out11a[11]            ;
; i_rx:RXI|rx_red2:RECEIVER|b_out2a[8..17]            ; Merged with i_rx:RXI|rx_red2:RECEIVER|b_out11a[11]            ;
; i_rx:RXI|rx_red2:RECEIVER|b_out5a[1,5]              ; Merged with i_rx:RXI|rx_red2:RECEIVER|b_out11a[11]            ;
; i_rx:RXI|rx_red2:RECEIVER|b_out7a[7]                ; Merged with i_rx:RXI|rx_red2:RECEIVER|b_out11a[11]            ;
; i_rx:RXI|rx_red2:RECEIVER|b_out8a[0]                ; Merged with i_rx:RXI|rx_red2:RECEIVER|b_out11a[11]            ;
; i_rx:RXI|rx_red2:RECEIVER|b_out13a[7]               ; Merged with i_rx:RXI|rx_red2:RECEIVER|b_out10a[2]             ;
; i_rx:RXI|rx_red2:RECEIVER|b_out15a[6]               ; Merged with i_rx:RXI|rx_red2:RECEIVER|b_out10a[2]             ;
; i_rx:RXI|rx_red2:RECEIVER|b_out1a[5,8..17]          ; Merged with i_rx:RXI|rx_red2:RECEIVER|b_out10a[2]             ;
; i_rx:RXI|rx_red2:RECEIVER|b_out2a[1,2]              ; Merged with i_rx:RXI|rx_red2:RECEIVER|b_out10a[2]             ;
; i_rx:RXI|rx_red2:RECEIVER|b_out3a[3]                ; Merged with i_rx:RXI|rx_red2:RECEIVER|b_out10a[2]             ;
; i_rx:RXI|rx_red2:RECEIVER|b_out8a[10..17]           ; Merged with i_rx:RXI|rx_red2:RECEIVER|b_out10a[2]             ;
; i_rx:RXI|rx_red2:RECEIVER|b_out10a[0]               ; Merged with i_rx:RXI|rx_red2:RECEIVER|b_out0a[0]              ;
; i_rx:RXI|rx_red2:RECEIVER|b_out11a[5,6]             ; Merged with i_rx:RXI|rx_red2:RECEIVER|b_out0a[0]              ;
; i_rx:RXI|rx_red2:RECEIVER|b_out12a[2]               ; Merged with i_rx:RXI|rx_red2:RECEIVER|b_out0a[0]              ;
; i_rx:RXI|rx_red2:RECEIVER|b_out13a[0]               ; Merged with i_rx:RXI|rx_red2:RECEIVER|b_out0a[0]              ;
; i_rx:RXI|rx_red2:RECEIVER|b_out15a[5]               ; Merged with i_rx:RXI|rx_red2:RECEIVER|b_out0a[0]              ;
; i_rx:RXI|rx_red2:RECEIVER|b_out2a[5]                ; Merged with i_rx:RXI|rx_red2:RECEIVER|b_out0a[0]              ;
; i_rx:RXI|rx_red2:RECEIVER|b_out3a[5]                ; Merged with i_rx:RXI|rx_red2:RECEIVER|b_out0a[0]              ;
; i_rx:RXI|rx_red2:RECEIVER|b_out4a[1]                ; Merged with i_rx:RXI|rx_red2:RECEIVER|b_out0a[0]              ;
; i_rx:RXI|rx_red2:RECEIVER|b_out5a[8..17]            ; Merged with i_rx:RXI|rx_red2:RECEIVER|b_out0a[0]              ;
; i_rx:RXI|rx_red2:RECEIVER|b_out7a[4,5]              ; Merged with i_rx:RXI|rx_red2:RECEIVER|b_out0a[0]              ;
; i_rx:RXI|rx_red2:RECEIVER|b_out9a[4]                ; Merged with i_rx:RXI|rx_red2:RECEIVER|b_out0a[0]              ;
; i_rx:RXI|rx_red2:RECEIVER|b_out0a[7..9,11..17]      ; Merged with i_rx:RXI|rx_red2:RECEIVER|b_out0a[10]             ;
; i_rx:RXI|rx_red2:RECEIVER|b_out10a[7]               ; Merged with i_rx:RXI|rx_red2:RECEIVER|b_out0a[10]             ;
; i_rx:RXI|rx_red2:RECEIVER|b_out11a[4]               ; Merged with i_rx:RXI|rx_red2:RECEIVER|b_out0a[10]             ;
; i_rx:RXI|rx_red2:RECEIVER|b_out12a[4,5]             ; Merged with i_rx:RXI|rx_red2:RECEIVER|b_out0a[10]             ;
; i_rx:RXI|rx_red2:RECEIVER|b_out15a[0]               ; Merged with i_rx:RXI|rx_red2:RECEIVER|b_out0a[10]             ;
; i_rx:RXI|rx_red2:RECEIVER|b_out3a[4]                ; Merged with i_rx:RXI|rx_red2:RECEIVER|b_out0a[10]             ;
; i_rx:RXI|rx_red2:RECEIVER|b_out4a[0]                ; Merged with i_rx:RXI|rx_red2:RECEIVER|b_out0a[10]             ;
; i_rx:RXI|rx_red2:RECEIVER|b_out5a[2]                ; Merged with i_rx:RXI|rx_red2:RECEIVER|b_out0a[10]             ;
; i_rx:RXI|rx_red2:RECEIVER|b_out6a[7]                ; Merged with i_rx:RXI|rx_red2:RECEIVER|b_out0a[10]             ;
; i_rx:RXI|rx_red2:RECEIVER|b_out7a[9..17]            ; Merged with i_rx:RXI|rx_red2:RECEIVER|b_out0a[10]             ;
; i_rx:RXI|rx_red2:RECEIVER|b_out9a[7,10..17]         ; Merged with i_rx:RXI|rx_red2:RECEIVER|b_out0a[10]             ;
; i_rx:RXI|rx_red2:RECEIVER|b_out12a[0]               ; Merged with i_rx:RXI|rx_red2:RECEIVER|b_out10a[9]             ;
; i_rx:RXI|rx_red2:RECEIVER|b_out15a[13]              ; Merged with i_rx:RXI|rx_red2:RECEIVER|b_out10a[9]             ;
; i_rx:RXI|rx_red2:RECEIVER|b_out5a[4]                ; Merged with i_rx:RXI|rx_red2:RECEIVER|b_out10a[9]             ;
; i_rx:RXI|rx_red2:RECEIVER|b_out8a[7]                ; Merged with i_rx:RXI|rx_red2:RECEIVER|b_out10a[9]             ;
; i_rx:RXI|rx_red2:RECEIVER|b_out9a[3,5,8]            ; Merged with i_rx:RXI|rx_red2:RECEIVER|b_out10a[9]             ;
; i_rx:RXI|rx_red2:RECEIVER|b_out10a[6]               ; Merged with i_rx:RXI|rx_red2:RECEIVER|b_out10a[4]             ;
; i_rx:RXI|rx_red2:RECEIVER|b_out15a[1]               ; Merged with i_rx:RXI|rx_red2:RECEIVER|b_out10a[4]             ;
; i_rx:RXI|rx_red2:RECEIVER|b_out1a[7]                ; Merged with i_rx:RXI|rx_red2:RECEIVER|b_out10a[4]             ;
; i_rx:RXI|rx_red2:RECEIVER|b_out2a[3,6]              ; Merged with i_rx:RXI|rx_red2:RECEIVER|b_out10a[4]             ;
; i_rx:RXI|rx_red2:RECEIVER|b_out3a[6]                ; Merged with i_rx:RXI|rx_red2:RECEIVER|b_out10a[4]             ;
; i_rx:RXI|rx_red2:RECEIVER|b_out4a[7]                ; Merged with i_rx:RXI|rx_red2:RECEIVER|b_out10a[4]             ;
; i_rx:RXI|rx_red2:RECEIVER|b_out8a[9]                ; Merged with i_rx:RXI|rx_red2:RECEIVER|b_out10a[4]             ;
; i_rx:RXI|rx_red2:RECEIVER|b_out9a[2]                ; Merged with i_rx:RXI|rx_red2:RECEIVER|b_out10a[4]             ;
; i_tx:TXI|tx_practical:TRANSMITTER|x[18][16]         ; Merged with i_tx:TXI|tx_practical:TRANSMITTER|x[18][14]       ;
; i_tx:TXI|tx_practical:TRANSMITTER|x[19][16]         ; Merged with i_tx:TXI|tx_practical:TRANSMITTER|x[19][14]       ;
; i_tx:TXI|tx_practical:TRANSMITTER|x[20][16]         ; Merged with i_tx:TXI|tx_practical:TRANSMITTER|x[20][14]       ;
; i_tx:TXI|tx_practical:TRANSMITTER|x[21][16]         ; Merged with i_tx:TXI|tx_practical:TRANSMITTER|x[21][14]       ;
; i_tx:TXI|tx_practical:TRANSMITTER|x[22][16]         ; Merged with i_tx:TXI|tx_practical:TRANSMITTER|x[22][14]       ;
; i_tx:TXI|tx_practical:TRANSMITTER|x[23][16]         ; Merged with i_tx:TXI|tx_practical:TRANSMITTER|x[23][14]       ;
; i_tx:TXI|tx_practical:TRANSMITTER|x[24][16]         ; Merged with i_tx:TXI|tx_practical:TRANSMITTER|x[24][14]       ;
; i_tx:TXI|tx_practical:TRANSMITTER|x[25][16]         ; Merged with i_tx:TXI|tx_practical:TRANSMITTER|x[25][14]       ;
; i_tx:TXI|tx_practical:TRANSMITTER|x[26][16]         ; Merged with i_tx:TXI|tx_practical:TRANSMITTER|x[26][14]       ;
; i_tx:TXI|tx_practical:TRANSMITTER|x[27][16]         ; Merged with i_tx:TXI|tx_practical:TRANSMITTER|x[27][14]       ;
; i_tx:TXI|tx_practical:TRANSMITTER|x[28][16]         ; Merged with i_tx:TXI|tx_practical:TRANSMITTER|x[28][14]       ;
; i_tx:TXI|tx_practical:TRANSMITTER|x[29][16]         ; Merged with i_tx:TXI|tx_practical:TRANSMITTER|x[29][14]       ;
; i_tx:TXI|tx_practical:TRANSMITTER|x[30][16]         ; Merged with i_tx:TXI|tx_practical:TRANSMITTER|x[30][14]       ;
; i_tx:TXI|tx_practical:TRANSMITTER|x[31][16]         ; Merged with i_tx:TXI|tx_practical:TRANSMITTER|x[31][14]       ;
; i_tx:TXI|tx_practical:TRANSMITTER|x[32][16]         ; Merged with i_tx:TXI|tx_practical:TRANSMITTER|x[32][14]       ;
; i_tx:TXI|tx_practical:TRANSMITTER|x[33][16]         ; Merged with i_tx:TXI|tx_practical:TRANSMITTER|x[33][14]       ;
; i_tx:TXI|tx_practical:TRANSMITTER|x[34][16]         ; Merged with i_tx:TXI|tx_practical:TRANSMITTER|x[34][14]       ;
; i_tx:TXI|tx_practical:TRANSMITTER|x[35][16]         ; Merged with i_tx:TXI|tx_practical:TRANSMITTER|x[35][14]       ;
; i_tx:TXI|tx_practical:TRANSMITTER|x[36][16]         ; Merged with i_tx:TXI|tx_practical:TRANSMITTER|x[36][14]       ;
; i_tx:TXI|tx_practical:TRANSMITTER|x[37][16]         ; Merged with i_tx:TXI|tx_practical:TRANSMITTER|x[37][14]       ;
; i_tx:TXI|tx_practical:TRANSMITTER|x[38][16]         ; Merged with i_tx:TXI|tx_practical:TRANSMITTER|x[38][14]       ;
; i_tx:TXI|tx_practical:TRANSMITTER|x[39][16]         ; Merged with i_tx:TXI|tx_practical:TRANSMITTER|x[39][14]       ;
; i_tx:TXI|tx_practical:TRANSMITTER|x[40][16]         ; Merged with i_tx:TXI|tx_practical:TRANSMITTER|x[40][14]       ;
; i_tx:TXI|tx_practical:TRANSMITTER|x[41][16]         ; Merged with i_tx:TXI|tx_practical:TRANSMITTER|x[41][14]       ;
; i_tx:TXI|tx_practical:TRANSMITTER|x[42][16]         ; Merged with i_tx:TXI|tx_practical:TRANSMITTER|x[42][14]       ;
; i_tx:TXI|tx_practical:TRANSMITTER|x[43][16]         ; Merged with i_tx:TXI|tx_practical:TRANSMITTER|x[43][14]       ;
; i_tx:TXI|tx_practical:TRANSMITTER|x[44][16]         ; Merged with i_tx:TXI|tx_practical:TRANSMITTER|x[44][14]       ;
; i_tx:TXI|tx_practical:TRANSMITTER|x[45][16]         ; Merged with i_tx:TXI|tx_practical:TRANSMITTER|x[45][14]       ;
; i_tx:TXI|tx_practical:TRANSMITTER|x[46][16]         ; Merged with i_tx:TXI|tx_practical:TRANSMITTER|x[46][14]       ;
; i_tx:TXI|tx_practical:TRANSMITTER|x[47][16]         ; Merged with i_tx:TXI|tx_practical:TRANSMITTER|x[47][14]       ;
; i_tx:TXI|tx_practical:TRANSMITTER|x[48][16]         ; Merged with i_tx:TXI|tx_practical:TRANSMITTER|x[48][14]       ;
; i_tx:TXI|tx_practical:TRANSMITTER|x[49][16]         ; Merged with i_tx:TXI|tx_practical:TRANSMITTER|x[49][14]       ;
; i_tx:TXI|tx_practical:TRANSMITTER|x[50][16]         ; Merged with i_tx:TXI|tx_practical:TRANSMITTER|x[50][14]       ;
; i_tx:TXI|tx_practical:TRANSMITTER|x[51][16]         ; Merged with i_tx:TXI|tx_practical:TRANSMITTER|x[51][14]       ;
; i_tx:TXI|tx_practical:TRANSMITTER|x[52][16]         ; Merged with i_tx:TXI|tx_practical:TRANSMITTER|x[52][14]       ;
; i_tx:TXI|tx_practical:TRANSMITTER|x[53][16]         ; Merged with i_tx:TXI|tx_practical:TRANSMITTER|x[53][14]       ;
; i_tx:TXI|tx_practical:TRANSMITTER|x[54][16]         ; Merged with i_tx:TXI|tx_practical:TRANSMITTER|x[54][14]       ;
; i_tx:TXI|tx_practical:TRANSMITTER|x[55][16]         ; Merged with i_tx:TXI|tx_practical:TRANSMITTER|x[55][14]       ;
; i_tx:TXI|tx_practical:TRANSMITTER|x[56][16]         ; Merged with i_tx:TXI|tx_practical:TRANSMITTER|x[56][14]       ;
; i_tx:TXI|tx_practical:TRANSMITTER|x[57][16]         ; Merged with i_tx:TXI|tx_practical:TRANSMITTER|x[57][14]       ;
; i_tx:TXI|tx_practical:TRANSMITTER|x[58][16]         ; Merged with i_tx:TXI|tx_practical:TRANSMITTER|x[58][14]       ;
; i_tx:TXI|tx_practical:TRANSMITTER|x[59][16]         ; Merged with i_tx:TXI|tx_practical:TRANSMITTER|x[59][14]       ;
; i_tx:TXI|tx_practical:TRANSMITTER|x[60][16]         ; Merged with i_tx:TXI|tx_practical:TRANSMITTER|x[60][14]       ;
; i_tx:TXI|tx_practical:TRANSMITTER|x[61][16]         ; Merged with i_tx:TXI|tx_practical:TRANSMITTER|x[61][14]       ;
; i_tx:TXI|tx_practical:TRANSMITTER|x[62][16]         ; Merged with i_tx:TXI|tx_practical:TRANSMITTER|x[62][14]       ;
; i_tx:TXI|tx_practical:TRANSMITTER|x[63][16]         ; Merged with i_tx:TXI|tx_practical:TRANSMITTER|x[63][14]       ;
; i_tx:TXI|tx_practical:TRANSMITTER|x[64][16]         ; Merged with i_tx:TXI|tx_practical:TRANSMITTER|x[64][14]       ;
; i_tx:TXI|tx_practical:TRANSMITTER|x[65][16]         ; Merged with i_tx:TXI|tx_practical:TRANSMITTER|x[65][14]       ;
; i_tx:TXI|tx_practical:TRANSMITTER|x[66][16]         ; Merged with i_tx:TXI|tx_practical:TRANSMITTER|x[66][14]       ;
; i_tx:TXI|tx_practical:TRANSMITTER|x[67][16]         ; Merged with i_tx:TXI|tx_practical:TRANSMITTER|x[67][14]       ;
; i_tx:TXI|tx_practical:TRANSMITTER|x[68][16]         ; Merged with i_tx:TXI|tx_practical:TRANSMITTER|x[68][14]       ;
; i_tx:TXI|tx_practical:TRANSMITTER|x[69][16]         ; Merged with i_tx:TXI|tx_practical:TRANSMITTER|x[69][14]       ;
; i_tx:TXI|tx_practical:TRANSMITTER|x[70][16]         ; Merged with i_tx:TXI|tx_practical:TRANSMITTER|x[70][14]       ;
; i_tx:TXI|tx_practical:TRANSMITTER|x[71][16]         ; Merged with i_tx:TXI|tx_practical:TRANSMITTER|x[71][14]       ;
; i_tx:TXI|tx_practical:TRANSMITTER|x[72][16]         ; Merged with i_tx:TXI|tx_practical:TRANSMITTER|x[72][14]       ;
; i_tx:TXI|tx_practical:TRANSMITTER|x[73][16]         ; Merged with i_tx:TXI|tx_practical:TRANSMITTER|x[73][14]       ;
; i_tx:TXI|tx_practical:TRANSMITTER|x[74][16]         ; Merged with i_tx:TXI|tx_practical:TRANSMITTER|x[74][14]       ;
; i_tx:TXI|tx_practical:TRANSMITTER|x[75][16]         ; Merged with i_tx:TXI|tx_practical:TRANSMITTER|x[75][14]       ;
; i_tx:TXI|tx_practical:TRANSMITTER|x[76][16]         ; Merged with i_tx:TXI|tx_practical:TRANSMITTER|x[76][14]       ;
; i_tx:TXI|tx_practical:TRANSMITTER|x[77][16]         ; Merged with i_tx:TXI|tx_practical:TRANSMITTER|x[77][14]       ;
; i_tx:TXI|tx_practical:TRANSMITTER|x[78][16]         ; Merged with i_tx:TXI|tx_practical:TRANSMITTER|x[78][14]       ;
; i_tx:TXI|tx_practical:TRANSMITTER|x[79][16]         ; Merged with i_tx:TXI|tx_practical:TRANSMITTER|x[79][14]       ;
; i_tx:TXI|tx_practical:TRANSMITTER|x[80][16]         ; Merged with i_tx:TXI|tx_practical:TRANSMITTER|x[80][14]       ;
; i_tx:TXI|tx_practical:TRANSMITTER|x[81][16]         ; Merged with i_tx:TXI|tx_practical:TRANSMITTER|x[81][14]       ;
; i_tx:TXI|tx_practical:TRANSMITTER|x[82][16]         ; Merged with i_tx:TXI|tx_practical:TRANSMITTER|x[82][14]       ;
; i_tx:TXI|tx_practical:TRANSMITTER|x[83][16]         ; Merged with i_tx:TXI|tx_practical:TRANSMITTER|x[83][14]       ;
; i_tx:TXI|tx_practical:TRANSMITTER|x[84][16]         ; Merged with i_tx:TXI|tx_practical:TRANSMITTER|x[84][14]       ;
; i_tx:TXI|tx_practical:TRANSMITTER|x[85][16]         ; Merged with i_tx:TXI|tx_practical:TRANSMITTER|x[85][14]       ;
; i_tx:TXI|tx_practical:TRANSMITTER|x[86][16]         ; Merged with i_tx:TXI|tx_practical:TRANSMITTER|x[86][14]       ;
; i_tx:TXI|tx_practical:TRANSMITTER|x[87][16]         ; Merged with i_tx:TXI|tx_practical:TRANSMITTER|x[87][14]       ;
; i_tx:TXI|tx_practical:TRANSMITTER|x[88][16]         ; Merged with i_tx:TXI|tx_practical:TRANSMITTER|x[88][14]       ;
; i_tx:TXI|tx_practical:TRANSMITTER|x[89][16]         ; Merged with i_tx:TXI|tx_practical:TRANSMITTER|x[89][14]       ;
; i_tx:TXI|tx_practical:TRANSMITTER|x[90][16]         ; Merged with i_tx:TXI|tx_practical:TRANSMITTER|x[90][14]       ;
; i_tx:TXI|tx_practical:TRANSMITTER|x[91][16]         ; Merged with i_tx:TXI|tx_practical:TRANSMITTER|x[91][14]       ;
; i_tx:TXI|tx_practical:TRANSMITTER|x[92][16]         ; Merged with i_tx:TXI|tx_practical:TRANSMITTER|x[92][14]       ;
; i_tx:TXI|tx_practical:TRANSMITTER|x[93][16]         ; Merged with i_tx:TXI|tx_practical:TRANSMITTER|x[93][14]       ;
; i_tx:TXI|tx_practical:TRANSMITTER|x[94][16]         ; Merged with i_tx:TXI|tx_practical:TRANSMITTER|x[94][14]       ;
; i_tx:TXI|tx_practical:TRANSMITTER|x[95][16]         ; Merged with i_tx:TXI|tx_practical:TRANSMITTER|x[95][14]       ;
; i_tx:TXI|tx_practical:TRANSMITTER|x[96][16]         ; Merged with i_tx:TXI|tx_practical:TRANSMITTER|x[96][14]       ;
; i_tx:TXI|tx_practical:TRANSMITTER|x[97][16]         ; Merged with i_tx:TXI|tx_practical:TRANSMITTER|x[97][14]       ;
; i_tx:TXI|tx_practical:TRANSMITTER|x[98][16]         ; Merged with i_tx:TXI|tx_practical:TRANSMITTER|x[98][14]       ;
; i_tx:TXI|tx_practical:TRANSMITTER|x[99][16]         ; Merged with i_tx:TXI|tx_practical:TRANSMITTER|x[99][14]       ;
; i_tx:TXI|tx_practical:TRANSMITTER|x[100][16]        ; Merged with i_tx:TXI|tx_practical:TRANSMITTER|x[100][14]      ;
; i_tx:TXI|tx_practical:TRANSMITTER|x[101][16]        ; Merged with i_tx:TXI|tx_practical:TRANSMITTER|x[101][14]      ;
; i_tx:TXI|tx_practical:TRANSMITTER|x[102][16]        ; Merged with i_tx:TXI|tx_practical:TRANSMITTER|x[102][14]      ;
; i_tx:TXI|tx_practical:TRANSMITTER|x[103][16]        ; Merged with i_tx:TXI|tx_practical:TRANSMITTER|x[103][14]      ;
; i_tx:TXI|tx_practical:TRANSMITTER|x[104][16]        ; Merged with i_tx:TXI|tx_practical:TRANSMITTER|x[104][14]      ;
; i_tx:TXI|tx_practical:TRANSMITTER|x[105][16]        ; Merged with i_tx:TXI|tx_practical:TRANSMITTER|x[105][14]      ;
; i_tx:TXI|tx_practical:TRANSMITTER|x[106][16]        ; Merged with i_tx:TXI|tx_practical:TRANSMITTER|x[106][14]      ;
; i_tx:TXI|tx_practical:TRANSMITTER|x[107][16]        ; Merged with i_tx:TXI|tx_practical:TRANSMITTER|x[107][14]      ;
; i_tx:TXI|tx_practical:TRANSMITTER|x[108][16]        ; Merged with i_tx:TXI|tx_practical:TRANSMITTER|x[108][14]      ;
; i_tx:TXI|tx_practical:TRANSMITTER|x[109][16]        ; Merged with i_tx:TXI|tx_practical:TRANSMITTER|x[109][14]      ;
; i_tx:TXI|tx_practical:TRANSMITTER|x[110][16]        ; Merged with i_tx:TXI|tx_practical:TRANSMITTER|x[110][14]      ;
; i_tx:TXI|tx_practical:TRANSMITTER|x[111][16]        ; Merged with i_tx:TXI|tx_practical:TRANSMITTER|x[111][14]      ;
; i_tx:TXI|tx_practical:TRANSMITTER|x[112][16]        ; Merged with i_tx:TXI|tx_practical:TRANSMITTER|x[112][14]      ;
; q_tx:TXQ|half_band_filter_1:HALF1|mult_out[0..35]   ; Stuck at GND due to stuck port data_in                        ;
; i_rx:RXI|rx_red2:RECEIVER|mult_2[0]                 ; Stuck at GND due to stuck port data_in                        ;
; i_rx:RXI|rx_red2:RECEIVER|mult_12[0]                ; Stuck at GND due to stuck port data_in                        ;
; i_rx:RXI|rx_red2:RECEIVER|mult_out[0]               ; Stuck at GND due to stuck port data_in                        ;
; i_rx:RXI|rx_red2:RECEIVER|mult_out_delayed[0][0]    ; Stuck at GND due to stuck port data_in                        ;
; i_rx:RXI|rx_red2:RECEIVER|mult_acc2[0]              ; Stuck at GND due to stuck port data_in                        ;
; i_rx:RXI|rx_red2:RECEIVER|mult_acc12[0]             ; Stuck at GND due to stuck port data_in                        ;
; i_rx:RXI|rx_red2:RECEIVER|mult_acc2_delayed[0][0]   ; Stuck at GND due to stuck port data_in                        ;
; i_rx:RXI|rx_red2:RECEIVER|mult_acc12_delayed[0][0]  ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|half_band_filter_1:HALF1|mult_acc[1..35]   ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|half_band_filter_1:HALF1|y[1..17]          ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|half_band_filter_1:HALF1|mult_acc[0]       ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|half_band_filter_2:HALF2|x[0][0]           ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|half_band_filter_2:HALF2|x[1][0]           ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|half_band_filter_2:HALF2|x[0][1]           ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|half_band_filter_2:HALF2|x[0][2]           ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|half_band_filter_2:HALF2|x[0][3]           ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|half_band_filter_2:HALF2|x[0][4]           ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|half_band_filter_2:HALF2|x[0][5]           ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|half_band_filter_2:HALF2|x[0][6]           ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|half_band_filter_2:HALF2|x[0][7]           ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|half_band_filter_2:HALF2|x[0][8]           ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|half_band_filter_2:HALF2|x[0][9]           ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|half_band_filter_2:HALF2|x[0][10]          ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|half_band_filter_2:HALF2|x[0][11]          ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|half_band_filter_2:HALF2|x[0][12]          ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|half_band_filter_2:HALF2|x[0][13]          ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|half_band_filter_2:HALF2|x[0][14]          ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|half_band_filter_2:HALF2|x[0][15]          ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|half_band_filter_2:HALF2|x[0][16]          ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|half_band_filter_2:HALF2|x[2][0]           ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|half_band_filter_2:HALF2|x[1][17]          ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|half_band_filter_2:HALF2|x[1][15]          ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|half_band_filter_2:HALF2|x[1][14]          ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|half_band_filter_2:HALF2|x[1][13]          ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|half_band_filter_2:HALF2|x[1][12]          ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|half_band_filter_2:HALF2|x[1][11]          ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|half_band_filter_2:HALF2|x[1][10]          ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|half_band_filter_2:HALF2|x[1][9]           ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|half_band_filter_2:HALF2|x[1][8]           ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|half_band_filter_2:HALF2|x[1][7]           ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|half_band_filter_2:HALF2|x[1][6]           ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|half_band_filter_2:HALF2|x[1][5]           ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|half_band_filter_2:HALF2|x[1][4]           ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|half_band_filter_2:HALF2|x[1][3]           ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|half_band_filter_2:HALF2|x[1][2]           ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|half_band_filter_2:HALF2|x[1][1]           ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|half_band_filter_2:HALF2|x[3][0]           ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|half_band_filter_2:HALF2|x[2][17]          ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|half_band_filter_2:HALF2|x[2][15]          ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|half_band_filter_2:HALF2|x[2][14]          ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|half_band_filter_2:HALF2|x[2][13]          ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|half_band_filter_2:HALF2|x[2][12]          ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|half_band_filter_2:HALF2|x[2][11]          ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|half_band_filter_2:HALF2|x[2][10]          ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|half_band_filter_2:HALF2|x[2][9]           ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|half_band_filter_2:HALF2|x[2][8]           ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|half_band_filter_2:HALF2|x[2][7]           ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|half_band_filter_2:HALF2|x[2][6]           ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|half_band_filter_2:HALF2|x[2][5]           ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|half_band_filter_2:HALF2|x[2][4]           ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|half_band_filter_2:HALF2|x[2][3]           ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|half_band_filter_2:HALF2|x[2][2]           ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|half_band_filter_2:HALF2|x[2][1]           ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|half_band_filter_2:HALF2|x[4][0]           ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|half_band_filter_2:HALF2|x[3][17]          ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|half_band_filter_2:HALF2|x[3][15]          ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|half_band_filter_2:HALF2|x[3][14]          ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|half_band_filter_2:HALF2|x[3][13]          ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|half_band_filter_2:HALF2|x[3][12]          ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|half_band_filter_2:HALF2|x[3][11]          ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|half_band_filter_2:HALF2|x[3][10]          ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|half_band_filter_2:HALF2|x[3][9]           ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|half_band_filter_2:HALF2|x[3][8]           ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|half_band_filter_2:HALF2|x[3][7]           ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|half_band_filter_2:HALF2|x[3][6]           ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|half_band_filter_2:HALF2|x[3][5]           ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|half_band_filter_2:HALF2|x[3][4]           ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|half_band_filter_2:HALF2|x[3][3]           ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|half_band_filter_2:HALF2|x[3][2]           ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|half_band_filter_2:HALF2|x[3][1]           ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|half_band_filter_2:HALF2|x[5][0]           ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|half_band_filter_2:HALF2|x[4][17]          ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|half_band_filter_2:HALF2|x[4][15]          ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|half_band_filter_2:HALF2|x[4][14]          ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|half_band_filter_2:HALF2|x[4][13]          ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|half_band_filter_2:HALF2|x[4][12]          ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|half_band_filter_2:HALF2|x[4][11]          ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|half_band_filter_2:HALF2|x[4][10]          ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|half_band_filter_2:HALF2|x[4][9]           ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|half_band_filter_2:HALF2|x[4][8]           ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|half_band_filter_2:HALF2|x[4][7]           ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|half_band_filter_2:HALF2|x[4][6]           ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|half_band_filter_2:HALF2|x[4][5]           ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|half_band_filter_2:HALF2|x[4][4]           ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|half_band_filter_2:HALF2|x[4][3]           ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|half_band_filter_2:HALF2|x[4][2]           ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|half_band_filter_2:HALF2|x[4][1]           ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|half_band_filter_2:HALF2|x[5][11]          ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|half_band_filter_2:HALF2|x[5][12]          ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|half_band_filter_2:HALF2|x[5][13]          ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|half_band_filter_2:HALF2|x[5][14]          ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|half_band_filter_2:HALF2|x[5][15]          ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|half_band_filter_2:HALF2|x[5][16]          ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|half_band_filter_2:HALF2|x[6][0]           ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|half_band_filter_2:HALF2|x[6][11]          ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|half_band_filter_2:HALF2|x[6][12]          ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|half_band_filter_2:HALF2|x[6][13]          ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|half_band_filter_2:HALF2|x[6][14]          ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|half_band_filter_2:HALF2|x[6][15]          ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|half_band_filter_2:HALF2|x[6][16]          ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|half_band_filter_2:HALF2|x[7][0]           ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|half_band_filter_2:HALF2|x[7][11]          ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|half_band_filter_2:HALF2|x[7][12]          ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|half_band_filter_2:HALF2|x[7][13]          ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|half_band_filter_2:HALF2|x[7][14]          ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|half_band_filter_2:HALF2|x[7][15]          ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|half_band_filter_2:HALF2|x[7][16]          ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|half_band_filter_2:HALF2|x[5][10]          ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|half_band_filter_2:HALF2|x[5][9]           ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|half_band_filter_2:HALF2|x[5][8]           ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|half_band_filter_2:HALF2|x[5][7]           ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|half_band_filter_2:HALF2|x[5][6]           ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|half_band_filter_2:HALF2|x[5][5]           ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|half_band_filter_2:HALF2|x[5][4]           ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|half_band_filter_2:HALF2|x[5][3]           ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|half_band_filter_2:HALF2|x[5][2]           ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|half_band_filter_2:HALF2|x[5][1]           ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|half_band_filter_2:HALF2|x[6][1]           ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|half_band_filter_2:HALF2|x[6][2]           ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|half_band_filter_2:HALF2|x[6][3]           ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|half_band_filter_2:HALF2|x[6][4]           ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|half_band_filter_2:HALF2|x[6][5]           ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|half_band_filter_2:HALF2|x[6][6]           ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|half_band_filter_2:HALF2|x[6][7]           ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|half_band_filter_2:HALF2|x[6][8]           ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|half_band_filter_2:HALF2|x[6][9]           ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|half_band_filter_2:HALF2|x[6][10]          ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|half_band_filter_2:HALF2|x[7][1]           ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|half_band_filter_2:HALF2|x[7][2]           ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|half_band_filter_2:HALF2|x[7][3]           ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|half_band_filter_2:HALF2|x[7][4]           ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|half_band_filter_2:HALF2|x[7][5]           ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|half_band_filter_2:HALF2|x[7][6]           ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|half_band_filter_2:HALF2|x[7][7]           ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|half_band_filter_2:HALF2|x[7][8]           ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|half_band_filter_2:HALF2|x[7][9]           ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|half_band_filter_2:HALF2|x[7][10]          ; Stuck at GND due to stuck port data_in                        ;
; q_tx:TXQ|half_band_filter_2:HALF2|y[0..17]          ; Stuck at GND due to stuck port data_in                        ;
; mapper_power:MAPPOW_I|ref_level[0]                  ; Merged with mapper_power:MAPPOW_I|sq_power[0]                 ;
; i_rx:RXI|rx_red2:RECEIVER|b_out0a[1]                ; Merged with i_rx:RXI|rx_red2:RECEIVER|b_out0a[0]              ;
; i_rx:RXI|rx_red2:RECEIVER|mult_out[34,35]           ; Merged with i_rx:RXI|rx_red2:RECEIVER|mult_out[33]            ;
; i_rx:RXI|rx_red2:RECEIVER|mult_16[34,35]            ; Merged with i_rx:RXI|rx_red2:RECEIVER|mult_16[33]             ;
; i_rx:RXI|rx_red2:RECEIVER|mult_15[32..35]           ; Merged with i_rx:RXI|rx_red2:RECEIVER|mult_15[31]             ;
; i_rx:RXI|rx_red2:RECEIVER|mult_14[31..35]           ; Merged with i_rx:RXI|rx_red2:RECEIVER|mult_14[30]             ;
; i_rx:RXI|rx_red2:RECEIVER|mult_13[31..35]           ; Merged with i_rx:RXI|rx_red2:RECEIVER|mult_13[30]             ;
; i_rx:RXI|rx_red2:RECEIVER|mult_12[30..35]           ; Merged with i_rx:RXI|rx_red2:RECEIVER|mult_12[29]             ;
; i_rx:RXI|rx_red2:RECEIVER|mult_11[30..35]           ; Merged with i_rx:RXI|rx_red2:RECEIVER|mult_11[29]             ;
; i_rx:RXI|rx_red2:RECEIVER|mult_10[29..35]           ; Merged with i_rx:RXI|rx_red2:RECEIVER|mult_10[28]             ;
; i_rx:RXI|rx_red2:RECEIVER|mult_9[29..35]            ; Merged with i_rx:RXI|rx_red2:RECEIVER|mult_9[28]              ;
; i_rx:RXI|rx_red2:RECEIVER|mult_8[28..35]            ; Merged with i_rx:RXI|rx_red2:RECEIVER|mult_8[27]              ;
; i_rx:RXI|rx_red2:RECEIVER|mult_7[27..35]            ; Merged with i_rx:RXI|rx_red2:RECEIVER|mult_7[26]              ;
; i_rx:RXI|rx_red2:RECEIVER|mult_6[27..35]            ; Merged with i_rx:RXI|rx_red2:RECEIVER|mult_6[26]              ;
; i_rx:RXI|rx_red2:RECEIVER|mult_5[27..35]            ; Merged with i_rx:RXI|rx_red2:RECEIVER|mult_5[26]              ;
; i_rx:RXI|rx_red2:RECEIVER|mult_4[27..35]            ; Merged with i_rx:RXI|rx_red2:RECEIVER|mult_4[26]              ;
; i_rx:RXI|rx_red2:RECEIVER|mult_3[27..35]            ; Merged with i_rx:RXI|rx_red2:RECEIVER|mult_3[26]              ;
; i_rx:RXI|rx_red2:RECEIVER|mult_2[27..35]            ; Merged with i_rx:RXI|rx_red2:RECEIVER|mult_2[26]              ;
; i_rx:RXI|rx_red2:RECEIVER|mult_1[26..35]            ; Merged with i_rx:RXI|rx_red2:RECEIVER|mult_1[25]              ;
; i_rx:RXI|rx_red2:RECEIVER|b_out10a[11]              ; Merged with i_rx:RXI|rx_red2:RECEIVER|b_out11a[11]            ;
; i_rx:RXI|rx_red2:RECEIVER|b_out0a[4]                ; Merged with i_rx:RXI|rx_red2:RECEIVER|b_out10a[1]             ;
; i_rx:RXI|rx_red2:RECEIVER|b_out0a[10]               ; Merged with i_rx:RXI|rx_red2:RECEIVER|b_out10a[2]             ;
; i_rx:RXI|rx_red2:RECEIVER|b_out0a[3]                ; Merged with i_rx:RXI|rx_red2:RECEIVER|b_out10a[3]             ;
; i_rx:RXI|rx_red2:RECEIVER|b_out10a[9]               ; Merged with i_rx:RXI|rx_red2:RECEIVER|b_out10a[4]             ;
; i_rx:RXI|rx_red2:RECEIVER|b_out0a[5]                ; Merged with i_rx:RXI|rx_red2:RECEIVER|b_out10a[5]             ;
; i_rx:RXI|rx_red2:RECEIVER|mult_out_delayed[0][33]   ; Merged with i_rx:RXI|rx_red2:RECEIVER|mult_out_delayed[0][35] ;
; i_rx:RXI|rx_red2:RECEIVER|mult_out_delayed[0][34]   ; Merged with i_rx:RXI|rx_red2:RECEIVER|mult_out_delayed[0][35] ;
; mapper_power:MAPPOW_I|sq_power[1]                   ; Stuck at GND due to stuck port data_in                        ;
; square_error:SQERR_I|sq_err[1]                      ; Stuck at GND due to stuck port data_in                        ;
; i_rx:RXI|rx_red2:RECEIVER|sam_mult_count[0]         ; Merged with clk_phase[0]                                      ;
; Total Number of Removed Registers = 1575            ;                                                               ;
+-----------------------------------------------------+---------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                      ;
+------------------------------------------------+---------------------------+-------------------------------------------------------------------------------------+
; Register name                                  ; Reason for Removal        ; Registers Removed due to This Register                                              ;
+------------------------------------------------+---------------------------+-------------------------------------------------------------------------------------+
; q_tx:TXQ|tx_practical:TRANSMITTER|x[0][14]     ; Stuck at GND              ; q_tx:TXQ|tx_practical:TRANSMITTER|x[1][14],                                         ;
;                                                ; due to stuck port data_in ; q_tx:TXQ|tx_practical:TRANSMITTER|x[2][14],                                         ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[3][14],                                         ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[4][14],                                         ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[5][14],                                         ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[6][14],                                         ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[7][14],                                         ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[8][14],                                         ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[9][14],                                         ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[10][14],                                        ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[11][14],                                        ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[12][14],                                        ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[13][14],                                        ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[14][14],                                        ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[15][14],                                        ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[16][14],                                        ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[17][14],                                        ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[18][14],                                        ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[19][14],                                        ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[20][14],                                        ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[21][14],                                        ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[22][14],                                        ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[23][14],                                        ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[24][14],                                        ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[25][14],                                        ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[26][14],                                        ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[27][14],                                        ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[28][14],                                        ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[29][14],                                        ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[30][14],                                        ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[31][14],                                        ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[32][14],                                        ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[33][14],                                        ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[34][14],                                        ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[35][14],                                        ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[36][14],                                        ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[37][14],                                        ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[38][14],                                        ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[39][14],                                        ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[40][14],                                        ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[41][14],                                        ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[42][14],                                        ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[43][14],                                        ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[44][14],                                        ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[45][14],                                        ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[46][14],                                        ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[47][14],                                        ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[48][14],                                        ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[49][14],                                        ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[50][14],                                        ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[51][14],                                        ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[52][14],                                        ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[53][14],                                        ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[54][14],                                        ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[55][14],                                        ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[56][14],                                        ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[57][14],                                        ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[58][14],                                        ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[59][14],                                        ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[60][14],                                        ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[61][14],                                        ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[62][14],                                        ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[63][14],                                        ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[64][14],                                        ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[65][14],                                        ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[66][14],                                        ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[67][14],                                        ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[68][14],                                        ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[69][14],                                        ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[70][14],                                        ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[71][14],                                        ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[72][14],                                        ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[73][14],                                        ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[74][14],                                        ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[75][14],                                        ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[76][14],                                        ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[77][14],                                        ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[78][14],                                        ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[79][14],                                        ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[80][14],                                        ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[81][14],                                        ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[82][14],                                        ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[83][14],                                        ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[84][14],                                        ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[85][14],                                        ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[86][14],                                        ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[87][14],                                        ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[88][14],                                        ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[89][14],                                        ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[90][14],                                        ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[91][14],                                        ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[92][14],                                        ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[93][14],                                        ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[94][14],                                        ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[95][14],                                        ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[96][14],                                        ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[97][14],                                        ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[98][14],                                        ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[99][14],                                        ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[100][14],                                       ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[101][14],                                       ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[102][14],                                       ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[103][14],                                       ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[104][14],                                       ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[105][14],                                       ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[106][14],                                       ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[107][14],                                       ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[108][14],                                       ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[109][14],                                       ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[110][14],                                       ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[111][14],                                       ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[112][14],                                       ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|y[17], q_tx:TXQ|tx_practical:TRANSMITTER|y[16],   ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|y[15], q_tx:TXQ|tx_practical:TRANSMITTER|y[14],   ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|y[13],                                            ;
;                                                ;                           ; q_tx:TXQ|half_band_filter_1:HALF1|x[0][12],                                         ;
;                                                ;                           ; q_tx:TXQ|half_band_filter_1:HALF1|x[0][13],                                         ;
;                                                ;                           ; q_tx:TXQ|half_band_filter_1:HALF1|x[0][14],                                         ;
;                                                ;                           ; q_tx:TXQ|half_band_filter_1:HALF1|x[0][15],                                         ;
;                                                ;                           ; q_tx:TXQ|half_band_filter_1:HALF1|x[0][16],                                         ;
;                                                ;                           ; q_tx:TXQ|half_band_filter_1:HALF1|x[0][17],                                         ;
;                                                ;                           ; q_tx:TXQ|half_band_filter_1:HALF1|x[1][12],                                         ;
;                                                ;                           ; q_tx:TXQ|half_band_filter_1:HALF1|x[1][13],                                         ;
;                                                ;                           ; q_tx:TXQ|half_band_filter_1:HALF1|x[1][14],                                         ;
;                                                ;                           ; q_tx:TXQ|half_band_filter_1:HALF1|x[1][15],                                         ;
;                                                ;                           ; q_tx:TXQ|half_band_filter_1:HALF1|x[1][16],                                         ;
;                                                ;                           ; q_tx:TXQ|half_band_filter_1:HALF1|x[1][17],                                         ;
;                                                ;                           ; q_tx:TXQ|half_band_filter_1:HALF1|x[2][12],                                         ;
;                                                ;                           ; q_tx:TXQ|half_band_filter_1:HALF1|x[2][13],                                         ;
;                                                ;                           ; q_tx:TXQ|half_band_filter_1:HALF1|x[2][14],                                         ;
;                                                ;                           ; q_tx:TXQ|half_band_filter_1:HALF1|x[2][15],                                         ;
;                                                ;                           ; q_tx:TXQ|half_band_filter_1:HALF1|x[2][16],                                         ;
;                                                ;                           ; q_tx:TXQ|half_band_filter_1:HALF1|x[2][17],                                         ;
;                                                ;                           ; q_tx:TXQ|half_band_filter_1:HALF1|x[3][12],                                         ;
;                                                ;                           ; q_tx:TXQ|half_band_filter_1:HALF1|x[3][13],                                         ;
;                                                ;                           ; q_tx:TXQ|half_band_filter_1:HALF1|x[3][14],                                         ;
;                                                ;                           ; q_tx:TXQ|half_band_filter_1:HALF1|x[3][15],                                         ;
;                                                ;                           ; q_tx:TXQ|half_band_filter_1:HALF1|x[3][16],                                         ;
;                                                ;                           ; q_tx:TXQ|half_band_filter_1:HALF1|x[3][17],                                         ;
;                                                ;                           ; q_tx:TXQ|half_band_filter_1:HALF1|x[4][12],                                         ;
;                                                ;                           ; q_tx:TXQ|half_band_filter_1:HALF1|x[4][13],                                         ;
;                                                ;                           ; q_tx:TXQ|half_band_filter_1:HALF1|x[4][14],                                         ;
;                                                ;                           ; q_tx:TXQ|half_band_filter_1:HALF1|x[4][15],                                         ;
;                                                ;                           ; q_tx:TXQ|half_band_filter_1:HALF1|x[4][16],                                         ;
;                                                ;                           ; q_tx:TXQ|half_band_filter_1:HALF1|x[4][17],                                         ;
;                                                ;                           ; q_tx:TXQ|half_band_filter_1:HALF1|x[5][12],                                         ;
;                                                ;                           ; q_tx:TXQ|half_band_filter_1:HALF1|x[5][13],                                         ;
;                                                ;                           ; q_tx:TXQ|half_band_filter_1:HALF1|x[5][14],                                         ;
;                                                ;                           ; q_tx:TXQ|half_band_filter_1:HALF1|x[5][15],                                         ;
;                                                ;                           ; q_tx:TXQ|half_band_filter_1:HALF1|x[5][16],                                         ;
;                                                ;                           ; q_tx:TXQ|half_band_filter_1:HALF1|x[5][17],                                         ;
;                                                ;                           ; q_tx:TXQ|half_band_filter_1:HALF1|x[6][12],                                         ;
;                                                ;                           ; q_tx:TXQ|half_band_filter_1:HALF1|x[6][13],                                         ;
;                                                ;                           ; q_tx:TXQ|half_band_filter_1:HALF1|x[6][14],                                         ;
;                                                ;                           ; q_tx:TXQ|half_band_filter_1:HALF1|x[6][15],                                         ;
;                                                ;                           ; q_tx:TXQ|half_band_filter_1:HALF1|x[6][16],                                         ;
;                                                ;                           ; q_tx:TXQ|half_band_filter_1:HALF1|x[6][17],                                         ;
;                                                ;                           ; q_tx:TXQ|half_band_filter_1:HALF1|x[7][12],                                         ;
;                                                ;                           ; q_tx:TXQ|half_band_filter_1:HALF1|x[7][13],                                         ;
;                                                ;                           ; q_tx:TXQ|half_band_filter_1:HALF1|x[7][14],                                         ;
;                                                ;                           ; q_tx:TXQ|half_band_filter_1:HALF1|x[7][15],                                         ;
;                                                ;                           ; q_tx:TXQ|half_band_filter_1:HALF1|x[7][16],                                         ;
;                                                ;                           ; q_tx:TXQ|half_band_filter_1:HALF1|x[7][17],                                         ;
;                                                ;                           ; q_tx:TXQ|half_band_filter_1:HALF1|peak_delay[17],                                   ;
;                                                ;                           ; q_tx:TXQ|half_band_filter_1:HALF1|peak_delay[16],                                   ;
;                                                ;                           ; q_tx:TXQ|half_band_filter_1:HALF1|peak_delay[15],                                   ;
;                                                ;                           ; q_tx:TXQ|half_band_filter_1:HALF1|peak_delay[14],                                   ;
;                                                ;                           ; q_tx:TXQ|half_band_filter_1:HALF1|peak_delay[13],                                   ;
;                                                ;                           ; q_tx:TXQ|half_band_filter_1:HALF1|peak_delay[12],                                   ;
;                                                ;                           ; q_tx:TXQ|half_band_filter_1:HALF1|y[17], q_tx:TXQ|half_band_filter_1:HALF1|y[16],   ;
;                                                ;                           ; q_tx:TXQ|half_band_filter_1:HALF1|y[15], q_tx:TXQ|half_band_filter_1:HALF1|y[14],   ;
;                                                ;                           ; q_tx:TXQ|half_band_filter_1:HALF1|y[13], q_tx:TXQ|half_band_filter_1:HALF1|y[12],   ;
;                                                ;                           ; q_tx:TXQ|half_band_filter_1:HALF1|y[11],                                            ;
;                                                ;                           ; q_tx:TXQ|half_band_filter_2:HALF2|x[0][10],                                         ;
;                                                ;                           ; q_tx:TXQ|half_band_filter_2:HALF2|x[0][11],                                         ;
;                                                ;                           ; q_tx:TXQ|half_band_filter_2:HALF2|x[0][12],                                         ;
;                                                ;                           ; q_tx:TXQ|half_band_filter_2:HALF2|x[0][13],                                         ;
;                                                ;                           ; q_tx:TXQ|half_band_filter_2:HALF2|x[0][14],                                         ;
;                                                ;                           ; q_tx:TXQ|half_band_filter_2:HALF2|x[0][15],                                         ;
;                                                ;                           ; q_tx:TXQ|half_band_filter_2:HALF2|x[0][16],                                         ;
;                                                ;                           ; q_tx:TXQ|half_band_filter_2:HALF2|x[1][17],                                         ;
;                                                ;                           ; q_tx:TXQ|half_band_filter_2:HALF2|x[1][15],                                         ;
;                                                ;                           ; q_tx:TXQ|half_band_filter_2:HALF2|x[1][14],                                         ;
;                                                ;                           ; q_tx:TXQ|half_band_filter_2:HALF2|x[1][13],                                         ;
;                                                ;                           ; q_tx:TXQ|half_band_filter_2:HALF2|x[1][12],                                         ;
;                                                ;                           ; q_tx:TXQ|half_band_filter_2:HALF2|x[1][11],                                         ;
;                                                ;                           ; q_tx:TXQ|half_band_filter_2:HALF2|x[1][10],                                         ;
;                                                ;                           ; q_tx:TXQ|half_band_filter_2:HALF2|x[2][17],                                         ;
;                                                ;                           ; q_tx:TXQ|half_band_filter_2:HALF2|x[2][15],                                         ;
;                                                ;                           ; q_tx:TXQ|half_band_filter_2:HALF2|x[2][14],                                         ;
;                                                ;                           ; q_tx:TXQ|half_band_filter_2:HALF2|x[2][13],                                         ;
;                                                ;                           ; q_tx:TXQ|half_band_filter_2:HALF2|x[2][12],                                         ;
;                                                ;                           ; q_tx:TXQ|half_band_filter_2:HALF2|x[2][11],                                         ;
;                                                ;                           ; q_tx:TXQ|half_band_filter_2:HALF2|x[2][10],                                         ;
;                                                ;                           ; q_tx:TXQ|half_band_filter_2:HALF2|x[3][17],                                         ;
;                                                ;                           ; q_tx:TXQ|half_band_filter_2:HALF2|x[3][15],                                         ;
;                                                ;                           ; q_tx:TXQ|half_band_filter_2:HALF2|x[3][14],                                         ;
;                                                ;                           ; q_tx:TXQ|half_band_filter_2:HALF2|x[3][13],                                         ;
;                                                ;                           ; q_tx:TXQ|half_band_filter_2:HALF2|x[3][12],                                         ;
;                                                ;                           ; q_tx:TXQ|half_band_filter_2:HALF2|x[3][11],                                         ;
;                                                ;                           ; q_tx:TXQ|half_band_filter_2:HALF2|x[3][10],                                         ;
;                                                ;                           ; q_tx:TXQ|half_band_filter_2:HALF2|x[4][17],                                         ;
;                                                ;                           ; q_tx:TXQ|half_band_filter_2:HALF2|x[4][15],                                         ;
;                                                ;                           ; q_tx:TXQ|half_band_filter_2:HALF2|x[4][14],                                         ;
;                                                ;                           ; q_tx:TXQ|half_band_filter_2:HALF2|x[4][13],                                         ;
;                                                ;                           ; q_tx:TXQ|half_band_filter_2:HALF2|x[4][12],                                         ;
;                                                ;                           ; q_tx:TXQ|half_band_filter_2:HALF2|x[4][11],                                         ;
;                                                ;                           ; q_tx:TXQ|half_band_filter_2:HALF2|x[4][10],                                         ;
;                                                ;                           ; q_tx:TXQ|half_band_filter_2:HALF2|x[5][11],                                         ;
;                                                ;                           ; q_tx:TXQ|half_band_filter_2:HALF2|x[5][12],                                         ;
;                                                ;                           ; q_tx:TXQ|half_band_filter_2:HALF2|x[5][13],                                         ;
;                                                ;                           ; q_tx:TXQ|half_band_filter_2:HALF2|x[5][14],                                         ;
;                                                ;                           ; q_tx:TXQ|half_band_filter_2:HALF2|x[5][15],                                         ;
;                                                ;                           ; q_tx:TXQ|half_band_filter_2:HALF2|x[5][16],                                         ;
;                                                ;                           ; q_tx:TXQ|half_band_filter_2:HALF2|x[6][11],                                         ;
;                                                ;                           ; q_tx:TXQ|half_band_filter_2:HALF2|x[6][12],                                         ;
;                                                ;                           ; q_tx:TXQ|half_band_filter_2:HALF2|x[6][13],                                         ;
;                                                ;                           ; q_tx:TXQ|half_band_filter_2:HALF2|x[6][14],                                         ;
;                                                ;                           ; q_tx:TXQ|half_band_filter_2:HALF2|x[6][15],                                         ;
;                                                ;                           ; q_tx:TXQ|half_band_filter_2:HALF2|x[6][16],                                         ;
;                                                ;                           ; q_tx:TXQ|half_band_filter_2:HALF2|x[7][11],                                         ;
;                                                ;                           ; q_tx:TXQ|half_band_filter_2:HALF2|x[7][12],                                         ;
;                                                ;                           ; q_tx:TXQ|half_band_filter_2:HALF2|x[7][13],                                         ;
;                                                ;                           ; q_tx:TXQ|half_band_filter_2:HALF2|x[7][14],                                         ;
;                                                ;                           ; q_tx:TXQ|half_band_filter_2:HALF2|x[7][15],                                         ;
;                                                ;                           ; q_tx:TXQ|half_band_filter_2:HALF2|x[7][16],                                         ;
;                                                ;                           ; q_tx:TXQ|half_band_filter_2:HALF2|x[5][10],                                         ;
;                                                ;                           ; q_tx:TXQ|half_band_filter_2:HALF2|x[6][10],                                         ;
;                                                ;                           ; q_tx:TXQ|half_band_filter_2:HALF2|x[7][10], q_tx:TXQ|half_band_filter_2:HALF2|y[0], ;
;                                                ;                           ; q_tx:TXQ|half_band_filter_2:HALF2|y[13], q_tx:TXQ|half_band_filter_2:HALF2|y[12],   ;
;                                                ;                           ; q_tx:TXQ|half_band_filter_2:HALF2|y[10], q_tx:TXQ|half_band_filter_2:HALF2|y[9],    ;
;                                                ;                           ; q_tx:TXQ|half_band_filter_2:HALF2|y[8], q_tx:TXQ|half_band_filter_2:HALF2|y[7],     ;
;                                                ;                           ; q_tx:TXQ|half_band_filter_2:HALF2|y[6], q_tx:TXQ|half_band_filter_2:HALF2|y[1],     ;
;                                                ;                           ; q_tx:TXQ|half_band_filter_2:HALF2|y[17], q_tx:TXQ|half_band_filter_2:HALF2|y[16],   ;
;                                                ;                           ; q_tx:TXQ|half_band_filter_2:HALF2|y[15], q_tx:TXQ|half_band_filter_2:HALF2|y[14],   ;
;                                                ;                           ; q_tx:TXQ|half_band_filter_2:HALF2|y[11]                                             ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[0][17]     ; Stuck at GND              ; q_tx:TXQ|tx_practical:TRANSMITTER|x[1][17],                                         ;
;                                                ; due to stuck port data_in ; q_tx:TXQ|tx_practical:TRANSMITTER|x[2][17],                                         ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[3][17],                                         ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[4][17],                                         ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[5][17],                                         ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[6][17],                                         ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[7][17],                                         ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[8][17],                                         ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[9][17],                                         ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[10][17],                                        ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[11][17],                                        ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[12][17],                                        ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[13][17],                                        ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[14][17],                                        ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[15][17],                                        ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[16][17],                                        ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[17][17],                                        ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[18][17],                                        ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[19][17],                                        ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[20][17],                                        ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[21][17],                                        ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[22][17],                                        ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[23][17],                                        ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[24][17],                                        ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[25][17],                                        ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[26][17],                                        ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[27][17],                                        ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[28][17],                                        ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[29][17],                                        ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[30][17],                                        ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[31][17],                                        ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[32][17],                                        ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[33][17],                                        ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[34][17],                                        ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[35][17],                                        ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[36][17],                                        ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[37][17],                                        ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[38][17],                                        ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[39][17],                                        ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[40][17],                                        ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[41][17],                                        ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[42][17],                                        ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[43][17],                                        ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[44][17],                                        ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[45][17],                                        ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[46][17],                                        ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[47][17],                                        ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[48][17],                                        ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[49][17],                                        ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[50][17],                                        ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[51][17],                                        ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[52][17],                                        ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[53][17],                                        ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[54][17],                                        ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[55][17],                                        ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[56][17],                                        ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[57][17],                                        ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[58][17],                                        ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[59][17],                                        ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[60][17],                                        ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[61][17],                                        ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[62][17],                                        ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[63][17],                                        ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[64][17],                                        ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[65][17],                                        ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[66][17],                                        ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[67][17],                                        ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[68][17],                                        ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[69][17],                                        ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[70][17],                                        ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[71][17],                                        ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[72][17],                                        ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[73][17],                                        ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[74][17],                                        ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[75][17],                                        ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[76][17],                                        ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[77][17],                                        ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[78][17],                                        ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[79][17],                                        ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[80][17],                                        ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[81][17],                                        ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[82][17],                                        ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[83][17],                                        ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[84][17],                                        ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[85][17],                                        ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[86][17],                                        ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[87][17],                                        ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[88][17],                                        ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[89][17],                                        ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[90][17],                                        ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[91][17],                                        ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[92][17],                                        ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[93][17],                                        ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[94][17],                                        ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[95][17],                                        ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[96][17],                                        ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[97][17],                                        ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[98][17],                                        ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[99][17],                                        ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[100][17],                                       ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[101][17],                                       ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[102][17],                                       ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[103][17],                                       ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[104][17],                                       ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[105][17],                                       ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[106][17],                                       ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[107][17],                                       ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[108][17],                                       ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[109][17],                                       ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[110][17],                                       ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[111][17],                                       ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[112][17]                                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[0][16]     ; Stuck at GND              ; q_tx:TXQ|tx_practical:TRANSMITTER|x[1][16],                                         ;
;                                                ; due to stuck port data_in ; q_tx:TXQ|tx_practical:TRANSMITTER|x[2][16],                                         ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[3][16],                                         ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[4][16],                                         ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[5][16],                                         ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[6][16],                                         ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[7][16],                                         ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[8][16],                                         ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[9][16],                                         ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[10][16],                                        ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[11][16],                                        ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[12][16],                                        ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[13][16],                                        ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[14][16],                                        ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[15][16],                                        ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[16][16],                                        ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[17][16],                                        ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[18][16],                                        ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[19][16],                                        ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[20][16],                                        ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[21][16],                                        ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[22][16],                                        ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[23][16],                                        ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[24][16],                                        ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[25][16],                                        ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[26][16],                                        ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[27][16],                                        ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[28][16],                                        ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[29][16],                                        ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[30][16],                                        ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[31][16],                                        ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[32][16],                                        ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[33][16],                                        ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[34][16],                                        ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[35][16],                                        ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[36][16],                                        ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[37][16],                                        ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[38][16],                                        ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[39][16],                                        ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[40][16],                                        ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[41][16],                                        ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[42][16],                                        ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[43][16],                                        ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[44][16],                                        ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[45][16],                                        ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[46][16],                                        ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[47][16],                                        ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[48][16],                                        ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[49][16],                                        ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[50][16],                                        ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[51][16],                                        ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[52][16],                                        ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[53][16],                                        ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[54][16],                                        ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[55][16],                                        ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[56][16],                                        ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[57][16],                                        ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[58][16],                                        ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[59][16],                                        ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[60][16],                                        ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[61][16],                                        ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[62][16],                                        ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[63][16],                                        ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[64][16],                                        ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[65][16],                                        ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[66][16],                                        ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[67][16],                                        ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[68][16],                                        ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[69][16],                                        ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[70][16],                                        ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[71][16],                                        ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[72][16],                                        ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[73][16],                                        ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[74][16],                                        ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[75][16],                                        ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[76][16],                                        ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[77][16],                                        ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[78][16],                                        ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[79][16],                                        ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[80][16],                                        ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[81][16],                                        ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[82][16],                                        ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[83][16],                                        ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[84][16],                                        ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[85][16],                                        ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[86][16],                                        ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[87][16],                                        ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[88][16],                                        ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[89][16],                                        ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[90][16],                                        ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[91][16],                                        ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[92][16],                                        ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[93][16],                                        ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[94][16],                                        ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[95][16],                                        ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[96][16],                                        ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[97][16],                                        ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[98][16],                                        ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[99][16],                                        ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[100][16],                                       ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[101][16],                                       ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[102][16],                                       ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[103][16],                                       ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[104][16],                                       ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[105][16],                                       ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[106][16],                                       ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[107][16],                                       ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[108][16],                                       ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[109][16],                                       ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[110][16],                                       ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[111][16],                                       ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[112][16]                                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|x[0][15]     ; Stuck at GND              ; q_tx:TXQ|tx_practical:TRANSMITTER|x[1][15],                                         ;
;                                                ; due to stuck port data_in ; q_tx:TXQ|tx_practical:TRANSMITTER|x[2][15],                                         ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[3][15],                                         ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[4][15],                                         ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[5][15],                                         ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[6][15],                                         ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[7][15],                                         ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[8][15],                                         ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[9][15],                                         ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[10][15],                                        ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[11][15],                                        ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[12][15],                                        ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[13][15],                                        ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[14][15],                                        ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[15][15],                                        ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[16][15],                                        ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[17][15],                                        ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[18][15],                                        ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[19][15],                                        ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[20][15],                                        ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[21][15],                                        ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[22][15],                                        ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[23][15],                                        ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[24][15],                                        ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[25][15],                                        ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[26][15],                                        ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[27][15],                                        ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[28][15],                                        ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[29][15],                                        ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[30][15],                                        ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[31][15],                                        ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[32][15],                                        ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[33][15],                                        ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[34][15],                                        ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[35][15],                                        ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[36][15],                                        ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[37][15],                                        ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[38][15],                                        ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[39][15],                                        ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[40][15],                                        ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[41][15],                                        ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[42][15],                                        ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[43][15],                                        ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[44][15],                                        ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[45][15],                                        ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[46][15],                                        ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[47][15],                                        ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[48][15],                                        ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[49][15],                                        ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[50][15],                                        ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[51][15],                                        ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[52][15],                                        ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[53][15],                                        ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[54][15],                                        ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[55][15],                                        ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[56][15],                                        ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[57][15],                                        ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[58][15],                                        ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[59][15],                                        ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[60][15],                                        ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[61][15],                                        ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[62][15],                                        ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[63][15],                                        ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[64][15],                                        ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[65][15],                                        ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[66][15],                                        ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[67][15],                                        ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[68][15],                                        ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[69][15],                                        ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[70][15],                                        ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[71][15],                                        ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[72][15],                                        ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[73][15],                                        ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[74][15],                                        ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[75][15],                                        ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[76][15],                                        ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[77][15],                                        ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[78][15],                                        ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[79][15],                                        ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[80][15],                                        ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[81][15],                                        ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[82][15],                                        ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[83][15],                                        ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[84][15],                                        ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[85][15],                                        ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[86][15],                                        ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[87][15],                                        ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[88][15],                                        ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[89][15],                                        ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[90][15],                                        ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[91][15],                                        ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[92][15],                                        ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[93][15],                                        ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[94][15],                                        ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[95][15],                                        ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[96][15],                                        ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[97][15],                                        ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[98][15],                                        ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[99][15],                                        ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[100][15],                                       ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[101][15],                                       ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[102][15],                                       ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[103][15],                                       ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[104][15],                                       ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[105][15],                                       ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[106][15],                                       ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[107][15],                                       ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[108][15],                                       ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[109][15],                                       ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[110][15],                                       ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[111][15],                                       ;
;                                                ;                           ; q_tx:TXQ|tx_practical:TRANSMITTER|x[112][15]                                        ;
; q_tx:TXQ|tx_practical:TRANSMITTER|y[1]         ; Stuck at GND              ; q_tx:TXQ|half_band_filter_1:HALF1|x[0][0],                                          ;
;                                                ; due to stuck port data_in ; q_tx:TXQ|half_band_filter_1:HALF1|x[1][0],                                          ;
;                                                ;                           ; q_tx:TXQ|half_band_filter_1:HALF1|x[2][0],                                          ;
;                                                ;                           ; q_tx:TXQ|half_band_filter_1:HALF1|x[3][0],                                          ;
;                                                ;                           ; q_tx:TXQ|half_band_filter_1:HALF1|x[4][0],                                          ;
;                                                ;                           ; q_tx:TXQ|half_band_filter_1:HALF1|x[5][0],                                          ;
;                                                ;                           ; q_tx:TXQ|half_band_filter_1:HALF1|x[6][0],                                          ;
;                                                ;                           ; q_tx:TXQ|half_band_filter_1:HALF1|x[7][0],                                          ;
;                                                ;                           ; q_tx:TXQ|half_band_filter_1:HALF1|mult_out[35],                                     ;
;                                                ;                           ; q_tx:TXQ|half_band_filter_1:HALF1|mult_out[34],                                     ;
;                                                ;                           ; q_tx:TXQ|half_band_filter_1:HALF1|mult_out[33],                                     ;
;                                                ;                           ; q_tx:TXQ|half_band_filter_1:HALF1|mult_out[32],                                     ;
;                                                ;                           ; q_tx:TXQ|half_band_filter_1:HALF1|mult_out[31],                                     ;
;                                                ;                           ; q_tx:TXQ|half_band_filter_1:HALF1|mult_out[30],                                     ;
;                                                ;                           ; q_tx:TXQ|half_band_filter_1:HALF1|mult_out[29],                                     ;
;                                                ;                           ; q_tx:TXQ|half_band_filter_1:HALF1|mult_acc[35],                                     ;
;                                                ;                           ; q_tx:TXQ|half_band_filter_1:HALF1|mult_acc[34],                                     ;
;                                                ;                           ; q_tx:TXQ|half_band_filter_1:HALF1|mult_acc[33],                                     ;
;                                                ;                           ; q_tx:TXQ|half_band_filter_1:HALF1|mult_acc[32],                                     ;
;                                                ;                           ; q_tx:TXQ|half_band_filter_1:HALF1|mult_acc[31],                                     ;
;                                                ;                           ; q_tx:TXQ|half_band_filter_1:HALF1|mult_acc[30],                                     ;
;                                                ;                           ; q_tx:TXQ|half_band_filter_1:HALF1|mult_acc[29],                                     ;
;                                                ;                           ; q_tx:TXQ|half_band_filter_1:HALF1|mult_acc[28],                                     ;
;                                                ;                           ; q_tx:TXQ|half_band_filter_1:HALF1|y[10], q_tx:TXQ|half_band_filter_2:HALF2|x[0][9], ;
;                                                ;                           ; q_tx:TXQ|half_band_filter_2:HALF2|x[1][9],                                          ;
;                                                ;                           ; q_tx:TXQ|half_band_filter_2:HALF2|x[2][9],                                          ;
;                                                ;                           ; q_tx:TXQ|half_band_filter_2:HALF2|x[3][9],                                          ;
;                                                ;                           ; q_tx:TXQ|half_band_filter_2:HALF2|x[4][9],                                          ;
;                                                ;                           ; q_tx:TXQ|half_band_filter_2:HALF2|x[5][9],                                          ;
;                                                ;                           ; q_tx:TXQ|half_band_filter_2:HALF2|x[6][9],                                          ;
;                                                ;                           ; q_tx:TXQ|half_band_filter_2:HALF2|x[7][9], q_tx:TXQ|half_band_filter_2:HALF2|y[5]   ;
; q_tx:TXQ|half_band_filter_1:HALF1|mult_out[25] ; Stuck at GND              ; q_tx:TXQ|half_band_filter_1:HALF1|mult_acc[25],                                     ;
;                                                ; due to stuck port data_in ; q_tx:TXQ|half_band_filter_1:HALF1|y[7], q_tx:TXQ|half_band_filter_2:HALF2|x[0][6],  ;
;                                                ;                           ; q_tx:TXQ|half_band_filter_2:HALF2|x[1][6],                                          ;
;                                                ;                           ; q_tx:TXQ|half_band_filter_2:HALF2|x[2][6],                                          ;
;                                                ;                           ; q_tx:TXQ|half_band_filter_2:HALF2|x[3][6],                                          ;
;                                                ;                           ; q_tx:TXQ|half_band_filter_2:HALF2|x[4][6],                                          ;
;                                                ;                           ; q_tx:TXQ|half_band_filter_2:HALF2|x[5][6],                                          ;
;                                                ;                           ; q_tx:TXQ|half_band_filter_2:HALF2|x[6][6],                                          ;
;                                                ;                           ; q_tx:TXQ|half_band_filter_2:HALF2|x[7][6], q_tx:TXQ|half_band_filter_2:HALF2|y[2]   ;
; q_tx:TXQ|half_band_filter_1:HALF1|mult_out[26] ; Stuck at GND              ; q_tx:TXQ|half_band_filter_1:HALF1|mult_acc[26],                                     ;
;                                                ; due to stuck port data_in ; q_tx:TXQ|half_band_filter_1:HALF1|y[8], q_tx:TXQ|half_band_filter_2:HALF2|x[0][7],  ;
;                                                ;                           ; q_tx:TXQ|half_band_filter_2:HALF2|x[1][7],                                          ;
;                                                ;                           ; q_tx:TXQ|half_band_filter_2:HALF2|x[2][7],                                          ;
;                                                ;                           ; q_tx:TXQ|half_band_filter_2:HALF2|x[3][7],                                          ;
;                                                ;                           ; q_tx:TXQ|half_band_filter_2:HALF2|x[4][7],                                          ;
;                                                ;                           ; q_tx:TXQ|half_band_filter_2:HALF2|x[5][7],                                          ;
;                                                ;                           ; q_tx:TXQ|half_band_filter_2:HALF2|x[6][7],                                          ;
;                                                ;                           ; q_tx:TXQ|half_band_filter_2:HALF2|x[7][7], q_tx:TXQ|half_band_filter_2:HALF2|y[3]   ;
; q_tx:TXQ|half_band_filter_1:HALF1|mult_acc[27] ; Stuck at GND              ; q_tx:TXQ|half_band_filter_1:HALF1|y[9], q_tx:TXQ|half_band_filter_2:HALF2|x[0][8],  ;
;                                                ; due to stuck port data_in ; q_tx:TXQ|half_band_filter_2:HALF2|x[1][8],                                          ;
;                                                ;                           ; q_tx:TXQ|half_band_filter_2:HALF2|x[2][8],                                          ;
;                                                ;                           ; q_tx:TXQ|half_band_filter_2:HALF2|x[3][8],                                          ;
;                                                ;                           ; q_tx:TXQ|half_band_filter_2:HALF2|x[4][8],                                          ;
;                                                ;                           ; q_tx:TXQ|half_band_filter_2:HALF2|x[5][8],                                          ;
;                                                ;                           ; q_tx:TXQ|half_band_filter_2:HALF2|x[6][8],                                          ;
;                                                ;                           ; q_tx:TXQ|half_band_filter_2:HALF2|x[7][8], q_tx:TXQ|half_band_filter_2:HALF2|y[4]   ;
; q_tx:TXQ|half_band_filter_1:HALF1|mult_out[19] ; Stuck at GND              ; q_tx:TXQ|half_band_filter_1:HALF1|mult_acc[19],                                     ;
;                                                ; due to stuck port data_in ; q_tx:TXQ|half_band_filter_1:HALF1|y[1], q_tx:TXQ|half_band_filter_2:HALF2|x[0][0],  ;
;                                                ;                           ; q_tx:TXQ|half_band_filter_2:HALF2|x[1][0],                                          ;
;                                                ;                           ; q_tx:TXQ|half_band_filter_2:HALF2|x[2][0],                                          ;
;                                                ;                           ; q_tx:TXQ|half_band_filter_2:HALF2|x[3][0],                                          ;
;                                                ;                           ; q_tx:TXQ|half_band_filter_2:HALF2|x[4][0],                                          ;
;                                                ;                           ; q_tx:TXQ|half_band_filter_2:HALF2|x[5][0],                                          ;
;                                                ;                           ; q_tx:TXQ|half_band_filter_2:HALF2|x[6][0],                                          ;
;                                                ;                           ; q_tx:TXQ|half_band_filter_2:HALF2|x[7][0]                                           ;
; q_tx:TXQ|half_band_filter_1:HALF1|mult_out[20] ; Stuck at GND              ; q_tx:TXQ|half_band_filter_1:HALF1|mult_acc[20],                                     ;
;                                                ; due to stuck port data_in ; q_tx:TXQ|half_band_filter_1:HALF1|y[2], q_tx:TXQ|half_band_filter_2:HALF2|x[0][1],  ;
;                                                ;                           ; q_tx:TXQ|half_band_filter_2:HALF2|x[1][1],                                          ;
;                                                ;                           ; q_tx:TXQ|half_band_filter_2:HALF2|x[2][1],                                          ;
;                                                ;                           ; q_tx:TXQ|half_band_filter_2:HALF2|x[3][1],                                          ;
;                                                ;                           ; q_tx:TXQ|half_band_filter_2:HALF2|x[4][1],                                          ;
;                                                ;                           ; q_tx:TXQ|half_band_filter_2:HALF2|x[5][1],                                          ;
;                                                ;                           ; q_tx:TXQ|half_band_filter_2:HALF2|x[6][1],                                          ;
;                                                ;                           ; q_tx:TXQ|half_band_filter_2:HALF2|x[7][1]                                           ;
; q_tx:TXQ|half_band_filter_1:HALF1|mult_out[21] ; Stuck at GND              ; q_tx:TXQ|half_band_filter_1:HALF1|mult_acc[21],                                     ;
;                                                ; due to stuck port data_in ; q_tx:TXQ|half_band_filter_1:HALF1|y[3], q_tx:TXQ|half_band_filter_2:HALF2|x[0][2],  ;
;                                                ;                           ; q_tx:TXQ|half_band_filter_2:HALF2|x[1][2],                                          ;
;                                                ;                           ; q_tx:TXQ|half_band_filter_2:HALF2|x[2][2],                                          ;
;                                                ;                           ; q_tx:TXQ|half_band_filter_2:HALF2|x[3][2],                                          ;
;                                                ;                           ; q_tx:TXQ|half_band_filter_2:HALF2|x[4][2],                                          ;
;                                                ;                           ; q_tx:TXQ|half_band_filter_2:HALF2|x[5][2],                                          ;
;                                                ;                           ; q_tx:TXQ|half_band_filter_2:HALF2|x[6][2],                                          ;
;                                                ;                           ; q_tx:TXQ|half_band_filter_2:HALF2|x[7][2]                                           ;
; q_tx:TXQ|half_band_filter_1:HALF1|mult_out[22] ; Stuck at GND              ; q_tx:TXQ|half_band_filter_1:HALF1|mult_acc[22],                                     ;
;                                                ; due to stuck port data_in ; q_tx:TXQ|half_band_filter_1:HALF1|y[4], q_tx:TXQ|half_band_filter_2:HALF2|x[0][3],  ;
;                                                ;                           ; q_tx:TXQ|half_band_filter_2:HALF2|x[1][3],                                          ;
;                                                ;                           ; q_tx:TXQ|half_band_filter_2:HALF2|x[2][3],                                          ;
;                                                ;                           ; q_tx:TXQ|half_band_filter_2:HALF2|x[3][3],                                          ;
;                                                ;                           ; q_tx:TXQ|half_band_filter_2:HALF2|x[4][3],                                          ;
;                                                ;                           ; q_tx:TXQ|half_band_filter_2:HALF2|x[5][3],                                          ;
;                                                ;                           ; q_tx:TXQ|half_band_filter_2:HALF2|x[6][3],                                          ;
;                                                ;                           ; q_tx:TXQ|half_band_filter_2:HALF2|x[7][3]                                           ;
; q_tx:TXQ|half_band_filter_1:HALF1|mult_out[23] ; Stuck at GND              ; q_tx:TXQ|half_band_filter_1:HALF1|mult_acc[23],                                     ;
;                                                ; due to stuck port data_in ; q_tx:TXQ|half_band_filter_1:HALF1|y[5], q_tx:TXQ|half_band_filter_2:HALF2|x[0][4],  ;
;                                                ;                           ; q_tx:TXQ|half_band_filter_2:HALF2|x[1][4],                                          ;
;                                                ;                           ; q_tx:TXQ|half_band_filter_2:HALF2|x[2][4],                                          ;
;                                                ;                           ; q_tx:TXQ|half_band_filter_2:HALF2|x[3][4],                                          ;
;                                                ;                           ; q_tx:TXQ|half_band_filter_2:HALF2|x[4][4],                                          ;
;                                                ;                           ; q_tx:TXQ|half_band_filter_2:HALF2|x[5][4],                                          ;
;                                                ;                           ; q_tx:TXQ|half_band_filter_2:HALF2|x[6][4],                                          ;
;                                                ;                           ; q_tx:TXQ|half_band_filter_2:HALF2|x[7][4]                                           ;
; q_tx:TXQ|half_band_filter_1:HALF1|mult_out[24] ; Stuck at GND              ; q_tx:TXQ|half_band_filter_1:HALF1|mult_acc[24],                                     ;
;                                                ; due to stuck port data_in ; q_tx:TXQ|half_band_filter_1:HALF1|y[6], q_tx:TXQ|half_band_filter_2:HALF2|x[0][5],  ;
;                                                ;                           ; q_tx:TXQ|half_band_filter_2:HALF2|x[1][5],                                          ;
;                                                ;                           ; q_tx:TXQ|half_band_filter_2:HALF2|x[2][5],                                          ;
;                                                ;                           ; q_tx:TXQ|half_band_filter_2:HALF2|x[3][5],                                          ;
;                                                ;                           ; q_tx:TXQ|half_band_filter_2:HALF2|x[4][5],                                          ;
;                                                ;                           ; q_tx:TXQ|half_band_filter_2:HALF2|x[5][5],                                          ;
;                                                ;                           ; q_tx:TXQ|half_band_filter_2:HALF2|x[6][5],                                          ;
;                                                ;                           ; q_tx:TXQ|half_band_filter_2:HALF2|x[7][5]                                           ;
; q_tx:TXQ|tx_practical:TRANSMITTER|y[2]         ; Stuck at GND              ; q_tx:TXQ|half_band_filter_1:HALF1|x[0][1],                                          ;
;                                                ; due to stuck port data_in ; q_tx:TXQ|half_band_filter_1:HALF1|x[1][1],                                          ;
;                                                ;                           ; q_tx:TXQ|half_band_filter_1:HALF1|x[2][1],                                          ;
;                                                ;                           ; q_tx:TXQ|half_band_filter_1:HALF1|x[3][1],                                          ;
;                                                ;                           ; q_tx:TXQ|half_band_filter_1:HALF1|x[4][1],                                          ;
;                                                ;                           ; q_tx:TXQ|half_band_filter_1:HALF1|x[5][1],                                          ;
;                                                ;                           ; q_tx:TXQ|half_band_filter_1:HALF1|x[6][1],                                          ;
;                                                ;                           ; q_tx:TXQ|half_band_filter_1:HALF1|x[7][1],                                          ;
;                                                ;                           ; q_tx:TXQ|half_band_filter_1:HALF1|peak_delay[1]                                     ;
; q_tx:TXQ|tx_practical:TRANSMITTER|y[3]         ; Stuck at GND              ; q_tx:TXQ|half_band_filter_1:HALF1|x[0][2],                                          ;
;                                                ; due to stuck port data_in ; q_tx:TXQ|half_band_filter_1:HALF1|x[1][2],                                          ;
;                                                ;                           ; q_tx:TXQ|half_band_filter_1:HALF1|x[2][2],                                          ;
;                                                ;                           ; q_tx:TXQ|half_band_filter_1:HALF1|x[3][2],                                          ;
;                                                ;                           ; q_tx:TXQ|half_band_filter_1:HALF1|x[4][2],                                          ;
;                                                ;                           ; q_tx:TXQ|half_band_filter_1:HALF1|x[5][2],                                          ;
;                                                ;                           ; q_tx:TXQ|half_band_filter_1:HALF1|x[6][2],                                          ;
;                                                ;                           ; q_tx:TXQ|half_band_filter_1:HALF1|x[7][2],                                          ;
;                                                ;                           ; q_tx:TXQ|half_band_filter_1:HALF1|peak_delay[2]                                     ;
; q_tx:TXQ|tx_practical:TRANSMITTER|y[12]        ; Stuck at GND              ; q_tx:TXQ|half_band_filter_1:HALF1|x[0][11],                                         ;
;                                                ; due to stuck port data_in ; q_tx:TXQ|half_band_filter_1:HALF1|x[1][11],                                         ;
;                                                ;                           ; q_tx:TXQ|half_band_filter_1:HALF1|x[2][11],                                         ;
;                                                ;                           ; q_tx:TXQ|half_band_filter_1:HALF1|x[3][11],                                         ;
;                                                ;                           ; q_tx:TXQ|half_band_filter_1:HALF1|x[4][11],                                         ;
;                                                ;                           ; q_tx:TXQ|half_band_filter_1:HALF1|x[5][11],                                         ;
;                                                ;                           ; q_tx:TXQ|half_band_filter_1:HALF1|x[6][11],                                         ;
;                                                ;                           ; q_tx:TXQ|half_band_filter_1:HALF1|x[7][11],                                         ;
;                                                ;                           ; q_tx:TXQ|half_band_filter_1:HALF1|peak_delay[11]                                    ;
; q_tx:TXQ|tx_practical:TRANSMITTER|y[11]        ; Stuck at GND              ; q_tx:TXQ|half_band_filter_1:HALF1|x[0][10],                                         ;
;                                                ; due to stuck port data_in ; q_tx:TXQ|half_band_filter_1:HALF1|x[1][10],                                         ;
;                                                ;                           ; q_tx:TXQ|half_band_filter_1:HALF1|x[2][10],                                         ;
;                                                ;                           ; q_tx:TXQ|half_band_filter_1:HALF1|x[3][10],                                         ;
;                                                ;                           ; q_tx:TXQ|half_band_filter_1:HALF1|x[4][10],                                         ;
;                                                ;                           ; q_tx:TXQ|half_band_filter_1:HALF1|x[5][10],                                         ;
;                                                ;                           ; q_tx:TXQ|half_band_filter_1:HALF1|x[6][10],                                         ;
;                                                ;                           ; q_tx:TXQ|half_band_filter_1:HALF1|x[7][10],                                         ;
;                                                ;                           ; q_tx:TXQ|half_band_filter_1:HALF1|peak_delay[10]                                    ;
; q_tx:TXQ|tx_practical:TRANSMITTER|y[10]        ; Stuck at GND              ; q_tx:TXQ|half_band_filter_1:HALF1|x[0][9],                                          ;
;                                                ; due to stuck port data_in ; q_tx:TXQ|half_band_filter_1:HALF1|x[1][9],                                          ;
;                                                ;                           ; q_tx:TXQ|half_band_filter_1:HALF1|x[2][9],                                          ;
;                                                ;                           ; q_tx:TXQ|half_band_filter_1:HALF1|x[3][9],                                          ;
;                                                ;                           ; q_tx:TXQ|half_band_filter_1:HALF1|x[4][9],                                          ;
;                                                ;                           ; q_tx:TXQ|half_band_filter_1:HALF1|x[5][9],                                          ;
;                                                ;                           ; q_tx:TXQ|half_band_filter_1:HALF1|x[6][9],                                          ;
;                                                ;                           ; q_tx:TXQ|half_band_filter_1:HALF1|x[7][9],                                          ;
;                                                ;                           ; q_tx:TXQ|half_band_filter_1:HALF1|peak_delay[9]                                     ;
; q_tx:TXQ|tx_practical:TRANSMITTER|y[9]         ; Stuck at GND              ; q_tx:TXQ|half_band_filter_1:HALF1|x[0][8],                                          ;
;                                                ; due to stuck port data_in ; q_tx:TXQ|half_band_filter_1:HALF1|x[1][8],                                          ;
;                                                ;                           ; q_tx:TXQ|half_band_filter_1:HALF1|x[2][8],                                          ;
;                                                ;                           ; q_tx:TXQ|half_band_filter_1:HALF1|x[3][8],                                          ;
;                                                ;                           ; q_tx:TXQ|half_band_filter_1:HALF1|x[4][8],                                          ;
;                                                ;                           ; q_tx:TXQ|half_band_filter_1:HALF1|x[5][8],                                          ;
;                                                ;                           ; q_tx:TXQ|half_band_filter_1:HALF1|x[6][8],                                          ;
;                                                ;                           ; q_tx:TXQ|half_band_filter_1:HALF1|x[7][8],                                          ;
;                                                ;                           ; q_tx:TXQ|half_band_filter_1:HALF1|peak_delay[8]                                     ;
; q_tx:TXQ|tx_practical:TRANSMITTER|y[8]         ; Stuck at GND              ; q_tx:TXQ|half_band_filter_1:HALF1|x[0][7],                                          ;
;                                                ; due to stuck port data_in ; q_tx:TXQ|half_band_filter_1:HALF1|x[1][7],                                          ;
;                                                ;                           ; q_tx:TXQ|half_band_filter_1:HALF1|x[2][7],                                          ;
;                                                ;                           ; q_tx:TXQ|half_band_filter_1:HALF1|x[3][7],                                          ;
;                                                ;                           ; q_tx:TXQ|half_band_filter_1:HALF1|x[4][7],                                          ;
;                                                ;                           ; q_tx:TXQ|half_band_filter_1:HALF1|x[5][7],                                          ;
;                                                ;                           ; q_tx:TXQ|half_band_filter_1:HALF1|x[6][7],                                          ;
;                                                ;                           ; q_tx:TXQ|half_band_filter_1:HALF1|x[7][7],                                          ;
;                                                ;                           ; q_tx:TXQ|half_band_filter_1:HALF1|peak_delay[7]                                     ;
; q_tx:TXQ|tx_practical:TRANSMITTER|y[7]         ; Stuck at GND              ; q_tx:TXQ|half_band_filter_1:HALF1|x[0][6],                                          ;
;                                                ; due to stuck port data_in ; q_tx:TXQ|half_band_filter_1:HALF1|x[1][6],                                          ;
;                                                ;                           ; q_tx:TXQ|half_band_filter_1:HALF1|x[2][6],                                          ;
;                                                ;                           ; q_tx:TXQ|half_band_filter_1:HALF1|x[3][6],                                          ;
;                                                ;                           ; q_tx:TXQ|half_band_filter_1:HALF1|x[4][6],                                          ;
;                                                ;                           ; q_tx:TXQ|half_band_filter_1:HALF1|x[5][6],                                          ;
;                                                ;                           ; q_tx:TXQ|half_band_filter_1:HALF1|x[6][6],                                          ;
;                                                ;                           ; q_tx:TXQ|half_band_filter_1:HALF1|x[7][6],                                          ;
;                                                ;                           ; q_tx:TXQ|half_band_filter_1:HALF1|peak_delay[6]                                     ;
; q_tx:TXQ|tx_practical:TRANSMITTER|y[6]         ; Stuck at GND              ; q_tx:TXQ|half_band_filter_1:HALF1|x[0][5],                                          ;
;                                                ; due to stuck port data_in ; q_tx:TXQ|half_band_filter_1:HALF1|x[1][5],                                          ;
;                                                ;                           ; q_tx:TXQ|half_band_filter_1:HALF1|x[2][5],                                          ;
;                                                ;                           ; q_tx:TXQ|half_band_filter_1:HALF1|x[3][5],                                          ;
;                                                ;                           ; q_tx:TXQ|half_band_filter_1:HALF1|x[4][5],                                          ;
;                                                ;                           ; q_tx:TXQ|half_band_filter_1:HALF1|x[5][5],                                          ;
;                                                ;                           ; q_tx:TXQ|half_band_filter_1:HALF1|x[6][5],                                          ;
;                                                ;                           ; q_tx:TXQ|half_band_filter_1:HALF1|x[7][5],                                          ;
;                                                ;                           ; q_tx:TXQ|half_band_filter_1:HALF1|peak_delay[5]                                     ;
; q_tx:TXQ|tx_practical:TRANSMITTER|y[5]         ; Stuck at GND              ; q_tx:TXQ|half_band_filter_1:HALF1|x[0][4],                                          ;
;                                                ; due to stuck port data_in ; q_tx:TXQ|half_band_filter_1:HALF1|x[1][4],                                          ;
;                                                ;                           ; q_tx:TXQ|half_band_filter_1:HALF1|x[2][4],                                          ;
;                                                ;                           ; q_tx:TXQ|half_band_filter_1:HALF1|x[3][4],                                          ;
;                                                ;                           ; q_tx:TXQ|half_band_filter_1:HALF1|x[4][4],                                          ;
;                                                ;                           ; q_tx:TXQ|half_band_filter_1:HALF1|x[5][4],                                          ;
;                                                ;                           ; q_tx:TXQ|half_band_filter_1:HALF1|x[6][4],                                          ;
;                                                ;                           ; q_tx:TXQ|half_band_filter_1:HALF1|x[7][4],                                          ;
;                                                ;                           ; q_tx:TXQ|half_band_filter_1:HALF1|peak_delay[4]                                     ;
; q_tx:TXQ|tx_practical:TRANSMITTER|y[4]         ; Stuck at GND              ; q_tx:TXQ|half_band_filter_1:HALF1|x[0][3],                                          ;
;                                                ; due to stuck port data_in ; q_tx:TXQ|half_band_filter_1:HALF1|x[1][3],                                          ;
;                                                ;                           ; q_tx:TXQ|half_band_filter_1:HALF1|x[2][3],                                          ;
;                                                ;                           ; q_tx:TXQ|half_band_filter_1:HALF1|x[3][3],                                          ;
;                                                ;                           ; q_tx:TXQ|half_band_filter_1:HALF1|x[4][3],                                          ;
;                                                ;                           ; q_tx:TXQ|half_band_filter_1:HALF1|x[5][3],                                          ;
;                                                ;                           ; q_tx:TXQ|half_band_filter_1:HALF1|x[6][3],                                          ;
;                                                ;                           ; q_tx:TXQ|half_band_filter_1:HALF1|x[7][3],                                          ;
;                                                ;                           ; q_tx:TXQ|half_band_filter_1:HALF1|peak_delay[3]                                     ;
; i_rx:RXI|rx_red2:RECEIVER|mult_12[0]           ; Stuck at GND              ; i_rx:RXI|rx_red2:RECEIVER|mult_acc12[0],                                            ;
;                                                ; due to stuck port data_in ; i_rx:RXI|rx_red2:RECEIVER|mult_acc12_delayed[0][0]                                  ;
; i_rx:RXI|rx_red2:RECEIVER|mult_2[0]            ; Stuck at GND              ; i_rx:RXI|rx_red2:RECEIVER|mult_acc2[0],                                             ;
;                                                ; due to stuck port data_in ; i_rx:RXI|rx_red2:RECEIVER|mult_acc2_delayed[0][0]                                   ;
; mapper_power:MAPPOW_I|ave_mult[17]             ; Stuck at GND              ; mapper_power:MAPPOW_I|ref_level[17]                                                 ;
;                                                ; due to stuck port data_in ;                                                                                     ;
; i_rx:RXI|rx_red2:RECEIVER|mult_out[0]          ; Stuck at GND              ; i_rx:RXI|rx_red2:RECEIVER|mult_out_delayed[0][0]                                    ;
;                                                ; due to stuck port data_in ;                                                                                     ;
; q_tx:TXQ|half_band_filter_1:HALF1|mult_out[0]  ; Stuck at GND              ; q_tx:TXQ|half_band_filter_1:HALF1|mult_acc[0]                                       ;
;                                                ; due to stuck port data_in ;                                                                                     ;
; q_tx:TXQ|half_band_filter_1:HALF1|mult_out[1]  ; Stuck at GND              ; q_tx:TXQ|half_band_filter_1:HALF1|mult_acc[1]                                       ;
;                                                ; due to stuck port data_in ;                                                                                     ;
; q_tx:TXQ|half_band_filter_1:HALF1|mult_out[2]  ; Stuck at GND              ; q_tx:TXQ|half_band_filter_1:HALF1|mult_acc[2]                                       ;
;                                                ; due to stuck port data_in ;                                                                                     ;
; q_tx:TXQ|half_band_filter_1:HALF1|mult_out[3]  ; Stuck at GND              ; q_tx:TXQ|half_band_filter_1:HALF1|mult_acc[3]                                       ;
;                                                ; due to stuck port data_in ;                                                                                     ;
; q_tx:TXQ|half_band_filter_1:HALF1|mult_out[4]  ; Stuck at GND              ; q_tx:TXQ|half_band_filter_1:HALF1|mult_acc[4]                                       ;
;                                                ; due to stuck port data_in ;                                                                                     ;
; q_tx:TXQ|half_band_filter_1:HALF1|mult_out[5]  ; Stuck at GND              ; q_tx:TXQ|half_band_filter_1:HALF1|mult_acc[5]                                       ;
;                                                ; due to stuck port data_in ;                                                                                     ;
; q_tx:TXQ|half_band_filter_1:HALF1|mult_out[6]  ; Stuck at GND              ; q_tx:TXQ|half_band_filter_1:HALF1|mult_acc[6]                                       ;
;                                                ; due to stuck port data_in ;                                                                                     ;
; q_tx:TXQ|half_band_filter_1:HALF1|mult_out[7]  ; Stuck at GND              ; q_tx:TXQ|half_band_filter_1:HALF1|mult_acc[7]                                       ;
;                                                ; due to stuck port data_in ;                                                                                     ;
; q_tx:TXQ|half_band_filter_1:HALF1|mult_out[8]  ; Stuck at GND              ; q_tx:TXQ|half_band_filter_1:HALF1|mult_acc[8]                                       ;
;                                                ; due to stuck port data_in ;                                                                                     ;
; q_tx:TXQ|half_band_filter_1:HALF1|mult_out[9]  ; Stuck at GND              ; q_tx:TXQ|half_band_filter_1:HALF1|mult_acc[9]                                       ;
;                                                ; due to stuck port data_in ;                                                                                     ;
; q_tx:TXQ|half_band_filter_1:HALF1|mult_out[10] ; Stuck at GND              ; q_tx:TXQ|half_band_filter_1:HALF1|mult_acc[10]                                      ;
;                                                ; due to stuck port data_in ;                                                                                     ;
; q_tx:TXQ|half_band_filter_1:HALF1|mult_out[11] ; Stuck at GND              ; q_tx:TXQ|half_band_filter_1:HALF1|mult_acc[11]                                      ;
;                                                ; due to stuck port data_in ;                                                                                     ;
; q_tx:TXQ|half_band_filter_1:HALF1|mult_out[12] ; Stuck at GND              ; q_tx:TXQ|half_band_filter_1:HALF1|mult_acc[12]                                      ;
;                                                ; due to stuck port data_in ;                                                                                     ;
; q_tx:TXQ|half_band_filter_1:HALF1|mult_out[13] ; Stuck at GND              ; q_tx:TXQ|half_band_filter_1:HALF1|mult_acc[13]                                      ;
;                                                ; due to stuck port data_in ;                                                                                     ;
; q_tx:TXQ|half_band_filter_1:HALF1|mult_out[14] ; Stuck at GND              ; q_tx:TXQ|half_band_filter_1:HALF1|mult_acc[14]                                      ;
;                                                ; due to stuck port data_in ;                                                                                     ;
; q_tx:TXQ|half_band_filter_1:HALF1|mult_out[15] ; Stuck at GND              ; q_tx:TXQ|half_band_filter_1:HALF1|mult_acc[15]                                      ;
;                                                ; due to stuck port data_in ;                                                                                     ;
; q_tx:TXQ|half_band_filter_1:HALF1|mult_out[16] ; Stuck at GND              ; q_tx:TXQ|half_band_filter_1:HALF1|mult_acc[16]                                      ;
;                                                ; due to stuck port data_in ;                                                                                     ;
; q_tx:TXQ|half_band_filter_1:HALF1|mult_out[17] ; Stuck at GND              ; q_tx:TXQ|half_band_filter_1:HALF1|mult_acc[17]                                      ;
;                                                ; due to stuck port data_in ;                                                                                     ;
; q_tx:TXQ|half_band_filter_1:HALF1|mult_out[18] ; Stuck at GND              ; q_tx:TXQ|half_band_filter_1:HALF1|mult_acc[18]                                      ;
;                                                ; due to stuck port data_in ;                                                                                     ;
+------------------------------------------------+---------------------------+-------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 10739 ;
; Number of registers using Synchronous Clear  ; 76    ;
; Number of registers using Synchronous Load   ; 755   ;
; Number of registers using Asynchronous Clear ; 1259  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 5048  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[10]                                                                                                                                                  ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                   ; 1       ;
; Total number of inverted registers = 13                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                              ;
+--------------------------------------------------+---------------------------+------------+
; Register Name                                    ; Megafunction              ; Type       ;
+--------------------------------------------------+---------------------------+------------+
; i_rx:RXI|half_band_filter_2:HALF3|x[0][0..16]    ; i_rx:RXI|delayed_in_rtl_0 ; SHIFT_TAPS ;
; i_rx:RXI|half_band_filter_2:HALF3|x[1][0..15,17] ; i_rx:RXI|delayed_in_rtl_0 ; SHIFT_TAPS ;
; i_rx:RXI|delayed_in[1..17]                       ; i_rx:RXI|delayed_in_rtl_0 ; SHIFT_TAPS ;
+--------------------------------------------------+---------------------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------+
; 3:1                ; 22 bits   ; 44 LEs        ; 22 LEs               ; 22 LEs                 ; Yes        ; |Deliverable_4|lfsr:SUT|lfsr[3]                        ;
; 3:1                ; 71 bits   ; 142 LEs       ; 71 LEs               ; 71 LEs                 ; Yes        ; |Deliverable_4|square_error:SQERR_I|err_acc[34]        ;
; 4:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |Deliverable_4|counter[17]~reg0                        ;
; 4:1                ; 20 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |Deliverable_4|square_error:SQERR_I|err_acc[41]        ;
; 4:1                ; 288 bits  ; 576 LEs       ; 576 LEs              ; 0 LEs                  ; Yes        ; |Deliverable_4|i_rx:RXI|rx_red2:RECEIVER|sam_out10a[3] ;
; 4:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |Deliverable_4|Mux7                                    ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Deliverable_4|mer_test:MER_I|slicer:SLIC|Mux0         ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |Deliverable_4|mer_test:MER_I|slicer:SLIC|Mux16        ;
; 5:1                ; 18 bits   ; 54 LEs        ; 54 LEs               ; 0 LEs                  ; No         ; |Deliverable_4|i_rx:RXI|Mux10                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------+


+-----------------------------------------------------------------+
; Source assignments for Top-level Entity: |Deliverable_4         ;
+---------------------------+-------+------+----------------------+
; Assignment                ; Value ; From ; To                   ;
+---------------------------+-------+------+----------------------+
; PRESERVE_REGISTER         ; on    ; -    ; registered_ADC_A[0]  ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; registered_ADC_A[0]  ;
; PRESERVE_REGISTER         ; on    ; -    ; registered_ADC_B[0]  ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; registered_ADC_B[0]  ;
; PRESERVE_REGISTER         ; on    ; -    ; registered_ADC_B[1]  ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; registered_ADC_B[1]  ;
; PRESERVE_REGISTER         ; on    ; -    ; registered_ADC_B[2]  ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; registered_ADC_B[2]  ;
; PRESERVE_REGISTER         ; on    ; -    ; registered_ADC_B[3]  ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; registered_ADC_B[3]  ;
; PRESERVE_REGISTER         ; on    ; -    ; registered_ADC_B[4]  ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; registered_ADC_B[4]  ;
; PRESERVE_REGISTER         ; on    ; -    ; registered_ADC_B[5]  ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; registered_ADC_B[5]  ;
; PRESERVE_REGISTER         ; on    ; -    ; registered_ADC_B[6]  ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; registered_ADC_B[6]  ;
; PRESERVE_REGISTER         ; on    ; -    ; registered_ADC_B[7]  ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; registered_ADC_B[7]  ;
; PRESERVE_REGISTER         ; on    ; -    ; registered_ADC_B[8]  ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; registered_ADC_B[8]  ;
; PRESERVE_REGISTER         ; on    ; -    ; registered_ADC_B[9]  ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; registered_ADC_B[9]  ;
; PRESERVE_REGISTER         ; on    ; -    ; registered_ADC_B[10] ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; registered_ADC_B[10] ;
; PRESERVE_REGISTER         ; on    ; -    ; registered_ADC_B[11] ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; registered_ADC_B[11] ;
; PRESERVE_REGISTER         ; on    ; -    ; registered_ADC_B[12] ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; registered_ADC_B[12] ;
; PRESERVE_REGISTER         ; on    ; -    ; registered_ADC_B[13] ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; registered_ADC_B[13] ;
; PRESERVE_REGISTER         ; on    ; -    ; registered_ADC_A[1]  ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; registered_ADC_A[1]  ;
; PRESERVE_REGISTER         ; on    ; -    ; registered_ADC_A[2]  ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; registered_ADC_A[2]  ;
; PRESERVE_REGISTER         ; on    ; -    ; registered_ADC_A[3]  ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; registered_ADC_A[3]  ;
; PRESERVE_REGISTER         ; on    ; -    ; registered_ADC_A[4]  ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; registered_ADC_A[4]  ;
; PRESERVE_REGISTER         ; on    ; -    ; registered_ADC_A[5]  ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; registered_ADC_A[5]  ;
; PRESERVE_REGISTER         ; on    ; -    ; registered_ADC_A[6]  ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; registered_ADC_A[6]  ;
; PRESERVE_REGISTER         ; on    ; -    ; registered_ADC_A[7]  ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; registered_ADC_A[7]  ;
; PRESERVE_REGISTER         ; on    ; -    ; registered_ADC_A[8]  ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; registered_ADC_A[8]  ;
; PRESERVE_REGISTER         ; on    ; -    ; registered_ADC_A[9]  ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; registered_ADC_A[9]  ;
; PRESERVE_REGISTER         ; on    ; -    ; registered_ADC_A[10] ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; registered_ADC_A[10] ;
; PRESERVE_REGISTER         ; on    ; -    ; registered_ADC_A[11] ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; registered_ADC_A[11] ;
; PRESERVE_REGISTER         ; on    ; -    ; registered_ADC_A[12] ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; registered_ADC_A[12] ;
; PRESERVE_REGISTER         ; on    ; -    ; registered_ADC_A[13] ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; registered_ADC_A[13] ;
+---------------------------+-------+------+----------------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for i_rx:RXI|altshift_taps:delayed_in_rtl_0|shift_taps_d6m:auto_generated|altsyncram_5l31:altsyncram4 ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                         ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                          ;
+---------------------------------+--------------------+------+------------------------------------------------------------+


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mer_test:MER_I ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; DELAY_VAR      ; 10    ; Unsigned Binary                    ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mer_test:MER_Q ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; DELAY_VAR      ; 10    ; Unsigned Binary                    ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Type           ;
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; String         ;
; sld_node_info                                   ; 805334528                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; String         ;
; SLD_IP_VERSION                                  ; 6                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Signed Integer ;
; sld_data_bits                                   ; 276                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Untyped        ;
; sld_trigger_bits                                ; 276                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer ;
; sld_incremental_routing                         ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Untyped        ;
; sld_sample_depth                                ; 1024                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Untyped        ;
; sld_segment_size                                ; 1024                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Untyped        ;
; sld_state_bits                                  ; 11                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Untyped        ;
; sld_trigger_pipeline                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Untyped        ;
; sld_ram_pipeline                                ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Untyped        ;
; sld_counter_pipeline                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; String         ;
; sld_inversion_mask_length                       ; 852                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Untyped        ;
; sld_inversion_mask                              ; 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Untyped        ;
; sld_storage_qualifier_bits                      ; 276                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Signed Integer ;
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: i_rx:RXI|altshift_taps:delayed_in_rtl_0 ;
+----------------+----------------+--------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                   ;
+----------------+----------------+--------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                                ;
; TAP_DISTANCE   ; 3              ; Untyped                                                ;
; WIDTH          ; 17             ; Untyped                                                ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                ;
; CBXI_PARAMETER ; shift_taps_d6m ; Untyped                                                ;
+----------------+----------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: i_rx:RXI|half_band_filter_2:HALF3|lpm_mult:Mult1 ;
+------------------------------------------------+--------------+-----------------------------------+
; Parameter Name                                 ; Value        ; Type                              ;
+------------------------------------------------+--------------+-----------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                        ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                      ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                      ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                    ;
; LPM_WIDTHA                                     ; 18           ; Untyped                           ;
; LPM_WIDTHB                                     ; 16           ; Untyped                           ;
; LPM_WIDTHP                                     ; 34           ; Untyped                           ;
; LPM_WIDTHR                                     ; 34           ; Untyped                           ;
; LPM_WIDTHS                                     ; 1            ; Untyped                           ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                           ;
; LPM_PIPELINE                                   ; 0            ; Untyped                           ;
; LATENCY                                        ; 0            ; Untyped                           ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                           ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped                           ;
; USE_EAB                                        ; OFF          ; Untyped                           ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped                           ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                           ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                           ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K               ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                           ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                           ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                           ;
; CBXI_PARAMETER                                 ; mult_s9t     ; Untyped                           ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                           ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                           ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                           ;
+------------------------------------------------+--------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: i_rx:RXI|half_band_filter_2:HALF3|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+-----------------------------------+
; Parameter Name                                 ; Value        ; Type                              ;
+------------------------------------------------+--------------+-----------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                        ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                      ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                      ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                    ;
; LPM_WIDTHA                                     ; 18           ; Untyped                           ;
; LPM_WIDTHB                                     ; 18           ; Untyped                           ;
; LPM_WIDTHP                                     ; 36           ; Untyped                           ;
; LPM_WIDTHR                                     ; 36           ; Untyped                           ;
; LPM_WIDTHS                                     ; 1            ; Untyped                           ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                           ;
; LPM_PIPELINE                                   ; 0            ; Untyped                           ;
; LATENCY                                        ; 0            ; Untyped                           ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                           ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped                           ;
; USE_EAB                                        ; OFF          ; Untyped                           ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped                           ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                           ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                           ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K               ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                           ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                           ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                           ;
; CBXI_PARAMETER                                 ; mult_0at     ; Untyped                           ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                           ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                           ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                           ;
+------------------------------------------------+--------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: i_tx:TXI|half_band_filter_2:HALF2|lpm_mult:Mult1 ;
+------------------------------------------------+--------------+-----------------------------------+
; Parameter Name                                 ; Value        ; Type                              ;
+------------------------------------------------+--------------+-----------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                        ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                      ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                      ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                    ;
; LPM_WIDTHA                                     ; 18           ; Untyped                           ;
; LPM_WIDTHB                                     ; 16           ; Untyped                           ;
; LPM_WIDTHP                                     ; 34           ; Untyped                           ;
; LPM_WIDTHR                                     ; 34           ; Untyped                           ;
; LPM_WIDTHS                                     ; 1            ; Untyped                           ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                           ;
; LPM_PIPELINE                                   ; 0            ; Untyped                           ;
; LATENCY                                        ; 0            ; Untyped                           ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                           ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped                           ;
; USE_EAB                                        ; OFF          ; Untyped                           ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped                           ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                           ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                           ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K               ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                           ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                           ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                           ;
; CBXI_PARAMETER                                 ; mult_s9t     ; Untyped                           ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                           ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                           ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                           ;
+------------------------------------------------+--------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: i_tx:TXI|half_band_filter_2:HALF2|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+-----------------------------------+
; Parameter Name                                 ; Value        ; Type                              ;
+------------------------------------------------+--------------+-----------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                        ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                      ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                      ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                    ;
; LPM_WIDTHA                                     ; 18           ; Untyped                           ;
; LPM_WIDTHB                                     ; 18           ; Untyped                           ;
; LPM_WIDTHP                                     ; 36           ; Untyped                           ;
; LPM_WIDTHR                                     ; 36           ; Untyped                           ;
; LPM_WIDTHS                                     ; 1            ; Untyped                           ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                           ;
; LPM_PIPELINE                                   ; 0            ; Untyped                           ;
; LATENCY                                        ; 0            ; Untyped                           ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                           ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped                           ;
; USE_EAB                                        ; OFF          ; Untyped                           ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped                           ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                           ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                           ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K               ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                           ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                           ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                           ;
; CBXI_PARAMETER                                 ; mult_0at     ; Untyped                           ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                           ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                           ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                           ;
+------------------------------------------------+--------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: mapper_power:MAPPOW_I|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+-----------------------+
; Parameter Name                                 ; Value        ; Type                  ;
+------------------------------------------------+--------------+-----------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY            ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY          ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE          ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE        ;
; LPM_WIDTHA                                     ; 18           ; Untyped               ;
; LPM_WIDTHB                                     ; 18           ; Untyped               ;
; LPM_WIDTHP                                     ; 36           ; Untyped               ;
; LPM_WIDTHR                                     ; 36           ; Untyped               ;
; LPM_WIDTHS                                     ; 1            ; Untyped               ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped               ;
; LPM_PIPELINE                                   ; 0            ; Untyped               ;
; LATENCY                                        ; 0            ; Untyped               ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped               ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped               ;
; USE_EAB                                        ; OFF          ; Untyped               ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped               ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped               ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped               ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K   ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped               ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped               ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped               ;
; CBXI_PARAMETER                                 ; mult_c6t     ; Untyped               ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped               ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped               ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped               ;
+------------------------------------------------+--------------+-----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: square_error:SQERR_I|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+----------------------+
; Parameter Name                                 ; Value        ; Type                 ;
+------------------------------------------------+--------------+----------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY           ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY         ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE         ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE       ;
; LPM_WIDTHA                                     ; 18           ; Untyped              ;
; LPM_WIDTHB                                     ; 18           ; Untyped              ;
; LPM_WIDTHP                                     ; 36           ; Untyped              ;
; LPM_WIDTHR                                     ; 36           ; Untyped              ;
; LPM_WIDTHS                                     ; 1            ; Untyped              ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped              ;
; LPM_PIPELINE                                   ; 0            ; Untyped              ;
; LATENCY                                        ; 0            ; Untyped              ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped              ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped              ;
; USE_EAB                                        ; OFF          ; Untyped              ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped              ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped              ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped              ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K  ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped              ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped              ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped              ;
; CBXI_PARAMETER                                 ; mult_c6t     ; Untyped              ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped              ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped              ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped              ;
+------------------------------------------------+--------------+----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: i_rx:RXI|half_band_filter_1:HALF4|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+-----------------------------------+
; Parameter Name                                 ; Value        ; Type                              ;
+------------------------------------------------+--------------+-----------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                        ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                      ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                      ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                    ;
; LPM_WIDTHA                                     ; 18           ; Untyped                           ;
; LPM_WIDTHB                                     ; 18           ; Untyped                           ;
; LPM_WIDTHP                                     ; 36           ; Untyped                           ;
; LPM_WIDTHR                                     ; 36           ; Untyped                           ;
; LPM_WIDTHS                                     ; 1            ; Untyped                           ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                           ;
; LPM_PIPELINE                                   ; 0            ; Untyped                           ;
; LATENCY                                        ; 0            ; Untyped                           ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                           ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                           ;
; USE_EAB                                        ; OFF          ; Untyped                           ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped                           ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                           ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                           ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K               ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                           ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                           ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                           ;
; CBXI_PARAMETER                                 ; mult_c6t     ; Untyped                           ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                           ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                           ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                           ;
+------------------------------------------------+--------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: i_rx:RXI|rx_red2:RECEIVER|lpm_mult:Mult15 ;
+------------------------------------------------+--------------+----------------------------+
; Parameter Name                                 ; Value        ; Type                       ;
+------------------------------------------------+--------------+----------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                 ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY               ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE               ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE             ;
; LPM_WIDTHA                                     ; 18           ; Untyped                    ;
; LPM_WIDTHB                                     ; 16           ; Untyped                    ;
; LPM_WIDTHP                                     ; 34           ; Untyped                    ;
; LPM_WIDTHR                                     ; 34           ; Untyped                    ;
; LPM_WIDTHS                                     ; 1            ; Untyped                    ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                    ;
; LPM_PIPELINE                                   ; 0            ; Untyped                    ;
; LATENCY                                        ; 0            ; Untyped                    ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                    ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                    ;
; USE_EAB                                        ; OFF          ; Untyped                    ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped                    ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                    ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                    ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K        ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                    ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                    ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                    ;
; CBXI_PARAMETER                                 ; mult_86t     ; Untyped                    ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                    ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                    ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                    ;
+------------------------------------------------+--------------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: i_rx:RXI|rx_red2:RECEIVER|lpm_mult:Mult14 ;
+------------------------------------------------+--------------+----------------------------+
; Parameter Name                                 ; Value        ; Type                       ;
+------------------------------------------------+--------------+----------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                 ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY               ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE               ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE             ;
; LPM_WIDTHA                                     ; 18           ; Untyped                    ;
; LPM_WIDTHB                                     ; 14           ; Untyped                    ;
; LPM_WIDTHP                                     ; 32           ; Untyped                    ;
; LPM_WIDTHR                                     ; 32           ; Untyped                    ;
; LPM_WIDTHS                                     ; 1            ; Untyped                    ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                    ;
; LPM_PIPELINE                                   ; 0            ; Untyped                    ;
; LATENCY                                        ; 0            ; Untyped                    ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                    ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                    ;
; USE_EAB                                        ; OFF          ; Untyped                    ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped                    ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                    ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                    ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K        ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                    ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                    ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                    ;
; CBXI_PARAMETER                                 ; mult_46t     ; Untyped                    ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                    ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                    ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                    ;
+------------------------------------------------+--------------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: i_rx:RXI|rx_red2:RECEIVER|lpm_mult:Mult13 ;
+------------------------------------------------+--------------+----------------------------+
; Parameter Name                                 ; Value        ; Type                       ;
+------------------------------------------------+--------------+----------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                 ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY               ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE               ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE             ;
; LPM_WIDTHA                                     ; 18           ; Untyped                    ;
; LPM_WIDTHB                                     ; 13           ; Untyped                    ;
; LPM_WIDTHP                                     ; 31           ; Untyped                    ;
; LPM_WIDTHR                                     ; 31           ; Untyped                    ;
; LPM_WIDTHS                                     ; 1            ; Untyped                    ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                    ;
; LPM_PIPELINE                                   ; 0            ; Untyped                    ;
; LATENCY                                        ; 0            ; Untyped                    ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                    ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                    ;
; USE_EAB                                        ; OFF          ; Untyped                    ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped                    ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                    ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                    ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K        ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                    ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                    ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                    ;
; CBXI_PARAMETER                                 ; mult_26t     ; Untyped                    ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                    ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                    ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                    ;
+------------------------------------------------+--------------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: i_rx:RXI|rx_red2:RECEIVER|lpm_mult:Mult12 ;
+------------------------------------------------+--------------+----------------------------+
; Parameter Name                                 ; Value        ; Type                       ;
+------------------------------------------------+--------------+----------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                 ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY               ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE               ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE             ;
; LPM_WIDTHA                                     ; 18           ; Untyped                    ;
; LPM_WIDTHB                                     ; 13           ; Untyped                    ;
; LPM_WIDTHP                                     ; 31           ; Untyped                    ;
; LPM_WIDTHR                                     ; 31           ; Untyped                    ;
; LPM_WIDTHS                                     ; 1            ; Untyped                    ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                    ;
; LPM_PIPELINE                                   ; 0            ; Untyped                    ;
; LATENCY                                        ; 0            ; Untyped                    ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                    ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                    ;
; USE_EAB                                        ; OFF          ; Untyped                    ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped                    ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                    ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                    ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K        ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                    ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                    ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                    ;
; CBXI_PARAMETER                                 ; mult_26t     ; Untyped                    ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                    ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                    ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                    ;
+------------------------------------------------+--------------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: i_rx:RXI|rx_red2:RECEIVER|lpm_mult:Mult11 ;
+------------------------------------------------+--------------+----------------------------+
; Parameter Name                                 ; Value        ; Type                       ;
+------------------------------------------------+--------------+----------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                 ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY               ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE               ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE             ;
; LPM_WIDTHA                                     ; 18           ; Untyped                    ;
; LPM_WIDTHB                                     ; 12           ; Untyped                    ;
; LPM_WIDTHP                                     ; 30           ; Untyped                    ;
; LPM_WIDTHR                                     ; 30           ; Untyped                    ;
; LPM_WIDTHS                                     ; 1            ; Untyped                    ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                    ;
; LPM_PIPELINE                                   ; 0            ; Untyped                    ;
; LATENCY                                        ; 0            ; Untyped                    ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                    ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                    ;
; USE_EAB                                        ; OFF          ; Untyped                    ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped                    ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                    ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                    ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K        ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                    ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                    ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                    ;
; CBXI_PARAMETER                                 ; mult_06t     ; Untyped                    ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                    ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                    ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                    ;
+------------------------------------------------+--------------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: i_tx:TXI|half_band_filter_1:HALF1|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+-----------------------------------+
; Parameter Name                                 ; Value        ; Type                              ;
+------------------------------------------------+--------------+-----------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                        ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                      ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                      ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                    ;
; LPM_WIDTHA                                     ; 18           ; Untyped                           ;
; LPM_WIDTHB                                     ; 18           ; Untyped                           ;
; LPM_WIDTHP                                     ; 36           ; Untyped                           ;
; LPM_WIDTHR                                     ; 36           ; Untyped                           ;
; LPM_WIDTHS                                     ; 1            ; Untyped                           ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                           ;
; LPM_PIPELINE                                   ; 0            ; Untyped                           ;
; LATENCY                                        ; 0            ; Untyped                           ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                           ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                           ;
; USE_EAB                                        ; OFF          ; Untyped                           ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped                           ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                           ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                           ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K               ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                           ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                           ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                           ;
; CBXI_PARAMETER                                 ; mult_c6t     ; Untyped                           ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                           ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                           ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                           ;
+------------------------------------------------+--------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: i_rx:RXI|rx_red2:RECEIVER|lpm_mult:Mult10 ;
+------------------------------------------------+--------------+----------------------------+
; Parameter Name                                 ; Value        ; Type                       ;
+------------------------------------------------+--------------+----------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                 ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY               ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE               ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE             ;
; LPM_WIDTHA                                     ; 18           ; Untyped                    ;
; LPM_WIDTHB                                     ; 12           ; Untyped                    ;
; LPM_WIDTHP                                     ; 30           ; Untyped                    ;
; LPM_WIDTHR                                     ; 30           ; Untyped                    ;
; LPM_WIDTHS                                     ; 1            ; Untyped                    ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                    ;
; LPM_PIPELINE                                   ; 0            ; Untyped                    ;
; LATENCY                                        ; 0            ; Untyped                    ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                    ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                    ;
; USE_EAB                                        ; OFF          ; Untyped                    ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped                    ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                    ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                    ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K        ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                    ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                    ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                    ;
; CBXI_PARAMETER                                 ; mult_06t     ; Untyped                    ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                    ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                    ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                    ;
+------------------------------------------------+--------------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: i_rx:RXI|rx_red2:RECEIVER|lpm_mult:Mult9 ;
+------------------------------------------------+--------------+---------------------------+
; Parameter Name                                 ; Value        ; Type                      ;
+------------------------------------------------+--------------+---------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY              ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE              ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE            ;
; LPM_WIDTHA                                     ; 18           ; Untyped                   ;
; LPM_WIDTHB                                     ; 11           ; Untyped                   ;
; LPM_WIDTHP                                     ; 29           ; Untyped                   ;
; LPM_WIDTHR                                     ; 29           ; Untyped                   ;
; LPM_WIDTHS                                     ; 1            ; Untyped                   ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                   ;
; LPM_PIPELINE                                   ; 0            ; Untyped                   ;
; LATENCY                                        ; 0            ; Untyped                   ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                   ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                   ;
; USE_EAB                                        ; OFF          ; Untyped                   ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped                   ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                   ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                   ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K       ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                   ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                   ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                   ;
; CBXI_PARAMETER                                 ; mult_76t     ; Untyped                   ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                   ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                   ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                   ;
+------------------------------------------------+--------------+---------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: i_rx:RXI|rx_red2:RECEIVER|lpm_mult:Mult7 ;
+------------------------------------------------+--------------+---------------------------+
; Parameter Name                                 ; Value        ; Type                      ;
+------------------------------------------------+--------------+---------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY              ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE              ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE            ;
; LPM_WIDTHA                                     ; 18           ; Untyped                   ;
; LPM_WIDTHB                                     ; 10           ; Untyped                   ;
; LPM_WIDTHP                                     ; 28           ; Untyped                   ;
; LPM_WIDTHR                                     ; 28           ; Untyped                   ;
; LPM_WIDTHS                                     ; 1            ; Untyped                   ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                   ;
; LPM_PIPELINE                                   ; 0            ; Untyped                   ;
; LATENCY                                        ; 0            ; Untyped                   ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                   ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                   ;
; USE_EAB                                        ; OFF          ; Untyped                   ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped                   ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                   ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                   ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K       ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                   ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                   ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                   ;
; CBXI_PARAMETER                                 ; mult_56t     ; Untyped                   ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                   ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                   ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                   ;
+------------------------------------------------+--------------+---------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: i_rx:RXI|rx_red2:RECEIVER|lpm_mult:Mult8 ;
+------------------------------------------------+--------------+---------------------------+
; Parameter Name                                 ; Value        ; Type                      ;
+------------------------------------------------+--------------+---------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY              ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE              ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE            ;
; LPM_WIDTHA                                     ; 18           ; Untyped                   ;
; LPM_WIDTHB                                     ; 11           ; Untyped                   ;
; LPM_WIDTHP                                     ; 29           ; Untyped                   ;
; LPM_WIDTHR                                     ; 29           ; Untyped                   ;
; LPM_WIDTHS                                     ; 1            ; Untyped                   ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                   ;
; LPM_PIPELINE                                   ; 0            ; Untyped                   ;
; LATENCY                                        ; 0            ; Untyped                   ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                   ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                   ;
; USE_EAB                                        ; OFF          ; Untyped                   ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped                   ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                   ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                   ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K       ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                   ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                   ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                   ;
; CBXI_PARAMETER                                 ; mult_76t     ; Untyped                   ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                   ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                   ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                   ;
+------------------------------------------------+--------------+---------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: i_rx:RXI|rx_red2:RECEIVER|lpm_mult:Mult5 ;
+------------------------------------------------+--------------+---------------------------+
; Parameter Name                                 ; Value        ; Type                      ;
+------------------------------------------------+--------------+---------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY              ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE              ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE            ;
; LPM_WIDTHA                                     ; 18           ; Untyped                   ;
; LPM_WIDTHB                                     ; 9            ; Untyped                   ;
; LPM_WIDTHP                                     ; 27           ; Untyped                   ;
; LPM_WIDTHR                                     ; 27           ; Untyped                   ;
; LPM_WIDTHS                                     ; 1            ; Untyped                   ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                   ;
; LPM_PIPELINE                                   ; 0            ; Untyped                   ;
; LATENCY                                        ; 0            ; Untyped                   ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                   ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                   ;
; USE_EAB                                        ; OFF          ; Untyped                   ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped                   ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                   ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                   ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K       ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                   ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                   ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                   ;
; CBXI_PARAMETER                                 ; mult_s4t     ; Untyped                   ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                   ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                   ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                   ;
+------------------------------------------------+--------------+---------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: i_rx:RXI|rx_red2:RECEIVER|lpm_mult:Mult6 ;
+------------------------------------------------+--------------+---------------------------+
; Parameter Name                                 ; Value        ; Type                      ;
+------------------------------------------------+--------------+---------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY              ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE              ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE            ;
; LPM_WIDTHA                                     ; 18           ; Untyped                   ;
; LPM_WIDTHB                                     ; 9            ; Untyped                   ;
; LPM_WIDTHP                                     ; 27           ; Untyped                   ;
; LPM_WIDTHR                                     ; 27           ; Untyped                   ;
; LPM_WIDTHS                                     ; 1            ; Untyped                   ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                   ;
; LPM_PIPELINE                                   ; 0            ; Untyped                   ;
; LATENCY                                        ; 0            ; Untyped                   ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                   ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                   ;
; USE_EAB                                        ; OFF          ; Untyped                   ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped                   ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                   ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                   ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K       ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                   ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                   ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                   ;
; CBXI_PARAMETER                                 ; mult_s4t     ; Untyped                   ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                   ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                   ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                   ;
+------------------------------------------------+--------------+---------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: i_rx:RXI|rx_red2:RECEIVER|lpm_mult:Mult16 ;
+------------------------------------------------+--------------+----------------------------+
; Parameter Name                                 ; Value        ; Type                       ;
+------------------------------------------------+--------------+----------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                 ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY               ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE               ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE             ;
; LPM_WIDTHA                                     ; 17           ; Untyped                    ;
; LPM_WIDTHB                                     ; 17           ; Untyped                    ;
; LPM_WIDTHP                                     ; 34           ; Untyped                    ;
; LPM_WIDTHR                                     ; 34           ; Untyped                    ;
; LPM_WIDTHS                                     ; 1            ; Untyped                    ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                    ;
; LPM_PIPELINE                                   ; 0            ; Untyped                    ;
; LATENCY                                        ; 0            ; Untyped                    ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                    ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped                    ;
; USE_EAB                                        ; OFF          ; Untyped                    ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                    ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                    ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                    ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K        ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                    ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                    ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                    ;
; CBXI_PARAMETER                                 ; mult_r9t     ; Untyped                    ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                    ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                    ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                    ;
+------------------------------------------------+--------------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: i_rx:RXI|rx_red2:RECEIVER|lpm_mult:Mult2 ;
+------------------------------------------------+--------------+---------------------------+
; Parameter Name                                 ; Value        ; Type                      ;
+------------------------------------------------+--------------+---------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY              ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE              ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE            ;
; LPM_WIDTHA                                     ; 18           ; Untyped                   ;
; LPM_WIDTHB                                     ; 9            ; Untyped                   ;
; LPM_WIDTHP                                     ; 27           ; Untyped                   ;
; LPM_WIDTHR                                     ; 27           ; Untyped                   ;
; LPM_WIDTHS                                     ; 1            ; Untyped                   ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                   ;
; LPM_PIPELINE                                   ; 0            ; Untyped                   ;
; LATENCY                                        ; 0            ; Untyped                   ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                   ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                   ;
; USE_EAB                                        ; OFF          ; Untyped                   ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped                   ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                   ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                   ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K       ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                   ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                   ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                   ;
; CBXI_PARAMETER                                 ; mult_s4t     ; Untyped                   ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                   ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                   ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                   ;
+------------------------------------------------+--------------+---------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: i_rx:RXI|rx_red2:RECEIVER|lpm_mult:Mult3 ;
+------------------------------------------------+--------------+---------------------------+
; Parameter Name                                 ; Value        ; Type                      ;
+------------------------------------------------+--------------+---------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY              ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE              ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE            ;
; LPM_WIDTHA                                     ; 18           ; Untyped                   ;
; LPM_WIDTHB                                     ; 9            ; Untyped                   ;
; LPM_WIDTHP                                     ; 27           ; Untyped                   ;
; LPM_WIDTHR                                     ; 27           ; Untyped                   ;
; LPM_WIDTHS                                     ; 1            ; Untyped                   ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                   ;
; LPM_PIPELINE                                   ; 0            ; Untyped                   ;
; LATENCY                                        ; 0            ; Untyped                   ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                   ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                   ;
; USE_EAB                                        ; OFF          ; Untyped                   ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped                   ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                   ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                   ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K       ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                   ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                   ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                   ;
; CBXI_PARAMETER                                 ; mult_s4t     ; Untyped                   ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                   ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                   ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                   ;
+------------------------------------------------+--------------+---------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: i_rx:RXI|rx_red2:RECEIVER|lpm_mult:Mult4 ;
+------------------------------------------------+--------------+---------------------------+
; Parameter Name                                 ; Value        ; Type                      ;
+------------------------------------------------+--------------+---------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY              ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE              ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE            ;
; LPM_WIDTHA                                     ; 18           ; Untyped                   ;
; LPM_WIDTHB                                     ; 9            ; Untyped                   ;
; LPM_WIDTHP                                     ; 27           ; Untyped                   ;
; LPM_WIDTHR                                     ; 27           ; Untyped                   ;
; LPM_WIDTHS                                     ; 1            ; Untyped                   ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                   ;
; LPM_PIPELINE                                   ; 0            ; Untyped                   ;
; LATENCY                                        ; 0            ; Untyped                   ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                   ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                   ;
; USE_EAB                                        ; OFF          ; Untyped                   ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped                   ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                   ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                   ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K       ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                   ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                   ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                   ;
; CBXI_PARAMETER                                 ; mult_s4t     ; Untyped                   ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                   ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                   ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                   ;
+------------------------------------------------+--------------+---------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: i_rx:RXI|rx_red2:RECEIVER|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+---------------------------+
; Parameter Name                                 ; Value        ; Type                      ;
+------------------------------------------------+--------------+---------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY              ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE              ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE            ;
; LPM_WIDTHA                                     ; 18           ; Untyped                   ;
; LPM_WIDTHB                                     ; 8            ; Untyped                   ;
; LPM_WIDTHP                                     ; 26           ; Untyped                   ;
; LPM_WIDTHR                                     ; 26           ; Untyped                   ;
; LPM_WIDTHS                                     ; 1            ; Untyped                   ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                   ;
; LPM_PIPELINE                                   ; 0            ; Untyped                   ;
; LATENCY                                        ; 0            ; Untyped                   ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                   ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                   ;
; USE_EAB                                        ; OFF          ; Untyped                   ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped                   ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                   ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                   ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K       ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                   ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                   ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                   ;
; CBXI_PARAMETER                                 ; mult_q4t     ; Untyped                   ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                   ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                   ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                   ;
+------------------------------------------------+--------------+---------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: i_rx:RXI|rx_red2:RECEIVER|lpm_mult:Mult1 ;
+------------------------------------------------+--------------+---------------------------+
; Parameter Name                                 ; Value        ; Type                      ;
+------------------------------------------------+--------------+---------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY              ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE              ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE            ;
; LPM_WIDTHA                                     ; 18           ; Untyped                   ;
; LPM_WIDTHB                                     ; 9            ; Untyped                   ;
; LPM_WIDTHP                                     ; 27           ; Untyped                   ;
; LPM_WIDTHR                                     ; 27           ; Untyped                   ;
; LPM_WIDTHS                                     ; 1            ; Untyped                   ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                   ;
; LPM_PIPELINE                                   ; 0            ; Untyped                   ;
; LATENCY                                        ; 0            ; Untyped                   ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                   ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                   ;
; USE_EAB                                        ; OFF          ; Untyped                   ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped                   ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                   ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                   ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K       ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                   ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                   ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                   ;
; CBXI_PARAMETER                                 ; mult_s4t     ; Untyped                   ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                   ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                   ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                   ;
+------------------------------------------------+--------------+---------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; altshift_taps Parameter Settings by Entity Instance                  ;
+----------------------------+-----------------------------------------+
; Name                       ; Value                                   ;
+----------------------------+-----------------------------------------+
; Number of entity instances ; 1                                       ;
; Entity Instance            ; i_rx:RXI|altshift_taps:delayed_in_rtl_0 ;
;     -- NUMBER_OF_TAPS      ; 1                                       ;
;     -- TAP_DISTANCE        ; 3                                       ;
;     -- WIDTH               ; 17                                      ;
+----------------------------+-----------------------------------------+


+------------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                           ;
+---------------------------------------+--------------------------------------------------+
; Name                                  ; Value                                            ;
+---------------------------------------+--------------------------------------------------+
; Number of entity instances            ; 25                                               ;
; Entity Instance                       ; i_rx:RXI|half_band_filter_2:HALF3|lpm_mult:Mult1 ;
;     -- LPM_WIDTHA                     ; 18                                               ;
;     -- LPM_WIDTHB                     ; 16                                               ;
;     -- LPM_WIDTHP                     ; 34                                               ;
;     -- LPM_REPRESENTATION             ; SIGNED                                           ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                               ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                              ;
;     -- USE_EAB                        ; OFF                                              ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                             ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                               ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                               ;
; Entity Instance                       ; i_rx:RXI|half_band_filter_2:HALF3|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 18                                               ;
;     -- LPM_WIDTHB                     ; 18                                               ;
;     -- LPM_WIDTHP                     ; 36                                               ;
;     -- LPM_REPRESENTATION             ; SIGNED                                           ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                               ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                              ;
;     -- USE_EAB                        ; OFF                                              ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                             ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                               ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                               ;
; Entity Instance                       ; i_tx:TXI|half_band_filter_2:HALF2|lpm_mult:Mult1 ;
;     -- LPM_WIDTHA                     ; 18                                               ;
;     -- LPM_WIDTHB                     ; 16                                               ;
;     -- LPM_WIDTHP                     ; 34                                               ;
;     -- LPM_REPRESENTATION             ; SIGNED                                           ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                               ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                              ;
;     -- USE_EAB                        ; OFF                                              ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                             ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                               ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                               ;
; Entity Instance                       ; i_tx:TXI|half_band_filter_2:HALF2|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 18                                               ;
;     -- LPM_WIDTHB                     ; 18                                               ;
;     -- LPM_WIDTHP                     ; 36                                               ;
;     -- LPM_REPRESENTATION             ; SIGNED                                           ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                               ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                              ;
;     -- USE_EAB                        ; OFF                                              ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                             ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                               ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                               ;
; Entity Instance                       ; mapper_power:MAPPOW_I|lpm_mult:Mult0             ;
;     -- LPM_WIDTHA                     ; 18                                               ;
;     -- LPM_WIDTHB                     ; 18                                               ;
;     -- LPM_WIDTHP                     ; 36                                               ;
;     -- LPM_REPRESENTATION             ; SIGNED                                           ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                               ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                               ;
;     -- USE_EAB                        ; OFF                                              ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                             ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                               ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                               ;
; Entity Instance                       ; square_error:SQERR_I|lpm_mult:Mult0              ;
;     -- LPM_WIDTHA                     ; 18                                               ;
;     -- LPM_WIDTHB                     ; 18                                               ;
;     -- LPM_WIDTHP                     ; 36                                               ;
;     -- LPM_REPRESENTATION             ; SIGNED                                           ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                               ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                               ;
;     -- USE_EAB                        ; OFF                                              ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                             ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                               ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                               ;
; Entity Instance                       ; i_rx:RXI|half_band_filter_1:HALF4|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 18                                               ;
;     -- LPM_WIDTHB                     ; 18                                               ;
;     -- LPM_WIDTHP                     ; 36                                               ;
;     -- LPM_REPRESENTATION             ; SIGNED                                           ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                               ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                               ;
;     -- USE_EAB                        ; OFF                                              ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                             ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                               ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                               ;
; Entity Instance                       ; i_rx:RXI|rx_red2:RECEIVER|lpm_mult:Mult15        ;
;     -- LPM_WIDTHA                     ; 18                                               ;
;     -- LPM_WIDTHB                     ; 16                                               ;
;     -- LPM_WIDTHP                     ; 34                                               ;
;     -- LPM_REPRESENTATION             ; SIGNED                                           ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                               ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                               ;
;     -- USE_EAB                        ; OFF                                              ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                             ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                               ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                               ;
; Entity Instance                       ; i_rx:RXI|rx_red2:RECEIVER|lpm_mult:Mult14        ;
;     -- LPM_WIDTHA                     ; 18                                               ;
;     -- LPM_WIDTHB                     ; 14                                               ;
;     -- LPM_WIDTHP                     ; 32                                               ;
;     -- LPM_REPRESENTATION             ; SIGNED                                           ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                               ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                               ;
;     -- USE_EAB                        ; OFF                                              ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                             ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                               ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                               ;
; Entity Instance                       ; i_rx:RXI|rx_red2:RECEIVER|lpm_mult:Mult13        ;
;     -- LPM_WIDTHA                     ; 18                                               ;
;     -- LPM_WIDTHB                     ; 13                                               ;
;     -- LPM_WIDTHP                     ; 31                                               ;
;     -- LPM_REPRESENTATION             ; SIGNED                                           ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                               ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                               ;
;     -- USE_EAB                        ; OFF                                              ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                             ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                               ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                               ;
; Entity Instance                       ; i_rx:RXI|rx_red2:RECEIVER|lpm_mult:Mult12        ;
;     -- LPM_WIDTHA                     ; 18                                               ;
;     -- LPM_WIDTHB                     ; 13                                               ;
;     -- LPM_WIDTHP                     ; 31                                               ;
;     -- LPM_REPRESENTATION             ; SIGNED                                           ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                               ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                               ;
;     -- USE_EAB                        ; OFF                                              ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                             ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                               ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                               ;
; Entity Instance                       ; i_rx:RXI|rx_red2:RECEIVER|lpm_mult:Mult11        ;
;     -- LPM_WIDTHA                     ; 18                                               ;
;     -- LPM_WIDTHB                     ; 12                                               ;
;     -- LPM_WIDTHP                     ; 30                                               ;
;     -- LPM_REPRESENTATION             ; SIGNED                                           ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                               ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                               ;
;     -- USE_EAB                        ; OFF                                              ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                             ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                               ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                               ;
; Entity Instance                       ; i_tx:TXI|half_band_filter_1:HALF1|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 18                                               ;
;     -- LPM_WIDTHB                     ; 18                                               ;
;     -- LPM_WIDTHP                     ; 36                                               ;
;     -- LPM_REPRESENTATION             ; SIGNED                                           ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                               ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                               ;
;     -- USE_EAB                        ; OFF                                              ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                             ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                               ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                               ;
; Entity Instance                       ; i_rx:RXI|rx_red2:RECEIVER|lpm_mult:Mult10        ;
;     -- LPM_WIDTHA                     ; 18                                               ;
;     -- LPM_WIDTHB                     ; 12                                               ;
;     -- LPM_WIDTHP                     ; 30                                               ;
;     -- LPM_REPRESENTATION             ; SIGNED                                           ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                               ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                               ;
;     -- USE_EAB                        ; OFF                                              ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                             ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                               ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                               ;
; Entity Instance                       ; i_rx:RXI|rx_red2:RECEIVER|lpm_mult:Mult9         ;
;     -- LPM_WIDTHA                     ; 18                                               ;
;     -- LPM_WIDTHB                     ; 11                                               ;
;     -- LPM_WIDTHP                     ; 29                                               ;
;     -- LPM_REPRESENTATION             ; SIGNED                                           ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                               ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                               ;
;     -- USE_EAB                        ; OFF                                              ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                             ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                               ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                               ;
; Entity Instance                       ; i_rx:RXI|rx_red2:RECEIVER|lpm_mult:Mult7         ;
;     -- LPM_WIDTHA                     ; 18                                               ;
;     -- LPM_WIDTHB                     ; 10                                               ;
;     -- LPM_WIDTHP                     ; 28                                               ;
;     -- LPM_REPRESENTATION             ; SIGNED                                           ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                               ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                               ;
;     -- USE_EAB                        ; OFF                                              ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                             ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                               ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                               ;
; Entity Instance                       ; i_rx:RXI|rx_red2:RECEIVER|lpm_mult:Mult8         ;
;     -- LPM_WIDTHA                     ; 18                                               ;
;     -- LPM_WIDTHB                     ; 11                                               ;
;     -- LPM_WIDTHP                     ; 29                                               ;
;     -- LPM_REPRESENTATION             ; SIGNED                                           ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                               ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                               ;
;     -- USE_EAB                        ; OFF                                              ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                             ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                               ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                               ;
; Entity Instance                       ; i_rx:RXI|rx_red2:RECEIVER|lpm_mult:Mult5         ;
;     -- LPM_WIDTHA                     ; 18                                               ;
;     -- LPM_WIDTHB                     ; 9                                                ;
;     -- LPM_WIDTHP                     ; 27                                               ;
;     -- LPM_REPRESENTATION             ; SIGNED                                           ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                               ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                               ;
;     -- USE_EAB                        ; OFF                                              ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                             ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                               ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                               ;
; Entity Instance                       ; i_rx:RXI|rx_red2:RECEIVER|lpm_mult:Mult6         ;
;     -- LPM_WIDTHA                     ; 18                                               ;
;     -- LPM_WIDTHB                     ; 9                                                ;
;     -- LPM_WIDTHP                     ; 27                                               ;
;     -- LPM_REPRESENTATION             ; SIGNED                                           ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                               ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                               ;
;     -- USE_EAB                        ; OFF                                              ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                             ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                               ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                               ;
; Entity Instance                       ; i_rx:RXI|rx_red2:RECEIVER|lpm_mult:Mult16        ;
;     -- LPM_WIDTHA                     ; 17                                               ;
;     -- LPM_WIDTHB                     ; 17                                               ;
;     -- LPM_WIDTHP                     ; 34                                               ;
;     -- LPM_REPRESENTATION             ; SIGNED                                           ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                               ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                              ;
;     -- USE_EAB                        ; OFF                                              ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                             ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                               ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                               ;
; Entity Instance                       ; i_rx:RXI|rx_red2:RECEIVER|lpm_mult:Mult2         ;
;     -- LPM_WIDTHA                     ; 18                                               ;
;     -- LPM_WIDTHB                     ; 9                                                ;
;     -- LPM_WIDTHP                     ; 27                                               ;
;     -- LPM_REPRESENTATION             ; SIGNED                                           ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                               ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                               ;
;     -- USE_EAB                        ; OFF                                              ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                             ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                               ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                               ;
; Entity Instance                       ; i_rx:RXI|rx_red2:RECEIVER|lpm_mult:Mult3         ;
;     -- LPM_WIDTHA                     ; 18                                               ;
;     -- LPM_WIDTHB                     ; 9                                                ;
;     -- LPM_WIDTHP                     ; 27                                               ;
;     -- LPM_REPRESENTATION             ; SIGNED                                           ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                               ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                               ;
;     -- USE_EAB                        ; OFF                                              ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                             ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                               ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                               ;
; Entity Instance                       ; i_rx:RXI|rx_red2:RECEIVER|lpm_mult:Mult4         ;
;     -- LPM_WIDTHA                     ; 18                                               ;
;     -- LPM_WIDTHB                     ; 9                                                ;
;     -- LPM_WIDTHP                     ; 27                                               ;
;     -- LPM_REPRESENTATION             ; SIGNED                                           ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                               ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                               ;
;     -- USE_EAB                        ; OFF                                              ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                             ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                               ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                               ;
; Entity Instance                       ; i_rx:RXI|rx_red2:RECEIVER|lpm_mult:Mult0         ;
;     -- LPM_WIDTHA                     ; 18                                               ;
;     -- LPM_WIDTHB                     ; 8                                                ;
;     -- LPM_WIDTHP                     ; 26                                               ;
;     -- LPM_REPRESENTATION             ; SIGNED                                           ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                               ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                               ;
;     -- USE_EAB                        ; OFF                                              ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                             ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                               ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                               ;
; Entity Instance                       ; i_rx:RXI|rx_red2:RECEIVER|lpm_mult:Mult1         ;
;     -- LPM_WIDTHA                     ; 18                                               ;
;     -- LPM_WIDTHB                     ; 9                                                ;
;     -- LPM_WIDTHP                     ; 27                                               ;
;     -- LPM_REPRESENTATION             ; SIGNED                                           ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                               ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                               ;
;     -- USE_EAB                        ; OFF                                              ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                             ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                               ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                               ;
+---------------------------------------+--------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mer_test:MER_Q"                                                                                                                                       ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                                                      ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; sym_correct   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; sym_error     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; error         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; slice         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; map_out       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; MER_val       ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; delayed_input ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mer_test:MER_I"                                                                                                                                       ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                                                      ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; sym_correct   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; sym_error     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; slice         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; map_out       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; MER_val       ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; delayed_input ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mapper_power:MAPPOW_I"                                                                                                                      ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------+
; mapper_power ; Output ; Warning  ; Output or bidir port (36 bits) is wider than the port expression (18 bits) it drives; bit(s) "mapper_power[35..18]" have no fanouts ;
; mapper_power ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                 ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dc_error:DCERR_I"                                                                      ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; err_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "square_error:SQERR_I"                                                                     ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; sq_err_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "q_rx:RXQ|down_sampler_4:DOWNER"                                                                                                              ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                      ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; reset ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "i_rx:RXI|down_sampler_4:DOWNER"                                                                                                              ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                      ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; reset ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------+
; Port Connectivity Checks: "channel:CH"    ;
+---------+-------+----------+--------------+
; Port    ; Type  ; Severity ; Details      ;
+---------+-------+----------+--------------+
; x_in[0] ; Input ; Info     ; Stuck at GND ;
+---------+-------+----------+--------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "q_tx:TXQ|up_sampler_2_2:UP2"                                                                                                                   ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                      ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; sym_clk ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "q_tx:TXQ|up_sampler_2_1:UP1"                                                                                                                   ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                      ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; sym_clk ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "q_tx:TXQ"                                                                                                                                    ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                    ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------+
; sw      ; Input ; Warning  ; Input port expression (1 bits) is smaller than the input port (4 bits) it drives.  Extra input bit(s) "sw[3..1]" will be connected to GND. ;
; data_in ; Input ; Info     ; Stuck at GND                                                                                                                               ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "i_tx:TXI|up_sampler_2_2:UP2"                                                                                                                   ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                      ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; sym_clk ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "i_tx:TXI|up_sampler_2_1:UP1"                                                                                                                   ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                      ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; sym_clk ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "i_tx:TXI"                                                                                                                                 ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                    ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------+
; sw   ; Input ; Warning  ; Input port expression (1 bits) is smaller than the input port (4 bits) it drives.  Extra input bit(s) "sw[3..1]" will be connected to GND. ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lfsr:SUT"                                                                               ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; y[21..2] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Tap Logic Analyzer Settings                                                                                                                                                                                                                                      ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 276                 ; 276              ; 1024         ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 374                         ;
; cycloneiii_ff         ; 7003                        ;
;     ENA               ; 3854                        ;
;     ENA SCLR          ; 23                          ;
;     ENA SLD           ; 38                          ;
;     SCLR              ; 5                           ;
;     SLD               ; 646                         ;
;     plain             ; 2437                        ;
; cycloneiii_lcell_comb ; 6504                        ;
;     arith             ; 3729                        ;
;         1 data inputs ; 1                           ;
;         2 data inputs ; 134                         ;
;         3 data inputs ; 3594                        ;
;     normal            ; 2775                        ;
;         0 data inputs ; 11                          ;
;         1 data inputs ; 12                          ;
;         2 data inputs ; 403                         ;
;         3 data inputs ; 390                         ;
;         4 data inputs ; 1959                        ;
; cycloneiii_mac_mult   ; 25                          ;
; cycloneiii_mac_out    ; 25                          ;
; cycloneiii_ram_block  ; 17                          ;
;                       ;                             ;
; Max LUT depth         ; 12.40                       ;
; Average LUT depth     ; 4.73                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:08     ;
+----------------+--------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                  ;
+------------------------------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------------+---------+
; Name                                     ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                         ; Details ;
+------------------------------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------------+---------+
; channel:CH|x_in[0]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                       ; N/A     ;
; channel:CH|x_in[0]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                       ; N/A     ;
; channel:CH|x_in[10]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Add4~21                                   ; N/A     ;
; channel:CH|x_in[10]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Add4~21                                   ; N/A     ;
; channel:CH|x_in[11]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Add4~24                                   ; N/A     ;
; channel:CH|x_in[11]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Add4~24                                   ; N/A     ;
; channel:CH|x_in[12]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Add4~27                                   ; N/A     ;
; channel:CH|x_in[12]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Add4~27                                   ; N/A     ;
; channel:CH|x_in[13]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Add4~30                                   ; N/A     ;
; channel:CH|x_in[13]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Add4~30                                   ; N/A     ;
; channel:CH|x_in[14]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Add4~33                                   ; N/A     ;
; channel:CH|x_in[14]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Add4~33                                   ; N/A     ;
; channel:CH|x_in[15]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Add4~36                                   ; N/A     ;
; channel:CH|x_in[15]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Add4~36                                   ; N/A     ;
; channel:CH|x_in[16]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Add4~39                                   ; N/A     ;
; channel:CH|x_in[16]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Add4~39                                   ; N/A     ;
; channel:CH|x_in[17]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Add4~42                                   ; N/A     ;
; channel:CH|x_in[17]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Add4~42                                   ; N/A     ;
; channel:CH|x_in[1]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Add4~43                                   ; N/A     ;
; channel:CH|x_in[1]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Add4~43                                   ; N/A     ;
; channel:CH|x_in[2]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Add4~44                                   ; N/A     ;
; channel:CH|x_in[2]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Add4~44                                   ; N/A     ;
; channel:CH|x_in[3]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Add4~45                                   ; N/A     ;
; channel:CH|x_in[3]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Add4~45                                   ; N/A     ;
; channel:CH|x_in[4]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Add4~46                                   ; N/A     ;
; channel:CH|x_in[4]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Add4~46                                   ; N/A     ;
; channel:CH|x_in[5]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Add4~47                                   ; N/A     ;
; channel:CH|x_in[5]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Add4~47                                   ; N/A     ;
; channel:CH|x_in[6]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Add4~48                                   ; N/A     ;
; channel:CH|x_in[6]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Add4~48                                   ; N/A     ;
; channel:CH|x_in[7]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Add4~49                                   ; N/A     ;
; channel:CH|x_in[7]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Add4~49                                   ; N/A     ;
; channel:CH|x_in[8]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Add4~50                                   ; N/A     ;
; channel:CH|x_in[8]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Add4~50                                   ; N/A     ;
; channel:CH|x_in[9]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Add4~51                                   ; N/A     ;
; channel:CH|x_in[9]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Add4~51                                   ; N/A     ;
; channel:CH|y[0]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                       ; N/A     ;
; channel:CH|y[0]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                       ; N/A     ;
; channel:CH|y[10]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Add4~21                                   ; N/A     ;
; channel:CH|y[10]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Add4~21                                   ; N/A     ;
; channel:CH|y[11]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Add4~24                                   ; N/A     ;
; channel:CH|y[11]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Add4~24                                   ; N/A     ;
; channel:CH|y[12]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Add4~27                                   ; N/A     ;
; channel:CH|y[12]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Add4~27                                   ; N/A     ;
; channel:CH|y[13]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Add4~30                                   ; N/A     ;
; channel:CH|y[13]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Add4~30                                   ; N/A     ;
; channel:CH|y[14]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Add4~33                                   ; N/A     ;
; channel:CH|y[14]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Add4~33                                   ; N/A     ;
; channel:CH|y[15]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Add4~36                                   ; N/A     ;
; channel:CH|y[15]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Add4~36                                   ; N/A     ;
; channel:CH|y[16]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Add4~39                                   ; N/A     ;
; channel:CH|y[16]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Add4~39                                   ; N/A     ;
; channel:CH|y[17]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Add4~42                                   ; N/A     ;
; channel:CH|y[17]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Add4~42                                   ; N/A     ;
; channel:CH|y[1]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Add4~43                                   ; N/A     ;
; channel:CH|y[1]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Add4~43                                   ; N/A     ;
; channel:CH|y[2]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Add4~44                                   ; N/A     ;
; channel:CH|y[2]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Add4~44                                   ; N/A     ;
; channel:CH|y[3]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Add4~45                                   ; N/A     ;
; channel:CH|y[3]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Add4~45                                   ; N/A     ;
; channel:CH|y[4]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Add4~46                                   ; N/A     ;
; channel:CH|y[4]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Add4~46                                   ; N/A     ;
; channel:CH|y[5]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Add4~47                                   ; N/A     ;
; channel:CH|y[5]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Add4~47                                   ; N/A     ;
; channel:CH|y[6]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Add4~48                                   ; N/A     ;
; channel:CH|y[6]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Add4~48                                   ; N/A     ;
; channel:CH|y[7]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Add4~49                                   ; N/A     ;
; channel:CH|y[7]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Add4~49                                   ; N/A     ;
; channel:CH|y[8]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Add4~50                                   ; N/A     ;
; channel:CH|y[8]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Add4~50                                   ; N/A     ;
; channel:CH|y[9]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Add4~51                                   ; N/A     ;
; channel:CH|y[9]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Add4~51                                   ; N/A     ;
; clk                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; clk                                       ; N/A     ;
; i_rx:RXI|data_in[0]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                       ; N/A     ;
; i_rx:RXI|data_in[0]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                       ; N/A     ;
; i_rx:RXI|data_in[10]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Add5~20                                   ; N/A     ;
; i_rx:RXI|data_in[10]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Add5~20                                   ; N/A     ;
; i_rx:RXI|data_in[11]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Add5~23                                   ; N/A     ;
; i_rx:RXI|data_in[11]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Add5~23                                   ; N/A     ;
; i_rx:RXI|data_in[12]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Add5~26                                   ; N/A     ;
; i_rx:RXI|data_in[12]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Add5~26                                   ; N/A     ;
; i_rx:RXI|data_in[13]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Add5~29                                   ; N/A     ;
; i_rx:RXI|data_in[13]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Add5~29                                   ; N/A     ;
; i_rx:RXI|data_in[14]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Add5~32                                   ; N/A     ;
; i_rx:RXI|data_in[14]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Add5~32                                   ; N/A     ;
; i_rx:RXI|data_in[15]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Add5~35                                   ; N/A     ;
; i_rx:RXI|data_in[15]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Add5~35                                   ; N/A     ;
; i_rx:RXI|data_in[16]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Add5~38                                   ; N/A     ;
; i_rx:RXI|data_in[16]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Add5~38                                   ; N/A     ;
; i_rx:RXI|data_in[17]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Add5~41                                   ; N/A     ;
; i_rx:RXI|data_in[17]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Add5~41                                   ; N/A     ;
; i_rx:RXI|data_in[1]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Add5~42                                   ; N/A     ;
; i_rx:RXI|data_in[1]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Add5~42                                   ; N/A     ;
; i_rx:RXI|data_in[2]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Add5~43                                   ; N/A     ;
; i_rx:RXI|data_in[2]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Add5~43                                   ; N/A     ;
; i_rx:RXI|data_in[3]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Add5~44                                   ; N/A     ;
; i_rx:RXI|data_in[3]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Add5~44                                   ; N/A     ;
; i_rx:RXI|data_in[4]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Add5~45                                   ; N/A     ;
; i_rx:RXI|data_in[4]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Add5~45                                   ; N/A     ;
; i_rx:RXI|data_in[5]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Add5~46                                   ; N/A     ;
; i_rx:RXI|data_in[5]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Add5~46                                   ; N/A     ;
; i_rx:RXI|data_in[6]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Add5~47                                   ; N/A     ;
; i_rx:RXI|data_in[6]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Add5~47                                   ; N/A     ;
; i_rx:RXI|data_in[7]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Add5~48                                   ; N/A     ;
; i_rx:RXI|data_in[7]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Add5~48                                   ; N/A     ;
; i_rx:RXI|data_in[8]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Add5~49                                   ; N/A     ;
; i_rx:RXI|data_in[8]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Add5~49                                   ; N/A     ;
; i_rx:RXI|data_in[9]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Add5~50                                   ; N/A     ;
; i_rx:RXI|data_in[9]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Add5~50                                   ; N/A     ;
; i_rx:RXI|data_out[0]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; i_rx:RXI|down_sampler_4:DOWNER|y[0]       ; N/A     ;
; i_rx:RXI|data_out[0]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; i_rx:RXI|down_sampler_4:DOWNER|y[0]       ; N/A     ;
; i_rx:RXI|data_out[10]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; i_rx:RXI|down_sampler_4:DOWNER|y[10]      ; N/A     ;
; i_rx:RXI|data_out[10]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; i_rx:RXI|down_sampler_4:DOWNER|y[10]      ; N/A     ;
; i_rx:RXI|data_out[11]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; i_rx:RXI|down_sampler_4:DOWNER|y[11]      ; N/A     ;
; i_rx:RXI|data_out[11]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; i_rx:RXI|down_sampler_4:DOWNER|y[11]      ; N/A     ;
; i_rx:RXI|data_out[12]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; i_rx:RXI|down_sampler_4:DOWNER|y[12]      ; N/A     ;
; i_rx:RXI|data_out[12]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; i_rx:RXI|down_sampler_4:DOWNER|y[12]      ; N/A     ;
; i_rx:RXI|data_out[13]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; i_rx:RXI|down_sampler_4:DOWNER|y[13]      ; N/A     ;
; i_rx:RXI|data_out[13]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; i_rx:RXI|down_sampler_4:DOWNER|y[13]      ; N/A     ;
; i_rx:RXI|data_out[14]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; i_rx:RXI|down_sampler_4:DOWNER|y[14]      ; N/A     ;
; i_rx:RXI|data_out[14]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; i_rx:RXI|down_sampler_4:DOWNER|y[14]      ; N/A     ;
; i_rx:RXI|data_out[15]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; i_rx:RXI|down_sampler_4:DOWNER|y[15]      ; N/A     ;
; i_rx:RXI|data_out[15]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; i_rx:RXI|down_sampler_4:DOWNER|y[15]      ; N/A     ;
; i_rx:RXI|data_out[16]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; i_rx:RXI|down_sampler_4:DOWNER|y[16]      ; N/A     ;
; i_rx:RXI|data_out[16]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; i_rx:RXI|down_sampler_4:DOWNER|y[16]      ; N/A     ;
; i_rx:RXI|data_out[17]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; i_rx:RXI|down_sampler_4:DOWNER|y[17]      ; N/A     ;
; i_rx:RXI|data_out[17]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; i_rx:RXI|down_sampler_4:DOWNER|y[17]      ; N/A     ;
; i_rx:RXI|data_out[1]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; i_rx:RXI|down_sampler_4:DOWNER|y[1]       ; N/A     ;
; i_rx:RXI|data_out[1]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; i_rx:RXI|down_sampler_4:DOWNER|y[1]       ; N/A     ;
; i_rx:RXI|data_out[2]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; i_rx:RXI|down_sampler_4:DOWNER|y[2]       ; N/A     ;
; i_rx:RXI|data_out[2]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; i_rx:RXI|down_sampler_4:DOWNER|y[2]       ; N/A     ;
; i_rx:RXI|data_out[3]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; i_rx:RXI|down_sampler_4:DOWNER|y[3]       ; N/A     ;
; i_rx:RXI|data_out[3]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; i_rx:RXI|down_sampler_4:DOWNER|y[3]       ; N/A     ;
; i_rx:RXI|data_out[4]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; i_rx:RXI|down_sampler_4:DOWNER|y[4]       ; N/A     ;
; i_rx:RXI|data_out[4]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; i_rx:RXI|down_sampler_4:DOWNER|y[4]       ; N/A     ;
; i_rx:RXI|data_out[5]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; i_rx:RXI|down_sampler_4:DOWNER|y[5]       ; N/A     ;
; i_rx:RXI|data_out[5]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; i_rx:RXI|down_sampler_4:DOWNER|y[5]       ; N/A     ;
; i_rx:RXI|data_out[6]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; i_rx:RXI|down_sampler_4:DOWNER|y[6]       ; N/A     ;
; i_rx:RXI|data_out[6]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; i_rx:RXI|down_sampler_4:DOWNER|y[6]       ; N/A     ;
; i_rx:RXI|data_out[7]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; i_rx:RXI|down_sampler_4:DOWNER|y[7]       ; N/A     ;
; i_rx:RXI|data_out[7]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; i_rx:RXI|down_sampler_4:DOWNER|y[7]       ; N/A     ;
; i_rx:RXI|data_out[8]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; i_rx:RXI|down_sampler_4:DOWNER|y[8]       ; N/A     ;
; i_rx:RXI|data_out[8]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; i_rx:RXI|down_sampler_4:DOWNER|y[8]       ; N/A     ;
; i_rx:RXI|data_out[9]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; i_rx:RXI|down_sampler_4:DOWNER|y[9]       ; N/A     ;
; i_rx:RXI|data_out[9]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; i_rx:RXI|down_sampler_4:DOWNER|y[9]       ; N/A     ;
; i_rx:RXI|down_sampler_2_1:DOWN1|x_in[0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; i_rx:RXI|half_band_filter_2:HALF3|y[0]    ; N/A     ;
; i_rx:RXI|down_sampler_2_1:DOWN1|x_in[0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; i_rx:RXI|half_band_filter_2:HALF3|y[0]    ; N/A     ;
; i_rx:RXI|down_sampler_2_1:DOWN1|x_in[10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; i_rx:RXI|half_band_filter_2:HALF3|y[10]   ; N/A     ;
; i_rx:RXI|down_sampler_2_1:DOWN1|x_in[10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; i_rx:RXI|half_band_filter_2:HALF3|y[10]   ; N/A     ;
; i_rx:RXI|down_sampler_2_1:DOWN1|x_in[11] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; i_rx:RXI|half_band_filter_2:HALF3|y[11]   ; N/A     ;
; i_rx:RXI|down_sampler_2_1:DOWN1|x_in[11] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; i_rx:RXI|half_band_filter_2:HALF3|y[11]   ; N/A     ;
; i_rx:RXI|down_sampler_2_1:DOWN1|x_in[12] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; i_rx:RXI|half_band_filter_2:HALF3|y[12]   ; N/A     ;
; i_rx:RXI|down_sampler_2_1:DOWN1|x_in[12] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; i_rx:RXI|half_band_filter_2:HALF3|y[12]   ; N/A     ;
; i_rx:RXI|down_sampler_2_1:DOWN1|x_in[13] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; i_rx:RXI|half_band_filter_2:HALF3|y[13]   ; N/A     ;
; i_rx:RXI|down_sampler_2_1:DOWN1|x_in[13] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; i_rx:RXI|half_band_filter_2:HALF3|y[13]   ; N/A     ;
; i_rx:RXI|down_sampler_2_1:DOWN1|x_in[14] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; i_rx:RXI|half_band_filter_2:HALF3|y[14]   ; N/A     ;
; i_rx:RXI|down_sampler_2_1:DOWN1|x_in[14] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; i_rx:RXI|half_band_filter_2:HALF3|y[14]   ; N/A     ;
; i_rx:RXI|down_sampler_2_1:DOWN1|x_in[15] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; i_rx:RXI|half_band_filter_2:HALF3|y[15]   ; N/A     ;
; i_rx:RXI|down_sampler_2_1:DOWN1|x_in[15] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; i_rx:RXI|half_band_filter_2:HALF3|y[15]   ; N/A     ;
; i_rx:RXI|down_sampler_2_1:DOWN1|x_in[16] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; i_rx:RXI|half_band_filter_2:HALF3|y[16]   ; N/A     ;
; i_rx:RXI|down_sampler_2_1:DOWN1|x_in[16] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; i_rx:RXI|half_band_filter_2:HALF3|y[16]   ; N/A     ;
; i_rx:RXI|down_sampler_2_1:DOWN1|x_in[17] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; i_rx:RXI|half_band_filter_2:HALF3|y[17]   ; N/A     ;
; i_rx:RXI|down_sampler_2_1:DOWN1|x_in[17] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; i_rx:RXI|half_band_filter_2:HALF3|y[17]   ; N/A     ;
; i_rx:RXI|down_sampler_2_1:DOWN1|x_in[1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; i_rx:RXI|half_band_filter_2:HALF3|y[1]    ; N/A     ;
; i_rx:RXI|down_sampler_2_1:DOWN1|x_in[1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; i_rx:RXI|half_band_filter_2:HALF3|y[1]    ; N/A     ;
; i_rx:RXI|down_sampler_2_1:DOWN1|x_in[2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; i_rx:RXI|half_band_filter_2:HALF3|y[2]    ; N/A     ;
; i_rx:RXI|down_sampler_2_1:DOWN1|x_in[2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; i_rx:RXI|half_band_filter_2:HALF3|y[2]    ; N/A     ;
; i_rx:RXI|down_sampler_2_1:DOWN1|x_in[3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; i_rx:RXI|half_band_filter_2:HALF3|y[3]    ; N/A     ;
; i_rx:RXI|down_sampler_2_1:DOWN1|x_in[3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; i_rx:RXI|half_band_filter_2:HALF3|y[3]    ; N/A     ;
; i_rx:RXI|down_sampler_2_1:DOWN1|x_in[4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; i_rx:RXI|half_band_filter_2:HALF3|y[4]    ; N/A     ;
; i_rx:RXI|down_sampler_2_1:DOWN1|x_in[4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; i_rx:RXI|half_band_filter_2:HALF3|y[4]    ; N/A     ;
; i_rx:RXI|down_sampler_2_1:DOWN1|x_in[5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; i_rx:RXI|half_band_filter_2:HALF3|y[5]    ; N/A     ;
; i_rx:RXI|down_sampler_2_1:DOWN1|x_in[5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; i_rx:RXI|half_band_filter_2:HALF3|y[5]    ; N/A     ;
; i_rx:RXI|down_sampler_2_1:DOWN1|x_in[6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; i_rx:RXI|half_band_filter_2:HALF3|y[6]    ; N/A     ;
; i_rx:RXI|down_sampler_2_1:DOWN1|x_in[6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; i_rx:RXI|half_band_filter_2:HALF3|y[6]    ; N/A     ;
; i_rx:RXI|down_sampler_2_1:DOWN1|x_in[7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; i_rx:RXI|half_band_filter_2:HALF3|y[7]    ; N/A     ;
; i_rx:RXI|down_sampler_2_1:DOWN1|x_in[7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; i_rx:RXI|half_band_filter_2:HALF3|y[7]    ; N/A     ;
; i_rx:RXI|down_sampler_2_1:DOWN1|x_in[8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; i_rx:RXI|half_band_filter_2:HALF3|y[8]    ; N/A     ;
; i_rx:RXI|down_sampler_2_1:DOWN1|x_in[8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; i_rx:RXI|half_band_filter_2:HALF3|y[8]    ; N/A     ;
; i_rx:RXI|down_sampler_2_1:DOWN1|x_in[9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; i_rx:RXI|half_band_filter_2:HALF3|y[9]    ; N/A     ;
; i_rx:RXI|down_sampler_2_1:DOWN1|x_in[9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; i_rx:RXI|half_band_filter_2:HALF3|y[9]    ; N/A     ;
; i_rx:RXI|down_sampler_2_1:DOWN1|y[0]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; i_rx:RXI|down_sampler_2_1:DOWN1|y[0]      ; N/A     ;
; i_rx:RXI|down_sampler_2_1:DOWN1|y[0]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; i_rx:RXI|down_sampler_2_1:DOWN1|y[0]      ; N/A     ;
; i_rx:RXI|down_sampler_2_1:DOWN1|y[10]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; i_rx:RXI|down_sampler_2_1:DOWN1|y[10]     ; N/A     ;
; i_rx:RXI|down_sampler_2_1:DOWN1|y[10]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; i_rx:RXI|down_sampler_2_1:DOWN1|y[10]     ; N/A     ;
; i_rx:RXI|down_sampler_2_1:DOWN1|y[11]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; i_rx:RXI|down_sampler_2_1:DOWN1|y[11]     ; N/A     ;
; i_rx:RXI|down_sampler_2_1:DOWN1|y[11]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; i_rx:RXI|down_sampler_2_1:DOWN1|y[11]     ; N/A     ;
; i_rx:RXI|down_sampler_2_1:DOWN1|y[12]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; i_rx:RXI|down_sampler_2_1:DOWN1|y[12]     ; N/A     ;
; i_rx:RXI|down_sampler_2_1:DOWN1|y[12]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; i_rx:RXI|down_sampler_2_1:DOWN1|y[12]     ; N/A     ;
; i_rx:RXI|down_sampler_2_1:DOWN1|y[13]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; i_rx:RXI|down_sampler_2_1:DOWN1|y[13]     ; N/A     ;
; i_rx:RXI|down_sampler_2_1:DOWN1|y[13]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; i_rx:RXI|down_sampler_2_1:DOWN1|y[13]     ; N/A     ;
; i_rx:RXI|down_sampler_2_1:DOWN1|y[14]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; i_rx:RXI|down_sampler_2_1:DOWN1|y[14]     ; N/A     ;
; i_rx:RXI|down_sampler_2_1:DOWN1|y[14]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; i_rx:RXI|down_sampler_2_1:DOWN1|y[14]     ; N/A     ;
; i_rx:RXI|down_sampler_2_1:DOWN1|y[15]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; i_rx:RXI|down_sampler_2_1:DOWN1|y[15]     ; N/A     ;
; i_rx:RXI|down_sampler_2_1:DOWN1|y[15]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; i_rx:RXI|down_sampler_2_1:DOWN1|y[15]     ; N/A     ;
; i_rx:RXI|down_sampler_2_1:DOWN1|y[16]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; i_rx:RXI|down_sampler_2_1:DOWN1|y[16]     ; N/A     ;
; i_rx:RXI|down_sampler_2_1:DOWN1|y[16]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; i_rx:RXI|down_sampler_2_1:DOWN1|y[16]     ; N/A     ;
; i_rx:RXI|down_sampler_2_1:DOWN1|y[17]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; i_rx:RXI|down_sampler_2_1:DOWN1|y[17]     ; N/A     ;
; i_rx:RXI|down_sampler_2_1:DOWN1|y[17]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; i_rx:RXI|down_sampler_2_1:DOWN1|y[17]     ; N/A     ;
; i_rx:RXI|down_sampler_2_1:DOWN1|y[1]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; i_rx:RXI|down_sampler_2_1:DOWN1|y[1]      ; N/A     ;
; i_rx:RXI|down_sampler_2_1:DOWN1|y[1]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; i_rx:RXI|down_sampler_2_1:DOWN1|y[1]      ; N/A     ;
; i_rx:RXI|down_sampler_2_1:DOWN1|y[2]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; i_rx:RXI|down_sampler_2_1:DOWN1|y[2]      ; N/A     ;
; i_rx:RXI|down_sampler_2_1:DOWN1|y[2]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; i_rx:RXI|down_sampler_2_1:DOWN1|y[2]      ; N/A     ;
; i_rx:RXI|down_sampler_2_1:DOWN1|y[3]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; i_rx:RXI|down_sampler_2_1:DOWN1|y[3]      ; N/A     ;
; i_rx:RXI|down_sampler_2_1:DOWN1|y[3]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; i_rx:RXI|down_sampler_2_1:DOWN1|y[3]      ; N/A     ;
; i_rx:RXI|down_sampler_2_1:DOWN1|y[4]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; i_rx:RXI|down_sampler_2_1:DOWN1|y[4]      ; N/A     ;
; i_rx:RXI|down_sampler_2_1:DOWN1|y[4]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; i_rx:RXI|down_sampler_2_1:DOWN1|y[4]      ; N/A     ;
; i_rx:RXI|down_sampler_2_1:DOWN1|y[5]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; i_rx:RXI|down_sampler_2_1:DOWN1|y[5]      ; N/A     ;
; i_rx:RXI|down_sampler_2_1:DOWN1|y[5]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; i_rx:RXI|down_sampler_2_1:DOWN1|y[5]      ; N/A     ;
; i_rx:RXI|down_sampler_2_1:DOWN1|y[6]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; i_rx:RXI|down_sampler_2_1:DOWN1|y[6]      ; N/A     ;
; i_rx:RXI|down_sampler_2_1:DOWN1|y[6]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; i_rx:RXI|down_sampler_2_1:DOWN1|y[6]      ; N/A     ;
; i_rx:RXI|down_sampler_2_1:DOWN1|y[7]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; i_rx:RXI|down_sampler_2_1:DOWN1|y[7]      ; N/A     ;
; i_rx:RXI|down_sampler_2_1:DOWN1|y[7]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; i_rx:RXI|down_sampler_2_1:DOWN1|y[7]      ; N/A     ;
; i_rx:RXI|down_sampler_2_1:DOWN1|y[8]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; i_rx:RXI|down_sampler_2_1:DOWN1|y[8]      ; N/A     ;
; i_rx:RXI|down_sampler_2_1:DOWN1|y[8]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; i_rx:RXI|down_sampler_2_1:DOWN1|y[8]      ; N/A     ;
; i_rx:RXI|down_sampler_2_1:DOWN1|y[9]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; i_rx:RXI|down_sampler_2_1:DOWN1|y[9]      ; N/A     ;
; i_rx:RXI|down_sampler_2_1:DOWN1|y[9]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; i_rx:RXI|down_sampler_2_1:DOWN1|y[9]      ; N/A     ;
; i_rx:RXI|down_sampler_2_2:DOWN2|x_in[0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; i_rx:RXI|half_band_filter_1:HALF4|y[0]    ; N/A     ;
; i_rx:RXI|down_sampler_2_2:DOWN2|x_in[0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; i_rx:RXI|half_band_filter_1:HALF4|y[0]    ; N/A     ;
; i_rx:RXI|down_sampler_2_2:DOWN2|x_in[10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; i_rx:RXI|half_band_filter_1:HALF4|y[10]   ; N/A     ;
; i_rx:RXI|down_sampler_2_2:DOWN2|x_in[10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; i_rx:RXI|half_band_filter_1:HALF4|y[10]   ; N/A     ;
; i_rx:RXI|down_sampler_2_2:DOWN2|x_in[11] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; i_rx:RXI|half_band_filter_1:HALF4|y[11]   ; N/A     ;
; i_rx:RXI|down_sampler_2_2:DOWN2|x_in[11] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; i_rx:RXI|half_band_filter_1:HALF4|y[11]   ; N/A     ;
; i_rx:RXI|down_sampler_2_2:DOWN2|x_in[12] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; i_rx:RXI|half_band_filter_1:HALF4|y[12]   ; N/A     ;
; i_rx:RXI|down_sampler_2_2:DOWN2|x_in[12] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; i_rx:RXI|half_band_filter_1:HALF4|y[12]   ; N/A     ;
; i_rx:RXI|down_sampler_2_2:DOWN2|x_in[13] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; i_rx:RXI|half_band_filter_1:HALF4|y[13]   ; N/A     ;
; i_rx:RXI|down_sampler_2_2:DOWN2|x_in[13] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; i_rx:RXI|half_band_filter_1:HALF4|y[13]   ; N/A     ;
; i_rx:RXI|down_sampler_2_2:DOWN2|x_in[14] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; i_rx:RXI|half_band_filter_1:HALF4|y[14]   ; N/A     ;
; i_rx:RXI|down_sampler_2_2:DOWN2|x_in[14] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; i_rx:RXI|half_band_filter_1:HALF4|y[14]   ; N/A     ;
; i_rx:RXI|down_sampler_2_2:DOWN2|x_in[15] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; i_rx:RXI|half_band_filter_1:HALF4|y[15]   ; N/A     ;
; i_rx:RXI|down_sampler_2_2:DOWN2|x_in[15] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; i_rx:RXI|half_band_filter_1:HALF4|y[15]   ; N/A     ;
; i_rx:RXI|down_sampler_2_2:DOWN2|x_in[16] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; i_rx:RXI|half_band_filter_1:HALF4|y[16]   ; N/A     ;
; i_rx:RXI|down_sampler_2_2:DOWN2|x_in[16] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; i_rx:RXI|half_band_filter_1:HALF4|y[16]   ; N/A     ;
; i_rx:RXI|down_sampler_2_2:DOWN2|x_in[17] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; i_rx:RXI|half_band_filter_1:HALF4|y[17]   ; N/A     ;
; i_rx:RXI|down_sampler_2_2:DOWN2|x_in[17] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; i_rx:RXI|half_band_filter_1:HALF4|y[17]   ; N/A     ;
; i_rx:RXI|down_sampler_2_2:DOWN2|x_in[1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; i_rx:RXI|half_band_filter_1:HALF4|y[1]    ; N/A     ;
; i_rx:RXI|down_sampler_2_2:DOWN2|x_in[1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; i_rx:RXI|half_band_filter_1:HALF4|y[1]    ; N/A     ;
; i_rx:RXI|down_sampler_2_2:DOWN2|x_in[2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; i_rx:RXI|half_band_filter_1:HALF4|y[2]    ; N/A     ;
; i_rx:RXI|down_sampler_2_2:DOWN2|x_in[2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; i_rx:RXI|half_band_filter_1:HALF4|y[2]    ; N/A     ;
; i_rx:RXI|down_sampler_2_2:DOWN2|x_in[3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; i_rx:RXI|half_band_filter_1:HALF4|y[3]    ; N/A     ;
; i_rx:RXI|down_sampler_2_2:DOWN2|x_in[3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; i_rx:RXI|half_band_filter_1:HALF4|y[3]    ; N/A     ;
; i_rx:RXI|down_sampler_2_2:DOWN2|x_in[4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; i_rx:RXI|half_band_filter_1:HALF4|y[4]    ; N/A     ;
; i_rx:RXI|down_sampler_2_2:DOWN2|x_in[4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; i_rx:RXI|half_band_filter_1:HALF4|y[4]    ; N/A     ;
; i_rx:RXI|down_sampler_2_2:DOWN2|x_in[5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; i_rx:RXI|half_band_filter_1:HALF4|y[5]    ; N/A     ;
; i_rx:RXI|down_sampler_2_2:DOWN2|x_in[5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; i_rx:RXI|half_band_filter_1:HALF4|y[5]    ; N/A     ;
; i_rx:RXI|down_sampler_2_2:DOWN2|x_in[6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; i_rx:RXI|half_band_filter_1:HALF4|y[6]    ; N/A     ;
; i_rx:RXI|down_sampler_2_2:DOWN2|x_in[6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; i_rx:RXI|half_band_filter_1:HALF4|y[6]    ; N/A     ;
; i_rx:RXI|down_sampler_2_2:DOWN2|x_in[7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; i_rx:RXI|half_band_filter_1:HALF4|y[7]    ; N/A     ;
; i_rx:RXI|down_sampler_2_2:DOWN2|x_in[7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; i_rx:RXI|half_band_filter_1:HALF4|y[7]    ; N/A     ;
; i_rx:RXI|down_sampler_2_2:DOWN2|x_in[8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; i_rx:RXI|half_band_filter_1:HALF4|y[8]    ; N/A     ;
; i_rx:RXI|down_sampler_2_2:DOWN2|x_in[8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; i_rx:RXI|half_band_filter_1:HALF4|y[8]    ; N/A     ;
; i_rx:RXI|down_sampler_2_2:DOWN2|x_in[9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; i_rx:RXI|half_band_filter_1:HALF4|y[9]    ; N/A     ;
; i_rx:RXI|down_sampler_2_2:DOWN2|x_in[9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; i_rx:RXI|half_band_filter_1:HALF4|y[9]    ; N/A     ;
; i_rx:RXI|down_sampler_2_2:DOWN2|y[0]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; i_rx:RXI|down_sampler_2_2:DOWN2|y[0]      ; N/A     ;
; i_rx:RXI|down_sampler_2_2:DOWN2|y[0]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; i_rx:RXI|down_sampler_2_2:DOWN2|y[0]      ; N/A     ;
; i_rx:RXI|down_sampler_2_2:DOWN2|y[10]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; i_rx:RXI|down_sampler_2_2:DOWN2|y[10]     ; N/A     ;
; i_rx:RXI|down_sampler_2_2:DOWN2|y[10]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; i_rx:RXI|down_sampler_2_2:DOWN2|y[10]     ; N/A     ;
; i_rx:RXI|down_sampler_2_2:DOWN2|y[11]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; i_rx:RXI|down_sampler_2_2:DOWN2|y[11]     ; N/A     ;
; i_rx:RXI|down_sampler_2_2:DOWN2|y[11]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; i_rx:RXI|down_sampler_2_2:DOWN2|y[11]     ; N/A     ;
; i_rx:RXI|down_sampler_2_2:DOWN2|y[12]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; i_rx:RXI|down_sampler_2_2:DOWN2|y[12]     ; N/A     ;
; i_rx:RXI|down_sampler_2_2:DOWN2|y[12]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; i_rx:RXI|down_sampler_2_2:DOWN2|y[12]     ; N/A     ;
; i_rx:RXI|down_sampler_2_2:DOWN2|y[13]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; i_rx:RXI|down_sampler_2_2:DOWN2|y[13]     ; N/A     ;
; i_rx:RXI|down_sampler_2_2:DOWN2|y[13]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; i_rx:RXI|down_sampler_2_2:DOWN2|y[13]     ; N/A     ;
; i_rx:RXI|down_sampler_2_2:DOWN2|y[14]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; i_rx:RXI|down_sampler_2_2:DOWN2|y[14]     ; N/A     ;
; i_rx:RXI|down_sampler_2_2:DOWN2|y[14]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; i_rx:RXI|down_sampler_2_2:DOWN2|y[14]     ; N/A     ;
; i_rx:RXI|down_sampler_2_2:DOWN2|y[15]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; i_rx:RXI|down_sampler_2_2:DOWN2|y[15]     ; N/A     ;
; i_rx:RXI|down_sampler_2_2:DOWN2|y[15]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; i_rx:RXI|down_sampler_2_2:DOWN2|y[15]     ; N/A     ;
; i_rx:RXI|down_sampler_2_2:DOWN2|y[16]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; i_rx:RXI|down_sampler_2_2:DOWN2|y[16]     ; N/A     ;
; i_rx:RXI|down_sampler_2_2:DOWN2|y[16]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; i_rx:RXI|down_sampler_2_2:DOWN2|y[16]     ; N/A     ;
; i_rx:RXI|down_sampler_2_2:DOWN2|y[17]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; i_rx:RXI|down_sampler_2_2:DOWN2|y[17]     ; N/A     ;
; i_rx:RXI|down_sampler_2_2:DOWN2|y[17]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; i_rx:RXI|down_sampler_2_2:DOWN2|y[17]     ; N/A     ;
; i_rx:RXI|down_sampler_2_2:DOWN2|y[1]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; i_rx:RXI|down_sampler_2_2:DOWN2|y[1]      ; N/A     ;
; i_rx:RXI|down_sampler_2_2:DOWN2|y[1]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; i_rx:RXI|down_sampler_2_2:DOWN2|y[1]      ; N/A     ;
; i_rx:RXI|down_sampler_2_2:DOWN2|y[2]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; i_rx:RXI|down_sampler_2_2:DOWN2|y[2]      ; N/A     ;
; i_rx:RXI|down_sampler_2_2:DOWN2|y[2]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; i_rx:RXI|down_sampler_2_2:DOWN2|y[2]      ; N/A     ;
; i_rx:RXI|down_sampler_2_2:DOWN2|y[3]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; i_rx:RXI|down_sampler_2_2:DOWN2|y[3]      ; N/A     ;
; i_rx:RXI|down_sampler_2_2:DOWN2|y[3]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; i_rx:RXI|down_sampler_2_2:DOWN2|y[3]      ; N/A     ;
; i_rx:RXI|down_sampler_2_2:DOWN2|y[4]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; i_rx:RXI|down_sampler_2_2:DOWN2|y[4]      ; N/A     ;
; i_rx:RXI|down_sampler_2_2:DOWN2|y[4]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; i_rx:RXI|down_sampler_2_2:DOWN2|y[4]      ; N/A     ;
; i_rx:RXI|down_sampler_2_2:DOWN2|y[5]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; i_rx:RXI|down_sampler_2_2:DOWN2|y[5]      ; N/A     ;
; i_rx:RXI|down_sampler_2_2:DOWN2|y[5]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; i_rx:RXI|down_sampler_2_2:DOWN2|y[5]      ; N/A     ;
; i_rx:RXI|down_sampler_2_2:DOWN2|y[6]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; i_rx:RXI|down_sampler_2_2:DOWN2|y[6]      ; N/A     ;
; i_rx:RXI|down_sampler_2_2:DOWN2|y[6]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; i_rx:RXI|down_sampler_2_2:DOWN2|y[6]      ; N/A     ;
; i_rx:RXI|down_sampler_2_2:DOWN2|y[7]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; i_rx:RXI|down_sampler_2_2:DOWN2|y[7]      ; N/A     ;
; i_rx:RXI|down_sampler_2_2:DOWN2|y[7]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; i_rx:RXI|down_sampler_2_2:DOWN2|y[7]      ; N/A     ;
; i_rx:RXI|down_sampler_2_2:DOWN2|y[8]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; i_rx:RXI|down_sampler_2_2:DOWN2|y[8]      ; N/A     ;
; i_rx:RXI|down_sampler_2_2:DOWN2|y[8]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; i_rx:RXI|down_sampler_2_2:DOWN2|y[8]      ; N/A     ;
; i_rx:RXI|down_sampler_2_2:DOWN2|y[9]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; i_rx:RXI|down_sampler_2_2:DOWN2|y[9]      ; N/A     ;
; i_rx:RXI|down_sampler_2_2:DOWN2|y[9]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; i_rx:RXI|down_sampler_2_2:DOWN2|y[9]      ; N/A     ;
; i_tx:TXI|data_in[0]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; x_input_i[0]                              ; N/A     ;
; i_tx:TXI|data_in[0]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; x_input_i[0]                              ; N/A     ;
; i_tx:TXI|data_in[10]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; x_input_i[10]                             ; N/A     ;
; i_tx:TXI|data_in[10]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; x_input_i[10]                             ; N/A     ;
; i_tx:TXI|data_in[11]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; x_input_i[11]                             ; N/A     ;
; i_tx:TXI|data_in[11]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; x_input_i[11]                             ; N/A     ;
; i_tx:TXI|data_in[12]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; x_input_i[12]                             ; N/A     ;
; i_tx:TXI|data_in[12]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; x_input_i[12]                             ; N/A     ;
; i_tx:TXI|data_in[13]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; x_input_i[13]                             ; N/A     ;
; i_tx:TXI|data_in[13]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; x_input_i[13]                             ; N/A     ;
; i_tx:TXI|data_in[14]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; x_input_i[14]                             ; N/A     ;
; i_tx:TXI|data_in[14]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; x_input_i[14]                             ; N/A     ;
; i_tx:TXI|data_in[15]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; x_input_i[15]                             ; N/A     ;
; i_tx:TXI|data_in[15]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; x_input_i[15]                             ; N/A     ;
; i_tx:TXI|data_in[16]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; x_input_i[14]                             ; N/A     ;
; i_tx:TXI|data_in[16]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; x_input_i[14]                             ; N/A     ;
; i_tx:TXI|data_in[17]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; x_input_i[15]~_wirecell                   ; N/A     ;
; i_tx:TXI|data_in[17]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; x_input_i[15]~_wirecell                   ; N/A     ;
; i_tx:TXI|data_in[1]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; x_input_i[1]                              ; N/A     ;
; i_tx:TXI|data_in[1]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; x_input_i[1]                              ; N/A     ;
; i_tx:TXI|data_in[2]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; x_input_i[2]                              ; N/A     ;
; i_tx:TXI|data_in[2]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; x_input_i[2]                              ; N/A     ;
; i_tx:TXI|data_in[3]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; x_input_i[3]                              ; N/A     ;
; i_tx:TXI|data_in[3]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; x_input_i[3]                              ; N/A     ;
; i_tx:TXI|data_in[4]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; x_input_i[4]                              ; N/A     ;
; i_tx:TXI|data_in[4]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; x_input_i[4]                              ; N/A     ;
; i_tx:TXI|data_in[5]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; x_input_i[5]                              ; N/A     ;
; i_tx:TXI|data_in[5]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; x_input_i[5]                              ; N/A     ;
; i_tx:TXI|data_in[6]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; x_input_i[6]                              ; N/A     ;
; i_tx:TXI|data_in[6]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; x_input_i[6]                              ; N/A     ;
; i_tx:TXI|data_in[7]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; x_input_i[7]                              ; N/A     ;
; i_tx:TXI|data_in[7]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; x_input_i[7]                              ; N/A     ;
; i_tx:TXI|data_in[8]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; x_input_i[8]                              ; N/A     ;
; i_tx:TXI|data_in[8]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; x_input_i[8]                              ; N/A     ;
; i_tx:TXI|data_in[9]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; x_input_i[9]                              ; N/A     ;
; i_tx:TXI|data_in[9]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; x_input_i[9]                              ; N/A     ;
; i_tx:TXI|data_out[0]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; i_tx:TXI|half_band_filter_2:HALF2|y[0]    ; N/A     ;
; i_tx:TXI|data_out[0]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; i_tx:TXI|half_band_filter_2:HALF2|y[0]    ; N/A     ;
; i_tx:TXI|data_out[10]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; i_tx:TXI|half_band_filter_2:HALF2|y[10]   ; N/A     ;
; i_tx:TXI|data_out[10]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; i_tx:TXI|half_band_filter_2:HALF2|y[10]   ; N/A     ;
; i_tx:TXI|data_out[11]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; i_tx:TXI|half_band_filter_2:HALF2|y[11]   ; N/A     ;
; i_tx:TXI|data_out[11]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; i_tx:TXI|half_band_filter_2:HALF2|y[11]   ; N/A     ;
; i_tx:TXI|data_out[12]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; i_tx:TXI|half_band_filter_2:HALF2|y[12]   ; N/A     ;
; i_tx:TXI|data_out[12]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; i_tx:TXI|half_band_filter_2:HALF2|y[12]   ; N/A     ;
; i_tx:TXI|data_out[13]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; i_tx:TXI|half_band_filter_2:HALF2|y[13]   ; N/A     ;
; i_tx:TXI|data_out[13]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; i_tx:TXI|half_band_filter_2:HALF2|y[13]   ; N/A     ;
; i_tx:TXI|data_out[14]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; i_tx:TXI|half_band_filter_2:HALF2|y[14]   ; N/A     ;
; i_tx:TXI|data_out[14]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; i_tx:TXI|half_band_filter_2:HALF2|y[14]   ; N/A     ;
; i_tx:TXI|data_out[15]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; i_tx:TXI|half_band_filter_2:HALF2|y[15]   ; N/A     ;
; i_tx:TXI|data_out[15]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; i_tx:TXI|half_band_filter_2:HALF2|y[15]   ; N/A     ;
; i_tx:TXI|data_out[16]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; i_tx:TXI|half_band_filter_2:HALF2|y[16]   ; N/A     ;
; i_tx:TXI|data_out[16]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; i_tx:TXI|half_band_filter_2:HALF2|y[16]   ; N/A     ;
; i_tx:TXI|data_out[17]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; i_tx:TXI|half_band_filter_2:HALF2|y[17]   ; N/A     ;
; i_tx:TXI|data_out[17]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; i_tx:TXI|half_band_filter_2:HALF2|y[17]   ; N/A     ;
; i_tx:TXI|data_out[1]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; i_tx:TXI|half_band_filter_2:HALF2|y[1]    ; N/A     ;
; i_tx:TXI|data_out[1]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; i_tx:TXI|half_band_filter_2:HALF2|y[1]    ; N/A     ;
; i_tx:TXI|data_out[2]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; i_tx:TXI|half_band_filter_2:HALF2|y[2]    ; N/A     ;
; i_tx:TXI|data_out[2]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; i_tx:TXI|half_band_filter_2:HALF2|y[2]    ; N/A     ;
; i_tx:TXI|data_out[3]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; i_tx:TXI|half_band_filter_2:HALF2|y[3]    ; N/A     ;
; i_tx:TXI|data_out[3]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; i_tx:TXI|half_band_filter_2:HALF2|y[3]    ; N/A     ;
; i_tx:TXI|data_out[4]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; i_tx:TXI|half_band_filter_2:HALF2|y[4]    ; N/A     ;
; i_tx:TXI|data_out[4]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; i_tx:TXI|half_band_filter_2:HALF2|y[4]    ; N/A     ;
; i_tx:TXI|data_out[5]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; i_tx:TXI|half_band_filter_2:HALF2|y[5]    ; N/A     ;
; i_tx:TXI|data_out[5]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; i_tx:TXI|half_band_filter_2:HALF2|y[5]    ; N/A     ;
; i_tx:TXI|data_out[6]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; i_tx:TXI|half_band_filter_2:HALF2|y[6]    ; N/A     ;
; i_tx:TXI|data_out[6]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; i_tx:TXI|half_band_filter_2:HALF2|y[6]    ; N/A     ;
; i_tx:TXI|data_out[7]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; i_tx:TXI|half_band_filter_2:HALF2|y[7]    ; N/A     ;
; i_tx:TXI|data_out[7]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; i_tx:TXI|half_band_filter_2:HALF2|y[7]    ; N/A     ;
; i_tx:TXI|data_out[8]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; i_tx:TXI|half_band_filter_2:HALF2|y[8]    ; N/A     ;
; i_tx:TXI|data_out[8]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; i_tx:TXI|half_band_filter_2:HALF2|y[8]    ; N/A     ;
; i_tx:TXI|data_out[9]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; i_tx:TXI|half_band_filter_2:HALF2|y[9]    ; N/A     ;
; i_tx:TXI|data_out[9]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; i_tx:TXI|half_band_filter_2:HALF2|y[9]    ; N/A     ;
; mapper_power:MAPPOW_I|clear_accum        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lfsr:SUT|clear_accum                      ; N/A     ;
; mapper_power:MAPPOW_I|clear_accum        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lfsr:SUT|clear_accum                      ; N/A     ;
; mapper_power:MAPPOW_I|mapper_power[0]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mapper_power:MAPPOW_I|mapper_power[0]~0   ; N/A     ;
; mapper_power:MAPPOW_I|mapper_power[0]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mapper_power:MAPPOW_I|mapper_power[0]~0   ; N/A     ;
; mapper_power:MAPPOW_I|mapper_power[10]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mapper_power:MAPPOW_I|mapper_power[10]~20 ; N/A     ;
; mapper_power:MAPPOW_I|mapper_power[10]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mapper_power:MAPPOW_I|mapper_power[10]~20 ; N/A     ;
; mapper_power:MAPPOW_I|mapper_power[11]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mapper_power:MAPPOW_I|mapper_power[11]~22 ; N/A     ;
; mapper_power:MAPPOW_I|mapper_power[11]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mapper_power:MAPPOW_I|mapper_power[11]~22 ; N/A     ;
; mapper_power:MAPPOW_I|mapper_power[12]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mapper_power:MAPPOW_I|mapper_power[12]~24 ; N/A     ;
; mapper_power:MAPPOW_I|mapper_power[12]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mapper_power:MAPPOW_I|mapper_power[12]~24 ; N/A     ;
; mapper_power:MAPPOW_I|mapper_power[13]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mapper_power:MAPPOW_I|mapper_power[13]~26 ; N/A     ;
; mapper_power:MAPPOW_I|mapper_power[13]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mapper_power:MAPPOW_I|mapper_power[13]~26 ; N/A     ;
; mapper_power:MAPPOW_I|mapper_power[14]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mapper_power:MAPPOW_I|mapper_power[14]~28 ; N/A     ;
; mapper_power:MAPPOW_I|mapper_power[14]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mapper_power:MAPPOW_I|mapper_power[14]~28 ; N/A     ;
; mapper_power:MAPPOW_I|mapper_power[15]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mapper_power:MAPPOW_I|mapper_power[15]~30 ; N/A     ;
; mapper_power:MAPPOW_I|mapper_power[15]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mapper_power:MAPPOW_I|mapper_power[15]~30 ; N/A     ;
; mapper_power:MAPPOW_I|mapper_power[16]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mapper_power:MAPPOW_I|mapper_power[16]~32 ; N/A     ;
; mapper_power:MAPPOW_I|mapper_power[16]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mapper_power:MAPPOW_I|mapper_power[16]~32 ; N/A     ;
; mapper_power:MAPPOW_I|mapper_power[17]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mapper_power:MAPPOW_I|mapper_power[17]~34 ; N/A     ;
; mapper_power:MAPPOW_I|mapper_power[17]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mapper_power:MAPPOW_I|mapper_power[17]~34 ; N/A     ;
; mapper_power:MAPPOW_I|mapper_power[18]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mapper_power:MAPPOW_I|mapper_power[18]~36 ; N/A     ;
; mapper_power:MAPPOW_I|mapper_power[18]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mapper_power:MAPPOW_I|mapper_power[18]~36 ; N/A     ;
; mapper_power:MAPPOW_I|mapper_power[19]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mapper_power:MAPPOW_I|mapper_power[19]~38 ; N/A     ;
; mapper_power:MAPPOW_I|mapper_power[19]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mapper_power:MAPPOW_I|mapper_power[19]~38 ; N/A     ;
; mapper_power:MAPPOW_I|mapper_power[1]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mapper_power:MAPPOW_I|mapper_power[1]~2   ; N/A     ;
; mapper_power:MAPPOW_I|mapper_power[1]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mapper_power:MAPPOW_I|mapper_power[1]~2   ; N/A     ;
; mapper_power:MAPPOW_I|mapper_power[20]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mapper_power:MAPPOW_I|mapper_power[20]~40 ; N/A     ;
; mapper_power:MAPPOW_I|mapper_power[20]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mapper_power:MAPPOW_I|mapper_power[20]~40 ; N/A     ;
; mapper_power:MAPPOW_I|mapper_power[21]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mapper_power:MAPPOW_I|mapper_power[21]~42 ; N/A     ;
; mapper_power:MAPPOW_I|mapper_power[21]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mapper_power:MAPPOW_I|mapper_power[21]~42 ; N/A     ;
; mapper_power:MAPPOW_I|mapper_power[22]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mapper_power:MAPPOW_I|mapper_power[22]~44 ; N/A     ;
; mapper_power:MAPPOW_I|mapper_power[22]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mapper_power:MAPPOW_I|mapper_power[22]~44 ; N/A     ;
; mapper_power:MAPPOW_I|mapper_power[23]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mapper_power:MAPPOW_I|mapper_power[23]~46 ; N/A     ;
; mapper_power:MAPPOW_I|mapper_power[23]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mapper_power:MAPPOW_I|mapper_power[23]~46 ; N/A     ;
; mapper_power:MAPPOW_I|mapper_power[24]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mapper_power:MAPPOW_I|mapper_power[24]~48 ; N/A     ;
; mapper_power:MAPPOW_I|mapper_power[24]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mapper_power:MAPPOW_I|mapper_power[24]~48 ; N/A     ;
; mapper_power:MAPPOW_I|mapper_power[25]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mapper_power:MAPPOW_I|mapper_power[25]~50 ; N/A     ;
; mapper_power:MAPPOW_I|mapper_power[25]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mapper_power:MAPPOW_I|mapper_power[25]~50 ; N/A     ;
; mapper_power:MAPPOW_I|mapper_power[26]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mapper_power:MAPPOW_I|mapper_power[26]~52 ; N/A     ;
; mapper_power:MAPPOW_I|mapper_power[26]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mapper_power:MAPPOW_I|mapper_power[26]~52 ; N/A     ;
; mapper_power:MAPPOW_I|mapper_power[27]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mapper_power:MAPPOW_I|mapper_power[27]~54 ; N/A     ;
; mapper_power:MAPPOW_I|mapper_power[27]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mapper_power:MAPPOW_I|mapper_power[27]~54 ; N/A     ;
; mapper_power:MAPPOW_I|mapper_power[28]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mapper_power:MAPPOW_I|mapper_power[28]~56 ; N/A     ;
; mapper_power:MAPPOW_I|mapper_power[28]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mapper_power:MAPPOW_I|mapper_power[28]~56 ; N/A     ;
; mapper_power:MAPPOW_I|mapper_power[29]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mapper_power:MAPPOW_I|mapper_power[29]~58 ; N/A     ;
; mapper_power:MAPPOW_I|mapper_power[29]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mapper_power:MAPPOW_I|mapper_power[29]~58 ; N/A     ;
; mapper_power:MAPPOW_I|mapper_power[2]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mapper_power:MAPPOW_I|mapper_power[2]~4   ; N/A     ;
; mapper_power:MAPPOW_I|mapper_power[2]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mapper_power:MAPPOW_I|mapper_power[2]~4   ; N/A     ;
; mapper_power:MAPPOW_I|mapper_power[30]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mapper_power:MAPPOW_I|mapper_power[30]~60 ; N/A     ;
; mapper_power:MAPPOW_I|mapper_power[30]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mapper_power:MAPPOW_I|mapper_power[30]~60 ; N/A     ;
; mapper_power:MAPPOW_I|mapper_power[31]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mapper_power:MAPPOW_I|mapper_power[31]~62 ; N/A     ;
; mapper_power:MAPPOW_I|mapper_power[31]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mapper_power:MAPPOW_I|mapper_power[31]~62 ; N/A     ;
; mapper_power:MAPPOW_I|mapper_power[32]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mapper_power:MAPPOW_I|mapper_power[32]~64 ; N/A     ;
; mapper_power:MAPPOW_I|mapper_power[32]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mapper_power:MAPPOW_I|mapper_power[32]~64 ; N/A     ;
; mapper_power:MAPPOW_I|mapper_power[33]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mapper_power:MAPPOW_I|mapper_power[33]~66 ; N/A     ;
; mapper_power:MAPPOW_I|mapper_power[33]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mapper_power:MAPPOW_I|mapper_power[33]~66 ; N/A     ;
; mapper_power:MAPPOW_I|mapper_power[34]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mapper_power:MAPPOW_I|mapper_power[34]~68 ; N/A     ;
; mapper_power:MAPPOW_I|mapper_power[34]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mapper_power:MAPPOW_I|mapper_power[34]~68 ; N/A     ;
; mapper_power:MAPPOW_I|mapper_power[35]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mapper_power:MAPPOW_I|mapper_power[35]~70 ; N/A     ;
; mapper_power:MAPPOW_I|mapper_power[35]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mapper_power:MAPPOW_I|mapper_power[35]~70 ; N/A     ;
; mapper_power:MAPPOW_I|mapper_power[3]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mapper_power:MAPPOW_I|mapper_power[3]~6   ; N/A     ;
; mapper_power:MAPPOW_I|mapper_power[3]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mapper_power:MAPPOW_I|mapper_power[3]~6   ; N/A     ;
; mapper_power:MAPPOW_I|mapper_power[4]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mapper_power:MAPPOW_I|mapper_power[4]~8   ; N/A     ;
; mapper_power:MAPPOW_I|mapper_power[4]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mapper_power:MAPPOW_I|mapper_power[4]~8   ; N/A     ;
; mapper_power:MAPPOW_I|mapper_power[5]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mapper_power:MAPPOW_I|mapper_power[5]~10  ; N/A     ;
; mapper_power:MAPPOW_I|mapper_power[5]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mapper_power:MAPPOW_I|mapper_power[5]~10  ; N/A     ;
; mapper_power:MAPPOW_I|mapper_power[6]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mapper_power:MAPPOW_I|mapper_power[6]~12  ; N/A     ;
; mapper_power:MAPPOW_I|mapper_power[6]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mapper_power:MAPPOW_I|mapper_power[6]~12  ; N/A     ;
; mapper_power:MAPPOW_I|mapper_power[7]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mapper_power:MAPPOW_I|mapper_power[7]~14  ; N/A     ;
; mapper_power:MAPPOW_I|mapper_power[7]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mapper_power:MAPPOW_I|mapper_power[7]~14  ; N/A     ;
; mapper_power:MAPPOW_I|mapper_power[8]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mapper_power:MAPPOW_I|mapper_power[8]~16  ; N/A     ;
; mapper_power:MAPPOW_I|mapper_power[8]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mapper_power:MAPPOW_I|mapper_power[8]~16  ; N/A     ;
; mapper_power:MAPPOW_I|mapper_power[9]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mapper_power:MAPPOW_I|mapper_power[9]~18  ; N/A     ;
; mapper_power:MAPPOW_I|mapper_power[9]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mapper_power:MAPPOW_I|mapper_power[9]~18  ; N/A     ;
; mapper_power:MAPPOW_I|ref_level[0]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mapper_power:MAPPOW_I|sq_power[0]         ; N/A     ;
; mapper_power:MAPPOW_I|ref_level[0]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mapper_power:MAPPOW_I|sq_power[0]         ; N/A     ;
; mapper_power:MAPPOW_I|ref_level[10]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mapper_power:MAPPOW_I|ref_level[10]       ; N/A     ;
; mapper_power:MAPPOW_I|ref_level[10]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mapper_power:MAPPOW_I|ref_level[10]       ; N/A     ;
; mapper_power:MAPPOW_I|ref_level[11]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mapper_power:MAPPOW_I|ref_level[11]       ; N/A     ;
; mapper_power:MAPPOW_I|ref_level[11]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mapper_power:MAPPOW_I|ref_level[11]       ; N/A     ;
; mapper_power:MAPPOW_I|ref_level[12]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mapper_power:MAPPOW_I|ref_level[12]       ; N/A     ;
; mapper_power:MAPPOW_I|ref_level[12]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mapper_power:MAPPOW_I|ref_level[12]       ; N/A     ;
; mapper_power:MAPPOW_I|ref_level[13]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mapper_power:MAPPOW_I|ref_level[13]       ; N/A     ;
; mapper_power:MAPPOW_I|ref_level[13]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mapper_power:MAPPOW_I|ref_level[13]       ; N/A     ;
; mapper_power:MAPPOW_I|ref_level[14]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mapper_power:MAPPOW_I|ref_level[14]       ; N/A     ;
; mapper_power:MAPPOW_I|ref_level[14]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mapper_power:MAPPOW_I|ref_level[14]       ; N/A     ;
; mapper_power:MAPPOW_I|ref_level[15]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mapper_power:MAPPOW_I|ref_level[15]       ; N/A     ;
; mapper_power:MAPPOW_I|ref_level[15]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mapper_power:MAPPOW_I|ref_level[15]       ; N/A     ;
; mapper_power:MAPPOW_I|ref_level[16]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mapper_power:MAPPOW_I|ref_level[16]       ; N/A     ;
; mapper_power:MAPPOW_I|ref_level[16]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mapper_power:MAPPOW_I|ref_level[16]       ; N/A     ;
; mapper_power:MAPPOW_I|ref_level[17]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                       ; N/A     ;
; mapper_power:MAPPOW_I|ref_level[17]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                       ; N/A     ;
; mapper_power:MAPPOW_I|ref_level[1]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mapper_power:MAPPOW_I|ref_level[1]        ; N/A     ;
; mapper_power:MAPPOW_I|ref_level[1]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mapper_power:MAPPOW_I|ref_level[1]        ; N/A     ;
; mapper_power:MAPPOW_I|ref_level[2]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mapper_power:MAPPOW_I|ref_level[2]        ; N/A     ;
; mapper_power:MAPPOW_I|ref_level[2]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mapper_power:MAPPOW_I|ref_level[2]        ; N/A     ;
; mapper_power:MAPPOW_I|ref_level[3]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mapper_power:MAPPOW_I|ref_level[3]        ; N/A     ;
; mapper_power:MAPPOW_I|ref_level[3]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mapper_power:MAPPOW_I|ref_level[3]        ; N/A     ;
; mapper_power:MAPPOW_I|ref_level[4]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mapper_power:MAPPOW_I|ref_level[4]        ; N/A     ;
; mapper_power:MAPPOW_I|ref_level[4]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mapper_power:MAPPOW_I|ref_level[4]        ; N/A     ;
; mapper_power:MAPPOW_I|ref_level[5]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mapper_power:MAPPOW_I|ref_level[5]        ; N/A     ;
; mapper_power:MAPPOW_I|ref_level[5]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mapper_power:MAPPOW_I|ref_level[5]        ; N/A     ;
; mapper_power:MAPPOW_I|ref_level[6]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mapper_power:MAPPOW_I|ref_level[6]        ; N/A     ;
; mapper_power:MAPPOW_I|ref_level[6]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mapper_power:MAPPOW_I|ref_level[6]        ; N/A     ;
; mapper_power:MAPPOW_I|ref_level[7]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mapper_power:MAPPOW_I|ref_level[7]        ; N/A     ;
; mapper_power:MAPPOW_I|ref_level[7]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mapper_power:MAPPOW_I|ref_level[7]        ; N/A     ;
; mapper_power:MAPPOW_I|ref_level[8]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mapper_power:MAPPOW_I|ref_level[8]        ; N/A     ;
; mapper_power:MAPPOW_I|ref_level[8]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mapper_power:MAPPOW_I|ref_level[8]        ; N/A     ;
; mapper_power:MAPPOW_I|ref_level[9]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mapper_power:MAPPOW_I|ref_level[9]        ; N/A     ;
; mapper_power:MAPPOW_I|ref_level[9]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mapper_power:MAPPOW_I|ref_level[9]        ; N/A     ;
; mer_test:MER_I|smp_clk_en                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Equal0~0                                  ; N/A     ;
; mer_test:MER_I|smp_clk_en                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Equal0~0                                  ; N/A     ;
; mer_test:MER_I|sym_clk_en                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Equal1~0                                  ; N/A     ;
; mer_test:MER_I|sym_clk_en                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Equal1~0                                  ; N/A     ;
; square_error:SQERR_I|sq_err_out[0]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; square_error:SQERR_I|sq_err_out[0]        ; N/A     ;
; square_error:SQERR_I|sq_err_out[0]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; square_error:SQERR_I|sq_err_out[0]        ; N/A     ;
; square_error:SQERR_I|sq_err_out[10]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; square_error:SQERR_I|sq_err_out[10]       ; N/A     ;
; square_error:SQERR_I|sq_err_out[10]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; square_error:SQERR_I|sq_err_out[10]       ; N/A     ;
; square_error:SQERR_I|sq_err_out[11]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; square_error:SQERR_I|sq_err_out[11]       ; N/A     ;
; square_error:SQERR_I|sq_err_out[11]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; square_error:SQERR_I|sq_err_out[11]       ; N/A     ;
; square_error:SQERR_I|sq_err_out[12]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; square_error:SQERR_I|sq_err_out[12]       ; N/A     ;
; square_error:SQERR_I|sq_err_out[12]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; square_error:SQERR_I|sq_err_out[12]       ; N/A     ;
; square_error:SQERR_I|sq_err_out[13]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; square_error:SQERR_I|sq_err_out[13]       ; N/A     ;
; square_error:SQERR_I|sq_err_out[13]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; square_error:SQERR_I|sq_err_out[13]       ; N/A     ;
; square_error:SQERR_I|sq_err_out[14]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; square_error:SQERR_I|sq_err_out[14]       ; N/A     ;
; square_error:SQERR_I|sq_err_out[14]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; square_error:SQERR_I|sq_err_out[14]       ; N/A     ;
; square_error:SQERR_I|sq_err_out[15]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; square_error:SQERR_I|sq_err_out[15]       ; N/A     ;
; square_error:SQERR_I|sq_err_out[15]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; square_error:SQERR_I|sq_err_out[15]       ; N/A     ;
; square_error:SQERR_I|sq_err_out[16]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; square_error:SQERR_I|sq_err_out[16]       ; N/A     ;
; square_error:SQERR_I|sq_err_out[16]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; square_error:SQERR_I|sq_err_out[16]       ; N/A     ;
; square_error:SQERR_I|sq_err_out[17]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; square_error:SQERR_I|sq_err_out[17]       ; N/A     ;
; square_error:SQERR_I|sq_err_out[17]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; square_error:SQERR_I|sq_err_out[17]       ; N/A     ;
; square_error:SQERR_I|sq_err_out[18]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; square_error:SQERR_I|sq_err_out[18]       ; N/A     ;
; square_error:SQERR_I|sq_err_out[18]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; square_error:SQERR_I|sq_err_out[18]       ; N/A     ;
; square_error:SQERR_I|sq_err_out[19]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; square_error:SQERR_I|sq_err_out[19]       ; N/A     ;
; square_error:SQERR_I|sq_err_out[19]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; square_error:SQERR_I|sq_err_out[19]       ; N/A     ;
; square_error:SQERR_I|sq_err_out[1]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; square_error:SQERR_I|sq_err_out[1]        ; N/A     ;
; square_error:SQERR_I|sq_err_out[1]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; square_error:SQERR_I|sq_err_out[1]        ; N/A     ;
; square_error:SQERR_I|sq_err_out[20]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; square_error:SQERR_I|sq_err_out[20]       ; N/A     ;
; square_error:SQERR_I|sq_err_out[20]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; square_error:SQERR_I|sq_err_out[20]       ; N/A     ;
; square_error:SQERR_I|sq_err_out[21]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; square_error:SQERR_I|sq_err_out[21]       ; N/A     ;
; square_error:SQERR_I|sq_err_out[21]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; square_error:SQERR_I|sq_err_out[21]       ; N/A     ;
; square_error:SQERR_I|sq_err_out[22]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; square_error:SQERR_I|sq_err_out[22]       ; N/A     ;
; square_error:SQERR_I|sq_err_out[22]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; square_error:SQERR_I|sq_err_out[22]       ; N/A     ;
; square_error:SQERR_I|sq_err_out[23]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; square_error:SQERR_I|sq_err_out[23]       ; N/A     ;
; square_error:SQERR_I|sq_err_out[23]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; square_error:SQERR_I|sq_err_out[23]       ; N/A     ;
; square_error:SQERR_I|sq_err_out[24]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; square_error:SQERR_I|sq_err_out[24]       ; N/A     ;
; square_error:SQERR_I|sq_err_out[24]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; square_error:SQERR_I|sq_err_out[24]       ; N/A     ;
; square_error:SQERR_I|sq_err_out[25]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; square_error:SQERR_I|sq_err_out[25]       ; N/A     ;
; square_error:SQERR_I|sq_err_out[25]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; square_error:SQERR_I|sq_err_out[25]       ; N/A     ;
; square_error:SQERR_I|sq_err_out[26]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; square_error:SQERR_I|sq_err_out[26]       ; N/A     ;
; square_error:SQERR_I|sq_err_out[26]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; square_error:SQERR_I|sq_err_out[26]       ; N/A     ;
; square_error:SQERR_I|sq_err_out[27]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; square_error:SQERR_I|sq_err_out[27]       ; N/A     ;
; square_error:SQERR_I|sq_err_out[27]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; square_error:SQERR_I|sq_err_out[27]       ; N/A     ;
; square_error:SQERR_I|sq_err_out[28]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; square_error:SQERR_I|sq_err_out[28]       ; N/A     ;
; square_error:SQERR_I|sq_err_out[28]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; square_error:SQERR_I|sq_err_out[28]       ; N/A     ;
; square_error:SQERR_I|sq_err_out[29]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; square_error:SQERR_I|sq_err_out[29]       ; N/A     ;
; square_error:SQERR_I|sq_err_out[29]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; square_error:SQERR_I|sq_err_out[29]       ; N/A     ;
; square_error:SQERR_I|sq_err_out[2]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; square_error:SQERR_I|sq_err_out[2]        ; N/A     ;
; square_error:SQERR_I|sq_err_out[2]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; square_error:SQERR_I|sq_err_out[2]        ; N/A     ;
; square_error:SQERR_I|sq_err_out[30]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; square_error:SQERR_I|sq_err_out[30]       ; N/A     ;
; square_error:SQERR_I|sq_err_out[30]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; square_error:SQERR_I|sq_err_out[30]       ; N/A     ;
; square_error:SQERR_I|sq_err_out[31]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; square_error:SQERR_I|sq_err_out[31]       ; N/A     ;
; square_error:SQERR_I|sq_err_out[31]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; square_error:SQERR_I|sq_err_out[31]       ; N/A     ;
; square_error:SQERR_I|sq_err_out[32]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; square_error:SQERR_I|sq_err_out[32]       ; N/A     ;
; square_error:SQERR_I|sq_err_out[32]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; square_error:SQERR_I|sq_err_out[32]       ; N/A     ;
; square_error:SQERR_I|sq_err_out[33]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; square_error:SQERR_I|sq_err_out[33]       ; N/A     ;
; square_error:SQERR_I|sq_err_out[33]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; square_error:SQERR_I|sq_err_out[33]       ; N/A     ;
; square_error:SQERR_I|sq_err_out[34]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; square_error:SQERR_I|sq_err_out[34]       ; N/A     ;
; square_error:SQERR_I|sq_err_out[34]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; square_error:SQERR_I|sq_err_out[34]       ; N/A     ;
; square_error:SQERR_I|sq_err_out[35]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; square_error:SQERR_I|sq_err_out[35]       ; N/A     ;
; square_error:SQERR_I|sq_err_out[35]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; square_error:SQERR_I|sq_err_out[35]       ; N/A     ;
; square_error:SQERR_I|sq_err_out[36]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; square_error:SQERR_I|sq_err_out[36]       ; N/A     ;
; square_error:SQERR_I|sq_err_out[36]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; square_error:SQERR_I|sq_err_out[36]       ; N/A     ;
; square_error:SQERR_I|sq_err_out[37]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; square_error:SQERR_I|sq_err_out[37]       ; N/A     ;
; square_error:SQERR_I|sq_err_out[37]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; square_error:SQERR_I|sq_err_out[37]       ; N/A     ;
; square_error:SQERR_I|sq_err_out[38]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; square_error:SQERR_I|sq_err_out[38]       ; N/A     ;
; square_error:SQERR_I|sq_err_out[38]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; square_error:SQERR_I|sq_err_out[38]       ; N/A     ;
; square_error:SQERR_I|sq_err_out[3]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; square_error:SQERR_I|sq_err_out[3]        ; N/A     ;
; square_error:SQERR_I|sq_err_out[3]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; square_error:SQERR_I|sq_err_out[3]        ; N/A     ;
; square_error:SQERR_I|sq_err_out[4]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; square_error:SQERR_I|sq_err_out[4]        ; N/A     ;
; square_error:SQERR_I|sq_err_out[4]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; square_error:SQERR_I|sq_err_out[4]        ; N/A     ;
; square_error:SQERR_I|sq_err_out[5]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; square_error:SQERR_I|sq_err_out[5]        ; N/A     ;
; square_error:SQERR_I|sq_err_out[5]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; square_error:SQERR_I|sq_err_out[5]        ; N/A     ;
; square_error:SQERR_I|sq_err_out[6]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; square_error:SQERR_I|sq_err_out[6]        ; N/A     ;
; square_error:SQERR_I|sq_err_out[6]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; square_error:SQERR_I|sq_err_out[6]        ; N/A     ;
; square_error:SQERR_I|sq_err_out[7]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; square_error:SQERR_I|sq_err_out[7]        ; N/A     ;
; square_error:SQERR_I|sq_err_out[7]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; square_error:SQERR_I|sq_err_out[7]        ; N/A     ;
; square_error:SQERR_I|sq_err_out[8]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; square_error:SQERR_I|sq_err_out[8]        ; N/A     ;
; square_error:SQERR_I|sq_err_out[8]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; square_error:SQERR_I|sq_err_out[8]        ; N/A     ;
; square_error:SQERR_I|sq_err_out[9]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; square_error:SQERR_I|sq_err_out[9]        ; N/A     ;
; square_error:SQERR_I|sq_err_out[9]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; square_error:SQERR_I|sq_err_out[9]        ; N/A     ;
; auto_signaltap_0|gnd                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND       ; N/A     ;
; auto_signaltap_0|gnd                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND       ; N/A     ;
; auto_signaltap_0|gnd                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND       ; N/A     ;
; auto_signaltap_0|gnd                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND       ; N/A     ;
; auto_signaltap_0|gnd                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND       ; N/A     ;
; auto_signaltap_0|gnd                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND       ; N/A     ;
; auto_signaltap_0|gnd                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND       ; N/A     ;
; auto_signaltap_0|gnd                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND       ; N/A     ;
; auto_signaltap_0|gnd                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND       ; N/A     ;
; auto_signaltap_0|gnd                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND       ; N/A     ;
; auto_signaltap_0|gnd                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND       ; N/A     ;
; auto_signaltap_0|vcc                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC       ; N/A     ;
; auto_signaltap_0|vcc                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC       ; N/A     ;
; auto_signaltap_0|vcc                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC       ; N/A     ;
; auto_signaltap_0|vcc                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC       ; N/A     ;
; auto_signaltap_0|vcc                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC       ; N/A     ;
; auto_signaltap_0|vcc                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC       ; N/A     ;
; auto_signaltap_0|vcc                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC       ; N/A     ;
; auto_signaltap_0|vcc                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC       ; N/A     ;
; auto_signaltap_0|vcc                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC       ; N/A     ;
; auto_signaltap_0|vcc                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC       ; N/A     ;
; auto_signaltap_0|vcc                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC       ; N/A     ;
; auto_signaltap_0|vcc                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC       ; N/A     ;
; auto_signaltap_0|vcc                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC       ; N/A     ;
; auto_signaltap_0|vcc                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC       ; N/A     ;
; auto_signaltap_0|vcc                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC       ; N/A     ;
; auto_signaltap_0|vcc                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC       ; N/A     ;
; auto_signaltap_0|vcc                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC       ; N/A     ;
; auto_signaltap_0|vcc                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC       ; N/A     ;
; auto_signaltap_0|vcc                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC       ; N/A     ;
; auto_signaltap_0|vcc                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC       ; N/A     ;
; auto_signaltap_0|vcc                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC       ; N/A     ;
+------------------------------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 22.1std.2 Build 922 07/20/2023 SC Standard Edition
    Info: Processing started: Mon Mar 25 14:46:13 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Deliverable_4 -c Deliverable_4
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file upconv.v
    Info (12023): Found entity 1: upconv File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/upconv.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file up_sampler_4.v
    Info (12023): Found entity 1: up_sampler_4 File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/up_sampler_4.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file up_sampler_2_2.v
    Info (12023): Found entity 1: up_sampler_2_2 File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/up_sampler_2_2.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file up_sampler_2_1.v
    Info (12023): Found entity 1: up_sampler_2_1 File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/up_sampler_2_1.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file tx_practical.v
    Info (12023): Found entity 1: tx_practical File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/tx_practical.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file square_error.v
    Info (12023): Found entity 1: square_error File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/square_error.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file slicer.v
    Info (12023): Found entity 1: slicer File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/slicer.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file rx_red2.v
    Info (12023): Found entity 1: rx_red2 File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/rx_red2.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mer_test.v
    Info (12023): Found entity 1: mer_test File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/mer_test.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mapper_power.v
    Info (12023): Found entity 1: mapper_power File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/mapper_power.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file lfsr.v
    Info (12023): Found entity 1: lfsr File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/lfsr.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file half_band_filter_2.v
    Info (12023): Found entity 1: half_band_filter_2 File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/half_band_filter_2.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file half_band_filter_1.v
    Info (12023): Found entity 1: half_band_filter_1 File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/half_band_filter_1.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file gs_rx_filter.v
    Info (12023): Found entity 1: gs_rx_filter File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/gs_rx_filter.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file down_sampler_4.v
    Info (12023): Found entity 1: down_sampler_4 File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/down_sampler_4.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file down_sampler_2_2.v
    Info (12023): Found entity 1: down_sampler_2_2 File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/down_sampler_2_2.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file down_sampler_2_1.v
    Info (12023): Found entity 1: down_sampler_2_1 File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/down_sampler_2_1.v Line: 1
Warning (10259): Verilog HDL error at Deliverable_4.v(162): constant value overflow File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v Line: 162
Warning (10259): Verilog HDL error at Deliverable_4.v(170): constant value overflow File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v Line: 170
Info (12021): Found 1 design units, including 1 entities, in source file Deliverable_4.v
    Info (12023): Found entity 1: Deliverable_4 File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file dc_error.v
    Info (12023): Found entity 1: dc_error File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/dc_error.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file comm_SUT.v
    Info (12023): Found entity 1: comm_SUT File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/comm_SUT.v Line: 1
Warning (10236): Verilog HDL Implicit Net warning at Deliverable_4.v(190): created implicit net for "clk_50" File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v Line: 190
Warning (10236): Verilog HDL Implicit Net warning at Deliverable_4.v(193): created implicit net for "sw" File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v Line: 193
Info (12127): Elaborating entity "Deliverable_4" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at Deliverable_4.v(22): object "registered_ADC_A" assigned a value but never read File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v Line: 22
Warning (10036): Verilog HDL or VHDL warning at Deliverable_4.v(23): object "registered_ADC_B" assigned a value but never read File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v Line: 23
Warning (10036): Verilog HDL or VHDL warning at Deliverable_4.v(81): object "x_input_q" assigned a value but never read File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v Line: 81
Warning (10240): Verilog HDL Always Construct warning at Deliverable_4.v(252): inferring latch(es) for variable "down_q", which holds its previous value in one or more paths through the always construct File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v Line: 252
Info (10041): Inferred latch for "down_q[0]" at Deliverable_4.v(252) File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v Line: 252
Info (10041): Inferred latch for "down_q[1]" at Deliverable_4.v(252) File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v Line: 252
Info (10041): Inferred latch for "down_q[2]" at Deliverable_4.v(252) File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v Line: 252
Info (10041): Inferred latch for "down_q[3]" at Deliverable_4.v(252) File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v Line: 252
Info (10041): Inferred latch for "down_q[4]" at Deliverable_4.v(252) File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v Line: 252
Info (10041): Inferred latch for "down_q[5]" at Deliverable_4.v(252) File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v Line: 252
Info (10041): Inferred latch for "down_q[6]" at Deliverable_4.v(252) File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v Line: 252
Info (10041): Inferred latch for "down_q[7]" at Deliverable_4.v(252) File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v Line: 252
Info (10041): Inferred latch for "down_q[8]" at Deliverable_4.v(252) File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v Line: 252
Info (10041): Inferred latch for "down_q[9]" at Deliverable_4.v(252) File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v Line: 252
Info (10041): Inferred latch for "down_q[10]" at Deliverable_4.v(252) File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v Line: 252
Info (10041): Inferred latch for "down_q[11]" at Deliverable_4.v(252) File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v Line: 252
Info (10041): Inferred latch for "down_q[12]" at Deliverable_4.v(252) File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v Line: 252
Info (10041): Inferred latch for "down_q[13]" at Deliverable_4.v(252) File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v Line: 252
Info (10041): Inferred latch for "down_q[14]" at Deliverable_4.v(252) File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v Line: 252
Info (10041): Inferred latch for "down_q[15]" at Deliverable_4.v(252) File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v Line: 252
Info (10041): Inferred latch for "down_q[16]" at Deliverable_4.v(252) File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v Line: 252
Info (10041): Inferred latch for "down_q[17]" at Deliverable_4.v(252) File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v Line: 252
Info (12128): Elaborating entity "lfsr" for hierarchy "lfsr:SUT" File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v Line: 151
Warning (10240): Verilog HDL Always Construct warning at lfsr.v(29): inferring latch(es) for variable "clear_accum", which holds its previous value in one or more paths through the always construct File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/lfsr.v Line: 29
Info (10041): Inferred latch for "clear_accum" at lfsr.v(29) File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/lfsr.v Line: 29
Warning (12125): Using design file i_tx.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: i_tx File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/i_tx.v Line: 1
Info (12128): Elaborating entity "i_tx" for hierarchy "i_tx:TXI" File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v Line: 199
Info (12128): Elaborating entity "up_sampler_4" for hierarchy "i_tx:TXI|up_sampler_4:UPPER" File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/i_tx.v Line: 25
Warning (10036): Verilog HDL or VHDL warning at up_sampler_4.v(10): object "sampler" assigned a value but never read File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/up_sampler_4.v Line: 10
Info (12128): Elaborating entity "tx_practical" for hierarchy "i_tx:TXI|tx_practical:TRANSMITTER" File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/i_tx.v Line: 33
Info (12128): Elaborating entity "up_sampler_2_1" for hierarchy "i_tx:TXI|up_sampler_2_1:UP1" File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/i_tx.v Line: 46
Warning (10036): Verilog HDL or VHDL warning at up_sampler_2_1.v(11): object "sampler" assigned a value but never read File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/up_sampler_2_1.v Line: 11
Info (12128): Elaborating entity "half_band_filter_1" for hierarchy "i_tx:TXI|half_band_filter_1:HALF1" File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/i_tx.v Line: 54
Info (12128): Elaborating entity "up_sampler_2_2" for hierarchy "i_tx:TXI|up_sampler_2_2:UP2" File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/i_tx.v Line: 65
Warning (10036): Verilog HDL or VHDL warning at up_sampler_2_2.v(11): object "sampler" assigned a value but never read File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/up_sampler_2_2.v Line: 11
Info (12128): Elaborating entity "half_band_filter_2" for hierarchy "i_tx:TXI|half_band_filter_2:HALF2" File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/i_tx.v Line: 72
Warning (12125): Using design file q_tx.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: q_tx File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/q_tx.v Line: 1
Info (12128): Elaborating entity "q_tx" for hierarchy "q_tx:TXQ" File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v Line: 213
Warning (12125): Using design file channel.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: channel File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/channel.v Line: 1
Info (12128): Elaborating entity "channel" for hierarchy "channel:CH" File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v Line: 241
Warning (12125): Using design file i_rx.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: i_rx File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/i_rx.v Line: 1
Info (12128): Elaborating entity "i_rx" for hierarchy "i_rx:RXI" File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v Line: 271
Warning (10036): Verilog HDL or VHDL warning at i_rx.v(71): object "half4_delay" assigned a value but never read File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/i_rx.v Line: 71
Warning (10270): Verilog HDL Case Statement warning at i_rx.v(35): incomplete case statement has no default case item File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/i_rx.v Line: 35
Warning (10240): Verilog HDL Always Construct warning at i_rx.v(35): inferring latch(es) for variable "rx", which holds its previous value in one or more paths through the always construct File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/i_rx.v Line: 35
Info (10041): Inferred latch for "rx[0]" at i_rx.v(35) File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/i_rx.v Line: 35
Info (10041): Inferred latch for "rx[1]" at i_rx.v(35) File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/i_rx.v Line: 35
Info (10041): Inferred latch for "rx[2]" at i_rx.v(35) File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/i_rx.v Line: 35
Info (10041): Inferred latch for "rx[3]" at i_rx.v(35) File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/i_rx.v Line: 35
Info (10041): Inferred latch for "rx[4]" at i_rx.v(35) File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/i_rx.v Line: 35
Info (10041): Inferred latch for "rx[5]" at i_rx.v(35) File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/i_rx.v Line: 35
Info (10041): Inferred latch for "rx[6]" at i_rx.v(35) File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/i_rx.v Line: 35
Info (10041): Inferred latch for "rx[7]" at i_rx.v(35) File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/i_rx.v Line: 35
Info (10041): Inferred latch for "rx[8]" at i_rx.v(35) File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/i_rx.v Line: 35
Info (10041): Inferred latch for "rx[9]" at i_rx.v(35) File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/i_rx.v Line: 35
Info (10041): Inferred latch for "rx[10]" at i_rx.v(35) File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/i_rx.v Line: 35
Info (10041): Inferred latch for "rx[11]" at i_rx.v(35) File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/i_rx.v Line: 35
Info (10041): Inferred latch for "rx[12]" at i_rx.v(35) File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/i_rx.v Line: 35
Info (10041): Inferred latch for "rx[13]" at i_rx.v(35) File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/i_rx.v Line: 35
Info (10041): Inferred latch for "rx[14]" at i_rx.v(35) File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/i_rx.v Line: 35
Info (10041): Inferred latch for "rx[15]" at i_rx.v(35) File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/i_rx.v Line: 35
Info (10041): Inferred latch for "rx[16]" at i_rx.v(35) File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/i_rx.v Line: 35
Info (10041): Inferred latch for "rx[17]" at i_rx.v(35) File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/i_rx.v Line: 35
Info (12128): Elaborating entity "down_sampler_2_1" for hierarchy "i_rx:RXI|down_sampler_2_1:DOWN1" File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/i_rx.v Line: 62
Info (12128): Elaborating entity "down_sampler_2_2" for hierarchy "i_rx:RXI|down_sampler_2_2:DOWN2" File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/i_rx.v Line: 83
Info (12128): Elaborating entity "rx_red2" for hierarchy "i_rx:RXI|rx_red2:RECEIVER" File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/i_rx.v Line: 94
Info (12128): Elaborating entity "down_sampler_4" for hierarchy "i_rx:RXI|down_sampler_4:DOWNER" File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/i_rx.v Line: 103
Warning (12125): Using design file q_rx.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: q_rx File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/q_rx.v Line: 1
Info (12128): Elaborating entity "q_rx" for hierarchy "q_rx:RXQ" File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v Line: 284
Warning (10270): Verilog HDL Case Statement warning at q_rx.v(35): incomplete case statement has no default case item File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/q_rx.v Line: 35
Warning (10240): Verilog HDL Always Construct warning at q_rx.v(35): inferring latch(es) for variable "rx", which holds its previous value in one or more paths through the always construct File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/q_rx.v Line: 35
Info (10041): Inferred latch for "rx[0]" at q_rx.v(35) File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/q_rx.v Line: 35
Info (10041): Inferred latch for "rx[1]" at q_rx.v(35) File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/q_rx.v Line: 35
Info (10041): Inferred latch for "rx[2]" at q_rx.v(35) File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/q_rx.v Line: 35
Info (10041): Inferred latch for "rx[3]" at q_rx.v(35) File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/q_rx.v Line: 35
Info (10041): Inferred latch for "rx[4]" at q_rx.v(35) File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/q_rx.v Line: 35
Info (10041): Inferred latch for "rx[5]" at q_rx.v(35) File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/q_rx.v Line: 35
Info (10041): Inferred latch for "rx[6]" at q_rx.v(35) File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/q_rx.v Line: 35
Info (10041): Inferred latch for "rx[7]" at q_rx.v(35) File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/q_rx.v Line: 35
Info (10041): Inferred latch for "rx[8]" at q_rx.v(35) File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/q_rx.v Line: 35
Info (10041): Inferred latch for "rx[9]" at q_rx.v(35) File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/q_rx.v Line: 35
Info (10041): Inferred latch for "rx[10]" at q_rx.v(35) File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/q_rx.v Line: 35
Info (10041): Inferred latch for "rx[11]" at q_rx.v(35) File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/q_rx.v Line: 35
Info (10041): Inferred latch for "rx[12]" at q_rx.v(35) File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/q_rx.v Line: 35
Info (10041): Inferred latch for "rx[13]" at q_rx.v(35) File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/q_rx.v Line: 35
Info (10041): Inferred latch for "rx[14]" at q_rx.v(35) File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/q_rx.v Line: 35
Info (10041): Inferred latch for "rx[15]" at q_rx.v(35) File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/q_rx.v Line: 35
Info (10041): Inferred latch for "rx[16]" at q_rx.v(35) File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/q_rx.v Line: 35
Info (10041): Inferred latch for "rx[17]" at q_rx.v(35) File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/q_rx.v Line: 35
Info (12128): Elaborating entity "square_error" for hierarchy "square_error:SQERR_I" File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v Line: 296
Info (12128): Elaborating entity "dc_error" for hierarchy "dc_error:DCERR_I" File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v Line: 303
Info (12128): Elaborating entity "mapper_power" for hierarchy "mapper_power:MAPPOW_I" File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v Line: 312
Info (12128): Elaborating entity "mer_test" for hierarchy "mer_test:MER_I" File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v Line: 333
Warning (10036): Verilog HDL or VHDL warning at mer_test.v(19): object "decision_var" assigned a value but never read File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/mer_test.v Line: 19
Warning (10858): Verilog HDL warning at mer_test.v(19): object input_to_mapper used but never assigned File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/mer_test.v Line: 19
Warning (10230): Verilog HDL assignment warning at mer_test.v(51): truncated value with size 18 to match size of target (2) File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/mer_test.v Line: 51
Warning (10030): Net "input_to_mapper[1..0]" at mer_test.v(19) has no driver or initial value, using a default initial value '0' File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/mer_test.v Line: 19
Warning (10034): Output port "slice" at mer_test.v(10) has no driver File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/mer_test.v Line: 10
Info (12128): Elaborating entity "slicer" for hierarchy "mer_test:MER_I|slicer:SLIC" File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/mer_test.v Line: 121
Warning (10240): Verilog HDL Always Construct warning at slicer.v(12): inferring latch(es) for variable "slice_out", which holds its previous value in one or more paths through the always construct File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/slicer.v Line: 12
Info (10041): Inferred latch for "slice_out[0]" at slicer.v(12) File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/slicer.v Line: 12
Info (10041): Inferred latch for "slice_out[1]" at slicer.v(12) File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/slicer.v Line: 12
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "clk_50" is missing source, defaulting to GND File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v Line: 190
    Warning (12110): Net "sw" is missing source, defaulting to GND File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v Line: 193
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "clk_50" is missing source, defaulting to GND File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v Line: 190
    Warning (12110): Net "sw" is missing source, defaulting to GND File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v Line: 193
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_4e24.tdf
    Info (12023): Found entity 1: altsyncram_4e24 File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/db/altsyncram_4e24.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_psc.tdf
    Info (12023): Found entity 1: mux_psc File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/db/mux_psc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf
    Info (12023): Found entity 1: decode_dvf File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/db/decode_dvf.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_fii.tdf
    Info (12023): Found entity 1: cntr_fii File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/db/cntr_fii.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_vgc.tdf
    Info (12023): Found entity 1: cmpr_vgc File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/db/cmpr_vgc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_89j.tdf
    Info (12023): Found entity 1: cntr_89j File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/db/cntr_89j.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_cgi.tdf
    Info (12023): Found entity 1: cntr_cgi File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/db/cntr_cgi.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf
    Info (12023): Found entity 1: cmpr_rgc File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/db/cmpr_rgc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf
    Info (12023): Found entity 1: cntr_23j File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/db/cntr_23j.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf
    Info (12023): Found entity 1: cmpr_ngc File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/db/cmpr_ngc.tdf Line: 23
Info (12033): Analysis and Synthesis generated Signal Tap or debug node instance "auto_signaltap_0"
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2024.03.25.14:46:26 Progress: Loading sld4f823103/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld4f823103/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/db/ip/sld4f823103/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld4f823103/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/db/ip/sld4f823103/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld4f823103/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/db/ip/sld4f823103/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld4f823103/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/db/ip/sld4f823103/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld4f823103/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/db/ip/sld4f823103/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 102
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/db/ip/sld4f823103/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld4f823103/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/db/ip/sld4f823103/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Info (19000): Inferred 1 megafunctions from design logic
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "i_rx:RXI|delayed_in_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 3
        Info (286033): Parameter WIDTH set to 17
Info (278001): Inferred 25 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "i_rx:RXI|half_band_filter_2:HALF3|Mult1" File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/half_band_filter_2.v Line: 34
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "i_rx:RXI|half_band_filter_2:HALF3|Mult0" File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/half_band_filter_2.v Line: 31
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "i_tx:TXI|half_band_filter_2:HALF2|Mult1" File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/half_band_filter_2.v Line: 34
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "i_tx:TXI|half_band_filter_2:HALF2|Mult0" File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/half_band_filter_2.v Line: 31
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "mapper_power:MAPPOW_I|Mult0" File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/mapper_power.v Line: 26
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "square_error:SQERR_I|Mult0" File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/square_error.v Line: 17
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "i_rx:RXI|half_band_filter_1:HALF4|Mult0" File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/half_band_filter_1.v Line: 51
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "i_rx:RXI|rx_red2:RECEIVER|Mult15" File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/rx_red2.v Line: 547
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "i_rx:RXI|rx_red2:RECEIVER|Mult14" File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/rx_red2.v Line: 543
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "i_rx:RXI|rx_red2:RECEIVER|Mult13" File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/rx_red2.v Line: 539
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "i_rx:RXI|rx_red2:RECEIVER|Mult12" File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/rx_red2.v Line: 535
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "i_rx:RXI|rx_red2:RECEIVER|Mult11" File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/rx_red2.v Line: 531
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "i_tx:TXI|half_band_filter_1:HALF1|Mult0" File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/half_band_filter_1.v Line: 51
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "i_rx:RXI|rx_red2:RECEIVER|Mult10" File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/rx_red2.v Line: 527
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "i_rx:RXI|rx_red2:RECEIVER|Mult9" File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/rx_red2.v Line: 523
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "i_rx:RXI|rx_red2:RECEIVER|Mult7" File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/rx_red2.v Line: 515
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "i_rx:RXI|rx_red2:RECEIVER|Mult8" File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/rx_red2.v Line: 519
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "i_rx:RXI|rx_red2:RECEIVER|Mult5" File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/rx_red2.v Line: 507
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "i_rx:RXI|rx_red2:RECEIVER|Mult6" File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/rx_red2.v Line: 511
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "i_rx:RXI|rx_red2:RECEIVER|Mult16" File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/rx_red2.v Line: 661
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "i_rx:RXI|rx_red2:RECEIVER|Mult2" File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/rx_red2.v Line: 495
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "i_rx:RXI|rx_red2:RECEIVER|Mult3" File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/rx_red2.v Line: 499
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "i_rx:RXI|rx_red2:RECEIVER|Mult4" File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/rx_red2.v Line: 503
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "i_rx:RXI|rx_red2:RECEIVER|Mult0" File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/rx_red2.v Line: 487
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "i_rx:RXI|rx_red2:RECEIVER|Mult1" File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/rx_red2.v Line: 491
Info (12130): Elaborated megafunction instantiation "i_rx:RXI|altshift_taps:delayed_in_rtl_0"
Info (12133): Instantiated megafunction "i_rx:RXI|altshift_taps:delayed_in_rtl_0" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "3"
    Info (12134): Parameter "WIDTH" = "17"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_d6m.tdf
    Info (12023): Found entity 1: shift_taps_d6m File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/db/shift_taps_d6m.tdf Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_5l31.tdf
    Info (12023): Found entity 1: altsyncram_5l31 File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/db/altsyncram_5l31.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_24e.tdf
    Info (12023): Found entity 1: add_sub_24e File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/db/add_sub_24e.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_6pf.tdf
    Info (12023): Found entity 1: cntr_6pf File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/db/cntr_6pf.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ogc.tdf
    Info (12023): Found entity 1: cmpr_ogc File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/db/cmpr_ogc.tdf Line: 23
Info (12130): Elaborated megafunction instantiation "i_rx:RXI|half_band_filter_2:HALF3|lpm_mult:Mult1" File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/half_band_filter_2.v Line: 34
Info (12133): Instantiated megafunction "i_rx:RXI|half_band_filter_2:HALF3|lpm_mult:Mult1" with the following parameter: File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/half_band_filter_2.v Line: 34
    Info (12134): Parameter "LPM_WIDTHA" = "18"
    Info (12134): Parameter "LPM_WIDTHB" = "16"
    Info (12134): Parameter "LPM_WIDTHP" = "34"
    Info (12134): Parameter "LPM_WIDTHR" = "34"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_s9t.tdf
    Info (12023): Found entity 1: mult_s9t File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/db/mult_s9t.tdf Line: 29
Info (12130): Elaborated megafunction instantiation "i_rx:RXI|half_band_filter_2:HALF3|lpm_mult:Mult0" File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/half_band_filter_2.v Line: 31
Info (12133): Instantiated megafunction "i_rx:RXI|half_band_filter_2:HALF3|lpm_mult:Mult0" with the following parameter: File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/half_band_filter_2.v Line: 31
    Info (12134): Parameter "LPM_WIDTHA" = "18"
    Info (12134): Parameter "LPM_WIDTHB" = "18"
    Info (12134): Parameter "LPM_WIDTHP" = "36"
    Info (12134): Parameter "LPM_WIDTHR" = "36"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_0at.tdf
    Info (12023): Found entity 1: mult_0at File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/db/mult_0at.tdf Line: 29
Info (12130): Elaborated megafunction instantiation "mapper_power:MAPPOW_I|lpm_mult:Mult0" File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/mapper_power.v Line: 26
Info (12133): Instantiated megafunction "mapper_power:MAPPOW_I|lpm_mult:Mult0" with the following parameter: File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/mapper_power.v Line: 26
    Info (12134): Parameter "LPM_WIDTHA" = "18"
    Info (12134): Parameter "LPM_WIDTHB" = "18"
    Info (12134): Parameter "LPM_WIDTHP" = "36"
    Info (12134): Parameter "LPM_WIDTHR" = "36"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_c6t.tdf
    Info (12023): Found entity 1: mult_c6t File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/db/mult_c6t.tdf Line: 29
Info (12130): Elaborated megafunction instantiation "square_error:SQERR_I|lpm_mult:Mult0" File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/square_error.v Line: 17
Info (12133): Instantiated megafunction "square_error:SQERR_I|lpm_mult:Mult0" with the following parameter: File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/square_error.v Line: 17
    Info (12134): Parameter "LPM_WIDTHA" = "18"
    Info (12134): Parameter "LPM_WIDTHB" = "18"
    Info (12134): Parameter "LPM_WIDTHP" = "36"
    Info (12134): Parameter "LPM_WIDTHR" = "36"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12130): Elaborated megafunction instantiation "i_rx:RXI|half_band_filter_1:HALF4|lpm_mult:Mult0" File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/half_band_filter_1.v Line: 51
Info (12133): Instantiated megafunction "i_rx:RXI|half_band_filter_1:HALF4|lpm_mult:Mult0" with the following parameter: File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/half_band_filter_1.v Line: 51
    Info (12134): Parameter "LPM_WIDTHA" = "18"
    Info (12134): Parameter "LPM_WIDTHB" = "18"
    Info (12134): Parameter "LPM_WIDTHP" = "36"
    Info (12134): Parameter "LPM_WIDTHR" = "36"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12130): Elaborated megafunction instantiation "i_rx:RXI|rx_red2:RECEIVER|lpm_mult:Mult15" File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/rx_red2.v Line: 547
Info (12133): Instantiated megafunction "i_rx:RXI|rx_red2:RECEIVER|lpm_mult:Mult15" with the following parameter: File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/rx_red2.v Line: 547
    Info (12134): Parameter "LPM_WIDTHA" = "18"
    Info (12134): Parameter "LPM_WIDTHB" = "16"
    Info (12134): Parameter "LPM_WIDTHP" = "34"
    Info (12134): Parameter "LPM_WIDTHR" = "34"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_86t.tdf
    Info (12023): Found entity 1: mult_86t File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/db/mult_86t.tdf Line: 29
Info (12130): Elaborated megafunction instantiation "i_rx:RXI|rx_red2:RECEIVER|lpm_mult:Mult14" File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/rx_red2.v Line: 543
Info (12133): Instantiated megafunction "i_rx:RXI|rx_red2:RECEIVER|lpm_mult:Mult14" with the following parameter: File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/rx_red2.v Line: 543
    Info (12134): Parameter "LPM_WIDTHA" = "18"
    Info (12134): Parameter "LPM_WIDTHB" = "14"
    Info (12134): Parameter "LPM_WIDTHP" = "32"
    Info (12134): Parameter "LPM_WIDTHR" = "32"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_46t.tdf
    Info (12023): Found entity 1: mult_46t File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/db/mult_46t.tdf Line: 29
Info (12130): Elaborated megafunction instantiation "i_rx:RXI|rx_red2:RECEIVER|lpm_mult:Mult13" File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/rx_red2.v Line: 539
Info (12133): Instantiated megafunction "i_rx:RXI|rx_red2:RECEIVER|lpm_mult:Mult13" with the following parameter: File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/rx_red2.v Line: 539
    Info (12134): Parameter "LPM_WIDTHA" = "18"
    Info (12134): Parameter "LPM_WIDTHB" = "13"
    Info (12134): Parameter "LPM_WIDTHP" = "31"
    Info (12134): Parameter "LPM_WIDTHR" = "31"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_26t.tdf
    Info (12023): Found entity 1: mult_26t File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/db/mult_26t.tdf Line: 29
Info (12130): Elaborated megafunction instantiation "i_rx:RXI|rx_red2:RECEIVER|lpm_mult:Mult12" File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/rx_red2.v Line: 535
Info (12133): Instantiated megafunction "i_rx:RXI|rx_red2:RECEIVER|lpm_mult:Mult12" with the following parameter: File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/rx_red2.v Line: 535
    Info (12134): Parameter "LPM_WIDTHA" = "18"
    Info (12134): Parameter "LPM_WIDTHB" = "13"
    Info (12134): Parameter "LPM_WIDTHP" = "31"
    Info (12134): Parameter "LPM_WIDTHR" = "31"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12130): Elaborated megafunction instantiation "i_rx:RXI|rx_red2:RECEIVER|lpm_mult:Mult11" File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/rx_red2.v Line: 531
Info (12133): Instantiated megafunction "i_rx:RXI|rx_red2:RECEIVER|lpm_mult:Mult11" with the following parameter: File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/rx_red2.v Line: 531
    Info (12134): Parameter "LPM_WIDTHA" = "18"
    Info (12134): Parameter "LPM_WIDTHB" = "12"
    Info (12134): Parameter "LPM_WIDTHP" = "30"
    Info (12134): Parameter "LPM_WIDTHR" = "30"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_06t.tdf
    Info (12023): Found entity 1: mult_06t File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/db/mult_06t.tdf Line: 29
Info (12130): Elaborated megafunction instantiation "i_rx:RXI|rx_red2:RECEIVER|lpm_mult:Mult10" File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/rx_red2.v Line: 527
Info (12133): Instantiated megafunction "i_rx:RXI|rx_red2:RECEIVER|lpm_mult:Mult10" with the following parameter: File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/rx_red2.v Line: 527
    Info (12134): Parameter "LPM_WIDTHA" = "18"
    Info (12134): Parameter "LPM_WIDTHB" = "12"
    Info (12134): Parameter "LPM_WIDTHP" = "30"
    Info (12134): Parameter "LPM_WIDTHR" = "30"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12130): Elaborated megafunction instantiation "i_rx:RXI|rx_red2:RECEIVER|lpm_mult:Mult9" File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/rx_red2.v Line: 523
Info (12133): Instantiated megafunction "i_rx:RXI|rx_red2:RECEIVER|lpm_mult:Mult9" with the following parameter: File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/rx_red2.v Line: 523
    Info (12134): Parameter "LPM_WIDTHA" = "18"
    Info (12134): Parameter "LPM_WIDTHB" = "11"
    Info (12134): Parameter "LPM_WIDTHP" = "29"
    Info (12134): Parameter "LPM_WIDTHR" = "29"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_76t.tdf
    Info (12023): Found entity 1: mult_76t File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/db/mult_76t.tdf Line: 29
Info (12130): Elaborated megafunction instantiation "i_rx:RXI|rx_red2:RECEIVER|lpm_mult:Mult7" File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/rx_red2.v Line: 515
Info (12133): Instantiated megafunction "i_rx:RXI|rx_red2:RECEIVER|lpm_mult:Mult7" with the following parameter: File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/rx_red2.v Line: 515
    Info (12134): Parameter "LPM_WIDTHA" = "18"
    Info (12134): Parameter "LPM_WIDTHB" = "10"
    Info (12134): Parameter "LPM_WIDTHP" = "28"
    Info (12134): Parameter "LPM_WIDTHR" = "28"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_56t.tdf
    Info (12023): Found entity 1: mult_56t File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/db/mult_56t.tdf Line: 29
Info (12130): Elaborated megafunction instantiation "i_rx:RXI|rx_red2:RECEIVER|lpm_mult:Mult8" File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/rx_red2.v Line: 519
Info (12133): Instantiated megafunction "i_rx:RXI|rx_red2:RECEIVER|lpm_mult:Mult8" with the following parameter: File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/rx_red2.v Line: 519
    Info (12134): Parameter "LPM_WIDTHA" = "18"
    Info (12134): Parameter "LPM_WIDTHB" = "11"
    Info (12134): Parameter "LPM_WIDTHP" = "29"
    Info (12134): Parameter "LPM_WIDTHR" = "29"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12130): Elaborated megafunction instantiation "i_rx:RXI|rx_red2:RECEIVER|lpm_mult:Mult5" File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/rx_red2.v Line: 507
Info (12133): Instantiated megafunction "i_rx:RXI|rx_red2:RECEIVER|lpm_mult:Mult5" with the following parameter: File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/rx_red2.v Line: 507
    Info (12134): Parameter "LPM_WIDTHA" = "18"
    Info (12134): Parameter "LPM_WIDTHB" = "9"
    Info (12134): Parameter "LPM_WIDTHP" = "27"
    Info (12134): Parameter "LPM_WIDTHR" = "27"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_s4t.tdf
    Info (12023): Found entity 1: mult_s4t File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/db/mult_s4t.tdf Line: 29
Info (12130): Elaborated megafunction instantiation "i_rx:RXI|rx_red2:RECEIVER|lpm_mult:Mult6" File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/rx_red2.v Line: 511
Info (12133): Instantiated megafunction "i_rx:RXI|rx_red2:RECEIVER|lpm_mult:Mult6" with the following parameter: File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/rx_red2.v Line: 511
    Info (12134): Parameter "LPM_WIDTHA" = "18"
    Info (12134): Parameter "LPM_WIDTHB" = "9"
    Info (12134): Parameter "LPM_WIDTHP" = "27"
    Info (12134): Parameter "LPM_WIDTHR" = "27"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12130): Elaborated megafunction instantiation "i_rx:RXI|rx_red2:RECEIVER|lpm_mult:Mult16" File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/rx_red2.v Line: 661
Info (12133): Instantiated megafunction "i_rx:RXI|rx_red2:RECEIVER|lpm_mult:Mult16" with the following parameter: File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/rx_red2.v Line: 661
    Info (12134): Parameter "LPM_WIDTHA" = "17"
    Info (12134): Parameter "LPM_WIDTHB" = "17"
    Info (12134): Parameter "LPM_WIDTHP" = "34"
    Info (12134): Parameter "LPM_WIDTHR" = "34"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_r9t.tdf
    Info (12023): Found entity 1: mult_r9t File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/db/mult_r9t.tdf Line: 29
Info (12130): Elaborated megafunction instantiation "i_rx:RXI|rx_red2:RECEIVER|lpm_mult:Mult3" File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/rx_red2.v Line: 499
Info (12133): Instantiated megafunction "i_rx:RXI|rx_red2:RECEIVER|lpm_mult:Mult3" with the following parameter: File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/rx_red2.v Line: 499
    Info (12134): Parameter "LPM_WIDTHA" = "18"
    Info (12134): Parameter "LPM_WIDTHB" = "9"
    Info (12134): Parameter "LPM_WIDTHP" = "27"
    Info (12134): Parameter "LPM_WIDTHR" = "27"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12130): Elaborated megafunction instantiation "i_rx:RXI|rx_red2:RECEIVER|lpm_mult:Mult4" File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/rx_red2.v Line: 503
Info (12133): Instantiated megafunction "i_rx:RXI|rx_red2:RECEIVER|lpm_mult:Mult4" with the following parameter: File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/rx_red2.v Line: 503
    Info (12134): Parameter "LPM_WIDTHA" = "18"
    Info (12134): Parameter "LPM_WIDTHB" = "9"
    Info (12134): Parameter "LPM_WIDTHP" = "27"
    Info (12134): Parameter "LPM_WIDTHR" = "27"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12130): Elaborated megafunction instantiation "i_rx:RXI|rx_red2:RECEIVER|lpm_mult:Mult0" File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/rx_red2.v Line: 487
Info (12133): Instantiated megafunction "i_rx:RXI|rx_red2:RECEIVER|lpm_mult:Mult0" with the following parameter: File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/rx_red2.v Line: 487
    Info (12134): Parameter "LPM_WIDTHA" = "18"
    Info (12134): Parameter "LPM_WIDTHB" = "8"
    Info (12134): Parameter "LPM_WIDTHP" = "26"
    Info (12134): Parameter "LPM_WIDTHR" = "26"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_q4t.tdf
    Info (12023): Found entity 1: mult_q4t File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/db/mult_q4t.tdf Line: 29
Info (12130): Elaborated megafunction instantiation "i_rx:RXI|rx_red2:RECEIVER|lpm_mult:Mult1" File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/rx_red2.v Line: 491
Info (12133): Instantiated megafunction "i_rx:RXI|rx_red2:RECEIVER|lpm_mult:Mult1" with the following parameter: File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/rx_red2.v Line: 491
    Info (12134): Parameter "LPM_WIDTHA" = "18"
    Info (12134): Parameter "LPM_WIDTHB" = "9"
    Info (12134): Parameter "LPM_WIDTHP" = "27"
    Info (12134): Parameter "LPM_WIDTHR" = "27"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Warning (12241): 11 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13012): Latch i_rx:RXI|rx[0] has unsafe behavior File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/i_rx.v Line: 35
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PHYS_SW[2] File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v Line: 4
Warning (13012): Latch i_rx:RXI|rx[10] has unsafe behavior File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/i_rx.v Line: 35
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PHYS_SW[2] File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v Line: 4
Warning (13012): Latch i_rx:RXI|rx[11] has unsafe behavior File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/i_rx.v Line: 35
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PHYS_SW[2] File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v Line: 4
Warning (13012): Latch i_rx:RXI|rx[12] has unsafe behavior File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/i_rx.v Line: 35
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PHYS_SW[2] File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v Line: 4
Warning (13012): Latch i_rx:RXI|rx[13] has unsafe behavior File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/i_rx.v Line: 35
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PHYS_SW[2] File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v Line: 4
Warning (13012): Latch i_rx:RXI|rx[14] has unsafe behavior File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/i_rx.v Line: 35
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PHYS_SW[2] File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v Line: 4
Warning (13012): Latch i_rx:RXI|rx[15] has unsafe behavior File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/i_rx.v Line: 35
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PHYS_SW[2] File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v Line: 4
Warning (13012): Latch i_rx:RXI|rx[16] has unsafe behavior File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/i_rx.v Line: 35
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PHYS_SW[2] File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v Line: 4
Warning (13012): Latch i_rx:RXI|rx[17] has unsafe behavior File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/i_rx.v Line: 35
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PHYS_SW[2] File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v Line: 4
Warning (13012): Latch i_rx:RXI|rx[1] has unsafe behavior File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/i_rx.v Line: 35
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PHYS_SW[2] File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v Line: 4
Warning (13012): Latch i_rx:RXI|rx[2] has unsafe behavior File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/i_rx.v Line: 35
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PHYS_SW[2] File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v Line: 4
Warning (13012): Latch i_rx:RXI|rx[3] has unsafe behavior File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/i_rx.v Line: 35
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PHYS_SW[2] File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v Line: 4
Warning (13012): Latch i_rx:RXI|rx[4] has unsafe behavior File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/i_rx.v Line: 35
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PHYS_SW[2] File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v Line: 4
Warning (13012): Latch i_rx:RXI|rx[5] has unsafe behavior File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/i_rx.v Line: 35
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PHYS_SW[2] File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v Line: 4
Warning (13012): Latch i_rx:RXI|rx[6] has unsafe behavior File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/i_rx.v Line: 35
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PHYS_SW[2] File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v Line: 4
Warning (13012): Latch i_rx:RXI|rx[7] has unsafe behavior File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/i_rx.v Line: 35
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PHYS_SW[2] File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v Line: 4
Warning (13012): Latch i_rx:RXI|rx[8] has unsafe behavior File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/i_rx.v Line: 35
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PHYS_SW[2] File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v Line: 4
Warning (13012): Latch i_rx:RXI|rx[9] has unsafe behavior File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/i_rx.v Line: 35
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PHYS_SW[2] File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v Line: 4
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "ADC_OEB_A" is stuck at VCC File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v Line: 11
    Warning (13410): Pin "ADC_OEB_B" is stuck at VCC File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v Line: 12
    Warning (13410): Pin "DAC_MODE" is stuck at VCC File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v Line: 15
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (144001): Generated suppressed messages file /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/output_files/Deliverable_4.map.smsg
Info (35024): Successfully connected in-system debug instance "auto_signaltap_0" to all 585 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 4 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "PHYS_KEY[1]" File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v Line: 3
    Warning (15610): No output dependent on input pin "PHYS_KEY[2]" File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v Line: 3
    Warning (15610): No output dependent on input pin "PHYS_KEY[3]" File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v Line: 3
    Warning (15610): No output dependent on input pin "PHYS_SW[3]" File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v Line: 4
Info (21057): Implemented 15851 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 40 input pins
    Info (21059): Implemented 61 output pins
    Info (21061): Implemented 15406 logic cells
    Info (21064): Implemented 293 RAM segments
    Info (21062): Implemented 50 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 81 warnings
    Info: Peak virtual memory: 940 megabytes
    Info: Processing ended: Mon Mar 25 14:46:41 2024
    Info: Elapsed time: 00:00:28
    Info: Total CPU time (on all processors): 00:00:43


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/output_files/Deliverable_4.map.smsg.


