/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [19:0] _01_;
  wire [5:0] _02_;
  wire [3:0] _03_;
  wire [12:0] _04_;
  wire [2:0] celloutsig_0_0z;
  wire [2:0] celloutsig_0_10z;
  wire [5:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [10:0] celloutsig_0_13z;
  wire [15:0] celloutsig_0_14z;
  wire [8:0] celloutsig_0_15z;
  wire [12:0] celloutsig_0_16z;
  wire [9:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [7:0] celloutsig_0_1z;
  wire [10:0] celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire [10:0] celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_33z;
  wire celloutsig_0_35z;
  wire celloutsig_0_44z;
  wire celloutsig_0_47z;
  wire celloutsig_0_48z;
  wire [12:0] celloutsig_0_4z;
  wire [5:0] celloutsig_0_5z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [5:0] celloutsig_1_11z;
  wire [3:0] celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire [3:0] celloutsig_1_14z;
  wire [3:0] celloutsig_1_16z;
  wire [9:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_3z;
  wire [7:0] celloutsig_1_4z;
  wire [9:0] celloutsig_1_5z;
  wire celloutsig_1_7z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_9z = ~(celloutsig_1_3z & _00_);
  assign celloutsig_0_8z = ~(celloutsig_0_2z & celloutsig_0_0z[1]);
  assign celloutsig_0_21z = ~(celloutsig_0_11z[2] & celloutsig_0_19z);
  assign celloutsig_0_24z = ~celloutsig_0_20z[6];
  assign celloutsig_1_10z = celloutsig_1_7z | celloutsig_1_4z[1];
  assign celloutsig_0_7z = in_data[70] | celloutsig_0_4z[0];
  assign celloutsig_0_18z = celloutsig_0_15z[8] | celloutsig_0_17z[3];
  assign celloutsig_0_44z = celloutsig_0_33z ^ celloutsig_0_7z;
  assign celloutsig_0_9z = celloutsig_0_0z[1] ^ celloutsig_0_0z[2];
  assign celloutsig_0_22z = celloutsig_0_11z[2] ^ celloutsig_0_18z;
  assign celloutsig_0_0z = in_data[23:21] + in_data[89:87];
  assign celloutsig_1_5z = { celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_3z } + { celloutsig_1_4z[4:3], celloutsig_1_4z };
  assign celloutsig_0_5z = celloutsig_0_1z[6:1] + in_data[60:55];
  assign celloutsig_1_11z = { celloutsig_1_10z, celloutsig_1_1z, celloutsig_1_10z, _02_[2:1], _00_ } + { celloutsig_1_7z, celloutsig_1_1z, celloutsig_1_10z, celloutsig_1_10z, celloutsig_1_9z, celloutsig_1_0z };
  assign celloutsig_1_12z = celloutsig_1_5z[8:5] + { _03_[3], _02_[2:1], _00_ };
  assign celloutsig_1_18z = { celloutsig_1_14z[1], celloutsig_1_16z, celloutsig_1_7z, celloutsig_1_12z } + { in_data[171:169], celloutsig_1_11z, celloutsig_1_10z };
  assign celloutsig_0_11z = celloutsig_0_4z[11:6] + { celloutsig_0_5z[5:1], celloutsig_0_8z };
  assign celloutsig_0_13z = { celloutsig_0_4z[8:4], _01_[6:2], celloutsig_0_2z } + { in_data[34:27], celloutsig_0_0z };
  assign celloutsig_0_14z = { celloutsig_0_13z[8:0], celloutsig_0_9z, celloutsig_0_10z, celloutsig_0_8z, celloutsig_0_9z, celloutsig_0_12z } + { celloutsig_0_13z[4:2], celloutsig_0_4z };
  reg [2:0] _24_;
  always_ff @(posedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _24_ <= 3'h0;
    else _24_ <= celloutsig_1_4z[2:0];
  assign { _02_[2:1], _00_ } = _24_;
  reg [12:0] _25_;
  always_ff @(negedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _25_ <= 13'h0000;
    else _25_ <= { celloutsig_1_5z[6:0], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, _02_[2:1], _00_ };
  assign { _04_[12:3], _03_[3], _04_[1:0] } = _25_;
  reg [4:0] _26_;
  always_ff @(posedge celloutsig_1_18z[0], negedge clkin_data[32])
    if (!clkin_data[32]) _26_ <= 5'h00;
    else _26_ <= in_data[60:56];
  assign _01_[6:2] = _26_;
  assign celloutsig_0_12z = { celloutsig_0_10z, celloutsig_0_0z, celloutsig_0_2z, _01_[6:2] } || { celloutsig_0_2z, _01_[6:2], celloutsig_0_9z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_2z };
  assign celloutsig_0_2z = in_data[72:69] || { celloutsig_0_0z[1], celloutsig_0_0z };
  assign celloutsig_0_35z = { celloutsig_0_23z[6:4], celloutsig_0_18z, celloutsig_0_22z, celloutsig_0_2z, celloutsig_0_21z, celloutsig_0_26z, celloutsig_0_22z } || in_data[47:39];
  assign celloutsig_0_48z = { celloutsig_0_14z[13:3], celloutsig_0_29z, celloutsig_0_27z } < { celloutsig_0_1z[5], celloutsig_0_5z, celloutsig_0_5z };
  assign celloutsig_1_0z = in_data[185:175] < in_data[165:155];
  assign celloutsig_1_3z = in_data[143:141] < in_data[126:124];
  assign celloutsig_1_7z = { celloutsig_1_5z[5], celloutsig_1_3z, celloutsig_1_0z } < { _02_[1], _00_, celloutsig_1_1z };
  assign celloutsig_1_13z = in_data[137:127] < { _04_[12:3], _03_[3] };
  assign celloutsig_0_29z = { celloutsig_0_11z[2:0], celloutsig_0_24z } < { celloutsig_0_13z[8:6], celloutsig_0_12z };
  assign celloutsig_0_10z = - { celloutsig_0_0z[2:1], celloutsig_0_9z };
  assign celloutsig_0_15z = - { celloutsig_0_14z[11], _01_[6:2], celloutsig_0_10z };
  assign celloutsig_0_17z = - celloutsig_0_16z[10:1];
  assign celloutsig_0_23z = - celloutsig_0_16z[12:2];
  assign celloutsig_0_47z = | { celloutsig_0_44z, celloutsig_0_27z, celloutsig_0_10z, celloutsig_0_26z, celloutsig_0_33z, celloutsig_0_35z };
  assign celloutsig_1_1z = | { in_data[134:132], celloutsig_1_0z };
  assign celloutsig_1_19z = | celloutsig_1_14z[3:1];
  assign celloutsig_0_19z = | celloutsig_0_1z[5:2];
  assign celloutsig_0_26z = | { celloutsig_0_19z, celloutsig_0_2z, celloutsig_0_7z };
  assign celloutsig_0_27z = | { celloutsig_0_4z[12], celloutsig_0_1z, celloutsig_0_22z };
  assign celloutsig_0_33z = | celloutsig_0_16z[11:6];
  assign celloutsig_1_4z = { celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_3z } << { celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_1_14z = celloutsig_1_11z[5:2] << { celloutsig_1_10z, celloutsig_1_7z, celloutsig_1_9z, celloutsig_1_7z };
  assign celloutsig_1_16z = celloutsig_1_4z[3:0] << { celloutsig_1_0z, celloutsig_1_13z, celloutsig_1_3z, celloutsig_1_1z };
  assign celloutsig_0_1z = in_data[26:19] << { celloutsig_0_0z[1:0], celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_4z = { celloutsig_0_0z[0], celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_2z } - { celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_2z };
  assign celloutsig_0_16z = { celloutsig_0_14z[9:7], celloutsig_0_9z, _01_[6:2], celloutsig_0_8z, celloutsig_0_10z } - { celloutsig_0_4z[6:5], _01_[6:2], celloutsig_0_5z };
  assign celloutsig_0_20z = { celloutsig_0_4z[12:8], _01_[6:2], celloutsig_0_8z } - { celloutsig_0_15z[7:2], _01_[6:2] };
  assign { _01_[19:11], _01_[9:7], _01_[1:0] } = { celloutsig_0_4z[11:7], celloutsig_0_22z, celloutsig_0_33z, celloutsig_0_35z, celloutsig_0_21z, celloutsig_0_10z, celloutsig_0_8z, celloutsig_0_26z };
  assign { _02_[5:3], _02_[0] } = { celloutsig_1_10z, celloutsig_1_1z, celloutsig_1_10z, _00_ };
  assign _03_[2:0] = { _02_[2:1], _00_ };
  assign _04_[2] = _03_[3];
  assign { out_data[137:128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_47z, celloutsig_0_48z };
endmodule
