
*** Running vivado
    with args -log ControlModule.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source ControlModule.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source ControlModule.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
Command: synth_design -top ControlModule -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 6576 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 861.875 ; gain = 234.074
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'ControlModule' [C:/Users/julia/Documents/GitHub/CISC24/CISC24/CISC24.srcs/sources_1/new/ControlModule.vhd:41]
INFO: [Synth 8-3491] module 'ProgramCounter' declared at 'C:/Users/julia/Documents/GitHub/CISC24/CISC24/CISC24.srcs/sources_1/new/ProgramCounter.vhd:34' bound to instance 'pCount' of component 'ProgramCounter' [C:/Users/julia/Documents/GitHub/CISC24/CISC24/CISC24.srcs/sources_1/new/ControlModule.vhd:201]
INFO: [Synth 8-638] synthesizing module 'ProgramCounter' [C:/Users/julia/Documents/GitHub/CISC24/CISC24/CISC24.srcs/sources_1/new/ProgramCounter.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'ProgramCounter' (1#1) [C:/Users/julia/Documents/GitHub/CISC24/CISC24/CISC24.srcs/sources_1/new/ProgramCounter.vhd:45]
INFO: [Synth 8-3491] module 'MMU' declared at 'C:/Users/julia/Documents/GitHub/CISC24/CISC24/CISC24.srcs/sources_1/new/MMU.vhd:36' bound to instance 'memManage' of component 'MMU' [C:/Users/julia/Documents/GitHub/CISC24/CISC24/CISC24.srcs/sources_1/new/ControlModule.vhd:210]
INFO: [Synth 8-638] synthesizing module 'MMU' [C:/Users/julia/Documents/GitHub/CISC24/CISC24/CISC24.srcs/sources_1/new/MMU.vhd:47]
INFO: [Synth 8-3491] module 'regBank' declared at 'C:/Users/julia/Documents/GitHub/CISC24/CISC24/CISC24.srcs/sources_1/new/regBank.vhd:34' bound to instance 'uut' of component 'regBank' [C:/Users/julia/Documents/GitHub/CISC24/CISC24/CISC24.srcs/sources_1/new/MMU.vhd:82]
INFO: [Synth 8-638] synthesizing module 'regBank' [C:/Users/julia/Documents/GitHub/CISC24/CISC24/CISC24.srcs/sources_1/new/regBank.vhd:45]
INFO: [Synth 8-3491] module 'reg_24bit' declared at 'C:/Users/julia/Documents/GitHub/CISC24/CISC24/CISC24.srcs/sources_1/new/reg_24bit.vhd:34' bound to instance 'reg0' of component 'reg_24bit' [C:/Users/julia/Documents/GitHub/CISC24/CISC24/CISC24.srcs/sources_1/new/regBank.vhd:58]
INFO: [Synth 8-638] synthesizing module 'reg_24bit' [C:/Users/julia/Documents/GitHub/CISC24/CISC24/CISC24.srcs/sources_1/new/reg_24bit.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'reg_24bit' (2#1) [C:/Users/julia/Documents/GitHub/CISC24/CISC24/CISC24.srcs/sources_1/new/reg_24bit.vhd:44]
INFO: [Synth 8-3491] module 'reg_24bit' declared at 'C:/Users/julia/Documents/GitHub/CISC24/CISC24/CISC24.srcs/sources_1/new/reg_24bit.vhd:34' bound to instance 'reg1' of component 'reg_24bit' [C:/Users/julia/Documents/GitHub/CISC24/CISC24/CISC24.srcs/sources_1/new/regBank.vhd:65]
INFO: [Synth 8-3491] module 'reg_24bit' declared at 'C:/Users/julia/Documents/GitHub/CISC24/CISC24/CISC24.srcs/sources_1/new/reg_24bit.vhd:34' bound to instance 'reg2' of component 'reg_24bit' [C:/Users/julia/Documents/GitHub/CISC24/CISC24/CISC24.srcs/sources_1/new/regBank.vhd:72]
INFO: [Synth 8-3491] module 'reg_24bit' declared at 'C:/Users/julia/Documents/GitHub/CISC24/CISC24/CISC24.srcs/sources_1/new/reg_24bit.vhd:34' bound to instance 'reg3' of component 'reg_24bit' [C:/Users/julia/Documents/GitHub/CISC24/CISC24/CISC24.srcs/sources_1/new/regBank.vhd:79]
INFO: [Synth 8-3491] module 'reg_24bit' declared at 'C:/Users/julia/Documents/GitHub/CISC24/CISC24/CISC24.srcs/sources_1/new/reg_24bit.vhd:34' bound to instance 'reg4' of component 'reg_24bit' [C:/Users/julia/Documents/GitHub/CISC24/CISC24/CISC24.srcs/sources_1/new/regBank.vhd:86]
INFO: [Synth 8-3491] module 'reg_24bit' declared at 'C:/Users/julia/Documents/GitHub/CISC24/CISC24/CISC24.srcs/sources_1/new/reg_24bit.vhd:34' bound to instance 'reg5' of component 'reg_24bit' [C:/Users/julia/Documents/GitHub/CISC24/CISC24/CISC24.srcs/sources_1/new/regBank.vhd:93]
INFO: [Synth 8-3491] module 'reg_24bit' declared at 'C:/Users/julia/Documents/GitHub/CISC24/CISC24/CISC24.srcs/sources_1/new/reg_24bit.vhd:34' bound to instance 'reg6' of component 'reg_24bit' [C:/Users/julia/Documents/GitHub/CISC24/CISC24/CISC24.srcs/sources_1/new/regBank.vhd:100]
INFO: [Synth 8-3491] module 'reg_24bit' declared at 'C:/Users/julia/Documents/GitHub/CISC24/CISC24/CISC24.srcs/sources_1/new/reg_24bit.vhd:34' bound to instance 'reg7' of component 'reg_24bit' [C:/Users/julia/Documents/GitHub/CISC24/CISC24/CISC24.srcs/sources_1/new/regBank.vhd:107]
INFO: [Synth 8-226] default block is never used [C:/Users/julia/Documents/GitHub/CISC24/CISC24/CISC24.srcs/sources_1/new/regBank.vhd:118]
INFO: [Synth 8-226] default block is never used [C:/Users/julia/Documents/GitHub/CISC24/CISC24/CISC24.srcs/sources_1/new/regBank.vhd:142]
INFO: [Synth 8-226] default block is never used [C:/Users/julia/Documents/GitHub/CISC24/CISC24/CISC24.srcs/sources_1/new/regBank.vhd:164]
WARNING: [Synth 8-614] signal 'RB_addr' is read in the process but is not in the sensitivity list [C:/Users/julia/Documents/GitHub/CISC24/CISC24/CISC24.srcs/sources_1/new/regBank.vhd:115]
WARNING: [Synth 8-614] signal 'regOutput0' is read in the process but is not in the sensitivity list [C:/Users/julia/Documents/GitHub/CISC24/CISC24/CISC24.srcs/sources_1/new/regBank.vhd:115]
WARNING: [Synth 8-614] signal 'regOutput1' is read in the process but is not in the sensitivity list [C:/Users/julia/Documents/GitHub/CISC24/CISC24/CISC24.srcs/sources_1/new/regBank.vhd:115]
WARNING: [Synth 8-614] signal 'regOutput2' is read in the process but is not in the sensitivity list [C:/Users/julia/Documents/GitHub/CISC24/CISC24/CISC24.srcs/sources_1/new/regBank.vhd:115]
WARNING: [Synth 8-614] signal 'regOutput3' is read in the process but is not in the sensitivity list [C:/Users/julia/Documents/GitHub/CISC24/CISC24/CISC24.srcs/sources_1/new/regBank.vhd:115]
WARNING: [Synth 8-614] signal 'regOutput4' is read in the process but is not in the sensitivity list [C:/Users/julia/Documents/GitHub/CISC24/CISC24/CISC24.srcs/sources_1/new/regBank.vhd:115]
WARNING: [Synth 8-614] signal 'regOutput5' is read in the process but is not in the sensitivity list [C:/Users/julia/Documents/GitHub/CISC24/CISC24/CISC24.srcs/sources_1/new/regBank.vhd:115]
WARNING: [Synth 8-614] signal 'regOutput6' is read in the process but is not in the sensitivity list [C:/Users/julia/Documents/GitHub/CISC24/CISC24/CISC24.srcs/sources_1/new/regBank.vhd:115]
WARNING: [Synth 8-614] signal 'regOutput7' is read in the process but is not in the sensitivity list [C:/Users/julia/Documents/GitHub/CISC24/CISC24/CISC24.srcs/sources_1/new/regBank.vhd:115]
WARNING: [Synth 8-614] signal 'RW' is read in the process but is not in the sensitivity list [C:/Users/julia/Documents/GitHub/CISC24/CISC24/CISC24.srcs/sources_1/new/regBank.vhd:115]
WARNING: [Synth 8-614] signal 'RA_addr' is read in the process but is not in the sensitivity list [C:/Users/julia/Documents/GitHub/CISC24/CISC24/CISC24.srcs/sources_1/new/regBank.vhd:115]
INFO: [Synth 8-256] done synthesizing module 'regBank' (3#1) [C:/Users/julia/Documents/GitHub/CISC24/CISC24/CISC24.srcs/sources_1/new/regBank.vhd:45]
INFO: [Synth 8-3491] module 'BlockRAM_wrapper' declared at 'C:/Users/julia/Documents/GitHub/CISC24/CISC24/CISC24.srcs/sources_1/imports/hdl/BlockRAM_wrapper.vhd:14' bound to instance 'UUT2' of component 'BlockRAM_wrapper' [C:/Users/julia/Documents/GitHub/CISC24/CISC24/CISC24.srcs/sources_1/new/MMU.vhd:94]
INFO: [Synth 8-638] synthesizing module 'BlockRAM_wrapper' [C:/Users/julia/Documents/GitHub/CISC24/CISC24/CISC24.srcs/sources_1/imports/hdl/BlockRAM_wrapper.vhd:30]
INFO: [Synth 8-3491] module 'BlockRAM' declared at 'C:/Users/julia/Documents/GitHub/CISC24/CISC24/CISC24.srcs/sources_1/bd/BlockRAM/synth/BlockRAM.vhd:14' bound to instance 'BlockRAM_i' of component 'BlockRAM' [C:/Users/julia/Documents/GitHub/CISC24/CISC24/CISC24.srcs/sources_1/imports/hdl/BlockRAM_wrapper.vhd:47]
INFO: [Synth 8-638] synthesizing module 'BlockRAM' [C:/Users/julia/Documents/GitHub/CISC24/CISC24/CISC24.srcs/sources_1/bd/BlockRAM/synth/BlockRAM.vhd:34]
INFO: [Synth 8-3491] module 'BlockRAM_blk_mem_gen_0_0' declared at 'C:/Users/julia/Documents/GitHub/CISC24/CISC24/CISC24.runs/synth_1/.Xil/Vivado-9924-DESKTOP-U27BNUF/realtime/BlockRAM_blk_mem_gen_0_0_stub.vhdl:5' bound to instance 'blk_mem_gen_0' of component 'BlockRAM_blk_mem_gen_0_0' [C:/Users/julia/Documents/GitHub/CISC24/CISC24/CISC24.srcs/sources_1/bd/BlockRAM/synth/BlockRAM.vhd:88]
INFO: [Synth 8-638] synthesizing module 'BlockRAM_blk_mem_gen_0_0' [C:/Users/julia/Documents/GitHub/CISC24/CISC24/CISC24.runs/synth_1/.Xil/Vivado-9924-DESKTOP-U27BNUF/realtime/BlockRAM_blk_mem_gen_0_0_stub.vhdl:22]
INFO: [Synth 8-256] done synthesizing module 'BlockRAM' (4#1) [C:/Users/julia/Documents/GitHub/CISC24/CISC24/CISC24.srcs/sources_1/bd/BlockRAM/synth/BlockRAM.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'BlockRAM_wrapper' (5#1) [C:/Users/julia/Documents/GitHub/CISC24/CISC24/CISC24.srcs/sources_1/imports/hdl/BlockRAM_wrapper.vhd:30]
INFO: [Synth 8-4471] merging register 'dFlag_reg' into 'BRAM_aEN_reg' [C:/Users/julia/Documents/GitHub/CISC24/CISC24/CISC24.srcs/sources_1/new/MMU.vhd:110]
WARNING: [Synth 8-6014] Unused sequential element dFlag_reg was removed.  [C:/Users/julia/Documents/GitHub/CISC24/CISC24/CISC24.srcs/sources_1/new/MMU.vhd:110]
WARNING: [Synth 8-3848] Net bBRAM_DIN in module/entity MMU does not have driver. [C:/Users/julia/Documents/GitHub/CISC24/CISC24/CISC24.srcs/sources_1/new/MMU.vhd:75]
WARNING: [Synth 8-3848] Net clr in module/entity MMU does not have driver. [C:/Users/julia/Documents/GitHub/CISC24/CISC24/CISC24.srcs/sources_1/new/MMU.vhd:76]
WARNING: [Synth 8-3848] Net B_addr in module/entity MMU does not have driver. [C:/Users/julia/Documents/GitHub/CISC24/CISC24/CISC24.srcs/sources_1/new/MMU.vhd:77]
WARNING: [Synth 8-3848] Net BRAM_bWE in module/entity MMU does not have driver. [C:/Users/julia/Documents/GitHub/CISC24/CISC24/CISC24.srcs/sources_1/new/MMU.vhd:79]
INFO: [Synth 8-256] done synthesizing module 'MMU' (6#1) [C:/Users/julia/Documents/GitHub/CISC24/CISC24/CISC24.srcs/sources_1/new/MMU.vhd:47]
INFO: [Synth 8-3491] module 'Instruct_Decoder' declared at 'C:/Users/julia/Documents/GitHub/CISC24/CISC24/CISC24.srcs/sources_1/new/Instruct_Decoder.vhd:34' bound to instance 'decoder' of component 'Instruct_Decoder' [C:/Users/julia/Documents/GitHub/CISC24/CISC24/CISC24.srcs/sources_1/new/ControlModule.vhd:221]
INFO: [Synth 8-638] synthesizing module 'Instruct_Decoder' [C:/Users/julia/Documents/GitHub/CISC24/CISC24/CISC24.srcs/sources_1/new/Instruct_Decoder.vhd:45]
INFO: [Synth 8-4471] merging register 'OPC_reg[4:0]' into 'OP_code_reg[4:0]' [C:/Users/julia/Documents/GitHub/CISC24/CISC24/CISC24.srcs/sources_1/new/Instruct_Decoder.vhd:52]
WARNING: [Synth 8-6014] Unused sequential element OPC_reg was removed.  [C:/Users/julia/Documents/GitHub/CISC24/CISC24/CISC24.srcs/sources_1/new/Instruct_Decoder.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'Instruct_Decoder' (7#1) [C:/Users/julia/Documents/GitHub/CISC24/CISC24/CISC24.srcs/sources_1/new/Instruct_Decoder.vhd:45]
INFO: [Synth 8-3491] module 'InstructPhaseControl' declared at 'C:/Users/julia/Documents/GitHub/CISC24/CISC24/CISC24.srcs/sources_1/new/InstructPhaseControl.vhd:34' bound to instance 'phaseController' of component 'InstructPhaseControl' [C:/Users/julia/Documents/GitHub/CISC24/CISC24/CISC24.srcs/sources_1/new/ControlModule.vhd:232]
INFO: [Synth 8-638] synthesizing module 'InstructPhaseControl' [C:/Users/julia/Documents/GitHub/CISC24/CISC24/CISC24.srcs/sources_1/new/InstructPhaseControl.vhd:44]
WARNING: [Synth 8-614] signal 'NEXT_STATE' is read in the process but is not in the sensitivity list [C:/Users/julia/Documents/GitHub/CISC24/CISC24/CISC24.srcs/sources_1/new/InstructPhaseControl.vhd:85]
INFO: [Synth 8-256] done synthesizing module 'InstructPhaseControl' (8#1) [C:/Users/julia/Documents/GitHub/CISC24/CISC24/CISC24.srcs/sources_1/new/InstructPhaseControl.vhd:44]
INFO: [Synth 8-3491] module 'ALU' declared at 'C:/Users/julia/Documents/GitHub/CISC24/CISC24/CISC24.srcs/sources_1/imports/CISC24/ALU/ALU.srcs/sources_1/new/ALU.vhd:35' bound to instance 'ALU_comp' of component 'ALU' [C:/Users/julia/Documents/GitHub/CISC24/CISC24/CISC24.srcs/sources_1/new/ControlModule.vhd:240]
INFO: [Synth 8-638] synthesizing module 'ALU' [C:/Users/julia/Documents/GitHub/CISC24/CISC24/CISC24.srcs/sources_1/imports/CISC24/ALU/ALU.srcs/sources_1/new/ALU.vhd:44]
WARNING: [Synth 8-614] signal 'RA' is read in the process but is not in the sensitivity list [C:/Users/julia/Documents/GitHub/CISC24/CISC24/CISC24.srcs/sources_1/imports/CISC24/ALU/ALU.srcs/sources_1/new/ALU.vhd:49]
WARNING: [Synth 8-614] signal 'RB' is read in the process but is not in the sensitivity list [C:/Users/julia/Documents/GitHub/CISC24/CISC24/CISC24.srcs/sources_1/imports/CISC24/ALU/ALU.srcs/sources_1/new/ALU.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'ALU' (9#1) [C:/Users/julia/Documents/GitHub/CISC24/CISC24/CISC24.srcs/sources_1/imports/CISC24/ALU/ALU.srcs/sources_1/new/ALU.vhd:44]
INFO: [Synth 8-3491] module 'regBank' declared at 'C:/Users/julia/Documents/GitHub/CISC24/CISC24/CISC24.srcs/sources_1/new/regBank.vhd:34' bound to instance 'regBank_comp' of component 'regBank' [C:/Users/julia/Documents/GitHub/CISC24/CISC24/CISC24.srcs/sources_1/new/ControlModule.vhd:248]
INFO: [Synth 8-3491] module 'ALU_Data_Register' declared at 'C:/Users/julia/Documents/GitHub/CISC24/CISC24/CISC24.srcs/sources_1/new/ALU_Data_Register.vhd:34' bound to instance 'alu_data' of component 'ALU_Data_Register' [C:/Users/julia/Documents/GitHub/CISC24/CISC24/CISC24.srcs/sources_1/new/ControlModule.vhd:261]
INFO: [Synth 8-638] synthesizing module 'ALU_Data_Register' [C:/Users/julia/Documents/GitHub/CISC24/CISC24/CISC24.srcs/sources_1/new/ALU_Data_Register.vhd:44]
INFO: [Synth 8-3491] module 'reg_24bit' declared at 'C:/Users/julia/Documents/GitHub/CISC24/CISC24/CISC24.srcs/sources_1/new/reg_24bit.vhd:34' bound to instance 'ALU_Data_Reg' of component 'reg_24bit' [C:/Users/julia/Documents/GitHub/CISC24/CISC24/CISC24.srcs/sources_1/new/ALU_Data_Register.vhd:57]
INFO: [Synth 8-256] done synthesizing module 'ALU_Data_Register' (10#1) [C:/Users/julia/Documents/GitHub/CISC24/CISC24/CISC24.srcs/sources_1/new/ALU_Data_Register.vhd:44]
INFO: [Synth 8-3491] module 'ASrc_reg_Register' declared at 'C:/Users/julia/Documents/GitHub/CISC24/CISC24/CISC24.srcs/sources_1/new/ASrc_reg_Register.vhd:34' bound to instance 'ASrc_reg' of component 'ASrc_reg_Register' [C:/Users/julia/Documents/GitHub/CISC24/CISC24/CISC24.srcs/sources_1/new/ControlModule.vhd:269]
INFO: [Synth 8-638] synthesizing module 'ASrc_reg_Register' [C:/Users/julia/Documents/GitHub/CISC24/CISC24/CISC24.srcs/sources_1/new/ASrc_reg_Register.vhd:44]
INFO: [Synth 8-3491] module 'reg_24bit' declared at 'C:/Users/julia/Documents/GitHub/CISC24/CISC24/CISC24.srcs/sources_1/new/reg_24bit.vhd:34' bound to instance 'ASrc_reg_Register' of component 'reg_24bit' [C:/Users/julia/Documents/GitHub/CISC24/CISC24/CISC24.srcs/sources_1/new/ASrc_reg_Register.vhd:57]
INFO: [Synth 8-256] done synthesizing module 'ASrc_reg_Register' (11#1) [C:/Users/julia/Documents/GitHub/CISC24/CISC24/CISC24.srcs/sources_1/new/ASrc_reg_Register.vhd:44]
INFO: [Synth 8-3491] module 'BSrc_reg_Register' declared at 'C:/Users/julia/Documents/GitHub/CISC24/CISC24/CISC24.srcs/sources_1/new/BSrc_reg_Register.vhd:34' bound to instance 'Bsrc_reg' of component 'BSrc_reg_Register' [C:/Users/julia/Documents/GitHub/CISC24/CISC24/CISC24.srcs/sources_1/new/ControlModule.vhd:277]
INFO: [Synth 8-638] synthesizing module 'BSrc_reg_Register' [C:/Users/julia/Documents/GitHub/CISC24/CISC24/CISC24.srcs/sources_1/new/BSrc_reg_Register.vhd:44]
INFO: [Synth 8-3491] module 'reg_24bit' declared at 'C:/Users/julia/Documents/GitHub/CISC24/CISC24/CISC24.srcs/sources_1/new/reg_24bit.vhd:34' bound to instance 'BSrc_reg_Register' of component 'reg_24bit' [C:/Users/julia/Documents/GitHub/CISC24/CISC24/CISC24.srcs/sources_1/new/BSrc_reg_Register.vhd:57]
INFO: [Synth 8-256] done synthesizing module 'BSrc_reg_Register' (12#1) [C:/Users/julia/Documents/GitHub/CISC24/CISC24/CISC24.srcs/sources_1/new/BSrc_reg_Register.vhd:44]
INFO: [Synth 8-3491] module 'InstructionRegister' declared at 'C:/Users/julia/Documents/GitHub/CISC24/CISC24/CISC24.srcs/sources_1/new/InstructionRegister.vhd:34' bound to instance 'inst_register' of component 'InstructionRegister' [C:/Users/julia/Documents/GitHub/CISC24/CISC24/CISC24.srcs/sources_1/new/ControlModule.vhd:293]
INFO: [Synth 8-638] synthesizing module 'InstructionRegister' [C:/Users/julia/Documents/GitHub/CISC24/CISC24/CISC24.srcs/sources_1/new/InstructionRegister.vhd:44]
INFO: [Synth 8-3491] module 'reg_24bit' declared at 'C:/Users/julia/Documents/GitHub/CISC24/CISC24/CISC24.srcs/sources_1/new/reg_24bit.vhd:34' bound to instance 'InstructionRegister' of component 'reg_24bit' [C:/Users/julia/Documents/GitHub/CISC24/CISC24/CISC24.srcs/sources_1/new/InstructionRegister.vhd:57]
INFO: [Synth 8-256] done synthesizing module 'InstructionRegister' (13#1) [C:/Users/julia/Documents/GitHub/CISC24/CISC24/CISC24.srcs/sources_1/new/InstructionRegister.vhd:44]
INFO: [Synth 8-3491] module 'Key2Instruction' declared at 'C:/Users/julia/Documents/GitHub/CISC24/CISC24/CISC24.srcs/sources_1/new/key2instruction.vhd:34' bound to instance 'assemblerz' of component 'key2instruction' [C:/Users/julia/Documents/GitHub/CISC24/CISC24/CISC24.srcs/sources_1/new/ControlModule.vhd:301]
INFO: [Synth 8-638] synthesizing module 'Key2Instruction' [C:/Users/julia/Documents/GitHub/CISC24/CISC24/CISC24.srcs/sources_1/new/key2instruction.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'Key2Instruction' (14#1) [C:/Users/julia/Documents/GitHub/CISC24/CISC24/CISC24.srcs/sources_1/new/key2instruction.vhd:41]
INFO: [Synth 8-3491] module 'BlockRAM' declared at 'C:/Users/julia/Documents/GitHub/CISC24/CISC24/CISC24.srcs/sources_1/bd/BlockRAM/synth/BlockRAM.vhd:14' bound to instance 'BlockRAM_i' of component 'BlockRAM' [C:/Users/julia/Documents/GitHub/CISC24/CISC24/CISC24.srcs/sources_1/new/ControlModule.vhd:307]
WARNING: [Synth 8-3848] Net led0 in module/entity ControlModule does not have driver. [C:/Users/julia/Documents/GitHub/CISC24/CISC24/CISC24.srcs/sources_1/new/ControlModule.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'ControlModule' (15#1) [C:/Users/julia/Documents/GitHub/CISC24/CISC24/CISC24.srcs/sources_1/new/ControlModule.vhd:41]
WARNING: [Synth 8-3331] design Key2Instruction has unconnected port rst
WARNING: [Synth 8-3331] design regBank has unconnected port toggle
WARNING: [Synth 8-3331] design InstructPhaseControl has unconnected port CLK
WARNING: [Synth 8-3331] design InstructPhaseControl has unconnected port nextFlag
WARNING: [Synth 8-3331] design MMU has unconnected port imm[18]
WARNING: [Synth 8-3331] design ControlModule has unconnected port led0
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 937.895 ; gain = 310.094
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 937.895 ; gain = 310.094
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 937.895 ; gain = 310.094
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.040 . Memory (MB): peak = 937.895 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/julia/Documents/GitHub/CISC24/CISC24/CISC24.srcs/sources_1/bd/BlockRAM/ip/BlockRAM_blk_mem_gen_0_0/BlockRAM_blk_mem_gen_0_0/BlockRAM_blk_mem_gen_0_0_in_context.xdc] for cell 'memManage/UUT2/BlockRAM_i/blk_mem_gen_0'
Finished Parsing XDC File [c:/Users/julia/Documents/GitHub/CISC24/CISC24/CISC24.srcs/sources_1/bd/BlockRAM/ip/BlockRAM_blk_mem_gen_0_0/BlockRAM_blk_mem_gen_0_0/BlockRAM_blk_mem_gen_0_0_in_context.xdc] for cell 'memManage/UUT2/BlockRAM_i/blk_mem_gen_0'
Parsing XDC File [c:/Users/julia/Documents/GitHub/CISC24/CISC24/CISC24.srcs/sources_1/bd/BlockRAM/ip/BlockRAM_blk_mem_gen_0_0/BlockRAM_blk_mem_gen_0_0/BlockRAM_blk_mem_gen_0_0_in_context.xdc] for cell 'BlockRAM_i/blk_mem_gen_0'
Finished Parsing XDC File [c:/Users/julia/Documents/GitHub/CISC24/CISC24/CISC24.srcs/sources_1/bd/BlockRAM/ip/BlockRAM_blk_mem_gen_0_0/BlockRAM_blk_mem_gen_0_0/BlockRAM_blk_mem_gen_0_0_in_context.xdc] for cell 'BlockRAM_i/blk_mem_gen_0'
Parsing XDC File [C:/Users/julia/Documents/GitHub/CISC24/CISC24/CISC24.srcs/sources_1/new/Nexys-4-DDR-Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'CLK'. [C:/Users/julia/Documents/GitHub/CISC24/CISC24/CISC24.srcs/sources_1/new/Nexys-4-DDR-Master.xdc:7]
WARNING: [Vivado 12-584] No ports matched 'LED0'. [C:/Users/julia/Documents/GitHub/CISC24/CISC24/CISC24.srcs/sources_1/new/Nexys-4-DDR-Master.xdc:33]
WARNING: [Vivado 12-584] No ports matched 'RST'. [C:/Users/julia/Documents/GitHub/CISC24/CISC24/CISC24.srcs/sources_1/new/Nexys-4-DDR-Master.xdc:84]
Finished Parsing XDC File [C:/Users/julia/Documents/GitHub/CISC24/CISC24/CISC24.srcs/sources_1/new/Nexys-4-DDR-Master.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/Users/julia/Documents/GitHub/CISC24/CISC24/CISC24.srcs/sources_1/new/Nexys-4-DDR-Master.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/ControlModule_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
Parsing XDC File [C:/Users/julia/Documents/GitHub/CISC24/CISC24/CISC24.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/julia/Documents/GitHub/CISC24/CISC24/CISC24.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1038.383 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1038.383 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1038.383 ; gain = 410.582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1038.383 ; gain = 410.582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for memManage/UUT2/BlockRAM_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for BlockRAM_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for memManage/UUT2/BlockRAM_i/blk_mem_gen_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for BlockRAM_i/blk_mem_gen_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1038.383 ; gain = 410.582
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'BRAM_aWE_reg[0:0]' into 'rw_signal_reg' [C:/Users/julia/Documents/GitHub/CISC24/CISC24/CISC24.srcs/sources_1/new/MMU.vhd:100]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/julia/Documents/GitHub/CISC24/CISC24/CISC24.srcs/sources_1/imports/CISC24/ALU/ALU.srcs/sources_1/new/ALU.vhd:52]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/julia/Documents/GitHub/CISC24/CISC24/CISC24.srcs/sources_1/imports/CISC24/ALU/ALU.srcs/sources_1/new/ALU.vhd:62]
INFO: [Synth 8-4471] merging register 'BSRC_Reg_Enable_reg' into 'ASRC_Reg_Enable_reg' [C:/Users/julia/Documents/GitHub/CISC24/CISC24/CISC24.srcs/sources_1/new/ControlModule.vhd:281]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1038.383 ; gain = 410.582
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'regBank:/reg0' (reg_24bit) to 'regBank:/reg1'
INFO: [Synth 8-223] decloning instance 'regBank:/reg0' (reg_24bit) to 'regBank:/reg2'
INFO: [Synth 8-223] decloning instance 'regBank:/reg0' (reg_24bit) to 'regBank:/reg3'
INFO: [Synth 8-223] decloning instance 'regBank:/reg0' (reg_24bit) to 'regBank:/reg4'
INFO: [Synth 8-223] decloning instance 'regBank:/reg0' (reg_24bit) to 'regBank:/reg5'
INFO: [Synth 8-223] decloning instance 'regBank:/reg0' (reg_24bit) to 'regBank:/reg6'
INFO: [Synth 8-223] decloning instance 'regBank:/reg0' (reg_24bit) to 'regBank:/reg7'

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     25 Bit       Adders := 1     
	   2 Input     24 Bit       Adders := 3     
	   3 Input     24 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input     24 Bit         XORs := 1     
+---Registers : 
	               24 Bit    Registers := 14    
	                9 Bit    Registers := 4     
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     24 Bit        Muxes := 7     
	   4 Input     24 Bit        Muxes := 3     
	   5 Input     24 Bit        Muxes := 3     
	  11 Input     24 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 3     
	   2 Input      9 Bit        Muxes := 6     
	   2 Input      8 Bit        Muxes := 1     
	  15 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 10    
	   5 Input      3 Bit        Muxes := 2     
	   8 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 7     
	  15 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 47    
	   5 Input      1 Bit        Muxes := 9     
	   8 Input      1 Bit        Muxes := 12    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module ControlModule 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 4     
	                9 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 2     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 12    
	   2 Input      1 Bit        Muxes := 19    
Module ProgramCounter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module reg_24bit 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
Module regBank 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
Module MMU 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 3     
+---Registers : 
	               24 Bit    Registers := 3     
	                9 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input     24 Bit        Muxes := 3     
	   5 Input     24 Bit        Muxes := 3     
	   2 Input     24 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 6     
	   2 Input      3 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 28    
	   5 Input      1 Bit        Muxes := 9     
Module Instruct_Decoder 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input     19 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 6     
	   2 Input      2 Bit        Muxes := 6     
Module InstructPhaseControl 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
	   8 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
Module ALU 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     25 Bit       Adders := 1     
	   3 Input     24 Bit       Adders := 2     
+---XORs : 
	   2 Input     24 Bit         XORs := 1     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	  11 Input     24 Bit        Muxes := 1     
	  15 Input      4 Bit        Muxes := 1     
	  15 Input      2 Bit        Muxes := 1     
Module Key2Instruction 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
DSP Report: Generating DSP ALU_OUT0, operation Mode is: A*B.
DSP Report: operator ALU_OUT0 is absorbed into DSP ALU_OUT0.
DSP Report: operator ALU_OUT0 is absorbed into DSP ALU_OUT0.
WARNING: [Synth 8-3331] design regBank has unconnected port RB_addr[2]
WARNING: [Synth 8-3331] design regBank has unconnected port RB_addr[1]
WARNING: [Synth 8-3331] design regBank has unconnected port RB_addr[0]
WARNING: [Synth 8-3331] design regBank has unconnected port toggle
WARNING: [Synth 8-3331] design InstructPhaseControl has unconnected port CLK
WARNING: [Synth 8-3331] design InstructPhaseControl has unconnected port nextFlag
WARNING: [Synth 8-3331] design MMU has unconnected port imm[18]
WARNING: [Synth 8-3331] design ControlModule has unconnected port led0
WARNING: [Synth 8-3332] Sequential element (srcA_regi_8) is unused and will be removed from module ControlModule.
WARNING: [Synth 8-3332] Sequential element (srcA_regi_9) is unused and will be removed from module ControlModule.
WARNING: [Synth 8-3332] Sequential element (srcA_regi_10) is unused and will be removed from module ControlModule.
WARNING: [Synth 8-3332] Sequential element (srcB_regi_14) is unused and will be removed from module ControlModule.
WARNING: [Synth 8-3332] Sequential element (srcB_regi_15) is unused and will be removed from module ControlModule.
WARNING: [Synth 8-3332] Sequential element (srcB_regi_16) is unused and will be removed from module ControlModule.
WARNING: [Synth 8-3332] Sequential element (imm_regi_36) is unused and will be removed from module ControlModule.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 1038.383 ; gain = 410.582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping	Report (see note below)
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|ALU         | A*B         | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:39 ; elapsed = 00:00:43 . Memory (MB): peak = 1060.262 ; gain = 432.461
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:39 ; elapsed = 00:00:43 . Memory (MB): peak = 1060.559 ; gain = 432.758
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (imm_regi_46) is unused and will be removed from module ControlModule.
WARNING: [Synth 8-3332] Sequential element (imm_regi_47) is unused and will be removed from module ControlModule.
WARNING: [Synth 8-3332] Sequential element (imm_regi_48) is unused and will be removed from module ControlModule.
WARNING: [Synth 8-3332] Sequential element (imm_regi_49) is unused and will be removed from module ControlModule.
WARNING: [Synth 8-3332] Sequential element (imm_regi_50) is unused and will be removed from module ControlModule.
WARNING: [Synth 8-3332] Sequential element (imm_regi_51) is unused and will be removed from module ControlModule.
WARNING: [Synth 8-3332] Sequential element (imm_regi_52) is unused and will be removed from module ControlModule.
WARNING: [Synth 8-3332] Sequential element (imm_regi_53) is unused and will be removed from module ControlModule.
WARNING: [Synth 8-3332] Sequential element (imm_regi_54) is unused and will be removed from module ControlModule.
WARNING: [Synth 8-3332] Sequential element (imm_regi_37) is unused and will be removed from module ControlModule.
WARNING: [Synth 8-3332] Sequential element (imm_regi_38) is unused and will be removed from module ControlModule.
WARNING: [Synth 8-3332] Sequential element (imm_regi_39) is unused and will be removed from module ControlModule.
WARNING: [Synth 8-3332] Sequential element (imm_regi_40) is unused and will be removed from module ControlModule.
WARNING: [Synth 8-3332] Sequential element (imm_regi_41) is unused and will be removed from module ControlModule.
WARNING: [Synth 8-3332] Sequential element (imm_regi_42) is unused and will be removed from module ControlModule.
WARNING: [Synth 8-3332] Sequential element (imm_regi_43) is unused and will be removed from module ControlModule.
WARNING: [Synth 8-3332] Sequential element (imm_regi_44) is unused and will be removed from module ControlModule.
WARNING: [Synth 8-3332] Sequential element (imm_regi_45) is unused and will be removed from module ControlModule.
WARNING: [Synth 8-3332] Sequential element (Addr_modeA_regi_2) is unused and will be removed from module ControlModule.
WARNING: [Synth 8-3332] Sequential element (Addr_modeA_regi_3) is unused and will be removed from module ControlModule.
WARNING: [Synth 8-3332] Sequential element (addr_modeB_regi_6) is unused and will be removed from module ControlModule.
WARNING: [Synth 8-3332] Sequential element (addr_modeB_regi_7) is unused and will be removed from module ControlModule.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:40 ; elapsed = 00:00:43 . Memory (MB): peak = 1081.238 ; gain = 453.438
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-3295] tying undriven pin memManage/UUT2/BlockRAM_i:BRAM_PORTB_0_din[23] to constant 0
WARNING: [Synth 8-3295] tying undriven pin memManage/UUT2/BlockRAM_i:BRAM_PORTB_0_din[22] to constant 0
WARNING: [Synth 8-3295] tying undriven pin memManage/UUT2/BlockRAM_i:BRAM_PORTB_0_din[21] to constant 0
WARNING: [Synth 8-3295] tying undriven pin memManage/UUT2/BlockRAM_i:BRAM_PORTB_0_din[20] to constant 0
WARNING: [Synth 8-3295] tying undriven pin memManage/UUT2/BlockRAM_i:BRAM_PORTB_0_din[19] to constant 0
WARNING: [Synth 8-3295] tying undriven pin memManage/UUT2/BlockRAM_i:BRAM_PORTB_0_din[18] to constant 0
WARNING: [Synth 8-3295] tying undriven pin memManage/UUT2/BlockRAM_i:BRAM_PORTB_0_din[17] to constant 0
WARNING: [Synth 8-3295] tying undriven pin memManage/UUT2/BlockRAM_i:BRAM_PORTB_0_din[16] to constant 0
WARNING: [Synth 8-3295] tying undriven pin memManage/UUT2/BlockRAM_i:BRAM_PORTB_0_din[15] to constant 0
WARNING: [Synth 8-3295] tying undriven pin memManage/UUT2/BlockRAM_i:BRAM_PORTB_0_din[14] to constant 0
WARNING: [Synth 8-3295] tying undriven pin memManage/UUT2/BlockRAM_i:BRAM_PORTB_0_din[13] to constant 0
WARNING: [Synth 8-3295] tying undriven pin memManage/UUT2/BlockRAM_i:BRAM_PORTB_0_din[12] to constant 0
WARNING: [Synth 8-3295] tying undriven pin memManage/UUT2/BlockRAM_i:BRAM_PORTB_0_din[11] to constant 0
WARNING: [Synth 8-3295] tying undriven pin memManage/UUT2/BlockRAM_i:BRAM_PORTB_0_din[10] to constant 0
WARNING: [Synth 8-3295] tying undriven pin memManage/UUT2/BlockRAM_i:BRAM_PORTB_0_din[9] to constant 0
WARNING: [Synth 8-3295] tying undriven pin memManage/UUT2/BlockRAM_i:BRAM_PORTB_0_din[8] to constant 0
WARNING: [Synth 8-3295] tying undriven pin memManage/UUT2/BlockRAM_i:BRAM_PORTB_0_din[7] to constant 0
WARNING: [Synth 8-3295] tying undriven pin memManage/UUT2/BlockRAM_i:BRAM_PORTB_0_din[6] to constant 0
WARNING: [Synth 8-3295] tying undriven pin memManage/UUT2/BlockRAM_i:BRAM_PORTB_0_din[5] to constant 0
WARNING: [Synth 8-3295] tying undriven pin memManage/UUT2/BlockRAM_i:BRAM_PORTB_0_din[4] to constant 0
WARNING: [Synth 8-3295] tying undriven pin memManage/UUT2/BlockRAM_i:BRAM_PORTB_0_din[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin memManage/UUT2/BlockRAM_i:BRAM_PORTB_0_din[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin memManage/UUT2/BlockRAM_i:BRAM_PORTB_0_din[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin memManage/UUT2/BlockRAM_i:BRAM_PORTB_0_din[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin memManage/UUT2/BlockRAM_i:BRAM_PORTB_0_we[0] to constant 0
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:46 ; elapsed = 00:00:49 . Memory (MB): peak = 1087.930 ; gain = 460.129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:46 ; elapsed = 00:00:49 . Memory (MB): peak = 1087.930 ; gain = 460.129
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:46 ; elapsed = 00:00:49 . Memory (MB): peak = 1087.930 ; gain = 460.129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:46 ; elapsed = 00:00:49 . Memory (MB): peak = 1087.930 ; gain = 460.129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:46 ; elapsed = 00:00:49 . Memory (MB): peak = 1087.930 ; gain = 460.129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:46 ; elapsed = 00:00:49 . Memory (MB): peak = 1087.930 ; gain = 460.129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-------------------------+----------+
|      |BlackBox name            |Instances |
+------+-------------------------+----------+
|1     |BlockRAM_blk_mem_gen_0_0 |         2|
+------+-------------------------+----------+

Report Cell Usage: 
+------+-----------------------------------+------+
|      |Cell                               |Count |
+------+-----------------------------------+------+
|1     |BlockRAM_blk_mem_gen_0_0_bbox_0    |     1|
|2     |BlockRAM_blk_mem_gen_0_0_bbox_0__2 |     1|
|3     |IBUF                               |     1|
|4     |OBUFT                              |     1|
+------+-----------------------------------+------+

Report Instance Areas: 
+------+-----------------+--------------------+------+
|      |Instance         |Module              |Cells |
+------+-----------------+--------------------+------+
|1     |top              |                    |    98|
|2     |  BlockRAM_i     |BlockRAM            |    48|
|3     |  memManage      |MMU                 |    48|
|4     |    UUT2         |BlockRAM_wrapper    |    48|
|5     |      BlockRAM_i |BlockRAM__xdcDup__1 |    48|
+------+-----------------+--------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:46 ; elapsed = 00:00:49 . Memory (MB): peak = 1087.930 ; gain = 460.129
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 62 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:35 ; elapsed = 00:00:46 . Memory (MB): peak = 1087.930 ; gain = 359.641
Synthesis Optimization Complete : Time (s): cpu = 00:00:46 ; elapsed = 00:00:49 . Memory (MB): peak = 1087.930 ; gain = 460.129
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1087.930 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1087.930 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
87 Infos, 93 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:53 ; elapsed = 00:00:58 . Memory (MB): peak = 1087.930 ; gain = 748.063
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1087.930 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/julia/Documents/GitHub/CISC24/CISC24/CISC24.runs/synth_1/ControlModule.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file ControlModule_utilization_synth.rpt -pb ControlModule_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Apr 24 21:07:03 2020...
