-- ==============================================================
-- Generated by Vitis HLS v2023.1.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity fiat_25519_carry_mul_fiat_25519_carry_mul_Pipeline_VITIS_LOOP_55_5 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    add59_9103_reload : IN STD_LOGIC_VECTOR (63 downto 0);
    add59_8102_reload : IN STD_LOGIC_VECTOR (63 downto 0);
    add59_7101_reload : IN STD_LOGIC_VECTOR (63 downto 0);
    add59_6100_reload : IN STD_LOGIC_VECTOR (63 downto 0);
    add59_599_reload : IN STD_LOGIC_VECTOR (63 downto 0);
    add59_498_reload : IN STD_LOGIC_VECTOR (63 downto 0);
    add59_397_reload : IN STD_LOGIC_VECTOR (63 downto 0);
    add59_296_reload : IN STD_LOGIC_VECTOR (63 downto 0);
    add59_195_reload : IN STD_LOGIC_VECTOR (63 downto 0);
    arg1_r_reload : IN STD_LOGIC_VECTOR (31 downto 0);
    arg1_r_1_reload : IN STD_LOGIC_VECTOR (31 downto 0);
    arg1_r_2_reload : IN STD_LOGIC_VECTOR (31 downto 0);
    arg1_r_3_reload : IN STD_LOGIC_VECTOR (31 downto 0);
    arg1_r_4_reload : IN STD_LOGIC_VECTOR (31 downto 0);
    arg1_r_5_reload : IN STD_LOGIC_VECTOR (31 downto 0);
    arg2_r_4_reload : IN STD_LOGIC_VECTOR (31 downto 0);
    arg2_r_5_reload : IN STD_LOGIC_VECTOR (31 downto 0);
    arg2_r_6_reload : IN STD_LOGIC_VECTOR (31 downto 0);
    arg2_r_7_reload : IN STD_LOGIC_VECTOR (31 downto 0);
    arg2_r_8_reload : IN STD_LOGIC_VECTOR (31 downto 0);
    arg2_r_9_reload : IN STD_LOGIC_VECTOR (31 downto 0);
    arg2_r_3_reload : IN STD_LOGIC_VECTOR (31 downto 0);
    arg2_r_2_reload : IN STD_LOGIC_VECTOR (31 downto 0);
    arg2_r_1_reload : IN STD_LOGIC_VECTOR (31 downto 0);
    arg2_r_reload : IN STD_LOGIC_VECTOR (31 downto 0);
    arg1_r_6_reload : IN STD_LOGIC_VECTOR (31 downto 0);
    zext_ln68_20 : IN STD_LOGIC_VECTOR (31 downto 0);
    arg1_r_7_reload : IN STD_LOGIC_VECTOR (31 downto 0);
    arg1_r_8_reload : IN STD_LOGIC_VECTOR (31 downto 0);
    arg1_r_9_reload : IN STD_LOGIC_VECTOR (31 downto 0);
    add129_993_out : OUT STD_LOGIC_VECTOR (63 downto 0);
    add129_993_out_ap_vld : OUT STD_LOGIC;
    add129_892_out : OUT STD_LOGIC_VECTOR (63 downto 0);
    add129_892_out_ap_vld : OUT STD_LOGIC;
    add129_791_out : OUT STD_LOGIC_VECTOR (63 downto 0);
    add129_791_out_ap_vld : OUT STD_LOGIC;
    add129_690_out : OUT STD_LOGIC_VECTOR (63 downto 0);
    add129_690_out_ap_vld : OUT STD_LOGIC;
    add129_589_out : OUT STD_LOGIC_VECTOR (63 downto 0);
    add129_589_out_ap_vld : OUT STD_LOGIC;
    add129_48288_out : OUT STD_LOGIC_VECTOR (63 downto 0);
    add129_48288_out_ap_vld : OUT STD_LOGIC;
    add129_36487_out : OUT STD_LOGIC_VECTOR (63 downto 0);
    add129_36487_out_ap_vld : OUT STD_LOGIC;
    add129_24686_out : OUT STD_LOGIC_VECTOR (63 downto 0);
    add129_24686_out_ap_vld : OUT STD_LOGIC;
    add129_12885_out : OUT STD_LOGIC_VECTOR (63 downto 0);
    add129_12885_out_ap_vld : OUT STD_LOGIC;
    add12984_out : OUT STD_LOGIC_VECTOR (63 downto 0);
    add12984_out_ap_vld : OUT STD_LOGIC );
end;


architecture behav of fiat_25519_carry_mul_fiat_25519_carry_mul_Pipeline_VITIS_LOOP_55_5 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv4_A : STD_LOGIC_VECTOR (3 downto 0) := "1010";
    constant ap_const_lv4_9 : STD_LOGIC_VECTOR (3 downto 0) := "1001";
    constant ap_const_lv4_8 : STD_LOGIC_VECTOR (3 downto 0) := "1000";
    constant ap_const_lv3_6 : STD_LOGIC_VECTOR (2 downto 0) := "110";
    constant ap_const_lv3_5 : STD_LOGIC_VECTOR (2 downto 0) := "101";
    constant ap_const_lv4_5 : STD_LOGIC_VECTOR (3 downto 0) := "0101";
    constant ap_const_lv3_4 : STD_LOGIC_VECTOR (2 downto 0) := "100";
    constant ap_const_lv4_6 : STD_LOGIC_VECTOR (3 downto 0) := "0110";
    constant ap_const_lv5_7 : STD_LOGIC_VECTOR (4 downto 0) := "00111";
    constant ap_const_lv5_A : STD_LOGIC_VECTOR (4 downto 0) := "01010";
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv5_8 : STD_LOGIC_VECTOR (4 downto 0) := "01000";
    constant ap_const_lv5_9 : STD_LOGIC_VECTOR (4 downto 0) := "01001";
    constant ap_const_lv3_7 : STD_LOGIC_VECTOR (2 downto 0) := "111";
    constant ap_const_lv2_3 : STD_LOGIC_VECTOR (1 downto 0) := "11";
    constant ap_const_lv64_FFFFFFFFFFFFFFFF : STD_LOGIC_VECTOR (63 downto 0) := "1111111111111111111111111111111111111111111111111111111111111111";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal icmp_ln67_fu_676_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter0_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal zext_ln68_20_cast_fu_614_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln68_20_cast_reg_2081 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln67_fu_682_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln67_reg_2090 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln55_fu_690_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln55_reg_2102 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln55_1_fu_694_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal trunc_ln55_1_reg_2107 : STD_LOGIC_VECTOR (2 downto 0);
    signal sub_ln68_fu_698_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal sub_ln68_reg_2117 : STD_LOGIC_VECTOR (3 downto 0);
    signal sub_ln68_1_fu_704_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal sub_ln68_1_reg_2122 : STD_LOGIC_VECTOR (3 downto 0);
    signal sub_ln68_2_fu_710_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal sub_ln68_2_reg_2127 : STD_LOGIC_VECTOR (2 downto 0);
    signal sub_ln68_3_fu_716_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal sub_ln68_3_reg_2132 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln67_1_fu_728_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln67_1_reg_2137 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln68_4_fu_734_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal sub_ln68_4_reg_2143 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln68_fu_746_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln68_reg_2148 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln67_2_fu_758_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln67_2_reg_2154 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln68_5_fu_764_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal sub_ln68_5_reg_2160 : STD_LOGIC_VECTOR (1 downto 0);
    signal icmp_ln68_1_fu_776_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln68_1_reg_2165 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln67_3_fu_788_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln67_3_reg_2171 : STD_LOGIC_VECTOR (0 downto 0);
    signal add12984_fu_160 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln68_16_fu_1495_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal ap_loop_init : STD_LOGIC;
    signal add129_12885_fu_164 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln68_21_fu_1538_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add129_24686_fu_168 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln68_26_fu_1580_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add129_36487_fu_172 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln68_31_fu_1628_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add129_48288_fu_176 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln68_36_fu_1682_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add129_589_fu_180 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln68_41_fu_1742_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add129_690_fu_184 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln68_11_fu_1444_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add129_791_fu_188 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln68_7_fu_1367_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add129_892_fu_192 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln68_4_fu_1301_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add129_993_fu_196 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln68_2_fu_1136_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal i1_fu_200 : STD_LOGIC_VECTOR (3 downto 0);
    signal i1_2_fu_722_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_sig_allocacmp_i1_1 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal mul_ln68_fu_454_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln68_10_fu_1116_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln68_fu_454_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln68_fu_840_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln68_1_fu_458_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln68_9_fu_1093_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln68_1_fu_458_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln68_2_fu_462_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln68_11_fu_1153_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln68_2_fu_462_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln68_3_fu_466_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln68_21_fu_1318_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln68_3_fu_466_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln68_4_fu_470_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln68_8_fu_1073_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln68_4_fu_470_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln68_5_fu_474_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln68_5_fu_474_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln68_19_fu_1270_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln68_6_fu_478_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln68_22_fu_1384_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln68_6_fu_478_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln68_7_fu_482_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln68_7_fu_482_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln68_18_fu_1245_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln68_8_fu_486_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln68_8_fu_486_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln68_9_fu_490_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln68_7_fu_1040_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln68_9_fu_490_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln68_10_fu_494_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln68_10_fu_494_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln68_11_fu_498_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln68_11_fu_498_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln68_12_fu_502_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln68_12_fu_502_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln68_14_fu_1189_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln68_13_fu_506_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln68_23_fu_1461_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln68_13_fu_506_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln68_5_fu_983_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln68_14_fu_510_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln68_14_fu_510_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln68_3_fu_934_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln68_15_fu_514_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln68_15_fu_514_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln68_16_fu_518_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln68_16_fu_518_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln68_17_fu_522_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln68_17_fu_522_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln68_15_fu_1208_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln68_18_fu_526_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln68_18_fu_526_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln68_6_fu_1018_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln68_19_fu_530_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln68_19_fu_530_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln68_4_fu_966_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln68_20_fu_534_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln68_20_fu_534_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln68_21_fu_538_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln68_21_fu_538_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln68_22_fu_542_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln68_22_fu_542_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln68_23_fu_546_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln68_23_fu_546_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln68_24_fu_550_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln68_24_fu_550_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln68_16_fu_1214_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln68_25_fu_554_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln68_25_fu_554_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln68_26_fu_558_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln68_26_fu_558_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln68_27_fu_562_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln68_27_fu_562_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln68_28_fu_566_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln68_28_fu_566_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln68_29_fu_570_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln68_29_fu_570_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln68_17_fu_1239_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln68_30_fu_574_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln68_30_fu_574_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln68_31_fu_578_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln68_31_fu_578_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln68_32_fu_582_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln68_32_fu_582_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln68_33_fu_586_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln68_33_fu_586_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln68_34_fu_590_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln68_34_fu_590_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln68_35_fu_594_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln68_35_fu_594_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln68_36_fu_598_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln68_36_fu_598_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln68_37_fu_602_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln68_37_fu_602_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln68_38_fu_606_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln68_38_fu_606_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln68_39_fu_610_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln68_39_fu_610_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln68_fu_740_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal zext_ln67_fu_686_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal add_ln67_1_fu_752_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal add_ln68_1_fu_770_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal add_ln67_2_fu_782_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_s_fu_829_p8 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_1_fu_854_p12 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_2_fu_878_p11 : STD_LOGIC_VECTOR (31 downto 0);
    signal shl_ln68_fu_895_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln68_fu_901_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_3_fu_918_p9 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_3_fu_918_p10 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_4_fu_940_p9 : STD_LOGIC_VECTOR (31 downto 0);
    signal shl_ln68_1_fu_953_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln68_1_fu_959_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_5_fu_972_p8 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_6_fu_994_p7 : STD_LOGIC_VECTOR (31 downto 0);
    signal and_ln67_fu_990_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal shl_ln68_2_fu_1004_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln68_2_fu_1010_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_7_fu_1030_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_7_fu_1030_p6 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_8_fu_1051_p5 : STD_LOGIC_VECTOR (31 downto 0);
    signal and_ln67_1_fu_1047_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal shl_ln68_3_fu_1059_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln68_3_fu_1065_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal xor_ln68_2_fu_1080_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_9_fu_1085_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal and_ln67_2_fu_1100_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal shl_ln68_4_fu_1104_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln68_4_fu_1109_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln68_fu_454_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal select_ln68_9_fu_1123_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal and_ln68_fu_1130_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_10_fu_1142_p8 : STD_LOGIC_VECTOR (31 downto 0);
    signal shl_ln68_5_fu_1171_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln68_5_fu_1177_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal shl_ln68_6_fu_1195_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln68_6_fu_1201_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal and_ln67_3_fu_1220_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal shl_ln68_7_fu_1225_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln68_7_fu_1231_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal and_ln67_4_fu_1251_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal shl_ln68_8_fu_1256_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln68_8_fu_1262_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln68_1_fu_458_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal select_ln68_10_fu_1276_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln68_2_fu_462_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal and_ln68_2_fu_1289_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal and_ln68_1_fu_1283_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln68_3_fu_1295_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_11_fu_1307_p8 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln68_3_fu_466_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln68_4_fu_470_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal select_ln68_11_fu_1336_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln68_5_fu_474_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal and_ln68_5_fu_1349_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal and_ln68_3_fu_1330_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln68_5_fu_1355_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal and_ln68_4_fu_1343_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln68_6_fu_1361_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_12_fu_1373_p8 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln68_6_fu_478_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln68_7_fu_482_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln68_8_fu_486_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln68_9_fu_490_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal select_ln68_12_fu_1413_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal and_ln68_9_fu_1420_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal and_ln68_7_fu_1401_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal and_ln68_8_fu_1407_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal and_ln68_6_fu_1395_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln68_9_fu_1432_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln68_8_fu_1426_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln68_10_fu_1438_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_13_fu_1450_p8 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln68_10_fu_494_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln68_11_fu_498_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln68_12_fu_502_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln68_13_fu_506_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln68_13_fu_1477_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln68_14_fu_510_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln68_14_fu_1483_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln68_12_fu_1471_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln68_15_fu_1489_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln68_18_fu_526_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal select_ln68_13_fu_1501_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln68_15_fu_514_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln68_16_fu_518_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln68_17_fu_522_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal and_ln68_10_fu_1508_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln68_18_fu_1520_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln68_19_fu_530_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln68_19_fu_1526_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln68_17_fu_1514_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln68_20_fu_1532_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln68_23_fu_546_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln68_24_fu_550_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln68_22_fu_542_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln68_20_fu_534_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal and_ln68_12_fu_1550_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal and_ln68_11_fu_1544_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln68_23_fu_1562_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln68_21_fu_538_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln68_24_fu_1568_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln68_22_fu_1556_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln68_25_fu_1574_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln68_25_fu_554_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln68_28_fu_566_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln68_29_fu_570_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln68_26_fu_558_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln68_27_fu_562_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal and_ln68_15_fu_1598_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal and_ln68_14_fu_1592_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln68_28_fu_1610_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal and_ln68_13_fu_1586_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln68_29_fu_1616_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln68_27_fu_1604_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln68_30_fu_1622_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln68_30_fu_574_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln68_31_fu_578_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln68_33_fu_586_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln68_34_fu_590_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln68_32_fu_582_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal and_ln68_16_fu_1634_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal and_ln68_17_fu_1640_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal and_ln68_18_fu_1646_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln68_33_fu_1664_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal and_ln68_19_fu_1652_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln68_34_fu_1670_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln68_32_fu_1658_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln68_35_fu_1676_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln68_35_fu_594_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln68_36_fu_598_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln68_37_fu_602_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln68_38_fu_606_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln68_39_fu_610_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal and_ln68_20_fu_1688_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal and_ln68_21_fu_1694_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal and_ln68_22_fu_1700_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal and_ln68_23_fu_1706_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln68_38_fu_1724_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal and_ln68_24_fu_1712_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln68_39_fu_1730_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln68_37_fu_1718_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln68_40_fu_1736_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal mul_ln68_10_fu_494_p00 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln68_11_fu_498_p10 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln68_15_fu_514_p00 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln68_16_fu_518_p10 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_ce_reg : STD_LOGIC;

    component fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        dout : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component fiat_25519_carry_mul_mux_6_3_32_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        din4_WIDTH : INTEGER;
        din5_WIDTH : INTEGER;
        din6_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        din2 : IN STD_LOGIC_VECTOR (31 downto 0);
        din3 : IN STD_LOGIC_VECTOR (31 downto 0);
        din4 : IN STD_LOGIC_VECTOR (31 downto 0);
        din5 : IN STD_LOGIC_VECTOR (31 downto 0);
        din6 : IN STD_LOGIC_VECTOR (2 downto 0);
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component fiat_25519_carry_mul_mux_10_4_32_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        din4_WIDTH : INTEGER;
        din5_WIDTH : INTEGER;
        din6_WIDTH : INTEGER;
        din7_WIDTH : INTEGER;
        din8_WIDTH : INTEGER;
        din9_WIDTH : INTEGER;
        din10_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        din2 : IN STD_LOGIC_VECTOR (31 downto 0);
        din3 : IN STD_LOGIC_VECTOR (31 downto 0);
        din4 : IN STD_LOGIC_VECTOR (31 downto 0);
        din5 : IN STD_LOGIC_VECTOR (31 downto 0);
        din6 : IN STD_LOGIC_VECTOR (31 downto 0);
        din7 : IN STD_LOGIC_VECTOR (31 downto 0);
        din8 : IN STD_LOGIC_VECTOR (31 downto 0);
        din9 : IN STD_LOGIC_VECTOR (31 downto 0);
        din10 : IN STD_LOGIC_VECTOR (3 downto 0);
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component fiat_25519_carry_mul_mux_9_4_32_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        din4_WIDTH : INTEGER;
        din5_WIDTH : INTEGER;
        din6_WIDTH : INTEGER;
        din7_WIDTH : INTEGER;
        din8_WIDTH : INTEGER;
        din9_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        din2 : IN STD_LOGIC_VECTOR (31 downto 0);
        din3 : IN STD_LOGIC_VECTOR (31 downto 0);
        din4 : IN STD_LOGIC_VECTOR (31 downto 0);
        din5 : IN STD_LOGIC_VECTOR (31 downto 0);
        din6 : IN STD_LOGIC_VECTOR (31 downto 0);
        din7 : IN STD_LOGIC_VECTOR (31 downto 0);
        din8 : IN STD_LOGIC_VECTOR (31 downto 0);
        din9 : IN STD_LOGIC_VECTOR (3 downto 0);
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component fiat_25519_carry_mul_mux_8_3_32_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        din4_WIDTH : INTEGER;
        din5_WIDTH : INTEGER;
        din6_WIDTH : INTEGER;
        din7_WIDTH : INTEGER;
        din8_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        din2 : IN STD_LOGIC_VECTOR (31 downto 0);
        din3 : IN STD_LOGIC_VECTOR (31 downto 0);
        din4 : IN STD_LOGIC_VECTOR (31 downto 0);
        din5 : IN STD_LOGIC_VECTOR (31 downto 0);
        din6 : IN STD_LOGIC_VECTOR (31 downto 0);
        din7 : IN STD_LOGIC_VECTOR (31 downto 0);
        din8 : IN STD_LOGIC_VECTOR (2 downto 0);
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component fiat_25519_carry_mul_mux_7_3_32_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        din4_WIDTH : INTEGER;
        din5_WIDTH : INTEGER;
        din6_WIDTH : INTEGER;
        din7_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        din2 : IN STD_LOGIC_VECTOR (31 downto 0);
        din3 : IN STD_LOGIC_VECTOR (31 downto 0);
        din4 : IN STD_LOGIC_VECTOR (31 downto 0);
        din5 : IN STD_LOGIC_VECTOR (31 downto 0);
        din6 : IN STD_LOGIC_VECTOR (31 downto 0);
        din7 : IN STD_LOGIC_VECTOR (2 downto 0);
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component fiat_25519_carry_mul_mux_5_3_32_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        din4_WIDTH : INTEGER;
        din5_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        din2 : IN STD_LOGIC_VECTOR (31 downto 0);
        din3 : IN STD_LOGIC_VECTOR (31 downto 0);
        din4 : IN STD_LOGIC_VECTOR (31 downto 0);
        din5 : IN STD_LOGIC_VECTOR (2 downto 0);
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component fiat_25519_carry_mul_mux_4_2_32_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        din4_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        din2 : IN STD_LOGIC_VECTOR (31 downto 0);
        din3 : IN STD_LOGIC_VECTOR (31 downto 0);
        din4 : IN STD_LOGIC_VECTOR (1 downto 0);
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component fiat_25519_carry_mul_mux_3_2_32_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        din2 : IN STD_LOGIC_VECTOR (31 downto 0);
        din3 : IN STD_LOGIC_VECTOR (1 downto 0);
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component fiat_25519_carry_mul_mux_2_1_32_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        din2 : IN STD_LOGIC_VECTOR (0 downto 0);
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component fiat_25519_carry_mul_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    mul_32ns_32ns_64_1_1_U85 : component fiat_25519_carry_mul_mul_32ns_32ns_64_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        din0 => mul_ln68_fu_454_p0,
        din1 => mul_ln68_fu_454_p1,
        dout => mul_ln68_fu_454_p2);

    mul_32ns_32ns_64_1_1_U86 : component fiat_25519_carry_mul_mul_32ns_32ns_64_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        din0 => mul_ln68_1_fu_458_p0,
        din1 => mul_ln68_1_fu_458_p1,
        dout => mul_ln68_1_fu_458_p2);

    mul_32ns_32ns_64_1_1_U87 : component fiat_25519_carry_mul_mul_32ns_32ns_64_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        din0 => mul_ln68_2_fu_462_p0,
        din1 => mul_ln68_2_fu_462_p1,
        dout => mul_ln68_2_fu_462_p2);

    mul_32ns_32ns_64_1_1_U88 : component fiat_25519_carry_mul_mul_32ns_32ns_64_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        din0 => mul_ln68_3_fu_466_p0,
        din1 => mul_ln68_3_fu_466_p1,
        dout => mul_ln68_3_fu_466_p2);

    mul_32ns_32ns_64_1_1_U89 : component fiat_25519_carry_mul_mul_32ns_32ns_64_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        din0 => mul_ln68_4_fu_470_p0,
        din1 => mul_ln68_4_fu_470_p1,
        dout => mul_ln68_4_fu_470_p2);

    mul_32ns_32ns_64_1_1_U90 : component fiat_25519_carry_mul_mul_32ns_32ns_64_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        din0 => mul_ln68_5_fu_474_p0,
        din1 => mul_ln68_5_fu_474_p1,
        dout => mul_ln68_5_fu_474_p2);

    mul_32ns_32ns_64_1_1_U91 : component fiat_25519_carry_mul_mul_32ns_32ns_64_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        din0 => mul_ln68_6_fu_478_p0,
        din1 => mul_ln68_6_fu_478_p1,
        dout => mul_ln68_6_fu_478_p2);

    mul_32ns_32ns_64_1_1_U92 : component fiat_25519_carry_mul_mul_32ns_32ns_64_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        din0 => mul_ln68_7_fu_482_p0,
        din1 => mul_ln68_7_fu_482_p1,
        dout => mul_ln68_7_fu_482_p2);

    mul_32ns_32ns_64_1_1_U93 : component fiat_25519_carry_mul_mul_32ns_32ns_64_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        din0 => mul_ln68_8_fu_486_p0,
        din1 => mul_ln68_8_fu_486_p1,
        dout => mul_ln68_8_fu_486_p2);

    mul_32ns_32ns_64_1_1_U94 : component fiat_25519_carry_mul_mul_32ns_32ns_64_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        din0 => mul_ln68_9_fu_490_p0,
        din1 => mul_ln68_9_fu_490_p1,
        dout => mul_ln68_9_fu_490_p2);

    mul_32ns_32ns_64_1_1_U95 : component fiat_25519_carry_mul_mul_32ns_32ns_64_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        din0 => mul_ln68_10_fu_494_p0,
        din1 => mul_ln68_10_fu_494_p1,
        dout => mul_ln68_10_fu_494_p2);

    mul_32ns_32ns_64_1_1_U96 : component fiat_25519_carry_mul_mul_32ns_32ns_64_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        din0 => mul_ln68_11_fu_498_p0,
        din1 => mul_ln68_11_fu_498_p1,
        dout => mul_ln68_11_fu_498_p2);

    mul_32ns_32ns_64_1_1_U97 : component fiat_25519_carry_mul_mul_32ns_32ns_64_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        din0 => mul_ln68_12_fu_502_p0,
        din1 => mul_ln68_12_fu_502_p1,
        dout => mul_ln68_12_fu_502_p2);

    mul_32ns_32ns_64_1_1_U98 : component fiat_25519_carry_mul_mul_32ns_32ns_64_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        din0 => mul_ln68_13_fu_506_p0,
        din1 => mul_ln68_13_fu_506_p1,
        dout => mul_ln68_13_fu_506_p2);

    mul_32ns_32ns_64_1_1_U99 : component fiat_25519_carry_mul_mul_32ns_32ns_64_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        din0 => mul_ln68_14_fu_510_p0,
        din1 => mul_ln68_14_fu_510_p1,
        dout => mul_ln68_14_fu_510_p2);

    mul_32ns_32ns_64_1_1_U100 : component fiat_25519_carry_mul_mul_32ns_32ns_64_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        din0 => mul_ln68_15_fu_514_p0,
        din1 => mul_ln68_15_fu_514_p1,
        dout => mul_ln68_15_fu_514_p2);

    mul_32ns_32ns_64_1_1_U101 : component fiat_25519_carry_mul_mul_32ns_32ns_64_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        din0 => mul_ln68_16_fu_518_p0,
        din1 => mul_ln68_16_fu_518_p1,
        dout => mul_ln68_16_fu_518_p2);

    mul_32ns_32ns_64_1_1_U102 : component fiat_25519_carry_mul_mul_32ns_32ns_64_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        din0 => mul_ln68_17_fu_522_p0,
        din1 => mul_ln68_17_fu_522_p1,
        dout => mul_ln68_17_fu_522_p2);

    mul_32ns_32ns_64_1_1_U103 : component fiat_25519_carry_mul_mul_32ns_32ns_64_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        din0 => mul_ln68_18_fu_526_p0,
        din1 => mul_ln68_18_fu_526_p1,
        dout => mul_ln68_18_fu_526_p2);

    mul_32ns_32ns_64_1_1_U104 : component fiat_25519_carry_mul_mul_32ns_32ns_64_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        din0 => mul_ln68_19_fu_530_p0,
        din1 => mul_ln68_19_fu_530_p1,
        dout => mul_ln68_19_fu_530_p2);

    mul_32ns_32ns_64_1_1_U105 : component fiat_25519_carry_mul_mul_32ns_32ns_64_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        din0 => mul_ln68_20_fu_534_p0,
        din1 => mul_ln68_20_fu_534_p1,
        dout => mul_ln68_20_fu_534_p2);

    mul_32ns_32ns_64_1_1_U106 : component fiat_25519_carry_mul_mul_32ns_32ns_64_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        din0 => mul_ln68_21_fu_538_p0,
        din1 => mul_ln68_21_fu_538_p1,
        dout => mul_ln68_21_fu_538_p2);

    mul_32ns_32ns_64_1_1_U107 : component fiat_25519_carry_mul_mul_32ns_32ns_64_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        din0 => mul_ln68_22_fu_542_p0,
        din1 => mul_ln68_22_fu_542_p1,
        dout => mul_ln68_22_fu_542_p2);

    mul_32ns_32ns_64_1_1_U108 : component fiat_25519_carry_mul_mul_32ns_32ns_64_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        din0 => mul_ln68_23_fu_546_p0,
        din1 => mul_ln68_23_fu_546_p1,
        dout => mul_ln68_23_fu_546_p2);

    mul_32ns_32ns_64_1_1_U109 : component fiat_25519_carry_mul_mul_32ns_32ns_64_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        din0 => mul_ln68_24_fu_550_p0,
        din1 => mul_ln68_24_fu_550_p1,
        dout => mul_ln68_24_fu_550_p2);

    mul_32ns_32ns_64_1_1_U110 : component fiat_25519_carry_mul_mul_32ns_32ns_64_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        din0 => mul_ln68_25_fu_554_p0,
        din1 => mul_ln68_25_fu_554_p1,
        dout => mul_ln68_25_fu_554_p2);

    mul_32ns_32ns_64_1_1_U111 : component fiat_25519_carry_mul_mul_32ns_32ns_64_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        din0 => mul_ln68_26_fu_558_p0,
        din1 => mul_ln68_26_fu_558_p1,
        dout => mul_ln68_26_fu_558_p2);

    mul_32ns_32ns_64_1_1_U112 : component fiat_25519_carry_mul_mul_32ns_32ns_64_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        din0 => mul_ln68_27_fu_562_p0,
        din1 => mul_ln68_27_fu_562_p1,
        dout => mul_ln68_27_fu_562_p2);

    mul_32ns_32ns_64_1_1_U113 : component fiat_25519_carry_mul_mul_32ns_32ns_64_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        din0 => mul_ln68_28_fu_566_p0,
        din1 => mul_ln68_28_fu_566_p1,
        dout => mul_ln68_28_fu_566_p2);

    mul_32ns_32ns_64_1_1_U114 : component fiat_25519_carry_mul_mul_32ns_32ns_64_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        din0 => mul_ln68_29_fu_570_p0,
        din1 => mul_ln68_29_fu_570_p1,
        dout => mul_ln68_29_fu_570_p2);

    mul_32ns_32ns_64_1_1_U115 : component fiat_25519_carry_mul_mul_32ns_32ns_64_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        din0 => mul_ln68_30_fu_574_p0,
        din1 => mul_ln68_30_fu_574_p1,
        dout => mul_ln68_30_fu_574_p2);

    mul_32ns_32ns_64_1_1_U116 : component fiat_25519_carry_mul_mul_32ns_32ns_64_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        din0 => mul_ln68_31_fu_578_p0,
        din1 => mul_ln68_31_fu_578_p1,
        dout => mul_ln68_31_fu_578_p2);

    mul_32ns_32ns_64_1_1_U117 : component fiat_25519_carry_mul_mul_32ns_32ns_64_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        din0 => mul_ln68_32_fu_582_p0,
        din1 => mul_ln68_32_fu_582_p1,
        dout => mul_ln68_32_fu_582_p2);

    mul_32ns_32ns_64_1_1_U118 : component fiat_25519_carry_mul_mul_32ns_32ns_64_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        din0 => mul_ln68_33_fu_586_p0,
        din1 => mul_ln68_33_fu_586_p1,
        dout => mul_ln68_33_fu_586_p2);

    mul_32ns_32ns_64_1_1_U119 : component fiat_25519_carry_mul_mul_32ns_32ns_64_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        din0 => mul_ln68_34_fu_590_p0,
        din1 => mul_ln68_34_fu_590_p1,
        dout => mul_ln68_34_fu_590_p2);

    mul_32ns_32ns_64_1_1_U120 : component fiat_25519_carry_mul_mul_32ns_32ns_64_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        din0 => mul_ln68_35_fu_594_p0,
        din1 => mul_ln68_35_fu_594_p1,
        dout => mul_ln68_35_fu_594_p2);

    mul_32ns_32ns_64_1_1_U121 : component fiat_25519_carry_mul_mul_32ns_32ns_64_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        din0 => mul_ln68_36_fu_598_p0,
        din1 => mul_ln68_36_fu_598_p1,
        dout => mul_ln68_36_fu_598_p2);

    mul_32ns_32ns_64_1_1_U122 : component fiat_25519_carry_mul_mul_32ns_32ns_64_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        din0 => mul_ln68_37_fu_602_p0,
        din1 => mul_ln68_37_fu_602_p1,
        dout => mul_ln68_37_fu_602_p2);

    mul_32ns_32ns_64_1_1_U123 : component fiat_25519_carry_mul_mul_32ns_32ns_64_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        din0 => mul_ln68_38_fu_606_p0,
        din1 => mul_ln68_38_fu_606_p1,
        dout => mul_ln68_38_fu_606_p2);

    mul_32ns_32ns_64_1_1_U124 : component fiat_25519_carry_mul_mul_32ns_32ns_64_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        din0 => mul_ln68_39_fu_610_p0,
        din1 => mul_ln68_39_fu_610_p1,
        dout => mul_ln68_39_fu_610_p2);

    mux_6_3_32_1_1_U125 : component fiat_25519_carry_mul_mux_6_3_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 32,
        din4_WIDTH => 32,
        din5_WIDTH => 32,
        din6_WIDTH => 3,
        dout_WIDTH => 32)
    port map (
        din0 => arg1_r_reload,
        din1 => arg1_r_1_reload,
        din2 => arg1_r_2_reload,
        din3 => arg1_r_3_reload,
        din4 => arg1_r_4_reload,
        din5 => arg1_r_5_reload,
        din6 => trunc_ln55_1_reg_2107,
        dout => tmp_s_fu_829_p8);

    mux_10_4_32_1_1_U126 : component fiat_25519_carry_mul_mux_10_4_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 32,
        din4_WIDTH => 32,
        din5_WIDTH => 32,
        din6_WIDTH => 32,
        din7_WIDTH => 32,
        din8_WIDTH => 32,
        din9_WIDTH => 32,
        din10_WIDTH => 4,
        dout_WIDTH => 32)
    port map (
        din0 => ap_const_lv32_0,
        din1 => ap_const_lv32_0,
        din2 => ap_const_lv32_0,
        din3 => ap_const_lv32_0,
        din4 => arg2_r_4_reload,
        din5 => arg2_r_5_reload,
        din6 => arg2_r_6_reload,
        din7 => arg2_r_7_reload,
        din8 => arg2_r_8_reload,
        din9 => arg2_r_9_reload,
        din10 => sub_ln68_reg_2117,
        dout => tmp_1_fu_854_p12);

    mux_9_4_32_1_1_U127 : component fiat_25519_carry_mul_mux_9_4_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 32,
        din4_WIDTH => 32,
        din5_WIDTH => 32,
        din6_WIDTH => 32,
        din7_WIDTH => 32,
        din8_WIDTH => 32,
        din9_WIDTH => 4,
        dout_WIDTH => 32)
    port map (
        din0 => ap_const_lv32_0,
        din1 => ap_const_lv32_0,
        din2 => ap_const_lv32_0,
        din3 => arg2_r_3_reload,
        din4 => arg2_r_4_reload,
        din5 => arg2_r_5_reload,
        din6 => arg2_r_6_reload,
        din7 => arg2_r_7_reload,
        din8 => arg2_r_8_reload,
        din9 => sub_ln68_1_reg_2122,
        dout => tmp_2_fu_878_p11);

    mux_8_3_32_1_1_U128 : component fiat_25519_carry_mul_mux_8_3_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 32,
        din4_WIDTH => 32,
        din5_WIDTH => 32,
        din6_WIDTH => 32,
        din7_WIDTH => 32,
        din8_WIDTH => 3,
        dout_WIDTH => 32)
    port map (
        din0 => ap_const_lv32_0,
        din1 => ap_const_lv32_0,
        din2 => arg2_r_2_reload,
        din3 => arg2_r_3_reload,
        din4 => arg2_r_4_reload,
        din5 => arg2_r_5_reload,
        din6 => arg2_r_6_reload,
        din7 => arg2_r_7_reload,
        din8 => tmp_3_fu_918_p9,
        dout => tmp_3_fu_918_p10);

    mux_7_3_32_1_1_U129 : component fiat_25519_carry_mul_mux_7_3_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 32,
        din4_WIDTH => 32,
        din5_WIDTH => 32,
        din6_WIDTH => 32,
        din7_WIDTH => 3,
        dout_WIDTH => 32)
    port map (
        din0 => ap_const_lv32_0,
        din1 => arg2_r_1_reload,
        din2 => arg2_r_2_reload,
        din3 => arg2_r_3_reload,
        din4 => arg2_r_4_reload,
        din5 => arg2_r_5_reload,
        din6 => arg2_r_6_reload,
        din7 => sub_ln68_2_reg_2127,
        dout => tmp_4_fu_940_p9);

    mux_6_3_32_1_1_U130 : component fiat_25519_carry_mul_mux_6_3_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 32,
        din4_WIDTH => 32,
        din5_WIDTH => 32,
        din6_WIDTH => 3,
        dout_WIDTH => 32)
    port map (
        din0 => arg2_r_reload,
        din1 => arg2_r_1_reload,
        din2 => arg2_r_2_reload,
        din3 => arg2_r_3_reload,
        din4 => arg2_r_4_reload,
        din5 => arg2_r_5_reload,
        din6 => sub_ln68_3_reg_2132,
        dout => tmp_5_fu_972_p8);

    mux_5_3_32_1_1_U131 : component fiat_25519_carry_mul_mux_5_3_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 32,
        din4_WIDTH => 32,
        din5_WIDTH => 3,
        dout_WIDTH => 32)
    port map (
        din0 => arg2_r_reload,
        din1 => arg2_r_1_reload,
        din2 => arg2_r_2_reload,
        din3 => arg2_r_3_reload,
        din4 => arg2_r_4_reload,
        din5 => sub_ln68_4_reg_2143,
        dout => tmp_6_fu_994_p7);

    mux_4_2_32_1_1_U132 : component fiat_25519_carry_mul_mux_4_2_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 32,
        din4_WIDTH => 2,
        dout_WIDTH => 32)
    port map (
        din0 => arg2_r_reload,
        din1 => arg2_r_1_reload,
        din2 => arg2_r_2_reload,
        din3 => arg2_r_3_reload,
        din4 => tmp_7_fu_1030_p5,
        dout => tmp_7_fu_1030_p6);

    mux_3_2_32_1_1_U133 : component fiat_25519_carry_mul_mux_3_2_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 2,
        dout_WIDTH => 32)
    port map (
        din0 => arg2_r_reload,
        din1 => arg2_r_1_reload,
        din2 => arg2_r_2_reload,
        din3 => sub_ln68_5_reg_2160,
        dout => tmp_8_fu_1051_p5);

    mux_2_1_32_1_1_U134 : component fiat_25519_carry_mul_mux_2_1_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 1,
        dout_WIDTH => 32)
    port map (
        din0 => arg2_r_reload,
        din1 => arg2_r_1_reload,
        din2 => xor_ln68_2_fu_1080_p2,
        dout => tmp_9_fu_1085_p4);

    mux_6_3_32_1_1_U135 : component fiat_25519_carry_mul_mux_6_3_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 32,
        din4_WIDTH => 32,
        din5_WIDTH => 32,
        din6_WIDTH => 3,
        dout_WIDTH => 32)
    port map (
        din0 => arg1_r_1_reload,
        din1 => arg1_r_2_reload,
        din2 => arg1_r_3_reload,
        din3 => arg1_r_4_reload,
        din4 => arg1_r_5_reload,
        din5 => arg1_r_6_reload,
        din6 => trunc_ln55_1_reg_2107,
        dout => tmp_10_fu_1142_p8);

    mux_6_3_32_1_1_U136 : component fiat_25519_carry_mul_mux_6_3_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 32,
        din4_WIDTH => 32,
        din5_WIDTH => 32,
        din6_WIDTH => 3,
        dout_WIDTH => 32)
    port map (
        din0 => arg1_r_2_reload,
        din1 => arg1_r_3_reload,
        din2 => arg1_r_4_reload,
        din3 => arg1_r_5_reload,
        din4 => arg1_r_6_reload,
        din5 => arg1_r_7_reload,
        din6 => trunc_ln55_1_reg_2107,
        dout => tmp_11_fu_1307_p8);

    mux_6_3_32_1_1_U137 : component fiat_25519_carry_mul_mux_6_3_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 32,
        din4_WIDTH => 32,
        din5_WIDTH => 32,
        din6_WIDTH => 3,
        dout_WIDTH => 32)
    port map (
        din0 => arg1_r_3_reload,
        din1 => arg1_r_4_reload,
        din2 => arg1_r_5_reload,
        din3 => arg1_r_6_reload,
        din4 => arg1_r_7_reload,
        din5 => arg1_r_8_reload,
        din6 => trunc_ln55_1_reg_2107,
        dout => tmp_12_fu_1373_p8);

    mux_6_3_32_1_1_U138 : component fiat_25519_carry_mul_mux_6_3_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 32,
        din4_WIDTH => 32,
        din5_WIDTH => 32,
        din6_WIDTH => 3,
        dout_WIDTH => 32)
    port map (
        din0 => arg1_r_4_reload,
        din1 => arg1_r_5_reload,
        din2 => arg1_r_6_reload,
        din3 => arg1_r_7_reload,
        din4 => arg1_r_8_reload,
        din5 => arg1_r_9_reload,
        din6 => trunc_ln55_1_reg_2107,
        dout => tmp_13_fu_1450_p8);

    flow_control_loop_pipe_sequential_init_U : component fiat_25519_carry_mul_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_loop_exit_ready = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter0_stage0)) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    add12984_fu_160_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    add12984_fu_160 <= ap_const_lv64_0;
                elsif ((ap_enable_reg_pp0_iter1 = ap_const_logic_1)) then 
                    add12984_fu_160 <= add_ln68_16_fu_1495_p2;
                end if;
            end if; 
        end if;
    end process;

    add129_12885_fu_164_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    add129_12885_fu_164 <= add59_195_reload;
                elsif ((ap_enable_reg_pp0_iter1 = ap_const_logic_1)) then 
                    add129_12885_fu_164 <= add_ln68_21_fu_1538_p2;
                end if;
            end if; 
        end if;
    end process;

    add129_24686_fu_168_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    add129_24686_fu_168 <= add59_296_reload;
                elsif ((ap_enable_reg_pp0_iter1 = ap_const_logic_1)) then 
                    add129_24686_fu_168 <= add_ln68_26_fu_1580_p2;
                end if;
            end if; 
        end if;
    end process;

    add129_36487_fu_172_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    add129_36487_fu_172 <= add59_397_reload;
                elsif ((ap_enable_reg_pp0_iter1 = ap_const_logic_1)) then 
                    add129_36487_fu_172 <= add_ln68_31_fu_1628_p2;
                end if;
            end if; 
        end if;
    end process;

    add129_48288_fu_176_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    add129_48288_fu_176 <= add59_498_reload;
                elsif ((ap_enable_reg_pp0_iter1 = ap_const_logic_1)) then 
                    add129_48288_fu_176 <= add_ln68_36_fu_1682_p2;
                end if;
            end if; 
        end if;
    end process;

    add129_589_fu_180_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    add129_589_fu_180 <= add59_599_reload;
                elsif ((ap_enable_reg_pp0_iter1 = ap_const_logic_1)) then 
                    add129_589_fu_180 <= add_ln68_41_fu_1742_p2;
                end if;
            end if; 
        end if;
    end process;

    add129_690_fu_184_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    add129_690_fu_184 <= add59_6100_reload;
                elsif ((ap_enable_reg_pp0_iter1 = ap_const_logic_1)) then 
                    add129_690_fu_184 <= add_ln68_11_fu_1444_p2;
                end if;
            end if; 
        end if;
    end process;

    add129_791_fu_188_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    add129_791_fu_188 <= add59_7101_reload;
                elsif ((ap_enable_reg_pp0_iter1 = ap_const_logic_1)) then 
                    add129_791_fu_188 <= add_ln68_7_fu_1367_p2;
                end if;
            end if; 
        end if;
    end process;

    add129_892_fu_192_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    add129_892_fu_192 <= add59_8102_reload;
                elsif ((ap_enable_reg_pp0_iter1 = ap_const_logic_1)) then 
                    add129_892_fu_192 <= add_ln68_4_fu_1301_p2;
                end if;
            end if; 
        end if;
    end process;

    add129_993_fu_196_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    add129_993_fu_196 <= add59_9103_reload;
                elsif ((ap_enable_reg_pp0_iter1 = ap_const_logic_1)) then 
                    add129_993_fu_196 <= add_ln68_2_fu_1136_p2;
                end if;
            end if; 
        end if;
    end process;

    i1_fu_200_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if (((icmp_ln67_fu_676_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                    i1_fu_200 <= i1_2_fu_722_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    i1_fu_200 <= ap_const_lv4_0;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln67_fu_676_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                icmp_ln67_1_reg_2137 <= icmp_ln67_1_fu_728_p2;
                icmp_ln67_2_reg_2154 <= icmp_ln67_2_fu_758_p2;
                icmp_ln67_3_reg_2171 <= icmp_ln67_3_fu_788_p2;
                icmp_ln68_1_reg_2165 <= icmp_ln68_1_fu_776_p2;
                icmp_ln68_reg_2148 <= icmp_ln68_fu_746_p2;
                sub_ln68_1_reg_2122 <= sub_ln68_1_fu_704_p2;
                sub_ln68_2_reg_2127 <= sub_ln68_2_fu_710_p2;
                sub_ln68_3_reg_2132 <= sub_ln68_3_fu_716_p2;
                sub_ln68_4_reg_2143 <= sub_ln68_4_fu_734_p2;
                sub_ln68_5_reg_2160 <= sub_ln68_5_fu_764_p2;
                sub_ln68_reg_2117 <= sub_ln68_fu_698_p2;
                trunc_ln55_1_reg_2107 <= trunc_ln55_1_fu_694_p1;
                trunc_ln55_reg_2102 <= trunc_ln55_fu_690_p1;
                trunc_ln67_reg_2090 <= trunc_ln67_fu_682_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                    zext_ln68_20_cast_reg_2081(31 downto 0) <= zext_ln68_20_cast_fu_614_p1(31 downto 0);
            end if;
        end if;
    end process;
    zext_ln68_20_cast_reg_2081(63 downto 32) <= "00000000000000000000000000000000";

    ap_NS_fsm_assign_proc : process (ap_CS_fsm)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    add12984_out <= add12984_fu_160;

    add12984_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln67_fu_676_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln67_fu_676_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            add12984_out_ap_vld <= ap_const_logic_1;
        else 
            add12984_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    add129_12885_out <= add129_12885_fu_164;

    add129_12885_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln67_fu_676_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln67_fu_676_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            add129_12885_out_ap_vld <= ap_const_logic_1;
        else 
            add129_12885_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    add129_24686_out <= add129_24686_fu_168;

    add129_24686_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln67_fu_676_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln67_fu_676_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            add129_24686_out_ap_vld <= ap_const_logic_1;
        else 
            add129_24686_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    add129_36487_out <= add129_36487_fu_172;

    add129_36487_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln67_fu_676_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln67_fu_676_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            add129_36487_out_ap_vld <= ap_const_logic_1;
        else 
            add129_36487_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    add129_48288_out <= add129_48288_fu_176;

    add129_48288_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln67_fu_676_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln67_fu_676_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            add129_48288_out_ap_vld <= ap_const_logic_1;
        else 
            add129_48288_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    add129_589_out <= add129_589_fu_180;

    add129_589_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln67_fu_676_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln67_fu_676_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            add129_589_out_ap_vld <= ap_const_logic_1;
        else 
            add129_589_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    add129_690_out <= add129_690_fu_184;

    add129_690_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln67_fu_676_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln67_fu_676_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            add129_690_out_ap_vld <= ap_const_logic_1;
        else 
            add129_690_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    add129_791_out <= add129_791_fu_188;

    add129_791_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln67_fu_676_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln67_fu_676_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            add129_791_out_ap_vld <= ap_const_logic_1;
        else 
            add129_791_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    add129_892_out <= add129_892_fu_192;

    add129_892_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln67_fu_676_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln67_fu_676_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            add129_892_out_ap_vld <= ap_const_logic_1;
        else 
            add129_892_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    add129_993_out <= add129_993_fu_196;

    add129_993_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln67_fu_676_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln67_fu_676_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            add129_993_out_ap_vld <= ap_const_logic_1;
        else 
            add129_993_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    add_ln67_1_fu_752_p2 <= std_logic_vector(unsigned(zext_ln67_fu_686_p1) + unsigned(ap_const_lv5_7));
    add_ln67_2_fu_782_p2 <= std_logic_vector(unsigned(zext_ln67_fu_686_p1) + unsigned(ap_const_lv5_9));
    add_ln68_10_fu_1438_p2 <= std_logic_vector(unsigned(add_ln68_9_fu_1432_p2) + unsigned(add_ln68_8_fu_1426_p2));
    add_ln68_11_fu_1444_p2 <= std_logic_vector(unsigned(add129_690_fu_184) + unsigned(add_ln68_10_fu_1438_p2));
    add_ln68_12_fu_1471_p2 <= std_logic_vector(unsigned(mul_ln68_10_fu_494_p2) + unsigned(mul_ln68_11_fu_498_p2));
    add_ln68_13_fu_1477_p2 <= std_logic_vector(unsigned(mul_ln68_12_fu_502_p2) + unsigned(mul_ln68_13_fu_506_p2));
    add_ln68_14_fu_1483_p2 <= std_logic_vector(unsigned(add_ln68_13_fu_1477_p2) + unsigned(mul_ln68_14_fu_510_p2));
    add_ln68_15_fu_1489_p2 <= std_logic_vector(unsigned(add_ln68_14_fu_1483_p2) + unsigned(add_ln68_12_fu_1471_p2));
    add_ln68_16_fu_1495_p2 <= std_logic_vector(unsigned(add12984_fu_160) + unsigned(add_ln68_15_fu_1489_p2));
    add_ln68_17_fu_1514_p2 <= std_logic_vector(unsigned(mul_ln68_15_fu_514_p2) + unsigned(mul_ln68_16_fu_518_p2));
    add_ln68_18_fu_1520_p2 <= std_logic_vector(unsigned(mul_ln68_17_fu_522_p2) + unsigned(and_ln68_10_fu_1508_p2));
    add_ln68_19_fu_1526_p2 <= std_logic_vector(unsigned(add_ln68_18_fu_1520_p2) + unsigned(mul_ln68_19_fu_530_p2));
    add_ln68_1_fu_770_p2 <= std_logic_vector(unsigned(zext_ln67_fu_686_p1) + unsigned(ap_const_lv5_8));
    add_ln68_20_fu_1532_p2 <= std_logic_vector(unsigned(add_ln68_19_fu_1526_p2) + unsigned(add_ln68_17_fu_1514_p2));
    add_ln68_21_fu_1538_p2 <= std_logic_vector(unsigned(add129_12885_fu_164) + unsigned(add_ln68_20_fu_1532_p2));
    add_ln68_22_fu_1556_p2 <= std_logic_vector(unsigned(mul_ln68_22_fu_542_p2) + unsigned(mul_ln68_20_fu_534_p2));
    add_ln68_23_fu_1562_p2 <= std_logic_vector(unsigned(and_ln68_12_fu_1550_p2) + unsigned(and_ln68_11_fu_1544_p2));
    add_ln68_24_fu_1568_p2 <= std_logic_vector(unsigned(add_ln68_23_fu_1562_p2) + unsigned(mul_ln68_21_fu_538_p2));
    add_ln68_25_fu_1574_p2 <= std_logic_vector(unsigned(add_ln68_24_fu_1568_p2) + unsigned(add_ln68_22_fu_1556_p2));
    add_ln68_26_fu_1580_p2 <= std_logic_vector(unsigned(add129_24686_fu_168) + unsigned(add_ln68_25_fu_1574_p2));
    add_ln68_27_fu_1604_p2 <= std_logic_vector(unsigned(mul_ln68_26_fu_558_p2) + unsigned(mul_ln68_27_fu_562_p2));
    add_ln68_28_fu_1610_p2 <= std_logic_vector(unsigned(and_ln68_15_fu_1598_p2) + unsigned(and_ln68_14_fu_1592_p2));
    add_ln68_29_fu_1616_p2 <= std_logic_vector(unsigned(add_ln68_28_fu_1610_p2) + unsigned(and_ln68_13_fu_1586_p2));
    add_ln68_2_fu_1136_p2 <= std_logic_vector(unsigned(and_ln68_fu_1130_p2) + unsigned(add129_993_fu_196));
    add_ln68_30_fu_1622_p2 <= std_logic_vector(unsigned(add_ln68_29_fu_1616_p2) + unsigned(add_ln68_27_fu_1604_p2));
    add_ln68_31_fu_1628_p2 <= std_logic_vector(unsigned(add129_36487_fu_172) + unsigned(add_ln68_30_fu_1622_p2));
    add_ln68_32_fu_1658_p2 <= std_logic_vector(unsigned(mul_ln68_32_fu_582_p2) + unsigned(and_ln68_16_fu_1634_p2));
    add_ln68_33_fu_1664_p2 <= std_logic_vector(unsigned(and_ln68_17_fu_1640_p2) + unsigned(and_ln68_18_fu_1646_p2));
    add_ln68_34_fu_1670_p2 <= std_logic_vector(unsigned(add_ln68_33_fu_1664_p2) + unsigned(and_ln68_19_fu_1652_p2));
    add_ln68_35_fu_1676_p2 <= std_logic_vector(unsigned(add_ln68_34_fu_1670_p2) + unsigned(add_ln68_32_fu_1658_p2));
    add_ln68_36_fu_1682_p2 <= std_logic_vector(unsigned(add129_48288_fu_176) + unsigned(add_ln68_35_fu_1676_p2));
    add_ln68_37_fu_1718_p2 <= std_logic_vector(unsigned(and_ln68_20_fu_1688_p2) + unsigned(and_ln68_21_fu_1694_p2));
    add_ln68_38_fu_1724_p2 <= std_logic_vector(unsigned(and_ln68_22_fu_1700_p2) + unsigned(and_ln68_23_fu_1706_p2));
    add_ln68_39_fu_1730_p2 <= std_logic_vector(unsigned(add_ln68_38_fu_1724_p2) + unsigned(and_ln68_24_fu_1712_p2));
    add_ln68_3_fu_1295_p2 <= std_logic_vector(unsigned(and_ln68_2_fu_1289_p2) + unsigned(and_ln68_1_fu_1283_p2));
    add_ln68_40_fu_1736_p2 <= std_logic_vector(unsigned(add_ln68_39_fu_1730_p2) + unsigned(add_ln68_37_fu_1718_p2));
    add_ln68_41_fu_1742_p2 <= std_logic_vector(unsigned(add129_589_fu_180) + unsigned(add_ln68_40_fu_1736_p2));
    add_ln68_4_fu_1301_p2 <= std_logic_vector(unsigned(add129_892_fu_192) + unsigned(add_ln68_3_fu_1295_p2));
    add_ln68_5_fu_1355_p2 <= std_logic_vector(unsigned(and_ln68_5_fu_1349_p2) + unsigned(and_ln68_3_fu_1330_p2));
    add_ln68_6_fu_1361_p2 <= std_logic_vector(unsigned(add_ln68_5_fu_1355_p2) + unsigned(and_ln68_4_fu_1343_p2));
    add_ln68_7_fu_1367_p2 <= std_logic_vector(unsigned(add129_791_fu_188) + unsigned(add_ln68_6_fu_1361_p2));
    add_ln68_8_fu_1426_p2 <= std_logic_vector(unsigned(and_ln68_9_fu_1420_p2) + unsigned(and_ln68_7_fu_1401_p2));
    add_ln68_9_fu_1432_p2 <= std_logic_vector(unsigned(and_ln68_8_fu_1407_p2) + unsigned(and_ln68_6_fu_1395_p2));
    add_ln68_fu_740_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_i1_1) + unsigned(ap_const_lv4_6));
    and_ln67_1_fu_1047_p2 <= (trunc_ln67_reg_2090 and icmp_ln67_2_reg_2154);
    and_ln67_2_fu_1100_p2 <= (trunc_ln67_reg_2090 and icmp_ln67_3_reg_2171);
    and_ln67_3_fu_1220_p2 <= (xor_ln68_2_fu_1080_p2 and icmp_ln68_reg_2148);
    and_ln67_4_fu_1251_p2 <= (xor_ln68_2_fu_1080_p2 and icmp_ln68_1_reg_2165);
    and_ln67_fu_990_p2 <= (trunc_ln67_reg_2090 and icmp_ln67_1_reg_2137);
    and_ln68_10_fu_1508_p2 <= (select_ln68_13_fu_1501_p3 and mul_ln68_18_fu_526_p2);
    and_ln68_11_fu_1544_p2 <= (select_ln68_12_fu_1413_p3 and mul_ln68_23_fu_546_p2);
    and_ln68_12_fu_1550_p2 <= (select_ln68_13_fu_1501_p3 and mul_ln68_24_fu_550_p2);
    and_ln68_13_fu_1586_p2 <= (select_ln68_13_fu_1501_p3 and mul_ln68_25_fu_554_p2);
    and_ln68_14_fu_1592_p2 <= (select_ln68_11_fu_1336_p3 and mul_ln68_28_fu_566_p2);
    and_ln68_15_fu_1598_p2 <= (select_ln68_12_fu_1413_p3 and mul_ln68_29_fu_570_p2);
    and_ln68_16_fu_1634_p2 <= (select_ln68_13_fu_1501_p3 and mul_ln68_30_fu_574_p2);
    and_ln68_17_fu_1640_p2 <= (select_ln68_11_fu_1336_p3 and mul_ln68_31_fu_578_p2);
    and_ln68_18_fu_1646_p2 <= (select_ln68_10_fu_1276_p3 and mul_ln68_33_fu_586_p2);
    and_ln68_19_fu_1652_p2 <= (select_ln68_12_fu_1413_p3 and mul_ln68_34_fu_590_p2);
    and_ln68_1_fu_1283_p2 <= (select_ln68_10_fu_1276_p3 and mul_ln68_1_fu_458_p2);
    and_ln68_20_fu_1688_p2 <= (select_ln68_13_fu_1501_p3 and mul_ln68_35_fu_594_p2);
    and_ln68_21_fu_1694_p2 <= (select_ln68_12_fu_1413_p3 and mul_ln68_36_fu_598_p2);
    and_ln68_22_fu_1700_p2 <= (select_ln68_10_fu_1276_p3 and mul_ln68_37_fu_602_p2);
    and_ln68_23_fu_1706_p2 <= (select_ln68_9_fu_1123_p3 and mul_ln68_38_fu_606_p2);
    and_ln68_24_fu_1712_p2 <= (select_ln68_11_fu_1336_p3 and mul_ln68_39_fu_610_p2);
    and_ln68_2_fu_1289_p2 <= (select_ln68_9_fu_1123_p3 and mul_ln68_2_fu_462_p2);
    and_ln68_3_fu_1330_p2 <= (select_ln68_9_fu_1123_p3 and mul_ln68_3_fu_466_p2);
    and_ln68_4_fu_1343_p2 <= (select_ln68_11_fu_1336_p3 and mul_ln68_4_fu_470_p2);
    and_ln68_5_fu_1349_p2 <= (select_ln68_10_fu_1276_p3 and mul_ln68_5_fu_474_p2);
    and_ln68_6_fu_1395_p2 <= (select_ln68_9_fu_1123_p3 and mul_ln68_6_fu_478_p2);
    and_ln68_7_fu_1401_p2 <= (select_ln68_11_fu_1336_p3 and mul_ln68_7_fu_482_p2);
    and_ln68_8_fu_1407_p2 <= (select_ln68_10_fu_1276_p3 and mul_ln68_8_fu_486_p2);
    and_ln68_9_fu_1420_p2 <= (select_ln68_12_fu_1413_p3 and mul_ln68_9_fu_490_p2);
    and_ln68_fu_1130_p2 <= (select_ln68_9_fu_1123_p3 and mul_ln68_fu_454_p2);
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_01001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state1_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_exit_pp0_iter0_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone, icmp_ln67_fu_676_p2)
    begin
        if (((icmp_ln67_fu_676_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_subdone, ap_loop_exit_ready, ap_done_reg)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start_int;

    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_start_int = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage0;

    ap_ready_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_i1_1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_loop_init, i1_fu_200)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
            ap_sig_allocacmp_i1_1 <= ap_const_lv4_0;
        else 
            ap_sig_allocacmp_i1_1 <= i1_fu_200;
        end if; 
    end process;

    i1_2_fu_722_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_i1_1) + unsigned(ap_const_lv4_5));
    icmp_ln67_1_fu_728_p2 <= "1" when (unsigned(i1_2_fu_722_p2) < unsigned(ap_const_lv4_A)) else "0";
    icmp_ln67_2_fu_758_p2 <= "1" when (unsigned(add_ln67_1_fu_752_p2) < unsigned(ap_const_lv5_A)) else "0";
    icmp_ln67_3_fu_788_p2 <= "1" when (unsigned(add_ln67_2_fu_782_p2) < unsigned(ap_const_lv5_A)) else "0";
    icmp_ln67_fu_676_p2 <= "1" when (unsigned(ap_sig_allocacmp_i1_1) < unsigned(ap_const_lv4_A)) else "0";
    icmp_ln68_1_fu_776_p2 <= "1" when (unsigned(add_ln68_1_fu_770_p2) < unsigned(ap_const_lv5_A)) else "0";
    icmp_ln68_fu_746_p2 <= "1" when (unsigned(add_ln68_fu_740_p2) < unsigned(ap_const_lv4_A)) else "0";
    mul_ln68_10_fu_494_p0 <= mul_ln68_10_fu_494_p00(32 - 1 downto 0);
    mul_ln68_10_fu_494_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_1_fu_854_p12),64));
    mul_ln68_10_fu_494_p1 <= zext_ln68_fu_840_p1(32 - 1 downto 0);
    mul_ln68_11_fu_498_p0 <= zext_ln68_11_fu_1153_p1(32 - 1 downto 0);
    mul_ln68_11_fu_498_p1 <= mul_ln68_11_fu_498_p10(32 - 1 downto 0);
    mul_ln68_11_fu_498_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_2_fu_878_p11),64));
    mul_ln68_12_fu_502_p0 <= zext_ln68_22_fu_1384_p1(32 - 1 downto 0);
    mul_ln68_12_fu_502_p1 <= zext_ln68_14_fu_1189_p1(32 - 1 downto 0);
    mul_ln68_13_fu_506_p0 <= zext_ln68_23_fu_1461_p1(32 - 1 downto 0);
    mul_ln68_13_fu_506_p1 <= zext_ln68_5_fu_983_p1(32 - 1 downto 0);
    mul_ln68_14_fu_510_p0 <= zext_ln68_21_fu_1318_p1(32 - 1 downto 0);
    mul_ln68_14_fu_510_p1 <= zext_ln68_3_fu_934_p1(32 - 1 downto 0);
    mul_ln68_15_fu_514_p0 <= mul_ln68_15_fu_514_p00(32 - 1 downto 0);
    mul_ln68_15_fu_514_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln68_fu_901_p3),64));
    mul_ln68_15_fu_514_p1 <= zext_ln68_fu_840_p1(32 - 1 downto 0);
    mul_ln68_16_fu_518_p0 <= zext_ln68_11_fu_1153_p1(32 - 1 downto 0);
    mul_ln68_16_fu_518_p1 <= mul_ln68_16_fu_518_p10(32 - 1 downto 0);
    mul_ln68_16_fu_518_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln68_5_fu_1177_p3),64));
    mul_ln68_17_fu_522_p0 <= zext_ln68_22_fu_1384_p1(32 - 1 downto 0);
    mul_ln68_17_fu_522_p1 <= zext_ln68_15_fu_1208_p1(32 - 1 downto 0);
    mul_ln68_18_fu_526_p0 <= zext_ln68_23_fu_1461_p1(32 - 1 downto 0);
    mul_ln68_18_fu_526_p1 <= zext_ln68_6_fu_1018_p1(32 - 1 downto 0);
    mul_ln68_19_fu_530_p0 <= zext_ln68_21_fu_1318_p1(32 - 1 downto 0);
    mul_ln68_19_fu_530_p1 <= zext_ln68_4_fu_966_p1(32 - 1 downto 0);
    mul_ln68_1_fu_458_p0 <= zext_ln68_9_fu_1093_p1(32 - 1 downto 0);
    mul_ln68_1_fu_458_p1 <= zext_ln68_fu_840_p1(32 - 1 downto 0);
    mul_ln68_20_fu_534_p0 <= zext_ln68_11_fu_1153_p1(32 - 1 downto 0);
    mul_ln68_20_fu_534_p1 <= zext_ln68_14_fu_1189_p1(32 - 1 downto 0);
    mul_ln68_21_fu_538_p0 <= zext_ln68_21_fu_1318_p1(32 - 1 downto 0);
    mul_ln68_21_fu_538_p1 <= zext_ln68_5_fu_983_p1(32 - 1 downto 0);
    mul_ln68_22_fu_542_p0 <= zext_ln68_3_fu_934_p1(32 - 1 downto 0);
    mul_ln68_22_fu_542_p1 <= zext_ln68_fu_840_p1(32 - 1 downto 0);
    mul_ln68_23_fu_546_p0 <= zext_ln68_23_fu_1461_p1(32 - 1 downto 0);
    mul_ln68_23_fu_546_p1 <= zext_ln68_7_fu_1040_p1(32 - 1 downto 0);
    mul_ln68_24_fu_550_p0 <= zext_ln68_22_fu_1384_p1(32 - 1 downto 0);
    mul_ln68_24_fu_550_p1 <= zext_ln68_16_fu_1214_p1(32 - 1 downto 0);
    mul_ln68_25_fu_554_p0 <= zext_ln68_21_fu_1318_p1(32 - 1 downto 0);
    mul_ln68_25_fu_554_p1 <= zext_ln68_6_fu_1018_p1(32 - 1 downto 0);
    mul_ln68_26_fu_558_p0 <= zext_ln68_4_fu_966_p1(32 - 1 downto 0);
    mul_ln68_26_fu_558_p1 <= zext_ln68_fu_840_p1(32 - 1 downto 0);
    mul_ln68_27_fu_562_p0 <= zext_ln68_11_fu_1153_p1(32 - 1 downto 0);
    mul_ln68_27_fu_562_p1 <= zext_ln68_15_fu_1208_p1(32 - 1 downto 0);
    mul_ln68_28_fu_566_p0 <= zext_ln68_23_fu_1461_p1(32 - 1 downto 0);
    mul_ln68_28_fu_566_p1 <= zext_ln68_8_fu_1073_p1(32 - 1 downto 0);
    mul_ln68_29_fu_570_p0 <= zext_ln68_22_fu_1384_p1(32 - 1 downto 0);
    mul_ln68_29_fu_570_p1 <= zext_ln68_17_fu_1239_p1(32 - 1 downto 0);
    mul_ln68_2_fu_462_p0 <= zext_ln68_11_fu_1153_p1(32 - 1 downto 0);
    mul_ln68_2_fu_462_p1 <= zext_ln68_20_cast_reg_2081(32 - 1 downto 0);
    mul_ln68_30_fu_574_p0 <= zext_ln68_11_fu_1153_p1(32 - 1 downto 0);
    mul_ln68_30_fu_574_p1 <= zext_ln68_16_fu_1214_p1(32 - 1 downto 0);
    mul_ln68_31_fu_578_p0 <= zext_ln68_22_fu_1384_p1(32 - 1 downto 0);
    mul_ln68_31_fu_578_p1 <= zext_ln68_18_fu_1245_p1(32 - 1 downto 0);
    mul_ln68_32_fu_582_p0 <= zext_ln68_5_fu_983_p1(32 - 1 downto 0);
    mul_ln68_32_fu_582_p1 <= zext_ln68_fu_840_p1(32 - 1 downto 0);
    mul_ln68_33_fu_586_p0 <= zext_ln68_23_fu_1461_p1(32 - 1 downto 0);
    mul_ln68_33_fu_586_p1 <= zext_ln68_9_fu_1093_p1(32 - 1 downto 0);
    mul_ln68_34_fu_590_p0 <= zext_ln68_21_fu_1318_p1(32 - 1 downto 0);
    mul_ln68_34_fu_590_p1 <= zext_ln68_7_fu_1040_p1(32 - 1 downto 0);
    mul_ln68_35_fu_594_p0 <= zext_ln68_6_fu_1018_p1(32 - 1 downto 0);
    mul_ln68_35_fu_594_p1 <= zext_ln68_fu_840_p1(32 - 1 downto 0);
    mul_ln68_36_fu_598_p0 <= zext_ln68_11_fu_1153_p1(32 - 1 downto 0);
    mul_ln68_36_fu_598_p1 <= zext_ln68_17_fu_1239_p1(32 - 1 downto 0);
    mul_ln68_37_fu_602_p0 <= zext_ln68_22_fu_1384_p1(32 - 1 downto 0);
    mul_ln68_37_fu_602_p1 <= zext_ln68_19_fu_1270_p1(32 - 1 downto 0);
    mul_ln68_38_fu_606_p0 <= zext_ln68_23_fu_1461_p1(32 - 1 downto 0);
    mul_ln68_38_fu_606_p1 <= zext_ln68_10_fu_1116_p1(32 - 1 downto 0);
    mul_ln68_39_fu_610_p0 <= zext_ln68_21_fu_1318_p1(32 - 1 downto 0);
    mul_ln68_39_fu_610_p1 <= zext_ln68_8_fu_1073_p1(32 - 1 downto 0);
    mul_ln68_3_fu_466_p0 <= zext_ln68_21_fu_1318_p1(32 - 1 downto 0);
    mul_ln68_3_fu_466_p1 <= zext_ln68_10_fu_1116_p1(32 - 1 downto 0);
    mul_ln68_4_fu_470_p0 <= zext_ln68_8_fu_1073_p1(32 - 1 downto 0);
    mul_ln68_4_fu_470_p1 <= zext_ln68_fu_840_p1(32 - 1 downto 0);
    mul_ln68_5_fu_474_p0 <= zext_ln68_11_fu_1153_p1(32 - 1 downto 0);
    mul_ln68_5_fu_474_p1 <= zext_ln68_19_fu_1270_p1(32 - 1 downto 0);
    mul_ln68_6_fu_478_p0 <= zext_ln68_22_fu_1384_p1(32 - 1 downto 0);
    mul_ln68_6_fu_478_p1 <= zext_ln68_20_cast_reg_2081(32 - 1 downto 0);
    mul_ln68_7_fu_482_p0 <= zext_ln68_11_fu_1153_p1(32 - 1 downto 0);
    mul_ln68_7_fu_482_p1 <= zext_ln68_18_fu_1245_p1(32 - 1 downto 0);
    mul_ln68_8_fu_486_p0 <= zext_ln68_21_fu_1318_p1(32 - 1 downto 0);
    mul_ln68_8_fu_486_p1 <= zext_ln68_9_fu_1093_p1(32 - 1 downto 0);
    mul_ln68_9_fu_490_p0 <= zext_ln68_7_fu_1040_p1(32 - 1 downto 0);
    mul_ln68_9_fu_490_p1 <= zext_ln68_fu_840_p1(32 - 1 downto 0);
    mul_ln68_fu_454_p0 <= zext_ln68_10_fu_1116_p1(32 - 1 downto 0);
    mul_ln68_fu_454_p1 <= zext_ln68_fu_840_p1(32 - 1 downto 0);
    select_ln68_10_fu_1276_p3 <= 
        ap_const_lv64_FFFFFFFFFFFFFFFF when (icmp_ln68_1_reg_2165(0) = '1') else 
        ap_const_lv64_0;
    select_ln68_11_fu_1336_p3 <= 
        ap_const_lv64_FFFFFFFFFFFFFFFF when (icmp_ln67_2_reg_2154(0) = '1') else 
        ap_const_lv64_0;
    select_ln68_12_fu_1413_p3 <= 
        ap_const_lv64_FFFFFFFFFFFFFFFF when (icmp_ln68_reg_2148(0) = '1') else 
        ap_const_lv64_0;
    select_ln68_13_fu_1501_p3 <= 
        ap_const_lv64_FFFFFFFFFFFFFFFF when (icmp_ln67_1_reg_2137(0) = '1') else 
        ap_const_lv64_0;
    select_ln68_1_fu_959_p3 <= 
        shl_ln68_1_fu_953_p2 when (trunc_ln67_reg_2090(0) = '1') else 
        tmp_4_fu_940_p9;
    select_ln68_2_fu_1010_p3 <= 
        shl_ln68_2_fu_1004_p2 when (and_ln67_fu_990_p2(0) = '1') else 
        tmp_6_fu_994_p7;
    select_ln68_3_fu_1065_p3 <= 
        shl_ln68_3_fu_1059_p2 when (and_ln67_1_fu_1047_p2(0) = '1') else 
        tmp_8_fu_1051_p5;
    select_ln68_4_fu_1109_p3 <= 
        shl_ln68_4_fu_1104_p2 when (and_ln67_2_fu_1100_p2(0) = '1') else 
        arg2_r_reload;
    select_ln68_5_fu_1177_p3 <= 
        tmp_3_fu_918_p10 when (trunc_ln67_reg_2090(0) = '1') else 
        shl_ln68_5_fu_1171_p2;
    select_ln68_6_fu_1201_p3 <= 
        tmp_5_fu_972_p8 when (trunc_ln67_reg_2090(0) = '1') else 
        shl_ln68_6_fu_1195_p2;
    select_ln68_7_fu_1231_p3 <= 
        shl_ln68_7_fu_1225_p2 when (and_ln67_3_fu_1220_p2(0) = '1') else 
        tmp_7_fu_1030_p6;
    select_ln68_8_fu_1262_p3 <= 
        shl_ln68_8_fu_1256_p2 when (and_ln67_4_fu_1251_p2(0) = '1') else 
        tmp_9_fu_1085_p4;
    select_ln68_9_fu_1123_p3 <= 
        ap_const_lv64_FFFFFFFFFFFFFFFF when (icmp_ln67_3_reg_2171(0) = '1') else 
        ap_const_lv64_0;
    select_ln68_fu_901_p3 <= 
        shl_ln68_fu_895_p2 when (trunc_ln67_reg_2090(0) = '1') else 
        tmp_2_fu_878_p11;
    shl_ln68_1_fu_953_p2 <= std_logic_vector(shift_left(unsigned(tmp_4_fu_940_p9),to_integer(unsigned('0' & ap_const_lv32_1(31-1 downto 0)))));
    shl_ln68_2_fu_1004_p2 <= std_logic_vector(shift_left(unsigned(tmp_6_fu_994_p7),to_integer(unsigned('0' & ap_const_lv32_1(31-1 downto 0)))));
    shl_ln68_3_fu_1059_p2 <= std_logic_vector(shift_left(unsigned(tmp_8_fu_1051_p5),to_integer(unsigned('0' & ap_const_lv32_1(31-1 downto 0)))));
    shl_ln68_4_fu_1104_p2 <= std_logic_vector(shift_left(unsigned(arg2_r_reload),to_integer(unsigned('0' & ap_const_lv32_1(31-1 downto 0)))));
    shl_ln68_5_fu_1171_p2 <= std_logic_vector(shift_left(unsigned(tmp_3_fu_918_p10),to_integer(unsigned('0' & ap_const_lv32_1(31-1 downto 0)))));
    shl_ln68_6_fu_1195_p2 <= std_logic_vector(shift_left(unsigned(tmp_5_fu_972_p8),to_integer(unsigned('0' & ap_const_lv32_1(31-1 downto 0)))));
    shl_ln68_7_fu_1225_p2 <= std_logic_vector(shift_left(unsigned(tmp_7_fu_1030_p6),to_integer(unsigned('0' & ap_const_lv32_1(31-1 downto 0)))));
    shl_ln68_8_fu_1256_p2 <= std_logic_vector(shift_left(unsigned(tmp_9_fu_1085_p4),to_integer(unsigned('0' & ap_const_lv32_1(31-1 downto 0)))));
    shl_ln68_fu_895_p2 <= std_logic_vector(shift_left(unsigned(tmp_2_fu_878_p11),to_integer(unsigned('0' & ap_const_lv32_1(31-1 downto 0)))));
    sub_ln68_1_fu_704_p2 <= std_logic_vector(signed(ap_const_lv4_8) - signed(ap_sig_allocacmp_i1_1));
    sub_ln68_2_fu_710_p2 <= std_logic_vector(signed(ap_const_lv3_6) - signed(trunc_ln55_1_fu_694_p1));
    sub_ln68_3_fu_716_p2 <= std_logic_vector(signed(ap_const_lv3_5) - signed(trunc_ln55_1_fu_694_p1));
    sub_ln68_4_fu_734_p2 <= std_logic_vector(signed(ap_const_lv3_4) - signed(trunc_ln55_1_fu_694_p1));
    sub_ln68_5_fu_764_p2 <= std_logic_vector(signed(ap_const_lv2_2) - signed(trunc_ln55_fu_690_p1));
    sub_ln68_fu_698_p2 <= std_logic_vector(signed(ap_const_lv4_9) - signed(ap_sig_allocacmp_i1_1));
    tmp_3_fu_918_p9 <= (trunc_ln55_1_reg_2107 xor ap_const_lv3_7);
    tmp_7_fu_1030_p5 <= (trunc_ln55_reg_2102 xor ap_const_lv2_3);
    trunc_ln55_1_fu_694_p1 <= ap_sig_allocacmp_i1_1(3 - 1 downto 0);
    trunc_ln55_fu_690_p1 <= ap_sig_allocacmp_i1_1(2 - 1 downto 0);
    trunc_ln67_fu_682_p1 <= ap_sig_allocacmp_i1_1(1 - 1 downto 0);
    xor_ln68_2_fu_1080_p2 <= (trunc_ln67_reg_2090 xor ap_const_lv1_1);
    zext_ln67_fu_686_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_sig_allocacmp_i1_1),5));
    zext_ln68_10_fu_1116_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln68_4_fu_1109_p3),64));
    zext_ln68_11_fu_1153_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_10_fu_1142_p8),64));
    zext_ln68_14_fu_1189_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_4_fu_940_p9),64));
    zext_ln68_15_fu_1208_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln68_6_fu_1201_p3),64));
    zext_ln68_16_fu_1214_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_6_fu_994_p7),64));
    zext_ln68_17_fu_1239_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln68_7_fu_1231_p3),64));
    zext_ln68_18_fu_1245_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_8_fu_1051_p5),64));
    zext_ln68_19_fu_1270_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln68_8_fu_1262_p3),64));
    zext_ln68_20_cast_fu_614_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(zext_ln68_20),64));
    zext_ln68_21_fu_1318_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_11_fu_1307_p8),64));
    zext_ln68_22_fu_1384_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_12_fu_1373_p8),64));
    zext_ln68_23_fu_1461_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_13_fu_1450_p8),64));
    zext_ln68_3_fu_934_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_3_fu_918_p10),64));
    zext_ln68_4_fu_966_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln68_1_fu_959_p3),64));
    zext_ln68_5_fu_983_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_5_fu_972_p8),64));
    zext_ln68_6_fu_1018_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln68_2_fu_1010_p3),64));
    zext_ln68_7_fu_1040_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_7_fu_1030_p6),64));
    zext_ln68_8_fu_1073_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln68_3_fu_1065_p3),64));
    zext_ln68_9_fu_1093_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_9_fu_1085_p4),64));
    zext_ln68_fu_840_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_s_fu_829_p8),64));
end behav;
