# Written by BOOKSHELF2DEF on Tue Aug 23 09:24:29 2022
# SPORT Lab, University of Southern California, Los Angeles, CA 90089
# Developers: Ting-Ru Lin <tingruli@usc.edu> and Massoud Pedram <pedram@usc.edu>

VERSION 5.8 ;
DIVIDERCHAR "/" ;
BUSBITCHARS "[]" ;
DESIGN TAP_half_placed ;
UNITS DISTANCE MICRONS 1000 ;


PROPERTYDEFINITIONS
    COMPONENTPIN designRuleWidth REAL ;
    DESIGN FE_CORE_BOX_LL_X REAL 0.0000 ;
    DESIGN FE_CORE_BOX_UR_X REAL 1890.0000 ;
    DESIGN FE_CORE_BOX_LL_Y REAL 0.0000 ;
    DESIGN FE_CORE_BOX_UR_Y REAL 1650.0000 ;
END PROPERTYDEFINITIONS

DIEAREA ( 0 0 ) ( 1890000 1650000 ) ;

ROW CORE_ROW_0 CoreSite 0 0 N DO 1890 BY 1 STEP 1000 0 
 ;
ROW CORE_ROW_1 CoreSite 0 160000 FS DO 1890 BY 1 STEP 1000 0 
 ;
ROW CORE_ROW_2 CoreSite 0 320000 N DO 1890 BY 1 STEP 1000 0 
 ;
ROW CORE_ROW_3 CoreSite 0 480000 FS DO 1890 BY 1 STEP 1000 0 
 ;
ROW CORE_ROW_4 CoreSite 0 640000 N DO 1890 BY 1 STEP 1000 0 
 ;
ROW CORE_ROW_5 CoreSite 0 800000 FS DO 1890 BY 1 STEP 1000 0 
 ;
ROW CORE_ROW_6 CoreSite 0 960000 N DO 1890 BY 1 STEP 1000 0 
 ;
ROW CORE_ROW_7 CoreSite 0 1120000 FS DO 1890 BY 1 STEP 1000 0 
 ;
ROW CORE_ROW_8 CoreSite 0 1280000 N DO 1890 BY 1 STEP 1000 0 
 ;
ROW CORE_ROW_9 CoreSite 0 1440000 FS DO 1890 BY 1 STEP 1000 0 
 ;

TRACKS Y 0 DO 165 STEP 10000 LAYER M1 ;
TRACKS Y 0 DO 165 STEP 10000 LAYER M2 ;
TRACKS X 0 DO 189 STEP 10000 LAYER M1 ;
TRACKS X 0 DO 189 STEP 10000 LAYER M2 ;

GCELLGRID Y 1 DO 240 STEP 10 ;
GCELLGRID X 1 DO 276 STEP 10 ;

COMPONENTS 139 ;
- state_obs0_Pad PAD + FIXED ( 90000 1530000 ) N 
 ;
- state_obs1_Pad PAD + FIXED ( 510000 1530000 ) N 
 ;
- state_obs2_Pad PAD + FIXED ( 930000 1530000 ) N 
 ;
- TMS_Pad PAD + FIXED ( 1450000 1410000 ) N 
 ;
- clk_Pad PAD + FIXED ( 0 0 ) N 
 ;
- GCLK_Pad PAD + FIXED ( 420000 0 ) N 
 ;
- TRST_Pad PAD + FIXED ( 840000 0 ) N 
 ;
- output1_Pad PAD + FIXED ( 1260000 0 ) N 
 ;
- NOTT_8_n26 LSmitll_NOTT + PLACED ( 1715000 765000 ) N 
 ;
- NOTT_9_n27 LSmitll_NOTT + PLACED ( 215000 365000 ) N 
 ;
- AND2T_11_n29 LSmitll_AND2T + PLACED ( 485000 595000 ) N 
 ;
- AND2T_22_n40 LSmitll_AND2T + PLACED ( 325000 595000 ) N 
 ;
- AND2T_30_n48 LSmitll_AND2T + PLACED ( 325000 765000 ) N 
 ;
- AND2T_23_n41 LSmitll_AND2T + PLACED ( 535000 1075000 ) N 
 ;
- AND2T_15_n33 LSmitll_AND2T + PLACED ( 1055000 595000 ) N 
 ;
- AND2T_31_n49 LSmitll_AND2T + PLACED ( 1555000 765000 ) N 
 ;
- AND2T_24_n42 LSmitll_AND2T + PLACED ( 745000 1215000 ) N 
 ;
- AND2T_33_n51 LSmitll_AND2T + PLACED ( 1575000 595000 ) N 
 ;
- AND2T_17_n35 LSmitll_AND2T + PLACED ( 895000 365000 ) N 
 ;
- AND2T_26_n44 LSmitll_AND2T + PLACED ( 1515000 905000 ) N 
 ;
- AND2T_18_n36 LSmitll_AND2T + PLACED ( 1165000 365000 ) N 
 ;
- AND2T_27_n45 LSmitll_AND2T + PLACED ( 1355000 905000 ) N 
 ;
- AND2T_19_n37 LSmitll_AND2T + PLACED ( 215000 1075000 ) N 
 ;
- AND2T_28_n46 LSmitll_AND2T + PLACED ( 945000 1075000 ) N 
 ;
- AND2T_29_n47 LSmitll_AND2T + PLACED ( 905000 1215000 ) N 
 ;
- DFFT_40__FBL_n91 LSmitll_DFFT + PLACED ( 1435000 595000 ) N 
 ;
- DFFT_41__FPB_n92 LSmitll_DFFT + PLACED ( 485000 765000 ) N 
 ;
- DFFT_42__FPB_n93 LSmitll_DFFT + PLACED ( 755000 595000 ) N 
 ;
- DFFT_35__FBL_n86 LSmitll_DFFT + PLACED ( 1595000 365000 ) N 
 ;
- DFFT_43__FPB_n94 LSmitll_DFFT + PLACED ( 755000 365000 ) N 
 ;
- OR2T_12_n30 LSmitll_OR2T + PLACED ( 895000 595000 ) N 
 ;
- OR2T_20_n38 LSmitll_OR2T + PLACED ( 375000 1075000 ) N 
 ;
- DFFT_36__FBL_n87 LSmitll_DFFT + PLACED ( 325000 1215000 ) N 
 ;
- OR2T_21_n39 LSmitll_OR2T + PLACED ( 435000 905000 ) N 
 ;
- OR2T_14_n32 LSmitll_OR2T + PLACED ( 1195000 905000 ) N 
 ;
- OR2T_32_n50 LSmitll_OR2T + PLACED ( 1395000 765000 ) N 
 ;
- OR2T_16_n34 LSmitll_OR2T + PLACED ( 1435000 365000 ) N 
 ;
- OR2T_25_n43 LSmitll_OR2T + PLACED ( 1495000 1075000 ) N 
 ;
- DFFT_44__FPB_n95 LSmitll_DFFT + PLACED ( 465000 1215000 ) N 
 ;
- DFFT_37__FBL_n88 LSmitll_DFFT + PLACED ( 1215000 1075000 ) N 
 ;
- DFFT_45__FPB_n96 LSmitll_DFFT + PLACED ( 605000 1215000 ) N 
 ;
- DFFT_38__FBL_n89 LSmitll_DFFT + PLACED ( 1065000 1215000 ) N 
 ;
- DFFT_46__FPB_n97 LSmitll_DFFT + PLACED ( 1355000 1075000 ) N 
 ;
- DFFT_39__FBL_n90 LSmitll_DFFT + PLACED ( 625000 765000 ) N 
 ;
- DFFT_47__FPB_n98 LSmitll_DFFT + PLACED ( 1315000 1215000 ) N 
 ;
- DFFT_48__FPB_n99 LSmitll_DFFT + PLACED ( 805000 1075000 ) N 
 ;
- NOTT_10_n28 LSmitll_NOTT + PLACED ( 705000 905000 ) N 
 ;
- NOTT_13_n31 LSmitll_NOTT + PLACED ( 485000 365000 ) N 
 ;
- NOTT_34_n52 LSmitll_NOTT + PLACED ( 1015000 765000 ) N 
 ;
- Split_70_state_obs0 LSmitll_SPLITT + PLACED ( 215000 1215000 ) N 
 ;
- Split_71_state_obs1 LSmitll_SPLITT + PLACED ( 1105000 1075000 ) N 
 ;
- Split_72_state_obs2 LSmitll_SPLITT + PLACED ( 1205000 1215000 ) N 
 ;
- Split_69_output1 LSmitll_SPLITT + PLACED ( 1325000 365000 ) N 
 ;
- DFFT_50__FPB_n101 LSmitll_DFFT + PLACED ( 1675000 905000 ) N 
 ;
- DFFT_51__FPB_n102 LSmitll_DFFT + PLACED ( 1735000 595000 ) N 
 ;
- DFFT_49__FPB_n100 LSmitll_DFFT + PLACED ( 765000 765000 ) N 
 ;
- Split_52_n103 LSmitll_SPLITT + PLACED ( 1655000 1075000 ) N 
 ;
- Split_60_n111 LSmitll_SPLITT + PLACED ( 375000 365000 ) N 
 ;
- Split_53_n104 LSmitll_SPLITT + PLACED ( 645000 365000 ) N 
 ;
- Split_61_n112 LSmitll_SPLITT + PLACED ( 1085000 905000 ) N 
 ;
- Split_54_n105 LSmitll_SPLITT + PLACED ( 1765000 1075000 ) N 
 ;
- Split_62_n113 LSmitll_SPLITT + PLACED ( 1215000 595000 ) N 
 ;
- Split_55_n106 LSmitll_SPLITT + PLACED ( 215000 595000 ) N 
 ;
- Split_63_n114 LSmitll_SPLITT + PLACED ( 1055000 365000 ) N 
 ;
- Split_56_n107 LSmitll_SPLITT + PLACED ( 595000 905000 ) N 
 ;
- Split_64_n115 LSmitll_SPLITT + PLACED ( 215000 765000 ) N 
 ;
- Split_57_n108 LSmitll_SPLITT + PLACED ( 215000 905000 ) N 
 ;
- Split_65_n116 LSmitll_SPLITT + PLACED ( 695000 1075000 ) N 
 ;
- Split_73_n124 LSmitll_SPLITT + PLACED ( 865000 905000 ) N 
 ;
- Split_58_n109 LSmitll_SPLITT + PLACED ( 645000 595000 ) N 
 ;
- Split_66_n117 LSmitll_SPLITT + PLACED ( 975000 905000 ) N 
 ;
- Split_74_n125 LSmitll_SPLITT + PLACED ( 1175000 765000 ) N 
 ;
- Split_59_n110 LSmitll_SPLITT + PLACED ( 1325000 595000 ) N 
 ;
- Split_67_n118 LSmitll_SPLITT + PLACED ( 325000 905000 ) N 
 ;
- Split_75_n126 LSmitll_SPLITT + PLACED ( 1285000 765000 ) N 
 ;
- Split_68_n119 LSmitll_SPLITT + PLACED ( 905000 765000 ) N 
 ;
- SplitCLK_4_45 LSmitll_SPLITT + PLACED ( 1425000 1145000 ) N 
 ;
- SplitCLK_6_46 LSmitll_SPLITT + PLACED ( 1345000 1145000 ) FS 
 ;
- SplitCLK_4_47 LSmitll_SPLITT + PLACED ( 1595000 995000 ) N 
 ;
- SplitCLK_4_48 LSmitll_SPLITT + PLACED ( 1515000 995000 ) N 
 ;
- SplitCLK_0_49 LSmitll_SPLITT + PLACED ( 1345000 995000 ) S 
 ;
- SplitCLK_4_50 LSmitll_SPLITT + PLACED ( 1155000 1145000 ) N 
 ;
- SplitCLK_6_51 LSmitll_SPLITT + PLACED ( 1035000 1145000 ) FS 
 ;
- SplitCLK_4_52 LSmitll_SPLITT + PLACED ( 1215000 1145000 ) N 
 ;
- SplitCLK_6_53 LSmitll_SPLITT + PLACED ( 1095000 1145000 ) FS 
 ;
- SplitCLK_6_54 LSmitll_SPLITT + PLACED ( 1145000 995000 ) FS 
 ;
- SplitCLK_4_55 LSmitll_SPLITT + PLACED ( 1835000 685000 ) N 
 ;
- SplitCLK_0_56 LSmitll_SPLITT + PLACED ( 1775000 685000 ) S 
 ;
- SplitCLK_4_57 LSmitll_SPLITT + PLACED ( 1595000 685000 ) N 
 ;
- SplitCLK_2_58 LSmitll_SPLITT + PLACED ( 1655000 685000 ) FN 
 ;
- SplitCLK_4_59 LSmitll_SPLITT + PLACED ( 1715000 685000 ) N 
 ;
- SplitCLK_4_60 LSmitll_SPLITT + PLACED ( 1205000 835000 ) N 
 ;
- SplitCLK_2_61 LSmitll_SPLITT + PLACED ( 1265000 835000 ) FN 
 ;
- SplitCLK_4_62 LSmitll_SPLITT + PLACED ( 1305000 485000 ) N 
 ;
- SplitCLK_2_63 LSmitll_SPLITT + PLACED ( 1305000 685000 ) FN 
 ;
- SplitCLK_4_64 LSmitll_SPLITT + PLACED ( 1375000 685000 ) N 
 ;
- SplitCLK_0_65 LSmitll_SPLITT + PLACED ( 1155000 835000 ) S 
 ;
- SplitCLK_4_66 LSmitll_SPLITT + PLACED ( 785000 1145000 ) N 
 ;
- SplitCLK_0_67 LSmitll_SPLITT + PLACED ( 725000 1145000 ) S 
 ;
- SplitCLK_4_68 LSmitll_SPLITT + PLACED ( 625000 995000 ) N 
 ;
- SplitCLK_4_69 LSmitll_SPLITT + PLACED ( 685000 995000 ) N 
 ;
- SplitCLK_0_70 LSmitll_SPLITT + PLACED ( 665000 1145000 ) S 
 ;
- SplitCLK_4_71 LSmitll_SPLITT + PLACED ( 395000 1295000 ) N 
 ;
- SplitCLK_2_72 LSmitll_SPLITT + PLACED ( 455000 1295000 ) FN 
 ;
- SplitCLK_4_73 LSmitll_SPLITT + PLACED ( 465000 1145000 ) N 
 ;
- SplitCLK_6_74 LSmitll_SPLITT + PLACED ( 405000 1145000 ) FS 
 ;
- SplitCLK_6_75 LSmitll_SPLITT + PLACED ( 605000 1145000 ) FS 
 ;
- SplitCLK_4_76 LSmitll_SPLITT + PLACED ( 765000 685000 ) N 
 ;
- SplitCLK_6_77 LSmitll_SPLITT + PLACED ( 635000 685000 ) FS 
 ;
- SplitCLK_4_78 LSmitll_SPLITT + PLACED ( 825000 485000 ) N 
 ;
- SplitCLK_2_79 LSmitll_SPLITT + PLACED ( 885000 485000 ) FN 
 ;
- SplitCLK_4_80 LSmitll_SPLITT + PLACED ( 695000 685000 ) N 
 ;
- SplitCLK_4_81 LSmitll_SPLITT + PLACED ( 395000 685000 ) N 
 ;
- SplitCLK_2_82 LSmitll_SPLITT + PLACED ( 455000 685000 ) FN 
 ;
- SplitCLK_4_83 LSmitll_SPLITT + PLACED ( 355000 485000 ) N 
 ;
- SplitCLK_2_84 LSmitll_SPLITT + PLACED ( 515000 685000 ) FN 
 ;
- SplitCLK_4_85 LSmitll_SPLITT + PLACED ( 575000 685000 ) N 
 ;
- SplitCLK_2_86 LSmitll_SPLITT + PLACED ( 545000 835000 ) FN 
 ;
- SplitCLK_2_87 LSmitll_SPLITT + PLACED ( 225000 485000 ) FN 
 ;
- SplitCLK_2_88 LSmitll_SPLITT + PLACED ( 335000 685000 ) FN 
 ;
- SplitCLK_2_89 LSmitll_SPLITT + PLACED ( 545000 1145000 ) FN 
 ;
- SplitCLK_2_90 LSmitll_SPLITT + PLACED ( 1565000 835000 ) FN 
 ;
- SplitCLK_2_91 LSmitll_SPLITT + PLACED ( 1175000 485000 ) FN 
 ;
- SplitCLK_2_92 LSmitll_SPLITT + PLACED ( 1405000 995000 ) FN 
 ;
- SplitCLK_2_93 LSmitll_SPLITT + PLACED ( 225000 1145000 ) FN 
 ;
- SplitCLK_2_94 LSmitll_SPLITT + PLACED ( 955000 1145000 ) FN 
 ;
- SplitCLK_2_95 LSmitll_SPLITT + PLACED ( 915000 1295000 ) FN 
 ;
- SplitCLK_2_96 LSmitll_SPLITT + PLACED ( 1445000 685000 ) FN 
 ;
- SplitCLK_2_97 LSmitll_SPLITT + PLACED ( 495000 835000 ) FN 
 ;
- SplitCLK_2_98 LSmitll_SPLITT + PLACED ( 765000 485000 ) FN 
 ;
- SplitCLK_2_99 LSmitll_SPLITT + PLACED ( 335000 1295000 ) FN 
 ;
- SplitCLK_4_100 LSmitll_SPLITT + PLACED ( 435000 995000 ) N 
 ;
- SplitCLK_4_101 LSmitll_SPLITT + PLACED ( 1195000 995000 ) N 
 ;
- SplitCLK_4_102 LSmitll_SPLITT + PLACED ( 1435000 485000 ) N 
 ;
- SplitCLK_2_103 LSmitll_SPLITT + PLACED ( 615000 1295000 ) FN 
 ;
- SplitCLK_2_104 LSmitll_SPLITT + PLACED ( 1325000 1295000 ) FN 
 ;
- SplitCLK_4_105 LSmitll_SPLITT + PLACED ( 485000 485000 ) N 
 ;
- SplitCLK_2_106 LSmitll_SPLITT + PLACED ( 1025000 835000 ) FN 
 ;
- SplitCLK_0_107 LSmitll_SPLITT + PLACED ( 875000 835000 ) S 
 ;
END COMPONENTS

PINS 0 ;
END PINS

NETS 201 ;
- net0
  ( state_obs0_Pad a ) ( Split_70_state_obs0 q1 )
+ ROUTED M1 ( 150000 1600000 ) ( 240000 * ) VIA12 
  NEW M2 ( 240000 1600000 ) ( * 1230000 ) ( 250000 * ) ;
- net1
  ( state_obs1_Pad a ) ( Split_71_state_obs1 q1 )
+ ROUTED M2 ( 1140000 1090000 ) ( * 1480000 ) VIA12 
  NEW M1 ( 1140000 1480000 ) ( 900000 * ) VIA12 
  NEW M2 ( 900000 1480000 ) ( * 1600000 ) VIA12 
  NEW M1 ( 900000 1600000 ) ( 570000 * ) ;
- net2
  ( state_obs2_Pad a ) ( Split_72_state_obs2 q1 )
+ ROUTED M1 ( 990000 1600000 ) ( 1240000 * ) VIA12 
  NEW M2 ( 1240000 1600000 ) ( * 1230000 ) ;
- net3
  ( TMS_Pad a ) ( Split_52_n103 a )
+ ROUTED M2 ( 1500000 1500000 ) ( * 1610000 ) VIA12 
  NEW M1 ( 1500000 1610000 ) ( 1670000 * ) VIA12 
  NEW M2 ( 1670000 1610000 ) ( * 1130000 ) ;
- net4
  ( OR2T_12_n30 q ) ( Split_59_n110 a )
+ ROUTED M2 ( 980000 610000 ) ( * 620000 ) VIA12 
  NEW M1 ( 980000 620000 ) ( 1340000 * ) VIA12 
  NEW M2 ( 1340000 620000 ) ( * 650000 ) ;
- net5
  ( NOTT_13_n31 q ) ( Split_60_n111 a )
+ ROUTED M2 ( 390000 420000 ) VIA12 
  NEW M1 ( 390000 420000 ) ( 560000 * ) VIA12 
  NEW M2 ( 560000 420000 ) ( * 380000 ) ( 570000 * ) ;
- net6
  ( AND2T_22_n40 q ) ( Split_64_n115 a )
+ ROUTED M2 ( 230000 820000 ) ( * 790000 ) VIA12 
  NEW M1 ( 230000 790000 ) ( 20000 * ) VIA12 
  NEW M2 ( 20000 790000 ) ( * 400000 ) VIA12 
  NEW M1 ( 20000 400000 ) ( 410000 * ) VIA12 
  NEW M2 ( 410000 400000 ) ( * 610000 ) ;
- net7
  ( OR2T_14_n32 q ) ( Split_61_n112 a )
+ ROUTED M2 ( 1100000 960000 ) ( * 950000 ) VIA12 
  NEW M1 ( 1100000 950000 ) ( 1280000 * ) VIA12 
  NEW M2 ( 1280000 950000 ) ( * 920000 ) ;
- net8
  ( AND2T_23_n41 q ) ( Split_65_n116 a )
+ ROUTED M2 ( 710000 1130000 ) ( * 1120000 ) VIA12 
  NEW M1 ( 710000 1120000 ) ( 620000 * ) VIA12 
  NEW M2 ( 620000 1120000 ) ( * 1090000 ) ;
- net9
  ( AND2T_15_n33 q ) ( Split_62_n113 a )
+ ROUTED M2 ( 1230000 650000 ) ( * 640000 ) VIA12 
  NEW M1 ( 1230000 640000 ) ( 1140000 * ) VIA12 
  NEW M2 ( 1140000 640000 ) ( * 610000 ) ;
- net10
  ( OR2T_32_n50 q ) ( AND2T_33_n51 a )
+ ROUTED M2 ( 1480000 780000 ) ( 1490000 * ) ( * 650000 ) VIA12 
  NEW M1 ( 1490000 650000 ) ( 1580000 * ) VIA12 
  NEW M2 ( 1580000 650000 ) ( * 610000 ) ( 1590000 * ) ;
- net11
  ( AND2T_24_n42 q ) ( DFFT_36__FBL_n87 a )
+ ROUTED M2 ( 340000 1230000 ) ( * 1260000 ) ( 330000 * ) ( * 1280000 ) VIA12 
  NEW M1 ( 330000 1280000 ) ( 780000 * ) VIA12 
  NEW M2 ( 780000 1280000 ) ( * 920000 ) VIA12 
  NEW M1 ( 780000 920000 ) ( 830000 * ) VIA12 
  NEW M2 ( 830000 920000 ) ( * 1230000 ) ;
- net12
  ( OR2T_16_n34 q ) ( DFFT_43__FPB_n94 a )
+ ROUTED M2 ( 1520000 380000 ) ( * 360000 ) VIA12 
  NEW M1 ( 1520000 360000 ) ( 770000 * ) VIA12 
  NEW M2 ( 770000 360000 ) ( * 380000 ) ;
- net13
  ( NOTT_8_n26 q ) ( AND2T_31_n49 a )
+ ROUTED M2 ( 1570000 780000 ) ( * 630000 ) VIA12 
  NEW M1 ( 1570000 630000 ) ( 1800000 * ) VIA12 
  NEW M2 ( 1800000 630000 ) ( * 780000 ) ;
- net14
  ( AND2T_33_n51 q ) ( DFFT_40__FBL_n91 a )
+ ROUTED M2 ( 1660000 610000 ) VIA12 
  NEW M1 ( 1660000 610000 ) ( 1450000 * ) VIA12 ;
- net15
  ( OR2T_25_n43 q ) ( DFFT_46__FPB_n97 a )
+ ROUTED M2 ( 1580000 1090000 ) VIA12 
  NEW M1 ( 1580000 1090000 ) ( 1370000 * ) VIA12 ;
- net16
  ( AND2T_17_n35 q ) ( AND2T_18_n36 a )
+ ROUTED M2 ( 1180000 380000 ) VIA12 
  NEW M1 ( 1180000 380000 ) ( 1100000 * ) ( * 390000 ) ( 990000 * ) VIA12 
  NEW M2 ( 990000 390000 ) ( * 380000 ) ( 980000 * ) ;
- net17
  ( NOTT_9_n27 q ) ( Split_55_n106 a )
+ ROUTED M2 ( 230000 650000 ) VIA12 
  NEW M1 ( 230000 650000 ) ( 300000 * ) VIA12 
  NEW M2 ( 300000 650000 ) ( * 380000 ) ;
- net18
  ( NOTT_34_n52 q ) ( Split_66_n117 a )
+ ROUTED M2 ( 990000 960000 ) ( * 930000 ) VIA12 
  NEW M1 ( 990000 930000 ) ( 1080000 * ) VIA12 
  NEW M2 ( 1080000 930000 ) ( * 780000 ) ( 1100000 * ) ;
- net19
  ( AND2T_26_n44 q ) ( AND2T_27_n45 a )
+ ROUTED M2 ( 1600000 920000 ) VIA12 
  NEW M1 ( 1600000 920000 ) ( 1370000 * ) VIA12 ;
- net20
  ( AND2T_18_n36 q ) ( DFFT_35__FBL_n86 a )
+ ROUTED M2 ( 1610000 380000 ) ( * 400000 ) VIA12 
  NEW M1 ( 1610000 400000 ) ( 1250000 * ) VIA12 
  NEW M2 ( 1250000 400000 ) ( * 380000 ) ;
- net21
  ( NOTT_10_n28 q ) ( Split_56_n107 a )
+ ROUTED M2 ( 790000 920000 ) ( * 940000 ) VIA12 
  NEW M1 ( 790000 940000 ) ( 620000 * ) VIA12 
  NEW M2 ( 620000 940000 ) ( * 960000 ) ( 610000 * ) ;
- net22
  ( AND2T_27_n45 q ) ( DFFT_37__FBL_n88 a )
+ ROUTED M2 ( 1230000 1090000 ) ( * 1020000 ) ( 1220000 * ) ( * 960000 ) VIA12 
  NEW M1 ( 1220000 960000 ) ( 1430000 * ) VIA12 
  NEW M2 ( 1430000 960000 ) ( * 920000 ) ( 1440000 * ) ;
- net23
  ( AND2T_19_n37 q ) ( OR2T_20_n38 a )
+ ROUTED M2 ( 390000 1090000 ) VIA12 
  NEW M1 ( 390000 1090000 ) ( 300000 * ) VIA12 ;
- net24
  ( AND2T_11_n29 q ) ( Split_58_n109 a )
+ ROUTED M2 ( 660000 650000 ) ( * 640000 ) VIA12 
  NEW M1 ( 660000 640000 ) ( 580000 * ) VIA12 
  NEW M2 ( 580000 640000 ) ( * 610000 ) ( 570000 * ) ;
- net25
  ( AND2T_28_n46 q ) ( DFFT_48__FPB_n99 a )
+ ROUTED M2 ( 1030000 1090000 ) VIA12 
  NEW M1 ( 1030000 1090000 ) ( 820000 * ) VIA12 ;
- net26
  ( OR2T_20_n38 q ) ( AND2T_24_n42 b )
+ ROUTED M2 ( 460000 1090000 ) ( * 1080000 ) VIA12 
  NEW M1 ( 460000 1080000 ) ( 1310000 * ) VIA12 
  NEW M2 ( 1310000 1080000 ) ( * 1260000 ) VIA12 
  NEW M1 ( 1310000 1260000 ) ( 830000 * ) VIA12 
  NEW M2 ( 830000 1260000 ) ( * 1270000 ) ;
- net27
  ( AND2T_29_n47 q ) ( DFFT_38__FBL_n89 a )
+ ROUTED M2 ( 1080000 1230000 ) VIA12 
  NEW M1 ( 1080000 1230000 ) ( 990000 * ) VIA12 ;
- net28
  ( OR2T_21_n39 q ) ( AND2T_23_n41 b )
+ ROUTED M2 ( 520000 920000 ) ( * 950000 ) VIA12 
  NEW M1 ( 520000 950000 ) ( 430000 * ) VIA12 
  NEW M2 ( 430000 950000 ) ( * 1150000 ) VIA12 
  NEW M1 ( 430000 1150000 ) ( 620000 * ) VIA12 
  NEW M2 ( 620000 1150000 ) ( * 1130000 ) ;
- net29
  ( AND2T_30_n48 q ) ( DFFT_41__FPB_n92 a )
+ ROUTED M2 ( 500000 780000 ) VIA12 
  NEW M1 ( 500000 780000 ) ( 410000 * ) VIA12 ;
- net30
  ( AND2T_31_n49 q ) ( OR2T_32_n50 a )
+ ROUTED M2 ( 1640000 780000 ) VIA12 
  NEW M1 ( 1640000 780000 ) ( 1410000 * ) VIA12 ;
- net31
  ( AND2T_27_n45 b ) ( Split_59_n110 q0 )
+ ROUTED M2 ( 1340000 610000 ) ( * 560000 ) VIA12 
  NEW M1 ( 1340000 560000 ) ( 1510000 * ) VIA12 
  NEW M2 ( 1510000 560000 ) ( * 960000 ) VIA12 
  NEW M1 ( 1510000 960000 ) ( 1440000 * ) VIA12 ;
- net32
  ( Split_52_n103 q0 ) ( Split_54_n105 a )
+ ROUTED M2 ( 1780000 1130000 ) ( * 1110000 ) VIA12 
  NEW M1 ( 1780000 1110000 ) ( 1670000 * ) ( * 1090000 ) VIA12 ;
- net33
  ( AND2T_22_n40 b ) ( Split_60_n111 q0 )
+ ROUTED M2 ( 390000 380000 ) ( * 410000 ) VIA12 
  NEW M1 ( 390000 410000 ) ( 480000 * ) VIA12 
  NEW M2 ( 480000 410000 ) ( * 630000 ) VIA12 
  NEW M1 ( 480000 630000 ) ( 420000 * ) VIA12 
  NEW M2 ( 420000 630000 ) ( * 650000 ) ( 410000 * ) ;
- net34
  ( AND2T_28_n46 a ) ( Split_61_n112 q0 )
+ ROUTED M2 ( 960000 1090000 ) ( * 810000 ) VIA12 
  NEW M1 ( 960000 810000 ) ( 1090000 * ) VIA12 
  NEW M2 ( 1090000 810000 ) ( * 920000 ) ( 1100000 * ) ;
- net35
  ( OR2T_16_n34 b ) ( Split_53_n104 q0 )
+ ROUTED M2 ( 1450000 420000 ) ( * 390000 ) VIA12 
  NEW M1 ( 1450000 390000 ) ( 1110000 * ) ( * 400000 ) ( 660000 * ) VIA12 
  NEW M2 ( 660000 400000 ) ( * 380000 ) ;
- net36
  ( Split_62_n113 q0 ) ( Split_63_n114 a )
+ ROUTED M2 ( 1070000 420000 ) ( * 430000 ) VIA12 
  NEW M1 ( 1070000 430000 ) ( 1230000 * ) VIA12 
  NEW M2 ( 1230000 430000 ) ( * 610000 ) ;
- net37
  ( DFFT_50__FPB_n101 a ) ( Split_54_n105 q0 )
+ ROUTED M2 ( 1780000 1090000 ) ( * 970000 ) VIA12 
  NEW M1 ( 1780000 970000 ) ( 1680000 * ) VIA12 
  NEW M2 ( 1680000 970000 ) ( * 920000 ) ( 1690000 * ) ;
- net38
  ( AND2T_26_n44 a ) ( Split_63_n114 q0 )
+ ROUTED M2 ( 1070000 380000 ) ( * 410000 ) ( 1080000 * ) ( * 460000 ) VIA12 
  NEW M1 ( 1080000 460000 ) ( 1530000 * ) VIA12 
  NEW M2 ( 1530000 460000 ) ( * 920000 ) ;
- net39
  ( AND2T_22_n40 a ) ( Split_55_n106 q0 )
+ ROUTED M2 ( 340000 610000 ) VIA12 
  NEW M1 ( 340000 610000 ) ( 230000 * ) VIA12 ;
- net40
  ( AND2T_30_n48 a ) ( Split_64_n115 q0 )
+ ROUTED M2 ( 340000 780000 ) VIA12 
  NEW M1 ( 340000 780000 ) ( 230000 * ) VIA12 ;
- net41
  ( Split_56_n107 q0 ) ( Split_57_n108 a )
+ ROUTED M2 ( 230000 960000 ) VIA12 
  NEW M1 ( 230000 960000 ) ( 440000 * ) VIA12 
  NEW M2 ( 440000 960000 ) ( * 940000 ) VIA12 
  NEW M1 ( 440000 940000 ) ( 610000 * ) VIA12 
  NEW M2 ( 610000 940000 ) ( * 920000 ) ;
- net42
  ( AND2T_29_n47 a ) ( Split_65_n116 q0 )
+ ROUTED M2 ( 920000 1230000 ) ( * 1100000 ) VIA12 
  NEW M1 ( 920000 1100000 ) ( 710000 * ) VIA12 
  NEW M2 ( 710000 1100000 ) ( * 1090000 ) ;
- net43
  ( AND2T_19_n37 b ) ( Split_57_n108 q0 )
+ ROUTED M2 ( 230000 920000 ) ( * 950000 ) VIA12 
  NEW M1 ( 230000 950000 ) ( 370000 * ) VIA12 
  NEW M2 ( 370000 950000 ) ( * 1130000 ) VIA12 
  NEW M1 ( 370000 1130000 ) ( 300000 * ) VIA12 ;
- net44
  ( OR2T_14_n32 b ) ( Split_73_n124 q0 )
+ ROUTED M2 ( 880000 920000 ) ( * 940000 ) VIA12 
  NEW M1 ( 880000 940000 ) ( 1210000 * ) VIA12 
  NEW M2 ( 1210000 940000 ) ( * 960000 ) ;
- net45
  ( Split_66_n117 q0 ) ( Split_68_n119 a )
+ ROUTED M2 ( 920000 820000 ) ( * 920000 ) VIA12 
  NEW M1 ( 920000 920000 ) ( 990000 * ) VIA12 ;
- net46
  ( Split_74_n125 q0 ) ( Split_75_n126 a )
+ ROUTED M2 ( 1300000 820000 ) ( * 810000 ) VIA12 
  NEW M1 ( 1300000 810000 ) ( 1190000 * ) VIA12 
  NEW M2 ( 1190000 810000 ) ( * 780000 ) ;
- net47
  ( OR2T_32_n50 b ) ( Split_58_n109 q0 )
+ ROUTED M2 ( 1410000 820000 ) ( * 790000 ) ( 1420000 * ) ( * 760000 ) VIA12 
  NEW M1 ( 1420000 760000 ) ( 1050000 * ) VIA12 
  NEW M2 ( 1050000 760000 ) ( * 630000 ) VIA12 
  NEW M1 ( 1050000 630000 ) ( 660000 * ) VIA12 
  NEW M2 ( 660000 630000 ) ( * 610000 ) ;
- net48
  ( OR2T_21_n39 a ) ( Split_67_n118 q0 )
+ ROUTED M2 ( 450000 920000 ) VIA12 
  NEW M1 ( 450000 920000 ) ( 340000 * ) VIA12 ;
- net49
  ( OR2T_14_n32 a ) ( Split_75_n126 q0 )
+ ROUTED M2 ( 1210000 920000 ) ( * 840000 ) VIA12 
  NEW M1 ( 1210000 840000 ) ( 1290000 * ) VIA12 
  NEW M2 ( 1290000 840000 ) ( * 790000 ) ( 1300000 * ) ( * 780000 ) ;
- net50
  ( DFFT_49__FPB_n100 a ) ( Split_68_n119 q0 )
+ ROUTED M2 ( 920000 780000 ) VIA12 
  NEW M1 ( 920000 780000 ) ( 780000 * ) VIA12 ;
- net51
  ( TRST_Pad a ) ( NOTT_13_n31 a )
+ ROUTED M1 ( 880000 80000 ) ( 530000 * ) VIA12 
  NEW M2 ( 530000 80000 ) ( * 160000 ) ( 520000 * ) ( * 370000 ) ( 510000 * ) ( * 420000 ) ( 500000 * ) ;
- net52
  ( AND2T_18_n36 b ) ( Split_59_n110 q1 )
+ ROUTED M2 ( 1250000 420000 ) VIA12 
  NEW M1 ( 1250000 420000 ) ( 1360000 * ) VIA12 
  NEW M2 ( 1360000 420000 ) ( * 610000 ) ;
- net53
  ( Split_53_n104 a ) ( Split_52_n103 q1 )
+ ROUTED M2 ( 660000 420000 ) ( * 600000 ) VIA12 
  NEW M1 ( 660000 600000 ) ( 1760000 * ) VIA12 
  NEW M2 ( 1760000 600000 ) ( * 1090000 ) VIA12 
  NEW M1 ( 1760000 1090000 ) ( 1690000 * ) VIA12 ;
- net54
  ( AND2T_15_n33 b ) ( Split_60_n111 q1 )
+ ROUTED M2 ( 1140000 650000 ) ( 1130000 * ) ( * 370000 ) VIA12 
  NEW M1 ( 1130000 370000 ) ( 410000 * ) ( * 380000 ) VIA12 ;
- net55
  ( NOTT_9_n27 a ) ( Split_53_n104 q1 )
+ ROUTED M2 ( 680000 380000 ) ( * 390000 ) VIA12 
  NEW M1 ( 680000 390000 ) ( 230000 * ) VIA12 
  NEW M2 ( 230000 390000 ) ( * 420000 ) ;
- net56
  ( AND2T_15_n33 a ) ( Split_61_n112 q1 )
+ ROUTED M2 ( 1070000 610000 ) ( * 630000 ) VIA12 
  NEW M1 ( 1070000 630000 ) ( 1200000 * ) VIA12 
  NEW M2 ( 1200000 630000 ) ( * 920000 ) VIA12 
  NEW M1 ( 1200000 920000 ) ( 1120000 * ) VIA12 ;
- net57
  ( OR2T_25_n43 b ) ( Split_54_n105 q1 )
+ ROUTED M2 ( 1800000 1090000 ) ( * 1080000 ) VIA12 
  NEW M1 ( 1800000 1080000 ) ( 1500000 * ) VIA12 
  NEW M2 ( 1500000 1080000 ) ( * 1130000 ) ( 1510000 * ) ;
- net58
  ( DFFT_51__FPB_n102 a ) ( Split_62_n113 q1 )
+ ROUTED M2 ( 1750000 610000 ) ( * 440000 ) VIA12 
  NEW M1 ( 1750000 440000 ) ( 1260000 * ) VIA12 
  NEW M2 ( 1260000 440000 ) ( * 610000 ) ( 1250000 * ) ;
- net59
  ( AND2T_11_n29 b ) ( Split_55_n106 q1 )
+ ROUTED M2 ( 250000 610000 ) ( * 640000 ) VIA12 
  NEW M1 ( 250000 640000 ) ( 320000 * ) ( * 650000 ) ( 420000 * ) ( * 660000 ) ( 570000 * ) ( * 650000 ) VIA12 ;
- net60
  ( AND2T_17_n35 a ) ( Split_63_n114 q1 )
+ ROUTED M2 ( 1090000 380000 ) VIA12 
  NEW M1 ( 1090000 380000 ) ( 910000 * ) VIA12 ;
- net61
  ( OR2T_21_n39 b ) ( Split_56_n107 q1 )
+ ROUTED M2 ( 450000 960000 ) VIA12 
  NEW M1 ( 450000 960000 ) ( 630000 * ) VIA12 
  NEW M2 ( 630000 960000 ) ( * 920000 ) ;
- net62
  ( AND2T_23_n41 a ) ( Split_64_n115 q1 )
+ ROUTED M2 ( 550000 1090000 ) ( * 930000 ) VIA12 
  NEW M1 ( 550000 930000 ) ( 240000 * ) VIA12 
  NEW M2 ( 240000 930000 ) ( * 780000 ) ( 250000 * ) ;
- net63
  ( AND2T_11_n29 a ) ( Split_57_n108 q1 )
+ ROUTED M2 ( 250000 920000 ) ( * 910000 ) VIA12 
  NEW M1 ( 250000 910000 ) ( 330000 * ) VIA12 
  NEW M2 ( 330000 910000 ) ( * 640000 ) VIA12 
  NEW M1 ( 330000 640000 ) ( 500000 * ) VIA12 
  NEW M2 ( 500000 640000 ) ( * 610000 ) ;
- net64
  ( AND2T_24_n42 a ) ( Split_65_n116 q1 )
+ ROUTED M2 ( 730000 1090000 ) ( * 1230000 ) VIA12 
  NEW M1 ( 730000 1230000 ) ( 760000 * ) VIA12 ;
- net65
  ( NOTT_10_n28 a ) ( Split_73_n124 q1 )
+ ROUTED M2 ( 720000 960000 ) ( * 950000 ) VIA12 
  NEW M1 ( 720000 950000 ) ( 900000 * ) VIA12 
  NEW M2 ( 900000 950000 ) ( * 920000 ) ;
- net66
  ( OR2T_12_n30 a ) ( Split_58_n109 q1 )
+ ROUTED M2 ( 910000 610000 ) VIA12 
  NEW M1 ( 910000 610000 ) ( 680000 * ) VIA12 ;
- net67
  ( Split_67_n118 a ) ( Split_66_n117 q1 )
+ ROUTED M2 ( 1010000 920000 ) ( * 1020000 ) VIA12 
  NEW M1 ( 1010000 1020000 ) ( 350000 * ) VIA12 
  NEW M2 ( 350000 1020000 ) ( * 960000 ) ( 340000 * ) ;
- net68
  ( NOTT_34_n52 a ) ( Split_74_n125 q1 )
+ ROUTED M2 ( 1030000 820000 ) VIA12 
  NEW M1 ( 1030000 820000 ) ( 1210000 * ) VIA12 
  NEW M2 ( 1210000 820000 ) ( * 780000 ) ;
- net69
  ( AND2T_19_n37 a ) ( Split_67_n118 q1 )
+ ROUTED M2 ( 360000 920000 ) ( * 1110000 ) VIA12 
  NEW M1 ( 360000 1110000 ) ( 230000 * ) ( * 1090000 ) VIA12 ;
- net70
  ( NOTT_8_n26 a ) ( Split_75_n126 q1 )
+ ROUTED M2 ( 1320000 780000 ) ( * 790000 ) VIA12 
  NEW M1 ( 1320000 790000 ) ( 1730000 * ) VIA12 
  NEW M2 ( 1730000 790000 ) ( * 820000 ) ;
- net71
  ( DFFT_42__FPB_n93 a ) ( Split_68_n119 q1 )
+ ROUTED M2 ( 940000 780000 ) ( * 490000 ) VIA12 
  NEW M1 ( 940000 490000 ) ( 760000 * ) VIA12 
  NEW M2 ( 760000 490000 ) ( * 610000 ) ( 770000 * ) ;
- net72
  ( OR2T_16_n34 a ) ( Split_69_output1 q0 )
+ ROUTED M2 ( 1450000 380000 ) VIA12 
  NEW M1 ( 1450000 380000 ) ( 1340000 * ) VIA12 ;
- net73
  ( DFFT_39__FBL_n90 q ) ( Split_73_n124 a )
+ ROUTED M2 ( 880000 960000 ) ( * 1440000 ) VIA12 
  NEW M1 ( 880000 1440000 ) ( 750000 * ) VIA12 
  NEW M2 ( 750000 1440000 ) ( * 780000 ) VIA12 
  NEW M1 ( 750000 780000 ) ( 690000 * ) VIA12 ;
- net74
  ( DFFT_40__FBL_n91 q ) ( Split_74_n125 a )
+ ROUTED M2 ( 1500000 610000 ) ( * 830000 ) VIA12 
  NEW M1 ( 1500000 830000 ) ( 1190000 * ) VIA12 
  NEW M2 ( 1190000 830000 ) ( * 820000 ) ;
- net75
  ( DFFT_35__FBL_n86 q ) ( Split_69_output1 a )
+ ROUTED M2 ( 1660000 380000 ) ( * 370000 ) VIA12 
  NEW M1 ( 1660000 370000 ) ( 1350000 * ) VIA12 
  NEW M2 ( 1350000 370000 ) ( * 420000 ) ( 1340000 * ) ;
- net76
  ( DFFT_36__FBL_n87 q ) ( Split_70_state_obs0 a )
+ ROUTED M2 ( 230000 1270000 ) ( * 1260000 ) VIA12 
  NEW M1 ( 230000 1260000 ) ( 380000 * ) VIA12 
  NEW M2 ( 380000 1260000 ) ( * 1230000 ) ( 390000 * ) ;
- net77
  ( DFFT_37__FBL_n88 q ) ( Split_71_state_obs1 a )
+ ROUTED M2 ( 1280000 1090000 ) ( * 1100000 ) VIA12 
  NEW M1 ( 1280000 1100000 ) ( 1170000 * ) ( * 1120000 ) ( 1120000 * ) ( * 1130000 ) VIA12 ;
- net78
  ( DFFT_38__FBL_n89 q ) ( Split_72_state_obs2 a )
+ ROUTED M2 ( 1130000 1230000 ) ( * 1270000 ) VIA12 
  NEW M1 ( 1130000 1270000 ) ( 1220000 * ) VIA12 ;
- net79
  ( DFFT_39__FBL_n90 a ) ( DFFT_41__FPB_n92 q )
+ ROUTED M2 ( 640000 780000 ) VIA12 
  NEW M1 ( 640000 780000 ) ( 550000 * ) VIA12 ;
- net80
  ( OR2T_12_n30 b ) ( DFFT_42__FPB_n93 q )
+ ROUTED M2 ( 820000 610000 ) ( * 650000 ) VIA12 
  NEW M1 ( 820000 650000 ) ( 910000 * ) VIA12 ;
- net81
  ( AND2T_17_n35 b ) ( DFFT_43__FPB_n94 q )
+ ROUTED M2 ( 820000 380000 ) ( * 390000 ) VIA12 
  NEW M1 ( 820000 390000 ) ( 980000 * ) VIA12 
  NEW M2 ( 980000 390000 ) ( * 420000 ) ;
- net82
  ( DFFT_44__FPB_n95 q ) ( DFFT_45__FPB_n96 a )
+ ROUTED M2 ( 620000 1230000 ) VIA12 
  NEW M1 ( 620000 1230000 ) ( 530000 * ) VIA12 ;
- net83
  ( OR2T_20_n38 b ) ( DFFT_45__FPB_n96 q )
+ ROUTED M2 ( 670000 1230000 ) ( * 1110000 ) VIA12 
  NEW M1 ( 670000 1110000 ) ( 390000 * ) ( * 1130000 ) VIA12 ;
- net84
  ( AND2T_26_n44 b ) ( DFFT_46__FPB_n97 q )
+ ROUTED M2 ( 1600000 960000 ) ( * 1000000 ) VIA12 
  NEW M1 ( 1600000 1000000 ) ( 1430000 * ) VIA12 
  NEW M2 ( 1430000 1000000 ) ( * 1090000 ) ( 1420000 * ) ;
- net85
  ( AND2T_28_n46 b ) ( DFFT_47__FPB_n98 q )
+ ROUTED M2 ( 1380000 1230000 ) ( * 1210000 ) VIA12 
  NEW M1 ( 1380000 1210000 ) ( 1190000 * ) VIA12 
  NEW M2 ( 1190000 1210000 ) ( * 1180000 ) VIA12 
  NEW M1 ( 1190000 1180000 ) ( 1030000 * ) VIA12 
  NEW M2 ( 1030000 1180000 ) ( * 1130000 ) ;
- net86
  ( AND2T_29_n47 b ) ( DFFT_48__FPB_n99 q )
+ ROUTED M2 ( 870000 1090000 ) ( * 1270000 ) VIA12 
  NEW M1 ( 870000 1270000 ) ( 990000 * ) VIA12 ;
- net87
  ( AND2T_30_n48 b ) ( DFFT_49__FPB_n100 q )
+ ROUTED M2 ( 830000 780000 ) ( * 900000 ) VIA12 
  NEW M1 ( 830000 900000 ) ( 420000 * ) VIA12 
  NEW M2 ( 420000 900000 ) ( * 820000 ) ( 410000 * ) ;
- net88
  ( AND2T_31_n49 b ) ( DFFT_50__FPB_n101 q )
+ ROUTED M2 ( 1640000 820000 ) ( * 920000 ) VIA12 
  NEW M1 ( 1640000 920000 ) ( 1740000 * ) VIA12 ;
- net89
  ( AND2T_33_n51 b ) ( DFFT_51__FPB_n102 q )
+ ROUTED M2 ( 1800000 610000 ) ( * 620000 ) VIA12 
  NEW M1 ( 1800000 620000 ) ( 1730000 * ) VIA12 
  NEW M2 ( 1730000 620000 ) ( * 650000 ) VIA12 
  NEW M1 ( 1730000 650000 ) ( 1660000 * ) VIA12 ;
- net90
  ( DFFT_44__FPB_n95 a ) ( Split_70_state_obs0 q0 )
+ ROUTED M2 ( 480000 1230000 ) VIA12 
  NEW M1 ( 480000 1230000 ) ( 230000 * ) VIA12 ;
- net91
  ( OR2T_25_n43 a ) ( Split_71_state_obs1 q0 )
+ ROUTED M2 ( 1120000 1090000 ) ( * 1080000 ) ( 1150000 * ) ( * 1140000 ) VIA12 
  NEW M1 ( 1150000 1140000 ) ( 1520000 * ) VIA12 
  NEW M2 ( 1520000 1140000 ) ( * 1090000 ) ( 1510000 * ) ;
- net92
  ( DFFT_47__FPB_n98 a ) ( Split_72_state_obs2 q0 )
+ ROUTED M2 ( 1330000 1230000 ) VIA12 
  NEW M1 ( 1330000 1230000 ) ( 1220000 * ) VIA12 ;
- net93
  ( output1_Pad a ) ( Split_69_output1 q1 )
+ ROUTED M2 ( 1360000 380000 ) ( * 130000 ) ( 1370000 * ) ( * 80000 ) ( 1320000 * ) ;
- net94
  ( SplitCLK_0_107 q0 ) ( SplitCLK_0_65 a )
+ ROUTED M2 ( 1190000 850000 ) ( * 870000 ) VIA12 
  NEW M1 ( 1190000 870000 ) ( 910000 * ) ( * 890000 ) VIA12 ;
- net95
  ( SplitCLK_0_107 q1 ) ( SplitCLK_2_86 a )
+ ROUTED M2 ( 890000 890000 ) ( * 850000 ) VIA12 
  NEW M1 ( 890000 850000 ) ( 570000 * ) VIA12 
  NEW M2 ( 570000 850000 ) ( * 890000 ) ( 580000 * ) ;
- net96
  ( SplitCLK_2_106 q0 ) ( NOTT_34_n52 clk )
+ ROUTED M2 ( 1030000 780000 ) ( * 790000 ) ( 1050000 * ) ( * 850000 ) ( 1060000 * ) ;
- net97
  ( SplitCLK_4_105 q0 ) ( NOTT_13_n31 clk )
+ ROUTED M2 ( 500000 500000 ) ( * 430000 ) ( 520000 * ) ( * 380000 ) VIA12 
  NEW M1 ( 520000 380000 ) ( 500000 * ) VIA12 ;
- net98
  ( SplitCLK_2_104 q0 ) ( DFFT_47__FPB_n98 clk )
+ ROUTED M2 ( 1330000 1270000 ) ( * 1300000 ) ( 1350000 * ) ( * 1310000 ) ( 1360000 * ) ;
- net99
  ( SplitCLK_2_103 q0 ) ( DFFT_45__FPB_n96 clk )
+ ROUTED M2 ( 620000 1270000 ) ( * 1300000 ) ( 640000 * ) ( * 1310000 ) ( 650000 * ) ;
- net100
  ( SplitCLK_4_102 q0 ) ( OR2T_16_n34 clk )
+ ROUTED M2 ( 1450000 500000 ) ( * 490000 ) VIA12 
  NEW M1 ( 1450000 490000 ) ( 1520000 * ) VIA12 
  NEW M2 ( 1520000 490000 ) ( * 420000 ) ;
- net101
  ( SplitCLK_4_101 q0 ) ( OR2T_14_n32 clk )
+ ROUTED M2 ( 1210000 1010000 ) VIA12 
  NEW M1 ( 1210000 1010000 ) ( 1280000 * ) VIA12 
  NEW M2 ( 1280000 1010000 ) ( * 960000 ) ;
- net102
  ( SplitCLK_4_100 q0 ) ( OR2T_21_n39 clk )
+ ROUTED M2 ( 450000 1010000 ) ( * 1000000 ) VIA12 
  NEW M1 ( 450000 1000000 ) ( 510000 * ) VIA12 
  NEW M2 ( 510000 1000000 ) ( * 960000 ) ( 520000 * ) ;
- net103
  ( SplitCLK_2_99 q0 ) ( DFFT_36__FBL_n87 clk )
+ ROUTED M2 ( 340000 1270000 ) ( * 1300000 ) ( 360000 * ) ( * 1310000 ) ( 370000 * ) ;
- net104
  ( SplitCLK_2_98 q0 ) ( DFFT_43__FPB_n94 clk )
+ ROUTED M2 ( 770000 420000 ) ( * 490000 ) ( 790000 * ) ( * 500000 ) ( 800000 * ) ;
- net105
  ( SplitCLK_2_97 q0 ) ( DFFT_41__FPB_n92 clk )
+ ROUTED M2 ( 500000 820000 ) ( * 840000 ) ( 520000 * ) ( * 850000 ) ( 530000 * ) ;
- net106
  ( SplitCLK_2_96 q0 ) ( DFFT_40__FBL_n91 clk )
+ ROUTED M2 ( 1450000 650000 ) ( * 690000 ) ( 1470000 * ) ( * 700000 ) ( 1480000 * ) ;
- net107
  ( SplitCLK_2_95 q0 ) ( AND2T_29_n47 clk )
+ ROUTED M2 ( 920000 1270000 ) ( * 1300000 ) ( 940000 * ) ( * 1310000 ) ( 950000 * ) ;
- net108
  ( SplitCLK_2_94 q0 ) ( AND2T_28_n46 clk )
+ ROUTED M2 ( 960000 1130000 ) ( * 1150000 ) ( 980000 * ) ( * 1160000 ) ( 990000 * ) ;
- net109
  ( SplitCLK_2_93 q0 ) ( AND2T_19_n37 clk )
+ ROUTED M2 ( 230000 1130000 ) ( * 1150000 ) ( 250000 * ) ( * 1160000 ) ( 260000 * ) ;
- net110
  ( SplitCLK_2_92 q0 ) ( AND2T_27_n45 clk )
+ ROUTED M2 ( 1370000 960000 ) ( * 1010000 ) VIA12 
  NEW M1 ( 1370000 1010000 ) ( 1440000 * ) VIA12 ;
- net111
  ( SplitCLK_2_91 q0 ) ( AND2T_18_n36 clk )
+ ROUTED M2 ( 1180000 420000 ) ( * 490000 ) ( 1200000 * ) ( * 500000 ) ( 1210000 * ) ;
- net112
  ( SplitCLK_2_90 q0 ) ( AND2T_31_n49 clk )
+ ROUTED M2 ( 1570000 820000 ) ( * 840000 ) ( 1590000 * ) ( * 850000 ) ( 1600000 * ) ;
- net113
  ( SplitCLK_2_89 q0 ) ( AND2T_23_n41 clk )
+ ROUTED M2 ( 550000 1130000 ) ( * 1150000 ) ( 570000 * ) ( * 1160000 ) ( 580000 * ) ;
- net114
  ( SplitCLK_2_88 q0 ) ( AND2T_22_n40 clk )
+ ROUTED M2 ( 340000 650000 ) ( * 690000 ) ( 360000 * ) ( * 700000 ) ( 370000 * ) ;
- net115
  ( SplitCLK_2_87 q0 ) ( NOTT_9_n27 clk )
+ ROUTED M2 ( 230000 380000 ) ( 240000 * ) ( * 390000 ) ( 250000 * ) ( * 500000 ) ( 260000 * ) ;
- net116
  ( SplitCLK_2_86 q1 ) ( SplitCLK_6_75 a )
+ ROUTED M2 ( 560000 850000 ) ( * 1140000 ) ( 580000 * ) ( * 1150000 ) ( 600000 * ) ( * 1160000 ) ( 620000 * ) ;
- net117
  ( SplitCLK_2_86 q0 ) ( SplitCLK_4_85 a )
+ ROUTED M2 ( 580000 850000 ) ( * 740000 ) ( 590000 * ) ;
- net118
  ( SplitCLK_4_85 q1 ) ( SplitCLK_4_80 a )
+ ROUTED M2 ( 610000 700000 ) ( * 690000 ) VIA12 
  NEW M1 ( 610000 690000 ) ( 720000 * ) VIA12 
  NEW M2 ( 720000 690000 ) ( * 740000 ) ( 710000 * ) ;
- net119
  ( SplitCLK_4_85 q0 ) ( SplitCLK_2_84 a )
+ ROUTED M2 ( 550000 740000 ) ( * 760000 ) VIA12 
  NEW M1 ( 550000 760000 ) ( 460000 * ) VIA12 
  NEW M2 ( 460000 760000 ) ( * 700000 ) VIA12 
  NEW M1 ( 460000 700000 ) ( 590000 * ) VIA12 ;
- net120
  ( SplitCLK_2_84 q1 ) ( SplitCLK_2_82 a )
+ ROUTED M2 ( 490000 740000 ) ( * 730000 ) VIA12 
  NEW M1 ( 490000 730000 ) ( 530000 * ) VIA12 
  NEW M2 ( 530000 730000 ) ( * 700000 ) ;
- net121
  ( SplitCLK_2_84 q0 ) ( SplitCLK_4_83 a )
+ ROUTED M2 ( 370000 540000 ) ( * 530000 ) ( 330000 * ) ( * 140000 ) VIA12 
  NEW M1 ( 330000 140000 ) ( 550000 * ) VIA12 
  NEW M2 ( 550000 140000 ) ( * 700000 ) ;
- net122
  ( SplitCLK_4_83 q0 ) ( SplitCLK_2_87 a )
+ ROUTED M2 ( 260000 540000 ) ( * 530000 ) VIA12 
  NEW M1 ( 260000 530000 ) ( 180000 * ) ( * 510000 ) ( 370000 * ) ( * 500000 ) VIA12 ;
- net123
  ( SplitCLK_4_83 q1 ) ( SplitCLK_4_105 a )
+ ROUTED M2 ( 390000 500000 ) ( * 540000 ) VIA12 
  NEW M1 ( 390000 540000 ) ( 500000 * ) VIA12 ;
- net124
  ( SplitCLK_2_82 q0 ) ( SplitCLK_2_88 a )
+ ROUTED M2 ( 370000 740000 ) ( * 750000 ) VIA12 
  NEW M1 ( 370000 750000 ) ( 500000 * ) VIA12 
  NEW M2 ( 500000 750000 ) ( * 700000 ) ( 490000 * ) ;
- net125
  ( SplitCLK_2_82 q1 ) ( SplitCLK_4_81 a )
+ ROUTED M2 ( 410000 740000 ) VIA12 
  NEW M1 ( 410000 740000 ) ( 470000 * ) VIA12 
  NEW M2 ( 470000 740000 ) ( * 700000 ) ;
- net126
  ( SplitCLK_4_81 q1 ) ( AND2T_11_n29 clk )
+ ROUTED M2 ( 430000 700000 ) ( * 650000 ) VIA12 
  NEW M1 ( 430000 650000 ) ( 500000 * ) VIA12 ;
- net127
  ( SplitCLK_4_81 q0 ) ( AND2T_30_n48 clk )
+ ROUTED M2 ( 340000 820000 ) ( * 790000 ) VIA12 
  NEW M1 ( 340000 790000 ) ( 480000 * ) VIA12 
  NEW M2 ( 480000 790000 ) ( * 720000 ) VIA12 
  NEW M1 ( 480000 720000 ) ( 410000 * ) ( * 700000 ) VIA12 ;
- net128
  ( SplitCLK_4_80 q0 ) ( SplitCLK_6_77 a )
+ ROUTED M2 ( 710000 700000 ) VIA12 
  NEW M1 ( 710000 700000 ) ( 650000 * ) VIA12 ;
- net129
  ( SplitCLK_4_80 q1 ) ( SplitCLK_2_79 a )
+ ROUTED M2 ( 730000 700000 ) ( * 710000 ) VIA12 
  NEW M1 ( 730000 710000 ) ( 800000 * ) VIA12 
  NEW M2 ( 800000 710000 ) ( * 790000 ) VIA12 
  NEW M1 ( 800000 790000 ) ( 1000000 * ) VIA12 
  NEW M2 ( 1000000 790000 ) ( * 540000 ) VIA12 
  NEW M1 ( 1000000 540000 ) ( 920000 * ) VIA12 ;
- net130
  ( SplitCLK_2_79 q0 ) ( SplitCLK_2_98 a )
+ ROUTED M2 ( 800000 540000 ) ( * 530000 ) VIA12 
  NEW M1 ( 800000 530000 ) ( 920000 * ) VIA12 
  NEW M2 ( 920000 530000 ) ( * 500000 ) ;
- net131
  ( SplitCLK_2_79 q1 ) ( SplitCLK_4_78 a )
+ ROUTED M2 ( 840000 540000 ) VIA12 
  NEW M1 ( 840000 540000 ) ( 900000 * ) VIA12 
  NEW M2 ( 900000 540000 ) ( * 500000 ) ;
- net132
  ( SplitCLK_4_78 q1 ) ( AND2T_17_n35 clk )
+ ROUTED M2 ( 860000 500000 ) ( * 420000 ) VIA12 
  NEW M1 ( 860000 420000 ) ( 910000 * ) VIA12 ;
- net133
  ( SplitCLK_4_78 q0 ) ( DFFT_42__FPB_n93 clk )
+ ROUTED M2 ( 770000 650000 ) ( * 620000 ) VIA12 
  NEW M1 ( 770000 620000 ) ( 930000 * ) VIA12 
  NEW M2 ( 930000 620000 ) ( * 510000 ) VIA12 
  NEW M1 ( 930000 510000 ) ( 840000 * ) VIA12 
  NEW M2 ( 840000 510000 ) ( * 500000 ) ;
- net134
  ( SplitCLK_6_77 q1 ) ( SplitCLK_2_97 a )
+ ROUTED M2 ( 530000 890000 ) ( * 880000 ) VIA12 
  NEW M1 ( 530000 880000 ) ( 670000 * ) VIA12 
  NEW M2 ( 670000 880000 ) ( * 740000 ) ;
- net135
  ( SplitCLK_6_77 q0 ) ( SplitCLK_4_76 a )
+ ROUTED M2 ( 780000 740000 ) VIA12 
  NEW M1 ( 780000 740000 ) ( 650000 * ) VIA12 ;
- net136
  ( SplitCLK_4_76 q1 ) ( OR2T_12_n30 clk )
+ ROUTED M2 ( 800000 700000 ) ( * 690000 ) VIA12 
  NEW M1 ( 800000 690000 ) ( 980000 * ) VIA12 
  NEW M2 ( 980000 690000 ) ( * 650000 ) ;
- net137
  ( SplitCLK_4_76 q0 ) ( DFFT_49__FPB_n100 clk )
+ ROUTED M2 ( 780000 700000 ) ( * 730000 ) VIA12 
  NEW M1 ( 780000 730000 ) ( 860000 * ) VIA12 
  NEW M2 ( 860000 730000 ) ( * 820000 ) VIA12 
  NEW M1 ( 860000 820000 ) ( 780000 * ) VIA12 ;
- net138
  ( SplitCLK_6_75 q0 ) ( SplitCLK_0_70 a )
+ ROUTED M2 ( 620000 1200000 ) ( * 1210000 ) VIA12 
  NEW M1 ( 620000 1210000 ) ( 690000 * ) VIA12 
  NEW M2 ( 690000 1210000 ) ( * 1160000 ) ( 700000 * ) ;
- net139
  ( SplitCLK_6_75 q1 ) ( SplitCLK_6_74 a )
+ ROUTED M2 ( 640000 1200000 ) ( * 1180000 ) VIA12 
  NEW M1 ( 640000 1180000 ) ( 420000 * ) VIA12 
  NEW M2 ( 420000 1180000 ) ( * 1160000 ) ;
- net140
  ( SplitCLK_6_74 q1 ) ( SplitCLK_2_72 a )
+ ROUTED M2 ( 490000 1350000 ) ( * 1360000 ) ( 460000 * ) ( * 1200000 ) ( 440000 * ) ;
- net141
  ( SplitCLK_6_74 q0 ) ( SplitCLK_4_73 a )
+ ROUTED M2 ( 480000 1200000 ) VIA12 
  NEW M1 ( 480000 1200000 ) ( 420000 * ) VIA12 ;
- net142
  ( SplitCLK_4_73 q0 ) ( SplitCLK_2_93 a )
+ ROUTED M2 ( 480000 1160000 ) ( * 1170000 ) VIA12 
  NEW M1 ( 480000 1170000 ) ( 270000 * ) VIA12 
  NEW M2 ( 270000 1170000 ) ( * 1200000 ) ( 260000 * ) ;
- net143
  ( SplitCLK_4_73 q1 ) ( SplitCLK_4_100 a )
+ ROUTED M2 ( 450000 1050000 ) ( * 1160000 ) VIA12 
  NEW M1 ( 450000 1160000 ) ( 500000 * ) VIA12 ;
- net144
  ( SplitCLK_2_72 q0 ) ( SplitCLK_2_99 a )
+ ROUTED M2 ( 370000 1350000 ) ( * 1330000 ) VIA12 
  NEW M1 ( 370000 1330000 ) ( 490000 * ) ( * 1310000 ) VIA12 ;
- net145
  ( SplitCLK_2_72 q1 ) ( SplitCLK_4_71 a )
+ ROUTED M2 ( 410000 1350000 ) ( * 1340000 ) VIA12 
  NEW M1 ( 410000 1340000 ) ( 470000 * ) VIA12 
  NEW M2 ( 470000 1340000 ) ( * 1310000 ) ;
- net146
  ( SplitCLK_4_71 q0 ) ( OR2T_20_n38 clk )
+ ROUTED M2 ( 410000 1310000 ) ( * 1130000 ) VIA12 
  NEW M1 ( 410000 1130000 ) ( 460000 * ) VIA12 ;
- net147
  ( SplitCLK_4_71 q1 ) ( DFFT_44__FPB_n95 clk )
+ ROUTED M2 ( 430000 1310000 ) ( * 1270000 ) VIA12 
  NEW M1 ( 430000 1270000 ) ( 480000 * ) VIA12 ;
- net148
  ( SplitCLK_0_70 q0 ) ( SplitCLK_0_67 a )
+ ROUTED M2 ( 700000 1200000 ) ( * 1170000 ) VIA12 
  NEW M1 ( 700000 1170000 ) ( 760000 * ) ( * 1160000 ) VIA12 ;
- net149
  ( SplitCLK_0_70 q1 ) ( SplitCLK_4_69 a )
+ ROUTED M2 ( 700000 1050000 ) ( * 1150000 ) ( 710000 * ) ( * 1200000 ) VIA12 
  NEW M1 ( 710000 1200000 ) ( 680000 * ) VIA12 ;
- net150
  ( SplitCLK_4_69 q0 ) ( SplitCLK_2_89 a )
+ ROUTED M2 ( 580000 1200000 ) ( * 1170000 ) VIA12 
  NEW M1 ( 580000 1170000 ) ( 490000 * ) VIA12 
  NEW M2 ( 490000 1170000 ) ( * 1030000 ) VIA12 
  NEW M1 ( 490000 1030000 ) ( 700000 * ) VIA12 
  NEW M2 ( 700000 1030000 ) ( * 1010000 ) ;
- net151
  ( SplitCLK_4_69 q1 ) ( SplitCLK_4_68 a )
+ ROUTED M2 ( 640000 1050000 ) ( * 1040000 ) VIA12 
  NEW M1 ( 640000 1040000 ) ( 720000 * ) VIA12 
  NEW M2 ( 720000 1040000 ) ( * 1010000 ) ;
- net152
  ( SplitCLK_4_68 q0 ) ( DFFT_39__FBL_n90 clk )
+ ROUTED M2 ( 640000 1010000 ) ( * 820000 ) ;
- net153
  ( SplitCLK_4_68 q1 ) ( NOTT_10_n28 clk )
+ ROUTED M2 ( 660000 1010000 ) ( * 920000 ) VIA12 
  NEW M1 ( 660000 920000 ) ( 720000 * ) VIA12 ;
- net154
  ( SplitCLK_0_67 q0 ) ( SplitCLK_2_103 a )
+ ROUTED M2 ( 650000 1350000 ) ( * 1340000 ) VIA12 
  NEW M1 ( 650000 1340000 ) ( 770000 * ) VIA12 
  NEW M2 ( 770000 1340000 ) ( * 1200000 ) ( 760000 * ) ;
- net155
  ( SplitCLK_0_67 q1 ) ( SplitCLK_4_66 a )
+ ROUTED M2 ( 800000 1200000 ) VIA12 
  NEW M1 ( 800000 1200000 ) ( 740000 * ) VIA12 ;
- net156
  ( SplitCLK_4_66 q0 ) ( AND2T_24_n42 clk )
+ ROUTED M2 ( 760000 1270000 ) ( * 1240000 ) VIA12 
  NEW M1 ( 760000 1240000 ) ( 880000 * ) ( * 1200000 ) ( 810000 * ) VIA12 
  NEW M2 ( 810000 1200000 ) ( * 1160000 ) ( 800000 * ) ;
- net157
  ( SplitCLK_4_66 q1 ) ( DFFT_48__FPB_n99 clk )
+ ROUTED M2 ( 820000 1160000 ) ( * 1130000 ) ;
- net158
  ( SplitCLK_0_65 q0 ) ( SplitCLK_6_54 a )
+ ROUTED M2 ( 1160000 1010000 ) ( * 900000 ) ( 1180000 * ) ( * 890000 ) ( 1190000 * ) ;
- net159
  ( SplitCLK_0_65 q1 ) ( SplitCLK_4_64 a )
+ ROUTED M2 ( 1170000 890000 ) ( * 800000 ) VIA12 
  NEW M1 ( 1170000 800000 ) ( 1390000 * ) VIA12 
  NEW M2 ( 1390000 800000 ) ( * 740000 ) ;
- net160
  ( SplitCLK_4_64 q1 ) ( SplitCLK_4_59 a )
+ ROUTED M2 ( 1410000 700000 ) ( * 710000 ) VIA12 
  NEW M1 ( 1410000 710000 ) ( 1730000 * ) VIA12 
  NEW M2 ( 1730000 710000 ) ( * 740000 ) ;
- net161
  ( SplitCLK_4_64 q0 ) ( SplitCLK_2_63 a )
+ ROUTED M2 ( 1340000 740000 ) ( * 710000 ) VIA12 
  NEW M1 ( 1340000 710000 ) ( 1390000 * ) VIA12 
  NEW M2 ( 1390000 710000 ) ( * 700000 ) ;
- net162
  ( SplitCLK_2_63 q1 ) ( SplitCLK_2_61 a )
+ ROUTED M2 ( 1300000 890000 ) ( 1310000 * ) ( * 700000 ) ( 1320000 * ) ;
- net163
  ( SplitCLK_2_63 q0 ) ( SplitCLK_4_62 a )
+ ROUTED M2 ( 1340000 700000 ) ( * 680000 ) ( 1330000 * ) ( * 540000 ) ( 1320000 * ) ;
- net164
  ( SplitCLK_4_62 q0 ) ( SplitCLK_2_91 a )
+ ROUTED M2 ( 1210000 540000 ) ( * 520000 ) VIA12 
  NEW M1 ( 1210000 520000 ) ( 1320000 * ) ( * 500000 ) VIA12 ;
- net165
  ( SplitCLK_4_62 q1 ) ( SplitCLK_4_102 a )
+ ROUTED M2 ( 1340000 500000 ) ( * 540000 ) VIA12 
  NEW M1 ( 1340000 540000 ) ( 1450000 * ) VIA12 ;
- net166
  ( SplitCLK_2_61 q0 ) ( SplitCLK_2_106 a )
+ ROUTED M2 ( 1060000 890000 ) ( * 880000 ) VIA12 
  NEW M1 ( 1060000 880000 ) ( 1290000 * ) VIA12 
  NEW M2 ( 1290000 880000 ) ( * 850000 ) ( 1300000 * ) ;
- net167
  ( SplitCLK_2_61 q1 ) ( SplitCLK_4_60 a )
+ ROUTED M2 ( 1220000 890000 ) VIA12 
  NEW M1 ( 1220000 890000 ) ( 1280000 * ) VIA12 
  NEW M2 ( 1280000 890000 ) ( * 850000 ) ;
- net168
  ( SplitCLK_4_60 q0 ) ( AND2T_15_n33 clk )
+ ROUTED M2 ( 1070000 650000 ) ( * 660000 ) VIA12 
  NEW M1 ( 1070000 660000 ) ( 1220000 * ) VIA12 
  NEW M2 ( 1220000 660000 ) ( * 850000 ) ;
- net169
  ( SplitCLK_4_60 q1 ) ( OR2T_32_n50 clk )
+ ROUTED M2 ( 1240000 850000 ) ( * 820000 ) VIA12 
  NEW M1 ( 1240000 820000 ) ( 1480000 * ) VIA12 ;
- net170
  ( SplitCLK_4_59 q1 ) ( SplitCLK_0_56 a )
+ ROUTED M2 ( 1810000 700000 ) VIA12 
  NEW M1 ( 1810000 700000 ) ( 1750000 * ) VIA12 ;
- net171
  ( SplitCLK_4_59 q0 ) ( SplitCLK_2_58 a )
+ ROUTED M2 ( 1690000 740000 ) VIA12 
  NEW M1 ( 1690000 740000 ) ( 1620000 * ) VIA12 
  NEW M2 ( 1620000 740000 ) ( * 700000 ) VIA12 
  NEW M1 ( 1620000 700000 ) ( 1730000 * ) VIA12 ;
- net172
  ( SplitCLK_2_58 q0 ) ( SplitCLK_2_96 a )
+ ROUTED M2 ( 1480000 740000 ) ( * 760000 ) VIA12 
  NEW M1 ( 1480000 760000 ) ( 1680000 * ) VIA12 
  NEW M2 ( 1680000 760000 ) ( * 700000 ) ( 1690000 * ) ;
- net173
  ( SplitCLK_2_58 q1 ) ( SplitCLK_4_57 a )
+ ROUTED M2 ( 1670000 700000 ) ( * 720000 ) VIA12 
  NEW M1 ( 1670000 720000 ) ( 1610000 * ) VIA12 
  NEW M2 ( 1610000 720000 ) ( * 740000 ) ;
- net174
  ( SplitCLK_4_57 q0 ) ( AND2T_33_n51 clk )
+ ROUTED M2 ( 1590000 650000 ) ( * 700000 ) ( 1610000 * ) ;
- net175
  ( SplitCLK_4_57 q1 ) ( DFFT_35__FBL_n86 clk )
+ ROUTED M2 ( 1610000 420000 ) ( * 430000 ) ( 1620000 * ) ( * 690000 ) ( 1630000 * ) ( * 700000 ) ;
- net176
  ( SplitCLK_0_56 q0 ) ( SplitCLK_2_90 a )
+ ROUTED M2 ( 1600000 890000 ) ( * 880000 ) VIA12 
  NEW M1 ( 1600000 880000 ) ( 1810000 * ) VIA12 
  NEW M2 ( 1810000 880000 ) ( * 740000 ) ;
- net177
  ( SplitCLK_0_56 q1 ) ( SplitCLK_4_55 a )
+ ROUTED M2 ( 1850000 740000 ) VIA12 
  NEW M1 ( 1850000 740000 ) ( 1790000 * ) VIA12 ;
- net178
  ( SplitCLK_4_55 q0 ) ( NOTT_8_n26 clk )
+ ROUTED M2 ( 1730000 780000 ) ( * 750000 ) ( 1740000 * ) ( * 720000 ) VIA12 
  NEW M1 ( 1740000 720000 ) ( 1850000 * ) ( * 700000 ) VIA12 ;
- net179
  ( SplitCLK_4_55 q1 ) ( DFFT_51__FPB_n102 clk )
+ ROUTED M2 ( 1750000 650000 ) ( * 660000 ) VIA12 
  NEW M1 ( 1750000 660000 ) ( 1870000 * ) VIA12 
  NEW M2 ( 1870000 660000 ) ( * 700000 ) ;
- net180
  ( SplitCLK_6_54 q0 ) ( SplitCLK_0_49 a )
+ ROUTED M2 ( 1380000 1010000 ) ( * 1000000 ) VIA12 
  NEW M1 ( 1380000 1000000 ) ( 1170000 * ) VIA12 
  NEW M2 ( 1170000 1000000 ) ( * 1050000 ) ( 1160000 * ) ;
- net181
  ( SplitCLK_6_54 q1 ) ( SplitCLK_6_53 a )
+ ROUTED M2 ( 1110000 1160000 ) ( * 1050000 ) VIA12 
  NEW M1 ( 1110000 1050000 ) ( 1180000 * ) VIA12 ;
- net182
  ( SplitCLK_6_53 q1 ) ( SplitCLK_6_51 a )
+ ROUTED M2 ( 1050000 1160000 ) VIA12 
  NEW M1 ( 1050000 1160000 ) ( 1130000 * ) VIA12 
  NEW M2 ( 1130000 1160000 ) ( * 1200000 ) ;
- net183
  ( SplitCLK_6_53 q0 ) ( SplitCLK_4_52 a )
+ ROUTED M2 ( 1230000 1200000 ) VIA12 
  NEW M1 ( 1230000 1200000 ) ( 1180000 * ) ( * 1210000 ) ( 1110000 * ) VIA12 
  NEW M2 ( 1110000 1210000 ) ( * 1200000 ) ;
- net184
  ( SplitCLK_4_52 q0 ) ( SplitCLK_2_94 a )
+ ROUTED M2 ( 1230000 1160000 ) ( * 1170000 ) VIA12 
  NEW M1 ( 1230000 1170000 ) ( 990000 * ) VIA12 
  NEW M2 ( 990000 1170000 ) ( * 1200000 ) ;
- net185
  ( SplitCLK_4_52 q1 ) ( SplitCLK_4_101 a )
+ ROUTED M2 ( 1210000 1050000 ) ( * 1160000 ) VIA12 
  NEW M1 ( 1210000 1160000 ) ( 1250000 * ) VIA12 ;
- net186
  ( SplitCLK_6_51 q1 ) ( SplitCLK_2_95 a )
+ ROUTED M2 ( 950000 1350000 ) ( * 1340000 ) VIA12 
  NEW M1 ( 950000 1340000 ) ( 1070000 * ) VIA12 
  NEW M2 ( 1070000 1340000 ) ( * 1200000 ) ;
- net187
  ( SplitCLK_6_51 q0 ) ( SplitCLK_4_50 a )
+ ROUTED M2 ( 1170000 1200000 ) VIA12 
  NEW M1 ( 1170000 1200000 ) ( 1050000 * ) VIA12 ;
- net188
  ( SplitCLK_4_50 q1 ) ( DFFT_37__FBL_n88 clk )
+ ROUTED M2 ( 1190000 1160000 ) ( * 1130000 ) VIA12 
  NEW M1 ( 1190000 1130000 ) ( 1230000 * ) VIA12 ;
- net189
  ( SplitCLK_4_50 q0 ) ( DFFT_38__FBL_n89 clk )
+ ROUTED M2 ( 1080000 1270000 ) ( * 1240000 ) VIA12 
  NEW M1 ( 1080000 1240000 ) ( 1010000 * ) VIA12 
  NEW M2 ( 1010000 1240000 ) ( * 1190000 ) VIA12 
  NEW M1 ( 1010000 1190000 ) ( 1170000 * ) VIA12 
  NEW M2 ( 1170000 1190000 ) ( * 1160000 ) ;
- net190
  ( SplitCLK_0_49 q0 ) ( SplitCLK_6_46 a )
+ ROUTED M2 ( 1380000 1050000 ) ( * 1170000 ) ( 1360000 * ) ( * 1160000 ) ;
- net191
  ( SplitCLK_0_49 q1 ) ( SplitCLK_4_48 a )
+ ROUTED M2 ( 1530000 1050000 ) VIA12 
  NEW M1 ( 1530000 1050000 ) ( 1360000 * ) VIA12 ;
- net192
  ( SplitCLK_4_48 q0 ) ( SplitCLK_2_92 a )
+ ROUTED M2 ( 1440000 1050000 ) ( * 1030000 ) VIA12 
  NEW M1 ( 1440000 1030000 ) ( 1530000 * ) ( * 1010000 ) VIA12 ;
- net193
  ( SplitCLK_4_48 q1 ) ( SplitCLK_4_47 a )
+ ROUTED M2 ( 1550000 1010000 ) ( * 1050000 ) VIA12 
  NEW M1 ( 1550000 1050000 ) ( 1610000 * ) VIA12 ;
- net194
  ( SplitCLK_4_47 q0 ) ( AND2T_26_n44 clk )
+ ROUTED M2 ( 1530000 960000 ) ( * 970000 ) VIA12 
  NEW M1 ( 1530000 970000 ) ( 1610000 * ) VIA12 
  NEW M2 ( 1610000 970000 ) ( * 1010000 ) ;
- net195
  ( SplitCLK_4_47 q1 ) ( DFFT_50__FPB_n101 clk )
+ ROUTED M2 ( 1630000 1010000 ) ( * 960000 ) VIA12 
  NEW M1 ( 1630000 960000 ) ( 1690000 * ) VIA12 ;
- net196
  ( SplitCLK_6_46 q1 ) ( SplitCLK_2_104 a )
+ ROUTED M2 ( 1360000 1350000 ) ( * 1320000 ) ( 1370000 * ) ( * 1200000 ) ( 1380000 * ) ;
- net197
  ( SplitCLK_6_46 q0 ) ( SplitCLK_4_45 a )
+ ROUTED M2 ( 1440000 1200000 ) VIA12 
  NEW M1 ( 1440000 1200000 ) ( 1360000 * ) VIA12 ;
- net198
  ( SplitCLK_4_45 q1 ) ( OR2T_25_n43 clk )
+ ROUTED M2 ( 1460000 1160000 ) ( * 1130000 ) VIA12 
  NEW M1 ( 1460000 1130000 ) ( 1580000 * ) VIA12 ;
- net199
  ( SplitCLK_4_45 q0 ) ( DFFT_46__FPB_n97 clk )
+ ROUTED M2 ( 1370000 1130000 ) ( * 1160000 ) VIA12 
  NEW M1 ( 1370000 1160000 ) ( 1440000 * ) VIA12 ;
- net200
  ( GCLK_Pad a ) ( SplitCLK_0_107 a )
+ ROUTED M2 ( 910000 850000 ) ( * 660000 ) VIA12 
  NEW M1 ( 910000 660000 ) ( 810000 * ) VIA12 
  NEW M2 ( 810000 660000 ) ( * 70000 ) VIA12 
  NEW M1 ( 810000 70000 ) ( 480000 * ) ;
END NETS

END DESIGN
