The following files were generated for 'RT_FIFO' in directory
C:\temp\FPGA\DAQ_INT_STREAM\ip_cores\

XCO file generator:
   Generate an XCO file for compatibility with legacy flows.

   * RT_FIFO.xco

Creates an implementation netlist:
   Creates an implementation netlist for the IP.

   * RT_FIFO.ngc
   * RT_FIFO.v
   * RT_FIFO.veo
   * fifo_generator_ug175.pdf

Creates an HDL instantiation template:
   Creates an HDL instantiation template for the IP.

   * RT_FIFO.veo

IP Symbol Generator:
   Generate an IP symbol based on the current project options'.

   * RT_FIFO.asy

SYM file generator:
   Generate a SYM file for compatibility with legacy flows

   * RT_FIFO.sym

Generate ISE metadata:
   Create a metadata file for use when including this core in ISE designs

   * RT_FIFO_xmdf.tcl

Generate ISE subproject:
   Create an ISE subproject for use when including this core in ISE designs

   * RT_FIFO.gise
   * RT_FIFO.xise
   * _xmsgs/pn_parser.xmsgs

Deliver Readme:
   Readme file for the IP.

   * RT_FIFO_readme.txt

Generate FLIST file:
   Text file listing all of the output files produced when a customized core was
   generated in the CORE Generator.

   * RT_FIFO_flist.txt

Please see the Xilinx CORE Generator online help for further details on
generated files and how to use them.

