# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../BScThesis.srcs/sources_1/new/xor_32bit.vhd" \
"../../../../BScThesis.srcs/sim_1/new/tb_xor_32bit.vhd" \

# Do not sort compile order
nosort
