library IEEE;
use IEEE.std_logic_1164.ALL;

entity test is
   port(clk : in  std_logic;
	random : out integer
);
end test;

