############################################################
## This file is generated automatically by Vivado HLS.
## Please DO NOT edit it.
## Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
############################################################
set_directive_pipeline "mac_kernel/Reset"
set_directive_pipeline "mac_kernel/Out"
set_directive_pipeline "mac_kernel/Row"
set_directive_pipeline "read_data/Read_Vec"
set_directive_pipeline "write_data/Write"
set_directive_pipeline "mac/Compute"
set_directive_dataflow "mac_kernel"
