INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FHH/study/bachelor/数字电路/prj/project/project_3_FSM/project_3_FSM.srcs/sources_1/new/FSM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FHH/study/bachelor/数字电路/prj/project/project_3_FSM/project_3_FSM.srcs/sim_1/new/test_FSM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_FSM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FHH/study/bachelor/数字电路/prj/project/project_3_FSM/project_3_FSM.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
