[INF:CM0023] Creating log file ${SURELOG_DIR}/build/regression/PortDefaultValue/slpp_all/surelog.log.
AST_DEBUG_BEGIN
LIB:  work
FILE: ${SURELOG_DIR}/tests/PortDefaultValue/dut.sv
n<> u<0> t<_INVALID_> f<0> l<0:0>
n<> u<1> t<Null_rule> p<48> s<47> l<2:1> el<1:2>
n<module> u<2> t<Module_keyword> p<6> s<3> l<2:1> el<2:7>
n<top> u<3> t<StringConst> p<6> s<5> l<2:8> el<2:11>
n<> u<4> t<Port> p<5> l<2:12> el<2:12>
n<> u<5> t<List_of_ports> p<6> c<4> l<2:11> el<2:13>
n<> u<6> t<Module_nonansi_header> p<18> c<2> s<16> l<2:1> el<2:14>
n<bus_conn> u<7> t<StringConst> p<13> s<12> l<3:1> el<3:9>
n<u1> u<8> t<StringConst> p<9> l<3:10> el<3:12>
n<> u<9> t<Name_of_instance> p<12> c<8> s<11> l<3:10> el<3:12>
n<> u<10> t<Ordered_port_connection> p<11> l<3:13> el<3:13>
n<> u<11> t<List_of_port_connections> p<12> c<10> l<3:13> el<3:13>
n<> u<12> t<Hierarchical_instance> p<13> c<9> l<3:10> el<3:14>
n<> u<13> t<Module_instantiation> p<14> c<7> l<3:1> el<3:15>
n<> u<14> t<Module_or_generate_item> p<15> c<13> l<3:1> el<3:15>
n<> u<15> t<Non_port_module_item> p<16> c<14> l<3:1> el<3:15>
n<> u<16> t<Module_item> p<18> c<15> s<17> l<3:1> el<3:15>
n<> u<17> t<ENDMODULE> p<18> l<4:1> el<4:10>
n<> u<18> t<Module_declaration> p<19> c<6> l<2:1> el<4:10>
n<> u<19> t<Description> p<47> c<18> s<46> l<2:1> el<4:10>
n<module> u<20> t<Module_keyword> p<43> s<21> l<6:1> el<6:7>
n<bus_conn> u<21> t<StringConst> p<43> s<42> l<6:8> el<6:16>
n<> u<22> t<PortDir_Inp> p<35> s<34> l<7:1> el<7:6>
n<7> u<23> t<IntConst> p<24> l<7:8> el<7:9>
n<> u<24> t<Primary_literal> p<25> c<23> l<7:8> el<7:9>
n<> u<25> t<Constant_primary> p<26> c<24> l<7:8> el<7:9>
n<> u<26> t<Constant_expression> p<31> c<25> s<30> l<7:8> el<7:9>
n<0> u<27> t<IntConst> p<28> l<7:10> el<7:11>
n<> u<28> t<Primary_literal> p<29> c<27> l<7:10> el<7:11>
n<> u<29> t<Constant_primary> p<30> c<28> l<7:10> el<7:11>
n<> u<30> t<Constant_expression> p<31> c<29> l<7:10> el<7:11>
n<> u<31> t<Constant_range> p<32> c<26> l<7:8> el<7:11>
n<> u<32> t<Packed_dimension> p<33> c<31> l<7:7> el<7:12>
n<> u<33> t<Data_type_or_implicit> p<34> c<32> l<7:7> el<7:12>
n<> u<34> t<Net_port_type> p<35> c<33> l<7:7> el<7:12>
n<> u<35> t<Net_port_header> p<41> c<22> s<36> l<7:1> el<7:12>
n<datain> u<36> t<StringConst> p<41> s<40> l<7:13> el<7:19>
n<8'hFF> u<37> t<IntConst> p<38> l<7:22> el<7:27>
n<> u<38> t<Primary_literal> p<39> c<37> l<7:22> el<7:27>
n<> u<39> t<Constant_primary> p<40> c<38> l<7:22> el<7:27>
n<> u<40> t<Constant_expression> p<41> c<39> l<7:22> el<7:27>
n<> u<41> t<Ansi_port_declaration> p<42> c<35> l<7:1> el<7:27>
n<> u<42> t<List_of_port_declarations> p<43> c<41> l<6:17> el<7:28>
n<> u<43> t<Module_ansi_header> p<45> c<20> s<44> l<6:1> el<7:29>
n<> u<44> t<ENDMODULE> p<45> l<8:1> el<8:10>
n<> u<45> t<Module_declaration> p<46> c<43> l<6:1> el<8:10>
n<> u<46> t<Description> p<47> c<45> l<6:1> el<8:10>
n<> u<47> t<Source_text> p<48> c<19> l<2:1> el<8:10>
n<> u<48> t<Top_level_rule> c<1> l<2:1> el<69:3>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/PortDefaultValue/dut.sv:2:1: No timescale set for "top".
[WRN:PA0205] ${SURELOG_DIR}/tests/PortDefaultValue/dut.sv:6:1: No timescale set for "bus_conn".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/PortDefaultValue/dut.sv:6:1: Compile module "work@bus_conn".
[INF:CP0303] ${SURELOG_DIR}/tests/PortDefaultValue/dut.sv:2:1: Compile module "work@top".
[INF:EL0526] Design Elaboration...
[NTE:EL0503] ${SURELOG_DIR}/tests/PortDefaultValue/dut.sv:2:1: Top level module "work@top".
[NTE:EL0508] Nb Top level modules: 1.
[NTE:EL0509] Max instance depth: 2.
[NTE:EL0510] Nb instances: 2.
[NTE:EL0511] Nb leaf instances: 1.
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
constant                                              11
design                                                 1
logic_net                                              2
logic_typespec                                         3
module_inst                                            5
port                                                   2
range                                                  4
ref_module                                             1
ref_obj                                                2
ref_typespec                                           3
=== UHDM Object Stats End ===
[INF:UH0707] Elaborating UHDM...
=== UHDM Object Stats Begin (Elaborated Model) ===
constant                                              11
design                                                 1
logic_net                                              2
logic_typespec                                         3
module_inst                                            5
port                                                   3
range                                                  4
ref_module                                             1
ref_obj                                                3
ref_typespec                                           4
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/PortDefaultValue/slpp_all/surelog.uhdm ...
[INF:UH0709] Writing UHDM Html Coverage: ${SURELOG_DIR}/build/regression/PortDefaultValue/slpp_all/checker/surelog.chk.html ...
[INF:UH0710] Loading UHDM DB: ${SURELOG_DIR}/build/regression/PortDefaultValue/slpp_all/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
design: (work@top)
|vpiElaborated:1
|vpiName:work@top
|uhdmallModules:
\_module_inst: work@bus_conn (work@bus_conn), file:${SURELOG_DIR}/tests/PortDefaultValue/dut.sv, line:6:1, endln:8:10
  |vpiParent:
  \_design: (work@top)
  |vpiFullName:work@bus_conn
  |vpiDefName:work@bus_conn
  |vpiNet:
  \_logic_net: (work@bus_conn.datain), line:7:13, endln:7:19
    |vpiParent:
    \_module_inst: work@bus_conn (work@bus_conn), file:${SURELOG_DIR}/tests/PortDefaultValue/dut.sv, line:6:1, endln:8:10
    |vpiName:datain
    |vpiFullName:work@bus_conn.datain
  |vpiPort:
  \_port: (datain), line:7:13, endln:7:19
    |vpiParent:
    \_module_inst: work@bus_conn (work@bus_conn), file:${SURELOG_DIR}/tests/PortDefaultValue/dut.sv, line:6:1, endln:8:10
    |vpiName:datain
    |vpiDirection:1
    |vpiHighConn:
    \_constant: , line:7:22, endln:7:27
      |vpiDecompile:8'hFF
      |vpiSize:8
      |HEX:FF
      |vpiConstType:5
    |vpiLowConn:
    \_ref_obj: (work@bus_conn.datain.datain), line:7:13, endln:7:19
      |vpiParent:
      \_port: (datain), line:7:13, endln:7:19
      |vpiName:datain
      |vpiFullName:work@bus_conn.datain.datain
      |vpiActual:
      \_logic_net: (work@bus_conn.datain), line:7:13, endln:7:19
    |vpiTypedef:
    \_ref_typespec: (work@bus_conn.datain)
      |vpiParent:
      \_port: (datain), line:7:13, endln:7:19
      |vpiFullName:work@bus_conn.datain
      |vpiActual:
      \_logic_typespec: , line:7:7, endln:7:12
|uhdmallModules:
\_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/PortDefaultValue/dut.sv, line:2:1, endln:4:10
  |vpiParent:
  \_design: (work@top)
  |vpiFullName:work@top
  |vpiDefName:work@top
  |vpiRefModule:
  \_ref_module: work@bus_conn (u1), line:3:10, endln:3:12
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/PortDefaultValue/dut.sv, line:2:1, endln:4:10
    |vpiName:u1
    |vpiDefName:work@bus_conn
    |vpiActual:
    \_module_inst: work@bus_conn (work@bus_conn), file:${SURELOG_DIR}/tests/PortDefaultValue/dut.sv, line:6:1, endln:8:10
|uhdmtopModules:
\_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/PortDefaultValue/dut.sv, line:2:1, endln:4:10
  |vpiName:work@top
  |vpiDefName:work@top
  |vpiTop:1
  |vpiTopModule:1
  |vpiModule:
  \_module_inst: work@bus_conn (work@top.u1), file:${SURELOG_DIR}/tests/PortDefaultValue/dut.sv, line:3:1, endln:3:15
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/PortDefaultValue/dut.sv, line:2:1, endln:4:10
    |vpiName:u1
    |vpiFullName:work@top.u1
    |vpiDefName:work@bus_conn
    |vpiDefFile:${SURELOG_DIR}/tests/PortDefaultValue/dut.sv
    |vpiDefLineNo:6
    |vpiNet:
    \_logic_net: (work@top.u1.datain), line:7:13, endln:7:19
      |vpiParent:
      \_module_inst: work@bus_conn (work@top.u1), file:${SURELOG_DIR}/tests/PortDefaultValue/dut.sv, line:3:1, endln:3:15
      |vpiTypespec:
      \_ref_typespec: (work@top.u1.datain)
        |vpiParent:
        \_logic_net: (work@top.u1.datain), line:7:13, endln:7:19
        |vpiFullName:work@top.u1.datain
        |vpiActual:
        \_logic_typespec: , line:7:7, endln:7:12
      |vpiName:datain
      |vpiFullName:work@top.u1.datain
    |vpiInstance:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/PortDefaultValue/dut.sv, line:2:1, endln:4:10
    |vpiPort:
    \_port: (datain), line:7:13, endln:7:19
      |vpiParent:
      \_module_inst: work@bus_conn (work@top.u1), file:${SURELOG_DIR}/tests/PortDefaultValue/dut.sv, line:3:1, endln:3:15
      |vpiName:datain
      |vpiDirection:1
      |vpiHighConn:
      \_constant: , line:7:22, endln:7:27
        |vpiDecompile:8'hFF
        |vpiSize:8
        |HEX:FF
        |vpiConstType:5
      |vpiLowConn:
      \_ref_obj: (work@top.u1.datain), line:7:13, endln:7:19
        |vpiParent:
        \_port: (datain), line:7:13, endln:7:19
        |vpiName:datain
        |vpiFullName:work@top.u1.datain
        |vpiActual:
        \_logic_net: (work@top.u1.datain), line:7:13, endln:7:19
      |vpiTypedef:
      \_ref_typespec: (work@top.u1.datain)
        |vpiParent:
        \_port: (datain), line:7:13, endln:7:19
        |vpiFullName:work@top.u1.datain
        |vpiActual:
        \_logic_typespec: , line:7:7, endln:7:12
      |vpiInstance:
      \_module_inst: work@bus_conn (work@top.u1), file:${SURELOG_DIR}/tests/PortDefaultValue/dut.sv, line:3:1, endln:3:15
\_weaklyReferenced:
\_logic_typespec: , line:7:7, endln:7:12
  |vpiRange:
  \_range: , line:7:7, endln:7:12
    |vpiParent:
    \_logic_typespec: , line:7:7, endln:7:12
    |vpiLeftRange:
    \_constant: , line:7:8, endln:7:9
      |vpiParent:
      \_range: , line:7:7, endln:7:12
      |vpiDecompile:7
      |vpiSize:64
      |UINT:7
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:7:10, endln:7:11
      |vpiParent:
      \_range: , line:7:7, endln:7:12
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:7:7, endln:7:12
  |vpiParent:
  \_logic_net: (work@top.u1.datain), line:7:13, endln:7:19
  |vpiRange:
  \_range: , line:7:7, endln:7:12
    |vpiParent:
    \_logic_typespec: , line:7:7, endln:7:12
    |vpiLeftRange:
    \_constant: , line:7:8, endln:7:9
      |vpiParent:
      \_range: , line:7:7, endln:7:12
      |vpiDecompile:7
      |vpiSize:64
      |UINT:7
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:7:10, endln:7:11
      |vpiParent:
      \_range: , line:7:7, endln:7:12
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:7:7, endln:7:12
  |vpiRange:
  \_range: , line:7:7, endln:7:12
    |vpiParent:
    \_logic_typespec: , line:7:7, endln:7:12
    |vpiLeftRange:
    \_constant: , line:7:8, endln:7:9
      |vpiParent:
      \_range: , line:7:7, endln:7:12
      |vpiDecompile:7
      |vpiSize:64
      |UINT:7
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:7:10, endln:7:11
      |vpiParent:
      \_range: , line:7:7, endln:7:12
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 2
[   NOTE] : 5

============================== Begin RoundTrip Results ==============================
[roundtrip]: ${SURELOG_DIR}/tests/PortDefaultValue/dut.sv | ${SURELOG_DIR}/build/regression/PortDefaultValue/roundtrip/dut_000.sv | 2 | 8 |
============================== End RoundTrip Results ==============================
