project -load "C:/jijeesh/workspace.m2s/m2s-fabric-ip/fpga-design/m2s-creative-brd/m2s-creative-basic/synthesis/m2s_sys_top_syn.prj"
project -run
project -save
