Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sat May  2 17:41:00 2020
| Host         : JohnsGo running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Main_timing_summary_routed.rpt -pb Main_timing_summary_routed.pb -rpx Main_timing_summary_routed.rpx -warn_on_violation
| Design       : Main
| Device       : 7s25-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 19 register/latch pins with no clock driven by root clock pin: clkDiv/tickReg_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 38 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.885        0.000                      0                   25        0.263        0.000                      0                   25        4.500        0.000                       0                    26  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.885        0.000                      0                   25        0.263        0.000                      0                   25        4.500        0.000                       0                    26  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.885ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.885ns  (required time - arrival time)
  Source:                 clkDiv/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkDiv/count_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.128ns  (logic 2.117ns (51.288%)  route 2.011ns (48.712%))
  Logic Levels:           7  (CARRY4=6 LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.298ns = ( 14.298 - 10.000 ) 
    Source Clock Delay      (SCD):    4.567ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.962     2.841    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.937 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.629     4.567    clkDiv/tickReg_reg_0
    SLICE_X0Y8           FDCE                                         r  clkDiv/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y8           FDCE (Prop_fdce_C_Q)         0.456     5.023 r  clkDiv/count_reg[1]/Q
                         net (fo=2, routed)           1.049     6.072    clkDiv/count_reg_n_0_[1]
    SLICE_X1Y8           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.728 r  clkDiv/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.728    clkDiv/count0_carry_n_0
    SLICE_X1Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.842 r  clkDiv/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.842    clkDiv/count0_carry__0_n_0
    SLICE_X1Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.956 r  clkDiv/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.956    clkDiv/count0_carry__1_n_0
    SLICE_X1Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.070 r  clkDiv/count0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.070    clkDiv/count0_carry__2_n_0
    SLICE_X1Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.184 r  clkDiv/count0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.184    clkDiv/count0_carry__3_n_0
    SLICE_X1Y13          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.406 r  clkDiv/count0_carry__4/O[0]
                         net (fo=1, routed)           0.962     8.367    clkDiv/data0[21]
    SLICE_X0Y11          LUT2 (Prop_lut2_I1_O)        0.327     8.694 r  clkDiv/count[21]_i_1/O
                         net (fo=1, routed)           0.000     8.694    clkDiv/count[21]
    SLICE_X0Y11          FDCE                                         r  clkDiv/count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.839    10.839 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.859    12.698    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.789 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.508    14.298    clkDiv/tickReg_reg_0
    SLICE_X0Y11          FDCE                                         r  clkDiv/count_reg[21]/C
                         clock pessimism              0.242    14.540    
                         clock uncertainty           -0.035    14.504    
    SLICE_X0Y11          FDCE (Setup_fdce_C_D)        0.075    14.579    clkDiv/count_reg[21]
  -------------------------------------------------------------------
                         required time                         14.579    
                         arrival time                          -8.694    
  -------------------------------------------------------------------
                         slack                                  5.885    

Slack (MET) :             5.918ns  (required time - arrival time)
  Source:                 clkDiv/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkDiv/count_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.094ns  (logic 2.233ns (54.545%)  route 1.861ns (45.455%))
  Logic Levels:           7  (CARRY4=6 LUT2=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.297ns = ( 14.297 - 10.000 ) 
    Source Clock Delay      (SCD):    4.567ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.962     2.841    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.937 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.629     4.567    clkDiv/tickReg_reg_0
    SLICE_X0Y8           FDCE                                         r  clkDiv/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y8           FDCE (Prop_fdce_C_Q)         0.456     5.023 r  clkDiv/count_reg[1]/Q
                         net (fo=2, routed)           1.049     6.072    clkDiv/count_reg_n_0_[1]
    SLICE_X1Y8           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.728 r  clkDiv/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.728    clkDiv/count0_carry_n_0
    SLICE_X1Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.842 r  clkDiv/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.842    clkDiv/count0_carry__0_n_0
    SLICE_X1Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.956 r  clkDiv/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.956    clkDiv/count0_carry__1_n_0
    SLICE_X1Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.070 r  clkDiv/count0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.070    clkDiv/count0_carry__2_n_0
    SLICE_X1Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.184 r  clkDiv/count0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.184    clkDiv/count0_carry__3_n_0
    SLICE_X1Y13          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.518 r  clkDiv/count0_carry__4/O[1]
                         net (fo=1, routed)           0.812     8.329    clkDiv/data0[22]
    SLICE_X0Y12          LUT2 (Prop_lut2_I1_O)        0.331     8.660 r  clkDiv/count[22]_i_1/O
                         net (fo=1, routed)           0.000     8.660    clkDiv/count[22]
    SLICE_X0Y12          FDCE                                         r  clkDiv/count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.839    10.839 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.859    12.698    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.789 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.507    14.297    clkDiv/tickReg_reg_0
    SLICE_X0Y12          FDCE                                         r  clkDiv/count_reg[22]/C
                         clock pessimism              0.242    14.539    
                         clock uncertainty           -0.035    14.503    
    SLICE_X0Y12          FDCE (Setup_fdce_C_D)        0.075    14.578    clkDiv/count_reg[22]
  -------------------------------------------------------------------
                         required time                         14.578    
                         arrival time                          -8.660    
  -------------------------------------------------------------------
                         slack                                  5.918    

Slack (MET) :             6.091ns  (required time - arrival time)
  Source:                 clkDiv/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkDiv/count_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.877ns  (logic 1.977ns (50.988%)  route 1.900ns (49.012%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.298ns = ( 14.298 - 10.000 ) 
    Source Clock Delay      (SCD):    4.567ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.962     2.841    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.937 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.629     4.567    clkDiv/tickReg_reg_0
    SLICE_X0Y8           FDCE                                         r  clkDiv/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y8           FDCE (Prop_fdce_C_Q)         0.456     5.023 r  clkDiv/count_reg[1]/Q
                         net (fo=2, routed)           1.049     6.072    clkDiv/count_reg_n_0_[1]
    SLICE_X1Y8           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.728 r  clkDiv/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.728    clkDiv/count0_carry_n_0
    SLICE_X1Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.842 r  clkDiv/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.842    clkDiv/count0_carry__0_n_0
    SLICE_X1Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.956 r  clkDiv/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.956    clkDiv/count0_carry__1_n_0
    SLICE_X1Y11          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.290 r  clkDiv/count0_carry__2/O[1]
                         net (fo=1, routed)           0.851     8.141    clkDiv/data0[14]
    SLICE_X0Y11          LUT2 (Prop_lut2_I1_O)        0.303     8.444 r  clkDiv/count[14]_i_1/O
                         net (fo=1, routed)           0.000     8.444    clkDiv/count[14]
    SLICE_X0Y11          FDCE                                         r  clkDiv/count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.839    10.839 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.859    12.698    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.789 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.508    14.298    clkDiv/tickReg_reg_0
    SLICE_X0Y11          FDCE                                         r  clkDiv/count_reg[14]/C
                         clock pessimism              0.242    14.540    
                         clock uncertainty           -0.035    14.504    
    SLICE_X0Y11          FDCE (Setup_fdce_C_D)        0.031    14.535    clkDiv/count_reg[14]
  -------------------------------------------------------------------
                         required time                         14.535    
                         arrival time                          -8.444    
  -------------------------------------------------------------------
                         slack                                  6.091    

Slack (MET) :             6.146ns  (required time - arrival time)
  Source:                 clkDiv/count_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkDiv/count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.824ns  (logic 0.966ns (25.259%)  route 2.858ns (74.741%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.299ns = ( 14.299 - 10.000 ) 
    Source Clock Delay      (SCD):    4.566ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.962     2.841    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.937 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.628     4.566    clkDiv/tickReg_reg_0
    SLICE_X0Y10          FDCE                                         r  clkDiv/count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y10          FDCE (Prop_fdce_C_Q)         0.419     4.985 f  clkDiv/count_reg[20]/Q
                         net (fo=2, routed)           1.019     6.003    clkDiv/count_reg_n_0_[20]
    SLICE_X0Y12          LUT4 (Prop_lut4_I0_O)        0.299     6.302 r  clkDiv/count[23]_i_4/O
                         net (fo=1, routed)           0.956     7.258    clkDiv/count[23]_i_4_n_0
    SLICE_X0Y10          LUT6 (Prop_lut6_I1_O)        0.124     7.382 f  clkDiv/count[23]_i_2/O
                         net (fo=24, routed)          0.884     8.266    clkDiv/tickReg
    SLICE_X0Y9           LUT2 (Prop_lut2_I0_O)        0.124     8.390 r  clkDiv/count[5]_i_1/O
                         net (fo=1, routed)           0.000     8.390    clkDiv/count[5]
    SLICE_X0Y9           FDCE                                         r  clkDiv/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.839    10.839 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.859    12.698    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.789 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.509    14.299    clkDiv/tickReg_reg_0
    SLICE_X0Y9           FDCE                                         r  clkDiv/count_reg[5]/C
                         clock pessimism              0.242    14.541    
                         clock uncertainty           -0.035    14.505    
    SLICE_X0Y9           FDCE (Setup_fdce_C_D)        0.031    14.536    clkDiv/count_reg[5]
  -------------------------------------------------------------------
                         required time                         14.536    
                         arrival time                          -8.390    
  -------------------------------------------------------------------
                         slack                                  6.146    

Slack (MET) :             6.162ns  (required time - arrival time)
  Source:                 clkDiv/count_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkDiv/count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.852ns  (logic 0.994ns (25.802%)  route 2.858ns (74.198%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.299ns = ( 14.299 - 10.000 ) 
    Source Clock Delay      (SCD):    4.566ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.962     2.841    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.937 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.628     4.566    clkDiv/tickReg_reg_0
    SLICE_X0Y10          FDCE                                         r  clkDiv/count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y10          FDCE (Prop_fdce_C_Q)         0.419     4.985 f  clkDiv/count_reg[20]/Q
                         net (fo=2, routed)           1.019     6.003    clkDiv/count_reg_n_0_[20]
    SLICE_X0Y12          LUT4 (Prop_lut4_I0_O)        0.299     6.302 r  clkDiv/count[23]_i_4/O
                         net (fo=1, routed)           0.956     7.258    clkDiv/count[23]_i_4_n_0
    SLICE_X0Y10          LUT6 (Prop_lut6_I1_O)        0.124     7.382 f  clkDiv/count[23]_i_2/O
                         net (fo=24, routed)          0.884     8.266    clkDiv/tickReg
    SLICE_X0Y9           LUT2 (Prop_lut2_I0_O)        0.152     8.418 r  clkDiv/count[6]_i_1/O
                         net (fo=1, routed)           0.000     8.418    clkDiv/count[6]
    SLICE_X0Y9           FDCE                                         r  clkDiv/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.839    10.839 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.859    12.698    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.789 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.509    14.299    clkDiv/tickReg_reg_0
    SLICE_X0Y9           FDCE                                         r  clkDiv/count_reg[6]/C
                         clock pessimism              0.242    14.541    
                         clock uncertainty           -0.035    14.505    
    SLICE_X0Y9           FDCE (Setup_fdce_C_D)        0.075    14.580    clkDiv/count_reg[6]
  -------------------------------------------------------------------
                         required time                         14.580    
                         arrival time                          -8.418    
  -------------------------------------------------------------------
                         slack                                  6.162    

Slack (MET) :             6.177ns  (required time - arrival time)
  Source:                 clkDiv/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkDiv/count_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.834ns  (logic 2.135ns (55.679%)  route 1.699ns (44.321%))
  Logic Levels:           7  (CARRY4=6 LUT2=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.297ns = ( 14.297 - 10.000 ) 
    Source Clock Delay      (SCD):    4.567ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.962     2.841    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.937 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.629     4.567    clkDiv/tickReg_reg_0
    SLICE_X0Y8           FDCE                                         r  clkDiv/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y8           FDCE (Prop_fdce_C_Q)         0.456     5.023 r  clkDiv/count_reg[1]/Q
                         net (fo=2, routed)           1.049     6.072    clkDiv/count_reg_n_0_[1]
    SLICE_X1Y8           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.728 r  clkDiv/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.728    clkDiv/count0_carry_n_0
    SLICE_X1Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.842 r  clkDiv/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.842    clkDiv/count0_carry__0_n_0
    SLICE_X1Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.956 r  clkDiv/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.956    clkDiv/count0_carry__1_n_0
    SLICE_X1Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.070 r  clkDiv/count0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.070    clkDiv/count0_carry__2_n_0
    SLICE_X1Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.184 r  clkDiv/count0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.184    clkDiv/count0_carry__3_n_0
    SLICE_X1Y13          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.423 r  clkDiv/count0_carry__4/O[2]
                         net (fo=1, routed)           0.650     8.073    clkDiv/data0[23]
    SLICE_X0Y12          LUT2 (Prop_lut2_I1_O)        0.328     8.401 r  clkDiv/count[23]_i_1/O
                         net (fo=1, routed)           0.000     8.401    clkDiv/count[23]
    SLICE_X0Y12          FDCE                                         r  clkDiv/count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.839    10.839 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.859    12.698    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.789 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.507    14.297    clkDiv/tickReg_reg_0
    SLICE_X0Y12          FDCE                                         r  clkDiv/count_reg[23]/C
                         clock pessimism              0.242    14.539    
                         clock uncertainty           -0.035    14.503    
    SLICE_X0Y12          FDCE (Setup_fdce_C_D)        0.075    14.578    clkDiv/count_reg[23]
  -------------------------------------------------------------------
                         required time                         14.578    
                         arrival time                          -8.401    
  -------------------------------------------------------------------
                         slack                                  6.177    

Slack (MET) :             6.187ns  (required time - arrival time)
  Source:                 clkDiv/count_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkDiv/count_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.781ns  (logic 0.966ns (25.551%)  route 2.815ns (74.449%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.298ns = ( 14.298 - 10.000 ) 
    Source Clock Delay      (SCD):    4.566ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.962     2.841    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.937 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.628     4.566    clkDiv/tickReg_reg_0
    SLICE_X0Y10          FDCE                                         r  clkDiv/count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y10          FDCE (Prop_fdce_C_Q)         0.419     4.985 f  clkDiv/count_reg[20]/Q
                         net (fo=2, routed)           1.019     6.003    clkDiv/count_reg_n_0_[20]
    SLICE_X0Y12          LUT4 (Prop_lut4_I0_O)        0.299     6.302 r  clkDiv/count[23]_i_4/O
                         net (fo=1, routed)           0.956     7.258    clkDiv/count[23]_i_4_n_0
    SLICE_X0Y10          LUT6 (Prop_lut6_I1_O)        0.124     7.382 f  clkDiv/count[23]_i_2/O
                         net (fo=24, routed)          0.840     8.222    clkDiv/tickReg
    SLICE_X0Y11          LUT2 (Prop_lut2_I0_O)        0.124     8.346 r  clkDiv/count[12]_i_1/O
                         net (fo=1, routed)           0.000     8.346    clkDiv/count[12]
    SLICE_X0Y11          FDCE                                         r  clkDiv/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.839    10.839 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.859    12.698    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.789 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.508    14.298    clkDiv/tickReg_reg_0
    SLICE_X0Y11          FDCE                                         r  clkDiv/count_reg[12]/C
                         clock pessimism              0.242    14.540    
                         clock uncertainty           -0.035    14.504    
    SLICE_X0Y11          FDCE (Setup_fdce_C_D)        0.029    14.533    clkDiv/count_reg[12]
  -------------------------------------------------------------------
                         required time                         14.533    
                         arrival time                          -8.346    
  -------------------------------------------------------------------
                         slack                                  6.187    

Slack (MET) :             6.197ns  (required time - arrival time)
  Source:                 clkDiv/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkDiv/count_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.816ns  (logic 2.120ns (55.559%)  route 1.696ns (44.441%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.298ns = ( 14.298 - 10.000 ) 
    Source Clock Delay      (SCD):    4.567ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.962     2.841    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.937 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.629     4.567    clkDiv/tickReg_reg_0
    SLICE_X0Y8           FDCE                                         r  clkDiv/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y8           FDCE (Prop_fdce_C_Q)         0.456     5.023 r  clkDiv/count_reg[1]/Q
                         net (fo=2, routed)           1.049     6.072    clkDiv/count_reg_n_0_[1]
    SLICE_X1Y8           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.728 r  clkDiv/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.728    clkDiv/count0_carry_n_0
    SLICE_X1Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.842 r  clkDiv/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.842    clkDiv/count0_carry__0_n_0
    SLICE_X1Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.956 r  clkDiv/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.956    clkDiv/count0_carry__1_n_0
    SLICE_X1Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.070 r  clkDiv/count0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.070    clkDiv/count0_carry__2_n_0
    SLICE_X1Y12          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.404 r  clkDiv/count0_carry__3/O[1]
                         net (fo=1, routed)           0.647     8.050    clkDiv/data0[18]
    SLICE_X0Y11          LUT2 (Prop_lut2_I1_O)        0.332     8.382 r  clkDiv/count[18]_i_1/O
                         net (fo=1, routed)           0.000     8.382    clkDiv/count[18]
    SLICE_X0Y11          FDCE                                         r  clkDiv/count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.839    10.839 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.859    12.698    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.789 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.508    14.298    clkDiv/tickReg_reg_0
    SLICE_X0Y11          FDCE                                         r  clkDiv/count_reg[18]/C
                         clock pessimism              0.242    14.540    
                         clock uncertainty           -0.035    14.504    
    SLICE_X0Y11          FDCE (Setup_fdce_C_D)        0.075    14.579    clkDiv/count_reg[18]
  -------------------------------------------------------------------
                         required time                         14.579    
                         arrival time                          -8.382    
  -------------------------------------------------------------------
                         slack                                  6.197    

Slack (MET) :             6.198ns  (required time - arrival time)
  Source:                 clkDiv/count_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkDiv/count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.771ns  (logic 0.966ns (25.620%)  route 2.805ns (74.380%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.299ns = ( 14.299 - 10.000 ) 
    Source Clock Delay      (SCD):    4.566ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.962     2.841    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.937 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.628     4.566    clkDiv/tickReg_reg_0
    SLICE_X0Y10          FDCE                                         r  clkDiv/count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y10          FDCE (Prop_fdce_C_Q)         0.419     4.985 f  clkDiv/count_reg[20]/Q
                         net (fo=2, routed)           1.019     6.003    clkDiv/count_reg_n_0_[20]
    SLICE_X0Y12          LUT4 (Prop_lut4_I0_O)        0.299     6.302 r  clkDiv/count[23]_i_4/O
                         net (fo=1, routed)           0.956     7.258    clkDiv/count[23]_i_4_n_0
    SLICE_X0Y10          LUT6 (Prop_lut6_I1_O)        0.124     7.382 f  clkDiv/count[23]_i_2/O
                         net (fo=24, routed)          0.830     8.212    clkDiv/tickReg
    SLICE_X0Y9           LUT2 (Prop_lut2_I0_O)        0.124     8.336 r  clkDiv/count[4]_i_1/O
                         net (fo=1, routed)           0.000     8.336    clkDiv/count[4]
    SLICE_X0Y9           FDCE                                         r  clkDiv/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.839    10.839 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.859    12.698    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.789 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.509    14.299    clkDiv/tickReg_reg_0
    SLICE_X0Y9           FDCE                                         r  clkDiv/count_reg[4]/C
                         clock pessimism              0.242    14.541    
                         clock uncertainty           -0.035    14.505    
    SLICE_X0Y9           FDCE (Setup_fdce_C_D)        0.029    14.534    clkDiv/count_reg[4]
  -------------------------------------------------------------------
                         required time                         14.534    
                         arrival time                          -8.336    
  -------------------------------------------------------------------
                         slack                                  6.198    

Slack (MET) :             6.205ns  (required time - arrival time)
  Source:                 clkDiv/count_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkDiv/count_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.809ns  (logic 0.994ns (26.099%)  route 2.815ns (73.901%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.298ns = ( 14.298 - 10.000 ) 
    Source Clock Delay      (SCD):    4.566ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.962     2.841    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.937 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.628     4.566    clkDiv/tickReg_reg_0
    SLICE_X0Y10          FDCE                                         r  clkDiv/count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y10          FDCE (Prop_fdce_C_Q)         0.419     4.985 f  clkDiv/count_reg[20]/Q
                         net (fo=2, routed)           1.019     6.003    clkDiv/count_reg_n_0_[20]
    SLICE_X0Y12          LUT4 (Prop_lut4_I0_O)        0.299     6.302 r  clkDiv/count[23]_i_4/O
                         net (fo=1, routed)           0.956     7.258    clkDiv/count[23]_i_4_n_0
    SLICE_X0Y10          LUT6 (Prop_lut6_I1_O)        0.124     7.382 f  clkDiv/count[23]_i_2/O
                         net (fo=24, routed)          0.840     8.222    clkDiv/tickReg
    SLICE_X0Y11          LUT2 (Prop_lut2_I0_O)        0.152     8.374 r  clkDiv/count[19]_i_1/O
                         net (fo=1, routed)           0.000     8.374    clkDiv/count[19]
    SLICE_X0Y11          FDCE                                         r  clkDiv/count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.839    10.839 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.859    12.698    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.789 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.508    14.298    clkDiv/tickReg_reg_0
    SLICE_X0Y11          FDCE                                         r  clkDiv/count_reg[19]/C
                         clock pessimism              0.242    14.540    
                         clock uncertainty           -0.035    14.504    
    SLICE_X0Y11          FDCE (Setup_fdce_C_D)        0.075    14.579    clkDiv/count_reg[19]
  -------------------------------------------------------------------
                         required time                         14.579    
                         arrival time                          -8.374    
  -------------------------------------------------------------------
                         slack                                  6.205    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 clkDiv/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkDiv/count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.183ns (49.756%)  route 0.185ns (50.244%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.590ns
    Clock Pessimism Removal (CPR):    0.357ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.001 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.590     1.590    clkDiv/tickReg_reg_0
    SLICE_X0Y8           FDCE                                         r  clkDiv/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y8           FDCE (Prop_fdce_C_Q)         0.141     1.731 f  clkDiv/count_reg[0]/Q
                         net (fo=3, routed)           0.185     1.916    clkDiv/count_reg_n_0_[0]
    SLICE_X0Y8           LUT1 (Prop_lut1_I0_O)        0.042     1.958 r  clkDiv/count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.958    clkDiv/count[0]
    SLICE_X0Y8           FDCE                                         r  clkDiv/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.087 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.861     1.948    clkDiv/tickReg_reg_0
    SLICE_X0Y8           FDCE                                         r  clkDiv/count_reg[0]/C
                         clock pessimism             -0.357     1.590    
    SLICE_X0Y8           FDCE (Hold_fdce_C_D)         0.105     1.695    clkDiv/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.695    
                         arrival time                           1.958    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.491ns  (arrival time - required time)
  Source:                 clkDiv/count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkDiv/count_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.583ns  (logic 0.360ns (61.746%)  route 0.223ns (38.254%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.589ns
    Clock Pessimism Removal (CPR):    0.357ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.001 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.589     1.589    clkDiv/tickReg_reg_0
    SLICE_X0Y10          FDCE                                         r  clkDiv/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y10          FDCE (Prop_fdce_C_Q)         0.141     1.730 r  clkDiv/count_reg[11]/Q
                         net (fo=2, routed)           0.062     1.792    clkDiv/count_reg_n_0_[11]
    SLICE_X1Y10          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.903 r  clkDiv/count0_carry__1/O[2]
                         net (fo=1, routed)           0.161     2.064    clkDiv/data0[11]
    SLICE_X0Y10          LUT2 (Prop_lut2_I1_O)        0.108     2.172 r  clkDiv/count[11]_i_1/O
                         net (fo=1, routed)           0.000     2.172    clkDiv/count[11]
    SLICE_X0Y10          FDCE                                         r  clkDiv/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.087 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.860     1.947    clkDiv/tickReg_reg_0
    SLICE_X0Y10          FDCE                                         r  clkDiv/count_reg[11]/C
                         clock pessimism             -0.357     1.589    
    SLICE_X0Y10          FDCE (Hold_fdce_C_D)         0.092     1.681    clkDiv/count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.681    
                         arrival time                           2.172    
  -------------------------------------------------------------------
                         slack                                  0.491    

Slack (MET) :             0.504ns  (arrival time - required time)
  Source:                 clkDiv/count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkDiv/count_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.611ns  (logic 0.395ns (64.632%)  route 0.216ns (35.368%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.589ns
    Clock Pessimism Removal (CPR):    0.341ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.001 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.589     1.589    clkDiv/tickReg_reg_0
    SLICE_X0Y10          FDCE                                         r  clkDiv/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y10          FDCE (Prop_fdce_C_Q)         0.141     1.730 r  clkDiv/count_reg[11]/Q
                         net (fo=2, routed)           0.062     1.792    clkDiv/count_reg_n_0_[11]
    SLICE_X1Y10          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.936 r  clkDiv/count0_carry__1/O[3]
                         net (fo=1, routed)           0.154     2.090    clkDiv/data0[12]
    SLICE_X0Y11          LUT2 (Prop_lut2_I1_O)        0.110     2.200 r  clkDiv/count[12]_i_1/O
                         net (fo=1, routed)           0.000     2.200    clkDiv/count[12]
    SLICE_X0Y11          FDCE                                         r  clkDiv/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.087 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.860     1.947    clkDiv/tickReg_reg_0
    SLICE_X0Y11          FDCE                                         r  clkDiv/count_reg[12]/C
                         clock pessimism             -0.341     1.605    
    SLICE_X0Y11          FDCE (Hold_fdce_C_D)         0.091     1.696    clkDiv/count_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.696    
                         arrival time                           2.200    
  -------------------------------------------------------------------
                         slack                                  0.504    

Slack (MET) :             0.612ns  (arrival time - required time)
  Source:                 clkDiv/count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkDiv/count_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.719ns  (logic 0.409ns (56.885%)  route 0.310ns (43.115%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.590ns
    Clock Pessimism Removal (CPR):    0.357ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.001 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.590     1.590    clkDiv/tickReg_reg_0
    SLICE_X0Y9           FDCE                                         r  clkDiv/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y9           FDCE (Prop_fdce_C_Q)         0.128     1.718 r  clkDiv/count_reg[9]/Q
                         net (fo=2, routed)           0.151     1.869    clkDiv/count_reg_n_0_[9]
    SLICE_X1Y10          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.168     2.037 r  clkDiv/count0_carry__1/O[0]
                         net (fo=1, routed)           0.159     2.196    clkDiv/data0[9]
    SLICE_X0Y9           LUT2 (Prop_lut2_I1_O)        0.113     2.309 r  clkDiv/count[9]_i_1/O
                         net (fo=1, routed)           0.000     2.309    clkDiv/count[9]
    SLICE_X0Y9           FDCE                                         r  clkDiv/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.087 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.861     1.948    clkDiv/tickReg_reg_0
    SLICE_X0Y9           FDCE                                         r  clkDiv/count_reg[9]/C
                         clock pessimism             -0.357     1.590    
    SLICE_X0Y9           FDCE (Hold_fdce_C_D)         0.107     1.697    clkDiv/count_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.697    
                         arrival time                           2.309    
  -------------------------------------------------------------------
                         slack                                  0.612    

Slack (MET) :             0.634ns  (arrival time - required time)
  Source:                 clkDiv/count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkDiv/count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.741ns  (logic 0.398ns (53.723%)  route 0.343ns (46.277%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.590ns
    Clock Pessimism Removal (CPR):    0.357ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.001 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.590     1.590    clkDiv/tickReg_reg_0
    SLICE_X0Y8           FDCE                                         r  clkDiv/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y8           FDCE (Prop_fdce_C_Q)         0.128     1.718 r  clkDiv/count_reg[3]/Q
                         net (fo=2, routed)           0.182     1.900    clkDiv/count_reg_n_0_[3]
    SLICE_X1Y8           CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.164     2.064 r  clkDiv/count0_carry/O[2]
                         net (fo=1, routed)           0.161     2.225    clkDiv/data0[3]
    SLICE_X0Y8           LUT2 (Prop_lut2_I1_O)        0.106     2.331 r  clkDiv/count[3]_i_1/O
                         net (fo=1, routed)           0.000     2.331    clkDiv/count[3]
    SLICE_X0Y8           FDCE                                         r  clkDiv/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.087 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.861     1.948    clkDiv/tickReg_reg_0
    SLICE_X0Y8           FDCE                                         r  clkDiv/count_reg[3]/C
                         clock pessimism             -0.357     1.590    
    SLICE_X0Y8           FDCE (Hold_fdce_C_D)         0.107     1.697    clkDiv/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.697    
                         arrival time                           2.331    
  -------------------------------------------------------------------
                         slack                                  0.634    

Slack (MET) :             0.639ns  (arrival time - required time)
  Source:                 clkDiv/count_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkDiv/count_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.746ns  (logic 0.398ns (53.375%)  route 0.348ns (46.625%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    1.588ns
    Clock Pessimism Removal (CPR):    0.356ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.001 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.588     1.588    clkDiv/tickReg_reg_0
    SLICE_X0Y12          FDCE                                         r  clkDiv/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y12          FDCE (Prop_fdce_C_Q)         0.128     1.716 r  clkDiv/count_reg[23]/Q
                         net (fo=2, routed)           0.121     1.837    clkDiv/count_reg_n_0_[23]
    SLICE_X1Y13          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.165     2.002 r  clkDiv/count0_carry__4/O[2]
                         net (fo=1, routed)           0.226     2.229    clkDiv/data0[23]
    SLICE_X0Y12          LUT2 (Prop_lut2_I1_O)        0.105     2.334 r  clkDiv/count[23]_i_1/O
                         net (fo=1, routed)           0.000     2.334    clkDiv/count[23]
    SLICE_X0Y12          FDCE                                         r  clkDiv/count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.087 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.858     1.945    clkDiv/tickReg_reg_0
    SLICE_X0Y12          FDCE                                         r  clkDiv/count_reg[23]/C
                         clock pessimism             -0.356     1.588    
    SLICE_X0Y12          FDCE (Hold_fdce_C_D)         0.107     1.695    clkDiv/count_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.695    
                         arrival time                           2.334    
  -------------------------------------------------------------------
                         slack                                  0.639    

Slack (MET) :             0.640ns  (arrival time - required time)
  Source:                 clkDiv/count_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkDiv/count_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.747ns  (logic 0.398ns (53.279%)  route 0.349ns (46.721%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.589ns
    Clock Pessimism Removal (CPR):    0.357ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.001 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.589     1.589    clkDiv/tickReg_reg_0
    SLICE_X0Y11          FDCE                                         r  clkDiv/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDCE (Prop_fdce_C_Q)         0.128     1.717 r  clkDiv/count_reg[19]/Q
                         net (fo=2, routed)           0.123     1.840    clkDiv/count_reg_n_0_[19]
    SLICE_X1Y12          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.165     2.005 r  clkDiv/count0_carry__3/O[2]
                         net (fo=1, routed)           0.226     2.231    clkDiv/data0[19]
    SLICE_X0Y11          LUT2 (Prop_lut2_I1_O)        0.105     2.336 r  clkDiv/count[19]_i_1/O
                         net (fo=1, routed)           0.000     2.336    clkDiv/count[19]
    SLICE_X0Y11          FDCE                                         r  clkDiv/count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.087 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.860     1.947    clkDiv/tickReg_reg_0
    SLICE_X0Y11          FDCE                                         r  clkDiv/count_reg[19]/C
                         clock pessimism             -0.357     1.589    
    SLICE_X0Y11          FDCE (Hold_fdce_C_D)         0.107     1.696    clkDiv/count_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.696    
                         arrival time                           2.336    
  -------------------------------------------------------------------
                         slack                                  0.640    

Slack (MET) :             0.646ns  (arrival time - required time)
  Source:                 clkDiv/count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkDiv/count_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.753ns  (logic 0.399ns (53.018%)  route 0.354ns (46.982%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.590ns
    Clock Pessimism Removal (CPR):    0.357ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.001 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.590     1.590    clkDiv/tickReg_reg_0
    SLICE_X0Y9           FDCE                                         r  clkDiv/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y9           FDCE (Prop_fdce_C_Q)         0.128     1.718 r  clkDiv/count_reg[8]/Q
                         net (fo=2, routed)           0.131     1.850    clkDiv/count_reg_n_0_[8]
    SLICE_X1Y9           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.162     2.012 r  clkDiv/count0_carry__0/O[3]
                         net (fo=1, routed)           0.222     2.234    clkDiv/data0[8]
    SLICE_X0Y9           LUT2 (Prop_lut2_I1_O)        0.109     2.343 r  clkDiv/count[8]_i_1/O
                         net (fo=1, routed)           0.000     2.343    clkDiv/count[8]
    SLICE_X0Y9           FDCE                                         r  clkDiv/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.087 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.861     1.948    clkDiv/tickReg_reg_0
    SLICE_X0Y9           FDCE                                         r  clkDiv/count_reg[8]/C
                         clock pessimism             -0.357     1.590    
    SLICE_X0Y9           FDCE (Hold_fdce_C_D)         0.107     1.697    clkDiv/count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.697    
                         arrival time                           2.343    
  -------------------------------------------------------------------
                         slack                                  0.646    

Slack (MET) :             0.646ns  (arrival time - required time)
  Source:                 clkDiv/count_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkDiv/count_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.769ns  (logic 0.437ns (56.796%)  route 0.332ns (43.204%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.589ns
    Clock Pessimism Removal (CPR):    0.341ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.001 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.589     1.589    clkDiv/tickReg_reg_0
    SLICE_X0Y11          FDCE                                         r  clkDiv/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDCE (Prop_fdce_C_Q)         0.128     1.717 r  clkDiv/count_reg[19]/Q
                         net (fo=2, routed)           0.123     1.840    clkDiv/count_reg_n_0_[19]
    SLICE_X1Y12          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.198     2.038 r  clkDiv/count0_carry__3/O[3]
                         net (fo=1, routed)           0.210     2.248    clkDiv/data0[20]
    SLICE_X0Y10          LUT2 (Prop_lut2_I1_O)        0.111     2.359 r  clkDiv/count[20]_i_1/O
                         net (fo=1, routed)           0.000     2.359    clkDiv/count[20]
    SLICE_X0Y10          FDCE                                         r  clkDiv/count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.087 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.860     1.947    clkDiv/tickReg_reg_0
    SLICE_X0Y10          FDCE                                         r  clkDiv/count_reg[20]/C
                         clock pessimism             -0.341     1.605    
    SLICE_X0Y10          FDCE (Hold_fdce_C_D)         0.107     1.712    clkDiv/count_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.712    
                         arrival time                           2.359    
  -------------------------------------------------------------------
                         slack                                  0.646    

Slack (MET) :             0.663ns  (arrival time - required time)
  Source:                 clkDiv/count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkDiv/count_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.754ns  (logic 0.358ns (47.498%)  route 0.396ns (52.502%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.589ns
    Clock Pessimism Removal (CPR):    0.357ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.001 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.589     1.589    clkDiv/tickReg_reg_0
    SLICE_X0Y10          FDCE                                         r  clkDiv/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y10          FDCE (Prop_fdce_C_Q)         0.141     1.730 r  clkDiv/count_reg[10]/Q
                         net (fo=2, routed)           0.117     1.847    clkDiv/count_reg_n_0_[10]
    SLICE_X1Y10          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     1.957 r  clkDiv/count0_carry__1/O[1]
                         net (fo=1, routed)           0.279     2.236    clkDiv/data0[10]
    SLICE_X0Y10          LUT2 (Prop_lut2_I1_O)        0.107     2.343 r  clkDiv/count[10]_i_1/O
                         net (fo=1, routed)           0.000     2.343    clkDiv/count[10]
    SLICE_X0Y10          FDCE                                         r  clkDiv/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.087 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.860     1.947    clkDiv/tickReg_reg_0
    SLICE_X0Y10          FDCE                                         r  clkDiv/count_reg[10]/C
                         clock pessimism             -0.357     1.589    
    SLICE_X0Y10          FDCE (Hold_fdce_C_D)         0.091     1.680    clkDiv/count_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.680    
                         arrival time                           2.343    
  -------------------------------------------------------------------
                         slack                                  0.663    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y8     clkDiv/count_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y10    clkDiv/count_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y10    clkDiv/count_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y11    clkDiv/count_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y10    clkDiv/count_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y11    clkDiv/count_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y11    clkDiv/count_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y12    clkDiv/count_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y12    clkDiv/count_reg[17]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y10    clkDiv/count_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y10    clkDiv/count_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y11    clkDiv/count_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y10    clkDiv/count_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y11    clkDiv/count_reg[14]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y11    clkDiv/count_reg[15]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y12    clkDiv/count_reg[16]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y12    clkDiv/count_reg[17]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y11    clkDiv/count_reg[18]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y11    clkDiv/count_reg[19]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y8     clkDiv/count_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y8     clkDiv/count_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y8     clkDiv/count_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y8     clkDiv/count_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y8     clkDiv/count_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y10    clkDiv/count_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y10    clkDiv/count_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y10    clkDiv/count_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y10    clkDiv/count_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y11    clkDiv/count_reg[12]/C



