// Seed: 4287881360
module module_0 (
    output wire id_0,
    input wand id_1,
    input wor module_0,
    output supply1 id_3,
    output wor id_4
);
  wire id_6;
  wire id_7 [{  1  {  -1 'b0 }  } : 1];
  ;
  assign id_3 = 1;
endmodule
module module_1 (
    input  wire  id_0,
    output uwire id_1,
    input  uwire id_2,
    input  uwire id_3,
    output uwire id_4,
    input  tri   id_5
);
  assign id_4 = id_5;
  module_0 modCall_1 (
      id_1,
      id_0,
      id_2,
      id_1,
      id_1
  );
  logic [1 'b0 : 1 'h0] id_7;
endmodule
