Release 13.1 Map O.40d (nt)
Xilinx Mapping Report File for Design 'system'

Design Information
------------------
Command Line   : map -o system_map.ncd -w -pr b -ol high -timing -detail system.ngd system.pcf 
Target Device  : xc6slx45t
Target Package : fgg484
Target Speed   : -3
Mapper Version : spartan6 -- $Revision: 1.55 $
Mapped Date    : Tue Sep 08 18:36:38 2015

Design Summary
--------------
Number of errors:      0
Number of warnings:   21
Slice Logic Utilization:
  Number of Slice Registers:                 2,362 out of  54,576    4%
    Number used as Flip Flops:               2,355
    Number used as Latches:                      1
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                6
  Number of Slice LUTs:                      2,349 out of  27,288    8%
    Number used as logic:                    1,952 out of  27,288    7%
      Number using O6 output only:           1,529
      Number using O5 output only:             125
      Number using O5 and O6:                  298
      Number used as ROM:                        0
    Number used as Memory:                     251 out of   6,408    3%
      Number used as Dual Port RAM:             64
        Number using O6 output only:             0
        Number using O5 output only:             0
        Number using O5 and O6:                 64
      Number used as Single Port RAM:            0
      Number used as Shift Register:           187
        Number using O6 output only:            85
        Number using O5 output only:             1
        Number using O5 and O6:                101
    Number used exclusively as route-thrus:    146
      Number with same-slice register load:    135
      Number with same-slice carry load:        11
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 1,043 out of   6,822   15%
  Number of LUT Flip Flop pairs used:        3,037
    Number with an unused Flip Flop:           913 out of   3,037   30%
    Number with an unused LUT:                 688 out of   3,037   22%
    Number of fully used LUT-FF pairs:       1,436 out of   3,037   47%
    Number of unique control sets:             188
    Number of slice register sites lost
      to control set restrictions:             820 out of  54,576    1%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        82 out of     296   27%
    Number of LOCed IOBs:                       17 out of      82   20%
    IOB Flip Flops:                             14

Specific Feature Utilization:
  Number of RAMB16BWERs:                         8 out of     116    6%
  Number of RAMB8BWERs:                          0 out of     232    0%
  Number of BUFIO2/BUFIO2_2CLKs:                 1 out of      32    3%
    Number used as BUFIO2s:                      1
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0%
  Number of BUFG/BUFGMUXs:                       3 out of      16   18%
    Number used as BUFGs:                        3
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     0 out of       8    0%
  Number of ILOGIC2/ISERDES2s:                   1 out of     376    1%
    Number used as ILOGIC2s:                     1
    Number used as ISERDES2s:                    0
  Number of IODELAY2/IODRP2/IODRP2_MCBs:         0 out of     376    0%
  Number of OLOGIC2/OSERDES2s:                  13 out of     376    3%
    Number used as OLOGIC2s:                    13
    Number used as OSERDES2s:                    0
  Number of BSCANs:                              2 out of       4   50%
  Number of BUFHs:                               0 out of     256    0%
  Number of BUFPLLs:                             0 out of       8    0%
  Number of BUFPLL_MCBs:                         0 out of       4    0%
  Number of DSP48A1s:                            3 out of      58    5%
  Number of GTPA1_DUALs:                         0 out of       2    0%
  Number of ICAPs:                               0 out of       1    0%
  Number of MCBs:                                0 out of       2    0%
  Number of PCIE_A1s:                            0 out of       1    0%
  Number of PCILOGICSEs:                         0 out of       2    0%
  Number of PLL_ADVs:                            1 out of       4   25%
  Number of PMVs:                                0 out of       1    0%
  Number of STARTUPs:                            0 out of       1    0%
  Number of SUSPEND_SYNCs:                       0 out of       1    0%

  Number of RPM macros:           12
Average Fanout of Non-Clock Nets:                3.54

Peak Memory Usage:  481 MB
Total REAL time to MAP completion:  50 secs 
Total CPU time to MAP completion:   50 secs 

Table of Contents
-----------------
Section 1 - Errors
Section 2 - Warnings
Section 3 - Informational
Section 4 - Removed Logic Summary
Section 5 - Removed Logic
Section 6 - IOB Properties
Section 7 - RPMs
Section 8 - Guide Report
Section 9 - Area Group and Partition Summary
Section 10 - Timing Report
Section 11 - Configuration String Information
Section 12 - Control Set Information
Section 13 - Utilization by Hierarchy

Section 1 - Errors
------------------

Section 2 - Warnings
--------------------
WARNING:Place:838 - An IO Bus with more than one IO standard is found.
   Components associated with this bus are as follows: 
   	 Comp: fpga_0_DIP_Switches_4Bit_GPIO_IO_pin<3>   IOSTANDARD = LVCMOS15
   	 Comp: fpga_0_DIP_Switches_4Bit_GPIO_IO_pin<2>   IOSTANDARD = LVCMOS25
   	 Comp: fpga_0_DIP_Switches_4Bit_GPIO_IO_pin<1>   IOSTANDARD = LVCMOS25
   	 Comp: fpga_0_DIP_Switches_4Bit_GPIO_IO_pin<0>   IOSTANDARD = LVCMOS25


WARNING:PhysDesignRules:372 - Gated clock. Clock net chipscope_ila_0_icon_control<13> is sourced by a combinatorial pin.
   This is not good design practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[0]
   .MUXCY_I/O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[9].ram32m_i_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[4].ram32m_i_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[3].ram32m_i_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[7].ram32m_i_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[12].ram32m_i_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <dlmb_LMB_ABus<31>> is incomplete. The signal does not drive any load pins in
   the design.
WARNING:PhysDesignRules:367 - The signal <dlmb_LMB_ABus<30>> is incomplete. The signal does not drive any load pins in
   the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.

Section 3 - Informational
-------------------------
INFO:Map:220 - The command line option -timing is automatically supported for
   this architecture. Therefore, it is not necessary to specify this option.
INFO:LIT:243 - Logical network dlmb_LMB_ABus<30> has no load.
INFO:LIT:243 - Logical network dlmb_LMB_ABus<31> has no load.
INFO:LIT:243 - Logical network dlmb_LMB_ReadStrobe has no load.
INFO:LIT:243 - Logical network mb_plb_PLB_MIRQ<1> has no load.
INFO:LIT:243 - Logical network mb_plb_PLB_MIRQ<0> has no load.
INFO:LIT:243 - Logical network mb_plb_PLB_ABus<30> has no load.
INFO:LIT:243 - Logical network mb_plb_PLB_ABus<31> has no load.
INFO:LIT:243 - Logical network mb_plb_PLB_UABus<0> has no load.
INFO:LIT:243 - Logical network mb_plb_PLB_UABus<1> has no load.
INFO:LIT:243 - Logical network mb_plb_PLB_UABus<2> has no load.
INFO:LIT:243 - Logical network mb_plb_PLB_UABus<3> has no load.
INFO:LIT:243 - Logical network mb_plb_PLB_UABus<4> has no load.
INFO:LIT:243 - Logical network mb_plb_PLB_UABus<5> has no load.
INFO:LIT:243 - Logical network mb_plb_PLB_UABus<6> has no load.
INFO:LIT:243 - Logical network mb_plb_PLB_UABus<7> has no load.
INFO:LIT:243 - Logical network mb_plb_PLB_UABus<8> has no load.
INFO:LIT:243 - Logical network mb_plb_PLB_UABus<9> has no load.
INFO:LIT:243 - Logical network mb_plb_PLB_UABus<10> has no load.
INFO:LIT:243 - Logical network mb_plb_PLB_UABus<11> has no load.
INFO:LIT:243 - Logical network mb_plb_PLB_UABus<12> has no load.
INFO:LIT:243 - Logical network mb_plb_PLB_UABus<13> has no load.
INFO:LIT:243 - Logical network mb_plb_PLB_UABus<14> has no load.
INFO:LIT:243 - Logical network mb_plb_PLB_UABus<15> has no load.
INFO:LIT:243 - Logical network mb_plb_PLB_UABus<16> has no load.
INFO:LIT:243 - Logical network mb_plb_PLB_UABus<17> has no load.
INFO:LIT:243 - Logical network mb_plb_PLB_UABus<18> has no load.
INFO:LIT:243 - Logical network mb_plb_PLB_UABus<19> has no load.
INFO:LIT:243 - Logical network mb_plb_PLB_UABus<20> has no load.
INFO:LIT:243 - Logical network mb_plb_PLB_UABus<21> has no load.
INFO:LIT:243 - Logical network mb_plb_PLB_UABus<22> has no load.
INFO:LIT:243 - Logical network mb_plb_PLB_UABus<23> has no load.
INFO:LIT:243 - Logical network mb_plb_PLB_UABus<24> has no load.
INFO:LIT:243 - Logical network mb_plb_PLB_UABus<25> has no load.
INFO:LIT:243 - Logical network mb_plb_PLB_UABus<26> has no load.
INFO:LIT:243 - Logical network mb_plb_PLB_UABus<27> has no load.
INFO:LIT:243 - Logical network mb_plb_PLB_UABus<28> has no load.
INFO:LIT:243 - Logical network mb_plb_PLB_UABus<29> has no load.
INFO:LIT:243 - Logical network mb_plb_PLB_UABus<30> has no load.
INFO:LIT:243 - Logical network mb_plb_PLB_UABus<31> has no load.
INFO:LIT:243 - Logical network mb_plb_PLB_MBusy<1> has no load.
INFO:LIT:243 - Logical network mb_plb_PLB_MBusy<0> has no load.
INFO:LIT:243 - Logical network mb_plb_PLB_MRdErr<1> has no load.
INFO:LIT:243 - Logical network mb_plb_PLB_MRdErr<0> has no load.
INFO:LIT:243 - Logical network mb_plb_PLB_MWrErr<1> has no load.
INFO:LIT:243 - Logical network mb_plb_PLB_MWrErr<0> has no load.
INFO:LIT:243 - Logical network mb_plb_PLB_MRdBTerm<1> has no load.
INFO:LIT:243 - Logical network mb_plb_PLB_MRdBTerm<0> has no load.
INFO:LIT:243 - Logical network mb_plb_PLB_MRdWdAddr<0> has no load.
INFO:LIT:243 - Logical network mb_plb_PLB_MRdWdAddr<1> has no load.
INFO:LIT:243 - Logical network mb_plb_PLB_MRdWdAddr<2> has no load.
INFO:LIT:243 - Logical network mb_plb_PLB_MRdWdAddr<3> has no load.
INFO:LIT:243 - Logical network mb_plb_PLB_MRearbitrate<1> has no load.
INFO:LIT:243 - Logical network mb_plb_PLB_MRearbitrate<0> has no load.
INFO:LIT:243 - Logical network mb_plb_PLB_MWrBTerm<1> has no load.
INFO:LIT:243 - Logical network mb_plb_PLB_MWrBTerm<0> has no load.
INFO:LIT:243 - Logical network mb_plb_PLB_MSSize<2> has no load.
INFO:LIT:243 - Logical network mb_plb_PLB_MSSize<3> has no load.
INFO:LIT:243 - Logical network mb_plb_PLB_MSSize<0> has no load.
INFO:LIT:243 - Logical network mb_plb_PLB_MSSize<1> has no load.
INFO:LIT:243 - Logical network mb_plb_PLB_TAttribute<0> has no load.
INFO:LIT:243 - Logical network mb_plb_PLB_TAttribute<1> has no load.
INFO:LIT:243 - Logical network mb_plb_PLB_TAttribute<2> has no load.
INFO:LIT:243 - Logical network mb_plb_PLB_TAttribute<3> has no load.
INFO:LIT:243 - Logical network mb_plb_PLB_TAttribute<4> has no load.
INFO:LIT:243 - Logical network mb_plb_PLB_TAttribute<5> has no load.
INFO:LIT:243 - Logical network mb_plb_PLB_TAttribute<6> has no load.
INFO:LIT:243 - Logical network mb_plb_PLB_TAttribute<7> has no load.
INFO:LIT:243 - Logical network mb_plb_PLB_TAttribute<8> has no load.
INFO:LIT:243 - Logical network mb_plb_PLB_TAttribute<9> has no load.
INFO:LIT:243 - Logical network mb_plb_PLB_TAttribute<10> has no load.
INFO:LIT:243 - Logical network mb_plb_PLB_TAttribute<11> has no load.
INFO:LIT:243 - Logical network mb_plb_PLB_TAttribute<12> has no load.
INFO:LIT:243 - Logical network mb_plb_PLB_TAttribute<13> has no load.
INFO:LIT:243 - Logical network mb_plb_PLB_TAttribute<14> has no load.
INFO:LIT:243 - Logical network mb_plb_PLB_TAttribute<15> has no load.
INFO:LIT:243 - Logical network mb_plb_PLB_MSize<0> has no load.
INFO:LIT:243 - Logical network mb_plb_PLB_MSize<1> has no load.
INFO:LIT:243 - Logical network mb_plb_PLB_rdPendPri<0> has no load.
INFO:LIT:243 - Logical network mb_plb_PLB_rdPendPri<1> has no load.
INFO:LIT:243 - Logical network mb_plb_PLB_wrPendPri<0> has no load.
INFO:LIT:243 - Logical network mb_plb_PLB_wrPendPri<1> has no load.
INFO:LIT:243 - Logical network mb_plb_PLB_rdPrim<0> has no load.
INFO:LIT:243 - Logical network mb_plb_PLB_wrPrim<0> has no load.
INFO:LIT:243 - Logical network mb_plb_PLB_busLock has no load.
INFO:LIT:243 - Logical network mb_plb_PLB_lockErr has no load.
INFO:LIT:243 - Logical network mb_plb_PLB_rdPendReq has no load.
INFO:LIT:243 - Logical network mb_plb_PLB_wrPendReq has no load.
INFO:LIT:243 - Logical network mb_plb_PLB_rdBurst has no load.
INFO:LIT:243 - Logical network mb_plb_PLB_wrBurst has no load.
INFO:LIT:243 - Logical network bscan_reset has no load.
INFO:LIT:243 - Logical network bscan_drck1 has no load.
INFO:LIT:243 - Logical network bscan_tdo1 has no load.
INFO:LIT:243 - Logical network net_vcc0 has no load.
INFO:LIT:243 - Logical network
   RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/Interrupt has no load.
INFO:LIT:243 - Logical network
   RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO
   _RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[4].MUXCY_L_I/LO
   has no load.
INFO:LIT:243 - Logical network
   RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO
   _RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[4].MUXCY_L_I/LO
   has no load.
INFO:LIT:243 - Logical network
   proc_sys_reset_0/proc_sys_reset_0/Peripheral_Reset_0 has no load.
INFO:LIT:243 - Logical network
   proc_sys_reset_0/proc_sys_reset_0/Interconnect_aresetn_0 has no load.
INFO:LIT:243 - Logical network
   proc_sys_reset_0/proc_sys_reset_0/Peripheral_aresetn_0 has no load.
INFO:LIT:243 - Logical network
   proc_sys_reset_0/proc_sys_reset_0/RstcPPCresetcore_0 has no load.
INFO:LIT:243 - Logical network
   proc_sys_reset_0/proc_sys_reset_0/RstcPPCresetchip_0 has no load.
INFO:LIT:243 - Logical network
   proc_sys_reset_0/proc_sys_reset_0/RstcPPCresetsys_0 has no load.
INFO:LIT:243 - Logical network
   proc_sys_reset_0/proc_sys_reset_0/RstcPPCresetcore_1 has no load.
INFO:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Data_Address<0>
   has no load.
INFO:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Data_Address<1>
   has no load.
INFO:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Data_Address<2>
   has no load.
INFO:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Data_Address<3>
   has no load.
INFO:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Data_Address<4>
   has no load.
INFO:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Data_Address<5>
   has no load.
INFO:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Data_Address<6>
   has no load.
INFO:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Data_Address<7>
   has no load.
INFO:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Data_Address<8>
   has no load.
INFO:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Data_Address<9>
   has no load.
INFO:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Data_Address<10>
   has no load.
INFO:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Data_Address<11>
   has no load.
INFO:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Data_Address<12>
   has no load.
INFO:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Data_Address<13>
   has no load.
INFO:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Data_Address<14>
   has no load.
INFO:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Data_Address<15>
   has no load.
INFO:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Data_Address<16>
   has no load.
INFO:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Data_Address<17>
   has no load.
INFO:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Data_Address<18>
   has no load.
INFO:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Data_Address<19>
   has no load.
INFO:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Data_Address<20>
   has no load.
INFO:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Data_Address<21>
   has no load.
INFO:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Data_Address<22>
   has no load.
INFO:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Data_Address<23>
   has no load.
INFO:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Data_Address<24>
   has no load.
INFO:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Data_Address<25>
   has no load.
INFO:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Data_Address<26>
   has no load.
INFO:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Data_Address<27>
   has no load.
INFO:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Data_Address<28>
   has no load.
INFO:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Data_Address<29>
   has no load.
INFO:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Data_Address<30>
   has no load.
INFO:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Data_Address<31>
   has no load.
INFO:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<0> has no load.
INFO:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<1> has no load.
INFO:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<2> has no load.
INFO:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<3> has no load.
INFO:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<4> has no load.
INFO:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<5> has no load.
INFO:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<6> has no load.
INFO:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<7> has no load.
INFO:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<8> has no load.
INFO:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<9> has no load.
INFO:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<10> has no load.
INFO:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<11> has no load.
INFO:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<12> has no load.
INFO:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<13> has no load.
INFO:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<14> has no load.
INFO:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<15> has no load.
INFO:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<16> has no load.
INFO:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<17> has no load.
INFO:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<18> has no load.
INFO:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<19> has no load.
INFO:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<20> has no load.
INFO:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<21> has no load.
INFO:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<22> has no load.
INFO:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<23> has no load.
INFO:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<24> has no load.
INFO:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<25> has no load.
INFO:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<26> has no load.
INFO:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<27> has no load.
INFO:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<28> has no load.
INFO:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<29> has no load.
INFO:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<30> has no load.
INFO:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<31> has no load.
INFO:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Byte_Enable<0> has no load.
INFO:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Byte_Enable<1> has no load.
INFO:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Byte_Enable<2> has no load.
INFO:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Byte_Enable<3> has no load.
INFO:LIT:243 - Logical network microblaze_0/Trace_MB_Halted has no load.
INFO:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/Trace_WB_Jump_Taken has no
   load.
INFO:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Data_Access has
   no load.
INFO:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Data_Read has no
   load.
INFO:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Data_Write has no
   load.
INFO:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/Use_MuxCy[10].OF_Piperun_Stage
   /Using_FPGA.MUXCY_I/LO has no load.
INFO:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA.Incr_PC
   [0].MUXCY_I/LO has no load.
INFO:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PC
   MP_instr.Using_FPGA_PCMP.carry_equal_byte4/MUXCY_L_Enable_2/LO has no load.
INFO:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PC
   MP_instr.Using_FPGA_PCMP.carry_equal_byte3/MUXCY_L_Enable_2/LO has no load.
INFO:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PC
   MP_instr.Using_FPGA_PCMP.carry_equal_byte2/MUXCY_L_Enable_2/LO has no load.
INFO:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PC
   MP_instr.Using_FPGA_PCMP.carry_equal_byte1/MUXCY_L_Enable_2/LO has no load.
INFO:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/exception_registers_I1/FPGA
   _Target.Using_FPGA_LUT6.Gen_Ret_Addr[0].MUXCY_I/LO has no load.
INFO:LIT:243 - Logical network mb_plb/MPLB_Rst<0> has no load.
INFO:LIT:243 - Logical network mb_plb/MPLB_Rst<1> has no load.
INFO:LIT:243 - Logical network mb_plb/Bus_Error_Det has no load.
INFO:LIT:243 - Logical network mdm_0/Interrupt has no load.
INFO:LIT:243 - Logical network mdm_0/Ext_JTAG_SEL has no load.
INFO:LIT:243 - Logical network
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM
   /G_NMU[1].U_M/U_MU/I_MUT_GAND.U_match/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_
   SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/SRL_Q_O has no load.
INFO:LIT:243 - Logical network
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM
   /G_NMU[2].U_M/U_MU/I_MUT_GAND.U_match/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_
   SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/SRL_Q_O has no load.
INFO:LIT:243 - Logical network chipscope_icon_0/control15<0> has no load.
INFO:MapLib:562 - No environment variables are currently set.
INFO:MapLib:841 - Changing COMPENSATION attribute from SYSTEM_SYNCHRONOUS to
   INTERNAL for PLL_ADV
   clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst.
INFO:LIT:244 - All of the single ended outputs in this design are using slew
   rate limited output drivers. The delay on speed critical single ended outputs
   can be dramatically reduced by designating them as fast outputs.
INFO:Pack:1716 - Initializing temperature to 85.000 Celsius. (default - Range:
   0.000 to 85.000 Celsius)
INFO:Pack:1720 - Initializing voltage to 1.140 Volts. (default - Range: 1.140 to
   1.260 Volts)
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
INFO:Place:834 - Only a subset of IOs are locked. Out of 82 IOs, 17 are locked
   and 65 are not locked. If you would like to print the names of these IOs,
   please set the environment variable XIL_PAR_DESIGN_CHECK_VERBOSE to 1. 
INFO:Pack:1650 - Map created a placed design.

Section 4 - Removed Logic Summary
---------------------------------
 642 block(s) removed
 207 block(s) optimized away
 668 signal(s) removed
 429 Block(s) redundant

Section 5 - Removed Logic
-------------------------

The trimmed logic report below shows the logic removed from your design due to
sourceless or loadless signals, and VCC or ground connections.  If the removal
of a signal or symbol results in the subsequent removal of an additional signal
or symbol, the message explaining that second removal will be indented.  This
indentation will be repeated as a chain of related logic is removed.

To quickly locate the original cause for the removal of a chain of logic, look
above the place where that logic is listed in the trimming report, then locate
the lines that are least indented (begin at the leftmost edge).

The signal "dlmb_LMB_ReadStrobe" is loadless and has been removed.
 Loadless block
"microblaze_0/microblaze_0/Performance.Decode_I/ex_databus_read_i1" (ROM)
removed.
The signal "mb_plb_PLB_MIRQ<1>" is loadless and has been removed.
 Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_SLAVE_ORS/MIRQ_OR/USE_LUT_OR_GEN.OR_PROCESS.yi<6
><11>1" (ROM) removed.
The signal "mb_plb_PLB_MIRQ<0>" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_SLAVE_ORS/MIRQ_OR/Y<0><0>1" (ROM)
removed.
The signal "mb_plb_PLB_ABus<30>" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_ABus_30" (SFF)
removed.
  The signal "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/plb_abus_i<30>" is loadless
and has been removed.
   Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBADDR_MUX/Y<30>1"
(ROM) removed.
    The signal "mb_plb_M_ABus<30>" is loadless and has been removed.
     Loadless block
"microblaze_0/microblaze_0/Performance.Decode_I/MEM_DataBus_Addr_30" (SFF)
removed.
    The signal "mb_plb_M_ABus<62>" is loadless and has been removed.
     Loadless block
"microblaze_0/microblaze_0/Performance.Use_IBUS.Using_IPLB.Iplb_Interface_I2/ins
tr_addr_30" (FF) removed.
      The signal "ilmb_LMB_ABus<30>" is loadless and has been removed.
The signal "mb_plb_PLB_ABus<31>" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_ABus_31" (SFF)
removed.
  The signal "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/plb_abus_i<31>" is loadless
and has been removed.
   Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBADDR_MUX/Y<31>1"
(ROM) removed.
    The signal "mb_plb_M_ABus<31>" is loadless and has been removed.
     Loadless block
"microblaze_0/microblaze_0/Performance.Decode_I/MEM_DataBus_Addr_31" (SFF)
removed.
    The signal "mb_plb_M_ABus<63>" is loadless and has been removed.
     Loadless block
"microblaze_0/microblaze_0/Performance.Use_IBUS.Using_IPLB.Iplb_Interface_I2/ins
tr_addr_31" (FF) removed.
      The signal "ilmb_LMB_ABus<31>" is loadless and has been removed.
The signal "mb_plb_PLB_UABus<0>" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_UABus_0" (SFF)
removed.
  The signal "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/plb_uabus_i<0>" is loadless
and has been removed.
   Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/Y<0>1"
(ROM) removed.
The signal "mb_plb_PLB_UABus<1>" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_UABus_1" (SFF)
removed.
  The signal "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/plb_uabus_i<1>" is loadless
and has been removed.
   Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/Y<1>1"
(ROM) removed.
The signal "mb_plb_PLB_UABus<2>" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_UABus_2" (SFF)
removed.
  The signal "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/plb_uabus_i<2>" is loadless
and has been removed.
   Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/Y<2>1"
(ROM) removed.
The signal "mb_plb_PLB_UABus<3>" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_UABus_3" (SFF)
removed.
  The signal "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/plb_uabus_i<3>" is loadless
and has been removed.
   Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/Y<3>1"
(ROM) removed.
The signal "mb_plb_PLB_UABus<4>" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_UABus_4" (SFF)
removed.
  The signal "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/plb_uabus_i<4>" is loadless
and has been removed.
   Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/Y<4>1"
(ROM) removed.
The signal "mb_plb_PLB_UABus<5>" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_UABus_5" (SFF)
removed.
  The signal "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/plb_uabus_i<5>" is loadless
and has been removed.
   Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/Y<5>1"
(ROM) removed.
The signal "mb_plb_PLB_UABus<6>" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_UABus_6" (SFF)
removed.
  The signal "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/plb_uabus_i<6>" is loadless
and has been removed.
   Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/Y<6>1"
(ROM) removed.
The signal "mb_plb_PLB_UABus<7>" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_UABus_7" (SFF)
removed.
  The signal "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/plb_uabus_i<7>" is loadless
and has been removed.
   Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/Y<7>1"
(ROM) removed.
The signal "mb_plb_PLB_UABus<8>" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_UABus_8" (SFF)
removed.
  The signal "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/plb_uabus_i<8>" is loadless
and has been removed.
   Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/Y<8>1"
(ROM) removed.
The signal "mb_plb_PLB_UABus<9>" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_UABus_9" (SFF)
removed.
  The signal "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/plb_uabus_i<9>" is loadless
and has been removed.
   Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/Y<9>1"
(ROM) removed.
The signal "mb_plb_PLB_UABus<10>" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_UABus_10" (SFF)
removed.
  The signal "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/plb_uabus_i<10>" is loadless
and has been removed.
   Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/Y<10>1"
(ROM) removed.
The signal "mb_plb_PLB_UABus<11>" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_UABus_11" (SFF)
removed.
  The signal "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/plb_uabus_i<11>" is loadless
and has been removed.
   Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/Y<11>1"
(ROM) removed.
The signal "mb_plb_PLB_UABus<12>" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_UABus_12" (SFF)
removed.
  The signal "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/plb_uabus_i<12>" is loadless
and has been removed.
   Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/Y<12>1"
(ROM) removed.
The signal "mb_plb_PLB_UABus<13>" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_UABus_13" (SFF)
removed.
  The signal "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/plb_uabus_i<13>" is loadless
and has been removed.
   Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/Y<13>1"
(ROM) removed.
The signal "mb_plb_PLB_UABus<14>" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_UABus_14" (SFF)
removed.
  The signal "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/plb_uabus_i<14>" is loadless
and has been removed.
   Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/Y<14>1"
(ROM) removed.
The signal "mb_plb_PLB_UABus<15>" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_UABus_15" (SFF)
removed.
  The signal "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/plb_uabus_i<15>" is loadless
and has been removed.
   Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/Y<15>1"
(ROM) removed.
The signal "mb_plb_PLB_UABus<16>" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_UABus_16" (SFF)
removed.
  The signal "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/plb_uabus_i<16>" is loadless
and has been removed.
   Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/Y<16>1"
(ROM) removed.
The signal "mb_plb_PLB_UABus<17>" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_UABus_17" (SFF)
removed.
  The signal "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/plb_uabus_i<17>" is loadless
and has been removed.
   Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/Y<17>1"
(ROM) removed.
The signal "mb_plb_PLB_UABus<18>" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_UABus_18" (SFF)
removed.
  The signal "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/plb_uabus_i<18>" is loadless
and has been removed.
   Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/Y<18>1"
(ROM) removed.
The signal "mb_plb_PLB_UABus<19>" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_UABus_19" (SFF)
removed.
  The signal "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/plb_uabus_i<19>" is loadless
and has been removed.
   Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/Y<19>1"
(ROM) removed.
The signal "mb_plb_PLB_UABus<20>" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_UABus_20" (SFF)
removed.
  The signal "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/plb_uabus_i<20>" is loadless
and has been removed.
   Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/Y<20>1"
(ROM) removed.
The signal "mb_plb_PLB_UABus<21>" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_UABus_21" (SFF)
removed.
  The signal "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/plb_uabus_i<21>" is loadless
and has been removed.
   Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/Y<21>1"
(ROM) removed.
The signal "mb_plb_PLB_UABus<22>" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_UABus_22" (SFF)
removed.
  The signal "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/plb_uabus_i<22>" is loadless
and has been removed.
   Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/Y<22>1"
(ROM) removed.
The signal "mb_plb_PLB_UABus<23>" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_UABus_23" (SFF)
removed.
  The signal "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/plb_uabus_i<23>" is loadless
and has been removed.
   Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/Y<23>1"
(ROM) removed.
The signal "mb_plb_PLB_UABus<24>" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_UABus_24" (SFF)
removed.
  The signal "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/plb_uabus_i<24>" is loadless
and has been removed.
   Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/Y<24>1"
(ROM) removed.
The signal "mb_plb_PLB_UABus<25>" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_UABus_25" (SFF)
removed.
  The signal "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/plb_uabus_i<25>" is loadless
and has been removed.
   Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/Y<25>1"
(ROM) removed.
The signal "mb_plb_PLB_UABus<26>" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_UABus_26" (SFF)
removed.
  The signal "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/plb_uabus_i<26>" is loadless
and has been removed.
   Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/Y<26>1"
(ROM) removed.
The signal "mb_plb_PLB_UABus<27>" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_UABus_27" (SFF)
removed.
  The signal "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/plb_uabus_i<27>" is loadless
and has been removed.
   Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/Y<27>1"
(ROM) removed.
The signal "mb_plb_PLB_UABus<28>" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_UABus_28" (SFF)
removed.
  The signal "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/plb_uabus_i<28>" is loadless
and has been removed.
   Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/Y<28>1"
(ROM) removed.
The signal "mb_plb_PLB_UABus<29>" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_UABus_29" (SFF)
removed.
  The signal "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/plb_uabus_i<29>" is loadless
and has been removed.
   Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/Y<29>1"
(ROM) removed.
The signal "mb_plb_PLB_UABus<30>" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_UABus_30" (SFF)
removed.
  The signal "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/plb_uabus_i<30>" is loadless
and has been removed.
   Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/Y<30>1"
(ROM) removed.
The signal "mb_plb_PLB_UABus<31>" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_UABus_31" (SFF)
removed.
  The signal "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/plb_uabus_i<31>" is loadless
and has been removed.
   Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/Y<31>1"
(ROM) removed.
The signal "mb_plb_PLB_MBusy<1>" is loadless and has been removed.
 Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_SLAVE_ORS/MBUSY_OR/USE_LUT_OR_GEN.OR_PROCESS.yi<
6><11>1" (ROM) removed.
  The signal "mb_plb_Sl_MBusy<7>" is loadless and has been removed.
   Loadless block
"DIP_Switches_4Bit/DIP_Switches_4Bit/PLBV46_I/I_SLAVE_ATTACHMENT/sl_mbusy_i_1"
(SFF) removed.
    The signal
"DIP_Switches_4Bit/DIP_Switches_4Bit/PLBV46_I/I_SLAVE_ATTACHMENT/sl_mbusy_i[0]_P
WR_14_o_MUX_98_o" is loadless and has been removed.
     Loadless block
"DIP_Switches_4Bit/DIP_Switches_4Bit/PLBV46_I/I_SLAVE_ATTACHMENT/Mmux_sl_mbusy_i
[0]_PWR_14_o_MUX_98_o11" (ROM) removed.
      The signal
"DIP_Switches_4Bit/DIP_Switches_4Bit/PLBV46_I/I_SLAVE_ATTACHMENT/master_id<31>"
is loadless and has been removed.
       Loadless block
"DIP_Switches_4Bit/DIP_Switches_4Bit/PLBV46_I/I_SLAVE_ATTACHMENT/master_id_31"
(FF) removed.
        The signal
"DIP_Switches_4Bit/DIP_Switches_4Bit/PLBV46_I/I_SLAVE_ATTACHMENT/master_id_31_gl
ue_rst" is loadless and has been removed.
         Loadless block
"DIP_Switches_4Bit/DIP_Switches_4Bit/PLBV46_I/I_SLAVE_ATTACHMENT/master_id_31_gl
ue_rst" (ROM) removed.
          The signal
"DIP_Switches_4Bit/DIP_Switches_4Bit/PLBV46_I/I_SLAVE_ATTACHMENT/I_DECODER/decod
e_hit_reg" is loadless and has been removed.
           Loadless block
"DIP_Switches_4Bit/DIP_Switches_4Bit/PLBV46_I/I_SLAVE_ATTACHMENT/I_DECODER/decod
e_hit_reg" (SFF) removed.
      The signal
"DIP_Switches_4Bit/DIP_Switches_4Bit/PLBV46_I/I_SLAVE_ATTACHMENT/master_id<0>"
is loadless and has been removed.
       Loadless block
"DIP_Switches_4Bit/DIP_Switches_4Bit/PLBV46_I/I_SLAVE_ATTACHMENT/master_id_0"
(SFF) removed.
        The signal
"DIP_Switches_4Bit/DIP_Switches_4Bit/PLBV46_I/I_SLAVE_ATTACHMENT/master_id_0_rst
pot" is loadless and has been removed.
         Loadless block
"DIP_Switches_4Bit/DIP_Switches_4Bit/PLBV46_I/I_SLAVE_ATTACHMENT/master_id_0_rst
pot" (ROM) removed.
          The signal
"DIP_Switches_4Bit/DIP_Switches_4Bit/PLBV46_I/I_SLAVE_ATTACHMENT/plb_masterid_re
g_0" is loadless and has been removed.
           Loadless block
"DIP_Switches_4Bit/DIP_Switches_4Bit/PLBV46_I/I_SLAVE_ATTACHMENT/plb_masterid_re
g_0" (SFF) removed.
            The signal "mb_plb_PLB_masterID" is loadless and has been removed.
             Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/PLB_masterID_0"
(SFF) removed.
  The signal "mb_plb_Sl_MBusy<11>" is loadless and has been removed.
   Loadless block
"funprof_0/funprof_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_mbusy_i_1"
(SFF) removed.
    The signal
"funprof_0/funprof_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_mbusy_i[0]_PWR_
14_o_MUX_78_o" is loadless and has been removed.
     Loadless block
"funprof_0/funprof_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/Mmux_sl_mbusy_i[0]
_PWR_14_o_MUX_78_o11" (ROM) removed.
      The signal
"funprof_0/funprof_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/master_id<0>" is
loadless and has been removed.
       Loadless block
"funprof_0/funprof_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/master_id_0" (SFF)
removed.
        The signal
"funprof_0/funprof_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/master_id_0_rstpot
" is loadless and has been removed.
         Loadless block
"funprof_0/funprof_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/master_id_0_rstpot
" (ROM) removed.
          The signal
"funprof_0/funprof_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_masterid_reg_0
" is loadless and has been removed.
           Loadless block
"funprof_0/funprof_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_masterid_reg_0
" (SFF) removed.
          The signal
"funprof_0/funprof_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/decode_h
it_reg" is loadless and has been removed.
           Loadless block
"funprof_0/funprof_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/decode_h
it_reg" (SFF) removed.
            The signal
"funprof_0/funprof_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/address_match_earl
y" is loadless and has been removed.
             Loadless block
"funprof_0/funprof_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECO
DE_GEN[0].GEN_PLB_SHARED.MEM_SELECT_I/Mmux_CS14" (ROM) removed.
      The signal
"funprof_0/funprof_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/master_id<31>" is
loadless and has been removed.
       Loadless block
"funprof_0/funprof_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/master_id_31" (FF)
removed.
        The signal
"funprof_0/funprof_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/master_id_31_glue_
rst" is loadless and has been removed.
         Loadless block
"funprof_0/funprof_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/master_id_31_glue_
rst" (ROM) removed.
  The signal "mb_plb_Sl_MBusy<1>" is loadless and has been removed.
   Loadless block
"RS232_Uart_1/RS232_Uart_1/PLBV46_I/I_SLAVE_ATTACHMENT/sl_mbusy_i_1" (SFF)
removed.
    The signal
"RS232_Uart_1/RS232_Uart_1/PLBV46_I/I_SLAVE_ATTACHMENT/sl_mbusy_i[0]_PWR_36_o_MU
X_229_o" is loadless and has been removed.
     Loadless block
"RS232_Uart_1/RS232_Uart_1/PLBV46_I/I_SLAVE_ATTACHMENT/Mmux_sl_mbusy_i[0]_PWR_36
_o_MUX_229_o11" (ROM) removed.
      The signal "RS232_Uart_1/RS232_Uart_1/PLBV46_I/I_SLAVE_ATTACHMENT/master_id<31>"
is loadless and has been removed.
       Loadless block
"RS232_Uart_1/RS232_Uart_1/PLBV46_I/I_SLAVE_ATTACHMENT/master_id_31" (FF)
removed.
        The signal
"RS232_Uart_1/RS232_Uart_1/PLBV46_I/I_SLAVE_ATTACHMENT/master_id_31_glue_rst" is
loadless and has been removed.
         Loadless block
"RS232_Uart_1/RS232_Uart_1/PLBV46_I/I_SLAVE_ATTACHMENT/master_id_31_glue_rst"
(ROM) removed.
      The signal "RS232_Uart_1/RS232_Uart_1/PLBV46_I/I_SLAVE_ATTACHMENT/master_id<0>"
is loadless and has been removed.
       Loadless block
"RS232_Uart_1/RS232_Uart_1/PLBV46_I/I_SLAVE_ATTACHMENT/master_id_0" (SFF)
removed.
        The signal
"RS232_Uart_1/RS232_Uart_1/PLBV46_I/I_SLAVE_ATTACHMENT/master_id_0_rstpot" is
loadless and has been removed.
         Loadless block
"RS232_Uart_1/RS232_Uart_1/PLBV46_I/I_SLAVE_ATTACHMENT/master_id_0_rstpot" (ROM)
removed.
          The signal
"RS232_Uart_1/RS232_Uart_1/PLBV46_I/I_SLAVE_ATTACHMENT/plb_masterid_reg_0" is
loadless and has been removed.
           Loadless block
"RS232_Uart_1/RS232_Uart_1/PLBV46_I/I_SLAVE_ATTACHMENT/plb_masterid_reg_0" (SFF)
removed.
  The signal "mb_plb_Sl_MBusy<3>" is loadless and has been removed.
   Loadless block "LEDs_4Bit/LEDs_4Bit/PLBV46_I/I_SLAVE_ATTACHMENT/sl_mbusy_i_1"
(SFF) removed.
    The signal
"LEDs_4Bit/LEDs_4Bit/PLBV46_I/I_SLAVE_ATTACHMENT/sl_mbusy_i[0]_PWR_14_o_MUX_98_o
" is loadless and has been removed.
     Loadless block
"LEDs_4Bit/LEDs_4Bit/PLBV46_I/I_SLAVE_ATTACHMENT/Mmux_sl_mbusy_i[0]_PWR_14_o_MUX
_98_o11" (ROM) removed.
      The signal "LEDs_4Bit/LEDs_4Bit/PLBV46_I/I_SLAVE_ATTACHMENT/master_id<31>" is
loadless and has been removed.
       Loadless block "LEDs_4Bit/LEDs_4Bit/PLBV46_I/I_SLAVE_ATTACHMENT/master_id_31"
(FF) removed.
        The signal
"LEDs_4Bit/LEDs_4Bit/PLBV46_I/I_SLAVE_ATTACHMENT/master_id_31_glue_rst" is
loadless and has been removed.
         Loadless block
"LEDs_4Bit/LEDs_4Bit/PLBV46_I/I_SLAVE_ATTACHMENT/master_id_31_glue_rst" (ROM)
removed.
          The signal
"LEDs_4Bit/LEDs_4Bit/PLBV46_I/I_SLAVE_ATTACHMENT/I_DECODER/decode_hit_reg" is
loadless and has been removed.
           Loadless block
"LEDs_4Bit/LEDs_4Bit/PLBV46_I/I_SLAVE_ATTACHMENT/I_DECODER/decode_hit_reg" (SFF)
removed.
      The signal "LEDs_4Bit/LEDs_4Bit/PLBV46_I/I_SLAVE_ATTACHMENT/master_id<0>" is
loadless and has been removed.
       Loadless block "LEDs_4Bit/LEDs_4Bit/PLBV46_I/I_SLAVE_ATTACHMENT/master_id_0"
(SFF) removed.
        The signal "LEDs_4Bit/LEDs_4Bit/PLBV46_I/I_SLAVE_ATTACHMENT/master_id_0_rstpot"
is loadless and has been removed.
         Loadless block
"LEDs_4Bit/LEDs_4Bit/PLBV46_I/I_SLAVE_ATTACHMENT/master_id_0_rstpot" (ROM)
removed.
          The signal "LEDs_4Bit/LEDs_4Bit/PLBV46_I/I_SLAVE_ATTACHMENT/plb_masterid_reg_0"
is loadless and has been removed.
           Loadless block
"LEDs_4Bit/LEDs_4Bit/PLBV46_I/I_SLAVE_ATTACHMENT/plb_masterid_reg_0" (SFF)
removed.
  The signal "mb_plb_Sl_MBusy<5>" is loadless and has been removed.
   Loadless block
"Push_Buttons_4Bit/Push_Buttons_4Bit/PLBV46_I/I_SLAVE_ATTACHMENT/sl_mbusy_i_1"
(SFF) removed.
    The signal
"Push_Buttons_4Bit/Push_Buttons_4Bit/PLBV46_I/I_SLAVE_ATTACHMENT/sl_mbusy_i[0]_P
WR_14_o_MUX_98_o" is loadless and has been removed.
     Loadless block
"Push_Buttons_4Bit/Push_Buttons_4Bit/PLBV46_I/I_SLAVE_ATTACHMENT/Mmux_sl_mbusy_i
[0]_PWR_14_o_MUX_98_o11" (ROM) removed.
      The signal
"Push_Buttons_4Bit/Push_Buttons_4Bit/PLBV46_I/I_SLAVE_ATTACHMENT/master_id<31>"
is loadless and has been removed.
       Loadless block
"Push_Buttons_4Bit/Push_Buttons_4Bit/PLBV46_I/I_SLAVE_ATTACHMENT/master_id_31"
(FF) removed.
        The signal
"Push_Buttons_4Bit/Push_Buttons_4Bit/PLBV46_I/I_SLAVE_ATTACHMENT/master_id_31_gl
ue_rst" is loadless and has been removed.
         Loadless block
"Push_Buttons_4Bit/Push_Buttons_4Bit/PLBV46_I/I_SLAVE_ATTACHMENT/master_id_31_gl
ue_rst" (ROM) removed.
          The signal
"Push_Buttons_4Bit/Push_Buttons_4Bit/PLBV46_I/I_SLAVE_ATTACHMENT/I_DECODER/decod
e_hit_reg" is loadless and has been removed.
           Loadless block
"Push_Buttons_4Bit/Push_Buttons_4Bit/PLBV46_I/I_SLAVE_ATTACHMENT/I_DECODER/decod
e_hit_reg" (SFF) removed.
      The signal
"Push_Buttons_4Bit/Push_Buttons_4Bit/PLBV46_I/I_SLAVE_ATTACHMENT/master_id<0>"
is loadless and has been removed.
       Loadless block
"Push_Buttons_4Bit/Push_Buttons_4Bit/PLBV46_I/I_SLAVE_ATTACHMENT/master_id_0"
(SFF) removed.
        The signal
"Push_Buttons_4Bit/Push_Buttons_4Bit/PLBV46_I/I_SLAVE_ATTACHMENT/master_id_0_rst
pot" is loadless and has been removed.
         Loadless block
"Push_Buttons_4Bit/Push_Buttons_4Bit/PLBV46_I/I_SLAVE_ATTACHMENT/master_id_0_rst
pot" (ROM) removed.
          The signal
"Push_Buttons_4Bit/Push_Buttons_4Bit/PLBV46_I/I_SLAVE_ATTACHMENT/plb_masterid_re
g_0" is loadless and has been removed.
           Loadless block
"Push_Buttons_4Bit/Push_Buttons_4Bit/PLBV46_I/I_SLAVE_ATTACHMENT/plb_masterid_re
g_0" (SFF) removed.
The signal "mb_plb_PLB_MBusy<0>" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_SLAVE_ORS/MBUSY_OR/Y<0><0>1"
(ROM) removed.
  The signal "mb_plb_Sl_MBusy<6>" is loadless and has been removed.
   Loadless block
"DIP_Switches_4Bit/DIP_Switches_4Bit/PLBV46_I/I_SLAVE_ATTACHMENT/sl_mbusy_i_0"
(SFF) removed.
    The signal
"DIP_Switches_4Bit/DIP_Switches_4Bit/PLBV46_I/I_SLAVE_ATTACHMENT/sl_mbusy_i[0]_G
ND_14_o_mux_29_OUT<1>" is loadless and has been removed.
     Loadless block
"DIP_Switches_4Bit/DIP_Switches_4Bit/PLBV46_I/I_SLAVE_ATTACHMENT/Mmux_sl_mbusy_i
[0]_GND_14_o_mux_29_OUT11" (ROM) removed.
  The signal "mb_plb_Sl_MBusy<0>" is loadless and has been removed.
   Loadless block
"RS232_Uart_1/RS232_Uart_1/PLBV46_I/I_SLAVE_ATTACHMENT/sl_mbusy_i_0" (SFF)
removed.
    The signal
"RS232_Uart_1/RS232_Uart_1/PLBV46_I/I_SLAVE_ATTACHMENT/sl_mbusy_i[0]_GND_30_o_mu
x_29_OUT<1>" is loadless and has been removed.
     Loadless block
"RS232_Uart_1/RS232_Uart_1/PLBV46_I/I_SLAVE_ATTACHMENT/Mmux_sl_mbusy_i[0]_GND_30
_o_mux_29_OUT11" (ROM) removed.
  The signal "mb_plb_Sl_MBusy<10>" is loadless and has been removed.
   Loadless block
"funprof_0/funprof_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_mbusy_i_0"
(SFF) removed.
    The signal
"funprof_0/funprof_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_mbusy_i[0]_GND_
14_o_mux_29_OUT<1>" is loadless and has been removed.
     Loadless block
"funprof_0/funprof_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/Mmux_sl_mbusy_i[0]
_GND_14_o_mux_29_OUT11" (ROM) removed.
  The signal "mb_plb_Sl_MBusy<2>" is loadless and has been removed.
   Loadless block "LEDs_4Bit/LEDs_4Bit/PLBV46_I/I_SLAVE_ATTACHMENT/sl_mbusy_i_0"
(SFF) removed.
    The signal
"LEDs_4Bit/LEDs_4Bit/PLBV46_I/I_SLAVE_ATTACHMENT/sl_mbusy_i[0]_GND_14_o_mux_29_O
UT<1>" is loadless and has been removed.
     Loadless block
"LEDs_4Bit/LEDs_4Bit/PLBV46_I/I_SLAVE_ATTACHMENT/Mmux_sl_mbusy_i[0]_GND_14_o_mux
_29_OUT11" (ROM) removed.
  The signal "mb_plb_Sl_MBusy<4>" is loadless and has been removed.
   Loadless block
"Push_Buttons_4Bit/Push_Buttons_4Bit/PLBV46_I/I_SLAVE_ATTACHMENT/sl_mbusy_i_0"
(SFF) removed.
    The signal
"Push_Buttons_4Bit/Push_Buttons_4Bit/PLBV46_I/I_SLAVE_ATTACHMENT/sl_mbusy_i[0]_G
ND_14_o_mux_29_OUT<1>" is loadless and has been removed.
     Loadless block
"Push_Buttons_4Bit/Push_Buttons_4Bit/PLBV46_I/I_SLAVE_ATTACHMENT/Mmux_sl_mbusy_i
[0]_GND_14_o_mux_29_OUT11" (ROM) removed.
The signal "mb_plb_PLB_MRdErr<1>" is loadless and has been removed.
 Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_SLAVE_ORS/MRDERR_OR/USE_LUT_OR_GEN.OR_PROCESS.yi
<6><11>1" (ROM) removed.
  The signal "mb_plb_Sl_MRdErr<1>" is loadless and has been removed.
   Loadless block
"RS232_Uart_1/RS232_Uart_1/PLBV46_I/I_SLAVE_ATTACHMENT/sl_mrderr_i_1" (SFF)
removed.
    The signal
"RS232_Uart_1/RS232_Uart_1/PLBV46_I/I_SLAVE_ATTACHMENT/GND_30_o_ip2bus_error_i_M
UX_232_o" is loadless and has been removed.
     Loadless block
"RS232_Uart_1/RS232_Uart_1/PLBV46_I/I_SLAVE_ATTACHMENT/Mmux_GND_30_o_ip2bus_erro
r_i_MUX_232_o11" (ROM) removed.
      The signal "RS232_Uart_1/RS232_Uart_1/ip2bus_error" is loadless and has been
removed.
       Loadless block "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/ip2bus_error1" (ROM)
removed.
The signal "mb_plb_PLB_MRdErr<0>" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_SLAVE_ORS/MRDERR_OR/Y<0><0>1"
(ROM) removed.
  The signal "mb_plb_Sl_MRdErr<0>" is loadless and has been removed.
   Loadless block
"RS232_Uart_1/RS232_Uart_1/PLBV46_I/I_SLAVE_ATTACHMENT/sl_mrderr_i_0" (SFF)
removed.
    The signal
"RS232_Uart_1/RS232_Uart_1/PLBV46_I/I_SLAVE_ATTACHMENT/GND_30_o_ip2bus_error_i_M
UX_230_o" is loadless and has been removed.
     Loadless block
"RS232_Uart_1/RS232_Uart_1/PLBV46_I/I_SLAVE_ATTACHMENT/Mmux_GND_30_o_ip2bus_erro
r_i_MUX_230_o11" (ROM) removed.
The signal "mb_plb_PLB_MWrErr<1>" is loadless and has been removed.
 Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_SLAVE_ORS/MWRERR_OR/USE_LUT_OR_GEN.OR_PROCESS.yi
<6><11>1" (ROM) removed.
  The signal "mb_plb_Sl_MWrErr<1>" is loadless and has been removed.
   Loadless block
"RS232_Uart_1/RS232_Uart_1/PLBV46_I/I_SLAVE_ATTACHMENT/sl_mwrerr_i_1" (SFF)
removed.
    The signal
"RS232_Uart_1/RS232_Uart_1/PLBV46_I/I_SLAVE_ATTACHMENT/GND_30_o_ip2bus_error_i_M
UX_236_o" is loadless and has been removed.
     Loadless block
"RS232_Uart_1/RS232_Uart_1/PLBV46_I/I_SLAVE_ATTACHMENT/Mmux_GND_30_o_ip2bus_erro
r_i_MUX_236_o11" (ROM) removed.
The signal "mb_plb_PLB_MWrErr<0>" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_SLAVE_ORS/MWRERR_OR/Y<0><0>1"
(ROM) removed.
  The signal "mb_plb_Sl_MWrErr<0>" is loadless and has been removed.
   Loadless block
"RS232_Uart_1/RS232_Uart_1/PLBV46_I/I_SLAVE_ATTACHMENT/sl_mwrerr_i_0" (SFF)
removed.
    The signal
"RS232_Uart_1/RS232_Uart_1/PLBV46_I/I_SLAVE_ATTACHMENT/GND_30_o_ip2bus_error_i_M
UX_234_o" is loadless and has been removed.
     Loadless block
"RS232_Uart_1/RS232_Uart_1/PLBV46_I/I_SLAVE_ATTACHMENT/Mmux_GND_30_o_ip2bus_erro
r_i_MUX_234_o11" (ROM) removed.
The signal "mb_plb_PLB_MRdBTerm<1>" is loadless and has been removed.
 Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_MUXEDSIGNALS/PLB_MRdBTerm<1>1"
(ROM) removed.
  The signal "mb_plb/PLB_SrdBTerm" is loadless and has been removed.
   Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_SLAVE_ORS/RDBTERM_OR/USE_LUT_OR_GEN.OR_PROCESS.y
i<6><0>1" (ROM) removed.
The signal "mb_plb_PLB_MRdBTerm<0>" is loadless and has been removed.
 Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_MUXEDSIGNALS/PLB_MRdBTerm<0>1"
(ROM) removed.
The signal "mb_plb_PLB_MRdWdAddr<0>" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_SLAVE_ORS/RDWDADDR_OR/Y<0><0>1"
(ROM) removed.
The signal "mb_plb_PLB_MRdWdAddr<1>" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_SLAVE_ORS/RDWDADDR_OR/Y<1><13>1"
(ROM) removed.
The signal "mb_plb_PLB_MRdWdAddr<2>" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_SLAVE_ORS/RDWDADDR_OR/Y<2><10>1"
(ROM) removed.
The signal "mb_plb_PLB_MRdWdAddr<3>" is loadless and has been removed.
 Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_SLAVE_ORS/RDWDADDR_OR/USE_LUT_OR_GEN.OR_PROCESS.
yi<6><11>1" (ROM) removed.
The signal "mb_plb_PLB_MRearbitrate<1>" is loadless and has been removed.
 Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_MUXEDSIGNALS/PLB_MRearbitrate<1>
1" (ROM) removed.
The signal "mb_plb_PLB_MRearbitrate<0>" is loadless and has been removed.
 Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_MUXEDSIGNALS/PLB_MRearbitrate<0>
1" (ROM) removed.
The signal "mb_plb_PLB_MWrBTerm<1>" is loadless and has been removed.
 Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_MUXEDSIGNALS/PLB_MWrBTerm<1>1"
(ROM) removed.
  The signal "mb_plb/PLB_SwrBTerm" is loadless and has been removed.
   Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_SLAVE_ORS/WRBTERM_OR/USE_LUT_OR_GEN.OR_PROCESS.y
i<6><0>1" (ROM) removed.
The signal "mb_plb_PLB_MWrBTerm<0>" is loadless and has been removed.
 Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_MUXEDSIGNALS/PLB_MWrBTerm<0>1"
(ROM) removed.
The signal "mb_plb_PLB_MSSize<2>" is loadless and has been removed.
 Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_MUXEDSIGNALS/Mmux_PLB_MSSize<2:3
>11" (ROM) removed.
  The signal "mb_plb/PLB_Sssize<0>" is loadless and has been removed.
   Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_SLAVE_ORS/SSIZE_OR/Y<0><0>1"
(ROM) removed.
The signal "mb_plb_PLB_MSSize<3>" is loadless and has been removed.
 Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_MUXEDSIGNALS/Mmux_PLB_MSSize<2:3
>21" (ROM) removed.
  The signal "mb_plb/PLB_Sssize<1>" is loadless and has been removed.
   Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_SLAVE_ORS/SSIZE_OR/USE_LUT_OR_GEN.OR_PROCESS.yi<
6><11>1" (ROM) removed.
The signal "mb_plb_PLB_MSSize<0>" is loadless and has been removed.
 Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_MUXEDSIGNALS/Mmux_PLB_MSSize<0:1
>11" (ROM) removed.
The signal "mb_plb_PLB_MSSize<1>" is loadless and has been removed.
 Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_MUXEDSIGNALS/Mmux_PLB_MSSize<0:1
>21" (ROM) removed.
The signal "mb_plb_PLB_TAttribute<0>" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_TAttribute_0" (SFF)
removed.
  The signal "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/plb_tattribute_i<0>" is
loadless and has been removed.
   Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBCMPRS_MUX/Y<0>1"
(ROM) removed.
The signal "mb_plb_PLB_TAttribute<1>" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_TAttribute_1" (SFF)
removed.
  The signal "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/plb_tattribute_i<1>" is
loadless and has been removed.
   Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBCMPRS_MUX/Y<1>1"
(ROM) removed.
The signal "mb_plb_PLB_TAttribute<2>" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_TAttribute_2" (SFF)
removed.
  The signal "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/plb_tattribute_i<2>" is
loadless and has been removed.
   Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBCMPRS_MUX/Y<2>1"
(ROM) removed.
The signal "mb_plb_PLB_TAttribute<3>" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_TAttribute_3" (SFF)
removed.
  The signal "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/plb_tattribute_i<3>" is
loadless and has been removed.
   Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBCMPRS_MUX/Y<3>1"
(ROM) removed.
The signal "mb_plb_PLB_TAttribute<4>" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_TAttribute_4" (SFF)
removed.
  The signal "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/plb_tattribute_i<4>" is
loadless and has been removed.
   Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBCMPRS_MUX/Y<4>1"
(ROM) removed.
The signal "mb_plb_PLB_TAttribute<5>" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_TAttribute_5" (SFF)
removed.
  The signal "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/plb_tattribute_i<5>" is
loadless and has been removed.
   Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBCMPRS_MUX/Y<5>1"
(ROM) removed.
The signal "mb_plb_PLB_TAttribute<6>" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_TAttribute_6" (SFF)
removed.
  The signal "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/plb_tattribute_i<6>" is
loadless and has been removed.
   Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBCMPRS_MUX/Y<6>1"
(ROM) removed.
The signal "mb_plb_PLB_TAttribute<7>" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_TAttribute_7" (SFF)
removed.
  The signal "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/plb_tattribute_i<7>" is
loadless and has been removed.
   Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBCMPRS_MUX/Y<7>1"
(ROM) removed.
The signal "mb_plb_PLB_TAttribute<8>" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_TAttribute_8" (SFF)
removed.
  The signal "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/plb_tattribute_i<8>" is
loadless and has been removed.
   Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBCMPRS_MUX/Y<8>1"
(ROM) removed.
The signal "mb_plb_PLB_TAttribute<9>" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_TAttribute_9" (SFF)
removed.
  The signal "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/plb_tattribute_i<9>" is
loadless and has been removed.
   Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBCMPRS_MUX/Y<9>1"
(ROM) removed.
The signal "mb_plb_PLB_TAttribute<10>" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_TAttribute_10" (SFF)
removed.
  The signal "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/plb_tattribute_i<10>" is
loadless and has been removed.
   Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBCMPRS_MUX/Y<10>1"
(ROM) removed.
The signal "mb_plb_PLB_TAttribute<11>" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_TAttribute_11" (SFF)
removed.
  The signal "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/plb_tattribute_i<11>" is
loadless and has been removed.
   Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBCMPRS_MUX/Y<11>1"
(ROM) removed.
The signal "mb_plb_PLB_TAttribute<12>" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_TAttribute_12" (SFF)
removed.
  The signal "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/plb_tattribute_i<12>" is
loadless and has been removed.
   Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBCMPRS_MUX/Y<12>1"
(ROM) removed.
The signal "mb_plb_PLB_TAttribute<13>" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_TAttribute_13" (SFF)
removed.
  The signal "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/plb_tattribute_i<13>" is
loadless and has been removed.
   Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBCMPRS_MUX/Y<13>1"
(ROM) removed.
The signal "mb_plb_PLB_TAttribute<14>" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_TAttribute_14" (SFF)
removed.
  The signal "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/plb_tattribute_i<14>" is
loadless and has been removed.
   Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBCMPRS_MUX/Y<14>1"
(ROM) removed.
The signal "mb_plb_PLB_TAttribute<15>" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_TAttribute_15" (SFF)
removed.
  The signal "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/plb_tattribute_i<15>" is
loadless and has been removed.
   Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBCMPRS_MUX/Y<15>1"
(ROM) removed.
The signal "mb_plb_PLB_MSize<0>" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_MSize_0" (SFF)
removed.
  The signal "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/plb_msize_i<0>" is loadless
and has been removed.
   Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBMSIZE_MUX/Y<0>1"
(ROM) removed.
The signal "mb_plb_PLB_MSize<1>" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_MSize_1" (SFF)
removed.
  The signal "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/plb_msize_i<1>" is loadless
and has been removed.
   Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBMSIZE_MUX/Y<1>1"
(ROM) removed.
The signal "mb_plb_PLB_rdPendPri<0>" is loadless and has been removed.
 Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/PLB_rdP
endPri<0>1" (ROM) removed.
  The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/lvl3_rd
_mux<2>" is loadless and has been removed.
   Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/LVL3_MA
STERS_RD_MUXES[2].I_MASTER_MUX" (MUX) removed.
    The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/lvl3_rd
_mux<1>" is loadless and has been removed.
     Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/LVL3_MA
STERS_RD_MUXES[1].I_MASTER_MUX" (MUX) removed.
      The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/lvl3_rd
_mux<0>" is loadless and has been removed.
       Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/I_LVL3_
RD_MUX1" (MUX) removed.
        The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/secrd_l
vl3_n" is loadless and has been removed.
         Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/I_SECRD
_LVL/Mmux_Lvl3_n11" (ROM) removed.
          The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/ArbSecRdInProgPrio
rReg<0>" is loadless and has been removed.
           Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/ArbSecRdInProgPrio
rReg_0" (SFF) removed.
            The signal "mb_plb_PLB_reqPri<0>" is loadless and has been removed.
             Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_REQ_PRIOR/Y<0>1"
(ROM) removed.
          The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/ArbSecRdInProgPrio
rReg<1>" is loadless and has been removed.
           Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/ArbSecRdInProgPrio
rReg_1" (SFF) removed.
            The signal "mb_plb_PLB_reqPri<1>" is loadless and has been removed.
             Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_REQ_PRIOR/Y<1>1"
(ROM) removed.
      The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/m_rd_lv
l3_n<0>" is loadless and has been removed.
       Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/MASTER_
RD_LVLS[0].I_QUAL_MASTERS_PRIORITY/Mmux_Lvl3_n11" (ROM) removed.
    The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/m_rd_lv
l3_n<1>" is loadless and has been removed.
     Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/MASTER_
RD_LVLS[1].I_QUAL_MASTERS_PRIORITY/Mmux_Lvl3_n11" (ROM) removed.
  The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/lvl2_rd
_mux<2>" is loadless and has been removed.
   Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/LVL2_MA
STERS_RD_MUXES[2].I_MASTER_MUX" (MUX) removed.
    The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/lvl2_rd
_mux<1>" is loadless and has been removed.
     Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/LVL2_MA
STERS_RD_MUXES[1].I_MASTER_MUX" (MUX) removed.
      The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/lvl2_rd
_mux<0>" is loadless and has been removed.
       Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/I_LVL2_
RD_MUX1" (MUX) removed.
        The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/secrd_l
vl2_n" is loadless and has been removed.
         Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/I_SECRD
_LVL/Mmux_Lvl2_n11" (ROM) removed.
      The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/m_rd_lv
l2_n<0>" is loadless and has been removed.
       Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/MASTER_
RD_LVLS[0].I_QUAL_MASTERS_PRIORITY/Mmux_Lvl2_n11" (ROM) removed.
    The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/m_rd_lv
l2_n<1>" is loadless and has been removed.
     Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/MASTER_
RD_LVLS[1].I_QUAL_MASTERS_PRIORITY/Mmux_Lvl2_n11" (ROM) removed.
The signal "mb_plb_PLB_rdPendPri<1>" is loadless and has been removed.
 Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/PLB_rdP
endPri<1>1" (ROM) removed.
  The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/lvl1_rd
_mux<2>" is loadless and has been removed.
   Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/LVL1_MA
STERS_RD_MUXES[2].I_MASTER_MUX" (MUX) removed.
    The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/lvl1_rd
_mux<1>" is loadless and has been removed.
     Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/LVL1_MA
STERS_RD_MUXES[1].I_MASTER_MUX" (MUX) removed.
      The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/lvl1_rd
_mux<0>" is loadless and has been removed.
       Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/I_LVL1_
RD_MUX1" (MUX) removed.
        The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/secrd_l
vl1_n" is loadless and has been removed.
         Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/I_SECRD
_LVL/Mmux_Lvl1_n11" (ROM) removed.
      The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/m_rd_lv
l1_n<0>" is loadless and has been removed.
       Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/MASTER_
RD_LVLS[0].I_QUAL_MASTERS_PRIORITY/Mmux_Lvl1_n11" (ROM) removed.
    The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/m_rd_lv
l1_n<1>" is loadless and has been removed.
     Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/MASTER_
RD_LVLS[1].I_QUAL_MASTERS_PRIORITY/Mmux_Lvl1_n11" (ROM) removed.
The signal "mb_plb_PLB_wrPendPri<0>" is loadless and has been removed.
 Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/PLB_wrP
endPri<0>1" (ROM) removed.
  The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/lvl3_wr
_mux<2>" is loadless and has been removed.
   Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/LVL3_MA
STERS_WR_MUXES[2].I_MASTER_MUX" (MUX) removed.
    The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/lvl3_wr
_mux<1>" is loadless and has been removed.
     Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/LVL3_MA
STERS_WR_MUXES[1].I_MASTER_MUX" (MUX) removed.
      The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/lvl3_wr
_mux<0>" is loadless and has been removed.
       Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/I_LVL3_
WR_MUX0" (MUX) removed.
        The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/secwr_l
vl3_n" is loadless and has been removed.
         Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/I_SECWR
_LVL/Mmux_Lvl3_n11" (ROM) removed.
          The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/ArbSecWrInProgPrio
rReg<0>" is loadless and has been removed.
           Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/ArbSecWrInProgPrio
rReg_0" (SFF) removed.
            The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/ArbSecWrInProgPrio
rReg_0_dpot" is loadless and has been removed.
             Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/ArbSecWrInProgPrio
rReg_0_dpot" (ROM) removed.
          The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/ArbSecWrInProgPrio
rReg<1>" is loadless and has been removed.
           Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/ArbSecWrInProgPrio
rReg_1" (SFF) removed.
            The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/ArbSecWrInProgPrio
rReg_1_dpot" is loadless and has been removed.
             Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/ArbSecWrInProgPrio
rReg_1_dpot" (ROM) removed.
      The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/m_wr_lv
l3_n<0>" is loadless and has been removed.
       Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/MASTER_
WR_LVLS[0].I_QUAL_MASTERS_PRIORITY/Mmux_Lvl3_n11" (ROM) removed.
    The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/m_wr_lv
l3_n<1>" is loadless and has been removed.
     Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/MASTER_
WR_LVLS[1].I_QUAL_MASTERS_PRIORITY/Mmux_Lvl3_n11" (ROM) removed.
  The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/lvl2_wr
_mux<2>" is loadless and has been removed.
   Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/LVL2_MA
STERS_WR_MUXES[2].I_MASTER_MUX" (MUX) removed.
    The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/lvl2_wr
_mux<1>" is loadless and has been removed.
     Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/LVL2_MA
STERS_WR_MUXES[1].I_MASTER_MUX" (MUX) removed.
      The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/lvl2_wr
_mux<0>" is loadless and has been removed.
       Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/I_LVL2_
WR_MUX0" (MUX) removed.
        The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/secwr_l
vl2_n" is loadless and has been removed.
         Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/I_SECWR
_LVL/Mmux_Lvl2_n11" (ROM) removed.
      The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/m_wr_lv
l2_n<0>" is loadless and has been removed.
       Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/MASTER_
WR_LVLS[0].I_QUAL_MASTERS_PRIORITY/Mmux_Lvl2_n11" (ROM) removed.
    The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/m_wr_lv
l2_n<1>" is loadless and has been removed.
     Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/MASTER_
WR_LVLS[1].I_QUAL_MASTERS_PRIORITY/Mmux_Lvl2_n11" (ROM) removed.
The signal "mb_plb_PLB_wrPendPri<1>" is loadless and has been removed.
 Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/PLB_wrP
endPri<1>1" (ROM) removed.
  The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/lvl1_wr
_mux<2>" is loadless and has been removed.
   Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/LVL1_MA
STERS_WR_MUXES[2].I_MASTER_MUX" (MUX) removed.
    The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/lvl1_wr
_mux<1>" is loadless and has been removed.
     Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/LVL1_MA
STERS_WR_MUXES[1].I_MASTER_MUX" (MUX) removed.
      The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/lvl1_wr
_mux<0>" is loadless and has been removed.
       Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/I_LVL1_
WR_MUX0" (MUX) removed.
        The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/secwr_l
vl1_n" is loadless and has been removed.
         Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/I_SECWR
_LVL/Mmux_Lvl1_n11" (ROM) removed.
      The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/m_wr_lv
l1_n<0>" is loadless and has been removed.
       Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/MASTER_
WR_LVLS[0].I_QUAL_MASTERS_PRIORITY/Mmux_Lvl1_n11" (ROM) removed.
    The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/m_wr_lv
l1_n<1>" is loadless and has been removed.
     Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/MASTER_
WR_LVLS[1].I_QUAL_MASTERS_PRIORITY/Mmux_Lvl1_n11" (ROM) removed.
The signal "mb_plb_PLB_rdPrim<0>" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/rdPrim1" (ROM)
removed.
  The signal "mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/plb_rdprimreg_i" is
loadless and has been removed.
   Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/plb_rdprimreg_i"
(SFF) removed.
    The signal "mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/rdPrimIn" is loadless
and has been removed.
     Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/rdPrimIn1" (ROM)
removed.
The signal "mb_plb_PLB_wrPrim<0>" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/wrPrim1" (ROM)
removed.
The signal "mb_plb_PLB_busLock" is loadless and has been removed.
 Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/plb_buslock_i1"
(ROM) removed.
  The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/BUS_LOCK_SM_BLK.pl
b_buslock_reg" is loadless and has been removed.
   Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/BUS_LOCK_SM_BLK.pl
b_buslock_reg" (SFF) removed.
    The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/Sl_rearbitrate_BUS
_LOCK_SM_BLK.plb_buslock_reg_AND_232_o" is loadless and has been removed.
     Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/Sl_rearbitrate_BUS
_LOCK_SM_BLK.plb_buslock_reg_AND_232_o1" (ROM) removed.
The signal "mb_plb_PLB_lockErr" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_lockErr" (SFF)
removed.
  The signal "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/plb_lockerr_i" is loadless
and has been removed.
   Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBLOCKERR_MUX/Y1"
(ROM) removed.
The signal "mb_plb_PLB_rdPendReq" is loadless and has been removed.
 Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_REQ/RD_REQ_MA
STERS_MUXES[2].I_MASTER_RD_REQ_MUX" (MUX) removed.
  The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_REQ/rd_req_mu
x<1>" is loadless and has been removed.
   Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_REQ/RD_REQ_MA
STERS_MUXES[1].I_MASTER_RD_REQ_MUX" (MUX) removed.
    The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_REQ/rd_req_mu
x<0>" is loadless and has been removed.
     Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_REQ/I_RD_REQ_
MUX1" (MUX) removed.
      The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_REQ/arbSecRdI
nProgReg_n" is loadless and has been removed.
       Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_REQ/arbSecRdI
nProgReg_n1_INV_0" (BUF) removed.
    The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_REQ/RD_REQ_MA
STERS_MUXES[1].lutout" is loadless and has been removed.
     Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_REQ/RD_REQ_MA
STERS_MUXES[1].lutout1" (ROM) removed.
  The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_REQ/RD_REQ_MA
STERS_MUXES[2].lutout" is loadless and has been removed.
   Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_REQ/RD_REQ_MA
STERS_MUXES[2].lutout1" (ROM) removed.
The signal "mb_plb_PLB_wrPendReq" is loadless and has been removed.
 Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_REQ/WR_REQ_MA
STERS_MUXES[2].I_MASTER_WR_REQ_MUX" (MUX) removed.
  The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_REQ/wr_req_mu
x<1>" is loadless and has been removed.
   Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_REQ/WR_REQ_MA
STERS_MUXES[1].I_MASTER_WR_REQ_MUX" (MUX) removed.
    The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_REQ/wr_req_mu
x<0>" is loadless and has been removed.
     Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_REQ/I_WR_REQ_
MUX0" (MUX) removed.
      The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_REQ/arbSecWrI
nProgReg_n" is loadless and has been removed.
       Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_REQ/arbSecWrI
nProgReg_n1_INV_0" (BUF) removed.
    The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_REQ/WR_REQ_MA
STERS_MUXES[1].lutout" is loadless and has been removed.
     Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_REQ/WR_REQ_MA
STERS_MUXES[1].lutout1" (ROM) removed.
  The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_REQ/WR_REQ_MA
STERS_MUXES[2].lutout" is loadless and has been removed.
   Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_REQ/WR_REQ_MA
STERS_MUXES[2].lutout1" (ROM) removed.
The signal "mb_plb_PLB_rdBurst" is loadless and has been removed.
 Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_MUXEDSIGNALS/PLB_rdBurst1" (ROM)
removed.
  The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/ArbPriRdBurstReg"
is loadless and has been removed.
   Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/ArbPriRdBurstReg"
(SFF) removed.
    The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/ArbPriRdBurstReg_r
stpot" is loadless and has been removed.
     Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/ArbPriRdBurstReg_r
stpot" (ROM) removed.
      The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/ARB_REGISTERS_BLK.
arbPriRdBurstIn" is loadless and has been removed.
       Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/ARB_REGISTERS_BLK.
arbPriRdBurstIn1" (ROM) removed.
        The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/ARB_REGISTERS_BLK.
arbSecRdBurstReg" is loadless and has been removed.
         Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/ARB_REGISTERS_BLK.
arbSecRdBurstReg" (SFF) removed.
          The signal "mb_plb/mb_plb/arbBurstReq" is loadless and has been removed.
      The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/ARB_REGISTERS_BLK.
priRdBurstEn" is loadless and has been removed.
       Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/ARB_REGISTERS_BLK.
priRdBurstEn5" (ROM) removed.
        The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/ARB_REGISTERS_BLK.
priRdBurstEn4" is loadless and has been removed.
         Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/ARB_REGISTERS_BLK.
priRdBurstEn4" (ROM) removed.
The signal "mb_plb_PLB_wrBurst" is loadless and has been removed.
 Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_MUXEDSIGNALS/PLB_wrBurst" (ROM)
removed.
  The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_MUXEDSIGNALS/wrburst_rst" is
loadless and has been removed.
   Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_MUXEDSIGNALS/wrburst_rst" (SFF)
removed.
    The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_MUXEDSIGNALS/wrburst_rst_glue_se
t" is loadless and has been removed.
     Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_MUXEDSIGNALS/wrburst_rst_glue_se
t" (ROM) removed.
      The signal "mb_plb/N35" is loadless and has been removed.
       Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_MUXEDSIGNALS/wrburst_rst_glue_se
t_SW0" (ROM) removed.
  The signal "mb_plb/N4" is loadless and has been removed.
   Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_MUXEDSIGNALS/PLB_wrBurst_SW0"
(ROM) removed.
The signal "bscan_reset" is loadless and has been removed.
The signal "bscan_drck1" is loadless and has been removed.
 Loadless block "mdm_0/mdm_0/BUFG_DRCK1" (CKBUF) removed.
The signal "net_vcc0" is loadless and has been removed.
 Loadless block "XST_VCC" (ONE) removed.
The signal "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/Interrupt" is loadless and
has been removed.
 Loadless block "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/Interrupt" (FF)
removed.
  The signal "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/Interrupt_rstpot" is
loadless and has been removed.
   Loadless block "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/Interrupt_rstpot"
(ROM) removed.
    The signal "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/tx_Buffer_Empty_Pre" is
loadless and has been removed.
     Loadless block "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/tx_Buffer_Empty_Pre"
(FF) removed.
      The signal
"RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/tx_Buffer_Empty_Pre_rstpot" is
loadless and has been removed.
       Loadless block
"RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/tx_Buffer_Empty_Pre_rstpot" (ROM)
removed.
The signal
"RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_R
BU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[4].MUXCY_L_I/LO" is
loadless and has been removed.
 Loadless block
"RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_R
BU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[4].MUXCY_L_I/MUXCY_L
_BUF" (BUF) removed.
  The signal
"RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_R
BU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[4].MUXCY_L_I/O" is
loadless and has been removed.
   Loadless block
"RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_R
BU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[4].MUXCY_L_I" (MUX)
removed.
The signal
"RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_R
BU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[4].MUXCY_L_I/LO" is
loadless and has been removed.
 Loadless block
"RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_R
BU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[4].MUXCY_L_I/MUXCY_L
_BUF" (BUF) removed.
  The signal
"RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_R
BU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[4].MUXCY_L_I/O" is
loadless and has been removed.
   Loadless block
"RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_R
BU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[4].MUXCY_L_I" (MUX)
removed.
The signal "proc_sys_reset_0/proc_sys_reset_0/Peripheral_Reset_0" is loadless
and has been removed.
 Loadless block "proc_sys_reset_0/proc_sys_reset_0/Peripheral_Reset_0" (FF)
removed.
  The signal "proc_sys_reset_0/proc_sys_reset_0/SEQ/pr" is loadless and has been
removed.
   Loadless block "proc_sys_reset_0/proc_sys_reset_0/SEQ/pr" (FF) removed.
    The signal "proc_sys_reset_0/proc_sys_reset_0/SEQ/pr_rstpot" is loadless and has
been removed.
     Loadless block "proc_sys_reset_0/proc_sys_reset_0/SEQ/pr_rstpot" (ROM) removed.
      The signal "proc_sys_reset_0/proc_sys_reset_0/SEQ/pr_dec<2>" is loadless and has
been removed.
       Loadless block "proc_sys_reset_0/proc_sys_reset_0/SEQ/pr_dec_2" (FF) removed.
        The signal "proc_sys_reset_0/proc_sys_reset_0/SEQ/pr_dec[1]_pr_dec[0]_AND_36_o"
is loadless and has been removed.
         Loadless block
"proc_sys_reset_0/proc_sys_reset_0/SEQ/pr_dec[1]_pr_dec[0]_AND_36_o1" (ROM)
removed.
          The signal "proc_sys_reset_0/proc_sys_reset_0/SEQ/pr_dec<0>" is loadless and has
been removed.
           Loadless block "proc_sys_reset_0/proc_sys_reset_0/SEQ/pr_dec_0" (FF) removed.
            The signal "proc_sys_reset_0/proc_sys_reset_0/SEQ/GND_20_o_PWR_13_o_OR_18_o" is
loadless and has been removed.
             Loadless block
"proc_sys_reset_0/proc_sys_reset_0/SEQ/GND_20_o_PWR_13_o_OR_18_o1" (ROM)
removed.
The signal "proc_sys_reset_0/proc_sys_reset_0/Interconnect_aresetn_0" is
loadless and has been removed.
 Loadless block "proc_sys_reset_0/proc_sys_reset_0/Interconnect_aresetn_0" (FF)
removed.
  The signal "proc_sys_reset_0/proc_sys_reset_0/Bsr_out_INV_3_o" is loadless and
has been removed.
   Loadless block "proc_sys_reset_0/proc_sys_reset_0/Bsr_out_INV_3_o1_INV_0" (BUF)
removed.
The signal "proc_sys_reset_0/proc_sys_reset_0/Peripheral_aresetn_0" is loadless
and has been removed.
 Loadless block "proc_sys_reset_0/proc_sys_reset_0/Peripheral_aresetn_0" (FF)
removed.
  The signal "proc_sys_reset_0/proc_sys_reset_0/Pr_out_INV_4_o" is loadless and
has been removed.
   Loadless block "proc_sys_reset_0/proc_sys_reset_0/Pr_out_INV_4_o1_INV_0" (BUF)
removed.
The signal "proc_sys_reset_0/proc_sys_reset_0/RstcPPCresetcore_0" is loadless
and has been removed.
 Loadless block "proc_sys_reset_0/proc_sys_reset_0/RstcPPCresetcore_0" (FF)
removed.
  The signal "proc_sys_reset_0/proc_sys_reset_0/core_cnt_0[3]_Core_out_OR_1_o" is
loadless and has been removed.
   Loadless block
"proc_sys_reset_0/proc_sys_reset_0/core_cnt_0[3]_Core_out_OR_1_o1" (ROM)
removed.
    The signal "proc_sys_reset_0/proc_sys_reset_0/CORE_RESET_0/q_int<2>" is loadless
and has been removed.
     Loadless block "proc_sys_reset_0/proc_sys_reset_0/CORE_RESET_0/q_int_2" (FF)
removed.
      The signal "proc_sys_reset_0/proc_sys_reset_0/CORE_RESET_0/q_int_2_glue_rst" is
loadless and has been removed.
       Loadless block "proc_sys_reset_0/proc_sys_reset_0/CORE_RESET_0/q_int_2_glue_rst"
(ROM) removed.
        The signal "proc_sys_reset_0/proc_sys_reset_0/core_req_edge_0" is loadless and
has been removed.
         Loadless block "proc_sys_reset_0/proc_sys_reset_0/core_req_edge_0" (FF) removed.
          The signal "proc_sys_reset_0/proc_sys_reset_0/Core_Reset_Req_0_d2_INV_9_o" is
loadless and has been removed.
           Loadless block "proc_sys_reset_0/proc_sys_reset_0/Core_Reset_Req_0_d2_INV_9_o1"
(ROM) removed.
            The signal "proc_sys_reset_0/proc_sys_reset_0/Core_Reset_Req_0_d3" is loadless
and has been removed.
             Loadless block "proc_sys_reset_0/proc_sys_reset_0/Core_Reset_Req_0_d3" (FF)
removed.
              The signal "proc_sys_reset_0/proc_sys_reset_0/Core_Reset_Req_0_d2" is loadless
and has been removed.
               Loadless block "proc_sys_reset_0/proc_sys_reset_0/Core_Reset_Req_0_d2" (FF)
removed.
                The signal "proc_sys_reset_0/proc_sys_reset_0/Mshreg_Core_Reset_Req_0_d2" is
loadless and has been removed.
        The signal "proc_sys_reset_0/proc_sys_reset_0/CORE_RESET_0/q_int<1>" is loadless
and has been removed.
         Loadless block "proc_sys_reset_0/proc_sys_reset_0/CORE_RESET_0/q_int_1" (FF)
removed.
          The signal "proc_sys_reset_0/proc_sys_reset_0/CORE_RESET_0/q_int_1_glue_rst" is
loadless and has been removed.
           Loadless block "proc_sys_reset_0/proc_sys_reset_0/CORE_RESET_0/q_int_1_glue_rst"
(ROM) removed.
            The signal "proc_sys_reset_0/proc_sys_reset_0/CORE_RESET_0/q_int<0>" is loadless
and has been removed.
             Loadless block "proc_sys_reset_0/proc_sys_reset_0/CORE_RESET_0/q_int_0" (FF)
removed.
              The signal "proc_sys_reset_0/proc_sys_reset_0/CORE_RESET_0/q_int_0_glue_rst" is
loadless and has been removed.
               Loadless block "proc_sys_reset_0/proc_sys_reset_0/CORE_RESET_0/q_int_0_glue_rst"
(ROM) removed.
                The signal "proc_sys_reset_0/proc_sys_reset_0/core_cnt_en_0" is loadless and has
been removed.
                 Loadless block "proc_sys_reset_0/proc_sys_reset_0/core_cnt_en_0" (FF) removed.
                  The signal
"proc_sys_reset_0/proc_sys_reset_0/core_cnt_0[3]_core_req_edge_0_OR_3_o" is
loadless and has been removed.
                   Loadless block
"proc_sys_reset_0/proc_sys_reset_0/core_cnt_0[3]_core_req_edge_0_OR_3_o1" (ROM)
removed.
                    The signal "proc_sys_reset_0/proc_sys_reset_0/CORE_RESET_0/q_int<3>" is loadless
and has been removed.
                     Loadless block "proc_sys_reset_0/proc_sys_reset_0/CORE_RESET_0/q_int_3" (FF)
removed.
                      The signal "proc_sys_reset_0/proc_sys_reset_0/CORE_RESET_0/q_int_3_glue_rst" is
loadless and has been removed.
                       Loadless block "proc_sys_reset_0/proc_sys_reset_0/CORE_RESET_0/q_int_3_glue_rst"
(ROM) removed.
The signal "proc_sys_reset_0/proc_sys_reset_0/RstcPPCresetchip_0" is loadless
and has been removed.
 Loadless block "proc_sys_reset_0/proc_sys_reset_0/RstcPPCresetchip_0" (FF)
removed.
  The signal "proc_sys_reset_0/proc_sys_reset_0/Chip_out" is loadless and has been
removed.
   Loadless block "proc_sys_reset_0/proc_sys_reset_0/SEQ/Chip_out1" (ROM) removed.
    The signal "proc_sys_reset_0/proc_sys_reset_0/SEQ/Chip" is loadless and has been
removed.
     Loadless block "proc_sys_reset_0/proc_sys_reset_0/SEQ/Chip" (FF) removed.
      The signal "proc_sys_reset_0/proc_sys_reset_0/SEQ/Chip_rstpot" is loadless and
has been removed.
       Loadless block "proc_sys_reset_0/proc_sys_reset_0/SEQ/Chip_rstpot" (ROM)
removed.
        The signal "proc_sys_reset_0/proc_sys_reset_0/SEQ/chip_dec<2>" is loadless and
has been removed.
         Loadless block "proc_sys_reset_0/proc_sys_reset_0/SEQ/chip_dec_2" (FF) removed.
          The signal
"proc_sys_reset_0/proc_sys_reset_0/SEQ/chip_dec[1]_chip_dec[0]_AND_42_o" is
loadless and has been removed.
           Loadless block
"proc_sys_reset_0/proc_sys_reset_0/SEQ/chip_dec[1]_chip_dec[0]_AND_42_o1" (ROM)
removed.
            The signal "proc_sys_reset_0/proc_sys_reset_0/SEQ/chip_dec<1>" is loadless and
has been removed.
             Loadless block "proc_sys_reset_0/proc_sys_reset_0/SEQ/chip_dec_1" (FF) removed.
              The signal
"proc_sys_reset_0/proc_sys_reset_0/SEQ/GND_20_o_seq_cnt[1]_equal_17_o" is
loadless and has been removed.
               Loadless block
"proc_sys_reset_0/proc_sys_reset_0/SEQ/GND_20_o_seq_cnt[1]_equal_17_o<1>1" (ROM)
removed.
            The signal "proc_sys_reset_0/proc_sys_reset_0/SEQ/chip_dec<0>" is loadless and
has been removed.
             Loadless block "proc_sys_reset_0/proc_sys_reset_0/SEQ/chip_dec_0" (FF) removed.
              The signal
"proc_sys_reset_0/proc_sys_reset_0/SEQ/GND_20_o_seq_cnt[5]_equal_16_o" is
loadless and has been removed.
               Loadless block
"proc_sys_reset_0/proc_sys_reset_0/SEQ/GND_20_o_seq_cnt[5]_equal_16_o<5>1" (ROM)
removed.
    The signal "proc_sys_reset_0/proc_sys_reset_0/SEQ/Sys" is loadless and has been
removed.
     Loadless block "proc_sys_reset_0/proc_sys_reset_0/SEQ/Sys" (FF) removed.
      The signal "proc_sys_reset_0/proc_sys_reset_0/SEQ/Sys_rstpot" is loadless and
has been removed.
       Loadless block "proc_sys_reset_0/proc_sys_reset_0/SEQ/Sys_rstpot" (ROM) removed.
        The signal "proc_sys_reset_0/proc_sys_reset_0/SEQ/sys_edge" is loadless and has
been removed.
         Loadless block "proc_sys_reset_0/proc_sys_reset_0/SEQ/sys_edge" (FF) removed.
          The signal
"proc_sys_reset_0/proc_sys_reset_0/SEQ/system_Reset_Req_d3_system_Reset_Req_d2_A
ND_49_o" is loadless and has been removed.
           Loadless block
"proc_sys_reset_0/proc_sys_reset_0/SEQ/system_Reset_Req_d3_system_Reset_Req_d2_A
ND_49_o1" (ROM) removed.
The signal "proc_sys_reset_0/proc_sys_reset_0/RstcPPCresetsys_0" is loadless and
has been removed.
 Loadless block "proc_sys_reset_0/proc_sys_reset_0/RstcPPCresetsys_0" (FF)
removed.
The signal "proc_sys_reset_0/proc_sys_reset_0/RstcPPCresetcore_1" is loadless
and has been removed.
 Loadless block "proc_sys_reset_0/proc_sys_reset_0/RstcPPCresetcore_1" (FF)
removed.
  The signal "proc_sys_reset_0/proc_sys_reset_0/core_cnt_1[3]_Core_out_OR_2_o" is
loadless and has been removed.
   Loadless block
"proc_sys_reset_0/proc_sys_reset_0/core_cnt_1[3]_Core_out_OR_2_o1" (ROM)
removed.
    The signal "proc_sys_reset_0/proc_sys_reset_0/CORE_RESET_1/q_int<2>" is loadless
and has been removed.
     Loadless block "proc_sys_reset_0/proc_sys_reset_0/CORE_RESET_1/q_int_2" (FF)
removed.
      The signal "proc_sys_reset_0/proc_sys_reset_0/CORE_RESET_1/q_int_2_glue_rst" is
loadless and has been removed.
       Loadless block "proc_sys_reset_0/proc_sys_reset_0/CORE_RESET_1/q_int_2_glue_rst"
(ROM) removed.
        The signal "proc_sys_reset_0/proc_sys_reset_0/core_req_edge_1" is loadless and
has been removed.
         Loadless block "proc_sys_reset_0/proc_sys_reset_0/core_req_edge_1" (FF) removed.
          The signal "proc_sys_reset_0/proc_sys_reset_0/Core_Reset_Req_1_d2_INV_13_o" is
loadless and has been removed.
           Loadless block "proc_sys_reset_0/proc_sys_reset_0/Core_Reset_Req_1_d2_INV_13_o1"
(ROM) removed.
            The signal "proc_sys_reset_0/proc_sys_reset_0/Core_Reset_Req_1_d3" is loadless
and has been removed.
             Loadless block "proc_sys_reset_0/proc_sys_reset_0/Core_Reset_Req_1_d3" (FF)
removed.
              The signal "proc_sys_reset_0/proc_sys_reset_0/Core_Reset_Req_1_d2" is loadless
and has been removed.
               Loadless block "proc_sys_reset_0/proc_sys_reset_0/Core_Reset_Req_1_d2" (FF)
removed.
                The signal "proc_sys_reset_0/proc_sys_reset_0/Mshreg_Core_Reset_Req_1_d2" is
loadless and has been removed.
        The signal "proc_sys_reset_0/proc_sys_reset_0/CORE_RESET_1/q_int<1>" is loadless
and has been removed.
         Loadless block "proc_sys_reset_0/proc_sys_reset_0/CORE_RESET_1/q_int_1" (FF)
removed.
          The signal "proc_sys_reset_0/proc_sys_reset_0/CORE_RESET_1/q_int_1_glue_rst" is
loadless and has been removed.
           Loadless block "proc_sys_reset_0/proc_sys_reset_0/CORE_RESET_1/q_int_1_glue_rst"
(ROM) removed.
            The signal "proc_sys_reset_0/proc_sys_reset_0/CORE_RESET_1/q_int<0>" is loadless
and has been removed.
             Loadless block "proc_sys_reset_0/proc_sys_reset_0/CORE_RESET_1/q_int_0" (FF)
removed.
              The signal "proc_sys_reset_0/proc_sys_reset_0/CORE_RESET_1/q_int_0_glue_rst" is
loadless and has been removed.
               Loadless block "proc_sys_reset_0/proc_sys_reset_0/CORE_RESET_1/q_int_0_glue_rst"
(ROM) removed.
                The signal "proc_sys_reset_0/proc_sys_reset_0/core_cnt_en_1" is loadless and has
been removed.
                 Loadless block "proc_sys_reset_0/proc_sys_reset_0/core_cnt_en_1" (FF) removed.
                  The signal
"proc_sys_reset_0/proc_sys_reset_0/core_cnt_1[3]_core_req_edge_1_OR_4_o" is
loadless and has been removed.
                   Loadless block
"proc_sys_reset_0/proc_sys_reset_0/core_cnt_1[3]_core_req_edge_1_OR_4_o1" (ROM)
removed.
                    The signal "proc_sys_reset_0/proc_sys_reset_0/CORE_RESET_1/q_int<3>" is loadless
and has been removed.
                     Loadless block "proc_sys_reset_0/proc_sys_reset_0/CORE_RESET_1/q_int_3" (FF)
removed.
                      The signal "proc_sys_reset_0/proc_sys_reset_0/CORE_RESET_1/q_int_3_glue_rst" is
loadless and has been removed.
                       Loadless block "proc_sys_reset_0/proc_sys_reset_0/CORE_RESET_1/q_int_3_glue_rst"
(ROM) removed.
The signal "microblaze_0/microblaze_0/Trace_Data_Address<0>" is loadless and has
been removed.
 Loadless block "microblaze_0/microblaze_0/Trace_Data_Address_0" (FF) removed.
The signal "microblaze_0/microblaze_0/Trace_Data_Address<1>" is loadless and has
been removed.
 Loadless block "microblaze_0/microblaze_0/Trace_Data_Address_1" (FF) removed.
The signal "microblaze_0/microblaze_0/Trace_Data_Address<2>" is loadless and has
been removed.
 Loadless block "microblaze_0/microblaze_0/Trace_Data_Address_2" (FF) removed.
The signal "microblaze_0/microblaze_0/Trace_Data_Address<3>" is loadless and has
been removed.
 Loadless block "microblaze_0/microblaze_0/Trace_Data_Address_3" (FF) removed.
The signal "microblaze_0/microblaze_0/Trace_Data_Address<4>" is loadless and has
been removed.
 Loadless block "microblaze_0/microblaze_0/Trace_Data_Address_4" (FF) removed.
The signal "microblaze_0/microblaze_0/Trace_Data_Address<5>" is loadless and has
been removed.
 Loadless block "microblaze_0/microblaze_0/Trace_Data_Address_5" (FF) removed.
The signal "microblaze_0/microblaze_0/Trace_Data_Address<6>" is loadless and has
been removed.
 Loadless block "microblaze_0/microblaze_0/Trace_Data_Address_6" (FF) removed.
The signal "microblaze_0/microblaze_0/Trace_Data_Address<7>" is loadless and has
been removed.
 Loadless block "microblaze_0/microblaze_0/Trace_Data_Address_7" (FF) removed.
The signal "microblaze_0/microblaze_0/Trace_Data_Address<8>" is loadless and has
been removed.
 Loadless block "microblaze_0/microblaze_0/Trace_Data_Address_8" (FF) removed.
The signal "microblaze_0/microblaze_0/Trace_Data_Address<9>" is loadless and has
been removed.
 Loadless block "microblaze_0/microblaze_0/Trace_Data_Address_9" (FF) removed.
The signal "microblaze_0/microblaze_0/Trace_Data_Address<10>" is loadless and
has been removed.
 Loadless block "microblaze_0/microblaze_0/Trace_Data_Address_10" (FF) removed.
The signal "microblaze_0/microblaze_0/Trace_Data_Address<11>" is loadless and
has been removed.
 Loadless block "microblaze_0/microblaze_0/Trace_Data_Address_11" (FF) removed.
The signal "microblaze_0/microblaze_0/Trace_Data_Address<12>" is loadless and
has been removed.
 Loadless block "microblaze_0/microblaze_0/Trace_Data_Address_12" (FF) removed.
The signal "microblaze_0/microblaze_0/Trace_Data_Address<13>" is loadless and
has been removed.
 Loadless block "microblaze_0/microblaze_0/Trace_Data_Address_13" (FF) removed.
The signal "microblaze_0/microblaze_0/Trace_Data_Address<14>" is loadless and
has been removed.
 Loadless block "microblaze_0/microblaze_0/Trace_Data_Address_14" (FF) removed.
The signal "microblaze_0/microblaze_0/Trace_Data_Address<15>" is loadless and
has been removed.
 Loadless block "microblaze_0/microblaze_0/Trace_Data_Address_15" (FF) removed.
The signal "microblaze_0/microblaze_0/Trace_Data_Address<16>" is loadless and
has been removed.
 Loadless block "microblaze_0/microblaze_0/Trace_Data_Address_16" (FF) removed.
The signal "microblaze_0/microblaze_0/Trace_Data_Address<17>" is loadless and
has been removed.
 Loadless block "microblaze_0/microblaze_0/Trace_Data_Address_17" (FF) removed.
The signal "microblaze_0/microblaze_0/Trace_Data_Address<18>" is loadless and
has been removed.
 Loadless block "microblaze_0/microblaze_0/Trace_Data_Address_18" (FF) removed.
The signal "microblaze_0/microblaze_0/Trace_Data_Address<19>" is loadless and
has been removed.
 Loadless block "microblaze_0/microblaze_0/Trace_Data_Address_19" (FF) removed.
The signal "microblaze_0/microblaze_0/Trace_Data_Address<20>" is loadless and
has been removed.
 Loadless block "microblaze_0/microblaze_0/Trace_Data_Address_20" (FF) removed.
The signal "microblaze_0/microblaze_0/Trace_Data_Address<21>" is loadless and
has been removed.
 Loadless block "microblaze_0/microblaze_0/Trace_Data_Address_21" (FF) removed.
The signal "microblaze_0/microblaze_0/Trace_Data_Address<22>" is loadless and
has been removed.
 Loadless block "microblaze_0/microblaze_0/Trace_Data_Address_22" (FF) removed.
The signal "microblaze_0/microblaze_0/Trace_Data_Address<23>" is loadless and
has been removed.
 Loadless block "microblaze_0/microblaze_0/Trace_Data_Address_23" (FF) removed.
The signal "microblaze_0/microblaze_0/Trace_Data_Address<24>" is loadless and
has been removed.
 Loadless block "microblaze_0/microblaze_0/Trace_Data_Address_24" (FF) removed.
The signal "microblaze_0/microblaze_0/Trace_Data_Address<25>" is loadless and
has been removed.
 Loadless block "microblaze_0/microblaze_0/Trace_Data_Address_25" (FF) removed.
The signal "microblaze_0/microblaze_0/Trace_Data_Address<26>" is loadless and
has been removed.
 Loadless block "microblaze_0/microblaze_0/Trace_Data_Address_26" (FF) removed.
The signal "microblaze_0/microblaze_0/Trace_Data_Address<27>" is loadless and
has been removed.
 Loadless block "microblaze_0/microblaze_0/Trace_Data_Address_27" (FF) removed.
The signal "microblaze_0/microblaze_0/Trace_Data_Address<28>" is loadless and
has been removed.
 Loadless block "microblaze_0/microblaze_0/Trace_Data_Address_28" (FF) removed.
The signal "microblaze_0/microblaze_0/Trace_Data_Address<29>" is loadless and
has been removed.
 Loadless block "microblaze_0/microblaze_0/Trace_Data_Address_29" (FF) removed.
The signal "microblaze_0/microblaze_0/Trace_Data_Address<30>" is loadless and
has been removed.
 Loadless block "microblaze_0/microblaze_0/Trace_Data_Address_30" (FF) removed.
The signal "microblaze_0/microblaze_0/Trace_Data_Address<31>" is loadless and
has been removed.
 Loadless block "microblaze_0/microblaze_0/Trace_Data_Address_31" (FF) removed.
The signal "microblaze_0/microblaze_0/Trace_Data_Write_Value<0>" is loadless and
has been removed.
 Loadless block "microblaze_0/microblaze_0/Trace_Data_Write_Value_0" (FF)
removed.
The signal "microblaze_0/microblaze_0/Trace_Data_Write_Value<1>" is loadless and
has been removed.
 Loadless block "microblaze_0/microblaze_0/Trace_Data_Write_Value_1" (FF)
removed.
The signal "microblaze_0/microblaze_0/Trace_Data_Write_Value<2>" is loadless and
has been removed.
 Loadless block "microblaze_0/microblaze_0/Trace_Data_Write_Value_2" (FF)
removed.
The signal "microblaze_0/microblaze_0/Trace_Data_Write_Value<3>" is loadless and
has been removed.
 Loadless block "microblaze_0/microblaze_0/Trace_Data_Write_Value_3" (FF)
removed.
The signal "microblaze_0/microblaze_0/Trace_Data_Write_Value<4>" is loadless and
has been removed.
 Loadless block "microblaze_0/microblaze_0/Trace_Data_Write_Value_4" (FF)
removed.
The signal "microblaze_0/microblaze_0/Trace_Data_Write_Value<5>" is loadless and
has been removed.
 Loadless block "microblaze_0/microblaze_0/Trace_Data_Write_Value_5" (FF)
removed.
The signal "microblaze_0/microblaze_0/Trace_Data_Write_Value<6>" is loadless and
has been removed.
 Loadless block "microblaze_0/microblaze_0/Trace_Data_Write_Value_6" (FF)
removed.
The signal "microblaze_0/microblaze_0/Trace_Data_Write_Value<7>" is loadless and
has been removed.
 Loadless block "microblaze_0/microblaze_0/Trace_Data_Write_Value_7" (FF)
removed.
The signal "microblaze_0/microblaze_0/Trace_Data_Write_Value<8>" is loadless and
has been removed.
 Loadless block "microblaze_0/microblaze_0/Trace_Data_Write_Value_8" (FF)
removed.
The signal "microblaze_0/microblaze_0/Trace_Data_Write_Value<9>" is loadless and
has been removed.
 Loadless block "microblaze_0/microblaze_0/Trace_Data_Write_Value_9" (FF)
removed.
The signal "microblaze_0/microblaze_0/Trace_Data_Write_Value<10>" is loadless
and has been removed.
 Loadless block "microblaze_0/microblaze_0/Trace_Data_Write_Value_10" (FF)
removed.
The signal "microblaze_0/microblaze_0/Trace_Data_Write_Value<11>" is loadless
and has been removed.
 Loadless block "microblaze_0/microblaze_0/Trace_Data_Write_Value_11" (FF)
removed.
The signal "microblaze_0/microblaze_0/Trace_Data_Write_Value<12>" is loadless
and has been removed.
 Loadless block "microblaze_0/microblaze_0/Trace_Data_Write_Value_12" (FF)
removed.
The signal "microblaze_0/microblaze_0/Trace_Data_Write_Value<13>" is loadless
and has been removed.
 Loadless block "microblaze_0/microblaze_0/Trace_Data_Write_Value_13" (FF)
removed.
The signal "microblaze_0/microblaze_0/Trace_Data_Write_Value<14>" is loadless
and has been removed.
 Loadless block "microblaze_0/microblaze_0/Trace_Data_Write_Value_14" (FF)
removed.
The signal "microblaze_0/microblaze_0/Trace_Data_Write_Value<15>" is loadless
and has been removed.
 Loadless block "microblaze_0/microblaze_0/Trace_Data_Write_Value_15" (FF)
removed.
The signal "microblaze_0/microblaze_0/Trace_Data_Write_Value<16>" is loadless
and has been removed.
 Loadless block "microblaze_0/microblaze_0/Trace_Data_Write_Value_16" (FF)
removed.
The signal "microblaze_0/microblaze_0/Trace_Data_Write_Value<17>" is loadless
and has been removed.
 Loadless block "microblaze_0/microblaze_0/Trace_Data_Write_Value_17" (FF)
removed.
The signal "microblaze_0/microblaze_0/Trace_Data_Write_Value<18>" is loadless
and has been removed.
 Loadless block "microblaze_0/microblaze_0/Trace_Data_Write_Value_18" (FF)
removed.
The signal "microblaze_0/microblaze_0/Trace_Data_Write_Value<19>" is loadless
and has been removed.
 Loadless block "microblaze_0/microblaze_0/Trace_Data_Write_Value_19" (FF)
removed.
The signal "microblaze_0/microblaze_0/Trace_Data_Write_Value<20>" is loadless
and has been removed.
 Loadless block "microblaze_0/microblaze_0/Trace_Data_Write_Value_20" (FF)
removed.
The signal "microblaze_0/microblaze_0/Trace_Data_Write_Value<21>" is loadless
and has been removed.
 Loadless block "microblaze_0/microblaze_0/Trace_Data_Write_Value_21" (FF)
removed.
The signal "microblaze_0/microblaze_0/Trace_Data_Write_Value<22>" is loadless
and has been removed.
 Loadless block "microblaze_0/microblaze_0/Trace_Data_Write_Value_22" (FF)
removed.
The signal "microblaze_0/microblaze_0/Trace_Data_Write_Value<23>" is loadless
and has been removed.
 Loadless block "microblaze_0/microblaze_0/Trace_Data_Write_Value_23" (FF)
removed.
The signal "microblaze_0/microblaze_0/Trace_Data_Write_Value<24>" is loadless
and has been removed.
 Loadless block "microblaze_0/microblaze_0/Trace_Data_Write_Value_24" (FF)
removed.
The signal "microblaze_0/microblaze_0/Trace_Data_Write_Value<25>" is loadless
and has been removed.
 Loadless block "microblaze_0/microblaze_0/Trace_Data_Write_Value_25" (FF)
removed.
The signal "microblaze_0/microblaze_0/Trace_Data_Write_Value<26>" is loadless
and has been removed.
 Loadless block "microblaze_0/microblaze_0/Trace_Data_Write_Value_26" (FF)
removed.
The signal "microblaze_0/microblaze_0/Trace_Data_Write_Value<27>" is loadless
and has been removed.
 Loadless block "microblaze_0/microblaze_0/Trace_Data_Write_Value_27" (FF)
removed.
The signal "microblaze_0/microblaze_0/Trace_Data_Write_Value<28>" is loadless
and has been removed.
 Loadless block "microblaze_0/microblaze_0/Trace_Data_Write_Value_28" (FF)
removed.
The signal "microblaze_0/microblaze_0/Trace_Data_Write_Value<29>" is loadless
and has been removed.
 Loadless block "microblaze_0/microblaze_0/Trace_Data_Write_Value_29" (FF)
removed.
The signal "microblaze_0/microblaze_0/Trace_Data_Write_Value<30>" is loadless
and has been removed.
 Loadless block "microblaze_0/microblaze_0/Trace_Data_Write_Value_30" (FF)
removed.
The signal "microblaze_0/microblaze_0/Trace_Data_Write_Value<31>" is loadless
and has been removed.
 Loadless block "microblaze_0/microblaze_0/Trace_Data_Write_Value_31" (FF)
removed.
The signal "microblaze_0/microblaze_0/Trace_Data_Byte_Enable<0>" is loadless and
has been removed.
 Loadless block "microblaze_0/microblaze_0/Trace_Data_Byte_Enable_0" (FF)
removed.
The signal "microblaze_0/microblaze_0/Trace_Data_Byte_Enable<1>" is loadless and
has been removed.
 Loadless block "microblaze_0/microblaze_0/Trace_Data_Byte_Enable_1" (FF)
removed.
The signal "microblaze_0/microblaze_0/Trace_Data_Byte_Enable<2>" is loadless and
has been removed.
 Loadless block "microblaze_0/microblaze_0/Trace_Data_Byte_Enable_2" (FF)
removed.
The signal "microblaze_0/microblaze_0/Trace_Data_Byte_Enable<3>" is loadless and
has been removed.
 Loadless block "microblaze_0/microblaze_0/Trace_Data_Byte_Enable_3" (FF)
removed.
The signal "microblaze_0/Trace_MB_Halted" is loadless and has been removed.
 Loadless block
"microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_Perf/MB_Halted1"
(ROM) removed.
The signal "microblaze_0/microblaze_0/Performance.Decode_I/Trace_WB_Jump_Taken"
is loadless and has been removed.
 Loadless block
"microblaze_0/microblaze_0/Performance.Decode_I/Trace_WB_Jump_Taken" (SFF)
removed.
  The signal "microblaze_0/microblaze_0/Performance.Decode_I/mem_jump_taken" is
loadless and has been removed.
   Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/mem_jump_taken"
(SFF) removed.
    The signal
"microblaze_0/microblaze_0/Performance.Decode_I/ex_jump_ex_jump_hold_OR_325_o"
is loadless and has been removed.
     Loadless block
"microblaze_0/microblaze_0/Performance.Decode_I/ex_jump_ex_jump_hold_OR_325_o1"
(ROM) removed.
The signal "microblaze_0/microblaze_0/Trace_Data_Access" is loadless and has
been removed.
 Loadless block "microblaze_0/microblaze_0/Trace_Data_Access" (FF) removed.
The signal "microblaze_0/microblaze_0/Trace_Data_Read" is loadless and has been
removed.
 Loadless block "microblaze_0/microblaze_0/Trace_Data_Read" (FF) removed.
The signal "microblaze_0/microblaze_0/Trace_Data_Write" is loadless and has been
removed.
 Loadless block "microblaze_0/microblaze_0/Trace_Data_Write" (FF) removed.
  The signal "microblaze_0/microblaze_0/Performance.Decode_I/MEM_DataBus_Write" is
loadless and has been removed.
   Loadless block
"microblaze_0/microblaze_0/Performance.Decode_I/MEM_DataBus_Write" (SFF)
removed.
The signal
"microblaze_0/microblaze_0/Performance.Decode_I/Use_MuxCy[10].OF_Piperun_Stage/U
sing_FPGA.MUXCY_I/LO" is loadless and has been removed.
 Loadless block
"microblaze_0/microblaze_0/Performance.Decode_I/Use_MuxCy[10].OF_Piperun_Stage/U
sing_FPGA.MUXCY_I/MUXCY_L_BUF" (BUF) removed.
  The signal
"microblaze_0/microblaze_0/Performance.Decode_I/Use_MuxCy[10].OF_Piperun_Stage/U
sing_FPGA.MUXCY_I/O" is loadless and has been removed.
   Loadless block
"microblaze_0/microblaze_0/Performance.Decode_I/Use_MuxCy[10].OF_Piperun_Stage/U
sing_FPGA.MUXCY_I" (MUX) removed.
The signal
"microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA.Incr_PC[0
].MUXCY_I/LO" is loadless and has been removed.
 Loadless block
"microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA.Incr_PC[0
].MUXCY_I/MUXCY_L_BUF" (BUF) removed.
  The signal
"microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA.Incr_PC[0
].MUXCY_I/O" is loadless and has been removed.
   Loadless block
"microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA.Incr_PC[0
].MUXCY_I" (MUX) removed.
The signal
"microblaze_0/microblaze_0/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCMP
_instr.Using_FPGA_PCMP.carry_equal_byte4/MUXCY_L_Enable_2/LO" is loadless and
has been removed.
 Loadless block
"microblaze_0/microblaze_0/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCMP
_instr.Using_FPGA_PCMP.carry_equal_byte4/MUXCY_L_Enable_2/MUXCY_L_BUF" (BUF)
removed.
  The signal
"microblaze_0/microblaze_0/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCMP
_instr.Using_FPGA_PCMP.carry_equal_byte4/MUXCY_L_Enable_2/O" is loadless and has
been removed.
   Loadless block
"microblaze_0/microblaze_0/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCMP
_instr.Using_FPGA_PCMP.carry_equal_byte4/MUXCY_L_Enable_2" (MUX) removed.
    The signal
"microblaze_0/microblaze_0/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCMP
_instr.Using_FPGA_PCMP.Is_PCMP_0x" is loadless and has been removed.
     Loadless block
"microblaze_0/microblaze_0/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCMP
_instr.Using_FPGA_PCMP.Is_PCMP_0x1" (ROM) removed.
The signal
"microblaze_0/microblaze_0/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCMP
_instr.Using_FPGA_PCMP.carry_equal_byte3/MUXCY_L_Enable_2/LO" is loadless and
has been removed.
 Loadless block
"microblaze_0/microblaze_0/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCMP
_instr.Using_FPGA_PCMP.carry_equal_byte3/MUXCY_L_Enable_2/MUXCY_L_BUF" (BUF)
removed.
  The signal
"microblaze_0/microblaze_0/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCMP
_instr.Using_FPGA_PCMP.carry_equal_byte3/MUXCY_L_Enable_2/O" is loadless and has
been removed.
   Loadless block
"microblaze_0/microblaze_0/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCMP
_instr.Using_FPGA_PCMP.carry_equal_byte3/MUXCY_L_Enable_2" (MUX) removed.
    The signal
"microblaze_0/microblaze_0/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCMP
_instr.Using_FPGA_PCMP.Is_PCMP_0x1_1" is loadless and has been removed.
     Loadless block
"microblaze_0/microblaze_0/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCMP
_instr.Using_FPGA_PCMP.Is_PCMP_0x1_1" (ROM) removed.
The signal
"microblaze_0/microblaze_0/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCMP
_instr.Using_FPGA_PCMP.carry_equal_byte2/MUXCY_L_Enable_2/LO" is loadless and
has been removed.
 Loadless block
"microblaze_0/microblaze_0/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCMP
_instr.Using_FPGA_PCMP.carry_equal_byte2/MUXCY_L_Enable_2/MUXCY_L_BUF" (BUF)
removed.
  The signal
"microblaze_0/microblaze_0/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCMP
_instr.Using_FPGA_PCMP.carry_equal_byte2/MUXCY_L_Enable_2/O" is loadless and has
been removed.
   Loadless block
"microblaze_0/microblaze_0/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCMP
_instr.Using_FPGA_PCMP.carry_equal_byte2/MUXCY_L_Enable_2" (MUX) removed.
    The signal
"microblaze_0/microblaze_0/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCMP
_instr.Using_FPGA_PCMP.Is_PCMP_0x1_2" is loadless and has been removed.
     Loadless block
"microblaze_0/microblaze_0/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCMP
_instr.Using_FPGA_PCMP.Is_PCMP_0x1_2" (ROM) removed.
The signal
"microblaze_0/microblaze_0/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCMP
_instr.Using_FPGA_PCMP.carry_equal_byte1/MUXCY_L_Enable_2/LO" is loadless and
has been removed.
 Loadless block
"microblaze_0/microblaze_0/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCMP
_instr.Using_FPGA_PCMP.carry_equal_byte1/MUXCY_L_Enable_2/MUXCY_L_BUF" (BUF)
removed.
  The signal
"microblaze_0/microblaze_0/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCMP
_instr.Using_FPGA_PCMP.carry_equal_byte1/MUXCY_L_Enable_2/O" is loadless and has
been removed.
   Loadless block
"microblaze_0/microblaze_0/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCMP
_instr.Using_FPGA_PCMP.carry_equal_byte1/MUXCY_L_Enable_2" (MUX) removed.
    The signal
"microblaze_0/microblaze_0/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCMP
_instr.Using_FPGA_PCMP.Is_PCMP_0x1_3" is loadless and has been removed.
     Loadless block
"microblaze_0/microblaze_0/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCMP
_instr.Using_FPGA_PCMP.Is_PCMP_0x1_3" (ROM) removed.
The signal
"microblaze_0/microblaze_0/Performance.Data_Flow_I/exception_registers_I1/FPGA_T
arget.Using_FPGA_LUT6.Gen_Ret_Addr[0].MUXCY_I/LO" is loadless and has been
removed.
 Loadless block
"microblaze_0/microblaze_0/Performance.Data_Flow_I/exception_registers_I1/FPGA_T
arget.Using_FPGA_LUT6.Gen_Ret_Addr[0].MUXCY_I/MUXCY_L_BUF" (BUF) removed.
The signal "mb_plb/MPLB_Rst<0>" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_MPLB_RST[0].I_MPLB_RST" (SFF) removed.
The signal "mb_plb/MPLB_Rst<1>" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_MPLB_RST[1].I_MPLB_RST" (SFF) removed.
The signal "mb_plb/Bus_Error_Det" is loadless and has been removed.
 Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/PLB_INTR_I/RISING_EDGE_GEN.INTERRU
PT_REFF_I" (SFF) removed.
  The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/PLB_INTR_I/wdtmtimeout_d1" is
loadless and has been removed.
   Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/PLB_INTR_I/wdtmtimeout_d1" (SFF)
removed.
    The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/PLB_INTR_I/WdtMTimeout_n_INV_250_o
" is loadless and has been removed.
     Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/PLB_INTR_I/WdtMTimeout_n_INV_250_o
1_INV_0" (BUF) removed.
The signal "mdm_0/Interrupt" is loadless and has been removed.
 Loadless block "mdm_0/mdm_0/MDM_Core_I1/Interrupt1" (ROM) removed.
  The signal "mdm_0/mdm_0/MDM_Core_I1/tx_Buffer_Empty_Pre" is loadless and has
been removed.
   Loadless block "mdm_0/mdm_0/MDM_Core_I1/TX_Buffer_Empty_FDRE" (SFF) removed.
    The signal "mdm_0/mdm_0/MDM_Core_I1/tx_Buffer_Empty" is loadless and has been
removed.
     Loadless block "mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/TX_Buffer_Empty1_INV_0"
(BUF) removed.
    The signal "mdm_0/mdm_0/MDM_Core_I1/write_TX_FIFO" is loadless and has been
removed.
     Loadless block "mdm_0/mdm_0/MDM_Core_I1/Mmux_write_TX_FIFO11" (ROM) removed.
The signal "mdm_0/Ext_JTAG_SEL" is loadless and has been removed.
 Loadless block "mdm_0/mdm_0/MDM_Core_I1/Mmux_Ext_JTAG_SEL11" (ROM) removed.
The signal
"chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G
_NMU[1].U_M/U_MU/I_MUT_GAND.U_match/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S
6/I_USE_RPM_NE0.U_GAND_SRL_SET/SRL_Q_O" is loadless and has been removed.
The signal
"chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G
_NMU[2].U_M/U_MU/I_MUT_GAND.U_match/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S
6/I_USE_RPM_NE0.U_GAND_SRL_SET/SRL_Q_O" is loadless and has been removed.
The signal "chipscope_icon_0/control15<0>" is loadless and has been removed.
 Loadless block "chipscope_icon_0/XST_GND" (ZERO) removed.
Loadless block
"chipscope_icon_0/chipscope_icon_0/i_chipscope_icon_0/U0/U_ICON/U_CMD/U_CORE_ID_
SEL/I4.FI[10].U_LUT" (ROM) removed.
Loadless block
"chipscope_icon_0/chipscope_icon_0/i_chipscope_icon_0/U0/U_ICON/U_CMD/U_CORE_ID_
SEL/I4.FI[11].U_LUT" (ROM) removed.
Loadless block
"chipscope_icon_0/chipscope_icon_0/i_chipscope_icon_0/U0/U_ICON/U_CMD/U_CORE_ID_
SEL/I4.FI[12].U_LUT" (ROM) removed.
Loadless block
"chipscope_icon_0/chipscope_icon_0/i_chipscope_icon_0/U0/U_ICON/U_CMD/U_CORE_ID_
SEL/I4.FI[13].U_LUT" (ROM) removed.
Loadless block
"chipscope_icon_0/chipscope_icon_0/i_chipscope_icon_0/U0/U_ICON/U_CMD/U_CORE_ID_
SEL/I4.FI[14].U_LUT" (ROM) removed.
Loadless block
"chipscope_icon_0/chipscope_icon_0/i_chipscope_icon_0/U0/U_ICON/U_CMD/U_CORE_ID_
SEL/I4.FI[1].U_LUT" (ROM) removed.
Loadless block
"chipscope_icon_0/chipscope_icon_0/i_chipscope_icon_0/U0/U_ICON/U_CMD/U_CORE_ID_
SEL/I4.FI[2].U_LUT" (ROM) removed.
Loadless block
"chipscope_icon_0/chipscope_icon_0/i_chipscope_icon_0/U0/U_ICON/U_CMD/U_CORE_ID_
SEL/I4.FI[3].U_LUT" (ROM) removed.
Loadless block
"chipscope_icon_0/chipscope_icon_0/i_chipscope_icon_0/U0/U_ICON/U_CMD/U_CORE_ID_
SEL/I4.FI[4].U_LUT" (ROM) removed.
Loadless block
"chipscope_icon_0/chipscope_icon_0/i_chipscope_icon_0/U0/U_ICON/U_CMD/U_CORE_ID_
SEL/I4.FI[5].U_LUT" (ROM) removed.
Loadless block
"chipscope_icon_0/chipscope_icon_0/i_chipscope_icon_0/U0/U_ICON/U_CMD/U_CORE_ID_
SEL/I4.FI[6].U_LUT" (ROM) removed.
Loadless block
"chipscope_icon_0/chipscope_icon_0/i_chipscope_icon_0/U0/U_ICON/U_CMD/U_CORE_ID_
SEL/I4.FI[7].U_LUT" (ROM) removed.
Loadless block
"chipscope_icon_0/chipscope_icon_0/i_chipscope_icon_0/U0/U_ICON/U_CMD/U_CORE_ID_
SEL/I4.FI[8].U_LUT" (ROM) removed.
Loadless block
"chipscope_icon_0/chipscope_icon_0/i_chipscope_icon_0/U0/U_ICON/U_CMD/U_CORE_ID_
SEL/I4.FI[9].U_LUT" (ROM) removed.
Loadless block
"chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_DSR"
(ROM) removed.
Loadless block
"chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I
_STORAGE_QUAL.U_CAP_B" (ROM) removed.
Loadless block "clock_generator_0/clock_generator_0/PLL0_CLKFBOUT_BUFG_INST"
(CKBUF) removed.
Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/GTR_ONE_MASTER.FIXED
_ARB_GEN.I_PRIOR_ENC/MUXCY_GEN[0].QZ.QZ_MSTRS[2].OTHERMUXES[6].MUXES" (MUX)
removed.
 The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/GTR_ONE_MASTER.FIXED
_ARB_GEN.I_PRIOR_ENC/cyout<0><2><5>" is loadless and has been removed.
  Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/GTR_ONE_MASTER.FIXED
_ARB_GEN.I_PRIOR_ENC/MUXCY_GEN[0].QZ.QZ_MSTRS[2].OTHERMUXES[5].MUXES" (MUX)
removed.
   The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/GTR_ONE_MASTER.FIXED
_ARB_GEN.I_PRIOR_ENC/cyout<0><2><4>" is loadless and has been removed.
    Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/GTR_ONE_MASTER.FIXED
_ARB_GEN.I_PRIOR_ENC/MUXCY_GEN[0].QZ.QZ_MSTRS[2].OTHERMUXES[4].MUXES" (MUX)
removed.
     The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/GTR_ONE_MASTER.FIXED
_ARB_GEN.I_PRIOR_ENC/cyout<0><2><3>" is loadless and has been removed.
      Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/GTR_ONE_MASTER.FIXED
_ARB_GEN.I_PRIOR_ENC/MUXCY_GEN[0].QZ.QZ_MSTRS[2].OTHERMUXES[3].MUXES" (MUX)
removed.
       The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/GTR_ONE_MASTER.FIXED
_ARB_GEN.I_PRIOR_ENC/cyout<0><2><2>" is loadless and has been removed.
        Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/GTR_ONE_MASTER.FIXED
_ARB_GEN.I_PRIOR_ENC/MUXCY_GEN[0].QZ.QZ_MSTRS[2].OTHERMUXES[2].MUXES" (MUX)
removed.
         The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/GTR_ONE_MASTER.FIXED
_ARB_GEN.I_PRIOR_ENC/cyout<0><2><1>" is loadless and has been removed.
          Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/GTR_ONE_MASTER.FIXED
_ARB_GEN.I_PRIOR_ENC/MUXCY_GEN[0].QZ.QZ_MSTRS[2].OTHERMUXES[1].MUXES" (MUX)
removed.
           The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/GTR_ONE_MASTER.FIXED
_ARB_GEN.I_PRIOR_ENC/cyout<0><2><0>" is loadless and has been removed.
            Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/GTR_ONE_MASTER.FIXED
_ARB_GEN.I_PRIOR_ENC/MUXCY_GEN[0].QZ.QZ_MSTRS[2].FIRSTMUX" (MUX) removed.
             The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/GTR_ONE_MASTER.FIXED
_ARB_GEN.I_PRIOR_ENC/q_lvl_n<0><0>1_1" is loadless and has been removed.
              Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/GTR_ONE_MASTER.FIXED
_ARB_GEN.I_PRIOR_ENC/q_lvl_n<0><0>1_1" (ROM) removed.
         The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/GTR_ONE_MASTER.FIXED
_ARB_GEN.I_PRIOR_ENC/q_lvl_n<0><1>1_1" is loadless and has been removed.
          Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/GTR_ONE_MASTER.FIXED
_ARB_GEN.I_PRIOR_ENC/q_lvl_n<0><1>1_1" (ROM) removed.
     The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/GTR_ONE_MASTER.FIXED
_ARB_GEN.I_PRIOR_ENC/q_lvl_n<0><2>1_1" is loadless and has been removed.
      Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/GTR_ONE_MASTER.FIXED
_ARB_GEN.I_PRIOR_ENC/q_lvl_n<0><2>1_1" (ROM) removed.
 The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/GTR_ONE_MASTER.FIXED
_ARB_GEN.I_PRIOR_ENC/q_lvl_n<0><3>1_1" is loadless and has been removed.
  Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/GTR_ONE_MASTER.FIXED
_ARB_GEN.I_PRIOR_ENC/q_lvl_n<0><3>1_1" (ROM) removed.
Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/GTR_ONE_MASTER.FIXED
_ARB_GEN.I_PRIOR_ENC/MUXCY_GEN[0].QZ.QZ_MSTRS[3].OTHERMUXES[6].MUXES" (MUX)
removed.
 The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/GTR_ONE_MASTER.FIXED
_ARB_GEN.I_PRIOR_ENC/cyout<0><3><5>" is loadless and has been removed.
  Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/GTR_ONE_MASTER.FIXED
_ARB_GEN.I_PRIOR_ENC/MUXCY_GEN[0].QZ.QZ_MSTRS[3].OTHERMUXES[5].MUXES" (MUX)
removed.
   The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/GTR_ONE_MASTER.FIXED
_ARB_GEN.I_PRIOR_ENC/cyout<0><3><4>" is loadless and has been removed.
    Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/GTR_ONE_MASTER.FIXED
_ARB_GEN.I_PRIOR_ENC/MUXCY_GEN[0].QZ.QZ_MSTRS[3].OTHERMUXES[4].MUXES" (MUX)
removed.
     The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/GTR_ONE_MASTER.FIXED
_ARB_GEN.I_PRIOR_ENC/cyout<0><3><3>" is loadless and has been removed.
      Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/GTR_ONE_MASTER.FIXED
_ARB_GEN.I_PRIOR_ENC/MUXCY_GEN[0].QZ.QZ_MSTRS[3].OTHERMUXES[3].MUXES" (MUX)
removed.
       The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/GTR_ONE_MASTER.FIXED
_ARB_GEN.I_PRIOR_ENC/cyout<0><3><2>" is loadless and has been removed.
        Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/GTR_ONE_MASTER.FIXED
_ARB_GEN.I_PRIOR_ENC/MUXCY_GEN[0].QZ.QZ_MSTRS[3].OTHERMUXES[2].MUXES" (MUX)
removed.
         The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/GTR_ONE_MASTER.FIXED
_ARB_GEN.I_PRIOR_ENC/cyout<0><3><1>" is loadless and has been removed.
          Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/GTR_ONE_MASTER.FIXED
_ARB_GEN.I_PRIOR_ENC/MUXCY_GEN[0].QZ.QZ_MSTRS[3].OTHERMUXES[1].MUXES" (MUX)
removed.
           The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/GTR_ONE_MASTER.FIXED
_ARB_GEN.I_PRIOR_ENC/cyout<0><3><0>" is loadless and has been removed.
            Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/GTR_ONE_MASTER.FIXED
_ARB_GEN.I_PRIOR_ENC/MUXCY_GEN[0].QZ.QZ_MSTRS[3].FIRSTMUX" (MUX) removed.
             The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/GTR_ONE_MASTER.FIXED
_ARB_GEN.I_PRIOR_ENC/q_lvl_n<0><0>" is loadless and has been removed.
              Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/GTR_ONE_MASTER.FIXED
_ARB_GEN.I_PRIOR_ENC/q_lvl_n<0><0>1" (ROM) removed.
         The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/GTR_ONE_MASTER.FIXED
_ARB_GEN.I_PRIOR_ENC/q_lvl_n<0><1>" is loadless and has been removed.
          Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/GTR_ONE_MASTER.FIXED
_ARB_GEN.I_PRIOR_ENC/q_lvl_n<0><1>1" (ROM) removed.
     The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/GTR_ONE_MASTER.FIXED
_ARB_GEN.I_PRIOR_ENC/q_lvl_n<0><2>" is loadless and has been removed.
      Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/GTR_ONE_MASTER.FIXED
_ARB_GEN.I_PRIOR_ENC/q_lvl_n<0><2>1" (ROM) removed.
 The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/GTR_ONE_MASTER.FIXED
_ARB_GEN.I_PRIOR_ENC/q_lvl_n<0><3>" is loadless and has been removed.
  Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/GTR_ONE_MASTER.FIXED
_ARB_GEN.I_PRIOR_ENC/q_lvl_n<0><3>1" (ROM) removed.
Loadless block
"microblaze_0/microblaze_0/Performance.Data_Flow_I/exception_registers_I1/Use_LU
T6.Mux_Inxt/Use_LUT6.Mux_Loop[0].I_MUX_LUT6" (LUT6_2) removed.
 The signal "dlmb_LMB_ABus<0>" is loadless and has been removed.
 The signal "dlmb_LMB_ABus<16>" is loadless and has been removed.
Loadless block
"microblaze_0/microblaze_0/Performance.Data_Flow_I/exception_registers_I1/Use_LU
T6.Mux_Inxt/Use_LUT6.Mux_Loop[10].I_MUX_LUT6" (LUT6_2) removed.
 The signal "dlmb_LMB_ABus<10>" is loadless and has been removed.
Loadless block
"microblaze_0/microblaze_0/Performance.Data_Flow_I/exception_registers_I1/Use_LU
T6.Mux_Inxt/Use_LUT6.Mux_Loop[11].I_MUX_LUT6" (LUT6_2) removed.
 The signal "dlmb_LMB_ABus<11>" is loadless and has been removed.
Loadless block
"microblaze_0/microblaze_0/Performance.Data_Flow_I/exception_registers_I1/Use_LU
T6.Mux_Inxt/Use_LUT6.Mux_Loop[12].I_MUX_LUT6" (LUT6_2) removed.
 The signal "dlmb_LMB_ABus<12>" is loadless and has been removed.
Loadless block
"microblaze_0/microblaze_0/Performance.Data_Flow_I/exception_registers_I1/Use_LU
T6.Mux_Inxt/Use_LUT6.Mux_Loop[13].I_MUX_LUT6" (LUT6_2) removed.
 The signal "dlmb_LMB_ABus<13>" is loadless and has been removed.
Loadless block
"microblaze_0/microblaze_0/Performance.Data_Flow_I/exception_registers_I1/Use_LU
T6.Mux_Inxt/Use_LUT6.Mux_Loop[14].I_MUX_LUT6" (LUT6_2) removed.
 The signal "dlmb_LMB_ABus<14>" is loadless and has been removed.
Loadless block
"microblaze_0/microblaze_0/Performance.Data_Flow_I/exception_registers_I1/Use_LU
T6.Mux_Inxt/Use_LUT6.Mux_Loop[15].I_MUX_LUT6" (LUT6_2) removed.
 The signal "dlmb_LMB_ABus<15>" is loadless and has been removed.
Loadless block
"microblaze_0/microblaze_0/Performance.Data_Flow_I/exception_registers_I1/Use_LU
T6.Mux_Inxt/Use_LUT6.Mux_Loop[1].I_MUX_LUT6" (LUT6_2) removed.
 The signal "dlmb_LMB_ABus<1>" is loadless and has been removed.
 The signal "dlmb_LMB_ABus<17>" is loadless and has been removed.
Loadless block
"microblaze_0/microblaze_0/Performance.Data_Flow_I/exception_registers_I1/Use_LU
T6.Mux_Inxt/Use_LUT6.Mux_Loop[2].I_MUX_LUT6" (LUT6_2) removed.
 The signal "dlmb_LMB_ABus<2>" is loadless and has been removed.
 The signal "dlmb_LMB_ABus<18>" is loadless and has been removed.
Loadless block
"microblaze_0/microblaze_0/Performance.Data_Flow_I/exception_registers_I1/Use_LU
T6.Mux_Inxt/Use_LUT6.Mux_Loop[3].I_MUX_LUT6" (LUT6_2) removed.
 The signal "dlmb_LMB_ABus<3>" is loadless and has been removed.
Loadless block
"microblaze_0/microblaze_0/Performance.Data_Flow_I/exception_registers_I1/Use_LU
T6.Mux_Inxt/Use_LUT6.Mux_Loop[4].I_MUX_LUT6" (LUT6_2) removed.
 The signal "dlmb_LMB_ABus<4>" is loadless and has been removed.
Loadless block
"microblaze_0/microblaze_0/Performance.Data_Flow_I/exception_registers_I1/Use_LU
T6.Mux_Inxt/Use_LUT6.Mux_Loop[5].I_MUX_LUT6" (LUT6_2) removed.
 The signal "dlmb_LMB_ABus<5>" is loadless and has been removed.
Loadless block
"microblaze_0/microblaze_0/Performance.Data_Flow_I/exception_registers_I1/Use_LU
T6.Mux_Inxt/Use_LUT6.Mux_Loop[6].I_MUX_LUT6" (LUT6_2) removed.
 The signal "dlmb_LMB_ABus<6>" is loadless and has been removed.
Loadless block
"microblaze_0/microblaze_0/Performance.Data_Flow_I/exception_registers_I1/Use_LU
T6.Mux_Inxt/Use_LUT6.Mux_Loop[7].I_MUX_LUT6" (LUT6_2) removed.
 The signal "dlmb_LMB_ABus<7>" is loadless and has been removed.
Loadless block
"microblaze_0/microblaze_0/Performance.Data_Flow_I/exception_registers_I1/Use_LU
T6.Mux_Inxt/Use_LUT6.Mux_Loop[8].I_MUX_LUT6" (LUT6_2) removed.
 The signal "dlmb_LMB_ABus<8>" is loadless and has been removed.
Loadless block
"microblaze_0/microblaze_0/Performance.Data_Flow_I/exception_registers_I1/Use_LU
T6.Mux_Inxt/Use_LUT6.Mux_Loop[9].I_MUX_LUT6" (LUT6_2) removed.
 The signal "dlmb_LMB_ABus<9>" is loadless and has been removed.
Loadless block
"microblaze_0/microblaze_0/Performance.Decode_I/Using_FPGA.Gen_Bits[27].MEM_EX_R
esult_Inst" (SFF) removed.

The trimmed logic reported below is either:
   1. part of a cycle
   2. part of disabled logic
   3. a side-effect of other trimmed logic

The signal "ilmb_LMB_ABus<0>" is unused and has been removed.
The signal "ilmb_LMB_ABus<1>" is unused and has been removed.
The signal "ilmb_LMB_ABus<2>" is unused and has been removed.
The signal "ilmb_LMB_ABus<3>" is unused and has been removed.
The signal "ilmb_LMB_ABus<4>" is unused and has been removed.
The signal "ilmb_LMB_ABus<5>" is unused and has been removed.
The signal "ilmb_LMB_ABus<6>" is unused and has been removed.
The signal "ilmb_LMB_ABus<7>" is unused and has been removed.
The signal "ilmb_LMB_ABus<8>" is unused and has been removed.
The signal "ilmb_LMB_ABus<9>" is unused and has been removed.
The signal "ilmb_LMB_ABus<10>" is unused and has been removed.
The signal "ilmb_LMB_ABus<11>" is unused and has been removed.
The signal "ilmb_LMB_ABus<12>" is unused and has been removed.
The signal "ilmb_LMB_ABus<13>" is unused and has been removed.
The signal "ilmb_LMB_ABus<14>" is unused and has been removed.
The signal "ilmb_LMB_ABus<15>" is unused and has been removed.
The signal "ilmb_LMB_ABus<16>" is unused and has been removed.
The signal "ilmb_LMB_ABus<17>" is unused and has been removed.
The signal "ilmb_LMB_ABus<18>" is unused and has been removed.
The signal "dlmb_LMB_ABus<30>" is unused and has been removed.
The signal "dlmb_LMB_ABus<31>" is unused and has been removed.
The signal "mb_plb_PLB_type<0>" is unused and has been removed.
The signal "mb_plb_PLB_type<1>" is unused and has been removed.
The signal "mb_plb_PLB_type<2>" is unused and has been removed.
The signal "chipscope_ila_0_icon_control<35>" is unused and has been removed.
 Unused block
"chipscope_icon_0/chipscope_icon_0/i_chipscope_icon_0/U0/U_ICON/U_CTRL_OUT/F_NCP
[0].F_CMD[15].U_HCE" (ROM) removed.
The signal "chipscope_ila_0_icon_control<34>" is unused and has been removed.
 Unused block
"chipscope_icon_0/chipscope_icon_0/i_chipscope_icon_0/U0/U_ICON/U_CTRL_OUT/F_NCP
[0].F_CMD[14].U_HCE" (ROM) removed.
  The signal
"chipscope_icon_0/chipscope_icon_0/i_chipscope_icon_0/U0/U_ICON/iCOMMAND_SEL<14>
" is unused and has been removed.
   Unused block
"chipscope_icon_0/chipscope_icon_0/i_chipscope_icon_0/U0/U_ICON/U_CMD/U_COMMAND_
SEL/I4.FI[14].U_LUT" (ROM) removed.
The signal "chipscope_ila_0_icon_control<33>" is unused and has been removed.
 Unused block
"chipscope_icon_0/chipscope_icon_0/i_chipscope_icon_0/U0/U_ICON/U_CTRL_OUT/F_NCP
[0].F_CMD[13].U_HCE" (ROM) removed.
  The signal
"chipscope_icon_0/chipscope_icon_0/i_chipscope_icon_0/U0/U_ICON/iCOMMAND_SEL<13>
" is unused and has been removed.
   Unused block
"chipscope_icon_0/chipscope_icon_0/i_chipscope_icon_0/U0/U_ICON/U_CMD/U_COMMAND_
SEL/I4.FI[13].U_LUT" (ROM) removed.
The signal "chipscope_ila_0_icon_control<32>" is unused and has been removed.
 Unused block
"chipscope_icon_0/chipscope_icon_0/i_chipscope_icon_0/U0/U_ICON/U_CTRL_OUT/F_NCP
[0].F_CMD[12].U_HCE" (ROM) removed.
  The signal
"chipscope_icon_0/chipscope_icon_0/i_chipscope_icon_0/U0/U_ICON/iCOMMAND_SEL<12>
" is unused and has been removed.
   Unused block
"chipscope_icon_0/chipscope_icon_0/i_chipscope_icon_0/U0/U_ICON/U_CMD/U_COMMAND_
SEL/I4.FI[12].U_LUT" (ROM) removed.
The signal "chipscope_ila_0_icon_control<31>" is unused and has been removed.
 Unused block
"chipscope_icon_0/chipscope_icon_0/i_chipscope_icon_0/U0/U_ICON/U_CTRL_OUT/F_NCP
[0].F_CMD[11].U_HCE" (ROM) removed.
  The signal
"chipscope_icon_0/chipscope_icon_0/i_chipscope_icon_0/U0/U_ICON/iCOMMAND_SEL<11>
" is unused and has been removed.
   Unused block
"chipscope_icon_0/chipscope_icon_0/i_chipscope_icon_0/U0/U_ICON/U_CMD/U_COMMAND_
SEL/I4.FI[11].U_LUT" (ROM) removed.
The signal "chipscope_ila_0_icon_control<30>" is unused and has been removed.
 Unused block
"chipscope_icon_0/chipscope_icon_0/i_chipscope_icon_0/U0/U_ICON/U_CTRL_OUT/F_NCP
[0].F_CMD[10].U_HCE" (ROM) removed.
The signal "chipscope_ila_0_icon_control<29>" is unused and has been removed.
 Unused block
"chipscope_icon_0/chipscope_icon_0/i_chipscope_icon_0/U0/U_ICON/U_CTRL_OUT/F_NCP
[0].F_CMD[9].U_HCE" (ROM) removed.
The signal "chipscope_ila_0_icon_control<28>" is unused and has been removed.
 Unused block
"chipscope_icon_0/chipscope_icon_0/i_chipscope_icon_0/U0/U_ICON/U_CTRL_OUT/F_NCP
[0].F_CMD[8].U_HCE" (ROM) removed.
The signal "chipscope_ila_0_icon_control<27>" is unused and has been removed.
 Unused block
"chipscope_icon_0/chipscope_icon_0/i_chipscope_icon_0/U0/U_ICON/U_CTRL_OUT/F_NCP
[0].F_CMD[7].U_HCE" (ROM) removed.
  The signal
"chipscope_icon_0/chipscope_icon_0/i_chipscope_icon_0/U0/U_ICON/iCOMMAND_SEL<7>"
is unused and has been removed.
   Unused block
"chipscope_icon_0/chipscope_icon_0/i_chipscope_icon_0/U0/U_ICON/U_CMD/U_COMMAND_
SEL/I4.FI[7].U_LUT" (ROM) removed.
The signal "chipscope_ila_0_icon_control<26>" is unused and has been removed.
 Unused block
"chipscope_icon_0/chipscope_icon_0/i_chipscope_icon_0/U0/U_ICON/U_CTRL_OUT/F_NCP
[0].F_CMD[6].U_HCE" (ROM) removed.
  The signal
"chipscope_icon_0/chipscope_icon_0/i_chipscope_icon_0/U0/U_ICON/iCOMMAND_SEL<6>"
is unused and has been removed.
   Unused block
"chipscope_icon_0/chipscope_icon_0/i_chipscope_icon_0/U0/U_ICON/U_CMD/U_COMMAND_
SEL/I4.FI[6].U_LUT" (ROM) removed.
The signal "chipscope_ila_0_icon_control<25>" is unused and has been removed.
 Unused block
"chipscope_icon_0/chipscope_icon_0/i_chipscope_icon_0/U0/U_ICON/U_CTRL_OUT/F_NCP
[0].F_CMD[5].U_HCE" (ROM) removed.
The signal "chipscope_ila_0_icon_control<24>" is unused and has been removed.
 Unused block
"chipscope_icon_0/chipscope_icon_0/i_chipscope_icon_0/U0/U_ICON/U_CTRL_OUT/F_NCP
[0].F_CMD[4].U_HCE" (ROM) removed.
The signal "chipscope_ila_0_icon_control<23>" is unused and has been removed.
 Unused block
"chipscope_icon_0/chipscope_icon_0/i_chipscope_icon_0/U0/U_ICON/U_CTRL_OUT/F_NCP
[0].F_CMD[3].U_HCE" (ROM) removed.
  The signal
"chipscope_icon_0/chipscope_icon_0/i_chipscope_icon_0/U0/U_ICON/iCOMMAND_SEL<3>"
is unused and has been removed.
   Unused block
"chipscope_icon_0/chipscope_icon_0/i_chipscope_icon_0/U0/U_ICON/U_CMD/U_COMMAND_
SEL/I4.FI[3].U_LUT" (ROM) removed.
The signal "chipscope_ila_0_icon_control<18>" is unused and has been removed.
 Unused block
"chipscope_icon_0/chipscope_icon_0/i_chipscope_icon_0/U0/U_ICON/U_CTRL_OUT/F_NCP
[0].F_CMD[14].U_LCE" (ROM) removed.
The signal "chipscope_ila_0_icon_control<17>" is unused and has been removed.
 Unused block
"chipscope_icon_0/chipscope_icon_0/i_chipscope_icon_0/U0/U_ICON/U_CTRL_OUT/F_NCP
[0].F_CMD[13].U_LCE" (ROM) removed.
The signal "chipscope_ila_0_icon_control<16>" is unused and has been removed.
 Unused block
"chipscope_icon_0/chipscope_icon_0/i_chipscope_icon_0/U0/U_ICON/U_CTRL_OUT/F_NCP
[0].F_CMD[12].U_LCE" (ROM) removed.
The signal "chipscope_ila_0_icon_control<15>" is unused and has been removed.
 Unused block
"chipscope_icon_0/chipscope_icon_0/i_chipscope_icon_0/U0/U_ICON/U_CTRL_OUT/F_NCP
[0].F_CMD[11].U_LCE" (ROM) removed.
The signal "chipscope_ila_0_icon_control<11>" is unused and has been removed.
 Unused block
"chipscope_icon_0/chipscope_icon_0/i_chipscope_icon_0/U0/U_ICON/U_CTRL_OUT/F_NCP
[0].F_CMD[7].U_LCE" (ROM) removed.
The signal "chipscope_ila_0_icon_control<10>" is unused and has been removed.
 Unused block
"chipscope_icon_0/chipscope_icon_0/i_chipscope_icon_0/U0/U_ICON/U_CTRL_OUT/F_NCP
[0].F_CMD[6].U_LCE" (ROM) removed.
The signal "chipscope_ila_0_icon_control<7>" is unused and has been removed.
 Unused block
"chipscope_icon_0/chipscope_icon_0/i_chipscope_icon_0/U0/U_ICON/U_CTRL_OUT/F_NCP
[0].F_CMD[3].U_LCE" (ROM) removed.
The signal "clock_generator_0/N1" is unused and has been removed.
The signal "proc_sys_reset_0/proc_sys_reset_0/SEQ/system_Reset_Req_d1" is unused
and has been removed.
The signal "proc_sys_reset_0/proc_sys_reset_0/SEQ/chip_Reset_Req_d1" is unused
and has been removed.
The signal
"proc_sys_reset_0/proc_sys_reset_0/SEQ/chip_Reset_Req_d3_system_Reset_Req_d3_OR_
31_o" is unused and has been removed.
The signal "proc_sys_reset_0/proc_sys_reset_0/Chip_Reset_Req" is unused and has
been removed.
The signal "proc_sys_reset_0/proc_sys_reset_0/System_Reset_Req" is unused and
has been removed.
The signal
"microblaze_0/microblaze_0/Performance.Decode_I/of_set_MSR_EE_hold_of_set_MSR_EE
_OR_268_o" is unused and has been removed.
 Unused block
"microblaze_0/microblaze_0/Performance.Decode_I/of_set_MSR_EE_hold_of_set_MSR_EE
_OR_268_o1" (ROM) removed.
  The signal "microblaze_0/microblaze_0/Performance.Decode_I/of_set_MSR_EE_hold"
is unused and has been removed.
   Unused block "microblaze_0/microblaze_0/Performance.Decode_I/of_set_MSR_EE_hold"
(SFF) removed.
    The signal
"microblaze_0/microblaze_0/Performance.Decode_I/of_set_MSR_EE_hold_glue_set" is
unused and has been removed.
     Unused block
"microblaze_0/microblaze_0/Performance.Decode_I/of_set_MSR_EE_hold_glue_set"
(ROM) removed.
The signal "microblaze_0/microblaze_0/Performance.Decode_I/ex_set_MSR_EE_instr"
is unused and has been removed.
 Unused block
"microblaze_0/microblaze_0/Performance.Decode_I/ex_set_MSR_EE_instr" (SFF)
removed.
The signal
"microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/of_MSR_cmb_i<31>"
is unused and has been removed.
 Unused block
"microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/Mmux_Using_FPGA_1.m
em_msr_cmb_i1351" (ROM) removed.
  The signal
"microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/of_MSR_i<31>" is
unused and has been removed.
   Unused block
"microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/Using_FPGA_2.MSR_Bi
ts[31].Using_FDR.MSR_of_I" (SFF) removed.
  The signal
"microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/mem_MSR_i<31>" is
unused and has been removed.
   Unused block
"microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/Using_FPGA_1.MSR_Bi
ts[31].Using_FDR.MSR_I" (SFF) removed.
    The signal
"microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/Using_FPGA_1.mem_ms
r_cmb_i<31>" is unused and has been removed.
     Unused block
"microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/Mmux_Using_FPGA_1.m
em_msr_cmb_i151" (ROM) removed.
      The signal
"microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/ex_MSR_i<31>" is
unused and has been removed.
       Unused block
"microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/Using_FPGA_2.MSR_Bi
ts[31].Using_FDR.MSR_ex_I" (SFF) removed.
        The signal
"microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/ex_MSR_cmb_i<31>"
is unused and has been removed.
         Unused block
"microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/Mmux_Using_FPGA_1.m
em_msr_cmb_i1201" (ROM) removed.
          The signal
"microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/EX_MTS_MSR_mmx_out8
" is unused and has been removed.
           Unused block
"microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/EX_MTS_MSR81" (ROM)
removed.
The signal
"microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/of_MSR_cmb_i<30>"
is unused and has been removed.
 Unused block
"microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/Mmux_Using_FPGA_1.m
em_msr_cmb_i1341" (ROM) removed.
  The signal "microblaze_0/microblaze_0/Performance.of_MSR<30>" is unused and has
been removed.
   Unused block
"microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/Using_FPGA_2.MSR_Bi
ts[30].Using_FDR.MSR_of_I" (SFF) removed.
The signal
"microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/of_MSR_cmb_i<29>"
is unused and has been removed.
 Unused block
"microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/Mmux_Using_FPGA_1.m
em_msr_cmb_i1331" (ROM) removed.
  The signal "microblaze_0/microblaze_0/Performance.of_MSR<29>" is unused and has
been removed.
   Unused block
"microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/Using_FPGA_2.MSR_Bi
ts[29].Using_FDR.MSR_of_I" (SFF) removed.
The signal
"microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/of_MSR_cmb_i<27>"
is unused and has been removed.
 Unused block
"microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/Mmux_Using_FPGA_1.m
em_msr_cmb_i1311" (ROM) removed.
  The signal
"microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/of_MSR_i<27>" is
unused and has been removed.
   Unused block
"microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/Using_FPGA_2.MSR_Bi
ts[27].Using_FDR.MSR_of_I" (SFF) removed.
  The signal
"microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/mem_MSR_i<27>" is
unused and has been removed.
   Unused block
"microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/Using_FPGA_1.MSR_Bi
ts[27].Using_FDR.MSR_I" (SFF) removed.
    The signal
"microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/Using_FPGA_1.mem_ms
r_cmb_i<27>" is unused and has been removed.
     Unused block
"microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/Mmux_Using_FPGA_1.m
em_msr_cmb_i111" (ROM) removed.
      The signal
"microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/ex_MSR_i<27>" is
unused and has been removed.
       Unused block
"microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/Using_FPGA_2.MSR_Bi
ts[27].Using_FDR.MSR_ex_I" (SFF) removed.
        The signal
"microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/ex_MSR_cmb_i<27>"
is unused and has been removed.
         Unused block
"microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/Mmux_Using_FPGA_1.m
em_msr_cmb_i1161" (ROM) removed.
          The signal
"microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/EX_MTS_MSR_mmx_out5
" is unused and has been removed.
           Unused block
"microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/EX_MTS_MSR51" (ROM)
removed.
The signal
"microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/of_MSR_cmb_i<26>"
is unused and has been removed.
 Unused block
"microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/Mmux_Using_FPGA_1.m
em_msr_cmb_i1301" (ROM) removed.
  The signal
"microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/of_MSR_i<26>" is
unused and has been removed.
   Unused block
"microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/Using_FPGA_2.MSR_Bi
ts[26].Using_FDR.MSR_of_I" (SFF) removed.
  The signal
"microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/mem_MSR_i<26>" is
unused and has been removed.
   Unused block
"microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/Using_FPGA_1.MSR_Bi
ts[26].Using_FDR.MSR_I" (SFF) removed.
    The signal
"microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/Using_FPGA_1.mem_ms
r_cmb_i<26>" is unused and has been removed.
     Unused block
"microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/Mmux_Using_FPGA_1.m
em_msr_cmb_i101" (ROM) removed.
      The signal
"microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/ex_MSR_i<26>" is
unused and has been removed.
       Unused block
"microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/Using_FPGA_2.MSR_Bi
ts[26].Using_FDR.MSR_ex_I" (SFF) removed.
        The signal
"microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/ex_MSR_cmb_i<26>"
is unused and has been removed.
         Unused block
"microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/Mmux_Using_FPGA_1.m
em_msr_cmb_i1151" (ROM) removed.
          The signal
"microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/EX_MTS_MSR_mmx_out6
" is unused and has been removed.
           Unused block
"microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/EX_MTS_MSR61" (ROM)
removed.
The signal
"microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/of_MSR_cmb_i<25>"
is unused and has been removed.
 Unused block
"microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/Mmux_Using_FPGA_1.m
em_msr_cmb_i1291" (ROM) removed.
  The signal
"microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/of_MSR_i<25>" is
unused and has been removed.
   Unused block
"microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/Using_FPGA_2.MSR_Bi
ts[25].Using_FDR.MSR_of_I" (SFF) removed.
  The signal
"microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/mem_MSR_i<25>" is
unused and has been removed.
   Unused block
"microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/Using_FPGA_1.MSR_Bi
ts[25].Using_FDR.MSR_I" (SFF) removed.
    The signal
"microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/Using_FPGA_1.mem_ms
r_cmb_i<25>" is unused and has been removed.
     Unused block
"microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/Mmux_Using_FPGA_1.m
em_msr_cmb_i91" (ROM) removed.
      The signal
"microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/mem_MSR_cmb<25>" is
unused and has been removed.
       Unused block
"microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/Using_FPGA_2.MSR_Bi
ts[25].Using_FDR.MSR_ex_I" (SFF) removed.
        The signal
"microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/ex_MSR_cmb_i<25>"
is unused and has been removed.
         Unused block
"microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/Mmux_Using_FPGA_1.m
em_msr_cmb_i1141" (ROM) removed.
          The signal
"microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/EX_MTS_MSR_mmx_out7
" is unused and has been removed.
           Unused block
"microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/EX_MTS_MSR71" (ROM)
removed.
The signal
"microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/of_MSR_cmb_i<24>"
is unused and has been removed.
 Unused block
"microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/Mmux_Using_FPGA_1.m
em_msr_cmb_i1281" (ROM) removed.
  The signal
"microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/of_MSR_i<24>" is
unused and has been removed.
   Unused block
"microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/Using_FPGA_2.MSR_Bi
ts[24].Using_FDR.MSR_of_I" (SFF) removed.
  The signal
"microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/mem_MSR_i<24>" is
unused and has been removed.
   Unused block
"microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/Using_FPGA_1.MSR_Bi
ts[24].Using_FDR.MSR_I" (SFF) removed.
    The signal
"microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/Using_FPGA_1.mem_ms
r_cmb_i<24>" is unused and has been removed.
     Unused block
"microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/Mmux_Using_FPGA_1.m
em_msr_cmb_i81" (ROM) removed.
      The signal
"microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/ex_MSR_i<24>" is
unused and has been removed.
       Unused block
"microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/Using_FPGA_2.MSR_Bi
ts[24].Using_FDR.MSR_ex_I" (SFF) removed.
        The signal
"microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/ex_MSR_cmb_i<24>"
is unused and has been removed.
         Unused block
"microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/Mmux_Using_FPGA_1.m
em_msr_cmb_i1131" (ROM) removed.
          The signal
"microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/EX_MTS_MSR_mmx_out9
" is unused and has been removed.
           Unused block
"microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/EX_MTS_MSR91" (ROM)
removed.
The signal
"microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/of_MSR_cmb_i<23>"
is unused and has been removed.
 Unused block
"microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/Mmux_Using_FPGA_1.m
em_msr_cmb_i1271" (ROM) removed.
  The signal
"microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/of_MSR_i<23>" is
unused and has been removed.
   Unused block
"microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/Using_FPGA_2.MSR_Bi
ts[23].Using_FDR.MSR_of_I" (SFF) removed.
  The signal
"microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/mem_MSR_i<23>" is
unused and has been removed.
   Unused block
"microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/Using_FPGA_1.MSR_Bi
ts[23].Using_FDR.MSR_I" (SFF) removed.
    The signal
"microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/Using_FPGA_1.mem_ms
r_cmb_i<23>" is unused and has been removed.
     Unused block
"microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/Mmux_Using_FPGA_1.m
em_msr_cmb_i71" (ROM) removed.
      The signal
"microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/ex_MSR_i<23>" is
unused and has been removed.
       Unused block
"microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/Using_FPGA_2.MSR_Bi
ts[23].Using_FDR.MSR_ex_I" (SFF) removed.
        The signal
"microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/ex_MSR_cmb_i<23>"
is unused and has been removed.
         Unused block
"microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/Mmux_Using_FPGA_1.m
em_msr_cmb_i1121" (ROM) removed.
          The signal
"microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/EX_MSR_Set_EE_mmx_o
ut" is unused and has been removed.
           Unused block
"microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/EX_MSR_Set_EE12"
(ROM) removed.
            The signal
"microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/EX_MSR_Set_EE1" is
unused and has been removed.
             Unused block
"microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/EX_MSR_Set_EE11"
(ROM) removed.
            The signal "microblaze_0/microblaze_0/Performance.ex_MSR_Clear_EIP" is unused
and has been removed.
             Unused block "microblaze_0/microblaze_0/Performance.Decode_I/ex_MSR_Set_EE_i1"
(ROM) removed.
The signal
"microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/of_MSR_cmb_i<22>"
is unused and has been removed.
 Unused block
"microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/Mmux_Using_FPGA_1.m
em_msr_cmb_i1261" (ROM) removed.
  The signal
"microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/of_MSR_i<22>" is
unused and has been removed.
   Unused block
"microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/Using_FPGA_2.MSR_Bi
ts[22].Using_FDR.MSR_of_I" (SFF) removed.
  The signal
"microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/mem_MSR_i<22>" is
unused and has been removed.
   Unused block
"microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/Using_FPGA_1.MSR_Bi
ts[22].Using_FDR.MSR_I" (SFF) removed.
    The signal
"microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/Using_FPGA_1.mem_ms
r_cmb_i<22>" is unused and has been removed.
     Unused block
"microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/Mmux_Using_FPGA_1.m
em_msr_cmb_i62" (ROM) removed.
      The signal
"microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/ex_MSR_i<22>" is
unused and has been removed.
       Unused block
"microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/Using_FPGA_2.MSR_Bi
ts[22].Using_FDR.MSR_ex_I" (SFF) removed.
        The signal
"microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/ex_MSR_cmb_i<22>"
is unused and has been removed.
         Unused block
"microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/Mmux_Using_FPGA_1.m
em_msr_cmb_i1111" (ROM) removed.
          The signal
"microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/EX_MSR_Clear_EIP_mm
x_out" is unused and has been removed.
           Unused block
"microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/EX_MSR_Clear_EIP12"
(ROM) removed.
            The signal
"microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/EX_MSR_Clear_EIP1"
is unused and has been removed.
             Unused block
"microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/EX_MSR_Clear_EIP11"
(ROM) removed.
The signal
"microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/of_MSR_cmb_i<21>"
is unused and has been removed.
 Unused block
"microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/Mmux_Using_FPGA_1.m
em_msr_cmb_i1251" (ROM) removed.
  The signal
"microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/of_MSR_i<21>" is
unused and has been removed.
   Unused block
"microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/Using_FPGA_2.MSR_Bi
ts[21].Using_FDR.MSR_of_I" (SFF) removed.
  The signal
"microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/mem_MSR_i<21>" is
unused and has been removed.
   Unused block
"microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/Using_FPGA_1.MSR_Bi
ts[21].Using_FDR.MSR_I" (SFF) removed.
    The signal
"microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/Using_FPGA_1.mem_ms
r_cmb_i<21>" is unused and has been removed.
     Unused block
"microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/Mmux_Using_FPGA_1.m
em_msr_cmb_i51" (ROM) removed.
      The signal
"microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/ex_MSR_i<21>" is
unused and has been removed.
       Unused block
"microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/Using_FPGA_2.MSR_Bi
ts[21].Using_FDR.MSR_ex_I" (SFF) removed.
        The signal
"microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/ex_MSR_cmb_i<21>"
is unused and has been removed.
         Unused block
"microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/Mmux_Using_FPGA_1.m
em_msr_cmb_i1101" (ROM) removed.
          The signal
"microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/EX_MTS_MSR_mmx_out"
is unused and has been removed.
           Unused block
"microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/EX_MTS_MSR10" (ROM)
removed.
The signal
"microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/of_MSR_cmb_i<20>"
is unused and has been removed.
 Unused block
"microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/Mmux_Using_FPGA_1.m
em_msr_cmb_i1241" (ROM) removed.
  The signal
"microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/of_MSR_i<20>" is
unused and has been removed.
   Unused block
"microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/Using_FPGA_2.MSR_Bi
ts[20].Using_FDR.MSR_of_I" (SFF) removed.
  The signal
"microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/mem_MSR_i<20>" is
unused and has been removed.
   Unused block
"microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/Using_FPGA_1.MSR_Bi
ts[20].Using_FDR.MSR_I" (SFF) removed.
    The signal
"microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/Using_FPGA_1.mem_ms
r_cmb_i<20>" is unused and has been removed.
     Unused block
"microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/Mmux_Using_FPGA_1.m
em_msr_cmb_i41" (ROM) removed.
      The signal
"microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/ex_MSR_i<20>" is
unused and has been removed.
       Unused block
"microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/Using_FPGA_2.MSR_Bi
ts[20].Using_FDR.MSR_ex_I" (SFF) removed.
        The signal
"microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/ex_MSR_cmb_i<20>"
is unused and has been removed.
         Unused block
"microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/Mmux_Using_FPGA_1.m
em_msr_cmb_i191" (ROM) removed.
          The signal
"microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/EX_MTS_MSR_mmx_out1
" is unused and has been removed.
           Unused block
"microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/EX_MTS_MSR11" (ROM)
removed.
The signal
"microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/of_MSR_cmb_i<19>"
is unused and has been removed.
 Unused block
"microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/Mmux_Using_FPGA_1.m
em_msr_cmb_i1231" (ROM) removed.
  The signal
"microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/of_MSR_i<19>" is
unused and has been removed.
   Unused block
"microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/Using_FPGA_2.MSR_Bi
ts[19].Using_FDR.MSR_of_I" (SFF) removed.
  The signal
"microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/mem_MSR_i<19>" is
unused and has been removed.
   Unused block
"microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/Using_FPGA_1.MSR_Bi
ts[19].Using_FDR.MSR_I" (SFF) removed.
    The signal
"microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/Using_FPGA_1.mem_ms
r_cmb_i<19>" is unused and has been removed.
     Unused block
"microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/Mmux_Using_FPGA_1.m
em_msr_cmb_i31" (ROM) removed.
      The signal
"microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/ex_MSR_i<19>" is
unused and has been removed.
       Unused block
"microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/Using_FPGA_2.MSR_Bi
ts[19].Using_FDR.MSR_ex_I" (SFF) removed.
        The signal
"microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/ex_MSR_cmb_i<19>"
is unused and has been removed.
         Unused block
"microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/Mmux_Using_FPGA_1.m
em_msr_cmb_i181" (ROM) removed.
          The signal
"microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/EX_MTS_MSR_mmx_out2
" is unused and has been removed.
           Unused block
"microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/EX_MTS_MSR21" (ROM)
removed.
The signal
"microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/of_MSR_cmb_i<18>"
is unused and has been removed.
 Unused block
"microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/Mmux_Using_FPGA_1.m
em_msr_cmb_i1221" (ROM) removed.
  The signal
"microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/of_MSR_i<18>" is
unused and has been removed.
   Unused block
"microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/Using_FPGA_2.MSR_Bi
ts[18].Using_FDR.MSR_of_I" (SFF) removed.
  The signal
"microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/mem_MSR_i<18>" is
unused and has been removed.
   Unused block
"microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/Using_FPGA_1.MSR_Bi
ts[18].Using_FDR.MSR_I" (SFF) removed.
    The signal
"microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/Using_FPGA_1.mem_ms
r_cmb_i<18>" is unused and has been removed.
     Unused block
"microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/Mmux_Using_FPGA_1.m
em_msr_cmb_i21" (ROM) removed.
      The signal
"microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/ex_MSR_i<18>" is
unused and has been removed.
       Unused block
"microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/Using_FPGA_2.MSR_Bi
ts[18].Using_FDR.MSR_ex_I" (SFF) removed.
        The signal
"microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/ex_MSR_cmb_i<18>"
is unused and has been removed.
         Unused block
"microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/Mmux_Using_FPGA_1.m
em_msr_cmb_i171" (ROM) removed.
          The signal
"microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/EX_MTS_MSR_mmx_out3
" is unused and has been removed.
           Unused block
"microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/EX_MTS_MSR31" (ROM)
removed.
The signal
"microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/of_MSR_cmb_i<17>"
is unused and has been removed.
 Unused block
"microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/Mmux_Using_FPGA_1.m
em_msr_cmb_i1211" (ROM) removed.
  The signal
"microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/of_MSR_i<17>" is
unused and has been removed.
   Unused block
"microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/Using_FPGA_2.MSR_Bi
ts[17].Using_FDR.MSR_of_I" (SFF) removed.
  The signal
"microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/mem_MSR_i<17>" is
unused and has been removed.
   Unused block
"microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/Using_FPGA_1.MSR_Bi
ts[17].Using_FDR.MSR_I" (SFF) removed.
    The signal
"microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/Using_FPGA_1.mem_ms
r_cmb_i<17>" is unused and has been removed.
     Unused block
"microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/Mmux_Using_FPGA_1.m
em_msr_cmb_i12" (ROM) removed.
      The signal
"microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/ex_MSR_i<17>" is
unused and has been removed.
       Unused block
"microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/Using_FPGA_2.MSR_Bi
ts[17].Using_FDR.MSR_ex_I" (SFF) removed.
        The signal
"microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/ex_MSR_cmb_i<17>"
is unused and has been removed.
         Unused block
"microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/Mmux_Using_FPGA_1.m
em_msr_cmb_i161" (ROM) removed.
          The signal
"microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/EX_MTS_MSR_mmx_out4
" is unused and has been removed.
           Unused block
"microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/EX_MTS_MSR41" (ROM)
removed.
The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_WDT/wdtTimeOutCntrEnable" is
unused and has been removed.
The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/GTR_ONE_MASTER.FIXED
_ARB_GEN.I_PRIOR_ENC/lutout<0><1><6>" is unused and has been removed.
 Unused block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/GTR_ONE_MASTER.FIXED
_ARB_GEN.I_PRIOR_ENC/lutout<0><1><6>1" (ROM) removed.
The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/GTR_ONE_MASTER.FIXED
_ARB_GEN.I_PRIOR_ENC/lutout<0><1><4>" is unused and has been removed.
 Unused block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/GTR_ONE_MASTER.FIXED
_ARB_GEN.I_PRIOR_ENC/lutout<0><1><4>1" (ROM) removed.
The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/GTR_ONE_MASTER.FIXED
_ARB_GEN.I_PRIOR_ENC/lutout<0><1><2>" is unused and has been removed.
 Unused block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/GTR_ONE_MASTER.FIXED
_ARB_GEN.I_PRIOR_ENC/lutout<0><1><2>1" (ROM) removed.
The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/GTR_ONE_MASTER.FIXED
_ARB_GEN.I_PRIOR_ENC/m_lvl<3>" is unused and has been removed.
 Unused block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/GTR_ONE_MASTER.FIXED
_ARB_GEN.I_PRIOR_ENC/MASTER_LVLS[0].I_QUAL_MASTERS_REQUEST/Mmux_Lvl311" (ROM)
removed.
The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/GTR_ONE_MASTER.FIXED
_ARB_GEN.I_PRIOR_ENC/m_lvl<2>" is unused and has been removed.
 Unused block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/GTR_ONE_MASTER.FIXED
_ARB_GEN.I_PRIOR_ENC/MASTER_LVLS[0].I_QUAL_MASTERS_REQUEST/Mmux_Lvl212" (ROM)
removed.
The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/GTR_ONE_MASTER.FIXED
_ARB_GEN.I_PRIOR_ENC/m_lvl<1>" is unused and has been removed.
 Unused block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/GTR_ONE_MASTER.FIXED
_ARB_GEN.I_PRIOR_ENC/MASTER_LVLS[0].I_QUAL_MASTERS_REQUEST/Mmux_Lvl111" (ROM)
removed.
The signal "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/plb_type_i<0>" is unused and
has been removed.
The signal "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/plb_type_i<1>" is unused and
has been removed.
The signal "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/plb_type_i<2>" is unused and
has been removed.
The signal "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/plb_size_i<1>" is unused and
has been removed.
The signal "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/plb_size_i<2>" is unused and
has been removed.
The signal "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/plb_size_i<3>" is unused and
has been removed.
The signal "mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/qualReq" is unused and
has been removed.
 Unused block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_GENQUALREQ/temp<1>1" (ROM)
removed.
The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbctrl_sm_cs_FSM_
FFd4-In7" is unused and has been removed.
 Unused block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbctrl_sm_cs_FSM_
FFd4-In4" (ROM) removed.
The signal "mb_plb/N38" is unused and has been removed.
 Unused block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/Mmux_LoadDisReg22_
G" (ROM) removed.
The signal
"chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/
U_CS_MUX/I1.U_MUX2/Mmux_O16" is unused and has been removed.
 Unused block
"chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/
U_CS_MUX/I1.U_MUX2/Mmux_O17" (ROM) removed.
The signal
"chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/
U_CS_MUX/I1.U_MUX2/Mmux_O17" is unused and has been removed.
 Unused block
"chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/
U_CS_MUX/I1.U_MUX2/Mmux_O18" (ROM) removed.
The signal
"chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/
U_CS_MUX/I1.U_MUX2/Mmux_O19" is unused and has been removed.
 Unused block
"chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/
U_CS_MUX/I1.U_MUX2/Mmux_O110" (ROM) removed.
The signal
"chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/
U_CS_MUX/I1.U_MUX2/Mmux_O110" is unused and has been removed.
 Unused block
"chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/
U_CS_MUX/I1.U_MUX2/Mmux_O111" (ROM) removed.
The signal
"chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/
U_CS_MUX/I1.U_MUX2/Mmux_O111" is unused and has been removed.
 Unused block
"chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/
U_CS_MUX/I1.U_MUX2/Mmux_O112" (ROM) removed.
Unused block "proc_sys_reset_0/proc_sys_reset_0/Mshreg_Core_Reset_Req_0_d2"
(SRLC16E) removed.
Unused block "proc_sys_reset_0/proc_sys_reset_0/Mshreg_Core_Reset_Req_1_d2"
(SRLC16E) removed.

Optimized Block(s):
TYPE 		BLOCK
LUT4
		DIP_Switches_4Bit/DIP_Switches_4Bit/PLBV46_I/I_SLAVE_ATTACHMENT/GEN_FOR_SHARED
.rearbitrate_condition1_SW0
LUT2
		DIP_Switches_4Bit/DIP_Switches_4Bit/PLBV46_I/I_SLAVE_ATTACHMENT/GEN_FOR_SHARED
.rearbitrate_condition1_SW2
FDR
		DIP_Switches_4Bit/DIP_Switches_4Bit/PLBV46_I/I_SLAVE_ATTACHMENT/plb_size_reg_0
   optimized to 0
FDR
		DIP_Switches_4Bit/DIP_Switches_4Bit/PLBV46_I/I_SLAVE_ATTACHMENT/plb_size_reg_1
   optimized to 0
FDR
		DIP_Switches_4Bit/DIP_Switches_4Bit/PLBV46_I/I_SLAVE_ATTACHMENT/plb_size_reg_2
   optimized to 0
FDR
		DIP_Switches_4Bit/DIP_Switches_4Bit/PLBV46_I/I_SLAVE_ATTACHMENT/plb_size_reg_3
   optimized to 0
FDR
		DIP_Switches_4Bit/DIP_Switches_4Bit/PLBV46_I/I_SLAVE_ATTACHMENT/plb_type_reg_0
   optimized to 0
FDR
		DIP_Switches_4Bit/DIP_Switches_4Bit/PLBV46_I/I_SLAVE_ATTACHMENT/plb_type_reg_1
   optimized to 0
FDR
		DIP_Switches_4Bit/DIP_Switches_4Bit/PLBV46_I/I_SLAVE_ATTACHMENT/plb_type_reg_2
   optimized to 0
GND 		DIP_Switches_4Bit/XST_GND
VCC 		DIP_Switches_4Bit/XST_VCC
LUT4
		LEDs_4Bit/LEDs_4Bit/PLBV46_I/I_SLAVE_ATTACHMENT/GEN_FOR_SHARED.rearbitrate_con
dition1_SW0
LUT2
		LEDs_4Bit/LEDs_4Bit/PLBV46_I/I_SLAVE_ATTACHMENT/GEN_FOR_SHARED.rearbitrate_con
dition1_SW2
FDR 		LEDs_4Bit/LEDs_4Bit/PLBV46_I/I_SLAVE_ATTACHMENT/plb_size_reg_0
   optimized to 0
FDR 		LEDs_4Bit/LEDs_4Bit/PLBV46_I/I_SLAVE_ATTACHMENT/plb_size_reg_1
   optimized to 0
FDR 		LEDs_4Bit/LEDs_4Bit/PLBV46_I/I_SLAVE_ATTACHMENT/plb_size_reg_2
   optimized to 0
FDR 		LEDs_4Bit/LEDs_4Bit/PLBV46_I/I_SLAVE_ATTACHMENT/plb_size_reg_3
   optimized to 0
FDR 		LEDs_4Bit/LEDs_4Bit/PLBV46_I/I_SLAVE_ATTACHMENT/plb_type_reg_0
   optimized to 0
FDR 		LEDs_4Bit/LEDs_4Bit/PLBV46_I/I_SLAVE_ATTACHMENT/plb_type_reg_1
   optimized to 0
FDR 		LEDs_4Bit/LEDs_4Bit/PLBV46_I/I_SLAVE_ATTACHMENT/plb_type_reg_2
   optimized to 0
GND 		LEDs_4Bit/XST_GND
VCC 		LEDs_4Bit/XST_VCC
LUT4
		Push_Buttons_4Bit/Push_Buttons_4Bit/PLBV46_I/I_SLAVE_ATTACHMENT/GEN_FOR_SHARED
.rearbitrate_condition1_SW0
LUT2
		Push_Buttons_4Bit/Push_Buttons_4Bit/PLBV46_I/I_SLAVE_ATTACHMENT/GEN_FOR_SHARED
.rearbitrate_condition1_SW2
FDR
		Push_Buttons_4Bit/Push_Buttons_4Bit/PLBV46_I/I_SLAVE_ATTACHMENT/plb_size_reg_0
   optimized to 0
FDR
		Push_Buttons_4Bit/Push_Buttons_4Bit/PLBV46_I/I_SLAVE_ATTACHMENT/plb_size_reg_1
   optimized to 0
FDR
		Push_Buttons_4Bit/Push_Buttons_4Bit/PLBV46_I/I_SLAVE_ATTACHMENT/plb_size_reg_2
   optimized to 0
FDR
		Push_Buttons_4Bit/Push_Buttons_4Bit/PLBV46_I/I_SLAVE_ATTACHMENT/plb_size_reg_3
   optimized to 0
FDR
		Push_Buttons_4Bit/Push_Buttons_4Bit/PLBV46_I/I_SLAVE_ATTACHMENT/plb_type_reg_0
   optimized to 0
FDR
		Push_Buttons_4Bit/Push_Buttons_4Bit/PLBV46_I/I_SLAVE_ATTACHMENT/plb_type_reg_1
   optimized to 0
FDR
		Push_Buttons_4Bit/Push_Buttons_4Bit/PLBV46_I/I_SLAVE_ATTACHMENT/plb_type_reg_2
   optimized to 0
GND 		Push_Buttons_4Bit/XST_GND
VCC 		Push_Buttons_4Bit/XST_VCC
LUT4
		RS232_Uart_1/RS232_Uart_1/PLBV46_I/I_SLAVE_ATTACHMENT/GEN_FOR_SHARED.rearbitra
te_condition1_SW0
LUT2
		RS232_Uart_1/RS232_Uart_1/PLBV46_I/I_SLAVE_ATTACHMENT/GEN_FOR_SHARED.rearbitra
te_condition1_SW2
FDR 		RS232_Uart_1/RS232_Uart_1/PLBV46_I/I_SLAVE_ATTACHMENT/plb_size_reg_0
   optimized to 0
FDR 		RS232_Uart_1/RS232_Uart_1/PLBV46_I/I_SLAVE_ATTACHMENT/plb_size_reg_1
   optimized to 0
FDR 		RS232_Uart_1/RS232_Uart_1/PLBV46_I/I_SLAVE_ATTACHMENT/plb_size_reg_2
   optimized to 0
FDR 		RS232_Uart_1/RS232_Uart_1/PLBV46_I/I_SLAVE_ATTACHMENT/plb_size_reg_3
   optimized to 0
FDR 		RS232_Uart_1/RS232_Uart_1/PLBV46_I/I_SLAVE_ATTACHMENT/plb_type_reg_0
   optimized to 0
FDR 		RS232_Uart_1/RS232_Uart_1/PLBV46_I/I_SLAVE_ATTACHMENT/plb_type_reg_1
   optimized to 0
FDR 		RS232_Uart_1/RS232_Uart_1/PLBV46_I/I_SLAVE_ATTACHMENT/plb_type_reg_2
   optimized to 0
GND 		RS232_Uart_1/XST_GND
VCC 		RS232_Uart_1/XST_VCC
GND 		XST_GND
GND 		chipscope_icon_0/chipscope_icon_0/i_chipscope_icon_0/XST_GND
VCC 		chipscope_icon_0/chipscope_icon_0/i_chipscope_icon_0/XST_VCC
GND
		chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CA
PCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_U
SE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/XST_GND
VCC
		chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CA
PCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_U
SE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/XST_VCC
VCC
		chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CA
PCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_U
SE_RPM_NE0.U_GAND_SRL_SET/XST_VCC
GND
		chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CA
PCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_
USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/XST_GND
VCC
		chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CA
PCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_
USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/XST_VCC
VCC
		chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CA
PCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_
USE_RPM_NE0.U_GAND_SRL_SET/XST_VCC
GND
		chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CA
PCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_
USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/XST_GND
VCC
		chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CA
PCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_
USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/XST_VCC
VCC
		chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CA
PCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_
USE_RPM_NE0.U_GAND_SRL_SET/XST_VCC
LUT4
		chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_STAT/F_SST
AT[12].I_STAT.U_STAT
LUT6
		chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX
/U_CS_MUX/I1.U_MUX2/Mmux_O113
LUT6
		chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX
/U_CS_MUX/I1.U_MUX2/Mmux_O19
GND
		chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/
G_NMU[1].U_M/U_MU/I_MUT_GAND.U_match/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_
S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/XST_GND
VCC
		chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/
G_NMU[1].U_M/U_MU/I_MUT_GAND.U_match/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_
S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/XST_VCC
VCC
		chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/
G_NMU[1].U_M/U_MU/I_MUT_GAND.U_match/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_
S6/I_USE_RPM_NE0.U_GAND_SRL_SET/XST_VCC
GND
		chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/
G_NMU[2].U_M/U_MU/I_MUT_GAND.U_match/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_
S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/XST_GND
VCC
		chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/
G_NMU[2].U_M/U_MU/I_MUT_GAND.U_match/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_
S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/XST_VCC
GND
		chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/
G_NMU[2].U_M/U_MU/I_MUT_GAND.U_match/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_
S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/XS
T_GND
VCC
		chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/
G_NMU[2].U_M/U_MU/I_MUT_GAND.U_match/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_
S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/XS
T_VCC
VCC
		chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/
G_NMU[2].U_M/U_MU/I_MUT_GAND.U_match/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_
S6/I_USE_RPM_NE0.U_GAND_SRL_SET/XST_VCC
GND 		chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/XST_GND
VCC 		chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/XST_VCC
GND 		clock_generator_0/XST_GND
VCC 		clock_generator_0/XST_VCC
GND 		dlmb/XST_GND
VCC 		dlmb/XST_VCC
GND 		dlmb_cntlr/XST_GND
GND 		funprof_0/XST_GND
VCC 		funprof_0/XST_VCC
LUT4
		funprof_0/funprof_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/GEN_FOR_SHARED.re
arbitrate_condition1_SW0
FDR
		funprof_0/funprof_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_size_reg_0
   optimized to 0
FDR
		funprof_0/funprof_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_size_reg_1
   optimized to 0
FDR
		funprof_0/funprof_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_size_reg_2
   optimized to 0
FDR
		funprof_0/funprof_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_size_reg_3
   optimized to 0
FDR
		funprof_0/funprof_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_type_reg_0
   optimized to 0
FDR
		funprof_0/funprof_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_type_reg_1
   optimized to 0
FDR
		funprof_0/funprof_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_type_reg_2
   optimized to 0
GND 		ilmb/XST_GND
VCC 		ilmb/XST_VCC
GND 		ilmb_cntlr/XST_GND
LUT3 		ilmb_cntlr/ilmb_cntlr/lmb_we<0><0>1
LUT3 		ilmb_cntlr/ilmb_cntlr/lmb_we<1><1>1
LUT3 		ilmb_cntlr/ilmb_cntlr/lmb_we<2><2>1
LUT3 		ilmb_cntlr/ilmb_cntlr/lmb_we<3><3>1
GND 		mb_plb/XST_GND
VCC 		mb_plb/XST_VCC
LUT4 		mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBSIZE_MUX/Y<0>1
LUT4 		mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBSIZE_MUX/Y<1>1
LUT4 		mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBSIZE_MUX/Y<2>1
LUT4 		mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBSIZE_MUX/Y<3>1
LUT4 		mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBTYPE_MUX/Y<0>1
LUT4 		mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBTYPE_MUX/Y<1>1
LUT4 		mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBTYPE_MUX/Y<2>1
FDR 		mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_size_0
   optimized to 0
FDR 		mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_size_1
   optimized to 0
FDR 		mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_size_2
   optimized to 0
FDR 		mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_size_3
   optimized to 0
FDR 		mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_type_0
   optimized to 0
FDR 		mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_type_1
   optimized to 0
FDR 		mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_type_2
   optimized to 0
FDR
		mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/BUS_LOCK_SM_BLK.s
m_buslock_reg
   optimized to 0
LUT6
		mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbctrl_sm_cs_FSM
_FFd4-In3
LUT5
		mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/sm_buslock_i1
LUT3
		mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/GTR_ONE_MASTER.FIXE
D_ARB_GEN.I_PRIOR_ENC/MASTER_LVLS[0].I_QUAL_MASTERS_REQUEST/Mmux_Lvl2111
LUT6
		mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/GTR_ONE_MASTER.FIXE
D_ARB_GEN.I_PRIOR_ENC/q_lvl_n<0><1>1_2
LUT6
		mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/GTR_ONE_MASTER.FIXE
D_ARB_GEN.I_PRIOR_ENC/q_lvl_n<0><1>1_3
LUT6
		mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/GTR_ONE_MASTER.FIXE
D_ARB_GEN.I_PRIOR_ENC/q_lvl_n<0><2>1_2
LUT6
		mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/GTR_ONE_MASTER.FIXE
D_ARB_GEN.I_PRIOR_ENC/q_lvl_n<0><2>1_3
LUT6
		mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/GTR_ONE_MASTER.FIXE
D_ARB_GEN.I_PRIOR_ENC/q_lvl_n<0><3>1_2
LUT6
		mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/GTR_ONE_MASTER.FIXE
D_ARB_GEN.I_PRIOR_ENC/q_lvl_n<0><3>1_3
LUT4
		mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_MUXEDSIGNALS/BUSLOCK_MUX/Y1
LUT6 		mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_WDT/wdtTimeOutCntrEnable1
LUT6
		mb_plb/mb_plb/GEN_SHARED.I_PLB_SLAVE_ORS/WAIT_OR/USE_LUT_OR_GEN.OR_PROCESS.yi<
6><0>1
GND 		mdm_0/XST_GND
VCC 		mdm_0/XST_VCC
GND 		microblaze_0/XST_GND
VCC 		microblaze_0/XST_VCC
LUT3
		microblaze_0/microblaze_0/Performance.Data_Flow_I/exception_registers_I1/FPGA_
Target.exception_carry_select_LUT
FDR
		microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_Perf/Performace_De
bug_Control.External_Dbg_Stop_Handle.dbg_stop_1
   optimized to 0
GND 		proc_sys_reset_0/XST_GND
VCC 		proc_sys_reset_0/XST_VCC
LUT2 		proc_sys_reset_0/proc_sys_reset_0/Chip_Reset_Req1
FD 		proc_sys_reset_0/proc_sys_reset_0/SEQ/chip_Reset_Req_d1
   optimized to 0
FD 		proc_sys_reset_0/proc_sys_reset_0/SEQ/chip_Reset_Req_d2
   optimized to 0
FD 		proc_sys_reset_0/proc_sys_reset_0/SEQ/chip_Reset_Req_d3
   optimized to 0
LUT4
		proc_sys_reset_0/proc_sys_reset_0/SEQ/chip_Reset_Req_d3_system_Reset_Req_d3_OR
_31_o1
FD 		proc_sys_reset_0/proc_sys_reset_0/SEQ/ris_edge
   optimized to 0
FD 		proc_sys_reset_0/proc_sys_reset_0/SEQ/system_Reset_Req_d1
   optimized to 0
FD 		proc_sys_reset_0/proc_sys_reset_0/SEQ/system_Reset_Req_d2
   optimized to 0
FD 		proc_sys_reset_0/proc_sys_reset_0/SEQ/system_Reset_Req_d3
   optimized to 0
LUT2 		proc_sys_reset_0/proc_sys_reset_0/System_Reset_Req1
GND 		lmb_bram/lmb_bram/XST_GND

Redundant Block(s):
TYPE 		BLOCK
LOCALBUF
		RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_
RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[1].MUXCY_L_I/MUXCY_
L_BUF
LOCALBUF
		RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_
RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[2].MUXCY_L_I/MUXCY_
L_BUF
LOCALBUF
		RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_
RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[3].MUXCY_L_I/MUXCY_
L_BUF
LOCALBUF
		RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_
RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I/MUXCY_
L_BUF
LOCALBUF
		RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_
RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I/MUXCY_
L_BUF
LOCALBUF
		RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_
RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[3].MUXCY_L_I/MUXCY_
L_BUF
LOCALBUF
		RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_
RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[2].MUXCY_L_I/MUXCY_
L_BUF
LOCALBUF
		RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_
RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[1].MUXCY_L_I/MUXCY_
L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Data_Flow_I/Zero_Detect_I/FPGA_Target.Pa
rt_Of_Zero_Carry_Start/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Data_Flow_I/Zero_Detect_I/FPGA_Target.Ze
ro_Detecting[0].I_Part_Of_Zero_Detect/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Data_Flow_I/Zero_Detect_I/FPGA_Target.Ze
ro_Detecting[1].I_Part_Of_Zero_Detect/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Data_Flow_I/Zero_Detect_I/FPGA_Target.Ze
ro_Detecting[2].I_Part_Of_Zero_Detect/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Data_Flow_I/Zero_Detect_I/FPGA_Target.Ze
ro_Detecting[3].I_Part_Of_Zero_Detect/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Data_Flow_I/Zero_Detect_I/FPGA_Target.Ze
ro_Detecting[4].I_Part_Of_Zero_Detect/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Data_Flow_I/Zero_Detect_I/FPGA_Target.Ze
ro_Detecting[5].I_Part_Of_Zero_Detect/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Data_Flow_I/exception_registers_I1/FPGA_
Target.Using_FPGA_LUT6.Gen_Ret_Addr[31].MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Data_Flow_I/exception_registers_I1/FPGA_
Target.Using_FPGA_LUT6.Gen_Ret_Addr[30].MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Data_Flow_I/exception_registers_I1/FPGA_
Target.Using_FPGA_LUT6.Gen_Ret_Addr[29].MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Data_Flow_I/exception_registers_I1/FPGA_
Target.Using_FPGA_LUT6.Gen_Ret_Addr[28].MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Data_Flow_I/exception_registers_I1/FPGA_
Target.Using_FPGA_LUT6.Gen_Ret_Addr[27].MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Data_Flow_I/exception_registers_I1/FPGA_
Target.Using_FPGA_LUT6.Gen_Ret_Addr[26].MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Data_Flow_I/exception_registers_I1/FPGA_
Target.Using_FPGA_LUT6.Gen_Ret_Addr[25].MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Data_Flow_I/exception_registers_I1/FPGA_
Target.Using_FPGA_LUT6.Gen_Ret_Addr[24].MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Data_Flow_I/exception_registers_I1/FPGA_
Target.Using_FPGA_LUT6.Gen_Ret_Addr[23].MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Data_Flow_I/exception_registers_I1/FPGA_
Target.Using_FPGA_LUT6.Gen_Ret_Addr[22].MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Data_Flow_I/exception_registers_I1/FPGA_
Target.Using_FPGA_LUT6.Gen_Ret_Addr[21].MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Data_Flow_I/exception_registers_I1/FPGA_
Target.Using_FPGA_LUT6.Gen_Ret_Addr[20].MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Data_Flow_I/exception_registers_I1/FPGA_
Target.Using_FPGA_LUT6.Gen_Ret_Addr[19].MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Data_Flow_I/exception_registers_I1/FPGA_
Target.Using_FPGA_LUT6.Gen_Ret_Addr[18].MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Data_Flow_I/exception_registers_I1/FPGA_
Target.Using_FPGA_LUT6.Gen_Ret_Addr[17].MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Data_Flow_I/exception_registers_I1/FPGA_
Target.Using_FPGA_LUT6.Gen_Ret_Addr[16].MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Data_Flow_I/exception_registers_I1/FPGA_
Target.Using_FPGA_LUT6.Gen_Ret_Addr[15].MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Data_Flow_I/exception_registers_I1/FPGA_
Target.Using_FPGA_LUT6.Gen_Ret_Addr[14].MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Data_Flow_I/exception_registers_I1/FPGA_
Target.Using_FPGA_LUT6.Gen_Ret_Addr[13].MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Data_Flow_I/exception_registers_I1/FPGA_
Target.Using_FPGA_LUT6.Gen_Ret_Addr[12].MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Data_Flow_I/exception_registers_I1/FPGA_
Target.Using_FPGA_LUT6.Gen_Ret_Addr[11].MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Data_Flow_I/exception_registers_I1/FPGA_
Target.Using_FPGA_LUT6.Gen_Ret_Addr[10].MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Data_Flow_I/exception_registers_I1/FPGA_
Target.Using_FPGA_LUT6.Gen_Ret_Addr[9].MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Data_Flow_I/exception_registers_I1/FPGA_
Target.Using_FPGA_LUT6.Gen_Ret_Addr[8].MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Data_Flow_I/exception_registers_I1/FPGA_
Target.Using_FPGA_LUT6.Gen_Ret_Addr[7].MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Data_Flow_I/exception_registers_I1/FPGA_
Target.Using_FPGA_LUT6.Gen_Ret_Addr[6].MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Data_Flow_I/exception_registers_I1/FPGA_
Target.Using_FPGA_LUT6.Gen_Ret_Addr[5].MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Data_Flow_I/exception_registers_I1/FPGA_
Target.Using_FPGA_LUT6.Gen_Ret_Addr[4].MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Data_Flow_I/exception_registers_I1/FPGA_
Target.Using_FPGA_LUT6.Gen_Ret_Addr[3].MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Data_Flow_I/exception_registers_I1/FPGA_
Target.Using_FPGA_LUT6.Gen_Ret_Addr[2].MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Data_Flow_I/exception_registers_I1/FPGA_
Target.Using_FPGA_LUT6.Gen_Ret_Addr[1].MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Data_Flow_I/exception_registers_I1/FPGA_
Target.CarryIn_MUXCY/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCM
P_instr.Using_FPGA_PCMP.carry_equal_byte1/MUXCY_L_Enable/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCM
P_instr.Using_FPGA_PCMP.carry_equal_byte1/The_Compare[2].MUXCY_L_I1/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCM
P_instr.Using_FPGA_PCMP.carry_equal_byte1/The_Compare[1].MUXCY_L_I1/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCM
P_instr.Using_FPGA_PCMP.carry_equal_byte1/The_Compare[0].MUXCY_L_I1/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCM
P_instr.Using_FPGA_PCMP.carry_equal_byte2/MUXCY_L_Enable/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCM
P_instr.Using_FPGA_PCMP.carry_equal_byte2/The_Compare[2].MUXCY_L_I1/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCM
P_instr.Using_FPGA_PCMP.carry_equal_byte2/The_Compare[1].MUXCY_L_I1/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCM
P_instr.Using_FPGA_PCMP.carry_equal_byte2/The_Compare[0].MUXCY_L_I1/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCM
P_instr.Using_FPGA_PCMP.carry_equal_byte3/MUXCY_L_Enable/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCM
P_instr.Using_FPGA_PCMP.carry_equal_byte3/The_Compare[2].MUXCY_L_I1/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCM
P_instr.Using_FPGA_PCMP.carry_equal_byte3/The_Compare[1].MUXCY_L_I1/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCM
P_instr.Using_FPGA_PCMP.carry_equal_byte3/The_Compare[0].MUXCY_L_I1/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCM
P_instr.Using_FPGA_PCMP.carry_equal_byte4/MUXCY_L_Enable/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCM
P_instr.Using_FPGA_PCMP.carry_equal_byte4/The_Compare[2].MUXCY_L_I1/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCM
P_instr.Using_FPGA_PCMP.carry_equal_byte4/The_Compare[1].MUXCY_L_I1/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCM
P_instr.Using_FPGA_PCMP.carry_equal_byte4/The_Compare[0].MUXCY_L_I1/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[0
].ALU_Bit_I1/Using_FPGA_LUT6.Last_Bit.Pre_MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[0
].ALU_Bit_I1/Using_FPGA_LUT6.Last_Bit.MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.Use_Carry_
Decoding.CarryIn_MUXCY/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[1
].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[2
].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[3
].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[4
].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[5
].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[6
].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[7
].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[8
].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[9
].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[1
0].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[1
1].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[1
2].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[1
3].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[1
4].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[1
5].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[1
6].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[1
7].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[1
8].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[1
9].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[2
0].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[2
1].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[2
2].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[2
3].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[2
4].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[2
5].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[2
6].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[2
7].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[2
8].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[2
9].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[3
0].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[3
1].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY
_JUMP_CARRY/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY
_JUMP_CARRY2/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY
_JUMP_CARRY3/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY
_JUMP_CARRY4/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA.Incr_PC[
29].MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA.Incr_PC[
28].MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA.Incr_PC[
27].MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA.Incr_PC[
26].MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA.Incr_PC[
25].MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA.Incr_PC[
24].MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA.Incr_PC[
23].MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA.Incr_PC[
22].MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA.Incr_PC[
21].MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA.Incr_PC[
20].MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA.Incr_PC[
19].MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA.Incr_PC[
18].MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA.Incr_PC[
17].MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA.Incr_PC[
16].MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA.Incr_PC[
15].MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA.Incr_PC[
14].MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA.Incr_PC[
13].MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA.Incr_PC[
12].MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA.Incr_PC[
11].MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA.Incr_PC[
10].MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA.Incr_PC[
9].MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA.Incr_PC[
8].MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA.Incr_PC[
7].MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA.Incr_PC[
6].MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA.Incr_PC[
5].MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA.Incr_PC[
4].MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA.Incr_PC[
3].MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA.Incr_PC[
2].MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA.Incr_PC[
1].MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Decode_I/mem_wait_on_ready_N_carry_or/Us
ing_FPGA.MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Decode_I/Use_MuxCy[9].OF_Piperun_Stage/U
sing_FPGA.MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Decode_I/Use_MuxCy[5].OF_Piperun_Stage/U
sing_FPGA.MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Decode_I/Use_MuxCy[7].OF_Piperun_Stage/U
sing_FPGA.MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Decode_I/Use_MuxCy[8].OF_Piperun_Stage/U
sing_FPGA.MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Decode_I/Use_MuxCy[6].OF_Piperun_Stage/U
sing_FPGA.MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Decode_I/Use_MuxCy[4].OF_Piperun_Stage/U
sing_FPGA.MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Decode_I/Use_MuxCy[1].OF_Piperun_Stage/U
sing_FPGA.MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Decode_I/if_pc_incr_carry_and_0/Using_FP
GA.MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Decode_I/Using_PC_Incr_Dbg_or_Prot.if_pc
_incr_carry_and_1/Using_FPGA.MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Decode_I/Use_MuxCy[2].OF_Piperun_Stage/U
sing_FPGA.MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Decode_I/if_pc_incr_carry_and_3/Using_FP
GA.MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Decode_I/Use_MuxCy[3].OF_Piperun_Stage/U
sing_FPGA.MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Decode_I/mem_PipeRun_carry_and/Using_FPG
A.MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.mem_databus_ready_sel_carry_or/Using_FPG
A.MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Using_Debug.combined_carry_or_I/Using_FP
GA.MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Using_Debug.debug_combinded_carry_or_I/U
sing_FPGA.MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Using_Debug.combined_carry_and_I2/Using_
FPGA.MUXCY_I/MUXCY_L_BUF
LOCALBUF
		mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Have_UARTs.TX_FIFO_I/Addr_Counters[0].U
sed_MuxCY.MUXCY_L_I/MUXCY_L_BUF
LOCALBUF
		mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Have_UARTs.TX_FIFO_I/Addr_Counters[1].U
sed_MuxCY.MUXCY_L_I/MUXCY_L_BUF
LOCALBUF
		mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Have_UARTs.TX_FIFO_I/Addr_Counters[2].U
sed_MuxCY.MUXCY_L_I/MUXCY_L_BUF
LOCALBUF
		mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Have_UARTs.RX_FIFO_I/Addr_Counters[0].U
sed_MuxCY.MUXCY_L_I/MUXCY_L_BUF
LOCALBUF
		mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Have_UARTs.RX_FIFO_I/Addr_Counters[1].U
sed_MuxCY.MUXCY_L_I/MUXCY_L_BUF
LOCALBUF
		mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Have_UARTs.RX_FIFO_I/Addr_Counters[2].U
sed_MuxCY.MUXCY_L_I/MUXCY_L_BUF
LOCALBUF
		chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_
CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/u_cnt/G[5].GnH.U_MUXCY/
MUXCY_L_BUF
LOCALBUF
		chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_
CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/u_cnt/G[4].GnH.U_MUXCY/
MUXCY_L_BUF
LOCALBUF
		chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_
CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/u_cnt/G[3].GnH.U_MUXCY/
MUXCY_L_BUF
LOCALBUF
		chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_
CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/u_cnt/G[2].GnH.U_MUXCY/
MUXCY_L_BUF
LOCALBUF
		chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_
CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/u_cnt/G[1].GnH.U_MUXCY/
MUXCY_L_BUF
LOCALBUF
		chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_
CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/u_cnt/G[0].GnH.U_MUXCY/
MUXCY_L_BUF
LOCALBUF
		chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CA
PCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[0].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CA
PCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[1].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CA
PCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[2].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CA
PCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[3].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CA
PCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[4].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CA
PCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[5].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CA
PCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[6].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CA
PCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[7].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CA
PCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[8].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CA
PCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[0].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CA
PCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[1].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CA
PCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[2].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CA
PCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[3].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CA
PCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[4].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CA
PCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[5].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CA
PCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[6].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CA
PCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[7].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CA
PCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[8].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_
CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[8].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_
CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[7].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_
CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[6].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_
CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[5].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_
CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[4].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_
CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[3].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_
CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[2].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_
CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[1].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_
CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[0].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_STA
T_CNT/G[8].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_STA
T_CNT/G[7].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_STA
T_CNT/G[6].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_STA
T_CNT/G[5].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_STA
T_CNT/G[4].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_STA
T_CNT/G[3].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_STA
T_CNT/G[2].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_STA
T_CNT/G[1].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_STA
T_CNT/G[0].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/
G_NMU[0].U_M/U_MU/I_MUT_RANGE.U_match/U_VAR.U_MLOWER/I_SRL32.U_VAR_SRL32/I_TW_GT
E16.F_TW[0].I_YES_RPM.U_MUXD/MUXCY_L_BUF
LOCALBUF
		chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/
G_NMU[0].U_M/U_MU/I_MUT_RANGE.U_match/U_VAR.U_MLOWER/I_SRL32.U_VAR_SRL32/I_TW_GT
E16.F_TW[0].I_YES_RPM.U_MUXC/MUXCY_L_BUF
LOCALBUF
		chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/
G_NMU[0].U_M/U_MU/I_MUT_RANGE.U_match/U_VAR.U_MLOWER/I_SRL32.U_VAR_SRL32/I_TW_GT
E16.F_TW[0].I_YES_RPM.U_MUXB/MUXCY_L_BUF
LOCALBUF
		chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/
G_NMU[0].U_M/U_MU/I_MUT_RANGE.U_match/U_VAR.U_MLOWER/I_SRL32.U_VAR_SRL32/I_TW_GT
E16.F_TW[0].I_YES_RPM.U_MUXA/MUXCY_L_BUF
LOCALBUF
		chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/
G_NMU[0].U_M/U_MU/I_MUT_RANGE.U_match/U_VAR.U_MLOWER/I_SRL32.U_VAR_SRL32/I_TW_GT
E16.F_TW[1].I_YES_RPM.U_MUXD/MUXCY_L_BUF
LOCALBUF
		chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/
G_NMU[0].U_M/U_MU/I_MUT_RANGE.U_match/U_VAR.U_MLOWER/I_SRL32.U_VAR_SRL32/I_TW_GT
E16.F_TW[1].I_YES_RPM.U_MUXC/MUXCY_L_BUF
LOCALBUF
		chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/
G_NMU[0].U_M/U_MU/I_MUT_RANGE.U_match/U_VAR.U_MLOWER/I_SRL32.U_VAR_SRL32/I_TW_GT
E16.F_TW[1].I_YES_RPM.U_MUXB/MUXCY_L_BUF
LOCALBUF
		chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/
G_NMU[0].U_M/U_MU/I_MUT_RANGE.U_match/U_VAR.U_MLOWER/I_SRL32.U_VAR_SRL32/I_TW_GT
E16.F_TW[1].I_YES_RPM.U_MUXA/MUXCY_L_BUF
LOCALBUF
		chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/
G_NMU[0].U_M/U_MU/I_MUT_RANGE.U_match/U_VAR.U_MLOWER/I_SRL32.U_VAR_SRL32/I_TW_GT
E16.F_TW[1].I_YES_RPM.I_OREG.U_MUXL/MUXCY_L_BUF
LOCALBUF
		chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/
G_NMU[0].U_M/U_MU/I_MUT_RANGE.U_match/U_VAR.U_MUPPER/I_SRL32.U_VAR_SRL32/I_TW_GT
E16.F_TW[0].I_YES_RPM.U_MUXD/MUXCY_L_BUF
LOCALBUF
		chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/
G_NMU[0].U_M/U_MU/I_MUT_RANGE.U_match/U_VAR.U_MUPPER/I_SRL32.U_VAR_SRL32/I_TW_GT
E16.F_TW[0].I_YES_RPM.U_MUXC/MUXCY_L_BUF
LOCALBUF
		chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/
G_NMU[0].U_M/U_MU/I_MUT_RANGE.U_match/U_VAR.U_MUPPER/I_SRL32.U_VAR_SRL32/I_TW_GT
E16.F_TW[0].I_YES_RPM.U_MUXB/MUXCY_L_BUF
LOCALBUF
		chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/
G_NMU[0].U_M/U_MU/I_MUT_RANGE.U_match/U_VAR.U_MUPPER/I_SRL32.U_VAR_SRL32/I_TW_GT
E16.F_TW[0].I_YES_RPM.U_MUXA/MUXCY_L_BUF
LOCALBUF
		chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/
G_NMU[0].U_M/U_MU/I_MUT_RANGE.U_match/U_VAR.U_MUPPER/I_SRL32.U_VAR_SRL32/I_TW_GT
E16.F_TW[1].I_YES_RPM.U_MUXD/MUXCY_L_BUF
LOCALBUF
		chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/
G_NMU[0].U_M/U_MU/I_MUT_RANGE.U_match/U_VAR.U_MUPPER/I_SRL32.U_VAR_SRL32/I_TW_GT
E16.F_TW[1].I_YES_RPM.U_MUXC/MUXCY_L_BUF
LOCALBUF
		chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/
G_NMU[0].U_M/U_MU/I_MUT_RANGE.U_match/U_VAR.U_MUPPER/I_SRL32.U_VAR_SRL32/I_TW_GT
E16.F_TW[1].I_YES_RPM.U_MUXB/MUXCY_L_BUF
LOCALBUF
		chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/
G_NMU[0].U_M/U_MU/I_MUT_RANGE.U_match/U_VAR.U_MUPPER/I_SRL32.U_VAR_SRL32/I_TW_GT
E16.F_TW[1].I_YES_RPM.U_MUXA/MUXCY_L_BUF
LOCALBUF
		chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/
G_NMU[0].U_M/U_MU/I_MUT_RANGE.U_match/U_VAR.U_MUPPER/I_SRL32.U_VAR_SRL32/I_TW_GT
E16.F_TW[1].I_YES_RPM.I_OREG.U_MUXL/MUXCY_L_BUF
LOCALBUF
		chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/
G_NMU[1].U_M/U_MU/I_MUT_GAND.U_match/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_
S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/I_IS_TERMINATIO
N_SLICE_NE0.U_MUXF/MUXCY_L_BUF
LOCALBUF
		chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/
G_NMU[1].U_M/U_MU/I_MUT_GAND.U_match/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_
S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_MUXA/MUXCY_L_
BUF
LOCALBUF
		chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/
G_NMU[1].U_M/U_MU/I_MUT_GAND.U_match/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_
S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_MUXB/MUXCY_L_
BUF
LOCALBUF
		chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/
G_NMU[1].U_M/U_MU/I_MUT_GAND.U_match/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_
S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_MUXC/MUXCY_L_
BUF
LOCALBUF
		chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/
G_NMU[1].U_M/U_MU/I_MUT_GAND.U_match/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_
S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_MUXD/MUXCY_L_
BUF
LOCALBUF
		chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/
G_NMU[2].U_M/U_MU/I_MUT_GAND.U_match/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_
S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_
MUXA/MUXCY_L_BUF
LOCALBUF
		chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/
G_NMU[2].U_M/U_MU/I_MUT_GAND.U_match/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_
S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_
MUXB/MUXCY_L_BUF
LOCALBUF
		chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/
G_NMU[2].U_M/U_MU/I_MUT_GAND.U_match/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_
S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_
MUXC/MUXCY_L_BUF
LOCALBUF
		chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/
G_NMU[2].U_M/U_MU/I_MUT_GAND.U_match/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_
S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_
MUXD/MUXCY_L_BUF
LOCALBUF
		chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/
G_NMU[2].U_M/U_MU/I_MUT_GAND.U_match/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_
S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/I_IS_TERMINATIO
N_SLICE_NE0.U_MUXF/MUXCY_L_BUF
LOCALBUF
		chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/
G_NMU[2].U_M/U_MU/I_MUT_GAND.U_match/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_
S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_MUXC/MUXCY_L_
BUF
LOCALBUF
		chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/
G_NMU[2].U_M/U_MU/I_MUT_GAND.U_match/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_
S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_MUXD/MUXCY_L_
BUF
LOCALBUF
		chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/
G_NMU[2].U_M/U_MU/I_MUT_GAND.U_match/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_
S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_MUXB/MUXCY_L_
BUF
LOCALBUF
		chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/
G_NMU[2].U_M/U_MU/I_MUT_GAND.U_match/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_
S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_MUXA/MUXCY_L_
BUF
LOCALBUF
		chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CA
PCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_U
SE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/I_IS_TERMINATION_SLIC
E_NE0.U_MUXF/MUXCY_L_BUF
LOCALBUF
		chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CA
PCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_U
SE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_MUXA/MUXCY_L_BUF
LOCALBUF
		chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CA
PCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_U
SE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_MUXB/MUXCY_L_BUF
LOCALBUF
		chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CA
PCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_U
SE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_MUXC/MUXCY_L_BUF
LOCALBUF
		chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CA
PCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_U
SE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_MUXD/MUXCY_L_BUF
LOCALBUF
		chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CA
PCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_
USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/I_IS_TERMINATION_SLI
CE_NE0.U_MUXF/MUXCY_L_BUF
LOCALBUF
		chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CA
PCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_
USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_MUXA/MUXCY_L_BUF
LOCALBUF
		chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CA
PCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_
USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_MUXB/MUXCY_L_BUF
LOCALBUF
		chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CA
PCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_
USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_MUXC/MUXCY_L_BUF
LOCALBUF
		chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CA
PCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_
USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_MUXD/MUXCY_L_BUF
LOCALBUF
		chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CA
PCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_
USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/I_IS_TERMINATION_SLI
CE_NE0.U_MUXF/MUXCY_L_BUF
LOCALBUF
		chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CA
PCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_
USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_MUXA/MUXCY_L_BUF
LOCALBUF
		chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CA
PCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_
USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_MUXB/MUXCY_L_BUF
LOCALBUF
		chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CA
PCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_
USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_MUXC/MUXCY_L_BUF
LOCALBUF
		chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CA
PCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_
USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_MUXD/MUXCY_L_BUF
LOCALBUF
		chipscope_icon_0/chipscope_icon_0/i_chipscope_icon_0/U0/U_ICON/U_STAT/U_STAT_C
NT/G[4].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		chipscope_icon_0/chipscope_icon_0/i_chipscope_icon_0/U0/U_ICON/U_STAT/U_STAT_C
NT/G[3].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		chipscope_icon_0/chipscope_icon_0/i_chipscope_icon_0/U0/U_ICON/U_STAT/U_STAT_C
NT/G[2].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		chipscope_icon_0/chipscope_icon_0/i_chipscope_icon_0/U0/U_ICON/U_STAT/U_STAT_C
NT/G[1].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		chipscope_icon_0/chipscope_icon_0/i_chipscope_icon_0/U0/U_ICON/U_STAT/U_STAT_C
NT/G[0].GnH.U_MUXCY/MUXCY_L_BUF
LUT1
		RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/BAUD_RATE_I/Mcount_count_cy<0>_rt
INV 		microblaze_0/microblaze_0/DReady_inv1_INV_0
LUT1
		microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_Perf/Mcount_shift_
count_xor<7>_rt
LUT1
		microblaze_0/microblaze_0/Performance.Data_Flow_I/Zero_Detect_I/FPGA_Target.Pa
rt_Of_Zero_Carry_Start_rt
LUT1
		microblaze_0/microblaze_0/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCM
P_instr.Using_FPGA_PCMP.carry_equal_byte1/MUXCY_L_Enable_rt
LUT1
		microblaze_0/microblaze_0/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCM
P_instr.Using_FPGA_PCMP.carry_equal_byte2/MUXCY_L_Enable_rt
LUT1
		microblaze_0/microblaze_0/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCM
P_instr.Using_FPGA_PCMP.carry_equal_byte3/MUXCY_L_Enable_rt
LUT1
		microblaze_0/microblaze_0/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCM
P_instr.Using_FPGA_PCMP.carry_equal_byte4/MUXCY_L_Enable_rt
LUT1
		microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA.Incr_PC[
29].MUXCY_I_rt
LUT1
		microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA.Incr_PC[
28].MUXCY_I_rt
LUT1
		microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA.Incr_PC[
27].MUXCY_I_rt
LUT1
		microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA.Incr_PC[
26].MUXCY_I_rt
LUT1
		microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA.Incr_PC[
25].MUXCY_I_rt
LUT1
		microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA.Incr_PC[
24].MUXCY_I_rt
LUT1
		microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA.Incr_PC[
23].MUXCY_I_rt
LUT1
		microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA.Incr_PC[
22].MUXCY_I_rt
LUT1
		microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA.Incr_PC[
21].MUXCY_I_rt
LUT1
		microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA.Incr_PC[
20].MUXCY_I_rt
LUT1
		microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA.Incr_PC[
19].MUXCY_I_rt
LUT1
		microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA.Incr_PC[
18].MUXCY_I_rt
LUT1
		microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA.Incr_PC[
17].MUXCY_I_rt
LUT1
		microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA.Incr_PC[
16].MUXCY_I_rt
LUT1
		microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA.Incr_PC[
15].MUXCY_I_rt
LUT1
		microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA.Incr_PC[
14].MUXCY_I_rt
LUT1
		microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA.Incr_PC[
13].MUXCY_I_rt
LUT1
		microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA.Incr_PC[
12].MUXCY_I_rt
LUT1
		microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA.Incr_PC[
11].MUXCY_I_rt
LUT1
		microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA.Incr_PC[
10].MUXCY_I_rt
LUT1
		microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA.Incr_PC[
9].MUXCY_I_rt
LUT1
		microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA.Incr_PC[
8].MUXCY_I_rt
LUT1
		microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA.Incr_PC[
7].MUXCY_I_rt
LUT1
		microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA.Incr_PC[
6].MUXCY_I_rt
LUT1
		microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA.Incr_PC[
5].MUXCY_I_rt
LUT1
		microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA.Incr_PC[
4].MUXCY_I_rt
LUT1
		microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA.Incr_PC[
3].MUXCY_I_rt
LUT1
		microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA.Incr_PC[
2].MUXCY_I_rt
LUT1
		microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA.Incr_PC[
1].MUXCY_I_rt
LUT1
		microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA.Incr_PC[
0].MUXCY_I_rt
LUT1
		microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_Perf/Mcount_shift_
count_cy<1>_rt
LUT1
		microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_Perf/Mcount_shift_
count_cy<2>_rt
LUT1
		microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_Perf/Mcount_shift_
count_cy<3>_rt
LUT1
		microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_Perf/Mcount_shift_
count_cy<4>_rt
LUT1
		microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_Perf/Mcount_shift_
count_cy<5>_rt
LUT1
		microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_Perf/Mcount_shift_
count_cy<6>_rt
MULT_AND
		microblaze_0/microblaze_0/Performance.Data_Flow_I/exception_registers_I1/FPGA_
Target.MULT_AND_I
INV
		microblaze_0/microblaze_0/Performance.Data_Flow_I/exception_registers_I1/use_i
ncrement1_INV_0
LUT1
		funprof_0/funprof_0/USER_LOGIC_I/funprof_inst/counter_1/Mcount_count_xor<31>_r
t
LUT1
		funprof_0/funprof_0/USER_LOGIC_I/funprof_inst/counter_1/Mcount_count_cy<1>_rt
LUT1
		funprof_0/funprof_0/USER_LOGIC_I/funprof_inst/counter_1/Mcount_count_cy<2>_rt
LUT1
		funprof_0/funprof_0/USER_LOGIC_I/funprof_inst/counter_1/Mcount_count_cy<3>_rt
LUT1
		funprof_0/funprof_0/USER_LOGIC_I/funprof_inst/counter_1/Mcount_count_cy<4>_rt
LUT1
		funprof_0/funprof_0/USER_LOGIC_I/funprof_inst/counter_1/Mcount_count_cy<5>_rt
LUT1
		funprof_0/funprof_0/USER_LOGIC_I/funprof_inst/counter_1/Mcount_count_cy<6>_rt
LUT1
		funprof_0/funprof_0/USER_LOGIC_I/funprof_inst/counter_1/Mcount_count_cy<7>_rt
LUT1
		funprof_0/funprof_0/USER_LOGIC_I/funprof_inst/counter_1/Mcount_count_cy<8>_rt
LUT1
		funprof_0/funprof_0/USER_LOGIC_I/funprof_inst/counter_1/Mcount_count_cy<9>_rt
LUT1
		funprof_0/funprof_0/USER_LOGIC_I/funprof_inst/counter_1/Mcount_count_cy<10>_rt
LUT1
		funprof_0/funprof_0/USER_LOGIC_I/funprof_inst/counter_1/Mcount_count_cy<11>_rt
LUT1
		funprof_0/funprof_0/USER_LOGIC_I/funprof_inst/counter_1/Mcount_count_cy<12>_rt
LUT1
		funprof_0/funprof_0/USER_LOGIC_I/funprof_inst/counter_1/Mcount_count_cy<13>_rt
LUT1
		funprof_0/funprof_0/USER_LOGIC_I/funprof_inst/counter_1/Mcount_count_cy<14>_rt
LUT1
		funprof_0/funprof_0/USER_LOGIC_I/funprof_inst/counter_1/Mcount_count_cy<15>_rt
LUT1
		funprof_0/funprof_0/USER_LOGIC_I/funprof_inst/counter_1/Mcount_count_cy<16>_rt
LUT1
		funprof_0/funprof_0/USER_LOGIC_I/funprof_inst/counter_1/Mcount_count_cy<17>_rt
LUT1
		funprof_0/funprof_0/USER_LOGIC_I/funprof_inst/counter_1/Mcount_count_cy<18>_rt
LUT1
		funprof_0/funprof_0/USER_LOGIC_I/funprof_inst/counter_1/Mcount_count_cy<19>_rt
LUT1
		funprof_0/funprof_0/USER_LOGIC_I/funprof_inst/counter_1/Mcount_count_cy<20>_rt
LUT1
		funprof_0/funprof_0/USER_LOGIC_I/funprof_inst/counter_1/Mcount_count_cy<21>_rt
LUT1
		funprof_0/funprof_0/USER_LOGIC_I/funprof_inst/counter_1/Mcount_count_cy<22>_rt
LUT1
		funprof_0/funprof_0/USER_LOGIC_I/funprof_inst/counter_1/Mcount_count_cy<23>_rt
LUT1
		funprof_0/funprof_0/USER_LOGIC_I/funprof_inst/counter_1/Mcount_count_cy<24>_rt
LUT1
		funprof_0/funprof_0/USER_LOGIC_I/funprof_inst/counter_1/Mcount_count_cy<25>_rt
LUT1
		funprof_0/funprof_0/USER_LOGIC_I/funprof_inst/counter_1/Mcount_count_cy<26>_rt
LUT1
		funprof_0/funprof_0/USER_LOGIC_I/funprof_inst/counter_1/Mcount_count_cy<27>_rt
LUT1
		funprof_0/funprof_0/USER_LOGIC_I/funprof_inst/counter_1/Mcount_count_cy<28>_rt
LUT1
		funprof_0/funprof_0/USER_LOGIC_I/funprof_inst/counter_1/Mcount_count_cy<29>_rt
LUT1
		funprof_0/funprof_0/USER_LOGIC_I/funprof_inst/counter_1/Mcount_count_cy<30>_rt
LUT1
		chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/
G_NMU[0].U_M/U_MU/I_MUT_RANGE.U_match/U_VAR.U_MLOWER/I_SRL32.U_VAR_SRL32/I_TW_GT
E16.F_TW[0].I_YES_RPM.U_MUXD_rt
LUT1
		chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/
G_NMU[0].U_M/U_MU/I_MUT_RANGE.U_match/U_VAR.U_MLOWER/I_SRL32.U_VAR_SRL32/I_TW_GT
E16.F_TW[0].I_YES_RPM.U_MUXC_rt
LUT1
		chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/
G_NMU[0].U_M/U_MU/I_MUT_RANGE.U_match/U_VAR.U_MLOWER/I_SRL32.U_VAR_SRL32/I_TW_GT
E16.F_TW[0].I_YES_RPM.U_MUXB_rt
LUT1
		chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/
G_NMU[0].U_M/U_MU/I_MUT_RANGE.U_match/U_VAR.U_MLOWER/I_SRL32.U_VAR_SRL32/I_TW_GT
E16.F_TW[0].I_YES_RPM.U_MUXA_rt
LUT1
		chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/
G_NMU[0].U_M/U_MU/I_MUT_RANGE.U_match/U_VAR.U_MLOWER/I_SRL32.U_VAR_SRL32/I_TW_GT
E16.F_TW[1].I_YES_RPM.U_MUXD_rt
LUT1
		chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/
G_NMU[0].U_M/U_MU/I_MUT_RANGE.U_match/U_VAR.U_MLOWER/I_SRL32.U_VAR_SRL32/I_TW_GT
E16.F_TW[1].I_YES_RPM.U_MUXC_rt
LUT1
		chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/
G_NMU[0].U_M/U_MU/I_MUT_RANGE.U_match/U_VAR.U_MLOWER/I_SRL32.U_VAR_SRL32/I_TW_GT
E16.F_TW[1].I_YES_RPM.U_MUXB_rt
LUT1
		chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/
G_NMU[0].U_M/U_MU/I_MUT_RANGE.U_match/U_VAR.U_MLOWER/I_SRL32.U_VAR_SRL32/I_TW_GT
E16.F_TW[1].I_YES_RPM.U_MUXA_rt
LUT1
		chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/
G_NMU[0].U_M/U_MU/I_MUT_RANGE.U_match/U_VAR.U_MUPPER/I_SRL32.U_VAR_SRL32/I_TW_GT
E16.F_TW[0].I_YES_RPM.U_MUXD_rt
LUT1
		chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/
G_NMU[0].U_M/U_MU/I_MUT_RANGE.U_match/U_VAR.U_MUPPER/I_SRL32.U_VAR_SRL32/I_TW_GT
E16.F_TW[0].I_YES_RPM.U_MUXC_rt
LUT1
		chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/
G_NMU[0].U_M/U_MU/I_MUT_RANGE.U_match/U_VAR.U_MUPPER/I_SRL32.U_VAR_SRL32/I_TW_GT
E16.F_TW[0].I_YES_RPM.U_MUXB_rt
LUT1
		chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/
G_NMU[0].U_M/U_MU/I_MUT_RANGE.U_match/U_VAR.U_MUPPER/I_SRL32.U_VAR_SRL32/I_TW_GT
E16.F_TW[0].I_YES_RPM.U_MUXA_rt
LUT1
		chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/
G_NMU[0].U_M/U_MU/I_MUT_RANGE.U_match/U_VAR.U_MUPPER/I_SRL32.U_VAR_SRL32/I_TW_GT
E16.F_TW[1].I_YES_RPM.U_MUXD_rt
LUT1
		chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/
G_NMU[0].U_M/U_MU/I_MUT_RANGE.U_match/U_VAR.U_MUPPER/I_SRL32.U_VAR_SRL32/I_TW_GT
E16.F_TW[1].I_YES_RPM.U_MUXC_rt
LUT1
		chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/
G_NMU[0].U_M/U_MU/I_MUT_RANGE.U_match/U_VAR.U_MUPPER/I_SRL32.U_VAR_SRL32/I_TW_GT
E16.F_TW[1].I_YES_RPM.U_MUXB_rt
LUT1
		chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/
G_NMU[0].U_M/U_MU/I_MUT_RANGE.U_match/U_VAR.U_MUPPER/I_SRL32.U_VAR_SRL32/I_TW_GT
E16.F_TW[1].I_YES_RPM.U_MUXA_rt
LUT1
		chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_
CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/u_cnt/G[6].U_LUT
LUT1
		chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_
CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/I_WIDTH_7.u_tc_1
LUT1
		chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_
CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/u_cnt/G[5].U_LUT
LUT1
		chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_
CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/u_cnt/G[4].U_LUT
LUT1
		chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_
CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/u_cnt/G[3].U_LUT
LUT1
		chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_
CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/u_cnt/G[2].U_LUT
LUT1
		chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_
CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/u_cnt/G[1].U_LUT
LUT1
		chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_
CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/u_cnt/G[0].U_LUT
LUT1
		chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CA
PCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[0].U_LUT
LUT1
		chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CA
PCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[1].U_LUT
LUT1
		chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CA
PCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[2].U_LUT
LUT1
		chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CA
PCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[3].U_LUT
LUT1
		chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CA
PCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[4].U_LUT
LUT1
		chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CA
PCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[5].U_LUT
LUT1
		chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CA
PCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[6].U_LUT
LUT1
		chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CA
PCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[7].U_LUT
LUT1
		chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CA
PCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[8].U_LUT
LUT1
		chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CA
PCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[9].U_LUT
LUT1
		chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CA
PCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[0].U_LUT
LUT1
		chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CA
PCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[1].U_LUT
LUT1
		chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CA
PCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[2].U_LUT
LUT1
		chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CA
PCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[3].U_LUT
LUT1
		chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CA
PCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[4].U_LUT
LUT1
		chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CA
PCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[5].U_LUT
LUT1
		chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CA
PCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[6].U_LUT
LUT1
		chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CA
PCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[7].U_LUT
LUT1
		chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CA
PCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[8].U_LUT
LUT1
		chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CA
PCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[9].U_LUT
LUT1
		chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_
CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[9].U_LUT
LUT1
		chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_
CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[8].U_LUT
LUT1
		chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_
CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[7].U_LUT
LUT1
		chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_
CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[6].U_LUT
LUT1
		chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_
CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[5].U_LUT
LUT1
		chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_
CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[4].U_LUT
LUT1
		chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_
CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[3].U_LUT
LUT1
		chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_
CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[2].U_LUT
LUT1
		chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_
CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[1].U_LUT
LUT1
		chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_
CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[0].U_LUT
LUT1
		chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_STA
T_CNT/G[9].U_LUT
LUT1
		chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_STA
T_CNT/G[8].U_LUT
LUT1
		chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_STA
T_CNT/G[7].U_LUT
LUT1
		chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_STA
T_CNT/G[6].U_LUT
LUT1
		chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_STA
T_CNT/G[5].U_LUT
LUT1
		chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_STA
T_CNT/G[4].U_LUT
LUT1
		chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_STA
T_CNT/G[3].U_LUT
LUT1
		chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_STA
T_CNT/G[2].U_LUT
LUT1
		chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_STA
T_CNT/G[1].U_LUT
LUT1
		chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_STA
T_CNT/G[0].U_LUT
INV
		chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_STA
TCMD_n
LUT1
		chipscope_icon_0/chipscope_icon_0/i_chipscope_icon_0/U0/U_ICON/U_STAT/U_STAT_C
NT/G[5].U_LUT
LUT1
		chipscope_icon_0/chipscope_icon_0/i_chipscope_icon_0/U0/U_ICON/U_STAT/U_STAT_C
NT/G[4].U_LUT
LUT1
		chipscope_icon_0/chipscope_icon_0/i_chipscope_icon_0/U0/U_ICON/U_STAT/U_STAT_C
NT/G[3].U_LUT
LUT1
		chipscope_icon_0/chipscope_icon_0/i_chipscope_icon_0/U0/U_ICON/U_STAT/U_STAT_C
NT/G[2].U_LUT
LUT1
		chipscope_icon_0/chipscope_icon_0/i_chipscope_icon_0/U0/U_ICON/U_STAT/U_STAT_C
NT/G[1].U_LUT
LUT1
		chipscope_icon_0/chipscope_icon_0/i_chipscope_icon_0/U0/U_ICON/U_STAT/U_STAT_C
NT/G[0].U_LUT
INV
		chipscope_icon_0/chipscope_icon_0/i_chipscope_icon_0/U0/U_ICON/U_STAT/U_STATCM
D_n
MUXF7
		mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/Mmux_LoadDisReg22
LUT4 		mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Insert_Delays[0].LUT_Delay
LUT6 		mb_plb/mb_plb/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y<0><0>1
LUT6 		mb_plb/mb_plb/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y<1><129>1
LUT6 		mb_plb/mb_plb/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y<2><130>1
LUT6 		mb_plb/mb_plb/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y<3><131>1
LUT6 		mb_plb/mb_plb/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y<4><100>1
LUT6 		mb_plb/mb_plb/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y<5><101>1
LUT6 		mb_plb/mb_plb/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y<6><102>1
LUT6 		mb_plb/mb_plb/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y<7><103>1
LUT6 		mb_plb/mb_plb/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y<8><104>1
LUT6 		mb_plb/mb_plb/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y<9><105>1
LUT6 		mb_plb/mb_plb/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y<10><106>1
LUT6 		mb_plb/mb_plb/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y<11><107>1
LUT6 		mb_plb/mb_plb/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y<12><108>1
LUT6 		mb_plb/mb_plb/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y<13><109>1
LUT6 		mb_plb/mb_plb/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y<14><110>1
LUT6 		mb_plb/mb_plb/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y<15><111>1
LUT6 		mb_plb/mb_plb/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y<16><112>1
LUT6 		mb_plb/mb_plb/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y<17><113>1
LUT6 		mb_plb/mb_plb/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y<18><114>1
LUT6 		mb_plb/mb_plb/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y<19><115>1
LUT6 		mb_plb/mb_plb/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y<20><116>1
LUT6 		mb_plb/mb_plb/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y<21><117>1
LUT6 		mb_plb/mb_plb/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y<22><118>1
LUT6 		mb_plb/mb_plb/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y<23><119>1
LUT5 		mdm_0/mdm_0/MDM_Core_I1/Mmux_valid_access11
LUT4
		RS232_Uart_1/RS232_Uart_1/PLBV46_I/I_SLAVE_ATTACHMENT/GEN_FOR_SHARED.rearbitra
te_condition1_SW3
LUT4
		LEDs_4Bit/LEDs_4Bit/PLBV46_I/I_SLAVE_ATTACHMENT/GEN_FOR_SHARED.rearbitrate_con
dition1_SW3
LUT4
		Push_Buttons_4Bit/Push_Buttons_4Bit/PLBV46_I/I_SLAVE_ATTACHMENT/GEN_FOR_SHARED
.rearbitrate_condition1_SW3
LUT4
		DIP_Switches_4Bit/DIP_Switches_4Bit/PLBV46_I/I_SLAVE_ATTACHMENT/GEN_FOR_SHARED
.rearbitrate_condition1_SW3
LUT6
		mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbctrl_sm_cs_FSM
_FFd4-In51

Section 6 - IOB Properties
--------------------------

+---------------------------------------------------------------------------------------------------------------------------------------------------------+
| IOB Name                           | Type             | Direction | IO Standard          | Diff  | Drive    | Slew | Reg (s)      | Resistor | IOB      |
|                                    |                  |           |                      | Term  | Strength | Rate |              |          | Delay    |
+---------------------------------------------------------------------------------------------------------------------------------------------------------+
| fpga_0_DIP_Switches_4Bit_GPIO_IO_p | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW | OFF          |          |          |
| in<0>                              |                  |           |                      |       |          |      |              |          |          |
| fpga_0_DIP_Switches_4Bit_GPIO_IO_p | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW | OFF          |          |          |
| in<1>                              |                  |           |                      |       |          |      |              |          |          |
| fpga_0_DIP_Switches_4Bit_GPIO_IO_p | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW | OFF          |          |          |
| in<2>                              |                  |           |                      |       |          |      |              |          |          |
| fpga_0_DIP_Switches_4Bit_GPIO_IO_p | IOB              | BIDIR     | LVCMOS15             |       | 12       | SLOW | OFF          |          |          |
| in<3>                              |                  |           |                      |       |          |      |              |          |          |
| fpga_0_LEDs_4Bit_GPIO_IO_pin<0>    | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW | OFF          |          |          |
| fpga_0_LEDs_4Bit_GPIO_IO_pin<1>    | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW | OFF          |          |          |
| fpga_0_LEDs_4Bit_GPIO_IO_pin<2>    | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW | OFF          |          |          |
| fpga_0_LEDs_4Bit_GPIO_IO_pin<3>    | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW | OFF          |          |          |
| fpga_0_Push_Buttons_4Bit_GPIO_IO_p | IOB              | BIDIR     | LVCMOS15             |       | 12       | SLOW | OFF          |          |          |
| in<0>                              |                  |           |                      |       |          |      |              |          |          |
| fpga_0_Push_Buttons_4Bit_GPIO_IO_p | IOB              | BIDIR     | LVCMOS15             |       | 12       | SLOW | OFF          |          |          |
| in<1>                              |                  |           |                      |       |          |      |              |          |          |
| fpga_0_Push_Buttons_4Bit_GPIO_IO_p | IOB              | BIDIR     | LVCMOS15             |       | 12       | SLOW | OFF          |          |          |
| in<2>                              |                  |           |                      |       |          |      |              |          |          |
| fpga_0_Push_Buttons_4Bit_GPIO_IO_p | IOB              | BIDIR     | LVCMOS15             |       | 12       | SLOW | OFF          |          |          |
| in<3>                              |                  |           |                      |       |          |      |              |          |          |
| fpga_0_RS232_Uart_1_RX_pin         | IOB              | INPUT     | LVCMOS25             |       |          |      | IFF          |          |          |
| fpga_0_RS232_Uart_1_TX_pin         | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW | OFF          |          |          |
| fpga_0_clk_1_sys_clk_n_pin         | IOB              | INPUT     | LVDS_25              | TRUE  |          |      |              |          |          |
| fpga_0_clk_1_sys_clk_p_pin         | IOB              | INPUT     | LVDS_25              | TRUE  |          |      |              |          |          |
| fpga_0_rst_1_sys_rst_pin           | IOB              | INPUT     | LVCMOS15             |       |          |      |              | PULLUP   |          |
| microblaze_0_Trace_Instruction_pin | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| <0>                                |                  |           |                      |       |          |      |              |          |          |
| microblaze_0_Trace_Instruction_pin | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| <1>                                |                  |           |                      |       |          |      |              |          |          |
| microblaze_0_Trace_Instruction_pin | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| <2>                                |                  |           |                      |       |          |      |              |          |          |
| microblaze_0_Trace_Instruction_pin | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| <3>                                |                  |           |                      |       |          |      |              |          |          |
| microblaze_0_Trace_Instruction_pin | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| <4>                                |                  |           |                      |       |          |      |              |          |          |
| microblaze_0_Trace_Instruction_pin | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| <5>                                |                  |           |                      |       |          |      |              |          |          |
| microblaze_0_Trace_Instruction_pin | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| <6>                                |                  |           |                      |       |          |      |              |          |          |
| microblaze_0_Trace_Instruction_pin | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| <7>                                |                  |           |                      |       |          |      |              |          |          |
| microblaze_0_Trace_Instruction_pin | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| <8>                                |                  |           |                      |       |          |      |              |          |          |
| microblaze_0_Trace_Instruction_pin | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| <9>                                |                  |           |                      |       |          |      |              |          |          |
| microblaze_0_Trace_Instruction_pin | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| <10>                               |                  |           |                      |       |          |      |              |          |          |
| microblaze_0_Trace_Instruction_pin | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| <11>                               |                  |           |                      |       |          |      |              |          |          |
| microblaze_0_Trace_Instruction_pin | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| <12>                               |                  |           |                      |       |          |      |              |          |          |
| microblaze_0_Trace_Instruction_pin | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| <13>                               |                  |           |                      |       |          |      |              |          |          |
| microblaze_0_Trace_Instruction_pin | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| <14>                               |                  |           |                      |       |          |      |              |          |          |
| microblaze_0_Trace_Instruction_pin | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| <15>                               |                  |           |                      |       |          |      |              |          |          |
| microblaze_0_Trace_Instruction_pin | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| <16>                               |                  |           |                      |       |          |      |              |          |          |
| microblaze_0_Trace_Instruction_pin | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| <17>                               |                  |           |                      |       |          |      |              |          |          |
| microblaze_0_Trace_Instruction_pin | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| <18>                               |                  |           |                      |       |          |      |              |          |          |
| microblaze_0_Trace_Instruction_pin | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| <19>                               |                  |           |                      |       |          |      |              |          |          |
| microblaze_0_Trace_Instruction_pin | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| <20>                               |                  |           |                      |       |          |      |              |          |          |
| microblaze_0_Trace_Instruction_pin | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| <21>                               |                  |           |                      |       |          |      |              |          |          |
| microblaze_0_Trace_Instruction_pin | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| <22>                               |                  |           |                      |       |          |      |              |          |          |
| microblaze_0_Trace_Instruction_pin | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| <23>                               |                  |           |                      |       |          |      |              |          |          |
| microblaze_0_Trace_Instruction_pin | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| <24>                               |                  |           |                      |       |          |      |              |          |          |
| microblaze_0_Trace_Instruction_pin | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| <25>                               |                  |           |                      |       |          |      |              |          |          |
| microblaze_0_Trace_Instruction_pin | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| <26>                               |                  |           |                      |       |          |      |              |          |          |
| microblaze_0_Trace_Instruction_pin | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| <27>                               |                  |           |                      |       |          |      |              |          |          |
| microblaze_0_Trace_Instruction_pin | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| <28>                               |                  |           |                      |       |          |      |              |          |          |
| microblaze_0_Trace_Instruction_pin | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| <29>                               |                  |           |                      |       |          |      |              |          |          |
| microblaze_0_Trace_Instruction_pin | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| <30>                               |                  |           |                      |       |          |      |              |          |          |
| microblaze_0_Trace_Instruction_pin | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| <31>                               |                  |           |                      |       |          |      |              |          |          |
| microblaze_0_Trace_PC_pin<0>       | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| microblaze_0_Trace_PC_pin<1>       | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| microblaze_0_Trace_PC_pin<2>       | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| microblaze_0_Trace_PC_pin<3>       | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| microblaze_0_Trace_PC_pin<4>       | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| microblaze_0_Trace_PC_pin<5>       | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| microblaze_0_Trace_PC_pin<6>       | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| microblaze_0_Trace_PC_pin<7>       | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| microblaze_0_Trace_PC_pin<8>       | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| microblaze_0_Trace_PC_pin<9>       | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| microblaze_0_Trace_PC_pin<10>      | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| microblaze_0_Trace_PC_pin<11>      | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| microblaze_0_Trace_PC_pin<12>      | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| microblaze_0_Trace_PC_pin<13>      | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| microblaze_0_Trace_PC_pin<14>      | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| microblaze_0_Trace_PC_pin<15>      | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| microblaze_0_Trace_PC_pin<16>      | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| microblaze_0_Trace_PC_pin<17>      | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| microblaze_0_Trace_PC_pin<18>      | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| microblaze_0_Trace_PC_pin<19>      | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| microblaze_0_Trace_PC_pin<20>      | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| microblaze_0_Trace_PC_pin<21>      | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| microblaze_0_Trace_PC_pin<22>      | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| microblaze_0_Trace_PC_pin<23>      | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| microblaze_0_Trace_PC_pin<24>      | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| microblaze_0_Trace_PC_pin<25>      | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| microblaze_0_Trace_PC_pin<26>      | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| microblaze_0_Trace_PC_pin<27>      | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| microblaze_0_Trace_PC_pin<28>      | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| microblaze_0_Trace_PC_pin<29>      | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| microblaze_0_Trace_PC_pin<30>      | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| microblaze_0_Trace_PC_pin<31>      | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| microblaze_0_Trace_Valid_Instr_pin | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
+---------------------------------------------------------------------------------------------------------------------------------------------------------+

Section 7 - RPMs
----------------
chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPC
TRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE
_RPM_NE0.U_GAND_SRL_SET/MSET
chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPC
TRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_US
E_RPM_NE0.U_GAND_SRL_SET/MSET
chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPC
TRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_US
E_RPM_NE0.U_GAND_SRL_SET/MSET
chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPC
TRL_I_SRLT_NE_1.U_CDONE_MSET
chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPC
TRL_I_SRLT_NE_1.U_CMPRESET_MSET
chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPC
TRL_I_SRLT_NE_1.U_NS0_MSET
chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPC
TRL_I_SRLT_NE_1.U_NS1_MSET
chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPC
TRL_I_SRLT_NE_1.U_SCRST_MSET
chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_
NMU[0].U_M/U_MU/I_MUT_RANGE.U_match/U_VAR.U_MLOWER/I_SRL32.U_VAR_SRL32_MSET
chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_
NMU[0].U_M/U_MU/I_MUT_RANGE.U_match/U_VAR.U_MUPPER/I_SRL32.U_VAR_SRL32_MSET
chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_
NMU[1].U_M/U_MU/I_MUT_GAND.U_match/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6
/I_USE_RPM_NE0.U_GAND_SRL_SET/MSET
chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_
NMU[2].U_M/U_MU/I_MUT_GAND.U_match/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6
/I_USE_RPM_NE0.U_GAND_SRL_SET/MSET

Section 8 - Guide Report
------------------------
Guide not run on this design.

Section 9 - Area Group and Partition Summary
--------------------------------------------

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Area Group Information
----------------------

  No area groups were found in this design.

----------------------

Section 10 - Timing Report
--------------------------
A logic-level (pre-route) timing report can be generated by using Xilinx static
timing analysis tools, Timing Analyzer (GUI) or TRCE (command line), with the
mapped NCD and PCF files. Please note that this timing report will be generated
using estimated delay information. For accurate numbers, please generate a
timing report with the post Place and Route NCD file.

For more information about the Timing Analyzer, consult the Xilinx Timing
Analyzer Reference Manual; for more information about TRCE, consult the Xilinx
Command Line Tools User Guide "TRACE" chapter.

Section 11 - Configuration String Details
-----------------------------------------
PLL_ADV
"clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst":
BANDWIDTH:OPTIMIZED
CLK_FEEDBACK:CLKFBOUT
COMPENSATION:INTERNAL
PLL_ADD_LEAKAGE:2
PLL_AVDD_COMP_SET:2
PLL_CLAMP_BYPASS:FALSE
PLL_CLAMP_REF_SEL:1
PLL_CLK0MX:0
PLL_CLK1MX:0
PLL_CLK2MX:0
PLL_CLK3MX:0
PLL_CLK4MX:0
PLL_CLK5MX:0
PLL_CLKBURST_CNT:0
PLL_CLKBURST_ENABLE:TRUE
PLL_CLKCNTRL:0
PLL_CLKFBMX:0
PLL_CLKFBOUT2_EDGE:TRUE
PLL_CLKFBOUT2_NOCOUNT:TRUE
PLL_CLKFBOUT_EDGE:TRUE
PLL_CLKFBOUT_EN:FALSE
PLL_CLKFBOUT_NOCOUNT:TRUE
PLL_CLKOUT0_EDGE:TRUE
PLL_CLKOUT0_EN:FALSE
PLL_CLKOUT0_NOCOUNT:TRUE
PLL_CLKOUT1_EDGE:TRUE
PLL_CLKOUT1_EN:FALSE
PLL_CLKOUT1_NOCOUNT:TRUE
PLL_CLKOUT2_EDGE:TRUE
PLL_CLKOUT2_EN:FALSE
PLL_CLKOUT2_NOCOUNT:TRUE
PLL_CLKOUT3_EDGE:TRUE
PLL_CLKOUT3_EN:FALSE
PLL_CLKOUT3_NOCOUNT:TRUE
PLL_CLKOUT4_EDGE:TRUE
PLL_CLKOUT4_EN:FALSE
PLL_CLKOUT4_NOCOUNT:TRUE
PLL_CLKOUT5_EDGE:TRUE
PLL_CLKOUT5_EN:FALSE
PLL_CLKOUT5_NOCOUNT:TRUE
PLL_CLK_LOST_DETECT:FALSE
PLL_CP:1
PLL_CP_BIAS_TRIP_SHIFT:TRUE
PLL_CP_REPL:1
PLL_CP_RES:0
PLL_DIRECT_PATH_CNTRL:TRUE
PLL_DIVCLK_EDGE:TRUE
PLL_DIVCLK_NOCOUNT:TRUE
PLL_DVDD_COMP_SET:2
PLL_EN:FALSE
PLL_EN_DLY:TRUE
PLL_EN_LEAKAGE:2
PLL_EN_TCLK0:TRUE
PLL_EN_TCLK1:TRUE
PLL_EN_TCLK2:TRUE
PLL_EN_TCLK3:TRUE
PLL_EN_VCO0:FALSE
PLL_EN_VCO1:FALSE
PLL_EN_VCO2:FALSE
PLL_EN_VCO3:FALSE
PLL_EN_VCO4:FALSE
PLL_EN_VCO5:FALSE
PLL_EN_VCO6:FALSE
PLL_EN_VCO7:FALSE
PLL_EN_VCO_DIV1:FALSE
PLL_EN_VCO_DIV6:TRUE
PLL_INTFB:0
PLL_IO_CLKSRC:0
PLL_LFHF:3
PLL_LOCK_FB_DLY:3
PLL_LOCK_REF_DLY:5
PLL_MAN_LF_EN:TRUE
PLL_NBTI_EN:TRUE
PLL_PFD_CNTRL:8
PLL_PFD_DLY:1
PLL_PWRD_CFG:FALSE
PLL_REG_INPUT:TRUE
PLL_RES:1
PLL_SEL_SLIPD:FALSE
PLL_SKEW_CNTRL:0
PLL_TEST_IN_WINDOW:FALSE
PLL_VDD_SEL:0
PLL_VLFHIGH_DIS:TRUE
CLKFBOUT_MULT = 5
CLKFBOUT_PHASE = 0.0
CLKIN1_PERIOD = 5.0
CLKIN2_PERIOD = 5.0
CLKOUT0_DIVIDE = 20
CLKOUT0_DUTY_CYCLE = 0.5
CLKOUT0_PHASE = 0.0
CLKOUT1_DIVIDE = 1
CLKOUT1_DUTY_CYCLE = 0.5
CLKOUT1_PHASE = 0.0
CLKOUT2_DIVIDE = 1
CLKOUT2_DUTY_CYCLE = 0.5
CLKOUT2_PHASE = 0.0
CLKOUT3_DIVIDE = 1
CLKOUT3_DUTY_CYCLE = 0.5
CLKOUT3_PHASE = 0.0
CLKOUT4_DIVIDE = 1
CLKOUT4_DUTY_CYCLE = 0.5
CLKOUT4_PHASE = 0.0
CLKOUT5_DIVIDE = 1
CLKOUT5_DUTY_CYCLE = 0.5
CLKOUT5_PHASE = 0.0
DIVCLK_DIVIDE = 1
REF_JITTER = 0.1



Section 12 - Control Set Information
------------------------------------
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Clock Signal                                                        | Reset Signal                                                                                                                               | Set Signal | Enable Signal                                                                                                         | Slice Load Count | Bel Load Count |
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| bscan_update                                                        |                                                                                                                                            |            | mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/GND_18_o_data_cmd_AND_33_o                                                     | 4                | 4              |
| bscan_update                                                        |                                                                                                                                            |            | mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/GND_18_o_data_cmd_AND_34_o                                                     | 1                | 1              |
| bscan_update                                                        |                                                                                                                                            |            | mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/SEL_data_cmd_AND_25_o                                                          | 2                | 8              |
| bscan_update                                                        |                                                                                                                                            |            | microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_Perf/Control_Reg_En                                       | 2                | 5              |
| bscan_update                                                        | mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/data_cmd_inv                                                                                        |            |                                                                                                                       | 1                | 1              |
| bscan_update                                                        | mdm_0/mdm_0/MDM_Core_I1/SEL_inv                                                                                                            |            | mdm_0/mdm_0/MDM_Core_I1/MDM_SEL                                                                                       | 1                | 4              |
| bscan_update                                                        | microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_Perf/Command_Reg_Rst                                                           |            | microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_Perf/Command_Reg_En                                       | 1                | 2              |
| bscan_update                                                        | microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_Perf/continue_from_brk                                                         |            | microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_Perf/Control_Reg_En                                       | 1                | 1              |
| bscan_update                                                        | microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_Perf/force_stop_cmd_i                                                          |            | microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_Perf/Control_Reg_En                                       | 1                | 1              |
| bscan_update                                                        | microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_Perf/normal_stop_cmd_i                                                         |            | microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_Perf/Control_Reg_En                                       | 1                | 1              |
| bscan_update                                                        | microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_Perf/start_single_step                                                         |            | microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_Perf/Control_Reg_En                                       | 1                | 1              |
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| chipscope_icon_0/chipscope_icon_0/i_chipscope_icon_0/U0/iUPDATE_OUT | chipscope_icon_0/chipscope_icon_0/i_chipscope_icon_0/U0/U_ICON/iSEL_n                                                                      |            |                                                                                                                       | 1                | 1              |
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| chipscope_ila_0_icon_control<0>                                     |                                                                                                                                            |            |                                                                                                                       | 5                | 6              |
| chipscope_ila_0_icon_control<0>                                     |                                                                                                                                            |            | chipscope_ila_0_icon_control<8>                                                                                       | 1                | 2              |
| chipscope_ila_0_icon_control<0>                                     |                                                                                                                                            |            | chipscope_ila_0_icon_control<9>                                                                                       | 13               | 48             |
| chipscope_ila_0_icon_control<0>                                     |                                                                                                                                            |            | chipscope_ila_0_icon_control<19>                                                                                      | 1                | 1              |
| chipscope_ila_0_icon_control<0>                                     |                                                                                                                                            |            | chipscope_ila_0_icon_control<20>                                                                                      | 5                | 33             |
| chipscope_ila_0_icon_control<0>                                     |                                                                                                                                            |            | chipscope_ila_0_icon_control<21>                                                                                      | 1                | 4              |
| chipscope_ila_0_icon_control<0>                                     |                                                                                                                                            |            | chipscope_ila_0_icon_control<22>                                                                                      | 2                | 8              |
| chipscope_ila_0_icon_control<0>                                     | chipscope_icon_0/chipscope_icon_0/i_chipscope_icon_0/U0/U_ICON/U_CMD/iSEL_n                                                                |            | chipscope_icon_0/chipscope_icon_0/i_chipscope_icon_0/U0/U_ICON/U_CMD/iTARGET_CE                                       | 3                | 10             |
| chipscope_ila_0_icon_control<0>                                     | chipscope_icon_0/chipscope_icon_0/i_chipscope_icon_0/U0/U_ICON/U_STAT/iSTATCMD_CE_n                                                        |            |                                                                                                                       | 2                | 6              |
| chipscope_ila_0_icon_control<0>                                     | chipscope_icon_0/chipscope_icon_0/i_chipscope_icon_0/U0/U_ICON/U_SYNC/iDATA_CMD_n                                                          |            |                                                                                                                       | 1                | 7              |
| chipscope_ila_0_icon_control<0>                                     | chipscope_icon_0/chipscope_icon_0/i_chipscope_icon_0/U0/U_ICON/U_SYNC/iDATA_CMD_n                                                          |            | chipscope_icon_0/chipscope_icon_0/i_chipscope_icon_0/U0/U_ICON/U_SYNC/iGOT_SYNC                                       | 1                | 1              |
| chipscope_ila_0_icon_control<0>                                     | chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/rst |            | chipscope_ila_0_icon_control<6>                                                                                       | 2                | 7              |
| chipscope_ila_0_icon_control<0>                                     | chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iCLR                                                    |            | chipscope_ila_0_icon_control<12>                                                                                      | 1                | 1              |
| chipscope_ila_0_icon_control<0>                                     | chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iCLR                                                   |            | chipscope_ila_0_icon_control<13>                                                                                      | 1                | 1              |
| chipscope_ila_0_icon_control<0>                                     | chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/iCLR                                                       |            | chipscope_ila_0_icon_control<5>                                                                                       | 1                | 1              |
| chipscope_ila_0_icon_control<0>                                     | chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/iDOUT<0>                                             |            |                                                                                                                       | 1                | 1              |
| chipscope_ila_0_icon_control<0>                                     | chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_STAT/iSTATCMD_CE_n                                                     |            |                                                                                                                       | 3                | 10             |
| chipscope_ila_0_icon_control<0>                                     | chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/iARM                                                                     |            |                                                                                                                       | 1                | 1              |
| chipscope_ila_0_icon_control<0>                                     | chipscope_ila_0_icon_control<13>                                                                                                           |            |                                                                                                                       | 1                | 1              |
| chipscope_ila_0_icon_control<0>                                     | chipscope_ila_0_icon_control<14>                                                                                                           |            | chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_row_en | 3                | 10             |
| chipscope_ila_0_icon_control<0>                                     | chipscope_ila_0_icon_control<14>                                                                                                           |            | chipscope_ila_0_icon_control<6>                                                                                       | 2                | 7              |
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| clk_50_0000MHz                                                      |                                                                                                                                            |            |                                                                                                                       | 128              | 319            |
| clk_50_0000MHz                                                      |                                                                                                                                            |            | GLOBAL_LOGIC1                                                                                                         | 15               | 81             |
| clk_50_0000MHz                                                      |                                                                                                                                            |            | RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/BAUD_RATE_I/EN_16x_Baud                                                     | 4                | 4              |
| clk_50_0000MHz                                                      |                                                                                                                                            |            | RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_RX_I/fifo_wr                                                       | 1                | 8              |
| clk_50_0000MHz                                                      |                                                                                                                                            |            | RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_TX_I/fifo_wr                                                       | 1                | 8              |
| clk_50_0000MHz                                                      |                                                                                                                                            |            | ilmb_LMB_AddrStrobe                                                                                                   | 7                | 30             |
| clk_50_0000MHz                                                      |                                                                                                                                            |            | mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Have_UARTs.RX_FIFO_I/valid_Write                                               | 1                | 8              |
| clk_50_0000MHz                                                      |                                                                                                                                            |            | mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Have_UARTs.TX_FIFO_I/valid_Write                                               | 1                | 8              |
| clk_50_0000MHz                                                      |                                                                                                                                            |            | microblaze_0/Trace_Reg_Write                                                                                          | 16               | 128            |
| clk_50_0000MHz                                                      |                                                                                                                                            |            | microblaze_0/microblaze_0/Performance.Decode_I/Use_MuxCy[2].OF_Piperun_Stage/Using_FPGA.MUXCY_I/O                     | 7                | 32             |
| clk_50_0000MHz                                                      |                                                                                                                                            |            | microblaze_0/microblaze_0/Performance.Decode_I/Use_MuxCy[9].OF_Piperun_Stage/Using_FPGA.MUXCY_I/O                     | 7                | 32             |
| clk_50_0000MHz                                                      |                                                                                                                                            |            | microblaze_0/microblaze_0/Performance.Decode_I/if_ready                                                               | 9                | 65             |
| clk_50_0000MHz                                                      |                                                                                                                                            |            | microblaze_0/microblaze_0/Performance.Decode_I/mem_PipeRun_carry_and/Using_FPGA.MUXCY_I/O                             | 24               | 64             |
| clk_50_0000MHz                                                      | DIP_Switches_4Bit/DIP_Switches_4Bit/PLBV46_I/I_SLAVE_ATTACHMENT/Bus_Reset_clear_sl_busy_OR_49_o                                            |            |                                                                                                                       | 1                | 1              |
| clk_50_0000MHz                                                      | DIP_Switches_4Bit/DIP_Switches_4Bit/PLBV46_I/I_SLAVE_ATTACHMENT/Bus_Reset_data_ack_OR_85_o                                                 |            | mb_plb_Sl_addrAck<3>                                                                                                  | 3                | 5              |
| clk_50_0000MHz                                                      | DIP_Switches_4Bit/DIP_Switches_4Bit/PLBV46_I/I_SLAVE_ATTACHMENT/GEN_FOR_SHARED.addr_cntl_cs_0                                              |            |                                                                                                                       | 2                | 3              |
| clk_50_0000MHz                                                      | DIP_Switches_4Bit/DIP_Switches_4Bit/PLBV46_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.dpto_cntr_ld_en                                     |            |                                                                                                                       | 2                | 9              |
| clk_50_0000MHz                                                      | DIP_Switches_4Bit/DIP_Switches_4Bit/PLBV46_I/I_SLAVE_ATTACHMENT/ip2bus_rdack_i_data_timeout_AND_17_o_inv_0                                 |            |                                                                                                                       | 1                | 4              |
| clk_50_0000MHz                                                      | DIP_Switches_4Bit/DIP_Switches_4Bit/gpio_core_1/Reset_OR_DriverANDClockEnable                                                              |            | DIP_Switches_4Bit/DIP_Switches_4Bit/PLBV46_I/I_SLAVE_ATTACHMENT/bus2ip_be_i<3>                                        | 1                | 4              |
| clk_50_0000MHz                                                      | LEDs_4Bit/LEDs_4Bit/PLBV46_I/I_SLAVE_ATTACHMENT/Bus_Reset_clear_sl_busy_OR_49_o                                                            |            |                                                                                                                       | 1                | 1              |
| clk_50_0000MHz                                                      | LEDs_4Bit/LEDs_4Bit/PLBV46_I/I_SLAVE_ATTACHMENT/Bus_Reset_data_ack_OR_85_o                                                                 |            | mb_plb_Sl_addrAck<1>                                                                                                  | 4                | 5              |
| clk_50_0000MHz                                                      | LEDs_4Bit/LEDs_4Bit/PLBV46_I/I_SLAVE_ATTACHMENT/GEN_FOR_SHARED.addr_cntl_cs_0                                                              |            |                                                                                                                       | 2                | 3              |
| clk_50_0000MHz                                                      | LEDs_4Bit/LEDs_4Bit/PLBV46_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.dpto_cntr_ld_en                                                     |            |                                                                                                                       | 2                | 9              |
| clk_50_0000MHz                                                      | LEDs_4Bit/LEDs_4Bit/PLBV46_I/I_SLAVE_ATTACHMENT/ip2bus_rdack_i_data_timeout_AND_17_o_inv_0                                                 |            |                                                                                                                       | 1                | 4              |
| clk_50_0000MHz                                                      | LEDs_4Bit/LEDs_4Bit/gpio_core_1/Reset_OR_DriverANDClockEnable                                                                              |            | LEDs_4Bit/LEDs_4Bit/PLBV46_I/I_SLAVE_ATTACHMENT/bus2ip_be_i<3>                                                        | 1                | 4              |
| clk_50_0000MHz                                                      | Push_Buttons_4Bit/Push_Buttons_4Bit/PLBV46_I/I_SLAVE_ATTACHMENT/Bus_Reset_clear_sl_busy_OR_49_o                                            |            |                                                                                                                       | 1                | 1              |
| clk_50_0000MHz                                                      | Push_Buttons_4Bit/Push_Buttons_4Bit/PLBV46_I/I_SLAVE_ATTACHMENT/Bus_Reset_data_ack_OR_85_o                                                 |            | mb_plb_Sl_addrAck<2>                                                                                                  | 4                | 5              |
| clk_50_0000MHz                                                      | Push_Buttons_4Bit/Push_Buttons_4Bit/PLBV46_I/I_SLAVE_ATTACHMENT/GEN_FOR_SHARED.addr_cntl_cs_0                                              |            |                                                                                                                       | 2                | 3              |
| clk_50_0000MHz                                                      | Push_Buttons_4Bit/Push_Buttons_4Bit/PLBV46_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.dpto_cntr_ld_en                                     |            |                                                                                                                       | 2                | 9              |
| clk_50_0000MHz                                                      | Push_Buttons_4Bit/Push_Buttons_4Bit/PLBV46_I/I_SLAVE_ATTACHMENT/ip2bus_rdack_i_data_timeout_AND_17_o_inv_0                                 |            |                                                                                                                       | 1                | 4              |
| clk_50_0000MHz                                                      | Push_Buttons_4Bit/Push_Buttons_4Bit/gpio_core_1/Reset_OR_DriverANDClockEnable                                                              |            | Push_Buttons_4Bit/Push_Buttons_4Bit/PLBV46_I/I_SLAVE_ATTACHMENT/bus2ip_be_i<3>                                        | 1                | 4              |
| clk_50_0000MHz                                                      | RS232_Uart_1/RS232_Uart_1/PLBV46_I/I_SLAVE_ATTACHMENT/Bus_Reset_clear_sl_busy_OR_93_o                                                      |            |                                                                                                                       | 1                | 1              |
| clk_50_0000MHz                                                      | RS232_Uart_1/RS232_Uart_1/PLBV46_I/I_SLAVE_ATTACHMENT/Bus_Reset_clear_sl_busy_OR_93_o                                                      |            | RS232_Uart_1/RS232_Uart_1/PLBV46_I/I_SLAVE_ATTACHMENT/decode_s_h_cs                                                   | 2                | 3              |
| clk_50_0000MHz                                                      | RS232_Uart_1/RS232_Uart_1/PLBV46_I/I_SLAVE_ATTACHMENT/GEN_FOR_SHARED.addr_cntl_cs_0                                                        |            |                                                                                                                       | 2                | 4              |
| clk_50_0000MHz                                                      | RS232_Uart_1/RS232_Uart_1/PLBV46_I/I_SLAVE_ATTACHMENT/ip2bus_rdack_i_data_timeout_AND_46_o_inv_0                                           |            |                                                                                                                       | 2                | 8              |
| clk_50_0000MHz                                                      | RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/BAUD_RATE_I/GND_11_o_count[8]_equal_1_o                                                          |            |                                                                                                                       | 2                | 5              |
| clk_50_0000MHz                                                      | RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/Reset_clr_Status_OR_16_o                                                                         |            |                                                                                                                       | 1                | 2              |
| clk_50_0000MHz                                                      | RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_RX_I/mid_Start_Bit                                                                      |            |                                                                                                                       | 2                | 8              |
| clk_50_0000MHz                                                      | RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/_n0056                                                                                           |            |                                                                                                                       | 1                | 2              |
| clk_50_0000MHz                                                      | RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/reset_RX_FIFO                                                                                    |            |                                                                                                                       | 3                | 6              |
| clk_50_0000MHz                                                      | RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/reset_TX_FIFO                                                                                    |            |                                                                                                                       | 3                | 6              |
| clk_50_0000MHz                                                      | bscan_update                                                                                                                               |            |                                                                                                                       | 1                | 1              |
| clk_50_0000MHz                                                      | chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/CMP_RESET                                              |            | chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_CMP_CE                       | 1                | 1              |
| clk_50_0000MHz                                                      | chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/CMP_RESET                                              |            | chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/WCNT_HCMP_CE                      | 1                | 1              |
| clk_50_0000MHz                                                      | chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/CMP_RESET                                              |            | chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/WCNT_LCMP_CE                      | 1                | 1              |
| clk_50_0000MHz                                                      | chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_RESET                                             |            | chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_CE                           | 3                | 10             |
| clk_50_0000MHz                                                      | chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_RST/PRE_RESET0                                                         |            |                                                                                                                       | 1                | 8              |
| clk_50_0000MHz                                                      | chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iCLR                                                    |            |                                                                                                                       | 1                | 2              |
| clk_50_0000MHz                                                      | chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iCLR                                                    |            | chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iDOUT                              | 1                | 1              |
| clk_50_0000MHz                                                      | chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iDIN<1>                                                 |            |                                                                                                                       | 1                | 1              |
| clk_50_0000MHz                                                      | chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iCLR                                                   |            |                                                                                                                       | 1                | 2              |
| clk_50_0000MHz                                                      | chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iCLR                                                   |            | chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iDOUT                             | 1                | 1              |
| clk_50_0000MHz                                                      | chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iDIN<1>                                                |            |                                                                                                                       | 1                | 1              |
| clk_50_0000MHz                                                      | chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_STAT/ACTRESET_pulse                                                    |            |                                                                                                                       | 1                | 1              |
| clk_50_0000MHz                                                      | chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/iCLR                                                       |            |                                                                                                                       | 1                | 2              |
| clk_50_0000MHz                                                      | chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/iCLR                                                       |            | chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_STAT/DSTAT_en_dly1                                | 1                | 1              |
| clk_50_0000MHz                                                      | chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/iDIN<1>                                                    |            |                                                                                                                       | 1                | 1              |
| clk_50_0000MHz                                                      | chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/iARM                                                                     |            |                                                                                                                       | 2                | 2              |
| clk_50_0000MHz                                                      | chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/iARM                                                                     |            | chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_STAT/DSTAT_load                                   | 1                | 2              |
| clk_50_0000MHz                                                      | chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/iARM                                                                     |            | chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_STAT/NS_load                                      | 3                | 10             |
| clk_50_0000MHz                                                      | chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/iCAP_EXT_TRIGOUT                                                         |            | chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/iRESET<7>                                           | 1                | 1              |
| clk_50_0000MHz                                                      | chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/iRESET<0>                                                                |            |                                                                                                                       | 6                | 6              |
| clk_50_0000MHz                                                      | chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/iRESET<1>                                                                |            |                                                                                                                       | 3                | 3              |
| clk_50_0000MHz                                                      | chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/iRESET<2>                                                                |            |                                                                                                                       | 1                | 3              |
| clk_50_0000MHz                                                      | chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/iRESET<3>                                                                |            |                                                                                                                       | 2                | 3              |
| clk_50_0000MHz                                                      | chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/iRESET<4>                                                                |            |                                                                                                                       | 1                | 2              |
| clk_50_0000MHz                                                      | chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/iRESET<5>                                                                |            |                                                                                                                       | 1                | 1              |
| clk_50_0000MHz                                                      | chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/iRESET<6>                                                                |            |                                                                                                                       | 7                | 24             |
| clk_50_0000MHz                                                      | chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/iRESET<6>                                                                |            | chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/WCNT_CE                           | 3                | 10             |
| clk_50_0000MHz                                                      | chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/iRESET<7>                                                                |            |                                                                                                                       | 3                | 3              |
| clk_50_0000MHz                                                      | chipscope_ila_0_icon_control<20>                                                                                                           |            |                                                                                                                       | 11               | 64             |
| clk_50_0000MHz                                                      | chipscope_ila_0_icon_control<21>                                                                                                           |            |                                                                                                                       | 1                | 1              |
| clk_50_0000MHz                                                      | chipscope_ila_0_icon_control<22>                                                                                                           |            |                                                                                                                       | 5                | 32             |
| clk_50_0000MHz                                                      | dlmb_LMB_Rst                                                                                                                               |            |                                                                                                                       | 2                | 2              |
| clk_50_0000MHz                                                      | funprof_0/funprof_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/Bus_Reset_clear_sl_busy_OR_37_o                                               |            |                                                                                                                       | 1                | 1              |
| clk_50_0000MHz                                                      | funprof_0/funprof_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/GEN_FOR_SHARED.addr_cntl_cs_0                                                 |            |                                                                                                                       | 2                | 3              |
| clk_50_0000MHz                                                      | funprof_0/funprof_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_clr                                                            |            | mb_plb_Sl_addrAck<5>                                                                                                  | 2                | 4              |
| clk_50_0000MHz                                                      | funprof_0/funprof_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_clr                                                            |            | mb_plb_Sl_addrAck<5>                                                                                                  | 3                | 5              |
| clk_50_0000MHz                                                      | funprof_0/funprof_0/USER_LOGIC_I/slv_reg0_31                                                                                               |            | funprof_0/funprof_0/USER_LOGIC_I/funprof_inst/cnt_enable                                                              | 8                | 32             |
| clk_50_0000MHz                                                      | ilmb_LMB_Rst                                                                                                                               |            |                                                                                                                       | 2                | 2              |
| clk_50_0000MHz                                                      | mb_plb/PLB_Rst                                                                                                                             |            |                                                                                                                       | 10               | 35             |
| clk_50_0000MHz                                                      | mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/ArbReset_PrevTrnsReArb_rst_OR_286_o                                           |            |                                                                                                                       | 1                | 1              |
| clk_50_0000MHz                                                      | mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/Sl_rdComp_0                                                                   |            |                                                                                                                       | 1                | 1              |
| clk_50_0000MHz                                                      | mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/Sl_wrComp_0                                                                   |            |                                                                                                                       | 1                | 1              |
| clk_50_0000MHz                                                      | mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_WDT/wdtCountIsZero_i_Sl_wait_AND_259_o                                                      |            |                                                                                                                       | 1                | 1              |
| clk_50_0000MHz                                                      | mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_WDT/wdtTimeOutCntrLoad                                                                      |            |                                                                                                                       | 1                | 4              |
| clk_50_0000MHz                                                      | mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/arbreset_i                                                                                    |            |                                                                                                                       | 12               | 19             |
| clk_50_0000MHz                                                      | mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/arbreset_i                                                                                    |            | mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/LoadSecRdPriReg                                          | 1                | 2              |
| clk_50_0000MHz                                                      | mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/arbreset_i                                                                                    |            | mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/_n0411_inv6_cepot                                        | 1                | 1              |
| clk_50_0000MHz                                                      | mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/arbreset_i                                                                                    |            | mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbWrDBusBusyReg_i                                       | 1                | 2              |
| clk_50_0000MHz                                                      | mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/arbreset_i                                                                                    |            | mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/loadAddrSelReg                                                           | 4                | 7              |
| clk_50_0000MHz                                                      | mb_plb_SPLB_Rst<0>                                                                                                                         |            |                                                                                                                       | 19               | 48             |
| clk_50_0000MHz                                                      | mb_plb_SPLB_Rst<0>                                                                                                                         |            | RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/BAUD_RATE_I/EN_16x_Baud                                                     | 1                | 2              |
| clk_50_0000MHz                                                      | mb_plb_SPLB_Rst<0>                                                                                                                         |            | RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_TX_I/_n0072_inv                                                    | 2                | 3              |
| clk_50_0000MHz                                                      | mb_plb_SPLB_Rst<1>                                                                                                                         |            |                                                                                                                       | 13               | 44             |
| clk_50_0000MHz                                                      | mb_plb_SPLB_Rst<1>                                                                                                                         |            | LEDs_4Bit/LEDs_4Bit/gpio_core_1/_n0123_inv                                                                            | 1                | 4              |
| clk_50_0000MHz                                                      | mb_plb_SPLB_Rst<2>                                                                                                                         |            |                                                                                                                       | 15               | 44             |
| clk_50_0000MHz                                                      | mb_plb_SPLB_Rst<2>                                                                                                                         |            | Push_Buttons_4Bit/Push_Buttons_4Bit/gpio_core_1/_n0123_inv                                                            | 1                | 4              |
| clk_50_0000MHz                                                      | mb_plb_SPLB_Rst<3>                                                                                                                         |            |                                                                                                                       | 14               | 44             |
| clk_50_0000MHz                                                      | mb_plb_SPLB_Rst<3>                                                                                                                         |            | DIP_Switches_4Bit/DIP_Switches_4Bit/gpio_core_1/_n0123_inv                                                            | 1                | 4              |
| clk_50_0000MHz                                                      | mb_plb_SPLB_Rst<4>                                                                                                                         |            |                                                                                                                       | 2                | 2              |
| clk_50_0000MHz                                                      | mb_plb_SPLB_Rst<4>                                                                                                                         |            | mdm_0/mdm_0/MDM_Core_I1/mdm_CS                                                                                        | 1                | 2              |
| clk_50_0000MHz                                                      | mb_plb_SPLB_Rst<5>                                                                                                                         |            |                                                                                                                       | 22               | 88             |
| clk_50_0000MHz                                                      | mb_plb_Sl_rdComp<4>                                                                                                                        |            | mdm_0/mdm_0/MDM_Core_I1/valid_access_2_reading                                                                        | 2                | 8              |
| clk_50_0000MHz                                                      | mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/execute_2_execute_1_AND_35_o_inv                                                                    |            |                                                                                                                       | 2                | 2              |
| clk_50_0000MHz                                                      | mdm_0/mdm_0/MDM_Core_I1/_n0172                                                                                                             |            |                                                                                                                       | 1                | 2              |
| clk_50_0000MHz                                                      | mdm_0/mdm_0/MDM_Core_I1/clear_Ext_BRK                                                                                                      |            |                                                                                                                       | 1                | 1              |
| clk_50_0000MHz                                                      | mdm_0/mdm_0/MDM_Core_I1/reset_RX_FIFO                                                                                                      |            |                                                                                                                       | 1                | 1              |
| clk_50_0000MHz                                                      | mdm_0/mdm_0/MDM_Core_I1/reset_RX_FIFO                                                                                                      |            | mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Have_UARTs.RX_FIFO_I/data_Exists_I                                             | 1                | 4              |
| clk_50_0000MHz                                                      | mdm_0/mdm_0/MDM_Core_I1/reset_TX_FIFO                                                                                                      |            |                                                                                                                       | 1                | 1              |
| clk_50_0000MHz                                                      | mdm_0/mdm_0/MDM_Core_I1/reset_TX_FIFO                                                                                                      |            | mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Have_UARTs.TX_FIFO_I/data_Exists_I                                             | 1                | 4              |
| clk_50_0000MHz                                                      | microblaze_0/microblaze_0/DReady_inv                                                                                                       |            |                                                                                                                       | 8                | 32             |
| clk_50_0000MHz                                                      | microblaze_0/microblaze_0/Performance.Data_Flow_I/Barrel_Shifter_I/Reset_EX_Is_BS_Instr_OR_377_o                                           |            | microblaze_0/microblaze_0/Performance.Decode_I/Use_MuxCy[2].OF_Piperun_Stage/Using_FPGA.MUXCY_I/O                     | 16               | 35             |
| clk_50_0000MHz                                                      | microblaze_0/microblaze_0/Performance.Data_Flow_I/Data_Flow_Logic_I/MEM_Not_Mul_Op                                                         |            | microblaze_0/microblaze_0/Performance.Decode_I/mem_PipeRun_carry_and/Using_FPGA.MUXCY_I/O                             | 4                | 17             |
| clk_50_0000MHz                                                      | microblaze_0/microblaze_0/Performance.Data_Flow_I/Data_Flow_Logic_I/Reset_MEM_Sel_MEM_Res_OR_512_o                                         |            | microblaze_0/microblaze_0/Performance.Decode_I/mem_PipeRun_carry_and/Using_FPGA.MUXCY_I/O                             | 17               | 32             |
| clk_50_0000MHz                                                      | microblaze_0/microblaze_0/Performance.Data_Flow_I/Data_Flow_Logic_I/Using_FPGA.Rst                                                         |            | microblaze_0/microblaze_0/Performance.Decode_I/Use_MuxCy[2].OF_Piperun_Stage/Using_FPGA.MUXCY_I/O                     | 15               | 32             |
| clk_50_0000MHz                                                      | microblaze_0/microblaze_0/Performance.Decode_I/Reset_OR_DriverANDClockEnable                                                               |            | microblaze_0/microblaze_0/Performance.Decode_I/mem_PipeRun_carry_and/Using_FPGA.MUXCY_I/O                             | 2                | 11             |
| clk_50_0000MHz                                                      | microblaze_0/microblaze_0/Performance.Decode_I/Reset_OR_DriverANDClockEnable15                                                             |            | microblaze_0/microblaze_0/Performance.Decode_I/Use_MuxCy[9].OF_Piperun_Stage/Using_FPGA.MUXCY_I/O                     | 1                | 2              |
| clk_50_0000MHz                                                      | microblaze_0/microblaze_0/Performance.Decode_I/Reset_OR_DriverANDClockEnable27                                                             |            | microblaze_0/microblaze_0/Performance.Decode_I/of_PipeRun_carry<9>12                                                  | 2                | 2              |
| clk_50_0000MHz                                                      | microblaze_0/microblaze_0/Performance.Decode_I/Reset_OR_DriverANDClockEnable28                                                             |            | microblaze_0/microblaze_0/Performance.Decode_I/of_PipeRun_carry<9>12                                                  | 2                | 3              |
| clk_50_0000MHz                                                      | microblaze_0/microblaze_0/Performance.Decode_I/Use_MuxCy[2].OF_Piperun_Stage/Using_FPGA.MUXCY_I/O                                          |            |                                                                                                                       | 1                | 2              |
| clk_50_0000MHz                                                      | microblaze_0/microblaze_0/Performance.Decode_I/flush_pipe                                                                                  |            |                                                                                                                       | 2                | 2              |
| clk_50_0000MHz                                                      | microblaze_0/microblaze_0/Performance.Decode_I/flush_pipe                                                                                  |            | microblaze_0/microblaze_0/Performance.Decode_I/Use_MuxCy[2].OF_Piperun_Stage/Using_FPGA.MUXCY_I/O                     | 2                | 2              |
| clk_50_0000MHz                                                      | microblaze_0/microblaze_0/Performance.Decode_I/jump_logic_I1/Reset_OR_DriverANDClockEnable                                                 |            | microblaze_0/microblaze_0/Performance.Decode_I/Use_MuxCy[9].OF_Piperun_Stage/Using_FPGA.MUXCY_I/O                     | 2                | 5              |
| clk_50_0000MHz                                                      | microblaze_0/microblaze_0/Performance.Decode_I/reset_bool_Dbg_Stop_Instr_Fetch_OR_166_o                                                    |            |                                                                                                                       | 2                | 3              |
| clk_50_0000MHz                                                      | microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_Perf/continue_from_brk                                                         |            |                                                                                                                       | 2                | 3              |
| clk_50_0000MHz                                                      | microblaze_0/microblaze_0/sync_reset                                                                                                       |            |                                                                                                                       | 107              | 161            |
| clk_50_0000MHz                                                      | microblaze_0/microblaze_0/sync_reset                                                                                                       |            | mb_plb_PLB_MRdDAck<0>                                                                                                 | 8                | 32             |
| clk_50_0000MHz                                                      | microblaze_0/microblaze_0/sync_reset                                                                                                       |            | microblaze_0/microblaze_0/Performance.Decode_I/Use_MuxCy[2].OF_Piperun_Stage/Using_FPGA.MUXCY_I/O                     | 35               | 120            |
| clk_50_0000MHz                                                      | microblaze_0/microblaze_0/sync_reset                                                                                                       |            | microblaze_0/microblaze_0/Performance.Decode_I/Use_MuxCy[9].OF_Piperun_Stage/Using_FPGA.MUXCY_I/O                     | 89               | 204            |
| clk_50_0000MHz                                                      | microblaze_0/microblaze_0/sync_reset                                                                                                       |            | microblaze_0/microblaze_0/Performance.Decode_I/if_pc_write                                                            | 8                | 32             |
| clk_50_0000MHz                                                      | microblaze_0/microblaze_0/sync_reset                                                                                                       |            | microblaze_0/microblaze_0/Performance.Decode_I/mem_PipeRun_carry_and/Using_FPGA.MUXCY_I/O                             | 10               | 17             |
| clk_50_0000MHz                                                      | microblaze_0/microblaze_0/sync_reset                                                                                                       |            | microblaze_0/microblaze_0/Performance.Decode_I/wb_PipeRun_i                                                           | 1                | 3              |
| clk_50_0000MHz                                                      | microblaze_0/microblaze_0/sync_reset                                                                                                       |            | microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_Perf/_n0357_inv                                           | 10               | 33             |
| clk_50_0000MHz                                                      | microblaze_0/microblaze_0/sync_reset                                                                                                       |            | microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_Perf/_n0364_inv                                           | 1                | 2              |
| clk_50_0000MHz                                                      | microblaze_0/microblaze_0/sync_reset                                                                                                       |            | microblaze_0/microblaze_0/Performance.of_write_imm_reg                                                                | 4                | 16             |
| clk_50_0000MHz                                                      | microblaze_0/microblaze_0/sync_reset                                                                                                       |            | microblaze_0/microblaze_0/Performance.wb_Halted                                                                       | 3                | 5              |
| clk_50_0000MHz                                                      | sys_bus_reset                                                                                                                              |            |                                                                                                                       | 1                | 2              |
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| microblaze_0_mdm_bus_Dbg_Clk                                        |                                                                                                                                            |            |                                                                                                                       | 14               | 38             |
| microblaze_0_mdm_bus_Dbg_Clk                                        |                                                                                                                                            |            | GLOBAL_LOGIC0                                                                                                         | 3                | 16             |
| microblaze_0_mdm_bus_Dbg_Clk                                        |                                                                                                                                            |            | GLOBAL_LOGIC1                                                                                                         | 2                | 3              |
| microblaze_0_mdm_bus_Dbg_Clk                                        |                                                                                                                                            |            | bscan_capture                                                                                                         | 10               | 43             |
| microblaze_0_mdm_bus_Dbg_Clk                                        |                                                                                                                                            |            | mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/SEL_SHIFT_AND_24_o                                                             | 2                | 8              |
| microblaze_0_mdm_bus_Dbg_Clk                                        |                                                                                                                                            |            | mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/_n0132_inv                                                                     | 2                | 8              |
| microblaze_0_mdm_bus_Dbg_Clk                                        |                                                                                                                                            |            | microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_Perf/New_Dbg_Instr_TCK                                    | 8                | 32             |
| microblaze_0_mdm_bus_Dbg_Clk                                        |                                                                                                                                            |            | microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_Perf/which_pc                                             | 7                | 8              |
| microblaze_0_mdm_bus_Dbg_Clk                                        |                                                                                                                                            |            | microblaze_0_mdm_bus_Dbg_Shift                                                                                        | 2                | 8              |
| microblaze_0_mdm_bus_Dbg_Clk                                        | mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/SHIFT_inv                                                                                           |            |                                                                                                                       | 7                | 28             |
| microblaze_0_mdm_bus_Dbg_Clk                                        | mdm_0/mdm_0/MDM_Core_I1/SEL_inv                                                                                                            |            | mdm_0/mdm_0/MDM_Core_I1/MDM_SEL_SHIFT_AND_1_o                                                                         | 1                | 4              |
| microblaze_0_mdm_bus_Dbg_Clk                                        | microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_Perf/Shift_inv                                                                 |            |                                                                                                                       | 2                | 8              |
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| ~bscan_update                                                       |                                                                                                                                            |            | mdm_0/mdm_0/MDM_Core_I1/Old_MDM_SEL                                                                                   | 2                | 8              |
| ~bscan_update                                                       | mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Insert_Delays[4].local_sel_n                                                                        |            |                                                                                                                       | 1                | 1              |
| ~bscan_update                                                       | mdm_0/mdm_0/MDM_Core_I1/SEL_inv                                                                                                            |            |                                                                                                                       | 1                | 4              |
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| ~chipscope_ila_0_icon_control<13>                                   | chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/iARM                                                                     |            |                                                                                                                       | 1                | 1              |
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| ~microblaze_0_mdm_bus_Dbg_Clk                                       | mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/data_cmd_inv                                                                                        |            | mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/sync_detected                                                                  | 1                | 1              |
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

Section 13 - Utilization by Hierarchy
-------------------------------------
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Module                                                                    | Partition | Slices*       | Slice Reg     | LUTs          | LUTRAM        | BRAM/FIFO | DSP48A1 | BUFG  | BUFIO | BUFR  | DCM   | PLL_ADV   | Full Hierarchical Name                                                                                                                                                                                                                              |
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| system/                                                                   |           | 27/1564       | 0/2356        | 0/2055        | 0/251         | 0/8       | 0/3     | 0/3   | 0/0   | 0/0   | 0/0   | 0/1       | system                                                                                                                                                                                                                                              |
| +DIP_Switches_4Bit                                                        |           | 0/39          | 0/81          | 0/33          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/DIP_Switches_4Bit                                                                                                                                                                                                                            |
| ++DIP_Switches_4Bit                                                       |           | 1/39          | 0/81          | 4/33          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/DIP_Switches_4Bit/DIP_Switches_4Bit                                                                                                                                                                                                          |
| +++PLBV46_I                                                               |           | 0/32          | 0/67          | 0/23          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/DIP_Switches_4Bit/DIP_Switches_4Bit/PLBV46_I                                                                                                                                                                                                 |
| ++++I_SLAVE_ATTACHMENT                                                    |           | 22/32         | 56/67         | 9/23          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/DIP_Switches_4Bit/DIP_Switches_4Bit/PLBV46_I/I_SLAVE_ATTACHMENT                                                                                                                                                                              |
| +++++INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER                                |           | 2/2           | 9/9           | 7/7           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/DIP_Switches_4Bit/DIP_Switches_4Bit/PLBV46_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER                                                                                                                                        |
| +++++I_DECODER                                                            |           | 2/8           | 2/2           | 1/7           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/DIP_Switches_4Bit/DIP_Switches_4Bit/PLBV46_I/I_SLAVE_ATTACHMENT/I_DECODER                                                                                                                                                                    |
| ++++++MEM_DECODE_GEN[0].GEN_PLB_SHARED.MEM_SELECT_I                       |           | 6/6           | 0/0           | 6/6           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/DIP_Switches_4Bit/DIP_Switches_4Bit/PLBV46_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].GEN_PLB_SHARED.MEM_SELECT_I                                                                                                                      |
| +++gpio_core_1                                                            |           | 6/6           | 14/14         | 6/6           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/DIP_Switches_4Bit/DIP_Switches_4Bit/gpio_core_1                                                                                                                                                                                              |
| +LEDs_4Bit                                                                |           | 0/38          | 0/81          | 0/37          | 0/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/LEDs_4Bit                                                                                                                                                                                                                                    |
| ++LEDs_4Bit                                                               |           | 1/38          | 0/81          | 4/37          | 0/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/LEDs_4Bit/LEDs_4Bit                                                                                                                                                                                                                          |
| +++PLBV46_I                                                               |           | 0/31          | 0/67          | 0/23          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/LEDs_4Bit/LEDs_4Bit/PLBV46_I                                                                                                                                                                                                                 |
| ++++I_SLAVE_ATTACHMENT                                                    |           | 21/31         | 56/67         | 9/23          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/LEDs_4Bit/LEDs_4Bit/PLBV46_I/I_SLAVE_ATTACHMENT                                                                                                                                                                                              |
| +++++INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER                                |           | 2/2           | 9/9           | 7/7           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/LEDs_4Bit/LEDs_4Bit/PLBV46_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER                                                                                                                                                        |
| +++++I_DECODER                                                            |           | 2/8           | 2/2           | 1/7           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/LEDs_4Bit/LEDs_4Bit/PLBV46_I/I_SLAVE_ATTACHMENT/I_DECODER                                                                                                                                                                                    |
| ++++++MEM_DECODE_GEN[0].GEN_PLB_SHARED.MEM_SELECT_I                       |           | 6/6           | 0/0           | 6/6           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/LEDs_4Bit/LEDs_4Bit/PLBV46_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].GEN_PLB_SHARED.MEM_SELECT_I                                                                                                                                      |
| +++gpio_core_1                                                            |           | 6/6           | 14/14         | 10/10         | 4/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/LEDs_4Bit/LEDs_4Bit/gpio_core_1                                                                                                                                                                                                              |
| +Push_Buttons_4Bit                                                        |           | 0/39          | 0/81          | 0/37          | 0/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/Push_Buttons_4Bit                                                                                                                                                                                                                            |
| ++Push_Buttons_4Bit                                                       |           | 1/39          | 0/81          | 4/37          | 0/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/Push_Buttons_4Bit/Push_Buttons_4Bit                                                                                                                                                                                                          |
| +++PLBV46_I                                                               |           | 0/32          | 0/67          | 0/23          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/Push_Buttons_4Bit/Push_Buttons_4Bit/PLBV46_I                                                                                                                                                                                                 |
| ++++I_SLAVE_ATTACHMENT                                                    |           | 22/32         | 56/67         | 9/23          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/Push_Buttons_4Bit/Push_Buttons_4Bit/PLBV46_I/I_SLAVE_ATTACHMENT                                                                                                                                                                              |
| +++++INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER                                |           | 2/2           | 9/9           | 7/7           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/Push_Buttons_4Bit/Push_Buttons_4Bit/PLBV46_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER                                                                                                                                        |
| +++++I_DECODER                                                            |           | 2/8           | 2/2           | 1/7           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/Push_Buttons_4Bit/Push_Buttons_4Bit/PLBV46_I/I_SLAVE_ATTACHMENT/I_DECODER                                                                                                                                                                    |
| ++++++MEM_DECODE_GEN[0].GEN_PLB_SHARED.MEM_SELECT_I                       |           | 6/6           | 0/0           | 6/6           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/Push_Buttons_4Bit/Push_Buttons_4Bit/PLBV46_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].GEN_PLB_SHARED.MEM_SELECT_I                                                                                                                      |
| +++gpio_core_1                                                            |           | 6/6           | 14/14         | 10/10         | 4/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/Push_Buttons_4Bit/Push_Buttons_4Bit/gpio_core_1                                                                                                                                                                                              |
| +RS232_Uart_1                                                             |           | 0/85          | 0/128         | 0/121         | 0/11          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/RS232_Uart_1                                                                                                                                                                                                                                 |
| ++RS232_Uart_1                                                            |           | 0/85          | 0/128         | 0/121         | 0/11          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/RS232_Uart_1/RS232_Uart_1                                                                                                                                                                                                                    |
| +++PLBV46_I                                                               |           | 0/44          | 0/77          | 0/45          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/RS232_Uart_1/RS232_Uart_1/PLBV46_I                                                                                                                                                                                                           |
| ++++I_SLAVE_ATTACHMENT                                                    |           | 23/44         | 56/77         | 11/45         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/RS232_Uart_1/RS232_Uart_1/PLBV46_I/I_SLAVE_ATTACHMENT                                                                                                                                                                                        |
| +++++INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER                                |           | 4/4           | 9/9           | 10/10         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/RS232_Uart_1/RS232_Uart_1/PLBV46_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER                                                                                                                                                  |
| +++++I_DECODER                                                            |           | 7/17          | 12/12         | 10/24         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/RS232_Uart_1/RS232_Uart_1/PLBV46_I/I_SLAVE_ATTACHMENT/I_DECODER                                                                                                                                                                              |
| ++++++MEM_DECODE_GEN[0].GEN_PLB_SHARED.MEM_SELECT_I                       |           | 6/6           | 0/0           | 10/10         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/RS232_Uart_1/RS232_Uart_1/PLBV46_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].GEN_PLB_SHARED.MEM_SELECT_I                                                                                                                                |
| ++++++MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I       |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/RS232_Uart_1/RS232_Uart_1/PLBV46_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I                                                                                                                |
| ++++++MEM_DECODE_GEN[0].PER_CE_GEN[1].MULTIPLE_CES_THIS_CS_GEN.CE_I       |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/RS232_Uart_1/RS232_Uart_1/PLBV46_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].PER_CE_GEN[1].MULTIPLE_CES_THIS_CS_GEN.CE_I                                                                                                                |
| ++++++MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I       |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/RS232_Uart_1/RS232_Uart_1/PLBV46_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I                                                                                                                |
| ++++++MEM_DECODE_GEN[0].PER_CE_GEN[3].MULTIPLE_CES_THIS_CS_GEN.CE_I       |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/RS232_Uart_1/RS232_Uart_1/PLBV46_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].PER_CE_GEN[3].MULTIPLE_CES_THIS_CS_GEN.CE_I                                                                                                                |
| +++UARTLITE_CORE_I                                                        |           | 7/41          | 6/51          | 14/76         | 0/11          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I                                                                                                                                                                                                    |
| ++++BAUD_RATE_I                                                           |           | 6/6           | 10/10         | 15/15         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/BAUD_RATE_I                                                                                                                                                                                        |
| ++++UARTLITE_RX_I                                                         |           | 10/14         | 14/20         | 15/25         | 2/6           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_RX_I                                                                                                                                                                                      |
| +++++SRL_FIFO_I                                                           |           | 0/4           | 0/6           | 0/10          | 0/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I                                                                                                                                                                           |
| ++++++I_SRL_FIFO_RBU_F                                                    |           | 1/4           | 1/6           | 1/10          | 0/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F                                                                                                                                                          |
| +++++++CNTR_INCR_DECR_ADDN_F_I                                            |           | 2/2           | 5/5           | 5/5           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I                                                                                                                                  |
| +++++++DYNSHREG_F_I                                                       |           | 1/1           | 0/0           | 4/4           | 4/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I                                                                                                                                             |
| ++++UARTLITE_TX_I                                                         |           | 9/14          | 8/15          | 11/22         | 0/5           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_TX_I                                                                                                                                                                                      |
| +++++MID_START_BIT_SRL16_I                                                |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_TX_I/MID_START_BIT_SRL16_I                                                                                                                                                                |
| +++++SRL_FIFO_I                                                           |           | 0/4           | 0/6           | 0/10          | 0/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I                                                                                                                                                                           |
| ++++++I_SRL_FIFO_RBU_F                                                    |           | 1/4           | 1/6           | 1/10          | 0/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F                                                                                                                                                          |
| +++++++CNTR_INCR_DECR_ADDN_F_I                                            |           | 2/2           | 5/5           | 5/5           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I                                                                                                                                  |
| +++++++DYNSHREG_F_I                                                       |           | 1/1           | 0/0           | 4/4           | 4/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I                                                                                                                                             |
| +chipscope_icon_0                                                         |           | 0/31          | 0/28          | 0/30          | 0/0           | 0/0       | 0/0     | 0/1   | 0/0   | 0/0   | 0/0   | 0/0       | system/chipscope_icon_0                                                                                                                                                                                                                             |
| ++chipscope_icon_0                                                        |           | 0/31          | 0/28          | 0/30          | 0/0           | 0/0       | 0/0     | 0/1   | 0/0   | 0/0   | 0/0   | 0/0       | system/chipscope_icon_0/chipscope_icon_0                                                                                                                                                                                                            |
| +++i_chipscope_icon_0                                                     |           | 0/31          | 0/28          | 0/30          | 0/0           | 0/0       | 0/0     | 0/1   | 0/0   | 0/0   | 0/0   | 0/0       | system/chipscope_icon_0/chipscope_icon_0/i_chipscope_icon_0                                                                                                                                                                                         |
| ++++U0                                                                    |           | 0/31          | 0/28          | 0/30          | 0/0           | 0/0       | 0/0     | 0/1   | 0/0   | 0/0   | 0/0   | 0/0       | system/chipscope_icon_0/chipscope_icon_0/i_chipscope_icon_0/U0                                                                                                                                                                                      |
| +++++U_ICON                                                               |           | 4/31          | 3/28          | 2/30          | 0/0           | 0/0       | 0/0     | 0/1   | 0/0   | 0/0   | 0/0   | 0/0       | system/chipscope_icon_0/chipscope_icon_0/i_chipscope_icon_0/U0/U_ICON                                                                                                                                                                               |
| ++++++I_YES_BSCAN.U_BS                                                    |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/0     | 0/1   | 0/0   | 0/0   | 0/0   | 0/0       | system/chipscope_icon_0/chipscope_icon_0/i_chipscope_icon_0/U0/U_ICON/I_YES_BSCAN.U_BS                                                                                                                                                              |
| +++++++I_USE_SOFTBSCAN_EQ0.I_USE_XST_TCK_WORKAROUND_EQ1.U_ICON_BSCAN_BUFG |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/0     | 1/1   | 0/0   | 0/0   | 0/0   | 0/0       | system/chipscope_icon_0/chipscope_icon_0/i_chipscope_icon_0/U0/U_ICON/I_YES_BSCAN.U_BS/I_USE_SOFTBSCAN_EQ0.I_USE_XST_TCK_WORKAROUND_EQ1.U_ICON_BSCAN_BUFG                                                                                           |
| ++++++U_CMD                                                               |           | 4/10          | 10/10         | 2/11          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/chipscope_icon_0/chipscope_icon_0/i_chipscope_icon_0/U0/U_ICON/U_CMD                                                                                                                                                                         |
| +++++++U_COMMAND_SEL                                                      |           | 4/4           | 0/0           | 7/7           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/chipscope_icon_0/chipscope_icon_0/i_chipscope_icon_0/U0/U_ICON/U_CMD/U_COMMAND_SEL                                                                                                                                                           |
| +++++++U_CORE_ID_SEL                                                      |           | 2/2           | 0/0           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/chipscope_icon_0/chipscope_icon_0/i_chipscope_icon_0/U0/U_ICON/U_CMD/U_CORE_ID_SEL                                                                                                                                                           |
| ++++++U_CTRL_OUT                                                          |           | 8/8           | 0/0           | 10/10         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/chipscope_icon_0/chipscope_icon_0/i_chipscope_icon_0/U0/U_ICON/U_CTRL_OUT                                                                                                                                                                    |
| ++++++U_STAT                                                              |           | 3/5           | 1/7           | 3/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/chipscope_icon_0/chipscope_icon_0/i_chipscope_icon_0/U0/U_ICON/U_STAT                                                                                                                                                                        |
| +++++++U_STAT_CNT                                                         |           | 2/2           | 6/6           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/chipscope_icon_0/chipscope_icon_0/i_chipscope_icon_0/U0/U_ICON/U_STAT/U_STAT_CNT                                                                                                                                                             |
| ++++++U_SYNC                                                              |           | 3/3           | 8/8           | 3/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/chipscope_icon_0/chipscope_icon_0/i_chipscope_icon_0/U0/U_ICON/U_SYNC                                                                                                                                                                        |
| ++++++U_TDO_MUX                                                           |           | 0/1           | 0/0           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/chipscope_icon_0/chipscope_icon_0/i_chipscope_icon_0/U0/U_ICON/U_TDO_MUX                                                                                                                                                                     |
| +++++++U_CS_MUX                                                           |           | 0/1           | 0/0           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/chipscope_icon_0/chipscope_icon_0/i_chipscope_icon_0/U0/U_ICON/U_TDO_MUX/U_CS_MUX                                                                                                                                                            |
| ++++++++I4.U_MUX16                                                        |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/chipscope_icon_0/chipscope_icon_0/i_chipscope_icon_0/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16                                                                                                                                                 |
| +chipscope_ila_0                                                          |           | 0/186         | 0/403         | 0/167         | 0/100         | 0/4       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/chipscope_ila_0                                                                                                                                                                                                                              |
| ++chipscope_ila_0                                                         |           | 0/186         | 0/403         | 0/167         | 0/100         | 0/4       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/chipscope_ila_0/chipscope_ila_0                                                                                                                                                                                                              |
| +++i_chipscope_ila_0                                                      |           | 0/186         | 0/403         | 0/167         | 0/100         | 0/4       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0                                                                                                                                                                                            |
| ++++U0                                                                    |           | 16/186        | 65/403        | 0/167         | 0/100         | 0/4       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0                                                                                                                                                                                         |
| +++++I_NO_D.U_ILA                                                         |           | 3/170         | 2/338         | 1/167         | 0/100         | 0/4       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA                                                                                                                                                                            |
| ++++++I_DQ.U_DQQ                                                          |           | 11/11         | 65/65         | 37/37         | 37/37         | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ                                                                                                                                                                 |
| ++++++U_CAPSTOR                                                           |           | 0/20          | 0/24          | 0/26          | 0/0           | 0/4       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR                                                                                                                                                                  |
| +++++++I_CASE1.I_YES_TB.U_TRACE_BUFFER                                    |           | 0/20          | 0/24          | 0/26          | 0/0           | 0/4       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER                                                                                                                                  |
| ++++++++I_SINGLE_ROW.U_RD_COL_ADDR                                        |           | 2/5           | 0/7           | 1/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR                                                                                                       |
| +++++++++I_WIDTH_7.u_tc_0                                                 |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/I_WIDTH_7.u_tc_0                                                                                      |
| +++++++++u_cnt                                                            |           | 2/2           | 7/7           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/u_cnt                                                                                                 |
| ++++++++I_SINGLE_ROW.U_RD_COL_ADDR_DLY                                    |           | 2/2           | 7/7           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR_DLY                                                                                                   |
| ++++++++U_RAM                                                             |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/4       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM                                                                                                                            |
| +++++++++I_S6.U_CS_BRAM_CASCADE_S6                                        |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/4       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6                                                                                                  |
| ++++++++++I_DEPTH_LTEQ_16K.U_SBRAM_0                                      |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/4       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0                                                                       |
| +++++++++++I_B18KGT0.G_RAMB18[0].u_ramb18                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[0].u_ramb18                                        |
| +++++++++++I_B18KGT0.G_RAMB18[1].u_ramb18                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[1].u_ramb18                                        |
| +++++++++++I_B18KGT0.G_RAMB18[2].u_ramb18                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[2].u_ramb18                                        |
| +++++++++++I_B18KGT0.G_RAMB18[3].u_ramb18                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[3].u_ramb18                                        |
| ++++++++U_RD_COL_MUX                                                      |           | 0/10          | 0/0           | 0/24          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX                                                                                                                     |
| +++++++++I7.U_MUX128                                                      |           | 10/10         | 0/0           | 24/24         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128                                                                                                         |
| ++++++++U_RD_ROW_ADDR                                                     |           | 3/3           | 10/10         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR                                                                                                                    |
| ++++++U_G2_SQ.U_CAPCTRL                                                   |           | 7/40          | 7/66          | 1/44          | 0/32          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL                                                                                                                                                          |
| +++++++I_SRLT_NE_1.U_CDONE                                                |           | 2/2           | 1/1           | 2/2           | 2/2           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CDONE                                                                                                                                      |
| +++++++I_SRLT_NE_1.U_CMPRESET                                             |           | 1/1           | 0/0           | 2/2           | 2/2           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET                                                                                                                                   |
| +++++++I_SRLT_NE_1.U_NS0                                                  |           | 2/2           | 1/1           | 4/4           | 4/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0                                                                                                                                        |
| +++++++I_SRLT_NE_1.U_NS1                                                  |           | 2/2           | 1/1           | 4/4           | 4/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1                                                                                                                                        |
| +++++++I_SRLT_NE_1.U_SCE                                                  |           | 1/1           | 0/0           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCE                                                                                                                                        |
| +++++++I_SRLT_NE_1.U_SCMPCE                                               |           | 1/1           | 0/0           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCMPCE                                                                                                                                     |
| +++++++I_SRLT_NE_1.U_SCRST                                                |           | 1/1           | 0/0           | 2/2           | 2/2           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST                                                                                                                                      |
| +++++++I_SRLT_NE_1.U_WCE                                                  |           | 1/1           | 0/0           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_WCE                                                                                                                                        |
| +++++++I_SRLT_NE_1.U_WHCMPCE                                              |           | 1/1           | 0/0           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_WHCMPCE                                                                                                                                    |
| +++++++I_SRLT_NE_1.U_WLCMPCE                                              |           | 1/1           | 0/0           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_WLCMPCE                                                                                                                                    |
| +++++++U_CAP_ADDRGEN                                                      |           | 8/20          | 36/56         | 12/24         | 1/13          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN                                                                                                                                            |
| ++++++++I_NO_TSEQ.I_SRLT_NE_1.U_SCNT                                      |           | 3/3           | 10/10         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT                                                                                                               |
| ++++++++I_SRLT_NE_1.U_WCNT                                                |           | 3/3           | 10/10         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT                                                                                                                         |
| ++++++++U_SCNT_CMP                                                        |           | 0/2           | 0/0           | 0/4           | 0/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP                                                                                                                                 |
| +++++++++I_CS_GAND.U_CS_GAND_SRL                                          |           | 0/2           | 0/0           | 0/4           | 0/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL                                                                                                         |
| ++++++++++I_S6.U_CS_GAND_SRL_S6                                           |           | 0/2           | 0/0           | 0/4           | 0/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6                                                                                   |
| +++++++++++I_USE_RPM_NE0.U_GAND_SRL_SET                                   |           | 0/2           | 0/0           | 0/4           | 0/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET                                                      |
| ++++++++++++I_PARTIAL_SLICE.U_GAND_SRL_SLICE                              |           | 2/2           | 0/0           | 4/4           | 4/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE                     |
| ++++++++U_WCNT_HCMP                                                       |           | 0/2           | 0/0           | 0/4           | 0/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP                                                                                                                                |
| +++++++++I_CS_GAND.U_CS_GAND_SRL                                          |           | 0/2           | 0/0           | 0/4           | 0/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL                                                                                                        |
| ++++++++++I_S6.U_CS_GAND_SRL_S6                                           |           | 0/2           | 0/0           | 0/4           | 0/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6                                                                                  |
| +++++++++++I_USE_RPM_NE0.U_GAND_SRL_SET                                   |           | 0/2           | 0/0           | 0/4           | 0/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET                                                     |
| ++++++++++++I_PARTIAL_SLICE.U_GAND_SRL_SLICE                              |           | 2/2           | 0/0           | 4/4           | 4/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE                    |
| ++++++++U_WCNT_LCMP                                                       |           | 0/2           | 0/0           | 0/4           | 0/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP                                                                                                                                |
| +++++++++I_CS_GAND.U_CS_GAND_SRL                                          |           | 0/2           | 0/0           | 0/4           | 0/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL                                                                                                        |
| ++++++++++I_S6.U_CS_GAND_SRL_S6                                           |           | 0/2           | 0/0           | 0/4           | 0/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6                                                                                  |
| +++++++++++I_USE_RPM_NE0.U_GAND_SRL_SET                                   |           | 0/2           | 0/0           | 0/4           | 0/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET                                                     |
| ++++++++++++I_PARTIAL_SLICE.U_GAND_SRL_SLICE                              |           | 2/2           | 0/0           | 4/4           | 4/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE                    |
| ++++++U_RST                                                               |           | 3/15          | 9/25          | 1/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_RST                                                                                                                                                                      |
| +++++++U_ARM_XFER                                                         |           | 6/6           | 9/9           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER                                                                                                                                                           |
| +++++++U_HALT_XFER                                                        |           | 6/6           | 7/7           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER                                                                                                                                                          |
| ++++++U_STAT                                                              |           | 15/36         | 24/43         | 5/24          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_STAT                                                                                                                                                                     |
| +++++++U_DMUX4                                                            |           | 0/2           | 0/0           | 0/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX4                                                                                                                                                             |
| ++++++++U_CS_MUX                                                          |           | 0/2           | 0/0           | 0/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX4/U_CS_MUX                                                                                                                                                    |
| +++++++++I3.U_MUX8                                                        |           | 2/2           | 0/0           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX4/U_CS_MUX/I3.U_MUX8                                                                                                                                          |
| +++++++U_DSL1                                                             |           | 6/6           | 6/6           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1                                                                                                                                                              |
| +++++++U_MUX                                                              |           | 0/8           | 0/0           | 0/16          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX                                                                                                                                                               |
| ++++++++U_CS_MUX                                                          |           | 0/8           | 0/0           | 0/16          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX                                                                                                                                                      |
| +++++++++I1.U_MUX2                                                        |           | 8/8           | 0/0           | 16/16         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2                                                                                                                                            |
| +++++++U_RESET_EDGE                                                       |           | 2/2           | 3/3           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE                                                                                                                                                        |
| +++++++U_STAT_CNT                                                         |           | 3/3           | 10/10         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT                                                                                                                                                          |
| ++++++U_TRIG                                                              |           | 1/44          | 1/113         | 0/31          | 0/30          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_TRIG                                                                                                                                                                     |
| +++++++U_TC                                                               |           | 1/7           | 1/5           | 0/1           | 0/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC                                                                                                                                                                |
| ++++++++I_STORAGE_QUAL.U_STORAGE_QUAL                                     |           | 1/3           | 1/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_STORAGE_QUAL                                                                                                                                  |
| +++++++++I_SRLT_NE_1.I_NMU_1_TO_4.U_TCL                                   |           | 1/2           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_STORAGE_QUAL/I_SRLT_NE_1.I_NMU_1_TO_4.U_TCL                                                                                                   |
| ++++++++++I_NMU_EQ3.U_iDOUT                                               |           | 1/1           | 0/0           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_STORAGE_QUAL/I_SRLT_NE_1.I_NMU_1_TO_4.U_TCL/I_NMU_EQ3.U_iDOUT                                                                                 |
| ++++++++I_TSEQ_NEQ2.U_TC_EQUATION                                         |           | 1/3           | 1/2           | 0/1           | 0/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_NEQ2.U_TC_EQUATION                                                                                                                                      |
| +++++++++I_SRLT_NE_1.I_NMU_1_TO_4.U_TCL                                   |           | 1/2           | 1/1           | 0/1           | 0/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_NEQ2.U_TC_EQUATION/I_SRLT_NE_1.I_NMU_1_TO_4.U_TCL                                                                                                       |
| ++++++++++I_NMU_EQ3.U_iDOUT                                               |           | 1/1           | 0/0           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_NEQ2.U_TC_EQUATION/I_SRLT_NE_1.I_NMU_1_TO_4.U_TCL/I_NMU_EQ3.U_iDOUT                                                                                     |
| +++++++U_TM                                                               |           | 0/36          | 0/107         | 0/30          | 0/29          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM                                                                                                                                                                |
| ++++++++G_NMU[0].U_M                                                      |           | 1/21          | 1/68          | 0/18          | 0/17          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M                                                                                                                                                   |
| +++++++++U_MU                                                             |           | 0/20          | 0/67          | 0/18          | 0/17          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU                                                                                                                                              |
| ++++++++++I_MUT_RANGE.U_match                                             |           | 3/20          | 1/67          | 2/18          | 1/17          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_RANGE.U_match                                                                                                                          |
| +++++++++++U_VAR.U_MLOWER                                                 |           | 0/9           | 0/33          | 0/8           | 0/8           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_RANGE.U_match/U_VAR.U_MLOWER                                                                                                           |
| ++++++++++++I_SRL32.U_VAR_SRL32                                           |           | 9/9           | 33/33         | 8/8           | 8/8           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_RANGE.U_match/U_VAR.U_MLOWER/I_SRL32.U_VAR_SRL32                                                                                       |
| +++++++++++U_VAR.U_MUPPER                                                 |           | 0/8           | 0/33          | 0/8           | 0/8           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_RANGE.U_match/U_VAR.U_MUPPER                                                                                                           |
| ++++++++++++I_SRL32.U_VAR_SRL32                                           |           | 8/8           | 33/33         | 8/8           | 8/8           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_RANGE.U_match/U_VAR.U_MUPPER/I_SRL32.U_VAR_SRL32                                                                                       |
| ++++++++G_NMU[1].U_M                                                      |           | 1/5           | 1/4           | 0/4           | 0/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M                                                                                                                                                   |
| +++++++++U_MU                                                             |           | 1/4           | 1/3           | 0/4           | 0/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU                                                                                                                                              |
| ++++++++++I_MUT_GAND.U_match                                              |           | 0/3           | 0/2           | 0/4           | 0/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GAND.U_match                                                                                                                           |
| +++++++++++I_CS_GAND.U_CS_GAND_SRL                                        |           | 0/3           | 0/2           | 0/4           | 0/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GAND.U_match/I_CS_GAND.U_CS_GAND_SRL                                                                                                   |
| ++++++++++++I_S6.U_CS_GAND_SRL_S6                                         |           | 1/3           | 1/2           | 0/4           | 0/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GAND.U_match/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6                                                                             |
| +++++++++++++I_USE_RPM_NE0.U_GAND_SRL_SET                                 |           | 0/2           | 0/1           | 0/4           | 0/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GAND.U_match/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET                                                |
| ++++++++++++++I_PARTIAL_SLICE.U_GAND_SRL_SLICE                            |           | 2/2           | 1/1           | 4/4           | 4/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GAND.U_match/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE               |
| ++++++++G_NMU[2].U_M                                                      |           | 1/10          | 1/35          | 0/8           | 0/8           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M                                                                                                                                                   |
| +++++++++U_MU                                                             |           | 1/9           | 1/34          | 0/8           | 0/8           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU                                                                                                                                              |
| ++++++++++I_MUT_GAND.U_match                                              |           | 0/8           | 0/33          | 0/8           | 0/8           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GAND.U_match                                                                                                                           |
| +++++++++++I_CS_GAND.U_CS_GAND_SRL                                        |           | 0/8           | 0/33          | 0/8           | 0/8           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GAND.U_match/I_CS_GAND.U_CS_GAND_SRL                                                                                                   |
| ++++++++++++I_S6.U_CS_GAND_SRL_S6                                         |           | 5/8           | 32/33         | 0/8           | 0/8           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GAND.U_match/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6                                                                             |
| +++++++++++++I_USE_RPM_NE0.U_GAND_SRL_SET                                 |           | 0/3           | 0/1           | 0/8           | 0/8           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GAND.U_match/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET                                                |
| ++++++++++++++I_PARTIAL_SLICE.U_GAND_SRL_SLICE                            |           | 2/2           | 1/1           | 4/4           | 4/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GAND.U_match/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE               |
| ++++++++++++++I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE               |           | 1/1           | 0/0           | 4/4           | 4/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GAND.U_match/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE  |
| ++++++U_TRIG_OUT.U_TRIGOUT_SRL                                            |           | 1/1           | 0/0           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_TRIG_OUT.U_TRIGOUT_SRL                                                                                                                                                   |
| +clock_generator_0                                                        |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/0     | 0/1   | 0/0   | 0/0   | 0/0   | 0/1       | system/clock_generator_0                                                                                                                                                                                                                            |
| ++clock_generator_0                                                       |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/0     | 1/1   | 0/0   | 0/0   | 0/0   | 0/1       | system/clock_generator_0/clock_generator_0                                                                                                                                                                                                          |
| +++PLL0_INST                                                              |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 1/1       | system/clock_generator_0/clock_generator_0/PLL0_INST                                                                                                                                                                                                |
| +dlmb                                                                     |           | 0/1           | 0/1           | 0/1           | 0/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/dlmb                                                                                                                                                                                                                                         |
| ++dlmb                                                                    |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/dlmb/dlmb                                                                                                                                                                                                                                    |
| +dlmb_cntlr                                                               |           | 0/6           | 0/2           | 0/4           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/dlmb_cntlr                                                                                                                                                                                                                                   |
| ++dlmb_cntlr                                                              |           | 5/6           | 2/2           | 3/4           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/dlmb_cntlr/dlmb_cntlr                                                                                                                                                                                                                        |
| +++pselect_mask_lmb                                                       |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/dlmb_cntlr/dlmb_cntlr/pselect_mask_lmb                                                                                                                                                                                                       |
| +funprof_0                                                                |           | 0/63          | 0/173         | 0/94          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/funprof_0                                                                                                                                                                                                                                    |
| ++funprof_0                                                               |           | 0/63          | 0/173         | 0/94          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/funprof_0/funprof_0                                                                                                                                                                                                                          |
| +++PLBV46_SLAVE_SINGLE_I                                                  |           | 0/42          | 0/108         | 0/55          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/funprof_0/funprof_0/PLBV46_SLAVE_SINGLE_I                                                                                                                                                                                                    |
| ++++I_SLAVE_ATTACHMENT                                                    |           | 29/42         | 97/108        | 45/55         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/funprof_0/funprof_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT                                                                                                                                                                                 |
| +++++I_DECODER                                                            |           | 8/13          | 11/11         | 4/10          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/funprof_0/funprof_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER                                                                                                                                                                       |
| ++++++MEM_DECODE_GEN[0].GEN_PLB_SHARED.MEM_SELECT_I                       |           | 3/3           | 0/0           | 4/4           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/funprof_0/funprof_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].GEN_PLB_SHARED.MEM_SELECT_I                                                                                                                         |
| ++++++MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I       |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/funprof_0/funprof_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I                                                                                                         |
| ++++++MEM_DECODE_GEN[0].PER_CE_GEN[1].MULTIPLE_CES_THIS_CS_GEN.CE_I       |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/funprof_0/funprof_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].PER_CE_GEN[1].MULTIPLE_CES_THIS_CS_GEN.CE_I                                                                                                         |
| +++USER_LOGIC_I                                                           |           | 9/21          | 32/65         | 33/39         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/funprof_0/funprof_0/USER_LOGIC_I                                                                                                                                                                                                             |
| ++++funprof_inst                                                          |           | 3/12          | 1/33          | 4/6           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/funprof_0/funprof_0/USER_LOGIC_I/funprof_inst                                                                                                                                                                                                |
| +++++counter_1                                                            |           | 8/8           | 32/32         | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/funprof_0/funprof_0/USER_LOGIC_I/funprof_inst/counter_1                                                                                                                                                                                      |
| +++++decode_1                                                             |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/funprof_0/funprof_0/USER_LOGIC_I/funprof_inst/decode_1                                                                                                                                                                                       |
| +ilmb                                                                     |           | 0/1           | 0/1           | 0/1           | 0/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/ilmb                                                                                                                                                                                                                                         |
| ++ilmb                                                                    |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/ilmb/ilmb                                                                                                                                                                                                                                    |
| +ilmb_cntlr                                                               |           | 0/3           | 0/2           | 0/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/ilmb_cntlr                                                                                                                                                                                                                                   |
| ++ilmb_cntlr                                                              |           | 2/3           | 2/2           | 1/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/ilmb_cntlr/ilmb_cntlr                                                                                                                                                                                                                        |
| +++pselect_mask_lmb                                                       |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/ilmb_cntlr/ilmb_cntlr/pselect_mask_lmb                                                                                                                                                                                                       |
| +lmb_bram                                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/4       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/lmb_bram                                                                                                                                                                                                                                     |
| ++lmb_bram                                                                |           | 0/0           | 0/0           | 0/0           | 0/0           | 4/4       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/lmb_bram/lmb_bram                                                                                                                                                                                                                            |
| +mb_plb                                                                   |           | 0/94          | 0/82          | 0/166         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/mb_plb                                                                                                                                                                                                                                       |
| ++mb_plb                                                                  |           | 3/94          | 7/82          | 0/166         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/mb_plb/mb_plb                                                                                                                                                                                                                                |
| +++GEN_SHARED.I_PLB_ADDRPATH                                              |           | 9/18          | 34/34         | 0/34          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH                                                                                                                                                                                                      |
| ++++I_PLBADDR_MUX                                                         |           | 8/8           | 0/0           | 30/30         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBADDR_MUX                                                                                                                                                                                        |
| ++++I_PLBBE_MUX                                                           |           | 1/1           | 0/0           | 4/4           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBBE_MUX                                                                                                                                                                                          |
| +++GEN_SHARED.I_PLB_ARBITER_LOGIC                                         |           | 3/49          | 2/41          | 1/85          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC                                                                                                                                                                                                 |
| ++++I_ARBCONTROL_SM                                                       |           | 26/26         | 27/27         | 72/72         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM                                                                                                                                                                                 |
| ++++I_ARB_ENCODER                                                         |           | 4/10          | 7/7           | 0/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER                                                                                                                                                                                   |
| +++++GTR_ONE_MASTER.FIXED_ARB_GEN.I_PRIOR_ENC                             |           | 4/6           | 0/0           | 2/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/GTR_ONE_MASTER.FIXED_ARB_GEN.I_PRIOR_ENC                                                                                                                                          |
| ++++++MASTER_LVLS[0].I_QUAL_MASTERS_REQUEST                               |           | 2/2           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/GTR_ONE_MASTER.FIXED_ARB_GEN.I_PRIOR_ENC/MASTER_LVLS[0].I_QUAL_MASTERS_REQUEST                                                                                                    |
| ++++I_MUXEDSIGNALS                                                        |           | 4/5           | 0/0           | 3/4           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_MUXEDSIGNALS                                                                                                                                                                                  |
| +++++RNW_MUX                                                              |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_MUXEDSIGNALS/RNW_MUX                                                                                                                                                                          |
| ++++I_WDT                                                                 |           | 3/4           | 1/5           | 2/4           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_WDT                                                                                                                                                                                           |
| +++++WDT_TIMEOUT_CNTR_I                                                   |           | 1/1           | 4/4           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_WDT/WDT_TIMEOUT_CNTR_I                                                                                                                                                                        |
| ++++MSTR_REQ_MUX                                                          |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/MSTR_REQ_MUX                                                                                                                                                                                    |
| +++GEN_SHARED.I_PLB_RD_DATAPATH                                           |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/mb_plb/mb_plb/GEN_SHARED.I_PLB_RD_DATAPATH                                                                                                                                                                                                   |
| +++GEN_SHARED.I_PLB_SLAVE_ORS                                             |           | 0/9           | 0/0           | 0/14          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/mb_plb/mb_plb/GEN_SHARED.I_PLB_SLAVE_ORS                                                                                                                                                                                                     |
| ++++ADDRACK_OR                                                            |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/mb_plb/mb_plb/GEN_SHARED.I_PLB_SLAVE_ORS/ADDRACK_OR                                                                                                                                                                                          |
| ++++RDBUS_OR                                                              |           | 3/3           | 0/0           | 8/8           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/mb_plb/mb_plb/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR                                                                                                                                                                                            |
| ++++RDCOMP_OR                                                             |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/mb_plb/mb_plb/GEN_SHARED.I_PLB_SLAVE_ORS/RDCOMP_OR                                                                                                                                                                                           |
| ++++RDDACK_OR                                                             |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/mb_plb/mb_plb/GEN_SHARED.I_PLB_SLAVE_ORS/RDDACK_OR                                                                                                                                                                                           |
| ++++REARB_OR                                                              |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/mb_plb/mb_plb/GEN_SHARED.I_PLB_SLAVE_ORS/REARB_OR                                                                                                                                                                                            |
| ++++WRCOMP_OR                                                             |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/mb_plb/mb_plb/GEN_SHARED.I_PLB_SLAVE_ORS/WRCOMP_OR                                                                                                                                                                                           |
| ++++WRDACK_OR                                                             |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/mb_plb/mb_plb/GEN_SHARED.I_PLB_SLAVE_ORS/WRDACK_OR                                                                                                                                                                                           |
| +++GEN_SHARED.I_PLB_WR_DATAPATH                                           |           | 2/14          | 0/0           | 0/32          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/mb_plb/mb_plb/GEN_SHARED.I_PLB_WR_DATAPATH                                                                                                                                                                                                   |
| ++++I_WRDBUS_MUX                                                          |           | 12/12         | 0/0           | 32/32         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/mb_plb/mb_plb/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX                                                                                                                                                                                      |
| +mdm_0                                                                    |           | 0/71          | 0/122         | 0/94          | 0/15          | 0/0       | 0/0     | 0/1   | 0/0   | 0/0   | 0/0   | 0/0       | system/mdm_0                                                                                                                                                                                                                                        |
| ++mdm_0                                                                   |           | 0/71          | 0/122         | 0/94          | 0/15          | 0/0       | 0/0     | 1/1   | 0/0   | 0/0   | 0/0   | 0/0       | system/mdm_0/mdm_0                                                                                                                                                                                                                                  |
| +++MDM_Core_I1                                                            |           | 22/71         | 40/122        | 30/94         | 3/15          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/mdm_0/mdm_0/MDM_Core_I1                                                                                                                                                                                                                      |
| ++++JTAG_CONTROL_I                                                        |           | 38/48         | 72/82         | 38/60         | 4/12          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I                                                                                                                                                                                                       |
| +++++Have_UARTs.RX_FIFO_I                                                 |           | 4/4           | 5/5           | 11/11         | 4/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Have_UARTs.RX_FIFO_I                                                                                                                                                                                  |
| +++++Have_UARTs.TX_FIFO_I                                                 |           | 6/6           | 5/5           | 11/11         | 4/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Have_UARTs.TX_FIFO_I                                                                                                                                                                                  |
| ++++PLB_Interconnect.pselect_I                                            |           | 1/1           | 0/0           | 4/4           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/mdm_0/mdm_0/MDM_Core_I1/PLB_Interconnect.pselect_I                                                                                                                                                                                           |
| +microblaze_0                                                             |           | 0/864         | 0/1141        | 0/1247        | 0/113         | 0/0       | 0/3     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/microblaze_0                                                                                                                                                                                                                                 |
| ++microblaze_0                                                            |           | 13/864        | 34/1141       | 2/1247        | 0/113         | 0/0       | 0/3     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/microblaze_0/microblaze_0                                                                                                                                                                                                                    |
| +++Performance.Data_Flow_I                                                |           | 32/360        | 0/347         | 52/642        | 0/64          | 0/0       | 0/3     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/microblaze_0/microblaze_0/Performance.Data_Flow_I                                                                                                                                                                                            |
| ++++ALU_I                                                                 |           | 1/34          | 0/0           | 1/35          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I                                                                                                                                                                                      |
| +++++FPGA_Target.ALL_Bits[0].ALU_Bit_I1                                   |           | 2/2           | 0/0           | 3/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[0].ALU_Bit_I1                                                                                                                                                   |
| +++++FPGA_Target.ALL_Bits[10].ALU_Bit_I1                                  |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[10].ALU_Bit_I1                                                                                                                                                  |
| +++++FPGA_Target.ALL_Bits[11].ALU_Bit_I1                                  |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[11].ALU_Bit_I1                                                                                                                                                  |
| +++++FPGA_Target.ALL_Bits[12].ALU_Bit_I1                                  |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[12].ALU_Bit_I1                                                                                                                                                  |
| +++++FPGA_Target.ALL_Bits[13].ALU_Bit_I1                                  |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[13].ALU_Bit_I1                                                                                                                                                  |
| +++++FPGA_Target.ALL_Bits[14].ALU_Bit_I1                                  |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[14].ALU_Bit_I1                                                                                                                                                  |
| +++++FPGA_Target.ALL_Bits[15].ALU_Bit_I1                                  |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[15].ALU_Bit_I1                                                                                                                                                  |
| +++++FPGA_Target.ALL_Bits[16].ALU_Bit_I1                                  |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[16].ALU_Bit_I1                                                                                                                                                  |
| +++++FPGA_Target.ALL_Bits[17].ALU_Bit_I1                                  |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[17].ALU_Bit_I1                                                                                                                                                  |
| +++++FPGA_Target.ALL_Bits[18].ALU_Bit_I1                                  |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[18].ALU_Bit_I1                                                                                                                                                  |
| +++++FPGA_Target.ALL_Bits[19].ALU_Bit_I1                                  |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[19].ALU_Bit_I1                                                                                                                                                  |
| +++++FPGA_Target.ALL_Bits[1].ALU_Bit_I1                                   |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[1].ALU_Bit_I1                                                                                                                                                   |
| +++++FPGA_Target.ALL_Bits[20].ALU_Bit_I1                                  |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[20].ALU_Bit_I1                                                                                                                                                  |
| +++++FPGA_Target.ALL_Bits[21].ALU_Bit_I1                                  |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[21].ALU_Bit_I1                                                                                                                                                  |
| +++++FPGA_Target.ALL_Bits[22].ALU_Bit_I1                                  |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[22].ALU_Bit_I1                                                                                                                                                  |
| +++++FPGA_Target.ALL_Bits[23].ALU_Bit_I1                                  |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[23].ALU_Bit_I1                                                                                                                                                  |
| +++++FPGA_Target.ALL_Bits[24].ALU_Bit_I1                                  |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[24].ALU_Bit_I1                                                                                                                                                  |
| +++++FPGA_Target.ALL_Bits[25].ALU_Bit_I1                                  |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[25].ALU_Bit_I1                                                                                                                                                  |
| +++++FPGA_Target.ALL_Bits[26].ALU_Bit_I1                                  |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[26].ALU_Bit_I1                                                                                                                                                  |
| +++++FPGA_Target.ALL_Bits[27].ALU_Bit_I1                                  |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[27].ALU_Bit_I1                                                                                                                                                  |
| +++++FPGA_Target.ALL_Bits[28].ALU_Bit_I1                                  |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[28].ALU_Bit_I1                                                                                                                                                  |
| +++++FPGA_Target.ALL_Bits[29].ALU_Bit_I1                                  |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[29].ALU_Bit_I1                                                                                                                                                  |
| +++++FPGA_Target.ALL_Bits[2].ALU_Bit_I1                                   |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[2].ALU_Bit_I1                                                                                                                                                   |
| +++++FPGA_Target.ALL_Bits[30].ALU_Bit_I1                                  |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[30].ALU_Bit_I1                                                                                                                                                  |
| +++++FPGA_Target.ALL_Bits[31].ALU_Bit_I1                                  |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[31].ALU_Bit_I1                                                                                                                                                  |
| +++++FPGA_Target.ALL_Bits[3].ALU_Bit_I1                                   |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[3].ALU_Bit_I1                                                                                                                                                   |
| +++++FPGA_Target.ALL_Bits[4].ALU_Bit_I1                                   |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[4].ALU_Bit_I1                                                                                                                                                   |
| +++++FPGA_Target.ALL_Bits[5].ALU_Bit_I1                                   |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[5].ALU_Bit_I1                                                                                                                                                   |
| +++++FPGA_Target.ALL_Bits[6].ALU_Bit_I1                                   |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[6].ALU_Bit_I1                                                                                                                                                   |
| +++++FPGA_Target.ALL_Bits[7].ALU_Bit_I1                                   |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[7].ALU_Bit_I1                                                                                                                                                   |
| +++++FPGA_Target.ALL_Bits[8].ALU_Bit_I1                                   |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[8].ALU_Bit_I1                                                                                                                                                   |
| +++++FPGA_Target.ALL_Bits[9].ALU_Bit_I1                                   |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[9].ALU_Bit_I1                                                                                                                                                   |
| ++++Barrel_Shifter_I                                                      |           | 42/42         | 36/36         | 88/88         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/Barrel_Shifter_I                                                                                                                                                                           |
| ++++Byte_Doublet_Handle_gti_I                                             |           | 43/43         | 43/43         | 82/82         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/Byte_Doublet_Handle_gti_I                                                                                                                                                                  |
| ++++Data_Flow_Logic_I                                                     |           | 35/35         | 65/65         | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/Data_Flow_Logic_I                                                                                                                                                                          |
| ++++MUL_Unit_I                                                            |           | 4/4           | 17/17         | 0/0           | 0/0           | 0/0       | 0/3     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/MUL_Unit_I                                                                                                                                                                                 |
| +++++Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.dsp_module_I2          |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 1/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.dsp_module_I2                                                                                                                     |
| +++++Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.dsp_module_I3          |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 1/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.dsp_module_I3                                                                                                                     |
| +++++Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1                   |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 1/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1                                                                                                                              |
| ++++Operand_Select_I                                                      |           | 64/64         | 144/144       | 161/161       | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I                                                                                                                                                                           |
| ++++Register_File_I                                                       |           | 16/16         | 0/0           | 64/64         | 64/64         | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I                                                                                                                                                                            |
| ++++Shift_Logic_Module_I                                                  |           | 31/38         | 0/0           | 59/74         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/Shift_Logic_Module_I                                                                                                                                                                       |
| +++++Use_PCMP_instr.Using_FPGA_PCMP.carry_equal_byte1                     |           | 1/1           | 0/0           | 3/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.Using_FPGA_PCMP.carry_equal_byte1                                                                                                                      |
| +++++Use_PCMP_instr.Using_FPGA_PCMP.carry_equal_byte2                     |           | 1/1           | 0/0           | 3/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.Using_FPGA_PCMP.carry_equal_byte2                                                                                                                      |
| +++++Use_PCMP_instr.Using_FPGA_PCMP.carry_equal_byte3                     |           | 1/1           | 0/0           | 3/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.Using_FPGA_PCMP.carry_equal_byte3                                                                                                                      |
| +++++Use_PCMP_instr.Using_FPGA_PCMP.carry_equal_byte4                     |           | 1/1           | 0/0           | 3/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.Using_FPGA_PCMP.carry_equal_byte4                                                                                                                      |
| +++++Use_PCMP_instr.count_leading_zeros_I                                 |           | 3/3           | 0/0           | 3/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.count_leading_zeros_I                                                                                                                                  |
| ++++WB_Mux_I                                                              |           | 0/32          | 0/0           | 0/32          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/WB_Mux_I                                                                                                                                                                                   |
| +++++FPGA_Target.ALL_Bits[0].Wb_Mux_I1                                    |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/WB_Mux_I/FPGA_Target.ALL_Bits[0].Wb_Mux_I1                                                                                                                                                 |
| +++++FPGA_Target.ALL_Bits[10].Wb_Mux_I1                                   |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/WB_Mux_I/FPGA_Target.ALL_Bits[10].Wb_Mux_I1                                                                                                                                                |
| +++++FPGA_Target.ALL_Bits[11].Wb_Mux_I1                                   |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/WB_Mux_I/FPGA_Target.ALL_Bits[11].Wb_Mux_I1                                                                                                                                                |
| +++++FPGA_Target.ALL_Bits[12].Wb_Mux_I1                                   |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/WB_Mux_I/FPGA_Target.ALL_Bits[12].Wb_Mux_I1                                                                                                                                                |
| +++++FPGA_Target.ALL_Bits[13].Wb_Mux_I1                                   |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/WB_Mux_I/FPGA_Target.ALL_Bits[13].Wb_Mux_I1                                                                                                                                                |
| +++++FPGA_Target.ALL_Bits[14].Wb_Mux_I1                                   |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/WB_Mux_I/FPGA_Target.ALL_Bits[14].Wb_Mux_I1                                                                                                                                                |
| +++++FPGA_Target.ALL_Bits[15].Wb_Mux_I1                                   |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/WB_Mux_I/FPGA_Target.ALL_Bits[15].Wb_Mux_I1                                                                                                                                                |
| +++++FPGA_Target.ALL_Bits[16].Wb_Mux_I1                                   |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/WB_Mux_I/FPGA_Target.ALL_Bits[16].Wb_Mux_I1                                                                                                                                                |
| +++++FPGA_Target.ALL_Bits[17].Wb_Mux_I1                                   |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/WB_Mux_I/FPGA_Target.ALL_Bits[17].Wb_Mux_I1                                                                                                                                                |
| +++++FPGA_Target.ALL_Bits[18].Wb_Mux_I1                                   |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/WB_Mux_I/FPGA_Target.ALL_Bits[18].Wb_Mux_I1                                                                                                                                                |
| +++++FPGA_Target.ALL_Bits[19].Wb_Mux_I1                                   |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/WB_Mux_I/FPGA_Target.ALL_Bits[19].Wb_Mux_I1                                                                                                                                                |
| +++++FPGA_Target.ALL_Bits[1].Wb_Mux_I1                                    |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/WB_Mux_I/FPGA_Target.ALL_Bits[1].Wb_Mux_I1                                                                                                                                                 |
| +++++FPGA_Target.ALL_Bits[20].Wb_Mux_I1                                   |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/WB_Mux_I/FPGA_Target.ALL_Bits[20].Wb_Mux_I1                                                                                                                                                |
| +++++FPGA_Target.ALL_Bits[21].Wb_Mux_I1                                   |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/WB_Mux_I/FPGA_Target.ALL_Bits[21].Wb_Mux_I1                                                                                                                                                |
| +++++FPGA_Target.ALL_Bits[22].Wb_Mux_I1                                   |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/WB_Mux_I/FPGA_Target.ALL_Bits[22].Wb_Mux_I1                                                                                                                                                |
| +++++FPGA_Target.ALL_Bits[23].Wb_Mux_I1                                   |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/WB_Mux_I/FPGA_Target.ALL_Bits[23].Wb_Mux_I1                                                                                                                                                |
| +++++FPGA_Target.ALL_Bits[24].Wb_Mux_I1                                   |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/WB_Mux_I/FPGA_Target.ALL_Bits[24].Wb_Mux_I1                                                                                                                                                |
| +++++FPGA_Target.ALL_Bits[25].Wb_Mux_I1                                   |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/WB_Mux_I/FPGA_Target.ALL_Bits[25].Wb_Mux_I1                                                                                                                                                |
| +++++FPGA_Target.ALL_Bits[26].Wb_Mux_I1                                   |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/WB_Mux_I/FPGA_Target.ALL_Bits[26].Wb_Mux_I1                                                                                                                                                |
| +++++FPGA_Target.ALL_Bits[27].Wb_Mux_I1                                   |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/WB_Mux_I/FPGA_Target.ALL_Bits[27].Wb_Mux_I1                                                                                                                                                |
| +++++FPGA_Target.ALL_Bits[28].Wb_Mux_I1                                   |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/WB_Mux_I/FPGA_Target.ALL_Bits[28].Wb_Mux_I1                                                                                                                                                |
| +++++FPGA_Target.ALL_Bits[29].Wb_Mux_I1                                   |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/WB_Mux_I/FPGA_Target.ALL_Bits[29].Wb_Mux_I1                                                                                                                                                |
| +++++FPGA_Target.ALL_Bits[2].Wb_Mux_I1                                    |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/WB_Mux_I/FPGA_Target.ALL_Bits[2].Wb_Mux_I1                                                                                                                                                 |
| +++++FPGA_Target.ALL_Bits[30].Wb_Mux_I1                                   |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/WB_Mux_I/FPGA_Target.ALL_Bits[30].Wb_Mux_I1                                                                                                                                                |
| +++++FPGA_Target.ALL_Bits[31].Wb_Mux_I1                                   |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/WB_Mux_I/FPGA_Target.ALL_Bits[31].Wb_Mux_I1                                                                                                                                                |
| +++++FPGA_Target.ALL_Bits[3].Wb_Mux_I1                                    |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/WB_Mux_I/FPGA_Target.ALL_Bits[3].Wb_Mux_I1                                                                                                                                                 |
| +++++FPGA_Target.ALL_Bits[4].Wb_Mux_I1                                    |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/WB_Mux_I/FPGA_Target.ALL_Bits[4].Wb_Mux_I1                                                                                                                                                 |
| +++++FPGA_Target.ALL_Bits[5].Wb_Mux_I1                                    |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/WB_Mux_I/FPGA_Target.ALL_Bits[5].Wb_Mux_I1                                                                                                                                                 |
| +++++FPGA_Target.ALL_Bits[6].Wb_Mux_I1                                    |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/WB_Mux_I/FPGA_Target.ALL_Bits[6].Wb_Mux_I1                                                                                                                                                 |
| +++++FPGA_Target.ALL_Bits[7].Wb_Mux_I1                                    |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/WB_Mux_I/FPGA_Target.ALL_Bits[7].Wb_Mux_I1                                                                                                                                                 |
| +++++FPGA_Target.ALL_Bits[8].Wb_Mux_I1                                    |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/WB_Mux_I/FPGA_Target.ALL_Bits[8].Wb_Mux_I1                                                                                                                                                 |
| +++++FPGA_Target.ALL_Bits[9].Wb_Mux_I1                                    |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/WB_Mux_I/FPGA_Target.ALL_Bits[9].Wb_Mux_I1                                                                                                                                                 |
| ++++Zero_Detect_I                                                         |           | 2/2           | 0/0           | 6/6           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/Zero_Detect_I                                                                                                                                                                              |
| ++++exception_registers_I1                                                |           | 10/10         | 32/32         | 32/32         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/exception_registers_I1                                                                                                                                                                     |
| ++++msr_reg_i                                                             |           | 8/8           | 10/10         | 14/14         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i                                                                                                                                                                                  |
| +++Performance.Decode_I                                                   |           | 166/301       | 254/442       | 186/424       | 0/33          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/microblaze_0/microblaze_0/Performance.Decode_I                                                                                                                                                                                               |
| ++++PC_Module_I                                                           |           | 70/70         | 128/128       | 112/112       | 16/16         | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I                                                                                                                                                                                   |
| ++++PreFetch_Buffer_I1                                                    |           | 53/53         | 50/50         | 115/115       | 17/17         | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1                                                                                                                                                                            |
| ++++Use_MuxCy[1].OF_Piperun_Stage                                         |           | 1/1           | 0/0           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/microblaze_0/microblaze_0/Performance.Decode_I/Use_MuxCy[1].OF_Piperun_Stage                                                                                                                                                                 |
| ++++Use_MuxCy[5].OF_Piperun_Stage                                         |           | 1/1           | 0/0           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/microblaze_0/microblaze_0/Performance.Decode_I/Use_MuxCy[5].OF_Piperun_Stage                                                                                                                                                                 |
| ++++Use_MuxCy[9].OF_Piperun_Stage                                         |           | 1/1           | 0/0           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/microblaze_0/microblaze_0/Performance.Decode_I/Use_MuxCy[9].OF_Piperun_Stage                                                                                                                                                                 |
| ++++jump_logic_I1                                                         |           | 8/8           | 10/10         | 10/10         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/microblaze_0/microblaze_0/Performance.Decode_I/jump_logic_I1                                                                                                                                                                                 |
| ++++mem_wait_on_ready_N_carry_or                                          |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/microblaze_0/microblaze_0/Performance.Decode_I/mem_wait_on_ready_N_carry_or                                                                                                                                                                  |
| +++Performance.Use_DBUS.Using_D_PLB.DPLB_Interface_I2                     |           | 11/11         | 37/37         | 4/4           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/microblaze_0/microblaze_0/Performance.Use_DBUS.Using_D_PLB.DPLB_Interface_I2                                                                                                                                                                 |
| +++Performance.Use_Debug_Logic.Debug_Perf                                 |           | 100/109       | 216/216       | 97/105        | 8/16          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_Perf                                                                                                                                                                             |
| ++++Using_PC_Breakpoints.All_PC_Brks[0].address_hit_I                     |           | 9/9           | 0/0           | 8/8           | 8/8           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].address_hit_I                                                                                                                           |
| +++Performance.Use_IBUS.Using_IPLB.Iplb_Interface_I2                      |           | 18/18         | 65/65         | 3/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/microblaze_0/microblaze_0/Performance.Use_IBUS.Using_IPLB.Iplb_Interface_I2                                                                                                                                                                  |
| +++Performance.Using_Debug.combined_carry_or_I                            |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/microblaze_0/microblaze_0/Performance.Using_Debug.combined_carry_or_I                                                                                                                                                                        |
| +++Performance.Using_Debug.debug_combinded_carry_or_I                     |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/microblaze_0/microblaze_0/Performance.Using_Debug.debug_combinded_carry_or_I                                                                                                                                                                 |
| +++Performance.instr_mux_I                                                |           | 32/32         | 0/0           | 32/32         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/microblaze_0/microblaze_0/Performance.instr_mux_I                                                                                                                                                                                            |
| +++Performance.mem_databus_ready_sel_carry_or                             |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/microblaze_0/microblaze_0/Performance.mem_databus_ready_sel_carry_or                                                                                                                                                                         |
| +++Performance.read_data_mux_I                                            |           | 17/17         | 0/0           | 32/32         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/microblaze_0/microblaze_0/Performance.read_data_mux_I                                                                                                                                                                                        |
| +proc_sys_reset_0                                                         |           | 0/16          | 0/30          | 0/21          | 0/2           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/proc_sys_reset_0                                                                                                                                                                                                                             |
| ++proc_sys_reset_0                                                        |           | 2/16          | 2/30          | 0/21          | 0/2           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/proc_sys_reset_0/proc_sys_reset_0                                                                                                                                                                                                            |
| +++EXT_LPF                                                                |           | 7/7           | 12/12         | 6/6           | 2/2           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/proc_sys_reset_0/proc_sys_reset_0/EXT_LPF                                                                                                                                                                                                    |
| +++SEQ                                                                    |           | 5/7           | 10/16         | 11/15         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/proc_sys_reset_0/proc_sys_reset_0/SEQ                                                                                                                                                                                                        |
| ++++SEQ_COUNTER                                                           |           | 2/2           | 6/6           | 4/4           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/proc_sys_reset_0/proc_sys_reset_0/SEQ/SEQ_COUNTER                                                                                                                                                                                            |
| +system                                                                   |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/system                                                                                                                                                                                                                                       |
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

* Slices can be packed with basic elements from multiple hierarchies.
  Therefore, a slice will be counted in every hierarchical module
  that each of its packed basic elements belong to.
** For each column, there are two numbers reported <A>/<B>.
   <A> is the number of elements that belong to that specific hierarchical module.
   <B> is the total number of elements from that hierarchical module and any lower level
   hierarchical modules below.
*** The LUTRAM column counts all LUTs used as memory including RAM, ROM, and shift registers.
