// Seed: 3591977349
module module_0 (
    output supply0 id_0,
    input supply1 id_1,
    input supply1 id_2,
    input wand id_3
);
  logic id_5 = 1'b0;
  bit   id_6;
  assign module_1.id_7 = 0;
  initial begin : LABEL_0
    if (1) begin : LABEL_1
      if (1) id_6 <= 1;
    end else @(1) force id_6 = -1'b0 - id_5;
  end
endmodule
module module_1 (
    output supply1 id_0
    , id_15,
    output tri1 id_1,
    input tri1 id_2,
    input tri id_3,
    input wand id_4,
    input supply0 id_5,
    input wand id_6,
    input wire id_7,
    output wire id_8,
    input supply1 id_9
    , id_16,
    output tri id_10,
    input tri id_11,
    input supply0 id_12,
    output uwire id_13
);
  assign id_10 = 1;
  assign id_1  = 1;
  module_0 modCall_1 (
      id_0,
      id_5,
      id_2,
      id_5
  );
endmodule
