P5 Printout for CS 3410
----------------------------------
Trace  		trace.2t.long.txt
Instruction Limit 	none
 *** Cache Configuration *** 
capacity   		65536 B
block_size 		   32 B
associativity 		4-way
n_set 			512
n_cache_line 	2048
tag: 18, index: 9, offset: 5
Coherence Protocol: 	msi
lru_on_invalidate_f: 	false
Processing trace...
2 2
Processed 500000 lines.
    *** Results for Core 0 ***
0.n_cpu_accesses 	250001
0.n_loads 		192500
0.n_stores 		57501
0.n_hits 		228824
0.n_misses 		21177
0.hit_rate 		91.53
0.miss_rate 		8.47
0.n_upgrade_miss 	2824
0.n_bus_snoops 	33567
0.n_snoop_hits 	5350
0.n_writebacks 	11101
Memory Traffic:
0.B_written_bus_to_cache 	587296
0.B_written_cache_to_bus_wb 	355232
0.B_written_cache_to_bus_wt 	0
0.B_total_traffic_wb 	942528
0.B_total_traffic_wt 	0
    *** Results for Core 1 ***
1.n_cpu_accesses 	249999
1.n_loads 		166714
1.n_stores 		83285
1.n_hits 		220801
1.n_misses 		29198
1.hit_rate 		88.32
1.miss_rate 		11.68
1.n_upgrade_miss 	4298
1.n_bus_snoops 	26527
1.n_snoop_hits 	4369
1.n_writebacks 	15840
Memory Traffic:
1.B_written_bus_to_cache 	796800
1.B_written_cache_to_bus_wb 	506880
1.B_written_cache_to_bus_wt 	0
1.B_total_traffic_wb 	1303680
1.B_total_traffic_wt 	0
