ARM GAS  C:\Users\fneves\AppData\Local\Temp\ccsT08vU.s 			page 1


   1              		.cpu cortex-m0plus
   2              		.fpu softvfp
   3              		.eabi_attribute 20, 1
   4              		.eabi_attribute 21, 1
   5              		.eabi_attribute 23, 3
   6              		.eabi_attribute 24, 1
   7              		.eabi_attribute 25, 1
   8              		.eabi_attribute 26, 1
   9              		.eabi_attribute 30, 6
  10              		.eabi_attribute 34, 0
  11              		.eabi_attribute 18, 4
  12              		.code	16
  13              		.file	"debug_uart_SCBCLK.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.debug_uart_SCBCLK_StartEx,"ax",%progbits
  18              		.align	2
  19              		.global	debug_uart_SCBCLK_StartEx
  20              		.code	16
  21              		.thumb_func
  22              		.type	debug_uart_SCBCLK_StartEx, %function
  23              	debug_uart_SCBCLK_StartEx:
  24              	.LFB0:
  25              		.file 1 "Generated_Source\\PSoC4\\debug_uart_SCBCLK.c"
   1:Generated_Source\PSoC4/debug_uart_SCBCLK.c **** /*******************************************************************************
   2:Generated_Source\PSoC4/debug_uart_SCBCLK.c **** * File Name: debug_uart_SCBCLK.c
   3:Generated_Source\PSoC4/debug_uart_SCBCLK.c **** * Version 2.20
   4:Generated_Source\PSoC4/debug_uart_SCBCLK.c **** *
   5:Generated_Source\PSoC4/debug_uart_SCBCLK.c **** *  Description:
   6:Generated_Source\PSoC4/debug_uart_SCBCLK.c **** *   Provides system API for the clocking, interrupts and watchdog timer.
   7:Generated_Source\PSoC4/debug_uart_SCBCLK.c **** *
   8:Generated_Source\PSoC4/debug_uart_SCBCLK.c **** *  Note:
   9:Generated_Source\PSoC4/debug_uart_SCBCLK.c **** *   Documentation of the API's in this file is located in the
  10:Generated_Source\PSoC4/debug_uart_SCBCLK.c **** *   System Reference Guide provided with PSoC Creator.
  11:Generated_Source\PSoC4/debug_uart_SCBCLK.c **** *
  12:Generated_Source\PSoC4/debug_uart_SCBCLK.c **** ********************************************************************************
  13:Generated_Source\PSoC4/debug_uart_SCBCLK.c **** * Copyright 2008-2012, Cypress Semiconductor Corporation.  All rights reserved.
  14:Generated_Source\PSoC4/debug_uart_SCBCLK.c **** * You may use this file only in accordance with the license, terms, conditions,
  15:Generated_Source\PSoC4/debug_uart_SCBCLK.c **** * disclaimers, and limitations in the end user license agreement accompanying
  16:Generated_Source\PSoC4/debug_uart_SCBCLK.c **** * the software package with which this file was provided.
  17:Generated_Source\PSoC4/debug_uart_SCBCLK.c **** *******************************************************************************/
  18:Generated_Source\PSoC4/debug_uart_SCBCLK.c **** 
  19:Generated_Source\PSoC4/debug_uart_SCBCLK.c **** #include <cydevice_trm.h>
  20:Generated_Source\PSoC4/debug_uart_SCBCLK.c **** #include "debug_uart_SCBCLK.h"
  21:Generated_Source\PSoC4/debug_uart_SCBCLK.c **** 
  22:Generated_Source\PSoC4/debug_uart_SCBCLK.c **** #if defined CYREG_PERI_DIV_CMD
  23:Generated_Source\PSoC4/debug_uart_SCBCLK.c **** 
  24:Generated_Source\PSoC4/debug_uart_SCBCLK.c **** /*******************************************************************************
  25:Generated_Source\PSoC4/debug_uart_SCBCLK.c **** * Function Name: debug_uart_SCBCLK_StartEx
  26:Generated_Source\PSoC4/debug_uart_SCBCLK.c **** ********************************************************************************
  27:Generated_Source\PSoC4/debug_uart_SCBCLK.c **** *
  28:Generated_Source\PSoC4/debug_uart_SCBCLK.c **** * Summary:
  29:Generated_Source\PSoC4/debug_uart_SCBCLK.c **** *  Starts the clock, aligned to the specified running clock.
  30:Generated_Source\PSoC4/debug_uart_SCBCLK.c **** *
  31:Generated_Source\PSoC4/debug_uart_SCBCLK.c **** * Parameters:
  32:Generated_Source\PSoC4/debug_uart_SCBCLK.c **** *  alignClkDiv:  The divider to which phase alignment is performed when the
ARM GAS  C:\Users\fneves\AppData\Local\Temp\ccsT08vU.s 			page 2


  33:Generated_Source\PSoC4/debug_uart_SCBCLK.c **** *    clock is started.
  34:Generated_Source\PSoC4/debug_uart_SCBCLK.c **** *
  35:Generated_Source\PSoC4/debug_uart_SCBCLK.c **** * Returns:
  36:Generated_Source\PSoC4/debug_uart_SCBCLK.c **** *  None
  37:Generated_Source\PSoC4/debug_uart_SCBCLK.c **** *
  38:Generated_Source\PSoC4/debug_uart_SCBCLK.c **** *******************************************************************************/
  39:Generated_Source\PSoC4/debug_uart_SCBCLK.c **** void debug_uart_SCBCLK_StartEx(uint32 alignClkDiv)
  40:Generated_Source\PSoC4/debug_uart_SCBCLK.c **** {
  26              		.loc 1 40 0
  27              		.cfi_startproc
  28 0000 80B5     		push	{r7, lr}
  29              		.cfi_def_cfa_offset 8
  30              		.cfi_offset 7, -8
  31              		.cfi_offset 14, -4
  32 0002 82B0     		sub	sp, sp, #8
  33              		.cfi_def_cfa_offset 16
  34 0004 00AF     		add	r7, sp, #0
  35              		.cfi_def_cfa_register 7
  36 0006 7860     		str	r0, [r7, #4]
  41:Generated_Source\PSoC4/debug_uart_SCBCLK.c ****     /* Make sure any previous start command has finished. */
  42:Generated_Source\PSoC4/debug_uart_SCBCLK.c ****     while((debug_uart_SCBCLK_CMD_REG & debug_uart_SCBCLK_CMD_ENABLE_MASK) != 0u)
  37              		.loc 1 42 0
  38 0008 C046     		mov	r8, r8
  39              	.L2:
  40              		.loc 1 42 0 is_stmt 0 discriminator 1
  41 000a 8023     		mov	r3, #128
  42 000c DB05     		lsl	r3, r3, #23
  43 000e 1B68     		ldr	r3, [r3]
  44 0010 002B     		cmp	r3, #0
  45 0012 FADB     		blt	.L2
  43:Generated_Source\PSoC4/debug_uart_SCBCLK.c ****     {
  44:Generated_Source\PSoC4/debug_uart_SCBCLK.c ****     }
  45:Generated_Source\PSoC4/debug_uart_SCBCLK.c ****     
  46:Generated_Source\PSoC4/debug_uart_SCBCLK.c ****     /* Specify the target divider and it's alignment divider, and enable. */
  47:Generated_Source\PSoC4/debug_uart_SCBCLK.c ****     debug_uart_SCBCLK_CMD_REG =
  46              		.loc 1 47 0 is_stmt 1
  47 0014 8023     		mov	r3, #128
  48 0016 DB05     		lsl	r3, r3, #23
  48:Generated_Source\PSoC4/debug_uart_SCBCLK.c ****         ((uint32)debug_uart_SCBCLK__DIV_ID << debug_uart_SCBCLK_CMD_DIV_SHIFT)|
  49:Generated_Source\PSoC4/debug_uart_SCBCLK.c ****         (alignClkDiv << debug_uart_SCBCLK_CMD_PA_DIV_SHIFT) |
  49              		.loc 1 49 0
  50 0018 7A68     		ldr	r2, [r7, #4]
  51 001a 1202     		lsl	r2, r2, #8
  52 001c 0249     		ldr	r1, .L3
  53 001e 0A43     		orr	r2, r1
  47:Generated_Source\PSoC4/debug_uart_SCBCLK.c ****         ((uint32)debug_uart_SCBCLK__DIV_ID << debug_uart_SCBCLK_CMD_DIV_SHIFT)|
  54              		.loc 1 47 0
  55 0020 1A60     		str	r2, [r3]
  50:Generated_Source\PSoC4/debug_uart_SCBCLK.c ****         (uint32)debug_uart_SCBCLK_CMD_ENABLE_MASK;
  51:Generated_Source\PSoC4/debug_uart_SCBCLK.c **** }
  56              		.loc 1 51 0
  57 0022 BD46     		mov	sp, r7
  58 0024 02B0     		add	sp, sp, #8
  59              		@ sp needed
  60 0026 80BD     		pop	{r7, pc}
  61              	.L4:
  62              		.align	2
ARM GAS  C:\Users\fneves\AppData\Local\Temp\ccsT08vU.s 			page 3


  63              	.L3:
  64 0028 42000080 		.word	-2147483582
  65              		.cfi_endproc
  66              	.LFE0:
  67              		.size	debug_uart_SCBCLK_StartEx, .-debug_uart_SCBCLK_StartEx
  68              		.section	.text.debug_uart_SCBCLK_Stop,"ax",%progbits
  69              		.align	2
  70              		.global	debug_uart_SCBCLK_Stop
  71              		.code	16
  72              		.thumb_func
  73              		.type	debug_uart_SCBCLK_Stop, %function
  74              	debug_uart_SCBCLK_Stop:
  75              	.LFB1:
  52:Generated_Source\PSoC4/debug_uart_SCBCLK.c **** 
  53:Generated_Source\PSoC4/debug_uart_SCBCLK.c **** #else
  54:Generated_Source\PSoC4/debug_uart_SCBCLK.c **** 
  55:Generated_Source\PSoC4/debug_uart_SCBCLK.c **** /*******************************************************************************
  56:Generated_Source\PSoC4/debug_uart_SCBCLK.c **** * Function Name: debug_uart_SCBCLK_Start
  57:Generated_Source\PSoC4/debug_uart_SCBCLK.c **** ********************************************************************************
  58:Generated_Source\PSoC4/debug_uart_SCBCLK.c **** *
  59:Generated_Source\PSoC4/debug_uart_SCBCLK.c **** * Summary:
  60:Generated_Source\PSoC4/debug_uart_SCBCLK.c **** *  Starts the clock.
  61:Generated_Source\PSoC4/debug_uart_SCBCLK.c **** *
  62:Generated_Source\PSoC4/debug_uart_SCBCLK.c **** * Parameters:
  63:Generated_Source\PSoC4/debug_uart_SCBCLK.c **** *  None
  64:Generated_Source\PSoC4/debug_uart_SCBCLK.c **** *
  65:Generated_Source\PSoC4/debug_uart_SCBCLK.c **** * Returns:
  66:Generated_Source\PSoC4/debug_uart_SCBCLK.c **** *  None
  67:Generated_Source\PSoC4/debug_uart_SCBCLK.c **** *
  68:Generated_Source\PSoC4/debug_uart_SCBCLK.c **** *******************************************************************************/
  69:Generated_Source\PSoC4/debug_uart_SCBCLK.c **** 
  70:Generated_Source\PSoC4/debug_uart_SCBCLK.c **** void debug_uart_SCBCLK_Start(void)
  71:Generated_Source\PSoC4/debug_uart_SCBCLK.c **** {
  72:Generated_Source\PSoC4/debug_uart_SCBCLK.c ****     /* Set the bit to enable the clock. */
  73:Generated_Source\PSoC4/debug_uart_SCBCLK.c ****     debug_uart_SCBCLK_ENABLE_REG |= debug_uart_SCBCLK__ENABLE_MASK;
  74:Generated_Source\PSoC4/debug_uart_SCBCLK.c **** }
  75:Generated_Source\PSoC4/debug_uart_SCBCLK.c **** 
  76:Generated_Source\PSoC4/debug_uart_SCBCLK.c **** #endif /* CYREG_PERI_DIV_CMD */
  77:Generated_Source\PSoC4/debug_uart_SCBCLK.c **** 
  78:Generated_Source\PSoC4/debug_uart_SCBCLK.c **** 
  79:Generated_Source\PSoC4/debug_uart_SCBCLK.c **** /*******************************************************************************
  80:Generated_Source\PSoC4/debug_uart_SCBCLK.c **** * Function Name: debug_uart_SCBCLK_Stop
  81:Generated_Source\PSoC4/debug_uart_SCBCLK.c **** ********************************************************************************
  82:Generated_Source\PSoC4/debug_uart_SCBCLK.c **** *
  83:Generated_Source\PSoC4/debug_uart_SCBCLK.c **** * Summary:
  84:Generated_Source\PSoC4/debug_uart_SCBCLK.c **** *  Stops the clock and returns immediately. This API does not require the
  85:Generated_Source\PSoC4/debug_uart_SCBCLK.c **** *  source clock to be running but may return before the hardware is actually
  86:Generated_Source\PSoC4/debug_uart_SCBCLK.c **** *  disabled.
  87:Generated_Source\PSoC4/debug_uart_SCBCLK.c **** *
  88:Generated_Source\PSoC4/debug_uart_SCBCLK.c **** * Parameters:
  89:Generated_Source\PSoC4/debug_uart_SCBCLK.c **** *  None
  90:Generated_Source\PSoC4/debug_uart_SCBCLK.c **** *
  91:Generated_Source\PSoC4/debug_uart_SCBCLK.c **** * Returns:
  92:Generated_Source\PSoC4/debug_uart_SCBCLK.c **** *  None
  93:Generated_Source\PSoC4/debug_uart_SCBCLK.c **** *
  94:Generated_Source\PSoC4/debug_uart_SCBCLK.c **** *******************************************************************************/
  95:Generated_Source\PSoC4/debug_uart_SCBCLK.c **** void debug_uart_SCBCLK_Stop(void)
ARM GAS  C:\Users\fneves\AppData\Local\Temp\ccsT08vU.s 			page 4


  96:Generated_Source\PSoC4/debug_uart_SCBCLK.c **** {
  76              		.loc 1 96 0
  77              		.cfi_startproc
  78 0000 80B5     		push	{r7, lr}
  79              		.cfi_def_cfa_offset 8
  80              		.cfi_offset 7, -8
  81              		.cfi_offset 14, -4
  82 0002 00AF     		add	r7, sp, #0
  83              		.cfi_def_cfa_register 7
  97:Generated_Source\PSoC4/debug_uart_SCBCLK.c **** #if defined CYREG_PERI_DIV_CMD
  98:Generated_Source\PSoC4/debug_uart_SCBCLK.c **** 
  99:Generated_Source\PSoC4/debug_uart_SCBCLK.c ****     /* Make sure any previous start command has finished. */
 100:Generated_Source\PSoC4/debug_uart_SCBCLK.c ****     while((debug_uart_SCBCLK_CMD_REG & debug_uart_SCBCLK_CMD_ENABLE_MASK) != 0u)
  84              		.loc 1 100 0
  85 0004 C046     		mov	r8, r8
  86              	.L6:
  87              		.loc 1 100 0 is_stmt 0 discriminator 1
  88 0006 8023     		mov	r3, #128
  89 0008 DB05     		lsl	r3, r3, #23
  90 000a 1B68     		ldr	r3, [r3]
  91 000c 002B     		cmp	r3, #0
  92 000e FADB     		blt	.L6
 101:Generated_Source\PSoC4/debug_uart_SCBCLK.c ****     {
 102:Generated_Source\PSoC4/debug_uart_SCBCLK.c ****     }
 103:Generated_Source\PSoC4/debug_uart_SCBCLK.c ****     
 104:Generated_Source\PSoC4/debug_uart_SCBCLK.c ****     /* Specify the target divider and it's alignment divider, and disable. */
 105:Generated_Source\PSoC4/debug_uart_SCBCLK.c ****     debug_uart_SCBCLK_CMD_REG =
  93              		.loc 1 105 0 is_stmt 1
  94 0010 8023     		mov	r3, #128
  95 0012 DB05     		lsl	r3, r3, #23
  96 0014 014A     		ldr	r2, .L7
  97 0016 1A60     		str	r2, [r3]
 106:Generated_Source\PSoC4/debug_uart_SCBCLK.c ****         ((uint32)debug_uart_SCBCLK__DIV_ID << debug_uart_SCBCLK_CMD_DIV_SHIFT)|
 107:Generated_Source\PSoC4/debug_uart_SCBCLK.c ****         ((uint32)debug_uart_SCBCLK_CMD_DISABLE_MASK);
 108:Generated_Source\PSoC4/debug_uart_SCBCLK.c **** 
 109:Generated_Source\PSoC4/debug_uart_SCBCLK.c **** #else
 110:Generated_Source\PSoC4/debug_uart_SCBCLK.c **** 
 111:Generated_Source\PSoC4/debug_uart_SCBCLK.c ****     /* Clear the bit to disable the clock. */
 112:Generated_Source\PSoC4/debug_uart_SCBCLK.c ****     debug_uart_SCBCLK_ENABLE_REG &= (uint32)(~debug_uart_SCBCLK__ENABLE_MASK);
 113:Generated_Source\PSoC4/debug_uart_SCBCLK.c ****     
 114:Generated_Source\PSoC4/debug_uart_SCBCLK.c **** #endif /* CYREG_PERI_DIV_CMD */
 115:Generated_Source\PSoC4/debug_uart_SCBCLK.c **** }
  98              		.loc 1 115 0
  99 0018 BD46     		mov	sp, r7
 100              		@ sp needed
 101 001a 80BD     		pop	{r7, pc}
 102              	.L8:
 103              		.align	2
 104              	.L7:
 105 001c 42000040 		.word	1073741890
 106              		.cfi_endproc
 107              	.LFE1:
 108              		.size	debug_uart_SCBCLK_Stop, .-debug_uart_SCBCLK_Stop
 109              		.section	.text.debug_uart_SCBCLK_SetFractionalDividerRegister,"ax",%progbits
 110              		.align	2
 111              		.global	debug_uart_SCBCLK_SetFractionalDividerRegister
 112              		.code	16
ARM GAS  C:\Users\fneves\AppData\Local\Temp\ccsT08vU.s 			page 5


 113              		.thumb_func
 114              		.type	debug_uart_SCBCLK_SetFractionalDividerRegister, %function
 115              	debug_uart_SCBCLK_SetFractionalDividerRegister:
 116              	.LFB2:
 116:Generated_Source\PSoC4/debug_uart_SCBCLK.c **** 
 117:Generated_Source\PSoC4/debug_uart_SCBCLK.c **** 
 118:Generated_Source\PSoC4/debug_uart_SCBCLK.c **** /*******************************************************************************
 119:Generated_Source\PSoC4/debug_uart_SCBCLK.c **** * Function Name: debug_uart_SCBCLK_SetFractionalDividerRegister
 120:Generated_Source\PSoC4/debug_uart_SCBCLK.c **** ********************************************************************************
 121:Generated_Source\PSoC4/debug_uart_SCBCLK.c **** *
 122:Generated_Source\PSoC4/debug_uart_SCBCLK.c **** * Summary:
 123:Generated_Source\PSoC4/debug_uart_SCBCLK.c **** *  Modifies the clock divider and the fractional divider.
 124:Generated_Source\PSoC4/debug_uart_SCBCLK.c **** *
 125:Generated_Source\PSoC4/debug_uart_SCBCLK.c **** * Parameters:
 126:Generated_Source\PSoC4/debug_uart_SCBCLK.c **** *  clkDivider:  Divider register value (0-65535). This value is NOT the
 127:Generated_Source\PSoC4/debug_uart_SCBCLK.c **** *    divider; the clock hardware divides by clkDivider plus one. For example,
 128:Generated_Source\PSoC4/debug_uart_SCBCLK.c **** *    to divide the clock by 2, this parameter should be set to 1.
 129:Generated_Source\PSoC4/debug_uart_SCBCLK.c **** *  fracDivider:  Fractional Divider register value (0-31).
 130:Generated_Source\PSoC4/debug_uart_SCBCLK.c **** * Returns:
 131:Generated_Source\PSoC4/debug_uart_SCBCLK.c **** *  None
 132:Generated_Source\PSoC4/debug_uart_SCBCLK.c **** *
 133:Generated_Source\PSoC4/debug_uart_SCBCLK.c **** *******************************************************************************/
 134:Generated_Source\PSoC4/debug_uart_SCBCLK.c **** void debug_uart_SCBCLK_SetFractionalDividerRegister(uint16 clkDivider, uint8 clkFractional)
 135:Generated_Source\PSoC4/debug_uart_SCBCLK.c **** {
 117              		.loc 1 135 0
 118              		.cfi_startproc
 119 0000 80B5     		push	{r7, lr}
 120              		.cfi_def_cfa_offset 8
 121              		.cfi_offset 7, -8
 122              		.cfi_offset 14, -4
 123 0002 84B0     		sub	sp, sp, #16
 124              		.cfi_def_cfa_offset 24
 125 0004 00AF     		add	r7, sp, #0
 126              		.cfi_def_cfa_register 7
 127 0006 021C     		mov	r2, r0
 128 0008 BB1D     		add	r3, r7, #6
 129 000a 1A80     		strh	r2, [r3]
 130 000c 7B1D     		add	r3, r7, #5
 131 000e 0A1C     		add	r2, r1, #0
 132 0010 1A70     		strb	r2, [r3]
 136:Generated_Source\PSoC4/debug_uart_SCBCLK.c ****     uint32 maskVal;
 137:Generated_Source\PSoC4/debug_uart_SCBCLK.c ****     uint32 regVal;
 138:Generated_Source\PSoC4/debug_uart_SCBCLK.c ****     
 139:Generated_Source\PSoC4/debug_uart_SCBCLK.c **** #if defined (debug_uart_SCBCLK__FRAC_MASK) || defined (CYREG_PERI_DIV_CMD)
 140:Generated_Source\PSoC4/debug_uart_SCBCLK.c ****     
 141:Generated_Source\PSoC4/debug_uart_SCBCLK.c **** 	/* get all but divider bits */
 142:Generated_Source\PSoC4/debug_uart_SCBCLK.c ****     maskVal = debug_uart_SCBCLK_DIV_REG & 
 133              		.loc 1 142 0
 134 0012 0B4B     		ldr	r3, .L10
 135 0014 1B68     		ldr	r3, [r3]
 136 0016 0722     		mov	r2, #7
 137 0018 1340     		and	r3, r2
 138 001a FB60     		str	r3, [r7, #12]
 143:Generated_Source\PSoC4/debug_uart_SCBCLK.c ****                     (uint32)(~(uint32)(debug_uart_SCBCLK_DIV_INT_MASK | debug_uart_SCBCLK_DIV_FRAC_
 144:Generated_Source\PSoC4/debug_uart_SCBCLK.c **** 	/* combine mask and new divider vals into 32-bit value */
 145:Generated_Source\PSoC4/debug_uart_SCBCLK.c ****     regVal = maskVal |
 146:Generated_Source\PSoC4/debug_uart_SCBCLK.c ****         ((uint32)((uint32)clkDivider <<  debug_uart_SCBCLK_DIV_INT_SHIFT) & debug_uart_SCBCLK_DIV_I
ARM GAS  C:\Users\fneves\AppData\Local\Temp\ccsT08vU.s 			page 6


 139              		.loc 1 146 0
 140 001c BB1D     		add	r3, r7, #6
 141 001e 1B88     		ldrh	r3, [r3]
 142 0020 1A02     		lsl	r2, r3, #8
 145:Generated_Source\PSoC4/debug_uart_SCBCLK.c ****         ((uint32)((uint32)clkDivider <<  debug_uart_SCBCLK_DIV_INT_SHIFT) & debug_uart_SCBCLK_DIV_I
 143              		.loc 1 145 0
 144 0022 FB68     		ldr	r3, [r7, #12]
 145 0024 1A43     		orr	r2, r3
 147:Generated_Source\PSoC4/debug_uart_SCBCLK.c ****         ((uint32)((uint32)clkFractional << debug_uart_SCBCLK_DIV_FRAC_SHIFT) & debug_uart_SCBCLK_DI
 146              		.loc 1 147 0
 147 0026 7B1D     		add	r3, r7, #5
 148 0028 1B78     		ldrb	r3, [r3]
 149 002a DB00     		lsl	r3, r3, #3
 150 002c FF21     		mov	r1, #255
 151 002e 0B40     		and	r3, r1
 145:Generated_Source\PSoC4/debug_uart_SCBCLK.c ****         ((uint32)((uint32)clkDivider <<  debug_uart_SCBCLK_DIV_INT_SHIFT) & debug_uart_SCBCLK_DIV_I
 152              		.loc 1 145 0
 153 0030 1343     		orr	r3, r2
 154 0032 BB60     		str	r3, [r7, #8]
 148:Generated_Source\PSoC4/debug_uart_SCBCLK.c ****     
 149:Generated_Source\PSoC4/debug_uart_SCBCLK.c **** #else
 150:Generated_Source\PSoC4/debug_uart_SCBCLK.c ****     /* get all but integer divider bits */
 151:Generated_Source\PSoC4/debug_uart_SCBCLK.c ****     maskVal = debug_uart_SCBCLK_DIV_REG & (uint32)(~(uint32)debug_uart_SCBCLK__DIVIDER_MASK);
 152:Generated_Source\PSoC4/debug_uart_SCBCLK.c ****     /* combine mask and new divider val into 32-bit value */
 153:Generated_Source\PSoC4/debug_uart_SCBCLK.c ****     regVal = clkDivider | maskVal;
 154:Generated_Source\PSoC4/debug_uart_SCBCLK.c ****     
 155:Generated_Source\PSoC4/debug_uart_SCBCLK.c **** #endif /* debug_uart_SCBCLK__FRAC_MASK || CYREG_PERI_DIV_CMD */
 156:Generated_Source\PSoC4/debug_uart_SCBCLK.c **** 
 157:Generated_Source\PSoC4/debug_uart_SCBCLK.c ****     debug_uart_SCBCLK_DIV_REG = regVal;
 155              		.loc 1 157 0
 156 0034 024B     		ldr	r3, .L10
 157 0036 BA68     		ldr	r2, [r7, #8]
 158 0038 1A60     		str	r2, [r3]
 158:Generated_Source\PSoC4/debug_uart_SCBCLK.c **** }
 159              		.loc 1 158 0
 160 003a BD46     		mov	sp, r7
 161 003c 04B0     		add	sp, sp, #16
 162              		@ sp needed
 163 003e 80BD     		pop	{r7, pc}
 164              	.L11:
 165              		.align	2
 166              	.L10:
 167 0040 08030040 		.word	1073742600
 168              		.cfi_endproc
 169              	.LFE2:
 170              		.size	debug_uart_SCBCLK_SetFractionalDividerRegister, .-debug_uart_SCBCLK_SetFractionalDividerRegi
 171              		.section	.text.debug_uart_SCBCLK_GetDividerRegister,"ax",%progbits
 172              		.align	2
 173              		.global	debug_uart_SCBCLK_GetDividerRegister
 174              		.code	16
 175              		.thumb_func
 176              		.type	debug_uart_SCBCLK_GetDividerRegister, %function
 177              	debug_uart_SCBCLK_GetDividerRegister:
 178              	.LFB3:
 159:Generated_Source\PSoC4/debug_uart_SCBCLK.c **** 
 160:Generated_Source\PSoC4/debug_uart_SCBCLK.c **** 
 161:Generated_Source\PSoC4/debug_uart_SCBCLK.c **** /*******************************************************************************
ARM GAS  C:\Users\fneves\AppData\Local\Temp\ccsT08vU.s 			page 7


 162:Generated_Source\PSoC4/debug_uart_SCBCLK.c **** * Function Name: debug_uart_SCBCLK_GetDividerRegister
 163:Generated_Source\PSoC4/debug_uart_SCBCLK.c **** ********************************************************************************
 164:Generated_Source\PSoC4/debug_uart_SCBCLK.c **** *
 165:Generated_Source\PSoC4/debug_uart_SCBCLK.c **** * Summary:
 166:Generated_Source\PSoC4/debug_uart_SCBCLK.c **** *  Gets the clock divider register value.
 167:Generated_Source\PSoC4/debug_uart_SCBCLK.c **** *
 168:Generated_Source\PSoC4/debug_uart_SCBCLK.c **** * Parameters:
 169:Generated_Source\PSoC4/debug_uart_SCBCLK.c **** *  None
 170:Generated_Source\PSoC4/debug_uart_SCBCLK.c **** *
 171:Generated_Source\PSoC4/debug_uart_SCBCLK.c **** * Returns:
 172:Generated_Source\PSoC4/debug_uart_SCBCLK.c **** *  Divide value of the clock minus 1. For example, if the clock is set to
 173:Generated_Source\PSoC4/debug_uart_SCBCLK.c **** *  divide by 2, the return value will be 1.
 174:Generated_Source\PSoC4/debug_uart_SCBCLK.c **** *
 175:Generated_Source\PSoC4/debug_uart_SCBCLK.c **** *******************************************************************************/
 176:Generated_Source\PSoC4/debug_uart_SCBCLK.c **** uint16 debug_uart_SCBCLK_GetDividerRegister(void)
 177:Generated_Source\PSoC4/debug_uart_SCBCLK.c **** {
 179              		.loc 1 177 0
 180              		.cfi_startproc
 181 0000 80B5     		push	{r7, lr}
 182              		.cfi_def_cfa_offset 8
 183              		.cfi_offset 7, -8
 184              		.cfi_offset 14, -4
 185 0002 00AF     		add	r7, sp, #0
 186              		.cfi_def_cfa_register 7
 178:Generated_Source\PSoC4/debug_uart_SCBCLK.c ****     return (uint16)((debug_uart_SCBCLK_DIV_REG & debug_uart_SCBCLK_DIV_INT_MASK)
 187              		.loc 1 178 0
 188 0004 034B     		ldr	r3, .L14
 189 0006 1B68     		ldr	r3, [r3]
 179:Generated_Source\PSoC4/debug_uart_SCBCLK.c ****         >> debug_uart_SCBCLK_DIV_INT_SHIFT);
 190              		.loc 1 179 0
 191 0008 1B0A     		lsr	r3, r3, #8
 178:Generated_Source\PSoC4/debug_uart_SCBCLK.c ****     return (uint16)((debug_uart_SCBCLK_DIV_REG & debug_uart_SCBCLK_DIV_INT_MASK)
 192              		.loc 1 178 0
 193 000a 9BB2     		uxth	r3, r3
 180:Generated_Source\PSoC4/debug_uart_SCBCLK.c **** }
 194              		.loc 1 180 0
 195 000c 181C     		mov	r0, r3
 196 000e BD46     		mov	sp, r7
 197              		@ sp needed
 198 0010 80BD     		pop	{r7, pc}
 199              	.L15:
 200 0012 C046     		.align	2
 201              	.L14:
 202 0014 08030040 		.word	1073742600
 203              		.cfi_endproc
 204              	.LFE3:
 205              		.size	debug_uart_SCBCLK_GetDividerRegister, .-debug_uart_SCBCLK_GetDividerRegister
 206              		.section	.text.debug_uart_SCBCLK_GetFractionalDividerRegister,"ax",%progbits
 207              		.align	2
 208              		.global	debug_uart_SCBCLK_GetFractionalDividerRegister
 209              		.code	16
 210              		.thumb_func
 211              		.type	debug_uart_SCBCLK_GetFractionalDividerRegister, %function
 212              	debug_uart_SCBCLK_GetFractionalDividerRegister:
 213              	.LFB4:
 181:Generated_Source\PSoC4/debug_uart_SCBCLK.c **** 
 182:Generated_Source\PSoC4/debug_uart_SCBCLK.c **** 
ARM GAS  C:\Users\fneves\AppData\Local\Temp\ccsT08vU.s 			page 8


 183:Generated_Source\PSoC4/debug_uart_SCBCLK.c **** /*******************************************************************************
 184:Generated_Source\PSoC4/debug_uart_SCBCLK.c **** * Function Name: debug_uart_SCBCLK_GetFractionalDividerRegister
 185:Generated_Source\PSoC4/debug_uart_SCBCLK.c **** ********************************************************************************
 186:Generated_Source\PSoC4/debug_uart_SCBCLK.c **** *
 187:Generated_Source\PSoC4/debug_uart_SCBCLK.c **** * Summary:
 188:Generated_Source\PSoC4/debug_uart_SCBCLK.c **** *  Gets the clock fractional divider register value.
 189:Generated_Source\PSoC4/debug_uart_SCBCLK.c **** *
 190:Generated_Source\PSoC4/debug_uart_SCBCLK.c **** * Parameters:
 191:Generated_Source\PSoC4/debug_uart_SCBCLK.c **** *  None
 192:Generated_Source\PSoC4/debug_uart_SCBCLK.c **** *
 193:Generated_Source\PSoC4/debug_uart_SCBCLK.c **** * Returns:
 194:Generated_Source\PSoC4/debug_uart_SCBCLK.c **** *  Fractional Divide value of the clock
 195:Generated_Source\PSoC4/debug_uart_SCBCLK.c **** *  0 if the fractional divider is not in use.
 196:Generated_Source\PSoC4/debug_uart_SCBCLK.c **** *
 197:Generated_Source\PSoC4/debug_uart_SCBCLK.c **** *******************************************************************************/
 198:Generated_Source\PSoC4/debug_uart_SCBCLK.c **** uint8 debug_uart_SCBCLK_GetFractionalDividerRegister(void)
 199:Generated_Source\PSoC4/debug_uart_SCBCLK.c **** {
 214              		.loc 1 199 0
 215              		.cfi_startproc
 216 0000 80B5     		push	{r7, lr}
 217              		.cfi_def_cfa_offset 8
 218              		.cfi_offset 7, -8
 219              		.cfi_offset 14, -4
 220 0002 00AF     		add	r7, sp, #0
 221              		.cfi_def_cfa_register 7
 200:Generated_Source\PSoC4/debug_uart_SCBCLK.c **** #if defined (debug_uart_SCBCLK__FRAC_MASK)
 201:Generated_Source\PSoC4/debug_uart_SCBCLK.c ****     /* return fractional divider bits */
 202:Generated_Source\PSoC4/debug_uart_SCBCLK.c ****     return (uint8)((debug_uart_SCBCLK_DIV_REG & debug_uart_SCBCLK_DIV_FRAC_MASK)
 203:Generated_Source\PSoC4/debug_uart_SCBCLK.c ****         >> debug_uart_SCBCLK_DIV_FRAC_SHIFT);
 204:Generated_Source\PSoC4/debug_uart_SCBCLK.c **** #else
 205:Generated_Source\PSoC4/debug_uart_SCBCLK.c ****     return 0u;
 222              		.loc 1 205 0
 223 0004 0023     		mov	r3, #0
 206:Generated_Source\PSoC4/debug_uart_SCBCLK.c **** #endif /* debug_uart_SCBCLK__FRAC_MASK */
 207:Generated_Source\PSoC4/debug_uart_SCBCLK.c **** }
 224              		.loc 1 207 0
 225 0006 181C     		mov	r0, r3
 226 0008 BD46     		mov	sp, r7
 227              		@ sp needed
 228 000a 80BD     		pop	{r7, pc}
 229              		.cfi_endproc
 230              	.LFE4:
 231              		.size	debug_uart_SCBCLK_GetFractionalDividerRegister, .-debug_uart_SCBCLK_GetFractionalDividerRegi
 232              		.text
 233              	.Letext0:
 234              		.file 2 "Generated_Source\\PSoC4/cytypes.h"
 235              		.section	.debug_info,"",%progbits
 236              	.Ldebug_info0:
 237 0000 5F010000 		.4byte	0x15f
 238 0004 0400     		.2byte	0x4
 239 0006 00000000 		.4byte	.Ldebug_abbrev0
 240 000a 04       		.byte	0x4
 241 000b 01       		.uleb128 0x1
 242 000c 47010000 		.4byte	.LASF25
 243 0010 01       		.byte	0x1
 244 0011 70020000 		.4byte	.LASF26
 245 0015 0E000000 		.4byte	.LASF27
ARM GAS  C:\Users\fneves\AppData\Local\Temp\ccsT08vU.s 			page 9


 246 0019 00000000 		.4byte	.Ldebug_ranges0+0
 247 001d 00000000 		.4byte	0
 248 0021 00000000 		.4byte	.Ldebug_line0
 249 0025 02       		.uleb128 0x2
 250 0026 01       		.byte	0x1
 251 0027 06       		.byte	0x6
 252 0028 5A000000 		.4byte	.LASF0
 253 002c 02       		.uleb128 0x2
 254 002d 01       		.byte	0x1
 255 002e 08       		.byte	0x8
 256 002f 66000000 		.4byte	.LASF1
 257 0033 02       		.uleb128 0x2
 258 0034 02       		.byte	0x2
 259 0035 05       		.byte	0x5
 260 0036 57020000 		.4byte	.LASF2
 261 003a 02       		.uleb128 0x2
 262 003b 02       		.byte	0x2
 263 003c 07       		.byte	0x7
 264 003d 86000000 		.4byte	.LASF3
 265 0041 02       		.uleb128 0x2
 266 0042 04       		.byte	0x4
 267 0043 05       		.byte	0x5
 268 0044 67020000 		.4byte	.LASF4
 269 0048 02       		.uleb128 0x2
 270 0049 04       		.byte	0x4
 271 004a 07       		.byte	0x7
 272 004b 74000000 		.4byte	.LASF5
 273 004f 02       		.uleb128 0x2
 274 0050 08       		.byte	0x8
 275 0051 05       		.byte	0x5
 276 0052 1F020000 		.4byte	.LASF6
 277 0056 02       		.uleb128 0x2
 278 0057 08       		.byte	0x8
 279 0058 07       		.byte	0x7
 280 0059 30010000 		.4byte	.LASF7
 281 005d 03       		.uleb128 0x3
 282 005e 04       		.byte	0x4
 283 005f 05       		.byte	0x5
 284 0060 696E7400 		.ascii	"int\000"
 285 0064 02       		.uleb128 0x2
 286 0065 04       		.byte	0x4
 287 0066 07       		.byte	0x7
 288 0067 23010000 		.4byte	.LASF8
 289 006b 04       		.uleb128 0x4
 290 006c 61020000 		.4byte	.LASF9
 291 0070 02       		.byte	0x2
 292 0071 B901     		.2byte	0x1b9
 293 0073 2C000000 		.4byte	0x2c
 294 0077 04       		.uleb128 0x4
 295 0078 FB000000 		.4byte	.LASF10
 296 007c 02       		.byte	0x2
 297 007d BA01     		.2byte	0x1ba
 298 007f 3A000000 		.4byte	0x3a
 299 0083 04       		.uleb128 0x4
 300 0084 02010000 		.4byte	.LASF11
 301 0088 02       		.byte	0x2
 302 0089 BB01     		.2byte	0x1bb
ARM GAS  C:\Users\fneves\AppData\Local\Temp\ccsT08vU.s 			page 10


 303 008b 48000000 		.4byte	0x48
 304 008f 02       		.uleb128 0x2
 305 0090 04       		.byte	0x4
 306 0091 04       		.byte	0x4
 307 0092 54000000 		.4byte	.LASF12
 308 0096 02       		.uleb128 0x2
 309 0097 08       		.byte	0x8
 310 0098 04       		.byte	0x4
 311 0099 D3000000 		.4byte	.LASF13
 312 009d 02       		.uleb128 0x2
 313 009e 01       		.byte	0x1
 314 009f 08       		.byte	0x8
 315 00a0 2D020000 		.4byte	.LASF14
 316 00a4 04       		.uleb128 0x4
 317 00a5 00000000 		.4byte	.LASF15
 318 00a9 02       		.byte	0x2
 319 00aa 6502     		.2byte	0x265
 320 00ac B0000000 		.4byte	0xb0
 321 00b0 05       		.uleb128 0x5
 322 00b1 83000000 		.4byte	0x83
 323 00b5 06       		.uleb128 0x6
 324 00b6 09010000 		.4byte	.LASF16
 325 00ba 01       		.byte	0x1
 326 00bb 27       		.byte	0x27
 327 00bc 00000000 		.4byte	.LFB0
 328 00c0 2C000000 		.4byte	.LFE0-.LFB0
 329 00c4 01       		.uleb128 0x1
 330 00c5 9C       		.byte	0x9c
 331 00c6 D9000000 		.4byte	0xd9
 332 00ca 07       		.uleb128 0x7
 333 00cb E1000000 		.4byte	.LASF18
 334 00cf 01       		.byte	0x1
 335 00d0 27       		.byte	0x27
 336 00d1 83000000 		.4byte	0x83
 337 00d5 02       		.uleb128 0x2
 338 00d6 91       		.byte	0x91
 339 00d7 74       		.sleb128 -12
 340 00d8 00       		.byte	0
 341 00d9 08       		.uleb128 0x8
 342 00da 08020000 		.4byte	.LASF28
 343 00de 01       		.byte	0x1
 344 00df 5F       		.byte	0x5f
 345 00e0 00000000 		.4byte	.LFB1
 346 00e4 20000000 		.4byte	.LFE1-.LFB1
 347 00e8 01       		.uleb128 0x1
 348 00e9 9C       		.byte	0x9c
 349 00ea 06       		.uleb128 0x6
 350 00eb D9010000 		.4byte	.LASF17
 351 00ef 01       		.byte	0x1
 352 00f0 86       		.byte	0x86
 353 00f1 00000000 		.4byte	.LFB2
 354 00f5 44000000 		.4byte	.LFE2-.LFB2
 355 00f9 01       		.uleb128 0x1
 356 00fa 9C       		.byte	0x9c
 357 00fb 38010000 		.4byte	0x138
 358 00ff 07       		.uleb128 0x7
 359 0100 C8000000 		.4byte	.LASF19
ARM GAS  C:\Users\fneves\AppData\Local\Temp\ccsT08vU.s 			page 11


 360 0104 01       		.byte	0x1
 361 0105 86       		.byte	0x86
 362 0106 77000000 		.4byte	0x77
 363 010a 02       		.uleb128 0x2
 364 010b 91       		.byte	0x91
 365 010c 6E       		.sleb128 -18
 366 010d 07       		.uleb128 0x7
 367 010e ED000000 		.4byte	.LASF20
 368 0112 01       		.byte	0x1
 369 0113 86       		.byte	0x86
 370 0114 6B000000 		.4byte	0x6b
 371 0118 02       		.uleb128 0x2
 372 0119 91       		.byte	0x91
 373 011a 6D       		.sleb128 -19
 374 011b 09       		.uleb128 0x9
 375 011c 06000000 		.4byte	.LASF21
 376 0120 01       		.byte	0x1
 377 0121 88       		.byte	0x88
 378 0122 83000000 		.4byte	0x83
 379 0126 02       		.uleb128 0x2
 380 0127 91       		.byte	0x91
 381 0128 74       		.sleb128 -12
 382 0129 09       		.uleb128 0x9
 383 012a DA000000 		.4byte	.LASF22
 384 012e 01       		.byte	0x1
 385 012f 89       		.byte	0x89
 386 0130 83000000 		.4byte	0x83
 387 0134 02       		.uleb128 0x2
 388 0135 91       		.byte	0x91
 389 0136 70       		.sleb128 -16
 390 0137 00       		.byte	0
 391 0138 0A       		.uleb128 0xa
 392 0139 32020000 		.4byte	.LASF23
 393 013d 01       		.byte	0x1
 394 013e B0       		.byte	0xb0
 395 013f 77000000 		.4byte	0x77
 396 0143 00000000 		.4byte	.LFB3
 397 0147 18000000 		.4byte	.LFE3-.LFB3
 398 014b 01       		.uleb128 0x1
 399 014c 9C       		.byte	0x9c
 400 014d 0A       		.uleb128 0xa
 401 014e 99000000 		.4byte	.LASF24
 402 0152 01       		.byte	0x1
 403 0153 C6       		.byte	0xc6
 404 0154 6B000000 		.4byte	0x6b
 405 0158 00000000 		.4byte	.LFB4
 406 015c 0C000000 		.4byte	.LFE4-.LFB4
 407 0160 01       		.uleb128 0x1
 408 0161 9C       		.byte	0x9c
 409 0162 00       		.byte	0
 410              		.section	.debug_abbrev,"",%progbits
 411              	.Ldebug_abbrev0:
 412 0000 01       		.uleb128 0x1
 413 0001 11       		.uleb128 0x11
 414 0002 01       		.byte	0x1
 415 0003 25       		.uleb128 0x25
 416 0004 0E       		.uleb128 0xe
ARM GAS  C:\Users\fneves\AppData\Local\Temp\ccsT08vU.s 			page 12


 417 0005 13       		.uleb128 0x13
 418 0006 0B       		.uleb128 0xb
 419 0007 03       		.uleb128 0x3
 420 0008 0E       		.uleb128 0xe
 421 0009 1B       		.uleb128 0x1b
 422 000a 0E       		.uleb128 0xe
 423 000b 55       		.uleb128 0x55
 424 000c 17       		.uleb128 0x17
 425 000d 11       		.uleb128 0x11
 426 000e 01       		.uleb128 0x1
 427 000f 10       		.uleb128 0x10
 428 0010 17       		.uleb128 0x17
 429 0011 00       		.byte	0
 430 0012 00       		.byte	0
 431 0013 02       		.uleb128 0x2
 432 0014 24       		.uleb128 0x24
 433 0015 00       		.byte	0
 434 0016 0B       		.uleb128 0xb
 435 0017 0B       		.uleb128 0xb
 436 0018 3E       		.uleb128 0x3e
 437 0019 0B       		.uleb128 0xb
 438 001a 03       		.uleb128 0x3
 439 001b 0E       		.uleb128 0xe
 440 001c 00       		.byte	0
 441 001d 00       		.byte	0
 442 001e 03       		.uleb128 0x3
 443 001f 24       		.uleb128 0x24
 444 0020 00       		.byte	0
 445 0021 0B       		.uleb128 0xb
 446 0022 0B       		.uleb128 0xb
 447 0023 3E       		.uleb128 0x3e
 448 0024 0B       		.uleb128 0xb
 449 0025 03       		.uleb128 0x3
 450 0026 08       		.uleb128 0x8
 451 0027 00       		.byte	0
 452 0028 00       		.byte	0
 453 0029 04       		.uleb128 0x4
 454 002a 16       		.uleb128 0x16
 455 002b 00       		.byte	0
 456 002c 03       		.uleb128 0x3
 457 002d 0E       		.uleb128 0xe
 458 002e 3A       		.uleb128 0x3a
 459 002f 0B       		.uleb128 0xb
 460 0030 3B       		.uleb128 0x3b
 461 0031 05       		.uleb128 0x5
 462 0032 49       		.uleb128 0x49
 463 0033 13       		.uleb128 0x13
 464 0034 00       		.byte	0
 465 0035 00       		.byte	0
 466 0036 05       		.uleb128 0x5
 467 0037 35       		.uleb128 0x35
 468 0038 00       		.byte	0
 469 0039 49       		.uleb128 0x49
 470 003a 13       		.uleb128 0x13
 471 003b 00       		.byte	0
 472 003c 00       		.byte	0
 473 003d 06       		.uleb128 0x6
ARM GAS  C:\Users\fneves\AppData\Local\Temp\ccsT08vU.s 			page 13


 474 003e 2E       		.uleb128 0x2e
 475 003f 01       		.byte	0x1
 476 0040 3F       		.uleb128 0x3f
 477 0041 19       		.uleb128 0x19
 478 0042 03       		.uleb128 0x3
 479 0043 0E       		.uleb128 0xe
 480 0044 3A       		.uleb128 0x3a
 481 0045 0B       		.uleb128 0xb
 482 0046 3B       		.uleb128 0x3b
 483 0047 0B       		.uleb128 0xb
 484 0048 27       		.uleb128 0x27
 485 0049 19       		.uleb128 0x19
 486 004a 11       		.uleb128 0x11
 487 004b 01       		.uleb128 0x1
 488 004c 12       		.uleb128 0x12
 489 004d 06       		.uleb128 0x6
 490 004e 40       		.uleb128 0x40
 491 004f 18       		.uleb128 0x18
 492 0050 9742     		.uleb128 0x2117
 493 0052 19       		.uleb128 0x19
 494 0053 01       		.uleb128 0x1
 495 0054 13       		.uleb128 0x13
 496 0055 00       		.byte	0
 497 0056 00       		.byte	0
 498 0057 07       		.uleb128 0x7
 499 0058 05       		.uleb128 0x5
 500 0059 00       		.byte	0
 501 005a 03       		.uleb128 0x3
 502 005b 0E       		.uleb128 0xe
 503 005c 3A       		.uleb128 0x3a
 504 005d 0B       		.uleb128 0xb
 505 005e 3B       		.uleb128 0x3b
 506 005f 0B       		.uleb128 0xb
 507 0060 49       		.uleb128 0x49
 508 0061 13       		.uleb128 0x13
 509 0062 02       		.uleb128 0x2
 510 0063 18       		.uleb128 0x18
 511 0064 00       		.byte	0
 512 0065 00       		.byte	0
 513 0066 08       		.uleb128 0x8
 514 0067 2E       		.uleb128 0x2e
 515 0068 00       		.byte	0
 516 0069 3F       		.uleb128 0x3f
 517 006a 19       		.uleb128 0x19
 518 006b 03       		.uleb128 0x3
 519 006c 0E       		.uleb128 0xe
 520 006d 3A       		.uleb128 0x3a
 521 006e 0B       		.uleb128 0xb
 522 006f 3B       		.uleb128 0x3b
 523 0070 0B       		.uleb128 0xb
 524 0071 27       		.uleb128 0x27
 525 0072 19       		.uleb128 0x19
 526 0073 11       		.uleb128 0x11
 527 0074 01       		.uleb128 0x1
 528 0075 12       		.uleb128 0x12
 529 0076 06       		.uleb128 0x6
 530 0077 40       		.uleb128 0x40
ARM GAS  C:\Users\fneves\AppData\Local\Temp\ccsT08vU.s 			page 14


 531 0078 18       		.uleb128 0x18
 532 0079 9742     		.uleb128 0x2117
 533 007b 19       		.uleb128 0x19
 534 007c 00       		.byte	0
 535 007d 00       		.byte	0
 536 007e 09       		.uleb128 0x9
 537 007f 34       		.uleb128 0x34
 538 0080 00       		.byte	0
 539 0081 03       		.uleb128 0x3
 540 0082 0E       		.uleb128 0xe
 541 0083 3A       		.uleb128 0x3a
 542 0084 0B       		.uleb128 0xb
 543 0085 3B       		.uleb128 0x3b
 544 0086 0B       		.uleb128 0xb
 545 0087 49       		.uleb128 0x49
 546 0088 13       		.uleb128 0x13
 547 0089 02       		.uleb128 0x2
 548 008a 18       		.uleb128 0x18
 549 008b 00       		.byte	0
 550 008c 00       		.byte	0
 551 008d 0A       		.uleb128 0xa
 552 008e 2E       		.uleb128 0x2e
 553 008f 00       		.byte	0
 554 0090 3F       		.uleb128 0x3f
 555 0091 19       		.uleb128 0x19
 556 0092 03       		.uleb128 0x3
 557 0093 0E       		.uleb128 0xe
 558 0094 3A       		.uleb128 0x3a
 559 0095 0B       		.uleb128 0xb
 560 0096 3B       		.uleb128 0x3b
 561 0097 0B       		.uleb128 0xb
 562 0098 27       		.uleb128 0x27
 563 0099 19       		.uleb128 0x19
 564 009a 49       		.uleb128 0x49
 565 009b 13       		.uleb128 0x13
 566 009c 11       		.uleb128 0x11
 567 009d 01       		.uleb128 0x1
 568 009e 12       		.uleb128 0x12
 569 009f 06       		.uleb128 0x6
 570 00a0 40       		.uleb128 0x40
 571 00a1 18       		.uleb128 0x18
 572 00a2 9742     		.uleb128 0x2117
 573 00a4 19       		.uleb128 0x19
 574 00a5 00       		.byte	0
 575 00a6 00       		.byte	0
 576 00a7 00       		.byte	0
 577              		.section	.debug_aranges,"",%progbits
 578 0000 3C000000 		.4byte	0x3c
 579 0004 0200     		.2byte	0x2
 580 0006 00000000 		.4byte	.Ldebug_info0
 581 000a 04       		.byte	0x4
 582 000b 00       		.byte	0
 583 000c 0000     		.2byte	0
 584 000e 0000     		.2byte	0
 585 0010 00000000 		.4byte	.LFB0
 586 0014 2C000000 		.4byte	.LFE0-.LFB0
 587 0018 00000000 		.4byte	.LFB1
ARM GAS  C:\Users\fneves\AppData\Local\Temp\ccsT08vU.s 			page 15


 588 001c 20000000 		.4byte	.LFE1-.LFB1
 589 0020 00000000 		.4byte	.LFB2
 590 0024 44000000 		.4byte	.LFE2-.LFB2
 591 0028 00000000 		.4byte	.LFB3
 592 002c 18000000 		.4byte	.LFE3-.LFB3
 593 0030 00000000 		.4byte	.LFB4
 594 0034 0C000000 		.4byte	.LFE4-.LFB4
 595 0038 00000000 		.4byte	0
 596 003c 00000000 		.4byte	0
 597              		.section	.debug_ranges,"",%progbits
 598              	.Ldebug_ranges0:
 599 0000 00000000 		.4byte	.LFB0
 600 0004 2C000000 		.4byte	.LFE0
 601 0008 00000000 		.4byte	.LFB1
 602 000c 20000000 		.4byte	.LFE1
 603 0010 00000000 		.4byte	.LFB2
 604 0014 44000000 		.4byte	.LFE2
 605 0018 00000000 		.4byte	.LFB3
 606 001c 18000000 		.4byte	.LFE3
 607 0020 00000000 		.4byte	.LFB4
 608 0024 0C000000 		.4byte	.LFE4
 609 0028 00000000 		.4byte	0
 610 002c 00000000 		.4byte	0
 611              		.section	.debug_line,"",%progbits
 612              	.Ldebug_line0:
 613 0000 CA000000 		.section	.debug_str,"MS",%progbits,1
 613      02004E00 
 613      00000201 
 613      FB0E0D00 
 613      01010101 
 614              	.LASF15:
 615 0000 72656733 		.ascii	"reg32\000"
 615      3200
 616              	.LASF21:
 617 0006 6D61736B 		.ascii	"maskVal\000"
 617      56616C00 
 618              	.LASF27:
 619 000e 433A5C55 		.ascii	"C:\\Users\\fneves\\Documents\\PSoC Creator\\wp_1\\e"
 619      73657273 
 619      5C666E65 
 619      7665735C 
 619      446F6375 
 620 003b 6E67696E 		.ascii	"ngine_speed_sensor.cydsn\000"
 620      655F7370 
 620      6565645F 
 620      73656E73 
 620      6F722E63 
 621              	.LASF12:
 622 0054 666C6F61 		.ascii	"float\000"
 622      7400
 623              	.LASF0:
 624 005a 7369676E 		.ascii	"signed char\000"
 624      65642063 
 624      68617200 
 625              	.LASF1:
 626 0066 756E7369 		.ascii	"unsigned char\000"
 626      676E6564 
ARM GAS  C:\Users\fneves\AppData\Local\Temp\ccsT08vU.s 			page 16


 626      20636861 
 626      7200
 627              	.LASF5:
 628 0074 6C6F6E67 		.ascii	"long unsigned int\000"
 628      20756E73 
 628      69676E65 
 628      6420696E 
 628      7400
 629              	.LASF3:
 630 0086 73686F72 		.ascii	"short unsigned int\000"
 630      7420756E 
 630      7369676E 
 630      65642069 
 630      6E7400
 631              	.LASF24:
 632 0099 64656275 		.ascii	"debug_uart_SCBCLK_GetFractionalDividerRegister\000"
 632      675F7561 
 632      72745F53 
 632      4342434C 
 632      4B5F4765 
 633              	.LASF19:
 634 00c8 636C6B44 		.ascii	"clkDivider\000"
 634      69766964 
 634      657200
 635              	.LASF13:
 636 00d3 646F7562 		.ascii	"double\000"
 636      6C6500
 637              	.LASF22:
 638 00da 72656756 		.ascii	"regVal\000"
 638      616C00
 639              	.LASF18:
 640 00e1 616C6967 		.ascii	"alignClkDiv\000"
 640      6E436C6B 
 640      44697600 
 641              	.LASF20:
 642 00ed 636C6B46 		.ascii	"clkFractional\000"
 642      72616374 
 642      696F6E61 
 642      6C00
 643              	.LASF10:
 644 00fb 75696E74 		.ascii	"uint16\000"
 644      313600
 645              	.LASF11:
 646 0102 75696E74 		.ascii	"uint32\000"
 646      333200
 647              	.LASF16:
 648 0109 64656275 		.ascii	"debug_uart_SCBCLK_StartEx\000"
 648      675F7561 
 648      72745F53 
 648      4342434C 
 648      4B5F5374 
 649              	.LASF8:
 650 0123 756E7369 		.ascii	"unsigned int\000"
 650      676E6564 
 650      20696E74 
 650      00
 651              	.LASF7:
ARM GAS  C:\Users\fneves\AppData\Local\Temp\ccsT08vU.s 			page 17


 652 0130 6C6F6E67 		.ascii	"long long unsigned int\000"
 652      206C6F6E 
 652      6720756E 
 652      7369676E 
 652      65642069 
 653              	.LASF25:
 654 0147 474E5520 		.ascii	"GNU C 4.9.3 20150303 (release) [ARM/embedded-4_9-br"
 654      4320342E 
 654      392E3320 
 654      32303135 
 654      30333033 
 655 017a 616E6368 		.ascii	"anch revision 221220] -mcpu=cortex-m0plus -mthumb -"
 655      20726576 
 655      6973696F 
 655      6E203232 
 655      31323230 
 656 01ad 67202D4F 		.ascii	"g -O0 -ffunction-sections -ffat-lto-objects\000"
 656      30202D66 
 656      66756E63 
 656      74696F6E 
 656      2D736563 
 657              	.LASF17:
 658 01d9 64656275 		.ascii	"debug_uart_SCBCLK_SetFractionalDividerRegister\000"
 658      675F7561 
 658      72745F53 
 658      4342434C 
 658      4B5F5365 
 659              	.LASF28:
 660 0208 64656275 		.ascii	"debug_uart_SCBCLK_Stop\000"
 660      675F7561 
 660      72745F53 
 660      4342434C 
 660      4B5F5374 
 661              	.LASF6:
 662 021f 6C6F6E67 		.ascii	"long long int\000"
 662      206C6F6E 
 662      6720696E 
 662      7400
 663              	.LASF14:
 664 022d 63686172 		.ascii	"char\000"
 664      00
 665              	.LASF23:
 666 0232 64656275 		.ascii	"debug_uart_SCBCLK_GetDividerRegister\000"
 666      675F7561 
 666      72745F53 
 666      4342434C 
 666      4B5F4765 
 667              	.LASF2:
 668 0257 73686F72 		.ascii	"short int\000"
 668      7420696E 
 668      7400
 669              	.LASF9:
 670 0261 75696E74 		.ascii	"uint8\000"
 670      3800
 671              	.LASF4:
 672 0267 6C6F6E67 		.ascii	"long int\000"
 672      20696E74 
ARM GAS  C:\Users\fneves\AppData\Local\Temp\ccsT08vU.s 			page 18


 672      00
 673              	.LASF26:
 674 0270 47656E65 		.ascii	"Generated_Source\\PSoC4\\debug_uart_SCBCLK.c\000"
 674      72617465 
 674      645F536F 
 674      75726365 
 674      5C50536F 
 675              		.ident	"GCC: (GNU Tools for ARM Embedded Processors) 4.9.3 20150303 (release) [ARM/embedded-4_9-br
