# compile vhdl design source files
vhdl robot  \
"../../../../project_DIJKSTRA.srcs/sources_1/imports/new/pkg_dijkstra.vhd" \

vhdl xil_defaultlib  \
"../../../../project_DIJKSTRA.srcs/sources_1/imports/new/comparateur1.vhd" \
"../../../../project_DIJKSTRA.srcs/sources_1/imports/new/comparateur2.vhd" \
"../../../../project_DIJKSTRA.srcs/sources_1/imports/new/DPRAM.vhd" \
"../../../../project_DIJKSTRA.srcs/sources_1/imports/new/UPDATE_RAM.vhd" \
"../../../../project_DIJKSTRA.srcs/sources_1/imports/new/ROM.vhd" \
"../../../../project_DIJKSTRA.srcs/sources_1/imports/new/NEAREST_NODE.vhd" \
"../../../../project_DIJKSTRA.srcs/sources_1/imports/new/DIJKSTRA_CONTROLLER.vhd" \
"../../../../project_DIJKSTRA.ip_user_files/bd/design_dijkstra_all/ip/design_dijkstra_all_comparateur1_0_0/sim/design_dijkstra_all_comparateur1_0_0.vhd" \
"../../../../project_DIJKSTRA.ip_user_files/bd/design_dijkstra_all/ip/design_dijkstra_all_comparateur2_0_0/sim/design_dijkstra_all_comparateur2_0_0.vhd" \
"../../../../project_DIJKSTRA.ip_user_files/bd/design_dijkstra_all/ip/design_dijkstra_all_blk_mem_gen_0_0/design_dijkstra_all_blk_mem_gen_0_0_sim_netlist.vhdl" \
"../../../../project_DIJKSTRA.ip_user_files/bd/design_dijkstra_all/ip/design_dijkstra_all_dpram_0_0/sim/design_dijkstra_all_dpram_0_0.vhd" \
"../../../../project_DIJKSTRA.ip_user_files/bd/design_dijkstra_all/ip/design_dijkstra_all_ila_0_0/sim/design_dijkstra_all_ila_0_0.vhd" \
"../../../../project_DIJKSTRA.ip_user_files/bd/design_dijkstra_all/ip/design_dijkstra_all_UPDATE_RAM_0_0/sim/design_dijkstra_all_UPDATE_RAM_0_0.vhd" \
"../../../../project_DIJKSTRA.ip_user_files/bd/design_dijkstra_all/ip/design_dijkstra_all_ROM_0_0/sim/design_dijkstra_all_ROM_0_0.vhd" \
"../../../../project_DIJKSTRA.ip_user_files/bd/design_dijkstra_all/ip/design_dijkstra_all_NEAREST_NODE_0_0/sim/design_dijkstra_all_NEAREST_NODE_0_0.vhd" \
"../../../../project_DIJKSTRA.ip_user_files/bd/design_dijkstra_all/ip/design_dijkstra_all_DIJKSTRA_CONTROLLER_0_0/sim/design_dijkstra_all_DIJKSTRA_CONTROLLER_0_0.vhd" \
"../../../../project_DIJKSTRA.ip_user_files/bd/design_dijkstra_all/sim/design_dijkstra_all.vhd" \
"../../../../project_DIJKSTRA.gen/sources_1/bd/design_dijkstra_all/hdl/design_dijkstra_all_wrapper.vhd" \
"../../../../project_DIJKSTRA.srcs/sim_1/new/tb_dijkstra.vhd" \

# Do not sort compile order
nosort
