{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1607892012517 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1607892012518 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 13 17:40:12 2020 " "Processing started: Sun Dec 13 17:40:12 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1607892012518 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607892012518 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LCD -c LCD " "Command: quartus_map --read_settings_files=on --write_settings_files=off LCD -c LCD" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607892012518 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1607892012662 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1607892012662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cont_bin_lcd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cont_bin_lcd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cont_bin_lcd-behav " "Found design unit 1: cont_bin_lcd-behav" {  } { { "cont_bin_lcd.vhd" "" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/LCD/cont_bin_lcd.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607892023043 ""} { "Info" "ISGN_ENTITY_NAME" "1 cont_bin_lcd " "Found entity 1: cont_bin_lcd" {  } { { "cont_bin_lcd.vhd" "" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/LCD/cont_bin_lcd.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607892023043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607892023043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FSM_LCD.vhd 2 1 " "Found 2 design units, including 1 entities, in source file FSM_LCD.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FSM_LCD-behav " "Found design unit 1: FSM_LCD-behav" {  } { { "FSM_LCD.vhd" "" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/LCD/FSM_LCD.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607892023044 ""} { "Info" "ISGN_ENTITY_NAME" "1 FSM_LCD " "Found entity 1: FSM_LCD" {  } { { "FSM_LCD.vhd" "" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/LCD/FSM_LCD.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607892023044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607892023044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LCD.vhd 2 1 " "Found 2 design units, including 1 entities, in source file LCD.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LCD-behav " "Found design unit 1: LCD-behav" {  } { { "LCD.vhd" "" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/LCD/LCD.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607892023045 ""} { "Info" "ISGN_ENTITY_NAME" "1 LCD " "Found entity 1: LCD" {  } { { "LCD.vhd" "" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/LCD/LCD.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607892023045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607892023045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_LCD.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_LCD.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_LCD-behav " "Found design unit 1: tb_LCD-behav" {  } { { "tb_LCD.vhd" "" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/LCD/tb_LCD.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607892023045 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_LCD " "Found entity 1: tb_LCD" {  } { { "tb_LCD.vhd" "" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/LCD/tb_LCD.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607892023045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607892023045 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "LCD " "Elaborating entity \"LCD\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1607892023103 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM_LCD FSM_LCD:fsm " "Elaborating entity \"FSM_LCD\" for hierarchy \"FSM_LCD:fsm\"" {  } { { "LCD.vhd" "fsm" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/LCD/LCD.vhd" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607892023105 ""}
{ "Warning" "WVRFX_VHDL_UNRECOGNIZED_CHAR_IN_ENUM" "o FSM_LCD.vhd(22) " "VHDL warning at FSM_LCD.vhd(22): used 'X' for unrecognized character 'o' in enumerated type" {  } { { "FSM_LCD.vhd" "" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/LCD/FSM_LCD.vhd" 22 0 0 } }  } 0 10524 "VHDL warning at %2!s!: used 'X' for unrecognized character '%1!c!' in enumerated type" 0 0 "Analysis & Synthesis" 0 -1 1607892023107 "|LCD|FSM_LCD:fsm"}
{ "Warning" "WVRFX_VHDL_UNRECOGNIZED_CHAR_IN_ENUM" "n FSM_LCD.vhd(22) " "VHDL warning at FSM_LCD.vhd(22): used 'X' for unrecognized character 'n' in enumerated type" {  } { { "FSM_LCD.vhd" "" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/LCD/FSM_LCD.vhd" 22 0 0 } }  } 0 10524 "VHDL warning at %2!s!: used 'X' for unrecognized character '%1!c!' in enumerated type" 0 0 "Analysis & Synthesis" 0 -1 1607892023107 "|LCD|FSM_LCD:fsm"}
{ "Warning" "WVRFX_VHDL_UNRECOGNIZED_CHAR_IN_ENUM" "e FSM_LCD.vhd(22) " "VHDL warning at FSM_LCD.vhd(22): used 'X' for unrecognized character 'e' in enumerated type" {  } { { "FSM_LCD.vhd" "" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/LCD/FSM_LCD.vhd" 22 0 0 } }  } 0 10524 "VHDL warning at %2!s!: used 'X' for unrecognized character '%1!c!' in enumerated type" 0 0 "Analysis & Synthesis" 0 -1 1607892023107 "|LCD|FSM_LCD:fsm"}
{ "Warning" "WVRFX_VHDL_UNRECOGNIZED_CHAR_IN_ENUM" "t FSM_LCD.vhd(22) " "VHDL warning at FSM_LCD.vhd(22): used 'X' for unrecognized character 't' in enumerated type" {  } { { "FSM_LCD.vhd" "" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/LCD/FSM_LCD.vhd" 22 0 0 } }  } 0 10524 "VHDL warning at %2!s!: used 'X' for unrecognized character '%1!c!' in enumerated type" 0 0 "Analysis & Synthesis" 0 -1 1607892023107 "|LCD|FSM_LCD:fsm"}
{ "Warning" "WVRFX_VHDL_INVALID_ENUM_ENCODING" "FSM_states FSM_LCD.vhd(22) " "VHDL Attribute warning in FSM_LCD.vhd(22): ENUM_ENCODING or SYN_ENCODING attribute for enumeration type \"FSM_states\" does not specify a valid encoding for every enumeration literal -- ignored all encodings" {  } { { "FSM_LCD.vhd" "" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/LCD/FSM_LCD.vhd" 22 0 0 } }  } 0 10336 "VHDL Attribute warning in %2!s!: ENUM_ENCODING or SYN_ENCODING attribute for enumeration type \"%1!s!\" does not specify a valid encoding for every enumeration literal -- ignored all encodings" 0 0 "Analysis & Synthesis" 0 -1 1607892023107 "|LCD|FSM_LCD:fsm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset_low FSM_LCD.vhd(53) " "VHDL Process Statement warning at FSM_LCD.vhd(53): signal \"reset_low\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM_LCD.vhd" "" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/LCD/FSM_LCD.vhd" 53 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1607892023107 "|LCD|FSM_LCD:fsm"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "flag FSM_LCD.vhd(61) " "VHDL Process Statement warning at FSM_LCD.vhd(61): inferring latch(es) for signal or variable \"flag\", which holds its previous value in one or more paths through the process" {  } { { "FSM_LCD.vhd" "" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/LCD/FSM_LCD.vhd" 61 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1607892023107 "|LCD|FSM_LCD:fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nx_proc:flag FSM_LCD.vhd(61) " "Inferred latch for \"nx_proc:flag\" at FSM_LCD.vhd(61)" {  } { { "FSM_LCD.vhd" "" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/LCD/FSM_LCD.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607892023107 "|LCD|FSM_LCD:fsm"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cont_bin_lcd cont_bin_lcd:cont " "Elaborating entity \"cont_bin_lcd\" for hierarchy \"cont_bin_lcd:cont\"" {  } { { "LCD.vhd" "cont" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/LCD/LCD.vhd" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607892023108 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FSM_LCD:fsm\|\\nx_proc:flag " "Latch FSM_LCD:fsm\|\\nx_proc:flag has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA entradas\[0\] " "Ports D and ENA on the latch are fed by the same signal entradas\[0\]" {  } { { "LCD.vhd" "" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/LCD/LCD.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1607892023680 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1607892023680 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "rw GND " "Pin \"rw\" is stuck at GND" {  } { { "LCD.vhd" "" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/LCD/LCD.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607892023724 "|LCD|rw"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1607892023724 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1607892023824 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1607892024416 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607892024416 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "204 " "Implemented 204 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1607892024456 ""} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Implemented 11 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1607892024456 ""} { "Info" "ICUT_CUT_TM_LCELLS" "186 " "Implemented 186 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1607892024456 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1607892024456 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 12 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "944 " "Peak virtual memory: 944 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1607892024462 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 13 17:40:24 2020 " "Processing ended: Sun Dec 13 17:40:24 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1607892024462 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1607892024462 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1607892024462 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1607892024462 ""}
