Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Sat Apr 15 22:48:12 2023
| Host         : Deez running 64-bit Ubuntu 22.04.2 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file simple_tx2_timing_summary_routed.rpt -pb simple_tx2_timing_summary_routed.pb -rpx simple_tx2_timing_summary_routed.rpx -warn_on_violation
| Design       : simple_tx2
| Device       : 7a100t-csg324
| Speed File   : -3  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  3           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (2)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (2)
-------------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.922        0.000                      0                   72        0.141        0.000                      0                   72        4.500        0.000                       0                    39  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.922        0.000                      0                   72        0.141        0.000                      0                   72        4.500        0.000                       0                    39  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.922ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.141ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.922ns  (required time - arrival time)
  Source:                 tx/tx_sample_cntr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx/tx_shifter_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.696ns  (logic 0.648ns (24.037%)  route 2.048ns (75.963%))
  Logic Levels:           3  (LUT3=1 LUT4=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.924ns = ( 13.924 - 10.000 ) 
    Source Clock Delay      (SCD):    4.182ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.251     4.182    tx/clk_IBUF_BUFG
    SLICE_X36Y87         FDRE                                         r  tx/tx_sample_cntr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y87         FDRE (Prop_fdre_C_Q)         0.341     4.523 f  tx/tx_sample_cntr_reg[7]/Q
                         net (fo=2, routed)           0.503     5.025    tx/tx_sample_cntr_reg[7]
    SLICE_X37Y87         LUT4 (Prop_lut4_I0_O)        0.097     5.122 r  tx/tx_shifter[9]_i_6/O
                         net (fo=1, routed)           0.589     5.712    tx/tx_shifter[9]_i_6_n_0
    SLICE_X37Y88         LUT4 (Prop_lut4_I2_O)        0.097     5.809 r  tx/tx_shifter[9]_i_3/O
                         net (fo=4, routed)           0.594     6.403    tx/tx_do_sample__14
    SLICE_X38Y88         LUT3 (Prop_lut3_I2_O)        0.113     6.516 r  tx/tx_shifter[9]_i_2/O
                         net (fo=10, routed)          0.362     6.877    tx/tx_shifter[9]_i_2_n_0
    SLICE_X39Y88         FDRE                                         r  tx/tx_shifter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.146    13.924    tx/clk_IBUF_BUFG
    SLICE_X39Y88         FDRE                                         r  tx/tx_shifter_reg[2]/C
                         clock pessimism              0.214    14.138    
                         clock uncertainty           -0.035    14.102    
    SLICE_X39Y88         FDRE (Setup_fdre_C_CE)      -0.303    13.799    tx/tx_shifter_reg[2]
  -------------------------------------------------------------------
                         required time                         13.799    
                         arrival time                          -6.877    
  -------------------------------------------------------------------
                         slack                                  6.922    

Slack (MET) :             6.922ns  (required time - arrival time)
  Source:                 tx/tx_sample_cntr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx/tx_shifter_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.696ns  (logic 0.648ns (24.037%)  route 2.048ns (75.963%))
  Logic Levels:           3  (LUT3=1 LUT4=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.924ns = ( 13.924 - 10.000 ) 
    Source Clock Delay      (SCD):    4.182ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.251     4.182    tx/clk_IBUF_BUFG
    SLICE_X36Y87         FDRE                                         r  tx/tx_sample_cntr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y87         FDRE (Prop_fdre_C_Q)         0.341     4.523 f  tx/tx_sample_cntr_reg[7]/Q
                         net (fo=2, routed)           0.503     5.025    tx/tx_sample_cntr_reg[7]
    SLICE_X37Y87         LUT4 (Prop_lut4_I0_O)        0.097     5.122 r  tx/tx_shifter[9]_i_6/O
                         net (fo=1, routed)           0.589     5.712    tx/tx_shifter[9]_i_6_n_0
    SLICE_X37Y88         LUT4 (Prop_lut4_I2_O)        0.097     5.809 r  tx/tx_shifter[9]_i_3/O
                         net (fo=4, routed)           0.594     6.403    tx/tx_do_sample__14
    SLICE_X38Y88         LUT3 (Prop_lut3_I2_O)        0.113     6.516 r  tx/tx_shifter[9]_i_2/O
                         net (fo=10, routed)          0.362     6.877    tx/tx_shifter[9]_i_2_n_0
    SLICE_X39Y88         FDRE                                         r  tx/tx_shifter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.146    13.924    tx/clk_IBUF_BUFG
    SLICE_X39Y88         FDRE                                         r  tx/tx_shifter_reg[3]/C
                         clock pessimism              0.214    14.138    
                         clock uncertainty           -0.035    14.102    
    SLICE_X39Y88         FDRE (Setup_fdre_C_CE)      -0.303    13.799    tx/tx_shifter_reg[3]
  -------------------------------------------------------------------
                         required time                         13.799    
                         arrival time                          -6.877    
  -------------------------------------------------------------------
                         slack                                  6.922    

Slack (MET) :             6.922ns  (required time - arrival time)
  Source:                 tx/tx_sample_cntr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx/tx_shifter_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.696ns  (logic 0.648ns (24.037%)  route 2.048ns (75.963%))
  Logic Levels:           3  (LUT3=1 LUT4=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.924ns = ( 13.924 - 10.000 ) 
    Source Clock Delay      (SCD):    4.182ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.251     4.182    tx/clk_IBUF_BUFG
    SLICE_X36Y87         FDRE                                         r  tx/tx_sample_cntr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y87         FDRE (Prop_fdre_C_Q)         0.341     4.523 f  tx/tx_sample_cntr_reg[7]/Q
                         net (fo=2, routed)           0.503     5.025    tx/tx_sample_cntr_reg[7]
    SLICE_X37Y87         LUT4 (Prop_lut4_I0_O)        0.097     5.122 r  tx/tx_shifter[9]_i_6/O
                         net (fo=1, routed)           0.589     5.712    tx/tx_shifter[9]_i_6_n_0
    SLICE_X37Y88         LUT4 (Prop_lut4_I2_O)        0.097     5.809 r  tx/tx_shifter[9]_i_3/O
                         net (fo=4, routed)           0.594     6.403    tx/tx_do_sample__14
    SLICE_X38Y88         LUT3 (Prop_lut3_I2_O)        0.113     6.516 r  tx/tx_shifter[9]_i_2/O
                         net (fo=10, routed)          0.362     6.877    tx/tx_shifter[9]_i_2_n_0
    SLICE_X39Y88         FDRE                                         r  tx/tx_shifter_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.146    13.924    tx/clk_IBUF_BUFG
    SLICE_X39Y88         FDRE                                         r  tx/tx_shifter_reg[4]/C
                         clock pessimism              0.214    14.138    
                         clock uncertainty           -0.035    14.102    
    SLICE_X39Y88         FDRE (Setup_fdre_C_CE)      -0.303    13.799    tx/tx_shifter_reg[4]
  -------------------------------------------------------------------
                         required time                         13.799    
                         arrival time                          -6.877    
  -------------------------------------------------------------------
                         slack                                  6.922    

Slack (MET) :             6.922ns  (required time - arrival time)
  Source:                 tx/tx_sample_cntr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx/tx_shifter_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.696ns  (logic 0.648ns (24.037%)  route 2.048ns (75.963%))
  Logic Levels:           3  (LUT3=1 LUT4=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.924ns = ( 13.924 - 10.000 ) 
    Source Clock Delay      (SCD):    4.182ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.251     4.182    tx/clk_IBUF_BUFG
    SLICE_X36Y87         FDRE                                         r  tx/tx_sample_cntr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y87         FDRE (Prop_fdre_C_Q)         0.341     4.523 f  tx/tx_sample_cntr_reg[7]/Q
                         net (fo=2, routed)           0.503     5.025    tx/tx_sample_cntr_reg[7]
    SLICE_X37Y87         LUT4 (Prop_lut4_I0_O)        0.097     5.122 r  tx/tx_shifter[9]_i_6/O
                         net (fo=1, routed)           0.589     5.712    tx/tx_shifter[9]_i_6_n_0
    SLICE_X37Y88         LUT4 (Prop_lut4_I2_O)        0.097     5.809 r  tx/tx_shifter[9]_i_3/O
                         net (fo=4, routed)           0.594     6.403    tx/tx_do_sample__14
    SLICE_X38Y88         LUT3 (Prop_lut3_I2_O)        0.113     6.516 r  tx/tx_shifter[9]_i_2/O
                         net (fo=10, routed)          0.362     6.877    tx/tx_shifter[9]_i_2_n_0
    SLICE_X39Y88         FDRE                                         r  tx/tx_shifter_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.146    13.924    tx/clk_IBUF_BUFG
    SLICE_X39Y88         FDRE                                         r  tx/tx_shifter_reg[5]/C
                         clock pessimism              0.214    14.138    
                         clock uncertainty           -0.035    14.102    
    SLICE_X39Y88         FDRE (Setup_fdre_C_CE)      -0.303    13.799    tx/tx_shifter_reg[5]
  -------------------------------------------------------------------
                         required time                         13.799    
                         arrival time                          -6.877    
  -------------------------------------------------------------------
                         slack                                  6.922    

Slack (MET) :             6.922ns  (required time - arrival time)
  Source:                 tx/tx_sample_cntr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx/tx_shifter_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.696ns  (logic 0.648ns (24.037%)  route 2.048ns (75.963%))
  Logic Levels:           3  (LUT3=1 LUT4=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.924ns = ( 13.924 - 10.000 ) 
    Source Clock Delay      (SCD):    4.182ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.251     4.182    tx/clk_IBUF_BUFG
    SLICE_X36Y87         FDRE                                         r  tx/tx_sample_cntr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y87         FDRE (Prop_fdre_C_Q)         0.341     4.523 f  tx/tx_sample_cntr_reg[7]/Q
                         net (fo=2, routed)           0.503     5.025    tx/tx_sample_cntr_reg[7]
    SLICE_X37Y87         LUT4 (Prop_lut4_I0_O)        0.097     5.122 r  tx/tx_shifter[9]_i_6/O
                         net (fo=1, routed)           0.589     5.712    tx/tx_shifter[9]_i_6_n_0
    SLICE_X37Y88         LUT4 (Prop_lut4_I2_O)        0.097     5.809 r  tx/tx_shifter[9]_i_3/O
                         net (fo=4, routed)           0.594     6.403    tx/tx_do_sample__14
    SLICE_X38Y88         LUT3 (Prop_lut3_I2_O)        0.113     6.516 r  tx/tx_shifter[9]_i_2/O
                         net (fo=10, routed)          0.362     6.877    tx/tx_shifter[9]_i_2_n_0
    SLICE_X39Y88         FDRE                                         r  tx/tx_shifter_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.146    13.924    tx/clk_IBUF_BUFG
    SLICE_X39Y88         FDRE                                         r  tx/tx_shifter_reg[6]/C
                         clock pessimism              0.214    14.138    
                         clock uncertainty           -0.035    14.102    
    SLICE_X39Y88         FDRE (Setup_fdre_C_CE)      -0.303    13.799    tx/tx_shifter_reg[6]
  -------------------------------------------------------------------
                         required time                         13.799    
                         arrival time                          -6.877    
  -------------------------------------------------------------------
                         slack                                  6.922    

Slack (MET) :             6.922ns  (required time - arrival time)
  Source:                 tx/tx_sample_cntr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx/tx_shifter_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.696ns  (logic 0.648ns (24.037%)  route 2.048ns (75.963%))
  Logic Levels:           3  (LUT3=1 LUT4=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.924ns = ( 13.924 - 10.000 ) 
    Source Clock Delay      (SCD):    4.182ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.251     4.182    tx/clk_IBUF_BUFG
    SLICE_X36Y87         FDRE                                         r  tx/tx_sample_cntr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y87         FDRE (Prop_fdre_C_Q)         0.341     4.523 f  tx/tx_sample_cntr_reg[7]/Q
                         net (fo=2, routed)           0.503     5.025    tx/tx_sample_cntr_reg[7]
    SLICE_X37Y87         LUT4 (Prop_lut4_I0_O)        0.097     5.122 r  tx/tx_shifter[9]_i_6/O
                         net (fo=1, routed)           0.589     5.712    tx/tx_shifter[9]_i_6_n_0
    SLICE_X37Y88         LUT4 (Prop_lut4_I2_O)        0.097     5.809 r  tx/tx_shifter[9]_i_3/O
                         net (fo=4, routed)           0.594     6.403    tx/tx_do_sample__14
    SLICE_X38Y88         LUT3 (Prop_lut3_I2_O)        0.113     6.516 r  tx/tx_shifter[9]_i_2/O
                         net (fo=10, routed)          0.362     6.877    tx/tx_shifter[9]_i_2_n_0
    SLICE_X39Y88         FDRE                                         r  tx/tx_shifter_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.146    13.924    tx/clk_IBUF_BUFG
    SLICE_X39Y88         FDRE                                         r  tx/tx_shifter_reg[7]/C
                         clock pessimism              0.214    14.138    
                         clock uncertainty           -0.035    14.102    
    SLICE_X39Y88         FDRE (Setup_fdre_C_CE)      -0.303    13.799    tx/tx_shifter_reg[7]
  -------------------------------------------------------------------
                         required time                         13.799    
                         arrival time                          -6.877    
  -------------------------------------------------------------------
                         slack                                  6.922    

Slack (MET) :             6.922ns  (required time - arrival time)
  Source:                 tx/tx_sample_cntr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx/tx_shifter_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.696ns  (logic 0.648ns (24.037%)  route 2.048ns (75.963%))
  Logic Levels:           3  (LUT3=1 LUT4=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.924ns = ( 13.924 - 10.000 ) 
    Source Clock Delay      (SCD):    4.182ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.251     4.182    tx/clk_IBUF_BUFG
    SLICE_X36Y87         FDRE                                         r  tx/tx_sample_cntr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y87         FDRE (Prop_fdre_C_Q)         0.341     4.523 f  tx/tx_sample_cntr_reg[7]/Q
                         net (fo=2, routed)           0.503     5.025    tx/tx_sample_cntr_reg[7]
    SLICE_X37Y87         LUT4 (Prop_lut4_I0_O)        0.097     5.122 r  tx/tx_shifter[9]_i_6/O
                         net (fo=1, routed)           0.589     5.712    tx/tx_shifter[9]_i_6_n_0
    SLICE_X37Y88         LUT4 (Prop_lut4_I2_O)        0.097     5.809 r  tx/tx_shifter[9]_i_3/O
                         net (fo=4, routed)           0.594     6.403    tx/tx_do_sample__14
    SLICE_X38Y88         LUT3 (Prop_lut3_I2_O)        0.113     6.516 r  tx/tx_shifter[9]_i_2/O
                         net (fo=10, routed)          0.362     6.877    tx/tx_shifter[9]_i_2_n_0
    SLICE_X39Y88         FDRE                                         r  tx/tx_shifter_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.146    13.924    tx/clk_IBUF_BUFG
    SLICE_X39Y88         FDRE                                         r  tx/tx_shifter_reg[8]/C
                         clock pessimism              0.214    14.138    
                         clock uncertainty           -0.035    14.102    
    SLICE_X39Y88         FDRE (Setup_fdre_C_CE)      -0.303    13.799    tx/tx_shifter_reg[8]
  -------------------------------------------------------------------
                         required time                         13.799    
                         arrival time                          -6.877    
  -------------------------------------------------------------------
                         slack                                  6.922    

Slack (MET) :             7.072ns  (required time - arrival time)
  Source:                 tx/tx_sample_cntr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx/tx_shifter_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.576ns  (logic 0.648ns (25.152%)  route 1.928ns (74.848%))
  Logic Levels:           3  (LUT3=1 LUT4=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.924ns = ( 13.924 - 10.000 ) 
    Source Clock Delay      (SCD):    4.182ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.251     4.182    tx/clk_IBUF_BUFG
    SLICE_X36Y87         FDRE                                         r  tx/tx_sample_cntr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y87         FDRE (Prop_fdre_C_Q)         0.341     4.523 f  tx/tx_sample_cntr_reg[7]/Q
                         net (fo=2, routed)           0.503     5.025    tx/tx_sample_cntr_reg[7]
    SLICE_X37Y87         LUT4 (Prop_lut4_I0_O)        0.097     5.122 r  tx/tx_shifter[9]_i_6/O
                         net (fo=1, routed)           0.589     5.712    tx/tx_shifter[9]_i_6_n_0
    SLICE_X37Y88         LUT4 (Prop_lut4_I2_O)        0.097     5.809 r  tx/tx_shifter[9]_i_3/O
                         net (fo=4, routed)           0.594     6.403    tx/tx_do_sample__14
    SLICE_X38Y88         LUT3 (Prop_lut3_I2_O)        0.113     6.516 r  tx/tx_shifter[9]_i_2/O
                         net (fo=10, routed)          0.242     6.758    tx/tx_shifter[9]_i_2_n_0
    SLICE_X38Y88         FDRE                                         r  tx/tx_shifter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.146    13.924    tx/clk_IBUF_BUFG
    SLICE_X38Y88         FDRE                                         r  tx/tx_shifter_reg[0]/C
                         clock pessimism              0.214    14.138    
                         clock uncertainty           -0.035    14.102    
    SLICE_X38Y88         FDRE (Setup_fdre_C_CE)      -0.272    13.830    tx/tx_shifter_reg[0]
  -------------------------------------------------------------------
                         required time                         13.830    
                         arrival time                          -6.758    
  -------------------------------------------------------------------
                         slack                                  7.072    

Slack (MET) :             7.072ns  (required time - arrival time)
  Source:                 tx/tx_sample_cntr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx/tx_shifter_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.576ns  (logic 0.648ns (25.152%)  route 1.928ns (74.848%))
  Logic Levels:           3  (LUT3=1 LUT4=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.924ns = ( 13.924 - 10.000 ) 
    Source Clock Delay      (SCD):    4.182ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.251     4.182    tx/clk_IBUF_BUFG
    SLICE_X36Y87         FDRE                                         r  tx/tx_sample_cntr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y87         FDRE (Prop_fdre_C_Q)         0.341     4.523 f  tx/tx_sample_cntr_reg[7]/Q
                         net (fo=2, routed)           0.503     5.025    tx/tx_sample_cntr_reg[7]
    SLICE_X37Y87         LUT4 (Prop_lut4_I0_O)        0.097     5.122 r  tx/tx_shifter[9]_i_6/O
                         net (fo=1, routed)           0.589     5.712    tx/tx_shifter[9]_i_6_n_0
    SLICE_X37Y88         LUT4 (Prop_lut4_I2_O)        0.097     5.809 r  tx/tx_shifter[9]_i_3/O
                         net (fo=4, routed)           0.594     6.403    tx/tx_do_sample__14
    SLICE_X38Y88         LUT3 (Prop_lut3_I2_O)        0.113     6.516 r  tx/tx_shifter[9]_i_2/O
                         net (fo=10, routed)          0.242     6.758    tx/tx_shifter[9]_i_2_n_0
    SLICE_X38Y88         FDRE                                         r  tx/tx_shifter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.146    13.924    tx/clk_IBUF_BUFG
    SLICE_X38Y88         FDRE                                         r  tx/tx_shifter_reg[1]/C
                         clock pessimism              0.214    14.138    
                         clock uncertainty           -0.035    14.102    
    SLICE_X38Y88         FDRE (Setup_fdre_C_CE)      -0.272    13.830    tx/tx_shifter_reg[1]
  -------------------------------------------------------------------
                         required time                         13.830    
                         arrival time                          -6.758    
  -------------------------------------------------------------------
                         slack                                  7.072    

Slack (MET) :             7.072ns  (required time - arrival time)
  Source:                 tx/tx_sample_cntr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx/tx_shifter_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.576ns  (logic 0.648ns (25.152%)  route 1.928ns (74.848%))
  Logic Levels:           3  (LUT3=1 LUT4=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.924ns = ( 13.924 - 10.000 ) 
    Source Clock Delay      (SCD):    4.182ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.251     4.182    tx/clk_IBUF_BUFG
    SLICE_X36Y87         FDRE                                         r  tx/tx_sample_cntr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y87         FDRE (Prop_fdre_C_Q)         0.341     4.523 f  tx/tx_sample_cntr_reg[7]/Q
                         net (fo=2, routed)           0.503     5.025    tx/tx_sample_cntr_reg[7]
    SLICE_X37Y87         LUT4 (Prop_lut4_I0_O)        0.097     5.122 r  tx/tx_shifter[9]_i_6/O
                         net (fo=1, routed)           0.589     5.712    tx/tx_shifter[9]_i_6_n_0
    SLICE_X37Y88         LUT4 (Prop_lut4_I2_O)        0.097     5.809 r  tx/tx_shifter[9]_i_3/O
                         net (fo=4, routed)           0.594     6.403    tx/tx_do_sample__14
    SLICE_X38Y88         LUT3 (Prop_lut3_I2_O)        0.113     6.516 r  tx/tx_shifter[9]_i_2/O
                         net (fo=10, routed)          0.242     6.758    tx/tx_shifter[9]_i_2_n_0
    SLICE_X38Y88         FDRE                                         r  tx/tx_shifter_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.146    13.924    tx/clk_IBUF_BUFG
    SLICE_X38Y88         FDRE                                         r  tx/tx_shifter_reg[9]/C
                         clock pessimism              0.214    14.138    
                         clock uncertainty           -0.035    14.102    
    SLICE_X38Y88         FDRE (Setup_fdre_C_CE)      -0.272    13.830    tx/tx_shifter_reg[9]
  -------------------------------------------------------------------
                         required time                         13.830    
                         arrival time                          -6.758    
  -------------------------------------------------------------------
                         slack                                  7.072    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 tx/tx_shifter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx/tx_shifter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.189ns (66.313%)  route 0.096ns (33.687%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.566     1.485    tx/clk_IBUF_BUFG
    SLICE_X39Y88         FDRE                                         r  tx/tx_shifter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y88         FDRE (Prop_fdre_C_Q)         0.141     1.626 r  tx/tx_shifter_reg[2]/Q
                         net (fo=2, routed)           0.096     1.722    tx/tx_shifter[2]
    SLICE_X38Y88         LUT3 (Prop_lut3_I0_O)        0.048     1.770 r  tx/tx_shifter[1]_i_1/O
                         net (fo=1, routed)           0.000     1.770    tx/tx_shifter[1]_i_1_n_0
    SLICE_X38Y88         FDRE                                         r  tx/tx_shifter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.838     2.003    tx/clk_IBUF_BUFG
    SLICE_X38Y88         FDRE                                         r  tx/tx_shifter_reg[1]/C
                         clock pessimism             -0.504     1.498    
    SLICE_X38Y88         FDRE (Hold_fdre_C_D)         0.131     1.629    tx/tx_shifter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.770    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 tx/tx_shifter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx/tx_shifter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.209ns (77.060%)  route 0.062ns (22.940%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.566     1.485    tx/clk_IBUF_BUFG
    SLICE_X38Y88         FDRE                                         r  tx/tx_shifter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y88         FDRE (Prop_fdre_C_Q)         0.164     1.649 r  tx/tx_shifter_reg[9]/Q
                         net (fo=2, routed)           0.062     1.712    tx/tx_shifter[9]
    SLICE_X39Y88         LUT3 (Prop_lut3_I0_O)        0.045     1.757 r  tx/tx_shifter[8]_i_1/O
                         net (fo=1, routed)           0.000     1.757    tx/tx_shifter[8]_i_1_n_0
    SLICE_X39Y88         FDRE                                         r  tx/tx_shifter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.838     2.003    tx/clk_IBUF_BUFG
    SLICE_X39Y88         FDRE                                         r  tx/tx_shifter_reg[8]/C
                         clock pessimism             -0.504     1.498    
    SLICE_X39Y88         FDRE (Hold_fdre_C_D)         0.092     1.590    tx/tx_shifter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.757    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 data_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.209ns (58.656%)  route 0.147ns (41.344%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.565     1.484    clk_IBUF_BUFG
    SLICE_X38Y87         FDSE                                         r  data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y87         FDSE (Prop_fdse_C_Q)         0.164     1.648 r  data_reg[5]/Q
                         net (fo=3, routed)           0.147     1.796    data_reg[5]
    SLICE_X38Y87         LUT6 (Prop_lut6_I5_O)        0.045     1.841 r  data[5]_i_1/O
                         net (fo=1, routed)           0.000     1.841    p_0_in[5]
    SLICE_X38Y87         FDSE                                         r  data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.836     2.001    clk_IBUF_BUFG
    SLICE_X38Y87         FDSE                                         r  data_reg[5]/C
                         clock pessimism             -0.516     1.484    
    SLICE_X38Y87         FDSE (Hold_fdse_C_D)         0.121     1.605    data_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 data_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.183ns (52.403%)  route 0.166ns (47.597%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.565     1.484    clk_IBUF_BUFG
    SLICE_X39Y87         FDSE                                         r  data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y87         FDSE (Prop_fdse_C_Q)         0.141     1.625 r  data_reg[6]/Q
                         net (fo=3, routed)           0.166     1.792    data_reg[6]
    SLICE_X39Y87         LUT3 (Prop_lut3_I1_O)        0.042     1.834 r  data[7]_i_1/O
                         net (fo=1, routed)           0.000     1.834    p_0_in[7]
    SLICE_X39Y87         FDSE                                         r  data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.836     2.001    clk_IBUF_BUFG
    SLICE_X39Y87         FDSE                                         r  data_reg[7]/C
                         clock pessimism             -0.516     1.484    
    SLICE_X39Y87         FDSE (Hold_fdse_C_D)         0.107     1.591    data_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 transmit_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx/tx_busy_reg_inv/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.183ns (52.389%)  route 0.166ns (47.611%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.568     1.487    clk_IBUF_BUFG
    SLICE_X37Y88         FDRE                                         r  transmit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y88         FDRE (Prop_fdre_C_Q)         0.141     1.628 f  transmit_reg/Q
                         net (fo=2, routed)           0.166     1.795    tx/transmit
    SLICE_X37Y88         LUT5 (Prop_lut5_I0_O)        0.042     1.837 r  tx/tx_busy_inv_i_1/O
                         net (fo=1, routed)           0.000     1.837    tx/tx_busy_inv_i_1_n_0
    SLICE_X37Y88         FDRE                                         r  tx/tx_busy_reg_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.839     2.004    tx/clk_IBUF_BUFG
    SLICE_X37Y88         FDRE                                         r  tx/tx_busy_reg_inv/C
                         clock pessimism             -0.516     1.487    
    SLICE_X37Y88         FDRE (Hold_fdre_C_D)         0.107     1.594    tx/tx_busy_reg_inv
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 tx/tx_shifter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx/tx_shifter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.183ns (51.957%)  route 0.169ns (48.043%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.566     1.485    tx/clk_IBUF_BUFG
    SLICE_X39Y88         FDRE                                         r  tx/tx_shifter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y88         FDRE (Prop_fdre_C_Q)         0.141     1.626 r  tx/tx_shifter_reg[8]/Q
                         net (fo=2, routed)           0.169     1.796    tx/tx_shifter[8]
    SLICE_X39Y88         LUT3 (Prop_lut3_I0_O)        0.042     1.838 r  tx/tx_shifter[7]_i_1/O
                         net (fo=1, routed)           0.000     1.838    tx/tx_shifter[7]_i_1_n_0
    SLICE_X39Y88         FDRE                                         r  tx/tx_shifter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.838     2.003    tx/clk_IBUF_BUFG
    SLICE_X39Y88         FDRE                                         r  tx/tx_shifter_reg[7]/C
                         clock pessimism             -0.517     1.485    
    SLICE_X39Y88         FDRE (Hold_fdre_C_D)         0.107     1.592    tx/tx_shifter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 tx/tx_shifter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx/txd_reg/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.164ns (47.798%)  route 0.179ns (52.202%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.566     1.485    tx/clk_IBUF_BUFG
    SLICE_X38Y88         FDRE                                         r  tx/tx_shifter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y88         FDRE (Prop_fdre_C_Q)         0.164     1.649 r  tx/tx_shifter_reg[0]/Q
                         net (fo=1, routed)           0.179     1.828    tx/tx_shifter[0]
    SLICE_X40Y88         FDSE                                         r  tx/txd_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.838     2.003    tx/clk_IBUF_BUFG
    SLICE_X40Y88         FDSE                                         r  tx/txd_reg/C
                         clock pessimism             -0.501     1.501    
    SLICE_X40Y88         FDSE (Hold_fdse_C_D)         0.070     1.571    tx/txd_reg
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 data_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.207ns (53.047%)  route 0.183ns (46.953%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.565     1.484    clk_IBUF_BUFG
    SLICE_X38Y87         FDSE                                         r  data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y87         FDSE (Prop_fdse_C_Q)         0.164     1.648 r  data_reg[1]/Q
                         net (fo=7, routed)           0.183     1.832    data_reg[1]
    SLICE_X38Y87         LUT3 (Prop_lut3_I1_O)        0.043     1.875 r  data[2]_i_1/O
                         net (fo=1, routed)           0.000     1.875    p_0_in[2]
    SLICE_X38Y87         FDSE                                         r  data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.836     2.001    clk_IBUF_BUFG
    SLICE_X38Y87         FDSE                                         r  data_reg[2]/C
                         clock pessimism             -0.516     1.484    
    SLICE_X38Y87         FDSE (Hold_fdse_C_D)         0.131     1.615    data_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 data_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.207ns (53.047%)  route 0.183ns (46.953%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.565     1.484    clk_IBUF_BUFG
    SLICE_X38Y87         FDSE                                         r  data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y87         FDSE (Prop_fdse_C_Q)         0.164     1.648 r  data_reg[1]/Q
                         net (fo=7, routed)           0.183     1.832    data_reg[1]
    SLICE_X38Y87         LUT5 (Prop_lut5_I2_O)        0.043     1.875 r  data[4]_i_1/O
                         net (fo=1, routed)           0.000     1.875    p_0_in[4]
    SLICE_X38Y87         FDSE                                         r  data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.836     2.001    clk_IBUF_BUFG
    SLICE_X38Y87         FDSE                                         r  data_reg[4]/C
                         clock pessimism             -0.516     1.484    
    SLICE_X38Y87         FDSE (Hold_fdse_C_D)         0.131     1.615    data_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 data_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.186ns (52.809%)  route 0.166ns (47.191%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.565     1.484    clk_IBUF_BUFG
    SLICE_X39Y87         FDSE                                         r  data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y87         FDSE (Prop_fdse_C_Q)         0.141     1.625 r  data_reg[6]/Q
                         net (fo=3, routed)           0.166     1.792    data_reg[6]
    SLICE_X39Y87         LUT2 (Prop_lut2_I1_O)        0.045     1.837 r  data[6]_i_1/O
                         net (fo=1, routed)           0.000     1.837    p_0_in[6]
    SLICE_X39Y87         FDSE                                         r  data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.836     2.001    clk_IBUF_BUFG
    SLICE_X39Y87         FDSE                                         r  data_reg[6]/C
                         clock pessimism             -0.516     1.484    
    SLICE_X39Y87         FDSE (Hold_fdse_C_D)         0.091     1.575    data_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.261    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            1.592         10.000      8.408      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X38Y87    data_reg[0]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X38Y87    data_reg[1]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X38Y87    data_reg[2]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X38Y87    data_reg[3]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X38Y87    data_reg[4]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X38Y87    data_reg[5]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X39Y87    data_reg[6]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X39Y87    data_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y57     l_reg/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X38Y87    data_reg[0]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X38Y87    data_reg[0]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X38Y87    data_reg[1]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X38Y87    data_reg[1]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X38Y87    data_reg[2]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X38Y87    data_reg[2]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X38Y87    data_reg[3]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X38Y87    data_reg[3]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X38Y87    data_reg[4]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X38Y87    data_reg[4]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X38Y87    data_reg[0]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X38Y87    data_reg[0]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X38Y87    data_reg[1]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X38Y87    data_reg[1]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X38Y87    data_reg[2]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X38Y87    data_reg[2]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X38Y87    data_reg[3]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X38Y87    data_reg[3]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X38Y87    data_reg[4]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X38Y87    data_reg[4]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW[5]
                            (input port)
  Destination:            LED[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.569ns  (logic 4.520ns (68.799%)  route 2.050ns (31.201%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  SW[5] (IN)
                         net (fo=0)                   0.000     0.000    SW[5]
    T18                  IBUF (Prop_ibuf_I_O)         1.345     1.345 r  SW_IBUF[5]_inst/O
                         net (fo=1, routed)           2.050     3.395    LED_OBUF[5]
    V17                  OBUF (Prop_obuf_I_O)         3.174     6.569 r  LED_OBUF[5]_inst/O
                         net (fo=0)                   0.000     6.569    LED[5]
    V17                                                               r  LED[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[7]
                            (input port)
  Destination:            LED[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.569ns  (logic 4.534ns (69.020%)  route 2.035ns (30.980%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 r  SW[7] (IN)
                         net (fo=0)                   0.000     0.000    SW[7]
    R13                  IBUF (Prop_ibuf_I_O)         1.356     1.356 r  SW_IBUF[7]_inst/O
                         net (fo=1, routed)           2.035     3.391    LED_OBUF[7]
    U16                  OBUF (Prop_obuf_I_O)         3.178     6.569 r  LED_OBUF[7]_inst/O
                         net (fo=0)                   0.000     6.569    LED[7]
    U16                                                               r  LED[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[2]
                            (input port)
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.441ns  (logic 4.508ns (69.993%)  route 1.933ns (30.007%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  SW[2] (IN)
                         net (fo=0)                   0.000     0.000    SW[2]
    M13                  IBUF (Prop_ibuf_I_O)         1.333     1.333 r  SW_IBUF[2]_inst/O
                         net (fo=1, routed)           1.933     3.266    LED_OBUF[2]
    J13                  OBUF (Prop_obuf_I_O)         3.175     6.441 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.441    LED[2]
    J13                                                               r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.134ns  (logic 4.468ns (72.842%)  route 1.666ns (27.158%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.326     1.326 r  SW_IBUF[0]_inst/O
                         net (fo=1, routed)           1.666     2.992    LED_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         3.143     6.134 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.134    LED[0]
    H17                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[1]
                            (input port)
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.108ns  (logic 4.485ns (73.437%)  route 1.622ns (26.563%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  SW[1] (IN)
                         net (fo=0)                   0.000     0.000    SW[1]
    L16                  IBUF (Prop_ibuf_I_O)         1.328     1.328 r  SW_IBUF[1]_inst/O
                         net (fo=1, routed)           1.622     2.950    LED_OBUF[1]
    K15                  OBUF (Prop_obuf_I_O)         3.158     6.108 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.108    LED[1]
    K15                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[3]
                            (input port)
  Destination:            LED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.089ns  (logic 4.498ns (73.869%)  route 1.591ns (26.131%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  SW[3] (IN)
                         net (fo=0)                   0.000     0.000    SW[3]
    R15                  IBUF (Prop_ibuf_I_O)         1.325     1.325 r  SW_IBUF[3]_inst/O
                         net (fo=1, routed)           1.591     2.916    LED_OBUF[3]
    N14                  OBUF (Prop_obuf_I_O)         3.173     6.089 r  LED_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.089    LED[3]
    N14                                                               r  LED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[4]
                            (input port)
  Destination:            LED[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.080ns  (logic 4.515ns (74.257%)  route 1.565ns (25.743%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  SW[4] (IN)
                         net (fo=0)                   0.000     0.000    SW[4]
    R17                  IBUF (Prop_ibuf_I_O)         1.341     1.341 r  SW_IBUF[4]_inst/O
                         net (fo=1, routed)           1.565     2.906    LED_OBUF[4]
    R18                  OBUF (Prop_obuf_I_O)         3.174     6.080 r  LED_OBUF[4]_inst/O
                         net (fo=0)                   0.000     6.080    LED[4]
    R18                                                               r  LED[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[6]
                            (input port)
  Destination:            LED[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.882ns  (logic 4.520ns (76.839%)  route 1.362ns (23.161%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  SW[6] (IN)
                         net (fo=0)                   0.000     0.000    SW[6]
    U18                  IBUF (Prop_ibuf_I_O)         1.342     1.342 r  SW_IBUF[6]_inst/O
                         net (fo=1, routed)           1.362     2.705    LED_OBUF[6]
    U17                  OBUF (Prop_obuf_I_O)         3.177     5.882 r  LED_OBUF[6]_inst/O
                         net (fo=0)                   0.000     5.882    LED[6]
    U17                                                               r  LED[6] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW[6]
                            (input port)
  Destination:            LED[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.875ns  (logic 1.517ns (80.942%)  route 0.357ns (19.058%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  SW[6] (IN)
                         net (fo=0)                   0.000     0.000    SW[6]
    U18                  IBUF (Prop_ibuf_I_O)         0.262     0.262 r  SW_IBUF[6]_inst/O
                         net (fo=1, routed)           0.357     0.619    LED_OBUF[6]
    U17                  OBUF (Prop_obuf_I_O)         1.256     1.875 r  LED_OBUF[6]_inst/O
                         net (fo=0)                   0.000     1.875    LED[6]
    U17                                                               r  LED[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[1]
                            (input port)
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.981ns  (logic 1.484ns (74.889%)  route 0.497ns (25.111%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  SW[1] (IN)
                         net (fo=0)                   0.000     0.000    SW[1]
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  SW_IBUF[1]_inst/O
                         net (fo=1, routed)           0.497     0.745    LED_OBUF[1]
    K15                  OBUF (Prop_obuf_I_O)         1.236     1.981 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.981    LED[1]
    K15                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[4]
                            (input port)
  Destination:            LED[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.984ns  (logic 1.513ns (76.249%)  route 0.471ns (23.751%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  SW[4] (IN)
                         net (fo=0)                   0.000     0.000    SW[4]
    R17                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  SW_IBUF[4]_inst/O
                         net (fo=1, routed)           0.471     0.731    LED_OBUF[4]
    R18                  OBUF (Prop_obuf_I_O)         1.252     1.984 r  LED_OBUF[4]_inst/O
                         net (fo=0)                   0.000     1.984    LED[4]
    R18                                                               r  LED[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.986ns  (logic 1.467ns (73.864%)  route 0.519ns (26.136%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  SW_IBUF[0]_inst/O
                         net (fo=1, routed)           0.519     0.764    LED_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         1.221     1.986 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.986    LED[0]
    H17                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[3]
                            (input port)
  Destination:            LED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.993ns  (logic 1.496ns (75.058%)  route 0.497ns (24.942%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  SW[3] (IN)
                         net (fo=0)                   0.000     0.000    SW[3]
    R15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  SW_IBUF[3]_inst/O
                         net (fo=1, routed)           0.497     0.742    LED_OBUF[3]
    N14                  OBUF (Prop_obuf_I_O)         1.251     1.993 r  LED_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.993    LED[3]
    N14                                                               r  LED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[2]
                            (input port)
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.160ns  (logic 1.506ns (69.733%)  route 0.654ns (30.267%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  SW[2] (IN)
                         net (fo=0)                   0.000     0.000    SW[2]
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  SW_IBUF[2]_inst/O
                         net (fo=1, routed)           0.654     0.907    LED_OBUF[2]
    J13                  OBUF (Prop_obuf_I_O)         1.253     2.160 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.160    LED[2]
    J13                                                               r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[7]
                            (input port)
  Destination:            LED[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.258ns  (logic 1.531ns (67.811%)  route 0.727ns (32.189%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 r  SW[7] (IN)
                         net (fo=0)                   0.000     0.000    SW[7]
    R13                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  SW_IBUF[7]_inst/O
                         net (fo=1, routed)           0.727     1.002    LED_OBUF[7]
    U16                  OBUF (Prop_obuf_I_O)         1.256     2.258 r  LED_OBUF[7]_inst/O
                         net (fo=0)                   0.000     2.258    LED[7]
    U16                                                               r  LED[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[5]
                            (input port)
  Destination:            LED[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.318ns  (logic 1.518ns (65.459%)  route 0.801ns (34.541%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  SW[5] (IN)
                         net (fo=0)                   0.000     0.000    SW[5]
    T18                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  SW_IBUF[5]_inst/O
                         net (fo=1, routed)           0.801     1.066    LED_OBUF[5]
    V17                  OBUF (Prop_obuf_I_O)         1.252     2.318 r  LED_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.318    LED[5]
    V17                                                               r  LED[5] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tx/txd_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_sig
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.830ns  (logic 3.519ns (51.518%)  route 3.311ns (48.482%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.250     4.181    tx/clk_IBUF_BUFG
    SLICE_X40Y88         FDSE                                         r  tx/txd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y88         FDSE (Prop_fdse_C_Q)         0.341     4.522 r  tx/txd_reg/Q
                         net (fo=1, routed)           3.311     7.833    tx_sig_OBUF
    D4                   OBUF (Prop_obuf_I_O)         3.178    11.010 r  tx_sig_OBUF_inst/O
                         net (fo=0)                   0.000    11.010    tx_sig
    D4                                                                r  tx_sig (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 l_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rstn_led
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.628ns  (logic 3.532ns (76.326%)  route 1.096ns (23.674%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.322     4.253    clk_IBUF_BUFG
    SLICE_X0Y57          FDRE                                         r  l_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y57          FDRE (Prop_fdre_C_Q)         0.341     4.594 r  l_reg/Q
                         net (fo=1, routed)           1.096     5.689    rstn_led_OBUF
    V11                  OBUF (Prop_obuf_I_O)         3.191     8.880 r  rstn_led_OBUF_inst/O
                         net (fo=0)                   0.000     8.880    rstn_led
    V11                                                               r  rstn_led (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 l_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rstn_led
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.685ns  (logic 1.410ns (83.702%)  route 0.275ns (16.298%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.603     1.522    clk_IBUF_BUFG
    SLICE_X0Y57          FDRE                                         r  l_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y57          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  l_reg/Q
                         net (fo=1, routed)           0.275     1.938    rstn_led_OBUF
    V11                  OBUF (Prop_obuf_I_O)         1.269     3.207 r  rstn_led_OBUF_inst/O
                         net (fo=0)                   0.000     3.207    rstn_led
    V11                                                               r  rstn_led (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tx/txd_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_sig
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.005ns  (logic 1.397ns (46.484%)  route 1.608ns (53.516%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.566     1.485    tx/clk_IBUF_BUFG
    SLICE_X40Y88         FDSE                                         r  tx/txd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y88         FDSE (Prop_fdse_C_Q)         0.141     1.626 r  tx/txd_reg/Q
                         net (fo=1, routed)           1.608     3.235    tx_sig_OBUF
    D4                   OBUF (Prop_obuf_I_O)         1.256     4.491 r  tx_sig_OBUF_inst/O
                         net (fo=0)                   0.000     4.491    tx_sig
    D4                                                                r  tx_sig (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            38 Endpoints
Min Delay            38 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            data_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.547ns  (logic 1.473ns (32.400%)  route 3.074ns (67.600%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        3.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    V10                  IBUF (Prop_ibuf_I_O)         1.372     1.372 f  rstn_IBUF_inst/O
                         net (fo=5, routed)           2.481     3.853    tx/rstn_IBUF
    SLICE_X37Y88         LUT1 (Prop_lut1_I0_O)        0.101     3.954 r  tx/tx_shifter[9]_i_1/O
                         net (fo=19, routed)          0.593     4.547    tx_n_1
    SLICE_X38Y87         FDSE                                         r  data_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263     1.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443     2.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.146     3.924    clk_IBUF_BUFG
    SLICE_X38Y87         FDSE                                         r  data_reg[0]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            data_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.547ns  (logic 1.473ns (32.400%)  route 3.074ns (67.600%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        3.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    V10                  IBUF (Prop_ibuf_I_O)         1.372     1.372 f  rstn_IBUF_inst/O
                         net (fo=5, routed)           2.481     3.853    tx/rstn_IBUF
    SLICE_X37Y88         LUT1 (Prop_lut1_I0_O)        0.101     3.954 r  tx/tx_shifter[9]_i_1/O
                         net (fo=19, routed)          0.593     4.547    tx_n_1
    SLICE_X38Y87         FDSE                                         r  data_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263     1.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443     2.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.146     3.924    clk_IBUF_BUFG
    SLICE_X38Y87         FDSE                                         r  data_reg[1]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            data_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.547ns  (logic 1.473ns (32.400%)  route 3.074ns (67.600%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        3.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    V10                  IBUF (Prop_ibuf_I_O)         1.372     1.372 f  rstn_IBUF_inst/O
                         net (fo=5, routed)           2.481     3.853    tx/rstn_IBUF
    SLICE_X37Y88         LUT1 (Prop_lut1_I0_O)        0.101     3.954 r  tx/tx_shifter[9]_i_1/O
                         net (fo=19, routed)          0.593     4.547    tx_n_1
    SLICE_X38Y87         FDSE                                         r  data_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263     1.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443     2.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.146     3.924    clk_IBUF_BUFG
    SLICE_X38Y87         FDSE                                         r  data_reg[2]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            data_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.547ns  (logic 1.473ns (32.400%)  route 3.074ns (67.600%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        3.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    V10                  IBUF (Prop_ibuf_I_O)         1.372     1.372 f  rstn_IBUF_inst/O
                         net (fo=5, routed)           2.481     3.853    tx/rstn_IBUF
    SLICE_X37Y88         LUT1 (Prop_lut1_I0_O)        0.101     3.954 r  tx/tx_shifter[9]_i_1/O
                         net (fo=19, routed)          0.593     4.547    tx_n_1
    SLICE_X38Y87         FDSE                                         r  data_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263     1.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443     2.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.146     3.924    clk_IBUF_BUFG
    SLICE_X38Y87         FDSE                                         r  data_reg[3]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            data_reg[4]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.547ns  (logic 1.473ns (32.400%)  route 3.074ns (67.600%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        3.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    V10                  IBUF (Prop_ibuf_I_O)         1.372     1.372 f  rstn_IBUF_inst/O
                         net (fo=5, routed)           2.481     3.853    tx/rstn_IBUF
    SLICE_X37Y88         LUT1 (Prop_lut1_I0_O)        0.101     3.954 r  tx/tx_shifter[9]_i_1/O
                         net (fo=19, routed)          0.593     4.547    tx_n_1
    SLICE_X38Y87         FDSE                                         r  data_reg[4]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263     1.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443     2.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.146     3.924    clk_IBUF_BUFG
    SLICE_X38Y87         FDSE                                         r  data_reg[4]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            data_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.547ns  (logic 1.473ns (32.400%)  route 3.074ns (67.600%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        3.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    V10                  IBUF (Prop_ibuf_I_O)         1.372     1.372 f  rstn_IBUF_inst/O
                         net (fo=5, routed)           2.481     3.853    tx/rstn_IBUF
    SLICE_X37Y88         LUT1 (Prop_lut1_I0_O)        0.101     3.954 r  tx/tx_shifter[9]_i_1/O
                         net (fo=19, routed)          0.593     4.547    tx_n_1
    SLICE_X38Y87         FDSE                                         r  data_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263     1.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443     2.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.146     3.924    clk_IBUF_BUFG
    SLICE_X38Y87         FDSE                                         r  data_reg[5]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            data_reg[6]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.547ns  (logic 1.473ns (32.400%)  route 3.074ns (67.600%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        3.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    V10                  IBUF (Prop_ibuf_I_O)         1.372     1.372 f  rstn_IBUF_inst/O
                         net (fo=5, routed)           2.481     3.853    tx/rstn_IBUF
    SLICE_X37Y88         LUT1 (Prop_lut1_I0_O)        0.101     3.954 r  tx/tx_shifter[9]_i_1/O
                         net (fo=19, routed)          0.593     4.547    tx_n_1
    SLICE_X39Y87         FDSE                                         r  data_reg[6]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263     1.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443     2.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.146     3.924    clk_IBUF_BUFG
    SLICE_X39Y87         FDSE                                         r  data_reg[6]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            data_reg[7]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.547ns  (logic 1.473ns (32.400%)  route 3.074ns (67.600%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        3.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    V10                  IBUF (Prop_ibuf_I_O)         1.372     1.372 f  rstn_IBUF_inst/O
                         net (fo=5, routed)           2.481     3.853    tx/rstn_IBUF
    SLICE_X37Y88         LUT1 (Prop_lut1_I0_O)        0.101     3.954 r  tx/tx_shifter[9]_i_1/O
                         net (fo=19, routed)          0.593     4.547    tx_n_1
    SLICE_X39Y87         FDSE                                         r  data_reg[7]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263     1.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443     2.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.146     3.924    clk_IBUF_BUFG
    SLICE_X39Y87         FDSE                                         r  data_reg[7]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            tx/tx_shifter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.452ns  (logic 1.473ns (33.092%)  route 2.979ns (66.908%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        3.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    V10                  IBUF (Prop_ibuf_I_O)         1.372     1.372 f  rstn_IBUF_inst/O
                         net (fo=5, routed)           2.481     3.853    tx/rstn_IBUF
    SLICE_X37Y88         LUT1 (Prop_lut1_I0_O)        0.101     3.954 r  tx/tx_shifter[9]_i_1/O
                         net (fo=19, routed)          0.497     4.452    tx/SS[0]
    SLICE_X38Y88         FDRE                                         r  tx/tx_shifter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263     1.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443     2.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.146     3.924    tx/clk_IBUF_BUFG
    SLICE_X38Y88         FDRE                                         r  tx/tx_shifter_reg[0]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            tx/tx_shifter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.452ns  (logic 1.473ns (33.092%)  route 2.979ns (66.908%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        3.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    V10                  IBUF (Prop_ibuf_I_O)         1.372     1.372 f  rstn_IBUF_inst/O
                         net (fo=5, routed)           2.481     3.853    tx/rstn_IBUF
    SLICE_X37Y88         LUT1 (Prop_lut1_I0_O)        0.101     3.954 r  tx/tx_shifter[9]_i_1/O
                         net (fo=19, routed)          0.497     4.452    tx/SS[0]
    SLICE_X38Y88         FDRE                                         r  tx/tx_shifter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263     1.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443     2.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.146     3.924    tx/clk_IBUF_BUFG
    SLICE_X38Y88         FDRE                                         r  tx/tx_shifter_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            l_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.644ns  (logic 0.292ns (45.294%)  route 0.352ns (54.706%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 r  rstn_IBUF_inst/O
                         net (fo=5, routed)           0.352     0.644    rstn_IBUF
    SLICE_X0Y57          FDRE                                         r  l_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.876     2.041    clk_IBUF_BUFG
    SLICE_X0Y57          FDRE                                         r  l_reg/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            tx/tx_busy_reg_inv/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.734ns  (logic 0.336ns (19.353%)  route 1.398ns (80.647%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 f  rstn_IBUF_inst/O
                         net (fo=5, routed)           1.398     1.690    tx/rstn_IBUF
    SLICE_X37Y88         LUT5 (Prop_lut5_I4_O)        0.044     1.734 r  tx/tx_busy_inv_i_1/O
                         net (fo=1, routed)           0.000     1.734    tx/tx_busy_inv_i_1_n_0
    SLICE_X37Y88         FDRE                                         r  tx/tx_busy_reg_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.839     2.004    tx/clk_IBUF_BUFG
    SLICE_X37Y88         FDRE                                         r  tx/tx_busy_reg_inv/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            transmit_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.735ns  (logic 0.337ns (19.400%)  route 1.398ns (80.600%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 r  rstn_IBUF_inst/O
                         net (fo=5, routed)           1.398     1.690    tx/rstn_IBUF
    SLICE_X37Y88         LUT2 (Prop_lut2_I1_O)        0.045     1.735 r  tx/transmit_i_1/O
                         net (fo=1, routed)           0.000     1.735    tx_n_3
    SLICE_X37Y88         FDRE                                         r  transmit_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.839     2.004    clk_IBUF_BUFG
    SLICE_X37Y88         FDRE                                         r  transmit_reg/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            tx/tx_sample_cntr_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.879ns  (logic 0.337ns (17.909%)  route 1.542ns (82.091%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.002ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 f  rstn_IBUF_inst/O
                         net (fo=5, routed)           1.397     1.689    tx/rstn_IBUF
    SLICE_X37Y88         LUT2 (Prop_lut2_I1_O)        0.045     1.734 r  tx/tx_sample_cntr[0]_i_1/O
                         net (fo=16, routed)          0.145     1.879    tx/tx_sample_cntr[0]_i_1_n_0
    SLICE_X36Y87         FDRE                                         r  tx/tx_sample_cntr_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.837     2.002    tx/clk_IBUF_BUFG
    SLICE_X36Y87         FDRE                                         r  tx/tx_sample_cntr_reg[4]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            tx/tx_sample_cntr_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.879ns  (logic 0.337ns (17.909%)  route 1.542ns (82.091%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.002ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 f  rstn_IBUF_inst/O
                         net (fo=5, routed)           1.397     1.689    tx/rstn_IBUF
    SLICE_X37Y88         LUT2 (Prop_lut2_I1_O)        0.045     1.734 r  tx/tx_sample_cntr[0]_i_1/O
                         net (fo=16, routed)          0.145     1.879    tx/tx_sample_cntr[0]_i_1_n_0
    SLICE_X36Y87         FDSE                                         r  tx/tx_sample_cntr_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.837     2.002    tx/clk_IBUF_BUFG
    SLICE_X36Y87         FDSE                                         r  tx/tx_sample_cntr_reg[5]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            tx/tx_sample_cntr_reg[6]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.879ns  (logic 0.337ns (17.909%)  route 1.542ns (82.091%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.002ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 f  rstn_IBUF_inst/O
                         net (fo=5, routed)           1.397     1.689    tx/rstn_IBUF
    SLICE_X37Y88         LUT2 (Prop_lut2_I1_O)        0.045     1.734 r  tx/tx_sample_cntr[0]_i_1/O
                         net (fo=16, routed)          0.145     1.879    tx/tx_sample_cntr[0]_i_1_n_0
    SLICE_X36Y87         FDSE                                         r  tx/tx_sample_cntr_reg[6]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.837     2.002    tx/clk_IBUF_BUFG
    SLICE_X36Y87         FDSE                                         r  tx/tx_sample_cntr_reg[6]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            tx/tx_sample_cntr_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.879ns  (logic 0.337ns (17.909%)  route 1.542ns (82.091%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.002ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 f  rstn_IBUF_inst/O
                         net (fo=5, routed)           1.397     1.689    tx/rstn_IBUF
    SLICE_X37Y88         LUT2 (Prop_lut2_I1_O)        0.045     1.734 r  tx/tx_sample_cntr[0]_i_1/O
                         net (fo=16, routed)          0.145     1.879    tx/tx_sample_cntr[0]_i_1_n_0
    SLICE_X36Y87         FDRE                                         r  tx/tx_sample_cntr_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.837     2.002    tx/clk_IBUF_BUFG
    SLICE_X36Y87         FDRE                                         r  tx/tx_sample_cntr_reg[7]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            tx/txd_reg/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.927ns  (logic 0.337ns (17.466%)  route 1.590ns (82.534%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.003ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 f  rstn_IBUF_inst/O
                         net (fo=5, routed)           1.397     1.689    tx/rstn_IBUF
    SLICE_X37Y88         LUT1 (Prop_lut1_I0_O)        0.045     1.734 r  tx/tx_shifter[9]_i_1/O
                         net (fo=19, routed)          0.193     1.927    tx/SS[0]
    SLICE_X40Y88         FDSE                                         r  tx/txd_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.838     2.003    tx/clk_IBUF_BUFG
    SLICE_X40Y88         FDSE                                         r  tx/txd_reg/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            tx/tx_sample_cntr_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.931ns  (logic 0.337ns (17.426%)  route 1.595ns (82.574%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.001ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 f  rstn_IBUF_inst/O
                         net (fo=5, routed)           1.397     1.689    tx/rstn_IBUF
    SLICE_X37Y88         LUT2 (Prop_lut2_I1_O)        0.045     1.734 r  tx/tx_sample_cntr[0]_i_1/O
                         net (fo=16, routed)          0.197     1.931    tx/tx_sample_cntr[0]_i_1_n_0
    SLICE_X36Y86         FDSE                                         r  tx/tx_sample_cntr_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.836     2.001    tx/clk_IBUF_BUFG
    SLICE_X36Y86         FDSE                                         r  tx/tx_sample_cntr_reg[0]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            tx/tx_sample_cntr_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.931ns  (logic 0.337ns (17.426%)  route 1.595ns (82.574%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.001ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 f  rstn_IBUF_inst/O
                         net (fo=5, routed)           1.397     1.689    tx/rstn_IBUF
    SLICE_X37Y88         LUT2 (Prop_lut2_I1_O)        0.045     1.734 r  tx/tx_sample_cntr[0]_i_1/O
                         net (fo=16, routed)          0.197     1.931    tx/tx_sample_cntr[0]_i_1_n_0
    SLICE_X36Y86         FDSE                                         r  tx/tx_sample_cntr_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.836     2.001    tx/clk_IBUF_BUFG
    SLICE_X36Y86         FDSE                                         r  tx/tx_sample_cntr_reg[1]/C





