#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Sat Dec 23 15:21:10 2023
# Process ID: 5536
# Current directory: E:/Xilinx/FPGA_Prjs/dzy/bluex
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent24364 E:\Xilinx\FPGA_Prjs\dzy\bluex\bluex.xpr
# Log file: E:/Xilinx/FPGA_Prjs/dzy/bluex/vivado.log
# Journal file: E:/Xilinx/FPGA_Prjs/dzy/bluex\vivado.jou
# Running On: xyh, OS: Windows, CPU Frequency: 2304 MHz, CPU Physical cores: 8, Host memory: 16889 MB
#-----------------------------------------------------------
start_gui
open_project E:/Xilinx/FPGA_Prjs/dzy/bluex/bluex.xpr
open_bd_design {E:/Xilinx/FPGA_Prjs/dzy/bluex/bluex.srcs/sources_1/bd/bluex/bluex.bd}
update_compile_order -fileset sources_1
open_bd_design {E:/Xilinx/FPGA_Prjs/dzy/bluex/bluex.srcs/sources_1/bd/bluex/bluex.bd}
update_module_reference bluex_reg_heap_id_0_0
regenerate_bd_layout
create_bd_intf_port -mode Master -vlnv xilinx.com:interface:bram_rtl:1.0 BRAM_PORT
delete_bd_objs [get_bd_intf_ports BRAM_PORT]
startgroup
make_bd_pins_external  [get_bd_cells reg_heap_id_0]
make_bd_intf_pins_external  [get_bd_cells reg_heap_id_0]
endgroup
set_property name wr_en_i [get_bd_ports wr_en_i_0]
set_property name wr_en_t [get_bd_ports wr_en_t_0]
set_property name ram_rd_data [get_bd_ports ram_rd_data_0]
set_property name wr_en_o [get_bd_ports wr_en_o_0]
undo
undo
set_property name wr_en_o [get_bd_ports wr_en_o_0]
set_property name ram_clk [get_bd_ports ram_clk_0]
set_property name ram_en [get_bd_ports ram_en_0]
set_property name ram_addr [get_bd_ports ram_addr_0]
set_property name ram_we [get_bd_ports ram_we_0]
set_property name ram_wr_data [get_bd_ports ram_wr_data_0]
set_property name ram_rst [get_bd_ports ram_rst_0]
set_property name current_addr [get_bd_ports current_addr_0]
ipx::package_project -root_dir E:/Xilinx/FPGA_Prjs/dzy/bluex/ip_repo -vendor xilinx.com -library user -taxonomy /UserIP -import_files -set_current false
ipx::unload_core e:/Xilinx/FPGA_Prjs/dzy/bluex/ip_repo/component.xml
ipx::edit_ip_in_project -upgrade true -name tmp_edit_project -directory E:/Xilinx/FPGA_Prjs/dzy/bluex/ip_repo e:/Xilinx/FPGA_Prjs/dzy/bluex/ip_repo/component.xml
update_compile_order -fileset sources_1
ipx::add_bus_interface reg2ram_control [ipx::current_core]
set_property abstraction_type_vlnv xilinx.com:interface:gpio_rtl:1.0 [ipx::get_bus_interfaces reg2ram_control -of_objects [ipx::current_core]]
set_property bus_type_vlnv xilinx.com:interface:gpio:1.0 [ipx::get_bus_interfaces reg2ram_control -of_objects [ipx::current_core]]
set_property interface_mode master [ipx::get_bus_interfaces reg2ram_control -of_objects [ipx::current_core]]
set_property interface_mode mirroredMaster [ipx::get_bus_interfaces reg2ram_control -of_objects [ipx::current_core]]
ipx::add_port_map TRI_O [ipx::get_bus_interfaces reg2ram_control -of_objects [ipx::current_core]]
set_property physical_name wr_en_i [ipx::get_port_maps TRI_O -of_objects [ipx::get_bus_interfaces reg2ram_control -of_objects [ipx::current_core]]]
ipx::add_port_map TRI_T [ipx::get_bus_interfaces reg2ram_control -of_objects [ipx::current_core]]
set_property physical_name wr_en_t [ipx::get_port_maps TRI_T -of_objects [ipx::get_bus_interfaces reg2ram_control -of_objects [ipx::current_core]]]
ipx::add_port_map TRI_I [ipx::get_bus_interfaces reg2ram_control -of_objects [ipx::current_core]]
set_property physical_name wr_en_o [ipx::get_port_maps TRI_I -of_objects [ipx::get_bus_interfaces reg2ram_control -of_objects [ipx::current_core]]]
ipx::add_bus_interface DATA_BRAM_PORT [ipx::current_core]
set_property abstraction_type_vlnv xilinx.com:interface:bram_rtl:1.0 [ipx::get_bus_interfaces DATA_BRAM_PORT -of_objects [ipx::current_core]]
set_property bus_type_vlnv xilinx.com:interface:bram:1.0 [ipx::get_bus_interfaces DATA_BRAM_PORT -of_objects [ipx::current_core]]
set_property interface_mode master [ipx::get_bus_interfaces DATA_BRAM_PORT -of_objects [ipx::current_core]]
ipx::remove_bus_interface DATA_BRAM_PORT [ipx::current_core]
ipx::add_bus_interface REG_BRAM_PORT [ipx::current_core]
set_property abstraction_type_vlnv xilinx.com:interface:bram_rtl:1.0 [ipx::get_bus_interfaces REG_BRAM_PORT -of_objects [ipx::current_core]]
set_property bus_type_vlnv xilinx.com:interface:bram:1.0 [ipx::get_bus_interfaces REG_BRAM_PORT -of_objects [ipx::current_core]]
set_property interface_mode master [ipx::get_bus_interfaces REG_BRAM_PORT -of_objects [ipx::current_core]]
ipx::remove_bus_interface REG_BRAM_PORT [ipx::current_core]
current_project bluex
set_property name ram_rd_data [get_bd_ports ram_rd_data_0]
set_property core_revision 2 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
ipx::save_core [ipx::current_core]
current_project tmp_edit_project
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
set_property  ip_repo_paths  e:/Xilinx/FPGA_Prjs/dzy/bluex/ip_repo [current_project]
update_ip_catalog
ipx::package_project -root_dir E:/Xilinx/FPGA_Prjs/dzy/bluex/ip_repo/bluex -vendor xilinx.com -library user -taxonomy /UserIP -import_files -set_current false
ipx::unload_core e:/Xilinx/FPGA_Prjs/dzy/bluex/ip_repo/bluex/component.xml
ipx::edit_ip_in_project -upgrade true -name tmp_edit_project -directory E:/Xilinx/FPGA_Prjs/dzy/bluex/ip_repo/bluex e:/Xilinx/FPGA_Prjs/dzy/bluex/ip_repo/bluex/component.xml
update_compile_order -fileset sources_1
ipx::add_bus_interface reg2ram_control [ipx::current_core]
set_property abstraction_type_vlnv xilinx.com:interface:gpio_rtl:1.0 [ipx::get_bus_interfaces reg2ram_control -of_objects [ipx::current_core]]
set_property bus_type_vlnv xilinx.com:interface:gpio:1.0 [ipx::get_bus_interfaces reg2ram_control -of_objects [ipx::current_core]]
set_property interface_mode mirroredMaster [ipx::get_bus_interfaces reg2ram_control -of_objects [ipx::current_core]]
ipx::add_port_map TRI_O [ipx::get_bus_interfaces reg2ram_control -of_objects [ipx::current_core]]
set_property physical_name wr_en_i [ipx::get_port_maps TRI_O -of_objects [ipx::get_bus_interfaces reg2ram_control -of_objects [ipx::current_core]]]
ipx::add_port_map TRI_T [ipx::get_bus_interfaces reg2ram_control -of_objects [ipx::current_core]]
set_property physical_name wr_en_t [ipx::get_port_maps TRI_T -of_objects [ipx::get_bus_interfaces reg2ram_control -of_objects [ipx::current_core]]]
ipx::add_port_map TRI_I [ipx::get_bus_interfaces reg2ram_control -of_objects [ipx::current_core]]
set_property physical_name wr_en_o [ipx::get_port_maps TRI_I -of_objects [ipx::get_bus_interfaces reg2ram_control -of_objects [ipx::current_core]]]
ipx::add_bus_interface REG_BRAM_PORT [ipx::current_core]
set_property abstraction_type_vlnv xilinx.com:interface:bram_rtl:1.0 [ipx::get_bus_interfaces REG_BRAM_PORT -of_objects [ipx::current_core]]
set_property bus_type_vlnv xilinx.com:interface:bram:1.0 [ipx::get_bus_interfaces REG_BRAM_PORT -of_objects [ipx::current_core]]
set_property interface_mode master [ipx::get_bus_interfaces REG_BRAM_PORT -of_objects [ipx::current_core]]
ipx::add_port_map RST [ipx::get_bus_interfaces REG_BRAM_PORT -of_objects [ipx::current_core]]
set_property physical_name ram_rst [ipx::get_port_maps RST -of_objects [ipx::get_bus_interfaces REG_BRAM_PORT -of_objects [ipx::current_core]]]
ipx::add_port_map CLK [ipx::get_bus_interfaces REG_BRAM_PORT -of_objects [ipx::current_core]]
set_property physical_name ram_clk [ipx::get_port_maps CLK -of_objects [ipx::get_bus_interfaces REG_BRAM_PORT -of_objects [ipx::current_core]]]
ipx::add_port_map DIN [ipx::get_bus_interfaces REG_BRAM_PORT -of_objects [ipx::current_core]]
set_property physical_name ram_wr_data [ipx::get_port_maps DIN -of_objects [ipx::get_bus_interfaces REG_BRAM_PORT -of_objects [ipx::current_core]]]
ipx::add_port_map EN [ipx::get_bus_interfaces REG_BRAM_PORT -of_objects [ipx::current_core]]
set_property physical_name ram_en [ipx::get_port_maps EN -of_objects [ipx::get_bus_interfaces REG_BRAM_PORT -of_objects [ipx::current_core]]]
ipx::add_port_map DOUT [ipx::get_bus_interfaces REG_BRAM_PORT -of_objects [ipx::current_core]]
set_property physical_name ram_rd_data [ipx::get_port_maps DOUT -of_objects [ipx::get_bus_interfaces REG_BRAM_PORT -of_objects [ipx::current_core]]]
ipx::add_port_map WE [ipx::get_bus_interfaces REG_BRAM_PORT -of_objects [ipx::current_core]]
set_property physical_name ram_we [ipx::get_port_maps WE -of_objects [ipx::get_bus_interfaces REG_BRAM_PORT -of_objects [ipx::current_core]]]
ipx::add_port_map ADDR [ipx::get_bus_interfaces REG_BRAM_PORT -of_objects [ipx::current_core]]
set_property physical_name ram_addr [ipx::get_port_maps ADDR -of_objects [ipx::get_bus_interfaces REG_BRAM_PORT -of_objects [ipx::current_core]]]
ipx::add_bus_interface DATA_BRAM_PORT [ipx::current_core]
set_property abstraction_type_vlnv xilinx.com:interface:bram_rtl:1.0 [ipx::get_bus_interfaces DATA_BRAM_PORT -of_objects [ipx::current_core]]
set_property bus_type_vlnv xilinx.com:interface:bram:1.0 [ipx::get_bus_interfaces DATA_BRAM_PORT -of_objects [ipx::current_core]]
set_property interface_mode master [ipx::get_bus_interfaces DATA_BRAM_PORT -of_objects [ipx::current_core]]
ipx::remove_bus_interface DATA_BRAM_PORT [ipx::current_core]
set_property core_revision 2 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path e:/Xilinx/FPGA_Prjs/dzy/bluex/ip_repo
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:bluex_wrapper:1.0 bluex_wrapper_0
endgroup
ipx::edit_ip_in_project -upgrade true -name bluex_wrapper_v1_0_project -directory E:/Xilinx/FPGA_Prjs/dzy/bluex/bluex.tmp/bluex_wrapper_v1_0_project e:/Xilinx/FPGA_Prjs/dzy/bluex/ip_repo/bluex/component.xml
update_compile_order -fileset sources_1
ipx::remove_port_map CLK [ipx::get_bus_interfaces write_mem -of_objects [ipx::current_core]]
ipx::add_port_map CLK [ipx::get_bus_interfaces write_mem -of_objects [ipx::current_core]]
set_property physical_name write_mem_clk [ipx::get_port_maps CLK -of_objects [ipx::get_bus_interfaces write_mem -of_objects [ipx::current_core]]]
ipx::remove_port_map CLK [ipx::get_bus_interfaces write_mem -of_objects [ipx::current_core]]
ipx::add_port_map CLK [ipx::get_bus_interfaces write_mem -of_objects [ipx::current_core]]
set_property physical_name write_mem_clk [ipx::get_port_maps CLK -of_objects [ipx::get_bus_interfaces write_mem -of_objects [ipx::current_core]]]
ipx::remove_port_map CLK [ipx::get_bus_interfaces ram -of_objects [ipx::current_core]]
ipx::remove_bus_interface ram [ipx::current_core]
ipx::remove_bus_interface write_mem [ipx::current_core]
set_property interface_mode slave [ipx::get_bus_interfaces reg2ram_control -of_objects [ipx::current_core]]
set_property name GPIO_r2r_control [ipx::get_bus_interfaces reg2ram_control -of_objects [ipx::current_core]]
set_property interface_mode slave [ipx::get_bus_interfaces GPIO_r2r_control -of_objects [ipx::current_core]]
set_property interface_mode slave [ipx::get_bus_interfaces GPIO_r2r_control -of_objects [ipx::current_core]]
close_project
ipx::edit_ip_in_project -upgrade true -name bluex_wrapper_v1_0_project -directory E:/Xilinx/FPGA_Prjs/dzy/bluex/bluex.tmp/bluex_wrapper_v1_0_project e:/Xilinx/FPGA_Prjs/dzy/bluex/ip_repo/bluex/component.xml
update_compile_order -fileset sources_1
set_property name bluex [ipx::current_core]
set_property display_name bluex_v1_0 [ipx::current_core]
set_property description bluex_v1_0 [ipx::current_core]
close_project
regenerate_bd_layout
delete_bd_objs [get_bd_cells bluex_wrapper_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:bluex_wrapper:1.0 bluex_wrapper_0
endgroup
ipx::edit_ip_in_project -upgrade true -name bluex_wrapper_v1_0_project -directory E:/Xilinx/FPGA_Prjs/dzy/bluex/bluex.tmp/bluex_wrapper_v1_0_project e:/Xilinx/FPGA_Prjs/dzy/bluex/ip_repo/bluex/component.xml
update_compile_order -fileset sources_1
close_project
regenerate_bd_layout
delete_bd_objs [get_bd_cells bluex_wrapper_0]
create_bd_cell -type ip -vlnv xilinx.com:user:bluex_wrapper:1.0 bluex_wrapper_0
ipx::edit_ip_in_project -upgrade true -name bluex_wrapper_v1_0_project -directory E:/Xilinx/FPGA_Prjs/dzy/bluex/bluex.tmp/bluex_wrapper_v1_0_project e:/Xilinx/FPGA_Prjs/dzy/bluex/ip_repo/bluex/component.xml
update_compile_order -fileset sources_1
close_project
save_bd_design
