$date
	Thu Aug 14 14:01:06 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_graycoder $end
$var wire 4 ! gray_out [3:0] $end
$var reg 4 " bin_in [3:0] $end
$var reg 1 # clk $end
$scope module dut $end
$var wire 4 $ bin_in [3:0] $end
$var wire 1 % clk $end
$var reg 4 & gray_out [3:0] $end
$upscope $end
$scope task check_gray $end
$var reg 4 ' binary [3:0] $end
$var reg 4 ( expected [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 (
b0 '
bx &
0%
bx $
0#
bx "
bx !
$end
#5000
bx &
1#
1%
#10000
b0 "
b0 $
0#
0%
#15000
b0 &
b0 !
1#
1%
#16000
b1 (
b1 '
#20000
b1 "
b1 $
0#
0%
#25000
b1 !
b1 &
1#
1%
#26000
b11 (
b10 '
#30000
b10 "
b10 $
0#
0%
#35000
b11 !
b11 &
1#
1%
#36000
b10 (
b11 '
#40000
b11 "
b11 $
0#
0%
#45000
b10 !
b10 &
1#
1%
#46000
b110 (
b100 '
#50000
b100 "
b100 $
0#
0%
#55000
b110 !
b110 &
1#
1%
#56000
b111 (
b101 '
#60000
b101 "
b101 $
0#
0%
#65000
b111 !
b111 &
1#
1%
#66000
b101 (
b110 '
#70000
b110 "
b110 $
0#
0%
#75000
b101 !
b101 &
1#
1%
#76000
b100 (
b111 '
#80000
b111 "
b111 $
0#
0%
#85000
b100 !
b100 &
1#
1%
#86000
b1100 (
b1000 '
#90000
b1000 "
b1000 $
0#
0%
#95000
b1100 &
b1100 !
1#
1%
#96000
b1101 (
b1001 '
#100000
b1001 "
b1001 $
0#
0%
#105000
b1101 !
b1101 &
1#
1%
#106000
b1111 (
b1010 '
#110000
b1010 "
b1010 $
0#
0%
#115000
b1111 !
b1111 &
1#
1%
#116000
b1110 (
b1011 '
#120000
b1011 "
b1011 $
0#
0%
#125000
b1110 !
b1110 &
1#
1%
#126000
b1010 (
b1100 '
#130000
b1100 "
b1100 $
0#
0%
#135000
b1010 !
b1010 &
1#
1%
#136000
b1011 (
b1101 '
#140000
b1101 "
b1101 $
0#
0%
#145000
b1011 !
b1011 &
1#
1%
#146000
b1001 (
b1110 '
#150000
b1110 "
b1110 $
0#
0%
#155000
b1001 !
b1001 &
1#
1%
#156000
b1000 (
b1111 '
#160000
b1111 "
b1111 $
0#
0%
#165000
b1000 !
b1000 &
1#
1%
#170000
0#
0%
#175000
b1000 &
1#
1%
#176000
b0 (
b0 '
#180000
b0 "
b0 $
0#
0%
#185000
b0 &
b0 !
1#
1%
#186000
b1000 (
b1111 '
#190000
b1111 "
b1111 $
0#
0%
#195000
b1000 &
b1000 !
1#
1%
#196000
b111 (
b101 '
#200000
b101 "
b101 $
0#
0%
#205000
b111 &
b111 !
1#
1%
#206000
