// Seed: 1594797852
module module_0;
  reg id_1 = id_1;
  initial begin : LABEL_0
    id_1 <= "";
    $display(1'b0, id_1 | 1);
  end
endmodule
module module_1 (
    output uwire id_0,
    output wor id_1,
    input uwire id_2,
    input uwire id_3,
    input tri id_4,
    input supply1 id_5,
    output tri id_6,
    input tri1 void id_7,
    output wor id_8,
    output tri id_9,
    input tri id_10,
    output supply0 id_11,
    input uwire id_12,
    input wand id_13,
    output supply0 id_14,
    input supply0 id_15,
    input supply1 id_16,
    input supply0 id_17,
    input tri id_18,
    input wire id_19,
    input tri1 id_20,
    input uwire id_21,
    input tri0 id_22
);
  tri1 id_24, id_25 = id_12, id_26;
  or primCall (
      id_0,
      id_10,
      id_12,
      id_13,
      id_15,
      id_16,
      id_17,
      id_18,
      id_19,
      id_2,
      id_20,
      id_21,
      id_22,
      id_24,
      id_25,
      id_26,
      id_3,
      id_4,
      id_5,
      id_7
  );
  module_0 modCall_1 ();
  assign modCall_1.type_2 = 0;
  wire id_27;
  assign id_25 = 1;
endmodule
