<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.15"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>WB32F10x Standard Peripherals Firmware Library: SPI_TypeDef结构体 参考</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">WB32F10x Standard Peripherals Firmware Library
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- 制作者 Doxygen 1.8.15 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'搜索');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','搜索');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-attribs">成员变量</a>  </div>
  <div class="headertitle">
<div class="title">SPI_TypeDef结构体 参考<div class="ingroups"><a class="el" href="group___c_m_s_i_s.html">CMSIS</a> &raquo; <a class="el" href="group__wb32f10x.html">Wb32f10x</a></div></div>  </div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
成员变量</h2></td></tr>
<tr class="memitem:aaf9ef763ed8538f1ac61226ad2a27e9f"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_i___type_def.html#aaf9ef763ed8538f1ac61226ad2a27e9f">CR0</a></td></tr>
<tr class="separator:aaf9ef763ed8538f1ac61226ad2a27e9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a560b25d17498f4768655a99f0fa5dfc0"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_i___type_def.html#a560b25d17498f4768655a99f0fa5dfc0">CR1</a></td></tr>
<tr class="separator:a560b25d17498f4768655a99f0fa5dfc0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab15c6d9781cd1ca4ee10767d70bee963"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_i___type_def.html#ab15c6d9781cd1ca4ee10767d70bee963">SPIENR</a></td></tr>
<tr class="separator:ab15c6d9781cd1ca4ee10767d70bee963"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a631d80b158243524560e650319e07694"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_i___type_def.html#a631d80b158243524560e650319e07694">MWCR</a></td></tr>
<tr class="separator:a631d80b158243524560e650319e07694"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aff45f07df078f961c1d44221a358c163"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_i___type_def.html#aff45f07df078f961c1d44221a358c163">SER</a></td></tr>
<tr class="separator:aff45f07df078f961c1d44221a358c163"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0f66d34496854f16246871ef31d48317"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_i___type_def.html#a0f66d34496854f16246871ef31d48317">BAUDR</a></td></tr>
<tr class="separator:a0f66d34496854f16246871ef31d48317"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac349277b13113d9b1ccf594958562b37"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_i___type_def.html#ac349277b13113d9b1ccf594958562b37">TXFTLR</a></td></tr>
<tr class="separator:ac349277b13113d9b1ccf594958562b37"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adb4c9691a8d59209092e8f4ec7ff706e"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_i___type_def.html#adb4c9691a8d59209092e8f4ec7ff706e">RXFTLR</a></td></tr>
<tr class="separator:adb4c9691a8d59209092e8f4ec7ff706e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0f0ba7d7fd94557309bdde66fe46565f"><td class="memItemLeft" align="right" valign="top">__IM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_i___type_def.html#a0f0ba7d7fd94557309bdde66fe46565f">TXFLR</a></td></tr>
<tr class="separator:a0f0ba7d7fd94557309bdde66fe46565f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a177403f38132923da74eda10288e0532"><td class="memItemLeft" align="right" valign="top">__IM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_i___type_def.html#a177403f38132923da74eda10288e0532">RXFLR</a></td></tr>
<tr class="separator:a177403f38132923da74eda10288e0532"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad4231978b53707a784eecc70a72e0a10"><td class="memItemLeft" align="right" valign="top">__IM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_i___type_def.html#ad4231978b53707a784eecc70a72e0a10">SR</a></td></tr>
<tr class="separator:ad4231978b53707a784eecc70a72e0a10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab5e4679e3f6f65eecb0a8f8515bc7738"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_i___type_def.html#ab5e4679e3f6f65eecb0a8f8515bc7738">IER</a></td></tr>
<tr class="separator:ab5e4679e3f6f65eecb0a8f8515bc7738"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a40a401ae5f637344e499f9f01fb9cd6e"><td class="memItemLeft" align="right" valign="top">__IM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_i___type_def.html#a40a401ae5f637344e499f9f01fb9cd6e">ISR</a></td></tr>
<tr class="separator:a40a401ae5f637344e499f9f01fb9cd6e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a42551026d28204e7db8c34819c0c4b5b"><td class="memItemLeft" align="right" valign="top">__IM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_i___type_def.html#a42551026d28204e7db8c34819c0c4b5b">RISR</a></td></tr>
<tr class="separator:a42551026d28204e7db8c34819c0c4b5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5f6d8ed1714183ca9113b5bfe52cdc99"><td class="memItemLeft" align="right" valign="top">__IM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_i___type_def.html#a5f6d8ed1714183ca9113b5bfe52cdc99">TXOICR</a></td></tr>
<tr class="separator:a5f6d8ed1714183ca9113b5bfe52cdc99"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac20ea82e01a64d760bc3355222578742"><td class="memItemLeft" align="right" valign="top">__IM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_i___type_def.html#ac20ea82e01a64d760bc3355222578742">RXOICR</a></td></tr>
<tr class="separator:ac20ea82e01a64d760bc3355222578742"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7798e6a5f6832213d605406077198471"><td class="memItemLeft" align="right" valign="top">__IM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_i___type_def.html#a7798e6a5f6832213d605406077198471">RXUICR</a></td></tr>
<tr class="separator:a7798e6a5f6832213d605406077198471"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae4ef5fa9687bccadcadf494fa6296cb3"><td class="memItemLeft" align="right" valign="top">__IM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_i___type_def.html#ae4ef5fa9687bccadcadf494fa6296cb3">MSTICR</a></td></tr>
<tr class="separator:ae4ef5fa9687bccadcadf494fa6296cb3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acb5bdc752c9d9d04393b14d013856f3a"><td class="memItemLeft" align="right" valign="top">__IM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_i___type_def.html#acb5bdc752c9d9d04393b14d013856f3a">ICR</a></td></tr>
<tr class="separator:acb5bdc752c9d9d04393b14d013856f3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a356effa905b0eb0990bcc08c9f477b99"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_i___type_def.html#a356effa905b0eb0990bcc08c9f477b99">DMACR</a></td></tr>
<tr class="separator:a356effa905b0eb0990bcc08c9f477b99"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6101f612f840f13cdee6c9b4885ebc01"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_i___type_def.html#a6101f612f840f13cdee6c9b4885ebc01">DMATDLR</a></td></tr>
<tr class="separator:a6101f612f840f13cdee6c9b4885ebc01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa1ca9461e239aa2864313301e4b7eac1"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_i___type_def.html#aa1ca9461e239aa2864313301e4b7eac1">DMARDLR</a></td></tr>
<tr class="separator:aa1ca9461e239aa2864313301e4b7eac1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8be676577db129a84a9a2689519a8502"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_i___type_def.html#a8be676577db129a84a9a2689519a8502">RESERVED0</a> [2]</td></tr>
<tr class="separator:a8be676577db129a84a9a2689519a8502"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa5f0a8406777165de6c0c3f4cd751610"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_i___type_def.html#aa5f0a8406777165de6c0c3f4cd751610">DR</a></td></tr>
<tr class="separator:aa5f0a8406777165de6c0c3f4cd751610"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aab43ccc57480989c8e6e7f1c36cea4f9"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_i___type_def.html#aab43ccc57480989c8e6e7f1c36cea4f9">RESERVED1</a> [35]</td></tr>
<tr class="separator:aab43ccc57480989c8e6e7f1c36cea4f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adb34515186091f5f34f5bf4f33dd505d"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_i___type_def.html#adb34515186091f5f34f5bf4f33dd505d">RX_SAMPLE_DLY</a></td></tr>
<tr class="separator:adb34515186091f5f34f5bf4f33dd505d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a37d2ed7a370b00beec8d581c0991cf7f"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_i___type_def.html#a37d2ed7a370b00beec8d581c0991cf7f">ESPICR</a></td></tr>
<tr class="separator:a37d2ed7a370b00beec8d581c0991cf7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">结构体成员变量说明</h2>
<a id="a0f66d34496854f16246871ef31d48317"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0f66d34496854f16246871ef31d48317">&#9670;&nbsp;</a></span>BAUDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t BAUDR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Baud Rate Select, Address offset: 0x014 </p>

</div>
</div>
<a id="aaf9ef763ed8538f1ac61226ad2a27e9f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaf9ef763ed8538f1ac61226ad2a27e9f">&#9670;&nbsp;</a></span>CR0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t CR0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Control Register 0, Address offset: 0x000 </p>

</div>
</div>
<a id="a560b25d17498f4768655a99f0fa5dfc0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a560b25d17498f4768655a99f0fa5dfc0">&#9670;&nbsp;</a></span>CR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t CR1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Control Register 1, Address offset: 0x004 </p>

</div>
</div>
<a id="a356effa905b0eb0990bcc08c9f477b99"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a356effa905b0eb0990bcc08c9f477b99">&#9670;&nbsp;</a></span>DMACR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t DMACR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA Control Register, Address offset: 0x04C </p>

</div>
</div>
<a id="aa1ca9461e239aa2864313301e4b7eac1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa1ca9461e239aa2864313301e4b7eac1">&#9670;&nbsp;</a></span>DMARDLR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t DMARDLR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA Receive Data Level, Address offset: 0x054 </p>

</div>
</div>
<a id="a6101f612f840f13cdee6c9b4885ebc01"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6101f612f840f13cdee6c9b4885ebc01">&#9670;&nbsp;</a></span>DMATDLR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t DMATDLR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA Transmit Data Level, Address offset: 0x050 </p>

</div>
</div>
<a id="aa5f0a8406777165de6c0c3f4cd751610"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa5f0a8406777165de6c0c3f4cd751610">&#9670;&nbsp;</a></span>DR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t DR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Data Register, Address offset: 0x060 </p>

</div>
</div>
<a id="a37d2ed7a370b00beec8d581c0991cf7f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a37d2ed7a370b00beec8d581c0991cf7f">&#9670;&nbsp;</a></span>ESPICR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t ESPICR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enhanced SPI Control Register, Address offset: 0x0F4 </p>

</div>
</div>
<a id="acb5bdc752c9d9d04393b14d013856f3a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acb5bdc752c9d9d04393b14d013856f3a">&#9670;&nbsp;</a></span>ICR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IM uint32_t ICR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Interrupt Clear Register, Address offset: 0x048 </p>

</div>
</div>
<a id="ab5e4679e3f6f65eecb0a8f8515bc7738"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab5e4679e3f6f65eecb0a8f8515bc7738">&#9670;&nbsp;</a></span>IER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t IER</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Interrupt Enable Register, Address offset: 0x02C </p>

</div>
</div>
<a id="a40a401ae5f637344e499f9f01fb9cd6e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a40a401ae5f637344e499f9f01fb9cd6e">&#9670;&nbsp;</a></span>ISR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IM uint32_t ISR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Interrupt Status Register, Address offset: 0x030 </p>

</div>
</div>
<a id="ae4ef5fa9687bccadcadf494fa6296cb3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae4ef5fa9687bccadcadf494fa6296cb3">&#9670;&nbsp;</a></span>MSTICR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IM uint32_t MSTICR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Multi-Master Interrupt Clear Register, Address offset: 0x044 </p>

</div>
</div>
<a id="a631d80b158243524560e650319e07694"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a631d80b158243524560e650319e07694">&#9670;&nbsp;</a></span>MWCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t MWCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Microwire Control Register, Address offset: 0x00C </p>

</div>
</div>
<a id="a8be676577db129a84a9a2689519a8502"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8be676577db129a84a9a2689519a8502">&#9670;&nbsp;</a></span>RESERVED0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED0[2]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, 0x058 - 0x05C </p>

</div>
</div>
<a id="aab43ccc57480989c8e6e7f1c36cea4f9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aab43ccc57480989c8e6e7f1c36cea4f9">&#9670;&nbsp;</a></span>RESERVED1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED1[35]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, 0x064 - 0x0EC </p>

</div>
</div>
<a id="a42551026d28204e7db8c34819c0c4b5b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a42551026d28204e7db8c34819c0c4b5b">&#9670;&nbsp;</a></span>RISR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IM uint32_t RISR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Raw Interrupt Status Register, Address offset: 0x034 </p>

</div>
</div>
<a id="adb34515186091f5f34f5bf4f33dd505d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adb34515186091f5f34f5bf4f33dd505d">&#9670;&nbsp;</a></span>RX_SAMPLE_DLY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t RX_SAMPLE_DLY</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RX Sample Delay Register, Address offset: 0x0F0 </p>

</div>
</div>
<a id="a177403f38132923da74eda10288e0532"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a177403f38132923da74eda10288e0532">&#9670;&nbsp;</a></span>RXFLR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IM uint32_t RXFLR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Receive FIFO Level Register, Address offset: 0x024 </p>

</div>
</div>
<a id="adb4c9691a8d59209092e8f4ec7ff706e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adb4c9691a8d59209092e8f4ec7ff706e">&#9670;&nbsp;</a></span>RXFTLR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t RXFTLR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Receive FIFO Threshold Level, Address offset: 0x01C </p>

</div>
</div>
<a id="ac20ea82e01a64d760bc3355222578742"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac20ea82e01a64d760bc3355222578742">&#9670;&nbsp;</a></span>RXOICR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IM uint32_t RXOICR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Receive FIFO Overflow Interrupt Clear Register, Address offset: 0x03C </p>

</div>
</div>
<a id="a7798e6a5f6832213d605406077198471"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7798e6a5f6832213d605406077198471">&#9670;&nbsp;</a></span>RXUICR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IM uint32_t RXUICR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Receive FIFO Underflow Interrupt Clear Register, Address offset: 0x040 </p>

</div>
</div>
<a id="aff45f07df078f961c1d44221a358c163"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aff45f07df078f961c1d44221a358c163">&#9670;&nbsp;</a></span>SER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t SER</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Slave Enable Register, Address offset: 0x010 </p>

</div>
</div>
<a id="ab15c6d9781cd1ca4ee10767d70bee963"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab15c6d9781cd1ca4ee10767d70bee963">&#9670;&nbsp;</a></span>SPIENR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t SPIENR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SPI Enable Register, Address offset: 0x008 </p>

</div>
</div>
<a id="ad4231978b53707a784eecc70a72e0a10"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad4231978b53707a784eecc70a72e0a10">&#9670;&nbsp;</a></span>SR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IM uint32_t SR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Status Register, Address offset: 0x028 </p>

</div>
</div>
<a id="a0f0ba7d7fd94557309bdde66fe46565f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0f0ba7d7fd94557309bdde66fe46565f">&#9670;&nbsp;</a></span>TXFLR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IM uint32_t TXFLR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Transmit FIFO Level Register, Address offset: 0x020 </p>

</div>
</div>
<a id="ac349277b13113d9b1ccf594958562b37"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac349277b13113d9b1ccf594958562b37">&#9670;&nbsp;</a></span>TXFTLR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t TXFTLR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Transmit FIFO Threshold Level, Address offset: 0x018 </p>

</div>
</div>
<a id="a5f6d8ed1714183ca9113b5bfe52cdc99"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5f6d8ed1714183ca9113b5bfe52cdc99">&#9670;&nbsp;</a></span>TXOICR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IM uint32_t TXOICR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Transmit FIFO Overflow Interrupt Clear Register, Address offset: 0x038 </p>

</div>
</div>
<hr/>该结构体的文档由以下文件生成:<ul>
<li><a class="el" href="wb32f10x_8h_source.html">wb32f10x.h</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by Westberry Technology (ChangZhou) Corp., Ltd. All rights reserved.
</small></address>
</body>
</html>
