{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1732920854180 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1732920854180 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 29 19:54:13 2024 " "Processing started: Fri Nov 29 19:54:13 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1732920854180 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1732920854180 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off fin -c fin " "Command: quartus_map --read_settings_files=on --write_settings_files=off fin -c fin" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1732920854180 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1732920854822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/administrador/documents/github/orientacion2/ubicacionparte2v2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/administrador/documents/github/orientacion2/ubicacionparte2v2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ubicacionparte2v2-BEHAVIOR " "Found design unit 1: ubicacionparte2v2-BEHAVIOR" {  } { { "../orientacion2/ubicacionparte2v2.vhd" "" { Text "F:/Users/Administrador/Documents/GitHub/orientacion2/ubicacionparte2v2.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732920855635 ""} { "Info" "ISGN_ENTITY_NAME" "1 ubicacionparte2v2 " "Found entity 1: ubicacionparte2v2" {  } { { "../orientacion2/ubicacionparte2v2.vhd" "" { Text "F:/Users/Administrador/Documents/GitHub/orientacion2/ubicacionparte2v2.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732920855635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732920855635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/administrador/documents/github/orientacion2/ubicacion.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /users/administrador/documents/github/orientacion2/ubicacion.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ubicacion " "Found entity 1: ubicacion" {  } { { "../orientacion2/ubicacion.bdf" "" { Schematic "F:/Users/Administrador/Documents/GitHub/orientacion2/ubicacion.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732920855639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732920855639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/administrador/documents/github/orientacion2/sumaoresta.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/administrador/documents/github/orientacion2/sumaoresta.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SumaoResta-Behavioral " "Found design unit 1: SumaoResta-Behavioral" {  } { { "../orientacion2/SumaoResta.vhd" "" { Text "F:/Users/Administrador/Documents/GitHub/orientacion2/SumaoResta.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732920855643 ""} { "Info" "ISGN_ENTITY_NAME" "1 SumaoResta " "Found entity 1: SumaoResta" {  } { { "../orientacion2/SumaoResta.vhd" "" { Text "F:/Users/Administrador/Documents/GitHub/orientacion2/SumaoResta.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732920855643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732920855643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/administrador/documents/github/orientacion2/orientacion.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/administrador/documents/github/orientacion2/orientacion.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 orientacion-rtl " "Found design unit 1: orientacion-rtl" {  } { { "../orientacion2/orientacion.vhd" "" { Text "F:/Users/Administrador/Documents/GitHub/orientacion2/orientacion.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732920855646 ""} { "Info" "ISGN_ENTITY_NAME" "1 orientacion " "Found entity 1: orientacion" {  } { { "../orientacion2/orientacion.vhd" "" { Text "F:/Users/Administrador/Documents/GitHub/orientacion2/orientacion.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732920855646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732920855646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/administrador/documents/github/partekeko/lpm_counter0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/administrador/documents/github/partekeko/lpm_counter0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_counter0-SYN " "Found design unit 1: lpm_counter0-SYN" {  } { { "../partekeko/lpm_counter0.vhd" "" { Text "F:/Users/Administrador/Documents/GitHub/partekeko/lpm_counter0.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732920855649 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter0 " "Found entity 1: lpm_counter0" {  } { { "../partekeko/lpm_counter0.vhd" "" { Text "F:/Users/Administrador/Documents/GitHub/partekeko/lpm_counter0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732920855649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732920855649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/administrador/documents/github/contadordecuadriculas2/contador_de_cuadriculas.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/administrador/documents/github/contadordecuadriculas2/contador_de_cuadriculas.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contador_de_cuadriculas-Behavioral " "Found design unit 1: contador_de_cuadriculas-Behavioral" {  } { { "../contadordecuadriculas2/contador_de_cuadriculas.vhd" "" { Text "F:/Users/Administrador/Documents/GitHub/contadordecuadriculas2/contador_de_cuadriculas.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732920855656 ""} { "Info" "ISGN_ENTITY_NAME" "1 contador_de_cuadriculas " "Found entity 1: contador_de_cuadriculas" {  } { { "../contadordecuadriculas2/contador_de_cuadriculas.vhd" "" { Text "F:/Users/Administrador/Documents/GitHub/contadordecuadriculas2/contador_de_cuadriculas.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732920855656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732920855656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/administrador/documents/github/contadordecuadriculas2/contadorcuadriculas.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /users/administrador/documents/github/contadordecuadriculas2/contadorcuadriculas.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 contadorcuadriculas " "Found entity 1: contadorcuadriculas" {  } { { "../contadordecuadriculas2/contadorcuadriculas.bdf" "" { Schematic "F:/Users/Administrador/Documents/GitHub/contadordecuadriculas2/contadorcuadriculas.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732920855660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732920855660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/administrador/documents/github/autito/bloque_adc_controller/altera_up_avalon_adv_adc.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/administrador/documents/github/autito/bloque_adc_controller/altera_up_avalon_adv_adc.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_avalon_adv_adc " "Found entity 1: altera_up_avalon_adv_adc" {  } { { "../autito/Bloque_ADC_controller/altera_up_avalon_adv_adc.v" "" { Text "F:/Users/Administrador/Documents/GitHub/autito/Bloque_ADC_controller/altera_up_avalon_adv_adc.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732920855666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732920855666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/administrador/documents/github/autito/bloque_adc_controller/adc_adc_mega_0.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/administrador/documents/github/autito/bloque_adc_controller/adc_adc_mega_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 adc_adc_mega_0 " "Found entity 1: adc_adc_mega_0" {  } { { "../autito/Bloque_ADC_controller/adc_adc_mega_0.v" "" { Text "F:/Users/Administrador/Documents/GitHub/autito/Bloque_ADC_controller/adc_adc_mega_0.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732920855671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732920855671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/administrador/documents/github/derecho/derecho.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /users/administrador/documents/github/derecho/derecho.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 derecho " "Found entity 1: derecho" {  } { { "../derecho/derecho.bdf" "" { Schematic "F:/Users/Administrador/Documents/GitHub/derecho/derecho.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732920855675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732920855675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/administrador/documents/github/partekeko/antirreboteesquema.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /users/administrador/documents/github/partekeko/antirreboteesquema.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Antirreboteesquema " "Found entity 1: Antirreboteesquema" {  } { { "../partekeko/Antirreboteesquema.bdf" "" { Schematic "F:/Users/Administrador/Documents/GitHub/partekeko/Antirreboteesquema.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732920855677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732920855677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/administrador/documents/github/tomadecision2/decisionfinal.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /users/administrador/documents/github/tomadecision2/decisionfinal.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 decisionfinal " "Found entity 1: decisionfinal" {  } { { "../tomadecision2/decisionfinal.bdf" "" { Schematic "F:/Users/Administrador/Documents/GitHub/tomadecision2/decisionfinal.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732920855680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732920855680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/administrador/documents/github/vecinos/controlgeneralversion3_4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/administrador/documents/github/vecinos/controlgeneralversion3_4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controlgeneralversion3_4-behavioral " "Found design unit 1: controlgeneralversion3_4-behavioral" {  } { { "../vecinos/controlgeneralversion3_4.vhd" "" { Text "F:/Users/Administrador/Documents/GitHub/vecinos/controlgeneralversion3_4.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732920855686 ""} { "Info" "ISGN_ENTITY_NAME" "1 controlgeneralversion3_4 " "Found entity 1: controlgeneralversion3_4" {  } { { "../vecinos/controlgeneralversion3_4.vhd" "" { Text "F:/Users/Administrador/Documents/GitHub/vecinos/controlgeneralversion3_4.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732920855686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732920855686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/administrador/documents/github/tomadecision2/decision.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/administrador/documents/github/tomadecision2/decision.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decision-rtl " "Found design unit 1: decision-rtl" {  } { { "../tomadecision2/decision.vhd" "" { Text "F:/Users/Administrador/Documents/GitHub/tomadecision2/decision.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732920855693 ""} { "Info" "ISGN_ENTITY_NAME" "1 decision " "Found entity 1: decision" {  } { { "../tomadecision2/decision.vhd" "" { Text "F:/Users/Administrador/Documents/GitHub/tomadecision2/decision.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732920855693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732920855693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/administrador/documents/github/control/control2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/administrador/documents/github/control/control2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control2-rtl " "Found design unit 1: control2-rtl" {  } { { "../control/control2.vhd" "" { Text "F:/Users/Administrador/Documents/GitHub/control/control2.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732920855697 ""} { "Info" "ISGN_ENTITY_NAME" "1 control2 " "Found entity 1: control2" {  } { { "../control/control2.vhd" "" { Text "F:/Users/Administrador/Documents/GitHub/control/control2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732920855697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732920855697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/administrador/documents/github/autito/doblar2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/administrador/documents/github/autito/doblar2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 doblar2-rtl " "Found design unit 1: doblar2-rtl" {  } { { "../autito/doblar2.vhd" "" { Text "F:/Users/Administrador/Documents/GitHub/autito/doblar2.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732920855704 ""} { "Info" "ISGN_ENTITY_NAME" "1 doblar2 " "Found entity 1: doblar2" {  } { { "../autito/doblar2.vhd" "" { Text "F:/Users/Administrador/Documents/GitHub/autito/doblar2.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732920855704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732920855704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/administrador/documents/github/autito/comparador_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/administrador/documents/github/autito/comparador_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparador_1-SYN " "Found design unit 1: comparador_1-SYN" {  } { { "../autito/comparador_1.vhd" "" { Text "F:/Users/Administrador/Documents/GitHub/autito/comparador_1.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732920855709 ""} { "Info" "ISGN_ENTITY_NAME" "1 comparador_1 " "Found entity 1: comparador_1" {  } { { "../autito/comparador_1.vhd" "" { Text "F:/Users/Administrador/Documents/GitHub/autito/comparador_1.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732920855709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732920855709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/administrador/documents/github/autito/output_files/comparador_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/administrador/documents/github/autito/output_files/comparador_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparador_2-SYN " "Found design unit 1: comparador_2-SYN" {  } { { "../autito/output_files/comparador_2.vhd" "" { Text "F:/Users/Administrador/Documents/GitHub/autito/output_files/comparador_2.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732920855714 ""} { "Info" "ISGN_ENTITY_NAME" "1 comparador_2 " "Found entity 1: comparador_2" {  } { { "../autito/output_files/comparador_2.vhd" "" { Text "F:/Users/Administrador/Documents/GitHub/autito/output_files/comparador_2.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732920855714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732920855714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/administrador/documents/github/autito/pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/administrador/documents/github/autito/pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll-SYN " "Found design unit 1: pll-SYN" {  } { { "../autito/pll.vhd" "" { Text "F:/Users/Administrador/Documents/GitHub/autito/pll.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732920855724 ""} { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "../autito/pll.vhd" "" { Text "F:/Users/Administrador/Documents/GitHub/autito/pll.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732920855724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732920855724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/administrador/documents/github/derecho/avanzar.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/administrador/documents/github/derecho/avanzar.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 avanzar-rtl " "Found design unit 1: avanzar-rtl" {  } { { "../derecho/avanzar.vhd" "" { Text "F:/Users/Administrador/Documents/GitHub/derecho/avanzar.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732920855727 ""} { "Info" "ISGN_ENTITY_NAME" "1 avanzar " "Found entity 1: avanzar" {  } { { "../derecho/avanzar.vhd" "" { Text "F:/Users/Administrador/Documents/GitHub/derecho/avanzar.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732920855727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732920855727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/administrador/documents/github/derecho/pll1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/administrador/documents/github/derecho/pll1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll1-SYN " "Found design unit 1: pll1-SYN" {  } { { "../derecho/pll1.vhd" "" { Text "F:/Users/Administrador/Documents/GitHub/derecho/pll1.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732920855731 ""} { "Info" "ISGN_ENTITY_NAME" "1 pll1 " "Found entity 1: pll1" {  } { { "../derecho/pll1.vhd" "" { Text "F:/Users/Administrador/Documents/GitHub/derecho/pll1.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732920855731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732920855731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/administrador/documents/github/derecho/esqumaticoadc.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /users/administrador/documents/github/derecho/esqumaticoadc.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 esqumaticoADC " "Found entity 1: esqumaticoADC" {  } { { "../derecho/esqumaticoADC.bdf" "" { Schematic "F:/Users/Administrador/Documents/GitHub/derecho/esqumaticoADC.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732920855734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732920855734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/administrador/documents/github/derecho/comparador_adc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/administrador/documents/github/derecho/comparador_adc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparador_adc-SYN " "Found design unit 1: comparador_adc-SYN" {  } { { "../derecho/comparador_adc.vhd" "" { Text "F:/Users/Administrador/Documents/GitHub/derecho/comparador_adc.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732920855740 ""} { "Info" "ISGN_ENTITY_NAME" "1 comparador_adc " "Found entity 1: comparador_adc" {  } { { "../derecho/comparador_adc.vhd" "" { Text "F:/Users/Administrador/Documents/GitHub/derecho/comparador_adc.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732920855740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732920855740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/administrador/documents/github/derecho/adc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/administrador/documents/github/derecho/adc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adc-rtl " "Found design unit 1: adc-rtl" {  } { { "../derecho/adc.vhd" "" { Text "F:/Users/Administrador/Documents/GitHub/derecho/adc.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732920855743 ""} { "Info" "ISGN_ENTITY_NAME" "1 adc " "Found entity 1: adc" {  } { { "../derecho/adc.vhd" "" { Text "F:/Users/Administrador/Documents/GitHub/derecho/adc.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732920855743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732920855743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/administrador/documents/github/partekeko/comparador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/administrador/documents/github/partekeko/comparador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparador-SYN " "Found design unit 1: comparador-SYN" {  } { { "../partekeko/comparador.vhd" "" { Text "F:/Users/Administrador/Documents/GitHub/partekeko/comparador.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732920855747 ""} { "Info" "ISGN_ENTITY_NAME" "1 comparador " "Found entity 1: comparador" {  } { { "../partekeko/comparador.vhd" "" { Text "F:/Users/Administrador/Documents/GitHub/partekeko/comparador.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732920855747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732920855747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/administrador/documents/github/partekeko/antirrebote.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/administrador/documents/github/partekeko/antirrebote.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Antirrebote-behavioral " "Found design unit 1: Antirrebote-behavioral" {  } { { "../partekeko/Antirrebote.vhd" "" { Text "F:/Users/Administrador/Documents/GitHub/partekeko/Antirrebote.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732920855751 ""} { "Info" "ISGN_ENTITY_NAME" "1 Antirrebote " "Found entity 1: Antirrebote" {  } { { "../partekeko/Antirrebote.vhd" "" { Text "F:/Users/Administrador/Documents/GitHub/partekeko/Antirrebote.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732920855751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732920855751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/administrador/documents/github/partekeko/output_files/pll10k.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/administrador/documents/github/partekeko/output_files/pll10k.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll10k-SYN " "Found design unit 1: pll10k-SYN" {  } { { "../partekeko/output_files/pll10k.vhd" "" { Text "F:/Users/Administrador/Documents/GitHub/partekeko/output_files/pll10k.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732920855758 ""} { "Info" "ISGN_ENTITY_NAME" "1 pll10k " "Found entity 1: pll10k" {  } { { "../partekeko/output_files/pll10k.vhd" "" { Text "F:/Users/Administrador/Documents/GitHub/partekeko/output_files/pll10k.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732920855758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732920855758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/administrador/documents/github/control/actualizacion_paredes.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /users/administrador/documents/github/control/actualizacion_paredes.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 actualizacion_paredes " "Found entity 1: actualizacion_paredes" {  } { { "../control/actualizacion_paredes.bdf" "" { Schematic "F:/Users/Administrador/Documents/GitHub/control/actualizacion_paredes.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732920855761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732920855761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fin.bdf 1 1 " "Found 1 design units, including 1 entities, in source file fin.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 fin " "Found entity 1: fin" {  } { { "fin.bdf" "" { Schematic "F:/Users/Administrador/Documents/GitHub/fin/fin.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732920855763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732920855763 ""}
{ "Warning" "WVRFX_VHDL_RESOLVED_AMBIGUOUS_INDEXED_NAME" "TO_INTEGER 0 UNSIGNED SIGNED UNSIGNED controlgeneralversion3_4.vhd(75) " "VHDL type inferencing warning at controlgeneralversion3_4.vhd(75): two visible identifiers match \"TO_INTEGER\" because the actual at position 0 has an ambiguous type - it could be \"UNSIGNED\" or \"SIGNED\", assuming \"UNSIGNED\"" {  } { { "../vecinos/controlgeneralversion3_4.vhd" "" { Text "F:/Users/Administrador/Documents/GitHub/vecinos/controlgeneralversion3_4.vhd" 75 0 0 } }  } 0 10645 "VHDL type inferencing warning at %6!s!: two visible identifiers match \"%1!s!\" because the actual at position %2!d! has an ambiguous type - it could be \"%3!s!\" or \"%4!s!\", assuming \"%5!s!\"" 0 0 "Quartus II" 0 -1 1732920855766 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "fin " "Elaborating entity \"fin\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1732920855941 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "GND inst19 " "Primitive \"GND\" of instance \"inst19\" not used" {  } { { "fin.bdf" "" { Schematic "F:/Users/Administrador/Documents/GitHub/fin/fin.bdf" { { 832 1952 1984 864 "inst19" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1732920855975 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "doblar2 doblar2:inst6 " "Elaborating entity \"doblar2\" for hierarchy \"doblar2:inst6\"" {  } { { "fin.bdf" "inst6" { Schematic "F:/Users/Administrador/Documents/GitHub/fin/fin.bdf" { { 680 3040 3208 856 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732920855981 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll1 pll1:inst5 " "Elaborating entity \"pll1\" for hierarchy \"pll1:inst5\"" {  } { { "fin.bdf" "inst5" { Schematic "F:/Users/Administrador/Documents/GitHub/fin/fin.bdf" { { 40 1944 2208 208 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732920855990 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll1:inst5\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll1:inst5\|altpll:altpll_component\"" {  } { { "../derecho/pll1.vhd" "altpll_component" { Text "F:/Users/Administrador/Documents/GitHub/derecho/pll1.vhd" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732920856076 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll1:inst5\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll1:inst5\|altpll:altpll_component\"" {  } { { "../derecho/pll1.vhd" "" { Text "F:/Users/Administrador/Documents/GitHub/derecho/pll1.vhd" 148 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1732920856082 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll1:inst5\|altpll:altpll_component " "Instantiated megafunction \"pll1:inst5\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732920856083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 50 " "Parameter \"clk0_divide_by\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732920856083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732920856083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732920856083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732920856083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1250 " "Parameter \"clk1_divide_by\" = \"1250\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732920856083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 75 " "Parameter \"clk1_duty_cycle\" = \"75\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732920856083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732920856083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732920856083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732920856083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732920856083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732920856083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll1 " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732920856083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732920856083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732920856083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732920856083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732920856083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732920856083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732920856083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732920856083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732920856083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732920856083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732920856083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732920856083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732920856083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732920856083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732920856083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732920856083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732920856083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732920856083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732920856083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732920856083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732920856083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732920856083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732920856083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732920856083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732920856083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732920856083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732920856083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732920856083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732920856083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732920856083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732920856083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732920856083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732920856083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732920856083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732920856083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732920856083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732920856083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732920856083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732920856083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732920856083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732920856083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732920856083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732920856083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732920856083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732920856083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732920856083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732920856083 ""}  } { { "../derecho/pll1.vhd" "" { Text "F:/Users/Administrador/Documents/GitHub/derecho/pll1.vhd" 148 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1732920856083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll1_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll1_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll1_altpll " "Found entity 1: pll1_altpll" {  } { { "db/pll1_altpll.v" "" { Text "F:/Users/Administrador/Documents/GitHub/fin/db/pll1_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732920856248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732920856248 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll1_altpll pll1:inst5\|altpll:altpll_component\|pll1_altpll:auto_generated " "Elaborating entity \"pll1_altpll\" for hierarchy \"pll1:inst5\|altpll:altpll_component\|pll1_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732920856250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decisionfinal decisionfinal:inst11 " "Elaborating entity \"decisionfinal\" for hierarchy \"decisionfinal:inst11\"" {  } { { "fin.bdf" "inst11" { Schematic "F:/Users/Administrador/Documents/GitHub/fin/fin.bdf" { { 152 608 720 344 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732920856259 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decision decisionfinal:inst11\|decision:inst " "Elaborating entity \"decision\" for hierarchy \"decisionfinal:inst11\|decision:inst\"" {  } { { "../tomadecision2/decisionfinal.bdf" "inst" { Schematic "F:/Users/Administrador/Documents/GitHub/tomadecision2/decisionfinal.bdf" { { 304 792 944 480 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732920856262 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ubicacion ubicacion:inst21 " "Elaborating entity \"ubicacion\" for hierarchy \"ubicacion:inst21\"" {  } { { "fin.bdf" "inst21" { Schematic "F:/Users/Administrador/Documents/GitHub/fin/fin.bdf" { { 432 408 584 592 "inst21" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732920856266 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "orientacion ubicacion:inst21\|orientacion:inst1 " "Elaborating entity \"orientacion\" for hierarchy \"ubicacion:inst21\|orientacion:inst1\"" {  } { { "../orientacion2/ubicacion.bdf" "inst1" { Schematic "F:/Users/Administrador/Documents/GitHub/orientacion2/ubicacion.bdf" { { 104 400 584 248 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732920856271 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SumaoResta ubicacion:inst21\|SumaoResta:inst " "Elaborating entity \"SumaoResta\" for hierarchy \"ubicacion:inst21\|SumaoResta:inst\"" {  } { { "../orientacion2/ubicacion.bdf" "inst" { Schematic "F:/Users/Administrador/Documents/GitHub/orientacion2/ubicacion.bdf" { { 248 816 952 392 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732920856275 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ubicacionparte2v2 ubicacion:inst21\|ubicacionparte2v2:inst2 " "Elaborating entity \"ubicacionparte2v2\" for hierarchy \"ubicacion:inst21\|ubicacionparte2v2:inst2\"" {  } { { "../orientacion2/ubicacion.bdf" "inst2" { Schematic "F:/Users/Administrador/Documents/GitHub/orientacion2/ubicacion.bdf" { { 272 392 536 416 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732920856278 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparador_1 comparador_1:inst18 " "Elaborating entity \"comparador_1\" for hierarchy \"comparador_1:inst18\"" {  } { { "fin.bdf" "inst18" { Schematic "F:/Users/Administrador/Documents/GitHub/fin/fin.bdf" { { 768 2520 2680 848 "inst18" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732920856283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare comparador_1:inst18\|lpm_compare:LPM_COMPARE_component " "Elaborating entity \"lpm_compare\" for hierarchy \"comparador_1:inst18\|lpm_compare:LPM_COMPARE_component\"" {  } { { "../autito/comparador_1.vhd" "LPM_COMPARE_component" { Text "F:/Users/Administrador/Documents/GitHub/autito/comparador_1.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732920856321 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "comparador_1:inst18\|lpm_compare:LPM_COMPARE_component " "Elaborated megafunction instantiation \"comparador_1:inst18\|lpm_compare:LPM_COMPARE_component\"" {  } { { "../autito/comparador_1.vhd" "" { Text "F:/Users/Administrador/Documents/GitHub/autito/comparador_1.vhd" 78 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1732920856323 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "comparador_1:inst18\|lpm_compare:LPM_COMPARE_component " "Instantiated megafunction \"comparador_1:inst18\|lpm_compare:LPM_COMPARE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732920856323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732920856323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COMPARE " "Parameter \"lpm_type\" = \"LPM_COMPARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732920856323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732920856323 ""}  } { { "../autito/comparador_1.vhd" "" { Text "F:/Users/Administrador/Documents/GitHub/autito/comparador_1.vhd" 78 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1732920856323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_1hj.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_1hj.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_1hj " "Found entity 1: cmpr_1hj" {  } { { "db/cmpr_1hj.tdf" "" { Text "F:/Users/Administrador/Documents/GitHub/fin/db/cmpr_1hj.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732920856429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732920856429 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_1hj comparador_1:inst18\|lpm_compare:LPM_COMPARE_component\|cmpr_1hj:auto_generated " "Elaborating entity \"cmpr_1hj\" for hierarchy \"comparador_1:inst18\|lpm_compare:LPM_COMPARE_component\|cmpr_1hj:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732920856431 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter0 lpm_counter0:inst9 " "Elaborating entity \"lpm_counter0\" for hierarchy \"lpm_counter0:inst9\"" {  } { { "fin.bdf" "inst9" { Schematic "F:/Users/Administrador/Documents/GitHub/fin/fin.bdf" { { 760 2296 2440 856 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732920856440 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter lpm_counter0:inst9\|lpm_counter:LPM_COUNTER_component " "Elaborating entity \"lpm_counter\" for hierarchy \"lpm_counter0:inst9\|lpm_counter:LPM_COUNTER_component\"" {  } { { "../partekeko/lpm_counter0.vhd" "LPM_COUNTER_component" { Text "F:/Users/Administrador/Documents/GitHub/partekeko/lpm_counter0.vhd" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732920856508 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_counter0:inst9\|lpm_counter:LPM_COUNTER_component " "Elaborated megafunction instantiation \"lpm_counter0:inst9\|lpm_counter:LPM_COUNTER_component\"" {  } { { "../partekeko/lpm_counter0.vhd" "" { Text "F:/Users/Administrador/Documents/GitHub/partekeko/lpm_counter0.vhd" 77 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1732920856511 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_counter0:inst9\|lpm_counter:LPM_COUNTER_component " "Instantiated megafunction \"lpm_counter0:inst9\|lpm_counter:LPM_COUNTER_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732920856511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732920856511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732920856511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732920856511 ""}  } { { "../partekeko/lpm_counter0.vhd" "" { Text "F:/Users/Administrador/Documents/GitHub/partekeko/lpm_counter0.vhd" 77 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1732920856511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_mti.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_mti.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_mti " "Found entity 1: cntr_mti" {  } { { "db/cntr_mti.tdf" "" { Text "F:/Users/Administrador/Documents/GitHub/fin/db/cntr_mti.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732920856625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732920856625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_mti lpm_counter0:inst9\|lpm_counter:LPM_COUNTER_component\|cntr_mti:auto_generated " "Elaborating entity \"cntr_mti\" for hierarchy \"lpm_counter0:inst9\|lpm_counter:LPM_COUNTER_component\|cntr_mti:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732920856627 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparador_2 comparador_2:inst " "Elaborating entity \"comparador_2\" for hierarchy \"comparador_2:inst\"" {  } { { "fin.bdf" "inst" { Schematic "F:/Users/Administrador/Documents/GitHub/fin/fin.bdf" { { 872 2520 2648 968 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732920856637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare comparador_2:inst\|lpm_compare:LPM_COMPARE_component " "Elaborating entity \"lpm_compare\" for hierarchy \"comparador_2:inst\|lpm_compare:LPM_COMPARE_component\"" {  } { { "../autito/output_files/comparador_2.vhd" "LPM_COMPARE_component" { Text "F:/Users/Administrador/Documents/GitHub/autito/output_files/comparador_2.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732920856645 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "comparador_2:inst\|lpm_compare:LPM_COMPARE_component " "Elaborated megafunction instantiation \"comparador_2:inst\|lpm_compare:LPM_COMPARE_component\"" {  } { { "../autito/output_files/comparador_2.vhd" "" { Text "F:/Users/Administrador/Documents/GitHub/autito/output_files/comparador_2.vhd" 78 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1732920856648 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "comparador_2:inst\|lpm_compare:LPM_COMPARE_component " "Instantiated megafunction \"comparador_2:inst\|lpm_compare:LPM_COMPARE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732920856648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732920856648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COMPARE " "Parameter \"lpm_type\" = \"LPM_COMPARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732920856648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732920856648 ""}  } { { "../autito/output_files/comparador_2.vhd" "" { Text "F:/Users/Administrador/Documents/GitHub/autito/output_files/comparador_2.vhd" 78 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1732920856648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Antirreboteesquema Antirreboteesquema:inst26 " "Elaborating entity \"Antirreboteesquema\" for hierarchy \"Antirreboteesquema:inst26\"" {  } { { "fin.bdf" "inst26" { Schematic "F:/Users/Administrador/Documents/GitHub/fin/fin.bdf" { { 736 272 440 864 "inst26" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732920856660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Antirrebote Antirreboteesquema:inst26\|Antirrebote:inst " "Elaborating entity \"Antirrebote\" for hierarchy \"Antirreboteesquema:inst26\|Antirrebote:inst\"" {  } { { "../partekeko/Antirreboteesquema.bdf" "inst" { Schematic "F:/Users/Administrador/Documents/GitHub/partekeko/Antirreboteesquema.bdf" { { 128 288 448 272 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732920856663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll10k Antirreboteesquema:inst26\|pll10k:inst6 " "Elaborating entity \"pll10k\" for hierarchy \"Antirreboteesquema:inst26\|pll10k:inst6\"" {  } { { "../partekeko/Antirreboteesquema.bdf" "inst6" { Schematic "F:/Users/Administrador/Documents/GitHub/partekeko/Antirreboteesquema.bdf" { { 144 -344 -88 296 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732920856675 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll Antirreboteesquema:inst26\|pll10k:inst6\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"Antirreboteesquema:inst26\|pll10k:inst6\|altpll:altpll_component\"" {  } { { "../partekeko/output_files/pll10k.vhd" "altpll_component" { Text "F:/Users/Administrador/Documents/GitHub/partekeko/output_files/pll10k.vhd" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732920856705 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Antirreboteesquema:inst26\|pll10k:inst6\|altpll:altpll_component " "Elaborated megafunction instantiation \"Antirreboteesquema:inst26\|pll10k:inst6\|altpll:altpll_component\"" {  } { { "../partekeko/output_files/pll10k.vhd" "" { Text "F:/Users/Administrador/Documents/GitHub/partekeko/output_files/pll10k.vhd" 135 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1732920856712 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Antirreboteesquema:inst26\|pll10k:inst6\|altpll:altpll_component " "Instantiated megafunction \"Antirreboteesquema:inst26\|pll10k:inst6\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732920856713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 100000 " "Parameter \"clk0_divide_by\" = \"100000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732920856713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732920856713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 3 " "Parameter \"clk0_multiply_by\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732920856713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732920856713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732920856713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732920856713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732920856713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll10k " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll10k\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732920856713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732920856713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732920856713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732920856713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732920856713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732920856713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732920856713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732920856713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732920856713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732920856713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732920856713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732920856713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732920856713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732920856713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732920856713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732920856713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732920856713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732920856713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732920856713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732920856713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732920856713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732920856713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732920856713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732920856713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732920856713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732920856713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732920856713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732920856713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732920856713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732920856713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732920856713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732920856713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732920856713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732920856713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732920856713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732920856713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732920856713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732920856713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732920856713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732920856713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732920856713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732920856713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732920856713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732920856713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732920856713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732920856713 ""}  } { { "../partekeko/output_files/pll10k.vhd" "" { Text "F:/Users/Administrador/Documents/GitHub/partekeko/output_files/pll10k.vhd" 135 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1732920856713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll10k_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll10k_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll10k_altpll " "Found entity 1: pll10k_altpll" {  } { { "db/pll10k_altpll.v" "" { Text "F:/Users/Administrador/Documents/GitHub/fin/db/pll10k_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732920856842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732920856842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll10k_altpll Antirreboteesquema:inst26\|pll10k:inst6\|altpll:altpll_component\|pll10k_altpll:auto_generated " "Elaborating entity \"pll10k_altpll\" for hierarchy \"Antirreboteesquema:inst26\|pll10k:inst6\|altpll:altpll_component\|pll10k_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732920856845 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparador Antirreboteesquema:inst26\|comparador:inst2 " "Elaborating entity \"comparador\" for hierarchy \"Antirreboteesquema:inst26\|comparador:inst2\"" {  } { { "../partekeko/Antirreboteesquema.bdf" "inst2" { Schematic "F:/Users/Administrador/Documents/GitHub/partekeko/Antirreboteesquema.bdf" { { 128 840 968 224 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732920856858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare Antirreboteesquema:inst26\|comparador:inst2\|lpm_compare:LPM_COMPARE_component " "Elaborating entity \"lpm_compare\" for hierarchy \"Antirreboteesquema:inst26\|comparador:inst2\|lpm_compare:LPM_COMPARE_component\"" {  } { { "../partekeko/comparador.vhd" "LPM_COMPARE_component" { Text "F:/Users/Administrador/Documents/GitHub/partekeko/comparador.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732920856863 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Antirreboteesquema:inst26\|comparador:inst2\|lpm_compare:LPM_COMPARE_component " "Elaborated megafunction instantiation \"Antirreboteesquema:inst26\|comparador:inst2\|lpm_compare:LPM_COMPARE_component\"" {  } { { "../partekeko/comparador.vhd" "" { Text "F:/Users/Administrador/Documents/GitHub/partekeko/comparador.vhd" 78 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1732920856866 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Antirreboteesquema:inst26\|comparador:inst2\|lpm_compare:LPM_COMPARE_component " "Instantiated megafunction \"Antirreboteesquema:inst26\|comparador:inst2\|lpm_compare:LPM_COMPARE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732920856866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732920856866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COMPARE " "Parameter \"lpm_type\" = \"LPM_COMPARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732920856866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732920856866 ""}  } { { "../partekeko/comparador.vhd" "" { Text "F:/Users/Administrador/Documents/GitHub/partekeko/comparador.vhd" 78 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1732920856866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_sgj.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_sgj.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_sgj " "Found entity 1: cmpr_sgj" {  } { { "db/cmpr_sgj.tdf" "" { Text "F:/Users/Administrador/Documents/GitHub/fin/db/cmpr_sgj.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732920856976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732920856976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_sgj Antirreboteesquema:inst26\|comparador:inst2\|lpm_compare:LPM_COMPARE_component\|cmpr_sgj:auto_generated " "Elaborating entity \"cmpr_sgj\" for hierarchy \"Antirreboteesquema:inst26\|comparador:inst2\|lpm_compare:LPM_COMPARE_component\|cmpr_sgj:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732920856978 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll Antirreboteesquema:inst26\|pll:inst3 " "Elaborating entity \"pll\" for hierarchy \"Antirreboteesquema:inst26\|pll:inst3\"" {  } { { "../partekeko/Antirreboteesquema.bdf" "inst3" { Schematic "F:/Users/Administrador/Documents/GitHub/partekeko/Antirreboteesquema.bdf" { { 40 288 424 120 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732920857008 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll Antirreboteesquema:inst26\|pll:inst3\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"Antirreboteesquema:inst26\|pll:inst3\|altpll:altpll_component\"" {  } { { "../autito/pll.vhd" "altpll_component" { Text "F:/Users/Administrador/Documents/GitHub/autito/pll.vhd" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732920857033 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Antirreboteesquema:inst26\|pll:inst3\|altpll:altpll_component " "Elaborated megafunction instantiation \"Antirreboteesquema:inst26\|pll:inst3\|altpll:altpll_component\"" {  } { { "../autito/pll.vhd" "" { Text "F:/Users/Administrador/Documents/GitHub/autito/pll.vhd" 135 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1732920857042 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Antirreboteesquema:inst26\|pll:inst3\|altpll:altpll_component " "Instantiated megafunction \"Antirreboteesquema:inst26\|pll:inst3\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732920857042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1000 " "Parameter \"clk0_divide_by\" = \"1000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732920857042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732920857042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732920857042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732920857042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732920857042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732920857042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732920857042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732920857042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732920857042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732920857042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732920857042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732920857042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732920857042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732920857042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732920857042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732920857042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732920857042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732920857042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732920857042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732920857042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732920857042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732920857042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732920857042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732920857042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732920857042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732920857042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732920857042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732920857042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732920857042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732920857042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732920857042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732920857042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732920857042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732920857042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732920857042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732920857042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732920857042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732920857042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732920857042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732920857042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732920857042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732920857042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732920857042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732920857042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732920857042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732920857042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732920857042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732920857042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732920857042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732920857042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732920857042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732920857042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732920857042 ""}  } { { "../autito/pll.vhd" "" { Text "F:/Users/Administrador/Documents/GitHub/autito/pll.vhd" 135 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1732920857042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_altpll " "Found entity 1: pll_altpll" {  } { { "db/pll_altpll.v" "" { Text "F:/Users/Administrador/Documents/GitHub/fin/db/pll_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732920857199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732920857199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_altpll Antirreboteesquema:inst26\|pll:inst3\|altpll:altpll_component\|pll_altpll:auto_generated " "Elaborating entity \"pll_altpll\" for hierarchy \"Antirreboteesquema:inst26\|pll:inst3\|altpll:altpll_component\|pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732920857205 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controlgeneralversion3_4 controlgeneralversion3_4:inst2 " "Elaborating entity \"controlgeneralversion3_4\" for hierarchy \"controlgeneralversion3_4:inst2\"" {  } { { "fin.bdf" "inst2" { Schematic "F:/Users/Administrador/Documents/GitHub/fin/fin.bdf" { { 184 248 504 360 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732920857212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "actualizacion_paredes actualizacion_paredes:inst4 " "Elaborating entity \"actualizacion_paredes\" for hierarchy \"actualizacion_paredes:inst4\"" {  } { { "fin.bdf" "inst4" { Schematic "F:/Users/Administrador/Documents/GitHub/fin/fin.bdf" { { 496 1168 1288 688 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732920857225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control2 actualizacion_paredes:inst4\|control2:inst1 " "Elaborating entity \"control2\" for hierarchy \"actualizacion_paredes:inst4\|control2:inst1\"" {  } { { "../control/actualizacion_paredes.bdf" "inst1" { Schematic "F:/Users/Administrador/Documents/GitHub/control/actualizacion_paredes.bdf" { { 104 304 456 312 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732920857231 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avanzar avanzar:inst10 " "Elaborating entity \"avanzar\" for hierarchy \"avanzar:inst10\"" {  } { { "fin.bdf" "inst10" { Schematic "F:/Users/Administrador/Documents/GitHub/fin/fin.bdf" { { -120 2040 2184 -8 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732920857242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "esqumaticoADC esqumaticoADC:inst23 " "Elaborating entity \"esqumaticoADC\" for hierarchy \"esqumaticoADC:inst23\"" {  } { { "fin.bdf" "inst23" { Schematic "F:/Users/Administrador/Documents/GitHub/fin/fin.bdf" { { -152 1584 1792 -8 "inst23" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732920857247 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "pll1 inst2 " "Block or symbol \"pll1\" of instance \"inst2\" overlaps another block or symbol" {  } { { "../derecho/esqumaticoADC.bdf" "" { Schematic "F:/Users/Administrador/Documents/GitHub/derecho/esqumaticoADC.bdf" { { 80 32 296 232 "inst2" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1732920857249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adc esqumaticoADC:inst23\|adc:inst " "Elaborating entity \"adc\" for hierarchy \"esqumaticoADC:inst23\|adc:inst\"" {  } { { "../derecho/esqumaticoADC.bdf" "inst" { Schematic "F:/Users/Administrador/Documents/GitHub/derecho/esqumaticoADC.bdf" { { 88 552 760 328 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732920857258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adc_adc_mega_0 esqumaticoADC:inst23\|adc:inst\|adc_adc_mega_0:adc_mega_0 " "Elaborating entity \"adc_adc_mega_0\" for hierarchy \"esqumaticoADC:inst23\|adc:inst\|adc_adc_mega_0:adc_mega_0\"" {  } { { "../derecho/adc.vhd" "adc_mega_0" { Text "F:/Users/Administrador/Documents/GitHub/derecho/adc.vhd" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732920857265 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_avalon_adv_adc esqumaticoADC:inst23\|adc:inst\|adc_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL " "Elaborating entity \"altera_up_avalon_adv_adc\" for hierarchy \"esqumaticoADC:inst23\|adc:inst\|adc_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\"" {  } { { "../autito/Bloque_ADC_controller/adc_adc_mega_0.v" "ADC_CTRL" { Text "F:/Users/Administrador/Documents/GitHub/autito/Bloque_ADC_controller/adc_adc_mega_0.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732920857277 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparador_adc esqumaticoADC:inst23\|comparador_adc:inst1 " "Elaborating entity \"comparador_adc\" for hierarchy \"esqumaticoADC:inst23\|comparador_adc:inst1\"" {  } { { "../derecho/esqumaticoADC.bdf" "inst1" { Schematic "F:/Users/Administrador/Documents/GitHub/derecho/esqumaticoADC.bdf" { { 168 944 1104 248 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732920857327 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare esqumaticoADC:inst23\|comparador_adc:inst1\|lpm_compare:LPM_COMPARE_component " "Elaborating entity \"lpm_compare\" for hierarchy \"esqumaticoADC:inst23\|comparador_adc:inst1\|lpm_compare:LPM_COMPARE_component\"" {  } { { "../derecho/comparador_adc.vhd" "LPM_COMPARE_component" { Text "F:/Users/Administrador/Documents/GitHub/derecho/comparador_adc.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732920857334 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "esqumaticoADC:inst23\|comparador_adc:inst1\|lpm_compare:LPM_COMPARE_component " "Elaborated megafunction instantiation \"esqumaticoADC:inst23\|comparador_adc:inst1\|lpm_compare:LPM_COMPARE_component\"" {  } { { "../derecho/comparador_adc.vhd" "" { Text "F:/Users/Administrador/Documents/GitHub/derecho/comparador_adc.vhd" 78 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1732920857341 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "esqumaticoADC:inst23\|comparador_adc:inst1\|lpm_compare:LPM_COMPARE_component " "Instantiated megafunction \"esqumaticoADC:inst23\|comparador_adc:inst1\|lpm_compare:LPM_COMPARE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732920857341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732920857341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COMPARE " "Parameter \"lpm_type\" = \"LPM_COMPARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732920857341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 12 " "Parameter \"lpm_width\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732920857341 ""}  } { { "../derecho/comparador_adc.vhd" "" { Text "F:/Users/Administrador/Documents/GitHub/derecho/comparador_adc.vhd" 78 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1732920857341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_tgj.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_tgj.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_tgj " "Found entity 1: cmpr_tgj" {  } { { "db/cmpr_tgj.tdf" "" { Text "F:/Users/Administrador/Documents/GitHub/fin/db/cmpr_tgj.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732920857451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732920857451 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_tgj esqumaticoADC:inst23\|comparador_adc:inst1\|lpm_compare:LPM_COMPARE_component\|cmpr_tgj:auto_generated " "Elaborating entity \"cmpr_tgj\" for hierarchy \"esqumaticoADC:inst23\|comparador_adc:inst1\|lpm_compare:LPM_COMPARE_component\|cmpr_tgj:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732920857457 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contadorcuadriculas contadorcuadriculas:inst16 " "Elaborating entity \"contadorcuadriculas\" for hierarchy \"contadorcuadriculas:inst16\"" {  } { { "fin.bdf" "inst16" { Schematic "F:/Users/Administrador/Documents/GitHub/fin/fin.bdf" { { 1000 1328 1424 1192 "inst16" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732920857479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_de_cuadriculas contadorcuadriculas:inst16\|contador_de_cuadriculas:inst " "Elaborating entity \"contador_de_cuadriculas\" for hierarchy \"contadorcuadriculas:inst16\|contador_de_cuadriculas:inst\"" {  } { { "../contadordecuadriculas2/contadorcuadriculas.bdf" "inst" { Schematic "F:/Users/Administrador/Documents/GitHub/contadordecuadriculas2/contadorcuadriculas.bdf" { { 144 368 504 320 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732920857483 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../autito/Bloque_ADC_controller/altera_up_avalon_adv_adc.v" "" { Text "F:/Users/Administrador/Documents/GitHub/autito/Bloque_ADC_controller/altera_up_avalon_adv_adc.v" 28 -1 0 } } { "../vecinos/controlgeneralversion3_4.vhd" "" { Text "F:/Users/Administrador/Documents/GitHub/vecinos/controlgeneralversion3_4.vhd" 76 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1732920859177 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1732920859177 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "aleb VCC " "Pin \"aleb\" is stuck at VCC" {  } { { "fin.bdf" "" { Schematic "F:/Users/Administrador/Documents/GitHub/fin/fin.bdf" { { 1032 2664 2840 1048 "aleb" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1732920859693 "|fin|aleb"} { "Warning" "WMLS_MLS_STUCK_PIN" "q\[15\] GND " "Pin \"q\[15\]\" is stuck at GND" {  } { { "fin.bdf" "" { Schematic "F:/Users/Administrador/Documents/GitHub/fin/fin.bdf" { { 744 2440 2616 760 "q\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1732920859693 "|fin|q[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "q\[14\] GND " "Pin \"q\[14\]\" is stuck at GND" {  } { { "fin.bdf" "" { Schematic "F:/Users/Administrador/Documents/GitHub/fin/fin.bdf" { { 744 2440 2616 760 "q\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1732920859693 "|fin|q[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "q\[13\] GND " "Pin \"q\[13\]\" is stuck at GND" {  } { { "fin.bdf" "" { Schematic "F:/Users/Administrador/Documents/GitHub/fin/fin.bdf" { { 744 2440 2616 760 "q\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1732920859693 "|fin|q[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "q\[12\] GND " "Pin \"q\[12\]\" is stuck at GND" {  } { { "fin.bdf" "" { Schematic "F:/Users/Administrador/Documents/GitHub/fin/fin.bdf" { { 744 2440 2616 760 "q\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1732920859693 "|fin|q[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "q\[11\] GND " "Pin \"q\[11\]\" is stuck at GND" {  } { { "fin.bdf" "" { Schematic "F:/Users/Administrador/Documents/GitHub/fin/fin.bdf" { { 744 2440 2616 760 "q\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1732920859693 "|fin|q[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "q\[10\] GND " "Pin \"q\[10\]\" is stuck at GND" {  } { { "fin.bdf" "" { Schematic "F:/Users/Administrador/Documents/GitHub/fin/fin.bdf" { { 744 2440 2616 760 "q\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1732920859693 "|fin|q[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "q\[9\] GND " "Pin \"q\[9\]\" is stuck at GND" {  } { { "fin.bdf" "" { Schematic "F:/Users/Administrador/Documents/GitHub/fin/fin.bdf" { { 744 2440 2616 760 "q\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1732920859693 "|fin|q[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "q\[8\] GND " "Pin \"q\[8\]\" is stuck at GND" {  } { { "fin.bdf" "" { Schematic "F:/Users/Administrador/Documents/GitHub/fin/fin.bdf" { { 744 2440 2616 760 "q\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1732920859693 "|fin|q[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "q\[7\] GND " "Pin \"q\[7\]\" is stuck at GND" {  } { { "fin.bdf" "" { Schematic "F:/Users/Administrador/Documents/GitHub/fin/fin.bdf" { { 744 2440 2616 760 "q\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1732920859693 "|fin|q[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "q\[6\] GND " "Pin \"q\[6\]\" is stuck at GND" {  } { { "fin.bdf" "" { Schematic "F:/Users/Administrador/Documents/GitHub/fin/fin.bdf" { { 744 2440 2616 760 "q\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1732920859693 "|fin|q[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "q\[5\] GND " "Pin \"q\[5\]\" is stuck at GND" {  } { { "fin.bdf" "" { Schematic "F:/Users/Administrador/Documents/GitHub/fin/fin.bdf" { { 744 2440 2616 760 "q\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1732920859693 "|fin|q[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "q\[4\] GND " "Pin \"q\[4\]\" is stuck at GND" {  } { { "fin.bdf" "" { Schematic "F:/Users/Administrador/Documents/GitHub/fin/fin.bdf" { { 744 2440 2616 760 "q\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1732920859693 "|fin|q[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "q\[3\] GND " "Pin \"q\[3\]\" is stuck at GND" {  } { { "fin.bdf" "" { Schematic "F:/Users/Administrador/Documents/GitHub/fin/fin.bdf" { { 744 2440 2616 760 "q\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1732920859693 "|fin|q[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "q\[2\] GND " "Pin \"q\[2\]\" is stuck at GND" {  } { { "fin.bdf" "" { Schematic "F:/Users/Administrador/Documents/GitHub/fin/fin.bdf" { { 744 2440 2616 760 "q\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1732920859693 "|fin|q[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "q\[1\] GND " "Pin \"q\[1\]\" is stuck at GND" {  } { { "fin.bdf" "" { Schematic "F:/Users/Administrador/Documents/GitHub/fin/fin.bdf" { { 744 2440 2616 760 "q\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1732920859693 "|fin|q[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "q\[0\] GND " "Pin \"q\[0\]\" is stuck at GND" {  } { { "fin.bdf" "" { Schematic "F:/Users/Administrador/Documents/GitHub/fin/fin.bdf" { { 744 2440 2616 760 "q\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1732920859693 "|fin|q[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1732920859693 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "inst26\|inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\] inst26\|inst6\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "The launch and latch times for the relationship between source clock: inst26\|inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\] and destination clock: inst26\|inst6\|altpll_component\|auto_generated\|pll1\|clk\[0\] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "Quartus II" 0 -1 1732920859900 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1732920859939 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "inst26\|inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\] inst26\|inst6\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "The launch and latch times for the relationship between source clock: inst26\|inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\] and destination clock: inst26\|inst6\|altpll_component\|auto_generated\|pll1\|clk\[0\] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "Quartus II" 0 -1 1732920860196 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "7 " "7 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1732920860856 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "4 0 4 0 0 " "Adding 4 node(s), including 0 DDIO, 4 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1732920861429 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1732920861429 ""}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "esqumaticoADC:inst23\|pll1:inst2\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1 CLK\[1\] clk1_multiply_by clk1_divide_by " "PLL \"esqumaticoADC:inst23\|pll1:inst2\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1\" has parameters clk1_multiply_by and clk1_divide_by specified but port CLK\[1\] is not connected" {  } { { "db/pll1_altpll.v" "" { Text "F:/Users/Administrador/Documents/GitHub/fin/db/pll1_altpll.v" 50 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "../derecho/pll1.vhd" "" { Text "F:/Users/Administrador/Documents/GitHub/derecho/pll1.vhd" 148 0 0 } } { "../derecho/esqumaticoADC.bdf" "" { Schematic "F:/Users/Administrador/Documents/GitHub/derecho/esqumaticoADC.bdf" { { 80 32 296 232 "inst2" "" } } } } { "fin.bdf" "" { Schematic "F:/Users/Administrador/Documents/GitHub/fin/fin.bdf" { { -152 1584 1792 -8 "inst23" "" } } } }  } 0 15899 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "Quartus II" 0 -1 1732920861563 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s " "No output dependent on input pin \"s\"" {  } { { "fin.bdf" "" { Schematic "F:/Users/Administrador/Documents/GitHub/fin/fin.bdf" { { 640 -184 -16 656 "s" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1732920861668 "|fin|s"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1732920861668 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "497 " "Implemented 497 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1732920861671 ""} { "Info" "ICUT_CUT_TM_OPINS" "31 " "Implemented 31 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1732920861671 ""} { "Info" "ICUT_CUT_TM_LCELLS" "457 " "Implemented 457 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1732920861671 ""} { "Info" "ICUT_CUT_TM_PLLS" "4 " "Implemented 4 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1732920861671 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1732920861671 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 27 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 27 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4653 " "Peak virtual memory: 4653 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1732920861775 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 29 19:54:21 2024 " "Processing ended: Fri Nov 29 19:54:21 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1732920861775 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1732920861775 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1732920861775 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1732920861775 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1732920863764 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1732920863765 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 29 19:54:23 2024 " "Processing started: Fri Nov 29 19:54:23 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1732920863765 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1732920863765 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off fin -c fin " "Command: quartus_fit --read_settings_files=off --write_settings_files=off fin -c fin" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1732920863765 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1732920863940 ""}
{ "Info" "0" "" "Project  = fin" {  } {  } 0 0 "Project  = fin" 0 0 "Fitter" 0 0 1732920863941 ""}
{ "Info" "0" "" "Revision = fin" {  } {  } 0 0 "Revision = fin" 0 0 "Fitter" 0 0 1732920863941 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1732920864058 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "fin EP4CE22F17C6 " "Selected device EP4CE22F17C6 for design \"fin\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1732920864080 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1732920864175 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1732920864176 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1732920864176 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pll1:inst5\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"pll1:inst5\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll1:inst5\|altpll:altpll_component\|pll1_altpll:auto_generated\|wire_pll1_clk\[0\] 1 50 0 0 " "Implementing clock multiplication of 1, clock division of 50, and phase shift of 0 degrees (0 ps) for pll1:inst5\|altpll:altpll_component\|pll1_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll1_altpll.v" "" { Text "F:/Users/Administrador/Documents/GitHub/fin/db/pll1_altpll.v" 50 -1 0 } } { "" "" { Generic "F:/Users/Administrador/Documents/GitHub/fin/" { { 0 { 0 ""} 0 431 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1732920864329 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll1:inst5\|altpll:altpll_component\|pll1_altpll:auto_generated\|wire_pll1_clk\[1\] 1 1250 0 0 " "Implementing clock multiplication of 1, clock division of 1250, and phase shift of 0 degrees (0 ps) for pll1:inst5\|altpll:altpll_component\|pll1_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/pll1_altpll.v" "" { Text "F:/Users/Administrador/Documents/GitHub/fin/db/pll1_altpll.v" 50 -1 0 } } { "" "" { Generic "F:/Users/Administrador/Documents/GitHub/fin/" { { 0 { 0 ""} 0 432 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1732920864329 ""}  } { { "db/pll1_altpll.v" "" { Text "F:/Users/Administrador/Documents/GitHub/fin/db/pll1_altpll.v" 50 -1 0 } } { "" "" { Generic "F:/Users/Administrador/Documents/GitHub/fin/" { { 0 { 0 ""} 0 431 9224 9983 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1732920864329 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "esqumaticoADC:inst23\|pll1:inst2\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"esqumaticoADC:inst23\|pll1:inst2\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "esqumaticoADC:inst23\|pll1:inst2\|altpll:altpll_component\|pll1_altpll:auto_generated\|wire_pll1_clk\[0\] 1 50 0 0 " "Implementing clock multiplication of 1, clock division of 50, and phase shift of 0 degrees (0 ps) for esqumaticoADC:inst23\|pll1:inst2\|altpll:altpll_component\|pll1_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll1_altpll.v" "" { Text "F:/Users/Administrador/Documents/GitHub/fin/db/pll1_altpll.v" 50 -1 0 } } { "" "" { Generic "F:/Users/Administrador/Documents/GitHub/fin/" { { 0 { 0 ""} 0 473 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1732920864331 ""}  } { { "db/pll1_altpll.v" "" { Text "F:/Users/Administrador/Documents/GitHub/fin/db/pll1_altpll.v" 50 -1 0 } } { "" "" { Generic "F:/Users/Administrador/Documents/GitHub/fin/" { { 0 { 0 ""} 0 473 9224 9983 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1732920864331 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "Antirreboteesquema:inst26\|pll:inst3\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"Antirreboteesquema:inst26\|pll:inst3\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "Antirreboteesquema:inst26\|pll:inst3\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] 1 1000 0 0 " "Implementing clock multiplication of 1, clock division of 1000, and phase shift of 0 degrees (0 ps) for Antirreboteesquema:inst26\|pll:inst3\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_altpll.v" "" { Text "F:/Users/Administrador/Documents/GitHub/fin/db/pll_altpll.v" 46 -1 0 } } { "" "" { Generic "F:/Users/Administrador/Documents/GitHub/fin/" { { 0 { 0 ""} 0 320 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1732920864332 ""}  } { { "db/pll_altpll.v" "" { Text "F:/Users/Administrador/Documents/GitHub/fin/db/pll_altpll.v" 46 -1 0 } } { "" "" { Generic "F:/Users/Administrador/Documents/GitHub/fin/" { { 0 { 0 ""} 0 320 9224 9983 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1732920864332 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "Antirreboteesquema:inst26\|pll10k:inst6\|altpll:altpll_component\|pll10k_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"Antirreboteesquema:inst26\|pll10k:inst6\|altpll:altpll_component\|pll10k_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "Antirreboteesquema:inst26\|pll10k:inst6\|altpll:altpll_component\|pll10k_altpll:auto_generated\|wire_pll1_clk\[0\] 3 100000 0 0 " "Implementing clock multiplication of 3, clock division of 100000, and phase shift of 0 degrees (0 ps) for Antirreboteesquema:inst26\|pll10k:inst6\|altpll:altpll_component\|pll10k_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll10k_altpll.v" "" { Text "F:/Users/Administrador/Documents/GitHub/fin/db/pll10k_altpll.v" 46 -1 0 } } { "" "" { Generic "F:/Users/Administrador/Documents/GitHub/fin/" { { 0 { 0 ""} 0 342 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1732920864336 ""}  } { { "db/pll10k_altpll.v" "" { Text "F:/Users/Administrador/Documents/GitHub/fin/db/pll10k_altpll.v" 46 -1 0 } } { "" "" { Generic "F:/Users/Administrador/Documents/GitHub/fin/" { { 0 { 0 ""} 0 342 9224 9983 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1732920864336 ""}
{ "Critical Warning" "WCUT_PLL_INCLK_SRC_PLL_OUT_CLK_FREQ_DIFF_MAIN" "Antirreboteesquema:inst26\|pll:inst3\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 " "The input clock frequency specification of PLL \"Antirreboteesquema:inst26\|pll:inst3\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" is different from the output clock frequency specification of the source PLLs that are driving it" { { "Critical Warning" "WCUT_PLL_INCLK_SRC_PLL_OUT_CLK_FREQ_DIFF_DETAIL" "Antirreboteesquema:inst26\|pll:inst3\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 0 pll1:inst5\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1 0 50.0 MHz 1.0 MHz " "Input port inclk\[0\] of PLL \"Antirreboteesquema:inst26\|pll:inst3\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" and its source clk\[0\] (the output port of PLL \"pll1:inst5\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1\") have different specified frequencies, 50.0 MHz and 1.0 MHz respectively" {  } { { "db/pll_altpll.v" "" { Text "F:/Users/Administrador/Documents/GitHub/fin/db/pll_altpll.v" 46 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "../autito/pll.vhd" "" { Text "F:/Users/Administrador/Documents/GitHub/autito/pll.vhd" 135 0 0 } } { "../partekeko/Antirreboteesquema.bdf" "" { Schematic "F:/Users/Administrador/Documents/GitHub/partekeko/Antirreboteesquema.bdf" { { 40 288 424 120 "inst3" "" } } } } { "fin.bdf" "" { Schematic "F:/Users/Administrador/Documents/GitHub/fin/fin.bdf" { { 736 272 440 864 "inst26" "" } } } } { "db/pll1_altpll.v" "" { Text "F:/Users/Administrador/Documents/GitHub/fin/db/pll1_altpll.v" 50 -1 0 } } { "../derecho/pll1.vhd" "" { Text "F:/Users/Administrador/Documents/GitHub/derecho/pll1.vhd" 148 0 0 } } { "fin.bdf" "" { Schematic "F:/Users/Administrador/Documents/GitHub/fin/fin.bdf" { { 40 1944 2208 208 "inst5" "" } } } }  } 1 15043 "Input port inclk\[%2!d!\] of PLL \"%1!s!\" and its source clk\[%4!d!\] (the output port of PLL \"%3!s!\") have different specified frequencies, %5!s! and %6!s! respectively" 0 0 "Quartus II" 0 -1 1732920864382 ""}  } { { "db/pll_altpll.v" "" { Text "F:/Users/Administrador/Documents/GitHub/fin/db/pll_altpll.v" 46 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "../autito/pll.vhd" "" { Text "F:/Users/Administrador/Documents/GitHub/autito/pll.vhd" 135 0 0 } } { "../partekeko/Antirreboteesquema.bdf" "" { Schematic "F:/Users/Administrador/Documents/GitHub/partekeko/Antirreboteesquema.bdf" { { 40 288 424 120 "inst3" "" } } } } { "fin.bdf" "" { Schematic "F:/Users/Administrador/Documents/GitHub/fin/fin.bdf" { { 736 272 440 864 "inst26" "" } } } }  } 1 15042 "The input clock frequency specification of PLL \"%1!s!\" is different from the output clock frequency specification of the source PLLs that are driving it" 0 0 "Fitter" 0 -1 1732920864382 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1732920864390 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1732920864408 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C6 " "Device EP4CE10F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1732920864876 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C6 " "Device EP4CE6F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1732920864876 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C6 " "Device EP4CE15F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1732920864876 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1732920864876 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Users/Administrador/Documents/GitHub/fin/" { { 0 { 0 ""} 0 1026 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1732920864879 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Users/Administrador/Documents/GitHub/fin/" { { 0 { 0 ""} 0 1028 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1732920864879 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Users/Administrador/Documents/GitHub/fin/" { { 0 { 0 ""} 0 1030 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1732920864879 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Users/Administrador/Documents/GitHub/fin/" { { 0 { 0 ""} 0 1032 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1732920864879 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Users/Administrador/Documents/GitHub/fin/" { { 0 { 0 ""} 0 1034 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1732920864879 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1732920864879 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1732920864881 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "18 36 " "No exact pin location assignment(s) for 18 pins of 36 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aleb " "Pin aleb not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { aleb } } } { "fin.bdf" "" { Schematic "F:/Users/Administrador/Documents/GitHub/fin/fin.bdf" { { 1032 2664 2840 1048 "aleb" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { aleb } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Users/Administrador/Documents/GitHub/fin/" { { 0 { 0 ""} 0 90 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1732920865744 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pin_name1 " "Pin pin_name1 not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { pin_name1 } } } { "fin.bdf" "" { Schematic "F:/Users/Administrador/Documents/GitHub/fin/fin.bdf" { { 1016 2320 2496 1032 "pin_name1" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pin_name1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Users/Administrador/Documents/GitHub/fin/" { { 0 { 0 ""} 0 91 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1732920865744 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "q\[15\] " "Pin q\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { q[15] } } } { "fin.bdf" "" { Schematic "F:/Users/Administrador/Documents/GitHub/fin/fin.bdf" { { 744 2440 2616 760 "q" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { q[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Users/Administrador/Documents/GitHub/fin/" { { 0 { 0 ""} 0 56 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1732920865744 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "q\[14\] " "Pin q\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { q[14] } } } { "fin.bdf" "" { Schematic "F:/Users/Administrador/Documents/GitHub/fin/fin.bdf" { { 744 2440 2616 760 "q" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { q[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Users/Administrador/Documents/GitHub/fin/" { { 0 { 0 ""} 0 57 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1732920865744 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "q\[13\] " "Pin q\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { q[13] } } } { "fin.bdf" "" { Schematic "F:/Users/Administrador/Documents/GitHub/fin/fin.bdf" { { 744 2440 2616 760 "q" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { q[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Users/Administrador/Documents/GitHub/fin/" { { 0 { 0 ""} 0 58 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1732920865744 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "q\[12\] " "Pin q\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { q[12] } } } { "fin.bdf" "" { Schematic "F:/Users/Administrador/Documents/GitHub/fin/fin.bdf" { { 744 2440 2616 760 "q" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { q[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Users/Administrador/Documents/GitHub/fin/" { { 0 { 0 ""} 0 59 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1732920865744 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "q\[11\] " "Pin q\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { q[11] } } } { "fin.bdf" "" { Schematic "F:/Users/Administrador/Documents/GitHub/fin/fin.bdf" { { 744 2440 2616 760 "q" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { q[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Users/Administrador/Documents/GitHub/fin/" { { 0 { 0 ""} 0 60 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1732920865744 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "q\[10\] " "Pin q\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { q[10] } } } { "fin.bdf" "" { Schematic "F:/Users/Administrador/Documents/GitHub/fin/fin.bdf" { { 744 2440 2616 760 "q" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { q[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Users/Administrador/Documents/GitHub/fin/" { { 0 { 0 ""} 0 61 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1732920865744 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "q\[9\] " "Pin q\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { q[9] } } } { "fin.bdf" "" { Schematic "F:/Users/Administrador/Documents/GitHub/fin/fin.bdf" { { 744 2440 2616 760 "q" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { q[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Users/Administrador/Documents/GitHub/fin/" { { 0 { 0 ""} 0 62 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1732920865744 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "q\[8\] " "Pin q\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { q[8] } } } { "fin.bdf" "" { Schematic "F:/Users/Administrador/Documents/GitHub/fin/fin.bdf" { { 744 2440 2616 760 "q" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { q[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Users/Administrador/Documents/GitHub/fin/" { { 0 { 0 ""} 0 63 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1732920865744 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "q\[7\] " "Pin q\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { q[7] } } } { "fin.bdf" "" { Schematic "F:/Users/Administrador/Documents/GitHub/fin/fin.bdf" { { 744 2440 2616 760 "q" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { q[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Users/Administrador/Documents/GitHub/fin/" { { 0 { 0 ""} 0 64 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1732920865744 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "q\[6\] " "Pin q\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { q[6] } } } { "fin.bdf" "" { Schematic "F:/Users/Administrador/Documents/GitHub/fin/fin.bdf" { { 744 2440 2616 760 "q" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { q[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Users/Administrador/Documents/GitHub/fin/" { { 0 { 0 ""} 0 65 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1732920865744 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "q\[5\] " "Pin q\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { q[5] } } } { "fin.bdf" "" { Schematic "F:/Users/Administrador/Documents/GitHub/fin/fin.bdf" { { 744 2440 2616 760 "q" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { q[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Users/Administrador/Documents/GitHub/fin/" { { 0 { 0 ""} 0 66 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1732920865744 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "q\[4\] " "Pin q\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { q[4] } } } { "fin.bdf" "" { Schematic "F:/Users/Administrador/Documents/GitHub/fin/fin.bdf" { { 744 2440 2616 760 "q" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { q[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Users/Administrador/Documents/GitHub/fin/" { { 0 { 0 ""} 0 67 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1732920865744 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "q\[3\] " "Pin q\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { q[3] } } } { "fin.bdf" "" { Schematic "F:/Users/Administrador/Documents/GitHub/fin/fin.bdf" { { 744 2440 2616 760 "q" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { q[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Users/Administrador/Documents/GitHub/fin/" { { 0 { 0 ""} 0 68 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1732920865744 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "q\[2\] " "Pin q\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { q[2] } } } { "fin.bdf" "" { Schematic "F:/Users/Administrador/Documents/GitHub/fin/fin.bdf" { { 744 2440 2616 760 "q" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { q[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Users/Administrador/Documents/GitHub/fin/" { { 0 { 0 ""} 0 69 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1732920865744 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "q\[1\] " "Pin q\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { q[1] } } } { "fin.bdf" "" { Schematic "F:/Users/Administrador/Documents/GitHub/fin/fin.bdf" { { 744 2440 2616 760 "q" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { q[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Users/Administrador/Documents/GitHub/fin/" { { 0 { 0 ""} 0 70 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1732920865744 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "q\[0\] " "Pin q\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { q[0] } } } { "fin.bdf" "" { Schematic "F:/Users/Administrador/Documents/GitHub/fin/fin.bdf" { { 744 2440 2616 760 "q" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { q[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Users/Administrador/Documents/GitHub/fin/" { { 0 { 0 ""} 0 71 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1732920865744 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1732920865744 ""}
{ "Warning" "WFSAC_FSAC_PLL_MERGING_PARAMETERS_MISMATCH_WARNING" "esqumaticoADC:inst23\|pll1:inst2\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1 pll1:inst5\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1 " "The parameters of the PLL esqumaticoADC:inst23\|pll1:inst2\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1 and the PLL pll1:inst5\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1 do not have the same values - hence these PLLs cannot be merged" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "M pll1:inst5\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1 esqumaticoADC:inst23\|pll1:inst2\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1 " "The values of the parameter \"M\" do not match for the PLL atoms pll1:inst5\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1 and PLL esqumaticoADC:inst23\|pll1:inst2\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "M pll1:inst5\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1 13 " "The value of the parameter \"M\" for the PLL atom pll1:inst5\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1 is 13" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Quartus II" 0 -1 1732920865754 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "M esqumaticoADC:inst23\|pll1:inst2\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1 10 " "The value of the parameter \"M\" for the PLL atom esqumaticoADC:inst23\|pll1:inst2\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1 is 10" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Quartus II" 0 -1 1732920865754 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Quartus II" 0 -1 1732920865754 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "N pll1:inst5\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1 esqumaticoADC:inst23\|pll1:inst2\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1 " "The values of the parameter \"N\" do not match for the PLL atoms pll1:inst5\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1 and PLL esqumaticoADC:inst23\|pll1:inst2\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "N pll1:inst5\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1 2 " "The value of the parameter \"N\" for the PLL atom pll1:inst5\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1 is 2" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Quartus II" 0 -1 1732920865754 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "N esqumaticoADC:inst23\|pll1:inst2\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1 1 " "The value of the parameter \"N\" for the PLL atom esqumaticoADC:inst23\|pll1:inst2\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1 is 1" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Quartus II" 0 -1 1732920865754 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Quartus II" 0 -1 1732920865754 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "Min Lock Period pll1:inst5\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1 esqumaticoADC:inst23\|pll1:inst2\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1 " "The values of the parameter \"Min Lock Period\" do not match for the PLL atoms pll1:inst5\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1 and PLL esqumaticoADC:inst23\|pll1:inst2\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Min Lock Period pll1:inst5\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1 9997 " "The value of the parameter \"Min Lock Period\" for the PLL atom pll1:inst5\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1 is 9997" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Quartus II" 0 -1 1732920865754 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Min Lock Period esqumaticoADC:inst23\|pll1:inst2\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1 15380 " "The value of the parameter \"Min Lock Period\" for the PLL atom esqumaticoADC:inst23\|pll1:inst2\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1 is 15380" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Quartus II" 0 -1 1732920865754 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Quartus II" 0 -1 1732920865754 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "Max Lock Period pll1:inst5\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1 esqumaticoADC:inst23\|pll1:inst2\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1 " "The values of the parameter \"Max Lock Period\" do not match for the PLL atoms pll1:inst5\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1 and PLL esqumaticoADC:inst23\|pll1:inst2\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Max Lock Period pll1:inst5\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1 21664 " "The value of the parameter \"Max Lock Period\" for the PLL atom pll1:inst5\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1 is 21664" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Quartus II" 0 -1 1732920865754 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Max Lock Period esqumaticoADC:inst23\|pll1:inst2\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1 33330 " "The value of the parameter \"Max Lock Period\" for the PLL atom esqumaticoADC:inst23\|pll1:inst2\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1 is 33330" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Quartus II" 0 -1 1732920865754 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Quartus II" 0 -1 1732920865754 ""}  } { { "db/pll1_altpll.v" "" { Text "F:/Users/Administrador/Documents/GitHub/fin/db/pll1_altpll.v" 92 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { esqumaticoADC:inst23|pll1:inst2|altpll:altpll_component|pll1_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Users/Administrador/Documents/GitHub/fin/" { { 0 { 0 ""} 0 473 9224 9983 0} { 0 { 0 ""} 0 431 9224 9983 0}  }  } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pll1:inst5|altpll:altpll_component|pll1_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } }  } 0 176127 "The parameters of the PLL %1!s! and the PLL %2!s! do not have the same values - hence these PLLs cannot be merged" 0 0 "Fitter" 0 -1 1732920865754 ""}
{ "Warning" "WFSAC_FSAC_PLL_MERGING_PARAMETERS_MISMATCH_WARNING" "Antirreboteesquema:inst26\|pll10k:inst6\|altpll:altpll_component\|pll10k_altpll:auto_generated\|pll1 pll1:inst5\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1 " "The parameters of the PLL Antirreboteesquema:inst26\|pll10k:inst6\|altpll:altpll_component\|pll10k_altpll:auto_generated\|pll1 and the PLL pll1:inst5\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1 do not have the same values - hence these PLLs cannot be merged" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "M pll1:inst5\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1 Antirreboteesquema:inst26\|pll10k:inst6\|altpll:altpll_component\|pll10k_altpll:auto_generated\|pll1 " "The values of the parameter \"M\" do not match for the PLL atoms pll1:inst5\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1 and PLL Antirreboteesquema:inst26\|pll10k:inst6\|altpll:altpll_component\|pll10k_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "M pll1:inst5\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1 13 " "The value of the parameter \"M\" for the PLL atom pll1:inst5\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1 is 13" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Quartus II" 0 -1 1732920865756 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "M Antirreboteesquema:inst26\|pll10k:inst6\|altpll:altpll_component\|pll10k_altpll:auto_generated\|pll1 6 " "The value of the parameter \"M\" for the PLL atom Antirreboteesquema:inst26\|pll10k:inst6\|altpll:altpll_component\|pll10k_altpll:auto_generated\|pll1 is 6" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Quartus II" 0 -1 1732920865756 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Quartus II" 0 -1 1732920865756 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "N pll1:inst5\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1 Antirreboteesquema:inst26\|pll10k:inst6\|altpll:altpll_component\|pll10k_altpll:auto_generated\|pll1 " "The values of the parameter \"N\" do not match for the PLL atoms pll1:inst5\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1 and PLL Antirreboteesquema:inst26\|pll10k:inst6\|altpll:altpll_component\|pll10k_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "N pll1:inst5\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1 2 " "The value of the parameter \"N\" for the PLL atom pll1:inst5\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1 is 2" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Quartus II" 0 -1 1732920865756 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "N Antirreboteesquema:inst26\|pll10k:inst6\|altpll:altpll_component\|pll10k_altpll:auto_generated\|pll1 1 " "The value of the parameter \"N\" for the PLL atom Antirreboteesquema:inst26\|pll10k:inst6\|altpll:altpll_component\|pll10k_altpll:auto_generated\|pll1 is 1" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Quartus II" 0 -1 1732920865756 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Quartus II" 0 -1 1732920865756 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "Min Lock Period pll1:inst5\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1 Antirreboteesquema:inst26\|pll10k:inst6\|altpll:altpll_component\|pll10k_altpll:auto_generated\|pll1 " "The values of the parameter \"Min Lock Period\" do not match for the PLL atoms pll1:inst5\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1 and PLL Antirreboteesquema:inst26\|pll10k:inst6\|altpll:altpll_component\|pll10k_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Min Lock Period pll1:inst5\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1 9997 " "The value of the parameter \"Min Lock Period\" for the PLL atom pll1:inst5\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1 is 9997" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Quartus II" 0 -1 1732920865756 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Min Lock Period Antirreboteesquema:inst26\|pll10k:inst6\|altpll:altpll_component\|pll10k_altpll:auto_generated\|pll1 9228 " "The value of the parameter \"Min Lock Period\" for the PLL atom Antirreboteesquema:inst26\|pll10k:inst6\|altpll:altpll_component\|pll10k_altpll:auto_generated\|pll1 is 9228" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Quartus II" 0 -1 1732920865756 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Quartus II" 0 -1 1732920865756 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "Max Lock Period pll1:inst5\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1 Antirreboteesquema:inst26\|pll10k:inst6\|altpll:altpll_component\|pll10k_altpll:auto_generated\|pll1 " "The values of the parameter \"Max Lock Period\" do not match for the PLL atoms pll1:inst5\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1 and PLL Antirreboteesquema:inst26\|pll10k:inst6\|altpll:altpll_component\|pll10k_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Max Lock Period pll1:inst5\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1 21664 " "The value of the parameter \"Max Lock Period\" for the PLL atom pll1:inst5\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1 is 21664" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Quartus II" 0 -1 1732920865756 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Max Lock Period Antirreboteesquema:inst26\|pll10k:inst6\|altpll:altpll_component\|pll10k_altpll:auto_generated\|pll1 19998 " "The value of the parameter \"Max Lock Period\" for the PLL atom Antirreboteesquema:inst26\|pll10k:inst6\|altpll:altpll_component\|pll10k_altpll:auto_generated\|pll1 is 19998" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Quartus II" 0 -1 1732920865756 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Quartus II" 0 -1 1732920865756 ""}  } { { "db/pll10k_altpll.v" "" { Text "F:/Users/Administrador/Documents/GitHub/fin/db/pll10k_altpll.v" 80 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Antirreboteesquema:inst26|pll10k:inst6|altpll:altpll_component|pll10k_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Users/Administrador/Documents/GitHub/fin/" { { 0 { 0 ""} 0 342 9224 9983 0} { 0 { 0 ""} 0 431 9224 9983 0}  }  } } { "db/pll1_altpll.v" "" { Text "F:/Users/Administrador/Documents/GitHub/fin/db/pll1_altpll.v" 92 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pll1:inst5|altpll:altpll_component|pll1_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } }  } 0 176127 "The parameters of the PLL %1!s! and the PLL %2!s! do not have the same values - hence these PLLs cannot be merged" 0 0 "Fitter" 0 -1 1732920865756 ""}
{ "Warning" "WFSAC_FSAC_PLL_MERGING_PARAMETERS_MISMATCH_WARNING" "Antirreboteesquema:inst26\|pll10k:inst6\|altpll:altpll_component\|pll10k_altpll:auto_generated\|pll1 esqumaticoADC:inst23\|pll1:inst2\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1 " "The parameters of the PLL Antirreboteesquema:inst26\|pll10k:inst6\|altpll:altpll_component\|pll10k_altpll:auto_generated\|pll1 and the PLL esqumaticoADC:inst23\|pll1:inst2\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1 do not have the same values - hence these PLLs cannot be merged" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "M esqumaticoADC:inst23\|pll1:inst2\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1 Antirreboteesquema:inst26\|pll10k:inst6\|altpll:altpll_component\|pll10k_altpll:auto_generated\|pll1 " "The values of the parameter \"M\" do not match for the PLL atoms esqumaticoADC:inst23\|pll1:inst2\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1 and PLL Antirreboteesquema:inst26\|pll10k:inst6\|altpll:altpll_component\|pll10k_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "M esqumaticoADC:inst23\|pll1:inst2\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1 10 " "The value of the parameter \"M\" for the PLL atom esqumaticoADC:inst23\|pll1:inst2\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1 is 10" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Quartus II" 0 -1 1732920865758 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "M Antirreboteesquema:inst26\|pll10k:inst6\|altpll:altpll_component\|pll10k_altpll:auto_generated\|pll1 6 " "The value of the parameter \"M\" for the PLL atom Antirreboteesquema:inst26\|pll10k:inst6\|altpll:altpll_component\|pll10k_altpll:auto_generated\|pll1 is 6" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Quartus II" 0 -1 1732920865758 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Quartus II" 0 -1 1732920865758 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "Min Lock Period esqumaticoADC:inst23\|pll1:inst2\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1 Antirreboteesquema:inst26\|pll10k:inst6\|altpll:altpll_component\|pll10k_altpll:auto_generated\|pll1 " "The values of the parameter \"Min Lock Period\" do not match for the PLL atoms esqumaticoADC:inst23\|pll1:inst2\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1 and PLL Antirreboteesquema:inst26\|pll10k:inst6\|altpll:altpll_component\|pll10k_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Min Lock Period esqumaticoADC:inst23\|pll1:inst2\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1 15380 " "The value of the parameter \"Min Lock Period\" for the PLL atom esqumaticoADC:inst23\|pll1:inst2\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1 is 15380" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Quartus II" 0 -1 1732920865758 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Min Lock Period Antirreboteesquema:inst26\|pll10k:inst6\|altpll:altpll_component\|pll10k_altpll:auto_generated\|pll1 9228 " "The value of the parameter \"Min Lock Period\" for the PLL atom Antirreboteesquema:inst26\|pll10k:inst6\|altpll:altpll_component\|pll10k_altpll:auto_generated\|pll1 is 9228" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Quartus II" 0 -1 1732920865758 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Quartus II" 0 -1 1732920865758 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "Max Lock Period esqumaticoADC:inst23\|pll1:inst2\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1 Antirreboteesquema:inst26\|pll10k:inst6\|altpll:altpll_component\|pll10k_altpll:auto_generated\|pll1 " "The values of the parameter \"Max Lock Period\" do not match for the PLL atoms esqumaticoADC:inst23\|pll1:inst2\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1 and PLL Antirreboteesquema:inst26\|pll10k:inst6\|altpll:altpll_component\|pll10k_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Max Lock Period esqumaticoADC:inst23\|pll1:inst2\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1 33330 " "The value of the parameter \"Max Lock Period\" for the PLL atom esqumaticoADC:inst23\|pll1:inst2\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1 is 33330" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Quartus II" 0 -1 1732920865758 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Max Lock Period Antirreboteesquema:inst26\|pll10k:inst6\|altpll:altpll_component\|pll10k_altpll:auto_generated\|pll1 19998 " "The value of the parameter \"Max Lock Period\" for the PLL atom Antirreboteesquema:inst26\|pll10k:inst6\|altpll:altpll_component\|pll10k_altpll:auto_generated\|pll1 is 19998" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Quartus II" 0 -1 1732920865758 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Quartus II" 0 -1 1732920865758 ""}  } { { "db/pll10k_altpll.v" "" { Text "F:/Users/Administrador/Documents/GitHub/fin/db/pll10k_altpll.v" 80 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Antirreboteesquema:inst26|pll10k:inst6|altpll:altpll_component|pll10k_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Users/Administrador/Documents/GitHub/fin/" { { 0 { 0 ""} 0 342 9224 9983 0} { 0 { 0 ""} 0 473 9224 9983 0}  }  } } { "db/pll1_altpll.v" "" { Text "F:/Users/Administrador/Documents/GitHub/fin/db/pll1_altpll.v" 92 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { esqumaticoADC:inst23|pll1:inst2|altpll:altpll_component|pll1_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } }  } 0 176127 "The parameters of the PLL %1!s! and the PLL %2!s! do not have the same values - hence these PLLs cannot be merged" 0 0 "Fitter" 0 -1 1732920865758 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pll1:inst5\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"pll1:inst5\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll1:inst5\|altpll:altpll_component\|pll1_altpll:auto_generated\|wire_pll1_clk\[0\] 1 50 0 0 " "Implementing clock multiplication of 1, clock division of 50, and phase shift of 0 degrees (0 ps) for pll1:inst5\|altpll:altpll_component\|pll1_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll1_altpll.v" "" { Text "F:/Users/Administrador/Documents/GitHub/fin/db/pll1_altpll.v" 50 -1 0 } } { "" "" { Generic "F:/Users/Administrador/Documents/GitHub/fin/" { { 0 { 0 ""} 0 431 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1732920865775 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll1:inst5\|altpll:altpll_component\|pll1_altpll:auto_generated\|wire_pll1_clk\[1\] 1 1250 0 0 " "Implementing clock multiplication of 1, clock division of 1250, and phase shift of 0 degrees (0 ps) for pll1:inst5\|altpll:altpll_component\|pll1_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/pll1_altpll.v" "" { Text "F:/Users/Administrador/Documents/GitHub/fin/db/pll1_altpll.v" 50 -1 0 } } { "" "" { Generic "F:/Users/Administrador/Documents/GitHub/fin/" { { 0 { 0 ""} 0 432 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1732920865775 ""}  } { { "db/pll1_altpll.v" "" { Text "F:/Users/Administrador/Documents/GitHub/fin/db/pll1_altpll.v" 50 -1 0 } } { "" "" { Generic "F:/Users/Administrador/Documents/GitHub/fin/" { { 0 { 0 ""} 0 431 9224 9983 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1732920865775 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "Antirreboteesquema:inst26\|pll:inst3\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"Antirreboteesquema:inst26\|pll:inst3\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "Antirreboteesquema:inst26\|pll:inst3\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] 1 1000 0 0 " "Implementing clock multiplication of 1, clock division of 1000, and phase shift of 0 degrees (0 ps) for Antirreboteesquema:inst26\|pll:inst3\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_altpll.v" "" { Text "F:/Users/Administrador/Documents/GitHub/fin/db/pll_altpll.v" 46 -1 0 } } { "" "" { Generic "F:/Users/Administrador/Documents/GitHub/fin/" { { 0 { 0 ""} 0 320 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1732920865783 ""}  } { { "db/pll_altpll.v" "" { Text "F:/Users/Administrador/Documents/GitHub/fin/db/pll_altpll.v" 46 -1 0 } } { "" "" { Generic "F:/Users/Administrador/Documents/GitHub/fin/" { { 0 { 0 ""} 0 320 9224 9983 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1732920865783 ""}
{ "Critical Warning" "WFSAC_FSAC_PLL_FED_BY_REMOTE_CLOCK_PIN_NOT_COMPENSATED" "esqumaticoADC:inst23\|pll1:inst2\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1 0 Pin_R8 " "PLL \"esqumaticoADC:inst23\|pll1:inst2\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1\" input clock inclk\[0\] is not fully compensated because it is fed by a remote clock pin \"Pin_R8\"" {  } { { "fin.bdf" "" { Schematic "F:/Users/Administrador/Documents/GitHub/fin/fin.bdf" { { -152 1584 1792 -8 "inst23" "" } } } } { "db/pll1_altpll.v" "" { Text "F:/Users/Administrador/Documents/GitHub/fin/db/pll1_altpll.v" 92 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { esqumaticoADC:inst23|pll1:inst2|altpll:altpll_component|pll1_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Users/Administrador/Documents/GitHub/fin/" { { 0 { 0 ""} 0 473 9224 9983 0}  }  } }  } 1 176598 "PLL \"%1!s!\" input clock inclk\[%2!d!\] is not fully compensated because it is fed by a remote clock pin \"%3!s!\"" 0 0 "Fitter" 0 -1 1732920865784 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "fin.sdc " "Synopsys Design Constraints File file not found: 'fin.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1732920866286 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1732920866287 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1732920866291 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1732920866291 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1732920866296 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1732920866298 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Clock: inst26\|inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\] with master clock period: 1000.000 found on PLL node: inst26\|inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\] does not match the master clock period requirement: 20.000 " "Clock: inst26\|inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\] with master clock period: 1000.000 found on PLL node: inst26\|inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\] does not match the master clock period requirement: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1732920866298 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1732920866298 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1732920866300 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Antirreboteesquema:inst26\|pll10k:inst6\|altpll:altpll_component\|pll10k_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C1 of PLL_3) " "Automatically promoted node Antirreboteesquema:inst26\|pll10k:inst6\|altpll:altpll_component\|pll10k_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C1 of PLL_3)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G14 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G14" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1732920866377 ""}  } { { "db/pll10k_altpll.v" "" { Text "F:/Users/Administrador/Documents/GitHub/fin/db/pll10k_altpll.v" 80 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Antirreboteesquema:inst26|pll10k:inst6|altpll:altpll_component|pll10k_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Users/Administrador/Documents/GitHub/fin/" { { 0 { 0 ""} 0 342 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1732920866377 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Antirreboteesquema:inst26\|pll:inst3\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C1 of PLL_2) " "Automatically promoted node Antirreboteesquema:inst26\|pll:inst3\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C1 of PLL_2)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1732920866377 ""}  } { { "db/pll_altpll.v" "" { Text "F:/Users/Administrador/Documents/GitHub/fin/db/pll_altpll.v" 80 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Antirreboteesquema:inst26|pll:inst3|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Users/Administrador/Documents/GitHub/fin/" { { 0 { 0 ""} 0 320 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1732920866377 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk50M~input (placed in PIN R8 (CLK15, DIFFCLK_6p)) " "Automatically promoted node clk50M~input (placed in PIN R8 (CLK15, DIFFCLK_6p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G15 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G15" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1732920866377 ""}  } { { "fin.bdf" "" { Schematic "F:/Users/Administrador/Documents/GitHub/fin/fin.bdf" { { 808 -216 -48 824 "clk50M" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk50M~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Users/Administrador/Documents/GitHub/fin/" { { 0 { 0 ""} 0 1012 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1732920866377 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "esqumaticoADC:inst23\|pll1:inst2\|altpll:altpll_component\|pll1_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node esqumaticoADC:inst23\|pll1:inst2\|altpll:altpll_component\|pll1_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1732920866377 ""}  } { { "db/pll1_altpll.v" "" { Text "F:/Users/Administrador/Documents/GitHub/fin/db/pll1_altpll.v" 92 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { esqumaticoADC:inst23|pll1:inst2|altpll:altpll_component|pll1_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Users/Administrador/Documents/GitHub/fin/" { { 0 { 0 ""} 0 473 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1732920866377 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll1:inst5\|altpll:altpll_component\|pll1_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_4) " "Automatically promoted node pll1:inst5\|altpll:altpll_component\|pll1_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1732920866378 ""}  } { { "db/pll1_altpll.v" "" { Text "F:/Users/Administrador/Documents/GitHub/fin/db/pll1_altpll.v" 92 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pll1:inst5|altpll:altpll_component|pll1_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Users/Administrador/Documents/GitHub/fin/" { { 0 { 0 ""} 0 431 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1732920866378 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll1:inst5\|altpll:altpll_component\|pll1_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C2 of PLL_4) " "Automatically promoted node pll1:inst5\|altpll:altpll_component\|pll1_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C2 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G17 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G17" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1732920866378 ""}  } { { "db/pll1_altpll.v" "" { Text "F:/Users/Administrador/Documents/GitHub/fin/db/pll1_altpll.v" 92 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pll1:inst5|altpll:altpll_component|pll1_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Users/Administrador/Documents/GitHub/fin/" { { 0 { 0 ""} 0 431 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1732920866378 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1732920866953 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1732920866954 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1732920866955 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1732920866957 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1732920866959 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1732920866960 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1732920866960 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1732920866962 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1732920867528 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1732920867530 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1732920867530 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "18 unused 2.5V 0 18 0 " "Number of I/O pins in group: 18 (unused VREF, 2.5V VCCIO, 0 input, 18 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1732920867537 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1732920867537 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1732920867537 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 2.5V 5 9 " "I/O bank number 1 does not use VREF pins and has 2.5V VCCIO pins. 5 total pin(s) used --  9 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1732920867540 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 2.5V 1 15 " "I/O bank number 2 does not use VREF pins and has 2.5V VCCIO pins. 1 total pin(s) used --  15 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1732920867540 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 24 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1732920867540 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 2.5V 5 15 " "I/O bank number 4 does not use VREF pins and has 2.5V VCCIO pins. 5 total pin(s) used --  15 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1732920867540 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 1 17 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  17 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1732920867540 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 2.5V 2 11 " "I/O bank number 6 does not use VREF pins and has 2.5V VCCIO pins. 2 total pin(s) used --  11 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1732920867540 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 2.5V 6 18 " "I/O bank number 7 does not use VREF pins and has 2.5V VCCIO pins. 6 total pin(s) used --  18 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1732920867540 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 2 22 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  22 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1732920867540 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1732920867540 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1732920867540 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "pll1:inst5\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1 clk\[1\] velI~output " "PLL \"pll1:inst5\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1\" output port clk\[1\] feeds output pin \"velI~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/pll1_altpll.v" "" { Text "F:/Users/Administrador/Documents/GitHub/fin/db/pll1_altpll.v" 50 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "../derecho/pll1.vhd" "" { Text "F:/Users/Administrador/Documents/GitHub/derecho/pll1.vhd" 148 0 0 } } { "fin.bdf" "" { Schematic "F:/Users/Administrador/Documents/GitHub/fin/fin.bdf" { { 40 1944 2208 208 "inst5" "" } } } } { "fin.bdf" "" { Schematic "F:/Users/Administrador/Documents/GitHub/fin/fin.bdf" { { 112 2328 2504 128 "velI" "" } } } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1732920867574 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "pll1:inst5\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1 clk\[1\] velD~output " "PLL \"pll1:inst5\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1\" output port clk\[1\] feeds output pin \"velD~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/pll1_altpll.v" "" { Text "F:/Users/Administrador/Documents/GitHub/fin/db/pll1_altpll.v" 50 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "../derecho/pll1.vhd" "" { Text "F:/Users/Administrador/Documents/GitHub/derecho/pll1.vhd" 148 0 0 } } { "fin.bdf" "" { Schematic "F:/Users/Administrador/Documents/GitHub/fin/fin.bdf" { { 40 1944 2208 208 "inst5" "" } } } } { "fin.bdf" "" { Schematic "F:/Users/Administrador/Documents/GitHub/fin/fin.bdf" { { 88 2320 2496 104 "velD" "" } } } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1732920867574 ""}
{ "Warning" "WCUT_PLL_INCLK_NOT_FROM_DEDICATED_INPUT" "Antirreboteesquema:inst26\|pll:inst3\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 0 " "PLL \"Antirreboteesquema:inst26\|pll:inst3\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" input clock inclk\[0\] is not fully compensated and may have reduced jitter performance because it is fed by a non-dedicated input" { { "Info" "ICUT_CUT_INPUT_PORT_SIGNAL_SOURCE" "INCLK\[0\] Antirreboteesquema:inst26\|pll:inst3\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 driven by pll1:inst5\|altpll:altpll_component\|pll1_altpll:auto_generated\|wire_pll1_clk\[0\]~clkctrl which is OUTCLK output port of Clock control block type node pll1:inst5\|altpll:altpll_component\|pll1_altpll:auto_generated\|wire_pll1_clk\[0\]~clkctrl " "Input port INCLK\[0\] of node \"Antirreboteesquema:inst26\|pll:inst3\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" is driven by pll1:inst5\|altpll:altpll_component\|pll1_altpll:auto_generated\|wire_pll1_clk\[0\]~clkctrl which is OUTCLK output port of Clock control block type node pll1:inst5\|altpll:altpll_component\|pll1_altpll:auto_generated\|wire_pll1_clk\[0\]~clkctrl" {  } { { "db/pll_altpll.v" "" { Text "F:/Users/Administrador/Documents/GitHub/fin/db/pll_altpll.v" 46 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "../autito/pll.vhd" "" { Text "F:/Users/Administrador/Documents/GitHub/autito/pll.vhd" 135 0 0 } } { "../partekeko/Antirreboteesquema.bdf" "" { Schematic "F:/Users/Administrador/Documents/GitHub/partekeko/Antirreboteesquema.bdf" { { 40 288 424 120 "inst3" "" } } } } { "fin.bdf" "" { Schematic "F:/Users/Administrador/Documents/GitHub/fin/fin.bdf" { { 736 272 440 864 "inst26" "" } } } } { "db/pll1_altpll.v" "" { Text "F:/Users/Administrador/Documents/GitHub/fin/db/pll1_altpll.v" 50 -1 0 } } { "../derecho/pll1.vhd" "" { Text "F:/Users/Administrador/Documents/GitHub/derecho/pll1.vhd" 148 0 0 } } { "fin.bdf" "" { Schematic "F:/Users/Administrador/Documents/GitHub/fin/fin.bdf" { { 40 1944 2208 208 "inst5" "" } } } }  } 0 15024 "Input port %1!s! of node \"%2!s!\" is %3!s!" 0 0 "Quartus II" 0 -1 1732920867590 ""}  } { { "db/pll_altpll.v" "" { Text "F:/Users/Administrador/Documents/GitHub/fin/db/pll_altpll.v" 46 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "../autito/pll.vhd" "" { Text "F:/Users/Administrador/Documents/GitHub/autito/pll.vhd" 135 0 0 } } { "../partekeko/Antirreboteesquema.bdf" "" { Schematic "F:/Users/Administrador/Documents/GitHub/partekeko/Antirreboteesquema.bdf" { { 40 288 424 120 "inst3" "" } } } } { "fin.bdf" "" { Schematic "F:/Users/Administrador/Documents/GitHub/fin/fin.bdf" { { 736 272 440 864 "inst26" "" } } } }  } 0 15055 "PLL \"%1!s!\" input clock inclk\[%2!d!\] is not fully compensated and may have reduced jitter performance because it is fed by a non-dedicated input" 0 0 "Fitter" 0 -1 1732920867590 ""}
{ "Warning" "WCUT_PLL_INCLK_NOT_FROM_DEDICATED_INPUT" "Antirreboteesquema:inst26\|pll10k:inst6\|altpll:altpll_component\|pll10k_altpll:auto_generated\|pll1 0 " "PLL \"Antirreboteesquema:inst26\|pll10k:inst6\|altpll:altpll_component\|pll10k_altpll:auto_generated\|pll1\" input clock inclk\[0\] is not fully compensated and may have reduced jitter performance because it is fed by a non-dedicated input" { { "Info" "ICUT_CUT_INPUT_PORT_SIGNAL_SOURCE" "INCLK\[0\] Antirreboteesquema:inst26\|pll10k:inst6\|altpll:altpll_component\|pll10k_altpll:auto_generated\|pll1 driven by clk50M~inputclkctrl which is OUTCLK output port of Clock control block type node clk50M~inputclkctrl " "Input port INCLK\[0\] of node \"Antirreboteesquema:inst26\|pll10k:inst6\|altpll:altpll_component\|pll10k_altpll:auto_generated\|pll1\" is driven by clk50M~inputclkctrl which is OUTCLK output port of Clock control block type node clk50M~inputclkctrl" {  } { { "db/pll10k_altpll.v" "" { Text "F:/Users/Administrador/Documents/GitHub/fin/db/pll10k_altpll.v" 46 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "../partekeko/output_files/pll10k.vhd" "" { Text "F:/Users/Administrador/Documents/GitHub/partekeko/output_files/pll10k.vhd" 135 0 0 } } { "../partekeko/Antirreboteesquema.bdf" "" { Schematic "F:/Users/Administrador/Documents/GitHub/partekeko/Antirreboteesquema.bdf" { { 144 -344 -88 296 "inst6" "" } } } } { "fin.bdf" "" { Schematic "F:/Users/Administrador/Documents/GitHub/fin/fin.bdf" { { 736 272 440 864 "inst26" "" } } } } { "fin.bdf" "" { Schematic "F:/Users/Administrador/Documents/GitHub/fin/fin.bdf" { { 808 -216 -48 824 "clk50M" "" } } } }  } 0 15024 "Input port %1!s! of node \"%2!s!\" is %3!s!" 0 0 "Quartus II" 0 -1 1732920867597 ""}  } { { "db/pll10k_altpll.v" "" { Text "F:/Users/Administrador/Documents/GitHub/fin/db/pll10k_altpll.v" 46 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "../partekeko/output_files/pll10k.vhd" "" { Text "F:/Users/Administrador/Documents/GitHub/partekeko/output_files/pll10k.vhd" 135 0 0 } } { "../partekeko/Antirreboteesquema.bdf" "" { Schematic "F:/Users/Administrador/Documents/GitHub/partekeko/Antirreboteesquema.bdf" { { 144 -344 -88 296 "inst6" "" } } } } { "fin.bdf" "" { Schematic "F:/Users/Administrador/Documents/GitHub/fin/fin.bdf" { { 736 272 440 864 "inst26" "" } } } }  } 0 15055 "PLL \"%1!s!\" input clock inclk\[%2!d!\] is not fully compensated and may have reduced jitter performance because it is fed by a non-dedicated input" 0 0 "Fitter" 0 -1 1732920867597 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1732920867608 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1732920870259 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1732920870607 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1732920870631 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1732920871941 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1732920871942 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1732920872643 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "3 X21_Y23 X31_Y34 " "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X21_Y23 to location X31_Y34" {  } { { "loc" "" { Generic "F:/Users/Administrador/Documents/GitHub/fin/" { { 1 { 0 "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X21_Y23 to location X31_Y34"} { { 11 { 0 "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X21_Y23 to location X31_Y34"} 21 23 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1732920874455 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1732920874455 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1732920876393 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1732920876396 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1732920876396 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.86 " "Total time spent on timing analysis during the Fitter is 0.86 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1732920876431 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1732920876551 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1732920876973 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1732920877074 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1732920877415 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1732920878121 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "F:/Users/Administrador/Documents/GitHub/fin/output_files/fin.fit.smsg " "Generated suppressed messages file F:/Users/Administrador/Documents/GitHub/fin/output_files/fin.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1732920879151 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 17 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4936 " "Peak virtual memory: 4936 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1732920879861 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 29 19:54:39 2024 " "Processing ended: Fri Nov 29 19:54:39 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1732920879861 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1732920879861 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1732920879861 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1732920879861 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1732920881457 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1732920881458 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 29 19:54:41 2024 " "Processing started: Fri Nov 29 19:54:41 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1732920881458 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1732920881458 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off fin -c fin " "Command: quartus_asm --read_settings_files=off --write_settings_files=off fin -c fin" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1732920881458 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1732920883122 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1732920883174 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4543 " "Peak virtual memory: 4543 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1732920883870 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 29 19:54:43 2024 " "Processing ended: Fri Nov 29 19:54:43 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1732920883870 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1732920883870 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1732920883870 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1732920883870 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1732920884564 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1732920885560 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1732920885561 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 29 19:54:45 2024 " "Processing started: Fri Nov 29 19:54:45 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1732920885561 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1732920885561 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta fin -c fin " "Command: quartus_sta fin -c fin" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1732920885561 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1732920885741 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1732920886064 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1732920886065 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1732920886139 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1732920886140 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "fin.sdc " "Synopsys Design Constraints File file not found: 'fin.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1732920886615 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1732920886616 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name clk50M clk50M " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name clk50M clk50M" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1732920886620 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst5\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 50 -duty_cycle 50.00 -name \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{inst5\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 50 -duty_cycle 50.00 -name \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1732920886620 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst5\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 1250 -duty_cycle 75.00 -name \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{inst5\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 1250 -duty_cycle 75.00 -name \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1732920886620 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst26\|inst6\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 100000 -multiply_by 3 -duty_cycle 50.00 -name \{inst26\|inst6\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{inst26\|inst6\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{inst26\|inst6\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 100000 -multiply_by 3 -duty_cycle 50.00 -name \{inst26\|inst6\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{inst26\|inst6\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1732920886620 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst26\|inst3\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 1000 -duty_cycle 50.00 -name \{inst26\|inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{inst26\|inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{inst26\|inst3\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 1000 -duty_cycle 50.00 -name \{inst26\|inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{inst26\|inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1732920886620 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst23\|inst2\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 50 -duty_cycle 50.00 -name \{inst23\|inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{inst23\|inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{inst23\|inst2\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 50 -duty_cycle 50.00 -name \{inst23\|inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{inst23\|inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1732920886620 ""}  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1732920886620 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1732920886621 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Quartus II" 0 -1 1732920886621 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1732920886866 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1732920886868 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Clock: inst26\|inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\] with master clock period: 1000.000 found on PLL node: inst26\|inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\] does not match the master clock period requirement: 20.000 " "Clock: inst26\|inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\] with master clock period: 1000.000 found on PLL node: inst26\|inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\] does not match the master clock period requirement: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1732920886869 ""}  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1732920886869 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1732920886870 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1732920886911 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "inst26\|inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\] inst26\|inst6\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "The launch and latch times for the relationship between source clock: inst26\|inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\] and destination clock: inst26\|inst6\|altpll_component\|auto_generated\|pll1\|clk\[0\] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "Quartus II" 0 -1 1732920886949 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "inst26\|inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\] inst26\|inst6\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "The launch and latch times for the relationship between source clock: inst26\|inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\] and destination clock: inst26\|inst6\|altpll_component\|auto_generated\|pll1\|clk\[0\] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "Quartus II" 0 -1 1732920886956 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1732920886958 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1732920886958 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.184 " "Worst-case setup slack is -5.184" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1732920886961 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1732920886961 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.184       -81.468 inst26\|inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -5.184       -81.468 inst26\|inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1732920886961 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.606       -36.316 inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -3.606       -36.316 inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1732920886961 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.443        -5.560 inst26\|inst6\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -1.443        -5.560 inst26\|inst6\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1732920886961 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  995.804         0.000 inst23\|inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "  995.804         0.000 inst23\|inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1732920886961 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1732920886961 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.898 " "Worst-case hold slack is -0.898" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1732920886977 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1732920886977 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.898        -3.112 inst26\|inst6\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -0.898        -3.112 inst26\|inst6\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1732920886977 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.357         0.000 inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.357         0.000 inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1732920886977 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.358         0.000 inst23\|inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.358         0.000 inst23\|inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1732920886977 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.148         0.000 inst26\|inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    1.148         0.000 inst26\|inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1732920886977 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1732920886977 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -4.644 " "Worst-case recovery slack is -4.644" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1732920886985 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1732920886985 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.644       -73.317 inst26\|inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -4.644       -73.317 inst26\|inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1732920886985 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  997.565         0.000 inst23\|inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "  997.565         0.000 inst23\|inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1732920886985 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  997.753         0.000 inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "  997.753         0.000 inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1732920886985 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1732920886985 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.530 " "Worst-case removal slack is 0.530" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1732920886990 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1732920886990 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.530         0.000 inst23\|inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.530         0.000 inst23\|inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1732920886990 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.681         0.000 inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    1.681         0.000 inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1732920886990 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.307         0.000 inst26\|inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    2.307         0.000 inst26\|inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1732920886990 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1732920886990 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.827 " "Worst-case minimum pulse width slack is 9.827" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1732920886994 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1732920886994 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.827         0.000 clk50M  " "    9.827         0.000 clk50M " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1732920886994 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  499.746         0.000 inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "  499.746         0.000 inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1732920886994 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  499.752         0.000 inst23\|inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "  499.752         0.000 inst23\|inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1732920886994 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "333333.081         0.000 inst26\|inst6\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "333333.081         0.000 inst26\|inst6\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1732920886994 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "499999.749         0.000 inst26\|inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "499999.749         0.000 inst26\|inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1732920886994 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1732920886994 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "inst26\|inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\] inst26\|inst6\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "The launch and latch times for the relationship between source clock: inst26\|inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\] and destination clock: inst26\|inst6\|altpll_component\|auto_generated\|pll1\|clk\[0\] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "Quartus II" 0 -1 1732920887502 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1732920887546 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1732920887599 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1732920888381 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1732920888512 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Clock: inst26\|inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\] with master clock period: 1000.000 found on PLL node: inst26\|inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\] does not match the master clock period requirement: 20.000 " "Clock: inst26\|inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\] with master clock period: 1000.000 found on PLL node: inst26\|inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\] does not match the master clock period requirement: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1732920888515 ""}  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1732920888515 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "inst26\|inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\] inst26\|inst6\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "The launch and latch times for the relationship between source clock: inst26\|inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\] and destination clock: inst26\|inst6\|altpll_component\|auto_generated\|pll1\|clk\[0\] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "Quartus II" 0 -1 1732920888571 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1732920888573 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1732920888573 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.610 " "Worst-case setup slack is -4.610" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1732920888586 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1732920888586 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.610       -72.451 inst26\|inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -4.610       -72.451 inst26\|inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1732920888586 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.208       -32.096 inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -3.208       -32.096 inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1732920888586 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.349        -5.184 inst26\|inst6\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -1.349        -5.184 inst26\|inst6\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1732920888586 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  996.204         0.000 inst23\|inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "  996.204         0.000 inst23\|inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1732920888586 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1732920888586 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.731 " "Worst-case hold slack is -0.731" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1732920888612 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1732920888612 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.731        -2.522 inst26\|inst6\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -0.731        -2.522 inst26\|inst6\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1732920888612 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.311         0.000 inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.311         0.000 inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1732920888612 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.312         0.000 inst23\|inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.312         0.000 inst23\|inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1732920888612 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.046         0.000 inst26\|inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    1.046         0.000 inst26\|inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1732920888612 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1732920888612 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -4.125 " "Worst-case recovery slack is -4.125" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1732920888638 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1732920888638 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.125       -65.111 inst26\|inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -4.125       -65.111 inst26\|inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1732920888638 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  997.770         0.000 inst23\|inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "  997.770         0.000 inst23\|inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1732920888638 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  997.985         0.000 inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "  997.985         0.000 inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1732920888638 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1732920888638 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.496 " "Worst-case removal slack is 0.496" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1732920888657 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1732920888657 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.496         0.000 inst23\|inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.496         0.000 inst23\|inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1732920888657 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.528         0.000 inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    1.528         0.000 inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1732920888657 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.009         0.000 inst26\|inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    2.009         0.000 inst26\|inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1732920888657 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1732920888657 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.817 " "Worst-case minimum pulse width slack is 9.817" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1732920888679 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1732920888679 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.817         0.000 clk50M  " "    9.817         0.000 clk50M " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1732920888679 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  499.743         0.000 inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "  499.743         0.000 inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1732920888679 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  499.746         0.000 inst23\|inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "  499.746         0.000 inst23\|inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1732920888679 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "333333.078         0.000 inst26\|inst6\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "333333.078         0.000 inst26\|inst6\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1732920888679 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "499999.745         0.000 inst26\|inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "499999.745         0.000 inst26\|inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1732920888679 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1732920888679 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "inst26\|inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\] inst26\|inst6\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "The launch and latch times for the relationship between source clock: inst26\|inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\] and destination clock: inst26\|inst6\|altpll_component\|auto_generated\|pll1\|clk\[0\] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "Quartus II" 0 -1 1732920889143 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1732920889171 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1732920889456 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Clock: inst26\|inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\] with master clock period: 1000.000 found on PLL node: inst26\|inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\] does not match the master clock period requirement: 20.000 " "Clock: inst26\|inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\] with master clock period: 1000.000 found on PLL node: inst26\|inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\] does not match the master clock period requirement: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1732920889457 ""}  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1732920889457 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "inst26\|inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\] inst26\|inst6\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "The launch and latch times for the relationship between source clock: inst26\|inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\] and destination clock: inst26\|inst6\|altpll_component\|auto_generated\|pll1\|clk\[0\] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "Quartus II" 0 -1 1732920889459 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1732920889460 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1732920889460 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.072 " "Worst-case setup slack is -3.072" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1732920889473 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1732920889473 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.072       -48.270 inst26\|inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -3.072       -48.270 inst26\|inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1732920889473 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.179       -21.963 inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -2.179       -21.963 inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1732920889473 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.816        -3.215 inst26\|inst6\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -0.816        -3.215 inst26\|inst6\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1732920889473 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  997.683         0.000 inst23\|inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "  997.683         0.000 inst23\|inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1732920889473 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1732920889473 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.735 " "Worst-case hold slack is -0.735" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1732920889493 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1732920889493 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.735        -2.694 inst26\|inst6\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -0.735        -2.694 inst26\|inst6\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1732920889493 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.150         0.000 inst23\|inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.150         0.000 inst23\|inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1732920889493 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186         0.000 inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.186         0.000 inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1732920889493 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.597         0.000 inst26\|inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.597         0.000 inst26\|inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1732920889493 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1732920889493 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.779 " "Worst-case recovery slack is -2.779" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1732920889518 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1732920889518 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.779       -43.903 inst26\|inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -2.779       -43.903 inst26\|inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1732920889518 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  998.489         0.000 inst23\|inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "  998.489         0.000 inst23\|inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1732920889518 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  998.651         0.000 inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "  998.651         0.000 inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1732920889518 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1732920889518 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.162 " "Worst-case removal slack is 0.162" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1732920889541 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1732920889541 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.162         0.000 inst23\|inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.162         0.000 inst23\|inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1732920889541 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.941         0.000 inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.941         0.000 inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1732920889541 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.255         0.000 inst26\|inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    1.255         0.000 inst26\|inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1732920889541 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1732920889541 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.587 " "Worst-case minimum pulse width slack is 9.587" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1732920889568 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1732920889568 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.587         0.000 clk50M  " "    9.587         0.000 clk50M " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1732920889568 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  499.781         0.000 inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "  499.781         0.000 inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1732920889568 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  499.783         0.000 inst23\|inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "  499.783         0.000 inst23\|inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1732920889568 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "333333.115         0.000 inst26\|inst6\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "333333.115         0.000 inst26\|inst6\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1732920889568 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "499999.783         0.000 inst26\|inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "499999.783         0.000 inst26\|inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1732920889568 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1732920889568 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "inst26\|inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\] inst26\|inst6\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "The launch and latch times for the relationship between source clock: inst26\|inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\] and destination clock: inst26\|inst6\|altpll_component\|auto_generated\|pll1\|clk\[0\] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "Quartus II" 0 -1 1732920890158 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1732920890883 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1732920890884 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 18 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4634 " "Peak virtual memory: 4634 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1732920891225 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 29 19:54:51 2024 " "Processing ended: Fri Nov 29 19:54:51 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1732920891225 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1732920891225 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1732920891225 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1732920891225 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1732920892971 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1732920892971 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 29 19:54:52 2024 " "Processing started: Fri Nov 29 19:54:52 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1732920892971 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1732920892971 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off fin -c fin " "Command: quartus_eda --read_settings_files=off --write_settings_files=off fin -c fin" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1732920892971 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "fin.vo F:/Users/Administrador/Documents/GitHub/fin/simulation/modelsim/ simulation " "Generated file fin.vo in folder \"F:/Users/Administrador/Documents/GitHub/fin/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1732920893733 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4514 " "Peak virtual memory: 4514 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1732920893858 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 29 19:54:53 2024 " "Processing ended: Fri Nov 29 19:54:53 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1732920893858 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1732920893858 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1732920893858 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1732920893858 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 62 s " "Quartus II Full Compilation was successful. 0 errors, 62 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1732920894622 ""}
