// Seed: 699565587
module module_0 ();
  wire [1 : 1] id_1;
  assign module_2.id_7 = 0;
  assign module_1.id_5 = 0;
endmodule
module module_1 (
    input  uwire id_0,
    output tri   id_1,
    input  uwire id_2,
    output tri1  id_3,
    output tri   id_4,
    input  wire  id_5
);
  assign id_4 = 1;
  assign id_4 = 1;
  module_0 modCall_1 ();
endmodule
module module_2 (
    input wire id_0,
    input wand id_1,
    input tri0 id_2,
    input supply1 id_3,
    output uwire id_4,
    output tri1 id_5,
    input tri id_6,
    input supply0 id_7
    , id_9
);
  assign id_9 = 1;
  or primCall (id_4, id_6, id_7, id_9);
  module_0 modCall_1 ();
endmodule
