{
  "name": "ostd::mm::page_prop::CachePolicy",
  "constructors": [
    "ostd::arch::mm::pat::flags_to_cache_policy",
    "ostd::io::io_mem::IoMem::<SecuritySensitivity>::cache_policy",
    "ostd::<mm::page_prop::CachePolicy as core::clone::Clone>::clone"
  ],
  "access_self_as_arg": {
    "read": [
      "ostd::io::io_mem::allocator::IoMemAllocator::acquire",
      "ostd::io::io_mem::allocator::IoMemAllocatorBuilder::reserve",
      "ostd::<mm::page_prop::CachePolicy as core::clone::Clone>::clone",
      "ostd::<mm::page_prop::CachePolicy as core::fmt::Debug>::fmt",
      "ostd::<mm::page_prop::CachePolicy as core::cmp::PartialEq>::eq",
      "ostd::<mm::page_prop::CachePolicy as core::cmp::Eq>::assert_receiver_is_total_eq"
    ],
    "write": [
      "ostd::<mm::page_prop::CachePolicy as core::clone::Clone>::clone",
      "ostd::<mm::page_prop::CachePolicy as core::fmt::Debug>::fmt",
      "ostd::<mm::page_prop::CachePolicy as core::cmp::PartialEq>::eq"
    ],
    "other": [
      "ostd::arch::mm::pat::cache_policy_to_flags",
      "ostd::arch::mm::pat::configure_pat::cache_policy_to_pat_entry",
      "ostd::arch::mm::activate_page_table",
      "ostd::io::io_mem::allocator::IoMemAllocator::acquire",
      "ostd::io::io_mem::allocator::IoMemAllocatorBuilder::reserve",
      "ostd::io::io_mem::IoMem::<SecuritySensitivity>::new",
      "ostd::io::io_mem::IoMem::acquire_with_cache_policy",
      "ostd::mm::page_prop::PageProperty::new_user",
      "ostd::<mm::page_prop::CachePolicy as core::clone::Clone>::clone",
      "ostd::io::io_mem::allocator::IoMemAllocator::acquire",
      "ostd::io::io_mem::allocator::IoMemAllocatorBuilder::reserve",
      "ostd::io::io_mem::allocator::IoMemAllocator::acquire",
      "ostd::io::io_mem::allocator::IoMemAllocatorBuilder::reserve"
    ]
  },
  "access_self_as_locals": {
    "read": [
      "ostd::<arch::iommu::dma_remapping::second_stage::PageTableEntry as mm::page_table::PageTableEntryTrait>::set_prop",
      "ostd::<io::io_mem::IoMem<SecuritySensitivity> as core::fmt::Debug>::fmt",
      "ostd::<io::io_mem::IoMem<SecuritySensitivity> as core::clone::Clone>::clone",
      "ostd::<mm::page_prop::PageProperty as core::fmt::Debug>::fmt",
      "ostd::<mm::page_prop::PageProperty as core::cmp::PartialEq>::eq"
    ],
    "write": [],
    "other": [
      "ostd::arch::iommu::dma_remapping::context_table::ContextTable::map",
      "ostd::<arch::iommu::dma_remapping::second_stage::PageTableEntry as mm::page_table::PageTableEntryTrait>::prop",
      "ostd::arch::irq::chip::ioapic::IoApicAccess::new",
      "ostd::arch::kernel::apic::init",
      "ostd::arch::mm::pat::flags_to_cache_policy",
      "ostd::arch::mm::pat::configure_pat",
      "ostd::<arch::mm::PageTableEntry as mm::page_table::PageTableEntryTrait>::prop",
      "ostd::<arch::mm::PageTableEntry as mm::page_table::PageTableEntryTrait>::set_prop",
      "ostd::io::io_mem::IoMem::<SecuritySensitivity>::slice",
      "ostd::io::io_mem::IoMem::<SecuritySensitivity>::cache_policy",
      "ostd::io::io_mem::IoMem::acquire",
      "ostd::mm::dma::util::alloc_kva",
      "ostd::mm::frame::meta::add_temp_linear_mapping",
      "ostd::mm::kspace::init_kernel_page_table",
      "ostd::mm::page_table::node::<impl mm::frame::Frame<mm::page_table::node::PageTablePageMeta<C>>>::activate",
      "ostd::mm::page_table::node::<impl mm::frame::Frame<mm::page_table::node::PageTablePageMeta<C>>>::first_activate",
      "ostd::task::kernel_stack::KernelStack::new_with_guard_page",
      "ostd::<io::io_mem::IoMem<SecuritySensitivity> as core::clone::Clone>::clone"
    ]
  },
  "access_field": [],
  "span": "ostd/src/mm/page_prop.rs:35:1: 35:21",
  "src": "pub enum CachePolicy",
  "kind": "Enum",
  "doc_adt": " A type to control the cacheability of the main memory.\n\n The type currently follows the definition as defined by the AMD64 manual.\n",
  "variant_fields": {
    "VariantIdx(Some(0))-FieldIdx(None)": {
      "name": "Uncacheable",
      "doc": " Uncacheable (UC).\n\n Reads from, and writes to, UC memory are not cacheable.\n Reads from UC memory cannot be speculative.\n Write-combining to UC memory is not allowed.\n Reads from or writes to UC memory cause the write buffers to be written to memory\n and be invalidated prior to the access to UC memory.\n\n The UC memory type is useful for memory-mapped I/O devices\n where strict ordering of reads and writes is important.\n"
    },
    "VariantIdx(Some(1))-FieldIdx(None)": {
      "name": "WriteCombining",
      "doc": " Write-Combining (WC).\n\n Reads from, and writes to, WC memory are not cacheable.\n Reads from WC memory can be speculative.\n\n Writes to this memory type can be combined internally by the processor\n and written to memory as a single write operation to reduce memory accesses.\n\n The WC memory type is useful for graphics-display memory buffers\n where the order of writes is not important.\n"
    },
    "VariantIdx(Some(2))-FieldIdx(None)": {
      "name": "WriteProtected",
      "doc": " Write-Protect (WP).\n\n Reads from WP memory are cacheable and allocate cache lines on a read miss.\n Reads from WP memory can be speculative.\n\n Writes to WP memory that hit in the cache do not update the cache.\n Instead, all writes update memory (write to memory),\n and writes that hit in the cache invalidate the cache line.\n Write buffering of WP memory is allowed.\n\n The WP memory type is useful for shadowed-ROM memory\n where updates must be immediately visible to all devices that read the shadow locations.\n"
    },
    "VariantIdx(Some(3))-FieldIdx(None)": {
      "name": "Writethrough",
      "doc": " Writethrough (WT).\n\n Reads from WT memory are cacheable and allocate cache lines on a read miss.\n Reads from WT memory can be speculative.\n\n All writes to WT memory update main memory,\n and writes that hit in the cache update the cache line.\n Writes that miss the cache do not allocate a cache line.\n Write buffering of WT memory is allowed.\n"
    },
    "VariantIdx(Some(4))-FieldIdx(None)": {
      "name": "Writeback",
      "doc": " Writeback (WB).\n\n The WB memory is the \"normal\" memory. See detailed descriptions in the manual.\n\n This type of memory provides the highest-possible performance\n and is useful for most software and data stored in system memory (DRAM).\n"
    }
  }
}