 
****************************************
Report : timing
        -path full
        -delay min
        -max_paths 100
Design : SYS_TOP
Version: K-2015.06
Date   : Wed Oct  1 02:00:17 2025
****************************************

Operating Conditions: scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c   Library: scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
Wire Load Model Mode: top

  Startpoint: U0_SYS_CTRL/Address_reg_reg[3]
              (rising edge-triggered flip-flop clocked by scan_m)
  Endpoint: U0_SYS_CTRL/cmd_reg[0]
            (rising edge-triggered flip-flop clocked by scan_m)
  Path Group: scan_m
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_m (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/Address_reg_reg[3]/CK (SDFFRX1M)            0.00       0.00 r
  U0_SYS_CTRL/Address_reg_reg[3]/QN (SDFFRX1M)            0.30       0.30 r
  U0_SYS_CTRL/cmd_reg[0]/SI (SDFFRQX2M)                   0.00       0.30 r
  data arrival time                                                  0.30

  clock scan_m (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/cmd_reg[0]/CK (SDFFRQX2M)                   0.00       0.00 r
  library hold time                                      -0.19      -0.19
  data required time                                                -0.19
  --------------------------------------------------------------------------
  data required time                                                -0.19
  data arrival time                                                 -0.30
  --------------------------------------------------------------------------
  slack (MET)                                                        0.49


  Startpoint: U0_RST_SYNC/rst_reg_reg[0]
              (rising edge-triggered flip-flop clocked by scan_m)
  Endpoint: U0_RST_SYNC/rst_reg_reg[1]
            (rising edge-triggered flip-flop clocked by scan_m)
  Path Group: scan_m
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_m (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RST_SYNC/rst_reg_reg[0]/CK (SDFFRQX2M)               0.00       0.00 r
  U0_RST_SYNC/rst_reg_reg[0]/Q (SDFFRQX2M)                0.34       0.34 r
  U0_RST_SYNC/rst_reg_reg[1]/D (SDFFRQX2M)                0.00       0.34 r
  data arrival time                                                  0.34

  clock scan_m (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RST_SYNC/rst_reg_reg[1]/CK (SDFFRQX2M)               0.00       0.00 r
  library hold time                                      -0.16      -0.16
  data required time                                                -0.16
  --------------------------------------------------------------------------
  data required time                                                -0.16
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.51


  Startpoint: U0_UART_FIFO/DF1/sync_reg_reg[3][0]
              (rising edge-triggered flip-flop clocked by scan_m)
  Endpoint: U0_UART_FIFO/DF1/sync_reg_reg[3][1]
            (rising edge-triggered flip-flop clocked by scan_m)
  Path Group: scan_m
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_m (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/DF1/sync_reg_reg[3][0]/CK (SDFFRQX2M)      0.00       0.00 r
  U0_UART_FIFO/DF1/sync_reg_reg[3][0]/Q (SDFFRQX2M)       0.34       0.34 r
  U0_UART_FIFO/DF1/sync_reg_reg[3][1]/D (SDFFRQX2M)       0.00       0.34 r
  data arrival time                                                  0.34

  clock scan_m (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/DF1/sync_reg_reg[3][1]/CK (SDFFRQX2M)      0.00       0.00 r
  library hold time                                      -0.16      -0.16
  data required time                                                -0.16
  --------------------------------------------------------------------------
  data required time                                                -0.16
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.51


  Startpoint: U0_UART_FIFO/DF1/sync_reg_reg[3][1]
              (rising edge-triggered flip-flop clocked by scan_m)
  Endpoint: U0_UART_FIFO/DF1/SYNC_reg[3]
            (rising edge-triggered flip-flop clocked by scan_m)
  Path Group: scan_m
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_m (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/DF1/sync_reg_reg[3][1]/CK (SDFFRQX2M)      0.00       0.00 r
  U0_UART_FIFO/DF1/sync_reg_reg[3][1]/Q (SDFFRQX2M)       0.34       0.34 r
  U0_UART_FIFO/DF1/SYNC_reg[3]/D (SDFFRQX2M)              0.00       0.34 r
  data arrival time                                                  0.34

  clock scan_m (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/DF1/SYNC_reg[3]/CK (SDFFRQX2M)             0.00       0.00 r
  library hold time                                      -0.16      -0.16
  data required time                                                -0.16
  --------------------------------------------------------------------------
  data required time                                                -0.16
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.51


  Startpoint: U0_UART_FIFO/DF1/sync_reg_reg[2][0]
              (rising edge-triggered flip-flop clocked by scan_m)
  Endpoint: U0_UART_FIFO/DF1/sync_reg_reg[2][1]
            (rising edge-triggered flip-flop clocked by scan_m)
  Path Group: scan_m
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_m (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/DF1/sync_reg_reg[2][0]/CK (SDFFRQX2M)      0.00       0.00 r
  U0_UART_FIFO/DF1/sync_reg_reg[2][0]/Q (SDFFRQX2M)       0.34       0.34 r
  U0_UART_FIFO/DF1/sync_reg_reg[2][1]/D (SDFFRQX2M)       0.00       0.34 r
  data arrival time                                                  0.34

  clock scan_m (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/DF1/sync_reg_reg[2][1]/CK (SDFFRQX2M)      0.00       0.00 r
  library hold time                                      -0.16      -0.16
  data required time                                                -0.16
  --------------------------------------------------------------------------
  data required time                                                -0.16
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.51


  Startpoint: U0_UART_FIFO/DF1/sync_reg_reg[2][1]
              (rising edge-triggered flip-flop clocked by scan_m)
  Endpoint: U0_UART_FIFO/DF1/SYNC_reg[2]
            (rising edge-triggered flip-flop clocked by scan_m)
  Path Group: scan_m
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_m (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/DF1/sync_reg_reg[2][1]/CK (SDFFRQX2M)      0.00       0.00 r
  U0_UART_FIFO/DF1/sync_reg_reg[2][1]/Q (SDFFRQX2M)       0.34       0.34 r
  U0_UART_FIFO/DF1/SYNC_reg[2]/D (SDFFRQX2M)              0.00       0.34 r
  data arrival time                                                  0.34

  clock scan_m (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/DF1/SYNC_reg[2]/CK (SDFFRQX2M)             0.00       0.00 r
  library hold time                                      -0.16      -0.16
  data required time                                                -0.16
  --------------------------------------------------------------------------
  data required time                                                -0.16
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.51


  Startpoint: U0_UART_FIFO/DF1/sync_reg_reg[1][0]
              (rising edge-triggered flip-flop clocked by scan_m)
  Endpoint: U0_UART_FIFO/DF1/sync_reg_reg[1][1]
            (rising edge-triggered flip-flop clocked by scan_m)
  Path Group: scan_m
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_m (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/DF1/sync_reg_reg[1][0]/CK (SDFFRQX2M)      0.00       0.00 r
  U0_UART_FIFO/DF1/sync_reg_reg[1][0]/Q (SDFFRQX2M)       0.34       0.34 r
  U0_UART_FIFO/DF1/sync_reg_reg[1][1]/D (SDFFRQX2M)       0.00       0.34 r
  data arrival time                                                  0.34

  clock scan_m (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/DF1/sync_reg_reg[1][1]/CK (SDFFRQX2M)      0.00       0.00 r
  library hold time                                      -0.16      -0.16
  data required time                                                -0.16
  --------------------------------------------------------------------------
  data required time                                                -0.16
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.51


  Startpoint: U0_UART_FIFO/DF1/sync_reg_reg[1][1]
              (rising edge-triggered flip-flop clocked by scan_m)
  Endpoint: U0_UART_FIFO/DF1/SYNC_reg[1]
            (rising edge-triggered flip-flop clocked by scan_m)
  Path Group: scan_m
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_m (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/DF1/sync_reg_reg[1][1]/CK (SDFFRQX2M)      0.00       0.00 r
  U0_UART_FIFO/DF1/sync_reg_reg[1][1]/Q (SDFFRQX2M)       0.34       0.34 r
  U0_UART_FIFO/DF1/SYNC_reg[1]/D (SDFFRQX2M)              0.00       0.34 r
  data arrival time                                                  0.34

  clock scan_m (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/DF1/SYNC_reg[1]/CK (SDFFRQX2M)             0.00       0.00 r
  library hold time                                      -0.16      -0.16
  data required time                                                -0.16
  --------------------------------------------------------------------------
  data required time                                                -0.16
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.51


  Startpoint: U0_UART_FIFO/DF1/sync_reg_reg[0][0]
              (rising edge-triggered flip-flop clocked by scan_m)
  Endpoint: U0_UART_FIFO/DF1/sync_reg_reg[0][1]
            (rising edge-triggered flip-flop clocked by scan_m)
  Path Group: scan_m
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_m (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/DF1/sync_reg_reg[0][0]/CK (SDFFRQX2M)      0.00       0.00 r
  U0_UART_FIFO/DF1/sync_reg_reg[0][0]/Q (SDFFRQX2M)       0.34       0.34 r
  U0_UART_FIFO/DF1/sync_reg_reg[0][1]/D (SDFFRQX2M)       0.00       0.34 r
  data arrival time                                                  0.34

  clock scan_m (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/DF1/sync_reg_reg[0][1]/CK (SDFFRQX2M)      0.00       0.00 r
  library hold time                                      -0.16      -0.16
  data required time                                                -0.16
  --------------------------------------------------------------------------
  data required time                                                -0.16
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.51


  Startpoint: U0_UART_FIFO/DF1/sync_reg_reg[0][1]
              (rising edge-triggered flip-flop clocked by scan_m)
  Endpoint: U0_UART_FIFO/DF1/SYNC_reg[0]
            (rising edge-triggered flip-flop clocked by scan_m)
  Path Group: scan_m
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_m (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/DF1/sync_reg_reg[0][1]/CK (SDFFRQX2M)      0.00       0.00 r
  U0_UART_FIFO/DF1/sync_reg_reg[0][1]/Q (SDFFRQX2M)       0.34       0.34 r
  U0_UART_FIFO/DF1/SYNC_reg[0]/D (SDFFRQX2M)              0.00       0.34 r
  data arrival time                                                  0.34

  clock scan_m (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/DF1/SYNC_reg[0]/CK (SDFFRQX2M)             0.00       0.00 r
  library hold time                                      -0.16      -0.16
  data required time                                                -0.16
  --------------------------------------------------------------------------
  data required time                                                -0.16
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.51


  Startpoint: U0_UART_FIFO/DF2/sync_reg_reg[3][0]
              (rising edge-triggered flip-flop clocked by scan_m)
  Endpoint: U0_UART_FIFO/DF2/sync_reg_reg[3][1]
            (rising edge-triggered flip-flop clocked by scan_m)
  Path Group: scan_m
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_m (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/DF2/sync_reg_reg[3][0]/CK (SDFFRQX2M)      0.00       0.00 r
  U0_UART_FIFO/DF2/sync_reg_reg[3][0]/Q (SDFFRQX2M)       0.34       0.34 r
  U0_UART_FIFO/DF2/sync_reg_reg[3][1]/D (SDFFRQX2M)       0.00       0.34 r
  data arrival time                                                  0.34

  clock scan_m (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/DF2/sync_reg_reg[3][1]/CK (SDFFRQX2M)      0.00       0.00 r
  library hold time                                      -0.16      -0.16
  data required time                                                -0.16
  --------------------------------------------------------------------------
  data required time                                                -0.16
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.51


  Startpoint: U0_UART_FIFO/DF2/sync_reg_reg[3][1]
              (rising edge-triggered flip-flop clocked by scan_m)
  Endpoint: U0_UART_FIFO/DF2/SYNC_reg[3]
            (rising edge-triggered flip-flop clocked by scan_m)
  Path Group: scan_m
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_m (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/DF2/sync_reg_reg[3][1]/CK (SDFFRQX2M)      0.00       0.00 r
  U0_UART_FIFO/DF2/sync_reg_reg[3][1]/Q (SDFFRQX2M)       0.34       0.34 r
  U0_UART_FIFO/DF2/SYNC_reg[3]/D (SDFFRQX2M)              0.00       0.34 r
  data arrival time                                                  0.34

  clock scan_m (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/DF2/SYNC_reg[3]/CK (SDFFRQX2M)             0.00       0.00 r
  library hold time                                      -0.16      -0.16
  data required time                                                -0.16
  --------------------------------------------------------------------------
  data required time                                                -0.16
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.51


  Startpoint: U0_UART_FIFO/DF2/sync_reg_reg[2][0]
              (rising edge-triggered flip-flop clocked by scan_m)
  Endpoint: U0_UART_FIFO/DF2/sync_reg_reg[2][1]
            (rising edge-triggered flip-flop clocked by scan_m)
  Path Group: scan_m
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_m (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/DF2/sync_reg_reg[2][0]/CK (SDFFRQX2M)      0.00       0.00 r
  U0_UART_FIFO/DF2/sync_reg_reg[2][0]/Q (SDFFRQX2M)       0.34       0.34 r
  U0_UART_FIFO/DF2/sync_reg_reg[2][1]/D (SDFFRQX2M)       0.00       0.34 r
  data arrival time                                                  0.34

  clock scan_m (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/DF2/sync_reg_reg[2][1]/CK (SDFFRQX2M)      0.00       0.00 r
  library hold time                                      -0.16      -0.16
  data required time                                                -0.16
  --------------------------------------------------------------------------
  data required time                                                -0.16
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.51


  Startpoint: U0_UART_FIFO/DF2/sync_reg_reg[2][1]
              (rising edge-triggered flip-flop clocked by scan_m)
  Endpoint: U0_UART_FIFO/DF2/SYNC_reg[2]
            (rising edge-triggered flip-flop clocked by scan_m)
  Path Group: scan_m
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_m (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/DF2/sync_reg_reg[2][1]/CK (SDFFRQX2M)      0.00       0.00 r
  U0_UART_FIFO/DF2/sync_reg_reg[2][1]/Q (SDFFRQX2M)       0.34       0.34 r
  U0_UART_FIFO/DF2/SYNC_reg[2]/D (SDFFRQX2M)              0.00       0.34 r
  data arrival time                                                  0.34

  clock scan_m (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/DF2/SYNC_reg[2]/CK (SDFFRQX2M)             0.00       0.00 r
  library hold time                                      -0.16      -0.16
  data required time                                                -0.16
  --------------------------------------------------------------------------
  data required time                                                -0.16
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.51


  Startpoint: U0_UART_FIFO/DF2/sync_reg_reg[1][1]
              (rising edge-triggered flip-flop clocked by scan_m)
  Endpoint: U0_UART_FIFO/DF2/SYNC_reg[1]
            (rising edge-triggered flip-flop clocked by scan_m)
  Path Group: scan_m
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_m (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/DF2/sync_reg_reg[1][1]/CK (SDFFRQX2M)      0.00       0.00 r
  U0_UART_FIFO/DF2/sync_reg_reg[1][1]/Q (SDFFRQX2M)       0.34       0.34 r
  U0_UART_FIFO/DF2/SYNC_reg[1]/D (SDFFRQX2M)              0.00       0.34 r
  data arrival time                                                  0.34

  clock scan_m (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/DF2/SYNC_reg[1]/CK (SDFFRQX2M)             0.00       0.00 r
  library hold time                                      -0.16      -0.16
  data required time                                                -0.16
  --------------------------------------------------------------------------
  data required time                                                -0.16
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.51


  Startpoint: U0_UART_FIFO/DF2/sync_reg_reg[0][1]
              (rising edge-triggered flip-flop clocked by scan_m)
  Endpoint: U0_UART_FIFO/DF2/SYNC_reg[0]
            (rising edge-triggered flip-flop clocked by scan_m)
  Path Group: scan_m
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_m (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/DF2/sync_reg_reg[0][1]/CK (SDFFRQX2M)      0.00       0.00 r
  U0_UART_FIFO/DF2/sync_reg_reg[0][1]/Q (SDFFRQX2M)       0.34       0.34 r
  U0_UART_FIFO/DF2/SYNC_reg[0]/D (SDFFRQX2M)              0.00       0.34 r
  data arrival time                                                  0.34

  clock scan_m (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/DF2/SYNC_reg[0]/CK (SDFFRQX2M)             0.00       0.00 r
  library hold time                                      -0.16      -0.16
  data required time                                                -0.16
  --------------------------------------------------------------------------
  data required time                                                -0.16
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.51


  Startpoint: U0_UART_FIFO/DF2/sync_reg_reg[1][0]
              (rising edge-triggered flip-flop clocked by scan_m)
  Endpoint: U0_UART_FIFO/DF2/sync_reg_reg[1][1]
            (rising edge-triggered flip-flop clocked by scan_m)
  Path Group: scan_m
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_m (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/DF2/sync_reg_reg[1][0]/CK (SDFFRQX2M)      0.00       0.00 r
  U0_UART_FIFO/DF2/sync_reg_reg[1][0]/Q (SDFFRQX2M)       0.34       0.34 r
  U0_UART_FIFO/DF2/sync_reg_reg[1][1]/D (SDFFRQX2M)       0.00       0.34 r
  data arrival time                                                  0.34

  clock scan_m (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/DF2/sync_reg_reg[1][1]/CK (SDFFRQX2M)      0.00       0.00 r
  library hold time                                      -0.16      -0.16
  data required time                                                -0.16
  --------------------------------------------------------------------------
  data required time                                                -0.16
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.51


  Startpoint: U0_UART_FIFO/DF2/sync_reg_reg[0][0]
              (rising edge-triggered flip-flop clocked by scan_m)
  Endpoint: U0_UART_FIFO/DF2/sync_reg_reg[0][1]
            (rising edge-triggered flip-flop clocked by scan_m)
  Path Group: scan_m
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_m (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/DF2/sync_reg_reg[0][0]/CK (SDFFRQX2M)      0.00       0.00 r
  U0_UART_FIFO/DF2/sync_reg_reg[0][0]/Q (SDFFRQX2M)       0.34       0.34 r
  U0_UART_FIFO/DF2/sync_reg_reg[0][1]/D (SDFFRQX2M)       0.00       0.34 r
  data arrival time                                                  0.34

  clock scan_m (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/DF2/sync_reg_reg[0][1]/CK (SDFFRQX2M)      0.00       0.00 r
  library hold time                                      -0.16      -0.16
  data required time                                                -0.16
  --------------------------------------------------------------------------
  data required time                                                -0.16
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.51


  Startpoint: U0_UART_FIFO/DF1/SYNC_reg[3]
              (rising edge-triggered flip-flop clocked by scan_m)
  Endpoint: U0_UART_FIFO/fifo_rd/wptr_gray_reg[3]
            (rising edge-triggered flip-flop clocked by scan_m)
  Path Group: scan_m
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_m (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/DF1/SYNC_reg[3]/CK (SDFFRQX2M)             0.00       0.00 r
  U0_UART_FIFO/DF1/SYNC_reg[3]/Q (SDFFRQX2M)              0.34       0.34 r
  U0_UART_FIFO/DF1/SYNC[3] (DF_SYNC_NUM_STAGES2_ptr_adr4_test_0)
                                                          0.00       0.34 r
  U0_UART_FIFO/fifo_rd/rq2_wptr[3] (FIFO_RD_addr3_test_1)
                                                          0.00       0.34 r
  U0_UART_FIFO/fifo_rd/wptr_gray_reg[3]/D (SDFFRQX2M)     0.00       0.34 r
  data arrival time                                                  0.34

  clock scan_m (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/fifo_rd/wptr_gray_reg[3]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  library hold time                                      -0.16      -0.16
  data required time                                                -0.16
  --------------------------------------------------------------------------
  data required time                                                -0.16
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.51


  Startpoint: U0_UART_FIFO/DF1/SYNC_reg[2]
              (rising edge-triggered flip-flop clocked by scan_m)
  Endpoint: U0_UART_FIFO/fifo_rd/wptr_gray_reg[2]
            (rising edge-triggered flip-flop clocked by scan_m)
  Path Group: scan_m
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_m (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/DF1/SYNC_reg[2]/CK (SDFFRQX2M)             0.00       0.00 r
  U0_UART_FIFO/DF1/SYNC_reg[2]/Q (SDFFRQX2M)              0.34       0.34 r
  U0_UART_FIFO/DF1/SYNC[2] (DF_SYNC_NUM_STAGES2_ptr_adr4_test_0)
                                                          0.00       0.34 r
  U0_UART_FIFO/fifo_rd/rq2_wptr[2] (FIFO_RD_addr3_test_1)
                                                          0.00       0.34 r
  U0_UART_FIFO/fifo_rd/wptr_gray_reg[2]/D (SDFFRQX2M)     0.00       0.34 r
  data arrival time                                                  0.34

  clock scan_m (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/fifo_rd/wptr_gray_reg[2]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  library hold time                                      -0.16      -0.16
  data required time                                                -0.16
  --------------------------------------------------------------------------
  data required time                                                -0.16
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.51


  Startpoint: U0_UART_FIFO/DF1/SYNC_reg[1]
              (rising edge-triggered flip-flop clocked by scan_m)
  Endpoint: U0_UART_FIFO/fifo_rd/wptr_gray_reg[1]
            (rising edge-triggered flip-flop clocked by scan_m)
  Path Group: scan_m
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_m (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/DF1/SYNC_reg[1]/CK (SDFFRQX2M)             0.00       0.00 r
  U0_UART_FIFO/DF1/SYNC_reg[1]/Q (SDFFRQX2M)              0.34       0.34 r
  U0_UART_FIFO/DF1/SYNC[1] (DF_SYNC_NUM_STAGES2_ptr_adr4_test_0)
                                                          0.00       0.34 r
  U0_UART_FIFO/fifo_rd/rq2_wptr[1] (FIFO_RD_addr3_test_1)
                                                          0.00       0.34 r
  U0_UART_FIFO/fifo_rd/wptr_gray_reg[1]/D (SDFFRQX2M)     0.00       0.34 r
  data arrival time                                                  0.34

  clock scan_m (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/fifo_rd/wptr_gray_reg[1]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  library hold time                                      -0.16      -0.16
  data required time                                                -0.16
  --------------------------------------------------------------------------
  data required time                                                -0.16
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.51


  Startpoint: U0_UART_FIFO/DF1/SYNC_reg[0]
              (rising edge-triggered flip-flop clocked by scan_m)
  Endpoint: U0_UART_FIFO/fifo_rd/wptr_gray_reg[0]
            (rising edge-triggered flip-flop clocked by scan_m)
  Path Group: scan_m
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_m (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/DF1/SYNC_reg[0]/CK (SDFFRQX2M)             0.00       0.00 r
  U0_UART_FIFO/DF1/SYNC_reg[0]/Q (SDFFRQX2M)              0.34       0.34 r
  U0_UART_FIFO/DF1/SYNC[0] (DF_SYNC_NUM_STAGES2_ptr_adr4_test_0)
                                                          0.00       0.34 r
  U0_UART_FIFO/fifo_rd/rq2_wptr[0] (FIFO_RD_addr3_test_1)
                                                          0.00       0.34 r
  U0_UART_FIFO/fifo_rd/wptr_gray_reg[0]/D (SDFFRQX2M)     0.00       0.34 r
  data arrival time                                                  0.34

  clock scan_m (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/fifo_rd/wptr_gray_reg[0]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  library hold time                                      -0.16      -0.16
  data required time                                                -0.16
  --------------------------------------------------------------------------
  data required time                                                -0.16
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.51


  Startpoint: U0_UART_FIFO/DF2/SYNC_reg[0]
              (rising edge-triggered flip-flop clocked by scan_m)
  Endpoint: U0_UART_FIFO/fifo_wr/rptr_gray_reg[0]
            (rising edge-triggered flip-flop clocked by scan_m)
  Path Group: scan_m
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_m (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/DF2/SYNC_reg[0]/CK (SDFFRQX2M)             0.00       0.00 r
  U0_UART_FIFO/DF2/SYNC_reg[0]/Q (SDFFRQX2M)              0.34       0.34 r
  U0_UART_FIFO/DF2/SYNC[0] (DF_SYNC_NUM_STAGES2_ptr_adr4_test_1)
                                                          0.00       0.34 r
  U0_UART_FIFO/fifo_wr/wq2_rptr[0] (FIFO_WR_addr3_test_1)
                                                          0.00       0.34 r
  U0_UART_FIFO/fifo_wr/rptr_gray_reg[0]/D (SDFFRQX2M)     0.00       0.34 r
  data arrival time                                                  0.34

  clock scan_m (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/fifo_wr/rptr_gray_reg[0]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  library hold time                                      -0.16      -0.16
  data required time                                                -0.16
  --------------------------------------------------------------------------
  data required time                                                -0.16
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.51


  Startpoint: U0_UART_FIFO/DF2/SYNC_reg[3]
              (rising edge-triggered flip-flop clocked by scan_m)
  Endpoint: U0_UART_FIFO/fifo_wr/rptr_gray_reg[3]
            (rising edge-triggered flip-flop clocked by scan_m)
  Path Group: scan_m
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_m (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/DF2/SYNC_reg[3]/CK (SDFFRQX2M)             0.00       0.00 r
  U0_UART_FIFO/DF2/SYNC_reg[3]/Q (SDFFRQX2M)              0.34       0.34 r
  U0_UART_FIFO/DF2/SYNC[3] (DF_SYNC_NUM_STAGES2_ptr_adr4_test_1)
                                                          0.00       0.34 r
  U0_UART_FIFO/fifo_wr/wq2_rptr[3] (FIFO_WR_addr3_test_1)
                                                          0.00       0.34 r
  U0_UART_FIFO/fifo_wr/rptr_gray_reg[3]/D (SDFFRQX2M)     0.00       0.34 r
  data arrival time                                                  0.34

  clock scan_m (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/fifo_wr/rptr_gray_reg[3]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  library hold time                                      -0.16      -0.16
  data required time                                                -0.16
  --------------------------------------------------------------------------
  data required time                                                -0.16
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.51


  Startpoint: U0_UART_FIFO/DF2/SYNC_reg[2]
              (rising edge-triggered flip-flop clocked by scan_m)
  Endpoint: U0_UART_FIFO/fifo_wr/rptr_gray_reg[2]
            (rising edge-triggered flip-flop clocked by scan_m)
  Path Group: scan_m
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_m (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/DF2/SYNC_reg[2]/CK (SDFFRQX2M)             0.00       0.00 r
  U0_UART_FIFO/DF2/SYNC_reg[2]/Q (SDFFRQX2M)              0.34       0.34 r
  U0_UART_FIFO/DF2/SYNC[2] (DF_SYNC_NUM_STAGES2_ptr_adr4_test_1)
                                                          0.00       0.34 r
  U0_UART_FIFO/fifo_wr/wq2_rptr[2] (FIFO_WR_addr3_test_1)
                                                          0.00       0.34 r
  U0_UART_FIFO/fifo_wr/rptr_gray_reg[2]/D (SDFFRQX2M)     0.00       0.34 r
  data arrival time                                                  0.34

  clock scan_m (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/fifo_wr/rptr_gray_reg[2]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  library hold time                                      -0.16      -0.16
  data required time                                                -0.16
  --------------------------------------------------------------------------
  data required time                                                -0.16
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.51


  Startpoint: U0_UART_FIFO/DF2/SYNC_reg[1]
              (rising edge-triggered flip-flop clocked by scan_m)
  Endpoint: U0_UART_FIFO/fifo_wr/rptr_gray_reg[1]
            (rising edge-triggered flip-flop clocked by scan_m)
  Path Group: scan_m
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_m (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/DF2/SYNC_reg[1]/CK (SDFFRQX2M)             0.00       0.00 r
  U0_UART_FIFO/DF2/SYNC_reg[1]/Q (SDFFRQX2M)              0.34       0.34 r
  U0_UART_FIFO/DF2/SYNC[1] (DF_SYNC_NUM_STAGES2_ptr_adr4_test_1)
                                                          0.00       0.34 r
  U0_UART_FIFO/fifo_wr/wq2_rptr[1] (FIFO_WR_addr3_test_1)
                                                          0.00       0.34 r
  U0_UART_FIFO/fifo_wr/rptr_gray_reg[1]/D (SDFFRQX2M)     0.00       0.34 r
  data arrival time                                                  0.34

  clock scan_m (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/fifo_wr/rptr_gray_reg[1]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  library hold time                                      -0.16      -0.16
  data required time                                                -0.16
  --------------------------------------------------------------------------
  data required time                                                -0.16
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.51


  Startpoint: U0_SYS_CTRL/Address_reg_reg[1]
              (rising edge-triggered flip-flop clocked by scan_m)
  Endpoint: U0_SYS_CTRL/Address_reg_reg[2]
            (rising edge-triggered flip-flop clocked by scan_m)
  Path Group: scan_m
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_m (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/Address_reg_reg[1]/CK (SDFFRX1M)            0.00       0.00 r
  U0_SYS_CTRL/Address_reg_reg[1]/QN (SDFFRX1M)            0.30       0.30 r
  U0_SYS_CTRL/Address_reg_reg[2]/SI (SDFFRX1M)            0.00       0.30 r
  data arrival time                                                  0.30

  clock scan_m (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/Address_reg_reg[2]/CK (SDFFRX1M)            0.00       0.00 r
  library hold time                                      -0.21      -0.21
  data required time                                                -0.21
  --------------------------------------------------------------------------
  data required time                                                -0.21
  data arrival time                                                 -0.30
  --------------------------------------------------------------------------
  slack (MET)                                                        0.51


  Startpoint: U0_SYS_CTRL/Address_reg_reg[2]
              (rising edge-triggered flip-flop clocked by scan_m)
  Endpoint: U0_SYS_CTRL/Address_reg_reg[3]
            (rising edge-triggered flip-flop clocked by scan_m)
  Path Group: scan_m
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_m (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/Address_reg_reg[2]/CK (SDFFRX1M)            0.00       0.00 r
  U0_SYS_CTRL/Address_reg_reg[2]/QN (SDFFRX1M)            0.30       0.30 r
  U0_SYS_CTRL/Address_reg_reg[3]/SI (SDFFRX1M)            0.00       0.30 r
  data arrival time                                                  0.30

  clock scan_m (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/Address_reg_reg[3]/CK (SDFFRX1M)            0.00       0.00 r
  library hold time                                      -0.21      -0.21
  data required time                                                -0.21
  --------------------------------------------------------------------------
  data required time                                                -0.21
  data arrival time                                                 -0.30
  --------------------------------------------------------------------------
  slack (MET)                                                        0.51


  Startpoint: U0_UART_FIFO/fifo_rd/rptr_bin_reg[2]
              (rising edge-triggered flip-flop clocked by scan_m)
  Endpoint: U0_UART_FIFO/fifo_rd/rptr_bin_reg[3]
            (rising edge-triggered flip-flop clocked by scan_m)
  Path Group: scan_m
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_m (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/fifo_rd/rptr_bin_reg[2]/CK (SDFFRX1M)      0.00       0.00 r
  U0_UART_FIFO/fifo_rd/rptr_bin_reg[2]/QN (SDFFRX1M)      0.32       0.32 r
  U0_UART_FIFO/fifo_rd/rptr_bin_reg[3]/SI (SDFFRQX2M)     0.00       0.32 r
  data arrival time                                                  0.32

  clock scan_m (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/fifo_rd/rptr_bin_reg[3]/CK (SDFFRQX2M)     0.00       0.00 r
  library hold time                                      -0.19      -0.19
  data required time                                                -0.19
  --------------------------------------------------------------------------
  data required time                                                -0.19
  data arrival time                                                 -0.32
  --------------------------------------------------------------------------
  slack (MET)                                                        0.52


  Startpoint: U0_RST_SYNC/rst_reg_reg[0]
              (rising edge-triggered flip-flop clocked by scan_m)
  Endpoint: U0_RST_SYNC/rst_reg_reg[1]
            (rising edge-triggered flip-flop clocked by scan_m)
  Path Group: scan_m
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_m (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RST_SYNC/rst_reg_reg[0]/CK (SDFFRQX2M)               0.00       0.00 r
  U0_RST_SYNC/rst_reg_reg[0]/Q (SDFFRQX2M)                0.34       0.34 r
  U0_RST_SYNC/rst_reg_reg[1]/SI (SDFFRQX2M)               0.00       0.34 r
  data arrival time                                                  0.34

  clock scan_m (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RST_SYNC/rst_reg_reg[1]/CK (SDFFRQX2M)               0.00       0.00 r
  library hold time                                      -0.18      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.52


  Startpoint: U0_UART_FIFO/DF1/sync_reg_reg[2][1]
              (rising edge-triggered flip-flop clocked by scan_m)
  Endpoint: U0_UART_FIFO/DF1/sync_reg_reg[3][0]
            (rising edge-triggered flip-flop clocked by scan_m)
  Path Group: scan_m
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_m (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/DF1/sync_reg_reg[2][1]/CK (SDFFRQX2M)      0.00       0.00 r
  U0_UART_FIFO/DF1/sync_reg_reg[2][1]/Q (SDFFRQX2M)       0.34       0.34 r
  U0_UART_FIFO/DF1/sync_reg_reg[3][0]/SI (SDFFRQX2M)      0.00       0.34 r
  data arrival time                                                  0.34

  clock scan_m (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/DF1/sync_reg_reg[3][0]/CK (SDFFRQX2M)      0.00       0.00 r
  library hold time                                      -0.18      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.52


  Startpoint: U0_UART_FIFO/DF1/sync_reg_reg[3][0]
              (rising edge-triggered flip-flop clocked by scan_m)
  Endpoint: U0_UART_FIFO/DF1/sync_reg_reg[3][1]
            (rising edge-triggered flip-flop clocked by scan_m)
  Path Group: scan_m
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_m (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/DF1/sync_reg_reg[3][0]/CK (SDFFRQX2M)      0.00       0.00 r
  U0_UART_FIFO/DF1/sync_reg_reg[3][0]/Q (SDFFRQX2M)       0.34       0.34 r
  U0_UART_FIFO/DF1/sync_reg_reg[3][1]/SI (SDFFRQX2M)      0.00       0.34 r
  data arrival time                                                  0.34

  clock scan_m (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/DF1/sync_reg_reg[3][1]/CK (SDFFRQX2M)      0.00       0.00 r
  library hold time                                      -0.18      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.52


  Startpoint: U0_UART_FIFO/DF1/SYNC_reg[2]
              (rising edge-triggered flip-flop clocked by scan_m)
  Endpoint: U0_UART_FIFO/DF1/SYNC_reg[3]
            (rising edge-triggered flip-flop clocked by scan_m)
  Path Group: scan_m
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_m (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/DF1/SYNC_reg[2]/CK (SDFFRQX2M)             0.00       0.00 r
  U0_UART_FIFO/DF1/SYNC_reg[2]/Q (SDFFRQX2M)              0.34       0.34 r
  U0_UART_FIFO/DF1/SYNC_reg[3]/SI (SDFFRQX2M)             0.00       0.34 r
  data arrival time                                                  0.34

  clock scan_m (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/DF1/SYNC_reg[3]/CK (SDFFRQX2M)             0.00       0.00 r
  library hold time                                      -0.18      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.52


  Startpoint: U0_UART_FIFO/DF1/sync_reg_reg[1][1]
              (rising edge-triggered flip-flop clocked by scan_m)
  Endpoint: U0_UART_FIFO/DF1/sync_reg_reg[2][0]
            (rising edge-triggered flip-flop clocked by scan_m)
  Path Group: scan_m
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_m (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/DF1/sync_reg_reg[1][1]/CK (SDFFRQX2M)      0.00       0.00 r
  U0_UART_FIFO/DF1/sync_reg_reg[1][1]/Q (SDFFRQX2M)       0.34       0.34 r
  U0_UART_FIFO/DF1/sync_reg_reg[2][0]/SI (SDFFRQX2M)      0.00       0.34 r
  data arrival time                                                  0.34

  clock scan_m (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/DF1/sync_reg_reg[2][0]/CK (SDFFRQX2M)      0.00       0.00 r
  library hold time                                      -0.18      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.52


  Startpoint: U0_UART_FIFO/DF1/sync_reg_reg[2][0]
              (rising edge-triggered flip-flop clocked by scan_m)
  Endpoint: U0_UART_FIFO/DF1/sync_reg_reg[2][1]
            (rising edge-triggered flip-flop clocked by scan_m)
  Path Group: scan_m
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_m (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/DF1/sync_reg_reg[2][0]/CK (SDFFRQX2M)      0.00       0.00 r
  U0_UART_FIFO/DF1/sync_reg_reg[2][0]/Q (SDFFRQX2M)       0.34       0.34 r
  U0_UART_FIFO/DF1/sync_reg_reg[2][1]/SI (SDFFRQX2M)      0.00       0.34 r
  data arrival time                                                  0.34

  clock scan_m (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/DF1/sync_reg_reg[2][1]/CK (SDFFRQX2M)      0.00       0.00 r
  library hold time                                      -0.18      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.52


  Startpoint: U0_UART_FIFO/DF1/SYNC_reg[1]
              (rising edge-triggered flip-flop clocked by scan_m)
  Endpoint: U0_UART_FIFO/DF1/SYNC_reg[2]
            (rising edge-triggered flip-flop clocked by scan_m)
  Path Group: scan_m
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_m (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/DF1/SYNC_reg[1]/CK (SDFFRQX2M)             0.00       0.00 r
  U0_UART_FIFO/DF1/SYNC_reg[1]/Q (SDFFRQX2M)              0.34       0.34 r
  U0_UART_FIFO/DF1/SYNC_reg[2]/SI (SDFFRQX2M)             0.00       0.34 r
  data arrival time                                                  0.34

  clock scan_m (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/DF1/SYNC_reg[2]/CK (SDFFRQX2M)             0.00       0.00 r
  library hold time                                      -0.18      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.52


  Startpoint: U0_UART_FIFO/DF1/sync_reg_reg[0][1]
              (rising edge-triggered flip-flop clocked by scan_m)
  Endpoint: U0_UART_FIFO/DF1/sync_reg_reg[1][0]
            (rising edge-triggered flip-flop clocked by scan_m)
  Path Group: scan_m
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_m (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/DF1/sync_reg_reg[0][1]/CK (SDFFRQX2M)      0.00       0.00 r
  U0_UART_FIFO/DF1/sync_reg_reg[0][1]/Q (SDFFRQX2M)       0.34       0.34 r
  U0_UART_FIFO/DF1/sync_reg_reg[1][0]/SI (SDFFRQX2M)      0.00       0.34 r
  data arrival time                                                  0.34

  clock scan_m (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/DF1/sync_reg_reg[1][0]/CK (SDFFRQX2M)      0.00       0.00 r
  library hold time                                      -0.18      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.52


  Startpoint: U0_UART_FIFO/DF1/sync_reg_reg[1][0]
              (rising edge-triggered flip-flop clocked by scan_m)
  Endpoint: U0_UART_FIFO/DF1/sync_reg_reg[1][1]
            (rising edge-triggered flip-flop clocked by scan_m)
  Path Group: scan_m
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_m (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/DF1/sync_reg_reg[1][0]/CK (SDFFRQX2M)      0.00       0.00 r
  U0_UART_FIFO/DF1/sync_reg_reg[1][0]/Q (SDFFRQX2M)       0.34       0.34 r
  U0_UART_FIFO/DF1/sync_reg_reg[1][1]/SI (SDFFRQX2M)      0.00       0.34 r
  data arrival time                                                  0.34

  clock scan_m (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/DF1/sync_reg_reg[1][1]/CK (SDFFRQX2M)      0.00       0.00 r
  library hold time                                      -0.18      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.52


  Startpoint: U0_UART_FIFO/DF1/SYNC_reg[0]
              (rising edge-triggered flip-flop clocked by scan_m)
  Endpoint: U0_UART_FIFO/DF1/SYNC_reg[1]
            (rising edge-triggered flip-flop clocked by scan_m)
  Path Group: scan_m
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_m (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/DF1/SYNC_reg[0]/CK (SDFFRQX2M)             0.00       0.00 r
  U0_UART_FIFO/DF1/SYNC_reg[0]/Q (SDFFRQX2M)              0.34       0.34 r
  U0_UART_FIFO/DF1/SYNC_reg[1]/SI (SDFFRQX2M)             0.00       0.34 r
  data arrival time                                                  0.34

  clock scan_m (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/DF1/SYNC_reg[1]/CK (SDFFRQX2M)             0.00       0.00 r
  library hold time                                      -0.18      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.52


  Startpoint: U0_UART_FIFO/DF1/SYNC_reg[3]
              (rising edge-triggered flip-flop clocked by scan_m)
  Endpoint: U0_UART_FIFO/DF1/sync_reg_reg[0][0]
            (rising edge-triggered flip-flop clocked by scan_m)
  Path Group: scan_m
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_m (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/DF1/SYNC_reg[3]/CK (SDFFRQX2M)             0.00       0.00 r
  U0_UART_FIFO/DF1/SYNC_reg[3]/Q (SDFFRQX2M)              0.34       0.34 r
  U0_UART_FIFO/DF1/sync_reg_reg[0][0]/SI (SDFFRQX2M)      0.00       0.34 r
  data arrival time                                                  0.34

  clock scan_m (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/DF1/sync_reg_reg[0][0]/CK (SDFFRQX2M)      0.00       0.00 r
  library hold time                                      -0.18      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.52


  Startpoint: U0_UART_FIFO/DF1/sync_reg_reg[0][0]
              (rising edge-triggered flip-flop clocked by scan_m)
  Endpoint: U0_UART_FIFO/DF1/sync_reg_reg[0][1]
            (rising edge-triggered flip-flop clocked by scan_m)
  Path Group: scan_m
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_m (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/DF1/sync_reg_reg[0][0]/CK (SDFFRQX2M)      0.00       0.00 r
  U0_UART_FIFO/DF1/sync_reg_reg[0][0]/Q (SDFFRQX2M)       0.34       0.34 r
  U0_UART_FIFO/DF1/sync_reg_reg[0][1]/SI (SDFFRQX2M)      0.00       0.34 r
  data arrival time                                                  0.34

  clock scan_m (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/DF1/sync_reg_reg[0][1]/CK (SDFFRQX2M)      0.00       0.00 r
  library hold time                                      -0.18      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.52


  Startpoint: U0_UART_FIFO/DF2/sync_reg_reg[2][1]
              (rising edge-triggered flip-flop clocked by scan_m)
  Endpoint: U0_UART_FIFO/DF2/sync_reg_reg[3][0]
            (rising edge-triggered flip-flop clocked by scan_m)
  Path Group: scan_m
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_m (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/DF2/sync_reg_reg[2][1]/CK (SDFFRQX2M)      0.00       0.00 r
  U0_UART_FIFO/DF2/sync_reg_reg[2][1]/Q (SDFFRQX2M)       0.34       0.34 r
  U0_UART_FIFO/DF2/sync_reg_reg[3][0]/SI (SDFFRQX2M)      0.00       0.34 r
  data arrival time                                                  0.34

  clock scan_m (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/DF2/sync_reg_reg[3][0]/CK (SDFFRQX2M)      0.00       0.00 r
  library hold time                                      -0.18      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.52


  Startpoint: U0_UART_FIFO/DF2/sync_reg_reg[3][0]
              (rising edge-triggered flip-flop clocked by scan_m)
  Endpoint: U0_UART_FIFO/DF2/sync_reg_reg[3][1]
            (rising edge-triggered flip-flop clocked by scan_m)
  Path Group: scan_m
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_m (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/DF2/sync_reg_reg[3][0]/CK (SDFFRQX2M)      0.00       0.00 r
  U0_UART_FIFO/DF2/sync_reg_reg[3][0]/Q (SDFFRQX2M)       0.34       0.34 r
  U0_UART_FIFO/DF2/sync_reg_reg[3][1]/SI (SDFFRQX2M)      0.00       0.34 r
  data arrival time                                                  0.34

  clock scan_m (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/DF2/sync_reg_reg[3][1]/CK (SDFFRQX2M)      0.00       0.00 r
  library hold time                                      -0.18      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.52


  Startpoint: U0_UART_FIFO/DF2/SYNC_reg[2]
              (rising edge-triggered flip-flop clocked by scan_m)
  Endpoint: U0_UART_FIFO/DF2/SYNC_reg[3]
            (rising edge-triggered flip-flop clocked by scan_m)
  Path Group: scan_m
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_m (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/DF2/SYNC_reg[2]/CK (SDFFRQX2M)             0.00       0.00 r
  U0_UART_FIFO/DF2/SYNC_reg[2]/Q (SDFFRQX2M)              0.34       0.34 r
  U0_UART_FIFO/DF2/SYNC_reg[3]/SI (SDFFRQX2M)             0.00       0.34 r
  data arrival time                                                  0.34

  clock scan_m (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/DF2/SYNC_reg[3]/CK (SDFFRQX2M)             0.00       0.00 r
  library hold time                                      -0.18      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.52


  Startpoint: U0_UART_FIFO/DF2/sync_reg_reg[1][1]
              (rising edge-triggered flip-flop clocked by scan_m)
  Endpoint: U0_UART_FIFO/DF2/sync_reg_reg[2][0]
            (rising edge-triggered flip-flop clocked by scan_m)
  Path Group: scan_m
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_m (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/DF2/sync_reg_reg[1][1]/CK (SDFFRQX2M)      0.00       0.00 r
  U0_UART_FIFO/DF2/sync_reg_reg[1][1]/Q (SDFFRQX2M)       0.34       0.34 r
  U0_UART_FIFO/DF2/sync_reg_reg[2][0]/SI (SDFFRQX2M)      0.00       0.34 r
  data arrival time                                                  0.34

  clock scan_m (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/DF2/sync_reg_reg[2][0]/CK (SDFFRQX2M)      0.00       0.00 r
  library hold time                                      -0.18      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.52


  Startpoint: U0_UART_FIFO/DF2/sync_reg_reg[2][0]
              (rising edge-triggered flip-flop clocked by scan_m)
  Endpoint: U0_UART_FIFO/DF2/sync_reg_reg[2][1]
            (rising edge-triggered flip-flop clocked by scan_m)
  Path Group: scan_m
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_m (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/DF2/sync_reg_reg[2][0]/CK (SDFFRQX2M)      0.00       0.00 r
  U0_UART_FIFO/DF2/sync_reg_reg[2][0]/Q (SDFFRQX2M)       0.34       0.34 r
  U0_UART_FIFO/DF2/sync_reg_reg[2][1]/SI (SDFFRQX2M)      0.00       0.34 r
  data arrival time                                                  0.34

  clock scan_m (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/DF2/sync_reg_reg[2][1]/CK (SDFFRQX2M)      0.00       0.00 r
  library hold time                                      -0.18      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.52


  Startpoint: U0_UART_FIFO/DF2/SYNC_reg[3]
              (rising edge-triggered flip-flop clocked by scan_m)
  Endpoint: U0_UART_FIFO/DF2/sync_reg_reg[0][0]
            (rising edge-triggered flip-flop clocked by scan_m)
  Path Group: scan_m
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_m (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/DF2/SYNC_reg[3]/CK (SDFFRQX2M)             0.00       0.00 r
  U0_UART_FIFO/DF2/SYNC_reg[3]/Q (SDFFRQX2M)              0.34       0.34 r
  U0_UART_FIFO/DF2/sync_reg_reg[0][0]/SI (SDFFRQX2M)      0.00       0.34 r
  data arrival time                                                  0.34

  clock scan_m (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/DF2/sync_reg_reg[0][0]/CK (SDFFRQX2M)      0.00       0.00 r
  library hold time                                      -0.18      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.52


  Startpoint: U0_UART_FIFO/DF2/SYNC_reg[1]
              (rising edge-triggered flip-flop clocked by scan_m)
  Endpoint: U0_UART_FIFO/DF2/SYNC_reg[2]
            (rising edge-triggered flip-flop clocked by scan_m)
  Path Group: scan_m
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_m (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/DF2/SYNC_reg[1]/CK (SDFFRQX2M)             0.00       0.00 r
  U0_UART_FIFO/DF2/SYNC_reg[1]/Q (SDFFRQX2M)              0.34       0.34 r
  U0_UART_FIFO/DF2/SYNC_reg[2]/SI (SDFFRQX2M)             0.00       0.34 r
  data arrival time                                                  0.34

  clock scan_m (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/DF2/SYNC_reg[2]/CK (SDFFRQX2M)             0.00       0.00 r
  library hold time                                      -0.18      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.52


  Startpoint: U0_UART_FIFO/DF2/SYNC_reg[0]
              (rising edge-triggered flip-flop clocked by scan_m)
  Endpoint: U0_UART_FIFO/DF2/SYNC_reg[1]
            (rising edge-triggered flip-flop clocked by scan_m)
  Path Group: scan_m
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_m (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/DF2/SYNC_reg[0]/CK (SDFFRQX2M)             0.00       0.00 r
  U0_UART_FIFO/DF2/SYNC_reg[0]/Q (SDFFRQX2M)              0.34       0.34 r
  U0_UART_FIFO/DF2/SYNC_reg[1]/SI (SDFFRQX2M)             0.00       0.34 r
  data arrival time                                                  0.34

  clock scan_m (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/DF2/SYNC_reg[1]/CK (SDFFRQX2M)             0.00       0.00 r
  library hold time                                      -0.18      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.52


  Startpoint: U0_UART_FIFO/DF1/sync_reg_reg[3][1]
              (rising edge-triggered flip-flop clocked by scan_m)
  Endpoint: U0_UART_FIFO/DF2/SYNC_reg[0]
            (rising edge-triggered flip-flop clocked by scan_m)
  Path Group: scan_m
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_m (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/DF1/sync_reg_reg[3][1]/CK (SDFFRQX2M)      0.00       0.00 r
  U0_UART_FIFO/DF1/sync_reg_reg[3][1]/Q (SDFFRQX2M)       0.34       0.34 r
  U0_UART_FIFO/DF1/test_so (DF_SYNC_NUM_STAGES2_ptr_adr4_test_0)
                                                          0.00       0.34 r
  U0_UART_FIFO/DF2/test_si (DF_SYNC_NUM_STAGES2_ptr_adr4_test_1)
                                                          0.00       0.34 r
  U0_UART_FIFO/DF2/SYNC_reg[0]/SI (SDFFRQX2M)             0.00       0.34 r
  data arrival time                                                  0.34

  clock scan_m (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/DF2/SYNC_reg[0]/CK (SDFFRQX2M)             0.00       0.00 r
  library hold time                                      -0.18      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.52


  Startpoint: U0_UART_FIFO/DF2/sync_reg_reg[0][1]
              (rising edge-triggered flip-flop clocked by scan_m)
  Endpoint: U0_UART_FIFO/DF2/sync_reg_reg[1][0]
            (rising edge-triggered flip-flop clocked by scan_m)
  Path Group: scan_m
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_m (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/DF2/sync_reg_reg[0][1]/CK (SDFFRQX2M)      0.00       0.00 r
  U0_UART_FIFO/DF2/sync_reg_reg[0][1]/Q (SDFFRQX2M)       0.34       0.34 r
  U0_UART_FIFO/DF2/sync_reg_reg[1][0]/SI (SDFFRQX2M)      0.00       0.34 r
  data arrival time                                                  0.34

  clock scan_m (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/DF2/sync_reg_reg[1][0]/CK (SDFFRQX2M)      0.00       0.00 r
  library hold time                                      -0.18      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.52


  Startpoint: U0_UART_FIFO/DF2/sync_reg_reg[1][0]
              (rising edge-triggered flip-flop clocked by scan_m)
  Endpoint: U0_UART_FIFO/DF2/sync_reg_reg[1][1]
            (rising edge-triggered flip-flop clocked by scan_m)
  Path Group: scan_m
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_m (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/DF2/sync_reg_reg[1][0]/CK (SDFFRQX2M)      0.00       0.00 r
  U0_UART_FIFO/DF2/sync_reg_reg[1][0]/Q (SDFFRQX2M)       0.34       0.34 r
  U0_UART_FIFO/DF2/sync_reg_reg[1][1]/SI (SDFFRQX2M)      0.00       0.34 r
  data arrival time                                                  0.34

  clock scan_m (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/DF2/sync_reg_reg[1][1]/CK (SDFFRQX2M)      0.00       0.00 r
  library hold time                                      -0.18      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.52


  Startpoint: U0_UART_FIFO/DF2/sync_reg_reg[0][0]
              (rising edge-triggered flip-flop clocked by scan_m)
  Endpoint: U0_UART_FIFO/DF2/sync_reg_reg[0][1]
            (rising edge-triggered flip-flop clocked by scan_m)
  Path Group: scan_m
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_m (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/DF2/sync_reg_reg[0][0]/CK (SDFFRQX2M)      0.00       0.00 r
  U0_UART_FIFO/DF2/sync_reg_reg[0][0]/Q (SDFFRQX2M)       0.34       0.34 r
  U0_UART_FIFO/DF2/sync_reg_reg[0][1]/SI (SDFFRQX2M)      0.00       0.34 r
  data arrival time                                                  0.34

  clock scan_m (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/DF2/sync_reg_reg[0][1]/CK (SDFFRQX2M)      0.00       0.00 r
  library hold time                                      -0.18      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.52


  Startpoint: U0_UART_FIFO/DF2/sync_reg_reg[3][1]
              (rising edge-triggered flip-flop clocked by scan_m)
  Endpoint: U0_UART_FIFO/FIFO/FIFO_REG_reg[0][0]
            (rising edge-triggered flip-flop clocked by scan_m)
  Path Group: scan_m
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_m (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/DF2/sync_reg_reg[3][1]/CK (SDFFRQX2M)      0.00       0.00 r
  U0_UART_FIFO/DF2/sync_reg_reg[3][1]/Q (SDFFRQX2M)       0.34       0.34 r
  U0_UART_FIFO/DF2/test_so (DF_SYNC_NUM_STAGES2_ptr_adr4_test_1)
                                                          0.00       0.34 r
  U0_UART_FIFO/FIFO/test_si1 (FIFO_MEM_CNTRL_DATA_WIDTH8_addr3_FIFO_DEPTH8_test_1)
                                                          0.00       0.34 r
  U0_UART_FIFO/FIFO/FIFO_REG_reg[0][0]/SI (SDFFRQX2M)     0.00       0.34 r
  data arrival time                                                  0.34

  clock scan_m (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/FIFO/FIFO_REG_reg[0][0]/CK (SDFFRQX2M)     0.00       0.00 r
  library hold time                                      -0.18      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.52


  Startpoint: U0_PULSE_GEN/rcv_flop_reg
              (rising edge-triggered flip-flop clocked by scan_m)
  Endpoint: U0_PULSE_GEN/pls_flop_reg
            (rising edge-triggered flip-flop clocked by scan_m)
  Path Group: scan_m
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_m (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_PULSE_GEN/rcv_flop_reg/CK (SDFFRQX2M)                0.00       0.00 r
  U0_PULSE_GEN/rcv_flop_reg/Q (SDFFRQX2M)                 0.35       0.35 r
  U0_PULSE_GEN/pls_flop_reg/D (SDFFRQX2M)                 0.00       0.35 r
  data arrival time                                                  0.35

  clock scan_m (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_PULSE_GEN/pls_flop_reg/CK (SDFFRQX2M)                0.00       0.00 r
  library hold time                                      -0.17      -0.17
  data required time                                                -0.17
  --------------------------------------------------------------------------
  data required time                                                -0.17
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                        0.52


  Startpoint: U1_RST_SYNC/rst_reg_reg[0]
              (rising edge-triggered flip-flop clocked by scan_m)
  Endpoint: U1_RST_SYNC/rst_reg_reg[1]
            (rising edge-triggered flip-flop clocked by scan_m)
  Path Group: scan_m
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_m (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_RST_SYNC/rst_reg_reg[0]/CK (SDFFRQX2M)               0.00       0.00 r
  U1_RST_SYNC/rst_reg_reg[0]/Q (SDFFRQX2M)                0.34       0.34 r
  U1_RST_SYNC/rst_reg_reg[1]/D (SDFFRQX1M)                0.00       0.34 r
  data arrival time                                                  0.34

  clock scan_m (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_RST_SYNC/rst_reg_reg[1]/CK (SDFFRQX1M)               0.00       0.00 r
  library hold time                                      -0.18      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.52


  Startpoint: U0_ref_sync/sync_reg_reg[0]
              (rising edge-triggered flip-flop clocked by scan_m)
  Endpoint: U0_ref_sync/sync_reg_reg[1]
            (rising edge-triggered flip-flop clocked by scan_m)
  Path Group: scan_m
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_m (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ref_sync/sync_reg_reg[0]/CK (SDFFRQX2M)              0.00       0.00 r
  U0_ref_sync/sync_reg_reg[0]/Q (SDFFRQX2M)               0.34       0.34 r
  U0_ref_sync/sync_reg_reg[1]/D (SDFFRQX1M)               0.00       0.34 r
  data arrival time                                                  0.34

  clock scan_m (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ref_sync/sync_reg_reg[1]/CK (SDFFRQX1M)              0.00       0.00 r
  library hold time                                      -0.18      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.52


  Startpoint: U0_UART/Uart_tx/serializer_dut/Register_reg[7]
              (rising edge-triggered flip-flop clocked by scan_m)
  Endpoint: U0_UART/Uart_tx/serializer_dut/ser_data_reg
            (rising edge-triggered flip-flop clocked by scan_m)
  Path Group: scan_m
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_m (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/Uart_tx/serializer_dut/Register_reg[7]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/Uart_tx/serializer_dut/Register_reg[7]/Q (SDFFRQX2M)
                                                          0.37       0.37 r
  U0_UART/Uart_tx/serializer_dut/ser_data_reg/SI (SDFFSQX1M)
                                                          0.00       0.37 r
  data arrival time                                                  0.37

  clock scan_m (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/Uart_tx/serializer_dut/ser_data_reg/CK (SDFFSQX1M)
                                                          0.00       0.00 r
  library hold time                                      -0.16      -0.16
  data required time                                                -0.16
  --------------------------------------------------------------------------
  data required time                                                -0.16
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.52


  Startpoint: U0_UART/Uart_tx/parity_dut/PAR_bit_reg
              (rising edge-triggered flip-flop clocked by scan_m)
  Endpoint: U0_UART/Uart_tx/serializer_dut/Counter_reg[0]
            (rising edge-triggered flip-flop clocked by scan_m)
  Path Group: scan_m
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_m (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/Uart_tx/parity_dut/PAR_bit_reg/CK (SEDFFX1M)
                                                          0.00       0.00 r
  U0_UART/Uart_tx/parity_dut/PAR_bit_reg/Q (SEDFFX1M)     0.34       0.34 r
  U0_UART/Uart_tx/parity_dut/PAR_bit (Parity_Calc_test_1)
                                                          0.00       0.34 r
  U0_UART/Uart_tx/serializer_dut/test_si (serializer_test_1)
                                                          0.00       0.34 r
  U0_UART/Uart_tx/serializer_dut/Counter_reg[0]/SI (SDFFRQX2M)
                                                          0.00       0.34 r
  data arrival time                                                  0.34

  clock scan_m (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/Uart_tx/serializer_dut/Counter_reg[0]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  library hold time                                      -0.18      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.52


  Startpoint: U0_UART_FIFO/fifo_wr/wptr_reg[1]
              (rising edge-triggered flip-flop clocked by scan_m)
  Endpoint: U0_UART_FIFO/DF1/sync_reg_reg[1][0]
            (rising edge-triggered flip-flop clocked by scan_m)
  Path Group: scan_m
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_m (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/fifo_wr/wptr_reg[1]/CK (SDFFRQX2M)         0.00       0.00 r
  U0_UART_FIFO/fifo_wr/wptr_reg[1]/Q (SDFFRQX2M)          0.36       0.36 r
  U0_UART_FIFO/fifo_wr/wptr[1] (FIFO_WR_addr3_test_1)     0.00       0.36 r
  U0_UART_FIFO/DF1/ASYNC[1] (DF_SYNC_NUM_STAGES2_ptr_adr4_test_0)
                                                          0.00       0.36 r
  U0_UART_FIFO/DF1/sync_reg_reg[1][0]/D (SDFFRQX2M)       0.00       0.36 r
  data arrival time                                                  0.36

  clock scan_m (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/DF1/sync_reg_reg[1][0]/CK (SDFFRQX2M)      0.00       0.00 r
  library hold time                                      -0.17      -0.17
  data required time                                                -0.17
  --------------------------------------------------------------------------
  data required time                                                -0.17
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.53


  Startpoint: U0_ref_sync/enable_flop_reg
              (rising edge-triggered flip-flop clocked by scan_m)
  Endpoint: U0_ref_sync/enable_pulse_d_reg
            (rising edge-triggered flip-flop clocked by scan_m)
  Path Group: scan_m
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_m (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ref_sync/enable_flop_reg/CK (SDFFRQX2M)              0.00       0.00 r
  U0_ref_sync/enable_flop_reg/Q (SDFFRQX2M)               0.35       0.35 r
  U0_ref_sync/enable_pulse_d_reg/SI (SDFFRQX2M)           0.00       0.35 r
  data arrival time                                                  0.35

  clock scan_m (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ref_sync/enable_pulse_d_reg/CK (SDFFRQX2M)           0.00       0.00 r
  library hold time                                      -0.18      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                        0.53


  Startpoint: U0_SYS_CTRL/result_reg[9]
              (rising edge-triggered flip-flop clocked by scan_m)
  Endpoint: U0_SYS_CTRL/result_reg[9]
            (rising edge-triggered flip-flop clocked by scan_m)
  Path Group: scan_m
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_m (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/result_reg[9]/CK (SDFFRX2M)                 0.00       0.00 r
  U0_SYS_CTRL/result_reg[9]/QN (SDFFRX2M)                 0.23       0.23 f
  U0_SYS_CTRL/U175/Y (OAI2BB2X1M)                         0.14       0.37 r
  U0_SYS_CTRL/result_reg[9]/D (SDFFRX2M)                  0.00       0.37 r
  data arrival time                                                  0.37

  clock scan_m (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/result_reg[9]/CK (SDFFRX2M)                 0.00       0.00 r
  library hold time                                      -0.16      -0.16
  data required time                                                -0.16
  --------------------------------------------------------------------------
  data required time                                                -0.16
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.53


  Startpoint: U0_UART_FIFO/fifo_wr/rptr_gray_reg[3]
              (rising edge-triggered flip-flop clocked by scan_m)
  Endpoint: U0_UART_FIFO/fifo_wr/waddr_reg[0]
            (rising edge-triggered flip-flop clocked by scan_m)
  Path Group: scan_m
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_m (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/fifo_wr/rptr_gray_reg[3]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_FIFO/fifo_wr/rptr_gray_reg[3]/Q (SDFFRQX2M)     0.35       0.35 r
  U0_UART_FIFO/fifo_wr/waddr_reg[0]/SI (SDFFRQX2M)        0.00       0.35 r
  data arrival time                                                  0.35

  clock scan_m (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/fifo_wr/waddr_reg[0]/CK (SDFFRQX2M)        0.00       0.00 r
  library hold time                                      -0.18      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                        0.53


  Startpoint: U0_UART_FIFO/fifo_wr/rptr_gray_reg[2]
              (rising edge-triggered flip-flop clocked by scan_m)
  Endpoint: U0_UART_FIFO/fifo_wr/rptr_gray_reg[3]
            (rising edge-triggered flip-flop clocked by scan_m)
  Path Group: scan_m
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_m (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/fifo_wr/rptr_gray_reg[2]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_FIFO/fifo_wr/rptr_gray_reg[2]/Q (SDFFRQX2M)     0.35       0.35 r
  U0_UART_FIFO/fifo_wr/rptr_gray_reg[3]/SI (SDFFRQX2M)
                                                          0.00       0.35 r
  data arrival time                                                  0.35

  clock scan_m (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/fifo_wr/rptr_gray_reg[3]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  library hold time                                      -0.18      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                        0.53


  Startpoint: U0_UART_FIFO/fifo_wr/rptr_gray_reg[1]
              (rising edge-triggered flip-flop clocked by scan_m)
  Endpoint: U0_UART_FIFO/fifo_wr/rptr_gray_reg[2]
            (rising edge-triggered flip-flop clocked by scan_m)
  Path Group: scan_m
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_m (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/fifo_wr/rptr_gray_reg[1]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_FIFO/fifo_wr/rptr_gray_reg[1]/Q (SDFFRQX2M)     0.35       0.35 r
  U0_UART_FIFO/fifo_wr/rptr_gray_reg[2]/SI (SDFFRQX2M)
                                                          0.00       0.35 r
  data arrival time                                                  0.35

  clock scan_m (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/fifo_wr/rptr_gray_reg[2]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  library hold time                                      -0.18      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                        0.53


  Startpoint: U0_PULSE_GEN/rcv_flop_reg
              (rising edge-triggered flip-flop clocked by scan_m)
  Endpoint: U0_RST_SYNC/rst_reg_reg[0]
            (rising edge-triggered flip-flop clocked by scan_m)
  Path Group: scan_m
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_m (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_PULSE_GEN/rcv_flop_reg/CK (SDFFRQX2M)                0.00       0.00 r
  U0_PULSE_GEN/rcv_flop_reg/Q (SDFFRQX2M)                 0.35       0.35 r
  U0_PULSE_GEN/test_so (PULSE_GEN_test_1)                 0.00       0.35 r
  U0_RST_SYNC/test_si (RST_SYNC_NUM_STAGES2_test_0)       0.00       0.35 r
  U0_RST_SYNC/rst_reg_reg[0]/SI (SDFFRQX2M)               0.00       0.35 r
  data arrival time                                                  0.35

  clock scan_m (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RST_SYNC/rst_reg_reg[0]/CK (SDFFRQX2M)               0.00       0.00 r
  library hold time                                      -0.18      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                        0.54


  Startpoint: U1_RST_SYNC/rst_reg_reg[0]
              (rising edge-triggered flip-flop clocked by scan_m)
  Endpoint: U1_RST_SYNC/rst_reg_reg[1]
            (rising edge-triggered flip-flop clocked by scan_m)
  Path Group: scan_m
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_m (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_RST_SYNC/rst_reg_reg[0]/CK (SDFFRQX2M)               0.00       0.00 r
  U1_RST_SYNC/rst_reg_reg[0]/Q (SDFFRQX2M)                0.34       0.34 r
  U1_RST_SYNC/rst_reg_reg[1]/SI (SDFFRQX1M)               0.00       0.34 r
  data arrival time                                                  0.34

  clock scan_m (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_RST_SYNC/rst_reg_reg[1]/CK (SDFFRQX1M)               0.00       0.00 r
  library hold time                                      -0.20      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.54


  Startpoint: U0_ref_sync/sync_reg_reg[0]
              (rising edge-triggered flip-flop clocked by scan_m)
  Endpoint: U0_ref_sync/sync_reg_reg[1]
            (rising edge-triggered flip-flop clocked by scan_m)
  Path Group: scan_m
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_m (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ref_sync/sync_reg_reg[0]/CK (SDFFRQX2M)              0.00       0.00 r
  U0_ref_sync/sync_reg_reg[0]/Q (SDFFRQX2M)               0.34       0.34 r
  U0_ref_sync/sync_reg_reg[1]/SI (SDFFRQX1M)              0.00       0.34 r
  data arrival time                                                  0.34

  clock scan_m (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ref_sync/sync_reg_reg[1]/CK (SDFFRQX1M)              0.00       0.00 r
  library hold time                                      -0.20      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.54


  Startpoint: U0_RST_SYNC/rst_reg_reg[1]
              (rising edge-triggered flip-flop clocked by scan_m)
  Endpoint: U0_RegFile/RdData_VLD_reg
            (rising edge-triggered flip-flop clocked by scan_m)
  Path Group: scan_m
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_m (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RST_SYNC/rst_reg_reg[1]/CK (SDFFRQX2M)               0.00       0.00 r
  U0_RST_SYNC/rst_reg_reg[1]/Q (SDFFRQX2M)                0.36       0.36 r
  U0_RST_SYNC/SYNC_RST (RST_SYNC_NUM_STAGES2_test_0)      0.00       0.36 r
  U0_RegFile/test_si1 (Register_file_test_1)              0.00       0.36 r
  U0_RegFile/RdData_VLD_reg/SI (SDFFRQX2M)                0.00       0.36 r
  data arrival time                                                  0.36

  clock scan_m (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/RdData_VLD_reg/CK (SDFFRQX2M)                0.00       0.00 r
  library hold time                                      -0.18      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.54


  Startpoint: U0_ALU/ALU_OUT_reg[8]
              (rising edge-triggered flip-flop clocked by scan_m)
  Endpoint: U0_ALU/ALU_OUT_reg[9]
            (rising edge-triggered flip-flop clocked by scan_m)
  Path Group: scan_m
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_m (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[8]/CK (SDFFRQX2M)                    0.00       0.00 r
  U0_ALU/ALU_OUT_reg[8]/Q (SDFFRQX2M)                     0.36       0.36 r
  U0_ALU/ALU_OUT_reg[9]/SI (SDFFRQX2M)                    0.00       0.36 r
  data arrival time                                                  0.36

  clock scan_m (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[9]/CK (SDFFRQX2M)                    0.00       0.00 r
  library hold time                                      -0.18      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.54


  Startpoint: U0_PULSE_GEN/pls_flop_reg
              (rising edge-triggered flip-flop clocked by scan_m)
  Endpoint: U0_PULSE_GEN/rcv_flop_reg
            (rising edge-triggered flip-flop clocked by scan_m)
  Path Group: scan_m
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_m (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_PULSE_GEN/pls_flop_reg/CK (SDFFRQX2M)                0.00       0.00 r
  U0_PULSE_GEN/pls_flop_reg/Q (SDFFRQX2M)                 0.36       0.36 r
  U0_PULSE_GEN/rcv_flop_reg/SI (SDFFRQX2M)                0.00       0.36 r
  data arrival time                                                  0.36

  clock scan_m (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_PULSE_GEN/rcv_flop_reg/CK (SDFFRQX2M)                0.00       0.00 r
  library hold time                                      -0.18      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.54


  Startpoint: U0_UART/uart_rx/FSM_dut/start_frame_reg
              (rising edge-triggered flip-flop clocked by scan_m)
  Endpoint: U0_UART/uart_rx/dat_samp_dut/counter_reg[0]
            (rising edge-triggered flip-flop clocked by scan_m)
  Path Group: scan_m
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_m (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/uart_rx/FSM_dut/start_frame_reg/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/uart_rx/FSM_dut/start_frame_reg/Q (SDFFRQX2M)
                                                          0.36       0.36 r
  U0_UART/uart_rx/FSM_dut/start_frame (FSM_test_1)        0.00       0.36 r
  U0_UART/uart_rx/dat_samp_dut/test_si (data_sampling_test_1)
                                                          0.00       0.36 r
  U0_UART/uart_rx/dat_samp_dut/counter_reg[0]/SI (SDFFRQX2M)
                                                          0.00       0.36 r
  data arrival time                                                  0.36

  clock scan_m (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/uart_rx/dat_samp_dut/counter_reg[0]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  library hold time                                      -0.18      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.54


  Startpoint: U0_UART_FIFO/fifo_wr/last_pulse_reg
              (rising edge-triggered flip-flop clocked by scan_m)
  Endpoint: U0_UART_FIFO/fifo_wr/rptr_gray_reg[0]
            (rising edge-triggered flip-flop clocked by scan_m)
  Path Group: scan_m
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_m (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/fifo_wr/last_pulse_reg/CK (SDFFRQX2M)      0.00       0.00 r
  U0_UART_FIFO/fifo_wr/last_pulse_reg/Q (SDFFRQX2M)       0.36       0.36 r
  U0_UART_FIFO/fifo_wr/rptr_gray_reg[0]/SI (SDFFRQX2M)
                                                          0.00       0.36 r
  data arrival time                                                  0.36

  clock scan_m (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/fifo_wr/rptr_gray_reg[0]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  library hold time                                      -0.18      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.54


  Startpoint: U0_UART/Uart_tx/serializer_dut/ser_done_reg
              (rising edge-triggered flip-flop clocked by scan_m)
  Endpoint: U0_UART/uart_rx/FSM_dut/current_state_reg[0]
            (rising edge-triggered flip-flop clocked by scan_m)
  Path Group: scan_m
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_m (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/Uart_tx/serializer_dut/ser_done_reg/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/Uart_tx/serializer_dut/ser_done_reg/Q (SDFFRQX2M)
                                                          0.36       0.36 r
  U0_UART/Uart_tx/serializer_dut/ser_done (serializer_test_1)
                                                          0.00       0.36 r
  U0_UART/Uart_tx/test_so (UART_tx_test_1)                0.00       0.36 r
  U0_UART/uart_rx/test_si (UART_RX_test_1)                0.00       0.36 r
  U0_UART/uart_rx/FSM_dut/test_si (FSM_test_1)            0.00       0.36 r
  U0_UART/uart_rx/FSM_dut/current_state_reg[0]/SI (SDFFRQX2M)
                                                          0.00       0.36 r
  data arrival time                                                  0.36

  clock scan_m (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/uart_rx/FSM_dut/current_state_reg[0]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  library hold time                                      -0.18      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.54


  Startpoint: U0_UART_FIFO/fifo_wr/wptr_reg[0]
              (rising edge-triggered flip-flop clocked by scan_m)
  Endpoint: U0_UART_FIFO/DF1/sync_reg_reg[0][0]
            (rising edge-triggered flip-flop clocked by scan_m)
  Path Group: scan_m
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_m (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/fifo_wr/wptr_reg[0]/CK (SDFFRQX2M)         0.00       0.00 r
  U0_UART_FIFO/fifo_wr/wptr_reg[0]/Q (SDFFRQX2M)          0.37       0.37 r
  U0_UART_FIFO/fifo_wr/wptr[0] (FIFO_WR_addr3_test_1)     0.00       0.37 r
  U0_UART_FIFO/DF1/ASYNC[0] (DF_SYNC_NUM_STAGES2_ptr_adr4_test_0)
                                                          0.00       0.37 r
  U0_UART_FIFO/DF1/sync_reg_reg[0][0]/D (SDFFRQX2M)       0.00       0.37 r
  data arrival time                                                  0.37

  clock scan_m (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/DF1/sync_reg_reg[0][0]/CK (SDFFRQX2M)      0.00       0.00 r
  library hold time                                      -0.17      -0.17
  data required time                                                -0.17
  --------------------------------------------------------------------------
  data required time                                                -0.17
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.54


  Startpoint: U0_ClkDiv/counter_reg[7]
              (rising edge-triggered flip-flop clocked by scan_m)
  Endpoint: U0_ClkDiv/toggle_reg
            (rising edge-triggered flip-flop clocked by scan_m)
  Path Group: scan_m
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_m (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ClkDiv/counter_reg[7]/CK (SDFFRQX2M)                 0.00       0.00 r
  U0_ClkDiv/counter_reg[7]/Q (SDFFRQX2M)                  0.38       0.38 r
  U0_ClkDiv/toggle_reg/SI (SDFFSQX1M)                     0.00       0.38 r
  data arrival time                                                  0.38

  clock scan_m (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ClkDiv/toggle_reg/CK (SDFFSQX1M)                     0.00       0.00 r
  library hold time                                      -0.16      -0.16
  data required time                                                -0.16
  --------------------------------------------------------------------------
  data required time                                                -0.16
  data arrival time                                                 -0.38
  --------------------------------------------------------------------------
  slack (MET)                                                        0.54


  Startpoint: U1_ClkDiv/counter_reg[7]
              (rising edge-triggered flip-flop clocked by scan_m)
  Endpoint: U1_ClkDiv/toggle_reg
            (rising edge-triggered flip-flop clocked by scan_m)
  Path Group: scan_m
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_m (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_ClkDiv/counter_reg[7]/CK (SDFFRQX2M)                 0.00       0.00 r
  U1_ClkDiv/counter_reg[7]/Q (SDFFRQX2M)                  0.38       0.38 r
  U1_ClkDiv/toggle_reg/SI (SDFFSQX1M)                     0.00       0.38 r
  data arrival time                                                  0.38

  clock scan_m (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_ClkDiv/toggle_reg/CK (SDFFSQX1M)                     0.00       0.00 r
  library hold time                                      -0.16      -0.16
  data required time                                                -0.16
  --------------------------------------------------------------------------
  data required time                                                -0.16
  data arrival time                                                 -0.38
  --------------------------------------------------------------------------
  slack (MET)                                                        0.54


  Startpoint: U0_UART_FIFO/fifo_rd/wptr_gray_reg[2]
              (rising edge-triggered flip-flop clocked by scan_m)
  Endpoint: U0_UART_FIFO/fifo_rd/wptr_gray_reg[3]
            (rising edge-triggered flip-flop clocked by scan_m)
  Path Group: scan_m
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_m (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/fifo_rd/wptr_gray_reg[2]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_FIFO/fifo_rd/wptr_gray_reg[2]/Q (SDFFRQX2M)     0.36       0.36 r
  U0_UART_FIFO/fifo_rd/wptr_gray_reg[3]/SI (SDFFRQX2M)
                                                          0.00       0.36 r
  data arrival time                                                  0.36

  clock scan_m (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/fifo_rd/wptr_gray_reg[3]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  library hold time                                      -0.18      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.54


  Startpoint: U0_UART_FIFO/fifo_rd/wptr_gray_reg[1]
              (rising edge-triggered flip-flop clocked by scan_m)
  Endpoint: U0_UART_FIFO/fifo_rd/wptr_gray_reg[2]
            (rising edge-triggered flip-flop clocked by scan_m)
  Path Group: scan_m
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_m (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/fifo_rd/wptr_gray_reg[1]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_FIFO/fifo_rd/wptr_gray_reg[1]/Q (SDFFRQX2M)     0.36       0.36 r
  U0_UART_FIFO/fifo_rd/wptr_gray_reg[2]/SI (SDFFRQX2M)
                                                          0.00       0.36 r
  data arrival time                                                  0.36

  clock scan_m (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/fifo_rd/wptr_gray_reg[2]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  library hold time                                      -0.18      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.54


  Startpoint: U0_UART_FIFO/fifo_rd/wptr_gray_reg[0]
              (rising edge-triggered flip-flop clocked by scan_m)
  Endpoint: U0_UART_FIFO/fifo_rd/wptr_gray_reg[1]
            (rising edge-triggered flip-flop clocked by scan_m)
  Path Group: scan_m
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_m (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/fifo_rd/wptr_gray_reg[0]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_FIFO/fifo_rd/wptr_gray_reg[0]/Q (SDFFRQX2M)     0.36       0.36 r
  U0_UART_FIFO/fifo_rd/wptr_gray_reg[1]/SI (SDFFRQX2M)
                                                          0.00       0.36 r
  data arrival time                                                  0.36

  clock scan_m (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/fifo_rd/wptr_gray_reg[1]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  library hold time                                      -0.18      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.54


  Startpoint: U0_UART_FIFO/fifo_rd/wptr_gray_reg[3]
              (rising edge-triggered flip-flop clocked by scan_m)
  Endpoint: U0_UART_FIFO/fifo_wr/last_pulse_reg
            (rising edge-triggered flip-flop clocked by scan_m)
  Path Group: scan_m
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_m (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/fifo_rd/wptr_gray_reg[3]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_FIFO/fifo_rd/wptr_gray_reg[3]/Q (SDFFRQX2M)     0.36       0.36 r
  U0_UART_FIFO/fifo_rd/test_so (FIFO_RD_addr3_test_1)     0.00       0.36 r
  U0_UART_FIFO/fifo_wr/test_si (FIFO_WR_addr3_test_1)     0.00       0.36 r
  U0_UART_FIFO/fifo_wr/last_pulse_reg/SI (SDFFRQX2M)      0.00       0.36 r
  data arrival time                                                  0.36

  clock scan_m (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/fifo_wr/last_pulse_reg/CK (SDFFRQX2M)      0.00       0.00 r
  library hold time                                      -0.18      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.54


  Startpoint: U0_UART_FIFO/fifo_wr/rptr_gray_reg[0]
              (rising edge-triggered flip-flop clocked by scan_m)
  Endpoint: U0_UART_FIFO/fifo_wr/rptr_gray_reg[1]
            (rising edge-triggered flip-flop clocked by scan_m)
  Path Group: scan_m
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_m (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/fifo_wr/rptr_gray_reg[0]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_FIFO/fifo_wr/rptr_gray_reg[0]/Q (SDFFRQX2M)     0.36       0.36 r
  U0_UART_FIFO/fifo_wr/rptr_gray_reg[1]/SI (SDFFRQX2M)
                                                          0.00       0.36 r
  data arrival time                                                  0.36

  clock scan_m (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/fifo_wr/rptr_gray_reg[1]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  library hold time                                      -0.18      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.54


  Startpoint: U0_ALU/ALU_OUT_reg[14]
              (rising edge-triggered flip-flop clocked by scan_m)
  Endpoint: U0_ALU/ALU_OUT_reg[15]
            (rising edge-triggered flip-flop clocked by scan_m)
  Path Group: scan_m
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_m (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[14]/CK (SDFFRQX2M)                   0.00       0.00 r
  U0_ALU/ALU_OUT_reg[14]/Q (SDFFRQX2M)                    0.36       0.36 r
  U0_ALU/ALU_OUT_reg[15]/SI (SDFFRQX2M)                   0.00       0.36 r
  data arrival time                                                  0.36

  clock scan_m (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[15]/CK (SDFFRQX2M)                   0.00       0.00 r
  library hold time                                      -0.18      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.54


  Startpoint: U0_ALU/ALU_OUT_reg[13]
              (rising edge-triggered flip-flop clocked by scan_m)
  Endpoint: U0_ALU/ALU_OUT_reg[14]
            (rising edge-triggered flip-flop clocked by scan_m)
  Path Group: scan_m
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_m (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[13]/CK (SDFFRQX2M)                   0.00       0.00 r
  U0_ALU/ALU_OUT_reg[13]/Q (SDFFRQX2M)                    0.36       0.36 r
  U0_ALU/ALU_OUT_reg[14]/SI (SDFFRQX2M)                   0.00       0.36 r
  data arrival time                                                  0.36

  clock scan_m (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[14]/CK (SDFFRQX2M)                   0.00       0.00 r
  library hold time                                      -0.18      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.54


  Startpoint: U0_ALU/ALU_OUT_reg[12]
              (rising edge-triggered flip-flop clocked by scan_m)
  Endpoint: U0_ALU/ALU_OUT_reg[13]
            (rising edge-triggered flip-flop clocked by scan_m)
  Path Group: scan_m
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_m (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[12]/CK (SDFFRQX2M)                   0.00       0.00 r
  U0_ALU/ALU_OUT_reg[12]/Q (SDFFRQX2M)                    0.36       0.36 r
  U0_ALU/ALU_OUT_reg[13]/SI (SDFFRQX2M)                   0.00       0.36 r
  data arrival time                                                  0.36

  clock scan_m (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[13]/CK (SDFFRQX2M)                   0.00       0.00 r
  library hold time                                      -0.18      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.54


  Startpoint: U0_ALU/ALU_OUT_reg[11]
              (rising edge-triggered flip-flop clocked by scan_m)
  Endpoint: U0_ALU/ALU_OUT_reg[12]
            (rising edge-triggered flip-flop clocked by scan_m)
  Path Group: scan_m
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_m (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[11]/CK (SDFFRQX2M)                   0.00       0.00 r
  U0_ALU/ALU_OUT_reg[11]/Q (SDFFRQX2M)                    0.36       0.36 r
  U0_ALU/ALU_OUT_reg[12]/SI (SDFFRQX2M)                   0.00       0.36 r
  data arrival time                                                  0.36

  clock scan_m (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[12]/CK (SDFFRQX2M)                   0.00       0.00 r
  library hold time                                      -0.18      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.54


  Startpoint: U0_ALU/ALU_OUT_reg[10]
              (rising edge-triggered flip-flop clocked by scan_m)
  Endpoint: U0_ALU/ALU_OUT_reg[11]
            (rising edge-triggered flip-flop clocked by scan_m)
  Path Group: scan_m
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_m (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[10]/CK (SDFFRQX2M)                   0.00       0.00 r
  U0_ALU/ALU_OUT_reg[10]/Q (SDFFRQX2M)                    0.36       0.36 r
  U0_ALU/ALU_OUT_reg[11]/SI (SDFFRQX2M)                   0.00       0.36 r
  data arrival time                                                  0.36

  clock scan_m (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[11]/CK (SDFFRQX2M)                   0.00       0.00 r
  library hold time                                      -0.18      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.54


  Startpoint: U0_ALU/ALU_OUT_reg[9]
              (rising edge-triggered flip-flop clocked by scan_m)
  Endpoint: U0_ALU/ALU_OUT_reg[10]
            (rising edge-triggered flip-flop clocked by scan_m)
  Path Group: scan_m
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_m (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[9]/CK (SDFFRQX2M)                    0.00       0.00 r
  U0_ALU/ALU_OUT_reg[9]/Q (SDFFRQX2M)                     0.36       0.36 r
  U0_ALU/ALU_OUT_reg[10]/SI (SDFFRQX2M)                   0.00       0.36 r
  data arrival time                                                  0.36

  clock scan_m (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[10]/CK (SDFFRQX2M)                   0.00       0.00 r
  library hold time                                      -0.18      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.54


  Startpoint: U0_ALU/ALU_OUT_reg[15]
              (rising edge-triggered flip-flop clocked by scan_m)
  Endpoint: U0_ALU/OUT_VALID_reg
            (rising edge-triggered flip-flop clocked by scan_m)
  Path Group: scan_m
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_m (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[15]/CK (SDFFRQX2M)                   0.00       0.00 r
  U0_ALU/ALU_OUT_reg[15]/Q (SDFFRQX2M)                    0.36       0.36 r
  U0_ALU/OUT_VALID_reg/SI (SDFFRQX2M)                     0.00       0.36 r
  data arrival time                                                  0.36

  clock scan_m (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/OUT_VALID_reg/CK (SDFFRQX2M)                     0.00       0.00 r
  library hold time                                      -0.18      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.54


  Startpoint: U0_UART_FIFO/fifo_rd/rptr_reg[3]
              (rising edge-triggered flip-flop clocked by scan_m)
  Endpoint: U0_UART_FIFO/DF2/sync_reg_reg[3][0]
            (rising edge-triggered flip-flop clocked by scan_m)
  Path Group: scan_m
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_m (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/fifo_rd/rptr_reg[3]/CK (SDFFRQX2M)         0.00       0.00 r
  U0_UART_FIFO/fifo_rd/rptr_reg[3]/Q (SDFFRQX2M)          0.37       0.37 r
  U0_UART_FIFO/fifo_rd/rptr[3] (FIFO_RD_addr3_test_1)     0.00       0.37 r
  U0_UART_FIFO/DF2/ASYNC[3] (DF_SYNC_NUM_STAGES2_ptr_adr4_test_1)
                                                          0.00       0.37 r
  U0_UART_FIFO/DF2/sync_reg_reg[3][0]/D (SDFFRQX2M)       0.00       0.37 r
  data arrival time                                                  0.37

  clock scan_m (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/DF2/sync_reg_reg[3][0]/CK (SDFFRQX2M)      0.00       0.00 r
  library hold time                                      -0.17      -0.17
  data required time                                                -0.17
  --------------------------------------------------------------------------
  data required time                                                -0.17
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.54


  Startpoint: U0_UART_FIFO/fifo_rd/rptr_reg[2]
              (rising edge-triggered flip-flop clocked by scan_m)
  Endpoint: U0_UART_FIFO/DF2/sync_reg_reg[2][0]
            (rising edge-triggered flip-flop clocked by scan_m)
  Path Group: scan_m
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_m (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/fifo_rd/rptr_reg[2]/CK (SDFFRQX2M)         0.00       0.00 r
  U0_UART_FIFO/fifo_rd/rptr_reg[2]/Q (SDFFRQX2M)          0.37       0.37 r
  U0_UART_FIFO/fifo_rd/rptr[2] (FIFO_RD_addr3_test_1)     0.00       0.37 r
  U0_UART_FIFO/DF2/ASYNC[2] (DF_SYNC_NUM_STAGES2_ptr_adr4_test_1)
                                                          0.00       0.37 r
  U0_UART_FIFO/DF2/sync_reg_reg[2][0]/D (SDFFRQX2M)       0.00       0.37 r
  data arrival time                                                  0.37

  clock scan_m (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/DF2/sync_reg_reg[2][0]/CK (SDFFRQX2M)      0.00       0.00 r
  library hold time                                      -0.17      -0.17
  data required time                                                -0.17
  --------------------------------------------------------------------------
  data required time                                                -0.17
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.54


  Startpoint: U0_UART_FIFO/fifo_rd/rptr_reg[0]
              (rising edge-triggered flip-flop clocked by scan_m)
  Endpoint: U0_UART_FIFO/DF2/sync_reg_reg[0][0]
            (rising edge-triggered flip-flop clocked by scan_m)
  Path Group: scan_m
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_m (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/fifo_rd/rptr_reg[0]/CK (SDFFRQX2M)         0.00       0.00 r
  U0_UART_FIFO/fifo_rd/rptr_reg[0]/Q (SDFFRQX2M)          0.37       0.37 r
  U0_UART_FIFO/fifo_rd/rptr[0] (FIFO_RD_addr3_test_1)     0.00       0.37 r
  U0_UART_FIFO/DF2/ASYNC[0] (DF_SYNC_NUM_STAGES2_ptr_adr4_test_1)
                                                          0.00       0.37 r
  U0_UART_FIFO/DF2/sync_reg_reg[0][0]/D (SDFFRQX2M)       0.00       0.37 r
  data arrival time                                                  0.37

  clock scan_m (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/DF2/sync_reg_reg[0][0]/CK (SDFFRQX2M)      0.00       0.00 r
  library hold time                                      -0.17      -0.17
  data required time                                                -0.17
  --------------------------------------------------------------------------
  data required time                                                -0.17
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.54


  Startpoint: U0_UART_FIFO/fifo_rd/rptr_reg[1]
              (rising edge-triggered flip-flop clocked by scan_m)
  Endpoint: U0_UART_FIFO/DF2/sync_reg_reg[1][0]
            (rising edge-triggered flip-flop clocked by scan_m)
  Path Group: scan_m
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_m (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/fifo_rd/rptr_reg[1]/CK (SDFFRQX2M)         0.00       0.00 r
  U0_UART_FIFO/fifo_rd/rptr_reg[1]/Q (SDFFRQX2M)          0.37       0.37 r
  U0_UART_FIFO/fifo_rd/rptr[1] (FIFO_RD_addr3_test_1)     0.00       0.37 r
  U0_UART_FIFO/DF2/ASYNC[1] (DF_SYNC_NUM_STAGES2_ptr_adr4_test_1)
                                                          0.00       0.37 r
  U0_UART_FIFO/DF2/sync_reg_reg[1][0]/D (SDFFRQX2M)       0.00       0.37 r
  data arrival time                                                  0.37

  clock scan_m (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/DF2/sync_reg_reg[1][0]/CK (SDFFRQX2M)      0.00       0.00 r
  library hold time                                      -0.17      -0.17
  data required time                                                -0.17
  --------------------------------------------------------------------------
  data required time                                                -0.17
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.54


  Startpoint: U0_RegFile/RdData_reg[6]
              (rising edge-triggered flip-flop clocked by scan_m)
  Endpoint: U0_RegFile/RdData_reg[7]
            (rising edge-triggered flip-flop clocked by scan_m)
  Path Group: scan_m
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_m (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/RdData_reg[6]/CK (SDFFRQX2M)                 0.00       0.00 r
  U0_RegFile/RdData_reg[6]/Q (SDFFRQX2M)                  0.36       0.36 r
  U0_RegFile/RdData_reg[7]/SI (SDFFRQX2M)                 0.00       0.36 r
  data arrival time                                                  0.36

  clock scan_m (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/RdData_reg[7]/CK (SDFFRQX2M)                 0.00       0.00 r
  library hold time                                      -0.18      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.54


  Startpoint: U0_RegFile/RdData_reg[5]
              (rising edge-triggered flip-flop clocked by scan_m)
  Endpoint: U0_RegFile/RdData_reg[6]
            (rising edge-triggered flip-flop clocked by scan_m)
  Path Group: scan_m
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_m (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/RdData_reg[5]/CK (SDFFRQX2M)                 0.00       0.00 r
  U0_RegFile/RdData_reg[5]/Q (SDFFRQX2M)                  0.36       0.36 r
  U0_RegFile/RdData_reg[6]/SI (SDFFRQX2M)                 0.00       0.36 r
  data arrival time                                                  0.36

  clock scan_m (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/RdData_reg[6]/CK (SDFFRQX2M)                 0.00       0.00 r
  library hold time                                      -0.18      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.54


  Startpoint: U0_RegFile/RdData_reg[4]
              (rising edge-triggered flip-flop clocked by scan_m)
  Endpoint: U0_RegFile/RdData_reg[5]
            (rising edge-triggered flip-flop clocked by scan_m)
  Path Group: scan_m
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_m (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/RdData_reg[4]/CK (SDFFRQX2M)                 0.00       0.00 r
  U0_RegFile/RdData_reg[4]/Q (SDFFRQX2M)                  0.36       0.36 r
  U0_RegFile/RdData_reg[5]/SI (SDFFRQX2M)                 0.00       0.36 r
  data arrival time                                                  0.36

  clock scan_m (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/RdData_reg[5]/CK (SDFFRQX2M)                 0.00       0.00 r
  library hold time                                      -0.18      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.54


  Startpoint: U0_RegFile/RdData_reg[3]
              (rising edge-triggered flip-flop clocked by scan_m)
  Endpoint: U0_RegFile/RdData_reg[4]
            (rising edge-triggered flip-flop clocked by scan_m)
  Path Group: scan_m
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_m (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/RdData_reg[3]/CK (SDFFRQX2M)                 0.00       0.00 r
  U0_RegFile/RdData_reg[3]/Q (SDFFRQX2M)                  0.36       0.36 r
  U0_RegFile/RdData_reg[4]/SI (SDFFRQX2M)                 0.00       0.36 r
  data arrival time                                                  0.36

  clock scan_m (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/RdData_reg[4]/CK (SDFFRQX2M)                 0.00       0.00 r
  library hold time                                      -0.18      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.54


  Startpoint: U0_RegFile/RdData_reg[2]
              (rising edge-triggered flip-flop clocked by scan_m)
  Endpoint: U0_RegFile/RdData_reg[3]
            (rising edge-triggered flip-flop clocked by scan_m)
  Path Group: scan_m
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_m (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/RdData_reg[2]/CK (SDFFRQX2M)                 0.00       0.00 r
  U0_RegFile/RdData_reg[2]/Q (SDFFRQX2M)                  0.36       0.36 r
  U0_RegFile/RdData_reg[3]/SI (SDFFRQX2M)                 0.00       0.36 r
  data arrival time                                                  0.36

  clock scan_m (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/RdData_reg[3]/CK (SDFFRQX2M)                 0.00       0.00 r
  library hold time                                      -0.18      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.54


  Startpoint: U0_RegFile/RdData_reg[1]
              (rising edge-triggered flip-flop clocked by scan_m)
  Endpoint: U0_RegFile/RdData_reg[2]
            (rising edge-triggered flip-flop clocked by scan_m)
  Path Group: scan_m
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_m (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/RdData_reg[1]/CK (SDFFRQX2M)                 0.00       0.00 r
  U0_RegFile/RdData_reg[1]/Q (SDFFRQX2M)                  0.36       0.36 r
  U0_RegFile/RdData_reg[2]/SI (SDFFRQX2M)                 0.00       0.36 r
  data arrival time                                                  0.36

  clock scan_m (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/RdData_reg[2]/CK (SDFFRQX2M)                 0.00       0.00 r
  library hold time                                      -0.18      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.54


  Startpoint: U0_RegFile/RdData_reg[0]
              (rising edge-triggered flip-flop clocked by scan_m)
  Endpoint: U0_RegFile/RdData_reg[1]
            (rising edge-triggered flip-flop clocked by scan_m)
  Path Group: scan_m
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_m (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/RdData_reg[0]/CK (SDFFRQX2M)                 0.00       0.00 r
  U0_RegFile/RdData_reg[0]/Q (SDFFRQX2M)                  0.36       0.36 r
  U0_RegFile/RdData_reg[1]/SI (SDFFRQX2M)                 0.00       0.36 r
  data arrival time                                                  0.36

  clock scan_m (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/RdData_reg[1]/CK (SDFFRQX2M)                 0.00       0.00 r
  library hold time                                      -0.18      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.54


1
