{
  "design": {
    "design_info": {
      "boundary_crc": "0x6CA54183E383256A",
      "device": "xcu250-figd2104-2L-e",
      "gen_directory": "../../../../prj.gen/sources_1/bd/pfm_top",
      "name": "pfm_top",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "None",
      "tool_version": "2022.2",
      "validated": "true"
    },
    "design_tree": {
      "static_region": {
        "clk_reset_wizard": {
          "kernel2_clk": "",
          "kernel_clk": ""
        },
        "dma_pcie_clk": "",
        "embedded_schedular": "",
        "psr_dma_pcie_aclk": "",
        "sim_address_0": "",
        "sim_qdma_0": "",
        "connect_to_es_cu": {
          "xbar": "",
          "s00_couplers": {},
          "s01_couplers": {},
          "m00_couplers": {},
          "m01_couplers": {},
          "m02_couplers": {},
          "m03_couplers": {},
          "m04_couplers": {}
        },
        "axi_clock_converter_0": "",
        "sim_ddr_0": "",
        "smartconnect_0": "",
        "axi_vip_0": "",
        "axi_vip_1": "",
        "axi_vip_2": "",
        "axi_vip_3": ""
      },
      "pfm_dynamic_inst": ""
    },
    "interface_ports": {
      "C0_DDR4_S_AXI_CTRL_0": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
        "parameters": {
          "ADDR_WIDTH": {
            "value": "32"
          },
          "ARUSER_WIDTH": {
            "value": "0"
          },
          "AWUSER_WIDTH": {
            "value": "0"
          },
          "BUSER_WIDTH": {
            "value": "0"
          },
          "DATA_WIDTH": {
            "value": "32"
          },
          "FREQ_HZ": {
            "value": "300000000"
          },
          "HAS_BRESP": {
            "value": "1"
          },
          "HAS_BURST": {
            "value": "0"
          },
          "HAS_CACHE": {
            "value": "0"
          },
          "HAS_LOCK": {
            "value": "0"
          },
          "HAS_PROT": {
            "value": "0"
          },
          "HAS_QOS": {
            "value": "0"
          },
          "HAS_REGION": {
            "value": "0"
          },
          "HAS_RRESP": {
            "value": "1"
          },
          "HAS_WSTRB": {
            "value": "0"
          },
          "ID_WIDTH": {
            "value": "0"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "MAX_BURST_LENGTH": {
            "value": "1"
          },
          "NUM_READ_OUTSTANDING": {
            "value": "1"
          },
          "NUM_READ_THREADS": {
            "value": "1"
          },
          "NUM_WRITE_OUTSTANDING": {
            "value": "1"
          },
          "NUM_WRITE_THREADS": {
            "value": "1"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          },
          "PROTOCOL": {
            "value": "AXI4LITE"
          },
          "READ_WRITE_MODE": {
            "value": "READ_WRITE"
          },
          "RUSER_BITS_PER_BYTE": {
            "value": "0"
          },
          "RUSER_WIDTH": {
            "value": "0"
          },
          "SUPPORTS_NARROW_BURST": {
            "value": "0"
          },
          "WUSER_BITS_PER_BYTE": {
            "value": "0"
          },
          "WUSER_WIDTH": {
            "value": "0"
          }
        },
        "address_space_ref": "C0_DDR4_S_AXI_CTRL_0",
        "base_address": {
          "minimum": "0x00000000",
          "maximum": "0xFFFFFFFF",
          "width": "32"
        },
        "port_maps": {
          "ARADDR": {
            "physical_name": "C0_DDR4_S_AXI_CTRL_0_araddr",
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "ARREADY": {
            "physical_name": "C0_DDR4_S_AXI_CTRL_0_arready",
            "direction": "O"
          },
          "ARVALID": {
            "physical_name": "C0_DDR4_S_AXI_CTRL_0_arvalid",
            "direction": "I"
          },
          "AWADDR": {
            "physical_name": "C0_DDR4_S_AXI_CTRL_0_awaddr",
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "AWREADY": {
            "physical_name": "C0_DDR4_S_AXI_CTRL_0_awready",
            "direction": "O"
          },
          "AWVALID": {
            "physical_name": "C0_DDR4_S_AXI_CTRL_0_awvalid",
            "direction": "I"
          },
          "BREADY": {
            "physical_name": "C0_DDR4_S_AXI_CTRL_0_bready",
            "direction": "I"
          },
          "BRESP": {
            "physical_name": "C0_DDR4_S_AXI_CTRL_0_bresp",
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "BVALID": {
            "physical_name": "C0_DDR4_S_AXI_CTRL_0_bvalid",
            "direction": "O"
          },
          "RDATA": {
            "physical_name": "C0_DDR4_S_AXI_CTRL_0_rdata",
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "RREADY": {
            "physical_name": "C0_DDR4_S_AXI_CTRL_0_rready",
            "direction": "I"
          },
          "RRESP": {
            "physical_name": "C0_DDR4_S_AXI_CTRL_0_rresp",
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "RVALID": {
            "physical_name": "C0_DDR4_S_AXI_CTRL_0_rvalid",
            "direction": "O"
          },
          "WDATA": {
            "physical_name": "C0_DDR4_S_AXI_CTRL_0_wdata",
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "WREADY": {
            "physical_name": "C0_DDR4_S_AXI_CTRL_0_wready",
            "direction": "O"
          },
          "WVALID": {
            "physical_name": "C0_DDR4_S_AXI_CTRL_0_wvalid",
            "direction": "I"
          }
        }
      },
      "C0_DDR4_0": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:ddr4:1.0",
        "vlnv": "xilinx.com:interface:ddr4_rtl:1.0",
        "parameters": {
          "AXI_ARBITRATION_SCHEME": {
            "value": "RD_PRI_REG",
            "value_src": "user_prop"
          },
          "BURST_LENGTH": {
            "value": "8",
            "value_src": "user_prop"
          },
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "CAS_LATENCY": {
            "value": "17",
            "value_src": "user_prop"
          },
          "CAS_WRITE_LATENCY": {
            "value": "12",
            "value_src": "user_prop"
          },
          "CS_ENABLED": {
            "value": "true",
            "value_src": "user_prop"
          },
          "CUSTOM_PARTS": {
            "value": "no_file_loaded",
            "value_src": "user_prop"
          },
          "DATA_MASK_ENABLED": {
            "value": "NONE",
            "value_src": "user_prop"
          },
          "DATA_WIDTH": {
            "value": "72",
            "value_src": "user_prop"
          },
          "MEMORY_PART": {
            "value": "MTA18ASF2G72PZ-2G3",
            "value_src": "user_prop"
          },
          "MEMORY_TYPE": {
            "value": "RDIMMs",
            "value_src": "user_prop"
          },
          "MEM_ADDR_MAP": {
            "value": "ROW_COLUMN_BANK_INTLV",
            "value_src": "user_prop"
          },
          "SLOT": {
            "value": "Single",
            "value_src": "user_prop"
          },
          "TIMEPERIOD_PS": {
            "value": "833",
            "value_src": "user_prop"
          }
        },
        "port_maps": {
          "ACT_N": {
            "physical_name": "C0_DDR4_0_act_n",
            "direction": "O"
          },
          "ADR": {
            "physical_name": "C0_DDR4_0_adr",
            "direction": "O",
            "left": "16",
            "right": "0"
          },
          "BA": {
            "physical_name": "C0_DDR4_0_ba",
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "BG": {
            "physical_name": "C0_DDR4_0_bg",
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "CK_C": {
            "physical_name": "C0_DDR4_0_ck_c",
            "direction": "O"
          },
          "CK_T": {
            "physical_name": "C0_DDR4_0_ck_t",
            "direction": "O"
          },
          "CKE": {
            "physical_name": "C0_DDR4_0_cke",
            "direction": "O"
          },
          "CS_N": {
            "physical_name": "C0_DDR4_0_cs_n",
            "direction": "O"
          },
          "DQ": {
            "physical_name": "C0_DDR4_0_dq",
            "direction": "IO",
            "left": "71",
            "right": "0"
          },
          "DQS_C": {
            "physical_name": "C0_DDR4_0_dqs_c",
            "direction": "IO",
            "left": "17",
            "right": "0"
          },
          "DQS_T": {
            "physical_name": "C0_DDR4_0_dqs_t",
            "direction": "IO",
            "left": "17",
            "right": "0"
          },
          "ODT": {
            "physical_name": "C0_DDR4_0_odt",
            "direction": "O"
          },
          "PAR": {
            "physical_name": "C0_DDR4_0_par",
            "direction": "O"
          },
          "RESET_N": {
            "physical_name": "C0_DDR4_0_reset_n",
            "direction": "O"
          }
        }
      }
    },
    "components": {
      "static_region": {
        "interface_ports": {
          "C0_DDR4_S_AXI_CTRL_0": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "C0_DDR4_0": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:ddr4:1.0",
            "vlnv": "xilinx.com:interface:ddr4_rtl:1.0"
          },
          "M_AXIMM": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M_AXI1": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M_AXI2": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M01_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M02_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M03_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S_AXIMM": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "clkwiz_kernel2_clk_0": {
            "type": "clk",
            "direction": "O"
          },
          "clkwiz_kernel_clk_0": {
            "type": "clk",
            "direction": "O"
          },
          "clkwiz_kernel2_rst_0": {
            "type": "rst",
            "direction": "O"
          },
          "clkwiz_kernel_rst_0": {
            "type": "rst",
            "direction": "O"
          },
          "dma_pcie_aclk": {
            "type": "clk",
            "direction": "O"
          },
          "irq_cu": {
            "type": "intr",
            "direction": "I",
            "left": "127",
            "right": "0"
          },
          "dma_pcie_arst": {
            "type": "rst",
            "direction": "O",
            "left": "0",
            "right": "0"
          }
        },
        "components": {
          "clk_reset_wizard": {
            "ports": {
              "clkwiz_kernel2_rst": {
                "type": "rst",
                "direction": "O"
              },
              "clkwiz_kernel_rst": {
                "type": "rst",
                "direction": "O"
              },
              "clkwiz_kernel2_clk": {
                "type": "clk",
                "direction": "O"
              },
              "clkwiz_kernel_clk": {
                "type": "clk",
                "direction": "O"
              }
            },
            "components": {
              "kernel2_clk": {
                "vlnv": "xilinx.com:ip:sim_clk_gen:1.0",
                "xci_name": "pfm_top_kernel2_clk_0",
                "xci_path": "ip/pfm_top_kernel2_clk_0/pfm_top_kernel2_clk_0.xci",
                "inst_hier_path": "static_region/clk_reset_wizard/kernel2_clk",
                "parameters": {
                  "CLOCK_CYCLES_BEFORE_SHUTDOWN": {
                    "value": "150"
                  },
                  "FREQ_HZ": {
                    "value": "500000000"
                  }
                }
              },
              "kernel_clk": {
                "vlnv": "xilinx.com:ip:sim_clk_gen:1.0",
                "xci_name": "pfm_top_kernel_clk_0",
                "xci_path": "ip/pfm_top_kernel_clk_0/pfm_top_kernel_clk_0.xci",
                "inst_hier_path": "static_region/clk_reset_wizard/kernel_clk",
                "parameters": {
                  "CLOCK_CYCLES_BEFORE_SHUTDOWN": {
                    "value": "150"
                  },
                  "FREQ_HZ": {
                    "value": "300000000"
                  }
                }
              }
            },
            "nets": {
              "kernel2_clk_clk": {
                "ports": [
                  "kernel2_clk/clk",
                  "clkwiz_kernel2_clk"
                ]
              },
              "kernel2_clk_sync_rst": {
                "ports": [
                  "kernel2_clk/sync_rst",
                  "clkwiz_kernel2_rst"
                ]
              },
              "kernel_clk_clk": {
                "ports": [
                  "kernel_clk/clk",
                  "clkwiz_kernel_clk"
                ]
              },
              "kernel_clk_sync_rst": {
                "ports": [
                  "kernel_clk/sync_rst",
                  "clkwiz_kernel_rst"
                ]
              }
            }
          },
          "dma_pcie_clk": {
            "vlnv": "xilinx.com:ip:sim_clk_gen:1.0",
            "xci_name": "pfm_top_dma_pcie_clk_0",
            "xci_path": "ip/pfm_top_dma_pcie_clk_0/pfm_top_dma_pcie_clk_0.xci",
            "inst_hier_path": "static_region/dma_pcie_clk",
            "parameters": {
              "CLOCK_CYCLES_BEFORE_SHUTDOWN": {
                "value": "150"
              },
              "FREQ_HZ": {
                "value": "300000000.0"
              }
            }
          },
          "embedded_schedular": {
            "vlnv": "xilinx:ip:sim_ert_ss:1.0",
            "xci_name": "pfm_top_embedded_schedular_0",
            "xci_path": "ip/pfm_top_embedded_schedular_0/pfm_top_embedded_schedular_0.xci",
            "inst_hier_path": "static_region/embedded_schedular",
            "parameters": {
              "C_m_axi_data_m2m_ARUSER_WIDTH": {
                "value": "4"
              },
              "C_m_axi_data_m2m_AWUSER_WIDTH": {
                "value": "4"
              },
              "C_m_axi_data_m2m_BUSER_WIDTH": {
                "value": "4"
              },
              "C_m_axi_data_m2m_ID_WIDTH": {
                "value": "1"
              },
              "C_m_axi_data_m2m_RUSER_WIDTH": {
                "value": "4"
              },
              "C_m_axi_data_m2m_WUSER_WIDTH": {
                "value": "4"
              }
            },
            "interface_ports": {
              "maxi_lite_mb": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Master",
                "address_space_ref": "maxi_lite_mb",
                "base_address": {
                  "minimum": "0x00000000",
                  "maximum": "0xFFFFFFFFFFFFFFFF",
                  "width": "64"
                }
              },
              "m_axi_data_m2m": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Master",
                "address_space_ref": "m_axi_data_m2m",
                "base_address": {
                  "minimum": "0x00000000",
                  "maximum": "0xFFFFFFFFFFFFFFFF",
                  "width": "64"
                },
                "parameters": {
                  "master_id": {
                    "value": "2"
                  }
                }
              }
            },
            "addressing": {
              "address_spaces": {
                "maxi_lite_mb": {
                  "range": "16E",
                  "width": "64"
                },
                "m_axi_data_m2m": {
                  "range": "16E",
                  "width": "64"
                }
              }
            }
          },
          "psr_dma_pcie_aclk": {
            "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
            "xci_name": "pfm_top_psr_dma_pcie_aclk_0",
            "xci_path": "ip/pfm_top_psr_dma_pcie_aclk_0/pfm_top_psr_dma_pcie_aclk_0.xci",
            "inst_hier_path": "static_region/psr_dma_pcie_aclk"
          },
          "sim_address_0": {
            "vlnv": "xilinx.com:ip:xtlm_aximm_decoupler:1.0",
            "xci_name": "pfm_top_sim_address_0_0",
            "xci_path": "ip/pfm_top_sim_address_0_0/pfm_top_sim_address_0_0.xci",
            "inst_hier_path": "static_region/sim_address_0",
            "parameters": {
              "C_M_AXIMM_ADDR_WIDTH": {
                "value": "64"
              }
            },
            "interface_ports": {
              "M_AXIMM": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Master",
                "address_space_ref": "M_AXIMM",
                "base_address": {
                  "minimum": "0x00000000",
                  "maximum": "0xFFFFFFFFFFFFFFFF",
                  "width": "64"
                }
              }
            },
            "addressing": {
              "address_spaces": {
                "M_AXIMM": {
                  "range": "16E",
                  "width": "64"
                }
              }
            }
          },
          "sim_qdma_0": {
            "vlnv": "xilinx.com:ip:sim_qdma:1.0",
            "xci_name": "pfm_top_sim_qdma_0_0",
            "xci_path": "ip/pfm_top_sim_qdma_0_0/pfm_top_sim_qdma_0_0.xci",
            "inst_hier_path": "static_region/sim_qdma_0",
            "parameters": {
              "C_M_AXICTRL_ADDR_WIDTH": {
                "value": "64"
              },
              "C_M_AXICTRL_DATA_WIDTH": {
                "value": "32"
              },
              "C_M_AXIMM_ADDR_WIDTH": {
                "value": "64"
              },
              "C_M_AXIMM_ARUSER_WIDTH": {
                "value": "32"
              },
              "C_M_AXIMM_AUX_ENABLE": {
                "value": "false"
              },
              "C_M_AXIMM_AWUSER_WIDTH": {
                "value": "32"
              },
              "C_M_AXIMM_DATA_WIDTH": {
                "value": "32"
              },
              "C_M_AXIMM_RUSER_WIDTH": {
                "value": "32"
              },
              "C_M_AXIMM_WUSER_WIDTH": {
                "value": "32"
              },
              "C_STM_ITF_ENABLE": {
                "value": "false"
              },
              "C_S_AXIMM_ENABLE": {
                "value": "true"
              }
            },
            "interface_ports": {
              "M_AXICTRL": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Master",
                "address_space_ref": "M_AXICTRL",
                "base_address": {
                  "minimum": "0x00000000",
                  "maximum": "0xFFFFFFFF",
                  "width": "64"
                }
              },
              "M_AXIMM": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Master",
                "address_space_ref": "M_AXIMM",
                "base_address": {
                  "minimum": "0x00000000",
                  "maximum": "0xFFFFFFFFFFFFFFFF",
                  "width": "64"
                },
                "parameters": {
                  "master_id": {
                    "value": "1"
                  }
                }
              }
            },
            "addressing": {
              "address_spaces": {
                "M_AXICTRL": {
                  "range": "4G",
                  "width": "32"
                },
                "M_AXIMM": {
                  "range": "16E",
                  "width": "64"
                }
              }
            }
          },
          "connect_to_es_cu": {
            "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
            "xci_path": "ip/pfm_top_connect_to_es_cu_0/pfm_top_connect_to_es_cu_0.xci",
            "inst_hier_path": "static_region/connect_to_es_cu",
            "xci_name": "pfm_top_connect_to_es_cu_0",
            "parameters": {
              "NUM_MI": {
                "value": "5"
              },
              "NUM_SI": {
                "value": "2"
              }
            },
            "interface_ports": {
              "S00_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S01_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M00_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M01_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M02_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M03_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M04_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_RESET": {
                    "value": "ARESETN"
                  }
                }
              },
              "ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S00_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S00_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S00_ARESETN"
                  }
                }
              },
              "S00_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S01_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S01_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S01_ARESETN"
                  }
                }
              },
              "S01_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M00_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M00_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M00_ARESETN"
                  }
                }
              },
              "M00_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M01_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M01_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M01_ARESETN"
                  }
                }
              },
              "M01_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M02_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M02_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M02_ARESETN"
                  }
                }
              },
              "M02_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M03_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M03_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M03_ARESETN"
                  }
                }
              },
              "M03_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M04_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M04_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M04_ARESETN"
                  }
                }
              },
              "M04_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "xbar": {
                "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
                "xci_name": "pfm_top_xbar_0",
                "xci_path": "ip/pfm_top_xbar_0/pfm_top_xbar_0.xci",
                "inst_hier_path": "static_region/connect_to_es_cu/xbar",
                "parameters": {
                  "NUM_MI": {
                    "value": "5"
                  },
                  "NUM_SI": {
                    "value": "2"
                  },
                  "STRATEGY": {
                    "value": "0"
                  }
                },
                "interface_ports": {
                  "S00_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M00_AXI",
                      "M01_AXI",
                      "M02_AXI",
                      "M03_AXI",
                      "M04_AXI"
                    ]
                  },
                  "S01_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M00_AXI",
                      "M01_AXI",
                      "M02_AXI",
                      "M03_AXI",
                      "M04_AXI"
                    ]
                  }
                }
              },
              "s00_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "s00_couplers_to_s00_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "s01_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "s01_couplers_to_s01_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m00_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m00_couplers_to_m00_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m01_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m01_couplers_to_m01_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m02_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m02_couplers_to_m02_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m03_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m03_couplers_to_m03_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m04_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m04_couplers_to_m04_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "connect_to_es_cu_to_s00_couplers": {
                "interface_ports": [
                  "S00_AXI",
                  "s00_couplers/S_AXI"
                ]
              },
              "connect_to_es_cu_to_s01_couplers": {
                "interface_ports": [
                  "S01_AXI",
                  "s01_couplers/S_AXI"
                ]
              },
              "m00_couplers_to_connect_to_es_cu": {
                "interface_ports": [
                  "M00_AXI",
                  "m00_couplers/M_AXI"
                ]
              },
              "m01_couplers_to_connect_to_es_cu": {
                "interface_ports": [
                  "M01_AXI",
                  "m01_couplers/M_AXI"
                ]
              },
              "m02_couplers_to_connect_to_es_cu": {
                "interface_ports": [
                  "M02_AXI",
                  "m02_couplers/M_AXI"
                ]
              },
              "m03_couplers_to_connect_to_es_cu": {
                "interface_ports": [
                  "M03_AXI",
                  "m03_couplers/M_AXI"
                ]
              },
              "m04_couplers_to_connect_to_es_cu": {
                "interface_ports": [
                  "M04_AXI",
                  "m04_couplers/M_AXI"
                ]
              },
              "s00_couplers_to_xbar": {
                "interface_ports": [
                  "s00_couplers/M_AXI",
                  "xbar/S00_AXI"
                ]
              },
              "s01_couplers_to_xbar": {
                "interface_ports": [
                  "s01_couplers/M_AXI",
                  "xbar/S01_AXI"
                ]
              },
              "xbar_to_m00_couplers": {
                "interface_ports": [
                  "xbar/M00_AXI",
                  "m00_couplers/S_AXI"
                ]
              },
              "xbar_to_m01_couplers": {
                "interface_ports": [
                  "xbar/M01_AXI",
                  "m01_couplers/S_AXI"
                ]
              },
              "xbar_to_m02_couplers": {
                "interface_ports": [
                  "xbar/M02_AXI",
                  "m02_couplers/S_AXI"
                ]
              },
              "xbar_to_m03_couplers": {
                "interface_ports": [
                  "xbar/M03_AXI",
                  "m03_couplers/S_AXI"
                ]
              },
              "xbar_to_m04_couplers": {
                "interface_ports": [
                  "xbar/M04_AXI",
                  "m04_couplers/S_AXI"
                ]
              }
            },
            "nets": {
              "connect_to_es_cu_ACLK_net": {
                "ports": [
                  "ACLK",
                  "xbar/aclk",
                  "s00_couplers/S_ACLK",
                  "s01_couplers/S_ACLK",
                  "s00_couplers/M_ACLK",
                  "s01_couplers/M_ACLK",
                  "m00_couplers/M_ACLK",
                  "m01_couplers/M_ACLK",
                  "m02_couplers/M_ACLK",
                  "m03_couplers/M_ACLK",
                  "m04_couplers/M_ACLK",
                  "m00_couplers/S_ACLK",
                  "m01_couplers/S_ACLK",
                  "m02_couplers/S_ACLK",
                  "m03_couplers/S_ACLK",
                  "m04_couplers/S_ACLK"
                ]
              },
              "connect_to_es_cu_ARESETN_net": {
                "ports": [
                  "ARESETN",
                  "xbar/aresetn",
                  "s00_couplers/S_ARESETN",
                  "s01_couplers/S_ARESETN",
                  "s00_couplers/M_ARESETN",
                  "s01_couplers/M_ARESETN",
                  "m00_couplers/M_ARESETN",
                  "m01_couplers/M_ARESETN",
                  "m02_couplers/M_ARESETN",
                  "m03_couplers/M_ARESETN",
                  "m04_couplers/M_ARESETN",
                  "m00_couplers/S_ARESETN",
                  "m01_couplers/S_ARESETN",
                  "m02_couplers/S_ARESETN",
                  "m03_couplers/S_ARESETN",
                  "m04_couplers/S_ARESETN"
                ]
              }
            }
          },
          "axi_clock_converter_0": {
            "vlnv": "xilinx.com:ip:axi_clock_converter:2.1",
            "xci_name": "pfm_top_axi_clock_converter_0_0",
            "xci_path": "ip/pfm_top_axi_clock_converter_0_0/pfm_top_axi_clock_converter_0_0.xci",
            "inst_hier_path": "static_region/axi_clock_converter_0",
            "interface_ports": {
              "S_AXI": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Slave",
                "bridges": [
                  "M_AXI"
                ]
              }
            }
          },
          "sim_ddr_0": {
            "vlnv": "xilinx.com:ip:ddr4:2.2",
            "xci_name": "pfm_top_sim_ddr_0_0",
            "xci_path": "ip/pfm_top_sim_ddr_0_0/pfm_top_sim_ddr_0_0.xci",
            "inst_hier_path": "static_region/sim_ddr_0",
            "parameters": {
              "ADDN_UI_CLKOUT1_FREQ_HZ": {
                "value": "100"
              },
              "C0.DDR4_AUTO_AP_COL_A3": {
                "value": "true"
              },
              "C0.DDR4_AxiAddressWidth": {
                "value": "34"
              },
              "C0.DDR4_EN_PARITY": {
                "value": "true"
              },
              "C0.DDR4_Mem_Add_Map": {
                "value": "ROW_COLUMN_BANK_INTLV"
              },
              "C0_CLOCK_BOARD_INTERFACE": {
                "value": "Custom"
              },
              "C0_DDR4_BOARD_INTERFACE": {
                "value": "ddr4_sdram_c1"
              },
              "System_Clock": {
                "value": "No_Buffer"
              }
            },
            "interface_ports": {
              "C0_DDR4_S_AXI_CTRL": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Slave",
                "memory_map_ref": "C0_DDR4_MEMORY_MAP_CTRL"
              },
              "C0_DDR4_S_AXI": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Slave",
                "memory_map_ref": "C0_DDR4_MEMORY_MAP"
              }
            },
            "addressing": {
              "memory_maps": {
                "C0_DDR4_MEMORY_MAP": {
                  "address_blocks": {
                    "C0_DDR4_ADDRESS_BLOCK": {
                      "base_address": "0",
                      "range": "16G",
                      "width": "34",
                      "usage": "memory",
                      "offset_base_param": "C0_DDR4_MEMORY_MAP_BASEADDR",
                      "offset_high_param": "C0_DDR4_MEMORY_MAP_HIGHADDR"
                    }
                  }
                },
                "C0_DDR4_MEMORY_MAP_CTRL": {
                  "address_blocks": {
                    "C0_REG": {
                      "base_address": "0",
                      "range": "4K",
                      "width": "12",
                      "usage": "register",
                      "offset_base_param": "C0_DDR4_MEMORY_MAP_CTRL_BASEADDR",
                      "offset_high_param": "C0_DDR4_MEMORY_MAP_CTRL_HIGHADDR"
                    }
                  }
                }
              }
            }
          },
          "smartconnect_0": {
            "vlnv": "xilinx.com:ip:smartconnect:1.0",
            "xci_name": "pfm_top_smartconnect_0_0",
            "xci_path": "ip/pfm_top_smartconnect_0_0/pfm_top_smartconnect_0_0.xci",
            "inst_hier_path": "static_region/smartconnect_0",
            "parameters": {
              "NUM_MI": {
                "value": "5"
              },
              "NUM_SI": {
                "value": "2"
              }
            },
            "interface_ports": {
              "S00_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "NUM_READ_OUTSTANDING": {
                    "value": "2"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "2"
                  }
                },
                "bridges": [
                  "M00_AXI",
                  "M01_AXI",
                  "M02_AXI",
                  "M03_AXI",
                  "M04_AXI"
                ]
              },
              "S01_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "NUM_READ_OUTSTANDING": {
                    "value": "2"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "2"
                  }
                },
                "bridges": [
                  "M00_AXI",
                  "M01_AXI",
                  "M02_AXI",
                  "M03_AXI",
                  "M04_AXI"
                ]
              },
              "M00_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "MAX_BURST_LENGTH": {
                    "value": "256"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "2"
                  },
                  "NUM_READ_THREADS": {
                    "value": "1"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "2"
                  },
                  "NUM_WRITE_THREADS": {
                    "value": "1"
                  },
                  "RUSER_BITS_PER_BYTE": {
                    "value": "0"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "0"
                  },
                  "WUSER_BITS_PER_BYTE": {
                    "value": "0"
                  }
                }
              },
              "M01_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "MAX_BURST_LENGTH": {
                    "value": "256"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "2"
                  },
                  "NUM_READ_THREADS": {
                    "value": "1"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "2"
                  },
                  "NUM_WRITE_THREADS": {
                    "value": "1"
                  },
                  "RUSER_BITS_PER_BYTE": {
                    "value": "0"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "0"
                  },
                  "WUSER_BITS_PER_BYTE": {
                    "value": "0"
                  }
                }
              },
              "M02_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "MAX_BURST_LENGTH": {
                    "value": "256"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "2"
                  },
                  "NUM_READ_THREADS": {
                    "value": "1"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "2"
                  },
                  "NUM_WRITE_THREADS": {
                    "value": "1"
                  },
                  "RUSER_BITS_PER_BYTE": {
                    "value": "0"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "0"
                  },
                  "WUSER_BITS_PER_BYTE": {
                    "value": "0"
                  }
                }
              },
              "M03_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "MAX_BURST_LENGTH": {
                    "value": "256"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "2"
                  },
                  "NUM_READ_THREADS": {
                    "value": "1"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "2"
                  },
                  "NUM_WRITE_THREADS": {
                    "value": "1"
                  },
                  "RUSER_BITS_PER_BYTE": {
                    "value": "0"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "0"
                  },
                  "WUSER_BITS_PER_BYTE": {
                    "value": "0"
                  }
                }
              },
              "M04_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "MAX_BURST_LENGTH": {
                    "value": "256"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "2"
                  },
                  "NUM_READ_THREADS": {
                    "value": "1"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "2"
                  },
                  "NUM_WRITE_THREADS": {
                    "value": "1"
                  },
                  "RUSER_BITS_PER_BYTE": {
                    "value": "0"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "0"
                  },
                  "WUSER_BITS_PER_BYTE": {
                    "value": "0"
                  }
                }
              }
            }
          },
          "axi_vip_0": {
            "vlnv": "xilinx.com:ip:axi_vip:1.1",
            "xci_name": "pfm_top_axi_vip_0_0",
            "xci_path": "ip/pfm_top_axi_vip_0_0/pfm_top_axi_vip_0_0.xci",
            "inst_hier_path": "static_region/axi_vip_0",
            "parameters": {
              "INTERFACE_MODE": {
                "value": "PASS_THROUGH"
              }
            },
            "interface_ports": {
              "S_AXI": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Slave",
                "memory_map_ref": "S_AXI",
                "bridges": [
                  "M_AXI"
                ]
              }
            }
          },
          "axi_vip_1": {
            "vlnv": "xilinx.com:ip:axi_vip:1.1",
            "xci_name": "pfm_top_axi_vip_1_0",
            "xci_path": "ip/pfm_top_axi_vip_1_0/pfm_top_axi_vip_1_0.xci",
            "inst_hier_path": "static_region/axi_vip_1",
            "parameters": {
              "INTERFACE_MODE": {
                "value": "PASS_THROUGH"
              }
            },
            "interface_ports": {
              "S_AXI": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Slave",
                "memory_map_ref": "S_AXI",
                "bridges": [
                  "M_AXI"
                ]
              }
            }
          },
          "axi_vip_2": {
            "vlnv": "xilinx.com:ip:axi_vip:1.1",
            "xci_name": "pfm_top_axi_vip_2_0",
            "xci_path": "ip/pfm_top_axi_vip_2_0/pfm_top_axi_vip_2_0.xci",
            "inst_hier_path": "static_region/axi_vip_2",
            "parameters": {
              "INTERFACE_MODE": {
                "value": "PASS_THROUGH"
              }
            },
            "interface_ports": {
              "S_AXI": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Slave",
                "memory_map_ref": "S_AXI",
                "bridges": [
                  "M_AXI"
                ]
              }
            }
          },
          "axi_vip_3": {
            "vlnv": "xilinx.com:ip:axi_vip:1.1",
            "xci_name": "pfm_top_axi_vip_3_0",
            "xci_path": "ip/pfm_top_axi_vip_3_0/pfm_top_axi_vip_3_0.xci",
            "inst_hier_path": "static_region/axi_vip_3",
            "parameters": {
              "INTERFACE_MODE": {
                "value": "PASS_THROUGH"
              }
            },
            "interface_ports": {
              "S_AXI": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Slave",
                "memory_map_ref": "S_AXI",
                "bridges": [
                  "M_AXI"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "Conn1": {
            "interface_ports": [
              "C0_DDR4_S_AXI_CTRL_0",
              "sim_ddr_0/C0_DDR4_S_AXI_CTRL"
            ]
          },
          "Conn2": {
            "interface_ports": [
              "C0_DDR4_0",
              "sim_ddr_0/C0_DDR4"
            ]
          },
          "Conn3": {
            "interface_ports": [
              "M_AXIMM",
              "sim_address_0/M_AXIMM"
            ]
          },
          "Conn4": {
            "interface_ports": [
              "M_AXI",
              "axi_vip_1/M_AXI"
            ]
          },
          "Conn5": {
            "interface_ports": [
              "M_AXI1",
              "axi_vip_2/M_AXI"
            ]
          },
          "Conn6": {
            "interface_ports": [
              "M_AXI2",
              "axi_vip_3/M_AXI"
            ]
          },
          "Conn7": {
            "interface_ports": [
              "M00_AXI",
              "connect_to_es_cu/M00_AXI"
            ]
          },
          "Conn8": {
            "interface_ports": [
              "M01_AXI",
              "connect_to_es_cu/M01_AXI"
            ]
          },
          "Conn9": {
            "interface_ports": [
              "M02_AXI",
              "connect_to_es_cu/M02_AXI"
            ]
          },
          "Conn10": {
            "interface_ports": [
              "M03_AXI",
              "connect_to_es_cu/M03_AXI"
            ]
          },
          "Conn11": {
            "interface_ports": [
              "S_AXIMM",
              "sim_qdma_0/S_AXIMM"
            ]
          },
          "Conn12": {
            "interface_ports": [
              "S_AXI",
              "axi_clock_converter_0/S_AXI"
            ]
          },
          "axi_clock_converter_0_M_AXI": {
            "interface_ports": [
              "axi_clock_converter_0/M_AXI",
              "sim_ddr_0/C0_DDR4_S_AXI"
            ]
          },
          "axi_vip_0_M_AXI": {
            "interface_ports": [
              "axi_vip_0/M_AXI",
              "sim_address_0/S_AXIMM"
            ]
          },
          "connect_to_es_cu_M04_AXI": {
            "interface_ports": [
              "connect_to_es_cu/M04_AXI",
              "embedded_schedular/s_axi_ctrl_user"
            ]
          },
          "embedded_schedular_m_axi_data_m2m": {
            "interface_ports": [
              "embedded_schedular/m_axi_data_m2m",
              "smartconnect_0/S01_AXI"
            ]
          },
          "sim_ert_subsystem_0_maxi_lite_mb": {
            "interface_ports": [
              "connect_to_es_cu/S01_AXI",
              "embedded_schedular/maxi_lite_mb"
            ]
          },
          "sim_qdma_0_M_AXICTRL": {
            "interface_ports": [
              "sim_qdma_0/M_AXICTRL",
              "connect_to_es_cu/S00_AXI"
            ]
          },
          "sim_qdma_0_M_AXIMM": {
            "interface_ports": [
              "sim_qdma_0/M_AXIMM",
              "smartconnect_0/S00_AXI"
            ]
          },
          "smartconnect_0_M00_AXI": {
            "interface_ports": [
              "axi_vip_0/S_AXI",
              "smartconnect_0/M00_AXI"
            ]
          },
          "smartconnect_0_M01_AXI": {
            "interface_ports": [
              "axi_vip_1/S_AXI",
              "smartconnect_0/M01_AXI"
            ]
          },
          "smartconnect_0_M02_AXI": {
            "interface_ports": [
              "axi_vip_2/S_AXI",
              "smartconnect_0/M02_AXI"
            ]
          },
          "smartconnect_0_M03_AXI": {
            "interface_ports": [
              "axi_vip_3/S_AXI",
              "smartconnect_0/M03_AXI"
            ]
          },
          "smartconnect_0_M04_AXI": {
            "interface_ports": [
              "embedded_schedular/s_axi_data_p2p",
              "smartconnect_0/M04_AXI"
            ]
          }
        },
        "nets": {
          "clk_clkwiz_kernel2_clk": {
            "ports": [
              "clk_reset_wizard/clkwiz_kernel2_clk",
              "clkwiz_kernel2_clk_0"
            ]
          },
          "clk_clkwiz_kernel2_rst": {
            "ports": [
              "clk_reset_wizard/clkwiz_kernel2_rst",
              "clkwiz_kernel2_rst_0"
            ]
          },
          "clk_clkwiz_kernel_clk": {
            "ports": [
              "clk_reset_wizard/clkwiz_kernel_clk",
              "clkwiz_kernel_clk_0"
            ]
          },
          "clk_clkwiz_kernel_rst": {
            "ports": [
              "clk_reset_wizard/clkwiz_kernel_rst",
              "clkwiz_kernel_rst_0"
            ]
          },
          "dma_pcie_clk_clk": {
            "ports": [
              "dma_pcie_clk/clk",
              "sim_address_0/m_aximm_aclk",
              "sim_address_0/s_aximm_aclk",
              "sim_qdma_0/s_aximm_aclk",
              "dma_pcie_aclk",
              "embedded_schedular/maxi_lite_mb_aclk",
              "embedded_schedular/s_axi_ctrl_user_aclk",
              "embedded_schedular/s_axi_data_p2p_aclk",
              "embedded_schedular/m_axi_data_m2m_aclk",
              "sim_qdma_0/m_axictrl_aclk",
              "sim_qdma_0/m_aximm_aclk",
              "connect_to_es_cu/ACLK",
              "connect_to_es_cu/S00_ACLK",
              "connect_to_es_cu/M00_ACLK",
              "connect_to_es_cu/M01_ACLK",
              "connect_to_es_cu/S01_ACLK",
              "connect_to_es_cu/M02_ACLK",
              "connect_to_es_cu/M03_ACLK",
              "connect_to_es_cu/M04_ACLK",
              "axi_clock_converter_0/s_axi_aclk",
              "sim_ddr_0/c0_sys_clk_i",
              "smartconnect_0/aclk",
              "axi_vip_0/aclk",
              "axi_vip_1/aclk",
              "axi_vip_2/aclk",
              "axi_vip_3/aclk"
            ]
          },
          "dma_pcie_clk_sync_rst": {
            "ports": [
              "dma_pcie_clk/sync_rst",
              "sim_address_0/m_aximm_aresetn",
              "sim_address_0/s_aximm_aresetn",
              "sim_qdma_0/s_aximm_aresetn",
              "dma_pcie_arst",
              "embedded_schedular/maxi_lite_mb_aresetn",
              "embedded_schedular/s_axi_ctrl_user_aresetn",
              "embedded_schedular/s_axi_data_p2p_aresetn",
              "sim_qdma_0/m_axictrl_aresetn",
              "embedded_schedular/m_axi_data_m2m_aresetn",
              "sim_qdma_0/m_aximm_aresetn",
              "connect_to_es_cu/ARESETN",
              "connect_to_es_cu/S00_ARESETN",
              "connect_to_es_cu/M00_ARESETN",
              "connect_to_es_cu/M01_ARESETN",
              "connect_to_es_cu/S01_ARESETN",
              "connect_to_es_cu/M02_ARESETN",
              "connect_to_es_cu/M03_ARESETN",
              "connect_to_es_cu/M04_ARESETN",
              "axi_clock_converter_0/s_axi_aresetn",
              "smartconnect_0/aresetn",
              "axi_vip_0/aresetn",
              "axi_vip_1/aresetn",
              "axi_vip_2/aresetn",
              "axi_vip_3/aresetn"
            ]
          },
          "irq_cu_1": {
            "ports": [
              "irq_cu",
              "embedded_schedular/interrupt_cu"
            ]
          },
          "psr_dma_pcie_aclk_interconnect_aresetn": {
            "ports": [
              "psr_dma_pcie_aclk/interconnect_aresetn",
              "axi_clock_converter_0/m_axi_aresetn",
              "sim_ddr_0/c0_ddr4_aresetn"
            ]
          },
          "psr_dma_pcie_aclk_peripheral_reset": {
            "ports": [
              "psr_dma_pcie_aclk/peripheral_reset",
              "sim_ddr_0/sys_rst"
            ]
          },
          "sim_ddr_0_c0_ddr4_ui_clk": {
            "ports": [
              "sim_ddr_0/c0_ddr4_ui_clk",
              "psr_dma_pcie_aclk/slowest_sync_clk",
              "axi_clock_converter_0/m_axi_aclk"
            ]
          },
          "sim_ddr_0_c0_ddr4_ui_clk_sync_rst": {
            "ports": [
              "sim_ddr_0/c0_ddr4_ui_clk_sync_rst",
              "psr_dma_pcie_aclk/ext_reset_in"
            ]
          }
        }
      },
      "pfm_dynamic_inst": {
        "vlnv": "xilinx.com:module_ref:pfm_dynamic:1.0",
        "reference_info": {
          "ref_type": "bd",
          "ref_name": "pfm_dynamic",
          "boundary_crc": "0xC07FE79598EDCC44",
          "post_compiled_compname": "pfm_dynamic"
        },
        "interface_ports": {
          "PLP_M_AXI_DATA_C2H_00": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "DATA_WIDTH": {
                "value": "32",
                "value_src": "constant"
              },
              "PROTOCOL": {
                "value": "AXI4",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "300000000",
                "value_src": "constant"
              },
              "ID_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "ADDR_WIDTH": {
                "value": "38",
                "value_src": "constant"
              },
              "AWUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "ARUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "WUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "RUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "BUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "READ_WRITE_MODE": {
                "value": "READ_WRITE",
                "value_src": "constant"
              },
              "HAS_BURST": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_LOCK": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_PROT": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_CACHE": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_QOS": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_REGION": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_WSTRB": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_BRESP": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_RRESP": {
                "value": "1",
                "value_src": "constant"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "1",
                "value_src": "constant"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "1",
                "value_src": "constant"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "1",
                "value_src": "constant"
              },
              "MAX_BURST_LENGTH": {
                "value": "256",
                "value_src": "constant"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "constant"
              },
              "CLK_DOMAIN": {
                "value": "pfm_top_dma_pcie_clk_0_clk",
                "value_src": "default_prop"
              },
              "NUM_READ_THREADS": {
                "value": "1",
                "value_src": "constant"
              },
              "NUM_WRITE_THREADS": {
                "value": "1",
                "value_src": "constant"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0",
                "value_src": "constant"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0",
                "value_src": "constant"
              },
              "INSERT_VIP": {
                "value": "0",
                "value_src": "constant"
              }
            },
            "address_space_ref": "PLP_M_AXI_DATA_C2H_00",
            "base_address": {
              "minimum": "0x002000000000",
              "maximum": "0x0023FFFFFFFF",
              "width": "38"
            },
            "port_maps": {
              "AWADDR": {
                "physical_name": "PLP_M_AXI_DATA_C2H_00_awaddr",
                "direction": "O"
              },
              "AWLEN": {
                "physical_name": "PLP_M_AXI_DATA_C2H_00_awlen",
                "direction": "O"
              },
              "AWBURST": {
                "physical_name": "PLP_M_AXI_DATA_C2H_00_awburst",
                "direction": "O",
                "left": "1",
                "right": "0"
              },
              "AWLOCK": {
                "physical_name": "PLP_M_AXI_DATA_C2H_00_awlock",
                "direction": "O"
              },
              "AWCACHE": {
                "physical_name": "PLP_M_AXI_DATA_C2H_00_awcache",
                "direction": "O",
                "left": "3",
                "right": "0"
              },
              "AWPROT": {
                "physical_name": "PLP_M_AXI_DATA_C2H_00_awprot",
                "direction": "O",
                "left": "2",
                "right": "0"
              },
              "AWREGION": {
                "physical_name": "PLP_M_AXI_DATA_C2H_00_awregion",
                "direction": "O",
                "left": "3",
                "right": "0"
              },
              "AWQOS": {
                "physical_name": "PLP_M_AXI_DATA_C2H_00_awqos",
                "direction": "O",
                "left": "3",
                "right": "0"
              },
              "AWVALID": {
                "physical_name": "PLP_M_AXI_DATA_C2H_00_awvalid",
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "AWREADY": {
                "physical_name": "PLP_M_AXI_DATA_C2H_00_awready",
                "direction": "I",
                "left": "0",
                "right": "0"
              },
              "WDATA": {
                "physical_name": "PLP_M_AXI_DATA_C2H_00_wdata",
                "direction": "O"
              },
              "WSTRB": {
                "physical_name": "PLP_M_AXI_DATA_C2H_00_wstrb",
                "direction": "O"
              },
              "WLAST": {
                "physical_name": "PLP_M_AXI_DATA_C2H_00_wlast",
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "WVALID": {
                "physical_name": "PLP_M_AXI_DATA_C2H_00_wvalid",
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "WREADY": {
                "physical_name": "PLP_M_AXI_DATA_C2H_00_wready",
                "direction": "I",
                "left": "0",
                "right": "0"
              },
              "BRESP": {
                "physical_name": "PLP_M_AXI_DATA_C2H_00_bresp",
                "direction": "I",
                "left": "1",
                "right": "0"
              },
              "BVALID": {
                "physical_name": "PLP_M_AXI_DATA_C2H_00_bvalid",
                "direction": "I",
                "left": "0",
                "right": "0"
              },
              "BREADY": {
                "physical_name": "PLP_M_AXI_DATA_C2H_00_bready",
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "ARADDR": {
                "physical_name": "PLP_M_AXI_DATA_C2H_00_araddr",
                "direction": "O"
              },
              "ARLEN": {
                "physical_name": "PLP_M_AXI_DATA_C2H_00_arlen",
                "direction": "O"
              },
              "ARBURST": {
                "physical_name": "PLP_M_AXI_DATA_C2H_00_arburst",
                "direction": "O",
                "left": "1",
                "right": "0"
              },
              "ARLOCK": {
                "physical_name": "PLP_M_AXI_DATA_C2H_00_arlock",
                "direction": "O"
              },
              "ARCACHE": {
                "physical_name": "PLP_M_AXI_DATA_C2H_00_arcache",
                "direction": "O",
                "left": "3",
                "right": "0"
              },
              "ARPROT": {
                "physical_name": "PLP_M_AXI_DATA_C2H_00_arprot",
                "direction": "O",
                "left": "2",
                "right": "0"
              },
              "ARREGION": {
                "physical_name": "PLP_M_AXI_DATA_C2H_00_arregion",
                "direction": "O",
                "left": "3",
                "right": "0"
              },
              "ARQOS": {
                "physical_name": "PLP_M_AXI_DATA_C2H_00_arqos",
                "direction": "O",
                "left": "3",
                "right": "0"
              },
              "ARVALID": {
                "physical_name": "PLP_M_AXI_DATA_C2H_00_arvalid",
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "ARREADY": {
                "physical_name": "PLP_M_AXI_DATA_C2H_00_arready",
                "direction": "I",
                "left": "0",
                "right": "0"
              },
              "RDATA": {
                "physical_name": "PLP_M_AXI_DATA_C2H_00_rdata",
                "direction": "I"
              },
              "RRESP": {
                "physical_name": "PLP_M_AXI_DATA_C2H_00_rresp",
                "direction": "I",
                "left": "1",
                "right": "0"
              },
              "RLAST": {
                "physical_name": "PLP_M_AXI_DATA_C2H_00_rlast",
                "direction": "I",
                "left": "0",
                "right": "0"
              },
              "RVALID": {
                "physical_name": "PLP_M_AXI_DATA_C2H_00_rvalid",
                "direction": "I",
                "left": "0",
                "right": "0"
              },
              "RREADY": {
                "physical_name": "PLP_M_AXI_DATA_C2H_00_rready",
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "ARID": {
                "physical_name": "PLP_M_AXI_DATA_C2H_00_arid",
                "direction": "O"
              },
              "ARSIZE": {
                "physical_name": "PLP_M_AXI_DATA_C2H_00_arsize",
                "direction": "O",
                "left": "2",
                "right": "0"
              },
              "ARUSER": {
                "physical_name": "PLP_M_AXI_DATA_C2H_00_aruser",
                "direction": "O"
              },
              "AWID": {
                "physical_name": "PLP_M_AXI_DATA_C2H_00_awid",
                "direction": "O"
              },
              "AWSIZE": {
                "physical_name": "PLP_M_AXI_DATA_C2H_00_awsize",
                "direction": "O",
                "left": "2",
                "right": "0"
              },
              "AWUSER": {
                "physical_name": "PLP_M_AXI_DATA_C2H_00_awuser",
                "direction": "O"
              },
              "BID": {
                "physical_name": "PLP_M_AXI_DATA_C2H_00_bid",
                "direction": "I"
              },
              "BUSER": {
                "physical_name": "PLP_M_AXI_DATA_C2H_00_buser",
                "direction": "I"
              },
              "RID": {
                "physical_name": "PLP_M_AXI_DATA_C2H_00_rid",
                "direction": "I"
              },
              "RUSER": {
                "physical_name": "PLP_M_AXI_DATA_C2H_00_ruser",
                "direction": "I"
              },
              "WID": {
                "physical_name": "PLP_M_AXI_DATA_C2H_00_wid",
                "direction": "O"
              },
              "WUSER": {
                "physical_name": "PLP_M_AXI_DATA_C2H_00_wuser",
                "direction": "O"
              }
            }
          },
          "PLP_M_AXI_DATA_U2S_00": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "DATA_WIDTH": {
                "value": "512",
                "value_src": "constant"
              },
              "PROTOCOL": {
                "value": "AXI4",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "300000000",
                "value_src": "constant"
              },
              "ID_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "ADDR_WIDTH": {
                "value": "39",
                "value_src": "constant"
              },
              "AWUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "ARUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "WUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "RUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "BUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "READ_WRITE_MODE": {
                "value": "READ_WRITE",
                "value_src": "constant"
              },
              "HAS_BURST": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_LOCK": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_PROT": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_CACHE": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_QOS": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_REGION": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_WSTRB": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_BRESP": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_RRESP": {
                "value": "1",
                "value_src": "constant"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0",
                "value_src": "constant"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "16",
                "value_src": "constant"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "16",
                "value_src": "constant"
              },
              "MAX_BURST_LENGTH": {
                "value": "16",
                "value_src": "constant"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "constant"
              },
              "CLK_DOMAIN": {
                "value": "pfm_top_dma_pcie_clk_0_clk",
                "value_src": "default_prop"
              },
              "NUM_READ_THREADS": {
                "value": "1",
                "value_src": "constant"
              },
              "NUM_WRITE_THREADS": {
                "value": "1",
                "value_src": "constant"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0",
                "value_src": "constant"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0",
                "value_src": "constant"
              },
              "INSERT_VIP": {
                "value": "0",
                "value_src": "constant"
              }
            },
            "address_space_ref": "PLP_M_AXI_DATA_U2S_00",
            "base_address": {
              "minimum": "0x005000000000",
              "maximum": "0x0053FFFFFFFF",
              "width": "39"
            },
            "port_maps": {
              "AWADDR": {
                "physical_name": "PLP_M_AXI_DATA_U2S_00_awaddr",
                "direction": "O",
                "left": "38",
                "right": "0"
              },
              "AWLEN": {
                "physical_name": "PLP_M_AXI_DATA_U2S_00_awlen",
                "direction": "O",
                "left": "7",
                "right": "0"
              },
              "AWBURST": {
                "physical_name": "PLP_M_AXI_DATA_U2S_00_awburst",
                "direction": "O",
                "left": "1",
                "right": "0"
              },
              "AWLOCK": {
                "physical_name": "PLP_M_AXI_DATA_U2S_00_awlock",
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "AWCACHE": {
                "physical_name": "PLP_M_AXI_DATA_U2S_00_awcache",
                "direction": "O",
                "left": "3",
                "right": "0"
              },
              "AWPROT": {
                "physical_name": "PLP_M_AXI_DATA_U2S_00_awprot",
                "direction": "O",
                "left": "2",
                "right": "0"
              },
              "AWREGION": {
                "physical_name": "PLP_M_AXI_DATA_U2S_00_awregion",
                "direction": "O",
                "left": "3",
                "right": "0"
              },
              "AWQOS": {
                "physical_name": "PLP_M_AXI_DATA_U2S_00_awqos",
                "direction": "O",
                "left": "3",
                "right": "0"
              },
              "AWVALID": {
                "physical_name": "PLP_M_AXI_DATA_U2S_00_awvalid",
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "AWREADY": {
                "physical_name": "PLP_M_AXI_DATA_U2S_00_awready",
                "direction": "I",
                "left": "0",
                "right": "0"
              },
              "WDATA": {
                "physical_name": "PLP_M_AXI_DATA_U2S_00_wdata",
                "direction": "O",
                "left": "511",
                "right": "0"
              },
              "WSTRB": {
                "physical_name": "PLP_M_AXI_DATA_U2S_00_wstrb",
                "direction": "O",
                "left": "63",
                "right": "0"
              },
              "WLAST": {
                "physical_name": "PLP_M_AXI_DATA_U2S_00_wlast",
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "WVALID": {
                "physical_name": "PLP_M_AXI_DATA_U2S_00_wvalid",
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "WREADY": {
                "physical_name": "PLP_M_AXI_DATA_U2S_00_wready",
                "direction": "I",
                "left": "0",
                "right": "0"
              },
              "BRESP": {
                "physical_name": "PLP_M_AXI_DATA_U2S_00_bresp",
                "direction": "I",
                "left": "1",
                "right": "0"
              },
              "BVALID": {
                "physical_name": "PLP_M_AXI_DATA_U2S_00_bvalid",
                "direction": "I",
                "left": "0",
                "right": "0"
              },
              "BREADY": {
                "physical_name": "PLP_M_AXI_DATA_U2S_00_bready",
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "ARADDR": {
                "physical_name": "PLP_M_AXI_DATA_U2S_00_araddr",
                "direction": "O",
                "left": "38",
                "right": "0"
              },
              "ARLEN": {
                "physical_name": "PLP_M_AXI_DATA_U2S_00_arlen",
                "direction": "O",
                "left": "7",
                "right": "0"
              },
              "ARBURST": {
                "physical_name": "PLP_M_AXI_DATA_U2S_00_arburst",
                "direction": "O",
                "left": "1",
                "right": "0"
              },
              "ARLOCK": {
                "physical_name": "PLP_M_AXI_DATA_U2S_00_arlock",
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "ARCACHE": {
                "physical_name": "PLP_M_AXI_DATA_U2S_00_arcache",
                "direction": "O",
                "left": "3",
                "right": "0"
              },
              "ARPROT": {
                "physical_name": "PLP_M_AXI_DATA_U2S_00_arprot",
                "direction": "O",
                "left": "2",
                "right": "0"
              },
              "ARREGION": {
                "physical_name": "PLP_M_AXI_DATA_U2S_00_arregion",
                "direction": "O",
                "left": "3",
                "right": "0"
              },
              "ARQOS": {
                "physical_name": "PLP_M_AXI_DATA_U2S_00_arqos",
                "direction": "O",
                "left": "3",
                "right": "0"
              },
              "ARVALID": {
                "physical_name": "PLP_M_AXI_DATA_U2S_00_arvalid",
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "ARREADY": {
                "physical_name": "PLP_M_AXI_DATA_U2S_00_arready",
                "direction": "I",
                "left": "0",
                "right": "0"
              },
              "RDATA": {
                "physical_name": "PLP_M_AXI_DATA_U2S_00_rdata",
                "direction": "I",
                "left": "511",
                "right": "0"
              },
              "RRESP": {
                "physical_name": "PLP_M_AXI_DATA_U2S_00_rresp",
                "direction": "I",
                "left": "1",
                "right": "0"
              },
              "RLAST": {
                "physical_name": "PLP_M_AXI_DATA_U2S_00_rlast",
                "direction": "I",
                "left": "0",
                "right": "0"
              },
              "RVALID": {
                "physical_name": "PLP_M_AXI_DATA_U2S_00_rvalid",
                "direction": "I",
                "left": "0",
                "right": "0"
              },
              "RREADY": {
                "physical_name": "PLP_M_AXI_DATA_U2S_00_rready",
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "ARSIZE": {
                "physical_name": "PLP_M_AXI_DATA_U2S_00_arsize",
                "direction": "O",
                "left": "2",
                "right": "0"
              },
              "AWSIZE": {
                "physical_name": "PLP_M_AXI_DATA_U2S_00_awsize",
                "direction": "O",
                "left": "2",
                "right": "0"
              }
            }
          },
          "PLP_S_AXI_DATA_H2C_00": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "DATA_WIDTH": {
                "value": "32",
                "value_src": "constant"
              },
              "PROTOCOL": {
                "value": "AXI4",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "300000000",
                "value_src": "constant"
              },
              "ID_WIDTH": {
                "value": "1",
                "value_src": "constant"
              },
              "ADDR_WIDTH": {
                "value": "64",
                "value_src": "constant"
              },
              "AWUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "ARUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "WUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "RUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "BUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "READ_WRITE_MODE": {
                "value": "READ_WRITE",
                "value_src": "constant"
              },
              "HAS_BURST": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_LOCK": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_PROT": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_CACHE": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_QOS": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_REGION": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_WSTRB": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_BRESP": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_RRESP": {
                "value": "1",
                "value_src": "constant"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "1",
                "value_src": "constant"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "2",
                "value_src": "constant"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "2",
                "value_src": "constant"
              },
              "MAX_BURST_LENGTH": {
                "value": "256",
                "value_src": "constant"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "constant"
              },
              "CLK_DOMAIN": {
                "value": "pfm_top_dma_pcie_clk_0_clk",
                "value_src": "default_prop"
              },
              "NUM_READ_THREADS": {
                "value": "1",
                "value_src": "constant"
              },
              "NUM_WRITE_THREADS": {
                "value": "1",
                "value_src": "constant"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0",
                "value_src": "constant"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0",
                "value_src": "constant"
              },
              "INSERT_VIP": {
                "value": "0",
                "value_src": "constant"
              }
            },
            "memory_map_ref": "PLP_S_AXI_DATA_H2C_00",
            "port_maps": {
              "AWID": {
                "physical_name": "PLP_S_AXI_DATA_H2C_00_awid",
                "direction": "I",
                "left": "0",
                "right": "0"
              },
              "AWADDR": {
                "physical_name": "PLP_S_AXI_DATA_H2C_00_awaddr",
                "direction": "I",
                "left": "63",
                "right": "0"
              },
              "AWLEN": {
                "physical_name": "PLP_S_AXI_DATA_H2C_00_awlen",
                "direction": "I",
                "left": "7",
                "right": "0"
              },
              "AWSIZE": {
                "physical_name": "PLP_S_AXI_DATA_H2C_00_awsize",
                "direction": "I",
                "left": "2",
                "right": "0"
              },
              "AWBURST": {
                "physical_name": "PLP_S_AXI_DATA_H2C_00_awburst",
                "direction": "I",
                "left": "1",
                "right": "0"
              },
              "AWLOCK": {
                "physical_name": "PLP_S_AXI_DATA_H2C_00_awlock",
                "direction": "I",
                "left": "0",
                "right": "0"
              },
              "AWCACHE": {
                "physical_name": "PLP_S_AXI_DATA_H2C_00_awcache",
                "direction": "I",
                "left": "3",
                "right": "0"
              },
              "AWPROT": {
                "physical_name": "PLP_S_AXI_DATA_H2C_00_awprot",
                "direction": "I",
                "left": "2",
                "right": "0"
              },
              "AWQOS": {
                "physical_name": "PLP_S_AXI_DATA_H2C_00_awqos",
                "direction": "I",
                "left": "3",
                "right": "0"
              },
              "AWVALID": {
                "physical_name": "PLP_S_AXI_DATA_H2C_00_awvalid",
                "direction": "I",
                "left": "0",
                "right": "0"
              },
              "AWREADY": {
                "physical_name": "PLP_S_AXI_DATA_H2C_00_awready",
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "WDATA": {
                "physical_name": "PLP_S_AXI_DATA_H2C_00_wdata",
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "WSTRB": {
                "physical_name": "PLP_S_AXI_DATA_H2C_00_wstrb",
                "direction": "I",
                "left": "3",
                "right": "0"
              },
              "WLAST": {
                "physical_name": "PLP_S_AXI_DATA_H2C_00_wlast",
                "direction": "I",
                "left": "0",
                "right": "0"
              },
              "WVALID": {
                "physical_name": "PLP_S_AXI_DATA_H2C_00_wvalid",
                "direction": "I",
                "left": "0",
                "right": "0"
              },
              "WREADY": {
                "physical_name": "PLP_S_AXI_DATA_H2C_00_wready",
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "BID": {
                "physical_name": "PLP_S_AXI_DATA_H2C_00_bid",
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "BRESP": {
                "physical_name": "PLP_S_AXI_DATA_H2C_00_bresp",
                "direction": "O",
                "left": "1",
                "right": "0"
              },
              "BVALID": {
                "physical_name": "PLP_S_AXI_DATA_H2C_00_bvalid",
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "BREADY": {
                "physical_name": "PLP_S_AXI_DATA_H2C_00_bready",
                "direction": "I",
                "left": "0",
                "right": "0"
              },
              "ARID": {
                "physical_name": "PLP_S_AXI_DATA_H2C_00_arid",
                "direction": "I",
                "left": "0",
                "right": "0"
              },
              "ARADDR": {
                "physical_name": "PLP_S_AXI_DATA_H2C_00_araddr",
                "direction": "I",
                "left": "63",
                "right": "0"
              },
              "ARLEN": {
                "physical_name": "PLP_S_AXI_DATA_H2C_00_arlen",
                "direction": "I",
                "left": "7",
                "right": "0"
              },
              "ARSIZE": {
                "physical_name": "PLP_S_AXI_DATA_H2C_00_arsize",
                "direction": "I",
                "left": "2",
                "right": "0"
              },
              "ARBURST": {
                "physical_name": "PLP_S_AXI_DATA_H2C_00_arburst",
                "direction": "I",
                "left": "1",
                "right": "0"
              },
              "ARLOCK": {
                "physical_name": "PLP_S_AXI_DATA_H2C_00_arlock",
                "direction": "I",
                "left": "0",
                "right": "0"
              },
              "ARCACHE": {
                "physical_name": "PLP_S_AXI_DATA_H2C_00_arcache",
                "direction": "I",
                "left": "3",
                "right": "0"
              },
              "ARPROT": {
                "physical_name": "PLP_S_AXI_DATA_H2C_00_arprot",
                "direction": "I",
                "left": "2",
                "right": "0"
              },
              "ARQOS": {
                "physical_name": "PLP_S_AXI_DATA_H2C_00_arqos",
                "direction": "I",
                "left": "3",
                "right": "0"
              },
              "ARVALID": {
                "physical_name": "PLP_S_AXI_DATA_H2C_00_arvalid",
                "direction": "I",
                "left": "0",
                "right": "0"
              },
              "ARREADY": {
                "physical_name": "PLP_S_AXI_DATA_H2C_00_arready",
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "RID": {
                "physical_name": "PLP_S_AXI_DATA_H2C_00_rid",
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "RDATA": {
                "physical_name": "PLP_S_AXI_DATA_H2C_00_rdata",
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "RRESP": {
                "physical_name": "PLP_S_AXI_DATA_H2C_00_rresp",
                "direction": "O",
                "left": "1",
                "right": "0"
              },
              "RLAST": {
                "physical_name": "PLP_S_AXI_DATA_H2C_00_rlast",
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "RVALID": {
                "physical_name": "PLP_S_AXI_DATA_H2C_00_rvalid",
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "RREADY": {
                "physical_name": "PLP_S_AXI_DATA_H2C_00_rready",
                "direction": "I",
                "left": "0",
                "right": "0"
              }
            }
          },
          "PLP_S_AXI_DATA_H2C_01": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "DATA_WIDTH": {
                "value": "32",
                "value_src": "constant"
              },
              "PROTOCOL": {
                "value": "AXI4",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "300000000",
                "value_src": "constant"
              },
              "ID_WIDTH": {
                "value": "1",
                "value_src": "constant"
              },
              "ADDR_WIDTH": {
                "value": "64",
                "value_src": "constant"
              },
              "AWUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "ARUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "WUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "RUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "BUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "READ_WRITE_MODE": {
                "value": "READ_WRITE",
                "value_src": "constant"
              },
              "HAS_BURST": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_LOCK": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_PROT": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_CACHE": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_QOS": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_REGION": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_WSTRB": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_BRESP": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_RRESP": {
                "value": "1",
                "value_src": "constant"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "1",
                "value_src": "constant"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "2",
                "value_src": "constant"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "2",
                "value_src": "constant"
              },
              "MAX_BURST_LENGTH": {
                "value": "256",
                "value_src": "constant"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "constant"
              },
              "CLK_DOMAIN": {
                "value": "pfm_top_dma_pcie_clk_0_clk",
                "value_src": "default_prop"
              },
              "NUM_READ_THREADS": {
                "value": "1",
                "value_src": "constant"
              },
              "NUM_WRITE_THREADS": {
                "value": "1",
                "value_src": "constant"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0",
                "value_src": "constant"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0",
                "value_src": "constant"
              },
              "INSERT_VIP": {
                "value": "0",
                "value_src": "constant"
              }
            },
            "memory_map_ref": "PLP_S_AXI_DATA_H2C_01",
            "port_maps": {
              "AWID": {
                "physical_name": "PLP_S_AXI_DATA_H2C_01_awid",
                "direction": "I",
                "left": "0",
                "right": "0"
              },
              "AWADDR": {
                "physical_name": "PLP_S_AXI_DATA_H2C_01_awaddr",
                "direction": "I",
                "left": "63",
                "right": "0"
              },
              "AWLEN": {
                "physical_name": "PLP_S_AXI_DATA_H2C_01_awlen",
                "direction": "I",
                "left": "7",
                "right": "0"
              },
              "AWSIZE": {
                "physical_name": "PLP_S_AXI_DATA_H2C_01_awsize",
                "direction": "I",
                "left": "2",
                "right": "0"
              },
              "AWBURST": {
                "physical_name": "PLP_S_AXI_DATA_H2C_01_awburst",
                "direction": "I",
                "left": "1",
                "right": "0"
              },
              "AWLOCK": {
                "physical_name": "PLP_S_AXI_DATA_H2C_01_awlock",
                "direction": "I",
                "left": "0",
                "right": "0"
              },
              "AWCACHE": {
                "physical_name": "PLP_S_AXI_DATA_H2C_01_awcache",
                "direction": "I",
                "left": "3",
                "right": "0"
              },
              "AWPROT": {
                "physical_name": "PLP_S_AXI_DATA_H2C_01_awprot",
                "direction": "I",
                "left": "2",
                "right": "0"
              },
              "AWQOS": {
                "physical_name": "PLP_S_AXI_DATA_H2C_01_awqos",
                "direction": "I",
                "left": "3",
                "right": "0"
              },
              "AWVALID": {
                "physical_name": "PLP_S_AXI_DATA_H2C_01_awvalid",
                "direction": "I",
                "left": "0",
                "right": "0"
              },
              "AWREADY": {
                "physical_name": "PLP_S_AXI_DATA_H2C_01_awready",
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "WDATA": {
                "physical_name": "PLP_S_AXI_DATA_H2C_01_wdata",
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "WSTRB": {
                "physical_name": "PLP_S_AXI_DATA_H2C_01_wstrb",
                "direction": "I",
                "left": "3",
                "right": "0"
              },
              "WLAST": {
                "physical_name": "PLP_S_AXI_DATA_H2C_01_wlast",
                "direction": "I",
                "left": "0",
                "right": "0"
              },
              "WVALID": {
                "physical_name": "PLP_S_AXI_DATA_H2C_01_wvalid",
                "direction": "I",
                "left": "0",
                "right": "0"
              },
              "WREADY": {
                "physical_name": "PLP_S_AXI_DATA_H2C_01_wready",
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "BID": {
                "physical_name": "PLP_S_AXI_DATA_H2C_01_bid",
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "BRESP": {
                "physical_name": "PLP_S_AXI_DATA_H2C_01_bresp",
                "direction": "O",
                "left": "1",
                "right": "0"
              },
              "BVALID": {
                "physical_name": "PLP_S_AXI_DATA_H2C_01_bvalid",
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "BREADY": {
                "physical_name": "PLP_S_AXI_DATA_H2C_01_bready",
                "direction": "I",
                "left": "0",
                "right": "0"
              },
              "ARID": {
                "physical_name": "PLP_S_AXI_DATA_H2C_01_arid",
                "direction": "I",
                "left": "0",
                "right": "0"
              },
              "ARADDR": {
                "physical_name": "PLP_S_AXI_DATA_H2C_01_araddr",
                "direction": "I",
                "left": "63",
                "right": "0"
              },
              "ARLEN": {
                "physical_name": "PLP_S_AXI_DATA_H2C_01_arlen",
                "direction": "I",
                "left": "7",
                "right": "0"
              },
              "ARSIZE": {
                "physical_name": "PLP_S_AXI_DATA_H2C_01_arsize",
                "direction": "I",
                "left": "2",
                "right": "0"
              },
              "ARBURST": {
                "physical_name": "PLP_S_AXI_DATA_H2C_01_arburst",
                "direction": "I",
                "left": "1",
                "right": "0"
              },
              "ARLOCK": {
                "physical_name": "PLP_S_AXI_DATA_H2C_01_arlock",
                "direction": "I",
                "left": "0",
                "right": "0"
              },
              "ARCACHE": {
                "physical_name": "PLP_S_AXI_DATA_H2C_01_arcache",
                "direction": "I",
                "left": "3",
                "right": "0"
              },
              "ARPROT": {
                "physical_name": "PLP_S_AXI_DATA_H2C_01_arprot",
                "direction": "I",
                "left": "2",
                "right": "0"
              },
              "ARQOS": {
                "physical_name": "PLP_S_AXI_DATA_H2C_01_arqos",
                "direction": "I",
                "left": "3",
                "right": "0"
              },
              "ARVALID": {
                "physical_name": "PLP_S_AXI_DATA_H2C_01_arvalid",
                "direction": "I",
                "left": "0",
                "right": "0"
              },
              "ARREADY": {
                "physical_name": "PLP_S_AXI_DATA_H2C_01_arready",
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "RID": {
                "physical_name": "PLP_S_AXI_DATA_H2C_01_rid",
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "RDATA": {
                "physical_name": "PLP_S_AXI_DATA_H2C_01_rdata",
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "RRESP": {
                "physical_name": "PLP_S_AXI_DATA_H2C_01_rresp",
                "direction": "O",
                "left": "1",
                "right": "0"
              },
              "RLAST": {
                "physical_name": "PLP_S_AXI_DATA_H2C_01_rlast",
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "RVALID": {
                "physical_name": "PLP_S_AXI_DATA_H2C_01_rvalid",
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "RREADY": {
                "physical_name": "PLP_S_AXI_DATA_H2C_01_rready",
                "direction": "I",
                "left": "0",
                "right": "0"
              }
            }
          },
          "PLP_S_AXI_DATA_H2C_02": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "DATA_WIDTH": {
                "value": "32",
                "value_src": "constant"
              },
              "PROTOCOL": {
                "value": "AXI4",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "300000000",
                "value_src": "constant"
              },
              "ID_WIDTH": {
                "value": "1",
                "value_src": "constant"
              },
              "ADDR_WIDTH": {
                "value": "64",
                "value_src": "constant"
              },
              "AWUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "ARUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "WUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "RUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "BUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "READ_WRITE_MODE": {
                "value": "READ_WRITE",
                "value_src": "constant"
              },
              "HAS_BURST": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_LOCK": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_PROT": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_CACHE": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_QOS": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_REGION": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_WSTRB": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_BRESP": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_RRESP": {
                "value": "1",
                "value_src": "constant"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "1",
                "value_src": "constant"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "2",
                "value_src": "constant"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "2",
                "value_src": "constant"
              },
              "MAX_BURST_LENGTH": {
                "value": "256",
                "value_src": "constant"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "constant"
              },
              "CLK_DOMAIN": {
                "value": "pfm_top_dma_pcie_clk_0_clk",
                "value_src": "default_prop"
              },
              "NUM_READ_THREADS": {
                "value": "1",
                "value_src": "constant"
              },
              "NUM_WRITE_THREADS": {
                "value": "1",
                "value_src": "constant"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0",
                "value_src": "constant"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0",
                "value_src": "constant"
              },
              "INSERT_VIP": {
                "value": "0",
                "value_src": "constant"
              }
            },
            "memory_map_ref": "PLP_S_AXI_DATA_H2C_02",
            "port_maps": {
              "AWID": {
                "physical_name": "PLP_S_AXI_DATA_H2C_02_awid",
                "direction": "I",
                "left": "0",
                "right": "0"
              },
              "AWADDR": {
                "physical_name": "PLP_S_AXI_DATA_H2C_02_awaddr",
                "direction": "I",
                "left": "63",
                "right": "0"
              },
              "AWLEN": {
                "physical_name": "PLP_S_AXI_DATA_H2C_02_awlen",
                "direction": "I",
                "left": "7",
                "right": "0"
              },
              "AWSIZE": {
                "physical_name": "PLP_S_AXI_DATA_H2C_02_awsize",
                "direction": "I",
                "left": "2",
                "right": "0"
              },
              "AWBURST": {
                "physical_name": "PLP_S_AXI_DATA_H2C_02_awburst",
                "direction": "I",
                "left": "1",
                "right": "0"
              },
              "AWLOCK": {
                "physical_name": "PLP_S_AXI_DATA_H2C_02_awlock",
                "direction": "I",
                "left": "0",
                "right": "0"
              },
              "AWCACHE": {
                "physical_name": "PLP_S_AXI_DATA_H2C_02_awcache",
                "direction": "I",
                "left": "3",
                "right": "0"
              },
              "AWPROT": {
                "physical_name": "PLP_S_AXI_DATA_H2C_02_awprot",
                "direction": "I",
                "left": "2",
                "right": "0"
              },
              "AWQOS": {
                "physical_name": "PLP_S_AXI_DATA_H2C_02_awqos",
                "direction": "I",
                "left": "3",
                "right": "0"
              },
              "AWVALID": {
                "physical_name": "PLP_S_AXI_DATA_H2C_02_awvalid",
                "direction": "I",
                "left": "0",
                "right": "0"
              },
              "AWREADY": {
                "physical_name": "PLP_S_AXI_DATA_H2C_02_awready",
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "WDATA": {
                "physical_name": "PLP_S_AXI_DATA_H2C_02_wdata",
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "WSTRB": {
                "physical_name": "PLP_S_AXI_DATA_H2C_02_wstrb",
                "direction": "I",
                "left": "3",
                "right": "0"
              },
              "WLAST": {
                "physical_name": "PLP_S_AXI_DATA_H2C_02_wlast",
                "direction": "I",
                "left": "0",
                "right": "0"
              },
              "WVALID": {
                "physical_name": "PLP_S_AXI_DATA_H2C_02_wvalid",
                "direction": "I",
                "left": "0",
                "right": "0"
              },
              "WREADY": {
                "physical_name": "PLP_S_AXI_DATA_H2C_02_wready",
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "BID": {
                "physical_name": "PLP_S_AXI_DATA_H2C_02_bid",
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "BRESP": {
                "physical_name": "PLP_S_AXI_DATA_H2C_02_bresp",
                "direction": "O",
                "left": "1",
                "right": "0"
              },
              "BVALID": {
                "physical_name": "PLP_S_AXI_DATA_H2C_02_bvalid",
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "BREADY": {
                "physical_name": "PLP_S_AXI_DATA_H2C_02_bready",
                "direction": "I",
                "left": "0",
                "right": "0"
              },
              "ARID": {
                "physical_name": "PLP_S_AXI_DATA_H2C_02_arid",
                "direction": "I",
                "left": "0",
                "right": "0"
              },
              "ARADDR": {
                "physical_name": "PLP_S_AXI_DATA_H2C_02_araddr",
                "direction": "I",
                "left": "63",
                "right": "0"
              },
              "ARLEN": {
                "physical_name": "PLP_S_AXI_DATA_H2C_02_arlen",
                "direction": "I",
                "left": "7",
                "right": "0"
              },
              "ARSIZE": {
                "physical_name": "PLP_S_AXI_DATA_H2C_02_arsize",
                "direction": "I",
                "left": "2",
                "right": "0"
              },
              "ARBURST": {
                "physical_name": "PLP_S_AXI_DATA_H2C_02_arburst",
                "direction": "I",
                "left": "1",
                "right": "0"
              },
              "ARLOCK": {
                "physical_name": "PLP_S_AXI_DATA_H2C_02_arlock",
                "direction": "I",
                "left": "0",
                "right": "0"
              },
              "ARCACHE": {
                "physical_name": "PLP_S_AXI_DATA_H2C_02_arcache",
                "direction": "I",
                "left": "3",
                "right": "0"
              },
              "ARPROT": {
                "physical_name": "PLP_S_AXI_DATA_H2C_02_arprot",
                "direction": "I",
                "left": "2",
                "right": "0"
              },
              "ARQOS": {
                "physical_name": "PLP_S_AXI_DATA_H2C_02_arqos",
                "direction": "I",
                "left": "3",
                "right": "0"
              },
              "ARVALID": {
                "physical_name": "PLP_S_AXI_DATA_H2C_02_arvalid",
                "direction": "I",
                "left": "0",
                "right": "0"
              },
              "ARREADY": {
                "physical_name": "PLP_S_AXI_DATA_H2C_02_arready",
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "RID": {
                "physical_name": "PLP_S_AXI_DATA_H2C_02_rid",
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "RDATA": {
                "physical_name": "PLP_S_AXI_DATA_H2C_02_rdata",
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "RRESP": {
                "physical_name": "PLP_S_AXI_DATA_H2C_02_rresp",
                "direction": "O",
                "left": "1",
                "right": "0"
              },
              "RLAST": {
                "physical_name": "PLP_S_AXI_DATA_H2C_02_rlast",
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "RVALID": {
                "physical_name": "PLP_S_AXI_DATA_H2C_02_rvalid",
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "RREADY": {
                "physical_name": "PLP_S_AXI_DATA_H2C_02_rready",
                "direction": "I",
                "left": "0",
                "right": "0"
              }
            }
          },
          "PLP_S_AXI_DATA_H2C_03": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "DATA_WIDTH": {
                "value": "32",
                "value_src": "constant"
              },
              "PROTOCOL": {
                "value": "AXI4",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "300000000",
                "value_src": "constant"
              },
              "ID_WIDTH": {
                "value": "1",
                "value_src": "constant"
              },
              "ADDR_WIDTH": {
                "value": "64",
                "value_src": "constant"
              },
              "AWUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "ARUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "WUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "RUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "BUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "READ_WRITE_MODE": {
                "value": "READ_WRITE",
                "value_src": "constant"
              },
              "HAS_BURST": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_LOCK": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_PROT": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_CACHE": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_QOS": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_REGION": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_WSTRB": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_BRESP": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_RRESP": {
                "value": "1",
                "value_src": "constant"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "1",
                "value_src": "constant"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "2",
                "value_src": "constant"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "2",
                "value_src": "constant"
              },
              "MAX_BURST_LENGTH": {
                "value": "256",
                "value_src": "constant"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "constant"
              },
              "CLK_DOMAIN": {
                "value": "pfm_top_dma_pcie_clk_0_clk",
                "value_src": "default_prop"
              },
              "NUM_READ_THREADS": {
                "value": "1",
                "value_src": "constant"
              },
              "NUM_WRITE_THREADS": {
                "value": "1",
                "value_src": "constant"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0",
                "value_src": "constant"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0",
                "value_src": "constant"
              },
              "INSERT_VIP": {
                "value": "0",
                "value_src": "constant"
              }
            },
            "memory_map_ref": "PLP_S_AXI_DATA_H2C_03",
            "port_maps": {
              "AWID": {
                "physical_name": "PLP_S_AXI_DATA_H2C_03_awid",
                "direction": "I",
                "left": "0",
                "right": "0"
              },
              "AWADDR": {
                "physical_name": "PLP_S_AXI_DATA_H2C_03_awaddr",
                "direction": "I",
                "left": "63",
                "right": "0"
              },
              "AWLEN": {
                "physical_name": "PLP_S_AXI_DATA_H2C_03_awlen",
                "direction": "I",
                "left": "7",
                "right": "0"
              },
              "AWSIZE": {
                "physical_name": "PLP_S_AXI_DATA_H2C_03_awsize",
                "direction": "I",
                "left": "2",
                "right": "0"
              },
              "AWBURST": {
                "physical_name": "PLP_S_AXI_DATA_H2C_03_awburst",
                "direction": "I",
                "left": "1",
                "right": "0"
              },
              "AWLOCK": {
                "physical_name": "PLP_S_AXI_DATA_H2C_03_awlock",
                "direction": "I",
                "left": "0",
                "right": "0"
              },
              "AWCACHE": {
                "physical_name": "PLP_S_AXI_DATA_H2C_03_awcache",
                "direction": "I",
                "left": "3",
                "right": "0"
              },
              "AWPROT": {
                "physical_name": "PLP_S_AXI_DATA_H2C_03_awprot",
                "direction": "I",
                "left": "2",
                "right": "0"
              },
              "AWQOS": {
                "physical_name": "PLP_S_AXI_DATA_H2C_03_awqos",
                "direction": "I",
                "left": "3",
                "right": "0"
              },
              "AWVALID": {
                "physical_name": "PLP_S_AXI_DATA_H2C_03_awvalid",
                "direction": "I",
                "left": "0",
                "right": "0"
              },
              "AWREADY": {
                "physical_name": "PLP_S_AXI_DATA_H2C_03_awready",
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "WDATA": {
                "physical_name": "PLP_S_AXI_DATA_H2C_03_wdata",
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "WSTRB": {
                "physical_name": "PLP_S_AXI_DATA_H2C_03_wstrb",
                "direction": "I",
                "left": "3",
                "right": "0"
              },
              "WLAST": {
                "physical_name": "PLP_S_AXI_DATA_H2C_03_wlast",
                "direction": "I",
                "left": "0",
                "right": "0"
              },
              "WVALID": {
                "physical_name": "PLP_S_AXI_DATA_H2C_03_wvalid",
                "direction": "I",
                "left": "0",
                "right": "0"
              },
              "WREADY": {
                "physical_name": "PLP_S_AXI_DATA_H2C_03_wready",
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "BID": {
                "physical_name": "PLP_S_AXI_DATA_H2C_03_bid",
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "BRESP": {
                "physical_name": "PLP_S_AXI_DATA_H2C_03_bresp",
                "direction": "O",
                "left": "1",
                "right": "0"
              },
              "BVALID": {
                "physical_name": "PLP_S_AXI_DATA_H2C_03_bvalid",
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "BREADY": {
                "physical_name": "PLP_S_AXI_DATA_H2C_03_bready",
                "direction": "I",
                "left": "0",
                "right": "0"
              },
              "ARID": {
                "physical_name": "PLP_S_AXI_DATA_H2C_03_arid",
                "direction": "I",
                "left": "0",
                "right": "0"
              },
              "ARADDR": {
                "physical_name": "PLP_S_AXI_DATA_H2C_03_araddr",
                "direction": "I",
                "left": "63",
                "right": "0"
              },
              "ARLEN": {
                "physical_name": "PLP_S_AXI_DATA_H2C_03_arlen",
                "direction": "I",
                "left": "7",
                "right": "0"
              },
              "ARSIZE": {
                "physical_name": "PLP_S_AXI_DATA_H2C_03_arsize",
                "direction": "I",
                "left": "2",
                "right": "0"
              },
              "ARBURST": {
                "physical_name": "PLP_S_AXI_DATA_H2C_03_arburst",
                "direction": "I",
                "left": "1",
                "right": "0"
              },
              "ARLOCK": {
                "physical_name": "PLP_S_AXI_DATA_H2C_03_arlock",
                "direction": "I",
                "left": "0",
                "right": "0"
              },
              "ARCACHE": {
                "physical_name": "PLP_S_AXI_DATA_H2C_03_arcache",
                "direction": "I",
                "left": "3",
                "right": "0"
              },
              "ARPROT": {
                "physical_name": "PLP_S_AXI_DATA_H2C_03_arprot",
                "direction": "I",
                "left": "2",
                "right": "0"
              },
              "ARQOS": {
                "physical_name": "PLP_S_AXI_DATA_H2C_03_arqos",
                "direction": "I",
                "left": "3",
                "right": "0"
              },
              "ARVALID": {
                "physical_name": "PLP_S_AXI_DATA_H2C_03_arvalid",
                "direction": "I",
                "left": "0",
                "right": "0"
              },
              "ARREADY": {
                "physical_name": "PLP_S_AXI_DATA_H2C_03_arready",
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "RID": {
                "physical_name": "PLP_S_AXI_DATA_H2C_03_rid",
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "RDATA": {
                "physical_name": "PLP_S_AXI_DATA_H2C_03_rdata",
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "RRESP": {
                "physical_name": "PLP_S_AXI_DATA_H2C_03_rresp",
                "direction": "O",
                "left": "1",
                "right": "0"
              },
              "RLAST": {
                "physical_name": "PLP_S_AXI_DATA_H2C_03_rlast",
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "RVALID": {
                "physical_name": "PLP_S_AXI_DATA_H2C_03_rvalid",
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "RREADY": {
                "physical_name": "PLP_S_AXI_DATA_H2C_03_rready",
                "direction": "I",
                "left": "0",
                "right": "0"
              }
            }
          },
          "PLP_S_AXI_CTRL_USER_00": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "DATA_WIDTH": {
                "value": "32",
                "value_src": "constant"
              },
              "PROTOCOL": {
                "value": "AXI4LITE",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "300000000",
                "value_src": "constant"
              },
              "ID_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "ADDR_WIDTH": {
                "value": "64",
                "value_src": "constant"
              },
              "AWUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "ARUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "WUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "RUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "BUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "READ_WRITE_MODE": {
                "value": "READ_WRITE",
                "value_src": "constant"
              },
              "HAS_BURST": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_LOCK": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_PROT": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_CACHE": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_QOS": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_REGION": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_WSTRB": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_BRESP": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_RRESP": {
                "value": "1",
                "value_src": "constant"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0",
                "value_src": "constant"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "2",
                "value_src": "constant"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "2",
                "value_src": "constant"
              },
              "MAX_BURST_LENGTH": {
                "value": "1",
                "value_src": "constant"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "constant"
              },
              "CLK_DOMAIN": {
                "value": "pfm_top_dma_pcie_clk_0_clk",
                "value_src": "default_prop"
              },
              "NUM_READ_THREADS": {
                "value": "1",
                "value_src": "constant"
              },
              "NUM_WRITE_THREADS": {
                "value": "1",
                "value_src": "constant"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0",
                "value_src": "constant"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0",
                "value_src": "constant"
              },
              "INSERT_VIP": {
                "value": "0",
                "value_src": "constant"
              }
            },
            "memory_map_ref": "PLP_S_AXI_CTRL_USER_00",
            "port_maps": {
              "AWADDR": {
                "physical_name": "PLP_S_AXI_CTRL_USER_00_awaddr",
                "direction": "I",
                "left": "63",
                "right": "0"
              },
              "AWPROT": {
                "physical_name": "PLP_S_AXI_CTRL_USER_00_awprot",
                "direction": "I",
                "left": "2",
                "right": "0"
              },
              "AWVALID": {
                "physical_name": "PLP_S_AXI_CTRL_USER_00_awvalid",
                "direction": "I",
                "left": "0",
                "right": "0"
              },
              "AWREADY": {
                "physical_name": "PLP_S_AXI_CTRL_USER_00_awready",
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "WDATA": {
                "physical_name": "PLP_S_AXI_CTRL_USER_00_wdata",
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "WSTRB": {
                "physical_name": "PLP_S_AXI_CTRL_USER_00_wstrb",
                "direction": "I",
                "left": "3",
                "right": "0"
              },
              "WVALID": {
                "physical_name": "PLP_S_AXI_CTRL_USER_00_wvalid",
                "direction": "I",
                "left": "0",
                "right": "0"
              },
              "WREADY": {
                "physical_name": "PLP_S_AXI_CTRL_USER_00_wready",
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "BRESP": {
                "physical_name": "PLP_S_AXI_CTRL_USER_00_bresp",
                "direction": "O",
                "left": "1",
                "right": "0"
              },
              "BVALID": {
                "physical_name": "PLP_S_AXI_CTRL_USER_00_bvalid",
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "BREADY": {
                "physical_name": "PLP_S_AXI_CTRL_USER_00_bready",
                "direction": "I",
                "left": "0",
                "right": "0"
              },
              "ARADDR": {
                "physical_name": "PLP_S_AXI_CTRL_USER_00_araddr",
                "direction": "I",
                "left": "63",
                "right": "0"
              },
              "ARPROT": {
                "physical_name": "PLP_S_AXI_CTRL_USER_00_arprot",
                "direction": "I",
                "left": "2",
                "right": "0"
              },
              "ARVALID": {
                "physical_name": "PLP_S_AXI_CTRL_USER_00_arvalid",
                "direction": "I",
                "left": "0",
                "right": "0"
              },
              "ARREADY": {
                "physical_name": "PLP_S_AXI_CTRL_USER_00_arready",
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "RDATA": {
                "physical_name": "PLP_S_AXI_CTRL_USER_00_rdata",
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "RRESP": {
                "physical_name": "PLP_S_AXI_CTRL_USER_00_rresp",
                "direction": "O",
                "left": "1",
                "right": "0"
              },
              "RVALID": {
                "physical_name": "PLP_S_AXI_CTRL_USER_00_rvalid",
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "RREADY": {
                "physical_name": "PLP_S_AXI_CTRL_USER_00_rready",
                "direction": "I",
                "left": "0",
                "right": "0"
              }
            }
          },
          "PLP_S_AXI_CTRL_USER_01": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "DATA_WIDTH": {
                "value": "32",
                "value_src": "constant"
              },
              "PROTOCOL": {
                "value": "AXI4LITE",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "300000000",
                "value_src": "constant"
              },
              "ID_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "ADDR_WIDTH": {
                "value": "64",
                "value_src": "constant"
              },
              "AWUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "ARUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "WUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "RUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "BUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "READ_WRITE_MODE": {
                "value": "READ_WRITE",
                "value_src": "constant"
              },
              "HAS_BURST": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_LOCK": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_PROT": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_CACHE": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_QOS": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_REGION": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_WSTRB": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_BRESP": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_RRESP": {
                "value": "1",
                "value_src": "constant"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0",
                "value_src": "constant"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "2",
                "value_src": "constant"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "2",
                "value_src": "constant"
              },
              "MAX_BURST_LENGTH": {
                "value": "1",
                "value_src": "constant"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "constant"
              },
              "CLK_DOMAIN": {
                "value": "pfm_top_dma_pcie_clk_0_clk",
                "value_src": "default_prop"
              },
              "NUM_READ_THREADS": {
                "value": "1",
                "value_src": "constant"
              },
              "NUM_WRITE_THREADS": {
                "value": "1",
                "value_src": "constant"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0",
                "value_src": "constant"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0",
                "value_src": "constant"
              },
              "INSERT_VIP": {
                "value": "0",
                "value_src": "constant"
              }
            },
            "memory_map_ref": "PLP_S_AXI_CTRL_USER_01",
            "port_maps": {
              "ARADDR": {
                "physical_name": "PLP_S_AXI_CTRL_USER_01_araddr",
                "direction": "I",
                "left": "63",
                "right": "0"
              },
              "ARREADY": {
                "physical_name": "PLP_S_AXI_CTRL_USER_01_arready",
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "ARVALID": {
                "physical_name": "PLP_S_AXI_CTRL_USER_01_arvalid",
                "direction": "I",
                "left": "0",
                "right": "0"
              },
              "AWADDR": {
                "physical_name": "PLP_S_AXI_CTRL_USER_01_awaddr",
                "direction": "I",
                "left": "63",
                "right": "0"
              },
              "AWREADY": {
                "physical_name": "PLP_S_AXI_CTRL_USER_01_awready",
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "AWVALID": {
                "physical_name": "PLP_S_AXI_CTRL_USER_01_awvalid",
                "direction": "I",
                "left": "0",
                "right": "0"
              },
              "BREADY": {
                "physical_name": "PLP_S_AXI_CTRL_USER_01_bready",
                "direction": "I",
                "left": "0",
                "right": "0"
              },
              "BRESP": {
                "physical_name": "PLP_S_AXI_CTRL_USER_01_bresp",
                "direction": "O",
                "left": "1",
                "right": "0"
              },
              "BVALID": {
                "physical_name": "PLP_S_AXI_CTRL_USER_01_bvalid",
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "RDATA": {
                "physical_name": "PLP_S_AXI_CTRL_USER_01_rdata",
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "RREADY": {
                "physical_name": "PLP_S_AXI_CTRL_USER_01_rready",
                "direction": "I",
                "left": "0",
                "right": "0"
              },
              "RRESP": {
                "physical_name": "PLP_S_AXI_CTRL_USER_01_rresp",
                "direction": "O",
                "left": "1",
                "right": "0"
              },
              "RVALID": {
                "physical_name": "PLP_S_AXI_CTRL_USER_01_rvalid",
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "WDATA": {
                "physical_name": "PLP_S_AXI_CTRL_USER_01_wdata",
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "WREADY": {
                "physical_name": "PLP_S_AXI_CTRL_USER_01_wready",
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "WSTRB": {
                "physical_name": "PLP_S_AXI_CTRL_USER_01_wstrb",
                "direction": "I",
                "left": "3",
                "right": "0"
              },
              "WVALID": {
                "physical_name": "PLP_S_AXI_CTRL_USER_01_wvalid",
                "direction": "I",
                "left": "0",
                "right": "0"
              },
              "ARPROT": {
                "physical_name": "PLP_S_AXI_CTRL_USER_01_arprot",
                "direction": "I",
                "left": "2",
                "right": "0"
              },
              "AWPROT": {
                "physical_name": "PLP_S_AXI_CTRL_USER_01_awprot",
                "direction": "I",
                "left": "2",
                "right": "0"
              }
            }
          },
          "PLP_S_AXI_CTRL_USER_02": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "DATA_WIDTH": {
                "value": "32",
                "value_src": "constant"
              },
              "PROTOCOL": {
                "value": "AXI4LITE",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "300000000",
                "value_src": "constant"
              },
              "ID_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "ADDR_WIDTH": {
                "value": "64",
                "value_src": "constant"
              },
              "AWUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "ARUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "WUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "RUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "BUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "READ_WRITE_MODE": {
                "value": "READ_WRITE",
                "value_src": "constant"
              },
              "HAS_BURST": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_LOCK": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_PROT": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_CACHE": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_QOS": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_REGION": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_WSTRB": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_BRESP": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_RRESP": {
                "value": "1",
                "value_src": "constant"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0",
                "value_src": "constant"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "2",
                "value_src": "constant"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "2",
                "value_src": "constant"
              },
              "MAX_BURST_LENGTH": {
                "value": "1",
                "value_src": "constant"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "constant"
              },
              "CLK_DOMAIN": {
                "value": "pfm_top_dma_pcie_clk_0_clk",
                "value_src": "default_prop"
              },
              "NUM_READ_THREADS": {
                "value": "1",
                "value_src": "constant"
              },
              "NUM_WRITE_THREADS": {
                "value": "1",
                "value_src": "constant"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0",
                "value_src": "constant"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0",
                "value_src": "constant"
              },
              "INSERT_VIP": {
                "value": "0",
                "value_src": "constant"
              }
            },
            "memory_map_ref": "PLP_S_AXI_CTRL_USER_02",
            "port_maps": {
              "ARADDR": {
                "physical_name": "PLP_S_AXI_CTRL_USER_02_araddr",
                "direction": "I",
                "left": "8",
                "right": "0"
              },
              "ARREADY": {
                "physical_name": "PLP_S_AXI_CTRL_USER_02_arready",
                "direction": "O"
              },
              "ARVALID": {
                "physical_name": "PLP_S_AXI_CTRL_USER_02_arvalid",
                "direction": "I"
              },
              "AWADDR": {
                "physical_name": "PLP_S_AXI_CTRL_USER_02_awaddr",
                "direction": "I",
                "left": "8",
                "right": "0"
              },
              "AWREADY": {
                "physical_name": "PLP_S_AXI_CTRL_USER_02_awready",
                "direction": "O"
              },
              "AWVALID": {
                "physical_name": "PLP_S_AXI_CTRL_USER_02_awvalid",
                "direction": "I"
              },
              "BREADY": {
                "physical_name": "PLP_S_AXI_CTRL_USER_02_bready",
                "direction": "I"
              },
              "BRESP": {
                "physical_name": "PLP_S_AXI_CTRL_USER_02_bresp",
                "direction": "O",
                "left": "1",
                "right": "0"
              },
              "BVALID": {
                "physical_name": "PLP_S_AXI_CTRL_USER_02_bvalid",
                "direction": "O"
              },
              "RDATA": {
                "physical_name": "PLP_S_AXI_CTRL_USER_02_rdata",
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "RREADY": {
                "physical_name": "PLP_S_AXI_CTRL_USER_02_rready",
                "direction": "I"
              },
              "RRESP": {
                "physical_name": "PLP_S_AXI_CTRL_USER_02_rresp",
                "direction": "O",
                "left": "1",
                "right": "0"
              },
              "RVALID": {
                "physical_name": "PLP_S_AXI_CTRL_USER_02_rvalid",
                "direction": "O"
              },
              "WDATA": {
                "physical_name": "PLP_S_AXI_CTRL_USER_02_wdata",
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "WREADY": {
                "physical_name": "PLP_S_AXI_CTRL_USER_02_wready",
                "direction": "O"
              },
              "WSTRB": {
                "physical_name": "PLP_S_AXI_CTRL_USER_02_wstrb",
                "direction": "I",
                "left": "3",
                "right": "0"
              },
              "WVALID": {
                "physical_name": "PLP_S_AXI_CTRL_USER_02_wvalid",
                "direction": "I"
              }
            }
          },
          "PLP_S_AXI_CTRL_USER_03": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "DATA_WIDTH": {
                "value": "32",
                "value_src": "constant"
              },
              "PROTOCOL": {
                "value": "AXI4LITE",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "300000000",
                "value_src": "constant"
              },
              "ID_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "ADDR_WIDTH": {
                "value": "64",
                "value_src": "constant"
              },
              "AWUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "ARUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "WUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "RUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "BUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "READ_WRITE_MODE": {
                "value": "READ_WRITE",
                "value_src": "constant"
              },
              "HAS_BURST": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_LOCK": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_PROT": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_CACHE": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_QOS": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_REGION": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_WSTRB": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_BRESP": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_RRESP": {
                "value": "1",
                "value_src": "constant"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0",
                "value_src": "constant"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "2",
                "value_src": "constant"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "2",
                "value_src": "constant"
              },
              "MAX_BURST_LENGTH": {
                "value": "1",
                "value_src": "constant"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "constant"
              },
              "CLK_DOMAIN": {
                "value": "pfm_top_dma_pcie_clk_0_clk",
                "value_src": "default_prop"
              },
              "NUM_READ_THREADS": {
                "value": "1",
                "value_src": "constant"
              },
              "NUM_WRITE_THREADS": {
                "value": "1",
                "value_src": "constant"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0",
                "value_src": "constant"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0",
                "value_src": "constant"
              },
              "INSERT_VIP": {
                "value": "0",
                "value_src": "constant"
              }
            },
            "memory_map_ref": "PLP_S_AXI_CTRL_USER_03",
            "port_maps": {
              "ARADDR": {
                "physical_name": "PLP_S_AXI_CTRL_USER_03_araddr",
                "direction": "I",
                "left": "8",
                "right": "0"
              },
              "ARREADY": {
                "physical_name": "PLP_S_AXI_CTRL_USER_03_arready",
                "direction": "O"
              },
              "ARVALID": {
                "physical_name": "PLP_S_AXI_CTRL_USER_03_arvalid",
                "direction": "I"
              },
              "AWADDR": {
                "physical_name": "PLP_S_AXI_CTRL_USER_03_awaddr",
                "direction": "I",
                "left": "8",
                "right": "0"
              },
              "AWREADY": {
                "physical_name": "PLP_S_AXI_CTRL_USER_03_awready",
                "direction": "O"
              },
              "AWVALID": {
                "physical_name": "PLP_S_AXI_CTRL_USER_03_awvalid",
                "direction": "I"
              },
              "BREADY": {
                "physical_name": "PLP_S_AXI_CTRL_USER_03_bready",
                "direction": "I"
              },
              "BRESP": {
                "physical_name": "PLP_S_AXI_CTRL_USER_03_bresp",
                "direction": "O",
                "left": "1",
                "right": "0"
              },
              "BVALID": {
                "physical_name": "PLP_S_AXI_CTRL_USER_03_bvalid",
                "direction": "O"
              },
              "RDATA": {
                "physical_name": "PLP_S_AXI_CTRL_USER_03_rdata",
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "RREADY": {
                "physical_name": "PLP_S_AXI_CTRL_USER_03_rready",
                "direction": "I"
              },
              "RRESP": {
                "physical_name": "PLP_S_AXI_CTRL_USER_03_rresp",
                "direction": "O",
                "left": "1",
                "right": "0"
              },
              "RVALID": {
                "physical_name": "PLP_S_AXI_CTRL_USER_03_rvalid",
                "direction": "O"
              },
              "WDATA": {
                "physical_name": "PLP_S_AXI_CTRL_USER_03_wdata",
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "WREADY": {
                "physical_name": "PLP_S_AXI_CTRL_USER_03_wready",
                "direction": "O"
              },
              "WSTRB": {
                "physical_name": "PLP_S_AXI_CTRL_USER_03_wstrb",
                "direction": "I",
                "left": "3",
                "right": "0"
              },
              "WVALID": {
                "physical_name": "PLP_S_AXI_CTRL_USER_03_wvalid",
                "direction": "I"
              }
            }
          },
          "S_AXI_CTRL_0": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "DATA_WIDTH": {
                "value": "32",
                "value_src": "constant"
              },
              "PROTOCOL": {
                "value": "AXI4LITE",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "300000000",
                "value_src": "constant"
              },
              "ID_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "ADDR_WIDTH": {
                "value": "32",
                "value_src": "constant"
              },
              "AWUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "ARUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "WUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "RUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "BUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "READ_WRITE_MODE": {
                "value": "READ_WRITE",
                "value_src": "constant"
              },
              "HAS_BURST": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_LOCK": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_PROT": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_CACHE": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_QOS": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_REGION": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_WSTRB": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_BRESP": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_RRESP": {
                "value": "1",
                "value_src": "constant"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0",
                "value_src": "constant"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "1",
                "value_src": "constant"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "1",
                "value_src": "constant"
              },
              "MAX_BURST_LENGTH": {
                "value": "1",
                "value_src": "constant"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "constant"
              },
              "CLK_DOMAIN": {
                "value": "pfm_top_dma_pcie_clk_0_clk",
                "value_src": "default_prop"
              },
              "NUM_READ_THREADS": {
                "value": "1",
                "value_src": "constant"
              },
              "NUM_WRITE_THREADS": {
                "value": "1",
                "value_src": "constant"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0",
                "value_src": "constant"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0",
                "value_src": "constant"
              },
              "INSERT_VIP": {
                "value": "0",
                "value_src": "constant"
              }
            },
            "memory_map_ref": "S_AXI_CTRL_0",
            "port_maps": {
              "AWADDR": {
                "physical_name": "S_AXI_CTRL_0_awaddr",
                "direction": "I",
                "left": "30",
                "right": "0"
              },
              "AWPROT": {
                "physical_name": "S_AXI_CTRL_0_awprot",
                "direction": "I",
                "left": "2",
                "right": "0"
              },
              "AWVALID": {
                "physical_name": "S_AXI_CTRL_0_awvalid",
                "direction": "I",
                "left": "0",
                "right": "0"
              },
              "AWREADY": {
                "physical_name": "S_AXI_CTRL_0_awready",
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "WDATA": {
                "physical_name": "S_AXI_CTRL_0_wdata",
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "WSTRB": {
                "physical_name": "S_AXI_CTRL_0_wstrb",
                "direction": "I",
                "left": "3",
                "right": "0"
              },
              "WVALID": {
                "physical_name": "S_AXI_CTRL_0_wvalid",
                "direction": "I",
                "left": "0",
                "right": "0"
              },
              "WREADY": {
                "physical_name": "S_AXI_CTRL_0_wready",
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "BRESP": {
                "physical_name": "S_AXI_CTRL_0_bresp",
                "direction": "O",
                "left": "1",
                "right": "0"
              },
              "BVALID": {
                "physical_name": "S_AXI_CTRL_0_bvalid",
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "BREADY": {
                "physical_name": "S_AXI_CTRL_0_bready",
                "direction": "I",
                "left": "0",
                "right": "0"
              },
              "ARADDR": {
                "physical_name": "S_AXI_CTRL_0_araddr",
                "direction": "I",
                "left": "30",
                "right": "0"
              },
              "ARPROT": {
                "physical_name": "S_AXI_CTRL_0_arprot",
                "direction": "I",
                "left": "2",
                "right": "0"
              },
              "ARVALID": {
                "physical_name": "S_AXI_CTRL_0_arvalid",
                "direction": "I",
                "left": "0",
                "right": "0"
              },
              "ARREADY": {
                "physical_name": "S_AXI_CTRL_0_arready",
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "RDATA": {
                "physical_name": "S_AXI_CTRL_0_rdata",
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "RRESP": {
                "physical_name": "S_AXI_CTRL_0_rresp",
                "direction": "O",
                "left": "1",
                "right": "0"
              },
              "RVALID": {
                "physical_name": "S_AXI_CTRL_0_rvalid",
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "RREADY": {
                "physical_name": "S_AXI_CTRL_0_rready",
                "direction": "I",
                "left": "0",
                "right": "0"
              }
            }
          },
          "DDR4_MEM00_0": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:ddr4:1.0",
            "vlnv": "xilinx.com:interface:ddr4_rtl:1.0",
            "parameters": {
              "CAN_DEBUG": {
                "value": "false",
                "value_src": "constant"
              },
              "TIMEPERIOD_PS": {
                "value": "1250",
                "value_src": "constant"
              },
              "MEMORY_TYPE": {
                "value": "COMPONENTS",
                "value_src": "constant"
              },
              "MEMORY_PART": {
                "value": "MTA18ASF2G72PZ-2G3",
                "value_src": "constant"
              },
              "DATA_WIDTH": {
                "value": "8",
                "value_src": "constant"
              },
              "CS_ENABLED": {
                "value": "true",
                "value_src": "constant"
              },
              "DATA_MASK_ENABLED": {
                "value": "true",
                "value_src": "constant"
              },
              "SLOT": {
                "value": "Single",
                "value_src": "constant"
              },
              "CUSTOM_PARTS": {
                "value": "no_file_loaded",
                "value_src": "constant"
              },
              "MEM_ADDR_MAP": {
                "value": "ROW_COLUMN_BANK",
                "value_src": "constant"
              },
              "BURST_LENGTH": {
                "value": "8",
                "value_src": "constant"
              },
              "AXI_ARBITRATION_SCHEME": {
                "value": "TDM",
                "value_src": "constant"
              },
              "CAS_LATENCY": {
                "value": "11",
                "value_src": "constant"
              },
              "CAS_WRITE_LATENCY": {
                "value": "11",
                "value_src": "constant"
              }
            },
            "port_maps": {
              "DQ": {
                "physical_name": "DDR4_MEM00_0_dq",
                "direction": "IO",
                "left": "63",
                "right": "0"
              },
              "DQS_T": {
                "physical_name": "DDR4_MEM00_0_dqs_t",
                "direction": "IO",
                "left": "7",
                "right": "0"
              },
              "DQS_C": {
                "physical_name": "DDR4_MEM00_0_dqs_c",
                "direction": "IO",
                "left": "7",
                "right": "0"
              },
              "ADR": {
                "physical_name": "DDR4_MEM00_0_adr",
                "direction": "O",
                "left": "12",
                "right": "0"
              },
              "BA": {
                "physical_name": "DDR4_MEM00_0_ba",
                "direction": "O",
                "left": "2",
                "right": "0"
              },
              "BG": {
                "physical_name": "DDR4_MEM00_0_bg",
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "ACT_N": {
                "physical_name": "DDR4_MEM00_0_act_n",
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "RESET_N": {
                "physical_name": "DDR4_MEM00_0_reset_n",
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "CK_T": {
                "physical_name": "DDR4_MEM00_0_ck_t",
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "CK_C": {
                "physical_name": "DDR4_MEM00_0_ck_c",
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "CKE": {
                "physical_name": "DDR4_MEM00_0_cke",
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "CS_N": {
                "physical_name": "DDR4_MEM00_0_cs_n",
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "ODT": {
                "physical_name": "DDR4_MEM00_0_odt",
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "PAR": {
                "physical_name": "DDR4_MEM00_0_par",
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "ALERT_N": {
                "physical_name": "DDR4_MEM00_0_alert_n",
                "direction": "I",
                "left": "0",
                "right": "0"
              },
              "C_ID": {
                "physical_name": "DDR4_MEM00_0_c_id",
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "DM_N": {
                "physical_name": "DDR4_MEM00_0_dm_n",
                "direction": "IO",
                "left": "7",
                "right": "0"
              }
            }
          },
          "DDR4_MEM01_0": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:ddr4:1.0",
            "vlnv": "xilinx.com:interface:ddr4_rtl:1.0",
            "parameters": {
              "CAN_DEBUG": {
                "value": "false",
                "value_src": "constant"
              },
              "TIMEPERIOD_PS": {
                "value": "1250",
                "value_src": "constant"
              },
              "MEMORY_TYPE": {
                "value": "COMPONENTS",
                "value_src": "constant"
              },
              "MEMORY_PART": {
                "value": "MTA18ASF2G72PZ-2G3",
                "value_src": "constant"
              },
              "DATA_WIDTH": {
                "value": "8",
                "value_src": "constant"
              },
              "CS_ENABLED": {
                "value": "true",
                "value_src": "constant"
              },
              "DATA_MASK_ENABLED": {
                "value": "true",
                "value_src": "constant"
              },
              "SLOT": {
                "value": "Single",
                "value_src": "constant"
              },
              "CUSTOM_PARTS": {
                "value": "no_file_loaded",
                "value_src": "constant"
              },
              "MEM_ADDR_MAP": {
                "value": "ROW_COLUMN_BANK",
                "value_src": "constant"
              },
              "BURST_LENGTH": {
                "value": "8",
                "value_src": "constant"
              },
              "AXI_ARBITRATION_SCHEME": {
                "value": "TDM",
                "value_src": "constant"
              },
              "CAS_LATENCY": {
                "value": "11",
                "value_src": "constant"
              },
              "CAS_WRITE_LATENCY": {
                "value": "11",
                "value_src": "constant"
              }
            },
            "port_maps": {
              "DQ": {
                "physical_name": "DDR4_MEM01_0_dq",
                "direction": "IO",
                "left": "63",
                "right": "0"
              },
              "DQS_T": {
                "physical_name": "DDR4_MEM01_0_dqs_t",
                "direction": "IO",
                "left": "7",
                "right": "0"
              },
              "DQS_C": {
                "physical_name": "DDR4_MEM01_0_dqs_c",
                "direction": "IO",
                "left": "7",
                "right": "0"
              },
              "ADR": {
                "physical_name": "DDR4_MEM01_0_adr",
                "direction": "O",
                "left": "12",
                "right": "0"
              },
              "BA": {
                "physical_name": "DDR4_MEM01_0_ba",
                "direction": "O",
                "left": "2",
                "right": "0"
              },
              "BG": {
                "physical_name": "DDR4_MEM01_0_bg",
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "ACT_N": {
                "physical_name": "DDR4_MEM01_0_act_n",
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "RESET_N": {
                "physical_name": "DDR4_MEM01_0_reset_n",
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "CK_T": {
                "physical_name": "DDR4_MEM01_0_ck_t",
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "CK_C": {
                "physical_name": "DDR4_MEM01_0_ck_c",
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "CKE": {
                "physical_name": "DDR4_MEM01_0_cke",
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "CS_N": {
                "physical_name": "DDR4_MEM01_0_cs_n",
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "ODT": {
                "physical_name": "DDR4_MEM01_0_odt",
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "PAR": {
                "physical_name": "DDR4_MEM01_0_par",
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "ALERT_N": {
                "physical_name": "DDR4_MEM01_0_alert_n",
                "direction": "I",
                "left": "0",
                "right": "0"
              },
              "C_ID": {
                "physical_name": "DDR4_MEM01_0_c_id",
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "DM_N": {
                "physical_name": "DDR4_MEM01_0_dm_n",
                "direction": "IO",
                "left": "7",
                "right": "0"
              }
            }
          },
          "DDR4_MEM02_0": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:ddr4:1.0",
            "vlnv": "xilinx.com:interface:ddr4_rtl:1.0",
            "parameters": {
              "CAN_DEBUG": {
                "value": "false",
                "value_src": "constant"
              },
              "TIMEPERIOD_PS": {
                "value": "1250",
                "value_src": "constant"
              },
              "MEMORY_TYPE": {
                "value": "COMPONENTS",
                "value_src": "constant"
              },
              "MEMORY_PART": {
                "value": "MTA18ASF2G72PZ-2G3",
                "value_src": "constant"
              },
              "DATA_WIDTH": {
                "value": "8",
                "value_src": "constant"
              },
              "CS_ENABLED": {
                "value": "true",
                "value_src": "constant"
              },
              "DATA_MASK_ENABLED": {
                "value": "true",
                "value_src": "constant"
              },
              "SLOT": {
                "value": "Single",
                "value_src": "constant"
              },
              "CUSTOM_PARTS": {
                "value": "no_file_loaded",
                "value_src": "constant"
              },
              "MEM_ADDR_MAP": {
                "value": "ROW_COLUMN_BANK",
                "value_src": "constant"
              },
              "BURST_LENGTH": {
                "value": "8",
                "value_src": "constant"
              },
              "AXI_ARBITRATION_SCHEME": {
                "value": "TDM",
                "value_src": "constant"
              },
              "CAS_LATENCY": {
                "value": "11",
                "value_src": "constant"
              },
              "CAS_WRITE_LATENCY": {
                "value": "11",
                "value_src": "constant"
              }
            },
            "port_maps": {
              "DQ": {
                "physical_name": "DDR4_MEM02_0_dq",
                "direction": "IO",
                "left": "63",
                "right": "0"
              },
              "DQS_T": {
                "physical_name": "DDR4_MEM02_0_dqs_t",
                "direction": "IO",
                "left": "7",
                "right": "0"
              },
              "DQS_C": {
                "physical_name": "DDR4_MEM02_0_dqs_c",
                "direction": "IO",
                "left": "7",
                "right": "0"
              },
              "ADR": {
                "physical_name": "DDR4_MEM02_0_adr",
                "direction": "O",
                "left": "12",
                "right": "0"
              },
              "BA": {
                "physical_name": "DDR4_MEM02_0_ba",
                "direction": "O",
                "left": "2",
                "right": "0"
              },
              "BG": {
                "physical_name": "DDR4_MEM02_0_bg",
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "ACT_N": {
                "physical_name": "DDR4_MEM02_0_act_n",
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "RESET_N": {
                "physical_name": "DDR4_MEM02_0_reset_n",
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "CK_T": {
                "physical_name": "DDR4_MEM02_0_ck_t",
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "CK_C": {
                "physical_name": "DDR4_MEM02_0_ck_c",
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "CKE": {
                "physical_name": "DDR4_MEM02_0_cke",
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "CS_N": {
                "physical_name": "DDR4_MEM02_0_cs_n",
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "ODT": {
                "physical_name": "DDR4_MEM02_0_odt",
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "PAR": {
                "physical_name": "DDR4_MEM02_0_par",
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "ALERT_N": {
                "physical_name": "DDR4_MEM02_0_alert_n",
                "direction": "I",
                "left": "0",
                "right": "0"
              },
              "C_ID": {
                "physical_name": "DDR4_MEM02_0_c_id",
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "DM_N": {
                "physical_name": "DDR4_MEM02_0_dm_n",
                "direction": "IO",
                "left": "7",
                "right": "0"
              }
            }
          }
        },
        "ports": {
          "clkwiz_kernel2_clk_0": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "FREQ_HZ": {
                "value": "500000000",
                "value_src": "constant"
              },
              "FREQ_TOLERANCE_HZ": {
                "value": "0",
                "value_src": "constant"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "constant"
              },
              "CLK_DOMAIN": {
                "value": "pfm_top_kernel2_clk_0_clk",
                "value_src": "default_prop"
              },
              "INSERT_VIP": {
                "value": "0",
                "value_src": "constant"
              }
            }
          },
          "clkwiz_kernel_clk_0": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "FREQ_HZ": {
                "value": "300000000",
                "value_src": "constant"
              },
              "FREQ_TOLERANCE_HZ": {
                "value": "0",
                "value_src": "constant"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "constant"
              },
              "CLK_DOMAIN": {
                "value": "pfm_top_kernel_clk_0_clk",
                "value_src": "default_prop"
              },
              "INSERT_VIP": {
                "value": "0",
                "value_src": "constant"
              }
            }
          },
          "clkwiz_kernel2_rst_0": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "constant"
              },
              "INSERT_VIP": {
                "value": "0",
                "value_src": "constant"
              }
            }
          },
          "clkwiz_kernel_rst_0": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "constant"
              },
              "INSERT_VIP": {
                "value": "0",
                "value_src": "constant"
              }
            }
          },
          "dma_pcie_aclk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "FREQ_HZ": {
                "value": "300000000",
                "value_src": "constant"
              },
              "FREQ_TOLERANCE_HZ": {
                "value": "0",
                "value_src": "constant"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "constant"
              },
              "CLK_DOMAIN": {
                "value": "pfm_top_dma_pcie_clk_0_clk",
                "value_src": "default_prop"
              },
              "ASSOCIATED_BUSIF": {
                "value": "PLP_S_AXI_CTRL_USER_03:PLP_M_AXI_DATA_C2H_00:PLP_M_AXI_DATA_U2S_00:PLP_S_AXI_DATA_H2C_00:PLP_S_AXI_DATA_H2C_01:PLP_S_AXI_DATA_H2C_02:PLP_S_AXI_DATA_H2C_03:PLP_S_AXI_CTRL_USER_00:PLP_S_AXI_CTRL_USER_01:PLP_S_AXI_CTRL_USER_02:S_AXI_CTRL_0",
                "value_src": "constant"
              },
              "ASSOCIATED_RESET": {
                "value": "dma_pcie_arst",
                "value_src": "constant"
              },
              "INSERT_VIP": {
                "value": "0",
                "value_src": "constant"
              }
            }
          },
          "irq": {
            "type": "intr",
            "direction": "O",
            "left": "127",
            "right": "0",
            "parameters": {
              "SENSITIVITY": {
                "value": "NULL:NULL:NULL:NULL:NULL:NULL:NULL:NULL:NULL:NULL:NULL:NULL:NULL:NULL:NULL:NULL:NULL:NULL:NULL:NULL:NULL:NULL:NULL:NULL:NULL:NULL:NULL:NULL:NULL:NULL:NULL:NULL:NULL:LEVEL_HIGH:NULL",
                "value_src": "constant"
              },
              "PortWidth": {
                "value": "128",
                "value_src": "constant"
              }
            }
          },
          "dma_pcie_arst": {
            "type": "rst",
            "direction": "I",
            "left": "0",
            "right": "0",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "constant"
              },
              "INSERT_VIP": {
                "value": "0",
                "value_src": "constant"
              }
            }
          }
        },
        "addressing": {
          "memory_maps": {
            "PLP_S_AXI_CTRL_USER_00": {
              "address_blocks": {
                "Reg": {
                  "base_address": "0x1C000000",
                  "range": "16M",
                  "width": "29",
                  "usage": "register",
                  "bank_blocks": {
                    "SEG_axi_userpf_slr0_Reg;/slr0/to_delete_kernel_ctrl_0/S_AXI/Reg;xilinx.com:ip:axi_gpio:2.0;/slr0/to_delete_kernel_ctrl_0;S_AXI;NONE;NONE": {
                      "base_address": "0x1C000000",
                      "range": "4K",
                      "width": "12",
                      "usage": "register"
                    },
                    "SEG_dpa_hub_Reg;/System_DPA/dpa_hub/S_AXIFIFO/Reg;xilinx.com:ip:emulation_profiler_core:1.0;/System_DPA/dpa_hub;S_AXIFIFO;NONE;NONE": {
                      "base_address": "0x1C010000",
                      "range": "64K",
                      "width": "16",
                      "usage": "register"
                    },
                    "SEG_dpa_hub_Reg_1;/System_DPA/dpa_hub/S_AXIHUB/Reg;xilinx.com:ip:emulation_profiler_core:1.0;/System_DPA/dpa_hub;S_AXIHUB;NONE;NONE": {
                      "base_address": "0x1C020000",
                      "range": "64K",
                      "width": "16",
                      "usage": "register"
                    },
                    "SEG_dpa_mon0_Reg;/System_DPA/dpa_mon0/S_AXI/Reg;xilinx.com:ip:sim_accel_monitor:1.0;/System_DPA/dpa_mon0;S_AXI;NONE;NONE": {
                      "base_address": "0x1C030000",
                      "range": "64K",
                      "width": "16",
                      "usage": "register"
                    },
                    "SEG_dpa_mon1_Reg;/System_DPA/dpa_mon1/S_AXI/Reg;xilinx.com:ip:sim_aximm_perf_mon:1.0;/System_DPA/dpa_mon1;S_AXI;NONE;NONE": {
                      "base_address": "0x1C040000",
                      "range": "64K",
                      "width": "16",
                      "usage": "register"
                    }
                  }
                }
              }
            },
            "PLP_S_AXI_CTRL_USER_01": {
              "address_blocks": {
                "Reg": {
                  "base_address": "0x1D000000",
                  "range": "16M",
                  "width": "29",
                  "usage": "register",
                  "bank_blocks": {
                    "SEG_axi_userpf_slr1_Reg;/slr1/to_delete_kernel_ctrl_1/S_AXI/Reg;xilinx.com:ip:axi_gpio:2.0;/slr1/to_delete_kernel_ctrl_1;S_AXI;NONE;NONE": {
                      "base_address": "0x1D000000",
                      "range": "4K",
                      "width": "12",
                      "usage": "register"
                    },
                    "SEG_krnl_vadd_1_Reg;/krnl_vadd_1/s_axi_control/Reg;xilinx.com:hls:krnl_vadd:1.0;/krnl_vadd_1;s_axi_control;C_S_AXI_CONTROL_BASEADDR;C_S_AXI_CONTROL_HIGHADDR": {
                      "base_address": "0x1D010000",
                      "range": "64K",
                      "width": "16",
                      "usage": "register"
                    }
                  }
                }
              }
            },
            "PLP_S_AXI_CTRL_USER_02": {
              "address_blocks": {
                "Reg": {
                  "base_address": "0x1E000000",
                  "range": "16M",
                  "width": "29",
                  "usage": "register",
                  "bank_blocks": {
                    "SEG_axi_userpf_slr2_Reg;/slr2/to_delete_kernel_ctrl_2/S_AXI/Reg;xilinx.com:ip:axi_gpio:2.0;/slr2/to_delete_kernel_ctrl_2;S_AXI;NONE;NONE": {
                      "base_address": "0x1E000000",
                      "range": "4K",
                      "width": "12",
                      "usage": "register"
                    }
                  }
                }
              }
            },
            "PLP_S_AXI_CTRL_USER_03": {
              "address_blocks": {
                "Reg": {
                  "base_address": "0x1F000000",
                  "range": "16M",
                  "width": "29",
                  "usage": "register",
                  "bank_blocks": {
                    "SEG_axi_userpf_slr3_Reg;/slr3/to_delete_kernel_ctrl_3/S_AXI/Reg;xilinx.com:ip:axi_gpio:2.0;/slr3/to_delete_kernel_ctrl_3;S_AXI;NONE;NONE": {
                      "base_address": "0x1F000000",
                      "range": "4K",
                      "width": "12",
                      "usage": "register"
                    }
                  }
                }
              }
            },
            "PLP_S_AXI_DATA_H2C_00": {
              "address_blocks": {
                "Mem": {
                  "base_address": "0x0000000000",
                  "range": "512G",
                  "width": "39",
                  "usage": "memory",
                  "bank_blocks": {
                    "SEG_dpa_hub_S_AXIMM_BLOCK;/System_DPA/dpa_hub/S_AXIMM_MAP/S_AXIMM_BLOCK;xilinx.com:ip:emulation_profiler_core:1.0;/System_DPA/dpa_hub;S_AXIMM;NONE;NONE": {
                      "base_address": "0x0000000000",
                      "range": "8G",
                      "width": "33",
                      "usage": "memory"
                    },
                    "SEG_memory_subsystem_M01_AXI_MEM00;/memory_subsystem/S01_AXI/M01_AXI_MEM00;xilinx.com:ip:sdx_memory_subsystem:1.0;/memory_subsystem;S01_AXI;NONE;NONE": {
                      "base_address": "0x2000000000",
                      "range": "16G",
                      "width": "34",
                      "usage": "memory"
                    },
                    "SEG_memory_subsystem_PLRAM_MEM00;/memory_subsystem/S00_AXI/PLRAM_MEM00;xilinx.com:ip:sdx_memory_subsystem:1.0;/memory_subsystem;S00_AXI;NONE;NONE": {
                      "base_address": "0x3000000000",
                      "range": "128K",
                      "width": "17",
                      "usage": "memory"
                    },
                    "SEG_memory_subsystem_PLRAM_MEM01;/memory_subsystem/S00_AXI/PLRAM_MEM01;xilinx.com:ip:sdx_memory_subsystem:1.0;/memory_subsystem;S00_AXI;NONE;NONE": {
                      "base_address": "0x3000200000",
                      "range": "128K",
                      "width": "17",
                      "usage": "memory"
                    },
                    "SEG_memory_subsystem_PLRAM_MEM02;/memory_subsystem/S00_AXI/PLRAM_MEM02;xilinx.com:ip:sdx_memory_subsystem:1.0;/memory_subsystem;S00_AXI;NONE;NONE": {
                      "base_address": "0x3000400000",
                      "range": "128K",
                      "width": "17",
                      "usage": "memory"
                    },
                    "SEG_memory_subsystem_PLRAM_MEM03;/memory_subsystem/S00_AXI/PLRAM_MEM03;xilinx.com:ip:sdx_memory_subsystem:1.0;/memory_subsystem;S00_AXI;NONE;NONE": {
                      "base_address": "0x3000600000",
                      "range": "128K",
                      "width": "17",
                      "usage": "memory"
                    },
                    "SEG_memory_subsystem_DDR4_MEM00;/memory_subsystem/S00_AXI/DDR4_MEM00;xilinx.com:ip:sdx_memory_subsystem:1.0;/memory_subsystem;S00_AXI;NONE;NONE": {
                      "base_address": "0x4000000000",
                      "range": "16G",
                      "width": "34",
                      "usage": "memory"
                    },
                    "SEG_memory_subsystem_M00_AXI_MEM00;/memory_subsystem/S01_AXI/M00_AXI_MEM00;xilinx.com:ip:sdx_memory_subsystem:1.0;/memory_subsystem;S01_AXI;NONE;NONE": {
                      "base_address": "0x5000000000",
                      "range": "16G",
                      "width": "34",
                      "usage": "memory"
                    },
                    "SEG_memory_subsystem_DDR4_MEM01;/memory_subsystem/S02_AXI/DDR4_MEM01;xilinx.com:ip:sdx_memory_subsystem:1.0;/memory_subsystem;S02_AXI;NONE;NONE": {
                      "base_address": "0x6000000000",
                      "range": "16G",
                      "width": "34",
                      "usage": "memory"
                    },
                    "SEG_memory_subsystem_DDR4_MEM02;/memory_subsystem/S03_AXI/DDR4_MEM02;xilinx.com:ip:sdx_memory_subsystem:1.0;/memory_subsystem;S03_AXI;NONE;NONE": {
                      "base_address": "0x7000000000",
                      "range": "16G",
                      "width": "34",
                      "usage": "memory"
                    }
                  }
                }
              }
            },
            "PLP_S_AXI_DATA_H2C_01": {
              "address_blocks": {
                "Mem": {
                  "base_address": "0x0000000000",
                  "range": "512G",
                  "width": "39",
                  "usage": "memory",
                  "bank_blocks": {
                    "SEG_dpa_hub_S_AXIMM_BLOCK;/System_DPA/dpa_hub/S_AXIMM_MAP/S_AXIMM_BLOCK;xilinx.com:ip:emulation_profiler_core:1.0;/System_DPA/dpa_hub;S_AXIMM;NONE;NONE": {
                      "base_address": "0x0000000000",
                      "range": "8G",
                      "width": "33",
                      "usage": "memory"
                    },
                    "SEG_memory_subsystem_M01_AXI_MEM00;/memory_subsystem/S01_AXI/M01_AXI_MEM00;xilinx.com:ip:sdx_memory_subsystem:1.0;/memory_subsystem;S01_AXI;NONE;NONE": {
                      "base_address": "0x2000000000",
                      "range": "16G",
                      "width": "34",
                      "usage": "memory"
                    },
                    "SEG_memory_subsystem_PLRAM_MEM00;/memory_subsystem/S00_AXI/PLRAM_MEM00;xilinx.com:ip:sdx_memory_subsystem:1.0;/memory_subsystem;S00_AXI;NONE;NONE": {
                      "base_address": "0x3000000000",
                      "range": "128K",
                      "width": "17",
                      "usage": "memory"
                    },
                    "SEG_memory_subsystem_PLRAM_MEM01;/memory_subsystem/S00_AXI/PLRAM_MEM01;xilinx.com:ip:sdx_memory_subsystem:1.0;/memory_subsystem;S00_AXI;NONE;NONE": {
                      "base_address": "0x3000200000",
                      "range": "128K",
                      "width": "17",
                      "usage": "memory"
                    },
                    "SEG_memory_subsystem_PLRAM_MEM02;/memory_subsystem/S00_AXI/PLRAM_MEM02;xilinx.com:ip:sdx_memory_subsystem:1.0;/memory_subsystem;S00_AXI;NONE;NONE": {
                      "base_address": "0x3000400000",
                      "range": "128K",
                      "width": "17",
                      "usage": "memory"
                    },
                    "SEG_memory_subsystem_PLRAM_MEM03;/memory_subsystem/S00_AXI/PLRAM_MEM03;xilinx.com:ip:sdx_memory_subsystem:1.0;/memory_subsystem;S00_AXI;NONE;NONE": {
                      "base_address": "0x3000600000",
                      "range": "128K",
                      "width": "17",
                      "usage": "memory"
                    },
                    "SEG_memory_subsystem_DDR4_MEM00;/memory_subsystem/S00_AXI/DDR4_MEM00;xilinx.com:ip:sdx_memory_subsystem:1.0;/memory_subsystem;S00_AXI;NONE;NONE": {
                      "base_address": "0x4000000000",
                      "range": "16G",
                      "width": "34",
                      "usage": "memory"
                    },
                    "SEG_memory_subsystem_M00_AXI_MEM00;/memory_subsystem/S01_AXI/M00_AXI_MEM00;xilinx.com:ip:sdx_memory_subsystem:1.0;/memory_subsystem;S01_AXI;NONE;NONE": {
                      "base_address": "0x5000000000",
                      "range": "16G",
                      "width": "34",
                      "usage": "memory"
                    },
                    "SEG_memory_subsystem_DDR4_MEM01;/memory_subsystem/S02_AXI/DDR4_MEM01;xilinx.com:ip:sdx_memory_subsystem:1.0;/memory_subsystem;S02_AXI;NONE;NONE": {
                      "base_address": "0x6000000000",
                      "range": "16G",
                      "width": "34",
                      "usage": "memory"
                    },
                    "SEG_memory_subsystem_DDR4_MEM02;/memory_subsystem/S03_AXI/DDR4_MEM02;xilinx.com:ip:sdx_memory_subsystem:1.0;/memory_subsystem;S03_AXI;NONE;NONE": {
                      "base_address": "0x7000000000",
                      "range": "16G",
                      "width": "34",
                      "usage": "memory"
                    }
                  }
                }
              }
            },
            "PLP_S_AXI_DATA_H2C_02": {
              "address_blocks": {
                "Mem": {
                  "base_address": "0x0000000000",
                  "range": "512G",
                  "width": "39",
                  "usage": "memory",
                  "bank_blocks": {
                    "SEG_dpa_hub_S_AXIMM_BLOCK;/System_DPA/dpa_hub/S_AXIMM_MAP/S_AXIMM_BLOCK;xilinx.com:ip:emulation_profiler_core:1.0;/System_DPA/dpa_hub;S_AXIMM;NONE;NONE": {
                      "base_address": "0x0000000000",
                      "range": "8G",
                      "width": "33",
                      "usage": "memory"
                    },
                    "SEG_memory_subsystem_M01_AXI_MEM00;/memory_subsystem/S01_AXI/M01_AXI_MEM00;xilinx.com:ip:sdx_memory_subsystem:1.0;/memory_subsystem;S01_AXI;NONE;NONE": {
                      "base_address": "0x2000000000",
                      "range": "16G",
                      "width": "34",
                      "usage": "memory"
                    },
                    "SEG_memory_subsystem_PLRAM_MEM00;/memory_subsystem/S00_AXI/PLRAM_MEM00;xilinx.com:ip:sdx_memory_subsystem:1.0;/memory_subsystem;S00_AXI;NONE;NONE": {
                      "base_address": "0x3000000000",
                      "range": "128K",
                      "width": "17",
                      "usage": "memory"
                    },
                    "SEG_memory_subsystem_PLRAM_MEM01;/memory_subsystem/S00_AXI/PLRAM_MEM01;xilinx.com:ip:sdx_memory_subsystem:1.0;/memory_subsystem;S00_AXI;NONE;NONE": {
                      "base_address": "0x3000200000",
                      "range": "128K",
                      "width": "17",
                      "usage": "memory"
                    },
                    "SEG_memory_subsystem_PLRAM_MEM02;/memory_subsystem/S00_AXI/PLRAM_MEM02;xilinx.com:ip:sdx_memory_subsystem:1.0;/memory_subsystem;S00_AXI;NONE;NONE": {
                      "base_address": "0x3000400000",
                      "range": "128K",
                      "width": "17",
                      "usage": "memory"
                    },
                    "SEG_memory_subsystem_PLRAM_MEM03;/memory_subsystem/S00_AXI/PLRAM_MEM03;xilinx.com:ip:sdx_memory_subsystem:1.0;/memory_subsystem;S00_AXI;NONE;NONE": {
                      "base_address": "0x3000600000",
                      "range": "128K",
                      "width": "17",
                      "usage": "memory"
                    },
                    "SEG_memory_subsystem_DDR4_MEM00;/memory_subsystem/S00_AXI/DDR4_MEM00;xilinx.com:ip:sdx_memory_subsystem:1.0;/memory_subsystem;S00_AXI;NONE;NONE": {
                      "base_address": "0x4000000000",
                      "range": "16G",
                      "width": "34",
                      "usage": "memory"
                    },
                    "SEG_memory_subsystem_M00_AXI_MEM00;/memory_subsystem/S01_AXI/M00_AXI_MEM00;xilinx.com:ip:sdx_memory_subsystem:1.0;/memory_subsystem;S01_AXI;NONE;NONE": {
                      "base_address": "0x5000000000",
                      "range": "16G",
                      "width": "34",
                      "usage": "memory"
                    },
                    "SEG_memory_subsystem_DDR4_MEM01;/memory_subsystem/S02_AXI/DDR4_MEM01;xilinx.com:ip:sdx_memory_subsystem:1.0;/memory_subsystem;S02_AXI;NONE;NONE": {
                      "base_address": "0x6000000000",
                      "range": "16G",
                      "width": "34",
                      "usage": "memory"
                    },
                    "SEG_memory_subsystem_DDR4_MEM02;/memory_subsystem/S03_AXI/DDR4_MEM02;xilinx.com:ip:sdx_memory_subsystem:1.0;/memory_subsystem;S03_AXI;NONE;NONE": {
                      "base_address": "0x7000000000",
                      "range": "16G",
                      "width": "34",
                      "usage": "memory"
                    }
                  }
                }
              }
            },
            "PLP_S_AXI_DATA_H2C_03": {
              "address_blocks": {
                "Mem": {
                  "base_address": "0x0000000000",
                  "range": "512G",
                  "width": "39",
                  "usage": "memory",
                  "bank_blocks": {
                    "SEG_dpa_hub_S_AXIMM_BLOCK;/System_DPA/dpa_hub/S_AXIMM_MAP/S_AXIMM_BLOCK;xilinx.com:ip:emulation_profiler_core:1.0;/System_DPA/dpa_hub;S_AXIMM;NONE;NONE": {
                      "base_address": "0x0000000000",
                      "range": "8G",
                      "width": "33",
                      "usage": "memory"
                    },
                    "SEG_memory_subsystem_M01_AXI_MEM00;/memory_subsystem/S01_AXI/M01_AXI_MEM00;xilinx.com:ip:sdx_memory_subsystem:1.0;/memory_subsystem;S01_AXI;NONE;NONE": {
                      "base_address": "0x2000000000",
                      "range": "16G",
                      "width": "34",
                      "usage": "memory"
                    },
                    "SEG_memory_subsystem_PLRAM_MEM00;/memory_subsystem/S00_AXI/PLRAM_MEM00;xilinx.com:ip:sdx_memory_subsystem:1.0;/memory_subsystem;S00_AXI;NONE;NONE": {
                      "base_address": "0x3000000000",
                      "range": "128K",
                      "width": "17",
                      "usage": "memory"
                    },
                    "SEG_memory_subsystem_PLRAM_MEM01;/memory_subsystem/S00_AXI/PLRAM_MEM01;xilinx.com:ip:sdx_memory_subsystem:1.0;/memory_subsystem;S00_AXI;NONE;NONE": {
                      "base_address": "0x3000200000",
                      "range": "128K",
                      "width": "17",
                      "usage": "memory"
                    },
                    "SEG_memory_subsystem_PLRAM_MEM02;/memory_subsystem/S00_AXI/PLRAM_MEM02;xilinx.com:ip:sdx_memory_subsystem:1.0;/memory_subsystem;S00_AXI;NONE;NONE": {
                      "base_address": "0x3000400000",
                      "range": "128K",
                      "width": "17",
                      "usage": "memory"
                    },
                    "SEG_memory_subsystem_PLRAM_MEM03;/memory_subsystem/S00_AXI/PLRAM_MEM03;xilinx.com:ip:sdx_memory_subsystem:1.0;/memory_subsystem;S00_AXI;NONE;NONE": {
                      "base_address": "0x3000600000",
                      "range": "128K",
                      "width": "17",
                      "usage": "memory"
                    },
                    "SEG_memory_subsystem_DDR4_MEM00;/memory_subsystem/S00_AXI/DDR4_MEM00;xilinx.com:ip:sdx_memory_subsystem:1.0;/memory_subsystem;S00_AXI;NONE;NONE": {
                      "base_address": "0x4000000000",
                      "range": "16G",
                      "width": "34",
                      "usage": "memory"
                    },
                    "SEG_memory_subsystem_M00_AXI_MEM00;/memory_subsystem/S01_AXI/M00_AXI_MEM00;xilinx.com:ip:sdx_memory_subsystem:1.0;/memory_subsystem;S01_AXI;NONE;NONE": {
                      "base_address": "0x5000000000",
                      "range": "16G",
                      "width": "34",
                      "usage": "memory"
                    },
                    "SEG_memory_subsystem_DDR4_MEM01;/memory_subsystem/S02_AXI/DDR4_MEM01;xilinx.com:ip:sdx_memory_subsystem:1.0;/memory_subsystem;S02_AXI;NONE;NONE": {
                      "base_address": "0x6000000000",
                      "range": "16G",
                      "width": "34",
                      "usage": "memory"
                    },
                    "SEG_memory_subsystem_DDR4_MEM02;/memory_subsystem/S03_AXI/DDR4_MEM02;xilinx.com:ip:sdx_memory_subsystem:1.0;/memory_subsystem;S03_AXI;NONE;NONE": {
                      "base_address": "0x7000000000",
                      "range": "16G",
                      "width": "34",
                      "usage": "memory"
                    }
                  }
                }
              }
            },
            "S_AXI_CTRL_0": {
              "address_blocks": {
                "Reg": {
                  "base_address": "0x44A00000",
                  "range": "256K",
                  "width": "31",
                  "usage": "register",
                  "bank_blocks": {
                    "SEG_memory_subsystem_DDR4_MEM00_CTRL;/memory_subsystem/S_AXI_CTRL/DDR4_MEM00_CTRL;xilinx.com:ip:sdx_memory_subsystem:1.0;/memory_subsystem;S_AXI_CTRL;NONE;NONE": {
                      "base_address": "0x44A00000",
                      "range": "64K",
                      "width": "16",
                      "usage": "register"
                    },
                    "SEG_memory_subsystem_DDR4_MEM01_CTRL;/memory_subsystem/S_AXI_CTRL/DDR4_MEM01_CTRL;xilinx.com:ip:sdx_memory_subsystem:1.0;/memory_subsystem;S_AXI_CTRL;NONE;NONE": {
                      "base_address": "0x44A10000",
                      "range": "64K",
                      "width": "16",
                      "usage": "register"
                    },
                    "SEG_memory_subsystem_DDR4_MEM02_CTRL;/memory_subsystem/S_AXI_CTRL/DDR4_MEM02_CTRL;xilinx.com:ip:sdx_memory_subsystem:1.0;/memory_subsystem;S_AXI_CTRL;NONE;NONE": {
                      "base_address": "0x44A20000",
                      "range": "64K",
                      "width": "16",
                      "usage": "register"
                    }
                  }
                }
              }
            }
          },
          "address_spaces": {
            "PLP_M_AXI_DATA_C2H_00": {
              "range": "256G",
              "width": "38",
              "local_memory_map": {
                "name": "PLP_M_AXI_DATA_C2H_00",
                "description": "Address Space Segments",
                "address_blocks": {
                  "PLP_M_AXI_DATA_C2H_00:APERTURE_0": {
                    "name": "PLP_M_AXI_DATA_C2H_00:APERTURE_0",
                    "display_name": "APERTURE_0",
                    "base_address": "0x002000000000",
                    "range": "16G",
                    "width": "38",
                    "usage": "all"
                  }
                }
              }
            },
            "PLP_M_AXI_DATA_U2S_00": {
              "range": "512G",
              "width": "39",
              "local_memory_map": {
                "name": "PLP_M_AXI_DATA_U2S_00",
                "description": "Address Space Segments",
                "address_blocks": {
                  "PLP_M_AXI_DATA_U2S_00:APERTURE_0": {
                    "name": "PLP_M_AXI_DATA_U2S_00:APERTURE_0",
                    "display_name": "APERTURE_0",
                    "base_address": "0x005000000000",
                    "range": "16G",
                    "width": "39",
                    "usage": "all"
                  }
                }
              }
            }
          }
        }
      }
    },
    "interface_nets": {
      "C0_DDR4_S_AXI_CTRL_0_1": {
        "interface_ports": [
          "C0_DDR4_S_AXI_CTRL_0",
          "static_region/C0_DDR4_S_AXI_CTRL_0"
        ]
      },
      "pfm_dynamic_inst_PLP_M_AXI_DATA_C2H_00": {
        "interface_ports": [
          "pfm_dynamic_inst/PLP_M_AXI_DATA_C2H_00",
          "static_region/S_AXIMM"
        ]
      },
      "pfm_dynamic_inst_PLP_M_AXI_DATA_U2S_00": {
        "interface_ports": [
          "pfm_dynamic_inst/PLP_M_AXI_DATA_U2S_00",
          "static_region/S_AXI"
        ]
      },
      "static_region_C0_DDR4_0": {
        "interface_ports": [
          "C0_DDR4_0",
          "static_region/C0_DDR4_0"
        ]
      },
      "static_region_M00_AXI": {
        "interface_ports": [
          "pfm_dynamic_inst/PLP_S_AXI_CTRL_USER_00",
          "static_region/M00_AXI"
        ]
      },
      "static_region_M01_AXI": {
        "interface_ports": [
          "pfm_dynamic_inst/PLP_S_AXI_CTRL_USER_01",
          "static_region/M01_AXI"
        ]
      },
      "static_region_M02_AXI": {
        "interface_ports": [
          "pfm_dynamic_inst/PLP_S_AXI_CTRL_USER_02",
          "static_region/M02_AXI"
        ]
      },
      "static_region_M03_AXI": {
        "interface_ports": [
          "pfm_dynamic_inst/PLP_S_AXI_CTRL_USER_03",
          "static_region/M03_AXI"
        ]
      },
      "static_region_M_AXI": {
        "interface_ports": [
          "pfm_dynamic_inst/PLP_S_AXI_DATA_H2C_01",
          "static_region/M_AXI"
        ]
      },
      "static_region_M_AXI1": {
        "interface_ports": [
          "pfm_dynamic_inst/PLP_S_AXI_DATA_H2C_02",
          "static_region/M_AXI1"
        ]
      },
      "static_region_M_AXI2": {
        "interface_ports": [
          "pfm_dynamic_inst/PLP_S_AXI_DATA_H2C_03",
          "static_region/M_AXI2"
        ]
      },
      "static_region_M_AXIMM": {
        "interface_ports": [
          "pfm_dynamic_inst/PLP_S_AXI_DATA_H2C_00",
          "static_region/M_AXIMM"
        ]
      }
    },
    "nets": {
      "irq_cu_1": {
        "ports": [
          "pfm_dynamic_inst/irq",
          "static_region/irq_cu"
        ]
      },
      "static_region_clkwiz_kernel2_clk_0": {
        "ports": [
          "static_region/clkwiz_kernel2_clk_0",
          "pfm_dynamic_inst/clkwiz_kernel2_clk_0"
        ]
      },
      "static_region_clkwiz_kernel2_rst_0": {
        "ports": [
          "static_region/clkwiz_kernel2_rst_0",
          "pfm_dynamic_inst/clkwiz_kernel2_rst_0"
        ]
      },
      "static_region_clkwiz_kernel_clk_0": {
        "ports": [
          "static_region/clkwiz_kernel_clk_0",
          "pfm_dynamic_inst/clkwiz_kernel_clk_0"
        ]
      },
      "static_region_clkwiz_kernel_rst_0": {
        "ports": [
          "static_region/clkwiz_kernel_rst_0",
          "pfm_dynamic_inst/clkwiz_kernel_rst_0"
        ]
      },
      "static_region_dma_pcie_aclk": {
        "ports": [
          "static_region/dma_pcie_aclk",
          "pfm_dynamic_inst/dma_pcie_aclk"
        ]
      },
      "static_region_dma_pcie_arst": {
        "ports": [
          "static_region/dma_pcie_arst",
          "pfm_dynamic_inst/dma_pcie_arst"
        ]
      }
    },
    "addressing": {
      "/": {
        "address_spaces": {
          "C0_DDR4_S_AXI_CTRL_0": {
            "range": "4G",
            "width": "32",
            "segments": {
              "SEG_sim_ddr_0_C0_REG": {
                "address_block": "/static_region/sim_ddr_0/C0_DDR4_MEMORY_MAP_CTRL/C0_REG",
                "offset": "0x00000000",
                "range": "1M",
                "offset_base_param": "C0_DDR4_MEMORY_MAP_CTRL_BASEADDR",
                "offset_high_param": "C0_DDR4_MEMORY_MAP_CTRL_HIGHADDR"
              }
            }
          }
        }
      },
      "/static_region/embedded_schedular": {
        "address_spaces": {
          "maxi_lite_mb": {
            "segments": {
              "SEG_ctrl_dr_mb_0": {
                "address_block": "/pfm_dynamic_inst/PLP_S_AXI_CTRL_USER_00/Reg",
                "offset": "0x000000001C000000",
                "range": "16M"
              },
              "SEG_ctrl_dr_mb_1": {
                "address_block": "/pfm_dynamic_inst/PLP_S_AXI_CTRL_USER_01/Reg",
                "offset": "0x000000001D000000",
                "range": "16M"
              },
              "SEG_ctrl_dr_mb_2": {
                "address_block": "/pfm_dynamic_inst/PLP_S_AXI_CTRL_USER_02/Reg",
                "offset": "0x000000001E000000",
                "range": "16M"
              },
              "SEG_ctrl_dr_mb_3": {
                "address_block": "/pfm_dynamic_inst/PLP_S_AXI_CTRL_USER_03/Reg",
                "offset": "0x000000001F000000",
                "range": "16M"
              },
              "SEG_embedded_schedular_s_axi_ctrl_user_reg": {
                "address_block": "/static_region/embedded_schedular/s_axi_ctrl_user/s_axi_ctrl_user_reg",
                "offset": "0x0000000000000000",
                "range": "256K",
                "offset_base_param": "C_s_axi_ctrl_user_BASEADDR",
                "offset_high_param": "C_s_axi_ctrl_user_HIGHADDR"
              }
            }
          },
          "m_axi_data_m2m": {
            "segments": {
              "SEG_data_M_AXI0_1MEM0_AXI_MEM00": {
                "address_block": "/static_region/sim_address_0/S_AXIMM/Reg",
                "offset": "0x0000000000000000",
                "range": "512G"
              },
              "SEG_embedded_schedular_s_axi_data_p2p_mem": {
                "address_block": "/static_region/embedded_schedular/s_axi_data_p2p/s_axi_data_p2p_mem",
                "offset": "0x0000008000000000",
                "range": "1M",
                "is_excluded": "TRUE",
                "offset_base_param": "C_s_axi_data_p2p_BASEADDR",
                "offset_high_param": "C_s_axi_data_p2p_HIGHADDR"
              },
              "SEG_pfm_dynamic_inst_Mem": {
                "address_block": "/pfm_dynamic_inst/PLP_S_AXI_DATA_H2C_01/Mem",
                "offset": "0x0000004000000000",
                "range": "256G",
                "is_excluded": "TRUE"
              },
              "SEG_pfm_dynamic_inst_Mem_1": {
                "address_block": "/pfm_dynamic_inst/PLP_S_AXI_DATA_H2C_02/Mem",
                "offset": "0x0000004000000000",
                "range": "256G",
                "is_excluded": "TRUE"
              },
              "SEG_pfm_dynamic_inst_Mem_2": {
                "address_block": "/pfm_dynamic_inst/PLP_S_AXI_DATA_H2C_03/Mem",
                "offset": "0x0000004000000000",
                "range": "256G",
                "is_excluded": "TRUE"
              }
            }
          }
        }
      },
      "/static_region/sim_address_0": {
        "address_spaces": {
          "M_AXIMM": {
            "segments": {
              "SEG_pfm_dynamic_inst_Mem": {
                "address_block": "/pfm_dynamic_inst/PLP_S_AXI_DATA_H2C_00/Mem",
                "offset": "0x00000000C0000000",
                "range": "512G"
              }
            }
          }
        }
      },
      "/static_region/sim_qdma_0": {
        "address_spaces": {
          "M_AXICTRL": {
            "segments": {
              "SEG_ctrl_dr_0": {
                "address_block": "/pfm_dynamic_inst/PLP_S_AXI_CTRL_USER_00/Reg",
                "offset": "0x1C000000",
                "range": "16M"
              },
              "SEG_ctrl_dr_1": {
                "address_block": "/pfm_dynamic_inst/PLP_S_AXI_CTRL_USER_01/Reg",
                "offset": "0x1D000000",
                "range": "16M"
              },
              "SEG_ctrl_dr_2": {
                "address_block": "/pfm_dynamic_inst/PLP_S_AXI_CTRL_USER_02/Reg",
                "offset": "0x1E000000",
                "range": "16M"
              },
              "SEG_ctrl_dr_3": {
                "address_block": "/pfm_dynamic_inst/PLP_S_AXI_CTRL_USER_03/Reg",
                "offset": "0x1F000000",
                "range": "16M"
              },
              "SEG_sim_embedded_scheduler_s_axi_ctrl_user_reg": {
                "address_block": "/static_region/embedded_schedular/s_axi_ctrl_user/s_axi_ctrl_user_reg",
                "offset": "0x00000000",
                "range": "256K",
                "offset_base_param": "C_s_axi_ctrl_user_BASEADDR",
                "offset_high_param": "C_s_axi_ctrl_user_HIGHADDR"
              }
            }
          },
          "M_AXIMM": {
            "segments": {
              "SEG_data_M_AXI0_0MEM0_AXI_MEM00": {
                "address_block": "/static_region/sim_address_0/S_AXIMM/Reg",
                "offset": "0x0000000000000000",
                "range": "512G"
              },
              "SEG_embedded_schedular_s_axi_data_p2p_mem": {
                "address_block": "/static_region/embedded_schedular/s_axi_data_p2p/s_axi_data_p2p_mem",
                "offset": "0x0000008000000000",
                "range": "1M",
                "offset_base_param": "C_s_axi_data_p2p_BASEADDR",
                "offset_high_param": "C_s_axi_data_p2p_HIGHADDR"
              },
              "SEG_pfm_dynamic_inst_Mem": {
                "address_block": "/pfm_dynamic_inst/PLP_S_AXI_DATA_H2C_01/Mem",
                "offset": "0x00000000C0000000",
                "range": "1G",
                "is_excluded": "TRUE"
              },
              "SEG_pfm_dynamic_inst_Mem_1": {
                "address_block": "/pfm_dynamic_inst/PLP_S_AXI_DATA_H2C_02/Mem",
                "offset": "0x00000000C0000000",
                "range": "1G",
                "is_excluded": "TRUE"
              },
              "SEG_pfm_dynamic_inst_Mem_2": {
                "address_block": "/pfm_dynamic_inst/PLP_S_AXI_DATA_H2C_03/Mem",
                "offset": "0x00000000C0000000",
                "range": "512G",
                "is_excluded": "TRUE"
              }
            }
          }
        }
      },
      "/pfm_dynamic_inst": {
        "address_spaces": {
          "PLP_M_AXI_DATA_C2H_00": {
            "segments": {
              "SEG_data_pfm_dynamic_inst_PLP_M_AXI_DATA_C2H_00": {
                "address_block": "/static_region/sim_qdma_0/S_AXIMM/Reg",
                "offset": "0x2000000000",
                "range": "16G"
              }
            }
          },
          "PLP_M_AXI_DATA_U2S_00": {
            "segments": {
              "SEG_data_pfm_dynamic_inst_PLP_M_AXI_DATA_U2S_00": {
                "address_block": "/static_region/sim_ddr_0/C0_DDR4_MEMORY_MAP/C0_DDR4_ADDRESS_BLOCK",
                "offset": "0x5000000000",
                "range": "16G",
                "offset_base_param": "C0_DDR4_MEMORY_MAP_BASEADDR",
                "offset_high_param": "C0_DDR4_MEMORY_MAP_HIGHADDR"
              }
            }
          }
        }
      }
    }
  }
}