
Board_COM.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000018c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009ce8  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00007248  08009e78  08009e78  0000ae78  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080110c0  080110c0  000131e0  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  080110c0  080110c0  000120c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080110c8  080110c8  000131e0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080110c8  080110c8  000120c8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080110cc  080110cc  000120cc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001e0  20000000  080110d0  00013000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000344  200001e0  080112b0  000131e0  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000524  080112b0  00013524  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000131e0  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000fb06  00000000  00000000  00013210  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002780  00000000  00000000  00022d16  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000d18  00000000  00000000  00025498  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_macro  00021bad  00000000  00000000  000261b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_line   0001079f  00000000  00000000  00047d5d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_str    000c599a  00000000  00000000  000584fc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .comment      00000043  00000000  00000000  0011de96  2**0
                  CONTENTS, READONLY
 19 .debug_rnglists 000009f7  00000000  00000000  0011ded9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  0000487c  00000000  00000000  0011e8d0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006c  00000000  00000000  0012314c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001e0 	.word	0x200001e0
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08009e60 	.word	0x08009e60

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001e4 	.word	0x200001e4
 80001cc:	08009e60 	.word	0x08009e60

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	@ 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_uldivmod>:
 8000ba8:	b953      	cbnz	r3, 8000bc0 <__aeabi_uldivmod+0x18>
 8000baa:	b94a      	cbnz	r2, 8000bc0 <__aeabi_uldivmod+0x18>
 8000bac:	2900      	cmp	r1, #0
 8000bae:	bf08      	it	eq
 8000bb0:	2800      	cmpeq	r0, #0
 8000bb2:	bf1c      	itt	ne
 8000bb4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bb8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bbc:	f000 b988 	b.w	8000ed0 <__aeabi_idiv0>
 8000bc0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bc4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bc8:	f000 f806 	bl	8000bd8 <__udivmoddi4>
 8000bcc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bd0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bd4:	b004      	add	sp, #16
 8000bd6:	4770      	bx	lr

08000bd8 <__udivmoddi4>:
 8000bd8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bdc:	9d08      	ldr	r5, [sp, #32]
 8000bde:	468e      	mov	lr, r1
 8000be0:	4604      	mov	r4, r0
 8000be2:	4688      	mov	r8, r1
 8000be4:	2b00      	cmp	r3, #0
 8000be6:	d14a      	bne.n	8000c7e <__udivmoddi4+0xa6>
 8000be8:	428a      	cmp	r2, r1
 8000bea:	4617      	mov	r7, r2
 8000bec:	d962      	bls.n	8000cb4 <__udivmoddi4+0xdc>
 8000bee:	fab2 f682 	clz	r6, r2
 8000bf2:	b14e      	cbz	r6, 8000c08 <__udivmoddi4+0x30>
 8000bf4:	f1c6 0320 	rsb	r3, r6, #32
 8000bf8:	fa01 f806 	lsl.w	r8, r1, r6
 8000bfc:	fa20 f303 	lsr.w	r3, r0, r3
 8000c00:	40b7      	lsls	r7, r6
 8000c02:	ea43 0808 	orr.w	r8, r3, r8
 8000c06:	40b4      	lsls	r4, r6
 8000c08:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c0c:	fa1f fc87 	uxth.w	ip, r7
 8000c10:	fbb8 f1fe 	udiv	r1, r8, lr
 8000c14:	0c23      	lsrs	r3, r4, #16
 8000c16:	fb0e 8811 	mls	r8, lr, r1, r8
 8000c1a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000c1e:	fb01 f20c 	mul.w	r2, r1, ip
 8000c22:	429a      	cmp	r2, r3
 8000c24:	d909      	bls.n	8000c3a <__udivmoddi4+0x62>
 8000c26:	18fb      	adds	r3, r7, r3
 8000c28:	f101 30ff 	add.w	r0, r1, #4294967295
 8000c2c:	f080 80ea 	bcs.w	8000e04 <__udivmoddi4+0x22c>
 8000c30:	429a      	cmp	r2, r3
 8000c32:	f240 80e7 	bls.w	8000e04 <__udivmoddi4+0x22c>
 8000c36:	3902      	subs	r1, #2
 8000c38:	443b      	add	r3, r7
 8000c3a:	1a9a      	subs	r2, r3, r2
 8000c3c:	b2a3      	uxth	r3, r4
 8000c3e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000c42:	fb0e 2210 	mls	r2, lr, r0, r2
 8000c46:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000c4a:	fb00 fc0c 	mul.w	ip, r0, ip
 8000c4e:	459c      	cmp	ip, r3
 8000c50:	d909      	bls.n	8000c66 <__udivmoddi4+0x8e>
 8000c52:	18fb      	adds	r3, r7, r3
 8000c54:	f100 32ff 	add.w	r2, r0, #4294967295
 8000c58:	f080 80d6 	bcs.w	8000e08 <__udivmoddi4+0x230>
 8000c5c:	459c      	cmp	ip, r3
 8000c5e:	f240 80d3 	bls.w	8000e08 <__udivmoddi4+0x230>
 8000c62:	443b      	add	r3, r7
 8000c64:	3802      	subs	r0, #2
 8000c66:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000c6a:	eba3 030c 	sub.w	r3, r3, ip
 8000c6e:	2100      	movs	r1, #0
 8000c70:	b11d      	cbz	r5, 8000c7a <__udivmoddi4+0xa2>
 8000c72:	40f3      	lsrs	r3, r6
 8000c74:	2200      	movs	r2, #0
 8000c76:	e9c5 3200 	strd	r3, r2, [r5]
 8000c7a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c7e:	428b      	cmp	r3, r1
 8000c80:	d905      	bls.n	8000c8e <__udivmoddi4+0xb6>
 8000c82:	b10d      	cbz	r5, 8000c88 <__udivmoddi4+0xb0>
 8000c84:	e9c5 0100 	strd	r0, r1, [r5]
 8000c88:	2100      	movs	r1, #0
 8000c8a:	4608      	mov	r0, r1
 8000c8c:	e7f5      	b.n	8000c7a <__udivmoddi4+0xa2>
 8000c8e:	fab3 f183 	clz	r1, r3
 8000c92:	2900      	cmp	r1, #0
 8000c94:	d146      	bne.n	8000d24 <__udivmoddi4+0x14c>
 8000c96:	4573      	cmp	r3, lr
 8000c98:	d302      	bcc.n	8000ca0 <__udivmoddi4+0xc8>
 8000c9a:	4282      	cmp	r2, r0
 8000c9c:	f200 8105 	bhi.w	8000eaa <__udivmoddi4+0x2d2>
 8000ca0:	1a84      	subs	r4, r0, r2
 8000ca2:	eb6e 0203 	sbc.w	r2, lr, r3
 8000ca6:	2001      	movs	r0, #1
 8000ca8:	4690      	mov	r8, r2
 8000caa:	2d00      	cmp	r5, #0
 8000cac:	d0e5      	beq.n	8000c7a <__udivmoddi4+0xa2>
 8000cae:	e9c5 4800 	strd	r4, r8, [r5]
 8000cb2:	e7e2      	b.n	8000c7a <__udivmoddi4+0xa2>
 8000cb4:	2a00      	cmp	r2, #0
 8000cb6:	f000 8090 	beq.w	8000dda <__udivmoddi4+0x202>
 8000cba:	fab2 f682 	clz	r6, r2
 8000cbe:	2e00      	cmp	r6, #0
 8000cc0:	f040 80a4 	bne.w	8000e0c <__udivmoddi4+0x234>
 8000cc4:	1a8a      	subs	r2, r1, r2
 8000cc6:	0c03      	lsrs	r3, r0, #16
 8000cc8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000ccc:	b280      	uxth	r0, r0
 8000cce:	b2bc      	uxth	r4, r7
 8000cd0:	2101      	movs	r1, #1
 8000cd2:	fbb2 fcfe 	udiv	ip, r2, lr
 8000cd6:	fb0e 221c 	mls	r2, lr, ip, r2
 8000cda:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000cde:	fb04 f20c 	mul.w	r2, r4, ip
 8000ce2:	429a      	cmp	r2, r3
 8000ce4:	d907      	bls.n	8000cf6 <__udivmoddi4+0x11e>
 8000ce6:	18fb      	adds	r3, r7, r3
 8000ce8:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000cec:	d202      	bcs.n	8000cf4 <__udivmoddi4+0x11c>
 8000cee:	429a      	cmp	r2, r3
 8000cf0:	f200 80e0 	bhi.w	8000eb4 <__udivmoddi4+0x2dc>
 8000cf4:	46c4      	mov	ip, r8
 8000cf6:	1a9b      	subs	r3, r3, r2
 8000cf8:	fbb3 f2fe 	udiv	r2, r3, lr
 8000cfc:	fb0e 3312 	mls	r3, lr, r2, r3
 8000d00:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000d04:	fb02 f404 	mul.w	r4, r2, r4
 8000d08:	429c      	cmp	r4, r3
 8000d0a:	d907      	bls.n	8000d1c <__udivmoddi4+0x144>
 8000d0c:	18fb      	adds	r3, r7, r3
 8000d0e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000d12:	d202      	bcs.n	8000d1a <__udivmoddi4+0x142>
 8000d14:	429c      	cmp	r4, r3
 8000d16:	f200 80ca 	bhi.w	8000eae <__udivmoddi4+0x2d6>
 8000d1a:	4602      	mov	r2, r0
 8000d1c:	1b1b      	subs	r3, r3, r4
 8000d1e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000d22:	e7a5      	b.n	8000c70 <__udivmoddi4+0x98>
 8000d24:	f1c1 0620 	rsb	r6, r1, #32
 8000d28:	408b      	lsls	r3, r1
 8000d2a:	fa22 f706 	lsr.w	r7, r2, r6
 8000d2e:	431f      	orrs	r7, r3
 8000d30:	fa0e f401 	lsl.w	r4, lr, r1
 8000d34:	fa20 f306 	lsr.w	r3, r0, r6
 8000d38:	fa2e fe06 	lsr.w	lr, lr, r6
 8000d3c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000d40:	4323      	orrs	r3, r4
 8000d42:	fa00 f801 	lsl.w	r8, r0, r1
 8000d46:	fa1f fc87 	uxth.w	ip, r7
 8000d4a:	fbbe f0f9 	udiv	r0, lr, r9
 8000d4e:	0c1c      	lsrs	r4, r3, #16
 8000d50:	fb09 ee10 	mls	lr, r9, r0, lr
 8000d54:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000d58:	fb00 fe0c 	mul.w	lr, r0, ip
 8000d5c:	45a6      	cmp	lr, r4
 8000d5e:	fa02 f201 	lsl.w	r2, r2, r1
 8000d62:	d909      	bls.n	8000d78 <__udivmoddi4+0x1a0>
 8000d64:	193c      	adds	r4, r7, r4
 8000d66:	f100 3aff 	add.w	sl, r0, #4294967295
 8000d6a:	f080 809c 	bcs.w	8000ea6 <__udivmoddi4+0x2ce>
 8000d6e:	45a6      	cmp	lr, r4
 8000d70:	f240 8099 	bls.w	8000ea6 <__udivmoddi4+0x2ce>
 8000d74:	3802      	subs	r0, #2
 8000d76:	443c      	add	r4, r7
 8000d78:	eba4 040e 	sub.w	r4, r4, lr
 8000d7c:	fa1f fe83 	uxth.w	lr, r3
 8000d80:	fbb4 f3f9 	udiv	r3, r4, r9
 8000d84:	fb09 4413 	mls	r4, r9, r3, r4
 8000d88:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000d8c:	fb03 fc0c 	mul.w	ip, r3, ip
 8000d90:	45a4      	cmp	ip, r4
 8000d92:	d908      	bls.n	8000da6 <__udivmoddi4+0x1ce>
 8000d94:	193c      	adds	r4, r7, r4
 8000d96:	f103 3eff 	add.w	lr, r3, #4294967295
 8000d9a:	f080 8082 	bcs.w	8000ea2 <__udivmoddi4+0x2ca>
 8000d9e:	45a4      	cmp	ip, r4
 8000da0:	d97f      	bls.n	8000ea2 <__udivmoddi4+0x2ca>
 8000da2:	3b02      	subs	r3, #2
 8000da4:	443c      	add	r4, r7
 8000da6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000daa:	eba4 040c 	sub.w	r4, r4, ip
 8000dae:	fba0 ec02 	umull	lr, ip, r0, r2
 8000db2:	4564      	cmp	r4, ip
 8000db4:	4673      	mov	r3, lr
 8000db6:	46e1      	mov	r9, ip
 8000db8:	d362      	bcc.n	8000e80 <__udivmoddi4+0x2a8>
 8000dba:	d05f      	beq.n	8000e7c <__udivmoddi4+0x2a4>
 8000dbc:	b15d      	cbz	r5, 8000dd6 <__udivmoddi4+0x1fe>
 8000dbe:	ebb8 0203 	subs.w	r2, r8, r3
 8000dc2:	eb64 0409 	sbc.w	r4, r4, r9
 8000dc6:	fa04 f606 	lsl.w	r6, r4, r6
 8000dca:	fa22 f301 	lsr.w	r3, r2, r1
 8000dce:	431e      	orrs	r6, r3
 8000dd0:	40cc      	lsrs	r4, r1
 8000dd2:	e9c5 6400 	strd	r6, r4, [r5]
 8000dd6:	2100      	movs	r1, #0
 8000dd8:	e74f      	b.n	8000c7a <__udivmoddi4+0xa2>
 8000dda:	fbb1 fcf2 	udiv	ip, r1, r2
 8000dde:	0c01      	lsrs	r1, r0, #16
 8000de0:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000de4:	b280      	uxth	r0, r0
 8000de6:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000dea:	463b      	mov	r3, r7
 8000dec:	4638      	mov	r0, r7
 8000dee:	463c      	mov	r4, r7
 8000df0:	46b8      	mov	r8, r7
 8000df2:	46be      	mov	lr, r7
 8000df4:	2620      	movs	r6, #32
 8000df6:	fbb1 f1f7 	udiv	r1, r1, r7
 8000dfa:	eba2 0208 	sub.w	r2, r2, r8
 8000dfe:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000e02:	e766      	b.n	8000cd2 <__udivmoddi4+0xfa>
 8000e04:	4601      	mov	r1, r0
 8000e06:	e718      	b.n	8000c3a <__udivmoddi4+0x62>
 8000e08:	4610      	mov	r0, r2
 8000e0a:	e72c      	b.n	8000c66 <__udivmoddi4+0x8e>
 8000e0c:	f1c6 0220 	rsb	r2, r6, #32
 8000e10:	fa2e f302 	lsr.w	r3, lr, r2
 8000e14:	40b7      	lsls	r7, r6
 8000e16:	40b1      	lsls	r1, r6
 8000e18:	fa20 f202 	lsr.w	r2, r0, r2
 8000e1c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e20:	430a      	orrs	r2, r1
 8000e22:	fbb3 f8fe 	udiv	r8, r3, lr
 8000e26:	b2bc      	uxth	r4, r7
 8000e28:	fb0e 3318 	mls	r3, lr, r8, r3
 8000e2c:	0c11      	lsrs	r1, r2, #16
 8000e2e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e32:	fb08 f904 	mul.w	r9, r8, r4
 8000e36:	40b0      	lsls	r0, r6
 8000e38:	4589      	cmp	r9, r1
 8000e3a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000e3e:	b280      	uxth	r0, r0
 8000e40:	d93e      	bls.n	8000ec0 <__udivmoddi4+0x2e8>
 8000e42:	1879      	adds	r1, r7, r1
 8000e44:	f108 3cff 	add.w	ip, r8, #4294967295
 8000e48:	d201      	bcs.n	8000e4e <__udivmoddi4+0x276>
 8000e4a:	4589      	cmp	r9, r1
 8000e4c:	d81f      	bhi.n	8000e8e <__udivmoddi4+0x2b6>
 8000e4e:	eba1 0109 	sub.w	r1, r1, r9
 8000e52:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e56:	fb09 f804 	mul.w	r8, r9, r4
 8000e5a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000e5e:	b292      	uxth	r2, r2
 8000e60:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000e64:	4542      	cmp	r2, r8
 8000e66:	d229      	bcs.n	8000ebc <__udivmoddi4+0x2e4>
 8000e68:	18ba      	adds	r2, r7, r2
 8000e6a:	f109 31ff 	add.w	r1, r9, #4294967295
 8000e6e:	d2c4      	bcs.n	8000dfa <__udivmoddi4+0x222>
 8000e70:	4542      	cmp	r2, r8
 8000e72:	d2c2      	bcs.n	8000dfa <__udivmoddi4+0x222>
 8000e74:	f1a9 0102 	sub.w	r1, r9, #2
 8000e78:	443a      	add	r2, r7
 8000e7a:	e7be      	b.n	8000dfa <__udivmoddi4+0x222>
 8000e7c:	45f0      	cmp	r8, lr
 8000e7e:	d29d      	bcs.n	8000dbc <__udivmoddi4+0x1e4>
 8000e80:	ebbe 0302 	subs.w	r3, lr, r2
 8000e84:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000e88:	3801      	subs	r0, #1
 8000e8a:	46e1      	mov	r9, ip
 8000e8c:	e796      	b.n	8000dbc <__udivmoddi4+0x1e4>
 8000e8e:	eba7 0909 	sub.w	r9, r7, r9
 8000e92:	4449      	add	r1, r9
 8000e94:	f1a8 0c02 	sub.w	ip, r8, #2
 8000e98:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e9c:	fb09 f804 	mul.w	r8, r9, r4
 8000ea0:	e7db      	b.n	8000e5a <__udivmoddi4+0x282>
 8000ea2:	4673      	mov	r3, lr
 8000ea4:	e77f      	b.n	8000da6 <__udivmoddi4+0x1ce>
 8000ea6:	4650      	mov	r0, sl
 8000ea8:	e766      	b.n	8000d78 <__udivmoddi4+0x1a0>
 8000eaa:	4608      	mov	r0, r1
 8000eac:	e6fd      	b.n	8000caa <__udivmoddi4+0xd2>
 8000eae:	443b      	add	r3, r7
 8000eb0:	3a02      	subs	r2, #2
 8000eb2:	e733      	b.n	8000d1c <__udivmoddi4+0x144>
 8000eb4:	f1ac 0c02 	sub.w	ip, ip, #2
 8000eb8:	443b      	add	r3, r7
 8000eba:	e71c      	b.n	8000cf6 <__udivmoddi4+0x11e>
 8000ebc:	4649      	mov	r1, r9
 8000ebe:	e79c      	b.n	8000dfa <__udivmoddi4+0x222>
 8000ec0:	eba1 0109 	sub.w	r1, r1, r9
 8000ec4:	46c4      	mov	ip, r8
 8000ec6:	fbb1 f9fe 	udiv	r9, r1, lr
 8000eca:	fb09 f804 	mul.w	r8, r9, r4
 8000ece:	e7c4      	b.n	8000e5a <__udivmoddi4+0x282>

08000ed0 <__aeabi_idiv0>:
 8000ed0:	4770      	bx	lr
 8000ed2:	bf00      	nop

08000ed4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000ed4:	b580      	push	{r7, lr}
 8000ed6:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000ed8:	f001 fa45 	bl	8002366 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000edc:	f000 f83a 	bl	8000f54 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000ee0:	f000 f928 	bl	8001134 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000ee4:	f000 f8f6 	bl	80010d4 <MX_USART2_UART_Init>
  MX_SPI3_Init();
 8000ee8:	f000 f886 	bl	8000ff8 <MX_SPI3_Init>
  MX_USART1_UART_Init();
 8000eec:	f000 f8c2 	bl	8001074 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
  OLED_Init();
 8000ef0:	f000 fa18 	bl	8001324 <OLED_Init>
   OLED_DisplayColor(0xF800); HAL_Delay(300);  // Red test
 8000ef4:	f44f 4078 	mov.w	r0, #63488	@ 0xf800
 8000ef8:	f000 fccc 	bl	8001894 <OLED_DisplayColor>
 8000efc:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 8000f00:	f001 faa6 	bl	8002450 <HAL_Delay>
   OLED_DisplayColor(0x07E0); HAL_Delay(300);  // Green test
 8000f04:	f44f 60fc 	mov.w	r0, #2016	@ 0x7e0
 8000f08:	f000 fcc4 	bl	8001894 <OLED_DisplayColor>
 8000f0c:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 8000f10:	f001 fa9e 	bl	8002450 <HAL_Delay>
   OLED_DisplayColor(0x001F); HAL_Delay(300);  // Blue test
 8000f14:	201f      	movs	r0, #31
 8000f16:	f000 fcbd 	bl	8001894 <OLED_DisplayColor>
 8000f1a:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 8000f1e:	f001 fa97 	bl	8002450 <HAL_Delay>

  printf("\n\n-------Start Flightcontrol--------\n");
 8000f22:	4808      	ldr	r0, [pc, #32]	@ (8000f44 <main+0x70>)
 8000f24:	f005 fdd2 	bl	8006acc <puts>

  HAL_UARTEx_ReceiveToIdle_IT(&huart1, rx_buffer, RX_BUFFER_SIZE);
 8000f28:	220e      	movs	r2, #14
 8000f2a:	4907      	ldr	r1, [pc, #28]	@ (8000f48 <main+0x74>)
 8000f2c:	4807      	ldr	r0, [pc, #28]	@ (8000f4c <main+0x78>)
 8000f2e:	f004 fffd 	bl	8005f2c <HAL_UARTEx_ReceiveToIdle_IT>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  OLED_DrawCompass(heading);
 8000f32:	4b07      	ldr	r3, [pc, #28]	@ (8000f50 <main+0x7c>)
 8000f34:	edd3 7a00 	vldr	s15, [r3]
 8000f38:	eeb0 0a67 	vmov.f32	s0, s15
 8000f3c:	f000 fe90 	bl	8001c60 <OLED_DrawCompass>
 8000f40:	e7f7      	b.n	8000f32 <main+0x5e>
 8000f42:	bf00      	nop
 8000f44:	08009e78 	.word	0x08009e78
 8000f48:	200003b0 	.word	0x200003b0
 8000f4c:	20000260 	.word	0x20000260
 8000f50:	200003cc 	.word	0x200003cc

08000f54 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000f54:	b580      	push	{r7, lr}
 8000f56:	b096      	sub	sp, #88	@ 0x58
 8000f58:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000f5a:	f107 0314 	add.w	r3, r7, #20
 8000f5e:	2244      	movs	r2, #68	@ 0x44
 8000f60:	2100      	movs	r1, #0
 8000f62:	4618      	mov	r0, r3
 8000f64:	f005 fec8 	bl	8006cf8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000f68:	463b      	mov	r3, r7
 8000f6a:	2200      	movs	r2, #0
 8000f6c:	601a      	str	r2, [r3, #0]
 8000f6e:	605a      	str	r2, [r3, #4]
 8000f70:	609a      	str	r2, [r3, #8]
 8000f72:	60da      	str	r2, [r3, #12]
 8000f74:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8000f76:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8000f7a:	f001 fe43 	bl	8002c04 <HAL_PWREx_ControlVoltageScaling>
 8000f7e:	4603      	mov	r3, r0
 8000f80:	2b00      	cmp	r3, #0
 8000f82:	d001      	beq.n	8000f88 <SystemClock_Config+0x34>
  {
    Error_Handler();
 8000f84:	f000 f9c2 	bl	800130c <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 8000f88:	2310      	movs	r3, #16
 8000f8a:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8000f8c:	2301      	movs	r3, #1
 8000f8e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8000f90:	2300      	movs	r3, #0
 8000f92:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8000f94:	2360      	movs	r3, #96	@ 0x60
 8000f96:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000f98:	2302      	movs	r3, #2
 8000f9a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 8000f9c:	2301      	movs	r3, #1
 8000f9e:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8000fa0:	2301      	movs	r3, #1
 8000fa2:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 16;
 8000fa4:	2310      	movs	r3, #16
 8000fa6:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8000fa8:	2307      	movs	r3, #7
 8000faa:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000fac:	2302      	movs	r3, #2
 8000fae:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000fb0:	2302      	movs	r3, #2
 8000fb2:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000fb4:	f107 0314 	add.w	r3, r7, #20
 8000fb8:	4618      	mov	r0, r3
 8000fba:	f001 fe79 	bl	8002cb0 <HAL_RCC_OscConfig>
 8000fbe:	4603      	mov	r3, r0
 8000fc0:	2b00      	cmp	r3, #0
 8000fc2:	d001      	beq.n	8000fc8 <SystemClock_Config+0x74>
  {
    Error_Handler();
 8000fc4:	f000 f9a2 	bl	800130c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000fc8:	230f      	movs	r3, #15
 8000fca:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000fcc:	2303      	movs	r3, #3
 8000fce:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000fd0:	2300      	movs	r3, #0
 8000fd2:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000fd4:	2300      	movs	r3, #0
 8000fd6:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000fd8:	2300      	movs	r3, #0
 8000fda:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000fdc:	463b      	mov	r3, r7
 8000fde:	2101      	movs	r1, #1
 8000fe0:	4618      	mov	r0, r3
 8000fe2:	f002 fa79 	bl	80034d8 <HAL_RCC_ClockConfig>
 8000fe6:	4603      	mov	r3, r0
 8000fe8:	2b00      	cmp	r3, #0
 8000fea:	d001      	beq.n	8000ff0 <SystemClock_Config+0x9c>
  {
    Error_Handler();
 8000fec:	f000 f98e 	bl	800130c <Error_Handler>
  }
}
 8000ff0:	bf00      	nop
 8000ff2:	3758      	adds	r7, #88	@ 0x58
 8000ff4:	46bd      	mov	sp, r7
 8000ff6:	bd80      	pop	{r7, pc}

08000ff8 <MX_SPI3_Init>:
  * @brief SPI3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI3_Init(void)
{
 8000ff8:	b580      	push	{r7, lr}
 8000ffa:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  /* SPI3 parameter configuration*/
  hspi3.Instance = SPI3;
 8000ffc:	4b1b      	ldr	r3, [pc, #108]	@ (800106c <MX_SPI3_Init+0x74>)
 8000ffe:	4a1c      	ldr	r2, [pc, #112]	@ (8001070 <MX_SPI3_Init+0x78>)
 8001000:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 8001002:	4b1a      	ldr	r3, [pc, #104]	@ (800106c <MX_SPI3_Init+0x74>)
 8001004:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001008:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 800100a:	4b18      	ldr	r3, [pc, #96]	@ (800106c <MX_SPI3_Init+0x74>)
 800100c:	2200      	movs	r2, #0
 800100e:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 8001010:	4b16      	ldr	r3, [pc, #88]	@ (800106c <MX_SPI3_Init+0x74>)
 8001012:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8001016:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001018:	4b14      	ldr	r3, [pc, #80]	@ (800106c <MX_SPI3_Init+0x74>)
 800101a:	2200      	movs	r2, #0
 800101c:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 800101e:	4b13      	ldr	r3, [pc, #76]	@ (800106c <MX_SPI3_Init+0x74>)
 8001020:	2200      	movs	r2, #0
 8001022:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8001024:	4b11      	ldr	r3, [pc, #68]	@ (800106c <MX_SPI3_Init+0x74>)
 8001026:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800102a:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800102c:	4b0f      	ldr	r3, [pc, #60]	@ (800106c <MX_SPI3_Init+0x74>)
 800102e:	2200      	movs	r2, #0
 8001030:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001032:	4b0e      	ldr	r3, [pc, #56]	@ (800106c <MX_SPI3_Init+0x74>)
 8001034:	2200      	movs	r2, #0
 8001036:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8001038:	4b0c      	ldr	r3, [pc, #48]	@ (800106c <MX_SPI3_Init+0x74>)
 800103a:	2200      	movs	r2, #0
 800103c:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800103e:	4b0b      	ldr	r3, [pc, #44]	@ (800106c <MX_SPI3_Init+0x74>)
 8001040:	2200      	movs	r2, #0
 8001042:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi3.Init.CRCPolynomial = 7;
 8001044:	4b09      	ldr	r3, [pc, #36]	@ (800106c <MX_SPI3_Init+0x74>)
 8001046:	2207      	movs	r2, #7
 8001048:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi3.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 800104a:	4b08      	ldr	r3, [pc, #32]	@ (800106c <MX_SPI3_Init+0x74>)
 800104c:	2200      	movs	r2, #0
 800104e:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8001050:	4b06      	ldr	r3, [pc, #24]	@ (800106c <MX_SPI3_Init+0x74>)
 8001052:	2208      	movs	r2, #8
 8001054:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8001056:	4805      	ldr	r0, [pc, #20]	@ (800106c <MX_SPI3_Init+0x74>)
 8001058:	f002 ff4a 	bl	8003ef0 <HAL_SPI_Init>
 800105c:	4603      	mov	r3, r0
 800105e:	2b00      	cmp	r3, #0
 8001060:	d001      	beq.n	8001066 <MX_SPI3_Init+0x6e>
  {
    Error_Handler();
 8001062:	f000 f953 	bl	800130c <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 8001066:	bf00      	nop
 8001068:	bd80      	pop	{r7, pc}
 800106a:	bf00      	nop
 800106c:	200001fc 	.word	0x200001fc
 8001070:	40003c00 	.word	0x40003c00

08001074 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001074:	b580      	push	{r7, lr}
 8001076:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001078:	4b14      	ldr	r3, [pc, #80]	@ (80010cc <MX_USART1_UART_Init+0x58>)
 800107a:	4a15      	ldr	r2, [pc, #84]	@ (80010d0 <MX_USART1_UART_Init+0x5c>)
 800107c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800107e:	4b13      	ldr	r3, [pc, #76]	@ (80010cc <MX_USART1_UART_Init+0x58>)
 8001080:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001084:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001086:	4b11      	ldr	r3, [pc, #68]	@ (80010cc <MX_USART1_UART_Init+0x58>)
 8001088:	2200      	movs	r2, #0
 800108a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800108c:	4b0f      	ldr	r3, [pc, #60]	@ (80010cc <MX_USART1_UART_Init+0x58>)
 800108e:	2200      	movs	r2, #0
 8001090:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001092:	4b0e      	ldr	r3, [pc, #56]	@ (80010cc <MX_USART1_UART_Init+0x58>)
 8001094:	2200      	movs	r2, #0
 8001096:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001098:	4b0c      	ldr	r3, [pc, #48]	@ (80010cc <MX_USART1_UART_Init+0x58>)
 800109a:	220c      	movs	r2, #12
 800109c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800109e:	4b0b      	ldr	r3, [pc, #44]	@ (80010cc <MX_USART1_UART_Init+0x58>)
 80010a0:	2200      	movs	r2, #0
 80010a2:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80010a4:	4b09      	ldr	r3, [pc, #36]	@ (80010cc <MX_USART1_UART_Init+0x58>)
 80010a6:	2200      	movs	r2, #0
 80010a8:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80010aa:	4b08      	ldr	r3, [pc, #32]	@ (80010cc <MX_USART1_UART_Init+0x58>)
 80010ac:	2200      	movs	r2, #0
 80010ae:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80010b0:	4b06      	ldr	r3, [pc, #24]	@ (80010cc <MX_USART1_UART_Init+0x58>)
 80010b2:	2200      	movs	r2, #0
 80010b4:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80010b6:	4805      	ldr	r0, [pc, #20]	@ (80010cc <MX_USART1_UART_Init+0x58>)
 80010b8:	f003 fc2a 	bl	8004910 <HAL_UART_Init>
 80010bc:	4603      	mov	r3, r0
 80010be:	2b00      	cmp	r3, #0
 80010c0:	d001      	beq.n	80010c6 <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 80010c2:	f000 f923 	bl	800130c <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80010c6:	bf00      	nop
 80010c8:	bd80      	pop	{r7, pc}
 80010ca:	bf00      	nop
 80010cc:	20000260 	.word	0x20000260
 80010d0:	40013800 	.word	0x40013800

080010d4 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80010d4:	b580      	push	{r7, lr}
 80010d6:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80010d8:	4b14      	ldr	r3, [pc, #80]	@ (800112c <MX_USART2_UART_Init+0x58>)
 80010da:	4a15      	ldr	r2, [pc, #84]	@ (8001130 <MX_USART2_UART_Init+0x5c>)
 80010dc:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80010de:	4b13      	ldr	r3, [pc, #76]	@ (800112c <MX_USART2_UART_Init+0x58>)
 80010e0:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80010e4:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80010e6:	4b11      	ldr	r3, [pc, #68]	@ (800112c <MX_USART2_UART_Init+0x58>)
 80010e8:	2200      	movs	r2, #0
 80010ea:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80010ec:	4b0f      	ldr	r3, [pc, #60]	@ (800112c <MX_USART2_UART_Init+0x58>)
 80010ee:	2200      	movs	r2, #0
 80010f0:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80010f2:	4b0e      	ldr	r3, [pc, #56]	@ (800112c <MX_USART2_UART_Init+0x58>)
 80010f4:	2200      	movs	r2, #0
 80010f6:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80010f8:	4b0c      	ldr	r3, [pc, #48]	@ (800112c <MX_USART2_UART_Init+0x58>)
 80010fa:	220c      	movs	r2, #12
 80010fc:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80010fe:	4b0b      	ldr	r3, [pc, #44]	@ (800112c <MX_USART2_UART_Init+0x58>)
 8001100:	2200      	movs	r2, #0
 8001102:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001104:	4b09      	ldr	r3, [pc, #36]	@ (800112c <MX_USART2_UART_Init+0x58>)
 8001106:	2200      	movs	r2, #0
 8001108:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800110a:	4b08      	ldr	r3, [pc, #32]	@ (800112c <MX_USART2_UART_Init+0x58>)
 800110c:	2200      	movs	r2, #0
 800110e:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001110:	4b06      	ldr	r3, [pc, #24]	@ (800112c <MX_USART2_UART_Init+0x58>)
 8001112:	2200      	movs	r2, #0
 8001114:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001116:	4805      	ldr	r0, [pc, #20]	@ (800112c <MX_USART2_UART_Init+0x58>)
 8001118:	f003 fbfa 	bl	8004910 <HAL_UART_Init>
 800111c:	4603      	mov	r3, r0
 800111e:	2b00      	cmp	r3, #0
 8001120:	d001      	beq.n	8001126 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8001122:	f000 f8f3 	bl	800130c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001126:	bf00      	nop
 8001128:	bd80      	pop	{r7, pc}
 800112a:	bf00      	nop
 800112c:	200002e8 	.word	0x200002e8
 8001130:	40004400 	.word	0x40004400

08001134 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001134:	b580      	push	{r7, lr}
 8001136:	b088      	sub	sp, #32
 8001138:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800113a:	f107 030c 	add.w	r3, r7, #12
 800113e:	2200      	movs	r2, #0
 8001140:	601a      	str	r2, [r3, #0]
 8001142:	605a      	str	r2, [r3, #4]
 8001144:	609a      	str	r2, [r3, #8]
 8001146:	60da      	str	r2, [r3, #12]
 8001148:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800114a:	4b28      	ldr	r3, [pc, #160]	@ (80011ec <MX_GPIO_Init+0xb8>)
 800114c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800114e:	4a27      	ldr	r2, [pc, #156]	@ (80011ec <MX_GPIO_Init+0xb8>)
 8001150:	f043 0304 	orr.w	r3, r3, #4
 8001154:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001156:	4b25      	ldr	r3, [pc, #148]	@ (80011ec <MX_GPIO_Init+0xb8>)
 8001158:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800115a:	f003 0304 	and.w	r3, r3, #4
 800115e:	60bb      	str	r3, [r7, #8]
 8001160:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001162:	4b22      	ldr	r3, [pc, #136]	@ (80011ec <MX_GPIO_Init+0xb8>)
 8001164:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001166:	4a21      	ldr	r2, [pc, #132]	@ (80011ec <MX_GPIO_Init+0xb8>)
 8001168:	f043 0301 	orr.w	r3, r3, #1
 800116c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800116e:	4b1f      	ldr	r3, [pc, #124]	@ (80011ec <MX_GPIO_Init+0xb8>)
 8001170:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001172:	f003 0301 	and.w	r3, r3, #1
 8001176:	607b      	str	r3, [r7, #4]
 8001178:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800117a:	4b1c      	ldr	r3, [pc, #112]	@ (80011ec <MX_GPIO_Init+0xb8>)
 800117c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800117e:	4a1b      	ldr	r2, [pc, #108]	@ (80011ec <MX_GPIO_Init+0xb8>)
 8001180:	f043 0302 	orr.w	r3, r3, #2
 8001184:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001186:	4b19      	ldr	r3, [pc, #100]	@ (80011ec <MX_GPIO_Init+0xb8>)
 8001188:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800118a:	f003 0302 	and.w	r3, r3, #2
 800118e:	603b      	str	r3, [r7, #0]
 8001190:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(RST_OLED_GPIO_Port, RST_OLED_Pin, GPIO_PIN_RESET);
 8001192:	2200      	movs	r2, #0
 8001194:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001198:	4815      	ldr	r0, [pc, #84]	@ (80011f0 <MX_GPIO_Init+0xbc>)
 800119a:	f001 fd0d 	bl	8002bb8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, CS_OLED_Pin|DC_OLED_Pin, GPIO_PIN_RESET);
 800119e:	2200      	movs	r2, #0
 80011a0:	2103      	movs	r1, #3
 80011a2:	4814      	ldr	r0, [pc, #80]	@ (80011f4 <MX_GPIO_Init+0xc0>)
 80011a4:	f001 fd08 	bl	8002bb8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : RST_OLED_Pin */
  GPIO_InitStruct.Pin = RST_OLED_Pin;
 80011a8:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80011ac:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80011ae:	2301      	movs	r3, #1
 80011b0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011b2:	2300      	movs	r3, #0
 80011b4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80011b6:	2300      	movs	r3, #0
 80011b8:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(RST_OLED_GPIO_Port, &GPIO_InitStruct);
 80011ba:	f107 030c 	add.w	r3, r7, #12
 80011be:	4619      	mov	r1, r3
 80011c0:	480b      	ldr	r0, [pc, #44]	@ (80011f0 <MX_GPIO_Init+0xbc>)
 80011c2:	f001 fb8f 	bl	80028e4 <HAL_GPIO_Init>

  /*Configure GPIO pins : CS_OLED_Pin DC_OLED_Pin */
  GPIO_InitStruct.Pin = CS_OLED_Pin|DC_OLED_Pin;
 80011c6:	2303      	movs	r3, #3
 80011c8:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80011ca:	2301      	movs	r3, #1
 80011cc:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011ce:	2300      	movs	r3, #0
 80011d0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80011d2:	2300      	movs	r3, #0
 80011d4:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80011d6:	f107 030c 	add.w	r3, r7, #12
 80011da:	4619      	mov	r1, r3
 80011dc:	4805      	ldr	r0, [pc, #20]	@ (80011f4 <MX_GPIO_Init+0xc0>)
 80011de:	f001 fb81 	bl	80028e4 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80011e2:	bf00      	nop
 80011e4:	3720      	adds	r7, #32
 80011e6:	46bd      	mov	sp, r7
 80011e8:	bd80      	pop	{r7, pc}
 80011ea:	bf00      	nop
 80011ec:	40021000 	.word	0x40021000
 80011f0:	48000800 	.word	0x48000800
 80011f4:	48000400 	.word	0x48000400

080011f8 <HAL_UARTEx_RxEventCallback>:

/* USER CODE BEGIN 4 */
void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size){
 80011f8:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 80011fc:	b088      	sub	sp, #32
 80011fe:	af06      	add	r7, sp, #24
 8001200:	6078      	str	r0, [r7, #4]
 8001202:	460b      	mov	r3, r1
 8001204:	807b      	strh	r3, [r7, #2]
	if (huart->Instance == USART1)
 8001206:	687b      	ldr	r3, [r7, #4]
 8001208:	681b      	ldr	r3, [r3, #0]
 800120a:	4a35      	ldr	r2, [pc, #212]	@ (80012e0 <HAL_UARTEx_RxEventCallback+0xe8>)
 800120c:	4293      	cmp	r3, r2
 800120e:	d161      	bne.n	80012d4 <HAL_UARTEx_RxEventCallback+0xdc>
	    {
	        if (rx_buffer[0] == 0xAA && rx_buffer[1] == 0x33)	//2tes Stm board....IMU
 8001210:	4b34      	ldr	r3, [pc, #208]	@ (80012e4 <HAL_UARTEx_RxEventCallback+0xec>)
 8001212:	781b      	ldrb	r3, [r3, #0]
 8001214:	2baa      	cmp	r3, #170	@ 0xaa
 8001216:	d140      	bne.n	800129a <HAL_UARTEx_RxEventCallback+0xa2>
 8001218:	4b32      	ldr	r3, [pc, #200]	@ (80012e4 <HAL_UARTEx_RxEventCallback+0xec>)
 800121a:	785b      	ldrb	r3, [r3, #1]
 800121c:	2b33      	cmp	r3, #51	@ 0x33
 800121e:	d13c      	bne.n	800129a <HAL_UARTEx_RxEventCallback+0xa2>
	        {
	            memcpy(&roll,  &rx_buffer[2],  4);
 8001220:	4b30      	ldr	r3, [pc, #192]	@ (80012e4 <HAL_UARTEx_RxEventCallback+0xec>)
 8001222:	f8d3 3002 	ldr.w	r3, [r3, #2]
 8001226:	461a      	mov	r2, r3
 8001228:	4b2f      	ldr	r3, [pc, #188]	@ (80012e8 <HAL_UARTEx_RxEventCallback+0xf0>)
 800122a:	601a      	str	r2, [r3, #0]
	            memcpy(&pitch, &rx_buffer[6],  4);
 800122c:	4b2d      	ldr	r3, [pc, #180]	@ (80012e4 <HAL_UARTEx_RxEventCallback+0xec>)
 800122e:	f8d3 3006 	ldr.w	r3, [r3, #6]
 8001232:	461a      	mov	r2, r3
 8001234:	4b2d      	ldr	r3, [pc, #180]	@ (80012ec <HAL_UARTEx_RxEventCallback+0xf4>)
 8001236:	601a      	str	r2, [r3, #0]
	            memcpy(&yaw,   &rx_buffer[10], 4);
 8001238:	4b2a      	ldr	r3, [pc, #168]	@ (80012e4 <HAL_UARTEx_RxEventCallback+0xec>)
 800123a:	f8d3 300a 	ldr.w	r3, [r3, #10]
 800123e:	461a      	mov	r2, r3
 8001240:	4b2b      	ldr	r3, [pc, #172]	@ (80012f0 <HAL_UARTEx_RxEventCallback+0xf8>)
 8001242:	601a      	str	r2, [r3, #0]

	            snprintf(message, sizeof(message),"ROLL=%.2f PITCH=%.2f YAW=%.2f\n",roll, pitch, yaw);
 8001244:	4b28      	ldr	r3, [pc, #160]	@ (80012e8 <HAL_UARTEx_RxEventCallback+0xf0>)
 8001246:	681b      	ldr	r3, [r3, #0]
 8001248:	4618      	mov	r0, r3
 800124a:	f7ff f97d 	bl	8000548 <__aeabi_f2d>
 800124e:	4604      	mov	r4, r0
 8001250:	460d      	mov	r5, r1
 8001252:	4b26      	ldr	r3, [pc, #152]	@ (80012ec <HAL_UARTEx_RxEventCallback+0xf4>)
 8001254:	681b      	ldr	r3, [r3, #0]
 8001256:	4618      	mov	r0, r3
 8001258:	f7ff f976 	bl	8000548 <__aeabi_f2d>
 800125c:	4680      	mov	r8, r0
 800125e:	4689      	mov	r9, r1
 8001260:	4b23      	ldr	r3, [pc, #140]	@ (80012f0 <HAL_UARTEx_RxEventCallback+0xf8>)
 8001262:	681b      	ldr	r3, [r3, #0]
 8001264:	4618      	mov	r0, r3
 8001266:	f7ff f96f 	bl	8000548 <__aeabi_f2d>
 800126a:	4602      	mov	r2, r0
 800126c:	460b      	mov	r3, r1
 800126e:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8001272:	e9cd 8902 	strd	r8, r9, [sp, #8]
 8001276:	e9cd 4500 	strd	r4, r5, [sp]
 800127a:	4a1e      	ldr	r2, [pc, #120]	@ (80012f4 <HAL_UARTEx_RxEventCallback+0xfc>)
 800127c:	2140      	movs	r1, #64	@ 0x40
 800127e:	481e      	ldr	r0, [pc, #120]	@ (80012f8 <HAL_UARTEx_RxEventCallback+0x100>)
 8001280:	f005 fc2c 	bl	8006adc <sniprintf>
	            HAL_UART_Transmit(&huart2, (uint8_t*)message, strlen(message), HAL_MAX_DELAY);
 8001284:	481c      	ldr	r0, [pc, #112]	@ (80012f8 <HAL_UARTEx_RxEventCallback+0x100>)
 8001286:	f7fe fff3 	bl	8000270 <strlen>
 800128a:	4603      	mov	r3, r0
 800128c:	b29a      	uxth	r2, r3
 800128e:	f04f 33ff 	mov.w	r3, #4294967295
 8001292:	4919      	ldr	r1, [pc, #100]	@ (80012f8 <HAL_UARTEx_RxEventCallback+0x100>)
 8001294:	4819      	ldr	r0, [pc, #100]	@ (80012fc <HAL_UARTEx_RxEventCallback+0x104>)
 8001296:	f003 fb89 	bl	80049ac <HAL_UART_Transmit>
	        }

	        if (rx_buffer[0] == 0xAA && rx_buffer[1] == 0x44)	//2tes Stm board....Kompass
 800129a:	4b12      	ldr	r3, [pc, #72]	@ (80012e4 <HAL_UARTEx_RxEventCallback+0xec>)
 800129c:	781b      	ldrb	r3, [r3, #0]
 800129e:	2baa      	cmp	r3, #170	@ 0xaa
 80012a0:	d113      	bne.n	80012ca <HAL_UARTEx_RxEventCallback+0xd2>
 80012a2:	4b10      	ldr	r3, [pc, #64]	@ (80012e4 <HAL_UARTEx_RxEventCallback+0xec>)
 80012a4:	785b      	ldrb	r3, [r3, #1]
 80012a6:	2b44      	cmp	r3, #68	@ 0x44
 80012a8:	d10f      	bne.n	80012ca <HAL_UARTEx_RxEventCallback+0xd2>
	        {
	            memcpy(&heading,  &rx_buffer[2],  4);
 80012aa:	4b0e      	ldr	r3, [pc, #56]	@ (80012e4 <HAL_UARTEx_RxEventCallback+0xec>)
 80012ac:	f8d3 3002 	ldr.w	r3, [r3, #2]
 80012b0:	461a      	mov	r2, r3
 80012b2:	4b13      	ldr	r3, [pc, #76]	@ (8001300 <HAL_UARTEx_RxEventCallback+0x108>)
 80012b4:	601a      	str	r2, [r3, #0]
	            printf("Heading: %f\n", heading);
 80012b6:	4b12      	ldr	r3, [pc, #72]	@ (8001300 <HAL_UARTEx_RxEventCallback+0x108>)
 80012b8:	681b      	ldr	r3, [r3, #0]
 80012ba:	4618      	mov	r0, r3
 80012bc:	f7ff f944 	bl	8000548 <__aeabi_f2d>
 80012c0:	4602      	mov	r2, r0
 80012c2:	460b      	mov	r3, r1
 80012c4:	480f      	ldr	r0, [pc, #60]	@ (8001304 <HAL_UARTEx_RxEventCallback+0x10c>)
 80012c6:	f005 fb99 	bl	80069fc <iprintf>
	        }

	        HAL_UARTEx_ReceiveToIdle_IT(&huart1, rx_buffer, RX_BUFFER_SIZE);
 80012ca:	220e      	movs	r2, #14
 80012cc:	4905      	ldr	r1, [pc, #20]	@ (80012e4 <HAL_UARTEx_RxEventCallback+0xec>)
 80012ce:	480e      	ldr	r0, [pc, #56]	@ (8001308 <HAL_UARTEx_RxEventCallback+0x110>)
 80012d0:	f004 fe2c 	bl	8005f2c <HAL_UARTEx_ReceiveToIdle_IT>
	    }
}
 80012d4:	bf00      	nop
 80012d6:	3708      	adds	r7, #8
 80012d8:	46bd      	mov	sp, r7
 80012da:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 80012de:	bf00      	nop
 80012e0:	40013800 	.word	0x40013800
 80012e4:	200003b0 	.word	0x200003b0
 80012e8:	200003c0 	.word	0x200003c0
 80012ec:	200003c4 	.word	0x200003c4
 80012f0:	200003c8 	.word	0x200003c8
 80012f4:	08009ea0 	.word	0x08009ea0
 80012f8:	20000370 	.word	0x20000370
 80012fc:	200002e8 	.word	0x200002e8
 8001300:	200003cc 	.word	0x200003cc
 8001304:	08009ec0 	.word	0x08009ec0
 8001308:	20000260 	.word	0x20000260

0800130c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800130c:	b580      	push	{r7, lr}
 800130e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001310:	b672      	cpsid	i
}
 8001312:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  printf("ERRORHANDLER");
 8001314:	4802      	ldr	r0, [pc, #8]	@ (8001320 <Error_Handler+0x14>)
 8001316:	f005 fb71 	bl	80069fc <iprintf>
  while (1)
 800131a:	bf00      	nop
 800131c:	e7fd      	b.n	800131a <Error_Handler+0xe>
 800131e:	bf00      	nop
 8001320:	08009ed0 	.word	0x08009ed0

08001324 <OLED_Init>:

// ===================================================================================
// Funktions-Implementierungen
// ===================================================================================

void OLED_Init(void) {
 8001324:	b580      	push	{r7, lr}
 8001326:	af00      	add	r7, sp, #0
    OLED_Reset();
 8001328:	f000 f80e 	bl	8001348 <OLED_Reset>
    HAL_Delay(50);
 800132c:	2032      	movs	r0, #50	@ 0x32
 800132e:	f001 f88f 	bl	8002450 <HAL_Delay>

    OLED_WriteCommand(SSD1351_CMD_SET_DISPLAY_OFF); // Display erst ausschalten
 8001332:	20ae      	movs	r0, #174	@ 0xae
 8001334:	f000 f820 	bl	8001378 <OLED_WriteCommand>
    // Hier knnten weitere Initialisierungsbefehle stehen (z.B. MUX Ratio, Remap, Clock Div...)

    OLED_Clear(); // Bildschirm leeren
 8001338:	f000 fb1e 	bl	8001978 <OLED_Clear>
    OLED_WriteCommand(SSD1351_CMD_SET_DISPLAY_ON);  // Display einschalten
 800133c:	20af      	movs	r0, #175	@ 0xaf
 800133e:	f000 f81b 	bl	8001378 <OLED_WriteCommand>
}
 8001342:	bf00      	nop
 8001344:	bd80      	pop	{r7, pc}
	...

08001348 <OLED_Reset>:

void OLED_Reset(void) {
 8001348:	b580      	push	{r7, lr}
 800134a:	af00      	add	r7, sp, #0
    // Annahme: Die GPIO-Definitionen (z.B. RESET_GPIO_Port) kommen aus main.h
    HAL_GPIO_WritePin(RST_OLED_GPIO_Port, RST_OLED_Pin, GPIO_PIN_RESET);
 800134c:	2200      	movs	r2, #0
 800134e:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001352:	4808      	ldr	r0, [pc, #32]	@ (8001374 <OLED_Reset+0x2c>)
 8001354:	f001 fc30 	bl	8002bb8 <HAL_GPIO_WritePin>
    HAL_Delay (10);
 8001358:	200a      	movs	r0, #10
 800135a:	f001 f879 	bl	8002450 <HAL_Delay>
    HAL_GPIO_WritePin(RST_OLED_GPIO_Port, RST_OLED_Pin, GPIO_PIN_SET);
 800135e:	2201      	movs	r2, #1
 8001360:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001364:	4803      	ldr	r0, [pc, #12]	@ (8001374 <OLED_Reset+0x2c>)
 8001366:	f001 fc27 	bl	8002bb8 <HAL_GPIO_WritePin>
    HAL_Delay (10);
 800136a:	200a      	movs	r0, #10
 800136c:	f001 f870 	bl	8002450 <HAL_Delay>
}
 8001370:	bf00      	nop
 8001372:	bd80      	pop	{r7, pc}
 8001374:	48000800 	.word	0x48000800

08001378 <OLED_WriteCommand>:

void OLED_WriteCommand(uint8_t command) {
 8001378:	b580      	push	{r7, lr}
 800137a:	b082      	sub	sp, #8
 800137c:	af00      	add	r7, sp, #0
 800137e:	4603      	mov	r3, r0
 8001380:	71fb      	strb	r3, [r7, #7]
    HAL_GPIO_WritePin(DC_OLED_GPIO_Port, DC_OLED_Pin, GPIO_PIN_RESET);  // DC low fr Befehl
 8001382:	2200      	movs	r2, #0
 8001384:	2102      	movs	r1, #2
 8001386:	480c      	ldr	r0, [pc, #48]	@ (80013b8 <OLED_WriteCommand+0x40>)
 8001388:	f001 fc16 	bl	8002bb8 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(CS_OLED_GPIO_Port, CS_OLED_Pin, GPIO_PIN_RESET);  // CS low -> Gert auswhlen
 800138c:	2200      	movs	r2, #0
 800138e:	2101      	movs	r1, #1
 8001390:	4809      	ldr	r0, [pc, #36]	@ (80013b8 <OLED_WriteCommand+0x40>)
 8001392:	f001 fc11 	bl	8002bb8 <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&hspi3, &command, 1, HAL_MAX_DELAY);
 8001396:	1df9      	adds	r1, r7, #7
 8001398:	f04f 33ff 	mov.w	r3, #4294967295
 800139c:	2201      	movs	r2, #1
 800139e:	4807      	ldr	r0, [pc, #28]	@ (80013bc <OLED_WriteCommand+0x44>)
 80013a0:	f002 fe49 	bl	8004036 <HAL_SPI_Transmit>
    HAL_GPIO_WritePin(CS_OLED_GPIO_Port, CS_OLED_Pin, GPIO_PIN_SET);    // CS high -> Auswahl aufheben
 80013a4:	2201      	movs	r2, #1
 80013a6:	2101      	movs	r1, #1
 80013a8:	4803      	ldr	r0, [pc, #12]	@ (80013b8 <OLED_WriteCommand+0x40>)
 80013aa:	f001 fc05 	bl	8002bb8 <HAL_GPIO_WritePin>
}
 80013ae:	bf00      	nop
 80013b0:	3708      	adds	r7, #8
 80013b2:	46bd      	mov	sp, r7
 80013b4:	bd80      	pop	{r7, pc}
 80013b6:	bf00      	nop
 80013b8:	48000400 	.word	0x48000400
 80013bc:	200001fc 	.word	0x200001fc

080013c0 <OLED_WriteData>:

void OLED_WriteData(uint8_t data) {
 80013c0:	b580      	push	{r7, lr}
 80013c2:	b082      	sub	sp, #8
 80013c4:	af00      	add	r7, sp, #0
 80013c6:	4603      	mov	r3, r0
 80013c8:	71fb      	strb	r3, [r7, #7]
    HAL_GPIO_WritePin(DC_OLED_GPIO_Port, DC_OLED_Pin, GPIO_PIN_SET);    // DC high fr Daten
 80013ca:	2201      	movs	r2, #1
 80013cc:	2102      	movs	r1, #2
 80013ce:	480c      	ldr	r0, [pc, #48]	@ (8001400 <OLED_WriteData+0x40>)
 80013d0:	f001 fbf2 	bl	8002bb8 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(CS_OLED_GPIO_Port, CS_OLED_Pin, GPIO_PIN_RESET);  // CS low -> Gert auswhlen
 80013d4:	2200      	movs	r2, #0
 80013d6:	2101      	movs	r1, #1
 80013d8:	4809      	ldr	r0, [pc, #36]	@ (8001400 <OLED_WriteData+0x40>)
 80013da:	f001 fbed 	bl	8002bb8 <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&hspi3, &data, 1, HAL_MAX_DELAY);
 80013de:	1df9      	adds	r1, r7, #7
 80013e0:	f04f 33ff 	mov.w	r3, #4294967295
 80013e4:	2201      	movs	r2, #1
 80013e6:	4807      	ldr	r0, [pc, #28]	@ (8001404 <OLED_WriteData+0x44>)
 80013e8:	f002 fe25 	bl	8004036 <HAL_SPI_Transmit>
    HAL_GPIO_WritePin(CS_OLED_GPIO_Port, CS_OLED_Pin, GPIO_PIN_SET);    // CS high -> Auswahl aufheben
 80013ec:	2201      	movs	r2, #1
 80013ee:	2101      	movs	r1, #1
 80013f0:	4803      	ldr	r0, [pc, #12]	@ (8001400 <OLED_WriteData+0x40>)
 80013f2:	f001 fbe1 	bl	8002bb8 <HAL_GPIO_WritePin>
}
 80013f6:	bf00      	nop
 80013f8:	3708      	adds	r7, #8
 80013fa:	46bd      	mov	sp, r7
 80013fc:	bd80      	pop	{r7, pc}
 80013fe:	bf00      	nop
 8001400:	48000400 	.word	0x48000400
 8001404:	200001fc 	.word	0x200001fc

08001408 <OLED_FillRun>:

void OLED_FillRun(uint16_t x, uint16_t y, uint16_t len, uint16_t color)
{
 8001408:	b590      	push	{r4, r7, lr}
 800140a:	b097      	sub	sp, #92	@ 0x5c
 800140c:	af00      	add	r7, sp, #0
 800140e:	4604      	mov	r4, r0
 8001410:	4608      	mov	r0, r1
 8001412:	4611      	mov	r1, r2
 8001414:	461a      	mov	r2, r3
 8001416:	4623      	mov	r3, r4
 8001418:	80fb      	strh	r3, [r7, #6]
 800141a:	4603      	mov	r3, r0
 800141c:	80bb      	strh	r3, [r7, #4]
 800141e:	460b      	mov	r3, r1
 8001420:	807b      	strh	r3, [r7, #2]
 8001422:	4613      	mov	r3, r2
 8001424:	803b      	strh	r3, [r7, #0]
    if (y >= OLED_HEIGHT || x >= OLED_WIDTH || len == 0) return;
 8001426:	88bb      	ldrh	r3, [r7, #4]
 8001428:	2b5f      	cmp	r3, #95	@ 0x5f
 800142a:	f200 808f 	bhi.w	800154c <OLED_FillRun+0x144>
 800142e:	88fb      	ldrh	r3, [r7, #6]
 8001430:	2b7f      	cmp	r3, #127	@ 0x7f
 8001432:	f200 808b 	bhi.w	800154c <OLED_FillRun+0x144>
 8001436:	887b      	ldrh	r3, [r7, #2]
 8001438:	2b00      	cmp	r3, #0
 800143a:	f000 8087 	beq.w	800154c <OLED_FillRun+0x144>
    if (x + len > OLED_WIDTH) len = OLED_WIDTH - x;
 800143e:	88fa      	ldrh	r2, [r7, #6]
 8001440:	887b      	ldrh	r3, [r7, #2]
 8001442:	4413      	add	r3, r2
 8001444:	2b80      	cmp	r3, #128	@ 0x80
 8001446:	dd03      	ble.n	8001450 <OLED_FillRun+0x48>
 8001448:	88fb      	ldrh	r3, [r7, #6]
 800144a:	f1c3 0380 	rsb	r3, r3, #128	@ 0x80
 800144e:	807b      	strh	r3, [r7, #2]

    // set window for single row from x..x+len-1
    OLED_WriteCommand(SSD1351_CMD_SET_COLUMN_ADDR);
 8001450:	2015      	movs	r0, #21
 8001452:	f7ff ff91 	bl	8001378 <OLED_WriteCommand>
    OLED_WriteData(x);
 8001456:	88fb      	ldrh	r3, [r7, #6]
 8001458:	b2db      	uxtb	r3, r3
 800145a:	4618      	mov	r0, r3
 800145c:	f7ff ffb0 	bl	80013c0 <OLED_WriteData>
    OLED_WriteData(x + len - 1);
 8001460:	88fb      	ldrh	r3, [r7, #6]
 8001462:	b2da      	uxtb	r2, r3
 8001464:	887b      	ldrh	r3, [r7, #2]
 8001466:	b2db      	uxtb	r3, r3
 8001468:	4413      	add	r3, r2
 800146a:	b2db      	uxtb	r3, r3
 800146c:	3b01      	subs	r3, #1
 800146e:	b2db      	uxtb	r3, r3
 8001470:	4618      	mov	r0, r3
 8001472:	f7ff ffa5 	bl	80013c0 <OLED_WriteData>
    OLED_WriteCommand(SSD1351_CMD_SET_ROW_ADDR);
 8001476:	2075      	movs	r0, #117	@ 0x75
 8001478:	f7ff ff7e 	bl	8001378 <OLED_WriteCommand>
    OLED_WriteData(y);
 800147c:	88bb      	ldrh	r3, [r7, #4]
 800147e:	b2db      	uxtb	r3, r3
 8001480:	4618      	mov	r0, r3
 8001482:	f7ff ff9d 	bl	80013c0 <OLED_WriteData>
    OLED_WriteData(y);
 8001486:	88bb      	ldrh	r3, [r7, #4]
 8001488:	b2db      	uxtb	r3, r3
 800148a:	4618      	mov	r0, r3
 800148c:	f7ff ff98 	bl	80013c0 <OLED_WriteData>
    OLED_WriteCommand(SSD1351_CMD_WRITE_RAM);
 8001490:	205c      	movs	r0, #92	@ 0x5c
 8001492:	f7ff ff71 	bl	8001378 <OLED_WriteCommand>

    // prepare color bytes
    uint8_t hi = (uint8_t)(color >> 8);
 8001496:	883b      	ldrh	r3, [r7, #0]
 8001498:	0a1b      	lsrs	r3, r3, #8
 800149a:	b29b      	uxth	r3, r3
 800149c:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
    uint8_t lo = (uint8_t)(color & 0xFF);
 80014a0:	883b      	ldrh	r3, [r7, #0]
 80014a2:	f887 304e 	strb.w	r3, [r7, #78]	@ 0x4e

    HAL_GPIO_WritePin(DC_OLED_GPIO_Port, DC_OLED_Pin, GPIO_PIN_SET);
 80014a6:	2201      	movs	r2, #1
 80014a8:	2102      	movs	r1, #2
 80014aa:	482a      	ldr	r0, [pc, #168]	@ (8001554 <OLED_FillRun+0x14c>)
 80014ac:	f001 fb84 	bl	8002bb8 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(CS_OLED_GPIO_Port, CS_OLED_Pin, GPIO_PIN_RESET);
 80014b0:	2200      	movs	r2, #0
 80014b2:	2101      	movs	r1, #1
 80014b4:	4827      	ldr	r0, [pc, #156]	@ (8001554 <OLED_FillRun+0x14c>)
 80014b6:	f001 fb7f 	bl	8002bb8 <HAL_GPIO_WritePin>
    // stream len pixels of same color
    // small buffer to batch writes
    uint8_t buf[64];
    for (int i = 0; i < (int)sizeof(buf); i += 2) { buf[i] = hi; buf[i+1] = lo; }
 80014ba:	2300      	movs	r3, #0
 80014bc:	657b      	str	r3, [r7, #84]	@ 0x54
 80014be:	e011      	b.n	80014e4 <OLED_FillRun+0xdc>
 80014c0:	f107 020c 	add.w	r2, r7, #12
 80014c4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80014c6:	4413      	add	r3, r2
 80014c8:	f897 204f 	ldrb.w	r2, [r7, #79]	@ 0x4f
 80014cc:	701a      	strb	r2, [r3, #0]
 80014ce:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80014d0:	3301      	adds	r3, #1
 80014d2:	3358      	adds	r3, #88	@ 0x58
 80014d4:	443b      	add	r3, r7
 80014d6:	f897 204e 	ldrb.w	r2, [r7, #78]	@ 0x4e
 80014da:	f803 2c4c 	strb.w	r2, [r3, #-76]
 80014de:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80014e0:	3302      	adds	r3, #2
 80014e2:	657b      	str	r3, [r7, #84]	@ 0x54
 80014e4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80014e6:	2b3f      	cmp	r3, #63	@ 0x3f
 80014e8:	ddea      	ble.n	80014c0 <OLED_FillRun+0xb8>
    uint16_t remaining = len;
 80014ea:	887b      	ldrh	r3, [r7, #2]
 80014ec:	f8a7 3052 	strh.w	r3, [r7, #82]	@ 0x52
    while (remaining) {
 80014f0:	e022      	b.n	8001538 <OLED_FillRun+0x130>
        uint16_t chunkPixels = remaining;
 80014f2:	f8b7 3052 	ldrh.w	r3, [r7, #82]	@ 0x52
 80014f6:	f8a7 3050 	strh.w	r3, [r7, #80]	@ 0x50
        uint16_t maxPixels = (uint16_t)(sizeof(buf)/2);
 80014fa:	2320      	movs	r3, #32
 80014fc:	f8a7 304c 	strh.w	r3, [r7, #76]	@ 0x4c
        if (chunkPixels > maxPixels) chunkPixels = maxPixels;
 8001500:	f8b7 2050 	ldrh.w	r2, [r7, #80]	@ 0x50
 8001504:	f8b7 304c 	ldrh.w	r3, [r7, #76]	@ 0x4c
 8001508:	429a      	cmp	r2, r3
 800150a:	d903      	bls.n	8001514 <OLED_FillRun+0x10c>
 800150c:	f8b7 304c 	ldrh.w	r3, [r7, #76]	@ 0x4c
 8001510:	f8a7 3050 	strh.w	r3, [r7, #80]	@ 0x50
        HAL_SPI_Transmit(&hspi3, buf, (uint16_t)(chunkPixels * 2), HAL_MAX_DELAY);
 8001514:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 8001518:	005b      	lsls	r3, r3, #1
 800151a:	b29a      	uxth	r2, r3
 800151c:	f107 010c 	add.w	r1, r7, #12
 8001520:	f04f 33ff 	mov.w	r3, #4294967295
 8001524:	480c      	ldr	r0, [pc, #48]	@ (8001558 <OLED_FillRun+0x150>)
 8001526:	f002 fd86 	bl	8004036 <HAL_SPI_Transmit>
        remaining -= chunkPixels;
 800152a:	f8b7 2052 	ldrh.w	r2, [r7, #82]	@ 0x52
 800152e:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 8001532:	1ad3      	subs	r3, r2, r3
 8001534:	f8a7 3052 	strh.w	r3, [r7, #82]	@ 0x52
    while (remaining) {
 8001538:	f8b7 3052 	ldrh.w	r3, [r7, #82]	@ 0x52
 800153c:	2b00      	cmp	r3, #0
 800153e:	d1d8      	bne.n	80014f2 <OLED_FillRun+0xea>
    }
    HAL_GPIO_WritePin(CS_OLED_GPIO_Port, CS_OLED_Pin, GPIO_PIN_SET);
 8001540:	2201      	movs	r2, #1
 8001542:	2101      	movs	r1, #1
 8001544:	4803      	ldr	r0, [pc, #12]	@ (8001554 <OLED_FillRun+0x14c>)
 8001546:	f001 fb37 	bl	8002bb8 <HAL_GPIO_WritePin>
 800154a:	e000      	b.n	800154e <OLED_FillRun+0x146>
    if (y >= OLED_HEIGHT || x >= OLED_WIDTH || len == 0) return;
 800154c:	bf00      	nop
}
 800154e:	375c      	adds	r7, #92	@ 0x5c
 8001550:	46bd      	mov	sp, r7
 8001552:	bd90      	pop	{r4, r7, pc}
 8001554:	48000400 	.word	0x48000400
 8001558:	200001fc 	.word	0x200001fc

0800155c <OLED_DrawPixel>:

// ----------------------------------------------------------------------------------
// Pixel/line helpers (blocking SPI, easy to use for overlays)
// ----------------------------------------------------------------------------------
void OLED_DrawPixel(uint16_t x, uint16_t y, uint16_t color)
{
 800155c:	b580      	push	{r7, lr}
 800155e:	b084      	sub	sp, #16
 8001560:	af00      	add	r7, sp, #0
 8001562:	4603      	mov	r3, r0
 8001564:	80fb      	strh	r3, [r7, #6]
 8001566:	460b      	mov	r3, r1
 8001568:	80bb      	strh	r3, [r7, #4]
 800156a:	4613      	mov	r3, r2
 800156c:	807b      	strh	r3, [r7, #2]
    if (x >= OLED_WIDTH || y >= OLED_HEIGHT) return;
 800156e:	88fb      	ldrh	r3, [r7, #6]
 8001570:	2b7f      	cmp	r3, #127	@ 0x7f
 8001572:	d83f      	bhi.n	80015f4 <OLED_DrawPixel+0x98>
 8001574:	88bb      	ldrh	r3, [r7, #4]
 8001576:	2b5f      	cmp	r3, #95	@ 0x5f
 8001578:	d83c      	bhi.n	80015f4 <OLED_DrawPixel+0x98>

    // set single pixel window
    OLED_WriteCommand(SSD1351_CMD_SET_COLUMN_ADDR);
 800157a:	2015      	movs	r0, #21
 800157c:	f7ff fefc 	bl	8001378 <OLED_WriteCommand>
    OLED_WriteData(x);
 8001580:	88fb      	ldrh	r3, [r7, #6]
 8001582:	b2db      	uxtb	r3, r3
 8001584:	4618      	mov	r0, r3
 8001586:	f7ff ff1b 	bl	80013c0 <OLED_WriteData>
    OLED_WriteData(x);
 800158a:	88fb      	ldrh	r3, [r7, #6]
 800158c:	b2db      	uxtb	r3, r3
 800158e:	4618      	mov	r0, r3
 8001590:	f7ff ff16 	bl	80013c0 <OLED_WriteData>
    OLED_WriteCommand(SSD1351_CMD_SET_ROW_ADDR);
 8001594:	2075      	movs	r0, #117	@ 0x75
 8001596:	f7ff feef 	bl	8001378 <OLED_WriteCommand>
    OLED_WriteData(y);
 800159a:	88bb      	ldrh	r3, [r7, #4]
 800159c:	b2db      	uxtb	r3, r3
 800159e:	4618      	mov	r0, r3
 80015a0:	f7ff ff0e 	bl	80013c0 <OLED_WriteData>
    OLED_WriteData(y);
 80015a4:	88bb      	ldrh	r3, [r7, #4]
 80015a6:	b2db      	uxtb	r3, r3
 80015a8:	4618      	mov	r0, r3
 80015aa:	f7ff ff09 	bl	80013c0 <OLED_WriteData>
    OLED_WriteCommand(SSD1351_CMD_WRITE_RAM);
 80015ae:	205c      	movs	r0, #92	@ 0x5c
 80015b0:	f7ff fee2 	bl	8001378 <OLED_WriteCommand>

    uint8_t buf[2];
    buf[0] = (color >> 8) & 0xFF;
 80015b4:	887b      	ldrh	r3, [r7, #2]
 80015b6:	0a1b      	lsrs	r3, r3, #8
 80015b8:	b29b      	uxth	r3, r3
 80015ba:	b2db      	uxtb	r3, r3
 80015bc:	733b      	strb	r3, [r7, #12]
    buf[1] = color & 0xFF;
 80015be:	887b      	ldrh	r3, [r7, #2]
 80015c0:	b2db      	uxtb	r3, r3
 80015c2:	737b      	strb	r3, [r7, #13]

    HAL_GPIO_WritePin(DC_OLED_GPIO_Port, DC_OLED_Pin, GPIO_PIN_SET);
 80015c4:	2201      	movs	r2, #1
 80015c6:	2102      	movs	r1, #2
 80015c8:	480c      	ldr	r0, [pc, #48]	@ (80015fc <OLED_DrawPixel+0xa0>)
 80015ca:	f001 faf5 	bl	8002bb8 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(CS_OLED_GPIO_Port, CS_OLED_Pin, GPIO_PIN_RESET);
 80015ce:	2200      	movs	r2, #0
 80015d0:	2101      	movs	r1, #1
 80015d2:	480a      	ldr	r0, [pc, #40]	@ (80015fc <OLED_DrawPixel+0xa0>)
 80015d4:	f001 faf0 	bl	8002bb8 <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&hspi3, buf, 2, HAL_MAX_DELAY);
 80015d8:	f107 010c 	add.w	r1, r7, #12
 80015dc:	f04f 33ff 	mov.w	r3, #4294967295
 80015e0:	2202      	movs	r2, #2
 80015e2:	4807      	ldr	r0, [pc, #28]	@ (8001600 <OLED_DrawPixel+0xa4>)
 80015e4:	f002 fd27 	bl	8004036 <HAL_SPI_Transmit>
    HAL_GPIO_WritePin(CS_OLED_GPIO_Port, CS_OLED_Pin, GPIO_PIN_SET);
 80015e8:	2201      	movs	r2, #1
 80015ea:	2101      	movs	r1, #1
 80015ec:	4803      	ldr	r0, [pc, #12]	@ (80015fc <OLED_DrawPixel+0xa0>)
 80015ee:	f001 fae3 	bl	8002bb8 <HAL_GPIO_WritePin>
 80015f2:	e000      	b.n	80015f6 <OLED_DrawPixel+0x9a>
    if (x >= OLED_WIDTH || y >= OLED_HEIGHT) return;
 80015f4:	bf00      	nop
}
 80015f6:	3710      	adds	r7, #16
 80015f8:	46bd      	mov	sp, r7
 80015fa:	bd80      	pop	{r7, pc}
 80015fc:	48000400 	.word	0x48000400
 8001600:	200001fc 	.word	0x200001fc

08001604 <OLED_DrawGlyph6x8_Scaled>:
        }
    }
}

static void OLED_DrawGlyph6x8_Scaled(uint16_t x, uint16_t y, const uint8_t glyph[6], uint16_t color, uint8_t scale)
{
 8001604:	b580      	push	{r7, lr}
 8001606:	b08e      	sub	sp, #56	@ 0x38
 8001608:	af00      	add	r7, sp, #0
 800160a:	60ba      	str	r2, [r7, #8]
 800160c:	461a      	mov	r2, r3
 800160e:	4603      	mov	r3, r0
 8001610:	81fb      	strh	r3, [r7, #14]
 8001612:	460b      	mov	r3, r1
 8001614:	81bb      	strh	r3, [r7, #12]
 8001616:	4613      	mov	r3, r2
 8001618:	80fb      	strh	r3, [r7, #6]
    if (scale == 0) return;
 800161a:	f897 3040 	ldrb.w	r3, [r7, #64]	@ 0x40
 800161e:	2b00      	cmp	r3, #0
 8001620:	d073      	beq.n	800170a <OLED_DrawGlyph6x8_Scaled+0x106>
    // For each glyph row, build horizontal runs across scaled columns
    for (int row = 0; row < 8; ++row) {
 8001622:	2300      	movs	r3, #0
 8001624:	637b      	str	r3, [r7, #52]	@ 0x34
 8001626:	e06c      	b.n	8001702 <OLED_DrawGlyph6x8_Scaled+0xfe>
        // scaled row repeats 'scale' times vertically
        for (int sy = 0; sy < (int)scale; ++sy) {
 8001628:	2300      	movs	r3, #0
 800162a:	633b      	str	r3, [r7, #48]	@ 0x30
 800162c:	e061      	b.n	80016f2 <OLED_DrawGlyph6x8_Scaled+0xee>
            int runStart = -1;
 800162e:	f04f 33ff 	mov.w	r3, #4294967295
 8001632:	62fb      	str	r3, [r7, #44]	@ 0x2c
            int runLen = 0;
 8001634:	2300      	movs	r3, #0
 8001636:	62bb      	str	r3, [r7, #40]	@ 0x28
            int baseY = y + row * scale + sy;
 8001638:	89ba      	ldrh	r2, [r7, #12]
 800163a:	f897 3040 	ldrb.w	r3, [r7, #64]	@ 0x40
 800163e:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8001640:	fb01 f303 	mul.w	r3, r1, r3
 8001644:	4413      	add	r3, r2
 8001646:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8001648:	4413      	add	r3, r2
 800164a:	623b      	str	r3, [r7, #32]
            // iterate glyph columns and expand to scaled width
            for (int col = 0; col < 6; ++col) {
 800164c:	2300      	movs	r3, #0
 800164e:	627b      	str	r3, [r7, #36]	@ 0x24
 8001650:	e03a      	b.n	80016c8 <OLED_DrawGlyph6x8_Scaled+0xc4>
                int mc = 5 - col; // mirrored column index
 8001652:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001654:	f1c3 0305 	rsb	r3, r3, #5
 8001658:	61fb      	str	r3, [r7, #28]
                uint8_t bits = glyph[mc];
 800165a:	69fb      	ldr	r3, [r7, #28]
 800165c:	68ba      	ldr	r2, [r7, #8]
 800165e:	4413      	add	r3, r2
 8001660:	781b      	ldrb	r3, [r3, #0]
 8001662:	76fb      	strb	r3, [r7, #27]
                int set = (bits & (1 << (7 - row))) ? 1 : 0;
 8001664:	7efa      	ldrb	r2, [r7, #27]
 8001666:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001668:	f1c3 0307 	rsb	r3, r3, #7
 800166c:	fa42 f303 	asr.w	r3, r2, r3
 8001670:	f003 0301 	and.w	r3, r3, #1
 8001674:	617b      	str	r3, [r7, #20]
                if (set) {
 8001676:	697b      	ldr	r3, [r7, #20]
 8001678:	2b00      	cmp	r3, #0
 800167a:	d00e      	beq.n	800169a <OLED_DrawGlyph6x8_Scaled+0x96>
                    // this column contributes 'scale' pixels horizontally
                    if (runStart < 0) runStart = col * (int)scale;
 800167c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800167e:	2b00      	cmp	r3, #0
 8001680:	da05      	bge.n	800168e <OLED_DrawGlyph6x8_Scaled+0x8a>
 8001682:	f897 2040 	ldrb.w	r2, [r7, #64]	@ 0x40
 8001686:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001688:	fb02 f303 	mul.w	r3, r2, r3
 800168c:	62fb      	str	r3, [r7, #44]	@ 0x2c
                    runLen += (int)scale;
 800168e:	f897 3040 	ldrb.w	r3, [r7, #64]	@ 0x40
 8001692:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8001694:	4413      	add	r3, r2
 8001696:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001698:	e013      	b.n	80016c2 <OLED_DrawGlyph6x8_Scaled+0xbe>
                } else {
                    if (runLen > 0) {
 800169a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800169c:	2b00      	cmp	r3, #0
 800169e:	dd10      	ble.n	80016c2 <OLED_DrawGlyph6x8_Scaled+0xbe>
                        OLED_FillRun(x + runStart, (uint16_t)baseY, (uint16_t)runLen, color);
 80016a0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80016a2:	b29a      	uxth	r2, r3
 80016a4:	89fb      	ldrh	r3, [r7, #14]
 80016a6:	4413      	add	r3, r2
 80016a8:	b298      	uxth	r0, r3
 80016aa:	6a3b      	ldr	r3, [r7, #32]
 80016ac:	b299      	uxth	r1, r3
 80016ae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80016b0:	b29a      	uxth	r2, r3
 80016b2:	88fb      	ldrh	r3, [r7, #6]
 80016b4:	f7ff fea8 	bl	8001408 <OLED_FillRun>
                        runStart = -1; runLen = 0;
 80016b8:	f04f 33ff 	mov.w	r3, #4294967295
 80016bc:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80016be:	2300      	movs	r3, #0
 80016c0:	62bb      	str	r3, [r7, #40]	@ 0x28
            for (int col = 0; col < 6; ++col) {
 80016c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80016c4:	3301      	adds	r3, #1
 80016c6:	627b      	str	r3, [r7, #36]	@ 0x24
 80016c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80016ca:	2b05      	cmp	r3, #5
 80016cc:	ddc1      	ble.n	8001652 <OLED_DrawGlyph6x8_Scaled+0x4e>
                    }
                }
            }
            if (runLen > 0) {
 80016ce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80016d0:	2b00      	cmp	r3, #0
 80016d2:	dd0b      	ble.n	80016ec <OLED_DrawGlyph6x8_Scaled+0xe8>
                OLED_FillRun(x + runStart, (uint16_t)baseY, (uint16_t)runLen, color);
 80016d4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80016d6:	b29a      	uxth	r2, r3
 80016d8:	89fb      	ldrh	r3, [r7, #14]
 80016da:	4413      	add	r3, r2
 80016dc:	b298      	uxth	r0, r3
 80016de:	6a3b      	ldr	r3, [r7, #32]
 80016e0:	b299      	uxth	r1, r3
 80016e2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80016e4:	b29a      	uxth	r2, r3
 80016e6:	88fb      	ldrh	r3, [r7, #6]
 80016e8:	f7ff fe8e 	bl	8001408 <OLED_FillRun>
        for (int sy = 0; sy < (int)scale; ++sy) {
 80016ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80016ee:	3301      	adds	r3, #1
 80016f0:	633b      	str	r3, [r7, #48]	@ 0x30
 80016f2:	f897 3040 	ldrb.w	r3, [r7, #64]	@ 0x40
 80016f6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80016f8:	429a      	cmp	r2, r3
 80016fa:	db98      	blt.n	800162e <OLED_DrawGlyph6x8_Scaled+0x2a>
    for (int row = 0; row < 8; ++row) {
 80016fc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80016fe:	3301      	adds	r3, #1
 8001700:	637b      	str	r3, [r7, #52]	@ 0x34
 8001702:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001704:	2b07      	cmp	r3, #7
 8001706:	dd8f      	ble.n	8001628 <OLED_DrawGlyph6x8_Scaled+0x24>
 8001708:	e000      	b.n	800170c <OLED_DrawGlyph6x8_Scaled+0x108>
    if (scale == 0) return;
 800170a:	bf00      	nop
            }
        }
    }
}
 800170c:	3738      	adds	r7, #56	@ 0x38
 800170e:	46bd      	mov	sp, r7
 8001710:	bd80      	pop	{r7, pc}
	...

08001714 <OLED_DrawNumberScaled>:

void OLED_DrawNumberScaled(uint16_t x, uint16_t y, int value, uint16_t color, uint8_t scale)
{
 8001714:	b580      	push	{r7, lr}
 8001716:	b092      	sub	sp, #72	@ 0x48
 8001718:	af02      	add	r7, sp, #8
 800171a:	60ba      	str	r2, [r7, #8]
 800171c:	461a      	mov	r2, r3
 800171e:	4603      	mov	r3, r0
 8001720:	81fb      	strh	r3, [r7, #14]
 8001722:	460b      	mov	r3, r1
 8001724:	81bb      	strh	r3, [r7, #12]
 8001726:	4613      	mov	r3, r2
 8001728:	80fb      	strh	r3, [r7, #6]
    if (scale == 0) return;
 800172a:	f897 3048 	ldrb.w	r3, [r7, #72]	@ 0x48
 800172e:	2b00      	cmp	r3, #0
 8001730:	f000 80a7 	beq.w	8001882 <OLED_DrawNumberScaled+0x16e>
    unsigned int u = (value < 0) ? (unsigned int)(-value) : (unsigned int)value;
 8001734:	68bb      	ldr	r3, [r7, #8]
 8001736:	2b00      	cmp	r3, #0
 8001738:	bfb8      	it	lt
 800173a:	425b      	neglt	r3, r3
 800173c:	63fb      	str	r3, [r7, #60]	@ 0x3c
    char buf[12];
    int idx = 0;
 800173e:	2300      	movs	r3, #0
 8001740:	63bb      	str	r3, [r7, #56]	@ 0x38
    if (value < 0) {
 8001742:	68bb      	ldr	r3, [r7, #8]
 8001744:	2b00      	cmp	r3, #0
 8001746:	da36      	bge.n	80017b6 <OLED_DrawNumberScaled+0xa2>
        // minus sign: a horizontal line with scaled thickness at center
        int lineY = y + 4 * scale;
 8001748:	89ba      	ldrh	r2, [r7, #12]
 800174a:	f897 3048 	ldrb.w	r3, [r7, #72]	@ 0x48
 800174e:	009b      	lsls	r3, r3, #2
 8001750:	4413      	add	r3, r2
 8001752:	62bb      	str	r3, [r7, #40]	@ 0x28
        for (int i = 1 * scale; i <= 4 * scale; ++i) {
 8001754:	f897 3048 	ldrb.w	r3, [r7, #72]	@ 0x48
 8001758:	637b      	str	r3, [r7, #52]	@ 0x34
 800175a:	e01c      	b.n	8001796 <OLED_DrawNumberScaled+0x82>
            // thickness equal to scale
            for (int t = 0; t < (int)scale; ++t) OLED_DrawPixel(x + i, lineY + t, color);
 800175c:	2300      	movs	r3, #0
 800175e:	633b      	str	r3, [r7, #48]	@ 0x30
 8001760:	e011      	b.n	8001786 <OLED_DrawNumberScaled+0x72>
 8001762:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001764:	b29a      	uxth	r2, r3
 8001766:	89fb      	ldrh	r3, [r7, #14]
 8001768:	4413      	add	r3, r2
 800176a:	b298      	uxth	r0, r3
 800176c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800176e:	b29a      	uxth	r2, r3
 8001770:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001772:	b29b      	uxth	r3, r3
 8001774:	4413      	add	r3, r2
 8001776:	b29b      	uxth	r3, r3
 8001778:	88fa      	ldrh	r2, [r7, #6]
 800177a:	4619      	mov	r1, r3
 800177c:	f7ff feee 	bl	800155c <OLED_DrawPixel>
 8001780:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001782:	3301      	adds	r3, #1
 8001784:	633b      	str	r3, [r7, #48]	@ 0x30
 8001786:	f897 3048 	ldrb.w	r3, [r7, #72]	@ 0x48
 800178a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800178c:	429a      	cmp	r2, r3
 800178e:	dbe8      	blt.n	8001762 <OLED_DrawNumberScaled+0x4e>
        for (int i = 1 * scale; i <= 4 * scale; ++i) {
 8001790:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001792:	3301      	adds	r3, #1
 8001794:	637b      	str	r3, [r7, #52]	@ 0x34
 8001796:	f897 3048 	ldrb.w	r3, [r7, #72]	@ 0x48
 800179a:	009b      	lsls	r3, r3, #2
 800179c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800179e:	429a      	cmp	r2, r3
 80017a0:	dddc      	ble.n	800175c <OLED_DrawNumberScaled+0x48>
        }
        x += 7 * scale; // advance with spacing
 80017a2:	f897 3048 	ldrb.w	r3, [r7, #72]	@ 0x48
 80017a6:	b29b      	uxth	r3, r3
 80017a8:	461a      	mov	r2, r3
 80017aa:	00d2      	lsls	r2, r2, #3
 80017ac:	1ad3      	subs	r3, r2, r3
 80017ae:	b29a      	uxth	r2, r3
 80017b0:	89fb      	ldrh	r3, [r7, #14]
 80017b2:	4413      	add	r3, r2
 80017b4:	81fb      	strh	r3, [r7, #14]
    }
    do {
        buf[idx++] = (char)('0' + (u % 10));
 80017b6:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80017b8:	4b34      	ldr	r3, [pc, #208]	@ (800188c <OLED_DrawNumberScaled+0x178>)
 80017ba:	fba3 2301 	umull	r2, r3, r3, r1
 80017be:	08da      	lsrs	r2, r3, #3
 80017c0:	4613      	mov	r3, r2
 80017c2:	009b      	lsls	r3, r3, #2
 80017c4:	4413      	add	r3, r2
 80017c6:	005b      	lsls	r3, r3, #1
 80017c8:	1aca      	subs	r2, r1, r3
 80017ca:	b2d2      	uxtb	r2, r2
 80017cc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80017ce:	1c59      	adds	r1, r3, #1
 80017d0:	63b9      	str	r1, [r7, #56]	@ 0x38
 80017d2:	3230      	adds	r2, #48	@ 0x30
 80017d4:	b2d2      	uxtb	r2, r2
 80017d6:	3340      	adds	r3, #64	@ 0x40
 80017d8:	443b      	add	r3, r7
 80017da:	f803 2c30 	strb.w	r2, [r3, #-48]
        u /= 10;
 80017de:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80017e0:	4a2a      	ldr	r2, [pc, #168]	@ (800188c <OLED_DrawNumberScaled+0x178>)
 80017e2:	fba2 2303 	umull	r2, r3, r2, r3
 80017e6:	08db      	lsrs	r3, r3, #3
 80017e8:	63fb      	str	r3, [r7, #60]	@ 0x3c
    } while (u && idx < (int)sizeof(buf));
 80017ea:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80017ec:	2b00      	cmp	r3, #0
 80017ee:	d002      	beq.n	80017f6 <OLED_DrawNumberScaled+0xe2>
 80017f0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80017f2:	2b0b      	cmp	r3, #11
 80017f4:	dddf      	ble.n	80017b6 <OLED_DrawNumberScaled+0xa2>
    if (idx == 0) buf[idx++] = '0';
 80017f6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80017f8:	2b00      	cmp	r3, #0
 80017fa:	d107      	bne.n	800180c <OLED_DrawNumberScaled+0xf8>
 80017fc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80017fe:	1c5a      	adds	r2, r3, #1
 8001800:	63ba      	str	r2, [r7, #56]	@ 0x38
 8001802:	3340      	adds	r3, #64	@ 0x40
 8001804:	443b      	add	r3, r7
 8001806:	2230      	movs	r2, #48	@ 0x30
 8001808:	f803 2c30 	strb.w	r2, [r3, #-48]
    int count = idx;
 800180c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800180e:	627b      	str	r3, [r7, #36]	@ 0x24
    for (int i = 0; i < count; ++i) {
 8001810:	2300      	movs	r3, #0
 8001812:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001814:	e030      	b.n	8001878 <OLED_DrawNumberScaled+0x164>
        char c = buf[i];
 8001816:	f107 0210 	add.w	r2, r7, #16
 800181a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800181c:	4413      	add	r3, r2
 800181e:	781b      	ldrb	r3, [r3, #0]
 8001820:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
        if (c >= '0' && c <= '9') {
 8001824:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8001828:	2b2f      	cmp	r3, #47	@ 0x2f
 800182a:	d922      	bls.n	8001872 <OLED_DrawNumberScaled+0x15e>
 800182c:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8001830:	2b39      	cmp	r3, #57	@ 0x39
 8001832:	d81e      	bhi.n	8001872 <OLED_DrawNumberScaled+0x15e>
            const uint8_t *g = digit6x8[c - '0'];
 8001834:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8001838:	f1a3 0230 	sub.w	r2, r3, #48	@ 0x30
 800183c:	4613      	mov	r3, r2
 800183e:	005b      	lsls	r3, r3, #1
 8001840:	4413      	add	r3, r2
 8001842:	005b      	lsls	r3, r3, #1
 8001844:	4a12      	ldr	r2, [pc, #72]	@ (8001890 <OLED_DrawNumberScaled+0x17c>)
 8001846:	4413      	add	r3, r2
 8001848:	61fb      	str	r3, [r7, #28]
            OLED_DrawGlyph6x8_Scaled(x, y, g, color, scale);
 800184a:	88fa      	ldrh	r2, [r7, #6]
 800184c:	89b9      	ldrh	r1, [r7, #12]
 800184e:	89f8      	ldrh	r0, [r7, #14]
 8001850:	f897 3048 	ldrb.w	r3, [r7, #72]	@ 0x48
 8001854:	9300      	str	r3, [sp, #0]
 8001856:	4613      	mov	r3, r2
 8001858:	69fa      	ldr	r2, [r7, #28]
 800185a:	f7ff fed3 	bl	8001604 <OLED_DrawGlyph6x8_Scaled>
            x += 7 * scale; // 6*scale glyph + 1*scale space
 800185e:	f897 3048 	ldrb.w	r3, [r7, #72]	@ 0x48
 8001862:	b29b      	uxth	r3, r3
 8001864:	461a      	mov	r2, r3
 8001866:	00d2      	lsls	r2, r2, #3
 8001868:	1ad3      	subs	r3, r2, r3
 800186a:	b29a      	uxth	r2, r3
 800186c:	89fb      	ldrh	r3, [r7, #14]
 800186e:	4413      	add	r3, r2
 8001870:	81fb      	strh	r3, [r7, #14]
    for (int i = 0; i < count; ++i) {
 8001872:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001874:	3301      	adds	r3, #1
 8001876:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001878:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800187a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800187c:	429a      	cmp	r2, r3
 800187e:	dbca      	blt.n	8001816 <OLED_DrawNumberScaled+0x102>
 8001880:	e000      	b.n	8001884 <OLED_DrawNumberScaled+0x170>
    if (scale == 0) return;
 8001882:	bf00      	nop
        }
    }
}
 8001884:	3740      	adds	r7, #64	@ 0x40
 8001886:	46bd      	mov	sp, r7
 8001888:	bd80      	pop	{r7, pc}
 800188a:	bf00      	nop
 800188c:	cccccccd 	.word	0xcccccccd
 8001890:	08010ae8 	.word	0x08010ae8

08001894 <OLED_DisplayColor>:


// Fill entire screen with a solid RGB565 color
void OLED_DisplayColor(uint16_t color)
{
 8001894:	b580      	push	{r7, lr}
 8001896:	b098      	sub	sp, #96	@ 0x60
 8001898:	af00      	add	r7, sp, #0
 800189a:	4603      	mov	r3, r0
 800189c:	80fb      	strh	r3, [r7, #6]
    // Set full window
    OLED_WriteCommand(SSD1351_CMD_SET_COLUMN_ADDR);
 800189e:	2015      	movs	r0, #21
 80018a0:	f7ff fd6a 	bl	8001378 <OLED_WriteCommand>
    OLED_WriteData(0);
 80018a4:	2000      	movs	r0, #0
 80018a6:	f7ff fd8b 	bl	80013c0 <OLED_WriteData>
    OLED_WriteData(OLED_WIDTH - 1);
 80018aa:	207f      	movs	r0, #127	@ 0x7f
 80018ac:	f7ff fd88 	bl	80013c0 <OLED_WriteData>
    OLED_WriteCommand(SSD1351_CMD_SET_ROW_ADDR);
 80018b0:	2075      	movs	r0, #117	@ 0x75
 80018b2:	f7ff fd61 	bl	8001378 <OLED_WriteCommand>
    OLED_WriteData(0);
 80018b6:	2000      	movs	r0, #0
 80018b8:	f7ff fd82 	bl	80013c0 <OLED_WriteData>
    OLED_WriteData(OLED_HEIGHT - 1);
 80018bc:	205f      	movs	r0, #95	@ 0x5f
 80018be:	f7ff fd7f 	bl	80013c0 <OLED_WriteData>
    OLED_WriteCommand(SSD1351_CMD_WRITE_RAM);
 80018c2:	205c      	movs	r0, #92	@ 0x5c
 80018c4:	f7ff fd58 	bl	8001378 <OLED_WriteCommand>

    // Prepare color bytes
    uint8_t hi = (uint8_t)(color >> 8);
 80018c8:	88fb      	ldrh	r3, [r7, #6]
 80018ca:	0a1b      	lsrs	r3, r3, #8
 80018cc:	b29b      	uxth	r3, r3
 80018ce:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53
    uint8_t lo = (uint8_t)(color & 0xFF);
 80018d2:	88fb      	ldrh	r3, [r7, #6]
 80018d4:	f887 3052 	strb.w	r3, [r7, #82]	@ 0x52

    // Small chunk buffer to stream data reliably
    uint8_t buf[64];
    for (size_t i = 0; i < sizeof(buf); i += 2) {
 80018d8:	2300      	movs	r3, #0
 80018da:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80018dc:	e011      	b.n	8001902 <OLED_DisplayColor+0x6e>
        buf[i] = hi;
 80018de:	f107 020c 	add.w	r2, r7, #12
 80018e2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80018e4:	4413      	add	r3, r2
 80018e6:	f897 2053 	ldrb.w	r2, [r7, #83]	@ 0x53
 80018ea:	701a      	strb	r2, [r3, #0]
        buf[i + 1] = lo;
 80018ec:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80018ee:	3301      	adds	r3, #1
 80018f0:	3360      	adds	r3, #96	@ 0x60
 80018f2:	443b      	add	r3, r7
 80018f4:	f897 2052 	ldrb.w	r2, [r7, #82]	@ 0x52
 80018f8:	f803 2c54 	strb.w	r2, [r3, #-84]
    for (size_t i = 0; i < sizeof(buf); i += 2) {
 80018fc:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80018fe:	3302      	adds	r3, #2
 8001900:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8001902:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8001904:	2b3f      	cmp	r3, #63	@ 0x3f
 8001906:	d9ea      	bls.n	80018de <OLED_DisplayColor+0x4a>
    }

    HAL_GPIO_WritePin(DC_OLED_GPIO_Port, DC_OLED_Pin, GPIO_PIN_SET);
 8001908:	2201      	movs	r2, #1
 800190a:	2102      	movs	r1, #2
 800190c:	4818      	ldr	r0, [pc, #96]	@ (8001970 <OLED_DisplayColor+0xdc>)
 800190e:	f001 f953 	bl	8002bb8 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(CS_OLED_GPIO_Port, CS_OLED_Pin, GPIO_PIN_RESET);
 8001912:	2200      	movs	r2, #0
 8001914:	2101      	movs	r1, #1
 8001916:	4816      	ldr	r0, [pc, #88]	@ (8001970 <OLED_DisplayColor+0xdc>)
 8001918:	f001 f94e 	bl	8002bb8 <HAL_GPIO_WritePin>

    uint32_t pixels = (uint32_t)OLED_WIDTH * (uint32_t)OLED_HEIGHT;
 800191c:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 8001920:	65bb      	str	r3, [r7, #88]	@ 0x58
    while (pixels) {
 8001922:	e018      	b.n	8001956 <OLED_DisplayColor+0xc2>
        uint32_t chunk_pixels = pixels;
 8001924:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8001926:	657b      	str	r3, [r7, #84]	@ 0x54
        uint32_t max_pixels = sizeof(buf) / 2;
 8001928:	2320      	movs	r3, #32
 800192a:	64fb      	str	r3, [r7, #76]	@ 0x4c
        if (chunk_pixels > max_pixels) chunk_pixels = max_pixels;
 800192c:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800192e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8001930:	429a      	cmp	r2, r3
 8001932:	d901      	bls.n	8001938 <OLED_DisplayColor+0xa4>
 8001934:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8001936:	657b      	str	r3, [r7, #84]	@ 0x54
        HAL_SPI_Transmit(&hspi3, buf, (uint16_t)(chunk_pixels * 2u), HAL_MAX_DELAY);
 8001938:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800193a:	b29b      	uxth	r3, r3
 800193c:	005b      	lsls	r3, r3, #1
 800193e:	b29a      	uxth	r2, r3
 8001940:	f107 010c 	add.w	r1, r7, #12
 8001944:	f04f 33ff 	mov.w	r3, #4294967295
 8001948:	480a      	ldr	r0, [pc, #40]	@ (8001974 <OLED_DisplayColor+0xe0>)
 800194a:	f002 fb74 	bl	8004036 <HAL_SPI_Transmit>
        pixels -= chunk_pixels;
 800194e:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8001950:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001952:	1ad3      	subs	r3, r2, r3
 8001954:	65bb      	str	r3, [r7, #88]	@ 0x58
    while (pixels) {
 8001956:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8001958:	2b00      	cmp	r3, #0
 800195a:	d1e3      	bne.n	8001924 <OLED_DisplayColor+0x90>
    }

    HAL_GPIO_WritePin(CS_OLED_GPIO_Port, CS_OLED_Pin, GPIO_PIN_SET);
 800195c:	2201      	movs	r2, #1
 800195e:	2101      	movs	r1, #1
 8001960:	4803      	ldr	r0, [pc, #12]	@ (8001970 <OLED_DisplayColor+0xdc>)
 8001962:	f001 f929 	bl	8002bb8 <HAL_GPIO_WritePin>
}
 8001966:	bf00      	nop
 8001968:	3760      	adds	r7, #96	@ 0x60
 800196a:	46bd      	mov	sp, r7
 800196c:	bd80      	pop	{r7, pc}
 800196e:	bf00      	nop
 8001970:	48000400 	.word	0x48000400
 8001974:	200001fc 	.word	0x200001fc

08001978 <OLED_Clear>:



void OLED_Clear(void) {
 8001978:	b580      	push	{r7, lr}
 800197a:	af00      	add	r7, sp, #0
    // Der Bildschirm wird gelscht, indem er mit Schwarz gefllt wird.
    OLED_DisplayColor(0x0000); // 0x0000 ist Schwarz im RGB565-Format
 800197c:	2000      	movs	r0, #0
 800197e:	f7ff ff89 	bl	8001894 <OLED_DisplayColor>
}
 8001982:	bf00      	nop
 8001984:	bd80      	pop	{r7, pc}
	...

08001988 <OLED_DrawBitmap>:

// -----------------------------------------------------------------------------------
// Generic bitmap drawing (RGB565 raw data)
// -----------------------------------------------------------------------------------
void OLED_DrawBitmap(const uint8_t* bitmap, uint16_t bmp_w, uint16_t bmp_h, uint16_t x, uint16_t y)
{
 8001988:	b580      	push	{r7, lr}
 800198a:	b08c      	sub	sp, #48	@ 0x30
 800198c:	af00      	add	r7, sp, #0
 800198e:	60f8      	str	r0, [r7, #12]
 8001990:	4608      	mov	r0, r1
 8001992:	4611      	mov	r1, r2
 8001994:	461a      	mov	r2, r3
 8001996:	4603      	mov	r3, r0
 8001998:	817b      	strh	r3, [r7, #10]
 800199a:	460b      	mov	r3, r1
 800199c:	813b      	strh	r3, [r7, #8]
 800199e:	4613      	mov	r3, r2
 80019a0:	80fb      	strh	r3, [r7, #6]
    if (!bitmap) return;
 80019a2:	68fb      	ldr	r3, [r7, #12]
 80019a4:	2b00      	cmp	r3, #0
 80019a6:	f000 8090 	beq.w	8001aca <OLED_DrawBitmap+0x142>

    // Clip to screen bounds
    if (x >= OLED_WIDTH || y >= OLED_HEIGHT) return;
 80019aa:	88fb      	ldrh	r3, [r7, #6]
 80019ac:	2b7f      	cmp	r3, #127	@ 0x7f
 80019ae:	f200 808e 	bhi.w	8001ace <OLED_DrawBitmap+0x146>
 80019b2:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 80019b4:	2b5f      	cmp	r3, #95	@ 0x5f
 80019b6:	f200 808a 	bhi.w	8001ace <OLED_DrawBitmap+0x146>

    uint16_t max_w = (x + bmp_w > OLED_WIDTH) ? (OLED_WIDTH - x) : bmp_w;
 80019ba:	88fa      	ldrh	r2, [r7, #6]
 80019bc:	897b      	ldrh	r3, [r7, #10]
 80019be:	4413      	add	r3, r2
 80019c0:	2b80      	cmp	r3, #128	@ 0x80
 80019c2:	dd04      	ble.n	80019ce <OLED_DrawBitmap+0x46>
 80019c4:	88fb      	ldrh	r3, [r7, #6]
 80019c6:	f1c3 0380 	rsb	r3, r3, #128	@ 0x80
 80019ca:	b29b      	uxth	r3, r3
 80019cc:	e000      	b.n	80019d0 <OLED_DrawBitmap+0x48>
 80019ce:	897b      	ldrh	r3, [r7, #10]
 80019d0:	83fb      	strh	r3, [r7, #30]
    uint16_t max_h = (y + bmp_h > OLED_HEIGHT) ? (OLED_HEIGHT - y) : bmp_h;
 80019d2:	8f3a      	ldrh	r2, [r7, #56]	@ 0x38
 80019d4:	893b      	ldrh	r3, [r7, #8]
 80019d6:	4413      	add	r3, r2
 80019d8:	2b60      	cmp	r3, #96	@ 0x60
 80019da:	dd04      	ble.n	80019e6 <OLED_DrawBitmap+0x5e>
 80019dc:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 80019de:	f1c3 0360 	rsb	r3, r3, #96	@ 0x60
 80019e2:	b29b      	uxth	r3, r3
 80019e4:	e000      	b.n	80019e8 <OLED_DrawBitmap+0x60>
 80019e6:	893b      	ldrh	r3, [r7, #8]
 80019e8:	83bb      	strh	r3, [r7, #28]

    // Set column / row window to the target area
    OLED_WriteCommand(SSD1351_CMD_SET_COLUMN_ADDR);
 80019ea:	2015      	movs	r0, #21
 80019ec:	f7ff fcc4 	bl	8001378 <OLED_WriteCommand>
    OLED_WriteData(x);
 80019f0:	88fb      	ldrh	r3, [r7, #6]
 80019f2:	b2db      	uxtb	r3, r3
 80019f4:	4618      	mov	r0, r3
 80019f6:	f7ff fce3 	bl	80013c0 <OLED_WriteData>
    OLED_WriteData(x + max_w - 1);
 80019fa:	88fb      	ldrh	r3, [r7, #6]
 80019fc:	b2da      	uxtb	r2, r3
 80019fe:	8bfb      	ldrh	r3, [r7, #30]
 8001a00:	b2db      	uxtb	r3, r3
 8001a02:	4413      	add	r3, r2
 8001a04:	b2db      	uxtb	r3, r3
 8001a06:	3b01      	subs	r3, #1
 8001a08:	b2db      	uxtb	r3, r3
 8001a0a:	4618      	mov	r0, r3
 8001a0c:	f7ff fcd8 	bl	80013c0 <OLED_WriteData>
    OLED_WriteCommand(SSD1351_CMD_SET_ROW_ADDR);
 8001a10:	2075      	movs	r0, #117	@ 0x75
 8001a12:	f7ff fcb1 	bl	8001378 <OLED_WriteCommand>
    OLED_WriteData(y);
 8001a16:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 8001a18:	b2db      	uxtb	r3, r3
 8001a1a:	4618      	mov	r0, r3
 8001a1c:	f7ff fcd0 	bl	80013c0 <OLED_WriteData>
    OLED_WriteData(y + max_h - 1);
 8001a20:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 8001a22:	b2da      	uxtb	r2, r3
 8001a24:	8bbb      	ldrh	r3, [r7, #28]
 8001a26:	b2db      	uxtb	r3, r3
 8001a28:	4413      	add	r3, r2
 8001a2a:	b2db      	uxtb	r3, r3
 8001a2c:	3b01      	subs	r3, #1
 8001a2e:	b2db      	uxtb	r3, r3
 8001a30:	4618      	mov	r0, r3
 8001a32:	f7ff fcc5 	bl	80013c0 <OLED_WriteData>

    // Prepare to write RAM
    OLED_WriteCommand(SSD1351_CMD_WRITE_RAM);
 8001a36:	205c      	movs	r0, #92	@ 0x5c
 8001a38:	f7ff fc9e 	bl	8001378 <OLED_WriteCommand>

    // Send the selected rectangle line-by-line (keeps offsets simple and avoids
    // having to create a temporary buffer if the full image is larger than the window)
    HAL_GPIO_WritePin(DC_OLED_GPIO_Port, DC_OLED_Pin, GPIO_PIN_SET);
 8001a3c:	2201      	movs	r2, #1
 8001a3e:	2102      	movs	r1, #2
 8001a40:	4825      	ldr	r0, [pc, #148]	@ (8001ad8 <OLED_DrawBitmap+0x150>)
 8001a42:	f001 f8b9 	bl	8002bb8 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(CS_OLED_GPIO_Port, CS_OLED_Pin, GPIO_PIN_RESET);
 8001a46:	2200      	movs	r2, #0
 8001a48:	2101      	movs	r1, #1
 8001a4a:	4823      	ldr	r0, [pc, #140]	@ (8001ad8 <OLED_DrawBitmap+0x150>)
 8001a4c:	f001 f8b4 	bl	8002bb8 <HAL_GPIO_WritePin>

    uint32_t bytes_per_row = (uint32_t)bmp_w * 2u; // input image stride in bytes
 8001a50:	897b      	ldrh	r3, [r7, #10]
 8001a52:	005b      	lsls	r3, r3, #1
 8001a54:	61bb      	str	r3, [r7, #24]
    uint32_t send_per_row = (uint32_t)max_w * 2u; // how many bytes we actually send per row
 8001a56:	8bfb      	ldrh	r3, [r7, #30]
 8001a58:	005b      	lsls	r3, r3, #1
 8001a5a:	617b      	str	r3, [r7, #20]

    const uint8_t* row_ptr = bitmap;
 8001a5c:	68fb      	ldr	r3, [r7, #12]
 8001a5e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    for (uint16_t row = 0; row < max_h; ++row) {
 8001a60:	2300      	movs	r3, #0
 8001a62:	857b      	strh	r3, [r7, #42]	@ 0x2a
 8001a64:	e027      	b.n	8001ab6 <OLED_DrawBitmap+0x12e>
        // send only the leftmost max_w pixels of this row
        uint32_t remaining = send_per_row;
 8001a66:	697b      	ldr	r3, [r7, #20]
 8001a68:	627b      	str	r3, [r7, #36]	@ 0x24
        uint32_t offset = 0;
 8001a6a:	2300      	movs	r3, #0
 8001a6c:	623b      	str	r3, [r7, #32]
        while (remaining) {
 8001a6e:	e018      	b.n	8001aa2 <OLED_DrawBitmap+0x11a>
            uint32_t chunk = (remaining > OLED_SPI_CHUNK_SIZE) ? OLED_SPI_CHUNK_SIZE : remaining;
 8001a70:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001a72:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8001a76:	bf28      	it	cs
 8001a78:	f44f 5380 	movcs.w	r3, #4096	@ 0x1000
 8001a7c:	613b      	str	r3, [r7, #16]
            HAL_SPI_Transmit(&hspi3, (uint8_t*)(&row_ptr[offset]), (uint16_t)chunk, HAL_MAX_DELAY);
 8001a7e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001a80:	6a3b      	ldr	r3, [r7, #32]
 8001a82:	18d1      	adds	r1, r2, r3
 8001a84:	693b      	ldr	r3, [r7, #16]
 8001a86:	b29a      	uxth	r2, r3
 8001a88:	f04f 33ff 	mov.w	r3, #4294967295
 8001a8c:	4813      	ldr	r0, [pc, #76]	@ (8001adc <OLED_DrawBitmap+0x154>)
 8001a8e:	f002 fad2 	bl	8004036 <HAL_SPI_Transmit>
            offset += chunk;
 8001a92:	6a3a      	ldr	r2, [r7, #32]
 8001a94:	693b      	ldr	r3, [r7, #16]
 8001a96:	4413      	add	r3, r2
 8001a98:	623b      	str	r3, [r7, #32]
            remaining -= chunk;
 8001a9a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001a9c:	693b      	ldr	r3, [r7, #16]
 8001a9e:	1ad3      	subs	r3, r2, r3
 8001aa0:	627b      	str	r3, [r7, #36]	@ 0x24
        while (remaining) {
 8001aa2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001aa4:	2b00      	cmp	r3, #0
 8001aa6:	d1e3      	bne.n	8001a70 <OLED_DrawBitmap+0xe8>
        }

        // Advance row pointer by the input stride
        row_ptr += bytes_per_row;
 8001aa8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001aaa:	69bb      	ldr	r3, [r7, #24]
 8001aac:	4413      	add	r3, r2
 8001aae:	62fb      	str	r3, [r7, #44]	@ 0x2c
    for (uint16_t row = 0; row < max_h; ++row) {
 8001ab0:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8001ab2:	3301      	adds	r3, #1
 8001ab4:	857b      	strh	r3, [r7, #42]	@ 0x2a
 8001ab6:	8d7a      	ldrh	r2, [r7, #42]	@ 0x2a
 8001ab8:	8bbb      	ldrh	r3, [r7, #28]
 8001aba:	429a      	cmp	r2, r3
 8001abc:	d3d3      	bcc.n	8001a66 <OLED_DrawBitmap+0xde>
    }

    HAL_GPIO_WritePin(CS_OLED_GPIO_Port, CS_OLED_Pin, GPIO_PIN_SET);
 8001abe:	2201      	movs	r2, #1
 8001ac0:	2101      	movs	r1, #1
 8001ac2:	4805      	ldr	r0, [pc, #20]	@ (8001ad8 <OLED_DrawBitmap+0x150>)
 8001ac4:	f001 f878 	bl	8002bb8 <HAL_GPIO_WritePin>
 8001ac8:	e002      	b.n	8001ad0 <OLED_DrawBitmap+0x148>
    if (!bitmap) return;
 8001aca:	bf00      	nop
 8001acc:	e000      	b.n	8001ad0 <OLED_DrawBitmap+0x148>
    if (x >= OLED_WIDTH || y >= OLED_HEIGHT) return;
 8001ace:	bf00      	nop
}
 8001ad0:	3730      	adds	r7, #48	@ 0x30
 8001ad2:	46bd      	mov	sp, r7
 8001ad4:	bd80      	pop	{r7, pc}
 8001ad6:	bf00      	nop
 8001ad8:	48000400 	.word	0x48000400
 8001adc:	200001fc 	.word	0x200001fc

08001ae0 <OLED_ShowCompassImage>:

// Convenience: show compass_mod_map (if present in project). We assume the
// image is exactly the screen size or at least large enough to cover the screen.
void OLED_ShowCompassImage(void)
{
 8001ae0:	b580      	push	{r7, lr}
 8001ae2:	b088      	sub	sp, #32
 8001ae4:	af02      	add	r7, sp, #8
    // If the array `compass_mod_map` exists in the project it will be linked
    // and this call will display it. If there is no such symbol the linker
    // will complain  that's valuable feedback to add/convert an image.
    // Use the compiled-in image dimensions when available; fall back to
    // the screen size if the metadata is absent or inconsistent.
    uint16_t w = compass_mod_map_w ? compass_mod_map_w : OLED_WIDTH;
 8001ae6:	4b57      	ldr	r3, [pc, #348]	@ (8001c44 <OLED_ShowCompassImage+0x164>)
 8001ae8:	881b      	ldrh	r3, [r3, #0]
 8001aea:	2b00      	cmp	r3, #0
 8001aec:	d002      	beq.n	8001af4 <OLED_ShowCompassImage+0x14>
 8001aee:	4b55      	ldr	r3, [pc, #340]	@ (8001c44 <OLED_ShowCompassImage+0x164>)
 8001af0:	881b      	ldrh	r3, [r3, #0]
 8001af2:	e000      	b.n	8001af6 <OLED_ShowCompassImage+0x16>
 8001af4:	2380      	movs	r3, #128	@ 0x80
 8001af6:	817b      	strh	r3, [r7, #10]
    uint16_t h = compass_mod_map_h ? compass_mod_map_h : OLED_HEIGHT;
 8001af8:	4b53      	ldr	r3, [pc, #332]	@ (8001c48 <OLED_ShowCompassImage+0x168>)
 8001afa:	881b      	ldrh	r3, [r3, #0]
 8001afc:	2b00      	cmp	r3, #0
 8001afe:	d002      	beq.n	8001b06 <OLED_ShowCompassImage+0x26>
 8001b00:	4b51      	ldr	r3, [pc, #324]	@ (8001c48 <OLED_ShowCompassImage+0x168>)
 8001b02:	881b      	ldrh	r3, [r3, #0]
 8001b04:	e000      	b.n	8001b08 <OLED_ShowCompassImage+0x28>
 8001b06:	2360      	movs	r3, #96	@ 0x60
 8001b08:	813b      	strh	r3, [r7, #8]

    // Basic sanity: do we have enough data for a w*h RGB565 image?
    if (compass_mod_map_size < ((uint32_t)w * (uint32_t)h * 2u)) {
 8001b0a:	897b      	ldrh	r3, [r7, #10]
 8001b0c:	893a      	ldrh	r2, [r7, #8]
 8001b0e:	fb02 f303 	mul.w	r3, r2, r3
 8001b12:	005a      	lsls	r2, r3, #1
 8001b14:	4b4d      	ldr	r3, [pc, #308]	@ (8001c4c <OLED_ShowCompassImage+0x16c>)
 8001b16:	681b      	ldr	r3, [r3, #0]
 8001b18:	429a      	cmp	r2, r3
 8001b1a:	d908      	bls.n	8001b2e <OLED_ShowCompassImage+0x4e>
        // if not enough data, try drawing full-screen using screen-size assumption
        OLED_DrawBitmap(compass_mod_map, OLED_WIDTH, OLED_HEIGHT, 0, 0);
 8001b1c:	2300      	movs	r3, #0
 8001b1e:	9300      	str	r3, [sp, #0]
 8001b20:	2300      	movs	r3, #0
 8001b22:	2260      	movs	r2, #96	@ 0x60
 8001b24:	2180      	movs	r1, #128	@ 0x80
 8001b26:	484a      	ldr	r0, [pc, #296]	@ (8001c50 <OLED_ShowCompassImage+0x170>)
 8001b28:	f7ff ff2e 	bl	8001988 <OLED_DrawBitmap>
        return;
 8001b2c:	e086      	b.n	8001c3c <OLED_ShowCompassImage+0x15c>
    }

    // If the image exactly matches the framebuffer size we can send the
    // entire buffer in a single DMA transfer (faster and more robust).
    if ((w == OLED_WIDTH) && (h == OLED_HEIGHT) && (compass_mod_map_size >= OLED_BUFFER_SIZE)) {
 8001b2e:	897b      	ldrh	r3, [r7, #10]
 8001b30:	2b80      	cmp	r3, #128	@ 0x80
 8001b32:	d162      	bne.n	8001bfa <OLED_ShowCompassImage+0x11a>
 8001b34:	893b      	ldrh	r3, [r7, #8]
 8001b36:	2b60      	cmp	r3, #96	@ 0x60
 8001b38:	d15f      	bne.n	8001bfa <OLED_ShowCompassImage+0x11a>
 8001b3a:	4b44      	ldr	r3, [pc, #272]	@ (8001c4c <OLED_ShowCompassImage+0x16c>)
 8001b3c:	681b      	ldr	r3, [r3, #0]
 8001b3e:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8001b42:	d35a      	bcc.n	8001bfa <OLED_ShowCompassImage+0x11a>
        // Set the full-screen window
        OLED_WriteCommand(SSD1351_CMD_SET_COLUMN_ADDR);
 8001b44:	2015      	movs	r0, #21
 8001b46:	f7ff fc17 	bl	8001378 <OLED_WriteCommand>
        OLED_WriteData(0);
 8001b4a:	2000      	movs	r0, #0
 8001b4c:	f7ff fc38 	bl	80013c0 <OLED_WriteData>
        OLED_WriteData(OLED_WIDTH - 1);
 8001b50:	207f      	movs	r0, #127	@ 0x7f
 8001b52:	f7ff fc35 	bl	80013c0 <OLED_WriteData>
        OLED_WriteCommand(SSD1351_CMD_SET_ROW_ADDR);
 8001b56:	2075      	movs	r0, #117	@ 0x75
 8001b58:	f7ff fc0e 	bl	8001378 <OLED_WriteCommand>
        OLED_WriteData(0);
 8001b5c:	2000      	movs	r0, #0
 8001b5e:	f7ff fc2f 	bl	80013c0 <OLED_WriteData>
        OLED_WriteData(OLED_HEIGHT - 1);
 8001b62:	205f      	movs	r0, #95	@ 0x5f
 8001b64:	f7ff fc2c 	bl	80013c0 <OLED_WriteData>

        // Prepare to write RAM
        OLED_WriteCommand(SSD1351_CMD_WRITE_RAM);
 8001b68:	205c      	movs	r0, #92	@ 0x5c
 8001b6a:	f7ff fc05 	bl	8001378 <OLED_WriteCommand>

        // Start a DMA transfer for the entire screen buffer
        HAL_GPIO_WritePin(DC_OLED_GPIO_Port, DC_OLED_Pin, GPIO_PIN_SET);
 8001b6e:	2201      	movs	r2, #1
 8001b70:	2102      	movs	r1, #2
 8001b72:	4838      	ldr	r0, [pc, #224]	@ (8001c54 <OLED_ShowCompassImage+0x174>)
 8001b74:	f001 f820 	bl	8002bb8 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(CS_OLED_GPIO_Port, CS_OLED_Pin, GPIO_PIN_RESET);
 8001b78:	2200      	movs	r2, #0
 8001b7a:	2101      	movs	r1, #1
 8001b7c:	4835      	ldr	r0, [pc, #212]	@ (8001c54 <OLED_ShowCompassImage+0x174>)
 8001b7e:	f001 f81b 	bl	8002bb8 <HAL_GPIO_WritePin>

        // start DMA: non-blocking; wait until ready
        if (HAL_SPI_Transmit_DMA(&hspi3, (uint8_t*)compass_mod_map, (uint16_t)OLED_BUFFER_SIZE) == HAL_OK) {
 8001b82:	f44f 42c0 	mov.w	r2, #24576	@ 0x6000
 8001b86:	4932      	ldr	r1, [pc, #200]	@ (8001c50 <OLED_ShowCompassImage+0x170>)
 8001b88:	4833      	ldr	r0, [pc, #204]	@ (8001c58 <OLED_ShowCompassImage+0x178>)
 8001b8a:	f002 fbcb 	bl	8004324 <HAL_SPI_Transmit_DMA>
 8001b8e:	4603      	mov	r3, r0
 8001b90:	2b00      	cmp	r3, #0
 8001b92:	d10a      	bne.n	8001baa <OLED_ShowCompassImage+0xca>
            // busy-wait until the SPI peripheral is ready again
            while (HAL_SPI_GetState(&hspi3) != HAL_SPI_STATE_READY) {
 8001b94:	e002      	b.n	8001b9c <OLED_ShowCompassImage+0xbc>
                HAL_Delay(1);
 8001b96:	2001      	movs	r0, #1
 8001b98:	f000 fc5a 	bl	8002450 <HAL_Delay>
            while (HAL_SPI_GetState(&hspi3) != HAL_SPI_STATE_READY) {
 8001b9c:	482e      	ldr	r0, [pc, #184]	@ (8001c58 <OLED_ShowCompassImage+0x178>)
 8001b9e:	f002 fcc3 	bl	8004528 <HAL_SPI_GetState>
 8001ba2:	4603      	mov	r3, r0
 8001ba4:	2b01      	cmp	r3, #1
 8001ba6:	d1f6      	bne.n	8001b96 <OLED_ShowCompassImage+0xb6>
 8001ba8:	e021      	b.n	8001bee <OLED_ShowCompassImage+0x10e>
            }
        } else {
            // if DMA start failed, fall back to blocking transfer
            uint32_t rem = OLED_BUFFER_SIZE;
 8001baa:	f44f 43c0 	mov.w	r3, #24576	@ 0x6000
 8001bae:	617b      	str	r3, [r7, #20]
            uint32_t off = 0;
 8001bb0:	2300      	movs	r3, #0
 8001bb2:	613b      	str	r3, [r7, #16]
            while (rem) {
 8001bb4:	e018      	b.n	8001be8 <OLED_ShowCompassImage+0x108>
                uint32_t chunk = (rem > OLED_SPI_CHUNK_SIZE) ? OLED_SPI_CHUNK_SIZE : rem;
 8001bb6:	697b      	ldr	r3, [r7, #20]
 8001bb8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8001bbc:	bf28      	it	cs
 8001bbe:	f44f 5380 	movcs.w	r3, #4096	@ 0x1000
 8001bc2:	607b      	str	r3, [r7, #4]
                HAL_SPI_Transmit(&hspi3, (uint8_t*)(&compass_mod_map[off]), (uint16_t)chunk, HAL_MAX_DELAY);
 8001bc4:	693b      	ldr	r3, [r7, #16]
 8001bc6:	4a22      	ldr	r2, [pc, #136]	@ (8001c50 <OLED_ShowCompassImage+0x170>)
 8001bc8:	1899      	adds	r1, r3, r2
 8001bca:	687b      	ldr	r3, [r7, #4]
 8001bcc:	b29a      	uxth	r2, r3
 8001bce:	f04f 33ff 	mov.w	r3, #4294967295
 8001bd2:	4821      	ldr	r0, [pc, #132]	@ (8001c58 <OLED_ShowCompassImage+0x178>)
 8001bd4:	f002 fa2f 	bl	8004036 <HAL_SPI_Transmit>
                off += chunk;
 8001bd8:	693a      	ldr	r2, [r7, #16]
 8001bda:	687b      	ldr	r3, [r7, #4]
 8001bdc:	4413      	add	r3, r2
 8001bde:	613b      	str	r3, [r7, #16]
                rem -= chunk;
 8001be0:	697a      	ldr	r2, [r7, #20]
 8001be2:	687b      	ldr	r3, [r7, #4]
 8001be4:	1ad3      	subs	r3, r2, r3
 8001be6:	617b      	str	r3, [r7, #20]
            while (rem) {
 8001be8:	697b      	ldr	r3, [r7, #20]
 8001bea:	2b00      	cmp	r3, #0
 8001bec:	d1e3      	bne.n	8001bb6 <OLED_ShowCompassImage+0xd6>
            }
        }

        HAL_GPIO_WritePin(CS_OLED_GPIO_Port, CS_OLED_Pin, GPIO_PIN_SET);
 8001bee:	2201      	movs	r2, #1
 8001bf0:	2101      	movs	r1, #1
 8001bf2:	4818      	ldr	r0, [pc, #96]	@ (8001c54 <OLED_ShowCompassImage+0x174>)
 8001bf4:	f000 ffe0 	bl	8002bb8 <HAL_GPIO_WritePin>
        return;
 8001bf8:	e020      	b.n	8001c3c <OLED_ShowCompassImage+0x15c>

    // Otherwise draw the (possibly smaller) bitmap using the safe per-row path.
    // default to centered placement: if the display is larger than the image
    // center it horizontally/vertically. The user can use OLED_ShowCompassImageAt()
    // to place manually.
    uint16_t x = 0;
 8001bfa:	2300      	movs	r3, #0
 8001bfc:	81fb      	strh	r3, [r7, #14]
    uint16_t y = 0;
 8001bfe:	2300      	movs	r3, #0
 8001c00:	81bb      	strh	r3, [r7, #12]
    if (OLED_WIDTH > w) x = (OLED_WIDTH - w) / 2;
 8001c02:	897b      	ldrh	r3, [r7, #10]
 8001c04:	2b7f      	cmp	r3, #127	@ 0x7f
 8001c06:	d806      	bhi.n	8001c16 <OLED_ShowCompassImage+0x136>
 8001c08:	897b      	ldrh	r3, [r7, #10]
 8001c0a:	f1c3 0380 	rsb	r3, r3, #128	@ 0x80
 8001c0e:	0fda      	lsrs	r2, r3, #31
 8001c10:	4413      	add	r3, r2
 8001c12:	105b      	asrs	r3, r3, #1
 8001c14:	81fb      	strh	r3, [r7, #14]
    if (OLED_HEIGHT > h) y = (OLED_HEIGHT - h) / 2;
 8001c16:	893b      	ldrh	r3, [r7, #8]
 8001c18:	2b5f      	cmp	r3, #95	@ 0x5f
 8001c1a:	d806      	bhi.n	8001c2a <OLED_ShowCompassImage+0x14a>
 8001c1c:	893b      	ldrh	r3, [r7, #8]
 8001c1e:	f1c3 0360 	rsb	r3, r3, #96	@ 0x60
 8001c22:	0fda      	lsrs	r2, r3, #31
 8001c24:	4413      	add	r3, r2
 8001c26:	105b      	asrs	r3, r3, #1
 8001c28:	81bb      	strh	r3, [r7, #12]
    OLED_DrawBitmap(compass_mod_map, w, h, x, y);
 8001c2a:	89f8      	ldrh	r0, [r7, #14]
 8001c2c:	893a      	ldrh	r2, [r7, #8]
 8001c2e:	8979      	ldrh	r1, [r7, #10]
 8001c30:	89bb      	ldrh	r3, [r7, #12]
 8001c32:	9300      	str	r3, [sp, #0]
 8001c34:	4603      	mov	r3, r0
 8001c36:	4806      	ldr	r0, [pc, #24]	@ (8001c50 <OLED_ShowCompassImage+0x170>)
 8001c38:	f7ff fea6 	bl	8001988 <OLED_DrawBitmap>
}
 8001c3c:	3718      	adds	r7, #24
 8001c3e:	46bd      	mov	sp, r7
 8001c40:	bd80      	pop	{r7, pc}
 8001c42:	bf00      	nop
 8001c44:	08010ae0 	.word	0x08010ae0
 8001c48:	08010ae2 	.word	0x08010ae2
 8001c4c:	08010ae4 	.word	0x08010ae4
 8001c50:	08009ee0 	.word	0x08009ee0
 8001c54:	48000400 	.word	0x48000400
 8001c58:	200001fc 	.word	0x200001fc
 8001c5c:	00000000 	.word	0x00000000

08001c60 <OLED_DrawCompass>:

void OLED_DrawCompass(float heading_deg) {
 8001c60:	b5b0      	push	{r4, r5, r7, lr}
 8001c62:	b094      	sub	sp, #80	@ 0x50
 8001c64:	af02      	add	r7, sp, #8
 8001c66:	ed87 0a01 	vstr	s0, [r7, #4]
    // Normalize heading to 0-360
    while (heading_deg < 0.0f) heading_deg += 360.0f;
 8001c6a:	e007      	b.n	8001c7c <OLED_DrawCompass+0x1c>
 8001c6c:	edd7 7a01 	vldr	s15, [r7, #4]
 8001c70:	ed9f 7a7f 	vldr	s14, [pc, #508]	@ 8001e70 <OLED_DrawCompass+0x210>
 8001c74:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001c78:	edc7 7a01 	vstr	s15, [r7, #4]
 8001c7c:	edd7 7a01 	vldr	s15, [r7, #4]
 8001c80:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001c84:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001c88:	d4f0      	bmi.n	8001c6c <OLED_DrawCompass+0xc>
    while (heading_deg >= 360.0f) heading_deg -= 360.0f;
 8001c8a:	e007      	b.n	8001c9c <OLED_DrawCompass+0x3c>
 8001c8c:	edd7 7a01 	vldr	s15, [r7, #4]
 8001c90:	ed9f 7a77 	vldr	s14, [pc, #476]	@ 8001e70 <OLED_DrawCompass+0x210>
 8001c94:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8001c98:	edc7 7a01 	vstr	s15, [r7, #4]
 8001c9c:	edd7 7a01 	vldr	s15, [r7, #4]
 8001ca0:	ed9f 7a73 	vldr	s14, [pc, #460]	@ 8001e70 <OLED_DrawCompass+0x210>
 8001ca4:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001ca8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001cac:	daee      	bge.n	8001c8c <OLED_DrawCompass+0x2c>
    
    int deg = (int)(heading_deg + 0.5f);  // Round to nearest integer
 8001cae:	edd7 7a01 	vldr	s15, [r7, #4]
 8001cb2:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8001cb6:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001cba:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001cbe:	ee17 3a90 	vmov	r3, s15
 8001cc2:	63bb      	str	r3, [r7, #56]	@ 0x38
    int heading_centi_local = (int)(heading_deg * 100.0f);
 8001cc4:	edd7 7a01 	vldr	s15, [r7, #4]
 8001cc8:	ed9f 7a6a 	vldr	s14, [pc, #424]	@ 8001e74 <OLED_DrawCompass+0x214>
 8001ccc:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001cd0:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001cd4:	ee17 3a90 	vmov	r3, s15
 8001cd8:	637b      	str	r3, [r7, #52]	@ 0x34
    
    // Skip if same as last frame
    if (heading_centi_local == last_drawn_heading) {
 8001cda:	4b67      	ldr	r3, [pc, #412]	@ (8001e78 <OLED_DrawCompass+0x218>)
 8001cdc:	681b      	ldr	r3, [r3, #0]
 8001cde:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8001ce0:	429a      	cmp	r2, r3
 8001ce2:	f000 80bb 	beq.w	8001e5c <OLED_DrawCompass+0x1fc>
        return;
    }
    last_drawn_heading = heading_centi_local;
 8001ce6:	4a64      	ldr	r2, [pc, #400]	@ (8001e78 <OLED_DrawCompass+0x218>)
 8001ce8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001cea:	6013      	str	r3, [r2, #0]
    
    // Calculate compass needle position
    const int radius = 30;
 8001cec:	231e      	movs	r3, #30
 8001cee:	633b      	str	r3, [r7, #48]	@ 0x30
    const int cx = 64;
 8001cf0:	2340      	movs	r3, #64	@ 0x40
 8001cf2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const int cy = 48;
 8001cf4:	2330      	movs	r3, #48	@ 0x30
 8001cf6:	62bb      	str	r3, [r7, #40]	@ 0x28
    double rad = (double)heading_deg * (3.14159265359 / 180.0);
 8001cf8:	6878      	ldr	r0, [r7, #4]
 8001cfa:	f7fe fc25 	bl	8000548 <__aeabi_f2d>
 8001cfe:	a35a      	add	r3, pc, #360	@ (adr r3, 8001e68 <OLED_DrawCompass+0x208>)
 8001d00:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001d04:	f7fe fc78 	bl	80005f8 <__aeabi_dmul>
 8001d08:	4602      	mov	r2, r0
 8001d0a:	460b      	mov	r3, r1
 8001d0c:	e9c7 2308 	strd	r2, r3, [r7, #32]
    compass_x = cx + (int)(radius * sin(rad));
 8001d10:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8001d12:	f7fe fc07 	bl	8000524 <__aeabi_i2d>
 8001d16:	4604      	mov	r4, r0
 8001d18:	460d      	mov	r5, r1
 8001d1a:	ed97 0b08 	vldr	d0, [r7, #32]
 8001d1e:	f007 f87b 	bl	8008e18 <sin>
 8001d22:	ec53 2b10 	vmov	r2, r3, d0
 8001d26:	4620      	mov	r0, r4
 8001d28:	4629      	mov	r1, r5
 8001d2a:	f7fe fc65 	bl	80005f8 <__aeabi_dmul>
 8001d2e:	4602      	mov	r2, r0
 8001d30:	460b      	mov	r3, r1
 8001d32:	4610      	mov	r0, r2
 8001d34:	4619      	mov	r1, r3
 8001d36:	f7fe ff0f 	bl	8000b58 <__aeabi_d2iz>
 8001d3a:	4602      	mov	r2, r0
 8001d3c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001d3e:	4413      	add	r3, r2
 8001d40:	4a4e      	ldr	r2, [pc, #312]	@ (8001e7c <OLED_DrawCompass+0x21c>)
 8001d42:	6013      	str	r3, [r2, #0]
    compass_y = cy - (int)(radius * cos(rad));
 8001d44:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8001d46:	f7fe fbed 	bl	8000524 <__aeabi_i2d>
 8001d4a:	4604      	mov	r4, r0
 8001d4c:	460d      	mov	r5, r1
 8001d4e:	ed97 0b08 	vldr	d0, [r7, #32]
 8001d52:	f007 f80d 	bl	8008d70 <cos>
 8001d56:	ec53 2b10 	vmov	r2, r3, d0
 8001d5a:	4620      	mov	r0, r4
 8001d5c:	4629      	mov	r1, r5
 8001d5e:	f7fe fc4b 	bl	80005f8 <__aeabi_dmul>
 8001d62:	4602      	mov	r2, r0
 8001d64:	460b      	mov	r3, r1
 8001d66:	4610      	mov	r0, r2
 8001d68:	4619      	mov	r1, r3
 8001d6a:	f7fe fef5 	bl	8000b58 <__aeabi_d2iz>
 8001d6e:	4602      	mov	r2, r0
 8001d70:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001d72:	1a9b      	subs	r3, r3, r2
 8001d74:	4a42      	ldr	r2, [pc, #264]	@ (8001e80 <OLED_DrawCompass+0x220>)
 8001d76:	6013      	str	r3, [r2, #0]
    
    // 1. Draw background image
    OLED_ShowCompassImage();
 8001d78:	f7ff feb2 	bl	8001ae0 <OLED_ShowCompassImage>
    
    // 2. Draw centered heading number
    uint8_t num_scale = 1;
 8001d7c:	2301      	movs	r3, #1
 8001d7e:	77fb      	strb	r3, [r7, #31]
    int digits = (deg >= 100) ? 3 : ((deg >= 10) ? 2 : 1);
 8001d80:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001d82:	2b63      	cmp	r3, #99	@ 0x63
 8001d84:	dc06      	bgt.n	8001d94 <OLED_DrawCompass+0x134>
 8001d86:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001d88:	2b09      	cmp	r3, #9
 8001d8a:	dd01      	ble.n	8001d90 <OLED_DrawCompass+0x130>
 8001d8c:	2302      	movs	r3, #2
 8001d8e:	e002      	b.n	8001d96 <OLED_DrawCompass+0x136>
 8001d90:	2301      	movs	r3, #1
 8001d92:	e000      	b.n	8001d96 <OLED_DrawCompass+0x136>
 8001d94:	2303      	movs	r3, #3
 8001d96:	61bb      	str	r3, [r7, #24]
    int text_w = digits * 6 * num_scale + (digits - 1) * num_scale;
 8001d98:	7ffb      	ldrb	r3, [r7, #31]
 8001d9a:	69ba      	ldr	r2, [r7, #24]
 8001d9c:	fb03 f202 	mul.w	r2, r3, r2
 8001da0:	4613      	mov	r3, r2
 8001da2:	005b      	lsls	r3, r3, #1
 8001da4:	4413      	add	r3, r2
 8001da6:	005b      	lsls	r3, r3, #1
 8001da8:	4619      	mov	r1, r3
 8001daa:	69bb      	ldr	r3, [r7, #24]
 8001dac:	3b01      	subs	r3, #1
 8001dae:	7ffa      	ldrb	r2, [r7, #31]
 8001db0:	fb02 f303 	mul.w	r3, r2, r3
 8001db4:	440b      	add	r3, r1
 8001db6:	617b      	str	r3, [r7, #20]
    int nx = cx - text_w / 2;
 8001db8:	697b      	ldr	r3, [r7, #20]
 8001dba:	0fda      	lsrs	r2, r3, #31
 8001dbc:	4413      	add	r3, r2
 8001dbe:	105b      	asrs	r3, r3, #1
 8001dc0:	425b      	negs	r3, r3
 8001dc2:	461a      	mov	r2, r3
 8001dc4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001dc6:	4413      	add	r3, r2
 8001dc8:	647b      	str	r3, [r7, #68]	@ 0x44
    int ny = cy - (8 * num_scale) / 2;
 8001dca:	7ffb      	ldrb	r3, [r7, #31]
 8001dcc:	009b      	lsls	r3, r3, #2
 8001dce:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8001dd0:	1ad3      	subs	r3, r2, r3
 8001dd2:	613b      	str	r3, [r7, #16]
    if (digits == 3) nx += num_scale;
 8001dd4:	69bb      	ldr	r3, [r7, #24]
 8001dd6:	2b03      	cmp	r3, #3
 8001dd8:	d103      	bne.n	8001de2 <OLED_DrawCompass+0x182>
 8001dda:	7ffb      	ldrb	r3, [r7, #31]
 8001ddc:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8001dde:	4413      	add	r3, r2
 8001de0:	647b      	str	r3, [r7, #68]	@ 0x44
    OLED_DrawNumberScaled(nx, ny, deg, 0xFFFF, num_scale);
 8001de2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001de4:	b298      	uxth	r0, r3
 8001de6:	693b      	ldr	r3, [r7, #16]
 8001de8:	b299      	uxth	r1, r3
 8001dea:	7ffb      	ldrb	r3, [r7, #31]
 8001dec:	9300      	str	r3, [sp, #0]
 8001dee:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001df2:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8001df4:	f7ff fc8e 	bl	8001714 <OLED_DrawNumberScaled>
    
    // 3. Draw red compass needle (mirrored at center)
    int dot_x = (int)(2 * cx - compass_x);
 8001df8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001dfa:	005a      	lsls	r2, r3, #1
 8001dfc:	4b1f      	ldr	r3, [pc, #124]	@ (8001e7c <OLED_DrawCompass+0x21c>)
 8001dfe:	681b      	ldr	r3, [r3, #0]
 8001e00:	1ad3      	subs	r3, r2, r3
 8001e02:	60fb      	str	r3, [r7, #12]
    int dot_y = (int)(2 * cy - compass_y);
 8001e04:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001e06:	005a      	lsls	r2, r3, #1
 8001e08:	4b1d      	ldr	r3, [pc, #116]	@ (8001e80 <OLED_DrawCompass+0x220>)
 8001e0a:	681b      	ldr	r3, [r3, #0]
 8001e0c:	1ad3      	subs	r3, r2, r3
 8001e0e:	60bb      	str	r3, [r7, #8]
    
    for (int dx = -2; dx <= 2; ++dx) {
 8001e10:	f06f 0301 	mvn.w	r3, #1
 8001e14:	643b      	str	r3, [r7, #64]	@ 0x40
 8001e16:	e01d      	b.n	8001e54 <OLED_DrawCompass+0x1f4>
        for (int dy = -2; dy <= 2; ++dy) {
 8001e18:	f06f 0301 	mvn.w	r3, #1
 8001e1c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8001e1e:	e013      	b.n	8001e48 <OLED_DrawCompass+0x1e8>
            OLED_DrawPixel(dot_x + dx, dot_y + dy, 0xF800);
 8001e20:	68fb      	ldr	r3, [r7, #12]
 8001e22:	b29a      	uxth	r2, r3
 8001e24:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001e26:	b29b      	uxth	r3, r3
 8001e28:	4413      	add	r3, r2
 8001e2a:	b298      	uxth	r0, r3
 8001e2c:	68bb      	ldr	r3, [r7, #8]
 8001e2e:	b29a      	uxth	r2, r3
 8001e30:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001e32:	b29b      	uxth	r3, r3
 8001e34:	4413      	add	r3, r2
 8001e36:	b29b      	uxth	r3, r3
 8001e38:	f44f 4278 	mov.w	r2, #63488	@ 0xf800
 8001e3c:	4619      	mov	r1, r3
 8001e3e:	f7ff fb8d 	bl	800155c <OLED_DrawPixel>
        for (int dy = -2; dy <= 2; ++dy) {
 8001e42:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001e44:	3301      	adds	r3, #1
 8001e46:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8001e48:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001e4a:	2b02      	cmp	r3, #2
 8001e4c:	dde8      	ble.n	8001e20 <OLED_DrawCompass+0x1c0>
    for (int dx = -2; dx <= 2; ++dx) {
 8001e4e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001e50:	3301      	adds	r3, #1
 8001e52:	643b      	str	r3, [r7, #64]	@ 0x40
 8001e54:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001e56:	2b02      	cmp	r3, #2
 8001e58:	ddde      	ble.n	8001e18 <OLED_DrawCompass+0x1b8>
 8001e5a:	e000      	b.n	8001e5e <OLED_DrawCompass+0x1fe>
        return;
 8001e5c:	bf00      	nop
        }
    }
}
 8001e5e:	3748      	adds	r7, #72	@ 0x48
 8001e60:	46bd      	mov	sp, r7
 8001e62:	bdb0      	pop	{r4, r5, r7, pc}
 8001e64:	f3af 8000 	nop.w
 8001e68:	a2529e84 	.word	0xa2529e84
 8001e6c:	3f91df46 	.word	0x3f91df46
 8001e70:	43b40000 	.word	0x43b40000
 8001e74:	42c80000 	.word	0x42c80000
 8001e78:	20000008 	.word	0x20000008
 8001e7c:	20000000 	.word	0x20000000
 8001e80:	20000004 	.word	0x20000004

08001e84 <HAL_SPI_TxCpltCallback>:
//-----------------------------------------------------------------------------------
// Optional: we override HAL callback to ensure any SPI DMA tx completion clears
// state quickly and allows the waiting loop above to finish sooner.
// -----------------------------------------------------------------------------------
void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8001e84:	b480      	push	{r7}
 8001e86:	b083      	sub	sp, #12
 8001e88:	af00      	add	r7, sp, #0
 8001e8a:	6078      	str	r0, [r7, #4]
    if (hspi == &hspi3) {
        // nothing special required here  HAL_SPI_GetState will flip to READY.
        // The callback exists so we can debug or extend behavior later.
    }
}
 8001e8c:	bf00      	nop
 8001e8e:	370c      	adds	r7, #12
 8001e90:	46bd      	mov	sp, r7
 8001e92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e96:	4770      	bx	lr

08001e98 <__io_putchar>:

#include "printf.h"

extern UART_HandleTypeDef huart2;
//Retargeting so the printf function is usable
PUTCHAR_PROTOTYPE {
 8001e98:	b580      	push	{r7, lr}
 8001e9a:	b082      	sub	sp, #8
 8001e9c:	af00      	add	r7, sp, #0
 8001e9e:	6078      	str	r0, [r7, #4]
    HAL_UART_Transmit(&huart2, (uint8_t *)&ch, 1, HAL_MAX_DELAY);
 8001ea0:	1d39      	adds	r1, r7, #4
 8001ea2:	f04f 33ff 	mov.w	r3, #4294967295
 8001ea6:	2201      	movs	r2, #1
 8001ea8:	4803      	ldr	r0, [pc, #12]	@ (8001eb8 <__io_putchar+0x20>)
 8001eaa:	f002 fd7f 	bl	80049ac <HAL_UART_Transmit>
    return ch;
 8001eae:	687b      	ldr	r3, [r7, #4]
}
 8001eb0:	4618      	mov	r0, r3
 8001eb2:	3708      	adds	r7, #8
 8001eb4:	46bd      	mov	sp, r7
 8001eb6:	bd80      	pop	{r7, pc}
 8001eb8:	200002e8 	.word	0x200002e8

08001ebc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001ebc:	b480      	push	{r7}
 8001ebe:	b083      	sub	sp, #12
 8001ec0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001ec2:	4b0f      	ldr	r3, [pc, #60]	@ (8001f00 <HAL_MspInit+0x44>)
 8001ec4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001ec6:	4a0e      	ldr	r2, [pc, #56]	@ (8001f00 <HAL_MspInit+0x44>)
 8001ec8:	f043 0301 	orr.w	r3, r3, #1
 8001ecc:	6613      	str	r3, [r2, #96]	@ 0x60
 8001ece:	4b0c      	ldr	r3, [pc, #48]	@ (8001f00 <HAL_MspInit+0x44>)
 8001ed0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001ed2:	f003 0301 	and.w	r3, r3, #1
 8001ed6:	607b      	str	r3, [r7, #4]
 8001ed8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001eda:	4b09      	ldr	r3, [pc, #36]	@ (8001f00 <HAL_MspInit+0x44>)
 8001edc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001ede:	4a08      	ldr	r2, [pc, #32]	@ (8001f00 <HAL_MspInit+0x44>)
 8001ee0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001ee4:	6593      	str	r3, [r2, #88]	@ 0x58
 8001ee6:	4b06      	ldr	r3, [pc, #24]	@ (8001f00 <HAL_MspInit+0x44>)
 8001ee8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001eea:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001eee:	603b      	str	r3, [r7, #0]
 8001ef0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001ef2:	bf00      	nop
 8001ef4:	370c      	adds	r7, #12
 8001ef6:	46bd      	mov	sp, r7
 8001ef8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001efc:	4770      	bx	lr
 8001efe:	bf00      	nop
 8001f00:	40021000 	.word	0x40021000

08001f04 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001f04:	b580      	push	{r7, lr}
 8001f06:	b08a      	sub	sp, #40	@ 0x28
 8001f08:	af00      	add	r7, sp, #0
 8001f0a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f0c:	f107 0314 	add.w	r3, r7, #20
 8001f10:	2200      	movs	r2, #0
 8001f12:	601a      	str	r2, [r3, #0]
 8001f14:	605a      	str	r2, [r3, #4]
 8001f16:	609a      	str	r2, [r3, #8]
 8001f18:	60da      	str	r2, [r3, #12]
 8001f1a:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI3)
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	681b      	ldr	r3, [r3, #0]
 8001f20:	4a17      	ldr	r2, [pc, #92]	@ (8001f80 <HAL_SPI_MspInit+0x7c>)
 8001f22:	4293      	cmp	r3, r2
 8001f24:	d127      	bne.n	8001f76 <HAL_SPI_MspInit+0x72>
  {
    /* USER CODE BEGIN SPI3_MspInit 0 */

    /* USER CODE END SPI3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 8001f26:	4b17      	ldr	r3, [pc, #92]	@ (8001f84 <HAL_SPI_MspInit+0x80>)
 8001f28:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001f2a:	4a16      	ldr	r2, [pc, #88]	@ (8001f84 <HAL_SPI_MspInit+0x80>)
 8001f2c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001f30:	6593      	str	r3, [r2, #88]	@ 0x58
 8001f32:	4b14      	ldr	r3, [pc, #80]	@ (8001f84 <HAL_SPI_MspInit+0x80>)
 8001f34:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001f36:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8001f3a:	613b      	str	r3, [r7, #16]
 8001f3c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001f3e:	4b11      	ldr	r3, [pc, #68]	@ (8001f84 <HAL_SPI_MspInit+0x80>)
 8001f40:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001f42:	4a10      	ldr	r2, [pc, #64]	@ (8001f84 <HAL_SPI_MspInit+0x80>)
 8001f44:	f043 0302 	orr.w	r3, r3, #2
 8001f48:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001f4a:	4b0e      	ldr	r3, [pc, #56]	@ (8001f84 <HAL_SPI_MspInit+0x80>)
 8001f4c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001f4e:	f003 0302 	and.w	r3, r3, #2
 8001f52:	60fb      	str	r3, [r7, #12]
 8001f54:	68fb      	ldr	r3, [r7, #12]
    /**SPI3 GPIO Configuration
    PB3 (JTDO-TRACESWO)     ------> SPI3_SCK
    PB4 (NJTRST)     ------> SPI3_MISO
    PB5     ------> SPI3_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
 8001f56:	2338      	movs	r3, #56	@ 0x38
 8001f58:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f5a:	2302      	movs	r3, #2
 8001f5c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f5e:	2300      	movs	r3, #0
 8001f60:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001f62:	2303      	movs	r3, #3
 8001f64:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8001f66:	2306      	movs	r3, #6
 8001f68:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001f6a:	f107 0314 	add.w	r3, r7, #20
 8001f6e:	4619      	mov	r1, r3
 8001f70:	4805      	ldr	r0, [pc, #20]	@ (8001f88 <HAL_SPI_MspInit+0x84>)
 8001f72:	f000 fcb7 	bl	80028e4 <HAL_GPIO_Init>

    /* USER CODE END SPI3_MspInit 1 */

  }

}
 8001f76:	bf00      	nop
 8001f78:	3728      	adds	r7, #40	@ 0x28
 8001f7a:	46bd      	mov	sp, r7
 8001f7c:	bd80      	pop	{r7, pc}
 8001f7e:	bf00      	nop
 8001f80:	40003c00 	.word	0x40003c00
 8001f84:	40021000 	.word	0x40021000
 8001f88:	48000400 	.word	0x48000400

08001f8c <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001f8c:	b580      	push	{r7, lr}
 8001f8e:	b0a0      	sub	sp, #128	@ 0x80
 8001f90:	af00      	add	r7, sp, #0
 8001f92:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f94:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8001f98:	2200      	movs	r2, #0
 8001f9a:	601a      	str	r2, [r3, #0]
 8001f9c:	605a      	str	r2, [r3, #4]
 8001f9e:	609a      	str	r2, [r3, #8]
 8001fa0:	60da      	str	r2, [r3, #12]
 8001fa2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001fa4:	f107 0318 	add.w	r3, r7, #24
 8001fa8:	2254      	movs	r2, #84	@ 0x54
 8001faa:	2100      	movs	r1, #0
 8001fac:	4618      	mov	r0, r3
 8001fae:	f004 fea3 	bl	8006cf8 <memset>
  if(huart->Instance==USART1)
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	681b      	ldr	r3, [r3, #0]
 8001fb6:	4a4b      	ldr	r2, [pc, #300]	@ (80020e4 <HAL_UART_MspInit+0x158>)
 8001fb8:	4293      	cmp	r3, r2
 8001fba:	d140      	bne.n	800203e <HAL_UART_MspInit+0xb2>

    /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8001fbc:	2301      	movs	r3, #1
 8001fbe:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8001fc0:	2300      	movs	r3, #0
 8001fc2:	63bb      	str	r3, [r7, #56]	@ 0x38
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001fc4:	f107 0318 	add.w	r3, r7, #24
 8001fc8:	4618      	mov	r0, r3
 8001fca:	f001 fca9 	bl	8003920 <HAL_RCCEx_PeriphCLKConfig>
 8001fce:	4603      	mov	r3, r0
 8001fd0:	2b00      	cmp	r3, #0
 8001fd2:	d001      	beq.n	8001fd8 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8001fd4:	f7ff f99a 	bl	800130c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001fd8:	4b43      	ldr	r3, [pc, #268]	@ (80020e8 <HAL_UART_MspInit+0x15c>)
 8001fda:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001fdc:	4a42      	ldr	r2, [pc, #264]	@ (80020e8 <HAL_UART_MspInit+0x15c>)
 8001fde:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001fe2:	6613      	str	r3, [r2, #96]	@ 0x60
 8001fe4:	4b40      	ldr	r3, [pc, #256]	@ (80020e8 <HAL_UART_MspInit+0x15c>)
 8001fe6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001fe8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001fec:	617b      	str	r3, [r7, #20]
 8001fee:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001ff0:	4b3d      	ldr	r3, [pc, #244]	@ (80020e8 <HAL_UART_MspInit+0x15c>)
 8001ff2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001ff4:	4a3c      	ldr	r2, [pc, #240]	@ (80020e8 <HAL_UART_MspInit+0x15c>)
 8001ff6:	f043 0301 	orr.w	r3, r3, #1
 8001ffa:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001ffc:	4b3a      	ldr	r3, [pc, #232]	@ (80020e8 <HAL_UART_MspInit+0x15c>)
 8001ffe:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002000:	f003 0301 	and.w	r3, r3, #1
 8002004:	613b      	str	r3, [r7, #16]
 8002006:	693b      	ldr	r3, [r7, #16]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8002008:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 800200c:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800200e:	2302      	movs	r3, #2
 8002010:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002012:	2300      	movs	r3, #0
 8002014:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002016:	2303      	movs	r3, #3
 8002018:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 800201a:	2307      	movs	r3, #7
 800201c:	67fb      	str	r3, [r7, #124]	@ 0x7c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800201e:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8002022:	4619      	mov	r1, r3
 8002024:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002028:	f000 fc5c 	bl	80028e4 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 800202c:	2200      	movs	r2, #0
 800202e:	2100      	movs	r1, #0
 8002030:	2025      	movs	r0, #37	@ 0x25
 8002032:	f000 fb0c 	bl	800264e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8002036:	2025      	movs	r0, #37	@ 0x25
 8002038:	f000 fb25 	bl	8002686 <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN USART2_MspInit 1 */

    /* USER CODE END USART2_MspInit 1 */
  }

}
 800203c:	e04d      	b.n	80020da <HAL_UART_MspInit+0x14e>
  else if(huart->Instance==USART2)
 800203e:	687b      	ldr	r3, [r7, #4]
 8002040:	681b      	ldr	r3, [r3, #0]
 8002042:	4a2a      	ldr	r2, [pc, #168]	@ (80020ec <HAL_UART_MspInit+0x160>)
 8002044:	4293      	cmp	r3, r2
 8002046:	d148      	bne.n	80020da <HAL_UART_MspInit+0x14e>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8002048:	2302      	movs	r3, #2
 800204a:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 800204c:	2300      	movs	r3, #0
 800204e:	63fb      	str	r3, [r7, #60]	@ 0x3c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002050:	f107 0318 	add.w	r3, r7, #24
 8002054:	4618      	mov	r0, r3
 8002056:	f001 fc63 	bl	8003920 <HAL_RCCEx_PeriphCLKConfig>
 800205a:	4603      	mov	r3, r0
 800205c:	2b00      	cmp	r3, #0
 800205e:	d001      	beq.n	8002064 <HAL_UART_MspInit+0xd8>
      Error_Handler();
 8002060:	f7ff f954 	bl	800130c <Error_Handler>
    __HAL_RCC_USART2_CLK_ENABLE();
 8002064:	4b20      	ldr	r3, [pc, #128]	@ (80020e8 <HAL_UART_MspInit+0x15c>)
 8002066:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002068:	4a1f      	ldr	r2, [pc, #124]	@ (80020e8 <HAL_UART_MspInit+0x15c>)
 800206a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800206e:	6593      	str	r3, [r2, #88]	@ 0x58
 8002070:	4b1d      	ldr	r3, [pc, #116]	@ (80020e8 <HAL_UART_MspInit+0x15c>)
 8002072:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002074:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002078:	60fb      	str	r3, [r7, #12]
 800207a:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800207c:	4b1a      	ldr	r3, [pc, #104]	@ (80020e8 <HAL_UART_MspInit+0x15c>)
 800207e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002080:	4a19      	ldr	r2, [pc, #100]	@ (80020e8 <HAL_UART_MspInit+0x15c>)
 8002082:	f043 0301 	orr.w	r3, r3, #1
 8002086:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002088:	4b17      	ldr	r3, [pc, #92]	@ (80020e8 <HAL_UART_MspInit+0x15c>)
 800208a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800208c:	f003 0301 	and.w	r3, r3, #1
 8002090:	60bb      	str	r3, [r7, #8]
 8002092:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = VCP_TX_Pin;
 8002094:	2304      	movs	r3, #4
 8002096:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002098:	2302      	movs	r3, #2
 800209a:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800209c:	2300      	movs	r3, #0
 800209e:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80020a0:	2303      	movs	r3, #3
 80020a2:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80020a4:	2307      	movs	r3, #7
 80020a6:	67fb      	str	r3, [r7, #124]	@ 0x7c
    HAL_GPIO_Init(VCP_TX_GPIO_Port, &GPIO_InitStruct);
 80020a8:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 80020ac:	4619      	mov	r1, r3
 80020ae:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80020b2:	f000 fc17 	bl	80028e4 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = VCP_RX_Pin;
 80020b6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80020ba:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80020bc:	2302      	movs	r3, #2
 80020be:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020c0:	2300      	movs	r3, #0
 80020c2:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80020c4:	2303      	movs	r3, #3
 80020c6:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Alternate = GPIO_AF3_USART2;
 80020c8:	2303      	movs	r3, #3
 80020ca:	67fb      	str	r3, [r7, #124]	@ 0x7c
    HAL_GPIO_Init(VCP_RX_GPIO_Port, &GPIO_InitStruct);
 80020cc:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 80020d0:	4619      	mov	r1, r3
 80020d2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80020d6:	f000 fc05 	bl	80028e4 <HAL_GPIO_Init>
}
 80020da:	bf00      	nop
 80020dc:	3780      	adds	r7, #128	@ 0x80
 80020de:	46bd      	mov	sp, r7
 80020e0:	bd80      	pop	{r7, pc}
 80020e2:	bf00      	nop
 80020e4:	40013800 	.word	0x40013800
 80020e8:	40021000 	.word	0x40021000
 80020ec:	40004400 	.word	0x40004400

080020f0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80020f0:	b480      	push	{r7}
 80020f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80020f4:	bf00      	nop
 80020f6:	e7fd      	b.n	80020f4 <NMI_Handler+0x4>

080020f8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80020f8:	b480      	push	{r7}
 80020fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80020fc:	bf00      	nop
 80020fe:	e7fd      	b.n	80020fc <HardFault_Handler+0x4>

08002100 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002100:	b480      	push	{r7}
 8002102:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002104:	bf00      	nop
 8002106:	e7fd      	b.n	8002104 <MemManage_Handler+0x4>

08002108 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002108:	b480      	push	{r7}
 800210a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800210c:	bf00      	nop
 800210e:	e7fd      	b.n	800210c <BusFault_Handler+0x4>

08002110 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002110:	b480      	push	{r7}
 8002112:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002114:	bf00      	nop
 8002116:	e7fd      	b.n	8002114 <UsageFault_Handler+0x4>

08002118 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002118:	b480      	push	{r7}
 800211a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800211c:	bf00      	nop
 800211e:	46bd      	mov	sp, r7
 8002120:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002124:	4770      	bx	lr

08002126 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002126:	b480      	push	{r7}
 8002128:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800212a:	bf00      	nop
 800212c:	46bd      	mov	sp, r7
 800212e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002132:	4770      	bx	lr

08002134 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002134:	b480      	push	{r7}
 8002136:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002138:	bf00      	nop
 800213a:	46bd      	mov	sp, r7
 800213c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002140:	4770      	bx	lr

08002142 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002142:	b580      	push	{r7, lr}
 8002144:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002146:	f000 f963 	bl	8002410 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800214a:	bf00      	nop
 800214c:	bd80      	pop	{r7, pc}
	...

08002150 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8002150:	b580      	push	{r7, lr}
 8002152:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8002154:	4802      	ldr	r0, [pc, #8]	@ (8002160 <USART1_IRQHandler+0x10>)
 8002156:	f002 fcbd 	bl	8004ad4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 800215a:	bf00      	nop
 800215c:	bd80      	pop	{r7, pc}
 800215e:	bf00      	nop
 8002160:	20000260 	.word	0x20000260

08002164 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002164:	b480      	push	{r7}
 8002166:	af00      	add	r7, sp, #0
  return 1;
 8002168:	2301      	movs	r3, #1
}
 800216a:	4618      	mov	r0, r3
 800216c:	46bd      	mov	sp, r7
 800216e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002172:	4770      	bx	lr

08002174 <_kill>:

int _kill(int pid, int sig)
{
 8002174:	b580      	push	{r7, lr}
 8002176:	b082      	sub	sp, #8
 8002178:	af00      	add	r7, sp, #0
 800217a:	6078      	str	r0, [r7, #4]
 800217c:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800217e:	f004 fe0d 	bl	8006d9c <__errno>
 8002182:	4603      	mov	r3, r0
 8002184:	2216      	movs	r2, #22
 8002186:	601a      	str	r2, [r3, #0]
  return -1;
 8002188:	f04f 33ff 	mov.w	r3, #4294967295
}
 800218c:	4618      	mov	r0, r3
 800218e:	3708      	adds	r7, #8
 8002190:	46bd      	mov	sp, r7
 8002192:	bd80      	pop	{r7, pc}

08002194 <_exit>:

void _exit (int status)
{
 8002194:	b580      	push	{r7, lr}
 8002196:	b082      	sub	sp, #8
 8002198:	af00      	add	r7, sp, #0
 800219a:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 800219c:	f04f 31ff 	mov.w	r1, #4294967295
 80021a0:	6878      	ldr	r0, [r7, #4]
 80021a2:	f7ff ffe7 	bl	8002174 <_kill>
  while (1) {}    /* Make sure we hang here */
 80021a6:	bf00      	nop
 80021a8:	e7fd      	b.n	80021a6 <_exit+0x12>

080021aa <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80021aa:	b580      	push	{r7, lr}
 80021ac:	b086      	sub	sp, #24
 80021ae:	af00      	add	r7, sp, #0
 80021b0:	60f8      	str	r0, [r7, #12]
 80021b2:	60b9      	str	r1, [r7, #8]
 80021b4:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80021b6:	2300      	movs	r3, #0
 80021b8:	617b      	str	r3, [r7, #20]
 80021ba:	e00a      	b.n	80021d2 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80021bc:	f3af 8000 	nop.w
 80021c0:	4601      	mov	r1, r0
 80021c2:	68bb      	ldr	r3, [r7, #8]
 80021c4:	1c5a      	adds	r2, r3, #1
 80021c6:	60ba      	str	r2, [r7, #8]
 80021c8:	b2ca      	uxtb	r2, r1
 80021ca:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80021cc:	697b      	ldr	r3, [r7, #20]
 80021ce:	3301      	adds	r3, #1
 80021d0:	617b      	str	r3, [r7, #20]
 80021d2:	697a      	ldr	r2, [r7, #20]
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	429a      	cmp	r2, r3
 80021d8:	dbf0      	blt.n	80021bc <_read+0x12>
  }

  return len;
 80021da:	687b      	ldr	r3, [r7, #4]
}
 80021dc:	4618      	mov	r0, r3
 80021de:	3718      	adds	r7, #24
 80021e0:	46bd      	mov	sp, r7
 80021e2:	bd80      	pop	{r7, pc}

080021e4 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80021e4:	b580      	push	{r7, lr}
 80021e6:	b086      	sub	sp, #24
 80021e8:	af00      	add	r7, sp, #0
 80021ea:	60f8      	str	r0, [r7, #12]
 80021ec:	60b9      	str	r1, [r7, #8]
 80021ee:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80021f0:	2300      	movs	r3, #0
 80021f2:	617b      	str	r3, [r7, #20]
 80021f4:	e009      	b.n	800220a <_write+0x26>
  {
    __io_putchar(*ptr++);
 80021f6:	68bb      	ldr	r3, [r7, #8]
 80021f8:	1c5a      	adds	r2, r3, #1
 80021fa:	60ba      	str	r2, [r7, #8]
 80021fc:	781b      	ldrb	r3, [r3, #0]
 80021fe:	4618      	mov	r0, r3
 8002200:	f7ff fe4a 	bl	8001e98 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002204:	697b      	ldr	r3, [r7, #20]
 8002206:	3301      	adds	r3, #1
 8002208:	617b      	str	r3, [r7, #20]
 800220a:	697a      	ldr	r2, [r7, #20]
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	429a      	cmp	r2, r3
 8002210:	dbf1      	blt.n	80021f6 <_write+0x12>
  }
  return len;
 8002212:	687b      	ldr	r3, [r7, #4]
}
 8002214:	4618      	mov	r0, r3
 8002216:	3718      	adds	r7, #24
 8002218:	46bd      	mov	sp, r7
 800221a:	bd80      	pop	{r7, pc}

0800221c <_close>:

int _close(int file)
{
 800221c:	b480      	push	{r7}
 800221e:	b083      	sub	sp, #12
 8002220:	af00      	add	r7, sp, #0
 8002222:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002224:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002228:	4618      	mov	r0, r3
 800222a:	370c      	adds	r7, #12
 800222c:	46bd      	mov	sp, r7
 800222e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002232:	4770      	bx	lr

08002234 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002234:	b480      	push	{r7}
 8002236:	b083      	sub	sp, #12
 8002238:	af00      	add	r7, sp, #0
 800223a:	6078      	str	r0, [r7, #4]
 800223c:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800223e:	683b      	ldr	r3, [r7, #0]
 8002240:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002244:	605a      	str	r2, [r3, #4]
  return 0;
 8002246:	2300      	movs	r3, #0
}
 8002248:	4618      	mov	r0, r3
 800224a:	370c      	adds	r7, #12
 800224c:	46bd      	mov	sp, r7
 800224e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002252:	4770      	bx	lr

08002254 <_isatty>:

int _isatty(int file)
{
 8002254:	b480      	push	{r7}
 8002256:	b083      	sub	sp, #12
 8002258:	af00      	add	r7, sp, #0
 800225a:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800225c:	2301      	movs	r3, #1
}
 800225e:	4618      	mov	r0, r3
 8002260:	370c      	adds	r7, #12
 8002262:	46bd      	mov	sp, r7
 8002264:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002268:	4770      	bx	lr

0800226a <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800226a:	b480      	push	{r7}
 800226c:	b085      	sub	sp, #20
 800226e:	af00      	add	r7, sp, #0
 8002270:	60f8      	str	r0, [r7, #12]
 8002272:	60b9      	str	r1, [r7, #8]
 8002274:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002276:	2300      	movs	r3, #0
}
 8002278:	4618      	mov	r0, r3
 800227a:	3714      	adds	r7, #20
 800227c:	46bd      	mov	sp, r7
 800227e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002282:	4770      	bx	lr

08002284 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002284:	b580      	push	{r7, lr}
 8002286:	b086      	sub	sp, #24
 8002288:	af00      	add	r7, sp, #0
 800228a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800228c:	4a14      	ldr	r2, [pc, #80]	@ (80022e0 <_sbrk+0x5c>)
 800228e:	4b15      	ldr	r3, [pc, #84]	@ (80022e4 <_sbrk+0x60>)
 8002290:	1ad3      	subs	r3, r2, r3
 8002292:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002294:	697b      	ldr	r3, [r7, #20]
 8002296:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002298:	4b13      	ldr	r3, [pc, #76]	@ (80022e8 <_sbrk+0x64>)
 800229a:	681b      	ldr	r3, [r3, #0]
 800229c:	2b00      	cmp	r3, #0
 800229e:	d102      	bne.n	80022a6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80022a0:	4b11      	ldr	r3, [pc, #68]	@ (80022e8 <_sbrk+0x64>)
 80022a2:	4a12      	ldr	r2, [pc, #72]	@ (80022ec <_sbrk+0x68>)
 80022a4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80022a6:	4b10      	ldr	r3, [pc, #64]	@ (80022e8 <_sbrk+0x64>)
 80022a8:	681a      	ldr	r2, [r3, #0]
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	4413      	add	r3, r2
 80022ae:	693a      	ldr	r2, [r7, #16]
 80022b0:	429a      	cmp	r2, r3
 80022b2:	d207      	bcs.n	80022c4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80022b4:	f004 fd72 	bl	8006d9c <__errno>
 80022b8:	4603      	mov	r3, r0
 80022ba:	220c      	movs	r2, #12
 80022bc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80022be:	f04f 33ff 	mov.w	r3, #4294967295
 80022c2:	e009      	b.n	80022d8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80022c4:	4b08      	ldr	r3, [pc, #32]	@ (80022e8 <_sbrk+0x64>)
 80022c6:	681b      	ldr	r3, [r3, #0]
 80022c8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80022ca:	4b07      	ldr	r3, [pc, #28]	@ (80022e8 <_sbrk+0x64>)
 80022cc:	681a      	ldr	r2, [r3, #0]
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	4413      	add	r3, r2
 80022d2:	4a05      	ldr	r2, [pc, #20]	@ (80022e8 <_sbrk+0x64>)
 80022d4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80022d6:	68fb      	ldr	r3, [r7, #12]
}
 80022d8:	4618      	mov	r0, r3
 80022da:	3718      	adds	r7, #24
 80022dc:	46bd      	mov	sp, r7
 80022de:	bd80      	pop	{r7, pc}
 80022e0:	2000c000 	.word	0x2000c000
 80022e4:	00000400 	.word	0x00000400
 80022e8:	200003d0 	.word	0x200003d0
 80022ec:	20000528 	.word	0x20000528

080022f0 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 80022f0:	b480      	push	{r7}
 80022f2:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 80022f4:	4b06      	ldr	r3, [pc, #24]	@ (8002310 <SystemInit+0x20>)
 80022f6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80022fa:	4a05      	ldr	r2, [pc, #20]	@ (8002310 <SystemInit+0x20>)
 80022fc:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002300:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8002304:	bf00      	nop
 8002306:	46bd      	mov	sp, r7
 8002308:	f85d 7b04 	ldr.w	r7, [sp], #4
 800230c:	4770      	bx	lr
 800230e:	bf00      	nop
 8002310:	e000ed00 	.word	0xe000ed00

08002314 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8002314:	f8df d034 	ldr.w	sp, [pc, #52]	@ 800234c <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8002318:	f7ff ffea 	bl	80022f0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800231c:	480c      	ldr	r0, [pc, #48]	@ (8002350 <LoopForever+0x6>)
  ldr r1, =_edata
 800231e:	490d      	ldr	r1, [pc, #52]	@ (8002354 <LoopForever+0xa>)
  ldr r2, =_sidata
 8002320:	4a0d      	ldr	r2, [pc, #52]	@ (8002358 <LoopForever+0xe>)
  movs r3, #0
 8002322:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002324:	e002      	b.n	800232c <LoopCopyDataInit>

08002326 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002326:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002328:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800232a:	3304      	adds	r3, #4

0800232c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800232c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800232e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002330:	d3f9      	bcc.n	8002326 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002332:	4a0a      	ldr	r2, [pc, #40]	@ (800235c <LoopForever+0x12>)
  ldr r4, =_ebss
 8002334:	4c0a      	ldr	r4, [pc, #40]	@ (8002360 <LoopForever+0x16>)
  movs r3, #0
 8002336:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002338:	e001      	b.n	800233e <LoopFillZerobss>

0800233a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800233a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800233c:	3204      	adds	r2, #4

0800233e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800233e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002340:	d3fb      	bcc.n	800233a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002342:	f004 fd31 	bl	8006da8 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8002346:	f7fe fdc5 	bl	8000ed4 <main>

0800234a <LoopForever>:

LoopForever:
    b LoopForever
 800234a:	e7fe      	b.n	800234a <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 800234c:	2000c000 	.word	0x2000c000
  ldr r0, =_sdata
 8002350:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002354:	200001e0 	.word	0x200001e0
  ldr r2, =_sidata
 8002358:	080110d0 	.word	0x080110d0
  ldr r2, =_sbss
 800235c:	200001e0 	.word	0x200001e0
  ldr r4, =_ebss
 8002360:	20000524 	.word	0x20000524

08002364 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8002364:	e7fe      	b.n	8002364 <ADC1_IRQHandler>

08002366 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002366:	b580      	push	{r7, lr}
 8002368:	b082      	sub	sp, #8
 800236a:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800236c:	2300      	movs	r3, #0
 800236e:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002370:	2003      	movs	r0, #3
 8002372:	f000 f961 	bl	8002638 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002376:	2000      	movs	r0, #0
 8002378:	f000 f80e 	bl	8002398 <HAL_InitTick>
 800237c:	4603      	mov	r3, r0
 800237e:	2b00      	cmp	r3, #0
 8002380:	d002      	beq.n	8002388 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8002382:	2301      	movs	r3, #1
 8002384:	71fb      	strb	r3, [r7, #7]
 8002386:	e001      	b.n	800238c <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8002388:	f7ff fd98 	bl	8001ebc <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800238c:	79fb      	ldrb	r3, [r7, #7]
}
 800238e:	4618      	mov	r0, r3
 8002390:	3708      	adds	r7, #8
 8002392:	46bd      	mov	sp, r7
 8002394:	bd80      	pop	{r7, pc}
	...

08002398 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002398:	b580      	push	{r7, lr}
 800239a:	b084      	sub	sp, #16
 800239c:	af00      	add	r7, sp, #0
 800239e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80023a0:	2300      	movs	r3, #0
 80023a2:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 80023a4:	4b17      	ldr	r3, [pc, #92]	@ (8002404 <HAL_InitTick+0x6c>)
 80023a6:	781b      	ldrb	r3, [r3, #0]
 80023a8:	2b00      	cmp	r3, #0
 80023aa:	d023      	beq.n	80023f4 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 80023ac:	4b16      	ldr	r3, [pc, #88]	@ (8002408 <HAL_InitTick+0x70>)
 80023ae:	681a      	ldr	r2, [r3, #0]
 80023b0:	4b14      	ldr	r3, [pc, #80]	@ (8002404 <HAL_InitTick+0x6c>)
 80023b2:	781b      	ldrb	r3, [r3, #0]
 80023b4:	4619      	mov	r1, r3
 80023b6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80023ba:	fbb3 f3f1 	udiv	r3, r3, r1
 80023be:	fbb2 f3f3 	udiv	r3, r2, r3
 80023c2:	4618      	mov	r0, r3
 80023c4:	f000 f96d 	bl	80026a2 <HAL_SYSTICK_Config>
 80023c8:	4603      	mov	r3, r0
 80023ca:	2b00      	cmp	r3, #0
 80023cc:	d10f      	bne.n	80023ee <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	2b0f      	cmp	r3, #15
 80023d2:	d809      	bhi.n	80023e8 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80023d4:	2200      	movs	r2, #0
 80023d6:	6879      	ldr	r1, [r7, #4]
 80023d8:	f04f 30ff 	mov.w	r0, #4294967295
 80023dc:	f000 f937 	bl	800264e <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80023e0:	4a0a      	ldr	r2, [pc, #40]	@ (800240c <HAL_InitTick+0x74>)
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	6013      	str	r3, [r2, #0]
 80023e6:	e007      	b.n	80023f8 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 80023e8:	2301      	movs	r3, #1
 80023ea:	73fb      	strb	r3, [r7, #15]
 80023ec:	e004      	b.n	80023f8 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 80023ee:	2301      	movs	r3, #1
 80023f0:	73fb      	strb	r3, [r7, #15]
 80023f2:	e001      	b.n	80023f8 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 80023f4:	2301      	movs	r3, #1
 80023f6:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80023f8:	7bfb      	ldrb	r3, [r7, #15]
}
 80023fa:	4618      	mov	r0, r3
 80023fc:	3710      	adds	r7, #16
 80023fe:	46bd      	mov	sp, r7
 8002400:	bd80      	pop	{r7, pc}
 8002402:	bf00      	nop
 8002404:	20000014 	.word	0x20000014
 8002408:	2000000c 	.word	0x2000000c
 800240c:	20000010 	.word	0x20000010

08002410 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002410:	b480      	push	{r7}
 8002412:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8002414:	4b06      	ldr	r3, [pc, #24]	@ (8002430 <HAL_IncTick+0x20>)
 8002416:	781b      	ldrb	r3, [r3, #0]
 8002418:	461a      	mov	r2, r3
 800241a:	4b06      	ldr	r3, [pc, #24]	@ (8002434 <HAL_IncTick+0x24>)
 800241c:	681b      	ldr	r3, [r3, #0]
 800241e:	4413      	add	r3, r2
 8002420:	4a04      	ldr	r2, [pc, #16]	@ (8002434 <HAL_IncTick+0x24>)
 8002422:	6013      	str	r3, [r2, #0]
}
 8002424:	bf00      	nop
 8002426:	46bd      	mov	sp, r7
 8002428:	f85d 7b04 	ldr.w	r7, [sp], #4
 800242c:	4770      	bx	lr
 800242e:	bf00      	nop
 8002430:	20000014 	.word	0x20000014
 8002434:	200003d4 	.word	0x200003d4

08002438 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002438:	b480      	push	{r7}
 800243a:	af00      	add	r7, sp, #0
  return uwTick;
 800243c:	4b03      	ldr	r3, [pc, #12]	@ (800244c <HAL_GetTick+0x14>)
 800243e:	681b      	ldr	r3, [r3, #0]
}
 8002440:	4618      	mov	r0, r3
 8002442:	46bd      	mov	sp, r7
 8002444:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002448:	4770      	bx	lr
 800244a:	bf00      	nop
 800244c:	200003d4 	.word	0x200003d4

08002450 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002450:	b580      	push	{r7, lr}
 8002452:	b084      	sub	sp, #16
 8002454:	af00      	add	r7, sp, #0
 8002456:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002458:	f7ff ffee 	bl	8002438 <HAL_GetTick>
 800245c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002462:	68fb      	ldr	r3, [r7, #12]
 8002464:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002468:	d005      	beq.n	8002476 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 800246a:	4b0a      	ldr	r3, [pc, #40]	@ (8002494 <HAL_Delay+0x44>)
 800246c:	781b      	ldrb	r3, [r3, #0]
 800246e:	461a      	mov	r2, r3
 8002470:	68fb      	ldr	r3, [r7, #12]
 8002472:	4413      	add	r3, r2
 8002474:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002476:	bf00      	nop
 8002478:	f7ff ffde 	bl	8002438 <HAL_GetTick>
 800247c:	4602      	mov	r2, r0
 800247e:	68bb      	ldr	r3, [r7, #8]
 8002480:	1ad3      	subs	r3, r2, r3
 8002482:	68fa      	ldr	r2, [r7, #12]
 8002484:	429a      	cmp	r2, r3
 8002486:	d8f7      	bhi.n	8002478 <HAL_Delay+0x28>
  {
  }
}
 8002488:	bf00      	nop
 800248a:	bf00      	nop
 800248c:	3710      	adds	r7, #16
 800248e:	46bd      	mov	sp, r7
 8002490:	bd80      	pop	{r7, pc}
 8002492:	bf00      	nop
 8002494:	20000014 	.word	0x20000014

08002498 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002498:	b480      	push	{r7}
 800249a:	b085      	sub	sp, #20
 800249c:	af00      	add	r7, sp, #0
 800249e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	f003 0307 	and.w	r3, r3, #7
 80024a6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80024a8:	4b0c      	ldr	r3, [pc, #48]	@ (80024dc <__NVIC_SetPriorityGrouping+0x44>)
 80024aa:	68db      	ldr	r3, [r3, #12]
 80024ac:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80024ae:	68ba      	ldr	r2, [r7, #8]
 80024b0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80024b4:	4013      	ands	r3, r2
 80024b6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80024b8:	68fb      	ldr	r3, [r7, #12]
 80024ba:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80024bc:	68bb      	ldr	r3, [r7, #8]
 80024be:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80024c0:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80024c4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80024c8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80024ca:	4a04      	ldr	r2, [pc, #16]	@ (80024dc <__NVIC_SetPriorityGrouping+0x44>)
 80024cc:	68bb      	ldr	r3, [r7, #8]
 80024ce:	60d3      	str	r3, [r2, #12]
}
 80024d0:	bf00      	nop
 80024d2:	3714      	adds	r7, #20
 80024d4:	46bd      	mov	sp, r7
 80024d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024da:	4770      	bx	lr
 80024dc:	e000ed00 	.word	0xe000ed00

080024e0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80024e0:	b480      	push	{r7}
 80024e2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80024e4:	4b04      	ldr	r3, [pc, #16]	@ (80024f8 <__NVIC_GetPriorityGrouping+0x18>)
 80024e6:	68db      	ldr	r3, [r3, #12]
 80024e8:	0a1b      	lsrs	r3, r3, #8
 80024ea:	f003 0307 	and.w	r3, r3, #7
}
 80024ee:	4618      	mov	r0, r3
 80024f0:	46bd      	mov	sp, r7
 80024f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024f6:	4770      	bx	lr
 80024f8:	e000ed00 	.word	0xe000ed00

080024fc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80024fc:	b480      	push	{r7}
 80024fe:	b083      	sub	sp, #12
 8002500:	af00      	add	r7, sp, #0
 8002502:	4603      	mov	r3, r0
 8002504:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002506:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800250a:	2b00      	cmp	r3, #0
 800250c:	db0b      	blt.n	8002526 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800250e:	79fb      	ldrb	r3, [r7, #7]
 8002510:	f003 021f 	and.w	r2, r3, #31
 8002514:	4907      	ldr	r1, [pc, #28]	@ (8002534 <__NVIC_EnableIRQ+0x38>)
 8002516:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800251a:	095b      	lsrs	r3, r3, #5
 800251c:	2001      	movs	r0, #1
 800251e:	fa00 f202 	lsl.w	r2, r0, r2
 8002522:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002526:	bf00      	nop
 8002528:	370c      	adds	r7, #12
 800252a:	46bd      	mov	sp, r7
 800252c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002530:	4770      	bx	lr
 8002532:	bf00      	nop
 8002534:	e000e100 	.word	0xe000e100

08002538 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002538:	b480      	push	{r7}
 800253a:	b083      	sub	sp, #12
 800253c:	af00      	add	r7, sp, #0
 800253e:	4603      	mov	r3, r0
 8002540:	6039      	str	r1, [r7, #0]
 8002542:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002544:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002548:	2b00      	cmp	r3, #0
 800254a:	db0a      	blt.n	8002562 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800254c:	683b      	ldr	r3, [r7, #0]
 800254e:	b2da      	uxtb	r2, r3
 8002550:	490c      	ldr	r1, [pc, #48]	@ (8002584 <__NVIC_SetPriority+0x4c>)
 8002552:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002556:	0112      	lsls	r2, r2, #4
 8002558:	b2d2      	uxtb	r2, r2
 800255a:	440b      	add	r3, r1
 800255c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002560:	e00a      	b.n	8002578 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002562:	683b      	ldr	r3, [r7, #0]
 8002564:	b2da      	uxtb	r2, r3
 8002566:	4908      	ldr	r1, [pc, #32]	@ (8002588 <__NVIC_SetPriority+0x50>)
 8002568:	79fb      	ldrb	r3, [r7, #7]
 800256a:	f003 030f 	and.w	r3, r3, #15
 800256e:	3b04      	subs	r3, #4
 8002570:	0112      	lsls	r2, r2, #4
 8002572:	b2d2      	uxtb	r2, r2
 8002574:	440b      	add	r3, r1
 8002576:	761a      	strb	r2, [r3, #24]
}
 8002578:	bf00      	nop
 800257a:	370c      	adds	r7, #12
 800257c:	46bd      	mov	sp, r7
 800257e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002582:	4770      	bx	lr
 8002584:	e000e100 	.word	0xe000e100
 8002588:	e000ed00 	.word	0xe000ed00

0800258c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800258c:	b480      	push	{r7}
 800258e:	b089      	sub	sp, #36	@ 0x24
 8002590:	af00      	add	r7, sp, #0
 8002592:	60f8      	str	r0, [r7, #12]
 8002594:	60b9      	str	r1, [r7, #8]
 8002596:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002598:	68fb      	ldr	r3, [r7, #12]
 800259a:	f003 0307 	and.w	r3, r3, #7
 800259e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80025a0:	69fb      	ldr	r3, [r7, #28]
 80025a2:	f1c3 0307 	rsb	r3, r3, #7
 80025a6:	2b04      	cmp	r3, #4
 80025a8:	bf28      	it	cs
 80025aa:	2304      	movcs	r3, #4
 80025ac:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80025ae:	69fb      	ldr	r3, [r7, #28]
 80025b0:	3304      	adds	r3, #4
 80025b2:	2b06      	cmp	r3, #6
 80025b4:	d902      	bls.n	80025bc <NVIC_EncodePriority+0x30>
 80025b6:	69fb      	ldr	r3, [r7, #28]
 80025b8:	3b03      	subs	r3, #3
 80025ba:	e000      	b.n	80025be <NVIC_EncodePriority+0x32>
 80025bc:	2300      	movs	r3, #0
 80025be:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80025c0:	f04f 32ff 	mov.w	r2, #4294967295
 80025c4:	69bb      	ldr	r3, [r7, #24]
 80025c6:	fa02 f303 	lsl.w	r3, r2, r3
 80025ca:	43da      	mvns	r2, r3
 80025cc:	68bb      	ldr	r3, [r7, #8]
 80025ce:	401a      	ands	r2, r3
 80025d0:	697b      	ldr	r3, [r7, #20]
 80025d2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80025d4:	f04f 31ff 	mov.w	r1, #4294967295
 80025d8:	697b      	ldr	r3, [r7, #20]
 80025da:	fa01 f303 	lsl.w	r3, r1, r3
 80025de:	43d9      	mvns	r1, r3
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80025e4:	4313      	orrs	r3, r2
         );
}
 80025e6:	4618      	mov	r0, r3
 80025e8:	3724      	adds	r7, #36	@ 0x24
 80025ea:	46bd      	mov	sp, r7
 80025ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025f0:	4770      	bx	lr
	...

080025f4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80025f4:	b580      	push	{r7, lr}
 80025f6:	b082      	sub	sp, #8
 80025f8:	af00      	add	r7, sp, #0
 80025fa:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	3b01      	subs	r3, #1
 8002600:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002604:	d301      	bcc.n	800260a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002606:	2301      	movs	r3, #1
 8002608:	e00f      	b.n	800262a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800260a:	4a0a      	ldr	r2, [pc, #40]	@ (8002634 <SysTick_Config+0x40>)
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	3b01      	subs	r3, #1
 8002610:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002612:	210f      	movs	r1, #15
 8002614:	f04f 30ff 	mov.w	r0, #4294967295
 8002618:	f7ff ff8e 	bl	8002538 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800261c:	4b05      	ldr	r3, [pc, #20]	@ (8002634 <SysTick_Config+0x40>)
 800261e:	2200      	movs	r2, #0
 8002620:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002622:	4b04      	ldr	r3, [pc, #16]	@ (8002634 <SysTick_Config+0x40>)
 8002624:	2207      	movs	r2, #7
 8002626:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002628:	2300      	movs	r3, #0
}
 800262a:	4618      	mov	r0, r3
 800262c:	3708      	adds	r7, #8
 800262e:	46bd      	mov	sp, r7
 8002630:	bd80      	pop	{r7, pc}
 8002632:	bf00      	nop
 8002634:	e000e010 	.word	0xe000e010

08002638 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002638:	b580      	push	{r7, lr}
 800263a:	b082      	sub	sp, #8
 800263c:	af00      	add	r7, sp, #0
 800263e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002640:	6878      	ldr	r0, [r7, #4]
 8002642:	f7ff ff29 	bl	8002498 <__NVIC_SetPriorityGrouping>
}
 8002646:	bf00      	nop
 8002648:	3708      	adds	r7, #8
 800264a:	46bd      	mov	sp, r7
 800264c:	bd80      	pop	{r7, pc}

0800264e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800264e:	b580      	push	{r7, lr}
 8002650:	b086      	sub	sp, #24
 8002652:	af00      	add	r7, sp, #0
 8002654:	4603      	mov	r3, r0
 8002656:	60b9      	str	r1, [r7, #8]
 8002658:	607a      	str	r2, [r7, #4]
 800265a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 800265c:	2300      	movs	r3, #0
 800265e:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8002660:	f7ff ff3e 	bl	80024e0 <__NVIC_GetPriorityGrouping>
 8002664:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002666:	687a      	ldr	r2, [r7, #4]
 8002668:	68b9      	ldr	r1, [r7, #8]
 800266a:	6978      	ldr	r0, [r7, #20]
 800266c:	f7ff ff8e 	bl	800258c <NVIC_EncodePriority>
 8002670:	4602      	mov	r2, r0
 8002672:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002676:	4611      	mov	r1, r2
 8002678:	4618      	mov	r0, r3
 800267a:	f7ff ff5d 	bl	8002538 <__NVIC_SetPriority>
}
 800267e:	bf00      	nop
 8002680:	3718      	adds	r7, #24
 8002682:	46bd      	mov	sp, r7
 8002684:	bd80      	pop	{r7, pc}

08002686 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002686:	b580      	push	{r7, lr}
 8002688:	b082      	sub	sp, #8
 800268a:	af00      	add	r7, sp, #0
 800268c:	4603      	mov	r3, r0
 800268e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002690:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002694:	4618      	mov	r0, r3
 8002696:	f7ff ff31 	bl	80024fc <__NVIC_EnableIRQ>
}
 800269a:	bf00      	nop
 800269c:	3708      	adds	r7, #8
 800269e:	46bd      	mov	sp, r7
 80026a0:	bd80      	pop	{r7, pc}

080026a2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80026a2:	b580      	push	{r7, lr}
 80026a4:	b082      	sub	sp, #8
 80026a6:	af00      	add	r7, sp, #0
 80026a8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80026aa:	6878      	ldr	r0, [r7, #4]
 80026ac:	f7ff ffa2 	bl	80025f4 <SysTick_Config>
 80026b0:	4603      	mov	r3, r0
}
 80026b2:	4618      	mov	r0, r3
 80026b4:	3708      	adds	r7, #8
 80026b6:	46bd      	mov	sp, r7
 80026b8:	bd80      	pop	{r7, pc}

080026ba <HAL_DMA_Start_IT>:
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 80026ba:	b580      	push	{r7, lr}
 80026bc:	b086      	sub	sp, #24
 80026be:	af00      	add	r7, sp, #0
 80026c0:	60f8      	str	r0, [r7, #12]
 80026c2:	60b9      	str	r1, [r7, #8]
 80026c4:	607a      	str	r2, [r7, #4]
 80026c6:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80026c8:	2300      	movs	r3, #0
 80026ca:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 80026cc:	68fb      	ldr	r3, [r7, #12]
 80026ce:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80026d2:	2b01      	cmp	r3, #1
 80026d4:	d101      	bne.n	80026da <HAL_DMA_Start_IT+0x20>
 80026d6:	2302      	movs	r3, #2
 80026d8:	e04e      	b.n	8002778 <HAL_DMA_Start_IT+0xbe>
 80026da:	68fb      	ldr	r3, [r7, #12]
 80026dc:	2201      	movs	r2, #1
 80026de:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (hdma->State == HAL_DMA_STATE_READY)
 80026e2:	68fb      	ldr	r3, [r7, #12]
 80026e4:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80026e8:	b2db      	uxtb	r3, r3
 80026ea:	2b01      	cmp	r3, #1
 80026ec:	d13a      	bne.n	8002764 <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80026ee:	68fb      	ldr	r3, [r7, #12]
 80026f0:	2202      	movs	r2, #2
 80026f2:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80026f6:	68fb      	ldr	r3, [r7, #12]
 80026f8:	2200      	movs	r2, #0
 80026fa:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80026fc:	68fb      	ldr	r3, [r7, #12]
 80026fe:	681b      	ldr	r3, [r3, #0]
 8002700:	681a      	ldr	r2, [r3, #0]
 8002702:	68fb      	ldr	r3, [r7, #12]
 8002704:	681b      	ldr	r3, [r3, #0]
 8002706:	f022 0201 	bic.w	r2, r2, #1
 800270a:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800270c:	683b      	ldr	r3, [r7, #0]
 800270e:	687a      	ldr	r2, [r7, #4]
 8002710:	68b9      	ldr	r1, [r7, #8]
 8002712:	68f8      	ldr	r0, [r7, #12]
 8002714:	f000 f8b6 	bl	8002884 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8002718:	68fb      	ldr	r3, [r7, #12]
 800271a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800271c:	2b00      	cmp	r3, #0
 800271e:	d008      	beq.n	8002732 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002720:	68fb      	ldr	r3, [r7, #12]
 8002722:	681b      	ldr	r3, [r3, #0]
 8002724:	681a      	ldr	r2, [r3, #0]
 8002726:	68fb      	ldr	r3, [r7, #12]
 8002728:	681b      	ldr	r3, [r3, #0]
 800272a:	f042 020e 	orr.w	r2, r2, #14
 800272e:	601a      	str	r2, [r3, #0]
 8002730:	e00f      	b.n	8002752 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002732:	68fb      	ldr	r3, [r7, #12]
 8002734:	681b      	ldr	r3, [r3, #0]
 8002736:	681a      	ldr	r2, [r3, #0]
 8002738:	68fb      	ldr	r3, [r7, #12]
 800273a:	681b      	ldr	r3, [r3, #0]
 800273c:	f022 0204 	bic.w	r2, r2, #4
 8002740:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8002742:	68fb      	ldr	r3, [r7, #12]
 8002744:	681b      	ldr	r3, [r3, #0]
 8002746:	681a      	ldr	r2, [r3, #0]
 8002748:	68fb      	ldr	r3, [r7, #12]
 800274a:	681b      	ldr	r3, [r3, #0]
 800274c:	f042 020a 	orr.w	r2, r2, #10
 8002750:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
    }

#endif /* DMAMUX1 */
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002752:	68fb      	ldr	r3, [r7, #12]
 8002754:	681b      	ldr	r3, [r3, #0]
 8002756:	681a      	ldr	r2, [r3, #0]
 8002758:	68fb      	ldr	r3, [r7, #12]
 800275a:	681b      	ldr	r3, [r3, #0]
 800275c:	f042 0201 	orr.w	r2, r2, #1
 8002760:	601a      	str	r2, [r3, #0]
 8002762:	e008      	b.n	8002776 <HAL_DMA_Start_IT+0xbc>
  }
  else
  {
    /* Change the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 8002764:	68fb      	ldr	r3, [r7, #12]
 8002766:	2280      	movs	r2, #128	@ 0x80
 8002768:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800276a:	68fb      	ldr	r3, [r7, #12]
 800276c:	2200      	movs	r2, #0
 800276e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Return error status */
    status = HAL_ERROR;
 8002772:	2301      	movs	r3, #1
 8002774:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 8002776:	7dfb      	ldrb	r3, [r7, #23]
}
 8002778:	4618      	mov	r0, r3
 800277a:	3718      	adds	r7, #24
 800277c:	46bd      	mov	sp, r7
 800277e:	bd80      	pop	{r7, pc}

08002780 <HAL_DMA_Abort>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002780:	b480      	push	{r7}
 8002782:	b083      	sub	sp, #12
 8002784:	af00      	add	r7, sp, #0
 8002786:	6078      	str	r0, [r7, #4]
  /* Check the DMA peripheral handle */
  if (NULL == hdma)
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	2b00      	cmp	r3, #0
 800278c:	d101      	bne.n	8002792 <HAL_DMA_Abort+0x12>
  {
    return HAL_ERROR;
 800278e:	2301      	movs	r3, #1
 8002790:	e031      	b.n	80027f6 <HAL_DMA_Abort+0x76>
  }

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8002798:	b2db      	uxtb	r3, r3
 800279a:	2b02      	cmp	r3, #2
 800279c:	d008      	beq.n	80027b0 <HAL_DMA_Abort+0x30>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	2204      	movs	r2, #4
 80027a2:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	2200      	movs	r2, #0
 80027a8:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 80027ac:	2301      	movs	r3, #1
 80027ae:	e022      	b.n	80027f6 <HAL_DMA_Abort+0x76>
  }
  else
  {
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	681b      	ldr	r3, [r3, #0]
 80027b4:	681a      	ldr	r2, [r3, #0]
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	681b      	ldr	r3, [r3, #0]
 80027ba:	f022 0201 	bic.w	r2, r2, #1
 80027be:	601a      	str	r2, [r3, #0]

    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	681b      	ldr	r3, [r3, #0]
 80027c4:	681a      	ldr	r2, [r3, #0]
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	681b      	ldr	r3, [r3, #0]
 80027ca:	f022 020e 	bic.w	r2, r2, #14
 80027ce:	601a      	str	r2, [r3, #0]
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
#endif /* DMAMUX1 */

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80027d4:	f003 021c 	and.w	r2, r3, #28
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80027dc:	2101      	movs	r1, #1
 80027de:	fa01 f202 	lsl.w	r2, r1, r2
 80027e2:	605a      	str	r2, [r3, #4]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	2201      	movs	r2, #1
 80027e8:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	2200      	movs	r2, #0
 80027f0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  }

  return HAL_OK;
 80027f4:	2300      	movs	r3, #0
}
 80027f6:	4618      	mov	r0, r3
 80027f8:	370c      	adds	r7, #12
 80027fa:	46bd      	mov	sp, r7
 80027fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002800:	4770      	bx	lr

08002802 <HAL_DMA_Abort_IT>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002802:	b580      	push	{r7, lr}
 8002804:	b084      	sub	sp, #16
 8002806:	af00      	add	r7, sp, #0
 8002808:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800280a:	2300      	movs	r3, #0
 800280c:	73fb      	strb	r3, [r7, #15]

  if (hdma->State != HAL_DMA_STATE_BUSY)
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8002814:	b2db      	uxtb	r3, r3
 8002816:	2b02      	cmp	r3, #2
 8002818:	d005      	beq.n	8002826 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	2204      	movs	r2, #4
 800281e:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 8002820:	2301      	movs	r3, #1
 8002822:	73fb      	strb	r3, [r7, #15]
 8002824:	e029      	b.n	800287a <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	681b      	ldr	r3, [r3, #0]
 800282a:	681a      	ldr	r2, [r3, #0]
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	681b      	ldr	r3, [r3, #0]
 8002830:	f022 0201 	bic.w	r2, r2, #1
 8002834:	601a      	str	r2, [r3, #0]

    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	681b      	ldr	r3, [r3, #0]
 800283a:	681a      	ldr	r2, [r3, #0]
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	681b      	ldr	r3, [r3, #0]
 8002840:	f022 020e 	bic.w	r2, r2, #14
 8002844:	601a      	str	r2, [r3, #0]
      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }
#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800284a:	f003 021c 	and.w	r2, r3, #28
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002852:	2101      	movs	r1, #1
 8002854:	fa01 f202 	lsl.w	r2, r1, r2
 8002858:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	2201      	movs	r2, #1
 800285e:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	2200      	movs	r2, #0
 8002866:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800286e:	2b00      	cmp	r3, #0
 8002870:	d003      	beq.n	800287a <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002876:	6878      	ldr	r0, [r7, #4]
 8002878:	4798      	blx	r3
    }
  }
  return status;
 800287a:	7bfb      	ldrb	r3, [r7, #15]
}
 800287c:	4618      	mov	r0, r3
 800287e:	3710      	adds	r7, #16
 8002880:	46bd      	mov	sp, r7
 8002882:	bd80      	pop	{r7, pc}

08002884 <DMA_SetConfig>:
  * @param DstAddress The destination memory Buffer address
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002884:	b480      	push	{r7}
 8002886:	b085      	sub	sp, #20
 8002888:	af00      	add	r7, sp, #0
 800288a:	60f8      	str	r0, [r7, #12]
 800288c:	60b9      	str	r1, [r7, #8]
 800288e:	607a      	str	r2, [r7, #4]
 8002890:	603b      	str	r3, [r7, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
  }
#endif /* DMAMUX1 */

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8002892:	68fb      	ldr	r3, [r7, #12]
 8002894:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002896:	f003 021c 	and.w	r2, r3, #28
 800289a:	68fb      	ldr	r3, [r7, #12]
 800289c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800289e:	2101      	movs	r1, #1
 80028a0:	fa01 f202 	lsl.w	r2, r1, r2
 80028a4:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 80028a6:	68fb      	ldr	r3, [r7, #12]
 80028a8:	681b      	ldr	r3, [r3, #0]
 80028aa:	683a      	ldr	r2, [r7, #0]
 80028ac:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80028ae:	68fb      	ldr	r3, [r7, #12]
 80028b0:	689b      	ldr	r3, [r3, #8]
 80028b2:	2b10      	cmp	r3, #16
 80028b4:	d108      	bne.n	80028c8 <DMA_SetConfig+0x44>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 80028b6:	68fb      	ldr	r3, [r7, #12]
 80028b8:	681b      	ldr	r3, [r3, #0]
 80028ba:	687a      	ldr	r2, [r7, #4]
 80028bc:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 80028be:	68fb      	ldr	r3, [r7, #12]
 80028c0:	681b      	ldr	r3, [r3, #0]
 80028c2:	68ba      	ldr	r2, [r7, #8]
 80028c4:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 80028c6:	e007      	b.n	80028d8 <DMA_SetConfig+0x54>
    hdma->Instance->CPAR = SrcAddress;
 80028c8:	68fb      	ldr	r3, [r7, #12]
 80028ca:	681b      	ldr	r3, [r3, #0]
 80028cc:	68ba      	ldr	r2, [r7, #8]
 80028ce:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 80028d0:	68fb      	ldr	r3, [r7, #12]
 80028d2:	681b      	ldr	r3, [r3, #0]
 80028d4:	687a      	ldr	r2, [r7, #4]
 80028d6:	60da      	str	r2, [r3, #12]
}
 80028d8:	bf00      	nop
 80028da:	3714      	adds	r7, #20
 80028dc:	46bd      	mov	sp, r7
 80028de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028e2:	4770      	bx	lr

080028e4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80028e4:	b480      	push	{r7}
 80028e6:	b087      	sub	sp, #28
 80028e8:	af00      	add	r7, sp, #0
 80028ea:	6078      	str	r0, [r7, #4]
 80028ec:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80028ee:	2300      	movs	r3, #0
 80028f0:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80028f2:	e148      	b.n	8002b86 <HAL_GPIO_Init+0x2a2>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80028f4:	683b      	ldr	r3, [r7, #0]
 80028f6:	681a      	ldr	r2, [r3, #0]
 80028f8:	2101      	movs	r1, #1
 80028fa:	697b      	ldr	r3, [r7, #20]
 80028fc:	fa01 f303 	lsl.w	r3, r1, r3
 8002900:	4013      	ands	r3, r2
 8002902:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002904:	68fb      	ldr	r3, [r7, #12]
 8002906:	2b00      	cmp	r3, #0
 8002908:	f000 813a 	beq.w	8002b80 <HAL_GPIO_Init+0x29c>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800290c:	683b      	ldr	r3, [r7, #0]
 800290e:	685b      	ldr	r3, [r3, #4]
 8002910:	f003 0303 	and.w	r3, r3, #3
 8002914:	2b01      	cmp	r3, #1
 8002916:	d005      	beq.n	8002924 <HAL_GPIO_Init+0x40>
 8002918:	683b      	ldr	r3, [r7, #0]
 800291a:	685b      	ldr	r3, [r3, #4]
 800291c:	f003 0303 	and.w	r3, r3, #3
 8002920:	2b02      	cmp	r3, #2
 8002922:	d130      	bne.n	8002986 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	689b      	ldr	r3, [r3, #8]
 8002928:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800292a:	697b      	ldr	r3, [r7, #20]
 800292c:	005b      	lsls	r3, r3, #1
 800292e:	2203      	movs	r2, #3
 8002930:	fa02 f303 	lsl.w	r3, r2, r3
 8002934:	43db      	mvns	r3, r3
 8002936:	693a      	ldr	r2, [r7, #16]
 8002938:	4013      	ands	r3, r2
 800293a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 800293c:	683b      	ldr	r3, [r7, #0]
 800293e:	68da      	ldr	r2, [r3, #12]
 8002940:	697b      	ldr	r3, [r7, #20]
 8002942:	005b      	lsls	r3, r3, #1
 8002944:	fa02 f303 	lsl.w	r3, r2, r3
 8002948:	693a      	ldr	r2, [r7, #16]
 800294a:	4313      	orrs	r3, r2
 800294c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	693a      	ldr	r2, [r7, #16]
 8002952:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	685b      	ldr	r3, [r3, #4]
 8002958:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800295a:	2201      	movs	r2, #1
 800295c:	697b      	ldr	r3, [r7, #20]
 800295e:	fa02 f303 	lsl.w	r3, r2, r3
 8002962:	43db      	mvns	r3, r3
 8002964:	693a      	ldr	r2, [r7, #16]
 8002966:	4013      	ands	r3, r2
 8002968:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800296a:	683b      	ldr	r3, [r7, #0]
 800296c:	685b      	ldr	r3, [r3, #4]
 800296e:	091b      	lsrs	r3, r3, #4
 8002970:	f003 0201 	and.w	r2, r3, #1
 8002974:	697b      	ldr	r3, [r7, #20]
 8002976:	fa02 f303 	lsl.w	r3, r2, r3
 800297a:	693a      	ldr	r2, [r7, #16]
 800297c:	4313      	orrs	r3, r2
 800297e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	693a      	ldr	r2, [r7, #16]
 8002984:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002986:	683b      	ldr	r3, [r7, #0]
 8002988:	685b      	ldr	r3, [r3, #4]
 800298a:	f003 0303 	and.w	r3, r3, #3
 800298e:	2b03      	cmp	r3, #3
 8002990:	d017      	beq.n	80029c2 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	68db      	ldr	r3, [r3, #12]
 8002996:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8002998:	697b      	ldr	r3, [r7, #20]
 800299a:	005b      	lsls	r3, r3, #1
 800299c:	2203      	movs	r2, #3
 800299e:	fa02 f303 	lsl.w	r3, r2, r3
 80029a2:	43db      	mvns	r3, r3
 80029a4:	693a      	ldr	r2, [r7, #16]
 80029a6:	4013      	ands	r3, r2
 80029a8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80029aa:	683b      	ldr	r3, [r7, #0]
 80029ac:	689a      	ldr	r2, [r3, #8]
 80029ae:	697b      	ldr	r3, [r7, #20]
 80029b0:	005b      	lsls	r3, r3, #1
 80029b2:	fa02 f303 	lsl.w	r3, r2, r3
 80029b6:	693a      	ldr	r2, [r7, #16]
 80029b8:	4313      	orrs	r3, r2
 80029ba:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	693a      	ldr	r2, [r7, #16]
 80029c0:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80029c2:	683b      	ldr	r3, [r7, #0]
 80029c4:	685b      	ldr	r3, [r3, #4]
 80029c6:	f003 0303 	and.w	r3, r3, #3
 80029ca:	2b02      	cmp	r3, #2
 80029cc:	d123      	bne.n	8002a16 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80029ce:	697b      	ldr	r3, [r7, #20]
 80029d0:	08da      	lsrs	r2, r3, #3
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	3208      	adds	r2, #8
 80029d6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80029da:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFul << ((position & 0x07u) * 4u));
 80029dc:	697b      	ldr	r3, [r7, #20]
 80029de:	f003 0307 	and.w	r3, r3, #7
 80029e2:	009b      	lsls	r3, r3, #2
 80029e4:	220f      	movs	r2, #15
 80029e6:	fa02 f303 	lsl.w	r3, r2, r3
 80029ea:	43db      	mvns	r3, r3
 80029ec:	693a      	ldr	r2, [r7, #16]
 80029ee:	4013      	ands	r3, r2
 80029f0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80029f2:	683b      	ldr	r3, [r7, #0]
 80029f4:	691a      	ldr	r2, [r3, #16]
 80029f6:	697b      	ldr	r3, [r7, #20]
 80029f8:	f003 0307 	and.w	r3, r3, #7
 80029fc:	009b      	lsls	r3, r3, #2
 80029fe:	fa02 f303 	lsl.w	r3, r2, r3
 8002a02:	693a      	ldr	r2, [r7, #16]
 8002a04:	4313      	orrs	r3, r2
 8002a06:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8002a08:	697b      	ldr	r3, [r7, #20]
 8002a0a:	08da      	lsrs	r2, r3, #3
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	3208      	adds	r2, #8
 8002a10:	6939      	ldr	r1, [r7, #16]
 8002a12:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	681b      	ldr	r3, [r3, #0]
 8002a1a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8002a1c:	697b      	ldr	r3, [r7, #20]
 8002a1e:	005b      	lsls	r3, r3, #1
 8002a20:	2203      	movs	r2, #3
 8002a22:	fa02 f303 	lsl.w	r3, r2, r3
 8002a26:	43db      	mvns	r3, r3
 8002a28:	693a      	ldr	r2, [r7, #16]
 8002a2a:	4013      	ands	r3, r2
 8002a2c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8002a2e:	683b      	ldr	r3, [r7, #0]
 8002a30:	685b      	ldr	r3, [r3, #4]
 8002a32:	f003 0203 	and.w	r2, r3, #3
 8002a36:	697b      	ldr	r3, [r7, #20]
 8002a38:	005b      	lsls	r3, r3, #1
 8002a3a:	fa02 f303 	lsl.w	r3, r2, r3
 8002a3e:	693a      	ldr	r2, [r7, #16]
 8002a40:	4313      	orrs	r3, r2
 8002a42:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	693a      	ldr	r2, [r7, #16]
 8002a48:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002a4a:	683b      	ldr	r3, [r7, #0]
 8002a4c:	685b      	ldr	r3, [r3, #4]
 8002a4e:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002a52:	2b00      	cmp	r3, #0
 8002a54:	f000 8094 	beq.w	8002b80 <HAL_GPIO_Init+0x29c>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002a58:	4b52      	ldr	r3, [pc, #328]	@ (8002ba4 <HAL_GPIO_Init+0x2c0>)
 8002a5a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002a5c:	4a51      	ldr	r2, [pc, #324]	@ (8002ba4 <HAL_GPIO_Init+0x2c0>)
 8002a5e:	f043 0301 	orr.w	r3, r3, #1
 8002a62:	6613      	str	r3, [r2, #96]	@ 0x60
 8002a64:	4b4f      	ldr	r3, [pc, #316]	@ (8002ba4 <HAL_GPIO_Init+0x2c0>)
 8002a66:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002a68:	f003 0301 	and.w	r3, r3, #1
 8002a6c:	60bb      	str	r3, [r7, #8]
 8002a6e:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8002a70:	4a4d      	ldr	r2, [pc, #308]	@ (8002ba8 <HAL_GPIO_Init+0x2c4>)
 8002a72:	697b      	ldr	r3, [r7, #20]
 8002a74:	089b      	lsrs	r3, r3, #2
 8002a76:	3302      	adds	r3, #2
 8002a78:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002a7c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8002a7e:	697b      	ldr	r3, [r7, #20]
 8002a80:	f003 0303 	and.w	r3, r3, #3
 8002a84:	009b      	lsls	r3, r3, #2
 8002a86:	220f      	movs	r2, #15
 8002a88:	fa02 f303 	lsl.w	r3, r2, r3
 8002a8c:	43db      	mvns	r3, r3
 8002a8e:	693a      	ldr	r2, [r7, #16]
 8002a90:	4013      	ands	r3, r2
 8002a92:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8002a9a:	d00d      	beq.n	8002ab8 <HAL_GPIO_Init+0x1d4>
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	4a43      	ldr	r2, [pc, #268]	@ (8002bac <HAL_GPIO_Init+0x2c8>)
 8002aa0:	4293      	cmp	r3, r2
 8002aa2:	d007      	beq.n	8002ab4 <HAL_GPIO_Init+0x1d0>
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	4a42      	ldr	r2, [pc, #264]	@ (8002bb0 <HAL_GPIO_Init+0x2cc>)
 8002aa8:	4293      	cmp	r3, r2
 8002aaa:	d101      	bne.n	8002ab0 <HAL_GPIO_Init+0x1cc>
 8002aac:	2302      	movs	r3, #2
 8002aae:	e004      	b.n	8002aba <HAL_GPIO_Init+0x1d6>
 8002ab0:	2307      	movs	r3, #7
 8002ab2:	e002      	b.n	8002aba <HAL_GPIO_Init+0x1d6>
 8002ab4:	2301      	movs	r3, #1
 8002ab6:	e000      	b.n	8002aba <HAL_GPIO_Init+0x1d6>
 8002ab8:	2300      	movs	r3, #0
 8002aba:	697a      	ldr	r2, [r7, #20]
 8002abc:	f002 0203 	and.w	r2, r2, #3
 8002ac0:	0092      	lsls	r2, r2, #2
 8002ac2:	4093      	lsls	r3, r2
 8002ac4:	693a      	ldr	r2, [r7, #16]
 8002ac6:	4313      	orrs	r3, r2
 8002ac8:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8002aca:	4937      	ldr	r1, [pc, #220]	@ (8002ba8 <HAL_GPIO_Init+0x2c4>)
 8002acc:	697b      	ldr	r3, [r7, #20]
 8002ace:	089b      	lsrs	r3, r3, #2
 8002ad0:	3302      	adds	r3, #2
 8002ad2:	693a      	ldr	r2, [r7, #16]
 8002ad4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8002ad8:	4b36      	ldr	r3, [pc, #216]	@ (8002bb4 <HAL_GPIO_Init+0x2d0>)
 8002ada:	689b      	ldr	r3, [r3, #8]
 8002adc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002ade:	68fb      	ldr	r3, [r7, #12]
 8002ae0:	43db      	mvns	r3, r3
 8002ae2:	693a      	ldr	r2, [r7, #16]
 8002ae4:	4013      	ands	r3, r2
 8002ae6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8002ae8:	683b      	ldr	r3, [r7, #0]
 8002aea:	685b      	ldr	r3, [r3, #4]
 8002aec:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002af0:	2b00      	cmp	r3, #0
 8002af2:	d003      	beq.n	8002afc <HAL_GPIO_Init+0x218>
        {
          temp |= iocurrent;
 8002af4:	693a      	ldr	r2, [r7, #16]
 8002af6:	68fb      	ldr	r3, [r7, #12]
 8002af8:	4313      	orrs	r3, r2
 8002afa:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8002afc:	4a2d      	ldr	r2, [pc, #180]	@ (8002bb4 <HAL_GPIO_Init+0x2d0>)
 8002afe:	693b      	ldr	r3, [r7, #16]
 8002b00:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8002b02:	4b2c      	ldr	r3, [pc, #176]	@ (8002bb4 <HAL_GPIO_Init+0x2d0>)
 8002b04:	68db      	ldr	r3, [r3, #12]
 8002b06:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002b08:	68fb      	ldr	r3, [r7, #12]
 8002b0a:	43db      	mvns	r3, r3
 8002b0c:	693a      	ldr	r2, [r7, #16]
 8002b0e:	4013      	ands	r3, r2
 8002b10:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8002b12:	683b      	ldr	r3, [r7, #0]
 8002b14:	685b      	ldr	r3, [r3, #4]
 8002b16:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002b1a:	2b00      	cmp	r3, #0
 8002b1c:	d003      	beq.n	8002b26 <HAL_GPIO_Init+0x242>
        {
          temp |= iocurrent;
 8002b1e:	693a      	ldr	r2, [r7, #16]
 8002b20:	68fb      	ldr	r3, [r7, #12]
 8002b22:	4313      	orrs	r3, r2
 8002b24:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8002b26:	4a23      	ldr	r2, [pc, #140]	@ (8002bb4 <HAL_GPIO_Init+0x2d0>)
 8002b28:	693b      	ldr	r3, [r7, #16]
 8002b2a:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8002b2c:	4b21      	ldr	r3, [pc, #132]	@ (8002bb4 <HAL_GPIO_Init+0x2d0>)
 8002b2e:	685b      	ldr	r3, [r3, #4]
 8002b30:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002b32:	68fb      	ldr	r3, [r7, #12]
 8002b34:	43db      	mvns	r3, r3
 8002b36:	693a      	ldr	r2, [r7, #16]
 8002b38:	4013      	ands	r3, r2
 8002b3a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8002b3c:	683b      	ldr	r3, [r7, #0]
 8002b3e:	685b      	ldr	r3, [r3, #4]
 8002b40:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002b44:	2b00      	cmp	r3, #0
 8002b46:	d003      	beq.n	8002b50 <HAL_GPIO_Init+0x26c>
        {
          temp |= iocurrent;
 8002b48:	693a      	ldr	r2, [r7, #16]
 8002b4a:	68fb      	ldr	r3, [r7, #12]
 8002b4c:	4313      	orrs	r3, r2
 8002b4e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8002b50:	4a18      	ldr	r2, [pc, #96]	@ (8002bb4 <HAL_GPIO_Init+0x2d0>)
 8002b52:	693b      	ldr	r3, [r7, #16]
 8002b54:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8002b56:	4b17      	ldr	r3, [pc, #92]	@ (8002bb4 <HAL_GPIO_Init+0x2d0>)
 8002b58:	681b      	ldr	r3, [r3, #0]
 8002b5a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002b5c:	68fb      	ldr	r3, [r7, #12]
 8002b5e:	43db      	mvns	r3, r3
 8002b60:	693a      	ldr	r2, [r7, #16]
 8002b62:	4013      	ands	r3, r2
 8002b64:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8002b66:	683b      	ldr	r3, [r7, #0]
 8002b68:	685b      	ldr	r3, [r3, #4]
 8002b6a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002b6e:	2b00      	cmp	r3, #0
 8002b70:	d003      	beq.n	8002b7a <HAL_GPIO_Init+0x296>
        {
          temp |= iocurrent;
 8002b72:	693a      	ldr	r2, [r7, #16]
 8002b74:	68fb      	ldr	r3, [r7, #12]
 8002b76:	4313      	orrs	r3, r2
 8002b78:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8002b7a:	4a0e      	ldr	r2, [pc, #56]	@ (8002bb4 <HAL_GPIO_Init+0x2d0>)
 8002b7c:	693b      	ldr	r3, [r7, #16]
 8002b7e:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8002b80:	697b      	ldr	r3, [r7, #20]
 8002b82:	3301      	adds	r3, #1
 8002b84:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002b86:	683b      	ldr	r3, [r7, #0]
 8002b88:	681a      	ldr	r2, [r3, #0]
 8002b8a:	697b      	ldr	r3, [r7, #20]
 8002b8c:	fa22 f303 	lsr.w	r3, r2, r3
 8002b90:	2b00      	cmp	r3, #0
 8002b92:	f47f aeaf 	bne.w	80028f4 <HAL_GPIO_Init+0x10>
  }
}
 8002b96:	bf00      	nop
 8002b98:	bf00      	nop
 8002b9a:	371c      	adds	r7, #28
 8002b9c:	46bd      	mov	sp, r7
 8002b9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ba2:	4770      	bx	lr
 8002ba4:	40021000 	.word	0x40021000
 8002ba8:	40010000 	.word	0x40010000
 8002bac:	48000400 	.word	0x48000400
 8002bb0:	48000800 	.word	0x48000800
 8002bb4:	40010400 	.word	0x40010400

08002bb8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002bb8:	b480      	push	{r7}
 8002bba:	b083      	sub	sp, #12
 8002bbc:	af00      	add	r7, sp, #0
 8002bbe:	6078      	str	r0, [r7, #4]
 8002bc0:	460b      	mov	r3, r1
 8002bc2:	807b      	strh	r3, [r7, #2]
 8002bc4:	4613      	mov	r3, r2
 8002bc6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002bc8:	787b      	ldrb	r3, [r7, #1]
 8002bca:	2b00      	cmp	r3, #0
 8002bcc:	d003      	beq.n	8002bd6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002bce:	887a      	ldrh	r2, [r7, #2]
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002bd4:	e002      	b.n	8002bdc <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002bd6:	887a      	ldrh	r2, [r7, #2]
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8002bdc:	bf00      	nop
 8002bde:	370c      	adds	r7, #12
 8002be0:	46bd      	mov	sp, r7
 8002be2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002be6:	4770      	bx	lr

08002be8 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8002be8:	b480      	push	{r7}
 8002bea:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8002bec:	4b04      	ldr	r3, [pc, #16]	@ (8002c00 <HAL_PWREx_GetVoltageRange+0x18>)
 8002bee:	681b      	ldr	r3, [r3, #0]
 8002bf0:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 8002bf4:	4618      	mov	r0, r3
 8002bf6:	46bd      	mov	sp, r7
 8002bf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bfc:	4770      	bx	lr
 8002bfe:	bf00      	nop
 8002c00:	40007000 	.word	0x40007000

08002c04 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8002c04:	b480      	push	{r7}
 8002c06:	b085      	sub	sp, #20
 8002c08:	af00      	add	r7, sp, #0
 8002c0a:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002c12:	d130      	bne.n	8002c76 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8002c14:	4b23      	ldr	r3, [pc, #140]	@ (8002ca4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002c16:	681b      	ldr	r3, [r3, #0]
 8002c18:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8002c1c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002c20:	d038      	beq.n	8002c94 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8002c22:	4b20      	ldr	r3, [pc, #128]	@ (8002ca4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002c24:	681b      	ldr	r3, [r3, #0]
 8002c26:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8002c2a:	4a1e      	ldr	r2, [pc, #120]	@ (8002ca4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002c2c:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002c30:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8002c32:	4b1d      	ldr	r3, [pc, #116]	@ (8002ca8 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8002c34:	681b      	ldr	r3, [r3, #0]
 8002c36:	2232      	movs	r2, #50	@ 0x32
 8002c38:	fb02 f303 	mul.w	r3, r2, r3
 8002c3c:	4a1b      	ldr	r2, [pc, #108]	@ (8002cac <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8002c3e:	fba2 2303 	umull	r2, r3, r2, r3
 8002c42:	0c9b      	lsrs	r3, r3, #18
 8002c44:	3301      	adds	r3, #1
 8002c46:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002c48:	e002      	b.n	8002c50 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8002c4a:	68fb      	ldr	r3, [r7, #12]
 8002c4c:	3b01      	subs	r3, #1
 8002c4e:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002c50:	4b14      	ldr	r3, [pc, #80]	@ (8002ca4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002c52:	695b      	ldr	r3, [r3, #20]
 8002c54:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002c58:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002c5c:	d102      	bne.n	8002c64 <HAL_PWREx_ControlVoltageScaling+0x60>
 8002c5e:	68fb      	ldr	r3, [r7, #12]
 8002c60:	2b00      	cmp	r3, #0
 8002c62:	d1f2      	bne.n	8002c4a <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002c64:	4b0f      	ldr	r3, [pc, #60]	@ (8002ca4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002c66:	695b      	ldr	r3, [r3, #20]
 8002c68:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002c6c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002c70:	d110      	bne.n	8002c94 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8002c72:	2303      	movs	r3, #3
 8002c74:	e00f      	b.n	8002c96 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8002c76:	4b0b      	ldr	r3, [pc, #44]	@ (8002ca4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002c78:	681b      	ldr	r3, [r3, #0]
 8002c7a:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8002c7e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002c82:	d007      	beq.n	8002c94 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8002c84:	4b07      	ldr	r3, [pc, #28]	@ (8002ca4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002c86:	681b      	ldr	r3, [r3, #0]
 8002c88:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8002c8c:	4a05      	ldr	r2, [pc, #20]	@ (8002ca4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002c8e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002c92:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8002c94:	2300      	movs	r3, #0
}
 8002c96:	4618      	mov	r0, r3
 8002c98:	3714      	adds	r7, #20
 8002c9a:	46bd      	mov	sp, r7
 8002c9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ca0:	4770      	bx	lr
 8002ca2:	bf00      	nop
 8002ca4:	40007000 	.word	0x40007000
 8002ca8:	2000000c 	.word	0x2000000c
 8002cac:	431bde83 	.word	0x431bde83

08002cb0 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002cb0:	b580      	push	{r7, lr}
 8002cb2:	b088      	sub	sp, #32
 8002cb4:	af00      	add	r7, sp, #0
 8002cb6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	2b00      	cmp	r3, #0
 8002cbc:	d102      	bne.n	8002cc4 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8002cbe:	2301      	movs	r3, #1
 8002cc0:	f000 bc02 	b.w	80034c8 <HAL_RCC_OscConfig+0x818>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002cc4:	4b96      	ldr	r3, [pc, #600]	@ (8002f20 <HAL_RCC_OscConfig+0x270>)
 8002cc6:	689b      	ldr	r3, [r3, #8]
 8002cc8:	f003 030c 	and.w	r3, r3, #12
 8002ccc:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002cce:	4b94      	ldr	r3, [pc, #592]	@ (8002f20 <HAL_RCC_OscConfig+0x270>)
 8002cd0:	68db      	ldr	r3, [r3, #12]
 8002cd2:	f003 0303 	and.w	r3, r3, #3
 8002cd6:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	681b      	ldr	r3, [r3, #0]
 8002cdc:	f003 0310 	and.w	r3, r3, #16
 8002ce0:	2b00      	cmp	r3, #0
 8002ce2:	f000 80e4 	beq.w	8002eae <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8002ce6:	69bb      	ldr	r3, [r7, #24]
 8002ce8:	2b00      	cmp	r3, #0
 8002cea:	d007      	beq.n	8002cfc <HAL_RCC_OscConfig+0x4c>
 8002cec:	69bb      	ldr	r3, [r7, #24]
 8002cee:	2b0c      	cmp	r3, #12
 8002cf0:	f040 808b 	bne.w	8002e0a <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8002cf4:	697b      	ldr	r3, [r7, #20]
 8002cf6:	2b01      	cmp	r3, #1
 8002cf8:	f040 8087 	bne.w	8002e0a <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002cfc:	4b88      	ldr	r3, [pc, #544]	@ (8002f20 <HAL_RCC_OscConfig+0x270>)
 8002cfe:	681b      	ldr	r3, [r3, #0]
 8002d00:	f003 0302 	and.w	r3, r3, #2
 8002d04:	2b00      	cmp	r3, #0
 8002d06:	d005      	beq.n	8002d14 <HAL_RCC_OscConfig+0x64>
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	699b      	ldr	r3, [r3, #24]
 8002d0c:	2b00      	cmp	r3, #0
 8002d0e:	d101      	bne.n	8002d14 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 8002d10:	2301      	movs	r3, #1
 8002d12:	e3d9      	b.n	80034c8 <HAL_RCC_OscConfig+0x818>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	6a1a      	ldr	r2, [r3, #32]
 8002d18:	4b81      	ldr	r3, [pc, #516]	@ (8002f20 <HAL_RCC_OscConfig+0x270>)
 8002d1a:	681b      	ldr	r3, [r3, #0]
 8002d1c:	f003 0308 	and.w	r3, r3, #8
 8002d20:	2b00      	cmp	r3, #0
 8002d22:	d004      	beq.n	8002d2e <HAL_RCC_OscConfig+0x7e>
 8002d24:	4b7e      	ldr	r3, [pc, #504]	@ (8002f20 <HAL_RCC_OscConfig+0x270>)
 8002d26:	681b      	ldr	r3, [r3, #0]
 8002d28:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002d2c:	e005      	b.n	8002d3a <HAL_RCC_OscConfig+0x8a>
 8002d2e:	4b7c      	ldr	r3, [pc, #496]	@ (8002f20 <HAL_RCC_OscConfig+0x270>)
 8002d30:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002d34:	091b      	lsrs	r3, r3, #4
 8002d36:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002d3a:	4293      	cmp	r3, r2
 8002d3c:	d223      	bcs.n	8002d86 <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	6a1b      	ldr	r3, [r3, #32]
 8002d42:	4618      	mov	r0, r3
 8002d44:	f000 fd8c 	bl	8003860 <RCC_SetFlashLatencyFromMSIRange>
 8002d48:	4603      	mov	r3, r0
 8002d4a:	2b00      	cmp	r3, #0
 8002d4c:	d001      	beq.n	8002d52 <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 8002d4e:	2301      	movs	r3, #1
 8002d50:	e3ba      	b.n	80034c8 <HAL_RCC_OscConfig+0x818>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002d52:	4b73      	ldr	r3, [pc, #460]	@ (8002f20 <HAL_RCC_OscConfig+0x270>)
 8002d54:	681b      	ldr	r3, [r3, #0]
 8002d56:	4a72      	ldr	r2, [pc, #456]	@ (8002f20 <HAL_RCC_OscConfig+0x270>)
 8002d58:	f043 0308 	orr.w	r3, r3, #8
 8002d5c:	6013      	str	r3, [r2, #0]
 8002d5e:	4b70      	ldr	r3, [pc, #448]	@ (8002f20 <HAL_RCC_OscConfig+0x270>)
 8002d60:	681b      	ldr	r3, [r3, #0]
 8002d62:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	6a1b      	ldr	r3, [r3, #32]
 8002d6a:	496d      	ldr	r1, [pc, #436]	@ (8002f20 <HAL_RCC_OscConfig+0x270>)
 8002d6c:	4313      	orrs	r3, r2
 8002d6e:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002d70:	4b6b      	ldr	r3, [pc, #428]	@ (8002f20 <HAL_RCC_OscConfig+0x270>)
 8002d72:	685b      	ldr	r3, [r3, #4]
 8002d74:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	69db      	ldr	r3, [r3, #28]
 8002d7c:	021b      	lsls	r3, r3, #8
 8002d7e:	4968      	ldr	r1, [pc, #416]	@ (8002f20 <HAL_RCC_OscConfig+0x270>)
 8002d80:	4313      	orrs	r3, r2
 8002d82:	604b      	str	r3, [r1, #4]
 8002d84:	e025      	b.n	8002dd2 <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002d86:	4b66      	ldr	r3, [pc, #408]	@ (8002f20 <HAL_RCC_OscConfig+0x270>)
 8002d88:	681b      	ldr	r3, [r3, #0]
 8002d8a:	4a65      	ldr	r2, [pc, #404]	@ (8002f20 <HAL_RCC_OscConfig+0x270>)
 8002d8c:	f043 0308 	orr.w	r3, r3, #8
 8002d90:	6013      	str	r3, [r2, #0]
 8002d92:	4b63      	ldr	r3, [pc, #396]	@ (8002f20 <HAL_RCC_OscConfig+0x270>)
 8002d94:	681b      	ldr	r3, [r3, #0]
 8002d96:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	6a1b      	ldr	r3, [r3, #32]
 8002d9e:	4960      	ldr	r1, [pc, #384]	@ (8002f20 <HAL_RCC_OscConfig+0x270>)
 8002da0:	4313      	orrs	r3, r2
 8002da2:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002da4:	4b5e      	ldr	r3, [pc, #376]	@ (8002f20 <HAL_RCC_OscConfig+0x270>)
 8002da6:	685b      	ldr	r3, [r3, #4]
 8002da8:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	69db      	ldr	r3, [r3, #28]
 8002db0:	021b      	lsls	r3, r3, #8
 8002db2:	495b      	ldr	r1, [pc, #364]	@ (8002f20 <HAL_RCC_OscConfig+0x270>)
 8002db4:	4313      	orrs	r3, r2
 8002db6:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002db8:	69bb      	ldr	r3, [r7, #24]
 8002dba:	2b00      	cmp	r3, #0
 8002dbc:	d109      	bne.n	8002dd2 <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	6a1b      	ldr	r3, [r3, #32]
 8002dc2:	4618      	mov	r0, r3
 8002dc4:	f000 fd4c 	bl	8003860 <RCC_SetFlashLatencyFromMSIRange>
 8002dc8:	4603      	mov	r3, r0
 8002dca:	2b00      	cmp	r3, #0
 8002dcc:	d001      	beq.n	8002dd2 <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 8002dce:	2301      	movs	r3, #1
 8002dd0:	e37a      	b.n	80034c8 <HAL_RCC_OscConfig+0x818>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002dd2:	f000 fc81 	bl	80036d8 <HAL_RCC_GetSysClockFreq>
 8002dd6:	4602      	mov	r2, r0
 8002dd8:	4b51      	ldr	r3, [pc, #324]	@ (8002f20 <HAL_RCC_OscConfig+0x270>)
 8002dda:	689b      	ldr	r3, [r3, #8]
 8002ddc:	091b      	lsrs	r3, r3, #4
 8002dde:	f003 030f 	and.w	r3, r3, #15
 8002de2:	4950      	ldr	r1, [pc, #320]	@ (8002f24 <HAL_RCC_OscConfig+0x274>)
 8002de4:	5ccb      	ldrb	r3, [r1, r3]
 8002de6:	f003 031f 	and.w	r3, r3, #31
 8002dea:	fa22 f303 	lsr.w	r3, r2, r3
 8002dee:	4a4e      	ldr	r2, [pc, #312]	@ (8002f28 <HAL_RCC_OscConfig+0x278>)
 8002df0:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8002df2:	4b4e      	ldr	r3, [pc, #312]	@ (8002f2c <HAL_RCC_OscConfig+0x27c>)
 8002df4:	681b      	ldr	r3, [r3, #0]
 8002df6:	4618      	mov	r0, r3
 8002df8:	f7ff face 	bl	8002398 <HAL_InitTick>
 8002dfc:	4603      	mov	r3, r0
 8002dfe:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8002e00:	7bfb      	ldrb	r3, [r7, #15]
 8002e02:	2b00      	cmp	r3, #0
 8002e04:	d052      	beq.n	8002eac <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 8002e06:	7bfb      	ldrb	r3, [r7, #15]
 8002e08:	e35e      	b.n	80034c8 <HAL_RCC_OscConfig+0x818>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	699b      	ldr	r3, [r3, #24]
 8002e0e:	2b00      	cmp	r3, #0
 8002e10:	d032      	beq.n	8002e78 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8002e12:	4b43      	ldr	r3, [pc, #268]	@ (8002f20 <HAL_RCC_OscConfig+0x270>)
 8002e14:	681b      	ldr	r3, [r3, #0]
 8002e16:	4a42      	ldr	r2, [pc, #264]	@ (8002f20 <HAL_RCC_OscConfig+0x270>)
 8002e18:	f043 0301 	orr.w	r3, r3, #1
 8002e1c:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002e1e:	f7ff fb0b 	bl	8002438 <HAL_GetTick>
 8002e22:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002e24:	e008      	b.n	8002e38 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002e26:	f7ff fb07 	bl	8002438 <HAL_GetTick>
 8002e2a:	4602      	mov	r2, r0
 8002e2c:	693b      	ldr	r3, [r7, #16]
 8002e2e:	1ad3      	subs	r3, r2, r3
 8002e30:	2b02      	cmp	r3, #2
 8002e32:	d901      	bls.n	8002e38 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 8002e34:	2303      	movs	r3, #3
 8002e36:	e347      	b.n	80034c8 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002e38:	4b39      	ldr	r3, [pc, #228]	@ (8002f20 <HAL_RCC_OscConfig+0x270>)
 8002e3a:	681b      	ldr	r3, [r3, #0]
 8002e3c:	f003 0302 	and.w	r3, r3, #2
 8002e40:	2b00      	cmp	r3, #0
 8002e42:	d0f0      	beq.n	8002e26 <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002e44:	4b36      	ldr	r3, [pc, #216]	@ (8002f20 <HAL_RCC_OscConfig+0x270>)
 8002e46:	681b      	ldr	r3, [r3, #0]
 8002e48:	4a35      	ldr	r2, [pc, #212]	@ (8002f20 <HAL_RCC_OscConfig+0x270>)
 8002e4a:	f043 0308 	orr.w	r3, r3, #8
 8002e4e:	6013      	str	r3, [r2, #0]
 8002e50:	4b33      	ldr	r3, [pc, #204]	@ (8002f20 <HAL_RCC_OscConfig+0x270>)
 8002e52:	681b      	ldr	r3, [r3, #0]
 8002e54:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	6a1b      	ldr	r3, [r3, #32]
 8002e5c:	4930      	ldr	r1, [pc, #192]	@ (8002f20 <HAL_RCC_OscConfig+0x270>)
 8002e5e:	4313      	orrs	r3, r2
 8002e60:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002e62:	4b2f      	ldr	r3, [pc, #188]	@ (8002f20 <HAL_RCC_OscConfig+0x270>)
 8002e64:	685b      	ldr	r3, [r3, #4]
 8002e66:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	69db      	ldr	r3, [r3, #28]
 8002e6e:	021b      	lsls	r3, r3, #8
 8002e70:	492b      	ldr	r1, [pc, #172]	@ (8002f20 <HAL_RCC_OscConfig+0x270>)
 8002e72:	4313      	orrs	r3, r2
 8002e74:	604b      	str	r3, [r1, #4]
 8002e76:	e01a      	b.n	8002eae <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8002e78:	4b29      	ldr	r3, [pc, #164]	@ (8002f20 <HAL_RCC_OscConfig+0x270>)
 8002e7a:	681b      	ldr	r3, [r3, #0]
 8002e7c:	4a28      	ldr	r2, [pc, #160]	@ (8002f20 <HAL_RCC_OscConfig+0x270>)
 8002e7e:	f023 0301 	bic.w	r3, r3, #1
 8002e82:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002e84:	f7ff fad8 	bl	8002438 <HAL_GetTick>
 8002e88:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8002e8a:	e008      	b.n	8002e9e <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002e8c:	f7ff fad4 	bl	8002438 <HAL_GetTick>
 8002e90:	4602      	mov	r2, r0
 8002e92:	693b      	ldr	r3, [r7, #16]
 8002e94:	1ad3      	subs	r3, r2, r3
 8002e96:	2b02      	cmp	r3, #2
 8002e98:	d901      	bls.n	8002e9e <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 8002e9a:	2303      	movs	r3, #3
 8002e9c:	e314      	b.n	80034c8 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8002e9e:	4b20      	ldr	r3, [pc, #128]	@ (8002f20 <HAL_RCC_OscConfig+0x270>)
 8002ea0:	681b      	ldr	r3, [r3, #0]
 8002ea2:	f003 0302 	and.w	r3, r3, #2
 8002ea6:	2b00      	cmp	r3, #0
 8002ea8:	d1f0      	bne.n	8002e8c <HAL_RCC_OscConfig+0x1dc>
 8002eaa:	e000      	b.n	8002eae <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002eac:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	681b      	ldr	r3, [r3, #0]
 8002eb2:	f003 0301 	and.w	r3, r3, #1
 8002eb6:	2b00      	cmp	r3, #0
 8002eb8:	d073      	beq.n	8002fa2 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8002eba:	69bb      	ldr	r3, [r7, #24]
 8002ebc:	2b08      	cmp	r3, #8
 8002ebe:	d005      	beq.n	8002ecc <HAL_RCC_OscConfig+0x21c>
 8002ec0:	69bb      	ldr	r3, [r7, #24]
 8002ec2:	2b0c      	cmp	r3, #12
 8002ec4:	d10e      	bne.n	8002ee4 <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8002ec6:	697b      	ldr	r3, [r7, #20]
 8002ec8:	2b03      	cmp	r3, #3
 8002eca:	d10b      	bne.n	8002ee4 <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002ecc:	4b14      	ldr	r3, [pc, #80]	@ (8002f20 <HAL_RCC_OscConfig+0x270>)
 8002ece:	681b      	ldr	r3, [r3, #0]
 8002ed0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002ed4:	2b00      	cmp	r3, #0
 8002ed6:	d063      	beq.n	8002fa0 <HAL_RCC_OscConfig+0x2f0>
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	685b      	ldr	r3, [r3, #4]
 8002edc:	2b00      	cmp	r3, #0
 8002ede:	d15f      	bne.n	8002fa0 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8002ee0:	2301      	movs	r3, #1
 8002ee2:	e2f1      	b.n	80034c8 <HAL_RCC_OscConfig+0x818>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	685b      	ldr	r3, [r3, #4]
 8002ee8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002eec:	d106      	bne.n	8002efc <HAL_RCC_OscConfig+0x24c>
 8002eee:	4b0c      	ldr	r3, [pc, #48]	@ (8002f20 <HAL_RCC_OscConfig+0x270>)
 8002ef0:	681b      	ldr	r3, [r3, #0]
 8002ef2:	4a0b      	ldr	r2, [pc, #44]	@ (8002f20 <HAL_RCC_OscConfig+0x270>)
 8002ef4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002ef8:	6013      	str	r3, [r2, #0]
 8002efa:	e025      	b.n	8002f48 <HAL_RCC_OscConfig+0x298>
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	685b      	ldr	r3, [r3, #4]
 8002f00:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002f04:	d114      	bne.n	8002f30 <HAL_RCC_OscConfig+0x280>
 8002f06:	4b06      	ldr	r3, [pc, #24]	@ (8002f20 <HAL_RCC_OscConfig+0x270>)
 8002f08:	681b      	ldr	r3, [r3, #0]
 8002f0a:	4a05      	ldr	r2, [pc, #20]	@ (8002f20 <HAL_RCC_OscConfig+0x270>)
 8002f0c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002f10:	6013      	str	r3, [r2, #0]
 8002f12:	4b03      	ldr	r3, [pc, #12]	@ (8002f20 <HAL_RCC_OscConfig+0x270>)
 8002f14:	681b      	ldr	r3, [r3, #0]
 8002f16:	4a02      	ldr	r2, [pc, #8]	@ (8002f20 <HAL_RCC_OscConfig+0x270>)
 8002f18:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002f1c:	6013      	str	r3, [r2, #0]
 8002f1e:	e013      	b.n	8002f48 <HAL_RCC_OscConfig+0x298>
 8002f20:	40021000 	.word	0x40021000
 8002f24:	08010b24 	.word	0x08010b24
 8002f28:	2000000c 	.word	0x2000000c
 8002f2c:	20000010 	.word	0x20000010
 8002f30:	4ba0      	ldr	r3, [pc, #640]	@ (80031b4 <HAL_RCC_OscConfig+0x504>)
 8002f32:	681b      	ldr	r3, [r3, #0]
 8002f34:	4a9f      	ldr	r2, [pc, #636]	@ (80031b4 <HAL_RCC_OscConfig+0x504>)
 8002f36:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002f3a:	6013      	str	r3, [r2, #0]
 8002f3c:	4b9d      	ldr	r3, [pc, #628]	@ (80031b4 <HAL_RCC_OscConfig+0x504>)
 8002f3e:	681b      	ldr	r3, [r3, #0]
 8002f40:	4a9c      	ldr	r2, [pc, #624]	@ (80031b4 <HAL_RCC_OscConfig+0x504>)
 8002f42:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002f46:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	685b      	ldr	r3, [r3, #4]
 8002f4c:	2b00      	cmp	r3, #0
 8002f4e:	d013      	beq.n	8002f78 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002f50:	f7ff fa72 	bl	8002438 <HAL_GetTick>
 8002f54:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002f56:	e008      	b.n	8002f6a <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002f58:	f7ff fa6e 	bl	8002438 <HAL_GetTick>
 8002f5c:	4602      	mov	r2, r0
 8002f5e:	693b      	ldr	r3, [r7, #16]
 8002f60:	1ad3      	subs	r3, r2, r3
 8002f62:	2b64      	cmp	r3, #100	@ 0x64
 8002f64:	d901      	bls.n	8002f6a <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8002f66:	2303      	movs	r3, #3
 8002f68:	e2ae      	b.n	80034c8 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002f6a:	4b92      	ldr	r3, [pc, #584]	@ (80031b4 <HAL_RCC_OscConfig+0x504>)
 8002f6c:	681b      	ldr	r3, [r3, #0]
 8002f6e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002f72:	2b00      	cmp	r3, #0
 8002f74:	d0f0      	beq.n	8002f58 <HAL_RCC_OscConfig+0x2a8>
 8002f76:	e014      	b.n	8002fa2 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002f78:	f7ff fa5e 	bl	8002438 <HAL_GetTick>
 8002f7c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002f7e:	e008      	b.n	8002f92 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002f80:	f7ff fa5a 	bl	8002438 <HAL_GetTick>
 8002f84:	4602      	mov	r2, r0
 8002f86:	693b      	ldr	r3, [r7, #16]
 8002f88:	1ad3      	subs	r3, r2, r3
 8002f8a:	2b64      	cmp	r3, #100	@ 0x64
 8002f8c:	d901      	bls.n	8002f92 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8002f8e:	2303      	movs	r3, #3
 8002f90:	e29a      	b.n	80034c8 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002f92:	4b88      	ldr	r3, [pc, #544]	@ (80031b4 <HAL_RCC_OscConfig+0x504>)
 8002f94:	681b      	ldr	r3, [r3, #0]
 8002f96:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002f9a:	2b00      	cmp	r3, #0
 8002f9c:	d1f0      	bne.n	8002f80 <HAL_RCC_OscConfig+0x2d0>
 8002f9e:	e000      	b.n	8002fa2 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002fa0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	681b      	ldr	r3, [r3, #0]
 8002fa6:	f003 0302 	and.w	r3, r3, #2
 8002faa:	2b00      	cmp	r3, #0
 8002fac:	d060      	beq.n	8003070 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8002fae:	69bb      	ldr	r3, [r7, #24]
 8002fb0:	2b04      	cmp	r3, #4
 8002fb2:	d005      	beq.n	8002fc0 <HAL_RCC_OscConfig+0x310>
 8002fb4:	69bb      	ldr	r3, [r7, #24]
 8002fb6:	2b0c      	cmp	r3, #12
 8002fb8:	d119      	bne.n	8002fee <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8002fba:	697b      	ldr	r3, [r7, #20]
 8002fbc:	2b02      	cmp	r3, #2
 8002fbe:	d116      	bne.n	8002fee <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002fc0:	4b7c      	ldr	r3, [pc, #496]	@ (80031b4 <HAL_RCC_OscConfig+0x504>)
 8002fc2:	681b      	ldr	r3, [r3, #0]
 8002fc4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002fc8:	2b00      	cmp	r3, #0
 8002fca:	d005      	beq.n	8002fd8 <HAL_RCC_OscConfig+0x328>
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	68db      	ldr	r3, [r3, #12]
 8002fd0:	2b00      	cmp	r3, #0
 8002fd2:	d101      	bne.n	8002fd8 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8002fd4:	2301      	movs	r3, #1
 8002fd6:	e277      	b.n	80034c8 <HAL_RCC_OscConfig+0x818>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002fd8:	4b76      	ldr	r3, [pc, #472]	@ (80031b4 <HAL_RCC_OscConfig+0x504>)
 8002fda:	685b      	ldr	r3, [r3, #4]
 8002fdc:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	691b      	ldr	r3, [r3, #16]
 8002fe4:	061b      	lsls	r3, r3, #24
 8002fe6:	4973      	ldr	r1, [pc, #460]	@ (80031b4 <HAL_RCC_OscConfig+0x504>)
 8002fe8:	4313      	orrs	r3, r2
 8002fea:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002fec:	e040      	b.n	8003070 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	68db      	ldr	r3, [r3, #12]
 8002ff2:	2b00      	cmp	r3, #0
 8002ff4:	d023      	beq.n	800303e <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002ff6:	4b6f      	ldr	r3, [pc, #444]	@ (80031b4 <HAL_RCC_OscConfig+0x504>)
 8002ff8:	681b      	ldr	r3, [r3, #0]
 8002ffa:	4a6e      	ldr	r2, [pc, #440]	@ (80031b4 <HAL_RCC_OscConfig+0x504>)
 8002ffc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003000:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003002:	f7ff fa19 	bl	8002438 <HAL_GetTick>
 8003006:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003008:	e008      	b.n	800301c <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800300a:	f7ff fa15 	bl	8002438 <HAL_GetTick>
 800300e:	4602      	mov	r2, r0
 8003010:	693b      	ldr	r3, [r7, #16]
 8003012:	1ad3      	subs	r3, r2, r3
 8003014:	2b02      	cmp	r3, #2
 8003016:	d901      	bls.n	800301c <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8003018:	2303      	movs	r3, #3
 800301a:	e255      	b.n	80034c8 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800301c:	4b65      	ldr	r3, [pc, #404]	@ (80031b4 <HAL_RCC_OscConfig+0x504>)
 800301e:	681b      	ldr	r3, [r3, #0]
 8003020:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003024:	2b00      	cmp	r3, #0
 8003026:	d0f0      	beq.n	800300a <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003028:	4b62      	ldr	r3, [pc, #392]	@ (80031b4 <HAL_RCC_OscConfig+0x504>)
 800302a:	685b      	ldr	r3, [r3, #4]
 800302c:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	691b      	ldr	r3, [r3, #16]
 8003034:	061b      	lsls	r3, r3, #24
 8003036:	495f      	ldr	r1, [pc, #380]	@ (80031b4 <HAL_RCC_OscConfig+0x504>)
 8003038:	4313      	orrs	r3, r2
 800303a:	604b      	str	r3, [r1, #4]
 800303c:	e018      	b.n	8003070 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800303e:	4b5d      	ldr	r3, [pc, #372]	@ (80031b4 <HAL_RCC_OscConfig+0x504>)
 8003040:	681b      	ldr	r3, [r3, #0]
 8003042:	4a5c      	ldr	r2, [pc, #368]	@ (80031b4 <HAL_RCC_OscConfig+0x504>)
 8003044:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003048:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800304a:	f7ff f9f5 	bl	8002438 <HAL_GetTick>
 800304e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003050:	e008      	b.n	8003064 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003052:	f7ff f9f1 	bl	8002438 <HAL_GetTick>
 8003056:	4602      	mov	r2, r0
 8003058:	693b      	ldr	r3, [r7, #16]
 800305a:	1ad3      	subs	r3, r2, r3
 800305c:	2b02      	cmp	r3, #2
 800305e:	d901      	bls.n	8003064 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8003060:	2303      	movs	r3, #3
 8003062:	e231      	b.n	80034c8 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003064:	4b53      	ldr	r3, [pc, #332]	@ (80031b4 <HAL_RCC_OscConfig+0x504>)
 8003066:	681b      	ldr	r3, [r3, #0]
 8003068:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800306c:	2b00      	cmp	r3, #0
 800306e:	d1f0      	bne.n	8003052 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	681b      	ldr	r3, [r3, #0]
 8003074:	f003 0308 	and.w	r3, r3, #8
 8003078:	2b00      	cmp	r3, #0
 800307a:	d03c      	beq.n	80030f6 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	695b      	ldr	r3, [r3, #20]
 8003080:	2b00      	cmp	r3, #0
 8003082:	d01c      	beq.n	80030be <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003084:	4b4b      	ldr	r3, [pc, #300]	@ (80031b4 <HAL_RCC_OscConfig+0x504>)
 8003086:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800308a:	4a4a      	ldr	r2, [pc, #296]	@ (80031b4 <HAL_RCC_OscConfig+0x504>)
 800308c:	f043 0301 	orr.w	r3, r3, #1
 8003090:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003094:	f7ff f9d0 	bl	8002438 <HAL_GetTick>
 8003098:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800309a:	e008      	b.n	80030ae <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800309c:	f7ff f9cc 	bl	8002438 <HAL_GetTick>
 80030a0:	4602      	mov	r2, r0
 80030a2:	693b      	ldr	r3, [r7, #16]
 80030a4:	1ad3      	subs	r3, r2, r3
 80030a6:	2b02      	cmp	r3, #2
 80030a8:	d901      	bls.n	80030ae <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 80030aa:	2303      	movs	r3, #3
 80030ac:	e20c      	b.n	80034c8 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80030ae:	4b41      	ldr	r3, [pc, #260]	@ (80031b4 <HAL_RCC_OscConfig+0x504>)
 80030b0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80030b4:	f003 0302 	and.w	r3, r3, #2
 80030b8:	2b00      	cmp	r3, #0
 80030ba:	d0ef      	beq.n	800309c <HAL_RCC_OscConfig+0x3ec>
 80030bc:	e01b      	b.n	80030f6 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80030be:	4b3d      	ldr	r3, [pc, #244]	@ (80031b4 <HAL_RCC_OscConfig+0x504>)
 80030c0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80030c4:	4a3b      	ldr	r2, [pc, #236]	@ (80031b4 <HAL_RCC_OscConfig+0x504>)
 80030c6:	f023 0301 	bic.w	r3, r3, #1
 80030ca:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80030ce:	f7ff f9b3 	bl	8002438 <HAL_GetTick>
 80030d2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80030d4:	e008      	b.n	80030e8 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80030d6:	f7ff f9af 	bl	8002438 <HAL_GetTick>
 80030da:	4602      	mov	r2, r0
 80030dc:	693b      	ldr	r3, [r7, #16]
 80030de:	1ad3      	subs	r3, r2, r3
 80030e0:	2b02      	cmp	r3, #2
 80030e2:	d901      	bls.n	80030e8 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 80030e4:	2303      	movs	r3, #3
 80030e6:	e1ef      	b.n	80034c8 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80030e8:	4b32      	ldr	r3, [pc, #200]	@ (80031b4 <HAL_RCC_OscConfig+0x504>)
 80030ea:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80030ee:	f003 0302 	and.w	r3, r3, #2
 80030f2:	2b00      	cmp	r3, #0
 80030f4:	d1ef      	bne.n	80030d6 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	681b      	ldr	r3, [r3, #0]
 80030fa:	f003 0304 	and.w	r3, r3, #4
 80030fe:	2b00      	cmp	r3, #0
 8003100:	f000 80a6 	beq.w	8003250 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003104:	2300      	movs	r3, #0
 8003106:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8003108:	4b2a      	ldr	r3, [pc, #168]	@ (80031b4 <HAL_RCC_OscConfig+0x504>)
 800310a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800310c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003110:	2b00      	cmp	r3, #0
 8003112:	d10d      	bne.n	8003130 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003114:	4b27      	ldr	r3, [pc, #156]	@ (80031b4 <HAL_RCC_OscConfig+0x504>)
 8003116:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003118:	4a26      	ldr	r2, [pc, #152]	@ (80031b4 <HAL_RCC_OscConfig+0x504>)
 800311a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800311e:	6593      	str	r3, [r2, #88]	@ 0x58
 8003120:	4b24      	ldr	r3, [pc, #144]	@ (80031b4 <HAL_RCC_OscConfig+0x504>)
 8003122:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003124:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003128:	60bb      	str	r3, [r7, #8]
 800312a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800312c:	2301      	movs	r3, #1
 800312e:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003130:	4b21      	ldr	r3, [pc, #132]	@ (80031b8 <HAL_RCC_OscConfig+0x508>)
 8003132:	681b      	ldr	r3, [r3, #0]
 8003134:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003138:	2b00      	cmp	r3, #0
 800313a:	d118      	bne.n	800316e <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800313c:	4b1e      	ldr	r3, [pc, #120]	@ (80031b8 <HAL_RCC_OscConfig+0x508>)
 800313e:	681b      	ldr	r3, [r3, #0]
 8003140:	4a1d      	ldr	r2, [pc, #116]	@ (80031b8 <HAL_RCC_OscConfig+0x508>)
 8003142:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003146:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003148:	f7ff f976 	bl	8002438 <HAL_GetTick>
 800314c:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800314e:	e008      	b.n	8003162 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003150:	f7ff f972 	bl	8002438 <HAL_GetTick>
 8003154:	4602      	mov	r2, r0
 8003156:	693b      	ldr	r3, [r7, #16]
 8003158:	1ad3      	subs	r3, r2, r3
 800315a:	2b02      	cmp	r3, #2
 800315c:	d901      	bls.n	8003162 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 800315e:	2303      	movs	r3, #3
 8003160:	e1b2      	b.n	80034c8 <HAL_RCC_OscConfig+0x818>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003162:	4b15      	ldr	r3, [pc, #84]	@ (80031b8 <HAL_RCC_OscConfig+0x508>)
 8003164:	681b      	ldr	r3, [r3, #0]
 8003166:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800316a:	2b00      	cmp	r3, #0
 800316c:	d0f0      	beq.n	8003150 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	689b      	ldr	r3, [r3, #8]
 8003172:	2b01      	cmp	r3, #1
 8003174:	d108      	bne.n	8003188 <HAL_RCC_OscConfig+0x4d8>
 8003176:	4b0f      	ldr	r3, [pc, #60]	@ (80031b4 <HAL_RCC_OscConfig+0x504>)
 8003178:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800317c:	4a0d      	ldr	r2, [pc, #52]	@ (80031b4 <HAL_RCC_OscConfig+0x504>)
 800317e:	f043 0301 	orr.w	r3, r3, #1
 8003182:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003186:	e029      	b.n	80031dc <HAL_RCC_OscConfig+0x52c>
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	689b      	ldr	r3, [r3, #8]
 800318c:	2b05      	cmp	r3, #5
 800318e:	d115      	bne.n	80031bc <HAL_RCC_OscConfig+0x50c>
 8003190:	4b08      	ldr	r3, [pc, #32]	@ (80031b4 <HAL_RCC_OscConfig+0x504>)
 8003192:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003196:	4a07      	ldr	r2, [pc, #28]	@ (80031b4 <HAL_RCC_OscConfig+0x504>)
 8003198:	f043 0304 	orr.w	r3, r3, #4
 800319c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80031a0:	4b04      	ldr	r3, [pc, #16]	@ (80031b4 <HAL_RCC_OscConfig+0x504>)
 80031a2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80031a6:	4a03      	ldr	r2, [pc, #12]	@ (80031b4 <HAL_RCC_OscConfig+0x504>)
 80031a8:	f043 0301 	orr.w	r3, r3, #1
 80031ac:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80031b0:	e014      	b.n	80031dc <HAL_RCC_OscConfig+0x52c>
 80031b2:	bf00      	nop
 80031b4:	40021000 	.word	0x40021000
 80031b8:	40007000 	.word	0x40007000
 80031bc:	4b9a      	ldr	r3, [pc, #616]	@ (8003428 <HAL_RCC_OscConfig+0x778>)
 80031be:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80031c2:	4a99      	ldr	r2, [pc, #612]	@ (8003428 <HAL_RCC_OscConfig+0x778>)
 80031c4:	f023 0301 	bic.w	r3, r3, #1
 80031c8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80031cc:	4b96      	ldr	r3, [pc, #600]	@ (8003428 <HAL_RCC_OscConfig+0x778>)
 80031ce:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80031d2:	4a95      	ldr	r2, [pc, #596]	@ (8003428 <HAL_RCC_OscConfig+0x778>)
 80031d4:	f023 0304 	bic.w	r3, r3, #4
 80031d8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	689b      	ldr	r3, [r3, #8]
 80031e0:	2b00      	cmp	r3, #0
 80031e2:	d016      	beq.n	8003212 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80031e4:	f7ff f928 	bl	8002438 <HAL_GetTick>
 80031e8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80031ea:	e00a      	b.n	8003202 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80031ec:	f7ff f924 	bl	8002438 <HAL_GetTick>
 80031f0:	4602      	mov	r2, r0
 80031f2:	693b      	ldr	r3, [r7, #16]
 80031f4:	1ad3      	subs	r3, r2, r3
 80031f6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80031fa:	4293      	cmp	r3, r2
 80031fc:	d901      	bls.n	8003202 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 80031fe:	2303      	movs	r3, #3
 8003200:	e162      	b.n	80034c8 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003202:	4b89      	ldr	r3, [pc, #548]	@ (8003428 <HAL_RCC_OscConfig+0x778>)
 8003204:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003208:	f003 0302 	and.w	r3, r3, #2
 800320c:	2b00      	cmp	r3, #0
 800320e:	d0ed      	beq.n	80031ec <HAL_RCC_OscConfig+0x53c>
 8003210:	e015      	b.n	800323e <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003212:	f7ff f911 	bl	8002438 <HAL_GetTick>
 8003216:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003218:	e00a      	b.n	8003230 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800321a:	f7ff f90d 	bl	8002438 <HAL_GetTick>
 800321e:	4602      	mov	r2, r0
 8003220:	693b      	ldr	r3, [r7, #16]
 8003222:	1ad3      	subs	r3, r2, r3
 8003224:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003228:	4293      	cmp	r3, r2
 800322a:	d901      	bls.n	8003230 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 800322c:	2303      	movs	r3, #3
 800322e:	e14b      	b.n	80034c8 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003230:	4b7d      	ldr	r3, [pc, #500]	@ (8003428 <HAL_RCC_OscConfig+0x778>)
 8003232:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003236:	f003 0302 	and.w	r3, r3, #2
 800323a:	2b00      	cmp	r3, #0
 800323c:	d1ed      	bne.n	800321a <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800323e:	7ffb      	ldrb	r3, [r7, #31]
 8003240:	2b01      	cmp	r3, #1
 8003242:	d105      	bne.n	8003250 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003244:	4b78      	ldr	r3, [pc, #480]	@ (8003428 <HAL_RCC_OscConfig+0x778>)
 8003246:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003248:	4a77      	ldr	r2, [pc, #476]	@ (8003428 <HAL_RCC_OscConfig+0x778>)
 800324a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800324e:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	681b      	ldr	r3, [r3, #0]
 8003254:	f003 0320 	and.w	r3, r3, #32
 8003258:	2b00      	cmp	r3, #0
 800325a:	d03c      	beq.n	80032d6 <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003260:	2b00      	cmp	r3, #0
 8003262:	d01c      	beq.n	800329e <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8003264:	4b70      	ldr	r3, [pc, #448]	@ (8003428 <HAL_RCC_OscConfig+0x778>)
 8003266:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800326a:	4a6f      	ldr	r2, [pc, #444]	@ (8003428 <HAL_RCC_OscConfig+0x778>)
 800326c:	f043 0301 	orr.w	r3, r3, #1
 8003270:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003274:	f7ff f8e0 	bl	8002438 <HAL_GetTick>
 8003278:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800327a:	e008      	b.n	800328e <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800327c:	f7ff f8dc 	bl	8002438 <HAL_GetTick>
 8003280:	4602      	mov	r2, r0
 8003282:	693b      	ldr	r3, [r7, #16]
 8003284:	1ad3      	subs	r3, r2, r3
 8003286:	2b02      	cmp	r3, #2
 8003288:	d901      	bls.n	800328e <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 800328a:	2303      	movs	r3, #3
 800328c:	e11c      	b.n	80034c8 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800328e:	4b66      	ldr	r3, [pc, #408]	@ (8003428 <HAL_RCC_OscConfig+0x778>)
 8003290:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003294:	f003 0302 	and.w	r3, r3, #2
 8003298:	2b00      	cmp	r3, #0
 800329a:	d0ef      	beq.n	800327c <HAL_RCC_OscConfig+0x5cc>
 800329c:	e01b      	b.n	80032d6 <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800329e:	4b62      	ldr	r3, [pc, #392]	@ (8003428 <HAL_RCC_OscConfig+0x778>)
 80032a0:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80032a4:	4a60      	ldr	r2, [pc, #384]	@ (8003428 <HAL_RCC_OscConfig+0x778>)
 80032a6:	f023 0301 	bic.w	r3, r3, #1
 80032aa:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80032ae:	f7ff f8c3 	bl	8002438 <HAL_GetTick>
 80032b2:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80032b4:	e008      	b.n	80032c8 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80032b6:	f7ff f8bf 	bl	8002438 <HAL_GetTick>
 80032ba:	4602      	mov	r2, r0
 80032bc:	693b      	ldr	r3, [r7, #16]
 80032be:	1ad3      	subs	r3, r2, r3
 80032c0:	2b02      	cmp	r3, #2
 80032c2:	d901      	bls.n	80032c8 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 80032c4:	2303      	movs	r3, #3
 80032c6:	e0ff      	b.n	80034c8 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80032c8:	4b57      	ldr	r3, [pc, #348]	@ (8003428 <HAL_RCC_OscConfig+0x778>)
 80032ca:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80032ce:	f003 0302 	and.w	r3, r3, #2
 80032d2:	2b00      	cmp	r3, #0
 80032d4:	d1ef      	bne.n	80032b6 <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80032da:	2b00      	cmp	r3, #0
 80032dc:	f000 80f3 	beq.w	80034c6 <HAL_RCC_OscConfig+0x816>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80032e4:	2b02      	cmp	r3, #2
 80032e6:	f040 80c9 	bne.w	800347c <HAL_RCC_OscConfig+0x7cc>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 80032ea:	4b4f      	ldr	r3, [pc, #316]	@ (8003428 <HAL_RCC_OscConfig+0x778>)
 80032ec:	68db      	ldr	r3, [r3, #12]
 80032ee:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80032f0:	697b      	ldr	r3, [r7, #20]
 80032f2:	f003 0203 	and.w	r2, r3, #3
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80032fa:	429a      	cmp	r2, r3
 80032fc:	d12c      	bne.n	8003358 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80032fe:	697b      	ldr	r3, [r7, #20]
 8003300:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003308:	3b01      	subs	r3, #1
 800330a:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800330c:	429a      	cmp	r2, r3
 800330e:	d123      	bne.n	8003358 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003310:	697b      	ldr	r3, [r7, #20]
 8003312:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800331a:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800331c:	429a      	cmp	r2, r3
 800331e:	d11b      	bne.n	8003358 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8003320:	697b      	ldr	r3, [r7, #20]
 8003322:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800332a:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800332c:	429a      	cmp	r2, r3
 800332e:	d113      	bne.n	8003358 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003330:	697b      	ldr	r3, [r7, #20]
 8003332:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800333a:	085b      	lsrs	r3, r3, #1
 800333c:	3b01      	subs	r3, #1
 800333e:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8003340:	429a      	cmp	r2, r3
 8003342:	d109      	bne.n	8003358 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8003344:	697b      	ldr	r3, [r7, #20]
 8003346:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800334e:	085b      	lsrs	r3, r3, #1
 8003350:	3b01      	subs	r3, #1
 8003352:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003354:	429a      	cmp	r2, r3
 8003356:	d06b      	beq.n	8003430 <HAL_RCC_OscConfig+0x780>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003358:	69bb      	ldr	r3, [r7, #24]
 800335a:	2b0c      	cmp	r3, #12
 800335c:	d062      	beq.n	8003424 <HAL_RCC_OscConfig+0x774>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 800335e:	4b32      	ldr	r3, [pc, #200]	@ (8003428 <HAL_RCC_OscConfig+0x778>)
 8003360:	681b      	ldr	r3, [r3, #0]
 8003362:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8003366:	2b00      	cmp	r3, #0
 8003368:	d001      	beq.n	800336e <HAL_RCC_OscConfig+0x6be>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
#endif
            )
          {
            return HAL_ERROR;
 800336a:	2301      	movs	r3, #1
 800336c:	e0ac      	b.n	80034c8 <HAL_RCC_OscConfig+0x818>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 800336e:	4b2e      	ldr	r3, [pc, #184]	@ (8003428 <HAL_RCC_OscConfig+0x778>)
 8003370:	681b      	ldr	r3, [r3, #0]
 8003372:	4a2d      	ldr	r2, [pc, #180]	@ (8003428 <HAL_RCC_OscConfig+0x778>)
 8003374:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003378:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800337a:	f7ff f85d 	bl	8002438 <HAL_GetTick>
 800337e:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003380:	e008      	b.n	8003394 <HAL_RCC_OscConfig+0x6e4>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003382:	f7ff f859 	bl	8002438 <HAL_GetTick>
 8003386:	4602      	mov	r2, r0
 8003388:	693b      	ldr	r3, [r7, #16]
 800338a:	1ad3      	subs	r3, r2, r3
 800338c:	2b02      	cmp	r3, #2
 800338e:	d901      	bls.n	8003394 <HAL_RCC_OscConfig+0x6e4>
              {
                return HAL_TIMEOUT;
 8003390:	2303      	movs	r3, #3
 8003392:	e099      	b.n	80034c8 <HAL_RCC_OscConfig+0x818>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003394:	4b24      	ldr	r3, [pc, #144]	@ (8003428 <HAL_RCC_OscConfig+0x778>)
 8003396:	681b      	ldr	r3, [r3, #0]
 8003398:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800339c:	2b00      	cmp	r3, #0
 800339e:	d1f0      	bne.n	8003382 <HAL_RCC_OscConfig+0x6d2>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80033a0:	4b21      	ldr	r3, [pc, #132]	@ (8003428 <HAL_RCC_OscConfig+0x778>)
 80033a2:	68da      	ldr	r2, [r3, #12]
 80033a4:	4b21      	ldr	r3, [pc, #132]	@ (800342c <HAL_RCC_OscConfig+0x77c>)
 80033a6:	4013      	ands	r3, r2
 80033a8:	687a      	ldr	r2, [r7, #4]
 80033aa:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 80033ac:	687a      	ldr	r2, [r7, #4]
 80033ae:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 80033b0:	3a01      	subs	r2, #1
 80033b2:	0112      	lsls	r2, r2, #4
 80033b4:	4311      	orrs	r1, r2
 80033b6:	687a      	ldr	r2, [r7, #4]
 80033b8:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 80033ba:	0212      	lsls	r2, r2, #8
 80033bc:	4311      	orrs	r1, r2
 80033be:	687a      	ldr	r2, [r7, #4]
 80033c0:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80033c2:	0852      	lsrs	r2, r2, #1
 80033c4:	3a01      	subs	r2, #1
 80033c6:	0552      	lsls	r2, r2, #21
 80033c8:	4311      	orrs	r1, r2
 80033ca:	687a      	ldr	r2, [r7, #4]
 80033cc:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 80033ce:	0852      	lsrs	r2, r2, #1
 80033d0:	3a01      	subs	r2, #1
 80033d2:	0652      	lsls	r2, r2, #25
 80033d4:	4311      	orrs	r1, r2
 80033d6:	687a      	ldr	r2, [r7, #4]
 80033d8:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 80033da:	06d2      	lsls	r2, r2, #27
 80033dc:	430a      	orrs	r2, r1
 80033de:	4912      	ldr	r1, [pc, #72]	@ (8003428 <HAL_RCC_OscConfig+0x778>)
 80033e0:	4313      	orrs	r3, r2
 80033e2:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 80033e4:	4b10      	ldr	r3, [pc, #64]	@ (8003428 <HAL_RCC_OscConfig+0x778>)
 80033e6:	681b      	ldr	r3, [r3, #0]
 80033e8:	4a0f      	ldr	r2, [pc, #60]	@ (8003428 <HAL_RCC_OscConfig+0x778>)
 80033ea:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80033ee:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80033f0:	4b0d      	ldr	r3, [pc, #52]	@ (8003428 <HAL_RCC_OscConfig+0x778>)
 80033f2:	68db      	ldr	r3, [r3, #12]
 80033f4:	4a0c      	ldr	r2, [pc, #48]	@ (8003428 <HAL_RCC_OscConfig+0x778>)
 80033f6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80033fa:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80033fc:	f7ff f81c 	bl	8002438 <HAL_GetTick>
 8003400:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003402:	e008      	b.n	8003416 <HAL_RCC_OscConfig+0x766>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003404:	f7ff f818 	bl	8002438 <HAL_GetTick>
 8003408:	4602      	mov	r2, r0
 800340a:	693b      	ldr	r3, [r7, #16]
 800340c:	1ad3      	subs	r3, r2, r3
 800340e:	2b02      	cmp	r3, #2
 8003410:	d901      	bls.n	8003416 <HAL_RCC_OscConfig+0x766>
              {
                return HAL_TIMEOUT;
 8003412:	2303      	movs	r3, #3
 8003414:	e058      	b.n	80034c8 <HAL_RCC_OscConfig+0x818>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003416:	4b04      	ldr	r3, [pc, #16]	@ (8003428 <HAL_RCC_OscConfig+0x778>)
 8003418:	681b      	ldr	r3, [r3, #0]
 800341a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800341e:	2b00      	cmp	r3, #0
 8003420:	d0f0      	beq.n	8003404 <HAL_RCC_OscConfig+0x754>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003422:	e050      	b.n	80034c6 <HAL_RCC_OscConfig+0x816>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8003424:	2301      	movs	r3, #1
 8003426:	e04f      	b.n	80034c8 <HAL_RCC_OscConfig+0x818>
 8003428:	40021000 	.word	0x40021000
 800342c:	019d808c 	.word	0x019d808c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003430:	4b27      	ldr	r3, [pc, #156]	@ (80034d0 <HAL_RCC_OscConfig+0x820>)
 8003432:	681b      	ldr	r3, [r3, #0]
 8003434:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003438:	2b00      	cmp	r3, #0
 800343a:	d144      	bne.n	80034c6 <HAL_RCC_OscConfig+0x816>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 800343c:	4b24      	ldr	r3, [pc, #144]	@ (80034d0 <HAL_RCC_OscConfig+0x820>)
 800343e:	681b      	ldr	r3, [r3, #0]
 8003440:	4a23      	ldr	r2, [pc, #140]	@ (80034d0 <HAL_RCC_OscConfig+0x820>)
 8003442:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003446:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003448:	4b21      	ldr	r3, [pc, #132]	@ (80034d0 <HAL_RCC_OscConfig+0x820>)
 800344a:	68db      	ldr	r3, [r3, #12]
 800344c:	4a20      	ldr	r2, [pc, #128]	@ (80034d0 <HAL_RCC_OscConfig+0x820>)
 800344e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003452:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8003454:	f7fe fff0 	bl	8002438 <HAL_GetTick>
 8003458:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800345a:	e008      	b.n	800346e <HAL_RCC_OscConfig+0x7be>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800345c:	f7fe ffec 	bl	8002438 <HAL_GetTick>
 8003460:	4602      	mov	r2, r0
 8003462:	693b      	ldr	r3, [r7, #16]
 8003464:	1ad3      	subs	r3, r2, r3
 8003466:	2b02      	cmp	r3, #2
 8003468:	d901      	bls.n	800346e <HAL_RCC_OscConfig+0x7be>
            {
              return HAL_TIMEOUT;
 800346a:	2303      	movs	r3, #3
 800346c:	e02c      	b.n	80034c8 <HAL_RCC_OscConfig+0x818>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800346e:	4b18      	ldr	r3, [pc, #96]	@ (80034d0 <HAL_RCC_OscConfig+0x820>)
 8003470:	681b      	ldr	r3, [r3, #0]
 8003472:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003476:	2b00      	cmp	r3, #0
 8003478:	d0f0      	beq.n	800345c <HAL_RCC_OscConfig+0x7ac>
 800347a:	e024      	b.n	80034c6 <HAL_RCC_OscConfig+0x816>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 800347c:	69bb      	ldr	r3, [r7, #24]
 800347e:	2b0c      	cmp	r3, #12
 8003480:	d01f      	beq.n	80034c2 <HAL_RCC_OscConfig+0x812>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003482:	4b13      	ldr	r3, [pc, #76]	@ (80034d0 <HAL_RCC_OscConfig+0x820>)
 8003484:	681b      	ldr	r3, [r3, #0]
 8003486:	4a12      	ldr	r2, [pc, #72]	@ (80034d0 <HAL_RCC_OscConfig+0x820>)
 8003488:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800348c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800348e:	f7fe ffd3 	bl	8002438 <HAL_GetTick>
 8003492:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003494:	e008      	b.n	80034a8 <HAL_RCC_OscConfig+0x7f8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003496:	f7fe ffcf 	bl	8002438 <HAL_GetTick>
 800349a:	4602      	mov	r2, r0
 800349c:	693b      	ldr	r3, [r7, #16]
 800349e:	1ad3      	subs	r3, r2, r3
 80034a0:	2b02      	cmp	r3, #2
 80034a2:	d901      	bls.n	80034a8 <HAL_RCC_OscConfig+0x7f8>
          {
            return HAL_TIMEOUT;
 80034a4:	2303      	movs	r3, #3
 80034a6:	e00f      	b.n	80034c8 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80034a8:	4b09      	ldr	r3, [pc, #36]	@ (80034d0 <HAL_RCC_OscConfig+0x820>)
 80034aa:	681b      	ldr	r3, [r3, #0]
 80034ac:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80034b0:	2b00      	cmp	r3, #0
 80034b2:	d1f0      	bne.n	8003496 <HAL_RCC_OscConfig+0x7e6>
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
#elif defined(RCC_PLLSAI1_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI2CLK);
 80034b4:	4b06      	ldr	r3, [pc, #24]	@ (80034d0 <HAL_RCC_OscConfig+0x820>)
 80034b6:	68da      	ldr	r2, [r3, #12]
 80034b8:	4905      	ldr	r1, [pc, #20]	@ (80034d0 <HAL_RCC_OscConfig+0x820>)
 80034ba:	4b06      	ldr	r3, [pc, #24]	@ (80034d4 <HAL_RCC_OscConfig+0x824>)
 80034bc:	4013      	ands	r3, r2
 80034be:	60cb      	str	r3, [r1, #12]
 80034c0:	e001      	b.n	80034c6 <HAL_RCC_OscConfig+0x816>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 80034c2:	2301      	movs	r3, #1
 80034c4:	e000      	b.n	80034c8 <HAL_RCC_OscConfig+0x818>
      }
    }
  }
  return HAL_OK;
 80034c6:	2300      	movs	r3, #0
}
 80034c8:	4618      	mov	r0, r3
 80034ca:	3720      	adds	r7, #32
 80034cc:	46bd      	mov	sp, r7
 80034ce:	bd80      	pop	{r7, pc}
 80034d0:	40021000 	.word	0x40021000
 80034d4:	feeefffc 	.word	0xfeeefffc

080034d8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80034d8:	b580      	push	{r7, lr}
 80034da:	b084      	sub	sp, #16
 80034dc:	af00      	add	r7, sp, #0
 80034de:	6078      	str	r0, [r7, #4]
 80034e0:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	2b00      	cmp	r3, #0
 80034e6:	d101      	bne.n	80034ec <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80034e8:	2301      	movs	r3, #1
 80034ea:	e0e7      	b.n	80036bc <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80034ec:	4b75      	ldr	r3, [pc, #468]	@ (80036c4 <HAL_RCC_ClockConfig+0x1ec>)
 80034ee:	681b      	ldr	r3, [r3, #0]
 80034f0:	f003 0307 	and.w	r3, r3, #7
 80034f4:	683a      	ldr	r2, [r7, #0]
 80034f6:	429a      	cmp	r2, r3
 80034f8:	d910      	bls.n	800351c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80034fa:	4b72      	ldr	r3, [pc, #456]	@ (80036c4 <HAL_RCC_ClockConfig+0x1ec>)
 80034fc:	681b      	ldr	r3, [r3, #0]
 80034fe:	f023 0207 	bic.w	r2, r3, #7
 8003502:	4970      	ldr	r1, [pc, #448]	@ (80036c4 <HAL_RCC_ClockConfig+0x1ec>)
 8003504:	683b      	ldr	r3, [r7, #0]
 8003506:	4313      	orrs	r3, r2
 8003508:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800350a:	4b6e      	ldr	r3, [pc, #440]	@ (80036c4 <HAL_RCC_ClockConfig+0x1ec>)
 800350c:	681b      	ldr	r3, [r3, #0]
 800350e:	f003 0307 	and.w	r3, r3, #7
 8003512:	683a      	ldr	r2, [r7, #0]
 8003514:	429a      	cmp	r2, r3
 8003516:	d001      	beq.n	800351c <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8003518:	2301      	movs	r3, #1
 800351a:	e0cf      	b.n	80036bc <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	681b      	ldr	r3, [r3, #0]
 8003520:	f003 0302 	and.w	r3, r3, #2
 8003524:	2b00      	cmp	r3, #0
 8003526:	d010      	beq.n	800354a <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	689a      	ldr	r2, [r3, #8]
 800352c:	4b66      	ldr	r3, [pc, #408]	@ (80036c8 <HAL_RCC_ClockConfig+0x1f0>)
 800352e:	689b      	ldr	r3, [r3, #8]
 8003530:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003534:	429a      	cmp	r2, r3
 8003536:	d908      	bls.n	800354a <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003538:	4b63      	ldr	r3, [pc, #396]	@ (80036c8 <HAL_RCC_ClockConfig+0x1f0>)
 800353a:	689b      	ldr	r3, [r3, #8]
 800353c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	689b      	ldr	r3, [r3, #8]
 8003544:	4960      	ldr	r1, [pc, #384]	@ (80036c8 <HAL_RCC_ClockConfig+0x1f0>)
 8003546:	4313      	orrs	r3, r2
 8003548:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	681b      	ldr	r3, [r3, #0]
 800354e:	f003 0301 	and.w	r3, r3, #1
 8003552:	2b00      	cmp	r3, #0
 8003554:	d04c      	beq.n	80035f0 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	685b      	ldr	r3, [r3, #4]
 800355a:	2b03      	cmp	r3, #3
 800355c:	d107      	bne.n	800356e <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800355e:	4b5a      	ldr	r3, [pc, #360]	@ (80036c8 <HAL_RCC_ClockConfig+0x1f0>)
 8003560:	681b      	ldr	r3, [r3, #0]
 8003562:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003566:	2b00      	cmp	r3, #0
 8003568:	d121      	bne.n	80035ae <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 800356a:	2301      	movs	r3, #1
 800356c:	e0a6      	b.n	80036bc <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	685b      	ldr	r3, [r3, #4]
 8003572:	2b02      	cmp	r3, #2
 8003574:	d107      	bne.n	8003586 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003576:	4b54      	ldr	r3, [pc, #336]	@ (80036c8 <HAL_RCC_ClockConfig+0x1f0>)
 8003578:	681b      	ldr	r3, [r3, #0]
 800357a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800357e:	2b00      	cmp	r3, #0
 8003580:	d115      	bne.n	80035ae <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8003582:	2301      	movs	r3, #1
 8003584:	e09a      	b.n	80036bc <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	685b      	ldr	r3, [r3, #4]
 800358a:	2b00      	cmp	r3, #0
 800358c:	d107      	bne.n	800359e <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800358e:	4b4e      	ldr	r3, [pc, #312]	@ (80036c8 <HAL_RCC_ClockConfig+0x1f0>)
 8003590:	681b      	ldr	r3, [r3, #0]
 8003592:	f003 0302 	and.w	r3, r3, #2
 8003596:	2b00      	cmp	r3, #0
 8003598:	d109      	bne.n	80035ae <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800359a:	2301      	movs	r3, #1
 800359c:	e08e      	b.n	80036bc <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800359e:	4b4a      	ldr	r3, [pc, #296]	@ (80036c8 <HAL_RCC_ClockConfig+0x1f0>)
 80035a0:	681b      	ldr	r3, [r3, #0]
 80035a2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80035a6:	2b00      	cmp	r3, #0
 80035a8:	d101      	bne.n	80035ae <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80035aa:	2301      	movs	r3, #1
 80035ac:	e086      	b.n	80036bc <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80035ae:	4b46      	ldr	r3, [pc, #280]	@ (80036c8 <HAL_RCC_ClockConfig+0x1f0>)
 80035b0:	689b      	ldr	r3, [r3, #8]
 80035b2:	f023 0203 	bic.w	r2, r3, #3
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	685b      	ldr	r3, [r3, #4]
 80035ba:	4943      	ldr	r1, [pc, #268]	@ (80036c8 <HAL_RCC_ClockConfig+0x1f0>)
 80035bc:	4313      	orrs	r3, r2
 80035be:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80035c0:	f7fe ff3a 	bl	8002438 <HAL_GetTick>
 80035c4:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80035c6:	e00a      	b.n	80035de <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80035c8:	f7fe ff36 	bl	8002438 <HAL_GetTick>
 80035cc:	4602      	mov	r2, r0
 80035ce:	68fb      	ldr	r3, [r7, #12]
 80035d0:	1ad3      	subs	r3, r2, r3
 80035d2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80035d6:	4293      	cmp	r3, r2
 80035d8:	d901      	bls.n	80035de <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 80035da:	2303      	movs	r3, #3
 80035dc:	e06e      	b.n	80036bc <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80035de:	4b3a      	ldr	r3, [pc, #232]	@ (80036c8 <HAL_RCC_ClockConfig+0x1f0>)
 80035e0:	689b      	ldr	r3, [r3, #8]
 80035e2:	f003 020c 	and.w	r2, r3, #12
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	685b      	ldr	r3, [r3, #4]
 80035ea:	009b      	lsls	r3, r3, #2
 80035ec:	429a      	cmp	r2, r3
 80035ee:	d1eb      	bne.n	80035c8 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	681b      	ldr	r3, [r3, #0]
 80035f4:	f003 0302 	and.w	r3, r3, #2
 80035f8:	2b00      	cmp	r3, #0
 80035fa:	d010      	beq.n	800361e <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	689a      	ldr	r2, [r3, #8]
 8003600:	4b31      	ldr	r3, [pc, #196]	@ (80036c8 <HAL_RCC_ClockConfig+0x1f0>)
 8003602:	689b      	ldr	r3, [r3, #8]
 8003604:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003608:	429a      	cmp	r2, r3
 800360a:	d208      	bcs.n	800361e <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800360c:	4b2e      	ldr	r3, [pc, #184]	@ (80036c8 <HAL_RCC_ClockConfig+0x1f0>)
 800360e:	689b      	ldr	r3, [r3, #8]
 8003610:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	689b      	ldr	r3, [r3, #8]
 8003618:	492b      	ldr	r1, [pc, #172]	@ (80036c8 <HAL_RCC_ClockConfig+0x1f0>)
 800361a:	4313      	orrs	r3, r2
 800361c:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800361e:	4b29      	ldr	r3, [pc, #164]	@ (80036c4 <HAL_RCC_ClockConfig+0x1ec>)
 8003620:	681b      	ldr	r3, [r3, #0]
 8003622:	f003 0307 	and.w	r3, r3, #7
 8003626:	683a      	ldr	r2, [r7, #0]
 8003628:	429a      	cmp	r2, r3
 800362a:	d210      	bcs.n	800364e <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800362c:	4b25      	ldr	r3, [pc, #148]	@ (80036c4 <HAL_RCC_ClockConfig+0x1ec>)
 800362e:	681b      	ldr	r3, [r3, #0]
 8003630:	f023 0207 	bic.w	r2, r3, #7
 8003634:	4923      	ldr	r1, [pc, #140]	@ (80036c4 <HAL_RCC_ClockConfig+0x1ec>)
 8003636:	683b      	ldr	r3, [r7, #0]
 8003638:	4313      	orrs	r3, r2
 800363a:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800363c:	4b21      	ldr	r3, [pc, #132]	@ (80036c4 <HAL_RCC_ClockConfig+0x1ec>)
 800363e:	681b      	ldr	r3, [r3, #0]
 8003640:	f003 0307 	and.w	r3, r3, #7
 8003644:	683a      	ldr	r2, [r7, #0]
 8003646:	429a      	cmp	r2, r3
 8003648:	d001      	beq.n	800364e <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 800364a:	2301      	movs	r3, #1
 800364c:	e036      	b.n	80036bc <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	681b      	ldr	r3, [r3, #0]
 8003652:	f003 0304 	and.w	r3, r3, #4
 8003656:	2b00      	cmp	r3, #0
 8003658:	d008      	beq.n	800366c <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800365a:	4b1b      	ldr	r3, [pc, #108]	@ (80036c8 <HAL_RCC_ClockConfig+0x1f0>)
 800365c:	689b      	ldr	r3, [r3, #8]
 800365e:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	68db      	ldr	r3, [r3, #12]
 8003666:	4918      	ldr	r1, [pc, #96]	@ (80036c8 <HAL_RCC_ClockConfig+0x1f0>)
 8003668:	4313      	orrs	r3, r2
 800366a:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	681b      	ldr	r3, [r3, #0]
 8003670:	f003 0308 	and.w	r3, r3, #8
 8003674:	2b00      	cmp	r3, #0
 8003676:	d009      	beq.n	800368c <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003678:	4b13      	ldr	r3, [pc, #76]	@ (80036c8 <HAL_RCC_ClockConfig+0x1f0>)
 800367a:	689b      	ldr	r3, [r3, #8]
 800367c:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	691b      	ldr	r3, [r3, #16]
 8003684:	00db      	lsls	r3, r3, #3
 8003686:	4910      	ldr	r1, [pc, #64]	@ (80036c8 <HAL_RCC_ClockConfig+0x1f0>)
 8003688:	4313      	orrs	r3, r2
 800368a:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800368c:	f000 f824 	bl	80036d8 <HAL_RCC_GetSysClockFreq>
 8003690:	4602      	mov	r2, r0
 8003692:	4b0d      	ldr	r3, [pc, #52]	@ (80036c8 <HAL_RCC_ClockConfig+0x1f0>)
 8003694:	689b      	ldr	r3, [r3, #8]
 8003696:	091b      	lsrs	r3, r3, #4
 8003698:	f003 030f 	and.w	r3, r3, #15
 800369c:	490b      	ldr	r1, [pc, #44]	@ (80036cc <HAL_RCC_ClockConfig+0x1f4>)
 800369e:	5ccb      	ldrb	r3, [r1, r3]
 80036a0:	f003 031f 	and.w	r3, r3, #31
 80036a4:	fa22 f303 	lsr.w	r3, r2, r3
 80036a8:	4a09      	ldr	r2, [pc, #36]	@ (80036d0 <HAL_RCC_ClockConfig+0x1f8>)
 80036aa:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 80036ac:	4b09      	ldr	r3, [pc, #36]	@ (80036d4 <HAL_RCC_ClockConfig+0x1fc>)
 80036ae:	681b      	ldr	r3, [r3, #0]
 80036b0:	4618      	mov	r0, r3
 80036b2:	f7fe fe71 	bl	8002398 <HAL_InitTick>
 80036b6:	4603      	mov	r3, r0
 80036b8:	72fb      	strb	r3, [r7, #11]

  return status;
 80036ba:	7afb      	ldrb	r3, [r7, #11]
}
 80036bc:	4618      	mov	r0, r3
 80036be:	3710      	adds	r7, #16
 80036c0:	46bd      	mov	sp, r7
 80036c2:	bd80      	pop	{r7, pc}
 80036c4:	40022000 	.word	0x40022000
 80036c8:	40021000 	.word	0x40021000
 80036cc:	08010b24 	.word	0x08010b24
 80036d0:	2000000c 	.word	0x2000000c
 80036d4:	20000010 	.word	0x20000010

080036d8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80036d8:	b480      	push	{r7}
 80036da:	b089      	sub	sp, #36	@ 0x24
 80036dc:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 80036de:	2300      	movs	r3, #0
 80036e0:	61fb      	str	r3, [r7, #28]
 80036e2:	2300      	movs	r3, #0
 80036e4:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80036e6:	4b3e      	ldr	r3, [pc, #248]	@ (80037e0 <HAL_RCC_GetSysClockFreq+0x108>)
 80036e8:	689b      	ldr	r3, [r3, #8]
 80036ea:	f003 030c 	and.w	r3, r3, #12
 80036ee:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 80036f0:	4b3b      	ldr	r3, [pc, #236]	@ (80037e0 <HAL_RCC_GetSysClockFreq+0x108>)
 80036f2:	68db      	ldr	r3, [r3, #12]
 80036f4:	f003 0303 	and.w	r3, r3, #3
 80036f8:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80036fa:	693b      	ldr	r3, [r7, #16]
 80036fc:	2b00      	cmp	r3, #0
 80036fe:	d005      	beq.n	800370c <HAL_RCC_GetSysClockFreq+0x34>
 8003700:	693b      	ldr	r3, [r7, #16]
 8003702:	2b0c      	cmp	r3, #12
 8003704:	d121      	bne.n	800374a <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8003706:	68fb      	ldr	r3, [r7, #12]
 8003708:	2b01      	cmp	r3, #1
 800370a:	d11e      	bne.n	800374a <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 800370c:	4b34      	ldr	r3, [pc, #208]	@ (80037e0 <HAL_RCC_GetSysClockFreq+0x108>)
 800370e:	681b      	ldr	r3, [r3, #0]
 8003710:	f003 0308 	and.w	r3, r3, #8
 8003714:	2b00      	cmp	r3, #0
 8003716:	d107      	bne.n	8003728 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8003718:	4b31      	ldr	r3, [pc, #196]	@ (80037e0 <HAL_RCC_GetSysClockFreq+0x108>)
 800371a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800371e:	0a1b      	lsrs	r3, r3, #8
 8003720:	f003 030f 	and.w	r3, r3, #15
 8003724:	61fb      	str	r3, [r7, #28]
 8003726:	e005      	b.n	8003734 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8003728:	4b2d      	ldr	r3, [pc, #180]	@ (80037e0 <HAL_RCC_GetSysClockFreq+0x108>)
 800372a:	681b      	ldr	r3, [r3, #0]
 800372c:	091b      	lsrs	r3, r3, #4
 800372e:	f003 030f 	and.w	r3, r3, #15
 8003732:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8003734:	4a2b      	ldr	r2, [pc, #172]	@ (80037e4 <HAL_RCC_GetSysClockFreq+0x10c>)
 8003736:	69fb      	ldr	r3, [r7, #28]
 8003738:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800373c:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800373e:	693b      	ldr	r3, [r7, #16]
 8003740:	2b00      	cmp	r3, #0
 8003742:	d10d      	bne.n	8003760 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8003744:	69fb      	ldr	r3, [r7, #28]
 8003746:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003748:	e00a      	b.n	8003760 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 800374a:	693b      	ldr	r3, [r7, #16]
 800374c:	2b04      	cmp	r3, #4
 800374e:	d102      	bne.n	8003756 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8003750:	4b25      	ldr	r3, [pc, #148]	@ (80037e8 <HAL_RCC_GetSysClockFreq+0x110>)
 8003752:	61bb      	str	r3, [r7, #24]
 8003754:	e004      	b.n	8003760 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8003756:	693b      	ldr	r3, [r7, #16]
 8003758:	2b08      	cmp	r3, #8
 800375a:	d101      	bne.n	8003760 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800375c:	4b23      	ldr	r3, [pc, #140]	@ (80037ec <HAL_RCC_GetSysClockFreq+0x114>)
 800375e:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8003760:	693b      	ldr	r3, [r7, #16]
 8003762:	2b0c      	cmp	r3, #12
 8003764:	d134      	bne.n	80037d0 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8003766:	4b1e      	ldr	r3, [pc, #120]	@ (80037e0 <HAL_RCC_GetSysClockFreq+0x108>)
 8003768:	68db      	ldr	r3, [r3, #12]
 800376a:	f003 0303 	and.w	r3, r3, #3
 800376e:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8003770:	68bb      	ldr	r3, [r7, #8]
 8003772:	2b02      	cmp	r3, #2
 8003774:	d003      	beq.n	800377e <HAL_RCC_GetSysClockFreq+0xa6>
 8003776:	68bb      	ldr	r3, [r7, #8]
 8003778:	2b03      	cmp	r3, #3
 800377a:	d003      	beq.n	8003784 <HAL_RCC_GetSysClockFreq+0xac>
 800377c:	e005      	b.n	800378a <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 800377e:	4b1a      	ldr	r3, [pc, #104]	@ (80037e8 <HAL_RCC_GetSysClockFreq+0x110>)
 8003780:	617b      	str	r3, [r7, #20]
      break;
 8003782:	e005      	b.n	8003790 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8003784:	4b19      	ldr	r3, [pc, #100]	@ (80037ec <HAL_RCC_GetSysClockFreq+0x114>)
 8003786:	617b      	str	r3, [r7, #20]
      break;
 8003788:	e002      	b.n	8003790 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 800378a:	69fb      	ldr	r3, [r7, #28]
 800378c:	617b      	str	r3, [r7, #20]
      break;
 800378e:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003790:	4b13      	ldr	r3, [pc, #76]	@ (80037e0 <HAL_RCC_GetSysClockFreq+0x108>)
 8003792:	68db      	ldr	r3, [r3, #12]
 8003794:	091b      	lsrs	r3, r3, #4
 8003796:	f003 0307 	and.w	r3, r3, #7
 800379a:	3301      	adds	r3, #1
 800379c:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 800379e:	4b10      	ldr	r3, [pc, #64]	@ (80037e0 <HAL_RCC_GetSysClockFreq+0x108>)
 80037a0:	68db      	ldr	r3, [r3, #12]
 80037a2:	0a1b      	lsrs	r3, r3, #8
 80037a4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80037a8:	697a      	ldr	r2, [r7, #20]
 80037aa:	fb03 f202 	mul.w	r2, r3, r2
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	fbb2 f3f3 	udiv	r3, r2, r3
 80037b4:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80037b6:	4b0a      	ldr	r3, [pc, #40]	@ (80037e0 <HAL_RCC_GetSysClockFreq+0x108>)
 80037b8:	68db      	ldr	r3, [r3, #12]
 80037ba:	0e5b      	lsrs	r3, r3, #25
 80037bc:	f003 0303 	and.w	r3, r3, #3
 80037c0:	3301      	adds	r3, #1
 80037c2:	005b      	lsls	r3, r3, #1
 80037c4:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 80037c6:	697a      	ldr	r2, [r7, #20]
 80037c8:	683b      	ldr	r3, [r7, #0]
 80037ca:	fbb2 f3f3 	udiv	r3, r2, r3
 80037ce:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 80037d0:	69bb      	ldr	r3, [r7, #24]
}
 80037d2:	4618      	mov	r0, r3
 80037d4:	3724      	adds	r7, #36	@ 0x24
 80037d6:	46bd      	mov	sp, r7
 80037d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037dc:	4770      	bx	lr
 80037de:	bf00      	nop
 80037e0:	40021000 	.word	0x40021000
 80037e4:	08010b3c 	.word	0x08010b3c
 80037e8:	00f42400 	.word	0x00f42400
 80037ec:	007a1200 	.word	0x007a1200

080037f0 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80037f0:	b480      	push	{r7}
 80037f2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80037f4:	4b03      	ldr	r3, [pc, #12]	@ (8003804 <HAL_RCC_GetHCLKFreq+0x14>)
 80037f6:	681b      	ldr	r3, [r3, #0]
}
 80037f8:	4618      	mov	r0, r3
 80037fa:	46bd      	mov	sp, r7
 80037fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003800:	4770      	bx	lr
 8003802:	bf00      	nop
 8003804:	2000000c 	.word	0x2000000c

08003808 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003808:	b580      	push	{r7, lr}
 800380a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 800380c:	f7ff fff0 	bl	80037f0 <HAL_RCC_GetHCLKFreq>
 8003810:	4602      	mov	r2, r0
 8003812:	4b06      	ldr	r3, [pc, #24]	@ (800382c <HAL_RCC_GetPCLK1Freq+0x24>)
 8003814:	689b      	ldr	r3, [r3, #8]
 8003816:	0a1b      	lsrs	r3, r3, #8
 8003818:	f003 0307 	and.w	r3, r3, #7
 800381c:	4904      	ldr	r1, [pc, #16]	@ (8003830 <HAL_RCC_GetPCLK1Freq+0x28>)
 800381e:	5ccb      	ldrb	r3, [r1, r3]
 8003820:	f003 031f 	and.w	r3, r3, #31
 8003824:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003828:	4618      	mov	r0, r3
 800382a:	bd80      	pop	{r7, pc}
 800382c:	40021000 	.word	0x40021000
 8003830:	08010b34 	.word	0x08010b34

08003834 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003834:	b580      	push	{r7, lr}
 8003836:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8003838:	f7ff ffda 	bl	80037f0 <HAL_RCC_GetHCLKFreq>
 800383c:	4602      	mov	r2, r0
 800383e:	4b06      	ldr	r3, [pc, #24]	@ (8003858 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003840:	689b      	ldr	r3, [r3, #8]
 8003842:	0adb      	lsrs	r3, r3, #11
 8003844:	f003 0307 	and.w	r3, r3, #7
 8003848:	4904      	ldr	r1, [pc, #16]	@ (800385c <HAL_RCC_GetPCLK2Freq+0x28>)
 800384a:	5ccb      	ldrb	r3, [r1, r3]
 800384c:	f003 031f 	and.w	r3, r3, #31
 8003850:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003854:	4618      	mov	r0, r3
 8003856:	bd80      	pop	{r7, pc}
 8003858:	40021000 	.word	0x40021000
 800385c:	08010b34 	.word	0x08010b34

08003860 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8003860:	b580      	push	{r7, lr}
 8003862:	b086      	sub	sp, #24
 8003864:	af00      	add	r7, sp, #0
 8003866:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8003868:	2300      	movs	r3, #0
 800386a:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 800386c:	4b2a      	ldr	r3, [pc, #168]	@ (8003918 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800386e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003870:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003874:	2b00      	cmp	r3, #0
 8003876:	d003      	beq.n	8003880 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8003878:	f7ff f9b6 	bl	8002be8 <HAL_PWREx_GetVoltageRange>
 800387c:	6178      	str	r0, [r7, #20]
 800387e:	e014      	b.n	80038aa <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8003880:	4b25      	ldr	r3, [pc, #148]	@ (8003918 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003882:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003884:	4a24      	ldr	r2, [pc, #144]	@ (8003918 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003886:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800388a:	6593      	str	r3, [r2, #88]	@ 0x58
 800388c:	4b22      	ldr	r3, [pc, #136]	@ (8003918 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800388e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003890:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003894:	60fb      	str	r3, [r7, #12]
 8003896:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8003898:	f7ff f9a6 	bl	8002be8 <HAL_PWREx_GetVoltageRange>
 800389c:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 800389e:	4b1e      	ldr	r3, [pc, #120]	@ (8003918 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80038a0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80038a2:	4a1d      	ldr	r2, [pc, #116]	@ (8003918 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80038a4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80038a8:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 80038aa:	697b      	ldr	r3, [r7, #20]
 80038ac:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80038b0:	d10b      	bne.n	80038ca <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	2b80      	cmp	r3, #128	@ 0x80
 80038b6:	d919      	bls.n	80038ec <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	2ba0      	cmp	r3, #160	@ 0xa0
 80038bc:	d902      	bls.n	80038c4 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80038be:	2302      	movs	r3, #2
 80038c0:	613b      	str	r3, [r7, #16]
 80038c2:	e013      	b.n	80038ec <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80038c4:	2301      	movs	r3, #1
 80038c6:	613b      	str	r3, [r7, #16]
 80038c8:	e010      	b.n	80038ec <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	2b80      	cmp	r3, #128	@ 0x80
 80038ce:	d902      	bls.n	80038d6 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 80038d0:	2303      	movs	r3, #3
 80038d2:	613b      	str	r3, [r7, #16]
 80038d4:	e00a      	b.n	80038ec <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	2b80      	cmp	r3, #128	@ 0x80
 80038da:	d102      	bne.n	80038e2 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80038dc:	2302      	movs	r3, #2
 80038de:	613b      	str	r3, [r7, #16]
 80038e0:	e004      	b.n	80038ec <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	2b70      	cmp	r3, #112	@ 0x70
 80038e6:	d101      	bne.n	80038ec <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80038e8:	2301      	movs	r3, #1
 80038ea:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 80038ec:	4b0b      	ldr	r3, [pc, #44]	@ (800391c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80038ee:	681b      	ldr	r3, [r3, #0]
 80038f0:	f023 0207 	bic.w	r2, r3, #7
 80038f4:	4909      	ldr	r1, [pc, #36]	@ (800391c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80038f6:	693b      	ldr	r3, [r7, #16]
 80038f8:	4313      	orrs	r3, r2
 80038fa:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 80038fc:	4b07      	ldr	r3, [pc, #28]	@ (800391c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80038fe:	681b      	ldr	r3, [r3, #0]
 8003900:	f003 0307 	and.w	r3, r3, #7
 8003904:	693a      	ldr	r2, [r7, #16]
 8003906:	429a      	cmp	r2, r3
 8003908:	d001      	beq.n	800390e <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 800390a:	2301      	movs	r3, #1
 800390c:	e000      	b.n	8003910 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 800390e:	2300      	movs	r3, #0
}
 8003910:	4618      	mov	r0, r3
 8003912:	3718      	adds	r7, #24
 8003914:	46bd      	mov	sp, r7
 8003916:	bd80      	pop	{r7, pc}
 8003918:	40021000 	.word	0x40021000
 800391c:	40022000 	.word	0x40022000

08003920 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003920:	b580      	push	{r7, lr}
 8003922:	b086      	sub	sp, #24
 8003924:	af00      	add	r7, sp, #0
 8003926:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8003928:	2300      	movs	r3, #0
 800392a:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800392c:	2300      	movs	r3, #0
 800392e:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	681b      	ldr	r3, [r3, #0]
 8003934:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003938:	2b00      	cmp	r3, #0
 800393a:	d031      	beq.n	80039a0 <HAL_RCCEx_PeriphCLKConfig+0x80>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003940:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8003944:	d01a      	beq.n	800397c <HAL_RCCEx_PeriphCLKConfig+0x5c>
 8003946:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 800394a:	d814      	bhi.n	8003976 <HAL_RCCEx_PeriphCLKConfig+0x56>
 800394c:	2b00      	cmp	r3, #0
 800394e:	d009      	beq.n	8003964 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8003950:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8003954:	d10f      	bne.n	8003976 <HAL_RCCEx_PeriphCLKConfig+0x56>
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
 8003956:	4b5d      	ldr	r3, [pc, #372]	@ (8003acc <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8003958:	68db      	ldr	r3, [r3, #12]
 800395a:	4a5c      	ldr	r2, [pc, #368]	@ (8003acc <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800395c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003960:	60d3      	str	r3, [r2, #12]
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003962:	e00c      	b.n	800397e <HAL_RCCEx_PeriphCLKConfig+0x5e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	3304      	adds	r3, #4
 8003968:	2100      	movs	r1, #0
 800396a:	4618      	mov	r0, r3
 800396c:	f000 f9ce 	bl	8003d0c <RCCEx_PLLSAI1_Config>
 8003970:	4603      	mov	r3, r0
 8003972:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003974:	e003      	b.n	800397e <HAL_RCCEx_PeriphCLKConfig+0x5e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003976:	2301      	movs	r3, #1
 8003978:	74fb      	strb	r3, [r7, #19]
      break;
 800397a:	e000      	b.n	800397e <HAL_RCCEx_PeriphCLKConfig+0x5e>
      break;
 800397c:	bf00      	nop
    }

    if(ret == HAL_OK)
 800397e:	7cfb      	ldrb	r3, [r7, #19]
 8003980:	2b00      	cmp	r3, #0
 8003982:	d10b      	bne.n	800399c <HAL_RCCEx_PeriphCLKConfig+0x7c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003984:	4b51      	ldr	r3, [pc, #324]	@ (8003acc <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8003986:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800398a:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003992:	494e      	ldr	r1, [pc, #312]	@ (8003acc <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8003994:	4313      	orrs	r3, r2
 8003996:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 800399a:	e001      	b.n	80039a0 <HAL_RCCEx_PeriphCLKConfig+0x80>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800399c:	7cfb      	ldrb	r3, [r7, #19]
 800399e:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	681b      	ldr	r3, [r3, #0]
 80039a4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80039a8:	2b00      	cmp	r3, #0
 80039aa:	f000 809e 	beq.w	8003aea <HAL_RCCEx_PeriphCLKConfig+0x1ca>
  {
    FlagStatus       pwrclkchanged = RESET;
 80039ae:	2300      	movs	r3, #0
 80039b0:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80039b2:	4b46      	ldr	r3, [pc, #280]	@ (8003acc <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80039b4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80039b6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80039ba:	2b00      	cmp	r3, #0
 80039bc:	d101      	bne.n	80039c2 <HAL_RCCEx_PeriphCLKConfig+0xa2>
 80039be:	2301      	movs	r3, #1
 80039c0:	e000      	b.n	80039c4 <HAL_RCCEx_PeriphCLKConfig+0xa4>
 80039c2:	2300      	movs	r3, #0
 80039c4:	2b00      	cmp	r3, #0
 80039c6:	d00d      	beq.n	80039e4 <HAL_RCCEx_PeriphCLKConfig+0xc4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80039c8:	4b40      	ldr	r3, [pc, #256]	@ (8003acc <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80039ca:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80039cc:	4a3f      	ldr	r2, [pc, #252]	@ (8003acc <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80039ce:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80039d2:	6593      	str	r3, [r2, #88]	@ 0x58
 80039d4:	4b3d      	ldr	r3, [pc, #244]	@ (8003acc <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80039d6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80039d8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80039dc:	60bb      	str	r3, [r7, #8]
 80039de:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80039e0:	2301      	movs	r3, #1
 80039e2:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80039e4:	4b3a      	ldr	r3, [pc, #232]	@ (8003ad0 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 80039e6:	681b      	ldr	r3, [r3, #0]
 80039e8:	4a39      	ldr	r2, [pc, #228]	@ (8003ad0 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 80039ea:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80039ee:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80039f0:	f7fe fd22 	bl	8002438 <HAL_GetTick>
 80039f4:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80039f6:	e009      	b.n	8003a0c <HAL_RCCEx_PeriphCLKConfig+0xec>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80039f8:	f7fe fd1e 	bl	8002438 <HAL_GetTick>
 80039fc:	4602      	mov	r2, r0
 80039fe:	68fb      	ldr	r3, [r7, #12]
 8003a00:	1ad3      	subs	r3, r2, r3
 8003a02:	2b02      	cmp	r3, #2
 8003a04:	d902      	bls.n	8003a0c <HAL_RCCEx_PeriphCLKConfig+0xec>
      {
        ret = HAL_TIMEOUT;
 8003a06:	2303      	movs	r3, #3
 8003a08:	74fb      	strb	r3, [r7, #19]
        break;
 8003a0a:	e005      	b.n	8003a18 <HAL_RCCEx_PeriphCLKConfig+0xf8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8003a0c:	4b30      	ldr	r3, [pc, #192]	@ (8003ad0 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 8003a0e:	681b      	ldr	r3, [r3, #0]
 8003a10:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003a14:	2b00      	cmp	r3, #0
 8003a16:	d0ef      	beq.n	80039f8 <HAL_RCCEx_PeriphCLKConfig+0xd8>
      }
    }

    if(ret == HAL_OK)
 8003a18:	7cfb      	ldrb	r3, [r7, #19]
 8003a1a:	2b00      	cmp	r3, #0
 8003a1c:	d15a      	bne.n	8003ad4 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8003a1e:	4b2b      	ldr	r3, [pc, #172]	@ (8003acc <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8003a20:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003a24:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003a28:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8003a2a:	697b      	ldr	r3, [r7, #20]
 8003a2c:	2b00      	cmp	r3, #0
 8003a2e:	d01e      	beq.n	8003a6e <HAL_RCCEx_PeriphCLKConfig+0x14e>
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003a34:	697a      	ldr	r2, [r7, #20]
 8003a36:	429a      	cmp	r2, r3
 8003a38:	d019      	beq.n	8003a6e <HAL_RCCEx_PeriphCLKConfig+0x14e>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8003a3a:	4b24      	ldr	r3, [pc, #144]	@ (8003acc <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8003a3c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003a40:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003a44:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8003a46:	4b21      	ldr	r3, [pc, #132]	@ (8003acc <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8003a48:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003a4c:	4a1f      	ldr	r2, [pc, #124]	@ (8003acc <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8003a4e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003a52:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003a56:	4b1d      	ldr	r3, [pc, #116]	@ (8003acc <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8003a58:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003a5c:	4a1b      	ldr	r2, [pc, #108]	@ (8003acc <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8003a5e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003a62:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8003a66:	4a19      	ldr	r2, [pc, #100]	@ (8003acc <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8003a68:	697b      	ldr	r3, [r7, #20]
 8003a6a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8003a6e:	697b      	ldr	r3, [r7, #20]
 8003a70:	f003 0301 	and.w	r3, r3, #1
 8003a74:	2b00      	cmp	r3, #0
 8003a76:	d016      	beq.n	8003aa6 <HAL_RCCEx_PeriphCLKConfig+0x186>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003a78:	f7fe fcde 	bl	8002438 <HAL_GetTick>
 8003a7c:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003a7e:	e00b      	b.n	8003a98 <HAL_RCCEx_PeriphCLKConfig+0x178>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003a80:	f7fe fcda 	bl	8002438 <HAL_GetTick>
 8003a84:	4602      	mov	r2, r0
 8003a86:	68fb      	ldr	r3, [r7, #12]
 8003a88:	1ad3      	subs	r3, r2, r3
 8003a8a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003a8e:	4293      	cmp	r3, r2
 8003a90:	d902      	bls.n	8003a98 <HAL_RCCEx_PeriphCLKConfig+0x178>
          {
            ret = HAL_TIMEOUT;
 8003a92:	2303      	movs	r3, #3
 8003a94:	74fb      	strb	r3, [r7, #19]
            break;
 8003a96:	e006      	b.n	8003aa6 <HAL_RCCEx_PeriphCLKConfig+0x186>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003a98:	4b0c      	ldr	r3, [pc, #48]	@ (8003acc <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8003a9a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003a9e:	f003 0302 	and.w	r3, r3, #2
 8003aa2:	2b00      	cmp	r3, #0
 8003aa4:	d0ec      	beq.n	8003a80 <HAL_RCCEx_PeriphCLKConfig+0x160>
          }
        }
      }

      if(ret == HAL_OK)
 8003aa6:	7cfb      	ldrb	r3, [r7, #19]
 8003aa8:	2b00      	cmp	r3, #0
 8003aaa:	d10b      	bne.n	8003ac4 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003aac:	4b07      	ldr	r3, [pc, #28]	@ (8003acc <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8003aae:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003ab2:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003aba:	4904      	ldr	r1, [pc, #16]	@ (8003acc <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8003abc:	4313      	orrs	r3, r2
 8003abe:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8003ac2:	e009      	b.n	8003ad8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8003ac4:	7cfb      	ldrb	r3, [r7, #19]
 8003ac6:	74bb      	strb	r3, [r7, #18]
 8003ac8:	e006      	b.n	8003ad8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
 8003aca:	bf00      	nop
 8003acc:	40021000 	.word	0x40021000
 8003ad0:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003ad4:	7cfb      	ldrb	r3, [r7, #19]
 8003ad6:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003ad8:	7c7b      	ldrb	r3, [r7, #17]
 8003ada:	2b01      	cmp	r3, #1
 8003adc:	d105      	bne.n	8003aea <HAL_RCCEx_PeriphCLKConfig+0x1ca>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003ade:	4b8a      	ldr	r3, [pc, #552]	@ (8003d08 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003ae0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003ae2:	4a89      	ldr	r2, [pc, #548]	@ (8003d08 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003ae4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003ae8:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	681b      	ldr	r3, [r3, #0]
 8003aee:	f003 0301 	and.w	r3, r3, #1
 8003af2:	2b00      	cmp	r3, #0
 8003af4:	d00a      	beq.n	8003b0c <HAL_RCCEx_PeriphCLKConfig+0x1ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003af6:	4b84      	ldr	r3, [pc, #528]	@ (8003d08 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003af8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003afc:	f023 0203 	bic.w	r2, r3, #3
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	6a1b      	ldr	r3, [r3, #32]
 8003b04:	4980      	ldr	r1, [pc, #512]	@ (8003d08 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003b06:	4313      	orrs	r3, r2
 8003b08:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	681b      	ldr	r3, [r3, #0]
 8003b10:	f003 0302 	and.w	r3, r3, #2
 8003b14:	2b00      	cmp	r3, #0
 8003b16:	d00a      	beq.n	8003b2e <HAL_RCCEx_PeriphCLKConfig+0x20e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003b18:	4b7b      	ldr	r3, [pc, #492]	@ (8003d08 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003b1a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003b1e:	f023 020c 	bic.w	r2, r3, #12
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b26:	4978      	ldr	r1, [pc, #480]	@ (8003d08 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003b28:	4313      	orrs	r3, r2
 8003b2a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	681b      	ldr	r3, [r3, #0]
 8003b32:	f003 0320 	and.w	r3, r3, #32
 8003b36:	2b00      	cmp	r3, #0
 8003b38:	d00a      	beq.n	8003b50 <HAL_RCCEx_PeriphCLKConfig+0x230>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8003b3a:	4b73      	ldr	r3, [pc, #460]	@ (8003d08 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003b3c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003b40:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003b48:	496f      	ldr	r1, [pc, #444]	@ (8003d08 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003b4a:	4313      	orrs	r3, r2
 8003b4c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	681b      	ldr	r3, [r3, #0]
 8003b54:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003b58:	2b00      	cmp	r3, #0
 8003b5a:	d00a      	beq.n	8003b72 <HAL_RCCEx_PeriphCLKConfig+0x252>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8003b5c:	4b6a      	ldr	r3, [pc, #424]	@ (8003d08 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003b5e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003b62:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003b6a:	4967      	ldr	r1, [pc, #412]	@ (8003d08 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003b6c:	4313      	orrs	r3, r2
 8003b6e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	681b      	ldr	r3, [r3, #0]
 8003b76:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003b7a:	2b00      	cmp	r3, #0
 8003b7c:	d00a      	beq.n	8003b94 <HAL_RCCEx_PeriphCLKConfig+0x274>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8003b7e:	4b62      	ldr	r3, [pc, #392]	@ (8003d08 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003b80:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003b84:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003b8c:	495e      	ldr	r1, [pc, #376]	@ (8003d08 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003b8e:	4313      	orrs	r3, r2
 8003b90:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	681b      	ldr	r3, [r3, #0]
 8003b98:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003b9c:	2b00      	cmp	r3, #0
 8003b9e:	d00a      	beq.n	8003bb6 <HAL_RCCEx_PeriphCLKConfig+0x296>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003ba0:	4b59      	ldr	r3, [pc, #356]	@ (8003d08 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003ba2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003ba6:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003bae:	4956      	ldr	r1, [pc, #344]	@ (8003d08 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003bb0:	4313      	orrs	r3, r2
 8003bb2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	681b      	ldr	r3, [r3, #0]
 8003bba:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003bbe:	2b00      	cmp	r3, #0
 8003bc0:	d00a      	beq.n	8003bd8 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8003bc2:	4b51      	ldr	r3, [pc, #324]	@ (8003d08 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003bc4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003bc8:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003bd0:	494d      	ldr	r1, [pc, #308]	@ (8003d08 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003bd2:	4313      	orrs	r3, r2
 8003bd4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	681b      	ldr	r3, [r3, #0]
 8003bdc:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003be0:	2b00      	cmp	r3, #0
 8003be2:	d028      	beq.n	8003c36 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003be4:	4b48      	ldr	r3, [pc, #288]	@ (8003d08 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003be6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003bea:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003bf2:	4945      	ldr	r1, [pc, #276]	@ (8003d08 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003bf4:	4313      	orrs	r3, r2
 8003bf6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003bfe:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003c02:	d106      	bne.n	8003c12 <HAL_RCCEx_PeriphCLKConfig+0x2f2>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003c04:	4b40      	ldr	r3, [pc, #256]	@ (8003d08 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003c06:	68db      	ldr	r3, [r3, #12]
 8003c08:	4a3f      	ldr	r2, [pc, #252]	@ (8003d08 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003c0a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003c0e:	60d3      	str	r3, [r2, #12]
 8003c10:	e011      	b.n	8003c36 <HAL_RCCEx_PeriphCLKConfig+0x316>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c16:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003c1a:	d10c      	bne.n	8003c36 <HAL_RCCEx_PeriphCLKConfig+0x316>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	3304      	adds	r3, #4
 8003c20:	2101      	movs	r1, #1
 8003c22:	4618      	mov	r0, r3
 8003c24:	f000 f872 	bl	8003d0c <RCCEx_PLLSAI1_Config>
 8003c28:	4603      	mov	r3, r0
 8003c2a:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8003c2c:	7cfb      	ldrb	r3, [r7, #19]
 8003c2e:	2b00      	cmp	r3, #0
 8003c30:	d001      	beq.n	8003c36 <HAL_RCCEx_PeriphCLKConfig+0x316>
        {
          /* set overall return value */
          status = ret;
 8003c32:	7cfb      	ldrb	r3, [r7, #19]
 8003c34:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	681b      	ldr	r3, [r3, #0]
 8003c3a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003c3e:	2b00      	cmp	r3, #0
 8003c40:	d028      	beq.n	8003c94 <HAL_RCCEx_PeriphCLKConfig+0x374>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8003c42:	4b31      	ldr	r3, [pc, #196]	@ (8003d08 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003c44:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003c48:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003c50:	492d      	ldr	r1, [pc, #180]	@ (8003d08 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003c52:	4313      	orrs	r3, r2
 8003c54:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003c5c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003c60:	d106      	bne.n	8003c70 <HAL_RCCEx_PeriphCLKConfig+0x350>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003c62:	4b29      	ldr	r3, [pc, #164]	@ (8003d08 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003c64:	68db      	ldr	r3, [r3, #12]
 8003c66:	4a28      	ldr	r2, [pc, #160]	@ (8003d08 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003c68:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003c6c:	60d3      	str	r3, [r2, #12]
 8003c6e:	e011      	b.n	8003c94 <HAL_RCCEx_PeriphCLKConfig+0x374>
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003c74:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003c78:	d10c      	bne.n	8003c94 <HAL_RCCEx_PeriphCLKConfig+0x374>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	3304      	adds	r3, #4
 8003c7e:	2101      	movs	r1, #1
 8003c80:	4618      	mov	r0, r3
 8003c82:	f000 f843 	bl	8003d0c <RCCEx_PLLSAI1_Config>
 8003c86:	4603      	mov	r3, r0
 8003c88:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003c8a:	7cfb      	ldrb	r3, [r7, #19]
 8003c8c:	2b00      	cmp	r3, #0
 8003c8e:	d001      	beq.n	8003c94 <HAL_RCCEx_PeriphCLKConfig+0x374>
      {
        /* set overall return value */
        status = ret;
 8003c90:	7cfb      	ldrb	r3, [r7, #19]
 8003c92:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	681b      	ldr	r3, [r3, #0]
 8003c98:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003c9c:	2b00      	cmp	r3, #0
 8003c9e:	d01c      	beq.n	8003cda <HAL_RCCEx_PeriphCLKConfig+0x3ba>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003ca0:	4b19      	ldr	r3, [pc, #100]	@ (8003d08 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003ca2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003ca6:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003cae:	4916      	ldr	r1, [pc, #88]	@ (8003d08 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003cb0:	4313      	orrs	r3, r2
 8003cb2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003cba:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003cbe:	d10c      	bne.n	8003cda <HAL_RCCEx_PeriphCLKConfig+0x3ba>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	3304      	adds	r3, #4
 8003cc4:	2102      	movs	r1, #2
 8003cc6:	4618      	mov	r0, r3
 8003cc8:	f000 f820 	bl	8003d0c <RCCEx_PLLSAI1_Config>
 8003ccc:	4603      	mov	r3, r0
 8003cce:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003cd0:	7cfb      	ldrb	r3, [r7, #19]
 8003cd2:	2b00      	cmp	r3, #0
 8003cd4:	d001      	beq.n	8003cda <HAL_RCCEx_PeriphCLKConfig+0x3ba>
      {
        /* set overall return value */
        status = ret;
 8003cd6:	7cfb      	ldrb	r3, [r7, #19]
 8003cd8:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	681b      	ldr	r3, [r3, #0]
 8003cde:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003ce2:	2b00      	cmp	r3, #0
 8003ce4:	d00a      	beq.n	8003cfc <HAL_RCCEx_PeriphCLKConfig+0x3dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8003ce6:	4b08      	ldr	r3, [pc, #32]	@ (8003d08 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003ce8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003cec:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003cf4:	4904      	ldr	r1, [pc, #16]	@ (8003d08 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003cf6:	4313      	orrs	r3, r2
 8003cf8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8003cfc:	7cbb      	ldrb	r3, [r7, #18]
}
 8003cfe:	4618      	mov	r0, r3
 8003d00:	3718      	adds	r7, #24
 8003d02:	46bd      	mov	sp, r7
 8003d04:	bd80      	pop	{r7, pc}
 8003d06:	bf00      	nop
 8003d08:	40021000 	.word	0x40021000

08003d0c <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8003d0c:	b580      	push	{r7, lr}
 8003d0e:	b084      	sub	sp, #16
 8003d10:	af00      	add	r7, sp, #0
 8003d12:	6078      	str	r0, [r7, #4]
 8003d14:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8003d16:	2300      	movs	r3, #0
 8003d18:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8003d1a:	4b74      	ldr	r3, [pc, #464]	@ (8003eec <RCCEx_PLLSAI1_Config+0x1e0>)
 8003d1c:	68db      	ldr	r3, [r3, #12]
 8003d1e:	f003 0303 	and.w	r3, r3, #3
 8003d22:	2b00      	cmp	r3, #0
 8003d24:	d018      	beq.n	8003d58 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8003d26:	4b71      	ldr	r3, [pc, #452]	@ (8003eec <RCCEx_PLLSAI1_Config+0x1e0>)
 8003d28:	68db      	ldr	r3, [r3, #12]
 8003d2a:	f003 0203 	and.w	r2, r3, #3
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	681b      	ldr	r3, [r3, #0]
 8003d32:	429a      	cmp	r2, r3
 8003d34:	d10d      	bne.n	8003d52 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	681b      	ldr	r3, [r3, #0]
       ||
 8003d3a:	2b00      	cmp	r3, #0
 8003d3c:	d009      	beq.n	8003d52 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8003d3e:	4b6b      	ldr	r3, [pc, #428]	@ (8003eec <RCCEx_PLLSAI1_Config+0x1e0>)
 8003d40:	68db      	ldr	r3, [r3, #12]
 8003d42:	091b      	lsrs	r3, r3, #4
 8003d44:	f003 0307 	and.w	r3, r3, #7
 8003d48:	1c5a      	adds	r2, r3, #1
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	685b      	ldr	r3, [r3, #4]
       ||
 8003d4e:	429a      	cmp	r2, r3
 8003d50:	d047      	beq.n	8003de2 <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8003d52:	2301      	movs	r3, #1
 8003d54:	73fb      	strb	r3, [r7, #15]
 8003d56:	e044      	b.n	8003de2 <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	681b      	ldr	r3, [r3, #0]
 8003d5c:	2b03      	cmp	r3, #3
 8003d5e:	d018      	beq.n	8003d92 <RCCEx_PLLSAI1_Config+0x86>
 8003d60:	2b03      	cmp	r3, #3
 8003d62:	d825      	bhi.n	8003db0 <RCCEx_PLLSAI1_Config+0xa4>
 8003d64:	2b01      	cmp	r3, #1
 8003d66:	d002      	beq.n	8003d6e <RCCEx_PLLSAI1_Config+0x62>
 8003d68:	2b02      	cmp	r3, #2
 8003d6a:	d009      	beq.n	8003d80 <RCCEx_PLLSAI1_Config+0x74>
 8003d6c:	e020      	b.n	8003db0 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8003d6e:	4b5f      	ldr	r3, [pc, #380]	@ (8003eec <RCCEx_PLLSAI1_Config+0x1e0>)
 8003d70:	681b      	ldr	r3, [r3, #0]
 8003d72:	f003 0302 	and.w	r3, r3, #2
 8003d76:	2b00      	cmp	r3, #0
 8003d78:	d11d      	bne.n	8003db6 <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8003d7a:	2301      	movs	r3, #1
 8003d7c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003d7e:	e01a      	b.n	8003db6 <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8003d80:	4b5a      	ldr	r3, [pc, #360]	@ (8003eec <RCCEx_PLLSAI1_Config+0x1e0>)
 8003d82:	681b      	ldr	r3, [r3, #0]
 8003d84:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003d88:	2b00      	cmp	r3, #0
 8003d8a:	d116      	bne.n	8003dba <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8003d8c:	2301      	movs	r3, #1
 8003d8e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003d90:	e013      	b.n	8003dba <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8003d92:	4b56      	ldr	r3, [pc, #344]	@ (8003eec <RCCEx_PLLSAI1_Config+0x1e0>)
 8003d94:	681b      	ldr	r3, [r3, #0]
 8003d96:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003d9a:	2b00      	cmp	r3, #0
 8003d9c:	d10f      	bne.n	8003dbe <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8003d9e:	4b53      	ldr	r3, [pc, #332]	@ (8003eec <RCCEx_PLLSAI1_Config+0x1e0>)
 8003da0:	681b      	ldr	r3, [r3, #0]
 8003da2:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003da6:	2b00      	cmp	r3, #0
 8003da8:	d109      	bne.n	8003dbe <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8003daa:	2301      	movs	r3, #1
 8003dac:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8003dae:	e006      	b.n	8003dbe <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8003db0:	2301      	movs	r3, #1
 8003db2:	73fb      	strb	r3, [r7, #15]
      break;
 8003db4:	e004      	b.n	8003dc0 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8003db6:	bf00      	nop
 8003db8:	e002      	b.n	8003dc0 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8003dba:	bf00      	nop
 8003dbc:	e000      	b.n	8003dc0 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8003dbe:	bf00      	nop
    }

    if(status == HAL_OK)
 8003dc0:	7bfb      	ldrb	r3, [r7, #15]
 8003dc2:	2b00      	cmp	r3, #0
 8003dc4:	d10d      	bne.n	8003de2 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8003dc6:	4b49      	ldr	r3, [pc, #292]	@ (8003eec <RCCEx_PLLSAI1_Config+0x1e0>)
 8003dc8:	68db      	ldr	r3, [r3, #12]
 8003dca:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	6819      	ldr	r1, [r3, #0]
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	685b      	ldr	r3, [r3, #4]
 8003dd6:	3b01      	subs	r3, #1
 8003dd8:	011b      	lsls	r3, r3, #4
 8003dda:	430b      	orrs	r3, r1
 8003ddc:	4943      	ldr	r1, [pc, #268]	@ (8003eec <RCCEx_PLLSAI1_Config+0x1e0>)
 8003dde:	4313      	orrs	r3, r2
 8003de0:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8003de2:	7bfb      	ldrb	r3, [r7, #15]
 8003de4:	2b00      	cmp	r3, #0
 8003de6:	d17c      	bne.n	8003ee2 <RCCEx_PLLSAI1_Config+0x1d6>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8003de8:	4b40      	ldr	r3, [pc, #256]	@ (8003eec <RCCEx_PLLSAI1_Config+0x1e0>)
 8003dea:	681b      	ldr	r3, [r3, #0]
 8003dec:	4a3f      	ldr	r2, [pc, #252]	@ (8003eec <RCCEx_PLLSAI1_Config+0x1e0>)
 8003dee:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8003df2:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003df4:	f7fe fb20 	bl	8002438 <HAL_GetTick>
 8003df8:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8003dfa:	e009      	b.n	8003e10 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003dfc:	f7fe fb1c 	bl	8002438 <HAL_GetTick>
 8003e00:	4602      	mov	r2, r0
 8003e02:	68bb      	ldr	r3, [r7, #8]
 8003e04:	1ad3      	subs	r3, r2, r3
 8003e06:	2b02      	cmp	r3, #2
 8003e08:	d902      	bls.n	8003e10 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8003e0a:	2303      	movs	r3, #3
 8003e0c:	73fb      	strb	r3, [r7, #15]
        break;
 8003e0e:	e005      	b.n	8003e1c <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8003e10:	4b36      	ldr	r3, [pc, #216]	@ (8003eec <RCCEx_PLLSAI1_Config+0x1e0>)
 8003e12:	681b      	ldr	r3, [r3, #0]
 8003e14:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003e18:	2b00      	cmp	r3, #0
 8003e1a:	d1ef      	bne.n	8003dfc <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8003e1c:	7bfb      	ldrb	r3, [r7, #15]
 8003e1e:	2b00      	cmp	r3, #0
 8003e20:	d15f      	bne.n	8003ee2 <RCCEx_PLLSAI1_Config+0x1d6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8003e22:	683b      	ldr	r3, [r7, #0]
 8003e24:	2b00      	cmp	r3, #0
 8003e26:	d110      	bne.n	8003e4a <RCCEx_PLLSAI1_Config+0x13e>
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#else
        /* Configure the PLLSAI1 Division factor P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003e28:	4b30      	ldr	r3, [pc, #192]	@ (8003eec <RCCEx_PLLSAI1_Config+0x1e0>)
 8003e2a:	691b      	ldr	r3, [r3, #16]
 8003e2c:	f023 4378 	bic.w	r3, r3, #4160749568	@ 0xf8000000
 8003e30:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8003e34:	687a      	ldr	r2, [r7, #4]
 8003e36:	6892      	ldr	r2, [r2, #8]
 8003e38:	0211      	lsls	r1, r2, #8
 8003e3a:	687a      	ldr	r2, [r7, #4]
 8003e3c:	68d2      	ldr	r2, [r2, #12]
 8003e3e:	06d2      	lsls	r2, r2, #27
 8003e40:	430a      	orrs	r2, r1
 8003e42:	492a      	ldr	r1, [pc, #168]	@ (8003eec <RCCEx_PLLSAI1_Config+0x1e0>)
 8003e44:	4313      	orrs	r3, r2
 8003e46:	610b      	str	r3, [r1, #16]
 8003e48:	e027      	b.n	8003e9a <RCCEx_PLLSAI1_Config+0x18e>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8003e4a:	683b      	ldr	r3, [r7, #0]
 8003e4c:	2b01      	cmp	r3, #1
 8003e4e:	d112      	bne.n	8003e76 <RCCEx_PLLSAI1_Config+0x16a>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003e50:	4b26      	ldr	r3, [pc, #152]	@ (8003eec <RCCEx_PLLSAI1_Config+0x1e0>)
 8003e52:	691b      	ldr	r3, [r3, #16]
 8003e54:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 8003e58:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8003e5c:	687a      	ldr	r2, [r7, #4]
 8003e5e:	6892      	ldr	r2, [r2, #8]
 8003e60:	0211      	lsls	r1, r2, #8
 8003e62:	687a      	ldr	r2, [r7, #4]
 8003e64:	6912      	ldr	r2, [r2, #16]
 8003e66:	0852      	lsrs	r2, r2, #1
 8003e68:	3a01      	subs	r2, #1
 8003e6a:	0552      	lsls	r2, r2, #21
 8003e6c:	430a      	orrs	r2, r1
 8003e6e:	491f      	ldr	r1, [pc, #124]	@ (8003eec <RCCEx_PLLSAI1_Config+0x1e0>)
 8003e70:	4313      	orrs	r3, r2
 8003e72:	610b      	str	r3, [r1, #16]
 8003e74:	e011      	b.n	8003e9a <RCCEx_PLLSAI1_Config+0x18e>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003e76:	4b1d      	ldr	r3, [pc, #116]	@ (8003eec <RCCEx_PLLSAI1_Config+0x1e0>)
 8003e78:	691b      	ldr	r3, [r3, #16]
 8003e7a:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8003e7e:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8003e82:	687a      	ldr	r2, [r7, #4]
 8003e84:	6892      	ldr	r2, [r2, #8]
 8003e86:	0211      	lsls	r1, r2, #8
 8003e88:	687a      	ldr	r2, [r7, #4]
 8003e8a:	6952      	ldr	r2, [r2, #20]
 8003e8c:	0852      	lsrs	r2, r2, #1
 8003e8e:	3a01      	subs	r2, #1
 8003e90:	0652      	lsls	r2, r2, #25
 8003e92:	430a      	orrs	r2, r1
 8003e94:	4915      	ldr	r1, [pc, #84]	@ (8003eec <RCCEx_PLLSAI1_Config+0x1e0>)
 8003e96:	4313      	orrs	r3, r2
 8003e98:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8003e9a:	4b14      	ldr	r3, [pc, #80]	@ (8003eec <RCCEx_PLLSAI1_Config+0x1e0>)
 8003e9c:	681b      	ldr	r3, [r3, #0]
 8003e9e:	4a13      	ldr	r2, [pc, #76]	@ (8003eec <RCCEx_PLLSAI1_Config+0x1e0>)
 8003ea0:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8003ea4:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003ea6:	f7fe fac7 	bl	8002438 <HAL_GetTick>
 8003eaa:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8003eac:	e009      	b.n	8003ec2 <RCCEx_PLLSAI1_Config+0x1b6>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003eae:	f7fe fac3 	bl	8002438 <HAL_GetTick>
 8003eb2:	4602      	mov	r2, r0
 8003eb4:	68bb      	ldr	r3, [r7, #8]
 8003eb6:	1ad3      	subs	r3, r2, r3
 8003eb8:	2b02      	cmp	r3, #2
 8003eba:	d902      	bls.n	8003ec2 <RCCEx_PLLSAI1_Config+0x1b6>
        {
          status = HAL_TIMEOUT;
 8003ebc:	2303      	movs	r3, #3
 8003ebe:	73fb      	strb	r3, [r7, #15]
          break;
 8003ec0:	e005      	b.n	8003ece <RCCEx_PLLSAI1_Config+0x1c2>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8003ec2:	4b0a      	ldr	r3, [pc, #40]	@ (8003eec <RCCEx_PLLSAI1_Config+0x1e0>)
 8003ec4:	681b      	ldr	r3, [r3, #0]
 8003ec6:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003eca:	2b00      	cmp	r3, #0
 8003ecc:	d0ef      	beq.n	8003eae <RCCEx_PLLSAI1_Config+0x1a2>
        }
      }

      if(status == HAL_OK)
 8003ece:	7bfb      	ldrb	r3, [r7, #15]
 8003ed0:	2b00      	cmp	r3, #0
 8003ed2:	d106      	bne.n	8003ee2 <RCCEx_PLLSAI1_Config+0x1d6>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8003ed4:	4b05      	ldr	r3, [pc, #20]	@ (8003eec <RCCEx_PLLSAI1_Config+0x1e0>)
 8003ed6:	691a      	ldr	r2, [r3, #16]
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	699b      	ldr	r3, [r3, #24]
 8003edc:	4903      	ldr	r1, [pc, #12]	@ (8003eec <RCCEx_PLLSAI1_Config+0x1e0>)
 8003ede:	4313      	orrs	r3, r2
 8003ee0:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8003ee2:	7bfb      	ldrb	r3, [r7, #15]
}
 8003ee4:	4618      	mov	r0, r3
 8003ee6:	3710      	adds	r7, #16
 8003ee8:	46bd      	mov	sp, r7
 8003eea:	bd80      	pop	{r7, pc}
 8003eec:	40021000 	.word	0x40021000

08003ef0 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8003ef0:	b580      	push	{r7, lr}
 8003ef2:	b084      	sub	sp, #16
 8003ef4:	af00      	add	r7, sp, #0
 8003ef6:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	2b00      	cmp	r3, #0
 8003efc:	d101      	bne.n	8003f02 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8003efe:	2301      	movs	r3, #1
 8003f00:	e095      	b.n	800402e <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f06:	2b00      	cmp	r3, #0
 8003f08:	d108      	bne.n	8003f1c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	685b      	ldr	r3, [r3, #4]
 8003f0e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003f12:	d009      	beq.n	8003f28 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	2200      	movs	r2, #0
 8003f18:	61da      	str	r2, [r3, #28]
 8003f1a:	e005      	b.n	8003f28 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	2200      	movs	r2, #0
 8003f20:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	2200      	movs	r2, #0
 8003f26:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	2200      	movs	r2, #0
 8003f2c:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8003f34:	b2db      	uxtb	r3, r3
 8003f36:	2b00      	cmp	r3, #0
 8003f38:	d106      	bne.n	8003f48 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	2200      	movs	r2, #0
 8003f3e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8003f42:	6878      	ldr	r0, [r7, #4]
 8003f44:	f7fd ffde 	bl	8001f04 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	2202      	movs	r2, #2
 8003f4c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	681b      	ldr	r3, [r3, #0]
 8003f54:	681a      	ldr	r2, [r3, #0]
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	681b      	ldr	r3, [r3, #0]
 8003f5a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003f5e:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	68db      	ldr	r3, [r3, #12]
 8003f64:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8003f68:	d902      	bls.n	8003f70 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8003f6a:	2300      	movs	r3, #0
 8003f6c:	60fb      	str	r3, [r7, #12]
 8003f6e:	e002      	b.n	8003f76 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8003f70:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8003f74:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	68db      	ldr	r3, [r3, #12]
 8003f7a:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 8003f7e:	d007      	beq.n	8003f90 <HAL_SPI_Init+0xa0>
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	68db      	ldr	r3, [r3, #12]
 8003f84:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8003f88:	d002      	beq.n	8003f90 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	2200      	movs	r2, #0
 8003f8e:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	685b      	ldr	r3, [r3, #4]
 8003f94:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	689b      	ldr	r3, [r3, #8]
 8003f9c:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8003fa0:	431a      	orrs	r2, r3
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	691b      	ldr	r3, [r3, #16]
 8003fa6:	f003 0302 	and.w	r3, r3, #2
 8003faa:	431a      	orrs	r2, r3
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	695b      	ldr	r3, [r3, #20]
 8003fb0:	f003 0301 	and.w	r3, r3, #1
 8003fb4:	431a      	orrs	r2, r3
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	699b      	ldr	r3, [r3, #24]
 8003fba:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003fbe:	431a      	orrs	r2, r3
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	69db      	ldr	r3, [r3, #28]
 8003fc4:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8003fc8:	431a      	orrs	r2, r3
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	6a1b      	ldr	r3, [r3, #32]
 8003fce:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003fd2:	ea42 0103 	orr.w	r1, r2, r3
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003fda:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	681b      	ldr	r3, [r3, #0]
 8003fe2:	430a      	orrs	r2, r1
 8003fe4:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	699b      	ldr	r3, [r3, #24]
 8003fea:	0c1b      	lsrs	r3, r3, #16
 8003fec:	f003 0204 	and.w	r2, r3, #4
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ff4:	f003 0310 	and.w	r3, r3, #16
 8003ff8:	431a      	orrs	r2, r3
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003ffe:	f003 0308 	and.w	r3, r3, #8
 8004002:	431a      	orrs	r2, r3
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	68db      	ldr	r3, [r3, #12]
 8004008:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 800400c:	ea42 0103 	orr.w	r1, r2, r3
 8004010:	68fb      	ldr	r3, [r7, #12]
 8004012:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	681b      	ldr	r3, [r3, #0]
 800401a:	430a      	orrs	r2, r1
 800401c:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	2200      	movs	r2, #0
 8004022:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	2201      	movs	r2, #1
 8004028:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 800402c:	2300      	movs	r3, #0
}
 800402e:	4618      	mov	r0, r3
 8004030:	3710      	adds	r7, #16
 8004032:	46bd      	mov	sp, r7
 8004034:	bd80      	pop	{r7, pc}

08004036 <HAL_SPI_Transmit>:
  * @param  Size amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004036:	b580      	push	{r7, lr}
 8004038:	b088      	sub	sp, #32
 800403a:	af00      	add	r7, sp, #0
 800403c:	60f8      	str	r0, [r7, #12]
 800403e:	60b9      	str	r1, [r7, #8]
 8004040:	603b      	str	r3, [r7, #0]
 8004042:	4613      	mov	r3, r2
 8004044:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004046:	f7fe f9f7 	bl	8002438 <HAL_GetTick>
 800404a:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 800404c:	88fb      	ldrh	r3, [r7, #6]
 800404e:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8004050:	68fb      	ldr	r3, [r7, #12]
 8004052:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8004056:	b2db      	uxtb	r3, r3
 8004058:	2b01      	cmp	r3, #1
 800405a:	d001      	beq.n	8004060 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 800405c:	2302      	movs	r3, #2
 800405e:	e15c      	b.n	800431a <HAL_SPI_Transmit+0x2e4>
  }

  if ((pData == NULL) || (Size == 0U))
 8004060:	68bb      	ldr	r3, [r7, #8]
 8004062:	2b00      	cmp	r3, #0
 8004064:	d002      	beq.n	800406c <HAL_SPI_Transmit+0x36>
 8004066:	88fb      	ldrh	r3, [r7, #6]
 8004068:	2b00      	cmp	r3, #0
 800406a:	d101      	bne.n	8004070 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 800406c:	2301      	movs	r3, #1
 800406e:	e154      	b.n	800431a <HAL_SPI_Transmit+0x2e4>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004070:	68fb      	ldr	r3, [r7, #12]
 8004072:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8004076:	2b01      	cmp	r3, #1
 8004078:	d101      	bne.n	800407e <HAL_SPI_Transmit+0x48>
 800407a:	2302      	movs	r3, #2
 800407c:	e14d      	b.n	800431a <HAL_SPI_Transmit+0x2e4>
 800407e:	68fb      	ldr	r3, [r7, #12]
 8004080:	2201      	movs	r2, #1
 8004082:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8004086:	68fb      	ldr	r3, [r7, #12]
 8004088:	2203      	movs	r2, #3
 800408a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800408e:	68fb      	ldr	r3, [r7, #12]
 8004090:	2200      	movs	r2, #0
 8004092:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8004094:	68fb      	ldr	r3, [r7, #12]
 8004096:	68ba      	ldr	r2, [r7, #8]
 8004098:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 800409a:	68fb      	ldr	r3, [r7, #12]
 800409c:	88fa      	ldrh	r2, [r7, #6]
 800409e:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 80040a0:	68fb      	ldr	r3, [r7, #12]
 80040a2:	88fa      	ldrh	r2, [r7, #6]
 80040a4:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80040a6:	68fb      	ldr	r3, [r7, #12]
 80040a8:	2200      	movs	r2, #0
 80040aa:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 80040ac:	68fb      	ldr	r3, [r7, #12]
 80040ae:	2200      	movs	r2, #0
 80040b0:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 80040b4:	68fb      	ldr	r3, [r7, #12]
 80040b6:	2200      	movs	r2, #0
 80040b8:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxISR       = NULL;
 80040bc:	68fb      	ldr	r3, [r7, #12]
 80040be:	2200      	movs	r2, #0
 80040c0:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 80040c2:	68fb      	ldr	r3, [r7, #12]
 80040c4:	2200      	movs	r2, #0
 80040c6:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80040c8:	68fb      	ldr	r3, [r7, #12]
 80040ca:	689b      	ldr	r3, [r3, #8]
 80040cc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80040d0:	d10f      	bne.n	80040f2 <HAL_SPI_Transmit+0xbc>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80040d2:	68fb      	ldr	r3, [r7, #12]
 80040d4:	681b      	ldr	r3, [r3, #0]
 80040d6:	681a      	ldr	r2, [r3, #0]
 80040d8:	68fb      	ldr	r3, [r7, #12]
 80040da:	681b      	ldr	r3, [r3, #0]
 80040dc:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80040e0:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80040e2:	68fb      	ldr	r3, [r7, #12]
 80040e4:	681b      	ldr	r3, [r3, #0]
 80040e6:	681a      	ldr	r2, [r3, #0]
 80040e8:	68fb      	ldr	r3, [r7, #12]
 80040ea:	681b      	ldr	r3, [r3, #0]
 80040ec:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80040f0:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80040f2:	68fb      	ldr	r3, [r7, #12]
 80040f4:	681b      	ldr	r3, [r3, #0]
 80040f6:	681b      	ldr	r3, [r3, #0]
 80040f8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80040fc:	2b40      	cmp	r3, #64	@ 0x40
 80040fe:	d007      	beq.n	8004110 <HAL_SPI_Transmit+0xda>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004100:	68fb      	ldr	r3, [r7, #12]
 8004102:	681b      	ldr	r3, [r3, #0]
 8004104:	681a      	ldr	r2, [r3, #0]
 8004106:	68fb      	ldr	r3, [r7, #12]
 8004108:	681b      	ldr	r3, [r3, #0]
 800410a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800410e:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8004110:	68fb      	ldr	r3, [r7, #12]
 8004112:	68db      	ldr	r3, [r3, #12]
 8004114:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8004118:	d952      	bls.n	80041c0 <HAL_SPI_Transmit+0x18a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800411a:	68fb      	ldr	r3, [r7, #12]
 800411c:	685b      	ldr	r3, [r3, #4]
 800411e:	2b00      	cmp	r3, #0
 8004120:	d002      	beq.n	8004128 <HAL_SPI_Transmit+0xf2>
 8004122:	8b7b      	ldrh	r3, [r7, #26]
 8004124:	2b01      	cmp	r3, #1
 8004126:	d145      	bne.n	80041b4 <HAL_SPI_Transmit+0x17e>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004128:	68fb      	ldr	r3, [r7, #12]
 800412a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800412c:	881a      	ldrh	r2, [r3, #0]
 800412e:	68fb      	ldr	r3, [r7, #12]
 8004130:	681b      	ldr	r3, [r3, #0]
 8004132:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004134:	68fb      	ldr	r3, [r7, #12]
 8004136:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004138:	1c9a      	adds	r2, r3, #2
 800413a:	68fb      	ldr	r3, [r7, #12]
 800413c:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 800413e:	68fb      	ldr	r3, [r7, #12]
 8004140:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004142:	b29b      	uxth	r3, r3
 8004144:	3b01      	subs	r3, #1
 8004146:	b29a      	uxth	r2, r3
 8004148:	68fb      	ldr	r3, [r7, #12]
 800414a:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800414c:	e032      	b.n	80041b4 <HAL_SPI_Transmit+0x17e>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800414e:	68fb      	ldr	r3, [r7, #12]
 8004150:	681b      	ldr	r3, [r3, #0]
 8004152:	689b      	ldr	r3, [r3, #8]
 8004154:	f003 0302 	and.w	r3, r3, #2
 8004158:	2b02      	cmp	r3, #2
 800415a:	d112      	bne.n	8004182 <HAL_SPI_Transmit+0x14c>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800415c:	68fb      	ldr	r3, [r7, #12]
 800415e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004160:	881a      	ldrh	r2, [r3, #0]
 8004162:	68fb      	ldr	r3, [r7, #12]
 8004164:	681b      	ldr	r3, [r3, #0]
 8004166:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004168:	68fb      	ldr	r3, [r7, #12]
 800416a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800416c:	1c9a      	adds	r2, r3, #2
 800416e:	68fb      	ldr	r3, [r7, #12]
 8004170:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8004172:	68fb      	ldr	r3, [r7, #12]
 8004174:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004176:	b29b      	uxth	r3, r3
 8004178:	3b01      	subs	r3, #1
 800417a:	b29a      	uxth	r2, r3
 800417c:	68fb      	ldr	r3, [r7, #12]
 800417e:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8004180:	e018      	b.n	80041b4 <HAL_SPI_Transmit+0x17e>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004182:	f7fe f959 	bl	8002438 <HAL_GetTick>
 8004186:	4602      	mov	r2, r0
 8004188:	69fb      	ldr	r3, [r7, #28]
 800418a:	1ad3      	subs	r3, r2, r3
 800418c:	683a      	ldr	r2, [r7, #0]
 800418e:	429a      	cmp	r2, r3
 8004190:	d803      	bhi.n	800419a <HAL_SPI_Transmit+0x164>
 8004192:	683b      	ldr	r3, [r7, #0]
 8004194:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004198:	d102      	bne.n	80041a0 <HAL_SPI_Transmit+0x16a>
 800419a:	683b      	ldr	r3, [r7, #0]
 800419c:	2b00      	cmp	r3, #0
 800419e:	d109      	bne.n	80041b4 <HAL_SPI_Transmit+0x17e>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80041a0:	68fb      	ldr	r3, [r7, #12]
 80041a2:	2201      	movs	r2, #1
 80041a4:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 80041a8:	68fb      	ldr	r3, [r7, #12]
 80041aa:	2200      	movs	r2, #0
 80041ac:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 80041b0:	2303      	movs	r3, #3
 80041b2:	e0b2      	b.n	800431a <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 80041b4:	68fb      	ldr	r3, [r7, #12]
 80041b6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80041b8:	b29b      	uxth	r3, r3
 80041ba:	2b00      	cmp	r3, #0
 80041bc:	d1c7      	bne.n	800414e <HAL_SPI_Transmit+0x118>
 80041be:	e083      	b.n	80042c8 <HAL_SPI_Transmit+0x292>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80041c0:	68fb      	ldr	r3, [r7, #12]
 80041c2:	685b      	ldr	r3, [r3, #4]
 80041c4:	2b00      	cmp	r3, #0
 80041c6:	d002      	beq.n	80041ce <HAL_SPI_Transmit+0x198>
 80041c8:	8b7b      	ldrh	r3, [r7, #26]
 80041ca:	2b01      	cmp	r3, #1
 80041cc:	d177      	bne.n	80042be <HAL_SPI_Transmit+0x288>
    {
      if (hspi->TxXferCount > 1U)
 80041ce:	68fb      	ldr	r3, [r7, #12]
 80041d0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80041d2:	b29b      	uxth	r3, r3
 80041d4:	2b01      	cmp	r3, #1
 80041d6:	d912      	bls.n	80041fe <HAL_SPI_Transmit+0x1c8>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80041d8:	68fb      	ldr	r3, [r7, #12]
 80041da:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80041dc:	881a      	ldrh	r2, [r3, #0]
 80041de:	68fb      	ldr	r3, [r7, #12]
 80041e0:	681b      	ldr	r3, [r3, #0]
 80041e2:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80041e4:	68fb      	ldr	r3, [r7, #12]
 80041e6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80041e8:	1c9a      	adds	r2, r3, #2
 80041ea:	68fb      	ldr	r3, [r7, #12]
 80041ec:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 80041ee:	68fb      	ldr	r3, [r7, #12]
 80041f0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80041f2:	b29b      	uxth	r3, r3
 80041f4:	3b02      	subs	r3, #2
 80041f6:	b29a      	uxth	r2, r3
 80041f8:	68fb      	ldr	r3, [r7, #12]
 80041fa:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80041fc:	e05f      	b.n	80042be <HAL_SPI_Transmit+0x288>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80041fe:	68fb      	ldr	r3, [r7, #12]
 8004200:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004202:	68fb      	ldr	r3, [r7, #12]
 8004204:	681b      	ldr	r3, [r3, #0]
 8004206:	330c      	adds	r3, #12
 8004208:	7812      	ldrb	r2, [r2, #0]
 800420a:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 800420c:	68fb      	ldr	r3, [r7, #12]
 800420e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004210:	1c5a      	adds	r2, r3, #1
 8004212:	68fb      	ldr	r3, [r7, #12]
 8004214:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8004216:	68fb      	ldr	r3, [r7, #12]
 8004218:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800421a:	b29b      	uxth	r3, r3
 800421c:	3b01      	subs	r3, #1
 800421e:	b29a      	uxth	r2, r3
 8004220:	68fb      	ldr	r3, [r7, #12]
 8004222:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 8004224:	e04b      	b.n	80042be <HAL_SPI_Transmit+0x288>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004226:	68fb      	ldr	r3, [r7, #12]
 8004228:	681b      	ldr	r3, [r3, #0]
 800422a:	689b      	ldr	r3, [r3, #8]
 800422c:	f003 0302 	and.w	r3, r3, #2
 8004230:	2b02      	cmp	r3, #2
 8004232:	d12b      	bne.n	800428c <HAL_SPI_Transmit+0x256>
      {
        if (hspi->TxXferCount > 1U)
 8004234:	68fb      	ldr	r3, [r7, #12]
 8004236:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004238:	b29b      	uxth	r3, r3
 800423a:	2b01      	cmp	r3, #1
 800423c:	d912      	bls.n	8004264 <HAL_SPI_Transmit+0x22e>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800423e:	68fb      	ldr	r3, [r7, #12]
 8004240:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004242:	881a      	ldrh	r2, [r3, #0]
 8004244:	68fb      	ldr	r3, [r7, #12]
 8004246:	681b      	ldr	r3, [r3, #0]
 8004248:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800424a:	68fb      	ldr	r3, [r7, #12]
 800424c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800424e:	1c9a      	adds	r2, r3, #2
 8004250:	68fb      	ldr	r3, [r7, #12]
 8004252:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8004254:	68fb      	ldr	r3, [r7, #12]
 8004256:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004258:	b29b      	uxth	r3, r3
 800425a:	3b02      	subs	r3, #2
 800425c:	b29a      	uxth	r2, r3
 800425e:	68fb      	ldr	r3, [r7, #12]
 8004260:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8004262:	e02c      	b.n	80042be <HAL_SPI_Transmit+0x288>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8004264:	68fb      	ldr	r3, [r7, #12]
 8004266:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004268:	68fb      	ldr	r3, [r7, #12]
 800426a:	681b      	ldr	r3, [r3, #0]
 800426c:	330c      	adds	r3, #12
 800426e:	7812      	ldrb	r2, [r2, #0]
 8004270:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8004272:	68fb      	ldr	r3, [r7, #12]
 8004274:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004276:	1c5a      	adds	r2, r3, #1
 8004278:	68fb      	ldr	r3, [r7, #12]
 800427a:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 800427c:	68fb      	ldr	r3, [r7, #12]
 800427e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004280:	b29b      	uxth	r3, r3
 8004282:	3b01      	subs	r3, #1
 8004284:	b29a      	uxth	r2, r3
 8004286:	68fb      	ldr	r3, [r7, #12]
 8004288:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800428a:	e018      	b.n	80042be <HAL_SPI_Transmit+0x288>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800428c:	f7fe f8d4 	bl	8002438 <HAL_GetTick>
 8004290:	4602      	mov	r2, r0
 8004292:	69fb      	ldr	r3, [r7, #28]
 8004294:	1ad3      	subs	r3, r2, r3
 8004296:	683a      	ldr	r2, [r7, #0]
 8004298:	429a      	cmp	r2, r3
 800429a:	d803      	bhi.n	80042a4 <HAL_SPI_Transmit+0x26e>
 800429c:	683b      	ldr	r3, [r7, #0]
 800429e:	f1b3 3fff 	cmp.w	r3, #4294967295
 80042a2:	d102      	bne.n	80042aa <HAL_SPI_Transmit+0x274>
 80042a4:	683b      	ldr	r3, [r7, #0]
 80042a6:	2b00      	cmp	r3, #0
 80042a8:	d109      	bne.n	80042be <HAL_SPI_Transmit+0x288>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80042aa:	68fb      	ldr	r3, [r7, #12]
 80042ac:	2201      	movs	r2, #1
 80042ae:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 80042b2:	68fb      	ldr	r3, [r7, #12]
 80042b4:	2200      	movs	r2, #0
 80042b6:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 80042ba:	2303      	movs	r3, #3
 80042bc:	e02d      	b.n	800431a <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 80042be:	68fb      	ldr	r3, [r7, #12]
 80042c0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80042c2:	b29b      	uxth	r3, r3
 80042c4:	2b00      	cmp	r3, #0
 80042c6:	d1ae      	bne.n	8004226 <HAL_SPI_Transmit+0x1f0>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80042c8:	69fa      	ldr	r2, [r7, #28]
 80042ca:	6839      	ldr	r1, [r7, #0]
 80042cc:	68f8      	ldr	r0, [r7, #12]
 80042ce:	f000 fad9 	bl	8004884 <SPI_EndRxTxTransaction>
 80042d2:	4603      	mov	r3, r0
 80042d4:	2b00      	cmp	r3, #0
 80042d6:	d002      	beq.n	80042de <HAL_SPI_Transmit+0x2a8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80042d8:	68fb      	ldr	r3, [r7, #12]
 80042da:	2220      	movs	r2, #32
 80042dc:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80042de:	68fb      	ldr	r3, [r7, #12]
 80042e0:	689b      	ldr	r3, [r3, #8]
 80042e2:	2b00      	cmp	r3, #0
 80042e4:	d10a      	bne.n	80042fc <HAL_SPI_Transmit+0x2c6>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80042e6:	2300      	movs	r3, #0
 80042e8:	617b      	str	r3, [r7, #20]
 80042ea:	68fb      	ldr	r3, [r7, #12]
 80042ec:	681b      	ldr	r3, [r3, #0]
 80042ee:	68db      	ldr	r3, [r3, #12]
 80042f0:	617b      	str	r3, [r7, #20]
 80042f2:	68fb      	ldr	r3, [r7, #12]
 80042f4:	681b      	ldr	r3, [r3, #0]
 80042f6:	689b      	ldr	r3, [r3, #8]
 80042f8:	617b      	str	r3, [r7, #20]
 80042fa:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 80042fc:	68fb      	ldr	r3, [r7, #12]
 80042fe:	2201      	movs	r2, #1
 8004300:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8004304:	68fb      	ldr	r3, [r7, #12]
 8004306:	2200      	movs	r2, #0
 8004308:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800430c:	68fb      	ldr	r3, [r7, #12]
 800430e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004310:	2b00      	cmp	r3, #0
 8004312:	d001      	beq.n	8004318 <HAL_SPI_Transmit+0x2e2>
  {
    return HAL_ERROR;
 8004314:	2301      	movs	r3, #1
 8004316:	e000      	b.n	800431a <HAL_SPI_Transmit+0x2e4>
  }
  else
  {
    return HAL_OK;
 8004318:	2300      	movs	r3, #0
  }
}
 800431a:	4618      	mov	r0, r3
 800431c:	3720      	adds	r7, #32
 800431e:	46bd      	mov	sp, r7
 8004320:	bd80      	pop	{r7, pc}
	...

08004324 <HAL_SPI_Transmit_DMA>:
  * @param  pData pointer to data buffer  (u8 or u16 data elements)
  * @param  Size amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit_DMA(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size)
{
 8004324:	b580      	push	{r7, lr}
 8004326:	b084      	sub	sp, #16
 8004328:	af00      	add	r7, sp, #0
 800432a:	60f8      	str	r0, [r7, #12]
 800432c:	60b9      	str	r1, [r7, #8]
 800432e:	4613      	mov	r3, r2
 8004330:	80fb      	strh	r3, [r7, #6]
  assert_param(IS_SPI_DMA_HANDLE(hspi->hdmatx));

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  if (hspi->State != HAL_SPI_STATE_READY)
 8004332:	68fb      	ldr	r3, [r7, #12]
 8004334:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8004338:	b2db      	uxtb	r3, r3
 800433a:	2b01      	cmp	r3, #1
 800433c:	d001      	beq.n	8004342 <HAL_SPI_Transmit_DMA+0x1e>
  {
    return HAL_BUSY;
 800433e:	2302      	movs	r3, #2
 8004340:	e0d4      	b.n	80044ec <HAL_SPI_Transmit_DMA+0x1c8>
  }

  if ((pData == NULL) || (Size == 0U))
 8004342:	68bb      	ldr	r3, [r7, #8]
 8004344:	2b00      	cmp	r3, #0
 8004346:	d002      	beq.n	800434e <HAL_SPI_Transmit_DMA+0x2a>
 8004348:	88fb      	ldrh	r3, [r7, #6]
 800434a:	2b00      	cmp	r3, #0
 800434c:	d101      	bne.n	8004352 <HAL_SPI_Transmit_DMA+0x2e>
  {
    return HAL_ERROR;
 800434e:	2301      	movs	r3, #1
 8004350:	e0cc      	b.n	80044ec <HAL_SPI_Transmit_DMA+0x1c8>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004352:	68fb      	ldr	r3, [r7, #12]
 8004354:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8004358:	2b01      	cmp	r3, #1
 800435a:	d101      	bne.n	8004360 <HAL_SPI_Transmit_DMA+0x3c>
 800435c:	2302      	movs	r3, #2
 800435e:	e0c5      	b.n	80044ec <HAL_SPI_Transmit_DMA+0x1c8>
 8004360:	68fb      	ldr	r3, [r7, #12]
 8004362:	2201      	movs	r2, #1
 8004364:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8004368:	68fb      	ldr	r3, [r7, #12]
 800436a:	2203      	movs	r2, #3
 800436c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004370:	68fb      	ldr	r3, [r7, #12]
 8004372:	2200      	movs	r2, #0
 8004374:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8004376:	68fb      	ldr	r3, [r7, #12]
 8004378:	68ba      	ldr	r2, [r7, #8]
 800437a:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 800437c:	68fb      	ldr	r3, [r7, #12]
 800437e:	88fa      	ldrh	r2, [r7, #6]
 8004380:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 8004382:	68fb      	ldr	r3, [r7, #12]
 8004384:	88fa      	ldrh	r2, [r7, #6]
 8004386:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8004388:	68fb      	ldr	r3, [r7, #12]
 800438a:	2200      	movs	r2, #0
 800438c:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 800438e:	68fb      	ldr	r3, [r7, #12]
 8004390:	2200      	movs	r2, #0
 8004392:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 8004394:	68fb      	ldr	r3, [r7, #12]
 8004396:	2200      	movs	r2, #0
 8004398:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->RxXferSize  = 0U;
 800439a:	68fb      	ldr	r3, [r7, #12]
 800439c:	2200      	movs	r2, #0
 800439e:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 80043a2:	68fb      	ldr	r3, [r7, #12]
 80043a4:	2200      	movs	r2, #0
 80043a6:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80043aa:	68fb      	ldr	r3, [r7, #12]
 80043ac:	689b      	ldr	r3, [r3, #8]
 80043ae:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80043b2:	d10f      	bne.n	80043d4 <HAL_SPI_Transmit_DMA+0xb0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80043b4:	68fb      	ldr	r3, [r7, #12]
 80043b6:	681b      	ldr	r3, [r3, #0]
 80043b8:	681a      	ldr	r2, [r3, #0]
 80043ba:	68fb      	ldr	r3, [r7, #12]
 80043bc:	681b      	ldr	r3, [r3, #0]
 80043be:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80043c2:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80043c4:	68fb      	ldr	r3, [r7, #12]
 80043c6:	681b      	ldr	r3, [r3, #0]
 80043c8:	681a      	ldr	r2, [r3, #0]
 80043ca:	68fb      	ldr	r3, [r7, #12]
 80043cc:	681b      	ldr	r3, [r3, #0]
 80043ce:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80043d2:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the SPI TxDMA Half transfer complete callback */
  hspi->hdmatx->XferHalfCpltCallback = SPI_DMAHalfTransmitCplt;
 80043d4:	68fb      	ldr	r3, [r7, #12]
 80043d6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80043d8:	4a46      	ldr	r2, [pc, #280]	@ (80044f4 <HAL_SPI_Transmit_DMA+0x1d0>)
 80043da:	631a      	str	r2, [r3, #48]	@ 0x30

  /* Set the SPI TxDMA transfer complete callback */
  hspi->hdmatx->XferCpltCallback = SPI_DMATransmitCplt;
 80043dc:	68fb      	ldr	r3, [r7, #12]
 80043de:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80043e0:	4a45      	ldr	r2, [pc, #276]	@ (80044f8 <HAL_SPI_Transmit_DMA+0x1d4>)
 80043e2:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the DMA error callback */
  hspi->hdmatx->XferErrorCallback = SPI_DMAError;
 80043e4:	68fb      	ldr	r3, [r7, #12]
 80043e6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80043e8:	4a44      	ldr	r2, [pc, #272]	@ (80044fc <HAL_SPI_Transmit_DMA+0x1d8>)
 80043ea:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Set the DMA AbortCpltCallback */
  hspi->hdmatx->XferAbortCallback = NULL;
 80043ec:	68fb      	ldr	r3, [r7, #12]
 80043ee:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80043f0:	2200      	movs	r2, #0
 80043f2:	639a      	str	r2, [r3, #56]	@ 0x38

  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 80043f4:	68fb      	ldr	r3, [r7, #12]
 80043f6:	681b      	ldr	r3, [r3, #0]
 80043f8:	685a      	ldr	r2, [r3, #4]
 80043fa:	68fb      	ldr	r3, [r7, #12]
 80043fc:	681b      	ldr	r3, [r3, #0]
 80043fe:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8004402:	605a      	str	r2, [r3, #4]
  /* Packing mode is enabled only if the DMA setting is HALWORD */
  if ((hspi->Init.DataSize <= SPI_DATASIZE_8BIT) && (hspi->hdmatx->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD))
 8004404:	68fb      	ldr	r3, [r7, #12]
 8004406:	68db      	ldr	r3, [r3, #12]
 8004408:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800440c:	d82d      	bhi.n	800446a <HAL_SPI_Transmit_DMA+0x146>
 800440e:	68fb      	ldr	r3, [r7, #12]
 8004410:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004412:	699b      	ldr	r3, [r3, #24]
 8004414:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004418:	d127      	bne.n	800446a <HAL_SPI_Transmit_DMA+0x146>
  {
    /* Check the even/odd of the data size + crc if enabled */
    if ((hspi->TxXferCount & 0x1U) == 0U)
 800441a:	68fb      	ldr	r3, [r7, #12]
 800441c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800441e:	b29b      	uxth	r3, r3
 8004420:	f003 0301 	and.w	r3, r3, #1
 8004424:	2b00      	cmp	r3, #0
 8004426:	d10f      	bne.n	8004448 <HAL_SPI_Transmit_DMA+0x124>
    {
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 8004428:	68fb      	ldr	r3, [r7, #12]
 800442a:	681b      	ldr	r3, [r3, #0]
 800442c:	685a      	ldr	r2, [r3, #4]
 800442e:	68fb      	ldr	r3, [r7, #12]
 8004430:	681b      	ldr	r3, [r3, #0]
 8004432:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8004436:	605a      	str	r2, [r3, #4]
      hspi->TxXferCount = (hspi->TxXferCount >> 1U);
 8004438:	68fb      	ldr	r3, [r7, #12]
 800443a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800443c:	b29b      	uxth	r3, r3
 800443e:	085b      	lsrs	r3, r3, #1
 8004440:	b29a      	uxth	r2, r3
 8004442:	68fb      	ldr	r3, [r7, #12]
 8004444:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8004446:	e010      	b.n	800446a <HAL_SPI_Transmit_DMA+0x146>
    }
    else
    {
      SET_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 8004448:	68fb      	ldr	r3, [r7, #12]
 800444a:	681b      	ldr	r3, [r3, #0]
 800444c:	685a      	ldr	r2, [r3, #4]
 800444e:	68fb      	ldr	r3, [r7, #12]
 8004450:	681b      	ldr	r3, [r3, #0]
 8004452:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004456:	605a      	str	r2, [r3, #4]
      hspi->TxXferCount = (hspi->TxXferCount >> 1U) + 1U;
 8004458:	68fb      	ldr	r3, [r7, #12]
 800445a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800445c:	b29b      	uxth	r3, r3
 800445e:	085b      	lsrs	r3, r3, #1
 8004460:	b29b      	uxth	r3, r3
 8004462:	3301      	adds	r3, #1
 8004464:	b29a      	uxth	r2, r3
 8004466:	68fb      	ldr	r3, [r7, #12]
 8004468:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
  }

  /* Enable the Tx DMA Stream/Channel */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 800446a:	68fb      	ldr	r3, [r7, #12]
 800446c:	6d58      	ldr	r0, [r3, #84]	@ 0x54
 800446e:	68fb      	ldr	r3, [r7, #12]
 8004470:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004472:	4619      	mov	r1, r3
 8004474:	68fb      	ldr	r3, [r7, #12]
 8004476:	681b      	ldr	r3, [r3, #0]
 8004478:	330c      	adds	r3, #12
 800447a:	461a      	mov	r2, r3
                                 hspi->TxXferCount))
 800447c:	68fb      	ldr	r3, [r7, #12]
 800447e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004480:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8004482:	f7fe f91a 	bl	80026ba <HAL_DMA_Start_IT>
 8004486:	4603      	mov	r3, r0
 8004488:	2b00      	cmp	r3, #0
 800448a:	d00b      	beq.n	80044a4 <HAL_SPI_Transmit_DMA+0x180>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 800448c:	68fb      	ldr	r3, [r7, #12]
 800448e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004490:	f043 0210 	orr.w	r2, r3, #16
 8004494:	68fb      	ldr	r3, [r7, #12]
 8004496:	661a      	str	r2, [r3, #96]	@ 0x60
    /* Process Unlocked */
    __HAL_UNLOCK(hspi);
 8004498:	68fb      	ldr	r3, [r7, #12]
 800449a:	2200      	movs	r2, #0
 800449c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    return HAL_ERROR;
 80044a0:	2301      	movs	r3, #1
 80044a2:	e023      	b.n	80044ec <HAL_SPI_Transmit_DMA+0x1c8>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80044a4:	68fb      	ldr	r3, [r7, #12]
 80044a6:	681b      	ldr	r3, [r3, #0]
 80044a8:	681b      	ldr	r3, [r3, #0]
 80044aa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80044ae:	2b40      	cmp	r3, #64	@ 0x40
 80044b0:	d007      	beq.n	80044c2 <HAL_SPI_Transmit_DMA+0x19e>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80044b2:	68fb      	ldr	r3, [r7, #12]
 80044b4:	681b      	ldr	r3, [r3, #0]
 80044b6:	681a      	ldr	r2, [r3, #0]
 80044b8:	68fb      	ldr	r3, [r7, #12]
 80044ba:	681b      	ldr	r3, [r3, #0]
 80044bc:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80044c0:	601a      	str	r2, [r3, #0]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80044c2:	68fb      	ldr	r3, [r7, #12]
 80044c4:	2200      	movs	r2, #0
 80044c6:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 80044ca:	68fb      	ldr	r3, [r7, #12]
 80044cc:	681b      	ldr	r3, [r3, #0]
 80044ce:	685a      	ldr	r2, [r3, #4]
 80044d0:	68fb      	ldr	r3, [r7, #12]
 80044d2:	681b      	ldr	r3, [r3, #0]
 80044d4:	f042 0220 	orr.w	r2, r2, #32
 80044d8:	605a      	str	r2, [r3, #4]

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 80044da:	68fb      	ldr	r3, [r7, #12]
 80044dc:	681b      	ldr	r3, [r3, #0]
 80044de:	685a      	ldr	r2, [r3, #4]
 80044e0:	68fb      	ldr	r3, [r7, #12]
 80044e2:	681b      	ldr	r3, [r3, #0]
 80044e4:	f042 0202 	orr.w	r2, r2, #2
 80044e8:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 80044ea:	2300      	movs	r3, #0
}
 80044ec:	4618      	mov	r0, r3
 80044ee:	3710      	adds	r7, #16
 80044f0:	46bd      	mov	sp, r7
 80044f2:	bd80      	pop	{r7, pc}
 80044f4:	080045eb 	.word	0x080045eb
 80044f8:	08004545 	.word	0x08004545
 80044fc:	08004607 	.word	0x08004607

08004500 <HAL_SPI_TxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 8004500:	b480      	push	{r7}
 8004502:	b083      	sub	sp, #12
 8004504:	af00      	add	r7, sp, #0
 8004506:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxHalfCpltCallback should be implemented in the user file
   */
}
 8004508:	bf00      	nop
 800450a:	370c      	adds	r7, #12
 800450c:	46bd      	mov	sp, r7
 800450e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004512:	4770      	bx	lr

08004514 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8004514:	b480      	push	{r7}
 8004516:	b083      	sub	sp, #12
 8004518:	af00      	add	r7, sp, #0
 800451a:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 800451c:	bf00      	nop
 800451e:	370c      	adds	r7, #12
 8004520:	46bd      	mov	sp, r7
 8004522:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004526:	4770      	bx	lr

08004528 <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(const SPI_HandleTypeDef *hspi)
{
 8004528:	b480      	push	{r7}
 800452a:	b083      	sub	sp, #12
 800452c:	af00      	add	r7, sp, #0
 800452e:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8004536:	b2db      	uxtb	r3, r3
}
 8004538:	4618      	mov	r0, r3
 800453a:	370c      	adds	r7, #12
 800453c:	46bd      	mov	sp, r7
 800453e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004542:	4770      	bx	lr

08004544 <SPI_DMATransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8004544:	b580      	push	{r7, lr}
 8004546:	b086      	sub	sp, #24
 8004548:	af00      	add	r7, sp, #0
 800454a:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004550:	617b      	str	r3, [r7, #20]
  uint32_t tickstart;

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004552:	f7fd ff71 	bl	8002438 <HAL_GetTick>
 8004556:	6138      	str	r0, [r7, #16]

  /* DMA Normal Mode */
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) != DMA_CCR_CIRC)
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	681b      	ldr	r3, [r3, #0]
 800455c:	681b      	ldr	r3, [r3, #0]
 800455e:	f003 0320 	and.w	r3, r3, #32
 8004562:	2b20      	cmp	r3, #32
 8004564:	d03b      	beq.n	80045de <SPI_DMATransmitCplt+0x9a>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8004566:	697b      	ldr	r3, [r7, #20]
 8004568:	681b      	ldr	r3, [r3, #0]
 800456a:	685a      	ldr	r2, [r3, #4]
 800456c:	697b      	ldr	r3, [r7, #20]
 800456e:	681b      	ldr	r3, [r3, #0]
 8004570:	f022 0220 	bic.w	r2, r2, #32
 8004574:	605a      	str	r2, [r3, #4]

    /* Disable Tx DMA Request */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 8004576:	697b      	ldr	r3, [r7, #20]
 8004578:	681b      	ldr	r3, [r3, #0]
 800457a:	685a      	ldr	r2, [r3, #4]
 800457c:	697b      	ldr	r3, [r7, #20]
 800457e:	681b      	ldr	r3, [r3, #0]
 8004580:	f022 0202 	bic.w	r2, r2, #2
 8004584:	605a      	str	r2, [r3, #4]

    /* Check the end of the transaction */
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8004586:	693a      	ldr	r2, [r7, #16]
 8004588:	2164      	movs	r1, #100	@ 0x64
 800458a:	6978      	ldr	r0, [r7, #20]
 800458c:	f000 f97a 	bl	8004884 <SPI_EndRxTxTransaction>
 8004590:	4603      	mov	r3, r0
 8004592:	2b00      	cmp	r3, #0
 8004594:	d005      	beq.n	80045a2 <SPI_DMATransmitCplt+0x5e>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004596:	697b      	ldr	r3, [r7, #20]
 8004598:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800459a:	f043 0220 	orr.w	r2, r3, #32
 800459e:	697b      	ldr	r3, [r7, #20]
 80045a0:	661a      	str	r2, [r3, #96]	@ 0x60
    }

    /* Clear overrun flag in 2 Lines communication mode because received data is not read */
    if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80045a2:	697b      	ldr	r3, [r7, #20]
 80045a4:	689b      	ldr	r3, [r3, #8]
 80045a6:	2b00      	cmp	r3, #0
 80045a8:	d10a      	bne.n	80045c0 <SPI_DMATransmitCplt+0x7c>
    {
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80045aa:	2300      	movs	r3, #0
 80045ac:	60fb      	str	r3, [r7, #12]
 80045ae:	697b      	ldr	r3, [r7, #20]
 80045b0:	681b      	ldr	r3, [r3, #0]
 80045b2:	68db      	ldr	r3, [r3, #12]
 80045b4:	60fb      	str	r3, [r7, #12]
 80045b6:	697b      	ldr	r3, [r7, #20]
 80045b8:	681b      	ldr	r3, [r3, #0]
 80045ba:	689b      	ldr	r3, [r3, #8]
 80045bc:	60fb      	str	r3, [r7, #12]
 80045be:	68fb      	ldr	r3, [r7, #12]
    }

    hspi->TxXferCount = 0U;
 80045c0:	697b      	ldr	r3, [r7, #20]
 80045c2:	2200      	movs	r2, #0
 80045c4:	87da      	strh	r2, [r3, #62]	@ 0x3e
    hspi->State = HAL_SPI_STATE_READY;
 80045c6:	697b      	ldr	r3, [r7, #20]
 80045c8:	2201      	movs	r2, #1
 80045ca:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80045ce:	697b      	ldr	r3, [r7, #20]
 80045d0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80045d2:	2b00      	cmp	r3, #0
 80045d4:	d003      	beq.n	80045de <SPI_DMATransmitCplt+0x9a>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 80045d6:	6978      	ldr	r0, [r7, #20]
 80045d8:	f7ff ff9c 	bl	8004514 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 80045dc:	e002      	b.n	80045e4 <SPI_DMATransmitCplt+0xa0>
  }
  /* Call user Tx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxCpltCallback(hspi);
#else
  HAL_SPI_TxCpltCallback(hspi);
 80045de:	6978      	ldr	r0, [r7, #20]
 80045e0:	f7fd fc50 	bl	8001e84 <HAL_SPI_TxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 80045e4:	3718      	adds	r7, #24
 80045e6:	46bd      	mov	sp, r7
 80045e8:	bd80      	pop	{r7, pc}

080045ea <SPI_DMAHalfTransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitCplt(DMA_HandleTypeDef *hdma)
{
 80045ea:	b580      	push	{r7, lr}
 80045ec:	b084      	sub	sp, #16
 80045ee:	af00      	add	r7, sp, #0
 80045f0:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80045f6:	60fb      	str	r3, [r7, #12]

  /* Call user Tx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxHalfCpltCallback(hspi);
 80045f8:	68f8      	ldr	r0, [r7, #12]
 80045fa:	f7ff ff81 	bl	8004500 <HAL_SPI_TxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 80045fe:	bf00      	nop
 8004600:	3710      	adds	r7, #16
 8004602:	46bd      	mov	sp, r7
 8004604:	bd80      	pop	{r7, pc}

08004606 <SPI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAError(DMA_HandleTypeDef *hdma)
{
 8004606:	b580      	push	{r7, lr}
 8004608:	b084      	sub	sp, #16
 800460a:	af00      	add	r7, sp, #0
 800460c:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004612:	60fb      	str	r3, [r7, #12]

  /* Stop the disable DMA transfer on SPI side */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8004614:	68fb      	ldr	r3, [r7, #12]
 8004616:	681b      	ldr	r3, [r3, #0]
 8004618:	685a      	ldr	r2, [r3, #4]
 800461a:	68fb      	ldr	r3, [r7, #12]
 800461c:	681b      	ldr	r3, [r3, #0]
 800461e:	f022 0203 	bic.w	r2, r2, #3
 8004622:	605a      	str	r2, [r3, #4]

  SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8004624:	68fb      	ldr	r3, [r7, #12]
 8004626:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004628:	f043 0210 	orr.w	r2, r3, #16
 800462c:	68fb      	ldr	r3, [r7, #12]
 800462e:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State = HAL_SPI_STATE_READY;
 8004630:	68fb      	ldr	r3, [r7, #12]
 8004632:	2201      	movs	r2, #1
 8004634:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8004638:	68f8      	ldr	r0, [r7, #12]
 800463a:	f7ff ff6b 	bl	8004514 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800463e:	bf00      	nop
 8004640:	3710      	adds	r7, #16
 8004642:	46bd      	mov	sp, r7
 8004644:	bd80      	pop	{r7, pc}
	...

08004648 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004648:	b580      	push	{r7, lr}
 800464a:	b088      	sub	sp, #32
 800464c:	af00      	add	r7, sp, #0
 800464e:	60f8      	str	r0, [r7, #12]
 8004650:	60b9      	str	r1, [r7, #8]
 8004652:	603b      	str	r3, [r7, #0]
 8004654:	4613      	mov	r3, r2
 8004656:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8004658:	f7fd feee 	bl	8002438 <HAL_GetTick>
 800465c:	4602      	mov	r2, r0
 800465e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004660:	1a9b      	subs	r3, r3, r2
 8004662:	683a      	ldr	r2, [r7, #0]
 8004664:	4413      	add	r3, r2
 8004666:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8004668:	f7fd fee6 	bl	8002438 <HAL_GetTick>
 800466c:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800466e:	4b39      	ldr	r3, [pc, #228]	@ (8004754 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8004670:	681b      	ldr	r3, [r3, #0]
 8004672:	015b      	lsls	r3, r3, #5
 8004674:	0d1b      	lsrs	r3, r3, #20
 8004676:	69fa      	ldr	r2, [r7, #28]
 8004678:	fb02 f303 	mul.w	r3, r2, r3
 800467c:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800467e:	e055      	b.n	800472c <SPI_WaitFlagStateUntilTimeout+0xe4>
  {
    if (Timeout != HAL_MAX_DELAY)
 8004680:	683b      	ldr	r3, [r7, #0]
 8004682:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004686:	d051      	beq.n	800472c <SPI_WaitFlagStateUntilTimeout+0xe4>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8004688:	f7fd fed6 	bl	8002438 <HAL_GetTick>
 800468c:	4602      	mov	r2, r0
 800468e:	69bb      	ldr	r3, [r7, #24]
 8004690:	1ad3      	subs	r3, r2, r3
 8004692:	69fa      	ldr	r2, [r7, #28]
 8004694:	429a      	cmp	r2, r3
 8004696:	d902      	bls.n	800469e <SPI_WaitFlagStateUntilTimeout+0x56>
 8004698:	69fb      	ldr	r3, [r7, #28]
 800469a:	2b00      	cmp	r3, #0
 800469c:	d13d      	bne.n	800471a <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800469e:	68fb      	ldr	r3, [r7, #12]
 80046a0:	681b      	ldr	r3, [r3, #0]
 80046a2:	685a      	ldr	r2, [r3, #4]
 80046a4:	68fb      	ldr	r3, [r7, #12]
 80046a6:	681b      	ldr	r3, [r3, #0]
 80046a8:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80046ac:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80046ae:	68fb      	ldr	r3, [r7, #12]
 80046b0:	685b      	ldr	r3, [r3, #4]
 80046b2:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80046b6:	d111      	bne.n	80046dc <SPI_WaitFlagStateUntilTimeout+0x94>
 80046b8:	68fb      	ldr	r3, [r7, #12]
 80046ba:	689b      	ldr	r3, [r3, #8]
 80046bc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80046c0:	d004      	beq.n	80046cc <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80046c2:	68fb      	ldr	r3, [r7, #12]
 80046c4:	689b      	ldr	r3, [r3, #8]
 80046c6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80046ca:	d107      	bne.n	80046dc <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80046cc:	68fb      	ldr	r3, [r7, #12]
 80046ce:	681b      	ldr	r3, [r3, #0]
 80046d0:	681a      	ldr	r2, [r3, #0]
 80046d2:	68fb      	ldr	r3, [r7, #12]
 80046d4:	681b      	ldr	r3, [r3, #0]
 80046d6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80046da:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80046dc:	68fb      	ldr	r3, [r7, #12]
 80046de:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80046e0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80046e4:	d10f      	bne.n	8004706 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80046e6:	68fb      	ldr	r3, [r7, #12]
 80046e8:	681b      	ldr	r3, [r3, #0]
 80046ea:	681a      	ldr	r2, [r3, #0]
 80046ec:	68fb      	ldr	r3, [r7, #12]
 80046ee:	681b      	ldr	r3, [r3, #0]
 80046f0:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80046f4:	601a      	str	r2, [r3, #0]
 80046f6:	68fb      	ldr	r3, [r7, #12]
 80046f8:	681b      	ldr	r3, [r3, #0]
 80046fa:	681a      	ldr	r2, [r3, #0]
 80046fc:	68fb      	ldr	r3, [r7, #12]
 80046fe:	681b      	ldr	r3, [r3, #0]
 8004700:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004704:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8004706:	68fb      	ldr	r3, [r7, #12]
 8004708:	2201      	movs	r2, #1
 800470a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800470e:	68fb      	ldr	r3, [r7, #12]
 8004710:	2200      	movs	r2, #0
 8004712:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8004716:	2303      	movs	r3, #3
 8004718:	e018      	b.n	800474c <SPI_WaitFlagStateUntilTimeout+0x104>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800471a:	697b      	ldr	r3, [r7, #20]
 800471c:	2b00      	cmp	r3, #0
 800471e:	d102      	bne.n	8004726 <SPI_WaitFlagStateUntilTimeout+0xde>
      {
        tmp_timeout = 0U;
 8004720:	2300      	movs	r3, #0
 8004722:	61fb      	str	r3, [r7, #28]
 8004724:	e002      	b.n	800472c <SPI_WaitFlagStateUntilTimeout+0xe4>
      }
      else
      {
        count--;
 8004726:	697b      	ldr	r3, [r7, #20]
 8004728:	3b01      	subs	r3, #1
 800472a:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800472c:	68fb      	ldr	r3, [r7, #12]
 800472e:	681b      	ldr	r3, [r3, #0]
 8004730:	689a      	ldr	r2, [r3, #8]
 8004732:	68bb      	ldr	r3, [r7, #8]
 8004734:	4013      	ands	r3, r2
 8004736:	68ba      	ldr	r2, [r7, #8]
 8004738:	429a      	cmp	r2, r3
 800473a:	bf0c      	ite	eq
 800473c:	2301      	moveq	r3, #1
 800473e:	2300      	movne	r3, #0
 8004740:	b2db      	uxtb	r3, r3
 8004742:	461a      	mov	r2, r3
 8004744:	79fb      	ldrb	r3, [r7, #7]
 8004746:	429a      	cmp	r2, r3
 8004748:	d19a      	bne.n	8004680 <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 800474a:	2300      	movs	r3, #0
}
 800474c:	4618      	mov	r0, r3
 800474e:	3720      	adds	r7, #32
 8004750:	46bd      	mov	sp, r7
 8004752:	bd80      	pop	{r7, pc}
 8004754:	2000000c 	.word	0x2000000c

08004758 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004758:	b580      	push	{r7, lr}
 800475a:	b08a      	sub	sp, #40	@ 0x28
 800475c:	af00      	add	r7, sp, #0
 800475e:	60f8      	str	r0, [r7, #12]
 8004760:	60b9      	str	r1, [r7, #8]
 8004762:	607a      	str	r2, [r7, #4]
 8004764:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8004766:	2300      	movs	r3, #0
 8004768:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 800476a:	f7fd fe65 	bl	8002438 <HAL_GetTick>
 800476e:	4602      	mov	r2, r0
 8004770:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004772:	1a9b      	subs	r3, r3, r2
 8004774:	683a      	ldr	r2, [r7, #0]
 8004776:	4413      	add	r3, r2
 8004778:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 800477a:	f7fd fe5d 	bl	8002438 <HAL_GetTick>
 800477e:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8004780:	68fb      	ldr	r3, [r7, #12]
 8004782:	681b      	ldr	r3, [r3, #0]
 8004784:	330c      	adds	r3, #12
 8004786:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8004788:	4b3d      	ldr	r3, [pc, #244]	@ (8004880 <SPI_WaitFifoStateUntilTimeout+0x128>)
 800478a:	681a      	ldr	r2, [r3, #0]
 800478c:	4613      	mov	r3, r2
 800478e:	009b      	lsls	r3, r3, #2
 8004790:	4413      	add	r3, r2
 8004792:	00da      	lsls	r2, r3, #3
 8004794:	1ad3      	subs	r3, r2, r3
 8004796:	0d1b      	lsrs	r3, r3, #20
 8004798:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800479a:	fb02 f303 	mul.w	r3, r2, r3
 800479e:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 80047a0:	e061      	b.n	8004866 <SPI_WaitFifoStateUntilTimeout+0x10e>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 80047a2:	68bb      	ldr	r3, [r7, #8]
 80047a4:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 80047a8:	d107      	bne.n	80047ba <SPI_WaitFifoStateUntilTimeout+0x62>
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	2b00      	cmp	r3, #0
 80047ae:	d104      	bne.n	80047ba <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 80047b0:	69fb      	ldr	r3, [r7, #28]
 80047b2:	781b      	ldrb	r3, [r3, #0]
 80047b4:	b2db      	uxtb	r3, r3
 80047b6:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 80047b8:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 80047ba:	683b      	ldr	r3, [r7, #0]
 80047bc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80047c0:	d051      	beq.n	8004866 <SPI_WaitFifoStateUntilTimeout+0x10e>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80047c2:	f7fd fe39 	bl	8002438 <HAL_GetTick>
 80047c6:	4602      	mov	r2, r0
 80047c8:	6a3b      	ldr	r3, [r7, #32]
 80047ca:	1ad3      	subs	r3, r2, r3
 80047cc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80047ce:	429a      	cmp	r2, r3
 80047d0:	d902      	bls.n	80047d8 <SPI_WaitFifoStateUntilTimeout+0x80>
 80047d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80047d4:	2b00      	cmp	r3, #0
 80047d6:	d13d      	bne.n	8004854 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80047d8:	68fb      	ldr	r3, [r7, #12]
 80047da:	681b      	ldr	r3, [r3, #0]
 80047dc:	685a      	ldr	r2, [r3, #4]
 80047de:	68fb      	ldr	r3, [r7, #12]
 80047e0:	681b      	ldr	r3, [r3, #0]
 80047e2:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80047e6:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80047e8:	68fb      	ldr	r3, [r7, #12]
 80047ea:	685b      	ldr	r3, [r3, #4]
 80047ec:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80047f0:	d111      	bne.n	8004816 <SPI_WaitFifoStateUntilTimeout+0xbe>
 80047f2:	68fb      	ldr	r3, [r7, #12]
 80047f4:	689b      	ldr	r3, [r3, #8]
 80047f6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80047fa:	d004      	beq.n	8004806 <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80047fc:	68fb      	ldr	r3, [r7, #12]
 80047fe:	689b      	ldr	r3, [r3, #8]
 8004800:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004804:	d107      	bne.n	8004816 <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004806:	68fb      	ldr	r3, [r7, #12]
 8004808:	681b      	ldr	r3, [r3, #0]
 800480a:	681a      	ldr	r2, [r3, #0]
 800480c:	68fb      	ldr	r3, [r7, #12]
 800480e:	681b      	ldr	r3, [r3, #0]
 8004810:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004814:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004816:	68fb      	ldr	r3, [r7, #12]
 8004818:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800481a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800481e:	d10f      	bne.n	8004840 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8004820:	68fb      	ldr	r3, [r7, #12]
 8004822:	681b      	ldr	r3, [r3, #0]
 8004824:	681a      	ldr	r2, [r3, #0]
 8004826:	68fb      	ldr	r3, [r7, #12]
 8004828:	681b      	ldr	r3, [r3, #0]
 800482a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800482e:	601a      	str	r2, [r3, #0]
 8004830:	68fb      	ldr	r3, [r7, #12]
 8004832:	681b      	ldr	r3, [r3, #0]
 8004834:	681a      	ldr	r2, [r3, #0]
 8004836:	68fb      	ldr	r3, [r7, #12]
 8004838:	681b      	ldr	r3, [r3, #0]
 800483a:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800483e:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8004840:	68fb      	ldr	r3, [r7, #12]
 8004842:	2201      	movs	r2, #1
 8004844:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004848:	68fb      	ldr	r3, [r7, #12]
 800484a:	2200      	movs	r2, #0
 800484c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8004850:	2303      	movs	r3, #3
 8004852:	e011      	b.n	8004878 <SPI_WaitFifoStateUntilTimeout+0x120>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8004854:	69bb      	ldr	r3, [r7, #24]
 8004856:	2b00      	cmp	r3, #0
 8004858:	d102      	bne.n	8004860 <SPI_WaitFifoStateUntilTimeout+0x108>
      {
        tmp_timeout = 0U;
 800485a:	2300      	movs	r3, #0
 800485c:	627b      	str	r3, [r7, #36]	@ 0x24
 800485e:	e002      	b.n	8004866 <SPI_WaitFifoStateUntilTimeout+0x10e>
      }
      else
      {
        count--;
 8004860:	69bb      	ldr	r3, [r7, #24]
 8004862:	3b01      	subs	r3, #1
 8004864:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8004866:	68fb      	ldr	r3, [r7, #12]
 8004868:	681b      	ldr	r3, [r3, #0]
 800486a:	689a      	ldr	r2, [r3, #8]
 800486c:	68bb      	ldr	r3, [r7, #8]
 800486e:	4013      	ands	r3, r2
 8004870:	687a      	ldr	r2, [r7, #4]
 8004872:	429a      	cmp	r2, r3
 8004874:	d195      	bne.n	80047a2 <SPI_WaitFifoStateUntilTimeout+0x4a>
      }
    }
  }

  return HAL_OK;
 8004876:	2300      	movs	r3, #0
}
 8004878:	4618      	mov	r0, r3
 800487a:	3728      	adds	r7, #40	@ 0x28
 800487c:	46bd      	mov	sp, r7
 800487e:	bd80      	pop	{r7, pc}
 8004880:	2000000c 	.word	0x2000000c

08004884 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8004884:	b580      	push	{r7, lr}
 8004886:	b086      	sub	sp, #24
 8004888:	af02      	add	r7, sp, #8
 800488a:	60f8      	str	r0, [r7, #12]
 800488c:	60b9      	str	r1, [r7, #8]
 800488e:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	9300      	str	r3, [sp, #0]
 8004894:	68bb      	ldr	r3, [r7, #8]
 8004896:	2200      	movs	r2, #0
 8004898:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 800489c:	68f8      	ldr	r0, [r7, #12]
 800489e:	f7ff ff5b 	bl	8004758 <SPI_WaitFifoStateUntilTimeout>
 80048a2:	4603      	mov	r3, r0
 80048a4:	2b00      	cmp	r3, #0
 80048a6:	d007      	beq.n	80048b8 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80048a8:	68fb      	ldr	r3, [r7, #12]
 80048aa:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80048ac:	f043 0220 	orr.w	r2, r3, #32
 80048b0:	68fb      	ldr	r3, [r7, #12]
 80048b2:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 80048b4:	2303      	movs	r3, #3
 80048b6:	e027      	b.n	8004908 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	9300      	str	r3, [sp, #0]
 80048bc:	68bb      	ldr	r3, [r7, #8]
 80048be:	2200      	movs	r2, #0
 80048c0:	2180      	movs	r1, #128	@ 0x80
 80048c2:	68f8      	ldr	r0, [r7, #12]
 80048c4:	f7ff fec0 	bl	8004648 <SPI_WaitFlagStateUntilTimeout>
 80048c8:	4603      	mov	r3, r0
 80048ca:	2b00      	cmp	r3, #0
 80048cc:	d007      	beq.n	80048de <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80048ce:	68fb      	ldr	r3, [r7, #12]
 80048d0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80048d2:	f043 0220 	orr.w	r2, r3, #32
 80048d6:	68fb      	ldr	r3, [r7, #12]
 80048d8:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 80048da:	2303      	movs	r3, #3
 80048dc:	e014      	b.n	8004908 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	9300      	str	r3, [sp, #0]
 80048e2:	68bb      	ldr	r3, [r7, #8]
 80048e4:	2200      	movs	r2, #0
 80048e6:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 80048ea:	68f8      	ldr	r0, [r7, #12]
 80048ec:	f7ff ff34 	bl	8004758 <SPI_WaitFifoStateUntilTimeout>
 80048f0:	4603      	mov	r3, r0
 80048f2:	2b00      	cmp	r3, #0
 80048f4:	d007      	beq.n	8004906 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80048f6:	68fb      	ldr	r3, [r7, #12]
 80048f8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80048fa:	f043 0220 	orr.w	r2, r3, #32
 80048fe:	68fb      	ldr	r3, [r7, #12]
 8004900:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8004902:	2303      	movs	r3, #3
 8004904:	e000      	b.n	8004908 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8004906:	2300      	movs	r3, #0
}
 8004908:	4618      	mov	r0, r3
 800490a:	3710      	adds	r7, #16
 800490c:	46bd      	mov	sp, r7
 800490e:	bd80      	pop	{r7, pc}

08004910 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004910:	b580      	push	{r7, lr}
 8004912:	b082      	sub	sp, #8
 8004914:	af00      	add	r7, sp, #0
 8004916:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	2b00      	cmp	r3, #0
 800491c:	d101      	bne.n	8004922 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800491e:	2301      	movs	r3, #1
 8004920:	e040      	b.n	80049a4 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8004922:	687b      	ldr	r3, [r7, #4]
 8004924:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004926:	2b00      	cmp	r3, #0
 8004928:	d106      	bne.n	8004938 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	2200      	movs	r2, #0
 800492e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004932:	6878      	ldr	r0, [r7, #4]
 8004934:	f7fd fb2a 	bl	8001f8c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	2224      	movs	r2, #36	@ 0x24
 800493c:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	681b      	ldr	r3, [r3, #0]
 8004942:	681a      	ldr	r2, [r3, #0]
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	681b      	ldr	r3, [r3, #0]
 8004948:	f022 0201 	bic.w	r2, r2, #1
 800494c:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004952:	2b00      	cmp	r3, #0
 8004954:	d002      	beq.n	800495c <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8004956:	6878      	ldr	r0, [r7, #4]
 8004958:	f000 fe0c 	bl	8005574 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800495c:	6878      	ldr	r0, [r7, #4]
 800495e:	f000 fbdd 	bl	800511c <UART_SetConfig>
 8004962:	4603      	mov	r3, r0
 8004964:	2b01      	cmp	r3, #1
 8004966:	d101      	bne.n	800496c <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8004968:	2301      	movs	r3, #1
 800496a:	e01b      	b.n	80049a4 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	681b      	ldr	r3, [r3, #0]
 8004970:	685a      	ldr	r2, [r3, #4]
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	681b      	ldr	r3, [r3, #0]
 8004976:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800497a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	681b      	ldr	r3, [r3, #0]
 8004980:	689a      	ldr	r2, [r3, #8]
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	681b      	ldr	r3, [r3, #0]
 8004986:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800498a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	681b      	ldr	r3, [r3, #0]
 8004990:	681a      	ldr	r2, [r3, #0]
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	681b      	ldr	r3, [r3, #0]
 8004996:	f042 0201 	orr.w	r2, r2, #1
 800499a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800499c:	6878      	ldr	r0, [r7, #4]
 800499e:	f000 fe8b 	bl	80056b8 <UART_CheckIdleState>
 80049a2:	4603      	mov	r3, r0
}
 80049a4:	4618      	mov	r0, r3
 80049a6:	3708      	adds	r7, #8
 80049a8:	46bd      	mov	sp, r7
 80049aa:	bd80      	pop	{r7, pc}

080049ac <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80049ac:	b580      	push	{r7, lr}
 80049ae:	b08a      	sub	sp, #40	@ 0x28
 80049b0:	af02      	add	r7, sp, #8
 80049b2:	60f8      	str	r0, [r7, #12]
 80049b4:	60b9      	str	r1, [r7, #8]
 80049b6:	603b      	str	r3, [r7, #0]
 80049b8:	4613      	mov	r3, r2
 80049ba:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80049bc:	68fb      	ldr	r3, [r7, #12]
 80049be:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80049c0:	2b20      	cmp	r3, #32
 80049c2:	f040 8081 	bne.w	8004ac8 <HAL_UART_Transmit+0x11c>
  {
    if ((pData == NULL) || (Size == 0U))
 80049c6:	68bb      	ldr	r3, [r7, #8]
 80049c8:	2b00      	cmp	r3, #0
 80049ca:	d002      	beq.n	80049d2 <HAL_UART_Transmit+0x26>
 80049cc:	88fb      	ldrh	r3, [r7, #6]
 80049ce:	2b00      	cmp	r3, #0
 80049d0:	d101      	bne.n	80049d6 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 80049d2:	2301      	movs	r3, #1
 80049d4:	e079      	b.n	8004aca <HAL_UART_Transmit+0x11e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80049d6:	68fb      	ldr	r3, [r7, #12]
 80049d8:	2200      	movs	r2, #0
 80049da:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80049de:	68fb      	ldr	r3, [r7, #12]
 80049e0:	2221      	movs	r2, #33	@ 0x21
 80049e2:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80049e4:	f7fd fd28 	bl	8002438 <HAL_GetTick>
 80049e8:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80049ea:	68fb      	ldr	r3, [r7, #12]
 80049ec:	88fa      	ldrh	r2, [r7, #6]
 80049ee:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 80049f2:	68fb      	ldr	r3, [r7, #12]
 80049f4:	88fa      	ldrh	r2, [r7, #6]
 80049f6:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80049fa:	68fb      	ldr	r3, [r7, #12]
 80049fc:	689b      	ldr	r3, [r3, #8]
 80049fe:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004a02:	d108      	bne.n	8004a16 <HAL_UART_Transmit+0x6a>
 8004a04:	68fb      	ldr	r3, [r7, #12]
 8004a06:	691b      	ldr	r3, [r3, #16]
 8004a08:	2b00      	cmp	r3, #0
 8004a0a:	d104      	bne.n	8004a16 <HAL_UART_Transmit+0x6a>
    {
      pdata8bits  = NULL;
 8004a0c:	2300      	movs	r3, #0
 8004a0e:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8004a10:	68bb      	ldr	r3, [r7, #8]
 8004a12:	61bb      	str	r3, [r7, #24]
 8004a14:	e003      	b.n	8004a1e <HAL_UART_Transmit+0x72>
    }
    else
    {
      pdata8bits  = pData;
 8004a16:	68bb      	ldr	r3, [r7, #8]
 8004a18:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004a1a:	2300      	movs	r3, #0
 8004a1c:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8004a1e:	e038      	b.n	8004a92 <HAL_UART_Transmit+0xe6>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004a20:	683b      	ldr	r3, [r7, #0]
 8004a22:	9300      	str	r3, [sp, #0]
 8004a24:	697b      	ldr	r3, [r7, #20]
 8004a26:	2200      	movs	r2, #0
 8004a28:	2180      	movs	r1, #128	@ 0x80
 8004a2a:	68f8      	ldr	r0, [r7, #12]
 8004a2c:	f000 feec 	bl	8005808 <UART_WaitOnFlagUntilTimeout>
 8004a30:	4603      	mov	r3, r0
 8004a32:	2b00      	cmp	r3, #0
 8004a34:	d004      	beq.n	8004a40 <HAL_UART_Transmit+0x94>
      {

        huart->gState = HAL_UART_STATE_READY;
 8004a36:	68fb      	ldr	r3, [r7, #12]
 8004a38:	2220      	movs	r2, #32
 8004a3a:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 8004a3c:	2303      	movs	r3, #3
 8004a3e:	e044      	b.n	8004aca <HAL_UART_Transmit+0x11e>
      }
      if (pdata8bits == NULL)
 8004a40:	69fb      	ldr	r3, [r7, #28]
 8004a42:	2b00      	cmp	r3, #0
 8004a44:	d10b      	bne.n	8004a5e <HAL_UART_Transmit+0xb2>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004a46:	69bb      	ldr	r3, [r7, #24]
 8004a48:	881b      	ldrh	r3, [r3, #0]
 8004a4a:	461a      	mov	r2, r3
 8004a4c:	68fb      	ldr	r3, [r7, #12]
 8004a4e:	681b      	ldr	r3, [r3, #0]
 8004a50:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004a54:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8004a56:	69bb      	ldr	r3, [r7, #24]
 8004a58:	3302      	adds	r3, #2
 8004a5a:	61bb      	str	r3, [r7, #24]
 8004a5c:	e007      	b.n	8004a6e <HAL_UART_Transmit+0xc2>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8004a5e:	69fb      	ldr	r3, [r7, #28]
 8004a60:	781a      	ldrb	r2, [r3, #0]
 8004a62:	68fb      	ldr	r3, [r7, #12]
 8004a64:	681b      	ldr	r3, [r3, #0]
 8004a66:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8004a68:	69fb      	ldr	r3, [r7, #28]
 8004a6a:	3301      	adds	r3, #1
 8004a6c:	61fb      	str	r3, [r7, #28]
      }
      if ((huart->gState & HAL_UART_STATE_BUSY_TX) == HAL_UART_STATE_BUSY_TX)
 8004a6e:	68fb      	ldr	r3, [r7, #12]
 8004a70:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004a72:	f003 0321 	and.w	r3, r3, #33	@ 0x21
 8004a76:	2b21      	cmp	r3, #33	@ 0x21
 8004a78:	d109      	bne.n	8004a8e <HAL_UART_Transmit+0xe2>
      {
        huart->TxXferCount--;
 8004a7a:	68fb      	ldr	r3, [r7, #12]
 8004a7c:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8004a80:	b29b      	uxth	r3, r3
 8004a82:	3b01      	subs	r3, #1
 8004a84:	b29a      	uxth	r2, r3
 8004a86:	68fb      	ldr	r3, [r7, #12]
 8004a88:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
 8004a8c:	e001      	b.n	8004a92 <HAL_UART_Transmit+0xe6>
      }
      else
      {
        /* Process was aborted during the transmission */
        return HAL_ERROR;
 8004a8e:	2301      	movs	r3, #1
 8004a90:	e01b      	b.n	8004aca <HAL_UART_Transmit+0x11e>
    while (huart->TxXferCount > 0U)
 8004a92:	68fb      	ldr	r3, [r7, #12]
 8004a94:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8004a98:	b29b      	uxth	r3, r3
 8004a9a:	2b00      	cmp	r3, #0
 8004a9c:	d1c0      	bne.n	8004a20 <HAL_UART_Transmit+0x74>
      }
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004a9e:	683b      	ldr	r3, [r7, #0]
 8004aa0:	9300      	str	r3, [sp, #0]
 8004aa2:	697b      	ldr	r3, [r7, #20]
 8004aa4:	2200      	movs	r2, #0
 8004aa6:	2140      	movs	r1, #64	@ 0x40
 8004aa8:	68f8      	ldr	r0, [r7, #12]
 8004aaa:	f000 fead 	bl	8005808 <UART_WaitOnFlagUntilTimeout>
 8004aae:	4603      	mov	r3, r0
 8004ab0:	2b00      	cmp	r3, #0
 8004ab2:	d004      	beq.n	8004abe <HAL_UART_Transmit+0x112>
    {
      huart->gState = HAL_UART_STATE_READY;
 8004ab4:	68fb      	ldr	r3, [r7, #12]
 8004ab6:	2220      	movs	r2, #32
 8004ab8:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 8004aba:	2303      	movs	r3, #3
 8004abc:	e005      	b.n	8004aca <HAL_UART_Transmit+0x11e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004abe:	68fb      	ldr	r3, [r7, #12]
 8004ac0:	2220      	movs	r2, #32
 8004ac2:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8004ac4:	2300      	movs	r3, #0
 8004ac6:	e000      	b.n	8004aca <HAL_UART_Transmit+0x11e>
  }
  else
  {
    return HAL_BUSY;
 8004ac8:	2302      	movs	r3, #2
  }
}
 8004aca:	4618      	mov	r0, r3
 8004acc:	3720      	adds	r7, #32
 8004ace:	46bd      	mov	sp, r7
 8004ad0:	bd80      	pop	{r7, pc}
	...

08004ad4 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8004ad4:	b580      	push	{r7, lr}
 8004ad6:	b0ba      	sub	sp, #232	@ 0xe8
 8004ad8:	af00      	add	r7, sp, #0
 8004ada:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	681b      	ldr	r3, [r3, #0]
 8004ae0:	69db      	ldr	r3, [r3, #28]
 8004ae2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	681b      	ldr	r3, [r3, #0]
 8004aea:	681b      	ldr	r3, [r3, #0]
 8004aec:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	681b      	ldr	r3, [r3, #0]
 8004af4:	689b      	ldr	r3, [r3, #8]
 8004af6:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8004afa:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8004afe:	f640 030f 	movw	r3, #2063	@ 0x80f
 8004b02:	4013      	ands	r3, r2
 8004b04:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 8004b08:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8004b0c:	2b00      	cmp	r3, #0
 8004b0e:	d115      	bne.n	8004b3c <HAL_UART_IRQHandler+0x68>
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8004b10:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004b14:	f003 0320 	and.w	r3, r3, #32
 8004b18:	2b00      	cmp	r3, #0
 8004b1a:	d00f      	beq.n	8004b3c <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8004b1c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004b20:	f003 0320 	and.w	r3, r3, #32
 8004b24:	2b00      	cmp	r3, #0
 8004b26:	d009      	beq.n	8004b3c <HAL_UART_IRQHandler+0x68>
#endif /* USART_CR1_FIFOEN */
    {
      if (huart->RxISR != NULL)
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004b2c:	2b00      	cmp	r3, #0
 8004b2e:	f000 82ca 	beq.w	80050c6 <HAL_UART_IRQHandler+0x5f2>
      {
        huart->RxISR(huart);
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004b36:	6878      	ldr	r0, [r7, #4]
 8004b38:	4798      	blx	r3
      }
      return;
 8004b3a:	e2c4      	b.n	80050c6 <HAL_UART_IRQHandler+0x5f2>
#if defined(USART_CR1_FIFOEN)
  if ((errorflags != 0U)
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
#else
  if ((errorflags != 0U)
 8004b3c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8004b40:	2b00      	cmp	r3, #0
 8004b42:	f000 8117 	beq.w	8004d74 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8004b46:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004b4a:	f003 0301 	and.w	r3, r3, #1
 8004b4e:	2b00      	cmp	r3, #0
 8004b50:	d106      	bne.n	8004b60 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8004b52:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 8004b56:	4b85      	ldr	r3, [pc, #532]	@ (8004d6c <HAL_UART_IRQHandler+0x298>)
 8004b58:	4013      	ands	r3, r2
 8004b5a:	2b00      	cmp	r3, #0
 8004b5c:	f000 810a 	beq.w	8004d74 <HAL_UART_IRQHandler+0x2a0>
#endif /* USART_CR1_FIFOEN */
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8004b60:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004b64:	f003 0301 	and.w	r3, r3, #1
 8004b68:	2b00      	cmp	r3, #0
 8004b6a:	d011      	beq.n	8004b90 <HAL_UART_IRQHandler+0xbc>
 8004b6c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004b70:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004b74:	2b00      	cmp	r3, #0
 8004b76:	d00b      	beq.n	8004b90 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	681b      	ldr	r3, [r3, #0]
 8004b7c:	2201      	movs	r2, #1
 8004b7e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004b86:	f043 0201 	orr.w	r2, r3, #1
 8004b8a:	687b      	ldr	r3, [r7, #4]
 8004b8c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8004b90:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004b94:	f003 0302 	and.w	r3, r3, #2
 8004b98:	2b00      	cmp	r3, #0
 8004b9a:	d011      	beq.n	8004bc0 <HAL_UART_IRQHandler+0xec>
 8004b9c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004ba0:	f003 0301 	and.w	r3, r3, #1
 8004ba4:	2b00      	cmp	r3, #0
 8004ba6:	d00b      	beq.n	8004bc0 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	681b      	ldr	r3, [r3, #0]
 8004bac:	2202      	movs	r2, #2
 8004bae:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004bb6:	f043 0204 	orr.w	r2, r3, #4
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8004bc0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004bc4:	f003 0304 	and.w	r3, r3, #4
 8004bc8:	2b00      	cmp	r3, #0
 8004bca:	d011      	beq.n	8004bf0 <HAL_UART_IRQHandler+0x11c>
 8004bcc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004bd0:	f003 0301 	and.w	r3, r3, #1
 8004bd4:	2b00      	cmp	r3, #0
 8004bd6:	d00b      	beq.n	8004bf0 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	681b      	ldr	r3, [r3, #0]
 8004bdc:	2204      	movs	r2, #4
 8004bde:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004be6:	f043 0202 	orr.w	r2, r3, #2
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_ORE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
#else
    if (((isrflags & USART_ISR_ORE) != 0U)
 8004bf0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004bf4:	f003 0308 	and.w	r3, r3, #8
 8004bf8:	2b00      	cmp	r3, #0
 8004bfa:	d017      	beq.n	8004c2c <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8004bfc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004c00:	f003 0320 	and.w	r3, r3, #32
 8004c04:	2b00      	cmp	r3, #0
 8004c06:	d105      	bne.n	8004c14 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8004c08:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004c0c:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8004c10:	2b00      	cmp	r3, #0
 8004c12:	d00b      	beq.n	8004c2c <HAL_UART_IRQHandler+0x158>
#endif /* USART_CR1_FIFOEN */
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	681b      	ldr	r3, [r3, #0]
 8004c18:	2208      	movs	r2, #8
 8004c1a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004c22:	f043 0208 	orr.w	r2, r3, #8
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8004c2c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004c30:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004c34:	2b00      	cmp	r3, #0
 8004c36:	d012      	beq.n	8004c5e <HAL_UART_IRQHandler+0x18a>
 8004c38:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004c3c:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8004c40:	2b00      	cmp	r3, #0
 8004c42:	d00c      	beq.n	8004c5e <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	681b      	ldr	r3, [r3, #0]
 8004c48:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8004c4c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004c54:	f043 0220 	orr.w	r2, r3, #32
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004c64:	2b00      	cmp	r3, #0
 8004c66:	f000 8230 	beq.w	80050ca <HAL_UART_IRQHandler+0x5f6>
#if defined(USART_CR1_FIFOEN)
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8004c6a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004c6e:	f003 0320 	and.w	r3, r3, #32
 8004c72:	2b00      	cmp	r3, #0
 8004c74:	d00d      	beq.n	8004c92 <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8004c76:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004c7a:	f003 0320 	and.w	r3, r3, #32
 8004c7e:	2b00      	cmp	r3, #0
 8004c80:	d007      	beq.n	8004c92 <HAL_UART_IRQHandler+0x1be>
#endif /* USART_CR1_FIFOEN */
      {
        if (huart->RxISR != NULL)
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004c86:	2b00      	cmp	r3, #0
 8004c88:	d003      	beq.n	8004c92 <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004c8e:	6878      	ldr	r0, [r7, #4]
 8004c90:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004c98:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	681b      	ldr	r3, [r3, #0]
 8004ca0:	689b      	ldr	r3, [r3, #8]
 8004ca2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004ca6:	2b40      	cmp	r3, #64	@ 0x40
 8004ca8:	d005      	beq.n	8004cb6 <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8004caa:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8004cae:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8004cb2:	2b00      	cmp	r3, #0
 8004cb4:	d04f      	beq.n	8004d56 <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8004cb6:	6878      	ldr	r0, [r7, #4]
 8004cb8:	f000 feda 	bl	8005a70 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	681b      	ldr	r3, [r3, #0]
 8004cc0:	689b      	ldr	r3, [r3, #8]
 8004cc2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004cc6:	2b40      	cmp	r3, #64	@ 0x40
 8004cc8:	d141      	bne.n	8004d4e <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	681b      	ldr	r3, [r3, #0]
 8004cce:	3308      	adds	r3, #8
 8004cd0:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004cd4:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8004cd8:	e853 3f00 	ldrex	r3, [r3]
 8004cdc:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8004ce0:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8004ce4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004ce8:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	681b      	ldr	r3, [r3, #0]
 8004cf0:	3308      	adds	r3, #8
 8004cf2:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8004cf6:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8004cfa:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004cfe:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8004d02:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8004d06:	e841 2300 	strex	r3, r2, [r1]
 8004d0a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8004d0e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8004d12:	2b00      	cmp	r3, #0
 8004d14:	d1d9      	bne.n	8004cca <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004d1a:	2b00      	cmp	r3, #0
 8004d1c:	d013      	beq.n	8004d46 <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004d22:	4a13      	ldr	r2, [pc, #76]	@ (8004d70 <HAL_UART_IRQHandler+0x29c>)
 8004d24:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004d2a:	4618      	mov	r0, r3
 8004d2c:	f7fd fd69 	bl	8002802 <HAL_DMA_Abort_IT>
 8004d30:	4603      	mov	r3, r0
 8004d32:	2b00      	cmp	r3, #0
 8004d34:	d017      	beq.n	8004d66 <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004d3a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004d3c:	687a      	ldr	r2, [r7, #4]
 8004d3e:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8004d40:	4610      	mov	r0, r2
 8004d42:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004d44:	e00f      	b.n	8004d66 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8004d46:	6878      	ldr	r0, [r7, #4]
 8004d48:	f000 f9de 	bl	8005108 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004d4c:	e00b      	b.n	8004d66 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8004d4e:	6878      	ldr	r0, [r7, #4]
 8004d50:	f000 f9da 	bl	8005108 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004d54:	e007      	b.n	8004d66 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8004d56:	6878      	ldr	r0, [r7, #4]
 8004d58:	f000 f9d6 	bl	8005108 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	2200      	movs	r2, #0
 8004d60:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      }
    }
    return;
 8004d64:	e1b1      	b.n	80050ca <HAL_UART_IRQHandler+0x5f6>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004d66:	bf00      	nop
    return;
 8004d68:	e1af      	b.n	80050ca <HAL_UART_IRQHandler+0x5f6>
 8004d6a:	bf00      	nop
 8004d6c:	04000120 	.word	0x04000120
 8004d70:	08005b39 	.word	0x08005b39

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004d78:	2b01      	cmp	r3, #1
 8004d7a:	f040 816a 	bne.w	8005052 <HAL_UART_IRQHandler+0x57e>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8004d7e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004d82:	f003 0310 	and.w	r3, r3, #16
 8004d86:	2b00      	cmp	r3, #0
 8004d88:	f000 8163 	beq.w	8005052 <HAL_UART_IRQHandler+0x57e>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8004d8c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004d90:	f003 0310 	and.w	r3, r3, #16
 8004d94:	2b00      	cmp	r3, #0
 8004d96:	f000 815c 	beq.w	8005052 <HAL_UART_IRQHandler+0x57e>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	681b      	ldr	r3, [r3, #0]
 8004d9e:	2210      	movs	r2, #16
 8004da0:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004da2:	687b      	ldr	r3, [r7, #4]
 8004da4:	681b      	ldr	r3, [r3, #0]
 8004da6:	689b      	ldr	r3, [r3, #8]
 8004da8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004dac:	2b40      	cmp	r3, #64	@ 0x40
 8004dae:	f040 80d4 	bne.w	8004f5a <HAL_UART_IRQHandler+0x486>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004db6:	681b      	ldr	r3, [r3, #0]
 8004db8:	685b      	ldr	r3, [r3, #4]
 8004dba:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8004dbe:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8004dc2:	2b00      	cmp	r3, #0
 8004dc4:	f000 80ad 	beq.w	8004f22 <HAL_UART_IRQHandler+0x44e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8004dce:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8004dd2:	429a      	cmp	r2, r3
 8004dd4:	f080 80a5 	bcs.w	8004f22 <HAL_UART_IRQHandler+0x44e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8004dde:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8004de2:	687b      	ldr	r3, [r7, #4]
 8004de4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004de6:	681b      	ldr	r3, [r3, #0]
 8004de8:	681b      	ldr	r3, [r3, #0]
 8004dea:	f003 0320 	and.w	r3, r3, #32
 8004dee:	2b00      	cmp	r3, #0
 8004df0:	f040 8086 	bne.w	8004f00 <HAL_UART_IRQHandler+0x42c>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	681b      	ldr	r3, [r3, #0]
 8004df8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004dfc:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8004e00:	e853 3f00 	ldrex	r3, [r3]
 8004e04:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8004e08:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8004e0c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004e10:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	681b      	ldr	r3, [r3, #0]
 8004e18:	461a      	mov	r2, r3
 8004e1a:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8004e1e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8004e22:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004e26:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8004e2a:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8004e2e:	e841 2300 	strex	r3, r2, [r1]
 8004e32:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8004e36:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004e3a:	2b00      	cmp	r3, #0
 8004e3c:	d1da      	bne.n	8004df4 <HAL_UART_IRQHandler+0x320>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004e3e:	687b      	ldr	r3, [r7, #4]
 8004e40:	681b      	ldr	r3, [r3, #0]
 8004e42:	3308      	adds	r3, #8
 8004e44:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004e46:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004e48:	e853 3f00 	ldrex	r3, [r3]
 8004e4c:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8004e4e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8004e50:	f023 0301 	bic.w	r3, r3, #1
 8004e54:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	681b      	ldr	r3, [r3, #0]
 8004e5c:	3308      	adds	r3, #8
 8004e5e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8004e62:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8004e66:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004e68:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8004e6a:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8004e6e:	e841 2300 	strex	r3, r2, [r1]
 8004e72:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8004e74:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8004e76:	2b00      	cmp	r3, #0
 8004e78:	d1e1      	bne.n	8004e3e <HAL_UART_IRQHandler+0x36a>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	681b      	ldr	r3, [r3, #0]
 8004e7e:	3308      	adds	r3, #8
 8004e80:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004e82:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8004e84:	e853 3f00 	ldrex	r3, [r3]
 8004e88:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8004e8a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004e8c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004e90:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	681b      	ldr	r3, [r3, #0]
 8004e98:	3308      	adds	r3, #8
 8004e9a:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8004e9e:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8004ea0:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004ea2:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8004ea4:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8004ea6:	e841 2300 	strex	r3, r2, [r1]
 8004eaa:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8004eac:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004eae:	2b00      	cmp	r3, #0
 8004eb0:	d1e3      	bne.n	8004e7a <HAL_UART_IRQHandler+0x3a6>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	2220      	movs	r2, #32
 8004eb6:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004eba:	687b      	ldr	r3, [r7, #4]
 8004ebc:	2200      	movs	r2, #0
 8004ebe:	661a      	str	r2, [r3, #96]	@ 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004ec0:	687b      	ldr	r3, [r7, #4]
 8004ec2:	681b      	ldr	r3, [r3, #0]
 8004ec4:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004ec6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004ec8:	e853 3f00 	ldrex	r3, [r3]
 8004ecc:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8004ece:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004ed0:	f023 0310 	bic.w	r3, r3, #16
 8004ed4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	681b      	ldr	r3, [r3, #0]
 8004edc:	461a      	mov	r2, r3
 8004ede:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004ee2:	65bb      	str	r3, [r7, #88]	@ 0x58
 8004ee4:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004ee6:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8004ee8:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8004eea:	e841 2300 	strex	r3, r2, [r1]
 8004eee:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8004ef0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004ef2:	2b00      	cmp	r3, #0
 8004ef4:	d1e4      	bne.n	8004ec0 <HAL_UART_IRQHandler+0x3ec>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8004ef6:	687b      	ldr	r3, [r7, #4]
 8004ef8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004efa:	4618      	mov	r0, r3
 8004efc:	f7fd fc40 	bl	8002780 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	2202      	movs	r2, #2
 8004f04:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8004f12:	b29b      	uxth	r3, r3
 8004f14:	1ad3      	subs	r3, r2, r3
 8004f16:	b29b      	uxth	r3, r3
 8004f18:	4619      	mov	r1, r3
 8004f1a:	6878      	ldr	r0, [r7, #4]
 8004f1c:	f7fc f96c 	bl	80011f8 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8004f20:	e0d5      	b.n	80050ce <HAL_UART_IRQHandler+0x5fa>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8004f28:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8004f2c:	429a      	cmp	r2, r3
 8004f2e:	f040 80ce 	bne.w	80050ce <HAL_UART_IRQHandler+0x5fa>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004f36:	681b      	ldr	r3, [r3, #0]
 8004f38:	681b      	ldr	r3, [r3, #0]
 8004f3a:	f003 0320 	and.w	r3, r3, #32
 8004f3e:	2b20      	cmp	r3, #32
 8004f40:	f040 80c5 	bne.w	80050ce <HAL_UART_IRQHandler+0x5fa>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	2202      	movs	r2, #2
 8004f48:	665a      	str	r2, [r3, #100]	@ 0x64
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004f4a:	687b      	ldr	r3, [r7, #4]
 8004f4c:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8004f50:	4619      	mov	r1, r3
 8004f52:	6878      	ldr	r0, [r7, #4]
 8004f54:	f7fc f950 	bl	80011f8 <HAL_UARTEx_RxEventCallback>
      return;
 8004f58:	e0b9      	b.n	80050ce <HAL_UART_IRQHandler+0x5fa>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8004f5a:	687b      	ldr	r3, [r7, #4]
 8004f5c:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8004f66:	b29b      	uxth	r3, r3
 8004f68:	1ad3      	subs	r3, r2, r3
 8004f6a:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8004f74:	b29b      	uxth	r3, r3
 8004f76:	2b00      	cmp	r3, #0
 8004f78:	f000 80ab 	beq.w	80050d2 <HAL_UART_IRQHandler+0x5fe>
          && (nb_rx_data > 0U))
 8004f7c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8004f80:	2b00      	cmp	r3, #0
 8004f82:	f000 80a6 	beq.w	80050d2 <HAL_UART_IRQHandler+0x5fe>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	681b      	ldr	r3, [r3, #0]
 8004f8a:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004f8c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004f8e:	e853 3f00 	ldrex	r3, [r3]
 8004f92:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8004f94:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004f96:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004f9a:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8004f9e:	687b      	ldr	r3, [r7, #4]
 8004fa0:	681b      	ldr	r3, [r3, #0]
 8004fa2:	461a      	mov	r2, r3
 8004fa4:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8004fa8:	647b      	str	r3, [r7, #68]	@ 0x44
 8004faa:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004fac:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8004fae:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004fb0:	e841 2300 	strex	r3, r2, [r1]
 8004fb4:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8004fb6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004fb8:	2b00      	cmp	r3, #0
 8004fba:	d1e4      	bne.n	8004f86 <HAL_UART_IRQHandler+0x4b2>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	681b      	ldr	r3, [r3, #0]
 8004fc0:	3308      	adds	r3, #8
 8004fc2:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004fc4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004fc6:	e853 3f00 	ldrex	r3, [r3]
 8004fca:	623b      	str	r3, [r7, #32]
   return(result);
 8004fcc:	6a3b      	ldr	r3, [r7, #32]
 8004fce:	f023 0301 	bic.w	r3, r3, #1
 8004fd2:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	681b      	ldr	r3, [r3, #0]
 8004fda:	3308      	adds	r3, #8
 8004fdc:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8004fe0:	633a      	str	r2, [r7, #48]	@ 0x30
 8004fe2:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004fe4:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004fe6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004fe8:	e841 2300 	strex	r3, r2, [r1]
 8004fec:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8004fee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004ff0:	2b00      	cmp	r3, #0
 8004ff2:	d1e3      	bne.n	8004fbc <HAL_UART_IRQHandler+0x4e8>
#endif /* USART_CR1_FIFOEN */

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	2220      	movs	r2, #32
 8004ff8:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	2200      	movs	r2, #0
 8005000:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8005002:	687b      	ldr	r3, [r7, #4]
 8005004:	2200      	movs	r2, #0
 8005006:	669a      	str	r2, [r3, #104]	@ 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005008:	687b      	ldr	r3, [r7, #4]
 800500a:	681b      	ldr	r3, [r3, #0]
 800500c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800500e:	693b      	ldr	r3, [r7, #16]
 8005010:	e853 3f00 	ldrex	r3, [r3]
 8005014:	60fb      	str	r3, [r7, #12]
   return(result);
 8005016:	68fb      	ldr	r3, [r7, #12]
 8005018:	f023 0310 	bic.w	r3, r3, #16
 800501c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	681b      	ldr	r3, [r3, #0]
 8005024:	461a      	mov	r2, r3
 8005026:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800502a:	61fb      	str	r3, [r7, #28]
 800502c:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800502e:	69b9      	ldr	r1, [r7, #24]
 8005030:	69fa      	ldr	r2, [r7, #28]
 8005032:	e841 2300 	strex	r3, r2, [r1]
 8005036:	617b      	str	r3, [r7, #20]
   return(result);
 8005038:	697b      	ldr	r3, [r7, #20]
 800503a:	2b00      	cmp	r3, #0
 800503c:	d1e4      	bne.n	8005008 <HAL_UART_IRQHandler+0x534>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	2202      	movs	r2, #2
 8005042:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8005044:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8005048:	4619      	mov	r1, r3
 800504a:	6878      	ldr	r0, [r7, #4]
 800504c:	f7fc f8d4 	bl	80011f8 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8005050:	e03f      	b.n	80050d2 <HAL_UART_IRQHandler+0x5fe>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8005052:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005056:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800505a:	2b00      	cmp	r3, #0
 800505c:	d00e      	beq.n	800507c <HAL_UART_IRQHandler+0x5a8>
 800505e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005062:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005066:	2b00      	cmp	r3, #0
 8005068:	d008      	beq.n	800507c <HAL_UART_IRQHandler+0x5a8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	681b      	ldr	r3, [r3, #0]
 800506e:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8005072:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8005074:	6878      	ldr	r0, [r7, #4]
 8005076:	f000 ff4f 	bl	8005f18 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800507a:	e02d      	b.n	80050d8 <HAL_UART_IRQHandler+0x604>
#if defined(USART_CR1_FIFOEN)
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
#else
  if (((isrflags & USART_ISR_TXE) != 0U)
 800507c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005080:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005084:	2b00      	cmp	r3, #0
 8005086:	d00e      	beq.n	80050a6 <HAL_UART_IRQHandler+0x5d2>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8005088:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800508c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005090:	2b00      	cmp	r3, #0
 8005092:	d008      	beq.n	80050a6 <HAL_UART_IRQHandler+0x5d2>
#endif /* USART_CR1_FIFOEN */
  {
    if (huart->TxISR != NULL)
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005098:	2b00      	cmp	r3, #0
 800509a:	d01c      	beq.n	80050d6 <HAL_UART_IRQHandler+0x602>
    {
      huart->TxISR(huart);
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80050a0:	6878      	ldr	r0, [r7, #4]
 80050a2:	4798      	blx	r3
    }
    return;
 80050a4:	e017      	b.n	80050d6 <HAL_UART_IRQHandler+0x602>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 80050a6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80050aa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80050ae:	2b00      	cmp	r3, #0
 80050b0:	d012      	beq.n	80050d8 <HAL_UART_IRQHandler+0x604>
 80050b2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80050b6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80050ba:	2b00      	cmp	r3, #0
 80050bc:	d00c      	beq.n	80050d8 <HAL_UART_IRQHandler+0x604>
  {
    UART_EndTransmit_IT(huart);
 80050be:	6878      	ldr	r0, [r7, #4]
 80050c0:	f000 fd48 	bl	8005b54 <UART_EndTransmit_IT>
    return;
 80050c4:	e008      	b.n	80050d8 <HAL_UART_IRQHandler+0x604>
      return;
 80050c6:	bf00      	nop
 80050c8:	e006      	b.n	80050d8 <HAL_UART_IRQHandler+0x604>
    return;
 80050ca:	bf00      	nop
 80050cc:	e004      	b.n	80050d8 <HAL_UART_IRQHandler+0x604>
      return;
 80050ce:	bf00      	nop
 80050d0:	e002      	b.n	80050d8 <HAL_UART_IRQHandler+0x604>
      return;
 80050d2:	bf00      	nop
 80050d4:	e000      	b.n	80050d8 <HAL_UART_IRQHandler+0x604>
    return;
 80050d6:	bf00      	nop
    HAL_UARTEx_RxFifoFullCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
  }
#endif /* USART_CR1_FIFOEN */
}
 80050d8:	37e8      	adds	r7, #232	@ 0xe8
 80050da:	46bd      	mov	sp, r7
 80050dc:	bd80      	pop	{r7, pc}
 80050de:	bf00      	nop

080050e0 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80050e0:	b480      	push	{r7}
 80050e2:	b083      	sub	sp, #12
 80050e4:	af00      	add	r7, sp, #0
 80050e6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 80050e8:	bf00      	nop
 80050ea:	370c      	adds	r7, #12
 80050ec:	46bd      	mov	sp, r7
 80050ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050f2:	4770      	bx	lr

080050f4 <HAL_UART_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80050f4:	b480      	push	{r7}
 80050f6:	b083      	sub	sp, #12
 80050f8:	af00      	add	r7, sp, #0
 80050fa:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_RxCpltCallback can be implemented in the user file.
   */
}
 80050fc:	bf00      	nop
 80050fe:	370c      	adds	r7, #12
 8005100:	46bd      	mov	sp, r7
 8005102:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005106:	4770      	bx	lr

08005108 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8005108:	b480      	push	{r7}
 800510a:	b083      	sub	sp, #12
 800510c:	af00      	add	r7, sp, #0
 800510e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8005110:	bf00      	nop
 8005112:	370c      	adds	r7, #12
 8005114:	46bd      	mov	sp, r7
 8005116:	f85d 7b04 	ldr.w	r7, [sp], #4
 800511a:	4770      	bx	lr

0800511c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800511c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005120:	b08a      	sub	sp, #40	@ 0x28
 8005122:	af00      	add	r7, sp, #0
 8005124:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8005126:	2300      	movs	r3, #0
 8005128:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800512c:	68fb      	ldr	r3, [r7, #12]
 800512e:	689a      	ldr	r2, [r3, #8]
 8005130:	68fb      	ldr	r3, [r7, #12]
 8005132:	691b      	ldr	r3, [r3, #16]
 8005134:	431a      	orrs	r2, r3
 8005136:	68fb      	ldr	r3, [r7, #12]
 8005138:	695b      	ldr	r3, [r3, #20]
 800513a:	431a      	orrs	r2, r3
 800513c:	68fb      	ldr	r3, [r7, #12]
 800513e:	69db      	ldr	r3, [r3, #28]
 8005140:	4313      	orrs	r3, r2
 8005142:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8005144:	68fb      	ldr	r3, [r7, #12]
 8005146:	681b      	ldr	r3, [r3, #0]
 8005148:	681a      	ldr	r2, [r3, #0]
 800514a:	4bb4      	ldr	r3, [pc, #720]	@ (800541c <UART_SetConfig+0x300>)
 800514c:	4013      	ands	r3, r2
 800514e:	68fa      	ldr	r2, [r7, #12]
 8005150:	6812      	ldr	r2, [r2, #0]
 8005152:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8005154:	430b      	orrs	r3, r1
 8005156:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005158:	68fb      	ldr	r3, [r7, #12]
 800515a:	681b      	ldr	r3, [r3, #0]
 800515c:	685b      	ldr	r3, [r3, #4]
 800515e:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8005162:	68fb      	ldr	r3, [r7, #12]
 8005164:	68da      	ldr	r2, [r3, #12]
 8005166:	68fb      	ldr	r3, [r7, #12]
 8005168:	681b      	ldr	r3, [r3, #0]
 800516a:	430a      	orrs	r2, r1
 800516c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800516e:	68fb      	ldr	r3, [r7, #12]
 8005170:	699b      	ldr	r3, [r3, #24]
 8005172:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8005174:	68fb      	ldr	r3, [r7, #12]
 8005176:	681b      	ldr	r3, [r3, #0]
 8005178:	4aa9      	ldr	r2, [pc, #676]	@ (8005420 <UART_SetConfig+0x304>)
 800517a:	4293      	cmp	r3, r2
 800517c:	d004      	beq.n	8005188 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800517e:	68fb      	ldr	r3, [r7, #12]
 8005180:	6a1b      	ldr	r3, [r3, #32]
 8005182:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005184:	4313      	orrs	r3, r2
 8005186:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8005188:	68fb      	ldr	r3, [r7, #12]
 800518a:	681b      	ldr	r3, [r3, #0]
 800518c:	689b      	ldr	r3, [r3, #8]
 800518e:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8005192:	68fb      	ldr	r3, [r7, #12]
 8005194:	681b      	ldr	r3, [r3, #0]
 8005196:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005198:	430a      	orrs	r2, r1
 800519a:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800519c:	68fb      	ldr	r3, [r7, #12]
 800519e:	681b      	ldr	r3, [r3, #0]
 80051a0:	4aa0      	ldr	r2, [pc, #640]	@ (8005424 <UART_SetConfig+0x308>)
 80051a2:	4293      	cmp	r3, r2
 80051a4:	d126      	bne.n	80051f4 <UART_SetConfig+0xd8>
 80051a6:	4ba0      	ldr	r3, [pc, #640]	@ (8005428 <UART_SetConfig+0x30c>)
 80051a8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80051ac:	f003 0303 	and.w	r3, r3, #3
 80051b0:	2b03      	cmp	r3, #3
 80051b2:	d81b      	bhi.n	80051ec <UART_SetConfig+0xd0>
 80051b4:	a201      	add	r2, pc, #4	@ (adr r2, 80051bc <UART_SetConfig+0xa0>)
 80051b6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80051ba:	bf00      	nop
 80051bc:	080051cd 	.word	0x080051cd
 80051c0:	080051dd 	.word	0x080051dd
 80051c4:	080051d5 	.word	0x080051d5
 80051c8:	080051e5 	.word	0x080051e5
 80051cc:	2301      	movs	r3, #1
 80051ce:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80051d2:	e080      	b.n	80052d6 <UART_SetConfig+0x1ba>
 80051d4:	2302      	movs	r3, #2
 80051d6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80051da:	e07c      	b.n	80052d6 <UART_SetConfig+0x1ba>
 80051dc:	2304      	movs	r3, #4
 80051de:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80051e2:	e078      	b.n	80052d6 <UART_SetConfig+0x1ba>
 80051e4:	2308      	movs	r3, #8
 80051e6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80051ea:	e074      	b.n	80052d6 <UART_SetConfig+0x1ba>
 80051ec:	2310      	movs	r3, #16
 80051ee:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80051f2:	e070      	b.n	80052d6 <UART_SetConfig+0x1ba>
 80051f4:	68fb      	ldr	r3, [r7, #12]
 80051f6:	681b      	ldr	r3, [r3, #0]
 80051f8:	4a8c      	ldr	r2, [pc, #560]	@ (800542c <UART_SetConfig+0x310>)
 80051fa:	4293      	cmp	r3, r2
 80051fc:	d138      	bne.n	8005270 <UART_SetConfig+0x154>
 80051fe:	4b8a      	ldr	r3, [pc, #552]	@ (8005428 <UART_SetConfig+0x30c>)
 8005200:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005204:	f003 030c 	and.w	r3, r3, #12
 8005208:	2b0c      	cmp	r3, #12
 800520a:	d82d      	bhi.n	8005268 <UART_SetConfig+0x14c>
 800520c:	a201      	add	r2, pc, #4	@ (adr r2, 8005214 <UART_SetConfig+0xf8>)
 800520e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005212:	bf00      	nop
 8005214:	08005249 	.word	0x08005249
 8005218:	08005269 	.word	0x08005269
 800521c:	08005269 	.word	0x08005269
 8005220:	08005269 	.word	0x08005269
 8005224:	08005259 	.word	0x08005259
 8005228:	08005269 	.word	0x08005269
 800522c:	08005269 	.word	0x08005269
 8005230:	08005269 	.word	0x08005269
 8005234:	08005251 	.word	0x08005251
 8005238:	08005269 	.word	0x08005269
 800523c:	08005269 	.word	0x08005269
 8005240:	08005269 	.word	0x08005269
 8005244:	08005261 	.word	0x08005261
 8005248:	2300      	movs	r3, #0
 800524a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800524e:	e042      	b.n	80052d6 <UART_SetConfig+0x1ba>
 8005250:	2302      	movs	r3, #2
 8005252:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005256:	e03e      	b.n	80052d6 <UART_SetConfig+0x1ba>
 8005258:	2304      	movs	r3, #4
 800525a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800525e:	e03a      	b.n	80052d6 <UART_SetConfig+0x1ba>
 8005260:	2308      	movs	r3, #8
 8005262:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005266:	e036      	b.n	80052d6 <UART_SetConfig+0x1ba>
 8005268:	2310      	movs	r3, #16
 800526a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800526e:	e032      	b.n	80052d6 <UART_SetConfig+0x1ba>
 8005270:	68fb      	ldr	r3, [r7, #12]
 8005272:	681b      	ldr	r3, [r3, #0]
 8005274:	4a6a      	ldr	r2, [pc, #424]	@ (8005420 <UART_SetConfig+0x304>)
 8005276:	4293      	cmp	r3, r2
 8005278:	d12a      	bne.n	80052d0 <UART_SetConfig+0x1b4>
 800527a:	4b6b      	ldr	r3, [pc, #428]	@ (8005428 <UART_SetConfig+0x30c>)
 800527c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005280:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8005284:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8005288:	d01a      	beq.n	80052c0 <UART_SetConfig+0x1a4>
 800528a:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800528e:	d81b      	bhi.n	80052c8 <UART_SetConfig+0x1ac>
 8005290:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005294:	d00c      	beq.n	80052b0 <UART_SetConfig+0x194>
 8005296:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800529a:	d815      	bhi.n	80052c8 <UART_SetConfig+0x1ac>
 800529c:	2b00      	cmp	r3, #0
 800529e:	d003      	beq.n	80052a8 <UART_SetConfig+0x18c>
 80052a0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80052a4:	d008      	beq.n	80052b8 <UART_SetConfig+0x19c>
 80052a6:	e00f      	b.n	80052c8 <UART_SetConfig+0x1ac>
 80052a8:	2300      	movs	r3, #0
 80052aa:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80052ae:	e012      	b.n	80052d6 <UART_SetConfig+0x1ba>
 80052b0:	2302      	movs	r3, #2
 80052b2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80052b6:	e00e      	b.n	80052d6 <UART_SetConfig+0x1ba>
 80052b8:	2304      	movs	r3, #4
 80052ba:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80052be:	e00a      	b.n	80052d6 <UART_SetConfig+0x1ba>
 80052c0:	2308      	movs	r3, #8
 80052c2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80052c6:	e006      	b.n	80052d6 <UART_SetConfig+0x1ba>
 80052c8:	2310      	movs	r3, #16
 80052ca:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80052ce:	e002      	b.n	80052d6 <UART_SetConfig+0x1ba>
 80052d0:	2310      	movs	r3, #16
 80052d2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80052d6:	68fb      	ldr	r3, [r7, #12]
 80052d8:	681b      	ldr	r3, [r3, #0]
 80052da:	4a51      	ldr	r2, [pc, #324]	@ (8005420 <UART_SetConfig+0x304>)
 80052dc:	4293      	cmp	r3, r2
 80052de:	d17a      	bne.n	80053d6 <UART_SetConfig+0x2ba>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80052e0:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80052e4:	2b08      	cmp	r3, #8
 80052e6:	d824      	bhi.n	8005332 <UART_SetConfig+0x216>
 80052e8:	a201      	add	r2, pc, #4	@ (adr r2, 80052f0 <UART_SetConfig+0x1d4>)
 80052ea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80052ee:	bf00      	nop
 80052f0:	08005315 	.word	0x08005315
 80052f4:	08005333 	.word	0x08005333
 80052f8:	0800531d 	.word	0x0800531d
 80052fc:	08005333 	.word	0x08005333
 8005300:	08005323 	.word	0x08005323
 8005304:	08005333 	.word	0x08005333
 8005308:	08005333 	.word	0x08005333
 800530c:	08005333 	.word	0x08005333
 8005310:	0800532b 	.word	0x0800532b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005314:	f7fe fa78 	bl	8003808 <HAL_RCC_GetPCLK1Freq>
 8005318:	61f8      	str	r0, [r7, #28]
        break;
 800531a:	e010      	b.n	800533e <UART_SetConfig+0x222>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800531c:	4b44      	ldr	r3, [pc, #272]	@ (8005430 <UART_SetConfig+0x314>)
 800531e:	61fb      	str	r3, [r7, #28]
        break;
 8005320:	e00d      	b.n	800533e <UART_SetConfig+0x222>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005322:	f7fe f9d9 	bl	80036d8 <HAL_RCC_GetSysClockFreq>
 8005326:	61f8      	str	r0, [r7, #28]
        break;
 8005328:	e009      	b.n	800533e <UART_SetConfig+0x222>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800532a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800532e:	61fb      	str	r3, [r7, #28]
        break;
 8005330:	e005      	b.n	800533e <UART_SetConfig+0x222>
      default:
        pclk = 0U;
 8005332:	2300      	movs	r3, #0
 8005334:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8005336:	2301      	movs	r3, #1
 8005338:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 800533c:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800533e:	69fb      	ldr	r3, [r7, #28]
 8005340:	2b00      	cmp	r3, #0
 8005342:	f000 8107 	beq.w	8005554 <UART_SetConfig+0x438>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8005346:	68fb      	ldr	r3, [r7, #12]
 8005348:	685a      	ldr	r2, [r3, #4]
 800534a:	4613      	mov	r3, r2
 800534c:	005b      	lsls	r3, r3, #1
 800534e:	4413      	add	r3, r2
 8005350:	69fa      	ldr	r2, [r7, #28]
 8005352:	429a      	cmp	r2, r3
 8005354:	d305      	bcc.n	8005362 <UART_SetConfig+0x246>
          (pclk > (4096U * huart->Init.BaudRate)))
 8005356:	68fb      	ldr	r3, [r7, #12]
 8005358:	685b      	ldr	r3, [r3, #4]
 800535a:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800535c:	69fa      	ldr	r2, [r7, #28]
 800535e:	429a      	cmp	r2, r3
 8005360:	d903      	bls.n	800536a <UART_SetConfig+0x24e>
      {
        ret = HAL_ERROR;
 8005362:	2301      	movs	r3, #1
 8005364:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8005368:	e0f4      	b.n	8005554 <UART_SetConfig+0x438>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 800536a:	69fb      	ldr	r3, [r7, #28]
 800536c:	2200      	movs	r2, #0
 800536e:	461c      	mov	r4, r3
 8005370:	4615      	mov	r5, r2
 8005372:	f04f 0200 	mov.w	r2, #0
 8005376:	f04f 0300 	mov.w	r3, #0
 800537a:	022b      	lsls	r3, r5, #8
 800537c:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8005380:	0222      	lsls	r2, r4, #8
 8005382:	68f9      	ldr	r1, [r7, #12]
 8005384:	6849      	ldr	r1, [r1, #4]
 8005386:	0849      	lsrs	r1, r1, #1
 8005388:	2000      	movs	r0, #0
 800538a:	4688      	mov	r8, r1
 800538c:	4681      	mov	r9, r0
 800538e:	eb12 0a08 	adds.w	sl, r2, r8
 8005392:	eb43 0b09 	adc.w	fp, r3, r9
 8005396:	68fb      	ldr	r3, [r7, #12]
 8005398:	685b      	ldr	r3, [r3, #4]
 800539a:	2200      	movs	r2, #0
 800539c:	603b      	str	r3, [r7, #0]
 800539e:	607a      	str	r2, [r7, #4]
 80053a0:	e9d7 2300 	ldrd	r2, r3, [r7]
 80053a4:	4650      	mov	r0, sl
 80053a6:	4659      	mov	r1, fp
 80053a8:	f7fb fbfe 	bl	8000ba8 <__aeabi_uldivmod>
 80053ac:	4602      	mov	r2, r0
 80053ae:	460b      	mov	r3, r1
 80053b0:	4613      	mov	r3, r2
 80053b2:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80053b4:	69bb      	ldr	r3, [r7, #24]
 80053b6:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80053ba:	d308      	bcc.n	80053ce <UART_SetConfig+0x2b2>
 80053bc:	69bb      	ldr	r3, [r7, #24]
 80053be:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80053c2:	d204      	bcs.n	80053ce <UART_SetConfig+0x2b2>
        {
          huart->Instance->BRR = usartdiv;
 80053c4:	68fb      	ldr	r3, [r7, #12]
 80053c6:	681b      	ldr	r3, [r3, #0]
 80053c8:	69ba      	ldr	r2, [r7, #24]
 80053ca:	60da      	str	r2, [r3, #12]
 80053cc:	e0c2      	b.n	8005554 <UART_SetConfig+0x438>
        }
        else
        {
          ret = HAL_ERROR;
 80053ce:	2301      	movs	r3, #1
 80053d0:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 80053d4:	e0be      	b.n	8005554 <UART_SetConfig+0x438>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80053d6:	68fb      	ldr	r3, [r7, #12]
 80053d8:	69db      	ldr	r3, [r3, #28]
 80053da:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80053de:	d16a      	bne.n	80054b6 <UART_SetConfig+0x39a>
  {
    switch (clocksource)
 80053e0:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80053e4:	2b08      	cmp	r3, #8
 80053e6:	d834      	bhi.n	8005452 <UART_SetConfig+0x336>
 80053e8:	a201      	add	r2, pc, #4	@ (adr r2, 80053f0 <UART_SetConfig+0x2d4>)
 80053ea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80053ee:	bf00      	nop
 80053f0:	08005415 	.word	0x08005415
 80053f4:	08005435 	.word	0x08005435
 80053f8:	0800543d 	.word	0x0800543d
 80053fc:	08005453 	.word	0x08005453
 8005400:	08005443 	.word	0x08005443
 8005404:	08005453 	.word	0x08005453
 8005408:	08005453 	.word	0x08005453
 800540c:	08005453 	.word	0x08005453
 8005410:	0800544b 	.word	0x0800544b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005414:	f7fe f9f8 	bl	8003808 <HAL_RCC_GetPCLK1Freq>
 8005418:	61f8      	str	r0, [r7, #28]
        break;
 800541a:	e020      	b.n	800545e <UART_SetConfig+0x342>
 800541c:	efff69f3 	.word	0xefff69f3
 8005420:	40008000 	.word	0x40008000
 8005424:	40013800 	.word	0x40013800
 8005428:	40021000 	.word	0x40021000
 800542c:	40004400 	.word	0x40004400
 8005430:	00f42400 	.word	0x00f42400
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005434:	f7fe f9fe 	bl	8003834 <HAL_RCC_GetPCLK2Freq>
 8005438:	61f8      	str	r0, [r7, #28]
        break;
 800543a:	e010      	b.n	800545e <UART_SetConfig+0x342>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800543c:	4b4c      	ldr	r3, [pc, #304]	@ (8005570 <UART_SetConfig+0x454>)
 800543e:	61fb      	str	r3, [r7, #28]
        break;
 8005440:	e00d      	b.n	800545e <UART_SetConfig+0x342>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005442:	f7fe f949 	bl	80036d8 <HAL_RCC_GetSysClockFreq>
 8005446:	61f8      	str	r0, [r7, #28]
        break;
 8005448:	e009      	b.n	800545e <UART_SetConfig+0x342>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800544a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800544e:	61fb      	str	r3, [r7, #28]
        break;
 8005450:	e005      	b.n	800545e <UART_SetConfig+0x342>
      default:
        pclk = 0U;
 8005452:	2300      	movs	r3, #0
 8005454:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8005456:	2301      	movs	r3, #1
 8005458:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 800545c:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800545e:	69fb      	ldr	r3, [r7, #28]
 8005460:	2b00      	cmp	r3, #0
 8005462:	d077      	beq.n	8005554 <UART_SetConfig+0x438>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8005464:	69fb      	ldr	r3, [r7, #28]
 8005466:	005a      	lsls	r2, r3, #1
 8005468:	68fb      	ldr	r3, [r7, #12]
 800546a:	685b      	ldr	r3, [r3, #4]
 800546c:	085b      	lsrs	r3, r3, #1
 800546e:	441a      	add	r2, r3
 8005470:	68fb      	ldr	r3, [r7, #12]
 8005472:	685b      	ldr	r3, [r3, #4]
 8005474:	fbb2 f3f3 	udiv	r3, r2, r3
 8005478:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800547a:	69bb      	ldr	r3, [r7, #24]
 800547c:	2b0f      	cmp	r3, #15
 800547e:	d916      	bls.n	80054ae <UART_SetConfig+0x392>
 8005480:	69bb      	ldr	r3, [r7, #24]
 8005482:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005486:	d212      	bcs.n	80054ae <UART_SetConfig+0x392>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8005488:	69bb      	ldr	r3, [r7, #24]
 800548a:	b29b      	uxth	r3, r3
 800548c:	f023 030f 	bic.w	r3, r3, #15
 8005490:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8005492:	69bb      	ldr	r3, [r7, #24]
 8005494:	085b      	lsrs	r3, r3, #1
 8005496:	b29b      	uxth	r3, r3
 8005498:	f003 0307 	and.w	r3, r3, #7
 800549c:	b29a      	uxth	r2, r3
 800549e:	8afb      	ldrh	r3, [r7, #22]
 80054a0:	4313      	orrs	r3, r2
 80054a2:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 80054a4:	68fb      	ldr	r3, [r7, #12]
 80054a6:	681b      	ldr	r3, [r3, #0]
 80054a8:	8afa      	ldrh	r2, [r7, #22]
 80054aa:	60da      	str	r2, [r3, #12]
 80054ac:	e052      	b.n	8005554 <UART_SetConfig+0x438>
      }
      else
      {
        ret = HAL_ERROR;
 80054ae:	2301      	movs	r3, #1
 80054b0:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 80054b4:	e04e      	b.n	8005554 <UART_SetConfig+0x438>
      }
    }
  }
  else
  {
    switch (clocksource)
 80054b6:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80054ba:	2b08      	cmp	r3, #8
 80054bc:	d827      	bhi.n	800550e <UART_SetConfig+0x3f2>
 80054be:	a201      	add	r2, pc, #4	@ (adr r2, 80054c4 <UART_SetConfig+0x3a8>)
 80054c0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80054c4:	080054e9 	.word	0x080054e9
 80054c8:	080054f1 	.word	0x080054f1
 80054cc:	080054f9 	.word	0x080054f9
 80054d0:	0800550f 	.word	0x0800550f
 80054d4:	080054ff 	.word	0x080054ff
 80054d8:	0800550f 	.word	0x0800550f
 80054dc:	0800550f 	.word	0x0800550f
 80054e0:	0800550f 	.word	0x0800550f
 80054e4:	08005507 	.word	0x08005507
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80054e8:	f7fe f98e 	bl	8003808 <HAL_RCC_GetPCLK1Freq>
 80054ec:	61f8      	str	r0, [r7, #28]
        break;
 80054ee:	e014      	b.n	800551a <UART_SetConfig+0x3fe>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80054f0:	f7fe f9a0 	bl	8003834 <HAL_RCC_GetPCLK2Freq>
 80054f4:	61f8      	str	r0, [r7, #28]
        break;
 80054f6:	e010      	b.n	800551a <UART_SetConfig+0x3fe>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80054f8:	4b1d      	ldr	r3, [pc, #116]	@ (8005570 <UART_SetConfig+0x454>)
 80054fa:	61fb      	str	r3, [r7, #28]
        break;
 80054fc:	e00d      	b.n	800551a <UART_SetConfig+0x3fe>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80054fe:	f7fe f8eb 	bl	80036d8 <HAL_RCC_GetSysClockFreq>
 8005502:	61f8      	str	r0, [r7, #28]
        break;
 8005504:	e009      	b.n	800551a <UART_SetConfig+0x3fe>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005506:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800550a:	61fb      	str	r3, [r7, #28]
        break;
 800550c:	e005      	b.n	800551a <UART_SetConfig+0x3fe>
      default:
        pclk = 0U;
 800550e:	2300      	movs	r3, #0
 8005510:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8005512:	2301      	movs	r3, #1
 8005514:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8005518:	bf00      	nop
    }

    if (pclk != 0U)
 800551a:	69fb      	ldr	r3, [r7, #28]
 800551c:	2b00      	cmp	r3, #0
 800551e:	d019      	beq.n	8005554 <UART_SetConfig+0x438>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8005520:	68fb      	ldr	r3, [r7, #12]
 8005522:	685b      	ldr	r3, [r3, #4]
 8005524:	085a      	lsrs	r2, r3, #1
 8005526:	69fb      	ldr	r3, [r7, #28]
 8005528:	441a      	add	r2, r3
 800552a:	68fb      	ldr	r3, [r7, #12]
 800552c:	685b      	ldr	r3, [r3, #4]
 800552e:	fbb2 f3f3 	udiv	r3, r2, r3
 8005532:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005534:	69bb      	ldr	r3, [r7, #24]
 8005536:	2b0f      	cmp	r3, #15
 8005538:	d909      	bls.n	800554e <UART_SetConfig+0x432>
 800553a:	69bb      	ldr	r3, [r7, #24]
 800553c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005540:	d205      	bcs.n	800554e <UART_SetConfig+0x432>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8005542:	69bb      	ldr	r3, [r7, #24]
 8005544:	b29a      	uxth	r2, r3
 8005546:	68fb      	ldr	r3, [r7, #12]
 8005548:	681b      	ldr	r3, [r3, #0]
 800554a:	60da      	str	r2, [r3, #12]
 800554c:	e002      	b.n	8005554 <UART_SetConfig+0x438>
      }
      else
      {
        ret = HAL_ERROR;
 800554e:	2301      	movs	r3, #1
 8005550:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8005554:	68fb      	ldr	r3, [r7, #12]
 8005556:	2200      	movs	r2, #0
 8005558:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 800555a:	68fb      	ldr	r3, [r7, #12]
 800555c:	2200      	movs	r2, #0
 800555e:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8005560:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 8005564:	4618      	mov	r0, r3
 8005566:	3728      	adds	r7, #40	@ 0x28
 8005568:	46bd      	mov	sp, r7
 800556a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800556e:	bf00      	nop
 8005570:	00f42400 	.word	0x00f42400

08005574 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8005574:	b480      	push	{r7}
 8005576:	b083      	sub	sp, #12
 8005578:	af00      	add	r7, sp, #0
 800557a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005580:	f003 0308 	and.w	r3, r3, #8
 8005584:	2b00      	cmp	r3, #0
 8005586:	d00a      	beq.n	800559e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	681b      	ldr	r3, [r3, #0]
 800558c:	685b      	ldr	r3, [r3, #4]
 800558e:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005596:	687b      	ldr	r3, [r7, #4]
 8005598:	681b      	ldr	r3, [r3, #0]
 800559a:	430a      	orrs	r2, r1
 800559c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80055a2:	f003 0301 	and.w	r3, r3, #1
 80055a6:	2b00      	cmp	r3, #0
 80055a8:	d00a      	beq.n	80055c0 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	681b      	ldr	r3, [r3, #0]
 80055ae:	685b      	ldr	r3, [r3, #4]
 80055b0:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	681b      	ldr	r3, [r3, #0]
 80055bc:	430a      	orrs	r2, r1
 80055be:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80055c4:	f003 0302 	and.w	r3, r3, #2
 80055c8:	2b00      	cmp	r3, #0
 80055ca:	d00a      	beq.n	80055e2 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80055cc:	687b      	ldr	r3, [r7, #4]
 80055ce:	681b      	ldr	r3, [r3, #0]
 80055d0:	685b      	ldr	r3, [r3, #4]
 80055d2:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80055d6:	687b      	ldr	r3, [r7, #4]
 80055d8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80055da:	687b      	ldr	r3, [r7, #4]
 80055dc:	681b      	ldr	r3, [r3, #0]
 80055de:	430a      	orrs	r2, r1
 80055e0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80055e2:	687b      	ldr	r3, [r7, #4]
 80055e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80055e6:	f003 0304 	and.w	r3, r3, #4
 80055ea:	2b00      	cmp	r3, #0
 80055ec:	d00a      	beq.n	8005604 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	681b      	ldr	r3, [r3, #0]
 80055f2:	685b      	ldr	r3, [r3, #4]
 80055f4:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	681b      	ldr	r3, [r3, #0]
 8005600:	430a      	orrs	r2, r1
 8005602:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005608:	f003 0310 	and.w	r3, r3, #16
 800560c:	2b00      	cmp	r3, #0
 800560e:	d00a      	beq.n	8005626 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8005610:	687b      	ldr	r3, [r7, #4]
 8005612:	681b      	ldr	r3, [r3, #0]
 8005614:	689b      	ldr	r3, [r3, #8]
 8005616:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800561a:	687b      	ldr	r3, [r7, #4]
 800561c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800561e:	687b      	ldr	r3, [r7, #4]
 8005620:	681b      	ldr	r3, [r3, #0]
 8005622:	430a      	orrs	r2, r1
 8005624:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800562a:	f003 0320 	and.w	r3, r3, #32
 800562e:	2b00      	cmp	r3, #0
 8005630:	d00a      	beq.n	8005648 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	681b      	ldr	r3, [r3, #0]
 8005636:	689b      	ldr	r3, [r3, #8]
 8005638:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800563c:	687b      	ldr	r3, [r7, #4]
 800563e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	681b      	ldr	r3, [r3, #0]
 8005644:	430a      	orrs	r2, r1
 8005646:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800564c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005650:	2b00      	cmp	r3, #0
 8005652:	d01a      	beq.n	800568a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	681b      	ldr	r3, [r3, #0]
 8005658:	685b      	ldr	r3, [r3, #4]
 800565a:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8005662:	687b      	ldr	r3, [r7, #4]
 8005664:	681b      	ldr	r3, [r3, #0]
 8005666:	430a      	orrs	r2, r1
 8005668:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800566a:	687b      	ldr	r3, [r7, #4]
 800566c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800566e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005672:	d10a      	bne.n	800568a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8005674:	687b      	ldr	r3, [r7, #4]
 8005676:	681b      	ldr	r3, [r3, #0]
 8005678:	685b      	ldr	r3, [r3, #4]
 800567a:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800567e:	687b      	ldr	r3, [r7, #4]
 8005680:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	681b      	ldr	r3, [r3, #0]
 8005686:	430a      	orrs	r2, r1
 8005688:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800568a:	687b      	ldr	r3, [r7, #4]
 800568c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800568e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005692:	2b00      	cmp	r3, #0
 8005694:	d00a      	beq.n	80056ac <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	681b      	ldr	r3, [r3, #0]
 800569a:	685b      	ldr	r3, [r3, #4]
 800569c:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80056a4:	687b      	ldr	r3, [r7, #4]
 80056a6:	681b      	ldr	r3, [r3, #0]
 80056a8:	430a      	orrs	r2, r1
 80056aa:	605a      	str	r2, [r3, #4]
  }
}
 80056ac:	bf00      	nop
 80056ae:	370c      	adds	r7, #12
 80056b0:	46bd      	mov	sp, r7
 80056b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056b6:	4770      	bx	lr

080056b8 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80056b8:	b580      	push	{r7, lr}
 80056ba:	b098      	sub	sp, #96	@ 0x60
 80056bc:	af02      	add	r7, sp, #8
 80056be:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80056c0:	687b      	ldr	r3, [r7, #4]
 80056c2:	2200      	movs	r2, #0
 80056c4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80056c8:	f7fc feb6 	bl	8002438 <HAL_GetTick>
 80056cc:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80056ce:	687b      	ldr	r3, [r7, #4]
 80056d0:	681b      	ldr	r3, [r3, #0]
 80056d2:	681b      	ldr	r3, [r3, #0]
 80056d4:	f003 0308 	and.w	r3, r3, #8
 80056d8:	2b08      	cmp	r3, #8
 80056da:	d12e      	bne.n	800573a <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80056dc:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80056e0:	9300      	str	r3, [sp, #0]
 80056e2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80056e4:	2200      	movs	r2, #0
 80056e6:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80056ea:	6878      	ldr	r0, [r7, #4]
 80056ec:	f000 f88c 	bl	8005808 <UART_WaitOnFlagUntilTimeout>
 80056f0:	4603      	mov	r3, r0
 80056f2:	2b00      	cmp	r3, #0
 80056f4:	d021      	beq.n	800573a <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 80056f6:	687b      	ldr	r3, [r7, #4]
 80056f8:	681b      	ldr	r3, [r3, #0]
 80056fa:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80056fc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80056fe:	e853 3f00 	ldrex	r3, [r3]
 8005702:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8005704:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005706:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800570a:	653b      	str	r3, [r7, #80]	@ 0x50
 800570c:	687b      	ldr	r3, [r7, #4]
 800570e:	681b      	ldr	r3, [r3, #0]
 8005710:	461a      	mov	r2, r3
 8005712:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005714:	647b      	str	r3, [r7, #68]	@ 0x44
 8005716:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005718:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800571a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800571c:	e841 2300 	strex	r3, r2, [r1]
 8005720:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8005722:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005724:	2b00      	cmp	r3, #0
 8005726:	d1e6      	bne.n	80056f6 <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 8005728:	687b      	ldr	r3, [r7, #4]
 800572a:	2220      	movs	r2, #32
 800572c:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	2200      	movs	r2, #0
 8005732:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005736:	2303      	movs	r3, #3
 8005738:	e062      	b.n	8005800 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800573a:	687b      	ldr	r3, [r7, #4]
 800573c:	681b      	ldr	r3, [r3, #0]
 800573e:	681b      	ldr	r3, [r3, #0]
 8005740:	f003 0304 	and.w	r3, r3, #4
 8005744:	2b04      	cmp	r3, #4
 8005746:	d149      	bne.n	80057dc <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005748:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800574c:	9300      	str	r3, [sp, #0]
 800574e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005750:	2200      	movs	r2, #0
 8005752:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8005756:	6878      	ldr	r0, [r7, #4]
 8005758:	f000 f856 	bl	8005808 <UART_WaitOnFlagUntilTimeout>
 800575c:	4603      	mov	r3, r0
 800575e:	2b00      	cmp	r3, #0
 8005760:	d03c      	beq.n	80057dc <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005762:	687b      	ldr	r3, [r7, #4]
 8005764:	681b      	ldr	r3, [r3, #0]
 8005766:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005768:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800576a:	e853 3f00 	ldrex	r3, [r3]
 800576e:	623b      	str	r3, [r7, #32]
   return(result);
 8005770:	6a3b      	ldr	r3, [r7, #32]
 8005772:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005776:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005778:	687b      	ldr	r3, [r7, #4]
 800577a:	681b      	ldr	r3, [r3, #0]
 800577c:	461a      	mov	r2, r3
 800577e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005780:	633b      	str	r3, [r7, #48]	@ 0x30
 8005782:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005784:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005786:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005788:	e841 2300 	strex	r3, r2, [r1]
 800578c:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800578e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005790:	2b00      	cmp	r3, #0
 8005792:	d1e6      	bne.n	8005762 <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	681b      	ldr	r3, [r3, #0]
 8005798:	3308      	adds	r3, #8
 800579a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800579c:	693b      	ldr	r3, [r7, #16]
 800579e:	e853 3f00 	ldrex	r3, [r3]
 80057a2:	60fb      	str	r3, [r7, #12]
   return(result);
 80057a4:	68fb      	ldr	r3, [r7, #12]
 80057a6:	f023 0301 	bic.w	r3, r3, #1
 80057aa:	64bb      	str	r3, [r7, #72]	@ 0x48
 80057ac:	687b      	ldr	r3, [r7, #4]
 80057ae:	681b      	ldr	r3, [r3, #0]
 80057b0:	3308      	adds	r3, #8
 80057b2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80057b4:	61fa      	str	r2, [r7, #28]
 80057b6:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80057b8:	69b9      	ldr	r1, [r7, #24]
 80057ba:	69fa      	ldr	r2, [r7, #28]
 80057bc:	e841 2300 	strex	r3, r2, [r1]
 80057c0:	617b      	str	r3, [r7, #20]
   return(result);
 80057c2:	697b      	ldr	r3, [r7, #20]
 80057c4:	2b00      	cmp	r3, #0
 80057c6:	d1e5      	bne.n	8005794 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 80057c8:	687b      	ldr	r3, [r7, #4]
 80057ca:	2220      	movs	r2, #32
 80057cc:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 80057d0:	687b      	ldr	r3, [r7, #4]
 80057d2:	2200      	movs	r2, #0
 80057d4:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80057d8:	2303      	movs	r3, #3
 80057da:	e011      	b.n	8005800 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80057dc:	687b      	ldr	r3, [r7, #4]
 80057de:	2220      	movs	r2, #32
 80057e0:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 80057e2:	687b      	ldr	r3, [r7, #4]
 80057e4:	2220      	movs	r2, #32
 80057e6:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80057ea:	687b      	ldr	r3, [r7, #4]
 80057ec:	2200      	movs	r2, #0
 80057ee:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	2200      	movs	r2, #0
 80057f4:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 80057f6:	687b      	ldr	r3, [r7, #4]
 80057f8:	2200      	movs	r2, #0
 80057fa:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 80057fe:	2300      	movs	r3, #0
}
 8005800:	4618      	mov	r0, r3
 8005802:	3758      	adds	r7, #88	@ 0x58
 8005804:	46bd      	mov	sp, r7
 8005806:	bd80      	pop	{r7, pc}

08005808 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8005808:	b580      	push	{r7, lr}
 800580a:	b084      	sub	sp, #16
 800580c:	af00      	add	r7, sp, #0
 800580e:	60f8      	str	r0, [r7, #12]
 8005810:	60b9      	str	r1, [r7, #8]
 8005812:	603b      	str	r3, [r7, #0]
 8005814:	4613      	mov	r3, r2
 8005816:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005818:	e04f      	b.n	80058ba <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800581a:	69bb      	ldr	r3, [r7, #24]
 800581c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005820:	d04b      	beq.n	80058ba <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005822:	f7fc fe09 	bl	8002438 <HAL_GetTick>
 8005826:	4602      	mov	r2, r0
 8005828:	683b      	ldr	r3, [r7, #0]
 800582a:	1ad3      	subs	r3, r2, r3
 800582c:	69ba      	ldr	r2, [r7, #24]
 800582e:	429a      	cmp	r2, r3
 8005830:	d302      	bcc.n	8005838 <UART_WaitOnFlagUntilTimeout+0x30>
 8005832:	69bb      	ldr	r3, [r7, #24]
 8005834:	2b00      	cmp	r3, #0
 8005836:	d101      	bne.n	800583c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8005838:	2303      	movs	r3, #3
 800583a:	e04e      	b.n	80058da <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800583c:	68fb      	ldr	r3, [r7, #12]
 800583e:	681b      	ldr	r3, [r3, #0]
 8005840:	681b      	ldr	r3, [r3, #0]
 8005842:	f003 0304 	and.w	r3, r3, #4
 8005846:	2b00      	cmp	r3, #0
 8005848:	d037      	beq.n	80058ba <UART_WaitOnFlagUntilTimeout+0xb2>
 800584a:	68bb      	ldr	r3, [r7, #8]
 800584c:	2b80      	cmp	r3, #128	@ 0x80
 800584e:	d034      	beq.n	80058ba <UART_WaitOnFlagUntilTimeout+0xb2>
 8005850:	68bb      	ldr	r3, [r7, #8]
 8005852:	2b40      	cmp	r3, #64	@ 0x40
 8005854:	d031      	beq.n	80058ba <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8005856:	68fb      	ldr	r3, [r7, #12]
 8005858:	681b      	ldr	r3, [r3, #0]
 800585a:	69db      	ldr	r3, [r3, #28]
 800585c:	f003 0308 	and.w	r3, r3, #8
 8005860:	2b08      	cmp	r3, #8
 8005862:	d110      	bne.n	8005886 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8005864:	68fb      	ldr	r3, [r7, #12]
 8005866:	681b      	ldr	r3, [r3, #0]
 8005868:	2208      	movs	r2, #8
 800586a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800586c:	68f8      	ldr	r0, [r7, #12]
 800586e:	f000 f8ff 	bl	8005a70 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8005872:	68fb      	ldr	r3, [r7, #12]
 8005874:	2208      	movs	r2, #8
 8005876:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800587a:	68fb      	ldr	r3, [r7, #12]
 800587c:	2200      	movs	r2, #0
 800587e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 8005882:	2301      	movs	r3, #1
 8005884:	e029      	b.n	80058da <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8005886:	68fb      	ldr	r3, [r7, #12]
 8005888:	681b      	ldr	r3, [r3, #0]
 800588a:	69db      	ldr	r3, [r3, #28]
 800588c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005890:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005894:	d111      	bne.n	80058ba <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005896:	68fb      	ldr	r3, [r7, #12]
 8005898:	681b      	ldr	r3, [r3, #0]
 800589a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800589e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80058a0:	68f8      	ldr	r0, [r7, #12]
 80058a2:	f000 f8e5 	bl	8005a70 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80058a6:	68fb      	ldr	r3, [r7, #12]
 80058a8:	2220      	movs	r2, #32
 80058aa:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80058ae:	68fb      	ldr	r3, [r7, #12]
 80058b0:	2200      	movs	r2, #0
 80058b2:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 80058b6:	2303      	movs	r3, #3
 80058b8:	e00f      	b.n	80058da <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80058ba:	68fb      	ldr	r3, [r7, #12]
 80058bc:	681b      	ldr	r3, [r3, #0]
 80058be:	69da      	ldr	r2, [r3, #28]
 80058c0:	68bb      	ldr	r3, [r7, #8]
 80058c2:	4013      	ands	r3, r2
 80058c4:	68ba      	ldr	r2, [r7, #8]
 80058c6:	429a      	cmp	r2, r3
 80058c8:	bf0c      	ite	eq
 80058ca:	2301      	moveq	r3, #1
 80058cc:	2300      	movne	r3, #0
 80058ce:	b2db      	uxtb	r3, r3
 80058d0:	461a      	mov	r2, r3
 80058d2:	79fb      	ldrb	r3, [r7, #7]
 80058d4:	429a      	cmp	r2, r3
 80058d6:	d0a0      	beq.n	800581a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80058d8:	2300      	movs	r3, #0
}
 80058da:	4618      	mov	r0, r3
 80058dc:	3710      	adds	r7, #16
 80058de:	46bd      	mov	sp, r7
 80058e0:	bd80      	pop	{r7, pc}
	...

080058e4 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80058e4:	b480      	push	{r7}
 80058e6:	b097      	sub	sp, #92	@ 0x5c
 80058e8:	af00      	add	r7, sp, #0
 80058ea:	60f8      	str	r0, [r7, #12]
 80058ec:	60b9      	str	r1, [r7, #8]
 80058ee:	4613      	mov	r3, r2
 80058f0:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 80058f2:	68fb      	ldr	r3, [r7, #12]
 80058f4:	68ba      	ldr	r2, [r7, #8]
 80058f6:	655a      	str	r2, [r3, #84]	@ 0x54
  huart->RxXferSize  = Size;
 80058f8:	68fb      	ldr	r3, [r7, #12]
 80058fa:	88fa      	ldrh	r2, [r7, #6]
 80058fc:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58
  huart->RxXferCount = Size;
 8005900:	68fb      	ldr	r3, [r7, #12]
 8005902:	88fa      	ldrh	r2, [r7, #6]
 8005904:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
  huart->RxISR       = NULL;
 8005908:	68fb      	ldr	r3, [r7, #12]
 800590a:	2200      	movs	r2, #0
 800590c:	669a      	str	r2, [r3, #104]	@ 0x68

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 800590e:	68fb      	ldr	r3, [r7, #12]
 8005910:	689b      	ldr	r3, [r3, #8]
 8005912:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005916:	d10e      	bne.n	8005936 <UART_Start_Receive_IT+0x52>
 8005918:	68fb      	ldr	r3, [r7, #12]
 800591a:	691b      	ldr	r3, [r3, #16]
 800591c:	2b00      	cmp	r3, #0
 800591e:	d105      	bne.n	800592c <UART_Start_Receive_IT+0x48>
 8005920:	68fb      	ldr	r3, [r7, #12]
 8005922:	f240 12ff 	movw	r2, #511	@ 0x1ff
 8005926:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 800592a:	e02d      	b.n	8005988 <UART_Start_Receive_IT+0xa4>
 800592c:	68fb      	ldr	r3, [r7, #12]
 800592e:	22ff      	movs	r2, #255	@ 0xff
 8005930:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8005934:	e028      	b.n	8005988 <UART_Start_Receive_IT+0xa4>
 8005936:	68fb      	ldr	r3, [r7, #12]
 8005938:	689b      	ldr	r3, [r3, #8]
 800593a:	2b00      	cmp	r3, #0
 800593c:	d10d      	bne.n	800595a <UART_Start_Receive_IT+0x76>
 800593e:	68fb      	ldr	r3, [r7, #12]
 8005940:	691b      	ldr	r3, [r3, #16]
 8005942:	2b00      	cmp	r3, #0
 8005944:	d104      	bne.n	8005950 <UART_Start_Receive_IT+0x6c>
 8005946:	68fb      	ldr	r3, [r7, #12]
 8005948:	22ff      	movs	r2, #255	@ 0xff
 800594a:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 800594e:	e01b      	b.n	8005988 <UART_Start_Receive_IT+0xa4>
 8005950:	68fb      	ldr	r3, [r7, #12]
 8005952:	227f      	movs	r2, #127	@ 0x7f
 8005954:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8005958:	e016      	b.n	8005988 <UART_Start_Receive_IT+0xa4>
 800595a:	68fb      	ldr	r3, [r7, #12]
 800595c:	689b      	ldr	r3, [r3, #8]
 800595e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005962:	d10d      	bne.n	8005980 <UART_Start_Receive_IT+0x9c>
 8005964:	68fb      	ldr	r3, [r7, #12]
 8005966:	691b      	ldr	r3, [r3, #16]
 8005968:	2b00      	cmp	r3, #0
 800596a:	d104      	bne.n	8005976 <UART_Start_Receive_IT+0x92>
 800596c:	68fb      	ldr	r3, [r7, #12]
 800596e:	227f      	movs	r2, #127	@ 0x7f
 8005970:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8005974:	e008      	b.n	8005988 <UART_Start_Receive_IT+0xa4>
 8005976:	68fb      	ldr	r3, [r7, #12]
 8005978:	223f      	movs	r2, #63	@ 0x3f
 800597a:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 800597e:	e003      	b.n	8005988 <UART_Start_Receive_IT+0xa4>
 8005980:	68fb      	ldr	r3, [r7, #12]
 8005982:	2200      	movs	r2, #0
 8005984:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005988:	68fb      	ldr	r3, [r7, #12]
 800598a:	2200      	movs	r2, #0
 800598c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8005990:	68fb      	ldr	r3, [r7, #12]
 8005992:	2222      	movs	r2, #34	@ 0x22
 8005994:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005998:	68fb      	ldr	r3, [r7, #12]
 800599a:	681b      	ldr	r3, [r3, #0]
 800599c:	3308      	adds	r3, #8
 800599e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80059a0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80059a2:	e853 3f00 	ldrex	r3, [r3]
 80059a6:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80059a8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80059aa:	f043 0301 	orr.w	r3, r3, #1
 80059ae:	657b      	str	r3, [r7, #84]	@ 0x54
 80059b0:	68fb      	ldr	r3, [r7, #12]
 80059b2:	681b      	ldr	r3, [r3, #0]
 80059b4:	3308      	adds	r3, #8
 80059b6:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80059b8:	64ba      	str	r2, [r7, #72]	@ 0x48
 80059ba:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80059bc:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 80059be:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80059c0:	e841 2300 	strex	r3, r2, [r1]
 80059c4:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 80059c6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80059c8:	2b00      	cmp	r3, #0
 80059ca:	d1e5      	bne.n	8005998 <UART_Start_Receive_IT+0xb4>
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
    }
  }
#else
  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80059cc:	68fb      	ldr	r3, [r7, #12]
 80059ce:	689b      	ldr	r3, [r3, #8]
 80059d0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80059d4:	d107      	bne.n	80059e6 <UART_Start_Receive_IT+0x102>
 80059d6:	68fb      	ldr	r3, [r7, #12]
 80059d8:	691b      	ldr	r3, [r3, #16]
 80059da:	2b00      	cmp	r3, #0
 80059dc:	d103      	bne.n	80059e6 <UART_Start_Receive_IT+0x102>
  {
    huart->RxISR = UART_RxISR_16BIT;
 80059de:	68fb      	ldr	r3, [r7, #12]
 80059e0:	4a21      	ldr	r2, [pc, #132]	@ (8005a68 <UART_Start_Receive_IT+0x184>)
 80059e2:	669a      	str	r2, [r3, #104]	@ 0x68
 80059e4:	e002      	b.n	80059ec <UART_Start_Receive_IT+0x108>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 80059e6:	68fb      	ldr	r3, [r7, #12]
 80059e8:	4a20      	ldr	r2, [pc, #128]	@ (8005a6c <UART_Start_Receive_IT+0x188>)
 80059ea:	669a      	str	r2, [r3, #104]	@ 0x68
  }

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 80059ec:	68fb      	ldr	r3, [r7, #12]
 80059ee:	691b      	ldr	r3, [r3, #16]
 80059f0:	2b00      	cmp	r3, #0
 80059f2:	d019      	beq.n	8005a28 <UART_Start_Receive_IT+0x144>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 80059f4:	68fb      	ldr	r3, [r7, #12]
 80059f6:	681b      	ldr	r3, [r3, #0]
 80059f8:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80059fa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80059fc:	e853 3f00 	ldrex	r3, [r3]
 8005a00:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8005a02:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a04:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 8005a08:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005a0a:	68fb      	ldr	r3, [r7, #12]
 8005a0c:	681b      	ldr	r3, [r3, #0]
 8005a0e:	461a      	mov	r2, r3
 8005a10:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005a12:	637b      	str	r3, [r7, #52]	@ 0x34
 8005a14:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005a16:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8005a18:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8005a1a:	e841 2300 	strex	r3, r2, [r1]
 8005a1e:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 8005a20:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005a22:	2b00      	cmp	r3, #0
 8005a24:	d1e6      	bne.n	80059f4 <UART_Start_Receive_IT+0x110>
 8005a26:	e018      	b.n	8005a5a <UART_Start_Receive_IT+0x176>
  }
  else
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
 8005a28:	68fb      	ldr	r3, [r7, #12]
 8005a2a:	681b      	ldr	r3, [r3, #0]
 8005a2c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005a2e:	697b      	ldr	r3, [r7, #20]
 8005a30:	e853 3f00 	ldrex	r3, [r3]
 8005a34:	613b      	str	r3, [r7, #16]
   return(result);
 8005a36:	693b      	ldr	r3, [r7, #16]
 8005a38:	f043 0320 	orr.w	r3, r3, #32
 8005a3c:	653b      	str	r3, [r7, #80]	@ 0x50
 8005a3e:	68fb      	ldr	r3, [r7, #12]
 8005a40:	681b      	ldr	r3, [r3, #0]
 8005a42:	461a      	mov	r2, r3
 8005a44:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005a46:	623b      	str	r3, [r7, #32]
 8005a48:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005a4a:	69f9      	ldr	r1, [r7, #28]
 8005a4c:	6a3a      	ldr	r2, [r7, #32]
 8005a4e:	e841 2300 	strex	r3, r2, [r1]
 8005a52:	61bb      	str	r3, [r7, #24]
   return(result);
 8005a54:	69bb      	ldr	r3, [r7, #24]
 8005a56:	2b00      	cmp	r3, #0
 8005a58:	d1e6      	bne.n	8005a28 <UART_Start_Receive_IT+0x144>
  }
#endif /* USART_CR1_FIFOEN */
  return HAL_OK;
 8005a5a:	2300      	movs	r3, #0
}
 8005a5c:	4618      	mov	r0, r3
 8005a5e:	375c      	adds	r7, #92	@ 0x5c
 8005a60:	46bd      	mov	sp, r7
 8005a62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a66:	4770      	bx	lr
 8005a68:	08005d61 	.word	0x08005d61
 8005a6c:	08005ba9 	.word	0x08005ba9

08005a70 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005a70:	b480      	push	{r7}
 8005a72:	b095      	sub	sp, #84	@ 0x54
 8005a74:	af00      	add	r7, sp, #0
 8005a76:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	681b      	ldr	r3, [r3, #0]
 8005a7c:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005a7e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005a80:	e853 3f00 	ldrex	r3, [r3]
 8005a84:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8005a86:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005a88:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005a8c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005a8e:	687b      	ldr	r3, [r7, #4]
 8005a90:	681b      	ldr	r3, [r3, #0]
 8005a92:	461a      	mov	r2, r3
 8005a94:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005a96:	643b      	str	r3, [r7, #64]	@ 0x40
 8005a98:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005a9a:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8005a9c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005a9e:	e841 2300 	strex	r3, r2, [r1]
 8005aa2:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8005aa4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005aa6:	2b00      	cmp	r3, #0
 8005aa8:	d1e6      	bne.n	8005a78 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	681b      	ldr	r3, [r3, #0]
 8005aae:	3308      	adds	r3, #8
 8005ab0:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005ab2:	6a3b      	ldr	r3, [r7, #32]
 8005ab4:	e853 3f00 	ldrex	r3, [r3]
 8005ab8:	61fb      	str	r3, [r7, #28]
   return(result);
 8005aba:	69fb      	ldr	r3, [r7, #28]
 8005abc:	f023 0301 	bic.w	r3, r3, #1
 8005ac0:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005ac2:	687b      	ldr	r3, [r7, #4]
 8005ac4:	681b      	ldr	r3, [r3, #0]
 8005ac6:	3308      	adds	r3, #8
 8005ac8:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005aca:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005acc:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005ace:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005ad0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005ad2:	e841 2300 	strex	r3, r2, [r1]
 8005ad6:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8005ad8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005ada:	2b00      	cmp	r3, #0
 8005adc:	d1e5      	bne.n	8005aaa <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005ade:	687b      	ldr	r3, [r7, #4]
 8005ae0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005ae2:	2b01      	cmp	r3, #1
 8005ae4:	d118      	bne.n	8005b18 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005ae6:	687b      	ldr	r3, [r7, #4]
 8005ae8:	681b      	ldr	r3, [r3, #0]
 8005aea:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005aec:	68fb      	ldr	r3, [r7, #12]
 8005aee:	e853 3f00 	ldrex	r3, [r3]
 8005af2:	60bb      	str	r3, [r7, #8]
   return(result);
 8005af4:	68bb      	ldr	r3, [r7, #8]
 8005af6:	f023 0310 	bic.w	r3, r3, #16
 8005afa:	647b      	str	r3, [r7, #68]	@ 0x44
 8005afc:	687b      	ldr	r3, [r7, #4]
 8005afe:	681b      	ldr	r3, [r3, #0]
 8005b00:	461a      	mov	r2, r3
 8005b02:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005b04:	61bb      	str	r3, [r7, #24]
 8005b06:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b08:	6979      	ldr	r1, [r7, #20]
 8005b0a:	69ba      	ldr	r2, [r7, #24]
 8005b0c:	e841 2300 	strex	r3, r2, [r1]
 8005b10:	613b      	str	r3, [r7, #16]
   return(result);
 8005b12:	693b      	ldr	r3, [r7, #16]
 8005b14:	2b00      	cmp	r3, #0
 8005b16:	d1e6      	bne.n	8005ae6 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	2220      	movs	r2, #32
 8005b1c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005b20:	687b      	ldr	r3, [r7, #4]
 8005b22:	2200      	movs	r2, #0
 8005b24:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8005b26:	687b      	ldr	r3, [r7, #4]
 8005b28:	2200      	movs	r2, #0
 8005b2a:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8005b2c:	bf00      	nop
 8005b2e:	3754      	adds	r7, #84	@ 0x54
 8005b30:	46bd      	mov	sp, r7
 8005b32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b36:	4770      	bx	lr

08005b38 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005b38:	b580      	push	{r7, lr}
 8005b3a:	b084      	sub	sp, #16
 8005b3c:	af00      	add	r7, sp, #0
 8005b3e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8005b40:	687b      	ldr	r3, [r7, #4]
 8005b42:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005b44:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005b46:	68f8      	ldr	r0, [r7, #12]
 8005b48:	f7ff fade 	bl	8005108 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005b4c:	bf00      	nop
 8005b4e:	3710      	adds	r7, #16
 8005b50:	46bd      	mov	sp, r7
 8005b52:	bd80      	pop	{r7, pc}

08005b54 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8005b54:	b580      	push	{r7, lr}
 8005b56:	b088      	sub	sp, #32
 8005b58:	af00      	add	r7, sp, #0
 8005b5a:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8005b5c:	687b      	ldr	r3, [r7, #4]
 8005b5e:	681b      	ldr	r3, [r3, #0]
 8005b60:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005b62:	68fb      	ldr	r3, [r7, #12]
 8005b64:	e853 3f00 	ldrex	r3, [r3]
 8005b68:	60bb      	str	r3, [r7, #8]
   return(result);
 8005b6a:	68bb      	ldr	r3, [r7, #8]
 8005b6c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005b70:	61fb      	str	r3, [r7, #28]
 8005b72:	687b      	ldr	r3, [r7, #4]
 8005b74:	681b      	ldr	r3, [r3, #0]
 8005b76:	461a      	mov	r2, r3
 8005b78:	69fb      	ldr	r3, [r7, #28]
 8005b7a:	61bb      	str	r3, [r7, #24]
 8005b7c:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b7e:	6979      	ldr	r1, [r7, #20]
 8005b80:	69ba      	ldr	r2, [r7, #24]
 8005b82:	e841 2300 	strex	r3, r2, [r1]
 8005b86:	613b      	str	r3, [r7, #16]
   return(result);
 8005b88:	693b      	ldr	r3, [r7, #16]
 8005b8a:	2b00      	cmp	r3, #0
 8005b8c:	d1e6      	bne.n	8005b5c <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005b8e:	687b      	ldr	r3, [r7, #4]
 8005b90:	2220      	movs	r2, #32
 8005b92:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8005b94:	687b      	ldr	r3, [r7, #4]
 8005b96:	2200      	movs	r2, #0
 8005b98:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8005b9a:	6878      	ldr	r0, [r7, #4]
 8005b9c:	f7ff faa0 	bl	80050e0 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005ba0:	bf00      	nop
 8005ba2:	3720      	adds	r7, #32
 8005ba4:	46bd      	mov	sp, r7
 8005ba6:	bd80      	pop	{r7, pc}

08005ba8 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8005ba8:	b580      	push	{r7, lr}
 8005baa:	b09c      	sub	sp, #112	@ 0x70
 8005bac:	af00      	add	r7, sp, #0
 8005bae:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8005bb0:	687b      	ldr	r3, [r7, #4]
 8005bb2:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8005bb6:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8005bba:	687b      	ldr	r3, [r7, #4]
 8005bbc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005bc0:	2b22      	cmp	r3, #34	@ 0x22
 8005bc2:	f040 80be 	bne.w	8005d42 <UART_RxISR_8BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8005bc6:	687b      	ldr	r3, [r7, #4]
 8005bc8:	681b      	ldr	r3, [r3, #0]
 8005bca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005bcc:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8005bd0:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 8005bd4:	b2d9      	uxtb	r1, r3
 8005bd6:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8005bda:	b2da      	uxtb	r2, r3
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005be0:	400a      	ands	r2, r1
 8005be2:	b2d2      	uxtb	r2, r2
 8005be4:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8005be6:	687b      	ldr	r3, [r7, #4]
 8005be8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005bea:	1c5a      	adds	r2, r3, #1
 8005bec:	687b      	ldr	r3, [r7, #4]
 8005bee:	655a      	str	r2, [r3, #84]	@ 0x54
    huart->RxXferCount--;
 8005bf0:	687b      	ldr	r3, [r7, #4]
 8005bf2:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8005bf6:	b29b      	uxth	r3, r3
 8005bf8:	3b01      	subs	r3, #1
 8005bfa:	b29a      	uxth	r2, r3
 8005bfc:	687b      	ldr	r3, [r7, #4]
 8005bfe:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    if (huart->RxXferCount == 0U)
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8005c08:	b29b      	uxth	r3, r3
 8005c0a:	2b00      	cmp	r3, #0
 8005c0c:	f040 80a1 	bne.w	8005d52 <UART_RxISR_8BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	681b      	ldr	r3, [r3, #0]
 8005c14:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005c16:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005c18:	e853 3f00 	ldrex	r3, [r3]
 8005c1c:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8005c1e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005c20:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005c24:	66bb      	str	r3, [r7, #104]	@ 0x68
 8005c26:	687b      	ldr	r3, [r7, #4]
 8005c28:	681b      	ldr	r3, [r3, #0]
 8005c2a:	461a      	mov	r2, r3
 8005c2c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8005c2e:	65bb      	str	r3, [r7, #88]	@ 0x58
 8005c30:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005c32:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8005c34:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8005c36:	e841 2300 	strex	r3, r2, [r1]
 8005c3a:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8005c3c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005c3e:	2b00      	cmp	r3, #0
 8005c40:	d1e6      	bne.n	8005c10 <UART_RxISR_8BIT+0x68>
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005c42:	687b      	ldr	r3, [r7, #4]
 8005c44:	681b      	ldr	r3, [r3, #0]
 8005c46:	3308      	adds	r3, #8
 8005c48:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005c4a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005c4c:	e853 3f00 	ldrex	r3, [r3]
 8005c50:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8005c52:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005c54:	f023 0301 	bic.w	r3, r3, #1
 8005c58:	667b      	str	r3, [r7, #100]	@ 0x64
 8005c5a:	687b      	ldr	r3, [r7, #4]
 8005c5c:	681b      	ldr	r3, [r3, #0]
 8005c5e:	3308      	adds	r3, #8
 8005c60:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8005c62:	647a      	str	r2, [r7, #68]	@ 0x44
 8005c64:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005c66:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8005c68:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005c6a:	e841 2300 	strex	r3, r2, [r1]
 8005c6e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8005c70:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005c72:	2b00      	cmp	r3, #0
 8005c74:	d1e5      	bne.n	8005c42 <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8005c76:	687b      	ldr	r3, [r7, #4]
 8005c78:	2220      	movs	r2, #32
 8005c7a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8005c7e:	687b      	ldr	r3, [r7, #4]
 8005c80:	2200      	movs	r2, #0
 8005c82:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	2200      	movs	r2, #0
 8005c88:	665a      	str	r2, [r3, #100]	@ 0x64

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8005c8a:	687b      	ldr	r3, [r7, #4]
 8005c8c:	681b      	ldr	r3, [r3, #0]
 8005c8e:	4a33      	ldr	r2, [pc, #204]	@ (8005d5c <UART_RxISR_8BIT+0x1b4>)
 8005c90:	4293      	cmp	r3, r2
 8005c92:	d01f      	beq.n	8005cd4 <UART_RxISR_8BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8005c94:	687b      	ldr	r3, [r7, #4]
 8005c96:	681b      	ldr	r3, [r3, #0]
 8005c98:	685b      	ldr	r3, [r3, #4]
 8005c9a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005c9e:	2b00      	cmp	r3, #0
 8005ca0:	d018      	beq.n	8005cd4 <UART_RxISR_8BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8005ca2:	687b      	ldr	r3, [r7, #4]
 8005ca4:	681b      	ldr	r3, [r3, #0]
 8005ca6:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005ca8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005caa:	e853 3f00 	ldrex	r3, [r3]
 8005cae:	623b      	str	r3, [r7, #32]
   return(result);
 8005cb0:	6a3b      	ldr	r3, [r7, #32]
 8005cb2:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8005cb6:	663b      	str	r3, [r7, #96]	@ 0x60
 8005cb8:	687b      	ldr	r3, [r7, #4]
 8005cba:	681b      	ldr	r3, [r3, #0]
 8005cbc:	461a      	mov	r2, r3
 8005cbe:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8005cc0:	633b      	str	r3, [r7, #48]	@ 0x30
 8005cc2:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005cc4:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005cc6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005cc8:	e841 2300 	strex	r3, r2, [r1]
 8005ccc:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8005cce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005cd0:	2b00      	cmp	r3, #0
 8005cd2:	d1e6      	bne.n	8005ca2 <UART_RxISR_8BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005cd4:	687b      	ldr	r3, [r7, #4]
 8005cd6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005cd8:	2b01      	cmp	r3, #1
 8005cda:	d12e      	bne.n	8005d3a <UART_RxISR_8BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005cdc:	687b      	ldr	r3, [r7, #4]
 8005cde:	2200      	movs	r2, #0
 8005ce0:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005ce2:	687b      	ldr	r3, [r7, #4]
 8005ce4:	681b      	ldr	r3, [r3, #0]
 8005ce6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005ce8:	693b      	ldr	r3, [r7, #16]
 8005cea:	e853 3f00 	ldrex	r3, [r3]
 8005cee:	60fb      	str	r3, [r7, #12]
   return(result);
 8005cf0:	68fb      	ldr	r3, [r7, #12]
 8005cf2:	f023 0310 	bic.w	r3, r3, #16
 8005cf6:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8005cf8:	687b      	ldr	r3, [r7, #4]
 8005cfa:	681b      	ldr	r3, [r3, #0]
 8005cfc:	461a      	mov	r2, r3
 8005cfe:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005d00:	61fb      	str	r3, [r7, #28]
 8005d02:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d04:	69b9      	ldr	r1, [r7, #24]
 8005d06:	69fa      	ldr	r2, [r7, #28]
 8005d08:	e841 2300 	strex	r3, r2, [r1]
 8005d0c:	617b      	str	r3, [r7, #20]
   return(result);
 8005d0e:	697b      	ldr	r3, [r7, #20]
 8005d10:	2b00      	cmp	r3, #0
 8005d12:	d1e6      	bne.n	8005ce2 <UART_RxISR_8BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8005d14:	687b      	ldr	r3, [r7, #4]
 8005d16:	681b      	ldr	r3, [r3, #0]
 8005d18:	69db      	ldr	r3, [r3, #28]
 8005d1a:	f003 0310 	and.w	r3, r3, #16
 8005d1e:	2b10      	cmp	r3, #16
 8005d20:	d103      	bne.n	8005d2a <UART_RxISR_8BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8005d22:	687b      	ldr	r3, [r7, #4]
 8005d24:	681b      	ldr	r3, [r3, #0]
 8005d26:	2210      	movs	r2, #16
 8005d28:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005d2a:	687b      	ldr	r3, [r7, #4]
 8005d2c:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8005d30:	4619      	mov	r1, r3
 8005d32:	6878      	ldr	r0, [r7, #4]
 8005d34:	f7fb fa60 	bl	80011f8 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8005d38:	e00b      	b.n	8005d52 <UART_RxISR_8BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 8005d3a:	6878      	ldr	r0, [r7, #4]
 8005d3c:	f7ff f9da 	bl	80050f4 <HAL_UART_RxCpltCallback>
}
 8005d40:	e007      	b.n	8005d52 <UART_RxISR_8BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8005d42:	687b      	ldr	r3, [r7, #4]
 8005d44:	681b      	ldr	r3, [r3, #0]
 8005d46:	699a      	ldr	r2, [r3, #24]
 8005d48:	687b      	ldr	r3, [r7, #4]
 8005d4a:	681b      	ldr	r3, [r3, #0]
 8005d4c:	f042 0208 	orr.w	r2, r2, #8
 8005d50:	619a      	str	r2, [r3, #24]
}
 8005d52:	bf00      	nop
 8005d54:	3770      	adds	r7, #112	@ 0x70
 8005d56:	46bd      	mov	sp, r7
 8005d58:	bd80      	pop	{r7, pc}
 8005d5a:	bf00      	nop
 8005d5c:	40008000 	.word	0x40008000

08005d60 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8005d60:	b580      	push	{r7, lr}
 8005d62:	b09c      	sub	sp, #112	@ 0x70
 8005d64:	af00      	add	r7, sp, #0
 8005d66:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8005d6e:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8005d72:	687b      	ldr	r3, [r7, #4]
 8005d74:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005d78:	2b22      	cmp	r3, #34	@ 0x22
 8005d7a:	f040 80be 	bne.w	8005efa <UART_RxISR_16BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8005d7e:	687b      	ldr	r3, [r7, #4]
 8005d80:	681b      	ldr	r3, [r3, #0]
 8005d82:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005d84:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005d8c:	66bb      	str	r3, [r7, #104]	@ 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 8005d8e:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 8005d92:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8005d96:	4013      	ands	r3, r2
 8005d98:	b29a      	uxth	r2, r3
 8005d9a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8005d9c:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8005d9e:	687b      	ldr	r3, [r7, #4]
 8005da0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005da2:	1c9a      	adds	r2, r3, #2
 8005da4:	687b      	ldr	r3, [r7, #4]
 8005da6:	655a      	str	r2, [r3, #84]	@ 0x54
    huart->RxXferCount--;
 8005da8:	687b      	ldr	r3, [r7, #4]
 8005daa:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8005dae:	b29b      	uxth	r3, r3
 8005db0:	3b01      	subs	r3, #1
 8005db2:	b29a      	uxth	r2, r3
 8005db4:	687b      	ldr	r3, [r7, #4]
 8005db6:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    if (huart->RxXferCount == 0U)
 8005dba:	687b      	ldr	r3, [r7, #4]
 8005dbc:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8005dc0:	b29b      	uxth	r3, r3
 8005dc2:	2b00      	cmp	r3, #0
 8005dc4:	f040 80a1 	bne.w	8005f0a <UART_RxISR_16BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005dc8:	687b      	ldr	r3, [r7, #4]
 8005dca:	681b      	ldr	r3, [r3, #0]
 8005dcc:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005dce:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005dd0:	e853 3f00 	ldrex	r3, [r3]
 8005dd4:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8005dd6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005dd8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005ddc:	667b      	str	r3, [r7, #100]	@ 0x64
 8005dde:	687b      	ldr	r3, [r7, #4]
 8005de0:	681b      	ldr	r3, [r3, #0]
 8005de2:	461a      	mov	r2, r3
 8005de4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005de6:	657b      	str	r3, [r7, #84]	@ 0x54
 8005de8:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005dea:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8005dec:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8005dee:	e841 2300 	strex	r3, r2, [r1]
 8005df2:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8005df4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005df6:	2b00      	cmp	r3, #0
 8005df8:	d1e6      	bne.n	8005dc8 <UART_RxISR_16BIT+0x68>
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005dfa:	687b      	ldr	r3, [r7, #4]
 8005dfc:	681b      	ldr	r3, [r3, #0]
 8005dfe:	3308      	adds	r3, #8
 8005e00:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005e02:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005e04:	e853 3f00 	ldrex	r3, [r3]
 8005e08:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8005e0a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005e0c:	f023 0301 	bic.w	r3, r3, #1
 8005e10:	663b      	str	r3, [r7, #96]	@ 0x60
 8005e12:	687b      	ldr	r3, [r7, #4]
 8005e14:	681b      	ldr	r3, [r3, #0]
 8005e16:	3308      	adds	r3, #8
 8005e18:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8005e1a:	643a      	str	r2, [r7, #64]	@ 0x40
 8005e1c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005e1e:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8005e20:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005e22:	e841 2300 	strex	r3, r2, [r1]
 8005e26:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8005e28:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005e2a:	2b00      	cmp	r3, #0
 8005e2c:	d1e5      	bne.n	8005dfa <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8005e2e:	687b      	ldr	r3, [r7, #4]
 8005e30:	2220      	movs	r2, #32
 8005e32:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8005e36:	687b      	ldr	r3, [r7, #4]
 8005e38:	2200      	movs	r2, #0
 8005e3a:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005e3c:	687b      	ldr	r3, [r7, #4]
 8005e3e:	2200      	movs	r2, #0
 8005e40:	665a      	str	r2, [r3, #100]	@ 0x64

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8005e42:	687b      	ldr	r3, [r7, #4]
 8005e44:	681b      	ldr	r3, [r3, #0]
 8005e46:	4a33      	ldr	r2, [pc, #204]	@ (8005f14 <UART_RxISR_16BIT+0x1b4>)
 8005e48:	4293      	cmp	r3, r2
 8005e4a:	d01f      	beq.n	8005e8c <UART_RxISR_16BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8005e4c:	687b      	ldr	r3, [r7, #4]
 8005e4e:	681b      	ldr	r3, [r3, #0]
 8005e50:	685b      	ldr	r3, [r3, #4]
 8005e52:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005e56:	2b00      	cmp	r3, #0
 8005e58:	d018      	beq.n	8005e8c <UART_RxISR_16BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8005e5a:	687b      	ldr	r3, [r7, #4]
 8005e5c:	681b      	ldr	r3, [r3, #0]
 8005e5e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005e60:	6a3b      	ldr	r3, [r7, #32]
 8005e62:	e853 3f00 	ldrex	r3, [r3]
 8005e66:	61fb      	str	r3, [r7, #28]
   return(result);
 8005e68:	69fb      	ldr	r3, [r7, #28]
 8005e6a:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8005e6e:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8005e70:	687b      	ldr	r3, [r7, #4]
 8005e72:	681b      	ldr	r3, [r3, #0]
 8005e74:	461a      	mov	r2, r3
 8005e76:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005e78:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005e7a:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005e7c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005e7e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005e80:	e841 2300 	strex	r3, r2, [r1]
 8005e84:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8005e86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005e88:	2b00      	cmp	r3, #0
 8005e8a:	d1e6      	bne.n	8005e5a <UART_RxISR_16BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005e8c:	687b      	ldr	r3, [r7, #4]
 8005e8e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005e90:	2b01      	cmp	r3, #1
 8005e92:	d12e      	bne.n	8005ef2 <UART_RxISR_16BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005e94:	687b      	ldr	r3, [r7, #4]
 8005e96:	2200      	movs	r2, #0
 8005e98:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005e9a:	687b      	ldr	r3, [r7, #4]
 8005e9c:	681b      	ldr	r3, [r3, #0]
 8005e9e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005ea0:	68fb      	ldr	r3, [r7, #12]
 8005ea2:	e853 3f00 	ldrex	r3, [r3]
 8005ea6:	60bb      	str	r3, [r7, #8]
   return(result);
 8005ea8:	68bb      	ldr	r3, [r7, #8]
 8005eaa:	f023 0310 	bic.w	r3, r3, #16
 8005eae:	65bb      	str	r3, [r7, #88]	@ 0x58
 8005eb0:	687b      	ldr	r3, [r7, #4]
 8005eb2:	681b      	ldr	r3, [r3, #0]
 8005eb4:	461a      	mov	r2, r3
 8005eb6:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8005eb8:	61bb      	str	r3, [r7, #24]
 8005eba:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005ebc:	6979      	ldr	r1, [r7, #20]
 8005ebe:	69ba      	ldr	r2, [r7, #24]
 8005ec0:	e841 2300 	strex	r3, r2, [r1]
 8005ec4:	613b      	str	r3, [r7, #16]
   return(result);
 8005ec6:	693b      	ldr	r3, [r7, #16]
 8005ec8:	2b00      	cmp	r3, #0
 8005eca:	d1e6      	bne.n	8005e9a <UART_RxISR_16BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8005ecc:	687b      	ldr	r3, [r7, #4]
 8005ece:	681b      	ldr	r3, [r3, #0]
 8005ed0:	69db      	ldr	r3, [r3, #28]
 8005ed2:	f003 0310 	and.w	r3, r3, #16
 8005ed6:	2b10      	cmp	r3, #16
 8005ed8:	d103      	bne.n	8005ee2 <UART_RxISR_16BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8005eda:	687b      	ldr	r3, [r7, #4]
 8005edc:	681b      	ldr	r3, [r3, #0]
 8005ede:	2210      	movs	r2, #16
 8005ee0:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005ee2:	687b      	ldr	r3, [r7, #4]
 8005ee4:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8005ee8:	4619      	mov	r1, r3
 8005eea:	6878      	ldr	r0, [r7, #4]
 8005eec:	f7fb f984 	bl	80011f8 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8005ef0:	e00b      	b.n	8005f0a <UART_RxISR_16BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 8005ef2:	6878      	ldr	r0, [r7, #4]
 8005ef4:	f7ff f8fe 	bl	80050f4 <HAL_UART_RxCpltCallback>
}
 8005ef8:	e007      	b.n	8005f0a <UART_RxISR_16BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8005efa:	687b      	ldr	r3, [r7, #4]
 8005efc:	681b      	ldr	r3, [r3, #0]
 8005efe:	699a      	ldr	r2, [r3, #24]
 8005f00:	687b      	ldr	r3, [r7, #4]
 8005f02:	681b      	ldr	r3, [r3, #0]
 8005f04:	f042 0208 	orr.w	r2, r2, #8
 8005f08:	619a      	str	r2, [r3, #24]
}
 8005f0a:	bf00      	nop
 8005f0c:	3770      	adds	r7, #112	@ 0x70
 8005f0e:	46bd      	mov	sp, r7
 8005f10:	bd80      	pop	{r7, pc}
 8005f12:	bf00      	nop
 8005f14:	40008000 	.word	0x40008000

08005f18 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8005f18:	b480      	push	{r7}
 8005f1a:	b083      	sub	sp, #12
 8005f1c:	af00      	add	r7, sp, #0
 8005f1e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8005f20:	bf00      	nop
 8005f22:	370c      	adds	r7, #12
 8005f24:	46bd      	mov	sp, r7
 8005f26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f2a:	4770      	bx	lr

08005f2c <HAL_UARTEx_ReceiveToIdle_IT>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005f2c:	b580      	push	{r7, lr}
 8005f2e:	b08c      	sub	sp, #48	@ 0x30
 8005f30:	af00      	add	r7, sp, #0
 8005f32:	60f8      	str	r0, [r7, #12]
 8005f34:	60b9      	str	r1, [r7, #8]
 8005f36:	4613      	mov	r3, r2
 8005f38:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 8005f3a:	2300      	movs	r3, #0
 8005f3c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8005f40:	68fb      	ldr	r3, [r7, #12]
 8005f42:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005f46:	2b20      	cmp	r3, #32
 8005f48:	d13b      	bne.n	8005fc2 <HAL_UARTEx_ReceiveToIdle_IT+0x96>
  {
    if ((pData == NULL) || (Size == 0U))
 8005f4a:	68bb      	ldr	r3, [r7, #8]
 8005f4c:	2b00      	cmp	r3, #0
 8005f4e:	d002      	beq.n	8005f56 <HAL_UARTEx_ReceiveToIdle_IT+0x2a>
 8005f50:	88fb      	ldrh	r3, [r7, #6]
 8005f52:	2b00      	cmp	r3, #0
 8005f54:	d101      	bne.n	8005f5a <HAL_UARTEx_ReceiveToIdle_IT+0x2e>
    {
      return HAL_ERROR;
 8005f56:	2301      	movs	r3, #1
 8005f58:	e034      	b.n	8005fc4 <HAL_UARTEx_ReceiveToIdle_IT+0x98>
    }

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 8005f5a:	68fb      	ldr	r3, [r7, #12]
 8005f5c:	2201      	movs	r2, #1
 8005f5e:	661a      	str	r2, [r3, #96]	@ 0x60
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005f60:	68fb      	ldr	r3, [r7, #12]
 8005f62:	2200      	movs	r2, #0
 8005f64:	665a      	str	r2, [r3, #100]	@ 0x64

    (void)UART_Start_Receive_IT(huart, pData, Size);
 8005f66:	88fb      	ldrh	r3, [r7, #6]
 8005f68:	461a      	mov	r2, r3
 8005f6a:	68b9      	ldr	r1, [r7, #8]
 8005f6c:	68f8      	ldr	r0, [r7, #12]
 8005f6e:	f7ff fcb9 	bl	80058e4 <UART_Start_Receive_IT>

    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005f72:	68fb      	ldr	r3, [r7, #12]
 8005f74:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005f76:	2b01      	cmp	r3, #1
 8005f78:	d11d      	bne.n	8005fb6 <HAL_UARTEx_ReceiveToIdle_IT+0x8a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8005f7a:	68fb      	ldr	r3, [r7, #12]
 8005f7c:	681b      	ldr	r3, [r3, #0]
 8005f7e:	2210      	movs	r2, #16
 8005f80:	621a      	str	r2, [r3, #32]
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005f82:	68fb      	ldr	r3, [r7, #12]
 8005f84:	681b      	ldr	r3, [r3, #0]
 8005f86:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005f88:	69bb      	ldr	r3, [r7, #24]
 8005f8a:	e853 3f00 	ldrex	r3, [r3]
 8005f8e:	617b      	str	r3, [r7, #20]
   return(result);
 8005f90:	697b      	ldr	r3, [r7, #20]
 8005f92:	f043 0310 	orr.w	r3, r3, #16
 8005f96:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005f98:	68fb      	ldr	r3, [r7, #12]
 8005f9a:	681b      	ldr	r3, [r3, #0]
 8005f9c:	461a      	mov	r2, r3
 8005f9e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005fa0:	627b      	str	r3, [r7, #36]	@ 0x24
 8005fa2:	623a      	str	r2, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005fa4:	6a39      	ldr	r1, [r7, #32]
 8005fa6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005fa8:	e841 2300 	strex	r3, r2, [r1]
 8005fac:	61fb      	str	r3, [r7, #28]
   return(result);
 8005fae:	69fb      	ldr	r3, [r7, #28]
 8005fb0:	2b00      	cmp	r3, #0
 8005fb2:	d1e6      	bne.n	8005f82 <HAL_UARTEx_ReceiveToIdle_IT+0x56>
 8005fb4:	e002      	b.n	8005fbc <HAL_UARTEx_ReceiveToIdle_IT+0x90>
    {
      /* In case of errors already pending when reception is started,
         Interrupts may have already been raised and lead to reception abortion.
         (Overrun error for instance).
         In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
      status = HAL_ERROR;
 8005fb6:	2301      	movs	r3, #1
 8005fb8:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    }

    return status;
 8005fbc:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8005fc0:	e000      	b.n	8005fc4 <HAL_UARTEx_ReceiveToIdle_IT+0x98>
  }
  else
  {
    return HAL_BUSY;
 8005fc2:	2302      	movs	r3, #2
  }
}
 8005fc4:	4618      	mov	r0, r3
 8005fc6:	3730      	adds	r7, #48	@ 0x30
 8005fc8:	46bd      	mov	sp, r7
 8005fca:	bd80      	pop	{r7, pc}

08005fcc <__cvt>:
 8005fcc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005fd0:	ec57 6b10 	vmov	r6, r7, d0
 8005fd4:	2f00      	cmp	r7, #0
 8005fd6:	460c      	mov	r4, r1
 8005fd8:	4619      	mov	r1, r3
 8005fda:	463b      	mov	r3, r7
 8005fdc:	bfbb      	ittet	lt
 8005fde:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8005fe2:	461f      	movlt	r7, r3
 8005fe4:	2300      	movge	r3, #0
 8005fe6:	232d      	movlt	r3, #45	@ 0x2d
 8005fe8:	700b      	strb	r3, [r1, #0]
 8005fea:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005fec:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8005ff0:	4691      	mov	r9, r2
 8005ff2:	f023 0820 	bic.w	r8, r3, #32
 8005ff6:	bfbc      	itt	lt
 8005ff8:	4632      	movlt	r2, r6
 8005ffa:	4616      	movlt	r6, r2
 8005ffc:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8006000:	d005      	beq.n	800600e <__cvt+0x42>
 8006002:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8006006:	d100      	bne.n	800600a <__cvt+0x3e>
 8006008:	3401      	adds	r4, #1
 800600a:	2102      	movs	r1, #2
 800600c:	e000      	b.n	8006010 <__cvt+0x44>
 800600e:	2103      	movs	r1, #3
 8006010:	ab03      	add	r3, sp, #12
 8006012:	9301      	str	r3, [sp, #4]
 8006014:	ab02      	add	r3, sp, #8
 8006016:	9300      	str	r3, [sp, #0]
 8006018:	ec47 6b10 	vmov	d0, r6, r7
 800601c:	4653      	mov	r3, sl
 800601e:	4622      	mov	r2, r4
 8006020:	f000 ff72 	bl	8006f08 <_dtoa_r>
 8006024:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8006028:	4605      	mov	r5, r0
 800602a:	d119      	bne.n	8006060 <__cvt+0x94>
 800602c:	f019 0f01 	tst.w	r9, #1
 8006030:	d00e      	beq.n	8006050 <__cvt+0x84>
 8006032:	eb00 0904 	add.w	r9, r0, r4
 8006036:	2200      	movs	r2, #0
 8006038:	2300      	movs	r3, #0
 800603a:	4630      	mov	r0, r6
 800603c:	4639      	mov	r1, r7
 800603e:	f7fa fd43 	bl	8000ac8 <__aeabi_dcmpeq>
 8006042:	b108      	cbz	r0, 8006048 <__cvt+0x7c>
 8006044:	f8cd 900c 	str.w	r9, [sp, #12]
 8006048:	2230      	movs	r2, #48	@ 0x30
 800604a:	9b03      	ldr	r3, [sp, #12]
 800604c:	454b      	cmp	r3, r9
 800604e:	d31e      	bcc.n	800608e <__cvt+0xc2>
 8006050:	9b03      	ldr	r3, [sp, #12]
 8006052:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8006054:	1b5b      	subs	r3, r3, r5
 8006056:	4628      	mov	r0, r5
 8006058:	6013      	str	r3, [r2, #0]
 800605a:	b004      	add	sp, #16
 800605c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006060:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8006064:	eb00 0904 	add.w	r9, r0, r4
 8006068:	d1e5      	bne.n	8006036 <__cvt+0x6a>
 800606a:	7803      	ldrb	r3, [r0, #0]
 800606c:	2b30      	cmp	r3, #48	@ 0x30
 800606e:	d10a      	bne.n	8006086 <__cvt+0xba>
 8006070:	2200      	movs	r2, #0
 8006072:	2300      	movs	r3, #0
 8006074:	4630      	mov	r0, r6
 8006076:	4639      	mov	r1, r7
 8006078:	f7fa fd26 	bl	8000ac8 <__aeabi_dcmpeq>
 800607c:	b918      	cbnz	r0, 8006086 <__cvt+0xba>
 800607e:	f1c4 0401 	rsb	r4, r4, #1
 8006082:	f8ca 4000 	str.w	r4, [sl]
 8006086:	f8da 3000 	ldr.w	r3, [sl]
 800608a:	4499      	add	r9, r3
 800608c:	e7d3      	b.n	8006036 <__cvt+0x6a>
 800608e:	1c59      	adds	r1, r3, #1
 8006090:	9103      	str	r1, [sp, #12]
 8006092:	701a      	strb	r2, [r3, #0]
 8006094:	e7d9      	b.n	800604a <__cvt+0x7e>

08006096 <__exponent>:
 8006096:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006098:	2900      	cmp	r1, #0
 800609a:	bfba      	itte	lt
 800609c:	4249      	neglt	r1, r1
 800609e:	232d      	movlt	r3, #45	@ 0x2d
 80060a0:	232b      	movge	r3, #43	@ 0x2b
 80060a2:	2909      	cmp	r1, #9
 80060a4:	7002      	strb	r2, [r0, #0]
 80060a6:	7043      	strb	r3, [r0, #1]
 80060a8:	dd29      	ble.n	80060fe <__exponent+0x68>
 80060aa:	f10d 0307 	add.w	r3, sp, #7
 80060ae:	461d      	mov	r5, r3
 80060b0:	270a      	movs	r7, #10
 80060b2:	461a      	mov	r2, r3
 80060b4:	fbb1 f6f7 	udiv	r6, r1, r7
 80060b8:	fb07 1416 	mls	r4, r7, r6, r1
 80060bc:	3430      	adds	r4, #48	@ 0x30
 80060be:	f802 4c01 	strb.w	r4, [r2, #-1]
 80060c2:	460c      	mov	r4, r1
 80060c4:	2c63      	cmp	r4, #99	@ 0x63
 80060c6:	f103 33ff 	add.w	r3, r3, #4294967295
 80060ca:	4631      	mov	r1, r6
 80060cc:	dcf1      	bgt.n	80060b2 <__exponent+0x1c>
 80060ce:	3130      	adds	r1, #48	@ 0x30
 80060d0:	1e94      	subs	r4, r2, #2
 80060d2:	f803 1c01 	strb.w	r1, [r3, #-1]
 80060d6:	1c41      	adds	r1, r0, #1
 80060d8:	4623      	mov	r3, r4
 80060da:	42ab      	cmp	r3, r5
 80060dc:	d30a      	bcc.n	80060f4 <__exponent+0x5e>
 80060de:	f10d 0309 	add.w	r3, sp, #9
 80060e2:	1a9b      	subs	r3, r3, r2
 80060e4:	42ac      	cmp	r4, r5
 80060e6:	bf88      	it	hi
 80060e8:	2300      	movhi	r3, #0
 80060ea:	3302      	adds	r3, #2
 80060ec:	4403      	add	r3, r0
 80060ee:	1a18      	subs	r0, r3, r0
 80060f0:	b003      	add	sp, #12
 80060f2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80060f4:	f813 6b01 	ldrb.w	r6, [r3], #1
 80060f8:	f801 6f01 	strb.w	r6, [r1, #1]!
 80060fc:	e7ed      	b.n	80060da <__exponent+0x44>
 80060fe:	2330      	movs	r3, #48	@ 0x30
 8006100:	3130      	adds	r1, #48	@ 0x30
 8006102:	7083      	strb	r3, [r0, #2]
 8006104:	70c1      	strb	r1, [r0, #3]
 8006106:	1d03      	adds	r3, r0, #4
 8006108:	e7f1      	b.n	80060ee <__exponent+0x58>
	...

0800610c <_printf_float>:
 800610c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006110:	b08d      	sub	sp, #52	@ 0x34
 8006112:	460c      	mov	r4, r1
 8006114:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8006118:	4616      	mov	r6, r2
 800611a:	461f      	mov	r7, r3
 800611c:	4605      	mov	r5, r0
 800611e:	f000 fdf3 	bl	8006d08 <_localeconv_r>
 8006122:	6803      	ldr	r3, [r0, #0]
 8006124:	9304      	str	r3, [sp, #16]
 8006126:	4618      	mov	r0, r3
 8006128:	f7fa f8a2 	bl	8000270 <strlen>
 800612c:	2300      	movs	r3, #0
 800612e:	930a      	str	r3, [sp, #40]	@ 0x28
 8006130:	f8d8 3000 	ldr.w	r3, [r8]
 8006134:	9005      	str	r0, [sp, #20]
 8006136:	3307      	adds	r3, #7
 8006138:	f023 0307 	bic.w	r3, r3, #7
 800613c:	f103 0208 	add.w	r2, r3, #8
 8006140:	f894 a018 	ldrb.w	sl, [r4, #24]
 8006144:	f8d4 b000 	ldr.w	fp, [r4]
 8006148:	f8c8 2000 	str.w	r2, [r8]
 800614c:	e9d3 8900 	ldrd	r8, r9, [r3]
 8006150:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8006154:	9307      	str	r3, [sp, #28]
 8006156:	f8cd 8018 	str.w	r8, [sp, #24]
 800615a:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800615e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006162:	4b9c      	ldr	r3, [pc, #624]	@ (80063d4 <_printf_float+0x2c8>)
 8006164:	f04f 32ff 	mov.w	r2, #4294967295
 8006168:	f7fa fce0 	bl	8000b2c <__aeabi_dcmpun>
 800616c:	bb70      	cbnz	r0, 80061cc <_printf_float+0xc0>
 800616e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006172:	4b98      	ldr	r3, [pc, #608]	@ (80063d4 <_printf_float+0x2c8>)
 8006174:	f04f 32ff 	mov.w	r2, #4294967295
 8006178:	f7fa fcba 	bl	8000af0 <__aeabi_dcmple>
 800617c:	bb30      	cbnz	r0, 80061cc <_printf_float+0xc0>
 800617e:	2200      	movs	r2, #0
 8006180:	2300      	movs	r3, #0
 8006182:	4640      	mov	r0, r8
 8006184:	4649      	mov	r1, r9
 8006186:	f7fa fca9 	bl	8000adc <__aeabi_dcmplt>
 800618a:	b110      	cbz	r0, 8006192 <_printf_float+0x86>
 800618c:	232d      	movs	r3, #45	@ 0x2d
 800618e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006192:	4a91      	ldr	r2, [pc, #580]	@ (80063d8 <_printf_float+0x2cc>)
 8006194:	4b91      	ldr	r3, [pc, #580]	@ (80063dc <_printf_float+0x2d0>)
 8006196:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800619a:	bf8c      	ite	hi
 800619c:	4690      	movhi	r8, r2
 800619e:	4698      	movls	r8, r3
 80061a0:	2303      	movs	r3, #3
 80061a2:	6123      	str	r3, [r4, #16]
 80061a4:	f02b 0304 	bic.w	r3, fp, #4
 80061a8:	6023      	str	r3, [r4, #0]
 80061aa:	f04f 0900 	mov.w	r9, #0
 80061ae:	9700      	str	r7, [sp, #0]
 80061b0:	4633      	mov	r3, r6
 80061b2:	aa0b      	add	r2, sp, #44	@ 0x2c
 80061b4:	4621      	mov	r1, r4
 80061b6:	4628      	mov	r0, r5
 80061b8:	f000 f9d2 	bl	8006560 <_printf_common>
 80061bc:	3001      	adds	r0, #1
 80061be:	f040 808d 	bne.w	80062dc <_printf_float+0x1d0>
 80061c2:	f04f 30ff 	mov.w	r0, #4294967295
 80061c6:	b00d      	add	sp, #52	@ 0x34
 80061c8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80061cc:	4642      	mov	r2, r8
 80061ce:	464b      	mov	r3, r9
 80061d0:	4640      	mov	r0, r8
 80061d2:	4649      	mov	r1, r9
 80061d4:	f7fa fcaa 	bl	8000b2c <__aeabi_dcmpun>
 80061d8:	b140      	cbz	r0, 80061ec <_printf_float+0xe0>
 80061da:	464b      	mov	r3, r9
 80061dc:	2b00      	cmp	r3, #0
 80061de:	bfbc      	itt	lt
 80061e0:	232d      	movlt	r3, #45	@ 0x2d
 80061e2:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 80061e6:	4a7e      	ldr	r2, [pc, #504]	@ (80063e0 <_printf_float+0x2d4>)
 80061e8:	4b7e      	ldr	r3, [pc, #504]	@ (80063e4 <_printf_float+0x2d8>)
 80061ea:	e7d4      	b.n	8006196 <_printf_float+0x8a>
 80061ec:	6863      	ldr	r3, [r4, #4]
 80061ee:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 80061f2:	9206      	str	r2, [sp, #24]
 80061f4:	1c5a      	adds	r2, r3, #1
 80061f6:	d13b      	bne.n	8006270 <_printf_float+0x164>
 80061f8:	2306      	movs	r3, #6
 80061fa:	6063      	str	r3, [r4, #4]
 80061fc:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8006200:	2300      	movs	r3, #0
 8006202:	6022      	str	r2, [r4, #0]
 8006204:	9303      	str	r3, [sp, #12]
 8006206:	ab0a      	add	r3, sp, #40	@ 0x28
 8006208:	e9cd a301 	strd	sl, r3, [sp, #4]
 800620c:	ab09      	add	r3, sp, #36	@ 0x24
 800620e:	9300      	str	r3, [sp, #0]
 8006210:	6861      	ldr	r1, [r4, #4]
 8006212:	ec49 8b10 	vmov	d0, r8, r9
 8006216:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800621a:	4628      	mov	r0, r5
 800621c:	f7ff fed6 	bl	8005fcc <__cvt>
 8006220:	9b06      	ldr	r3, [sp, #24]
 8006222:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8006224:	2b47      	cmp	r3, #71	@ 0x47
 8006226:	4680      	mov	r8, r0
 8006228:	d129      	bne.n	800627e <_printf_float+0x172>
 800622a:	1cc8      	adds	r0, r1, #3
 800622c:	db02      	blt.n	8006234 <_printf_float+0x128>
 800622e:	6863      	ldr	r3, [r4, #4]
 8006230:	4299      	cmp	r1, r3
 8006232:	dd41      	ble.n	80062b8 <_printf_float+0x1ac>
 8006234:	f1aa 0a02 	sub.w	sl, sl, #2
 8006238:	fa5f fa8a 	uxtb.w	sl, sl
 800623c:	3901      	subs	r1, #1
 800623e:	4652      	mov	r2, sl
 8006240:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8006244:	9109      	str	r1, [sp, #36]	@ 0x24
 8006246:	f7ff ff26 	bl	8006096 <__exponent>
 800624a:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800624c:	1813      	adds	r3, r2, r0
 800624e:	2a01      	cmp	r2, #1
 8006250:	4681      	mov	r9, r0
 8006252:	6123      	str	r3, [r4, #16]
 8006254:	dc02      	bgt.n	800625c <_printf_float+0x150>
 8006256:	6822      	ldr	r2, [r4, #0]
 8006258:	07d2      	lsls	r2, r2, #31
 800625a:	d501      	bpl.n	8006260 <_printf_float+0x154>
 800625c:	3301      	adds	r3, #1
 800625e:	6123      	str	r3, [r4, #16]
 8006260:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8006264:	2b00      	cmp	r3, #0
 8006266:	d0a2      	beq.n	80061ae <_printf_float+0xa2>
 8006268:	232d      	movs	r3, #45	@ 0x2d
 800626a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800626e:	e79e      	b.n	80061ae <_printf_float+0xa2>
 8006270:	9a06      	ldr	r2, [sp, #24]
 8006272:	2a47      	cmp	r2, #71	@ 0x47
 8006274:	d1c2      	bne.n	80061fc <_printf_float+0xf0>
 8006276:	2b00      	cmp	r3, #0
 8006278:	d1c0      	bne.n	80061fc <_printf_float+0xf0>
 800627a:	2301      	movs	r3, #1
 800627c:	e7bd      	b.n	80061fa <_printf_float+0xee>
 800627e:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8006282:	d9db      	bls.n	800623c <_printf_float+0x130>
 8006284:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8006288:	d118      	bne.n	80062bc <_printf_float+0x1b0>
 800628a:	2900      	cmp	r1, #0
 800628c:	6863      	ldr	r3, [r4, #4]
 800628e:	dd0b      	ble.n	80062a8 <_printf_float+0x19c>
 8006290:	6121      	str	r1, [r4, #16]
 8006292:	b913      	cbnz	r3, 800629a <_printf_float+0x18e>
 8006294:	6822      	ldr	r2, [r4, #0]
 8006296:	07d0      	lsls	r0, r2, #31
 8006298:	d502      	bpl.n	80062a0 <_printf_float+0x194>
 800629a:	3301      	adds	r3, #1
 800629c:	440b      	add	r3, r1
 800629e:	6123      	str	r3, [r4, #16]
 80062a0:	65a1      	str	r1, [r4, #88]	@ 0x58
 80062a2:	f04f 0900 	mov.w	r9, #0
 80062a6:	e7db      	b.n	8006260 <_printf_float+0x154>
 80062a8:	b913      	cbnz	r3, 80062b0 <_printf_float+0x1a4>
 80062aa:	6822      	ldr	r2, [r4, #0]
 80062ac:	07d2      	lsls	r2, r2, #31
 80062ae:	d501      	bpl.n	80062b4 <_printf_float+0x1a8>
 80062b0:	3302      	adds	r3, #2
 80062b2:	e7f4      	b.n	800629e <_printf_float+0x192>
 80062b4:	2301      	movs	r3, #1
 80062b6:	e7f2      	b.n	800629e <_printf_float+0x192>
 80062b8:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 80062bc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80062be:	4299      	cmp	r1, r3
 80062c0:	db05      	blt.n	80062ce <_printf_float+0x1c2>
 80062c2:	6823      	ldr	r3, [r4, #0]
 80062c4:	6121      	str	r1, [r4, #16]
 80062c6:	07d8      	lsls	r0, r3, #31
 80062c8:	d5ea      	bpl.n	80062a0 <_printf_float+0x194>
 80062ca:	1c4b      	adds	r3, r1, #1
 80062cc:	e7e7      	b.n	800629e <_printf_float+0x192>
 80062ce:	2900      	cmp	r1, #0
 80062d0:	bfd4      	ite	le
 80062d2:	f1c1 0202 	rsble	r2, r1, #2
 80062d6:	2201      	movgt	r2, #1
 80062d8:	4413      	add	r3, r2
 80062da:	e7e0      	b.n	800629e <_printf_float+0x192>
 80062dc:	6823      	ldr	r3, [r4, #0]
 80062de:	055a      	lsls	r2, r3, #21
 80062e0:	d407      	bmi.n	80062f2 <_printf_float+0x1e6>
 80062e2:	6923      	ldr	r3, [r4, #16]
 80062e4:	4642      	mov	r2, r8
 80062e6:	4631      	mov	r1, r6
 80062e8:	4628      	mov	r0, r5
 80062ea:	47b8      	blx	r7
 80062ec:	3001      	adds	r0, #1
 80062ee:	d12b      	bne.n	8006348 <_printf_float+0x23c>
 80062f0:	e767      	b.n	80061c2 <_printf_float+0xb6>
 80062f2:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80062f6:	f240 80dd 	bls.w	80064b4 <_printf_float+0x3a8>
 80062fa:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80062fe:	2200      	movs	r2, #0
 8006300:	2300      	movs	r3, #0
 8006302:	f7fa fbe1 	bl	8000ac8 <__aeabi_dcmpeq>
 8006306:	2800      	cmp	r0, #0
 8006308:	d033      	beq.n	8006372 <_printf_float+0x266>
 800630a:	4a37      	ldr	r2, [pc, #220]	@ (80063e8 <_printf_float+0x2dc>)
 800630c:	2301      	movs	r3, #1
 800630e:	4631      	mov	r1, r6
 8006310:	4628      	mov	r0, r5
 8006312:	47b8      	blx	r7
 8006314:	3001      	adds	r0, #1
 8006316:	f43f af54 	beq.w	80061c2 <_printf_float+0xb6>
 800631a:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800631e:	4543      	cmp	r3, r8
 8006320:	db02      	blt.n	8006328 <_printf_float+0x21c>
 8006322:	6823      	ldr	r3, [r4, #0]
 8006324:	07d8      	lsls	r0, r3, #31
 8006326:	d50f      	bpl.n	8006348 <_printf_float+0x23c>
 8006328:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800632c:	4631      	mov	r1, r6
 800632e:	4628      	mov	r0, r5
 8006330:	47b8      	blx	r7
 8006332:	3001      	adds	r0, #1
 8006334:	f43f af45 	beq.w	80061c2 <_printf_float+0xb6>
 8006338:	f04f 0900 	mov.w	r9, #0
 800633c:	f108 38ff 	add.w	r8, r8, #4294967295
 8006340:	f104 0a1a 	add.w	sl, r4, #26
 8006344:	45c8      	cmp	r8, r9
 8006346:	dc09      	bgt.n	800635c <_printf_float+0x250>
 8006348:	6823      	ldr	r3, [r4, #0]
 800634a:	079b      	lsls	r3, r3, #30
 800634c:	f100 8103 	bmi.w	8006556 <_printf_float+0x44a>
 8006350:	68e0      	ldr	r0, [r4, #12]
 8006352:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006354:	4298      	cmp	r0, r3
 8006356:	bfb8      	it	lt
 8006358:	4618      	movlt	r0, r3
 800635a:	e734      	b.n	80061c6 <_printf_float+0xba>
 800635c:	2301      	movs	r3, #1
 800635e:	4652      	mov	r2, sl
 8006360:	4631      	mov	r1, r6
 8006362:	4628      	mov	r0, r5
 8006364:	47b8      	blx	r7
 8006366:	3001      	adds	r0, #1
 8006368:	f43f af2b 	beq.w	80061c2 <_printf_float+0xb6>
 800636c:	f109 0901 	add.w	r9, r9, #1
 8006370:	e7e8      	b.n	8006344 <_printf_float+0x238>
 8006372:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006374:	2b00      	cmp	r3, #0
 8006376:	dc39      	bgt.n	80063ec <_printf_float+0x2e0>
 8006378:	4a1b      	ldr	r2, [pc, #108]	@ (80063e8 <_printf_float+0x2dc>)
 800637a:	2301      	movs	r3, #1
 800637c:	4631      	mov	r1, r6
 800637e:	4628      	mov	r0, r5
 8006380:	47b8      	blx	r7
 8006382:	3001      	adds	r0, #1
 8006384:	f43f af1d 	beq.w	80061c2 <_printf_float+0xb6>
 8006388:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800638c:	ea59 0303 	orrs.w	r3, r9, r3
 8006390:	d102      	bne.n	8006398 <_printf_float+0x28c>
 8006392:	6823      	ldr	r3, [r4, #0]
 8006394:	07d9      	lsls	r1, r3, #31
 8006396:	d5d7      	bpl.n	8006348 <_printf_float+0x23c>
 8006398:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800639c:	4631      	mov	r1, r6
 800639e:	4628      	mov	r0, r5
 80063a0:	47b8      	blx	r7
 80063a2:	3001      	adds	r0, #1
 80063a4:	f43f af0d 	beq.w	80061c2 <_printf_float+0xb6>
 80063a8:	f04f 0a00 	mov.w	sl, #0
 80063ac:	f104 0b1a 	add.w	fp, r4, #26
 80063b0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80063b2:	425b      	negs	r3, r3
 80063b4:	4553      	cmp	r3, sl
 80063b6:	dc01      	bgt.n	80063bc <_printf_float+0x2b0>
 80063b8:	464b      	mov	r3, r9
 80063ba:	e793      	b.n	80062e4 <_printf_float+0x1d8>
 80063bc:	2301      	movs	r3, #1
 80063be:	465a      	mov	r2, fp
 80063c0:	4631      	mov	r1, r6
 80063c2:	4628      	mov	r0, r5
 80063c4:	47b8      	blx	r7
 80063c6:	3001      	adds	r0, #1
 80063c8:	f43f aefb 	beq.w	80061c2 <_printf_float+0xb6>
 80063cc:	f10a 0a01 	add.w	sl, sl, #1
 80063d0:	e7ee      	b.n	80063b0 <_printf_float+0x2a4>
 80063d2:	bf00      	nop
 80063d4:	7fefffff 	.word	0x7fefffff
 80063d8:	08010b70 	.word	0x08010b70
 80063dc:	08010b6c 	.word	0x08010b6c
 80063e0:	08010b78 	.word	0x08010b78
 80063e4:	08010b74 	.word	0x08010b74
 80063e8:	08010b7c 	.word	0x08010b7c
 80063ec:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80063ee:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 80063f2:	4553      	cmp	r3, sl
 80063f4:	bfa8      	it	ge
 80063f6:	4653      	movge	r3, sl
 80063f8:	2b00      	cmp	r3, #0
 80063fa:	4699      	mov	r9, r3
 80063fc:	dc36      	bgt.n	800646c <_printf_float+0x360>
 80063fe:	f04f 0b00 	mov.w	fp, #0
 8006402:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006406:	f104 021a 	add.w	r2, r4, #26
 800640a:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800640c:	9306      	str	r3, [sp, #24]
 800640e:	eba3 0309 	sub.w	r3, r3, r9
 8006412:	455b      	cmp	r3, fp
 8006414:	dc31      	bgt.n	800647a <_printf_float+0x36e>
 8006416:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006418:	459a      	cmp	sl, r3
 800641a:	dc3a      	bgt.n	8006492 <_printf_float+0x386>
 800641c:	6823      	ldr	r3, [r4, #0]
 800641e:	07da      	lsls	r2, r3, #31
 8006420:	d437      	bmi.n	8006492 <_printf_float+0x386>
 8006422:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006424:	ebaa 0903 	sub.w	r9, sl, r3
 8006428:	9b06      	ldr	r3, [sp, #24]
 800642a:	ebaa 0303 	sub.w	r3, sl, r3
 800642e:	4599      	cmp	r9, r3
 8006430:	bfa8      	it	ge
 8006432:	4699      	movge	r9, r3
 8006434:	f1b9 0f00 	cmp.w	r9, #0
 8006438:	dc33      	bgt.n	80064a2 <_printf_float+0x396>
 800643a:	f04f 0800 	mov.w	r8, #0
 800643e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006442:	f104 0b1a 	add.w	fp, r4, #26
 8006446:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006448:	ebaa 0303 	sub.w	r3, sl, r3
 800644c:	eba3 0309 	sub.w	r3, r3, r9
 8006450:	4543      	cmp	r3, r8
 8006452:	f77f af79 	ble.w	8006348 <_printf_float+0x23c>
 8006456:	2301      	movs	r3, #1
 8006458:	465a      	mov	r2, fp
 800645a:	4631      	mov	r1, r6
 800645c:	4628      	mov	r0, r5
 800645e:	47b8      	blx	r7
 8006460:	3001      	adds	r0, #1
 8006462:	f43f aeae 	beq.w	80061c2 <_printf_float+0xb6>
 8006466:	f108 0801 	add.w	r8, r8, #1
 800646a:	e7ec      	b.n	8006446 <_printf_float+0x33a>
 800646c:	4642      	mov	r2, r8
 800646e:	4631      	mov	r1, r6
 8006470:	4628      	mov	r0, r5
 8006472:	47b8      	blx	r7
 8006474:	3001      	adds	r0, #1
 8006476:	d1c2      	bne.n	80063fe <_printf_float+0x2f2>
 8006478:	e6a3      	b.n	80061c2 <_printf_float+0xb6>
 800647a:	2301      	movs	r3, #1
 800647c:	4631      	mov	r1, r6
 800647e:	4628      	mov	r0, r5
 8006480:	9206      	str	r2, [sp, #24]
 8006482:	47b8      	blx	r7
 8006484:	3001      	adds	r0, #1
 8006486:	f43f ae9c 	beq.w	80061c2 <_printf_float+0xb6>
 800648a:	9a06      	ldr	r2, [sp, #24]
 800648c:	f10b 0b01 	add.w	fp, fp, #1
 8006490:	e7bb      	b.n	800640a <_printf_float+0x2fe>
 8006492:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006496:	4631      	mov	r1, r6
 8006498:	4628      	mov	r0, r5
 800649a:	47b8      	blx	r7
 800649c:	3001      	adds	r0, #1
 800649e:	d1c0      	bne.n	8006422 <_printf_float+0x316>
 80064a0:	e68f      	b.n	80061c2 <_printf_float+0xb6>
 80064a2:	9a06      	ldr	r2, [sp, #24]
 80064a4:	464b      	mov	r3, r9
 80064a6:	4442      	add	r2, r8
 80064a8:	4631      	mov	r1, r6
 80064aa:	4628      	mov	r0, r5
 80064ac:	47b8      	blx	r7
 80064ae:	3001      	adds	r0, #1
 80064b0:	d1c3      	bne.n	800643a <_printf_float+0x32e>
 80064b2:	e686      	b.n	80061c2 <_printf_float+0xb6>
 80064b4:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 80064b8:	f1ba 0f01 	cmp.w	sl, #1
 80064bc:	dc01      	bgt.n	80064c2 <_printf_float+0x3b6>
 80064be:	07db      	lsls	r3, r3, #31
 80064c0:	d536      	bpl.n	8006530 <_printf_float+0x424>
 80064c2:	2301      	movs	r3, #1
 80064c4:	4642      	mov	r2, r8
 80064c6:	4631      	mov	r1, r6
 80064c8:	4628      	mov	r0, r5
 80064ca:	47b8      	blx	r7
 80064cc:	3001      	adds	r0, #1
 80064ce:	f43f ae78 	beq.w	80061c2 <_printf_float+0xb6>
 80064d2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80064d6:	4631      	mov	r1, r6
 80064d8:	4628      	mov	r0, r5
 80064da:	47b8      	blx	r7
 80064dc:	3001      	adds	r0, #1
 80064de:	f43f ae70 	beq.w	80061c2 <_printf_float+0xb6>
 80064e2:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80064e6:	2200      	movs	r2, #0
 80064e8:	2300      	movs	r3, #0
 80064ea:	f10a 3aff 	add.w	sl, sl, #4294967295
 80064ee:	f7fa faeb 	bl	8000ac8 <__aeabi_dcmpeq>
 80064f2:	b9c0      	cbnz	r0, 8006526 <_printf_float+0x41a>
 80064f4:	4653      	mov	r3, sl
 80064f6:	f108 0201 	add.w	r2, r8, #1
 80064fa:	4631      	mov	r1, r6
 80064fc:	4628      	mov	r0, r5
 80064fe:	47b8      	blx	r7
 8006500:	3001      	adds	r0, #1
 8006502:	d10c      	bne.n	800651e <_printf_float+0x412>
 8006504:	e65d      	b.n	80061c2 <_printf_float+0xb6>
 8006506:	2301      	movs	r3, #1
 8006508:	465a      	mov	r2, fp
 800650a:	4631      	mov	r1, r6
 800650c:	4628      	mov	r0, r5
 800650e:	47b8      	blx	r7
 8006510:	3001      	adds	r0, #1
 8006512:	f43f ae56 	beq.w	80061c2 <_printf_float+0xb6>
 8006516:	f108 0801 	add.w	r8, r8, #1
 800651a:	45d0      	cmp	r8, sl
 800651c:	dbf3      	blt.n	8006506 <_printf_float+0x3fa>
 800651e:	464b      	mov	r3, r9
 8006520:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8006524:	e6df      	b.n	80062e6 <_printf_float+0x1da>
 8006526:	f04f 0800 	mov.w	r8, #0
 800652a:	f104 0b1a 	add.w	fp, r4, #26
 800652e:	e7f4      	b.n	800651a <_printf_float+0x40e>
 8006530:	2301      	movs	r3, #1
 8006532:	4642      	mov	r2, r8
 8006534:	e7e1      	b.n	80064fa <_printf_float+0x3ee>
 8006536:	2301      	movs	r3, #1
 8006538:	464a      	mov	r2, r9
 800653a:	4631      	mov	r1, r6
 800653c:	4628      	mov	r0, r5
 800653e:	47b8      	blx	r7
 8006540:	3001      	adds	r0, #1
 8006542:	f43f ae3e 	beq.w	80061c2 <_printf_float+0xb6>
 8006546:	f108 0801 	add.w	r8, r8, #1
 800654a:	68e3      	ldr	r3, [r4, #12]
 800654c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800654e:	1a5b      	subs	r3, r3, r1
 8006550:	4543      	cmp	r3, r8
 8006552:	dcf0      	bgt.n	8006536 <_printf_float+0x42a>
 8006554:	e6fc      	b.n	8006350 <_printf_float+0x244>
 8006556:	f04f 0800 	mov.w	r8, #0
 800655a:	f104 0919 	add.w	r9, r4, #25
 800655e:	e7f4      	b.n	800654a <_printf_float+0x43e>

08006560 <_printf_common>:
 8006560:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006564:	4616      	mov	r6, r2
 8006566:	4698      	mov	r8, r3
 8006568:	688a      	ldr	r2, [r1, #8]
 800656a:	690b      	ldr	r3, [r1, #16]
 800656c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8006570:	4293      	cmp	r3, r2
 8006572:	bfb8      	it	lt
 8006574:	4613      	movlt	r3, r2
 8006576:	6033      	str	r3, [r6, #0]
 8006578:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800657c:	4607      	mov	r7, r0
 800657e:	460c      	mov	r4, r1
 8006580:	b10a      	cbz	r2, 8006586 <_printf_common+0x26>
 8006582:	3301      	adds	r3, #1
 8006584:	6033      	str	r3, [r6, #0]
 8006586:	6823      	ldr	r3, [r4, #0]
 8006588:	0699      	lsls	r1, r3, #26
 800658a:	bf42      	ittt	mi
 800658c:	6833      	ldrmi	r3, [r6, #0]
 800658e:	3302      	addmi	r3, #2
 8006590:	6033      	strmi	r3, [r6, #0]
 8006592:	6825      	ldr	r5, [r4, #0]
 8006594:	f015 0506 	ands.w	r5, r5, #6
 8006598:	d106      	bne.n	80065a8 <_printf_common+0x48>
 800659a:	f104 0a19 	add.w	sl, r4, #25
 800659e:	68e3      	ldr	r3, [r4, #12]
 80065a0:	6832      	ldr	r2, [r6, #0]
 80065a2:	1a9b      	subs	r3, r3, r2
 80065a4:	42ab      	cmp	r3, r5
 80065a6:	dc26      	bgt.n	80065f6 <_printf_common+0x96>
 80065a8:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80065ac:	6822      	ldr	r2, [r4, #0]
 80065ae:	3b00      	subs	r3, #0
 80065b0:	bf18      	it	ne
 80065b2:	2301      	movne	r3, #1
 80065b4:	0692      	lsls	r2, r2, #26
 80065b6:	d42b      	bmi.n	8006610 <_printf_common+0xb0>
 80065b8:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80065bc:	4641      	mov	r1, r8
 80065be:	4638      	mov	r0, r7
 80065c0:	47c8      	blx	r9
 80065c2:	3001      	adds	r0, #1
 80065c4:	d01e      	beq.n	8006604 <_printf_common+0xa4>
 80065c6:	6823      	ldr	r3, [r4, #0]
 80065c8:	6922      	ldr	r2, [r4, #16]
 80065ca:	f003 0306 	and.w	r3, r3, #6
 80065ce:	2b04      	cmp	r3, #4
 80065d0:	bf02      	ittt	eq
 80065d2:	68e5      	ldreq	r5, [r4, #12]
 80065d4:	6833      	ldreq	r3, [r6, #0]
 80065d6:	1aed      	subeq	r5, r5, r3
 80065d8:	68a3      	ldr	r3, [r4, #8]
 80065da:	bf0c      	ite	eq
 80065dc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80065e0:	2500      	movne	r5, #0
 80065e2:	4293      	cmp	r3, r2
 80065e4:	bfc4      	itt	gt
 80065e6:	1a9b      	subgt	r3, r3, r2
 80065e8:	18ed      	addgt	r5, r5, r3
 80065ea:	2600      	movs	r6, #0
 80065ec:	341a      	adds	r4, #26
 80065ee:	42b5      	cmp	r5, r6
 80065f0:	d11a      	bne.n	8006628 <_printf_common+0xc8>
 80065f2:	2000      	movs	r0, #0
 80065f4:	e008      	b.n	8006608 <_printf_common+0xa8>
 80065f6:	2301      	movs	r3, #1
 80065f8:	4652      	mov	r2, sl
 80065fa:	4641      	mov	r1, r8
 80065fc:	4638      	mov	r0, r7
 80065fe:	47c8      	blx	r9
 8006600:	3001      	adds	r0, #1
 8006602:	d103      	bne.n	800660c <_printf_common+0xac>
 8006604:	f04f 30ff 	mov.w	r0, #4294967295
 8006608:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800660c:	3501      	adds	r5, #1
 800660e:	e7c6      	b.n	800659e <_printf_common+0x3e>
 8006610:	18e1      	adds	r1, r4, r3
 8006612:	1c5a      	adds	r2, r3, #1
 8006614:	2030      	movs	r0, #48	@ 0x30
 8006616:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800661a:	4422      	add	r2, r4
 800661c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8006620:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8006624:	3302      	adds	r3, #2
 8006626:	e7c7      	b.n	80065b8 <_printf_common+0x58>
 8006628:	2301      	movs	r3, #1
 800662a:	4622      	mov	r2, r4
 800662c:	4641      	mov	r1, r8
 800662e:	4638      	mov	r0, r7
 8006630:	47c8      	blx	r9
 8006632:	3001      	adds	r0, #1
 8006634:	d0e6      	beq.n	8006604 <_printf_common+0xa4>
 8006636:	3601      	adds	r6, #1
 8006638:	e7d9      	b.n	80065ee <_printf_common+0x8e>
	...

0800663c <_printf_i>:
 800663c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006640:	7e0f      	ldrb	r7, [r1, #24]
 8006642:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8006644:	2f78      	cmp	r7, #120	@ 0x78
 8006646:	4691      	mov	r9, r2
 8006648:	4680      	mov	r8, r0
 800664a:	460c      	mov	r4, r1
 800664c:	469a      	mov	sl, r3
 800664e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8006652:	d807      	bhi.n	8006664 <_printf_i+0x28>
 8006654:	2f62      	cmp	r7, #98	@ 0x62
 8006656:	d80a      	bhi.n	800666e <_printf_i+0x32>
 8006658:	2f00      	cmp	r7, #0
 800665a:	f000 80d1 	beq.w	8006800 <_printf_i+0x1c4>
 800665e:	2f58      	cmp	r7, #88	@ 0x58
 8006660:	f000 80b8 	beq.w	80067d4 <_printf_i+0x198>
 8006664:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006668:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800666c:	e03a      	b.n	80066e4 <_printf_i+0xa8>
 800666e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8006672:	2b15      	cmp	r3, #21
 8006674:	d8f6      	bhi.n	8006664 <_printf_i+0x28>
 8006676:	a101      	add	r1, pc, #4	@ (adr r1, 800667c <_printf_i+0x40>)
 8006678:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800667c:	080066d5 	.word	0x080066d5
 8006680:	080066e9 	.word	0x080066e9
 8006684:	08006665 	.word	0x08006665
 8006688:	08006665 	.word	0x08006665
 800668c:	08006665 	.word	0x08006665
 8006690:	08006665 	.word	0x08006665
 8006694:	080066e9 	.word	0x080066e9
 8006698:	08006665 	.word	0x08006665
 800669c:	08006665 	.word	0x08006665
 80066a0:	08006665 	.word	0x08006665
 80066a4:	08006665 	.word	0x08006665
 80066a8:	080067e7 	.word	0x080067e7
 80066ac:	08006713 	.word	0x08006713
 80066b0:	080067a1 	.word	0x080067a1
 80066b4:	08006665 	.word	0x08006665
 80066b8:	08006665 	.word	0x08006665
 80066bc:	08006809 	.word	0x08006809
 80066c0:	08006665 	.word	0x08006665
 80066c4:	08006713 	.word	0x08006713
 80066c8:	08006665 	.word	0x08006665
 80066cc:	08006665 	.word	0x08006665
 80066d0:	080067a9 	.word	0x080067a9
 80066d4:	6833      	ldr	r3, [r6, #0]
 80066d6:	1d1a      	adds	r2, r3, #4
 80066d8:	681b      	ldr	r3, [r3, #0]
 80066da:	6032      	str	r2, [r6, #0]
 80066dc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80066e0:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80066e4:	2301      	movs	r3, #1
 80066e6:	e09c      	b.n	8006822 <_printf_i+0x1e6>
 80066e8:	6833      	ldr	r3, [r6, #0]
 80066ea:	6820      	ldr	r0, [r4, #0]
 80066ec:	1d19      	adds	r1, r3, #4
 80066ee:	6031      	str	r1, [r6, #0]
 80066f0:	0606      	lsls	r6, r0, #24
 80066f2:	d501      	bpl.n	80066f8 <_printf_i+0xbc>
 80066f4:	681d      	ldr	r5, [r3, #0]
 80066f6:	e003      	b.n	8006700 <_printf_i+0xc4>
 80066f8:	0645      	lsls	r5, r0, #25
 80066fa:	d5fb      	bpl.n	80066f4 <_printf_i+0xb8>
 80066fc:	f9b3 5000 	ldrsh.w	r5, [r3]
 8006700:	2d00      	cmp	r5, #0
 8006702:	da03      	bge.n	800670c <_printf_i+0xd0>
 8006704:	232d      	movs	r3, #45	@ 0x2d
 8006706:	426d      	negs	r5, r5
 8006708:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800670c:	4858      	ldr	r0, [pc, #352]	@ (8006870 <_printf_i+0x234>)
 800670e:	230a      	movs	r3, #10
 8006710:	e011      	b.n	8006736 <_printf_i+0xfa>
 8006712:	6821      	ldr	r1, [r4, #0]
 8006714:	6833      	ldr	r3, [r6, #0]
 8006716:	0608      	lsls	r0, r1, #24
 8006718:	f853 5b04 	ldr.w	r5, [r3], #4
 800671c:	d402      	bmi.n	8006724 <_printf_i+0xe8>
 800671e:	0649      	lsls	r1, r1, #25
 8006720:	bf48      	it	mi
 8006722:	b2ad      	uxthmi	r5, r5
 8006724:	2f6f      	cmp	r7, #111	@ 0x6f
 8006726:	4852      	ldr	r0, [pc, #328]	@ (8006870 <_printf_i+0x234>)
 8006728:	6033      	str	r3, [r6, #0]
 800672a:	bf14      	ite	ne
 800672c:	230a      	movne	r3, #10
 800672e:	2308      	moveq	r3, #8
 8006730:	2100      	movs	r1, #0
 8006732:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8006736:	6866      	ldr	r6, [r4, #4]
 8006738:	60a6      	str	r6, [r4, #8]
 800673a:	2e00      	cmp	r6, #0
 800673c:	db05      	blt.n	800674a <_printf_i+0x10e>
 800673e:	6821      	ldr	r1, [r4, #0]
 8006740:	432e      	orrs	r6, r5
 8006742:	f021 0104 	bic.w	r1, r1, #4
 8006746:	6021      	str	r1, [r4, #0]
 8006748:	d04b      	beq.n	80067e2 <_printf_i+0x1a6>
 800674a:	4616      	mov	r6, r2
 800674c:	fbb5 f1f3 	udiv	r1, r5, r3
 8006750:	fb03 5711 	mls	r7, r3, r1, r5
 8006754:	5dc7      	ldrb	r7, [r0, r7]
 8006756:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800675a:	462f      	mov	r7, r5
 800675c:	42bb      	cmp	r3, r7
 800675e:	460d      	mov	r5, r1
 8006760:	d9f4      	bls.n	800674c <_printf_i+0x110>
 8006762:	2b08      	cmp	r3, #8
 8006764:	d10b      	bne.n	800677e <_printf_i+0x142>
 8006766:	6823      	ldr	r3, [r4, #0]
 8006768:	07df      	lsls	r7, r3, #31
 800676a:	d508      	bpl.n	800677e <_printf_i+0x142>
 800676c:	6923      	ldr	r3, [r4, #16]
 800676e:	6861      	ldr	r1, [r4, #4]
 8006770:	4299      	cmp	r1, r3
 8006772:	bfde      	ittt	le
 8006774:	2330      	movle	r3, #48	@ 0x30
 8006776:	f806 3c01 	strble.w	r3, [r6, #-1]
 800677a:	f106 36ff 	addle.w	r6, r6, #4294967295
 800677e:	1b92      	subs	r2, r2, r6
 8006780:	6122      	str	r2, [r4, #16]
 8006782:	f8cd a000 	str.w	sl, [sp]
 8006786:	464b      	mov	r3, r9
 8006788:	aa03      	add	r2, sp, #12
 800678a:	4621      	mov	r1, r4
 800678c:	4640      	mov	r0, r8
 800678e:	f7ff fee7 	bl	8006560 <_printf_common>
 8006792:	3001      	adds	r0, #1
 8006794:	d14a      	bne.n	800682c <_printf_i+0x1f0>
 8006796:	f04f 30ff 	mov.w	r0, #4294967295
 800679a:	b004      	add	sp, #16
 800679c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80067a0:	6823      	ldr	r3, [r4, #0]
 80067a2:	f043 0320 	orr.w	r3, r3, #32
 80067a6:	6023      	str	r3, [r4, #0]
 80067a8:	4832      	ldr	r0, [pc, #200]	@ (8006874 <_printf_i+0x238>)
 80067aa:	2778      	movs	r7, #120	@ 0x78
 80067ac:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80067b0:	6823      	ldr	r3, [r4, #0]
 80067b2:	6831      	ldr	r1, [r6, #0]
 80067b4:	061f      	lsls	r7, r3, #24
 80067b6:	f851 5b04 	ldr.w	r5, [r1], #4
 80067ba:	d402      	bmi.n	80067c2 <_printf_i+0x186>
 80067bc:	065f      	lsls	r7, r3, #25
 80067be:	bf48      	it	mi
 80067c0:	b2ad      	uxthmi	r5, r5
 80067c2:	6031      	str	r1, [r6, #0]
 80067c4:	07d9      	lsls	r1, r3, #31
 80067c6:	bf44      	itt	mi
 80067c8:	f043 0320 	orrmi.w	r3, r3, #32
 80067cc:	6023      	strmi	r3, [r4, #0]
 80067ce:	b11d      	cbz	r5, 80067d8 <_printf_i+0x19c>
 80067d0:	2310      	movs	r3, #16
 80067d2:	e7ad      	b.n	8006730 <_printf_i+0xf4>
 80067d4:	4826      	ldr	r0, [pc, #152]	@ (8006870 <_printf_i+0x234>)
 80067d6:	e7e9      	b.n	80067ac <_printf_i+0x170>
 80067d8:	6823      	ldr	r3, [r4, #0]
 80067da:	f023 0320 	bic.w	r3, r3, #32
 80067de:	6023      	str	r3, [r4, #0]
 80067e0:	e7f6      	b.n	80067d0 <_printf_i+0x194>
 80067e2:	4616      	mov	r6, r2
 80067e4:	e7bd      	b.n	8006762 <_printf_i+0x126>
 80067e6:	6833      	ldr	r3, [r6, #0]
 80067e8:	6825      	ldr	r5, [r4, #0]
 80067ea:	6961      	ldr	r1, [r4, #20]
 80067ec:	1d18      	adds	r0, r3, #4
 80067ee:	6030      	str	r0, [r6, #0]
 80067f0:	062e      	lsls	r6, r5, #24
 80067f2:	681b      	ldr	r3, [r3, #0]
 80067f4:	d501      	bpl.n	80067fa <_printf_i+0x1be>
 80067f6:	6019      	str	r1, [r3, #0]
 80067f8:	e002      	b.n	8006800 <_printf_i+0x1c4>
 80067fa:	0668      	lsls	r0, r5, #25
 80067fc:	d5fb      	bpl.n	80067f6 <_printf_i+0x1ba>
 80067fe:	8019      	strh	r1, [r3, #0]
 8006800:	2300      	movs	r3, #0
 8006802:	6123      	str	r3, [r4, #16]
 8006804:	4616      	mov	r6, r2
 8006806:	e7bc      	b.n	8006782 <_printf_i+0x146>
 8006808:	6833      	ldr	r3, [r6, #0]
 800680a:	1d1a      	adds	r2, r3, #4
 800680c:	6032      	str	r2, [r6, #0]
 800680e:	681e      	ldr	r6, [r3, #0]
 8006810:	6862      	ldr	r2, [r4, #4]
 8006812:	2100      	movs	r1, #0
 8006814:	4630      	mov	r0, r6
 8006816:	f7f9 fcdb 	bl	80001d0 <memchr>
 800681a:	b108      	cbz	r0, 8006820 <_printf_i+0x1e4>
 800681c:	1b80      	subs	r0, r0, r6
 800681e:	6060      	str	r0, [r4, #4]
 8006820:	6863      	ldr	r3, [r4, #4]
 8006822:	6123      	str	r3, [r4, #16]
 8006824:	2300      	movs	r3, #0
 8006826:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800682a:	e7aa      	b.n	8006782 <_printf_i+0x146>
 800682c:	6923      	ldr	r3, [r4, #16]
 800682e:	4632      	mov	r2, r6
 8006830:	4649      	mov	r1, r9
 8006832:	4640      	mov	r0, r8
 8006834:	47d0      	blx	sl
 8006836:	3001      	adds	r0, #1
 8006838:	d0ad      	beq.n	8006796 <_printf_i+0x15a>
 800683a:	6823      	ldr	r3, [r4, #0]
 800683c:	079b      	lsls	r3, r3, #30
 800683e:	d413      	bmi.n	8006868 <_printf_i+0x22c>
 8006840:	68e0      	ldr	r0, [r4, #12]
 8006842:	9b03      	ldr	r3, [sp, #12]
 8006844:	4298      	cmp	r0, r3
 8006846:	bfb8      	it	lt
 8006848:	4618      	movlt	r0, r3
 800684a:	e7a6      	b.n	800679a <_printf_i+0x15e>
 800684c:	2301      	movs	r3, #1
 800684e:	4632      	mov	r2, r6
 8006850:	4649      	mov	r1, r9
 8006852:	4640      	mov	r0, r8
 8006854:	47d0      	blx	sl
 8006856:	3001      	adds	r0, #1
 8006858:	d09d      	beq.n	8006796 <_printf_i+0x15a>
 800685a:	3501      	adds	r5, #1
 800685c:	68e3      	ldr	r3, [r4, #12]
 800685e:	9903      	ldr	r1, [sp, #12]
 8006860:	1a5b      	subs	r3, r3, r1
 8006862:	42ab      	cmp	r3, r5
 8006864:	dcf2      	bgt.n	800684c <_printf_i+0x210>
 8006866:	e7eb      	b.n	8006840 <_printf_i+0x204>
 8006868:	2500      	movs	r5, #0
 800686a:	f104 0619 	add.w	r6, r4, #25
 800686e:	e7f5      	b.n	800685c <_printf_i+0x220>
 8006870:	08010b7e 	.word	0x08010b7e
 8006874:	08010b8f 	.word	0x08010b8f

08006878 <std>:
 8006878:	2300      	movs	r3, #0
 800687a:	b510      	push	{r4, lr}
 800687c:	4604      	mov	r4, r0
 800687e:	e9c0 3300 	strd	r3, r3, [r0]
 8006882:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8006886:	6083      	str	r3, [r0, #8]
 8006888:	8181      	strh	r1, [r0, #12]
 800688a:	6643      	str	r3, [r0, #100]	@ 0x64
 800688c:	81c2      	strh	r2, [r0, #14]
 800688e:	6183      	str	r3, [r0, #24]
 8006890:	4619      	mov	r1, r3
 8006892:	2208      	movs	r2, #8
 8006894:	305c      	adds	r0, #92	@ 0x5c
 8006896:	f000 fa2f 	bl	8006cf8 <memset>
 800689a:	4b0d      	ldr	r3, [pc, #52]	@ (80068d0 <std+0x58>)
 800689c:	6263      	str	r3, [r4, #36]	@ 0x24
 800689e:	4b0d      	ldr	r3, [pc, #52]	@ (80068d4 <std+0x5c>)
 80068a0:	62a3      	str	r3, [r4, #40]	@ 0x28
 80068a2:	4b0d      	ldr	r3, [pc, #52]	@ (80068d8 <std+0x60>)
 80068a4:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80068a6:	4b0d      	ldr	r3, [pc, #52]	@ (80068dc <std+0x64>)
 80068a8:	6323      	str	r3, [r4, #48]	@ 0x30
 80068aa:	4b0d      	ldr	r3, [pc, #52]	@ (80068e0 <std+0x68>)
 80068ac:	6224      	str	r4, [r4, #32]
 80068ae:	429c      	cmp	r4, r3
 80068b0:	d006      	beq.n	80068c0 <std+0x48>
 80068b2:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80068b6:	4294      	cmp	r4, r2
 80068b8:	d002      	beq.n	80068c0 <std+0x48>
 80068ba:	33d0      	adds	r3, #208	@ 0xd0
 80068bc:	429c      	cmp	r4, r3
 80068be:	d105      	bne.n	80068cc <std+0x54>
 80068c0:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80068c4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80068c8:	f000 ba92 	b.w	8006df0 <__retarget_lock_init_recursive>
 80068cc:	bd10      	pop	{r4, pc}
 80068ce:	bf00      	nop
 80068d0:	08006b49 	.word	0x08006b49
 80068d4:	08006b6b 	.word	0x08006b6b
 80068d8:	08006ba3 	.word	0x08006ba3
 80068dc:	08006bc7 	.word	0x08006bc7
 80068e0:	200003d8 	.word	0x200003d8

080068e4 <stdio_exit_handler>:
 80068e4:	4a02      	ldr	r2, [pc, #8]	@ (80068f0 <stdio_exit_handler+0xc>)
 80068e6:	4903      	ldr	r1, [pc, #12]	@ (80068f4 <stdio_exit_handler+0x10>)
 80068e8:	4803      	ldr	r0, [pc, #12]	@ (80068f8 <stdio_exit_handler+0x14>)
 80068ea:	f000 b869 	b.w	80069c0 <_fwalk_sglue>
 80068ee:	bf00      	nop
 80068f0:	20000018 	.word	0x20000018
 80068f4:	080089d9 	.word	0x080089d9
 80068f8:	20000028 	.word	0x20000028

080068fc <cleanup_stdio>:
 80068fc:	6841      	ldr	r1, [r0, #4]
 80068fe:	4b0c      	ldr	r3, [pc, #48]	@ (8006930 <cleanup_stdio+0x34>)
 8006900:	4299      	cmp	r1, r3
 8006902:	b510      	push	{r4, lr}
 8006904:	4604      	mov	r4, r0
 8006906:	d001      	beq.n	800690c <cleanup_stdio+0x10>
 8006908:	f002 f866 	bl	80089d8 <_fflush_r>
 800690c:	68a1      	ldr	r1, [r4, #8]
 800690e:	4b09      	ldr	r3, [pc, #36]	@ (8006934 <cleanup_stdio+0x38>)
 8006910:	4299      	cmp	r1, r3
 8006912:	d002      	beq.n	800691a <cleanup_stdio+0x1e>
 8006914:	4620      	mov	r0, r4
 8006916:	f002 f85f 	bl	80089d8 <_fflush_r>
 800691a:	68e1      	ldr	r1, [r4, #12]
 800691c:	4b06      	ldr	r3, [pc, #24]	@ (8006938 <cleanup_stdio+0x3c>)
 800691e:	4299      	cmp	r1, r3
 8006920:	d004      	beq.n	800692c <cleanup_stdio+0x30>
 8006922:	4620      	mov	r0, r4
 8006924:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006928:	f002 b856 	b.w	80089d8 <_fflush_r>
 800692c:	bd10      	pop	{r4, pc}
 800692e:	bf00      	nop
 8006930:	200003d8 	.word	0x200003d8
 8006934:	20000440 	.word	0x20000440
 8006938:	200004a8 	.word	0x200004a8

0800693c <global_stdio_init.part.0>:
 800693c:	b510      	push	{r4, lr}
 800693e:	4b0b      	ldr	r3, [pc, #44]	@ (800696c <global_stdio_init.part.0+0x30>)
 8006940:	4c0b      	ldr	r4, [pc, #44]	@ (8006970 <global_stdio_init.part.0+0x34>)
 8006942:	4a0c      	ldr	r2, [pc, #48]	@ (8006974 <global_stdio_init.part.0+0x38>)
 8006944:	601a      	str	r2, [r3, #0]
 8006946:	4620      	mov	r0, r4
 8006948:	2200      	movs	r2, #0
 800694a:	2104      	movs	r1, #4
 800694c:	f7ff ff94 	bl	8006878 <std>
 8006950:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8006954:	2201      	movs	r2, #1
 8006956:	2109      	movs	r1, #9
 8006958:	f7ff ff8e 	bl	8006878 <std>
 800695c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8006960:	2202      	movs	r2, #2
 8006962:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006966:	2112      	movs	r1, #18
 8006968:	f7ff bf86 	b.w	8006878 <std>
 800696c:	20000510 	.word	0x20000510
 8006970:	200003d8 	.word	0x200003d8
 8006974:	080068e5 	.word	0x080068e5

08006978 <__sfp_lock_acquire>:
 8006978:	4801      	ldr	r0, [pc, #4]	@ (8006980 <__sfp_lock_acquire+0x8>)
 800697a:	f000 ba3a 	b.w	8006df2 <__retarget_lock_acquire_recursive>
 800697e:	bf00      	nop
 8006980:	20000519 	.word	0x20000519

08006984 <__sfp_lock_release>:
 8006984:	4801      	ldr	r0, [pc, #4]	@ (800698c <__sfp_lock_release+0x8>)
 8006986:	f000 ba35 	b.w	8006df4 <__retarget_lock_release_recursive>
 800698a:	bf00      	nop
 800698c:	20000519 	.word	0x20000519

08006990 <__sinit>:
 8006990:	b510      	push	{r4, lr}
 8006992:	4604      	mov	r4, r0
 8006994:	f7ff fff0 	bl	8006978 <__sfp_lock_acquire>
 8006998:	6a23      	ldr	r3, [r4, #32]
 800699a:	b11b      	cbz	r3, 80069a4 <__sinit+0x14>
 800699c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80069a0:	f7ff bff0 	b.w	8006984 <__sfp_lock_release>
 80069a4:	4b04      	ldr	r3, [pc, #16]	@ (80069b8 <__sinit+0x28>)
 80069a6:	6223      	str	r3, [r4, #32]
 80069a8:	4b04      	ldr	r3, [pc, #16]	@ (80069bc <__sinit+0x2c>)
 80069aa:	681b      	ldr	r3, [r3, #0]
 80069ac:	2b00      	cmp	r3, #0
 80069ae:	d1f5      	bne.n	800699c <__sinit+0xc>
 80069b0:	f7ff ffc4 	bl	800693c <global_stdio_init.part.0>
 80069b4:	e7f2      	b.n	800699c <__sinit+0xc>
 80069b6:	bf00      	nop
 80069b8:	080068fd 	.word	0x080068fd
 80069bc:	20000510 	.word	0x20000510

080069c0 <_fwalk_sglue>:
 80069c0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80069c4:	4607      	mov	r7, r0
 80069c6:	4688      	mov	r8, r1
 80069c8:	4614      	mov	r4, r2
 80069ca:	2600      	movs	r6, #0
 80069cc:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80069d0:	f1b9 0901 	subs.w	r9, r9, #1
 80069d4:	d505      	bpl.n	80069e2 <_fwalk_sglue+0x22>
 80069d6:	6824      	ldr	r4, [r4, #0]
 80069d8:	2c00      	cmp	r4, #0
 80069da:	d1f7      	bne.n	80069cc <_fwalk_sglue+0xc>
 80069dc:	4630      	mov	r0, r6
 80069de:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80069e2:	89ab      	ldrh	r3, [r5, #12]
 80069e4:	2b01      	cmp	r3, #1
 80069e6:	d907      	bls.n	80069f8 <_fwalk_sglue+0x38>
 80069e8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80069ec:	3301      	adds	r3, #1
 80069ee:	d003      	beq.n	80069f8 <_fwalk_sglue+0x38>
 80069f0:	4629      	mov	r1, r5
 80069f2:	4638      	mov	r0, r7
 80069f4:	47c0      	blx	r8
 80069f6:	4306      	orrs	r6, r0
 80069f8:	3568      	adds	r5, #104	@ 0x68
 80069fa:	e7e9      	b.n	80069d0 <_fwalk_sglue+0x10>

080069fc <iprintf>:
 80069fc:	b40f      	push	{r0, r1, r2, r3}
 80069fe:	b507      	push	{r0, r1, r2, lr}
 8006a00:	4906      	ldr	r1, [pc, #24]	@ (8006a1c <iprintf+0x20>)
 8006a02:	ab04      	add	r3, sp, #16
 8006a04:	6808      	ldr	r0, [r1, #0]
 8006a06:	f853 2b04 	ldr.w	r2, [r3], #4
 8006a0a:	6881      	ldr	r1, [r0, #8]
 8006a0c:	9301      	str	r3, [sp, #4]
 8006a0e:	f001 fe47 	bl	80086a0 <_vfiprintf_r>
 8006a12:	b003      	add	sp, #12
 8006a14:	f85d eb04 	ldr.w	lr, [sp], #4
 8006a18:	b004      	add	sp, #16
 8006a1a:	4770      	bx	lr
 8006a1c:	20000024 	.word	0x20000024

08006a20 <_puts_r>:
 8006a20:	6a03      	ldr	r3, [r0, #32]
 8006a22:	b570      	push	{r4, r5, r6, lr}
 8006a24:	6884      	ldr	r4, [r0, #8]
 8006a26:	4605      	mov	r5, r0
 8006a28:	460e      	mov	r6, r1
 8006a2a:	b90b      	cbnz	r3, 8006a30 <_puts_r+0x10>
 8006a2c:	f7ff ffb0 	bl	8006990 <__sinit>
 8006a30:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8006a32:	07db      	lsls	r3, r3, #31
 8006a34:	d405      	bmi.n	8006a42 <_puts_r+0x22>
 8006a36:	89a3      	ldrh	r3, [r4, #12]
 8006a38:	0598      	lsls	r0, r3, #22
 8006a3a:	d402      	bmi.n	8006a42 <_puts_r+0x22>
 8006a3c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006a3e:	f000 f9d8 	bl	8006df2 <__retarget_lock_acquire_recursive>
 8006a42:	89a3      	ldrh	r3, [r4, #12]
 8006a44:	0719      	lsls	r1, r3, #28
 8006a46:	d502      	bpl.n	8006a4e <_puts_r+0x2e>
 8006a48:	6923      	ldr	r3, [r4, #16]
 8006a4a:	2b00      	cmp	r3, #0
 8006a4c:	d135      	bne.n	8006aba <_puts_r+0x9a>
 8006a4e:	4621      	mov	r1, r4
 8006a50:	4628      	mov	r0, r5
 8006a52:	f000 f8fb 	bl	8006c4c <__swsetup_r>
 8006a56:	b380      	cbz	r0, 8006aba <_puts_r+0x9a>
 8006a58:	f04f 35ff 	mov.w	r5, #4294967295
 8006a5c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8006a5e:	07da      	lsls	r2, r3, #31
 8006a60:	d405      	bmi.n	8006a6e <_puts_r+0x4e>
 8006a62:	89a3      	ldrh	r3, [r4, #12]
 8006a64:	059b      	lsls	r3, r3, #22
 8006a66:	d402      	bmi.n	8006a6e <_puts_r+0x4e>
 8006a68:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006a6a:	f000 f9c3 	bl	8006df4 <__retarget_lock_release_recursive>
 8006a6e:	4628      	mov	r0, r5
 8006a70:	bd70      	pop	{r4, r5, r6, pc}
 8006a72:	2b00      	cmp	r3, #0
 8006a74:	da04      	bge.n	8006a80 <_puts_r+0x60>
 8006a76:	69a2      	ldr	r2, [r4, #24]
 8006a78:	429a      	cmp	r2, r3
 8006a7a:	dc17      	bgt.n	8006aac <_puts_r+0x8c>
 8006a7c:	290a      	cmp	r1, #10
 8006a7e:	d015      	beq.n	8006aac <_puts_r+0x8c>
 8006a80:	6823      	ldr	r3, [r4, #0]
 8006a82:	1c5a      	adds	r2, r3, #1
 8006a84:	6022      	str	r2, [r4, #0]
 8006a86:	7019      	strb	r1, [r3, #0]
 8006a88:	68a3      	ldr	r3, [r4, #8]
 8006a8a:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8006a8e:	3b01      	subs	r3, #1
 8006a90:	60a3      	str	r3, [r4, #8]
 8006a92:	2900      	cmp	r1, #0
 8006a94:	d1ed      	bne.n	8006a72 <_puts_r+0x52>
 8006a96:	2b00      	cmp	r3, #0
 8006a98:	da11      	bge.n	8006abe <_puts_r+0x9e>
 8006a9a:	4622      	mov	r2, r4
 8006a9c:	210a      	movs	r1, #10
 8006a9e:	4628      	mov	r0, r5
 8006aa0:	f000 f895 	bl	8006bce <__swbuf_r>
 8006aa4:	3001      	adds	r0, #1
 8006aa6:	d0d7      	beq.n	8006a58 <_puts_r+0x38>
 8006aa8:	250a      	movs	r5, #10
 8006aaa:	e7d7      	b.n	8006a5c <_puts_r+0x3c>
 8006aac:	4622      	mov	r2, r4
 8006aae:	4628      	mov	r0, r5
 8006ab0:	f000 f88d 	bl	8006bce <__swbuf_r>
 8006ab4:	3001      	adds	r0, #1
 8006ab6:	d1e7      	bne.n	8006a88 <_puts_r+0x68>
 8006ab8:	e7ce      	b.n	8006a58 <_puts_r+0x38>
 8006aba:	3e01      	subs	r6, #1
 8006abc:	e7e4      	b.n	8006a88 <_puts_r+0x68>
 8006abe:	6823      	ldr	r3, [r4, #0]
 8006ac0:	1c5a      	adds	r2, r3, #1
 8006ac2:	6022      	str	r2, [r4, #0]
 8006ac4:	220a      	movs	r2, #10
 8006ac6:	701a      	strb	r2, [r3, #0]
 8006ac8:	e7ee      	b.n	8006aa8 <_puts_r+0x88>
	...

08006acc <puts>:
 8006acc:	4b02      	ldr	r3, [pc, #8]	@ (8006ad8 <puts+0xc>)
 8006ace:	4601      	mov	r1, r0
 8006ad0:	6818      	ldr	r0, [r3, #0]
 8006ad2:	f7ff bfa5 	b.w	8006a20 <_puts_r>
 8006ad6:	bf00      	nop
 8006ad8:	20000024 	.word	0x20000024

08006adc <sniprintf>:
 8006adc:	b40c      	push	{r2, r3}
 8006ade:	b530      	push	{r4, r5, lr}
 8006ae0:	4b18      	ldr	r3, [pc, #96]	@ (8006b44 <sniprintf+0x68>)
 8006ae2:	1e0c      	subs	r4, r1, #0
 8006ae4:	681d      	ldr	r5, [r3, #0]
 8006ae6:	b09d      	sub	sp, #116	@ 0x74
 8006ae8:	da08      	bge.n	8006afc <sniprintf+0x20>
 8006aea:	238b      	movs	r3, #139	@ 0x8b
 8006aec:	602b      	str	r3, [r5, #0]
 8006aee:	f04f 30ff 	mov.w	r0, #4294967295
 8006af2:	b01d      	add	sp, #116	@ 0x74
 8006af4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8006af8:	b002      	add	sp, #8
 8006afa:	4770      	bx	lr
 8006afc:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8006b00:	f8ad 3014 	strh.w	r3, [sp, #20]
 8006b04:	f04f 0300 	mov.w	r3, #0
 8006b08:	931b      	str	r3, [sp, #108]	@ 0x6c
 8006b0a:	bf14      	ite	ne
 8006b0c:	f104 33ff 	addne.w	r3, r4, #4294967295
 8006b10:	4623      	moveq	r3, r4
 8006b12:	9304      	str	r3, [sp, #16]
 8006b14:	9307      	str	r3, [sp, #28]
 8006b16:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8006b1a:	9002      	str	r0, [sp, #8]
 8006b1c:	9006      	str	r0, [sp, #24]
 8006b1e:	f8ad 3016 	strh.w	r3, [sp, #22]
 8006b22:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8006b24:	ab21      	add	r3, sp, #132	@ 0x84
 8006b26:	a902      	add	r1, sp, #8
 8006b28:	4628      	mov	r0, r5
 8006b2a:	9301      	str	r3, [sp, #4]
 8006b2c:	f001 fc92 	bl	8008454 <_svfiprintf_r>
 8006b30:	1c43      	adds	r3, r0, #1
 8006b32:	bfbc      	itt	lt
 8006b34:	238b      	movlt	r3, #139	@ 0x8b
 8006b36:	602b      	strlt	r3, [r5, #0]
 8006b38:	2c00      	cmp	r4, #0
 8006b3a:	d0da      	beq.n	8006af2 <sniprintf+0x16>
 8006b3c:	9b02      	ldr	r3, [sp, #8]
 8006b3e:	2200      	movs	r2, #0
 8006b40:	701a      	strb	r2, [r3, #0]
 8006b42:	e7d6      	b.n	8006af2 <sniprintf+0x16>
 8006b44:	20000024 	.word	0x20000024

08006b48 <__sread>:
 8006b48:	b510      	push	{r4, lr}
 8006b4a:	460c      	mov	r4, r1
 8006b4c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006b50:	f000 f900 	bl	8006d54 <_read_r>
 8006b54:	2800      	cmp	r0, #0
 8006b56:	bfab      	itete	ge
 8006b58:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8006b5a:	89a3      	ldrhlt	r3, [r4, #12]
 8006b5c:	181b      	addge	r3, r3, r0
 8006b5e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8006b62:	bfac      	ite	ge
 8006b64:	6563      	strge	r3, [r4, #84]	@ 0x54
 8006b66:	81a3      	strhlt	r3, [r4, #12]
 8006b68:	bd10      	pop	{r4, pc}

08006b6a <__swrite>:
 8006b6a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006b6e:	461f      	mov	r7, r3
 8006b70:	898b      	ldrh	r3, [r1, #12]
 8006b72:	05db      	lsls	r3, r3, #23
 8006b74:	4605      	mov	r5, r0
 8006b76:	460c      	mov	r4, r1
 8006b78:	4616      	mov	r6, r2
 8006b7a:	d505      	bpl.n	8006b88 <__swrite+0x1e>
 8006b7c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006b80:	2302      	movs	r3, #2
 8006b82:	2200      	movs	r2, #0
 8006b84:	f000 f8d4 	bl	8006d30 <_lseek_r>
 8006b88:	89a3      	ldrh	r3, [r4, #12]
 8006b8a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006b8e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8006b92:	81a3      	strh	r3, [r4, #12]
 8006b94:	4632      	mov	r2, r6
 8006b96:	463b      	mov	r3, r7
 8006b98:	4628      	mov	r0, r5
 8006b9a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006b9e:	f000 b8eb 	b.w	8006d78 <_write_r>

08006ba2 <__sseek>:
 8006ba2:	b510      	push	{r4, lr}
 8006ba4:	460c      	mov	r4, r1
 8006ba6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006baa:	f000 f8c1 	bl	8006d30 <_lseek_r>
 8006bae:	1c43      	adds	r3, r0, #1
 8006bb0:	89a3      	ldrh	r3, [r4, #12]
 8006bb2:	bf15      	itete	ne
 8006bb4:	6560      	strne	r0, [r4, #84]	@ 0x54
 8006bb6:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8006bba:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8006bbe:	81a3      	strheq	r3, [r4, #12]
 8006bc0:	bf18      	it	ne
 8006bc2:	81a3      	strhne	r3, [r4, #12]
 8006bc4:	bd10      	pop	{r4, pc}

08006bc6 <__sclose>:
 8006bc6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006bca:	f000 b8a1 	b.w	8006d10 <_close_r>

08006bce <__swbuf_r>:
 8006bce:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006bd0:	460e      	mov	r6, r1
 8006bd2:	4614      	mov	r4, r2
 8006bd4:	4605      	mov	r5, r0
 8006bd6:	b118      	cbz	r0, 8006be0 <__swbuf_r+0x12>
 8006bd8:	6a03      	ldr	r3, [r0, #32]
 8006bda:	b90b      	cbnz	r3, 8006be0 <__swbuf_r+0x12>
 8006bdc:	f7ff fed8 	bl	8006990 <__sinit>
 8006be0:	69a3      	ldr	r3, [r4, #24]
 8006be2:	60a3      	str	r3, [r4, #8]
 8006be4:	89a3      	ldrh	r3, [r4, #12]
 8006be6:	071a      	lsls	r2, r3, #28
 8006be8:	d501      	bpl.n	8006bee <__swbuf_r+0x20>
 8006bea:	6923      	ldr	r3, [r4, #16]
 8006bec:	b943      	cbnz	r3, 8006c00 <__swbuf_r+0x32>
 8006bee:	4621      	mov	r1, r4
 8006bf0:	4628      	mov	r0, r5
 8006bf2:	f000 f82b 	bl	8006c4c <__swsetup_r>
 8006bf6:	b118      	cbz	r0, 8006c00 <__swbuf_r+0x32>
 8006bf8:	f04f 37ff 	mov.w	r7, #4294967295
 8006bfc:	4638      	mov	r0, r7
 8006bfe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006c00:	6823      	ldr	r3, [r4, #0]
 8006c02:	6922      	ldr	r2, [r4, #16]
 8006c04:	1a98      	subs	r0, r3, r2
 8006c06:	6963      	ldr	r3, [r4, #20]
 8006c08:	b2f6      	uxtb	r6, r6
 8006c0a:	4283      	cmp	r3, r0
 8006c0c:	4637      	mov	r7, r6
 8006c0e:	dc05      	bgt.n	8006c1c <__swbuf_r+0x4e>
 8006c10:	4621      	mov	r1, r4
 8006c12:	4628      	mov	r0, r5
 8006c14:	f001 fee0 	bl	80089d8 <_fflush_r>
 8006c18:	2800      	cmp	r0, #0
 8006c1a:	d1ed      	bne.n	8006bf8 <__swbuf_r+0x2a>
 8006c1c:	68a3      	ldr	r3, [r4, #8]
 8006c1e:	3b01      	subs	r3, #1
 8006c20:	60a3      	str	r3, [r4, #8]
 8006c22:	6823      	ldr	r3, [r4, #0]
 8006c24:	1c5a      	adds	r2, r3, #1
 8006c26:	6022      	str	r2, [r4, #0]
 8006c28:	701e      	strb	r6, [r3, #0]
 8006c2a:	6962      	ldr	r2, [r4, #20]
 8006c2c:	1c43      	adds	r3, r0, #1
 8006c2e:	429a      	cmp	r2, r3
 8006c30:	d004      	beq.n	8006c3c <__swbuf_r+0x6e>
 8006c32:	89a3      	ldrh	r3, [r4, #12]
 8006c34:	07db      	lsls	r3, r3, #31
 8006c36:	d5e1      	bpl.n	8006bfc <__swbuf_r+0x2e>
 8006c38:	2e0a      	cmp	r6, #10
 8006c3a:	d1df      	bne.n	8006bfc <__swbuf_r+0x2e>
 8006c3c:	4621      	mov	r1, r4
 8006c3e:	4628      	mov	r0, r5
 8006c40:	f001 feca 	bl	80089d8 <_fflush_r>
 8006c44:	2800      	cmp	r0, #0
 8006c46:	d0d9      	beq.n	8006bfc <__swbuf_r+0x2e>
 8006c48:	e7d6      	b.n	8006bf8 <__swbuf_r+0x2a>
	...

08006c4c <__swsetup_r>:
 8006c4c:	b538      	push	{r3, r4, r5, lr}
 8006c4e:	4b29      	ldr	r3, [pc, #164]	@ (8006cf4 <__swsetup_r+0xa8>)
 8006c50:	4605      	mov	r5, r0
 8006c52:	6818      	ldr	r0, [r3, #0]
 8006c54:	460c      	mov	r4, r1
 8006c56:	b118      	cbz	r0, 8006c60 <__swsetup_r+0x14>
 8006c58:	6a03      	ldr	r3, [r0, #32]
 8006c5a:	b90b      	cbnz	r3, 8006c60 <__swsetup_r+0x14>
 8006c5c:	f7ff fe98 	bl	8006990 <__sinit>
 8006c60:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006c64:	0719      	lsls	r1, r3, #28
 8006c66:	d422      	bmi.n	8006cae <__swsetup_r+0x62>
 8006c68:	06da      	lsls	r2, r3, #27
 8006c6a:	d407      	bmi.n	8006c7c <__swsetup_r+0x30>
 8006c6c:	2209      	movs	r2, #9
 8006c6e:	602a      	str	r2, [r5, #0]
 8006c70:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006c74:	81a3      	strh	r3, [r4, #12]
 8006c76:	f04f 30ff 	mov.w	r0, #4294967295
 8006c7a:	e033      	b.n	8006ce4 <__swsetup_r+0x98>
 8006c7c:	0758      	lsls	r0, r3, #29
 8006c7e:	d512      	bpl.n	8006ca6 <__swsetup_r+0x5a>
 8006c80:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8006c82:	b141      	cbz	r1, 8006c96 <__swsetup_r+0x4a>
 8006c84:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8006c88:	4299      	cmp	r1, r3
 8006c8a:	d002      	beq.n	8006c92 <__swsetup_r+0x46>
 8006c8c:	4628      	mov	r0, r5
 8006c8e:	f000 ff0b 	bl	8007aa8 <_free_r>
 8006c92:	2300      	movs	r3, #0
 8006c94:	6363      	str	r3, [r4, #52]	@ 0x34
 8006c96:	89a3      	ldrh	r3, [r4, #12]
 8006c98:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8006c9c:	81a3      	strh	r3, [r4, #12]
 8006c9e:	2300      	movs	r3, #0
 8006ca0:	6063      	str	r3, [r4, #4]
 8006ca2:	6923      	ldr	r3, [r4, #16]
 8006ca4:	6023      	str	r3, [r4, #0]
 8006ca6:	89a3      	ldrh	r3, [r4, #12]
 8006ca8:	f043 0308 	orr.w	r3, r3, #8
 8006cac:	81a3      	strh	r3, [r4, #12]
 8006cae:	6923      	ldr	r3, [r4, #16]
 8006cb0:	b94b      	cbnz	r3, 8006cc6 <__swsetup_r+0x7a>
 8006cb2:	89a3      	ldrh	r3, [r4, #12]
 8006cb4:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8006cb8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006cbc:	d003      	beq.n	8006cc6 <__swsetup_r+0x7a>
 8006cbe:	4621      	mov	r1, r4
 8006cc0:	4628      	mov	r0, r5
 8006cc2:	f001 fed7 	bl	8008a74 <__smakebuf_r>
 8006cc6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006cca:	f013 0201 	ands.w	r2, r3, #1
 8006cce:	d00a      	beq.n	8006ce6 <__swsetup_r+0x9a>
 8006cd0:	2200      	movs	r2, #0
 8006cd2:	60a2      	str	r2, [r4, #8]
 8006cd4:	6962      	ldr	r2, [r4, #20]
 8006cd6:	4252      	negs	r2, r2
 8006cd8:	61a2      	str	r2, [r4, #24]
 8006cda:	6922      	ldr	r2, [r4, #16]
 8006cdc:	b942      	cbnz	r2, 8006cf0 <__swsetup_r+0xa4>
 8006cde:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8006ce2:	d1c5      	bne.n	8006c70 <__swsetup_r+0x24>
 8006ce4:	bd38      	pop	{r3, r4, r5, pc}
 8006ce6:	0799      	lsls	r1, r3, #30
 8006ce8:	bf58      	it	pl
 8006cea:	6962      	ldrpl	r2, [r4, #20]
 8006cec:	60a2      	str	r2, [r4, #8]
 8006cee:	e7f4      	b.n	8006cda <__swsetup_r+0x8e>
 8006cf0:	2000      	movs	r0, #0
 8006cf2:	e7f7      	b.n	8006ce4 <__swsetup_r+0x98>
 8006cf4:	20000024 	.word	0x20000024

08006cf8 <memset>:
 8006cf8:	4402      	add	r2, r0
 8006cfa:	4603      	mov	r3, r0
 8006cfc:	4293      	cmp	r3, r2
 8006cfe:	d100      	bne.n	8006d02 <memset+0xa>
 8006d00:	4770      	bx	lr
 8006d02:	f803 1b01 	strb.w	r1, [r3], #1
 8006d06:	e7f9      	b.n	8006cfc <memset+0x4>

08006d08 <_localeconv_r>:
 8006d08:	4800      	ldr	r0, [pc, #0]	@ (8006d0c <_localeconv_r+0x4>)
 8006d0a:	4770      	bx	lr
 8006d0c:	20000164 	.word	0x20000164

08006d10 <_close_r>:
 8006d10:	b538      	push	{r3, r4, r5, lr}
 8006d12:	4d06      	ldr	r5, [pc, #24]	@ (8006d2c <_close_r+0x1c>)
 8006d14:	2300      	movs	r3, #0
 8006d16:	4604      	mov	r4, r0
 8006d18:	4608      	mov	r0, r1
 8006d1a:	602b      	str	r3, [r5, #0]
 8006d1c:	f7fb fa7e 	bl	800221c <_close>
 8006d20:	1c43      	adds	r3, r0, #1
 8006d22:	d102      	bne.n	8006d2a <_close_r+0x1a>
 8006d24:	682b      	ldr	r3, [r5, #0]
 8006d26:	b103      	cbz	r3, 8006d2a <_close_r+0x1a>
 8006d28:	6023      	str	r3, [r4, #0]
 8006d2a:	bd38      	pop	{r3, r4, r5, pc}
 8006d2c:	20000514 	.word	0x20000514

08006d30 <_lseek_r>:
 8006d30:	b538      	push	{r3, r4, r5, lr}
 8006d32:	4d07      	ldr	r5, [pc, #28]	@ (8006d50 <_lseek_r+0x20>)
 8006d34:	4604      	mov	r4, r0
 8006d36:	4608      	mov	r0, r1
 8006d38:	4611      	mov	r1, r2
 8006d3a:	2200      	movs	r2, #0
 8006d3c:	602a      	str	r2, [r5, #0]
 8006d3e:	461a      	mov	r2, r3
 8006d40:	f7fb fa93 	bl	800226a <_lseek>
 8006d44:	1c43      	adds	r3, r0, #1
 8006d46:	d102      	bne.n	8006d4e <_lseek_r+0x1e>
 8006d48:	682b      	ldr	r3, [r5, #0]
 8006d4a:	b103      	cbz	r3, 8006d4e <_lseek_r+0x1e>
 8006d4c:	6023      	str	r3, [r4, #0]
 8006d4e:	bd38      	pop	{r3, r4, r5, pc}
 8006d50:	20000514 	.word	0x20000514

08006d54 <_read_r>:
 8006d54:	b538      	push	{r3, r4, r5, lr}
 8006d56:	4d07      	ldr	r5, [pc, #28]	@ (8006d74 <_read_r+0x20>)
 8006d58:	4604      	mov	r4, r0
 8006d5a:	4608      	mov	r0, r1
 8006d5c:	4611      	mov	r1, r2
 8006d5e:	2200      	movs	r2, #0
 8006d60:	602a      	str	r2, [r5, #0]
 8006d62:	461a      	mov	r2, r3
 8006d64:	f7fb fa21 	bl	80021aa <_read>
 8006d68:	1c43      	adds	r3, r0, #1
 8006d6a:	d102      	bne.n	8006d72 <_read_r+0x1e>
 8006d6c:	682b      	ldr	r3, [r5, #0]
 8006d6e:	b103      	cbz	r3, 8006d72 <_read_r+0x1e>
 8006d70:	6023      	str	r3, [r4, #0]
 8006d72:	bd38      	pop	{r3, r4, r5, pc}
 8006d74:	20000514 	.word	0x20000514

08006d78 <_write_r>:
 8006d78:	b538      	push	{r3, r4, r5, lr}
 8006d7a:	4d07      	ldr	r5, [pc, #28]	@ (8006d98 <_write_r+0x20>)
 8006d7c:	4604      	mov	r4, r0
 8006d7e:	4608      	mov	r0, r1
 8006d80:	4611      	mov	r1, r2
 8006d82:	2200      	movs	r2, #0
 8006d84:	602a      	str	r2, [r5, #0]
 8006d86:	461a      	mov	r2, r3
 8006d88:	f7fb fa2c 	bl	80021e4 <_write>
 8006d8c:	1c43      	adds	r3, r0, #1
 8006d8e:	d102      	bne.n	8006d96 <_write_r+0x1e>
 8006d90:	682b      	ldr	r3, [r5, #0]
 8006d92:	b103      	cbz	r3, 8006d96 <_write_r+0x1e>
 8006d94:	6023      	str	r3, [r4, #0]
 8006d96:	bd38      	pop	{r3, r4, r5, pc}
 8006d98:	20000514 	.word	0x20000514

08006d9c <__errno>:
 8006d9c:	4b01      	ldr	r3, [pc, #4]	@ (8006da4 <__errno+0x8>)
 8006d9e:	6818      	ldr	r0, [r3, #0]
 8006da0:	4770      	bx	lr
 8006da2:	bf00      	nop
 8006da4:	20000024 	.word	0x20000024

08006da8 <__libc_init_array>:
 8006da8:	b570      	push	{r4, r5, r6, lr}
 8006daa:	4d0d      	ldr	r5, [pc, #52]	@ (8006de0 <__libc_init_array+0x38>)
 8006dac:	4c0d      	ldr	r4, [pc, #52]	@ (8006de4 <__libc_init_array+0x3c>)
 8006dae:	1b64      	subs	r4, r4, r5
 8006db0:	10a4      	asrs	r4, r4, #2
 8006db2:	2600      	movs	r6, #0
 8006db4:	42a6      	cmp	r6, r4
 8006db6:	d109      	bne.n	8006dcc <__libc_init_array+0x24>
 8006db8:	4d0b      	ldr	r5, [pc, #44]	@ (8006de8 <__libc_init_array+0x40>)
 8006dba:	4c0c      	ldr	r4, [pc, #48]	@ (8006dec <__libc_init_array+0x44>)
 8006dbc:	f003 f850 	bl	8009e60 <_init>
 8006dc0:	1b64      	subs	r4, r4, r5
 8006dc2:	10a4      	asrs	r4, r4, #2
 8006dc4:	2600      	movs	r6, #0
 8006dc6:	42a6      	cmp	r6, r4
 8006dc8:	d105      	bne.n	8006dd6 <__libc_init_array+0x2e>
 8006dca:	bd70      	pop	{r4, r5, r6, pc}
 8006dcc:	f855 3b04 	ldr.w	r3, [r5], #4
 8006dd0:	4798      	blx	r3
 8006dd2:	3601      	adds	r6, #1
 8006dd4:	e7ee      	b.n	8006db4 <__libc_init_array+0xc>
 8006dd6:	f855 3b04 	ldr.w	r3, [r5], #4
 8006dda:	4798      	blx	r3
 8006ddc:	3601      	adds	r6, #1
 8006dde:	e7f2      	b.n	8006dc6 <__libc_init_array+0x1e>
 8006de0:	080110c8 	.word	0x080110c8
 8006de4:	080110c8 	.word	0x080110c8
 8006de8:	080110c8 	.word	0x080110c8
 8006dec:	080110cc 	.word	0x080110cc

08006df0 <__retarget_lock_init_recursive>:
 8006df0:	4770      	bx	lr

08006df2 <__retarget_lock_acquire_recursive>:
 8006df2:	4770      	bx	lr

08006df4 <__retarget_lock_release_recursive>:
 8006df4:	4770      	bx	lr

08006df6 <quorem>:
 8006df6:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006dfa:	6903      	ldr	r3, [r0, #16]
 8006dfc:	690c      	ldr	r4, [r1, #16]
 8006dfe:	42a3      	cmp	r3, r4
 8006e00:	4607      	mov	r7, r0
 8006e02:	db7e      	blt.n	8006f02 <quorem+0x10c>
 8006e04:	3c01      	subs	r4, #1
 8006e06:	f101 0814 	add.w	r8, r1, #20
 8006e0a:	00a3      	lsls	r3, r4, #2
 8006e0c:	f100 0514 	add.w	r5, r0, #20
 8006e10:	9300      	str	r3, [sp, #0]
 8006e12:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006e16:	9301      	str	r3, [sp, #4]
 8006e18:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8006e1c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006e20:	3301      	adds	r3, #1
 8006e22:	429a      	cmp	r2, r3
 8006e24:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8006e28:	fbb2 f6f3 	udiv	r6, r2, r3
 8006e2c:	d32e      	bcc.n	8006e8c <quorem+0x96>
 8006e2e:	f04f 0a00 	mov.w	sl, #0
 8006e32:	46c4      	mov	ip, r8
 8006e34:	46ae      	mov	lr, r5
 8006e36:	46d3      	mov	fp, sl
 8006e38:	f85c 3b04 	ldr.w	r3, [ip], #4
 8006e3c:	b298      	uxth	r0, r3
 8006e3e:	fb06 a000 	mla	r0, r6, r0, sl
 8006e42:	0c02      	lsrs	r2, r0, #16
 8006e44:	0c1b      	lsrs	r3, r3, #16
 8006e46:	fb06 2303 	mla	r3, r6, r3, r2
 8006e4a:	f8de 2000 	ldr.w	r2, [lr]
 8006e4e:	b280      	uxth	r0, r0
 8006e50:	b292      	uxth	r2, r2
 8006e52:	1a12      	subs	r2, r2, r0
 8006e54:	445a      	add	r2, fp
 8006e56:	f8de 0000 	ldr.w	r0, [lr]
 8006e5a:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8006e5e:	b29b      	uxth	r3, r3
 8006e60:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8006e64:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8006e68:	b292      	uxth	r2, r2
 8006e6a:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8006e6e:	45e1      	cmp	r9, ip
 8006e70:	f84e 2b04 	str.w	r2, [lr], #4
 8006e74:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8006e78:	d2de      	bcs.n	8006e38 <quorem+0x42>
 8006e7a:	9b00      	ldr	r3, [sp, #0]
 8006e7c:	58eb      	ldr	r3, [r5, r3]
 8006e7e:	b92b      	cbnz	r3, 8006e8c <quorem+0x96>
 8006e80:	9b01      	ldr	r3, [sp, #4]
 8006e82:	3b04      	subs	r3, #4
 8006e84:	429d      	cmp	r5, r3
 8006e86:	461a      	mov	r2, r3
 8006e88:	d32f      	bcc.n	8006eea <quorem+0xf4>
 8006e8a:	613c      	str	r4, [r7, #16]
 8006e8c:	4638      	mov	r0, r7
 8006e8e:	f001 f97d 	bl	800818c <__mcmp>
 8006e92:	2800      	cmp	r0, #0
 8006e94:	db25      	blt.n	8006ee2 <quorem+0xec>
 8006e96:	4629      	mov	r1, r5
 8006e98:	2000      	movs	r0, #0
 8006e9a:	f858 2b04 	ldr.w	r2, [r8], #4
 8006e9e:	f8d1 c000 	ldr.w	ip, [r1]
 8006ea2:	fa1f fe82 	uxth.w	lr, r2
 8006ea6:	fa1f f38c 	uxth.w	r3, ip
 8006eaa:	eba3 030e 	sub.w	r3, r3, lr
 8006eae:	4403      	add	r3, r0
 8006eb0:	0c12      	lsrs	r2, r2, #16
 8006eb2:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8006eb6:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8006eba:	b29b      	uxth	r3, r3
 8006ebc:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006ec0:	45c1      	cmp	r9, r8
 8006ec2:	f841 3b04 	str.w	r3, [r1], #4
 8006ec6:	ea4f 4022 	mov.w	r0, r2, asr #16
 8006eca:	d2e6      	bcs.n	8006e9a <quorem+0xa4>
 8006ecc:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006ed0:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006ed4:	b922      	cbnz	r2, 8006ee0 <quorem+0xea>
 8006ed6:	3b04      	subs	r3, #4
 8006ed8:	429d      	cmp	r5, r3
 8006eda:	461a      	mov	r2, r3
 8006edc:	d30b      	bcc.n	8006ef6 <quorem+0x100>
 8006ede:	613c      	str	r4, [r7, #16]
 8006ee0:	3601      	adds	r6, #1
 8006ee2:	4630      	mov	r0, r6
 8006ee4:	b003      	add	sp, #12
 8006ee6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006eea:	6812      	ldr	r2, [r2, #0]
 8006eec:	3b04      	subs	r3, #4
 8006eee:	2a00      	cmp	r2, #0
 8006ef0:	d1cb      	bne.n	8006e8a <quorem+0x94>
 8006ef2:	3c01      	subs	r4, #1
 8006ef4:	e7c6      	b.n	8006e84 <quorem+0x8e>
 8006ef6:	6812      	ldr	r2, [r2, #0]
 8006ef8:	3b04      	subs	r3, #4
 8006efa:	2a00      	cmp	r2, #0
 8006efc:	d1ef      	bne.n	8006ede <quorem+0xe8>
 8006efe:	3c01      	subs	r4, #1
 8006f00:	e7ea      	b.n	8006ed8 <quorem+0xe2>
 8006f02:	2000      	movs	r0, #0
 8006f04:	e7ee      	b.n	8006ee4 <quorem+0xee>
	...

08006f08 <_dtoa_r>:
 8006f08:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006f0c:	69c7      	ldr	r7, [r0, #28]
 8006f0e:	b097      	sub	sp, #92	@ 0x5c
 8006f10:	ed8d 0b04 	vstr	d0, [sp, #16]
 8006f14:	ec55 4b10 	vmov	r4, r5, d0
 8006f18:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 8006f1a:	9107      	str	r1, [sp, #28]
 8006f1c:	4681      	mov	r9, r0
 8006f1e:	920c      	str	r2, [sp, #48]	@ 0x30
 8006f20:	9311      	str	r3, [sp, #68]	@ 0x44
 8006f22:	b97f      	cbnz	r7, 8006f44 <_dtoa_r+0x3c>
 8006f24:	2010      	movs	r0, #16
 8006f26:	f000 fe09 	bl	8007b3c <malloc>
 8006f2a:	4602      	mov	r2, r0
 8006f2c:	f8c9 001c 	str.w	r0, [r9, #28]
 8006f30:	b920      	cbnz	r0, 8006f3c <_dtoa_r+0x34>
 8006f32:	4ba9      	ldr	r3, [pc, #676]	@ (80071d8 <_dtoa_r+0x2d0>)
 8006f34:	21ef      	movs	r1, #239	@ 0xef
 8006f36:	48a9      	ldr	r0, [pc, #676]	@ (80071dc <_dtoa_r+0x2d4>)
 8006f38:	f001 fe32 	bl	8008ba0 <__assert_func>
 8006f3c:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8006f40:	6007      	str	r7, [r0, #0]
 8006f42:	60c7      	str	r7, [r0, #12]
 8006f44:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8006f48:	6819      	ldr	r1, [r3, #0]
 8006f4a:	b159      	cbz	r1, 8006f64 <_dtoa_r+0x5c>
 8006f4c:	685a      	ldr	r2, [r3, #4]
 8006f4e:	604a      	str	r2, [r1, #4]
 8006f50:	2301      	movs	r3, #1
 8006f52:	4093      	lsls	r3, r2
 8006f54:	608b      	str	r3, [r1, #8]
 8006f56:	4648      	mov	r0, r9
 8006f58:	f000 fee6 	bl	8007d28 <_Bfree>
 8006f5c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8006f60:	2200      	movs	r2, #0
 8006f62:	601a      	str	r2, [r3, #0]
 8006f64:	1e2b      	subs	r3, r5, #0
 8006f66:	bfb9      	ittee	lt
 8006f68:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8006f6c:	9305      	strlt	r3, [sp, #20]
 8006f6e:	2300      	movge	r3, #0
 8006f70:	6033      	strge	r3, [r6, #0]
 8006f72:	9f05      	ldr	r7, [sp, #20]
 8006f74:	4b9a      	ldr	r3, [pc, #616]	@ (80071e0 <_dtoa_r+0x2d8>)
 8006f76:	bfbc      	itt	lt
 8006f78:	2201      	movlt	r2, #1
 8006f7a:	6032      	strlt	r2, [r6, #0]
 8006f7c:	43bb      	bics	r3, r7
 8006f7e:	d112      	bne.n	8006fa6 <_dtoa_r+0x9e>
 8006f80:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8006f82:	f242 730f 	movw	r3, #9999	@ 0x270f
 8006f86:	6013      	str	r3, [r2, #0]
 8006f88:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8006f8c:	4323      	orrs	r3, r4
 8006f8e:	f000 855a 	beq.w	8007a46 <_dtoa_r+0xb3e>
 8006f92:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8006f94:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 80071f4 <_dtoa_r+0x2ec>
 8006f98:	2b00      	cmp	r3, #0
 8006f9a:	f000 855c 	beq.w	8007a56 <_dtoa_r+0xb4e>
 8006f9e:	f10a 0303 	add.w	r3, sl, #3
 8006fa2:	f000 bd56 	b.w	8007a52 <_dtoa_r+0xb4a>
 8006fa6:	ed9d 7b04 	vldr	d7, [sp, #16]
 8006faa:	2200      	movs	r2, #0
 8006fac:	ec51 0b17 	vmov	r0, r1, d7
 8006fb0:	2300      	movs	r3, #0
 8006fb2:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 8006fb6:	f7f9 fd87 	bl	8000ac8 <__aeabi_dcmpeq>
 8006fba:	4680      	mov	r8, r0
 8006fbc:	b158      	cbz	r0, 8006fd6 <_dtoa_r+0xce>
 8006fbe:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8006fc0:	2301      	movs	r3, #1
 8006fc2:	6013      	str	r3, [r2, #0]
 8006fc4:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8006fc6:	b113      	cbz	r3, 8006fce <_dtoa_r+0xc6>
 8006fc8:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8006fca:	4b86      	ldr	r3, [pc, #536]	@ (80071e4 <_dtoa_r+0x2dc>)
 8006fcc:	6013      	str	r3, [r2, #0]
 8006fce:	f8df a228 	ldr.w	sl, [pc, #552]	@ 80071f8 <_dtoa_r+0x2f0>
 8006fd2:	f000 bd40 	b.w	8007a56 <_dtoa_r+0xb4e>
 8006fd6:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 8006fda:	aa14      	add	r2, sp, #80	@ 0x50
 8006fdc:	a915      	add	r1, sp, #84	@ 0x54
 8006fde:	4648      	mov	r0, r9
 8006fe0:	f001 f984 	bl	80082ec <__d2b>
 8006fe4:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8006fe8:	9002      	str	r0, [sp, #8]
 8006fea:	2e00      	cmp	r6, #0
 8006fec:	d078      	beq.n	80070e0 <_dtoa_r+0x1d8>
 8006fee:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006ff0:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 8006ff4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006ff8:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8006ffc:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8007000:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8007004:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8007008:	4619      	mov	r1, r3
 800700a:	2200      	movs	r2, #0
 800700c:	4b76      	ldr	r3, [pc, #472]	@ (80071e8 <_dtoa_r+0x2e0>)
 800700e:	f7f9 f93b 	bl	8000288 <__aeabi_dsub>
 8007012:	a36b      	add	r3, pc, #428	@ (adr r3, 80071c0 <_dtoa_r+0x2b8>)
 8007014:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007018:	f7f9 faee 	bl	80005f8 <__aeabi_dmul>
 800701c:	a36a      	add	r3, pc, #424	@ (adr r3, 80071c8 <_dtoa_r+0x2c0>)
 800701e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007022:	f7f9 f933 	bl	800028c <__adddf3>
 8007026:	4604      	mov	r4, r0
 8007028:	4630      	mov	r0, r6
 800702a:	460d      	mov	r5, r1
 800702c:	f7f9 fa7a 	bl	8000524 <__aeabi_i2d>
 8007030:	a367      	add	r3, pc, #412	@ (adr r3, 80071d0 <_dtoa_r+0x2c8>)
 8007032:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007036:	f7f9 fadf 	bl	80005f8 <__aeabi_dmul>
 800703a:	4602      	mov	r2, r0
 800703c:	460b      	mov	r3, r1
 800703e:	4620      	mov	r0, r4
 8007040:	4629      	mov	r1, r5
 8007042:	f7f9 f923 	bl	800028c <__adddf3>
 8007046:	4604      	mov	r4, r0
 8007048:	460d      	mov	r5, r1
 800704a:	f7f9 fd85 	bl	8000b58 <__aeabi_d2iz>
 800704e:	2200      	movs	r2, #0
 8007050:	4607      	mov	r7, r0
 8007052:	2300      	movs	r3, #0
 8007054:	4620      	mov	r0, r4
 8007056:	4629      	mov	r1, r5
 8007058:	f7f9 fd40 	bl	8000adc <__aeabi_dcmplt>
 800705c:	b140      	cbz	r0, 8007070 <_dtoa_r+0x168>
 800705e:	4638      	mov	r0, r7
 8007060:	f7f9 fa60 	bl	8000524 <__aeabi_i2d>
 8007064:	4622      	mov	r2, r4
 8007066:	462b      	mov	r3, r5
 8007068:	f7f9 fd2e 	bl	8000ac8 <__aeabi_dcmpeq>
 800706c:	b900      	cbnz	r0, 8007070 <_dtoa_r+0x168>
 800706e:	3f01      	subs	r7, #1
 8007070:	2f16      	cmp	r7, #22
 8007072:	d852      	bhi.n	800711a <_dtoa_r+0x212>
 8007074:	4b5d      	ldr	r3, [pc, #372]	@ (80071ec <_dtoa_r+0x2e4>)
 8007076:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800707a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800707e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8007082:	f7f9 fd2b 	bl	8000adc <__aeabi_dcmplt>
 8007086:	2800      	cmp	r0, #0
 8007088:	d049      	beq.n	800711e <_dtoa_r+0x216>
 800708a:	3f01      	subs	r7, #1
 800708c:	2300      	movs	r3, #0
 800708e:	9310      	str	r3, [sp, #64]	@ 0x40
 8007090:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8007092:	1b9b      	subs	r3, r3, r6
 8007094:	1e5a      	subs	r2, r3, #1
 8007096:	bf45      	ittet	mi
 8007098:	f1c3 0301 	rsbmi	r3, r3, #1
 800709c:	9300      	strmi	r3, [sp, #0]
 800709e:	2300      	movpl	r3, #0
 80070a0:	2300      	movmi	r3, #0
 80070a2:	9206      	str	r2, [sp, #24]
 80070a4:	bf54      	ite	pl
 80070a6:	9300      	strpl	r3, [sp, #0]
 80070a8:	9306      	strmi	r3, [sp, #24]
 80070aa:	2f00      	cmp	r7, #0
 80070ac:	db39      	blt.n	8007122 <_dtoa_r+0x21a>
 80070ae:	9b06      	ldr	r3, [sp, #24]
 80070b0:	970d      	str	r7, [sp, #52]	@ 0x34
 80070b2:	443b      	add	r3, r7
 80070b4:	9306      	str	r3, [sp, #24]
 80070b6:	2300      	movs	r3, #0
 80070b8:	9308      	str	r3, [sp, #32]
 80070ba:	9b07      	ldr	r3, [sp, #28]
 80070bc:	2b09      	cmp	r3, #9
 80070be:	d863      	bhi.n	8007188 <_dtoa_r+0x280>
 80070c0:	2b05      	cmp	r3, #5
 80070c2:	bfc4      	itt	gt
 80070c4:	3b04      	subgt	r3, #4
 80070c6:	9307      	strgt	r3, [sp, #28]
 80070c8:	9b07      	ldr	r3, [sp, #28]
 80070ca:	f1a3 0302 	sub.w	r3, r3, #2
 80070ce:	bfcc      	ite	gt
 80070d0:	2400      	movgt	r4, #0
 80070d2:	2401      	movle	r4, #1
 80070d4:	2b03      	cmp	r3, #3
 80070d6:	d863      	bhi.n	80071a0 <_dtoa_r+0x298>
 80070d8:	e8df f003 	tbb	[pc, r3]
 80070dc:	2b375452 	.word	0x2b375452
 80070e0:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 80070e4:	441e      	add	r6, r3
 80070e6:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 80070ea:	2b20      	cmp	r3, #32
 80070ec:	bfc1      	itttt	gt
 80070ee:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 80070f2:	409f      	lslgt	r7, r3
 80070f4:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 80070f8:	fa24 f303 	lsrgt.w	r3, r4, r3
 80070fc:	bfd6      	itet	le
 80070fe:	f1c3 0320 	rsble	r3, r3, #32
 8007102:	ea47 0003 	orrgt.w	r0, r7, r3
 8007106:	fa04 f003 	lslle.w	r0, r4, r3
 800710a:	f7f9 f9fb 	bl	8000504 <__aeabi_ui2d>
 800710e:	2201      	movs	r2, #1
 8007110:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8007114:	3e01      	subs	r6, #1
 8007116:	9212      	str	r2, [sp, #72]	@ 0x48
 8007118:	e776      	b.n	8007008 <_dtoa_r+0x100>
 800711a:	2301      	movs	r3, #1
 800711c:	e7b7      	b.n	800708e <_dtoa_r+0x186>
 800711e:	9010      	str	r0, [sp, #64]	@ 0x40
 8007120:	e7b6      	b.n	8007090 <_dtoa_r+0x188>
 8007122:	9b00      	ldr	r3, [sp, #0]
 8007124:	1bdb      	subs	r3, r3, r7
 8007126:	9300      	str	r3, [sp, #0]
 8007128:	427b      	negs	r3, r7
 800712a:	9308      	str	r3, [sp, #32]
 800712c:	2300      	movs	r3, #0
 800712e:	930d      	str	r3, [sp, #52]	@ 0x34
 8007130:	e7c3      	b.n	80070ba <_dtoa_r+0x1b2>
 8007132:	2301      	movs	r3, #1
 8007134:	9309      	str	r3, [sp, #36]	@ 0x24
 8007136:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8007138:	eb07 0b03 	add.w	fp, r7, r3
 800713c:	f10b 0301 	add.w	r3, fp, #1
 8007140:	2b01      	cmp	r3, #1
 8007142:	9303      	str	r3, [sp, #12]
 8007144:	bfb8      	it	lt
 8007146:	2301      	movlt	r3, #1
 8007148:	e006      	b.n	8007158 <_dtoa_r+0x250>
 800714a:	2301      	movs	r3, #1
 800714c:	9309      	str	r3, [sp, #36]	@ 0x24
 800714e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8007150:	2b00      	cmp	r3, #0
 8007152:	dd28      	ble.n	80071a6 <_dtoa_r+0x29e>
 8007154:	469b      	mov	fp, r3
 8007156:	9303      	str	r3, [sp, #12]
 8007158:	f8d9 001c 	ldr.w	r0, [r9, #28]
 800715c:	2100      	movs	r1, #0
 800715e:	2204      	movs	r2, #4
 8007160:	f102 0514 	add.w	r5, r2, #20
 8007164:	429d      	cmp	r5, r3
 8007166:	d926      	bls.n	80071b6 <_dtoa_r+0x2ae>
 8007168:	6041      	str	r1, [r0, #4]
 800716a:	4648      	mov	r0, r9
 800716c:	f000 fd9c 	bl	8007ca8 <_Balloc>
 8007170:	4682      	mov	sl, r0
 8007172:	2800      	cmp	r0, #0
 8007174:	d142      	bne.n	80071fc <_dtoa_r+0x2f4>
 8007176:	4b1e      	ldr	r3, [pc, #120]	@ (80071f0 <_dtoa_r+0x2e8>)
 8007178:	4602      	mov	r2, r0
 800717a:	f240 11af 	movw	r1, #431	@ 0x1af
 800717e:	e6da      	b.n	8006f36 <_dtoa_r+0x2e>
 8007180:	2300      	movs	r3, #0
 8007182:	e7e3      	b.n	800714c <_dtoa_r+0x244>
 8007184:	2300      	movs	r3, #0
 8007186:	e7d5      	b.n	8007134 <_dtoa_r+0x22c>
 8007188:	2401      	movs	r4, #1
 800718a:	2300      	movs	r3, #0
 800718c:	9307      	str	r3, [sp, #28]
 800718e:	9409      	str	r4, [sp, #36]	@ 0x24
 8007190:	f04f 3bff 	mov.w	fp, #4294967295
 8007194:	2200      	movs	r2, #0
 8007196:	f8cd b00c 	str.w	fp, [sp, #12]
 800719a:	2312      	movs	r3, #18
 800719c:	920c      	str	r2, [sp, #48]	@ 0x30
 800719e:	e7db      	b.n	8007158 <_dtoa_r+0x250>
 80071a0:	2301      	movs	r3, #1
 80071a2:	9309      	str	r3, [sp, #36]	@ 0x24
 80071a4:	e7f4      	b.n	8007190 <_dtoa_r+0x288>
 80071a6:	f04f 0b01 	mov.w	fp, #1
 80071aa:	f8cd b00c 	str.w	fp, [sp, #12]
 80071ae:	465b      	mov	r3, fp
 80071b0:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 80071b4:	e7d0      	b.n	8007158 <_dtoa_r+0x250>
 80071b6:	3101      	adds	r1, #1
 80071b8:	0052      	lsls	r2, r2, #1
 80071ba:	e7d1      	b.n	8007160 <_dtoa_r+0x258>
 80071bc:	f3af 8000 	nop.w
 80071c0:	636f4361 	.word	0x636f4361
 80071c4:	3fd287a7 	.word	0x3fd287a7
 80071c8:	8b60c8b3 	.word	0x8b60c8b3
 80071cc:	3fc68a28 	.word	0x3fc68a28
 80071d0:	509f79fb 	.word	0x509f79fb
 80071d4:	3fd34413 	.word	0x3fd34413
 80071d8:	08010bad 	.word	0x08010bad
 80071dc:	08010bc4 	.word	0x08010bc4
 80071e0:	7ff00000 	.word	0x7ff00000
 80071e4:	08010b7d 	.word	0x08010b7d
 80071e8:	3ff80000 	.word	0x3ff80000
 80071ec:	08010d18 	.word	0x08010d18
 80071f0:	08010c1c 	.word	0x08010c1c
 80071f4:	08010ba9 	.word	0x08010ba9
 80071f8:	08010b7c 	.word	0x08010b7c
 80071fc:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8007200:	6018      	str	r0, [r3, #0]
 8007202:	9b03      	ldr	r3, [sp, #12]
 8007204:	2b0e      	cmp	r3, #14
 8007206:	f200 80a1 	bhi.w	800734c <_dtoa_r+0x444>
 800720a:	2c00      	cmp	r4, #0
 800720c:	f000 809e 	beq.w	800734c <_dtoa_r+0x444>
 8007210:	2f00      	cmp	r7, #0
 8007212:	dd33      	ble.n	800727c <_dtoa_r+0x374>
 8007214:	4b9c      	ldr	r3, [pc, #624]	@ (8007488 <_dtoa_r+0x580>)
 8007216:	f007 020f 	and.w	r2, r7, #15
 800721a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800721e:	ed93 7b00 	vldr	d7, [r3]
 8007222:	05f8      	lsls	r0, r7, #23
 8007224:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 8007228:	ea4f 1427 	mov.w	r4, r7, asr #4
 800722c:	d516      	bpl.n	800725c <_dtoa_r+0x354>
 800722e:	4b97      	ldr	r3, [pc, #604]	@ (800748c <_dtoa_r+0x584>)
 8007230:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8007234:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8007238:	f7f9 fb08 	bl	800084c <__aeabi_ddiv>
 800723c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007240:	f004 040f 	and.w	r4, r4, #15
 8007244:	2603      	movs	r6, #3
 8007246:	4d91      	ldr	r5, [pc, #580]	@ (800748c <_dtoa_r+0x584>)
 8007248:	b954      	cbnz	r4, 8007260 <_dtoa_r+0x358>
 800724a:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800724e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007252:	f7f9 fafb 	bl	800084c <__aeabi_ddiv>
 8007256:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800725a:	e028      	b.n	80072ae <_dtoa_r+0x3a6>
 800725c:	2602      	movs	r6, #2
 800725e:	e7f2      	b.n	8007246 <_dtoa_r+0x33e>
 8007260:	07e1      	lsls	r1, r4, #31
 8007262:	d508      	bpl.n	8007276 <_dtoa_r+0x36e>
 8007264:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8007268:	e9d5 2300 	ldrd	r2, r3, [r5]
 800726c:	f7f9 f9c4 	bl	80005f8 <__aeabi_dmul>
 8007270:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8007274:	3601      	adds	r6, #1
 8007276:	1064      	asrs	r4, r4, #1
 8007278:	3508      	adds	r5, #8
 800727a:	e7e5      	b.n	8007248 <_dtoa_r+0x340>
 800727c:	f000 80af 	beq.w	80073de <_dtoa_r+0x4d6>
 8007280:	427c      	negs	r4, r7
 8007282:	4b81      	ldr	r3, [pc, #516]	@ (8007488 <_dtoa_r+0x580>)
 8007284:	4d81      	ldr	r5, [pc, #516]	@ (800748c <_dtoa_r+0x584>)
 8007286:	f004 020f 	and.w	r2, r4, #15
 800728a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800728e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007292:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8007296:	f7f9 f9af 	bl	80005f8 <__aeabi_dmul>
 800729a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800729e:	1124      	asrs	r4, r4, #4
 80072a0:	2300      	movs	r3, #0
 80072a2:	2602      	movs	r6, #2
 80072a4:	2c00      	cmp	r4, #0
 80072a6:	f040 808f 	bne.w	80073c8 <_dtoa_r+0x4c0>
 80072aa:	2b00      	cmp	r3, #0
 80072ac:	d1d3      	bne.n	8007256 <_dtoa_r+0x34e>
 80072ae:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80072b0:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 80072b4:	2b00      	cmp	r3, #0
 80072b6:	f000 8094 	beq.w	80073e2 <_dtoa_r+0x4da>
 80072ba:	4b75      	ldr	r3, [pc, #468]	@ (8007490 <_dtoa_r+0x588>)
 80072bc:	2200      	movs	r2, #0
 80072be:	4620      	mov	r0, r4
 80072c0:	4629      	mov	r1, r5
 80072c2:	f7f9 fc0b 	bl	8000adc <__aeabi_dcmplt>
 80072c6:	2800      	cmp	r0, #0
 80072c8:	f000 808b 	beq.w	80073e2 <_dtoa_r+0x4da>
 80072cc:	9b03      	ldr	r3, [sp, #12]
 80072ce:	2b00      	cmp	r3, #0
 80072d0:	f000 8087 	beq.w	80073e2 <_dtoa_r+0x4da>
 80072d4:	f1bb 0f00 	cmp.w	fp, #0
 80072d8:	dd34      	ble.n	8007344 <_dtoa_r+0x43c>
 80072da:	4620      	mov	r0, r4
 80072dc:	4b6d      	ldr	r3, [pc, #436]	@ (8007494 <_dtoa_r+0x58c>)
 80072de:	2200      	movs	r2, #0
 80072e0:	4629      	mov	r1, r5
 80072e2:	f7f9 f989 	bl	80005f8 <__aeabi_dmul>
 80072e6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80072ea:	f107 38ff 	add.w	r8, r7, #4294967295
 80072ee:	3601      	adds	r6, #1
 80072f0:	465c      	mov	r4, fp
 80072f2:	4630      	mov	r0, r6
 80072f4:	f7f9 f916 	bl	8000524 <__aeabi_i2d>
 80072f8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80072fc:	f7f9 f97c 	bl	80005f8 <__aeabi_dmul>
 8007300:	4b65      	ldr	r3, [pc, #404]	@ (8007498 <_dtoa_r+0x590>)
 8007302:	2200      	movs	r2, #0
 8007304:	f7f8 ffc2 	bl	800028c <__adddf3>
 8007308:	4605      	mov	r5, r0
 800730a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800730e:	2c00      	cmp	r4, #0
 8007310:	d16a      	bne.n	80073e8 <_dtoa_r+0x4e0>
 8007312:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007316:	4b61      	ldr	r3, [pc, #388]	@ (800749c <_dtoa_r+0x594>)
 8007318:	2200      	movs	r2, #0
 800731a:	f7f8 ffb5 	bl	8000288 <__aeabi_dsub>
 800731e:	4602      	mov	r2, r0
 8007320:	460b      	mov	r3, r1
 8007322:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8007326:	462a      	mov	r2, r5
 8007328:	4633      	mov	r3, r6
 800732a:	f7f9 fbf5 	bl	8000b18 <__aeabi_dcmpgt>
 800732e:	2800      	cmp	r0, #0
 8007330:	f040 8298 	bne.w	8007864 <_dtoa_r+0x95c>
 8007334:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007338:	462a      	mov	r2, r5
 800733a:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800733e:	f7f9 fbcd 	bl	8000adc <__aeabi_dcmplt>
 8007342:	bb38      	cbnz	r0, 8007394 <_dtoa_r+0x48c>
 8007344:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 8007348:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800734c:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800734e:	2b00      	cmp	r3, #0
 8007350:	f2c0 8157 	blt.w	8007602 <_dtoa_r+0x6fa>
 8007354:	2f0e      	cmp	r7, #14
 8007356:	f300 8154 	bgt.w	8007602 <_dtoa_r+0x6fa>
 800735a:	4b4b      	ldr	r3, [pc, #300]	@ (8007488 <_dtoa_r+0x580>)
 800735c:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8007360:	ed93 7b00 	vldr	d7, [r3]
 8007364:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8007366:	2b00      	cmp	r3, #0
 8007368:	ed8d 7b00 	vstr	d7, [sp]
 800736c:	f280 80e5 	bge.w	800753a <_dtoa_r+0x632>
 8007370:	9b03      	ldr	r3, [sp, #12]
 8007372:	2b00      	cmp	r3, #0
 8007374:	f300 80e1 	bgt.w	800753a <_dtoa_r+0x632>
 8007378:	d10c      	bne.n	8007394 <_dtoa_r+0x48c>
 800737a:	4b48      	ldr	r3, [pc, #288]	@ (800749c <_dtoa_r+0x594>)
 800737c:	2200      	movs	r2, #0
 800737e:	ec51 0b17 	vmov	r0, r1, d7
 8007382:	f7f9 f939 	bl	80005f8 <__aeabi_dmul>
 8007386:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800738a:	f7f9 fbbb 	bl	8000b04 <__aeabi_dcmpge>
 800738e:	2800      	cmp	r0, #0
 8007390:	f000 8266 	beq.w	8007860 <_dtoa_r+0x958>
 8007394:	2400      	movs	r4, #0
 8007396:	4625      	mov	r5, r4
 8007398:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800739a:	4656      	mov	r6, sl
 800739c:	ea6f 0803 	mvn.w	r8, r3
 80073a0:	2700      	movs	r7, #0
 80073a2:	4621      	mov	r1, r4
 80073a4:	4648      	mov	r0, r9
 80073a6:	f000 fcbf 	bl	8007d28 <_Bfree>
 80073aa:	2d00      	cmp	r5, #0
 80073ac:	f000 80bd 	beq.w	800752a <_dtoa_r+0x622>
 80073b0:	b12f      	cbz	r7, 80073be <_dtoa_r+0x4b6>
 80073b2:	42af      	cmp	r7, r5
 80073b4:	d003      	beq.n	80073be <_dtoa_r+0x4b6>
 80073b6:	4639      	mov	r1, r7
 80073b8:	4648      	mov	r0, r9
 80073ba:	f000 fcb5 	bl	8007d28 <_Bfree>
 80073be:	4629      	mov	r1, r5
 80073c0:	4648      	mov	r0, r9
 80073c2:	f000 fcb1 	bl	8007d28 <_Bfree>
 80073c6:	e0b0      	b.n	800752a <_dtoa_r+0x622>
 80073c8:	07e2      	lsls	r2, r4, #31
 80073ca:	d505      	bpl.n	80073d8 <_dtoa_r+0x4d0>
 80073cc:	e9d5 2300 	ldrd	r2, r3, [r5]
 80073d0:	f7f9 f912 	bl	80005f8 <__aeabi_dmul>
 80073d4:	3601      	adds	r6, #1
 80073d6:	2301      	movs	r3, #1
 80073d8:	1064      	asrs	r4, r4, #1
 80073da:	3508      	adds	r5, #8
 80073dc:	e762      	b.n	80072a4 <_dtoa_r+0x39c>
 80073de:	2602      	movs	r6, #2
 80073e0:	e765      	b.n	80072ae <_dtoa_r+0x3a6>
 80073e2:	9c03      	ldr	r4, [sp, #12]
 80073e4:	46b8      	mov	r8, r7
 80073e6:	e784      	b.n	80072f2 <_dtoa_r+0x3ea>
 80073e8:	4b27      	ldr	r3, [pc, #156]	@ (8007488 <_dtoa_r+0x580>)
 80073ea:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80073ec:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80073f0:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80073f4:	4454      	add	r4, sl
 80073f6:	2900      	cmp	r1, #0
 80073f8:	d054      	beq.n	80074a4 <_dtoa_r+0x59c>
 80073fa:	4929      	ldr	r1, [pc, #164]	@ (80074a0 <_dtoa_r+0x598>)
 80073fc:	2000      	movs	r0, #0
 80073fe:	f7f9 fa25 	bl	800084c <__aeabi_ddiv>
 8007402:	4633      	mov	r3, r6
 8007404:	462a      	mov	r2, r5
 8007406:	f7f8 ff3f 	bl	8000288 <__aeabi_dsub>
 800740a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800740e:	4656      	mov	r6, sl
 8007410:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007414:	f7f9 fba0 	bl	8000b58 <__aeabi_d2iz>
 8007418:	4605      	mov	r5, r0
 800741a:	f7f9 f883 	bl	8000524 <__aeabi_i2d>
 800741e:	4602      	mov	r2, r0
 8007420:	460b      	mov	r3, r1
 8007422:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007426:	f7f8 ff2f 	bl	8000288 <__aeabi_dsub>
 800742a:	3530      	adds	r5, #48	@ 0x30
 800742c:	4602      	mov	r2, r0
 800742e:	460b      	mov	r3, r1
 8007430:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8007434:	f806 5b01 	strb.w	r5, [r6], #1
 8007438:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800743c:	f7f9 fb4e 	bl	8000adc <__aeabi_dcmplt>
 8007440:	2800      	cmp	r0, #0
 8007442:	d172      	bne.n	800752a <_dtoa_r+0x622>
 8007444:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007448:	4911      	ldr	r1, [pc, #68]	@ (8007490 <_dtoa_r+0x588>)
 800744a:	2000      	movs	r0, #0
 800744c:	f7f8 ff1c 	bl	8000288 <__aeabi_dsub>
 8007450:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8007454:	f7f9 fb42 	bl	8000adc <__aeabi_dcmplt>
 8007458:	2800      	cmp	r0, #0
 800745a:	f040 80b4 	bne.w	80075c6 <_dtoa_r+0x6be>
 800745e:	42a6      	cmp	r6, r4
 8007460:	f43f af70 	beq.w	8007344 <_dtoa_r+0x43c>
 8007464:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8007468:	4b0a      	ldr	r3, [pc, #40]	@ (8007494 <_dtoa_r+0x58c>)
 800746a:	2200      	movs	r2, #0
 800746c:	f7f9 f8c4 	bl	80005f8 <__aeabi_dmul>
 8007470:	4b08      	ldr	r3, [pc, #32]	@ (8007494 <_dtoa_r+0x58c>)
 8007472:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8007476:	2200      	movs	r2, #0
 8007478:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800747c:	f7f9 f8bc 	bl	80005f8 <__aeabi_dmul>
 8007480:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007484:	e7c4      	b.n	8007410 <_dtoa_r+0x508>
 8007486:	bf00      	nop
 8007488:	08010d18 	.word	0x08010d18
 800748c:	08010cf0 	.word	0x08010cf0
 8007490:	3ff00000 	.word	0x3ff00000
 8007494:	40240000 	.word	0x40240000
 8007498:	401c0000 	.word	0x401c0000
 800749c:	40140000 	.word	0x40140000
 80074a0:	3fe00000 	.word	0x3fe00000
 80074a4:	4631      	mov	r1, r6
 80074a6:	4628      	mov	r0, r5
 80074a8:	f7f9 f8a6 	bl	80005f8 <__aeabi_dmul>
 80074ac:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80074b0:	9413      	str	r4, [sp, #76]	@ 0x4c
 80074b2:	4656      	mov	r6, sl
 80074b4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80074b8:	f7f9 fb4e 	bl	8000b58 <__aeabi_d2iz>
 80074bc:	4605      	mov	r5, r0
 80074be:	f7f9 f831 	bl	8000524 <__aeabi_i2d>
 80074c2:	4602      	mov	r2, r0
 80074c4:	460b      	mov	r3, r1
 80074c6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80074ca:	f7f8 fedd 	bl	8000288 <__aeabi_dsub>
 80074ce:	3530      	adds	r5, #48	@ 0x30
 80074d0:	f806 5b01 	strb.w	r5, [r6], #1
 80074d4:	4602      	mov	r2, r0
 80074d6:	460b      	mov	r3, r1
 80074d8:	42a6      	cmp	r6, r4
 80074da:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80074de:	f04f 0200 	mov.w	r2, #0
 80074e2:	d124      	bne.n	800752e <_dtoa_r+0x626>
 80074e4:	4baf      	ldr	r3, [pc, #700]	@ (80077a4 <_dtoa_r+0x89c>)
 80074e6:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 80074ea:	f7f8 fecf 	bl	800028c <__adddf3>
 80074ee:	4602      	mov	r2, r0
 80074f0:	460b      	mov	r3, r1
 80074f2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80074f6:	f7f9 fb0f 	bl	8000b18 <__aeabi_dcmpgt>
 80074fa:	2800      	cmp	r0, #0
 80074fc:	d163      	bne.n	80075c6 <_dtoa_r+0x6be>
 80074fe:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8007502:	49a8      	ldr	r1, [pc, #672]	@ (80077a4 <_dtoa_r+0x89c>)
 8007504:	2000      	movs	r0, #0
 8007506:	f7f8 febf 	bl	8000288 <__aeabi_dsub>
 800750a:	4602      	mov	r2, r0
 800750c:	460b      	mov	r3, r1
 800750e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007512:	f7f9 fae3 	bl	8000adc <__aeabi_dcmplt>
 8007516:	2800      	cmp	r0, #0
 8007518:	f43f af14 	beq.w	8007344 <_dtoa_r+0x43c>
 800751c:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 800751e:	1e73      	subs	r3, r6, #1
 8007520:	9313      	str	r3, [sp, #76]	@ 0x4c
 8007522:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8007526:	2b30      	cmp	r3, #48	@ 0x30
 8007528:	d0f8      	beq.n	800751c <_dtoa_r+0x614>
 800752a:	4647      	mov	r7, r8
 800752c:	e03b      	b.n	80075a6 <_dtoa_r+0x69e>
 800752e:	4b9e      	ldr	r3, [pc, #632]	@ (80077a8 <_dtoa_r+0x8a0>)
 8007530:	f7f9 f862 	bl	80005f8 <__aeabi_dmul>
 8007534:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007538:	e7bc      	b.n	80074b4 <_dtoa_r+0x5ac>
 800753a:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800753e:	4656      	mov	r6, sl
 8007540:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007544:	4620      	mov	r0, r4
 8007546:	4629      	mov	r1, r5
 8007548:	f7f9 f980 	bl	800084c <__aeabi_ddiv>
 800754c:	f7f9 fb04 	bl	8000b58 <__aeabi_d2iz>
 8007550:	4680      	mov	r8, r0
 8007552:	f7f8 ffe7 	bl	8000524 <__aeabi_i2d>
 8007556:	e9dd 2300 	ldrd	r2, r3, [sp]
 800755a:	f7f9 f84d 	bl	80005f8 <__aeabi_dmul>
 800755e:	4602      	mov	r2, r0
 8007560:	460b      	mov	r3, r1
 8007562:	4620      	mov	r0, r4
 8007564:	4629      	mov	r1, r5
 8007566:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800756a:	f7f8 fe8d 	bl	8000288 <__aeabi_dsub>
 800756e:	f806 4b01 	strb.w	r4, [r6], #1
 8007572:	9d03      	ldr	r5, [sp, #12]
 8007574:	eba6 040a 	sub.w	r4, r6, sl
 8007578:	42a5      	cmp	r5, r4
 800757a:	4602      	mov	r2, r0
 800757c:	460b      	mov	r3, r1
 800757e:	d133      	bne.n	80075e8 <_dtoa_r+0x6e0>
 8007580:	f7f8 fe84 	bl	800028c <__adddf3>
 8007584:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007588:	4604      	mov	r4, r0
 800758a:	460d      	mov	r5, r1
 800758c:	f7f9 fac4 	bl	8000b18 <__aeabi_dcmpgt>
 8007590:	b9c0      	cbnz	r0, 80075c4 <_dtoa_r+0x6bc>
 8007592:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007596:	4620      	mov	r0, r4
 8007598:	4629      	mov	r1, r5
 800759a:	f7f9 fa95 	bl	8000ac8 <__aeabi_dcmpeq>
 800759e:	b110      	cbz	r0, 80075a6 <_dtoa_r+0x69e>
 80075a0:	f018 0f01 	tst.w	r8, #1
 80075a4:	d10e      	bne.n	80075c4 <_dtoa_r+0x6bc>
 80075a6:	9902      	ldr	r1, [sp, #8]
 80075a8:	4648      	mov	r0, r9
 80075aa:	f000 fbbd 	bl	8007d28 <_Bfree>
 80075ae:	2300      	movs	r3, #0
 80075b0:	7033      	strb	r3, [r6, #0]
 80075b2:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80075b4:	3701      	adds	r7, #1
 80075b6:	601f      	str	r7, [r3, #0]
 80075b8:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80075ba:	2b00      	cmp	r3, #0
 80075bc:	f000 824b 	beq.w	8007a56 <_dtoa_r+0xb4e>
 80075c0:	601e      	str	r6, [r3, #0]
 80075c2:	e248      	b.n	8007a56 <_dtoa_r+0xb4e>
 80075c4:	46b8      	mov	r8, r7
 80075c6:	4633      	mov	r3, r6
 80075c8:	461e      	mov	r6, r3
 80075ca:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80075ce:	2a39      	cmp	r2, #57	@ 0x39
 80075d0:	d106      	bne.n	80075e0 <_dtoa_r+0x6d8>
 80075d2:	459a      	cmp	sl, r3
 80075d4:	d1f8      	bne.n	80075c8 <_dtoa_r+0x6c0>
 80075d6:	2230      	movs	r2, #48	@ 0x30
 80075d8:	f108 0801 	add.w	r8, r8, #1
 80075dc:	f88a 2000 	strb.w	r2, [sl]
 80075e0:	781a      	ldrb	r2, [r3, #0]
 80075e2:	3201      	adds	r2, #1
 80075e4:	701a      	strb	r2, [r3, #0]
 80075e6:	e7a0      	b.n	800752a <_dtoa_r+0x622>
 80075e8:	4b6f      	ldr	r3, [pc, #444]	@ (80077a8 <_dtoa_r+0x8a0>)
 80075ea:	2200      	movs	r2, #0
 80075ec:	f7f9 f804 	bl	80005f8 <__aeabi_dmul>
 80075f0:	2200      	movs	r2, #0
 80075f2:	2300      	movs	r3, #0
 80075f4:	4604      	mov	r4, r0
 80075f6:	460d      	mov	r5, r1
 80075f8:	f7f9 fa66 	bl	8000ac8 <__aeabi_dcmpeq>
 80075fc:	2800      	cmp	r0, #0
 80075fe:	d09f      	beq.n	8007540 <_dtoa_r+0x638>
 8007600:	e7d1      	b.n	80075a6 <_dtoa_r+0x69e>
 8007602:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007604:	2a00      	cmp	r2, #0
 8007606:	f000 80ea 	beq.w	80077de <_dtoa_r+0x8d6>
 800760a:	9a07      	ldr	r2, [sp, #28]
 800760c:	2a01      	cmp	r2, #1
 800760e:	f300 80cd 	bgt.w	80077ac <_dtoa_r+0x8a4>
 8007612:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8007614:	2a00      	cmp	r2, #0
 8007616:	f000 80c1 	beq.w	800779c <_dtoa_r+0x894>
 800761a:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800761e:	9c08      	ldr	r4, [sp, #32]
 8007620:	9e00      	ldr	r6, [sp, #0]
 8007622:	9a00      	ldr	r2, [sp, #0]
 8007624:	441a      	add	r2, r3
 8007626:	9200      	str	r2, [sp, #0]
 8007628:	9a06      	ldr	r2, [sp, #24]
 800762a:	2101      	movs	r1, #1
 800762c:	441a      	add	r2, r3
 800762e:	4648      	mov	r0, r9
 8007630:	9206      	str	r2, [sp, #24]
 8007632:	f000 fc2d 	bl	8007e90 <__i2b>
 8007636:	4605      	mov	r5, r0
 8007638:	b166      	cbz	r6, 8007654 <_dtoa_r+0x74c>
 800763a:	9b06      	ldr	r3, [sp, #24]
 800763c:	2b00      	cmp	r3, #0
 800763e:	dd09      	ble.n	8007654 <_dtoa_r+0x74c>
 8007640:	42b3      	cmp	r3, r6
 8007642:	9a00      	ldr	r2, [sp, #0]
 8007644:	bfa8      	it	ge
 8007646:	4633      	movge	r3, r6
 8007648:	1ad2      	subs	r2, r2, r3
 800764a:	9200      	str	r2, [sp, #0]
 800764c:	9a06      	ldr	r2, [sp, #24]
 800764e:	1af6      	subs	r6, r6, r3
 8007650:	1ad3      	subs	r3, r2, r3
 8007652:	9306      	str	r3, [sp, #24]
 8007654:	9b08      	ldr	r3, [sp, #32]
 8007656:	b30b      	cbz	r3, 800769c <_dtoa_r+0x794>
 8007658:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800765a:	2b00      	cmp	r3, #0
 800765c:	f000 80c6 	beq.w	80077ec <_dtoa_r+0x8e4>
 8007660:	2c00      	cmp	r4, #0
 8007662:	f000 80c0 	beq.w	80077e6 <_dtoa_r+0x8de>
 8007666:	4629      	mov	r1, r5
 8007668:	4622      	mov	r2, r4
 800766a:	4648      	mov	r0, r9
 800766c:	f000 fcc8 	bl	8008000 <__pow5mult>
 8007670:	9a02      	ldr	r2, [sp, #8]
 8007672:	4601      	mov	r1, r0
 8007674:	4605      	mov	r5, r0
 8007676:	4648      	mov	r0, r9
 8007678:	f000 fc20 	bl	8007ebc <__multiply>
 800767c:	9902      	ldr	r1, [sp, #8]
 800767e:	4680      	mov	r8, r0
 8007680:	4648      	mov	r0, r9
 8007682:	f000 fb51 	bl	8007d28 <_Bfree>
 8007686:	9b08      	ldr	r3, [sp, #32]
 8007688:	1b1b      	subs	r3, r3, r4
 800768a:	9308      	str	r3, [sp, #32]
 800768c:	f000 80b1 	beq.w	80077f2 <_dtoa_r+0x8ea>
 8007690:	9a08      	ldr	r2, [sp, #32]
 8007692:	4641      	mov	r1, r8
 8007694:	4648      	mov	r0, r9
 8007696:	f000 fcb3 	bl	8008000 <__pow5mult>
 800769a:	9002      	str	r0, [sp, #8]
 800769c:	2101      	movs	r1, #1
 800769e:	4648      	mov	r0, r9
 80076a0:	f000 fbf6 	bl	8007e90 <__i2b>
 80076a4:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80076a6:	4604      	mov	r4, r0
 80076a8:	2b00      	cmp	r3, #0
 80076aa:	f000 81d8 	beq.w	8007a5e <_dtoa_r+0xb56>
 80076ae:	461a      	mov	r2, r3
 80076b0:	4601      	mov	r1, r0
 80076b2:	4648      	mov	r0, r9
 80076b4:	f000 fca4 	bl	8008000 <__pow5mult>
 80076b8:	9b07      	ldr	r3, [sp, #28]
 80076ba:	2b01      	cmp	r3, #1
 80076bc:	4604      	mov	r4, r0
 80076be:	f300 809f 	bgt.w	8007800 <_dtoa_r+0x8f8>
 80076c2:	9b04      	ldr	r3, [sp, #16]
 80076c4:	2b00      	cmp	r3, #0
 80076c6:	f040 8097 	bne.w	80077f8 <_dtoa_r+0x8f0>
 80076ca:	9b05      	ldr	r3, [sp, #20]
 80076cc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80076d0:	2b00      	cmp	r3, #0
 80076d2:	f040 8093 	bne.w	80077fc <_dtoa_r+0x8f4>
 80076d6:	9b05      	ldr	r3, [sp, #20]
 80076d8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80076dc:	0d1b      	lsrs	r3, r3, #20
 80076de:	051b      	lsls	r3, r3, #20
 80076e0:	b133      	cbz	r3, 80076f0 <_dtoa_r+0x7e8>
 80076e2:	9b00      	ldr	r3, [sp, #0]
 80076e4:	3301      	adds	r3, #1
 80076e6:	9300      	str	r3, [sp, #0]
 80076e8:	9b06      	ldr	r3, [sp, #24]
 80076ea:	3301      	adds	r3, #1
 80076ec:	9306      	str	r3, [sp, #24]
 80076ee:	2301      	movs	r3, #1
 80076f0:	9308      	str	r3, [sp, #32]
 80076f2:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80076f4:	2b00      	cmp	r3, #0
 80076f6:	f000 81b8 	beq.w	8007a6a <_dtoa_r+0xb62>
 80076fa:	6923      	ldr	r3, [r4, #16]
 80076fc:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8007700:	6918      	ldr	r0, [r3, #16]
 8007702:	f000 fb79 	bl	8007df8 <__hi0bits>
 8007706:	f1c0 0020 	rsb	r0, r0, #32
 800770a:	9b06      	ldr	r3, [sp, #24]
 800770c:	4418      	add	r0, r3
 800770e:	f010 001f 	ands.w	r0, r0, #31
 8007712:	f000 8082 	beq.w	800781a <_dtoa_r+0x912>
 8007716:	f1c0 0320 	rsb	r3, r0, #32
 800771a:	2b04      	cmp	r3, #4
 800771c:	dd73      	ble.n	8007806 <_dtoa_r+0x8fe>
 800771e:	9b00      	ldr	r3, [sp, #0]
 8007720:	f1c0 001c 	rsb	r0, r0, #28
 8007724:	4403      	add	r3, r0
 8007726:	9300      	str	r3, [sp, #0]
 8007728:	9b06      	ldr	r3, [sp, #24]
 800772a:	4403      	add	r3, r0
 800772c:	4406      	add	r6, r0
 800772e:	9306      	str	r3, [sp, #24]
 8007730:	9b00      	ldr	r3, [sp, #0]
 8007732:	2b00      	cmp	r3, #0
 8007734:	dd05      	ble.n	8007742 <_dtoa_r+0x83a>
 8007736:	9902      	ldr	r1, [sp, #8]
 8007738:	461a      	mov	r2, r3
 800773a:	4648      	mov	r0, r9
 800773c:	f000 fcba 	bl	80080b4 <__lshift>
 8007740:	9002      	str	r0, [sp, #8]
 8007742:	9b06      	ldr	r3, [sp, #24]
 8007744:	2b00      	cmp	r3, #0
 8007746:	dd05      	ble.n	8007754 <_dtoa_r+0x84c>
 8007748:	4621      	mov	r1, r4
 800774a:	461a      	mov	r2, r3
 800774c:	4648      	mov	r0, r9
 800774e:	f000 fcb1 	bl	80080b4 <__lshift>
 8007752:	4604      	mov	r4, r0
 8007754:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8007756:	2b00      	cmp	r3, #0
 8007758:	d061      	beq.n	800781e <_dtoa_r+0x916>
 800775a:	9802      	ldr	r0, [sp, #8]
 800775c:	4621      	mov	r1, r4
 800775e:	f000 fd15 	bl	800818c <__mcmp>
 8007762:	2800      	cmp	r0, #0
 8007764:	da5b      	bge.n	800781e <_dtoa_r+0x916>
 8007766:	2300      	movs	r3, #0
 8007768:	9902      	ldr	r1, [sp, #8]
 800776a:	220a      	movs	r2, #10
 800776c:	4648      	mov	r0, r9
 800776e:	f000 fafd 	bl	8007d6c <__multadd>
 8007772:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007774:	9002      	str	r0, [sp, #8]
 8007776:	f107 38ff 	add.w	r8, r7, #4294967295
 800777a:	2b00      	cmp	r3, #0
 800777c:	f000 8177 	beq.w	8007a6e <_dtoa_r+0xb66>
 8007780:	4629      	mov	r1, r5
 8007782:	2300      	movs	r3, #0
 8007784:	220a      	movs	r2, #10
 8007786:	4648      	mov	r0, r9
 8007788:	f000 faf0 	bl	8007d6c <__multadd>
 800778c:	f1bb 0f00 	cmp.w	fp, #0
 8007790:	4605      	mov	r5, r0
 8007792:	dc6f      	bgt.n	8007874 <_dtoa_r+0x96c>
 8007794:	9b07      	ldr	r3, [sp, #28]
 8007796:	2b02      	cmp	r3, #2
 8007798:	dc49      	bgt.n	800782e <_dtoa_r+0x926>
 800779a:	e06b      	b.n	8007874 <_dtoa_r+0x96c>
 800779c:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800779e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 80077a2:	e73c      	b.n	800761e <_dtoa_r+0x716>
 80077a4:	3fe00000 	.word	0x3fe00000
 80077a8:	40240000 	.word	0x40240000
 80077ac:	9b03      	ldr	r3, [sp, #12]
 80077ae:	1e5c      	subs	r4, r3, #1
 80077b0:	9b08      	ldr	r3, [sp, #32]
 80077b2:	42a3      	cmp	r3, r4
 80077b4:	db09      	blt.n	80077ca <_dtoa_r+0x8c2>
 80077b6:	1b1c      	subs	r4, r3, r4
 80077b8:	9b03      	ldr	r3, [sp, #12]
 80077ba:	2b00      	cmp	r3, #0
 80077bc:	f6bf af30 	bge.w	8007620 <_dtoa_r+0x718>
 80077c0:	9b00      	ldr	r3, [sp, #0]
 80077c2:	9a03      	ldr	r2, [sp, #12]
 80077c4:	1a9e      	subs	r6, r3, r2
 80077c6:	2300      	movs	r3, #0
 80077c8:	e72b      	b.n	8007622 <_dtoa_r+0x71a>
 80077ca:	9b08      	ldr	r3, [sp, #32]
 80077cc:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 80077ce:	9408      	str	r4, [sp, #32]
 80077d0:	1ae3      	subs	r3, r4, r3
 80077d2:	441a      	add	r2, r3
 80077d4:	9e00      	ldr	r6, [sp, #0]
 80077d6:	9b03      	ldr	r3, [sp, #12]
 80077d8:	920d      	str	r2, [sp, #52]	@ 0x34
 80077da:	2400      	movs	r4, #0
 80077dc:	e721      	b.n	8007622 <_dtoa_r+0x71a>
 80077de:	9c08      	ldr	r4, [sp, #32]
 80077e0:	9e00      	ldr	r6, [sp, #0]
 80077e2:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 80077e4:	e728      	b.n	8007638 <_dtoa_r+0x730>
 80077e6:	f8dd 8008 	ldr.w	r8, [sp, #8]
 80077ea:	e751      	b.n	8007690 <_dtoa_r+0x788>
 80077ec:	9a08      	ldr	r2, [sp, #32]
 80077ee:	9902      	ldr	r1, [sp, #8]
 80077f0:	e750      	b.n	8007694 <_dtoa_r+0x78c>
 80077f2:	f8cd 8008 	str.w	r8, [sp, #8]
 80077f6:	e751      	b.n	800769c <_dtoa_r+0x794>
 80077f8:	2300      	movs	r3, #0
 80077fa:	e779      	b.n	80076f0 <_dtoa_r+0x7e8>
 80077fc:	9b04      	ldr	r3, [sp, #16]
 80077fe:	e777      	b.n	80076f0 <_dtoa_r+0x7e8>
 8007800:	2300      	movs	r3, #0
 8007802:	9308      	str	r3, [sp, #32]
 8007804:	e779      	b.n	80076fa <_dtoa_r+0x7f2>
 8007806:	d093      	beq.n	8007730 <_dtoa_r+0x828>
 8007808:	9a00      	ldr	r2, [sp, #0]
 800780a:	331c      	adds	r3, #28
 800780c:	441a      	add	r2, r3
 800780e:	9200      	str	r2, [sp, #0]
 8007810:	9a06      	ldr	r2, [sp, #24]
 8007812:	441a      	add	r2, r3
 8007814:	441e      	add	r6, r3
 8007816:	9206      	str	r2, [sp, #24]
 8007818:	e78a      	b.n	8007730 <_dtoa_r+0x828>
 800781a:	4603      	mov	r3, r0
 800781c:	e7f4      	b.n	8007808 <_dtoa_r+0x900>
 800781e:	9b03      	ldr	r3, [sp, #12]
 8007820:	2b00      	cmp	r3, #0
 8007822:	46b8      	mov	r8, r7
 8007824:	dc20      	bgt.n	8007868 <_dtoa_r+0x960>
 8007826:	469b      	mov	fp, r3
 8007828:	9b07      	ldr	r3, [sp, #28]
 800782a:	2b02      	cmp	r3, #2
 800782c:	dd1e      	ble.n	800786c <_dtoa_r+0x964>
 800782e:	f1bb 0f00 	cmp.w	fp, #0
 8007832:	f47f adb1 	bne.w	8007398 <_dtoa_r+0x490>
 8007836:	4621      	mov	r1, r4
 8007838:	465b      	mov	r3, fp
 800783a:	2205      	movs	r2, #5
 800783c:	4648      	mov	r0, r9
 800783e:	f000 fa95 	bl	8007d6c <__multadd>
 8007842:	4601      	mov	r1, r0
 8007844:	4604      	mov	r4, r0
 8007846:	9802      	ldr	r0, [sp, #8]
 8007848:	f000 fca0 	bl	800818c <__mcmp>
 800784c:	2800      	cmp	r0, #0
 800784e:	f77f ada3 	ble.w	8007398 <_dtoa_r+0x490>
 8007852:	4656      	mov	r6, sl
 8007854:	2331      	movs	r3, #49	@ 0x31
 8007856:	f806 3b01 	strb.w	r3, [r6], #1
 800785a:	f108 0801 	add.w	r8, r8, #1
 800785e:	e59f      	b.n	80073a0 <_dtoa_r+0x498>
 8007860:	9c03      	ldr	r4, [sp, #12]
 8007862:	46b8      	mov	r8, r7
 8007864:	4625      	mov	r5, r4
 8007866:	e7f4      	b.n	8007852 <_dtoa_r+0x94a>
 8007868:	f8dd b00c 	ldr.w	fp, [sp, #12]
 800786c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800786e:	2b00      	cmp	r3, #0
 8007870:	f000 8101 	beq.w	8007a76 <_dtoa_r+0xb6e>
 8007874:	2e00      	cmp	r6, #0
 8007876:	dd05      	ble.n	8007884 <_dtoa_r+0x97c>
 8007878:	4629      	mov	r1, r5
 800787a:	4632      	mov	r2, r6
 800787c:	4648      	mov	r0, r9
 800787e:	f000 fc19 	bl	80080b4 <__lshift>
 8007882:	4605      	mov	r5, r0
 8007884:	9b08      	ldr	r3, [sp, #32]
 8007886:	2b00      	cmp	r3, #0
 8007888:	d05c      	beq.n	8007944 <_dtoa_r+0xa3c>
 800788a:	6869      	ldr	r1, [r5, #4]
 800788c:	4648      	mov	r0, r9
 800788e:	f000 fa0b 	bl	8007ca8 <_Balloc>
 8007892:	4606      	mov	r6, r0
 8007894:	b928      	cbnz	r0, 80078a2 <_dtoa_r+0x99a>
 8007896:	4b82      	ldr	r3, [pc, #520]	@ (8007aa0 <_dtoa_r+0xb98>)
 8007898:	4602      	mov	r2, r0
 800789a:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800789e:	f7ff bb4a 	b.w	8006f36 <_dtoa_r+0x2e>
 80078a2:	692a      	ldr	r2, [r5, #16]
 80078a4:	3202      	adds	r2, #2
 80078a6:	0092      	lsls	r2, r2, #2
 80078a8:	f105 010c 	add.w	r1, r5, #12
 80078ac:	300c      	adds	r0, #12
 80078ae:	f001 f969 	bl	8008b84 <memcpy>
 80078b2:	2201      	movs	r2, #1
 80078b4:	4631      	mov	r1, r6
 80078b6:	4648      	mov	r0, r9
 80078b8:	f000 fbfc 	bl	80080b4 <__lshift>
 80078bc:	f10a 0301 	add.w	r3, sl, #1
 80078c0:	9300      	str	r3, [sp, #0]
 80078c2:	eb0a 030b 	add.w	r3, sl, fp
 80078c6:	9308      	str	r3, [sp, #32]
 80078c8:	9b04      	ldr	r3, [sp, #16]
 80078ca:	f003 0301 	and.w	r3, r3, #1
 80078ce:	462f      	mov	r7, r5
 80078d0:	9306      	str	r3, [sp, #24]
 80078d2:	4605      	mov	r5, r0
 80078d4:	9b00      	ldr	r3, [sp, #0]
 80078d6:	9802      	ldr	r0, [sp, #8]
 80078d8:	4621      	mov	r1, r4
 80078da:	f103 3bff 	add.w	fp, r3, #4294967295
 80078de:	f7ff fa8a 	bl	8006df6 <quorem>
 80078e2:	4603      	mov	r3, r0
 80078e4:	3330      	adds	r3, #48	@ 0x30
 80078e6:	9003      	str	r0, [sp, #12]
 80078e8:	4639      	mov	r1, r7
 80078ea:	9802      	ldr	r0, [sp, #8]
 80078ec:	9309      	str	r3, [sp, #36]	@ 0x24
 80078ee:	f000 fc4d 	bl	800818c <__mcmp>
 80078f2:	462a      	mov	r2, r5
 80078f4:	9004      	str	r0, [sp, #16]
 80078f6:	4621      	mov	r1, r4
 80078f8:	4648      	mov	r0, r9
 80078fa:	f000 fc63 	bl	80081c4 <__mdiff>
 80078fe:	68c2      	ldr	r2, [r0, #12]
 8007900:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007902:	4606      	mov	r6, r0
 8007904:	bb02      	cbnz	r2, 8007948 <_dtoa_r+0xa40>
 8007906:	4601      	mov	r1, r0
 8007908:	9802      	ldr	r0, [sp, #8]
 800790a:	f000 fc3f 	bl	800818c <__mcmp>
 800790e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007910:	4602      	mov	r2, r0
 8007912:	4631      	mov	r1, r6
 8007914:	4648      	mov	r0, r9
 8007916:	920c      	str	r2, [sp, #48]	@ 0x30
 8007918:	9309      	str	r3, [sp, #36]	@ 0x24
 800791a:	f000 fa05 	bl	8007d28 <_Bfree>
 800791e:	9b07      	ldr	r3, [sp, #28]
 8007920:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8007922:	9e00      	ldr	r6, [sp, #0]
 8007924:	ea42 0103 	orr.w	r1, r2, r3
 8007928:	9b06      	ldr	r3, [sp, #24]
 800792a:	4319      	orrs	r1, r3
 800792c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800792e:	d10d      	bne.n	800794c <_dtoa_r+0xa44>
 8007930:	2b39      	cmp	r3, #57	@ 0x39
 8007932:	d027      	beq.n	8007984 <_dtoa_r+0xa7c>
 8007934:	9a04      	ldr	r2, [sp, #16]
 8007936:	2a00      	cmp	r2, #0
 8007938:	dd01      	ble.n	800793e <_dtoa_r+0xa36>
 800793a:	9b03      	ldr	r3, [sp, #12]
 800793c:	3331      	adds	r3, #49	@ 0x31
 800793e:	f88b 3000 	strb.w	r3, [fp]
 8007942:	e52e      	b.n	80073a2 <_dtoa_r+0x49a>
 8007944:	4628      	mov	r0, r5
 8007946:	e7b9      	b.n	80078bc <_dtoa_r+0x9b4>
 8007948:	2201      	movs	r2, #1
 800794a:	e7e2      	b.n	8007912 <_dtoa_r+0xa0a>
 800794c:	9904      	ldr	r1, [sp, #16]
 800794e:	2900      	cmp	r1, #0
 8007950:	db04      	blt.n	800795c <_dtoa_r+0xa54>
 8007952:	9807      	ldr	r0, [sp, #28]
 8007954:	4301      	orrs	r1, r0
 8007956:	9806      	ldr	r0, [sp, #24]
 8007958:	4301      	orrs	r1, r0
 800795a:	d120      	bne.n	800799e <_dtoa_r+0xa96>
 800795c:	2a00      	cmp	r2, #0
 800795e:	ddee      	ble.n	800793e <_dtoa_r+0xa36>
 8007960:	9902      	ldr	r1, [sp, #8]
 8007962:	9300      	str	r3, [sp, #0]
 8007964:	2201      	movs	r2, #1
 8007966:	4648      	mov	r0, r9
 8007968:	f000 fba4 	bl	80080b4 <__lshift>
 800796c:	4621      	mov	r1, r4
 800796e:	9002      	str	r0, [sp, #8]
 8007970:	f000 fc0c 	bl	800818c <__mcmp>
 8007974:	2800      	cmp	r0, #0
 8007976:	9b00      	ldr	r3, [sp, #0]
 8007978:	dc02      	bgt.n	8007980 <_dtoa_r+0xa78>
 800797a:	d1e0      	bne.n	800793e <_dtoa_r+0xa36>
 800797c:	07da      	lsls	r2, r3, #31
 800797e:	d5de      	bpl.n	800793e <_dtoa_r+0xa36>
 8007980:	2b39      	cmp	r3, #57	@ 0x39
 8007982:	d1da      	bne.n	800793a <_dtoa_r+0xa32>
 8007984:	2339      	movs	r3, #57	@ 0x39
 8007986:	f88b 3000 	strb.w	r3, [fp]
 800798a:	4633      	mov	r3, r6
 800798c:	461e      	mov	r6, r3
 800798e:	3b01      	subs	r3, #1
 8007990:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8007994:	2a39      	cmp	r2, #57	@ 0x39
 8007996:	d04e      	beq.n	8007a36 <_dtoa_r+0xb2e>
 8007998:	3201      	adds	r2, #1
 800799a:	701a      	strb	r2, [r3, #0]
 800799c:	e501      	b.n	80073a2 <_dtoa_r+0x49a>
 800799e:	2a00      	cmp	r2, #0
 80079a0:	dd03      	ble.n	80079aa <_dtoa_r+0xaa2>
 80079a2:	2b39      	cmp	r3, #57	@ 0x39
 80079a4:	d0ee      	beq.n	8007984 <_dtoa_r+0xa7c>
 80079a6:	3301      	adds	r3, #1
 80079a8:	e7c9      	b.n	800793e <_dtoa_r+0xa36>
 80079aa:	9a00      	ldr	r2, [sp, #0]
 80079ac:	9908      	ldr	r1, [sp, #32]
 80079ae:	f802 3c01 	strb.w	r3, [r2, #-1]
 80079b2:	428a      	cmp	r2, r1
 80079b4:	d028      	beq.n	8007a08 <_dtoa_r+0xb00>
 80079b6:	9902      	ldr	r1, [sp, #8]
 80079b8:	2300      	movs	r3, #0
 80079ba:	220a      	movs	r2, #10
 80079bc:	4648      	mov	r0, r9
 80079be:	f000 f9d5 	bl	8007d6c <__multadd>
 80079c2:	42af      	cmp	r7, r5
 80079c4:	9002      	str	r0, [sp, #8]
 80079c6:	f04f 0300 	mov.w	r3, #0
 80079ca:	f04f 020a 	mov.w	r2, #10
 80079ce:	4639      	mov	r1, r7
 80079d0:	4648      	mov	r0, r9
 80079d2:	d107      	bne.n	80079e4 <_dtoa_r+0xadc>
 80079d4:	f000 f9ca 	bl	8007d6c <__multadd>
 80079d8:	4607      	mov	r7, r0
 80079da:	4605      	mov	r5, r0
 80079dc:	9b00      	ldr	r3, [sp, #0]
 80079de:	3301      	adds	r3, #1
 80079e0:	9300      	str	r3, [sp, #0]
 80079e2:	e777      	b.n	80078d4 <_dtoa_r+0x9cc>
 80079e4:	f000 f9c2 	bl	8007d6c <__multadd>
 80079e8:	4629      	mov	r1, r5
 80079ea:	4607      	mov	r7, r0
 80079ec:	2300      	movs	r3, #0
 80079ee:	220a      	movs	r2, #10
 80079f0:	4648      	mov	r0, r9
 80079f2:	f000 f9bb 	bl	8007d6c <__multadd>
 80079f6:	4605      	mov	r5, r0
 80079f8:	e7f0      	b.n	80079dc <_dtoa_r+0xad4>
 80079fa:	f1bb 0f00 	cmp.w	fp, #0
 80079fe:	bfcc      	ite	gt
 8007a00:	465e      	movgt	r6, fp
 8007a02:	2601      	movle	r6, #1
 8007a04:	4456      	add	r6, sl
 8007a06:	2700      	movs	r7, #0
 8007a08:	9902      	ldr	r1, [sp, #8]
 8007a0a:	9300      	str	r3, [sp, #0]
 8007a0c:	2201      	movs	r2, #1
 8007a0e:	4648      	mov	r0, r9
 8007a10:	f000 fb50 	bl	80080b4 <__lshift>
 8007a14:	4621      	mov	r1, r4
 8007a16:	9002      	str	r0, [sp, #8]
 8007a18:	f000 fbb8 	bl	800818c <__mcmp>
 8007a1c:	2800      	cmp	r0, #0
 8007a1e:	dcb4      	bgt.n	800798a <_dtoa_r+0xa82>
 8007a20:	d102      	bne.n	8007a28 <_dtoa_r+0xb20>
 8007a22:	9b00      	ldr	r3, [sp, #0]
 8007a24:	07db      	lsls	r3, r3, #31
 8007a26:	d4b0      	bmi.n	800798a <_dtoa_r+0xa82>
 8007a28:	4633      	mov	r3, r6
 8007a2a:	461e      	mov	r6, r3
 8007a2c:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007a30:	2a30      	cmp	r2, #48	@ 0x30
 8007a32:	d0fa      	beq.n	8007a2a <_dtoa_r+0xb22>
 8007a34:	e4b5      	b.n	80073a2 <_dtoa_r+0x49a>
 8007a36:	459a      	cmp	sl, r3
 8007a38:	d1a8      	bne.n	800798c <_dtoa_r+0xa84>
 8007a3a:	2331      	movs	r3, #49	@ 0x31
 8007a3c:	f108 0801 	add.w	r8, r8, #1
 8007a40:	f88a 3000 	strb.w	r3, [sl]
 8007a44:	e4ad      	b.n	80073a2 <_dtoa_r+0x49a>
 8007a46:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8007a48:	f8df a058 	ldr.w	sl, [pc, #88]	@ 8007aa4 <_dtoa_r+0xb9c>
 8007a4c:	b11b      	cbz	r3, 8007a56 <_dtoa_r+0xb4e>
 8007a4e:	f10a 0308 	add.w	r3, sl, #8
 8007a52:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8007a54:	6013      	str	r3, [r2, #0]
 8007a56:	4650      	mov	r0, sl
 8007a58:	b017      	add	sp, #92	@ 0x5c
 8007a5a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007a5e:	9b07      	ldr	r3, [sp, #28]
 8007a60:	2b01      	cmp	r3, #1
 8007a62:	f77f ae2e 	ble.w	80076c2 <_dtoa_r+0x7ba>
 8007a66:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8007a68:	9308      	str	r3, [sp, #32]
 8007a6a:	2001      	movs	r0, #1
 8007a6c:	e64d      	b.n	800770a <_dtoa_r+0x802>
 8007a6e:	f1bb 0f00 	cmp.w	fp, #0
 8007a72:	f77f aed9 	ble.w	8007828 <_dtoa_r+0x920>
 8007a76:	4656      	mov	r6, sl
 8007a78:	9802      	ldr	r0, [sp, #8]
 8007a7a:	4621      	mov	r1, r4
 8007a7c:	f7ff f9bb 	bl	8006df6 <quorem>
 8007a80:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 8007a84:	f806 3b01 	strb.w	r3, [r6], #1
 8007a88:	eba6 020a 	sub.w	r2, r6, sl
 8007a8c:	4593      	cmp	fp, r2
 8007a8e:	ddb4      	ble.n	80079fa <_dtoa_r+0xaf2>
 8007a90:	9902      	ldr	r1, [sp, #8]
 8007a92:	2300      	movs	r3, #0
 8007a94:	220a      	movs	r2, #10
 8007a96:	4648      	mov	r0, r9
 8007a98:	f000 f968 	bl	8007d6c <__multadd>
 8007a9c:	9002      	str	r0, [sp, #8]
 8007a9e:	e7eb      	b.n	8007a78 <_dtoa_r+0xb70>
 8007aa0:	08010c1c 	.word	0x08010c1c
 8007aa4:	08010ba0 	.word	0x08010ba0

08007aa8 <_free_r>:
 8007aa8:	b538      	push	{r3, r4, r5, lr}
 8007aaa:	4605      	mov	r5, r0
 8007aac:	2900      	cmp	r1, #0
 8007aae:	d041      	beq.n	8007b34 <_free_r+0x8c>
 8007ab0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007ab4:	1f0c      	subs	r4, r1, #4
 8007ab6:	2b00      	cmp	r3, #0
 8007ab8:	bfb8      	it	lt
 8007aba:	18e4      	addlt	r4, r4, r3
 8007abc:	f000 f8e8 	bl	8007c90 <__malloc_lock>
 8007ac0:	4a1d      	ldr	r2, [pc, #116]	@ (8007b38 <_free_r+0x90>)
 8007ac2:	6813      	ldr	r3, [r2, #0]
 8007ac4:	b933      	cbnz	r3, 8007ad4 <_free_r+0x2c>
 8007ac6:	6063      	str	r3, [r4, #4]
 8007ac8:	6014      	str	r4, [r2, #0]
 8007aca:	4628      	mov	r0, r5
 8007acc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007ad0:	f000 b8e4 	b.w	8007c9c <__malloc_unlock>
 8007ad4:	42a3      	cmp	r3, r4
 8007ad6:	d908      	bls.n	8007aea <_free_r+0x42>
 8007ad8:	6820      	ldr	r0, [r4, #0]
 8007ada:	1821      	adds	r1, r4, r0
 8007adc:	428b      	cmp	r3, r1
 8007ade:	bf01      	itttt	eq
 8007ae0:	6819      	ldreq	r1, [r3, #0]
 8007ae2:	685b      	ldreq	r3, [r3, #4]
 8007ae4:	1809      	addeq	r1, r1, r0
 8007ae6:	6021      	streq	r1, [r4, #0]
 8007ae8:	e7ed      	b.n	8007ac6 <_free_r+0x1e>
 8007aea:	461a      	mov	r2, r3
 8007aec:	685b      	ldr	r3, [r3, #4]
 8007aee:	b10b      	cbz	r3, 8007af4 <_free_r+0x4c>
 8007af0:	42a3      	cmp	r3, r4
 8007af2:	d9fa      	bls.n	8007aea <_free_r+0x42>
 8007af4:	6811      	ldr	r1, [r2, #0]
 8007af6:	1850      	adds	r0, r2, r1
 8007af8:	42a0      	cmp	r0, r4
 8007afa:	d10b      	bne.n	8007b14 <_free_r+0x6c>
 8007afc:	6820      	ldr	r0, [r4, #0]
 8007afe:	4401      	add	r1, r0
 8007b00:	1850      	adds	r0, r2, r1
 8007b02:	4283      	cmp	r3, r0
 8007b04:	6011      	str	r1, [r2, #0]
 8007b06:	d1e0      	bne.n	8007aca <_free_r+0x22>
 8007b08:	6818      	ldr	r0, [r3, #0]
 8007b0a:	685b      	ldr	r3, [r3, #4]
 8007b0c:	6053      	str	r3, [r2, #4]
 8007b0e:	4408      	add	r0, r1
 8007b10:	6010      	str	r0, [r2, #0]
 8007b12:	e7da      	b.n	8007aca <_free_r+0x22>
 8007b14:	d902      	bls.n	8007b1c <_free_r+0x74>
 8007b16:	230c      	movs	r3, #12
 8007b18:	602b      	str	r3, [r5, #0]
 8007b1a:	e7d6      	b.n	8007aca <_free_r+0x22>
 8007b1c:	6820      	ldr	r0, [r4, #0]
 8007b1e:	1821      	adds	r1, r4, r0
 8007b20:	428b      	cmp	r3, r1
 8007b22:	bf04      	itt	eq
 8007b24:	6819      	ldreq	r1, [r3, #0]
 8007b26:	685b      	ldreq	r3, [r3, #4]
 8007b28:	6063      	str	r3, [r4, #4]
 8007b2a:	bf04      	itt	eq
 8007b2c:	1809      	addeq	r1, r1, r0
 8007b2e:	6021      	streq	r1, [r4, #0]
 8007b30:	6054      	str	r4, [r2, #4]
 8007b32:	e7ca      	b.n	8007aca <_free_r+0x22>
 8007b34:	bd38      	pop	{r3, r4, r5, pc}
 8007b36:	bf00      	nop
 8007b38:	20000520 	.word	0x20000520

08007b3c <malloc>:
 8007b3c:	4b02      	ldr	r3, [pc, #8]	@ (8007b48 <malloc+0xc>)
 8007b3e:	4601      	mov	r1, r0
 8007b40:	6818      	ldr	r0, [r3, #0]
 8007b42:	f000 b825 	b.w	8007b90 <_malloc_r>
 8007b46:	bf00      	nop
 8007b48:	20000024 	.word	0x20000024

08007b4c <sbrk_aligned>:
 8007b4c:	b570      	push	{r4, r5, r6, lr}
 8007b4e:	4e0f      	ldr	r6, [pc, #60]	@ (8007b8c <sbrk_aligned+0x40>)
 8007b50:	460c      	mov	r4, r1
 8007b52:	6831      	ldr	r1, [r6, #0]
 8007b54:	4605      	mov	r5, r0
 8007b56:	b911      	cbnz	r1, 8007b5e <sbrk_aligned+0x12>
 8007b58:	f001 f804 	bl	8008b64 <_sbrk_r>
 8007b5c:	6030      	str	r0, [r6, #0]
 8007b5e:	4621      	mov	r1, r4
 8007b60:	4628      	mov	r0, r5
 8007b62:	f000 ffff 	bl	8008b64 <_sbrk_r>
 8007b66:	1c43      	adds	r3, r0, #1
 8007b68:	d103      	bne.n	8007b72 <sbrk_aligned+0x26>
 8007b6a:	f04f 34ff 	mov.w	r4, #4294967295
 8007b6e:	4620      	mov	r0, r4
 8007b70:	bd70      	pop	{r4, r5, r6, pc}
 8007b72:	1cc4      	adds	r4, r0, #3
 8007b74:	f024 0403 	bic.w	r4, r4, #3
 8007b78:	42a0      	cmp	r0, r4
 8007b7a:	d0f8      	beq.n	8007b6e <sbrk_aligned+0x22>
 8007b7c:	1a21      	subs	r1, r4, r0
 8007b7e:	4628      	mov	r0, r5
 8007b80:	f000 fff0 	bl	8008b64 <_sbrk_r>
 8007b84:	3001      	adds	r0, #1
 8007b86:	d1f2      	bne.n	8007b6e <sbrk_aligned+0x22>
 8007b88:	e7ef      	b.n	8007b6a <sbrk_aligned+0x1e>
 8007b8a:	bf00      	nop
 8007b8c:	2000051c 	.word	0x2000051c

08007b90 <_malloc_r>:
 8007b90:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007b94:	1ccd      	adds	r5, r1, #3
 8007b96:	f025 0503 	bic.w	r5, r5, #3
 8007b9a:	3508      	adds	r5, #8
 8007b9c:	2d0c      	cmp	r5, #12
 8007b9e:	bf38      	it	cc
 8007ba0:	250c      	movcc	r5, #12
 8007ba2:	2d00      	cmp	r5, #0
 8007ba4:	4606      	mov	r6, r0
 8007ba6:	db01      	blt.n	8007bac <_malloc_r+0x1c>
 8007ba8:	42a9      	cmp	r1, r5
 8007baa:	d904      	bls.n	8007bb6 <_malloc_r+0x26>
 8007bac:	230c      	movs	r3, #12
 8007bae:	6033      	str	r3, [r6, #0]
 8007bb0:	2000      	movs	r0, #0
 8007bb2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007bb6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8007c8c <_malloc_r+0xfc>
 8007bba:	f000 f869 	bl	8007c90 <__malloc_lock>
 8007bbe:	f8d8 3000 	ldr.w	r3, [r8]
 8007bc2:	461c      	mov	r4, r3
 8007bc4:	bb44      	cbnz	r4, 8007c18 <_malloc_r+0x88>
 8007bc6:	4629      	mov	r1, r5
 8007bc8:	4630      	mov	r0, r6
 8007bca:	f7ff ffbf 	bl	8007b4c <sbrk_aligned>
 8007bce:	1c43      	adds	r3, r0, #1
 8007bd0:	4604      	mov	r4, r0
 8007bd2:	d158      	bne.n	8007c86 <_malloc_r+0xf6>
 8007bd4:	f8d8 4000 	ldr.w	r4, [r8]
 8007bd8:	4627      	mov	r7, r4
 8007bda:	2f00      	cmp	r7, #0
 8007bdc:	d143      	bne.n	8007c66 <_malloc_r+0xd6>
 8007bde:	2c00      	cmp	r4, #0
 8007be0:	d04b      	beq.n	8007c7a <_malloc_r+0xea>
 8007be2:	6823      	ldr	r3, [r4, #0]
 8007be4:	4639      	mov	r1, r7
 8007be6:	4630      	mov	r0, r6
 8007be8:	eb04 0903 	add.w	r9, r4, r3
 8007bec:	f000 ffba 	bl	8008b64 <_sbrk_r>
 8007bf0:	4581      	cmp	r9, r0
 8007bf2:	d142      	bne.n	8007c7a <_malloc_r+0xea>
 8007bf4:	6821      	ldr	r1, [r4, #0]
 8007bf6:	1a6d      	subs	r5, r5, r1
 8007bf8:	4629      	mov	r1, r5
 8007bfa:	4630      	mov	r0, r6
 8007bfc:	f7ff ffa6 	bl	8007b4c <sbrk_aligned>
 8007c00:	3001      	adds	r0, #1
 8007c02:	d03a      	beq.n	8007c7a <_malloc_r+0xea>
 8007c04:	6823      	ldr	r3, [r4, #0]
 8007c06:	442b      	add	r3, r5
 8007c08:	6023      	str	r3, [r4, #0]
 8007c0a:	f8d8 3000 	ldr.w	r3, [r8]
 8007c0e:	685a      	ldr	r2, [r3, #4]
 8007c10:	bb62      	cbnz	r2, 8007c6c <_malloc_r+0xdc>
 8007c12:	f8c8 7000 	str.w	r7, [r8]
 8007c16:	e00f      	b.n	8007c38 <_malloc_r+0xa8>
 8007c18:	6822      	ldr	r2, [r4, #0]
 8007c1a:	1b52      	subs	r2, r2, r5
 8007c1c:	d420      	bmi.n	8007c60 <_malloc_r+0xd0>
 8007c1e:	2a0b      	cmp	r2, #11
 8007c20:	d917      	bls.n	8007c52 <_malloc_r+0xc2>
 8007c22:	1961      	adds	r1, r4, r5
 8007c24:	42a3      	cmp	r3, r4
 8007c26:	6025      	str	r5, [r4, #0]
 8007c28:	bf18      	it	ne
 8007c2a:	6059      	strne	r1, [r3, #4]
 8007c2c:	6863      	ldr	r3, [r4, #4]
 8007c2e:	bf08      	it	eq
 8007c30:	f8c8 1000 	streq.w	r1, [r8]
 8007c34:	5162      	str	r2, [r4, r5]
 8007c36:	604b      	str	r3, [r1, #4]
 8007c38:	4630      	mov	r0, r6
 8007c3a:	f000 f82f 	bl	8007c9c <__malloc_unlock>
 8007c3e:	f104 000b 	add.w	r0, r4, #11
 8007c42:	1d23      	adds	r3, r4, #4
 8007c44:	f020 0007 	bic.w	r0, r0, #7
 8007c48:	1ac2      	subs	r2, r0, r3
 8007c4a:	bf1c      	itt	ne
 8007c4c:	1a1b      	subne	r3, r3, r0
 8007c4e:	50a3      	strne	r3, [r4, r2]
 8007c50:	e7af      	b.n	8007bb2 <_malloc_r+0x22>
 8007c52:	6862      	ldr	r2, [r4, #4]
 8007c54:	42a3      	cmp	r3, r4
 8007c56:	bf0c      	ite	eq
 8007c58:	f8c8 2000 	streq.w	r2, [r8]
 8007c5c:	605a      	strne	r2, [r3, #4]
 8007c5e:	e7eb      	b.n	8007c38 <_malloc_r+0xa8>
 8007c60:	4623      	mov	r3, r4
 8007c62:	6864      	ldr	r4, [r4, #4]
 8007c64:	e7ae      	b.n	8007bc4 <_malloc_r+0x34>
 8007c66:	463c      	mov	r4, r7
 8007c68:	687f      	ldr	r7, [r7, #4]
 8007c6a:	e7b6      	b.n	8007bda <_malloc_r+0x4a>
 8007c6c:	461a      	mov	r2, r3
 8007c6e:	685b      	ldr	r3, [r3, #4]
 8007c70:	42a3      	cmp	r3, r4
 8007c72:	d1fb      	bne.n	8007c6c <_malloc_r+0xdc>
 8007c74:	2300      	movs	r3, #0
 8007c76:	6053      	str	r3, [r2, #4]
 8007c78:	e7de      	b.n	8007c38 <_malloc_r+0xa8>
 8007c7a:	230c      	movs	r3, #12
 8007c7c:	6033      	str	r3, [r6, #0]
 8007c7e:	4630      	mov	r0, r6
 8007c80:	f000 f80c 	bl	8007c9c <__malloc_unlock>
 8007c84:	e794      	b.n	8007bb0 <_malloc_r+0x20>
 8007c86:	6005      	str	r5, [r0, #0]
 8007c88:	e7d6      	b.n	8007c38 <_malloc_r+0xa8>
 8007c8a:	bf00      	nop
 8007c8c:	20000520 	.word	0x20000520

08007c90 <__malloc_lock>:
 8007c90:	4801      	ldr	r0, [pc, #4]	@ (8007c98 <__malloc_lock+0x8>)
 8007c92:	f7ff b8ae 	b.w	8006df2 <__retarget_lock_acquire_recursive>
 8007c96:	bf00      	nop
 8007c98:	20000518 	.word	0x20000518

08007c9c <__malloc_unlock>:
 8007c9c:	4801      	ldr	r0, [pc, #4]	@ (8007ca4 <__malloc_unlock+0x8>)
 8007c9e:	f7ff b8a9 	b.w	8006df4 <__retarget_lock_release_recursive>
 8007ca2:	bf00      	nop
 8007ca4:	20000518 	.word	0x20000518

08007ca8 <_Balloc>:
 8007ca8:	b570      	push	{r4, r5, r6, lr}
 8007caa:	69c6      	ldr	r6, [r0, #28]
 8007cac:	4604      	mov	r4, r0
 8007cae:	460d      	mov	r5, r1
 8007cb0:	b976      	cbnz	r6, 8007cd0 <_Balloc+0x28>
 8007cb2:	2010      	movs	r0, #16
 8007cb4:	f7ff ff42 	bl	8007b3c <malloc>
 8007cb8:	4602      	mov	r2, r0
 8007cba:	61e0      	str	r0, [r4, #28]
 8007cbc:	b920      	cbnz	r0, 8007cc8 <_Balloc+0x20>
 8007cbe:	4b18      	ldr	r3, [pc, #96]	@ (8007d20 <_Balloc+0x78>)
 8007cc0:	4818      	ldr	r0, [pc, #96]	@ (8007d24 <_Balloc+0x7c>)
 8007cc2:	216b      	movs	r1, #107	@ 0x6b
 8007cc4:	f000 ff6c 	bl	8008ba0 <__assert_func>
 8007cc8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007ccc:	6006      	str	r6, [r0, #0]
 8007cce:	60c6      	str	r6, [r0, #12]
 8007cd0:	69e6      	ldr	r6, [r4, #28]
 8007cd2:	68f3      	ldr	r3, [r6, #12]
 8007cd4:	b183      	cbz	r3, 8007cf8 <_Balloc+0x50>
 8007cd6:	69e3      	ldr	r3, [r4, #28]
 8007cd8:	68db      	ldr	r3, [r3, #12]
 8007cda:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8007cde:	b9b8      	cbnz	r0, 8007d10 <_Balloc+0x68>
 8007ce0:	2101      	movs	r1, #1
 8007ce2:	fa01 f605 	lsl.w	r6, r1, r5
 8007ce6:	1d72      	adds	r2, r6, #5
 8007ce8:	0092      	lsls	r2, r2, #2
 8007cea:	4620      	mov	r0, r4
 8007cec:	f000 ff76 	bl	8008bdc <_calloc_r>
 8007cf0:	b160      	cbz	r0, 8007d0c <_Balloc+0x64>
 8007cf2:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8007cf6:	e00e      	b.n	8007d16 <_Balloc+0x6e>
 8007cf8:	2221      	movs	r2, #33	@ 0x21
 8007cfa:	2104      	movs	r1, #4
 8007cfc:	4620      	mov	r0, r4
 8007cfe:	f000 ff6d 	bl	8008bdc <_calloc_r>
 8007d02:	69e3      	ldr	r3, [r4, #28]
 8007d04:	60f0      	str	r0, [r6, #12]
 8007d06:	68db      	ldr	r3, [r3, #12]
 8007d08:	2b00      	cmp	r3, #0
 8007d0a:	d1e4      	bne.n	8007cd6 <_Balloc+0x2e>
 8007d0c:	2000      	movs	r0, #0
 8007d0e:	bd70      	pop	{r4, r5, r6, pc}
 8007d10:	6802      	ldr	r2, [r0, #0]
 8007d12:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8007d16:	2300      	movs	r3, #0
 8007d18:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8007d1c:	e7f7      	b.n	8007d0e <_Balloc+0x66>
 8007d1e:	bf00      	nop
 8007d20:	08010bad 	.word	0x08010bad
 8007d24:	08010c2d 	.word	0x08010c2d

08007d28 <_Bfree>:
 8007d28:	b570      	push	{r4, r5, r6, lr}
 8007d2a:	69c6      	ldr	r6, [r0, #28]
 8007d2c:	4605      	mov	r5, r0
 8007d2e:	460c      	mov	r4, r1
 8007d30:	b976      	cbnz	r6, 8007d50 <_Bfree+0x28>
 8007d32:	2010      	movs	r0, #16
 8007d34:	f7ff ff02 	bl	8007b3c <malloc>
 8007d38:	4602      	mov	r2, r0
 8007d3a:	61e8      	str	r0, [r5, #28]
 8007d3c:	b920      	cbnz	r0, 8007d48 <_Bfree+0x20>
 8007d3e:	4b09      	ldr	r3, [pc, #36]	@ (8007d64 <_Bfree+0x3c>)
 8007d40:	4809      	ldr	r0, [pc, #36]	@ (8007d68 <_Bfree+0x40>)
 8007d42:	218f      	movs	r1, #143	@ 0x8f
 8007d44:	f000 ff2c 	bl	8008ba0 <__assert_func>
 8007d48:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007d4c:	6006      	str	r6, [r0, #0]
 8007d4e:	60c6      	str	r6, [r0, #12]
 8007d50:	b13c      	cbz	r4, 8007d62 <_Bfree+0x3a>
 8007d52:	69eb      	ldr	r3, [r5, #28]
 8007d54:	6862      	ldr	r2, [r4, #4]
 8007d56:	68db      	ldr	r3, [r3, #12]
 8007d58:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8007d5c:	6021      	str	r1, [r4, #0]
 8007d5e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8007d62:	bd70      	pop	{r4, r5, r6, pc}
 8007d64:	08010bad 	.word	0x08010bad
 8007d68:	08010c2d 	.word	0x08010c2d

08007d6c <__multadd>:
 8007d6c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007d70:	690d      	ldr	r5, [r1, #16]
 8007d72:	4607      	mov	r7, r0
 8007d74:	460c      	mov	r4, r1
 8007d76:	461e      	mov	r6, r3
 8007d78:	f101 0c14 	add.w	ip, r1, #20
 8007d7c:	2000      	movs	r0, #0
 8007d7e:	f8dc 3000 	ldr.w	r3, [ip]
 8007d82:	b299      	uxth	r1, r3
 8007d84:	fb02 6101 	mla	r1, r2, r1, r6
 8007d88:	0c1e      	lsrs	r6, r3, #16
 8007d8a:	0c0b      	lsrs	r3, r1, #16
 8007d8c:	fb02 3306 	mla	r3, r2, r6, r3
 8007d90:	b289      	uxth	r1, r1
 8007d92:	3001      	adds	r0, #1
 8007d94:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8007d98:	4285      	cmp	r5, r0
 8007d9a:	f84c 1b04 	str.w	r1, [ip], #4
 8007d9e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8007da2:	dcec      	bgt.n	8007d7e <__multadd+0x12>
 8007da4:	b30e      	cbz	r6, 8007dea <__multadd+0x7e>
 8007da6:	68a3      	ldr	r3, [r4, #8]
 8007da8:	42ab      	cmp	r3, r5
 8007daa:	dc19      	bgt.n	8007de0 <__multadd+0x74>
 8007dac:	6861      	ldr	r1, [r4, #4]
 8007dae:	4638      	mov	r0, r7
 8007db0:	3101      	adds	r1, #1
 8007db2:	f7ff ff79 	bl	8007ca8 <_Balloc>
 8007db6:	4680      	mov	r8, r0
 8007db8:	b928      	cbnz	r0, 8007dc6 <__multadd+0x5a>
 8007dba:	4602      	mov	r2, r0
 8007dbc:	4b0c      	ldr	r3, [pc, #48]	@ (8007df0 <__multadd+0x84>)
 8007dbe:	480d      	ldr	r0, [pc, #52]	@ (8007df4 <__multadd+0x88>)
 8007dc0:	21ba      	movs	r1, #186	@ 0xba
 8007dc2:	f000 feed 	bl	8008ba0 <__assert_func>
 8007dc6:	6922      	ldr	r2, [r4, #16]
 8007dc8:	3202      	adds	r2, #2
 8007dca:	f104 010c 	add.w	r1, r4, #12
 8007dce:	0092      	lsls	r2, r2, #2
 8007dd0:	300c      	adds	r0, #12
 8007dd2:	f000 fed7 	bl	8008b84 <memcpy>
 8007dd6:	4621      	mov	r1, r4
 8007dd8:	4638      	mov	r0, r7
 8007dda:	f7ff ffa5 	bl	8007d28 <_Bfree>
 8007dde:	4644      	mov	r4, r8
 8007de0:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8007de4:	3501      	adds	r5, #1
 8007de6:	615e      	str	r6, [r3, #20]
 8007de8:	6125      	str	r5, [r4, #16]
 8007dea:	4620      	mov	r0, r4
 8007dec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007df0:	08010c1c 	.word	0x08010c1c
 8007df4:	08010c2d 	.word	0x08010c2d

08007df8 <__hi0bits>:
 8007df8:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8007dfc:	4603      	mov	r3, r0
 8007dfe:	bf36      	itet	cc
 8007e00:	0403      	lslcc	r3, r0, #16
 8007e02:	2000      	movcs	r0, #0
 8007e04:	2010      	movcc	r0, #16
 8007e06:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8007e0a:	bf3c      	itt	cc
 8007e0c:	021b      	lslcc	r3, r3, #8
 8007e0e:	3008      	addcc	r0, #8
 8007e10:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007e14:	bf3c      	itt	cc
 8007e16:	011b      	lslcc	r3, r3, #4
 8007e18:	3004      	addcc	r0, #4
 8007e1a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007e1e:	bf3c      	itt	cc
 8007e20:	009b      	lslcc	r3, r3, #2
 8007e22:	3002      	addcc	r0, #2
 8007e24:	2b00      	cmp	r3, #0
 8007e26:	db05      	blt.n	8007e34 <__hi0bits+0x3c>
 8007e28:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8007e2c:	f100 0001 	add.w	r0, r0, #1
 8007e30:	bf08      	it	eq
 8007e32:	2020      	moveq	r0, #32
 8007e34:	4770      	bx	lr

08007e36 <__lo0bits>:
 8007e36:	6803      	ldr	r3, [r0, #0]
 8007e38:	4602      	mov	r2, r0
 8007e3a:	f013 0007 	ands.w	r0, r3, #7
 8007e3e:	d00b      	beq.n	8007e58 <__lo0bits+0x22>
 8007e40:	07d9      	lsls	r1, r3, #31
 8007e42:	d421      	bmi.n	8007e88 <__lo0bits+0x52>
 8007e44:	0798      	lsls	r0, r3, #30
 8007e46:	bf49      	itett	mi
 8007e48:	085b      	lsrmi	r3, r3, #1
 8007e4a:	089b      	lsrpl	r3, r3, #2
 8007e4c:	2001      	movmi	r0, #1
 8007e4e:	6013      	strmi	r3, [r2, #0]
 8007e50:	bf5c      	itt	pl
 8007e52:	6013      	strpl	r3, [r2, #0]
 8007e54:	2002      	movpl	r0, #2
 8007e56:	4770      	bx	lr
 8007e58:	b299      	uxth	r1, r3
 8007e5a:	b909      	cbnz	r1, 8007e60 <__lo0bits+0x2a>
 8007e5c:	0c1b      	lsrs	r3, r3, #16
 8007e5e:	2010      	movs	r0, #16
 8007e60:	b2d9      	uxtb	r1, r3
 8007e62:	b909      	cbnz	r1, 8007e68 <__lo0bits+0x32>
 8007e64:	3008      	adds	r0, #8
 8007e66:	0a1b      	lsrs	r3, r3, #8
 8007e68:	0719      	lsls	r1, r3, #28
 8007e6a:	bf04      	itt	eq
 8007e6c:	091b      	lsreq	r3, r3, #4
 8007e6e:	3004      	addeq	r0, #4
 8007e70:	0799      	lsls	r1, r3, #30
 8007e72:	bf04      	itt	eq
 8007e74:	089b      	lsreq	r3, r3, #2
 8007e76:	3002      	addeq	r0, #2
 8007e78:	07d9      	lsls	r1, r3, #31
 8007e7a:	d403      	bmi.n	8007e84 <__lo0bits+0x4e>
 8007e7c:	085b      	lsrs	r3, r3, #1
 8007e7e:	f100 0001 	add.w	r0, r0, #1
 8007e82:	d003      	beq.n	8007e8c <__lo0bits+0x56>
 8007e84:	6013      	str	r3, [r2, #0]
 8007e86:	4770      	bx	lr
 8007e88:	2000      	movs	r0, #0
 8007e8a:	4770      	bx	lr
 8007e8c:	2020      	movs	r0, #32
 8007e8e:	4770      	bx	lr

08007e90 <__i2b>:
 8007e90:	b510      	push	{r4, lr}
 8007e92:	460c      	mov	r4, r1
 8007e94:	2101      	movs	r1, #1
 8007e96:	f7ff ff07 	bl	8007ca8 <_Balloc>
 8007e9a:	4602      	mov	r2, r0
 8007e9c:	b928      	cbnz	r0, 8007eaa <__i2b+0x1a>
 8007e9e:	4b05      	ldr	r3, [pc, #20]	@ (8007eb4 <__i2b+0x24>)
 8007ea0:	4805      	ldr	r0, [pc, #20]	@ (8007eb8 <__i2b+0x28>)
 8007ea2:	f240 1145 	movw	r1, #325	@ 0x145
 8007ea6:	f000 fe7b 	bl	8008ba0 <__assert_func>
 8007eaa:	2301      	movs	r3, #1
 8007eac:	6144      	str	r4, [r0, #20]
 8007eae:	6103      	str	r3, [r0, #16]
 8007eb0:	bd10      	pop	{r4, pc}
 8007eb2:	bf00      	nop
 8007eb4:	08010c1c 	.word	0x08010c1c
 8007eb8:	08010c2d 	.word	0x08010c2d

08007ebc <__multiply>:
 8007ebc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007ec0:	4617      	mov	r7, r2
 8007ec2:	690a      	ldr	r2, [r1, #16]
 8007ec4:	693b      	ldr	r3, [r7, #16]
 8007ec6:	429a      	cmp	r2, r3
 8007ec8:	bfa8      	it	ge
 8007eca:	463b      	movge	r3, r7
 8007ecc:	4689      	mov	r9, r1
 8007ece:	bfa4      	itt	ge
 8007ed0:	460f      	movge	r7, r1
 8007ed2:	4699      	movge	r9, r3
 8007ed4:	693d      	ldr	r5, [r7, #16]
 8007ed6:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8007eda:	68bb      	ldr	r3, [r7, #8]
 8007edc:	6879      	ldr	r1, [r7, #4]
 8007ede:	eb05 060a 	add.w	r6, r5, sl
 8007ee2:	42b3      	cmp	r3, r6
 8007ee4:	b085      	sub	sp, #20
 8007ee6:	bfb8      	it	lt
 8007ee8:	3101      	addlt	r1, #1
 8007eea:	f7ff fedd 	bl	8007ca8 <_Balloc>
 8007eee:	b930      	cbnz	r0, 8007efe <__multiply+0x42>
 8007ef0:	4602      	mov	r2, r0
 8007ef2:	4b41      	ldr	r3, [pc, #260]	@ (8007ff8 <__multiply+0x13c>)
 8007ef4:	4841      	ldr	r0, [pc, #260]	@ (8007ffc <__multiply+0x140>)
 8007ef6:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8007efa:	f000 fe51 	bl	8008ba0 <__assert_func>
 8007efe:	f100 0414 	add.w	r4, r0, #20
 8007f02:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 8007f06:	4623      	mov	r3, r4
 8007f08:	2200      	movs	r2, #0
 8007f0a:	4573      	cmp	r3, lr
 8007f0c:	d320      	bcc.n	8007f50 <__multiply+0x94>
 8007f0e:	f107 0814 	add.w	r8, r7, #20
 8007f12:	f109 0114 	add.w	r1, r9, #20
 8007f16:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 8007f1a:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 8007f1e:	9302      	str	r3, [sp, #8]
 8007f20:	1beb      	subs	r3, r5, r7
 8007f22:	3b15      	subs	r3, #21
 8007f24:	f023 0303 	bic.w	r3, r3, #3
 8007f28:	3304      	adds	r3, #4
 8007f2a:	3715      	adds	r7, #21
 8007f2c:	42bd      	cmp	r5, r7
 8007f2e:	bf38      	it	cc
 8007f30:	2304      	movcc	r3, #4
 8007f32:	9301      	str	r3, [sp, #4]
 8007f34:	9b02      	ldr	r3, [sp, #8]
 8007f36:	9103      	str	r1, [sp, #12]
 8007f38:	428b      	cmp	r3, r1
 8007f3a:	d80c      	bhi.n	8007f56 <__multiply+0x9a>
 8007f3c:	2e00      	cmp	r6, #0
 8007f3e:	dd03      	ble.n	8007f48 <__multiply+0x8c>
 8007f40:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8007f44:	2b00      	cmp	r3, #0
 8007f46:	d055      	beq.n	8007ff4 <__multiply+0x138>
 8007f48:	6106      	str	r6, [r0, #16]
 8007f4a:	b005      	add	sp, #20
 8007f4c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007f50:	f843 2b04 	str.w	r2, [r3], #4
 8007f54:	e7d9      	b.n	8007f0a <__multiply+0x4e>
 8007f56:	f8b1 a000 	ldrh.w	sl, [r1]
 8007f5a:	f1ba 0f00 	cmp.w	sl, #0
 8007f5e:	d01f      	beq.n	8007fa0 <__multiply+0xe4>
 8007f60:	46c4      	mov	ip, r8
 8007f62:	46a1      	mov	r9, r4
 8007f64:	2700      	movs	r7, #0
 8007f66:	f85c 2b04 	ldr.w	r2, [ip], #4
 8007f6a:	f8d9 3000 	ldr.w	r3, [r9]
 8007f6e:	fa1f fb82 	uxth.w	fp, r2
 8007f72:	b29b      	uxth	r3, r3
 8007f74:	fb0a 330b 	mla	r3, sl, fp, r3
 8007f78:	443b      	add	r3, r7
 8007f7a:	f8d9 7000 	ldr.w	r7, [r9]
 8007f7e:	0c12      	lsrs	r2, r2, #16
 8007f80:	0c3f      	lsrs	r7, r7, #16
 8007f82:	fb0a 7202 	mla	r2, sl, r2, r7
 8007f86:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 8007f8a:	b29b      	uxth	r3, r3
 8007f8c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007f90:	4565      	cmp	r5, ip
 8007f92:	f849 3b04 	str.w	r3, [r9], #4
 8007f96:	ea4f 4712 	mov.w	r7, r2, lsr #16
 8007f9a:	d8e4      	bhi.n	8007f66 <__multiply+0xaa>
 8007f9c:	9b01      	ldr	r3, [sp, #4]
 8007f9e:	50e7      	str	r7, [r4, r3]
 8007fa0:	9b03      	ldr	r3, [sp, #12]
 8007fa2:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8007fa6:	3104      	adds	r1, #4
 8007fa8:	f1b9 0f00 	cmp.w	r9, #0
 8007fac:	d020      	beq.n	8007ff0 <__multiply+0x134>
 8007fae:	6823      	ldr	r3, [r4, #0]
 8007fb0:	4647      	mov	r7, r8
 8007fb2:	46a4      	mov	ip, r4
 8007fb4:	f04f 0a00 	mov.w	sl, #0
 8007fb8:	f8b7 b000 	ldrh.w	fp, [r7]
 8007fbc:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8007fc0:	fb09 220b 	mla	r2, r9, fp, r2
 8007fc4:	4452      	add	r2, sl
 8007fc6:	b29b      	uxth	r3, r3
 8007fc8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007fcc:	f84c 3b04 	str.w	r3, [ip], #4
 8007fd0:	f857 3b04 	ldr.w	r3, [r7], #4
 8007fd4:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8007fd8:	f8bc 3000 	ldrh.w	r3, [ip]
 8007fdc:	fb09 330a 	mla	r3, r9, sl, r3
 8007fe0:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8007fe4:	42bd      	cmp	r5, r7
 8007fe6:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8007fea:	d8e5      	bhi.n	8007fb8 <__multiply+0xfc>
 8007fec:	9a01      	ldr	r2, [sp, #4]
 8007fee:	50a3      	str	r3, [r4, r2]
 8007ff0:	3404      	adds	r4, #4
 8007ff2:	e79f      	b.n	8007f34 <__multiply+0x78>
 8007ff4:	3e01      	subs	r6, #1
 8007ff6:	e7a1      	b.n	8007f3c <__multiply+0x80>
 8007ff8:	08010c1c 	.word	0x08010c1c
 8007ffc:	08010c2d 	.word	0x08010c2d

08008000 <__pow5mult>:
 8008000:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008004:	4615      	mov	r5, r2
 8008006:	f012 0203 	ands.w	r2, r2, #3
 800800a:	4607      	mov	r7, r0
 800800c:	460e      	mov	r6, r1
 800800e:	d007      	beq.n	8008020 <__pow5mult+0x20>
 8008010:	4c25      	ldr	r4, [pc, #148]	@ (80080a8 <__pow5mult+0xa8>)
 8008012:	3a01      	subs	r2, #1
 8008014:	2300      	movs	r3, #0
 8008016:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800801a:	f7ff fea7 	bl	8007d6c <__multadd>
 800801e:	4606      	mov	r6, r0
 8008020:	10ad      	asrs	r5, r5, #2
 8008022:	d03d      	beq.n	80080a0 <__pow5mult+0xa0>
 8008024:	69fc      	ldr	r4, [r7, #28]
 8008026:	b97c      	cbnz	r4, 8008048 <__pow5mult+0x48>
 8008028:	2010      	movs	r0, #16
 800802a:	f7ff fd87 	bl	8007b3c <malloc>
 800802e:	4602      	mov	r2, r0
 8008030:	61f8      	str	r0, [r7, #28]
 8008032:	b928      	cbnz	r0, 8008040 <__pow5mult+0x40>
 8008034:	4b1d      	ldr	r3, [pc, #116]	@ (80080ac <__pow5mult+0xac>)
 8008036:	481e      	ldr	r0, [pc, #120]	@ (80080b0 <__pow5mult+0xb0>)
 8008038:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800803c:	f000 fdb0 	bl	8008ba0 <__assert_func>
 8008040:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8008044:	6004      	str	r4, [r0, #0]
 8008046:	60c4      	str	r4, [r0, #12]
 8008048:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800804c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8008050:	b94c      	cbnz	r4, 8008066 <__pow5mult+0x66>
 8008052:	f240 2171 	movw	r1, #625	@ 0x271
 8008056:	4638      	mov	r0, r7
 8008058:	f7ff ff1a 	bl	8007e90 <__i2b>
 800805c:	2300      	movs	r3, #0
 800805e:	f8c8 0008 	str.w	r0, [r8, #8]
 8008062:	4604      	mov	r4, r0
 8008064:	6003      	str	r3, [r0, #0]
 8008066:	f04f 0900 	mov.w	r9, #0
 800806a:	07eb      	lsls	r3, r5, #31
 800806c:	d50a      	bpl.n	8008084 <__pow5mult+0x84>
 800806e:	4631      	mov	r1, r6
 8008070:	4622      	mov	r2, r4
 8008072:	4638      	mov	r0, r7
 8008074:	f7ff ff22 	bl	8007ebc <__multiply>
 8008078:	4631      	mov	r1, r6
 800807a:	4680      	mov	r8, r0
 800807c:	4638      	mov	r0, r7
 800807e:	f7ff fe53 	bl	8007d28 <_Bfree>
 8008082:	4646      	mov	r6, r8
 8008084:	106d      	asrs	r5, r5, #1
 8008086:	d00b      	beq.n	80080a0 <__pow5mult+0xa0>
 8008088:	6820      	ldr	r0, [r4, #0]
 800808a:	b938      	cbnz	r0, 800809c <__pow5mult+0x9c>
 800808c:	4622      	mov	r2, r4
 800808e:	4621      	mov	r1, r4
 8008090:	4638      	mov	r0, r7
 8008092:	f7ff ff13 	bl	8007ebc <__multiply>
 8008096:	6020      	str	r0, [r4, #0]
 8008098:	f8c0 9000 	str.w	r9, [r0]
 800809c:	4604      	mov	r4, r0
 800809e:	e7e4      	b.n	800806a <__pow5mult+0x6a>
 80080a0:	4630      	mov	r0, r6
 80080a2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80080a6:	bf00      	nop
 80080a8:	08010ce0 	.word	0x08010ce0
 80080ac:	08010bad 	.word	0x08010bad
 80080b0:	08010c2d 	.word	0x08010c2d

080080b4 <__lshift>:
 80080b4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80080b8:	460c      	mov	r4, r1
 80080ba:	6849      	ldr	r1, [r1, #4]
 80080bc:	6923      	ldr	r3, [r4, #16]
 80080be:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80080c2:	68a3      	ldr	r3, [r4, #8]
 80080c4:	4607      	mov	r7, r0
 80080c6:	4691      	mov	r9, r2
 80080c8:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80080cc:	f108 0601 	add.w	r6, r8, #1
 80080d0:	42b3      	cmp	r3, r6
 80080d2:	db0b      	blt.n	80080ec <__lshift+0x38>
 80080d4:	4638      	mov	r0, r7
 80080d6:	f7ff fde7 	bl	8007ca8 <_Balloc>
 80080da:	4605      	mov	r5, r0
 80080dc:	b948      	cbnz	r0, 80080f2 <__lshift+0x3e>
 80080de:	4602      	mov	r2, r0
 80080e0:	4b28      	ldr	r3, [pc, #160]	@ (8008184 <__lshift+0xd0>)
 80080e2:	4829      	ldr	r0, [pc, #164]	@ (8008188 <__lshift+0xd4>)
 80080e4:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 80080e8:	f000 fd5a 	bl	8008ba0 <__assert_func>
 80080ec:	3101      	adds	r1, #1
 80080ee:	005b      	lsls	r3, r3, #1
 80080f0:	e7ee      	b.n	80080d0 <__lshift+0x1c>
 80080f2:	2300      	movs	r3, #0
 80080f4:	f100 0114 	add.w	r1, r0, #20
 80080f8:	f100 0210 	add.w	r2, r0, #16
 80080fc:	4618      	mov	r0, r3
 80080fe:	4553      	cmp	r3, sl
 8008100:	db33      	blt.n	800816a <__lshift+0xb6>
 8008102:	6920      	ldr	r0, [r4, #16]
 8008104:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8008108:	f104 0314 	add.w	r3, r4, #20
 800810c:	f019 091f 	ands.w	r9, r9, #31
 8008110:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8008114:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8008118:	d02b      	beq.n	8008172 <__lshift+0xbe>
 800811a:	f1c9 0e20 	rsb	lr, r9, #32
 800811e:	468a      	mov	sl, r1
 8008120:	2200      	movs	r2, #0
 8008122:	6818      	ldr	r0, [r3, #0]
 8008124:	fa00 f009 	lsl.w	r0, r0, r9
 8008128:	4310      	orrs	r0, r2
 800812a:	f84a 0b04 	str.w	r0, [sl], #4
 800812e:	f853 2b04 	ldr.w	r2, [r3], #4
 8008132:	459c      	cmp	ip, r3
 8008134:	fa22 f20e 	lsr.w	r2, r2, lr
 8008138:	d8f3      	bhi.n	8008122 <__lshift+0x6e>
 800813a:	ebac 0304 	sub.w	r3, ip, r4
 800813e:	3b15      	subs	r3, #21
 8008140:	f023 0303 	bic.w	r3, r3, #3
 8008144:	3304      	adds	r3, #4
 8008146:	f104 0015 	add.w	r0, r4, #21
 800814a:	4560      	cmp	r0, ip
 800814c:	bf88      	it	hi
 800814e:	2304      	movhi	r3, #4
 8008150:	50ca      	str	r2, [r1, r3]
 8008152:	b10a      	cbz	r2, 8008158 <__lshift+0xa4>
 8008154:	f108 0602 	add.w	r6, r8, #2
 8008158:	3e01      	subs	r6, #1
 800815a:	4638      	mov	r0, r7
 800815c:	612e      	str	r6, [r5, #16]
 800815e:	4621      	mov	r1, r4
 8008160:	f7ff fde2 	bl	8007d28 <_Bfree>
 8008164:	4628      	mov	r0, r5
 8008166:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800816a:	f842 0f04 	str.w	r0, [r2, #4]!
 800816e:	3301      	adds	r3, #1
 8008170:	e7c5      	b.n	80080fe <__lshift+0x4a>
 8008172:	3904      	subs	r1, #4
 8008174:	f853 2b04 	ldr.w	r2, [r3], #4
 8008178:	f841 2f04 	str.w	r2, [r1, #4]!
 800817c:	459c      	cmp	ip, r3
 800817e:	d8f9      	bhi.n	8008174 <__lshift+0xc0>
 8008180:	e7ea      	b.n	8008158 <__lshift+0xa4>
 8008182:	bf00      	nop
 8008184:	08010c1c 	.word	0x08010c1c
 8008188:	08010c2d 	.word	0x08010c2d

0800818c <__mcmp>:
 800818c:	690a      	ldr	r2, [r1, #16]
 800818e:	4603      	mov	r3, r0
 8008190:	6900      	ldr	r0, [r0, #16]
 8008192:	1a80      	subs	r0, r0, r2
 8008194:	b530      	push	{r4, r5, lr}
 8008196:	d10e      	bne.n	80081b6 <__mcmp+0x2a>
 8008198:	3314      	adds	r3, #20
 800819a:	3114      	adds	r1, #20
 800819c:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 80081a0:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 80081a4:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80081a8:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80081ac:	4295      	cmp	r5, r2
 80081ae:	d003      	beq.n	80081b8 <__mcmp+0x2c>
 80081b0:	d205      	bcs.n	80081be <__mcmp+0x32>
 80081b2:	f04f 30ff 	mov.w	r0, #4294967295
 80081b6:	bd30      	pop	{r4, r5, pc}
 80081b8:	42a3      	cmp	r3, r4
 80081ba:	d3f3      	bcc.n	80081a4 <__mcmp+0x18>
 80081bc:	e7fb      	b.n	80081b6 <__mcmp+0x2a>
 80081be:	2001      	movs	r0, #1
 80081c0:	e7f9      	b.n	80081b6 <__mcmp+0x2a>
	...

080081c4 <__mdiff>:
 80081c4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80081c8:	4689      	mov	r9, r1
 80081ca:	4606      	mov	r6, r0
 80081cc:	4611      	mov	r1, r2
 80081ce:	4648      	mov	r0, r9
 80081d0:	4614      	mov	r4, r2
 80081d2:	f7ff ffdb 	bl	800818c <__mcmp>
 80081d6:	1e05      	subs	r5, r0, #0
 80081d8:	d112      	bne.n	8008200 <__mdiff+0x3c>
 80081da:	4629      	mov	r1, r5
 80081dc:	4630      	mov	r0, r6
 80081de:	f7ff fd63 	bl	8007ca8 <_Balloc>
 80081e2:	4602      	mov	r2, r0
 80081e4:	b928      	cbnz	r0, 80081f2 <__mdiff+0x2e>
 80081e6:	4b3f      	ldr	r3, [pc, #252]	@ (80082e4 <__mdiff+0x120>)
 80081e8:	f240 2137 	movw	r1, #567	@ 0x237
 80081ec:	483e      	ldr	r0, [pc, #248]	@ (80082e8 <__mdiff+0x124>)
 80081ee:	f000 fcd7 	bl	8008ba0 <__assert_func>
 80081f2:	2301      	movs	r3, #1
 80081f4:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80081f8:	4610      	mov	r0, r2
 80081fa:	b003      	add	sp, #12
 80081fc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008200:	bfbc      	itt	lt
 8008202:	464b      	movlt	r3, r9
 8008204:	46a1      	movlt	r9, r4
 8008206:	4630      	mov	r0, r6
 8008208:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800820c:	bfba      	itte	lt
 800820e:	461c      	movlt	r4, r3
 8008210:	2501      	movlt	r5, #1
 8008212:	2500      	movge	r5, #0
 8008214:	f7ff fd48 	bl	8007ca8 <_Balloc>
 8008218:	4602      	mov	r2, r0
 800821a:	b918      	cbnz	r0, 8008224 <__mdiff+0x60>
 800821c:	4b31      	ldr	r3, [pc, #196]	@ (80082e4 <__mdiff+0x120>)
 800821e:	f240 2145 	movw	r1, #581	@ 0x245
 8008222:	e7e3      	b.n	80081ec <__mdiff+0x28>
 8008224:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8008228:	6926      	ldr	r6, [r4, #16]
 800822a:	60c5      	str	r5, [r0, #12]
 800822c:	f109 0310 	add.w	r3, r9, #16
 8008230:	f109 0514 	add.w	r5, r9, #20
 8008234:	f104 0e14 	add.w	lr, r4, #20
 8008238:	f100 0b14 	add.w	fp, r0, #20
 800823c:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8008240:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8008244:	9301      	str	r3, [sp, #4]
 8008246:	46d9      	mov	r9, fp
 8008248:	f04f 0c00 	mov.w	ip, #0
 800824c:	9b01      	ldr	r3, [sp, #4]
 800824e:	f85e 0b04 	ldr.w	r0, [lr], #4
 8008252:	f853 af04 	ldr.w	sl, [r3, #4]!
 8008256:	9301      	str	r3, [sp, #4]
 8008258:	fa1f f38a 	uxth.w	r3, sl
 800825c:	4619      	mov	r1, r3
 800825e:	b283      	uxth	r3, r0
 8008260:	1acb      	subs	r3, r1, r3
 8008262:	0c00      	lsrs	r0, r0, #16
 8008264:	4463      	add	r3, ip
 8008266:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800826a:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800826e:	b29b      	uxth	r3, r3
 8008270:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8008274:	4576      	cmp	r6, lr
 8008276:	f849 3b04 	str.w	r3, [r9], #4
 800827a:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800827e:	d8e5      	bhi.n	800824c <__mdiff+0x88>
 8008280:	1b33      	subs	r3, r6, r4
 8008282:	3b15      	subs	r3, #21
 8008284:	f023 0303 	bic.w	r3, r3, #3
 8008288:	3415      	adds	r4, #21
 800828a:	3304      	adds	r3, #4
 800828c:	42a6      	cmp	r6, r4
 800828e:	bf38      	it	cc
 8008290:	2304      	movcc	r3, #4
 8008292:	441d      	add	r5, r3
 8008294:	445b      	add	r3, fp
 8008296:	461e      	mov	r6, r3
 8008298:	462c      	mov	r4, r5
 800829a:	4544      	cmp	r4, r8
 800829c:	d30e      	bcc.n	80082bc <__mdiff+0xf8>
 800829e:	f108 0103 	add.w	r1, r8, #3
 80082a2:	1b49      	subs	r1, r1, r5
 80082a4:	f021 0103 	bic.w	r1, r1, #3
 80082a8:	3d03      	subs	r5, #3
 80082aa:	45a8      	cmp	r8, r5
 80082ac:	bf38      	it	cc
 80082ae:	2100      	movcc	r1, #0
 80082b0:	440b      	add	r3, r1
 80082b2:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80082b6:	b191      	cbz	r1, 80082de <__mdiff+0x11a>
 80082b8:	6117      	str	r7, [r2, #16]
 80082ba:	e79d      	b.n	80081f8 <__mdiff+0x34>
 80082bc:	f854 1b04 	ldr.w	r1, [r4], #4
 80082c0:	46e6      	mov	lr, ip
 80082c2:	0c08      	lsrs	r0, r1, #16
 80082c4:	fa1c fc81 	uxtah	ip, ip, r1
 80082c8:	4471      	add	r1, lr
 80082ca:	eb00 402c 	add.w	r0, r0, ip, asr #16
 80082ce:	b289      	uxth	r1, r1
 80082d0:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80082d4:	f846 1b04 	str.w	r1, [r6], #4
 80082d8:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80082dc:	e7dd      	b.n	800829a <__mdiff+0xd6>
 80082de:	3f01      	subs	r7, #1
 80082e0:	e7e7      	b.n	80082b2 <__mdiff+0xee>
 80082e2:	bf00      	nop
 80082e4:	08010c1c 	.word	0x08010c1c
 80082e8:	08010c2d 	.word	0x08010c2d

080082ec <__d2b>:
 80082ec:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80082f0:	460f      	mov	r7, r1
 80082f2:	2101      	movs	r1, #1
 80082f4:	ec59 8b10 	vmov	r8, r9, d0
 80082f8:	4616      	mov	r6, r2
 80082fa:	f7ff fcd5 	bl	8007ca8 <_Balloc>
 80082fe:	4604      	mov	r4, r0
 8008300:	b930      	cbnz	r0, 8008310 <__d2b+0x24>
 8008302:	4602      	mov	r2, r0
 8008304:	4b23      	ldr	r3, [pc, #140]	@ (8008394 <__d2b+0xa8>)
 8008306:	4824      	ldr	r0, [pc, #144]	@ (8008398 <__d2b+0xac>)
 8008308:	f240 310f 	movw	r1, #783	@ 0x30f
 800830c:	f000 fc48 	bl	8008ba0 <__assert_func>
 8008310:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8008314:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8008318:	b10d      	cbz	r5, 800831e <__d2b+0x32>
 800831a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800831e:	9301      	str	r3, [sp, #4]
 8008320:	f1b8 0300 	subs.w	r3, r8, #0
 8008324:	d023      	beq.n	800836e <__d2b+0x82>
 8008326:	4668      	mov	r0, sp
 8008328:	9300      	str	r3, [sp, #0]
 800832a:	f7ff fd84 	bl	8007e36 <__lo0bits>
 800832e:	e9dd 1200 	ldrd	r1, r2, [sp]
 8008332:	b1d0      	cbz	r0, 800836a <__d2b+0x7e>
 8008334:	f1c0 0320 	rsb	r3, r0, #32
 8008338:	fa02 f303 	lsl.w	r3, r2, r3
 800833c:	430b      	orrs	r3, r1
 800833e:	40c2      	lsrs	r2, r0
 8008340:	6163      	str	r3, [r4, #20]
 8008342:	9201      	str	r2, [sp, #4]
 8008344:	9b01      	ldr	r3, [sp, #4]
 8008346:	61a3      	str	r3, [r4, #24]
 8008348:	2b00      	cmp	r3, #0
 800834a:	bf0c      	ite	eq
 800834c:	2201      	moveq	r2, #1
 800834e:	2202      	movne	r2, #2
 8008350:	6122      	str	r2, [r4, #16]
 8008352:	b1a5      	cbz	r5, 800837e <__d2b+0x92>
 8008354:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8008358:	4405      	add	r5, r0
 800835a:	603d      	str	r5, [r7, #0]
 800835c:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8008360:	6030      	str	r0, [r6, #0]
 8008362:	4620      	mov	r0, r4
 8008364:	b003      	add	sp, #12
 8008366:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800836a:	6161      	str	r1, [r4, #20]
 800836c:	e7ea      	b.n	8008344 <__d2b+0x58>
 800836e:	a801      	add	r0, sp, #4
 8008370:	f7ff fd61 	bl	8007e36 <__lo0bits>
 8008374:	9b01      	ldr	r3, [sp, #4]
 8008376:	6163      	str	r3, [r4, #20]
 8008378:	3020      	adds	r0, #32
 800837a:	2201      	movs	r2, #1
 800837c:	e7e8      	b.n	8008350 <__d2b+0x64>
 800837e:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8008382:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8008386:	6038      	str	r0, [r7, #0]
 8008388:	6918      	ldr	r0, [r3, #16]
 800838a:	f7ff fd35 	bl	8007df8 <__hi0bits>
 800838e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8008392:	e7e5      	b.n	8008360 <__d2b+0x74>
 8008394:	08010c1c 	.word	0x08010c1c
 8008398:	08010c2d 	.word	0x08010c2d

0800839c <__ssputs_r>:
 800839c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80083a0:	688e      	ldr	r6, [r1, #8]
 80083a2:	461f      	mov	r7, r3
 80083a4:	42be      	cmp	r6, r7
 80083a6:	680b      	ldr	r3, [r1, #0]
 80083a8:	4682      	mov	sl, r0
 80083aa:	460c      	mov	r4, r1
 80083ac:	4690      	mov	r8, r2
 80083ae:	d82d      	bhi.n	800840c <__ssputs_r+0x70>
 80083b0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80083b4:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80083b8:	d026      	beq.n	8008408 <__ssputs_r+0x6c>
 80083ba:	6965      	ldr	r5, [r4, #20]
 80083bc:	6909      	ldr	r1, [r1, #16]
 80083be:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80083c2:	eba3 0901 	sub.w	r9, r3, r1
 80083c6:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80083ca:	1c7b      	adds	r3, r7, #1
 80083cc:	444b      	add	r3, r9
 80083ce:	106d      	asrs	r5, r5, #1
 80083d0:	429d      	cmp	r5, r3
 80083d2:	bf38      	it	cc
 80083d4:	461d      	movcc	r5, r3
 80083d6:	0553      	lsls	r3, r2, #21
 80083d8:	d527      	bpl.n	800842a <__ssputs_r+0x8e>
 80083da:	4629      	mov	r1, r5
 80083dc:	f7ff fbd8 	bl	8007b90 <_malloc_r>
 80083e0:	4606      	mov	r6, r0
 80083e2:	b360      	cbz	r0, 800843e <__ssputs_r+0xa2>
 80083e4:	6921      	ldr	r1, [r4, #16]
 80083e6:	464a      	mov	r2, r9
 80083e8:	f000 fbcc 	bl	8008b84 <memcpy>
 80083ec:	89a3      	ldrh	r3, [r4, #12]
 80083ee:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80083f2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80083f6:	81a3      	strh	r3, [r4, #12]
 80083f8:	6126      	str	r6, [r4, #16]
 80083fa:	6165      	str	r5, [r4, #20]
 80083fc:	444e      	add	r6, r9
 80083fe:	eba5 0509 	sub.w	r5, r5, r9
 8008402:	6026      	str	r6, [r4, #0]
 8008404:	60a5      	str	r5, [r4, #8]
 8008406:	463e      	mov	r6, r7
 8008408:	42be      	cmp	r6, r7
 800840a:	d900      	bls.n	800840e <__ssputs_r+0x72>
 800840c:	463e      	mov	r6, r7
 800840e:	6820      	ldr	r0, [r4, #0]
 8008410:	4632      	mov	r2, r6
 8008412:	4641      	mov	r1, r8
 8008414:	f000 fb6a 	bl	8008aec <memmove>
 8008418:	68a3      	ldr	r3, [r4, #8]
 800841a:	1b9b      	subs	r3, r3, r6
 800841c:	60a3      	str	r3, [r4, #8]
 800841e:	6823      	ldr	r3, [r4, #0]
 8008420:	4433      	add	r3, r6
 8008422:	6023      	str	r3, [r4, #0]
 8008424:	2000      	movs	r0, #0
 8008426:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800842a:	462a      	mov	r2, r5
 800842c:	f000 fbfc 	bl	8008c28 <_realloc_r>
 8008430:	4606      	mov	r6, r0
 8008432:	2800      	cmp	r0, #0
 8008434:	d1e0      	bne.n	80083f8 <__ssputs_r+0x5c>
 8008436:	6921      	ldr	r1, [r4, #16]
 8008438:	4650      	mov	r0, sl
 800843a:	f7ff fb35 	bl	8007aa8 <_free_r>
 800843e:	230c      	movs	r3, #12
 8008440:	f8ca 3000 	str.w	r3, [sl]
 8008444:	89a3      	ldrh	r3, [r4, #12]
 8008446:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800844a:	81a3      	strh	r3, [r4, #12]
 800844c:	f04f 30ff 	mov.w	r0, #4294967295
 8008450:	e7e9      	b.n	8008426 <__ssputs_r+0x8a>
	...

08008454 <_svfiprintf_r>:
 8008454:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008458:	4698      	mov	r8, r3
 800845a:	898b      	ldrh	r3, [r1, #12]
 800845c:	061b      	lsls	r3, r3, #24
 800845e:	b09d      	sub	sp, #116	@ 0x74
 8008460:	4607      	mov	r7, r0
 8008462:	460d      	mov	r5, r1
 8008464:	4614      	mov	r4, r2
 8008466:	d510      	bpl.n	800848a <_svfiprintf_r+0x36>
 8008468:	690b      	ldr	r3, [r1, #16]
 800846a:	b973      	cbnz	r3, 800848a <_svfiprintf_r+0x36>
 800846c:	2140      	movs	r1, #64	@ 0x40
 800846e:	f7ff fb8f 	bl	8007b90 <_malloc_r>
 8008472:	6028      	str	r0, [r5, #0]
 8008474:	6128      	str	r0, [r5, #16]
 8008476:	b930      	cbnz	r0, 8008486 <_svfiprintf_r+0x32>
 8008478:	230c      	movs	r3, #12
 800847a:	603b      	str	r3, [r7, #0]
 800847c:	f04f 30ff 	mov.w	r0, #4294967295
 8008480:	b01d      	add	sp, #116	@ 0x74
 8008482:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008486:	2340      	movs	r3, #64	@ 0x40
 8008488:	616b      	str	r3, [r5, #20]
 800848a:	2300      	movs	r3, #0
 800848c:	9309      	str	r3, [sp, #36]	@ 0x24
 800848e:	2320      	movs	r3, #32
 8008490:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8008494:	f8cd 800c 	str.w	r8, [sp, #12]
 8008498:	2330      	movs	r3, #48	@ 0x30
 800849a:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8008638 <_svfiprintf_r+0x1e4>
 800849e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80084a2:	f04f 0901 	mov.w	r9, #1
 80084a6:	4623      	mov	r3, r4
 80084a8:	469a      	mov	sl, r3
 80084aa:	f813 2b01 	ldrb.w	r2, [r3], #1
 80084ae:	b10a      	cbz	r2, 80084b4 <_svfiprintf_r+0x60>
 80084b0:	2a25      	cmp	r2, #37	@ 0x25
 80084b2:	d1f9      	bne.n	80084a8 <_svfiprintf_r+0x54>
 80084b4:	ebba 0b04 	subs.w	fp, sl, r4
 80084b8:	d00b      	beq.n	80084d2 <_svfiprintf_r+0x7e>
 80084ba:	465b      	mov	r3, fp
 80084bc:	4622      	mov	r2, r4
 80084be:	4629      	mov	r1, r5
 80084c0:	4638      	mov	r0, r7
 80084c2:	f7ff ff6b 	bl	800839c <__ssputs_r>
 80084c6:	3001      	adds	r0, #1
 80084c8:	f000 80a7 	beq.w	800861a <_svfiprintf_r+0x1c6>
 80084cc:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80084ce:	445a      	add	r2, fp
 80084d0:	9209      	str	r2, [sp, #36]	@ 0x24
 80084d2:	f89a 3000 	ldrb.w	r3, [sl]
 80084d6:	2b00      	cmp	r3, #0
 80084d8:	f000 809f 	beq.w	800861a <_svfiprintf_r+0x1c6>
 80084dc:	2300      	movs	r3, #0
 80084de:	f04f 32ff 	mov.w	r2, #4294967295
 80084e2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80084e6:	f10a 0a01 	add.w	sl, sl, #1
 80084ea:	9304      	str	r3, [sp, #16]
 80084ec:	9307      	str	r3, [sp, #28]
 80084ee:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80084f2:	931a      	str	r3, [sp, #104]	@ 0x68
 80084f4:	4654      	mov	r4, sl
 80084f6:	2205      	movs	r2, #5
 80084f8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80084fc:	484e      	ldr	r0, [pc, #312]	@ (8008638 <_svfiprintf_r+0x1e4>)
 80084fe:	f7f7 fe67 	bl	80001d0 <memchr>
 8008502:	9a04      	ldr	r2, [sp, #16]
 8008504:	b9d8      	cbnz	r0, 800853e <_svfiprintf_r+0xea>
 8008506:	06d0      	lsls	r0, r2, #27
 8008508:	bf44      	itt	mi
 800850a:	2320      	movmi	r3, #32
 800850c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008510:	0711      	lsls	r1, r2, #28
 8008512:	bf44      	itt	mi
 8008514:	232b      	movmi	r3, #43	@ 0x2b
 8008516:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800851a:	f89a 3000 	ldrb.w	r3, [sl]
 800851e:	2b2a      	cmp	r3, #42	@ 0x2a
 8008520:	d015      	beq.n	800854e <_svfiprintf_r+0xfa>
 8008522:	9a07      	ldr	r2, [sp, #28]
 8008524:	4654      	mov	r4, sl
 8008526:	2000      	movs	r0, #0
 8008528:	f04f 0c0a 	mov.w	ip, #10
 800852c:	4621      	mov	r1, r4
 800852e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008532:	3b30      	subs	r3, #48	@ 0x30
 8008534:	2b09      	cmp	r3, #9
 8008536:	d94b      	bls.n	80085d0 <_svfiprintf_r+0x17c>
 8008538:	b1b0      	cbz	r0, 8008568 <_svfiprintf_r+0x114>
 800853a:	9207      	str	r2, [sp, #28]
 800853c:	e014      	b.n	8008568 <_svfiprintf_r+0x114>
 800853e:	eba0 0308 	sub.w	r3, r0, r8
 8008542:	fa09 f303 	lsl.w	r3, r9, r3
 8008546:	4313      	orrs	r3, r2
 8008548:	9304      	str	r3, [sp, #16]
 800854a:	46a2      	mov	sl, r4
 800854c:	e7d2      	b.n	80084f4 <_svfiprintf_r+0xa0>
 800854e:	9b03      	ldr	r3, [sp, #12]
 8008550:	1d19      	adds	r1, r3, #4
 8008552:	681b      	ldr	r3, [r3, #0]
 8008554:	9103      	str	r1, [sp, #12]
 8008556:	2b00      	cmp	r3, #0
 8008558:	bfbb      	ittet	lt
 800855a:	425b      	neglt	r3, r3
 800855c:	f042 0202 	orrlt.w	r2, r2, #2
 8008560:	9307      	strge	r3, [sp, #28]
 8008562:	9307      	strlt	r3, [sp, #28]
 8008564:	bfb8      	it	lt
 8008566:	9204      	strlt	r2, [sp, #16]
 8008568:	7823      	ldrb	r3, [r4, #0]
 800856a:	2b2e      	cmp	r3, #46	@ 0x2e
 800856c:	d10a      	bne.n	8008584 <_svfiprintf_r+0x130>
 800856e:	7863      	ldrb	r3, [r4, #1]
 8008570:	2b2a      	cmp	r3, #42	@ 0x2a
 8008572:	d132      	bne.n	80085da <_svfiprintf_r+0x186>
 8008574:	9b03      	ldr	r3, [sp, #12]
 8008576:	1d1a      	adds	r2, r3, #4
 8008578:	681b      	ldr	r3, [r3, #0]
 800857a:	9203      	str	r2, [sp, #12]
 800857c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8008580:	3402      	adds	r4, #2
 8008582:	9305      	str	r3, [sp, #20]
 8008584:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8008648 <_svfiprintf_r+0x1f4>
 8008588:	7821      	ldrb	r1, [r4, #0]
 800858a:	2203      	movs	r2, #3
 800858c:	4650      	mov	r0, sl
 800858e:	f7f7 fe1f 	bl	80001d0 <memchr>
 8008592:	b138      	cbz	r0, 80085a4 <_svfiprintf_r+0x150>
 8008594:	9b04      	ldr	r3, [sp, #16]
 8008596:	eba0 000a 	sub.w	r0, r0, sl
 800859a:	2240      	movs	r2, #64	@ 0x40
 800859c:	4082      	lsls	r2, r0
 800859e:	4313      	orrs	r3, r2
 80085a0:	3401      	adds	r4, #1
 80085a2:	9304      	str	r3, [sp, #16]
 80085a4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80085a8:	4824      	ldr	r0, [pc, #144]	@ (800863c <_svfiprintf_r+0x1e8>)
 80085aa:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80085ae:	2206      	movs	r2, #6
 80085b0:	f7f7 fe0e 	bl	80001d0 <memchr>
 80085b4:	2800      	cmp	r0, #0
 80085b6:	d036      	beq.n	8008626 <_svfiprintf_r+0x1d2>
 80085b8:	4b21      	ldr	r3, [pc, #132]	@ (8008640 <_svfiprintf_r+0x1ec>)
 80085ba:	bb1b      	cbnz	r3, 8008604 <_svfiprintf_r+0x1b0>
 80085bc:	9b03      	ldr	r3, [sp, #12]
 80085be:	3307      	adds	r3, #7
 80085c0:	f023 0307 	bic.w	r3, r3, #7
 80085c4:	3308      	adds	r3, #8
 80085c6:	9303      	str	r3, [sp, #12]
 80085c8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80085ca:	4433      	add	r3, r6
 80085cc:	9309      	str	r3, [sp, #36]	@ 0x24
 80085ce:	e76a      	b.n	80084a6 <_svfiprintf_r+0x52>
 80085d0:	fb0c 3202 	mla	r2, ip, r2, r3
 80085d4:	460c      	mov	r4, r1
 80085d6:	2001      	movs	r0, #1
 80085d8:	e7a8      	b.n	800852c <_svfiprintf_r+0xd8>
 80085da:	2300      	movs	r3, #0
 80085dc:	3401      	adds	r4, #1
 80085de:	9305      	str	r3, [sp, #20]
 80085e0:	4619      	mov	r1, r3
 80085e2:	f04f 0c0a 	mov.w	ip, #10
 80085e6:	4620      	mov	r0, r4
 80085e8:	f810 2b01 	ldrb.w	r2, [r0], #1
 80085ec:	3a30      	subs	r2, #48	@ 0x30
 80085ee:	2a09      	cmp	r2, #9
 80085f0:	d903      	bls.n	80085fa <_svfiprintf_r+0x1a6>
 80085f2:	2b00      	cmp	r3, #0
 80085f4:	d0c6      	beq.n	8008584 <_svfiprintf_r+0x130>
 80085f6:	9105      	str	r1, [sp, #20]
 80085f8:	e7c4      	b.n	8008584 <_svfiprintf_r+0x130>
 80085fa:	fb0c 2101 	mla	r1, ip, r1, r2
 80085fe:	4604      	mov	r4, r0
 8008600:	2301      	movs	r3, #1
 8008602:	e7f0      	b.n	80085e6 <_svfiprintf_r+0x192>
 8008604:	ab03      	add	r3, sp, #12
 8008606:	9300      	str	r3, [sp, #0]
 8008608:	462a      	mov	r2, r5
 800860a:	4b0e      	ldr	r3, [pc, #56]	@ (8008644 <_svfiprintf_r+0x1f0>)
 800860c:	a904      	add	r1, sp, #16
 800860e:	4638      	mov	r0, r7
 8008610:	f7fd fd7c 	bl	800610c <_printf_float>
 8008614:	1c42      	adds	r2, r0, #1
 8008616:	4606      	mov	r6, r0
 8008618:	d1d6      	bne.n	80085c8 <_svfiprintf_r+0x174>
 800861a:	89ab      	ldrh	r3, [r5, #12]
 800861c:	065b      	lsls	r3, r3, #25
 800861e:	f53f af2d 	bmi.w	800847c <_svfiprintf_r+0x28>
 8008622:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8008624:	e72c      	b.n	8008480 <_svfiprintf_r+0x2c>
 8008626:	ab03      	add	r3, sp, #12
 8008628:	9300      	str	r3, [sp, #0]
 800862a:	462a      	mov	r2, r5
 800862c:	4b05      	ldr	r3, [pc, #20]	@ (8008644 <_svfiprintf_r+0x1f0>)
 800862e:	a904      	add	r1, sp, #16
 8008630:	4638      	mov	r0, r7
 8008632:	f7fe f803 	bl	800663c <_printf_i>
 8008636:	e7ed      	b.n	8008614 <_svfiprintf_r+0x1c0>
 8008638:	08010c86 	.word	0x08010c86
 800863c:	08010c90 	.word	0x08010c90
 8008640:	0800610d 	.word	0x0800610d
 8008644:	0800839d 	.word	0x0800839d
 8008648:	08010c8c 	.word	0x08010c8c

0800864c <__sfputc_r>:
 800864c:	6893      	ldr	r3, [r2, #8]
 800864e:	3b01      	subs	r3, #1
 8008650:	2b00      	cmp	r3, #0
 8008652:	b410      	push	{r4}
 8008654:	6093      	str	r3, [r2, #8]
 8008656:	da08      	bge.n	800866a <__sfputc_r+0x1e>
 8008658:	6994      	ldr	r4, [r2, #24]
 800865a:	42a3      	cmp	r3, r4
 800865c:	db01      	blt.n	8008662 <__sfputc_r+0x16>
 800865e:	290a      	cmp	r1, #10
 8008660:	d103      	bne.n	800866a <__sfputc_r+0x1e>
 8008662:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008666:	f7fe bab2 	b.w	8006bce <__swbuf_r>
 800866a:	6813      	ldr	r3, [r2, #0]
 800866c:	1c58      	adds	r0, r3, #1
 800866e:	6010      	str	r0, [r2, #0]
 8008670:	7019      	strb	r1, [r3, #0]
 8008672:	4608      	mov	r0, r1
 8008674:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008678:	4770      	bx	lr

0800867a <__sfputs_r>:
 800867a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800867c:	4606      	mov	r6, r0
 800867e:	460f      	mov	r7, r1
 8008680:	4614      	mov	r4, r2
 8008682:	18d5      	adds	r5, r2, r3
 8008684:	42ac      	cmp	r4, r5
 8008686:	d101      	bne.n	800868c <__sfputs_r+0x12>
 8008688:	2000      	movs	r0, #0
 800868a:	e007      	b.n	800869c <__sfputs_r+0x22>
 800868c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008690:	463a      	mov	r2, r7
 8008692:	4630      	mov	r0, r6
 8008694:	f7ff ffda 	bl	800864c <__sfputc_r>
 8008698:	1c43      	adds	r3, r0, #1
 800869a:	d1f3      	bne.n	8008684 <__sfputs_r+0xa>
 800869c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080086a0 <_vfiprintf_r>:
 80086a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80086a4:	460d      	mov	r5, r1
 80086a6:	b09d      	sub	sp, #116	@ 0x74
 80086a8:	4614      	mov	r4, r2
 80086aa:	4698      	mov	r8, r3
 80086ac:	4606      	mov	r6, r0
 80086ae:	b118      	cbz	r0, 80086b8 <_vfiprintf_r+0x18>
 80086b0:	6a03      	ldr	r3, [r0, #32]
 80086b2:	b90b      	cbnz	r3, 80086b8 <_vfiprintf_r+0x18>
 80086b4:	f7fe f96c 	bl	8006990 <__sinit>
 80086b8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80086ba:	07d9      	lsls	r1, r3, #31
 80086bc:	d405      	bmi.n	80086ca <_vfiprintf_r+0x2a>
 80086be:	89ab      	ldrh	r3, [r5, #12]
 80086c0:	059a      	lsls	r2, r3, #22
 80086c2:	d402      	bmi.n	80086ca <_vfiprintf_r+0x2a>
 80086c4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80086c6:	f7fe fb94 	bl	8006df2 <__retarget_lock_acquire_recursive>
 80086ca:	89ab      	ldrh	r3, [r5, #12]
 80086cc:	071b      	lsls	r3, r3, #28
 80086ce:	d501      	bpl.n	80086d4 <_vfiprintf_r+0x34>
 80086d0:	692b      	ldr	r3, [r5, #16]
 80086d2:	b99b      	cbnz	r3, 80086fc <_vfiprintf_r+0x5c>
 80086d4:	4629      	mov	r1, r5
 80086d6:	4630      	mov	r0, r6
 80086d8:	f7fe fab8 	bl	8006c4c <__swsetup_r>
 80086dc:	b170      	cbz	r0, 80086fc <_vfiprintf_r+0x5c>
 80086de:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80086e0:	07dc      	lsls	r4, r3, #31
 80086e2:	d504      	bpl.n	80086ee <_vfiprintf_r+0x4e>
 80086e4:	f04f 30ff 	mov.w	r0, #4294967295
 80086e8:	b01d      	add	sp, #116	@ 0x74
 80086ea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80086ee:	89ab      	ldrh	r3, [r5, #12]
 80086f0:	0598      	lsls	r0, r3, #22
 80086f2:	d4f7      	bmi.n	80086e4 <_vfiprintf_r+0x44>
 80086f4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80086f6:	f7fe fb7d 	bl	8006df4 <__retarget_lock_release_recursive>
 80086fa:	e7f3      	b.n	80086e4 <_vfiprintf_r+0x44>
 80086fc:	2300      	movs	r3, #0
 80086fe:	9309      	str	r3, [sp, #36]	@ 0x24
 8008700:	2320      	movs	r3, #32
 8008702:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8008706:	f8cd 800c 	str.w	r8, [sp, #12]
 800870a:	2330      	movs	r3, #48	@ 0x30
 800870c:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 80088bc <_vfiprintf_r+0x21c>
 8008710:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8008714:	f04f 0901 	mov.w	r9, #1
 8008718:	4623      	mov	r3, r4
 800871a:	469a      	mov	sl, r3
 800871c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008720:	b10a      	cbz	r2, 8008726 <_vfiprintf_r+0x86>
 8008722:	2a25      	cmp	r2, #37	@ 0x25
 8008724:	d1f9      	bne.n	800871a <_vfiprintf_r+0x7a>
 8008726:	ebba 0b04 	subs.w	fp, sl, r4
 800872a:	d00b      	beq.n	8008744 <_vfiprintf_r+0xa4>
 800872c:	465b      	mov	r3, fp
 800872e:	4622      	mov	r2, r4
 8008730:	4629      	mov	r1, r5
 8008732:	4630      	mov	r0, r6
 8008734:	f7ff ffa1 	bl	800867a <__sfputs_r>
 8008738:	3001      	adds	r0, #1
 800873a:	f000 80a7 	beq.w	800888c <_vfiprintf_r+0x1ec>
 800873e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008740:	445a      	add	r2, fp
 8008742:	9209      	str	r2, [sp, #36]	@ 0x24
 8008744:	f89a 3000 	ldrb.w	r3, [sl]
 8008748:	2b00      	cmp	r3, #0
 800874a:	f000 809f 	beq.w	800888c <_vfiprintf_r+0x1ec>
 800874e:	2300      	movs	r3, #0
 8008750:	f04f 32ff 	mov.w	r2, #4294967295
 8008754:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008758:	f10a 0a01 	add.w	sl, sl, #1
 800875c:	9304      	str	r3, [sp, #16]
 800875e:	9307      	str	r3, [sp, #28]
 8008760:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8008764:	931a      	str	r3, [sp, #104]	@ 0x68
 8008766:	4654      	mov	r4, sl
 8008768:	2205      	movs	r2, #5
 800876a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800876e:	4853      	ldr	r0, [pc, #332]	@ (80088bc <_vfiprintf_r+0x21c>)
 8008770:	f7f7 fd2e 	bl	80001d0 <memchr>
 8008774:	9a04      	ldr	r2, [sp, #16]
 8008776:	b9d8      	cbnz	r0, 80087b0 <_vfiprintf_r+0x110>
 8008778:	06d1      	lsls	r1, r2, #27
 800877a:	bf44      	itt	mi
 800877c:	2320      	movmi	r3, #32
 800877e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008782:	0713      	lsls	r3, r2, #28
 8008784:	bf44      	itt	mi
 8008786:	232b      	movmi	r3, #43	@ 0x2b
 8008788:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800878c:	f89a 3000 	ldrb.w	r3, [sl]
 8008790:	2b2a      	cmp	r3, #42	@ 0x2a
 8008792:	d015      	beq.n	80087c0 <_vfiprintf_r+0x120>
 8008794:	9a07      	ldr	r2, [sp, #28]
 8008796:	4654      	mov	r4, sl
 8008798:	2000      	movs	r0, #0
 800879a:	f04f 0c0a 	mov.w	ip, #10
 800879e:	4621      	mov	r1, r4
 80087a0:	f811 3b01 	ldrb.w	r3, [r1], #1
 80087a4:	3b30      	subs	r3, #48	@ 0x30
 80087a6:	2b09      	cmp	r3, #9
 80087a8:	d94b      	bls.n	8008842 <_vfiprintf_r+0x1a2>
 80087aa:	b1b0      	cbz	r0, 80087da <_vfiprintf_r+0x13a>
 80087ac:	9207      	str	r2, [sp, #28]
 80087ae:	e014      	b.n	80087da <_vfiprintf_r+0x13a>
 80087b0:	eba0 0308 	sub.w	r3, r0, r8
 80087b4:	fa09 f303 	lsl.w	r3, r9, r3
 80087b8:	4313      	orrs	r3, r2
 80087ba:	9304      	str	r3, [sp, #16]
 80087bc:	46a2      	mov	sl, r4
 80087be:	e7d2      	b.n	8008766 <_vfiprintf_r+0xc6>
 80087c0:	9b03      	ldr	r3, [sp, #12]
 80087c2:	1d19      	adds	r1, r3, #4
 80087c4:	681b      	ldr	r3, [r3, #0]
 80087c6:	9103      	str	r1, [sp, #12]
 80087c8:	2b00      	cmp	r3, #0
 80087ca:	bfbb      	ittet	lt
 80087cc:	425b      	neglt	r3, r3
 80087ce:	f042 0202 	orrlt.w	r2, r2, #2
 80087d2:	9307      	strge	r3, [sp, #28]
 80087d4:	9307      	strlt	r3, [sp, #28]
 80087d6:	bfb8      	it	lt
 80087d8:	9204      	strlt	r2, [sp, #16]
 80087da:	7823      	ldrb	r3, [r4, #0]
 80087dc:	2b2e      	cmp	r3, #46	@ 0x2e
 80087de:	d10a      	bne.n	80087f6 <_vfiprintf_r+0x156>
 80087e0:	7863      	ldrb	r3, [r4, #1]
 80087e2:	2b2a      	cmp	r3, #42	@ 0x2a
 80087e4:	d132      	bne.n	800884c <_vfiprintf_r+0x1ac>
 80087e6:	9b03      	ldr	r3, [sp, #12]
 80087e8:	1d1a      	adds	r2, r3, #4
 80087ea:	681b      	ldr	r3, [r3, #0]
 80087ec:	9203      	str	r2, [sp, #12]
 80087ee:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80087f2:	3402      	adds	r4, #2
 80087f4:	9305      	str	r3, [sp, #20]
 80087f6:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 80088cc <_vfiprintf_r+0x22c>
 80087fa:	7821      	ldrb	r1, [r4, #0]
 80087fc:	2203      	movs	r2, #3
 80087fe:	4650      	mov	r0, sl
 8008800:	f7f7 fce6 	bl	80001d0 <memchr>
 8008804:	b138      	cbz	r0, 8008816 <_vfiprintf_r+0x176>
 8008806:	9b04      	ldr	r3, [sp, #16]
 8008808:	eba0 000a 	sub.w	r0, r0, sl
 800880c:	2240      	movs	r2, #64	@ 0x40
 800880e:	4082      	lsls	r2, r0
 8008810:	4313      	orrs	r3, r2
 8008812:	3401      	adds	r4, #1
 8008814:	9304      	str	r3, [sp, #16]
 8008816:	f814 1b01 	ldrb.w	r1, [r4], #1
 800881a:	4829      	ldr	r0, [pc, #164]	@ (80088c0 <_vfiprintf_r+0x220>)
 800881c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8008820:	2206      	movs	r2, #6
 8008822:	f7f7 fcd5 	bl	80001d0 <memchr>
 8008826:	2800      	cmp	r0, #0
 8008828:	d03f      	beq.n	80088aa <_vfiprintf_r+0x20a>
 800882a:	4b26      	ldr	r3, [pc, #152]	@ (80088c4 <_vfiprintf_r+0x224>)
 800882c:	bb1b      	cbnz	r3, 8008876 <_vfiprintf_r+0x1d6>
 800882e:	9b03      	ldr	r3, [sp, #12]
 8008830:	3307      	adds	r3, #7
 8008832:	f023 0307 	bic.w	r3, r3, #7
 8008836:	3308      	adds	r3, #8
 8008838:	9303      	str	r3, [sp, #12]
 800883a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800883c:	443b      	add	r3, r7
 800883e:	9309      	str	r3, [sp, #36]	@ 0x24
 8008840:	e76a      	b.n	8008718 <_vfiprintf_r+0x78>
 8008842:	fb0c 3202 	mla	r2, ip, r2, r3
 8008846:	460c      	mov	r4, r1
 8008848:	2001      	movs	r0, #1
 800884a:	e7a8      	b.n	800879e <_vfiprintf_r+0xfe>
 800884c:	2300      	movs	r3, #0
 800884e:	3401      	adds	r4, #1
 8008850:	9305      	str	r3, [sp, #20]
 8008852:	4619      	mov	r1, r3
 8008854:	f04f 0c0a 	mov.w	ip, #10
 8008858:	4620      	mov	r0, r4
 800885a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800885e:	3a30      	subs	r2, #48	@ 0x30
 8008860:	2a09      	cmp	r2, #9
 8008862:	d903      	bls.n	800886c <_vfiprintf_r+0x1cc>
 8008864:	2b00      	cmp	r3, #0
 8008866:	d0c6      	beq.n	80087f6 <_vfiprintf_r+0x156>
 8008868:	9105      	str	r1, [sp, #20]
 800886a:	e7c4      	b.n	80087f6 <_vfiprintf_r+0x156>
 800886c:	fb0c 2101 	mla	r1, ip, r1, r2
 8008870:	4604      	mov	r4, r0
 8008872:	2301      	movs	r3, #1
 8008874:	e7f0      	b.n	8008858 <_vfiprintf_r+0x1b8>
 8008876:	ab03      	add	r3, sp, #12
 8008878:	9300      	str	r3, [sp, #0]
 800887a:	462a      	mov	r2, r5
 800887c:	4b12      	ldr	r3, [pc, #72]	@ (80088c8 <_vfiprintf_r+0x228>)
 800887e:	a904      	add	r1, sp, #16
 8008880:	4630      	mov	r0, r6
 8008882:	f7fd fc43 	bl	800610c <_printf_float>
 8008886:	4607      	mov	r7, r0
 8008888:	1c78      	adds	r0, r7, #1
 800888a:	d1d6      	bne.n	800883a <_vfiprintf_r+0x19a>
 800888c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800888e:	07d9      	lsls	r1, r3, #31
 8008890:	d405      	bmi.n	800889e <_vfiprintf_r+0x1fe>
 8008892:	89ab      	ldrh	r3, [r5, #12]
 8008894:	059a      	lsls	r2, r3, #22
 8008896:	d402      	bmi.n	800889e <_vfiprintf_r+0x1fe>
 8008898:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800889a:	f7fe faab 	bl	8006df4 <__retarget_lock_release_recursive>
 800889e:	89ab      	ldrh	r3, [r5, #12]
 80088a0:	065b      	lsls	r3, r3, #25
 80088a2:	f53f af1f 	bmi.w	80086e4 <_vfiprintf_r+0x44>
 80088a6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80088a8:	e71e      	b.n	80086e8 <_vfiprintf_r+0x48>
 80088aa:	ab03      	add	r3, sp, #12
 80088ac:	9300      	str	r3, [sp, #0]
 80088ae:	462a      	mov	r2, r5
 80088b0:	4b05      	ldr	r3, [pc, #20]	@ (80088c8 <_vfiprintf_r+0x228>)
 80088b2:	a904      	add	r1, sp, #16
 80088b4:	4630      	mov	r0, r6
 80088b6:	f7fd fec1 	bl	800663c <_printf_i>
 80088ba:	e7e4      	b.n	8008886 <_vfiprintf_r+0x1e6>
 80088bc:	08010c86 	.word	0x08010c86
 80088c0:	08010c90 	.word	0x08010c90
 80088c4:	0800610d 	.word	0x0800610d
 80088c8:	0800867b 	.word	0x0800867b
 80088cc:	08010c8c 	.word	0x08010c8c

080088d0 <__sflush_r>:
 80088d0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80088d4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80088d8:	0716      	lsls	r6, r2, #28
 80088da:	4605      	mov	r5, r0
 80088dc:	460c      	mov	r4, r1
 80088de:	d454      	bmi.n	800898a <__sflush_r+0xba>
 80088e0:	684b      	ldr	r3, [r1, #4]
 80088e2:	2b00      	cmp	r3, #0
 80088e4:	dc02      	bgt.n	80088ec <__sflush_r+0x1c>
 80088e6:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80088e8:	2b00      	cmp	r3, #0
 80088ea:	dd48      	ble.n	800897e <__sflush_r+0xae>
 80088ec:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80088ee:	2e00      	cmp	r6, #0
 80088f0:	d045      	beq.n	800897e <__sflush_r+0xae>
 80088f2:	2300      	movs	r3, #0
 80088f4:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80088f8:	682f      	ldr	r7, [r5, #0]
 80088fa:	6a21      	ldr	r1, [r4, #32]
 80088fc:	602b      	str	r3, [r5, #0]
 80088fe:	d030      	beq.n	8008962 <__sflush_r+0x92>
 8008900:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8008902:	89a3      	ldrh	r3, [r4, #12]
 8008904:	0759      	lsls	r1, r3, #29
 8008906:	d505      	bpl.n	8008914 <__sflush_r+0x44>
 8008908:	6863      	ldr	r3, [r4, #4]
 800890a:	1ad2      	subs	r2, r2, r3
 800890c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800890e:	b10b      	cbz	r3, 8008914 <__sflush_r+0x44>
 8008910:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8008912:	1ad2      	subs	r2, r2, r3
 8008914:	2300      	movs	r3, #0
 8008916:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8008918:	6a21      	ldr	r1, [r4, #32]
 800891a:	4628      	mov	r0, r5
 800891c:	47b0      	blx	r6
 800891e:	1c43      	adds	r3, r0, #1
 8008920:	89a3      	ldrh	r3, [r4, #12]
 8008922:	d106      	bne.n	8008932 <__sflush_r+0x62>
 8008924:	6829      	ldr	r1, [r5, #0]
 8008926:	291d      	cmp	r1, #29
 8008928:	d82b      	bhi.n	8008982 <__sflush_r+0xb2>
 800892a:	4a2a      	ldr	r2, [pc, #168]	@ (80089d4 <__sflush_r+0x104>)
 800892c:	40ca      	lsrs	r2, r1
 800892e:	07d6      	lsls	r6, r2, #31
 8008930:	d527      	bpl.n	8008982 <__sflush_r+0xb2>
 8008932:	2200      	movs	r2, #0
 8008934:	6062      	str	r2, [r4, #4]
 8008936:	04d9      	lsls	r1, r3, #19
 8008938:	6922      	ldr	r2, [r4, #16]
 800893a:	6022      	str	r2, [r4, #0]
 800893c:	d504      	bpl.n	8008948 <__sflush_r+0x78>
 800893e:	1c42      	adds	r2, r0, #1
 8008940:	d101      	bne.n	8008946 <__sflush_r+0x76>
 8008942:	682b      	ldr	r3, [r5, #0]
 8008944:	b903      	cbnz	r3, 8008948 <__sflush_r+0x78>
 8008946:	6560      	str	r0, [r4, #84]	@ 0x54
 8008948:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800894a:	602f      	str	r7, [r5, #0]
 800894c:	b1b9      	cbz	r1, 800897e <__sflush_r+0xae>
 800894e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8008952:	4299      	cmp	r1, r3
 8008954:	d002      	beq.n	800895c <__sflush_r+0x8c>
 8008956:	4628      	mov	r0, r5
 8008958:	f7ff f8a6 	bl	8007aa8 <_free_r>
 800895c:	2300      	movs	r3, #0
 800895e:	6363      	str	r3, [r4, #52]	@ 0x34
 8008960:	e00d      	b.n	800897e <__sflush_r+0xae>
 8008962:	2301      	movs	r3, #1
 8008964:	4628      	mov	r0, r5
 8008966:	47b0      	blx	r6
 8008968:	4602      	mov	r2, r0
 800896a:	1c50      	adds	r0, r2, #1
 800896c:	d1c9      	bne.n	8008902 <__sflush_r+0x32>
 800896e:	682b      	ldr	r3, [r5, #0]
 8008970:	2b00      	cmp	r3, #0
 8008972:	d0c6      	beq.n	8008902 <__sflush_r+0x32>
 8008974:	2b1d      	cmp	r3, #29
 8008976:	d001      	beq.n	800897c <__sflush_r+0xac>
 8008978:	2b16      	cmp	r3, #22
 800897a:	d11e      	bne.n	80089ba <__sflush_r+0xea>
 800897c:	602f      	str	r7, [r5, #0]
 800897e:	2000      	movs	r0, #0
 8008980:	e022      	b.n	80089c8 <__sflush_r+0xf8>
 8008982:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008986:	b21b      	sxth	r3, r3
 8008988:	e01b      	b.n	80089c2 <__sflush_r+0xf2>
 800898a:	690f      	ldr	r7, [r1, #16]
 800898c:	2f00      	cmp	r7, #0
 800898e:	d0f6      	beq.n	800897e <__sflush_r+0xae>
 8008990:	0793      	lsls	r3, r2, #30
 8008992:	680e      	ldr	r6, [r1, #0]
 8008994:	bf08      	it	eq
 8008996:	694b      	ldreq	r3, [r1, #20]
 8008998:	600f      	str	r7, [r1, #0]
 800899a:	bf18      	it	ne
 800899c:	2300      	movne	r3, #0
 800899e:	eba6 0807 	sub.w	r8, r6, r7
 80089a2:	608b      	str	r3, [r1, #8]
 80089a4:	f1b8 0f00 	cmp.w	r8, #0
 80089a8:	dde9      	ble.n	800897e <__sflush_r+0xae>
 80089aa:	6a21      	ldr	r1, [r4, #32]
 80089ac:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 80089ae:	4643      	mov	r3, r8
 80089b0:	463a      	mov	r2, r7
 80089b2:	4628      	mov	r0, r5
 80089b4:	47b0      	blx	r6
 80089b6:	2800      	cmp	r0, #0
 80089b8:	dc08      	bgt.n	80089cc <__sflush_r+0xfc>
 80089ba:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80089be:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80089c2:	81a3      	strh	r3, [r4, #12]
 80089c4:	f04f 30ff 	mov.w	r0, #4294967295
 80089c8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80089cc:	4407      	add	r7, r0
 80089ce:	eba8 0800 	sub.w	r8, r8, r0
 80089d2:	e7e7      	b.n	80089a4 <__sflush_r+0xd4>
 80089d4:	20400001 	.word	0x20400001

080089d8 <_fflush_r>:
 80089d8:	b538      	push	{r3, r4, r5, lr}
 80089da:	690b      	ldr	r3, [r1, #16]
 80089dc:	4605      	mov	r5, r0
 80089de:	460c      	mov	r4, r1
 80089e0:	b913      	cbnz	r3, 80089e8 <_fflush_r+0x10>
 80089e2:	2500      	movs	r5, #0
 80089e4:	4628      	mov	r0, r5
 80089e6:	bd38      	pop	{r3, r4, r5, pc}
 80089e8:	b118      	cbz	r0, 80089f2 <_fflush_r+0x1a>
 80089ea:	6a03      	ldr	r3, [r0, #32]
 80089ec:	b90b      	cbnz	r3, 80089f2 <_fflush_r+0x1a>
 80089ee:	f7fd ffcf 	bl	8006990 <__sinit>
 80089f2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80089f6:	2b00      	cmp	r3, #0
 80089f8:	d0f3      	beq.n	80089e2 <_fflush_r+0xa>
 80089fa:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80089fc:	07d0      	lsls	r0, r2, #31
 80089fe:	d404      	bmi.n	8008a0a <_fflush_r+0x32>
 8008a00:	0599      	lsls	r1, r3, #22
 8008a02:	d402      	bmi.n	8008a0a <_fflush_r+0x32>
 8008a04:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008a06:	f7fe f9f4 	bl	8006df2 <__retarget_lock_acquire_recursive>
 8008a0a:	4628      	mov	r0, r5
 8008a0c:	4621      	mov	r1, r4
 8008a0e:	f7ff ff5f 	bl	80088d0 <__sflush_r>
 8008a12:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8008a14:	07da      	lsls	r2, r3, #31
 8008a16:	4605      	mov	r5, r0
 8008a18:	d4e4      	bmi.n	80089e4 <_fflush_r+0xc>
 8008a1a:	89a3      	ldrh	r3, [r4, #12]
 8008a1c:	059b      	lsls	r3, r3, #22
 8008a1e:	d4e1      	bmi.n	80089e4 <_fflush_r+0xc>
 8008a20:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008a22:	f7fe f9e7 	bl	8006df4 <__retarget_lock_release_recursive>
 8008a26:	e7dd      	b.n	80089e4 <_fflush_r+0xc>

08008a28 <__swhatbuf_r>:
 8008a28:	b570      	push	{r4, r5, r6, lr}
 8008a2a:	460c      	mov	r4, r1
 8008a2c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008a30:	2900      	cmp	r1, #0
 8008a32:	b096      	sub	sp, #88	@ 0x58
 8008a34:	4615      	mov	r5, r2
 8008a36:	461e      	mov	r6, r3
 8008a38:	da0d      	bge.n	8008a56 <__swhatbuf_r+0x2e>
 8008a3a:	89a3      	ldrh	r3, [r4, #12]
 8008a3c:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8008a40:	f04f 0100 	mov.w	r1, #0
 8008a44:	bf14      	ite	ne
 8008a46:	2340      	movne	r3, #64	@ 0x40
 8008a48:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8008a4c:	2000      	movs	r0, #0
 8008a4e:	6031      	str	r1, [r6, #0]
 8008a50:	602b      	str	r3, [r5, #0]
 8008a52:	b016      	add	sp, #88	@ 0x58
 8008a54:	bd70      	pop	{r4, r5, r6, pc}
 8008a56:	466a      	mov	r2, sp
 8008a58:	f000 f862 	bl	8008b20 <_fstat_r>
 8008a5c:	2800      	cmp	r0, #0
 8008a5e:	dbec      	blt.n	8008a3a <__swhatbuf_r+0x12>
 8008a60:	9901      	ldr	r1, [sp, #4]
 8008a62:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8008a66:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8008a6a:	4259      	negs	r1, r3
 8008a6c:	4159      	adcs	r1, r3
 8008a6e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8008a72:	e7eb      	b.n	8008a4c <__swhatbuf_r+0x24>

08008a74 <__smakebuf_r>:
 8008a74:	898b      	ldrh	r3, [r1, #12]
 8008a76:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008a78:	079d      	lsls	r5, r3, #30
 8008a7a:	4606      	mov	r6, r0
 8008a7c:	460c      	mov	r4, r1
 8008a7e:	d507      	bpl.n	8008a90 <__smakebuf_r+0x1c>
 8008a80:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8008a84:	6023      	str	r3, [r4, #0]
 8008a86:	6123      	str	r3, [r4, #16]
 8008a88:	2301      	movs	r3, #1
 8008a8a:	6163      	str	r3, [r4, #20]
 8008a8c:	b003      	add	sp, #12
 8008a8e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008a90:	ab01      	add	r3, sp, #4
 8008a92:	466a      	mov	r2, sp
 8008a94:	f7ff ffc8 	bl	8008a28 <__swhatbuf_r>
 8008a98:	9f00      	ldr	r7, [sp, #0]
 8008a9a:	4605      	mov	r5, r0
 8008a9c:	4639      	mov	r1, r7
 8008a9e:	4630      	mov	r0, r6
 8008aa0:	f7ff f876 	bl	8007b90 <_malloc_r>
 8008aa4:	b948      	cbnz	r0, 8008aba <__smakebuf_r+0x46>
 8008aa6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008aaa:	059a      	lsls	r2, r3, #22
 8008aac:	d4ee      	bmi.n	8008a8c <__smakebuf_r+0x18>
 8008aae:	f023 0303 	bic.w	r3, r3, #3
 8008ab2:	f043 0302 	orr.w	r3, r3, #2
 8008ab6:	81a3      	strh	r3, [r4, #12]
 8008ab8:	e7e2      	b.n	8008a80 <__smakebuf_r+0xc>
 8008aba:	89a3      	ldrh	r3, [r4, #12]
 8008abc:	6020      	str	r0, [r4, #0]
 8008abe:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008ac2:	81a3      	strh	r3, [r4, #12]
 8008ac4:	9b01      	ldr	r3, [sp, #4]
 8008ac6:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8008aca:	b15b      	cbz	r3, 8008ae4 <__smakebuf_r+0x70>
 8008acc:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008ad0:	4630      	mov	r0, r6
 8008ad2:	f000 f837 	bl	8008b44 <_isatty_r>
 8008ad6:	b128      	cbz	r0, 8008ae4 <__smakebuf_r+0x70>
 8008ad8:	89a3      	ldrh	r3, [r4, #12]
 8008ada:	f023 0303 	bic.w	r3, r3, #3
 8008ade:	f043 0301 	orr.w	r3, r3, #1
 8008ae2:	81a3      	strh	r3, [r4, #12]
 8008ae4:	89a3      	ldrh	r3, [r4, #12]
 8008ae6:	431d      	orrs	r5, r3
 8008ae8:	81a5      	strh	r5, [r4, #12]
 8008aea:	e7cf      	b.n	8008a8c <__smakebuf_r+0x18>

08008aec <memmove>:
 8008aec:	4288      	cmp	r0, r1
 8008aee:	b510      	push	{r4, lr}
 8008af0:	eb01 0402 	add.w	r4, r1, r2
 8008af4:	d902      	bls.n	8008afc <memmove+0x10>
 8008af6:	4284      	cmp	r4, r0
 8008af8:	4623      	mov	r3, r4
 8008afa:	d807      	bhi.n	8008b0c <memmove+0x20>
 8008afc:	1e43      	subs	r3, r0, #1
 8008afe:	42a1      	cmp	r1, r4
 8008b00:	d008      	beq.n	8008b14 <memmove+0x28>
 8008b02:	f811 2b01 	ldrb.w	r2, [r1], #1
 8008b06:	f803 2f01 	strb.w	r2, [r3, #1]!
 8008b0a:	e7f8      	b.n	8008afe <memmove+0x12>
 8008b0c:	4402      	add	r2, r0
 8008b0e:	4601      	mov	r1, r0
 8008b10:	428a      	cmp	r2, r1
 8008b12:	d100      	bne.n	8008b16 <memmove+0x2a>
 8008b14:	bd10      	pop	{r4, pc}
 8008b16:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8008b1a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8008b1e:	e7f7      	b.n	8008b10 <memmove+0x24>

08008b20 <_fstat_r>:
 8008b20:	b538      	push	{r3, r4, r5, lr}
 8008b22:	4d07      	ldr	r5, [pc, #28]	@ (8008b40 <_fstat_r+0x20>)
 8008b24:	2300      	movs	r3, #0
 8008b26:	4604      	mov	r4, r0
 8008b28:	4608      	mov	r0, r1
 8008b2a:	4611      	mov	r1, r2
 8008b2c:	602b      	str	r3, [r5, #0]
 8008b2e:	f7f9 fb81 	bl	8002234 <_fstat>
 8008b32:	1c43      	adds	r3, r0, #1
 8008b34:	d102      	bne.n	8008b3c <_fstat_r+0x1c>
 8008b36:	682b      	ldr	r3, [r5, #0]
 8008b38:	b103      	cbz	r3, 8008b3c <_fstat_r+0x1c>
 8008b3a:	6023      	str	r3, [r4, #0]
 8008b3c:	bd38      	pop	{r3, r4, r5, pc}
 8008b3e:	bf00      	nop
 8008b40:	20000514 	.word	0x20000514

08008b44 <_isatty_r>:
 8008b44:	b538      	push	{r3, r4, r5, lr}
 8008b46:	4d06      	ldr	r5, [pc, #24]	@ (8008b60 <_isatty_r+0x1c>)
 8008b48:	2300      	movs	r3, #0
 8008b4a:	4604      	mov	r4, r0
 8008b4c:	4608      	mov	r0, r1
 8008b4e:	602b      	str	r3, [r5, #0]
 8008b50:	f7f9 fb80 	bl	8002254 <_isatty>
 8008b54:	1c43      	adds	r3, r0, #1
 8008b56:	d102      	bne.n	8008b5e <_isatty_r+0x1a>
 8008b58:	682b      	ldr	r3, [r5, #0]
 8008b5a:	b103      	cbz	r3, 8008b5e <_isatty_r+0x1a>
 8008b5c:	6023      	str	r3, [r4, #0]
 8008b5e:	bd38      	pop	{r3, r4, r5, pc}
 8008b60:	20000514 	.word	0x20000514

08008b64 <_sbrk_r>:
 8008b64:	b538      	push	{r3, r4, r5, lr}
 8008b66:	4d06      	ldr	r5, [pc, #24]	@ (8008b80 <_sbrk_r+0x1c>)
 8008b68:	2300      	movs	r3, #0
 8008b6a:	4604      	mov	r4, r0
 8008b6c:	4608      	mov	r0, r1
 8008b6e:	602b      	str	r3, [r5, #0]
 8008b70:	f7f9 fb88 	bl	8002284 <_sbrk>
 8008b74:	1c43      	adds	r3, r0, #1
 8008b76:	d102      	bne.n	8008b7e <_sbrk_r+0x1a>
 8008b78:	682b      	ldr	r3, [r5, #0]
 8008b7a:	b103      	cbz	r3, 8008b7e <_sbrk_r+0x1a>
 8008b7c:	6023      	str	r3, [r4, #0]
 8008b7e:	bd38      	pop	{r3, r4, r5, pc}
 8008b80:	20000514 	.word	0x20000514

08008b84 <memcpy>:
 8008b84:	440a      	add	r2, r1
 8008b86:	4291      	cmp	r1, r2
 8008b88:	f100 33ff 	add.w	r3, r0, #4294967295
 8008b8c:	d100      	bne.n	8008b90 <memcpy+0xc>
 8008b8e:	4770      	bx	lr
 8008b90:	b510      	push	{r4, lr}
 8008b92:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008b96:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008b9a:	4291      	cmp	r1, r2
 8008b9c:	d1f9      	bne.n	8008b92 <memcpy+0xe>
 8008b9e:	bd10      	pop	{r4, pc}

08008ba0 <__assert_func>:
 8008ba0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8008ba2:	4614      	mov	r4, r2
 8008ba4:	461a      	mov	r2, r3
 8008ba6:	4b09      	ldr	r3, [pc, #36]	@ (8008bcc <__assert_func+0x2c>)
 8008ba8:	681b      	ldr	r3, [r3, #0]
 8008baa:	4605      	mov	r5, r0
 8008bac:	68d8      	ldr	r0, [r3, #12]
 8008bae:	b14c      	cbz	r4, 8008bc4 <__assert_func+0x24>
 8008bb0:	4b07      	ldr	r3, [pc, #28]	@ (8008bd0 <__assert_func+0x30>)
 8008bb2:	9100      	str	r1, [sp, #0]
 8008bb4:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8008bb8:	4906      	ldr	r1, [pc, #24]	@ (8008bd4 <__assert_func+0x34>)
 8008bba:	462b      	mov	r3, r5
 8008bbc:	f000 f870 	bl	8008ca0 <fiprintf>
 8008bc0:	f000 f880 	bl	8008cc4 <abort>
 8008bc4:	4b04      	ldr	r3, [pc, #16]	@ (8008bd8 <__assert_func+0x38>)
 8008bc6:	461c      	mov	r4, r3
 8008bc8:	e7f3      	b.n	8008bb2 <__assert_func+0x12>
 8008bca:	bf00      	nop
 8008bcc:	20000024 	.word	0x20000024
 8008bd0:	08010ca1 	.word	0x08010ca1
 8008bd4:	08010cae 	.word	0x08010cae
 8008bd8:	08010cdc 	.word	0x08010cdc

08008bdc <_calloc_r>:
 8008bdc:	b570      	push	{r4, r5, r6, lr}
 8008bde:	fba1 5402 	umull	r5, r4, r1, r2
 8008be2:	b934      	cbnz	r4, 8008bf2 <_calloc_r+0x16>
 8008be4:	4629      	mov	r1, r5
 8008be6:	f7fe ffd3 	bl	8007b90 <_malloc_r>
 8008bea:	4606      	mov	r6, r0
 8008bec:	b928      	cbnz	r0, 8008bfa <_calloc_r+0x1e>
 8008bee:	4630      	mov	r0, r6
 8008bf0:	bd70      	pop	{r4, r5, r6, pc}
 8008bf2:	220c      	movs	r2, #12
 8008bf4:	6002      	str	r2, [r0, #0]
 8008bf6:	2600      	movs	r6, #0
 8008bf8:	e7f9      	b.n	8008bee <_calloc_r+0x12>
 8008bfa:	462a      	mov	r2, r5
 8008bfc:	4621      	mov	r1, r4
 8008bfe:	f7fe f87b 	bl	8006cf8 <memset>
 8008c02:	e7f4      	b.n	8008bee <_calloc_r+0x12>

08008c04 <__ascii_mbtowc>:
 8008c04:	b082      	sub	sp, #8
 8008c06:	b901      	cbnz	r1, 8008c0a <__ascii_mbtowc+0x6>
 8008c08:	a901      	add	r1, sp, #4
 8008c0a:	b142      	cbz	r2, 8008c1e <__ascii_mbtowc+0x1a>
 8008c0c:	b14b      	cbz	r3, 8008c22 <__ascii_mbtowc+0x1e>
 8008c0e:	7813      	ldrb	r3, [r2, #0]
 8008c10:	600b      	str	r3, [r1, #0]
 8008c12:	7812      	ldrb	r2, [r2, #0]
 8008c14:	1e10      	subs	r0, r2, #0
 8008c16:	bf18      	it	ne
 8008c18:	2001      	movne	r0, #1
 8008c1a:	b002      	add	sp, #8
 8008c1c:	4770      	bx	lr
 8008c1e:	4610      	mov	r0, r2
 8008c20:	e7fb      	b.n	8008c1a <__ascii_mbtowc+0x16>
 8008c22:	f06f 0001 	mvn.w	r0, #1
 8008c26:	e7f8      	b.n	8008c1a <__ascii_mbtowc+0x16>

08008c28 <_realloc_r>:
 8008c28:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008c2c:	4607      	mov	r7, r0
 8008c2e:	4614      	mov	r4, r2
 8008c30:	460d      	mov	r5, r1
 8008c32:	b921      	cbnz	r1, 8008c3e <_realloc_r+0x16>
 8008c34:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008c38:	4611      	mov	r1, r2
 8008c3a:	f7fe bfa9 	b.w	8007b90 <_malloc_r>
 8008c3e:	b92a      	cbnz	r2, 8008c4c <_realloc_r+0x24>
 8008c40:	f7fe ff32 	bl	8007aa8 <_free_r>
 8008c44:	4625      	mov	r5, r4
 8008c46:	4628      	mov	r0, r5
 8008c48:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008c4c:	f000 f841 	bl	8008cd2 <_malloc_usable_size_r>
 8008c50:	4284      	cmp	r4, r0
 8008c52:	4606      	mov	r6, r0
 8008c54:	d802      	bhi.n	8008c5c <_realloc_r+0x34>
 8008c56:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8008c5a:	d8f4      	bhi.n	8008c46 <_realloc_r+0x1e>
 8008c5c:	4621      	mov	r1, r4
 8008c5e:	4638      	mov	r0, r7
 8008c60:	f7fe ff96 	bl	8007b90 <_malloc_r>
 8008c64:	4680      	mov	r8, r0
 8008c66:	b908      	cbnz	r0, 8008c6c <_realloc_r+0x44>
 8008c68:	4645      	mov	r5, r8
 8008c6a:	e7ec      	b.n	8008c46 <_realloc_r+0x1e>
 8008c6c:	42b4      	cmp	r4, r6
 8008c6e:	4622      	mov	r2, r4
 8008c70:	4629      	mov	r1, r5
 8008c72:	bf28      	it	cs
 8008c74:	4632      	movcs	r2, r6
 8008c76:	f7ff ff85 	bl	8008b84 <memcpy>
 8008c7a:	4629      	mov	r1, r5
 8008c7c:	4638      	mov	r0, r7
 8008c7e:	f7fe ff13 	bl	8007aa8 <_free_r>
 8008c82:	e7f1      	b.n	8008c68 <_realloc_r+0x40>

08008c84 <__ascii_wctomb>:
 8008c84:	4603      	mov	r3, r0
 8008c86:	4608      	mov	r0, r1
 8008c88:	b141      	cbz	r1, 8008c9c <__ascii_wctomb+0x18>
 8008c8a:	2aff      	cmp	r2, #255	@ 0xff
 8008c8c:	d904      	bls.n	8008c98 <__ascii_wctomb+0x14>
 8008c8e:	228a      	movs	r2, #138	@ 0x8a
 8008c90:	601a      	str	r2, [r3, #0]
 8008c92:	f04f 30ff 	mov.w	r0, #4294967295
 8008c96:	4770      	bx	lr
 8008c98:	700a      	strb	r2, [r1, #0]
 8008c9a:	2001      	movs	r0, #1
 8008c9c:	4770      	bx	lr
	...

08008ca0 <fiprintf>:
 8008ca0:	b40e      	push	{r1, r2, r3}
 8008ca2:	b503      	push	{r0, r1, lr}
 8008ca4:	4601      	mov	r1, r0
 8008ca6:	ab03      	add	r3, sp, #12
 8008ca8:	4805      	ldr	r0, [pc, #20]	@ (8008cc0 <fiprintf+0x20>)
 8008caa:	f853 2b04 	ldr.w	r2, [r3], #4
 8008cae:	6800      	ldr	r0, [r0, #0]
 8008cb0:	9301      	str	r3, [sp, #4]
 8008cb2:	f7ff fcf5 	bl	80086a0 <_vfiprintf_r>
 8008cb6:	b002      	add	sp, #8
 8008cb8:	f85d eb04 	ldr.w	lr, [sp], #4
 8008cbc:	b003      	add	sp, #12
 8008cbe:	4770      	bx	lr
 8008cc0:	20000024 	.word	0x20000024

08008cc4 <abort>:
 8008cc4:	b508      	push	{r3, lr}
 8008cc6:	2006      	movs	r0, #6
 8008cc8:	f000 f834 	bl	8008d34 <raise>
 8008ccc:	2001      	movs	r0, #1
 8008cce:	f7f9 fa61 	bl	8002194 <_exit>

08008cd2 <_malloc_usable_size_r>:
 8008cd2:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008cd6:	1f18      	subs	r0, r3, #4
 8008cd8:	2b00      	cmp	r3, #0
 8008cda:	bfbc      	itt	lt
 8008cdc:	580b      	ldrlt	r3, [r1, r0]
 8008cde:	18c0      	addlt	r0, r0, r3
 8008ce0:	4770      	bx	lr

08008ce2 <_raise_r>:
 8008ce2:	291f      	cmp	r1, #31
 8008ce4:	b538      	push	{r3, r4, r5, lr}
 8008ce6:	4605      	mov	r5, r0
 8008ce8:	460c      	mov	r4, r1
 8008cea:	d904      	bls.n	8008cf6 <_raise_r+0x14>
 8008cec:	2316      	movs	r3, #22
 8008cee:	6003      	str	r3, [r0, #0]
 8008cf0:	f04f 30ff 	mov.w	r0, #4294967295
 8008cf4:	bd38      	pop	{r3, r4, r5, pc}
 8008cf6:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8008cf8:	b112      	cbz	r2, 8008d00 <_raise_r+0x1e>
 8008cfa:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8008cfe:	b94b      	cbnz	r3, 8008d14 <_raise_r+0x32>
 8008d00:	4628      	mov	r0, r5
 8008d02:	f000 f831 	bl	8008d68 <_getpid_r>
 8008d06:	4622      	mov	r2, r4
 8008d08:	4601      	mov	r1, r0
 8008d0a:	4628      	mov	r0, r5
 8008d0c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008d10:	f000 b818 	b.w	8008d44 <_kill_r>
 8008d14:	2b01      	cmp	r3, #1
 8008d16:	d00a      	beq.n	8008d2e <_raise_r+0x4c>
 8008d18:	1c59      	adds	r1, r3, #1
 8008d1a:	d103      	bne.n	8008d24 <_raise_r+0x42>
 8008d1c:	2316      	movs	r3, #22
 8008d1e:	6003      	str	r3, [r0, #0]
 8008d20:	2001      	movs	r0, #1
 8008d22:	e7e7      	b.n	8008cf4 <_raise_r+0x12>
 8008d24:	2100      	movs	r1, #0
 8008d26:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8008d2a:	4620      	mov	r0, r4
 8008d2c:	4798      	blx	r3
 8008d2e:	2000      	movs	r0, #0
 8008d30:	e7e0      	b.n	8008cf4 <_raise_r+0x12>
	...

08008d34 <raise>:
 8008d34:	4b02      	ldr	r3, [pc, #8]	@ (8008d40 <raise+0xc>)
 8008d36:	4601      	mov	r1, r0
 8008d38:	6818      	ldr	r0, [r3, #0]
 8008d3a:	f7ff bfd2 	b.w	8008ce2 <_raise_r>
 8008d3e:	bf00      	nop
 8008d40:	20000024 	.word	0x20000024

08008d44 <_kill_r>:
 8008d44:	b538      	push	{r3, r4, r5, lr}
 8008d46:	4d07      	ldr	r5, [pc, #28]	@ (8008d64 <_kill_r+0x20>)
 8008d48:	2300      	movs	r3, #0
 8008d4a:	4604      	mov	r4, r0
 8008d4c:	4608      	mov	r0, r1
 8008d4e:	4611      	mov	r1, r2
 8008d50:	602b      	str	r3, [r5, #0]
 8008d52:	f7f9 fa0f 	bl	8002174 <_kill>
 8008d56:	1c43      	adds	r3, r0, #1
 8008d58:	d102      	bne.n	8008d60 <_kill_r+0x1c>
 8008d5a:	682b      	ldr	r3, [r5, #0]
 8008d5c:	b103      	cbz	r3, 8008d60 <_kill_r+0x1c>
 8008d5e:	6023      	str	r3, [r4, #0]
 8008d60:	bd38      	pop	{r3, r4, r5, pc}
 8008d62:	bf00      	nop
 8008d64:	20000514 	.word	0x20000514

08008d68 <_getpid_r>:
 8008d68:	f7f9 b9fc 	b.w	8002164 <_getpid>
 8008d6c:	0000      	movs	r0, r0
	...

08008d70 <cos>:
 8008d70:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8008d72:	ec53 2b10 	vmov	r2, r3, d0
 8008d76:	4826      	ldr	r0, [pc, #152]	@ (8008e10 <cos+0xa0>)
 8008d78:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8008d7c:	4281      	cmp	r1, r0
 8008d7e:	d806      	bhi.n	8008d8e <cos+0x1e>
 8008d80:	ed9f 1b21 	vldr	d1, [pc, #132]	@ 8008e08 <cos+0x98>
 8008d84:	b005      	add	sp, #20
 8008d86:	f85d eb04 	ldr.w	lr, [sp], #4
 8008d8a:	f000 b899 	b.w	8008ec0 <__kernel_cos>
 8008d8e:	4821      	ldr	r0, [pc, #132]	@ (8008e14 <cos+0xa4>)
 8008d90:	4281      	cmp	r1, r0
 8008d92:	d908      	bls.n	8008da6 <cos+0x36>
 8008d94:	4610      	mov	r0, r2
 8008d96:	4619      	mov	r1, r3
 8008d98:	f7f7 fa76 	bl	8000288 <__aeabi_dsub>
 8008d9c:	ec41 0b10 	vmov	d0, r0, r1
 8008da0:	b005      	add	sp, #20
 8008da2:	f85d fb04 	ldr.w	pc, [sp], #4
 8008da6:	4668      	mov	r0, sp
 8008da8:	f000 fa0e 	bl	80091c8 <__ieee754_rem_pio2>
 8008dac:	f000 0003 	and.w	r0, r0, #3
 8008db0:	2801      	cmp	r0, #1
 8008db2:	d00b      	beq.n	8008dcc <cos+0x5c>
 8008db4:	2802      	cmp	r0, #2
 8008db6:	d015      	beq.n	8008de4 <cos+0x74>
 8008db8:	b9d8      	cbnz	r0, 8008df2 <cos+0x82>
 8008dba:	ed9d 1b02 	vldr	d1, [sp, #8]
 8008dbe:	ed9d 0b00 	vldr	d0, [sp]
 8008dc2:	f000 f87d 	bl	8008ec0 <__kernel_cos>
 8008dc6:	ec51 0b10 	vmov	r0, r1, d0
 8008dca:	e7e7      	b.n	8008d9c <cos+0x2c>
 8008dcc:	ed9d 1b02 	vldr	d1, [sp, #8]
 8008dd0:	ed9d 0b00 	vldr	d0, [sp]
 8008dd4:	f000 f93c 	bl	8009050 <__kernel_sin>
 8008dd8:	ec53 2b10 	vmov	r2, r3, d0
 8008ddc:	4610      	mov	r0, r2
 8008dde:	f103 4100 	add.w	r1, r3, #2147483648	@ 0x80000000
 8008de2:	e7db      	b.n	8008d9c <cos+0x2c>
 8008de4:	ed9d 1b02 	vldr	d1, [sp, #8]
 8008de8:	ed9d 0b00 	vldr	d0, [sp]
 8008dec:	f000 f868 	bl	8008ec0 <__kernel_cos>
 8008df0:	e7f2      	b.n	8008dd8 <cos+0x68>
 8008df2:	ed9d 1b02 	vldr	d1, [sp, #8]
 8008df6:	ed9d 0b00 	vldr	d0, [sp]
 8008dfa:	2001      	movs	r0, #1
 8008dfc:	f000 f928 	bl	8009050 <__kernel_sin>
 8008e00:	e7e1      	b.n	8008dc6 <cos+0x56>
 8008e02:	bf00      	nop
 8008e04:	f3af 8000 	nop.w
	...
 8008e10:	3fe921fb 	.word	0x3fe921fb
 8008e14:	7fefffff 	.word	0x7fefffff

08008e18 <sin>:
 8008e18:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8008e1a:	ec53 2b10 	vmov	r2, r3, d0
 8008e1e:	4826      	ldr	r0, [pc, #152]	@ (8008eb8 <sin+0xa0>)
 8008e20:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8008e24:	4281      	cmp	r1, r0
 8008e26:	d807      	bhi.n	8008e38 <sin+0x20>
 8008e28:	ed9f 1b21 	vldr	d1, [pc, #132]	@ 8008eb0 <sin+0x98>
 8008e2c:	2000      	movs	r0, #0
 8008e2e:	b005      	add	sp, #20
 8008e30:	f85d eb04 	ldr.w	lr, [sp], #4
 8008e34:	f000 b90c 	b.w	8009050 <__kernel_sin>
 8008e38:	4820      	ldr	r0, [pc, #128]	@ (8008ebc <sin+0xa4>)
 8008e3a:	4281      	cmp	r1, r0
 8008e3c:	d908      	bls.n	8008e50 <sin+0x38>
 8008e3e:	4610      	mov	r0, r2
 8008e40:	4619      	mov	r1, r3
 8008e42:	f7f7 fa21 	bl	8000288 <__aeabi_dsub>
 8008e46:	ec41 0b10 	vmov	d0, r0, r1
 8008e4a:	b005      	add	sp, #20
 8008e4c:	f85d fb04 	ldr.w	pc, [sp], #4
 8008e50:	4668      	mov	r0, sp
 8008e52:	f000 f9b9 	bl	80091c8 <__ieee754_rem_pio2>
 8008e56:	f000 0003 	and.w	r0, r0, #3
 8008e5a:	2801      	cmp	r0, #1
 8008e5c:	d00c      	beq.n	8008e78 <sin+0x60>
 8008e5e:	2802      	cmp	r0, #2
 8008e60:	d011      	beq.n	8008e86 <sin+0x6e>
 8008e62:	b9e8      	cbnz	r0, 8008ea0 <sin+0x88>
 8008e64:	ed9d 1b02 	vldr	d1, [sp, #8]
 8008e68:	ed9d 0b00 	vldr	d0, [sp]
 8008e6c:	2001      	movs	r0, #1
 8008e6e:	f000 f8ef 	bl	8009050 <__kernel_sin>
 8008e72:	ec51 0b10 	vmov	r0, r1, d0
 8008e76:	e7e6      	b.n	8008e46 <sin+0x2e>
 8008e78:	ed9d 1b02 	vldr	d1, [sp, #8]
 8008e7c:	ed9d 0b00 	vldr	d0, [sp]
 8008e80:	f000 f81e 	bl	8008ec0 <__kernel_cos>
 8008e84:	e7f5      	b.n	8008e72 <sin+0x5a>
 8008e86:	ed9d 1b02 	vldr	d1, [sp, #8]
 8008e8a:	ed9d 0b00 	vldr	d0, [sp]
 8008e8e:	2001      	movs	r0, #1
 8008e90:	f000 f8de 	bl	8009050 <__kernel_sin>
 8008e94:	ec53 2b10 	vmov	r2, r3, d0
 8008e98:	4610      	mov	r0, r2
 8008e9a:	f103 4100 	add.w	r1, r3, #2147483648	@ 0x80000000
 8008e9e:	e7d2      	b.n	8008e46 <sin+0x2e>
 8008ea0:	ed9d 1b02 	vldr	d1, [sp, #8]
 8008ea4:	ed9d 0b00 	vldr	d0, [sp]
 8008ea8:	f000 f80a 	bl	8008ec0 <__kernel_cos>
 8008eac:	e7f2      	b.n	8008e94 <sin+0x7c>
 8008eae:	bf00      	nop
	...
 8008eb8:	3fe921fb 	.word	0x3fe921fb
 8008ebc:	7fefffff 	.word	0x7fefffff

08008ec0 <__kernel_cos>:
 8008ec0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008ec4:	ec57 6b10 	vmov	r6, r7, d0
 8008ec8:	f027 4800 	bic.w	r8, r7, #2147483648	@ 0x80000000
 8008ecc:	f1b8 5f79 	cmp.w	r8, #1044381696	@ 0x3e400000
 8008ed0:	ed8d 1b00 	vstr	d1, [sp]
 8008ed4:	d206      	bcs.n	8008ee4 <__kernel_cos+0x24>
 8008ed6:	4630      	mov	r0, r6
 8008ed8:	4639      	mov	r1, r7
 8008eda:	f7f7 fe3d 	bl	8000b58 <__aeabi_d2iz>
 8008ede:	2800      	cmp	r0, #0
 8008ee0:	f000 8088 	beq.w	8008ff4 <__kernel_cos+0x134>
 8008ee4:	4632      	mov	r2, r6
 8008ee6:	463b      	mov	r3, r7
 8008ee8:	4630      	mov	r0, r6
 8008eea:	4639      	mov	r1, r7
 8008eec:	f7f7 fb84 	bl	80005f8 <__aeabi_dmul>
 8008ef0:	4b51      	ldr	r3, [pc, #324]	@ (8009038 <__kernel_cos+0x178>)
 8008ef2:	2200      	movs	r2, #0
 8008ef4:	4604      	mov	r4, r0
 8008ef6:	460d      	mov	r5, r1
 8008ef8:	f7f7 fb7e 	bl	80005f8 <__aeabi_dmul>
 8008efc:	a340      	add	r3, pc, #256	@ (adr r3, 8009000 <__kernel_cos+0x140>)
 8008efe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008f02:	4682      	mov	sl, r0
 8008f04:	468b      	mov	fp, r1
 8008f06:	4620      	mov	r0, r4
 8008f08:	4629      	mov	r1, r5
 8008f0a:	f7f7 fb75 	bl	80005f8 <__aeabi_dmul>
 8008f0e:	a33e      	add	r3, pc, #248	@ (adr r3, 8009008 <__kernel_cos+0x148>)
 8008f10:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008f14:	f7f7 f9ba 	bl	800028c <__adddf3>
 8008f18:	4622      	mov	r2, r4
 8008f1a:	462b      	mov	r3, r5
 8008f1c:	f7f7 fb6c 	bl	80005f8 <__aeabi_dmul>
 8008f20:	a33b      	add	r3, pc, #236	@ (adr r3, 8009010 <__kernel_cos+0x150>)
 8008f22:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008f26:	f7f7 f9af 	bl	8000288 <__aeabi_dsub>
 8008f2a:	4622      	mov	r2, r4
 8008f2c:	462b      	mov	r3, r5
 8008f2e:	f7f7 fb63 	bl	80005f8 <__aeabi_dmul>
 8008f32:	a339      	add	r3, pc, #228	@ (adr r3, 8009018 <__kernel_cos+0x158>)
 8008f34:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008f38:	f7f7 f9a8 	bl	800028c <__adddf3>
 8008f3c:	4622      	mov	r2, r4
 8008f3e:	462b      	mov	r3, r5
 8008f40:	f7f7 fb5a 	bl	80005f8 <__aeabi_dmul>
 8008f44:	a336      	add	r3, pc, #216	@ (adr r3, 8009020 <__kernel_cos+0x160>)
 8008f46:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008f4a:	f7f7 f99d 	bl	8000288 <__aeabi_dsub>
 8008f4e:	4622      	mov	r2, r4
 8008f50:	462b      	mov	r3, r5
 8008f52:	f7f7 fb51 	bl	80005f8 <__aeabi_dmul>
 8008f56:	a334      	add	r3, pc, #208	@ (adr r3, 8009028 <__kernel_cos+0x168>)
 8008f58:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008f5c:	f7f7 f996 	bl	800028c <__adddf3>
 8008f60:	4622      	mov	r2, r4
 8008f62:	462b      	mov	r3, r5
 8008f64:	f7f7 fb48 	bl	80005f8 <__aeabi_dmul>
 8008f68:	4622      	mov	r2, r4
 8008f6a:	462b      	mov	r3, r5
 8008f6c:	f7f7 fb44 	bl	80005f8 <__aeabi_dmul>
 8008f70:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008f74:	4604      	mov	r4, r0
 8008f76:	460d      	mov	r5, r1
 8008f78:	4630      	mov	r0, r6
 8008f7a:	4639      	mov	r1, r7
 8008f7c:	f7f7 fb3c 	bl	80005f8 <__aeabi_dmul>
 8008f80:	460b      	mov	r3, r1
 8008f82:	4602      	mov	r2, r0
 8008f84:	4629      	mov	r1, r5
 8008f86:	4620      	mov	r0, r4
 8008f88:	f7f7 f97e 	bl	8000288 <__aeabi_dsub>
 8008f8c:	4b2b      	ldr	r3, [pc, #172]	@ (800903c <__kernel_cos+0x17c>)
 8008f8e:	4598      	cmp	r8, r3
 8008f90:	4606      	mov	r6, r0
 8008f92:	460f      	mov	r7, r1
 8008f94:	d810      	bhi.n	8008fb8 <__kernel_cos+0xf8>
 8008f96:	4602      	mov	r2, r0
 8008f98:	460b      	mov	r3, r1
 8008f9a:	4650      	mov	r0, sl
 8008f9c:	4659      	mov	r1, fp
 8008f9e:	f7f7 f973 	bl	8000288 <__aeabi_dsub>
 8008fa2:	460b      	mov	r3, r1
 8008fa4:	4926      	ldr	r1, [pc, #152]	@ (8009040 <__kernel_cos+0x180>)
 8008fa6:	4602      	mov	r2, r0
 8008fa8:	2000      	movs	r0, #0
 8008faa:	f7f7 f96d 	bl	8000288 <__aeabi_dsub>
 8008fae:	ec41 0b10 	vmov	d0, r0, r1
 8008fb2:	b003      	add	sp, #12
 8008fb4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008fb8:	4b22      	ldr	r3, [pc, #136]	@ (8009044 <__kernel_cos+0x184>)
 8008fba:	4921      	ldr	r1, [pc, #132]	@ (8009040 <__kernel_cos+0x180>)
 8008fbc:	4598      	cmp	r8, r3
 8008fbe:	bf8c      	ite	hi
 8008fc0:	4d21      	ldrhi	r5, [pc, #132]	@ (8009048 <__kernel_cos+0x188>)
 8008fc2:	f5a8 1500 	subls.w	r5, r8, #2097152	@ 0x200000
 8008fc6:	2400      	movs	r4, #0
 8008fc8:	4622      	mov	r2, r4
 8008fca:	462b      	mov	r3, r5
 8008fcc:	2000      	movs	r0, #0
 8008fce:	f7f7 f95b 	bl	8000288 <__aeabi_dsub>
 8008fd2:	4622      	mov	r2, r4
 8008fd4:	4680      	mov	r8, r0
 8008fd6:	4689      	mov	r9, r1
 8008fd8:	462b      	mov	r3, r5
 8008fda:	4650      	mov	r0, sl
 8008fdc:	4659      	mov	r1, fp
 8008fde:	f7f7 f953 	bl	8000288 <__aeabi_dsub>
 8008fe2:	4632      	mov	r2, r6
 8008fe4:	463b      	mov	r3, r7
 8008fe6:	f7f7 f94f 	bl	8000288 <__aeabi_dsub>
 8008fea:	4602      	mov	r2, r0
 8008fec:	460b      	mov	r3, r1
 8008fee:	4640      	mov	r0, r8
 8008ff0:	4649      	mov	r1, r9
 8008ff2:	e7da      	b.n	8008faa <__kernel_cos+0xea>
 8008ff4:	ed9f 0b0e 	vldr	d0, [pc, #56]	@ 8009030 <__kernel_cos+0x170>
 8008ff8:	e7db      	b.n	8008fb2 <__kernel_cos+0xf2>
 8008ffa:	bf00      	nop
 8008ffc:	f3af 8000 	nop.w
 8009000:	be8838d4 	.word	0xbe8838d4
 8009004:	bda8fae9 	.word	0xbda8fae9
 8009008:	bdb4b1c4 	.word	0xbdb4b1c4
 800900c:	3e21ee9e 	.word	0x3e21ee9e
 8009010:	809c52ad 	.word	0x809c52ad
 8009014:	3e927e4f 	.word	0x3e927e4f
 8009018:	19cb1590 	.word	0x19cb1590
 800901c:	3efa01a0 	.word	0x3efa01a0
 8009020:	16c15177 	.word	0x16c15177
 8009024:	3f56c16c 	.word	0x3f56c16c
 8009028:	5555554c 	.word	0x5555554c
 800902c:	3fa55555 	.word	0x3fa55555
 8009030:	00000000 	.word	0x00000000
 8009034:	3ff00000 	.word	0x3ff00000
 8009038:	3fe00000 	.word	0x3fe00000
 800903c:	3fd33332 	.word	0x3fd33332
 8009040:	3ff00000 	.word	0x3ff00000
 8009044:	3fe90000 	.word	0x3fe90000
 8009048:	3fd20000 	.word	0x3fd20000
 800904c:	00000000 	.word	0x00000000

08009050 <__kernel_sin>:
 8009050:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009054:	ec55 4b10 	vmov	r4, r5, d0
 8009058:	f025 4300 	bic.w	r3, r5, #2147483648	@ 0x80000000
 800905c:	b085      	sub	sp, #20
 800905e:	f1b3 5f79 	cmp.w	r3, #1044381696	@ 0x3e400000
 8009062:	ed8d 1b02 	vstr	d1, [sp, #8]
 8009066:	4680      	mov	r8, r0
 8009068:	d205      	bcs.n	8009076 <__kernel_sin+0x26>
 800906a:	4620      	mov	r0, r4
 800906c:	4629      	mov	r1, r5
 800906e:	f7f7 fd73 	bl	8000b58 <__aeabi_d2iz>
 8009072:	2800      	cmp	r0, #0
 8009074:	d052      	beq.n	800911c <__kernel_sin+0xcc>
 8009076:	4622      	mov	r2, r4
 8009078:	462b      	mov	r3, r5
 800907a:	4620      	mov	r0, r4
 800907c:	4629      	mov	r1, r5
 800907e:	f7f7 fabb 	bl	80005f8 <__aeabi_dmul>
 8009082:	4682      	mov	sl, r0
 8009084:	468b      	mov	fp, r1
 8009086:	4602      	mov	r2, r0
 8009088:	460b      	mov	r3, r1
 800908a:	4620      	mov	r0, r4
 800908c:	4629      	mov	r1, r5
 800908e:	f7f7 fab3 	bl	80005f8 <__aeabi_dmul>
 8009092:	a342      	add	r3, pc, #264	@ (adr r3, 800919c <__kernel_sin+0x14c>)
 8009094:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009098:	e9cd 0100 	strd	r0, r1, [sp]
 800909c:	4650      	mov	r0, sl
 800909e:	4659      	mov	r1, fp
 80090a0:	f7f7 faaa 	bl	80005f8 <__aeabi_dmul>
 80090a4:	a33f      	add	r3, pc, #252	@ (adr r3, 80091a4 <__kernel_sin+0x154>)
 80090a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80090aa:	f7f7 f8ed 	bl	8000288 <__aeabi_dsub>
 80090ae:	4652      	mov	r2, sl
 80090b0:	465b      	mov	r3, fp
 80090b2:	f7f7 faa1 	bl	80005f8 <__aeabi_dmul>
 80090b6:	a33d      	add	r3, pc, #244	@ (adr r3, 80091ac <__kernel_sin+0x15c>)
 80090b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80090bc:	f7f7 f8e6 	bl	800028c <__adddf3>
 80090c0:	4652      	mov	r2, sl
 80090c2:	465b      	mov	r3, fp
 80090c4:	f7f7 fa98 	bl	80005f8 <__aeabi_dmul>
 80090c8:	a33a      	add	r3, pc, #232	@ (adr r3, 80091b4 <__kernel_sin+0x164>)
 80090ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80090ce:	f7f7 f8db 	bl	8000288 <__aeabi_dsub>
 80090d2:	4652      	mov	r2, sl
 80090d4:	465b      	mov	r3, fp
 80090d6:	f7f7 fa8f 	bl	80005f8 <__aeabi_dmul>
 80090da:	a338      	add	r3, pc, #224	@ (adr r3, 80091bc <__kernel_sin+0x16c>)
 80090dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80090e0:	f7f7 f8d4 	bl	800028c <__adddf3>
 80090e4:	4606      	mov	r6, r0
 80090e6:	460f      	mov	r7, r1
 80090e8:	f1b8 0f00 	cmp.w	r8, #0
 80090ec:	d11b      	bne.n	8009126 <__kernel_sin+0xd6>
 80090ee:	4602      	mov	r2, r0
 80090f0:	460b      	mov	r3, r1
 80090f2:	4650      	mov	r0, sl
 80090f4:	4659      	mov	r1, fp
 80090f6:	f7f7 fa7f 	bl	80005f8 <__aeabi_dmul>
 80090fa:	a325      	add	r3, pc, #148	@ (adr r3, 8009190 <__kernel_sin+0x140>)
 80090fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009100:	f7f7 f8c2 	bl	8000288 <__aeabi_dsub>
 8009104:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009108:	f7f7 fa76 	bl	80005f8 <__aeabi_dmul>
 800910c:	4602      	mov	r2, r0
 800910e:	460b      	mov	r3, r1
 8009110:	4620      	mov	r0, r4
 8009112:	4629      	mov	r1, r5
 8009114:	f7f7 f8ba 	bl	800028c <__adddf3>
 8009118:	4604      	mov	r4, r0
 800911a:	460d      	mov	r5, r1
 800911c:	ec45 4b10 	vmov	d0, r4, r5
 8009120:	b005      	add	sp, #20
 8009122:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009126:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800912a:	4b1b      	ldr	r3, [pc, #108]	@ (8009198 <__kernel_sin+0x148>)
 800912c:	2200      	movs	r2, #0
 800912e:	f7f7 fa63 	bl	80005f8 <__aeabi_dmul>
 8009132:	4632      	mov	r2, r6
 8009134:	4680      	mov	r8, r0
 8009136:	4689      	mov	r9, r1
 8009138:	463b      	mov	r3, r7
 800913a:	e9dd 0100 	ldrd	r0, r1, [sp]
 800913e:	f7f7 fa5b 	bl	80005f8 <__aeabi_dmul>
 8009142:	4602      	mov	r2, r0
 8009144:	460b      	mov	r3, r1
 8009146:	4640      	mov	r0, r8
 8009148:	4649      	mov	r1, r9
 800914a:	f7f7 f89d 	bl	8000288 <__aeabi_dsub>
 800914e:	4652      	mov	r2, sl
 8009150:	465b      	mov	r3, fp
 8009152:	f7f7 fa51 	bl	80005f8 <__aeabi_dmul>
 8009156:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800915a:	f7f7 f895 	bl	8000288 <__aeabi_dsub>
 800915e:	a30c      	add	r3, pc, #48	@ (adr r3, 8009190 <__kernel_sin+0x140>)
 8009160:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009164:	4606      	mov	r6, r0
 8009166:	460f      	mov	r7, r1
 8009168:	e9dd 0100 	ldrd	r0, r1, [sp]
 800916c:	f7f7 fa44 	bl	80005f8 <__aeabi_dmul>
 8009170:	4602      	mov	r2, r0
 8009172:	460b      	mov	r3, r1
 8009174:	4630      	mov	r0, r6
 8009176:	4639      	mov	r1, r7
 8009178:	f7f7 f888 	bl	800028c <__adddf3>
 800917c:	4602      	mov	r2, r0
 800917e:	460b      	mov	r3, r1
 8009180:	4620      	mov	r0, r4
 8009182:	4629      	mov	r1, r5
 8009184:	f7f7 f880 	bl	8000288 <__aeabi_dsub>
 8009188:	e7c6      	b.n	8009118 <__kernel_sin+0xc8>
 800918a:	bf00      	nop
 800918c:	f3af 8000 	nop.w
 8009190:	55555549 	.word	0x55555549
 8009194:	3fc55555 	.word	0x3fc55555
 8009198:	3fe00000 	.word	0x3fe00000
 800919c:	5acfd57c 	.word	0x5acfd57c
 80091a0:	3de5d93a 	.word	0x3de5d93a
 80091a4:	8a2b9ceb 	.word	0x8a2b9ceb
 80091a8:	3e5ae5e6 	.word	0x3e5ae5e6
 80091ac:	57b1fe7d 	.word	0x57b1fe7d
 80091b0:	3ec71de3 	.word	0x3ec71de3
 80091b4:	19c161d5 	.word	0x19c161d5
 80091b8:	3f2a01a0 	.word	0x3f2a01a0
 80091bc:	1110f8a6 	.word	0x1110f8a6
 80091c0:	3f811111 	.word	0x3f811111
 80091c4:	00000000 	.word	0x00000000

080091c8 <__ieee754_rem_pio2>:
 80091c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80091cc:	ec57 6b10 	vmov	r6, r7, d0
 80091d0:	4bc5      	ldr	r3, [pc, #788]	@ (80094e8 <__ieee754_rem_pio2+0x320>)
 80091d2:	b08d      	sub	sp, #52	@ 0x34
 80091d4:	f027 4800 	bic.w	r8, r7, #2147483648	@ 0x80000000
 80091d8:	4598      	cmp	r8, r3
 80091da:	4604      	mov	r4, r0
 80091dc:	9704      	str	r7, [sp, #16]
 80091de:	d807      	bhi.n	80091f0 <__ieee754_rem_pio2+0x28>
 80091e0:	2200      	movs	r2, #0
 80091e2:	2300      	movs	r3, #0
 80091e4:	ed80 0b00 	vstr	d0, [r0]
 80091e8:	e9c0 2302 	strd	r2, r3, [r0, #8]
 80091ec:	2500      	movs	r5, #0
 80091ee:	e028      	b.n	8009242 <__ieee754_rem_pio2+0x7a>
 80091f0:	4bbe      	ldr	r3, [pc, #760]	@ (80094ec <__ieee754_rem_pio2+0x324>)
 80091f2:	4598      	cmp	r8, r3
 80091f4:	d878      	bhi.n	80092e8 <__ieee754_rem_pio2+0x120>
 80091f6:	9b04      	ldr	r3, [sp, #16]
 80091f8:	4dbd      	ldr	r5, [pc, #756]	@ (80094f0 <__ieee754_rem_pio2+0x328>)
 80091fa:	2b00      	cmp	r3, #0
 80091fc:	4630      	mov	r0, r6
 80091fe:	a3ac      	add	r3, pc, #688	@ (adr r3, 80094b0 <__ieee754_rem_pio2+0x2e8>)
 8009200:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009204:	4639      	mov	r1, r7
 8009206:	dd38      	ble.n	800927a <__ieee754_rem_pio2+0xb2>
 8009208:	f7f7 f83e 	bl	8000288 <__aeabi_dsub>
 800920c:	45a8      	cmp	r8, r5
 800920e:	4606      	mov	r6, r0
 8009210:	460f      	mov	r7, r1
 8009212:	d01a      	beq.n	800924a <__ieee754_rem_pio2+0x82>
 8009214:	a3a8      	add	r3, pc, #672	@ (adr r3, 80094b8 <__ieee754_rem_pio2+0x2f0>)
 8009216:	e9d3 2300 	ldrd	r2, r3, [r3]
 800921a:	f7f7 f835 	bl	8000288 <__aeabi_dsub>
 800921e:	4602      	mov	r2, r0
 8009220:	460b      	mov	r3, r1
 8009222:	4680      	mov	r8, r0
 8009224:	4689      	mov	r9, r1
 8009226:	4630      	mov	r0, r6
 8009228:	4639      	mov	r1, r7
 800922a:	f7f7 f82d 	bl	8000288 <__aeabi_dsub>
 800922e:	a3a2      	add	r3, pc, #648	@ (adr r3, 80094b8 <__ieee754_rem_pio2+0x2f0>)
 8009230:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009234:	f7f7 f828 	bl	8000288 <__aeabi_dsub>
 8009238:	e9c4 8900 	strd	r8, r9, [r4]
 800923c:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8009240:	2501      	movs	r5, #1
 8009242:	4628      	mov	r0, r5
 8009244:	b00d      	add	sp, #52	@ 0x34
 8009246:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800924a:	a39d      	add	r3, pc, #628	@ (adr r3, 80094c0 <__ieee754_rem_pio2+0x2f8>)
 800924c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009250:	f7f7 f81a 	bl	8000288 <__aeabi_dsub>
 8009254:	a39c      	add	r3, pc, #624	@ (adr r3, 80094c8 <__ieee754_rem_pio2+0x300>)
 8009256:	e9d3 2300 	ldrd	r2, r3, [r3]
 800925a:	4606      	mov	r6, r0
 800925c:	460f      	mov	r7, r1
 800925e:	f7f7 f813 	bl	8000288 <__aeabi_dsub>
 8009262:	4602      	mov	r2, r0
 8009264:	460b      	mov	r3, r1
 8009266:	4680      	mov	r8, r0
 8009268:	4689      	mov	r9, r1
 800926a:	4630      	mov	r0, r6
 800926c:	4639      	mov	r1, r7
 800926e:	f7f7 f80b 	bl	8000288 <__aeabi_dsub>
 8009272:	a395      	add	r3, pc, #596	@ (adr r3, 80094c8 <__ieee754_rem_pio2+0x300>)
 8009274:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009278:	e7dc      	b.n	8009234 <__ieee754_rem_pio2+0x6c>
 800927a:	f7f7 f807 	bl	800028c <__adddf3>
 800927e:	45a8      	cmp	r8, r5
 8009280:	4606      	mov	r6, r0
 8009282:	460f      	mov	r7, r1
 8009284:	d018      	beq.n	80092b8 <__ieee754_rem_pio2+0xf0>
 8009286:	a38c      	add	r3, pc, #560	@ (adr r3, 80094b8 <__ieee754_rem_pio2+0x2f0>)
 8009288:	e9d3 2300 	ldrd	r2, r3, [r3]
 800928c:	f7f6 fffe 	bl	800028c <__adddf3>
 8009290:	4602      	mov	r2, r0
 8009292:	460b      	mov	r3, r1
 8009294:	4680      	mov	r8, r0
 8009296:	4689      	mov	r9, r1
 8009298:	4630      	mov	r0, r6
 800929a:	4639      	mov	r1, r7
 800929c:	f7f6 fff4 	bl	8000288 <__aeabi_dsub>
 80092a0:	a385      	add	r3, pc, #532	@ (adr r3, 80094b8 <__ieee754_rem_pio2+0x2f0>)
 80092a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80092a6:	f7f6 fff1 	bl	800028c <__adddf3>
 80092aa:	f04f 35ff 	mov.w	r5, #4294967295
 80092ae:	e9c4 8900 	strd	r8, r9, [r4]
 80092b2:	e9c4 0102 	strd	r0, r1, [r4, #8]
 80092b6:	e7c4      	b.n	8009242 <__ieee754_rem_pio2+0x7a>
 80092b8:	a381      	add	r3, pc, #516	@ (adr r3, 80094c0 <__ieee754_rem_pio2+0x2f8>)
 80092ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80092be:	f7f6 ffe5 	bl	800028c <__adddf3>
 80092c2:	a381      	add	r3, pc, #516	@ (adr r3, 80094c8 <__ieee754_rem_pio2+0x300>)
 80092c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80092c8:	4606      	mov	r6, r0
 80092ca:	460f      	mov	r7, r1
 80092cc:	f7f6 ffde 	bl	800028c <__adddf3>
 80092d0:	4602      	mov	r2, r0
 80092d2:	460b      	mov	r3, r1
 80092d4:	4680      	mov	r8, r0
 80092d6:	4689      	mov	r9, r1
 80092d8:	4630      	mov	r0, r6
 80092da:	4639      	mov	r1, r7
 80092dc:	f7f6 ffd4 	bl	8000288 <__aeabi_dsub>
 80092e0:	a379      	add	r3, pc, #484	@ (adr r3, 80094c8 <__ieee754_rem_pio2+0x300>)
 80092e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80092e6:	e7de      	b.n	80092a6 <__ieee754_rem_pio2+0xde>
 80092e8:	4b82      	ldr	r3, [pc, #520]	@ (80094f4 <__ieee754_rem_pio2+0x32c>)
 80092ea:	4598      	cmp	r8, r3
 80092ec:	f200 80d1 	bhi.w	8009492 <__ieee754_rem_pio2+0x2ca>
 80092f0:	f000 f966 	bl	80095c0 <fabs>
 80092f4:	ec57 6b10 	vmov	r6, r7, d0
 80092f8:	a375      	add	r3, pc, #468	@ (adr r3, 80094d0 <__ieee754_rem_pio2+0x308>)
 80092fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80092fe:	4630      	mov	r0, r6
 8009300:	4639      	mov	r1, r7
 8009302:	f7f7 f979 	bl	80005f8 <__aeabi_dmul>
 8009306:	4b7c      	ldr	r3, [pc, #496]	@ (80094f8 <__ieee754_rem_pio2+0x330>)
 8009308:	2200      	movs	r2, #0
 800930a:	f7f6 ffbf 	bl	800028c <__adddf3>
 800930e:	f7f7 fc23 	bl	8000b58 <__aeabi_d2iz>
 8009312:	4605      	mov	r5, r0
 8009314:	f7f7 f906 	bl	8000524 <__aeabi_i2d>
 8009318:	4602      	mov	r2, r0
 800931a:	460b      	mov	r3, r1
 800931c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8009320:	a363      	add	r3, pc, #396	@ (adr r3, 80094b0 <__ieee754_rem_pio2+0x2e8>)
 8009322:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009326:	f7f7 f967 	bl	80005f8 <__aeabi_dmul>
 800932a:	4602      	mov	r2, r0
 800932c:	460b      	mov	r3, r1
 800932e:	4630      	mov	r0, r6
 8009330:	4639      	mov	r1, r7
 8009332:	f7f6 ffa9 	bl	8000288 <__aeabi_dsub>
 8009336:	a360      	add	r3, pc, #384	@ (adr r3, 80094b8 <__ieee754_rem_pio2+0x2f0>)
 8009338:	e9d3 2300 	ldrd	r2, r3, [r3]
 800933c:	4682      	mov	sl, r0
 800933e:	468b      	mov	fp, r1
 8009340:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009344:	f7f7 f958 	bl	80005f8 <__aeabi_dmul>
 8009348:	2d1f      	cmp	r5, #31
 800934a:	4606      	mov	r6, r0
 800934c:	460f      	mov	r7, r1
 800934e:	dc0c      	bgt.n	800936a <__ieee754_rem_pio2+0x1a2>
 8009350:	4b6a      	ldr	r3, [pc, #424]	@ (80094fc <__ieee754_rem_pio2+0x334>)
 8009352:	1e6a      	subs	r2, r5, #1
 8009354:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009358:	4543      	cmp	r3, r8
 800935a:	d006      	beq.n	800936a <__ieee754_rem_pio2+0x1a2>
 800935c:	4632      	mov	r2, r6
 800935e:	463b      	mov	r3, r7
 8009360:	4650      	mov	r0, sl
 8009362:	4659      	mov	r1, fp
 8009364:	f7f6 ff90 	bl	8000288 <__aeabi_dsub>
 8009368:	e00e      	b.n	8009388 <__ieee754_rem_pio2+0x1c0>
 800936a:	463b      	mov	r3, r7
 800936c:	4632      	mov	r2, r6
 800936e:	4650      	mov	r0, sl
 8009370:	4659      	mov	r1, fp
 8009372:	f7f6 ff89 	bl	8000288 <__aeabi_dsub>
 8009376:	ea4f 5328 	mov.w	r3, r8, asr #20
 800937a:	9305      	str	r3, [sp, #20]
 800937c:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8009380:	ebc3 5318 	rsb	r3, r3, r8, lsr #20
 8009384:	2b10      	cmp	r3, #16
 8009386:	dc02      	bgt.n	800938e <__ieee754_rem_pio2+0x1c6>
 8009388:	e9c4 0100 	strd	r0, r1, [r4]
 800938c:	e039      	b.n	8009402 <__ieee754_rem_pio2+0x23a>
 800938e:	a34c      	add	r3, pc, #304	@ (adr r3, 80094c0 <__ieee754_rem_pio2+0x2f8>)
 8009390:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009394:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009398:	f7f7 f92e 	bl	80005f8 <__aeabi_dmul>
 800939c:	4606      	mov	r6, r0
 800939e:	460f      	mov	r7, r1
 80093a0:	4602      	mov	r2, r0
 80093a2:	460b      	mov	r3, r1
 80093a4:	4650      	mov	r0, sl
 80093a6:	4659      	mov	r1, fp
 80093a8:	f7f6 ff6e 	bl	8000288 <__aeabi_dsub>
 80093ac:	4602      	mov	r2, r0
 80093ae:	460b      	mov	r3, r1
 80093b0:	4680      	mov	r8, r0
 80093b2:	4689      	mov	r9, r1
 80093b4:	4650      	mov	r0, sl
 80093b6:	4659      	mov	r1, fp
 80093b8:	f7f6 ff66 	bl	8000288 <__aeabi_dsub>
 80093bc:	4632      	mov	r2, r6
 80093be:	463b      	mov	r3, r7
 80093c0:	f7f6 ff62 	bl	8000288 <__aeabi_dsub>
 80093c4:	a340      	add	r3, pc, #256	@ (adr r3, 80094c8 <__ieee754_rem_pio2+0x300>)
 80093c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80093ca:	4606      	mov	r6, r0
 80093cc:	460f      	mov	r7, r1
 80093ce:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80093d2:	f7f7 f911 	bl	80005f8 <__aeabi_dmul>
 80093d6:	4632      	mov	r2, r6
 80093d8:	463b      	mov	r3, r7
 80093da:	f7f6 ff55 	bl	8000288 <__aeabi_dsub>
 80093de:	4602      	mov	r2, r0
 80093e0:	460b      	mov	r3, r1
 80093e2:	4606      	mov	r6, r0
 80093e4:	460f      	mov	r7, r1
 80093e6:	4640      	mov	r0, r8
 80093e8:	4649      	mov	r1, r9
 80093ea:	f7f6 ff4d 	bl	8000288 <__aeabi_dsub>
 80093ee:	9a05      	ldr	r2, [sp, #20]
 80093f0:	f3c1 530a 	ubfx	r3, r1, #20, #11
 80093f4:	1ad3      	subs	r3, r2, r3
 80093f6:	2b31      	cmp	r3, #49	@ 0x31
 80093f8:	dc20      	bgt.n	800943c <__ieee754_rem_pio2+0x274>
 80093fa:	e9c4 0100 	strd	r0, r1, [r4]
 80093fe:	46c2      	mov	sl, r8
 8009400:	46cb      	mov	fp, r9
 8009402:	e9d4 8900 	ldrd	r8, r9, [r4]
 8009406:	4650      	mov	r0, sl
 8009408:	4642      	mov	r2, r8
 800940a:	464b      	mov	r3, r9
 800940c:	4659      	mov	r1, fp
 800940e:	f7f6 ff3b 	bl	8000288 <__aeabi_dsub>
 8009412:	463b      	mov	r3, r7
 8009414:	4632      	mov	r2, r6
 8009416:	f7f6 ff37 	bl	8000288 <__aeabi_dsub>
 800941a:	9b04      	ldr	r3, [sp, #16]
 800941c:	2b00      	cmp	r3, #0
 800941e:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8009422:	f6bf af0e 	bge.w	8009242 <__ieee754_rem_pio2+0x7a>
 8009426:	f109 4300 	add.w	r3, r9, #2147483648	@ 0x80000000
 800942a:	6063      	str	r3, [r4, #4]
 800942c:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8009430:	f8c4 8000 	str.w	r8, [r4]
 8009434:	60a0      	str	r0, [r4, #8]
 8009436:	60e3      	str	r3, [r4, #12]
 8009438:	426d      	negs	r5, r5
 800943a:	e702      	b.n	8009242 <__ieee754_rem_pio2+0x7a>
 800943c:	a326      	add	r3, pc, #152	@ (adr r3, 80094d8 <__ieee754_rem_pio2+0x310>)
 800943e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009442:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009446:	f7f7 f8d7 	bl	80005f8 <__aeabi_dmul>
 800944a:	4606      	mov	r6, r0
 800944c:	460f      	mov	r7, r1
 800944e:	4602      	mov	r2, r0
 8009450:	460b      	mov	r3, r1
 8009452:	4640      	mov	r0, r8
 8009454:	4649      	mov	r1, r9
 8009456:	f7f6 ff17 	bl	8000288 <__aeabi_dsub>
 800945a:	4602      	mov	r2, r0
 800945c:	460b      	mov	r3, r1
 800945e:	4682      	mov	sl, r0
 8009460:	468b      	mov	fp, r1
 8009462:	4640      	mov	r0, r8
 8009464:	4649      	mov	r1, r9
 8009466:	f7f6 ff0f 	bl	8000288 <__aeabi_dsub>
 800946a:	4632      	mov	r2, r6
 800946c:	463b      	mov	r3, r7
 800946e:	f7f6 ff0b 	bl	8000288 <__aeabi_dsub>
 8009472:	a31b      	add	r3, pc, #108	@ (adr r3, 80094e0 <__ieee754_rem_pio2+0x318>)
 8009474:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009478:	4606      	mov	r6, r0
 800947a:	460f      	mov	r7, r1
 800947c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009480:	f7f7 f8ba 	bl	80005f8 <__aeabi_dmul>
 8009484:	4632      	mov	r2, r6
 8009486:	463b      	mov	r3, r7
 8009488:	f7f6 fefe 	bl	8000288 <__aeabi_dsub>
 800948c:	4606      	mov	r6, r0
 800948e:	460f      	mov	r7, r1
 8009490:	e764      	b.n	800935c <__ieee754_rem_pio2+0x194>
 8009492:	4b1b      	ldr	r3, [pc, #108]	@ (8009500 <__ieee754_rem_pio2+0x338>)
 8009494:	4598      	cmp	r8, r3
 8009496:	d935      	bls.n	8009504 <__ieee754_rem_pio2+0x33c>
 8009498:	4632      	mov	r2, r6
 800949a:	463b      	mov	r3, r7
 800949c:	4630      	mov	r0, r6
 800949e:	4639      	mov	r1, r7
 80094a0:	f7f6 fef2 	bl	8000288 <__aeabi_dsub>
 80094a4:	e9c4 0102 	strd	r0, r1, [r4, #8]
 80094a8:	e9c4 0100 	strd	r0, r1, [r4]
 80094ac:	e69e      	b.n	80091ec <__ieee754_rem_pio2+0x24>
 80094ae:	bf00      	nop
 80094b0:	54400000 	.word	0x54400000
 80094b4:	3ff921fb 	.word	0x3ff921fb
 80094b8:	1a626331 	.word	0x1a626331
 80094bc:	3dd0b461 	.word	0x3dd0b461
 80094c0:	1a600000 	.word	0x1a600000
 80094c4:	3dd0b461 	.word	0x3dd0b461
 80094c8:	2e037073 	.word	0x2e037073
 80094cc:	3ba3198a 	.word	0x3ba3198a
 80094d0:	6dc9c883 	.word	0x6dc9c883
 80094d4:	3fe45f30 	.word	0x3fe45f30
 80094d8:	2e000000 	.word	0x2e000000
 80094dc:	3ba3198a 	.word	0x3ba3198a
 80094e0:	252049c1 	.word	0x252049c1
 80094e4:	397b839a 	.word	0x397b839a
 80094e8:	3fe921fb 	.word	0x3fe921fb
 80094ec:	4002d97b 	.word	0x4002d97b
 80094f0:	3ff921fb 	.word	0x3ff921fb
 80094f4:	413921fb 	.word	0x413921fb
 80094f8:	3fe00000 	.word	0x3fe00000
 80094fc:	08010ee4 	.word	0x08010ee4
 8009500:	7fefffff 	.word	0x7fefffff
 8009504:	ea4f 5528 	mov.w	r5, r8, asr #20
 8009508:	f2a5 4516 	subw	r5, r5, #1046	@ 0x416
 800950c:	eba8 5105 	sub.w	r1, r8, r5, lsl #20
 8009510:	4630      	mov	r0, r6
 8009512:	460f      	mov	r7, r1
 8009514:	f7f7 fb20 	bl	8000b58 <__aeabi_d2iz>
 8009518:	f7f7 f804 	bl	8000524 <__aeabi_i2d>
 800951c:	4602      	mov	r2, r0
 800951e:	460b      	mov	r3, r1
 8009520:	4630      	mov	r0, r6
 8009522:	4639      	mov	r1, r7
 8009524:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8009528:	f7f6 feae 	bl	8000288 <__aeabi_dsub>
 800952c:	4b22      	ldr	r3, [pc, #136]	@ (80095b8 <__ieee754_rem_pio2+0x3f0>)
 800952e:	2200      	movs	r2, #0
 8009530:	f7f7 f862 	bl	80005f8 <__aeabi_dmul>
 8009534:	460f      	mov	r7, r1
 8009536:	4606      	mov	r6, r0
 8009538:	f7f7 fb0e 	bl	8000b58 <__aeabi_d2iz>
 800953c:	f7f6 fff2 	bl	8000524 <__aeabi_i2d>
 8009540:	4602      	mov	r2, r0
 8009542:	460b      	mov	r3, r1
 8009544:	4630      	mov	r0, r6
 8009546:	4639      	mov	r1, r7
 8009548:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800954c:	f7f6 fe9c 	bl	8000288 <__aeabi_dsub>
 8009550:	4b19      	ldr	r3, [pc, #100]	@ (80095b8 <__ieee754_rem_pio2+0x3f0>)
 8009552:	2200      	movs	r2, #0
 8009554:	f7f7 f850 	bl	80005f8 <__aeabi_dmul>
 8009558:	e9cd 010a 	strd	r0, r1, [sp, #40]	@ 0x28
 800955c:	f10d 0930 	add.w	r9, sp, #48	@ 0x30
 8009560:	f04f 0803 	mov.w	r8, #3
 8009564:	2600      	movs	r6, #0
 8009566:	2700      	movs	r7, #0
 8009568:	e979 0102 	ldrd	r0, r1, [r9, #-8]!
 800956c:	4632      	mov	r2, r6
 800956e:	463b      	mov	r3, r7
 8009570:	46c2      	mov	sl, r8
 8009572:	f108 38ff 	add.w	r8, r8, #4294967295
 8009576:	f7f7 faa7 	bl	8000ac8 <__aeabi_dcmpeq>
 800957a:	2800      	cmp	r0, #0
 800957c:	d1f4      	bne.n	8009568 <__ieee754_rem_pio2+0x3a0>
 800957e:	4b0f      	ldr	r3, [pc, #60]	@ (80095bc <__ieee754_rem_pio2+0x3f4>)
 8009580:	9301      	str	r3, [sp, #4]
 8009582:	2302      	movs	r3, #2
 8009584:	9300      	str	r3, [sp, #0]
 8009586:	462a      	mov	r2, r5
 8009588:	4653      	mov	r3, sl
 800958a:	4621      	mov	r1, r4
 800958c:	a806      	add	r0, sp, #24
 800958e:	f000 f81f 	bl	80095d0 <__kernel_rem_pio2>
 8009592:	9b04      	ldr	r3, [sp, #16]
 8009594:	2b00      	cmp	r3, #0
 8009596:	4605      	mov	r5, r0
 8009598:	f6bf ae53 	bge.w	8009242 <__ieee754_rem_pio2+0x7a>
 800959c:	e9d4 2100 	ldrd	r2, r1, [r4]
 80095a0:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 80095a4:	e9c4 2300 	strd	r2, r3, [r4]
 80095a8:	e9d4 2102 	ldrd	r2, r1, [r4, #8]
 80095ac:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 80095b0:	e9c4 2302 	strd	r2, r3, [r4, #8]
 80095b4:	e740      	b.n	8009438 <__ieee754_rem_pio2+0x270>
 80095b6:	bf00      	nop
 80095b8:	41700000 	.word	0x41700000
 80095bc:	08010f64 	.word	0x08010f64

080095c0 <fabs>:
 80095c0:	ec51 0b10 	vmov	r0, r1, d0
 80095c4:	4602      	mov	r2, r0
 80095c6:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 80095ca:	ec43 2b10 	vmov	d0, r2, r3
 80095ce:	4770      	bx	lr

080095d0 <__kernel_rem_pio2>:
 80095d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80095d4:	ed2d 8b02 	vpush	{d8}
 80095d8:	f5ad 7d19 	sub.w	sp, sp, #612	@ 0x264
 80095dc:	f112 0f14 	cmn.w	r2, #20
 80095e0:	9306      	str	r3, [sp, #24]
 80095e2:	9104      	str	r1, [sp, #16]
 80095e4:	4bc2      	ldr	r3, [pc, #776]	@ (80098f0 <__kernel_rem_pio2+0x320>)
 80095e6:	99a4      	ldr	r1, [sp, #656]	@ 0x290
 80095e8:	9008      	str	r0, [sp, #32]
 80095ea:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80095ee:	9300      	str	r3, [sp, #0]
 80095f0:	9b06      	ldr	r3, [sp, #24]
 80095f2:	f103 33ff 	add.w	r3, r3, #4294967295
 80095f6:	bfa8      	it	ge
 80095f8:	1ed4      	subge	r4, r2, #3
 80095fa:	9305      	str	r3, [sp, #20]
 80095fc:	bfb2      	itee	lt
 80095fe:	2400      	movlt	r4, #0
 8009600:	2318      	movge	r3, #24
 8009602:	fb94 f4f3 	sdivge	r4, r4, r3
 8009606:	f06f 0317 	mvn.w	r3, #23
 800960a:	fb04 3303 	mla	r3, r4, r3, r3
 800960e:	eb03 0b02 	add.w	fp, r3, r2
 8009612:	9b00      	ldr	r3, [sp, #0]
 8009614:	9a05      	ldr	r2, [sp, #20]
 8009616:	ed9f 8bb2 	vldr	d8, [pc, #712]	@ 80098e0 <__kernel_rem_pio2+0x310>
 800961a:	eb03 0802 	add.w	r8, r3, r2
 800961e:	9ba5      	ldr	r3, [sp, #660]	@ 0x294
 8009620:	1aa7      	subs	r7, r4, r2
 8009622:	ae20      	add	r6, sp, #128	@ 0x80
 8009624:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 8009628:	2500      	movs	r5, #0
 800962a:	4545      	cmp	r5, r8
 800962c:	dd12      	ble.n	8009654 <__kernel_rem_pio2+0x84>
 800962e:	9b06      	ldr	r3, [sp, #24]
 8009630:	aa20      	add	r2, sp, #128	@ 0x80
 8009632:	eb02 05c3 	add.w	r5, r2, r3, lsl #3
 8009636:	f50d 7ae0 	add.w	sl, sp, #448	@ 0x1c0
 800963a:	2700      	movs	r7, #0
 800963c:	9b00      	ldr	r3, [sp, #0]
 800963e:	429f      	cmp	r7, r3
 8009640:	dc2e      	bgt.n	80096a0 <__kernel_rem_pio2+0xd0>
 8009642:	ed9f 7ba7 	vldr	d7, [pc, #668]	@ 80098e0 <__kernel_rem_pio2+0x310>
 8009646:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800964a:	ed8d 7b02 	vstr	d7, [sp, #8]
 800964e:	46a8      	mov	r8, r5
 8009650:	2600      	movs	r6, #0
 8009652:	e01b      	b.n	800968c <__kernel_rem_pio2+0xbc>
 8009654:	42ef      	cmn	r7, r5
 8009656:	d407      	bmi.n	8009668 <__kernel_rem_pio2+0x98>
 8009658:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 800965c:	f7f6 ff62 	bl	8000524 <__aeabi_i2d>
 8009660:	e8e6 0102 	strd	r0, r1, [r6], #8
 8009664:	3501      	adds	r5, #1
 8009666:	e7e0      	b.n	800962a <__kernel_rem_pio2+0x5a>
 8009668:	ec51 0b18 	vmov	r0, r1, d8
 800966c:	e7f8      	b.n	8009660 <__kernel_rem_pio2+0x90>
 800966e:	e978 2302 	ldrd	r2, r3, [r8, #-8]!
 8009672:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 8009676:	f7f6 ffbf 	bl	80005f8 <__aeabi_dmul>
 800967a:	4602      	mov	r2, r0
 800967c:	460b      	mov	r3, r1
 800967e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009682:	f7f6 fe03 	bl	800028c <__adddf3>
 8009686:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800968a:	3601      	adds	r6, #1
 800968c:	9b05      	ldr	r3, [sp, #20]
 800968e:	429e      	cmp	r6, r3
 8009690:	dded      	ble.n	800966e <__kernel_rem_pio2+0x9e>
 8009692:	ed9d 7b02 	vldr	d7, [sp, #8]
 8009696:	3701      	adds	r7, #1
 8009698:	ecaa 7b02 	vstmia	sl!, {d7}
 800969c:	3508      	adds	r5, #8
 800969e:	e7cd      	b.n	800963c <__kernel_rem_pio2+0x6c>
 80096a0:	9b00      	ldr	r3, [sp, #0]
 80096a2:	f8dd 8000 	ldr.w	r8, [sp]
 80096a6:	aa0c      	add	r2, sp, #48	@ 0x30
 80096a8:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 80096ac:	930a      	str	r3, [sp, #40]	@ 0x28
 80096ae:	9ba5      	ldr	r3, [sp, #660]	@ 0x294
 80096b0:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 80096b4:	9309      	str	r3, [sp, #36]	@ 0x24
 80096b6:	ea4f 03c8 	mov.w	r3, r8, lsl #3
 80096ba:	930b      	str	r3, [sp, #44]	@ 0x2c
 80096bc:	ab98      	add	r3, sp, #608	@ 0x260
 80096be:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 80096c2:	ed13 7b28 	vldr	d7, [r3, #-160]	@ 0xffffff60
 80096c6:	ed8d 7b02 	vstr	d7, [sp, #8]
 80096ca:	ac0c      	add	r4, sp, #48	@ 0x30
 80096cc:	ab70      	add	r3, sp, #448	@ 0x1c0
 80096ce:	eb03 05c8 	add.w	r5, r3, r8, lsl #3
 80096d2:	46a1      	mov	r9, r4
 80096d4:	46c2      	mov	sl, r8
 80096d6:	f1ba 0f00 	cmp.w	sl, #0
 80096da:	dc77      	bgt.n	80097cc <__kernel_rem_pio2+0x1fc>
 80096dc:	4658      	mov	r0, fp
 80096de:	ed9d 0b02 	vldr	d0, [sp, #8]
 80096e2:	f000 fac5 	bl	8009c70 <scalbn>
 80096e6:	ec57 6b10 	vmov	r6, r7, d0
 80096ea:	2200      	movs	r2, #0
 80096ec:	f04f 537f 	mov.w	r3, #1069547520	@ 0x3fc00000
 80096f0:	4630      	mov	r0, r6
 80096f2:	4639      	mov	r1, r7
 80096f4:	f7f6 ff80 	bl	80005f8 <__aeabi_dmul>
 80096f8:	ec41 0b10 	vmov	d0, r0, r1
 80096fc:	f000 fb34 	bl	8009d68 <floor>
 8009700:	4b7c      	ldr	r3, [pc, #496]	@ (80098f4 <__kernel_rem_pio2+0x324>)
 8009702:	ec51 0b10 	vmov	r0, r1, d0
 8009706:	2200      	movs	r2, #0
 8009708:	f7f6 ff76 	bl	80005f8 <__aeabi_dmul>
 800970c:	4602      	mov	r2, r0
 800970e:	460b      	mov	r3, r1
 8009710:	4630      	mov	r0, r6
 8009712:	4639      	mov	r1, r7
 8009714:	f7f6 fdb8 	bl	8000288 <__aeabi_dsub>
 8009718:	460f      	mov	r7, r1
 800971a:	4606      	mov	r6, r0
 800971c:	f7f7 fa1c 	bl	8000b58 <__aeabi_d2iz>
 8009720:	9002      	str	r0, [sp, #8]
 8009722:	f7f6 feff 	bl	8000524 <__aeabi_i2d>
 8009726:	4602      	mov	r2, r0
 8009728:	460b      	mov	r3, r1
 800972a:	4630      	mov	r0, r6
 800972c:	4639      	mov	r1, r7
 800972e:	f7f6 fdab 	bl	8000288 <__aeabi_dsub>
 8009732:	f1bb 0f00 	cmp.w	fp, #0
 8009736:	4606      	mov	r6, r0
 8009738:	460f      	mov	r7, r1
 800973a:	dd6c      	ble.n	8009816 <__kernel_rem_pio2+0x246>
 800973c:	f108 31ff 	add.w	r1, r8, #4294967295
 8009740:	ab0c      	add	r3, sp, #48	@ 0x30
 8009742:	9d02      	ldr	r5, [sp, #8]
 8009744:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8009748:	f1cb 0018 	rsb	r0, fp, #24
 800974c:	fa43 f200 	asr.w	r2, r3, r0
 8009750:	4415      	add	r5, r2
 8009752:	4082      	lsls	r2, r0
 8009754:	1a9b      	subs	r3, r3, r2
 8009756:	aa0c      	add	r2, sp, #48	@ 0x30
 8009758:	9502      	str	r5, [sp, #8]
 800975a:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
 800975e:	f1cb 0217 	rsb	r2, fp, #23
 8009762:	fa43 f902 	asr.w	r9, r3, r2
 8009766:	f1b9 0f00 	cmp.w	r9, #0
 800976a:	dd64      	ble.n	8009836 <__kernel_rem_pio2+0x266>
 800976c:	9b02      	ldr	r3, [sp, #8]
 800976e:	2200      	movs	r2, #0
 8009770:	3301      	adds	r3, #1
 8009772:	9302      	str	r3, [sp, #8]
 8009774:	4615      	mov	r5, r2
 8009776:	f06f 417f 	mvn.w	r1, #4278190080	@ 0xff000000
 800977a:	4590      	cmp	r8, r2
 800977c:	f300 80a1 	bgt.w	80098c2 <__kernel_rem_pio2+0x2f2>
 8009780:	f1bb 0f00 	cmp.w	fp, #0
 8009784:	dd07      	ble.n	8009796 <__kernel_rem_pio2+0x1c6>
 8009786:	f1bb 0f01 	cmp.w	fp, #1
 800978a:	f000 80c1 	beq.w	8009910 <__kernel_rem_pio2+0x340>
 800978e:	f1bb 0f02 	cmp.w	fp, #2
 8009792:	f000 80c8 	beq.w	8009926 <__kernel_rem_pio2+0x356>
 8009796:	f1b9 0f02 	cmp.w	r9, #2
 800979a:	d14c      	bne.n	8009836 <__kernel_rem_pio2+0x266>
 800979c:	4632      	mov	r2, r6
 800979e:	463b      	mov	r3, r7
 80097a0:	4955      	ldr	r1, [pc, #340]	@ (80098f8 <__kernel_rem_pio2+0x328>)
 80097a2:	2000      	movs	r0, #0
 80097a4:	f7f6 fd70 	bl	8000288 <__aeabi_dsub>
 80097a8:	4606      	mov	r6, r0
 80097aa:	460f      	mov	r7, r1
 80097ac:	2d00      	cmp	r5, #0
 80097ae:	d042      	beq.n	8009836 <__kernel_rem_pio2+0x266>
 80097b0:	4658      	mov	r0, fp
 80097b2:	ed9f 0b4d 	vldr	d0, [pc, #308]	@ 80098e8 <__kernel_rem_pio2+0x318>
 80097b6:	f000 fa5b 	bl	8009c70 <scalbn>
 80097ba:	4630      	mov	r0, r6
 80097bc:	4639      	mov	r1, r7
 80097be:	ec53 2b10 	vmov	r2, r3, d0
 80097c2:	f7f6 fd61 	bl	8000288 <__aeabi_dsub>
 80097c6:	4606      	mov	r6, r0
 80097c8:	460f      	mov	r7, r1
 80097ca:	e034      	b.n	8009836 <__kernel_rem_pio2+0x266>
 80097cc:	4b4b      	ldr	r3, [pc, #300]	@ (80098fc <__kernel_rem_pio2+0x32c>)
 80097ce:	2200      	movs	r2, #0
 80097d0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80097d4:	f7f6 ff10 	bl	80005f8 <__aeabi_dmul>
 80097d8:	f7f7 f9be 	bl	8000b58 <__aeabi_d2iz>
 80097dc:	f7f6 fea2 	bl	8000524 <__aeabi_i2d>
 80097e0:	4b47      	ldr	r3, [pc, #284]	@ (8009900 <__kernel_rem_pio2+0x330>)
 80097e2:	2200      	movs	r2, #0
 80097e4:	4606      	mov	r6, r0
 80097e6:	460f      	mov	r7, r1
 80097e8:	f7f6 ff06 	bl	80005f8 <__aeabi_dmul>
 80097ec:	4602      	mov	r2, r0
 80097ee:	460b      	mov	r3, r1
 80097f0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80097f4:	f7f6 fd48 	bl	8000288 <__aeabi_dsub>
 80097f8:	f7f7 f9ae 	bl	8000b58 <__aeabi_d2iz>
 80097fc:	e975 2302 	ldrd	r2, r3, [r5, #-8]!
 8009800:	f849 0b04 	str.w	r0, [r9], #4
 8009804:	4639      	mov	r1, r7
 8009806:	4630      	mov	r0, r6
 8009808:	f7f6 fd40 	bl	800028c <__adddf3>
 800980c:	f10a 3aff 	add.w	sl, sl, #4294967295
 8009810:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009814:	e75f      	b.n	80096d6 <__kernel_rem_pio2+0x106>
 8009816:	d107      	bne.n	8009828 <__kernel_rem_pio2+0x258>
 8009818:	f108 33ff 	add.w	r3, r8, #4294967295
 800981c:	aa0c      	add	r2, sp, #48	@ 0x30
 800981e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8009822:	ea4f 59e3 	mov.w	r9, r3, asr #23
 8009826:	e79e      	b.n	8009766 <__kernel_rem_pio2+0x196>
 8009828:	4b36      	ldr	r3, [pc, #216]	@ (8009904 <__kernel_rem_pio2+0x334>)
 800982a:	2200      	movs	r2, #0
 800982c:	f7f7 f96a 	bl	8000b04 <__aeabi_dcmpge>
 8009830:	2800      	cmp	r0, #0
 8009832:	d143      	bne.n	80098bc <__kernel_rem_pio2+0x2ec>
 8009834:	4681      	mov	r9, r0
 8009836:	2200      	movs	r2, #0
 8009838:	2300      	movs	r3, #0
 800983a:	4630      	mov	r0, r6
 800983c:	4639      	mov	r1, r7
 800983e:	f7f7 f943 	bl	8000ac8 <__aeabi_dcmpeq>
 8009842:	2800      	cmp	r0, #0
 8009844:	f000 80c1 	beq.w	80099ca <__kernel_rem_pio2+0x3fa>
 8009848:	f108 33ff 	add.w	r3, r8, #4294967295
 800984c:	2200      	movs	r2, #0
 800984e:	9900      	ldr	r1, [sp, #0]
 8009850:	428b      	cmp	r3, r1
 8009852:	da70      	bge.n	8009936 <__kernel_rem_pio2+0x366>
 8009854:	2a00      	cmp	r2, #0
 8009856:	f000 808b 	beq.w	8009970 <__kernel_rem_pio2+0x3a0>
 800985a:	f108 38ff 	add.w	r8, r8, #4294967295
 800985e:	ab0c      	add	r3, sp, #48	@ 0x30
 8009860:	f1ab 0b18 	sub.w	fp, fp, #24
 8009864:	f853 3028 	ldr.w	r3, [r3, r8, lsl #2]
 8009868:	2b00      	cmp	r3, #0
 800986a:	d0f6      	beq.n	800985a <__kernel_rem_pio2+0x28a>
 800986c:	4658      	mov	r0, fp
 800986e:	ed9f 0b1e 	vldr	d0, [pc, #120]	@ 80098e8 <__kernel_rem_pio2+0x318>
 8009872:	f000 f9fd 	bl	8009c70 <scalbn>
 8009876:	f108 0301 	add.w	r3, r8, #1
 800987a:	00da      	lsls	r2, r3, #3
 800987c:	9205      	str	r2, [sp, #20]
 800987e:	ec55 4b10 	vmov	r4, r5, d0
 8009882:	aa70      	add	r2, sp, #448	@ 0x1c0
 8009884:	f8df b074 	ldr.w	fp, [pc, #116]	@ 80098fc <__kernel_rem_pio2+0x32c>
 8009888:	eb02 07c3 	add.w	r7, r2, r3, lsl #3
 800988c:	4646      	mov	r6, r8
 800988e:	f04f 0a00 	mov.w	sl, #0
 8009892:	2e00      	cmp	r6, #0
 8009894:	f280 80d1 	bge.w	8009a3a <__kernel_rem_pio2+0x46a>
 8009898:	4644      	mov	r4, r8
 800989a:	2c00      	cmp	r4, #0
 800989c:	f2c0 80ff 	blt.w	8009a9e <__kernel_rem_pio2+0x4ce>
 80098a0:	4b19      	ldr	r3, [pc, #100]	@ (8009908 <__kernel_rem_pio2+0x338>)
 80098a2:	461f      	mov	r7, r3
 80098a4:	ab70      	add	r3, sp, #448	@ 0x1c0
 80098a6:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80098aa:	9306      	str	r3, [sp, #24]
 80098ac:	f04f 0a00 	mov.w	sl, #0
 80098b0:	f04f 0b00 	mov.w	fp, #0
 80098b4:	2600      	movs	r6, #0
 80098b6:	eba8 0504 	sub.w	r5, r8, r4
 80098ba:	e0e4      	b.n	8009a86 <__kernel_rem_pio2+0x4b6>
 80098bc:	f04f 0902 	mov.w	r9, #2
 80098c0:	e754      	b.n	800976c <__kernel_rem_pio2+0x19c>
 80098c2:	f854 3b04 	ldr.w	r3, [r4], #4
 80098c6:	bb0d      	cbnz	r5, 800990c <__kernel_rem_pio2+0x33c>
 80098c8:	b123      	cbz	r3, 80098d4 <__kernel_rem_pio2+0x304>
 80098ca:	f1c3 7380 	rsb	r3, r3, #16777216	@ 0x1000000
 80098ce:	f844 3c04 	str.w	r3, [r4, #-4]
 80098d2:	2301      	movs	r3, #1
 80098d4:	3201      	adds	r2, #1
 80098d6:	461d      	mov	r5, r3
 80098d8:	e74f      	b.n	800977a <__kernel_rem_pio2+0x1aa>
 80098da:	bf00      	nop
 80098dc:	f3af 8000 	nop.w
	...
 80098ec:	3ff00000 	.word	0x3ff00000
 80098f0:	080110b0 	.word	0x080110b0
 80098f4:	40200000 	.word	0x40200000
 80098f8:	3ff00000 	.word	0x3ff00000
 80098fc:	3e700000 	.word	0x3e700000
 8009900:	41700000 	.word	0x41700000
 8009904:	3fe00000 	.word	0x3fe00000
 8009908:	08011070 	.word	0x08011070
 800990c:	1acb      	subs	r3, r1, r3
 800990e:	e7de      	b.n	80098ce <__kernel_rem_pio2+0x2fe>
 8009910:	f108 32ff 	add.w	r2, r8, #4294967295
 8009914:	ab0c      	add	r3, sp, #48	@ 0x30
 8009916:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800991a:	f3c3 0316 	ubfx	r3, r3, #0, #23
 800991e:	a90c      	add	r1, sp, #48	@ 0x30
 8009920:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 8009924:	e737      	b.n	8009796 <__kernel_rem_pio2+0x1c6>
 8009926:	f108 32ff 	add.w	r2, r8, #4294967295
 800992a:	ab0c      	add	r3, sp, #48	@ 0x30
 800992c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009930:	f3c3 0315 	ubfx	r3, r3, #0, #22
 8009934:	e7f3      	b.n	800991e <__kernel_rem_pio2+0x34e>
 8009936:	a90c      	add	r1, sp, #48	@ 0x30
 8009938:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 800993c:	3b01      	subs	r3, #1
 800993e:	430a      	orrs	r2, r1
 8009940:	e785      	b.n	800984e <__kernel_rem_pio2+0x27e>
 8009942:	3401      	adds	r4, #1
 8009944:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 8009948:	2a00      	cmp	r2, #0
 800994a:	d0fa      	beq.n	8009942 <__kernel_rem_pio2+0x372>
 800994c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800994e:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8009952:	eb0d 0503 	add.w	r5, sp, r3
 8009956:	9b06      	ldr	r3, [sp, #24]
 8009958:	aa20      	add	r2, sp, #128	@ 0x80
 800995a:	4443      	add	r3, r8
 800995c:	f108 0701 	add.w	r7, r8, #1
 8009960:	3d98      	subs	r5, #152	@ 0x98
 8009962:	eb02 06c3 	add.w	r6, r2, r3, lsl #3
 8009966:	4444      	add	r4, r8
 8009968:	42bc      	cmp	r4, r7
 800996a:	da04      	bge.n	8009976 <__kernel_rem_pio2+0x3a6>
 800996c:	46a0      	mov	r8, r4
 800996e:	e6a2      	b.n	80096b6 <__kernel_rem_pio2+0xe6>
 8009970:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009972:	2401      	movs	r4, #1
 8009974:	e7e6      	b.n	8009944 <__kernel_rem_pio2+0x374>
 8009976:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009978:	f853 0027 	ldr.w	r0, [r3, r7, lsl #2]
 800997c:	f7f6 fdd2 	bl	8000524 <__aeabi_i2d>
 8009980:	ed9f 7baf 	vldr	d7, [pc, #700]	@ 8009c40 <__kernel_rem_pio2+0x670>
 8009984:	e8e6 0102 	strd	r0, r1, [r6], #8
 8009988:	ed8d 7b02 	vstr	d7, [sp, #8]
 800998c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8009990:	46b2      	mov	sl, r6
 8009992:	f04f 0800 	mov.w	r8, #0
 8009996:	9b05      	ldr	r3, [sp, #20]
 8009998:	4598      	cmp	r8, r3
 800999a:	dd05      	ble.n	80099a8 <__kernel_rem_pio2+0x3d8>
 800999c:	ed9d 7b02 	vldr	d7, [sp, #8]
 80099a0:	3701      	adds	r7, #1
 80099a2:	eca5 7b02 	vstmia	r5!, {d7}
 80099a6:	e7df      	b.n	8009968 <__kernel_rem_pio2+0x398>
 80099a8:	e97a 2302 	ldrd	r2, r3, [sl, #-8]!
 80099ac:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 80099b0:	f7f6 fe22 	bl	80005f8 <__aeabi_dmul>
 80099b4:	4602      	mov	r2, r0
 80099b6:	460b      	mov	r3, r1
 80099b8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80099bc:	f7f6 fc66 	bl	800028c <__adddf3>
 80099c0:	f108 0801 	add.w	r8, r8, #1
 80099c4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80099c8:	e7e5      	b.n	8009996 <__kernel_rem_pio2+0x3c6>
 80099ca:	f1cb 0000 	rsb	r0, fp, #0
 80099ce:	ec47 6b10 	vmov	d0, r6, r7
 80099d2:	f000 f94d 	bl	8009c70 <scalbn>
 80099d6:	ec55 4b10 	vmov	r4, r5, d0
 80099da:	4b9b      	ldr	r3, [pc, #620]	@ (8009c48 <__kernel_rem_pio2+0x678>)
 80099dc:	2200      	movs	r2, #0
 80099de:	4620      	mov	r0, r4
 80099e0:	4629      	mov	r1, r5
 80099e2:	f7f7 f88f 	bl	8000b04 <__aeabi_dcmpge>
 80099e6:	b300      	cbz	r0, 8009a2a <__kernel_rem_pio2+0x45a>
 80099e8:	4b98      	ldr	r3, [pc, #608]	@ (8009c4c <__kernel_rem_pio2+0x67c>)
 80099ea:	2200      	movs	r2, #0
 80099ec:	4620      	mov	r0, r4
 80099ee:	4629      	mov	r1, r5
 80099f0:	f7f6 fe02 	bl	80005f8 <__aeabi_dmul>
 80099f4:	f7f7 f8b0 	bl	8000b58 <__aeabi_d2iz>
 80099f8:	4606      	mov	r6, r0
 80099fa:	f7f6 fd93 	bl	8000524 <__aeabi_i2d>
 80099fe:	4b92      	ldr	r3, [pc, #584]	@ (8009c48 <__kernel_rem_pio2+0x678>)
 8009a00:	2200      	movs	r2, #0
 8009a02:	f7f6 fdf9 	bl	80005f8 <__aeabi_dmul>
 8009a06:	460b      	mov	r3, r1
 8009a08:	4602      	mov	r2, r0
 8009a0a:	4629      	mov	r1, r5
 8009a0c:	4620      	mov	r0, r4
 8009a0e:	f7f6 fc3b 	bl	8000288 <__aeabi_dsub>
 8009a12:	f7f7 f8a1 	bl	8000b58 <__aeabi_d2iz>
 8009a16:	ab0c      	add	r3, sp, #48	@ 0x30
 8009a18:	f10b 0b18 	add.w	fp, fp, #24
 8009a1c:	f843 0028 	str.w	r0, [r3, r8, lsl #2]
 8009a20:	f108 0801 	add.w	r8, r8, #1
 8009a24:	f843 6028 	str.w	r6, [r3, r8, lsl #2]
 8009a28:	e720      	b.n	800986c <__kernel_rem_pio2+0x29c>
 8009a2a:	4620      	mov	r0, r4
 8009a2c:	4629      	mov	r1, r5
 8009a2e:	f7f7 f893 	bl	8000b58 <__aeabi_d2iz>
 8009a32:	ab0c      	add	r3, sp, #48	@ 0x30
 8009a34:	f843 0028 	str.w	r0, [r3, r8, lsl #2]
 8009a38:	e718      	b.n	800986c <__kernel_rem_pio2+0x29c>
 8009a3a:	ab0c      	add	r3, sp, #48	@ 0x30
 8009a3c:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 8009a40:	f7f6 fd70 	bl	8000524 <__aeabi_i2d>
 8009a44:	4622      	mov	r2, r4
 8009a46:	462b      	mov	r3, r5
 8009a48:	f7f6 fdd6 	bl	80005f8 <__aeabi_dmul>
 8009a4c:	4652      	mov	r2, sl
 8009a4e:	e967 0102 	strd	r0, r1, [r7, #-8]!
 8009a52:	465b      	mov	r3, fp
 8009a54:	4620      	mov	r0, r4
 8009a56:	4629      	mov	r1, r5
 8009a58:	f7f6 fdce 	bl	80005f8 <__aeabi_dmul>
 8009a5c:	3e01      	subs	r6, #1
 8009a5e:	4604      	mov	r4, r0
 8009a60:	460d      	mov	r5, r1
 8009a62:	e716      	b.n	8009892 <__kernel_rem_pio2+0x2c2>
 8009a64:	9906      	ldr	r1, [sp, #24]
 8009a66:	e8f1 2302 	ldrd	r2, r3, [r1], #8
 8009a6a:	9106      	str	r1, [sp, #24]
 8009a6c:	e8f7 0102 	ldrd	r0, r1, [r7], #8
 8009a70:	f7f6 fdc2 	bl	80005f8 <__aeabi_dmul>
 8009a74:	4602      	mov	r2, r0
 8009a76:	460b      	mov	r3, r1
 8009a78:	4650      	mov	r0, sl
 8009a7a:	4659      	mov	r1, fp
 8009a7c:	f7f6 fc06 	bl	800028c <__adddf3>
 8009a80:	3601      	adds	r6, #1
 8009a82:	4682      	mov	sl, r0
 8009a84:	468b      	mov	fp, r1
 8009a86:	9b00      	ldr	r3, [sp, #0]
 8009a88:	429e      	cmp	r6, r3
 8009a8a:	dc01      	bgt.n	8009a90 <__kernel_rem_pio2+0x4c0>
 8009a8c:	42ae      	cmp	r6, r5
 8009a8e:	dde9      	ble.n	8009a64 <__kernel_rem_pio2+0x494>
 8009a90:	ab48      	add	r3, sp, #288	@ 0x120
 8009a92:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 8009a96:	e9c5 ab00 	strd	sl, fp, [r5]
 8009a9a:	3c01      	subs	r4, #1
 8009a9c:	e6fd      	b.n	800989a <__kernel_rem_pio2+0x2ca>
 8009a9e:	9ba4      	ldr	r3, [sp, #656]	@ 0x290
 8009aa0:	2b02      	cmp	r3, #2
 8009aa2:	dc0b      	bgt.n	8009abc <__kernel_rem_pio2+0x4ec>
 8009aa4:	2b00      	cmp	r3, #0
 8009aa6:	dc35      	bgt.n	8009b14 <__kernel_rem_pio2+0x544>
 8009aa8:	d059      	beq.n	8009b5e <__kernel_rem_pio2+0x58e>
 8009aaa:	9b02      	ldr	r3, [sp, #8]
 8009aac:	f003 0007 	and.w	r0, r3, #7
 8009ab0:	f50d 7d19 	add.w	sp, sp, #612	@ 0x264
 8009ab4:	ecbd 8b02 	vpop	{d8}
 8009ab8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009abc:	9ba4      	ldr	r3, [sp, #656]	@ 0x290
 8009abe:	2b03      	cmp	r3, #3
 8009ac0:	d1f3      	bne.n	8009aaa <__kernel_rem_pio2+0x4da>
 8009ac2:	9b05      	ldr	r3, [sp, #20]
 8009ac4:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8009ac8:	eb0d 0403 	add.w	r4, sp, r3
 8009acc:	f5a4 74a4 	sub.w	r4, r4, #328	@ 0x148
 8009ad0:	4625      	mov	r5, r4
 8009ad2:	46c2      	mov	sl, r8
 8009ad4:	f1ba 0f00 	cmp.w	sl, #0
 8009ad8:	dc69      	bgt.n	8009bae <__kernel_rem_pio2+0x5de>
 8009ada:	4645      	mov	r5, r8
 8009adc:	2d01      	cmp	r5, #1
 8009ade:	f300 8087 	bgt.w	8009bf0 <__kernel_rem_pio2+0x620>
 8009ae2:	9c05      	ldr	r4, [sp, #20]
 8009ae4:	ab48      	add	r3, sp, #288	@ 0x120
 8009ae6:	441c      	add	r4, r3
 8009ae8:	2000      	movs	r0, #0
 8009aea:	2100      	movs	r1, #0
 8009aec:	f1b8 0f01 	cmp.w	r8, #1
 8009af0:	f300 809c 	bgt.w	8009c2c <__kernel_rem_pio2+0x65c>
 8009af4:	e9dd 5648 	ldrd	r5, r6, [sp, #288]	@ 0x120
 8009af8:	e9dd 784a 	ldrd	r7, r8, [sp, #296]	@ 0x128
 8009afc:	f1b9 0f00 	cmp.w	r9, #0
 8009b00:	f040 80a6 	bne.w	8009c50 <__kernel_rem_pio2+0x680>
 8009b04:	9b04      	ldr	r3, [sp, #16]
 8009b06:	e9c3 5600 	strd	r5, r6, [r3]
 8009b0a:	e9c3 7802 	strd	r7, r8, [r3, #8]
 8009b0e:	e9c3 0104 	strd	r0, r1, [r3, #16]
 8009b12:	e7ca      	b.n	8009aaa <__kernel_rem_pio2+0x4da>
 8009b14:	9d05      	ldr	r5, [sp, #20]
 8009b16:	ab48      	add	r3, sp, #288	@ 0x120
 8009b18:	441d      	add	r5, r3
 8009b1a:	4644      	mov	r4, r8
 8009b1c:	2000      	movs	r0, #0
 8009b1e:	2100      	movs	r1, #0
 8009b20:	2c00      	cmp	r4, #0
 8009b22:	da35      	bge.n	8009b90 <__kernel_rem_pio2+0x5c0>
 8009b24:	f1b9 0f00 	cmp.w	r9, #0
 8009b28:	d038      	beq.n	8009b9c <__kernel_rem_pio2+0x5cc>
 8009b2a:	4602      	mov	r2, r0
 8009b2c:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8009b30:	9c04      	ldr	r4, [sp, #16]
 8009b32:	e9c4 2300 	strd	r2, r3, [r4]
 8009b36:	4602      	mov	r2, r0
 8009b38:	460b      	mov	r3, r1
 8009b3a:	e9dd 0148 	ldrd	r0, r1, [sp, #288]	@ 0x120
 8009b3e:	f7f6 fba3 	bl	8000288 <__aeabi_dsub>
 8009b42:	ad4a      	add	r5, sp, #296	@ 0x128
 8009b44:	2401      	movs	r4, #1
 8009b46:	45a0      	cmp	r8, r4
 8009b48:	da2b      	bge.n	8009ba2 <__kernel_rem_pio2+0x5d2>
 8009b4a:	f1b9 0f00 	cmp.w	r9, #0
 8009b4e:	d002      	beq.n	8009b56 <__kernel_rem_pio2+0x586>
 8009b50:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8009b54:	4619      	mov	r1, r3
 8009b56:	9b04      	ldr	r3, [sp, #16]
 8009b58:	e9c3 0102 	strd	r0, r1, [r3, #8]
 8009b5c:	e7a5      	b.n	8009aaa <__kernel_rem_pio2+0x4da>
 8009b5e:	9c05      	ldr	r4, [sp, #20]
 8009b60:	ab48      	add	r3, sp, #288	@ 0x120
 8009b62:	441c      	add	r4, r3
 8009b64:	2000      	movs	r0, #0
 8009b66:	2100      	movs	r1, #0
 8009b68:	f1b8 0f00 	cmp.w	r8, #0
 8009b6c:	da09      	bge.n	8009b82 <__kernel_rem_pio2+0x5b2>
 8009b6e:	f1b9 0f00 	cmp.w	r9, #0
 8009b72:	d002      	beq.n	8009b7a <__kernel_rem_pio2+0x5aa>
 8009b74:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8009b78:	4619      	mov	r1, r3
 8009b7a:	9b04      	ldr	r3, [sp, #16]
 8009b7c:	e9c3 0100 	strd	r0, r1, [r3]
 8009b80:	e793      	b.n	8009aaa <__kernel_rem_pio2+0x4da>
 8009b82:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 8009b86:	f7f6 fb81 	bl	800028c <__adddf3>
 8009b8a:	f108 38ff 	add.w	r8, r8, #4294967295
 8009b8e:	e7eb      	b.n	8009b68 <__kernel_rem_pio2+0x598>
 8009b90:	e975 2302 	ldrd	r2, r3, [r5, #-8]!
 8009b94:	f7f6 fb7a 	bl	800028c <__adddf3>
 8009b98:	3c01      	subs	r4, #1
 8009b9a:	e7c1      	b.n	8009b20 <__kernel_rem_pio2+0x550>
 8009b9c:	4602      	mov	r2, r0
 8009b9e:	460b      	mov	r3, r1
 8009ba0:	e7c6      	b.n	8009b30 <__kernel_rem_pio2+0x560>
 8009ba2:	e8f5 2302 	ldrd	r2, r3, [r5], #8
 8009ba6:	f7f6 fb71 	bl	800028c <__adddf3>
 8009baa:	3401      	adds	r4, #1
 8009bac:	e7cb      	b.n	8009b46 <__kernel_rem_pio2+0x576>
 8009bae:	ed35 7b02 	vldmdb	r5!, {d7}
 8009bb2:	ed8d 7b00 	vstr	d7, [sp]
 8009bb6:	ed95 7b02 	vldr	d7, [r5, #8]
 8009bba:	e9dd 0100 	ldrd	r0, r1, [sp]
 8009bbe:	ec53 2b17 	vmov	r2, r3, d7
 8009bc2:	ed8d 7b06 	vstr	d7, [sp, #24]
 8009bc6:	f7f6 fb61 	bl	800028c <__adddf3>
 8009bca:	4602      	mov	r2, r0
 8009bcc:	460b      	mov	r3, r1
 8009bce:	4606      	mov	r6, r0
 8009bd0:	460f      	mov	r7, r1
 8009bd2:	e9dd 0100 	ldrd	r0, r1, [sp]
 8009bd6:	f7f6 fb57 	bl	8000288 <__aeabi_dsub>
 8009bda:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8009bde:	f7f6 fb55 	bl	800028c <__adddf3>
 8009be2:	f10a 3aff 	add.w	sl, sl, #4294967295
 8009be6:	e9c5 0102 	strd	r0, r1, [r5, #8]
 8009bea:	e9c5 6700 	strd	r6, r7, [r5]
 8009bee:	e771      	b.n	8009ad4 <__kernel_rem_pio2+0x504>
 8009bf0:	ed34 7b02 	vldmdb	r4!, {d7}
 8009bf4:	e9d4 ab02 	ldrd	sl, fp, [r4, #8]
 8009bf8:	ec51 0b17 	vmov	r0, r1, d7
 8009bfc:	4652      	mov	r2, sl
 8009bfe:	465b      	mov	r3, fp
 8009c00:	ed8d 7b00 	vstr	d7, [sp]
 8009c04:	f7f6 fb42 	bl	800028c <__adddf3>
 8009c08:	4602      	mov	r2, r0
 8009c0a:	460b      	mov	r3, r1
 8009c0c:	4606      	mov	r6, r0
 8009c0e:	460f      	mov	r7, r1
 8009c10:	e9dd 0100 	ldrd	r0, r1, [sp]
 8009c14:	f7f6 fb38 	bl	8000288 <__aeabi_dsub>
 8009c18:	4652      	mov	r2, sl
 8009c1a:	465b      	mov	r3, fp
 8009c1c:	f7f6 fb36 	bl	800028c <__adddf3>
 8009c20:	3d01      	subs	r5, #1
 8009c22:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8009c26:	e9c4 6700 	strd	r6, r7, [r4]
 8009c2a:	e757      	b.n	8009adc <__kernel_rem_pio2+0x50c>
 8009c2c:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 8009c30:	f7f6 fb2c 	bl	800028c <__adddf3>
 8009c34:	f108 38ff 	add.w	r8, r8, #4294967295
 8009c38:	e758      	b.n	8009aec <__kernel_rem_pio2+0x51c>
 8009c3a:	bf00      	nop
 8009c3c:	f3af 8000 	nop.w
	...
 8009c48:	41700000 	.word	0x41700000
 8009c4c:	3e700000 	.word	0x3e700000
 8009c50:	9b04      	ldr	r3, [sp, #16]
 8009c52:	9a04      	ldr	r2, [sp, #16]
 8009c54:	601d      	str	r5, [r3, #0]
 8009c56:	f106 4400 	add.w	r4, r6, #2147483648	@ 0x80000000
 8009c5a:	605c      	str	r4, [r3, #4]
 8009c5c:	609f      	str	r7, [r3, #8]
 8009c5e:	f108 4300 	add.w	r3, r8, #2147483648	@ 0x80000000
 8009c62:	60d3      	str	r3, [r2, #12]
 8009c64:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8009c68:	6110      	str	r0, [r2, #16]
 8009c6a:	6153      	str	r3, [r2, #20]
 8009c6c:	e71d      	b.n	8009aaa <__kernel_rem_pio2+0x4da>
 8009c6e:	bf00      	nop

08009c70 <scalbn>:
 8009c70:	b570      	push	{r4, r5, r6, lr}
 8009c72:	ec55 4b10 	vmov	r4, r5, d0
 8009c76:	f3c5 510a 	ubfx	r1, r5, #20, #11
 8009c7a:	4606      	mov	r6, r0
 8009c7c:	462b      	mov	r3, r5
 8009c7e:	b991      	cbnz	r1, 8009ca6 <scalbn+0x36>
 8009c80:	f025 4300 	bic.w	r3, r5, #2147483648	@ 0x80000000
 8009c84:	4323      	orrs	r3, r4
 8009c86:	d03b      	beq.n	8009d00 <scalbn+0x90>
 8009c88:	4b33      	ldr	r3, [pc, #204]	@ (8009d58 <scalbn+0xe8>)
 8009c8a:	4620      	mov	r0, r4
 8009c8c:	4629      	mov	r1, r5
 8009c8e:	2200      	movs	r2, #0
 8009c90:	f7f6 fcb2 	bl	80005f8 <__aeabi_dmul>
 8009c94:	4b31      	ldr	r3, [pc, #196]	@ (8009d5c <scalbn+0xec>)
 8009c96:	429e      	cmp	r6, r3
 8009c98:	4604      	mov	r4, r0
 8009c9a:	460d      	mov	r5, r1
 8009c9c:	da0f      	bge.n	8009cbe <scalbn+0x4e>
 8009c9e:	a326      	add	r3, pc, #152	@ (adr r3, 8009d38 <scalbn+0xc8>)
 8009ca0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009ca4:	e01e      	b.n	8009ce4 <scalbn+0x74>
 8009ca6:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 8009caa:	4291      	cmp	r1, r2
 8009cac:	d10b      	bne.n	8009cc6 <scalbn+0x56>
 8009cae:	4622      	mov	r2, r4
 8009cb0:	4620      	mov	r0, r4
 8009cb2:	4629      	mov	r1, r5
 8009cb4:	f7f6 faea 	bl	800028c <__adddf3>
 8009cb8:	4604      	mov	r4, r0
 8009cba:	460d      	mov	r5, r1
 8009cbc:	e020      	b.n	8009d00 <scalbn+0x90>
 8009cbe:	460b      	mov	r3, r1
 8009cc0:	f3c1 510a 	ubfx	r1, r1, #20, #11
 8009cc4:	3936      	subs	r1, #54	@ 0x36
 8009cc6:	f24c 3250 	movw	r2, #50000	@ 0xc350
 8009cca:	4296      	cmp	r6, r2
 8009ccc:	dd0d      	ble.n	8009cea <scalbn+0x7a>
 8009cce:	2d00      	cmp	r5, #0
 8009cd0:	a11b      	add	r1, pc, #108	@ (adr r1, 8009d40 <scalbn+0xd0>)
 8009cd2:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009cd6:	da02      	bge.n	8009cde <scalbn+0x6e>
 8009cd8:	a11b      	add	r1, pc, #108	@ (adr r1, 8009d48 <scalbn+0xd8>)
 8009cda:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009cde:	a318      	add	r3, pc, #96	@ (adr r3, 8009d40 <scalbn+0xd0>)
 8009ce0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009ce4:	f7f6 fc88 	bl	80005f8 <__aeabi_dmul>
 8009ce8:	e7e6      	b.n	8009cb8 <scalbn+0x48>
 8009cea:	1872      	adds	r2, r6, r1
 8009cec:	f240 71fe 	movw	r1, #2046	@ 0x7fe
 8009cf0:	428a      	cmp	r2, r1
 8009cf2:	dcec      	bgt.n	8009cce <scalbn+0x5e>
 8009cf4:	2a00      	cmp	r2, #0
 8009cf6:	dd06      	ble.n	8009d06 <scalbn+0x96>
 8009cf8:	f36f 531e 	bfc	r3, #20, #11
 8009cfc:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8009d00:	ec45 4b10 	vmov	d0, r4, r5
 8009d04:	bd70      	pop	{r4, r5, r6, pc}
 8009d06:	f112 0f35 	cmn.w	r2, #53	@ 0x35
 8009d0a:	da08      	bge.n	8009d1e <scalbn+0xae>
 8009d0c:	2d00      	cmp	r5, #0
 8009d0e:	a10a      	add	r1, pc, #40	@ (adr r1, 8009d38 <scalbn+0xc8>)
 8009d10:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009d14:	dac3      	bge.n	8009c9e <scalbn+0x2e>
 8009d16:	a10e      	add	r1, pc, #56	@ (adr r1, 8009d50 <scalbn+0xe0>)
 8009d18:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009d1c:	e7bf      	b.n	8009c9e <scalbn+0x2e>
 8009d1e:	3236      	adds	r2, #54	@ 0x36
 8009d20:	f36f 531e 	bfc	r3, #20, #11
 8009d24:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8009d28:	4620      	mov	r0, r4
 8009d2a:	4b0d      	ldr	r3, [pc, #52]	@ (8009d60 <scalbn+0xf0>)
 8009d2c:	4629      	mov	r1, r5
 8009d2e:	2200      	movs	r2, #0
 8009d30:	e7d8      	b.n	8009ce4 <scalbn+0x74>
 8009d32:	bf00      	nop
 8009d34:	f3af 8000 	nop.w
 8009d38:	c2f8f359 	.word	0xc2f8f359
 8009d3c:	01a56e1f 	.word	0x01a56e1f
 8009d40:	8800759c 	.word	0x8800759c
 8009d44:	7e37e43c 	.word	0x7e37e43c
 8009d48:	8800759c 	.word	0x8800759c
 8009d4c:	fe37e43c 	.word	0xfe37e43c
 8009d50:	c2f8f359 	.word	0xc2f8f359
 8009d54:	81a56e1f 	.word	0x81a56e1f
 8009d58:	43500000 	.word	0x43500000
 8009d5c:	ffff3cb0 	.word	0xffff3cb0
 8009d60:	3c900000 	.word	0x3c900000
 8009d64:	00000000 	.word	0x00000000

08009d68 <floor>:
 8009d68:	ec51 0b10 	vmov	r0, r1, d0
 8009d6c:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8009d70:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009d74:	f2a3 36ff 	subw	r6, r3, #1023	@ 0x3ff
 8009d78:	2e13      	cmp	r6, #19
 8009d7a:	460c      	mov	r4, r1
 8009d7c:	4605      	mov	r5, r0
 8009d7e:	4680      	mov	r8, r0
 8009d80:	dc34      	bgt.n	8009dec <floor+0x84>
 8009d82:	2e00      	cmp	r6, #0
 8009d84:	da17      	bge.n	8009db6 <floor+0x4e>
 8009d86:	a332      	add	r3, pc, #200	@ (adr r3, 8009e50 <floor+0xe8>)
 8009d88:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009d8c:	f7f6 fa7e 	bl	800028c <__adddf3>
 8009d90:	2200      	movs	r2, #0
 8009d92:	2300      	movs	r3, #0
 8009d94:	f7f6 fec0 	bl	8000b18 <__aeabi_dcmpgt>
 8009d98:	b150      	cbz	r0, 8009db0 <floor+0x48>
 8009d9a:	2c00      	cmp	r4, #0
 8009d9c:	da55      	bge.n	8009e4a <floor+0xe2>
 8009d9e:	f024 4400 	bic.w	r4, r4, #2147483648	@ 0x80000000
 8009da2:	432c      	orrs	r4, r5
 8009da4:	2500      	movs	r5, #0
 8009da6:	42ac      	cmp	r4, r5
 8009da8:	4c2b      	ldr	r4, [pc, #172]	@ (8009e58 <floor+0xf0>)
 8009daa:	bf08      	it	eq
 8009dac:	f04f 4400 	moveq.w	r4, #2147483648	@ 0x80000000
 8009db0:	4621      	mov	r1, r4
 8009db2:	4628      	mov	r0, r5
 8009db4:	e023      	b.n	8009dfe <floor+0x96>
 8009db6:	4f29      	ldr	r7, [pc, #164]	@ (8009e5c <floor+0xf4>)
 8009db8:	4137      	asrs	r7, r6
 8009dba:	ea01 0307 	and.w	r3, r1, r7
 8009dbe:	4303      	orrs	r3, r0
 8009dc0:	d01d      	beq.n	8009dfe <floor+0x96>
 8009dc2:	a323      	add	r3, pc, #140	@ (adr r3, 8009e50 <floor+0xe8>)
 8009dc4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009dc8:	f7f6 fa60 	bl	800028c <__adddf3>
 8009dcc:	2200      	movs	r2, #0
 8009dce:	2300      	movs	r3, #0
 8009dd0:	f7f6 fea2 	bl	8000b18 <__aeabi_dcmpgt>
 8009dd4:	2800      	cmp	r0, #0
 8009dd6:	d0eb      	beq.n	8009db0 <floor+0x48>
 8009dd8:	2c00      	cmp	r4, #0
 8009dda:	bfbe      	ittt	lt
 8009ddc:	f44f 1380 	movlt.w	r3, #1048576	@ 0x100000
 8009de0:	4133      	asrlt	r3, r6
 8009de2:	18e4      	addlt	r4, r4, r3
 8009de4:	ea24 0407 	bic.w	r4, r4, r7
 8009de8:	2500      	movs	r5, #0
 8009dea:	e7e1      	b.n	8009db0 <floor+0x48>
 8009dec:	2e33      	cmp	r6, #51	@ 0x33
 8009dee:	dd0a      	ble.n	8009e06 <floor+0x9e>
 8009df0:	f5b6 6f80 	cmp.w	r6, #1024	@ 0x400
 8009df4:	d103      	bne.n	8009dfe <floor+0x96>
 8009df6:	4602      	mov	r2, r0
 8009df8:	460b      	mov	r3, r1
 8009dfa:	f7f6 fa47 	bl	800028c <__adddf3>
 8009dfe:	ec41 0b10 	vmov	d0, r0, r1
 8009e02:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009e06:	f2a3 4313 	subw	r3, r3, #1043	@ 0x413
 8009e0a:	f04f 37ff 	mov.w	r7, #4294967295
 8009e0e:	40df      	lsrs	r7, r3
 8009e10:	4207      	tst	r7, r0
 8009e12:	d0f4      	beq.n	8009dfe <floor+0x96>
 8009e14:	a30e      	add	r3, pc, #56	@ (adr r3, 8009e50 <floor+0xe8>)
 8009e16:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009e1a:	f7f6 fa37 	bl	800028c <__adddf3>
 8009e1e:	2200      	movs	r2, #0
 8009e20:	2300      	movs	r3, #0
 8009e22:	f7f6 fe79 	bl	8000b18 <__aeabi_dcmpgt>
 8009e26:	2800      	cmp	r0, #0
 8009e28:	d0c2      	beq.n	8009db0 <floor+0x48>
 8009e2a:	2c00      	cmp	r4, #0
 8009e2c:	da0a      	bge.n	8009e44 <floor+0xdc>
 8009e2e:	2e14      	cmp	r6, #20
 8009e30:	d101      	bne.n	8009e36 <floor+0xce>
 8009e32:	3401      	adds	r4, #1
 8009e34:	e006      	b.n	8009e44 <floor+0xdc>
 8009e36:	f1c6 0634 	rsb	r6, r6, #52	@ 0x34
 8009e3a:	2301      	movs	r3, #1
 8009e3c:	40b3      	lsls	r3, r6
 8009e3e:	441d      	add	r5, r3
 8009e40:	4545      	cmp	r5, r8
 8009e42:	d3f6      	bcc.n	8009e32 <floor+0xca>
 8009e44:	ea25 0507 	bic.w	r5, r5, r7
 8009e48:	e7b2      	b.n	8009db0 <floor+0x48>
 8009e4a:	2500      	movs	r5, #0
 8009e4c:	462c      	mov	r4, r5
 8009e4e:	e7af      	b.n	8009db0 <floor+0x48>
 8009e50:	8800759c 	.word	0x8800759c
 8009e54:	7e37e43c 	.word	0x7e37e43c
 8009e58:	bff00000 	.word	0xbff00000
 8009e5c:	000fffff 	.word	0x000fffff

08009e60 <_init>:
 8009e60:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009e62:	bf00      	nop
 8009e64:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009e66:	bc08      	pop	{r3}
 8009e68:	469e      	mov	lr, r3
 8009e6a:	4770      	bx	lr

08009e6c <_fini>:
 8009e6c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009e6e:	bf00      	nop
 8009e70:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009e72:	bc08      	pop	{r3}
 8009e74:	469e      	mov	lr, r3
 8009e76:	4770      	bx	lr
