# CRC-Transmitter
In this project, I have implemented Cyclic Redundancy Check Algorithm on Verilog Hardware Description Language(HDL) to transmit data appended with a redundant 16-bit check data. 
