<stg><name>dense_latency<ap_fixed,ap_fixed<18,6,5,3,0>,config2>.0.0.0.0.0.0.0.0.0</name>


<trans_list>

<trans id="73" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="3" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
arrayctor.loop1.preheader:0  %data_V_read_2 = call i36 @_ssdm_op_Read.ap_auto.i36(i36 %data_V_read)

]]></Node>
<StgValue><ssdm name="data_V_read_2"/></StgValue>
</operation>

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="18" op_0_bw="36">
<![CDATA[
arrayctor.loop1.preheader:3  %tmp = trunc i36 %data_V_read_2 to i18

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="21" op_0_bw="18">
<![CDATA[
arrayctor.loop1.preheader:4  %r_V_cast7 = sext i18 %tmp to i21

]]></Node>
<StgValue><ssdm name="r_V_cast7"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="29" op_0_bw="18">
<![CDATA[
arrayctor.loop1.preheader:5  %r_V_cast6 = sext i18 %tmp to i29

]]></Node>
<StgValue><ssdm name="r_V_cast6"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="30" op_0_bw="18">
<![CDATA[
arrayctor.loop1.preheader:6  %r_V_cast = sext i18 %tmp to i30

]]></Node>
<StgValue><ssdm name="r_V_cast"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
arrayctor.loop1.preheader:7  %r_V_s = mul i30 -1961, %r_V_cast

]]></Node>
<StgValue><ssdm name="r_V_s"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="18" op_0_bw="18" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop1.preheader:8  %tmp_3 = call i18 @_ssdm_op_PartSelect.i18.i30.i32.i32(i30 %r_V_s, i32 12, i32 29)

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
arrayctor.loop1.preheader:9  %r_V_10_0_1 = mul i30 4863, %r_V_cast

]]></Node>
<StgValue><ssdm name="r_V_10_0_1"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="18" op_0_bw="18" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop1.preheader:10  %tmp_33_0_1 = call i18 @_ssdm_op_PartSelect.i18.i30.i32.i32(i30 %r_V_10_0_1, i32 12, i32 29)

]]></Node>
<StgValue><ssdm name="tmp_33_0_1"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
arrayctor.loop1.preheader:11  %r_V_10_0_2 = mul i29 -810, %r_V_cast6

]]></Node>
<StgValue><ssdm name="r_V_10_0_2"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="17" op_0_bw="17" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop1.preheader:12  %tmp_s = call i17 @_ssdm_op_PartSelect.i17.i29.i32.i32(i29 %r_V_10_0_2, i32 12, i32 28)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
arrayctor.loop1.preheader:14  %r_V_10_0_3 = mul i30 -1434, %r_V_cast

]]></Node>
<StgValue><ssdm name="r_V_10_0_3"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="18" op_0_bw="18" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop1.preheader:15  %tmp_33_0_3 = call i18 @_ssdm_op_PartSelect.i18.i30.i32.i32(i30 %r_V_10_0_3, i32 12, i32 29)

]]></Node>
<StgValue><ssdm name="tmp_33_0_3"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="20" op_0_bw="20" op_1_bw="18" op_2_bw="2">
<![CDATA[
arrayctor.loop1.preheader:16  %tmp_22 = call i20 @_ssdm_op_BitConcatenate.i20.i18.i2(i18 %tmp, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="21" op_0_bw="20">
<![CDATA[
arrayctor.loop1.preheader:17  %p_shl = sext i20 %tmp_22 to i21

]]></Node>
<StgValue><ssdm name="p_shl"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
arrayctor.loop1.preheader:18  %r_V_10_0_4 = sub i21 %r_V_cast7, %p_shl

]]></Node>
<StgValue><ssdm name="r_V_10_0_4"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="9" op_0_bw="9" op_1_bw="21" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop1.preheader:19  %tmp_18 = call i9 @_ssdm_op_PartSelect.i9.i21.i32.i32(i21 %r_V_10_0_4, i32 12, i32 20)

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
arrayctor.loop1.preheader:21  %r_V_10_0_5 = mul i30 -2206, %r_V_cast

]]></Node>
<StgValue><ssdm name="r_V_10_0_5"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="18" op_0_bw="18" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop1.preheader:22  %tmp_33_0_5 = call i18 @_ssdm_op_PartSelect.i18.i30.i32.i32(i30 %r_V_10_0_5, i32 12, i32 29)

]]></Node>
<StgValue><ssdm name="tmp_33_0_5"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
arrayctor.loop1.preheader:23  %r_V_10_0_6 = mul i30 4215, %r_V_cast

]]></Node>
<StgValue><ssdm name="r_V_10_0_6"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="18" op_0_bw="18" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop1.preheader:24  %tmp_33_0_6 = call i18 @_ssdm_op_PartSelect.i18.i30.i32.i32(i30 %r_V_10_0_6, i32 12, i32 29)

]]></Node>
<StgValue><ssdm name="tmp_33_0_6"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
arrayctor.loop1.preheader:25  %r_V_10_0_7 = mul i30 4896, %r_V_cast

]]></Node>
<StgValue><ssdm name="r_V_10_0_7"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="18" op_0_bw="18" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop1.preheader:26  %tmp_33_0_7 = call i18 @_ssdm_op_PartSelect.i18.i30.i32.i32(i30 %r_V_10_0_7, i32 12, i32 29)

]]></Node>
<StgValue><ssdm name="tmp_33_0_7"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="18" op_0_bw="18" op_1_bw="36" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop1.preheader:27  %tmp_2 = call i18 @_ssdm_op_PartSelect.i18.i36.i32.i32(i36 %data_V_read_2, i32 18, i32 35)

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="28" op_0_bw="18">
<![CDATA[
arrayctor.loop1.preheader:28  %r_V_1_cast5 = sext i18 %tmp_2 to i28

]]></Node>
<StgValue><ssdm name="r_V_1_cast5"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="30" op_0_bw="18">
<![CDATA[
arrayctor.loop1.preheader:29  %r_V_1_cast = sext i18 %tmp_2 to i30

]]></Node>
<StgValue><ssdm name="r_V_1_cast"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
arrayctor.loop1.preheader:30  %r_V_10_1 = mul i30 1258, %r_V_1_cast

]]></Node>
<StgValue><ssdm name="r_V_10_1"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="18" op_0_bw="18" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop1.preheader:31  %tmp_33_1 = call i18 @_ssdm_op_PartSelect.i18.i30.i32.i32(i30 %r_V_10_1, i32 12, i32 29)

]]></Node>
<StgValue><ssdm name="tmp_33_1"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
arrayctor.loop1.preheader:32  %r_V_10_1_1 = mul i30 4406, %r_V_1_cast

]]></Node>
<StgValue><ssdm name="r_V_10_1_1"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="18" op_0_bw="18" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop1.preheader:33  %tmp_33_1_1 = call i18 @_ssdm_op_PartSelect.i18.i30.i32.i32(i30 %r_V_10_1_1, i32 12, i32 29)

]]></Node>
<StgValue><ssdm name="tmp_33_1_1"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
arrayctor.loop1.preheader:34  %r_V_10_1_2 = mul i30 -2950, %r_V_1_cast

]]></Node>
<StgValue><ssdm name="r_V_10_1_2"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="18" op_0_bw="18" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop1.preheader:35  %tmp_33_1_2 = call i18 @_ssdm_op_PartSelect.i18.i30.i32.i32(i30 %r_V_10_1_2, i32 12, i32 29)

]]></Node>
<StgValue><ssdm name="tmp_33_1_2"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
arrayctor.loop1.preheader:36  %r_V_10_1_3 = mul i30 -1535, %r_V_1_cast

]]></Node>
<StgValue><ssdm name="r_V_10_1_3"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="18" op_0_bw="18" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop1.preheader:37  %tmp_33_1_3 = call i18 @_ssdm_op_PartSelect.i18.i30.i32.i32(i30 %r_V_10_1_3, i32 12, i32 29)

]]></Node>
<StgValue><ssdm name="tmp_33_1_3"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
arrayctor.loop1.preheader:38  %r_V_10_1_4 = mul i30 -1264, %r_V_1_cast

]]></Node>
<StgValue><ssdm name="r_V_10_1_4"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="18" op_0_bw="18" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop1.preheader:39  %tmp_33_1_4 = call i18 @_ssdm_op_PartSelect.i18.i30.i32.i32(i30 %r_V_10_1_4, i32 12, i32 29)

]]></Node>
<StgValue><ssdm name="tmp_33_1_4"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
arrayctor.loop1.preheader:40  %r_V_10_1_5 = mul i28 -261, %r_V_1_cast5

]]></Node>
<StgValue><ssdm name="r_V_10_1_5"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="16" op_0_bw="16" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop1.preheader:41  %tmp_20 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %r_V_10_1_5, i32 12, i32 27)

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
arrayctor.loop1.preheader:43  %r_V_10_1_6 = mul i30 3074, %r_V_1_cast

]]></Node>
<StgValue><ssdm name="r_V_10_1_6"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="18" op_0_bw="18" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop1.preheader:44  %tmp_33_1_6 = call i18 @_ssdm_op_PartSelect.i18.i30.i32.i32(i30 %r_V_10_1_6, i32 12, i32 29)

]]></Node>
<StgValue><ssdm name="tmp_33_1_6"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
arrayctor.loop1.preheader:45  %r_V_10_1_7 = mul i30 2107, %r_V_1_cast

]]></Node>
<StgValue><ssdm name="r_V_10_1_7"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="18" op_0_bw="18" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop1.preheader:46  %tmp_33_1_7 = call i18 @_ssdm_op_PartSelect.i18.i30.i32.i32(i30 %r_V_10_1_7, i32 12, i32 29)

]]></Node>
<StgValue><ssdm name="tmp_33_1_7"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
arrayctor.loop1.preheader:1  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str7) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
arrayctor.loop1.preheader:2  call void (...)* @_ssdm_op_SpecResourceLimit(i32 16, [4 x i8]* @p_str9, [1 x i8]* @p_str7, [1 x i8]* @p_str7, [1 x i8]* @p_str7) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="18" op_0_bw="17">
<![CDATA[
arrayctor.loop1.preheader:13  %tmp_17 = sext i17 %tmp_s to i18

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="18" op_0_bw="9">
<![CDATA[
arrayctor.loop1.preheader:20  %tmp_19 = sext i9 %tmp_18 to i18

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="18" op_0_bw="16">
<![CDATA[
arrayctor.loop1.preheader:42  %tmp_21 = sext i16 %tmp_20 to i18

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
arrayctor.loop1.preheader:47  %tmp1 = add i18 -102, %tmp_33_1

]]></Node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
arrayctor.loop1.preheader:48  %res_0_V_write_assign = add i18 %tmp_3, %tmp1

]]></Node>
<StgValue><ssdm name="res_0_V_write_assign"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
arrayctor.loop1.preheader:49  %tmp2 = add i18 -2915, %tmp_33_1_1

]]></Node>
<StgValue><ssdm name="tmp2"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
arrayctor.loop1.preheader:50  %acc_1_V = add i18 %tmp_33_0_1, %tmp2

]]></Node>
<StgValue><ssdm name="acc_1_V"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
arrayctor.loop1.preheader:51  %acc_2_V = add i18 %tmp_17, %tmp_33_1_2

]]></Node>
<StgValue><ssdm name="acc_2_V"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
arrayctor.loop1.preheader:52  %acc_3_V = add i18 %tmp_33_0_3, %tmp_33_1_3

]]></Node>
<StgValue><ssdm name="acc_3_V"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
arrayctor.loop1.preheader:53  %acc_4_V = add i18 %tmp_19, %tmp_33_1_4

]]></Node>
<StgValue><ssdm name="acc_4_V"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
arrayctor.loop1.preheader:54  %acc_5_V = add i18 %tmp_33_0_5, %tmp_21

]]></Node>
<StgValue><ssdm name="acc_5_V"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
arrayctor.loop1.preheader:55  %tmp3 = add i18 -3146, %tmp_33_1_6

]]></Node>
<StgValue><ssdm name="tmp3"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
arrayctor.loop1.preheader:56  %acc_6_V = add i18 %tmp_33_0_6, %tmp3

]]></Node>
<StgValue><ssdm name="acc_6_V"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
arrayctor.loop1.preheader:57  %tmp4 = add i18 -2854, %tmp_33_1_7

]]></Node>
<StgValue><ssdm name="tmp4"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
arrayctor.loop1.preheader:58  %acc_7_V = add i18 %tmp_33_0_7, %tmp4

]]></Node>
<StgValue><ssdm name="acc_7_V"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="144" op_0_bw="144" op_1_bw="18">
<![CDATA[
arrayctor.loop1.preheader:59  %mrv = insertvalue { i18, i18, i18, i18, i18, i18, i18, i18 } undef, i18 %res_0_V_write_assign, 0

]]></Node>
<StgValue><ssdm name="mrv"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="144" op_0_bw="144" op_1_bw="18">
<![CDATA[
arrayctor.loop1.preheader:60  %mrv_1 = insertvalue { i18, i18, i18, i18, i18, i18, i18, i18 } %mrv, i18 %acc_1_V, 1

]]></Node>
<StgValue><ssdm name="mrv_1"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="144" op_0_bw="144" op_1_bw="18">
<![CDATA[
arrayctor.loop1.preheader:61  %mrv_2 = insertvalue { i18, i18, i18, i18, i18, i18, i18, i18 } %mrv_1, i18 %acc_2_V, 2

]]></Node>
<StgValue><ssdm name="mrv_2"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="144" op_0_bw="144" op_1_bw="18">
<![CDATA[
arrayctor.loop1.preheader:62  %mrv_3 = insertvalue { i18, i18, i18, i18, i18, i18, i18, i18 } %mrv_2, i18 %acc_3_V, 3

]]></Node>
<StgValue><ssdm name="mrv_3"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="144" op_0_bw="144" op_1_bw="18">
<![CDATA[
arrayctor.loop1.preheader:63  %mrv_4 = insertvalue { i18, i18, i18, i18, i18, i18, i18, i18 } %mrv_3, i18 %acc_4_V, 4

]]></Node>
<StgValue><ssdm name="mrv_4"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="144" op_0_bw="144" op_1_bw="18">
<![CDATA[
arrayctor.loop1.preheader:64  %mrv_5 = insertvalue { i18, i18, i18, i18, i18, i18, i18, i18 } %mrv_4, i18 %acc_5_V, 5

]]></Node>
<StgValue><ssdm name="mrv_5"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="144" op_0_bw="144" op_1_bw="18">
<![CDATA[
arrayctor.loop1.preheader:65  %mrv_6 = insertvalue { i18, i18, i18, i18, i18, i18, i18, i18 } %mrv_5, i18 %acc_6_V, 6

]]></Node>
<StgValue><ssdm name="mrv_6"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="144" op_0_bw="144" op_1_bw="18">
<![CDATA[
arrayctor.loop1.preheader:66  %mrv_7 = insertvalue { i18, i18, i18, i18, i18, i18, i18, i18 } %mrv_6, i18 %acc_7_V, 7

]]></Node>
<StgValue><ssdm name="mrv_7"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="144">
<![CDATA[
arrayctor.loop1.preheader:67  ret { i18, i18, i18, i18, i18, i18, i18, i18 } %mrv_7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
