From 026248a29fce3e23c29a76e0239edabe2115e11a Mon Sep 17 00:00:00 2001
From: Steven Liu <steven.liu@rock-chips.com>
Date: Tue, 12 Jan 2021 15:34:55 +0800
Subject: [PATCH] ARM: dts: rockchip: Fix UART pull-ups on rk312x

Signed-off-by: Steven Liu <steven.liu@rock-chips.com>
Change-Id: I42c00d7e7777cd8ef1012f78aef049b39045b311
---
 arch/arm/boot/dts/rk312x.dtsi | 16 ++++++++++------
 1 file changed, 10 insertions(+), 6 deletions(-)

diff --git a/arch/arm/boot/dts/rk312x.dtsi b/arch/arm/boot/dts/rk312x.dtsi
index b8e7eef1e6c2..912b92aa492e 100644
--- a/arch/arm/boot/dts/rk312x.dtsi
+++ b/arch/arm/boot/dts/rk312x.dtsi
@@ -1288,6 +1288,10 @@
 			bias-pull-pin-default;
 		};
 
+		pcfg_pull_up: pcfg-pull-up {
+			bias-pull-up;
+		};
+
 		pcfg_output_high: pcfg-output-high {
 			output-high;
 		};
@@ -1412,8 +1416,8 @@
 
 		uart0 {
 			uart0_xfer: uart0-xfer {
-				rockchip,pins = <2 RK_PD2 2 &pcfg_pull_default>,
-						<2 RK_PD3 2 &pcfg_pull_none>;
+				rockchip,pins = <2 RK_PD2 2 &pcfg_pull_up>,
+						<2 RK_PD3 2 &pcfg_pull_up>;
 			};
 
 			uart0_cts: uart0-cts {
@@ -1427,8 +1431,8 @@
 
 		uart1 {
 			uart1_xfer: uart1-xfer {
-				rockchip,pins = <1 RK_PB1 2 &pcfg_pull_default>,
-						<1 RK_PB2 2 &pcfg_pull_default>;
+				rockchip,pins = <1 RK_PB1 2 &pcfg_pull_up>,
+						<1 RK_PB2 2 &pcfg_pull_up>;
 			};
 
 			uart1_cts: uart1-cts {
@@ -1442,8 +1446,8 @@
 
 		uart2 {
 			uart2_xfer: uart2-xfer {
-				rockchip,pins = <1 RK_PC2 2 &pcfg_pull_default>,
-						<1 RK_PC3 2 &pcfg_pull_none>;
+				rockchip,pins = <1 RK_PC2 2 &pcfg_pull_up>,
+						<1 RK_PC3 2 &pcfg_pull_up>;
 			};
 
 			uart2_cts: uart2-cts {
-- 
2.35.3

