// Generated by stratus_hls 19.10-p100  (91500.011111)
// Thu Jan 28 21:14:15 2021
// from avg_pool.cpp
#ifndef CYNTH_PART_avg_pool_avg_pool_rtl_h
#define CYNTH_PART_avg_pool_avg_pool_rtl_h

#include "systemc.h"
/* Include declarations of instantiated parts. */


/* Declaration of the synthesized module. */
struct avg_pool : public sc_module {
  sc_in<bool > clk;
  sc_in<bool > rstn;
  sc_in<bool > enable;
  sc_in<bool > init;
  sc_in<sc_int<32> > in_data_0;
  sc_in<sc_int<32> > in_data_1;
  sc_in<sc_int<32> > in_data_2;
  sc_in<sc_int<32> > in_data_3;
  sc_in<sc_int<32> > in_data_4;
  sc_in<sc_int<32> > in_data_5;
  sc_in<sc_int<32> > in_data_6;
  sc_in<sc_int<32> > in_data_7;
  sc_in<sc_int<32> > in_data_8;
  sc_in<sc_int<32> > in_data_9;
  sc_in<sc_int<32> > in_data_10;
  sc_in<sc_int<32> > in_data_11;
  sc_in<sc_int<32> > in_data_12;
  sc_in<sc_int<32> > in_data_13;
  sc_in<sc_int<32> > in_data_14;
  sc_in<sc_int<32> > in_data_15;
  sc_in<sc_int<32> > in_data_16;
  sc_in<sc_int<32> > in_data_17;
  sc_in<sc_int<32> > in_data_18;
  sc_in<sc_int<32> > in_data_19;
  sc_in<sc_int<32> > in_data_20;
  sc_in<sc_int<32> > in_data_21;
  sc_in<sc_int<32> > in_data_22;
  sc_in<sc_int<32> > in_data_23;
  sc_in<sc_int<32> > in_data_24;
  sc_in<sc_int<32> > in_data_25;
  sc_in<sc_int<32> > in_data_26;
  sc_in<sc_int<32> > in_data_27;
  sc_in<sc_int<32> > in_data_28;
  sc_in<sc_int<32> > in_data_29;
  sc_in<sc_int<32> > in_data_30;
  sc_in<sc_int<32> > in_data_31;
  sc_in<bool > in_data_valid;
  sc_out<sc_int<32> > out_data_0;
  sc_out<sc_int<32> > out_data_1;
  sc_out<sc_int<32> > out_data_2;
  sc_out<sc_int<32> > out_data_3;
  sc_out<sc_int<32> > out_data_4;
  sc_out<sc_int<32> > out_data_5;
  sc_out<sc_int<32> > out_data_6;
  sc_out<sc_int<32> > out_data_7;
  sc_out<sc_int<32> > out_data_8;
  sc_out<sc_int<32> > out_data_9;
  sc_out<sc_int<32> > out_data_10;
  sc_out<sc_int<32> > out_data_11;
  sc_out<sc_int<32> > out_data_12;
  sc_out<sc_int<32> > out_data_13;
  sc_out<sc_int<32> > out_data_14;
  sc_out<sc_int<32> > out_data_15;
  sc_out<sc_int<32> > out_data_16;
  sc_out<sc_int<32> > out_data_17;
  sc_out<sc_int<32> > out_data_18;
  sc_out<sc_int<32> > out_data_19;
  sc_out<sc_int<32> > out_data_20;
  sc_out<sc_int<32> > out_data_21;
  sc_out<sc_int<32> > out_data_22;
  sc_out<sc_int<32> > out_data_23;
  sc_out<sc_int<32> > out_data_24;
  sc_out<sc_int<32> > out_data_25;
  sc_out<sc_int<32> > out_data_26;
  sc_out<sc_int<32> > out_data_27;
  sc_out<sc_int<32> > out_data_28;
  sc_out<sc_int<32> > out_data_29;
  sc_out<sc_int<32> > out_data_30;
  sc_out<sc_int<32> > out_data_31;
  sc_out<bool > out_data_valid;
  avg_pool( sc_module_name name );
  SC_HAS_PROCESS(avg_pool);
  sc_signal<sc_uint<1> > avg_pool_Eqi48s8_1_198_out1;
  sc_signal<sc_uint<8> > avg_pool_Muxi0Add2i1s8u1_4_200_out1;
  sc_signal<sc_uint<8> > avg_pool_N_Mux_8_2_8_4_201_out1;
  sc_signal<sc_int<8> > acc_cnt;
  sc_signal<sc_uint<1> > avg_pool_GtiLLs33_4_194_out1;
  sc_signal<sc_uint<1> > avg_pool_LtnLLs33_4_193_out1;
  sc_signal<sc_int<33> > avg_pool_Add_33Ux33U_33U_1_192_out1;
  sc_signal<sc_uint<1> > avg_pool_GtiLLs33_4_188_out1;
  sc_signal<sc_uint<1> > avg_pool_LtnLLs33_4_187_out1;
  sc_signal<sc_int<33> > avg_pool_Add_33Ux33U_33U_1_186_out1;
  sc_signal<sc_uint<1> > avg_pool_GtiLLs33_4_182_out1;
  sc_signal<sc_uint<1> > avg_pool_LtnLLs33_4_181_out1;
  sc_signal<sc_int<33> > avg_pool_Add_33Ux33U_33U_1_180_out1;
  sc_signal<sc_uint<1> > avg_pool_GtiLLs33_4_176_out1;
  sc_signal<sc_uint<1> > avg_pool_LtnLLs33_4_175_out1;
  sc_signal<sc_int<33> > avg_pool_Add_33Ux33U_33U_1_174_out1;
  sc_signal<sc_uint<1> > avg_pool_GtiLLs33_4_170_out1;
  sc_signal<sc_uint<1> > avg_pool_LtnLLs33_4_169_out1;
  sc_signal<sc_int<33> > avg_pool_Add_33Ux33U_33U_1_168_out1;
  sc_signal<sc_uint<1> > avg_pool_GtiLLs33_4_164_out1;
  sc_signal<sc_uint<1> > avg_pool_LtnLLs33_4_163_out1;
  sc_signal<sc_int<33> > avg_pool_Add_33Ux33U_33U_1_162_out1;
  sc_signal<sc_uint<1> > avg_pool_GtiLLs33_4_158_out1;
  sc_signal<sc_uint<1> > avg_pool_LtnLLs33_4_157_out1;
  sc_signal<sc_int<33> > avg_pool_Add_33Ux33U_33U_1_156_out1;
  sc_signal<sc_uint<1> > avg_pool_GtiLLs33_4_152_out1;
  sc_signal<sc_uint<1> > avg_pool_LtnLLs33_4_151_out1;
  sc_signal<sc_int<33> > avg_pool_Add_33Ux33U_33U_1_150_out1;
  sc_signal<sc_uint<1> > avg_pool_GtiLLs33_4_146_out1;
  sc_signal<sc_uint<1> > avg_pool_LtnLLs33_4_145_out1;
  sc_signal<sc_int<33> > avg_pool_Add_33Ux33U_33U_1_144_out1;
  sc_signal<sc_uint<1> > avg_pool_GtiLLs33_4_140_out1;
  sc_signal<sc_uint<1> > avg_pool_LtnLLs33_4_139_out1;
  sc_signal<sc_int<33> > avg_pool_Add_33Ux33U_33U_1_138_out1;
  sc_signal<sc_uint<1> > avg_pool_GtiLLs33_4_134_out1;
  sc_signal<sc_uint<1> > avg_pool_LtnLLs33_4_133_out1;
  sc_signal<sc_int<33> > avg_pool_Add_33Ux33U_33U_1_132_out1;
  sc_signal<sc_uint<1> > avg_pool_GtiLLs33_4_128_out1;
  sc_signal<sc_uint<1> > avg_pool_LtnLLs33_4_127_out1;
  sc_signal<sc_int<33> > avg_pool_Add_33Ux33U_33U_1_126_out1;
  sc_signal<sc_uint<1> > avg_pool_GtiLLs33_4_122_out1;
  sc_signal<sc_uint<1> > avg_pool_LtnLLs33_4_121_out1;
  sc_signal<sc_int<33> > avg_pool_Add_33Ux33U_33U_1_120_out1;
  sc_signal<sc_uint<1> > avg_pool_GtiLLs33_4_116_out1;
  sc_signal<sc_uint<1> > avg_pool_LtnLLs33_4_115_out1;
  sc_signal<sc_int<33> > avg_pool_Add_33Ux33U_33U_1_114_out1;
  sc_signal<sc_uint<1> > avg_pool_GtiLLs33_4_110_out1;
  sc_signal<sc_uint<1> > avg_pool_LtnLLs33_4_109_out1;
  sc_signal<sc_int<33> > avg_pool_Add_33Ux33U_33U_1_108_out1;
  sc_signal<sc_uint<1> > avg_pool_GtiLLs33_4_104_out1;
  sc_signal<sc_uint<1> > avg_pool_LtnLLs33_4_103_out1;
  sc_signal<sc_int<33> > avg_pool_Add_33Ux33U_33U_1_102_out1;
  sc_signal<sc_uint<1> > avg_pool_GtiLLs33_4_98_out1;
  sc_signal<sc_uint<1> > avg_pool_LtnLLs33_4_97_out1;
  sc_signal<sc_int<33> > avg_pool_Add_33Ux33U_33U_1_96_out1;
  sc_signal<sc_uint<1> > avg_pool_GtiLLs33_4_92_out1;
  sc_signal<sc_uint<1> > avg_pool_LtnLLs33_4_91_out1;
  sc_signal<sc_int<33> > avg_pool_Add_33Ux33U_33U_1_90_out1;
  sc_signal<sc_uint<1> > avg_pool_GtiLLs33_4_86_out1;
  sc_signal<sc_uint<1> > avg_pool_LtnLLs33_4_85_out1;
  sc_signal<sc_int<33> > avg_pool_Add_33Ux33U_33U_1_84_out1;
  sc_signal<sc_uint<1> > avg_pool_GtiLLs33_4_80_out1;
  sc_signal<sc_uint<1> > avg_pool_LtnLLs33_4_79_out1;
  sc_signal<sc_int<33> > avg_pool_Add_33Ux33U_33U_1_78_out1;
  sc_signal<sc_uint<1> > avg_pool_GtiLLs33_4_74_out1;
  sc_signal<sc_uint<1> > avg_pool_LtnLLs33_4_73_out1;
  sc_signal<sc_int<33> > avg_pool_Add_33Ux33U_33U_1_72_out1;
  sc_signal<sc_uint<1> > avg_pool_GtiLLs33_4_68_out1;
  sc_signal<sc_uint<1> > avg_pool_LtnLLs33_4_67_out1;
  sc_signal<sc_int<33> > avg_pool_Add_33Ux33U_33U_1_66_out1;
  sc_signal<sc_uint<1> > avg_pool_GtiLLs33_4_62_out1;
  sc_signal<sc_uint<1> > avg_pool_LtnLLs33_4_61_out1;
  sc_signal<sc_int<33> > avg_pool_Add_33Ux33U_33U_1_60_out1;
  sc_signal<sc_uint<1> > avg_pool_GtiLLs33_4_56_out1;
  sc_signal<sc_uint<1> > avg_pool_LtnLLs33_4_55_out1;
  sc_signal<sc_int<33> > avg_pool_Add_33Ux33U_33U_1_54_out1;
  sc_signal<sc_uint<1> > avg_pool_GtiLLs33_4_50_out1;
  sc_signal<sc_uint<1> > avg_pool_LtnLLs33_4_49_out1;
  sc_signal<sc_int<33> > avg_pool_Add_33Ux33U_33U_1_48_out1;
  sc_signal<sc_uint<1> > avg_pool_GtiLLs33_4_44_out1;
  sc_signal<sc_uint<1> > avg_pool_LtnLLs33_4_43_out1;
  sc_signal<sc_int<33> > avg_pool_Add_33Ux33U_33U_1_42_out1;
  sc_signal<sc_uint<1> > avg_pool_GtiLLs33_4_38_out1;
  sc_signal<sc_uint<1> > avg_pool_LtnLLs33_4_37_out1;
  sc_signal<sc_int<33> > avg_pool_Add_33Ux33U_33U_1_36_out1;
  sc_signal<sc_uint<1> > avg_pool_GtiLLs33_4_32_out1;
  sc_signal<sc_uint<1> > avg_pool_LtnLLs33_4_31_out1;
  sc_signal<sc_int<33> > avg_pool_Add_33Ux33U_33U_1_30_out1;
  sc_signal<sc_uint<1> > avg_pool_GtiLLs33_4_26_out1;
  sc_signal<sc_uint<1> > avg_pool_LtnLLs33_4_25_out1;
  sc_signal<sc_int<33> > avg_pool_Add_33Ux33U_33U_1_24_out1;
  sc_signal<sc_uint<1> > avg_pool_GtiLLs33_4_20_out1;
  sc_signal<sc_uint<1> > avg_pool_LtnLLs33_4_19_out1;
  sc_signal<sc_int<33> > avg_pool_Add_33Ux33U_33U_1_18_out1;
  sc_signal<sc_uint<1> > avg_pool_GtiLLs33_4_14_out1;
  sc_signal<sc_uint<1> > avg_pool_LtnLLs33_4_13_out1;
  sc_signal<sc_int<33> > avg_pool_Add_33Ux33U_33U_1_12_out1;
  sc_signal<sc_uint<1> > avg_pool_GtiLLs33_4_8_out1;
  sc_signal<sc_uint<1> > avg_pool_LtnLLs33_4_7_out1;
  sc_signal<sc_int<33> > avg_pool_Add_33Ux33U_33U_1_6_out1;
  sc_signal<sc_uint<1> > avg_pool_And_1Ux1U_1U_4_3_out1;
  sc_signal<sc_uint<1> > avg_pool_Not_1U_1U_4_2_out1;
  sc_signal<sc_int<33> > avg_pool_Add_33Ux33U_33U_4_196_out1;
  sc_signal<sc_uint<1> > avg_pool_GtiLLs33_4_197_out1;
  sc_signal<sc_uint<1> > avg_pool_Or_1Ux1U_1U_4_195_out1;
  sc_signal<sc_int<33> > avg_pool_Add_33Ux33U_33U_4_190_out1;
  sc_signal<sc_uint<1> > avg_pool_GtiLLs33_4_191_out1;
  sc_signal<sc_uint<1> > avg_pool_Or_1Ux1U_1U_4_189_out1;
  sc_signal<sc_int<33> > avg_pool_Add_33Ux33U_33U_4_184_out1;
  sc_signal<sc_uint<1> > avg_pool_GtiLLs33_4_185_out1;
  sc_signal<sc_uint<1> > avg_pool_Or_1Ux1U_1U_4_183_out1;
  sc_signal<sc_int<33> > avg_pool_Add_33Ux33U_33U_4_178_out1;
  sc_signal<sc_uint<1> > avg_pool_GtiLLs33_4_179_out1;
  sc_signal<sc_uint<1> > avg_pool_Or_1Ux1U_1U_4_177_out1;
  sc_signal<sc_int<33> > avg_pool_Add_33Ux33U_33U_4_172_out1;
  sc_signal<sc_uint<1> > avg_pool_GtiLLs33_4_173_out1;
  sc_signal<sc_uint<1> > avg_pool_Or_1Ux1U_1U_4_171_out1;
  sc_signal<sc_int<33> > avg_pool_Add_33Ux33U_33U_4_166_out1;
  sc_signal<sc_uint<1> > avg_pool_GtiLLs33_4_167_out1;
  sc_signal<sc_uint<1> > avg_pool_Or_1Ux1U_1U_4_165_out1;
  sc_signal<sc_int<33> > avg_pool_Add_33Ux33U_33U_4_160_out1;
  sc_signal<sc_uint<1> > avg_pool_GtiLLs33_4_161_out1;
  sc_signal<sc_uint<1> > avg_pool_Or_1Ux1U_1U_4_159_out1;
  sc_signal<sc_int<33> > avg_pool_Add_33Ux33U_33U_4_154_out1;
  sc_signal<sc_uint<1> > avg_pool_GtiLLs33_4_155_out1;
  sc_signal<sc_uint<1> > avg_pool_Or_1Ux1U_1U_4_153_out1;
  sc_signal<sc_int<33> > avg_pool_Add_33Ux33U_33U_4_148_out1;
  sc_signal<sc_uint<1> > avg_pool_GtiLLs33_4_149_out1;
  sc_signal<sc_uint<1> > avg_pool_Or_1Ux1U_1U_4_147_out1;
  sc_signal<sc_int<33> > avg_pool_Add_33Ux33U_33U_4_142_out1;
  sc_signal<sc_uint<1> > avg_pool_GtiLLs33_4_143_out1;
  sc_signal<sc_uint<1> > avg_pool_Or_1Ux1U_1U_4_141_out1;
  sc_signal<sc_int<33> > avg_pool_Add_33Ux33U_33U_4_136_out1;
  sc_signal<sc_uint<1> > avg_pool_GtiLLs33_4_137_out1;
  sc_signal<sc_uint<1> > avg_pool_Or_1Ux1U_1U_4_135_out1;
  sc_signal<sc_int<33> > avg_pool_Add_33Ux33U_33U_4_130_out1;
  sc_signal<sc_uint<1> > avg_pool_GtiLLs33_4_131_out1;
  sc_signal<sc_uint<1> > avg_pool_Or_1Ux1U_1U_4_129_out1;
  sc_signal<sc_int<33> > avg_pool_Add_33Ux33U_33U_4_124_out1;
  sc_signal<sc_uint<1> > avg_pool_GtiLLs33_4_125_out1;
  sc_signal<sc_uint<1> > avg_pool_Or_1Ux1U_1U_4_123_out1;
  sc_signal<sc_int<33> > avg_pool_Add_33Ux33U_33U_4_118_out1;
  sc_signal<sc_uint<1> > avg_pool_GtiLLs33_4_119_out1;
  sc_signal<sc_uint<1> > avg_pool_Or_1Ux1U_1U_4_117_out1;
  sc_signal<sc_int<33> > avg_pool_Add_33Ux33U_33U_4_112_out1;
  sc_signal<sc_uint<1> > avg_pool_GtiLLs33_4_113_out1;
  sc_signal<sc_uint<1> > avg_pool_Or_1Ux1U_1U_4_111_out1;
  sc_signal<sc_int<33> > avg_pool_Add_33Ux33U_33U_4_106_out1;
  sc_signal<sc_uint<1> > avg_pool_GtiLLs33_4_107_out1;
  sc_signal<sc_uint<1> > avg_pool_Or_1Ux1U_1U_4_105_out1;
  sc_signal<sc_int<33> > avg_pool_Add_33Ux33U_33U_4_100_out1;
  sc_signal<sc_uint<1> > avg_pool_GtiLLs33_4_101_out1;
  sc_signal<sc_uint<1> > avg_pool_Or_1Ux1U_1U_4_99_out1;
  sc_signal<sc_int<33> > avg_pool_Add_33Ux33U_33U_4_94_out1;
  sc_signal<sc_uint<1> > avg_pool_GtiLLs33_4_95_out1;
  sc_signal<sc_uint<1> > avg_pool_Or_1Ux1U_1U_4_93_out1;
  sc_signal<sc_int<33> > avg_pool_Add_33Ux33U_33U_4_88_out1;
  sc_signal<sc_uint<1> > avg_pool_GtiLLs33_4_89_out1;
  sc_signal<sc_uint<1> > avg_pool_Or_1Ux1U_1U_4_87_out1;
  sc_signal<sc_int<33> > avg_pool_Add_33Ux33U_33U_4_82_out1;
  sc_signal<sc_uint<1> > avg_pool_GtiLLs33_4_83_out1;
  sc_signal<sc_uint<1> > avg_pool_Or_1Ux1U_1U_4_81_out1;
  sc_signal<sc_int<33> > avg_pool_Add_33Ux33U_33U_4_76_out1;
  sc_signal<sc_uint<1> > avg_pool_GtiLLs33_4_77_out1;
  sc_signal<sc_uint<1> > avg_pool_Or_1Ux1U_1U_4_75_out1;
  sc_signal<sc_int<33> > avg_pool_Add_33Ux33U_33U_4_70_out1;
  sc_signal<sc_uint<1> > avg_pool_GtiLLs33_4_71_out1;
  sc_signal<sc_uint<1> > avg_pool_Or_1Ux1U_1U_4_69_out1;
  sc_signal<sc_int<33> > avg_pool_Add_33Ux33U_33U_4_64_out1;
  sc_signal<sc_uint<1> > avg_pool_GtiLLs33_4_65_out1;
  sc_signal<sc_uint<1> > avg_pool_Or_1Ux1U_1U_4_63_out1;
  sc_signal<sc_int<33> > avg_pool_Add_33Ux33U_33U_4_58_out1;
  sc_signal<sc_uint<1> > avg_pool_GtiLLs33_4_59_out1;
  sc_signal<sc_uint<1> > avg_pool_Or_1Ux1U_1U_4_57_out1;
  sc_signal<sc_int<33> > avg_pool_Add_33Ux33U_33U_4_52_out1;
  sc_signal<sc_uint<1> > avg_pool_GtiLLs33_4_53_out1;
  sc_signal<sc_uint<1> > avg_pool_Or_1Ux1U_1U_4_51_out1;
  sc_signal<sc_int<33> > avg_pool_Add_33Ux33U_33U_4_46_out1;
  sc_signal<sc_uint<1> > avg_pool_GtiLLs33_4_47_out1;
  sc_signal<sc_uint<1> > avg_pool_Or_1Ux1U_1U_4_45_out1;
  sc_signal<sc_int<33> > avg_pool_Add_33Ux33U_33U_4_40_out1;
  sc_signal<sc_uint<1> > avg_pool_GtiLLs33_4_41_out1;
  sc_signal<sc_uint<1> > avg_pool_Or_1Ux1U_1U_4_39_out1;
  sc_signal<sc_int<33> > avg_pool_Add_33Ux33U_33U_4_34_out1;
  sc_signal<sc_uint<1> > avg_pool_GtiLLs33_4_35_out1;
  sc_signal<sc_uint<1> > avg_pool_Or_1Ux1U_1U_4_33_out1;
  sc_signal<sc_int<33> > avg_pool_Add_33Ux33U_33U_4_28_out1;
  sc_signal<sc_uint<1> > avg_pool_GtiLLs33_4_29_out1;
  sc_signal<sc_uint<1> > avg_pool_Or_1Ux1U_1U_4_27_out1;
  sc_signal<sc_int<33> > avg_pool_Add_33Ux33U_33U_4_22_out1;
  sc_signal<sc_uint<1> > avg_pool_GtiLLs33_4_23_out1;
  sc_signal<sc_uint<1> > avg_pool_Or_1Ux1U_1U_4_21_out1;
  sc_signal<sc_int<33> > avg_pool_Add_33Ux33U_33U_4_16_out1;
  sc_signal<sc_uint<1> > avg_pool_GtiLLs33_4_17_out1;
  sc_signal<sc_uint<1> > avg_pool_Or_1Ux1U_1U_4_15_out1;
  sc_signal<sc_int<33> > avg_pool_Add_33Ux33U_33U_4_10_out1;
  sc_signal<sc_uint<1> > avg_pool_GtiLLs33_4_11_out1;
  sc_signal<sc_uint<1> > avg_pool_Or_1Ux1U_1U_4_9_out1;
  sc_signal<sc_uint<1> > avg_pool_And_1Ux1U_1U_4_5_out1;
  sc_signal<sc_uint<1> > avg_pool_And_1Ux1U_1U_4_4_out1;
  sc_signal<sc_uint<1> > avg_pool_N_Muxb_1_2_6_4_1_out1;
  sc_signal<sc_int<32> > acc_data_31;
  sc_signal<sc_int<32> > acc_data_30;
  sc_signal<sc_int<32> > acc_data_29;
  sc_signal<sc_int<32> > acc_data_28;
  sc_signal<sc_int<32> > acc_data_27;
  sc_signal<sc_int<32> > acc_data_26;
  sc_signal<sc_int<32> > acc_data_25;
  sc_signal<sc_int<32> > acc_data_24;
  sc_signal<sc_int<32> > acc_data_23;
  sc_signal<sc_int<32> > acc_data_22;
  sc_signal<sc_int<32> > acc_data_21;
  sc_signal<sc_int<32> > acc_data_20;
  sc_signal<sc_int<32> > acc_data_19;
  sc_signal<sc_int<32> > acc_data_18;
  sc_signal<sc_int<32> > acc_data_17;
  sc_signal<sc_int<32> > acc_data_16;
  sc_signal<sc_int<32> > acc_data_15;
  sc_signal<sc_int<32> > acc_data_14;
  sc_signal<sc_int<32> > acc_data_13;
  sc_signal<sc_int<32> > acc_data_12;
  sc_signal<sc_int<32> > acc_data_11;
  sc_signal<sc_int<32> > acc_data_10;
  sc_signal<sc_int<32> > acc_data_9;
  sc_signal<sc_int<32> > acc_data_8;
  sc_signal<sc_int<32> > acc_data_7;
  sc_signal<sc_int<32> > acc_data_6;
  sc_signal<sc_int<32> > acc_data_5;
  sc_signal<sc_int<32> > acc_data_4;
  sc_signal<sc_int<32> > acc_data_3;
  sc_signal<sc_int<32> > acc_data_2;
  sc_signal<sc_int<32> > acc_data_1;
  sc_signal<sc_int<32> > acc_data_0;
  sc_signal<sc_uint<1> > avg_pool_And_1Ux1U_1U_1_199_out1;
  sc_signal<bool > acc_cnt_clear_1d;
  sc_signal<bool > acc_data_clear_1d;
  sc_signal<bool > acc_data_enable_1d;
  void drive_acc_data_enable_1d();
  void drive_acc_data_clear_1d();
  void drive_acc_cnt_clear_1d();
  void drive_out_data_0();
  void drive_out_data_1();
  void drive_out_data_2();
  void drive_out_data_3();
  void drive_out_data_4();
  void drive_out_data_5();
  void drive_out_data_6();
  void drive_out_data_7();
  void drive_out_data_8();
  void drive_out_data_9();
  void drive_out_data_10();
  void drive_out_data_11();
  void drive_out_data_12();
  void drive_out_data_13();
  void drive_out_data_14();
  void drive_out_data_15();
  void drive_out_data_16();
  void drive_out_data_17();
  void drive_out_data_18();
  void drive_out_data_19();
  void drive_out_data_20();
  void drive_out_data_21();
  void drive_out_data_22();
  void drive_out_data_23();
  void drive_out_data_24();
  void drive_out_data_25();
  void drive_out_data_26();
  void drive_out_data_27();
  void drive_out_data_28();
  void drive_out_data_29();
  void drive_out_data_30();
  void drive_out_data_31();
  void drive_out_data_valid();
  void avg_pool_N_Muxb_1_2_6_4_1();
  void drive_acc_data_0();
  void drive_acc_data_1();
  void drive_acc_data_2();
  void drive_acc_data_3();
  void drive_acc_data_4();
  void drive_acc_data_5();
  void drive_acc_data_6();
  void drive_acc_data_7();
  void drive_acc_data_8();
  void drive_acc_data_9();
  void drive_acc_data_10();
  void drive_acc_data_11();
  void drive_acc_data_12();
  void drive_acc_data_13();
  void drive_acc_data_14();
  void drive_acc_data_15();
  void drive_acc_data_16();
  void drive_acc_data_17();
  void drive_acc_data_18();
  void drive_acc_data_19();
  void drive_acc_data_20();
  void drive_acc_data_21();
  void drive_acc_data_22();
  void drive_acc_data_23();
  void drive_acc_data_24();
  void drive_acc_data_25();
  void drive_acc_data_26();
  void drive_acc_data_27();
  void drive_acc_data_28();
  void drive_acc_data_29();
  void drive_acc_data_30();
  void drive_acc_data_31();
  void avg_pool_Not_1U_1U_4_2();
  void avg_pool_And_1Ux1U_1U_4_3();
  void avg_pool_And_1Ux1U_1U_4_4();
  void avg_pool_And_1Ux1U_1U_4_5();
  void avg_pool_Add_33Ux33U_33U_1_6();
  void avg_pool_LtnLLs33_4_7();
  void avg_pool_GtiLLs33_4_8();
  void avg_pool_Or_1Ux1U_1U_4_9();
  void avg_pool_Add_33Ux33U_33U_4_10();
  void avg_pool_GtiLLs33_4_11();
  void avg_pool_Add_33Ux33U_33U_1_12();
  void avg_pool_LtnLLs33_4_13();
  void avg_pool_GtiLLs33_4_14();
  void avg_pool_Or_1Ux1U_1U_4_15();
  void avg_pool_Add_33Ux33U_33U_4_16();
  void avg_pool_GtiLLs33_4_17();
  void avg_pool_Add_33Ux33U_33U_1_18();
  void avg_pool_LtnLLs33_4_19();
  void avg_pool_GtiLLs33_4_20();
  void avg_pool_Or_1Ux1U_1U_4_21();
  void avg_pool_Add_33Ux33U_33U_4_22();
  void avg_pool_GtiLLs33_4_23();
  void avg_pool_Add_33Ux33U_33U_1_24();
  void avg_pool_LtnLLs33_4_25();
  void avg_pool_GtiLLs33_4_26();
  void avg_pool_Or_1Ux1U_1U_4_27();
  void avg_pool_Add_33Ux33U_33U_4_28();
  void avg_pool_GtiLLs33_4_29();
  void avg_pool_Add_33Ux33U_33U_1_30();
  void avg_pool_LtnLLs33_4_31();
  void avg_pool_GtiLLs33_4_32();
  void avg_pool_Or_1Ux1U_1U_4_33();
  void avg_pool_Add_33Ux33U_33U_4_34();
  void avg_pool_GtiLLs33_4_35();
  void avg_pool_Add_33Ux33U_33U_1_36();
  void avg_pool_LtnLLs33_4_37();
  void avg_pool_GtiLLs33_4_38();
  void avg_pool_Or_1Ux1U_1U_4_39();
  void avg_pool_Add_33Ux33U_33U_4_40();
  void avg_pool_GtiLLs33_4_41();
  void avg_pool_Add_33Ux33U_33U_1_42();
  void avg_pool_LtnLLs33_4_43();
  void avg_pool_GtiLLs33_4_44();
  void avg_pool_Or_1Ux1U_1U_4_45();
  void avg_pool_Add_33Ux33U_33U_4_46();
  void avg_pool_GtiLLs33_4_47();
  void avg_pool_Add_33Ux33U_33U_1_48();
  void avg_pool_LtnLLs33_4_49();
  void avg_pool_GtiLLs33_4_50();
  void avg_pool_Or_1Ux1U_1U_4_51();
  void avg_pool_Add_33Ux33U_33U_4_52();
  void avg_pool_GtiLLs33_4_53();
  void avg_pool_Add_33Ux33U_33U_1_54();
  void avg_pool_LtnLLs33_4_55();
  void avg_pool_GtiLLs33_4_56();
  void avg_pool_Or_1Ux1U_1U_4_57();
  void avg_pool_Add_33Ux33U_33U_4_58();
  void avg_pool_GtiLLs33_4_59();
  void avg_pool_Add_33Ux33U_33U_1_60();
  void avg_pool_LtnLLs33_4_61();
  void avg_pool_GtiLLs33_4_62();
  void avg_pool_Or_1Ux1U_1U_4_63();
  void avg_pool_Add_33Ux33U_33U_4_64();
  void avg_pool_GtiLLs33_4_65();
  void avg_pool_Add_33Ux33U_33U_1_66();
  void avg_pool_LtnLLs33_4_67();
  void avg_pool_GtiLLs33_4_68();
  void avg_pool_Or_1Ux1U_1U_4_69();
  void avg_pool_Add_33Ux33U_33U_4_70();
  void avg_pool_GtiLLs33_4_71();
  void avg_pool_Add_33Ux33U_33U_1_72();
  void avg_pool_LtnLLs33_4_73();
  void avg_pool_GtiLLs33_4_74();
  void avg_pool_Or_1Ux1U_1U_4_75();
  void avg_pool_Add_33Ux33U_33U_4_76();
  void avg_pool_GtiLLs33_4_77();
  void avg_pool_Add_33Ux33U_33U_1_78();
  void avg_pool_LtnLLs33_4_79();
  void avg_pool_GtiLLs33_4_80();
  void avg_pool_Or_1Ux1U_1U_4_81();
  void avg_pool_Add_33Ux33U_33U_4_82();
  void avg_pool_GtiLLs33_4_83();
  void avg_pool_Add_33Ux33U_33U_1_84();
  void avg_pool_LtnLLs33_4_85();
  void avg_pool_GtiLLs33_4_86();
  void avg_pool_Or_1Ux1U_1U_4_87();
  void avg_pool_Add_33Ux33U_33U_4_88();
  void avg_pool_GtiLLs33_4_89();
  void avg_pool_Add_33Ux33U_33U_1_90();
  void avg_pool_LtnLLs33_4_91();
  void avg_pool_GtiLLs33_4_92();
  void avg_pool_Or_1Ux1U_1U_4_93();
  void avg_pool_Add_33Ux33U_33U_4_94();
  void avg_pool_GtiLLs33_4_95();
  void avg_pool_Add_33Ux33U_33U_1_96();
  void avg_pool_LtnLLs33_4_97();
  void avg_pool_GtiLLs33_4_98();
  void avg_pool_Or_1Ux1U_1U_4_99();
  void avg_pool_Add_33Ux33U_33U_4_100();
  void avg_pool_GtiLLs33_4_101();
  void avg_pool_Add_33Ux33U_33U_1_102();
  void avg_pool_LtnLLs33_4_103();
  void avg_pool_GtiLLs33_4_104();
  void avg_pool_Or_1Ux1U_1U_4_105();
  void avg_pool_Add_33Ux33U_33U_4_106();
  void avg_pool_GtiLLs33_4_107();
  void avg_pool_Add_33Ux33U_33U_1_108();
  void avg_pool_LtnLLs33_4_109();
  void avg_pool_GtiLLs33_4_110();
  void avg_pool_Or_1Ux1U_1U_4_111();
  void avg_pool_Add_33Ux33U_33U_4_112();
  void avg_pool_GtiLLs33_4_113();
  void avg_pool_Add_33Ux33U_33U_1_114();
  void avg_pool_LtnLLs33_4_115();
  void avg_pool_GtiLLs33_4_116();
  void avg_pool_Or_1Ux1U_1U_4_117();
  void avg_pool_Add_33Ux33U_33U_4_118();
  void avg_pool_GtiLLs33_4_119();
  void avg_pool_Add_33Ux33U_33U_1_120();
  void avg_pool_LtnLLs33_4_121();
  void avg_pool_GtiLLs33_4_122();
  void avg_pool_Or_1Ux1U_1U_4_123();
  void avg_pool_Add_33Ux33U_33U_4_124();
  void avg_pool_GtiLLs33_4_125();
  void avg_pool_Add_33Ux33U_33U_1_126();
  void avg_pool_LtnLLs33_4_127();
  void avg_pool_GtiLLs33_4_128();
  void avg_pool_Or_1Ux1U_1U_4_129();
  void avg_pool_Add_33Ux33U_33U_4_130();
  void avg_pool_GtiLLs33_4_131();
  void avg_pool_Add_33Ux33U_33U_1_132();
  void avg_pool_LtnLLs33_4_133();
  void avg_pool_GtiLLs33_4_134();
  void avg_pool_Or_1Ux1U_1U_4_135();
  void avg_pool_Add_33Ux33U_33U_4_136();
  void avg_pool_GtiLLs33_4_137();
  void avg_pool_Add_33Ux33U_33U_1_138();
  void avg_pool_LtnLLs33_4_139();
  void avg_pool_GtiLLs33_4_140();
  void avg_pool_Or_1Ux1U_1U_4_141();
  void avg_pool_Add_33Ux33U_33U_4_142();
  void avg_pool_GtiLLs33_4_143();
  void avg_pool_Add_33Ux33U_33U_1_144();
  void avg_pool_LtnLLs33_4_145();
  void avg_pool_GtiLLs33_4_146();
  void avg_pool_Or_1Ux1U_1U_4_147();
  void avg_pool_Add_33Ux33U_33U_4_148();
  void avg_pool_GtiLLs33_4_149();
  void avg_pool_Add_33Ux33U_33U_1_150();
  void avg_pool_LtnLLs33_4_151();
  void avg_pool_GtiLLs33_4_152();
  void avg_pool_Or_1Ux1U_1U_4_153();
  void avg_pool_Add_33Ux33U_33U_4_154();
  void avg_pool_GtiLLs33_4_155();
  void avg_pool_Add_33Ux33U_33U_1_156();
  void avg_pool_LtnLLs33_4_157();
  void avg_pool_GtiLLs33_4_158();
  void avg_pool_Or_1Ux1U_1U_4_159();
  void avg_pool_Add_33Ux33U_33U_4_160();
  void avg_pool_GtiLLs33_4_161();
  void avg_pool_Add_33Ux33U_33U_1_162();
  void avg_pool_LtnLLs33_4_163();
  void avg_pool_GtiLLs33_4_164();
  void avg_pool_Or_1Ux1U_1U_4_165();
  void avg_pool_Add_33Ux33U_33U_4_166();
  void avg_pool_GtiLLs33_4_167();
  void avg_pool_Add_33Ux33U_33U_1_168();
  void avg_pool_LtnLLs33_4_169();
  void avg_pool_GtiLLs33_4_170();
  void avg_pool_Or_1Ux1U_1U_4_171();
  void avg_pool_Add_33Ux33U_33U_4_172();
  void avg_pool_GtiLLs33_4_173();
  void avg_pool_Add_33Ux33U_33U_1_174();
  void avg_pool_LtnLLs33_4_175();
  void avg_pool_GtiLLs33_4_176();
  void avg_pool_Or_1Ux1U_1U_4_177();
  void avg_pool_Add_33Ux33U_33U_4_178();
  void avg_pool_GtiLLs33_4_179();
  void avg_pool_Add_33Ux33U_33U_1_180();
  void avg_pool_LtnLLs33_4_181();
  void avg_pool_GtiLLs33_4_182();
  void avg_pool_Or_1Ux1U_1U_4_183();
  void avg_pool_Add_33Ux33U_33U_4_184();
  void avg_pool_GtiLLs33_4_185();
  void avg_pool_Add_33Ux33U_33U_1_186();
  void avg_pool_LtnLLs33_4_187();
  void avg_pool_GtiLLs33_4_188();
  void avg_pool_Or_1Ux1U_1U_4_189();
  void avg_pool_Add_33Ux33U_33U_4_190();
  void avg_pool_GtiLLs33_4_191();
  void avg_pool_Add_33Ux33U_33U_1_192();
  void avg_pool_LtnLLs33_4_193();
  void avg_pool_GtiLLs33_4_194();
  void avg_pool_Or_1Ux1U_1U_4_195();
  void avg_pool_Add_33Ux33U_33U_4_196();
  void avg_pool_GtiLLs33_4_197();
  void drive_acc_cnt();
  void avg_pool_Muxi0Add2i1s8u1_4_200();
  void avg_pool_N_Mux_8_2_8_4_201();
  void avg_pool_Eqi48s8_1_198();
  void avg_pool_And_1Ux1U_1U_1_199();
};

#endif
