===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 34.1490 seconds

  ----User Time----  ----Wall Time----  ----Name----
    5.1026 ( 10.6%)    5.1026 ( 14.9%)  FIR Parser
   23.8821 ( 49.8%)   14.6446 ( 42.9%)  'firrtl.circuit' Pipeline
    2.9826 (  6.2%)    1.6829 (  4.9%)    'firrtl.module' Pipeline
    2.6156 (  5.5%)    1.4766 (  4.3%)      CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)        (A) DominanceInfo
    0.3670 (  0.8%)    0.2063 (  0.6%)      LowerCHIRRTLPass
    0.2649 (  0.6%)    0.2649 (  0.8%)    InferWidths
    1.3892 (  2.9%)    1.3892 (  4.1%)    InferResets
    0.0701 (  0.1%)    0.0701 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.0850 (  0.2%)    0.0850 (  0.2%)    PrefixModules
    1.8070 (  3.8%)    1.8070 (  5.3%)    LowerFIRRTLTypes
   10.9159 ( 22.8%)    5.9568 ( 17.4%)    'firrtl.module' Pipeline
    3.8062 (  7.9%)    2.0302 (  5.9%)      ExpandWhens
    0.1634 (  0.3%)    0.0876 (  0.3%)      RemoveResets
    6.9462 ( 14.5%)    3.8391 ( 11.2%)      Canonicalizer
    0.2746 (  0.6%)    0.2746 (  0.8%)    Inliner
    1.2307 (  2.6%)    1.2307 (  3.6%)    IMConstProp
    0.0390 (  0.1%)    0.0390 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)    BlackBoxReader
    2.9981 (  6.3%)    1.5978 (  4.7%)    'firrtl.module' Pipeline
    2.9981 (  6.3%)    1.5978 (  4.7%)      Canonicalizer
    0.2098 (  0.4%)    0.2098 (  0.6%)    CreateSiFiveMetadata
    0.1363 (  0.3%)    0.1363 (  0.4%)    EmitOMIR
    0.0347 (  0.1%)    0.0347 (  0.1%)      (A) circt::firrtl::InstanceGraph
    3.0308 (  6.3%)    3.0308 (  8.9%)  LowerFIRRTLToHW
    1.9235 (  4.0%)    1.9235 (  5.6%)  HWMemSimImpl
   10.0770 ( 21.0%)    5.4985 ( 16.1%)  'hw.module' Pipeline
    0.1658 (  0.3%)    0.0874 (  0.3%)    HWCleanup
    3.1892 (  6.6%)    1.7799 (  5.2%)    CSE
    0.0077 (  0.0%)    0.0041 (  0.0%)      (A) DominanceInfo
    3.7447 (  7.8%)    1.9874 (  5.8%)    Canonicalizer
    0.0141 (  0.0%)    0.0072 (  0.0%)    HWLegalizeModules
    2.8930 (  6.0%)    1.6104 (  4.7%)    PrettifyVerilog
    3.9329 (  8.2%)    3.9329 ( 11.5%)  ExportVerilog
    0.0029 (  0.0%)    0.0029 (  0.0%)  Rest
   47.9649 (100.0%)   34.1490 (100.0%)  Total

{
  totalTime: 34.189,
  maxMemory: 934985728
}
