<!-- Profile Header -->
<h1 align="center">Hi ğŸ‘‹, I'm Suresh Gadi</h1>
<h3 align="center">ğŸš€ Aspiring VLSI Design & Verification Engineer | B.Tech ECE | Aditya University</h3>

<p align="center">
  <a href="mailto:ggsuresh61@gmail.com">ğŸ“§ ggsuresh61@gmail.com</a> â€¢ 
  <a href="https://www.linkedin.com/in/suresh-gadi-6201a0293/">LinkedIn</a> â€¢ 
  <a href="https://github.com/suresh2327">GitHub</a>
</p>

---

## ğŸ§  About Me  

ğŸ’¡ Passionate about **VLSI Design, Verification, and Semiconductor Systems**  
âš™ï¸ Skilled in **Verilog**, **SystemVerilog**, and **Digital IC Design**  
ğŸ§© Experienced with **Cadence**, **Vivado**, **MATLAB**, and **Embedded Systems**  
ğŸ¯ Goal: To build intelligent, efficient, and power-optimized chip designs  

> â€œDesign today, verify tomorrow â€” innovate forever.â€

---

## ğŸ§© Technical Skills  

**Languages:**  
![C](https://img.shields.io/badge/C-00599C?style=for-the-badge&logo=c&logoColor=white)
![Python](https://img.shields.io/badge/Python-3776AB?style=for-the-badge&logo=python&logoColor=white)
![Verilog](https://img.shields.io/badge/Verilog-FF6F00?style=for-the-badge&logo=verilog&logoColor=white)
![SystemVerilog](https://img.shields.io/badge/SystemVerilog-FFB400?style=for-the-badge&logoColor=white)
![JavaScript](https://img.shields.io/badge/JavaScript-F7E018?style=for-the-badge&logo=javascript&logoColor=black)

**Tools & Frameworks:**  
![Cadence](https://img.shields.io/badge/Cadence-CC0000?style=for-the-badge&logo=Cadence&logoColor=white)
![Xilinx Vivado](https://img.shields.io/badge/Vivado-00A1E4?style=for-the-badge&logo=xilinx&logoColor=white)
![MATLAB](https://img.shields.io/badge/MATLAB-0076A8?style=for-the-badge&logo=Mathworks&logoColor=white)
![Proteus](https://img.shields.io/badge/Proteus-1F1F1F?style=for-the-badge)
![Keil](https://img.shields.io/badge/Keil-0080FF?style=for-the-badge)
![PSpice](https://img.shields.io/badge/PSpice-FF4B00?style=for-the-badge)

---

## ğŸ’¼ Experience  

### ğŸ”¹ VLSI Design & Verification Intern â€” *Technical Hub Pvt. Ltd.*  
*May 2025 â€“ June 2025*  
- Designed and verified digital systems using Verilog/SystemVerilog  
- Optimized timing, power, and area parameters  
- Applied semiconductor design fundamentals  

### ğŸ”¹ VLSI Internship Training â€” *SkillDzire Technologies Pvt. Ltd.*  
*June 2025 â€“ July 2025*  
- Developed RTL designs using **Verilog/SystemVerilog**  
- Worked with **UART, SPI, I2C, APB, AXI** protocols  
- Verified RTL modules using **Cadence Xcelium** and **Vivado**

---

## ğŸš€ Projects  

### ğŸ§© AXI to APB Bridge Design *(Aug 2025)*  
- Designed a bridge for communication between **AXI** and **APB** protocols  
- Verified with testbenches using **SystemVerilog**  
- Strengthened understanding of **AMBA specifications**

### âš™ï¸ APB Protocol Interfacing *(Jun 2025)*  
- Implemented an **APB bus protocol** with master/slave structure  
- Verified slave states and read/write operations  

---

## ğŸ… Certifications  

- Cadence â€“ *Semiconductor 101*, *Digital IC Design*, *Verilog*, *SystemVerilog*  
- Cisco â€“ *C Programming*, *IT Specialist (HTML/CSS)*  
- IIT Bombay â€“ *Python*, *C++*  
- GeeksForGeeks â€“ *Embedded Systems*  

---

## ğŸ“Š GitHub Analytics  

<p align="center">
  <a href="https://github.com/suresh2327">
    <img height="180em" src="https://github-readme-stats.vercel.app/api?username=suresh2327&show_icons=true&theme=tokyonight&hide_border=true&count_private=true" />
    <img height="180em" src="https://github-readme-streak-stats.herokuapp.com/?user=suresh2327&theme=tokyonight&hide_border=true" />
  </a>
</p>

<p align="center">
  <img src="https://github-readme-stats.vercel.app/api/top-langs/?username=suresh2327&layout=compact&theme=tokyonight&hide_border=true" />
</p>

---

## ğŸŒ Connect with Me  

<p align="center">
  <a href="mailto:ggsuresh61@gmail.com"><img src="https://img.shields.io/badge/Email-D14836?style=for-the-badge&logo=gmail&logoColor=white" /></a>
  <a href="https://www.linkedin.com/in/suresh-gadi-6201a0293/"><img src="https://img.shields.io/badge/LinkedIn-0077B5?style=for-the-badge&logo=linkedin&logoColor=white" /></a>
  <a href="https://github.com/suresh2327"><img src="https://img.shields.io/badge/GitHub-100000?style=for-the-badge&logo=github&logoColor=white" /></a>
</p>

---

â­ *"Striving to make every circuit smarter, faster, and more efficient."*

