--------------------------------------------------------------------------------
Release 14.5 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.5\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml TOP_DAWG.twx TOP_DAWG.ncd -o TOP_DAWG.twr TOP_DAWG.pcf
-ucf TOP_DAWG.ucf

Design file:              TOP_DAWG.ncd
Physical constraint file: TOP_DAWG.pcf
Device,package,speed:     xc3s200a,vq100,-4 (PRODUCTION 1.42 2013-03-26)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: NET "clk_1/CLKIN_IBUFG" PERIOD = 25 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is  10.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "clk_1/CLKIN_IBUFG" PERIOD = 25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.760ns (period - min period limit)
  Period: 4.762ns
  Min period limit: 3.002ns (333.111MHz) ()
  Physical resource: clk_1/DCM_SP_INST/CLKFX180
  Logical resource: clk_1/DCM_SP_INST/CLKFX180
  Location pin: DCM_X0Y1.CLKFX180
  Clock network: clk_1/CLKFX180_BUF
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: clk_1/DCM_SP_INST/CLKIN
  Logical resource: clk_1/DCM_SP_INST/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: clk_1/CLKIN_IBUFG
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 25.000ns
  High pulse: 12.500ns
  High pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: clk_1/DCM_SP_INST/CLKIN
  Logical resource: clk_1/DCM_SP_INST/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: clk_1/CLKIN_IBUFG
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net "clk_1/CLKFX_BUF" derived from  NET 
"clk_1/CLKIN_IBUFG" PERIOD = 25 ns HIGH 50%;  divided by 5.25 to 4.762 nS and 
duty cycle corrected to HIGH 2.380 nS  
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 95672712 paths analyzed, 1764 endpoints analyzed, 177 failing endpoints
 177 timing errors detected. (177 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  27.224ns.
--------------------------------------------------------------------------------

Paths for end point div1/blk00000003/blk00000097 (SLICE_X4Y23.F4), 9046133 paths
--------------------------------------------------------------------------------
Slack (setup path):     -22.463ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rom3/DATA_2 (FF)
  Destination:          div1/blk00000003/blk00000097 (FF)
  Requirement:          4.761ns
  Data Path Delay:      27.153ns (Levels of Logic = 18)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.071ns (0.572 - 0.643)
  Source Clock:         s_dac_clk rising at 0.000ns
  Destination Clock:    s_dac_clk rising at 4.761ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: rom3/DATA_2 to div1/blk00000003/blk00000097
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y13.YQ      Tcko                  0.676   rom3/DATA<2>
                                                       rom3/DATA_2
    SLICE_X22Y12.G3      net (fanout=1)        0.364   rom3/DATA<2>
    SLICE_X22Y12.Y       Tilo                  0.707   s_sum_norm_3<3>
                                                       s_sum_norm_3<2>1
    SLICE_X26Y20.F4      net (fanout=2)        0.927   s_sum_norm_3<2>
    SLICE_X26Y20.X       Tilo                  0.692   sum_norm1/Madd_sum_addsub0001C1
                                                       sum_norm1/Madd_sum_addsub0001C11
    SLICE_X23Y20.G1      net (fanout=1)        0.998   sum_norm1/Madd_sum_addsub0001C1
    SLICE_X23Y20.COUT    Topcyg                1.178   sum_norm1/sum_addsub0001<2>
                                                       sum_norm1/Madd_sum_addsub0001_Madd_lut<3>
                                                       sum_norm1/Madd_sum_addsub0001_Madd_cy<3>
    SLICE_X23Y21.CIN     net (fanout=1)        0.000   sum_norm1/Madd_sum_addsub0001_Madd_cy<3>
    SLICE_X23Y21.X       Tcinx                 0.604   sum_norm1/sum_addsub0001<4>
                                                       sum_norm1/Madd_sum_addsub0001_Madd_xor<4>
    SLICE_X20Y25.F1      net (fanout=3)        0.996   sum_norm1/sum_addsub0001<4>
    SLICE_X20Y25.X       Tilo                  0.692   sum_norm1/Madd_sum_addsub0003C3
                                                       sum_norm1/Madd_sum_addsub0003C31
    SLICE_X20Y20.BY      net (fanout=1)        0.656   sum_norm1/Madd_sum_addsub0003C3
    SLICE_X20Y20.COUT    Tbycy                 1.095   sum_norm1/sum_addsub0003<4>
                                                       sum_norm1/Madd_sum_addsub0003_Madd_cy<5>
    SLICE_X20Y21.CIN     net (fanout=1)        0.000   sum_norm1/Madd_sum_addsub0003_Madd_cy<5>
    SLICE_X20Y21.X       Tcinx                 0.586   sum_norm1/sum_addsub0003<6>
                                                       sum_norm1/Madd_sum_addsub0003_Madd_xor<6>
    SLICE_X12Y22.F2      net (fanout=3)        1.022   sum_norm1/sum_addsub0003<6>
    SLICE_X12Y22.X       Topx                  1.189   sum_norm1/sum_addsub0005<6>
                                                       sum_norm1/Madd_sum_addsub0005_Madd_lut<6>
                                                       sum_norm1/Madd_sum_addsub0005_Madd_xor<6>
    SLICE_X8Y27.G4       net (fanout=3)        0.722   sum_norm1/sum_addsub0005<6>
    SLICE_X8Y27.Y        Tilo                  0.707   sum_norm1/Madd_sum_addsub0007C6
                                                       sum_norm1/Madd_sum_addsub0007C51
    SLICE_X11Y22.BY      net (fanout=1)        0.653   sum_norm1/Madd_sum_addsub0007C5
    SLICE_X11Y22.COUT    Tbycy                 0.996   sum_norm1/sum_addsub0007<6>
                                                       sum_norm1/Madd_sum_addsub0007_Madd_cy<7>
    SLICE_X11Y23.CIN     net (fanout=1)        0.000   sum_norm1/Madd_sum_addsub0007_Madd_cy<7>
    SLICE_X11Y23.X       Tcinx                 0.604   sum_norm1/sum_addsub0007<8>
                                                       sum_norm1/Madd_sum_addsub0007_Madd_xor<8>
    SLICE_X6Y27.G2       net (fanout=3)        0.965   sum_norm1/sum_addsub0007<8>
    SLICE_X6Y27.Y        Tilo                  0.707   sum_norm1/Madd_sum_addsub0009C7
                                                       sum_norm1/Madd_sum_addsub0009C71
    SLICE_X9Y23.BY       net (fanout=1)        0.653   sum_norm1/Madd_sum_addsub0009C7
    SLICE_X9Y23.COUT     Tbycy                 0.996   sum_norm1/sum_addsub0009<8>
                                                       sum_norm1/Madd_sum_addsub0009_Madd_cy<9>
    SLICE_X9Y24.CIN      net (fanout=1)        0.000   sum_norm1/Madd_sum_addsub0009_Madd_cy<9>
    SLICE_X9Y24.X        Tcinx                 0.604   sum_norm1/sum_addsub0009<10>
                                                       sum_norm1/Madd_sum_addsub0009_Madd_xor<10>
    SLICE_X7Y23.F1       net (fanout=1)        1.005   sum_norm1/sum_addsub0009<10>
    SLICE_X7Y23.Y        Topy                  1.853   sum_norm1/sum_addsub0011<10>
                                                       sum_norm1/Madd_sum_addsub0011_Madd_lut<10>
                                                       sum_norm1/Madd_sum_addsub0011_Madd_cy<10>
                                                       sum_norm1/Madd_sum_addsub0011_Madd_xor<11>
    SLICE_X5Y22.G2       net (fanout=1)        0.412   sum_norm1/sum_addsub0011<11>
    SLICE_X5Y22.COUT     Topcyg                1.178   sum_norm1/sum_addsub0013<10>
                                                       sum_norm1/sum_addsub0011<11>_rt
                                                       sum_norm1/Madd_sum_addsub0013_Madd_cy<11>
    SLICE_X5Y23.CIN      net (fanout=1)        0.000   sum_norm1/Madd_sum_addsub0013_Madd_cy<11>
    SLICE_X5Y23.X        Tcinx                 0.604   sum_norm1/sum_addsub0013<12>
                                                       sum_norm1/Madd_sum_addsub0013_Madd_xor<12>
    SLICE_X4Y23.F4       net (fanout=1)        0.060   sum_norm1/sum_addsub0013<12>
    SLICE_X4Y23.CLK      Tfck                  2.052   div1/blk00000003/sig000000ca
                                                       sum_norm1/sum_addsub0013<12>_rt
                                                       sum_norm1/Madd_sum_cy<12>
                                                       sum_norm1/Madd_sum_xor<13>
                                                       div1/blk00000003/blk00000097
    -------------------------------------------------  ---------------------------
    Total                                     27.153ns (17.720ns logic, 9.433ns route)
                                                       (65.3% logic, 34.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -22.101ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rom3/DATA_2 (FF)
  Destination:          div1/blk00000003/blk00000097 (FF)
  Requirement:          4.761ns
  Data Path Delay:      26.791ns (Levels of Logic = 17)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.071ns (0.572 - 0.643)
  Source Clock:         s_dac_clk rising at 0.000ns
  Destination Clock:    s_dac_clk rising at 4.761ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: rom3/DATA_2 to div1/blk00000003/blk00000097
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y13.YQ      Tcko                  0.676   rom3/DATA<2>
                                                       rom3/DATA_2
    SLICE_X22Y12.G3      net (fanout=1)        0.364   rom3/DATA<2>
    SLICE_X22Y12.Y       Tilo                  0.707   s_sum_norm_3<3>
                                                       s_sum_norm_3<2>1
    SLICE_X26Y20.F4      net (fanout=2)        0.927   s_sum_norm_3<2>
    SLICE_X26Y20.X       Tilo                  0.692   sum_norm1/Madd_sum_addsub0001C1
                                                       sum_norm1/Madd_sum_addsub0001C11
    SLICE_X23Y20.G1      net (fanout=1)        0.998   sum_norm1/Madd_sum_addsub0001C1
    SLICE_X23Y20.Y       Topgy                 1.368   sum_norm1/sum_addsub0001<2>
                                                       sum_norm1/Madd_sum_addsub0001_Madd_lut<3>
                                                       sum_norm1/Madd_sum_addsub0001_Madd_xor<3>
    SLICE_X20Y25.G4      net (fanout=3)        0.689   sum_norm1/sum_addsub0001<3>
    SLICE_X20Y25.Y       Tilo                  0.707   sum_norm1/Madd_sum_addsub0003C3
                                                       sum_norm1/Madd_sum_addsub0003C21
    SLICE_X20Y20.BX      net (fanout=1)        0.656   sum_norm1/Madd_sum_addsub0003C2
    SLICE_X20Y20.Y       Tbxy                  1.747   sum_norm1/sum_addsub0003<4>
                                                       sum_norm1/Madd_sum_addsub0003_Madd_cy<4>
                                                       sum_norm1/Madd_sum_addsub0003_Madd_xor<5>
    SLICE_X12Y21.G3      net (fanout=3)        0.607   sum_norm1/sum_addsub0003<5>
    SLICE_X12Y21.COUT    Topcyg                1.296   sum_norm1/sum_addsub0005<4>
                                                       sum_norm1/Madd_sum_addsub0005_Madd_lut<5>
                                                       sum_norm1/Madd_sum_addsub0005_Madd_cy<5>
    SLICE_X12Y22.CIN     net (fanout=1)        0.000   sum_norm1/Madd_sum_addsub0005_Madd_cy<5>
    SLICE_X12Y22.X       Tcinx                 0.586   sum_norm1/sum_addsub0005<6>
                                                       sum_norm1/Madd_sum_addsub0005_Madd_xor<6>
    SLICE_X8Y27.G4       net (fanout=3)        0.722   sum_norm1/sum_addsub0005<6>
    SLICE_X8Y27.Y        Tilo                  0.707   sum_norm1/Madd_sum_addsub0007C6
                                                       sum_norm1/Madd_sum_addsub0007C51
    SLICE_X11Y22.BY      net (fanout=1)        0.653   sum_norm1/Madd_sum_addsub0007C5
    SLICE_X11Y22.COUT    Tbycy                 0.996   sum_norm1/sum_addsub0007<6>
                                                       sum_norm1/Madd_sum_addsub0007_Madd_cy<7>
    SLICE_X11Y23.CIN     net (fanout=1)        0.000   sum_norm1/Madd_sum_addsub0007_Madd_cy<7>
    SLICE_X11Y23.X       Tcinx                 0.604   sum_norm1/sum_addsub0007<8>
                                                       sum_norm1/Madd_sum_addsub0007_Madd_xor<8>
    SLICE_X6Y27.G2       net (fanout=3)        0.965   sum_norm1/sum_addsub0007<8>
    SLICE_X6Y27.Y        Tilo                  0.707   sum_norm1/Madd_sum_addsub0009C7
                                                       sum_norm1/Madd_sum_addsub0009C71
    SLICE_X9Y23.BY       net (fanout=1)        0.653   sum_norm1/Madd_sum_addsub0009C7
    SLICE_X9Y23.COUT     Tbycy                 0.996   sum_norm1/sum_addsub0009<8>
                                                       sum_norm1/Madd_sum_addsub0009_Madd_cy<9>
    SLICE_X9Y24.CIN      net (fanout=1)        0.000   sum_norm1/Madd_sum_addsub0009_Madd_cy<9>
    SLICE_X9Y24.X        Tcinx                 0.604   sum_norm1/sum_addsub0009<10>
                                                       sum_norm1/Madd_sum_addsub0009_Madd_xor<10>
    SLICE_X7Y23.F1       net (fanout=1)        1.005   sum_norm1/sum_addsub0009<10>
    SLICE_X7Y23.Y        Topy                  1.853   sum_norm1/sum_addsub0011<10>
                                                       sum_norm1/Madd_sum_addsub0011_Madd_lut<10>
                                                       sum_norm1/Madd_sum_addsub0011_Madd_cy<10>
                                                       sum_norm1/Madd_sum_addsub0011_Madd_xor<11>
    SLICE_X5Y22.G2       net (fanout=1)        0.412   sum_norm1/sum_addsub0011<11>
    SLICE_X5Y22.COUT     Topcyg                1.178   sum_norm1/sum_addsub0013<10>
                                                       sum_norm1/sum_addsub0011<11>_rt
                                                       sum_norm1/Madd_sum_addsub0013_Madd_cy<11>
    SLICE_X5Y23.CIN      net (fanout=1)        0.000   sum_norm1/Madd_sum_addsub0013_Madd_cy<11>
    SLICE_X5Y23.X        Tcinx                 0.604   sum_norm1/sum_addsub0013<12>
                                                       sum_norm1/Madd_sum_addsub0013_Madd_xor<12>
    SLICE_X4Y23.F4       net (fanout=1)        0.060   sum_norm1/sum_addsub0013<12>
    SLICE_X4Y23.CLK      Tfck                  2.052   div1/blk00000003/sig000000ca
                                                       sum_norm1/sum_addsub0013<12>_rt
                                                       sum_norm1/Madd_sum_cy<12>
                                                       sum_norm1/Madd_sum_xor<13>
                                                       div1/blk00000003/blk00000097
    -------------------------------------------------  ---------------------------
    Total                                     26.791ns (18.080ns logic, 8.711ns route)
                                                       (67.5% logic, 32.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -22.075ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rom3/DATA_2 (FF)
  Destination:          div1/blk00000003/blk00000097 (FF)
  Requirement:          4.761ns
  Data Path Delay:      26.765ns (Levels of Logic = 18)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.071ns (0.572 - 0.643)
  Source Clock:         s_dac_clk rising at 0.000ns
  Destination Clock:    s_dac_clk rising at 4.761ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: rom3/DATA_2 to div1/blk00000003/blk00000097
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y13.YQ      Tcko                  0.676   rom3/DATA<2>
                                                       rom3/DATA_2
    SLICE_X22Y12.G3      net (fanout=1)        0.364   rom3/DATA<2>
    SLICE_X22Y12.Y       Tilo                  0.707   s_sum_norm_3<3>
                                                       s_sum_norm_3<2>1
    SLICE_X26Y20.F4      net (fanout=2)        0.927   s_sum_norm_3<2>
    SLICE_X26Y20.X       Tilo                  0.692   sum_norm1/Madd_sum_addsub0001C1
                                                       sum_norm1/Madd_sum_addsub0001C11
    SLICE_X23Y20.G1      net (fanout=1)        0.998   sum_norm1/Madd_sum_addsub0001C1
    SLICE_X23Y20.COUT    Topcyg                1.178   sum_norm1/sum_addsub0001<2>
                                                       sum_norm1/Madd_sum_addsub0001_Madd_lut<3>
                                                       sum_norm1/Madd_sum_addsub0001_Madd_cy<3>
    SLICE_X23Y21.CIN     net (fanout=1)        0.000   sum_norm1/Madd_sum_addsub0001_Madd_cy<3>
    SLICE_X23Y21.X       Tcinx                 0.604   sum_norm1/sum_addsub0001<4>
                                                       sum_norm1/Madd_sum_addsub0001_Madd_xor<4>
    SLICE_X20Y25.F1      net (fanout=3)        0.996   sum_norm1/sum_addsub0001<4>
    SLICE_X20Y25.X       Tilo                  0.692   sum_norm1/Madd_sum_addsub0003C3
                                                       sum_norm1/Madd_sum_addsub0003C31
    SLICE_X20Y20.BY      net (fanout=1)        0.656   sum_norm1/Madd_sum_addsub0003C3
    SLICE_X20Y20.COUT    Tbycy                 1.095   sum_norm1/sum_addsub0003<4>
                                                       sum_norm1/Madd_sum_addsub0003_Madd_cy<5>
    SLICE_X20Y21.CIN     net (fanout=1)        0.000   sum_norm1/Madd_sum_addsub0003_Madd_cy<5>
    SLICE_X20Y21.X       Tcinx                 0.586   sum_norm1/sum_addsub0003<6>
                                                       sum_norm1/Madd_sum_addsub0003_Madd_xor<6>
    SLICE_X12Y22.F2      net (fanout=3)        1.022   sum_norm1/sum_addsub0003<6>
    SLICE_X12Y22.X       Topx                  1.189   sum_norm1/sum_addsub0005<6>
                                                       sum_norm1/Madd_sum_addsub0005_Madd_lut<6>
                                                       sum_norm1/Madd_sum_addsub0005_Madd_xor<6>
    SLICE_X8Y27.G4       net (fanout=3)        0.722   sum_norm1/sum_addsub0005<6>
    SLICE_X8Y27.Y        Tilo                  0.707   sum_norm1/Madd_sum_addsub0007C6
                                                       sum_norm1/Madd_sum_addsub0007C51
    SLICE_X11Y22.BY      net (fanout=1)        0.653   sum_norm1/Madd_sum_addsub0007C5
    SLICE_X11Y22.COUT    Tbycy                 0.996   sum_norm1/sum_addsub0007<6>
                                                       sum_norm1/Madd_sum_addsub0007_Madd_cy<7>
    SLICE_X11Y23.CIN     net (fanout=1)        0.000   sum_norm1/Madd_sum_addsub0007_Madd_cy<7>
    SLICE_X11Y23.X       Tcinx                 0.604   sum_norm1/sum_addsub0007<8>
                                                       sum_norm1/Madd_sum_addsub0007_Madd_xor<8>
    SLICE_X6Y27.G2       net (fanout=3)        0.965   sum_norm1/sum_addsub0007<8>
    SLICE_X6Y27.Y        Tilo                  0.707   sum_norm1/Madd_sum_addsub0009C7
                                                       sum_norm1/Madd_sum_addsub0009C71
    SLICE_X9Y23.BY       net (fanout=1)        0.653   sum_norm1/Madd_sum_addsub0009C7
    SLICE_X9Y23.COUT     Tbycy                 0.996   sum_norm1/sum_addsub0009<8>
                                                       sum_norm1/Madd_sum_addsub0009_Madd_cy<9>
    SLICE_X9Y24.CIN      net (fanout=1)        0.000   sum_norm1/Madd_sum_addsub0009_Madd_cy<9>
    SLICE_X9Y24.X        Tcinx                 0.604   sum_norm1/sum_addsub0009<10>
                                                       sum_norm1/Madd_sum_addsub0009_Madd_xor<10>
    SLICE_X7Y23.F1       net (fanout=1)        1.005   sum_norm1/sum_addsub0009<10>
    SLICE_X7Y23.Y        Topy                  1.465   sum_norm1/sum_addsub0011<10>
                                                       sum_norm1/Madd_sum_addsub0011_Madd_cy<10>
                                                       sum_norm1/Madd_sum_addsub0011_Madd_xor<11>
    SLICE_X5Y22.G2       net (fanout=1)        0.412   sum_norm1/sum_addsub0011<11>
    SLICE_X5Y22.COUT     Topcyg                1.178   sum_norm1/sum_addsub0013<10>
                                                       sum_norm1/sum_addsub0011<11>_rt
                                                       sum_norm1/Madd_sum_addsub0013_Madd_cy<11>
    SLICE_X5Y23.CIN      net (fanout=1)        0.000   sum_norm1/Madd_sum_addsub0013_Madd_cy<11>
    SLICE_X5Y23.X        Tcinx                 0.604   sum_norm1/sum_addsub0013<12>
                                                       sum_norm1/Madd_sum_addsub0013_Madd_xor<12>
    SLICE_X4Y23.F4       net (fanout=1)        0.060   sum_norm1/sum_addsub0013<12>
    SLICE_X4Y23.CLK      Tfck                  2.052   div1/blk00000003/sig000000ca
                                                       sum_norm1/sum_addsub0013<12>_rt
                                                       sum_norm1/Madd_sum_cy<12>
                                                       sum_norm1/Madd_sum_xor<13>
                                                       div1/blk00000003/blk00000097
    -------------------------------------------------  ---------------------------
    Total                                     26.765ns (17.332ns logic, 9.433ns route)
                                                       (64.8% logic, 35.2% route)

--------------------------------------------------------------------------------

Paths for end point div1/blk00000003/blk00000097 (SLICE_X4Y23.CIN), 16335572 paths
--------------------------------------------------------------------------------
Slack (setup path):     -22.417ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rom3/DATA_2 (FF)
  Destination:          div1/blk00000003/blk00000097 (FF)
  Requirement:          4.761ns
  Data Path Delay:      27.107ns (Levels of Logic = 18)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.071ns (0.572 - 0.643)
  Source Clock:         s_dac_clk rising at 0.000ns
  Destination Clock:    s_dac_clk rising at 4.761ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: rom3/DATA_2 to div1/blk00000003/blk00000097
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y13.YQ      Tcko                  0.676   rom3/DATA<2>
                                                       rom3/DATA_2
    SLICE_X22Y12.G3      net (fanout=1)        0.364   rom3/DATA<2>
    SLICE_X22Y12.Y       Tilo                  0.707   s_sum_norm_3<3>
                                                       s_sum_norm_3<2>1
    SLICE_X26Y20.F4      net (fanout=2)        0.927   s_sum_norm_3<2>
    SLICE_X26Y20.X       Tilo                  0.692   sum_norm1/Madd_sum_addsub0001C1
                                                       sum_norm1/Madd_sum_addsub0001C11
    SLICE_X23Y20.G1      net (fanout=1)        0.998   sum_norm1/Madd_sum_addsub0001C1
    SLICE_X23Y20.COUT    Topcyg                1.178   sum_norm1/sum_addsub0001<2>
                                                       sum_norm1/Madd_sum_addsub0001_Madd_lut<3>
                                                       sum_norm1/Madd_sum_addsub0001_Madd_cy<3>
    SLICE_X23Y21.CIN     net (fanout=1)        0.000   sum_norm1/Madd_sum_addsub0001_Madd_cy<3>
    SLICE_X23Y21.X       Tcinx                 0.604   sum_norm1/sum_addsub0001<4>
                                                       sum_norm1/Madd_sum_addsub0001_Madd_xor<4>
    SLICE_X20Y25.F1      net (fanout=3)        0.996   sum_norm1/sum_addsub0001<4>
    SLICE_X20Y25.X       Tilo                  0.692   sum_norm1/Madd_sum_addsub0003C3
                                                       sum_norm1/Madd_sum_addsub0003C31
    SLICE_X20Y20.BY      net (fanout=1)        0.656   sum_norm1/Madd_sum_addsub0003C3
    SLICE_X20Y20.COUT    Tbycy                 1.095   sum_norm1/sum_addsub0003<4>
                                                       sum_norm1/Madd_sum_addsub0003_Madd_cy<5>
    SLICE_X20Y21.CIN     net (fanout=1)        0.000   sum_norm1/Madd_sum_addsub0003_Madd_cy<5>
    SLICE_X20Y21.X       Tcinx                 0.586   sum_norm1/sum_addsub0003<6>
                                                       sum_norm1/Madd_sum_addsub0003_Madd_xor<6>
    SLICE_X12Y22.F2      net (fanout=3)        1.022   sum_norm1/sum_addsub0003<6>
    SLICE_X12Y22.X       Topx                  1.189   sum_norm1/sum_addsub0005<6>
                                                       sum_norm1/Madd_sum_addsub0005_Madd_lut<6>
                                                       sum_norm1/Madd_sum_addsub0005_Madd_xor<6>
    SLICE_X8Y27.G4       net (fanout=3)        0.722   sum_norm1/sum_addsub0005<6>
    SLICE_X8Y27.Y        Tilo                  0.707   sum_norm1/Madd_sum_addsub0007C6
                                                       sum_norm1/Madd_sum_addsub0007C51
    SLICE_X11Y22.BY      net (fanout=1)        0.653   sum_norm1/Madd_sum_addsub0007C5
    SLICE_X11Y22.COUT    Tbycy                 0.996   sum_norm1/sum_addsub0007<6>
                                                       sum_norm1/Madd_sum_addsub0007_Madd_cy<7>
    SLICE_X11Y23.CIN     net (fanout=1)        0.000   sum_norm1/Madd_sum_addsub0007_Madd_cy<7>
    SLICE_X11Y23.X       Tcinx                 0.604   sum_norm1/sum_addsub0007<8>
                                                       sum_norm1/Madd_sum_addsub0007_Madd_xor<8>
    SLICE_X6Y27.G2       net (fanout=3)        0.965   sum_norm1/sum_addsub0007<8>
    SLICE_X6Y27.Y        Tilo                  0.707   sum_norm1/Madd_sum_addsub0009C7
                                                       sum_norm1/Madd_sum_addsub0009C71
    SLICE_X9Y23.BY       net (fanout=1)        0.653   sum_norm1/Madd_sum_addsub0009C7
    SLICE_X9Y23.COUT     Tbycy                 0.996   sum_norm1/sum_addsub0009<8>
                                                       sum_norm1/Madd_sum_addsub0009_Madd_cy<9>
    SLICE_X9Y24.CIN      net (fanout=1)        0.000   sum_norm1/Madd_sum_addsub0009_Madd_cy<9>
    SLICE_X9Y24.X        Tcinx                 0.604   sum_norm1/sum_addsub0009<10>
                                                       sum_norm1/Madd_sum_addsub0009_Madd_xor<10>
    SLICE_X7Y23.F1       net (fanout=1)        1.005   sum_norm1/sum_addsub0009<10>
    SLICE_X7Y23.X        Topx                  1.119   sum_norm1/sum_addsub0011<10>
                                                       sum_norm1/Madd_sum_addsub0011_Madd_lut<10>
                                                       sum_norm1/Madd_sum_addsub0011_Madd_xor<10>
    SLICE_X5Y22.F2       net (fanout=1)        0.712   sum_norm1/sum_addsub0011<10>
    SLICE_X5Y22.Y        Topy                  1.853   sum_norm1/sum_addsub0013<10>
                                                       sum_norm1/Madd_sum_addsub0013_Madd_lut<10>
                                                       sum_norm1/Madd_sum_addsub0013_Madd_cy<10>
                                                       sum_norm1/Madd_sum_addsub0013_Madd_xor<11>
    SLICE_X4Y22.G2       net (fanout=1)        0.121   sum_norm1/sum_addsub0013<11>
    SLICE_X4Y22.COUT     Topcyg                1.296   div1/blk00000003/sig000000cc
                                                       sum_norm1/sum_addsub0013<11>_rt
                                                       sum_norm1/Madd_sum_cy<11>
    SLICE_X4Y23.CIN      net (fanout=1)        0.000   sum_norm1/Madd_sum_cy<11>
    SLICE_X4Y23.CLK      Tcinck                1.012   div1/blk00000003/sig000000ca
                                                       sum_norm1/Madd_sum_cy<12>
                                                       sum_norm1/Madd_sum_xor<13>
                                                       div1/blk00000003/blk00000097
    -------------------------------------------------  ---------------------------
    Total                                     27.107ns (17.313ns logic, 9.794ns route)
                                                       (63.9% logic, 36.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -22.366ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rom3/DATA_2 (FF)
  Destination:          div1/blk00000003/blk00000097 (FF)
  Requirement:          4.761ns
  Data Path Delay:      27.056ns (Levels of Logic = 18)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.071ns (0.572 - 0.643)
  Source Clock:         s_dac_clk rising at 0.000ns
  Destination Clock:    s_dac_clk rising at 4.761ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: rom3/DATA_2 to div1/blk00000003/blk00000097
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y13.YQ      Tcko                  0.676   rom3/DATA<2>
                                                       rom3/DATA_2
    SLICE_X22Y12.G3      net (fanout=1)        0.364   rom3/DATA<2>
    SLICE_X22Y12.Y       Tilo                  0.707   s_sum_norm_3<3>
                                                       s_sum_norm_3<2>1
    SLICE_X26Y20.F4      net (fanout=2)        0.927   s_sum_norm_3<2>
    SLICE_X26Y20.X       Tilo                  0.692   sum_norm1/Madd_sum_addsub0001C1
                                                       sum_norm1/Madd_sum_addsub0001C11
    SLICE_X23Y20.G1      net (fanout=1)        0.998   sum_norm1/Madd_sum_addsub0001C1
    SLICE_X23Y20.COUT    Topcyg                1.178   sum_norm1/sum_addsub0001<2>
                                                       sum_norm1/Madd_sum_addsub0001_Madd_lut<3>
                                                       sum_norm1/Madd_sum_addsub0001_Madd_cy<3>
    SLICE_X23Y21.CIN     net (fanout=1)        0.000   sum_norm1/Madd_sum_addsub0001_Madd_cy<3>
    SLICE_X23Y21.X       Tcinx                 0.604   sum_norm1/sum_addsub0001<4>
                                                       sum_norm1/Madd_sum_addsub0001_Madd_xor<4>
    SLICE_X20Y25.F1      net (fanout=3)        0.996   sum_norm1/sum_addsub0001<4>
    SLICE_X20Y25.X       Tilo                  0.692   sum_norm1/Madd_sum_addsub0003C3
                                                       sum_norm1/Madd_sum_addsub0003C31
    SLICE_X20Y20.BY      net (fanout=1)        0.656   sum_norm1/Madd_sum_addsub0003C3
    SLICE_X20Y20.COUT    Tbycy                 1.095   sum_norm1/sum_addsub0003<4>
                                                       sum_norm1/Madd_sum_addsub0003_Madd_cy<5>
    SLICE_X20Y21.CIN     net (fanout=1)        0.000   sum_norm1/Madd_sum_addsub0003_Madd_cy<5>
    SLICE_X20Y21.X       Tcinx                 0.586   sum_norm1/sum_addsub0003<6>
                                                       sum_norm1/Madd_sum_addsub0003_Madd_xor<6>
    SLICE_X12Y22.F2      net (fanout=3)        1.022   sum_norm1/sum_addsub0003<6>
    SLICE_X12Y22.X       Topx                  1.189   sum_norm1/sum_addsub0005<6>
                                                       sum_norm1/Madd_sum_addsub0005_Madd_lut<6>
                                                       sum_norm1/Madd_sum_addsub0005_Madd_xor<6>
    SLICE_X8Y27.G4       net (fanout=3)        0.722   sum_norm1/sum_addsub0005<6>
    SLICE_X8Y27.Y        Tilo                  0.707   sum_norm1/Madd_sum_addsub0007C6
                                                       sum_norm1/Madd_sum_addsub0007C51
    SLICE_X11Y22.BY      net (fanout=1)        0.653   sum_norm1/Madd_sum_addsub0007C5
    SLICE_X11Y22.COUT    Tbycy                 0.996   sum_norm1/sum_addsub0007<6>
                                                       sum_norm1/Madd_sum_addsub0007_Madd_cy<7>
    SLICE_X11Y23.CIN     net (fanout=1)        0.000   sum_norm1/Madd_sum_addsub0007_Madd_cy<7>
    SLICE_X11Y23.X       Tcinx                 0.604   sum_norm1/sum_addsub0007<8>
                                                       sum_norm1/Madd_sum_addsub0007_Madd_xor<8>
    SLICE_X6Y27.G2       net (fanout=3)        0.965   sum_norm1/sum_addsub0007<8>
    SLICE_X6Y27.Y        Tilo                  0.707   sum_norm1/Madd_sum_addsub0009C7
                                                       sum_norm1/Madd_sum_addsub0009C71
    SLICE_X9Y23.BY       net (fanout=1)        0.653   sum_norm1/Madd_sum_addsub0009C7
    SLICE_X9Y23.COUT     Tbycy                 0.996   sum_norm1/sum_addsub0009<8>
                                                       sum_norm1/Madd_sum_addsub0009_Madd_cy<9>
    SLICE_X9Y24.CIN      net (fanout=1)        0.000   sum_norm1/Madd_sum_addsub0009_Madd_cy<9>
    SLICE_X9Y24.X        Tcinx                 0.604   sum_norm1/sum_addsub0009<10>
                                                       sum_norm1/Madd_sum_addsub0009_Madd_xor<10>
    SLICE_X7Y23.F1       net (fanout=1)        1.005   sum_norm1/sum_addsub0009<10>
    SLICE_X7Y23.Y        Topy                  1.853   sum_norm1/sum_addsub0011<10>
                                                       sum_norm1/Madd_sum_addsub0011_Madd_lut<10>
                                                       sum_norm1/Madd_sum_addsub0011_Madd_cy<10>
                                                       sum_norm1/Madd_sum_addsub0011_Madd_xor<11>
    SLICE_X5Y22.G2       net (fanout=1)        0.412   sum_norm1/sum_addsub0011<11>
    SLICE_X5Y22.Y        Topgy                 1.368   sum_norm1/sum_addsub0013<10>
                                                       sum_norm1/sum_addsub0011<11>_rt
                                                       sum_norm1/Madd_sum_addsub0013_Madd_xor<11>
    SLICE_X4Y22.G2       net (fanout=1)        0.121   sum_norm1/sum_addsub0013<11>
    SLICE_X4Y22.COUT     Topcyg                1.296   div1/blk00000003/sig000000cc
                                                       sum_norm1/sum_addsub0013<11>_rt
                                                       sum_norm1/Madd_sum_cy<11>
    SLICE_X4Y23.CIN      net (fanout=1)        0.000   sum_norm1/Madd_sum_cy<11>
    SLICE_X4Y23.CLK      Tcinck                1.012   div1/blk00000003/sig000000ca
                                                       sum_norm1/Madd_sum_cy<12>
                                                       sum_norm1/Madd_sum_xor<13>
                                                       div1/blk00000003/blk00000097
    -------------------------------------------------  ---------------------------
    Total                                     27.056ns (17.562ns logic, 9.494ns route)
                                                       (64.9% logic, 35.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -22.084ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rom3/DATA_2 (FF)
  Destination:          div1/blk00000003/blk00000097 (FF)
  Requirement:          4.761ns
  Data Path Delay:      26.774ns (Levels of Logic = 18)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.071ns (0.572 - 0.643)
  Source Clock:         s_dac_clk rising at 0.000ns
  Destination Clock:    s_dac_clk rising at 4.761ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: rom3/DATA_2 to div1/blk00000003/blk00000097
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y13.YQ      Tcko                  0.676   rom3/DATA<2>
                                                       rom3/DATA_2
    SLICE_X22Y12.G3      net (fanout=1)        0.364   rom3/DATA<2>
    SLICE_X22Y12.Y       Tilo                  0.707   s_sum_norm_3<3>
                                                       s_sum_norm_3<2>1
    SLICE_X26Y20.F4      net (fanout=2)        0.927   s_sum_norm_3<2>
    SLICE_X26Y20.X       Tilo                  0.692   sum_norm1/Madd_sum_addsub0001C1
                                                       sum_norm1/Madd_sum_addsub0001C11
    SLICE_X23Y20.G1      net (fanout=1)        0.998   sum_norm1/Madd_sum_addsub0001C1
    SLICE_X23Y20.COUT    Topcyg                1.178   sum_norm1/sum_addsub0001<2>
                                                       sum_norm1/Madd_sum_addsub0001_Madd_lut<3>
                                                       sum_norm1/Madd_sum_addsub0001_Madd_cy<3>
    SLICE_X23Y21.CIN     net (fanout=1)        0.000   sum_norm1/Madd_sum_addsub0001_Madd_cy<3>
    SLICE_X23Y21.X       Tcinx                 0.604   sum_norm1/sum_addsub0001<4>
                                                       sum_norm1/Madd_sum_addsub0001_Madd_xor<4>
    SLICE_X20Y25.F1      net (fanout=3)        0.996   sum_norm1/sum_addsub0001<4>
    SLICE_X20Y25.X       Tilo                  0.692   sum_norm1/Madd_sum_addsub0003C3
                                                       sum_norm1/Madd_sum_addsub0003C31
    SLICE_X20Y20.BY      net (fanout=1)        0.656   sum_norm1/Madd_sum_addsub0003C3
    SLICE_X20Y20.COUT    Tbycy                 1.095   sum_norm1/sum_addsub0003<4>
                                                       sum_norm1/Madd_sum_addsub0003_Madd_cy<5>
    SLICE_X20Y21.CIN     net (fanout=1)        0.000   sum_norm1/Madd_sum_addsub0003_Madd_cy<5>
    SLICE_X20Y21.X       Tcinx                 0.586   sum_norm1/sum_addsub0003<6>
                                                       sum_norm1/Madd_sum_addsub0003_Madd_xor<6>
    SLICE_X12Y22.F2      net (fanout=3)        1.022   sum_norm1/sum_addsub0003<6>
    SLICE_X12Y22.X       Topx                  1.189   sum_norm1/sum_addsub0005<6>
                                                       sum_norm1/Madd_sum_addsub0005_Madd_lut<6>
                                                       sum_norm1/Madd_sum_addsub0005_Madd_xor<6>
    SLICE_X8Y27.G4       net (fanout=3)        0.722   sum_norm1/sum_addsub0005<6>
    SLICE_X8Y27.Y        Tilo                  0.707   sum_norm1/Madd_sum_addsub0007C6
                                                       sum_norm1/Madd_sum_addsub0007C51
    SLICE_X11Y22.BY      net (fanout=1)        0.653   sum_norm1/Madd_sum_addsub0007C5
    SLICE_X11Y22.COUT    Tbycy                 0.996   sum_norm1/sum_addsub0007<6>
                                                       sum_norm1/Madd_sum_addsub0007_Madd_cy<7>
    SLICE_X11Y23.CIN     net (fanout=1)        0.000   sum_norm1/Madd_sum_addsub0007_Madd_cy<7>
    SLICE_X11Y23.X       Tcinx                 0.604   sum_norm1/sum_addsub0007<8>
                                                       sum_norm1/Madd_sum_addsub0007_Madd_xor<8>
    SLICE_X6Y27.G2       net (fanout=3)        0.965   sum_norm1/sum_addsub0007<8>
    SLICE_X6Y27.Y        Tilo                  0.707   sum_norm1/Madd_sum_addsub0009C7
                                                       sum_norm1/Madd_sum_addsub0009C71
    SLICE_X9Y23.BY       net (fanout=1)        0.653   sum_norm1/Madd_sum_addsub0009C7
    SLICE_X9Y23.COUT     Tbycy                 0.996   sum_norm1/sum_addsub0009<8>
                                                       sum_norm1/Madd_sum_addsub0009_Madd_cy<9>
    SLICE_X9Y24.CIN      net (fanout=1)        0.000   sum_norm1/Madd_sum_addsub0009_Madd_cy<9>
    SLICE_X9Y24.X        Tcinx                 0.604   sum_norm1/sum_addsub0009<10>
                                                       sum_norm1/Madd_sum_addsub0009_Madd_xor<10>
    SLICE_X7Y23.F1       net (fanout=1)        1.005   sum_norm1/sum_addsub0009<10>
    SLICE_X7Y23.X        Topx                  1.119   sum_norm1/sum_addsub0011<10>
                                                       sum_norm1/Madd_sum_addsub0011_Madd_lut<10>
                                                       sum_norm1/Madd_sum_addsub0011_Madd_xor<10>
    SLICE_X5Y22.F2       net (fanout=1)        0.712   sum_norm1/sum_addsub0011<10>
    SLICE_X5Y22.Y        Topy                  1.520   sum_norm1/sum_addsub0013<10>
                                                       sum_norm1/Madd_sum_addsub0013_Madd_cy<10>
                                                       sum_norm1/Madd_sum_addsub0013_Madd_xor<11>
    SLICE_X4Y22.G2       net (fanout=1)        0.121   sum_norm1/sum_addsub0013<11>
    SLICE_X4Y22.COUT     Topcyg                1.296   div1/blk00000003/sig000000cc
                                                       sum_norm1/sum_addsub0013<11>_rt
                                                       sum_norm1/Madd_sum_cy<11>
    SLICE_X4Y23.CIN      net (fanout=1)        0.000   sum_norm1/Madd_sum_cy<11>
    SLICE_X4Y23.CLK      Tcinck                1.012   div1/blk00000003/sig000000ca
                                                       sum_norm1/Madd_sum_cy<12>
                                                       sum_norm1/Madd_sum_xor<13>
                                                       div1/blk00000003/blk00000097
    -------------------------------------------------  ---------------------------
    Total                                     26.774ns (16.980ns logic, 9.794ns route)
                                                       (63.4% logic, 36.6% route)

--------------------------------------------------------------------------------

Paths for end point div1/blk00000003/blk00000097 (SLICE_X4Y23.G1), 12061658 paths
--------------------------------------------------------------------------------
Slack (setup path):     -22.242ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rom3/DATA_2 (FF)
  Destination:          div1/blk00000003/blk00000097 (FF)
  Requirement:          4.761ns
  Data Path Delay:      26.932ns (Levels of Logic = 18)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.071ns (0.572 - 0.643)
  Source Clock:         s_dac_clk rising at 0.000ns
  Destination Clock:    s_dac_clk rising at 4.761ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: rom3/DATA_2 to div1/blk00000003/blk00000097
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y13.YQ      Tcko                  0.676   rom3/DATA<2>
                                                       rom3/DATA_2
    SLICE_X22Y12.G3      net (fanout=1)        0.364   rom3/DATA<2>
    SLICE_X22Y12.Y       Tilo                  0.707   s_sum_norm_3<3>
                                                       s_sum_norm_3<2>1
    SLICE_X26Y20.F4      net (fanout=2)        0.927   s_sum_norm_3<2>
    SLICE_X26Y20.X       Tilo                  0.692   sum_norm1/Madd_sum_addsub0001C1
                                                       sum_norm1/Madd_sum_addsub0001C11
    SLICE_X23Y20.G1      net (fanout=1)        0.998   sum_norm1/Madd_sum_addsub0001C1
    SLICE_X23Y20.COUT    Topcyg                1.178   sum_norm1/sum_addsub0001<2>
                                                       sum_norm1/Madd_sum_addsub0001_Madd_lut<3>
                                                       sum_norm1/Madd_sum_addsub0001_Madd_cy<3>
    SLICE_X23Y21.CIN     net (fanout=1)        0.000   sum_norm1/Madd_sum_addsub0001_Madd_cy<3>
    SLICE_X23Y21.X       Tcinx                 0.604   sum_norm1/sum_addsub0001<4>
                                                       sum_norm1/Madd_sum_addsub0001_Madd_xor<4>
    SLICE_X20Y25.F1      net (fanout=3)        0.996   sum_norm1/sum_addsub0001<4>
    SLICE_X20Y25.X       Tilo                  0.692   sum_norm1/Madd_sum_addsub0003C3
                                                       sum_norm1/Madd_sum_addsub0003C31
    SLICE_X20Y20.BY      net (fanout=1)        0.656   sum_norm1/Madd_sum_addsub0003C3
    SLICE_X20Y20.COUT    Tbycy                 1.095   sum_norm1/sum_addsub0003<4>
                                                       sum_norm1/Madd_sum_addsub0003_Madd_cy<5>
    SLICE_X20Y21.CIN     net (fanout=1)        0.000   sum_norm1/Madd_sum_addsub0003_Madd_cy<5>
    SLICE_X20Y21.X       Tcinx                 0.586   sum_norm1/sum_addsub0003<6>
                                                       sum_norm1/Madd_sum_addsub0003_Madd_xor<6>
    SLICE_X12Y22.F2      net (fanout=3)        1.022   sum_norm1/sum_addsub0003<6>
    SLICE_X12Y22.X       Topx                  1.189   sum_norm1/sum_addsub0005<6>
                                                       sum_norm1/Madd_sum_addsub0005_Madd_lut<6>
                                                       sum_norm1/Madd_sum_addsub0005_Madd_xor<6>
    SLICE_X8Y27.G4       net (fanout=3)        0.722   sum_norm1/sum_addsub0005<6>
    SLICE_X8Y27.Y        Tilo                  0.707   sum_norm1/Madd_sum_addsub0007C6
                                                       sum_norm1/Madd_sum_addsub0007C51
    SLICE_X11Y22.BY      net (fanout=1)        0.653   sum_norm1/Madd_sum_addsub0007C5
    SLICE_X11Y22.COUT    Tbycy                 0.996   sum_norm1/sum_addsub0007<6>
                                                       sum_norm1/Madd_sum_addsub0007_Madd_cy<7>
    SLICE_X11Y23.CIN     net (fanout=1)        0.000   sum_norm1/Madd_sum_addsub0007_Madd_cy<7>
    SLICE_X11Y23.X       Tcinx                 0.604   sum_norm1/sum_addsub0007<8>
                                                       sum_norm1/Madd_sum_addsub0007_Madd_xor<8>
    SLICE_X6Y27.G2       net (fanout=3)        0.965   sum_norm1/sum_addsub0007<8>
    SLICE_X6Y27.Y        Tilo                  0.707   sum_norm1/Madd_sum_addsub0009C7
                                                       sum_norm1/Madd_sum_addsub0009C71
    SLICE_X9Y23.BY       net (fanout=1)        0.653   sum_norm1/Madd_sum_addsub0009C7
    SLICE_X9Y23.COUT     Tbycy                 0.996   sum_norm1/sum_addsub0009<8>
                                                       sum_norm1/Madd_sum_addsub0009_Madd_cy<9>
    SLICE_X9Y24.CIN      net (fanout=1)        0.000   sum_norm1/Madd_sum_addsub0009_Madd_cy<9>
    SLICE_X9Y24.X        Tcinx                 0.604   sum_norm1/sum_addsub0009<10>
                                                       sum_norm1/Madd_sum_addsub0009_Madd_xor<10>
    SLICE_X7Y23.F1       net (fanout=1)        1.005   sum_norm1/sum_addsub0009<10>
    SLICE_X7Y23.Y        Topy                  1.853   sum_norm1/sum_addsub0011<10>
                                                       sum_norm1/Madd_sum_addsub0011_Madd_lut<10>
                                                       sum_norm1/Madd_sum_addsub0011_Madd_cy<10>
                                                       sum_norm1/Madd_sum_addsub0011_Madd_xor<11>
    SLICE_X5Y22.G2       net (fanout=1)        0.412   sum_norm1/sum_addsub0011<11>
    SLICE_X5Y22.COUT     Topcyg                1.178   sum_norm1/sum_addsub0013<10>
                                                       sum_norm1/sum_addsub0011<11>_rt
                                                       sum_norm1/Madd_sum_addsub0013_Madd_cy<11>
    SLICE_X5Y23.CIN      net (fanout=1)        0.000   sum_norm1/Madd_sum_addsub0013_Madd_cy<11>
    SLICE_X5Y23.Y        Tciny                 0.864   sum_norm1/sum_addsub0013<12>
                                                       sum_norm1/Madd_sum_addsub0013_Madd_cy<12>
                                                       sum_norm1/Madd_sum_addsub0013_Madd_xor<13>
    SLICE_X4Y23.G1       net (fanout=1)        0.165   sum_norm1/sum_addsub0013<13>
    SLICE_X4Y23.CLK      Tgck                  1.466   div1/blk00000003/sig000000ca
                                                       sum_norm1/sum_addsub0013<13>_rt
                                                       sum_norm1/Madd_sum_xor<13>
                                                       div1/blk00000003/blk00000097
    -------------------------------------------------  ---------------------------
    Total                                     26.932ns (17.394ns logic, 9.538ns route)
                                                       (64.6% logic, 35.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -22.008ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rom3/DATA_2 (FF)
  Destination:          div1/blk00000003/blk00000097 (FF)
  Requirement:          4.761ns
  Data Path Delay:      26.698ns (Levels of Logic = 18)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.071ns (0.572 - 0.643)
  Source Clock:         s_dac_clk rising at 0.000ns
  Destination Clock:    s_dac_clk rising at 4.761ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: rom3/DATA_2 to div1/blk00000003/blk00000097
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y13.YQ      Tcko                  0.676   rom3/DATA<2>
                                                       rom3/DATA_2
    SLICE_X22Y12.G3      net (fanout=1)        0.364   rom3/DATA<2>
    SLICE_X22Y12.Y       Tilo                  0.707   s_sum_norm_3<3>
                                                       s_sum_norm_3<2>1
    SLICE_X26Y20.F4      net (fanout=2)        0.927   s_sum_norm_3<2>
    SLICE_X26Y20.X       Tilo                  0.692   sum_norm1/Madd_sum_addsub0001C1
                                                       sum_norm1/Madd_sum_addsub0001C11
    SLICE_X23Y20.G1      net (fanout=1)        0.998   sum_norm1/Madd_sum_addsub0001C1
    SLICE_X23Y20.COUT    Topcyg                1.178   sum_norm1/sum_addsub0001<2>
                                                       sum_norm1/Madd_sum_addsub0001_Madd_lut<3>
                                                       sum_norm1/Madd_sum_addsub0001_Madd_cy<3>
    SLICE_X23Y21.CIN     net (fanout=1)        0.000   sum_norm1/Madd_sum_addsub0001_Madd_cy<3>
    SLICE_X23Y21.X       Tcinx                 0.604   sum_norm1/sum_addsub0001<4>
                                                       sum_norm1/Madd_sum_addsub0001_Madd_xor<4>
    SLICE_X20Y25.F1      net (fanout=3)        0.996   sum_norm1/sum_addsub0001<4>
    SLICE_X20Y25.X       Tilo                  0.692   sum_norm1/Madd_sum_addsub0003C3
                                                       sum_norm1/Madd_sum_addsub0003C31
    SLICE_X20Y20.BY      net (fanout=1)        0.656   sum_norm1/Madd_sum_addsub0003C3
    SLICE_X20Y20.COUT    Tbycy                 1.095   sum_norm1/sum_addsub0003<4>
                                                       sum_norm1/Madd_sum_addsub0003_Madd_cy<5>
    SLICE_X20Y21.CIN     net (fanout=1)        0.000   sum_norm1/Madd_sum_addsub0003_Madd_cy<5>
    SLICE_X20Y21.X       Tcinx                 0.586   sum_norm1/sum_addsub0003<6>
                                                       sum_norm1/Madd_sum_addsub0003_Madd_xor<6>
    SLICE_X12Y22.F2      net (fanout=3)        1.022   sum_norm1/sum_addsub0003<6>
    SLICE_X12Y22.X       Topx                  1.189   sum_norm1/sum_addsub0005<6>
                                                       sum_norm1/Madd_sum_addsub0005_Madd_lut<6>
                                                       sum_norm1/Madd_sum_addsub0005_Madd_xor<6>
    SLICE_X8Y27.G4       net (fanout=3)        0.722   sum_norm1/sum_addsub0005<6>
    SLICE_X8Y27.Y        Tilo                  0.707   sum_norm1/Madd_sum_addsub0007C6
                                                       sum_norm1/Madd_sum_addsub0007C51
    SLICE_X11Y22.BY      net (fanout=1)        0.653   sum_norm1/Madd_sum_addsub0007C5
    SLICE_X11Y22.COUT    Tbycy                 0.996   sum_norm1/sum_addsub0007<6>
                                                       sum_norm1/Madd_sum_addsub0007_Madd_cy<7>
    SLICE_X11Y23.CIN     net (fanout=1)        0.000   sum_norm1/Madd_sum_addsub0007_Madd_cy<7>
    SLICE_X11Y23.X       Tcinx                 0.604   sum_norm1/sum_addsub0007<8>
                                                       sum_norm1/Madd_sum_addsub0007_Madd_xor<8>
    SLICE_X6Y27.G2       net (fanout=3)        0.965   sum_norm1/sum_addsub0007<8>
    SLICE_X6Y27.Y        Tilo                  0.707   sum_norm1/Madd_sum_addsub0009C7
                                                       sum_norm1/Madd_sum_addsub0009C71
    SLICE_X9Y23.BY       net (fanout=1)        0.653   sum_norm1/Madd_sum_addsub0009C7
    SLICE_X9Y23.COUT     Tbycy                 0.996   sum_norm1/sum_addsub0009<8>
                                                       sum_norm1/Madd_sum_addsub0009_Madd_cy<9>
    SLICE_X9Y24.CIN      net (fanout=1)        0.000   sum_norm1/Madd_sum_addsub0009_Madd_cy<9>
    SLICE_X9Y24.X        Tcinx                 0.604   sum_norm1/sum_addsub0009<10>
                                                       sum_norm1/Madd_sum_addsub0009_Madd_xor<10>
    SLICE_X7Y23.F1       net (fanout=1)        1.005   sum_norm1/sum_addsub0009<10>
    SLICE_X7Y23.COUT     Topcyf                1.195   sum_norm1/sum_addsub0011<10>
                                                       sum_norm1/Madd_sum_addsub0011_Madd_lut<10>
                                                       sum_norm1/Madd_sum_addsub0011_Madd_cy<10>
                                                       sum_norm1/Madd_sum_addsub0011_Madd_cy<11>
    SLICE_X7Y24.CIN      net (fanout=1)        0.000   sum_norm1/Madd_sum_addsub0011_Madd_cy<11>
    SLICE_X7Y24.X        Tcinx                 0.604   sum_norm1/sum_addsub0011<12>
                                                       sum_norm1/Madd_sum_addsub0011_Madd_xor<12>
    SLICE_X5Y23.F2       net (fanout=1)        0.421   sum_norm1/sum_addsub0011<12>
    SLICE_X5Y23.Y        Topy                  1.853   sum_norm1/sum_addsub0013<12>
                                                       sum_norm1/sum_addsub0011<12>_rt
                                                       sum_norm1/Madd_sum_addsub0013_Madd_cy<12>
                                                       sum_norm1/Madd_sum_addsub0013_Madd_xor<13>
    SLICE_X4Y23.G1       net (fanout=1)        0.165   sum_norm1/sum_addsub0013<13>
    SLICE_X4Y23.CLK      Tgck                  1.466   div1/blk00000003/sig000000ca
                                                       sum_norm1/sum_addsub0013<13>_rt
                                                       sum_norm1/Madd_sum_xor<13>
                                                       div1/blk00000003/blk00000097
    -------------------------------------------------  ---------------------------
    Total                                     26.698ns (17.151ns logic, 9.547ns route)
                                                       (64.2% logic, 35.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -21.880ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rom3/DATA_2 (FF)
  Destination:          div1/blk00000003/blk00000097 (FF)
  Requirement:          4.761ns
  Data Path Delay:      26.570ns (Levels of Logic = 17)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.071ns (0.572 - 0.643)
  Source Clock:         s_dac_clk rising at 0.000ns
  Destination Clock:    s_dac_clk rising at 4.761ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: rom3/DATA_2 to div1/blk00000003/blk00000097
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y13.YQ      Tcko                  0.676   rom3/DATA<2>
                                                       rom3/DATA_2
    SLICE_X22Y12.G3      net (fanout=1)        0.364   rom3/DATA<2>
    SLICE_X22Y12.Y       Tilo                  0.707   s_sum_norm_3<3>
                                                       s_sum_norm_3<2>1
    SLICE_X26Y20.F4      net (fanout=2)        0.927   s_sum_norm_3<2>
    SLICE_X26Y20.X       Tilo                  0.692   sum_norm1/Madd_sum_addsub0001C1
                                                       sum_norm1/Madd_sum_addsub0001C11
    SLICE_X23Y20.G1      net (fanout=1)        0.998   sum_norm1/Madd_sum_addsub0001C1
    SLICE_X23Y20.Y       Topgy                 1.368   sum_norm1/sum_addsub0001<2>
                                                       sum_norm1/Madd_sum_addsub0001_Madd_lut<3>
                                                       sum_norm1/Madd_sum_addsub0001_Madd_xor<3>
    SLICE_X20Y25.G4      net (fanout=3)        0.689   sum_norm1/sum_addsub0001<3>
    SLICE_X20Y25.Y       Tilo                  0.707   sum_norm1/Madd_sum_addsub0003C3
                                                       sum_norm1/Madd_sum_addsub0003C21
    SLICE_X20Y20.BX      net (fanout=1)        0.656   sum_norm1/Madd_sum_addsub0003C2
    SLICE_X20Y20.Y       Tbxy                  1.747   sum_norm1/sum_addsub0003<4>
                                                       sum_norm1/Madd_sum_addsub0003_Madd_cy<4>
                                                       sum_norm1/Madd_sum_addsub0003_Madd_xor<5>
    SLICE_X12Y21.G3      net (fanout=3)        0.607   sum_norm1/sum_addsub0003<5>
    SLICE_X12Y21.COUT    Topcyg                1.296   sum_norm1/sum_addsub0005<4>
                                                       sum_norm1/Madd_sum_addsub0005_Madd_lut<5>
                                                       sum_norm1/Madd_sum_addsub0005_Madd_cy<5>
    SLICE_X12Y22.CIN     net (fanout=1)        0.000   sum_norm1/Madd_sum_addsub0005_Madd_cy<5>
    SLICE_X12Y22.X       Tcinx                 0.586   sum_norm1/sum_addsub0005<6>
                                                       sum_norm1/Madd_sum_addsub0005_Madd_xor<6>
    SLICE_X8Y27.G4       net (fanout=3)        0.722   sum_norm1/sum_addsub0005<6>
    SLICE_X8Y27.Y        Tilo                  0.707   sum_norm1/Madd_sum_addsub0007C6
                                                       sum_norm1/Madd_sum_addsub0007C51
    SLICE_X11Y22.BY      net (fanout=1)        0.653   sum_norm1/Madd_sum_addsub0007C5
    SLICE_X11Y22.COUT    Tbycy                 0.996   sum_norm1/sum_addsub0007<6>
                                                       sum_norm1/Madd_sum_addsub0007_Madd_cy<7>
    SLICE_X11Y23.CIN     net (fanout=1)        0.000   sum_norm1/Madd_sum_addsub0007_Madd_cy<7>
    SLICE_X11Y23.X       Tcinx                 0.604   sum_norm1/sum_addsub0007<8>
                                                       sum_norm1/Madd_sum_addsub0007_Madd_xor<8>
    SLICE_X6Y27.G2       net (fanout=3)        0.965   sum_norm1/sum_addsub0007<8>
    SLICE_X6Y27.Y        Tilo                  0.707   sum_norm1/Madd_sum_addsub0009C7
                                                       sum_norm1/Madd_sum_addsub0009C71
    SLICE_X9Y23.BY       net (fanout=1)        0.653   sum_norm1/Madd_sum_addsub0009C7
    SLICE_X9Y23.COUT     Tbycy                 0.996   sum_norm1/sum_addsub0009<8>
                                                       sum_norm1/Madd_sum_addsub0009_Madd_cy<9>
    SLICE_X9Y24.CIN      net (fanout=1)        0.000   sum_norm1/Madd_sum_addsub0009_Madd_cy<9>
    SLICE_X9Y24.X        Tcinx                 0.604   sum_norm1/sum_addsub0009<10>
                                                       sum_norm1/Madd_sum_addsub0009_Madd_xor<10>
    SLICE_X7Y23.F1       net (fanout=1)        1.005   sum_norm1/sum_addsub0009<10>
    SLICE_X7Y23.Y        Topy                  1.853   sum_norm1/sum_addsub0011<10>
                                                       sum_norm1/Madd_sum_addsub0011_Madd_lut<10>
                                                       sum_norm1/Madd_sum_addsub0011_Madd_cy<10>
                                                       sum_norm1/Madd_sum_addsub0011_Madd_xor<11>
    SLICE_X5Y22.G2       net (fanout=1)        0.412   sum_norm1/sum_addsub0011<11>
    SLICE_X5Y22.COUT     Topcyg                1.178   sum_norm1/sum_addsub0013<10>
                                                       sum_norm1/sum_addsub0011<11>_rt
                                                       sum_norm1/Madd_sum_addsub0013_Madd_cy<11>
    SLICE_X5Y23.CIN      net (fanout=1)        0.000   sum_norm1/Madd_sum_addsub0013_Madd_cy<11>
    SLICE_X5Y23.Y        Tciny                 0.864   sum_norm1/sum_addsub0013<12>
                                                       sum_norm1/Madd_sum_addsub0013_Madd_cy<12>
                                                       sum_norm1/Madd_sum_addsub0013_Madd_xor<13>
    SLICE_X4Y23.G1       net (fanout=1)        0.165   sum_norm1/sum_addsub0013<13>
    SLICE_X4Y23.CLK      Tgck                  1.466   div1/blk00000003/sig000000ca
                                                       sum_norm1/sum_addsub0013<13>_rt
                                                       sum_norm1/Madd_sum_xor<13>
                                                       div1/blk00000003/blk00000097
    -------------------------------------------------  ---------------------------
    Total                                     26.570ns (17.754ns logic, 8.816ns route)
                                                       (66.8% logic, 33.2% route)

--------------------------------------------------------------------------------

Hold Paths: PERIOD analysis for net "clk_1/CLKFX_BUF" derived from
 NET "clk_1/CLKIN_IBUFG" PERIOD = 25 ns HIGH 50%;
 divided by 5.25 to 4.762 nS and duty cycle corrected to HIGH 2.380 nS 

--------------------------------------------------------------------------------

Paths for end point div1/blk00000003/blk0000020e (SLICE_X27Y52.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.871ns (requirement - (clock path skew + uncertainty - data path))
  Source:               div1/blk00000003/blk00000204 (FF)
  Destination:          div1/blk00000003/blk0000020e (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.905ns (Levels of Logic = 0)
  Clock Path Skew:      0.034ns (0.317 - 0.283)
  Source Clock:         s_dac_clk rising at 0.000ns
  Destination Clock:    s_dac_clk rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: div1/blk00000003/blk00000204 to div1/blk00000003/blk0000020e
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y54.YQ      Tcko                  0.464   div1/blk00000003/sig00000289
                                                       div1/blk00000003/blk00000204
    SLICE_X27Y52.BX      net (fanout=1)        0.352   div1/blk00000003/sig00000288
    SLICE_X27Y52.CLK     Tckdi       (-Th)    -0.089   div1/blk00000003/sig00000292
                                                       div1/blk00000003/blk0000020e
    -------------------------------------------------  ---------------------------
    Total                                      0.905ns (0.553ns logic, 0.352ns route)
                                                       (61.1% logic, 38.9% route)

--------------------------------------------------------------------------------

Paths for end point div1/blk00000003/blk00000225 (SLICE_X27Y51.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.909ns (requirement - (clock path skew + uncertainty - data path))
  Source:               div1/blk00000003/blk00000219 (FF)
  Destination:          div1/blk00000003/blk00000225 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.915ns (Levels of Logic = 0)
  Clock Path Skew:      0.006ns (0.042 - 0.036)
  Source Clock:         s_dac_clk rising at 0.000ns
  Destination Clock:    s_dac_clk rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: div1/blk00000003/blk00000219 to div1/blk00000003/blk00000225
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y50.YQ      Tcko                  0.464   div1/blk00000003/sig0000029d
                                                       div1/blk00000003/blk00000219
    SLICE_X27Y51.BX      net (fanout=1)        0.362   div1/blk00000003/sig0000029d
    SLICE_X27Y51.CLK     Tckdi       (-Th)    -0.089   div1/blk00000003/sig000002a9
                                                       div1/blk00000003/blk00000225
    -------------------------------------------------  ---------------------------
    Total                                      0.915ns (0.553ns logic, 0.362ns route)
                                                       (60.4% logic, 39.6% route)

--------------------------------------------------------------------------------

Paths for end point div1/blk00000003/blk00000038 (SLICE_X27Y53.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.910ns (requirement - (clock path skew + uncertainty - data path))
  Source:               div1/blk00000003/blk00000028 (FF)
  Destination:          div1/blk00000003/blk00000038 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.970ns (Levels of Logic = 0)
  Clock Path Skew:      0.060ns (0.317 - 0.257)
  Source Clock:         s_dac_clk rising at 0.000ns
  Destination Clock:    s_dac_clk rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: div1/blk00000003/blk00000028 to div1/blk00000003/blk00000038
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y53.YQ      Tcko                  0.464   div1/blk00000003/sig0000005b
                                                       div1/blk00000003/blk00000028
    SLICE_X27Y53.BY      net (fanout=1)        0.366   div1/blk00000003/sig0000005b
    SLICE_X27Y53.CLK     Tckdi       (-Th)    -0.140   div1/blk00000003/sig00000049
                                                       div1/blk00000003/blk00000038
    -------------------------------------------------  ---------------------------
    Total                                      0.970ns (0.604ns logic, 0.366ns route)
                                                       (62.3% logic, 37.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: PERIOD analysis for net "clk_1/CLKFX_BUF" derived from
 NET "clk_1/CLKIN_IBUFG" PERIOD = 25 ns HIGH 50%;
 divided by 5.25 to 4.762 nS and duty cycle corrected to HIGH 2.380 nS 

--------------------------------------------------------------------------------
Slack: 1.759ns (period - min period limit)
  Period: 4.761ns
  Min period limit: 3.002ns (333.111MHz) ()
  Physical resource: clk_1/DCM_SP_INST/CLKFX
  Logical resource: clk_1/DCM_SP_INST/CLKFX
  Location pin: DCM_X0Y1.CLKFX
  Clock network: clk_1/CLKFX_BUF
--------------------------------------------------------------------------------
Slack: 3.159ns (period - (min low pulse limit / (low pulse / period)))
  Period: 4.761ns
  Low pulse: 2.380ns
  Low pulse limit: 0.801ns (Tcl)
  Physical resource: div1/blk00000003/sig000000d6/CLK
  Logical resource: div1/blk00000003/blk000000a4/CK
  Location pin: SLICE_X4Y17.CLK
  Clock network: s_dac_clk
--------------------------------------------------------------------------------
Slack: 3.159ns (period - (min high pulse limit / (high pulse / period)))
  Period: 4.761ns
  High pulse: 2.380ns
  High pulse limit: 0.801ns (Tch)
  Physical resource: div1/blk00000003/sig000000d6/CLK
  Logical resource: div1/blk00000003/blk000000a4/CK
  Location pin: SLICE_X4Y17.CLK
  Clock network: s_dac_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "DAC_CLK" PERIOD = 4.76 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for clk_1/CLKIN_IBUFG
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|clk_1/CLKIN_IBUFG              |     25.000ns|     10.000ns|    142.926ns|            0|          177|            0|     95672712|
| clk_1/CLKFX_BUF               |      4.762ns|     27.224ns|          N/A|          177|            0|     95672712|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

1 constraint not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock CLK_IN
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK_IN         |   27.224|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 177  Score: 704775  (Setup/Max: 704775, Hold: 0)

Constraints cover 95672712 paths, 0 nets, and 4903 connections

Design statistics:
   Minimum period:  27.224ns{1}   (Maximum frequency:  36.732MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Jan 11 16:51:29 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 203 MB



