15:18:27 DEBUG : Logs will be stored at 'C:/Users/sunil/desktop/NUS/EE4218/EE4218_Labs_clone/Lab_2/project_2_1/IDE.log'.
15:18:37 INFO  : Registering command handlers for Vitis TCF services
15:18:37 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\sunil\desktop\NUS\EE4218\EE4218_Labs_clone\Lab_2\project_2_1\temp_xsdb_launch_script.tcl
15:18:37 INFO  : Platform repository initialization has completed.
15:18:42 INFO  : XSCT server has started successfully.
15:18:42 INFO  : Successfully done setting XSCT server connection channel  
15:18:42 INFO  : plnx-install-location is set to ''
15:18:46 INFO  : Successfully done setting workspace for the tool. 
15:18:46 INFO  : Successfully done query RDI_DATADIR 
15:26:38 INFO  : Result from executing command 'getProjects': project_2_1_vitis
15:26:38 INFO  : Result from executing command 'getPlatforms': xilinx_zcu102_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_202320_1/xilinx_zcu102_base_202320_1.xpfm;xilinx_zcu102_base_dfx_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_dfx_202320_1/xilinx_zcu102_base_dfx_202320_1.xpfm;xilinx_zcu104_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu104_base_202320_1/xilinx_zcu104_base_202320_1.xpfm
15:28:33 INFO  : Example project xuartps_hello_world_example_1 has been created successfully.
15:28:54 INFO  : Result from executing command 'removePlatformRepo': 
15:31:29 INFO  : Result from executing command 'getProjects': project_2_1_vitis
15:31:29 INFO  : Result from executing command 'getPlatforms': xilinx_zcu102_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_202320_1/xilinx_zcu102_base_202320_1.xpfm;xilinx_zcu102_base_dfx_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_dfx_202320_1/xilinx_zcu102_base_dfx_202320_1.xpfm;xilinx_zcu104_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu104_base_202320_1/xilinx_zcu104_base_202320_1.xpfm
15:31:30 INFO  : Checking for BSP changes to sync application flags for project 'xuartps_hello_world_example_1'...
15:56:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:56:11 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL1NH42KNRVA' is selected.
15:56:11 INFO  : 'jtag frequency' command is executed.
15:56:11 INFO  : Sourcing of 'C:/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
15:56:11 INFO  : Context for 'APU' is selected.
15:56:12 INFO  : System reset is completed.
15:56:15 INFO  : 'after 3000' command is executed.
15:56:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1NH42KNRVA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1NH42KNRVA-04724093-0"}' command is executed.
15:56:20 INFO  : Device configured successfully with "C:/Users/sunil/desktop/NUS/EE4218/EE4218_Labs_clone/Lab_2/project_2_1/xuartps_hello_world_example_1/_ide/bitstream/design_1_wrapper.bit"
15:56:20 INFO  : Context for 'APU' is selected.
15:56:21 INFO  : Hardware design and registers information is loaded from 'C:/Users/sunil/desktop/NUS/EE4218/EE4218_Labs_clone/Lab_2/project_2_1/project_2_1_vitis/export/project_2_1_vitis/hw/design_1_wrapper.xsa'.
15:56:21 INFO  : 'configparams force-mem-access 1' command is executed.
15:56:21 INFO  : Context for 'APU' is selected.
15:56:21 INFO  : Boot mode is read from the target.
15:56:25 INFO  : Boot mode of the target is set to jtag.
15:56:25 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:56:25 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:56:25 INFO  : The application 'C:/Users/sunil/desktop/NUS/EE4218/EE4218_Labs_clone/Lab_2/project_2_1/project_2_1_vitis/export/project_2_1_vitis/sw/project_2_1_vitis/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
15:56:26 INFO  : 'set bp_56_25_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
15:56:27 INFO  : 'con -block -timeout 60' command is executed.
15:56:27 INFO  : 'bpremove $bp_56_25_fsbl_bp' command is executed.
15:56:27 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:56:27 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:56:27 ERROR : Memory write error at 0x0. Cortex-A53 #0: EDITR not ready
15:56:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1NH42KNRVA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1NH42KNRVA-04724093-0"}
fpga -file C:/Users/sunil/desktop/NUS/EE4218/EE4218_Labs_clone/Lab_2/project_2_1/xuartps_hello_world_example_1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/sunil/desktop/NUS/EE4218/EE4218_Labs_clone/Lab_2/project_2_1/project_2_1_vitis/export/project_2_1_vitis/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
mask_write 0xFF5E0200 0xf000 0
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/sunil/desktop/NUS/EE4218/EE4218_Labs_clone/Lab_2/project_2_1/project_2_1_vitis/export/project_2_1_vitis/sw/project_2_1_vitis/boot/fsbl.elf
set bp_56_25_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_56_25_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/sunil/desktop/NUS/EE4218/EE4218_Labs_clone/Lab_2/project_2_1/xuartps_hello_world_example_1/Debug/xuartps_hello_world_example_1.elf
----------------End of Script----------------

15:56:27 ERROR : Memory write error at 0x0. Cortex-A53 #0: EDITR not ready
15:57:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:57:49 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL1NH42KNRVA' is selected.
15:57:49 INFO  : 'jtag frequency' command is executed.
15:57:49 INFO  : Sourcing of 'C:/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
15:57:49 INFO  : Context for 'APU' is selected.
15:57:49 INFO  : System reset is completed.
15:57:52 INFO  : 'after 3000' command is executed.
15:57:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1NH42KNRVA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1NH42KNRVA-04724093-0"}' command is executed.
15:57:57 INFO  : Device configured successfully with "C:/Users/sunil/desktop/NUS/EE4218/EE4218_Labs_clone/Lab_2/project_2_1/xuartps_hello_world_example_1/_ide/bitstream/design_1_wrapper.bit"
15:57:57 INFO  : Context for 'APU' is selected.
15:57:57 INFO  : Hardware design and registers information is loaded from 'C:/Users/sunil/desktop/NUS/EE4218/EE4218_Labs_clone/Lab_2/project_2_1/project_2_1_vitis/export/project_2_1_vitis/hw/design_1_wrapper.xsa'.
15:57:57 INFO  : 'configparams force-mem-access 1' command is executed.
15:57:57 INFO  : Context for 'APU' is selected.
15:57:57 INFO  : Boot mode is read from the target.
15:57:57 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:57:57 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:57:58 INFO  : The application 'C:/Users/sunil/desktop/NUS/EE4218/EE4218_Labs_clone/Lab_2/project_2_1/project_2_1_vitis/export/project_2_1_vitis/sw/project_2_1_vitis/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
15:57:58 INFO  : 'set bp_57_58_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
15:57:59 INFO  : 'con -block -timeout 60' command is executed.
15:57:59 INFO  : 'bpremove $bp_57_58_fsbl_bp' command is executed.
15:57:59 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:57:59 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:57:59 INFO  : The application 'C:/Users/sunil/desktop/NUS/EE4218/EE4218_Labs_clone/Lab_2/project_2_1/xuartps_hello_world_example_1/Debug/xuartps_hello_world_example_1.elf' is downloaded to processor 'psu_cortexa53_0'.
15:57:59 INFO  : 'configparams force-mem-access 0' command is executed.
15:57:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1NH42KNRVA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1NH42KNRVA-04724093-0"}
fpga -file C:/Users/sunil/desktop/NUS/EE4218/EE4218_Labs_clone/Lab_2/project_2_1/xuartps_hello_world_example_1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/sunil/desktop/NUS/EE4218/EE4218_Labs_clone/Lab_2/project_2_1/project_2_1_vitis/export/project_2_1_vitis/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/sunil/desktop/NUS/EE4218/EE4218_Labs_clone/Lab_2/project_2_1/project_2_1_vitis/export/project_2_1_vitis/sw/project_2_1_vitis/boot/fsbl.elf
set bp_57_58_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_57_58_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/sunil/desktop/NUS/EE4218/EE4218_Labs_clone/Lab_2/project_2_1/xuartps_hello_world_example_1/Debug/xuartps_hello_world_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

15:57:59 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:57:59 INFO  : 'con' command is executed.
15:57:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

15:57:59 INFO  : Launch script is exported to file 'C:\Users\sunil\desktop\NUS\EE4218\EE4218_Labs_clone\Lab_2\project_2_1\xuartps_hello_world_example_1_system\_ide\scripts\debugger_xuartps_hello_world_example_1-default.tcl'
15:59:16 INFO  : Disconnected from the channel tcfchan#3.
15:59:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:59:17 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL1NH42KNRVA' is selected.
15:59:17 INFO  : 'jtag frequency' command is executed.
15:59:17 INFO  : Sourcing of 'C:/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
15:59:17 INFO  : Context for 'APU' is selected.
15:59:18 INFO  : System reset is completed.
15:59:21 INFO  : 'after 3000' command is executed.
15:59:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1NH42KNRVA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1NH42KNRVA-04724093-0"}' command is executed.
15:59:25 INFO  : Device configured successfully with "C:/Users/sunil/desktop/NUS/EE4218/EE4218_Labs_clone/Lab_2/project_2_1/xuartps_hello_world_example_1/_ide/bitstream/design_1_wrapper.bit"
15:59:25 INFO  : Context for 'APU' is selected.
15:59:25 INFO  : Hardware design and registers information is loaded from 'C:/Users/sunil/desktop/NUS/EE4218/EE4218_Labs_clone/Lab_2/project_2_1/project_2_1_vitis/export/project_2_1_vitis/hw/design_1_wrapper.xsa'.
15:59:25 INFO  : 'configparams force-mem-access 1' command is executed.
15:59:25 INFO  : Context for 'APU' is selected.
15:59:25 INFO  : Boot mode is read from the target.
15:59:25 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:59:25 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:59:26 INFO  : The application 'C:/Users/sunil/desktop/NUS/EE4218/EE4218_Labs_clone/Lab_2/project_2_1/project_2_1_vitis/export/project_2_1_vitis/sw/project_2_1_vitis/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
15:59:26 INFO  : 'set bp_59_26_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
15:59:26 INFO  : 'con -block -timeout 60' command is executed.
15:59:26 INFO  : 'bpremove $bp_59_26_fsbl_bp' command is executed.
15:59:26 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:59:26 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:59:27 INFO  : The application 'C:/Users/sunil/desktop/NUS/EE4218/EE4218_Labs_clone/Lab_2/project_2_1/xuartps_hello_world_example_1/Debug/xuartps_hello_world_example_1.elf' is downloaded to processor 'psu_cortexa53_0'.
15:59:27 INFO  : 'configparams force-mem-access 0' command is executed.
15:59:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1NH42KNRVA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1NH42KNRVA-04724093-0"}
fpga -file C:/Users/sunil/desktop/NUS/EE4218/EE4218_Labs_clone/Lab_2/project_2_1/xuartps_hello_world_example_1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/sunil/desktop/NUS/EE4218/EE4218_Labs_clone/Lab_2/project_2_1/project_2_1_vitis/export/project_2_1_vitis/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/sunil/desktop/NUS/EE4218/EE4218_Labs_clone/Lab_2/project_2_1/project_2_1_vitis/export/project_2_1_vitis/sw/project_2_1_vitis/boot/fsbl.elf
set bp_59_26_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_59_26_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/sunil/desktop/NUS/EE4218/EE4218_Labs_clone/Lab_2/project_2_1/xuartps_hello_world_example_1/Debug/xuartps_hello_world_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

15:59:27 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:59:27 INFO  : 'con' command is executed.
15:59:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

15:59:27 INFO  : Launch script is exported to file 'C:\Users\sunil\desktop\NUS\EE4218\EE4218_Labs_clone\Lab_2\project_2_1\xuartps_hello_world_example_1_system\_ide\scripts\debugger_xuartps_hello_world_example_1-default.tcl'
16:00:12 INFO  : Disconnected from the channel tcfchan#4.
16:00:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:00:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

16:00:23 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
16:00:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:00:55 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL1NH42KNRVA' is selected.
16:00:55 INFO  : 'jtag frequency' command is executed.
16:00:55 INFO  : Sourcing of 'C:/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
16:00:55 INFO  : Context for 'APU' is selected.
16:00:56 INFO  : System reset is completed.
16:00:59 INFO  : 'after 3000' command is executed.
16:00:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1NH42KNRVA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1NH42KNRVA-04724093-0"}' command is executed.
16:01:03 INFO  : Device configured successfully with "C:/Users/sunil/desktop/NUS/EE4218/EE4218_Labs_clone/Lab_2/project_2_1/xuartps_hello_world_example_1/_ide/bitstream/design_1_wrapper.bit"
16:01:03 INFO  : Context for 'APU' is selected.
16:01:03 INFO  : Hardware design and registers information is loaded from 'C:/Users/sunil/desktop/NUS/EE4218/EE4218_Labs_clone/Lab_2/project_2_1/project_2_1_vitis/export/project_2_1_vitis/hw/design_1_wrapper.xsa'.
16:01:03 INFO  : 'configparams force-mem-access 1' command is executed.
16:01:04 INFO  : Context for 'APU' is selected.
16:01:04 INFO  : Boot mode is read from the target.
16:01:04 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:01:04 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:01:04 INFO  : The application 'C:/Users/sunil/desktop/NUS/EE4218/EE4218_Labs_clone/Lab_2/project_2_1/project_2_1_vitis/export/project_2_1_vitis/sw/project_2_1_vitis/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
16:01:04 INFO  : 'set bp_1_4_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
16:01:04 INFO  : 'con -block -timeout 60' command is executed.
16:01:04 INFO  : 'bpremove $bp_1_4_fsbl_bp' command is executed.
16:01:05 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:01:05 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:01:05 INFO  : The application 'C:/Users/sunil/desktop/NUS/EE4218/EE4218_Labs_clone/Lab_2/project_2_1/xuartps_hello_world_example_1/Debug/xuartps_hello_world_example_1.elf' is downloaded to processor 'psu_cortexa53_0'.
16:01:05 INFO  : 'configparams force-mem-access 0' command is executed.
16:01:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1NH42KNRVA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1NH42KNRVA-04724093-0"}
fpga -file C:/Users/sunil/desktop/NUS/EE4218/EE4218_Labs_clone/Lab_2/project_2_1/xuartps_hello_world_example_1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/sunil/desktop/NUS/EE4218/EE4218_Labs_clone/Lab_2/project_2_1/project_2_1_vitis/export/project_2_1_vitis/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/sunil/desktop/NUS/EE4218/EE4218_Labs_clone/Lab_2/project_2_1/project_2_1_vitis/export/project_2_1_vitis/sw/project_2_1_vitis/boot/fsbl.elf
set bp_1_4_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_1_4_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/sunil/desktop/NUS/EE4218/EE4218_Labs_clone/Lab_2/project_2_1/xuartps_hello_world_example_1/Debug/xuartps_hello_world_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

16:01:05 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:01:05 INFO  : 'con' command is executed.
16:01:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

16:01:05 INFO  : Launch script is exported to file 'C:\Users\sunil\desktop\NUS\EE4218\EE4218_Labs_clone\Lab_2\project_2_1\xuartps_hello_world_example_1_system\_ide\scripts\debugger_xuartps_hello_world_example_1-default.tcl'
16:04:22 INFO  : Disconnected from the channel tcfchan#5.
16:04:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:04:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

16:04:32 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
16:04:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:04:47 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL1NH42KNRVA' is selected.
16:04:47 INFO  : 'jtag frequency' command is executed.
16:04:47 INFO  : Sourcing of 'C:/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
16:04:47 INFO  : Context for 'APU' is selected.
16:04:47 INFO  : System reset is completed.
16:04:50 INFO  : 'after 3000' command is executed.
16:04:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1NH42KNRVA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1NH42KNRVA-04724093-0"}' command is executed.
16:04:55 INFO  : Device configured successfully with "C:/Users/sunil/desktop/NUS/EE4218/EE4218_Labs_clone/Lab_2/project_2_1/xuartps_hello_world_example_1/_ide/bitstream/design_1_wrapper.bit"
16:04:55 INFO  : Context for 'APU' is selected.
16:04:55 INFO  : Hardware design and registers information is loaded from 'C:/Users/sunil/desktop/NUS/EE4218/EE4218_Labs_clone/Lab_2/project_2_1/project_2_1_vitis/export/project_2_1_vitis/hw/design_1_wrapper.xsa'.
16:04:55 INFO  : 'configparams force-mem-access 1' command is executed.
16:04:55 INFO  : Context for 'APU' is selected.
16:04:55 INFO  : Boot mode is read from the target.
16:04:55 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:04:55 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:04:55 INFO  : The application 'C:/Users/sunil/desktop/NUS/EE4218/EE4218_Labs_clone/Lab_2/project_2_1/project_2_1_vitis/export/project_2_1_vitis/sw/project_2_1_vitis/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
16:04:56 INFO  : 'set bp_4_55_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
16:04:56 INFO  : 'con -block -timeout 60' command is executed.
16:04:56 INFO  : 'bpremove $bp_4_55_fsbl_bp' command is executed.
16:04:56 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:04:56 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:04:56 INFO  : The application 'C:/Users/sunil/desktop/NUS/EE4218/EE4218_Labs_clone/Lab_2/project_2_1/xuartps_hello_world_example_1/Debug/xuartps_hello_world_example_1.elf' is downloaded to processor 'psu_cortexa53_0'.
16:04:56 INFO  : 'configparams force-mem-access 0' command is executed.
16:04:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1NH42KNRVA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1NH42KNRVA-04724093-0"}
fpga -file C:/Users/sunil/desktop/NUS/EE4218/EE4218_Labs_clone/Lab_2/project_2_1/xuartps_hello_world_example_1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/sunil/desktop/NUS/EE4218/EE4218_Labs_clone/Lab_2/project_2_1/project_2_1_vitis/export/project_2_1_vitis/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/sunil/desktop/NUS/EE4218/EE4218_Labs_clone/Lab_2/project_2_1/project_2_1_vitis/export/project_2_1_vitis/sw/project_2_1_vitis/boot/fsbl.elf
set bp_4_55_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_4_55_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/sunil/desktop/NUS/EE4218/EE4218_Labs_clone/Lab_2/project_2_1/xuartps_hello_world_example_1/Debug/xuartps_hello_world_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

16:04:56 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:04:56 INFO  : 'con' command is executed.
16:04:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

16:04:56 INFO  : Launch script is exported to file 'C:\Users\sunil\desktop\NUS\EE4218\EE4218_Labs_clone\Lab_2\project_2_1\xuartps_hello_world_example_1_system\_ide\scripts\debugger_xuartps_hello_world_example_1-default.tcl'
16:09:57 INFO  : Disconnected from the channel tcfchan#6.
16:09:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:09:58 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL1NH42KNRVA' is selected.
16:09:58 INFO  : 'jtag frequency' command is executed.
16:09:58 INFO  : Sourcing of 'C:/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
16:09:59 INFO  : Context for 'APU' is selected.
16:09:59 INFO  : System reset is completed.
16:10:02 INFO  : 'after 3000' command is executed.
16:10:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1NH42KNRVA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1NH42KNRVA-04724093-0"}' command is executed.
16:10:06 INFO  : Device configured successfully with "C:/Users/sunil/desktop/NUS/EE4218/EE4218_Labs_clone/Lab_2/project_2_1/xuartps_hello_world_example_1/_ide/bitstream/design_1_wrapper.bit"
16:10:06 INFO  : Context for 'APU' is selected.
16:10:06 INFO  : Hardware design and registers information is loaded from 'C:/Users/sunil/desktop/NUS/EE4218/EE4218_Labs_clone/Lab_2/project_2_1/project_2_1_vitis/export/project_2_1_vitis/hw/design_1_wrapper.xsa'.
16:10:06 INFO  : 'configparams force-mem-access 1' command is executed.
16:10:06 INFO  : Context for 'APU' is selected.
16:10:06 INFO  : Boot mode is read from the target.
16:10:06 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:10:07 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:10:07 INFO  : The application 'C:/Users/sunil/desktop/NUS/EE4218/EE4218_Labs_clone/Lab_2/project_2_1/project_2_1_vitis/export/project_2_1_vitis/sw/project_2_1_vitis/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
16:10:07 INFO  : 'set bp_10_7_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
16:10:07 INFO  : 'con -block -timeout 60' command is executed.
16:10:07 INFO  : 'bpremove $bp_10_7_fsbl_bp' command is executed.
16:10:07 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:10:07 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:10:08 INFO  : The application 'C:/Users/sunil/desktop/NUS/EE4218/EE4218_Labs_clone/Lab_2/project_2_1/xuartps_hello_world_example_1/Debug/xuartps_hello_world_example_1.elf' is downloaded to processor 'psu_cortexa53_0'.
16:10:08 INFO  : 'configparams force-mem-access 0' command is executed.
16:10:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1NH42KNRVA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1NH42KNRVA-04724093-0"}
fpga -file C:/Users/sunil/desktop/NUS/EE4218/EE4218_Labs_clone/Lab_2/project_2_1/xuartps_hello_world_example_1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/sunil/desktop/NUS/EE4218/EE4218_Labs_clone/Lab_2/project_2_1/project_2_1_vitis/export/project_2_1_vitis/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/sunil/desktop/NUS/EE4218/EE4218_Labs_clone/Lab_2/project_2_1/project_2_1_vitis/export/project_2_1_vitis/sw/project_2_1_vitis/boot/fsbl.elf
set bp_10_7_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_10_7_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/sunil/desktop/NUS/EE4218/EE4218_Labs_clone/Lab_2/project_2_1/xuartps_hello_world_example_1/Debug/xuartps_hello_world_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

16:10:08 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:10:08 INFO  : 'con' command is executed.
16:10:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

16:10:08 INFO  : Launch script is exported to file 'C:\Users\sunil\desktop\NUS\EE4218\EE4218_Labs_clone\Lab_2\project_2_1\xuartps_hello_world_example_1_system\_ide\scripts\debugger_xuartps_hello_world_example_1-default.tcl'
16:11:39 INFO  : Disconnected from the channel tcfchan#7.
16:11:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:11:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

16:11:49 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
16:11:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:11:58 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL1NH42KNRVA' is selected.
16:11:58 INFO  : 'jtag frequency' command is executed.
16:11:58 INFO  : Sourcing of 'C:/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
16:11:58 INFO  : Context for 'APU' is selected.
16:11:59 INFO  : System reset is completed.
16:12:02 INFO  : 'after 3000' command is executed.
16:12:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1NH42KNRVA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1NH42KNRVA-04724093-0"}' command is executed.
16:12:06 INFO  : Device configured successfully with "C:/Users/sunil/desktop/NUS/EE4218/EE4218_Labs_clone/Lab_2/project_2_1/xuartps_hello_world_example_1/_ide/bitstream/design_1_wrapper.bit"
16:12:06 INFO  : Context for 'APU' is selected.
16:12:06 INFO  : Hardware design and registers information is loaded from 'C:/Users/sunil/desktop/NUS/EE4218/EE4218_Labs_clone/Lab_2/project_2_1/project_2_1_vitis/export/project_2_1_vitis/hw/design_1_wrapper.xsa'.
16:12:06 INFO  : 'configparams force-mem-access 1' command is executed.
16:12:06 INFO  : Context for 'APU' is selected.
16:12:06 INFO  : Boot mode is read from the target.
16:12:07 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:12:07 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:12:07 INFO  : The application 'C:/Users/sunil/desktop/NUS/EE4218/EE4218_Labs_clone/Lab_2/project_2_1/project_2_1_vitis/export/project_2_1_vitis/sw/project_2_1_vitis/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
16:12:07 INFO  : 'set bp_12_7_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
16:12:07 INFO  : 'con -block -timeout 60' command is executed.
16:12:07 INFO  : 'bpremove $bp_12_7_fsbl_bp' command is executed.
16:12:07 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:12:08 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:12:08 INFO  : The application 'C:/Users/sunil/desktop/NUS/EE4218/EE4218_Labs_clone/Lab_2/project_2_1/xuartps_hello_world_example_1/Debug/xuartps_hello_world_example_1.elf' is downloaded to processor 'psu_cortexa53_0'.
16:12:08 INFO  : 'configparams force-mem-access 0' command is executed.
16:12:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1NH42KNRVA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1NH42KNRVA-04724093-0"}
fpga -file C:/Users/sunil/desktop/NUS/EE4218/EE4218_Labs_clone/Lab_2/project_2_1/xuartps_hello_world_example_1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/sunil/desktop/NUS/EE4218/EE4218_Labs_clone/Lab_2/project_2_1/project_2_1_vitis/export/project_2_1_vitis/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/sunil/desktop/NUS/EE4218/EE4218_Labs_clone/Lab_2/project_2_1/project_2_1_vitis/export/project_2_1_vitis/sw/project_2_1_vitis/boot/fsbl.elf
set bp_12_7_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_12_7_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/sunil/desktop/NUS/EE4218/EE4218_Labs_clone/Lab_2/project_2_1/xuartps_hello_world_example_1/Debug/xuartps_hello_world_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

16:12:08 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:12:08 INFO  : 'con' command is executed.
16:12:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

16:12:08 INFO  : Launch script is exported to file 'C:\Users\sunil\desktop\NUS\EE4218\EE4218_Labs_clone\Lab_2\project_2_1\xuartps_hello_world_example_1_system\_ide\scripts\debugger_xuartps_hello_world_example_1-default.tcl'
16:15:15 INFO  : Disconnected from the channel tcfchan#8.
16:15:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:15:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

16:15:26 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
16:15:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:15:41 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL1NH42KNRVA' is selected.
16:15:41 INFO  : 'jtag frequency' command is executed.
16:15:41 INFO  : Sourcing of 'C:/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
16:15:41 INFO  : Context for 'APU' is selected.
16:15:41 INFO  : System reset is completed.
16:15:45 INFO  : 'after 3000' command is executed.
16:15:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1NH42KNRVA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1NH42KNRVA-04724093-0"}' command is executed.
16:15:49 INFO  : Device configured successfully with "C:/Users/sunil/desktop/NUS/EE4218/EE4218_Labs_clone/Lab_2/project_2_1/xuartps_hello_world_example_1/_ide/bitstream/design_1_wrapper.bit"
16:15:49 INFO  : Context for 'APU' is selected.
16:15:49 INFO  : Hardware design and registers information is loaded from 'C:/Users/sunil/desktop/NUS/EE4218/EE4218_Labs_clone/Lab_2/project_2_1/project_2_1_vitis/export/project_2_1_vitis/hw/design_1_wrapper.xsa'.
16:15:49 INFO  : 'configparams force-mem-access 1' command is executed.
16:15:49 INFO  : Context for 'APU' is selected.
16:15:49 INFO  : Boot mode is read from the target.
16:15:49 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:15:49 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:15:50 INFO  : The application 'C:/Users/sunil/desktop/NUS/EE4218/EE4218_Labs_clone/Lab_2/project_2_1/project_2_1_vitis/export/project_2_1_vitis/sw/project_2_1_vitis/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
16:15:50 INFO  : 'set bp_15_50_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
16:15:50 INFO  : 'con -block -timeout 60' command is executed.
16:15:50 INFO  : 'bpremove $bp_15_50_fsbl_bp' command is executed.
16:15:50 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:15:50 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:15:51 INFO  : The application 'C:/Users/sunil/desktop/NUS/EE4218/EE4218_Labs_clone/Lab_2/project_2_1/xuartps_hello_world_example_1/Debug/xuartps_hello_world_example_1.elf' is downloaded to processor 'psu_cortexa53_0'.
16:15:51 INFO  : 'configparams force-mem-access 0' command is executed.
16:15:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1NH42KNRVA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1NH42KNRVA-04724093-0"}
fpga -file C:/Users/sunil/desktop/NUS/EE4218/EE4218_Labs_clone/Lab_2/project_2_1/xuartps_hello_world_example_1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/sunil/desktop/NUS/EE4218/EE4218_Labs_clone/Lab_2/project_2_1/project_2_1_vitis/export/project_2_1_vitis/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/sunil/desktop/NUS/EE4218/EE4218_Labs_clone/Lab_2/project_2_1/project_2_1_vitis/export/project_2_1_vitis/sw/project_2_1_vitis/boot/fsbl.elf
set bp_15_50_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_15_50_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/sunil/desktop/NUS/EE4218/EE4218_Labs_clone/Lab_2/project_2_1/xuartps_hello_world_example_1/Debug/xuartps_hello_world_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

16:15:51 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:15:51 INFO  : 'con' command is executed.
16:15:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

16:15:51 INFO  : Launch script is exported to file 'C:\Users\sunil\desktop\NUS\EE4218\EE4218_Labs_clone\Lab_2\project_2_1\xuartps_hello_world_example_1_system\_ide\scripts\debugger_xuartps_hello_world_example_1-default.tcl'
16:34:41 INFO  : Disconnected from the channel tcfchan#9.
16:34:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:34:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

16:34:51 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
16:35:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:35:04 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL1NH42KNRVA' is selected.
16:35:04 INFO  : 'jtag frequency' command is executed.
16:35:04 INFO  : Sourcing of 'C:/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
16:35:04 INFO  : Context for 'APU' is selected.
16:35:05 INFO  : System reset is completed.
16:35:08 INFO  : 'after 3000' command is executed.
16:35:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1NH42KNRVA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1NH42KNRVA-04724093-0"}' command is executed.
16:35:12 INFO  : Device configured successfully with "C:/Users/sunil/desktop/NUS/EE4218/EE4218_Labs_clone/Lab_2/project_2_1/xuartps_hello_world_example_1/_ide/bitstream/design_1_wrapper.bit"
16:35:13 INFO  : Context for 'APU' is selected.
16:35:13 INFO  : Hardware design and registers information is loaded from 'C:/Users/sunil/desktop/NUS/EE4218/EE4218_Labs_clone/Lab_2/project_2_1/project_2_1_vitis/export/project_2_1_vitis/hw/design_1_wrapper.xsa'.
16:35:13 INFO  : 'configparams force-mem-access 1' command is executed.
16:35:13 INFO  : Context for 'APU' is selected.
16:35:13 INFO  : Boot mode is read from the target.
16:35:13 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:35:13 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:35:13 INFO  : The application 'C:/Users/sunil/desktop/NUS/EE4218/EE4218_Labs_clone/Lab_2/project_2_1/project_2_1_vitis/export/project_2_1_vitis/sw/project_2_1_vitis/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
16:35:13 INFO  : 'set bp_35_13_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
16:35:14 INFO  : 'con -block -timeout 60' command is executed.
16:35:14 INFO  : 'bpremove $bp_35_13_fsbl_bp' command is executed.
16:35:14 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:35:14 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:35:14 INFO  : The application 'C:/Users/sunil/desktop/NUS/EE4218/EE4218_Labs_clone/Lab_2/project_2_1/xuartps_hello_world_example_1/Debug/xuartps_hello_world_example_1.elf' is downloaded to processor 'psu_cortexa53_0'.
16:35:14 INFO  : 'configparams force-mem-access 0' command is executed.
16:35:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1NH42KNRVA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1NH42KNRVA-04724093-0"}
fpga -file C:/Users/sunil/desktop/NUS/EE4218/EE4218_Labs_clone/Lab_2/project_2_1/xuartps_hello_world_example_1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/sunil/desktop/NUS/EE4218/EE4218_Labs_clone/Lab_2/project_2_1/project_2_1_vitis/export/project_2_1_vitis/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/sunil/desktop/NUS/EE4218/EE4218_Labs_clone/Lab_2/project_2_1/project_2_1_vitis/export/project_2_1_vitis/sw/project_2_1_vitis/boot/fsbl.elf
set bp_35_13_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_35_13_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/sunil/desktop/NUS/EE4218/EE4218_Labs_clone/Lab_2/project_2_1/xuartps_hello_world_example_1/Debug/xuartps_hello_world_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

16:35:14 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:35:14 INFO  : 'con' command is executed.
16:35:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

16:35:14 INFO  : Launch script is exported to file 'C:\Users\sunil\desktop\NUS\EE4218\EE4218_Labs_clone\Lab_2\project_2_1\xuartps_hello_world_example_1_system\_ide\scripts\debugger_xuartps_hello_world_example_1-default.tcl'
16:35:45 INFO  : Checking for BSP changes to sync application flags for project 'xuartps_hello_world_example_1'...
16:35:57 INFO  : Disconnected from the channel tcfchan#10.
16:35:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:36:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

16:36:07 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
16:36:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:36:16 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL1NH42KNRVA' is selected.
16:36:16 INFO  : 'jtag frequency' command is executed.
16:36:16 INFO  : Sourcing of 'C:/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
16:36:16 INFO  : Context for 'APU' is selected.
16:36:17 INFO  : System reset is completed.
16:36:20 INFO  : 'after 3000' command is executed.
16:36:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1NH42KNRVA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1NH42KNRVA-04724093-0"}' command is executed.
16:36:24 INFO  : Device configured successfully with "C:/Users/sunil/desktop/NUS/EE4218/EE4218_Labs_clone/Lab_2/project_2_1/xuartps_hello_world_example_1/_ide/bitstream/design_1_wrapper.bit"
16:36:25 INFO  : Context for 'APU' is selected.
16:36:25 INFO  : Hardware design and registers information is loaded from 'C:/Users/sunil/desktop/NUS/EE4218/EE4218_Labs_clone/Lab_2/project_2_1/project_2_1_vitis/export/project_2_1_vitis/hw/design_1_wrapper.xsa'.
16:36:25 INFO  : 'configparams force-mem-access 1' command is executed.
16:36:25 INFO  : Context for 'APU' is selected.
16:36:25 INFO  : Boot mode is read from the target.
16:36:25 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:36:25 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:36:25 INFO  : The application 'C:/Users/sunil/desktop/NUS/EE4218/EE4218_Labs_clone/Lab_2/project_2_1/project_2_1_vitis/export/project_2_1_vitis/sw/project_2_1_vitis/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
16:36:25 INFO  : 'set bp_36_25_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
16:36:26 INFO  : 'con -block -timeout 60' command is executed.
16:36:26 INFO  : 'bpremove $bp_36_25_fsbl_bp' command is executed.
16:36:26 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:36:26 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:36:26 INFO  : The application 'C:/Users/sunil/desktop/NUS/EE4218/EE4218_Labs_clone/Lab_2/project_2_1/xuartps_hello_world_example_1/Debug/xuartps_hello_world_example_1.elf' is downloaded to processor 'psu_cortexa53_0'.
16:36:26 INFO  : 'configparams force-mem-access 0' command is executed.
16:36:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1NH42KNRVA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1NH42KNRVA-04724093-0"}
fpga -file C:/Users/sunil/desktop/NUS/EE4218/EE4218_Labs_clone/Lab_2/project_2_1/xuartps_hello_world_example_1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/sunil/desktop/NUS/EE4218/EE4218_Labs_clone/Lab_2/project_2_1/project_2_1_vitis/export/project_2_1_vitis/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/sunil/desktop/NUS/EE4218/EE4218_Labs_clone/Lab_2/project_2_1/project_2_1_vitis/export/project_2_1_vitis/sw/project_2_1_vitis/boot/fsbl.elf
set bp_36_25_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_36_25_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/sunil/desktop/NUS/EE4218/EE4218_Labs_clone/Lab_2/project_2_1/xuartps_hello_world_example_1/Debug/xuartps_hello_world_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

16:36:26 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:36:26 INFO  : 'con' command is executed.
16:36:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

16:36:26 INFO  : Launch script is exported to file 'C:\Users\sunil\desktop\NUS\EE4218\EE4218_Labs_clone\Lab_2\project_2_1\xuartps_hello_world_example_1_system\_ide\scripts\debugger_xuartps_hello_world_example_1-default.tcl'
16:37:44 INFO  : Disconnected from the channel tcfchan#11.
16:38:37 INFO  : Example project xllfifo_polling_example_1 has been created successfully.
16:38:42 INFO  : Checking for BSP changes to sync application flags for project 'xllfifo_polling_example_1'...
16:38:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:38:59 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL1NH42KNRVA' is selected.
16:38:59 INFO  : 'jtag frequency' command is executed.
16:38:59 INFO  : Sourcing of 'C:/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
16:38:59 INFO  : Context for 'APU' is selected.
16:39:00 INFO  : System reset is completed.
16:39:03 INFO  : 'after 3000' command is executed.
16:39:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1NH42KNRVA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1NH42KNRVA-04724093-0"}' command is executed.
16:39:08 INFO  : Device configured successfully with "C:/Users/sunil/desktop/NUS/EE4218/EE4218_Labs_clone/Lab_2/project_2_1/xuartps_hello_world_example_1/_ide/bitstream/design_1_wrapper.bit"
16:39:08 INFO  : Context for 'APU' is selected.
16:39:08 INFO  : Hardware design and registers information is loaded from 'C:/Users/sunil/desktop/NUS/EE4218/EE4218_Labs_clone/Lab_2/project_2_1/project_2_1_vitis/export/project_2_1_vitis/hw/design_1_wrapper.xsa'.
16:39:08 INFO  : 'configparams force-mem-access 1' command is executed.
16:39:08 INFO  : Context for 'APU' is selected.
16:39:08 INFO  : Boot mode is read from the target.
16:39:08 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:39:08 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:39:09 INFO  : The application 'C:/Users/sunil/desktop/NUS/EE4218/EE4218_Labs_clone/Lab_2/project_2_1/project_2_1_vitis/export/project_2_1_vitis/sw/project_2_1_vitis/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
16:39:09 INFO  : 'set bp_39_9_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
16:39:09 INFO  : 'con -block -timeout 60' command is executed.
16:39:09 INFO  : 'bpremove $bp_39_9_fsbl_bp' command is executed.
16:39:09 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:39:09 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:39:09 INFO  : The application 'C:/Users/sunil/desktop/NUS/EE4218/EE4218_Labs_clone/Lab_2/project_2_1/xuartps_hello_world_example_1/Debug/xuartps_hello_world_example_1.elf' is downloaded to processor 'psu_cortexa53_0'.
16:39:09 INFO  : 'configparams force-mem-access 0' command is executed.
16:39:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1NH42KNRVA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1NH42KNRVA-04724093-0"}
fpga -file C:/Users/sunil/desktop/NUS/EE4218/EE4218_Labs_clone/Lab_2/project_2_1/xuartps_hello_world_example_1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/sunil/desktop/NUS/EE4218/EE4218_Labs_clone/Lab_2/project_2_1/project_2_1_vitis/export/project_2_1_vitis/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/sunil/desktop/NUS/EE4218/EE4218_Labs_clone/Lab_2/project_2_1/project_2_1_vitis/export/project_2_1_vitis/sw/project_2_1_vitis/boot/fsbl.elf
set bp_39_9_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_39_9_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/sunil/desktop/NUS/EE4218/EE4218_Labs_clone/Lab_2/project_2_1/xuartps_hello_world_example_1/Debug/xuartps_hello_world_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

16:39:10 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:39:10 INFO  : 'con' command is executed.
16:39:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

16:39:10 INFO  : Launch script is exported to file 'C:\Users\sunil\desktop\NUS\EE4218\EE4218_Labs_clone\Lab_2\project_2_1\xuartps_hello_world_example_1_system\_ide\scripts\debugger_xuartps_hello_world_example_1-default.tcl'
16:39:58 INFO  : Checking for BSP changes to sync application flags for project 'xllfifo_polling_example_1'...
16:40:49 INFO  : Disconnected from the channel tcfchan#12.
16:40:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:40:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

16:40:59 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
16:41:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:41:24 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL1NH42KNRVA' is selected.
16:41:24 INFO  : 'jtag frequency' command is executed.
16:41:24 INFO  : Sourcing of 'C:/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
16:41:24 INFO  : Context for 'APU' is selected.
16:41:25 INFO  : System reset is completed.
16:41:28 INFO  : 'after 3000' command is executed.
16:41:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1NH42KNRVA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1NH42KNRVA-04724093-0"}' command is executed.
16:41:32 INFO  : Device configured successfully with "C:/Users/sunil/desktop/NUS/EE4218/EE4218_Labs_clone/Lab_2/project_2_1/xllfifo_polling_example_1/_ide/bitstream/design_1_wrapper.bit"
16:41:33 INFO  : Context for 'APU' is selected.
16:41:33 INFO  : Hardware design and registers information is loaded from 'C:/Users/sunil/desktop/NUS/EE4218/EE4218_Labs_clone/Lab_2/project_2_1/project_2_1_vitis/export/project_2_1_vitis/hw/design_1_wrapper.xsa'.
16:41:33 INFO  : 'configparams force-mem-access 1' command is executed.
16:41:33 INFO  : Context for 'APU' is selected.
16:41:33 INFO  : Boot mode is read from the target.
16:41:33 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:41:33 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:41:33 INFO  : The application 'C:/Users/sunil/desktop/NUS/EE4218/EE4218_Labs_clone/Lab_2/project_2_1/project_2_1_vitis/export/project_2_1_vitis/sw/project_2_1_vitis/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
16:41:34 INFO  : 'set bp_41_33_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
16:41:34 INFO  : 'con -block -timeout 60' command is executed.
16:41:34 INFO  : 'bpremove $bp_41_33_fsbl_bp' command is executed.
16:41:34 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:41:34 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:41:34 INFO  : The application 'C:/Users/sunil/desktop/NUS/EE4218/EE4218_Labs_clone/Lab_2/project_2_1/xllfifo_polling_example_1/Debug/xllfifo_polling_example_1.elf' is downloaded to processor 'psu_cortexa53_0'.
16:41:34 INFO  : 'configparams force-mem-access 0' command is executed.
16:41:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1NH42KNRVA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1NH42KNRVA-04724093-0"}
fpga -file C:/Users/sunil/desktop/NUS/EE4218/EE4218_Labs_clone/Lab_2/project_2_1/xllfifo_polling_example_1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/sunil/desktop/NUS/EE4218/EE4218_Labs_clone/Lab_2/project_2_1/project_2_1_vitis/export/project_2_1_vitis/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/sunil/desktop/NUS/EE4218/EE4218_Labs_clone/Lab_2/project_2_1/project_2_1_vitis/export/project_2_1_vitis/sw/project_2_1_vitis/boot/fsbl.elf
set bp_41_33_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_41_33_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/sunil/desktop/NUS/EE4218/EE4218_Labs_clone/Lab_2/project_2_1/xllfifo_polling_example_1/Debug/xllfifo_polling_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

16:41:34 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:41:34 INFO  : 'con' command is executed.
16:41:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

16:41:34 INFO  : Launch script is exported to file 'C:\Users\sunil\desktop\NUS\EE4218\EE4218_Labs_clone\Lab_2\project_2_1\xllfifo_polling_example_1_system\_ide\scripts\debugger_xllfifo_polling_example_1-default.tcl'
16:52:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:52:07 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL1NH42KNRVA' is selected.
16:52:07 INFO  : 'jtag frequency' command is executed.
16:52:07 INFO  : Sourcing of 'C:/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
16:52:07 INFO  : Context for 'APU' is selected.
16:52:07 INFO  : System reset is completed.
16:52:10 INFO  : 'after 3000' command is executed.
16:52:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1NH42KNRVA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1NH42KNRVA-04724093-0"}' command is executed.
16:52:15 INFO  : Device configured successfully with "C:/Users/sunil/desktop/NUS/EE4218/EE4218_Labs_clone/Lab_2/project_2_1/xllfifo_polling_example_1/_ide/bitstream/design_1_wrapper.bit"
16:52:15 INFO  : Context for 'APU' is selected.
16:52:15 INFO  : Hardware design and registers information is loaded from 'C:/Users/sunil/desktop/NUS/EE4218/EE4218_Labs_clone/Lab_2/project_2_1/project_2_1_vitis/export/project_2_1_vitis/hw/design_1_wrapper.xsa'.
16:52:15 INFO  : 'configparams force-mem-access 1' command is executed.
16:52:15 INFO  : Context for 'APU' is selected.
16:52:15 INFO  : Boot mode is read from the target.
16:52:15 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:52:15 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:52:16 INFO  : The application 'C:/Users/sunil/desktop/NUS/EE4218/EE4218_Labs_clone/Lab_2/project_2_1/project_2_1_vitis/export/project_2_1_vitis/sw/project_2_1_vitis/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
16:52:16 INFO  : 'set bp_52_16_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
16:52:16 INFO  : 'con -block -timeout 60' command is executed.
16:52:16 INFO  : 'bpremove $bp_52_16_fsbl_bp' command is executed.
16:52:16 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:52:16 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:52:17 INFO  : The application 'C:/Users/sunil/desktop/NUS/EE4218/EE4218_Labs_clone/Lab_2/project_2_1/xllfifo_polling_example_1/Debug/xllfifo_polling_example_1.elf' is downloaded to processor 'psu_cortexa53_0'.
16:52:17 INFO  : 'configparams force-mem-access 0' command is executed.
16:52:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1NH42KNRVA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1NH42KNRVA-04724093-0"}
fpga -file C:/Users/sunil/desktop/NUS/EE4218/EE4218_Labs_clone/Lab_2/project_2_1/xllfifo_polling_example_1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/sunil/desktop/NUS/EE4218/EE4218_Labs_clone/Lab_2/project_2_1/project_2_1_vitis/export/project_2_1_vitis/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/sunil/desktop/NUS/EE4218/EE4218_Labs_clone/Lab_2/project_2_1/project_2_1_vitis/export/project_2_1_vitis/sw/project_2_1_vitis/boot/fsbl.elf
set bp_52_16_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_52_16_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/sunil/desktop/NUS/EE4218/EE4218_Labs_clone/Lab_2/project_2_1/xllfifo_polling_example_1/Debug/xllfifo_polling_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

16:52:17 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:52:17 INFO  : 'con' command is executed.
16:52:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

16:52:17 INFO  : Launch script is exported to file 'C:\Users\sunil\desktop\NUS\EE4218\EE4218_Labs_clone\Lab_2\project_2_1\xllfifo_polling_example_1_system\_ide\scripts\debugger_xuartps_hello_world_example_1-default.tcl'
16:52:27 INFO  : Disconnected from the channel tcfchan#14.
16:52:37 WARN  : channel "tcfchan#14" closed
16:52:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:52:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

16:52:47 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
16:54:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:54:04 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL1NH42KNRVA' is selected.
16:54:04 INFO  : 'jtag frequency' command is executed.
16:54:04 INFO  : Sourcing of 'C:/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
16:54:04 INFO  : Context for 'APU' is selected.
16:54:04 INFO  : System reset is completed.
16:54:07 INFO  : 'after 3000' command is executed.
16:54:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1NH42KNRVA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1NH42KNRVA-04724093-0"}' command is executed.
16:54:12 INFO  : Device configured successfully with "C:/Users/sunil/desktop/NUS/EE4218/EE4218_Labs_clone/Lab_2/project_2_1/xllfifo_polling_example_1/_ide/bitstream/design_1_wrapper.bit"
16:54:12 INFO  : Context for 'APU' is selected.
16:54:12 INFO  : Hardware design and registers information is loaded from 'C:/Users/sunil/desktop/NUS/EE4218/EE4218_Labs_clone/Lab_2/project_2_1/project_2_1_vitis/export/project_2_1_vitis/hw/design_1_wrapper.xsa'.
16:54:12 INFO  : 'configparams force-mem-access 1' command is executed.
16:54:12 INFO  : Context for 'APU' is selected.
16:54:12 INFO  : Boot mode is read from the target.
16:54:12 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:54:12 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:54:13 INFO  : The application 'C:/Users/sunil/desktop/NUS/EE4218/EE4218_Labs_clone/Lab_2/project_2_1/project_2_1_vitis/export/project_2_1_vitis/sw/project_2_1_vitis/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
16:54:13 INFO  : 'set bp_54_13_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
16:54:13 INFO  : 'con -block -timeout 60' command is executed.
16:54:13 INFO  : 'bpremove $bp_54_13_fsbl_bp' command is executed.
16:54:13 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:54:13 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:54:14 INFO  : The application 'C:/Users/sunil/desktop/NUS/EE4218/EE4218_Labs_clone/Lab_2/project_2_1/xllfifo_polling_example_1/Debug/xllfifo_polling_example_1.elf' is downloaded to processor 'psu_cortexa53_0'.
16:54:14 INFO  : 'configparams force-mem-access 0' command is executed.
16:54:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1NH42KNRVA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1NH42KNRVA-04724093-0"}
fpga -file C:/Users/sunil/desktop/NUS/EE4218/EE4218_Labs_clone/Lab_2/project_2_1/xllfifo_polling_example_1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/sunil/desktop/NUS/EE4218/EE4218_Labs_clone/Lab_2/project_2_1/project_2_1_vitis/export/project_2_1_vitis/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/sunil/desktop/NUS/EE4218/EE4218_Labs_clone/Lab_2/project_2_1/project_2_1_vitis/export/project_2_1_vitis/sw/project_2_1_vitis/boot/fsbl.elf
set bp_54_13_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_54_13_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/sunil/desktop/NUS/EE4218/EE4218_Labs_clone/Lab_2/project_2_1/xllfifo_polling_example_1/Debug/xllfifo_polling_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

16:54:14 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:54:14 INFO  : 'con' command is executed.
16:54:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

16:54:14 INFO  : Launch script is exported to file 'C:\Users\sunil\desktop\NUS\EE4218\EE4218_Labs_clone\Lab_2\project_2_1\xllfifo_polling_example_1_system\_ide\scripts\debugger_xuartps_hello_world_example_1-default.tcl'
16:55:25 INFO  : Disconnected from the channel tcfchan#15.
16:55:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:55:46 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL1NH42KNRVA' is selected.
16:55:46 INFO  : 'jtag frequency' command is executed.
16:55:46 INFO  : Sourcing of 'C:/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
16:55:46 INFO  : Context for 'APU' is selected.
16:55:46 INFO  : System reset is completed.
16:55:49 INFO  : 'after 3000' command is executed.
16:55:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1NH42KNRVA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1NH42KNRVA-04724093-0"}' command is executed.
16:55:54 INFO  : Device configured successfully with "C:/Users/sunil/desktop/NUS/EE4218/EE4218_Labs_clone/Lab_2/project_2_1/xuartps_hello_world_example_1/_ide/bitstream/design_1_wrapper.bit"
16:55:54 INFO  : Context for 'APU' is selected.
16:55:55 INFO  : Hardware design and registers information is loaded from 'C:/Users/sunil/desktop/NUS/EE4218/EE4218_Labs_clone/Lab_2/project_2_1/project_2_1_vitis/export/project_2_1_vitis/hw/design_1_wrapper.xsa'.
16:55:55 INFO  : 'configparams force-mem-access 1' command is executed.
16:55:55 INFO  : Context for 'APU' is selected.
16:55:55 INFO  : Boot mode is read from the target.
16:55:55 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:55:55 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:55:55 INFO  : The application 'C:/Users/sunil/desktop/NUS/EE4218/EE4218_Labs_clone/Lab_2/project_2_1/project_2_1_vitis/export/project_2_1_vitis/sw/project_2_1_vitis/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
16:55:56 INFO  : 'set bp_55_55_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
16:55:56 INFO  : 'con -block -timeout 60' command is executed.
16:55:56 INFO  : 'bpremove $bp_55_55_fsbl_bp' command is executed.
16:55:56 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:55:56 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:55:56 INFO  : The application 'C:/Users/sunil/desktop/NUS/EE4218/EE4218_Labs_clone/Lab_2/project_2_1/xuartps_hello_world_example_1/Debug/xuartps_hello_world_example_1.elf' is downloaded to processor 'psu_cortexa53_0'.
16:55:56 INFO  : 'configparams force-mem-access 0' command is executed.
16:55:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1NH42KNRVA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1NH42KNRVA-04724093-0"}
fpga -file C:/Users/sunil/desktop/NUS/EE4218/EE4218_Labs_clone/Lab_2/project_2_1/xuartps_hello_world_example_1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/sunil/desktop/NUS/EE4218/EE4218_Labs_clone/Lab_2/project_2_1/project_2_1_vitis/export/project_2_1_vitis/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/sunil/desktop/NUS/EE4218/EE4218_Labs_clone/Lab_2/project_2_1/project_2_1_vitis/export/project_2_1_vitis/sw/project_2_1_vitis/boot/fsbl.elf
set bp_55_55_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_55_55_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/sunil/desktop/NUS/EE4218/EE4218_Labs_clone/Lab_2/project_2_1/xuartps_hello_world_example_1/Debug/xuartps_hello_world_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

16:55:56 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:55:56 INFO  : 'con' command is executed.
16:55:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

16:55:56 INFO  : Launch script is exported to file 'C:\Users\sunil\desktop\NUS\EE4218\EE4218_Labs_clone\Lab_2\project_2_1\xuartps_hello_world_example_1_system\_ide\scripts\debugger_xuartps_hello_world_example_1-default.tcl'
17:46:16 INFO  : Example project xuartps_low_echo_example_1 has been created successfully.
17:48:03 INFO  : Checking for BSP changes to sync application flags for project 'xuartps_low_echo_example_1'...
17:48:50 INFO  : Disconnected from the channel tcfchan#16.
17:48:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:49:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

17:49:00 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
17:49:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:49:25 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL1NH42KNRVA' is selected.
17:49:25 INFO  : 'jtag frequency' command is executed.
17:49:25 INFO  : Sourcing of 'C:/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
17:49:25 INFO  : Context for 'APU' is selected.
17:49:25 INFO  : System reset is completed.
17:49:28 INFO  : 'after 3000' command is executed.
17:49:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1NH42KNRVA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1NH42KNRVA-04724093-0"}' command is executed.
17:49:32 INFO  : Device configured successfully with "C:/Users/sunil/desktop/NUS/EE4218/EE4218_Labs_clone/Lab_2/project_2_1/xuartps_low_echo_example_1/_ide/bitstream/design_1_wrapper.bit"
17:49:32 INFO  : Context for 'APU' is selected.
17:49:32 INFO  : Hardware design and registers information is loaded from 'C:/Users/sunil/desktop/NUS/EE4218/EE4218_Labs_clone/Lab_2/project_2_1/project_2_1_vitis/export/project_2_1_vitis/hw/design_1_wrapper.xsa'.
17:49:32 INFO  : 'configparams force-mem-access 1' command is executed.
17:49:33 INFO  : Context for 'APU' is selected.
17:49:33 INFO  : Boot mode is read from the target.
17:49:33 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:49:33 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:49:33 INFO  : The application 'C:/Users/sunil/desktop/NUS/EE4218/EE4218_Labs_clone/Lab_2/project_2_1/project_2_1_vitis/export/project_2_1_vitis/sw/project_2_1_vitis/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
17:49:33 INFO  : 'set bp_49_33_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
17:49:33 INFO  : 'con -block -timeout 60' command is executed.
17:49:33 INFO  : 'bpremove $bp_49_33_fsbl_bp' command is executed.
17:49:33 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:49:34 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:49:34 INFO  : The application 'C:/Users/sunil/desktop/NUS/EE4218/EE4218_Labs_clone/Lab_2/project_2_1/xuartps_low_echo_example_1/Debug/xuartps_low_echo_example_1.elf' is downloaded to processor 'psu_cortexa53_0'.
17:49:34 INFO  : 'configparams force-mem-access 0' command is executed.
17:49:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1NH42KNRVA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1NH42KNRVA-04724093-0"}
fpga -file C:/Users/sunil/desktop/NUS/EE4218/EE4218_Labs_clone/Lab_2/project_2_1/xuartps_low_echo_example_1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/sunil/desktop/NUS/EE4218/EE4218_Labs_clone/Lab_2/project_2_1/project_2_1_vitis/export/project_2_1_vitis/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/sunil/desktop/NUS/EE4218/EE4218_Labs_clone/Lab_2/project_2_1/project_2_1_vitis/export/project_2_1_vitis/sw/project_2_1_vitis/boot/fsbl.elf
set bp_49_33_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_49_33_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/sunil/desktop/NUS/EE4218/EE4218_Labs_clone/Lab_2/project_2_1/xuartps_low_echo_example_1/Debug/xuartps_low_echo_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

17:49:34 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:49:34 INFO  : 'con' command is executed.
17:49:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

17:49:34 INFO  : Launch script is exported to file 'C:\Users\sunil\desktop\NUS\EE4218\EE4218_Labs_clone\Lab_2\project_2_1\xuartps_low_echo_example_1_system\_ide\scripts\debugger_xllfifo_polling_echo.tcl'
17:54:08 INFO  : Checking for BSP changes to sync application flags for project 'xuartps_low_echo_example_1'...
17:54:14 INFO  : Checking for BSP changes to sync application flags for project 'xuartps_low_echo_example_1'...
17:54:18 INFO  : Disconnected from the channel tcfchan#17.
17:54:21 ERROR : (XSDB Server)Invalid target. Use "connect" command to connect to hw_server/TCF agent

17:54:23 ERROR : (XSDB Server)Invalid target. Use "connect" command to connect to hw_server/TCF agent

17:54:25 ERROR : (XSDB Server)Invalid target. Use "connect" command to connect to hw_server/TCF agent

17:54:28 ERROR : (XSDB Server)Invalid target. Use "connect" command to connect to hw_server/TCF agent

17:54:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:54:58 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL1NH42KNRVA' is selected.
17:54:58 INFO  : 'jtag frequency' command is executed.
17:54:59 INFO  : Sourcing of 'C:/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
17:54:59 INFO  : Context for 'APU' is selected.
17:54:59 INFO  : System reset is completed.
17:55:02 INFO  : 'after 3000' command is executed.
17:55:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1NH42KNRVA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1NH42KNRVA-04724093-0"}' command is executed.
17:55:06 INFO  : Device configured successfully with "C:/Users/sunil/desktop/NUS/EE4218/EE4218_Labs_clone/Lab_2/project_2_1/xuartps_low_echo_example_1/_ide/bitstream/design_1_wrapper.bit"
17:55:07 INFO  : Context for 'APU' is selected.
17:55:07 INFO  : Hardware design and registers information is loaded from 'C:/Users/sunil/desktop/NUS/EE4218/EE4218_Labs_clone/Lab_2/project_2_1/project_2_1_vitis/export/project_2_1_vitis/hw/design_1_wrapper.xsa'.
17:55:07 INFO  : 'configparams force-mem-access 1' command is executed.
17:55:07 INFO  : Context for 'APU' is selected.
17:55:07 INFO  : Boot mode is read from the target.
17:55:07 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:55:07 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:55:07 INFO  : The application 'C:/Users/sunil/desktop/NUS/EE4218/EE4218_Labs_clone/Lab_2/project_2_1/project_2_1_vitis/export/project_2_1_vitis/sw/project_2_1_vitis/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
17:55:07 INFO  : 'set bp_55_7_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
17:55:08 INFO  : 'con -block -timeout 60' command is executed.
17:55:08 INFO  : 'bpremove $bp_55_7_fsbl_bp' command is executed.
17:55:08 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:55:08 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:55:08 INFO  : The application 'C:/Users/sunil/desktop/NUS/EE4218/EE4218_Labs_clone/Lab_2/project_2_1/xuartps_low_echo_example_1/Debug/xuartps_low_echo_example_1.elf' is downloaded to processor 'psu_cortexa53_0'.
17:55:08 INFO  : 'configparams force-mem-access 0' command is executed.
17:55:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1NH42KNRVA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1NH42KNRVA-04724093-0"}
fpga -file C:/Users/sunil/desktop/NUS/EE4218/EE4218_Labs_clone/Lab_2/project_2_1/xuartps_low_echo_example_1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/sunil/desktop/NUS/EE4218/EE4218_Labs_clone/Lab_2/project_2_1/project_2_1_vitis/export/project_2_1_vitis/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/sunil/desktop/NUS/EE4218/EE4218_Labs_clone/Lab_2/project_2_1/project_2_1_vitis/export/project_2_1_vitis/sw/project_2_1_vitis/boot/fsbl.elf
set bp_55_7_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_55_7_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/sunil/desktop/NUS/EE4218/EE4218_Labs_clone/Lab_2/project_2_1/xuartps_low_echo_example_1/Debug/xuartps_low_echo_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

17:55:08 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:55:08 INFO  : 'con' command is executed.
17:55:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

17:55:08 INFO  : Launch script is exported to file 'C:\Users\sunil\desktop\NUS\EE4218\EE4218_Labs_clone\Lab_2\project_2_1\xuartps_low_echo_example_1_system\_ide\scripts\debugger_xllfifo_polling_echo.tcl'
17:55:25 INFO  : Disconnected from the channel tcfchan#18.
17:55:27 INFO  : Checking for BSP changes to sync application flags for project 'xuartps_low_echo_example_1'...
17:55:35 ERROR : (XSDB Server)Invalid target. Use "connect" command to connect to hw_server/TCF agent

17:55:43 ERROR : (XSDB Server)Invalid target. Use "connect" command to connect to hw_server/TCF agent

17:56:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:56:05 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL1NH42KNRVA' is selected.
17:56:05 INFO  : 'jtag frequency' command is executed.
17:56:06 INFO  : Sourcing of 'C:/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
17:56:06 INFO  : Context for 'APU' is selected.
17:56:06 INFO  : System reset is completed.
17:56:09 INFO  : 'after 3000' command is executed.
17:56:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1NH42KNRVA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1NH42KNRVA-04724093-0"}' command is executed.
17:56:13 INFO  : Device configured successfully with "C:/Users/sunil/desktop/NUS/EE4218/EE4218_Labs_clone/Lab_2/project_2_1/xuartps_low_echo_example_1/_ide/bitstream/design_1_wrapper.bit"
17:56:14 INFO  : Context for 'APU' is selected.
17:56:14 INFO  : Hardware design and registers information is loaded from 'C:/Users/sunil/desktop/NUS/EE4218/EE4218_Labs_clone/Lab_2/project_2_1/project_2_1_vitis/export/project_2_1_vitis/hw/design_1_wrapper.xsa'.
17:56:14 INFO  : 'configparams force-mem-access 1' command is executed.
17:56:14 INFO  : Context for 'APU' is selected.
17:56:14 INFO  : Boot mode is read from the target.
17:56:14 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:56:14 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:56:14 INFO  : The application 'C:/Users/sunil/desktop/NUS/EE4218/EE4218_Labs_clone/Lab_2/project_2_1/project_2_1_vitis/export/project_2_1_vitis/sw/project_2_1_vitis/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
17:56:14 INFO  : 'set bp_56_14_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
17:56:15 INFO  : 'con -block -timeout 60' command is executed.
17:56:15 INFO  : 'bpremove $bp_56_14_fsbl_bp' command is executed.
17:56:15 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:56:15 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:56:15 INFO  : The application 'C:/Users/sunil/desktop/NUS/EE4218/EE4218_Labs_clone/Lab_2/project_2_1/xuartps_low_echo_example_1/Debug/xuartps_low_echo_example_1.elf' is downloaded to processor 'psu_cortexa53_0'.
17:56:15 INFO  : 'configparams force-mem-access 0' command is executed.
17:56:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1NH42KNRVA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1NH42KNRVA-04724093-0"}
fpga -file C:/Users/sunil/desktop/NUS/EE4218/EE4218_Labs_clone/Lab_2/project_2_1/xuartps_low_echo_example_1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/sunil/desktop/NUS/EE4218/EE4218_Labs_clone/Lab_2/project_2_1/project_2_1_vitis/export/project_2_1_vitis/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/sunil/desktop/NUS/EE4218/EE4218_Labs_clone/Lab_2/project_2_1/project_2_1_vitis/export/project_2_1_vitis/sw/project_2_1_vitis/boot/fsbl.elf
set bp_56_14_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_56_14_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/sunil/desktop/NUS/EE4218/EE4218_Labs_clone/Lab_2/project_2_1/xuartps_low_echo_example_1/Debug/xuartps_low_echo_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

17:56:15 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:56:15 INFO  : 'con' command is executed.
17:56:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

17:56:15 INFO  : Launch script is exported to file 'C:\Users\sunil\desktop\NUS\EE4218\EE4218_Labs_clone\Lab_2\project_2_1\xuartps_low_echo_example_1_system\_ide\scripts\debugger_xllfifo_polling_echo.tcl'
18:04:15 INFO  : Disconnected from the channel tcfchan#19.
19:13:06 INFO  : Checking for BSP changes to sync application flags for project 'xuartps_low_echo_example_1'...
19:13:30 INFO  : Checking for BSP changes to sync application flags for project 'xuartps_low_echo_example_1'...
19:13:50 INFO  : Checking for BSP changes to sync application flags for project 'xuartps_low_echo_example_1'...
19:20:40 INFO  : Checking for BSP changes to sync application flags for project 'xuartps_low_echo_example_1'...
19:20:53 ERROR : (XSDB Server)Invalid target. Use "connect" command to connect to hw_server/TCF agent

19:21:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:21:08 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL1NH42KNRVA' is selected.
19:21:08 INFO  : 'jtag frequency' command is executed.
19:21:08 INFO  : Sourcing of 'C:/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
19:21:08 INFO  : Context for 'APU' is selected.
19:21:08 INFO  : System reset is completed.
19:21:11 INFO  : 'after 3000' command is executed.
19:21:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1NH42KNRVA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1NH42KNRVA-04724093-0"}' command is executed.
19:21:16 INFO  : Device configured successfully with "C:/Users/sunil/desktop/NUS/EE4218/EE4218_Labs_clone/Lab_2/project_2_1/xuartps_low_echo_example_1/_ide/bitstream/design_1_wrapper.bit"
19:21:16 INFO  : Context for 'APU' is selected.
19:21:16 INFO  : Hardware design and registers information is loaded from 'C:/Users/sunil/desktop/NUS/EE4218/EE4218_Labs_clone/Lab_2/project_2_1/project_2_1_vitis/export/project_2_1_vitis/hw/design_1_wrapper.xsa'.
19:21:16 INFO  : 'configparams force-mem-access 1' command is executed.
19:21:16 INFO  : Context for 'APU' is selected.
19:21:16 INFO  : Boot mode is read from the target.
19:21:16 INFO  : Context for processor 'psu_cortexa53_0' is selected.
19:21:16 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
19:21:17 INFO  : The application 'C:/Users/sunil/desktop/NUS/EE4218/EE4218_Labs_clone/Lab_2/project_2_1/project_2_1_vitis/export/project_2_1_vitis/sw/project_2_1_vitis/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
19:21:17 INFO  : 'set bp_21_17_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
19:21:17 INFO  : 'con -block -timeout 60' command is executed.
19:21:17 INFO  : 'bpremove $bp_21_17_fsbl_bp' command is executed.
19:21:17 INFO  : Context for processor 'psu_cortexa53_0' is selected.
19:21:17 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
19:21:17 INFO  : The application 'C:/Users/sunil/desktop/NUS/EE4218/EE4218_Labs_clone/Lab_2/project_2_1/xuartps_low_echo_example_1/Debug/xuartps_low_echo_example_1.elf' is downloaded to processor 'psu_cortexa53_0'.
19:21:17 INFO  : 'configparams force-mem-access 0' command is executed.
19:21:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1NH42KNRVA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1NH42KNRVA-04724093-0"}
fpga -file C:/Users/sunil/desktop/NUS/EE4218/EE4218_Labs_clone/Lab_2/project_2_1/xuartps_low_echo_example_1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/sunil/desktop/NUS/EE4218/EE4218_Labs_clone/Lab_2/project_2_1/project_2_1_vitis/export/project_2_1_vitis/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/sunil/desktop/NUS/EE4218/EE4218_Labs_clone/Lab_2/project_2_1/project_2_1_vitis/export/project_2_1_vitis/sw/project_2_1_vitis/boot/fsbl.elf
set bp_21_17_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_21_17_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/sunil/desktop/NUS/EE4218/EE4218_Labs_clone/Lab_2/project_2_1/xuartps_low_echo_example_1/Debug/xuartps_low_echo_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

19:21:18 INFO  : Context for processor 'psu_cortexa53_0' is selected.
19:21:18 INFO  : 'con' command is executed.
19:21:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

19:21:18 INFO  : Launch script is exported to file 'C:\Users\sunil\desktop\NUS\EE4218\EE4218_Labs_clone\Lab_2\project_2_1\xuartps_low_echo_example_1_system\_ide\scripts\debugger_xllfifo_polling_echo.tcl'
19:23:05 INFO  : Disconnected from the channel tcfchan#20.
19:23:07 INFO  : Checking for BSP changes to sync application flags for project 'xuartps_low_echo_example_1'...
19:23:20 INFO  : Checking for BSP changes to sync application flags for project 'xuartps_low_echo_example_1'...
19:23:46 INFO  : Checking for BSP changes to sync application flags for project 'xuartps_low_echo_example_1'...
19:24:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:24:10 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL1NH42KNRVA' is selected.
19:24:10 INFO  : 'jtag frequency' command is executed.
19:24:10 INFO  : Sourcing of 'C:/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
19:24:10 INFO  : Context for 'APU' is selected.
19:24:10 INFO  : System reset is completed.
19:24:13 INFO  : 'after 3000' command is executed.
19:24:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1NH42KNRVA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1NH42KNRVA-04724093-0"}' command is executed.
19:24:18 INFO  : Device configured successfully with "C:/Users/sunil/desktop/NUS/EE4218/EE4218_Labs_clone/Lab_2/project_2_1/xuartps_low_echo_example_1/_ide/bitstream/design_1_wrapper.bit"
19:24:18 INFO  : Context for 'APU' is selected.
19:24:18 INFO  : Hardware design and registers information is loaded from 'C:/Users/sunil/desktop/NUS/EE4218/EE4218_Labs_clone/Lab_2/project_2_1/project_2_1_vitis/export/project_2_1_vitis/hw/design_1_wrapper.xsa'.
19:24:18 INFO  : 'configparams force-mem-access 1' command is executed.
19:24:18 INFO  : Context for 'APU' is selected.
19:24:18 INFO  : Boot mode is read from the target.
19:24:18 INFO  : Context for processor 'psu_cortexa53_0' is selected.
19:24:18 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
19:24:19 INFO  : The application 'C:/Users/sunil/desktop/NUS/EE4218/EE4218_Labs_clone/Lab_2/project_2_1/project_2_1_vitis/export/project_2_1_vitis/sw/project_2_1_vitis/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
19:24:19 INFO  : 'set bp_24_19_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
19:24:19 INFO  : 'con -block -timeout 60' command is executed.
19:24:19 INFO  : 'bpremove $bp_24_19_fsbl_bp' command is executed.
19:24:19 INFO  : Context for processor 'psu_cortexa53_0' is selected.
19:24:19 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
19:24:19 INFO  : The application 'C:/Users/sunil/desktop/NUS/EE4218/EE4218_Labs_clone/Lab_2/project_2_1/xuartps_low_echo_example_1/Debug/xuartps_low_echo_example_1.elf' is downloaded to processor 'psu_cortexa53_0'.
19:24:19 INFO  : 'configparams force-mem-access 0' command is executed.
19:24:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1NH42KNRVA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1NH42KNRVA-04724093-0"}
fpga -file C:/Users/sunil/desktop/NUS/EE4218/EE4218_Labs_clone/Lab_2/project_2_1/xuartps_low_echo_example_1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/sunil/desktop/NUS/EE4218/EE4218_Labs_clone/Lab_2/project_2_1/project_2_1_vitis/export/project_2_1_vitis/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/sunil/desktop/NUS/EE4218/EE4218_Labs_clone/Lab_2/project_2_1/project_2_1_vitis/export/project_2_1_vitis/sw/project_2_1_vitis/boot/fsbl.elf
set bp_24_19_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_24_19_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/sunil/desktop/NUS/EE4218/EE4218_Labs_clone/Lab_2/project_2_1/xuartps_low_echo_example_1/Debug/xuartps_low_echo_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

19:24:20 INFO  : Context for processor 'psu_cortexa53_0' is selected.
19:24:20 INFO  : 'con' command is executed.
19:24:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

19:24:20 INFO  : Launch script is exported to file 'C:\Users\sunil\desktop\NUS\EE4218\EE4218_Labs_clone\Lab_2\project_2_1\xuartps_low_echo_example_1_system\_ide\scripts\debugger_xllfifo_polling_echo.tcl'
19:30:55 INFO  : Disconnected from the channel tcfchan#21.
19:30:58 ERROR : (XSDB Server)Invalid target. Use "connect" command to connect to hw_server/TCF agent

19:31:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:31:16 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL1NH42KNRVA' is selected.
19:31:16 INFO  : 'jtag frequency' command is executed.
19:31:16 INFO  : Sourcing of 'C:/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
19:31:16 INFO  : Context for 'APU' is selected.
19:31:16 INFO  : System reset is completed.
19:31:19 INFO  : 'after 3000' command is executed.
19:31:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1NH42KNRVA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1NH42KNRVA-04724093-0"}' command is executed.
19:31:24 INFO  : Device configured successfully with "C:/Users/sunil/desktop/NUS/EE4218/EE4218_Labs_clone/Lab_2/project_2_1/xuartps_low_echo_example_1/_ide/bitstream/design_1_wrapper.bit"
19:31:24 INFO  : Context for 'APU' is selected.
19:31:24 INFO  : Hardware design and registers information is loaded from 'C:/Users/sunil/desktop/NUS/EE4218/EE4218_Labs_clone/Lab_2/project_2_1/project_2_1_vitis/export/project_2_1_vitis/hw/design_1_wrapper.xsa'.
19:31:24 INFO  : 'configparams force-mem-access 1' command is executed.
19:31:24 INFO  : Context for 'APU' is selected.
19:31:24 INFO  : Boot mode is read from the target.
19:31:24 INFO  : Context for processor 'psu_cortexa53_0' is selected.
19:31:24 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
19:31:25 INFO  : The application 'C:/Users/sunil/desktop/NUS/EE4218/EE4218_Labs_clone/Lab_2/project_2_1/project_2_1_vitis/export/project_2_1_vitis/sw/project_2_1_vitis/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
19:31:25 INFO  : 'set bp_31_25_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
19:31:25 INFO  : 'con -block -timeout 60' command is executed.
19:31:25 INFO  : 'bpremove $bp_31_25_fsbl_bp' command is executed.
19:31:25 INFO  : Context for processor 'psu_cortexa53_0' is selected.
19:31:25 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
19:31:26 INFO  : The application 'C:/Users/sunil/desktop/NUS/EE4218/EE4218_Labs_clone/Lab_2/project_2_1/xuartps_low_echo_example_1/Debug/xuartps_low_echo_example_1.elf' is downloaded to processor 'psu_cortexa53_0'.
19:31:26 INFO  : 'configparams force-mem-access 0' command is executed.
19:31:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1NH42KNRVA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1NH42KNRVA-04724093-0"}
fpga -file C:/Users/sunil/desktop/NUS/EE4218/EE4218_Labs_clone/Lab_2/project_2_1/xuartps_low_echo_example_1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/sunil/desktop/NUS/EE4218/EE4218_Labs_clone/Lab_2/project_2_1/project_2_1_vitis/export/project_2_1_vitis/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/sunil/desktop/NUS/EE4218/EE4218_Labs_clone/Lab_2/project_2_1/project_2_1_vitis/export/project_2_1_vitis/sw/project_2_1_vitis/boot/fsbl.elf
set bp_31_25_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_31_25_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/sunil/desktop/NUS/EE4218/EE4218_Labs_clone/Lab_2/project_2_1/xuartps_low_echo_example_1/Debug/xuartps_low_echo_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

19:31:26 INFO  : Context for processor 'psu_cortexa53_0' is selected.
19:31:26 INFO  : 'con' command is executed.
19:31:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

19:31:26 INFO  : Launch script is exported to file 'C:\Users\sunil\desktop\NUS\EE4218\EE4218_Labs_clone\Lab_2\project_2_1\xuartps_low_echo_example_1_system\_ide\scripts\debugger_xllfifo_polling_echo.tcl'
19:33:32 INFO  : Disconnected from the channel tcfchan#22.
19:33:43 INFO  : Checking for BSP changes to sync application flags for project 'xuartps_low_echo_example_1'...
19:33:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:33:58 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL1NH42KNRVA' is selected.
19:33:58 INFO  : 'jtag frequency' command is executed.
19:33:58 INFO  : Sourcing of 'C:/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
19:33:58 INFO  : Context for 'APU' is selected.
19:33:58 INFO  : System reset is completed.
19:34:01 INFO  : 'after 3000' command is executed.
19:34:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1NH42KNRVA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1NH42KNRVA-04724093-0"}' command is executed.
19:34:06 INFO  : Device configured successfully with "C:/Users/sunil/desktop/NUS/EE4218/EE4218_Labs_clone/Lab_2/project_2_1/xuartps_low_echo_example_1/_ide/bitstream/design_1_wrapper.bit"
19:34:06 INFO  : Context for 'APU' is selected.
19:34:06 INFO  : Hardware design and registers information is loaded from 'C:/Users/sunil/desktop/NUS/EE4218/EE4218_Labs_clone/Lab_2/project_2_1/project_2_1_vitis/export/project_2_1_vitis/hw/design_1_wrapper.xsa'.
19:34:06 INFO  : 'configparams force-mem-access 1' command is executed.
19:34:06 INFO  : Context for 'APU' is selected.
19:34:06 INFO  : Boot mode is read from the target.
19:34:06 INFO  : Context for processor 'psu_cortexa53_0' is selected.
19:34:06 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
19:34:07 INFO  : The application 'C:/Users/sunil/desktop/NUS/EE4218/EE4218_Labs_clone/Lab_2/project_2_1/project_2_1_vitis/export/project_2_1_vitis/sw/project_2_1_vitis/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
19:34:07 INFO  : 'set bp_34_7_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
19:34:07 INFO  : 'con -block -timeout 60' command is executed.
19:34:07 INFO  : 'bpremove $bp_34_7_fsbl_bp' command is executed.
19:34:07 INFO  : Context for processor 'psu_cortexa53_0' is selected.
19:34:07 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
19:34:08 INFO  : The application 'C:/Users/sunil/desktop/NUS/EE4218/EE4218_Labs_clone/Lab_2/project_2_1/xuartps_low_echo_example_1/Debug/xuartps_low_echo_example_1.elf' is downloaded to processor 'psu_cortexa53_0'.
19:34:08 INFO  : 'configparams force-mem-access 0' command is executed.
19:34:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1NH42KNRVA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1NH42KNRVA-04724093-0"}
fpga -file C:/Users/sunil/desktop/NUS/EE4218/EE4218_Labs_clone/Lab_2/project_2_1/xuartps_low_echo_example_1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/sunil/desktop/NUS/EE4218/EE4218_Labs_clone/Lab_2/project_2_1/project_2_1_vitis/export/project_2_1_vitis/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/sunil/desktop/NUS/EE4218/EE4218_Labs_clone/Lab_2/project_2_1/project_2_1_vitis/export/project_2_1_vitis/sw/project_2_1_vitis/boot/fsbl.elf
set bp_34_7_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_34_7_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/sunil/desktop/NUS/EE4218/EE4218_Labs_clone/Lab_2/project_2_1/xuartps_low_echo_example_1/Debug/xuartps_low_echo_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

19:34:08 INFO  : Context for processor 'psu_cortexa53_0' is selected.
19:34:08 INFO  : 'con' command is executed.
19:34:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

19:34:08 INFO  : Launch script is exported to file 'C:\Users\sunil\desktop\NUS\EE4218\EE4218_Labs_clone\Lab_2\project_2_1\xuartps_low_echo_example_1_system\_ide\scripts\debugger_xllfifo_polling_echo.tcl'
19:39:02 INFO  : Disconnected from the channel tcfchan#23.
19:39:19 INFO  : Checking for BSP changes to sync application flags for project 'xuartps_low_echo_example_1'...
19:39:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:39:33 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL1NH42KNRVA' is selected.
19:39:33 INFO  : 'jtag frequency' command is executed.
19:39:33 INFO  : Sourcing of 'C:/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
19:39:33 INFO  : Context for 'APU' is selected.
19:39:33 INFO  : System reset is completed.
19:39:36 INFO  : 'after 3000' command is executed.
19:39:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1NH42KNRVA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1NH42KNRVA-04724093-0"}' command is executed.
19:39:41 INFO  : Device configured successfully with "C:/Users/sunil/desktop/NUS/EE4218/EE4218_Labs_clone/Lab_2/project_2_1/xuartps_low_echo_example_1/_ide/bitstream/design_1_wrapper.bit"
19:39:41 INFO  : Context for 'APU' is selected.
19:39:41 INFO  : Hardware design and registers information is loaded from 'C:/Users/sunil/desktop/NUS/EE4218/EE4218_Labs_clone/Lab_2/project_2_1/project_2_1_vitis/export/project_2_1_vitis/hw/design_1_wrapper.xsa'.
19:39:41 INFO  : 'configparams force-mem-access 1' command is executed.
19:39:41 INFO  : Context for 'APU' is selected.
19:39:41 INFO  : Boot mode is read from the target.
19:39:41 INFO  : Context for processor 'psu_cortexa53_0' is selected.
19:39:41 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
19:39:42 INFO  : The application 'C:/Users/sunil/desktop/NUS/EE4218/EE4218_Labs_clone/Lab_2/project_2_1/project_2_1_vitis/export/project_2_1_vitis/sw/project_2_1_vitis/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
19:39:42 INFO  : 'set bp_39_42_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
19:39:42 INFO  : 'con -block -timeout 60' command is executed.
19:39:42 INFO  : 'bpremove $bp_39_42_fsbl_bp' command is executed.
19:39:42 INFO  : Context for processor 'psu_cortexa53_0' is selected.
19:39:42 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
19:39:43 INFO  : The application 'C:/Users/sunil/desktop/NUS/EE4218/EE4218_Labs_clone/Lab_2/project_2_1/xuartps_low_echo_example_1/Debug/xuartps_low_echo_example_1.elf' is downloaded to processor 'psu_cortexa53_0'.
19:39:43 INFO  : 'configparams force-mem-access 0' command is executed.
19:39:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1NH42KNRVA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1NH42KNRVA-04724093-0"}
fpga -file C:/Users/sunil/desktop/NUS/EE4218/EE4218_Labs_clone/Lab_2/project_2_1/xuartps_low_echo_example_1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/sunil/desktop/NUS/EE4218/EE4218_Labs_clone/Lab_2/project_2_1/project_2_1_vitis/export/project_2_1_vitis/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/sunil/desktop/NUS/EE4218/EE4218_Labs_clone/Lab_2/project_2_1/project_2_1_vitis/export/project_2_1_vitis/sw/project_2_1_vitis/boot/fsbl.elf
set bp_39_42_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_39_42_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/sunil/desktop/NUS/EE4218/EE4218_Labs_clone/Lab_2/project_2_1/xuartps_low_echo_example_1/Debug/xuartps_low_echo_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

19:39:43 INFO  : Context for processor 'psu_cortexa53_0' is selected.
19:39:43 INFO  : 'con' command is executed.
19:39:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

19:39:43 INFO  : Launch script is exported to file 'C:\Users\sunil\desktop\NUS\EE4218\EE4218_Labs_clone\Lab_2\project_2_1\xuartps_low_echo_example_1_system\_ide\scripts\debugger_xllfifo_polling_echo.tcl'
19:43:27 INFO  : Disconnected from the channel tcfchan#24.
19:43:32 INFO  : Checking for BSP changes to sync application flags for project 'xuartps_low_echo_example_1'...
19:44:02 INFO  : Checking for BSP changes to sync application flags for project 'xuartps_low_echo_example_1'...
19:44:05 ERROR : (XSDB Server)Invalid target. Use "connect" command to connect to hw_server/TCF agent

19:44:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:44:17 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL1NH42KNRVA' is selected.
19:44:17 INFO  : 'jtag frequency' command is executed.
19:44:17 INFO  : Sourcing of 'C:/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
19:44:17 INFO  : Context for 'APU' is selected.
19:44:18 INFO  : System reset is completed.
19:44:21 INFO  : 'after 3000' command is executed.
19:44:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1NH42KNRVA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1NH42KNRVA-04724093-0"}' command is executed.
19:44:25 INFO  : Device configured successfully with "C:/Users/sunil/desktop/NUS/EE4218/EE4218_Labs_clone/Lab_2/project_2_1/xuartps_low_echo_example_1/_ide/bitstream/design_1_wrapper.bit"
19:44:25 INFO  : Context for 'APU' is selected.
19:44:26 INFO  : Hardware design and registers information is loaded from 'C:/Users/sunil/desktop/NUS/EE4218/EE4218_Labs_clone/Lab_2/project_2_1/project_2_1_vitis/export/project_2_1_vitis/hw/design_1_wrapper.xsa'.
19:44:26 INFO  : 'configparams force-mem-access 1' command is executed.
19:44:26 INFO  : Context for 'APU' is selected.
19:44:26 INFO  : Boot mode is read from the target.
19:44:26 INFO  : Context for processor 'psu_cortexa53_0' is selected.
19:44:26 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
19:44:26 INFO  : The application 'C:/Users/sunil/desktop/NUS/EE4218/EE4218_Labs_clone/Lab_2/project_2_1/project_2_1_vitis/export/project_2_1_vitis/sw/project_2_1_vitis/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
19:44:26 INFO  : 'set bp_44_26_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
19:44:26 INFO  : 'con -block -timeout 60' command is executed.
19:44:26 INFO  : 'bpremove $bp_44_26_fsbl_bp' command is executed.
19:44:26 INFO  : Context for processor 'psu_cortexa53_0' is selected.
19:44:27 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
19:44:27 INFO  : The application 'C:/Users/sunil/desktop/NUS/EE4218/EE4218_Labs_clone/Lab_2/project_2_1/xuartps_low_echo_example_1/Debug/xuartps_low_echo_example_1.elf' is downloaded to processor 'psu_cortexa53_0'.
19:44:27 INFO  : 'configparams force-mem-access 0' command is executed.
19:44:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1NH42KNRVA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1NH42KNRVA-04724093-0"}
fpga -file C:/Users/sunil/desktop/NUS/EE4218/EE4218_Labs_clone/Lab_2/project_2_1/xuartps_low_echo_example_1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/sunil/desktop/NUS/EE4218/EE4218_Labs_clone/Lab_2/project_2_1/project_2_1_vitis/export/project_2_1_vitis/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/sunil/desktop/NUS/EE4218/EE4218_Labs_clone/Lab_2/project_2_1/project_2_1_vitis/export/project_2_1_vitis/sw/project_2_1_vitis/boot/fsbl.elf
set bp_44_26_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_44_26_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/sunil/desktop/NUS/EE4218/EE4218_Labs_clone/Lab_2/project_2_1/xuartps_low_echo_example_1/Debug/xuartps_low_echo_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

19:44:28 INFO  : Context for processor 'psu_cortexa53_0' is selected.
19:44:28 INFO  : 'con' command is executed.
19:44:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

19:44:28 INFO  : Launch script is exported to file 'C:\Users\sunil\desktop\NUS\EE4218\EE4218_Labs_clone\Lab_2\project_2_1\xuartps_low_echo_example_1_system\_ide\scripts\debugger_xllfifo_polling_echo.tcl'
19:46:41 INFO  : Disconnected from the channel tcfchan#25.
19:46:45 INFO  : Checking for BSP changes to sync application flags for project 'xuartps_low_echo_example_1'...
19:47:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:47:05 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL1NH42KNRVA' is selected.
19:47:05 INFO  : 'jtag frequency' command is executed.
19:47:05 INFO  : Sourcing of 'C:/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
19:47:05 INFO  : Context for 'APU' is selected.
19:47:05 INFO  : System reset is completed.
19:47:08 INFO  : 'after 3000' command is executed.
19:47:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1NH42KNRVA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1NH42KNRVA-04724093-0"}' command is executed.
19:47:13 INFO  : Device configured successfully with "C:/Users/sunil/desktop/NUS/EE4218/EE4218_Labs_clone/Lab_2/project_2_1/xuartps_low_echo_example_1/_ide/bitstream/design_1_wrapper.bit"
19:47:13 INFO  : Context for 'APU' is selected.
19:47:13 INFO  : Hardware design and registers information is loaded from 'C:/Users/sunil/desktop/NUS/EE4218/EE4218_Labs_clone/Lab_2/project_2_1/project_2_1_vitis/export/project_2_1_vitis/hw/design_1_wrapper.xsa'.
19:47:13 INFO  : 'configparams force-mem-access 1' command is executed.
19:47:13 INFO  : Context for 'APU' is selected.
19:47:13 INFO  : Boot mode is read from the target.
19:47:13 INFO  : Context for processor 'psu_cortexa53_0' is selected.
19:47:13 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
19:47:13 INFO  : The application 'C:/Users/sunil/desktop/NUS/EE4218/EE4218_Labs_clone/Lab_2/project_2_1/project_2_1_vitis/export/project_2_1_vitis/sw/project_2_1_vitis/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
19:47:14 INFO  : 'set bp_47_13_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
19:47:14 INFO  : 'con -block -timeout 60' command is executed.
19:47:14 INFO  : 'bpremove $bp_47_13_fsbl_bp' command is executed.
19:47:14 INFO  : Context for processor 'psu_cortexa53_0' is selected.
19:47:14 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
19:47:15 INFO  : The application 'C:/Users/sunil/desktop/NUS/EE4218/EE4218_Labs_clone/Lab_2/project_2_1/xuartps_low_echo_example_1/Debug/xuartps_low_echo_example_1.elf' is downloaded to processor 'psu_cortexa53_0'.
19:47:15 INFO  : 'configparams force-mem-access 0' command is executed.
19:47:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1NH42KNRVA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1NH42KNRVA-04724093-0"}
fpga -file C:/Users/sunil/desktop/NUS/EE4218/EE4218_Labs_clone/Lab_2/project_2_1/xuartps_low_echo_example_1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/sunil/desktop/NUS/EE4218/EE4218_Labs_clone/Lab_2/project_2_1/project_2_1_vitis/export/project_2_1_vitis/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/sunil/desktop/NUS/EE4218/EE4218_Labs_clone/Lab_2/project_2_1/project_2_1_vitis/export/project_2_1_vitis/sw/project_2_1_vitis/boot/fsbl.elf
set bp_47_13_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_47_13_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/sunil/desktop/NUS/EE4218/EE4218_Labs_clone/Lab_2/project_2_1/xuartps_low_echo_example_1/Debug/xuartps_low_echo_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

19:47:15 INFO  : Context for processor 'psu_cortexa53_0' is selected.
19:47:15 INFO  : 'con' command is executed.
19:47:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

19:47:15 INFO  : Launch script is exported to file 'C:\Users\sunil\desktop\NUS\EE4218\EE4218_Labs_clone\Lab_2\project_2_1\xuartps_low_echo_example_1_system\_ide\scripts\debugger_xllfifo_polling_echo.tcl'
19:48:49 INFO  : Disconnected from the channel tcfchan#26.
19:48:52 INFO  : Checking for BSP changes to sync application flags for project 'xuartps_low_echo_example_1'...
19:49:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:49:15 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL1NH42KNRVA' is selected.
19:49:15 INFO  : 'jtag frequency' command is executed.
19:49:15 INFO  : Sourcing of 'C:/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
19:49:15 INFO  : Context for 'APU' is selected.
19:49:15 INFO  : System reset is completed.
19:49:18 INFO  : 'after 3000' command is executed.
19:49:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1NH42KNRVA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1NH42KNRVA-04724093-0"}' command is executed.
19:49:23 INFO  : Device configured successfully with "C:/Users/sunil/desktop/NUS/EE4218/EE4218_Labs_clone/Lab_2/project_2_1/xuartps_low_echo_example_1/_ide/bitstream/design_1_wrapper.bit"
19:49:23 INFO  : Context for 'APU' is selected.
19:49:23 INFO  : Hardware design and registers information is loaded from 'C:/Users/sunil/desktop/NUS/EE4218/EE4218_Labs_clone/Lab_2/project_2_1/project_2_1_vitis/export/project_2_1_vitis/hw/design_1_wrapper.xsa'.
19:49:23 INFO  : 'configparams force-mem-access 1' command is executed.
19:49:23 INFO  : Context for 'APU' is selected.
19:49:23 INFO  : Boot mode is read from the target.
19:49:23 INFO  : Context for processor 'psu_cortexa53_0' is selected.
19:49:23 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
19:49:24 INFO  : The application 'C:/Users/sunil/desktop/NUS/EE4218/EE4218_Labs_clone/Lab_2/project_2_1/project_2_1_vitis/export/project_2_1_vitis/sw/project_2_1_vitis/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
19:49:24 INFO  : 'set bp_49_24_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
19:49:24 INFO  : 'con -block -timeout 60' command is executed.
19:49:24 INFO  : 'bpremove $bp_49_24_fsbl_bp' command is executed.
19:49:24 INFO  : Context for processor 'psu_cortexa53_0' is selected.
19:49:24 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
19:49:25 INFO  : The application 'C:/Users/sunil/desktop/NUS/EE4218/EE4218_Labs_clone/Lab_2/project_2_1/xuartps_low_echo_example_1/Debug/xuartps_low_echo_example_1.elf' is downloaded to processor 'psu_cortexa53_0'.
19:49:25 INFO  : 'configparams force-mem-access 0' command is executed.
19:49:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1NH42KNRVA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1NH42KNRVA-04724093-0"}
fpga -file C:/Users/sunil/desktop/NUS/EE4218/EE4218_Labs_clone/Lab_2/project_2_1/xuartps_low_echo_example_1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/sunil/desktop/NUS/EE4218/EE4218_Labs_clone/Lab_2/project_2_1/project_2_1_vitis/export/project_2_1_vitis/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/sunil/desktop/NUS/EE4218/EE4218_Labs_clone/Lab_2/project_2_1/project_2_1_vitis/export/project_2_1_vitis/sw/project_2_1_vitis/boot/fsbl.elf
set bp_49_24_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_49_24_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/sunil/desktop/NUS/EE4218/EE4218_Labs_clone/Lab_2/project_2_1/xuartps_low_echo_example_1/Debug/xuartps_low_echo_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

19:49:25 INFO  : Context for processor 'psu_cortexa53_0' is selected.
19:49:25 INFO  : 'con' command is executed.
19:49:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

19:49:25 INFO  : Launch script is exported to file 'C:\Users\sunil\desktop\NUS\EE4218\EE4218_Labs_clone\Lab_2\project_2_1\xuartps_low_echo_example_1_system\_ide\scripts\debugger_xllfifo_polling_echo.tcl'
19:52:54 INFO  : Checking for BSP changes to sync application flags for project 'xuartps_low_echo_example_1'...
19:53:07 INFO  : Disconnected from the channel tcfchan#27.
19:53:15 INFO  : Checking for BSP changes to sync application flags for project 'xuartps_low_echo_example_1'...
19:53:18 INFO  : Checking for BSP changes to sync application flags for project 'xuartps_low_echo_example_1'...
19:53:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:53:25 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL1NH42KNRVA' is selected.
19:53:25 INFO  : 'jtag frequency' command is executed.
19:53:25 INFO  : Sourcing of 'C:/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
19:53:25 INFO  : Context for 'APU' is selected.
19:53:25 INFO  : System reset is completed.
19:53:28 INFO  : 'after 3000' command is executed.
19:53:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1NH42KNRVA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1NH42KNRVA-04724093-0"}' command is executed.
19:53:33 INFO  : Device configured successfully with "C:/Users/sunil/desktop/NUS/EE4218/EE4218_Labs_clone/Lab_2/project_2_1/xuartps_low_echo_example_1/_ide/bitstream/design_1_wrapper.bit"
19:53:33 INFO  : Context for 'APU' is selected.
19:53:33 INFO  : Hardware design and registers information is loaded from 'C:/Users/sunil/desktop/NUS/EE4218/EE4218_Labs_clone/Lab_2/project_2_1/project_2_1_vitis/export/project_2_1_vitis/hw/design_1_wrapper.xsa'.
19:53:33 INFO  : 'configparams force-mem-access 1' command is executed.
19:53:33 INFO  : Context for 'APU' is selected.
19:53:33 INFO  : Boot mode is read from the target.
19:53:33 INFO  : Context for processor 'psu_cortexa53_0' is selected.
19:53:33 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
19:53:34 INFO  : The application 'C:/Users/sunil/desktop/NUS/EE4218/EE4218_Labs_clone/Lab_2/project_2_1/project_2_1_vitis/export/project_2_1_vitis/sw/project_2_1_vitis/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
19:53:34 INFO  : 'set bp_53_34_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
19:53:34 INFO  : 'con -block -timeout 60' command is executed.
19:53:34 INFO  : 'bpremove $bp_53_34_fsbl_bp' command is executed.
19:53:34 INFO  : Context for processor 'psu_cortexa53_0' is selected.
19:53:34 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
19:53:35 INFO  : The application 'C:/Users/sunil/desktop/NUS/EE4218/EE4218_Labs_clone/Lab_2/project_2_1/xuartps_low_echo_example_1/Debug/xuartps_low_echo_example_1.elf' is downloaded to processor 'psu_cortexa53_0'.
19:53:35 INFO  : 'configparams force-mem-access 0' command is executed.
19:53:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1NH42KNRVA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1NH42KNRVA-04724093-0"}
fpga -file C:/Users/sunil/desktop/NUS/EE4218/EE4218_Labs_clone/Lab_2/project_2_1/xuartps_low_echo_example_1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/sunil/desktop/NUS/EE4218/EE4218_Labs_clone/Lab_2/project_2_1/project_2_1_vitis/export/project_2_1_vitis/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/sunil/desktop/NUS/EE4218/EE4218_Labs_clone/Lab_2/project_2_1/project_2_1_vitis/export/project_2_1_vitis/sw/project_2_1_vitis/boot/fsbl.elf
set bp_53_34_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_53_34_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/sunil/desktop/NUS/EE4218/EE4218_Labs_clone/Lab_2/project_2_1/xuartps_low_echo_example_1/Debug/xuartps_low_echo_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

19:53:35 INFO  : Context for processor 'psu_cortexa53_0' is selected.
19:53:35 INFO  : 'con' command is executed.
19:53:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

19:53:35 INFO  : Launch script is exported to file 'C:\Users\sunil\desktop\NUS\EE4218\EE4218_Labs_clone\Lab_2\project_2_1\xuartps_low_echo_example_1_system\_ide\scripts\debugger_xllfifo_polling_echo.tcl'
19:59:10 INFO  : Disconnected from the channel tcfchan#28.
19:59:21 INFO  : Checking for BSP changes to sync application flags for project 'xuartps_low_echo_example_1'...
19:59:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:59:33 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL1NH42KNRVA' is selected.
19:59:33 INFO  : 'jtag frequency' command is executed.
19:59:33 INFO  : Sourcing of 'C:/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
19:59:33 INFO  : Context for 'APU' is selected.
19:59:34 INFO  : System reset is completed.
19:59:37 INFO  : 'after 3000' command is executed.
19:59:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1NH42KNRVA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1NH42KNRVA-04724093-0"}' command is executed.
19:59:41 INFO  : Device configured successfully with "C:/Users/sunil/desktop/NUS/EE4218/EE4218_Labs_clone/Lab_2/project_2_1/xuartps_low_echo_example_1/_ide/bitstream/design_1_wrapper.bit"
19:59:41 INFO  : Context for 'APU' is selected.
19:59:41 INFO  : Hardware design and registers information is loaded from 'C:/Users/sunil/desktop/NUS/EE4218/EE4218_Labs_clone/Lab_2/project_2_1/project_2_1_vitis/export/project_2_1_vitis/hw/design_1_wrapper.xsa'.
19:59:41 INFO  : 'configparams force-mem-access 1' command is executed.
19:59:42 INFO  : Context for 'APU' is selected.
19:59:42 INFO  : Boot mode is read from the target.
19:59:42 INFO  : Context for processor 'psu_cortexa53_0' is selected.
19:59:42 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
19:59:42 INFO  : The application 'C:/Users/sunil/desktop/NUS/EE4218/EE4218_Labs_clone/Lab_2/project_2_1/project_2_1_vitis/export/project_2_1_vitis/sw/project_2_1_vitis/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
19:59:42 INFO  : 'set bp_59_42_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
19:59:42 INFO  : 'con -block -timeout 60' command is executed.
19:59:42 INFO  : 'bpremove $bp_59_42_fsbl_bp' command is executed.
19:59:42 INFO  : Context for processor 'psu_cortexa53_0' is selected.
19:59:42 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
19:59:43 INFO  : The application 'C:/Users/sunil/desktop/NUS/EE4218/EE4218_Labs_clone/Lab_2/project_2_1/xuartps_low_echo_example_1/Debug/xuartps_low_echo_example_1.elf' is downloaded to processor 'psu_cortexa53_0'.
19:59:43 INFO  : 'configparams force-mem-access 0' command is executed.
19:59:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1NH42KNRVA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1NH42KNRVA-04724093-0"}
fpga -file C:/Users/sunil/desktop/NUS/EE4218/EE4218_Labs_clone/Lab_2/project_2_1/xuartps_low_echo_example_1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/sunil/desktop/NUS/EE4218/EE4218_Labs_clone/Lab_2/project_2_1/project_2_1_vitis/export/project_2_1_vitis/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/sunil/desktop/NUS/EE4218/EE4218_Labs_clone/Lab_2/project_2_1/project_2_1_vitis/export/project_2_1_vitis/sw/project_2_1_vitis/boot/fsbl.elf
set bp_59_42_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_59_42_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/sunil/desktop/NUS/EE4218/EE4218_Labs_clone/Lab_2/project_2_1/xuartps_low_echo_example_1/Debug/xuartps_low_echo_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

19:59:44 INFO  : Context for processor 'psu_cortexa53_0' is selected.
19:59:44 INFO  : 'con' command is executed.
19:59:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

19:59:44 INFO  : Launch script is exported to file 'C:\Users\sunil\desktop\NUS\EE4218\EE4218_Labs_clone\Lab_2\project_2_1\xuartps_low_echo_example_1_system\_ide\scripts\debugger_xllfifo_polling_echo.tcl'
20:02:20 INFO  : Disconnected from the channel tcfchan#29.
20:02:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:02:23 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL1NH42KNRVA' is selected.
20:02:23 INFO  : 'jtag frequency' command is executed.
20:02:23 INFO  : Sourcing of 'C:/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
20:02:23 INFO  : Context for 'APU' is selected.
20:02:23 INFO  : System reset is completed.
20:02:26 INFO  : 'after 3000' command is executed.
20:02:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1NH42KNRVA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1NH42KNRVA-04724093-0"}' command is executed.
20:02:31 INFO  : Device configured successfully with "C:/Users/sunil/desktop/NUS/EE4218/EE4218_Labs_clone/Lab_2/project_2_1/xuartps_low_echo_example_1/_ide/bitstream/design_1_wrapper.bit"
20:02:31 INFO  : Context for 'APU' is selected.
20:02:31 INFO  : Hardware design and registers information is loaded from 'C:/Users/sunil/desktop/NUS/EE4218/EE4218_Labs_clone/Lab_2/project_2_1/project_2_1_vitis/export/project_2_1_vitis/hw/design_1_wrapper.xsa'.
20:02:31 INFO  : 'configparams force-mem-access 1' command is executed.
20:02:31 INFO  : Context for 'APU' is selected.
20:02:31 INFO  : Boot mode is read from the target.
20:02:31 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:02:31 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
20:02:32 INFO  : The application 'C:/Users/sunil/desktop/NUS/EE4218/EE4218_Labs_clone/Lab_2/project_2_1/project_2_1_vitis/export/project_2_1_vitis/sw/project_2_1_vitis/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
20:02:32 INFO  : 'set bp_2_32_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
20:02:32 INFO  : 'con -block -timeout 60' command is executed.
20:02:32 INFO  : 'bpremove $bp_2_32_fsbl_bp' command is executed.
20:02:32 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:02:32 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
20:02:33 INFO  : The application 'C:/Users/sunil/desktop/NUS/EE4218/EE4218_Labs_clone/Lab_2/project_2_1/xuartps_low_echo_example_1/Debug/xuartps_low_echo_example_1.elf' is downloaded to processor 'psu_cortexa53_0'.
20:02:33 INFO  : 'configparams force-mem-access 0' command is executed.
20:02:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1NH42KNRVA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1NH42KNRVA-04724093-0"}
fpga -file C:/Users/sunil/desktop/NUS/EE4218/EE4218_Labs_clone/Lab_2/project_2_1/xuartps_low_echo_example_1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/sunil/desktop/NUS/EE4218/EE4218_Labs_clone/Lab_2/project_2_1/project_2_1_vitis/export/project_2_1_vitis/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/sunil/desktop/NUS/EE4218/EE4218_Labs_clone/Lab_2/project_2_1/project_2_1_vitis/export/project_2_1_vitis/sw/project_2_1_vitis/boot/fsbl.elf
set bp_2_32_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_2_32_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/sunil/desktop/NUS/EE4218/EE4218_Labs_clone/Lab_2/project_2_1/xuartps_low_echo_example_1/Debug/xuartps_low_echo_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

20:02:33 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:02:33 INFO  : 'con' command is executed.
20:02:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

20:02:33 INFO  : Launch script is exported to file 'C:\Users\sunil\desktop\NUS\EE4218\EE4218_Labs_clone\Lab_2\project_2_1\xuartps_low_echo_example_1_system\_ide\scripts\debugger_xllfifo_polling_echo.tcl'
20:08:14 INFO  : Disconnected from the channel tcfchan#30.
20:08:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:08:25 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL1NH42KNRVA' is selected.
20:08:25 INFO  : 'jtag frequency' command is executed.
20:08:25 INFO  : Sourcing of 'C:/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
20:08:25 INFO  : Context for 'APU' is selected.
20:08:25 INFO  : System reset is completed.
20:08:28 INFO  : 'after 3000' command is executed.
20:08:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1NH42KNRVA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1NH42KNRVA-04724093-0"}' command is executed.
20:08:33 INFO  : Device configured successfully with "C:/Users/sunil/desktop/NUS/EE4218/EE4218_Labs_clone/Lab_2/project_2_1/xuartps_low_echo_example_1/_ide/bitstream/design_1_wrapper.bit"
20:08:33 INFO  : Context for 'APU' is selected.
20:08:33 INFO  : Hardware design and registers information is loaded from 'C:/Users/sunil/desktop/NUS/EE4218/EE4218_Labs_clone/Lab_2/project_2_1/project_2_1_vitis/export/project_2_1_vitis/hw/design_1_wrapper.xsa'.
20:08:33 INFO  : 'configparams force-mem-access 1' command is executed.
20:08:33 INFO  : Context for 'APU' is selected.
20:08:33 INFO  : Boot mode is read from the target.
20:08:33 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:08:33 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
20:08:34 INFO  : The application 'C:/Users/sunil/desktop/NUS/EE4218/EE4218_Labs_clone/Lab_2/project_2_1/project_2_1_vitis/export/project_2_1_vitis/sw/project_2_1_vitis/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
20:08:34 INFO  : 'set bp_8_34_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
20:08:34 INFO  : 'con -block -timeout 60' command is executed.
20:08:34 INFO  : 'bpremove $bp_8_34_fsbl_bp' command is executed.
20:08:34 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:08:34 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
20:08:35 INFO  : The application 'C:/Users/sunil/desktop/NUS/EE4218/EE4218_Labs_clone/Lab_2/project_2_1/xuartps_low_echo_example_1/Debug/xuartps_low_echo_example_1.elf' is downloaded to processor 'psu_cortexa53_0'.
20:08:35 INFO  : 'configparams force-mem-access 0' command is executed.
20:08:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1NH42KNRVA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1NH42KNRVA-04724093-0"}
fpga -file C:/Users/sunil/desktop/NUS/EE4218/EE4218_Labs_clone/Lab_2/project_2_1/xuartps_low_echo_example_1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/sunil/desktop/NUS/EE4218/EE4218_Labs_clone/Lab_2/project_2_1/project_2_1_vitis/export/project_2_1_vitis/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/sunil/desktop/NUS/EE4218/EE4218_Labs_clone/Lab_2/project_2_1/project_2_1_vitis/export/project_2_1_vitis/sw/project_2_1_vitis/boot/fsbl.elf
set bp_8_34_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_8_34_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/sunil/desktop/NUS/EE4218/EE4218_Labs_clone/Lab_2/project_2_1/xuartps_low_echo_example_1/Debug/xuartps_low_echo_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

20:08:35 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:08:35 INFO  : 'con' command is executed.
20:08:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

20:08:35 INFO  : Launch script is exported to file 'C:\Users\sunil\desktop\NUS\EE4218\EE4218_Labs_clone\Lab_2\project_2_1\xuartps_low_echo_example_1_system\_ide\scripts\debugger_xllfifo_polling_echo.tcl'
20:12:26 INFO  : Disconnected from the channel tcfchan#31.
20:12:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:12:28 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL1NH42KNRVA' is selected.
20:12:28 INFO  : 'jtag frequency' command is executed.
20:12:28 INFO  : Sourcing of 'C:/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
20:12:28 INFO  : Context for 'APU' is selected.
20:12:28 INFO  : System reset is completed.
20:12:31 INFO  : 'after 3000' command is executed.
20:12:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1NH42KNRVA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1NH42KNRVA-04724093-0"}' command is executed.
20:12:36 INFO  : Device configured successfully with "C:/Users/sunil/desktop/NUS/EE4218/EE4218_Labs_clone/Lab_2/project_2_1/xuartps_low_echo_example_1/_ide/bitstream/design_1_wrapper.bit"
20:12:36 INFO  : Context for 'APU' is selected.
20:12:36 INFO  : Hardware design and registers information is loaded from 'C:/Users/sunil/desktop/NUS/EE4218/EE4218_Labs_clone/Lab_2/project_2_1/project_2_1_vitis/export/project_2_1_vitis/hw/design_1_wrapper.xsa'.
20:12:36 INFO  : 'configparams force-mem-access 1' command is executed.
20:12:36 INFO  : Context for 'APU' is selected.
20:12:36 INFO  : Boot mode is read from the target.
20:12:36 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:12:36 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
20:12:37 INFO  : The application 'C:/Users/sunil/desktop/NUS/EE4218/EE4218_Labs_clone/Lab_2/project_2_1/project_2_1_vitis/export/project_2_1_vitis/sw/project_2_1_vitis/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
20:12:37 INFO  : 'set bp_12_37_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
20:12:37 INFO  : 'con -block -timeout 60' command is executed.
20:12:37 INFO  : 'bpremove $bp_12_37_fsbl_bp' command is executed.
20:12:37 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:12:37 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
20:12:38 INFO  : The application 'C:/Users/sunil/desktop/NUS/EE4218/EE4218_Labs_clone/Lab_2/project_2_1/xuartps_low_echo_example_1/Debug/xuartps_low_echo_example_1.elf' is downloaded to processor 'psu_cortexa53_0'.
20:12:38 INFO  : 'configparams force-mem-access 0' command is executed.
20:12:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1NH42KNRVA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1NH42KNRVA-04724093-0"}
fpga -file C:/Users/sunil/desktop/NUS/EE4218/EE4218_Labs_clone/Lab_2/project_2_1/xuartps_low_echo_example_1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/sunil/desktop/NUS/EE4218/EE4218_Labs_clone/Lab_2/project_2_1/project_2_1_vitis/export/project_2_1_vitis/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/sunil/desktop/NUS/EE4218/EE4218_Labs_clone/Lab_2/project_2_1/project_2_1_vitis/export/project_2_1_vitis/sw/project_2_1_vitis/boot/fsbl.elf
set bp_12_37_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_12_37_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/sunil/desktop/NUS/EE4218/EE4218_Labs_clone/Lab_2/project_2_1/xuartps_low_echo_example_1/Debug/xuartps_low_echo_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

20:12:38 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:12:38 INFO  : 'con' command is executed.
20:12:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

20:12:38 INFO  : Launch script is exported to file 'C:\Users\sunil\desktop\NUS\EE4218\EE4218_Labs_clone\Lab_2\project_2_1\xuartps_low_echo_example_1_system\_ide\scripts\debugger_xllfifo_polling_echo.tcl'
20:14:42 INFO  : Checking for BSP changes to sync application flags for project 'xuartps_low_echo_example_1'...
20:15:27 INFO  : Disconnected from the channel tcfchan#32.
20:15:36 INFO  : Checking for BSP changes to sync application flags for project 'xuartps_low_echo_example_1'...
20:15:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:15:49 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL1NH42KNRVA' is selected.
20:15:49 INFO  : 'jtag frequency' command is executed.
20:15:49 INFO  : Sourcing of 'C:/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
20:15:49 INFO  : Context for 'APU' is selected.
20:15:49 INFO  : System reset is completed.
20:15:52 INFO  : 'after 3000' command is executed.
20:15:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1NH42KNRVA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1NH42KNRVA-04724093-0"}' command is executed.
20:15:57 INFO  : Device configured successfully with "C:/Users/sunil/desktop/NUS/EE4218/EE4218_Labs_clone/Lab_2/project_2_1/xuartps_low_echo_example_1/_ide/bitstream/design_1_wrapper.bit"
20:15:57 INFO  : Context for 'APU' is selected.
20:15:57 INFO  : Hardware design and registers information is loaded from 'C:/Users/sunil/desktop/NUS/EE4218/EE4218_Labs_clone/Lab_2/project_2_1/project_2_1_vitis/export/project_2_1_vitis/hw/design_1_wrapper.xsa'.
20:15:57 INFO  : 'configparams force-mem-access 1' command is executed.
20:15:57 INFO  : Context for 'APU' is selected.
20:15:57 INFO  : Boot mode is read from the target.
20:15:57 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:15:58 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
20:15:58 INFO  : The application 'C:/Users/sunil/desktop/NUS/EE4218/EE4218_Labs_clone/Lab_2/project_2_1/project_2_1_vitis/export/project_2_1_vitis/sw/project_2_1_vitis/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
20:15:58 INFO  : 'set bp_15_58_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
20:15:58 INFO  : 'con -block -timeout 60' command is executed.
20:15:58 INFO  : 'bpremove $bp_15_58_fsbl_bp' command is executed.
20:15:58 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:15:58 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
20:15:59 INFO  : The application 'C:/Users/sunil/desktop/NUS/EE4218/EE4218_Labs_clone/Lab_2/project_2_1/xuartps_low_echo_example_1/Debug/xuartps_low_echo_example_1.elf' is downloaded to processor 'psu_cortexa53_0'.
20:15:59 INFO  : 'configparams force-mem-access 0' command is executed.
20:15:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1NH42KNRVA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1NH42KNRVA-04724093-0"}
fpga -file C:/Users/sunil/desktop/NUS/EE4218/EE4218_Labs_clone/Lab_2/project_2_1/xuartps_low_echo_example_1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/sunil/desktop/NUS/EE4218/EE4218_Labs_clone/Lab_2/project_2_1/project_2_1_vitis/export/project_2_1_vitis/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/sunil/desktop/NUS/EE4218/EE4218_Labs_clone/Lab_2/project_2_1/project_2_1_vitis/export/project_2_1_vitis/sw/project_2_1_vitis/boot/fsbl.elf
set bp_15_58_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_15_58_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/sunil/desktop/NUS/EE4218/EE4218_Labs_clone/Lab_2/project_2_1/xuartps_low_echo_example_1/Debug/xuartps_low_echo_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

20:16:00 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:16:00 INFO  : 'con' command is executed.
20:16:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

20:16:00 INFO  : Launch script is exported to file 'C:\Users\sunil\desktop\NUS\EE4218\EE4218_Labs_clone\Lab_2\project_2_1\xuartps_low_echo_example_1_system\_ide\scripts\debugger_xllfifo_polling_echo.tcl'
20:16:09 INFO  : Disconnected from the channel tcfchan#33.
20:16:16 INFO  : Checking for BSP changes to sync application flags for project 'xuartps_low_echo_example_1'...
20:16:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:16:25 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL1NH42KNRVA' is selected.
20:16:25 INFO  : 'jtag frequency' command is executed.
20:16:25 INFO  : Sourcing of 'C:/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
20:16:25 INFO  : Context for 'APU' is selected.
20:16:25 INFO  : System reset is completed.
20:16:28 INFO  : 'after 3000' command is executed.
20:16:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1NH42KNRVA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1NH42KNRVA-04724093-0"}' command is executed.
20:16:33 INFO  : Device configured successfully with "C:/Users/sunil/desktop/NUS/EE4218/EE4218_Labs_clone/Lab_2/project_2_1/xuartps_low_echo_example_1/_ide/bitstream/design_1_wrapper.bit"
20:16:33 INFO  : Context for 'APU' is selected.
20:16:33 INFO  : Hardware design and registers information is loaded from 'C:/Users/sunil/desktop/NUS/EE4218/EE4218_Labs_clone/Lab_2/project_2_1/project_2_1_vitis/export/project_2_1_vitis/hw/design_1_wrapper.xsa'.
20:16:33 INFO  : 'configparams force-mem-access 1' command is executed.
20:16:33 INFO  : Context for 'APU' is selected.
20:16:33 INFO  : Boot mode is read from the target.
20:16:33 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:16:33 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
20:16:33 INFO  : The application 'C:/Users/sunil/desktop/NUS/EE4218/EE4218_Labs_clone/Lab_2/project_2_1/project_2_1_vitis/export/project_2_1_vitis/sw/project_2_1_vitis/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
20:16:33 INFO  : 'set bp_16_33_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
20:16:34 INFO  : 'con -block -timeout 60' command is executed.
20:16:34 INFO  : 'bpremove $bp_16_33_fsbl_bp' command is executed.
20:16:34 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:16:34 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
20:16:35 INFO  : The application 'C:/Users/sunil/desktop/NUS/EE4218/EE4218_Labs_clone/Lab_2/project_2_1/xuartps_low_echo_example_1/Debug/xuartps_low_echo_example_1.elf' is downloaded to processor 'psu_cortexa53_0'.
20:16:35 INFO  : 'configparams force-mem-access 0' command is executed.
20:16:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1NH42KNRVA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1NH42KNRVA-04724093-0"}
fpga -file C:/Users/sunil/desktop/NUS/EE4218/EE4218_Labs_clone/Lab_2/project_2_1/xuartps_low_echo_example_1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/sunil/desktop/NUS/EE4218/EE4218_Labs_clone/Lab_2/project_2_1/project_2_1_vitis/export/project_2_1_vitis/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/sunil/desktop/NUS/EE4218/EE4218_Labs_clone/Lab_2/project_2_1/project_2_1_vitis/export/project_2_1_vitis/sw/project_2_1_vitis/boot/fsbl.elf
set bp_16_33_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_16_33_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/sunil/desktop/NUS/EE4218/EE4218_Labs_clone/Lab_2/project_2_1/xuartps_low_echo_example_1/Debug/xuartps_low_echo_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

20:16:35 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:16:35 INFO  : 'con' command is executed.
20:16:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

20:16:35 INFO  : Launch script is exported to file 'C:\Users\sunil\desktop\NUS\EE4218\EE4218_Labs_clone\Lab_2\project_2_1\xuartps_low_echo_example_1_system\_ide\scripts\debugger_xllfifo_polling_echo.tcl'
20:18:23 INFO  : Disconnected from the channel tcfchan#34.
20:21:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:21:53 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL1NH42KNRVA' is selected.
20:21:53 INFO  : 'jtag frequency' command is executed.
20:21:53 INFO  : Sourcing of 'C:/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
20:21:53 INFO  : Context for 'APU' is selected.
20:21:53 INFO  : System reset is completed.
20:21:56 INFO  : 'after 3000' command is executed.
20:21:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1NH42KNRVA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1NH42KNRVA-04724093-0"}' command is executed.
20:22:01 INFO  : Device configured successfully with "C:/Users/sunil/desktop/NUS/EE4218/EE4218_Labs_clone/Lab_2/project_2_1/xuartps_low_echo_example_1/_ide/bitstream/design_1_wrapper.bit"
20:22:01 INFO  : Context for 'APU' is selected.
20:22:01 INFO  : Hardware design and registers information is loaded from 'C:/Users/sunil/desktop/NUS/EE4218/EE4218_Labs_clone/Lab_2/project_2_1/project_2_1_vitis/export/project_2_1_vitis/hw/design_1_wrapper.xsa'.
20:22:01 INFO  : 'configparams force-mem-access 1' command is executed.
20:22:02 INFO  : Context for 'APU' is selected.
20:22:02 INFO  : Boot mode is read from the target.
20:22:02 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:22:02 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
20:22:02 INFO  : The application 'C:/Users/sunil/desktop/NUS/EE4218/EE4218_Labs_clone/Lab_2/project_2_1/project_2_1_vitis/export/project_2_1_vitis/sw/project_2_1_vitis/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
20:22:02 INFO  : 'set bp_22_2_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
20:22:02 INFO  : 'con -block -timeout 60' command is executed.
20:22:02 INFO  : 'bpremove $bp_22_2_fsbl_bp' command is executed.
20:22:02 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:22:03 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
20:22:03 INFO  : The application 'C:/Users/sunil/desktop/NUS/EE4218/EE4218_Labs_clone/Lab_2/project_2_1/xuartps_low_echo_example_1/Debug/xuartps_low_echo_example_1.elf' is downloaded to processor 'psu_cortexa53_0'.
20:22:03 INFO  : 'configparams force-mem-access 0' command is executed.
20:22:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1NH42KNRVA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1NH42KNRVA-04724093-0"}
fpga -file C:/Users/sunil/desktop/NUS/EE4218/EE4218_Labs_clone/Lab_2/project_2_1/xuartps_low_echo_example_1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/sunil/desktop/NUS/EE4218/EE4218_Labs_clone/Lab_2/project_2_1/project_2_1_vitis/export/project_2_1_vitis/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/sunil/desktop/NUS/EE4218/EE4218_Labs_clone/Lab_2/project_2_1/project_2_1_vitis/export/project_2_1_vitis/sw/project_2_1_vitis/boot/fsbl.elf
set bp_22_2_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_22_2_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/sunil/desktop/NUS/EE4218/EE4218_Labs_clone/Lab_2/project_2_1/xuartps_low_echo_example_1/Debug/xuartps_low_echo_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

20:22:04 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:22:04 INFO  : 'con' command is executed.
20:22:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

20:22:04 INFO  : Launch script is exported to file 'C:\Users\sunil\desktop\NUS\EE4218\EE4218_Labs_clone\Lab_2\project_2_1\xuartps_low_echo_example_1_system\_ide\scripts\debugger_xllfifo_polling_echo.tcl'
21:04:34 INFO  : Checking for BSP changes to sync application flags for project 'xuartps_low_echo_example_1'...
21:04:49 INFO  : Disconnected from the channel tcfchan#35.
21:04:52 INFO  : Checking for BSP changes to sync application flags for project 'xuartps_low_echo_example_1'...
21:04:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:04:57 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL1NH42KNRVA' is selected.
21:04:57 INFO  : 'jtag frequency' command is executed.
21:04:57 INFO  : Sourcing of 'C:/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
21:04:57 INFO  : Context for 'APU' is selected.
21:04:58 INFO  : System reset is completed.
21:05:01 INFO  : 'after 3000' command is executed.
21:05:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1NH42KNRVA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1NH42KNRVA-04724093-0"}' command is executed.
21:05:05 INFO  : Device configured successfully with "C:/Users/sunil/desktop/NUS/EE4218/EE4218_Labs_clone/Lab_2/project_2_1/xuartps_low_echo_example_1/_ide/bitstream/design_1_wrapper.bit"
21:05:05 INFO  : Context for 'APU' is selected.
21:05:05 INFO  : Hardware design and registers information is loaded from 'C:/Users/sunil/desktop/NUS/EE4218/EE4218_Labs_clone/Lab_2/project_2_1/project_2_1_vitis/export/project_2_1_vitis/hw/design_1_wrapper.xsa'.
21:05:05 INFO  : 'configparams force-mem-access 1' command is executed.
21:05:05 INFO  : Context for 'APU' is selected.
21:05:05 INFO  : Boot mode is read from the target.
21:05:05 INFO  : Context for processor 'psu_cortexa53_0' is selected.
21:05:05 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
21:05:06 INFO  : The application 'C:/Users/sunil/desktop/NUS/EE4218/EE4218_Labs_clone/Lab_2/project_2_1/project_2_1_vitis/export/project_2_1_vitis/sw/project_2_1_vitis/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
21:05:06 INFO  : 'set bp_5_6_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
21:05:06 INFO  : 'con -block -timeout 60' command is executed.
21:05:06 INFO  : 'bpremove $bp_5_6_fsbl_bp' command is executed.
21:05:06 INFO  : Context for processor 'psu_cortexa53_0' is selected.
21:05:06 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
21:05:07 INFO  : The application 'C:/Users/sunil/desktop/NUS/EE4218/EE4218_Labs_clone/Lab_2/project_2_1/xuartps_low_echo_example_1/Debug/xuartps_low_echo_example_1.elf' is downloaded to processor 'psu_cortexa53_0'.
21:05:07 INFO  : 'configparams force-mem-access 0' command is executed.
21:05:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1NH42KNRVA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1NH42KNRVA-04724093-0"}
fpga -file C:/Users/sunil/desktop/NUS/EE4218/EE4218_Labs_clone/Lab_2/project_2_1/xuartps_low_echo_example_1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/sunil/desktop/NUS/EE4218/EE4218_Labs_clone/Lab_2/project_2_1/project_2_1_vitis/export/project_2_1_vitis/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/sunil/desktop/NUS/EE4218/EE4218_Labs_clone/Lab_2/project_2_1/project_2_1_vitis/export/project_2_1_vitis/sw/project_2_1_vitis/boot/fsbl.elf
set bp_5_6_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_5_6_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/sunil/desktop/NUS/EE4218/EE4218_Labs_clone/Lab_2/project_2_1/xuartps_low_echo_example_1/Debug/xuartps_low_echo_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

21:05:07 INFO  : Context for processor 'psu_cortexa53_0' is selected.
21:05:07 INFO  : 'con' command is executed.
21:05:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

21:05:07 INFO  : Launch script is exported to file 'C:\Users\sunil\desktop\NUS\EE4218\EE4218_Labs_clone\Lab_2\project_2_1\xuartps_low_echo_example_1_system\_ide\scripts\debugger_xllfifo_polling_echo.tcl'
21:16:37 INFO  : Disconnected from the channel tcfchan#36.
21:16:40 INFO  : Checking for BSP changes to sync application flags for project 'xuartps_low_echo_example_1'...
21:16:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:16:45 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL1NH42KNRVA' is selected.
21:16:45 INFO  : 'jtag frequency' command is executed.
21:16:45 INFO  : Sourcing of 'C:/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
21:16:45 INFO  : Context for 'APU' is selected.
21:16:45 INFO  : System reset is completed.
21:16:48 INFO  : 'after 3000' command is executed.
21:16:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1NH42KNRVA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1NH42KNRVA-04724093-0"}' command is executed.
21:16:53 INFO  : Device configured successfully with "C:/Users/sunil/desktop/NUS/EE4218/EE4218_Labs_clone/Lab_2/project_2_1/xuartps_low_echo_example_1/_ide/bitstream/design_1_wrapper.bit"
21:16:53 INFO  : Context for 'APU' is selected.
21:16:53 INFO  : Hardware design and registers information is loaded from 'C:/Users/sunil/desktop/NUS/EE4218/EE4218_Labs_clone/Lab_2/project_2_1/project_2_1_vitis/export/project_2_1_vitis/hw/design_1_wrapper.xsa'.
21:16:53 INFO  : 'configparams force-mem-access 1' command is executed.
21:16:53 INFO  : Context for 'APU' is selected.
21:16:53 INFO  : Boot mode is read from the target.
21:16:53 INFO  : Context for processor 'psu_cortexa53_0' is selected.
21:16:53 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
21:16:54 INFO  : The application 'C:/Users/sunil/desktop/NUS/EE4218/EE4218_Labs_clone/Lab_2/project_2_1/project_2_1_vitis/export/project_2_1_vitis/sw/project_2_1_vitis/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
21:16:54 INFO  : 'set bp_16_54_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
21:16:54 INFO  : 'con -block -timeout 60' command is executed.
21:16:54 INFO  : 'bpremove $bp_16_54_fsbl_bp' command is executed.
21:16:54 INFO  : Context for processor 'psu_cortexa53_0' is selected.
21:16:54 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
21:16:55 INFO  : The application 'C:/Users/sunil/desktop/NUS/EE4218/EE4218_Labs_clone/Lab_2/project_2_1/xuartps_low_echo_example_1/Debug/xuartps_low_echo_example_1.elf' is downloaded to processor 'psu_cortexa53_0'.
21:16:55 INFO  : 'configparams force-mem-access 0' command is executed.
21:16:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1NH42KNRVA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1NH42KNRVA-04724093-0"}
fpga -file C:/Users/sunil/desktop/NUS/EE4218/EE4218_Labs_clone/Lab_2/project_2_1/xuartps_low_echo_example_1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/sunil/desktop/NUS/EE4218/EE4218_Labs_clone/Lab_2/project_2_1/project_2_1_vitis/export/project_2_1_vitis/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/sunil/desktop/NUS/EE4218/EE4218_Labs_clone/Lab_2/project_2_1/project_2_1_vitis/export/project_2_1_vitis/sw/project_2_1_vitis/boot/fsbl.elf
set bp_16_54_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_16_54_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/sunil/desktop/NUS/EE4218/EE4218_Labs_clone/Lab_2/project_2_1/xuartps_low_echo_example_1/Debug/xuartps_low_echo_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

21:16:55 INFO  : Context for processor 'psu_cortexa53_0' is selected.
21:16:55 INFO  : 'con' command is executed.
21:16:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

21:16:55 INFO  : Launch script is exported to file 'C:\Users\sunil\desktop\NUS\EE4218\EE4218_Labs_clone\Lab_2\project_2_1\xuartps_low_echo_example_1_system\_ide\scripts\debugger_xllfifo_polling_echo.tcl'
21:23:59 INFO  : Checking for BSP changes to sync application flags for project 'xuartps_low_echo_example_1'...
21:24:21 INFO  : Disconnected from the channel tcfchan#37.
21:24:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:24:25 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL1NH42KNRVA' is selected.
21:24:25 INFO  : 'jtag frequency' command is executed.
21:24:25 INFO  : Sourcing of 'C:/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
21:24:25 INFO  : Context for 'APU' is selected.
21:24:25 INFO  : System reset is completed.
21:24:28 INFO  : 'after 3000' command is executed.
21:24:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1NH42KNRVA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1NH42KNRVA-04724093-0"}' command is executed.
21:24:32 INFO  : Device configured successfully with "C:/Users/sunil/desktop/NUS/EE4218/EE4218_Labs_clone/Lab_2/project_2_1/xuartps_low_echo_example_1/_ide/bitstream/design_1_wrapper.bit"
21:24:32 INFO  : Context for 'APU' is selected.
21:24:32 INFO  : Hardware design and registers information is loaded from 'C:/Users/sunil/desktop/NUS/EE4218/EE4218_Labs_clone/Lab_2/project_2_1/project_2_1_vitis/export/project_2_1_vitis/hw/design_1_wrapper.xsa'.
21:24:33 INFO  : 'configparams force-mem-access 1' command is executed.
21:24:33 INFO  : Context for 'APU' is selected.
21:24:33 INFO  : Boot mode is read from the target.
21:24:33 INFO  : Context for processor 'psu_cortexa53_0' is selected.
21:24:33 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
21:24:33 INFO  : The application 'C:/Users/sunil/desktop/NUS/EE4218/EE4218_Labs_clone/Lab_2/project_2_1/project_2_1_vitis/export/project_2_1_vitis/sw/project_2_1_vitis/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
21:24:33 INFO  : 'set bp_24_33_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
21:24:33 INFO  : 'con -block -timeout 60' command is executed.
21:24:33 INFO  : 'bpremove $bp_24_33_fsbl_bp' command is executed.
21:24:33 INFO  : Context for processor 'psu_cortexa53_0' is selected.
21:24:33 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
21:24:34 INFO  : The application 'C:/Users/sunil/desktop/NUS/EE4218/EE4218_Labs_clone/Lab_2/project_2_1/xuartps_low_echo_example_1/Debug/xuartps_low_echo_example_1.elf' is downloaded to processor 'psu_cortexa53_0'.
21:24:34 INFO  : 'configparams force-mem-access 0' command is executed.
21:24:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1NH42KNRVA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1NH42KNRVA-04724093-0"}
fpga -file C:/Users/sunil/desktop/NUS/EE4218/EE4218_Labs_clone/Lab_2/project_2_1/xuartps_low_echo_example_1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/sunil/desktop/NUS/EE4218/EE4218_Labs_clone/Lab_2/project_2_1/project_2_1_vitis/export/project_2_1_vitis/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/sunil/desktop/NUS/EE4218/EE4218_Labs_clone/Lab_2/project_2_1/project_2_1_vitis/export/project_2_1_vitis/sw/project_2_1_vitis/boot/fsbl.elf
set bp_24_33_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_24_33_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/sunil/desktop/NUS/EE4218/EE4218_Labs_clone/Lab_2/project_2_1/xuartps_low_echo_example_1/Debug/xuartps_low_echo_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

21:24:34 INFO  : Context for processor 'psu_cortexa53_0' is selected.
21:24:35 INFO  : 'con' command is executed.
21:24:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

21:24:35 INFO  : Launch script is exported to file 'C:\Users\sunil\desktop\NUS\EE4218\EE4218_Labs_clone\Lab_2\project_2_1\xuartps_low_echo_example_1_system\_ide\scripts\debugger_xllfifo_polling_echo.tcl'
21:33:12 INFO  : Disconnected from the channel tcfchan#38.
21:33:15 INFO  : Checking for BSP changes to sync application flags for project 'xuartps_low_echo_example_1'...
21:33:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:33:20 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL1NH42KNRVA' is selected.
21:33:20 INFO  : 'jtag frequency' command is executed.
21:33:20 INFO  : Sourcing of 'C:/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
21:33:20 INFO  : Context for 'APU' is selected.
21:33:20 INFO  : System reset is completed.
21:33:23 INFO  : 'after 3000' command is executed.
21:33:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1NH42KNRVA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1NH42KNRVA-04724093-0"}' command is executed.
21:33:28 INFO  : Device configured successfully with "C:/Users/sunil/desktop/NUS/EE4218/EE4218_Labs_clone/Lab_2/project_2_1/xuartps_low_echo_example_1/_ide/bitstream/design_1_wrapper.bit"
21:33:28 INFO  : Context for 'APU' is selected.
21:33:28 INFO  : Hardware design and registers information is loaded from 'C:/Users/sunil/desktop/NUS/EE4218/EE4218_Labs_clone/Lab_2/project_2_1/project_2_1_vitis/export/project_2_1_vitis/hw/design_1_wrapper.xsa'.
21:33:28 INFO  : 'configparams force-mem-access 1' command is executed.
21:33:28 INFO  : Context for 'APU' is selected.
21:33:28 INFO  : Boot mode is read from the target.
21:33:28 INFO  : Context for processor 'psu_cortexa53_0' is selected.
21:33:28 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
21:33:29 INFO  : The application 'C:/Users/sunil/desktop/NUS/EE4218/EE4218_Labs_clone/Lab_2/project_2_1/project_2_1_vitis/export/project_2_1_vitis/sw/project_2_1_vitis/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
21:33:29 INFO  : 'set bp_33_29_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
21:33:29 INFO  : 'con -block -timeout 60' command is executed.
21:33:29 INFO  : 'bpremove $bp_33_29_fsbl_bp' command is executed.
21:33:29 INFO  : Context for processor 'psu_cortexa53_0' is selected.
21:33:29 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
21:33:30 INFO  : The application 'C:/Users/sunil/desktop/NUS/EE4218/EE4218_Labs_clone/Lab_2/project_2_1/xuartps_low_echo_example_1/Debug/xuartps_low_echo_example_1.elf' is downloaded to processor 'psu_cortexa53_0'.
21:33:30 INFO  : 'configparams force-mem-access 0' command is executed.
21:33:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1NH42KNRVA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1NH42KNRVA-04724093-0"}
fpga -file C:/Users/sunil/desktop/NUS/EE4218/EE4218_Labs_clone/Lab_2/project_2_1/xuartps_low_echo_example_1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/sunil/desktop/NUS/EE4218/EE4218_Labs_clone/Lab_2/project_2_1/project_2_1_vitis/export/project_2_1_vitis/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/sunil/desktop/NUS/EE4218/EE4218_Labs_clone/Lab_2/project_2_1/project_2_1_vitis/export/project_2_1_vitis/sw/project_2_1_vitis/boot/fsbl.elf
set bp_33_29_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_33_29_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/sunil/desktop/NUS/EE4218/EE4218_Labs_clone/Lab_2/project_2_1/xuartps_low_echo_example_1/Debug/xuartps_low_echo_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

21:33:30 INFO  : Context for processor 'psu_cortexa53_0' is selected.
21:33:30 INFO  : 'con' command is executed.
21:33:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

21:33:30 INFO  : Launch script is exported to file 'C:\Users\sunil\desktop\NUS\EE4218\EE4218_Labs_clone\Lab_2\project_2_1\xuartps_low_echo_example_1_system\_ide\scripts\debugger_xllfifo_polling_echo.tcl'
21:41:27 INFO  : Checking for BSP changes to sync application flags for project 'xuartps_low_echo_example_1'...
21:41:28 INFO  : Disconnected from the channel tcfchan#39.
21:41:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:41:33 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL1NH42KNRVA' is selected.
21:41:33 INFO  : 'jtag frequency' command is executed.
21:41:33 INFO  : Sourcing of 'C:/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
21:41:34 INFO  : Context for 'APU' is selected.
21:41:34 INFO  : System reset is completed.
21:41:37 INFO  : 'after 3000' command is executed.
21:41:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1NH42KNRVA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1NH42KNRVA-04724093-0"}' command is executed.
21:41:41 INFO  : Device configured successfully with "C:/Users/sunil/desktop/NUS/EE4218/EE4218_Labs_clone/Lab_2/project_2_1/xuartps_low_echo_example_1/_ide/bitstream/design_1_wrapper.bit"
21:41:41 INFO  : Context for 'APU' is selected.
21:41:41 INFO  : Hardware design and registers information is loaded from 'C:/Users/sunil/desktop/NUS/EE4218/EE4218_Labs_clone/Lab_2/project_2_1/project_2_1_vitis/export/project_2_1_vitis/hw/design_1_wrapper.xsa'.
21:41:41 INFO  : 'configparams force-mem-access 1' command is executed.
21:41:42 INFO  : Context for 'APU' is selected.
21:41:42 INFO  : Boot mode is read from the target.
21:41:42 INFO  : Context for processor 'psu_cortexa53_0' is selected.
21:41:42 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
21:41:42 INFO  : The application 'C:/Users/sunil/desktop/NUS/EE4218/EE4218_Labs_clone/Lab_2/project_2_1/project_2_1_vitis/export/project_2_1_vitis/sw/project_2_1_vitis/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
21:41:42 INFO  : 'set bp_41_42_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
21:41:42 INFO  : 'con -block -timeout 60' command is executed.
21:41:42 INFO  : 'bpremove $bp_41_42_fsbl_bp' command is executed.
21:41:42 INFO  : Context for processor 'psu_cortexa53_0' is selected.
21:41:42 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
21:41:43 INFO  : The application 'C:/Users/sunil/desktop/NUS/EE4218/EE4218_Labs_clone/Lab_2/project_2_1/xuartps_low_echo_example_1/Debug/xuartps_low_echo_example_1.elf' is downloaded to processor 'psu_cortexa53_0'.
21:41:43 INFO  : 'configparams force-mem-access 0' command is executed.
21:41:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1NH42KNRVA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1NH42KNRVA-04724093-0"}
fpga -file C:/Users/sunil/desktop/NUS/EE4218/EE4218_Labs_clone/Lab_2/project_2_1/xuartps_low_echo_example_1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/sunil/desktop/NUS/EE4218/EE4218_Labs_clone/Lab_2/project_2_1/project_2_1_vitis/export/project_2_1_vitis/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/sunil/desktop/NUS/EE4218/EE4218_Labs_clone/Lab_2/project_2_1/project_2_1_vitis/export/project_2_1_vitis/sw/project_2_1_vitis/boot/fsbl.elf
set bp_41_42_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_41_42_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/sunil/desktop/NUS/EE4218/EE4218_Labs_clone/Lab_2/project_2_1/xuartps_low_echo_example_1/Debug/xuartps_low_echo_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

21:41:43 INFO  : Context for processor 'psu_cortexa53_0' is selected.
21:41:44 INFO  : 'con' command is executed.
21:41:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

21:41:44 INFO  : Launch script is exported to file 'C:\Users\sunil\desktop\NUS\EE4218\EE4218_Labs_clone\Lab_2\project_2_1\xuartps_low_echo_example_1_system\_ide\scripts\debugger_xllfifo_polling_echo.tcl'
21:43:01 INFO  : Checking for BSP changes to sync application flags for project 'xuartps_low_echo_example_1'...
21:43:04 INFO  : Disconnected from the channel tcfchan#40.
14:23:04 DEBUG : Logs will be stored at 'C:/Users/sunil/desktop/NUS/EE4218/EE4218_Labs_clone/Lab_2/project_2_1/IDE.log'.
14:23:06 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\sunil\desktop\NUS\EE4218\EE4218_Labs_clone\Lab_2\project_2_1\temp_xsdb_launch_script.tcl
14:23:14 INFO  : XSCT server has started successfully.
14:23:14 INFO  : plnx-install-location is set to ''
14:23:14 INFO  : Successfully done setting XSCT server connection channel  
14:23:14 INFO  : Successfully done setting workspace for the tool. 
14:24:04 INFO  : Registering command handlers for Vitis TCF services
14:24:05 INFO  : Platform repository initialization has completed.
14:24:15 INFO  : Successfully done query RDI_DATADIR 
14:25:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:26:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

14:26:16 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
14:36:15 ERROR : (XRT Server)C:/Xilinx/Vitis/2023.2/bin/unwrapped/win64.o/xrt_server.exe: error: illegal option '-'
Usage: agent [OPTION]...
Start Target Communication Framework agent.
  -d               run in daemon mode (output is sent to system logger)
  -i               run in interactive mode
  -L<file>         enable logging, use -L- to send log to stderr
  -l<level>        set log level, the level is comma separated list of:

14:36:15 ERROR : (XRT Server)      alloc        memory allocation and deallocation (0x1)
      eventcore    main event queue (0x2)
      waitpid      waitpid() events (0x4)
      events       low-level debugger events (0x8)
      protocol     communication protocol (0x20)
      context      debug context actions (0x40)
      children     debug context children (0x10)
      discovery    discovery (0x80)
      asyncreq     async I/O (0x100)
      proxy        proxy state (0x200)
      tcflog       proxy traffic (0x400)
      elf          ELF reader (0x800)
      stack        stack trace service (0x2000)
      plugin       plugins (0x4000)
      shutdown     shutdown of subsystems (0x8000)
      disasm       disassembly service (0x10000)
  -s<url>          set agent listening port and protocol, default is tcp::0
  -S               print server properties in Json format to stdout
  -g<port>         start GDB Remote Serial Protocol server at the specified TCP port
  -I<idle-seconds> exit if there are no connections for the specified time

14:37:14 ERROR : Timed out. 60 seconds have elapsed while waiting for the XRT server to launch.
14:37:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:37:16 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL1D1WV3G0RA' is selected.
14:37:16 INFO  : 'jtag frequency' command is executed.
14:37:16 INFO  : Sourcing of 'C:/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
14:37:16 INFO  : Context for 'APU' is selected.
14:37:16 INFO  : System reset is completed.
14:37:19 INFO  : 'after 3000' command is executed.
14:37:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1D1WV3G0RA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1D1WV3G0RA-04724093-0"}' command is executed.
14:37:24 INFO  : Device configured successfully with "C:/Users/sunil/desktop/NUS/EE4218/EE4218_Labs_clone/Lab_2/project_2_1/xuartps_low_echo_example_1/_ide/bitstream/design_1_wrapper.bit"
14:37:24 INFO  : Context for 'APU' is selected.
14:37:25 INFO  : Hardware design and registers information is loaded from 'C:/Users/sunil/desktop/NUS/EE4218/EE4218_Labs_clone/Lab_2/project_2_1/project_2_1_vitis/export/project_2_1_vitis/hw/design_1_wrapper.xsa'.
14:37:25 INFO  : 'configparams force-mem-access 1' command is executed.
14:37:25 INFO  : Context for 'APU' is selected.
14:37:25 INFO  : Boot mode is read from the target.
14:37:25 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:37:26 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:37:26 INFO  : The application 'C:/Users/sunil/desktop/NUS/EE4218/EE4218_Labs_clone/Lab_2/project_2_1/project_2_1_vitis/export/project_2_1_vitis/sw/project_2_1_vitis/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
14:37:27 INFO  : 'set bp_37_26_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
14:37:27 INFO  : 'con -block -timeout 60' command is executed.
14:37:27 INFO  : 'bpremove $bp_37_26_fsbl_bp' command is executed.
14:37:27 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:37:27 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:37:28 INFO  : The application 'C:/Users/sunil/desktop/NUS/EE4218/EE4218_Labs_clone/Lab_2/project_2_1/xuartps_low_echo_example_1/Debug/xuartps_low_echo_example_1.elf' is downloaded to processor 'psu_cortexa53_0'.
14:37:28 INFO  : 'configparams force-mem-access 0' command is executed.
14:37:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1D1WV3G0RA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1D1WV3G0RA-04724093-0"}
fpga -file C:/Users/sunil/desktop/NUS/EE4218/EE4218_Labs_clone/Lab_2/project_2_1/xuartps_low_echo_example_1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/sunil/desktop/NUS/EE4218/EE4218_Labs_clone/Lab_2/project_2_1/project_2_1_vitis/export/project_2_1_vitis/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/sunil/desktop/NUS/EE4218/EE4218_Labs_clone/Lab_2/project_2_1/project_2_1_vitis/export/project_2_1_vitis/sw/project_2_1_vitis/boot/fsbl.elf
set bp_37_26_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_37_26_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/sunil/desktop/NUS/EE4218/EE4218_Labs_clone/Lab_2/project_2_1/xuartps_low_echo_example_1/Debug/xuartps_low_echo_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

14:37:28 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:37:28 INFO  : 'con' command is executed.
14:37:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

14:37:28 INFO  : Launch script is exported to file 'C:\Users\sunil\desktop\NUS\EE4218\EE4218_Labs_clone\Lab_2\project_2_1\xuartps_low_echo_example_1_system\_ide\scripts\systemdebugger_xuartps_low_echo_example_1_system_standalone.tcl'
