vhdtdtfi -lib work {/home/ise/ism_projects/xi share/KRSSG FPGA CODES/cordic_test/trianglewave.v} -lang verilog -prj cordic_test -o trianglewave.spl -module trianglewave -template /opt/Xilinx/14.7/ISE_DS/ISE//data/splveri.tft -deleteonerror 
spl2sym -intstyle ise -family spartan6 trianglewave.spl {/home/ise/ism_projects/xi share/KRSSG FPGA CODES/cordic_test/trianglewave.sym} 
