As circuits become more complex is important to check that your design intent matches the produced layout

What are your plans for LVS?
We just added schematic driven layout in gdsfactory and netlist extraction and we were wondering the best way to compare both. See issue
i was wondering if this is something that you also plan on implementing in qiskit-metal
We welcome the the community to add features to our open-source repository. This is an open ended question, will close for now.
