// Seed: 2803203235
module module_0 (
    id_1
);
  output wire id_1;
  supply0 id_3;
  assign id_3 = $display;
  supply1 id_4 = id_3;
  tri id_5 = 1'b0, id_6;
  id_7 :
  assert property (@(posedge id_2 or posedge id_6) id_3)
  else;
  assign id_5 = id_4;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  always id_5 = id_2;
  module_0 modCall_1 (id_4);
endmodule
