EESchema-LIBRARY Version 2.3
#encoding utf-8
#SamacSys ECAD Model XC7Z020-2CLG484I
#/719901/1466911/2.50/484/3/Integrated Circuit
DEF XC7Z020-2CLG484I IC 0 30 Y Y 1 F N
F0 "IC" 2650 300 50 H V L CNN
F1 "XC7Z020-2CLG484I" 2650 200 50 H V L CNN
F2 "BGA484C80P22X22_1900X1900X160" 2650 100 50 H I L CNN
F3 "https://www.xilinx.com/support/documentation/data_sheets/ds190-Zynq-7000-Overview.pdf" 2650 0 50 H I L CNN
F4 "Zynq-7000 All Programmable SoC" 2650 -100 50 H I L CNN "Description"
F5 "1.6" 2650 -200 50 H I L CNN "Height"
F6 "217-XC7Z020-2CLG484I" 2650 -300 50 H I L CNN "Mouser Part Number"
F7 "https://www.mouser.co.uk/ProductDetail/AMD-Xilinx/XC7Z020-2CLG484I?qs=rrS6PyfT74fECR%252BQrELJLA%3D%3D" 2650 -400 50 H I L CNN "Mouser Price/Stock"
F8 "AMD" 2650 -500 50 H I L CNN "Manufacturer_Name"
F9 "XC7Z020-2CLG484I" 2650 -600 50 H I L CNN "Manufacturer_Part_Number"
DRAW
X PS_MIO1_500 A1 0 0 200 R 50 50 0 0 P
X PS_MIO2_500 A2 0 -100 200 R 50 50 0 0 P
X PS_MIO5_500 A3 0 -200 200 R 50 50 0 0 P
X PS_MIO6_500 A4 0 -300 200 R 50 50 0 0 P
X GND_1 A5 0 -400 200 R 50 50 0 0 P
X PS_MIO13_500 A6 0 -500 200 R 50 50 0 0 P
X PS_MIO18_501 A7 0 -600 200 R 50 50 0 0 P
X PS_MIO20_501 A8 0 -700 200 R 50 50 0 0 P
X PS_MIO36_501 A9 0 -800 200 R 50 50 0 0 P
X VCCO_MIO1_501_1 A10 0 -900 200 R 50 50 0 0 P
X PS_MIO30_501 A11 0 -1000 200 R 50 50 0 0 P
X PS_MIO28_501 A12 0 -1100 200 R 50 50 0 0 P
X PS_MIO26_501 A13 0 -1200 200 R 50 50 0 0 P
X PS_MIO22_501 A14 0 -1300 200 R 50 50 0 0 P
X GND_2 A15 0 -1400 200 R 50 50 0 0 P
X IO_L9P_T1_DQS_AD3P_35 A16 0 -1500 200 R 50 50 0 0 P
X IO_L9N_T1_DQS_AD3N_35 A17 0 -1600 200 R 50 50 0 0 P
X IO_L10P_T1_AD11P_35 A18 0 -1700 200 R 50 50 0 0 P
X IO_L10N_T1_AD11N_35 A19 0 -1800 200 R 50 50 0 0 P
X VCCO_35_1 A20 0 -1900 200 R 50 50 0 0 P
X IO_L15P_T2_DQS_AD12P_35 A21 0 -2000 200 R 50 50 0 0 P
X IO_L15N_T2_DQS_AD12N_35 A22 0 -2100 200 R 50 50 0 0 P
X PS_DDR_DM0_502 B1 0 -2200 200 R 50 50 0 0 P
X PS_DDR_DQ2_502 B2 0 -2300 200 R 50 50 0 0 P
X VCCO_MIO0_500_1 B3 0 -2400 200 R 50 50 0 0 P
X PS_MIO11_500 B4 0 -2500 200 R 50 50 0 0 P
X PS_POR_B_500 B5 0 -2600 200 R 50 50 0 0 P
X PS_MIO14_500 B6 0 -2700 200 R 50 50 0 0 P
X PS_MIO24_501 B7 0 -2800 200 R 50 50 0 0 P
X GND_3 B8 0 -2900 200 R 50 50 0 0 P
X PS_MIO45_501 B9 0 -3000 200 R 50 50 0 0 P
X PS_MIO47_501 B10 0 -3100 200 R 50 50 0 0 P
X PS_MIO43_501 B11 0 -3200 200 R 50 50 0 0 P
X PS_MIO34_501 B12 0 -3300 200 R 50 50 0 0 P
X VCCO_MIO1_501_2 B13 0 -3400 200 R 50 50 0 0 P
X PS_MIO37_501 B14 0 -3500 200 R 50 50 0 0 P
X IO_L7N_T1_AD2N_35 B15 0 -3600 200 R 50 50 0 0 P
X IO_L8P_T1_AD10P_35 B16 0 -3700 200 R 50 50 0 0 P
X IO_L8N_T1_AD10N_35 B17 0 -3800 200 R 50 50 0 0 P
X GND_4 B18 0 -3900 200 R 50 50 0 0 P
X IO_L13P_T2_MRCC_35 B19 0 -4000 200 R 50 50 0 0 P
X IO_L13N_T2_MRCC_35 B20 0 -4100 200 R 50 50 0 0 P
X IO_L18P_T2_AD13P_35 B21 0 -4200 200 R 50 50 0 0 P
X IO_L18N_T2_AD13N_35 B22 0 -4300 200 R 50 50 0 0 P
X GND_5 C1 0 -4400 200 R 50 50 0 0 P
X PS_DDR_DQS_P0_502 C2 0 -4500 200 R 50 50 0 0 P
X PS_DDR_DQ1_502 C3 0 -4600 200 R 50 50 0 0 P
X PS_MIO9_500 C4 0 -4700 200 R 50 50 0 0 P
X PS_MIO12_500 C5 0 -4800 200 R 50 50 0 0 P
X VCCO_MIO0_500_2 C6 0 -4900 200 R 50 50 0 0 P
X PS_MIO32_501 C7 0 -5000 200 R 50 50 0 0 P
X PS_MIO41_501 C8 0 -5100 200 R 50 50 0 0 P
X PS_SRST_B_501 C9 0 -5200 200 R 50 50 0 0 P
X PS_MIO51_501 C10 0 -5300 200 R 50 50 0 0 P
X GND_6 C11 0 -5400 200 R 50 50 0 0 P
X PS_MIO53_501 C12 0 -5500 200 R 50 50 0 0 P
X PS_MIO39_501 C13 0 -5600 200 R 50 50 0 0 P
X PS_MIO49_501 C14 0 -5700 200 R 50 50 0 0 P
X IO_L7P_T1_AD2P_35 C15 0 -5800 200 R 50 50 0 0 P
X VCCO_35_2 C16 0 -5900 200 R 50 50 0 0 P
X IO_L11P_T1_SRCC_35 C17 0 -6000 200 R 50 50 0 0 P
X IO_L11N_T1_SRCC_35 C18 0 -6100 200 R 50 50 0 0 P
X IO_L12N_T1_MRCC_35 C19 0 -6200 200 R 50 50 0 0 P
X IO_L14N_T2_AD4N_SRCC_35 C20 0 -6300 200 R 50 50 0 0 P
X GND_7 C21 0 -6400 200 R 50 50 0 0 P
X IO_L16N_T2_35 C22 0 -6500 200 R 50 50 0 0 P
X PS_DDR_DQ0_502 D1 0 -6600 200 R 50 50 0 0 P
X PS_DDR_DQS_N0_502 D2 0 -6700 200 R 50 50 0 0 P
X PS_DDR_DQ3_502 D3 0 -6800 200 R 50 50 0 0 P
X GND_8 D4 0 -6900 200 R 50 50 0 0 P
X PS_MIO7_500 D5 0 -7000 200 R 50 50 0 0 P
X PS_MIO16_501 D6 0 -7100 200 R 50 50 0 0 P
X PS_MIO27_501 D7 0 -7200 200 R 50 50 0 0 P
X PS_MIO42_501 D8 0 -7300 200 R 50 50 0 0 P
X VCCO_MIO1_501_3 D9 0 -7400 200 R 50 50 0 0 P
X PS_MIO52_501 D10 0 -7500 200 R 50 50 0 0 P
X PS_MIO48_501 D11 0 -7600 200 R 50 50 0 0 P
X PS_MIO46_501 D12 0 -7700 200 R 50 50 0 0 P
X PS_MIO50_501 D13 0 -7800 200 R 50 50 0 0 P
X GND_9 D14 0 -7900 200 R 50 50 0 0 P
X IO_L3N_T0_DQS_AD1N_35 D15 0 -8000 200 R 50 50 0 0 P
X IO_L2P_T0_AD8P_35 D16 0 -8100 200 R 50 50 0 0 P
X IO_L2N_T0_AD8N_35 D17 0 -8200 200 R 50 50 0 0 P
X IO_L12P_T1_MRCC_35 D18 0 -8300 200 R 50 50 0 0 P
X VCCO_35_3 D19 0 -8400 200 R 50 50 0 0 P
X IO_L14P_T2_AD4P_SRCC_35 D20 0 -8500 200 R 50 50 0 0 P
X IO_L17N_T2_AD5N_35 D21 0 -8600 200 R 50 50 0 0 P
X IO_L16P_T2_35 D22 0 -8700 200 R 50 50 0 0 P
X PS_DDR_DQ5_502 E1 0 -8800 200 R 50 50 0 0 P
X VCCO_DDR_502_1 E2 0 -8900 200 R 50 50 0 0 P
X PS_DDR_DQ4_502 E3 0 -9000 200 R 50 50 0 0 P
X PS_MIO4_500 E4 0 -9100 200 R 50 50 0 0 P
X PS_MIO8_500 E5 0 -9200 200 R 50 50 0 0 P
X PS_MIO15_500 E6 0 -9300 200 R 50 50 0 0 P
X GND_10 E7 0 -9400 200 R 50 50 0 0 P
X PS_MIO29_501 E8 0 -9500 200 R 50 50 0 0 P
X PS_MIO17_501 E9 0 -9600 200 R 50 50 0 0 P
X PS_MIO19_501 E10 0 -9700 200 R 50 50 0 0 P
X PS_MIO23_501 E11 0 -9800 200 R 50 50 0 0 P
X VCCO_MIO1_501_4 E12 0 -9900 200 R 50 50 0 0 P
X PS_MIO44_501 E13 0 -10000 200 R 50 50 0 0 P
X PS_MIO40_501 E14 0 -10100 200 R 50 50 0 0 P
X IO_L3P_T0_DQS_AD1P_35 E15 0 -10200 200 R 50 50 0 0 P
X IO_L1N_T0_AD0N_35 E16 0 -10300 200 R 50 50 0 0 P
X GND_11 E17 0 -10400 200 R 50 50 0 0 P
X IO_L5N_T0_AD9N_35 E18 0 -10500 200 R 50 50 0 0 P
X IO_L21P_T3_DQS_AD14P_35 E19 0 -10600 200 R 50 50 0 0 P
X IO_L21N_T3_DQS_AD14N_35 E20 0 -10700 200 R 50 50 0 0 P
X IO_L17P_T2_AD5P_35 E21 0 -10800 200 R 50 50 0 0 P
X VCCO_35_4 E22 0 -10900 200 R 50 50 0 0 P
X PS_DDR_DQ7_502 F1 0 -11000 200 R 50 50 0 0 P
X PS_DDR_DQ6_502 F2 0 -11100 200 R 50 50 0 0 P
X PS_DDR_DRST_B_502 F3 0 -11200 200 R 50 50 0 0 P
X PS_DDR_A13_502 F4 0 -11300 200 R 50 50 0 0 P
X VCCO_DDR_502_2 F5 0 -11400 200 R 50 50 0 0 P
X PS_MIO3_500 F6 0 -11500 200 R 50 50 0 0 P
X PS_CLK_500 F7 0 -11600 200 R 50 50 0 0 P
X PS_MIO_VREF_501 F8 0 -11700 200 R 50 50 0 0 P
X PS_MIO31_501 F9 0 -11800 200 R 50 50 0 0 P
X GND_12 F10 0 -11900 200 R 50 50 0 0 P
X PS_MIO21_501 F11 0 -12000 200 R 50 50 0 0 P
X PS_MIO25_501 F12 0 -12100 200 R 50 50 0 0 P
X PS_MIO38_501 F13 0 -12200 200 R 50 50 0 0 P
X PS_MIO35_501 F14 0 -12300 200 R 50 50 0 0 P
X VCCO_35_5 F15 0 -12400 200 R 50 50 0 0 P
X IO_L1P_T0_AD0P_35 F16 0 -12500 200 R 50 50 0 0 P
X IO_L6N_T0_VREF_35 F17 0 -12600 200 R 50 50 0 0 P
X IO_L5P_T0_AD9P_35 F18 0 -12700 200 R 50 50 0 0 P
X IO_L20N_T3_AD6N_35 F19 0 -12800 200 R 50 50 0 0 P
X GND_13 F20 0 -12900 200 R 50 50 0 0 P
X IO_L23P_T3_35 F21 0 -13000 200 R 50 50 0 0 P
X IO_L23N_T3_35 F22 0 -13100 200 R 50 50 0 0 P
X PS_DDR_DQ9_502 G1 0 -13200 200 R 50 50 0 0 P
X PS_DDR_DQ8_502 G2 0 -13300 200 R 50 50 0 0 P
X GND_14 G3 0 -13400 200 R 50 50 0 0 P
X PS_DDR_A14_502 G4 0 -13500 200 R 50 50 0 0 P
X PS_DDR_A11_502 G5 0 -13600 200 R 50 50 0 0 P
X PS_MIO0_500 G6 0 -13700 200 R 50 50 0 0 P
X PS_MIO10_500 G7 0 -13800 200 R 50 50 0 0 P
X VCCPINT_1 G8 0 -13900 200 R 50 50 0 0 P
X VCCBATT_0 G9 0 -14000 200 R 50 50 0 0 P
X RSVDGND G10 0 -14100 200 R 50 50 0 0 P
X TCK_0 G11 0 -14200 200 R 50 50 0 0 P
X TMS_0 G12 0 -14300 200 R 50 50 0 0 P
X PS_MIO33_501 G13 0 -14400 200 R 50 50 0 0 P
X TDO_0 G14 0 -14500 200 R 50 50 0 0 P
X IO_L4P_T0_35 G15 0 -14600 200 R 50 50 0 0 P
X IO_L4N_T0_35 G16 0 -14700 200 R 50 50 0 0 P
X IO_L6P_T0_35 G17 0 -14800 200 R 50 50 0 0 P
X VCCO_35_6 G18 0 -14900 200 R 50 50 0 0 P
X IO_L20P_T3_AD6P_35 G19 0 -15000 200 R 50 50 0 0 P
X IO_L22P_T3_AD7P_35 G20 0 -15100 200 R 50 50 0 0 P
X IO_L22N_T3_AD7N_35 G21 0 -15200 200 R 50 50 0 0 P
X IO_L24N_T3_AD15N_35 G22 0 -15300 200 R 50 50 0 0 P
X VCCO_DDR_502_3 H1 0 -15400 200 R 50 50 0 0 P
X PS_DDR_DQS_P1_502 H2 0 -15500 200 R 50 50 0 0 P
X PS_DDR_DM1_502 H3 0 -15600 200 R 50 50 0 0 P
X PS_DDR_A12_502 H4 0 -15700 200 R 50 50 0 0 P
X PS_DDR_A9_502 H5 0 -15800 200 R 50 50 0 0 P
X GND_15 H6 0 -15900 200 R 50 50 0 0 P
X PS_DDR_VREF0_502 H7 0 -16000 200 R 50 50 0 0 P
X GND_16 H8 0 -16100 200 R 50 50 0 0 P
X VCCPINT_2 H9 0 -16200 200 R 50 50 0 0 P
X VCCPLL H10 0 -16300 200 R 50 50 0 0 P
X VCCBRAM_1 H11 0 -16400 200 R 50 50 0 0 P
X GND_17 H12 0 -16500 200 R 50 50 0 0 P
X TDI_0 H13 0 -16600 200 R 50 50 0 0 P
X GND_18 H14 0 -16700 200 R 50 50 0 0 P
X IO_0_34 H15 0 -16800 200 R 50 50 0 0 P
X GND_19 H16 0 -16900 200 R 50 50 0 0 P
X IO_0_35 H17 0 -17000 200 R 50 50 0 0 P
X IO_25_35 H18 0 -17100 200 R 50 50 0 0 P
X IO_L19P_T3_35 H19 0 -17200 200 R 50 50 0 0 P
X IO_L19N_T3_VREF_35 H20 0 -17300 200 R 50 50 0 0 P
X VCCO_35_7 H21 0 -17400 200 R 50 50 0 0 P
X IO_L24P_T3_AD15P_35 H22 0 -17500 200 R 50 50 0 0 P
X PS_DDR_DQ14_502 J1 0 -17600 200 R 50 50 0 0 P
X PS_DDR_DQS_N1_502 J2 0 -17700 200 R 50 50 0 0 P
X PS_DDR_A10_502 J3 0 -17800 200 R 50 50 0 0 P
X VCCO_DDR_502_4 J4 0 -17900 200 R 50 50 0 0 P
X PS_DDR_A8_502 J5 0 -18000 200 R 50 50 0 0 P
X PS_DDR_A7_502 J6 0 -18100 200 R 50 50 0 0 P
X PS_DDR_A6_502 J7 0 -18200 200 R 50 50 0 0 P
X VCCPINT_3 J8 0 -18300 200 R 50 50 0 0 P
X GND_20 J9 0 -18400 200 R 50 50 0 0 P
X VCCBRAM_2 J10 0 -18500 200 R 50 50 0 0 P
X GND_21 J11 0 -18600 200 R 50 50 0 0 P
X VCCINT_1 J12 0 -18700 200 R 50 50 0 0 P
X GND_22 J13 0 -18800 200 R 50 50 0 0 P
X VCCINT_2 J14 0 -18900 200 R 50 50 0 0 P
X IO_L1P_T0_34 J15 0 -19000 200 R 50 50 0 0 P
X IO_L2P_T0_34 J16 0 -19100 200 R 50 50 0 0 P
X IO_L2N_T0_34 J17 0 -19200 200 R 50 50 0 0 P
X IO_L7P_T1_34 J18 0 -19300 200 R 50 50 0 0 P
X GND_23 J19 0 -19400 200 R 50 50 0 0 P
X IO_L9P_T1_DQS_34 J20 0 -19500 200 R 50 50 0 0 P
X IO_L8P_T1_34 J21 0 -19600 200 R 50 50 0 0 P
X IO_L8N_T1_34 J22 0 -19700 200 R 50 50 0 0 P
X PS_DDR_DQ13_502 K1 0 -19800 200 R 50 50 0 0 P
X GND_24 K2 0 -19900 200 R 50 50 0 0 P
X PS_DDR_DQ15_502 K3 0 -20000 200 R 50 50 0 0 P
X PS_DDR_A2_502 K4 0 -20100 200 R 50 50 0 0 P
X PS_DDR_A5_502 K5 0 -20200 200 R 50 50 0 0 P
X PS_DDR_A4_502 K6 0 -20300 200 R 50 50 0 0 P
X VCCO_DDR_502_5 K7 0 -20400 200 R 50 50 0 0 P
X GND_25 K8 0 -20500 200 R 50 50 0 0 P
X VCCPAUX_1 K9 0 -20600 200 R 50 50 0 0 P
X GND_26 K10 0 -20700 200 R 50 50 0 0 P
X VCCADC_0 K11 0 -20800 200 R 50 50 0 0 P
X GNDADC_0 K12 0 -20900 200 R 50 50 0 0 P
X VCCINT_3 K13 0 -21000 200 R 50 50 0 0 P
X GND_27 K14 0 -21100 200 R 50 50 0 0 P
X IO_L1N_T0_34 K15 0 -21200 200 R 50 50 0 0 P
X IO_L3P_T0_DQS_PUDC_B_34 K16 0 -21300 200 R 50 50 0 0 P
X VCCO_34_1 K17 0 -21400 200 R 50 50 0 0 P
X IO_L7N_T1_34 K18 0 -21500 200 R 50 50 0 0 P
X IO_L11P_T1_SRCC_34 K19 0 -21600 200 R 50 50 0 0 P
X IO_L11N_T1_SRCC_34 K20 0 -21700 200 R 50 50 0 0 P
X IO_L9N_T1_DQS_34 K21 0 -21800 200 R 50 50 0 0 P
X GND_28 K22 0 -21900 200 R 50 50 0 0 P
X PS_DDR_DQ10_502 L1 0 -22000 200 R 50 50 0 0 P
X PS_DDR_DQ11_502 L2 0 -22100 200 R 50 50 0 0 P
X PS_DDR_DQ12_502 L3 0 -22200 200 R 50 50 0 0 P
X PS_DDR_A3_502 L4 0 -22300 200 R 50 50 0 0 P
X GND_29 L5 0 -22400 200 R 50 50 0 0 P
X PS_DDR_BA1_502 L6 0 -22500 200 R 50 50 0 0 P
X PS_DDR_BA0_502 L7 0 -22600 200 R 50 50 0 0 P
X VCCPINT_4 L8 0 -22700 200 R 50 50 0 0 P
X GND_30 L9 0 -22800 200 R 50 50 0 0 P
X VCCAUX_1 L10 0 -22900 200 R 50 50 0 0 P
X VP_0 L11 0 -23000 200 R 50 50 0 0 P
X VREFN_0 L12 0 -23100 200 R 50 50 0 0 P
X GND_31 L13 0 -23200 200 R 50 50 0 0 P
X VCCINT_4 L14 0 -23300 200 R 50 50 0 0 P
X GND_32 L15 0 -23400 200 R 50 50 0 0 P
X IO_L3N_T0_DQS_34 L16 0 -23500 200 R 50 50 0 0 P
X IO_L4P_T0_34 L17 0 -23600 200 R 50 50 0 0 P
X IO_L12P_T1_MRCC_34 L18 0 -23700 200 R 50 50 0 0 P
X IO_L12N_T1_MRCC_34 L19 0 -23800 200 R 50 50 0 0 P
X VCCO_34_2 L20 0 -23900 200 R 50 50 0 0 P
X IO_L10P_T1_34 L21 0 -24000 200 R 50 50 0 0 P
X IO_L10N_T1_34 L22 0 -24100 200 R 50 50 0 0 P
X PS_DDR_DQ16_502 M1 2800 0 200 L 50 50 0 0 P
X PS_DDR_DQ22_502 M2 2800 -100 200 L 50 50 0 0 P
X VCCO_DDR_502_6 M3 2800 -200 200 L 50 50 0 0 P
X PS_DDR_A0_502 M4 2800 -300 200 L 50 50 0 0 P
X PS_DDR_A1_502 M5 2800 -400 200 L 50 50 0 0 P
X PS_DDR_BA2_502 M6 2800 -500 200 L 50 50 0 0 P
X PS_DDR_VRN_502 M7 2800 -600 200 L 50 50 0 0 P
X GND_33 M8 2800 -700 200 L 50 50 0 0 P
X VCCPAUX_2 M9 2800 -800 200 L 50 50 0 0 P
X GND_34 M10 2800 -900 200 L 50 50 0 0 P
X VREFP_0 M11 2800 -1000 200 L 50 50 0 0 P
X VN_0 M12 2800 -1100 200 L 50 50 0 0 P
X VCCINT_5 M13 2800 -1200 200 L 50 50 0 0 P
X GND_35 M14 2800 -1300 200 L 50 50 0 0 P
X IO_L6P_T0_34 M15 2800 -1400 200 L 50 50 0 0 P
X IO_L6N_T0_VREF_34 M16 2800 -1500 200 L 50 50 0 0 P
X IO_L4N_T0_34 M17 2800 -1600 200 L 50 50 0 0 P
X GND_36 M18 2800 -1700 200 L 50 50 0 0 P
X IO_L13P_T2_MRCC_34 M19 2800 -1800 200 L 50 50 0 0 P
X IO_L13N_T2_MRCC_34 M20 2800 -1900 200 L 50 50 0 0 P
X IO_L15P_T2_DQS_34 M21 2800 -2000 200 L 50 50 0 0 P
X IO_L15N_T2_DQS_34 M22 2800 -2100 200 L 50 50 0 0 P
X GND_37 N1 2800 -2200 200 L 50 50 0 0 P
X PS_DDR_DQS_P2_502 N2 2800 -2300 200 L 50 50 0 0 P
X PS_DDR_DQ18_502 N3 2800 -2400 200 L 50 50 0 0 P
X PS_DDR_CKP_502 N4 2800 -2500 200 L 50 50 0 0 P
X PS_DDR_CKN_502 N5 2800 -2600 200 L 50 50 0 0 P
X VCCO_DDR_502_7 N6 2800 -2700 200 L 50 50 0 0 P
X PS_DDR_VRP_502 N7 2800 -2800 200 L 50 50 0 0 P
X VCCPINT_5 N8 2800 -2900 200 L 50 50 0 0 P
X GND_38 N9 2800 -3000 200 L 50 50 0 0 P
X VCCAUX_2 N10 2800 -3100 200 L 50 50 0 0 P
X DXP_0 N11 2800 -3200 200 L 50 50 0 0 P
X DXN_0 N12 2800 -3300 200 L 50 50 0 0 P
X GND_39 N13 2800 -3400 200 L 50 50 0 0 P
X VCCINT_6 N14 2800 -3500 200 L 50 50 0 0 P
X IO_L19P_T3_34 N15 2800 -3600 200 L 50 50 0 0 P
X VCCO_34_3 N16 2800 -3700 200 L 50 50 0 0 P
X IO_L5P_T0_34 N17 2800 -3800 200 L 50 50 0 0 P
X IO_L5N_T0_34 N18 2800 -3900 200 L 50 50 0 0 P
X IO_L14P_T2_SRCC_34 N19 2800 -4000 200 L 50 50 0 0 P
X IO_L14N_T2_SRCC_34 N20 2800 -4100 200 L 50 50 0 0 P
X GND_40 N21 2800 -4200 200 L 50 50 0 0 P
X IO_L16P_T2_34 N22 2800 -4300 200 L 50 50 0 0 P
X PS_DDR_DM2_502 P1 2800 -4400 200 L 50 50 0 0 P
X PS_DDR_DQS_N2_502 P2 2800 -4500 200 L 50 50 0 0 P
X PS_DDR_CAS_B_502 P3 2800 -4600 200 L 50 50 0 0 P
X GND_41 P4 2800 -4700 200 L 50 50 0 0 P
X PS_DDR_ODT_502 P5 2800 -4800 200 L 50 50 0 0 P
X PS_DDR_CS_B_502 P6 2800 -4900 200 L 50 50 0 0 P
X PS_DDR_VREF1_502 P7 2800 -5000 200 L 50 50 0 0 P
X GND_42 P8 2800 -5100 200 L 50 50 0 0 P
X VCCPAUX_3 P9 2800 -5200 200 L 50 50 0 0 P
X GND_43 P10 2800 -5300 200 L 50 50 0 0 P
X VCCAUX_3 P11 2800 -5400 200 L 50 50 0 0 P
X GND_44 P12 2800 -5500 200 L 50 50 0 0 P
X VCCINT_7 P13 2800 -5600 200 L 50 50 0 0 P
X GND_45 P14 2800 -5700 200 L 50 50 0 0 P
X IO_L19N_T3_VREF_34 P15 2800 -5800 200 L 50 50 0 0 P
X IO_L24P_T3_34 P16 2800 -5900 200 L 50 50 0 0 P
X IO_L20P_T3_34 P17 2800 -6000 200 L 50 50 0 0 P
X IO_L20N_T3_34 P18 2800 -6100 200 L 50 50 0 0 P
X VCCO_34_4 P19 2800 -6200 200 L 50 50 0 0 P
X IO_L18P_T2_34 P20 2800 -6300 200 L 50 50 0 0 P
X IO_L18N_T2_34 P21 2800 -6400 200 L 50 50 0 0 P
X IO_L16N_T2_34 P22 2800 -6500 200 L 50 50 0 0 P
X PS_DDR_DQ23_502 R1 2800 -6600 200 L 50 50 0 0 P
X VCCO_DDR_502_8 R2 2800 -6700 200 L 50 50 0 0 P
X PS_DDR_DQ20_502 R3 2800 -6800 200 L 50 50 0 0 P
X PS_DDR_WE_B_502 R4 2800 -6900 200 L 50 50 0 0 P
X PS_DDR_RAS_B_502 R5 2800 -7000 200 L 50 50 0 0 P
X IO_L19P_T3_13 R6 2800 -7100 200 L 50 50 0 0 P
X IO_0_13 R7 2800 -7200 200 L 50 50 0 0 P
X VCCPINT_6 R8 2800 -7300 200 L 50 50 0 0 P
X GND_46 R9 2800 -7400 200 L 50 50 0 0 P
X VCCAUX_4 R10 2800 -7500 200 L 50 50 0 0 P
X GND_47 R11 2800 -7600 200 L 50 50 0 0 P
X VCCO_0 R12 2800 -7700 200 L 50 50 0 0 P
X GND_48 R13 2800 -7800 200 L 50 50 0 0 P
X VCCINT_8 R14 2800 -7900 200 L 50 50 0 0 P
X IO_25_34 R15 2800 -8000 200 L 50 50 0 0 P
X IO_L24N_T3_34 R16 2800 -8100 200 L 50 50 0 0 P
X GND_49 R17 2800 -8200 200 L 50 50 0 0 P
X IO_L23P_T3_34 R18 2800 -8300 200 L 50 50 0 0 P
X IO_L22P_T3_34 R19 2800 -8400 200 L 50 50 0 0 P
X IO_L17P_T2_34 R20 2800 -8500 200 L 50 50 0 0 P
X IO_L17N_T2_34 R21 2800 -8600 200 L 50 50 0 0 P
X VCCO_34_5 R22 2800 -8700 200 L 50 50 0 0 P
X PS_DDR_DQ19_502 T1 2800 -8800 200 L 50 50 0 0 P
X PS_DDR_DQ21_502 T2 2800 -8900 200 L 50 50 0 0 P
X PS_DDR_DQ17_502 T3 2800 -9000 200 L 50 50 0 0 P
X IO_L20P_T3_13 T4 2800 -9100 200 L 50 50 0 0 P
X VCCO_13_1 T5 2800 -9200 200 L 50 50 0 0 P
X IO_L19N_T3_VREF_13 T6 2800 -9300 200 L 50 50 0 0 P
X RSVDVCC1 T7 2800 -9400 200 L 50 50 0 0 P
X RSVDVCC2 T8 2800 -9500 200 L 50 50 0 0 P
X VCCPAUX_4 T9 2800 -9600 200 L 50 50 0 0 P
X RSVDVCC3 T10 2800 -9700 200 L 50 50 0 0 P
X PROGRAM_B_0 T11 2800 -9800 200 L 50 50 0 0 P
X DONE_0 T12 2800 -9900 200 L 50 50 0 0 P
X CFGBVS_0 T13 2800 -10000 200 L 50 50 0 0 P
X INIT_B_0 T14 2800 -10100 200 L 50 50 0 0 P
X VCCO_34_6 T15 2800 -10200 200 L 50 50 0 0 P
X IO_L21P_T3_DQS_34 T16 2800 -10300 200 L 50 50 0 0 P
X IO_L21N_T3_DQS_34 T17 2800 -10400 200 L 50 50 0 0 P
X IO_L23N_T3_34 T18 2800 -10500 200 L 50 50 0 0 P
X IO_L22N_T3_34 T19 2800 -10600 200 L 50 50 0 0 P
X GND_50 T20 2800 -10700 200 L 50 50 0 0 P
X IO_L1P_T0_33 T21 2800 -10800 200 L 50 50 0 0 P
X IO_L2P_T0_33 T22 2800 -10900 200 L 50 50 0 0 P
X PS_DDR_DQ25_502 U1 2800 -11000 200 L 50 50 0 0 P
X PS_DDR_DQ27_502 U2 2800 -11100 200 L 50 50 0 0 P
X GND_51 U3 2800 -11200 200 L 50 50 0 0 P
X IO_L20N_T3_13 U4 2800 -11300 200 L 50 50 0 0 P
X IO_L22N_T3_13 U5 2800 -11400 200 L 50 50 0 0 P
X IO_L22P_T3_13 U6 2800 -11500 200 L 50 50 0 0 P
X IO_25_13 U7 2800 -11600 200 L 50 50 0 0 P
X VCCO_13_2 U8 2800 -11700 200 L 50 50 0 0 P
X IO_L6N_T0_VREF_13 U9 2800 -11800 200 L 50 50 0 0 P
X IO_L6P_T0_13 U10 2800 -11900 200 L 50 50 0 0 P
X IO_L5N_T0_13 U11 2800 -12000 200 L 50 50 0 0 P
X IO_L5P_T0_13 U12 2800 -12100 200 L 50 50 0 0 P
X GND_52 U13 2800 -12200 200 L 50 50 0 0 P
X IO_25_33 U14 2800 -12300 200 L 50 50 0 0 P
X IO_L15P_T2_DQS_33 U15 2800 -12400 200 L 50 50 0 0 P
X IO_L15N_T2_DQS_33 U16 2800 -12500 200 L 50 50 0 0 P
X IO_L16P_T2_33 U17 2800 -12600 200 L 50 50 0 0 P
X VCCO_33_1 U18 2800 -12700 200 L 50 50 0 0 P
X IO_0_33 U19 2800 -12800 200 L 50 50 0 0 P
X IO_L5P_T0_33 U20 2800 -12900 200 L 50 50 0 0 P
X IO_L1N_T0_33 U21 2800 -13000 200 L 50 50 0 0 P
X IO_L2N_T0_33 U22 2800 -13100 200 L 50 50 0 0 P
X VCCO_DDR_502_9 V1 2800 -13200 200 L 50 50 0 0 P
X PS_DDR_DQS_P3_502 V2 2800 -13300 200 L 50 50 0 0 P
X PS_DDR_CKE_502 V3 2800 -13400 200 L 50 50 0 0 P
X IO_L21N_T3_DQS_13 V4 2800 -13500 200 L 50 50 0 0 P
X IO_L21P_T3_DQS_13 V5 2800 -13600 200 L 50 50 0 0 P
X GND_53 V6 2800 -13700 200 L 50 50 0 0 P
X IO_L23P_T3_13 V7 2800 -13800 200 L 50 50 0 0 P
X IO_L2P_T0_13 V8 2800 -13900 200 L 50 50 0 0 P
X IO_L1N_T0_13 V9 2800 -14000 200 L 50 50 0 0 P
X IO_L1P_T0_13 V10 2800 -14100 200 L 50 50 0 0 P
X VCCO_13_3 V11 2800 -14200 200 L 50 50 0 0 P
X IO_L4P_T0_13 V12 2800 -14300 200 L 50 50 0 0 P
X IO_L20P_T3_33 V13 2800 -14400 200 L 50 50 0 0 P
X IO_L19P_T3_33 V14 2800 -14500 200 L 50 50 0 0 P
X IO_L19N_T3_VREF_33 V15 2800 -14600 200 L 50 50 0 0 P
X GND_54 V16 2800 -14700 200 L 50 50 0 0 P
X IO_L16N_T2_33 V17 2800 -14800 200 L 50 50 0 0 P
X IO_L6P_T0_33 V18 2800 -14900 200 L 50 50 0 0 P
X IO_L6N_T0_VREF_33 V19 2800 -15000 200 L 50 50 0 0 P
X IO_L5N_T0_33 V20 2800 -15100 200 L 50 50 0 0 P
X VCCO_33_2 V21 2800 -15200 200 L 50 50 0 0 P
X IO_L3P_T0_DQS_33 V22 2800 -15300 200 L 50 50 0 0 P
X PS_DDR_DQ28_502 W1 2800 -15400 200 L 50 50 0 0 P
X PS_DDR_DQS_N3_502 W2 2800 -15500 200 L 50 50 0 0 P
X PS_DDR_DQ30_502 W3 2800 -15600 200 L 50 50 0 0 P
X VCCO_13_4 W4 2800 -15700 200 L 50 50 0 0 P
X IO_L24N_T3_13 W5 2800 -15800 200 L 50 50 0 0 P
X IO_L24P_T3_13 W6 2800 -15900 200 L 50 50 0 0 P
X IO_L23N_T3_13 W7 2800 -16000 200 L 50 50 0 0 P
X IO_L2N_T0_13 W8 2800 -16100 200 L 50 50 0 0 P
X GND_55 W9 2800 -16200 200 L 50 50 0 0 P
X IO_L3N_T0_DQS_13 W10 2800 -16300 200 L 50 50 0 0 P
X IO_L3P_T0_DQS_13 W11 2800 -16400 200 L 50 50 0 0 P
X IO_L4N_T0_13 W12 2800 -16500 200 L 50 50 0 0 P
X IO_L20N_T3_33 W13 2800 -16600 200 L 50 50 0 0 P
X VCCO_33_3 W14 2800 -16700 200 L 50 50 0 0 P
X IO_L21P_T3_DQS_33 W15 2800 -16800 200 L 50 50 0 0 P
X IO_L14P_T2_SRCC_33 W16 2800 -16900 200 L 50 50 0 0 P
X IO_L13P_T2_MRCC_33 W17 2800 -17000 200 L 50 50 0 0 P
X IO_L13N_T2_MRCC_33 W18 2800 -17100 200 L 50 50 0 0 P
X GND_56 W19 2800 -17200 200 L 50 50 0 0 P
X IO_L4P_T0_33 W20 2800 -17300 200 L 50 50 0 0 P
X IO_L4N_T0_33 W21 2800 -17400 200 L 50 50 0 0 P
X IO_L3N_T0_DQS_33 W22 2800 -17500 200 L 50 50 0 0 P
X PS_DDR_DQ31_502 Y1 2800 -17600 200 L 50 50 0 0 P
X GND_57 Y2 2800 -17700 200 L 50 50 0 0 P
X PS_DDR_DQ29_502 Y3 2800 -17800 200 L 50 50 0 0 P
X IO_L18P_T2_13 Y4 2800 -17900 200 L 50 50 0 0 P
X IO_L13N_T2_MRCC_13 Y5 2800 -18000 200 L 50 50 0 0 P
X IO_L13P_T2_MRCC_13 Y6 2800 -18100 200 L 50 50 0 0 P
X VCCO_13_5 Y7 2800 -18200 200 L 50 50 0 0 P
X IO_L12N_T1_MRCC_13 Y8 2800 -18300 200 L 50 50 0 0 P
X IO_L12P_T1_MRCC_13 Y9 2800 -18400 200 L 50 50 0 0 P
X IO_L10N_T1_13 Y10 2800 -18500 200 L 50 50 0 0 P
X IO_L10P_T1_13 Y11 2800 -18600 200 L 50 50 0 0 P
X GND_58 Y12 2800 -18700 200 L 50 50 0 0 P
X IO_L23P_T3_33 Y13 2800 -18800 200 L 50 50 0 0 P
X IO_L22P_T3_33 Y14 2800 -18900 200 L 50 50 0 0 P
X IO_L21N_T3_DQS_33 Y15 2800 -19000 200 L 50 50 0 0 P
X IO_L14N_T2_SRCC_33 Y16 2800 -19100 200 L 50 50 0 0 P
X VCCO_33_4 Y17 2800 -19200 200 L 50 50 0 0 P
X IO_L12P_T1_MRCC_33 Y18 2800 -19300 200 L 50 50 0 0 P
X IO_L11P_T1_SRCC_33 Y19 2800 -19400 200 L 50 50 0 0 P
X IO_L9P_T1_DQS_33 Y20 2800 -19500 200 L 50 50 0 0 P
X IO_L9N_T1_DQS_33 Y21 2800 -19600 200 L 50 50 0 0 P
X GND_59 Y22 2800 -19700 200 L 50 50 0 0 P
X PS_DDR_DQ26_502 AA1 2800 -19800 200 L 50 50 0 0 P
X PS_DDR_DM3_502 AA2 2800 -19900 200 L 50 50 0 0 P
X PS_DDR_DQ24_502 AA3 2800 -20000 200 L 50 50 0 0 P
X IO_L18N_T2_13 AA4 2800 -20100 200 L 50 50 0 0 P
X GND_60 AA5 2800 -20200 200 L 50 50 0 0 P
X IO_L14N_T2_SRCC_13 AA6 2800 -20300 200 L 50 50 0 0 P
X IO_L14P_T2_SRCC_13 AA7 2800 -20400 200 L 50 50 0 0 P
X IO_L11N_T1_SRCC_13 AA8 2800 -20500 200 L 50 50 0 0 P
X IO_L11P_T1_SRCC_13 AA9 2800 -20600 200 L 50 50 0 0 P
X VCCO_13_6 AA10 2800 -20700 200 L 50 50 0 0 P
X IO_L8P_T1_13 AA11 2800 -20800 200 L 50 50 0 0 P
X IO_L7P_T1_13 AA12 2800 -20900 200 L 50 50 0 0 P
X IO_L23N_T3_33 AA13 2800 -21000 200 L 50 50 0 0 P
X IO_L22N_T3_33 AA14 2800 -21100 200 L 50 50 0 0 P
X GND_61 AA15 2800 -21200 200 L 50 50 0 0 P
X IO_L18P_T2_33 AA16 2800 -21300 200 L 50 50 0 0 P
X IO_L17P_T2_33 AA17 2800 -21400 200 L 50 50 0 0 P
X IO_L12N_T1_MRCC_33 AA18 2800 -21500 200 L 50 50 0 0 P
X IO_L11N_T1_SRCC_33 AA19 2800 -21600 200 L 50 50 0 0 P
X VCCO_33_5 AA20 2800 -21700 200 L 50 50 0 0 P
X IO_L8P_T1_33 AA21 2800 -21800 200 L 50 50 0 0 P
X IO_L7P_T1_33 AA22 2800 -21900 200 L 50 50 0 0 P
X IO_L15N_T2_DQS_13 AB1 2800 -22000 200 L 50 50 0 0 P
X IO_L15P_T2_DQS_13 AB2 2800 -22100 200 L 50 50 0 0 P
X VCCO_13_7 AB3 2800 -22200 200 L 50 50 0 0 P
X IO_L16N_T2_13 AB4 2800 -22300 200 L 50 50 0 0 P
X IO_L16P_T2_13 AB5 2800 -22400 200 L 50 50 0 0 P
X IO_L17N_T2_13 AB6 2800 -22500 200 L 50 50 0 0 P
X IO_L17P_T2_13 AB7 2800 -22600 200 L 50 50 0 0 P
X GND_62 AB8 2800 -22700 200 L 50 50 0 0 P
X IO_L9N_T1_DQS_13 AB9 2800 -22800 200 L 50 50 0 0 P
X IO_L9P_T1_DQS_13 AB10 2800 -22900 200 L 50 50 0 0 P
X IO_L8N_T1_13 AB11 2800 -23000 200 L 50 50 0 0 P
X IO_L7N_T1_13 AB12 2800 -23100 200 L 50 50 0 0 P
X VCCO_33_6 AB13 2800 -23200 200 L 50 50 0 0 P
X IO_L24P_T3_33 AB14 2800 -23300 200 L 50 50 0 0 P
X IO_L24N_T3_33 AB15 2800 -23400 200 L 50 50 0 0 P
X IO_L18N_T2_33 AB16 2800 -23500 200 L 50 50 0 0 P
X IO_L17N_T2_33 AB17 2800 -23600 200 L 50 50 0 0 P
X GND_63 AB18 2800 -23700 200 L 50 50 0 0 P
X IO_L10P_T1_33 AB19 2800 -23800 200 L 50 50 0 0 P
X IO_L10N_T1_33 AB20 2800 -23900 200 L 50 50 0 0 P
X IO_L8N_T1_33 AB21 2800 -24000 200 L 50 50 0 0 P
X IO_L7N_T1_33 AB22 2800 -24100 200 L 50 50 0 0 P
P 5 0 1 6 200 100 2600 100 2600 -24200 200 -24200 200 100 N
ENDDRAW
ENDDEF
#
#End Library
