Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Thu Jan  1 12:25:29 2026
| Host         : adrianna-linux running 64-bit Linux Mint 22
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks                    4           
TIMING-17  Critical Warning  Non-clocked sequential cell                                       10          
TIMING-18  Warning           Missing input or output delay                                     3           
TIMING-56  Warning           Missing logically or physically excluded clock groups constraint  3           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (320)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (10)
5. checking no_input_delay (2)
6. checking no_output_delay (14)
7. checking multiple_clock (642)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (320)
--------------------------
 There are 10 register/latch pins with no clock driven by root clock pin: design_1_i/Frame_Clock_Divider_0/U0/counter_reg[0]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: design_1_i/Frame_Clock_Divider_0/U0/counter_reg[10]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: design_1_i/Frame_Clock_Divider_0/U0/counter_reg[11]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: design_1_i/Frame_Clock_Divider_0/U0/counter_reg[12]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: design_1_i/Frame_Clock_Divider_0/U0/counter_reg[13]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: design_1_i/Frame_Clock_Divider_0/U0/counter_reg[14]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: design_1_i/Frame_Clock_Divider_0/U0/counter_reg[15]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: design_1_i/Frame_Clock_Divider_0/U0/counter_reg[16]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: design_1_i/Frame_Clock_Divider_0/U0/counter_reg[17]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: design_1_i/Frame_Clock_Divider_0/U0/counter_reg[18]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: design_1_i/Frame_Clock_Divider_0/U0/counter_reg[19]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: design_1_i/Frame_Clock_Divider_0/U0/counter_reg[1]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: design_1_i/Frame_Clock_Divider_0/U0/counter_reg[20]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: design_1_i/Frame_Clock_Divider_0/U0/counter_reg[21]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: design_1_i/Frame_Clock_Divider_0/U0/counter_reg[22]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: design_1_i/Frame_Clock_Divider_0/U0/counter_reg[23]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: design_1_i/Frame_Clock_Divider_0/U0/counter_reg[24]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: design_1_i/Frame_Clock_Divider_0/U0/counter_reg[25]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: design_1_i/Frame_Clock_Divider_0/U0/counter_reg[26]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: design_1_i/Frame_Clock_Divider_0/U0/counter_reg[27]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: design_1_i/Frame_Clock_Divider_0/U0/counter_reg[28]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: design_1_i/Frame_Clock_Divider_0/U0/counter_reg[29]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: design_1_i/Frame_Clock_Divider_0/U0/counter_reg[2]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: design_1_i/Frame_Clock_Divider_0/U0/counter_reg[30]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: design_1_i/Frame_Clock_Divider_0/U0/counter_reg[31]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: design_1_i/Frame_Clock_Divider_0/U0/counter_reg[3]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: design_1_i/Frame_Clock_Divider_0/U0/counter_reg[4]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: design_1_i/Frame_Clock_Divider_0/U0/counter_reg[5]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: design_1_i/Frame_Clock_Divider_0/U0/counter_reg[6]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: design_1_i/Frame_Clock_Divider_0/U0/counter_reg[7]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: design_1_i/Frame_Clock_Divider_0/U0/counter_reg[8]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: design_1_i/Frame_Clock_Divider_0/U0/counter_reg[9]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (10)
-------------------------------------------------
 There are 10 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (642)
--------------------------------
 There are 642 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.301        0.000                      0                 1422        0.041        0.000                      0                 1422        3.000        0.000                       0                   650  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                            Waveform(ns)         Period(ns)      Frequency(MHz)
-----                            ------------         ----------      --------------
clk                              {0.000 5.000}        10.000          100.000         
  clk_out1_design_1_clk_wiz_0    {0.000 5.000}        10.000          100.000         
  clk_out2_design_1_clk_wiz_0    {0.000 80.000}       160.000         6.250           
  clkfbout_design_1_clk_wiz_0    {0.000 5.000}        10.000          100.000         
sys_clk_pin                      {0.000 5.000}        10.000          100.000         
  clk_out1_design_1_clk_wiz_0_1  {0.000 5.000}        10.000          100.000         
  clk_out2_design_1_clk_wiz_0_1  {0.000 80.000}       160.000         6.250           
  clkfbout_design_1_clk_wiz_0_1  {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                                3.000        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0          5.301        0.000                      0                  255        0.122        0.000                      0                  255        4.020        0.000                       0                   116  
  clk_out2_design_1_clk_wiz_0        148.838        0.000                      0                 1167        0.209        0.000                      0                 1167       53.360        0.000                       0                   530  
  clkfbout_design_1_clk_wiz_0                                                                                                                                                      7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                                        3.000        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0_1        5.302        0.000                      0                  255        0.122        0.000                      0                  255        4.020        0.000                       0                   116  
  clk_out2_design_1_clk_wiz_0_1      148.842        0.000                      0                 1167        0.209        0.000                      0                 1167       53.360        0.000                       0                   530  
  clkfbout_design_1_clk_wiz_0_1                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                     To Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                     --------                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_design_1_clk_wiz_0_1  clk_out1_design_1_clk_wiz_0          5.301        0.000                      0                  255        0.041        0.000                      0                  255  
clk_out2_design_1_clk_wiz_0_1  clk_out2_design_1_clk_wiz_0        148.838        0.000                      0                 1167        0.079        0.000                      0                 1167  
clk_out1_design_1_clk_wiz_0    clk_out1_design_1_clk_wiz_0_1        5.301        0.000                      0                  255        0.041        0.000                      0                  255  
clk_out2_design_1_clk_wiz_0    clk_out2_design_1_clk_wiz_0_1      148.838        0.000                      0                 1167        0.079        0.000                      0                 1167  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                     From Clock                     To Clock                     
----------                     ----------                     --------                     
(none)                                                        clk_out1_design_1_clk_wiz_0    
(none)                                                        clk_out1_design_1_clk_wiz_0_1  


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                     From Clock                     To Clock                     
----------                     ----------                     --------                     
(none)                                                                                       
(none)                         clk_out1_design_1_clk_wiz_0                                   
(none)                         clk_out1_design_1_clk_wiz_0_1                                 
(none)                         clk_out2_design_1_clk_wiz_0                                   
(none)                         clk_out2_design_1_clk_wiz_0_1                                 
(none)                         clkfbout_design_1_clk_wiz_0                                   
(none)                         clkfbout_design_1_clk_wiz_0_1                                 
(none)                                                        clk_out1_design_1_clk_wiz_0    
(none)                                                        clk_out1_design_1_clk_wiz_0_1  
(none)                                                        clk_out2_design_1_clk_wiz_0    
(none)                                                        clk_out2_design_1_clk_wiz_0_1  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0
  To Clock:  clk_out1_design_1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        5.301ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.301ns  (required time - arrival time)
  Source:                 design_1_i/UART_RX_0/U0/r_Clk_Count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/UART_RX_0/U0/r_Clk_Count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.073ns  (logic 1.200ns (29.462%)  route 2.873ns (70.538%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 8.508 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         1.617    -0.895    design_1_i/UART_RX_0/U0/i_Clk
    SLICE_X3Y82          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y82          FDRE (Prop_fdre_C_Q)         0.419    -0.476 r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[3]/Q
                         net (fo=8, routed)           0.865     0.389    design_1_i/UART_RX_0/U0/r_Clk_Count_reg_n_0_[3]
    SLICE_X3Y84          LUT6 (Prop_lut6_I4_O)        0.299     0.688 r  design_1_i/UART_RX_0/U0/r_RX_DV_i_3/O
                         net (fo=4, routed)           0.736     1.424    design_1_i/UART_RX_0/U0/r_RX_DV_i_3_n_0
    SLICE_X3Y83          LUT5 (Prop_lut5_I4_O)        0.150     1.574 f  design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_6/O
                         net (fo=1, routed)           0.595     2.169    design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_6_n_0
    SLICE_X3Y84          LUT6 (Prop_lut6_I5_O)        0.332     2.501 r  design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_1/O
                         net (fo=4, routed)           0.677     3.178    design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_1_n_0
    SLICE_X2Y85          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         1.504     8.508    design_1_i/UART_RX_0/U0/i_Clk
    SLICE_X2Y85          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[7]/C
                         clock pessimism              0.576     9.084    
                         clock uncertainty           -0.081     9.004    
    SLICE_X2Y85          FDRE (Setup_fdre_C_R)       -0.524     8.480    design_1_i/UART_RX_0/U0/r_Clk_Count_reg[7]
  -------------------------------------------------------------------
                         required time                          8.480    
                         arrival time                          -3.178    
  -------------------------------------------------------------------
                         slack                                  5.301    

Slack (MET) :             5.301ns  (required time - arrival time)
  Source:                 design_1_i/UART_RX_0/U0/r_Clk_Count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/UART_RX_0/U0/r_Clk_Count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.073ns  (logic 1.200ns (29.462%)  route 2.873ns (70.538%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 8.508 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         1.617    -0.895    design_1_i/UART_RX_0/U0/i_Clk
    SLICE_X3Y82          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y82          FDRE (Prop_fdre_C_Q)         0.419    -0.476 r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[3]/Q
                         net (fo=8, routed)           0.865     0.389    design_1_i/UART_RX_0/U0/r_Clk_Count_reg_n_0_[3]
    SLICE_X3Y84          LUT6 (Prop_lut6_I4_O)        0.299     0.688 r  design_1_i/UART_RX_0/U0/r_RX_DV_i_3/O
                         net (fo=4, routed)           0.736     1.424    design_1_i/UART_RX_0/U0/r_RX_DV_i_3_n_0
    SLICE_X3Y83          LUT5 (Prop_lut5_I4_O)        0.150     1.574 f  design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_6/O
                         net (fo=1, routed)           0.595     2.169    design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_6_n_0
    SLICE_X3Y84          LUT6 (Prop_lut6_I5_O)        0.332     2.501 r  design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_1/O
                         net (fo=4, routed)           0.677     3.178    design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_1_n_0
    SLICE_X2Y85          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         1.504     8.508    design_1_i/UART_RX_0/U0/i_Clk
    SLICE_X2Y85          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[8]/C
                         clock pessimism              0.576     9.084    
                         clock uncertainty           -0.081     9.004    
    SLICE_X2Y85          FDRE (Setup_fdre_C_R)       -0.524     8.480    design_1_i/UART_RX_0/U0/r_Clk_Count_reg[8]
  -------------------------------------------------------------------
                         required time                          8.480    
                         arrival time                          -3.178    
  -------------------------------------------------------------------
                         slack                                  5.301    

Slack (MET) :             5.301ns  (required time - arrival time)
  Source:                 design_1_i/UART_RX_0/U0/r_Clk_Count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/UART_RX_0/U0/r_Clk_Count_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.073ns  (logic 1.200ns (29.462%)  route 2.873ns (70.538%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 8.508 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         1.617    -0.895    design_1_i/UART_RX_0/U0/i_Clk
    SLICE_X3Y82          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y82          FDRE (Prop_fdre_C_Q)         0.419    -0.476 r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[3]/Q
                         net (fo=8, routed)           0.865     0.389    design_1_i/UART_RX_0/U0/r_Clk_Count_reg_n_0_[3]
    SLICE_X3Y84          LUT6 (Prop_lut6_I4_O)        0.299     0.688 r  design_1_i/UART_RX_0/U0/r_RX_DV_i_3/O
                         net (fo=4, routed)           0.736     1.424    design_1_i/UART_RX_0/U0/r_RX_DV_i_3_n_0
    SLICE_X3Y83          LUT5 (Prop_lut5_I4_O)        0.150     1.574 f  design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_6/O
                         net (fo=1, routed)           0.595     2.169    design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_6_n_0
    SLICE_X3Y84          LUT6 (Prop_lut6_I5_O)        0.332     2.501 r  design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_1/O
                         net (fo=4, routed)           0.677     3.178    design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_1_n_0
    SLICE_X2Y85          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         1.504     8.508    design_1_i/UART_RX_0/U0/i_Clk
    SLICE_X2Y85          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[9]/C
                         clock pessimism              0.576     9.084    
                         clock uncertainty           -0.081     9.004    
    SLICE_X2Y85          FDRE (Setup_fdre_C_R)       -0.524     8.480    design_1_i/UART_RX_0/U0/r_Clk_Count_reg[9]
  -------------------------------------------------------------------
                         required time                          8.480    
                         arrival time                          -3.178    
  -------------------------------------------------------------------
                         slack                                  5.301    

Slack (MET) :             5.440ns  (required time - arrival time)
  Source:                 design_1_i/UART_RX_0/U0/r_Clk_Count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/UART_RX_0/U0/r_Clk_Count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.933ns  (logic 1.200ns (30.509%)  route 2.733ns (69.491%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 8.507 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         1.617    -0.895    design_1_i/UART_RX_0/U0/i_Clk
    SLICE_X3Y82          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y82          FDRE (Prop_fdre_C_Q)         0.419    -0.476 r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[3]/Q
                         net (fo=8, routed)           0.865     0.389    design_1_i/UART_RX_0/U0/r_Clk_Count_reg_n_0_[3]
    SLICE_X3Y84          LUT6 (Prop_lut6_I4_O)        0.299     0.688 r  design_1_i/UART_RX_0/U0/r_RX_DV_i_3/O
                         net (fo=4, routed)           0.736     1.424    design_1_i/UART_RX_0/U0/r_RX_DV_i_3_n_0
    SLICE_X3Y83          LUT5 (Prop_lut5_I4_O)        0.150     1.574 f  design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_6/O
                         net (fo=1, routed)           0.595     2.169    design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_6_n_0
    SLICE_X3Y84          LUT6 (Prop_lut6_I5_O)        0.332     2.501 r  design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_1/O
                         net (fo=4, routed)           0.537     3.038    design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_1_n_0
    SLICE_X2Y84          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         1.503     8.507    design_1_i/UART_RX_0/U0/i_Clk
    SLICE_X2Y84          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[5]/C
                         clock pessimism              0.576     9.083    
                         clock uncertainty           -0.081     9.003    
    SLICE_X2Y84          FDRE (Setup_fdre_C_R)       -0.524     8.479    design_1_i/UART_RX_0/U0/r_Clk_Count_reg[5]
  -------------------------------------------------------------------
                         required time                          8.479    
                         arrival time                          -3.038    
  -------------------------------------------------------------------
                         slack                                  5.440    

Slack (MET) :             5.627ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.034ns  (logic 1.865ns (46.237%)  route 2.169ns (53.763%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 8.502 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         1.614    -0.898    <hidden>
    SLICE_X2Y80          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y80          FDRE (Prop_fdre_C_Q)         0.518    -0.380 r  <hidden>
                         net (fo=6, routed)           0.984     0.604    <hidden>
    SLICE_X1Y78          LUT4 (Prop_lut4_I3_O)        0.124     0.728 r  <hidden>
                         net (fo=1, routed)           0.000     0.728    <hidden>
    SLICE_X1Y78          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.278 r  <hidden>
                         net (fo=1, routed)           0.000     1.278    <hidden>
    SLICE_X1Y79          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.549 r  <hidden>
                         net (fo=1, routed)           0.602     2.151    <hidden>
    SLICE_X2Y80          LUT5 (Prop_lut5_I1_O)        0.402     2.553 r  <hidden>
                         net (fo=2, routed)           0.583     3.136    <hidden>
    SLICE_X2Y79          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         1.498     8.502    <hidden>
    SLICE_X2Y79          FDRE                                         r  <hidden>
                         clock pessimism              0.576     9.078    
                         clock uncertainty           -0.081     8.998    
    SLICE_X2Y79          FDRE (Setup_fdre_C_D)       -0.235     8.763    <hidden>
  -------------------------------------------------------------------
                         required time                          8.763    
                         arrival time                          -3.136    
  -------------------------------------------------------------------
                         slack                                  5.627    

Slack (MET) :             5.816ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.844ns  (logic 1.865ns (48.513%)  route 1.979ns (51.487%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 8.502 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         1.614    -0.898    <hidden>
    SLICE_X2Y80          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y80          FDRE (Prop_fdre_C_Q)         0.518    -0.380 r  <hidden>
                         net (fo=6, routed)           0.984     0.604    <hidden>
    SLICE_X1Y78          LUT4 (Prop_lut4_I3_O)        0.124     0.728 r  <hidden>
                         net (fo=1, routed)           0.000     0.728    <hidden>
    SLICE_X1Y78          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.278 r  <hidden>
                         net (fo=1, routed)           0.000     1.278    <hidden>
    SLICE_X1Y79          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.549 r  <hidden>
                         net (fo=1, routed)           0.602     2.151    <hidden>
    SLICE_X2Y80          LUT5 (Prop_lut5_I1_O)        0.402     2.553 r  <hidden>
                         net (fo=2, routed)           0.394     2.946    <hidden>
    SLICE_X2Y79          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         1.498     8.502    <hidden>
    SLICE_X2Y79          FDRE                                         r  <hidden>
                         clock pessimism              0.576     9.078    
                         clock uncertainty           -0.081     8.998    
    SLICE_X2Y79          FDRE (Setup_fdre_C_D)       -0.235     8.763    <hidden>
  -------------------------------------------------------------------
                         required time                          8.763    
                         arrival time                          -2.946    
  -------------------------------------------------------------------
                         slack                                  5.816    

Slack (MET) :             5.896ns  (required time - arrival time)
  Source:                 design_1_i/UART_RX_0/U0/r_Clk_Count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/UART_RX_0/U0/r_Clk_Count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.570ns  (logic 1.126ns (31.542%)  route 2.444ns (68.458%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 8.505 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         1.618    -0.894    design_1_i/UART_RX_0/U0/i_Clk
    SLICE_X2Y83          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y83          FDRE (Prop_fdre_C_Q)         0.518    -0.376 r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[2]/Q
                         net (fo=11, routed)          0.862     0.486    design_1_i/UART_RX_0/U0/r_Clk_Count_reg_n_0_[2]
    SLICE_X2Y82          LUT4 (Prop_lut4_I1_O)        0.153     0.639 r  design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_7/O
                         net (fo=1, routed)           0.692     1.331    design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_7_n_0
    SLICE_X2Y82          LUT6 (Prop_lut6_I3_O)        0.331     1.662 r  design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_2/O
                         net (fo=12, routed)          0.362     2.024    design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_2_n_0
    SLICE_X2Y83          LUT4 (Prop_lut4_I0_O)        0.124     2.148 r  design_1_i/UART_RX_0/U0/r_Clk_Count[4]_i_1/O
                         net (fo=2, routed)           0.528     2.676    design_1_i/UART_RX_0/U0/r_Clk_Count[4]_i_1_n_0
    SLICE_X3Y82          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         1.501     8.505    design_1_i/UART_RX_0/U0/i_Clk
    SLICE_X3Y82          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[3]/C
                         clock pessimism              0.576     9.081    
                         clock uncertainty           -0.081     9.001    
    SLICE_X3Y82          FDRE (Setup_fdre_C_R)       -0.429     8.572    design_1_i/UART_RX_0/U0/r_Clk_Count_reg[3]
  -------------------------------------------------------------------
                         required time                          8.572    
                         arrival time                          -2.676    
  -------------------------------------------------------------------
                         slack                                  5.896    

Slack (MET) :             5.896ns  (required time - arrival time)
  Source:                 design_1_i/UART_RX_0/U0/r_Clk_Count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/UART_RX_0/U0/r_Clk_Count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.570ns  (logic 1.126ns (31.542%)  route 2.444ns (68.458%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 8.505 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         1.618    -0.894    design_1_i/UART_RX_0/U0/i_Clk
    SLICE_X2Y83          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y83          FDRE (Prop_fdre_C_Q)         0.518    -0.376 r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[2]/Q
                         net (fo=11, routed)          0.862     0.486    design_1_i/UART_RX_0/U0/r_Clk_Count_reg_n_0_[2]
    SLICE_X2Y82          LUT4 (Prop_lut4_I1_O)        0.153     0.639 r  design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_7/O
                         net (fo=1, routed)           0.692     1.331    design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_7_n_0
    SLICE_X2Y82          LUT6 (Prop_lut6_I3_O)        0.331     1.662 r  design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_2/O
                         net (fo=12, routed)          0.362     2.024    design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_2_n_0
    SLICE_X2Y83          LUT4 (Prop_lut4_I0_O)        0.124     2.148 r  design_1_i/UART_RX_0/U0/r_Clk_Count[4]_i_1/O
                         net (fo=2, routed)           0.528     2.676    design_1_i/UART_RX_0/U0/r_Clk_Count[4]_i_1_n_0
    SLICE_X3Y82          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         1.501     8.505    design_1_i/UART_RX_0/U0/i_Clk
    SLICE_X3Y82          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[4]/C
                         clock pessimism              0.576     9.081    
                         clock uncertainty           -0.081     9.001    
    SLICE_X3Y82          FDRE (Setup_fdre_C_R)       -0.429     8.572    design_1_i/UART_RX_0/U0/r_Clk_Count_reg[4]
  -------------------------------------------------------------------
                         required time                          8.572    
                         arrival time                          -2.676    
  -------------------------------------------------------------------
                         slack                                  5.896    

Slack (MET) :             6.073ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.755ns  (logic 1.891ns (50.360%)  route 1.864ns (49.640%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 8.502 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         1.609    -0.903    <hidden>
    SLICE_X5Y78          FDSE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y78          FDSE (Prop_fdse_C_Q)         0.419    -0.484 r  <hidden>
                         net (fo=2, routed)           0.811     0.327    <hidden>
    SLICE_X4Y78          LUT4 (Prop_lut4_I0_O)        0.296     0.623 r  <hidden>
                         net (fo=1, routed)           0.000     0.623    <hidden>
    SLICE_X4Y78          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.155 r  <hidden>
                         net (fo=1, routed)           0.000     1.155    <hidden>
    SLICE_X4Y79          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.426 r  <hidden>
                         net (fo=1, routed)           0.601     2.027    <hidden>
    SLICE_X2Y79          LUT6 (Prop_lut6_I0_O)        0.373     2.400 r  <hidden>
                         net (fo=2, routed)           0.452     2.852    <hidden>
    SLICE_X2Y79          FDSE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         1.498     8.502    <hidden>
    SLICE_X2Y79          FDSE                                         r  <hidden>
                         clock pessimism              0.562     9.064    
                         clock uncertainty           -0.081     8.984    
    SLICE_X2Y79          FDSE (Setup_fdse_C_D)       -0.058     8.926    <hidden>
  -------------------------------------------------------------------
                         required time                          8.926    
                         arrival time                          -2.852    
  -------------------------------------------------------------------
                         slack                                  6.073    

Slack (MET) :             6.522ns  (required time - arrival time)
  Source:                 design_1_i/UART_RX_0/U0/r_Clk_Count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/UART_RX_0/U0/r_Clk_Count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.167ns  (logic 1.002ns (31.634%)  route 2.165ns (68.366%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 8.505 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         1.618    -0.894    design_1_i/UART_RX_0/U0/i_Clk
    SLICE_X2Y83          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y83          FDRE (Prop_fdre_C_Q)         0.518    -0.376 r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[2]/Q
                         net (fo=11, routed)          0.862     0.486    design_1_i/UART_RX_0/U0/r_Clk_Count_reg_n_0_[2]
    SLICE_X2Y82          LUT4 (Prop_lut4_I1_O)        0.153     0.639 r  design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_7/O
                         net (fo=1, routed)           0.692     1.331    design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_7_n_0
    SLICE_X2Y82          LUT6 (Prop_lut6_I3_O)        0.331     1.662 r  design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_2/O
                         net (fo=12, routed)          0.612     2.274    design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_2_n_0
    SLICE_X3Y82          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         1.501     8.505    design_1_i/UART_RX_0/U0/i_Clk
    SLICE_X3Y82          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[3]/C
                         clock pessimism              0.576     9.081    
                         clock uncertainty           -0.081     9.001    
    SLICE_X3Y82          FDRE (Setup_fdre_C_CE)      -0.205     8.796    design_1_i/UART_RX_0/U0/r_Clk_Count_reg[3]
  -------------------------------------------------------------------
                         required time                          8.796    
                         arrival time                          -2.274    
  -------------------------------------------------------------------
                         slack                                  6.522    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         0.579    -0.602    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X7Y76          FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y76          FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056    -0.405    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/Q
    SLICE_X7Y76          FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         0.846    -0.843    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X7Y76          FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.241    -0.602    
    SLICE_X7Y76          FDRE (Hold_fdre_C_D)         0.075    -0.527    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.527    
                         arrival time                          -0.405    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_0/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/proc_sys_reset_0/U0/EXT_LPF/EXT_LPF[3].exr_lpf_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         0.579    -0.602    design_1_i/proc_sys_reset_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X7Y76          FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y76          FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/Q
                         net (fo=2, routed)           0.067    -0.394    design_1_i/proc_sys_reset_0/U0/EXT_LPF/p_1_in4_in
    SLICE_X7Y76          FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/EXT_LPF[3].exr_lpf_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         0.846    -0.843    design_1_i/proc_sys_reset_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X7Y76          FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/EXT_LPF[3].exr_lpf_reg[3]/C
                         clock pessimism              0.241    -0.602    
    SLICE_X7Y76          FDRE (Hold_fdre_C_D)         0.078    -0.524    design_1_i/proc_sys_reset_0/U0/EXT_LPF/EXT_LPF[3].exr_lpf_reg[3]
  -------------------------------------------------------------------
                         required time                          0.524    
                         arrival time                          -0.394    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/proc_sys_reset_0/U0/SEQ/pr_dec_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.186ns (71.834%)  route 0.073ns (28.166%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         0.579    -0.602    design_1_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X4Y73          FDRE                                         r  design_1_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y73          FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  design_1_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/Q
                         net (fo=5, routed)           0.073    -0.388    design_1_i/proc_sys_reset_0/U0/SEQ/seq_cnt[3]
    SLICE_X5Y73          LUT4 (Prop_lut4_I1_O)        0.045    -0.343 r  design_1_i/proc_sys_reset_0/U0/SEQ/pr_dec[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.343    design_1_i/proc_sys_reset_0/U0/SEQ/p_3_out[0]
    SLICE_X5Y73          FDRE                                         r  design_1_i/proc_sys_reset_0/U0/SEQ/pr_dec_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         0.846    -0.843    design_1_i/proc_sys_reset_0/U0/SEQ/slowest_sync_clk
    SLICE_X5Y73          FDRE                                         r  design_1_i/proc_sys_reset_0/U0/SEQ/pr_dec_reg[0]/C
                         clock pessimism              0.254    -0.589    
    SLICE_X5Y73          FDRE (Hold_fdre_C_D)         0.092    -0.497    design_1_i/proc_sys_reset_0/U0/SEQ/pr_dec_reg[0]
  -------------------------------------------------------------------
                         required time                          0.497    
                         arrival time                          -0.343    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         0.579    -0.602    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X6Y76          FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y76          FDRE (Prop_fdre_C_Q)         0.164    -0.438 r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056    -0.382    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/Q
    SLICE_X6Y76          FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         0.846    -0.843    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X6Y76          FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.241    -0.602    
    SLICE_X6Y76          FDRE (Hold_fdre_C_D)         0.060    -0.542    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.542    
                         arrival time                          -0.382    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.164ns (70.995%)  route 0.067ns (29.005%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         0.579    -0.602    design_1_i/proc_sys_reset_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X6Y76          FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y76          FDRE (Prop_fdre_C_Q)         0.164    -0.438 r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/Q
                         net (fo=2, routed)           0.067    -0.371    design_1_i/proc_sys_reset_0/U0/EXT_LPF/p_1_in
    SLICE_X6Y76          FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         0.846    -0.843    design_1_i/proc_sys_reset_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X6Y76          FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/C
                         clock pessimism              0.241    -0.602    
    SLICE_X6Y76          FDRE (Hold_fdre_C_D)         0.064    -0.538    design_1_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]
  -------------------------------------------------------------------
                         required time                          0.538    
                         arrival time                          -0.371    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/proc_sys_reset_0/U0/SEQ/core_dec_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.367%)  route 0.086ns (31.633%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         0.579    -0.602    design_1_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X4Y73          FDRE                                         r  design_1_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y73          FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  design_1_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/Q
                         net (fo=7, routed)           0.086    -0.375    design_1_i/proc_sys_reset_0/U0/SEQ/seq_cnt[0]
    SLICE_X5Y73          LUT4 (Prop_lut4_I1_O)        0.045    -0.330 r  design_1_i/proc_sys_reset_0/U0/SEQ/pr_dec0/O
                         net (fo=1, routed)           0.000    -0.330    design_1_i/proc_sys_reset_0/U0/SEQ/pr_dec0__0
    SLICE_X5Y73          FDRE                                         r  design_1_i/proc_sys_reset_0/U0/SEQ/core_dec_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         0.846    -0.843    design_1_i/proc_sys_reset_0/U0/SEQ/slowest_sync_clk
    SLICE_X5Y73          FDRE                                         r  design_1_i/proc_sys_reset_0/U0/SEQ/core_dec_reg[1]/C
                         clock pessimism              0.254    -0.589    
    SLICE_X5Y73          FDRE (Hold_fdre_C_D)         0.092    -0.497    design_1_i/proc_sys_reset_0/U0/SEQ/core_dec_reg[1]
  -------------------------------------------------------------------
                         required time                          0.497    
                         arrival time                          -0.330    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_0/U0/SEQ/core_dec_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/proc_sys_reset_0/U0/SEQ/Core_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.755%)  route 0.097ns (34.245%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         0.578    -0.603    design_1_i/proc_sys_reset_0/U0/SEQ/slowest_sync_clk
    SLICE_X5Y74          FDRE                                         r  design_1_i/proc_sys_reset_0/U0/SEQ/core_dec_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y74          FDRE (Prop_fdre_C_Q)         0.141    -0.462 f  design_1_i/proc_sys_reset_0/U0/SEQ/core_dec_reg[2]/Q
                         net (fo=1, routed)           0.097    -0.365    design_1_i/proc_sys_reset_0/U0/SEQ/p_0_in
    SLICE_X4Y74          LUT2 (Prop_lut2_I1_O)        0.045    -0.320 r  design_1_i/proc_sys_reset_0/U0/SEQ/Core_i_1/O
                         net (fo=1, routed)           0.000    -0.320    design_1_i/proc_sys_reset_0/U0/SEQ/Core_i_1_n_0
    SLICE_X4Y74          FDSE                                         r  design_1_i/proc_sys_reset_0/U0/SEQ/Core_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         0.845    -0.844    design_1_i/proc_sys_reset_0/U0/SEQ/slowest_sync_clk
    SLICE_X4Y74          FDSE                                         r  design_1_i/proc_sys_reset_0/U0/SEQ/Core_reg/C
                         clock pessimism              0.254    -0.590    
    SLICE_X4Y74          FDSE (Hold_fdse_C_D)         0.091    -0.499    design_1_i/proc_sys_reset_0/U0/SEQ/Core_reg
  -------------------------------------------------------------------
                         required time                          0.499    
                         arrival time                          -0.320    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/proc_sys_reset_0/U0/EXT_LPF/lpf_asr_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.246ns (81.065%)  route 0.057ns (18.935%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         0.579    -0.602    design_1_i/proc_sys_reset_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X6Y76          FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y76          FDRE (Prop_fdre_C_Q)         0.148    -0.454 r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/Q
                         net (fo=1, routed)           0.057    -0.397    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/asr_lpf[0]
    SLICE_X6Y76          LUT5 (Prop_lut5_I4_O)        0.098    -0.299 r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/lpf_asr_i_1/O
                         net (fo=1, routed)           0.000    -0.299    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX_n_0
    SLICE_X6Y76          FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/lpf_asr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         0.846    -0.843    design_1_i/proc_sys_reset_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X6Y76          FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/lpf_asr_reg/C
                         clock pessimism              0.241    -0.602    
    SLICE_X6Y76          FDRE (Hold_fdre_C_D)         0.121    -0.481    design_1_i/proc_sys_reset_0/U0/EXT_LPF/lpf_asr_reg
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                          -0.299    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_0/U0/EXT_LPF/EXT_LPF[3].exr_lpf_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/proc_sys_reset_0/U0/EXT_LPF/lpf_exr_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.226ns (81.235%)  route 0.052ns (18.765%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         0.579    -0.602    design_1_i/proc_sys_reset_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X7Y76          FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/EXT_LPF[3].exr_lpf_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y76          FDRE (Prop_fdre_C_Q)         0.128    -0.474 r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/EXT_LPF[3].exr_lpf_reg[3]/Q
                         net (fo=1, routed)           0.052    -0.422    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/exr_lpf[0]
    SLICE_X7Y76          LUT5 (Prop_lut5_I4_O)        0.098    -0.324 r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/lpf_exr_i_1/O
                         net (fo=1, routed)           0.000    -0.324    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT_n_0
    SLICE_X7Y76          FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/lpf_exr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         0.846    -0.843    design_1_i/proc_sys_reset_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X7Y76          FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/lpf_exr_reg/C
                         clock pessimism              0.241    -0.602    
    SLICE_X7Y76          FDRE (Hold_fdre_C_D)         0.092    -0.510    design_1_i/proc_sys_reset_0/U0/EXT_LPF/lpf_exr_reg
  -------------------------------------------------------------------
                         required time                          0.510    
                         arrival time                          -0.324    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         0.582    -0.599    <hidden>
    SLICE_X5Y79          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y79          FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  <hidden>
                         net (fo=3, routed)           0.116    -0.342    <hidden>
    SLICE_X5Y79          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         0.850    -0.839    <hidden>
    SLICE_X5Y79          FDRE                                         r  <hidden>
                         clock pessimism              0.240    -0.599    
    SLICE_X5Y79          FDRE (Hold_fdre_C_D)         0.070    -0.529    <hidden>
  -------------------------------------------------------------------
                         required time                          0.529    
                         arrival time                          -0.342    
  -------------------------------------------------------------------
                         slack                                  0.187    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    design_1_i/clk_wiz/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X5Y82      design_1_i/UART_RX_0/U0/r_Bit_Index_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X5Y82      design_1_i/UART_RX_0/U0/r_Bit_Index_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X5Y82      design_1_i/UART_RX_0/U0/r_Bit_Index_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X2Y83      design_1_i/UART_RX_0/U0/r_Clk_Count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X2Y83      design_1_i/UART_RX_0/U0/r_Clk_Count_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X2Y83      design_1_i/UART_RX_0/U0/r_Clk_Count_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X3Y82      design_1_i/UART_RX_0/U0/r_Clk_Count_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X3Y82      design_1_i/UART_RX_0/U0/r_Clk_Count_reg[4]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X6Y75      design_1_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X6Y75      design_1_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y82      design_1_i/UART_RX_0/U0/r_Bit_Index_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y82      design_1_i/UART_RX_0/U0/r_Bit_Index_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y82      design_1_i/UART_RX_0/U0/r_Bit_Index_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y82      design_1_i/UART_RX_0/U0/r_Bit_Index_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y82      design_1_i/UART_RX_0/U0/r_Bit_Index_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y82      design_1_i/UART_RX_0/U0/r_Bit_Index_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y83      design_1_i/UART_RX_0/U0/r_Clk_Count_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y83      design_1_i/UART_RX_0/U0/r_Clk_Count_reg[0]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X6Y75      design_1_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X6Y75      design_1_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y82      design_1_i/UART_RX_0/U0/r_Bit_Index_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y82      design_1_i/UART_RX_0/U0/r_Bit_Index_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y82      design_1_i/UART_RX_0/U0/r_Bit_Index_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y82      design_1_i/UART_RX_0/U0/r_Bit_Index_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y82      design_1_i/UART_RX_0/U0/r_Bit_Index_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y82      design_1_i/UART_RX_0/U0/r_Bit_Index_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y83      design_1_i/UART_RX_0/U0/r_Clk_Count_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y83      design_1_i/UART_RX_0/U0/r_Clk_Count_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_design_1_clk_wiz_0
  To Clock:  clk_out2_design_1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack      148.838ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.209ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       53.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             148.838ns  (required time - arrival time)
  Source:                 design_1_i/HUB75_driver_0/U0/r_col_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/HUB75_driver_0/U0/o_rgb_0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            160.000ns  (clk_out2_design_1_clk_wiz_0 rise@160.000ns - clk_out2_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.091ns  (logic 3.374ns (30.421%)  route 7.717ns (69.579%))
  Logic Levels:           11  (CARRY4=3 LUT2=2 LUT5=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 158.439 - 160.000 ) 
    Source Clock Delay      (SCD):    -0.966ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=528, routed)         1.546    -0.966    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X55Y70         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_col_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y70         FDRE (Prop_fdre_C_Q)         0.456    -0.510 r  design_1_i/HUB75_driver_0/U0/r_col_count_reg[0]/Q
                         net (fo=12, routed)          1.102     0.592    design_1_i/HUB75_driver_0/U0/r_col_count_reg_n_0_[0]
    SLICE_X56Y69         LUT2 (Prop_lut2_I0_O)        0.124     0.716 r  design_1_i/HUB75_driver_0/U0/o_rgb_03_carry_i_2/O
                         net (fo=1, routed)           0.000     0.716    design_1_i/HUB75_driver_0/U0/o_rgb_03_carry_i_2_n_0
    SLICE_X56Y69         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     1.096 r  design_1_i/HUB75_driver_0/U0/o_rgb_03_carry/CO[3]
                         net (fo=1, routed)           0.000     1.096    design_1_i/HUB75_driver_0/U0/o_rgb_03_carry_n_0
    SLICE_X56Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.419 f  design_1_i/HUB75_driver_0/U0/o_rgb_03_carry__0/O[1]
                         net (fo=2, routed)           0.974     2.393    design_1_i/HUB75_driver_0/U0/o_rgb_03[5]
    SLICE_X57Y68         LUT6 (Prop_lut6_I5_O)        0.306     2.699 r  design_1_i/HUB75_driver_0/U0/o_rgb_01__5_carry__0_i_4/O
                         net (fo=2, routed)           0.530     3.229    design_1_i/HUB75_driver_0/U0/o_rgb_01__5_carry__0_i_4_n_0
    SLICE_X56Y68         LUT2 (Prop_lut2_I0_O)        0.124     3.353 r  design_1_i/HUB75_driver_0/U0/o_rgb_01__5_carry__0_i_2/O
                         net (fo=1, routed)           0.000     3.353    design_1_i/HUB75_driver_0/U0/o_rgb_01__5_carry__0_i_2_n_0
    SLICE_X56Y68         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     3.931 r  design_1_i/HUB75_driver_0/U0/o_rgb_01__5_carry__0/O[2]
                         net (fo=128, routed)         2.957     6.887    design_1_i/HUB75_driver_0/U0/o_rgb_01__5_carry__0_n_5
    SLICE_X49Y62         LUT5 (Prop_lut5_I3_O)        0.301     7.188 r  design_1_i/HUB75_driver_0/U0/o_rgb_0[2]_i_91/O
                         net (fo=1, routed)           0.000     7.188    design_1_i/HUB75_driver_0/U0/o_rgb_0[2]_i_91_n_0
    SLICE_X49Y62         MUXF7 (Prop_muxf7_I0_O)      0.238     7.426 r  design_1_i/HUB75_driver_0/U0/o_rgb_0_reg[2]_i_47/O
                         net (fo=1, routed)           0.000     7.426    design_1_i/HUB75_driver_0/U0/o_rgb_0_reg[2]_i_47_n_0
    SLICE_X49Y62         MUXF8 (Prop_muxf8_I0_O)      0.104     7.530 r  design_1_i/HUB75_driver_0/U0/o_rgb_0_reg[2]_i_17/O
                         net (fo=2, routed)           1.160     8.691    design_1_i/HUB75_driver_0/U0/o_rgb_0_reg[2]_i_17_n_0
    SLICE_X55Y65         LUT6 (Prop_lut6_I0_O)        0.316     9.007 r  design_1_i/HUB75_driver_0/U0/o_rgb_0[1]_i_2/O
                         net (fo=2, routed)           0.995    10.001    design_1_i/HUB75_driver_0/U0/o_rgb_0[1]_i_2_n_0
    SLICE_X54Y66         LUT6 (Prop_lut6_I5_O)        0.124    10.125 r  design_1_i/HUB75_driver_0/U0/o_rgb_0[0]_i_1/O
                         net (fo=1, routed)           0.000    10.125    design_1_i/HUB75_driver_0/U0/o_rgb_0[0]_i_1_n_0
    SLICE_X54Y66         FDRE                                         r  design_1_i/HUB75_driver_0/U0/o_rgb_0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                    160.000   160.000 r  
    W5                                                0.000   160.000 r  clk (IN)
                         net (fo=0)                   0.000   160.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   161.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   162.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   155.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   156.914    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   157.005 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=528, routed)         1.435   158.439    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X54Y66         FDRE                                         r  design_1_i/HUB75_driver_0/U0/o_rgb_0_reg[0]/C
                         clock pessimism              0.576   159.015    
                         clock uncertainty           -0.130   158.885    
    SLICE_X54Y66         FDRE (Setup_fdre_C_D)        0.079   158.964    design_1_i/HUB75_driver_0/U0/o_rgb_0_reg[0]
  -------------------------------------------------------------------
                         required time                        158.964    
                         arrival time                         -10.125    
  -------------------------------------------------------------------
                         slack                                148.838    

Slack (MET) :             149.029ns  (required time - arrival time)
  Source:                 design_1_i/HUB75_driver_0/U0/r_col_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/HUB75_driver_0/U0/o_rgb_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            160.000ns  (clk_out2_design_1_clk_wiz_0 rise@160.000ns - clk_out2_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.888ns  (logic 3.374ns (30.989%)  route 7.514ns (69.011%))
  Logic Levels:           11  (CARRY4=3 LUT2=2 LUT5=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 158.440 - 160.000 ) 
    Source Clock Delay      (SCD):    -0.966ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=528, routed)         1.546    -0.966    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X55Y70         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_col_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y70         FDRE (Prop_fdre_C_Q)         0.456    -0.510 r  design_1_i/HUB75_driver_0/U0/r_col_count_reg[0]/Q
                         net (fo=12, routed)          1.102     0.592    design_1_i/HUB75_driver_0/U0/r_col_count_reg_n_0_[0]
    SLICE_X56Y69         LUT2 (Prop_lut2_I0_O)        0.124     0.716 r  design_1_i/HUB75_driver_0/U0/o_rgb_03_carry_i_2/O
                         net (fo=1, routed)           0.000     0.716    design_1_i/HUB75_driver_0/U0/o_rgb_03_carry_i_2_n_0
    SLICE_X56Y69         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     1.096 r  design_1_i/HUB75_driver_0/U0/o_rgb_03_carry/CO[3]
                         net (fo=1, routed)           0.000     1.096    design_1_i/HUB75_driver_0/U0/o_rgb_03_carry_n_0
    SLICE_X56Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.419 f  design_1_i/HUB75_driver_0/U0/o_rgb_03_carry__0/O[1]
                         net (fo=2, routed)           0.974     2.393    design_1_i/HUB75_driver_0/U0/o_rgb_03[5]
    SLICE_X57Y68         LUT6 (Prop_lut6_I5_O)        0.306     2.699 r  design_1_i/HUB75_driver_0/U0/o_rgb_01__5_carry__0_i_4/O
                         net (fo=2, routed)           0.530     3.229    design_1_i/HUB75_driver_0/U0/o_rgb_01__5_carry__0_i_4_n_0
    SLICE_X56Y68         LUT2 (Prop_lut2_I0_O)        0.124     3.353 r  design_1_i/HUB75_driver_0/U0/o_rgb_01__5_carry__0_i_2/O
                         net (fo=1, routed)           0.000     3.353    design_1_i/HUB75_driver_0/U0/o_rgb_01__5_carry__0_i_2_n_0
    SLICE_X56Y68         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     3.931 r  design_1_i/HUB75_driver_0/U0/o_rgb_01__5_carry__0/O[2]
                         net (fo=128, routed)         2.999     6.930    design_1_i/HUB75_driver_0/U0/o_rgb_01__5_carry__0_n_5
    SLICE_X50Y61         LUT5 (Prop_lut5_I3_O)        0.301     7.231 r  design_1_i/HUB75_driver_0/U0/o_rgb_1[2]_i_102/O
                         net (fo=1, routed)           0.000     7.231    design_1_i/HUB75_driver_0/U0/o_rgb_1[2]_i_102_n_0
    SLICE_X50Y61         MUXF7 (Prop_muxf7_I0_O)      0.241     7.472 r  design_1_i/HUB75_driver_0/U0/o_rgb_1_reg[2]_i_52/O
                         net (fo=1, routed)           0.000     7.472    design_1_i/HUB75_driver_0/U0/o_rgb_1_reg[2]_i_52_n_0
    SLICE_X50Y61         MUXF8 (Prop_muxf8_I0_O)      0.098     7.570 r  design_1_i/HUB75_driver_0/U0/o_rgb_1_reg[2]_i_19/O
                         net (fo=1, routed)           0.632     8.202    design_1_i/HUB75_driver_0/U0/o_rgb_1_reg[2]_i_19_n_0
    SLICE_X53Y64         LUT6 (Prop_lut6_I1_O)        0.319     8.521 r  design_1_i/HUB75_driver_0/U0/o_rgb_1[2]_i_5/O
                         net (fo=3, routed)           1.276     9.798    design_1_i/HUB75_driver_0/U0/o_rgb_1[2]_i_5_n_0
    SLICE_X56Y66         LUT6 (Prop_lut6_I5_O)        0.124     9.922 r  design_1_i/HUB75_driver_0/U0/o_rgb_1[2]_i_1/O
                         net (fo=1, routed)           0.000     9.922    design_1_i/HUB75_driver_0/U0/o_rgb_1[2]_i_1_n_0
    SLICE_X56Y66         FDRE                                         r  design_1_i/HUB75_driver_0/U0/o_rgb_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                    160.000   160.000 r  
    W5                                                0.000   160.000 r  clk (IN)
                         net (fo=0)                   0.000   160.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   161.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   162.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   155.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   156.914    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   157.005 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=528, routed)         1.436   158.440    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X56Y66         FDRE                                         r  design_1_i/HUB75_driver_0/U0/o_rgb_1_reg[2]/C
                         clock pessimism              0.562   159.002    
                         clock uncertainty           -0.130   158.872    
    SLICE_X56Y66         FDRE (Setup_fdre_C_D)        0.079   158.951    design_1_i/HUB75_driver_0/U0/o_rgb_1_reg[2]
  -------------------------------------------------------------------
                         required time                        158.951    
                         arrival time                          -9.922    
  -------------------------------------------------------------------
                         slack                                149.029    

Slack (MET) :             149.047ns  (required time - arrival time)
  Source:                 design_1_i/HUB75_driver_0/U0/r_col_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/HUB75_driver_0/U0/o_rgb_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            160.000ns  (clk_out2_design_1_clk_wiz_0 rise@160.000ns - clk_out2_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.871ns  (logic 3.374ns (31.037%)  route 7.497ns (68.963%))
  Logic Levels:           11  (CARRY4=3 LUT2=2 LUT5=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 158.440 - 160.000 ) 
    Source Clock Delay      (SCD):    -0.966ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=528, routed)         1.546    -0.966    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X55Y70         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_col_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y70         FDRE (Prop_fdre_C_Q)         0.456    -0.510 r  design_1_i/HUB75_driver_0/U0/r_col_count_reg[0]/Q
                         net (fo=12, routed)          1.102     0.592    design_1_i/HUB75_driver_0/U0/r_col_count_reg_n_0_[0]
    SLICE_X56Y69         LUT2 (Prop_lut2_I0_O)        0.124     0.716 r  design_1_i/HUB75_driver_0/U0/o_rgb_03_carry_i_2/O
                         net (fo=1, routed)           0.000     0.716    design_1_i/HUB75_driver_0/U0/o_rgb_03_carry_i_2_n_0
    SLICE_X56Y69         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     1.096 r  design_1_i/HUB75_driver_0/U0/o_rgb_03_carry/CO[3]
                         net (fo=1, routed)           0.000     1.096    design_1_i/HUB75_driver_0/U0/o_rgb_03_carry_n_0
    SLICE_X56Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.419 f  design_1_i/HUB75_driver_0/U0/o_rgb_03_carry__0/O[1]
                         net (fo=2, routed)           0.974     2.393    design_1_i/HUB75_driver_0/U0/o_rgb_03[5]
    SLICE_X57Y68         LUT6 (Prop_lut6_I5_O)        0.306     2.699 r  design_1_i/HUB75_driver_0/U0/o_rgb_01__5_carry__0_i_4/O
                         net (fo=2, routed)           0.530     3.229    design_1_i/HUB75_driver_0/U0/o_rgb_01__5_carry__0_i_4_n_0
    SLICE_X56Y68         LUT2 (Prop_lut2_I0_O)        0.124     3.353 r  design_1_i/HUB75_driver_0/U0/o_rgb_01__5_carry__0_i_2/O
                         net (fo=1, routed)           0.000     3.353    design_1_i/HUB75_driver_0/U0/o_rgb_01__5_carry__0_i_2_n_0
    SLICE_X56Y68         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     3.931 r  design_1_i/HUB75_driver_0/U0/o_rgb_01__5_carry__0/O[2]
                         net (fo=128, routed)         2.999     6.930    design_1_i/HUB75_driver_0/U0/o_rgb_01__5_carry__0_n_5
    SLICE_X50Y61         LUT5 (Prop_lut5_I3_O)        0.301     7.231 r  design_1_i/HUB75_driver_0/U0/o_rgb_1[2]_i_102/O
                         net (fo=1, routed)           0.000     7.231    design_1_i/HUB75_driver_0/U0/o_rgb_1[2]_i_102_n_0
    SLICE_X50Y61         MUXF7 (Prop_muxf7_I0_O)      0.241     7.472 r  design_1_i/HUB75_driver_0/U0/o_rgb_1_reg[2]_i_52/O
                         net (fo=1, routed)           0.000     7.472    design_1_i/HUB75_driver_0/U0/o_rgb_1_reg[2]_i_52_n_0
    SLICE_X50Y61         MUXF8 (Prop_muxf8_I0_O)      0.098     7.570 r  design_1_i/HUB75_driver_0/U0/o_rgb_1_reg[2]_i_19/O
                         net (fo=1, routed)           0.632     8.202    design_1_i/HUB75_driver_0/U0/o_rgb_1_reg[2]_i_19_n_0
    SLICE_X53Y64         LUT6 (Prop_lut6_I1_O)        0.319     8.521 r  design_1_i/HUB75_driver_0/U0/o_rgb_1[2]_i_5/O
                         net (fo=3, routed)           1.260     9.781    design_1_i/HUB75_driver_0/U0/o_rgb_1[2]_i_5_n_0
    SLICE_X56Y66         LUT6 (Prop_lut6_I0_O)        0.124     9.905 r  design_1_i/HUB75_driver_0/U0/o_rgb_1[1]_i_1/O
                         net (fo=1, routed)           0.000     9.905    design_1_i/HUB75_driver_0/U0/o_rgb_1[1]_i_1_n_0
    SLICE_X56Y66         FDRE                                         r  design_1_i/HUB75_driver_0/U0/o_rgb_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                    160.000   160.000 r  
    W5                                                0.000   160.000 r  clk (IN)
                         net (fo=0)                   0.000   160.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   161.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   162.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   155.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   156.914    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   157.005 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=528, routed)         1.436   158.440    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X56Y66         FDRE                                         r  design_1_i/HUB75_driver_0/U0/o_rgb_1_reg[1]/C
                         clock pessimism              0.562   159.002    
                         clock uncertainty           -0.130   158.872    
    SLICE_X56Y66         FDRE (Setup_fdre_C_D)        0.081   158.953    design_1_i/HUB75_driver_0/U0/o_rgb_1_reg[1]
  -------------------------------------------------------------------
                         required time                        158.953    
                         arrival time                          -9.905    
  -------------------------------------------------------------------
                         slack                                149.047    

Slack (MET) :             149.160ns  (required time - arrival time)
  Source:                 design_1_i/HUB75_driver_0/U0/r_col_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/HUB75_driver_0/U0/o_rgb_0_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            160.000ns  (clk_out2_design_1_clk_wiz_0 rise@160.000ns - clk_out2_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.768ns  (logic 3.374ns (31.334%)  route 7.394ns (68.666%))
  Logic Levels:           11  (CARRY4=3 LUT2=2 LUT5=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 158.439 - 160.000 ) 
    Source Clock Delay      (SCD):    -0.966ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=528, routed)         1.546    -0.966    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X55Y70         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_col_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y70         FDRE (Prop_fdre_C_Q)         0.456    -0.510 r  design_1_i/HUB75_driver_0/U0/r_col_count_reg[0]/Q
                         net (fo=12, routed)          1.102     0.592    design_1_i/HUB75_driver_0/U0/r_col_count_reg_n_0_[0]
    SLICE_X56Y69         LUT2 (Prop_lut2_I0_O)        0.124     0.716 r  design_1_i/HUB75_driver_0/U0/o_rgb_03_carry_i_2/O
                         net (fo=1, routed)           0.000     0.716    design_1_i/HUB75_driver_0/U0/o_rgb_03_carry_i_2_n_0
    SLICE_X56Y69         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     1.096 r  design_1_i/HUB75_driver_0/U0/o_rgb_03_carry/CO[3]
                         net (fo=1, routed)           0.000     1.096    design_1_i/HUB75_driver_0/U0/o_rgb_03_carry_n_0
    SLICE_X56Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.419 f  design_1_i/HUB75_driver_0/U0/o_rgb_03_carry__0/O[1]
                         net (fo=2, routed)           0.974     2.393    design_1_i/HUB75_driver_0/U0/o_rgb_03[5]
    SLICE_X57Y68         LUT6 (Prop_lut6_I5_O)        0.306     2.699 r  design_1_i/HUB75_driver_0/U0/o_rgb_01__5_carry__0_i_4/O
                         net (fo=2, routed)           0.530     3.229    design_1_i/HUB75_driver_0/U0/o_rgb_01__5_carry__0_i_4_n_0
    SLICE_X56Y68         LUT2 (Prop_lut2_I0_O)        0.124     3.353 r  design_1_i/HUB75_driver_0/U0/o_rgb_01__5_carry__0_i_2/O
                         net (fo=1, routed)           0.000     3.353    design_1_i/HUB75_driver_0/U0/o_rgb_01__5_carry__0_i_2_n_0
    SLICE_X56Y68         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     3.931 r  design_1_i/HUB75_driver_0/U0/o_rgb_01__5_carry__0/O[2]
                         net (fo=128, routed)         2.957     6.887    design_1_i/HUB75_driver_0/U0/o_rgb_01__5_carry__0_n_5
    SLICE_X49Y62         LUT5 (Prop_lut5_I3_O)        0.301     7.188 r  design_1_i/HUB75_driver_0/U0/o_rgb_0[2]_i_91/O
                         net (fo=1, routed)           0.000     7.188    design_1_i/HUB75_driver_0/U0/o_rgb_0[2]_i_91_n_0
    SLICE_X49Y62         MUXF7 (Prop_muxf7_I0_O)      0.238     7.426 r  design_1_i/HUB75_driver_0/U0/o_rgb_0_reg[2]_i_47/O
                         net (fo=1, routed)           0.000     7.426    design_1_i/HUB75_driver_0/U0/o_rgb_0_reg[2]_i_47_n_0
    SLICE_X49Y62         MUXF8 (Prop_muxf8_I0_O)      0.104     7.530 r  design_1_i/HUB75_driver_0/U0/o_rgb_0_reg[2]_i_17/O
                         net (fo=2, routed)           1.160     8.691    design_1_i/HUB75_driver_0/U0/o_rgb_0_reg[2]_i_17_n_0
    SLICE_X55Y65         LUT6 (Prop_lut6_I0_O)        0.316     9.007 r  design_1_i/HUB75_driver_0/U0/o_rgb_0[1]_i_2/O
                         net (fo=2, routed)           0.671     9.678    design_1_i/HUB75_driver_0/U0/o_rgb_0[1]_i_2_n_0
    SLICE_X54Y66         LUT6 (Prop_lut6_I1_O)        0.124     9.802 r  design_1_i/HUB75_driver_0/U0/o_rgb_0[1]_i_1/O
                         net (fo=1, routed)           0.000     9.802    design_1_i/HUB75_driver_0/U0/o_rgb_0[1]_i_1_n_0
    SLICE_X54Y66         FDRE                                         r  design_1_i/HUB75_driver_0/U0/o_rgb_0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                    160.000   160.000 r  
    W5                                                0.000   160.000 r  clk (IN)
                         net (fo=0)                   0.000   160.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   161.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   162.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   155.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   156.914    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   157.005 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=528, routed)         1.435   158.439    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X54Y66         FDRE                                         r  design_1_i/HUB75_driver_0/U0/o_rgb_0_reg[1]/C
                         clock pessimism              0.576   159.015    
                         clock uncertainty           -0.130   158.885    
    SLICE_X54Y66         FDRE (Setup_fdre_C_D)        0.077   158.962    design_1_i/HUB75_driver_0/U0/o_rgb_0_reg[1]
  -------------------------------------------------------------------
                         required time                        158.962    
                         arrival time                          -9.802    
  -------------------------------------------------------------------
                         slack                                149.160    

Slack (MET) :             149.242ns  (required time - arrival time)
  Source:                 design_1_i/HUB75_driver_0/U0/r_col_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/HUB75_driver_0/U0/o_rgb_0_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            160.000ns  (clk_out2_design_1_clk_wiz_0 rise@160.000ns - clk_out2_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.689ns  (logic 3.374ns (31.564%)  route 7.315ns (68.436%))
  Logic Levels:           11  (CARRY4=3 LUT2=2 LUT5=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 158.439 - 160.000 ) 
    Source Clock Delay      (SCD):    -0.966ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=528, routed)         1.546    -0.966    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X55Y70         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_col_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y70         FDRE (Prop_fdre_C_Q)         0.456    -0.510 r  design_1_i/HUB75_driver_0/U0/r_col_count_reg[0]/Q
                         net (fo=12, routed)          1.102     0.592    design_1_i/HUB75_driver_0/U0/r_col_count_reg_n_0_[0]
    SLICE_X56Y69         LUT2 (Prop_lut2_I0_O)        0.124     0.716 r  design_1_i/HUB75_driver_0/U0/o_rgb_03_carry_i_2/O
                         net (fo=1, routed)           0.000     0.716    design_1_i/HUB75_driver_0/U0/o_rgb_03_carry_i_2_n_0
    SLICE_X56Y69         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     1.096 r  design_1_i/HUB75_driver_0/U0/o_rgb_03_carry/CO[3]
                         net (fo=1, routed)           0.000     1.096    design_1_i/HUB75_driver_0/U0/o_rgb_03_carry_n_0
    SLICE_X56Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.419 f  design_1_i/HUB75_driver_0/U0/o_rgb_03_carry__0/O[1]
                         net (fo=2, routed)           0.974     2.393    design_1_i/HUB75_driver_0/U0/o_rgb_03[5]
    SLICE_X57Y68         LUT6 (Prop_lut6_I5_O)        0.306     2.699 r  design_1_i/HUB75_driver_0/U0/o_rgb_01__5_carry__0_i_4/O
                         net (fo=2, routed)           0.530     3.229    design_1_i/HUB75_driver_0/U0/o_rgb_01__5_carry__0_i_4_n_0
    SLICE_X56Y68         LUT2 (Prop_lut2_I0_O)        0.124     3.353 r  design_1_i/HUB75_driver_0/U0/o_rgb_01__5_carry__0_i_2/O
                         net (fo=1, routed)           0.000     3.353    design_1_i/HUB75_driver_0/U0/o_rgb_01__5_carry__0_i_2_n_0
    SLICE_X56Y68         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     3.931 r  design_1_i/HUB75_driver_0/U0/o_rgb_01__5_carry__0/O[2]
                         net (fo=128, routed)         2.957     6.887    design_1_i/HUB75_driver_0/U0/o_rgb_01__5_carry__0_n_5
    SLICE_X49Y62         LUT5 (Prop_lut5_I3_O)        0.301     7.188 r  design_1_i/HUB75_driver_0/U0/o_rgb_0[2]_i_91/O
                         net (fo=1, routed)           0.000     7.188    design_1_i/HUB75_driver_0/U0/o_rgb_0[2]_i_91_n_0
    SLICE_X49Y62         MUXF7 (Prop_muxf7_I0_O)      0.238     7.426 r  design_1_i/HUB75_driver_0/U0/o_rgb_0_reg[2]_i_47/O
                         net (fo=1, routed)           0.000     7.426    design_1_i/HUB75_driver_0/U0/o_rgb_0_reg[2]_i_47_n_0
    SLICE_X49Y62         MUXF8 (Prop_muxf8_I0_O)      0.104     7.530 r  design_1_i/HUB75_driver_0/U0/o_rgb_0_reg[2]_i_17/O
                         net (fo=2, routed)           1.162     8.693    design_1_i/HUB75_driver_0/U0/o_rgb_0_reg[2]_i_17_n_0
    SLICE_X55Y65         LUT6 (Prop_lut6_I3_O)        0.316     9.009 r  design_1_i/HUB75_driver_0/U0/o_rgb_0[2]_i_5/O
                         net (fo=1, routed)           0.591     9.600    design_1_i/HUB75_driver_0/U0/o_rgb_0[2]_i_5_n_0
    SLICE_X54Y66         LUT6 (Prop_lut6_I3_O)        0.124     9.724 r  design_1_i/HUB75_driver_0/U0/o_rgb_0[2]_i_2/O
                         net (fo=1, routed)           0.000     9.724    design_1_i/HUB75_driver_0/U0/o_rgb_0[2]_i_2_n_0
    SLICE_X54Y66         FDRE                                         r  design_1_i/HUB75_driver_0/U0/o_rgb_0_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                    160.000   160.000 r  
    W5                                                0.000   160.000 r  clk (IN)
                         net (fo=0)                   0.000   160.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   161.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   162.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   155.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   156.914    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   157.005 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=528, routed)         1.435   158.439    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X54Y66         FDRE                                         r  design_1_i/HUB75_driver_0/U0/o_rgb_0_reg[2]/C
                         clock pessimism              0.576   159.015    
                         clock uncertainty           -0.130   158.885    
    SLICE_X54Y66         FDRE (Setup_fdre_C_D)        0.081   158.966    design_1_i/HUB75_driver_0/U0/o_rgb_0_reg[2]
  -------------------------------------------------------------------
                         required time                        158.966    
                         arrival time                          -9.724    
  -------------------------------------------------------------------
                         slack                                149.242    

Slack (MET) :             149.556ns  (required time - arrival time)
  Source:                 design_1_i/HUB75_driver_0/U0/r_col_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/HUB75_driver_0/U0/o_rgb_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            160.000ns  (clk_out2_design_1_clk_wiz_0 rise@160.000ns - clk_out2_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.359ns  (logic 3.374ns (32.572%)  route 6.985ns (67.428%))
  Logic Levels:           11  (CARRY4=3 LUT2=2 LUT5=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 158.440 - 160.000 ) 
    Source Clock Delay      (SCD):    -0.966ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=528, routed)         1.546    -0.966    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X55Y70         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_col_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y70         FDRE (Prop_fdre_C_Q)         0.456    -0.510 r  design_1_i/HUB75_driver_0/U0/r_col_count_reg[0]/Q
                         net (fo=12, routed)          1.102     0.592    design_1_i/HUB75_driver_0/U0/r_col_count_reg_n_0_[0]
    SLICE_X56Y69         LUT2 (Prop_lut2_I0_O)        0.124     0.716 r  design_1_i/HUB75_driver_0/U0/o_rgb_03_carry_i_2/O
                         net (fo=1, routed)           0.000     0.716    design_1_i/HUB75_driver_0/U0/o_rgb_03_carry_i_2_n_0
    SLICE_X56Y69         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     1.096 r  design_1_i/HUB75_driver_0/U0/o_rgb_03_carry/CO[3]
                         net (fo=1, routed)           0.000     1.096    design_1_i/HUB75_driver_0/U0/o_rgb_03_carry_n_0
    SLICE_X56Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.419 f  design_1_i/HUB75_driver_0/U0/o_rgb_03_carry__0/O[1]
                         net (fo=2, routed)           0.974     2.393    design_1_i/HUB75_driver_0/U0/o_rgb_03[5]
    SLICE_X57Y68         LUT6 (Prop_lut6_I5_O)        0.306     2.699 r  design_1_i/HUB75_driver_0/U0/o_rgb_01__5_carry__0_i_4/O
                         net (fo=2, routed)           0.530     3.229    design_1_i/HUB75_driver_0/U0/o_rgb_01__5_carry__0_i_4_n_0
    SLICE_X56Y68         LUT2 (Prop_lut2_I0_O)        0.124     3.353 r  design_1_i/HUB75_driver_0/U0/o_rgb_01__5_carry__0_i_2/O
                         net (fo=1, routed)           0.000     3.353    design_1_i/HUB75_driver_0/U0/o_rgb_01__5_carry__0_i_2_n_0
    SLICE_X56Y68         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     3.931 r  design_1_i/HUB75_driver_0/U0/o_rgb_01__5_carry__0/O[2]
                         net (fo=128, routed)         2.999     6.930    design_1_i/HUB75_driver_0/U0/o_rgb_01__5_carry__0_n_5
    SLICE_X50Y61         LUT5 (Prop_lut5_I3_O)        0.301     7.231 r  design_1_i/HUB75_driver_0/U0/o_rgb_1[2]_i_102/O
                         net (fo=1, routed)           0.000     7.231    design_1_i/HUB75_driver_0/U0/o_rgb_1[2]_i_102_n_0
    SLICE_X50Y61         MUXF7 (Prop_muxf7_I0_O)      0.241     7.472 r  design_1_i/HUB75_driver_0/U0/o_rgb_1_reg[2]_i_52/O
                         net (fo=1, routed)           0.000     7.472    design_1_i/HUB75_driver_0/U0/o_rgb_1_reg[2]_i_52_n_0
    SLICE_X50Y61         MUXF8 (Prop_muxf8_I0_O)      0.098     7.570 r  design_1_i/HUB75_driver_0/U0/o_rgb_1_reg[2]_i_19/O
                         net (fo=1, routed)           0.632     8.202    design_1_i/HUB75_driver_0/U0/o_rgb_1_reg[2]_i_19_n_0
    SLICE_X53Y64         LUT6 (Prop_lut6_I1_O)        0.319     8.521 r  design_1_i/HUB75_driver_0/U0/o_rgb_1[2]_i_5/O
                         net (fo=3, routed)           0.748     9.269    design_1_i/HUB75_driver_0/U0/o_rgb_1[2]_i_5_n_0
    SLICE_X56Y66         LUT6 (Prop_lut6_I3_O)        0.124     9.393 r  design_1_i/HUB75_driver_0/U0/o_rgb_1[0]_i_1/O
                         net (fo=1, routed)           0.000     9.393    design_1_i/HUB75_driver_0/U0/o_rgb_1[0]_i_1_n_0
    SLICE_X56Y66         FDRE                                         r  design_1_i/HUB75_driver_0/U0/o_rgb_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                    160.000   160.000 r  
    W5                                                0.000   160.000 r  clk (IN)
                         net (fo=0)                   0.000   160.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   161.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   162.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   155.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   156.914    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   157.005 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=528, routed)         1.436   158.440    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X56Y66         FDRE                                         r  design_1_i/HUB75_driver_0/U0/o_rgb_1_reg[0]/C
                         clock pessimism              0.562   159.002    
                         clock uncertainty           -0.130   158.872    
    SLICE_X56Y66         FDRE (Setup_fdre_C_D)        0.077   158.949    design_1_i/HUB75_driver_0/U0/o_rgb_1_reg[0]
  -------------------------------------------------------------------
                         required time                        158.949    
                         arrival time                          -9.393    
  -------------------------------------------------------------------
                         slack                                149.556    

Slack (MET) :             151.132ns  (required time - arrival time)
  Source:                 design_1_i/Frame_Clock_Divider_0/U0/counter_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/HUB75_driver_0/U0/r_bottom_half_row_reg[55]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            160.000ns  (clk_out2_design_1_clk_wiz_0 rise@160.000ns - clk_out2_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.237ns  (logic 1.042ns (12.651%)  route 7.195ns (87.349%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 158.444 - 160.000 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=528, routed)         1.612    -0.900    design_1_i/Frame_Clock_Divider_0/U0/i_clk
    SLICE_X64Y78         FDRE                                         r  design_1_i/Frame_Clock_Divider_0/U0/counter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y78         FDRE (Prop_fdre_C_Q)         0.518    -0.382 f  design_1_i/Frame_Clock_Divider_0/U0/counter_reg[27]/Q
                         net (fo=4, routed)           1.070     0.688    design_1_i/Frame_Clock_Divider_0/U0/counter_reg[27]
    SLICE_X63Y77         LUT6 (Prop_lut6_I2_O)        0.124     0.812 r  design_1_i/Frame_Clock_Divider_0/U0/o_clk_en_INST_0_i_6/O
                         net (fo=1, routed)           0.433     1.245    design_1_i/Frame_Clock_Divider_0/U0/o_clk_en_INST_0_i_6_n_0
    SLICE_X63Y77         LUT6 (Prop_lut6_I4_O)        0.124     1.369 r  design_1_i/Frame_Clock_Divider_0/U0/o_clk_en_INST_0_i_1/O
                         net (fo=1, routed)           0.797     2.166    design_1_i/Frame_Clock_Divider_0/U0/o_clk_en_INST_0_i_1_n_0
    SLICE_X63Y76         LUT4 (Prop_lut4_I0_O)        0.124     2.290 r  design_1_i/Frame_Clock_Divider_0/U0/o_clk_en_INST_0/O
                         net (fo=23, routed)          1.719     4.009    design_1_i/HUB75_driver_0/U0/i_clk_enable
    SLICE_X57Y72         LUT4 (Prop_lut4_I2_O)        0.152     4.161 r  design_1_i/HUB75_driver_0/U0/r_top_half_row[191]_i_1/O
                         net (fo=384, routed)         3.176     7.337    design_1_i/HUB75_driver_0/U0/r_top_half_row[191]_i_1_n_0
    SLICE_X49Y58         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_bottom_half_row_reg[55]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                    160.000   160.000 r  
    W5                                                0.000   160.000 r  clk (IN)
                         net (fo=0)                   0.000   160.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   161.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   162.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   155.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   156.914    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   157.005 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=528, routed)         1.440   158.444    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X49Y58         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_bottom_half_row_reg[55]/C
                         clock pessimism              0.562   159.006    
                         clock uncertainty           -0.130   158.876    
    SLICE_X49Y58         FDRE (Setup_fdre_C_CE)      -0.407   158.469    design_1_i/HUB75_driver_0/U0/r_bottom_half_row_reg[55]
  -------------------------------------------------------------------
                         required time                        158.469    
                         arrival time                          -7.337    
  -------------------------------------------------------------------
                         slack                                151.132    

Slack (MET) :             151.132ns  (required time - arrival time)
  Source:                 design_1_i/Frame_Clock_Divider_0/U0/counter_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/HUB75_driver_0/U0/r_bottom_half_row_reg[59]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            160.000ns  (clk_out2_design_1_clk_wiz_0 rise@160.000ns - clk_out2_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.237ns  (logic 1.042ns (12.651%)  route 7.195ns (87.349%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 158.444 - 160.000 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=528, routed)         1.612    -0.900    design_1_i/Frame_Clock_Divider_0/U0/i_clk
    SLICE_X64Y78         FDRE                                         r  design_1_i/Frame_Clock_Divider_0/U0/counter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y78         FDRE (Prop_fdre_C_Q)         0.518    -0.382 f  design_1_i/Frame_Clock_Divider_0/U0/counter_reg[27]/Q
                         net (fo=4, routed)           1.070     0.688    design_1_i/Frame_Clock_Divider_0/U0/counter_reg[27]
    SLICE_X63Y77         LUT6 (Prop_lut6_I2_O)        0.124     0.812 r  design_1_i/Frame_Clock_Divider_0/U0/o_clk_en_INST_0_i_6/O
                         net (fo=1, routed)           0.433     1.245    design_1_i/Frame_Clock_Divider_0/U0/o_clk_en_INST_0_i_6_n_0
    SLICE_X63Y77         LUT6 (Prop_lut6_I4_O)        0.124     1.369 r  design_1_i/Frame_Clock_Divider_0/U0/o_clk_en_INST_0_i_1/O
                         net (fo=1, routed)           0.797     2.166    design_1_i/Frame_Clock_Divider_0/U0/o_clk_en_INST_0_i_1_n_0
    SLICE_X63Y76         LUT4 (Prop_lut4_I0_O)        0.124     2.290 r  design_1_i/Frame_Clock_Divider_0/U0/o_clk_en_INST_0/O
                         net (fo=23, routed)          1.719     4.009    design_1_i/HUB75_driver_0/U0/i_clk_enable
    SLICE_X57Y72         LUT4 (Prop_lut4_I2_O)        0.152     4.161 r  design_1_i/HUB75_driver_0/U0/r_top_half_row[191]_i_1/O
                         net (fo=384, routed)         3.176     7.337    design_1_i/HUB75_driver_0/U0/r_top_half_row[191]_i_1_n_0
    SLICE_X49Y58         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_bottom_half_row_reg[59]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                    160.000   160.000 r  
    W5                                                0.000   160.000 r  clk (IN)
                         net (fo=0)                   0.000   160.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   161.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   162.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   155.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   156.914    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   157.005 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=528, routed)         1.440   158.444    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X49Y58         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_bottom_half_row_reg[59]/C
                         clock pessimism              0.562   159.006    
                         clock uncertainty           -0.130   158.876    
    SLICE_X49Y58         FDRE (Setup_fdre_C_CE)      -0.407   158.469    design_1_i/HUB75_driver_0/U0/r_bottom_half_row_reg[59]
  -------------------------------------------------------------------
                         required time                        158.469    
                         arrival time                          -7.337    
  -------------------------------------------------------------------
                         slack                                151.132    

Slack (MET) :             151.132ns  (required time - arrival time)
  Source:                 design_1_i/Frame_Clock_Divider_0/U0/counter_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/HUB75_driver_0/U0/r_bottom_half_row_reg[61]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            160.000ns  (clk_out2_design_1_clk_wiz_0 rise@160.000ns - clk_out2_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.237ns  (logic 1.042ns (12.651%)  route 7.195ns (87.349%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 158.444 - 160.000 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=528, routed)         1.612    -0.900    design_1_i/Frame_Clock_Divider_0/U0/i_clk
    SLICE_X64Y78         FDRE                                         r  design_1_i/Frame_Clock_Divider_0/U0/counter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y78         FDRE (Prop_fdre_C_Q)         0.518    -0.382 f  design_1_i/Frame_Clock_Divider_0/U0/counter_reg[27]/Q
                         net (fo=4, routed)           1.070     0.688    design_1_i/Frame_Clock_Divider_0/U0/counter_reg[27]
    SLICE_X63Y77         LUT6 (Prop_lut6_I2_O)        0.124     0.812 r  design_1_i/Frame_Clock_Divider_0/U0/o_clk_en_INST_0_i_6/O
                         net (fo=1, routed)           0.433     1.245    design_1_i/Frame_Clock_Divider_0/U0/o_clk_en_INST_0_i_6_n_0
    SLICE_X63Y77         LUT6 (Prop_lut6_I4_O)        0.124     1.369 r  design_1_i/Frame_Clock_Divider_0/U0/o_clk_en_INST_0_i_1/O
                         net (fo=1, routed)           0.797     2.166    design_1_i/Frame_Clock_Divider_0/U0/o_clk_en_INST_0_i_1_n_0
    SLICE_X63Y76         LUT4 (Prop_lut4_I0_O)        0.124     2.290 r  design_1_i/Frame_Clock_Divider_0/U0/o_clk_en_INST_0/O
                         net (fo=23, routed)          1.719     4.009    design_1_i/HUB75_driver_0/U0/i_clk_enable
    SLICE_X57Y72         LUT4 (Prop_lut4_I2_O)        0.152     4.161 r  design_1_i/HUB75_driver_0/U0/r_top_half_row[191]_i_1/O
                         net (fo=384, routed)         3.176     7.337    design_1_i/HUB75_driver_0/U0/r_top_half_row[191]_i_1_n_0
    SLICE_X48Y58         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_bottom_half_row_reg[61]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                    160.000   160.000 r  
    W5                                                0.000   160.000 r  clk (IN)
                         net (fo=0)                   0.000   160.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   161.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   162.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   155.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   156.914    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   157.005 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=528, routed)         1.440   158.444    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X48Y58         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_bottom_half_row_reg[61]/C
                         clock pessimism              0.562   159.006    
                         clock uncertainty           -0.130   158.876    
    SLICE_X48Y58         FDRE (Setup_fdre_C_CE)      -0.407   158.469    design_1_i/HUB75_driver_0/U0/r_bottom_half_row_reg[61]
  -------------------------------------------------------------------
                         required time                        158.469    
                         arrival time                          -7.337    
  -------------------------------------------------------------------
                         slack                                151.132    

Slack (MET) :             151.132ns  (required time - arrival time)
  Source:                 design_1_i/Frame_Clock_Divider_0/U0/counter_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/HUB75_driver_0/U0/r_bottom_half_row_reg[77]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            160.000ns  (clk_out2_design_1_clk_wiz_0 rise@160.000ns - clk_out2_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.237ns  (logic 1.042ns (12.651%)  route 7.195ns (87.349%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 158.444 - 160.000 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=528, routed)         1.612    -0.900    design_1_i/Frame_Clock_Divider_0/U0/i_clk
    SLICE_X64Y78         FDRE                                         r  design_1_i/Frame_Clock_Divider_0/U0/counter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y78         FDRE (Prop_fdre_C_Q)         0.518    -0.382 f  design_1_i/Frame_Clock_Divider_0/U0/counter_reg[27]/Q
                         net (fo=4, routed)           1.070     0.688    design_1_i/Frame_Clock_Divider_0/U0/counter_reg[27]
    SLICE_X63Y77         LUT6 (Prop_lut6_I2_O)        0.124     0.812 r  design_1_i/Frame_Clock_Divider_0/U0/o_clk_en_INST_0_i_6/O
                         net (fo=1, routed)           0.433     1.245    design_1_i/Frame_Clock_Divider_0/U0/o_clk_en_INST_0_i_6_n_0
    SLICE_X63Y77         LUT6 (Prop_lut6_I4_O)        0.124     1.369 r  design_1_i/Frame_Clock_Divider_0/U0/o_clk_en_INST_0_i_1/O
                         net (fo=1, routed)           0.797     2.166    design_1_i/Frame_Clock_Divider_0/U0/o_clk_en_INST_0_i_1_n_0
    SLICE_X63Y76         LUT4 (Prop_lut4_I0_O)        0.124     2.290 r  design_1_i/Frame_Clock_Divider_0/U0/o_clk_en_INST_0/O
                         net (fo=23, routed)          1.719     4.009    design_1_i/HUB75_driver_0/U0/i_clk_enable
    SLICE_X57Y72         LUT4 (Prop_lut4_I2_O)        0.152     4.161 r  design_1_i/HUB75_driver_0/U0/r_top_half_row[191]_i_1/O
                         net (fo=384, routed)         3.176     7.337    design_1_i/HUB75_driver_0/U0/r_top_half_row[191]_i_1_n_0
    SLICE_X49Y58         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_bottom_half_row_reg[77]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                    160.000   160.000 r  
    W5                                                0.000   160.000 r  clk (IN)
                         net (fo=0)                   0.000   160.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   161.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   162.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   155.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   156.914    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   157.005 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=528, routed)         1.440   158.444    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X49Y58         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_bottom_half_row_reg[77]/C
                         clock pessimism              0.562   159.006    
                         clock uncertainty           -0.130   158.876    
    SLICE_X49Y58         FDRE (Setup_fdre_C_CE)      -0.407   158.469    design_1_i/HUB75_driver_0/U0/r_bottom_half_row_reg[77]
  -------------------------------------------------------------------
                         required time                        158.469    
                         arrival time                          -7.337    
  -------------------------------------------------------------------
                         slack                                151.132    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 design_1_i/HUB75_driver_0/U0/FSM_onehot_r_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/HUB75_driver_0/U0/FSM_onehot_r_state_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.141ns (50.177%)  route 0.140ns (49.823%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=528, routed)         0.556    -0.625    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X57Y72         FDRE                                         r  design_1_i/HUB75_driver_0/U0/FSM_onehot_r_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y72         FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  design_1_i/HUB75_driver_0/U0/FSM_onehot_r_state_reg[4]/Q
                         net (fo=4, routed)           0.140    -0.344    design_1_i/HUB75_driver_0/U0/r_row_count
    SLICE_X56Y72         FDSE                                         r  design_1_i/HUB75_driver_0/U0/FSM_onehot_r_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=528, routed)         0.821    -0.868    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X56Y72         FDSE                                         r  design_1_i/HUB75_driver_0/U0/FSM_onehot_r_state_reg[0]/C
                         clock pessimism              0.256    -0.612    
    SLICE_X56Y72         FDSE (Hold_fdse_C_D)         0.059    -0.553    design_1_i/HUB75_driver_0/U0/FSM_onehot_r_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.553    
                         arrival time                          -0.344    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 design_1_i/HUB75_driver_0/U0/r_col_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/HUB75_driver_0/U0/r_col_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.186ns (53.472%)  route 0.162ns (46.528%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=528, routed)         0.555    -0.626    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X55Y70         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_col_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.485 r  design_1_i/HUB75_driver_0/U0/r_col_count_reg[2]/Q
                         net (fo=11, routed)          0.162    -0.323    design_1_i/HUB75_driver_0/U0/r_col_count_reg_n_0_[2]
    SLICE_X57Y69         LUT6 (Prop_lut6_I3_O)        0.045    -0.278 r  design_1_i/HUB75_driver_0/U0/r_col_count[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.278    design_1_i/HUB75_driver_0/U0/r_col_count[5]_i_1_n_0
    SLICE_X57Y69         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_col_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=528, routed)         0.824    -0.865    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X57Y69         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_col_count_reg[5]/C
                         clock pessimism              0.275    -0.590    
    SLICE_X57Y69         FDRE (Hold_fdre_C_D)         0.092    -0.498    design_1_i/HUB75_driver_0/U0/r_col_count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.498    
                         arrival time                          -0.278    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.955%)  route 0.241ns (63.045%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.819ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=528, routed)         0.559    -0.622    <hidden>
    SLICE_X57Y68         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y68         FDCE (Prop_fdce_C_Q)         0.141    -0.481 r  <hidden>
                         net (fo=12, routed)          0.241    -0.241    <hidden>
    RAMB36_X2Y13         RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=528, routed)         0.870    -0.819    <hidden>
    RAMB36_X2Y13         RAMB36E1                                     r  <hidden>
                         clock pessimism              0.256    -0.564    
    RAMB36_X2Y13         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ENBWREN)
                                                      0.096    -0.468    <hidden>
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.955%)  route 0.241ns (63.045%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=528, routed)         0.559    -0.622    <hidden>
    SLICE_X57Y68         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y68         FDCE (Prop_fdce_C_Q)         0.141    -0.481 r  <hidden>
                         net (fo=12, routed)          0.241    -0.241    <hidden>
    RAMB36_X2Y13         RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=528, routed)         0.868    -0.821    <hidden>
    RAMB36_X2Y13         RAMB36E1                                     r  <hidden>
                         clock pessimism              0.256    -0.566    
    RAMB36_X2Y13         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ENARDEN)
                                                      0.096    -0.470    <hidden>
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 design_1_i/HUB75_driver_0/U0/r_col_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/HUB75_driver_0/U0/r_col_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.189ns (50.561%)  route 0.185ns (49.439%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=528, routed)         0.555    -0.626    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X55Y70         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_col_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.485 r  design_1_i/HUB75_driver_0/U0/r_col_count_reg[1]/Q
                         net (fo=11, routed)          0.185    -0.300    design_1_i/HUB75_driver_0/U0/r_col_count_reg_n_0_[1]
    SLICE_X57Y69         LUT5 (Prop_lut5_I2_O)        0.048    -0.252 r  design_1_i/HUB75_driver_0/U0/r_col_count[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.252    design_1_i/HUB75_driver_0/U0/r_col_count[4]_i_1_n_0
    SLICE_X57Y69         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_col_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=528, routed)         0.824    -0.865    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X57Y69         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_col_count_reg[4]/C
                         clock pessimism              0.275    -0.590    
    SLICE_X57Y69         FDRE (Hold_fdre_C_D)         0.107    -0.483    design_1_i/HUB75_driver_0/U0/r_col_count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.483    
                         arrival time                          -0.252    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 design_1_i/HUB75_driver_0/U0/FSM_onehot_r_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/HUB75_driver_0/U0/r_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.173%)  route 0.157ns (45.827%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=528, routed)         0.556    -0.625    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X57Y72         FDRE                                         r  design_1_i/HUB75_driver_0/U0/FSM_onehot_r_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y72         FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  design_1_i/HUB75_driver_0/U0/FSM_onehot_r_state_reg[1]/Q
                         net (fo=6, routed)           0.157    -0.327    design_1_i/HUB75_driver_0/U0/r_clk
    SLICE_X57Y71         LUT4 (Prop_lut4_I0_O)        0.045    -0.282 r  design_1_i/HUB75_driver_0/U0/r_clk_i_1/O
                         net (fo=1, routed)           0.000    -0.282    design_1_i/HUB75_driver_0/U0/r_clk_i_1_n_0
    SLICE_X57Y71         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=528, routed)         0.822    -0.867    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X57Y71         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_clk_reg/C
                         clock pessimism              0.256    -0.611    
    SLICE_X57Y71         FDRE (Hold_fdre_C_D)         0.091    -0.520    design_1_i/HUB75_driver_0/U0/r_clk_reg
  -------------------------------------------------------------------
                         required time                          0.520    
                         arrival time                          -0.282    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 design_1_i/HUB75_driver_0/U0/r_col_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/HUB75_driver_0/U0/r_col_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.161%)  route 0.185ns (49.839%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=528, routed)         0.555    -0.626    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X55Y70         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_col_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.485 r  design_1_i/HUB75_driver_0/U0/r_col_count_reg[1]/Q
                         net (fo=11, routed)          0.185    -0.300    design_1_i/HUB75_driver_0/U0/r_col_count_reg_n_0_[1]
    SLICE_X57Y69         LUT4 (Prop_lut4_I0_O)        0.045    -0.255 r  design_1_i/HUB75_driver_0/U0/r_col_count[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.255    design_1_i/HUB75_driver_0/U0/r_col_count[3]_i_1_n_0
    SLICE_X57Y69         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_col_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=528, routed)         0.824    -0.865    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X57Y69         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_col_count_reg[3]/C
                         clock pessimism              0.275    -0.590    
    SLICE_X57Y69         FDRE (Hold_fdre_C_D)         0.091    -0.499    design_1_i/HUB75_driver_0/U0/r_col_count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.499    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 design_1_i/HUB75_driver_0/U0/r_col_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/HUB75_driver_0/U0/r_col_count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.557%)  route 0.155ns (45.443%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=528, routed)         0.557    -0.624    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X57Y70         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_col_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  design_1_i/HUB75_driver_0/U0/r_col_count_reg[6]/Q
                         net (fo=5, routed)           0.155    -0.328    design_1_i/HUB75_driver_0/U0/r_col_count_reg_n_0_[6]
    SLICE_X57Y70         LUT3 (Prop_lut3_I1_O)        0.045    -0.283 r  design_1_i/HUB75_driver_0/U0/r_col_count[7]_i_3/O
                         net (fo=1, routed)           0.000    -0.283    design_1_i/HUB75_driver_0/U0/r_col_count[7]_i_3_n_0
    SLICE_X57Y70         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_col_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=528, routed)         0.823    -0.866    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X57Y70         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_col_count_reg[7]/C
                         clock pessimism              0.242    -0.624    
    SLICE_X57Y70         FDRE (Hold_fdre_C_D)         0.092    -0.532    design_1_i/HUB75_driver_0/U0/r_col_count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.532    
                         arrival time                          -0.283    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 design_1_i/HUB75_driver_0/U0/r_row_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/HUB75_driver_0/U0/r_row_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.184ns (50.355%)  route 0.181ns (49.645%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=528, routed)         0.584    -0.597    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X59Y69         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_row_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  design_1_i/HUB75_driver_0/U0/r_row_count_reg[1]/Q
                         net (fo=5, routed)           0.181    -0.275    design_1_i/HUB75_driver_0/U0/o_read_addr_top0[1]
    SLICE_X59Y69         LUT4 (Prop_lut4_I3_O)        0.043    -0.232 r  design_1_i/HUB75_driver_0/U0/r_row_count[3]_i_2/O
                         net (fo=1, routed)           0.000    -0.232    design_1_i/HUB75_driver_0/U0/r_row_count[3]_i_2_n_0
    SLICE_X59Y69         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_row_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=528, routed)         0.851    -0.838    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X59Y69         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_row_count_reg[3]/C
                         clock pessimism              0.241    -0.597    
    SLICE_X59Y69         FDRE (Hold_fdre_C_D)         0.107    -0.490    design_1_i/HUB75_driver_0/U0/r_row_count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 design_1_i/HUB75_driver_0/U0/r_row_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/HUB75_driver_0/U0/r_bitplane_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.186ns (47.185%)  route 0.208ns (52.815%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=528, routed)         0.584    -0.597    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X59Y69         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_row_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  design_1_i/HUB75_driver_0/U0/r_row_count_reg[2]/Q
                         net (fo=4, routed)           0.208    -0.248    design_1_i/HUB75_driver_0/U0/o_read_addr_top0[2]
    SLICE_X60Y70         LUT6 (Prop_lut6_I2_O)        0.045    -0.203 r  design_1_i/HUB75_driver_0/U0/r_bitplane_count[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.203    design_1_i/HUB75_driver_0/U0/r_bitplane_count[0]_i_1_n_0
    SLICE_X60Y70         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_bitplane_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=528, routed)         0.850    -0.839    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X60Y70         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_bitplane_count_reg[0]/C
                         clock pessimism              0.255    -0.584    
    SLICE_X60Y70         FDRE (Hold_fdre_C_D)         0.120    -0.464    design_1_i/HUB75_driver_0/U0/r_bitplane_count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.203    
  -------------------------------------------------------------------
                         slack                                  0.261    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_design_1_clk_wiz_0
Waveform(ns):       { 0.000 80.000 }
Period(ns):         160.000
Sources:            { design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         160.000     157.424    RAMB18_X2Y22     <hidden>
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         160.000     157.424    RAMB18_X2Y22     <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         160.000     157.424    RAMB36_X1Y12     <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         160.000     157.424    RAMB36_X1Y12     <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         160.000     157.424    RAMB36_X1Y11     <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         160.000     157.424    RAMB36_X1Y11     <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         160.000     157.424    RAMB36_X1Y13     <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         160.000     157.424    RAMB36_X1Y13     <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         160.000     157.424    RAMB36_X2Y12     <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         160.000     157.424    RAMB36_X2Y12     <hidden>
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       160.000     53.360     MMCME2_ADV_X1Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X64Y72     design_1_i/Frame_Clock_Divider_0/U0/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X64Y72     design_1_i/Frame_Clock_Divider_0/U0/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X64Y74     design_1_i/Frame_Clock_Divider_0/U0/counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X64Y74     design_1_i/Frame_Clock_Divider_0/U0/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X64Y74     design_1_i/Frame_Clock_Divider_0/U0/counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X64Y74     design_1_i/Frame_Clock_Divider_0/U0/counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X64Y75     design_1_i/Frame_Clock_Divider_0/U0/counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X64Y75     design_1_i/Frame_Clock_Divider_0/U0/counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X64Y75     design_1_i/Frame_Clock_Divider_0/U0/counter_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X64Y75     design_1_i/Frame_Clock_Divider_0/U0/counter_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X64Y72     design_1_i/Frame_Clock_Divider_0/U0/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X64Y72     design_1_i/Frame_Clock_Divider_0/U0/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X64Y74     design_1_i/Frame_Clock_Divider_0/U0/counter_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X64Y74     design_1_i/Frame_Clock_Divider_0/U0/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X64Y74     design_1_i/Frame_Clock_Divider_0/U0/counter_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X64Y74     design_1_i/Frame_Clock_Divider_0/U0/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X64Y75     design_1_i/Frame_Clock_Divider_0/U0/counter_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X64Y75     design_1_i/Frame_Clock_Divider_0/U0/counter_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X64Y75     design_1_i/Frame_Clock_Divider_0/U0/counter_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X64Y75     design_1_i/Frame_Clock_Divider_0/U0/counter_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0
  To Clock:  clkfbout_design_1_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    design_1_i/clk_wiz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_1
  To Clock:  clk_out1_design_1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        5.302ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.302ns  (required time - arrival time)
  Source:                 design_1_i/UART_RX_0/U0/r_Clk_Count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/UART_RX_0/U0/r_Clk_Count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.073ns  (logic 1.200ns (29.462%)  route 2.873ns (70.538%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 8.508 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         1.617    -0.895    design_1_i/UART_RX_0/U0/i_Clk
    SLICE_X3Y82          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y82          FDRE (Prop_fdre_C_Q)         0.419    -0.476 r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[3]/Q
                         net (fo=8, routed)           0.865     0.389    design_1_i/UART_RX_0/U0/r_Clk_Count_reg_n_0_[3]
    SLICE_X3Y84          LUT6 (Prop_lut6_I4_O)        0.299     0.688 r  design_1_i/UART_RX_0/U0/r_RX_DV_i_3/O
                         net (fo=4, routed)           0.736     1.424    design_1_i/UART_RX_0/U0/r_RX_DV_i_3_n_0
    SLICE_X3Y83          LUT5 (Prop_lut5_I4_O)        0.150     1.574 f  design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_6/O
                         net (fo=1, routed)           0.595     2.169    design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_6_n_0
    SLICE_X3Y84          LUT6 (Prop_lut6_I5_O)        0.332     2.501 r  design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_1/O
                         net (fo=4, routed)           0.677     3.178    design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_1_n_0
    SLICE_X2Y85          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         1.504     8.508    design_1_i/UART_RX_0/U0/i_Clk
    SLICE_X2Y85          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[7]/C
                         clock pessimism              0.576     9.084    
                         clock uncertainty           -0.080     9.005    
    SLICE_X2Y85          FDRE (Setup_fdre_C_R)       -0.524     8.481    design_1_i/UART_RX_0/U0/r_Clk_Count_reg[7]
  -------------------------------------------------------------------
                         required time                          8.481    
                         arrival time                          -3.178    
  -------------------------------------------------------------------
                         slack                                  5.302    

Slack (MET) :             5.302ns  (required time - arrival time)
  Source:                 design_1_i/UART_RX_0/U0/r_Clk_Count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/UART_RX_0/U0/r_Clk_Count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.073ns  (logic 1.200ns (29.462%)  route 2.873ns (70.538%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 8.508 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         1.617    -0.895    design_1_i/UART_RX_0/U0/i_Clk
    SLICE_X3Y82          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y82          FDRE (Prop_fdre_C_Q)         0.419    -0.476 r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[3]/Q
                         net (fo=8, routed)           0.865     0.389    design_1_i/UART_RX_0/U0/r_Clk_Count_reg_n_0_[3]
    SLICE_X3Y84          LUT6 (Prop_lut6_I4_O)        0.299     0.688 r  design_1_i/UART_RX_0/U0/r_RX_DV_i_3/O
                         net (fo=4, routed)           0.736     1.424    design_1_i/UART_RX_0/U0/r_RX_DV_i_3_n_0
    SLICE_X3Y83          LUT5 (Prop_lut5_I4_O)        0.150     1.574 f  design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_6/O
                         net (fo=1, routed)           0.595     2.169    design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_6_n_0
    SLICE_X3Y84          LUT6 (Prop_lut6_I5_O)        0.332     2.501 r  design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_1/O
                         net (fo=4, routed)           0.677     3.178    design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_1_n_0
    SLICE_X2Y85          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         1.504     8.508    design_1_i/UART_RX_0/U0/i_Clk
    SLICE_X2Y85          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[8]/C
                         clock pessimism              0.576     9.084    
                         clock uncertainty           -0.080     9.005    
    SLICE_X2Y85          FDRE (Setup_fdre_C_R)       -0.524     8.481    design_1_i/UART_RX_0/U0/r_Clk_Count_reg[8]
  -------------------------------------------------------------------
                         required time                          8.481    
                         arrival time                          -3.178    
  -------------------------------------------------------------------
                         slack                                  5.302    

Slack (MET) :             5.302ns  (required time - arrival time)
  Source:                 design_1_i/UART_RX_0/U0/r_Clk_Count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/UART_RX_0/U0/r_Clk_Count_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.073ns  (logic 1.200ns (29.462%)  route 2.873ns (70.538%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 8.508 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         1.617    -0.895    design_1_i/UART_RX_0/U0/i_Clk
    SLICE_X3Y82          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y82          FDRE (Prop_fdre_C_Q)         0.419    -0.476 r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[3]/Q
                         net (fo=8, routed)           0.865     0.389    design_1_i/UART_RX_0/U0/r_Clk_Count_reg_n_0_[3]
    SLICE_X3Y84          LUT6 (Prop_lut6_I4_O)        0.299     0.688 r  design_1_i/UART_RX_0/U0/r_RX_DV_i_3/O
                         net (fo=4, routed)           0.736     1.424    design_1_i/UART_RX_0/U0/r_RX_DV_i_3_n_0
    SLICE_X3Y83          LUT5 (Prop_lut5_I4_O)        0.150     1.574 f  design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_6/O
                         net (fo=1, routed)           0.595     2.169    design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_6_n_0
    SLICE_X3Y84          LUT6 (Prop_lut6_I5_O)        0.332     2.501 r  design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_1/O
                         net (fo=4, routed)           0.677     3.178    design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_1_n_0
    SLICE_X2Y85          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         1.504     8.508    design_1_i/UART_RX_0/U0/i_Clk
    SLICE_X2Y85          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[9]/C
                         clock pessimism              0.576     9.084    
                         clock uncertainty           -0.080     9.005    
    SLICE_X2Y85          FDRE (Setup_fdre_C_R)       -0.524     8.481    design_1_i/UART_RX_0/U0/r_Clk_Count_reg[9]
  -------------------------------------------------------------------
                         required time                          8.481    
                         arrival time                          -3.178    
  -------------------------------------------------------------------
                         slack                                  5.302    

Slack (MET) :             5.441ns  (required time - arrival time)
  Source:                 design_1_i/UART_RX_0/U0/r_Clk_Count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/UART_RX_0/U0/r_Clk_Count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.933ns  (logic 1.200ns (30.509%)  route 2.733ns (69.491%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 8.507 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         1.617    -0.895    design_1_i/UART_RX_0/U0/i_Clk
    SLICE_X3Y82          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y82          FDRE (Prop_fdre_C_Q)         0.419    -0.476 r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[3]/Q
                         net (fo=8, routed)           0.865     0.389    design_1_i/UART_RX_0/U0/r_Clk_Count_reg_n_0_[3]
    SLICE_X3Y84          LUT6 (Prop_lut6_I4_O)        0.299     0.688 r  design_1_i/UART_RX_0/U0/r_RX_DV_i_3/O
                         net (fo=4, routed)           0.736     1.424    design_1_i/UART_RX_0/U0/r_RX_DV_i_3_n_0
    SLICE_X3Y83          LUT5 (Prop_lut5_I4_O)        0.150     1.574 f  design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_6/O
                         net (fo=1, routed)           0.595     2.169    design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_6_n_0
    SLICE_X3Y84          LUT6 (Prop_lut6_I5_O)        0.332     2.501 r  design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_1/O
                         net (fo=4, routed)           0.537     3.038    design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_1_n_0
    SLICE_X2Y84          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         1.503     8.507    design_1_i/UART_RX_0/U0/i_Clk
    SLICE_X2Y84          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[5]/C
                         clock pessimism              0.576     9.083    
                         clock uncertainty           -0.080     9.004    
    SLICE_X2Y84          FDRE (Setup_fdre_C_R)       -0.524     8.480    design_1_i/UART_RX_0/U0/r_Clk_Count_reg[5]
  -------------------------------------------------------------------
                         required time                          8.480    
                         arrival time                          -3.038    
  -------------------------------------------------------------------
                         slack                                  5.441    

Slack (MET) :             5.628ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.034ns  (logic 1.865ns (46.237%)  route 2.169ns (53.763%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 8.502 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         1.614    -0.898    <hidden>
    SLICE_X2Y80          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y80          FDRE (Prop_fdre_C_Q)         0.518    -0.380 r  <hidden>
                         net (fo=6, routed)           0.984     0.604    <hidden>
    SLICE_X1Y78          LUT4 (Prop_lut4_I3_O)        0.124     0.728 r  <hidden>
                         net (fo=1, routed)           0.000     0.728    <hidden>
    SLICE_X1Y78          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.278 r  <hidden>
                         net (fo=1, routed)           0.000     1.278    <hidden>
    SLICE_X1Y79          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.549 r  <hidden>
                         net (fo=1, routed)           0.602     2.151    <hidden>
    SLICE_X2Y80          LUT5 (Prop_lut5_I1_O)        0.402     2.553 r  <hidden>
                         net (fo=2, routed)           0.583     3.136    <hidden>
    SLICE_X2Y79          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         1.498     8.502    <hidden>
    SLICE_X2Y79          FDRE                                         r  <hidden>
                         clock pessimism              0.576     9.078    
                         clock uncertainty           -0.080     8.999    
    SLICE_X2Y79          FDRE (Setup_fdre_C_D)       -0.235     8.764    <hidden>
  -------------------------------------------------------------------
                         required time                          8.764    
                         arrival time                          -3.136    
  -------------------------------------------------------------------
                         slack                                  5.628    

Slack (MET) :             5.817ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.844ns  (logic 1.865ns (48.513%)  route 1.979ns (51.487%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 8.502 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         1.614    -0.898    <hidden>
    SLICE_X2Y80          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y80          FDRE (Prop_fdre_C_Q)         0.518    -0.380 r  <hidden>
                         net (fo=6, routed)           0.984     0.604    <hidden>
    SLICE_X1Y78          LUT4 (Prop_lut4_I3_O)        0.124     0.728 r  <hidden>
                         net (fo=1, routed)           0.000     0.728    <hidden>
    SLICE_X1Y78          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.278 r  <hidden>
                         net (fo=1, routed)           0.000     1.278    <hidden>
    SLICE_X1Y79          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.549 r  <hidden>
                         net (fo=1, routed)           0.602     2.151    <hidden>
    SLICE_X2Y80          LUT5 (Prop_lut5_I1_O)        0.402     2.553 r  <hidden>
                         net (fo=2, routed)           0.394     2.946    <hidden>
    SLICE_X2Y79          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         1.498     8.502    <hidden>
    SLICE_X2Y79          FDRE                                         r  <hidden>
                         clock pessimism              0.576     9.078    
                         clock uncertainty           -0.080     8.999    
    SLICE_X2Y79          FDRE (Setup_fdre_C_D)       -0.235     8.764    <hidden>
  -------------------------------------------------------------------
                         required time                          8.764    
                         arrival time                          -2.946    
  -------------------------------------------------------------------
                         slack                                  5.817    

Slack (MET) :             5.897ns  (required time - arrival time)
  Source:                 design_1_i/UART_RX_0/U0/r_Clk_Count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/UART_RX_0/U0/r_Clk_Count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.570ns  (logic 1.126ns (31.542%)  route 2.444ns (68.458%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 8.505 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         1.618    -0.894    design_1_i/UART_RX_0/U0/i_Clk
    SLICE_X2Y83          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y83          FDRE (Prop_fdre_C_Q)         0.518    -0.376 r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[2]/Q
                         net (fo=11, routed)          0.862     0.486    design_1_i/UART_RX_0/U0/r_Clk_Count_reg_n_0_[2]
    SLICE_X2Y82          LUT4 (Prop_lut4_I1_O)        0.153     0.639 r  design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_7/O
                         net (fo=1, routed)           0.692     1.331    design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_7_n_0
    SLICE_X2Y82          LUT6 (Prop_lut6_I3_O)        0.331     1.662 r  design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_2/O
                         net (fo=12, routed)          0.362     2.024    design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_2_n_0
    SLICE_X2Y83          LUT4 (Prop_lut4_I0_O)        0.124     2.148 r  design_1_i/UART_RX_0/U0/r_Clk_Count[4]_i_1/O
                         net (fo=2, routed)           0.528     2.676    design_1_i/UART_RX_0/U0/r_Clk_Count[4]_i_1_n_0
    SLICE_X3Y82          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         1.501     8.505    design_1_i/UART_RX_0/U0/i_Clk
    SLICE_X3Y82          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[3]/C
                         clock pessimism              0.576     9.081    
                         clock uncertainty           -0.080     9.002    
    SLICE_X3Y82          FDRE (Setup_fdre_C_R)       -0.429     8.573    design_1_i/UART_RX_0/U0/r_Clk_Count_reg[3]
  -------------------------------------------------------------------
                         required time                          8.573    
                         arrival time                          -2.676    
  -------------------------------------------------------------------
                         slack                                  5.897    

Slack (MET) :             5.897ns  (required time - arrival time)
  Source:                 design_1_i/UART_RX_0/U0/r_Clk_Count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/UART_RX_0/U0/r_Clk_Count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.570ns  (logic 1.126ns (31.542%)  route 2.444ns (68.458%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 8.505 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         1.618    -0.894    design_1_i/UART_RX_0/U0/i_Clk
    SLICE_X2Y83          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y83          FDRE (Prop_fdre_C_Q)         0.518    -0.376 r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[2]/Q
                         net (fo=11, routed)          0.862     0.486    design_1_i/UART_RX_0/U0/r_Clk_Count_reg_n_0_[2]
    SLICE_X2Y82          LUT4 (Prop_lut4_I1_O)        0.153     0.639 r  design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_7/O
                         net (fo=1, routed)           0.692     1.331    design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_7_n_0
    SLICE_X2Y82          LUT6 (Prop_lut6_I3_O)        0.331     1.662 r  design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_2/O
                         net (fo=12, routed)          0.362     2.024    design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_2_n_0
    SLICE_X2Y83          LUT4 (Prop_lut4_I0_O)        0.124     2.148 r  design_1_i/UART_RX_0/U0/r_Clk_Count[4]_i_1/O
                         net (fo=2, routed)           0.528     2.676    design_1_i/UART_RX_0/U0/r_Clk_Count[4]_i_1_n_0
    SLICE_X3Y82          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         1.501     8.505    design_1_i/UART_RX_0/U0/i_Clk
    SLICE_X3Y82          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[4]/C
                         clock pessimism              0.576     9.081    
                         clock uncertainty           -0.080     9.002    
    SLICE_X3Y82          FDRE (Setup_fdre_C_R)       -0.429     8.573    design_1_i/UART_RX_0/U0/r_Clk_Count_reg[4]
  -------------------------------------------------------------------
                         required time                          8.573    
                         arrival time                          -2.676    
  -------------------------------------------------------------------
                         slack                                  5.897    

Slack (MET) :             6.075ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.755ns  (logic 1.891ns (50.360%)  route 1.864ns (49.640%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 8.502 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         1.609    -0.903    <hidden>
    SLICE_X5Y78          FDSE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y78          FDSE (Prop_fdse_C_Q)         0.419    -0.484 r  <hidden>
                         net (fo=2, routed)           0.811     0.327    <hidden>
    SLICE_X4Y78          LUT4 (Prop_lut4_I0_O)        0.296     0.623 r  <hidden>
                         net (fo=1, routed)           0.000     0.623    <hidden>
    SLICE_X4Y78          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.155 r  <hidden>
                         net (fo=1, routed)           0.000     1.155    <hidden>
    SLICE_X4Y79          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.426 r  <hidden>
                         net (fo=1, routed)           0.601     2.027    <hidden>
    SLICE_X2Y79          LUT6 (Prop_lut6_I0_O)        0.373     2.400 r  <hidden>
                         net (fo=2, routed)           0.452     2.852    <hidden>
    SLICE_X2Y79          FDSE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         1.498     8.502    <hidden>
    SLICE_X2Y79          FDSE                                         r  <hidden>
                         clock pessimism              0.562     9.064    
                         clock uncertainty           -0.080     8.985    
    SLICE_X2Y79          FDSE (Setup_fdse_C_D)       -0.058     8.927    <hidden>
  -------------------------------------------------------------------
                         required time                          8.927    
                         arrival time                          -2.852    
  -------------------------------------------------------------------
                         slack                                  6.075    

Slack (MET) :             6.523ns  (required time - arrival time)
  Source:                 design_1_i/UART_RX_0/U0/r_Clk_Count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/UART_RX_0/U0/r_Clk_Count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.167ns  (logic 1.002ns (31.634%)  route 2.165ns (68.366%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 8.505 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         1.618    -0.894    design_1_i/UART_RX_0/U0/i_Clk
    SLICE_X2Y83          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y83          FDRE (Prop_fdre_C_Q)         0.518    -0.376 r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[2]/Q
                         net (fo=11, routed)          0.862     0.486    design_1_i/UART_RX_0/U0/r_Clk_Count_reg_n_0_[2]
    SLICE_X2Y82          LUT4 (Prop_lut4_I1_O)        0.153     0.639 r  design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_7/O
                         net (fo=1, routed)           0.692     1.331    design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_7_n_0
    SLICE_X2Y82          LUT6 (Prop_lut6_I3_O)        0.331     1.662 r  design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_2/O
                         net (fo=12, routed)          0.612     2.274    design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_2_n_0
    SLICE_X3Y82          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         1.501     8.505    design_1_i/UART_RX_0/U0/i_Clk
    SLICE_X3Y82          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[3]/C
                         clock pessimism              0.576     9.081    
                         clock uncertainty           -0.080     9.002    
    SLICE_X3Y82          FDRE (Setup_fdre_C_CE)      -0.205     8.797    design_1_i/UART_RX_0/U0/r_Clk_Count_reg[3]
  -------------------------------------------------------------------
                         required time                          8.797    
                         arrival time                          -2.274    
  -------------------------------------------------------------------
                         slack                                  6.523    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         0.579    -0.602    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X7Y76          FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y76          FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056    -0.405    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/Q
    SLICE_X7Y76          FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         0.846    -0.843    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X7Y76          FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.241    -0.602    
    SLICE_X7Y76          FDRE (Hold_fdre_C_D)         0.075    -0.527    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.527    
                         arrival time                          -0.405    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_0/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/proc_sys_reset_0/U0/EXT_LPF/EXT_LPF[3].exr_lpf_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         0.579    -0.602    design_1_i/proc_sys_reset_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X7Y76          FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y76          FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/Q
                         net (fo=2, routed)           0.067    -0.394    design_1_i/proc_sys_reset_0/U0/EXT_LPF/p_1_in4_in
    SLICE_X7Y76          FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/EXT_LPF[3].exr_lpf_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         0.846    -0.843    design_1_i/proc_sys_reset_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X7Y76          FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/EXT_LPF[3].exr_lpf_reg[3]/C
                         clock pessimism              0.241    -0.602    
    SLICE_X7Y76          FDRE (Hold_fdre_C_D)         0.078    -0.524    design_1_i/proc_sys_reset_0/U0/EXT_LPF/EXT_LPF[3].exr_lpf_reg[3]
  -------------------------------------------------------------------
                         required time                          0.524    
                         arrival time                          -0.394    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/proc_sys_reset_0/U0/SEQ/pr_dec_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.186ns (71.834%)  route 0.073ns (28.166%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         0.579    -0.602    design_1_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X4Y73          FDRE                                         r  design_1_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y73          FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  design_1_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/Q
                         net (fo=5, routed)           0.073    -0.388    design_1_i/proc_sys_reset_0/U0/SEQ/seq_cnt[3]
    SLICE_X5Y73          LUT4 (Prop_lut4_I1_O)        0.045    -0.343 r  design_1_i/proc_sys_reset_0/U0/SEQ/pr_dec[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.343    design_1_i/proc_sys_reset_0/U0/SEQ/p_3_out[0]
    SLICE_X5Y73          FDRE                                         r  design_1_i/proc_sys_reset_0/U0/SEQ/pr_dec_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         0.846    -0.843    design_1_i/proc_sys_reset_0/U0/SEQ/slowest_sync_clk
    SLICE_X5Y73          FDRE                                         r  design_1_i/proc_sys_reset_0/U0/SEQ/pr_dec_reg[0]/C
                         clock pessimism              0.254    -0.589    
    SLICE_X5Y73          FDRE (Hold_fdre_C_D)         0.092    -0.497    design_1_i/proc_sys_reset_0/U0/SEQ/pr_dec_reg[0]
  -------------------------------------------------------------------
                         required time                          0.497    
                         arrival time                          -0.343    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         0.579    -0.602    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X6Y76          FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y76          FDRE (Prop_fdre_C_Q)         0.164    -0.438 r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056    -0.382    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/Q
    SLICE_X6Y76          FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         0.846    -0.843    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X6Y76          FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.241    -0.602    
    SLICE_X6Y76          FDRE (Hold_fdre_C_D)         0.060    -0.542    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.542    
                         arrival time                          -0.382    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.164ns (70.995%)  route 0.067ns (29.005%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         0.579    -0.602    design_1_i/proc_sys_reset_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X6Y76          FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y76          FDRE (Prop_fdre_C_Q)         0.164    -0.438 r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/Q
                         net (fo=2, routed)           0.067    -0.371    design_1_i/proc_sys_reset_0/U0/EXT_LPF/p_1_in
    SLICE_X6Y76          FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         0.846    -0.843    design_1_i/proc_sys_reset_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X6Y76          FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/C
                         clock pessimism              0.241    -0.602    
    SLICE_X6Y76          FDRE (Hold_fdre_C_D)         0.064    -0.538    design_1_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]
  -------------------------------------------------------------------
                         required time                          0.538    
                         arrival time                          -0.371    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/proc_sys_reset_0/U0/SEQ/core_dec_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.367%)  route 0.086ns (31.633%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         0.579    -0.602    design_1_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X4Y73          FDRE                                         r  design_1_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y73          FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  design_1_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/Q
                         net (fo=7, routed)           0.086    -0.375    design_1_i/proc_sys_reset_0/U0/SEQ/seq_cnt[0]
    SLICE_X5Y73          LUT4 (Prop_lut4_I1_O)        0.045    -0.330 r  design_1_i/proc_sys_reset_0/U0/SEQ/pr_dec0/O
                         net (fo=1, routed)           0.000    -0.330    design_1_i/proc_sys_reset_0/U0/SEQ/pr_dec0__0
    SLICE_X5Y73          FDRE                                         r  design_1_i/proc_sys_reset_0/U0/SEQ/core_dec_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         0.846    -0.843    design_1_i/proc_sys_reset_0/U0/SEQ/slowest_sync_clk
    SLICE_X5Y73          FDRE                                         r  design_1_i/proc_sys_reset_0/U0/SEQ/core_dec_reg[1]/C
                         clock pessimism              0.254    -0.589    
    SLICE_X5Y73          FDRE (Hold_fdre_C_D)         0.092    -0.497    design_1_i/proc_sys_reset_0/U0/SEQ/core_dec_reg[1]
  -------------------------------------------------------------------
                         required time                          0.497    
                         arrival time                          -0.330    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_0/U0/SEQ/core_dec_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/proc_sys_reset_0/U0/SEQ/Core_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.755%)  route 0.097ns (34.245%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         0.578    -0.603    design_1_i/proc_sys_reset_0/U0/SEQ/slowest_sync_clk
    SLICE_X5Y74          FDRE                                         r  design_1_i/proc_sys_reset_0/U0/SEQ/core_dec_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y74          FDRE (Prop_fdre_C_Q)         0.141    -0.462 f  design_1_i/proc_sys_reset_0/U0/SEQ/core_dec_reg[2]/Q
                         net (fo=1, routed)           0.097    -0.365    design_1_i/proc_sys_reset_0/U0/SEQ/p_0_in
    SLICE_X4Y74          LUT2 (Prop_lut2_I1_O)        0.045    -0.320 r  design_1_i/proc_sys_reset_0/U0/SEQ/Core_i_1/O
                         net (fo=1, routed)           0.000    -0.320    design_1_i/proc_sys_reset_0/U0/SEQ/Core_i_1_n_0
    SLICE_X4Y74          FDSE                                         r  design_1_i/proc_sys_reset_0/U0/SEQ/Core_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         0.845    -0.844    design_1_i/proc_sys_reset_0/U0/SEQ/slowest_sync_clk
    SLICE_X4Y74          FDSE                                         r  design_1_i/proc_sys_reset_0/U0/SEQ/Core_reg/C
                         clock pessimism              0.254    -0.590    
    SLICE_X4Y74          FDSE (Hold_fdse_C_D)         0.091    -0.499    design_1_i/proc_sys_reset_0/U0/SEQ/Core_reg
  -------------------------------------------------------------------
                         required time                          0.499    
                         arrival time                          -0.320    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/proc_sys_reset_0/U0/EXT_LPF/lpf_asr_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.246ns (81.065%)  route 0.057ns (18.935%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         0.579    -0.602    design_1_i/proc_sys_reset_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X6Y76          FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y76          FDRE (Prop_fdre_C_Q)         0.148    -0.454 r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/Q
                         net (fo=1, routed)           0.057    -0.397    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/asr_lpf[0]
    SLICE_X6Y76          LUT5 (Prop_lut5_I4_O)        0.098    -0.299 r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/lpf_asr_i_1/O
                         net (fo=1, routed)           0.000    -0.299    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX_n_0
    SLICE_X6Y76          FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/lpf_asr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         0.846    -0.843    design_1_i/proc_sys_reset_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X6Y76          FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/lpf_asr_reg/C
                         clock pessimism              0.241    -0.602    
    SLICE_X6Y76          FDRE (Hold_fdre_C_D)         0.121    -0.481    design_1_i/proc_sys_reset_0/U0/EXT_LPF/lpf_asr_reg
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                          -0.299    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_0/U0/EXT_LPF/EXT_LPF[3].exr_lpf_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/proc_sys_reset_0/U0/EXT_LPF/lpf_exr_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.226ns (81.235%)  route 0.052ns (18.765%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         0.579    -0.602    design_1_i/proc_sys_reset_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X7Y76          FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/EXT_LPF[3].exr_lpf_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y76          FDRE (Prop_fdre_C_Q)         0.128    -0.474 r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/EXT_LPF[3].exr_lpf_reg[3]/Q
                         net (fo=1, routed)           0.052    -0.422    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/exr_lpf[0]
    SLICE_X7Y76          LUT5 (Prop_lut5_I4_O)        0.098    -0.324 r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/lpf_exr_i_1/O
                         net (fo=1, routed)           0.000    -0.324    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT_n_0
    SLICE_X7Y76          FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/lpf_exr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         0.846    -0.843    design_1_i/proc_sys_reset_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X7Y76          FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/lpf_exr_reg/C
                         clock pessimism              0.241    -0.602    
    SLICE_X7Y76          FDRE (Hold_fdre_C_D)         0.092    -0.510    design_1_i/proc_sys_reset_0/U0/EXT_LPF/lpf_exr_reg
  -------------------------------------------------------------------
                         required time                          0.510    
                         arrival time                          -0.324    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         0.582    -0.599    <hidden>
    SLICE_X5Y79          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y79          FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  <hidden>
                         net (fo=3, routed)           0.116    -0.342    <hidden>
    SLICE_X5Y79          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         0.850    -0.839    <hidden>
    SLICE_X5Y79          FDRE                                         r  <hidden>
                         clock pessimism              0.240    -0.599    
    SLICE_X5Y79          FDRE (Hold_fdre_C_D)         0.070    -0.529    <hidden>
  -------------------------------------------------------------------
                         required time                          0.529    
                         arrival time                          -0.342    
  -------------------------------------------------------------------
                         slack                                  0.187    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    design_1_i/clk_wiz/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X5Y82      design_1_i/UART_RX_0/U0/r_Bit_Index_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X5Y82      design_1_i/UART_RX_0/U0/r_Bit_Index_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X5Y82      design_1_i/UART_RX_0/U0/r_Bit_Index_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X2Y83      design_1_i/UART_RX_0/U0/r_Clk_Count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X2Y83      design_1_i/UART_RX_0/U0/r_Clk_Count_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X2Y83      design_1_i/UART_RX_0/U0/r_Clk_Count_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X3Y82      design_1_i/UART_RX_0/U0/r_Clk_Count_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X3Y82      design_1_i/UART_RX_0/U0/r_Clk_Count_reg[4]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X6Y75      design_1_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X6Y75      design_1_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y82      design_1_i/UART_RX_0/U0/r_Bit_Index_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y82      design_1_i/UART_RX_0/U0/r_Bit_Index_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y82      design_1_i/UART_RX_0/U0/r_Bit_Index_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y82      design_1_i/UART_RX_0/U0/r_Bit_Index_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y82      design_1_i/UART_RX_0/U0/r_Bit_Index_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y82      design_1_i/UART_RX_0/U0/r_Bit_Index_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y83      design_1_i/UART_RX_0/U0/r_Clk_Count_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y83      design_1_i/UART_RX_0/U0/r_Clk_Count_reg[0]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X6Y75      design_1_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X6Y75      design_1_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y82      design_1_i/UART_RX_0/U0/r_Bit_Index_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y82      design_1_i/UART_RX_0/U0/r_Bit_Index_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y82      design_1_i/UART_RX_0/U0/r_Bit_Index_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y82      design_1_i/UART_RX_0/U0/r_Bit_Index_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y82      design_1_i/UART_RX_0/U0/r_Bit_Index_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y82      design_1_i/UART_RX_0/U0/r_Bit_Index_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y83      design_1_i/UART_RX_0/U0/r_Clk_Count_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y83      design_1_i/UART_RX_0/U0/r_Clk_Count_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_design_1_clk_wiz_0_1
  To Clock:  clk_out2_design_1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack      148.842ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.209ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       53.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             148.842ns  (required time - arrival time)
  Source:                 design_1_i/HUB75_driver_0/U0/r_col_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/HUB75_driver_0/U0/o_rgb_0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            160.000ns  (clk_out2_design_1_clk_wiz_0_1 rise@160.000ns - clk_out2_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.091ns  (logic 3.374ns (30.421%)  route 7.717ns (69.579%))
  Logic Levels:           11  (CARRY4=3 LUT2=2 LUT5=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 158.439 - 160.000 ) 
    Source Clock Delay      (SCD):    -0.966ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=528, routed)         1.546    -0.966    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X55Y70         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_col_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y70         FDRE (Prop_fdre_C_Q)         0.456    -0.510 r  design_1_i/HUB75_driver_0/U0/r_col_count_reg[0]/Q
                         net (fo=12, routed)          1.102     0.592    design_1_i/HUB75_driver_0/U0/r_col_count_reg_n_0_[0]
    SLICE_X56Y69         LUT2 (Prop_lut2_I0_O)        0.124     0.716 r  design_1_i/HUB75_driver_0/U0/o_rgb_03_carry_i_2/O
                         net (fo=1, routed)           0.000     0.716    design_1_i/HUB75_driver_0/U0/o_rgb_03_carry_i_2_n_0
    SLICE_X56Y69         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     1.096 r  design_1_i/HUB75_driver_0/U0/o_rgb_03_carry/CO[3]
                         net (fo=1, routed)           0.000     1.096    design_1_i/HUB75_driver_0/U0/o_rgb_03_carry_n_0
    SLICE_X56Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.419 f  design_1_i/HUB75_driver_0/U0/o_rgb_03_carry__0/O[1]
                         net (fo=2, routed)           0.974     2.393    design_1_i/HUB75_driver_0/U0/o_rgb_03[5]
    SLICE_X57Y68         LUT6 (Prop_lut6_I5_O)        0.306     2.699 r  design_1_i/HUB75_driver_0/U0/o_rgb_01__5_carry__0_i_4/O
                         net (fo=2, routed)           0.530     3.229    design_1_i/HUB75_driver_0/U0/o_rgb_01__5_carry__0_i_4_n_0
    SLICE_X56Y68         LUT2 (Prop_lut2_I0_O)        0.124     3.353 r  design_1_i/HUB75_driver_0/U0/o_rgb_01__5_carry__0_i_2/O
                         net (fo=1, routed)           0.000     3.353    design_1_i/HUB75_driver_0/U0/o_rgb_01__5_carry__0_i_2_n_0
    SLICE_X56Y68         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     3.931 r  design_1_i/HUB75_driver_0/U0/o_rgb_01__5_carry__0/O[2]
                         net (fo=128, routed)         2.957     6.887    design_1_i/HUB75_driver_0/U0/o_rgb_01__5_carry__0_n_5
    SLICE_X49Y62         LUT5 (Prop_lut5_I3_O)        0.301     7.188 r  design_1_i/HUB75_driver_0/U0/o_rgb_0[2]_i_91/O
                         net (fo=1, routed)           0.000     7.188    design_1_i/HUB75_driver_0/U0/o_rgb_0[2]_i_91_n_0
    SLICE_X49Y62         MUXF7 (Prop_muxf7_I0_O)      0.238     7.426 r  design_1_i/HUB75_driver_0/U0/o_rgb_0_reg[2]_i_47/O
                         net (fo=1, routed)           0.000     7.426    design_1_i/HUB75_driver_0/U0/o_rgb_0_reg[2]_i_47_n_0
    SLICE_X49Y62         MUXF8 (Prop_muxf8_I0_O)      0.104     7.530 r  design_1_i/HUB75_driver_0/U0/o_rgb_0_reg[2]_i_17/O
                         net (fo=2, routed)           1.160     8.691    design_1_i/HUB75_driver_0/U0/o_rgb_0_reg[2]_i_17_n_0
    SLICE_X55Y65         LUT6 (Prop_lut6_I0_O)        0.316     9.007 r  design_1_i/HUB75_driver_0/U0/o_rgb_0[1]_i_2/O
                         net (fo=2, routed)           0.995    10.001    design_1_i/HUB75_driver_0/U0/o_rgb_0[1]_i_2_n_0
    SLICE_X54Y66         LUT6 (Prop_lut6_I5_O)        0.124    10.125 r  design_1_i/HUB75_driver_0/U0/o_rgb_0[0]_i_1/O
                         net (fo=1, routed)           0.000    10.125    design_1_i/HUB75_driver_0/U0/o_rgb_0[0]_i_1_n_0
    SLICE_X54Y66         FDRE                                         r  design_1_i/HUB75_driver_0/U0/o_rgb_0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                    160.000   160.000 r  
    W5                                                0.000   160.000 r  clk (IN)
                         net (fo=0)                   0.000   160.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   161.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   162.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   155.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   156.914    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   157.005 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=528, routed)         1.435   158.439    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X54Y66         FDRE                                         r  design_1_i/HUB75_driver_0/U0/o_rgb_0_reg[0]/C
                         clock pessimism              0.576   159.015    
                         clock uncertainty           -0.126   158.889    
    SLICE_X54Y66         FDRE (Setup_fdre_C_D)        0.079   158.968    design_1_i/HUB75_driver_0/U0/o_rgb_0_reg[0]
  -------------------------------------------------------------------
                         required time                        158.968    
                         arrival time                         -10.125    
  -------------------------------------------------------------------
                         slack                                148.842    

Slack (MET) :             149.033ns  (required time - arrival time)
  Source:                 design_1_i/HUB75_driver_0/U0/r_col_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/HUB75_driver_0/U0/o_rgb_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            160.000ns  (clk_out2_design_1_clk_wiz_0_1 rise@160.000ns - clk_out2_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.888ns  (logic 3.374ns (30.989%)  route 7.514ns (69.011%))
  Logic Levels:           11  (CARRY4=3 LUT2=2 LUT5=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 158.440 - 160.000 ) 
    Source Clock Delay      (SCD):    -0.966ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=528, routed)         1.546    -0.966    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X55Y70         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_col_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y70         FDRE (Prop_fdre_C_Q)         0.456    -0.510 r  design_1_i/HUB75_driver_0/U0/r_col_count_reg[0]/Q
                         net (fo=12, routed)          1.102     0.592    design_1_i/HUB75_driver_0/U0/r_col_count_reg_n_0_[0]
    SLICE_X56Y69         LUT2 (Prop_lut2_I0_O)        0.124     0.716 r  design_1_i/HUB75_driver_0/U0/o_rgb_03_carry_i_2/O
                         net (fo=1, routed)           0.000     0.716    design_1_i/HUB75_driver_0/U0/o_rgb_03_carry_i_2_n_0
    SLICE_X56Y69         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     1.096 r  design_1_i/HUB75_driver_0/U0/o_rgb_03_carry/CO[3]
                         net (fo=1, routed)           0.000     1.096    design_1_i/HUB75_driver_0/U0/o_rgb_03_carry_n_0
    SLICE_X56Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.419 f  design_1_i/HUB75_driver_0/U0/o_rgb_03_carry__0/O[1]
                         net (fo=2, routed)           0.974     2.393    design_1_i/HUB75_driver_0/U0/o_rgb_03[5]
    SLICE_X57Y68         LUT6 (Prop_lut6_I5_O)        0.306     2.699 r  design_1_i/HUB75_driver_0/U0/o_rgb_01__5_carry__0_i_4/O
                         net (fo=2, routed)           0.530     3.229    design_1_i/HUB75_driver_0/U0/o_rgb_01__5_carry__0_i_4_n_0
    SLICE_X56Y68         LUT2 (Prop_lut2_I0_O)        0.124     3.353 r  design_1_i/HUB75_driver_0/U0/o_rgb_01__5_carry__0_i_2/O
                         net (fo=1, routed)           0.000     3.353    design_1_i/HUB75_driver_0/U0/o_rgb_01__5_carry__0_i_2_n_0
    SLICE_X56Y68         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     3.931 r  design_1_i/HUB75_driver_0/U0/o_rgb_01__5_carry__0/O[2]
                         net (fo=128, routed)         2.999     6.930    design_1_i/HUB75_driver_0/U0/o_rgb_01__5_carry__0_n_5
    SLICE_X50Y61         LUT5 (Prop_lut5_I3_O)        0.301     7.231 r  design_1_i/HUB75_driver_0/U0/o_rgb_1[2]_i_102/O
                         net (fo=1, routed)           0.000     7.231    design_1_i/HUB75_driver_0/U0/o_rgb_1[2]_i_102_n_0
    SLICE_X50Y61         MUXF7 (Prop_muxf7_I0_O)      0.241     7.472 r  design_1_i/HUB75_driver_0/U0/o_rgb_1_reg[2]_i_52/O
                         net (fo=1, routed)           0.000     7.472    design_1_i/HUB75_driver_0/U0/o_rgb_1_reg[2]_i_52_n_0
    SLICE_X50Y61         MUXF8 (Prop_muxf8_I0_O)      0.098     7.570 r  design_1_i/HUB75_driver_0/U0/o_rgb_1_reg[2]_i_19/O
                         net (fo=1, routed)           0.632     8.202    design_1_i/HUB75_driver_0/U0/o_rgb_1_reg[2]_i_19_n_0
    SLICE_X53Y64         LUT6 (Prop_lut6_I1_O)        0.319     8.521 r  design_1_i/HUB75_driver_0/U0/o_rgb_1[2]_i_5/O
                         net (fo=3, routed)           1.276     9.798    design_1_i/HUB75_driver_0/U0/o_rgb_1[2]_i_5_n_0
    SLICE_X56Y66         LUT6 (Prop_lut6_I5_O)        0.124     9.922 r  design_1_i/HUB75_driver_0/U0/o_rgb_1[2]_i_1/O
                         net (fo=1, routed)           0.000     9.922    design_1_i/HUB75_driver_0/U0/o_rgb_1[2]_i_1_n_0
    SLICE_X56Y66         FDRE                                         r  design_1_i/HUB75_driver_0/U0/o_rgb_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                    160.000   160.000 r  
    W5                                                0.000   160.000 r  clk (IN)
                         net (fo=0)                   0.000   160.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   161.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   162.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   155.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   156.914    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   157.005 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=528, routed)         1.436   158.440    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X56Y66         FDRE                                         r  design_1_i/HUB75_driver_0/U0/o_rgb_1_reg[2]/C
                         clock pessimism              0.562   159.002    
                         clock uncertainty           -0.126   158.876    
    SLICE_X56Y66         FDRE (Setup_fdre_C_D)        0.079   158.955    design_1_i/HUB75_driver_0/U0/o_rgb_1_reg[2]
  -------------------------------------------------------------------
                         required time                        158.955    
                         arrival time                          -9.922    
  -------------------------------------------------------------------
                         slack                                149.033    

Slack (MET) :             149.052ns  (required time - arrival time)
  Source:                 design_1_i/HUB75_driver_0/U0/r_col_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/HUB75_driver_0/U0/o_rgb_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            160.000ns  (clk_out2_design_1_clk_wiz_0_1 rise@160.000ns - clk_out2_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.871ns  (logic 3.374ns (31.037%)  route 7.497ns (68.963%))
  Logic Levels:           11  (CARRY4=3 LUT2=2 LUT5=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 158.440 - 160.000 ) 
    Source Clock Delay      (SCD):    -0.966ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=528, routed)         1.546    -0.966    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X55Y70         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_col_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y70         FDRE (Prop_fdre_C_Q)         0.456    -0.510 r  design_1_i/HUB75_driver_0/U0/r_col_count_reg[0]/Q
                         net (fo=12, routed)          1.102     0.592    design_1_i/HUB75_driver_0/U0/r_col_count_reg_n_0_[0]
    SLICE_X56Y69         LUT2 (Prop_lut2_I0_O)        0.124     0.716 r  design_1_i/HUB75_driver_0/U0/o_rgb_03_carry_i_2/O
                         net (fo=1, routed)           0.000     0.716    design_1_i/HUB75_driver_0/U0/o_rgb_03_carry_i_2_n_0
    SLICE_X56Y69         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     1.096 r  design_1_i/HUB75_driver_0/U0/o_rgb_03_carry/CO[3]
                         net (fo=1, routed)           0.000     1.096    design_1_i/HUB75_driver_0/U0/o_rgb_03_carry_n_0
    SLICE_X56Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.419 f  design_1_i/HUB75_driver_0/U0/o_rgb_03_carry__0/O[1]
                         net (fo=2, routed)           0.974     2.393    design_1_i/HUB75_driver_0/U0/o_rgb_03[5]
    SLICE_X57Y68         LUT6 (Prop_lut6_I5_O)        0.306     2.699 r  design_1_i/HUB75_driver_0/U0/o_rgb_01__5_carry__0_i_4/O
                         net (fo=2, routed)           0.530     3.229    design_1_i/HUB75_driver_0/U0/o_rgb_01__5_carry__0_i_4_n_0
    SLICE_X56Y68         LUT2 (Prop_lut2_I0_O)        0.124     3.353 r  design_1_i/HUB75_driver_0/U0/o_rgb_01__5_carry__0_i_2/O
                         net (fo=1, routed)           0.000     3.353    design_1_i/HUB75_driver_0/U0/o_rgb_01__5_carry__0_i_2_n_0
    SLICE_X56Y68         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     3.931 r  design_1_i/HUB75_driver_0/U0/o_rgb_01__5_carry__0/O[2]
                         net (fo=128, routed)         2.999     6.930    design_1_i/HUB75_driver_0/U0/o_rgb_01__5_carry__0_n_5
    SLICE_X50Y61         LUT5 (Prop_lut5_I3_O)        0.301     7.231 r  design_1_i/HUB75_driver_0/U0/o_rgb_1[2]_i_102/O
                         net (fo=1, routed)           0.000     7.231    design_1_i/HUB75_driver_0/U0/o_rgb_1[2]_i_102_n_0
    SLICE_X50Y61         MUXF7 (Prop_muxf7_I0_O)      0.241     7.472 r  design_1_i/HUB75_driver_0/U0/o_rgb_1_reg[2]_i_52/O
                         net (fo=1, routed)           0.000     7.472    design_1_i/HUB75_driver_0/U0/o_rgb_1_reg[2]_i_52_n_0
    SLICE_X50Y61         MUXF8 (Prop_muxf8_I0_O)      0.098     7.570 r  design_1_i/HUB75_driver_0/U0/o_rgb_1_reg[2]_i_19/O
                         net (fo=1, routed)           0.632     8.202    design_1_i/HUB75_driver_0/U0/o_rgb_1_reg[2]_i_19_n_0
    SLICE_X53Y64         LUT6 (Prop_lut6_I1_O)        0.319     8.521 r  design_1_i/HUB75_driver_0/U0/o_rgb_1[2]_i_5/O
                         net (fo=3, routed)           1.260     9.781    design_1_i/HUB75_driver_0/U0/o_rgb_1[2]_i_5_n_0
    SLICE_X56Y66         LUT6 (Prop_lut6_I0_O)        0.124     9.905 r  design_1_i/HUB75_driver_0/U0/o_rgb_1[1]_i_1/O
                         net (fo=1, routed)           0.000     9.905    design_1_i/HUB75_driver_0/U0/o_rgb_1[1]_i_1_n_0
    SLICE_X56Y66         FDRE                                         r  design_1_i/HUB75_driver_0/U0/o_rgb_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                    160.000   160.000 r  
    W5                                                0.000   160.000 r  clk (IN)
                         net (fo=0)                   0.000   160.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   161.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   162.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   155.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   156.914    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   157.005 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=528, routed)         1.436   158.440    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X56Y66         FDRE                                         r  design_1_i/HUB75_driver_0/U0/o_rgb_1_reg[1]/C
                         clock pessimism              0.562   159.002    
                         clock uncertainty           -0.126   158.876    
    SLICE_X56Y66         FDRE (Setup_fdre_C_D)        0.081   158.957    design_1_i/HUB75_driver_0/U0/o_rgb_1_reg[1]
  -------------------------------------------------------------------
                         required time                        158.957    
                         arrival time                          -9.905    
  -------------------------------------------------------------------
                         slack                                149.052    

Slack (MET) :             149.164ns  (required time - arrival time)
  Source:                 design_1_i/HUB75_driver_0/U0/r_col_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/HUB75_driver_0/U0/o_rgb_0_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            160.000ns  (clk_out2_design_1_clk_wiz_0_1 rise@160.000ns - clk_out2_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.768ns  (logic 3.374ns (31.334%)  route 7.394ns (68.666%))
  Logic Levels:           11  (CARRY4=3 LUT2=2 LUT5=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 158.439 - 160.000 ) 
    Source Clock Delay      (SCD):    -0.966ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=528, routed)         1.546    -0.966    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X55Y70         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_col_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y70         FDRE (Prop_fdre_C_Q)         0.456    -0.510 r  design_1_i/HUB75_driver_0/U0/r_col_count_reg[0]/Q
                         net (fo=12, routed)          1.102     0.592    design_1_i/HUB75_driver_0/U0/r_col_count_reg_n_0_[0]
    SLICE_X56Y69         LUT2 (Prop_lut2_I0_O)        0.124     0.716 r  design_1_i/HUB75_driver_0/U0/o_rgb_03_carry_i_2/O
                         net (fo=1, routed)           0.000     0.716    design_1_i/HUB75_driver_0/U0/o_rgb_03_carry_i_2_n_0
    SLICE_X56Y69         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     1.096 r  design_1_i/HUB75_driver_0/U0/o_rgb_03_carry/CO[3]
                         net (fo=1, routed)           0.000     1.096    design_1_i/HUB75_driver_0/U0/o_rgb_03_carry_n_0
    SLICE_X56Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.419 f  design_1_i/HUB75_driver_0/U0/o_rgb_03_carry__0/O[1]
                         net (fo=2, routed)           0.974     2.393    design_1_i/HUB75_driver_0/U0/o_rgb_03[5]
    SLICE_X57Y68         LUT6 (Prop_lut6_I5_O)        0.306     2.699 r  design_1_i/HUB75_driver_0/U0/o_rgb_01__5_carry__0_i_4/O
                         net (fo=2, routed)           0.530     3.229    design_1_i/HUB75_driver_0/U0/o_rgb_01__5_carry__0_i_4_n_0
    SLICE_X56Y68         LUT2 (Prop_lut2_I0_O)        0.124     3.353 r  design_1_i/HUB75_driver_0/U0/o_rgb_01__5_carry__0_i_2/O
                         net (fo=1, routed)           0.000     3.353    design_1_i/HUB75_driver_0/U0/o_rgb_01__5_carry__0_i_2_n_0
    SLICE_X56Y68         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     3.931 r  design_1_i/HUB75_driver_0/U0/o_rgb_01__5_carry__0/O[2]
                         net (fo=128, routed)         2.957     6.887    design_1_i/HUB75_driver_0/U0/o_rgb_01__5_carry__0_n_5
    SLICE_X49Y62         LUT5 (Prop_lut5_I3_O)        0.301     7.188 r  design_1_i/HUB75_driver_0/U0/o_rgb_0[2]_i_91/O
                         net (fo=1, routed)           0.000     7.188    design_1_i/HUB75_driver_0/U0/o_rgb_0[2]_i_91_n_0
    SLICE_X49Y62         MUXF7 (Prop_muxf7_I0_O)      0.238     7.426 r  design_1_i/HUB75_driver_0/U0/o_rgb_0_reg[2]_i_47/O
                         net (fo=1, routed)           0.000     7.426    design_1_i/HUB75_driver_0/U0/o_rgb_0_reg[2]_i_47_n_0
    SLICE_X49Y62         MUXF8 (Prop_muxf8_I0_O)      0.104     7.530 r  design_1_i/HUB75_driver_0/U0/o_rgb_0_reg[2]_i_17/O
                         net (fo=2, routed)           1.160     8.691    design_1_i/HUB75_driver_0/U0/o_rgb_0_reg[2]_i_17_n_0
    SLICE_X55Y65         LUT6 (Prop_lut6_I0_O)        0.316     9.007 r  design_1_i/HUB75_driver_0/U0/o_rgb_0[1]_i_2/O
                         net (fo=2, routed)           0.671     9.678    design_1_i/HUB75_driver_0/U0/o_rgb_0[1]_i_2_n_0
    SLICE_X54Y66         LUT6 (Prop_lut6_I1_O)        0.124     9.802 r  design_1_i/HUB75_driver_0/U0/o_rgb_0[1]_i_1/O
                         net (fo=1, routed)           0.000     9.802    design_1_i/HUB75_driver_0/U0/o_rgb_0[1]_i_1_n_0
    SLICE_X54Y66         FDRE                                         r  design_1_i/HUB75_driver_0/U0/o_rgb_0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                    160.000   160.000 r  
    W5                                                0.000   160.000 r  clk (IN)
                         net (fo=0)                   0.000   160.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   161.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   162.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   155.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   156.914    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   157.005 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=528, routed)         1.435   158.439    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X54Y66         FDRE                                         r  design_1_i/HUB75_driver_0/U0/o_rgb_0_reg[1]/C
                         clock pessimism              0.576   159.015    
                         clock uncertainty           -0.126   158.889    
    SLICE_X54Y66         FDRE (Setup_fdre_C_D)        0.077   158.966    design_1_i/HUB75_driver_0/U0/o_rgb_0_reg[1]
  -------------------------------------------------------------------
                         required time                        158.966    
                         arrival time                          -9.802    
  -------------------------------------------------------------------
                         slack                                149.164    

Slack (MET) :             149.246ns  (required time - arrival time)
  Source:                 design_1_i/HUB75_driver_0/U0/r_col_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/HUB75_driver_0/U0/o_rgb_0_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            160.000ns  (clk_out2_design_1_clk_wiz_0_1 rise@160.000ns - clk_out2_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.689ns  (logic 3.374ns (31.564%)  route 7.315ns (68.436%))
  Logic Levels:           11  (CARRY4=3 LUT2=2 LUT5=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 158.439 - 160.000 ) 
    Source Clock Delay      (SCD):    -0.966ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=528, routed)         1.546    -0.966    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X55Y70         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_col_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y70         FDRE (Prop_fdre_C_Q)         0.456    -0.510 r  design_1_i/HUB75_driver_0/U0/r_col_count_reg[0]/Q
                         net (fo=12, routed)          1.102     0.592    design_1_i/HUB75_driver_0/U0/r_col_count_reg_n_0_[0]
    SLICE_X56Y69         LUT2 (Prop_lut2_I0_O)        0.124     0.716 r  design_1_i/HUB75_driver_0/U0/o_rgb_03_carry_i_2/O
                         net (fo=1, routed)           0.000     0.716    design_1_i/HUB75_driver_0/U0/o_rgb_03_carry_i_2_n_0
    SLICE_X56Y69         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     1.096 r  design_1_i/HUB75_driver_0/U0/o_rgb_03_carry/CO[3]
                         net (fo=1, routed)           0.000     1.096    design_1_i/HUB75_driver_0/U0/o_rgb_03_carry_n_0
    SLICE_X56Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.419 f  design_1_i/HUB75_driver_0/U0/o_rgb_03_carry__0/O[1]
                         net (fo=2, routed)           0.974     2.393    design_1_i/HUB75_driver_0/U0/o_rgb_03[5]
    SLICE_X57Y68         LUT6 (Prop_lut6_I5_O)        0.306     2.699 r  design_1_i/HUB75_driver_0/U0/o_rgb_01__5_carry__0_i_4/O
                         net (fo=2, routed)           0.530     3.229    design_1_i/HUB75_driver_0/U0/o_rgb_01__5_carry__0_i_4_n_0
    SLICE_X56Y68         LUT2 (Prop_lut2_I0_O)        0.124     3.353 r  design_1_i/HUB75_driver_0/U0/o_rgb_01__5_carry__0_i_2/O
                         net (fo=1, routed)           0.000     3.353    design_1_i/HUB75_driver_0/U0/o_rgb_01__5_carry__0_i_2_n_0
    SLICE_X56Y68         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     3.931 r  design_1_i/HUB75_driver_0/U0/o_rgb_01__5_carry__0/O[2]
                         net (fo=128, routed)         2.957     6.887    design_1_i/HUB75_driver_0/U0/o_rgb_01__5_carry__0_n_5
    SLICE_X49Y62         LUT5 (Prop_lut5_I3_O)        0.301     7.188 r  design_1_i/HUB75_driver_0/U0/o_rgb_0[2]_i_91/O
                         net (fo=1, routed)           0.000     7.188    design_1_i/HUB75_driver_0/U0/o_rgb_0[2]_i_91_n_0
    SLICE_X49Y62         MUXF7 (Prop_muxf7_I0_O)      0.238     7.426 r  design_1_i/HUB75_driver_0/U0/o_rgb_0_reg[2]_i_47/O
                         net (fo=1, routed)           0.000     7.426    design_1_i/HUB75_driver_0/U0/o_rgb_0_reg[2]_i_47_n_0
    SLICE_X49Y62         MUXF8 (Prop_muxf8_I0_O)      0.104     7.530 r  design_1_i/HUB75_driver_0/U0/o_rgb_0_reg[2]_i_17/O
                         net (fo=2, routed)           1.162     8.693    design_1_i/HUB75_driver_0/U0/o_rgb_0_reg[2]_i_17_n_0
    SLICE_X55Y65         LUT6 (Prop_lut6_I3_O)        0.316     9.009 r  design_1_i/HUB75_driver_0/U0/o_rgb_0[2]_i_5/O
                         net (fo=1, routed)           0.591     9.600    design_1_i/HUB75_driver_0/U0/o_rgb_0[2]_i_5_n_0
    SLICE_X54Y66         LUT6 (Prop_lut6_I3_O)        0.124     9.724 r  design_1_i/HUB75_driver_0/U0/o_rgb_0[2]_i_2/O
                         net (fo=1, routed)           0.000     9.724    design_1_i/HUB75_driver_0/U0/o_rgb_0[2]_i_2_n_0
    SLICE_X54Y66         FDRE                                         r  design_1_i/HUB75_driver_0/U0/o_rgb_0_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                    160.000   160.000 r  
    W5                                                0.000   160.000 r  clk (IN)
                         net (fo=0)                   0.000   160.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   161.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   162.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   155.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   156.914    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   157.005 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=528, routed)         1.435   158.439    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X54Y66         FDRE                                         r  design_1_i/HUB75_driver_0/U0/o_rgb_0_reg[2]/C
                         clock pessimism              0.576   159.015    
                         clock uncertainty           -0.126   158.889    
    SLICE_X54Y66         FDRE (Setup_fdre_C_D)        0.081   158.970    design_1_i/HUB75_driver_0/U0/o_rgb_0_reg[2]
  -------------------------------------------------------------------
                         required time                        158.970    
                         arrival time                          -9.724    
  -------------------------------------------------------------------
                         slack                                149.246    

Slack (MET) :             149.560ns  (required time - arrival time)
  Source:                 design_1_i/HUB75_driver_0/U0/r_col_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/HUB75_driver_0/U0/o_rgb_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            160.000ns  (clk_out2_design_1_clk_wiz_0_1 rise@160.000ns - clk_out2_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.359ns  (logic 3.374ns (32.572%)  route 6.985ns (67.428%))
  Logic Levels:           11  (CARRY4=3 LUT2=2 LUT5=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 158.440 - 160.000 ) 
    Source Clock Delay      (SCD):    -0.966ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=528, routed)         1.546    -0.966    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X55Y70         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_col_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y70         FDRE (Prop_fdre_C_Q)         0.456    -0.510 r  design_1_i/HUB75_driver_0/U0/r_col_count_reg[0]/Q
                         net (fo=12, routed)          1.102     0.592    design_1_i/HUB75_driver_0/U0/r_col_count_reg_n_0_[0]
    SLICE_X56Y69         LUT2 (Prop_lut2_I0_O)        0.124     0.716 r  design_1_i/HUB75_driver_0/U0/o_rgb_03_carry_i_2/O
                         net (fo=1, routed)           0.000     0.716    design_1_i/HUB75_driver_0/U0/o_rgb_03_carry_i_2_n_0
    SLICE_X56Y69         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     1.096 r  design_1_i/HUB75_driver_0/U0/o_rgb_03_carry/CO[3]
                         net (fo=1, routed)           0.000     1.096    design_1_i/HUB75_driver_0/U0/o_rgb_03_carry_n_0
    SLICE_X56Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.419 f  design_1_i/HUB75_driver_0/U0/o_rgb_03_carry__0/O[1]
                         net (fo=2, routed)           0.974     2.393    design_1_i/HUB75_driver_0/U0/o_rgb_03[5]
    SLICE_X57Y68         LUT6 (Prop_lut6_I5_O)        0.306     2.699 r  design_1_i/HUB75_driver_0/U0/o_rgb_01__5_carry__0_i_4/O
                         net (fo=2, routed)           0.530     3.229    design_1_i/HUB75_driver_0/U0/o_rgb_01__5_carry__0_i_4_n_0
    SLICE_X56Y68         LUT2 (Prop_lut2_I0_O)        0.124     3.353 r  design_1_i/HUB75_driver_0/U0/o_rgb_01__5_carry__0_i_2/O
                         net (fo=1, routed)           0.000     3.353    design_1_i/HUB75_driver_0/U0/o_rgb_01__5_carry__0_i_2_n_0
    SLICE_X56Y68         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     3.931 r  design_1_i/HUB75_driver_0/U0/o_rgb_01__5_carry__0/O[2]
                         net (fo=128, routed)         2.999     6.930    design_1_i/HUB75_driver_0/U0/o_rgb_01__5_carry__0_n_5
    SLICE_X50Y61         LUT5 (Prop_lut5_I3_O)        0.301     7.231 r  design_1_i/HUB75_driver_0/U0/o_rgb_1[2]_i_102/O
                         net (fo=1, routed)           0.000     7.231    design_1_i/HUB75_driver_0/U0/o_rgb_1[2]_i_102_n_0
    SLICE_X50Y61         MUXF7 (Prop_muxf7_I0_O)      0.241     7.472 r  design_1_i/HUB75_driver_0/U0/o_rgb_1_reg[2]_i_52/O
                         net (fo=1, routed)           0.000     7.472    design_1_i/HUB75_driver_0/U0/o_rgb_1_reg[2]_i_52_n_0
    SLICE_X50Y61         MUXF8 (Prop_muxf8_I0_O)      0.098     7.570 r  design_1_i/HUB75_driver_0/U0/o_rgb_1_reg[2]_i_19/O
                         net (fo=1, routed)           0.632     8.202    design_1_i/HUB75_driver_0/U0/o_rgb_1_reg[2]_i_19_n_0
    SLICE_X53Y64         LUT6 (Prop_lut6_I1_O)        0.319     8.521 r  design_1_i/HUB75_driver_0/U0/o_rgb_1[2]_i_5/O
                         net (fo=3, routed)           0.748     9.269    design_1_i/HUB75_driver_0/U0/o_rgb_1[2]_i_5_n_0
    SLICE_X56Y66         LUT6 (Prop_lut6_I3_O)        0.124     9.393 r  design_1_i/HUB75_driver_0/U0/o_rgb_1[0]_i_1/O
                         net (fo=1, routed)           0.000     9.393    design_1_i/HUB75_driver_0/U0/o_rgb_1[0]_i_1_n_0
    SLICE_X56Y66         FDRE                                         r  design_1_i/HUB75_driver_0/U0/o_rgb_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                    160.000   160.000 r  
    W5                                                0.000   160.000 r  clk (IN)
                         net (fo=0)                   0.000   160.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   161.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   162.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   155.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   156.914    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   157.005 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=528, routed)         1.436   158.440    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X56Y66         FDRE                                         r  design_1_i/HUB75_driver_0/U0/o_rgb_1_reg[0]/C
                         clock pessimism              0.562   159.002    
                         clock uncertainty           -0.126   158.876    
    SLICE_X56Y66         FDRE (Setup_fdre_C_D)        0.077   158.953    design_1_i/HUB75_driver_0/U0/o_rgb_1_reg[0]
  -------------------------------------------------------------------
                         required time                        158.953    
                         arrival time                          -9.393    
  -------------------------------------------------------------------
                         slack                                149.560    

Slack (MET) :             151.136ns  (required time - arrival time)
  Source:                 design_1_i/Frame_Clock_Divider_0/U0/counter_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/HUB75_driver_0/U0/r_bottom_half_row_reg[55]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            160.000ns  (clk_out2_design_1_clk_wiz_0_1 rise@160.000ns - clk_out2_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.237ns  (logic 1.042ns (12.651%)  route 7.195ns (87.349%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 158.444 - 160.000 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=528, routed)         1.612    -0.900    design_1_i/Frame_Clock_Divider_0/U0/i_clk
    SLICE_X64Y78         FDRE                                         r  design_1_i/Frame_Clock_Divider_0/U0/counter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y78         FDRE (Prop_fdre_C_Q)         0.518    -0.382 f  design_1_i/Frame_Clock_Divider_0/U0/counter_reg[27]/Q
                         net (fo=4, routed)           1.070     0.688    design_1_i/Frame_Clock_Divider_0/U0/counter_reg[27]
    SLICE_X63Y77         LUT6 (Prop_lut6_I2_O)        0.124     0.812 r  design_1_i/Frame_Clock_Divider_0/U0/o_clk_en_INST_0_i_6/O
                         net (fo=1, routed)           0.433     1.245    design_1_i/Frame_Clock_Divider_0/U0/o_clk_en_INST_0_i_6_n_0
    SLICE_X63Y77         LUT6 (Prop_lut6_I4_O)        0.124     1.369 r  design_1_i/Frame_Clock_Divider_0/U0/o_clk_en_INST_0_i_1/O
                         net (fo=1, routed)           0.797     2.166    design_1_i/Frame_Clock_Divider_0/U0/o_clk_en_INST_0_i_1_n_0
    SLICE_X63Y76         LUT4 (Prop_lut4_I0_O)        0.124     2.290 r  design_1_i/Frame_Clock_Divider_0/U0/o_clk_en_INST_0/O
                         net (fo=23, routed)          1.719     4.009    design_1_i/HUB75_driver_0/U0/i_clk_enable
    SLICE_X57Y72         LUT4 (Prop_lut4_I2_O)        0.152     4.161 r  design_1_i/HUB75_driver_0/U0/r_top_half_row[191]_i_1/O
                         net (fo=384, routed)         3.176     7.337    design_1_i/HUB75_driver_0/U0/r_top_half_row[191]_i_1_n_0
    SLICE_X49Y58         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_bottom_half_row_reg[55]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                    160.000   160.000 r  
    W5                                                0.000   160.000 r  clk (IN)
                         net (fo=0)                   0.000   160.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   161.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   162.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   155.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   156.914    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   157.005 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=528, routed)         1.440   158.444    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X49Y58         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_bottom_half_row_reg[55]/C
                         clock pessimism              0.562   159.006    
                         clock uncertainty           -0.126   158.880    
    SLICE_X49Y58         FDRE (Setup_fdre_C_CE)      -0.407   158.473    design_1_i/HUB75_driver_0/U0/r_bottom_half_row_reg[55]
  -------------------------------------------------------------------
                         required time                        158.473    
                         arrival time                          -7.337    
  -------------------------------------------------------------------
                         slack                                151.136    

Slack (MET) :             151.136ns  (required time - arrival time)
  Source:                 design_1_i/Frame_Clock_Divider_0/U0/counter_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/HUB75_driver_0/U0/r_bottom_half_row_reg[59]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            160.000ns  (clk_out2_design_1_clk_wiz_0_1 rise@160.000ns - clk_out2_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.237ns  (logic 1.042ns (12.651%)  route 7.195ns (87.349%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 158.444 - 160.000 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=528, routed)         1.612    -0.900    design_1_i/Frame_Clock_Divider_0/U0/i_clk
    SLICE_X64Y78         FDRE                                         r  design_1_i/Frame_Clock_Divider_0/U0/counter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y78         FDRE (Prop_fdre_C_Q)         0.518    -0.382 f  design_1_i/Frame_Clock_Divider_0/U0/counter_reg[27]/Q
                         net (fo=4, routed)           1.070     0.688    design_1_i/Frame_Clock_Divider_0/U0/counter_reg[27]
    SLICE_X63Y77         LUT6 (Prop_lut6_I2_O)        0.124     0.812 r  design_1_i/Frame_Clock_Divider_0/U0/o_clk_en_INST_0_i_6/O
                         net (fo=1, routed)           0.433     1.245    design_1_i/Frame_Clock_Divider_0/U0/o_clk_en_INST_0_i_6_n_0
    SLICE_X63Y77         LUT6 (Prop_lut6_I4_O)        0.124     1.369 r  design_1_i/Frame_Clock_Divider_0/U0/o_clk_en_INST_0_i_1/O
                         net (fo=1, routed)           0.797     2.166    design_1_i/Frame_Clock_Divider_0/U0/o_clk_en_INST_0_i_1_n_0
    SLICE_X63Y76         LUT4 (Prop_lut4_I0_O)        0.124     2.290 r  design_1_i/Frame_Clock_Divider_0/U0/o_clk_en_INST_0/O
                         net (fo=23, routed)          1.719     4.009    design_1_i/HUB75_driver_0/U0/i_clk_enable
    SLICE_X57Y72         LUT4 (Prop_lut4_I2_O)        0.152     4.161 r  design_1_i/HUB75_driver_0/U0/r_top_half_row[191]_i_1/O
                         net (fo=384, routed)         3.176     7.337    design_1_i/HUB75_driver_0/U0/r_top_half_row[191]_i_1_n_0
    SLICE_X49Y58         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_bottom_half_row_reg[59]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                    160.000   160.000 r  
    W5                                                0.000   160.000 r  clk (IN)
                         net (fo=0)                   0.000   160.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   161.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   162.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   155.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   156.914    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   157.005 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=528, routed)         1.440   158.444    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X49Y58         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_bottom_half_row_reg[59]/C
                         clock pessimism              0.562   159.006    
                         clock uncertainty           -0.126   158.880    
    SLICE_X49Y58         FDRE (Setup_fdre_C_CE)      -0.407   158.473    design_1_i/HUB75_driver_0/U0/r_bottom_half_row_reg[59]
  -------------------------------------------------------------------
                         required time                        158.473    
                         arrival time                          -7.337    
  -------------------------------------------------------------------
                         slack                                151.136    

Slack (MET) :             151.136ns  (required time - arrival time)
  Source:                 design_1_i/Frame_Clock_Divider_0/U0/counter_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/HUB75_driver_0/U0/r_bottom_half_row_reg[61]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            160.000ns  (clk_out2_design_1_clk_wiz_0_1 rise@160.000ns - clk_out2_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.237ns  (logic 1.042ns (12.651%)  route 7.195ns (87.349%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 158.444 - 160.000 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=528, routed)         1.612    -0.900    design_1_i/Frame_Clock_Divider_0/U0/i_clk
    SLICE_X64Y78         FDRE                                         r  design_1_i/Frame_Clock_Divider_0/U0/counter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y78         FDRE (Prop_fdre_C_Q)         0.518    -0.382 f  design_1_i/Frame_Clock_Divider_0/U0/counter_reg[27]/Q
                         net (fo=4, routed)           1.070     0.688    design_1_i/Frame_Clock_Divider_0/U0/counter_reg[27]
    SLICE_X63Y77         LUT6 (Prop_lut6_I2_O)        0.124     0.812 r  design_1_i/Frame_Clock_Divider_0/U0/o_clk_en_INST_0_i_6/O
                         net (fo=1, routed)           0.433     1.245    design_1_i/Frame_Clock_Divider_0/U0/o_clk_en_INST_0_i_6_n_0
    SLICE_X63Y77         LUT6 (Prop_lut6_I4_O)        0.124     1.369 r  design_1_i/Frame_Clock_Divider_0/U0/o_clk_en_INST_0_i_1/O
                         net (fo=1, routed)           0.797     2.166    design_1_i/Frame_Clock_Divider_0/U0/o_clk_en_INST_0_i_1_n_0
    SLICE_X63Y76         LUT4 (Prop_lut4_I0_O)        0.124     2.290 r  design_1_i/Frame_Clock_Divider_0/U0/o_clk_en_INST_0/O
                         net (fo=23, routed)          1.719     4.009    design_1_i/HUB75_driver_0/U0/i_clk_enable
    SLICE_X57Y72         LUT4 (Prop_lut4_I2_O)        0.152     4.161 r  design_1_i/HUB75_driver_0/U0/r_top_half_row[191]_i_1/O
                         net (fo=384, routed)         3.176     7.337    design_1_i/HUB75_driver_0/U0/r_top_half_row[191]_i_1_n_0
    SLICE_X48Y58         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_bottom_half_row_reg[61]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                    160.000   160.000 r  
    W5                                                0.000   160.000 r  clk (IN)
                         net (fo=0)                   0.000   160.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   161.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   162.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   155.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   156.914    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   157.005 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=528, routed)         1.440   158.444    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X48Y58         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_bottom_half_row_reg[61]/C
                         clock pessimism              0.562   159.006    
                         clock uncertainty           -0.126   158.880    
    SLICE_X48Y58         FDRE (Setup_fdre_C_CE)      -0.407   158.473    design_1_i/HUB75_driver_0/U0/r_bottom_half_row_reg[61]
  -------------------------------------------------------------------
                         required time                        158.473    
                         arrival time                          -7.337    
  -------------------------------------------------------------------
                         slack                                151.136    

Slack (MET) :             151.136ns  (required time - arrival time)
  Source:                 design_1_i/Frame_Clock_Divider_0/U0/counter_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/HUB75_driver_0/U0/r_bottom_half_row_reg[77]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            160.000ns  (clk_out2_design_1_clk_wiz_0_1 rise@160.000ns - clk_out2_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.237ns  (logic 1.042ns (12.651%)  route 7.195ns (87.349%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 158.444 - 160.000 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=528, routed)         1.612    -0.900    design_1_i/Frame_Clock_Divider_0/U0/i_clk
    SLICE_X64Y78         FDRE                                         r  design_1_i/Frame_Clock_Divider_0/U0/counter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y78         FDRE (Prop_fdre_C_Q)         0.518    -0.382 f  design_1_i/Frame_Clock_Divider_0/U0/counter_reg[27]/Q
                         net (fo=4, routed)           1.070     0.688    design_1_i/Frame_Clock_Divider_0/U0/counter_reg[27]
    SLICE_X63Y77         LUT6 (Prop_lut6_I2_O)        0.124     0.812 r  design_1_i/Frame_Clock_Divider_0/U0/o_clk_en_INST_0_i_6/O
                         net (fo=1, routed)           0.433     1.245    design_1_i/Frame_Clock_Divider_0/U0/o_clk_en_INST_0_i_6_n_0
    SLICE_X63Y77         LUT6 (Prop_lut6_I4_O)        0.124     1.369 r  design_1_i/Frame_Clock_Divider_0/U0/o_clk_en_INST_0_i_1/O
                         net (fo=1, routed)           0.797     2.166    design_1_i/Frame_Clock_Divider_0/U0/o_clk_en_INST_0_i_1_n_0
    SLICE_X63Y76         LUT4 (Prop_lut4_I0_O)        0.124     2.290 r  design_1_i/Frame_Clock_Divider_0/U0/o_clk_en_INST_0/O
                         net (fo=23, routed)          1.719     4.009    design_1_i/HUB75_driver_0/U0/i_clk_enable
    SLICE_X57Y72         LUT4 (Prop_lut4_I2_O)        0.152     4.161 r  design_1_i/HUB75_driver_0/U0/r_top_half_row[191]_i_1/O
                         net (fo=384, routed)         3.176     7.337    design_1_i/HUB75_driver_0/U0/r_top_half_row[191]_i_1_n_0
    SLICE_X49Y58         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_bottom_half_row_reg[77]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                    160.000   160.000 r  
    W5                                                0.000   160.000 r  clk (IN)
                         net (fo=0)                   0.000   160.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   161.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   162.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   155.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   156.914    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   157.005 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=528, routed)         1.440   158.444    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X49Y58         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_bottom_half_row_reg[77]/C
                         clock pessimism              0.562   159.006    
                         clock uncertainty           -0.126   158.880    
    SLICE_X49Y58         FDRE (Setup_fdre_C_CE)      -0.407   158.473    design_1_i/HUB75_driver_0/U0/r_bottom_half_row_reg[77]
  -------------------------------------------------------------------
                         required time                        158.473    
                         arrival time                          -7.337    
  -------------------------------------------------------------------
                         slack                                151.136    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 design_1_i/HUB75_driver_0/U0/FSM_onehot_r_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/HUB75_driver_0/U0/FSM_onehot_r_state_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_1 rise@0.000ns - clk_out2_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.141ns (50.177%)  route 0.140ns (49.823%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=528, routed)         0.556    -0.625    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X57Y72         FDRE                                         r  design_1_i/HUB75_driver_0/U0/FSM_onehot_r_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y72         FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  design_1_i/HUB75_driver_0/U0/FSM_onehot_r_state_reg[4]/Q
                         net (fo=4, routed)           0.140    -0.344    design_1_i/HUB75_driver_0/U0/r_row_count
    SLICE_X56Y72         FDSE                                         r  design_1_i/HUB75_driver_0/U0/FSM_onehot_r_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=528, routed)         0.821    -0.868    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X56Y72         FDSE                                         r  design_1_i/HUB75_driver_0/U0/FSM_onehot_r_state_reg[0]/C
                         clock pessimism              0.256    -0.612    
    SLICE_X56Y72         FDSE (Hold_fdse_C_D)         0.059    -0.553    design_1_i/HUB75_driver_0/U0/FSM_onehot_r_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.553    
                         arrival time                          -0.344    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 design_1_i/HUB75_driver_0/U0/r_col_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/HUB75_driver_0/U0/r_col_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_1 rise@0.000ns - clk_out2_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.186ns (53.472%)  route 0.162ns (46.528%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=528, routed)         0.555    -0.626    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X55Y70         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_col_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.485 r  design_1_i/HUB75_driver_0/U0/r_col_count_reg[2]/Q
                         net (fo=11, routed)          0.162    -0.323    design_1_i/HUB75_driver_0/U0/r_col_count_reg_n_0_[2]
    SLICE_X57Y69         LUT6 (Prop_lut6_I3_O)        0.045    -0.278 r  design_1_i/HUB75_driver_0/U0/r_col_count[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.278    design_1_i/HUB75_driver_0/U0/r_col_count[5]_i_1_n_0
    SLICE_X57Y69         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_col_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=528, routed)         0.824    -0.865    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X57Y69         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_col_count_reg[5]/C
                         clock pessimism              0.275    -0.590    
    SLICE_X57Y69         FDRE (Hold_fdre_C_D)         0.092    -0.498    design_1_i/HUB75_driver_0/U0/r_col_count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.498    
                         arrival time                          -0.278    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_1 rise@0.000ns - clk_out2_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.955%)  route 0.241ns (63.045%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.819ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=528, routed)         0.559    -0.622    <hidden>
    SLICE_X57Y68         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y68         FDCE (Prop_fdce_C_Q)         0.141    -0.481 r  <hidden>
                         net (fo=12, routed)          0.241    -0.241    <hidden>
    RAMB36_X2Y13         RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=528, routed)         0.870    -0.819    <hidden>
    RAMB36_X2Y13         RAMB36E1                                     r  <hidden>
                         clock pessimism              0.256    -0.564    
    RAMB36_X2Y13         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ENBWREN)
                                                      0.096    -0.468    <hidden>
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_1 rise@0.000ns - clk_out2_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.955%)  route 0.241ns (63.045%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=528, routed)         0.559    -0.622    <hidden>
    SLICE_X57Y68         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y68         FDCE (Prop_fdce_C_Q)         0.141    -0.481 r  <hidden>
                         net (fo=12, routed)          0.241    -0.241    <hidden>
    RAMB36_X2Y13         RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=528, routed)         0.868    -0.821    <hidden>
    RAMB36_X2Y13         RAMB36E1                                     r  <hidden>
                         clock pessimism              0.256    -0.566    
    RAMB36_X2Y13         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ENARDEN)
                                                      0.096    -0.470    <hidden>
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 design_1_i/HUB75_driver_0/U0/r_col_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/HUB75_driver_0/U0/r_col_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_1 rise@0.000ns - clk_out2_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.189ns (50.561%)  route 0.185ns (49.439%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=528, routed)         0.555    -0.626    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X55Y70         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_col_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.485 r  design_1_i/HUB75_driver_0/U0/r_col_count_reg[1]/Q
                         net (fo=11, routed)          0.185    -0.300    design_1_i/HUB75_driver_0/U0/r_col_count_reg_n_0_[1]
    SLICE_X57Y69         LUT5 (Prop_lut5_I2_O)        0.048    -0.252 r  design_1_i/HUB75_driver_0/U0/r_col_count[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.252    design_1_i/HUB75_driver_0/U0/r_col_count[4]_i_1_n_0
    SLICE_X57Y69         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_col_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=528, routed)         0.824    -0.865    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X57Y69         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_col_count_reg[4]/C
                         clock pessimism              0.275    -0.590    
    SLICE_X57Y69         FDRE (Hold_fdre_C_D)         0.107    -0.483    design_1_i/HUB75_driver_0/U0/r_col_count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.483    
                         arrival time                          -0.252    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 design_1_i/HUB75_driver_0/U0/FSM_onehot_r_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/HUB75_driver_0/U0/r_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_1 rise@0.000ns - clk_out2_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.173%)  route 0.157ns (45.827%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=528, routed)         0.556    -0.625    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X57Y72         FDRE                                         r  design_1_i/HUB75_driver_0/U0/FSM_onehot_r_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y72         FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  design_1_i/HUB75_driver_0/U0/FSM_onehot_r_state_reg[1]/Q
                         net (fo=6, routed)           0.157    -0.327    design_1_i/HUB75_driver_0/U0/r_clk
    SLICE_X57Y71         LUT4 (Prop_lut4_I0_O)        0.045    -0.282 r  design_1_i/HUB75_driver_0/U0/r_clk_i_1/O
                         net (fo=1, routed)           0.000    -0.282    design_1_i/HUB75_driver_0/U0/r_clk_i_1_n_0
    SLICE_X57Y71         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=528, routed)         0.822    -0.867    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X57Y71         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_clk_reg/C
                         clock pessimism              0.256    -0.611    
    SLICE_X57Y71         FDRE (Hold_fdre_C_D)         0.091    -0.520    design_1_i/HUB75_driver_0/U0/r_clk_reg
  -------------------------------------------------------------------
                         required time                          0.520    
                         arrival time                          -0.282    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 design_1_i/HUB75_driver_0/U0/r_col_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/HUB75_driver_0/U0/r_col_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_1 rise@0.000ns - clk_out2_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.161%)  route 0.185ns (49.839%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=528, routed)         0.555    -0.626    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X55Y70         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_col_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.485 r  design_1_i/HUB75_driver_0/U0/r_col_count_reg[1]/Q
                         net (fo=11, routed)          0.185    -0.300    design_1_i/HUB75_driver_0/U0/r_col_count_reg_n_0_[1]
    SLICE_X57Y69         LUT4 (Prop_lut4_I0_O)        0.045    -0.255 r  design_1_i/HUB75_driver_0/U0/r_col_count[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.255    design_1_i/HUB75_driver_0/U0/r_col_count[3]_i_1_n_0
    SLICE_X57Y69         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_col_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=528, routed)         0.824    -0.865    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X57Y69         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_col_count_reg[3]/C
                         clock pessimism              0.275    -0.590    
    SLICE_X57Y69         FDRE (Hold_fdre_C_D)         0.091    -0.499    design_1_i/HUB75_driver_0/U0/r_col_count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.499    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 design_1_i/HUB75_driver_0/U0/r_col_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/HUB75_driver_0/U0/r_col_count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_1 rise@0.000ns - clk_out2_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.557%)  route 0.155ns (45.443%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=528, routed)         0.557    -0.624    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X57Y70         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_col_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  design_1_i/HUB75_driver_0/U0/r_col_count_reg[6]/Q
                         net (fo=5, routed)           0.155    -0.328    design_1_i/HUB75_driver_0/U0/r_col_count_reg_n_0_[6]
    SLICE_X57Y70         LUT3 (Prop_lut3_I1_O)        0.045    -0.283 r  design_1_i/HUB75_driver_0/U0/r_col_count[7]_i_3/O
                         net (fo=1, routed)           0.000    -0.283    design_1_i/HUB75_driver_0/U0/r_col_count[7]_i_3_n_0
    SLICE_X57Y70         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_col_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=528, routed)         0.823    -0.866    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X57Y70         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_col_count_reg[7]/C
                         clock pessimism              0.242    -0.624    
    SLICE_X57Y70         FDRE (Hold_fdre_C_D)         0.092    -0.532    design_1_i/HUB75_driver_0/U0/r_col_count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.532    
                         arrival time                          -0.283    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 design_1_i/HUB75_driver_0/U0/r_row_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/HUB75_driver_0/U0/r_row_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_1 rise@0.000ns - clk_out2_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.184ns (50.355%)  route 0.181ns (49.645%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=528, routed)         0.584    -0.597    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X59Y69         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_row_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  design_1_i/HUB75_driver_0/U0/r_row_count_reg[1]/Q
                         net (fo=5, routed)           0.181    -0.275    design_1_i/HUB75_driver_0/U0/o_read_addr_top0[1]
    SLICE_X59Y69         LUT4 (Prop_lut4_I3_O)        0.043    -0.232 r  design_1_i/HUB75_driver_0/U0/r_row_count[3]_i_2/O
                         net (fo=1, routed)           0.000    -0.232    design_1_i/HUB75_driver_0/U0/r_row_count[3]_i_2_n_0
    SLICE_X59Y69         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_row_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=528, routed)         0.851    -0.838    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X59Y69         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_row_count_reg[3]/C
                         clock pessimism              0.241    -0.597    
    SLICE_X59Y69         FDRE (Hold_fdre_C_D)         0.107    -0.490    design_1_i/HUB75_driver_0/U0/r_row_count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 design_1_i/HUB75_driver_0/U0/r_row_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/HUB75_driver_0/U0/r_bitplane_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_1 rise@0.000ns - clk_out2_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.186ns (47.185%)  route 0.208ns (52.815%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=528, routed)         0.584    -0.597    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X59Y69         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_row_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  design_1_i/HUB75_driver_0/U0/r_row_count_reg[2]/Q
                         net (fo=4, routed)           0.208    -0.248    design_1_i/HUB75_driver_0/U0/o_read_addr_top0[2]
    SLICE_X60Y70         LUT6 (Prop_lut6_I2_O)        0.045    -0.203 r  design_1_i/HUB75_driver_0/U0/r_bitplane_count[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.203    design_1_i/HUB75_driver_0/U0/r_bitplane_count[0]_i_1_n_0
    SLICE_X60Y70         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_bitplane_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=528, routed)         0.850    -0.839    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X60Y70         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_bitplane_count_reg[0]/C
                         clock pessimism              0.255    -0.584    
    SLICE_X60Y70         FDRE (Hold_fdre_C_D)         0.120    -0.464    design_1_i/HUB75_driver_0/U0/r_bitplane_count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.203    
  -------------------------------------------------------------------
                         slack                                  0.261    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_design_1_clk_wiz_0_1
Waveform(ns):       { 0.000 80.000 }
Period(ns):         160.000
Sources:            { design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         160.000     157.424    RAMB18_X2Y22     <hidden>
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         160.000     157.424    RAMB18_X2Y22     <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         160.000     157.424    RAMB36_X1Y12     <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         160.000     157.424    RAMB36_X1Y12     <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         160.000     157.424    RAMB36_X1Y11     <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         160.000     157.424    RAMB36_X1Y11     <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         160.000     157.424    RAMB36_X1Y13     <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         160.000     157.424    RAMB36_X1Y13     <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         160.000     157.424    RAMB36_X2Y12     <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         160.000     157.424    RAMB36_X2Y12     <hidden>
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       160.000     53.360     MMCME2_ADV_X1Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X64Y72     design_1_i/Frame_Clock_Divider_0/U0/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X64Y72     design_1_i/Frame_Clock_Divider_0/U0/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X64Y74     design_1_i/Frame_Clock_Divider_0/U0/counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X64Y74     design_1_i/Frame_Clock_Divider_0/U0/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X64Y74     design_1_i/Frame_Clock_Divider_0/U0/counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X64Y74     design_1_i/Frame_Clock_Divider_0/U0/counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X64Y75     design_1_i/Frame_Clock_Divider_0/U0/counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X64Y75     design_1_i/Frame_Clock_Divider_0/U0/counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X64Y75     design_1_i/Frame_Clock_Divider_0/U0/counter_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X64Y75     design_1_i/Frame_Clock_Divider_0/U0/counter_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X64Y72     design_1_i/Frame_Clock_Divider_0/U0/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X64Y72     design_1_i/Frame_Clock_Divider_0/U0/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X64Y74     design_1_i/Frame_Clock_Divider_0/U0/counter_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X64Y74     design_1_i/Frame_Clock_Divider_0/U0/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X64Y74     design_1_i/Frame_Clock_Divider_0/U0/counter_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X64Y74     design_1_i/Frame_Clock_Divider_0/U0/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X64Y75     design_1_i/Frame_Clock_Divider_0/U0/counter_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X64Y75     design_1_i/Frame_Clock_Divider_0/U0/counter_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X64Y75     design_1_i/Frame_Clock_Divider_0/U0/counter_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X64Y75     design_1_i/Frame_Clock_Divider_0/U0/counter_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_1
  To Clock:  clkfbout_design_1_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    design_1_i/clk_wiz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_1
  To Clock:  clk_out1_design_1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        5.301ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.041ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.301ns  (required time - arrival time)
  Source:                 design_1_i/UART_RX_0/U0/r_Clk_Count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/UART_RX_0/U0/r_Clk_Count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.073ns  (logic 1.200ns (29.462%)  route 2.873ns (70.538%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 8.508 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         1.617    -0.895    design_1_i/UART_RX_0/U0/i_Clk
    SLICE_X3Y82          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y82          FDRE (Prop_fdre_C_Q)         0.419    -0.476 r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[3]/Q
                         net (fo=8, routed)           0.865     0.389    design_1_i/UART_RX_0/U0/r_Clk_Count_reg_n_0_[3]
    SLICE_X3Y84          LUT6 (Prop_lut6_I4_O)        0.299     0.688 r  design_1_i/UART_RX_0/U0/r_RX_DV_i_3/O
                         net (fo=4, routed)           0.736     1.424    design_1_i/UART_RX_0/U0/r_RX_DV_i_3_n_0
    SLICE_X3Y83          LUT5 (Prop_lut5_I4_O)        0.150     1.574 f  design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_6/O
                         net (fo=1, routed)           0.595     2.169    design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_6_n_0
    SLICE_X3Y84          LUT6 (Prop_lut6_I5_O)        0.332     2.501 r  design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_1/O
                         net (fo=4, routed)           0.677     3.178    design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_1_n_0
    SLICE_X2Y85          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         1.504     8.508    design_1_i/UART_RX_0/U0/i_Clk
    SLICE_X2Y85          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[7]/C
                         clock pessimism              0.576     9.084    
                         clock uncertainty           -0.081     9.004    
    SLICE_X2Y85          FDRE (Setup_fdre_C_R)       -0.524     8.480    design_1_i/UART_RX_0/U0/r_Clk_Count_reg[7]
  -------------------------------------------------------------------
                         required time                          8.480    
                         arrival time                          -3.178    
  -------------------------------------------------------------------
                         slack                                  5.301    

Slack (MET) :             5.301ns  (required time - arrival time)
  Source:                 design_1_i/UART_RX_0/U0/r_Clk_Count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/UART_RX_0/U0/r_Clk_Count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.073ns  (logic 1.200ns (29.462%)  route 2.873ns (70.538%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 8.508 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         1.617    -0.895    design_1_i/UART_RX_0/U0/i_Clk
    SLICE_X3Y82          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y82          FDRE (Prop_fdre_C_Q)         0.419    -0.476 r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[3]/Q
                         net (fo=8, routed)           0.865     0.389    design_1_i/UART_RX_0/U0/r_Clk_Count_reg_n_0_[3]
    SLICE_X3Y84          LUT6 (Prop_lut6_I4_O)        0.299     0.688 r  design_1_i/UART_RX_0/U0/r_RX_DV_i_3/O
                         net (fo=4, routed)           0.736     1.424    design_1_i/UART_RX_0/U0/r_RX_DV_i_3_n_0
    SLICE_X3Y83          LUT5 (Prop_lut5_I4_O)        0.150     1.574 f  design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_6/O
                         net (fo=1, routed)           0.595     2.169    design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_6_n_0
    SLICE_X3Y84          LUT6 (Prop_lut6_I5_O)        0.332     2.501 r  design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_1/O
                         net (fo=4, routed)           0.677     3.178    design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_1_n_0
    SLICE_X2Y85          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         1.504     8.508    design_1_i/UART_RX_0/U0/i_Clk
    SLICE_X2Y85          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[8]/C
                         clock pessimism              0.576     9.084    
                         clock uncertainty           -0.081     9.004    
    SLICE_X2Y85          FDRE (Setup_fdre_C_R)       -0.524     8.480    design_1_i/UART_RX_0/U0/r_Clk_Count_reg[8]
  -------------------------------------------------------------------
                         required time                          8.480    
                         arrival time                          -3.178    
  -------------------------------------------------------------------
                         slack                                  5.301    

Slack (MET) :             5.301ns  (required time - arrival time)
  Source:                 design_1_i/UART_RX_0/U0/r_Clk_Count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/UART_RX_0/U0/r_Clk_Count_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.073ns  (logic 1.200ns (29.462%)  route 2.873ns (70.538%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 8.508 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         1.617    -0.895    design_1_i/UART_RX_0/U0/i_Clk
    SLICE_X3Y82          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y82          FDRE (Prop_fdre_C_Q)         0.419    -0.476 r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[3]/Q
                         net (fo=8, routed)           0.865     0.389    design_1_i/UART_RX_0/U0/r_Clk_Count_reg_n_0_[3]
    SLICE_X3Y84          LUT6 (Prop_lut6_I4_O)        0.299     0.688 r  design_1_i/UART_RX_0/U0/r_RX_DV_i_3/O
                         net (fo=4, routed)           0.736     1.424    design_1_i/UART_RX_0/U0/r_RX_DV_i_3_n_0
    SLICE_X3Y83          LUT5 (Prop_lut5_I4_O)        0.150     1.574 f  design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_6/O
                         net (fo=1, routed)           0.595     2.169    design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_6_n_0
    SLICE_X3Y84          LUT6 (Prop_lut6_I5_O)        0.332     2.501 r  design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_1/O
                         net (fo=4, routed)           0.677     3.178    design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_1_n_0
    SLICE_X2Y85          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         1.504     8.508    design_1_i/UART_RX_0/U0/i_Clk
    SLICE_X2Y85          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[9]/C
                         clock pessimism              0.576     9.084    
                         clock uncertainty           -0.081     9.004    
    SLICE_X2Y85          FDRE (Setup_fdre_C_R)       -0.524     8.480    design_1_i/UART_RX_0/U0/r_Clk_Count_reg[9]
  -------------------------------------------------------------------
                         required time                          8.480    
                         arrival time                          -3.178    
  -------------------------------------------------------------------
                         slack                                  5.301    

Slack (MET) :             5.440ns  (required time - arrival time)
  Source:                 design_1_i/UART_RX_0/U0/r_Clk_Count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/UART_RX_0/U0/r_Clk_Count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.933ns  (logic 1.200ns (30.509%)  route 2.733ns (69.491%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 8.507 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         1.617    -0.895    design_1_i/UART_RX_0/U0/i_Clk
    SLICE_X3Y82          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y82          FDRE (Prop_fdre_C_Q)         0.419    -0.476 r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[3]/Q
                         net (fo=8, routed)           0.865     0.389    design_1_i/UART_RX_0/U0/r_Clk_Count_reg_n_0_[3]
    SLICE_X3Y84          LUT6 (Prop_lut6_I4_O)        0.299     0.688 r  design_1_i/UART_RX_0/U0/r_RX_DV_i_3/O
                         net (fo=4, routed)           0.736     1.424    design_1_i/UART_RX_0/U0/r_RX_DV_i_3_n_0
    SLICE_X3Y83          LUT5 (Prop_lut5_I4_O)        0.150     1.574 f  design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_6/O
                         net (fo=1, routed)           0.595     2.169    design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_6_n_0
    SLICE_X3Y84          LUT6 (Prop_lut6_I5_O)        0.332     2.501 r  design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_1/O
                         net (fo=4, routed)           0.537     3.038    design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_1_n_0
    SLICE_X2Y84          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         1.503     8.507    design_1_i/UART_RX_0/U0/i_Clk
    SLICE_X2Y84          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[5]/C
                         clock pessimism              0.576     9.083    
                         clock uncertainty           -0.081     9.003    
    SLICE_X2Y84          FDRE (Setup_fdre_C_R)       -0.524     8.479    design_1_i/UART_RX_0/U0/r_Clk_Count_reg[5]
  -------------------------------------------------------------------
                         required time                          8.479    
                         arrival time                          -3.038    
  -------------------------------------------------------------------
                         slack                                  5.440    

Slack (MET) :             5.627ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.034ns  (logic 1.865ns (46.237%)  route 2.169ns (53.763%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 8.502 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         1.614    -0.898    <hidden>
    SLICE_X2Y80          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y80          FDRE (Prop_fdre_C_Q)         0.518    -0.380 r  <hidden>
                         net (fo=6, routed)           0.984     0.604    <hidden>
    SLICE_X1Y78          LUT4 (Prop_lut4_I3_O)        0.124     0.728 r  <hidden>
                         net (fo=1, routed)           0.000     0.728    <hidden>
    SLICE_X1Y78          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.278 r  <hidden>
                         net (fo=1, routed)           0.000     1.278    <hidden>
    SLICE_X1Y79          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.549 r  <hidden>
                         net (fo=1, routed)           0.602     2.151    <hidden>
    SLICE_X2Y80          LUT5 (Prop_lut5_I1_O)        0.402     2.553 r  <hidden>
                         net (fo=2, routed)           0.583     3.136    <hidden>
    SLICE_X2Y79          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         1.498     8.502    <hidden>
    SLICE_X2Y79          FDRE                                         r  <hidden>
                         clock pessimism              0.576     9.078    
                         clock uncertainty           -0.081     8.998    
    SLICE_X2Y79          FDRE (Setup_fdre_C_D)       -0.235     8.763    <hidden>
  -------------------------------------------------------------------
                         required time                          8.763    
                         arrival time                          -3.136    
  -------------------------------------------------------------------
                         slack                                  5.627    

Slack (MET) :             5.816ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.844ns  (logic 1.865ns (48.513%)  route 1.979ns (51.487%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 8.502 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         1.614    -0.898    <hidden>
    SLICE_X2Y80          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y80          FDRE (Prop_fdre_C_Q)         0.518    -0.380 r  <hidden>
                         net (fo=6, routed)           0.984     0.604    <hidden>
    SLICE_X1Y78          LUT4 (Prop_lut4_I3_O)        0.124     0.728 r  <hidden>
                         net (fo=1, routed)           0.000     0.728    <hidden>
    SLICE_X1Y78          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.278 r  <hidden>
                         net (fo=1, routed)           0.000     1.278    <hidden>
    SLICE_X1Y79          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.549 r  <hidden>
                         net (fo=1, routed)           0.602     2.151    <hidden>
    SLICE_X2Y80          LUT5 (Prop_lut5_I1_O)        0.402     2.553 r  <hidden>
                         net (fo=2, routed)           0.394     2.946    <hidden>
    SLICE_X2Y79          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         1.498     8.502    <hidden>
    SLICE_X2Y79          FDRE                                         r  <hidden>
                         clock pessimism              0.576     9.078    
                         clock uncertainty           -0.081     8.998    
    SLICE_X2Y79          FDRE (Setup_fdre_C_D)       -0.235     8.763    <hidden>
  -------------------------------------------------------------------
                         required time                          8.763    
                         arrival time                          -2.946    
  -------------------------------------------------------------------
                         slack                                  5.816    

Slack (MET) :             5.896ns  (required time - arrival time)
  Source:                 design_1_i/UART_RX_0/U0/r_Clk_Count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/UART_RX_0/U0/r_Clk_Count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.570ns  (logic 1.126ns (31.542%)  route 2.444ns (68.458%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 8.505 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         1.618    -0.894    design_1_i/UART_RX_0/U0/i_Clk
    SLICE_X2Y83          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y83          FDRE (Prop_fdre_C_Q)         0.518    -0.376 r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[2]/Q
                         net (fo=11, routed)          0.862     0.486    design_1_i/UART_RX_0/U0/r_Clk_Count_reg_n_0_[2]
    SLICE_X2Y82          LUT4 (Prop_lut4_I1_O)        0.153     0.639 r  design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_7/O
                         net (fo=1, routed)           0.692     1.331    design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_7_n_0
    SLICE_X2Y82          LUT6 (Prop_lut6_I3_O)        0.331     1.662 r  design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_2/O
                         net (fo=12, routed)          0.362     2.024    design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_2_n_0
    SLICE_X2Y83          LUT4 (Prop_lut4_I0_O)        0.124     2.148 r  design_1_i/UART_RX_0/U0/r_Clk_Count[4]_i_1/O
                         net (fo=2, routed)           0.528     2.676    design_1_i/UART_RX_0/U0/r_Clk_Count[4]_i_1_n_0
    SLICE_X3Y82          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         1.501     8.505    design_1_i/UART_RX_0/U0/i_Clk
    SLICE_X3Y82          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[3]/C
                         clock pessimism              0.576     9.081    
                         clock uncertainty           -0.081     9.001    
    SLICE_X3Y82          FDRE (Setup_fdre_C_R)       -0.429     8.572    design_1_i/UART_RX_0/U0/r_Clk_Count_reg[3]
  -------------------------------------------------------------------
                         required time                          8.572    
                         arrival time                          -2.676    
  -------------------------------------------------------------------
                         slack                                  5.896    

Slack (MET) :             5.896ns  (required time - arrival time)
  Source:                 design_1_i/UART_RX_0/U0/r_Clk_Count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/UART_RX_0/U0/r_Clk_Count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.570ns  (logic 1.126ns (31.542%)  route 2.444ns (68.458%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 8.505 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         1.618    -0.894    design_1_i/UART_RX_0/U0/i_Clk
    SLICE_X2Y83          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y83          FDRE (Prop_fdre_C_Q)         0.518    -0.376 r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[2]/Q
                         net (fo=11, routed)          0.862     0.486    design_1_i/UART_RX_0/U0/r_Clk_Count_reg_n_0_[2]
    SLICE_X2Y82          LUT4 (Prop_lut4_I1_O)        0.153     0.639 r  design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_7/O
                         net (fo=1, routed)           0.692     1.331    design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_7_n_0
    SLICE_X2Y82          LUT6 (Prop_lut6_I3_O)        0.331     1.662 r  design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_2/O
                         net (fo=12, routed)          0.362     2.024    design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_2_n_0
    SLICE_X2Y83          LUT4 (Prop_lut4_I0_O)        0.124     2.148 r  design_1_i/UART_RX_0/U0/r_Clk_Count[4]_i_1/O
                         net (fo=2, routed)           0.528     2.676    design_1_i/UART_RX_0/U0/r_Clk_Count[4]_i_1_n_0
    SLICE_X3Y82          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         1.501     8.505    design_1_i/UART_RX_0/U0/i_Clk
    SLICE_X3Y82          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[4]/C
                         clock pessimism              0.576     9.081    
                         clock uncertainty           -0.081     9.001    
    SLICE_X3Y82          FDRE (Setup_fdre_C_R)       -0.429     8.572    design_1_i/UART_RX_0/U0/r_Clk_Count_reg[4]
  -------------------------------------------------------------------
                         required time                          8.572    
                         arrival time                          -2.676    
  -------------------------------------------------------------------
                         slack                                  5.896    

Slack (MET) :             6.073ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.755ns  (logic 1.891ns (50.360%)  route 1.864ns (49.640%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 8.502 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         1.609    -0.903    <hidden>
    SLICE_X5Y78          FDSE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y78          FDSE (Prop_fdse_C_Q)         0.419    -0.484 r  <hidden>
                         net (fo=2, routed)           0.811     0.327    <hidden>
    SLICE_X4Y78          LUT4 (Prop_lut4_I0_O)        0.296     0.623 r  <hidden>
                         net (fo=1, routed)           0.000     0.623    <hidden>
    SLICE_X4Y78          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.155 r  <hidden>
                         net (fo=1, routed)           0.000     1.155    <hidden>
    SLICE_X4Y79          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.426 r  <hidden>
                         net (fo=1, routed)           0.601     2.027    <hidden>
    SLICE_X2Y79          LUT6 (Prop_lut6_I0_O)        0.373     2.400 r  <hidden>
                         net (fo=2, routed)           0.452     2.852    <hidden>
    SLICE_X2Y79          FDSE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         1.498     8.502    <hidden>
    SLICE_X2Y79          FDSE                                         r  <hidden>
                         clock pessimism              0.562     9.064    
                         clock uncertainty           -0.081     8.984    
    SLICE_X2Y79          FDSE (Setup_fdse_C_D)       -0.058     8.926    <hidden>
  -------------------------------------------------------------------
                         required time                          8.926    
                         arrival time                          -2.852    
  -------------------------------------------------------------------
                         slack                                  6.073    

Slack (MET) :             6.522ns  (required time - arrival time)
  Source:                 design_1_i/UART_RX_0/U0/r_Clk_Count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/UART_RX_0/U0/r_Clk_Count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.167ns  (logic 1.002ns (31.634%)  route 2.165ns (68.366%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 8.505 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         1.618    -0.894    design_1_i/UART_RX_0/U0/i_Clk
    SLICE_X2Y83          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y83          FDRE (Prop_fdre_C_Q)         0.518    -0.376 r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[2]/Q
                         net (fo=11, routed)          0.862     0.486    design_1_i/UART_RX_0/U0/r_Clk_Count_reg_n_0_[2]
    SLICE_X2Y82          LUT4 (Prop_lut4_I1_O)        0.153     0.639 r  design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_7/O
                         net (fo=1, routed)           0.692     1.331    design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_7_n_0
    SLICE_X2Y82          LUT6 (Prop_lut6_I3_O)        0.331     1.662 r  design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_2/O
                         net (fo=12, routed)          0.612     2.274    design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_2_n_0
    SLICE_X3Y82          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         1.501     8.505    design_1_i/UART_RX_0/U0/i_Clk
    SLICE_X3Y82          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[3]/C
                         clock pessimism              0.576     9.081    
                         clock uncertainty           -0.081     9.001    
    SLICE_X3Y82          FDRE (Setup_fdre_C_CE)      -0.205     8.796    design_1_i/UART_RX_0/U0/r_Clk_Count_reg[3]
  -------------------------------------------------------------------
                         required time                          8.796    
                         arrival time                          -2.274    
  -------------------------------------------------------------------
                         slack                                  6.522    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         0.579    -0.602    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X7Y76          FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y76          FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056    -0.405    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/Q
    SLICE_X7Y76          FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         0.846    -0.843    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X7Y76          FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.241    -0.602    
                         clock uncertainty            0.081    -0.522    
    SLICE_X7Y76          FDRE (Hold_fdre_C_D)         0.075    -0.447    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.447    
                         arrival time                          -0.405    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_0/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/proc_sys_reset_0/U0/EXT_LPF/EXT_LPF[3].exr_lpf_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         0.579    -0.602    design_1_i/proc_sys_reset_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X7Y76          FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y76          FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/Q
                         net (fo=2, routed)           0.067    -0.394    design_1_i/proc_sys_reset_0/U0/EXT_LPF/p_1_in4_in
    SLICE_X7Y76          FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/EXT_LPF[3].exr_lpf_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         0.846    -0.843    design_1_i/proc_sys_reset_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X7Y76          FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/EXT_LPF[3].exr_lpf_reg[3]/C
                         clock pessimism              0.241    -0.602    
                         clock uncertainty            0.081    -0.522    
    SLICE_X7Y76          FDRE (Hold_fdre_C_D)         0.078    -0.444    design_1_i/proc_sys_reset_0/U0/EXT_LPF/EXT_LPF[3].exr_lpf_reg[3]
  -------------------------------------------------------------------
                         required time                          0.444    
                         arrival time                          -0.394    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/proc_sys_reset_0/U0/SEQ/pr_dec_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.186ns (71.834%)  route 0.073ns (28.166%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         0.579    -0.602    design_1_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X4Y73          FDRE                                         r  design_1_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y73          FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  design_1_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/Q
                         net (fo=5, routed)           0.073    -0.388    design_1_i/proc_sys_reset_0/U0/SEQ/seq_cnt[3]
    SLICE_X5Y73          LUT4 (Prop_lut4_I1_O)        0.045    -0.343 r  design_1_i/proc_sys_reset_0/U0/SEQ/pr_dec[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.343    design_1_i/proc_sys_reset_0/U0/SEQ/p_3_out[0]
    SLICE_X5Y73          FDRE                                         r  design_1_i/proc_sys_reset_0/U0/SEQ/pr_dec_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         0.846    -0.843    design_1_i/proc_sys_reset_0/U0/SEQ/slowest_sync_clk
    SLICE_X5Y73          FDRE                                         r  design_1_i/proc_sys_reset_0/U0/SEQ/pr_dec_reg[0]/C
                         clock pessimism              0.254    -0.589    
                         clock uncertainty            0.081    -0.509    
    SLICE_X5Y73          FDRE (Hold_fdre_C_D)         0.092    -0.417    design_1_i/proc_sys_reset_0/U0/SEQ/pr_dec_reg[0]
  -------------------------------------------------------------------
                         required time                          0.417    
                         arrival time                          -0.343    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         0.579    -0.602    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X6Y76          FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y76          FDRE (Prop_fdre_C_Q)         0.164    -0.438 r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056    -0.382    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/Q
    SLICE_X6Y76          FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         0.846    -0.843    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X6Y76          FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.241    -0.602    
                         clock uncertainty            0.081    -0.522    
    SLICE_X6Y76          FDRE (Hold_fdre_C_D)         0.060    -0.462    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.382    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.164ns (70.995%)  route 0.067ns (29.005%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         0.579    -0.602    design_1_i/proc_sys_reset_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X6Y76          FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y76          FDRE (Prop_fdre_C_Q)         0.164    -0.438 r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/Q
                         net (fo=2, routed)           0.067    -0.371    design_1_i/proc_sys_reset_0/U0/EXT_LPF/p_1_in
    SLICE_X6Y76          FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         0.846    -0.843    design_1_i/proc_sys_reset_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X6Y76          FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/C
                         clock pessimism              0.241    -0.602    
                         clock uncertainty            0.081    -0.522    
    SLICE_X6Y76          FDRE (Hold_fdre_C_D)         0.064    -0.458    design_1_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                          -0.371    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/proc_sys_reset_0/U0/SEQ/core_dec_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.367%)  route 0.086ns (31.633%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         0.579    -0.602    design_1_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X4Y73          FDRE                                         r  design_1_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y73          FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  design_1_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/Q
                         net (fo=7, routed)           0.086    -0.375    design_1_i/proc_sys_reset_0/U0/SEQ/seq_cnt[0]
    SLICE_X5Y73          LUT4 (Prop_lut4_I1_O)        0.045    -0.330 r  design_1_i/proc_sys_reset_0/U0/SEQ/pr_dec0/O
                         net (fo=1, routed)           0.000    -0.330    design_1_i/proc_sys_reset_0/U0/SEQ/pr_dec0__0
    SLICE_X5Y73          FDRE                                         r  design_1_i/proc_sys_reset_0/U0/SEQ/core_dec_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         0.846    -0.843    design_1_i/proc_sys_reset_0/U0/SEQ/slowest_sync_clk
    SLICE_X5Y73          FDRE                                         r  design_1_i/proc_sys_reset_0/U0/SEQ/core_dec_reg[1]/C
                         clock pessimism              0.254    -0.589    
                         clock uncertainty            0.081    -0.509    
    SLICE_X5Y73          FDRE (Hold_fdre_C_D)         0.092    -0.417    design_1_i/proc_sys_reset_0/U0/SEQ/core_dec_reg[1]
  -------------------------------------------------------------------
                         required time                          0.417    
                         arrival time                          -0.330    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_0/U0/SEQ/core_dec_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/proc_sys_reset_0/U0/SEQ/Core_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.755%)  route 0.097ns (34.245%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         0.578    -0.603    design_1_i/proc_sys_reset_0/U0/SEQ/slowest_sync_clk
    SLICE_X5Y74          FDRE                                         r  design_1_i/proc_sys_reset_0/U0/SEQ/core_dec_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y74          FDRE (Prop_fdre_C_Q)         0.141    -0.462 f  design_1_i/proc_sys_reset_0/U0/SEQ/core_dec_reg[2]/Q
                         net (fo=1, routed)           0.097    -0.365    design_1_i/proc_sys_reset_0/U0/SEQ/p_0_in
    SLICE_X4Y74          LUT2 (Prop_lut2_I1_O)        0.045    -0.320 r  design_1_i/proc_sys_reset_0/U0/SEQ/Core_i_1/O
                         net (fo=1, routed)           0.000    -0.320    design_1_i/proc_sys_reset_0/U0/SEQ/Core_i_1_n_0
    SLICE_X4Y74          FDSE                                         r  design_1_i/proc_sys_reset_0/U0/SEQ/Core_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         0.845    -0.844    design_1_i/proc_sys_reset_0/U0/SEQ/slowest_sync_clk
    SLICE_X4Y74          FDSE                                         r  design_1_i/proc_sys_reset_0/U0/SEQ/Core_reg/C
                         clock pessimism              0.254    -0.590    
                         clock uncertainty            0.081    -0.510    
    SLICE_X4Y74          FDSE (Hold_fdse_C_D)         0.091    -0.419    design_1_i/proc_sys_reset_0/U0/SEQ/Core_reg
  -------------------------------------------------------------------
                         required time                          0.419    
                         arrival time                          -0.320    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/proc_sys_reset_0/U0/EXT_LPF/lpf_asr_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.246ns (81.065%)  route 0.057ns (18.935%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         0.579    -0.602    design_1_i/proc_sys_reset_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X6Y76          FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y76          FDRE (Prop_fdre_C_Q)         0.148    -0.454 r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/Q
                         net (fo=1, routed)           0.057    -0.397    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/asr_lpf[0]
    SLICE_X6Y76          LUT5 (Prop_lut5_I4_O)        0.098    -0.299 r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/lpf_asr_i_1/O
                         net (fo=1, routed)           0.000    -0.299    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX_n_0
    SLICE_X6Y76          FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/lpf_asr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         0.846    -0.843    design_1_i/proc_sys_reset_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X6Y76          FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/lpf_asr_reg/C
                         clock pessimism              0.241    -0.602    
                         clock uncertainty            0.081    -0.522    
    SLICE_X6Y76          FDRE (Hold_fdre_C_D)         0.121    -0.401    design_1_i/proc_sys_reset_0/U0/EXT_LPF/lpf_asr_reg
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                          -0.299    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_0/U0/EXT_LPF/EXT_LPF[3].exr_lpf_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/proc_sys_reset_0/U0/EXT_LPF/lpf_exr_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.226ns (81.235%)  route 0.052ns (18.765%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         0.579    -0.602    design_1_i/proc_sys_reset_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X7Y76          FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/EXT_LPF[3].exr_lpf_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y76          FDRE (Prop_fdre_C_Q)         0.128    -0.474 r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/EXT_LPF[3].exr_lpf_reg[3]/Q
                         net (fo=1, routed)           0.052    -0.422    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/exr_lpf[0]
    SLICE_X7Y76          LUT5 (Prop_lut5_I4_O)        0.098    -0.324 r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/lpf_exr_i_1/O
                         net (fo=1, routed)           0.000    -0.324    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT_n_0
    SLICE_X7Y76          FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/lpf_exr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         0.846    -0.843    design_1_i/proc_sys_reset_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X7Y76          FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/lpf_exr_reg/C
                         clock pessimism              0.241    -0.602    
                         clock uncertainty            0.081    -0.522    
    SLICE_X7Y76          FDRE (Hold_fdre_C_D)         0.092    -0.430    design_1_i/proc_sys_reset_0/U0/EXT_LPF/lpf_exr_reg
  -------------------------------------------------------------------
                         required time                          0.430    
                         arrival time                          -0.324    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         0.582    -0.599    <hidden>
    SLICE_X5Y79          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y79          FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  <hidden>
                         net (fo=3, routed)           0.116    -0.342    <hidden>
    SLICE_X5Y79          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         0.850    -0.839    <hidden>
    SLICE_X5Y79          FDRE                                         r  <hidden>
                         clock pessimism              0.240    -0.599    
                         clock uncertainty            0.081    -0.519    
    SLICE_X5Y79          FDRE (Hold_fdre_C_D)         0.070    -0.449    <hidden>
  -------------------------------------------------------------------
                         required time                          0.449    
                         arrival time                          -0.342    
  -------------------------------------------------------------------
                         slack                                  0.107    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_design_1_clk_wiz_0_1
  To Clock:  clk_out2_design_1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack      148.838ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.079ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             148.838ns  (required time - arrival time)
  Source:                 design_1_i/HUB75_driver_0/U0/r_col_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/HUB75_driver_0/U0/o_rgb_0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            160.000ns  (clk_out2_design_1_clk_wiz_0 rise@160.000ns - clk_out2_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.091ns  (logic 3.374ns (30.421%)  route 7.717ns (69.579%))
  Logic Levels:           11  (CARRY4=3 LUT2=2 LUT5=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 158.439 - 160.000 ) 
    Source Clock Delay      (SCD):    -0.966ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=528, routed)         1.546    -0.966    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X55Y70         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_col_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y70         FDRE (Prop_fdre_C_Q)         0.456    -0.510 r  design_1_i/HUB75_driver_0/U0/r_col_count_reg[0]/Q
                         net (fo=12, routed)          1.102     0.592    design_1_i/HUB75_driver_0/U0/r_col_count_reg_n_0_[0]
    SLICE_X56Y69         LUT2 (Prop_lut2_I0_O)        0.124     0.716 r  design_1_i/HUB75_driver_0/U0/o_rgb_03_carry_i_2/O
                         net (fo=1, routed)           0.000     0.716    design_1_i/HUB75_driver_0/U0/o_rgb_03_carry_i_2_n_0
    SLICE_X56Y69         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     1.096 r  design_1_i/HUB75_driver_0/U0/o_rgb_03_carry/CO[3]
                         net (fo=1, routed)           0.000     1.096    design_1_i/HUB75_driver_0/U0/o_rgb_03_carry_n_0
    SLICE_X56Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.419 f  design_1_i/HUB75_driver_0/U0/o_rgb_03_carry__0/O[1]
                         net (fo=2, routed)           0.974     2.393    design_1_i/HUB75_driver_0/U0/o_rgb_03[5]
    SLICE_X57Y68         LUT6 (Prop_lut6_I5_O)        0.306     2.699 r  design_1_i/HUB75_driver_0/U0/o_rgb_01__5_carry__0_i_4/O
                         net (fo=2, routed)           0.530     3.229    design_1_i/HUB75_driver_0/U0/o_rgb_01__5_carry__0_i_4_n_0
    SLICE_X56Y68         LUT2 (Prop_lut2_I0_O)        0.124     3.353 r  design_1_i/HUB75_driver_0/U0/o_rgb_01__5_carry__0_i_2/O
                         net (fo=1, routed)           0.000     3.353    design_1_i/HUB75_driver_0/U0/o_rgb_01__5_carry__0_i_2_n_0
    SLICE_X56Y68         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     3.931 r  design_1_i/HUB75_driver_0/U0/o_rgb_01__5_carry__0/O[2]
                         net (fo=128, routed)         2.957     6.887    design_1_i/HUB75_driver_0/U0/o_rgb_01__5_carry__0_n_5
    SLICE_X49Y62         LUT5 (Prop_lut5_I3_O)        0.301     7.188 r  design_1_i/HUB75_driver_0/U0/o_rgb_0[2]_i_91/O
                         net (fo=1, routed)           0.000     7.188    design_1_i/HUB75_driver_0/U0/o_rgb_0[2]_i_91_n_0
    SLICE_X49Y62         MUXF7 (Prop_muxf7_I0_O)      0.238     7.426 r  design_1_i/HUB75_driver_0/U0/o_rgb_0_reg[2]_i_47/O
                         net (fo=1, routed)           0.000     7.426    design_1_i/HUB75_driver_0/U0/o_rgb_0_reg[2]_i_47_n_0
    SLICE_X49Y62         MUXF8 (Prop_muxf8_I0_O)      0.104     7.530 r  design_1_i/HUB75_driver_0/U0/o_rgb_0_reg[2]_i_17/O
                         net (fo=2, routed)           1.160     8.691    design_1_i/HUB75_driver_0/U0/o_rgb_0_reg[2]_i_17_n_0
    SLICE_X55Y65         LUT6 (Prop_lut6_I0_O)        0.316     9.007 r  design_1_i/HUB75_driver_0/U0/o_rgb_0[1]_i_2/O
                         net (fo=2, routed)           0.995    10.001    design_1_i/HUB75_driver_0/U0/o_rgb_0[1]_i_2_n_0
    SLICE_X54Y66         LUT6 (Prop_lut6_I5_O)        0.124    10.125 r  design_1_i/HUB75_driver_0/U0/o_rgb_0[0]_i_1/O
                         net (fo=1, routed)           0.000    10.125    design_1_i/HUB75_driver_0/U0/o_rgb_0[0]_i_1_n_0
    SLICE_X54Y66         FDRE                                         r  design_1_i/HUB75_driver_0/U0/o_rgb_0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                    160.000   160.000 r  
    W5                                                0.000   160.000 r  clk (IN)
                         net (fo=0)                   0.000   160.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   161.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   162.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   155.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   156.914    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   157.005 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=528, routed)         1.435   158.439    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X54Y66         FDRE                                         r  design_1_i/HUB75_driver_0/U0/o_rgb_0_reg[0]/C
                         clock pessimism              0.576   159.015    
                         clock uncertainty           -0.130   158.885    
    SLICE_X54Y66         FDRE (Setup_fdre_C_D)        0.079   158.964    design_1_i/HUB75_driver_0/U0/o_rgb_0_reg[0]
  -------------------------------------------------------------------
                         required time                        158.964    
                         arrival time                         -10.125    
  -------------------------------------------------------------------
                         slack                                148.838    

Slack (MET) :             149.029ns  (required time - arrival time)
  Source:                 design_1_i/HUB75_driver_0/U0/r_col_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/HUB75_driver_0/U0/o_rgb_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            160.000ns  (clk_out2_design_1_clk_wiz_0 rise@160.000ns - clk_out2_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.888ns  (logic 3.374ns (30.989%)  route 7.514ns (69.011%))
  Logic Levels:           11  (CARRY4=3 LUT2=2 LUT5=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 158.440 - 160.000 ) 
    Source Clock Delay      (SCD):    -0.966ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=528, routed)         1.546    -0.966    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X55Y70         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_col_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y70         FDRE (Prop_fdre_C_Q)         0.456    -0.510 r  design_1_i/HUB75_driver_0/U0/r_col_count_reg[0]/Q
                         net (fo=12, routed)          1.102     0.592    design_1_i/HUB75_driver_0/U0/r_col_count_reg_n_0_[0]
    SLICE_X56Y69         LUT2 (Prop_lut2_I0_O)        0.124     0.716 r  design_1_i/HUB75_driver_0/U0/o_rgb_03_carry_i_2/O
                         net (fo=1, routed)           0.000     0.716    design_1_i/HUB75_driver_0/U0/o_rgb_03_carry_i_2_n_0
    SLICE_X56Y69         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     1.096 r  design_1_i/HUB75_driver_0/U0/o_rgb_03_carry/CO[3]
                         net (fo=1, routed)           0.000     1.096    design_1_i/HUB75_driver_0/U0/o_rgb_03_carry_n_0
    SLICE_X56Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.419 f  design_1_i/HUB75_driver_0/U0/o_rgb_03_carry__0/O[1]
                         net (fo=2, routed)           0.974     2.393    design_1_i/HUB75_driver_0/U0/o_rgb_03[5]
    SLICE_X57Y68         LUT6 (Prop_lut6_I5_O)        0.306     2.699 r  design_1_i/HUB75_driver_0/U0/o_rgb_01__5_carry__0_i_4/O
                         net (fo=2, routed)           0.530     3.229    design_1_i/HUB75_driver_0/U0/o_rgb_01__5_carry__0_i_4_n_0
    SLICE_X56Y68         LUT2 (Prop_lut2_I0_O)        0.124     3.353 r  design_1_i/HUB75_driver_0/U0/o_rgb_01__5_carry__0_i_2/O
                         net (fo=1, routed)           0.000     3.353    design_1_i/HUB75_driver_0/U0/o_rgb_01__5_carry__0_i_2_n_0
    SLICE_X56Y68         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     3.931 r  design_1_i/HUB75_driver_0/U0/o_rgb_01__5_carry__0/O[2]
                         net (fo=128, routed)         2.999     6.930    design_1_i/HUB75_driver_0/U0/o_rgb_01__5_carry__0_n_5
    SLICE_X50Y61         LUT5 (Prop_lut5_I3_O)        0.301     7.231 r  design_1_i/HUB75_driver_0/U0/o_rgb_1[2]_i_102/O
                         net (fo=1, routed)           0.000     7.231    design_1_i/HUB75_driver_0/U0/o_rgb_1[2]_i_102_n_0
    SLICE_X50Y61         MUXF7 (Prop_muxf7_I0_O)      0.241     7.472 r  design_1_i/HUB75_driver_0/U0/o_rgb_1_reg[2]_i_52/O
                         net (fo=1, routed)           0.000     7.472    design_1_i/HUB75_driver_0/U0/o_rgb_1_reg[2]_i_52_n_0
    SLICE_X50Y61         MUXF8 (Prop_muxf8_I0_O)      0.098     7.570 r  design_1_i/HUB75_driver_0/U0/o_rgb_1_reg[2]_i_19/O
                         net (fo=1, routed)           0.632     8.202    design_1_i/HUB75_driver_0/U0/o_rgb_1_reg[2]_i_19_n_0
    SLICE_X53Y64         LUT6 (Prop_lut6_I1_O)        0.319     8.521 r  design_1_i/HUB75_driver_0/U0/o_rgb_1[2]_i_5/O
                         net (fo=3, routed)           1.276     9.798    design_1_i/HUB75_driver_0/U0/o_rgb_1[2]_i_5_n_0
    SLICE_X56Y66         LUT6 (Prop_lut6_I5_O)        0.124     9.922 r  design_1_i/HUB75_driver_0/U0/o_rgb_1[2]_i_1/O
                         net (fo=1, routed)           0.000     9.922    design_1_i/HUB75_driver_0/U0/o_rgb_1[2]_i_1_n_0
    SLICE_X56Y66         FDRE                                         r  design_1_i/HUB75_driver_0/U0/o_rgb_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                    160.000   160.000 r  
    W5                                                0.000   160.000 r  clk (IN)
                         net (fo=0)                   0.000   160.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   161.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   162.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   155.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   156.914    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   157.005 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=528, routed)         1.436   158.440    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X56Y66         FDRE                                         r  design_1_i/HUB75_driver_0/U0/o_rgb_1_reg[2]/C
                         clock pessimism              0.562   159.002    
                         clock uncertainty           -0.130   158.872    
    SLICE_X56Y66         FDRE (Setup_fdre_C_D)        0.079   158.951    design_1_i/HUB75_driver_0/U0/o_rgb_1_reg[2]
  -------------------------------------------------------------------
                         required time                        158.951    
                         arrival time                          -9.922    
  -------------------------------------------------------------------
                         slack                                149.029    

Slack (MET) :             149.047ns  (required time - arrival time)
  Source:                 design_1_i/HUB75_driver_0/U0/r_col_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/HUB75_driver_0/U0/o_rgb_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            160.000ns  (clk_out2_design_1_clk_wiz_0 rise@160.000ns - clk_out2_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.871ns  (logic 3.374ns (31.037%)  route 7.497ns (68.963%))
  Logic Levels:           11  (CARRY4=3 LUT2=2 LUT5=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 158.440 - 160.000 ) 
    Source Clock Delay      (SCD):    -0.966ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=528, routed)         1.546    -0.966    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X55Y70         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_col_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y70         FDRE (Prop_fdre_C_Q)         0.456    -0.510 r  design_1_i/HUB75_driver_0/U0/r_col_count_reg[0]/Q
                         net (fo=12, routed)          1.102     0.592    design_1_i/HUB75_driver_0/U0/r_col_count_reg_n_0_[0]
    SLICE_X56Y69         LUT2 (Prop_lut2_I0_O)        0.124     0.716 r  design_1_i/HUB75_driver_0/U0/o_rgb_03_carry_i_2/O
                         net (fo=1, routed)           0.000     0.716    design_1_i/HUB75_driver_0/U0/o_rgb_03_carry_i_2_n_0
    SLICE_X56Y69         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     1.096 r  design_1_i/HUB75_driver_0/U0/o_rgb_03_carry/CO[3]
                         net (fo=1, routed)           0.000     1.096    design_1_i/HUB75_driver_0/U0/o_rgb_03_carry_n_0
    SLICE_X56Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.419 f  design_1_i/HUB75_driver_0/U0/o_rgb_03_carry__0/O[1]
                         net (fo=2, routed)           0.974     2.393    design_1_i/HUB75_driver_0/U0/o_rgb_03[5]
    SLICE_X57Y68         LUT6 (Prop_lut6_I5_O)        0.306     2.699 r  design_1_i/HUB75_driver_0/U0/o_rgb_01__5_carry__0_i_4/O
                         net (fo=2, routed)           0.530     3.229    design_1_i/HUB75_driver_0/U0/o_rgb_01__5_carry__0_i_4_n_0
    SLICE_X56Y68         LUT2 (Prop_lut2_I0_O)        0.124     3.353 r  design_1_i/HUB75_driver_0/U0/o_rgb_01__5_carry__0_i_2/O
                         net (fo=1, routed)           0.000     3.353    design_1_i/HUB75_driver_0/U0/o_rgb_01__5_carry__0_i_2_n_0
    SLICE_X56Y68         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     3.931 r  design_1_i/HUB75_driver_0/U0/o_rgb_01__5_carry__0/O[2]
                         net (fo=128, routed)         2.999     6.930    design_1_i/HUB75_driver_0/U0/o_rgb_01__5_carry__0_n_5
    SLICE_X50Y61         LUT5 (Prop_lut5_I3_O)        0.301     7.231 r  design_1_i/HUB75_driver_0/U0/o_rgb_1[2]_i_102/O
                         net (fo=1, routed)           0.000     7.231    design_1_i/HUB75_driver_0/U0/o_rgb_1[2]_i_102_n_0
    SLICE_X50Y61         MUXF7 (Prop_muxf7_I0_O)      0.241     7.472 r  design_1_i/HUB75_driver_0/U0/o_rgb_1_reg[2]_i_52/O
                         net (fo=1, routed)           0.000     7.472    design_1_i/HUB75_driver_0/U0/o_rgb_1_reg[2]_i_52_n_0
    SLICE_X50Y61         MUXF8 (Prop_muxf8_I0_O)      0.098     7.570 r  design_1_i/HUB75_driver_0/U0/o_rgb_1_reg[2]_i_19/O
                         net (fo=1, routed)           0.632     8.202    design_1_i/HUB75_driver_0/U0/o_rgb_1_reg[2]_i_19_n_0
    SLICE_X53Y64         LUT6 (Prop_lut6_I1_O)        0.319     8.521 r  design_1_i/HUB75_driver_0/U0/o_rgb_1[2]_i_5/O
                         net (fo=3, routed)           1.260     9.781    design_1_i/HUB75_driver_0/U0/o_rgb_1[2]_i_5_n_0
    SLICE_X56Y66         LUT6 (Prop_lut6_I0_O)        0.124     9.905 r  design_1_i/HUB75_driver_0/U0/o_rgb_1[1]_i_1/O
                         net (fo=1, routed)           0.000     9.905    design_1_i/HUB75_driver_0/U0/o_rgb_1[1]_i_1_n_0
    SLICE_X56Y66         FDRE                                         r  design_1_i/HUB75_driver_0/U0/o_rgb_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                    160.000   160.000 r  
    W5                                                0.000   160.000 r  clk (IN)
                         net (fo=0)                   0.000   160.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   161.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   162.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   155.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   156.914    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   157.005 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=528, routed)         1.436   158.440    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X56Y66         FDRE                                         r  design_1_i/HUB75_driver_0/U0/o_rgb_1_reg[1]/C
                         clock pessimism              0.562   159.002    
                         clock uncertainty           -0.130   158.872    
    SLICE_X56Y66         FDRE (Setup_fdre_C_D)        0.081   158.953    design_1_i/HUB75_driver_0/U0/o_rgb_1_reg[1]
  -------------------------------------------------------------------
                         required time                        158.953    
                         arrival time                          -9.905    
  -------------------------------------------------------------------
                         slack                                149.047    

Slack (MET) :             149.160ns  (required time - arrival time)
  Source:                 design_1_i/HUB75_driver_0/U0/r_col_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/HUB75_driver_0/U0/o_rgb_0_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            160.000ns  (clk_out2_design_1_clk_wiz_0 rise@160.000ns - clk_out2_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.768ns  (logic 3.374ns (31.334%)  route 7.394ns (68.666%))
  Logic Levels:           11  (CARRY4=3 LUT2=2 LUT5=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 158.439 - 160.000 ) 
    Source Clock Delay      (SCD):    -0.966ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=528, routed)         1.546    -0.966    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X55Y70         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_col_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y70         FDRE (Prop_fdre_C_Q)         0.456    -0.510 r  design_1_i/HUB75_driver_0/U0/r_col_count_reg[0]/Q
                         net (fo=12, routed)          1.102     0.592    design_1_i/HUB75_driver_0/U0/r_col_count_reg_n_0_[0]
    SLICE_X56Y69         LUT2 (Prop_lut2_I0_O)        0.124     0.716 r  design_1_i/HUB75_driver_0/U0/o_rgb_03_carry_i_2/O
                         net (fo=1, routed)           0.000     0.716    design_1_i/HUB75_driver_0/U0/o_rgb_03_carry_i_2_n_0
    SLICE_X56Y69         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     1.096 r  design_1_i/HUB75_driver_0/U0/o_rgb_03_carry/CO[3]
                         net (fo=1, routed)           0.000     1.096    design_1_i/HUB75_driver_0/U0/o_rgb_03_carry_n_0
    SLICE_X56Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.419 f  design_1_i/HUB75_driver_0/U0/o_rgb_03_carry__0/O[1]
                         net (fo=2, routed)           0.974     2.393    design_1_i/HUB75_driver_0/U0/o_rgb_03[5]
    SLICE_X57Y68         LUT6 (Prop_lut6_I5_O)        0.306     2.699 r  design_1_i/HUB75_driver_0/U0/o_rgb_01__5_carry__0_i_4/O
                         net (fo=2, routed)           0.530     3.229    design_1_i/HUB75_driver_0/U0/o_rgb_01__5_carry__0_i_4_n_0
    SLICE_X56Y68         LUT2 (Prop_lut2_I0_O)        0.124     3.353 r  design_1_i/HUB75_driver_0/U0/o_rgb_01__5_carry__0_i_2/O
                         net (fo=1, routed)           0.000     3.353    design_1_i/HUB75_driver_0/U0/o_rgb_01__5_carry__0_i_2_n_0
    SLICE_X56Y68         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     3.931 r  design_1_i/HUB75_driver_0/U0/o_rgb_01__5_carry__0/O[2]
                         net (fo=128, routed)         2.957     6.887    design_1_i/HUB75_driver_0/U0/o_rgb_01__5_carry__0_n_5
    SLICE_X49Y62         LUT5 (Prop_lut5_I3_O)        0.301     7.188 r  design_1_i/HUB75_driver_0/U0/o_rgb_0[2]_i_91/O
                         net (fo=1, routed)           0.000     7.188    design_1_i/HUB75_driver_0/U0/o_rgb_0[2]_i_91_n_0
    SLICE_X49Y62         MUXF7 (Prop_muxf7_I0_O)      0.238     7.426 r  design_1_i/HUB75_driver_0/U0/o_rgb_0_reg[2]_i_47/O
                         net (fo=1, routed)           0.000     7.426    design_1_i/HUB75_driver_0/U0/o_rgb_0_reg[2]_i_47_n_0
    SLICE_X49Y62         MUXF8 (Prop_muxf8_I0_O)      0.104     7.530 r  design_1_i/HUB75_driver_0/U0/o_rgb_0_reg[2]_i_17/O
                         net (fo=2, routed)           1.160     8.691    design_1_i/HUB75_driver_0/U0/o_rgb_0_reg[2]_i_17_n_0
    SLICE_X55Y65         LUT6 (Prop_lut6_I0_O)        0.316     9.007 r  design_1_i/HUB75_driver_0/U0/o_rgb_0[1]_i_2/O
                         net (fo=2, routed)           0.671     9.678    design_1_i/HUB75_driver_0/U0/o_rgb_0[1]_i_2_n_0
    SLICE_X54Y66         LUT6 (Prop_lut6_I1_O)        0.124     9.802 r  design_1_i/HUB75_driver_0/U0/o_rgb_0[1]_i_1/O
                         net (fo=1, routed)           0.000     9.802    design_1_i/HUB75_driver_0/U0/o_rgb_0[1]_i_1_n_0
    SLICE_X54Y66         FDRE                                         r  design_1_i/HUB75_driver_0/U0/o_rgb_0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                    160.000   160.000 r  
    W5                                                0.000   160.000 r  clk (IN)
                         net (fo=0)                   0.000   160.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   161.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   162.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   155.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   156.914    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   157.005 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=528, routed)         1.435   158.439    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X54Y66         FDRE                                         r  design_1_i/HUB75_driver_0/U0/o_rgb_0_reg[1]/C
                         clock pessimism              0.576   159.015    
                         clock uncertainty           -0.130   158.885    
    SLICE_X54Y66         FDRE (Setup_fdre_C_D)        0.077   158.962    design_1_i/HUB75_driver_0/U0/o_rgb_0_reg[1]
  -------------------------------------------------------------------
                         required time                        158.962    
                         arrival time                          -9.802    
  -------------------------------------------------------------------
                         slack                                149.160    

Slack (MET) :             149.242ns  (required time - arrival time)
  Source:                 design_1_i/HUB75_driver_0/U0/r_col_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/HUB75_driver_0/U0/o_rgb_0_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            160.000ns  (clk_out2_design_1_clk_wiz_0 rise@160.000ns - clk_out2_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.689ns  (logic 3.374ns (31.564%)  route 7.315ns (68.436%))
  Logic Levels:           11  (CARRY4=3 LUT2=2 LUT5=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 158.439 - 160.000 ) 
    Source Clock Delay      (SCD):    -0.966ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=528, routed)         1.546    -0.966    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X55Y70         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_col_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y70         FDRE (Prop_fdre_C_Q)         0.456    -0.510 r  design_1_i/HUB75_driver_0/U0/r_col_count_reg[0]/Q
                         net (fo=12, routed)          1.102     0.592    design_1_i/HUB75_driver_0/U0/r_col_count_reg_n_0_[0]
    SLICE_X56Y69         LUT2 (Prop_lut2_I0_O)        0.124     0.716 r  design_1_i/HUB75_driver_0/U0/o_rgb_03_carry_i_2/O
                         net (fo=1, routed)           0.000     0.716    design_1_i/HUB75_driver_0/U0/o_rgb_03_carry_i_2_n_0
    SLICE_X56Y69         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     1.096 r  design_1_i/HUB75_driver_0/U0/o_rgb_03_carry/CO[3]
                         net (fo=1, routed)           0.000     1.096    design_1_i/HUB75_driver_0/U0/o_rgb_03_carry_n_0
    SLICE_X56Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.419 f  design_1_i/HUB75_driver_0/U0/o_rgb_03_carry__0/O[1]
                         net (fo=2, routed)           0.974     2.393    design_1_i/HUB75_driver_0/U0/o_rgb_03[5]
    SLICE_X57Y68         LUT6 (Prop_lut6_I5_O)        0.306     2.699 r  design_1_i/HUB75_driver_0/U0/o_rgb_01__5_carry__0_i_4/O
                         net (fo=2, routed)           0.530     3.229    design_1_i/HUB75_driver_0/U0/o_rgb_01__5_carry__0_i_4_n_0
    SLICE_X56Y68         LUT2 (Prop_lut2_I0_O)        0.124     3.353 r  design_1_i/HUB75_driver_0/U0/o_rgb_01__5_carry__0_i_2/O
                         net (fo=1, routed)           0.000     3.353    design_1_i/HUB75_driver_0/U0/o_rgb_01__5_carry__0_i_2_n_0
    SLICE_X56Y68         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     3.931 r  design_1_i/HUB75_driver_0/U0/o_rgb_01__5_carry__0/O[2]
                         net (fo=128, routed)         2.957     6.887    design_1_i/HUB75_driver_0/U0/o_rgb_01__5_carry__0_n_5
    SLICE_X49Y62         LUT5 (Prop_lut5_I3_O)        0.301     7.188 r  design_1_i/HUB75_driver_0/U0/o_rgb_0[2]_i_91/O
                         net (fo=1, routed)           0.000     7.188    design_1_i/HUB75_driver_0/U0/o_rgb_0[2]_i_91_n_0
    SLICE_X49Y62         MUXF7 (Prop_muxf7_I0_O)      0.238     7.426 r  design_1_i/HUB75_driver_0/U0/o_rgb_0_reg[2]_i_47/O
                         net (fo=1, routed)           0.000     7.426    design_1_i/HUB75_driver_0/U0/o_rgb_0_reg[2]_i_47_n_0
    SLICE_X49Y62         MUXF8 (Prop_muxf8_I0_O)      0.104     7.530 r  design_1_i/HUB75_driver_0/U0/o_rgb_0_reg[2]_i_17/O
                         net (fo=2, routed)           1.162     8.693    design_1_i/HUB75_driver_0/U0/o_rgb_0_reg[2]_i_17_n_0
    SLICE_X55Y65         LUT6 (Prop_lut6_I3_O)        0.316     9.009 r  design_1_i/HUB75_driver_0/U0/o_rgb_0[2]_i_5/O
                         net (fo=1, routed)           0.591     9.600    design_1_i/HUB75_driver_0/U0/o_rgb_0[2]_i_5_n_0
    SLICE_X54Y66         LUT6 (Prop_lut6_I3_O)        0.124     9.724 r  design_1_i/HUB75_driver_0/U0/o_rgb_0[2]_i_2/O
                         net (fo=1, routed)           0.000     9.724    design_1_i/HUB75_driver_0/U0/o_rgb_0[2]_i_2_n_0
    SLICE_X54Y66         FDRE                                         r  design_1_i/HUB75_driver_0/U0/o_rgb_0_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                    160.000   160.000 r  
    W5                                                0.000   160.000 r  clk (IN)
                         net (fo=0)                   0.000   160.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   161.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   162.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   155.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   156.914    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   157.005 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=528, routed)         1.435   158.439    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X54Y66         FDRE                                         r  design_1_i/HUB75_driver_0/U0/o_rgb_0_reg[2]/C
                         clock pessimism              0.576   159.015    
                         clock uncertainty           -0.130   158.885    
    SLICE_X54Y66         FDRE (Setup_fdre_C_D)        0.081   158.966    design_1_i/HUB75_driver_0/U0/o_rgb_0_reg[2]
  -------------------------------------------------------------------
                         required time                        158.966    
                         arrival time                          -9.724    
  -------------------------------------------------------------------
                         slack                                149.242    

Slack (MET) :             149.556ns  (required time - arrival time)
  Source:                 design_1_i/HUB75_driver_0/U0/r_col_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/HUB75_driver_0/U0/o_rgb_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            160.000ns  (clk_out2_design_1_clk_wiz_0 rise@160.000ns - clk_out2_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.359ns  (logic 3.374ns (32.572%)  route 6.985ns (67.428%))
  Logic Levels:           11  (CARRY4=3 LUT2=2 LUT5=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 158.440 - 160.000 ) 
    Source Clock Delay      (SCD):    -0.966ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=528, routed)         1.546    -0.966    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X55Y70         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_col_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y70         FDRE (Prop_fdre_C_Q)         0.456    -0.510 r  design_1_i/HUB75_driver_0/U0/r_col_count_reg[0]/Q
                         net (fo=12, routed)          1.102     0.592    design_1_i/HUB75_driver_0/U0/r_col_count_reg_n_0_[0]
    SLICE_X56Y69         LUT2 (Prop_lut2_I0_O)        0.124     0.716 r  design_1_i/HUB75_driver_0/U0/o_rgb_03_carry_i_2/O
                         net (fo=1, routed)           0.000     0.716    design_1_i/HUB75_driver_0/U0/o_rgb_03_carry_i_2_n_0
    SLICE_X56Y69         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     1.096 r  design_1_i/HUB75_driver_0/U0/o_rgb_03_carry/CO[3]
                         net (fo=1, routed)           0.000     1.096    design_1_i/HUB75_driver_0/U0/o_rgb_03_carry_n_0
    SLICE_X56Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.419 f  design_1_i/HUB75_driver_0/U0/o_rgb_03_carry__0/O[1]
                         net (fo=2, routed)           0.974     2.393    design_1_i/HUB75_driver_0/U0/o_rgb_03[5]
    SLICE_X57Y68         LUT6 (Prop_lut6_I5_O)        0.306     2.699 r  design_1_i/HUB75_driver_0/U0/o_rgb_01__5_carry__0_i_4/O
                         net (fo=2, routed)           0.530     3.229    design_1_i/HUB75_driver_0/U0/o_rgb_01__5_carry__0_i_4_n_0
    SLICE_X56Y68         LUT2 (Prop_lut2_I0_O)        0.124     3.353 r  design_1_i/HUB75_driver_0/U0/o_rgb_01__5_carry__0_i_2/O
                         net (fo=1, routed)           0.000     3.353    design_1_i/HUB75_driver_0/U0/o_rgb_01__5_carry__0_i_2_n_0
    SLICE_X56Y68         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     3.931 r  design_1_i/HUB75_driver_0/U0/o_rgb_01__5_carry__0/O[2]
                         net (fo=128, routed)         2.999     6.930    design_1_i/HUB75_driver_0/U0/o_rgb_01__5_carry__0_n_5
    SLICE_X50Y61         LUT5 (Prop_lut5_I3_O)        0.301     7.231 r  design_1_i/HUB75_driver_0/U0/o_rgb_1[2]_i_102/O
                         net (fo=1, routed)           0.000     7.231    design_1_i/HUB75_driver_0/U0/o_rgb_1[2]_i_102_n_0
    SLICE_X50Y61         MUXF7 (Prop_muxf7_I0_O)      0.241     7.472 r  design_1_i/HUB75_driver_0/U0/o_rgb_1_reg[2]_i_52/O
                         net (fo=1, routed)           0.000     7.472    design_1_i/HUB75_driver_0/U0/o_rgb_1_reg[2]_i_52_n_0
    SLICE_X50Y61         MUXF8 (Prop_muxf8_I0_O)      0.098     7.570 r  design_1_i/HUB75_driver_0/U0/o_rgb_1_reg[2]_i_19/O
                         net (fo=1, routed)           0.632     8.202    design_1_i/HUB75_driver_0/U0/o_rgb_1_reg[2]_i_19_n_0
    SLICE_X53Y64         LUT6 (Prop_lut6_I1_O)        0.319     8.521 r  design_1_i/HUB75_driver_0/U0/o_rgb_1[2]_i_5/O
                         net (fo=3, routed)           0.748     9.269    design_1_i/HUB75_driver_0/U0/o_rgb_1[2]_i_5_n_0
    SLICE_X56Y66         LUT6 (Prop_lut6_I3_O)        0.124     9.393 r  design_1_i/HUB75_driver_0/U0/o_rgb_1[0]_i_1/O
                         net (fo=1, routed)           0.000     9.393    design_1_i/HUB75_driver_0/U0/o_rgb_1[0]_i_1_n_0
    SLICE_X56Y66         FDRE                                         r  design_1_i/HUB75_driver_0/U0/o_rgb_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                    160.000   160.000 r  
    W5                                                0.000   160.000 r  clk (IN)
                         net (fo=0)                   0.000   160.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   161.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   162.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   155.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   156.914    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   157.005 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=528, routed)         1.436   158.440    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X56Y66         FDRE                                         r  design_1_i/HUB75_driver_0/U0/o_rgb_1_reg[0]/C
                         clock pessimism              0.562   159.002    
                         clock uncertainty           -0.130   158.872    
    SLICE_X56Y66         FDRE (Setup_fdre_C_D)        0.077   158.949    design_1_i/HUB75_driver_0/U0/o_rgb_1_reg[0]
  -------------------------------------------------------------------
                         required time                        158.949    
                         arrival time                          -9.393    
  -------------------------------------------------------------------
                         slack                                149.556    

Slack (MET) :             151.132ns  (required time - arrival time)
  Source:                 design_1_i/Frame_Clock_Divider_0/U0/counter_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/HUB75_driver_0/U0/r_bottom_half_row_reg[55]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            160.000ns  (clk_out2_design_1_clk_wiz_0 rise@160.000ns - clk_out2_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.237ns  (logic 1.042ns (12.651%)  route 7.195ns (87.349%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 158.444 - 160.000 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=528, routed)         1.612    -0.900    design_1_i/Frame_Clock_Divider_0/U0/i_clk
    SLICE_X64Y78         FDRE                                         r  design_1_i/Frame_Clock_Divider_0/U0/counter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y78         FDRE (Prop_fdre_C_Q)         0.518    -0.382 f  design_1_i/Frame_Clock_Divider_0/U0/counter_reg[27]/Q
                         net (fo=4, routed)           1.070     0.688    design_1_i/Frame_Clock_Divider_0/U0/counter_reg[27]
    SLICE_X63Y77         LUT6 (Prop_lut6_I2_O)        0.124     0.812 r  design_1_i/Frame_Clock_Divider_0/U0/o_clk_en_INST_0_i_6/O
                         net (fo=1, routed)           0.433     1.245    design_1_i/Frame_Clock_Divider_0/U0/o_clk_en_INST_0_i_6_n_0
    SLICE_X63Y77         LUT6 (Prop_lut6_I4_O)        0.124     1.369 r  design_1_i/Frame_Clock_Divider_0/U0/o_clk_en_INST_0_i_1/O
                         net (fo=1, routed)           0.797     2.166    design_1_i/Frame_Clock_Divider_0/U0/o_clk_en_INST_0_i_1_n_0
    SLICE_X63Y76         LUT4 (Prop_lut4_I0_O)        0.124     2.290 r  design_1_i/Frame_Clock_Divider_0/U0/o_clk_en_INST_0/O
                         net (fo=23, routed)          1.719     4.009    design_1_i/HUB75_driver_0/U0/i_clk_enable
    SLICE_X57Y72         LUT4 (Prop_lut4_I2_O)        0.152     4.161 r  design_1_i/HUB75_driver_0/U0/r_top_half_row[191]_i_1/O
                         net (fo=384, routed)         3.176     7.337    design_1_i/HUB75_driver_0/U0/r_top_half_row[191]_i_1_n_0
    SLICE_X49Y58         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_bottom_half_row_reg[55]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                    160.000   160.000 r  
    W5                                                0.000   160.000 r  clk (IN)
                         net (fo=0)                   0.000   160.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   161.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   162.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   155.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   156.914    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   157.005 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=528, routed)         1.440   158.444    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X49Y58         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_bottom_half_row_reg[55]/C
                         clock pessimism              0.562   159.006    
                         clock uncertainty           -0.130   158.876    
    SLICE_X49Y58         FDRE (Setup_fdre_C_CE)      -0.407   158.469    design_1_i/HUB75_driver_0/U0/r_bottom_half_row_reg[55]
  -------------------------------------------------------------------
                         required time                        158.469    
                         arrival time                          -7.337    
  -------------------------------------------------------------------
                         slack                                151.132    

Slack (MET) :             151.132ns  (required time - arrival time)
  Source:                 design_1_i/Frame_Clock_Divider_0/U0/counter_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/HUB75_driver_0/U0/r_bottom_half_row_reg[59]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            160.000ns  (clk_out2_design_1_clk_wiz_0 rise@160.000ns - clk_out2_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.237ns  (logic 1.042ns (12.651%)  route 7.195ns (87.349%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 158.444 - 160.000 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=528, routed)         1.612    -0.900    design_1_i/Frame_Clock_Divider_0/U0/i_clk
    SLICE_X64Y78         FDRE                                         r  design_1_i/Frame_Clock_Divider_0/U0/counter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y78         FDRE (Prop_fdre_C_Q)         0.518    -0.382 f  design_1_i/Frame_Clock_Divider_0/U0/counter_reg[27]/Q
                         net (fo=4, routed)           1.070     0.688    design_1_i/Frame_Clock_Divider_0/U0/counter_reg[27]
    SLICE_X63Y77         LUT6 (Prop_lut6_I2_O)        0.124     0.812 r  design_1_i/Frame_Clock_Divider_0/U0/o_clk_en_INST_0_i_6/O
                         net (fo=1, routed)           0.433     1.245    design_1_i/Frame_Clock_Divider_0/U0/o_clk_en_INST_0_i_6_n_0
    SLICE_X63Y77         LUT6 (Prop_lut6_I4_O)        0.124     1.369 r  design_1_i/Frame_Clock_Divider_0/U0/o_clk_en_INST_0_i_1/O
                         net (fo=1, routed)           0.797     2.166    design_1_i/Frame_Clock_Divider_0/U0/o_clk_en_INST_0_i_1_n_0
    SLICE_X63Y76         LUT4 (Prop_lut4_I0_O)        0.124     2.290 r  design_1_i/Frame_Clock_Divider_0/U0/o_clk_en_INST_0/O
                         net (fo=23, routed)          1.719     4.009    design_1_i/HUB75_driver_0/U0/i_clk_enable
    SLICE_X57Y72         LUT4 (Prop_lut4_I2_O)        0.152     4.161 r  design_1_i/HUB75_driver_0/U0/r_top_half_row[191]_i_1/O
                         net (fo=384, routed)         3.176     7.337    design_1_i/HUB75_driver_0/U0/r_top_half_row[191]_i_1_n_0
    SLICE_X49Y58         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_bottom_half_row_reg[59]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                    160.000   160.000 r  
    W5                                                0.000   160.000 r  clk (IN)
                         net (fo=0)                   0.000   160.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   161.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   162.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   155.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   156.914    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   157.005 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=528, routed)         1.440   158.444    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X49Y58         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_bottom_half_row_reg[59]/C
                         clock pessimism              0.562   159.006    
                         clock uncertainty           -0.130   158.876    
    SLICE_X49Y58         FDRE (Setup_fdre_C_CE)      -0.407   158.469    design_1_i/HUB75_driver_0/U0/r_bottom_half_row_reg[59]
  -------------------------------------------------------------------
                         required time                        158.469    
                         arrival time                          -7.337    
  -------------------------------------------------------------------
                         slack                                151.132    

Slack (MET) :             151.132ns  (required time - arrival time)
  Source:                 design_1_i/Frame_Clock_Divider_0/U0/counter_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/HUB75_driver_0/U0/r_bottom_half_row_reg[61]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            160.000ns  (clk_out2_design_1_clk_wiz_0 rise@160.000ns - clk_out2_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.237ns  (logic 1.042ns (12.651%)  route 7.195ns (87.349%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 158.444 - 160.000 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=528, routed)         1.612    -0.900    design_1_i/Frame_Clock_Divider_0/U0/i_clk
    SLICE_X64Y78         FDRE                                         r  design_1_i/Frame_Clock_Divider_0/U0/counter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y78         FDRE (Prop_fdre_C_Q)         0.518    -0.382 f  design_1_i/Frame_Clock_Divider_0/U0/counter_reg[27]/Q
                         net (fo=4, routed)           1.070     0.688    design_1_i/Frame_Clock_Divider_0/U0/counter_reg[27]
    SLICE_X63Y77         LUT6 (Prop_lut6_I2_O)        0.124     0.812 r  design_1_i/Frame_Clock_Divider_0/U0/o_clk_en_INST_0_i_6/O
                         net (fo=1, routed)           0.433     1.245    design_1_i/Frame_Clock_Divider_0/U0/o_clk_en_INST_0_i_6_n_0
    SLICE_X63Y77         LUT6 (Prop_lut6_I4_O)        0.124     1.369 r  design_1_i/Frame_Clock_Divider_0/U0/o_clk_en_INST_0_i_1/O
                         net (fo=1, routed)           0.797     2.166    design_1_i/Frame_Clock_Divider_0/U0/o_clk_en_INST_0_i_1_n_0
    SLICE_X63Y76         LUT4 (Prop_lut4_I0_O)        0.124     2.290 r  design_1_i/Frame_Clock_Divider_0/U0/o_clk_en_INST_0/O
                         net (fo=23, routed)          1.719     4.009    design_1_i/HUB75_driver_0/U0/i_clk_enable
    SLICE_X57Y72         LUT4 (Prop_lut4_I2_O)        0.152     4.161 r  design_1_i/HUB75_driver_0/U0/r_top_half_row[191]_i_1/O
                         net (fo=384, routed)         3.176     7.337    design_1_i/HUB75_driver_0/U0/r_top_half_row[191]_i_1_n_0
    SLICE_X48Y58         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_bottom_half_row_reg[61]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                    160.000   160.000 r  
    W5                                                0.000   160.000 r  clk (IN)
                         net (fo=0)                   0.000   160.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   161.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   162.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   155.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   156.914    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   157.005 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=528, routed)         1.440   158.444    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X48Y58         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_bottom_half_row_reg[61]/C
                         clock pessimism              0.562   159.006    
                         clock uncertainty           -0.130   158.876    
    SLICE_X48Y58         FDRE (Setup_fdre_C_CE)      -0.407   158.469    design_1_i/HUB75_driver_0/U0/r_bottom_half_row_reg[61]
  -------------------------------------------------------------------
                         required time                        158.469    
                         arrival time                          -7.337    
  -------------------------------------------------------------------
                         slack                                151.132    

Slack (MET) :             151.132ns  (required time - arrival time)
  Source:                 design_1_i/Frame_Clock_Divider_0/U0/counter_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/HUB75_driver_0/U0/r_bottom_half_row_reg[77]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            160.000ns  (clk_out2_design_1_clk_wiz_0 rise@160.000ns - clk_out2_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.237ns  (logic 1.042ns (12.651%)  route 7.195ns (87.349%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 158.444 - 160.000 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=528, routed)         1.612    -0.900    design_1_i/Frame_Clock_Divider_0/U0/i_clk
    SLICE_X64Y78         FDRE                                         r  design_1_i/Frame_Clock_Divider_0/U0/counter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y78         FDRE (Prop_fdre_C_Q)         0.518    -0.382 f  design_1_i/Frame_Clock_Divider_0/U0/counter_reg[27]/Q
                         net (fo=4, routed)           1.070     0.688    design_1_i/Frame_Clock_Divider_0/U0/counter_reg[27]
    SLICE_X63Y77         LUT6 (Prop_lut6_I2_O)        0.124     0.812 r  design_1_i/Frame_Clock_Divider_0/U0/o_clk_en_INST_0_i_6/O
                         net (fo=1, routed)           0.433     1.245    design_1_i/Frame_Clock_Divider_0/U0/o_clk_en_INST_0_i_6_n_0
    SLICE_X63Y77         LUT6 (Prop_lut6_I4_O)        0.124     1.369 r  design_1_i/Frame_Clock_Divider_0/U0/o_clk_en_INST_0_i_1/O
                         net (fo=1, routed)           0.797     2.166    design_1_i/Frame_Clock_Divider_0/U0/o_clk_en_INST_0_i_1_n_0
    SLICE_X63Y76         LUT4 (Prop_lut4_I0_O)        0.124     2.290 r  design_1_i/Frame_Clock_Divider_0/U0/o_clk_en_INST_0/O
                         net (fo=23, routed)          1.719     4.009    design_1_i/HUB75_driver_0/U0/i_clk_enable
    SLICE_X57Y72         LUT4 (Prop_lut4_I2_O)        0.152     4.161 r  design_1_i/HUB75_driver_0/U0/r_top_half_row[191]_i_1/O
                         net (fo=384, routed)         3.176     7.337    design_1_i/HUB75_driver_0/U0/r_top_half_row[191]_i_1_n_0
    SLICE_X49Y58         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_bottom_half_row_reg[77]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                    160.000   160.000 r  
    W5                                                0.000   160.000 r  clk (IN)
                         net (fo=0)                   0.000   160.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   161.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   162.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   155.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   156.914    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   157.005 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=528, routed)         1.440   158.444    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X49Y58         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_bottom_half_row_reg[77]/C
                         clock pessimism              0.562   159.006    
                         clock uncertainty           -0.130   158.876    
    SLICE_X49Y58         FDRE (Setup_fdre_C_CE)      -0.407   158.469    design_1_i/HUB75_driver_0/U0/r_bottom_half_row_reg[77]
  -------------------------------------------------------------------
                         required time                        158.469    
                         arrival time                          -7.337    
  -------------------------------------------------------------------
                         slack                                151.132    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 design_1_i/HUB75_driver_0/U0/FSM_onehot_r_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/HUB75_driver_0/U0/FSM_onehot_r_state_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.141ns (50.177%)  route 0.140ns (49.823%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.256ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=528, routed)         0.556    -0.625    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X57Y72         FDRE                                         r  design_1_i/HUB75_driver_0/U0/FSM_onehot_r_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y72         FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  design_1_i/HUB75_driver_0/U0/FSM_onehot_r_state_reg[4]/Q
                         net (fo=4, routed)           0.140    -0.344    design_1_i/HUB75_driver_0/U0/r_row_count
    SLICE_X56Y72         FDSE                                         r  design_1_i/HUB75_driver_0/U0/FSM_onehot_r_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=528, routed)         0.821    -0.868    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X56Y72         FDSE                                         r  design_1_i/HUB75_driver_0/U0/FSM_onehot_r_state_reg[0]/C
                         clock pessimism              0.256    -0.612    
                         clock uncertainty            0.130    -0.482    
    SLICE_X56Y72         FDSE (Hold_fdse_C_D)         0.059    -0.423    design_1_i/HUB75_driver_0/U0/FSM_onehot_r_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.423    
                         arrival time                          -0.344    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 design_1_i/HUB75_driver_0/U0/r_col_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/HUB75_driver_0/U0/r_col_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.186ns (53.472%)  route 0.162ns (46.528%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=528, routed)         0.555    -0.626    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X55Y70         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_col_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.485 r  design_1_i/HUB75_driver_0/U0/r_col_count_reg[2]/Q
                         net (fo=11, routed)          0.162    -0.323    design_1_i/HUB75_driver_0/U0/r_col_count_reg_n_0_[2]
    SLICE_X57Y69         LUT6 (Prop_lut6_I3_O)        0.045    -0.278 r  design_1_i/HUB75_driver_0/U0/r_col_count[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.278    design_1_i/HUB75_driver_0/U0/r_col_count[5]_i_1_n_0
    SLICE_X57Y69         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_col_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=528, routed)         0.824    -0.865    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X57Y69         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_col_count_reg[5]/C
                         clock pessimism              0.275    -0.590    
                         clock uncertainty            0.130    -0.460    
    SLICE_X57Y69         FDRE (Hold_fdre_C_D)         0.092    -0.368    design_1_i/HUB75_driver_0/U0/r_col_count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.368    
                         arrival time                          -0.278    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.955%)  route 0.241ns (63.045%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.819ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.256ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=528, routed)         0.559    -0.622    <hidden>
    SLICE_X57Y68         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y68         FDCE (Prop_fdce_C_Q)         0.141    -0.481 r  <hidden>
                         net (fo=12, routed)          0.241    -0.241    <hidden>
    RAMB36_X2Y13         RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=528, routed)         0.870    -0.819    <hidden>
    RAMB36_X2Y13         RAMB36E1                                     r  <hidden>
                         clock pessimism              0.256    -0.564    
                         clock uncertainty            0.130    -0.433    
    RAMB36_X2Y13         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ENBWREN)
                                                      0.096    -0.337    <hidden>
  -------------------------------------------------------------------
                         required time                          0.337    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.955%)  route 0.241ns (63.045%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.256ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=528, routed)         0.559    -0.622    <hidden>
    SLICE_X57Y68         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y68         FDCE (Prop_fdce_C_Q)         0.141    -0.481 r  <hidden>
                         net (fo=12, routed)          0.241    -0.241    <hidden>
    RAMB36_X2Y13         RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=528, routed)         0.868    -0.821    <hidden>
    RAMB36_X2Y13         RAMB36E1                                     r  <hidden>
                         clock pessimism              0.256    -0.566    
                         clock uncertainty            0.130    -0.435    
    RAMB36_X2Y13         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ENARDEN)
                                                      0.096    -0.339    <hidden>
  -------------------------------------------------------------------
                         required time                          0.339    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 design_1_i/HUB75_driver_0/U0/r_col_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/HUB75_driver_0/U0/r_col_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.189ns (50.561%)  route 0.185ns (49.439%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=528, routed)         0.555    -0.626    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X55Y70         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_col_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.485 r  design_1_i/HUB75_driver_0/U0/r_col_count_reg[1]/Q
                         net (fo=11, routed)          0.185    -0.300    design_1_i/HUB75_driver_0/U0/r_col_count_reg_n_0_[1]
    SLICE_X57Y69         LUT5 (Prop_lut5_I2_O)        0.048    -0.252 r  design_1_i/HUB75_driver_0/U0/r_col_count[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.252    design_1_i/HUB75_driver_0/U0/r_col_count[4]_i_1_n_0
    SLICE_X57Y69         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_col_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=528, routed)         0.824    -0.865    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X57Y69         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_col_count_reg[4]/C
                         clock pessimism              0.275    -0.590    
                         clock uncertainty            0.130    -0.460    
    SLICE_X57Y69         FDRE (Hold_fdre_C_D)         0.107    -0.353    design_1_i/HUB75_driver_0/U0/r_col_count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.353    
                         arrival time                          -0.252    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 design_1_i/HUB75_driver_0/U0/FSM_onehot_r_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/HUB75_driver_0/U0/r_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.173%)  route 0.157ns (45.827%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.256ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=528, routed)         0.556    -0.625    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X57Y72         FDRE                                         r  design_1_i/HUB75_driver_0/U0/FSM_onehot_r_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y72         FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  design_1_i/HUB75_driver_0/U0/FSM_onehot_r_state_reg[1]/Q
                         net (fo=6, routed)           0.157    -0.327    design_1_i/HUB75_driver_0/U0/r_clk
    SLICE_X57Y71         LUT4 (Prop_lut4_I0_O)        0.045    -0.282 r  design_1_i/HUB75_driver_0/U0/r_clk_i_1/O
                         net (fo=1, routed)           0.000    -0.282    design_1_i/HUB75_driver_0/U0/r_clk_i_1_n_0
    SLICE_X57Y71         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=528, routed)         0.822    -0.867    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X57Y71         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_clk_reg/C
                         clock pessimism              0.256    -0.611    
                         clock uncertainty            0.130    -0.481    
    SLICE_X57Y71         FDRE (Hold_fdre_C_D)         0.091    -0.390    design_1_i/HUB75_driver_0/U0/r_clk_reg
  -------------------------------------------------------------------
                         required time                          0.390    
                         arrival time                          -0.282    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 design_1_i/HUB75_driver_0/U0/r_col_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/HUB75_driver_0/U0/r_col_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.161%)  route 0.185ns (49.839%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=528, routed)         0.555    -0.626    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X55Y70         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_col_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.485 r  design_1_i/HUB75_driver_0/U0/r_col_count_reg[1]/Q
                         net (fo=11, routed)          0.185    -0.300    design_1_i/HUB75_driver_0/U0/r_col_count_reg_n_0_[1]
    SLICE_X57Y69         LUT4 (Prop_lut4_I0_O)        0.045    -0.255 r  design_1_i/HUB75_driver_0/U0/r_col_count[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.255    design_1_i/HUB75_driver_0/U0/r_col_count[3]_i_1_n_0
    SLICE_X57Y69         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_col_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=528, routed)         0.824    -0.865    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X57Y69         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_col_count_reg[3]/C
                         clock pessimism              0.275    -0.590    
                         clock uncertainty            0.130    -0.460    
    SLICE_X57Y69         FDRE (Hold_fdre_C_D)         0.091    -0.369    design_1_i/HUB75_driver_0/U0/r_col_count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.369    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 design_1_i/HUB75_driver_0/U0/r_col_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/HUB75_driver_0/U0/r_col_count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.557%)  route 0.155ns (45.443%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.242ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=528, routed)         0.557    -0.624    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X57Y70         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_col_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  design_1_i/HUB75_driver_0/U0/r_col_count_reg[6]/Q
                         net (fo=5, routed)           0.155    -0.328    design_1_i/HUB75_driver_0/U0/r_col_count_reg_n_0_[6]
    SLICE_X57Y70         LUT3 (Prop_lut3_I1_O)        0.045    -0.283 r  design_1_i/HUB75_driver_0/U0/r_col_count[7]_i_3/O
                         net (fo=1, routed)           0.000    -0.283    design_1_i/HUB75_driver_0/U0/r_col_count[7]_i_3_n_0
    SLICE_X57Y70         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_col_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=528, routed)         0.823    -0.866    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X57Y70         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_col_count_reg[7]/C
                         clock pessimism              0.242    -0.624    
                         clock uncertainty            0.130    -0.494    
    SLICE_X57Y70         FDRE (Hold_fdre_C_D)         0.092    -0.402    design_1_i/HUB75_driver_0/U0/r_col_count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.402    
                         arrival time                          -0.283    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 design_1_i/HUB75_driver_0/U0/r_row_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/HUB75_driver_0/U0/r_row_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.184ns (50.355%)  route 0.181ns (49.645%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=528, routed)         0.584    -0.597    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X59Y69         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_row_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  design_1_i/HUB75_driver_0/U0/r_row_count_reg[1]/Q
                         net (fo=5, routed)           0.181    -0.275    design_1_i/HUB75_driver_0/U0/o_read_addr_top0[1]
    SLICE_X59Y69         LUT4 (Prop_lut4_I3_O)        0.043    -0.232 r  design_1_i/HUB75_driver_0/U0/r_row_count[3]_i_2/O
                         net (fo=1, routed)           0.000    -0.232    design_1_i/HUB75_driver_0/U0/r_row_count[3]_i_2_n_0
    SLICE_X59Y69         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_row_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=528, routed)         0.851    -0.838    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X59Y69         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_row_count_reg[3]/C
                         clock pessimism              0.241    -0.597    
                         clock uncertainty            0.130    -0.467    
    SLICE_X59Y69         FDRE (Hold_fdre_C_D)         0.107    -0.360    design_1_i/HUB75_driver_0/U0/r_row_count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.360    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 design_1_i/HUB75_driver_0/U0/r_row_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/HUB75_driver_0/U0/r_bitplane_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.186ns (47.185%)  route 0.208ns (52.815%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=528, routed)         0.584    -0.597    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X59Y69         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_row_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  design_1_i/HUB75_driver_0/U0/r_row_count_reg[2]/Q
                         net (fo=4, routed)           0.208    -0.248    design_1_i/HUB75_driver_0/U0/o_read_addr_top0[2]
    SLICE_X60Y70         LUT6 (Prop_lut6_I2_O)        0.045    -0.203 r  design_1_i/HUB75_driver_0/U0/r_bitplane_count[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.203    design_1_i/HUB75_driver_0/U0/r_bitplane_count[0]_i_1_n_0
    SLICE_X60Y70         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_bitplane_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=528, routed)         0.850    -0.839    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X60Y70         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_bitplane_count_reg[0]/C
                         clock pessimism              0.255    -0.584    
                         clock uncertainty            0.130    -0.454    
    SLICE_X60Y70         FDRE (Hold_fdre_C_D)         0.120    -0.334    design_1_i/HUB75_driver_0/U0/r_bitplane_count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.334    
                         arrival time                          -0.203    
  -------------------------------------------------------------------
                         slack                                  0.131    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0
  To Clock:  clk_out1_design_1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        5.301ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.041ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.301ns  (required time - arrival time)
  Source:                 design_1_i/UART_RX_0/U0/r_Clk_Count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/UART_RX_0/U0/r_Clk_Count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.073ns  (logic 1.200ns (29.462%)  route 2.873ns (70.538%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 8.508 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         1.617    -0.895    design_1_i/UART_RX_0/U0/i_Clk
    SLICE_X3Y82          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y82          FDRE (Prop_fdre_C_Q)         0.419    -0.476 r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[3]/Q
                         net (fo=8, routed)           0.865     0.389    design_1_i/UART_RX_0/U0/r_Clk_Count_reg_n_0_[3]
    SLICE_X3Y84          LUT6 (Prop_lut6_I4_O)        0.299     0.688 r  design_1_i/UART_RX_0/U0/r_RX_DV_i_3/O
                         net (fo=4, routed)           0.736     1.424    design_1_i/UART_RX_0/U0/r_RX_DV_i_3_n_0
    SLICE_X3Y83          LUT5 (Prop_lut5_I4_O)        0.150     1.574 f  design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_6/O
                         net (fo=1, routed)           0.595     2.169    design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_6_n_0
    SLICE_X3Y84          LUT6 (Prop_lut6_I5_O)        0.332     2.501 r  design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_1/O
                         net (fo=4, routed)           0.677     3.178    design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_1_n_0
    SLICE_X2Y85          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         1.504     8.508    design_1_i/UART_RX_0/U0/i_Clk
    SLICE_X2Y85          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[7]/C
                         clock pessimism              0.576     9.084    
                         clock uncertainty           -0.081     9.004    
    SLICE_X2Y85          FDRE (Setup_fdre_C_R)       -0.524     8.480    design_1_i/UART_RX_0/U0/r_Clk_Count_reg[7]
  -------------------------------------------------------------------
                         required time                          8.480    
                         arrival time                          -3.178    
  -------------------------------------------------------------------
                         slack                                  5.301    

Slack (MET) :             5.301ns  (required time - arrival time)
  Source:                 design_1_i/UART_RX_0/U0/r_Clk_Count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/UART_RX_0/U0/r_Clk_Count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.073ns  (logic 1.200ns (29.462%)  route 2.873ns (70.538%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 8.508 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         1.617    -0.895    design_1_i/UART_RX_0/U0/i_Clk
    SLICE_X3Y82          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y82          FDRE (Prop_fdre_C_Q)         0.419    -0.476 r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[3]/Q
                         net (fo=8, routed)           0.865     0.389    design_1_i/UART_RX_0/U0/r_Clk_Count_reg_n_0_[3]
    SLICE_X3Y84          LUT6 (Prop_lut6_I4_O)        0.299     0.688 r  design_1_i/UART_RX_0/U0/r_RX_DV_i_3/O
                         net (fo=4, routed)           0.736     1.424    design_1_i/UART_RX_0/U0/r_RX_DV_i_3_n_0
    SLICE_X3Y83          LUT5 (Prop_lut5_I4_O)        0.150     1.574 f  design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_6/O
                         net (fo=1, routed)           0.595     2.169    design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_6_n_0
    SLICE_X3Y84          LUT6 (Prop_lut6_I5_O)        0.332     2.501 r  design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_1/O
                         net (fo=4, routed)           0.677     3.178    design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_1_n_0
    SLICE_X2Y85          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         1.504     8.508    design_1_i/UART_RX_0/U0/i_Clk
    SLICE_X2Y85          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[8]/C
                         clock pessimism              0.576     9.084    
                         clock uncertainty           -0.081     9.004    
    SLICE_X2Y85          FDRE (Setup_fdre_C_R)       -0.524     8.480    design_1_i/UART_RX_0/U0/r_Clk_Count_reg[8]
  -------------------------------------------------------------------
                         required time                          8.480    
                         arrival time                          -3.178    
  -------------------------------------------------------------------
                         slack                                  5.301    

Slack (MET) :             5.301ns  (required time - arrival time)
  Source:                 design_1_i/UART_RX_0/U0/r_Clk_Count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/UART_RX_0/U0/r_Clk_Count_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.073ns  (logic 1.200ns (29.462%)  route 2.873ns (70.538%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 8.508 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         1.617    -0.895    design_1_i/UART_RX_0/U0/i_Clk
    SLICE_X3Y82          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y82          FDRE (Prop_fdre_C_Q)         0.419    -0.476 r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[3]/Q
                         net (fo=8, routed)           0.865     0.389    design_1_i/UART_RX_0/U0/r_Clk_Count_reg_n_0_[3]
    SLICE_X3Y84          LUT6 (Prop_lut6_I4_O)        0.299     0.688 r  design_1_i/UART_RX_0/U0/r_RX_DV_i_3/O
                         net (fo=4, routed)           0.736     1.424    design_1_i/UART_RX_0/U0/r_RX_DV_i_3_n_0
    SLICE_X3Y83          LUT5 (Prop_lut5_I4_O)        0.150     1.574 f  design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_6/O
                         net (fo=1, routed)           0.595     2.169    design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_6_n_0
    SLICE_X3Y84          LUT6 (Prop_lut6_I5_O)        0.332     2.501 r  design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_1/O
                         net (fo=4, routed)           0.677     3.178    design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_1_n_0
    SLICE_X2Y85          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         1.504     8.508    design_1_i/UART_RX_0/U0/i_Clk
    SLICE_X2Y85          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[9]/C
                         clock pessimism              0.576     9.084    
                         clock uncertainty           -0.081     9.004    
    SLICE_X2Y85          FDRE (Setup_fdre_C_R)       -0.524     8.480    design_1_i/UART_RX_0/U0/r_Clk_Count_reg[9]
  -------------------------------------------------------------------
                         required time                          8.480    
                         arrival time                          -3.178    
  -------------------------------------------------------------------
                         slack                                  5.301    

Slack (MET) :             5.440ns  (required time - arrival time)
  Source:                 design_1_i/UART_RX_0/U0/r_Clk_Count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/UART_RX_0/U0/r_Clk_Count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.933ns  (logic 1.200ns (30.509%)  route 2.733ns (69.491%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 8.507 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         1.617    -0.895    design_1_i/UART_RX_0/U0/i_Clk
    SLICE_X3Y82          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y82          FDRE (Prop_fdre_C_Q)         0.419    -0.476 r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[3]/Q
                         net (fo=8, routed)           0.865     0.389    design_1_i/UART_RX_0/U0/r_Clk_Count_reg_n_0_[3]
    SLICE_X3Y84          LUT6 (Prop_lut6_I4_O)        0.299     0.688 r  design_1_i/UART_RX_0/U0/r_RX_DV_i_3/O
                         net (fo=4, routed)           0.736     1.424    design_1_i/UART_RX_0/U0/r_RX_DV_i_3_n_0
    SLICE_X3Y83          LUT5 (Prop_lut5_I4_O)        0.150     1.574 f  design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_6/O
                         net (fo=1, routed)           0.595     2.169    design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_6_n_0
    SLICE_X3Y84          LUT6 (Prop_lut6_I5_O)        0.332     2.501 r  design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_1/O
                         net (fo=4, routed)           0.537     3.038    design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_1_n_0
    SLICE_X2Y84          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         1.503     8.507    design_1_i/UART_RX_0/U0/i_Clk
    SLICE_X2Y84          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[5]/C
                         clock pessimism              0.576     9.083    
                         clock uncertainty           -0.081     9.003    
    SLICE_X2Y84          FDRE (Setup_fdre_C_R)       -0.524     8.479    design_1_i/UART_RX_0/U0/r_Clk_Count_reg[5]
  -------------------------------------------------------------------
                         required time                          8.479    
                         arrival time                          -3.038    
  -------------------------------------------------------------------
                         slack                                  5.440    

Slack (MET) :             5.627ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.034ns  (logic 1.865ns (46.237%)  route 2.169ns (53.763%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 8.502 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         1.614    -0.898    <hidden>
    SLICE_X2Y80          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y80          FDRE (Prop_fdre_C_Q)         0.518    -0.380 r  <hidden>
                         net (fo=6, routed)           0.984     0.604    <hidden>
    SLICE_X1Y78          LUT4 (Prop_lut4_I3_O)        0.124     0.728 r  <hidden>
                         net (fo=1, routed)           0.000     0.728    <hidden>
    SLICE_X1Y78          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.278 r  <hidden>
                         net (fo=1, routed)           0.000     1.278    <hidden>
    SLICE_X1Y79          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.549 r  <hidden>
                         net (fo=1, routed)           0.602     2.151    <hidden>
    SLICE_X2Y80          LUT5 (Prop_lut5_I1_O)        0.402     2.553 r  <hidden>
                         net (fo=2, routed)           0.583     3.136    <hidden>
    SLICE_X2Y79          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         1.498     8.502    <hidden>
    SLICE_X2Y79          FDRE                                         r  <hidden>
                         clock pessimism              0.576     9.078    
                         clock uncertainty           -0.081     8.998    
    SLICE_X2Y79          FDRE (Setup_fdre_C_D)       -0.235     8.763    <hidden>
  -------------------------------------------------------------------
                         required time                          8.763    
                         arrival time                          -3.136    
  -------------------------------------------------------------------
                         slack                                  5.627    

Slack (MET) :             5.816ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.844ns  (logic 1.865ns (48.513%)  route 1.979ns (51.487%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 8.502 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         1.614    -0.898    <hidden>
    SLICE_X2Y80          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y80          FDRE (Prop_fdre_C_Q)         0.518    -0.380 r  <hidden>
                         net (fo=6, routed)           0.984     0.604    <hidden>
    SLICE_X1Y78          LUT4 (Prop_lut4_I3_O)        0.124     0.728 r  <hidden>
                         net (fo=1, routed)           0.000     0.728    <hidden>
    SLICE_X1Y78          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.278 r  <hidden>
                         net (fo=1, routed)           0.000     1.278    <hidden>
    SLICE_X1Y79          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.549 r  <hidden>
                         net (fo=1, routed)           0.602     2.151    <hidden>
    SLICE_X2Y80          LUT5 (Prop_lut5_I1_O)        0.402     2.553 r  <hidden>
                         net (fo=2, routed)           0.394     2.946    <hidden>
    SLICE_X2Y79          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         1.498     8.502    <hidden>
    SLICE_X2Y79          FDRE                                         r  <hidden>
                         clock pessimism              0.576     9.078    
                         clock uncertainty           -0.081     8.998    
    SLICE_X2Y79          FDRE (Setup_fdre_C_D)       -0.235     8.763    <hidden>
  -------------------------------------------------------------------
                         required time                          8.763    
                         arrival time                          -2.946    
  -------------------------------------------------------------------
                         slack                                  5.816    

Slack (MET) :             5.896ns  (required time - arrival time)
  Source:                 design_1_i/UART_RX_0/U0/r_Clk_Count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/UART_RX_0/U0/r_Clk_Count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.570ns  (logic 1.126ns (31.542%)  route 2.444ns (68.458%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 8.505 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         1.618    -0.894    design_1_i/UART_RX_0/U0/i_Clk
    SLICE_X2Y83          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y83          FDRE (Prop_fdre_C_Q)         0.518    -0.376 r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[2]/Q
                         net (fo=11, routed)          0.862     0.486    design_1_i/UART_RX_0/U0/r_Clk_Count_reg_n_0_[2]
    SLICE_X2Y82          LUT4 (Prop_lut4_I1_O)        0.153     0.639 r  design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_7/O
                         net (fo=1, routed)           0.692     1.331    design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_7_n_0
    SLICE_X2Y82          LUT6 (Prop_lut6_I3_O)        0.331     1.662 r  design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_2/O
                         net (fo=12, routed)          0.362     2.024    design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_2_n_0
    SLICE_X2Y83          LUT4 (Prop_lut4_I0_O)        0.124     2.148 r  design_1_i/UART_RX_0/U0/r_Clk_Count[4]_i_1/O
                         net (fo=2, routed)           0.528     2.676    design_1_i/UART_RX_0/U0/r_Clk_Count[4]_i_1_n_0
    SLICE_X3Y82          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         1.501     8.505    design_1_i/UART_RX_0/U0/i_Clk
    SLICE_X3Y82          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[3]/C
                         clock pessimism              0.576     9.081    
                         clock uncertainty           -0.081     9.001    
    SLICE_X3Y82          FDRE (Setup_fdre_C_R)       -0.429     8.572    design_1_i/UART_RX_0/U0/r_Clk_Count_reg[3]
  -------------------------------------------------------------------
                         required time                          8.572    
                         arrival time                          -2.676    
  -------------------------------------------------------------------
                         slack                                  5.896    

Slack (MET) :             5.896ns  (required time - arrival time)
  Source:                 design_1_i/UART_RX_0/U0/r_Clk_Count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/UART_RX_0/U0/r_Clk_Count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.570ns  (logic 1.126ns (31.542%)  route 2.444ns (68.458%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 8.505 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         1.618    -0.894    design_1_i/UART_RX_0/U0/i_Clk
    SLICE_X2Y83          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y83          FDRE (Prop_fdre_C_Q)         0.518    -0.376 r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[2]/Q
                         net (fo=11, routed)          0.862     0.486    design_1_i/UART_RX_0/U0/r_Clk_Count_reg_n_0_[2]
    SLICE_X2Y82          LUT4 (Prop_lut4_I1_O)        0.153     0.639 r  design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_7/O
                         net (fo=1, routed)           0.692     1.331    design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_7_n_0
    SLICE_X2Y82          LUT6 (Prop_lut6_I3_O)        0.331     1.662 r  design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_2/O
                         net (fo=12, routed)          0.362     2.024    design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_2_n_0
    SLICE_X2Y83          LUT4 (Prop_lut4_I0_O)        0.124     2.148 r  design_1_i/UART_RX_0/U0/r_Clk_Count[4]_i_1/O
                         net (fo=2, routed)           0.528     2.676    design_1_i/UART_RX_0/U0/r_Clk_Count[4]_i_1_n_0
    SLICE_X3Y82          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         1.501     8.505    design_1_i/UART_RX_0/U0/i_Clk
    SLICE_X3Y82          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[4]/C
                         clock pessimism              0.576     9.081    
                         clock uncertainty           -0.081     9.001    
    SLICE_X3Y82          FDRE (Setup_fdre_C_R)       -0.429     8.572    design_1_i/UART_RX_0/U0/r_Clk_Count_reg[4]
  -------------------------------------------------------------------
                         required time                          8.572    
                         arrival time                          -2.676    
  -------------------------------------------------------------------
                         slack                                  5.896    

Slack (MET) :             6.073ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.755ns  (logic 1.891ns (50.360%)  route 1.864ns (49.640%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 8.502 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         1.609    -0.903    <hidden>
    SLICE_X5Y78          FDSE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y78          FDSE (Prop_fdse_C_Q)         0.419    -0.484 r  <hidden>
                         net (fo=2, routed)           0.811     0.327    <hidden>
    SLICE_X4Y78          LUT4 (Prop_lut4_I0_O)        0.296     0.623 r  <hidden>
                         net (fo=1, routed)           0.000     0.623    <hidden>
    SLICE_X4Y78          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.155 r  <hidden>
                         net (fo=1, routed)           0.000     1.155    <hidden>
    SLICE_X4Y79          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.426 r  <hidden>
                         net (fo=1, routed)           0.601     2.027    <hidden>
    SLICE_X2Y79          LUT6 (Prop_lut6_I0_O)        0.373     2.400 r  <hidden>
                         net (fo=2, routed)           0.452     2.852    <hidden>
    SLICE_X2Y79          FDSE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         1.498     8.502    <hidden>
    SLICE_X2Y79          FDSE                                         r  <hidden>
                         clock pessimism              0.562     9.064    
                         clock uncertainty           -0.081     8.984    
    SLICE_X2Y79          FDSE (Setup_fdse_C_D)       -0.058     8.926    <hidden>
  -------------------------------------------------------------------
                         required time                          8.926    
                         arrival time                          -2.852    
  -------------------------------------------------------------------
                         slack                                  6.073    

Slack (MET) :             6.522ns  (required time - arrival time)
  Source:                 design_1_i/UART_RX_0/U0/r_Clk_Count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/UART_RX_0/U0/r_Clk_Count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.167ns  (logic 1.002ns (31.634%)  route 2.165ns (68.366%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 8.505 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         1.618    -0.894    design_1_i/UART_RX_0/U0/i_Clk
    SLICE_X2Y83          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y83          FDRE (Prop_fdre_C_Q)         0.518    -0.376 r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[2]/Q
                         net (fo=11, routed)          0.862     0.486    design_1_i/UART_RX_0/U0/r_Clk_Count_reg_n_0_[2]
    SLICE_X2Y82          LUT4 (Prop_lut4_I1_O)        0.153     0.639 r  design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_7/O
                         net (fo=1, routed)           0.692     1.331    design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_7_n_0
    SLICE_X2Y82          LUT6 (Prop_lut6_I3_O)        0.331     1.662 r  design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_2/O
                         net (fo=12, routed)          0.612     2.274    design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_2_n_0
    SLICE_X3Y82          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         1.501     8.505    design_1_i/UART_RX_0/U0/i_Clk
    SLICE_X3Y82          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[3]/C
                         clock pessimism              0.576     9.081    
                         clock uncertainty           -0.081     9.001    
    SLICE_X3Y82          FDRE (Setup_fdre_C_CE)      -0.205     8.796    design_1_i/UART_RX_0/U0/r_Clk_Count_reg[3]
  -------------------------------------------------------------------
                         required time                          8.796    
                         arrival time                          -2.274    
  -------------------------------------------------------------------
                         slack                                  6.522    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         0.579    -0.602    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X7Y76          FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y76          FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056    -0.405    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/Q
    SLICE_X7Y76          FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         0.846    -0.843    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X7Y76          FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.241    -0.602    
                         clock uncertainty            0.081    -0.522    
    SLICE_X7Y76          FDRE (Hold_fdre_C_D)         0.075    -0.447    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.447    
                         arrival time                          -0.405    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_0/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/proc_sys_reset_0/U0/EXT_LPF/EXT_LPF[3].exr_lpf_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         0.579    -0.602    design_1_i/proc_sys_reset_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X7Y76          FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y76          FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/Q
                         net (fo=2, routed)           0.067    -0.394    design_1_i/proc_sys_reset_0/U0/EXT_LPF/p_1_in4_in
    SLICE_X7Y76          FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/EXT_LPF[3].exr_lpf_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         0.846    -0.843    design_1_i/proc_sys_reset_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X7Y76          FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/EXT_LPF[3].exr_lpf_reg[3]/C
                         clock pessimism              0.241    -0.602    
                         clock uncertainty            0.081    -0.522    
    SLICE_X7Y76          FDRE (Hold_fdre_C_D)         0.078    -0.444    design_1_i/proc_sys_reset_0/U0/EXT_LPF/EXT_LPF[3].exr_lpf_reg[3]
  -------------------------------------------------------------------
                         required time                          0.444    
                         arrival time                          -0.394    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/proc_sys_reset_0/U0/SEQ/pr_dec_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.186ns (71.834%)  route 0.073ns (28.166%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         0.579    -0.602    design_1_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X4Y73          FDRE                                         r  design_1_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y73          FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  design_1_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/Q
                         net (fo=5, routed)           0.073    -0.388    design_1_i/proc_sys_reset_0/U0/SEQ/seq_cnt[3]
    SLICE_X5Y73          LUT4 (Prop_lut4_I1_O)        0.045    -0.343 r  design_1_i/proc_sys_reset_0/U0/SEQ/pr_dec[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.343    design_1_i/proc_sys_reset_0/U0/SEQ/p_3_out[0]
    SLICE_X5Y73          FDRE                                         r  design_1_i/proc_sys_reset_0/U0/SEQ/pr_dec_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         0.846    -0.843    design_1_i/proc_sys_reset_0/U0/SEQ/slowest_sync_clk
    SLICE_X5Y73          FDRE                                         r  design_1_i/proc_sys_reset_0/U0/SEQ/pr_dec_reg[0]/C
                         clock pessimism              0.254    -0.589    
                         clock uncertainty            0.081    -0.509    
    SLICE_X5Y73          FDRE (Hold_fdre_C_D)         0.092    -0.417    design_1_i/proc_sys_reset_0/U0/SEQ/pr_dec_reg[0]
  -------------------------------------------------------------------
                         required time                          0.417    
                         arrival time                          -0.343    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         0.579    -0.602    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X6Y76          FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y76          FDRE (Prop_fdre_C_Q)         0.164    -0.438 r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056    -0.382    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/Q
    SLICE_X6Y76          FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         0.846    -0.843    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X6Y76          FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.241    -0.602    
                         clock uncertainty            0.081    -0.522    
    SLICE_X6Y76          FDRE (Hold_fdre_C_D)         0.060    -0.462    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.382    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.164ns (70.995%)  route 0.067ns (29.005%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         0.579    -0.602    design_1_i/proc_sys_reset_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X6Y76          FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y76          FDRE (Prop_fdre_C_Q)         0.164    -0.438 r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/Q
                         net (fo=2, routed)           0.067    -0.371    design_1_i/proc_sys_reset_0/U0/EXT_LPF/p_1_in
    SLICE_X6Y76          FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         0.846    -0.843    design_1_i/proc_sys_reset_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X6Y76          FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/C
                         clock pessimism              0.241    -0.602    
                         clock uncertainty            0.081    -0.522    
    SLICE_X6Y76          FDRE (Hold_fdre_C_D)         0.064    -0.458    design_1_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                          -0.371    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/proc_sys_reset_0/U0/SEQ/core_dec_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.367%)  route 0.086ns (31.633%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         0.579    -0.602    design_1_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X4Y73          FDRE                                         r  design_1_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y73          FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  design_1_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/Q
                         net (fo=7, routed)           0.086    -0.375    design_1_i/proc_sys_reset_0/U0/SEQ/seq_cnt[0]
    SLICE_X5Y73          LUT4 (Prop_lut4_I1_O)        0.045    -0.330 r  design_1_i/proc_sys_reset_0/U0/SEQ/pr_dec0/O
                         net (fo=1, routed)           0.000    -0.330    design_1_i/proc_sys_reset_0/U0/SEQ/pr_dec0__0
    SLICE_X5Y73          FDRE                                         r  design_1_i/proc_sys_reset_0/U0/SEQ/core_dec_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         0.846    -0.843    design_1_i/proc_sys_reset_0/U0/SEQ/slowest_sync_clk
    SLICE_X5Y73          FDRE                                         r  design_1_i/proc_sys_reset_0/U0/SEQ/core_dec_reg[1]/C
                         clock pessimism              0.254    -0.589    
                         clock uncertainty            0.081    -0.509    
    SLICE_X5Y73          FDRE (Hold_fdre_C_D)         0.092    -0.417    design_1_i/proc_sys_reset_0/U0/SEQ/core_dec_reg[1]
  -------------------------------------------------------------------
                         required time                          0.417    
                         arrival time                          -0.330    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_0/U0/SEQ/core_dec_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/proc_sys_reset_0/U0/SEQ/Core_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.755%)  route 0.097ns (34.245%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         0.578    -0.603    design_1_i/proc_sys_reset_0/U0/SEQ/slowest_sync_clk
    SLICE_X5Y74          FDRE                                         r  design_1_i/proc_sys_reset_0/U0/SEQ/core_dec_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y74          FDRE (Prop_fdre_C_Q)         0.141    -0.462 f  design_1_i/proc_sys_reset_0/U0/SEQ/core_dec_reg[2]/Q
                         net (fo=1, routed)           0.097    -0.365    design_1_i/proc_sys_reset_0/U0/SEQ/p_0_in
    SLICE_X4Y74          LUT2 (Prop_lut2_I1_O)        0.045    -0.320 r  design_1_i/proc_sys_reset_0/U0/SEQ/Core_i_1/O
                         net (fo=1, routed)           0.000    -0.320    design_1_i/proc_sys_reset_0/U0/SEQ/Core_i_1_n_0
    SLICE_X4Y74          FDSE                                         r  design_1_i/proc_sys_reset_0/U0/SEQ/Core_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         0.845    -0.844    design_1_i/proc_sys_reset_0/U0/SEQ/slowest_sync_clk
    SLICE_X4Y74          FDSE                                         r  design_1_i/proc_sys_reset_0/U0/SEQ/Core_reg/C
                         clock pessimism              0.254    -0.590    
                         clock uncertainty            0.081    -0.510    
    SLICE_X4Y74          FDSE (Hold_fdse_C_D)         0.091    -0.419    design_1_i/proc_sys_reset_0/U0/SEQ/Core_reg
  -------------------------------------------------------------------
                         required time                          0.419    
                         arrival time                          -0.320    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/proc_sys_reset_0/U0/EXT_LPF/lpf_asr_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.246ns (81.065%)  route 0.057ns (18.935%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         0.579    -0.602    design_1_i/proc_sys_reset_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X6Y76          FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y76          FDRE (Prop_fdre_C_Q)         0.148    -0.454 r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/Q
                         net (fo=1, routed)           0.057    -0.397    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/asr_lpf[0]
    SLICE_X6Y76          LUT5 (Prop_lut5_I4_O)        0.098    -0.299 r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/lpf_asr_i_1/O
                         net (fo=1, routed)           0.000    -0.299    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX_n_0
    SLICE_X6Y76          FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/lpf_asr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         0.846    -0.843    design_1_i/proc_sys_reset_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X6Y76          FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/lpf_asr_reg/C
                         clock pessimism              0.241    -0.602    
                         clock uncertainty            0.081    -0.522    
    SLICE_X6Y76          FDRE (Hold_fdre_C_D)         0.121    -0.401    design_1_i/proc_sys_reset_0/U0/EXT_LPF/lpf_asr_reg
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                          -0.299    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_0/U0/EXT_LPF/EXT_LPF[3].exr_lpf_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/proc_sys_reset_0/U0/EXT_LPF/lpf_exr_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.226ns (81.235%)  route 0.052ns (18.765%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         0.579    -0.602    design_1_i/proc_sys_reset_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X7Y76          FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/EXT_LPF[3].exr_lpf_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y76          FDRE (Prop_fdre_C_Q)         0.128    -0.474 r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/EXT_LPF[3].exr_lpf_reg[3]/Q
                         net (fo=1, routed)           0.052    -0.422    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/exr_lpf[0]
    SLICE_X7Y76          LUT5 (Prop_lut5_I4_O)        0.098    -0.324 r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/lpf_exr_i_1/O
                         net (fo=1, routed)           0.000    -0.324    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT_n_0
    SLICE_X7Y76          FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/lpf_exr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         0.846    -0.843    design_1_i/proc_sys_reset_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X7Y76          FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/lpf_exr_reg/C
                         clock pessimism              0.241    -0.602    
                         clock uncertainty            0.081    -0.522    
    SLICE_X7Y76          FDRE (Hold_fdre_C_D)         0.092    -0.430    design_1_i/proc_sys_reset_0/U0/EXT_LPF/lpf_exr_reg
  -------------------------------------------------------------------
                         required time                          0.430    
                         arrival time                          -0.324    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         0.582    -0.599    <hidden>
    SLICE_X5Y79          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y79          FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  <hidden>
                         net (fo=3, routed)           0.116    -0.342    <hidden>
    SLICE_X5Y79          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         0.850    -0.839    <hidden>
    SLICE_X5Y79          FDRE                                         r  <hidden>
                         clock pessimism              0.240    -0.599    
                         clock uncertainty            0.081    -0.519    
    SLICE_X5Y79          FDRE (Hold_fdre_C_D)         0.070    -0.449    <hidden>
  -------------------------------------------------------------------
                         required time                          0.449    
                         arrival time                          -0.342    
  -------------------------------------------------------------------
                         slack                                  0.107    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_design_1_clk_wiz_0
  To Clock:  clk_out2_design_1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack      148.838ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.079ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             148.838ns  (required time - arrival time)
  Source:                 design_1_i/HUB75_driver_0/U0/r_col_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/HUB75_driver_0/U0/o_rgb_0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            160.000ns  (clk_out2_design_1_clk_wiz_0_1 rise@160.000ns - clk_out2_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.091ns  (logic 3.374ns (30.421%)  route 7.717ns (69.579%))
  Logic Levels:           11  (CARRY4=3 LUT2=2 LUT5=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 158.439 - 160.000 ) 
    Source Clock Delay      (SCD):    -0.966ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=528, routed)         1.546    -0.966    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X55Y70         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_col_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y70         FDRE (Prop_fdre_C_Q)         0.456    -0.510 r  design_1_i/HUB75_driver_0/U0/r_col_count_reg[0]/Q
                         net (fo=12, routed)          1.102     0.592    design_1_i/HUB75_driver_0/U0/r_col_count_reg_n_0_[0]
    SLICE_X56Y69         LUT2 (Prop_lut2_I0_O)        0.124     0.716 r  design_1_i/HUB75_driver_0/U0/o_rgb_03_carry_i_2/O
                         net (fo=1, routed)           0.000     0.716    design_1_i/HUB75_driver_0/U0/o_rgb_03_carry_i_2_n_0
    SLICE_X56Y69         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     1.096 r  design_1_i/HUB75_driver_0/U0/o_rgb_03_carry/CO[3]
                         net (fo=1, routed)           0.000     1.096    design_1_i/HUB75_driver_0/U0/o_rgb_03_carry_n_0
    SLICE_X56Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.419 f  design_1_i/HUB75_driver_0/U0/o_rgb_03_carry__0/O[1]
                         net (fo=2, routed)           0.974     2.393    design_1_i/HUB75_driver_0/U0/o_rgb_03[5]
    SLICE_X57Y68         LUT6 (Prop_lut6_I5_O)        0.306     2.699 r  design_1_i/HUB75_driver_0/U0/o_rgb_01__5_carry__0_i_4/O
                         net (fo=2, routed)           0.530     3.229    design_1_i/HUB75_driver_0/U0/o_rgb_01__5_carry__0_i_4_n_0
    SLICE_X56Y68         LUT2 (Prop_lut2_I0_O)        0.124     3.353 r  design_1_i/HUB75_driver_0/U0/o_rgb_01__5_carry__0_i_2/O
                         net (fo=1, routed)           0.000     3.353    design_1_i/HUB75_driver_0/U0/o_rgb_01__5_carry__0_i_2_n_0
    SLICE_X56Y68         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     3.931 r  design_1_i/HUB75_driver_0/U0/o_rgb_01__5_carry__0/O[2]
                         net (fo=128, routed)         2.957     6.887    design_1_i/HUB75_driver_0/U0/o_rgb_01__5_carry__0_n_5
    SLICE_X49Y62         LUT5 (Prop_lut5_I3_O)        0.301     7.188 r  design_1_i/HUB75_driver_0/U0/o_rgb_0[2]_i_91/O
                         net (fo=1, routed)           0.000     7.188    design_1_i/HUB75_driver_0/U0/o_rgb_0[2]_i_91_n_0
    SLICE_X49Y62         MUXF7 (Prop_muxf7_I0_O)      0.238     7.426 r  design_1_i/HUB75_driver_0/U0/o_rgb_0_reg[2]_i_47/O
                         net (fo=1, routed)           0.000     7.426    design_1_i/HUB75_driver_0/U0/o_rgb_0_reg[2]_i_47_n_0
    SLICE_X49Y62         MUXF8 (Prop_muxf8_I0_O)      0.104     7.530 r  design_1_i/HUB75_driver_0/U0/o_rgb_0_reg[2]_i_17/O
                         net (fo=2, routed)           1.160     8.691    design_1_i/HUB75_driver_0/U0/o_rgb_0_reg[2]_i_17_n_0
    SLICE_X55Y65         LUT6 (Prop_lut6_I0_O)        0.316     9.007 r  design_1_i/HUB75_driver_0/U0/o_rgb_0[1]_i_2/O
                         net (fo=2, routed)           0.995    10.001    design_1_i/HUB75_driver_0/U0/o_rgb_0[1]_i_2_n_0
    SLICE_X54Y66         LUT6 (Prop_lut6_I5_O)        0.124    10.125 r  design_1_i/HUB75_driver_0/U0/o_rgb_0[0]_i_1/O
                         net (fo=1, routed)           0.000    10.125    design_1_i/HUB75_driver_0/U0/o_rgb_0[0]_i_1_n_0
    SLICE_X54Y66         FDRE                                         r  design_1_i/HUB75_driver_0/U0/o_rgb_0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                    160.000   160.000 r  
    W5                                                0.000   160.000 r  clk (IN)
                         net (fo=0)                   0.000   160.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   161.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   162.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   155.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   156.914    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   157.005 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=528, routed)         1.435   158.439    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X54Y66         FDRE                                         r  design_1_i/HUB75_driver_0/U0/o_rgb_0_reg[0]/C
                         clock pessimism              0.576   159.015    
                         clock uncertainty           -0.130   158.885    
    SLICE_X54Y66         FDRE (Setup_fdre_C_D)        0.079   158.964    design_1_i/HUB75_driver_0/U0/o_rgb_0_reg[0]
  -------------------------------------------------------------------
                         required time                        158.964    
                         arrival time                         -10.125    
  -------------------------------------------------------------------
                         slack                                148.838    

Slack (MET) :             149.029ns  (required time - arrival time)
  Source:                 design_1_i/HUB75_driver_0/U0/r_col_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/HUB75_driver_0/U0/o_rgb_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            160.000ns  (clk_out2_design_1_clk_wiz_0_1 rise@160.000ns - clk_out2_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.888ns  (logic 3.374ns (30.989%)  route 7.514ns (69.011%))
  Logic Levels:           11  (CARRY4=3 LUT2=2 LUT5=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 158.440 - 160.000 ) 
    Source Clock Delay      (SCD):    -0.966ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=528, routed)         1.546    -0.966    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X55Y70         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_col_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y70         FDRE (Prop_fdre_C_Q)         0.456    -0.510 r  design_1_i/HUB75_driver_0/U0/r_col_count_reg[0]/Q
                         net (fo=12, routed)          1.102     0.592    design_1_i/HUB75_driver_0/U0/r_col_count_reg_n_0_[0]
    SLICE_X56Y69         LUT2 (Prop_lut2_I0_O)        0.124     0.716 r  design_1_i/HUB75_driver_0/U0/o_rgb_03_carry_i_2/O
                         net (fo=1, routed)           0.000     0.716    design_1_i/HUB75_driver_0/U0/o_rgb_03_carry_i_2_n_0
    SLICE_X56Y69         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     1.096 r  design_1_i/HUB75_driver_0/U0/o_rgb_03_carry/CO[3]
                         net (fo=1, routed)           0.000     1.096    design_1_i/HUB75_driver_0/U0/o_rgb_03_carry_n_0
    SLICE_X56Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.419 f  design_1_i/HUB75_driver_0/U0/o_rgb_03_carry__0/O[1]
                         net (fo=2, routed)           0.974     2.393    design_1_i/HUB75_driver_0/U0/o_rgb_03[5]
    SLICE_X57Y68         LUT6 (Prop_lut6_I5_O)        0.306     2.699 r  design_1_i/HUB75_driver_0/U0/o_rgb_01__5_carry__0_i_4/O
                         net (fo=2, routed)           0.530     3.229    design_1_i/HUB75_driver_0/U0/o_rgb_01__5_carry__0_i_4_n_0
    SLICE_X56Y68         LUT2 (Prop_lut2_I0_O)        0.124     3.353 r  design_1_i/HUB75_driver_0/U0/o_rgb_01__5_carry__0_i_2/O
                         net (fo=1, routed)           0.000     3.353    design_1_i/HUB75_driver_0/U0/o_rgb_01__5_carry__0_i_2_n_0
    SLICE_X56Y68         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     3.931 r  design_1_i/HUB75_driver_0/U0/o_rgb_01__5_carry__0/O[2]
                         net (fo=128, routed)         2.999     6.930    design_1_i/HUB75_driver_0/U0/o_rgb_01__5_carry__0_n_5
    SLICE_X50Y61         LUT5 (Prop_lut5_I3_O)        0.301     7.231 r  design_1_i/HUB75_driver_0/U0/o_rgb_1[2]_i_102/O
                         net (fo=1, routed)           0.000     7.231    design_1_i/HUB75_driver_0/U0/o_rgb_1[2]_i_102_n_0
    SLICE_X50Y61         MUXF7 (Prop_muxf7_I0_O)      0.241     7.472 r  design_1_i/HUB75_driver_0/U0/o_rgb_1_reg[2]_i_52/O
                         net (fo=1, routed)           0.000     7.472    design_1_i/HUB75_driver_0/U0/o_rgb_1_reg[2]_i_52_n_0
    SLICE_X50Y61         MUXF8 (Prop_muxf8_I0_O)      0.098     7.570 r  design_1_i/HUB75_driver_0/U0/o_rgb_1_reg[2]_i_19/O
                         net (fo=1, routed)           0.632     8.202    design_1_i/HUB75_driver_0/U0/o_rgb_1_reg[2]_i_19_n_0
    SLICE_X53Y64         LUT6 (Prop_lut6_I1_O)        0.319     8.521 r  design_1_i/HUB75_driver_0/U0/o_rgb_1[2]_i_5/O
                         net (fo=3, routed)           1.276     9.798    design_1_i/HUB75_driver_0/U0/o_rgb_1[2]_i_5_n_0
    SLICE_X56Y66         LUT6 (Prop_lut6_I5_O)        0.124     9.922 r  design_1_i/HUB75_driver_0/U0/o_rgb_1[2]_i_1/O
                         net (fo=1, routed)           0.000     9.922    design_1_i/HUB75_driver_0/U0/o_rgb_1[2]_i_1_n_0
    SLICE_X56Y66         FDRE                                         r  design_1_i/HUB75_driver_0/U0/o_rgb_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                    160.000   160.000 r  
    W5                                                0.000   160.000 r  clk (IN)
                         net (fo=0)                   0.000   160.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   161.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   162.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   155.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   156.914    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   157.005 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=528, routed)         1.436   158.440    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X56Y66         FDRE                                         r  design_1_i/HUB75_driver_0/U0/o_rgb_1_reg[2]/C
                         clock pessimism              0.562   159.002    
                         clock uncertainty           -0.130   158.872    
    SLICE_X56Y66         FDRE (Setup_fdre_C_D)        0.079   158.951    design_1_i/HUB75_driver_0/U0/o_rgb_1_reg[2]
  -------------------------------------------------------------------
                         required time                        158.951    
                         arrival time                          -9.922    
  -------------------------------------------------------------------
                         slack                                149.029    

Slack (MET) :             149.047ns  (required time - arrival time)
  Source:                 design_1_i/HUB75_driver_0/U0/r_col_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/HUB75_driver_0/U0/o_rgb_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            160.000ns  (clk_out2_design_1_clk_wiz_0_1 rise@160.000ns - clk_out2_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.871ns  (logic 3.374ns (31.037%)  route 7.497ns (68.963%))
  Logic Levels:           11  (CARRY4=3 LUT2=2 LUT5=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 158.440 - 160.000 ) 
    Source Clock Delay      (SCD):    -0.966ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=528, routed)         1.546    -0.966    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X55Y70         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_col_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y70         FDRE (Prop_fdre_C_Q)         0.456    -0.510 r  design_1_i/HUB75_driver_0/U0/r_col_count_reg[0]/Q
                         net (fo=12, routed)          1.102     0.592    design_1_i/HUB75_driver_0/U0/r_col_count_reg_n_0_[0]
    SLICE_X56Y69         LUT2 (Prop_lut2_I0_O)        0.124     0.716 r  design_1_i/HUB75_driver_0/U0/o_rgb_03_carry_i_2/O
                         net (fo=1, routed)           0.000     0.716    design_1_i/HUB75_driver_0/U0/o_rgb_03_carry_i_2_n_0
    SLICE_X56Y69         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     1.096 r  design_1_i/HUB75_driver_0/U0/o_rgb_03_carry/CO[3]
                         net (fo=1, routed)           0.000     1.096    design_1_i/HUB75_driver_0/U0/o_rgb_03_carry_n_0
    SLICE_X56Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.419 f  design_1_i/HUB75_driver_0/U0/o_rgb_03_carry__0/O[1]
                         net (fo=2, routed)           0.974     2.393    design_1_i/HUB75_driver_0/U0/o_rgb_03[5]
    SLICE_X57Y68         LUT6 (Prop_lut6_I5_O)        0.306     2.699 r  design_1_i/HUB75_driver_0/U0/o_rgb_01__5_carry__0_i_4/O
                         net (fo=2, routed)           0.530     3.229    design_1_i/HUB75_driver_0/U0/o_rgb_01__5_carry__0_i_4_n_0
    SLICE_X56Y68         LUT2 (Prop_lut2_I0_O)        0.124     3.353 r  design_1_i/HUB75_driver_0/U0/o_rgb_01__5_carry__0_i_2/O
                         net (fo=1, routed)           0.000     3.353    design_1_i/HUB75_driver_0/U0/o_rgb_01__5_carry__0_i_2_n_0
    SLICE_X56Y68         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     3.931 r  design_1_i/HUB75_driver_0/U0/o_rgb_01__5_carry__0/O[2]
                         net (fo=128, routed)         2.999     6.930    design_1_i/HUB75_driver_0/U0/o_rgb_01__5_carry__0_n_5
    SLICE_X50Y61         LUT5 (Prop_lut5_I3_O)        0.301     7.231 r  design_1_i/HUB75_driver_0/U0/o_rgb_1[2]_i_102/O
                         net (fo=1, routed)           0.000     7.231    design_1_i/HUB75_driver_0/U0/o_rgb_1[2]_i_102_n_0
    SLICE_X50Y61         MUXF7 (Prop_muxf7_I0_O)      0.241     7.472 r  design_1_i/HUB75_driver_0/U0/o_rgb_1_reg[2]_i_52/O
                         net (fo=1, routed)           0.000     7.472    design_1_i/HUB75_driver_0/U0/o_rgb_1_reg[2]_i_52_n_0
    SLICE_X50Y61         MUXF8 (Prop_muxf8_I0_O)      0.098     7.570 r  design_1_i/HUB75_driver_0/U0/o_rgb_1_reg[2]_i_19/O
                         net (fo=1, routed)           0.632     8.202    design_1_i/HUB75_driver_0/U0/o_rgb_1_reg[2]_i_19_n_0
    SLICE_X53Y64         LUT6 (Prop_lut6_I1_O)        0.319     8.521 r  design_1_i/HUB75_driver_0/U0/o_rgb_1[2]_i_5/O
                         net (fo=3, routed)           1.260     9.781    design_1_i/HUB75_driver_0/U0/o_rgb_1[2]_i_5_n_0
    SLICE_X56Y66         LUT6 (Prop_lut6_I0_O)        0.124     9.905 r  design_1_i/HUB75_driver_0/U0/o_rgb_1[1]_i_1/O
                         net (fo=1, routed)           0.000     9.905    design_1_i/HUB75_driver_0/U0/o_rgb_1[1]_i_1_n_0
    SLICE_X56Y66         FDRE                                         r  design_1_i/HUB75_driver_0/U0/o_rgb_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                    160.000   160.000 r  
    W5                                                0.000   160.000 r  clk (IN)
                         net (fo=0)                   0.000   160.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   161.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   162.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   155.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   156.914    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   157.005 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=528, routed)         1.436   158.440    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X56Y66         FDRE                                         r  design_1_i/HUB75_driver_0/U0/o_rgb_1_reg[1]/C
                         clock pessimism              0.562   159.002    
                         clock uncertainty           -0.130   158.872    
    SLICE_X56Y66         FDRE (Setup_fdre_C_D)        0.081   158.953    design_1_i/HUB75_driver_0/U0/o_rgb_1_reg[1]
  -------------------------------------------------------------------
                         required time                        158.953    
                         arrival time                          -9.905    
  -------------------------------------------------------------------
                         slack                                149.047    

Slack (MET) :             149.160ns  (required time - arrival time)
  Source:                 design_1_i/HUB75_driver_0/U0/r_col_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/HUB75_driver_0/U0/o_rgb_0_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            160.000ns  (clk_out2_design_1_clk_wiz_0_1 rise@160.000ns - clk_out2_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.768ns  (logic 3.374ns (31.334%)  route 7.394ns (68.666%))
  Logic Levels:           11  (CARRY4=3 LUT2=2 LUT5=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 158.439 - 160.000 ) 
    Source Clock Delay      (SCD):    -0.966ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=528, routed)         1.546    -0.966    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X55Y70         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_col_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y70         FDRE (Prop_fdre_C_Q)         0.456    -0.510 r  design_1_i/HUB75_driver_0/U0/r_col_count_reg[0]/Q
                         net (fo=12, routed)          1.102     0.592    design_1_i/HUB75_driver_0/U0/r_col_count_reg_n_0_[0]
    SLICE_X56Y69         LUT2 (Prop_lut2_I0_O)        0.124     0.716 r  design_1_i/HUB75_driver_0/U0/o_rgb_03_carry_i_2/O
                         net (fo=1, routed)           0.000     0.716    design_1_i/HUB75_driver_0/U0/o_rgb_03_carry_i_2_n_0
    SLICE_X56Y69         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     1.096 r  design_1_i/HUB75_driver_0/U0/o_rgb_03_carry/CO[3]
                         net (fo=1, routed)           0.000     1.096    design_1_i/HUB75_driver_0/U0/o_rgb_03_carry_n_0
    SLICE_X56Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.419 f  design_1_i/HUB75_driver_0/U0/o_rgb_03_carry__0/O[1]
                         net (fo=2, routed)           0.974     2.393    design_1_i/HUB75_driver_0/U0/o_rgb_03[5]
    SLICE_X57Y68         LUT6 (Prop_lut6_I5_O)        0.306     2.699 r  design_1_i/HUB75_driver_0/U0/o_rgb_01__5_carry__0_i_4/O
                         net (fo=2, routed)           0.530     3.229    design_1_i/HUB75_driver_0/U0/o_rgb_01__5_carry__0_i_4_n_0
    SLICE_X56Y68         LUT2 (Prop_lut2_I0_O)        0.124     3.353 r  design_1_i/HUB75_driver_0/U0/o_rgb_01__5_carry__0_i_2/O
                         net (fo=1, routed)           0.000     3.353    design_1_i/HUB75_driver_0/U0/o_rgb_01__5_carry__0_i_2_n_0
    SLICE_X56Y68         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     3.931 r  design_1_i/HUB75_driver_0/U0/o_rgb_01__5_carry__0/O[2]
                         net (fo=128, routed)         2.957     6.887    design_1_i/HUB75_driver_0/U0/o_rgb_01__5_carry__0_n_5
    SLICE_X49Y62         LUT5 (Prop_lut5_I3_O)        0.301     7.188 r  design_1_i/HUB75_driver_0/U0/o_rgb_0[2]_i_91/O
                         net (fo=1, routed)           0.000     7.188    design_1_i/HUB75_driver_0/U0/o_rgb_0[2]_i_91_n_0
    SLICE_X49Y62         MUXF7 (Prop_muxf7_I0_O)      0.238     7.426 r  design_1_i/HUB75_driver_0/U0/o_rgb_0_reg[2]_i_47/O
                         net (fo=1, routed)           0.000     7.426    design_1_i/HUB75_driver_0/U0/o_rgb_0_reg[2]_i_47_n_0
    SLICE_X49Y62         MUXF8 (Prop_muxf8_I0_O)      0.104     7.530 r  design_1_i/HUB75_driver_0/U0/o_rgb_0_reg[2]_i_17/O
                         net (fo=2, routed)           1.160     8.691    design_1_i/HUB75_driver_0/U0/o_rgb_0_reg[2]_i_17_n_0
    SLICE_X55Y65         LUT6 (Prop_lut6_I0_O)        0.316     9.007 r  design_1_i/HUB75_driver_0/U0/o_rgb_0[1]_i_2/O
                         net (fo=2, routed)           0.671     9.678    design_1_i/HUB75_driver_0/U0/o_rgb_0[1]_i_2_n_0
    SLICE_X54Y66         LUT6 (Prop_lut6_I1_O)        0.124     9.802 r  design_1_i/HUB75_driver_0/U0/o_rgb_0[1]_i_1/O
                         net (fo=1, routed)           0.000     9.802    design_1_i/HUB75_driver_0/U0/o_rgb_0[1]_i_1_n_0
    SLICE_X54Y66         FDRE                                         r  design_1_i/HUB75_driver_0/U0/o_rgb_0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                    160.000   160.000 r  
    W5                                                0.000   160.000 r  clk (IN)
                         net (fo=0)                   0.000   160.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   161.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   162.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   155.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   156.914    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   157.005 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=528, routed)         1.435   158.439    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X54Y66         FDRE                                         r  design_1_i/HUB75_driver_0/U0/o_rgb_0_reg[1]/C
                         clock pessimism              0.576   159.015    
                         clock uncertainty           -0.130   158.885    
    SLICE_X54Y66         FDRE (Setup_fdre_C_D)        0.077   158.962    design_1_i/HUB75_driver_0/U0/o_rgb_0_reg[1]
  -------------------------------------------------------------------
                         required time                        158.962    
                         arrival time                          -9.802    
  -------------------------------------------------------------------
                         slack                                149.160    

Slack (MET) :             149.242ns  (required time - arrival time)
  Source:                 design_1_i/HUB75_driver_0/U0/r_col_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/HUB75_driver_0/U0/o_rgb_0_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            160.000ns  (clk_out2_design_1_clk_wiz_0_1 rise@160.000ns - clk_out2_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.689ns  (logic 3.374ns (31.564%)  route 7.315ns (68.436%))
  Logic Levels:           11  (CARRY4=3 LUT2=2 LUT5=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 158.439 - 160.000 ) 
    Source Clock Delay      (SCD):    -0.966ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=528, routed)         1.546    -0.966    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X55Y70         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_col_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y70         FDRE (Prop_fdre_C_Q)         0.456    -0.510 r  design_1_i/HUB75_driver_0/U0/r_col_count_reg[0]/Q
                         net (fo=12, routed)          1.102     0.592    design_1_i/HUB75_driver_0/U0/r_col_count_reg_n_0_[0]
    SLICE_X56Y69         LUT2 (Prop_lut2_I0_O)        0.124     0.716 r  design_1_i/HUB75_driver_0/U0/o_rgb_03_carry_i_2/O
                         net (fo=1, routed)           0.000     0.716    design_1_i/HUB75_driver_0/U0/o_rgb_03_carry_i_2_n_0
    SLICE_X56Y69         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     1.096 r  design_1_i/HUB75_driver_0/U0/o_rgb_03_carry/CO[3]
                         net (fo=1, routed)           0.000     1.096    design_1_i/HUB75_driver_0/U0/o_rgb_03_carry_n_0
    SLICE_X56Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.419 f  design_1_i/HUB75_driver_0/U0/o_rgb_03_carry__0/O[1]
                         net (fo=2, routed)           0.974     2.393    design_1_i/HUB75_driver_0/U0/o_rgb_03[5]
    SLICE_X57Y68         LUT6 (Prop_lut6_I5_O)        0.306     2.699 r  design_1_i/HUB75_driver_0/U0/o_rgb_01__5_carry__0_i_4/O
                         net (fo=2, routed)           0.530     3.229    design_1_i/HUB75_driver_0/U0/o_rgb_01__5_carry__0_i_4_n_0
    SLICE_X56Y68         LUT2 (Prop_lut2_I0_O)        0.124     3.353 r  design_1_i/HUB75_driver_0/U0/o_rgb_01__5_carry__0_i_2/O
                         net (fo=1, routed)           0.000     3.353    design_1_i/HUB75_driver_0/U0/o_rgb_01__5_carry__0_i_2_n_0
    SLICE_X56Y68         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     3.931 r  design_1_i/HUB75_driver_0/U0/o_rgb_01__5_carry__0/O[2]
                         net (fo=128, routed)         2.957     6.887    design_1_i/HUB75_driver_0/U0/o_rgb_01__5_carry__0_n_5
    SLICE_X49Y62         LUT5 (Prop_lut5_I3_O)        0.301     7.188 r  design_1_i/HUB75_driver_0/U0/o_rgb_0[2]_i_91/O
                         net (fo=1, routed)           0.000     7.188    design_1_i/HUB75_driver_0/U0/o_rgb_0[2]_i_91_n_0
    SLICE_X49Y62         MUXF7 (Prop_muxf7_I0_O)      0.238     7.426 r  design_1_i/HUB75_driver_0/U0/o_rgb_0_reg[2]_i_47/O
                         net (fo=1, routed)           0.000     7.426    design_1_i/HUB75_driver_0/U0/o_rgb_0_reg[2]_i_47_n_0
    SLICE_X49Y62         MUXF8 (Prop_muxf8_I0_O)      0.104     7.530 r  design_1_i/HUB75_driver_0/U0/o_rgb_0_reg[2]_i_17/O
                         net (fo=2, routed)           1.162     8.693    design_1_i/HUB75_driver_0/U0/o_rgb_0_reg[2]_i_17_n_0
    SLICE_X55Y65         LUT6 (Prop_lut6_I3_O)        0.316     9.009 r  design_1_i/HUB75_driver_0/U0/o_rgb_0[2]_i_5/O
                         net (fo=1, routed)           0.591     9.600    design_1_i/HUB75_driver_0/U0/o_rgb_0[2]_i_5_n_0
    SLICE_X54Y66         LUT6 (Prop_lut6_I3_O)        0.124     9.724 r  design_1_i/HUB75_driver_0/U0/o_rgb_0[2]_i_2/O
                         net (fo=1, routed)           0.000     9.724    design_1_i/HUB75_driver_0/U0/o_rgb_0[2]_i_2_n_0
    SLICE_X54Y66         FDRE                                         r  design_1_i/HUB75_driver_0/U0/o_rgb_0_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                    160.000   160.000 r  
    W5                                                0.000   160.000 r  clk (IN)
                         net (fo=0)                   0.000   160.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   161.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   162.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   155.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   156.914    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   157.005 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=528, routed)         1.435   158.439    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X54Y66         FDRE                                         r  design_1_i/HUB75_driver_0/U0/o_rgb_0_reg[2]/C
                         clock pessimism              0.576   159.015    
                         clock uncertainty           -0.130   158.885    
    SLICE_X54Y66         FDRE (Setup_fdre_C_D)        0.081   158.966    design_1_i/HUB75_driver_0/U0/o_rgb_0_reg[2]
  -------------------------------------------------------------------
                         required time                        158.966    
                         arrival time                          -9.724    
  -------------------------------------------------------------------
                         slack                                149.242    

Slack (MET) :             149.556ns  (required time - arrival time)
  Source:                 design_1_i/HUB75_driver_0/U0/r_col_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/HUB75_driver_0/U0/o_rgb_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            160.000ns  (clk_out2_design_1_clk_wiz_0_1 rise@160.000ns - clk_out2_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.359ns  (logic 3.374ns (32.572%)  route 6.985ns (67.428%))
  Logic Levels:           11  (CARRY4=3 LUT2=2 LUT5=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 158.440 - 160.000 ) 
    Source Clock Delay      (SCD):    -0.966ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=528, routed)         1.546    -0.966    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X55Y70         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_col_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y70         FDRE (Prop_fdre_C_Q)         0.456    -0.510 r  design_1_i/HUB75_driver_0/U0/r_col_count_reg[0]/Q
                         net (fo=12, routed)          1.102     0.592    design_1_i/HUB75_driver_0/U0/r_col_count_reg_n_0_[0]
    SLICE_X56Y69         LUT2 (Prop_lut2_I0_O)        0.124     0.716 r  design_1_i/HUB75_driver_0/U0/o_rgb_03_carry_i_2/O
                         net (fo=1, routed)           0.000     0.716    design_1_i/HUB75_driver_0/U0/o_rgb_03_carry_i_2_n_0
    SLICE_X56Y69         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     1.096 r  design_1_i/HUB75_driver_0/U0/o_rgb_03_carry/CO[3]
                         net (fo=1, routed)           0.000     1.096    design_1_i/HUB75_driver_0/U0/o_rgb_03_carry_n_0
    SLICE_X56Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.419 f  design_1_i/HUB75_driver_0/U0/o_rgb_03_carry__0/O[1]
                         net (fo=2, routed)           0.974     2.393    design_1_i/HUB75_driver_0/U0/o_rgb_03[5]
    SLICE_X57Y68         LUT6 (Prop_lut6_I5_O)        0.306     2.699 r  design_1_i/HUB75_driver_0/U0/o_rgb_01__5_carry__0_i_4/O
                         net (fo=2, routed)           0.530     3.229    design_1_i/HUB75_driver_0/U0/o_rgb_01__5_carry__0_i_4_n_0
    SLICE_X56Y68         LUT2 (Prop_lut2_I0_O)        0.124     3.353 r  design_1_i/HUB75_driver_0/U0/o_rgb_01__5_carry__0_i_2/O
                         net (fo=1, routed)           0.000     3.353    design_1_i/HUB75_driver_0/U0/o_rgb_01__5_carry__0_i_2_n_0
    SLICE_X56Y68         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     3.931 r  design_1_i/HUB75_driver_0/U0/o_rgb_01__5_carry__0/O[2]
                         net (fo=128, routed)         2.999     6.930    design_1_i/HUB75_driver_0/U0/o_rgb_01__5_carry__0_n_5
    SLICE_X50Y61         LUT5 (Prop_lut5_I3_O)        0.301     7.231 r  design_1_i/HUB75_driver_0/U0/o_rgb_1[2]_i_102/O
                         net (fo=1, routed)           0.000     7.231    design_1_i/HUB75_driver_0/U0/o_rgb_1[2]_i_102_n_0
    SLICE_X50Y61         MUXF7 (Prop_muxf7_I0_O)      0.241     7.472 r  design_1_i/HUB75_driver_0/U0/o_rgb_1_reg[2]_i_52/O
                         net (fo=1, routed)           0.000     7.472    design_1_i/HUB75_driver_0/U0/o_rgb_1_reg[2]_i_52_n_0
    SLICE_X50Y61         MUXF8 (Prop_muxf8_I0_O)      0.098     7.570 r  design_1_i/HUB75_driver_0/U0/o_rgb_1_reg[2]_i_19/O
                         net (fo=1, routed)           0.632     8.202    design_1_i/HUB75_driver_0/U0/o_rgb_1_reg[2]_i_19_n_0
    SLICE_X53Y64         LUT6 (Prop_lut6_I1_O)        0.319     8.521 r  design_1_i/HUB75_driver_0/U0/o_rgb_1[2]_i_5/O
                         net (fo=3, routed)           0.748     9.269    design_1_i/HUB75_driver_0/U0/o_rgb_1[2]_i_5_n_0
    SLICE_X56Y66         LUT6 (Prop_lut6_I3_O)        0.124     9.393 r  design_1_i/HUB75_driver_0/U0/o_rgb_1[0]_i_1/O
                         net (fo=1, routed)           0.000     9.393    design_1_i/HUB75_driver_0/U0/o_rgb_1[0]_i_1_n_0
    SLICE_X56Y66         FDRE                                         r  design_1_i/HUB75_driver_0/U0/o_rgb_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                    160.000   160.000 r  
    W5                                                0.000   160.000 r  clk (IN)
                         net (fo=0)                   0.000   160.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   161.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   162.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   155.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   156.914    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   157.005 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=528, routed)         1.436   158.440    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X56Y66         FDRE                                         r  design_1_i/HUB75_driver_0/U0/o_rgb_1_reg[0]/C
                         clock pessimism              0.562   159.002    
                         clock uncertainty           -0.130   158.872    
    SLICE_X56Y66         FDRE (Setup_fdre_C_D)        0.077   158.949    design_1_i/HUB75_driver_0/U0/o_rgb_1_reg[0]
  -------------------------------------------------------------------
                         required time                        158.949    
                         arrival time                          -9.393    
  -------------------------------------------------------------------
                         slack                                149.556    

Slack (MET) :             151.132ns  (required time - arrival time)
  Source:                 design_1_i/Frame_Clock_Divider_0/U0/counter_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/HUB75_driver_0/U0/r_bottom_half_row_reg[55]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            160.000ns  (clk_out2_design_1_clk_wiz_0_1 rise@160.000ns - clk_out2_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.237ns  (logic 1.042ns (12.651%)  route 7.195ns (87.349%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 158.444 - 160.000 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=528, routed)         1.612    -0.900    design_1_i/Frame_Clock_Divider_0/U0/i_clk
    SLICE_X64Y78         FDRE                                         r  design_1_i/Frame_Clock_Divider_0/U0/counter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y78         FDRE (Prop_fdre_C_Q)         0.518    -0.382 f  design_1_i/Frame_Clock_Divider_0/U0/counter_reg[27]/Q
                         net (fo=4, routed)           1.070     0.688    design_1_i/Frame_Clock_Divider_0/U0/counter_reg[27]
    SLICE_X63Y77         LUT6 (Prop_lut6_I2_O)        0.124     0.812 r  design_1_i/Frame_Clock_Divider_0/U0/o_clk_en_INST_0_i_6/O
                         net (fo=1, routed)           0.433     1.245    design_1_i/Frame_Clock_Divider_0/U0/o_clk_en_INST_0_i_6_n_0
    SLICE_X63Y77         LUT6 (Prop_lut6_I4_O)        0.124     1.369 r  design_1_i/Frame_Clock_Divider_0/U0/o_clk_en_INST_0_i_1/O
                         net (fo=1, routed)           0.797     2.166    design_1_i/Frame_Clock_Divider_0/U0/o_clk_en_INST_0_i_1_n_0
    SLICE_X63Y76         LUT4 (Prop_lut4_I0_O)        0.124     2.290 r  design_1_i/Frame_Clock_Divider_0/U0/o_clk_en_INST_0/O
                         net (fo=23, routed)          1.719     4.009    design_1_i/HUB75_driver_0/U0/i_clk_enable
    SLICE_X57Y72         LUT4 (Prop_lut4_I2_O)        0.152     4.161 r  design_1_i/HUB75_driver_0/U0/r_top_half_row[191]_i_1/O
                         net (fo=384, routed)         3.176     7.337    design_1_i/HUB75_driver_0/U0/r_top_half_row[191]_i_1_n_0
    SLICE_X49Y58         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_bottom_half_row_reg[55]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                    160.000   160.000 r  
    W5                                                0.000   160.000 r  clk (IN)
                         net (fo=0)                   0.000   160.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   161.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   162.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   155.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   156.914    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   157.005 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=528, routed)         1.440   158.444    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X49Y58         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_bottom_half_row_reg[55]/C
                         clock pessimism              0.562   159.006    
                         clock uncertainty           -0.130   158.876    
    SLICE_X49Y58         FDRE (Setup_fdre_C_CE)      -0.407   158.469    design_1_i/HUB75_driver_0/U0/r_bottom_half_row_reg[55]
  -------------------------------------------------------------------
                         required time                        158.469    
                         arrival time                          -7.337    
  -------------------------------------------------------------------
                         slack                                151.132    

Slack (MET) :             151.132ns  (required time - arrival time)
  Source:                 design_1_i/Frame_Clock_Divider_0/U0/counter_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/HUB75_driver_0/U0/r_bottom_half_row_reg[59]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            160.000ns  (clk_out2_design_1_clk_wiz_0_1 rise@160.000ns - clk_out2_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.237ns  (logic 1.042ns (12.651%)  route 7.195ns (87.349%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 158.444 - 160.000 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=528, routed)         1.612    -0.900    design_1_i/Frame_Clock_Divider_0/U0/i_clk
    SLICE_X64Y78         FDRE                                         r  design_1_i/Frame_Clock_Divider_0/U0/counter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y78         FDRE (Prop_fdre_C_Q)         0.518    -0.382 f  design_1_i/Frame_Clock_Divider_0/U0/counter_reg[27]/Q
                         net (fo=4, routed)           1.070     0.688    design_1_i/Frame_Clock_Divider_0/U0/counter_reg[27]
    SLICE_X63Y77         LUT6 (Prop_lut6_I2_O)        0.124     0.812 r  design_1_i/Frame_Clock_Divider_0/U0/o_clk_en_INST_0_i_6/O
                         net (fo=1, routed)           0.433     1.245    design_1_i/Frame_Clock_Divider_0/U0/o_clk_en_INST_0_i_6_n_0
    SLICE_X63Y77         LUT6 (Prop_lut6_I4_O)        0.124     1.369 r  design_1_i/Frame_Clock_Divider_0/U0/o_clk_en_INST_0_i_1/O
                         net (fo=1, routed)           0.797     2.166    design_1_i/Frame_Clock_Divider_0/U0/o_clk_en_INST_0_i_1_n_0
    SLICE_X63Y76         LUT4 (Prop_lut4_I0_O)        0.124     2.290 r  design_1_i/Frame_Clock_Divider_0/U0/o_clk_en_INST_0/O
                         net (fo=23, routed)          1.719     4.009    design_1_i/HUB75_driver_0/U0/i_clk_enable
    SLICE_X57Y72         LUT4 (Prop_lut4_I2_O)        0.152     4.161 r  design_1_i/HUB75_driver_0/U0/r_top_half_row[191]_i_1/O
                         net (fo=384, routed)         3.176     7.337    design_1_i/HUB75_driver_0/U0/r_top_half_row[191]_i_1_n_0
    SLICE_X49Y58         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_bottom_half_row_reg[59]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                    160.000   160.000 r  
    W5                                                0.000   160.000 r  clk (IN)
                         net (fo=0)                   0.000   160.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   161.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   162.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   155.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   156.914    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   157.005 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=528, routed)         1.440   158.444    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X49Y58         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_bottom_half_row_reg[59]/C
                         clock pessimism              0.562   159.006    
                         clock uncertainty           -0.130   158.876    
    SLICE_X49Y58         FDRE (Setup_fdre_C_CE)      -0.407   158.469    design_1_i/HUB75_driver_0/U0/r_bottom_half_row_reg[59]
  -------------------------------------------------------------------
                         required time                        158.469    
                         arrival time                          -7.337    
  -------------------------------------------------------------------
                         slack                                151.132    

Slack (MET) :             151.132ns  (required time - arrival time)
  Source:                 design_1_i/Frame_Clock_Divider_0/U0/counter_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/HUB75_driver_0/U0/r_bottom_half_row_reg[61]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            160.000ns  (clk_out2_design_1_clk_wiz_0_1 rise@160.000ns - clk_out2_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.237ns  (logic 1.042ns (12.651%)  route 7.195ns (87.349%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 158.444 - 160.000 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=528, routed)         1.612    -0.900    design_1_i/Frame_Clock_Divider_0/U0/i_clk
    SLICE_X64Y78         FDRE                                         r  design_1_i/Frame_Clock_Divider_0/U0/counter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y78         FDRE (Prop_fdre_C_Q)         0.518    -0.382 f  design_1_i/Frame_Clock_Divider_0/U0/counter_reg[27]/Q
                         net (fo=4, routed)           1.070     0.688    design_1_i/Frame_Clock_Divider_0/U0/counter_reg[27]
    SLICE_X63Y77         LUT6 (Prop_lut6_I2_O)        0.124     0.812 r  design_1_i/Frame_Clock_Divider_0/U0/o_clk_en_INST_0_i_6/O
                         net (fo=1, routed)           0.433     1.245    design_1_i/Frame_Clock_Divider_0/U0/o_clk_en_INST_0_i_6_n_0
    SLICE_X63Y77         LUT6 (Prop_lut6_I4_O)        0.124     1.369 r  design_1_i/Frame_Clock_Divider_0/U0/o_clk_en_INST_0_i_1/O
                         net (fo=1, routed)           0.797     2.166    design_1_i/Frame_Clock_Divider_0/U0/o_clk_en_INST_0_i_1_n_0
    SLICE_X63Y76         LUT4 (Prop_lut4_I0_O)        0.124     2.290 r  design_1_i/Frame_Clock_Divider_0/U0/o_clk_en_INST_0/O
                         net (fo=23, routed)          1.719     4.009    design_1_i/HUB75_driver_0/U0/i_clk_enable
    SLICE_X57Y72         LUT4 (Prop_lut4_I2_O)        0.152     4.161 r  design_1_i/HUB75_driver_0/U0/r_top_half_row[191]_i_1/O
                         net (fo=384, routed)         3.176     7.337    design_1_i/HUB75_driver_0/U0/r_top_half_row[191]_i_1_n_0
    SLICE_X48Y58         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_bottom_half_row_reg[61]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                    160.000   160.000 r  
    W5                                                0.000   160.000 r  clk (IN)
                         net (fo=0)                   0.000   160.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   161.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   162.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   155.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   156.914    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   157.005 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=528, routed)         1.440   158.444    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X48Y58         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_bottom_half_row_reg[61]/C
                         clock pessimism              0.562   159.006    
                         clock uncertainty           -0.130   158.876    
    SLICE_X48Y58         FDRE (Setup_fdre_C_CE)      -0.407   158.469    design_1_i/HUB75_driver_0/U0/r_bottom_half_row_reg[61]
  -------------------------------------------------------------------
                         required time                        158.469    
                         arrival time                          -7.337    
  -------------------------------------------------------------------
                         slack                                151.132    

Slack (MET) :             151.132ns  (required time - arrival time)
  Source:                 design_1_i/Frame_Clock_Divider_0/U0/counter_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/HUB75_driver_0/U0/r_bottom_half_row_reg[77]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            160.000ns  (clk_out2_design_1_clk_wiz_0_1 rise@160.000ns - clk_out2_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.237ns  (logic 1.042ns (12.651%)  route 7.195ns (87.349%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 158.444 - 160.000 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=528, routed)         1.612    -0.900    design_1_i/Frame_Clock_Divider_0/U0/i_clk
    SLICE_X64Y78         FDRE                                         r  design_1_i/Frame_Clock_Divider_0/U0/counter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y78         FDRE (Prop_fdre_C_Q)         0.518    -0.382 f  design_1_i/Frame_Clock_Divider_0/U0/counter_reg[27]/Q
                         net (fo=4, routed)           1.070     0.688    design_1_i/Frame_Clock_Divider_0/U0/counter_reg[27]
    SLICE_X63Y77         LUT6 (Prop_lut6_I2_O)        0.124     0.812 r  design_1_i/Frame_Clock_Divider_0/U0/o_clk_en_INST_0_i_6/O
                         net (fo=1, routed)           0.433     1.245    design_1_i/Frame_Clock_Divider_0/U0/o_clk_en_INST_0_i_6_n_0
    SLICE_X63Y77         LUT6 (Prop_lut6_I4_O)        0.124     1.369 r  design_1_i/Frame_Clock_Divider_0/U0/o_clk_en_INST_0_i_1/O
                         net (fo=1, routed)           0.797     2.166    design_1_i/Frame_Clock_Divider_0/U0/o_clk_en_INST_0_i_1_n_0
    SLICE_X63Y76         LUT4 (Prop_lut4_I0_O)        0.124     2.290 r  design_1_i/Frame_Clock_Divider_0/U0/o_clk_en_INST_0/O
                         net (fo=23, routed)          1.719     4.009    design_1_i/HUB75_driver_0/U0/i_clk_enable
    SLICE_X57Y72         LUT4 (Prop_lut4_I2_O)        0.152     4.161 r  design_1_i/HUB75_driver_0/U0/r_top_half_row[191]_i_1/O
                         net (fo=384, routed)         3.176     7.337    design_1_i/HUB75_driver_0/U0/r_top_half_row[191]_i_1_n_0
    SLICE_X49Y58         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_bottom_half_row_reg[77]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                    160.000   160.000 r  
    W5                                                0.000   160.000 r  clk (IN)
                         net (fo=0)                   0.000   160.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   161.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   162.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   155.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   156.914    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   157.005 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=528, routed)         1.440   158.444    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X49Y58         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_bottom_half_row_reg[77]/C
                         clock pessimism              0.562   159.006    
                         clock uncertainty           -0.130   158.876    
    SLICE_X49Y58         FDRE (Setup_fdre_C_CE)      -0.407   158.469    design_1_i/HUB75_driver_0/U0/r_bottom_half_row_reg[77]
  -------------------------------------------------------------------
                         required time                        158.469    
                         arrival time                          -7.337    
  -------------------------------------------------------------------
                         slack                                151.132    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 design_1_i/HUB75_driver_0/U0/FSM_onehot_r_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/HUB75_driver_0/U0/FSM_onehot_r_state_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_1 rise@0.000ns - clk_out2_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.141ns (50.177%)  route 0.140ns (49.823%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.256ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=528, routed)         0.556    -0.625    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X57Y72         FDRE                                         r  design_1_i/HUB75_driver_0/U0/FSM_onehot_r_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y72         FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  design_1_i/HUB75_driver_0/U0/FSM_onehot_r_state_reg[4]/Q
                         net (fo=4, routed)           0.140    -0.344    design_1_i/HUB75_driver_0/U0/r_row_count
    SLICE_X56Y72         FDSE                                         r  design_1_i/HUB75_driver_0/U0/FSM_onehot_r_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=528, routed)         0.821    -0.868    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X56Y72         FDSE                                         r  design_1_i/HUB75_driver_0/U0/FSM_onehot_r_state_reg[0]/C
                         clock pessimism              0.256    -0.612    
                         clock uncertainty            0.130    -0.482    
    SLICE_X56Y72         FDSE (Hold_fdse_C_D)         0.059    -0.423    design_1_i/HUB75_driver_0/U0/FSM_onehot_r_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.423    
                         arrival time                          -0.344    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 design_1_i/HUB75_driver_0/U0/r_col_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/HUB75_driver_0/U0/r_col_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_1 rise@0.000ns - clk_out2_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.186ns (53.472%)  route 0.162ns (46.528%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=528, routed)         0.555    -0.626    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X55Y70         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_col_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.485 r  design_1_i/HUB75_driver_0/U0/r_col_count_reg[2]/Q
                         net (fo=11, routed)          0.162    -0.323    design_1_i/HUB75_driver_0/U0/r_col_count_reg_n_0_[2]
    SLICE_X57Y69         LUT6 (Prop_lut6_I3_O)        0.045    -0.278 r  design_1_i/HUB75_driver_0/U0/r_col_count[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.278    design_1_i/HUB75_driver_0/U0/r_col_count[5]_i_1_n_0
    SLICE_X57Y69         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_col_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=528, routed)         0.824    -0.865    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X57Y69         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_col_count_reg[5]/C
                         clock pessimism              0.275    -0.590    
                         clock uncertainty            0.130    -0.460    
    SLICE_X57Y69         FDRE (Hold_fdre_C_D)         0.092    -0.368    design_1_i/HUB75_driver_0/U0/r_col_count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.368    
                         arrival time                          -0.278    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_1 rise@0.000ns - clk_out2_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.955%)  route 0.241ns (63.045%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.819ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.256ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=528, routed)         0.559    -0.622    <hidden>
    SLICE_X57Y68         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y68         FDCE (Prop_fdce_C_Q)         0.141    -0.481 r  <hidden>
                         net (fo=12, routed)          0.241    -0.241    <hidden>
    RAMB36_X2Y13         RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=528, routed)         0.870    -0.819    <hidden>
    RAMB36_X2Y13         RAMB36E1                                     r  <hidden>
                         clock pessimism              0.256    -0.564    
                         clock uncertainty            0.130    -0.433    
    RAMB36_X2Y13         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ENBWREN)
                                                      0.096    -0.337    <hidden>
  -------------------------------------------------------------------
                         required time                          0.337    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_1 rise@0.000ns - clk_out2_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.955%)  route 0.241ns (63.045%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.256ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=528, routed)         0.559    -0.622    <hidden>
    SLICE_X57Y68         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y68         FDCE (Prop_fdce_C_Q)         0.141    -0.481 r  <hidden>
                         net (fo=12, routed)          0.241    -0.241    <hidden>
    RAMB36_X2Y13         RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=528, routed)         0.868    -0.821    <hidden>
    RAMB36_X2Y13         RAMB36E1                                     r  <hidden>
                         clock pessimism              0.256    -0.566    
                         clock uncertainty            0.130    -0.435    
    RAMB36_X2Y13         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ENARDEN)
                                                      0.096    -0.339    <hidden>
  -------------------------------------------------------------------
                         required time                          0.339    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 design_1_i/HUB75_driver_0/U0/r_col_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/HUB75_driver_0/U0/r_col_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_1 rise@0.000ns - clk_out2_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.189ns (50.561%)  route 0.185ns (49.439%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=528, routed)         0.555    -0.626    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X55Y70         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_col_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.485 r  design_1_i/HUB75_driver_0/U0/r_col_count_reg[1]/Q
                         net (fo=11, routed)          0.185    -0.300    design_1_i/HUB75_driver_0/U0/r_col_count_reg_n_0_[1]
    SLICE_X57Y69         LUT5 (Prop_lut5_I2_O)        0.048    -0.252 r  design_1_i/HUB75_driver_0/U0/r_col_count[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.252    design_1_i/HUB75_driver_0/U0/r_col_count[4]_i_1_n_0
    SLICE_X57Y69         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_col_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=528, routed)         0.824    -0.865    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X57Y69         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_col_count_reg[4]/C
                         clock pessimism              0.275    -0.590    
                         clock uncertainty            0.130    -0.460    
    SLICE_X57Y69         FDRE (Hold_fdre_C_D)         0.107    -0.353    design_1_i/HUB75_driver_0/U0/r_col_count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.353    
                         arrival time                          -0.252    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 design_1_i/HUB75_driver_0/U0/FSM_onehot_r_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/HUB75_driver_0/U0/r_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_1 rise@0.000ns - clk_out2_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.173%)  route 0.157ns (45.827%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.256ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=528, routed)         0.556    -0.625    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X57Y72         FDRE                                         r  design_1_i/HUB75_driver_0/U0/FSM_onehot_r_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y72         FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  design_1_i/HUB75_driver_0/U0/FSM_onehot_r_state_reg[1]/Q
                         net (fo=6, routed)           0.157    -0.327    design_1_i/HUB75_driver_0/U0/r_clk
    SLICE_X57Y71         LUT4 (Prop_lut4_I0_O)        0.045    -0.282 r  design_1_i/HUB75_driver_0/U0/r_clk_i_1/O
                         net (fo=1, routed)           0.000    -0.282    design_1_i/HUB75_driver_0/U0/r_clk_i_1_n_0
    SLICE_X57Y71         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=528, routed)         0.822    -0.867    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X57Y71         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_clk_reg/C
                         clock pessimism              0.256    -0.611    
                         clock uncertainty            0.130    -0.481    
    SLICE_X57Y71         FDRE (Hold_fdre_C_D)         0.091    -0.390    design_1_i/HUB75_driver_0/U0/r_clk_reg
  -------------------------------------------------------------------
                         required time                          0.390    
                         arrival time                          -0.282    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 design_1_i/HUB75_driver_0/U0/r_col_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/HUB75_driver_0/U0/r_col_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_1 rise@0.000ns - clk_out2_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.161%)  route 0.185ns (49.839%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=528, routed)         0.555    -0.626    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X55Y70         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_col_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.485 r  design_1_i/HUB75_driver_0/U0/r_col_count_reg[1]/Q
                         net (fo=11, routed)          0.185    -0.300    design_1_i/HUB75_driver_0/U0/r_col_count_reg_n_0_[1]
    SLICE_X57Y69         LUT4 (Prop_lut4_I0_O)        0.045    -0.255 r  design_1_i/HUB75_driver_0/U0/r_col_count[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.255    design_1_i/HUB75_driver_0/U0/r_col_count[3]_i_1_n_0
    SLICE_X57Y69         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_col_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=528, routed)         0.824    -0.865    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X57Y69         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_col_count_reg[3]/C
                         clock pessimism              0.275    -0.590    
                         clock uncertainty            0.130    -0.460    
    SLICE_X57Y69         FDRE (Hold_fdre_C_D)         0.091    -0.369    design_1_i/HUB75_driver_0/U0/r_col_count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.369    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 design_1_i/HUB75_driver_0/U0/r_col_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/HUB75_driver_0/U0/r_col_count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_1 rise@0.000ns - clk_out2_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.557%)  route 0.155ns (45.443%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.242ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=528, routed)         0.557    -0.624    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X57Y70         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_col_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  design_1_i/HUB75_driver_0/U0/r_col_count_reg[6]/Q
                         net (fo=5, routed)           0.155    -0.328    design_1_i/HUB75_driver_0/U0/r_col_count_reg_n_0_[6]
    SLICE_X57Y70         LUT3 (Prop_lut3_I1_O)        0.045    -0.283 r  design_1_i/HUB75_driver_0/U0/r_col_count[7]_i_3/O
                         net (fo=1, routed)           0.000    -0.283    design_1_i/HUB75_driver_0/U0/r_col_count[7]_i_3_n_0
    SLICE_X57Y70         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_col_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=528, routed)         0.823    -0.866    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X57Y70         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_col_count_reg[7]/C
                         clock pessimism              0.242    -0.624    
                         clock uncertainty            0.130    -0.494    
    SLICE_X57Y70         FDRE (Hold_fdre_C_D)         0.092    -0.402    design_1_i/HUB75_driver_0/U0/r_col_count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.402    
                         arrival time                          -0.283    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 design_1_i/HUB75_driver_0/U0/r_row_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/HUB75_driver_0/U0/r_row_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_1 rise@0.000ns - clk_out2_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.184ns (50.355%)  route 0.181ns (49.645%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=528, routed)         0.584    -0.597    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X59Y69         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_row_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  design_1_i/HUB75_driver_0/U0/r_row_count_reg[1]/Q
                         net (fo=5, routed)           0.181    -0.275    design_1_i/HUB75_driver_0/U0/o_read_addr_top0[1]
    SLICE_X59Y69         LUT4 (Prop_lut4_I3_O)        0.043    -0.232 r  design_1_i/HUB75_driver_0/U0/r_row_count[3]_i_2/O
                         net (fo=1, routed)           0.000    -0.232    design_1_i/HUB75_driver_0/U0/r_row_count[3]_i_2_n_0
    SLICE_X59Y69         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_row_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=528, routed)         0.851    -0.838    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X59Y69         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_row_count_reg[3]/C
                         clock pessimism              0.241    -0.597    
                         clock uncertainty            0.130    -0.467    
    SLICE_X59Y69         FDRE (Hold_fdre_C_D)         0.107    -0.360    design_1_i/HUB75_driver_0/U0/r_row_count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.360    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 design_1_i/HUB75_driver_0/U0/r_row_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/HUB75_driver_0/U0/r_bitplane_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_1 rise@0.000ns - clk_out2_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.186ns (47.185%)  route 0.208ns (52.815%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=528, routed)         0.584    -0.597    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X59Y69         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_row_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  design_1_i/HUB75_driver_0/U0/r_row_count_reg[2]/Q
                         net (fo=4, routed)           0.208    -0.248    design_1_i/HUB75_driver_0/U0/o_read_addr_top0[2]
    SLICE_X60Y70         LUT6 (Prop_lut6_I2_O)        0.045    -0.203 r  design_1_i/HUB75_driver_0/U0/r_bitplane_count[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.203    design_1_i/HUB75_driver_0/U0/r_bitplane_count[0]_i_1_n_0
    SLICE_X60Y70         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_bitplane_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=528, routed)         0.850    -0.839    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X60Y70         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_bitplane_count_reg[0]/C
                         clock pessimism              0.255    -0.584    
                         clock uncertainty            0.130    -0.454    
    SLICE_X60Y70         FDRE (Hold_fdre_C_D)         0.120    -0.334    design_1_i/HUB75_driver_0/U0/r_bitplane_count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.334    
                         arrival time                          -0.203    
  -------------------------------------------------------------------
                         slack                                  0.131    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_design_1_clk_wiz_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 fpga_reset
                            (input port)
  Destination:            design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.183ns  (logic 1.457ns (34.831%)  route 2.726ns (65.169%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.504ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.114ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  fpga_reset (IN)
                         net (fo=0)                   0.000     0.000    fpga_reset
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  fpga_reset_IBUF_inst/O
                         net (fo=25, routed)          2.726     4.183    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/ext_reset_in
    SLICE_X7Y76          FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         1.492    -1.504    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X7Y76          FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 fpga_reset
                            (input port)
  Destination:            design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.377ns  (logic 0.225ns (16.341%)  route 1.152ns (83.659%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.843ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  fpga_reset (IN)
                         net (fo=0)                   0.000     0.000    fpga_reset
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  fpga_reset_IBUF_inst/O
                         net (fo=25, routed)          1.152     1.377    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/ext_reset_in
    SLICE_X7Y76          FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         0.846    -0.843    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X7Y76          FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_design_1_clk_wiz_0_1

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 fpga_reset
                            (input port)
  Destination:            design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.183ns  (logic 1.457ns (34.831%)  route 2.726ns (65.169%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.504ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  fpga_reset (IN)
                         net (fo=0)                   0.000     0.000    fpga_reset
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  fpga_reset_IBUF_inst/O
                         net (fo=25, routed)          2.726     4.183    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/ext_reset_in
    SLICE_X7Y76          FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         1.492    -1.504    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X7Y76          FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 fpga_reset
                            (input port)
  Destination:            design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.377ns  (logic 0.225ns (16.341%)  route 1.152ns (83.659%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.843ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  fpga_reset (IN)
                         net (fo=0)                   0.000     0.000    fpga_reset
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  fpga_reset_IBUF_inst/O
                         net (fo=25, routed)          1.152     1.377    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/ext_reset_in
    SLICE_X7Y76          FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         0.846    -0.843    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X7Y76          FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            10 Endpoints
Min Delay            10 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/HUB75_bus_breakout_0/U0/o_r_0_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            JA7
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.587ns  (logic 3.961ns (60.127%)  route 2.626ns (39.873%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y72         FDRE                         0.000     0.000 r  design_1_i/HUB75_bus_breakout_0/U0/o_r_0_reg/C
    SLICE_X59Y72         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  design_1_i/HUB75_bus_breakout_0/U0/o_r_0_reg/Q
                         net (fo=1, routed)           2.626     3.082    JA7_OBUF
    H1                   OBUF (Prop_obuf_I_O)         3.505     6.587 r  JA7_OBUF_inst/O
                         net (fo=0)                   0.000     6.587    JA7
    H1                                                                r  JA7 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/HUB75_bus_breakout_0/U0/o_a_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            JA1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.443ns  (logic 3.961ns (61.481%)  route 2.482ns (38.519%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y72         FDRE                         0.000     0.000 r  design_1_i/HUB75_bus_breakout_0/U0/o_a_reg/C
    SLICE_X59Y72         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  design_1_i/HUB75_bus_breakout_0/U0/o_a_reg/Q
                         net (fo=1, routed)           2.482     2.938    JA1_OBUF
    J1                   OBUF (Prop_obuf_I_O)         3.505     6.443 r  JA1_OBUF_inst/O
                         net (fo=0)                   0.000     6.443    JA1
    J1                                                                r  JA1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/HUB75_bus_breakout_0/U0/o_b_0_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            JA9
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.438ns  (logic 3.965ns (61.581%)  route 2.474ns (38.419%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y74         FDRE                         0.000     0.000 r  design_1_i/HUB75_bus_breakout_0/U0/o_b_0_reg/C
    SLICE_X61Y74         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  design_1_i/HUB75_bus_breakout_0/U0/o_b_0_reg/Q
                         net (fo=1, routed)           2.474     2.930    JA9_OBUF
    H2                   OBUF (Prop_obuf_I_O)         3.509     6.438 r  JA9_OBUF_inst/O
                         net (fo=0)                   0.000     6.438    JA9
    H2                                                                r  JA9 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/HUB75_bus_breakout_0/U0/o_d_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            JA4
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.318ns  (logic 3.946ns (62.459%)  route 2.372ns (37.541%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y74         FDRE                         0.000     0.000 r  design_1_i/HUB75_bus_breakout_0/U0/o_d_reg/C
    SLICE_X61Y74         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  design_1_i/HUB75_bus_breakout_0/U0/o_d_reg/Q
                         net (fo=1, routed)           2.372     2.828    JA4_OBUF
    G2                   OBUF (Prop_obuf_I_O)         3.490     6.318 r  JA4_OBUF_inst/O
                         net (fo=0)                   0.000     6.318    JA4
    G2                                                                r  JA4 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/HUB75_bus_breakout_0/U0/o_c_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            JA3
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.301ns  (logic 3.964ns (62.912%)  route 2.337ns (37.088%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y74         FDRE                         0.000     0.000 r  design_1_i/HUB75_bus_breakout_0/U0/o_c_reg/C
    SLICE_X61Y74         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  design_1_i/HUB75_bus_breakout_0/U0/o_c_reg/Q
                         net (fo=1, routed)           2.337     2.793    JA3_OBUF
    J2                   OBUF (Prop_obuf_I_O)         3.508     6.301 r  JA3_OBUF_inst/O
                         net (fo=0)                   0.000     6.301    JA3
    J2                                                                r  JA3 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/HUB75_bus_breakout_0/U0/o_g_0_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            JA8
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.269ns  (logic 3.963ns (63.214%)  route 2.306ns (36.786%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y72         FDRE                         0.000     0.000 r  design_1_i/HUB75_bus_breakout_0/U0/o_g_0_reg/C
    SLICE_X59Y72         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  design_1_i/HUB75_bus_breakout_0/U0/o_g_0_reg/Q
                         net (fo=1, routed)           2.306     2.762    JA8_OBUF
    K2                   OBUF (Prop_obuf_I_O)         3.507     6.269 r  JA8_OBUF_inst/O
                         net (fo=0)                   0.000     6.269    JA8
    K2                                                                r  JA8 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/HUB75_bus_breakout_0/U0/o_b_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            JA2
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.256ns  (logic 3.972ns (63.496%)  route 2.284ns (36.504%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y74         FDRE                         0.000     0.000 r  design_1_i/HUB75_bus_breakout_0/U0/o_b_reg/C
    SLICE_X62Y74         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  design_1_i/HUB75_bus_breakout_0/U0/o_b_reg/Q
                         net (fo=1, routed)           2.284     2.740    JA2_OBUF
    L2                   OBUF (Prop_obuf_I_O)         3.516     6.256 r  JA2_OBUF_inst/O
                         net (fo=0)                   0.000     6.256    JA2
    L2                                                                r  JA2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/HUB75_bus_breakout_0/U0/o_g_1_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            JXADC2
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.070ns  (logic 3.959ns (65.230%)  route 2.110ns (34.770%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y72         FDRE                         0.000     0.000 r  design_1_i/HUB75_bus_breakout_0/U0/o_g_1_reg/C
    SLICE_X59Y72         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  design_1_i/HUB75_bus_breakout_0/U0/o_g_1_reg/Q
                         net (fo=1, routed)           2.110     2.566    JXADC2_OBUF
    L3                   OBUF (Prop_obuf_I_O)         3.503     6.070 r  JXADC2_OBUF_inst/O
                         net (fo=0)                   0.000     6.070    JXADC2
    L3                                                                r  JXADC2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/HUB75_bus_breakout_0/U0/o_r_1_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            JXADC1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.058ns  (logic 3.959ns (65.363%)  route 2.098ns (34.637%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y74         FDRE                         0.000     0.000 r  design_1_i/HUB75_bus_breakout_0/U0/o_r_1_reg/C
    SLICE_X59Y74         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  design_1_i/HUB75_bus_breakout_0/U0/o_r_1_reg/Q
                         net (fo=1, routed)           2.098     2.554    JXADC1_OBUF
    J3                   OBUF (Prop_obuf_I_O)         3.503     6.058 r  JXADC1_OBUF_inst/O
                         net (fo=0)                   0.000     6.058    JXADC1
    J3                                                                r  JXADC1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/HUB75_bus_breakout_0/U0/o_b_1_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            JXADC3
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.878ns  (logic 3.967ns (67.496%)  route 1.911ns (32.504%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y74         FDRE                         0.000     0.000 r  design_1_i/HUB75_bus_breakout_0/U0/o_b_1_reg/C
    SLICE_X61Y74         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  design_1_i/HUB75_bus_breakout_0/U0/o_b_1_reg/Q
                         net (fo=1, routed)           1.911     2.367    JXADC3_OBUF
    M2                   OBUF (Prop_obuf_I_O)         3.511     5.878 r  JXADC3_OBUF_inst/O
                         net (fo=0)                   0.000     5.878    JXADC3
    M2                                                                r  JXADC3 (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/HUB75_bus_breakout_0/U0/o_b_1_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            JXADC3
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.805ns  (logic 1.353ns (74.982%)  route 0.452ns (25.018%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y74         FDRE                         0.000     0.000 r  design_1_i/HUB75_bus_breakout_0/U0/o_b_1_reg/C
    SLICE_X61Y74         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  design_1_i/HUB75_bus_breakout_0/U0/o_b_1_reg/Q
                         net (fo=1, routed)           0.452     0.593    JXADC3_OBUF
    M2                   OBUF (Prop_obuf_I_O)         1.212     1.805 r  JXADC3_OBUF_inst/O
                         net (fo=0)                   0.000     1.805    JXADC3
    M2                                                                r  JXADC3 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/HUB75_bus_breakout_0/U0/o_r_1_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            JXADC1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.866ns  (logic 1.346ns (72.119%)  route 0.520ns (27.881%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y74         FDRE                         0.000     0.000 r  design_1_i/HUB75_bus_breakout_0/U0/o_r_1_reg/C
    SLICE_X59Y74         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  design_1_i/HUB75_bus_breakout_0/U0/o_r_1_reg/Q
                         net (fo=1, routed)           0.520     0.661    JXADC1_OBUF
    J3                   OBUF (Prop_obuf_I_O)         1.205     1.866 r  JXADC1_OBUF_inst/O
                         net (fo=0)                   0.000     1.866    JXADC1
    J3                                                                r  JXADC1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/HUB75_bus_breakout_0/U0/o_g_1_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            JXADC2
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.871ns  (logic 1.345ns (71.915%)  route 0.525ns (28.085%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y72         FDRE                         0.000     0.000 r  design_1_i/HUB75_bus_breakout_0/U0/o_g_1_reg/C
    SLICE_X59Y72         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  design_1_i/HUB75_bus_breakout_0/U0/o_g_1_reg/Q
                         net (fo=1, routed)           0.525     0.666    JXADC2_OBUF
    L3                   OBUF (Prop_obuf_I_O)         1.204     1.871 r  JXADC2_OBUF_inst/O
                         net (fo=0)                   0.000     1.871    JXADC2
    L3                                                                r  JXADC2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/HUB75_bus_breakout_0/U0/o_d_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            JA4
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.951ns  (logic 1.332ns (68.286%)  route 0.619ns (31.714%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y74         FDRE                         0.000     0.000 r  design_1_i/HUB75_bus_breakout_0/U0/o_d_reg/C
    SLICE_X61Y74         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  design_1_i/HUB75_bus_breakout_0/U0/o_d_reg/Q
                         net (fo=1, routed)           0.619     0.760    JA4_OBUF
    G2                   OBUF (Prop_obuf_I_O)         1.191     1.951 r  JA4_OBUF_inst/O
                         net (fo=0)                   0.000     1.951    JA4
    G2                                                                r  JA4 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/HUB75_bus_breakout_0/U0/o_b_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            JA2
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.953ns  (logic 1.358ns (69.550%)  route 0.595ns (30.450%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y74         FDRE                         0.000     0.000 r  design_1_i/HUB75_bus_breakout_0/U0/o_b_reg/C
    SLICE_X62Y74         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  design_1_i/HUB75_bus_breakout_0/U0/o_b_reg/Q
                         net (fo=1, routed)           0.595     0.736    JA2_OBUF
    L2                   OBUF (Prop_obuf_I_O)         1.217     1.953 r  JA2_OBUF_inst/O
                         net (fo=0)                   0.000     1.953    JA2
    L2                                                                r  JA2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/HUB75_bus_breakout_0/U0/o_g_0_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            JA8
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.969ns  (logic 1.349ns (68.509%)  route 0.620ns (31.491%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y72         FDRE                         0.000     0.000 r  design_1_i/HUB75_bus_breakout_0/U0/o_g_0_reg/C
    SLICE_X59Y72         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  design_1_i/HUB75_bus_breakout_0/U0/o_g_0_reg/Q
                         net (fo=1, routed)           0.620     0.761    JA8_OBUF
    K2                   OBUF (Prop_obuf_I_O)         1.208     1.969 r  JA8_OBUF_inst/O
                         net (fo=0)                   0.000     1.969    JA8
    K2                                                                r  JA8 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/HUB75_bus_breakout_0/U0/o_c_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            JA3
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.987ns  (logic 1.350ns (67.948%)  route 0.637ns (32.052%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y74         FDRE                         0.000     0.000 r  design_1_i/HUB75_bus_breakout_0/U0/o_c_reg/C
    SLICE_X61Y74         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  design_1_i/HUB75_bus_breakout_0/U0/o_c_reg/Q
                         net (fo=1, routed)           0.637     0.778    JA3_OBUF
    J2                   OBUF (Prop_obuf_I_O)         1.209     1.987 r  JA3_OBUF_inst/O
                         net (fo=0)                   0.000     1.987    JA3
    J2                                                                r  JA3 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/HUB75_bus_breakout_0/U0/o_b_0_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            JA9
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.039ns  (logic 1.351ns (66.270%)  route 0.688ns (33.730%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y74         FDRE                         0.000     0.000 r  design_1_i/HUB75_bus_breakout_0/U0/o_b_0_reg/C
    SLICE_X61Y74         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  design_1_i/HUB75_bus_breakout_0/U0/o_b_0_reg/Q
                         net (fo=1, routed)           0.688     0.829    JA9_OBUF
    H2                   OBUF (Prop_obuf_I_O)         1.210     2.039 r  JA9_OBUF_inst/O
                         net (fo=0)                   0.000     2.039    JA9
    H2                                                                r  JA9 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/HUB75_bus_breakout_0/U0/o_a_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            JA1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.044ns  (logic 1.347ns (65.913%)  route 0.697ns (34.087%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y72         FDRE                         0.000     0.000 r  design_1_i/HUB75_bus_breakout_0/U0/o_a_reg/C
    SLICE_X59Y72         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  design_1_i/HUB75_bus_breakout_0/U0/o_a_reg/Q
                         net (fo=1, routed)           0.697     0.838    JA1_OBUF
    J1                   OBUF (Prop_obuf_I_O)         1.206     2.044 r  JA1_OBUF_inst/O
                         net (fo=0)                   0.000     2.044    JA1
    J1                                                                r  JA1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/HUB75_bus_breakout_0/U0/o_r_0_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            JA7
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.095ns  (logic 1.347ns (64.279%)  route 0.748ns (35.721%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y72         FDRE                         0.000     0.000 r  design_1_i/HUB75_bus_breakout_0/U0/o_r_0_reg/C
    SLICE_X59Y72         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  design_1_i/HUB75_bus_breakout_0/U0/o_r_0_reg/Q
                         net (fo=1, routed)           0.748     0.889    JA7_OBUF
    H1                   OBUF (Prop_obuf_I_O)         1.206     2.095 r  JA7_OBUF_inst/O
                         net (fo=0)                   0.000     2.095    JA7
    H1                                                                r  JA7 (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_design_1_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.766ns  (logic 3.986ns (58.905%)  route 2.781ns (41.095%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         1.608    -0.904    <hidden>
    SLICE_X1Y76          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y76          FDRE (Prop_fdre_C_Q)         0.456    -0.448 r  <hidden>
                         net (fo=1, routed)           2.781     2.333    led1_OBUF
    E19                  OBUF (Prop_obuf_I_O)         3.530     5.862 r  led1_OBUF_inst/O
                         net (fo=0)                   0.000     5.862    led1
    E19                                                               r  led1 (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.184ns  (logic 1.372ns (62.795%)  route 0.813ns (37.205%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         0.581    -0.600    <hidden>
    SLICE_X1Y76          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y76          FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  <hidden>
                         net (fo=1, routed)           0.813     0.353    led1_OBUF
    E19                  OBUF (Prop_obuf_I_O)         1.231     1.584 r  led1_OBUF_inst/O
                         net (fo=0)                   0.000     1.584    led1
    E19                                                               r  led1 (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_design_1_clk_wiz_0_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.766ns  (logic 3.986ns (58.905%)  route 2.781ns (41.095%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         1.608    -0.904    <hidden>
    SLICE_X1Y76          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y76          FDRE (Prop_fdre_C_Q)         0.456    -0.448 r  <hidden>
                         net (fo=1, routed)           2.781     2.333    led1_OBUF
    E19                  OBUF (Prop_obuf_I_O)         3.530     5.862 r  led1_OBUF_inst/O
                         net (fo=0)                   0.000     5.862    led1
    E19                                                               r  led1 (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.184ns  (logic 1.372ns (62.795%)  route 0.813ns (37.205%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         0.581    -0.600    <hidden>
    SLICE_X1Y76          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y76          FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  <hidden>
                         net (fo=1, routed)           0.813     0.353    led1_OBUF
    E19                  OBUF (Prop_obuf_I_O)         1.231     1.584 r  led1_OBUF_inst/O
                         net (fo=0)                   0.000     1.584    led1
    E19                                                               r  led1 (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out2_design_1_clk_wiz_0
  To Clock:  

Max Delay            13 Endpoints
Min Delay            13 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/HUB75_driver_0/U0/o_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            JXADC8
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.084ns  (logic 3.968ns (65.219%)  route 2.116ns (34.781%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=528, routed)         1.608    -0.904    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X61Y72         FDRE                                         r  design_1_i/HUB75_driver_0/U0/o_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y72         FDRE (Prop_fdre_C_Q)         0.456    -0.448 r  design_1_i/HUB75_driver_0/U0/o_clk_reg/Q
                         net (fo=1, routed)           2.116     1.668    JXADC8_OBUF
    M3                   OBUF (Prop_obuf_I_O)         3.512     5.180 r  JXADC8_OBUF_inst/O
                         net (fo=0)                   0.000     5.180    JXADC8
    M3                                                                r  JXADC8 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/HUB75_driver_0/U0/o_out_enable_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            JXADC7
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.033ns  (logic 3.966ns (65.748%)  route 2.066ns (34.252%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=528, routed)         1.608    -0.904    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X63Y76         FDRE                                         r  design_1_i/HUB75_driver_0/U0/o_out_enable_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y76         FDRE (Prop_fdre_C_Q)         0.456    -0.448 r  design_1_i/HUB75_driver_0/U0/o_out_enable_n_reg/Q
                         net (fo=2, routed)           2.066     1.618    JXADC7_OBUF
    K3                   OBUF (Prop_obuf_I_O)         3.510     5.129 r  JXADC7_OBUF_inst/O
                         net (fo=0)                   0.000     5.129    JXADC7
    K3                                                                r  JXADC7 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/HUB75_driver_0/U0/o_latch_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            JXADC4
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.876ns  (logic 3.965ns (67.483%)  route 1.911ns (32.517%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=528, routed)         1.608    -0.904    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X61Y72         FDRE                                         r  design_1_i/HUB75_driver_0/U0/o_latch_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y72         FDRE (Prop_fdre_C_Q)         0.456    -0.448 r  design_1_i/HUB75_driver_0/U0/o_latch_reg/Q
                         net (fo=1, routed)           1.911     1.463    JXADC4_OBUF
    N2                   OBUF (Prop_obuf_I_O)         3.509     4.972 r  JXADC4_OBUF_inst/O
                         net (fo=0)                   0.000     4.972    JXADC4
    N2                                                                r  JXADC4 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/HUB75_driver_0/U0/o_rgb_0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/HUB75_bus_breakout_0/U0/o_r_0_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.748ns  (logic 0.518ns (29.629%)  route 1.230ns (70.371%))
  Logic Levels:           0  
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=528, routed)         1.551    -0.961    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X54Y66         FDRE                                         r  design_1_i/HUB75_driver_0/U0/o_rgb_0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y66         FDRE (Prop_fdre_C_Q)         0.518    -0.443 r  design_1_i/HUB75_driver_0/U0/o_rgb_0_reg[2]/Q
                         net (fo=1, routed)           1.230     0.787    design_1_i/HUB75_bus_breakout_0/U0/i_rgb_0[2]
    SLICE_X59Y72         FDRE                                         r  design_1_i/HUB75_bus_breakout_0/U0/o_r_0_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/HUB75_driver_0/U0/o_rgb_0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/HUB75_bus_breakout_0/U0/o_g_0_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.747ns  (logic 0.518ns (29.646%)  route 1.229ns (70.354%))
  Logic Levels:           0  
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=528, routed)         1.551    -0.961    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X54Y66         FDRE                                         r  design_1_i/HUB75_driver_0/U0/o_rgb_0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y66         FDRE (Prop_fdre_C_Q)         0.518    -0.443 r  design_1_i/HUB75_driver_0/U0/o_rgb_0_reg[1]/Q
                         net (fo=1, routed)           1.229     0.786    design_1_i/HUB75_bus_breakout_0/U0/i_rgb_0[1]
    SLICE_X59Y72         FDRE                                         r  design_1_i/HUB75_bus_breakout_0/U0/o_g_0_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/HUB75_driver_0/U0/o_rgb_1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/HUB75_bus_breakout_0/U0/o_g_1_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.618ns  (logic 0.518ns (32.016%)  route 1.100ns (67.984%))
  Logic Levels:           0  
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=528, routed)         1.551    -0.961    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X56Y66         FDRE                                         r  design_1_i/HUB75_driver_0/U0/o_rgb_1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y66         FDRE (Prop_fdre_C_Q)         0.518    -0.443 r  design_1_i/HUB75_driver_0/U0/o_rgb_1_reg[1]/Q
                         net (fo=1, routed)           1.100     0.657    design_1_i/HUB75_bus_breakout_0/U0/i_rgb_1[1]
    SLICE_X59Y72         FDRE                                         r  design_1_i/HUB75_bus_breakout_0/U0/o_g_1_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/HUB75_driver_0/U0/o_rgb_1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/HUB75_bus_breakout_0/U0/o_b_1_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.611ns  (logic 0.518ns (32.152%)  route 1.093ns (67.848%))
  Logic Levels:           0  
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=528, routed)         1.551    -0.961    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X56Y66         FDRE                                         r  design_1_i/HUB75_driver_0/U0/o_rgb_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y66         FDRE (Prop_fdre_C_Q)         0.518    -0.443 r  design_1_i/HUB75_driver_0/U0/o_rgb_1_reg[0]/Q
                         net (fo=1, routed)           1.093     0.650    design_1_i/HUB75_bus_breakout_0/U0/i_rgb_1[0]
    SLICE_X61Y74         FDRE                                         r  design_1_i/HUB75_bus_breakout_0/U0/o_b_1_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/HUB75_driver_0/U0/o_rgb_0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/HUB75_bus_breakout_0/U0/o_b_0_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.558ns  (logic 0.518ns (33.258%)  route 1.040ns (66.742%))
  Logic Levels:           0  
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=528, routed)         1.551    -0.961    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X54Y66         FDRE                                         r  design_1_i/HUB75_driver_0/U0/o_rgb_0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y66         FDRE (Prop_fdre_C_Q)         0.518    -0.443 r  design_1_i/HUB75_driver_0/U0/o_rgb_0_reg[0]/Q
                         net (fo=1, routed)           1.040     0.597    design_1_i/HUB75_bus_breakout_0/U0/i_rgb_0[0]
    SLICE_X61Y74         FDRE                                         r  design_1_i/HUB75_bus_breakout_0/U0/o_b_0_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/HUB75_driver_0/U0/o_read_addr_top_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/HUB75_bus_breakout_0/U0/o_b_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.402ns  (logic 0.518ns (36.946%)  route 0.884ns (63.054%))
  Logic Levels:           0  
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=528, routed)         1.613    -0.899    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X60Y69         FDRE                                         r  design_1_i/HUB75_driver_0/U0/o_read_addr_top_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y69         FDRE (Prop_fdre_C_Q)         0.518    -0.381 r  design_1_i/HUB75_driver_0/U0/o_read_addr_top_reg[1]/Q
                         net (fo=13, routed)          0.884     0.503    design_1_i/HUB75_bus_breakout_0/U0/i_addr[1]
    SLICE_X62Y74         FDRE                                         r  design_1_i/HUB75_bus_breakout_0/U0/o_b_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/HUB75_driver_0/U0/o_rgb_1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/HUB75_bus_breakout_0/U0/o_r_1_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.413ns  (logic 0.518ns (36.665%)  route 0.895ns (63.335%))
  Logic Levels:           0  
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=528, routed)         1.551    -0.961    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X56Y66         FDRE                                         r  design_1_i/HUB75_driver_0/U0/o_rgb_1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y66         FDRE (Prop_fdre_C_Q)         0.518    -0.443 r  design_1_i/HUB75_driver_0/U0/o_rgb_1_reg[2]/Q
                         net (fo=1, routed)           0.895     0.452    design_1_i/HUB75_bus_breakout_0/U0/i_rgb_1[2]
    SLICE_X59Y74         FDRE                                         r  design_1_i/HUB75_bus_breakout_0/U0/o_r_1_reg/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/HUB75_driver_0/U0/o_read_addr_top_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/HUB75_bus_breakout_0/U0/o_c_reg/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.826ns  (logic 0.367ns (44.417%)  route 0.459ns (55.583%))
  Logic Levels:           0  
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=528, routed)         1.497    -1.499    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X59Y70         FDRE                                         r  design_1_i/HUB75_driver_0/U0/o_read_addr_top_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y70         FDRE (Prop_fdre_C_Q)         0.367    -1.132 r  design_1_i/HUB75_driver_0/U0/o_read_addr_top_reg[2]/Q
                         net (fo=13, routed)          0.459    -0.673    design_1_i/HUB75_bus_breakout_0/U0/i_addr[2]
    SLICE_X61Y74         FDRE                                         r  design_1_i/HUB75_bus_breakout_0/U0/o_c_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/HUB75_driver_0/U0/o_read_addr_top_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/HUB75_bus_breakout_0/U0/o_a_reg/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.903ns  (logic 0.367ns (40.644%)  route 0.536ns (59.356%))
  Logic Levels:           0  
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=528, routed)         1.497    -1.499    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X59Y70         FDRE                                         r  design_1_i/HUB75_driver_0/U0/o_read_addr_top_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y70         FDRE (Prop_fdre_C_Q)         0.367    -1.132 r  design_1_i/HUB75_driver_0/U0/o_read_addr_top_reg[0]/Q
                         net (fo=13, routed)          0.536    -0.596    design_1_i/HUB75_bus_breakout_0/U0/i_addr[0]
    SLICE_X59Y72         FDRE                                         r  design_1_i/HUB75_bus_breakout_0/U0/o_a_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/HUB75_driver_0/U0/o_read_addr_top_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/HUB75_bus_breakout_0/U0/o_d_reg/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.118ns  (logic 0.367ns (32.837%)  route 0.751ns (67.163%))
  Logic Levels:           0  
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=528, routed)         1.497    -1.499    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X59Y70         FDRE                                         r  design_1_i/HUB75_driver_0/U0/o_read_addr_top_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y70         FDRE (Prop_fdre_C_Q)         0.367    -1.132 r  design_1_i/HUB75_driver_0/U0/o_read_addr_top_reg[3]/Q
                         net (fo=13, routed)          0.751    -0.381    design_1_i/HUB75_bus_breakout_0/U0/i_addr[3]
    SLICE_X61Y74         FDRE                                         r  design_1_i/HUB75_bus_breakout_0/U0/o_d_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/HUB75_driver_0/U0/o_rgb_1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/HUB75_bus_breakout_0/U0/o_r_1_reg/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.185ns  (logic 0.418ns (35.280%)  route 0.767ns (64.720%))
  Logic Levels:           0  
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=528, routed)         1.436    -1.560    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X56Y66         FDRE                                         r  design_1_i/HUB75_driver_0/U0/o_rgb_1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y66         FDRE (Prop_fdre_C_Q)         0.418    -1.142 r  design_1_i/HUB75_driver_0/U0/o_rgb_1_reg[2]/Q
                         net (fo=1, routed)           0.767    -0.375    design_1_i/HUB75_bus_breakout_0/U0/i_rgb_1[2]
    SLICE_X59Y74         FDRE                                         r  design_1_i/HUB75_bus_breakout_0/U0/o_r_1_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/HUB75_driver_0/U0/o_read_addr_top_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/HUB75_bus_breakout_0/U0/o_b_reg/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.193ns  (logic 0.418ns (35.037%)  route 0.775ns (64.963%))
  Logic Levels:           0  
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=528, routed)         1.497    -1.499    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X60Y69         FDRE                                         r  design_1_i/HUB75_driver_0/U0/o_read_addr_top_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y69         FDRE (Prop_fdre_C_Q)         0.418    -1.081 r  design_1_i/HUB75_driver_0/U0/o_read_addr_top_reg[1]/Q
                         net (fo=13, routed)          0.775    -0.306    design_1_i/HUB75_bus_breakout_0/U0/i_addr[1]
    SLICE_X62Y74         FDRE                                         r  design_1_i/HUB75_bus_breakout_0/U0/o_b_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/HUB75_driver_0/U0/o_rgb_0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/HUB75_bus_breakout_0/U0/o_b_0_reg/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.307ns  (logic 0.418ns (31.994%)  route 0.889ns (68.006%))
  Logic Levels:           0  
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=528, routed)         1.435    -1.561    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X54Y66         FDRE                                         r  design_1_i/HUB75_driver_0/U0/o_rgb_0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y66         FDRE (Prop_fdre_C_Q)         0.418    -1.143 r  design_1_i/HUB75_driver_0/U0/o_rgb_0_reg[0]/Q
                         net (fo=1, routed)           0.889    -0.254    design_1_i/HUB75_bus_breakout_0/U0/i_rgb_0[0]
    SLICE_X61Y74         FDRE                                         r  design_1_i/HUB75_bus_breakout_0/U0/o_b_0_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/HUB75_driver_0/U0/o_rgb_1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/HUB75_bus_breakout_0/U0/o_g_1_reg/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.340ns  (logic 0.418ns (31.195%)  route 0.922ns (68.805%))
  Logic Levels:           0  
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=528, routed)         1.436    -1.560    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X56Y66         FDRE                                         r  design_1_i/HUB75_driver_0/U0/o_rgb_1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y66         FDRE (Prop_fdre_C_Q)         0.418    -1.142 r  design_1_i/HUB75_driver_0/U0/o_rgb_1_reg[1]/Q
                         net (fo=1, routed)           0.922    -0.220    design_1_i/HUB75_bus_breakout_0/U0/i_rgb_1[1]
    SLICE_X59Y72         FDRE                                         r  design_1_i/HUB75_bus_breakout_0/U0/o_g_1_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/HUB75_driver_0/U0/o_rgb_1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/HUB75_bus_breakout_0/U0/o_b_1_reg/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.363ns  (logic 0.418ns (30.665%)  route 0.945ns (69.335%))
  Logic Levels:           0  
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=528, routed)         1.436    -1.560    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X56Y66         FDRE                                         r  design_1_i/HUB75_driver_0/U0/o_rgb_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y66         FDRE (Prop_fdre_C_Q)         0.418    -1.142 r  design_1_i/HUB75_driver_0/U0/o_rgb_1_reg[0]/Q
                         net (fo=1, routed)           0.945    -0.197    design_1_i/HUB75_bus_breakout_0/U0/i_rgb_1[0]
    SLICE_X61Y74         FDRE                                         r  design_1_i/HUB75_bus_breakout_0/U0/o_b_1_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/HUB75_driver_0/U0/o_rgb_0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/HUB75_bus_breakout_0/U0/o_g_0_reg/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.449ns  (logic 0.418ns (28.842%)  route 1.031ns (71.158%))
  Logic Levels:           0  
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=528, routed)         1.435    -1.561    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X54Y66         FDRE                                         r  design_1_i/HUB75_driver_0/U0/o_rgb_0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y66         FDRE (Prop_fdre_C_Q)         0.418    -1.143 r  design_1_i/HUB75_driver_0/U0/o_rgb_0_reg[1]/Q
                         net (fo=1, routed)           1.031    -0.112    design_1_i/HUB75_bus_breakout_0/U0/i_rgb_0[1]
    SLICE_X59Y72         FDRE                                         r  design_1_i/HUB75_bus_breakout_0/U0/o_g_0_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/HUB75_driver_0/U0/o_rgb_0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/HUB75_bus_breakout_0/U0/o_r_0_reg/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.449ns  (logic 0.418ns (28.842%)  route 1.031ns (71.158%))
  Logic Levels:           0  
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=528, routed)         1.435    -1.561    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X54Y66         FDRE                                         r  design_1_i/HUB75_driver_0/U0/o_rgb_0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y66         FDRE (Prop_fdre_C_Q)         0.418    -1.143 r  design_1_i/HUB75_driver_0/U0/o_rgb_0_reg[2]/Q
                         net (fo=1, routed)           1.031    -0.112    design_1_i/HUB75_bus_breakout_0/U0/i_rgb_0[2]
    SLICE_X59Y72         FDRE                                         r  design_1_i/HUB75_bus_breakout_0/U0/o_r_0_reg/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out2_design_1_clk_wiz_0_1
  To Clock:  

Max Delay            13 Endpoints
Min Delay            13 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/HUB75_driver_0/U0/o_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            JXADC8
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.084ns  (logic 3.968ns (65.219%)  route 2.116ns (34.781%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=528, routed)         1.608    -0.904    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X61Y72         FDRE                                         r  design_1_i/HUB75_driver_0/U0/o_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y72         FDRE (Prop_fdre_C_Q)         0.456    -0.448 r  design_1_i/HUB75_driver_0/U0/o_clk_reg/Q
                         net (fo=1, routed)           2.116     1.668    JXADC8_OBUF
    M3                   OBUF (Prop_obuf_I_O)         3.512     5.180 r  JXADC8_OBUF_inst/O
                         net (fo=0)                   0.000     5.180    JXADC8
    M3                                                                r  JXADC8 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/HUB75_driver_0/U0/o_out_enable_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            JXADC7
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.033ns  (logic 3.966ns (65.748%)  route 2.066ns (34.252%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=528, routed)         1.608    -0.904    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X63Y76         FDRE                                         r  design_1_i/HUB75_driver_0/U0/o_out_enable_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y76         FDRE (Prop_fdre_C_Q)         0.456    -0.448 r  design_1_i/HUB75_driver_0/U0/o_out_enable_n_reg/Q
                         net (fo=2, routed)           2.066     1.618    JXADC7_OBUF
    K3                   OBUF (Prop_obuf_I_O)         3.510     5.129 r  JXADC7_OBUF_inst/O
                         net (fo=0)                   0.000     5.129    JXADC7
    K3                                                                r  JXADC7 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/HUB75_driver_0/U0/o_latch_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            JXADC4
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.876ns  (logic 3.965ns (67.483%)  route 1.911ns (32.517%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=528, routed)         1.608    -0.904    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X61Y72         FDRE                                         r  design_1_i/HUB75_driver_0/U0/o_latch_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y72         FDRE (Prop_fdre_C_Q)         0.456    -0.448 r  design_1_i/HUB75_driver_0/U0/o_latch_reg/Q
                         net (fo=1, routed)           1.911     1.463    JXADC4_OBUF
    N2                   OBUF (Prop_obuf_I_O)         3.509     4.972 r  JXADC4_OBUF_inst/O
                         net (fo=0)                   0.000     4.972    JXADC4
    N2                                                                r  JXADC4 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/HUB75_driver_0/U0/o_rgb_0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/HUB75_bus_breakout_0/U0/o_r_0_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.748ns  (logic 0.518ns (29.629%)  route 1.230ns (70.371%))
  Logic Levels:           0  
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=528, routed)         1.551    -0.961    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X54Y66         FDRE                                         r  design_1_i/HUB75_driver_0/U0/o_rgb_0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y66         FDRE (Prop_fdre_C_Q)         0.518    -0.443 r  design_1_i/HUB75_driver_0/U0/o_rgb_0_reg[2]/Q
                         net (fo=1, routed)           1.230     0.787    design_1_i/HUB75_bus_breakout_0/U0/i_rgb_0[2]
    SLICE_X59Y72         FDRE                                         r  design_1_i/HUB75_bus_breakout_0/U0/o_r_0_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/HUB75_driver_0/U0/o_rgb_0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/HUB75_bus_breakout_0/U0/o_g_0_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.747ns  (logic 0.518ns (29.646%)  route 1.229ns (70.354%))
  Logic Levels:           0  
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=528, routed)         1.551    -0.961    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X54Y66         FDRE                                         r  design_1_i/HUB75_driver_0/U0/o_rgb_0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y66         FDRE (Prop_fdre_C_Q)         0.518    -0.443 r  design_1_i/HUB75_driver_0/U0/o_rgb_0_reg[1]/Q
                         net (fo=1, routed)           1.229     0.786    design_1_i/HUB75_bus_breakout_0/U0/i_rgb_0[1]
    SLICE_X59Y72         FDRE                                         r  design_1_i/HUB75_bus_breakout_0/U0/o_g_0_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/HUB75_driver_0/U0/o_rgb_1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/HUB75_bus_breakout_0/U0/o_g_1_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.618ns  (logic 0.518ns (32.016%)  route 1.100ns (67.984%))
  Logic Levels:           0  
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=528, routed)         1.551    -0.961    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X56Y66         FDRE                                         r  design_1_i/HUB75_driver_0/U0/o_rgb_1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y66         FDRE (Prop_fdre_C_Q)         0.518    -0.443 r  design_1_i/HUB75_driver_0/U0/o_rgb_1_reg[1]/Q
                         net (fo=1, routed)           1.100     0.657    design_1_i/HUB75_bus_breakout_0/U0/i_rgb_1[1]
    SLICE_X59Y72         FDRE                                         r  design_1_i/HUB75_bus_breakout_0/U0/o_g_1_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/HUB75_driver_0/U0/o_rgb_1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/HUB75_bus_breakout_0/U0/o_b_1_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.611ns  (logic 0.518ns (32.152%)  route 1.093ns (67.848%))
  Logic Levels:           0  
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=528, routed)         1.551    -0.961    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X56Y66         FDRE                                         r  design_1_i/HUB75_driver_0/U0/o_rgb_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y66         FDRE (Prop_fdre_C_Q)         0.518    -0.443 r  design_1_i/HUB75_driver_0/U0/o_rgb_1_reg[0]/Q
                         net (fo=1, routed)           1.093     0.650    design_1_i/HUB75_bus_breakout_0/U0/i_rgb_1[0]
    SLICE_X61Y74         FDRE                                         r  design_1_i/HUB75_bus_breakout_0/U0/o_b_1_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/HUB75_driver_0/U0/o_rgb_0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/HUB75_bus_breakout_0/U0/o_b_0_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.558ns  (logic 0.518ns (33.258%)  route 1.040ns (66.742%))
  Logic Levels:           0  
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=528, routed)         1.551    -0.961    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X54Y66         FDRE                                         r  design_1_i/HUB75_driver_0/U0/o_rgb_0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y66         FDRE (Prop_fdre_C_Q)         0.518    -0.443 r  design_1_i/HUB75_driver_0/U0/o_rgb_0_reg[0]/Q
                         net (fo=1, routed)           1.040     0.597    design_1_i/HUB75_bus_breakout_0/U0/i_rgb_0[0]
    SLICE_X61Y74         FDRE                                         r  design_1_i/HUB75_bus_breakout_0/U0/o_b_0_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/HUB75_driver_0/U0/o_read_addr_top_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/HUB75_bus_breakout_0/U0/o_b_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.402ns  (logic 0.518ns (36.946%)  route 0.884ns (63.054%))
  Logic Levels:           0  
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=528, routed)         1.613    -0.899    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X60Y69         FDRE                                         r  design_1_i/HUB75_driver_0/U0/o_read_addr_top_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y69         FDRE (Prop_fdre_C_Q)         0.518    -0.381 r  design_1_i/HUB75_driver_0/U0/o_read_addr_top_reg[1]/Q
                         net (fo=13, routed)          0.884     0.503    design_1_i/HUB75_bus_breakout_0/U0/i_addr[1]
    SLICE_X62Y74         FDRE                                         r  design_1_i/HUB75_bus_breakout_0/U0/o_b_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/HUB75_driver_0/U0/o_rgb_1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/HUB75_bus_breakout_0/U0/o_r_1_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.413ns  (logic 0.518ns (36.665%)  route 0.895ns (63.335%))
  Logic Levels:           0  
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=528, routed)         1.551    -0.961    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X56Y66         FDRE                                         r  design_1_i/HUB75_driver_0/U0/o_rgb_1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y66         FDRE (Prop_fdre_C_Q)         0.518    -0.443 r  design_1_i/HUB75_driver_0/U0/o_rgb_1_reg[2]/Q
                         net (fo=1, routed)           0.895     0.452    design_1_i/HUB75_bus_breakout_0/U0/i_rgb_1[2]
    SLICE_X59Y74         FDRE                                         r  design_1_i/HUB75_bus_breakout_0/U0/o_r_1_reg/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/HUB75_driver_0/U0/o_read_addr_top_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/HUB75_bus_breakout_0/U0/o_c_reg/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.826ns  (logic 0.367ns (44.417%)  route 0.459ns (55.583%))
  Logic Levels:           0  
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=528, routed)         1.497    -1.499    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X59Y70         FDRE                                         r  design_1_i/HUB75_driver_0/U0/o_read_addr_top_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y70         FDRE (Prop_fdre_C_Q)         0.367    -1.132 r  design_1_i/HUB75_driver_0/U0/o_read_addr_top_reg[2]/Q
                         net (fo=13, routed)          0.459    -0.673    design_1_i/HUB75_bus_breakout_0/U0/i_addr[2]
    SLICE_X61Y74         FDRE                                         r  design_1_i/HUB75_bus_breakout_0/U0/o_c_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/HUB75_driver_0/U0/o_read_addr_top_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/HUB75_bus_breakout_0/U0/o_a_reg/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.903ns  (logic 0.367ns (40.644%)  route 0.536ns (59.356%))
  Logic Levels:           0  
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=528, routed)         1.497    -1.499    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X59Y70         FDRE                                         r  design_1_i/HUB75_driver_0/U0/o_read_addr_top_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y70         FDRE (Prop_fdre_C_Q)         0.367    -1.132 r  design_1_i/HUB75_driver_0/U0/o_read_addr_top_reg[0]/Q
                         net (fo=13, routed)          0.536    -0.596    design_1_i/HUB75_bus_breakout_0/U0/i_addr[0]
    SLICE_X59Y72         FDRE                                         r  design_1_i/HUB75_bus_breakout_0/U0/o_a_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/HUB75_driver_0/U0/o_read_addr_top_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/HUB75_bus_breakout_0/U0/o_d_reg/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.118ns  (logic 0.367ns (32.837%)  route 0.751ns (67.163%))
  Logic Levels:           0  
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=528, routed)         1.497    -1.499    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X59Y70         FDRE                                         r  design_1_i/HUB75_driver_0/U0/o_read_addr_top_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y70         FDRE (Prop_fdre_C_Q)         0.367    -1.132 r  design_1_i/HUB75_driver_0/U0/o_read_addr_top_reg[3]/Q
                         net (fo=13, routed)          0.751    -0.381    design_1_i/HUB75_bus_breakout_0/U0/i_addr[3]
    SLICE_X61Y74         FDRE                                         r  design_1_i/HUB75_bus_breakout_0/U0/o_d_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/HUB75_driver_0/U0/o_rgb_1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/HUB75_bus_breakout_0/U0/o_r_1_reg/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.185ns  (logic 0.418ns (35.280%)  route 0.767ns (64.720%))
  Logic Levels:           0  
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=528, routed)         1.436    -1.560    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X56Y66         FDRE                                         r  design_1_i/HUB75_driver_0/U0/o_rgb_1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y66         FDRE (Prop_fdre_C_Q)         0.418    -1.142 r  design_1_i/HUB75_driver_0/U0/o_rgb_1_reg[2]/Q
                         net (fo=1, routed)           0.767    -0.375    design_1_i/HUB75_bus_breakout_0/U0/i_rgb_1[2]
    SLICE_X59Y74         FDRE                                         r  design_1_i/HUB75_bus_breakout_0/U0/o_r_1_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/HUB75_driver_0/U0/o_read_addr_top_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/HUB75_bus_breakout_0/U0/o_b_reg/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.193ns  (logic 0.418ns (35.037%)  route 0.775ns (64.963%))
  Logic Levels:           0  
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=528, routed)         1.497    -1.499    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X60Y69         FDRE                                         r  design_1_i/HUB75_driver_0/U0/o_read_addr_top_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y69         FDRE (Prop_fdre_C_Q)         0.418    -1.081 r  design_1_i/HUB75_driver_0/U0/o_read_addr_top_reg[1]/Q
                         net (fo=13, routed)          0.775    -0.306    design_1_i/HUB75_bus_breakout_0/U0/i_addr[1]
    SLICE_X62Y74         FDRE                                         r  design_1_i/HUB75_bus_breakout_0/U0/o_b_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/HUB75_driver_0/U0/o_rgb_0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/HUB75_bus_breakout_0/U0/o_b_0_reg/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.307ns  (logic 0.418ns (31.994%)  route 0.889ns (68.006%))
  Logic Levels:           0  
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=528, routed)         1.435    -1.561    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X54Y66         FDRE                                         r  design_1_i/HUB75_driver_0/U0/o_rgb_0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y66         FDRE (Prop_fdre_C_Q)         0.418    -1.143 r  design_1_i/HUB75_driver_0/U0/o_rgb_0_reg[0]/Q
                         net (fo=1, routed)           0.889    -0.254    design_1_i/HUB75_bus_breakout_0/U0/i_rgb_0[0]
    SLICE_X61Y74         FDRE                                         r  design_1_i/HUB75_bus_breakout_0/U0/o_b_0_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/HUB75_driver_0/U0/o_rgb_1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/HUB75_bus_breakout_0/U0/o_g_1_reg/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.340ns  (logic 0.418ns (31.195%)  route 0.922ns (68.805%))
  Logic Levels:           0  
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=528, routed)         1.436    -1.560    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X56Y66         FDRE                                         r  design_1_i/HUB75_driver_0/U0/o_rgb_1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y66         FDRE (Prop_fdre_C_Q)         0.418    -1.142 r  design_1_i/HUB75_driver_0/U0/o_rgb_1_reg[1]/Q
                         net (fo=1, routed)           0.922    -0.220    design_1_i/HUB75_bus_breakout_0/U0/i_rgb_1[1]
    SLICE_X59Y72         FDRE                                         r  design_1_i/HUB75_bus_breakout_0/U0/o_g_1_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/HUB75_driver_0/U0/o_rgb_1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/HUB75_bus_breakout_0/U0/o_b_1_reg/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.363ns  (logic 0.418ns (30.665%)  route 0.945ns (69.335%))
  Logic Levels:           0  
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=528, routed)         1.436    -1.560    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X56Y66         FDRE                                         r  design_1_i/HUB75_driver_0/U0/o_rgb_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y66         FDRE (Prop_fdre_C_Q)         0.418    -1.142 r  design_1_i/HUB75_driver_0/U0/o_rgb_1_reg[0]/Q
                         net (fo=1, routed)           0.945    -0.197    design_1_i/HUB75_bus_breakout_0/U0/i_rgb_1[0]
    SLICE_X61Y74         FDRE                                         r  design_1_i/HUB75_bus_breakout_0/U0/o_b_1_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/HUB75_driver_0/U0/o_rgb_0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/HUB75_bus_breakout_0/U0/o_g_0_reg/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.449ns  (logic 0.418ns (28.842%)  route 1.031ns (71.158%))
  Logic Levels:           0  
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=528, routed)         1.435    -1.561    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X54Y66         FDRE                                         r  design_1_i/HUB75_driver_0/U0/o_rgb_0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y66         FDRE (Prop_fdre_C_Q)         0.418    -1.143 r  design_1_i/HUB75_driver_0/U0/o_rgb_0_reg[1]/Q
                         net (fo=1, routed)           1.031    -0.112    design_1_i/HUB75_bus_breakout_0/U0/i_rgb_0[1]
    SLICE_X59Y72         FDRE                                         r  design_1_i/HUB75_bus_breakout_0/U0/o_g_0_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/HUB75_driver_0/U0/o_rgb_0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/HUB75_bus_breakout_0/U0/o_r_0_reg/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.449ns  (logic 0.418ns (28.842%)  route 1.031ns (71.158%))
  Logic Levels:           0  
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=528, routed)         1.435    -1.561    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X54Y66         FDRE                                         r  design_1_i/HUB75_driver_0/U0/o_rgb_0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y66         FDRE (Prop_fdre_C_Q)         0.418    -1.143 r  design_1_i/HUB75_driver_0/U0/o_rgb_0_reg[2]/Q
                         net (fo=1, routed)           1.031    -0.112    design_1_i/HUB75_bus_breakout_0/U0/i_rgb_0[2]
    SLICE_X59Y72         FDRE                                         r  design_1_i/HUB75_bus_breakout_0/U0/o_r_0_reg/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_design_1_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_design_1_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.375ns  (logic 0.029ns (2.109%)  route 1.346ns (97.891%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_design_1_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.142     2.752 f  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.530     3.282    design_1_i/clk_wiz/inst/clkfbout_design_1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.311 f  design_1_i/clk_wiz/inst/clkf_buf/O
                         net (fo=1, routed)           0.817     4.127    design_1_i/clk_wiz/inst/clkfbout_buf_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_design_1_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.129ns  (logic 0.091ns (2.908%)  route 3.038ns (97.092%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz/inst/clkfbout_design_1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz/inst/clkf_buf/O
                         net (fo=1, routed)           1.457    -1.538    design_1_i/clk_wiz/inst/clkfbout_buf_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_design_1_clk_wiz_0_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_design_1_clk_wiz_0_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.375ns  (logic 0.029ns (2.109%)  route 1.346ns (97.891%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_design_1_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.142     2.752 f  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.530     3.282    design_1_i/clk_wiz/inst/clkfbout_design_1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.311 f  design_1_i/clk_wiz/inst/clkf_buf/O
                         net (fo=1, routed)           0.817     4.127    design_1_i/clk_wiz/inst/clkfbout_buf_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_design_1_clk_wiz_0_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.129ns  (logic 0.091ns (2.908%)  route 3.038ns (97.092%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz/inst/clkfbout_design_1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz/inst/clkf_buf/O
                         net (fo=1, routed)           1.457    -1.538    design_1_i/clk_wiz/inst/clkfbout_buf_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_design_1_clk_wiz_0

Max Delay            19 Endpoints
Min Delay            19 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 UART_RX
                            (input port)
  Destination:            design_1_i/UART_RX_0/U0/r_Clk_Count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.327ns  (logic 1.713ns (27.075%)  route 4.614ns (72.925%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        -1.492ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A14                                               0.000     0.000 f  UART_RX (IN)
                         net (fo=0)                   0.000     0.000    UART_RX
    A14                  IBUF (Prop_ibuf_I_O)         1.465     1.465 f  UART_RX_IBUF_inst/O
                         net (fo=3, routed)           3.443     4.908    design_1_i/UART_RX_0/U0/i_RX_Serial
    SLICE_X2Y82          LUT6 (Prop_lut6_I5_O)        0.124     5.032 r  design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_2/O
                         net (fo=12, routed)          0.494     5.526    design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_2_n_0
    SLICE_X3Y84          LUT6 (Prop_lut6_I0_O)        0.124     5.650 r  design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_1/O
                         net (fo=4, routed)           0.677     6.327    design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_1_n_0
    SLICE_X2Y85          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         1.504    -1.492    design_1_i/UART_RX_0/U0/i_Clk
    SLICE_X2Y85          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[7]/C

Slack:                    inf
  Source:                 UART_RX
                            (input port)
  Destination:            design_1_i/UART_RX_0/U0/r_Clk_Count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.327ns  (logic 1.713ns (27.075%)  route 4.614ns (72.925%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        -1.492ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A14                                               0.000     0.000 f  UART_RX (IN)
                         net (fo=0)                   0.000     0.000    UART_RX
    A14                  IBUF (Prop_ibuf_I_O)         1.465     1.465 f  UART_RX_IBUF_inst/O
                         net (fo=3, routed)           3.443     4.908    design_1_i/UART_RX_0/U0/i_RX_Serial
    SLICE_X2Y82          LUT6 (Prop_lut6_I5_O)        0.124     5.032 r  design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_2/O
                         net (fo=12, routed)          0.494     5.526    design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_2_n_0
    SLICE_X3Y84          LUT6 (Prop_lut6_I0_O)        0.124     5.650 r  design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_1/O
                         net (fo=4, routed)           0.677     6.327    design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_1_n_0
    SLICE_X2Y85          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         1.504    -1.492    design_1_i/UART_RX_0/U0/i_Clk
    SLICE_X2Y85          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[8]/C

Slack:                    inf
  Source:                 UART_RX
                            (input port)
  Destination:            design_1_i/UART_RX_0/U0/r_Clk_Count_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.327ns  (logic 1.713ns (27.075%)  route 4.614ns (72.925%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        -1.492ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A14                                               0.000     0.000 f  UART_RX (IN)
                         net (fo=0)                   0.000     0.000    UART_RX
    A14                  IBUF (Prop_ibuf_I_O)         1.465     1.465 f  UART_RX_IBUF_inst/O
                         net (fo=3, routed)           3.443     4.908    design_1_i/UART_RX_0/U0/i_RX_Serial
    SLICE_X2Y82          LUT6 (Prop_lut6_I5_O)        0.124     5.032 r  design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_2/O
                         net (fo=12, routed)          0.494     5.526    design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_2_n_0
    SLICE_X3Y84          LUT6 (Prop_lut6_I0_O)        0.124     5.650 r  design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_1/O
                         net (fo=4, routed)           0.677     6.327    design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_1_n_0
    SLICE_X2Y85          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         1.504    -1.492    design_1_i/UART_RX_0/U0/i_Clk
    SLICE_X2Y85          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[9]/C

Slack:                    inf
  Source:                 UART_RX
                            (input port)
  Destination:            design_1_i/UART_RX_0/U0/r_Clk_Count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.187ns  (logic 1.713ns (27.687%)  route 4.474ns (72.313%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        -1.493ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A14                                               0.000     0.000 f  UART_RX (IN)
                         net (fo=0)                   0.000     0.000    UART_RX
    A14                  IBUF (Prop_ibuf_I_O)         1.465     1.465 f  UART_RX_IBUF_inst/O
                         net (fo=3, routed)           3.443     4.908    design_1_i/UART_RX_0/U0/i_RX_Serial
    SLICE_X2Y82          LUT6 (Prop_lut6_I5_O)        0.124     5.032 r  design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_2/O
                         net (fo=12, routed)          0.494     5.526    design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_2_n_0
    SLICE_X3Y84          LUT6 (Prop_lut6_I0_O)        0.124     5.650 r  design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_1/O
                         net (fo=4, routed)           0.537     6.187    design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_1_n_0
    SLICE_X2Y84          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         1.503    -1.493    design_1_i/UART_RX_0/U0/i_Clk
    SLICE_X2Y84          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[5]/C

Slack:                    inf
  Source:                 UART_RX
                            (input port)
  Destination:            design_1_i/UART_RX_0/U0/r_Clk_Count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.046ns  (logic 1.713ns (28.333%)  route 4.333ns (71.667%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -1.495ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A14                                               0.000     0.000 f  UART_RX (IN)
                         net (fo=0)                   0.000     0.000    UART_RX
    A14                  IBUF (Prop_ibuf_I_O)         1.465     1.465 f  UART_RX_IBUF_inst/O
                         net (fo=3, routed)           3.443     4.908    design_1_i/UART_RX_0/U0/i_RX_Serial
    SLICE_X2Y82          LUT6 (Prop_lut6_I5_O)        0.124     5.032 r  design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_2/O
                         net (fo=12, routed)          0.362     5.394    design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_2_n_0
    SLICE_X2Y83          LUT4 (Prop_lut4_I0_O)        0.124     5.518 r  design_1_i/UART_RX_0/U0/r_Clk_Count[4]_i_1/O
                         net (fo=2, routed)           0.528     6.046    design_1_i/UART_RX_0/U0/r_Clk_Count[4]_i_1_n_0
    SLICE_X3Y82          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         1.501    -1.495    design_1_i/UART_RX_0/U0/i_Clk
    SLICE_X3Y82          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[3]/C

Slack:                    inf
  Source:                 UART_RX
                            (input port)
  Destination:            design_1_i/UART_RX_0/U0/r_Clk_Count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.046ns  (logic 1.713ns (28.333%)  route 4.333ns (71.667%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -1.495ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A14                                               0.000     0.000 f  UART_RX (IN)
                         net (fo=0)                   0.000     0.000    UART_RX
    A14                  IBUF (Prop_ibuf_I_O)         1.465     1.465 f  UART_RX_IBUF_inst/O
                         net (fo=3, routed)           3.443     4.908    design_1_i/UART_RX_0/U0/i_RX_Serial
    SLICE_X2Y82          LUT6 (Prop_lut6_I5_O)        0.124     5.032 r  design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_2/O
                         net (fo=12, routed)          0.362     5.394    design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_2_n_0
    SLICE_X2Y83          LUT4 (Prop_lut4_I0_O)        0.124     5.518 r  design_1_i/UART_RX_0/U0/r_Clk_Count[4]_i_1/O
                         net (fo=2, routed)           0.528     6.046    design_1_i/UART_RX_0/U0/r_Clk_Count[4]_i_1_n_0
    SLICE_X3Y82          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         1.501    -1.495    design_1_i/UART_RX_0/U0/i_Clk
    SLICE_X3Y82          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[4]/C

Slack:                    inf
  Source:                 UART_RX
                            (input port)
  Destination:            design_1_i/UART_RX_0/U0/r_SM_Main_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.785ns  (logic 1.713ns (29.614%)  route 4.072ns (70.386%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        -1.497ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A14                                               0.000     0.000 f  UART_RX (IN)
                         net (fo=0)                   0.000     0.000    UART_RX
    A14                  IBUF (Prop_ibuf_I_O)         1.465     1.465 f  UART_RX_IBUF_inst/O
                         net (fo=3, routed)           3.506     4.971    design_1_i/UART_RX_0/U0/i_RX_Serial
    SLICE_X3Y82          LUT6 (Prop_lut6_I0_O)        0.124     5.095 r  design_1_i/UART_RX_0/U0/r_SM_Main[0]_i_2/O
                         net (fo=1, routed)           0.565     5.661    design_1_i/UART_RX_0/U0/r_SM_Main[0]_i_2_n_0
    SLICE_X4Y82          LUT6 (Prop_lut6_I1_O)        0.124     5.785 r  design_1_i/UART_RX_0/U0/r_SM_Main[0]_i_1/O
                         net (fo=1, routed)           0.000     5.785    design_1_i/UART_RX_0/U0/r_SM_Main[0]_i_1_n_0
    SLICE_X4Y82          FDRE                                         r  design_1_i/UART_RX_0/U0/r_SM_Main_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         1.499    -1.497    design_1_i/UART_RX_0/U0/i_Clk
    SLICE_X4Y82          FDRE                                         r  design_1_i/UART_RX_0/U0/r_SM_Main_reg[0]/C

Slack:                    inf
  Source:                 UART_RX
                            (input port)
  Destination:            design_1_i/UART_RX_0/U0/r_Clk_Count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.644ns  (logic 1.589ns (28.155%)  route 4.055ns (71.845%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.495ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A14                                               0.000     0.000 f  UART_RX (IN)
                         net (fo=0)                   0.000     0.000    UART_RX
    A14                  IBUF (Prop_ibuf_I_O)         1.465     1.465 f  UART_RX_IBUF_inst/O
                         net (fo=3, routed)           3.443     4.908    design_1_i/UART_RX_0/U0/i_RX_Serial
    SLICE_X2Y82          LUT6 (Prop_lut6_I5_O)        0.124     5.032 r  design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_2/O
                         net (fo=12, routed)          0.612     5.644    design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_2_n_0
    SLICE_X3Y82          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         1.501    -1.495    design_1_i/UART_RX_0/U0/i_Clk
    SLICE_X3Y82          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[3]/C

Slack:                    inf
  Source:                 UART_RX
                            (input port)
  Destination:            design_1_i/UART_RX_0/U0/r_Clk_Count_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.644ns  (logic 1.589ns (28.155%)  route 4.055ns (71.845%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.495ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A14                                               0.000     0.000 f  UART_RX (IN)
                         net (fo=0)                   0.000     0.000    UART_RX
    A14                  IBUF (Prop_ibuf_I_O)         1.465     1.465 f  UART_RX_IBUF_inst/O
                         net (fo=3, routed)           3.443     4.908    design_1_i/UART_RX_0/U0/i_RX_Serial
    SLICE_X2Y82          LUT6 (Prop_lut6_I5_O)        0.124     5.032 r  design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_2/O
                         net (fo=12, routed)          0.612     5.644    design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_2_n_0
    SLICE_X3Y82          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         1.501    -1.495    design_1_i/UART_RX_0/U0/i_Clk
    SLICE_X3Y82          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[4]/C

Slack:                    inf
  Source:                 UART_RX
                            (input port)
  Destination:            design_1_i/UART_RX_0/U0/r_Clk_Count_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.562ns  (logic 1.589ns (28.571%)  route 3.973ns (71.429%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.493ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A14                                               0.000     0.000 f  UART_RX (IN)
                         net (fo=0)                   0.000     0.000    UART_RX
    A14                  IBUF (Prop_ibuf_I_O)         1.465     1.465 f  UART_RX_IBUF_inst/O
                         net (fo=3, routed)           3.443     4.908    design_1_i/UART_RX_0/U0/i_RX_Serial
    SLICE_X2Y82          LUT6 (Prop_lut6_I5_O)        0.124     5.032 r  design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_2/O
                         net (fo=12, routed)          0.530     5.562    design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_2_n_0
    SLICE_X2Y84          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         1.503    -1.493    design_1_i/UART_RX_0/U0/i_Clk
    SLICE_X2Y84          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[5]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 UART_RX
                            (input port)
  Destination:            design_1_i/UART_RX_0/U0/r_SM_Main_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.640ns  (logic 0.278ns (16.954%)  route 1.362ns (83.046%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.834ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A14                                               0.000     0.000 f  UART_RX (IN)
                         net (fo=0)                   0.000     0.000    UART_RX
    A14                  IBUF (Prop_ibuf_I_O)         0.233     0.233 f  UART_RX_IBUF_inst/O
                         net (fo=3, routed)           1.362     1.595    design_1_i/UART_RX_0/U0/i_RX_Serial
    SLICE_X2Y82          LUT6 (Prop_lut6_I1_O)        0.045     1.640 r  design_1_i/UART_RX_0/U0/r_SM_Main[1]_i_1/O
                         net (fo=1, routed)           0.000     1.640    design_1_i/UART_RX_0/U0/r_SM_Main[1]_i_1_n_0
    SLICE_X2Y82          FDRE                                         r  design_1_i/UART_RX_0/U0/r_SM_Main_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         0.855    -0.834    design_1_i/UART_RX_0/U0/i_Clk
    SLICE_X2Y82          FDRE                                         r  design_1_i/UART_RX_0/U0/r_SM_Main_reg[1]/C

Slack:                    inf
  Source:                 UART_RX
                            (input port)
  Destination:            design_1_i/UART_RX_0/U0/r_Clk_Count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.808ns  (logic 0.278ns (15.381%)  route 1.530ns (84.619%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.833ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A14                                               0.000     0.000 f  UART_RX (IN)
                         net (fo=0)                   0.000     0.000    UART_RX
    A14                  IBUF (Prop_ibuf_I_O)         0.233     0.233 f  UART_RX_IBUF_inst/O
                         net (fo=3, routed)           1.370     1.603    design_1_i/UART_RX_0/U0/i_RX_Serial
    SLICE_X2Y82          LUT6 (Prop_lut6_I5_O)        0.045     1.648 r  design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_2/O
                         net (fo=12, routed)          0.160     1.808    design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_2_n_0
    SLICE_X2Y83          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         0.856    -0.833    design_1_i/UART_RX_0/U0/i_Clk
    SLICE_X2Y83          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[0]/C

Slack:                    inf
  Source:                 UART_RX
                            (input port)
  Destination:            design_1_i/UART_RX_0/U0/r_Clk_Count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.808ns  (logic 0.278ns (15.381%)  route 1.530ns (84.619%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.833ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A14                                               0.000     0.000 f  UART_RX (IN)
                         net (fo=0)                   0.000     0.000    UART_RX
    A14                  IBUF (Prop_ibuf_I_O)         0.233     0.233 f  UART_RX_IBUF_inst/O
                         net (fo=3, routed)           1.370     1.603    design_1_i/UART_RX_0/U0/i_RX_Serial
    SLICE_X2Y82          LUT6 (Prop_lut6_I5_O)        0.045     1.648 r  design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_2/O
                         net (fo=12, routed)          0.160     1.808    design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_2_n_0
    SLICE_X2Y83          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         0.856    -0.833    design_1_i/UART_RX_0/U0/i_Clk
    SLICE_X2Y83          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[1]/C

Slack:                    inf
  Source:                 UART_RX
                            (input port)
  Destination:            design_1_i/UART_RX_0/U0/r_Clk_Count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.808ns  (logic 0.278ns (15.381%)  route 1.530ns (84.619%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.833ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A14                                               0.000     0.000 f  UART_RX (IN)
                         net (fo=0)                   0.000     0.000    UART_RX
    A14                  IBUF (Prop_ibuf_I_O)         0.233     0.233 f  UART_RX_IBUF_inst/O
                         net (fo=3, routed)           1.370     1.603    design_1_i/UART_RX_0/U0/i_RX_Serial
    SLICE_X2Y82          LUT6 (Prop_lut6_I5_O)        0.045     1.648 r  design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_2/O
                         net (fo=12, routed)          0.160     1.808    design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_2_n_0
    SLICE_X2Y83          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         0.856    -0.833    design_1_i/UART_RX_0/U0/i_Clk
    SLICE_X2Y83          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[2]/C

Slack:                    inf
  Source:                 UART_RX
                            (input port)
  Destination:            design_1_i/UART_RX_0/U0/r_Clk_Count_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.808ns  (logic 0.278ns (15.381%)  route 1.530ns (84.619%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.833ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A14                                               0.000     0.000 f  UART_RX (IN)
                         net (fo=0)                   0.000     0.000    UART_RX
    A14                  IBUF (Prop_ibuf_I_O)         0.233     0.233 f  UART_RX_IBUF_inst/O
                         net (fo=3, routed)           1.370     1.603    design_1_i/UART_RX_0/U0/i_RX_Serial
    SLICE_X2Y82          LUT6 (Prop_lut6_I5_O)        0.045     1.648 r  design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_2/O
                         net (fo=12, routed)          0.160     1.808    design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_2_n_0
    SLICE_X3Y83          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         0.856    -0.833    design_1_i/UART_RX_0/U0/i_Clk
    SLICE_X3Y83          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[6]/C

Slack:                    inf
  Source:                 UART_RX
                            (input port)
  Destination:            design_1_i/UART_RX_0/U0/r_Clk_Count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.863ns  (logic 0.278ns (14.927%)  route 1.585ns (85.073%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.834ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A14                                               0.000     0.000 f  UART_RX (IN)
                         net (fo=0)                   0.000     0.000    UART_RX
    A14                  IBUF (Prop_ibuf_I_O)         0.233     0.233 f  UART_RX_IBUF_inst/O
                         net (fo=3, routed)           1.370     1.603    design_1_i/UART_RX_0/U0/i_RX_Serial
    SLICE_X2Y82          LUT6 (Prop_lut6_I5_O)        0.045     1.648 r  design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_2/O
                         net (fo=12, routed)          0.215     1.863    design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_2_n_0
    SLICE_X3Y82          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         0.855    -0.834    design_1_i/UART_RX_0/U0/i_Clk
    SLICE_X3Y82          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[3]/C

Slack:                    inf
  Source:                 UART_RX
                            (input port)
  Destination:            design_1_i/UART_RX_0/U0/r_Clk_Count_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.863ns  (logic 0.278ns (14.927%)  route 1.585ns (85.073%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.834ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A14                                               0.000     0.000 f  UART_RX (IN)
                         net (fo=0)                   0.000     0.000    UART_RX
    A14                  IBUF (Prop_ibuf_I_O)         0.233     0.233 f  UART_RX_IBUF_inst/O
                         net (fo=3, routed)           1.370     1.603    design_1_i/UART_RX_0/U0/i_RX_Serial
    SLICE_X2Y82          LUT6 (Prop_lut6_I5_O)        0.045     1.648 r  design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_2/O
                         net (fo=12, routed)          0.215     1.863    design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_2_n_0
    SLICE_X3Y82          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         0.855    -0.834    design_1_i/UART_RX_0/U0/i_Clk
    SLICE_X3Y82          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[4]/C

Slack:                    inf
  Source:                 UART_RX
                            (input port)
  Destination:            design_1_i/UART_RX_0/U0/r_Clk_Count_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.867ns  (logic 0.278ns (14.895%)  route 1.589ns (85.105%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.831ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A14                                               0.000     0.000 f  UART_RX (IN)
                         net (fo=0)                   0.000     0.000    UART_RX
    A14                  IBUF (Prop_ibuf_I_O)         0.233     0.233 f  UART_RX_IBUF_inst/O
                         net (fo=3, routed)           1.370     1.603    design_1_i/UART_RX_0/U0/i_RX_Serial
    SLICE_X2Y82          LUT6 (Prop_lut6_I5_O)        0.045     1.648 r  design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_2/O
                         net (fo=12, routed)          0.219     1.867    design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_2_n_0
    SLICE_X2Y85          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         0.858    -0.831    design_1_i/UART_RX_0/U0/i_Clk
    SLICE_X2Y85          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[7]/C

Slack:                    inf
  Source:                 UART_RX
                            (input port)
  Destination:            design_1_i/UART_RX_0/U0/r_Clk_Count_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.867ns  (logic 0.278ns (14.895%)  route 1.589ns (85.105%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.831ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A14                                               0.000     0.000 f  UART_RX (IN)
                         net (fo=0)                   0.000     0.000    UART_RX
    A14                  IBUF (Prop_ibuf_I_O)         0.233     0.233 f  UART_RX_IBUF_inst/O
                         net (fo=3, routed)           1.370     1.603    design_1_i/UART_RX_0/U0/i_RX_Serial
    SLICE_X2Y82          LUT6 (Prop_lut6_I5_O)        0.045     1.648 r  design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_2/O
                         net (fo=12, routed)          0.219     1.867    design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_2_n_0
    SLICE_X2Y85          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         0.858    -0.831    design_1_i/UART_RX_0/U0/i_Clk
    SLICE_X2Y85          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[8]/C

Slack:                    inf
  Source:                 UART_RX
                            (input port)
  Destination:            design_1_i/UART_RX_0/U0/r_Clk_Count_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.867ns  (logic 0.278ns (14.895%)  route 1.589ns (85.105%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.831ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A14                                               0.000     0.000 f  UART_RX (IN)
                         net (fo=0)                   0.000     0.000    UART_RX
    A14                  IBUF (Prop_ibuf_I_O)         0.233     0.233 f  UART_RX_IBUF_inst/O
                         net (fo=3, routed)           1.370     1.603    design_1_i/UART_RX_0/U0/i_RX_Serial
    SLICE_X2Y82          LUT6 (Prop_lut6_I5_O)        0.045     1.648 r  design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_2/O
                         net (fo=12, routed)          0.219     1.867    design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_2_n_0
    SLICE_X2Y85          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         0.858    -0.831    design_1_i/UART_RX_0/U0/i_Clk
    SLICE_X2Y85          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[9]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_design_1_clk_wiz_0_1

Max Delay            19 Endpoints
Min Delay            19 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 UART_RX
                            (input port)
  Destination:            design_1_i/UART_RX_0/U0/r_Clk_Count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.327ns  (logic 1.713ns (27.075%)  route 4.614ns (72.925%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        -1.492ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A14                                               0.000     0.000 f  UART_RX (IN)
                         net (fo=0)                   0.000     0.000    UART_RX
    A14                  IBUF (Prop_ibuf_I_O)         1.465     1.465 f  UART_RX_IBUF_inst/O
                         net (fo=3, routed)           3.443     4.908    design_1_i/UART_RX_0/U0/i_RX_Serial
    SLICE_X2Y82          LUT6 (Prop_lut6_I5_O)        0.124     5.032 r  design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_2/O
                         net (fo=12, routed)          0.494     5.526    design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_2_n_0
    SLICE_X3Y84          LUT6 (Prop_lut6_I0_O)        0.124     5.650 r  design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_1/O
                         net (fo=4, routed)           0.677     6.327    design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_1_n_0
    SLICE_X2Y85          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         1.504    -1.492    design_1_i/UART_RX_0/U0/i_Clk
    SLICE_X2Y85          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[7]/C

Slack:                    inf
  Source:                 UART_RX
                            (input port)
  Destination:            design_1_i/UART_RX_0/U0/r_Clk_Count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.327ns  (logic 1.713ns (27.075%)  route 4.614ns (72.925%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        -1.492ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A14                                               0.000     0.000 f  UART_RX (IN)
                         net (fo=0)                   0.000     0.000    UART_RX
    A14                  IBUF (Prop_ibuf_I_O)         1.465     1.465 f  UART_RX_IBUF_inst/O
                         net (fo=3, routed)           3.443     4.908    design_1_i/UART_RX_0/U0/i_RX_Serial
    SLICE_X2Y82          LUT6 (Prop_lut6_I5_O)        0.124     5.032 r  design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_2/O
                         net (fo=12, routed)          0.494     5.526    design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_2_n_0
    SLICE_X3Y84          LUT6 (Prop_lut6_I0_O)        0.124     5.650 r  design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_1/O
                         net (fo=4, routed)           0.677     6.327    design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_1_n_0
    SLICE_X2Y85          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         1.504    -1.492    design_1_i/UART_RX_0/U0/i_Clk
    SLICE_X2Y85          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[8]/C

Slack:                    inf
  Source:                 UART_RX
                            (input port)
  Destination:            design_1_i/UART_RX_0/U0/r_Clk_Count_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.327ns  (logic 1.713ns (27.075%)  route 4.614ns (72.925%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        -1.492ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A14                                               0.000     0.000 f  UART_RX (IN)
                         net (fo=0)                   0.000     0.000    UART_RX
    A14                  IBUF (Prop_ibuf_I_O)         1.465     1.465 f  UART_RX_IBUF_inst/O
                         net (fo=3, routed)           3.443     4.908    design_1_i/UART_RX_0/U0/i_RX_Serial
    SLICE_X2Y82          LUT6 (Prop_lut6_I5_O)        0.124     5.032 r  design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_2/O
                         net (fo=12, routed)          0.494     5.526    design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_2_n_0
    SLICE_X3Y84          LUT6 (Prop_lut6_I0_O)        0.124     5.650 r  design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_1/O
                         net (fo=4, routed)           0.677     6.327    design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_1_n_0
    SLICE_X2Y85          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         1.504    -1.492    design_1_i/UART_RX_0/U0/i_Clk
    SLICE_X2Y85          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[9]/C

Slack:                    inf
  Source:                 UART_RX
                            (input port)
  Destination:            design_1_i/UART_RX_0/U0/r_Clk_Count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.187ns  (logic 1.713ns (27.687%)  route 4.474ns (72.313%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        -1.493ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A14                                               0.000     0.000 f  UART_RX (IN)
                         net (fo=0)                   0.000     0.000    UART_RX
    A14                  IBUF (Prop_ibuf_I_O)         1.465     1.465 f  UART_RX_IBUF_inst/O
                         net (fo=3, routed)           3.443     4.908    design_1_i/UART_RX_0/U0/i_RX_Serial
    SLICE_X2Y82          LUT6 (Prop_lut6_I5_O)        0.124     5.032 r  design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_2/O
                         net (fo=12, routed)          0.494     5.526    design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_2_n_0
    SLICE_X3Y84          LUT6 (Prop_lut6_I0_O)        0.124     5.650 r  design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_1/O
                         net (fo=4, routed)           0.537     6.187    design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_1_n_0
    SLICE_X2Y84          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         1.503    -1.493    design_1_i/UART_RX_0/U0/i_Clk
    SLICE_X2Y84          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[5]/C

Slack:                    inf
  Source:                 UART_RX
                            (input port)
  Destination:            design_1_i/UART_RX_0/U0/r_Clk_Count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.046ns  (logic 1.713ns (28.333%)  route 4.333ns (71.667%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -1.495ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A14                                               0.000     0.000 f  UART_RX (IN)
                         net (fo=0)                   0.000     0.000    UART_RX
    A14                  IBUF (Prop_ibuf_I_O)         1.465     1.465 f  UART_RX_IBUF_inst/O
                         net (fo=3, routed)           3.443     4.908    design_1_i/UART_RX_0/U0/i_RX_Serial
    SLICE_X2Y82          LUT6 (Prop_lut6_I5_O)        0.124     5.032 r  design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_2/O
                         net (fo=12, routed)          0.362     5.394    design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_2_n_0
    SLICE_X2Y83          LUT4 (Prop_lut4_I0_O)        0.124     5.518 r  design_1_i/UART_RX_0/U0/r_Clk_Count[4]_i_1/O
                         net (fo=2, routed)           0.528     6.046    design_1_i/UART_RX_0/U0/r_Clk_Count[4]_i_1_n_0
    SLICE_X3Y82          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         1.501    -1.495    design_1_i/UART_RX_0/U0/i_Clk
    SLICE_X3Y82          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[3]/C

Slack:                    inf
  Source:                 UART_RX
                            (input port)
  Destination:            design_1_i/UART_RX_0/U0/r_Clk_Count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.046ns  (logic 1.713ns (28.333%)  route 4.333ns (71.667%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -1.495ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A14                                               0.000     0.000 f  UART_RX (IN)
                         net (fo=0)                   0.000     0.000    UART_RX
    A14                  IBUF (Prop_ibuf_I_O)         1.465     1.465 f  UART_RX_IBUF_inst/O
                         net (fo=3, routed)           3.443     4.908    design_1_i/UART_RX_0/U0/i_RX_Serial
    SLICE_X2Y82          LUT6 (Prop_lut6_I5_O)        0.124     5.032 r  design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_2/O
                         net (fo=12, routed)          0.362     5.394    design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_2_n_0
    SLICE_X2Y83          LUT4 (Prop_lut4_I0_O)        0.124     5.518 r  design_1_i/UART_RX_0/U0/r_Clk_Count[4]_i_1/O
                         net (fo=2, routed)           0.528     6.046    design_1_i/UART_RX_0/U0/r_Clk_Count[4]_i_1_n_0
    SLICE_X3Y82          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         1.501    -1.495    design_1_i/UART_RX_0/U0/i_Clk
    SLICE_X3Y82          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[4]/C

Slack:                    inf
  Source:                 UART_RX
                            (input port)
  Destination:            design_1_i/UART_RX_0/U0/r_SM_Main_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.785ns  (logic 1.713ns (29.614%)  route 4.072ns (70.386%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        -1.497ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A14                                               0.000     0.000 f  UART_RX (IN)
                         net (fo=0)                   0.000     0.000    UART_RX
    A14                  IBUF (Prop_ibuf_I_O)         1.465     1.465 f  UART_RX_IBUF_inst/O
                         net (fo=3, routed)           3.506     4.971    design_1_i/UART_RX_0/U0/i_RX_Serial
    SLICE_X3Y82          LUT6 (Prop_lut6_I0_O)        0.124     5.095 r  design_1_i/UART_RX_0/U0/r_SM_Main[0]_i_2/O
                         net (fo=1, routed)           0.565     5.661    design_1_i/UART_RX_0/U0/r_SM_Main[0]_i_2_n_0
    SLICE_X4Y82          LUT6 (Prop_lut6_I1_O)        0.124     5.785 r  design_1_i/UART_RX_0/U0/r_SM_Main[0]_i_1/O
                         net (fo=1, routed)           0.000     5.785    design_1_i/UART_RX_0/U0/r_SM_Main[0]_i_1_n_0
    SLICE_X4Y82          FDRE                                         r  design_1_i/UART_RX_0/U0/r_SM_Main_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         1.499    -1.497    design_1_i/UART_RX_0/U0/i_Clk
    SLICE_X4Y82          FDRE                                         r  design_1_i/UART_RX_0/U0/r_SM_Main_reg[0]/C

Slack:                    inf
  Source:                 UART_RX
                            (input port)
  Destination:            design_1_i/UART_RX_0/U0/r_Clk_Count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.644ns  (logic 1.589ns (28.155%)  route 4.055ns (71.845%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.495ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A14                                               0.000     0.000 f  UART_RX (IN)
                         net (fo=0)                   0.000     0.000    UART_RX
    A14                  IBUF (Prop_ibuf_I_O)         1.465     1.465 f  UART_RX_IBUF_inst/O
                         net (fo=3, routed)           3.443     4.908    design_1_i/UART_RX_0/U0/i_RX_Serial
    SLICE_X2Y82          LUT6 (Prop_lut6_I5_O)        0.124     5.032 r  design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_2/O
                         net (fo=12, routed)          0.612     5.644    design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_2_n_0
    SLICE_X3Y82          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         1.501    -1.495    design_1_i/UART_RX_0/U0/i_Clk
    SLICE_X3Y82          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[3]/C

Slack:                    inf
  Source:                 UART_RX
                            (input port)
  Destination:            design_1_i/UART_RX_0/U0/r_Clk_Count_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.644ns  (logic 1.589ns (28.155%)  route 4.055ns (71.845%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.495ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A14                                               0.000     0.000 f  UART_RX (IN)
                         net (fo=0)                   0.000     0.000    UART_RX
    A14                  IBUF (Prop_ibuf_I_O)         1.465     1.465 f  UART_RX_IBUF_inst/O
                         net (fo=3, routed)           3.443     4.908    design_1_i/UART_RX_0/U0/i_RX_Serial
    SLICE_X2Y82          LUT6 (Prop_lut6_I5_O)        0.124     5.032 r  design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_2/O
                         net (fo=12, routed)          0.612     5.644    design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_2_n_0
    SLICE_X3Y82          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         1.501    -1.495    design_1_i/UART_RX_0/U0/i_Clk
    SLICE_X3Y82          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[4]/C

Slack:                    inf
  Source:                 UART_RX
                            (input port)
  Destination:            design_1_i/UART_RX_0/U0/r_Clk_Count_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.562ns  (logic 1.589ns (28.571%)  route 3.973ns (71.429%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.493ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A14                                               0.000     0.000 f  UART_RX (IN)
                         net (fo=0)                   0.000     0.000    UART_RX
    A14                  IBUF (Prop_ibuf_I_O)         1.465     1.465 f  UART_RX_IBUF_inst/O
                         net (fo=3, routed)           3.443     4.908    design_1_i/UART_RX_0/U0/i_RX_Serial
    SLICE_X2Y82          LUT6 (Prop_lut6_I5_O)        0.124     5.032 r  design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_2/O
                         net (fo=12, routed)          0.530     5.562    design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_2_n_0
    SLICE_X2Y84          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         1.503    -1.493    design_1_i/UART_RX_0/U0/i_Clk
    SLICE_X2Y84          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[5]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 UART_RX
                            (input port)
  Destination:            design_1_i/UART_RX_0/U0/r_SM_Main_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.640ns  (logic 0.278ns (16.954%)  route 1.362ns (83.046%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.834ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A14                                               0.000     0.000 f  UART_RX (IN)
                         net (fo=0)                   0.000     0.000    UART_RX
    A14                  IBUF (Prop_ibuf_I_O)         0.233     0.233 f  UART_RX_IBUF_inst/O
                         net (fo=3, routed)           1.362     1.595    design_1_i/UART_RX_0/U0/i_RX_Serial
    SLICE_X2Y82          LUT6 (Prop_lut6_I1_O)        0.045     1.640 r  design_1_i/UART_RX_0/U0/r_SM_Main[1]_i_1/O
                         net (fo=1, routed)           0.000     1.640    design_1_i/UART_RX_0/U0/r_SM_Main[1]_i_1_n_0
    SLICE_X2Y82          FDRE                                         r  design_1_i/UART_RX_0/U0/r_SM_Main_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         0.855    -0.834    design_1_i/UART_RX_0/U0/i_Clk
    SLICE_X2Y82          FDRE                                         r  design_1_i/UART_RX_0/U0/r_SM_Main_reg[1]/C

Slack:                    inf
  Source:                 UART_RX
                            (input port)
  Destination:            design_1_i/UART_RX_0/U0/r_Clk_Count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.808ns  (logic 0.278ns (15.381%)  route 1.530ns (84.619%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.833ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A14                                               0.000     0.000 f  UART_RX (IN)
                         net (fo=0)                   0.000     0.000    UART_RX
    A14                  IBUF (Prop_ibuf_I_O)         0.233     0.233 f  UART_RX_IBUF_inst/O
                         net (fo=3, routed)           1.370     1.603    design_1_i/UART_RX_0/U0/i_RX_Serial
    SLICE_X2Y82          LUT6 (Prop_lut6_I5_O)        0.045     1.648 r  design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_2/O
                         net (fo=12, routed)          0.160     1.808    design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_2_n_0
    SLICE_X2Y83          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         0.856    -0.833    design_1_i/UART_RX_0/U0/i_Clk
    SLICE_X2Y83          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[0]/C

Slack:                    inf
  Source:                 UART_RX
                            (input port)
  Destination:            design_1_i/UART_RX_0/U0/r_Clk_Count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.808ns  (logic 0.278ns (15.381%)  route 1.530ns (84.619%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.833ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A14                                               0.000     0.000 f  UART_RX (IN)
                         net (fo=0)                   0.000     0.000    UART_RX
    A14                  IBUF (Prop_ibuf_I_O)         0.233     0.233 f  UART_RX_IBUF_inst/O
                         net (fo=3, routed)           1.370     1.603    design_1_i/UART_RX_0/U0/i_RX_Serial
    SLICE_X2Y82          LUT6 (Prop_lut6_I5_O)        0.045     1.648 r  design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_2/O
                         net (fo=12, routed)          0.160     1.808    design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_2_n_0
    SLICE_X2Y83          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         0.856    -0.833    design_1_i/UART_RX_0/U0/i_Clk
    SLICE_X2Y83          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[1]/C

Slack:                    inf
  Source:                 UART_RX
                            (input port)
  Destination:            design_1_i/UART_RX_0/U0/r_Clk_Count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.808ns  (logic 0.278ns (15.381%)  route 1.530ns (84.619%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.833ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A14                                               0.000     0.000 f  UART_RX (IN)
                         net (fo=0)                   0.000     0.000    UART_RX
    A14                  IBUF (Prop_ibuf_I_O)         0.233     0.233 f  UART_RX_IBUF_inst/O
                         net (fo=3, routed)           1.370     1.603    design_1_i/UART_RX_0/U0/i_RX_Serial
    SLICE_X2Y82          LUT6 (Prop_lut6_I5_O)        0.045     1.648 r  design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_2/O
                         net (fo=12, routed)          0.160     1.808    design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_2_n_0
    SLICE_X2Y83          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         0.856    -0.833    design_1_i/UART_RX_0/U0/i_Clk
    SLICE_X2Y83          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[2]/C

Slack:                    inf
  Source:                 UART_RX
                            (input port)
  Destination:            design_1_i/UART_RX_0/U0/r_Clk_Count_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.808ns  (logic 0.278ns (15.381%)  route 1.530ns (84.619%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.833ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A14                                               0.000     0.000 f  UART_RX (IN)
                         net (fo=0)                   0.000     0.000    UART_RX
    A14                  IBUF (Prop_ibuf_I_O)         0.233     0.233 f  UART_RX_IBUF_inst/O
                         net (fo=3, routed)           1.370     1.603    design_1_i/UART_RX_0/U0/i_RX_Serial
    SLICE_X2Y82          LUT6 (Prop_lut6_I5_O)        0.045     1.648 r  design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_2/O
                         net (fo=12, routed)          0.160     1.808    design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_2_n_0
    SLICE_X3Y83          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         0.856    -0.833    design_1_i/UART_RX_0/U0/i_Clk
    SLICE_X3Y83          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[6]/C

Slack:                    inf
  Source:                 UART_RX
                            (input port)
  Destination:            design_1_i/UART_RX_0/U0/r_Clk_Count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.863ns  (logic 0.278ns (14.927%)  route 1.585ns (85.073%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.834ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A14                                               0.000     0.000 f  UART_RX (IN)
                         net (fo=0)                   0.000     0.000    UART_RX
    A14                  IBUF (Prop_ibuf_I_O)         0.233     0.233 f  UART_RX_IBUF_inst/O
                         net (fo=3, routed)           1.370     1.603    design_1_i/UART_RX_0/U0/i_RX_Serial
    SLICE_X2Y82          LUT6 (Prop_lut6_I5_O)        0.045     1.648 r  design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_2/O
                         net (fo=12, routed)          0.215     1.863    design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_2_n_0
    SLICE_X3Y82          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         0.855    -0.834    design_1_i/UART_RX_0/U0/i_Clk
    SLICE_X3Y82          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[3]/C

Slack:                    inf
  Source:                 UART_RX
                            (input port)
  Destination:            design_1_i/UART_RX_0/U0/r_Clk_Count_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.863ns  (logic 0.278ns (14.927%)  route 1.585ns (85.073%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.834ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A14                                               0.000     0.000 f  UART_RX (IN)
                         net (fo=0)                   0.000     0.000    UART_RX
    A14                  IBUF (Prop_ibuf_I_O)         0.233     0.233 f  UART_RX_IBUF_inst/O
                         net (fo=3, routed)           1.370     1.603    design_1_i/UART_RX_0/U0/i_RX_Serial
    SLICE_X2Y82          LUT6 (Prop_lut6_I5_O)        0.045     1.648 r  design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_2/O
                         net (fo=12, routed)          0.215     1.863    design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_2_n_0
    SLICE_X3Y82          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         0.855    -0.834    design_1_i/UART_RX_0/U0/i_Clk
    SLICE_X3Y82          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[4]/C

Slack:                    inf
  Source:                 UART_RX
                            (input port)
  Destination:            design_1_i/UART_RX_0/U0/r_Clk_Count_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.867ns  (logic 0.278ns (14.895%)  route 1.589ns (85.105%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.831ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A14                                               0.000     0.000 f  UART_RX (IN)
                         net (fo=0)                   0.000     0.000    UART_RX
    A14                  IBUF (Prop_ibuf_I_O)         0.233     0.233 f  UART_RX_IBUF_inst/O
                         net (fo=3, routed)           1.370     1.603    design_1_i/UART_RX_0/U0/i_RX_Serial
    SLICE_X2Y82          LUT6 (Prop_lut6_I5_O)        0.045     1.648 r  design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_2/O
                         net (fo=12, routed)          0.219     1.867    design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_2_n_0
    SLICE_X2Y85          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         0.858    -0.831    design_1_i/UART_RX_0/U0/i_Clk
    SLICE_X2Y85          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[7]/C

Slack:                    inf
  Source:                 UART_RX
                            (input port)
  Destination:            design_1_i/UART_RX_0/U0/r_Clk_Count_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.867ns  (logic 0.278ns (14.895%)  route 1.589ns (85.105%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.831ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A14                                               0.000     0.000 f  UART_RX (IN)
                         net (fo=0)                   0.000     0.000    UART_RX
    A14                  IBUF (Prop_ibuf_I_O)         0.233     0.233 f  UART_RX_IBUF_inst/O
                         net (fo=3, routed)           1.370     1.603    design_1_i/UART_RX_0/U0/i_RX_Serial
    SLICE_X2Y82          LUT6 (Prop_lut6_I5_O)        0.045     1.648 r  design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_2/O
                         net (fo=12, routed)          0.219     1.867    design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_2_n_0
    SLICE_X2Y85          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         0.858    -0.831    design_1_i/UART_RX_0/U0/i_Clk
    SLICE_X2Y85          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[8]/C

Slack:                    inf
  Source:                 UART_RX
                            (input port)
  Destination:            design_1_i/UART_RX_0/U0/r_Clk_Count_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.867ns  (logic 0.278ns (14.895%)  route 1.589ns (85.105%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.831ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A14                                               0.000     0.000 f  UART_RX (IN)
                         net (fo=0)                   0.000     0.000    UART_RX
    A14                  IBUF (Prop_ibuf_I_O)         0.233     0.233 f  UART_RX_IBUF_inst/O
                         net (fo=3, routed)           1.370     1.603    design_1_i/UART_RX_0/U0/i_RX_Serial
    SLICE_X2Y82          LUT6 (Prop_lut6_I5_O)        0.045     1.648 r  design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_2/O
                         net (fo=12, routed)          0.219     1.867    design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_2_n_0
    SLICE_X2Y85          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         0.858    -0.831    design_1_i/UART_RX_0/U0/i_Clk
    SLICE_X2Y85          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[9]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out2_design_1_clk_wiz_0

Max Delay           585 Endpoints
Min Delay           585 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 fpga_reset
                            (input port)
  Destination:            design_1_i/HUB75_driver_0/U0/r_bottom_half_row_reg[55]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.555ns  (logic 1.609ns (16.839%)  route 7.946ns (83.161%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.556ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 f  fpga_reset (IN)
                         net (fo=0)                   0.000     0.000    fpga_reset
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 f  fpga_reset_IBUF_inst/O
                         net (fo=25, routed)          4.770     6.227    design_1_i/HUB75_driver_0/U0/i_rst
    SLICE_X57Y72         LUT4 (Prop_lut4_I3_O)        0.152     6.379 r  design_1_i/HUB75_driver_0/U0/r_top_half_row[191]_i_1/O
                         net (fo=384, routed)         3.176     9.555    design_1_i/HUB75_driver_0/U0/r_top_half_row[191]_i_1_n_0
    SLICE_X49Y58         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_bottom_half_row_reg[55]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=528, routed)         1.440    -1.556    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X49Y58         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_bottom_half_row_reg[55]/C

Slack:                    inf
  Source:                 fpga_reset
                            (input port)
  Destination:            design_1_i/HUB75_driver_0/U0/r_bottom_half_row_reg[59]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.555ns  (logic 1.609ns (16.839%)  route 7.946ns (83.161%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.556ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 f  fpga_reset (IN)
                         net (fo=0)                   0.000     0.000    fpga_reset
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 f  fpga_reset_IBUF_inst/O
                         net (fo=25, routed)          4.770     6.227    design_1_i/HUB75_driver_0/U0/i_rst
    SLICE_X57Y72         LUT4 (Prop_lut4_I3_O)        0.152     6.379 r  design_1_i/HUB75_driver_0/U0/r_top_half_row[191]_i_1/O
                         net (fo=384, routed)         3.176     9.555    design_1_i/HUB75_driver_0/U0/r_top_half_row[191]_i_1_n_0
    SLICE_X49Y58         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_bottom_half_row_reg[59]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=528, routed)         1.440    -1.556    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X49Y58         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_bottom_half_row_reg[59]/C

Slack:                    inf
  Source:                 fpga_reset
                            (input port)
  Destination:            design_1_i/HUB75_driver_0/U0/r_bottom_half_row_reg[61]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.555ns  (logic 1.609ns (16.839%)  route 7.946ns (83.161%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.556ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 f  fpga_reset (IN)
                         net (fo=0)                   0.000     0.000    fpga_reset
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 f  fpga_reset_IBUF_inst/O
                         net (fo=25, routed)          4.770     6.227    design_1_i/HUB75_driver_0/U0/i_rst
    SLICE_X57Y72         LUT4 (Prop_lut4_I3_O)        0.152     6.379 r  design_1_i/HUB75_driver_0/U0/r_top_half_row[191]_i_1/O
                         net (fo=384, routed)         3.176     9.555    design_1_i/HUB75_driver_0/U0/r_top_half_row[191]_i_1_n_0
    SLICE_X48Y58         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_bottom_half_row_reg[61]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=528, routed)         1.440    -1.556    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X48Y58         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_bottom_half_row_reg[61]/C

Slack:                    inf
  Source:                 fpga_reset
                            (input port)
  Destination:            design_1_i/HUB75_driver_0/U0/r_bottom_half_row_reg[77]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.555ns  (logic 1.609ns (16.839%)  route 7.946ns (83.161%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.556ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 f  fpga_reset (IN)
                         net (fo=0)                   0.000     0.000    fpga_reset
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 f  fpga_reset_IBUF_inst/O
                         net (fo=25, routed)          4.770     6.227    design_1_i/HUB75_driver_0/U0/i_rst
    SLICE_X57Y72         LUT4 (Prop_lut4_I3_O)        0.152     6.379 r  design_1_i/HUB75_driver_0/U0/r_top_half_row[191]_i_1/O
                         net (fo=384, routed)         3.176     9.555    design_1_i/HUB75_driver_0/U0/r_top_half_row[191]_i_1_n_0
    SLICE_X49Y58         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_bottom_half_row_reg[77]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=528, routed)         1.440    -1.556    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X49Y58         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_bottom_half_row_reg[77]/C

Slack:                    inf
  Source:                 fpga_reset
                            (input port)
  Destination:            design_1_i/HUB75_driver_0/U0/r_top_half_row_reg[59]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.555ns  (logic 1.609ns (16.839%)  route 7.946ns (83.161%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.556ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 f  fpga_reset (IN)
                         net (fo=0)                   0.000     0.000    fpga_reset
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 f  fpga_reset_IBUF_inst/O
                         net (fo=25, routed)          4.770     6.227    design_1_i/HUB75_driver_0/U0/i_rst
    SLICE_X57Y72         LUT4 (Prop_lut4_I3_O)        0.152     6.379 r  design_1_i/HUB75_driver_0/U0/r_top_half_row[191]_i_1/O
                         net (fo=384, routed)         3.176     9.555    design_1_i/HUB75_driver_0/U0/r_top_half_row[191]_i_1_n_0
    SLICE_X48Y58         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_top_half_row_reg[59]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=528, routed)         1.440    -1.556    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X48Y58         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_top_half_row_reg[59]/C

Slack:                    inf
  Source:                 fpga_reset
                            (input port)
  Destination:            design_1_i/HUB75_driver_0/U0/r_top_half_row_reg[61]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.555ns  (logic 1.609ns (16.839%)  route 7.946ns (83.161%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.556ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 f  fpga_reset (IN)
                         net (fo=0)                   0.000     0.000    fpga_reset
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 f  fpga_reset_IBUF_inst/O
                         net (fo=25, routed)          4.770     6.227    design_1_i/HUB75_driver_0/U0/i_rst
    SLICE_X57Y72         LUT4 (Prop_lut4_I3_O)        0.152     6.379 r  design_1_i/HUB75_driver_0/U0/r_top_half_row[191]_i_1/O
                         net (fo=384, routed)         3.176     9.555    design_1_i/HUB75_driver_0/U0/r_top_half_row[191]_i_1_n_0
    SLICE_X48Y58         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_top_half_row_reg[61]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=528, routed)         1.440    -1.556    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X48Y58         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_top_half_row_reg[61]/C

Slack:                    inf
  Source:                 fpga_reset
                            (input port)
  Destination:            design_1_i/HUB75_driver_0/U0/r_top_half_row_reg[69]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.555ns  (logic 1.609ns (16.839%)  route 7.946ns (83.161%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.556ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 f  fpga_reset (IN)
                         net (fo=0)                   0.000     0.000    fpga_reset
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 f  fpga_reset_IBUF_inst/O
                         net (fo=25, routed)          4.770     6.227    design_1_i/HUB75_driver_0/U0/i_rst
    SLICE_X57Y72         LUT4 (Prop_lut4_I3_O)        0.152     6.379 r  design_1_i/HUB75_driver_0/U0/r_top_half_row[191]_i_1/O
                         net (fo=384, routed)         3.176     9.555    design_1_i/HUB75_driver_0/U0/r_top_half_row[191]_i_1_n_0
    SLICE_X48Y58         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_top_half_row_reg[69]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=528, routed)         1.440    -1.556    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X48Y58         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_top_half_row_reg[69]/C

Slack:                    inf
  Source:                 fpga_reset
                            (input port)
  Destination:            design_1_i/HUB75_driver_0/U0/r_top_half_row_reg[75]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.555ns  (logic 1.609ns (16.839%)  route 7.946ns (83.161%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.556ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 f  fpga_reset (IN)
                         net (fo=0)                   0.000     0.000    fpga_reset
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 f  fpga_reset_IBUF_inst/O
                         net (fo=25, routed)          4.770     6.227    design_1_i/HUB75_driver_0/U0/i_rst
    SLICE_X57Y72         LUT4 (Prop_lut4_I3_O)        0.152     6.379 r  design_1_i/HUB75_driver_0/U0/r_top_half_row[191]_i_1/O
                         net (fo=384, routed)         3.176     9.555    design_1_i/HUB75_driver_0/U0/r_top_half_row[191]_i_1_n_0
    SLICE_X48Y58         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_top_half_row_reg[75]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=528, routed)         1.440    -1.556    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X48Y58         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_top_half_row_reg[75]/C

Slack:                    inf
  Source:                 fpga_reset
                            (input port)
  Destination:            design_1_i/HUB75_driver_0/U0/r_top_half_row_reg[76]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.555ns  (logic 1.609ns (16.839%)  route 7.946ns (83.161%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.556ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 f  fpga_reset (IN)
                         net (fo=0)                   0.000     0.000    fpga_reset
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 f  fpga_reset_IBUF_inst/O
                         net (fo=25, routed)          4.770     6.227    design_1_i/HUB75_driver_0/U0/i_rst
    SLICE_X57Y72         LUT4 (Prop_lut4_I3_O)        0.152     6.379 r  design_1_i/HUB75_driver_0/U0/r_top_half_row[191]_i_1/O
                         net (fo=384, routed)         3.176     9.555    design_1_i/HUB75_driver_0/U0/r_top_half_row[191]_i_1_n_0
    SLICE_X49Y58         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_top_half_row_reg[76]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=528, routed)         1.440    -1.556    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X49Y58         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_top_half_row_reg[76]/C

Slack:                    inf
  Source:                 fpga_reset
                            (input port)
  Destination:            design_1_i/HUB75_driver_0/U0/r_top_half_row_reg[77]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.555ns  (logic 1.609ns (16.839%)  route 7.946ns (83.161%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.556ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 f  fpga_reset (IN)
                         net (fo=0)                   0.000     0.000    fpga_reset
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 f  fpga_reset_IBUF_inst/O
                         net (fo=25, routed)          4.770     6.227    design_1_i/HUB75_driver_0/U0/i_rst
    SLICE_X57Y72         LUT4 (Prop_lut4_I3_O)        0.152     6.379 r  design_1_i/HUB75_driver_0/U0/r_top_half_row[191]_i_1/O
                         net (fo=384, routed)         3.176     9.555    design_1_i/HUB75_driver_0/U0/r_top_half_row[191]_i_1_n_0
    SLICE_X48Y58         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_top_half_row_reg[77]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=528, routed)         1.440    -1.556    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X48Y58         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_top_half_row_reg[77]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 fpga_reset
                            (input port)
  Destination:            design_1_i/HUB75_driver_0/U0/o_rgb_0_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.236ns  (logic 0.225ns (10.063%)  route 2.011ns (89.937%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.862ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  fpga_reset (IN)
                         net (fo=0)                   0.000     0.000    fpga_reset
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  fpga_reset_IBUF_inst/O
                         net (fo=25, routed)          2.011     2.236    design_1_i/HUB75_driver_0/U0/i_rst
    SLICE_X54Y66         FDRE                                         r  design_1_i/HUB75_driver_0/U0/o_rgb_0_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=528, routed)         0.827    -0.862    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X54Y66         FDRE                                         r  design_1_i/HUB75_driver_0/U0/o_rgb_0_reg[0]/C

Slack:                    inf
  Source:                 fpga_reset
                            (input port)
  Destination:            design_1_i/HUB75_driver_0/U0/o_rgb_0_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.236ns  (logic 0.225ns (10.063%)  route 2.011ns (89.937%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.862ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  fpga_reset (IN)
                         net (fo=0)                   0.000     0.000    fpga_reset
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  fpga_reset_IBUF_inst/O
                         net (fo=25, routed)          2.011     2.236    design_1_i/HUB75_driver_0/U0/i_rst
    SLICE_X54Y66         FDRE                                         r  design_1_i/HUB75_driver_0/U0/o_rgb_0_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=528, routed)         0.827    -0.862    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X54Y66         FDRE                                         r  design_1_i/HUB75_driver_0/U0/o_rgb_0_reg[1]/C

Slack:                    inf
  Source:                 fpga_reset
                            (input port)
  Destination:            design_1_i/HUB75_driver_0/U0/o_rgb_0_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.236ns  (logic 0.225ns (10.063%)  route 2.011ns (89.937%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.862ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  fpga_reset (IN)
                         net (fo=0)                   0.000     0.000    fpga_reset
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  fpga_reset_IBUF_inst/O
                         net (fo=25, routed)          2.011     2.236    design_1_i/HUB75_driver_0/U0/i_rst
    SLICE_X54Y66         FDRE                                         r  design_1_i/HUB75_driver_0/U0/o_rgb_0_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=528, routed)         0.827    -0.862    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X54Y66         FDRE                                         r  design_1_i/HUB75_driver_0/U0/o_rgb_0_reg[2]/C

Slack:                    inf
  Source:                 fpga_reset
                            (input port)
  Destination:            design_1_i/HUB75_driver_0/U0/FSM_onehot_r_state_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.249ns  (logic 0.225ns (10.005%)  route 2.024ns (89.995%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.868ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  fpga_reset (IN)
                         net (fo=0)                   0.000     0.000    fpga_reset
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  fpga_reset_IBUF_inst/O
                         net (fo=25, routed)          2.024     2.249    design_1_i/HUB75_driver_0/U0/i_rst
    SLICE_X56Y72         FDSE                                         r  design_1_i/HUB75_driver_0/U0/FSM_onehot_r_state_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=528, routed)         0.821    -0.868    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X56Y72         FDSE                                         r  design_1_i/HUB75_driver_0/U0/FSM_onehot_r_state_reg[0]/C

Slack:                    inf
  Source:                 fpga_reset
                            (input port)
  Destination:            design_1_i/HUB75_driver_0/U0/FSM_onehot_r_state_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.249ns  (logic 0.225ns (10.005%)  route 2.024ns (89.995%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.868ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  fpga_reset (IN)
                         net (fo=0)                   0.000     0.000    fpga_reset
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  fpga_reset_IBUF_inst/O
                         net (fo=25, routed)          2.024     2.249    design_1_i/HUB75_driver_0/U0/i_rst
    SLICE_X57Y72         FDRE                                         r  design_1_i/HUB75_driver_0/U0/FSM_onehot_r_state_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=528, routed)         0.821    -0.868    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X57Y72         FDRE                                         r  design_1_i/HUB75_driver_0/U0/FSM_onehot_r_state_reg[1]/C

Slack:                    inf
  Source:                 fpga_reset
                            (input port)
  Destination:            design_1_i/HUB75_driver_0/U0/FSM_onehot_r_state_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.249ns  (logic 0.225ns (10.005%)  route 2.024ns (89.995%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.868ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  fpga_reset (IN)
                         net (fo=0)                   0.000     0.000    fpga_reset
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  fpga_reset_IBUF_inst/O
                         net (fo=25, routed)          2.024     2.249    design_1_i/HUB75_driver_0/U0/i_rst
    SLICE_X57Y72         FDRE                                         r  design_1_i/HUB75_driver_0/U0/FSM_onehot_r_state_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=528, routed)         0.821    -0.868    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X57Y72         FDRE                                         r  design_1_i/HUB75_driver_0/U0/FSM_onehot_r_state_reg[2]/C

Slack:                    inf
  Source:                 fpga_reset
                            (input port)
  Destination:            design_1_i/HUB75_driver_0/U0/FSM_onehot_r_state_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.249ns  (logic 0.225ns (10.005%)  route 2.024ns (89.995%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.868ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  fpga_reset (IN)
                         net (fo=0)                   0.000     0.000    fpga_reset
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  fpga_reset_IBUF_inst/O
                         net (fo=25, routed)          2.024     2.249    design_1_i/HUB75_driver_0/U0/i_rst
    SLICE_X57Y72         FDRE                                         r  design_1_i/HUB75_driver_0/U0/FSM_onehot_r_state_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=528, routed)         0.821    -0.868    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X57Y72         FDRE                                         r  design_1_i/HUB75_driver_0/U0/FSM_onehot_r_state_reg[3]/C

Slack:                    inf
  Source:                 fpga_reset
                            (input port)
  Destination:            design_1_i/HUB75_driver_0/U0/FSM_onehot_r_state_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.249ns  (logic 0.225ns (10.005%)  route 2.024ns (89.995%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.868ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  fpga_reset (IN)
                         net (fo=0)                   0.000     0.000    fpga_reset
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  fpga_reset_IBUF_inst/O
                         net (fo=25, routed)          2.024     2.249    design_1_i/HUB75_driver_0/U0/i_rst
    SLICE_X57Y72         FDRE                                         r  design_1_i/HUB75_driver_0/U0/FSM_onehot_r_state_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=528, routed)         0.821    -0.868    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X57Y72         FDRE                                         r  design_1_i/HUB75_driver_0/U0/FSM_onehot_r_state_reg[4]/C

Slack:                    inf
  Source:                 fpga_reset
                            (input port)
  Destination:            design_1_i/HUB75_driver_0/U0/o_rgb_1_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.293ns  (logic 0.225ns (9.811%)  route 2.068ns (90.189%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.862ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  fpga_reset (IN)
                         net (fo=0)                   0.000     0.000    fpga_reset
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  fpga_reset_IBUF_inst/O
                         net (fo=25, routed)          2.068     2.293    design_1_i/HUB75_driver_0/U0/i_rst
    SLICE_X56Y66         FDRE                                         r  design_1_i/HUB75_driver_0/U0/o_rgb_1_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=528, routed)         0.827    -0.862    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X56Y66         FDRE                                         r  design_1_i/HUB75_driver_0/U0/o_rgb_1_reg[0]/C

Slack:                    inf
  Source:                 fpga_reset
                            (input port)
  Destination:            design_1_i/HUB75_driver_0/U0/o_rgb_1_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.293ns  (logic 0.225ns (9.811%)  route 2.068ns (90.189%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.862ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  fpga_reset (IN)
                         net (fo=0)                   0.000     0.000    fpga_reset
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  fpga_reset_IBUF_inst/O
                         net (fo=25, routed)          2.068     2.293    design_1_i/HUB75_driver_0/U0/i_rst
    SLICE_X56Y66         FDRE                                         r  design_1_i/HUB75_driver_0/U0/o_rgb_1_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=528, routed)         0.827    -0.862    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X56Y66         FDRE                                         r  design_1_i/HUB75_driver_0/U0/o_rgb_1_reg[1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out2_design_1_clk_wiz_0_1

Max Delay           585 Endpoints
Min Delay           585 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 fpga_reset
                            (input port)
  Destination:            design_1_i/HUB75_driver_0/U0/r_bottom_half_row_reg[55]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.555ns  (logic 1.609ns (16.839%)  route 7.946ns (83.161%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.556ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 f  fpga_reset (IN)
                         net (fo=0)                   0.000     0.000    fpga_reset
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 f  fpga_reset_IBUF_inst/O
                         net (fo=25, routed)          4.770     6.227    design_1_i/HUB75_driver_0/U0/i_rst
    SLICE_X57Y72         LUT4 (Prop_lut4_I3_O)        0.152     6.379 r  design_1_i/HUB75_driver_0/U0/r_top_half_row[191]_i_1/O
                         net (fo=384, routed)         3.176     9.555    design_1_i/HUB75_driver_0/U0/r_top_half_row[191]_i_1_n_0
    SLICE_X49Y58         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_bottom_half_row_reg[55]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=528, routed)         1.440    -1.556    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X49Y58         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_bottom_half_row_reg[55]/C

Slack:                    inf
  Source:                 fpga_reset
                            (input port)
  Destination:            design_1_i/HUB75_driver_0/U0/r_bottom_half_row_reg[59]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.555ns  (logic 1.609ns (16.839%)  route 7.946ns (83.161%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.556ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 f  fpga_reset (IN)
                         net (fo=0)                   0.000     0.000    fpga_reset
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 f  fpga_reset_IBUF_inst/O
                         net (fo=25, routed)          4.770     6.227    design_1_i/HUB75_driver_0/U0/i_rst
    SLICE_X57Y72         LUT4 (Prop_lut4_I3_O)        0.152     6.379 r  design_1_i/HUB75_driver_0/U0/r_top_half_row[191]_i_1/O
                         net (fo=384, routed)         3.176     9.555    design_1_i/HUB75_driver_0/U0/r_top_half_row[191]_i_1_n_0
    SLICE_X49Y58         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_bottom_half_row_reg[59]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=528, routed)         1.440    -1.556    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X49Y58         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_bottom_half_row_reg[59]/C

Slack:                    inf
  Source:                 fpga_reset
                            (input port)
  Destination:            design_1_i/HUB75_driver_0/U0/r_bottom_half_row_reg[61]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.555ns  (logic 1.609ns (16.839%)  route 7.946ns (83.161%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.556ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 f  fpga_reset (IN)
                         net (fo=0)                   0.000     0.000    fpga_reset
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 f  fpga_reset_IBUF_inst/O
                         net (fo=25, routed)          4.770     6.227    design_1_i/HUB75_driver_0/U0/i_rst
    SLICE_X57Y72         LUT4 (Prop_lut4_I3_O)        0.152     6.379 r  design_1_i/HUB75_driver_0/U0/r_top_half_row[191]_i_1/O
                         net (fo=384, routed)         3.176     9.555    design_1_i/HUB75_driver_0/U0/r_top_half_row[191]_i_1_n_0
    SLICE_X48Y58         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_bottom_half_row_reg[61]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=528, routed)         1.440    -1.556    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X48Y58         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_bottom_half_row_reg[61]/C

Slack:                    inf
  Source:                 fpga_reset
                            (input port)
  Destination:            design_1_i/HUB75_driver_0/U0/r_bottom_half_row_reg[77]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.555ns  (logic 1.609ns (16.839%)  route 7.946ns (83.161%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.556ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 f  fpga_reset (IN)
                         net (fo=0)                   0.000     0.000    fpga_reset
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 f  fpga_reset_IBUF_inst/O
                         net (fo=25, routed)          4.770     6.227    design_1_i/HUB75_driver_0/U0/i_rst
    SLICE_X57Y72         LUT4 (Prop_lut4_I3_O)        0.152     6.379 r  design_1_i/HUB75_driver_0/U0/r_top_half_row[191]_i_1/O
                         net (fo=384, routed)         3.176     9.555    design_1_i/HUB75_driver_0/U0/r_top_half_row[191]_i_1_n_0
    SLICE_X49Y58         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_bottom_half_row_reg[77]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=528, routed)         1.440    -1.556    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X49Y58         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_bottom_half_row_reg[77]/C

Slack:                    inf
  Source:                 fpga_reset
                            (input port)
  Destination:            design_1_i/HUB75_driver_0/U0/r_top_half_row_reg[59]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.555ns  (logic 1.609ns (16.839%)  route 7.946ns (83.161%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.556ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 f  fpga_reset (IN)
                         net (fo=0)                   0.000     0.000    fpga_reset
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 f  fpga_reset_IBUF_inst/O
                         net (fo=25, routed)          4.770     6.227    design_1_i/HUB75_driver_0/U0/i_rst
    SLICE_X57Y72         LUT4 (Prop_lut4_I3_O)        0.152     6.379 r  design_1_i/HUB75_driver_0/U0/r_top_half_row[191]_i_1/O
                         net (fo=384, routed)         3.176     9.555    design_1_i/HUB75_driver_0/U0/r_top_half_row[191]_i_1_n_0
    SLICE_X48Y58         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_top_half_row_reg[59]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=528, routed)         1.440    -1.556    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X48Y58         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_top_half_row_reg[59]/C

Slack:                    inf
  Source:                 fpga_reset
                            (input port)
  Destination:            design_1_i/HUB75_driver_0/U0/r_top_half_row_reg[61]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.555ns  (logic 1.609ns (16.839%)  route 7.946ns (83.161%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.556ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 f  fpga_reset (IN)
                         net (fo=0)                   0.000     0.000    fpga_reset
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 f  fpga_reset_IBUF_inst/O
                         net (fo=25, routed)          4.770     6.227    design_1_i/HUB75_driver_0/U0/i_rst
    SLICE_X57Y72         LUT4 (Prop_lut4_I3_O)        0.152     6.379 r  design_1_i/HUB75_driver_0/U0/r_top_half_row[191]_i_1/O
                         net (fo=384, routed)         3.176     9.555    design_1_i/HUB75_driver_0/U0/r_top_half_row[191]_i_1_n_0
    SLICE_X48Y58         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_top_half_row_reg[61]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=528, routed)         1.440    -1.556    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X48Y58         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_top_half_row_reg[61]/C

Slack:                    inf
  Source:                 fpga_reset
                            (input port)
  Destination:            design_1_i/HUB75_driver_0/U0/r_top_half_row_reg[69]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.555ns  (logic 1.609ns (16.839%)  route 7.946ns (83.161%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.556ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 f  fpga_reset (IN)
                         net (fo=0)                   0.000     0.000    fpga_reset
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 f  fpga_reset_IBUF_inst/O
                         net (fo=25, routed)          4.770     6.227    design_1_i/HUB75_driver_0/U0/i_rst
    SLICE_X57Y72         LUT4 (Prop_lut4_I3_O)        0.152     6.379 r  design_1_i/HUB75_driver_0/U0/r_top_half_row[191]_i_1/O
                         net (fo=384, routed)         3.176     9.555    design_1_i/HUB75_driver_0/U0/r_top_half_row[191]_i_1_n_0
    SLICE_X48Y58         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_top_half_row_reg[69]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=528, routed)         1.440    -1.556    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X48Y58         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_top_half_row_reg[69]/C

Slack:                    inf
  Source:                 fpga_reset
                            (input port)
  Destination:            design_1_i/HUB75_driver_0/U0/r_top_half_row_reg[75]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.555ns  (logic 1.609ns (16.839%)  route 7.946ns (83.161%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.556ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 f  fpga_reset (IN)
                         net (fo=0)                   0.000     0.000    fpga_reset
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 f  fpga_reset_IBUF_inst/O
                         net (fo=25, routed)          4.770     6.227    design_1_i/HUB75_driver_0/U0/i_rst
    SLICE_X57Y72         LUT4 (Prop_lut4_I3_O)        0.152     6.379 r  design_1_i/HUB75_driver_0/U0/r_top_half_row[191]_i_1/O
                         net (fo=384, routed)         3.176     9.555    design_1_i/HUB75_driver_0/U0/r_top_half_row[191]_i_1_n_0
    SLICE_X48Y58         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_top_half_row_reg[75]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=528, routed)         1.440    -1.556    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X48Y58         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_top_half_row_reg[75]/C

Slack:                    inf
  Source:                 fpga_reset
                            (input port)
  Destination:            design_1_i/HUB75_driver_0/U0/r_top_half_row_reg[76]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.555ns  (logic 1.609ns (16.839%)  route 7.946ns (83.161%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.556ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 f  fpga_reset (IN)
                         net (fo=0)                   0.000     0.000    fpga_reset
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 f  fpga_reset_IBUF_inst/O
                         net (fo=25, routed)          4.770     6.227    design_1_i/HUB75_driver_0/U0/i_rst
    SLICE_X57Y72         LUT4 (Prop_lut4_I3_O)        0.152     6.379 r  design_1_i/HUB75_driver_0/U0/r_top_half_row[191]_i_1/O
                         net (fo=384, routed)         3.176     9.555    design_1_i/HUB75_driver_0/U0/r_top_half_row[191]_i_1_n_0
    SLICE_X49Y58         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_top_half_row_reg[76]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=528, routed)         1.440    -1.556    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X49Y58         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_top_half_row_reg[76]/C

Slack:                    inf
  Source:                 fpga_reset
                            (input port)
  Destination:            design_1_i/HUB75_driver_0/U0/r_top_half_row_reg[77]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.555ns  (logic 1.609ns (16.839%)  route 7.946ns (83.161%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.556ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 f  fpga_reset (IN)
                         net (fo=0)                   0.000     0.000    fpga_reset
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 f  fpga_reset_IBUF_inst/O
                         net (fo=25, routed)          4.770     6.227    design_1_i/HUB75_driver_0/U0/i_rst
    SLICE_X57Y72         LUT4 (Prop_lut4_I3_O)        0.152     6.379 r  design_1_i/HUB75_driver_0/U0/r_top_half_row[191]_i_1/O
                         net (fo=384, routed)         3.176     9.555    design_1_i/HUB75_driver_0/U0/r_top_half_row[191]_i_1_n_0
    SLICE_X48Y58         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_top_half_row_reg[77]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=528, routed)         1.440    -1.556    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X48Y58         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_top_half_row_reg[77]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 fpga_reset
                            (input port)
  Destination:            design_1_i/HUB75_driver_0/U0/o_rgb_0_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.236ns  (logic 0.225ns (10.063%)  route 2.011ns (89.937%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.862ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  fpga_reset (IN)
                         net (fo=0)                   0.000     0.000    fpga_reset
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  fpga_reset_IBUF_inst/O
                         net (fo=25, routed)          2.011     2.236    design_1_i/HUB75_driver_0/U0/i_rst
    SLICE_X54Y66         FDRE                                         r  design_1_i/HUB75_driver_0/U0/o_rgb_0_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=528, routed)         0.827    -0.862    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X54Y66         FDRE                                         r  design_1_i/HUB75_driver_0/U0/o_rgb_0_reg[0]/C

Slack:                    inf
  Source:                 fpga_reset
                            (input port)
  Destination:            design_1_i/HUB75_driver_0/U0/o_rgb_0_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.236ns  (logic 0.225ns (10.063%)  route 2.011ns (89.937%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.862ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  fpga_reset (IN)
                         net (fo=0)                   0.000     0.000    fpga_reset
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  fpga_reset_IBUF_inst/O
                         net (fo=25, routed)          2.011     2.236    design_1_i/HUB75_driver_0/U0/i_rst
    SLICE_X54Y66         FDRE                                         r  design_1_i/HUB75_driver_0/U0/o_rgb_0_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=528, routed)         0.827    -0.862    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X54Y66         FDRE                                         r  design_1_i/HUB75_driver_0/U0/o_rgb_0_reg[1]/C

Slack:                    inf
  Source:                 fpga_reset
                            (input port)
  Destination:            design_1_i/HUB75_driver_0/U0/o_rgb_0_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.236ns  (logic 0.225ns (10.063%)  route 2.011ns (89.937%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.862ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  fpga_reset (IN)
                         net (fo=0)                   0.000     0.000    fpga_reset
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  fpga_reset_IBUF_inst/O
                         net (fo=25, routed)          2.011     2.236    design_1_i/HUB75_driver_0/U0/i_rst
    SLICE_X54Y66         FDRE                                         r  design_1_i/HUB75_driver_0/U0/o_rgb_0_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=528, routed)         0.827    -0.862    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X54Y66         FDRE                                         r  design_1_i/HUB75_driver_0/U0/o_rgb_0_reg[2]/C

Slack:                    inf
  Source:                 fpga_reset
                            (input port)
  Destination:            design_1_i/HUB75_driver_0/U0/FSM_onehot_r_state_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.249ns  (logic 0.225ns (10.005%)  route 2.024ns (89.995%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.868ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  fpga_reset (IN)
                         net (fo=0)                   0.000     0.000    fpga_reset
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  fpga_reset_IBUF_inst/O
                         net (fo=25, routed)          2.024     2.249    design_1_i/HUB75_driver_0/U0/i_rst
    SLICE_X56Y72         FDSE                                         r  design_1_i/HUB75_driver_0/U0/FSM_onehot_r_state_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=528, routed)         0.821    -0.868    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X56Y72         FDSE                                         r  design_1_i/HUB75_driver_0/U0/FSM_onehot_r_state_reg[0]/C

Slack:                    inf
  Source:                 fpga_reset
                            (input port)
  Destination:            design_1_i/HUB75_driver_0/U0/FSM_onehot_r_state_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.249ns  (logic 0.225ns (10.005%)  route 2.024ns (89.995%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.868ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  fpga_reset (IN)
                         net (fo=0)                   0.000     0.000    fpga_reset
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  fpga_reset_IBUF_inst/O
                         net (fo=25, routed)          2.024     2.249    design_1_i/HUB75_driver_0/U0/i_rst
    SLICE_X57Y72         FDRE                                         r  design_1_i/HUB75_driver_0/U0/FSM_onehot_r_state_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=528, routed)         0.821    -0.868    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X57Y72         FDRE                                         r  design_1_i/HUB75_driver_0/U0/FSM_onehot_r_state_reg[1]/C

Slack:                    inf
  Source:                 fpga_reset
                            (input port)
  Destination:            design_1_i/HUB75_driver_0/U0/FSM_onehot_r_state_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.249ns  (logic 0.225ns (10.005%)  route 2.024ns (89.995%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.868ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  fpga_reset (IN)
                         net (fo=0)                   0.000     0.000    fpga_reset
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  fpga_reset_IBUF_inst/O
                         net (fo=25, routed)          2.024     2.249    design_1_i/HUB75_driver_0/U0/i_rst
    SLICE_X57Y72         FDRE                                         r  design_1_i/HUB75_driver_0/U0/FSM_onehot_r_state_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=528, routed)         0.821    -0.868    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X57Y72         FDRE                                         r  design_1_i/HUB75_driver_0/U0/FSM_onehot_r_state_reg[2]/C

Slack:                    inf
  Source:                 fpga_reset
                            (input port)
  Destination:            design_1_i/HUB75_driver_0/U0/FSM_onehot_r_state_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.249ns  (logic 0.225ns (10.005%)  route 2.024ns (89.995%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.868ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  fpga_reset (IN)
                         net (fo=0)                   0.000     0.000    fpga_reset
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  fpga_reset_IBUF_inst/O
                         net (fo=25, routed)          2.024     2.249    design_1_i/HUB75_driver_0/U0/i_rst
    SLICE_X57Y72         FDRE                                         r  design_1_i/HUB75_driver_0/U0/FSM_onehot_r_state_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=528, routed)         0.821    -0.868    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X57Y72         FDRE                                         r  design_1_i/HUB75_driver_0/U0/FSM_onehot_r_state_reg[3]/C

Slack:                    inf
  Source:                 fpga_reset
                            (input port)
  Destination:            design_1_i/HUB75_driver_0/U0/FSM_onehot_r_state_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.249ns  (logic 0.225ns (10.005%)  route 2.024ns (89.995%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.868ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  fpga_reset (IN)
                         net (fo=0)                   0.000     0.000    fpga_reset
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  fpga_reset_IBUF_inst/O
                         net (fo=25, routed)          2.024     2.249    design_1_i/HUB75_driver_0/U0/i_rst
    SLICE_X57Y72         FDRE                                         r  design_1_i/HUB75_driver_0/U0/FSM_onehot_r_state_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=528, routed)         0.821    -0.868    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X57Y72         FDRE                                         r  design_1_i/HUB75_driver_0/U0/FSM_onehot_r_state_reg[4]/C

Slack:                    inf
  Source:                 fpga_reset
                            (input port)
  Destination:            design_1_i/HUB75_driver_0/U0/o_rgb_1_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.293ns  (logic 0.225ns (9.811%)  route 2.068ns (90.189%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.862ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  fpga_reset (IN)
                         net (fo=0)                   0.000     0.000    fpga_reset
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  fpga_reset_IBUF_inst/O
                         net (fo=25, routed)          2.068     2.293    design_1_i/HUB75_driver_0/U0/i_rst
    SLICE_X56Y66         FDRE                                         r  design_1_i/HUB75_driver_0/U0/o_rgb_1_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=528, routed)         0.827    -0.862    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X56Y66         FDRE                                         r  design_1_i/HUB75_driver_0/U0/o_rgb_1_reg[0]/C

Slack:                    inf
  Source:                 fpga_reset
                            (input port)
  Destination:            design_1_i/HUB75_driver_0/U0/o_rgb_1_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.293ns  (logic 0.225ns (9.811%)  route 2.068ns (90.189%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.862ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  fpga_reset (IN)
                         net (fo=0)                   0.000     0.000    fpga_reset
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  fpga_reset_IBUF_inst/O
                         net (fo=25, routed)          2.068     2.293    design_1_i/HUB75_driver_0/U0/i_rst
    SLICE_X56Y66         FDRE                                         r  design_1_i/HUB75_driver_0/U0/o_rgb_1_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=528, routed)         0.827    -0.862    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X56Y66         FDRE                                         r  design_1_i/HUB75_driver_0/U0/o_rgb_1_reg[1]/C





