<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p134" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_134{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_134{left:107px;bottom:68px;letter-spacing:0.09px;}
#t3_134{left:69px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_134{left:189px;bottom:998px;}
#t5_134{left:530px;bottom:998px;letter-spacing:-0.16px;}
#t6_134{left:189px;bottom:973px;}
#t7_134{left:530px;bottom:973px;letter-spacing:-0.15px;}
#t8_134{left:189px;bottom:949px;letter-spacing:-0.12px;}
#t9_134{left:530px;bottom:949px;letter-spacing:-0.14px;}
#ta_134{left:81px;bottom:924px;letter-spacing:-0.17px;}
#tb_134{left:142px;bottom:924px;letter-spacing:-0.17px;}
#tc_134{left:189px;bottom:924px;letter-spacing:-0.16px;}
#td_134{left:437px;bottom:924px;letter-spacing:-0.16px;}
#te_134{left:530px;bottom:924px;letter-spacing:-0.12px;}
#tf_134{left:530px;bottom:903px;letter-spacing:-0.11px;}
#tg_134{left:530px;bottom:886px;letter-spacing:-0.12px;}
#th_134{left:530px;bottom:865px;letter-spacing:-0.15px;word-spacing:0.01px;}
#ti_134{left:82px;bottom:840px;letter-spacing:-0.16px;}
#tj_134{left:142px;bottom:840px;letter-spacing:-0.17px;}
#tk_134{left:189px;bottom:840px;letter-spacing:-0.16px;}
#tl_134{left:437px;bottom:840px;letter-spacing:-0.14px;}
#tm_134{left:530px;bottom:840px;letter-spacing:-0.11px;}
#tn_134{left:189px;bottom:816px;}
#to_134{left:530px;bottom:816px;letter-spacing:-0.14px;}
#tp_134{left:189px;bottom:791px;}
#tq_134{left:437px;bottom:791px;letter-spacing:-0.14px;}
#tr_134{left:530px;bottom:791px;letter-spacing:-0.11px;}
#ts_134{left:530px;bottom:770px;letter-spacing:-0.11px;}
#tt_134{left:530px;bottom:753px;letter-spacing:-0.12px;}
#tu_134{left:530px;bottom:736px;letter-spacing:-0.11px;word-spacing:-0.73px;}
#tv_134{left:530px;bottom:719px;letter-spacing:-0.1px;}
#tw_134{left:189px;bottom:695px;letter-spacing:-0.14px;}
#tx_134{left:530px;bottom:695px;letter-spacing:-0.14px;}
#ty_134{left:81px;bottom:671px;letter-spacing:-0.17px;}
#tz_134{left:142px;bottom:671px;letter-spacing:-0.17px;}
#t10_134{left:189px;bottom:671px;letter-spacing:-0.15px;}
#t11_134{left:437px;bottom:671px;letter-spacing:-0.14px;}
#t12_134{left:530px;bottom:671px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#t13_134{left:81px;bottom:646px;letter-spacing:-0.17px;}
#t14_134{left:142px;bottom:646px;letter-spacing:-0.17px;}
#t15_134{left:189px;bottom:646px;letter-spacing:-0.15px;}
#t16_134{left:437px;bottom:646px;letter-spacing:-0.14px;}
#t17_134{left:530px;bottom:646px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#t18_134{left:81px;bottom:622px;letter-spacing:-0.17px;}
#t19_134{left:142px;bottom:622px;letter-spacing:-0.17px;}
#t1a_134{left:189px;bottom:622px;letter-spacing:-0.15px;}
#t1b_134{left:437px;bottom:622px;letter-spacing:-0.14px;}
#t1c_134{left:530px;bottom:622px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#t1d_134{left:81px;bottom:597px;letter-spacing:-0.17px;}
#t1e_134{left:142px;bottom:597px;letter-spacing:-0.17px;}
#t1f_134{left:189px;bottom:597px;letter-spacing:-0.15px;}
#t1g_134{left:437px;bottom:597px;letter-spacing:-0.14px;}
#t1h_134{left:530px;bottom:597px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#t1i_134{left:81px;bottom:573px;letter-spacing:-0.17px;}
#t1j_134{left:142px;bottom:573px;letter-spacing:-0.17px;}
#t1k_134{left:189px;bottom:573px;letter-spacing:-0.15px;}
#t1l_134{left:437px;bottom:573px;letter-spacing:-0.15px;}
#t1m_134{left:530px;bottom:573px;letter-spacing:-0.11px;word-spacing:-0.04px;}
#t1n_134{left:81px;bottom:548px;letter-spacing:-0.17px;}
#t1o_134{left:142px;bottom:548px;letter-spacing:-0.17px;}
#t1p_134{left:189px;bottom:548px;letter-spacing:-0.15px;}
#t1q_134{left:437px;bottom:548px;letter-spacing:-0.15px;}
#t1r_134{left:530px;bottom:548px;letter-spacing:-0.11px;word-spacing:-0.04px;}
#t1s_134{left:81px;bottom:524px;letter-spacing:-0.17px;}
#t1t_134{left:142px;bottom:524px;letter-spacing:-0.17px;}
#t1u_134{left:189px;bottom:524px;letter-spacing:-0.15px;}
#t1v_134{left:437px;bottom:524px;letter-spacing:-0.14px;}
#t1w_134{left:530px;bottom:524px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#t1x_134{left:81px;bottom:499px;letter-spacing:-0.17px;}
#t1y_134{left:142px;bottom:499px;letter-spacing:-0.17px;}
#t1z_134{left:189px;bottom:499px;letter-spacing:-0.15px;}
#t20_134{left:437px;bottom:499px;letter-spacing:-0.15px;}
#t21_134{left:530px;bottom:499px;letter-spacing:-0.11px;word-spacing:-0.04px;}
#t22_134{left:81px;bottom:475px;letter-spacing:-0.16px;}
#t23_134{left:142px;bottom:475px;letter-spacing:-0.17px;}
#t24_134{left:189px;bottom:475px;letter-spacing:-0.14px;}
#t25_134{left:437px;bottom:475px;letter-spacing:-0.14px;}
#t26_134{left:530px;bottom:475px;letter-spacing:-0.11px;word-spacing:-0.04px;}
#t27_134{left:81px;bottom:451px;letter-spacing:-0.16px;}
#t28_134{left:142px;bottom:451px;letter-spacing:-0.17px;}
#t29_134{left:189px;bottom:451px;letter-spacing:-0.14px;}
#t2a_134{left:437px;bottom:451px;letter-spacing:-0.14px;}
#t2b_134{left:530px;bottom:451px;letter-spacing:-0.11px;word-spacing:-0.04px;}
#t2c_134{left:81px;bottom:426px;letter-spacing:-0.16px;}
#t2d_134{left:142px;bottom:426px;letter-spacing:-0.17px;}
#t2e_134{left:189px;bottom:426px;letter-spacing:-0.14px;}
#t2f_134{left:437px;bottom:426px;letter-spacing:-0.14px;}
#t2g_134{left:530px;bottom:426px;letter-spacing:-0.11px;word-spacing:-0.04px;}
#t2h_134{left:81px;bottom:402px;letter-spacing:-0.17px;}
#t2i_134{left:142px;bottom:402px;letter-spacing:-0.17px;}
#t2j_134{left:189px;bottom:402px;letter-spacing:-0.16px;}
#t2k_134{left:437px;bottom:402px;letter-spacing:-0.14px;}
#t2l_134{left:530px;bottom:402px;letter-spacing:-0.14px;}
#t2m_134{left:530px;bottom:380px;letter-spacing:-0.13px;}
#t2n_134{left:530px;bottom:364px;letter-spacing:-0.12px;}
#t2o_134{left:530px;bottom:347px;letter-spacing:-0.11px;}
#t2p_134{left:189px;bottom:322px;letter-spacing:-0.14px;}
#t2q_134{left:530px;bottom:322px;letter-spacing:-0.12px;word-spacing:-0.79px;}
#t2r_134{left:530px;bottom:305px;letter-spacing:-0.11px;}
#t2s_134{left:81px;bottom:281px;letter-spacing:-0.17px;}
#t2t_134{left:142px;bottom:281px;letter-spacing:-0.17px;}
#t2u_134{left:189px;bottom:281px;letter-spacing:-0.16px;}
#t2v_134{left:437px;bottom:281px;letter-spacing:-0.14px;}
#t2w_134{left:530px;bottom:281px;letter-spacing:-0.13px;}
#t2x_134{left:530px;bottom:260px;letter-spacing:-0.13px;}
#t2y_134{left:530px;bottom:243px;letter-spacing:-0.12px;}
#t2z_134{left:530px;bottom:226px;letter-spacing:-0.11px;}
#t30_134{left:189px;bottom:202px;letter-spacing:-0.14px;}
#t31_134{left:530px;bottom:202px;letter-spacing:-0.11px;word-spacing:-0.64px;}
#t32_134{left:530px;bottom:185px;letter-spacing:-0.11px;}
#t33_134{left:81px;bottom:160px;letter-spacing:-0.15px;}
#t34_134{left:142px;bottom:160px;letter-spacing:-0.17px;}
#t35_134{left:189px;bottom:160px;letter-spacing:-0.15px;}
#t36_134{left:437px;bottom:160px;letter-spacing:-0.15px;}
#t37_134{left:530px;bottom:160px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t38_134{left:530px;bottom:144px;letter-spacing:-0.11px;}
#t39_134{left:189px;bottom:119px;}
#t3a_134{left:530px;bottom:119px;letter-spacing:-0.14px;}
#t3b_134{left:148px;bottom:1086px;letter-spacing:0.12px;word-spacing:-0.07px;}
#t3c_134{left:237px;bottom:1086px;letter-spacing:0.12px;word-spacing:0.02px;}
#t3d_134{left:100px;bottom:1063px;letter-spacing:-0.12px;}
#t3e_134{left:101px;bottom:1046px;letter-spacing:-0.14px;}
#t3f_134{left:226px;bottom:1046px;letter-spacing:-0.12px;word-spacing:0.03px;}
#t3g_134{left:459px;bottom:1046px;letter-spacing:-0.14px;}
#t3h_134{left:641px;bottom:1046px;letter-spacing:-0.12px;word-spacing:0.05px;}
#t3i_134{left:87px;bottom:1022px;letter-spacing:-0.18px;}
#t3j_134{left:143px;bottom:1022px;letter-spacing:-0.14px;}

.s1_134{font-size:12px;font-family:NeoSansIntel_1aa2;color:#000;}
.s2_134{font-size:14px;font-family:NeoSansIntel_1aa2;color:#0860A8;}
.s3_134{font-size:14px;font-family:NeoSansIntel_1aa2;color:#000;}
.s4_134{font-size:15px;font-family:NeoSansIntelMedium_1aa1;color:#0860A8;}
.s5_134{font-size:14px;font-family:NeoSansIntelMedium_1aa1;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts134" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1aa1;
	src: url("fonts/NeoSansIntelMedium_1aa1.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1aa2;
	src: url("fonts/NeoSansIntel_1aa2.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg134Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg134" style="-webkit-user-select: none;"><object width="935" height="1210" data="134/134.svg" type="image/svg+xml" id="pdf134" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_134" class="t s1_134">2-118 </span><span id="t2_134" class="t s1_134">Vol. 4 </span>
<span id="t3_134" class="t s2_134">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_134" class="t s3_134">8 </span><span id="t5_134" class="t s3_134">FAR_BRANCH </span>
<span id="t6_134" class="t s3_134">9 </span><span id="t7_134" class="t s3_134">EN_CALL_STACK </span>
<span id="t8_134" class="t s3_134">63:10 </span><span id="t9_134" class="t s3_134">Reserved </span>
<span id="ta_134" class="t s3_134">1C9H </span><span id="tb_134" class="t s3_134">457 </span><span id="tc_134" class="t s3_134">MSR_LASTBRANCH_TOS </span><span id="td_134" class="t s3_134">Core </span><span id="te_134" class="t s3_134">Last Branch Record Stack TOS (R/W) </span>
<span id="tf_134" class="t s3_134">Contains an index (bits 0-4) that points to the MSR </span>
<span id="tg_134" class="t s3_134">containing the most recent branch record. </span>
<span id="th_134" class="t s3_134">See MSR_LASTBRANCH_0_FROM_IP. </span>
<span id="ti_134" class="t s3_134">1FCH </span><span id="tj_134" class="t s3_134">508 </span><span id="tk_134" class="t s3_134">MSR_POWER_CTL </span><span id="tl_134" class="t s3_134">Core </span><span id="tm_134" class="t s3_134">Power Control Register. See http://biosbits.org. </span>
<span id="tn_134" class="t s3_134">0 </span><span id="to_134" class="t s3_134">Reserved </span>
<span id="tp_134" class="t s3_134">1 </span><span id="tq_134" class="t s3_134">Package </span><span id="tr_134" class="t s3_134">C1E Enable (R/W) </span>
<span id="ts_134" class="t s3_134">When set to ‘1’, will enable the CPU to switch to the </span>
<span id="tt_134" class="t s3_134">Minimum Enhanced Intel SpeedStep Technology </span>
<span id="tu_134" class="t s3_134">operating point when all execution cores enter MWAIT </span>
<span id="tv_134" class="t s3_134">(C1). </span>
<span id="tw_134" class="t s3_134">63:2 </span><span id="tx_134" class="t s3_134">Reserved </span>
<span id="ty_134" class="t s3_134">210H </span><span id="tz_134" class="t s3_134">528 </span><span id="t10_134" class="t s3_134">IA32_MTRR_PHYSBASE8 </span><span id="t11_134" class="t s3_134">Core </span><span id="t12_134" class="t s3_134">See Table 2-2. </span>
<span id="t13_134" class="t s3_134">211H </span><span id="t14_134" class="t s3_134">529 </span><span id="t15_134" class="t s3_134">IA32_MTRR_PHYSMASK8 </span><span id="t16_134" class="t s3_134">Core </span><span id="t17_134" class="t s3_134">See Table 2-2. </span>
<span id="t18_134" class="t s3_134">212H </span><span id="t19_134" class="t s3_134">530 </span><span id="t1a_134" class="t s3_134">IA32_MTRR_PHYSBASE9 </span><span id="t1b_134" class="t s3_134">Core </span><span id="t1c_134" class="t s3_134">See Table 2-2. </span>
<span id="t1d_134" class="t s3_134">213H </span><span id="t1e_134" class="t s3_134">531 </span><span id="t1f_134" class="t s3_134">IA32_MTRR_PHYSMASK9 </span><span id="t1g_134" class="t s3_134">Core </span><span id="t1h_134" class="t s3_134">See Table 2-2. </span>
<span id="t1i_134" class="t s3_134">280H </span><span id="t1j_134" class="t s3_134">640 </span><span id="t1k_134" class="t s3_134">IA32_MC0_CTL2 </span><span id="t1l_134" class="t s3_134">Module </span><span id="t1m_134" class="t s3_134">See Table 2-2. </span>
<span id="t1n_134" class="t s3_134">281H </span><span id="t1o_134" class="t s3_134">641 </span><span id="t1p_134" class="t s3_134">IA32_MC1_CTL2 </span><span id="t1q_134" class="t s3_134">Module </span><span id="t1r_134" class="t s3_134">See Table 2-2. </span>
<span id="t1s_134" class="t s3_134">282H </span><span id="t1t_134" class="t s3_134">642 </span><span id="t1u_134" class="t s3_134">IA32_MC2_CTL2 </span><span id="t1v_134" class="t s3_134">Core </span><span id="t1w_134" class="t s3_134">See Table 2-2. </span>
<span id="t1x_134" class="t s3_134">283H </span><span id="t1y_134" class="t s3_134">643 </span><span id="t1z_134" class="t s3_134">IA32_MC3_CTL2 </span><span id="t20_134" class="t s3_134">Module </span><span id="t21_134" class="t s3_134">See Table 2-2. </span>
<span id="t22_134" class="t s3_134">284H </span><span id="t23_134" class="t s3_134">644 </span><span id="t24_134" class="t s3_134">IA32_MC4_CTL2 </span><span id="t25_134" class="t s3_134">Package </span><span id="t26_134" class="t s3_134">See Table 2-2. </span>
<span id="t27_134" class="t s3_134">285H </span><span id="t28_134" class="t s3_134">645 </span><span id="t29_134" class="t s3_134">IA32_MC5_CTL2 </span><span id="t2a_134" class="t s3_134">Package </span><span id="t2b_134" class="t s3_134">See Table 2-2. </span>
<span id="t2c_134" class="t s3_134">286H </span><span id="t2d_134" class="t s3_134">646 </span><span id="t2e_134" class="t s3_134">IA32_MC6_CTL2 </span><span id="t2f_134" class="t s3_134">Package </span><span id="t2g_134" class="t s3_134">See Table 2-2. </span>
<span id="t2h_134" class="t s3_134">300H </span><span id="t2i_134" class="t s3_134">768 </span><span id="t2j_134" class="t s3_134">MSR_SGXOWNEREPOCH0 </span><span id="t2k_134" class="t s3_134">Package </span><span id="t2l_134" class="t s3_134">Lower 64 Bit CR_SGXOWNEREPOCH (W) </span>
<span id="t2m_134" class="t s3_134">Writes do not update CR_SGXOWNEREPOCH if </span>
<span id="t2n_134" class="t s3_134">CPUID.(EAX=12H, ECX=0):EAX.SGX1 is 1 on any </span>
<span id="t2o_134" class="t s3_134">thread in the package. </span>
<span id="t2p_134" class="t s3_134">63:0 </span><span id="t2q_134" class="t s3_134">Lower 64 bits of an 128-bit external entropy value for </span>
<span id="t2r_134" class="t s3_134">key derivation of an enclave. </span>
<span id="t2s_134" class="t s3_134">301H </span><span id="t2t_134" class="t s3_134">769 </span><span id="t2u_134" class="t s3_134">MSR_SGXOWNEREPOCH1 </span><span id="t2v_134" class="t s3_134">Package </span><span id="t2w_134" class="t s3_134">Upper 64 Bit CR_SGXOWNEREPOCH (W) </span>
<span id="t2x_134" class="t s3_134">Writes do not update CR_SGXOWNEREPOCH if </span>
<span id="t2y_134" class="t s3_134">CPUID.(EAX=12H, ECX=0):EAX.SGX1 is 1 on any </span>
<span id="t2z_134" class="t s3_134">thread in the package. </span>
<span id="t30_134" class="t s3_134">63:0 </span><span id="t31_134" class="t s3_134">Upper 64 bits of an 128-bit external entropy value for </span>
<span id="t32_134" class="t s3_134">key derivation of an enclave. </span>
<span id="t33_134" class="t s3_134">38EH </span><span id="t34_134" class="t s3_134">910 </span><span id="t35_134" class="t s3_134">IA32_PERF_GLOBAL_STATUS </span><span id="t36_134" class="t s3_134">Core </span><span id="t37_134" class="t s3_134">See Table 2-2. See Section 20.2.4, “Architectural </span>
<span id="t38_134" class="t s3_134">Performance Monitoring Version 4.” </span>
<span id="t39_134" class="t s3_134">0 </span><span id="t3a_134" class="t s3_134">Ovf_PMC0 </span>
<span id="t3b_134" class="t s4_134">Table 2-12. </span><span id="t3c_134" class="t s4_134">MSRs in Intel Atom® Processors Based on Goldmont Microarchitecture (Contd.) </span>
<span id="t3d_134" class="t s5_134">Register </span>
<span id="t3e_134" class="t s5_134">Address </span><span id="t3f_134" class="t s5_134">Register Name / Bit Fields </span><span id="t3g_134" class="t s5_134">Scope </span><span id="t3h_134" class="t s5_134">Bit Description </span>
<span id="t3i_134" class="t s5_134">Hex </span><span id="t3j_134" class="t s5_134">Dec </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
