#! /mingw64/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1391-gd480c4d7d)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\msys64\mingw64\lib\ivl\system.vpi";
:vpi_module "C:\msys64\mingw64\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\msys64\mingw64\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\msys64\mingw64\lib\ivl\v2005_math.vpi";
:vpi_module "C:\msys64\mingw64\lib\ivl\va_math.vpi";
:vpi_module "C:\msys64\mingw64\lib\ivl\v2009.vpi";
S_00000233581646b0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0000023358165370 .scope module, "test" "test" 3 3;
 .timescale 0 0;
v00000233582b6f20_0 .var/real "A", 0 0;
v00000233582b8000_0 .var/real "B", 0 0;
v00000233582b6a20_0 .net/real "Sum", 0 0, L_00000233582b9580;  1 drivers
v00000233582b7380_0 .net "exp_A", 7 0, v000002335815a240_0;  1 drivers
v00000233582b7880_0 .net "exp_B", 7 0, v0000023358144f30_0;  1 drivers
v00000233582b7600_0 .net "exp_Sum", 7 0, v0000023358159de0_0;  1 drivers
v00000233582b62a0_0 .net "mantis_A", 22 0, v00000233582b6ca0_0;  1 drivers
v00000233582b6840_0 .net "mantis_B", 22 0, v00000233582b7060_0;  1 drivers
v00000233582b6520_0 .net "mantis_Sum", 22 0, v00000233582b7920_0;  1 drivers
v00000233582b76a0_0 .net/2u "sign_A", 0 0, v000002335815a600_0;  1 drivers
v00000233582b72e0_0 .net/2u "sign_B", 0 0, v0000023358145a70_0;  1 drivers
v00000233582b65c0_0 .net/2u "sign_Sum", 0 0, v00000233581597a0_0;  1 drivers
S_0000023358104960 .scope module, "ex_Sum" "expo" 3 13, 4 45 0, S_0000023358165370;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "exponent";
    .port_info 1 /OUTPUT 1 "sign";
    .port_info 2 /INPUT 1 "a";
v00000233581598e0_0 .net/real "a", 0 0, L_00000233582b9580;  alias, 1 drivers
v0000023358159660_0 .var/i "count", 31 0;
v0000023358159de0_0 .var "exponent", 7 0;
v0000023358159700_0 .var/i "i", 31 0;
v00000233581597a0_0 .var/2u "sign", 0 0;
v0000023358159840_0 .var "temp", 23 0;
S_0000023358104af0 .scope module, "ex_a" "expo" 3 11, 4 45 0, S_0000023358165370;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "exponent";
    .port_info 1 /OUTPUT 1 "sign";
    .port_info 2 /INPUT 1 "a";
v0000023358159e80_0 .net/real "a", 0 0, v00000233582b6f20_0;  1 drivers
v000002335815a100_0 .var/i "count", 31 0;
v000002335815a240_0 .var "exponent", 7 0;
v000002335815a420_0 .var/i "i", 31 0;
v000002335815a600_0 .var/2u "sign", 0 0;
v000002335815a6a0_0 .var "temp", 23 0;
S_000002335829e4e0 .scope module, "ex_b" "expo" 3 12, 4 45 0, S_0000023358165370;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "exponent";
    .port_info 1 /OUTPUT 1 "sign";
    .port_info 2 /INPUT 1 "a";
v000002335815a740_0 .net/real "a", 0 0, v00000233582b8000_0;  1 drivers
v000002335815a880_0 .var/i "count", 31 0;
v0000023358144f30_0 .var "exponent", 7 0;
v0000023358145430_0 .var/i "i", 31 0;
v0000023358145a70_0 .var/2u "sign", 0 0;
v00000233581448f0_0 .var "temp", 23 0;
S_000002335829e670 .scope module, "fa" "adder" 3 19, 4 1 0, S_0000023358165370;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /INPUT 1 "A";
    .port_info 2 /INPUT 1 "B";
v00000233582b63e0_0 .net/real "A", 0 0, v00000233582b6f20_0;  alias, 1 drivers
v00000233582b74c0_0 .net/real "B", 0 0, v00000233582b8000_0;  alias, 1 drivers
v00000233582b6200_0 .net "Num_A", 23 0, L_00000233582b93a0;  1 drivers
v00000233582b6fc0_0 .net "Num_B", 23 0, L_00000233582b8180;  1 drivers
v00000233582b6ac0_0 .net "carry", 23 0, L_00000233582ba8e0;  1 drivers
v00000233582b6de0_0 .net "carry_out", 0 0, L_00000233582b9440;  1 drivers
v00000233582b7f60_0 .net/real "sum", 0 0, L_00000233582b9580;  alias, 1 drivers
v00000233582b6d40_0 .net "temp_sum", 23 0, L_00000233582b9f80;  1 drivers
L_00000233582b6700 .part L_00000233582b93a0, 0, 1;
L_00000233582b7740 .part L_00000233582b8180, 0, 1;
L_00000233582b68e0 .part L_00000233582b93a0, 1, 1;
L_00000233582b6980 .part L_00000233582b8180, 1, 1;
L_00000233582b77e0 .part L_00000233582ba8e0, 0, 1;
L_00000233582bb380 .part L_00000233582b93a0, 2, 1;
L_00000233582bb560 .part L_00000233582b8180, 2, 1;
L_00000233582bb420 .part L_00000233582ba8e0, 1, 1;
L_00000233582bb600 .part L_00000233582b93a0, 3, 1;
L_00000233582bb9c0 .part L_00000233582b8180, 3, 1;
L_00000233582bba60 .part L_00000233582ba8e0, 2, 1;
L_00000233582ba980 .part L_00000233582b93a0, 4, 1;
L_00000233582bbc40 .part L_00000233582b8180, 4, 1;
L_00000233582bb1a0 .part L_00000233582ba8e0, 3, 1;
L_00000233582bb6a0 .part L_00000233582b93a0, 5, 1;
L_00000233582bbba0 .part L_00000233582b8180, 5, 1;
L_00000233582bad40 .part L_00000233582ba8e0, 4, 1;
L_00000233582bbec0 .part L_00000233582b93a0, 6, 1;
L_00000233582bbb00 .part L_00000233582b8180, 6, 1;
L_00000233582bbce0 .part L_00000233582ba8e0, 5, 1;
L_00000233582bb4c0 .part L_00000233582b93a0, 7, 1;
L_00000233582bbd80 .part L_00000233582b8180, 7, 1;
L_00000233582bbe20 .part L_00000233582ba8e0, 6, 1;
L_00000233582bb060 .part L_00000233582b93a0, 8, 1;
L_00000233582bbf60 .part L_00000233582b8180, 8, 1;
L_00000233582bc000 .part L_00000233582ba8e0, 7, 1;
L_00000233582bb740 .part L_00000233582b93a0, 9, 1;
L_00000233582baa20 .part L_00000233582b8180, 9, 1;
L_00000233582bb7e0 .part L_00000233582ba8e0, 8, 1;
L_00000233582bb920 .part L_00000233582b93a0, 10, 1;
L_00000233582baac0 .part L_00000233582b8180, 10, 1;
L_00000233582bab60 .part L_00000233582ba8e0, 9, 1;
L_00000233582bb880 .part L_00000233582b93a0, 11, 1;
L_00000233582bac00 .part L_00000233582b8180, 11, 1;
L_00000233582baca0 .part L_00000233582ba8e0, 10, 1;
L_00000233582bb240 .part L_00000233582b93a0, 12, 1;
L_00000233582bb100 .part L_00000233582b8180, 12, 1;
L_00000233582bb2e0 .part L_00000233582ba8e0, 11, 1;
L_00000233582bade0 .part L_00000233582b93a0, 13, 1;
L_00000233582bae80 .part L_00000233582b8180, 13, 1;
L_00000233582baf20 .part L_00000233582ba8e0, 12, 1;
L_00000233582bafc0 .part L_00000233582b93a0, 14, 1;
L_00000233582b9120 .part L_00000233582b8180, 14, 1;
L_00000233582b9760 .part L_00000233582ba8e0, 13, 1;
L_00000233582b9e40 .part L_00000233582b93a0, 15, 1;
L_00000233582b8540 .part L_00000233582b8180, 15, 1;
L_00000233582b9080 .part L_00000233582ba8e0, 14, 1;
L_00000233582b9da0 .part L_00000233582b93a0, 16, 1;
L_00000233582b8a40 .part L_00000233582b8180, 16, 1;
L_00000233582b98a0 .part L_00000233582ba8e0, 15, 1;
L_00000233582b8f40 .part L_00000233582b93a0, 17, 1;
L_00000233582b9940 .part L_00000233582b8180, 17, 1;
L_00000233582b8900 .part L_00000233582ba8e0, 16, 1;
L_00000233582b8d60 .part L_00000233582b93a0, 18, 1;
L_00000233582b84a0 .part L_00000233582b8180, 18, 1;
L_00000233582ba480 .part L_00000233582ba8e0, 17, 1;
L_00000233582ba7a0 .part L_00000233582b93a0, 19, 1;
L_00000233582b96c0 .part L_00000233582b8180, 19, 1;
L_00000233582ba2a0 .part L_00000233582ba8e0, 18, 1;
L_00000233582b9c60 .part L_00000233582b93a0, 20, 1;
L_00000233582b99e0 .part L_00000233582b8180, 20, 1;
L_00000233582b91c0 .part L_00000233582ba8e0, 19, 1;
L_00000233582b9ee0 .part L_00000233582b93a0, 21, 1;
L_00000233582ba5c0 .part L_00000233582b8180, 21, 1;
L_00000233582b85e0 .part L_00000233582ba8e0, 20, 1;
L_00000233582b8680 .part L_00000233582b93a0, 22, 1;
L_00000233582ba660 .part L_00000233582b8180, 22, 1;
L_00000233582b9a80 .part L_00000233582ba8e0, 21, 1;
LS_00000233582b9f80_0_0 .concat8 [ 1 1 1 1], L_000002335815d8a0, L_000002335815d4b0, L_000002335815d600, L_000002335815cc60;
LS_00000233582b9f80_0_4 .concat8 [ 1 1 1 1], L_000002335815ccd0, L_00000233582bcab0, L_00000233582bc650, L_00000233582bc1f0;
LS_00000233582b9f80_0_8 .concat8 [ 1 1 1 1], L_00000233582bcc70, L_00000233582bcf10, L_00000233582bc490, L_00000233582bd060;
LS_00000233582b9f80_0_12 .concat8 [ 1 1 1 1], L_00000233582bff30, L_00000233582bfc90, L_00000233582bf520, L_00000233582bf210;
LS_00000233582b9f80_0_16 .concat8 [ 1 1 1 1], L_00000233582bfad0, L_00000233582bf3d0, L_00000233582bf600, L_00000233581ad700;
LS_00000233582b9f80_0_20 .concat8 [ 1 1 1 1], L_00000233581ad850, L_00000233581ad230, L_00000233581adf50, L_00000233581ad5b0;
LS_00000233582b9f80_1_0 .concat8 [ 4 4 4 4], LS_00000233582b9f80_0_0, LS_00000233582b9f80_0_4, LS_00000233582b9f80_0_8, LS_00000233582b9f80_0_12;
LS_00000233582b9f80_1_4 .concat8 [ 4 4 0 0], LS_00000233582b9f80_0_16, LS_00000233582b9f80_0_20;
L_00000233582b9f80 .concat8 [ 16 8 0 0], LS_00000233582b9f80_1_0, LS_00000233582b9f80_1_4;
LS_00000233582ba8e0_0_0 .concat8 [ 1 1 1 1], L_000002335815d440, L_000002335815cb80, L_000002335815cf70, L_000002335815d7c0;
LS_00000233582ba8e0_0_4 .concat8 [ 1 1 1 1], L_000002335815cdb0, L_00000233582bc7a0, L_00000233582bc880, L_00000233582bc8f0;
LS_00000233582ba8e0_0_8 .concat8 [ 1 1 1 1], L_00000233582bc180, L_00000233582bcea0, L_00000233582bcb20, L_00000233582bcd50;
LS_00000233582ba8e0_0_12 .concat8 [ 1 1 1 1], L_00000233582bfec0, L_00000233582bf1a0, L_00000233582bf910, L_00000233582bfde0;
LS_00000233582ba8e0_0_16 .concat8 [ 1 1 1 1], L_00000233582bf2f0, L_00000233582bfbb0, L_00000233582bf7c0, L_00000233581ad1c0;
LS_00000233582ba8e0_0_20 .concat8 [ 1 1 1 1], L_00000233581adcb0, L_00000233581ad2a0, L_00000233581ad770, L_00000233581ad380;
LS_00000233582ba8e0_1_0 .concat8 [ 4 4 4 4], LS_00000233582ba8e0_0_0, LS_00000233582ba8e0_0_4, LS_00000233582ba8e0_0_8, LS_00000233582ba8e0_0_12;
LS_00000233582ba8e0_1_4 .concat8 [ 4 4 0 0], LS_00000233582ba8e0_0_16, LS_00000233582ba8e0_0_20;
L_00000233582ba8e0 .concat8 [ 16 8 0 0], LS_00000233582ba8e0_1_0, LS_00000233582ba8e0_1_4;
L_00000233582b94e0 .part L_00000233582b93a0, 23, 1;
L_00000233582b9260 .part L_00000233582b8180, 23, 1;
L_00000233582b9300 .part L_00000233582ba8e0, 22, 1;
L_00000233582b93a0 .cast/int 24, v00000233582b6f20_0;
L_00000233582b8180 .cast/int 24, v00000233582b8000_0;
L_00000233582b9440 .part L_00000233582ba8e0, 23, 1;
L_00000233582b9580 .cast/real L_00000233582b9f80;
S_0000023358104380 .scope generate, "genblk1[0]" "genblk1[0]" 4 31, 4 31 0, S_000002335829e670;
 .timescale 0 0;
P_000002335815eed0 .param/l "i" 0 4 31, +C4<00>;
S_0000023358104510 .scope generate, "genblk1" "genblk1" 4 33, 4 33 0, S_0000023358104380;
 .timescale 0 0;
S_0000023358101360 .scope module, "F" "Half_adder" 4 34, 4 131 0, S_0000023358104510;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "C_out";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
L_000002335815d8a0 .functor XOR 1, L_00000233582b6700, L_00000233582b7740, C4<0>, C4<0>;
L_000002335815d440 .functor AND 1, L_00000233582b6700, L_00000233582b7740, C4<1>, C4<1>;
v0000023358144ad0_0 .net "A", 0 0, L_00000233582b6700;  1 drivers
v00000233581454d0_0 .net "B", 0 0, L_00000233582b7740;  1 drivers
v0000023358143db0_0 .net "C_out", 0 0, L_000002335815d440;  1 drivers
v0000023358144030_0 .net "sum", 0 0, L_000002335815d8a0;  1 drivers
S_00000233581014f0 .scope generate, "genblk1[1]" "genblk1[1]" 4 31, 4 31 0, S_000002335829e670;
 .timescale 0 0;
P_000002335815ea10 .param/l "i" 0 4 31, +C4<01>;
S_0000023358296350 .scope generate, "genblk1" "genblk1" 4 33, 4 33 0, S_00000233581014f0;
 .timescale 0 0;
S_00000233582964e0 .scope module, "F" "Full_adder" 4 36, 4 116 0, S_0000023358296350;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "C_out";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "C_in";
L_000002335815d520 .functor XOR 1, L_00000233582b68e0, L_00000233582b6980, C4<0>, C4<0>;
L_000002335815cb10 .functor AND 1, L_00000233582b68e0, L_00000233582b6980, C4<1>, C4<1>;
L_000002335815d4b0 .functor XOR 1, L_000002335815d520, L_00000233582b77e0, C4<0>, C4<0>;
L_000002335815d910 .functor AND 1, L_00000233582b77e0, L_000002335815d520, C4<1>, C4<1>;
L_000002335815cb80 .functor OR 1, L_000002335815d910, L_000002335815cb10, C4<0>, C4<0>;
v00000233581440d0_0 .net "A", 0 0, L_00000233582b68e0;  1 drivers
v0000023358144170_0 .net "B", 0 0, L_00000233582b6980;  1 drivers
v000002335814b820_0 .net "C_in", 0 0, L_00000233582b77e0;  1 drivers
v000002335814c180_0 .net "C_out", 0 0, L_000002335815cb80;  1 drivers
v000002335814a920_0 .net "N1", 0 0, L_000002335815d520;  1 drivers
v000002335814a9c0_0 .net "N2", 0 0, L_000002335815cb10;  1 drivers
v000002335814b460_0 .net "N3", 0 0, L_000002335815d910;  1 drivers
v000002335814b140_0 .net "sum", 0 0, L_000002335815d4b0;  1 drivers
S_00000233581632b0 .scope generate, "genblk1[2]" "genblk1[2]" 4 31, 4 31 0, S_000002335829e670;
 .timescale 0 0;
P_000002335815ea50 .param/l "i" 0 4 31, +C4<010>;
S_0000023358163440 .scope generate, "genblk1" "genblk1" 4 33, 4 33 0, S_00000233581632b0;
 .timescale 0 0;
S_00000233581635d0 .scope module, "F" "Full_adder" 4 36, 4 116 0, S_0000023358163440;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "C_out";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "C_in";
L_000002335815d590 .functor XOR 1, L_00000233582bb380, L_00000233582bb560, C4<0>, C4<0>;
L_000002335815d0c0 .functor AND 1, L_00000233582bb380, L_00000233582bb560, C4<1>, C4<1>;
L_000002335815d600 .functor XOR 1, L_000002335815d590, L_00000233582bb420, C4<0>, C4<0>;
L_000002335815d670 .functor AND 1, L_00000233582bb420, L_000002335815d590, C4<1>, C4<1>;
L_000002335815cf70 .functor OR 1, L_000002335815d670, L_000002335815d0c0, C4<0>, C4<0>;
v000002335814c040_0 .net "A", 0 0, L_00000233582bb380;  1 drivers
v000002335814bbe0_0 .net "B", 0 0, L_00000233582bb560;  1 drivers
v000002335814c220_0 .net "C_in", 0 0, L_00000233582bb420;  1 drivers
v000002335814c400_0 .net "C_out", 0 0, L_000002335815cf70;  1 drivers
v00000233581558d0_0 .net "N1", 0 0, L_000002335815d590;  1 drivers
v0000023358155290_0 .net "N2", 0 0, L_000002335815d0c0;  1 drivers
v0000023358154570_0 .net "N3", 0 0, L_000002335815d670;  1 drivers
v0000023358154a70_0 .net "sum", 0 0, L_000002335815d600;  1 drivers
S_0000023358163760 .scope generate, "genblk1[3]" "genblk1[3]" 4 31, 4 31 0, S_000002335829e670;
 .timescale 0 0;
P_000002335815ef50 .param/l "i" 0 4 31, +C4<011>;
S_00000233581638f0 .scope generate, "genblk1" "genblk1" 4 33, 4 33 0, S_0000023358163760;
 .timescale 0 0;
S_00000233582a8590 .scope module, "F" "Full_adder" 4 36, 4 116 0, S_00000233581638f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "C_out";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "C_in";
L_000002335815d6e0 .functor XOR 1, L_00000233582bb600, L_00000233582bb9c0, C4<0>, C4<0>;
L_000002335815caa0 .functor AND 1, L_00000233582bb600, L_00000233582bb9c0, C4<1>, C4<1>;
L_000002335815cc60 .functor XOR 1, L_000002335815d6e0, L_00000233582bba60, C4<0>, C4<0>;
L_000002335815d750 .functor AND 1, L_00000233582bba60, L_000002335815d6e0, C4<1>, C4<1>;
L_000002335815d7c0 .functor OR 1, L_000002335815d750, L_000002335815caa0, C4<0>, C4<0>;
v0000023358155ab0_0 .net "A", 0 0, L_00000233582bb600;  1 drivers
v0000023358155b50_0 .net "B", 0 0, L_00000233582bb9c0;  1 drivers
v0000023358155fb0_0 .net "C_in", 0 0, L_00000233582bba60;  1 drivers
v00000233581560f0_0 .net "C_out", 0 0, L_000002335815d7c0;  1 drivers
v0000023358154d90_0 .net "N1", 0 0, L_000002335815d6e0;  1 drivers
v0000023358154f70_0 .net "N2", 0 0, L_000002335815caa0;  1 drivers
v0000023358141ab0_0 .net "N3", 0 0, L_000002335815d750;  1 drivers
v0000023358140e30_0 .net "sum", 0 0, L_000002335815cc60;  1 drivers
S_00000233582a8bd0 .scope generate, "genblk1[4]" "genblk1[4]" 4 31, 4 31 0, S_000002335829e670;
 .timescale 0 0;
P_000002335815ee10 .param/l "i" 0 4 31, +C4<0100>;
S_00000233582a8270 .scope generate, "genblk1" "genblk1" 4 33, 4 33 0, S_00000233582a8bd0;
 .timescale 0 0;
S_00000233582a8d60 .scope module, "F" "Full_adder" 4 36, 4 116 0, S_00000233582a8270;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "C_out";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "C_in";
L_000002335815cbf0 .functor XOR 1, L_00000233582ba980, L_00000233582bbc40, C4<0>, C4<0>;
L_000002335815d830 .functor AND 1, L_00000233582ba980, L_00000233582bbc40, C4<1>, C4<1>;
L_000002335815ccd0 .functor XOR 1, L_000002335815cbf0, L_00000233582bb1a0, C4<0>, C4<0>;
L_000002335815cd40 .functor AND 1, L_00000233582bb1a0, L_000002335815cbf0, C4<1>, C4<1>;
L_000002335815cdb0 .functor OR 1, L_000002335815cd40, L_000002335815d830, C4<0>, C4<0>;
v0000023358141470_0 .net "A", 0 0, L_00000233582ba980;  1 drivers
v0000023358140ed0_0 .net "B", 0 0, L_00000233582bbc40;  1 drivers
v00000233581415b0_0 .net "C_in", 0 0, L_00000233582bb1a0;  1 drivers
v00000233581ac780_0 .net "C_out", 0 0, L_000002335815cdb0;  1 drivers
v00000233581ab560_0 .net "N1", 0 0, L_000002335815cbf0;  1 drivers
v00000233581ab060_0 .net "N2", 0 0, L_000002335815d830;  1 drivers
v00000233581ac5a0_0 .net "N3", 0 0, L_000002335815cd40;  1 drivers
v00000233581abce0_0 .net "sum", 0 0, L_000002335815ccd0;  1 drivers
S_00000233582a88b0 .scope generate, "genblk1[5]" "genblk1[5]" 4 31, 4 31 0, S_000002335829e670;
 .timescale 0 0;
P_000002335815ecd0 .param/l "i" 0 4 31, +C4<0101>;
S_00000233582a8ef0 .scope generate, "genblk1" "genblk1" 4 33, 4 33 0, S_00000233582a88b0;
 .timescale 0 0;
S_00000233582a80e0 .scope module, "F" "Full_adder" 4 36, 4 116 0, S_00000233582a8ef0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "C_out";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "C_in";
L_000002335815ce20 .functor XOR 1, L_00000233582bb6a0, L_00000233582bbba0, C4<0>, C4<0>;
L_000002335815d130 .functor AND 1, L_00000233582bb6a0, L_00000233582bbba0, C4<1>, C4<1>;
L_00000233582bcab0 .functor XOR 1, L_000002335815ce20, L_00000233582bad40, C4<0>, C4<0>;
L_00000233582bc5e0 .functor AND 1, L_00000233582bad40, L_000002335815ce20, C4<1>, C4<1>;
L_00000233582bc7a0 .functor OR 1, L_00000233582bc5e0, L_000002335815d130, C4<0>, C4<0>;
v00000233581acdc0_0 .net "A", 0 0, L_00000233582bb6a0;  1 drivers
v00000233581ac960_0 .net "B", 0 0, L_00000233582bbba0;  1 drivers
v00000233581ac6e0_0 .net "C_in", 0 0, L_00000233582bad40;  1 drivers
v00000233581ab2e0_0 .net "C_out", 0 0, L_00000233582bc7a0;  1 drivers
v00000233581ab600_0 .net "N1", 0 0, L_000002335815ce20;  1 drivers
v00000233581ac820_0 .net "N2", 0 0, L_000002335815d130;  1 drivers
v00000233581ac640_0 .net "N3", 0 0, L_00000233582bc5e0;  1 drivers
v00000233581ab4c0_0 .net "sum", 0 0, L_00000233582bcab0;  1 drivers
S_00000233582a8a40 .scope generate, "genblk1[6]" "genblk1[6]" 4 31, 4 31 0, S_000002335829e670;
 .timescale 0 0;
P_000002335815ea90 .param/l "i" 0 4 31, +C4<0110>;
S_00000233582a8400 .scope generate, "genblk1" "genblk1" 4 33, 4 33 0, S_00000233582a8a40;
 .timescale 0 0;
S_00000233582a8720 .scope module, "F" "Full_adder" 4 36, 4 116 0, S_00000233582a8400;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "C_out";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "C_in";
L_00000233582bc810 .functor XOR 1, L_00000233582bbec0, L_00000233582bbb00, C4<0>, C4<0>;
L_00000233582bcff0 .functor AND 1, L_00000233582bbec0, L_00000233582bbb00, C4<1>, C4<1>;
L_00000233582bc650 .functor XOR 1, L_00000233582bc810, L_00000233582bbce0, C4<0>, C4<0>;
L_00000233582bce30 .functor AND 1, L_00000233582bbce0, L_00000233582bc810, C4<1>, C4<1>;
L_00000233582bc880 .functor OR 1, L_00000233582bce30, L_00000233582bcff0, C4<0>, C4<0>;
v00000233581ac460_0 .net "A", 0 0, L_00000233582bbec0;  1 drivers
v00000233581abb00_0 .net "B", 0 0, L_00000233582bbb00;  1 drivers
v00000233581ab740_0 .net "C_in", 0 0, L_00000233582bbce0;  1 drivers
v00000233581ab6a0_0 .net "C_out", 0 0, L_00000233582bc880;  1 drivers
v00000233581acbe0_0 .net "N1", 0 0, L_00000233582bc810;  1 drivers
v00000233581abf60_0 .net "N2", 0 0, L_00000233582bcff0;  1 drivers
v00000233581ac000_0 .net "N3", 0 0, L_00000233582bce30;  1 drivers
v00000233581ab100_0 .net "sum", 0 0, L_00000233582bc650;  1 drivers
S_00000233582a9a50 .scope generate, "genblk1[7]" "genblk1[7]" 4 31, 4 31 0, S_000002335829e670;
 .timescale 0 0;
P_000002335815eb10 .param/l "i" 0 4 31, +C4<0111>;
S_00000233582aa9f0 .scope generate, "genblk1" "genblk1" 4 33, 4 33 0, S_00000233582a9a50;
 .timescale 0 0;
S_00000233582aa6d0 .scope module, "F" "Full_adder" 4 36, 4 116 0, S_00000233582aa9f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "C_out";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "C_in";
L_00000233582bc730 .functor XOR 1, L_00000233582bb4c0, L_00000233582bbd80, C4<0>, C4<0>;
L_00000233582bcce0 .functor AND 1, L_00000233582bb4c0, L_00000233582bbd80, C4<1>, C4<1>;
L_00000233582bc1f0 .functor XOR 1, L_00000233582bc730, L_00000233582bbe20, C4<0>, C4<0>;
L_00000233582bc2d0 .functor AND 1, L_00000233582bbe20, L_00000233582bc730, C4<1>, C4<1>;
L_00000233582bc8f0 .functor OR 1, L_00000233582bc2d0, L_00000233582bcce0, C4<0>, C4<0>;
v00000233581abec0_0 .net "A", 0 0, L_00000233582bb4c0;  1 drivers
v00000233581ab380_0 .net "B", 0 0, L_00000233582bbd80;  1 drivers
v00000233581abd80_0 .net "C_in", 0 0, L_00000233582bbe20;  1 drivers
v00000233581ac140_0 .net "C_out", 0 0, L_00000233582bc8f0;  1 drivers
v00000233581ab920_0 .net "N1", 0 0, L_00000233582bc730;  1 drivers
v00000233581abe20_0 .net "N2", 0 0, L_00000233582bcce0;  1 drivers
v00000233581ace60_0 .net "N3", 0 0, L_00000233582bc2d0;  1 drivers
v00000233581ab9c0_0 .net "sum", 0 0, L_00000233582bc1f0;  1 drivers
S_00000233582aa860 .scope generate, "genblk1[8]" "genblk1[8]" 4 31, 4 31 0, S_000002335829e670;
 .timescale 0 0;
P_000002335815efd0 .param/l "i" 0 4 31, +C4<01000>;
S_00000233582a9be0 .scope generate, "genblk1" "genblk1" 4 33, 4 33 0, S_00000233582aa860;
 .timescale 0 0;
S_00000233582aab80 .scope module, "F" "Full_adder" 4 36, 4 116 0, S_00000233582a9be0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "C_out";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "C_in";
L_00000233582bc570 .functor XOR 1, L_00000233582bb060, L_00000233582bbf60, C4<0>, C4<0>;
L_00000233582bcf80 .functor AND 1, L_00000233582bb060, L_00000233582bbf60, C4<1>, C4<1>;
L_00000233582bcc70 .functor XOR 1, L_00000233582bc570, L_00000233582bc000, C4<0>, C4<0>;
L_00000233582bc260 .functor AND 1, L_00000233582bc000, L_00000233582bc570, C4<1>, C4<1>;
L_00000233582bc180 .functor OR 1, L_00000233582bc260, L_00000233582bcf80, C4<0>, C4<0>;
v00000233581ac0a0_0 .net "A", 0 0, L_00000233582bb060;  1 drivers
v00000233581abba0_0 .net "B", 0 0, L_00000233582bbf60;  1 drivers
v00000233581ac1e0_0 .net "C_in", 0 0, L_00000233582bc000;  1 drivers
v00000233581abc40_0 .net "C_out", 0 0, L_00000233582bc180;  1 drivers
v00000233581ab7e0_0 .net "N1", 0 0, L_00000233582bc570;  1 drivers
v00000233581acc80_0 .net "N2", 0 0, L_00000233582bcf80;  1 drivers
v00000233581acf00_0 .net "N3", 0 0, L_00000233582bc260;  1 drivers
v00000233581ac280_0 .net "sum", 0 0, L_00000233582bcc70;  1 drivers
S_00000233582a9730 .scope generate, "genblk1[9]" "genblk1[9]" 4 31, 4 31 0, S_000002335829e670;
 .timescale 0 0;
P_000002335815e5d0 .param/l "i" 0 4 31, +C4<01001>;
S_00000233582a9d70 .scope generate, "genblk1" "genblk1" 4 33, 4 33 0, S_00000233582a9730;
 .timescale 0 0;
S_00000233582a9f00 .scope module, "F" "Full_adder" 4 36, 4 116 0, S_00000233582a9d70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "C_out";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "C_in";
L_00000233582bcb90 .functor XOR 1, L_00000233582bb740, L_00000233582baa20, C4<0>, C4<0>;
L_00000233582bcc00 .functor AND 1, L_00000233582bb740, L_00000233582baa20, C4<1>, C4<1>;
L_00000233582bcf10 .functor XOR 1, L_00000233582bcb90, L_00000233582bb7e0, C4<0>, C4<0>;
L_00000233582bc960 .functor AND 1, L_00000233582bb7e0, L_00000233582bcb90, C4<1>, C4<1>;
L_00000233582bcea0 .functor OR 1, L_00000233582bc960, L_00000233582bcc00, C4<0>, C4<0>;
v00000233581ac320_0 .net "A", 0 0, L_00000233582bb740;  1 drivers
v00000233581ac3c0_0 .net "B", 0 0, L_00000233582baa20;  1 drivers
v00000233581ac8c0_0 .net "C_in", 0 0, L_00000233582bb7e0;  1 drivers
v00000233581ac500_0 .net "C_out", 0 0, L_00000233582bcea0;  1 drivers
v00000233581aba60_0 .net "N1", 0 0, L_00000233582bcb90;  1 drivers
v00000233581aca00_0 .net "N2", 0 0, L_00000233582bcc00;  1 drivers
v00000233581acd20_0 .net "N3", 0 0, L_00000233582bc960;  1 drivers
v00000233581ab420_0 .net "sum", 0 0, L_00000233582bcf10;  1 drivers
S_00000233582aad10 .scope generate, "genblk1[10]" "genblk1[10]" 4 31, 4 31 0, S_000002335829e670;
 .timescale 0 0;
P_000002335815eb50 .param/l "i" 0 4 31, +C4<01010>;
S_00000233582aaea0 .scope generate, "genblk1" "genblk1" 4 33, 4 33 0, S_00000233582aad10;
 .timescale 0 0;
S_00000233582aa090 .scope module, "F" "Full_adder" 4 36, 4 116 0, S_00000233582aaea0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "C_out";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "C_in";
L_00000233582bc6c0 .functor XOR 1, L_00000233582bb920, L_00000233582baac0, C4<0>, C4<0>;
L_00000233582bc9d0 .functor AND 1, L_00000233582bb920, L_00000233582baac0, C4<1>, C4<1>;
L_00000233582bc490 .functor XOR 1, L_00000233582bc6c0, L_00000233582bab60, C4<0>, C4<0>;
L_00000233582bc340 .functor AND 1, L_00000233582bab60, L_00000233582bc6c0, C4<1>, C4<1>;
L_00000233582bcb20 .functor OR 1, L_00000233582bc340, L_00000233582bc9d0, C4<0>, C4<0>;
v00000233581acaa0_0 .net "A", 0 0, L_00000233582bb920;  1 drivers
v00000233581ab880_0 .net "B", 0 0, L_00000233582baac0;  1 drivers
v00000233581acb40_0 .net "C_in", 0 0, L_00000233582bab60;  1 drivers
v00000233581ab1a0_0 .net "C_out", 0 0, L_00000233582bcb20;  1 drivers
v00000233581ab240_0 .net "N1", 0 0, L_00000233582bc6c0;  1 drivers
v00000233582ab100_0 .net "N2", 0 0, L_00000233582bc9d0;  1 drivers
v00000233582ab600_0 .net "N3", 0 0, L_00000233582bc340;  1 drivers
v00000233582abec0_0 .net "sum", 0 0, L_00000233582bc490;  1 drivers
S_00000233582aa220 .scope generate, "genblk1[11]" "genblk1[11]" 4 31, 4 31 0, S_000002335829e670;
 .timescale 0 0;
P_000002335815eb90 .param/l "i" 0 4 31, +C4<01011>;
S_00000233582aa3b0 .scope generate, "genblk1" "genblk1" 4 33, 4 33 0, S_00000233582aa220;
 .timescale 0 0;
S_00000233582a90f0 .scope module, "F" "Full_adder" 4 36, 4 116 0, S_00000233582aa3b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "C_out";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "C_in";
L_00000233582bc3b0 .functor XOR 1, L_00000233582bb880, L_00000233582bac00, C4<0>, C4<0>;
L_00000233582bca40 .functor AND 1, L_00000233582bb880, L_00000233582bac00, C4<1>, C4<1>;
L_00000233582bd060 .functor XOR 1, L_00000233582bc3b0, L_00000233582baca0, C4<0>, C4<0>;
L_00000233582bc420 .functor AND 1, L_00000233582baca0, L_00000233582bc3b0, C4<1>, C4<1>;
L_00000233582bcd50 .functor OR 1, L_00000233582bc420, L_00000233582bca40, C4<0>, C4<0>;
v00000233582acbe0_0 .net "A", 0 0, L_00000233582bb880;  1 drivers
v00000233582ab1a0_0 .net "B", 0 0, L_00000233582bac00;  1 drivers
v00000233582ac140_0 .net "C_in", 0 0, L_00000233582baca0;  1 drivers
v00000233582ac640_0 .net "C_out", 0 0, L_00000233582bcd50;  1 drivers
v00000233582ab240_0 .net "N1", 0 0, L_00000233582bc3b0;  1 drivers
v00000233582ac780_0 .net "N2", 0 0, L_00000233582bca40;  1 drivers
v00000233582ac6e0_0 .net "N3", 0 0, L_00000233582bc420;  1 drivers
v00000233582aca00_0 .net "sum", 0 0, L_00000233582bd060;  1 drivers
S_00000233582aa540 .scope generate, "genblk1[12]" "genblk1[12]" 4 31, 4 31 0, S_000002335829e670;
 .timescale 0 0;
P_000002335815f010 .param/l "i" 0 4 31, +C4<01100>;
S_00000233582a9280 .scope generate, "genblk1" "genblk1" 4 33, 4 33 0, S_00000233582aa540;
 .timescale 0 0;
S_00000233582a9410 .scope module, "F" "Full_adder" 4 36, 4 116 0, S_00000233582a9280;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "C_out";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "C_in";
L_00000233582bcdc0 .functor XOR 1, L_00000233582bb240, L_00000233582bb100, C4<0>, C4<0>;
L_00000233582bc500 .functor AND 1, L_00000233582bb240, L_00000233582bb100, C4<1>, C4<1>;
L_00000233582bff30 .functor XOR 1, L_00000233582bcdc0, L_00000233582bb2e0, C4<0>, C4<0>;
L_00000233582bffa0 .functor AND 1, L_00000233582bb2e0, L_00000233582bcdc0, C4<1>, C4<1>;
L_00000233582bfec0 .functor OR 1, L_00000233582bffa0, L_00000233582bc500, C4<0>, C4<0>;
v00000233582ac000_0 .net "A", 0 0, L_00000233582bb240;  1 drivers
v00000233582abb00_0 .net "B", 0 0, L_00000233582bb100;  1 drivers
v00000233582ac5a0_0 .net "C_in", 0 0, L_00000233582bb2e0;  1 drivers
v00000233582acfa0_0 .net "C_out", 0 0, L_00000233582bfec0;  1 drivers
v00000233582abd80_0 .net "N1", 0 0, L_00000233582bcdc0;  1 drivers
v00000233582acaa0_0 .net "N2", 0 0, L_00000233582bc500;  1 drivers
v00000233582ac8c0_0 .net "N3", 0 0, L_00000233582bffa0;  1 drivers
v00000233582ab4c0_0 .net "sum", 0 0, L_00000233582bff30;  1 drivers
S_00000233582a95a0 .scope generate, "genblk1[13]" "genblk1[13]" 4 31, 4 31 0, S_000002335829e670;
 .timescale 0 0;
P_000002335815e510 .param/l "i" 0 4 31, +C4<01101>;
S_00000233582a98c0 .scope generate, "genblk1" "genblk1" 4 33, 4 33 0, S_00000233582a95a0;
 .timescale 0 0;
S_00000233582ae880 .scope module, "F" "Full_adder" 4 36, 4 116 0, S_00000233582a98c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "C_out";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "C_in";
L_00000233582c0080 .functor XOR 1, L_00000233582bade0, L_00000233582bae80, C4<0>, C4<0>;
L_00000233582bfd70 .functor AND 1, L_00000233582bade0, L_00000233582bae80, C4<1>, C4<1>;
L_00000233582bfc90 .functor XOR 1, L_00000233582c0080, L_00000233582baf20, C4<0>, C4<0>;
L_00000233582c0010 .functor AND 1, L_00000233582baf20, L_00000233582c0080, C4<1>, C4<1>;
L_00000233582bf1a0 .functor OR 1, L_00000233582c0010, L_00000233582bfd70, C4<0>, C4<0>;
v00000233582ac820_0 .net "A", 0 0, L_00000233582bade0;  1 drivers
v00000233582acb40_0 .net "B", 0 0, L_00000233582bae80;  1 drivers
v00000233582ac960_0 .net "C_in", 0 0, L_00000233582baf20;  1 drivers
v00000233582abce0_0 .net "C_out", 0 0, L_00000233582bf1a0;  1 drivers
v00000233582acc80_0 .net "N1", 0 0, L_00000233582c0080;  1 drivers
v00000233582ac280_0 .net "N2", 0 0, L_00000233582bfd70;  1 drivers
v00000233582acd20_0 .net "N3", 0 0, L_00000233582c0010;  1 drivers
v00000233582ab7e0_0 .net "sum", 0 0, L_00000233582bfc90;  1 drivers
S_00000233582adf20 .scope generate, "genblk1[14]" "genblk1[14]" 4 31, 4 31 0, S_000002335829e670;
 .timescale 0 0;
P_000002335815f190 .param/l "i" 0 4 31, +C4<01110>;
S_00000233582ada70 .scope generate, "genblk1" "genblk1" 4 33, 4 33 0, S_00000233582adf20;
 .timescale 0 0;
S_00000233582ae0b0 .scope module, "F" "Full_adder" 4 36, 4 116 0, S_00000233582ada70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "C_out";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "C_in";
L_00000233582bf670 .functor XOR 1, L_00000233582bafc0, L_00000233582b9120, C4<0>, C4<0>;
L_00000233582bf6e0 .functor AND 1, L_00000233582bafc0, L_00000233582b9120, C4<1>, C4<1>;
L_00000233582bf520 .functor XOR 1, L_00000233582bf670, L_00000233582b9760, C4<0>, C4<0>;
L_00000233582bfd00 .functor AND 1, L_00000233582b9760, L_00000233582bf670, C4<1>, C4<1>;
L_00000233582bf910 .functor OR 1, L_00000233582bfd00, L_00000233582bf6e0, C4<0>, C4<0>;
v00000233582acdc0_0 .net "A", 0 0, L_00000233582bafc0;  1 drivers
v00000233582ace60_0 .net "B", 0 0, L_00000233582b9120;  1 drivers
v00000233582acf00_0 .net "C_in", 0 0, L_00000233582b9760;  1 drivers
v00000233582ac3c0_0 .net "C_out", 0 0, L_00000233582bf910;  1 drivers
v00000233582abba0_0 .net "N1", 0 0, L_00000233582bf670;  1 drivers
v00000233582abc40_0 .net "N2", 0 0, L_00000233582bf6e0;  1 drivers
v00000233582ac320_0 .net "N3", 0 0, L_00000233582bfd00;  1 drivers
v00000233582aba60_0 .net "sum", 0 0, L_00000233582bf520;  1 drivers
S_00000233582adc00 .scope generate, "genblk1[15]" "genblk1[15]" 4 31, 4 31 0, S_000002335829e670;
 .timescale 0 0;
P_000002335815f1d0 .param/l "i" 0 4 31, +C4<01111>;
S_00000233582ae6f0 .scope generate, "genblk1" "genblk1" 4 33, 4 33 0, S_00000233582adc00;
 .timescale 0 0;
S_00000233582aea10 .scope module, "F" "Full_adder" 4 36, 4 116 0, S_00000233582ae6f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "C_out";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "C_in";
L_00000233582bf280 .functor XOR 1, L_00000233582b9e40, L_00000233582b8540, C4<0>, C4<0>;
L_00000233582bf980 .functor AND 1, L_00000233582b9e40, L_00000233582b8540, C4<1>, C4<1>;
L_00000233582bf210 .functor XOR 1, L_00000233582bf280, L_00000233582b9080, C4<0>, C4<0>;
L_00000233582bf9f0 .functor AND 1, L_00000233582b9080, L_00000233582bf280, C4<1>, C4<1>;
L_00000233582bfde0 .functor OR 1, L_00000233582bf9f0, L_00000233582bf980, C4<0>, C4<0>;
v00000233582abe20_0 .net "A", 0 0, L_00000233582b9e40;  1 drivers
v00000233582ab2e0_0 .net "B", 0 0, L_00000233582b8540;  1 drivers
v00000233582ac460_0 .net "C_in", 0 0, L_00000233582b9080;  1 drivers
v00000233582abf60_0 .net "C_out", 0 0, L_00000233582bfde0;  1 drivers
v00000233582ac0a0_0 .net "N1", 0 0, L_00000233582bf280;  1 drivers
v00000233582ac1e0_0 .net "N2", 0 0, L_00000233582bf980;  1 drivers
v00000233582ab380_0 .net "N3", 0 0, L_00000233582bf9f0;  1 drivers
v00000233582ab420_0 .net "sum", 0 0, L_00000233582bf210;  1 drivers
S_00000233582ae240 .scope generate, "genblk1[16]" "genblk1[16]" 4 31, 4 31 0, S_000002335829e670;
 .timescale 0 0;
P_000002335815e490 .param/l "i" 0 4 31, +C4<010000>;
S_00000233582ad110 .scope generate, "genblk1" "genblk1" 4 33, 4 33 0, S_00000233582ae240;
 .timescale 0 0;
S_00000233582ad2a0 .scope module, "F" "Full_adder" 4 36, 4 116 0, S_00000233582ad110;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "C_out";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "C_in";
L_00000233582bf830 .functor XOR 1, L_00000233582b9da0, L_00000233582b8a40, C4<0>, C4<0>;
L_00000233582bfa60 .functor AND 1, L_00000233582b9da0, L_00000233582b8a40, C4<1>, C4<1>;
L_00000233582bfad0 .functor XOR 1, L_00000233582bf830, L_00000233582b98a0, C4<0>, C4<0>;
L_00000233582bf590 .functor AND 1, L_00000233582b98a0, L_00000233582bf830, C4<1>, C4<1>;
L_00000233582bf2f0 .functor OR 1, L_00000233582bf590, L_00000233582bfa60, C4<0>, C4<0>;
v00000233582ac500_0 .net "A", 0 0, L_00000233582b9da0;  1 drivers
v00000233582ab560_0 .net "B", 0 0, L_00000233582b8a40;  1 drivers
v00000233582ab6a0_0 .net "C_in", 0 0, L_00000233582b98a0;  1 drivers
v00000233582ab920_0 .net "C_out", 0 0, L_00000233582bf2f0;  1 drivers
v00000233582ab740_0 .net "N1", 0 0, L_00000233582bf830;  1 drivers
v00000233582ab880_0 .net "N2", 0 0, L_00000233582bfa60;  1 drivers
v00000233582ab9c0_0 .net "N3", 0 0, L_00000233582bf590;  1 drivers
v00000233582b30e0_0 .net "sum", 0 0, L_00000233582bfad0;  1 drivers
S_00000233582ae3d0 .scope generate, "genblk1[17]" "genblk1[17]" 4 31, 4 31 0, S_000002335829e670;
 .timescale 0 0;
P_000002335815e550 .param/l "i" 0 4 31, +C4<010001>;
S_00000233582add90 .scope generate, "genblk1" "genblk1" 4 33, 4 33 0, S_00000233582ae3d0;
 .timescale 0 0;
S_00000233582ae560 .scope module, "F" "Full_adder" 4 36, 4 116 0, S_00000233582add90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "C_out";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "C_in";
L_00000233582bf360 .functor XOR 1, L_00000233582b8f40, L_00000233582b9940, C4<0>, C4<0>;
L_00000233582bfb40 .functor AND 1, L_00000233582b8f40, L_00000233582b9940, C4<1>, C4<1>;
L_00000233582bf3d0 .functor XOR 1, L_00000233582bf360, L_00000233582b8900, C4<0>, C4<0>;
L_00000233582bf440 .functor AND 1, L_00000233582b8900, L_00000233582bf360, C4<1>, C4<1>;
L_00000233582bfbb0 .functor OR 1, L_00000233582bf440, L_00000233582bfb40, C4<0>, C4<0>;
v00000233582b2820_0 .net "A", 0 0, L_00000233582b8f40;  1 drivers
v00000233582b3180_0 .net "B", 0 0, L_00000233582b9940;  1 drivers
v00000233582b3220_0 .net "C_in", 0 0, L_00000233582b8900;  1 drivers
v00000233582b2e60_0 .net "C_out", 0 0, L_00000233582bfbb0;  1 drivers
v00000233582b2fa0_0 .net "N1", 0 0, L_00000233582bf360;  1 drivers
v00000233582b2a00_0 .net "N2", 0 0, L_00000233582bfb40;  1 drivers
v00000233582b3860_0 .net "N3", 0 0, L_00000233582bf440;  1 drivers
v00000233582b3900_0 .net "sum", 0 0, L_00000233582bf3d0;  1 drivers
S_00000233582aeba0 .scope generate, "genblk1[18]" "genblk1[18]" 4 31, 4 31 0, S_000002335829e670;
 .timescale 0 0;
P_000002335815ec10 .param/l "i" 0 4 31, +C4<010010>;
S_00000233582aed30 .scope generate, "genblk1" "genblk1" 4 33, 4 33 0, S_00000233582aeba0;
 .timescale 0 0;
S_00000233582ad430 .scope module, "F" "Full_adder" 4 36, 4 116 0, S_00000233582aed30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "C_out";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "C_in";
L_00000233582bf4b0 .functor XOR 1, L_00000233582b8d60, L_00000233582b84a0, C4<0>, C4<0>;
L_00000233582bfe50 .functor AND 1, L_00000233582b8d60, L_00000233582b84a0, C4<1>, C4<1>;
L_00000233582bf600 .functor XOR 1, L_00000233582bf4b0, L_00000233582ba480, C4<0>, C4<0>;
L_00000233582bf750 .functor AND 1, L_00000233582ba480, L_00000233582bf4b0, C4<1>, C4<1>;
L_00000233582bf7c0 .functor OR 1, L_00000233582bf750, L_00000233582bfe50, C4<0>, C4<0>;
v00000233582b3540_0 .net "A", 0 0, L_00000233582b8d60;  1 drivers
v00000233582b39a0_0 .net "B", 0 0, L_00000233582b84a0;  1 drivers
v00000233582b2320_0 .net "C_in", 0 0, L_00000233582ba480;  1 drivers
v00000233582b3a40_0 .net "C_out", 0 0, L_00000233582bf7c0;  1 drivers
v00000233582b2640_0 .net "N1", 0 0, L_00000233582bf4b0;  1 drivers
v00000233582b2140_0 .net "N2", 0 0, L_00000233582bfe50;  1 drivers
v00000233582b3680_0 .net "N3", 0 0, L_00000233582bf750;  1 drivers
v00000233582b2dc0_0 .net "sum", 0 0, L_00000233582bf600;  1 drivers
S_00000233582aeec0 .scope generate, "genblk1[19]" "genblk1[19]" 4 31, 4 31 0, S_000002335829e670;
 .timescale 0 0;
P_000002335815ed50 .param/l "i" 0 4 31, +C4<010011>;
S_00000233582ad5c0 .scope generate, "genblk1" "genblk1" 4 33, 4 33 0, S_00000233582aeec0;
 .timescale 0 0;
S_00000233582ad750 .scope module, "F" "Full_adder" 4 36, 4 116 0, S_00000233582ad5c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "C_out";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "C_in";
L_00000233582bf8a0 .functor XOR 1, L_00000233582ba7a0, L_00000233582b96c0, C4<0>, C4<0>;
L_00000233582bfc20 .functor AND 1, L_00000233582ba7a0, L_00000233582b96c0, C4<1>, C4<1>;
L_00000233581ad700 .functor XOR 1, L_00000233582bf8a0, L_00000233582ba2a0, C4<0>, C4<0>;
L_00000233581ad9a0 .functor AND 1, L_00000233582ba2a0, L_00000233582bf8a0, C4<1>, C4<1>;
L_00000233581ad1c0 .functor OR 1, L_00000233581ad9a0, L_00000233582bfc20, C4<0>, C4<0>;
v00000233582b3ea0_0 .net "A", 0 0, L_00000233582ba7a0;  1 drivers
v00000233582b3ae0_0 .net "B", 0 0, L_00000233582b96c0;  1 drivers
v00000233582b37c0_0 .net "C_in", 0 0, L_00000233582ba2a0;  1 drivers
v00000233582b23c0_0 .net "C_out", 0 0, L_00000233581ad1c0;  1 drivers
v00000233582b26e0_0 .net "N1", 0 0, L_00000233582bf8a0;  1 drivers
v00000233582b3b80_0 .net "N2", 0 0, L_00000233582bfc20;  1 drivers
v00000233582b3720_0 .net "N3", 0 0, L_00000233581ad9a0;  1 drivers
v00000233582b25a0_0 .net "sum", 0 0, L_00000233581ad700;  1 drivers
S_00000233582ad8e0 .scope generate, "genblk1[20]" "genblk1[20]" 4 31, 4 31 0, S_000002335829e670;
 .timescale 0 0;
P_000002335815e590 .param/l "i" 0 4 31, +C4<010100>;
S_00000233582b5730 .scope generate, "genblk1" "genblk1" 4 33, 4 33 0, S_00000233582ad8e0;
 .timescale 0 0;
S_00000233582b5d70 .scope module, "F" "Full_adder" 4 36, 4 116 0, S_00000233582b5730;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "C_out";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "C_in";
L_00000233581ad620 .functor XOR 1, L_00000233582b9c60, L_00000233582b99e0, C4<0>, C4<0>;
L_00000233581adc40 .functor AND 1, L_00000233582b9c60, L_00000233582b99e0, C4<1>, C4<1>;
L_00000233581ad850 .functor XOR 1, L_00000233581ad620, L_00000233582b91c0, C4<0>, C4<0>;
L_00000233581ad540 .functor AND 1, L_00000233582b91c0, L_00000233581ad620, C4<1>, C4<1>;
L_00000233581adcb0 .functor OR 1, L_00000233581ad540, L_00000233581adc40, C4<0>, C4<0>;
v00000233582b2b40_0 .net "A", 0 0, L_00000233582b9c60;  1 drivers
v00000233582b3e00_0 .net "B", 0 0, L_00000233582b99e0;  1 drivers
v00000233582b3360_0 .net "C_in", 0 0, L_00000233582b91c0;  1 drivers
v00000233582b3c20_0 .net "C_out", 0 0, L_00000233581adcb0;  1 drivers
v00000233582b2780_0 .net "N1", 0 0, L_00000233581ad620;  1 drivers
v00000233582b2280_0 .net "N2", 0 0, L_00000233581adc40;  1 drivers
v00000233582b28c0_0 .net "N3", 0 0, L_00000233581ad540;  1 drivers
v00000233582b2be0_0 .net "sum", 0 0, L_00000233581ad850;  1 drivers
S_00000233582b4ab0 .scope generate, "genblk1[21]" "genblk1[21]" 4 31, 4 31 0, S_000002335829e670;
 .timescale 0 0;
P_000002335815ec50 .param/l "i" 0 4 31, +C4<010101>;
S_00000233582b5a50 .scope generate, "genblk1" "genblk1" 4 33, 4 33 0, S_00000233582b4ab0;
 .timescale 0 0;
S_00000233582b58c0 .scope module, "F" "Full_adder" 4 36, 4 116 0, S_00000233582b5a50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "C_out";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "C_in";
L_00000233581ad460 .functor XOR 1, L_00000233582b9ee0, L_00000233582ba5c0, C4<0>, C4<0>;
L_00000233581ada10 .functor AND 1, L_00000233582b9ee0, L_00000233582ba5c0, C4<1>, C4<1>;
L_00000233581ad230 .functor XOR 1, L_00000233581ad460, L_00000233582b85e0, C4<0>, C4<0>;
L_00000233581ada80 .functor AND 1, L_00000233582b85e0, L_00000233581ad460, C4<1>, C4<1>;
L_00000233581ad2a0 .functor OR 1, L_00000233581ada80, L_00000233581ada10, C4<0>, C4<0>;
v00000233582b2f00_0 .net "A", 0 0, L_00000233582b9ee0;  1 drivers
v00000233582b2460_0 .net "B", 0 0, L_00000233582ba5c0;  1 drivers
v00000233582b3040_0 .net "C_in", 0 0, L_00000233582b85e0;  1 drivers
v00000233582b32c0_0 .net "C_out", 0 0, L_00000233581ad2a0;  1 drivers
v00000233582b2960_0 .net "N1", 0 0, L_00000233581ad460;  1 drivers
v00000233582b3400_0 .net "N2", 0 0, L_00000233581ada10;  1 drivers
v00000233582b3f40_0 .net "N3", 0 0, L_00000233581ada80;  1 drivers
v00000233582b2aa0_0 .net "sum", 0 0, L_00000233581ad230;  1 drivers
S_00000233582b5be0 .scope generate, "genblk1[22]" "genblk1[22]" 4 31, 4 31 0, S_000002335829e670;
 .timescale 0 0;
P_000002335815f050 .param/l "i" 0 4 31, +C4<010110>;
S_00000233582b42e0 .scope generate, "genblk1" "genblk1" 4 33, 4 33 0, S_00000233582b5be0;
 .timescale 0 0;
S_00000233582b5f00 .scope module, "F" "Full_adder" 4 36, 4 116 0, S_00000233582b42e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "C_out";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "C_in";
L_00000233581ad3f0 .functor XOR 1, L_00000233582b8680, L_00000233582ba660, C4<0>, C4<0>;
L_00000233581adaf0 .functor AND 1, L_00000233582b8680, L_00000233582ba660, C4<1>, C4<1>;
L_00000233581adf50 .functor XOR 1, L_00000233581ad3f0, L_00000233582b9a80, C4<0>, C4<0>;
L_00000233581add20 .functor AND 1, L_00000233582b9a80, L_00000233581ad3f0, C4<1>, C4<1>;
L_00000233581ad770 .functor OR 1, L_00000233581add20, L_00000233581adaf0, C4<0>, C4<0>;
v00000233582b34a0_0 .net "A", 0 0, L_00000233582b8680;  1 drivers
v00000233582b3cc0_0 .net "B", 0 0, L_00000233582ba660;  1 drivers
v00000233582b35e0_0 .net "C_in", 0 0, L_00000233582b9a80;  1 drivers
v00000233582b3d60_0 .net "C_out", 0 0, L_00000233581ad770;  1 drivers
v00000233582b3fe0_0 .net "N1", 0 0, L_00000233581ad3f0;  1 drivers
v00000233582b21e0_0 .net "N2", 0 0, L_00000233581adaf0;  1 drivers
v00000233582b2c80_0 .net "N3", 0 0, L_00000233581add20;  1 drivers
v00000233582b2500_0 .net "sum", 0 0, L_00000233581adf50;  1 drivers
S_00000233582b4150 .scope generate, "genblk1[23]" "genblk1[23]" 4 31, 4 31 0, S_000002335829e670;
 .timescale 0 0;
P_000002335815ec90 .param/l "i" 0 4 31, +C4<010111>;
S_00000233582b4f60 .scope generate, "genblk1" "genblk1" 4 33, 4 33 0, S_00000233582b4150;
 .timescale 0 0;
S_00000233582b4c40 .scope module, "F" "Full_adder" 4 36, 4 116 0, S_00000233582b4f60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "C_out";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "C_in";
L_00000233581ad4d0 .functor XOR 1, L_00000233582b94e0, L_00000233582b9260, C4<0>, C4<0>;
L_00000233581ad8c0 .functor AND 1, L_00000233582b94e0, L_00000233582b9260, C4<1>, C4<1>;
L_00000233581ad5b0 .functor XOR 1, L_00000233581ad4d0, L_00000233582b9300, C4<0>, C4<0>;
L_00000233581ad310 .functor AND 1, L_00000233582b9300, L_00000233581ad4d0, C4<1>, C4<1>;
L_00000233581ad380 .functor OR 1, L_00000233581ad310, L_00000233581ad8c0, C4<0>, C4<0>;
v00000233582b2d20_0 .net "A", 0 0, L_00000233582b94e0;  1 drivers
v00000233582b71a0_0 .net "B", 0 0, L_00000233582b9260;  1 drivers
v00000233582b79c0_0 .net "C_in", 0 0, L_00000233582b9300;  1 drivers
v00000233582b6b60_0 .net "C_out", 0 0, L_00000233581ad380;  1 drivers
v00000233582b7560_0 .net "N1", 0 0, L_00000233581ad4d0;  1 drivers
v00000233582b7a60_0 .net "N2", 0 0, L_00000233581ad8c0;  1 drivers
v00000233582b6c00_0 .net "N3", 0 0, L_00000233581ad310;  1 drivers
v00000233582b6160_0 .net "sum", 0 0, L_00000233581ad5b0;  1 drivers
S_00000233582b4600 .scope module, "man_Sum" "mantissa" 3 17, 4 82 0, S_0000023358165370;
 .timescale 0 0;
    .port_info 0 /OUTPUT 23 "mantis";
    .port_info 1 /INPUT 8 "exponent";
    .port_info 2 /INPUT 1 "a";
v00000233582b7b00_0 .net/real "a", 0 0, L_00000233582b9580;  alias, 1 drivers
v00000233582b6340_0 .var/i "count", 31 0;
v00000233582b67a0_0 .net "exponent", 7 0, v0000023358159de0_0;  alias, 1 drivers
v00000233582b7920_0 .var "mantis", 22 0;
v00000233582b7ba0_0 .var "temp", 23 0;
v00000233582b7420_0 .var "temp_man", 22 0;
S_00000233582b4790 .scope module, "man_a" "mantissa" 3 15, 4 82 0, S_0000023358165370;
 .timescale 0 0;
    .port_info 0 /OUTPUT 23 "mantis";
    .port_info 1 /INPUT 8 "exponent";
    .port_info 2 /INPUT 1 "a";
v00000233582b7ce0_0 .net/real "a", 0 0, v00000233582b6f20_0;  alias, 1 drivers
v00000233582b7c40_0 .var/i "count", 31 0;
v00000233582b6660_0 .net "exponent", 7 0, v000002335815a240_0;  alias, 1 drivers
v00000233582b6ca0_0 .var "mantis", 22 0;
v00000233582b7240_0 .var "temp", 23 0;
v00000233582b7100_0 .var "temp_man", 22 0;
S_00000233582b4dd0 .scope module, "man_b" "mantissa" 3 16, 4 82 0, S_0000023358165370;
 .timescale 0 0;
    .port_info 0 /OUTPUT 23 "mantis";
    .port_info 1 /INPUT 8 "exponent";
    .port_info 2 /INPUT 1 "a";
v00000233582b7d80_0 .net/real "a", 0 0, v00000233582b8000_0;  alias, 1 drivers
v00000233582b7e20_0 .var/i "count", 31 0;
v00000233582b7ec0_0 .net "exponent", 7 0, v0000023358144f30_0;  alias, 1 drivers
v00000233582b7060_0 .var "mantis", 22 0;
v00000233582b6480_0 .var "temp", 23 0;
v00000233582b6e80_0 .var "temp_man", 22 0;
    .scope S_0000023358104af0;
T_0 ;
    %pushi/vec4 22, 0, 32;
    %store/vec4 v000002335815a420_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002335815a100_0, 0, 32;
    %end;
    .thread T_0, $init;
    .scope S_0000023358104af0;
T_1 ;
    %delay 5, 0;
    %load/real v0000023358159e80_0;
    %cvt/vr 24;
    %store/vec4 v000002335815a6a0_0, 0, 24;
    %load/vec4 v000002335815a6a0_0;
    %parti/s 1, 23, 6;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.0, 4;
    %pushi/real 0, 0; load 0.0
    %load/real v0000023358159e80_0;
    %sub/wr;
    %cvt/vr 24;
    %store/vec4 v000002335815a6a0_0, 0, 24;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002335815a600_0, 0, 1;
T_1.2 ;
    %load/vec4 v000002335815a6a0_0;
    %load/vec4 v000002335815a420_0;
    %part/s 1;
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz T_1.3, 4;
    %load/vec4 v000002335815a100_0;
    %addi 1, 0, 32;
    %store/vec4 v000002335815a100_0, 0, 32;
    %load/vec4 v000002335815a420_0;
    %subi 1, 0, 32;
    %store/vec4 v000002335815a420_0, 0, 32;
    %jmp T_1.2;
T_1.3 ;
    %jmp T_1.1;
T_1.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002335815a600_0, 0, 1;
T_1.4 ;
    %load/vec4 v000002335815a6a0_0;
    %load/vec4 v000002335815a420_0;
    %part/s 1;
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz T_1.5, 4;
    %load/vec4 v000002335815a100_0;
    %addi 1, 0, 32;
    %store/vec4 v000002335815a100_0, 0, 32;
    %load/vec4 v000002335815a420_0;
    %subi 1, 0, 32;
    %store/vec4 v000002335815a420_0, 0, 32;
    %jmp T_1.4;
T_1.5 ;
T_1.1 ;
    %load/real v0000023358159e80_0;
    %pushi/vec4 0, 0, 32;
    %cvt/rv/s;
    %cmp/wr;
    %flag_get/vec4 4;
    %flag_set/vec4 8;
    %jmp/0 T_1.6, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_1.7, 8;
T_1.6 ; End of true expr.
    %pushi/vec4 22, 0, 32;
    %load/vec4 v000002335815a100_0;
    %sub;
    %addi 127, 0, 32;
    %jmp/0 T_1.7, 8;
 ; End of false expr.
    %blend;
T_1.7;
    %pad/u 8;
    %store/vec4 v000002335815a240_0, 0, 8;
    %end;
    .thread T_1;
    .scope S_000002335829e4e0;
T_2 ;
    %pushi/vec4 22, 0, 32;
    %store/vec4 v0000023358145430_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002335815a880_0, 0, 32;
    %end;
    .thread T_2, $init;
    .scope S_000002335829e4e0;
T_3 ;
    %delay 5, 0;
    %load/real v000002335815a740_0;
    %cvt/vr 24;
    %store/vec4 v00000233581448f0_0, 0, 24;
    %load/vec4 v00000233581448f0_0;
    %parti/s 1, 23, 6;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_3.0, 4;
    %pushi/real 0, 0; load 0.0
    %load/real v000002335815a740_0;
    %sub/wr;
    %cvt/vr 24;
    %store/vec4 v00000233581448f0_0, 0, 24;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023358145a70_0, 0, 1;
T_3.2 ;
    %load/vec4 v00000233581448f0_0;
    %load/vec4 v0000023358145430_0;
    %part/s 1;
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz T_3.3, 4;
    %load/vec4 v000002335815a880_0;
    %addi 1, 0, 32;
    %store/vec4 v000002335815a880_0, 0, 32;
    %load/vec4 v0000023358145430_0;
    %subi 1, 0, 32;
    %store/vec4 v0000023358145430_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023358145a70_0, 0, 1;
T_3.4 ;
    %load/vec4 v00000233581448f0_0;
    %load/vec4 v0000023358145430_0;
    %part/s 1;
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz T_3.5, 4;
    %load/vec4 v000002335815a880_0;
    %addi 1, 0, 32;
    %store/vec4 v000002335815a880_0, 0, 32;
    %load/vec4 v0000023358145430_0;
    %subi 1, 0, 32;
    %store/vec4 v0000023358145430_0, 0, 32;
    %jmp T_3.4;
T_3.5 ;
T_3.1 ;
    %load/real v000002335815a740_0;
    %pushi/vec4 0, 0, 32;
    %cvt/rv/s;
    %cmp/wr;
    %flag_get/vec4 4;
    %flag_set/vec4 8;
    %jmp/0 T_3.6, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_3.7, 8;
T_3.6 ; End of true expr.
    %pushi/vec4 22, 0, 32;
    %load/vec4 v000002335815a880_0;
    %sub;
    %addi 127, 0, 32;
    %jmp/0 T_3.7, 8;
 ; End of false expr.
    %blend;
T_3.7;
    %pad/u 8;
    %store/vec4 v0000023358144f30_0, 0, 8;
    %end;
    .thread T_3;
    .scope S_0000023358104960;
T_4 ;
    %pushi/vec4 22, 0, 32;
    %store/vec4 v0000023358159700_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000023358159660_0, 0, 32;
    %end;
    .thread T_4, $init;
    .scope S_0000023358104960;
T_5 ;
    %delay 5, 0;
    %load/real v00000233581598e0_0;
    %cvt/vr 24;
    %store/vec4 v0000023358159840_0, 0, 24;
    %load/vec4 v0000023358159840_0;
    %parti/s 1, 23, 6;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %pushi/real 0, 0; load 0.0
    %load/real v00000233581598e0_0;
    %sub/wr;
    %cvt/vr 24;
    %store/vec4 v0000023358159840_0, 0, 24;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000233581597a0_0, 0, 1;
T_5.2 ;
    %load/vec4 v0000023358159840_0;
    %load/vec4 v0000023358159700_0;
    %part/s 1;
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz T_5.3, 4;
    %load/vec4 v0000023358159660_0;
    %addi 1, 0, 32;
    %store/vec4 v0000023358159660_0, 0, 32;
    %load/vec4 v0000023358159700_0;
    %subi 1, 0, 32;
    %store/vec4 v0000023358159700_0, 0, 32;
    %jmp T_5.2;
T_5.3 ;
    %jmp T_5.1;
T_5.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000233581597a0_0, 0, 1;
T_5.4 ;
    %load/vec4 v0000023358159840_0;
    %load/vec4 v0000023358159700_0;
    %part/s 1;
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz T_5.5, 4;
    %load/vec4 v0000023358159660_0;
    %addi 1, 0, 32;
    %store/vec4 v0000023358159660_0, 0, 32;
    %load/vec4 v0000023358159700_0;
    %subi 1, 0, 32;
    %store/vec4 v0000023358159700_0, 0, 32;
    %jmp T_5.4;
T_5.5 ;
T_5.1 ;
    %load/real v00000233581598e0_0;
    %pushi/vec4 0, 0, 32;
    %cvt/rv/s;
    %cmp/wr;
    %flag_get/vec4 4;
    %flag_set/vec4 8;
    %jmp/0 T_5.6, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_5.7, 8;
T_5.6 ; End of true expr.
    %pushi/vec4 22, 0, 32;
    %load/vec4 v0000023358159660_0;
    %sub;
    %addi 127, 0, 32;
    %jmp/0 T_5.7, 8;
 ; End of false expr.
    %blend;
T_5.7;
    %pad/u 8;
    %store/vec4 v0000023358159de0_0, 0, 8;
    %end;
    .thread T_5;
    .scope S_00000233582b4790;
T_6 ;
    %delay 10, 0;
    %load/real v00000233582b7ce0_0;
    %cvt/vr 24;
    %store/vec4 v00000233582b7240_0, 0, 24;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v00000233582b7100_0, 0, 23;
    %pushi/vec4 150, 0, 32;
    %load/vec4 v00000233582b6660_0;
    %pad/u 32;
    %sub;
    %store/vec4 v00000233582b7c40_0, 0, 32;
    %load/vec4 v00000233582b7240_0;
    %parti/s 1, 23, 6;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.0, 4;
    %load/vec4 v00000233582b7240_0;
    %parti/s 23, 0, 2;
    %store/vec4 v00000233582b7100_0, 0, 23;
    %load/vec4 v00000233582b7100_0;
    %pad/u 32;
    %pushi/vec4 2, 0, 32;
    %load/vec4 v00000233582b7c40_0;
    %pow/s;
    %mul;
    %pad/u 23;
    %store/vec4 v00000233582b6ca0_0, 0, 23;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v00000233582b7240_0;
    %inv;
    %pushi/vec4 1, 0, 24;
    %add;
    %store/vec4 v00000233582b7240_0, 0, 24;
    %load/vec4 v00000233582b7240_0;
    %parti/s 23, 0, 2;
    %store/vec4 v00000233582b7100_0, 0, 23;
    %load/vec4 v00000233582b7100_0;
    %pad/u 32;
    %pushi/vec4 2, 0, 32;
    %load/vec4 v00000233582b7c40_0;
    %pow/s;
    %mul;
    %pad/u 23;
    %store/vec4 v00000233582b6ca0_0, 0, 23;
T_6.1 ;
    %end;
    .thread T_6;
    .scope S_00000233582b4dd0;
T_7 ;
    %delay 10, 0;
    %load/real v00000233582b7d80_0;
    %cvt/vr 24;
    %store/vec4 v00000233582b6480_0, 0, 24;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v00000233582b6e80_0, 0, 23;
    %pushi/vec4 150, 0, 32;
    %load/vec4 v00000233582b7ec0_0;
    %pad/u 32;
    %sub;
    %store/vec4 v00000233582b7e20_0, 0, 32;
    %load/vec4 v00000233582b6480_0;
    %parti/s 1, 23, 6;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v00000233582b6480_0;
    %parti/s 23, 0, 2;
    %store/vec4 v00000233582b6e80_0, 0, 23;
    %load/vec4 v00000233582b6e80_0;
    %pad/u 32;
    %pushi/vec4 2, 0, 32;
    %load/vec4 v00000233582b7e20_0;
    %pow/s;
    %mul;
    %pad/u 23;
    %store/vec4 v00000233582b7060_0, 0, 23;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v00000233582b6480_0;
    %inv;
    %pushi/vec4 1, 0, 24;
    %add;
    %store/vec4 v00000233582b6480_0, 0, 24;
    %load/vec4 v00000233582b6480_0;
    %parti/s 23, 0, 2;
    %store/vec4 v00000233582b6e80_0, 0, 23;
    %load/vec4 v00000233582b6e80_0;
    %pad/u 32;
    %pushi/vec4 2, 0, 32;
    %load/vec4 v00000233582b7e20_0;
    %pow/s;
    %mul;
    %pad/u 23;
    %store/vec4 v00000233582b7060_0, 0, 23;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_00000233582b4600;
T_8 ;
    %delay 10, 0;
    %load/real v00000233582b7b00_0;
    %cvt/vr 24;
    %store/vec4 v00000233582b7ba0_0, 0, 24;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v00000233582b7420_0, 0, 23;
    %pushi/vec4 150, 0, 32;
    %load/vec4 v00000233582b67a0_0;
    %pad/u 32;
    %sub;
    %store/vec4 v00000233582b6340_0, 0, 32;
    %load/vec4 v00000233582b7ba0_0;
    %parti/s 1, 23, 6;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.0, 4;
    %load/vec4 v00000233582b7ba0_0;
    %parti/s 23, 0, 2;
    %store/vec4 v00000233582b7420_0, 0, 23;
    %load/vec4 v00000233582b7420_0;
    %pad/u 32;
    %pushi/vec4 2, 0, 32;
    %load/vec4 v00000233582b6340_0;
    %pow/s;
    %mul;
    %pad/u 23;
    %store/vec4 v00000233582b7920_0, 0, 23;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v00000233582b7ba0_0;
    %inv;
    %pushi/vec4 1, 0, 24;
    %add;
    %store/vec4 v00000233582b7ba0_0, 0, 24;
    %load/vec4 v00000233582b7ba0_0;
    %parti/s 23, 0, 2;
    %store/vec4 v00000233582b7420_0, 0, 23;
    %load/vec4 v00000233582b7420_0;
    %pad/u 32;
    %pushi/vec4 2, 0, 32;
    %load/vec4 v00000233582b6340_0;
    %pow/s;
    %mul;
    %pad/u 23;
    %store/vec4 v00000233582b7920_0, 0, 23;
T_8.1 ;
    %end;
    .thread T_8;
    .scope S_0000023358165370;
T_9 ;
    %pushi/real 1610612736, 4067; load=3.00000
    %store/real v00000233582b6f20_0;
    %pushi/real 1342177280, 20453; load=-10.0000
    %store/real v00000233582b8000_0;
    %delay 15, 0;
    %vpi_call/w 3 28 "$display", "A = ", v00000233582b6f20_0 {0 0 0};
    %vpi_call/w 3 29 "$display", "Sign_A = ", v00000233582b76a0_0 {0 0 0};
    %vpi_call/w 3 30 "$display", "Exponent of A = ", v00000233582b7380_0 {0 0 0};
    %vpi_call/w 3 31 "$display", "Mantissa of A = %b", v00000233582b62a0_0 {0 0 0};
    %vpi_call/w 3 33 "$display", " " {0 0 0};
    %vpi_call/w 3 34 "$display", "B = ", v00000233582b8000_0 {0 0 0};
    %vpi_call/w 3 35 "$display", "Sign_B = ", v00000233582b72e0_0 {0 0 0};
    %vpi_call/w 3 36 "$display", "Exponent of B = ", v00000233582b7880_0 {0 0 0};
    %vpi_call/w 3 37 "$display", "Mantissa of B = %b", v00000233582b6840_0 {0 0 0};
    %vpi_call/w 3 39 "$display", " " {0 0 0};
    %vpi_call/w 3 40 "$display", "Sign_Sum = ", v00000233582b65c0_0 {0 0 0};
    %vpi_call/w 3 41 "$display", "Exponent of Sum = ", v00000233582b7600_0 {0 0 0};
    %vpi_call/w 3 42 "$display", "Mantissa of Sum = %b", v00000233582b6520_0 {0 0 0};
    %end;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    ".\OG_Abstract_Adder_tb.sv";
    "./OG_Abstract_Adder.sv";
