<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml"><head><meta http-equiv="Content-Type" content="text/html; charset=utf-8" /><link rel="stylesheet" type="text/css" href="insn.css" /><meta name="generator" content="iform.xsl" /><title>UBFIZ -- A64</title></head><body><table align="center"><tr><td><div class="topbar"><a href="index.html">Base Instructions</a></div></td><td><div class="topbar"><a href="fpsimdindex.html">SIMD&amp;FP Instructions</a></div></td><td><div class="topbar"><a href="sveindex.html">SVE Instructions</a></div></td><td><div class="topbar"><a href="encodingindex.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="shared_pseudocode.html">Shared Pseudocode</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr /><h2 class="instruction-section">UBFIZ</h2><p class="desc">
      <p class="aml">Unsigned Bitfield Insert in Zeros copies a bitfield of &lt;width&gt; bits from the least significant bits of the source register to bit position &lt;lsb&gt; of the destination register, setting the destination bits above and below the bitfield to zero.</p>
    </p><p class="desc">
        This is an alias of
        <a href="ubfm.html">UBFM</a>.
        This means:
        <ul><li>
            The encodings in this description are named to match the encodings of 
            <a href="ubfm.html">UBFM</a>.
          </li><li>
            The description of 
            <a href="ubfm.html">UBFM</a>
            gives the operational pseudocode for this instruction.
          </li></ul></p>
    <p class="desc"></p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr">sf</td><td class="l">1</td><td class="r">0</td><td class="l">1</td><td>0</td><td>0</td><td>1</td><td>1</td><td class="r">0</td><td class="lr">N</td><td colspan="6" class="lr">immr</td><td colspan="6" class="lr">imms</td><td colspan="5" class="lr">Rn</td><td colspan="5" class="lr">Rd</td></tr><tr class="secondrow"><td></td><td colspan="2" class="droppedname">opc</td><td colspan="6"></td><td></td><td colspan="6"></td><td colspan="6"></td><td colspan="5"></td><td colspan="5"></td></tr></tbody></table></div><div class="encoding"><h4 class="encoding">32-bit<span class="bitdiff"> (sf == 0 &amp;&amp; N == 0)</span></h4><p class="asm-code"><a name="UBFIZ_UBFM_32M_bitfield" id="UBFIZ_UBFM_32M_bitfield"></a>UBFIZ  <a href="#wd" title="32-bit general-purpose destination register (field &quot;Rd&quot;)">&lt;Wd&gt;</a>, <a href="#wn" title="32-bit general-purpose source register (field &quot;Rn&quot;)">&lt;Wn&gt;</a>, #<a href="#lsb" title="Bit number of lsb of the destination bitfield [0-31]">&lt;lsb&gt;</a>, #<a href="#width" title="Width of bitfield [1-32-&lt;lsb&gt;]">&lt;width&gt;</a></p><p class="equivto">
      is equivalent to
    </p>
          <p class="asm-code"><a href="ubfm.html#UBFM_32M_bitfield">UBFM</a> <a href="#wd" title="32-bit general-purpose destination register (field &quot;Rd&quot;)">&lt;Wd&gt;</a>, <a href="#wn" title="32-bit general-purpose source register (field &quot;Rn&quot;)">&lt;Wn&gt;</a>, #(-<a href="#lsb" title="Bit number of lsb of the destination bitfield [0-31]">&lt;lsb&gt;</a> MOD 32), #(<a href="#width" title="Width of bitfield [1-32-&lt;lsb&gt;]">&lt;width&gt;</a>-1)</p>
          <p class="equivto">
          and is the preferred disassembly when
          <span class="pseudocode">UInt(imms) &lt; UInt(immr)</span>.
        </p>
        </div><div class="encoding"><h4 class="encoding">64-bit<span class="bitdiff"> (sf == 1 &amp;&amp; N == 1)</span></h4><p class="asm-code"><a name="UBFIZ_UBFM_64M_bitfield" id="UBFIZ_UBFM_64M_bitfield"></a>UBFIZ  <a href="#xd" title="64-bit general-purpose destination register (field &quot;Rd&quot;)">&lt;Xd&gt;</a>, <a href="#xn" title="64-bit general-purpose source register (field &quot;Rn&quot;)">&lt;Xn&gt;</a>, #<a href="#lsb_2" title="Bit number of lsb of the destination bitfield [0-63]">&lt;lsb&gt;</a>, #<a href="#width_1" title="Width of bitfield [1-64-&lt;lsb&gt;]">&lt;width&gt;</a></p><p class="equivto">
      is equivalent to
    </p>
          <p class="asm-code"><a href="ubfm.html#UBFM_64M_bitfield">UBFM</a> <a href="#xd" title="64-bit general-purpose destination register (field &quot;Rd&quot;)">&lt;Xd&gt;</a>, <a href="#xn" title="64-bit general-purpose source register (field &quot;Rn&quot;)">&lt;Xn&gt;</a>, #(-<a href="#lsb_2" title="Bit number of lsb of the destination bitfield [0-63]">&lt;lsb&gt;</a> MOD 64), #(<a href="#width_1" title="Width of bitfield [1-64-&lt;lsb&gt;]">&lt;width&gt;</a>-1)</p>
          <p class="equivto">
          and is the preferred disassembly when
          <span class="pseudocode">UInt(imms) &lt; UInt(immr)</span>.
        </p>
        </div>
  <p class="encoding-notes"></p><h3 class="explanations">Assembler Symbols</h3><div class="explanations"><table><col class="asyn-l" /><col class="asyn-r" /><tr><td>&lt;Wd&gt;</td><td><a name="wd" id="wd"></a>
        
          <p class="aml">Is the 32-bit name of the general-purpose destination register, encoded in the "Rd" field.</p>
        
      </td></tr></table><table><col class="asyn-l" /><col class="asyn-r" /><tr><td>&lt;Wn&gt;</td><td><a name="wn" id="wn"></a>
        
          <p class="aml">Is the 32-bit name of the general-purpose source register, encoded in the "Rn" field.</p>
        
      </td></tr></table><table><col class="asyn-l" /><col class="asyn-r" /><tr><td>&lt;Xd&gt;</td><td><a name="xd" id="xd"></a>
        
          <p class="aml">Is the 64-bit name of the general-purpose destination register, encoded in the "Rd" field.</p>
        
      </td></tr></table><table><col class="asyn-l" /><col class="asyn-r" /><tr><td>&lt;Xn&gt;</td><td><a name="xn" id="xn"></a>
        
          <p class="aml">Is the 64-bit name of the general-purpose source register, encoded in the "Rn" field.</p>
        
      </td></tr></table><table><col class="asyn-l" /><col class="asyn-r" /><tr><td>&lt;lsb&gt;</td><td><a name="lsb" id="lsb"></a>
        
          
        
        
          <p class="aml">For the 32-bit variant: is the bit number of the lsb of the destination bitfield, in the range 0 to 31.</p>
        
      </td></tr><tr><td></td><td><a name="lsb_2" id="lsb_2"></a>
        
          
        
        
          <p class="aml">For the 64-bit variant: is the bit number of the lsb of the destination bitfield, in the range 0 to 63.</p>
        
      </td></tr></table><table><col class="asyn-l" /><col class="asyn-r" /><tr><td>&lt;width&gt;</td><td><a name="width" id="width"></a>
        
          
        
        
          <p class="aml">For the 32-bit variant: is the width of the bitfield, in the range 1 to 32-&lt;lsb&gt;.</p>
        
      </td></tr><tr><td></td><td><a name="width_1" id="width_1"></a>
        
          
        
        
          <p class="aml">For the 64-bit variant: is the width of the bitfield, in the range 1 to 64-&lt;lsb&gt;.</p>
        
      </td></tr></table></div><p class="syntax-notes"></p><div class="alias_ps_section"><h3 class="pseudocode">Operation</h3><p>The description of 
        <a href="ubfm.html">UBFM</a> 
        gives the operational pseudocode for this instruction.</p></div><h3>Operational information</h3>
    <p class="aml">If PSTATE.DIT is 1:</p>
    <ul>
      <li>The execution time of this instruction is independent of:<ul><li>The values of the data supplied in any of its registers.</li><li>The values of the NZCV flags.</li></ul></li>
      <li>The response of this instruction to asynchronous exceptions does not vary based on:<ul><li>The values of the data supplied in any of its registers.</li><li>The values of the NZCV flags.</li></ul></li>
    </ul>
  <hr /><table align="center"><tr><td><div class="topbar"><a href="index.html">Base Instructions</a></div></td><td><div class="topbar"><a href="fpsimdindex.html">SIMD&amp;FP Instructions</a></div></td><td><div class="topbar"><a href="sveindex.html">SVE Instructions</a></div></td><td><div class="topbar"><a href="encodingindex.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="shared_pseudocode.html">Shared Pseudocode</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions">
      Internal version only: isa v32.13, AdvSIMD v29.05, pseudocode v2020-12, sve v2020-12
      ; Build timestamp: 2020-12-16T16:19
    </p><p class="copyconf">
      Copyright Â© 2010-2020 Arm Limited or its affiliates. All rights reserved.
      This document is Non-Confidential.
    </p></body></html>
