#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Fri Jun  3 11:31:13 2022
# Process ID: 24184
# Current directory: C:/Users/Elite/Desktop/1/VerilogLab3
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent19660 C:\Users\Elite\Desktop\1\VerilogLab3\VerilogLab3.xpr
# Log file: C:/Users/Elite/Desktop/1/VerilogLab3/vivado.log
# Journal file: C:/Users/Elite/Desktop/1/VerilogLab3\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Elite/Desktop/1/VerilogLab3/VerilogLab3.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/User/Desktop/Verilog_Labs/VerilogLab3' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:19 ; elapsed = 00:00:14 . Memory (MB): peak = 857.188 ; gain = 126.180
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 4
[Fri Jun  3 11:32:58 2022] Launched synth_1...
Run output will be captured here: C:/Users/Elite/Desktop/1/VerilogLab3/VerilogLab3.runs/synth_1/runme.log
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Elite/Desktop/1/VerilogLab3/VerilogLab3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'func_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Elite/Desktop/1/VerilogLab3/VerilogLab3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj func_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Elite/Desktop/1/VerilogLab3/VerilogLab3.srcs/sources_1/new/func.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module func
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Elite/Desktop/1/VerilogLab3/VerilogLab3.srcs/sources_1/new/mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Elite/Desktop/1/VerilogLab3/VerilogLab3.srcs/sources_1/new/sqrt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sqrt
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Elite/Desktop/1/VerilogLab3/VerilogLab3.srcs/sim_1/new/func_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module func_test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Elite/Desktop/1/VerilogLab3/VerilogLab3.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Elite/Desktop/1/VerilogLab3/VerilogLab3.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 03c417bf99f544979279cfad63432af2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot func_test_behav xil_defaultlib.func_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mult
Compiling module xil_defaultlib.sqrt_default
Compiling module xil_defaultlib.func
Compiling module xil_defaultlib.func_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot func_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Elite/Desktop/1/VerilogLab3/VerilogLab3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "func_test_behav -key {Behavioral:sim_1:Functional:func_test} -tclbatch {func_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source func_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10000ns
CORRECT: actual:        8, expected:        8
CORRECT: actual:        9, expected:        9
CORRECT: actual:       10, expected:       10
CORRECT: actual:       11, expected:       11
CORRECT: actual:       12, expected:       12
CORRECT: actual:       13, expected:       13
CORRECT: actual:       14, expected:       14
CORRECT: actual:       15, expected:       15
CORRECT: actual:       16, expected:       16
INFO: [USF-XSim-96] XSim completed. Design snapshot 'func_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 912.422 ; gain = 14.457
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_run synth_1
launch_runs synth_1 -jobs 4
[Fri Jun  3 11:41:03 2022] Launched synth_1...
Run output will be captured here: C:/Users/Elite/Desktop/1/VerilogLab3/VerilogLab3.runs/synth_1/runme.log
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Elite/Desktop/1/VerilogLab3/VerilogLab3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'func_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Elite/Desktop/1/VerilogLab3/VerilogLab3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj func_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Elite/Desktop/1/VerilogLab3/VerilogLab3.srcs/sources_1/new/func.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module func
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Elite/Desktop/1/VerilogLab3/VerilogLab3.srcs/sources_1/new/mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Elite/Desktop/1/VerilogLab3/VerilogLab3.srcs/sources_1/new/sqrt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sqrt
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Elite/Desktop/1/VerilogLab3/VerilogLab3.srcs/sim_1/new/func_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module func_test
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Elite/Desktop/1/VerilogLab3/VerilogLab3.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 03c417bf99f544979279cfad63432af2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot func_test_behav xil_defaultlib.func_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-426] cannot find port s_res on this module [C:/Users/Elite/Desktop/1/VerilogLab3/VerilogLab3.srcs/sim_1/new/func_test.v:27]
ERROR: [VRFC 10-426] cannot find port m_res on this module [C:/Users/Elite/Desktop/1/VerilogLab3/VerilogLab3.srcs/sim_1/new/func_test.v:26]
ERROR: [VRFC 10-2063] Module <mult> not found while processing module instance <m> [C:/Users/Elite/Desktop/1/VerilogLab3/VerilogLab3.srcs/sources_1/new/func.v:57]
ERROR: [VRFC 10-2063] Module <sqrt> not found while processing module instance <s> [C:/Users/Elite/Desktop/1/VerilogLab3/VerilogLab3.srcs/sources_1/new/func.v:86]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Elite/Desktop/1/VerilogLab3/VerilogLab3.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Elite/Desktop/1/VerilogLab3/VerilogLab3.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Elite/Desktop/1/VerilogLab3/VerilogLab3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'func_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Elite/Desktop/1/VerilogLab3/VerilogLab3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj func_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Elite/Desktop/1/VerilogLab3/VerilogLab3.srcs/sources_1/new/func.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module func
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Elite/Desktop/1/VerilogLab3/VerilogLab3.srcs/sources_1/new/mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Elite/Desktop/1/VerilogLab3/VerilogLab3.srcs/sources_1/new/sqrt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sqrt
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Elite/Desktop/1/VerilogLab3/VerilogLab3.srcs/sim_1/new/func_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module func_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Elite/Desktop/1/VerilogLab3/VerilogLab3.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 03c417bf99f544979279cfad63432af2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot func_test_behav xil_defaultlib.func_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mult
Compiling module xil_defaultlib.sqrt_default
Compiling module xil_defaultlib.func
Compiling module xil_defaultlib.func_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot func_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Elite/Desktop/1/VerilogLab3/VerilogLab3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "func_test_behav -key {Behavioral:sim_1:Functional:func_test} -tclbatch {func_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source func_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10000ns
CORRECT: actual:        8, expected:        8
CORRECT: actual:        9, expected:        9
CORRECT: actual:       10, expected:       10
CORRECT: actual:       11, expected:       11
CORRECT: actual:       12, expected:       12
CORRECT: actual:       13, expected:       13
CORRECT: actual:       14, expected:       14
CORRECT: actual:       15, expected:       15
CORRECT: actual:       16, expected:       16
INFO: [USF-XSim-96] XSim completed. Design snapshot 'func_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 926.699 ; gain = 9.559
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Elite/Desktop/1/VerilogLab3/VerilogLab3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'func_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Elite/Desktop/1/VerilogLab3/VerilogLab3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj func_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Elite/Desktop/1/VerilogLab3/VerilogLab3.srcs/sources_1/new/func.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module func
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Elite/Desktop/1/VerilogLab3/VerilogLab3.srcs/sources_1/new/mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Elite/Desktop/1/VerilogLab3/VerilogLab3.srcs/sources_1/new/sqrt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sqrt
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Elite/Desktop/1/VerilogLab3/VerilogLab3.srcs/sim_1/new/func_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module func_test
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Elite/Desktop/1/VerilogLab3/VerilogLab3.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 03c417bf99f544979279cfad63432af2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot func_test_behav xil_defaultlib.func_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mult
Compiling module xil_defaultlib.sqrt_default
Compiling module xil_defaultlib.func
Compiling module xil_defaultlib.func_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot func_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Elite/Desktop/1/VerilogLab3/VerilogLab3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "func_test_behav -key {Behavioral:sim_1:Functional:func_test} -tclbatch {func_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source func_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10000ns
CORRECT: actual:        8, expected:        8
CORRECT: actual:        9, expected:        9
CORRECT: actual:       10, expected:       10
CORRECT: actual:       11, expected:       11
CORRECT: actual:       12, expected:       12
CORRECT: actual:       13, expected:       13
CORRECT: actual:       14, expected:       14
CORRECT: actual:       15, expected:       15
CORRECT: actual:       16, expected:       16
INFO: [USF-XSim-96] XSim completed. Design snapshot 'func_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 929.305 ; gain = 1.062
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_run synth_1
launch_runs synth_1 -jobs 4
[Fri Jun  3 11:52:04 2022] Launched synth_1...
Run output will be captured here: C:/Users/Elite/Desktop/1/VerilogLab3/VerilogLab3.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7vx485tffg1157-1
INFO: [Netlist 29-17] Analyzing 35 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7vx485tffg1157-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:40 ; elapsed = 00:00:33 . Memory (MB): peak = 1536.043 ; gain = 605.805
close_design
close_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 2055.285 ; gain = 516.895
set_property part xc7a100tcsg324-1 [current_project]
update_ip_catalog
update_ip_catalog
update_ip_catalog
reset_run synth_1
launch_runs synth_1 -jobs 6
[Fri Jun  3 11:55:43 2022] Launched synth_1...
Run output will be captured here: C:/Users/Elite/Desktop/1/VerilogLab3/VerilogLab3.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
INFO: [Netlist 29-17] Analyzing 35 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 2055.285 ; gain = 0.000
set_property IOSTANDARD LVCMOS33 [get_ports [list {b_b[7]} {b_b[6]} {b_b[5]} {b_b[4]} {b_b[3]} {b_b[2]} {b_b[1]} {b_b[0]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {b_b[7]} {b_b[6]} {b_b[5]} {b_b[4]} {b_b[3]} {b_b[2]} {b_b[1]} {b_b[0]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {a_b[7]} {a_b[6]} {a_b[5]} {a_b[4]} {a_b[3]} {a_b[2]} {a_b[1]} {a_b[0]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {m_state[2]} {m_state[1]} {m_state[0]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {result_bo[24]} {result_bo[23]} {result_bo[22]} {result_bo[21]} {result_bo[20]} {result_bo[19]} {result_bo[18]} {result_bo[17]} {result_bo[16]} {result_bo[15]} {result_bo[14]} {result_bo[13]} {result_bo[12]} {result_bo[11]} {result_bo[10]} {result_bo[9]} {result_bo[8]} {result_bo[7]} {result_bo[6]} {result_bo[5]} {result_bo[4]} {result_bo[3]} {result_bo[2]} {result_bo[1]} {result_bo[0]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list busy]]
set_property IOSTANDARD LVCMOS33 [get_ports [list clk]]
set_property IOSTANDARD LVCMOS33 [get_ports [list start]]
set_property IOSTANDARD LVCMOS33 [get_ports [list rst]]
file mkdir C:/Users/Elite/Desktop/1/VerilogLab3/VerilogLab3.srcs/constrs_1/new
close [ open C:/Users/Elite/Desktop/1/VerilogLab3/VerilogLab3.srcs/constrs_1/new/Lab3.xdc w ]
add_files -fileset constrs_1 C:/Users/Elite/Desktop/1/VerilogLab3/VerilogLab3.srcs/constrs_1/new/Lab3.xdc
set_property target_constrs_file C:/Users/Elite/Desktop/1/VerilogLab3/VerilogLab3.srcs/constrs_1/new/Lab3.xdc [current_fileset -constrset]
save_constraints -force
place_ports {a_b[0]} J15
place_ports {a_b[1]} L16
place_ports {a_b[2]} M13
place_ports {a_b[3]} R15
place_ports {a_b[4]} R17
place_ports {a_b[5]} T18
place_ports {a_b[6]} U18
place_ports {a_b[7]} R13
place_ports {b_b[0]} T8
place_ports {b_b[1]} U8
place_ports {b_b[2]} R16
place_ports {b_b[3]} T13
place_ports {b_b[4]} H6
place_ports {b_b[5]} U12
place_ports {b_b[6]} U11
place_ports {b_b[7]} V10
place_ports {m_state[0]} R12
place_ports {m_state[1]} M16
place_ports {m_state[2]} N15
place_ports {result_bo[0]} H17
place_ports {result_bo[1]} K15
place_ports {result_bo[2]} J13
place_ports {result_bo[3]} N14
place_ports {result_bo[4]} R18
place_ports {result_bo[5]} V17
place_ports {result_bo[6]} U17
place_ports {result_bo[7]} U16
place_ports {result_bo[8]} V16
place_ports {result_bo[9]} T15
place_ports {result_bo[10]} U14
place_ports {result_bo[11]} T16
place_ports {result_bo[12]} V15
place_ports {result_bo[13]} V14
place_ports {result_bo[14]} V12
place_ports {result_bo[15]} V11
place_ports {result_bo[16]} G14
place_ports {result_bo[17]} R11
place_ports {result_bo[18]} N16
place_ports {result_bo[19]} A4
place_ports {result_bo[20]} C5
place_ports {result_bo[21]} B4
place_ports {result_bo[22]} A3
place_ports {result_bo[23]} D8
place_ports {result_bo[24]} D7
set_property package_pin "" [get_ports [list  busy]]
startgroup
set_property package_pin "" [get_ports [list  {result_bo[19]}]]
place_ports {result_bo[16]} A4
endgroup
startgroup
set_property package_pin "" [get_ports [list  {result_bo[20]}]]
place_ports {result_bo[17]} C5
endgroup
startgroup
set_property package_pin "" [get_ports [list  {result_bo[21]}]]
place_ports {result_bo[18]} B4
endgroup
startgroup
set_property package_pin "" [get_ports [list  {result_bo[22]}]]
place_ports {result_bo[19]} A3
endgroup
place_ports {result_bo[20]} A6
place_ports {result_bo[21]} B6
place_ports {result_bo[22]} A5
place_ports {result_bo[23]} C6
place_ports {result_bo[24]} D8
place_ports busy N16
place_ports clk E3
place_ports rst M17
place_ports start P17
save_constraints
close_design
reset_run synth_1
launch_runs synth_1 -jobs 6
[Fri Jun  3 12:18:34 2022] Launched synth_1...
Run output will be captured here: C:/Users/Elite/Desktop/1/VerilogLab3/VerilogLab3.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 6
[Fri Jun  3 12:21:13 2022] Launched synth_1...
Run output will be captured here: C:/Users/Elite/Desktop/1/VerilogLab3/VerilogLab3.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
[Fri Jun  3 12:22:45 2022] Launched impl_1...
Run output will be captured here: C:/Users/Elite/Desktop/1/VerilogLab3/VerilogLab3.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Fri Jun  3 12:24:45 2022] Launched impl_1...
Run output will be captured here: C:/Users/Elite/Desktop/1/VerilogLab3/VerilogLab3.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.2
  **** Build date : Jun 14 2018-20:42:52
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2055.285 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292AD3236A
set_property PROGRAM.FILE {C:/Users/Elite/Desktop/1/VerilogLab3/VerilogLab3.runs/impl_1/func.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/Elite/Desktop/1/VerilogLab3/VerilogLab3.runs/impl_1/func.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
close_hw
exit
INFO: [Common 17-206] Exiting Vivado at Fri Jun  3 12:45:41 2022...
