/***************************************************************************
 *     Copyright (c) 1999-2013, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * $brcm_Workfile: $
 * $brcm_Revision: $
 * $brcm_Date: $
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Fri Apr 19 14:05:39 2013
 *                 MD5 Checksum         d41d8cd98f00b204e9800998ecf8427e
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: $
 * 
 ***************************************************************************/

#ifndef BCHP_AIF_SAR_SAT_ANA_H__
#define BCHP_AIF_SAR_SAT_ANA_H__

/***************************************************************************
 *AIF_SAR_SAT_ANA - AIF SAR SAT Analog Registers
 ***************************************************************************/
#define BCHP_AIF_SAR_SAT_ANA_ADC_BIAS_CTL0       0x01220800 /* ADC BIAS CTL0 */
#define BCHP_AIF_SAR_SAT_ANA_ADC_BIAS_CTL1       0x01220804 /* ADC BIAS CTL1 */
#define BCHP_AIF_SAR_SAT_ANA_ADC_CAL_CTL0        0x01220808 /* ADC CAL CTL0 */
#define BCHP_AIF_SAR_SAT_ANA_ADC_CAL_CTL1        0x0122080c /* ADC CAL CTL1 */
#define BCHP_AIF_SAR_SAT_ANA_ADC_DAC_CTL0        0x01220810 /* ADC DAC CTL0 */
#define BCHP_AIF_SAR_SAT_ANA_ADC_DAC_CTL1        0x01220814 /* ADC DAC CTL1 */
#define BCHP_AIF_SAR_SAT_ANA_ADC_PLL_CTL0        0x01220818 /* ADC PLL CTL0 */
#define BCHP_AIF_SAR_SAT_ANA_ADC_PLL_CTL1        0x0122081c /* ADC PLL CTL1 */
#define BCHP_AIF_SAR_SAT_ANA_ADC_PLL_CTL2        0x01220820 /* ADC PLL CTL2 */
#define BCHP_AIF_SAR_SAT_ANA_ADC_PLL_CTL3        0x01220824 /* ADC PLL CTL3 */
#define BCHP_AIF_SAR_SAT_ANA_ADC_PLL_CTL4        0x01220828 /* ADC PLL CTL4 */
#define BCHP_AIF_SAR_SAT_ANA_ADC_PLL_CTL5        0x0122082c /* ADC PLL CTL5 */
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL0            0x01220830 /* ADC CTL0 */
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL1            0x01220834 /* ADC CTL1 */
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL2            0x01220838 /* ADC CTL2 */
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL3            0x0122083c /* ADC CTL3 */
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL4            0x01220840 /* ADC CTL4 */
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL5            0x01220844 /* ADC CTL5 */
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL6            0x01220848 /* ADC CTL6 */
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL7            0x0122084c /* ADC CTL7 */
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL8            0x01220850 /* ADC CTL8 */
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL9            0x01220854 /* ADC CTL9 */
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL10           0x01220858 /* ADC CTL10 */
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL11           0x0122085c /* ADC CTL11 */
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL12           0x01220860 /* ADC CTL12 */
#define BCHP_AIF_SAR_SAT_ANA_ADC_BG_CTL0         0x01220864 /* ADC BG CTL0 */
#define BCHP_AIF_SAR_SAT_ANA_ADC_RFFE_SIGR01     0x01220868 /* ADC RFFE SIGR01 */
#define BCHP_AIF_SAR_SAT_ANA_ADC_RFFE_WRITER01   0x0122086c /* ADC RFFE WRITER01 */
#define BCHP_AIF_SAR_SAT_ANA_ADC_RFFE_WRITER02   0x01220870 /* ADC RFFE WRITER02 */
#define BCHP_AIF_SAR_SAT_ANA_ADC_RFFE_WRITER03   0x01220874 /* ADC RFFE WRITER03 */
#define BCHP_AIF_SAR_SAT_ANA_ADC_SYS_CTL0        0x01220878 /* ADC SYS CTL0 */
#define BCHP_AIF_SAR_SAT_ANA_ADC_SYS_CTL1        0x0122087c /* ADC SYS CTL1 */
#define BCHP_AIF_SAR_SAT_ANA_ADC_TEST_CTL        0x01220880 /* ADC TEST CTL */
#define BCHP_AIF_SAR_SAT_ANA_ADC_DPLL_STAT_OUT   0x01220884 /* ADC DPLL STAT OUT */
#define BCHP_AIF_SAR_SAT_ANA_AIF_CLK_CTL         0x01220888 /* AIF Clock Control */
#define BCHP_AIF_SAR_SAT_ANA_PGA_GAIN            0x0122088c /* PGA GAIN */
#define BCHP_AIF_SAR_SAT_ANA_TP_DECIMATION       0x01220890 /* Control register for testport decimation output */
#define BCHP_AIF_SAR_SAT_ANA_RESERVED0           0x01220894 /* Reserved Register0 */
#define BCHP_AIF_SAR_SAT_ANA_RESERVED1           0x01220898 /* Reserved Register1 */
#define BCHP_AIF_SAR_SAT_ANA_SW_SPARE0           0x0122089c /* SW Spare Register0 */
#define BCHP_AIF_SAR_SAT_ANA_SW_SPARE1           0x012208a0 /* SW Spare Register1 */

/***************************************************************************
 *ADC_BIAS_CTL0 - ADC BIAS CTL0
 ***************************************************************************/
/* AIF_SAR_SAT_ANA :: ADC_BIAS_CTL0 :: skew_adj_comp [31:30] */
#define BCHP_AIF_SAR_SAT_ANA_ADC_BIAS_CTL0_skew_adj_comp_MASK      0xc0000000
#define BCHP_AIF_SAR_SAT_ANA_ADC_BIAS_CTL0_skew_adj_comp_SHIFT     30
#define BCHP_AIF_SAR_SAT_ANA_ADC_BIAS_CTL0_skew_adj_comp_DEFAULT   0x00000000

/* AIF_SAR_SAT_ANA :: ADC_BIAS_CTL0 :: skew_adj_inp_sw [29:28] */
#define BCHP_AIF_SAR_SAT_ANA_ADC_BIAS_CTL0_skew_adj_inp_sw_MASK    0x30000000
#define BCHP_AIF_SAR_SAT_ANA_ADC_BIAS_CTL0_skew_adj_inp_sw_SHIFT   28
#define BCHP_AIF_SAR_SAT_ANA_ADC_BIAS_CTL0_skew_adj_inp_sw_DEFAULT 0x00000000

/* AIF_SAR_SAT_ANA :: ADC_BIAS_CTL0 :: cur_ctl_cal_dly [27:25] */
#define BCHP_AIF_SAR_SAT_ANA_ADC_BIAS_CTL0_cur_ctl_cal_dly_MASK    0x0e000000
#define BCHP_AIF_SAR_SAT_ANA_ADC_BIAS_CTL0_cur_ctl_cal_dly_SHIFT   25
#define BCHP_AIF_SAR_SAT_ANA_ADC_BIAS_CTL0_cur_ctl_cal_dly_DEFAULT 0x00000000

/* AIF_SAR_SAT_ANA :: ADC_BIAS_CTL0 :: range_ctl_cal_dly [24:22] */
#define BCHP_AIF_SAR_SAT_ANA_ADC_BIAS_CTL0_range_ctl_cal_dly_MASK  0x01c00000
#define BCHP_AIF_SAR_SAT_ANA_ADC_BIAS_CTL0_range_ctl_cal_dly_SHIFT 22
#define BCHP_AIF_SAR_SAT_ANA_ADC_BIAS_CTL0_range_ctl_cal_dly_DEFAULT 0x00000000

/* AIF_SAR_SAT_ANA :: ADC_BIAS_CTL0 :: tgate_vcm_shrt_en [21:21] */
#define BCHP_AIF_SAR_SAT_ANA_ADC_BIAS_CTL0_tgate_vcm_shrt_en_MASK  0x00200000
#define BCHP_AIF_SAR_SAT_ANA_ADC_BIAS_CTL0_tgate_vcm_shrt_en_SHIFT 21
#define BCHP_AIF_SAR_SAT_ANA_ADC_BIAS_CTL0_tgate_vcm_shrt_en_DEFAULT 0x00000001

/* AIF_SAR_SAT_ANA :: ADC_BIAS_CTL0 :: reserved_bias_ctl0_20_18 [20:18] */
#define BCHP_AIF_SAR_SAT_ANA_ADC_BIAS_CTL0_reserved_bias_ctl0_20_18_MASK 0x001c0000
#define BCHP_AIF_SAR_SAT_ANA_ADC_BIAS_CTL0_reserved_bias_ctl0_20_18_SHIFT 18
#define BCHP_AIF_SAR_SAT_ANA_ADC_BIAS_CTL0_reserved_bias_ctl0_20_18_DEFAULT 0x00000000

/* AIF_SAR_SAT_ANA :: ADC_BIAS_CTL0 :: bias_fine_dly [17:15] */
#define BCHP_AIF_SAR_SAT_ANA_ADC_BIAS_CTL0_bias_fine_dly_MASK      0x00038000
#define BCHP_AIF_SAR_SAT_ANA_ADC_BIAS_CTL0_bias_fine_dly_SHIFT     15
#define BCHP_AIF_SAR_SAT_ANA_ADC_BIAS_CTL0_bias_fine_dly_DEFAULT   0x00000003

/* AIF_SAR_SAT_ANA :: ADC_BIAS_CTL0 :: bias_cal_dly [14:12] */
#define BCHP_AIF_SAR_SAT_ANA_ADC_BIAS_CTL0_bias_cal_dly_MASK       0x00007000
#define BCHP_AIF_SAR_SAT_ANA_ADC_BIAS_CTL0_bias_cal_dly_SHIFT      12
#define BCHP_AIF_SAR_SAT_ANA_ADC_BIAS_CTL0_bias_cal_dly_DEFAULT    0x00000003

/* AIF_SAR_SAT_ANA :: ADC_BIAS_CTL0 :: bias_vrefc [11:09] */
#define BCHP_AIF_SAR_SAT_ANA_ADC_BIAS_CTL0_bias_vrefc_MASK         0x00000e00
#define BCHP_AIF_SAR_SAT_ANA_ADC_BIAS_CTL0_bias_vrefc_SHIFT        9
#define BCHP_AIF_SAR_SAT_ANA_ADC_BIAS_CTL0_bias_vrefc_DEFAULT      0x00000003

/* AIF_SAR_SAT_ANA :: ADC_BIAS_CTL0 :: bias_vrefp [08:06] */
#define BCHP_AIF_SAR_SAT_ANA_ADC_BIAS_CTL0_bias_vrefp_MASK         0x000001c0
#define BCHP_AIF_SAR_SAT_ANA_ADC_BIAS_CTL0_bias_vrefp_SHIFT        6
#define BCHP_AIF_SAR_SAT_ANA_ADC_BIAS_CTL0_bias_vrefp_DEFAULT      0x00000003

/* AIF_SAR_SAT_ANA :: ADC_BIAS_CTL0 :: bias_comp_cm [05:03] */
#define BCHP_AIF_SAR_SAT_ANA_ADC_BIAS_CTL0_bias_comp_cm_MASK       0x00000038
#define BCHP_AIF_SAR_SAT_ANA_ADC_BIAS_CTL0_bias_comp_cm_SHIFT      3
#define BCHP_AIF_SAR_SAT_ANA_ADC_BIAS_CTL0_bias_comp_cm_DEFAULT    0x00000003

/* AIF_SAR_SAT_ANA :: ADC_BIAS_CTL0 :: bias_comp [02:00] */
#define BCHP_AIF_SAR_SAT_ANA_ADC_BIAS_CTL0_bias_comp_MASK          0x00000007
#define BCHP_AIF_SAR_SAT_ANA_ADC_BIAS_CTL0_bias_comp_SHIFT         0
#define BCHP_AIF_SAR_SAT_ANA_ADC_BIAS_CTL0_bias_comp_DEFAULT       0x00000003

/***************************************************************************
 *ADC_BIAS_CTL1 - ADC BIAS CTL1
 ***************************************************************************/
/* AIF_SAR_SAT_ANA :: ADC_BIAS_CTL1 :: reserved_bias_ctl1_31_12 [31:12] */
#define BCHP_AIF_SAR_SAT_ANA_ADC_BIAS_CTL1_reserved_bias_ctl1_31_12_MASK 0xfffff000
#define BCHP_AIF_SAR_SAT_ANA_ADC_BIAS_CTL1_reserved_bias_ctl1_31_12_SHIFT 12
#define BCHP_AIF_SAR_SAT_ANA_ADC_BIAS_CTL1_reserved_bias_ctl1_31_12_DEFAULT 0x00000000

/* AIF_SAR_SAT_ANA :: ADC_BIAS_CTL1 :: bias_spare2 [11:09] */
#define BCHP_AIF_SAR_SAT_ANA_ADC_BIAS_CTL1_bias_spare2_MASK        0x00000e00
#define BCHP_AIF_SAR_SAT_ANA_ADC_BIAS_CTL1_bias_spare2_SHIFT       9
#define BCHP_AIF_SAR_SAT_ANA_ADC_BIAS_CTL1_bias_spare2_DEFAULT     0x00000003

/* AIF_SAR_SAT_ANA :: ADC_BIAS_CTL1 :: bias_spare1 [08:06] */
#define BCHP_AIF_SAR_SAT_ANA_ADC_BIAS_CTL1_bias_spare1_MASK        0x000001c0
#define BCHP_AIF_SAR_SAT_ANA_ADC_BIAS_CTL1_bias_spare1_SHIFT       6
#define BCHP_AIF_SAR_SAT_ANA_ADC_BIAS_CTL1_bias_spare1_DEFAULT     0x00000003

/* AIF_SAR_SAT_ANA :: ADC_BIAS_CTL1 :: bias_inp_buf_50u [05:03] */
#define BCHP_AIF_SAR_SAT_ANA_ADC_BIAS_CTL1_bias_inp_buf_50u_MASK   0x00000038
#define BCHP_AIF_SAR_SAT_ANA_ADC_BIAS_CTL1_bias_inp_buf_50u_SHIFT  3
#define BCHP_AIF_SAR_SAT_ANA_ADC_BIAS_CTL1_bias_inp_buf_50u_DEFAULT 0x00000003

/* AIF_SAR_SAT_ANA :: ADC_BIAS_CTL1 :: bias_inp_buf_10u [02:00] */
#define BCHP_AIF_SAR_SAT_ANA_ADC_BIAS_CTL1_bias_inp_buf_10u_MASK   0x00000007
#define BCHP_AIF_SAR_SAT_ANA_ADC_BIAS_CTL1_bias_inp_buf_10u_SHIFT  0
#define BCHP_AIF_SAR_SAT_ANA_ADC_BIAS_CTL1_bias_inp_buf_10u_DEFAULT 0x00000003

/***************************************************************************
 *ADC_CAL_CTL0 - ADC CAL CTL0
 ***************************************************************************/
/* AIF_SAR_SAT_ANA :: ADC_CAL_CTL0 :: test_bus_sig_sel [31:30] */
#define BCHP_AIF_SAR_SAT_ANA_ADC_CAL_CTL0_test_bus_sig_sel_MASK    0xc0000000
#define BCHP_AIF_SAR_SAT_ANA_ADC_CAL_CTL0_test_bus_sig_sel_SHIFT   30
#define BCHP_AIF_SAR_SAT_ANA_ADC_CAL_CTL0_test_bus_sig_sel_DEFAULT 0x00000000

/* AIF_SAR_SAT_ANA :: ADC_CAL_CTL0 :: test_ck_div_sel_b1 [29:28] */
#define BCHP_AIF_SAR_SAT_ANA_ADC_CAL_CTL0_test_ck_div_sel_b1_MASK  0x30000000
#define BCHP_AIF_SAR_SAT_ANA_ADC_CAL_CTL0_test_ck_div_sel_b1_SHIFT 28
#define BCHP_AIF_SAR_SAT_ANA_ADC_CAL_CTL0_test_ck_div_sel_b1_DEFAULT 0x00000000

/* AIF_SAR_SAT_ANA :: ADC_CAL_CTL0 :: test_ck_ph_sel [27:27] */
#define BCHP_AIF_SAR_SAT_ANA_ADC_CAL_CTL0_test_ck_ph_sel_MASK      0x08000000
#define BCHP_AIF_SAR_SAT_ANA_ADC_CAL_CTL0_test_ck_ph_sel_SHIFT     27
#define BCHP_AIF_SAR_SAT_ANA_ADC_CAL_CTL0_test_ck_ph_sel_DEFAULT   0x00000000

/* AIF_SAR_SAT_ANA :: ADC_CAL_CTL0 :: ckd1_ck_ph_sel [26:26] */
#define BCHP_AIF_SAR_SAT_ANA_ADC_CAL_CTL0_ckd1_ck_ph_sel_MASK      0x04000000
#define BCHP_AIF_SAR_SAT_ANA_ADC_CAL_CTL0_ckd1_ck_ph_sel_SHIFT     26
#define BCHP_AIF_SAR_SAT_ANA_ADC_CAL_CTL0_ckd1_ck_ph_sel_DEFAULT   0x00000000

/* AIF_SAR_SAT_ANA :: ADC_CAL_CTL0 :: ckd2_ck_ph_sel [25:25] */
#define BCHP_AIF_SAR_SAT_ANA_ADC_CAL_CTL0_ckd2_ck_ph_sel_MASK      0x02000000
#define BCHP_AIF_SAR_SAT_ANA_ADC_CAL_CTL0_ckd2_ck_ph_sel_SHIFT     25
#define BCHP_AIF_SAR_SAT_ANA_ADC_CAL_CTL0_ckd2_ck_ph_sel_DEFAULT   0x00000000

/* AIF_SAR_SAT_ANA :: ADC_CAL_CTL0 :: bwsel_cal_filt [24:22] */
#define BCHP_AIF_SAR_SAT_ANA_ADC_CAL_CTL0_bwsel_cal_filt_MASK      0x01c00000
#define BCHP_AIF_SAR_SAT_ANA_ADC_CAL_CTL0_bwsel_cal_filt_SHIFT     22
#define BCHP_AIF_SAR_SAT_ANA_ADC_CAL_CTL0_bwsel_cal_filt_DEFAULT   0x00000000

/* AIF_SAR_SAT_ANA :: ADC_CAL_CTL0 :: filt_coef2 [21:11] */
#define BCHP_AIF_SAR_SAT_ANA_ADC_CAL_CTL0_filt_coef2_MASK          0x003ff800
#define BCHP_AIF_SAR_SAT_ANA_ADC_CAL_CTL0_filt_coef2_SHIFT         11
#define BCHP_AIF_SAR_SAT_ANA_ADC_CAL_CTL0_filt_coef2_DEFAULT       0x00000000

/* AIF_SAR_SAT_ANA :: ADC_CAL_CTL0 :: filt_coef1 [10:00] */
#define BCHP_AIF_SAR_SAT_ANA_ADC_CAL_CTL0_filt_coef1_MASK          0x000007ff
#define BCHP_AIF_SAR_SAT_ANA_ADC_CAL_CTL0_filt_coef1_SHIFT         0
#define BCHP_AIF_SAR_SAT_ANA_ADC_CAL_CTL0_filt_coef1_DEFAULT       0x00000000

/***************************************************************************
 *ADC_CAL_CTL1 - ADC CAL CTL1
 ***************************************************************************/
/* AIF_SAR_SAT_ANA :: ADC_CAL_CTL1 :: reserved_cal_ctl1_31_00 [31:00] */
#define BCHP_AIF_SAR_SAT_ANA_ADC_CAL_CTL1_reserved_cal_ctl1_31_00_MASK 0xffffffff
#define BCHP_AIF_SAR_SAT_ANA_ADC_CAL_CTL1_reserved_cal_ctl1_31_00_SHIFT 0
#define BCHP_AIF_SAR_SAT_ANA_ADC_CAL_CTL1_reserved_cal_ctl1_31_00_DEFAULT 0x00000000

/***************************************************************************
 *ADC_DAC_CTL0 - ADC DAC CTL0
 ***************************************************************************/
/* AIF_SAR_SAT_ANA :: ADC_DAC_CTL0 :: reserved_dac_ctl0_31_0 [31:00] */
#define BCHP_AIF_SAR_SAT_ANA_ADC_DAC_CTL0_reserved_dac_ctl0_31_0_MASK 0xffffffff
#define BCHP_AIF_SAR_SAT_ANA_ADC_DAC_CTL0_reserved_dac_ctl0_31_0_SHIFT 0
#define BCHP_AIF_SAR_SAT_ANA_ADC_DAC_CTL0_reserved_dac_ctl0_31_0_DEFAULT 0x00000000

/***************************************************************************
 *ADC_DAC_CTL1 - ADC DAC CTL1
 ***************************************************************************/
/* AIF_SAR_SAT_ANA :: ADC_DAC_CTL1 :: reserved_dac_ctl1_31_0 [31:00] */
#define BCHP_AIF_SAR_SAT_ANA_ADC_DAC_CTL1_reserved_dac_ctl1_31_0_MASK 0xffffffff
#define BCHP_AIF_SAR_SAT_ANA_ADC_DAC_CTL1_reserved_dac_ctl1_31_0_SHIFT 0
#define BCHP_AIF_SAR_SAT_ANA_ADC_DAC_CTL1_reserved_dac_ctl1_31_0_DEFAULT 0x00000000

/***************************************************************************
 *ADC_PLL_CTL0 - ADC PLL CTL0
 ***************************************************************************/
/* AIF_SAR_SAT_ANA :: ADC_PLL_CTL0 :: reserved_pll_ctl0_31_25 [31:25] */
#define BCHP_AIF_SAR_SAT_ANA_ADC_PLL_CTL0_reserved_pll_ctl0_31_25_MASK 0xfe000000
#define BCHP_AIF_SAR_SAT_ANA_ADC_PLL_CTL0_reserved_pll_ctl0_31_25_SHIFT 25
#define BCHP_AIF_SAR_SAT_ANA_ADC_PLL_CTL0_reserved_pll_ctl0_31_25_DEFAULT 0x00000000

/* AIF_SAR_SAT_ANA :: ADC_PLL_CTL0 :: dpll_dig_ctrl_kpp [24:21] */
#define BCHP_AIF_SAR_SAT_ANA_ADC_PLL_CTL0_dpll_dig_ctrl_kpp_MASK   0x01e00000
#define BCHP_AIF_SAR_SAT_ANA_ADC_PLL_CTL0_dpll_dig_ctrl_kpp_SHIFT  21
#define BCHP_AIF_SAR_SAT_ANA_ADC_PLL_CTL0_dpll_dig_ctrl_kpp_DEFAULT 0x00000004

/* AIF_SAR_SAT_ANA :: ADC_PLL_CTL0 :: dpll_dig_ctrl_kp [20:17] */
#define BCHP_AIF_SAR_SAT_ANA_ADC_PLL_CTL0_dpll_dig_ctrl_kp_MASK    0x001e0000
#define BCHP_AIF_SAR_SAT_ANA_ADC_PLL_CTL0_dpll_dig_ctrl_kp_SHIFT   17
#define BCHP_AIF_SAR_SAT_ANA_ADC_PLL_CTL0_dpll_dig_ctrl_kp_DEFAULT 0x00000004

/* AIF_SAR_SAT_ANA :: ADC_PLL_CTL0 :: dpll_dig_ctrl_ki [16:14] */
#define BCHP_AIF_SAR_SAT_ANA_ADC_PLL_CTL0_dpll_dig_ctrl_ki_MASK    0x0001c000
#define BCHP_AIF_SAR_SAT_ANA_ADC_PLL_CTL0_dpll_dig_ctrl_ki_SHIFT   14
#define BCHP_AIF_SAR_SAT_ANA_ADC_PLL_CTL0_dpll_dig_ctrl_ki_DEFAULT 0x00000001

/* AIF_SAR_SAT_ANA :: ADC_PLL_CTL0 :: dpll_dig_ctrl_ki_startlow [13:13] */
#define BCHP_AIF_SAR_SAT_ANA_ADC_PLL_CTL0_dpll_dig_ctrl_ki_startlow_MASK 0x00002000
#define BCHP_AIF_SAR_SAT_ANA_ADC_PLL_CTL0_dpll_dig_ctrl_ki_startlow_SHIFT 13
#define BCHP_AIF_SAR_SAT_ANA_ADC_PLL_CTL0_dpll_dig_ctrl_ki_startlow_DEFAULT 0x00000000

/* AIF_SAR_SAT_ANA :: ADC_PLL_CTL0 :: dpll_dig_reg_vout [12:11] */
#define BCHP_AIF_SAR_SAT_ANA_ADC_PLL_CTL0_dpll_dig_reg_vout_MASK   0x00001800
#define BCHP_AIF_SAR_SAT_ANA_ADC_PLL_CTL0_dpll_dig_reg_vout_SHIFT  11
#define BCHP_AIF_SAR_SAT_ANA_ADC_PLL_CTL0_dpll_dig_reg_vout_DEFAULT 0x00000000

/* AIF_SAR_SAT_ANA :: ADC_PLL_CTL0 :: dpll_dig_reg_ibleed [10:09] */
#define BCHP_AIF_SAR_SAT_ANA_ADC_PLL_CTL0_dpll_dig_reg_ibleed_MASK 0x00000600
#define BCHP_AIF_SAR_SAT_ANA_ADC_PLL_CTL0_dpll_dig_reg_ibleed_SHIFT 9
#define BCHP_AIF_SAR_SAT_ANA_ADC_PLL_CTL0_dpll_dig_reg_ibleed_DEFAULT 0x00000000

/* AIF_SAR_SAT_ANA :: ADC_PLL_CTL0 :: dpll_ref_path_d2c_cm_inp_volt [08:07] */
#define BCHP_AIF_SAR_SAT_ANA_ADC_PLL_CTL0_dpll_ref_path_d2c_cm_inp_volt_MASK 0x00000180
#define BCHP_AIF_SAR_SAT_ANA_ADC_PLL_CTL0_dpll_ref_path_d2c_cm_inp_volt_SHIFT 7
#define BCHP_AIF_SAR_SAT_ANA_ADC_PLL_CTL0_dpll_ref_path_d2c_cm_inp_volt_DEFAULT 0x00000000

/* AIF_SAR_SAT_ANA :: ADC_PLL_CTL0 :: dpll_ref_path_reg_vout [06:05] */
#define BCHP_AIF_SAR_SAT_ANA_ADC_PLL_CTL0_dpll_ref_path_reg_vout_MASK 0x00000060
#define BCHP_AIF_SAR_SAT_ANA_ADC_PLL_CTL0_dpll_ref_path_reg_vout_SHIFT 5
#define BCHP_AIF_SAR_SAT_ANA_ADC_PLL_CTL0_dpll_ref_path_reg_vout_DEFAULT 0x00000001

/* AIF_SAR_SAT_ANA :: ADC_PLL_CTL0 :: dpll_ref_path_d2c_ibias [04:03] */
#define BCHP_AIF_SAR_SAT_ANA_ADC_PLL_CTL0_dpll_ref_path_d2c_ibias_MASK 0x00000018
#define BCHP_AIF_SAR_SAT_ANA_ADC_PLL_CTL0_dpll_ref_path_d2c_ibias_SHIFT 3
#define BCHP_AIF_SAR_SAT_ANA_ADC_PLL_CTL0_dpll_ref_path_d2c_ibias_DEFAULT 0x00000001

/* AIF_SAR_SAT_ANA :: ADC_PLL_CTL0 :: dpll_ref_path_sel_clk [02:02] */
#define BCHP_AIF_SAR_SAT_ANA_ADC_PLL_CTL0_dpll_ref_path_sel_clk_MASK 0x00000004
#define BCHP_AIF_SAR_SAT_ANA_ADC_PLL_CTL0_dpll_ref_path_sel_clk_SHIFT 2
#define BCHP_AIF_SAR_SAT_ANA_ADC_PLL_CTL0_dpll_ref_path_sel_clk_DEFAULT 0x00000000

/* AIF_SAR_SAT_ANA :: ADC_PLL_CTL0 :: dpll_refpath_reg_ibleed [01:00] */
#define BCHP_AIF_SAR_SAT_ANA_ADC_PLL_CTL0_dpll_refpath_reg_ibleed_MASK 0x00000003
#define BCHP_AIF_SAR_SAT_ANA_ADC_PLL_CTL0_dpll_refpath_reg_ibleed_SHIFT 0
#define BCHP_AIF_SAR_SAT_ANA_ADC_PLL_CTL0_dpll_refpath_reg_ibleed_DEFAULT 0x00000000

/***************************************************************************
 *ADC_PLL_CTL1 - ADC PLL CTL1
 ***************************************************************************/
/* AIF_SAR_SAT_ANA :: ADC_PLL_CTL1 :: reserved_pll_ctl1_31_27 [31:27] */
#define BCHP_AIF_SAR_SAT_ANA_ADC_PLL_CTL1_reserved_pll_ctl1_31_27_MASK 0xf8000000
#define BCHP_AIF_SAR_SAT_ANA_ADC_PLL_CTL1_reserved_pll_ctl1_31_27_SHIFT 27
#define BCHP_AIF_SAR_SAT_ANA_ADC_PLL_CTL1_reserved_pll_ctl1_31_27_DEFAULT 0x00000000

/* AIF_SAR_SAT_ANA :: ADC_PLL_CTL1 :: dpll_dco_bypass_fine [26:26] */
#define BCHP_AIF_SAR_SAT_ANA_ADC_PLL_CTL1_dpll_dco_bypass_fine_MASK 0x04000000
#define BCHP_AIF_SAR_SAT_ANA_ADC_PLL_CTL1_dpll_dco_bypass_fine_SHIFT 26
#define BCHP_AIF_SAR_SAT_ANA_ADC_PLL_CTL1_dpll_dco_bypass_fine_DEFAULT 0x00000000

/* AIF_SAR_SAT_ANA :: ADC_PLL_CTL1 :: dpll_dco_bypass_en [25:25] */
#define BCHP_AIF_SAR_SAT_ANA_ADC_PLL_CTL1_dpll_dco_bypass_en_MASK  0x02000000
#define BCHP_AIF_SAR_SAT_ANA_ADC_PLL_CTL1_dpll_dco_bypass_en_SHIFT 25
#define BCHP_AIF_SAR_SAT_ANA_ADC_PLL_CTL1_dpll_dco_bypass_en_DEFAULT 0x00000000

/* AIF_SAR_SAT_ANA :: ADC_PLL_CTL1 :: dpll_pwm_rate [24:23] */
#define BCHP_AIF_SAR_SAT_ANA_ADC_PLL_CTL1_dpll_pwm_rate_MASK       0x01800000
#define BCHP_AIF_SAR_SAT_ANA_ADC_PLL_CTL1_dpll_pwm_rate_SHIFT      23
#define BCHP_AIF_SAR_SAT_ANA_ADC_PLL_CTL1_dpll_pwm_rate_DEFAULT    0x00000003

/* AIF_SAR_SAT_ANA :: ADC_PLL_CTL1 :: dpll_bin_sel [22:19] */
#define BCHP_AIF_SAR_SAT_ANA_ADC_PLL_CTL1_dpll_bin_sel_MASK        0x00780000
#define BCHP_AIF_SAR_SAT_ANA_ADC_PLL_CTL1_dpll_bin_sel_SHIFT       19
#define BCHP_AIF_SAR_SAT_ANA_ADC_PLL_CTL1_dpll_bin_sel_DEFAULT     0x00000000

/* AIF_SAR_SAT_ANA :: ADC_PLL_CTL1 :: dpll_bang_bang [18:18] */
#define BCHP_AIF_SAR_SAT_ANA_ADC_PLL_CTL1_dpll_bang_bang_MASK      0x00040000
#define BCHP_AIF_SAR_SAT_ANA_ADC_PLL_CTL1_dpll_bang_bang_SHIFT     18
#define BCHP_AIF_SAR_SAT_ANA_ADC_PLL_CTL1_dpll_bang_bang_DEFAULT   0x00000000

/* AIF_SAR_SAT_ANA :: ADC_PLL_CTL1 :: i_t2dclk_en [17:17] */
#define BCHP_AIF_SAR_SAT_ANA_ADC_PLL_CTL1_i_t2dclk_en_MASK         0x00020000
#define BCHP_AIF_SAR_SAT_ANA_ADC_PLL_CTL1_i_t2dclk_en_SHIFT        17
#define BCHP_AIF_SAR_SAT_ANA_ADC_PLL_CTL1_i_t2dclk_en_DEFAULT      0x00000000

/* AIF_SAR_SAT_ANA :: ADC_PLL_CTL1 :: i_t2dclk_sel [16:16] */
#define BCHP_AIF_SAR_SAT_ANA_ADC_PLL_CTL1_i_t2dclk_sel_MASK        0x00010000
#define BCHP_AIF_SAR_SAT_ANA_ADC_PLL_CTL1_i_t2dclk_sel_SHIFT       16
#define BCHP_AIF_SAR_SAT_ANA_ADC_PLL_CTL1_i_t2dclk_sel_DEFAULT     0x00000000

/* AIF_SAR_SAT_ANA :: ADC_PLL_CTL1 :: refclk_sel [15:15] */
#define BCHP_AIF_SAR_SAT_ANA_ADC_PLL_CTL1_refclk_sel_MASK          0x00008000
#define BCHP_AIF_SAR_SAT_ANA_ADC_PLL_CTL1_refclk_sel_SHIFT         15
#define BCHP_AIF_SAR_SAT_ANA_ADC_PLL_CTL1_refclk_sel_DEFAULT       0x00000001

/* AIF_SAR_SAT_ANA :: ADC_PLL_CTL1 :: dpll_dig_ctrl_enable_div4 [14:14] */
#define BCHP_AIF_SAR_SAT_ANA_ADC_PLL_CTL1_dpll_dig_ctrl_enable_div4_MASK 0x00004000
#define BCHP_AIF_SAR_SAT_ANA_ADC_PLL_CTL1_dpll_dig_ctrl_enable_div4_SHIFT 14
#define BCHP_AIF_SAR_SAT_ANA_ADC_PLL_CTL1_dpll_dig_ctrl_enable_div4_DEFAULT 0x00000000

/* AIF_SAR_SAT_ANA :: ADC_PLL_CTL1 :: dpll_dig_ctrl_pre_div [13:10] */
#define BCHP_AIF_SAR_SAT_ANA_ADC_PLL_CTL1_dpll_dig_ctrl_pre_div_MASK 0x00003c00
#define BCHP_AIF_SAR_SAT_ANA_ADC_PLL_CTL1_dpll_dig_ctrl_pre_div_SHIFT 10
#define BCHP_AIF_SAR_SAT_ANA_ADC_PLL_CTL1_dpll_dig_ctrl_pre_div_DEFAULT 0x00000001

/* AIF_SAR_SAT_ANA :: ADC_PLL_CTL1 :: dpll_dig_ctrl_fb_div [09:00] */
#define BCHP_AIF_SAR_SAT_ANA_ADC_PLL_CTL1_dpll_dig_ctrl_fb_div_MASK 0x000003ff
#define BCHP_AIF_SAR_SAT_ANA_ADC_PLL_CTL1_dpll_dig_ctrl_fb_div_SHIFT 0
#define BCHP_AIF_SAR_SAT_ANA_ADC_PLL_CTL1_dpll_dig_ctrl_fb_div_DEFAULT 0x00000030

/***************************************************************************
 *ADC_PLL_CTL2 - ADC PLL CTL2
 ***************************************************************************/
/* AIF_SAR_SAT_ANA :: ADC_PLL_CTL2 :: reserved_pll_ctl2_31 [31:31] */
#define BCHP_AIF_SAR_SAT_ANA_ADC_PLL_CTL2_reserved_pll_ctl2_31_MASK 0x80000000
#define BCHP_AIF_SAR_SAT_ANA_ADC_PLL_CTL2_reserved_pll_ctl2_31_SHIFT 31
#define BCHP_AIF_SAR_SAT_ANA_ADC_PLL_CTL2_reserved_pll_ctl2_31_DEFAULT 0x00000000

/* AIF_SAR_SAT_ANA :: ADC_PLL_CTL2 :: dpll_dco_gate_volt [30:28] */
#define BCHP_AIF_SAR_SAT_ANA_ADC_PLL_CTL2_dpll_dco_gate_volt_MASK  0x70000000
#define BCHP_AIF_SAR_SAT_ANA_ADC_PLL_CTL2_dpll_dco_gate_volt_SHIFT 28
#define BCHP_AIF_SAR_SAT_ANA_ADC_PLL_CTL2_dpll_dco_gate_volt_DEFAULT 0x00000000

/* AIF_SAR_SAT_ANA :: ADC_PLL_CTL2 :: dpll_dco_shortR_Vg [27:27] */
#define BCHP_AIF_SAR_SAT_ANA_ADC_PLL_CTL2_dpll_dco_shortR_Vg_MASK  0x08000000
#define BCHP_AIF_SAR_SAT_ANA_ADC_PLL_CTL2_dpll_dco_shortR_Vg_SHIFT 27
#define BCHP_AIF_SAR_SAT_ANA_ADC_PLL_CTL2_dpll_dco_shortR_Vg_DEFAULT 0x00000001

/* AIF_SAR_SAT_ANA :: ADC_PLL_CTL2 :: dpll_dco_osc_Ib [26:24] */
#define BCHP_AIF_SAR_SAT_ANA_ADC_PLL_CTL2_dpll_dco_osc_Ib_MASK     0x07000000
#define BCHP_AIF_SAR_SAT_ANA_ADC_PLL_CTL2_dpll_dco_osc_Ib_SHIFT    24
#define BCHP_AIF_SAR_SAT_ANA_ADC_PLL_CTL2_dpll_dco_osc_Ib_DEFAULT  0x00000002

/* AIF_SAR_SAT_ANA :: ADC_PLL_CTL2 :: dpll_dco_reg_Vout [23:22] */
#define BCHP_AIF_SAR_SAT_ANA_ADC_PLL_CTL2_dpll_dco_reg_Vout_MASK   0x00c00000
#define BCHP_AIF_SAR_SAT_ANA_ADC_PLL_CTL2_dpll_dco_reg_Vout_SHIFT  22
#define BCHP_AIF_SAR_SAT_ANA_ADC_PLL_CTL2_dpll_dco_reg_Vout_DEFAULT 0x00000001

/* AIF_SAR_SAT_ANA :: ADC_PLL_CTL2 :: dpll_dco_startup_gate_v [21:20] */
#define BCHP_AIF_SAR_SAT_ANA_ADC_PLL_CTL2_dpll_dco_startup_gate_v_MASK 0x00300000
#define BCHP_AIF_SAR_SAT_ANA_ADC_PLL_CTL2_dpll_dco_startup_gate_v_SHIFT 20
#define BCHP_AIF_SAR_SAT_ANA_ADC_PLL_CTL2_dpll_dco_startup_gate_v_DEFAULT 0x00000000

/* AIF_SAR_SAT_ANA :: ADC_PLL_CTL2 :: reserved_i_pll_ctl2_19 [19:19] */
#define BCHP_AIF_SAR_SAT_ANA_ADC_PLL_CTL2_reserved_i_pll_ctl2_19_MASK 0x00080000
#define BCHP_AIF_SAR_SAT_ANA_ADC_PLL_CTL2_reserved_i_pll_ctl2_19_SHIFT 19
#define BCHP_AIF_SAR_SAT_ANA_ADC_PLL_CTL2_reserved_i_pll_ctl2_19_DEFAULT 0x00000001

/* AIF_SAR_SAT_ANA :: ADC_PLL_CTL2 :: dpll_dco_shortR_Ig [18:18] */
#define BCHP_AIF_SAR_SAT_ANA_ADC_PLL_CTL2_dpll_dco_shortR_Ig_MASK  0x00040000
#define BCHP_AIF_SAR_SAT_ANA_ADC_PLL_CTL2_dpll_dco_shortR_Ig_SHIFT 18
#define BCHP_AIF_SAR_SAT_ANA_ADC_PLL_CTL2_dpll_dco_shortR_Ig_DEFAULT 0x00000001

/* AIF_SAR_SAT_ANA :: ADC_PLL_CTL2 :: dpll_post_rst_sel [17:16] */
#define BCHP_AIF_SAR_SAT_ANA_ADC_PLL_CTL2_dpll_post_rst_sel_MASK   0x00030000
#define BCHP_AIF_SAR_SAT_ANA_ADC_PLL_CTL2_dpll_post_rst_sel_SHIFT  16
#define BCHP_AIF_SAR_SAT_ANA_ADC_PLL_CTL2_dpll_post_rst_sel_DEFAULT 0x00000000

/* AIF_SAR_SAT_ANA :: ADC_PLL_CTL2 :: dpll_dco_bypass [15:00] */
#define BCHP_AIF_SAR_SAT_ANA_ADC_PLL_CTL2_dpll_dco_bypass_MASK     0x0000ffff
#define BCHP_AIF_SAR_SAT_ANA_ADC_PLL_CTL2_dpll_dco_bypass_SHIFT    0
#define BCHP_AIF_SAR_SAT_ANA_ADC_PLL_CTL2_dpll_dco_bypass_DEFAULT  0x00000000

/***************************************************************************
 *ADC_PLL_CTL3 - ADC PLL CTL3
 ***************************************************************************/
/* AIF_SAR_SAT_ANA :: ADC_PLL_CTL3 :: reserved_pll_ctl3_31_30 [31:30] */
#define BCHP_AIF_SAR_SAT_ANA_ADC_PLL_CTL3_reserved_pll_ctl3_31_30_MASK 0xc0000000
#define BCHP_AIF_SAR_SAT_ANA_ADC_PLL_CTL3_reserved_pll_ctl3_31_30_SHIFT 30
#define BCHP_AIF_SAR_SAT_ANA_ADC_PLL_CTL3_reserved_pll_ctl3_31_30_DEFAULT 0x00000000

/* AIF_SAR_SAT_ANA :: ADC_PLL_CTL3 :: dpll_stat_update [29:29] */
#define BCHP_AIF_SAR_SAT_ANA_ADC_PLL_CTL3_dpll_stat_update_MASK    0x20000000
#define BCHP_AIF_SAR_SAT_ANA_ADC_PLL_CTL3_dpll_stat_update_SHIFT   29
#define BCHP_AIF_SAR_SAT_ANA_ADC_PLL_CTL3_dpll_stat_update_DEFAULT 0x00000000

/* AIF_SAR_SAT_ANA :: ADC_PLL_CTL3 :: dpll_stat_sel [28:26] */
#define BCHP_AIF_SAR_SAT_ANA_ADC_PLL_CTL3_dpll_stat_sel_MASK       0x1c000000
#define BCHP_AIF_SAR_SAT_ANA_ADC_PLL_CTL3_dpll_stat_sel_SHIFT      26
#define BCHP_AIF_SAR_SAT_ANA_ADC_PLL_CTL3_dpll_stat_sel_DEFAULT    0x00000000

/* AIF_SAR_SAT_ANA :: ADC_PLL_CTL3 :: dpll_stat_reset [25:25] */
#define BCHP_AIF_SAR_SAT_ANA_ADC_PLL_CTL3_dpll_stat_reset_MASK     0x02000000
#define BCHP_AIF_SAR_SAT_ANA_ADC_PLL_CTL3_dpll_stat_reset_SHIFT    25
#define BCHP_AIF_SAR_SAT_ANA_ADC_PLL_CTL3_dpll_stat_reset_DEFAULT  0x00000001

/* AIF_SAR_SAT_ANA :: ADC_PLL_CTL3 :: dpll_stat_mode [24:23] */
#define BCHP_AIF_SAR_SAT_ANA_ADC_PLL_CTL3_dpll_stat_mode_MASK      0x01800000
#define BCHP_AIF_SAR_SAT_ANA_ADC_PLL_CTL3_dpll_stat_mode_SHIFT     23
#define BCHP_AIF_SAR_SAT_ANA_ADC_PLL_CTL3_dpll_stat_mode_DEFAULT   0x00000000

/* AIF_SAR_SAT_ANA :: ADC_PLL_CTL3 :: dpll_enable_o_postdiv_ck_se_clk [22:22] */
#define BCHP_AIF_SAR_SAT_ANA_ADC_PLL_CTL3_dpll_enable_o_postdiv_ck_se_clk_MASK 0x00400000
#define BCHP_AIF_SAR_SAT_ANA_ADC_PLL_CTL3_dpll_enable_o_postdiv_ck_se_clk_SHIFT 22
#define BCHP_AIF_SAR_SAT_ANA_ADC_PLL_CTL3_dpll_enable_o_postdiv_ck_se_clk_DEFAULT 0x00000000

/* AIF_SAR_SAT_ANA :: ADC_PLL_CTL3 :: dpll_sel_test_clock [21:20] */
#define BCHP_AIF_SAR_SAT_ANA_ADC_PLL_CTL3_dpll_sel_test_clock_MASK 0x00300000
#define BCHP_AIF_SAR_SAT_ANA_ADC_PLL_CTL3_dpll_sel_test_clock_SHIFT 20
#define BCHP_AIF_SAR_SAT_ANA_ADC_PLL_CTL3_dpll_sel_test_clock_DEFAULT 0x00000000

/* AIF_SAR_SAT_ANA :: ADC_PLL_CTL3 :: dpll_enable_vco_path_to_test_mux [19:19] */
#define BCHP_AIF_SAR_SAT_ANA_ADC_PLL_CTL3_dpll_enable_vco_path_to_test_mux_MASK 0x00080000
#define BCHP_AIF_SAR_SAT_ANA_ADC_PLL_CTL3_dpll_enable_vco_path_to_test_mux_SHIFT 19
#define BCHP_AIF_SAR_SAT_ANA_ADC_PLL_CTL3_dpll_enable_vco_path_to_test_mux_DEFAULT 0x00000000

/* AIF_SAR_SAT_ANA :: ADC_PLL_CTL3 :: dpll_enable_vcoby2_path_test_mux [18:18] */
#define BCHP_AIF_SAR_SAT_ANA_ADC_PLL_CTL3_dpll_enable_vcoby2_path_test_mux_MASK 0x00040000
#define BCHP_AIF_SAR_SAT_ANA_ADC_PLL_CTL3_dpll_enable_vcoby2_path_test_mux_SHIFT 18
#define BCHP_AIF_SAR_SAT_ANA_ADC_PLL_CTL3_dpll_enable_vcoby2_path_test_mux_DEFAULT 0x00000000

/* AIF_SAR_SAT_ANA :: ADC_PLL_CTL3 :: dpll_enables_ref_path_to_testMux [17:17] */
#define BCHP_AIF_SAR_SAT_ANA_ADC_PLL_CTL3_dpll_enables_ref_path_to_testMux_MASK 0x00020000
#define BCHP_AIF_SAR_SAT_ANA_ADC_PLL_CTL3_dpll_enables_ref_path_to_testMux_SHIFT 17
#define BCHP_AIF_SAR_SAT_ANA_ADC_PLL_CTL3_dpll_enables_ref_path_to_testMux_DEFAULT 0x00000000

/* AIF_SAR_SAT_ANA :: ADC_PLL_CTL3 :: dpll_enable_post_div_output_ck [16:16] */
#define BCHP_AIF_SAR_SAT_ANA_ADC_PLL_CTL3_dpll_enable_post_div_output_ck_MASK 0x00010000
#define BCHP_AIF_SAR_SAT_ANA_ADC_PLL_CTL3_dpll_enable_post_div_output_ck_SHIFT 16
#define BCHP_AIF_SAR_SAT_ANA_ADC_PLL_CTL3_dpll_enable_post_div_output_ck_DEFAULT 0x00000000

/* AIF_SAR_SAT_ANA :: ADC_PLL_CTL3 :: dpll_sel_post_div_mode [15:13] */
#define BCHP_AIF_SAR_SAT_ANA_ADC_PLL_CTL3_dpll_sel_post_div_mode_MASK 0x0000e000
#define BCHP_AIF_SAR_SAT_ANA_ADC_PLL_CTL3_dpll_sel_post_div_mode_SHIFT 13
#define BCHP_AIF_SAR_SAT_ANA_ADC_PLL_CTL3_dpll_sel_post_div_mode_DEFAULT 0x00000000

/* AIF_SAR_SAT_ANA :: ADC_PLL_CTL3 :: dpll_post_div_output_ck_sel [12:11] */
#define BCHP_AIF_SAR_SAT_ANA_ADC_PLL_CTL3_dpll_post_div_output_ck_sel_MASK 0x00001800
#define BCHP_AIF_SAR_SAT_ANA_ADC_PLL_CTL3_dpll_post_div_output_ck_sel_SHIFT 11
#define BCHP_AIF_SAR_SAT_ANA_ADC_PLL_CTL3_dpll_post_div_output_ck_sel_DEFAULT 0x00000000

/* AIF_SAR_SAT_ANA :: ADC_PLL_CTL3 :: reserved_pll_ctl3_10 [10:10] */
#define BCHP_AIF_SAR_SAT_ANA_ADC_PLL_CTL3_reserved_pll_ctl3_10_MASK 0x00000400
#define BCHP_AIF_SAR_SAT_ANA_ADC_PLL_CTL3_reserved_pll_ctl3_10_SHIFT 10
#define BCHP_AIF_SAR_SAT_ANA_ADC_PLL_CTL3_reserved_pll_ctl3_10_DEFAULT 0x00000000

/* AIF_SAR_SAT_ANA :: ADC_PLL_CTL3 :: dpll_postdiv_reg_ibleed [09:08] */
#define BCHP_AIF_SAR_SAT_ANA_ADC_PLL_CTL3_dpll_postdiv_reg_ibleed_MASK 0x00000300
#define BCHP_AIF_SAR_SAT_ANA_ADC_PLL_CTL3_dpll_postdiv_reg_ibleed_SHIFT 8
#define BCHP_AIF_SAR_SAT_ANA_ADC_PLL_CTL3_dpll_postdiv_reg_ibleed_DEFAULT 0x00000000

/* AIF_SAR_SAT_ANA :: ADC_PLL_CTL3 :: dpll_postdiv_reg_Vout [07:06] */
#define BCHP_AIF_SAR_SAT_ANA_ADC_PLL_CTL3_dpll_postdiv_reg_Vout_MASK 0x000000c0
#define BCHP_AIF_SAR_SAT_ANA_ADC_PLL_CTL3_dpll_postdiv_reg_Vout_SHIFT 6
#define BCHP_AIF_SAR_SAT_ANA_ADC_PLL_CTL3_dpll_postdiv_reg_Vout_DEFAULT 0x00000001

/* AIF_SAR_SAT_ANA :: ADC_PLL_CTL3 :: reserved_pll_ctl3_5 [05:05] */
#define BCHP_AIF_SAR_SAT_ANA_ADC_PLL_CTL3_reserved_pll_ctl3_5_MASK 0x00000020
#define BCHP_AIF_SAR_SAT_ANA_ADC_PLL_CTL3_reserved_pll_ctl3_5_SHIFT 5
#define BCHP_AIF_SAR_SAT_ANA_ADC_PLL_CTL3_reserved_pll_ctl3_5_DEFAULT 0x00000000

/* AIF_SAR_SAT_ANA :: ADC_PLL_CTL3 :: reserved_pll_ctl3_4 [04:04] */
#define BCHP_AIF_SAR_SAT_ANA_ADC_PLL_CTL3_reserved_pll_ctl3_4_MASK 0x00000010
#define BCHP_AIF_SAR_SAT_ANA_ADC_PLL_CTL3_reserved_pll_ctl3_4_SHIFT 4
#define BCHP_AIF_SAR_SAT_ANA_ADC_PLL_CTL3_reserved_pll_ctl3_4_DEFAULT 0x00000000

/* AIF_SAR_SAT_ANA :: ADC_PLL_CTL3 :: dpll_vco_buf_reg_vout [03:02] */
#define BCHP_AIF_SAR_SAT_ANA_ADC_PLL_CTL3_dpll_vco_buf_reg_vout_MASK 0x0000000c
#define BCHP_AIF_SAR_SAT_ANA_ADC_PLL_CTL3_dpll_vco_buf_reg_vout_SHIFT 2
#define BCHP_AIF_SAR_SAT_ANA_ADC_PLL_CTL3_dpll_vco_buf_reg_vout_DEFAULT 0x00000001

/* AIF_SAR_SAT_ANA :: ADC_PLL_CTL3 :: dpll_dco_buf_reg_ibleed [01:00] */
#define BCHP_AIF_SAR_SAT_ANA_ADC_PLL_CTL3_dpll_dco_buf_reg_ibleed_MASK 0x00000003
#define BCHP_AIF_SAR_SAT_ANA_ADC_PLL_CTL3_dpll_dco_buf_reg_ibleed_SHIFT 0
#define BCHP_AIF_SAR_SAT_ANA_ADC_PLL_CTL3_dpll_dco_buf_reg_ibleed_DEFAULT 0x00000000

/***************************************************************************
 *ADC_PLL_CTL4 - ADC PLL CTL4
 ***************************************************************************/
/* AIF_SAR_SAT_ANA :: ADC_PLL_CTL4 :: reserved_pll_ctl4_31_0 [31:00] */
#define BCHP_AIF_SAR_SAT_ANA_ADC_PLL_CTL4_reserved_pll_ctl4_31_0_MASK 0xffffffff
#define BCHP_AIF_SAR_SAT_ANA_ADC_PLL_CTL4_reserved_pll_ctl4_31_0_SHIFT 0
#define BCHP_AIF_SAR_SAT_ANA_ADC_PLL_CTL4_reserved_pll_ctl4_31_0_DEFAULT 0x00000000

/***************************************************************************
 *ADC_PLL_CTL5 - ADC PLL CTL5
 ***************************************************************************/
/* AIF_SAR_SAT_ANA :: ADC_PLL_CTL5 :: reserved_pll_ctl5_31_0 [31:00] */
#define BCHP_AIF_SAR_SAT_ANA_ADC_PLL_CTL5_reserved_pll_ctl5_31_0_MASK 0xffffffff
#define BCHP_AIF_SAR_SAT_ANA_ADC_PLL_CTL5_reserved_pll_ctl5_31_0_SHIFT 0
#define BCHP_AIF_SAR_SAT_ANA_ADC_PLL_CTL5_reserved_pll_ctl5_31_0_DEFAULT 0x00000000

/***************************************************************************
 *ADC_CTL0 - ADC CTL0
 ***************************************************************************/
/* AIF_SAR_SAT_ANA :: ADC_CTL0 :: adc_00_cal_clk_en [31:31] */
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL0_adc_00_cal_clk_en_MASK       0x80000000
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL0_adc_00_cal_clk_en_SHIFT      31
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL0_adc_00_cal_clk_en_DEFAULT    0x00000000

/* AIF_SAR_SAT_ANA :: ADC_CTL0 :: adc_00_cal_clk_sel [30:30] */
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL0_adc_00_cal_clk_sel_MASK      0x40000000
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL0_adc_00_cal_clk_sel_SHIFT     30
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL0_adc_00_cal_clk_sel_DEFAULT   0x00000000

/* AIF_SAR_SAT_ANA :: ADC_CTL0 :: adc_00_testbus_en [29:29] */
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL0_adc_00_testbus_en_MASK       0x20000000
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL0_adc_00_testbus_en_SHIFT      29
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL0_adc_00_testbus_en_DEFAULT    0x00000000

/* AIF_SAR_SAT_ANA :: ADC_CTL0 :: adc_00_dco_comp [28:23] */
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL0_adc_00_dco_comp_MASK         0x1f800000
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL0_adc_00_dco_comp_SHIFT        23
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL0_adc_00_dco_comp_DEFAULT      0x00000000

/* AIF_SAR_SAT_ANA :: ADC_CTL0 :: adc_00_gain_comp [22:17] */
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL0_adc_00_gain_comp_MASK        0x007e0000
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL0_adc_00_gain_comp_SHIFT       17
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL0_adc_00_gain_comp_DEFAULT     0x00000000

/* AIF_SAR_SAT_ANA :: ADC_CTL0 :: adc_00_fine_dly [16:12] */
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL0_adc_00_fine_dly_MASK         0x0001f000
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL0_adc_00_fine_dly_SHIFT        12
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL0_adc_00_fine_dly_DEFAULT      0x00000000

/* AIF_SAR_SAT_ANA :: ADC_CTL0 :: adc_00_reserved_11_10 [11:10] */
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL0_adc_00_reserved_11_10_MASK   0x00000c00
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL0_adc_00_reserved_11_10_SHIFT  10
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL0_adc_00_reserved_11_10_DEFAULT 0x00000000

/* AIF_SAR_SAT_ANA :: ADC_CTL0 :: adc_00_coarse_skew [09:08] */
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL0_adc_00_coarse_skew_MASK      0x00000300
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL0_adc_00_coarse_skew_SHIFT     8
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL0_adc_00_coarse_skew_DEFAULT   0x00000000

/* AIF_SAR_SAT_ANA :: ADC_CTL0 :: adc_00_current_ctl [07:05] */
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL0_adc_00_current_ctl_MASK      0x000000e0
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL0_adc_00_current_ctl_SHIFT     5
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL0_adc_00_current_ctl_DEFAULT   0x00000000

/* AIF_SAR_SAT_ANA :: ADC_CTL0 :: adc_00_range_ctl [04:02] */
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL0_adc_00_range_ctl_MASK        0x0000001c
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL0_adc_00_range_ctl_SHIFT       2
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL0_adc_00_range_ctl_DEFAULT     0x00000000

/* AIF_SAR_SAT_ANA :: ADC_CTL0 :: adc_00_reserved_01_00 [01:00] */
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL0_adc_00_reserved_01_00_MASK   0x00000003
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL0_adc_00_reserved_01_00_SHIFT  0
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL0_adc_00_reserved_01_00_DEFAULT 0x00000000

/***************************************************************************
 *ADC_CTL1 - ADC CTL1
 ***************************************************************************/
/* AIF_SAR_SAT_ANA :: ADC_CTL1 :: adc_01_cal_clk_en [31:31] */
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL1_adc_01_cal_clk_en_MASK       0x80000000
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL1_adc_01_cal_clk_en_SHIFT      31
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL1_adc_01_cal_clk_en_DEFAULT    0x00000000

/* AIF_SAR_SAT_ANA :: ADC_CTL1 :: adc_01_cal_clk_sel [30:30] */
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL1_adc_01_cal_clk_sel_MASK      0x40000000
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL1_adc_01_cal_clk_sel_SHIFT     30
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL1_adc_01_cal_clk_sel_DEFAULT   0x00000000

/* AIF_SAR_SAT_ANA :: ADC_CTL1 :: adc_01_testbus_en [29:29] */
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL1_adc_01_testbus_en_MASK       0x20000000
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL1_adc_01_testbus_en_SHIFT      29
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL1_adc_01_testbus_en_DEFAULT    0x00000000

/* AIF_SAR_SAT_ANA :: ADC_CTL1 :: adc_01_dco_comp [28:23] */
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL1_adc_01_dco_comp_MASK         0x1f800000
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL1_adc_01_dco_comp_SHIFT        23
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL1_adc_01_dco_comp_DEFAULT      0x00000000

/* AIF_SAR_SAT_ANA :: ADC_CTL1 :: adc_01_gain_comp [22:17] */
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL1_adc_01_gain_comp_MASK        0x007e0000
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL1_adc_01_gain_comp_SHIFT       17
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL1_adc_01_gain_comp_DEFAULT     0x00000000

/* AIF_SAR_SAT_ANA :: ADC_CTL1 :: adc_01_fine_dly [16:12] */
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL1_adc_01_fine_dly_MASK         0x0001f000
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL1_adc_01_fine_dly_SHIFT        12
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL1_adc_01_fine_dly_DEFAULT      0x00000000

/* AIF_SAR_SAT_ANA :: ADC_CTL1 :: adc_01_reserved_11_10 [11:10] */
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL1_adc_01_reserved_11_10_MASK   0x00000c00
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL1_adc_01_reserved_11_10_SHIFT  10
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL1_adc_01_reserved_11_10_DEFAULT 0x00000000

/* AIF_SAR_SAT_ANA :: ADC_CTL1 :: adc_01_coarse_skew [09:08] */
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL1_adc_01_coarse_skew_MASK      0x00000300
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL1_adc_01_coarse_skew_SHIFT     8
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL1_adc_01_coarse_skew_DEFAULT   0x00000000

/* AIF_SAR_SAT_ANA :: ADC_CTL1 :: adc_01_current_ctl [07:05] */
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL1_adc_01_current_ctl_MASK      0x000000e0
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL1_adc_01_current_ctl_SHIFT     5
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL1_adc_01_current_ctl_DEFAULT   0x00000000

/* AIF_SAR_SAT_ANA :: ADC_CTL1 :: adc_01_range_ctl [04:02] */
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL1_adc_01_range_ctl_MASK        0x0000001c
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL1_adc_01_range_ctl_SHIFT       2
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL1_adc_01_range_ctl_DEFAULT     0x00000000

/* AIF_SAR_SAT_ANA :: ADC_CTL1 :: adc_01_reserved_01_00 [01:00] */
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL1_adc_01_reserved_01_00_MASK   0x00000003
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL1_adc_01_reserved_01_00_SHIFT  0
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL1_adc_01_reserved_01_00_DEFAULT 0x00000000

/***************************************************************************
 *ADC_CTL2 - ADC CTL2
 ***************************************************************************/
/* AIF_SAR_SAT_ANA :: ADC_CTL2 :: adc_02_cal_clk_en [31:31] */
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL2_adc_02_cal_clk_en_MASK       0x80000000
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL2_adc_02_cal_clk_en_SHIFT      31
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL2_adc_02_cal_clk_en_DEFAULT    0x00000000

/* AIF_SAR_SAT_ANA :: ADC_CTL2 :: adc_02_cal_clk_sel [30:30] */
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL2_adc_02_cal_clk_sel_MASK      0x40000000
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL2_adc_02_cal_clk_sel_SHIFT     30
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL2_adc_02_cal_clk_sel_DEFAULT   0x00000000

/* AIF_SAR_SAT_ANA :: ADC_CTL2 :: adc_02_testbus_en [29:29] */
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL2_adc_02_testbus_en_MASK       0x20000000
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL2_adc_02_testbus_en_SHIFT      29
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL2_adc_02_testbus_en_DEFAULT    0x00000000

/* AIF_SAR_SAT_ANA :: ADC_CTL2 :: adc_02_dco_comp [28:23] */
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL2_adc_02_dco_comp_MASK         0x1f800000
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL2_adc_02_dco_comp_SHIFT        23
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL2_adc_02_dco_comp_DEFAULT      0x00000000

/* AIF_SAR_SAT_ANA :: ADC_CTL2 :: adc_02_gain_comp [22:17] */
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL2_adc_02_gain_comp_MASK        0x007e0000
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL2_adc_02_gain_comp_SHIFT       17
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL2_adc_02_gain_comp_DEFAULT     0x00000000

/* AIF_SAR_SAT_ANA :: ADC_CTL2 :: adc_02_fine_dly [16:12] */
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL2_adc_02_fine_dly_MASK         0x0001f000
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL2_adc_02_fine_dly_SHIFT        12
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL2_adc_02_fine_dly_DEFAULT      0x00000000

/* AIF_SAR_SAT_ANA :: ADC_CTL2 :: adc_02_reserved_11_10 [11:10] */
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL2_adc_02_reserved_11_10_MASK   0x00000c00
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL2_adc_02_reserved_11_10_SHIFT  10
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL2_adc_02_reserved_11_10_DEFAULT 0x00000000

/* AIF_SAR_SAT_ANA :: ADC_CTL2 :: adc_02_coarse_skew [09:08] */
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL2_adc_02_coarse_skew_MASK      0x00000300
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL2_adc_02_coarse_skew_SHIFT     8
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL2_adc_02_coarse_skew_DEFAULT   0x00000000

/* AIF_SAR_SAT_ANA :: ADC_CTL2 :: adc_02_current_ctl [07:05] */
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL2_adc_02_current_ctl_MASK      0x000000e0
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL2_adc_02_current_ctl_SHIFT     5
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL2_adc_02_current_ctl_DEFAULT   0x00000000

/* AIF_SAR_SAT_ANA :: ADC_CTL2 :: adc_02_range_ctl [04:02] */
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL2_adc_02_range_ctl_MASK        0x0000001c
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL2_adc_02_range_ctl_SHIFT       2
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL2_adc_02_range_ctl_DEFAULT     0x00000000

/* AIF_SAR_SAT_ANA :: ADC_CTL2 :: adc_02_reserved_01_01 [01:00] */
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL2_adc_02_reserved_01_01_MASK   0x00000003
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL2_adc_02_reserved_01_01_SHIFT  0
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL2_adc_02_reserved_01_01_DEFAULT 0x00000000

/***************************************************************************
 *ADC_CTL3 - ADC CTL3
 ***************************************************************************/
/* AIF_SAR_SAT_ANA :: ADC_CTL3 :: adc_03_cal_clk_en [31:31] */
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL3_adc_03_cal_clk_en_MASK       0x80000000
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL3_adc_03_cal_clk_en_SHIFT      31
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL3_adc_03_cal_clk_en_DEFAULT    0x00000000

/* AIF_SAR_SAT_ANA :: ADC_CTL3 :: adc_03_cal_clk_sel [30:30] */
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL3_adc_03_cal_clk_sel_MASK      0x40000000
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL3_adc_03_cal_clk_sel_SHIFT     30
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL3_adc_03_cal_clk_sel_DEFAULT   0x00000000

/* AIF_SAR_SAT_ANA :: ADC_CTL3 :: adc_03_testbus_en [29:29] */
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL3_adc_03_testbus_en_MASK       0x20000000
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL3_adc_03_testbus_en_SHIFT      29
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL3_adc_03_testbus_en_DEFAULT    0x00000000

/* AIF_SAR_SAT_ANA :: ADC_CTL3 :: adc_03_dco_comp [28:23] */
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL3_adc_03_dco_comp_MASK         0x1f800000
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL3_adc_03_dco_comp_SHIFT        23
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL3_adc_03_dco_comp_DEFAULT      0x00000000

/* AIF_SAR_SAT_ANA :: ADC_CTL3 :: adc_03_gain_comp [22:17] */
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL3_adc_03_gain_comp_MASK        0x007e0000
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL3_adc_03_gain_comp_SHIFT       17
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL3_adc_03_gain_comp_DEFAULT     0x00000000

/* AIF_SAR_SAT_ANA :: ADC_CTL3 :: adc_03_fine_dly [16:12] */
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL3_adc_03_fine_dly_MASK         0x0001f000
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL3_adc_03_fine_dly_SHIFT        12
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL3_adc_03_fine_dly_DEFAULT      0x00000000

/* AIF_SAR_SAT_ANA :: ADC_CTL3 :: adc_03_reserved_11_10 [11:10] */
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL3_adc_03_reserved_11_10_MASK   0x00000c00
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL3_adc_03_reserved_11_10_SHIFT  10
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL3_adc_03_reserved_11_10_DEFAULT 0x00000000

/* AIF_SAR_SAT_ANA :: ADC_CTL3 :: adc_03_coarse_skew [09:08] */
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL3_adc_03_coarse_skew_MASK      0x00000300
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL3_adc_03_coarse_skew_SHIFT     8
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL3_adc_03_coarse_skew_DEFAULT   0x00000000

/* AIF_SAR_SAT_ANA :: ADC_CTL3 :: adc_03_current_ctl [07:05] */
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL3_adc_03_current_ctl_MASK      0x000000e0
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL3_adc_03_current_ctl_SHIFT     5
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL3_adc_03_current_ctl_DEFAULT   0x00000000

/* AIF_SAR_SAT_ANA :: ADC_CTL3 :: adc_03_range_ctl [04:02] */
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL3_adc_03_range_ctl_MASK        0x0000001c
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL3_adc_03_range_ctl_SHIFT       2
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL3_adc_03_range_ctl_DEFAULT     0x00000000

/* AIF_SAR_SAT_ANA :: ADC_CTL3 :: adc_03_reserved_01_00 [01:00] */
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL3_adc_03_reserved_01_00_MASK   0x00000003
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL3_adc_03_reserved_01_00_SHIFT  0
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL3_adc_03_reserved_01_00_DEFAULT 0x00000000

/***************************************************************************
 *ADC_CTL4 - ADC CTL4
 ***************************************************************************/
/* AIF_SAR_SAT_ANA :: ADC_CTL4 :: adc_04_cal_clk_en [31:31] */
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL4_adc_04_cal_clk_en_MASK       0x80000000
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL4_adc_04_cal_clk_en_SHIFT      31
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL4_adc_04_cal_clk_en_DEFAULT    0x00000000

/* AIF_SAR_SAT_ANA :: ADC_CTL4 :: adc_04_cal_clk_sel [30:30] */
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL4_adc_04_cal_clk_sel_MASK      0x40000000
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL4_adc_04_cal_clk_sel_SHIFT     30
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL4_adc_04_cal_clk_sel_DEFAULT   0x00000000

/* AIF_SAR_SAT_ANA :: ADC_CTL4 :: adc_04_testbus_en [29:29] */
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL4_adc_04_testbus_en_MASK       0x20000000
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL4_adc_04_testbus_en_SHIFT      29
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL4_adc_04_testbus_en_DEFAULT    0x00000000

/* AIF_SAR_SAT_ANA :: ADC_CTL4 :: adc_04_dco_comp [28:23] */
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL4_adc_04_dco_comp_MASK         0x1f800000
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL4_adc_04_dco_comp_SHIFT        23
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL4_adc_04_dco_comp_DEFAULT      0x00000000

/* AIF_SAR_SAT_ANA :: ADC_CTL4 :: adc_04_gain_comp [22:17] */
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL4_adc_04_gain_comp_MASK        0x007e0000
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL4_adc_04_gain_comp_SHIFT       17
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL4_adc_04_gain_comp_DEFAULT     0x00000000

/* AIF_SAR_SAT_ANA :: ADC_CTL4 :: adc_04_fine_dly [16:12] */
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL4_adc_04_fine_dly_MASK         0x0001f000
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL4_adc_04_fine_dly_SHIFT        12
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL4_adc_04_fine_dly_DEFAULT      0x00000000

/* AIF_SAR_SAT_ANA :: ADC_CTL4 :: adc_04_reserved_11_10 [11:10] */
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL4_adc_04_reserved_11_10_MASK   0x00000c00
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL4_adc_04_reserved_11_10_SHIFT  10
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL4_adc_04_reserved_11_10_DEFAULT 0x00000000

/* AIF_SAR_SAT_ANA :: ADC_CTL4 :: adc_04_coarse_skew [09:08] */
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL4_adc_04_coarse_skew_MASK      0x00000300
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL4_adc_04_coarse_skew_SHIFT     8
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL4_adc_04_coarse_skew_DEFAULT   0x00000000

/* AIF_SAR_SAT_ANA :: ADC_CTL4 :: adc_04_current_ctl [07:05] */
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL4_adc_04_current_ctl_MASK      0x000000e0
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL4_adc_04_current_ctl_SHIFT     5
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL4_adc_04_current_ctl_DEFAULT   0x00000000

/* AIF_SAR_SAT_ANA :: ADC_CTL4 :: adc_04_range_ctl [04:02] */
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL4_adc_04_range_ctl_MASK        0x0000001c
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL4_adc_04_range_ctl_SHIFT       2
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL4_adc_04_range_ctl_DEFAULT     0x00000000

/* AIF_SAR_SAT_ANA :: ADC_CTL4 :: adc_04_reserved_01_00 [01:00] */
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL4_adc_04_reserved_01_00_MASK   0x00000003
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL4_adc_04_reserved_01_00_SHIFT  0
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL4_adc_04_reserved_01_00_DEFAULT 0x00000000

/***************************************************************************
 *ADC_CTL5 - ADC CTL5
 ***************************************************************************/
/* AIF_SAR_SAT_ANA :: ADC_CTL5 :: adc_05_cal_clk_en [31:31] */
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL5_adc_05_cal_clk_en_MASK       0x80000000
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL5_adc_05_cal_clk_en_SHIFT      31
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL5_adc_05_cal_clk_en_DEFAULT    0x00000000

/* AIF_SAR_SAT_ANA :: ADC_CTL5 :: adc_05_cal_clk_sel [30:30] */
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL5_adc_05_cal_clk_sel_MASK      0x40000000
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL5_adc_05_cal_clk_sel_SHIFT     30
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL5_adc_05_cal_clk_sel_DEFAULT   0x00000000

/* AIF_SAR_SAT_ANA :: ADC_CTL5 :: adc_05_testbus_en [29:29] */
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL5_adc_05_testbus_en_MASK       0x20000000
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL5_adc_05_testbus_en_SHIFT      29
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL5_adc_05_testbus_en_DEFAULT    0x00000000

/* AIF_SAR_SAT_ANA :: ADC_CTL5 :: adc_05_dco_comp [28:23] */
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL5_adc_05_dco_comp_MASK         0x1f800000
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL5_adc_05_dco_comp_SHIFT        23
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL5_adc_05_dco_comp_DEFAULT      0x00000000

/* AIF_SAR_SAT_ANA :: ADC_CTL5 :: adc_05_gain_comp [22:17] */
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL5_adc_05_gain_comp_MASK        0x007e0000
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL5_adc_05_gain_comp_SHIFT       17
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL5_adc_05_gain_comp_DEFAULT     0x00000000

/* AIF_SAR_SAT_ANA :: ADC_CTL5 :: adc_05_fine_dly [16:12] */
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL5_adc_05_fine_dly_MASK         0x0001f000
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL5_adc_05_fine_dly_SHIFT        12
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL5_adc_05_fine_dly_DEFAULT      0x00000000

/* AIF_SAR_SAT_ANA :: ADC_CTL5 :: adc_05_reserved_11_10 [11:10] */
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL5_adc_05_reserved_11_10_MASK   0x00000c00
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL5_adc_05_reserved_11_10_SHIFT  10
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL5_adc_05_reserved_11_10_DEFAULT 0x00000000

/* AIF_SAR_SAT_ANA :: ADC_CTL5 :: adc_05_coarse_skew [09:08] */
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL5_adc_05_coarse_skew_MASK      0x00000300
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL5_adc_05_coarse_skew_SHIFT     8
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL5_adc_05_coarse_skew_DEFAULT   0x00000000

/* AIF_SAR_SAT_ANA :: ADC_CTL5 :: adc_05_current_ctl [07:05] */
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL5_adc_05_current_ctl_MASK      0x000000e0
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL5_adc_05_current_ctl_SHIFT     5
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL5_adc_05_current_ctl_DEFAULT   0x00000000

/* AIF_SAR_SAT_ANA :: ADC_CTL5 :: adc_05_range_ctl [04:02] */
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL5_adc_05_range_ctl_MASK        0x0000001c
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL5_adc_05_range_ctl_SHIFT       2
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL5_adc_05_range_ctl_DEFAULT     0x00000000

/* AIF_SAR_SAT_ANA :: ADC_CTL5 :: adc_05_reserved_01_00 [01:00] */
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL5_adc_05_reserved_01_00_MASK   0x00000003
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL5_adc_05_reserved_01_00_SHIFT  0
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL5_adc_05_reserved_01_00_DEFAULT 0x00000000

/***************************************************************************
 *ADC_CTL6 - ADC CTL6
 ***************************************************************************/
/* AIF_SAR_SAT_ANA :: ADC_CTL6 :: adc_06_cal_clk_en [31:31] */
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL6_adc_06_cal_clk_en_MASK       0x80000000
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL6_adc_06_cal_clk_en_SHIFT      31
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL6_adc_06_cal_clk_en_DEFAULT    0x00000000

/* AIF_SAR_SAT_ANA :: ADC_CTL6 :: adc_06_cal_clk_sel [30:30] */
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL6_adc_06_cal_clk_sel_MASK      0x40000000
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL6_adc_06_cal_clk_sel_SHIFT     30
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL6_adc_06_cal_clk_sel_DEFAULT   0x00000000

/* AIF_SAR_SAT_ANA :: ADC_CTL6 :: adc_06_testbus_en [29:29] */
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL6_adc_06_testbus_en_MASK       0x20000000
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL6_adc_06_testbus_en_SHIFT      29
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL6_adc_06_testbus_en_DEFAULT    0x00000000

/* AIF_SAR_SAT_ANA :: ADC_CTL6 :: adc_06_dco_comp [28:23] */
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL6_adc_06_dco_comp_MASK         0x1f800000
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL6_adc_06_dco_comp_SHIFT        23
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL6_adc_06_dco_comp_DEFAULT      0x00000000

/* AIF_SAR_SAT_ANA :: ADC_CTL6 :: adc_06_gain_comp [22:17] */
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL6_adc_06_gain_comp_MASK        0x007e0000
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL6_adc_06_gain_comp_SHIFT       17
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL6_adc_06_gain_comp_DEFAULT     0x00000000

/* AIF_SAR_SAT_ANA :: ADC_CTL6 :: adc_06_fine_dly [16:12] */
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL6_adc_06_fine_dly_MASK         0x0001f000
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL6_adc_06_fine_dly_SHIFT        12
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL6_adc_06_fine_dly_DEFAULT      0x00000000

/* AIF_SAR_SAT_ANA :: ADC_CTL6 :: adc_06_reserved_11_10 [11:10] */
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL6_adc_06_reserved_11_10_MASK   0x00000c00
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL6_adc_06_reserved_11_10_SHIFT  10
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL6_adc_06_reserved_11_10_DEFAULT 0x00000000

/* AIF_SAR_SAT_ANA :: ADC_CTL6 :: adc_06_coarse_skew [09:08] */
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL6_adc_06_coarse_skew_MASK      0x00000300
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL6_adc_06_coarse_skew_SHIFT     8
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL6_adc_06_coarse_skew_DEFAULT   0x00000000

/* AIF_SAR_SAT_ANA :: ADC_CTL6 :: adc_06_current_ctl [07:05] */
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL6_adc_06_current_ctl_MASK      0x000000e0
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL6_adc_06_current_ctl_SHIFT     5
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL6_adc_06_current_ctl_DEFAULT   0x00000000

/* AIF_SAR_SAT_ANA :: ADC_CTL6 :: adc_06_range_ctl [04:02] */
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL6_adc_06_range_ctl_MASK        0x0000001c
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL6_adc_06_range_ctl_SHIFT       2
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL6_adc_06_range_ctl_DEFAULT     0x00000000

/* AIF_SAR_SAT_ANA :: ADC_CTL6 :: adc_06_reserved_01_00 [01:00] */
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL6_adc_06_reserved_01_00_MASK   0x00000003
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL6_adc_06_reserved_01_00_SHIFT  0
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL6_adc_06_reserved_01_00_DEFAULT 0x00000000

/***************************************************************************
 *ADC_CTL7 - ADC CTL7
 ***************************************************************************/
/* AIF_SAR_SAT_ANA :: ADC_CTL7 :: adc_07_cal_clk_en [31:31] */
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL7_adc_07_cal_clk_en_MASK       0x80000000
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL7_adc_07_cal_clk_en_SHIFT      31
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL7_adc_07_cal_clk_en_DEFAULT    0x00000000

/* AIF_SAR_SAT_ANA :: ADC_CTL7 :: adc_07_cal_clk_sel [30:30] */
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL7_adc_07_cal_clk_sel_MASK      0x40000000
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL7_adc_07_cal_clk_sel_SHIFT     30
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL7_adc_07_cal_clk_sel_DEFAULT   0x00000000

/* AIF_SAR_SAT_ANA :: ADC_CTL7 :: adc_07_testbus_en [29:29] */
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL7_adc_07_testbus_en_MASK       0x20000000
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL7_adc_07_testbus_en_SHIFT      29
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL7_adc_07_testbus_en_DEFAULT    0x00000000

/* AIF_SAR_SAT_ANA :: ADC_CTL7 :: adc_07_dco_comp [28:23] */
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL7_adc_07_dco_comp_MASK         0x1f800000
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL7_adc_07_dco_comp_SHIFT        23
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL7_adc_07_dco_comp_DEFAULT      0x00000000

/* AIF_SAR_SAT_ANA :: ADC_CTL7 :: adc_07_gain_comp [22:17] */
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL7_adc_07_gain_comp_MASK        0x007e0000
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL7_adc_07_gain_comp_SHIFT       17
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL7_adc_07_gain_comp_DEFAULT     0x00000000

/* AIF_SAR_SAT_ANA :: ADC_CTL7 :: adc_07_fine_dly [16:12] */
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL7_adc_07_fine_dly_MASK         0x0001f000
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL7_adc_07_fine_dly_SHIFT        12
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL7_adc_07_fine_dly_DEFAULT      0x00000000

/* AIF_SAR_SAT_ANA :: ADC_CTL7 :: adc_07_reserved_11_10 [11:10] */
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL7_adc_07_reserved_11_10_MASK   0x00000c00
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL7_adc_07_reserved_11_10_SHIFT  10
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL7_adc_07_reserved_11_10_DEFAULT 0x00000000

/* AIF_SAR_SAT_ANA :: ADC_CTL7 :: adc_07_coarse_skew [09:08] */
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL7_adc_07_coarse_skew_MASK      0x00000300
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL7_adc_07_coarse_skew_SHIFT     8
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL7_adc_07_coarse_skew_DEFAULT   0x00000000

/* AIF_SAR_SAT_ANA :: ADC_CTL7 :: adc_07_current_ctl [07:05] */
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL7_adc_07_current_ctl_MASK      0x000000e0
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL7_adc_07_current_ctl_SHIFT     5
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL7_adc_07_current_ctl_DEFAULT   0x00000000

/* AIF_SAR_SAT_ANA :: ADC_CTL7 :: adc_07_range_ctl [04:02] */
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL7_adc_07_range_ctl_MASK        0x0000001c
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL7_adc_07_range_ctl_SHIFT       2
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL7_adc_07_range_ctl_DEFAULT     0x00000000

/* AIF_SAR_SAT_ANA :: ADC_CTL7 :: adc_07_reserved_01_00 [01:00] */
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL7_adc_07_reserved_01_00_MASK   0x00000003
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL7_adc_07_reserved_01_00_SHIFT  0
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL7_adc_07_reserved_01_00_DEFAULT 0x00000000

/***************************************************************************
 *ADC_CTL8 - ADC CTL8
 ***************************************************************************/
/* AIF_SAR_SAT_ANA :: ADC_CTL8 :: adc_08_cal_clk_en [31:31] */
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL8_adc_08_cal_clk_en_MASK       0x80000000
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL8_adc_08_cal_clk_en_SHIFT      31
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL8_adc_08_cal_clk_en_DEFAULT    0x00000000

/* AIF_SAR_SAT_ANA :: ADC_CTL8 :: adc_08_cal_clk_sel [30:30] */
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL8_adc_08_cal_clk_sel_MASK      0x40000000
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL8_adc_08_cal_clk_sel_SHIFT     30
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL8_adc_08_cal_clk_sel_DEFAULT   0x00000000

/* AIF_SAR_SAT_ANA :: ADC_CTL8 :: adc_08_testbus_en [29:29] */
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL8_adc_08_testbus_en_MASK       0x20000000
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL8_adc_08_testbus_en_SHIFT      29
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL8_adc_08_testbus_en_DEFAULT    0x00000000

/* AIF_SAR_SAT_ANA :: ADC_CTL8 :: adc_08_dco_comp [28:23] */
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL8_adc_08_dco_comp_MASK         0x1f800000
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL8_adc_08_dco_comp_SHIFT        23
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL8_adc_08_dco_comp_DEFAULT      0x00000000

/* AIF_SAR_SAT_ANA :: ADC_CTL8 :: adc_08_gain_comp [22:17] */
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL8_adc_08_gain_comp_MASK        0x007e0000
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL8_adc_08_gain_comp_SHIFT       17
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL8_adc_08_gain_comp_DEFAULT     0x00000000

/* AIF_SAR_SAT_ANA :: ADC_CTL8 :: adc_08_fine_dly [16:12] */
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL8_adc_08_fine_dly_MASK         0x0001f000
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL8_adc_08_fine_dly_SHIFT        12
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL8_adc_08_fine_dly_DEFAULT      0x00000000

/* AIF_SAR_SAT_ANA :: ADC_CTL8 :: adc_08_reserved_11_10 [11:10] */
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL8_adc_08_reserved_11_10_MASK   0x00000c00
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL8_adc_08_reserved_11_10_SHIFT  10
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL8_adc_08_reserved_11_10_DEFAULT 0x00000000

/* AIF_SAR_SAT_ANA :: ADC_CTL8 :: adc_08_coarse_skew [09:08] */
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL8_adc_08_coarse_skew_MASK      0x00000300
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL8_adc_08_coarse_skew_SHIFT     8
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL8_adc_08_coarse_skew_DEFAULT   0x00000000

/* AIF_SAR_SAT_ANA :: ADC_CTL8 :: adc_08_current_ctl [07:05] */
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL8_adc_08_current_ctl_MASK      0x000000e0
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL8_adc_08_current_ctl_SHIFT     5
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL8_adc_08_current_ctl_DEFAULT   0x00000000

/* AIF_SAR_SAT_ANA :: ADC_CTL8 :: adc_08_range_ctl [04:02] */
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL8_adc_08_range_ctl_MASK        0x0000001c
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL8_adc_08_range_ctl_SHIFT       2
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL8_adc_08_range_ctl_DEFAULT     0x00000000

/* AIF_SAR_SAT_ANA :: ADC_CTL8 :: adc_08_reserved_01_00 [01:00] */
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL8_adc_08_reserved_01_00_MASK   0x00000003
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL8_adc_08_reserved_01_00_SHIFT  0
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL8_adc_08_reserved_01_00_DEFAULT 0x00000000

/***************************************************************************
 *ADC_CTL9 - ADC CTL9
 ***************************************************************************/
/* AIF_SAR_SAT_ANA :: ADC_CTL9 :: adc_09_cal_clk_en [31:31] */
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL9_adc_09_cal_clk_en_MASK       0x80000000
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL9_adc_09_cal_clk_en_SHIFT      31
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL9_adc_09_cal_clk_en_DEFAULT    0x00000000

/* AIF_SAR_SAT_ANA :: ADC_CTL9 :: adc_09_cal_clk_sel [30:30] */
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL9_adc_09_cal_clk_sel_MASK      0x40000000
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL9_adc_09_cal_clk_sel_SHIFT     30
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL9_adc_09_cal_clk_sel_DEFAULT   0x00000000

/* AIF_SAR_SAT_ANA :: ADC_CTL9 :: adc_09_testbus_en [29:29] */
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL9_adc_09_testbus_en_MASK       0x20000000
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL9_adc_09_testbus_en_SHIFT      29
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL9_adc_09_testbus_en_DEFAULT    0x00000000

/* AIF_SAR_SAT_ANA :: ADC_CTL9 :: adc_09_dco_comp [28:23] */
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL9_adc_09_dco_comp_MASK         0x1f800000
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL9_adc_09_dco_comp_SHIFT        23
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL9_adc_09_dco_comp_DEFAULT      0x00000000

/* AIF_SAR_SAT_ANA :: ADC_CTL9 :: adc_09_gain_comp [22:17] */
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL9_adc_09_gain_comp_MASK        0x007e0000
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL9_adc_09_gain_comp_SHIFT       17
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL9_adc_09_gain_comp_DEFAULT     0x00000000

/* AIF_SAR_SAT_ANA :: ADC_CTL9 :: adc_09_fine_dly [16:12] */
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL9_adc_09_fine_dly_MASK         0x0001f000
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL9_adc_09_fine_dly_SHIFT        12
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL9_adc_09_fine_dly_DEFAULT      0x00000000

/* AIF_SAR_SAT_ANA :: ADC_CTL9 :: adc_09_reserved_11_10 [11:10] */
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL9_adc_09_reserved_11_10_MASK   0x00000c00
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL9_adc_09_reserved_11_10_SHIFT  10
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL9_adc_09_reserved_11_10_DEFAULT 0x00000000

/* AIF_SAR_SAT_ANA :: ADC_CTL9 :: adc_09_coarse_skew [09:08] */
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL9_adc_09_coarse_skew_MASK      0x00000300
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL9_adc_09_coarse_skew_SHIFT     8
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL9_adc_09_coarse_skew_DEFAULT   0x00000000

/* AIF_SAR_SAT_ANA :: ADC_CTL9 :: adc_09_current_ctl [07:05] */
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL9_adc_09_current_ctl_MASK      0x000000e0
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL9_adc_09_current_ctl_SHIFT     5
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL9_adc_09_current_ctl_DEFAULT   0x00000000

/* AIF_SAR_SAT_ANA :: ADC_CTL9 :: adc_09_range_ctl [04:02] */
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL9_adc_09_range_ctl_MASK        0x0000001c
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL9_adc_09_range_ctl_SHIFT       2
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL9_adc_09_range_ctl_DEFAULT     0x00000000

/* AIF_SAR_SAT_ANA :: ADC_CTL9 :: adc_09_reserved_01_00 [01:00] */
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL9_adc_09_reserved_01_00_MASK   0x00000003
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL9_adc_09_reserved_01_00_SHIFT  0
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL9_adc_09_reserved_01_00_DEFAULT 0x00000000

/***************************************************************************
 *ADC_CTL10 - ADC CTL10
 ***************************************************************************/
/* AIF_SAR_SAT_ANA :: ADC_CTL10 :: adc_10_cal_clk_en [31:31] */
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL10_adc_10_cal_clk_en_MASK      0x80000000
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL10_adc_10_cal_clk_en_SHIFT     31
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL10_adc_10_cal_clk_en_DEFAULT   0x00000000

/* AIF_SAR_SAT_ANA :: ADC_CTL10 :: adc_10_cal_clk_sel [30:30] */
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL10_adc_10_cal_clk_sel_MASK     0x40000000
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL10_adc_10_cal_clk_sel_SHIFT    30
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL10_adc_10_cal_clk_sel_DEFAULT  0x00000000

/* AIF_SAR_SAT_ANA :: ADC_CTL10 :: adc_10_testbus_en [29:29] */
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL10_adc_10_testbus_en_MASK      0x20000000
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL10_adc_10_testbus_en_SHIFT     29
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL10_adc_10_testbus_en_DEFAULT   0x00000000

/* AIF_SAR_SAT_ANA :: ADC_CTL10 :: adc_10_dco_comp [28:23] */
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL10_adc_10_dco_comp_MASK        0x1f800000
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL10_adc_10_dco_comp_SHIFT       23
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL10_adc_10_dco_comp_DEFAULT     0x00000000

/* AIF_SAR_SAT_ANA :: ADC_CTL10 :: adc_10_gain_comp [22:17] */
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL10_adc_10_gain_comp_MASK       0x007e0000
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL10_adc_10_gain_comp_SHIFT      17
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL10_adc_10_gain_comp_DEFAULT    0x00000000

/* AIF_SAR_SAT_ANA :: ADC_CTL10 :: adc_10_fine_dly [16:12] */
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL10_adc_10_fine_dly_MASK        0x0001f000
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL10_adc_10_fine_dly_SHIFT       12
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL10_adc_10_fine_dly_DEFAULT     0x00000000

/* AIF_SAR_SAT_ANA :: ADC_CTL10 :: adc_10_reserved_11_10 [11:10] */
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL10_adc_10_reserved_11_10_MASK  0x00000c00
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL10_adc_10_reserved_11_10_SHIFT 10
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL10_adc_10_reserved_11_10_DEFAULT 0x00000000

/* AIF_SAR_SAT_ANA :: ADC_CTL10 :: adc_10_coarse_skew [09:08] */
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL10_adc_10_coarse_skew_MASK     0x00000300
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL10_adc_10_coarse_skew_SHIFT    8
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL10_adc_10_coarse_skew_DEFAULT  0x00000000

/* AIF_SAR_SAT_ANA :: ADC_CTL10 :: adc_10_current_ctl [07:05] */
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL10_adc_10_current_ctl_MASK     0x000000e0
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL10_adc_10_current_ctl_SHIFT    5
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL10_adc_10_current_ctl_DEFAULT  0x00000000

/* AIF_SAR_SAT_ANA :: ADC_CTL10 :: adc_10_range_ctl [04:02] */
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL10_adc_10_range_ctl_MASK       0x0000001c
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL10_adc_10_range_ctl_SHIFT      2
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL10_adc_10_range_ctl_DEFAULT    0x00000000

/* AIF_SAR_SAT_ANA :: ADC_CTL10 :: adc_10_reserved_01_00 [01:00] */
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL10_adc_10_reserved_01_00_MASK  0x00000003
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL10_adc_10_reserved_01_00_SHIFT 0
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL10_adc_10_reserved_01_00_DEFAULT 0x00000000

/***************************************************************************
 *ADC_CTL11 - ADC CTL11
 ***************************************************************************/
/* AIF_SAR_SAT_ANA :: ADC_CTL11 :: adc_11_cal_clk_en [31:31] */
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL11_adc_11_cal_clk_en_MASK      0x80000000
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL11_adc_11_cal_clk_en_SHIFT     31
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL11_adc_11_cal_clk_en_DEFAULT   0x00000000

/* AIF_SAR_SAT_ANA :: ADC_CTL11 :: adc_11_cal_clk_sel [30:30] */
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL11_adc_11_cal_clk_sel_MASK     0x40000000
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL11_adc_11_cal_clk_sel_SHIFT    30
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL11_adc_11_cal_clk_sel_DEFAULT  0x00000000

/* AIF_SAR_SAT_ANA :: ADC_CTL11 :: adc_11_testbus_en [29:29] */
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL11_adc_11_testbus_en_MASK      0x20000000
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL11_adc_11_testbus_en_SHIFT     29
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL11_adc_11_testbus_en_DEFAULT   0x00000000

/* AIF_SAR_SAT_ANA :: ADC_CTL11 :: adc_11_dco_comp [28:23] */
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL11_adc_11_dco_comp_MASK        0x1f800000
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL11_adc_11_dco_comp_SHIFT       23
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL11_adc_11_dco_comp_DEFAULT     0x00000000

/* AIF_SAR_SAT_ANA :: ADC_CTL11 :: adc_11_gain_comp [22:17] */
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL11_adc_11_gain_comp_MASK       0x007e0000
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL11_adc_11_gain_comp_SHIFT      17
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL11_adc_11_gain_comp_DEFAULT    0x00000000

/* AIF_SAR_SAT_ANA :: ADC_CTL11 :: adc_11_fine_dly [16:12] */
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL11_adc_11_fine_dly_MASK        0x0001f000
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL11_adc_11_fine_dly_SHIFT       12
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL11_adc_11_fine_dly_DEFAULT     0x00000000

/* AIF_SAR_SAT_ANA :: ADC_CTL11 :: adc_11_reserved_11_10 [11:10] */
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL11_adc_11_reserved_11_10_MASK  0x00000c00
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL11_adc_11_reserved_11_10_SHIFT 10
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL11_adc_11_reserved_11_10_DEFAULT 0x00000000

/* AIF_SAR_SAT_ANA :: ADC_CTL11 :: adc_11_coarse_skew [09:08] */
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL11_adc_11_coarse_skew_MASK     0x00000300
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL11_adc_11_coarse_skew_SHIFT    8
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL11_adc_11_coarse_skew_DEFAULT  0x00000000

/* AIF_SAR_SAT_ANA :: ADC_CTL11 :: adc_11_current_ctl [07:05] */
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL11_adc_11_current_ctl_MASK     0x000000e0
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL11_adc_11_current_ctl_SHIFT    5
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL11_adc_11_current_ctl_DEFAULT  0x00000000

/* AIF_SAR_SAT_ANA :: ADC_CTL11 :: adc_11_range_ctl [04:02] */
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL11_adc_11_range_ctl_MASK       0x0000001c
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL11_adc_11_range_ctl_SHIFT      2
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL11_adc_11_range_ctl_DEFAULT    0x00000000

/* AIF_SAR_SAT_ANA :: ADC_CTL11 :: adc_11_reserved_01_00 [01:00] */
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL11_adc_11_reserved_01_00_MASK  0x00000003
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL11_adc_11_reserved_01_00_SHIFT 0
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL11_adc_11_reserved_01_00_DEFAULT 0x00000000

/***************************************************************************
 *ADC_CTL12 - ADC CTL12
 ***************************************************************************/
/* AIF_SAR_SAT_ANA :: ADC_CTL12 :: reserved_adc_ctl_12_31_0 [31:00] */
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL12_reserved_adc_ctl_12_31_0_MASK 0xffffffff
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL12_reserved_adc_ctl_12_31_0_SHIFT 0
#define BCHP_AIF_SAR_SAT_ANA_ADC_CTL12_reserved_adc_ctl_12_31_0_DEFAULT 0x00000000

/***************************************************************************
 *ADC_BG_CTL0 - ADC BG CTL0
 ***************************************************************************/
/* AIF_SAR_SAT_ANA :: ADC_BG_CTL0 :: reserved_bg_ctl0_31_10 [31:10] */
#define BCHP_AIF_SAR_SAT_ANA_ADC_BG_CTL0_reserved_bg_ctl0_31_10_MASK 0xfffffc00
#define BCHP_AIF_SAR_SAT_ANA_ADC_BG_CTL0_reserved_bg_ctl0_31_10_SHIFT 10
#define BCHP_AIF_SAR_SAT_ANA_ADC_BG_CTL0_reserved_bg_ctl0_31_10_DEFAULT 0x00000000

/* AIF_SAR_SAT_ANA :: ADC_BG_CTL0 :: Ibias_trim_1p0 [09:03] */
#define BCHP_AIF_SAR_SAT_ANA_ADC_BG_CTL0_Ibias_trim_1p0_MASK       0x000003f8
#define BCHP_AIF_SAR_SAT_ANA_ADC_BG_CTL0_Ibias_trim_1p0_SHIFT      3
#define BCHP_AIF_SAR_SAT_ANA_ADC_BG_CTL0_Ibias_trim_1p0_DEFAULT    0x00000029

/* AIF_SAR_SAT_ANA :: ADC_BG_CTL0 :: bg_core_adj_1p0 [02:00] */
#define BCHP_AIF_SAR_SAT_ANA_ADC_BG_CTL0_bg_core_adj_1p0_MASK      0x00000007
#define BCHP_AIF_SAR_SAT_ANA_ADC_BG_CTL0_bg_core_adj_1p0_SHIFT     0
#define BCHP_AIF_SAR_SAT_ANA_ADC_BG_CTL0_bg_core_adj_1p0_DEFAULT   0x00000003

/***************************************************************************
 *ADC_RFFE_SIGR01 - ADC RFFE SIGR01
 ***************************************************************************/
/* AIF_SAR_SAT_ANA :: ADC_RFFE_SIGR01 :: reserved_rffesigr01_31_12 [31:12] */
#define BCHP_AIF_SAR_SAT_ANA_ADC_RFFE_SIGR01_reserved_rffesigr01_31_12_MASK 0xfffff000
#define BCHP_AIF_SAR_SAT_ANA_ADC_RFFE_SIGR01_reserved_rffesigr01_31_12_SHIFT 12
#define BCHP_AIF_SAR_SAT_ANA_ADC_RFFE_SIGR01_reserved_rffesigr01_31_12_DEFAULT 0x00000000

/* AIF_SAR_SAT_ANA :: ADC_RFFE_SIGR01 :: reserved_rffesigr01_11_07 [11:07] */
#define BCHP_AIF_SAR_SAT_ANA_ADC_RFFE_SIGR01_reserved_rffesigr01_11_07_MASK 0x00000f80
#define BCHP_AIF_SAR_SAT_ANA_ADC_RFFE_SIGR01_reserved_rffesigr01_11_07_SHIFT 7
#define BCHP_AIF_SAR_SAT_ANA_ADC_RFFE_SIGR01_reserved_rffesigr01_11_07_DEFAULT 0x00000000

/* AIF_SAR_SAT_ANA :: ADC_RFFE_SIGR01 :: reserved_rffesigr01_6_0 [06:00] */
#define BCHP_AIF_SAR_SAT_ANA_ADC_RFFE_SIGR01_reserved_rffesigr01_6_0_MASK 0x0000007f
#define BCHP_AIF_SAR_SAT_ANA_ADC_RFFE_SIGR01_reserved_rffesigr01_6_0_SHIFT 0
#define BCHP_AIF_SAR_SAT_ANA_ADC_RFFE_SIGR01_reserved_rffesigr01_6_0_DEFAULT 0x00000000

/***************************************************************************
 *ADC_RFFE_WRITER01 - ADC RFFE WRITER01
 ***************************************************************************/
/* AIF_SAR_SAT_ANA :: ADC_RFFE_WRITER01 :: Icntl_cscas [31:28] */
#define BCHP_AIF_SAR_SAT_ANA_ADC_RFFE_WRITER01_Icntl_cscas_MASK    0xf0000000
#define BCHP_AIF_SAR_SAT_ANA_ADC_RFFE_WRITER01_Icntl_cscas_SHIFT   28
#define BCHP_AIF_SAR_SAT_ANA_ADC_RFFE_WRITER01_Icntl_cscas_DEFAULT 0x00000008

/* AIF_SAR_SAT_ANA :: ADC_RFFE_WRITER01 :: Icntl_cs [27:24] */
#define BCHP_AIF_SAR_SAT_ANA_ADC_RFFE_WRITER01_Icntl_cs_MASK       0x0f000000
#define BCHP_AIF_SAR_SAT_ANA_ADC_RFFE_WRITER01_Icntl_cs_SHIFT      24
#define BCHP_AIF_SAR_SAT_ANA_ADC_RFFE_WRITER01_Icntl_cs_DEFAULT    0x00000008

/* AIF_SAR_SAT_ANA :: ADC_RFFE_WRITER01 :: Icntl_balcmfb [23:20] */
#define BCHP_AIF_SAR_SAT_ANA_ADC_RFFE_WRITER01_Icntl_balcmfb_MASK  0x00f00000
#define BCHP_AIF_SAR_SAT_ANA_ADC_RFFE_WRITER01_Icntl_balcmfb_SHIFT 20
#define BCHP_AIF_SAR_SAT_ANA_ADC_RFFE_WRITER01_Icntl_balcmfb_DEFAULT 0x00000008

/* AIF_SAR_SAT_ANA :: ADC_RFFE_WRITER01 :: Icntl_balun [19:16] */
#define BCHP_AIF_SAR_SAT_ANA_ADC_RFFE_WRITER01_Icntl_balun_MASK    0x000f0000
#define BCHP_AIF_SAR_SAT_ANA_ADC_RFFE_WRITER01_Icntl_balun_SHIFT   16
#define BCHP_AIF_SAR_SAT_ANA_ADC_RFFE_WRITER01_Icntl_balun_DEFAULT 0x00000008

/* AIF_SAR_SAT_ANA :: ADC_RFFE_WRITER01 :: Icntl_cmiamp [15:12] */
#define BCHP_AIF_SAR_SAT_ANA_ADC_RFFE_WRITER01_Icntl_cmiamp_MASK   0x0000f000
#define BCHP_AIF_SAR_SAT_ANA_ADC_RFFE_WRITER01_Icntl_cmiamp_SHIFT  12
#define BCHP_AIF_SAR_SAT_ANA_ADC_RFFE_WRITER01_Icntl_cmiamp_DEFAULT 0x00000008

/* AIF_SAR_SAT_ANA :: ADC_RFFE_WRITER01 :: Icntl_cmiref [11:08] */
#define BCHP_AIF_SAR_SAT_ANA_ADC_RFFE_WRITER01_Icntl_cmiref_MASK   0x00000f00
#define BCHP_AIF_SAR_SAT_ANA_ADC_RFFE_WRITER01_Icntl_cmiref_SHIFT  8
#define BCHP_AIF_SAR_SAT_ANA_ADC_RFFE_WRITER01_Icntl_cmiref_DEFAULT 0x00000008

/* AIF_SAR_SAT_ANA :: ADC_RFFE_WRITER01 :: Icntl_cmibuf [07:05] */
#define BCHP_AIF_SAR_SAT_ANA_ADC_RFFE_WRITER01_Icntl_cmibuf_MASK   0x000000e0
#define BCHP_AIF_SAR_SAT_ANA_ADC_RFFE_WRITER01_Icntl_cmibuf_SHIFT  5
#define BCHP_AIF_SAR_SAT_ANA_ADC_RFFE_WRITER01_Icntl_cmibuf_DEFAULT 0x00000002

/* AIF_SAR_SAT_ANA :: ADC_RFFE_WRITER01 :: buflpf_dpm_tone_en [04:04] */
#define BCHP_AIF_SAR_SAT_ANA_ADC_RFFE_WRITER01_buflpf_dpm_tone_en_MASK 0x00000010
#define BCHP_AIF_SAR_SAT_ANA_ADC_RFFE_WRITER01_buflpf_dpm_tone_en_SHIFT 4
#define BCHP_AIF_SAR_SAT_ANA_ADC_RFFE_WRITER01_buflpf_dpm_tone_en_DEFAULT 0x00000000

/* AIF_SAR_SAT_ANA :: ADC_RFFE_WRITER01 :: gainctrl [03:02] */
#define BCHP_AIF_SAR_SAT_ANA_ADC_RFFE_WRITER01_gainctrl_MASK       0x0000000c
#define BCHP_AIF_SAR_SAT_ANA_ADC_RFFE_WRITER01_gainctrl_SHIFT      2
#define BCHP_AIF_SAR_SAT_ANA_ADC_RFFE_WRITER01_gainctrl_DEFAULT    0x00000003

/* AIF_SAR_SAT_ANA :: ADC_RFFE_WRITER01 :: se_mode_control [01:01] */
#define BCHP_AIF_SAR_SAT_ANA_ADC_RFFE_WRITER01_se_mode_control_MASK 0x00000002
#define BCHP_AIF_SAR_SAT_ANA_ADC_RFFE_WRITER01_se_mode_control_SHIFT 1
#define BCHP_AIF_SAR_SAT_ANA_ADC_RFFE_WRITER01_se_mode_control_DEFAULT 0x00000000

/* AIF_SAR_SAT_ANA :: ADC_RFFE_WRITER01 :: bypasss_mode_control [00:00] */
#define BCHP_AIF_SAR_SAT_ANA_ADC_RFFE_WRITER01_bypasss_mode_control_MASK 0x00000001
#define BCHP_AIF_SAR_SAT_ANA_ADC_RFFE_WRITER01_bypasss_mode_control_SHIFT 0
#define BCHP_AIF_SAR_SAT_ANA_ADC_RFFE_WRITER01_bypasss_mode_control_DEFAULT 0x00000000

/***************************************************************************
 *ADC_RFFE_WRITER02 - ADC RFFE WRITER02
 ***************************************************************************/
/* AIF_SAR_SAT_ANA :: ADC_RFFE_WRITER02 :: reserved_rffe_writer02_31 [31:31] */
#define BCHP_AIF_SAR_SAT_ANA_ADC_RFFE_WRITER02_reserved_rffe_writer02_31_MASK 0x80000000
#define BCHP_AIF_SAR_SAT_ANA_ADC_RFFE_WRITER02_reserved_rffe_writer02_31_SHIFT 31
#define BCHP_AIF_SAR_SAT_ANA_ADC_RFFE_WRITER02_reserved_rffe_writer02_31_DEFAULT 0x00000000

/* AIF_SAR_SAT_ANA :: ADC_RFFE_WRITER02 :: dpm_gc [30:29] */
#define BCHP_AIF_SAR_SAT_ANA_ADC_RFFE_WRITER02_dpm_gc_MASK         0x60000000
#define BCHP_AIF_SAR_SAT_ANA_ADC_RFFE_WRITER02_dpm_gc_SHIFT        29
#define BCHP_AIF_SAR_SAT_ANA_ADC_RFFE_WRITER02_dpm_gc_DEFAULT      0x00000000

/* AIF_SAR_SAT_ANA :: ADC_RFFE_WRITER02 :: cmrefctl [28:26] */
#define BCHP_AIF_SAR_SAT_ANA_ADC_RFFE_WRITER02_cmrefctl_MASK       0x1c000000
#define BCHP_AIF_SAR_SAT_ANA_ADC_RFFE_WRITER02_cmrefctl_SHIFT      26
#define BCHP_AIF_SAR_SAT_ANA_ADC_RFFE_WRITER02_cmrefctl_DEFAULT    0x00000004

/* AIF_SAR_SAT_ANA :: ADC_RFFE_WRITER02 :: ctrlCload [25:22] */
#define BCHP_AIF_SAR_SAT_ANA_ADC_RFFE_WRITER02_ctrlCload_MASK      0x03c00000
#define BCHP_AIF_SAR_SAT_ANA_ADC_RFFE_WRITER02_ctrlCload_SHIFT     22
#define BCHP_AIF_SAR_SAT_ANA_ADC_RFFE_WRITER02_ctrlCload_DEFAULT   0x00000001

/* AIF_SAR_SAT_ANA :: ADC_RFFE_WRITER02 :: ctrlC [21:18] */
#define BCHP_AIF_SAR_SAT_ANA_ADC_RFFE_WRITER02_ctrlC_MASK          0x003c0000
#define BCHP_AIF_SAR_SAT_ANA_ADC_RFFE_WRITER02_ctrlC_SHIFT         18
#define BCHP_AIF_SAR_SAT_ANA_ADC_RFFE_WRITER02_ctrlC_DEFAULT       0x00000006

/* AIF_SAR_SAT_ANA :: ADC_RFFE_WRITER02 :: Icntrl_bufgain [17:15] */
#define BCHP_AIF_SAR_SAT_ANA_ADC_RFFE_WRITER02_Icntrl_bufgain_MASK 0x00038000
#define BCHP_AIF_SAR_SAT_ANA_ADC_RFFE_WRITER02_Icntrl_bufgain_SHIFT 15
#define BCHP_AIF_SAR_SAT_ANA_ADC_RFFE_WRITER02_Icntrl_bufgain_DEFAULT 0x00000004

/* AIF_SAR_SAT_ANA :: ADC_RFFE_WRITER02 :: Icntrl_buff [14:12] */
#define BCHP_AIF_SAR_SAT_ANA_ADC_RFFE_WRITER02_Icntrl_buff_MASK    0x00007000
#define BCHP_AIF_SAR_SAT_ANA_ADC_RFFE_WRITER02_Icntrl_buff_SHIFT   12
#define BCHP_AIF_SAR_SAT_ANA_ADC_RFFE_WRITER02_Icntrl_buff_DEFAULT 0x00000004

/* AIF_SAR_SAT_ANA :: ADC_RFFE_WRITER02 :: Icntl_sf [11:08] */
#define BCHP_AIF_SAR_SAT_ANA_ADC_RFFE_WRITER02_Icntl_sf_MASK       0x00000f00
#define BCHP_AIF_SAR_SAT_ANA_ADC_RFFE_WRITER02_Icntl_sf_SHIFT      8
#define BCHP_AIF_SAR_SAT_ANA_ADC_RFFE_WRITER02_Icntl_sf_DEFAULT    0x00000008

/* AIF_SAR_SAT_ANA :: ADC_RFFE_WRITER02 :: Icntl_cmfbfb [07:04] */
#define BCHP_AIF_SAR_SAT_ANA_ADC_RFFE_WRITER02_Icntl_cmfbfb_MASK   0x000000f0
#define BCHP_AIF_SAR_SAT_ANA_ADC_RFFE_WRITER02_Icntl_cmfbfb_SHIFT  4
#define BCHP_AIF_SAR_SAT_ANA_ADC_RFFE_WRITER02_Icntl_cmfbfb_DEFAULT 0x00000008

/* AIF_SAR_SAT_ANA :: ADC_RFFE_WRITER02 :: Inctl_fb [03:00] */
#define BCHP_AIF_SAR_SAT_ANA_ADC_RFFE_WRITER02_Inctl_fb_MASK       0x0000000f
#define BCHP_AIF_SAR_SAT_ANA_ADC_RFFE_WRITER02_Inctl_fb_SHIFT      0
#define BCHP_AIF_SAR_SAT_ANA_ADC_RFFE_WRITER02_Inctl_fb_DEFAULT    0x00000008

/***************************************************************************
 *ADC_RFFE_WRITER03 - ADC RFFE WRITER03
 ***************************************************************************/
/* AIF_SAR_SAT_ANA :: ADC_RFFE_WRITER03 :: buf_reg_ref [31:30] */
#define BCHP_AIF_SAR_SAT_ANA_ADC_RFFE_WRITER03_buf_reg_ref_MASK    0xc0000000
#define BCHP_AIF_SAR_SAT_ANA_ADC_RFFE_WRITER03_buf_reg_ref_SHIFT   30
#define BCHP_AIF_SAR_SAT_ANA_ADC_RFFE_WRITER03_buf_reg_ref_DEFAULT 0x00000001

/* AIF_SAR_SAT_ANA :: ADC_RFFE_WRITER03 :: reserved_rffe_writer03_29 [29:29] */
#define BCHP_AIF_SAR_SAT_ANA_ADC_RFFE_WRITER03_reserved_rffe_writer03_29_MASK 0x20000000
#define BCHP_AIF_SAR_SAT_ANA_ADC_RFFE_WRITER03_reserved_rffe_writer03_29_SHIFT 29
#define BCHP_AIF_SAR_SAT_ANA_ADC_RFFE_WRITER03_reserved_rffe_writer03_29_DEFAULT 0x00000000

/* AIF_SAR_SAT_ANA :: ADC_RFFE_WRITER03 :: buf_reg_volt_vc [28:27] */
#define BCHP_AIF_SAR_SAT_ANA_ADC_RFFE_WRITER03_buf_reg_volt_vc_MASK 0x18000000
#define BCHP_AIF_SAR_SAT_ANA_ADC_RFFE_WRITER03_buf_reg_volt_vc_SHIFT 27
#define BCHP_AIF_SAR_SAT_ANA_ADC_RFFE_WRITER03_buf_reg_volt_vc_DEFAULT 0x00000002

/* AIF_SAR_SAT_ANA :: ADC_RFFE_WRITER03 :: reserved_rffe_writer03_26 [26:26] */
#define BCHP_AIF_SAR_SAT_ANA_ADC_RFFE_WRITER03_reserved_rffe_writer03_26_MASK 0x04000000
#define BCHP_AIF_SAR_SAT_ANA_ADC_RFFE_WRITER03_reserved_rffe_writer03_26_SHIFT 26
#define BCHP_AIF_SAR_SAT_ANA_ADC_RFFE_WRITER03_reserved_rffe_writer03_26_DEFAULT 0x00000000

/* AIF_SAR_SAT_ANA :: ADC_RFFE_WRITER03 :: Icntrl_master [25:22] */
#define BCHP_AIF_SAR_SAT_ANA_ADC_RFFE_WRITER03_Icntrl_master_MASK  0x03c00000
#define BCHP_AIF_SAR_SAT_ANA_ADC_RFFE_WRITER03_Icntrl_master_SHIFT 22
#define BCHP_AIF_SAR_SAT_ANA_ADC_RFFE_WRITER03_Icntrl_master_DEFAULT 0x00000008

/* AIF_SAR_SAT_ANA :: ADC_RFFE_WRITER03 :: reserved_rffe_writer03_21_0 [21:00] */
#define BCHP_AIF_SAR_SAT_ANA_ADC_RFFE_WRITER03_reserved_rffe_writer03_21_0_MASK 0x003fffff
#define BCHP_AIF_SAR_SAT_ANA_ADC_RFFE_WRITER03_reserved_rffe_writer03_21_0_SHIFT 0
#define BCHP_AIF_SAR_SAT_ANA_ADC_RFFE_WRITER03_reserved_rffe_writer03_21_0_DEFAULT 0x00000000

/***************************************************************************
 *ADC_SYS_CTL0 - ADC SYS CTL0
 ***************************************************************************/
/* AIF_SAR_SAT_ANA :: ADC_SYS_CTL0 :: reserved_rb_15_13 [31:29] */
#define BCHP_AIF_SAR_SAT_ANA_ADC_SYS_CTL0_reserved_rb_15_13_MASK   0xe0000000
#define BCHP_AIF_SAR_SAT_ANA_ADC_SYS_CTL0_reserved_rb_15_13_SHIFT  29
#define BCHP_AIF_SAR_SAT_ANA_ADC_SYS_CTL0_reserved_rb_15_13_DEFAULT 0x00000000

/* AIF_SAR_SAT_ANA :: ADC_SYS_CTL0 :: resetb_adctop [28:28] */
#define BCHP_AIF_SAR_SAT_ANA_ADC_SYS_CTL0_resetb_adctop_MASK       0x10000000
#define BCHP_AIF_SAR_SAT_ANA_ADC_SYS_CTL0_resetb_adctop_SHIFT      28
#define BCHP_AIF_SAR_SAT_ANA_ADC_SYS_CTL0_resetb_adctop_DEFAULT    0x00000000

/* AIF_SAR_SAT_ANA :: ADC_SYS_CTL0 :: resetb_adc11 [27:27] */
#define BCHP_AIF_SAR_SAT_ANA_ADC_SYS_CTL0_resetb_adc11_MASK        0x08000000
#define BCHP_AIF_SAR_SAT_ANA_ADC_SYS_CTL0_resetb_adc11_SHIFT       27
#define BCHP_AIF_SAR_SAT_ANA_ADC_SYS_CTL0_resetb_adc11_DEFAULT     0x00000000

/* AIF_SAR_SAT_ANA :: ADC_SYS_CTL0 :: resetb_adc10 [26:26] */
#define BCHP_AIF_SAR_SAT_ANA_ADC_SYS_CTL0_resetb_adc10_MASK        0x04000000
#define BCHP_AIF_SAR_SAT_ANA_ADC_SYS_CTL0_resetb_adc10_SHIFT       26
#define BCHP_AIF_SAR_SAT_ANA_ADC_SYS_CTL0_resetb_adc10_DEFAULT     0x00000000

/* AIF_SAR_SAT_ANA :: ADC_SYS_CTL0 :: resetb_adc9 [25:25] */
#define BCHP_AIF_SAR_SAT_ANA_ADC_SYS_CTL0_resetb_adc9_MASK         0x02000000
#define BCHP_AIF_SAR_SAT_ANA_ADC_SYS_CTL0_resetb_adc9_SHIFT        25
#define BCHP_AIF_SAR_SAT_ANA_ADC_SYS_CTL0_resetb_adc9_DEFAULT      0x00000000

/* AIF_SAR_SAT_ANA :: ADC_SYS_CTL0 :: resetb_adc8 [24:24] */
#define BCHP_AIF_SAR_SAT_ANA_ADC_SYS_CTL0_resetb_adc8_MASK         0x01000000
#define BCHP_AIF_SAR_SAT_ANA_ADC_SYS_CTL0_resetb_adc8_SHIFT        24
#define BCHP_AIF_SAR_SAT_ANA_ADC_SYS_CTL0_resetb_adc8_DEFAULT      0x00000000

/* AIF_SAR_SAT_ANA :: ADC_SYS_CTL0 :: resetb_adc7 [23:23] */
#define BCHP_AIF_SAR_SAT_ANA_ADC_SYS_CTL0_resetb_adc7_MASK         0x00800000
#define BCHP_AIF_SAR_SAT_ANA_ADC_SYS_CTL0_resetb_adc7_SHIFT        23
#define BCHP_AIF_SAR_SAT_ANA_ADC_SYS_CTL0_resetb_adc7_DEFAULT      0x00000000

/* AIF_SAR_SAT_ANA :: ADC_SYS_CTL0 :: resetb_adc6 [22:22] */
#define BCHP_AIF_SAR_SAT_ANA_ADC_SYS_CTL0_resetb_adc6_MASK         0x00400000
#define BCHP_AIF_SAR_SAT_ANA_ADC_SYS_CTL0_resetb_adc6_SHIFT        22
#define BCHP_AIF_SAR_SAT_ANA_ADC_SYS_CTL0_resetb_adc6_DEFAULT      0x00000000

/* AIF_SAR_SAT_ANA :: ADC_SYS_CTL0 :: resetb_adc5 [21:21] */
#define BCHP_AIF_SAR_SAT_ANA_ADC_SYS_CTL0_resetb_adc5_MASK         0x00200000
#define BCHP_AIF_SAR_SAT_ANA_ADC_SYS_CTL0_resetb_adc5_SHIFT        21
#define BCHP_AIF_SAR_SAT_ANA_ADC_SYS_CTL0_resetb_adc5_DEFAULT      0x00000000

/* AIF_SAR_SAT_ANA :: ADC_SYS_CTL0 :: resetb_adc4 [20:20] */
#define BCHP_AIF_SAR_SAT_ANA_ADC_SYS_CTL0_resetb_adc4_MASK         0x00100000
#define BCHP_AIF_SAR_SAT_ANA_ADC_SYS_CTL0_resetb_adc4_SHIFT        20
#define BCHP_AIF_SAR_SAT_ANA_ADC_SYS_CTL0_resetb_adc4_DEFAULT      0x00000000

/* AIF_SAR_SAT_ANA :: ADC_SYS_CTL0 :: resetb_adc3 [19:19] */
#define BCHP_AIF_SAR_SAT_ANA_ADC_SYS_CTL0_resetb_adc3_MASK         0x00080000
#define BCHP_AIF_SAR_SAT_ANA_ADC_SYS_CTL0_resetb_adc3_SHIFT        19
#define BCHP_AIF_SAR_SAT_ANA_ADC_SYS_CTL0_resetb_adc3_DEFAULT      0x00000000

/* AIF_SAR_SAT_ANA :: ADC_SYS_CTL0 :: resetb_adc2 [18:18] */
#define BCHP_AIF_SAR_SAT_ANA_ADC_SYS_CTL0_resetb_adc2_MASK         0x00040000
#define BCHP_AIF_SAR_SAT_ANA_ADC_SYS_CTL0_resetb_adc2_SHIFT        18
#define BCHP_AIF_SAR_SAT_ANA_ADC_SYS_CTL0_resetb_adc2_DEFAULT      0x00000000

/* AIF_SAR_SAT_ANA :: ADC_SYS_CTL0 :: resetb_adc1 [17:17] */
#define BCHP_AIF_SAR_SAT_ANA_ADC_SYS_CTL0_resetb_adc1_MASK         0x00020000
#define BCHP_AIF_SAR_SAT_ANA_ADC_SYS_CTL0_resetb_adc1_SHIFT        17
#define BCHP_AIF_SAR_SAT_ANA_ADC_SYS_CTL0_resetb_adc1_DEFAULT      0x00000000

/* AIF_SAR_SAT_ANA :: ADC_SYS_CTL0 :: resetb_adc0 [16:16] */
#define BCHP_AIF_SAR_SAT_ANA_ADC_SYS_CTL0_resetb_adc0_MASK         0x00010000
#define BCHP_AIF_SAR_SAT_ANA_ADC_SYS_CTL0_resetb_adc0_SHIFT        16
#define BCHP_AIF_SAR_SAT_ANA_ADC_SYS_CTL0_resetb_adc0_DEFAULT      0x00000000

/* AIF_SAR_SAT_ANA :: ADC_SYS_CTL0 :: reserved_pup_15_14 [15:14] */
#define BCHP_AIF_SAR_SAT_ANA_ADC_SYS_CTL0_reserved_pup_15_14_MASK  0x0000c000
#define BCHP_AIF_SAR_SAT_ANA_ADC_SYS_CTL0_reserved_pup_15_14_SHIFT 14
#define BCHP_AIF_SAR_SAT_ANA_ADC_SYS_CTL0_reserved_pup_15_14_DEFAULT 0x00000000

/* AIF_SAR_SAT_ANA :: ADC_SYS_CTL0 :: pwrup_refgen [13:13] */
#define BCHP_AIF_SAR_SAT_ANA_ADC_SYS_CTL0_pwrup_refgen_MASK        0x00002000
#define BCHP_AIF_SAR_SAT_ANA_ADC_SYS_CTL0_pwrup_refgen_SHIFT       13
#define BCHP_AIF_SAR_SAT_ANA_ADC_SYS_CTL0_pwrup_refgen_DEFAULT     0x00000000

/* AIF_SAR_SAT_ANA :: ADC_SYS_CTL0 :: pwrup_in_buf [12:12] */
#define BCHP_AIF_SAR_SAT_ANA_ADC_SYS_CTL0_pwrup_in_buf_MASK        0x00001000
#define BCHP_AIF_SAR_SAT_ANA_ADC_SYS_CTL0_pwrup_in_buf_SHIFT       12
#define BCHP_AIF_SAR_SAT_ANA_ADC_SYS_CTL0_pwrup_in_buf_DEFAULT     0x00000000

/* AIF_SAR_SAT_ANA :: ADC_SYS_CTL0 :: pwrup_adc11 [11:11] */
#define BCHP_AIF_SAR_SAT_ANA_ADC_SYS_CTL0_pwrup_adc11_MASK         0x00000800
#define BCHP_AIF_SAR_SAT_ANA_ADC_SYS_CTL0_pwrup_adc11_SHIFT        11
#define BCHP_AIF_SAR_SAT_ANA_ADC_SYS_CTL0_pwrup_adc11_DEFAULT      0x00000000

/* AIF_SAR_SAT_ANA :: ADC_SYS_CTL0 :: pwrup_adc10 [10:10] */
#define BCHP_AIF_SAR_SAT_ANA_ADC_SYS_CTL0_pwrup_adc10_MASK         0x00000400
#define BCHP_AIF_SAR_SAT_ANA_ADC_SYS_CTL0_pwrup_adc10_SHIFT        10
#define BCHP_AIF_SAR_SAT_ANA_ADC_SYS_CTL0_pwrup_adc10_DEFAULT      0x00000000

/* AIF_SAR_SAT_ANA :: ADC_SYS_CTL0 :: pwrup_adc9 [09:09] */
#define BCHP_AIF_SAR_SAT_ANA_ADC_SYS_CTL0_pwrup_adc9_MASK          0x00000200
#define BCHP_AIF_SAR_SAT_ANA_ADC_SYS_CTL0_pwrup_adc9_SHIFT         9
#define BCHP_AIF_SAR_SAT_ANA_ADC_SYS_CTL0_pwrup_adc9_DEFAULT       0x00000000

/* AIF_SAR_SAT_ANA :: ADC_SYS_CTL0 :: pwrup_adc8 [08:08] */
#define BCHP_AIF_SAR_SAT_ANA_ADC_SYS_CTL0_pwrup_adc8_MASK          0x00000100
#define BCHP_AIF_SAR_SAT_ANA_ADC_SYS_CTL0_pwrup_adc8_SHIFT         8
#define BCHP_AIF_SAR_SAT_ANA_ADC_SYS_CTL0_pwrup_adc8_DEFAULT       0x00000000

/* AIF_SAR_SAT_ANA :: ADC_SYS_CTL0 :: pwrup_adc7 [07:07] */
#define BCHP_AIF_SAR_SAT_ANA_ADC_SYS_CTL0_pwrup_adc7_MASK          0x00000080
#define BCHP_AIF_SAR_SAT_ANA_ADC_SYS_CTL0_pwrup_adc7_SHIFT         7
#define BCHP_AIF_SAR_SAT_ANA_ADC_SYS_CTL0_pwrup_adc7_DEFAULT       0x00000000

/* AIF_SAR_SAT_ANA :: ADC_SYS_CTL0 :: pwrup_adc6 [06:06] */
#define BCHP_AIF_SAR_SAT_ANA_ADC_SYS_CTL0_pwrup_adc6_MASK          0x00000040
#define BCHP_AIF_SAR_SAT_ANA_ADC_SYS_CTL0_pwrup_adc6_SHIFT         6
#define BCHP_AIF_SAR_SAT_ANA_ADC_SYS_CTL0_pwrup_adc6_DEFAULT       0x00000000

/* AIF_SAR_SAT_ANA :: ADC_SYS_CTL0 :: pwrup_adc5 [05:05] */
#define BCHP_AIF_SAR_SAT_ANA_ADC_SYS_CTL0_pwrup_adc5_MASK          0x00000020
#define BCHP_AIF_SAR_SAT_ANA_ADC_SYS_CTL0_pwrup_adc5_SHIFT         5
#define BCHP_AIF_SAR_SAT_ANA_ADC_SYS_CTL0_pwrup_adc5_DEFAULT       0x00000000

/* AIF_SAR_SAT_ANA :: ADC_SYS_CTL0 :: pwrup_adc4 [04:04] */
#define BCHP_AIF_SAR_SAT_ANA_ADC_SYS_CTL0_pwrup_adc4_MASK          0x00000010
#define BCHP_AIF_SAR_SAT_ANA_ADC_SYS_CTL0_pwrup_adc4_SHIFT         4
#define BCHP_AIF_SAR_SAT_ANA_ADC_SYS_CTL0_pwrup_adc4_DEFAULT       0x00000000

/* AIF_SAR_SAT_ANA :: ADC_SYS_CTL0 :: pwrup_adc3 [03:03] */
#define BCHP_AIF_SAR_SAT_ANA_ADC_SYS_CTL0_pwrup_adc3_MASK          0x00000008
#define BCHP_AIF_SAR_SAT_ANA_ADC_SYS_CTL0_pwrup_adc3_SHIFT         3
#define BCHP_AIF_SAR_SAT_ANA_ADC_SYS_CTL0_pwrup_adc3_DEFAULT       0x00000000

/* AIF_SAR_SAT_ANA :: ADC_SYS_CTL0 :: pwrup_adc2 [02:02] */
#define BCHP_AIF_SAR_SAT_ANA_ADC_SYS_CTL0_pwrup_adc2_MASK          0x00000004
#define BCHP_AIF_SAR_SAT_ANA_ADC_SYS_CTL0_pwrup_adc2_SHIFT         2
#define BCHP_AIF_SAR_SAT_ANA_ADC_SYS_CTL0_pwrup_adc2_DEFAULT       0x00000000

/* AIF_SAR_SAT_ANA :: ADC_SYS_CTL0 :: pwrup_adc1 [01:01] */
#define BCHP_AIF_SAR_SAT_ANA_ADC_SYS_CTL0_pwrup_adc1_MASK          0x00000002
#define BCHP_AIF_SAR_SAT_ANA_ADC_SYS_CTL0_pwrup_adc1_SHIFT         1
#define BCHP_AIF_SAR_SAT_ANA_ADC_SYS_CTL0_pwrup_adc1_DEFAULT       0x00000000

/* AIF_SAR_SAT_ANA :: ADC_SYS_CTL0 :: pwrup_adc0 [00:00] */
#define BCHP_AIF_SAR_SAT_ANA_ADC_SYS_CTL0_pwrup_adc0_MASK          0x00000001
#define BCHP_AIF_SAR_SAT_ANA_ADC_SYS_CTL0_pwrup_adc0_SHIFT         0
#define BCHP_AIF_SAR_SAT_ANA_ADC_SYS_CTL0_pwrup_adc0_DEFAULT       0x00000000

/***************************************************************************
 *ADC_SYS_CTL1 - ADC SYS CTL1
 ***************************************************************************/
/* AIF_SAR_SAT_ANA :: ADC_SYS_CTL1 :: rffe_pwrup [31:31] */
#define BCHP_AIF_SAR_SAT_ANA_ADC_SYS_CTL1_rffe_pwrup_MASK          0x80000000
#define BCHP_AIF_SAR_SAT_ANA_ADC_SYS_CTL1_rffe_pwrup_SHIFT         31
#define BCHP_AIF_SAR_SAT_ANA_ADC_SYS_CTL1_rffe_pwrup_DEFAULT       0x00000000

/* AIF_SAR_SAT_ANA :: ADC_SYS_CTL1 :: rffe_agc_rstb [30:30] */
#define BCHP_AIF_SAR_SAT_ANA_ADC_SYS_CTL1_rffe_agc_rstb_MASK       0x40000000
#define BCHP_AIF_SAR_SAT_ANA_ADC_SYS_CTL1_rffe_agc_rstb_SHIFT      30
#define BCHP_AIF_SAR_SAT_ANA_ADC_SYS_CTL1_rffe_agc_rstb_DEFAULT    0x00000000

/* AIF_SAR_SAT_ANA :: ADC_SYS_CTL1 :: bandgap_pwrup [29:29] */
#define BCHP_AIF_SAR_SAT_ANA_ADC_SYS_CTL1_bandgap_pwrup_MASK       0x20000000
#define BCHP_AIF_SAR_SAT_ANA_ADC_SYS_CTL1_bandgap_pwrup_SHIFT      29
#define BCHP_AIF_SAR_SAT_ANA_ADC_SYS_CTL1_bandgap_pwrup_DEFAULT    0x00000000

/* AIF_SAR_SAT_ANA :: ADC_SYS_CTL1 :: reserved_sys_ctl1_28_10 [28:10] */
#define BCHP_AIF_SAR_SAT_ANA_ADC_SYS_CTL1_reserved_sys_ctl1_28_10_MASK 0x1ffffc00
#define BCHP_AIF_SAR_SAT_ANA_ADC_SYS_CTL1_reserved_sys_ctl1_28_10_SHIFT 10
#define BCHP_AIF_SAR_SAT_ANA_ADC_SYS_CTL1_reserved_sys_ctl1_28_10_DEFAULT 0x00000000

/* AIF_SAR_SAT_ANA :: ADC_SYS_CTL1 :: dpll_pu_dco_reg [09:09] */
#define BCHP_AIF_SAR_SAT_ANA_ADC_SYS_CTL1_dpll_pu_dco_reg_MASK     0x00000200
#define BCHP_AIF_SAR_SAT_ANA_ADC_SYS_CTL1_dpll_pu_dco_reg_SHIFT    9
#define BCHP_AIF_SAR_SAT_ANA_ADC_SYS_CTL1_dpll_pu_dco_reg_DEFAULT  0x00000000

/* AIF_SAR_SAT_ANA :: ADC_SYS_CTL1 :: dpll_pu_dco_buf_reg [08:08] */
#define BCHP_AIF_SAR_SAT_ANA_ADC_SYS_CTL1_dpll_pu_dco_buf_reg_MASK 0x00000100
#define BCHP_AIF_SAR_SAT_ANA_ADC_SYS_CTL1_dpll_pu_dco_buf_reg_SHIFT 8
#define BCHP_AIF_SAR_SAT_ANA_ADC_SYS_CTL1_dpll_pu_dco_buf_reg_DEFAULT 0x00000000

/* AIF_SAR_SAT_ANA :: ADC_SYS_CTL1 :: dpll_pu_postdiv_reg [07:07] */
#define BCHP_AIF_SAR_SAT_ANA_ADC_SYS_CTL1_dpll_pu_postdiv_reg_MASK 0x00000080
#define BCHP_AIF_SAR_SAT_ANA_ADC_SYS_CTL1_dpll_pu_postdiv_reg_SHIFT 7
#define BCHP_AIF_SAR_SAT_ANA_ADC_SYS_CTL1_dpll_pu_postdiv_reg_DEFAULT 0x00000000

/* AIF_SAR_SAT_ANA :: ADC_SYS_CTL1 :: dpll_pu_test_cml_gm [06:06] */
#define BCHP_AIF_SAR_SAT_ANA_ADC_SYS_CTL1_dpll_pu_test_cml_gm_MASK 0x00000040
#define BCHP_AIF_SAR_SAT_ANA_ADC_SYS_CTL1_dpll_pu_test_cml_gm_SHIFT 6
#define BCHP_AIF_SAR_SAT_ANA_ADC_SYS_CTL1_dpll_pu_test_cml_gm_DEFAULT 0x00000000

/* AIF_SAR_SAT_ANA :: ADC_SYS_CTL1 :: dpll_dig_reg_pwrup [05:05] */
#define BCHP_AIF_SAR_SAT_ANA_ADC_SYS_CTL1_dpll_dig_reg_pwrup_MASK  0x00000020
#define BCHP_AIF_SAR_SAT_ANA_ADC_SYS_CTL1_dpll_dig_reg_pwrup_SHIFT 5
#define BCHP_AIF_SAR_SAT_ANA_ADC_SYS_CTL1_dpll_dig_reg_pwrup_DEFAULT 0x00000000

/* AIF_SAR_SAT_ANA :: ADC_SYS_CTL1 :: dpll_pu_dco [04:04] */
#define BCHP_AIF_SAR_SAT_ANA_ADC_SYS_CTL1_dpll_pu_dco_MASK         0x00000010
#define BCHP_AIF_SAR_SAT_ANA_ADC_SYS_CTL1_dpll_pu_dco_SHIFT        4
#define BCHP_AIF_SAR_SAT_ANA_ADC_SYS_CTL1_dpll_pu_dco_DEFAULT      0x00000000

/* AIF_SAR_SAT_ANA :: ADC_SYS_CTL1 :: dpll_master_power_up [03:03] */
#define BCHP_AIF_SAR_SAT_ANA_ADC_SYS_CTL1_dpll_master_power_up_MASK 0x00000008
#define BCHP_AIF_SAR_SAT_ANA_ADC_SYS_CTL1_dpll_master_power_up_SHIFT 3
#define BCHP_AIF_SAR_SAT_ANA_ADC_SYS_CTL1_dpll_master_power_up_DEFAULT 0x00000000

/* AIF_SAR_SAT_ANA :: ADC_SYS_CTL1 :: dpll_pu_ref_reg [02:02] */
#define BCHP_AIF_SAR_SAT_ANA_ADC_SYS_CTL1_dpll_pu_ref_reg_MASK     0x00000004
#define BCHP_AIF_SAR_SAT_ANA_ADC_SYS_CTL1_dpll_pu_ref_reg_SHIFT    2
#define BCHP_AIF_SAR_SAT_ANA_ADC_SYS_CTL1_dpll_pu_ref_reg_DEFAULT  0x00000000

/* AIF_SAR_SAT_ANA :: ADC_SYS_CTL1 :: dpll_resetb_dig_ctl [01:01] */
#define BCHP_AIF_SAR_SAT_ANA_ADC_SYS_CTL1_dpll_resetb_dig_ctl_MASK 0x00000002
#define BCHP_AIF_SAR_SAT_ANA_ADC_SYS_CTL1_dpll_resetb_dig_ctl_SHIFT 1
#define BCHP_AIF_SAR_SAT_ANA_ADC_SYS_CTL1_dpll_resetb_dig_ctl_DEFAULT 0x00000000

/* AIF_SAR_SAT_ANA :: ADC_SYS_CTL1 :: i_pwron [00:00] */
#define BCHP_AIF_SAR_SAT_ANA_ADC_SYS_CTL1_i_pwron_MASK             0x00000001
#define BCHP_AIF_SAR_SAT_ANA_ADC_SYS_CTL1_i_pwron_SHIFT            0
#define BCHP_AIF_SAR_SAT_ANA_ADC_SYS_CTL1_i_pwron_DEFAULT          0x00000000

/***************************************************************************
 *ADC_TEST_CTL - ADC TEST CTL
 ***************************************************************************/
/* AIF_SAR_SAT_ANA :: ADC_TEST_CTL :: reserved_test_ctl_31_00 [31:00] */
#define BCHP_AIF_SAR_SAT_ANA_ADC_TEST_CTL_reserved_test_ctl_31_00_MASK 0xffffffff
#define BCHP_AIF_SAR_SAT_ANA_ADC_TEST_CTL_reserved_test_ctl_31_00_SHIFT 0
#define BCHP_AIF_SAR_SAT_ANA_ADC_TEST_CTL_reserved_test_ctl_31_00_DEFAULT 0x00000000

/***************************************************************************
 *ADC_DPLL_STAT_OUT - ADC DPLL STAT OUT
 ***************************************************************************/
/* AIF_SAR_SAT_ANA :: ADC_DPLL_STAT_OUT :: reserved_DPLL_stat_out_31_15 [31:15] */
#define BCHP_AIF_SAR_SAT_ANA_ADC_DPLL_STAT_OUT_reserved_DPLL_stat_out_31_15_MASK 0xffff8000
#define BCHP_AIF_SAR_SAT_ANA_ADC_DPLL_STAT_OUT_reserved_DPLL_stat_out_31_15_SHIFT 15

/* AIF_SAR_SAT_ANA :: ADC_DPLL_STAT_OUT :: dpll_stat_out [14:03] */
#define BCHP_AIF_SAR_SAT_ANA_ADC_DPLL_STAT_OUT_dpll_stat_out_MASK  0x00007ff8
#define BCHP_AIF_SAR_SAT_ANA_ADC_DPLL_STAT_OUT_dpll_stat_out_SHIFT 3

/* AIF_SAR_SAT_ANA :: ADC_DPLL_STAT_OUT :: dpll_scan_out [02:02] */
#define BCHP_AIF_SAR_SAT_ANA_ADC_DPLL_STAT_OUT_dpll_scan_out_MASK  0x00000004
#define BCHP_AIF_SAR_SAT_ANA_ADC_DPLL_STAT_OUT_dpll_scan_out_SHIFT 2

/* AIF_SAR_SAT_ANA :: ADC_DPLL_STAT_OUT :: o_lock_lost [01:01] */
#define BCHP_AIF_SAR_SAT_ANA_ADC_DPLL_STAT_OUT_o_lock_lost_MASK    0x00000002
#define BCHP_AIF_SAR_SAT_ANA_ADC_DPLL_STAT_OUT_o_lock_lost_SHIFT   1

/* AIF_SAR_SAT_ANA :: ADC_DPLL_STAT_OUT :: o_lock [00:00] */
#define BCHP_AIF_SAR_SAT_ANA_ADC_DPLL_STAT_OUT_o_lock_MASK         0x00000001
#define BCHP_AIF_SAR_SAT_ANA_ADC_DPLL_STAT_OUT_o_lock_SHIFT        0

/***************************************************************************
 *AIF_CLK_CTL - AIF Clock Control
 ***************************************************************************/
/* AIF_SAR_SAT_ANA :: AIF_CLK_CTL :: reserved0 [31:06] */
#define BCHP_AIF_SAR_SAT_ANA_AIF_CLK_CTL_reserved0_MASK            0xffffffc0
#define BCHP_AIF_SAR_SAT_ANA_AIF_CLK_CTL_reserved0_SHIFT           6

/* AIF_SAR_SAT_ANA :: AIF_CLK_CTL :: HANDOFF_CLK_EN [05:05] */
#define BCHP_AIF_SAR_SAT_ANA_AIF_CLK_CTL_HANDOFF_CLK_EN_MASK       0x00000020
#define BCHP_AIF_SAR_SAT_ANA_AIF_CLK_CTL_HANDOFF_CLK_EN_SHIFT      5
#define BCHP_AIF_SAR_SAT_ANA_AIF_CLK_CTL_HANDOFF_CLK_EN_DEFAULT    0x00000001

/* AIF_SAR_SAT_ANA :: AIF_CLK_CTL :: RFAGC_CLK_EN [04:04] */
#define BCHP_AIF_SAR_SAT_ANA_AIF_CLK_CTL_RFAGC_CLK_EN_MASK         0x00000010
#define BCHP_AIF_SAR_SAT_ANA_AIF_CLK_CTL_RFAGC_CLK_EN_SHIFT        4
#define BCHP_AIF_SAR_SAT_ANA_AIF_CLK_CTL_RFAGC_CLK_EN_DEFAULT      0x00000001

/* AIF_SAR_SAT_ANA :: AIF_CLK_CTL :: CORR_MUX_CLK_EN [03:03] */
#define BCHP_AIF_SAR_SAT_ANA_AIF_CLK_CTL_CORR_MUX_CLK_EN_MASK      0x00000008
#define BCHP_AIF_SAR_SAT_ANA_AIF_CLK_CTL_CORR_MUX_CLK_EN_SHIFT     3
#define BCHP_AIF_SAR_SAT_ANA_AIF_CLK_CTL_CORR_MUX_CLK_EN_DEFAULT   0x00000001

/* AIF_SAR_SAT_ANA :: AIF_CLK_CTL :: CORR_CLK_EN [02:02] */
#define BCHP_AIF_SAR_SAT_ANA_AIF_CLK_CTL_CORR_CLK_EN_MASK          0x00000004
#define BCHP_AIF_SAR_SAT_ANA_AIF_CLK_CTL_CORR_CLK_EN_SHIFT         2
#define BCHP_AIF_SAR_SAT_ANA_AIF_CLK_CTL_CORR_CLK_EN_DEFAULT       0x00000001

/* AIF_SAR_SAT_ANA :: AIF_CLK_CTL :: AGC_CLK_EN [01:01] */
#define BCHP_AIF_SAR_SAT_ANA_AIF_CLK_CTL_AGC_CLK_EN_MASK           0x00000002
#define BCHP_AIF_SAR_SAT_ANA_AIF_CLK_CTL_AGC_CLK_EN_SHIFT          1
#define BCHP_AIF_SAR_SAT_ANA_AIF_CLK_CTL_AGC_CLK_EN_DEFAULT        0x00000001

/* AIF_SAR_SAT_ANA :: AIF_CLK_CTL :: DCO_CLK_EN [00:00] */
#define BCHP_AIF_SAR_SAT_ANA_AIF_CLK_CTL_DCO_CLK_EN_MASK           0x00000001
#define BCHP_AIF_SAR_SAT_ANA_AIF_CLK_CTL_DCO_CLK_EN_SHIFT          0
#define BCHP_AIF_SAR_SAT_ANA_AIF_CLK_CTL_DCO_CLK_EN_DEFAULT        0x00000001

/***************************************************************************
 *PGA_GAIN - PGA GAIN
 ***************************************************************************/
/* AIF_SAR_SAT_ANA :: PGA_GAIN :: reserved_for_eco0 [31:24] */
#define BCHP_AIF_SAR_SAT_ANA_PGA_GAIN_reserved_for_eco0_MASK       0xff000000
#define BCHP_AIF_SAR_SAT_ANA_PGA_GAIN_reserved_for_eco0_SHIFT      24
#define BCHP_AIF_SAR_SAT_ANA_PGA_GAIN_reserved_for_eco0_DEFAULT    0x00000000

/* AIF_SAR_SAT_ANA :: PGA_GAIN :: PGA_GAIN_EXT_OVERRIDE [23:23] */
#define BCHP_AIF_SAR_SAT_ANA_PGA_GAIN_PGA_GAIN_EXT_OVERRIDE_MASK   0x00800000
#define BCHP_AIF_SAR_SAT_ANA_PGA_GAIN_PGA_GAIN_EXT_OVERRIDE_SHIFT  23
#define BCHP_AIF_SAR_SAT_ANA_PGA_GAIN_PGA_GAIN_EXT_OVERRIDE_DEFAULT 0x00000000

/* AIF_SAR_SAT_ANA :: PGA_GAIN :: PGA_GAIN_EXT [22:16] */
#define BCHP_AIF_SAR_SAT_ANA_PGA_GAIN_PGA_GAIN_EXT_MASK            0x007f0000
#define BCHP_AIF_SAR_SAT_ANA_PGA_GAIN_PGA_GAIN_EXT_SHIFT           16
#define BCHP_AIF_SAR_SAT_ANA_PGA_GAIN_PGA_GAIN_EXT_DEFAULT         0x00000000

/* AIF_SAR_SAT_ANA :: PGA_GAIN :: reserved_for_eco1 [15:13] */
#define BCHP_AIF_SAR_SAT_ANA_PGA_GAIN_reserved_for_eco1_MASK       0x0000e000
#define BCHP_AIF_SAR_SAT_ANA_PGA_GAIN_reserved_for_eco1_SHIFT      13
#define BCHP_AIF_SAR_SAT_ANA_PGA_GAIN_reserved_for_eco1_DEFAULT    0x00000000

/* AIF_SAR_SAT_ANA :: PGA_GAIN :: PGA_GAIN_INT_OVERRIDE [12:12] */
#define BCHP_AIF_SAR_SAT_ANA_PGA_GAIN_PGA_GAIN_INT_OVERRIDE_MASK   0x00001000
#define BCHP_AIF_SAR_SAT_ANA_PGA_GAIN_PGA_GAIN_INT_OVERRIDE_SHIFT  12
#define BCHP_AIF_SAR_SAT_ANA_PGA_GAIN_PGA_GAIN_INT_OVERRIDE_DEFAULT 0x00000000

/* AIF_SAR_SAT_ANA :: PGA_GAIN :: PGA_GAIN_LNA_OUT_INT [11:07] */
#define BCHP_AIF_SAR_SAT_ANA_PGA_GAIN_PGA_GAIN_LNA_OUT_INT_MASK    0x00000f80
#define BCHP_AIF_SAR_SAT_ANA_PGA_GAIN_PGA_GAIN_LNA_OUT_INT_SHIFT   7
#define BCHP_AIF_SAR_SAT_ANA_PGA_GAIN_PGA_GAIN_LNA_OUT_INT_DEFAULT 0x00000000

/* AIF_SAR_SAT_ANA :: PGA_GAIN :: PGA_GAIN_LNA_IN_INT [06:00] */
#define BCHP_AIF_SAR_SAT_ANA_PGA_GAIN_PGA_GAIN_LNA_IN_INT_MASK     0x0000007f
#define BCHP_AIF_SAR_SAT_ANA_PGA_GAIN_PGA_GAIN_LNA_IN_INT_SHIFT    0
#define BCHP_AIF_SAR_SAT_ANA_PGA_GAIN_PGA_GAIN_LNA_IN_INT_DEFAULT  0x00000000

/***************************************************************************
 *TP_DECIMATION - Control register for testport decimation output
 ***************************************************************************/
/* AIF_SAR_SAT_ANA :: TP_DECIMATION :: reserved_for_eco0 [31:24] */
#define BCHP_AIF_SAR_SAT_ANA_TP_DECIMATION_reserved_for_eco0_MASK  0xff000000
#define BCHP_AIF_SAR_SAT_ANA_TP_DECIMATION_reserved_for_eco0_SHIFT 24
#define BCHP_AIF_SAR_SAT_ANA_TP_DECIMATION_reserved_for_eco0_DEFAULT 0x00000000

/* AIF_SAR_SAT_ANA :: TP_DECIMATION :: DECIMATION_FACTOR [23:17] */
#define BCHP_AIF_SAR_SAT_ANA_TP_DECIMATION_DECIMATION_FACTOR_MASK  0x00fe0000
#define BCHP_AIF_SAR_SAT_ANA_TP_DECIMATION_DECIMATION_FACTOR_SHIFT 17
#define BCHP_AIF_SAR_SAT_ANA_TP_DECIMATION_DECIMATION_FACTOR_DEFAULT 0x0000001b

/* AIF_SAR_SAT_ANA :: TP_DECIMATION :: LANE_MARK [16:13] */
#define BCHP_AIF_SAR_SAT_ANA_TP_DECIMATION_LANE_MARK_MASK          0x0001e000
#define BCHP_AIF_SAR_SAT_ANA_TP_DECIMATION_LANE_MARK_SHIFT         13
#define BCHP_AIF_SAR_SAT_ANA_TP_DECIMATION_LANE_MARK_DEFAULT       0x00000000

/* AIF_SAR_SAT_ANA :: TP_DECIMATION :: INV_DEC_CLK [12:12] */
#define BCHP_AIF_SAR_SAT_ANA_TP_DECIMATION_INV_DEC_CLK_MASK        0x00001000
#define BCHP_AIF_SAR_SAT_ANA_TP_DECIMATION_INV_DEC_CLK_SHIFT       12
#define BCHP_AIF_SAR_SAT_ANA_TP_DECIMATION_INV_DEC_CLK_DEFAULT     0x00000000

/* AIF_SAR_SAT_ANA :: TP_DECIMATION :: DECIMATION_ENABLE [11:11] */
#define BCHP_AIF_SAR_SAT_ANA_TP_DECIMATION_DECIMATION_ENABLE_MASK  0x00000800
#define BCHP_AIF_SAR_SAT_ANA_TP_DECIMATION_DECIMATION_ENABLE_SHIFT 11
#define BCHP_AIF_SAR_SAT_ANA_TP_DECIMATION_DECIMATION_ENABLE_DEFAULT 0x00000000

/* AIF_SAR_SAT_ANA :: TP_DECIMATION :: reserved_for_eco1 [10:00] */
#define BCHP_AIF_SAR_SAT_ANA_TP_DECIMATION_reserved_for_eco1_MASK  0x000007ff
#define BCHP_AIF_SAR_SAT_ANA_TP_DECIMATION_reserved_for_eco1_SHIFT 0
#define BCHP_AIF_SAR_SAT_ANA_TP_DECIMATION_reserved_for_eco1_DEFAULT 0x00000000

/***************************************************************************
 *RESERVED0 - Reserved Register0
 ***************************************************************************/
/* AIF_SAR_SAT_ANA :: RESERVED0 :: reserved_for_eco0 [31:00] */
#define BCHP_AIF_SAR_SAT_ANA_RESERVED0_reserved_for_eco0_MASK      0xffffffff
#define BCHP_AIF_SAR_SAT_ANA_RESERVED0_reserved_for_eco0_SHIFT     0
#define BCHP_AIF_SAR_SAT_ANA_RESERVED0_reserved_for_eco0_DEFAULT   0x00000000

/***************************************************************************
 *RESERVED1 - Reserved Register1
 ***************************************************************************/
/* AIF_SAR_SAT_ANA :: RESERVED1 :: reserved_for_eco0 [31:00] */
#define BCHP_AIF_SAR_SAT_ANA_RESERVED1_reserved_for_eco0_MASK      0xffffffff
#define BCHP_AIF_SAR_SAT_ANA_RESERVED1_reserved_for_eco0_SHIFT     0
#define BCHP_AIF_SAR_SAT_ANA_RESERVED1_reserved_for_eco0_DEFAULT   0x00000000

/***************************************************************************
 *SW_SPARE0 - SW Spare Register0
 ***************************************************************************/
/* AIF_SAR_SAT_ANA :: SW_SPARE0 :: SPARE [31:00] */
#define BCHP_AIF_SAR_SAT_ANA_SW_SPARE0_SPARE_MASK                  0xffffffff
#define BCHP_AIF_SAR_SAT_ANA_SW_SPARE0_SPARE_SHIFT                 0
#define BCHP_AIF_SAR_SAT_ANA_SW_SPARE0_SPARE_DEFAULT               0x00000000

/***************************************************************************
 *SW_SPARE1 - SW Spare Register1
 ***************************************************************************/
/* AIF_SAR_SAT_ANA :: SW_SPARE1 :: SPARE [31:00] */
#define BCHP_AIF_SAR_SAT_ANA_SW_SPARE1_SPARE_MASK                  0xffffffff
#define BCHP_AIF_SAR_SAT_ANA_SW_SPARE1_SPARE_SHIFT                 0
#define BCHP_AIF_SAR_SAT_ANA_SW_SPARE1_SPARE_DEFAULT               0x00000000

#endif /* #ifndef BCHP_AIF_SAR_SAT_ANA_H__ */

/* End of File */
