// Seed: 2340259499
module module_0 (
    output id_0,
    input logic id_1,
    inout tri id_2
);
  reg id_3;
  type_8(
      id_4
  );
  reg id_5;
  assign id_0 = id_2[1];
  assign id_4 = (1) ? id_5 : 1'b0 ? (id_3) : id_5 ? 1 : 1'b0;
  assign id_4 = 1 == 1;
  always @(posedge 1'h0) begin
    id_5 <= id_4;
    if (id_1) begin
      id_3 <= 1;
    end
  end
endmodule
