#-----------------------------------------------------------
# Vivado v2015.4 (64-bit)
# SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
# IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
# Start of session at: Fri Aug 24 09:38:35 2018
# Process ID: 4184
# Current directory: F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.runs/impl_1
# Command line: vivado.exe -log design_ps_wrapper.vdi -applog -messageDb vivado.pb -mode batch -source design_ps_wrapper.tcl -notrace
# Log file: F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.runs/impl_1/design_ps_wrapper.vdi
# Journal file: F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source design_ps_wrapper.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 425 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.4
INFO: [Device 21-403] Loading part xc7z020clg484-2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [f:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_processing_system7_0_0/design_ps_processing_system7_0_0.xdc] for cell 'design_ps_i/processing_system7_0/inst'
Finished Parsing XDC File [f:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_processing_system7_0_0/design_ps_processing_system7_0_0.xdc] for cell 'design_ps_i/processing_system7_0/inst'
Parsing XDC File [f:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axi_dma_0_0/design_ps_axi_dma_0_0.xdc] for cell 'design_ps_i/axi_dma_0/U0'
Finished Parsing XDC File [f:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axi_dma_0_0/design_ps_axi_dma_0_0.xdc] for cell 'design_ps_i/axi_dma_0/U0'
Parsing XDC File [f:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axis_data_fifo_0_0/design_ps_axis_data_fifo_0_0/design_ps_axis_data_fifo_0_0.xdc] for cell 'design_ps_i/axis_data_fifo_0/inst'
Finished Parsing XDC File [f:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axis_data_fifo_0_0/design_ps_axis_data_fifo_0_0/design_ps_axis_data_fifo_0_0.xdc] for cell 'design_ps_i/axis_data_fifo_0/inst'
Parsing XDC File [f:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_rst_processing_system7_0_100M_0/design_ps_rst_processing_system7_0_100M_0_board.xdc] for cell 'design_ps_i/rst_processing_system7_0_100M'
Finished Parsing XDC File [f:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_rst_processing_system7_0_100M_0/design_ps_rst_processing_system7_0_100M_0_board.xdc] for cell 'design_ps_i/rst_processing_system7_0_100M'
Parsing XDC File [f:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_rst_processing_system7_0_100M_0/design_ps_rst_processing_system7_0_100M_0.xdc] for cell 'design_ps_i/rst_processing_system7_0_100M'
Finished Parsing XDC File [f:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_rst_processing_system7_0_100M_0/design_ps_rst_processing_system7_0_100M_0.xdc] for cell 'design_ps_i/rst_processing_system7_0_100M'
Parsing XDC File [f:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axi_gpio_0_0/design_ps_axi_gpio_0_0_board.xdc] for cell 'design_ps_i/axi_gpio_0/U0'
Finished Parsing XDC File [f:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axi_gpio_0_0/design_ps_axi_gpio_0_0_board.xdc] for cell 'design_ps_i/axi_gpio_0/U0'
Parsing XDC File [f:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axi_gpio_0_0/design_ps_axi_gpio_0_0.xdc] for cell 'design_ps_i/axi_gpio_0/U0'
Finished Parsing XDC File [f:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axi_gpio_0_0/design_ps_axi_gpio_0_0.xdc] for cell 'design_ps_i/axi_gpio_0/U0'
Parsing XDC File [f:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axi_gpio_0_1/design_ps_axi_gpio_0_1_board.xdc] for cell 'design_ps_i/axi_gpio_1/U0'
Finished Parsing XDC File [f:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axi_gpio_0_1/design_ps_axi_gpio_0_1_board.xdc] for cell 'design_ps_i/axi_gpio_1/U0'
Parsing XDC File [f:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axi_gpio_0_1/design_ps_axi_gpio_0_1.xdc] for cell 'design_ps_i/axi_gpio_1/U0'
Finished Parsing XDC File [f:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axi_gpio_0_1/design_ps_axi_gpio_0_1.xdc] for cell 'design_ps_i/axi_gpio_1/U0'
Parsing XDC File [f:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axi_gpio_1_0/design_ps_axi_gpio_1_0_board.xdc] for cell 'design_ps_i/axi_gpio_2/U0'
Finished Parsing XDC File [f:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axi_gpio_1_0/design_ps_axi_gpio_1_0_board.xdc] for cell 'design_ps_i/axi_gpio_2/U0'
Parsing XDC File [f:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axi_gpio_1_0/design_ps_axi_gpio_1_0.xdc] for cell 'design_ps_i/axi_gpio_2/U0'
Finished Parsing XDC File [f:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axi_gpio_1_0/design_ps_axi_gpio_1_0.xdc] for cell 'design_ps_i/axi_gpio_2/U0'
Parsing XDC File [f:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axi_gpio_2_0/design_ps_axi_gpio_2_0_board.xdc] for cell 'design_ps_i/axi_gpio_3/U0'
Finished Parsing XDC File [f:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axi_gpio_2_0/design_ps_axi_gpio_2_0_board.xdc] for cell 'design_ps_i/axi_gpio_3/U0'
Parsing XDC File [f:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axi_gpio_2_0/design_ps_axi_gpio_2_0.xdc] for cell 'design_ps_i/axi_gpio_3/U0'
Finished Parsing XDC File [f:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axi_gpio_2_0/design_ps_axi_gpio_2_0.xdc] for cell 'design_ps_i/axi_gpio_3/U0'
Parsing XDC File [f:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axi_gpio_2_1/design_ps_axi_gpio_2_1_board.xdc] for cell 'design_ps_i/axi_gpio_4/U0'
Finished Parsing XDC File [f:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axi_gpio_2_1/design_ps_axi_gpio_2_1_board.xdc] for cell 'design_ps_i/axi_gpio_4/U0'
Parsing XDC File [f:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axi_gpio_2_1/design_ps_axi_gpio_2_1.xdc] for cell 'design_ps_i/axi_gpio_4/U0'
Finished Parsing XDC File [f:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axi_gpio_2_1/design_ps_axi_gpio_2_1.xdc] for cell 'design_ps_i/axi_gpio_4/U0'
Parsing XDC File [f:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axi_gpio_2_2/design_ps_axi_gpio_2_2_board.xdc] for cell 'design_ps_i/axi_gpio_5/U0'
Finished Parsing XDC File [f:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axi_gpio_2_2/design_ps_axi_gpio_2_2_board.xdc] for cell 'design_ps_i/axi_gpio_5/U0'
Parsing XDC File [f:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axi_gpio_2_2/design_ps_axi_gpio_2_2.xdc] for cell 'design_ps_i/axi_gpio_5/U0'
Finished Parsing XDC File [f:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axi_gpio_2_2/design_ps_axi_gpio_2_2.xdc] for cell 'design_ps_i/axi_gpio_5/U0'
Parsing XDC File [f:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axi_gpio_4_0/design_ps_axi_gpio_4_0_board.xdc] for cell 'design_ps_i/axi_gpio_6/U0'
Finished Parsing XDC File [f:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axi_gpio_4_0/design_ps_axi_gpio_4_0_board.xdc] for cell 'design_ps_i/axi_gpio_6/U0'
Parsing XDC File [f:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axi_gpio_4_0/design_ps_axi_gpio_4_0.xdc] for cell 'design_ps_i/axi_gpio_6/U0'
Finished Parsing XDC File [f:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axi_gpio_4_0/design_ps_axi_gpio_4_0.xdc] for cell 'design_ps_i/axi_gpio_6/U0'
Parsing XDC File [f:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axi_gpio_4_1/design_ps_axi_gpio_4_1_board.xdc] for cell 'design_ps_i/axi_gpio_7/U0'
Finished Parsing XDC File [f:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axi_gpio_4_1/design_ps_axi_gpio_4_1_board.xdc] for cell 'design_ps_i/axi_gpio_7/U0'
Parsing XDC File [f:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axi_gpio_4_1/design_ps_axi_gpio_4_1.xdc] for cell 'design_ps_i/axi_gpio_7/U0'
Finished Parsing XDC File [f:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axi_gpio_4_1/design_ps_axi_gpio_4_1.xdc] for cell 'design_ps_i/axi_gpio_7/U0'
Parsing XDC File [f:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axi_gpio_4_2/design_ps_axi_gpio_4_2_board.xdc] for cell 'design_ps_i/axi_gpio_8/U0'
Finished Parsing XDC File [f:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axi_gpio_4_2/design_ps_axi_gpio_4_2_board.xdc] for cell 'design_ps_i/axi_gpio_8/U0'
Parsing XDC File [f:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axi_gpio_4_2/design_ps_axi_gpio_4_2.xdc] for cell 'design_ps_i/axi_gpio_8/U0'
Finished Parsing XDC File [f:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axi_gpio_4_2/design_ps_axi_gpio_4_2.xdc] for cell 'design_ps_i/axi_gpio_8/U0'
Parsing XDC File [f:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axi_gpio_0_2/design_ps_axi_gpio_0_2_board.xdc] for cell 'design_ps_i/axi_gpio_9/U0'
Finished Parsing XDC File [f:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axi_gpio_0_2/design_ps_axi_gpio_0_2_board.xdc] for cell 'design_ps_i/axi_gpio_9/U0'
Parsing XDC File [f:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axi_gpio_0_2/design_ps_axi_gpio_0_2.xdc] for cell 'design_ps_i/axi_gpio_9/U0'
Finished Parsing XDC File [f:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axi_gpio_0_2/design_ps_axi_gpio_0_2.xdc] for cell 'design_ps_i/axi_gpio_9/U0'
Parsing XDC File [f:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axi_gpio_1_1/design_ps_axi_gpio_1_1_board.xdc] for cell 'design_ps_i/axi_gpio_10/U0'
Finished Parsing XDC File [f:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axi_gpio_1_1/design_ps_axi_gpio_1_1_board.xdc] for cell 'design_ps_i/axi_gpio_10/U0'
Parsing XDC File [f:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axi_gpio_1_1/design_ps_axi_gpio_1_1.xdc] for cell 'design_ps_i/axi_gpio_10/U0'
Finished Parsing XDC File [f:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axi_gpio_1_1/design_ps_axi_gpio_1_1.xdc] for cell 'design_ps_i/axi_gpio_10/U0'
Parsing XDC File [f:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axi_gpio_1_2/design_ps_axi_gpio_1_2_board.xdc] for cell 'design_ps_i/axi_gpio_11/U0'
Finished Parsing XDC File [f:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axi_gpio_1_2/design_ps_axi_gpio_1_2_board.xdc] for cell 'design_ps_i/axi_gpio_11/U0'
Parsing XDC File [f:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axi_gpio_1_2/design_ps_axi_gpio_1_2.xdc] for cell 'design_ps_i/axi_gpio_11/U0'
Finished Parsing XDC File [f:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axi_gpio_1_2/design_ps_axi_gpio_1_2.xdc] for cell 'design_ps_i/axi_gpio_11/U0'
Parsing XDC File [f:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_DataGen_3ch_0_1/src/fir_compiler_0/fir_compiler_v7_2_5/constraints/fir_compiler_v7_2.xdc] for cell 'design_ps_i/DataGen_3ch_0/inst/hf_sig_ch3/fir_lowpass/U0'
Finished Parsing XDC File [f:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_DataGen_3ch_0_1/src/fir_compiler_0/fir_compiler_v7_2_5/constraints/fir_compiler_v7_2.xdc] for cell 'design_ps_i/DataGen_3ch_0/inst/hf_sig_ch3/fir_lowpass/U0'
Parsing XDC File [f:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_DataGen_3ch_0_1/src/fir_compiler_0/fir_compiler_v7_2_5/constraints/fir_compiler_v7_2.xdc] for cell 'design_ps_i/DataGen_3ch_0/inst/hf_sig_ch2/fir_lowpass/U0'
Finished Parsing XDC File [f:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_DataGen_3ch_0_1/src/fir_compiler_0/fir_compiler_v7_2_5/constraints/fir_compiler_v7_2.xdc] for cell 'design_ps_i/DataGen_3ch_0/inst/hf_sig_ch2/fir_lowpass/U0'
Parsing XDC File [f:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_DataGen_3ch_0_1/src/fir_compiler_0/fir_compiler_v7_2_5/constraints/fir_compiler_v7_2.xdc] for cell 'design_ps_i/DataGen_3ch_0/inst/hf_sig_ch1/fir_lowpass/U0'
Finished Parsing XDC File [f:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_DataGen_3ch_0_1/src/fir_compiler_0/fir_compiler_v7_2_5/constraints/fir_compiler_v7_2.xdc] for cell 'design_ps_i/DataGen_3ch_0/inst/hf_sig_ch1/fir_lowpass/U0'
Parsing XDC File [f:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_DataGen_3ch_0_1/ip/pretrig_fifo/pretrig_fifo/pretrig_fifo.xdc] for cell 'design_ps_i/DataGen_3ch_0/inst/hf_sig_ch3/prefifo/U0'
Finished Parsing XDC File [f:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_DataGen_3ch_0_1/ip/pretrig_fifo/pretrig_fifo/pretrig_fifo.xdc] for cell 'design_ps_i/DataGen_3ch_0/inst/hf_sig_ch3/prefifo/U0'
Parsing XDC File [f:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_DataGen_3ch_0_1/ip/pretrig_fifo/pretrig_fifo/pretrig_fifo.xdc] for cell 'design_ps_i/DataGen_3ch_0/inst/hf_sig_ch2/prefifo/U0'
Finished Parsing XDC File [f:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_DataGen_3ch_0_1/ip/pretrig_fifo/pretrig_fifo/pretrig_fifo.xdc] for cell 'design_ps_i/DataGen_3ch_0/inst/hf_sig_ch2/prefifo/U0'
Parsing XDC File [f:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_DataGen_3ch_0_1/ip/pretrig_fifo/pretrig_fifo/pretrig_fifo.xdc] for cell 'design_ps_i/DataGen_3ch_0/inst/hf_sig_ch1/prefifo/U0'
Finished Parsing XDC File [f:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_DataGen_3ch_0_1/ip/pretrig_fifo/pretrig_fifo/pretrig_fifo.xdc] for cell 'design_ps_i/DataGen_3ch_0/inst/hf_sig_ch1/prefifo/U0'
Parsing XDC File [f:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_DataGen_3ch_0_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_ps_i/DataGen_3ch_0/inst/hf_sig_ch3/mfifo/U0'
Finished Parsing XDC File [f:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_DataGen_3ch_0_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_ps_i/DataGen_3ch_0/inst/hf_sig_ch3/mfifo/U0'
Parsing XDC File [f:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_DataGen_3ch_0_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_ps_i/DataGen_3ch_0/inst/hf_sig_ch2/mfifo/U0'
Finished Parsing XDC File [f:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_DataGen_3ch_0_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_ps_i/DataGen_3ch_0/inst/hf_sig_ch2/mfifo/U0'
Parsing XDC File [f:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_DataGen_3ch_0_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_ps_i/DataGen_3ch_0/inst/hf_sig_ch1/mfifo/U0'
Finished Parsing XDC File [f:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_DataGen_3ch_0_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_ps_i/DataGen_3ch_0/inst/hf_sig_ch1/mfifo/U0'
Parsing XDC File [f:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axi_gpio_1_3/design_ps_axi_gpio_1_3_board.xdc] for cell 'design_ps_i/axi_gpio_12/U0'
Finished Parsing XDC File [f:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axi_gpio_1_3/design_ps_axi_gpio_1_3_board.xdc] for cell 'design_ps_i/axi_gpio_12/U0'
Parsing XDC File [f:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axi_gpio_1_3/design_ps_axi_gpio_1_3.xdc] for cell 'design_ps_i/axi_gpio_12/U0'
Finished Parsing XDC File [f:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axi_gpio_1_3/design_ps_axi_gpio_1_3.xdc] for cell 'design_ps_i/axi_gpio_12/U0'
Parsing XDC File [f:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_clk_wiz_0_0/design_ps_clk_wiz_0_0_board.xdc] for cell 'design_ps_i/clk_wiz_0/inst'
Finished Parsing XDC File [f:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_clk_wiz_0_0/design_ps_clk_wiz_0_0_board.xdc] for cell 'design_ps_i/clk_wiz_0/inst'
Parsing XDC File [f:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_clk_wiz_0_0/design_ps_clk_wiz_0_0.xdc] for cell 'design_ps_i/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [f:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_clk_wiz_0_0/design_ps_clk_wiz_0_0.xdc:56]
INFO: [Timing 38-2] Deriving generated clocks [f:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_clk_wiz_0_0/design_ps_clk_wiz_0_0.xdc:56]
get_clocks: Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 1076.891 ; gain = 483.051
Finished Parsing XDC File [f:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_clk_wiz_0_0/design_ps_clk_wiz_0_0.xdc] for cell 'design_ps_i/clk_wiz_0/inst'
Parsing XDC File [f:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_xadc_wiz_0_0/design_ps_xadc_wiz_0_0.xdc] for cell 'design_ps_i/xadc_wiz_0/U0'
Finished Parsing XDC File [f:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_xadc_wiz_0_0/design_ps_xadc_wiz_0_0.xdc] for cell 'design_ps_i/xadc_wiz_0/U0'
Parsing XDC File [f:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axi_gpio_13_0/design_ps_axi_gpio_13_0_board.xdc] for cell 'design_ps_i/axi_gpio_13/U0'
Finished Parsing XDC File [f:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axi_gpio_13_0/design_ps_axi_gpio_13_0_board.xdc] for cell 'design_ps_i/axi_gpio_13/U0'
Parsing XDC File [f:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axi_gpio_13_0/design_ps_axi_gpio_13_0.xdc] for cell 'design_ps_i/axi_gpio_13/U0'
Finished Parsing XDC File [f:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axi_gpio_13_0/design_ps_axi_gpio_13_0.xdc] for cell 'design_ps_i/axi_gpio_13/U0'
Parsing XDC File [f:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axi_gpio_14_0/design_ps_axi_gpio_14_0_board.xdc] for cell 'design_ps_i/axi_gpio_14/U0'
Finished Parsing XDC File [f:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axi_gpio_14_0/design_ps_axi_gpio_14_0_board.xdc] for cell 'design_ps_i/axi_gpio_14/U0'
Parsing XDC File [f:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axi_gpio_14_0/design_ps_axi_gpio_14_0.xdc] for cell 'design_ps_i/axi_gpio_14/U0'
Finished Parsing XDC File [f:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axi_gpio_14_0/design_ps_axi_gpio_14_0.xdc] for cell 'design_ps_i/axi_gpio_14/U0'
Parsing XDC File [f:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axi_gpio_15_0/design_ps_axi_gpio_15_0_board.xdc] for cell 'design_ps_i/axi_gpio_15/U0'
Finished Parsing XDC File [f:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axi_gpio_15_0/design_ps_axi_gpio_15_0_board.xdc] for cell 'design_ps_i/axi_gpio_15/U0'
Parsing XDC File [f:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axi_gpio_15_0/design_ps_axi_gpio_15_0.xdc] for cell 'design_ps_i/axi_gpio_15/U0'
Finished Parsing XDC File [f:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axi_gpio_15_0/design_ps_axi_gpio_15_0.xdc] for cell 'design_ps_i/axi_gpio_15/U0'
Parsing XDC File [f:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axi_uartlite_0_0/design_ps_axi_uartlite_0_0_board.xdc] for cell 'design_ps_i/axi_uartlite_0/U0'
Finished Parsing XDC File [f:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axi_uartlite_0_0/design_ps_axi_uartlite_0_0_board.xdc] for cell 'design_ps_i/axi_uartlite_0/U0'
Parsing XDC File [f:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axi_uartlite_0_0/design_ps_axi_uartlite_0_0.xdc] for cell 'design_ps_i/axi_uartlite_0/U0'
Finished Parsing XDC File [f:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axi_uartlite_0_0/design_ps_axi_uartlite_0_0.xdc] for cell 'design_ps_i/axi_uartlite_0/U0'
Parsing XDC File [f:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axi_gpio_16_0/design_ps_axi_gpio_16_0_board.xdc] for cell 'design_ps_i/axi_gpio_16/U0'
Finished Parsing XDC File [f:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axi_gpio_16_0/design_ps_axi_gpio_16_0_board.xdc] for cell 'design_ps_i/axi_gpio_16/U0'
Parsing XDC File [f:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axi_gpio_16_0/design_ps_axi_gpio_16_0.xdc] for cell 'design_ps_i/axi_gpio_16/U0'
Finished Parsing XDC File [f:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axi_gpio_16_0/design_ps_axi_gpio_16_0.xdc] for cell 'design_ps_i/axi_gpio_16/U0'
Parsing XDC File [f:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axi_gpio_17_0/design_ps_axi_gpio_17_0_board.xdc] for cell 'design_ps_i/axi_gpio_17/U0'
Finished Parsing XDC File [f:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axi_gpio_17_0/design_ps_axi_gpio_17_0_board.xdc] for cell 'design_ps_i/axi_gpio_17/U0'
Parsing XDC File [f:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axi_gpio_17_0/design_ps_axi_gpio_17_0.xdc] for cell 'design_ps_i/axi_gpio_17/U0'
Finished Parsing XDC File [f:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axi_gpio_17_0/design_ps_axi_gpio_17_0.xdc] for cell 'design_ps_i/axi_gpio_17/U0'
Parsing XDC File [f:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axi_gpio_2_3/design_ps_axi_gpio_2_3_board.xdc] for cell 'design_ps_i/axi_gpio_18/U0'
Finished Parsing XDC File [f:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axi_gpio_2_3/design_ps_axi_gpio_2_3_board.xdc] for cell 'design_ps_i/axi_gpio_18/U0'
Parsing XDC File [f:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axi_gpio_2_3/design_ps_axi_gpio_2_3.xdc] for cell 'design_ps_i/axi_gpio_18/U0'
Finished Parsing XDC File [f:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axi_gpio_2_3/design_ps_axi_gpio_2_3.xdc] for cell 'design_ps_i/axi_gpio_18/U0'
Parsing XDC File [f:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axi_gpio_2_4/design_ps_axi_gpio_2_4_board.xdc] for cell 'design_ps_i/axi_gpio_19/U0'
Finished Parsing XDC File [f:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axi_gpio_2_4/design_ps_axi_gpio_2_4_board.xdc] for cell 'design_ps_i/axi_gpio_19/U0'
Parsing XDC File [f:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axi_gpio_2_4/design_ps_axi_gpio_2_4.xdc] for cell 'design_ps_i/axi_gpio_19/U0'
Finished Parsing XDC File [f:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axi_gpio_2_4/design_ps_axi_gpio_2_4.xdc] for cell 'design_ps_i/axi_gpio_19/U0'
Parsing XDC File [f:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axi_gpio_2_5/design_ps_axi_gpio_2_5_board.xdc] for cell 'design_ps_i/axi_gpio_20/U0'
Finished Parsing XDC File [f:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axi_gpio_2_5/design_ps_axi_gpio_2_5_board.xdc] for cell 'design_ps_i/axi_gpio_20/U0'
Parsing XDC File [f:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axi_gpio_2_5/design_ps_axi_gpio_2_5.xdc] for cell 'design_ps_i/axi_gpio_20/U0'
Finished Parsing XDC File [f:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axi_gpio_2_5/design_ps_axi_gpio_2_5.xdc] for cell 'design_ps_i/axi_gpio_20/U0'
Parsing XDC File [f:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axi_gpio_2_6/design_ps_axi_gpio_2_6_board.xdc] for cell 'design_ps_i/axi_gpio_21/U0'
Finished Parsing XDC File [f:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axi_gpio_2_6/design_ps_axi_gpio_2_6_board.xdc] for cell 'design_ps_i/axi_gpio_21/U0'
Parsing XDC File [f:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axi_gpio_2_6/design_ps_axi_gpio_2_6.xdc] for cell 'design_ps_i/axi_gpio_21/U0'
Finished Parsing XDC File [f:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axi_gpio_2_6/design_ps_axi_gpio_2_6.xdc] for cell 'design_ps_i/axi_gpio_21/U0'
Parsing XDC File [F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/constrs_1/new/design_top.xdc]
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'clk_p' matched to 'port' objects. [F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/constrs_1/new/design_top.xdc:22]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
WARNING: [Constraints 18-619] A clock with name 'clk_p' already exists, overwriting the previous clock with the same name. [F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/constrs_1/new/design_top.xdc:22]
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'u_ila_0_clk_in1_design_ps_clk_wiz_0_0'; it was auto-generated for ChipScope. [F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/constrs_1/new/design_top.xdc:346]
Finished Parsing XDC File [F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/constrs_1/new/design_top.xdc]
Parsing XDC File [f:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axi_dma_0_0/design_ps_axi_dma_0_0_clocks.xdc] for cell 'design_ps_i/axi_dma_0/U0'
Finished Parsing XDC File [f:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axi_dma_0_0/design_ps_axi_dma_0_0_clocks.xdc] for cell 'design_ps_i/axi_dma_0/U0'
Parsing XDC File [f:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axis_data_fifo_0_0/design_ps_axis_data_fifo_0_0/design_ps_axis_data_fifo_0_0_clocks.xdc] for cell 'design_ps_i/axis_data_fifo_0/inst'
Finished Parsing XDC File [f:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axis_data_fifo_0_0/design_ps_axis_data_fifo_0_0/design_ps_axis_data_fifo_0_0_clocks.xdc] for cell 'design_ps_i/axis_data_fifo_0/inst'
Parsing XDC File [f:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_DataGen_3ch_0_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'design_ps_i/DataGen_3ch_0/inst/hf_sig_ch3/mfifo/U0'
Finished Parsing XDC File [f:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_DataGen_3ch_0_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'design_ps_i/DataGen_3ch_0/inst/hf_sig_ch3/mfifo/U0'
Parsing XDC File [f:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_DataGen_3ch_0_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'design_ps_i/DataGen_3ch_0/inst/hf_sig_ch2/mfifo/U0'
Finished Parsing XDC File [f:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_DataGen_3ch_0_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'design_ps_i/DataGen_3ch_0/inst/hf_sig_ch2/mfifo/U0'
Parsing XDC File [f:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_DataGen_3ch_0_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'design_ps_i/DataGen_3ch_0/inst/hf_sig_ch1/mfifo/U0'
Finished Parsing XDC File [f:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_DataGen_3ch_0_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'design_ps_i/DataGen_3ch_0/inst/hf_sig_ch1/mfifo/U0'
Parsing XDC File [f:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_auto_us_0/design_ps_auto_us_0_clocks.xdc] for cell 'design_ps_i/axi_mem_intercon/s00_couplers/auto_us/inst'
Finished Parsing XDC File [f:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_auto_us_0/design_ps_auto_us_0_clocks.xdc] for cell 'design_ps_i/axi_mem_intercon/s00_couplers/auto_us/inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 5 instances were transformed.
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 4 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 1 instances

link_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 1079.555 ; gain = 867.844
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.410 . Memory (MB): peak = 1079.555 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.cache/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/Miz_ip_lib'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xlinx/Vivado/2015.4/data/ip'.
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:1.1 for cell dbg_hub_CV.
INFO: [Chipscope 16-220] Re-using generated and synthesized IP, "xilinx.com:ip:xsdbm:1.1", from Vivado IP cache entry "d995434b9b78efb0".
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:ila:6.0 for cell u_ila_0_CV.
INFO: [Chipscope 16-220] Re-using generated and synthesized IP, "xilinx.com:ip:ila:6.0", from Vivado IP cache entry "6d68302a4e2e2606".
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:ila:6.0 for cell u_ila_1_CV.
INFO: [Chipscope 16-220] Re-using generated and synthesized IP, "xilinx.com:ip:ila:6.0", from Vivado IP cache entry "51c2b22e44f89076".
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:ila:6.0 for cell u_ila_2_CV.
