// Seed: 1159203137
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  output wire id_7;
  inout wire id_6;
  output wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_9;
  wire id_10;
  assign id_7 = 1'd0;
  wire id_11;
  wire id_12;
  assign id_8 = id_10;
endmodule
module module_1 (
    input wand id_0,
    input supply0 id_1,
    input tri0 id_2,
    input wire id_3
);
  wire id_5;
  module_0(
      id_5, id_5, id_5, id_5, id_5, id_5, id_5, id_5
  );
  wire id_6, id_7, id_8, id_9, id_10;
endmodule
