/dts-v1/;

/ {
	model = "MT6833";
	compatible = "mediatek,MT6833";
	interrupt-parent = <0x01>;
	#address-cells = <0x02>;
	#size-cells = <0x02>;

	aliases {
		i2c0 = "/i2c@11e00000";
		i2c1 = "/i2c@11d20000";
		i2c2 = "/i2c@11d21000";
		i2c3 = "/i2c@11cb0000";
		i2c4 = "/i2c@11d22000";
		i2c5 = "/i2c@11e01000";
		i2c6 = "/i2c@11f00000";
		i2c7 = "/i2c@11e02000";
		i2c8 = "/i2c@11d00000";
		i2c9 = "/i2c@11d01000";
		ovl0 = "/disp_ovl0@14005000";
		ovl3 = "/disp_ovl0_2l@14006000";
		rdma0 = "/disp_rdma0@14007000";
		wdma0 = "/disp_wdma0@14014000";
		dsi0 = "/dsi@14013000";
		color0 = "/disp_color0@14009000";
		ccorr0 = "/disp_ccorr0@1400b000";
		aal0 = "/disp_aal0@1400c000";
		gamma0 = "/disp_gamma0@1400d000";
		dither0 = "/disp_dither0@1400f000";
		postmask0 = "/disp_postmask0@1400e000";
	};

	chosen {
		bootargs = "console=tty0 root=/dev/ram \t\t\t8250.nr_uarts=4 \t\t\trcupdate.rcu_expedited=1 \t\t\tvmalloc=400M swiotlb=noforce \t\t\tfirmware_class.path=/vendor/firmware \t\t\tandroidboot.hardware=mt6833 \t\t\ttransparent_hugepage=never \t\t\tinitcall_debug=1 pelt=8";
		kaslr-seed = <0x00 0x00>;
		phandle = <0x34>;
	};

	clkitg {
		compatible = "simple-bus";
		status = "okay";
		phandle = <0xe8>;

		bring-up {
			compatible = "mediatek,clk-bring-up";
			clocks = <0x02 0x00 0x02 0x01 0x02 0x04 0x02 0x12 0x02 0x17 0x02 0x19 0x02 0x1a 0x02 0x1b 0x02 0x1e 0x02 0x1f 0x02 0x21 0x02 0x24 0x02 0x2a 0x02 0x2d 0x02 0x33 0x02 0x34 0x02 0x35 0x02 0x39 0x02 0x3c 0x02 0x3d 0x02 0x3e 0x02 0x3f 0x02 0x40 0x02 0x42>;
		};
	};

	disable_unused {
		compatible = "simple-bus";
		status = "okay";
		phandle = <0xe9>;

		disable-unused-clk-mdpsys_config {
			compatible = "mediatek,clk-disable-unused";
			clocks = <0x03 0x00 0x03 0x01 0x03 0x02 0x03 0x03 0x03 0x04 0x03 0x05 0x03 0x06 0x03 0x07 0x03 0x08 0x03 0x09 0x03 0x0a 0x03 0x0b 0x03 0x0c 0x03 0x0d 0x03 0x0e 0x03 0x0f>;
			power-domains = <0x04 0x0b>;
		};

		disable-unused-clk-ipesys {
			compatible = "mediatek,clk-disable-unused";
			clocks = <0x05 0x00 0x05 0x01 0x05 0x02 0x05 0x03 0x05 0x04 0x05 0x05 0x05 0x06 0x05 0x07>;
			power-domains = <0x04 0x08>;
		};

		disable-unused-clk-camsys_rawb {
			compatible = "mediatek,clk-disable-unused";
			clocks = <0x06 0x00 0x06 0x01 0x06 0x02>;
			power-domains = <0x04 0x0f>;
		};

		disable-unused-clk-camsys_rawa {
			compatible = "mediatek,clk-disable-unused";
			clocks = <0x07 0x00 0x07 0x01 0x07 0x02>;
			power-domains = <0x04 0x0e>;
		};

		disable-unused-clk-camsys_main {
			compatible = "mediatek,clk-disable-unused";
			clocks = <0x08 0x00 0x08 0x01 0x08 0x02 0x08 0x03 0x08 0x04 0x08 0x05 0x08 0x06 0x08 0x07 0x08 0x08 0x08 0x09 0x08 0x0a 0x08 0x0b 0x08 0x0c 0x08 0x0d 0x08 0x0e>;
			power-domains = <0x04 0x0d>;
		};

		disable-unused-clk-vencsys {
			compatible = "mediatek,clk-disable-unused";
			clocks = <0x09 0x00 0x09 0x01 0x09 0x02 0x09 0x03>;
			power-domains = <0x04 0x0a>;
		};

		disable-unused-clk-vdec_gcon_base {
			compatible = "mediatek,clk-disable-unused";
			clocks = <0x0a 0x00 0x0a 0x01 0x0a 0x02>;
			power-domains = <0x04 0x09>;
		};

		disable-unused-clk-imgsys2 {
			compatible = "mediatek,clk-disable-unused";
			clocks = <0x0b 0x00 0x0b 0x01 0x0b 0x02 0x0b 0x03 0x0b 0x04 0x0b 0x05>;
			power-domains = <0x04 0x07>;
		};

		disable-unused-clk-imgsys1 {
			compatible = "mediatek,clk-disable-unused";
			clocks = <0x0c 0x00 0x0c 0x01 0x0c 0x02 0x0c 0x03>;
			power-domains = <0x04 0x06>;
		};

		disable-unused-clk-mmsys {
			compatible = "mediatek,clk-disable-unused";
			clocks = <0x0d 0x00 0x0d 0x01 0x0d 0x02 0x0d 0x03 0x0d 0x04 0x0d 0x05 0x0d 0x06 0x0d 0x07 0x0d 0x08 0x0d 0x09 0x0d 0x0a 0x0d 0x0b 0x0d 0x0c 0x0d 0x0d 0x0d 0x0e 0x0d 0x0f 0x0d 0x10 0x0d 0x11 0x0d 0x12 0x0d 0x13 0x0d 0x14 0x0d 0x15>;
			power-domains = <0x04 0x0b>;
		};

		disable-unused-clk-imp_iic_wrap_n {
			compatible = "mediatek,clk-disable-unused";
			clocks = <0x0e 0x00>;
		};

		disable-unused-clk-imp_iic_wrap_w {
			compatible = "mediatek,clk-disable-unused";
			clocks = <0x0f 0x00 0x0f 0x01 0x0f 0x02>;
		};

		disable-unused-clk-imp_iic_wrap_ws {
			compatible = "mediatek,clk-disable-unused";
			clocks = <0x10 0x00 0x10 0x01 0x10 0x02>;
		};

		disable-unused-clk-imp_iic_wrap_s {
			compatible = "mediatek,clk-disable-unused";
			clocks = <0x11 0x00 0x11 0x01>;
		};

		disable-unused-clk-imp_iic_wrap_e {
			compatible = "mediatek,clk-disable-unused";
			clocks = <0x12 0x00>;
		};

		disable-unused-clk-afe {
			compatible = "mediatek,clk-disable-unused";
			clocks = <0x13 0x00 0x13 0x01 0x13 0x02 0x13 0x03 0x13 0x04 0x13 0x05 0x13 0x06 0x13 0x07 0x13 0x08 0x13 0x09 0x13 0x0a 0x13 0x0b 0x13 0x0c 0x13 0x0d 0x13 0x0e 0x13 0x0f 0x13 0x10 0x13 0x11 0x13 0x12 0x13 0x13 0x13 0x14 0x13 0x15 0x13 0x16 0x13 0x17 0x13 0x18 0x13 0x19 0x13 0x1a 0x13 0x1b>;
			power-domains = <0x04 0x0c>;
		};

		disable-unused-clk-imp_iic_wrap_c {
			compatible = "mediatek,clk-disable-unused";
			clocks = <0x14 0x00 0x14 0x01>;
		};

		disable-unused-clk-infracfg_ao {
			compatible = "mediatek,clk-disable-unused";
			clocks = <0x02 0x00 0x02 0x01 0x02 0x02 0x02 0x03 0x02 0x04 0x02 0x05 0x02 0x06 0x02 0x07 0x02 0x08 0x02 0x09 0x02 0x0a 0x02 0x0b 0x02 0x0c 0x02 0x0d 0x02 0x0e 0x02 0x0f 0x02 0x10 0x02 0x11 0x02 0x12 0x02 0x13 0x02 0x14 0x02 0x15 0x02 0x16 0x02 0x17 0x02 0x18 0x02 0x19 0x02 0x1a 0x02 0x1b 0x02 0x1c 0x02 0x1d 0x02 0x1e 0x02 0x1f 0x02 0x20 0x02 0x21 0x02 0x22 0x02 0x23 0x02 0x24 0x02 0x25 0x02 0x26 0x02 0x27 0x02 0x28 0x02 0x29 0x02 0x2a 0x02 0x2b 0x02 0x2c 0x02 0x2d 0x02 0x2e 0x02 0x2f 0x02 0x30 0x02 0x31 0x02 0x32 0x02 0x33 0x02 0x34 0x02 0x35 0x02 0x36 0x02 0x37 0x02 0x38 0x02 0x39 0x02 0x3a 0x02 0x3b 0x02 0x3c 0x02 0x3d 0x02 0x3e 0x02 0x3f 0x02 0x40 0x02 0x41 0x02 0x42 0x02 0x43>;
		};

		disable-unused-clk-topckgen {
			compatible = "mediatek,clk-disable-unused";
			clocks = <0x15 0x43 0x15 0x44 0x15 0x45 0x15 0x46 0x15 0x47 0x15 0x48 0x15 0x49 0x15 0x4a 0x15 0x4b 0x15 0x4c 0x15 0x4d 0x15 0x02 0x15 0x04 0x15 0x05 0x15 0x06 0x15 0x07 0x15 0x08 0x15 0x09 0x15 0x0a 0x15 0x0b 0x15 0x0c 0x15 0x0d 0x15 0x0e 0x15 0x0f 0x15 0x10 0x15 0x11 0x15 0x12 0x15 0x13 0x15 0x14 0x15 0x15 0x15 0x16 0x15 0x17 0x15 0x18 0x15 0x19 0x15 0x1a 0x15 0x1b 0x15 0x1d 0x15 0x1e 0x15 0x1f 0x15 0x20 0x15 0x21 0x15 0x22 0x15 0x23 0x15 0x24 0x15 0x26 0x15 0x27 0x15 0x28 0x15 0x29 0x15 0x2a 0x15 0x2b 0x15 0x2c 0x15 0x2d 0x15 0x2e 0x15 0x2f 0x15 0x30 0x15 0x31 0x15 0x32 0x15 0x35 0x15 0x37 0x15 0x38 0x15 0x39 0x15 0x3a 0x15 0x3b 0x15 0x3c 0x15 0x3d 0x15 0x3e 0x15 0x3f 0x15 0x40 0x15 0x41 0x15 0x42>;
		};

		disable-unused-clk-apmixedsys {
			compatible = "mediatek,clk-disable-unused";
			clocks = <0x16 0x00 0x16 0x01 0x16 0x02 0x16 0x03 0x16 0x04 0x16 0x05 0x16 0x06 0x16 0x07 0x16 0x08 0x16 0x09 0x16 0x0a 0x16 0x0b 0x16 0x0c 0x16 0x0d 0x16 0x0e>;
		};

		disable-unused-pd-isp {
			compatible = "mediatek,scpsys-disable-unused";
			power-domains = <0x04 0x06>;
		};

		disable-unused-pd-isp2 {
			compatible = "mediatek,scpsys-disable-unused";
			power-domains = <0x04 0x07>;
		};

		disable-unused-pd-ipe {
			compatible = "mediatek,scpsys-disable-unused";
			power-domains = <0x04 0x08>;
		};

		disable-unused-pd-vdec {
			compatible = "mediatek,scpsys-disable-unused";
			power-domains = <0x04 0x09>;
		};

		disable-unused-pd-venc {
			compatible = "mediatek,scpsys-disable-unused";
			power-domains = <0x04 0x0a>;
		};

		disable-unused-pd-disp {
			compatible = "mediatek,scpsys-disable-unused";
			power-domains = <0x04 0x0b>;
		};

		disable-unused-pd-audio {
			compatible = "mediatek,scpsys-disable-unused";
			power-domains = <0x04 0x0c>;
			#set-syscore-device;
		};

		disable-unused-pd-cam {
			compatible = "mediatek,scpsys-disable-unused";
			power-domains = <0x04 0x0d>;
		};

		disable-unused-pd-cam_rawa {
			compatible = "mediatek,scpsys-disable-unused";
			power-domains = <0x04 0x0e>;
		};

		disable-unused-pd-cam_rawb {
			compatible = "mediatek,scpsys-disable-unused";
			power-domains = <0x04 0x0f>;
		};

		disable-unused-pd-apu {
			compatible = "mediatek,scpsys-disable-unused";
			power-domains = <0x04 0x10>;
		};
	};

	clocks {

		clk32k {
			compatible = "fixed-clock";
			#clock-cells = <0x00>;
			clock-frequency = <0x7d00>;
			phandle = <0xea>;
		};

		clk26m {
			compatible = "fixed-clock";
			#clock-cells = <0x00>;
			clock-frequency = <0x18cba80>;
			phandle = <0x43>;
		};

		clk13m {
			compatible = "fixed-clock";
			#clock-cells = <0x00>;
			clock-frequency = <0xc65d40>;
			phandle = <0x56>;
		};

		ulposc {
			compatible = "fixed-clock";
			#clock-cells = <0x00>;
			clock-frequency = <0xf7f4900>;
			phandle = <0xeb>;
		};
	};

	opp_table0 {
		compatible = "operating-points-v2";
		opp-shared;
		phandle = <0x17>;

		opp0 {
			opp-hz = <0x00 0x1dcd6500>;
			opp-microvolt = <0x9eb10>;
		};

		opp1 {
			opp-hz = <0x00 0x24f47300>;
			opp-microvolt = <0x9eb10>;
		};

		opp2 {
			opp-hz = <0x00 0x283baec0>;
			opp-microvolt = <0xa1be4>;
		};

		opp3 {
			opp-hz = <0x00 0x2b82ea80>;
			opp-microvolt = <0xa4cb8>;
		};

		opp4 {
			opp-hz = <0x00 0x32116200>;
			opp-microvolt = <0xaae60>;
		};

		opp5 {
			opp-hz = <0x00 0x389fd980>;
			opp-microvolt = <0xb1008>;
		};

		opp6 {
			opp-hz = <0x00 0x3d831200>;
			opp-microvolt = <0xb5946>;
		};

		opp7 {
			opp-hz = <0x00 0x42758cc0>;
			opp-microvolt = <0xba284>;
		};

		opp8 {
			opp-hz = <0x00 0x4c4b4000>;
			opp-microvolt = "\0\f5";
		};

		opp9 {
			opp-hz = <0x00 0x52d9b780>;
			opp-microvolt = <0xc96a8>;
		};

		opp10 {
			opp-hz = <0x00 0x59682f00>;
			opp-microvolt = <0xcf850>;
		};

		opp11 {
			opp-hz = <0x00 0x620cb540>;
			opp-microvolt = <0xda336>;
		};

		opp12 {
			opp-hz = <0x00 0x684ee180>;
			opp-microvolt = <0xe1d48>;
		};

		opp13 {
			opp-hz = <0x00 0x6c00ed00>;
			opp-microvolt = <0xe6686>;
		};

		opp14 {
			opp-hz = <0x00 0x7233d700>;
			opp-microvolt = <0xee098>;
		};

		opp15 {
			opp-hz = <0x00 0x77359400>;
			opp-microvolt = <0xf4240>;
		};
	};

	opp_table1 {
		compatible = "operating-points-v2";
		opp-shared;
		phandle = <0x1c>;

		opp0 {
			opp-hz = <0x00 0x2b369f40>;
			opp-microvolt = <0x9eb10>;
		};

		opp1 {
			opp-hz = <0x00 0x32116200>;
			opp-microvolt = <0xa6522>;
		};

		opp2 {
			opp-hz = <0x00 0x35866480>;
			opp-microvolt = <0xa95f6>;
		};

		opp3 {
			opp-hz = <0x00 0x3ab5e840>;
			opp-microvolt = <0xaf79e>;
		};

		opp4 {
			opp-hz = <0x00 0x3e1ba880>;
			opp-microvolt = <0xb40dc>;
		};

		opp5 {
			opp-hz = <0x00 0x434b2c40>;
			opp-microvolt = <0xb8a1a>;
		};

		opp6 {
			opp-hz = <0x00 0x4befb280>;
			opp-microvolt = "\0\f5";
		};

		opp7 {
			opp-hz = <0x00 0x5484f680>;
			opp-microvolt = <0xcc77c>;
		};

		opp8 {
			opp-hz = <0x00 0x5b6efb80>;
			opp-microvolt = <0xd418e>;
		};

		opp9 {
			opp-hz = <0x00 0x62590080>;
			opp-microvolt = <0xdbba0>;
		};

		opp10 {
			opp-hz = <0x00 0x6675dbc0>;
			opp-microvolt = <0xe04de>;
		};

		opp11 {
			opp-hz = <0x00 0x6a92b700>;
			opp-microvolt = <0xe4e1c>;
		};

		opp12 {
			opp-hz = <0x00 0x716d79c0>;
			opp-microvolt = <0xec82e>;
		};

		opp13 {
			opp-hz = <0x00 0x76e948c0>;
			opp-microvolt = <0xf29d6>;
		};

		opp14 {
			opp-hz = <0x00 0x7c6517c0>;
			opp-microvolt = <0xf8b7e>;
		};

		opp15 {
			opp-hz = <0x00 0x834f1cc0>;
			opp-microvolt = <0x100590>;
		};
	};

	cpus {
		#address-cells = <0x01>;
		#size-cells = <0x00>;

		cpu@000 {
			device_type = "cpu";
			compatible = "arm,cortex-a55";
			reg = <0x00>;
			enable-method = "psci";
			clock-frequency = <0x77359400>;
			operating-points-v2 = <0x17>;
			dynamic-power-coefficient = <0x55>;
			capacity-dmips-mhz = <0x195>;
			cpu-idle-states = <0x18 0x19 0x1a 0x1b>;
			phandle = <0x1f>;
		};

		cpu@001 {
			device_type = "cpu";
			compatible = "arm,cortex-a55";
			reg = <0x100>;
			enable-method = "psci";
			clock-frequency = <0x77359400>;
			operating-points-v2 = <0x17>;
			dynamic-power-coefficient = <0x55>;
			capacity-dmips-mhz = <0x195>;
			cpu-idle-states = <0x18 0x19 0x1a 0x1b>;
			phandle = <0x20>;
		};

		cpu@002 {
			device_type = "cpu";
			compatible = "arm,cortex-a55";
			reg = <0x200>;
			enable-method = "psci";
			clock-frequency = <0x77359400>;
			operating-points-v2 = <0x17>;
			dynamic-power-coefficient = <0x55>;
			capacity-dmips-mhz = <0x195>;
			cpu-idle-states = <0x18 0x19 0x1a 0x1b>;
			phandle = <0x21>;
		};

		cpu@003 {
			device_type = "cpu";
			compatible = "arm,cortex-a55";
			reg = <0x300>;
			enable-method = "psci";
			clock-frequency = <0x77359400>;
			operating-points-v2 = <0x17>;
			dynamic-power-coefficient = <0x55>;
			capacity-dmips-mhz = <0x195>;
			cpu-idle-states = <0x18 0x19 0x1a 0x1b>;
			phandle = <0x22>;
		};

		cpu@004 {
			device_type = "cpu";
			compatible = "arm,cortex-a55";
			reg = <0x400>;
			enable-method = "psci";
			clock-frequency = <0x77359400>;
			operating-points-v2 = <0x17>;
			dynamic-power-coefficient = <0x55>;
			capacity-dmips-mhz = <0x195>;
			cpu-idle-states = <0x18 0x19 0x1a 0x1b>;
			phandle = <0x23>;
		};

		cpu@005 {
			device_type = "cpu";
			compatible = "arm,cortex-a55";
			reg = <0x500>;
			enable-method = "psci";
			clock-frequency = <0x77359400>;
			operating-points-v2 = <0x17>;
			dynamic-power-coefficient = <0x55>;
			capacity-dmips-mhz = <0x195>;
			cpu-idle-states = <0x18 0x19 0x1a 0x1b>;
			phandle = <0x24>;
		};

		cpu@100 {
			device_type = "cpu";
			compatible = "arm,cortex-a76";
			reg = <0x600>;
			enable-method = "psci";
			clock-frequency = <0x77359400>;
			operating-points-v2 = <0x1c>;
			dynamic-power-coefficient = <0x113>;
			capacity-dmips-mhz = <0x400>;
			cpu-idle-states = <0x1d 0x1e 0x1a 0x1b>;
			phandle = <0x25>;
		};

		cpu@101 {
			device_type = "cpu";
			compatible = "arm,cortex-a76";
			reg = <0x700>;
			enable-method = "psci";
			clock-frequency = <0x77359400>;
			operating-points-v2 = <0x1c>;
			dynamic-power-coefficient = <0x113>;
			capacity-dmips-mhz = <0x400>;
			cpu-idle-states = <0x1d 0x1e 0x1a 0x1b>;
			phandle = <0x26>;
		};

		cpu-map {

			cluster0 {

				core0 {
					cpu = <0x1f>;
				};

				core1 {
					cpu = <0x20>;
				};

				core2 {
					cpu = <0x21>;
				};

				core3 {
					cpu = <0x22>;
				};

				core4 {
					cpu = <0x23>;
				};

				core5 {
					cpu = <0x24>;
				};
			};

			cluster1 {

				core0 {
					cpu = <0x25>;
				};

				core1 {
					cpu = <0x26>;
				};
			};
		};

		idle-states {
			entry-method = "arm,psci";

			cpuoff_l {
				compatible = "arm,idle-state";
				arm,psci-suspend-param = <0x10001>;
				local-timer-stop;
				entry-latency-us = <0x32>;
				exit-latency-us = <0x64>;
				min-residency-us = <0x640>;
				phandle = <0x18>;
			};

			cpuoff_b {
				compatible = "arm,idle-state";
				arm,psci-suspend-param = <0x10001>;
				local-timer-stop;
				entry-latency-us = <0x32>;
				exit-latency-us = <0x64>;
				min-residency-us = <0x578>;
				phandle = <0x1d>;
			};

			clusteroff_l {
				compatible = "arm,idle-state";
				arm,psci-suspend-param = <0x1010001>;
				local-timer-stop;
				entry-latency-us = <0x64>;
				exit-latency-us = <0xfa>;
				min-residency-us = <0x834>;
				phandle = <0x19>;
			};

			clusteroff_b {
				compatible = "arm,idle-state";
				arm,psci-suspend-param = <0x1010001>;
				local-timer-stop;
				entry-latency-us = <0x64>;
				exit-latency-us = <0xfa>;
				min-residency-us = <0x76c>;
				phandle = <0x1e>;
			};

			mcusysoff {
				compatible = "arm,idle-state";
				arm,psci-suspend-param = <0x1010002>;
				local-timer-stop;
				entry-latency-us = <0x12c>;
				exit-latency-us = <0x4b0>;
				min-residency-us = <0xa28>;
				phandle = <0x1a>;
			};

			s2idle {
				compatible = "arm,idle-state";
				arm,psci-suspend-param = <0x1010100>;
				local-timer-stop;
				entry-latency-us = <0x1f4>;
				exit-latency-us = <0x578>;
				min-residency-us = <0xffffffff>;
				phandle = <0x1b>;
			};
		};
	};

	psci {
		compatible = "arm,psci-1.0";
		method = "smc";
	};

	lastbus {
		compatible = "mediatek,lastbus";
		enabled = <0x01>;
		sw_version = <0x01>;
		timeout_ms = <0xc8>;
		timeout_type = <0x00>;
		phandle = <0xec>;

		monitors {

			monitor1 {
				monitor_name = "debug_ctrl_ao_INFRA_AO";
				base = <0x10023000>;
				num_ports = <0x19>;
				bus_freq_mhz = <0x9c>;
			};

			monitor2 {
				monitor_name = "debug_ctrl_ao_PERI_AO";
				base = <0x1002b000>;
				num_ports = <0x22>;
				bus_freq_mhz = <0x9c>;
			};

			monitor3 {
				monitor_name = "debug_ctrl_ao_PERI_AO2";
				base = <0x1002e000>;
				num_ports = <0x13>;
				bus_freq_mhz = <0x9c>;
			};

			monitor4 {
				monitor_name = "debug_ctrl_ao_PERI_PAR_AO";
				base = <0x10040000>;
				num_ports = <0x06>;
				bus_freq_mhz = <0x9c>;
			};

			monitor5 {
				monitor_name = "debug_ctrl_ao_FMEM_AO";
				base = <0x10042000>;
				num_ports = <0x14>;
				bus_freq_mhz = <0x215>;
			};
		};
	};

	memory {
		device_type = "memory";
		reg = <0x00 0x40000000 0x00 0x3e605000>;
	};

	reserved-memory {
		#address-cells = <0x02>;
		#size-cells = <0x02>;
		ranges;
		phandle = <0xed>;

		ssmr-reserved-cma_memory {
			compatible = "shared-dma-pool";
			reusable;
			size = <0x00 0x10000000>;
			alignment = <0x00 0x1000000>;
			phandle = <0x27>;
		};

		wifi-reserve-memory {
			compatible = "shared-dma-pool";
			no-map;
			size = <0x00 0x600000>;
			alignment = <0x00 0x1000000>;
			alloc-ranges = <0x00 0x40000000 0x00 0x80000000>;
			phandle = <0xcd>;
		};

		consys-reserve-memory {
			compatible = "mediatek,consys-reserve-memory";
			no-map;
			size = <0x00 0x500000>;
			alignment = <0x00 0x1000000>;
			alloc-ranges = <0x00 0x40000000 0x00 0x80000000>;
			phandle = <0x40>;
		};

		reserve-memory-scp_share {
			compatible = "mediatek,reserve-memory-scp_share";
			no-map;
			size = <0x00 0x3a0000>;
			alignment = <0x00 0x1000000>;
			alloc-ranges = <0x00 0x50000000 0x00 0x40000000>;
		};

		reserve-memory-sspm_share {
			compatible = "mediatek,reserve-memory-sspm_share";
			no-map;
			status = "okay";
			size = <0x00 0x510000>;
			alignment = <0x00 0x10000>;
			alloc-ranges = <0x00 0x40000000 0x00 0x60000000>;
		};

		reserve-memory-mcupm_share {
			compatible = "mediatek,reserve-memory-mcupm_share";
			no-map;
			status = "okay";
			size = <0x00 0x610000>;
			alignment = <0x00 0x10000>;
			alloc-ranges = <0x00 0x40000000 0x00 0x60000000>;
		};
	};

	cache_parity {
		compatible = "mediatek,mt6873-cache-parity";
		ecc-irq-support = <0x01>;
		arm_dsu_ecc_hwirq = <0x20>;
		interrupts = <0x00 0x01 0x04 0x00 0x00 0x02 0x04 0x00 0x00 0x03 0x04 0x00 0x00 0x04 0x04 0x00 0x00 0x05 0x04 0x00 0x00 0x06 0x04 0x00 0x00 0x07 0x04 0x00 0x00 0x08 0x04 0x00 0x00 0x00 0x04 0x00>;
	};

	memory-ssmr-features {
		compatible = "mediatek,memory-ssmr-features";
		svp-region-based-size = <0x00 0x18000000>;
		tui-size = <0x00 0x4000000>;
		wfd-region-based-size = <0x00 0x4000000>;
		prot-region-based-size = <0x00 0x8000000>;
		phandle = <0xee>;
	};

	ssmr {
		compatible = "mediatek,trusted_mem";
		memory-region = <0x27>;
	};

	fingerprint {
		compatible = "mediatek,fpc1022_irq\0mediatek,goodix-fp";
		status = "okay";
		fpc,gpio_irq = <0x28 0x16 0x00>;
		interrupt-parent = <0x28>;
		interrupts = <0x16 0x00>;
		pinctrl-names = "default\0reset_high\0reset_low\0spi_mode\0avdd_en_high\0avdd_en_low";
		pinctrl-0 = <0x29>;
		pinctrl-1 = <0x2a>;
		pinctrl-2 = <0x2b>;
		pinctrl-3 = <0x2c>;
		phandle = <0xef>;
	};

	device_mpu_low@1021a000 {
		compatible = "mediatek,device_mpu_low";
		reg = <0x00 0x1021a000 0x00 0x1000>;
		prot-base = <0x00 0x40000000>;
		prot-size = <0x04 0x00>;
		page-size = <0x200000>;
		interrupts = <0x00 0xbc 0x04 0x00>;
	};

	interrupt-controller {
		compatible = "arm,gic-v3";
		#interrupt-cells = <0x04>;
		#address-cells = <0x02>;
		#size-cells = <0x02>;
		#redistributor-regions = <0x01>;
		interrupt-parent = <0x01>;
		interrupt-controller;
		reg = <0x00 0xc000000 0x00 0x40000 0x00 0xc040000 0x00 0x200000>;
		interrupts = <0x01 0x09 0x04 0x00>;
		phandle = <0x01>;

		ppi-partitions {

			interrupt-partition-0 {
				affinity = <0x1f 0x20 0x21 0x22 0x23 0x24>;
				phandle = <0xf0>;
			};

			interrupt-partition-1 {
				affinity = <0x25 0x26>;
				phandle = <0xf1>;
			};
		};
	};

	timer {
		compatible = "arm,armv8-timer";
		interrupt-parent = <0x01>;
		interrupts = <0x01 0x0d 0x04 0x00 0x01 0x0e 0x04 0x00 0x01 0x0b 0x04 0x00 0x01 0x0a 0x04 0x00>;
		clock-frequency = <0xc65d40>;
		phandle = <0xf2>;
	};

	dvfsp@10227000 {
		compatible = "mediatek,dvfsp";
		reg = <0x00 0x10227000 0x00 0x1000>;
	};

	dvfsp@11bc00 {
		compatible = "mediatek,mt6833-dvfsp";
		reg = <0x00 0x11bc00 0x00 0x1400 0x00 0x11bc00 0x00 0x1400>;
		state = <0x01>;
		imax_state = <0x02>;
		change_flag = <0x00>;
		little-rise-time = <0x3e8>;
		little-down-time = <0x2ee>;
		big-rise-time = <0x3e8>;
		big-down-time = <0x2ee>;
		nvmem-cells = <0x2d>;
		nvmem-cell-names = "efuse_segment_cell";
		L-table = <0x7d0 0x60 0x01 0x01 0x77c 0x5c 0x01 0x01 0x714 0x57 0x01 0x01 0x6d6 0x54 0x01 0x01 0x66d 0x4f 0x02 0x01 0x5dc 0x48 0x02 0x01 0x56e 0x44 0x02 0x01 0x500 0x40 0x02 0x01 0x45b 0x3a 0x02 0x01 0x408 0x37 0x02 0x01 0x3b6 0x34 0x02 0x01 0x348 0x30 0x04 0x01 0x2da 0x2c 0x04 0x01 0x2a3 0x2a 0x04 0x01 0x26c 0x28 0x04 0x01 0x1f4 0x28 0x04 0x01>;
		B-table = <0x8a2 0x68 0x01 0x01 0x82d 0x63 0x01 0x01 0x7d0 0x5f 0x01 0x01 0x772 0x5b 0x01 0x01 0x6fe 0x56 0x01 0x01 0x6b8 0x53 0x01 0x01 0x672 0x50 0x02 0x01 0x5fe 0x4b 0x02 0x01 0x58a 0x46 0x02 0x01 0x4fa 0x40 0x02 0x01 0x469 0x39 0x02 0x01 0x412 0x36 0x02 0x01 0x3d9 0x33 0x02 0x01 0x382 0x2f 0x02 0x01 0x348 0x2d 0x04 0x01 0x2d5 0x28 0x04 0x01>;
		CCI-table = <0x640 0x60 0x01 0x01 0x5e4 0x5c 0x02 0x01 0x578 0x57 0x02 0x01 0x52d 0x54 0x02 0x01 0x4e8 0x51 0x02 0x01 0x475 0x4c 0x02 0x01 0x41a 0x48 0x02 0x01 0x3cf 0x44 0x02 0x01 0x384 0x40 0x02 0x01 0x339 0x3c 0x02 0x01 0x2ee 0x38 0x04 0x01 0x2a3 0x34 0x04 0x01 0x26a 0x31 0x04 0x01 0x232 0x2e 0x04 0x01 0x1fa 0x2b 0x04 0x01 0x1c2 0x28 0x04 0x01>;
		phandle = <0xf3>;
	};

	mt_cpufreq {
		compatible = "mediatek,mt-cpufreq";
		proc1-supply = <0x2e>;
		proc2-supply = <0x2f>;
		sram_proc1-supply = <0x30>;
		sram_proc2-supply = <0x31>;
		phandle = <0xf4>;
	};

	mcucfg1@c530000 {
		compatible = "mediatek,mcucfg-dvfs";
		reg = <0x00 0xc530000 0x00 0x10000>;
		phandle = <0xf5>;
	};

	soc {
		#address-cells = <0x02>;
		#size-cells = <0x02>;
		compatible = "simple-bus";
		ranges;

		drm@1000d000 {
			compatible = "mediatek,dbgtop-drm";
			reg = <0x00 0x1000d000 0x00 0x1000>;
			rgu_timeout = <0xea60>;
			ver = <0x01>;
			phandle = <0xf6>;
		};

		pmu {
			compatible = "arm,armv8-pmuv3";
			interrupt-parent = <0x01>;
			interrupts = <0x01 0x07 0x04 0x00>;
		};

		dsu-pmu-0 {
			compatible = "arm,dsu-pmu";
			interrupts = <0x00 0x12 0x04 0x00>;
			cpus = <0x1f 0x20 0x21 0x22 0x23 0x24 0x25 0x26>;
		};
	};

	dfd@0c600000 {
		compatible = "mediatek,dfd";
		mediatek,enabled = <0x01>;
		mediatek,chain_length = <0x91fe>;
		mediatek,rg_dfd_timeout = <0xa0>;
		mediatek,check_dfd_support = <0x01>;
		mediatek,dfd_infra_base = <0x390>;
		mediatek,dfd_ap_addr_offset = <0x18>;
		mediatek,dfd_latch_offset = <0x44>;
		phandle = <0xf7>;
	};

	dfd_cache {
		compatible = "mediatek,dfd_cache";
		mediatek,enabled = <0x00>;
		mediatek,l2c_trigger = <0x00>;
		mediatek,rg_dfd_timeout = <0x5dc0>;
		phandle = <0xf8>;
	};

	mcupm@0c540000 {
		compatible = "mediatek,mcupm";
		reg = <0x00 0xc540000 0x00 0x22000 0x00 0xc55fb00 0x00 0xa0 0x00 0xc562004 0x00 0x04 0x00 0xc560074 0x00 0x04 0x00 0xc562000 0x00 0x04 0x00 0xc560078 0x00 0x04 0x00 0xc55fba0 0x00 0xa0 0x00 0xc562004 0x00 0x04 0x00 0xc560074 0x00 0x04 0x00 0xc562000 0x00 0x04 0x00 0xc560078 0x00 0x04 0x00 0xc55fc40 0x00 0xa0 0x00 0xc562004 0x00 0x04 0x00 0xc560074 0x00 0x04 0x00 0xc562000 0x00 0x04 0x00 0xc560078 0x00 0x04 0x00 0xc55fce0 0x00 0xa0 0x00 0xc562004 0x00 0x04 0x00 0xc560074 0x00 0x04 0x00 0xc562000 0x00 0x04 0x00 0xc560078 0x00 0x04 0x00 0xc55fd80 0x00 0xa0 0x00 0xc562004 0x00 0x04 0x00 0xc560074 0x00 0x04 0x00 0xc562000 0x00 0x04 0x00 0xc560078 0x00 0x04 0x00 0xc55fe20 0x00 0xa0 0x00 0xc562004 0x00 0x04 0x00 0xc560074 0x00 0x04 0x00 0xc562000 0x00 0x04 0x00 0xc560078 0x00 0x04 0x00 0xc55fec0 0x00 0xa0 0x00 0xc562004 0x00 0x04 0x00 0xc560074 0x00 0x04 0x00 0xc562000 0x00 0x04 0x00 0xc560078 0x00 0x04 0x00 0xc55ff60 0x00 0xa0 0x00 0xc562004 0x00 0x04 0x00 0xc560074 0x00 0x04 0x00 0xc562000 0x00 0x04 0x00 0xc560078 0x00 0x04>;
		reg-names = "mcupm_base\0mbox0_base\0mbox0_set\0mbox0_clr\0mbox0_send\0mbox0_recv\0mbox1_base\0mbox1_set\0mbox1_clr\0mbox1_send\0mbox1_recv\0mbox2_base\0mbox2_set\0mbox2_clr\0mbox2_send\0mbox2_recv\0mbox3_base\0mbox3_set\0mbox3_clr\0mbox3_send\0mbox3_recv\0mbox4_base\0mbox4_set\0mbox4_clr\0mbox4_send\0mbox4_recv\0mbox5_base\0mbox5_set\0mbox5_clr\0mbox5_send\0mbox5_recv\0mbox6_base\0mbox6_set\0mbox6_clr\0mbox6_send\0mbox6_recv\0mbox7_base\0mbox7_set\0mbox7_clr\0mbox7_send\0mbox7_recv";
		interrupts = <0x00 0x21 0x04 0x00 0x00 0x22 0x04 0x00 0x00 0x23 0x04 0x00 0x00 0x24 0x04 0x00 0x00 0x25 0x04 0x00 0x00 0x26 0x04 0x00 0x00 0x27 0x04 0x00 0x00 0x28 0x04 0x00>;
		interrupt-names = "mbox0\0mbox1\0mbox2\0mbox3\0mbox4\0mbox5\0mbox6\0mbox7";
		phandle = <0xf9>;
	};

	syscon@10000000 {
		compatible = "mediatek,mt6833-topckgen\0syscon";
		reg = <0x00 0x10000000 0x00 0x1000>;
		#clock-cells = <0x01>;
		phandle = <0x15>;
	};

	irtx_pwm {
		compatible = "mediatek,irtx-pwm";
		pwm_ch = <0x01>;
		pwm_data_invert = <0x00>;
		phandle = <0xfa>;
	};

	atf_logger {
		compatible = "mediatek,atf_logger";
		phandle = <0xfb>;
	};

	dcm@10001000 {
		compatible = "mediatek,mt6833-dcm";
		reg = <0x00 0x10001000 0x00 0x1000 0x00 0x10022000 0x00 0x1000 0x00 0xc530000 0x00 0x5000 0x00 0xc538000 0x00 0x5000 0x00 0xc53a800 0x00 0x1000 0x00 0xc53c000 0x00 0x1000>;
		reg-names = "infracfg_ao\0infra_ao_bcrm\0mcusys_par_wrap\0mp_cpusys_top\0cpccfg_reg\0mcusys_cfg_reg";
		phandle = <0xfc>;
	};

	syscon@10001000 {
		compatible = "mediatek,mt6833-infracfg_ao\0syscon\0simple-mfd";
		reg = <0x00 0x10001000 0x00 0x1000>;
		#clock-cells = <0x01>;
		phandle = <0x02>;

		reset-controller {
			compatible = "ti,syscon-reset";
			#reset-cells = <0x01>;
			ti,reset-bits = <0x120 0x00 0x124 0x00 0x00 0x00 0x1c 0x730 0x0c 0x734 0x0c 0x00 0x00 0x1c 0x130 0x0f 0x134 0x0f 0x00 0x00 0x1c 0x140 0x07 0x144 0x07 0x00 0x00 0x1c 0x150 0x15 0x154 0x15 0x00 0x00 0x1c>;
			phandle = <0x5c>;
		};
	};

	xiaomi_touch {
		compatible = "xiaomi-touch";
		status = "ok";
		touch,name = "xiaomi-touch";
	};

	security_ao@1001a000 {
		compatible = "mediatek,security_ao";
		reg = <0x00 0x1001a000 0x00 0x1000>;
	};

	sleep_sram@1001e000 {
		compatible = "mediatek,sleep_sram";
		reg = <0x00 0x1001e000 0x00 0x4000>;
	};

	scp_infra@10001000 {
		compatible = "mediatek,scpinfra";
		reg = <0x00 0x10001000 0x00 0x1000>;
		#clock-cells = <0x01>;
		phandle = <0xfd>;
	};

	syscon@10003000 {
		compatible = "mediatek,mt6833-pericfg\0syscon";
		reg = <0x00 0x10003000 0x00 0x1000>;
		#clock-cells = <0x01>;
		phandle = <0x4f>;
	};

	power-controller@10006000 {
		compatible = "mediatek,mt6833-scpsys\0syscon";
		reg = <0x00 0x10006000 0x00 0x1000>;
		#power-domain-cells = <0x01>;
		clocks = <0x15 0x0c 0x15 0x0d 0x15 0x06 0x15 0x07 0x15 0x08 0x15 0x2f 0x15 0x2e 0x15 0x05 0x15 0x04 0x15 0x19 0x15 0x2c 0x15 0x0a 0x0c 0x03 0x0c 0x00 0x0b 0x05 0x0b 0x00 0x0b 0x01 0x05 0x02 0x05 0x07 0x05 0x00 0x05 0x01 0x0a 0x01 0x0a 0x00 0x09 0x01 0x0d 0x0a 0x0d 0x0e 0x0d 0x12 0x0d 0x13 0x03 0x04 0x02 0x25 0x02 0x20 0x08 0x00 0x08 0x02 0x08 0x0d 0x08 0x0e 0x07 0x00 0x06 0x00>;
		clock-names = "mfg1\0mfg2\0isp\0isp2\0ipe\0vdec\0venc\0mdp\0disp\0audio\0adsp\0cam\0isp-0\0isp-1\0isp2-0\0isp2-1\0isp2-2\0ipe-0\0ipe-1\0ipe-2\0ipe-3\0vdec-0\0vdec-1\0venc-0\0disp-0\0disp-1\0disp-2\0disp-3\0mdp_lp-0\0audio-0\0audio-1\0cam-0\0cam-1\0cam-2\0cam-3\0cam_rawa-0\0cam_rawb-0";
		infracfg = <0x02>;
		phandle = <0x04>;
	};

	apirq@1000b000 {
		compatible = "mediatek,mtk-eint";
		reg = <0x00 0x1000b000 0x00 0x1000>;
		reg-name = "eint";
		interrupts = <0x00 0xd4 0x04 0x00>;
		mediatek,total-pin-number = <0x79>;
		phandle = <0x42>;
	};

	masp@1000a000 {
		compatible = "mediatek,masp";
		reg = <0x00 0x1000a000 0x00 0x1000>;
		interrupts = <0x00 0xe6 0x04 0x00>;
		phandle = <0xfe>;
	};

	syscon@1000C000 {
		compatible = "mediatek,mt6833-apmixedsys\0syscon";
		reg = <0x00 0x1000c000 0x00 0x1000>;
		#clock-cells = <0x01>;
		phandle = <0x16>;
	};

	fhctl@1000ce00 {
		compatible = "mediatek,mt6853-fhctl";
		reg = <0x00 0x1000ce00 0x00 0x200 0x00 0x1000c000 0x00 0xe00>;
		phandle = <0x74>;

		map0 {
			domain = "top";
			method = "fhctl-mcupm";

			armpll_ll {
				fh-id = <0x00>;
				pll-id = <0x3e7>;
				perms = <0x1c>;
			};

			armpll_bl0 {
				fh-id = <0x01>;
				pll-id = <0x3e7>;
				perms = <0x1c>;
			};

			armpll_bl1 {
				fh-id = <0x02>;
				pll-id = <0x3e7>;
				perms = <0x1c>;
			};

			armpll_bl2 {
				fh-id = <0x03>;
				pll-id = <0x3e7>;
				perms = <0x1c>;
			};

			npupll {
				fh-id = <0x04>;
				pll-id = <0x0d>;
			};

			ccipll {
				fh-id = <0x05>;
				pll-id = <0x3e7>;
				perms = <0x1c>;
			};

			mfgpll {
				fh-id = <0x06>;
				pll-id = <0x09>;
			};

			mpll {
				fh-id = <0x08>;
				pll-id = <0x3e7>;
				perms = <0x1c>;
			};

			mmpll {
				fh-id = <0x09>;
				pll-id = <0x07>;
			};

			mainpll {
				fh-id = <0x0a>;
				pll-id = <0x04>;
			};

			msdcpll {
				fh-id = <0x0b>;
				pll-id = <0x06>;
			};

			adsppll {
				fh-id = <0x0c>;
				pll-id = <0x08>;
			};

			tvdpll {
				fh-id = <0x0e>;
				pll-id = <0x0a>;
			};
		};
	};

	seninf1@1a004000 {
		compatible = "mediatek,seninf1";
		reg = <0x00 0x1a004000 0x00 0x1000>;
	};

	seninf2@1a005000 {
		compatible = "mediatek,seninf2";
		reg = <0x00 0x1a005000 0x00 0x1000>;
	};

	seninf3@1a006000 {
		compatible = "mediatek,seninf3";
		reg = <0x00 0x1a006000 0x00 0x1000>;
	};

	seninf4@1a007000 {
		compatible = "mediatek,seninf4";
		reg = <0x00 0x1a007000 0x00 0x1000>;
	};

	seninf5@1a008000 {
		compatible = "mediatek,seninf5";
		reg = <0x00 0x1a008000 0x00 0x1000>;
	};

	seninf6@1a009000 {
		compatible = "mediatek,seninf6";
		reg = <0x00 0x1a009000 0x00 0x1000>;
	};

	seninf_top@1a004000 {
		compatible = "mediatek,seninf_top";
		reg = <0x00 0x1a004000 0x00 0x1000>;
		power-domains = <0x04 0x0d>;
		mediatek,platform = "mt6833";
		mediatek,seninf_max_num = "6";
		clocks = <0x08 0x05 0x15 0x22 0x15 0x23 0x15 0x24 0x15 0x0e 0x15 0x0f 0x15 0x10 0x15 0x11 0x15 0x12 0x15 0xa1 0x15 0x78 0x15 0x72 0x15 0x77 0x15 0xa7 0x15 0x79 0x15 0x7a>;
		clock-names = "CAMSYS_SENINF_CGPDN\0TOP_MUX_SENINF\0TOP_MUX_SENINF1\0TOP_MUX_SENINF2\0TOP_MUX_CAMTG\0TOP_MUX_CAMTG2\0TOP_MUX_CAMTG3\0TOP_MUX_CAMTG4\0TOP_MUX_CAMTG5\0TOP_CLK26M\0TOP_UNIVP_192M_D8\0TOP_UNIVPLL_D6_D8\0TOP_UNIVP_192M_D4\0TOP_F26M_CK_D2\0TOP_UNIVP_192M_D16\0TOP_UNIVP_192M_D32";
		operating-points-v2 = <0x32>;
		dvfsrc-vcore-supply = <0x33>;
		phandle = <0xff>;
	};

	kd_camera_hw1@1a004000 {
		compatible = "mediatek,imgsensor";
		phandle = <0x100>;
	};

	pd_adapter {
		compatible = "mediatek,pd_adapter";
		boot_mode = <0x34>;
		adapter_name = "pd_adapter";
		force_cv;
		phys = <0x35 0x03>;
		phy-names = "usb2-phy";
		phandle = <0x101>;
	};

	mtk_ctd {
		compatible = "mediatek,mtk_ctd";
		bc12 = <0x36>;
		bc12_sel = <0x00>;
		phandle = <0x9a>;
	};

	cam_qos_legacy {
		compatible = "mediatek,cam_qos_legacy";
		operating-points-v2 = <0x32>;
		dvfsrc-vcore-supply = <0x33>;
		l13_cam_mrawi = <0x201a0>;
		l13_cam_mrawo0 = <0x201a1>;
		l13_cam_mrawo1 = <0x201a2>;
		l13_cam_camsv4 = <0x201a6>;
		l13_cam_camsv5 = <0x201a7>;
		l13_cam_camsv6 = <0x201a8>;
		l16_cam_imgo_r1_a = <0x20200>;
		l16_cam_rrzo_r1_a = <0x20201>;
		l16_cam_cqi_r1_a = <0x20202>;
		l16_cam_bpci_r1_a = <0x20203>;
		l16_cam_yuvo_r1_a = <0x20204>;
		l16_cam_ufdi_r2_a = <0x20205>;
		l16_cam_rawi_r2_a = <0x20206>;
		l16_cam_rawi_r3_a = <0x20207>;
		l16_cam_aao_r1_a = <0x20208>;
		l16_cam_afo_r1_a = <0x20209>;
		l16_cam_flko_r1_a = <0x2020a>;
		l16_cam_lceso_r1_a = <0x2020b>;
		l16_cam_crzo_r1_a = <0x2020c>;
		l16_cam_ltmso_r1_a = <0x2020d>;
		l16_cam_rsso_r1_a = <0x2020e>;
		l16_cam_aaho_r1_a = <0x2020f>;
		l16_cam_lsci_r1_a = <0x20210>;
		l17_cam_imgo_r1_b = <0x20220>;
		l17_cam_rrzo_r1_b = <0x20221>;
		l17_cam_cqi_r1_b = <0x20222>;
		l17_cam_bpci_r1_b = <0x20223>;
		l17_cam_yuvo_r1_b = <0x20224>;
		l17_cam_ufdi_r2_b = <0x20225>;
		l17_cam_rawi_r2_b = <0x20226>;
		l17_cam_rawi_r3_b = <0x20227>;
		l17_cam_aao_r1_b = <0x20228>;
		l17_cam_afo_r1_b = <0x20229>;
		l17_cam_flko_r1_b = <0x2022a>;
		l17_cam_lceso_r1_b = <0x2022b>;
		l17_cam_crzo_r1_b = <0x2022c>;
		l17_cam_ltmso_r1_b = <0x2022d>;
		l17_cam_rsso_r1_b = <0x2022e>;
		l17_cam_aaho_r1_b = <0x2022f>;
		l17_cam_lsci_r1_b = <0x20230>;
	};

	cam_mem {
		compatible = "mediatek,cam_mem";
		dma-ranges = <0x02 0x00 0x02 0x00 0x01 0x00>;
		mediatek,platform = "mt6833";
		iommus = <0x37 0x20120 0x37 0x20121 0x37 0x20122 0x37 0x20123 0x37 0x20124 0x37 0x20125 0x37 0x20126 0x37 0x20127 0x37 0x20128 0x37 0x20129 0x37 0x2012a 0x37 0x2012b 0x37 0x2012c 0x37 0x2012d 0x37 0x2012e 0x37 0x2012f 0x37 0x20130 0x37 0x20131 0x37 0x20132 0x37 0x20133 0x37 0x20134 0x37 0x20135 0x37 0x20136 0x37 0x20137 0x37 0x20138 0x37 0x20139 0x37 0x20160 0x37 0x20161 0x37 0x20162 0x37 0x20163 0x37 0x20164 0x37 0x20165 0x37 0x20166 0x37 0x20167 0x37 0x20168 0x37 0x20169 0x37 0x2016a 0x37 0x2016b 0x37 0x2016c 0x37 0x2016d 0x37 0x2016e 0x37 0x2016f 0x37 0x20170 0x37 0x20171 0x37 0x20172 0x37 0x20173 0x37 0x20174 0x37 0x20175 0x37 0x20176 0x37 0x20177 0x37 0x20178 0x37 0x20179 0x37 0x201a0 0x37 0x201a1 0x37 0x201a2 0x37 0x201a6 0x37 0x201a7 0x37 0x201a8 0x37 0x20200 0x37 0x20201 0x37 0x20202 0x37 0x20203 0x37 0x20204 0x37 0x20205 0x37 0x20206 0x37 0x20207 0x37 0x20208 0x37 0x20209 0x37 0x2020a 0x37 0x2020b 0x37 0x2020c 0x37 0x2020d 0x37 0x2020e 0x37 0x2020f 0x37 0x20210 0x37 0x20220 0x37 0x20221 0x37 0x20222 0x37 0x20223 0x37 0x20224 0x37 0x20225 0x37 0x20226 0x37 0x20227 0x37 0x20228 0x37 0x20229 0x37 0x2022a 0x37 0x2022b 0x37 0x2022c 0x37 0x2022d 0x37 0x2022e 0x37 0x2022f 0x37 0x20230>;
	};

	camisp_legacy@1a000000 {
		compatible = "mediatek,camisp_legacy";
		reg = <0x00 0x1a000000 0x00 0x10000>;
		dma-ranges = <0x02 0x00 0x02 0x00 0x01 0x00>;
		power-domains = <0x04 0x0d>;
		mediatek,larbs = <0x38 0x39>;
		mediatek,platform = "mt6833";
		#clock-cells = <0x01>;
		clocks = <0x08 0x03 0x08 0x04 0x08 0x06 0x08 0x07 0x08 0x08 0x08 0x00 0x08 0x02 0x08 0x09 0x08 0x05 0x08 0x0e 0x07 0x00 0x07 0x01 0x07 0x02 0x06 0x00 0x06 0x01 0x06 0x02 0x15 0x0b 0x15 0x30>;
		clock-names = "CAMSYS_CAM_CGPDN\0CAMSYS_CAMTG_CGPDN\0CAMSYS_CAMSV1_CGPDN\0CAMSYS_CAMSV2_CGPDN\0CAMSYS_CAMSV3_CGPDN\0CAMSYS_LARB13_CGPDN\0CAMSYS_LARB14_CGPDN\0CAMSYS_CCU0_CGPDN\0CAMSYS_SENINF_CGPDN\0CAMSYS_MAIN_CAM2MM_GALS_CGPDN\0CAMSYS_RAWALARB16_CGPDN\0CAMSYS_RAWACAM_CGPDN\0CAMSYS_RAWATG_CGPDN\0CAMSYS_RAWBLARB17_CGPDN\0CAMSYS_RAWBCAM_CGPDN\0CAMSYS_RAWBTG_CGPDN\0TOPCKGEN_TOP_MUX_CCU\0TOPCKGEN_TOP_MUX_CAMTM";
		phandle = <0x102>;
	};

	cam1_legacy@1a030000 {
		compatible = "mediatek,cam1_legacy";
		reg = <0x00 0x1a030000 0x00 0x8000>;
		dma-ranges = <0x02 0x00 0x02 0x00 0x01 0x00>;
		interrupts = <0x00 0x140 0x04 0x00>;
		power-domains = <0x04 0x0e>;
		mediatek,larb = <0x3a>;
		phandle = <0x103>;
	};

	cam1_inner_legacy@1a038000 {
		compatible = "mediatek,cam1_inner_legacy";
		reg = <0x00 0x1a038000 0x00 0x8000>;
	};

	camsys_rawa_legacy@1a04f000 {
		compatible = "mediatek,camsys_rawa_legacy";
		reg = <0x00 0x1a04f000 0x00 0x1000>;
		#clock-cells = <0x01>;
		phandle = <0x104>;
	};

	cam2_legacy@1a050000 {
		compatible = "mediatek,cam2_legacy";
		reg = <0x00 0x1a050000 0x00 0x8000>;
		dma-ranges = <0x02 0x00 0x02 0x00 0x01 0x00>;
		interrupts = <0x00 0x141 0x04 0x00>;
		power-domains = <0x04 0x0f>;
		mediatek,larb = <0x3b>;
		phandle = <0x105>;
	};

	cam2_inner_legacy@1a058000 {
		compatible = "mediatek,cam2_inner_legacy";
		reg = <0x00 0x1a058000 0x00 0x8000>;
	};

	camsys_rawb_legacy@1a06f000 {
		compatible = "mediatek,camsys_rawb_legacy";
		reg = <0x00 0x1a06f000 0x00 0x1000>;
		#clock-cells = <0x01>;
		phandle = <0x106>;
	};

	cam3_legacy@1a070000 {
		compatible = "mediatek,cam3_legacy";
		reg = <0x00 0x1a070000 0x00 0x8000>;
		phandle = <0x107>;
	};

	cam3_inner_legacy@1a078000 {
		compatible = "mediatek,cam3_inner_legacy";
		reg = <0x00 0x1a078000 0x00 0x8000>;
	};

	camsys_rawc_legacy@1a08f000 {
		compatible = "mediatek,camsys_rawc_legacy";
		reg = <0x00 0x1a08f000 0x00 0x1000>;
		#clock-cells = <0x01>;
		phandle = <0x108>;
	};

	camsv2_legacy@1a092000 {
		compatible = "mediatek,camsv2_legacy";
		reg = <0x00 0x1a092000 0x00 0x1000>;
		dma-ranges = <0x02 0x00 0x02 0x00 0x01 0x00>;
		interrupts = <0x00 0x147 0x04 0x00>;
		phandle = <0x109>;
	};

	camsv3_legacy@1a093000 {
		compatible = "mediatek,camsv3_legacy";
		reg = <0x00 0x1a093000 0x00 0x1000>;
		dma-ranges = <0x02 0x00 0x02 0x00 0x01 0x00>;
		interrupts = <0x00 0x148 0x04 0x00>;
		phandle = <0x10a>;
	};

	camsv4_legacy@1a094000 {
		compatible = "mediatek,camsv4_legacy";
		reg = <0x00 0x1a094000 0x00 0x1000>;
		dma-ranges = <0x02 0x00 0x02 0x00 0x01 0x00>;
		interrupts = <0x00 0x149 0x04 0x00>;
		phandle = <0x10b>;
	};

	camsv5_legacy@1a095000 {
		compatible = "mediatek,camsv5_legacy";
		reg = <0x00 0x1a095000 0x00 0x1000>;
		dma-ranges = <0x02 0x00 0x02 0x00 0x01 0x00>;
		interrupts = <0x00 0x14a 0x04 0x00>;
		phandle = <0x10c>;
	};

	camsv6_legacy@1a096000 {
		compatible = "mediatek,camsv6_legacy";
		reg = <0x00 0x1a096000 0x00 0x1000>;
		dma-ranges = <0x02 0x00 0x02 0x00 0x01 0x00>;
		interrupts = <0x00 0x14e 0x04 0x00>;
		phandle = <0x10d>;
	};

	camsv7_legacy@1a097000 {
		compatible = "mediatek,camsv7_legacy";
		reg = <0x00 0x1a097000 0x00 0x1000>;
		dma-ranges = <0x02 0x00 0x02 0x00 0x01 0x00>;
		interrupts = <0x00 0x14f 0x04 0x00>;
		phandle = <0x10e>;
	};

	subpmic_pmu_eint {
		phandle = <0x10f>;
	};

	ccu@1a101000 {
		#address-cells = <0x02>;
		#size-cells = <0x02>;
		compatible = "mediatek,ccu";
		power-domains = <0x04 0x0d>;
		dma-ranges = <0x02 0x00 0x02 0x00 0x01 0x00>;
		iommus = <0x37 0x301a9 0x37 0x301aa>;
		reg = <0x00 0x1a101000 0x00 0x1000>;
		interrupts = <0x00 0x14b 0x04 0x00>;
		clocks = <0x15 0x0b 0x08 0x03 0x08 0x00 0x08 0x09 0x08 0x0e 0x08 0x0d>;
		clock-names = "TOP_CCU_CLK\0CCU_CLK_CAM_CAM\0CCU_CLK_CAM_LARB13\0CCU_CLK_CAM_CCU0\0CCU_CLK_CAM_GALS\0CCU_CLK_CAM_CCU_GALS";
		mediatek,larbs = <0x38>;
		mediatek,ccu1 = <0x3c>;
		interconnects = <0x3d 0x30015 0x3d 0x10000 0x3d 0x401a9 0x3d 0x10000 0x3d 0x401aa 0x3d 0x10000>;
		interconnect-names = "ccu_g\0ccu_i\0ccu_o";
		operating-points-v2 = <0x3e>;
		dvfsrc-vcore-supply = <0x33>;
		phandle = <0x110>;
	};

	ccu1@1a181000 {
		compatible = "mediatek,ccu1";
		dma-ranges = <0x02 0x00 0x02 0x00 0x01 0x00>;
		iommus = <0x37 0x401c4 0x37 0x401c5>;
		phandle = <0x3c>;
	};

	btif@1100c000 {
		compatible = "mediatek,btif";
		reg = <0x00 0x1100c000 0x00 0x1000 0x00 0x10217d80 0x00 0x80 0x00 0x10217e00 0x00 0x80>;
		interrupts = <0x00 0x9e 0x04 0x00 0x00 0x98 0x04 0x00 0x00 0x99 0x04 0x00>;
		clocks = <0x02 0x12 0x02 0x43>;
		clock-names = "btifc\0apdmac";
	};

	consys@18002000 {
		compatible = "mediatek,mt6833-consys";
		#address-cells = <0x02>;
		#thermal-sensor-cells = <0x00>;
		#size-cells = <0x02>;
		reg = <0x00 0x18002000 0x00 0x1000 0x00 0x10007000 0x00 0x100 0x00 0x10001000 0x00 0x1000 0x00 0x10006000 0x00 0x1000 0x00 0x18007000 0x00 0x1000 0x00 0x180b1000 0x00 0x1000 0x00 0x180a3000 0x00 0x1000 0x00 0x180a5000 0x00 0x800 0x00 0x180c1000 0x00 0x1000 0x00 0x18004000 0x00 0x1000 0x00 0x1024c000 0x00 0x40 0x00 0x10003000 0x00 0x1000>;
		interrupts = <0x00 0x17a 0x04 0x00 0x00 0x4f 0x04 0x00 0x00 0x17b 0x04 0x00>;
		power-domains = <0x04 0x01>;
		pmic = <0x3f>;
		memory-region = <0x40>;
		phandle = <0x111>;
	};

	auxadc@11001000 {
		compatible = "mediatek,mt6765-auxadc";
		reg = <0x00 0x11001000 0x00 0x1000>;
		interrupts = <0x00 0x40 0x01 0x00>;
		clocks = <0x02 0x17>;
		clock-names = "main";
		#io-channel-cells = <0x01>;
		mediatek,cali-en-bit = <0x14>;
		mediatek,cali-ge-bit = <0x0a>;
		mediatek,cali-oe-bit = <0x00>;
		mediatek,cali-efuse-reg-offset = <0x1c4>;
		nvmem = <0x41>;
		nvmem-names = "mtk_efuse";
		#interconnect-cells = <0x01>;
		phandle = <0x54>;
	};

	gpio@10005000 {
		compatible = "mediatek,gpio";
		reg = <0x00 0x10005000 0x00 0x1000>;
		phandle = <0x112>;
	};

	iocfg_rb@11c30000 {
		compatible = "mediatek,iocfg_rb";
		reg = <0x00 0x11c30000 0x00 0x1000>;
		phandle = <0x113>;
	};

	iocfg_bm@11d10000 {
		compatible = "mediatek,iocfg_bm";
		reg = <0x00 0x11d10000 0x00 0x1000>;
		phandle = <0x114>;
	};

	iocfg_br@11d40000 {
		compatible = "mediatek,iocfg_br";
		reg = <0x00 0x11d40000 0x00 0x1000>;
		phandle = <0x115>;
	};

	iocfg_lm@11e20000 {
		compatible = "mediatek,iocfg_lm";
		reg = <0x00 0x11e20000 0x00 0x1000>;
		phandle = <0x116>;
	};

	iocfg_bl@11e60000 {
		compatible = "mediatek,iocfg_bl";
		reg = <0x00 0x11e60000 0x00 0x1000>;
		phandle = <0x117>;
	};

	iocfg_rt@11ea0000 {
		compatible = "mediatek,iocfg_rt";
		reg = <0x00 0x11ea0000 0x00 0x1000>;
		phandle = <0x118>;
	};

	pinctrl {
		compatible = "mediatek,mt6833-pinctrl";
		reg = <0x00 0x10005000 0x00 0x1000 0x00 0x11c30000 0x00 0x1000 0x00 0x11d10000 0x00 0x1000 0x00 0x11d40000 0x00 0x1000 0x00 0x11e20000 0x00 0x1000 0x00 0x11e60000 0x00 0x1000 0x00 0x11ea0000 0x00 0x1000>;
		reg-names = "gpio\0iocfg_rb\0iocfg_bm\0iocfg_br\0iocfg_lm\0iocfg_bl\0iocfg_rt";
		gpio-controller;
		gpio-ranges = <0x28 0x00 0x00 0xc9>;
		#gpio-cells = <0x02>;
		interrupt-controller;
		interrupts = <0x00 0xd4 0x04 0x00>;
		#interrupt-cells = <0x02>;
		mediatek,eint = <0x42>;
		phandle = <0x28>;

		aud_clk_mosi_off {
			phandle = <0xb3>;

			pins_cmd0_dat {
				pinmux = <0x9800>;
				input-enable;
				bias-pull-down;
			};

			pins_cmd1_dat {
				pinmux = <0x9900>;
				input-enable;
				bias-pull-down;
			};
		};

		aud_clk_mosi_on {
			phandle = <0xb4>;

			pins_cmd0_dat {
				pinmux = <0x9801>;
				input-schmitt-enable;
				bias-disable;
			};

			pins_cmd1_dat {
				pinmux = <0x9901>;
				input-schmitt-enable;
				bias-disable;
			};
		};

		aud_dat_mosi_off {
			phandle = <0xb5>;

			pins_cmd1_dat {
				pinmux = <0x9a00>;
				input-enable;
				bias-pull-down;
			};

			pins_cmd2_dat {
				pinmux = <0x9b00>;
				input-enable;
				bias-pull-down;
			};
		};

		aud_dat_mosi_on {
			phandle = <0xb6>;

			pins_cmd1_dat {
				pinmux = <0x9a01>;
				input-schmitt-enable;
				bias-disable;
			};

			pins_cmd2_dat {
				pinmux = <0x9b01>;
				input-schmitt-enable;
				bias-disable;
			};
		};

		aud_dat_miso0_off {
			phandle = <0xb7>;

			pins_cmd1_dat {
				pinmux = <0x9f00>;
				input-enable;
				bias-pull-down;
			};
		};

		aud_dat_miso0_on {
			phandle = <0xb8>;

			pins_cmd1_dat {
				pinmux = <0x9f01>;
				input-schmitt-enable;
				bias-disable;
			};
		};

		aud_dat_miso1_off {
			phandle = <0xb9>;

			pins_cmd1_dat {
				pinmux = <0xa000>;
				input-enable;
				bias-pull-down;
			};
		};

		aud_dat_miso1_on {
			phandle = <0xba>;

			pins_cmd1_dat {
				pinmux = <0xa001>;
				input-schmitt-enable;
				bias-disable;
			};
		};

		vow_dat_miso_off {
			phandle = <0xbb>;

			pins_cmd1_dat {
				pinmux = <0x9f00>;
				input-enable;
				bias-pull-down;
			};
		};

		vow_dat_miso_on {
			phandle = <0xbc>;

			pins_cmd1_dat {
				pinmux = <0x9f02>;
				input-schmitt-enable;
				bias-disable;
			};
		};

		vow_clk_miso_off {
			phandle = <0xbd>;

			pins_cmd3_dat {
				pinmux = <0xa000>;
				input-enable;
				bias-pull-down;
			};
		};

		vow_clk_miso_on {
			phandle = <0xbe>;

			pins_cmd1_dat {
				pinmux = <0xa002>;
				input-schmitt-enable;
				bias-disable;
			};
		};

		aud_nle_mosi_off {
			phandle = <0xbf>;

			pins_cmd1_dat {
				pinmux = <0x9e00>;
				input-enable;
				bias-pull-down;
			};

			pins_cmd2_dat {
				pinmux = <0x9d00>;
				input-enable;
				bias-pull-down;
			};
		};

		aud_nle_mosi_on {
			phandle = <0xc0>;

			pins_cmd1_dat {
				pinmux = <0x9e01>;
				input-schmitt-enable;
				bias-disable;
			};

			pins_cmd2_dat {
				pinmux = <0x9d01>;
				input-schmitt-enable;
				bias-disable;
			};
		};

		aud_gpio_i2s0_off {
			phandle = <0xc1>;

			pins_cmd1_dat {
				pinmux = <0x2a00>;
				input-enable;
				bias-pull-down;
			};
		};

		aud_gpio_i2s0_on {
			phandle = <0xc2>;

			pins_cmd1_dat {
				pinmux = <0x2a01>;
				input-schmitt-enable;
				bias-disable;
			};
		};

		aud_gpio_i2s1_off {
			phandle = <0xc3>;
		};

		aud_gpio_i2s1_on {
			phandle = <0xc4>;
		};

		aud_gpio_i2s2_off {
			phandle = <0xc5>;
		};

		aud_gpio_i2s2_on {
			phandle = <0xc6>;
		};

		aud_gpio_i2s3_off {
			phandle = <0xc7>;

			pins_cmd1_dat {
				pinmux = <0x2800>;
				input-enable;
				bias-pull-down;
			};

			pins_cmd2_dat {
				pinmux = <0x2900>;
				input-enable;
				bias-pull-down;
			};

			pins_cmd3_dat {
				pinmux = <0x2b00>;
				input-enable;
				bias-pull-down;
			};
		};

		aud_gpio_i2s3_on {
			phandle = <0xc8>;

			pins_cmd1_dat {
				pinmux = <0x2801>;
				input-schmitt-enable;
				bias-disable;
			};

			pins_cmd2_dat {
				pinmux = <0x2901>;
				input-schmitt-enable;
				bias-disable;
			};

			pins_cmd3_dat {
				pinmux = <0x2b01>;
				input-schmitt-enable;
				bias-disable;
			};
		};

		aud_gpio_i2s5_off {
			phandle = <0xc9>;
		};

		aud_gpio_i2s5_on {
			phandle = <0xca>;
		};

		mmc0default {
			phandle = <0x5e>;

			pins_cmd_dat {
				pinmux = <0x4501 0x4601 0x4701 0x4801 0x4901 0x4a01 0x4b01 0x4c01 0x4301>;
				input-enable;
				drive-strength = <0x04>;
				bias-pull-up = <0x65>;
			};

			pins_clk {
				pinmux = <0x4201>;
				drive-strength = <0x04>;
				bias-pull-down = <0x66>;
			};

			pins_rst {
				pinmux = <0x4401>;
				drive-strength = <0x04>;
				bias-pull-up = <0x64>;
			};
		};

		mmc0@0 {
			phandle = <0x5f>;

			pins_cmd_dat {
				pinmux = <0x4501 0x4601 0x4701 0x4801 0x4901 0x4a01 0x4b01 0x4c01 0x4301>;
				input-enable;
				drive-strength = <0x04>;
				bias-pull-up = <0x65>;
			};

			pins_clk {
				pinmux = <0x4201>;
				drive-strength = <0x04>;
				bias-pull-down = <0x66>;
			};

			pins_ds {
				pinmux = <0x4101>;
				drive-strength = <0x04>;
				bias-pull-down = <0x66>;
			};

			pins_rst {
				pinmux = <0x4401>;
				drive-strength = <0x04>;
				bias-pull-up = <0x64>;
			};
		};

		mmc1default {
			phandle = <0x60>;

			pins_cmd_dat {
				pinmux = <0x8001 0x7f01 0x8101 0x8201 0x7e01>;
				input-enable;
				drive-strength = <0x01>;
				bias-pull-up = <0x65>;
			};

			pins_clk {
				pinmux = <0x7d01>;
				drive-strength = <0x01>;
				bias-pull-down = <0x66>;
			};
		};

		mmc1@0 {
			phandle = <0x61>;

			pins_cmd_dat {
				pinmux = <0x8001 0x7f01 0x8101 0x8201 0x7e01>;
				input-enable;
				drive-strength = <0x03>;
				bias-pull-up = <0x65>;
			};

			pins_clk {
				pinmux = <0x7d01>;
				drive-strength = <0x03>;
				bias-pull-down = <0x66>;
			};
		};

		state_default {
			phandle = <0x29>;

			pins_cmd_dat {
				pinmux = <0x1600>;
				slew-rate = <0x00>;
				bias-disable;
			};
		};

		state_reset_high {
			phandle = <0x2a>;

			pins_cmd_dat {
				pinmux = <0x1500>;
				slew-rate = <0x01>;
				output-high;
			};
		};

		state_reset_low {
			phandle = <0x2b>;

			pins_cmd_dat {
				pinmux = <0x1500>;
				slew-rate = <0x01>;
				output-low;
			};
		};

		spi_mode {
			phandle = <0x2c>;

			pins_cmd_dat {
				pinmux = <0x2301 0x2401 0x2501 0x2601>;
				drive-strength = <0x02>;
			};
		};
	};

	kp@10010000 {
		compatible = "mediatek,kp";
		reg = <0x00 0x10010000 0x00 0x1000>;
		interrupts = <0x00 0x4a 0x01 0x00>;
		mediatek,key-debounce-ms = <0x400>;
		mediatek,hw-map-num = <0x48>;
		mediatek,hw-init-map = <0x72 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00>;
		clocks = <0x43>;
		clock-names = "kpd";
		phandle = <0xe1>;
	};

	dvfsrc@10012000 {
		compatible = "mediatek,mt6833-dvfsrc";
		reg = <0x00 0x10012000 0x00 0x1000 0x00 0x10006000 0x00 0x1000>;
		reg-names = "dvfsrc\0spm";
		#interconnect-cells = <0x01>;
		phandle = <0x46>;

		dvfsrc-vcore {
			regulator-name = "dvfsrc-vcore";
			regulator-min-microvolt = <0x86470>;
			regulator-max-microvolt = <0xb1008>;
			regulator-always-on;
			phandle = <0x33>;
		};

		dvfsrc-vscp {
			regulator-name = "dvfsrc-vscp";
			regulator-min-microvolt = <0x86470>;
			regulator-max-microvolt = <0xb1008>;
			regulator-always-on;
			phandle = <0x45>;
		};

		opp7 {
			opp-peak-KBps = <0x00>;
			phandle = <0x4e>;
		};

		opp6 {
			opp-peak-KBps = <0x124f80>;
			phandle = <0x4d>;
		};

		opp5 {
			opp-peak-KBps = <0x2625a0>;
			phandle = <0x4c>;
		};

		opp4 {
			opp-peak-KBps = <0x39fbc0>;
			phandle = <0x4b>;
		};

		opp3 {
			opp-peak-KBps = <0x4dd1e0>;
			phandle = <0x4a>;
		};

		opp2 {
			opp-peak-KBps = <0x5a06e0>;
			phandle = <0x49>;
		};

		opp1 {
			opp-peak-KBps = <0x73f780>;
			phandle = <0x48>;
		};

		opp0 {
			opp-peak-KBps = <0x9ba3c0>;
			phandle = <0x47>;
		};

		dvfsrc-helper {
			compatible = "mediatek,dvfsrc-helper";
			vcore-supply = <0x44>;
			rc-vcore-supply = <0x33>;
			rc-vscp-supply = <0x45>;
			interconnects = <0x46 0x18 0x46 0x00 0x46 0x18 0x46 0x00 0x46 0x21 0x46 0x19>;
			interconnect-names = "icc-bw\0icc-perf-bw\0icc-hrt-bw";
			required-opps = <0x47 0x48 0x49 0x4a 0x4b 0x4c 0x4d 0x4e>;
		};

		dvfsrc-met {
			compatible = "mediatek,dvfsrc-met";
		};
	};

	infracfg_ao_mem@10002000 {
		compatible = "mediatek,infracfg_ao_mem";
		reg = <0x00 0x10002000 0x00 0x1000>;
	};

	sleep@10006000 {
		compatible = "mediatek,sleep\0syscon";
		reg = <0x00 0x10006000 0x00 0x1000>;
		interrupts = <0x00 0xde 0x04 0x00>;
		phandle = <0x53>;
	};

	dpmaif@10014000 {
		compatible = "mediatek,dpmaif";
		reg = <0x00 0x10014000 0x00 0x1000 0x00 0x1022d000 0x00 0x1000 0x00 0x1022c000 0x00 0x1000 0x00 0x1022e000 0x00 0x1000>;
		interrupts = <0x00 0xd1 0x04 0x00>;
		mediatek,dpmaif_cap = <0x06>;
		clocks = <0x02 0x37 0x02 0x24>;
		clock-names = "infra-dpmaif-clk\0infra-dpmaif-blk-clk";
		interconnects = <0x46 0x24 0x46 0x00>;
		interconnect-names = "icc-dpmaif-bw";
		required-opps = <0x47 0x48>;
		net_spd_ver = <0x02>;
		mediatek,ap_plat_info = <0x1ab1>;
		phandle = <0x119>;
	};

	ccifdriver@10209000 {
		compatible = "mediatek,ccci_ccif";
		reg = <0x00 0x10209000 0x00 0x1000 0x00 0x1020a000 0x00 0x1000>;
		mediatek,sram_size = <0x200>;
		interrupts = <0x00 0xc2 0x04 0x00 0x00 0xc3 0x04 0x00>;
		clocks = <0x02 0x1e 0x02 0x21 0x02 0x19 0x02 0x1a 0x02 0x39 0x02 0x33>;
		clock-names = "infra-ccif-ap\0infra-ccif-md\0infra-ccif1-ap\0infra-ccif1-md\0infra-ccif4-md\0infra-ccif5-md";
		ccif-pericfg = <0x4f>;
		phandle = <0x11a>;
	};

	mddriver {
		compatible = "mediatek,mddriver";
		mediatek,mdhif_type = <0x06>;
		mediatek,md_id = <0x00>;
		mediatek,ap_plat_info = <0x1ab1>;
		mediatek,md_generation = <0x1899>;
		mediatek,offset_epon_md1 = <0x2844>;
		mediatek,cldma_capability = <0x0e>;
		mediatek,power_flow_config = <0x02>;
		mediatek,srclken_o1 = <0x200000>;
		interrupts = <0x00 0x4e 0x01 0x00 0x00 0xc2 0x04 0x00 0x00 0xc3 0x04 0x00>;
		md_vmodem-supply = <0x50>;
		md_vsram-supply = <0x51>;
		md_vdigrf-supply = <0x52>;
		power-domains = <0x04 0x00>;
		ccci-infracfg = <0x02>;
		ccci-topckgen = <0x15>;
		ccci_spmsleep = <0x53>;
		phandle = <0xe2>;
	};

	md_auxadc {
		compatible = "mediatek,md_auxadc";
		io-channels = <0x54 0x02>;
		io-channel-names = "md-channel";
		phandle = <0x11b>;
	};

	md_ccci_rtc {
		compatible = "mediatek,md_ccci_rtc";
		nvmem-cells = <0x55>;
		nvmem-cell-names = "external-32k";
		phandle = <0x11c>;
	};

	ccci_scp {
		compatible = "mediatek,ccci_md_scp";
		clocks = <0x02 0x34 0x02 0x35>;
		clock-names = "infra-ccif2-ap\0infra-ccif2-md";
		phandle = <0x11d>;
	};

	gpio_usage_mapping {
		compatible = "mediatek,gpio_usage_mapping";
		phandle = <0x11e>;
	};

	MD1_SIM1_HOT_PLUG_EINT {
		phandle = <0x11f>;
	};

	MD1_SIM2_HOT_PLUG_EINT {
		phandle = <0x120>;
	};

	swtp {
		compatible = "mediatek, swtp-eint";
		swtp-gpio = <0x28 0x2d 0x00>;
		phandle = <0x121>;
	};

	watchdog@10007000 {
		compatible = "mediatek,mt6833-wdt\0mediatek,mt6589-wdt\0syscon\0simple-mfd";
		mediatek,rg_dfd_timeout = <0xea60>;
		reg = <0x00 0x10007000 0x00 0x100>;
		phandle = <0x122>;

		reboot-mode {
			compatible = "syscon-reboot-mode";
			offset = <0x24>;
			mask = <0x0f>;
			mode-charger = <0x01>;
			mode-recovery = <0x02>;
			mode-bootloader = <0x03>;
			mode-dm-verity-dev-corrupt = <0x04>;
			mode-kpoc = <0x05>;
			mode-ddr-reserve = <0x06>;
			mode-meta = <0x07>;
			mode-rpmbpk = <0x08>;
		};
	};

	systimer@10017000 {
		compatible = "mediatek,mt6833-timer\0mediatek,mt6765-timer";
		reg = <0x00 0x10017000 0x00 0x1000>;
		interrupts = <0x00 0xe9 0x04 0x00>;
		clocks = <0x56>;
		phandle = <0x123>;
	};

	devapc@10207000 {
		compatible = "mediatek,mt6833-devapc";
		reg = <0x00 0x10207000 0x00 0x1000 0x00 0x10274000 0x00 0x1000 0x00 0x10275000 0x00 0x1000 0x00 0x11020000 0x00 0x1000 0x00 0x10030000 0x00 0x1000 0x00 0x1020e000 0x00 0x1000 0x00 0x10033000 0x00 0x1000 0x00 0x10c000 0x00 0x1000>;
		interrupts = <0x00 0xbb 0x04 0x00>;
	};

	hwrng {
		compatible = "arm,sec-rng";
		methods = "smc";
		method-fid = [02 6a];
		quality = [03 84];
		phandle = <0x124>;
	};

	mobicore {
		compatible = "trustonic,mobicore";
		interrupts = <0x00 0x53 0x01 0x00>;
		phandle = <0x125>;
	};

	amms_control {
		compatible = "mediatek,amms";
		interrupts = <0x00 0x127 0x01 0x00>;
	};

	dma-controller@10217a80 {
		compatible = "mediatek,mt6779-uart-dma";
		reg = <0x00 0x10217a80 0x00 0x80 0x00 0x10217b00 0x00 0x80 0x00 0x10217b80 0x00 0x80 0x00 0x10217c00 0x00 0x80>;
		interrupts = <0x00 0x92 0x04 0x00 0x00 0x93 0x04 0x00 0x00 0x94 0x04 0x00 0x00 0x95 0x04 0x00>;
		clocks = <0x02 0x43>;
		clock-names = "apdma";
		dma-requests = <0x04>;
		#dma-cells = <0x01>;
		dma-bits = <0x22>;
		phandle = <0x59>;
	};

	gce_mbox@10228000 {
		compatible = "mediatek,mt6833-gce";
		reg = <0x00 0x10228000 0x00 0x4000>;
		interrupts = <0x00 0xcb 0x04 0x00>;
		#mbox-cells = <0x03>;
		#gce-event-cells = <0x01>;
		#gce-subsys-cells = <0x02>;
		cpr-not-support-cookie;
		default_tokens = [02 bc 02 bd 02 be 02 bf 02 c0 02 c6 02 c7];
		mboxes = <0x57 0x0b 0xffffffff 0x01>;
		clocks = <0x02 0x02 0x02 0x11>;
		clock-names = "gce\0gce-timer";
		skip-poll-sleep;
		phandle = <0x57>;
	};

	gce_mbox_sec@10228000 {
		compatible = "mediatek,mailbox-gce-sec";
		reg = <0x00 0x10228000 0x00 0x4000>;
		#mbox-cells = <0x03>;
		mboxes = <0x57 0x0f 0xffffffff 0x01>;
		clocks = <0x02 0x02>;
		clock-names = "gce";
		phandle = <0x84>;
	};

	cmdq-test {
		compatible = "mediatek,cmdq-test";
		mediatek,gce = <0x57>;
		mediatek,gce-subsys = <0x63 0x01>;
		mboxes = <0x57 0x0a 0x00 0x01>;
		token_user0 = [02 89];
		token_gpr_set4 = [02 c0];
	};

	gce_mbox_bdg {
		compatible = "mediatek,mailbox-gce-bdg";
		#mbox-cells = <0x03>;
		#gce-event-cells = <0x01>;
		#gce-subsys-cells = <0x02>;
		mboxes = <0x58 0x14 0x00 0x02 0x58 0x15 0x00 0x01>;
		phandle = <0x58>;
	};

	cmdq-bdg-test {
		compatible = "mediatek,cmdq-bdg-test";
		mediatek,gce = <0x58>;
		mboxes = <0x58 0x16 0x00 0x02 0x58 0x17 0x00 0x01>;
		token_user0 = [02 89];
		token_gpr_set4 = [02 c0];
	};

	serial@11002000 {
		compatible = "mediatek,mt6577-uart";
		reg = <0x00 0x11002000 0x00 0x1000>;
		interrupts = <0x00 0x6d 0x04 0x00>;
		clocks = <0x43 0x02 0x0d>;
		clock-names = "baud\0bus";
		dmas = <0x59 0x00 0x59 0x01>;
		dma-names = "tx\0rx";
		phandle = <0x126>;
	};

	serial@11003000 {
		compatible = "mediatek,mt6577-uart";
		reg = <0x00 0x11003000 0x00 0x1000>;
		interrupts = <0x00 0x6e 0x04 0x00>;
		clocks = <0x43 0x02 0x0e>;
		clock-names = "baud\0bus";
		dmas = <0x59 0x02 0x59 0x03>;
		dma-names = "tx\0rx";
		phandle = <0x127>;
	};

	emicen@10219000 {
		compatible = "mediatek,mt6833-emicen\0mediatek,common-emicen";
		reg = <0x00 0x10219000 0x00 0x1000>;
		mediatek,emi-reg = <0x5a>;
		phandle = <0x5b>;
	};

	emiisu {
		compatible = "mediatek,mt6833-emiisu\0mediatek,common-emiisu";
		ctrl_intf = <0x01>;
	};

	emimpu@10226000 {
		compatible = "mediatek,mt6833-emimpu\0mediatek,common-emimpu";
		reg = <0x00 0x10226000 0x00 0x1000>;
		mediatek,emi-reg = <0x5b>;
		interrupts = <0x00 0xbd 0x04 0x00>;
		region_cnt = <0x20>;
		domain_cnt = <0x10>;
		addr_align = <0x10>;
		ap_region = <0x1f>;
		ap_apc = <0x00 0x05 0x05 0x05 0x02 0x00 0x06 0x05 0x00 0x00 0x05 0x00 0x00 0x00 0x05 0x05>;
		dump = <0x1f0 0x1f8 0x1fc>;
		clear = <0x160 0xffffffff 0x10 0x200 0x03 0x10 0x1f0 0x80000000 0x01>;
		clear_md = <0x1fc 0x80000000 0x01>;
		ctrl_intf = <0x01>;
		slverr = <0x00>;
	};

	dramc@10230000 {
		compatible = "mediatek,mt6873-dramc\0mediatek,common-dramc";
		reg = <0x00 0x10230000 0x00 0x2000 0x00 0x10240000 0x00 0x2000 0x00 0x10234000 0x00 0x1000 0x00 0x10244000 0x00 0x1000 0x00 0x10238000 0x00 0x2000 0x00 0x10248000 0x00 0x2000 0x00 0x10236000 0x00 0x1000 0x00 0x10246000 0x00 0x1000 0x00 0x10006000 0x00 0x1000>;
		mr4_version = <0x01>;
		mr4_rg = <0x90 0xffff 0x00>;
		fmeter_version = <0x01>;
		crystal_freq = <0x34>;
		pll_id = <0x50c 0x100 0x08>;
		shu_lv = <0x50c 0x30000 0x10>;
		shu_of = <0x700>;
		sdmpcw = <0x704 0xffff0000 0x10 0x724 0xffff0000 0x10>;
		prediv = <0x708 0xc0000 0x12 0x728 0xc0000 0x12>;
		posdiv = <0x708 0x07 0x00 0x728 0x07 0x00>;
		ckdiv4 = <0x874 0x04 0x02 0x874 0x04 0x02>;
		pll_md = <0x744 0x100 0x08 0x744 0x100 0x08>;
		cldiv2 = <0x8b4 0x02 0x01 0x8b4 0x02 0x01>;
		fbksel = <0x70c 0x40 0x06 0x70c 0x40 0x06>;
		dqsopen = <0x870 0x100000 0x14 0x870 0x100000 0x14>;
		dqopen = <0x870 0x200000 0x15 0x870 0x200000 0x15>;
		ckdiv4_ca = <0xb74 0x04 0x02 0xb74 0x04 0x02>;
	};

	emichn@10235000 {
		compatible = "mediatek,mt6833-emichn\0mediatek,common-emichn";
		reg = <0x00 0x10235000 0x00 0x1000 0x00 0x10245000 0x00 0x1000>;
		phandle = <0x5a>;
	};

	dramc_ch1_top0@10240000 {
		compatible = "mediatek,dramc_ch1_top0";
		reg = <0x00 0x10240000 0x00 0x2000>;
	};

	dramc_ch1_top1@10242000 {
		compatible = "mediatek,dramc_ch1_top1";
		reg = <0x00 0x10242000 0x00 0x2000>;
	};

	dramc_ch1_top2@10244000 {
		compatible = "mediatek,dramc_ch1_top2";
		reg = <0x00 0x10244000 0x00 0x1000>;
	};

	dramc_ch1_top3@10245000 {
		compatible = "mediatek,dramc_ch1_top3";
		reg = <0x00 0x10245000 0x00 0x1000>;
	};

	dramc_ch1_rsv@10246000 {
		compatible = "mediatek,dramc_ch1_rsv";
		reg = <0x00 0x10246000 0x00 0x2000>;
	};

	dramc_ch1_rsv@10248000 {
		compatible = "mediatek,dramc_ch1_rsv";
		reg = <0x00 0x10248000 0x00 0x2000>;
	};

	dramc_ch1_rsv@1024a000 {
		compatible = "mediatek,dramc_ch1_rsv";
		reg = <0x00 0x1024a000 0x00 0x2000>;
	};

	dramc_ch1_top0@10250000 {
		compatible = "mediatek,dramc_ch1_top0";
		reg = <0x00 0x10250000 0x00 0x2000>;
	};

	dramc_ch1_top1@10252000 {
		compatible = "mediatek,dramc_ch1_top1";
		reg = <0x00 0x10252000 0x00 0x2000>;
	};

	dramc_ch1_top2@10254000 {
		compatible = "mediatek,dramc_ch1_top2";
		reg = <0x00 0x10254000 0x00 0x1000>;
	};

	dramc_ch1_top3@10255000 {
		compatible = "mediatek,dramc_ch1_top3";
		reg = <0x00 0x10255000 0x00 0x1000>;
	};

	dramc_ch1_rsv@10256000 {
		compatible = "mediatek,dramc_ch1_rsv";
		reg = <0x00 0x10256000 0x00 0x2000>;
	};

	dramc_ch1_rsv@10258000 {
		compatible = "mediatek,dramc_ch1_rsv";
		reg = <0x00 0x10258000 0x00 0x2000>;
	};

	dramc_ch1_rsv@1025a000 {
		compatible = "mediatek,dramc_ch1_rsv";
		reg = <0x00 0x1025a000 0x00 0x2000>;
	};

	dramc_ch1_top0@10260000 {
		compatible = "mediatek,dramc_ch1_top0";
		reg = <0x00 0x10260000 0x00 0x2000>;
	};

	dramc_ch1_top1@10262000 {
		compatible = "mediatek,dramc_ch1_top1";
		reg = <0x00 0x10262000 0x00 0x2000>;
	};

	dramc_ch1_top2@10264000 {
		compatible = "mediatek,dramc_ch1_top2";
		reg = <0x00 0x10264000 0x00 0x1000>;
	};

	dramc_ch1_top3@10265000 {
		compatible = "mediatek,dramc_ch1_top3";
		reg = <0x00 0x10265000 0x00 0x1000>;
	};

	dramc_ch1_rsv@10266000 {
		compatible = "mediatek,dramc_ch1_rsv";
		reg = <0x00 0x10266000 0x00 0x2000>;
	};

	dramc_ch1_rsv@10268000 {
		compatible = "mediatek,dramc_ch1_rsv";
		reg = <0x00 0x10268000 0x00 0x2000>;
	};

	dramc_ch1_rsv@1026a000 {
		compatible = "mediatek,dramc_ch1_rsv";
		reg = <0x00 0x1026a000 0x00 0x2000>;
	};

	dramc_ch1_rsv@10900000 {
		compatible = "mediatek,dramc_ch1_rsv";
		reg = <0x00 0x10900000 0x00 0x40000>;
	};

	dramc_ch1_rsv@10940000 {
		compatible = "mediatek,dramc_ch1_rsv";
		reg = <0x00 0x10940000 0x00 0xc0000>;
	};

	dramc_ch1_rsv@10a00000 {
		compatible = "mediatek,dramc_ch1_rsv";
		reg = <0x00 0x10a00000 0x00 0x40000>;
	};

	dramc_ch1_rsv@10a40000 {
		compatible = "mediatek,dramc_ch1_rsv";
		reg = <0x00 0x10a40000 0x00 0xc0000>;
	};

	touch {
		compatible = "goodix,touch";
		phandle = <0x128>;
	};

	utos {
		compatible = "microtrust,utos";
		interrupts = <0x00 0x55 0x01 0x00 0x00 0x56 0x01 0x00>;
		phandle = <0x129>;
	};

	utos_tester {
		compatible = "microtrust,tester-v1";
	};

	fpsgo {
		compatible = "mediatek,fpsgo";
		interconnects = <0x46 0x01 0x46 0x00>;
		interconnect-names = "fpsgo-perf-bw";
		required-opps = <0x47>;
		fbt_cpu_mask = <0xff 0xc0 0x3f 0x3f>;
		sbe_resceue_enable = <0x01>;
		phandle = <0x12a>;
	};

	disp_pwm0@1100e000 {
		compatible = "mediatek,disp_pwm0\0mediatek,mt6833-disp-pwm";
		reg = <0x00 0x1100e000 0x00 0x1000>;
		interrupts = <0x00 0xab 0x04 0x00>;
		#pwm-cells = <0x02>;
		clocks = <0x02 0x23 0x15 0x1e 0x15 0xaa>;
		clock-names = "main\0mm\0pwm_src";
		phandle = <0x12b>;
	};

	efuse@11c10000 {
		compatible = "mediatek,devinfo";
		reg = <0x00 0x11c10000 0x00 0x10000>;
		#address-cells = <0x01>;
		#size-cells = <0x01>;
		phandle = <0x41>;

		segment@78 {
			reg = <0x78 0x04>;
			phandle = <0x2d>;
		};

		ptpod_1@c8 {
			reg = <0xc8 0x64>;
			phandle = <0xe5>;
		};

		ptpod_2@340 {
			reg = <0x340 0x0c>;
			phandle = <0xe6>;
		};

		ptpod_3@30 {
			reg = <0x30 0x0a>;
			phandle = <0xe7>;
		};

		data1 {
			reg = <0x1d0 0x10>;
			phandle = <0x6d>;
		};

		data2 {
			reg = <0x2f8 0x48>;
			phandle = <0x6e>;
		};
	};

	cqdma-controller@10212000 {
		compatible = "mediatek,mt6765-cqdma";
		reg = <0x00 0x10212000 0x00 0x80 0x00 0x10212100 0x00 0x80 0x00 0x10212200 0x00 0x80 0x00 0x10212300 0x00 0x80>;
		interrupts = <0x00 0x9a 0x04 0x00 0x00 0x9b 0x04 0x00 0x00 0x9c 0x04 0x00 0x00 0x9d 0x04 0x00>;
		clocks = <0x02 0x2d>;
		clock-names = "cqdma";
		dma-channel-mask = <0x3f>;
		dma-channels = <0x04>;
		dma-requests = <0x0a>;
		#dma-cells = <0x01>;
	};

	ufshci@11270000 {
		compatible = "mediatek,mt8183-ufshci";
		reg = <0x00 0x11270000 0x00 0x2300>;
		interrupts = <0x00 0x69 0x04 0x00>;
		clocks = <0x02 0x2e 0x02 0x29 0x02 0x2a 0x02 0x2f 0x15 0x28 0x15 0x6f 0x15 0x51>;
		clock-names = "ufs-clk\0ufs-unipro-clk\0ufs-mp-clk\0ufs-crypto-clk\0crypt_mux\0crypt_lp\0crypt_perf";
		freq-table-hz = <0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00>;
		resets = <0x5c 0x02 0x5c 0x03 0x5c 0x04>;
		reset-names = "hci_rst\0unipro_rst\0crypto_rst";
		vcc-supply = <0x5d>;
		mediatek,ufs-boost-crypt;
		dvfsrc-vcore-supply = <0x33>;
		boost-crypt-vcore-min = <0x927c0>;
		mediatek,refclk_ctrl = <0x01>;
		mediatek,ufs-disable-ah8;
		bootmode = <0x34>;
		mediatek,ufs-qos;
		phandle = <0x12c>;
	};

	scp@10500000 {
		compatible = "mediatek,scp";
		status = "okay";
		reg = <0x00 0x10500000 0x00 0xc0000 0x00 0x10724000 0x00 0x1000 0x00 0x10721000 0x00 0x1000 0x00 0x10730000 0x00 0x3000 0x00 0x10740000 0x00 0x1000 0x00 0x10752000 0x00 0x1000 0x00 0x10760000 0x00 0x40000 0x00 0x107a5000 0x00 0x04 0x00 0x107fb000 0x00 0x100 0x00 0x107fb100 0x00 0x04 0x00 0x107fb10c 0x00 0x04 0x00 0x107a5020 0x00 0x04 0x00 0x107fc000 0x00 0x100 0x00 0x107fc100 0x00 0x04 0x00 0x107fc10c 0x00 0x04 0x00 0x107a5024 0x00 0x04 0x00 0x107fd000 0x00 0x100 0x00 0x107fd100 0x00 0x04 0x00 0x107fd10c 0x00 0x04 0x00 0x107a5028 0x00 0x04 0x00 0x107fe000 0x00 0x100 0x00 0x107fe100 0x00 0x04 0x00 0x107fe10c 0x00 0x04 0x00 0x107a502c 0x00 0x04 0x00 0x107ff000 0x00 0x100 0x00 0x107ff100 0x00 0x04 0x00 0x107ff10c 0x00 0x04 0x00 0x107a5030 0x00 0x04>;
		reg-names = "scp_sram_base\0scp_cfgreg\0scp_clkreg\0scp_cfgreg_core0\0scp_cfgreg_core1\0scp_bus_tracker\0scp_l1creg\0scp_cfgreg_sec\0mbox0_base\0mbox0_set\0mbox0_clr\0mbox0_init\0mbox1_base\0mbox1_set\0mbox1_clr\0mbox1_init\0mbox2_base\0mbox2_set\0mbox2_clr\0mbox2_init\0mbox3_base\0mbox3_set\0mbox3_clr\0mbox3_init\0mbox4_base\0mbox4_set\0mbox4_clr\0mbox4_init";
		interrupts = <0x00 0x1b2 0x04 0x00 0x00 0x1b3 0x04 0x00 0x00 0x1b4 0x04 0x00 0x00 0x1b5 0x04 0x00 0x00 0x1b6 0x04 0x00 0x00 0x1b7 0x04 0x00 0x00 0x1b8 0x04 0x00>;
		interrupt-names = "ipc0\0ipc1\0mbox0\0mbox1\0mbox2\0mbox3\0mbox4";
		core_0 = "enable";
		scp_sramSize = <0xc0000>;
		core_nums = <0x01>;
		twohart = <0x01>;
		mbox_count = <0x05>;
		send_table = <0x00 0x00 0x09 0x03 0x01 0x02 0x04 0x01 0x01 0x05 0x01 0x02 0x06 0x01 0x01 0x1a 0x01 0x09 0x0b 0x02 0x22 0x0e 0x03 0x01 0x0f 0x03 0x02 0x10 0x03 0x01 0x11 0x03 0x06 0x12 0x03 0x02 0x18 0x04 0x22>;
		recv_table = <0x01 0x00 0x02 0x00 0x02 0x00 0x1a 0x00 0x07 0x01 0x02 0x00 0x08 0x01 0x0a 0x00 0x09 0x01 0x01 0x00 0x0a 0x01 0x02 0x00 0x1b 0x01 0x02 0x00 0x1c 0x01 0x05 0x00 0x05 0x01 0x01 0x01 0x0c 0x02 0x1e 0x00 0x14 0x03 0x0a 0x00 0x15 0x03 0x06 0x00 0x16 0x03 0x01 0x00 0x17 0x03 0x02 0x00 0x0f 0x03 0x01 0x01 0x19 0x04 0x1e 0x00>;
		legacy_table = <0x0b 0x18 0x0c 0x19 0x22 0x1e>;
		scp_feature_tbl = <0x00 0x05 0x01 0x01 0x1d 0x00 0x02 0x1a 0x00 0x03 0x00 0x00 0x04 0xc8 0x01 0x05 0x00 0x00 0x06 0x78 0x01 0x07 0x0a 0x01 0x08 0x50 0x01 0x09 0x2b 0x01 0x0a 0x16 0x01 0x0b 0x14 0x01 0x0c 0x87 0x01 0x0d 0xc8 0x00>;
		debug_dumptimeout = "enable";
		secure_dump = "disable";
		secure_dump_size = <0x280000>;
		scp_mem_key = "mediatek,reserve-memory-scp_share";
		scp_mem_tbl = <0x00 0x00 0x00 0x01 0x4e300 0x00 0x02 0x100000 0x00 0x03 0x180000 0x00 0x04 0x19000 0x00 0x05 0x5a00 0x00 0x06 0x100 0x00 0x07 0x19000 0x00 0x08 0x10000 0x00 0x09 0x1000 0x00 0x0a 0x2000 0x00 0x0b 0x100 0x00 0x0c 0x100 0x00>;
		memorydump = <0xc0000 0x3c000 0x3c00 0x400 0x100000>;
	};

	scp_clk_ctrl@10721000 {
		compatible = "mediatek,scp_clk_ctrl\0syscon";
		reg = <0x00 0x10721000 0x00 0x1000>;
		phandle = <0x65>;
	};

	scp_gpio@10005000 {
		compatible = "mediatek,scp_gpio\0syscon";
		reg = <0x00 0x10005000 0x00 0x1000>;
		phandle = <0x64>;
	};

	mmc@11230000 {
		compatible = "mediatek,mt6833-mmc";
		reg = <0x00 0x11230000 0x00 0x10000 0x00 0x11f50000 0x00 0x1000>;
		interrupts = <0x00 0x63 0x04 0x00>;
		clocks = <0x15 0xc7 0x15 0xc8 0x02 0x14 0x02 0x16>;
		clock-names = "bus_clk\0source\0hclk\0source_cg";
		status = "okay";
		host-index = <0x00>;
		pinctrl-names = "default\0state_uhs";
		pinctrl-0 = <0x5e>;
		pinctrl-1 = <0x5f>;
		bus-width = <0x08>;
		max-frequency = <0xbebc200>;
		cap-mmc-highspeed;
		mmc-hs200-1_8v;
		mmc-hs400-1_8v;
		no-sdio;
		no-sd;
		hs400-ds-delay = <0x12814>;
		vmmc-supply = <0x5d>;
		non-removable;
		supports-cqe;
		dvfsrc-vcore-supply = <0x33>;
		req-vcore = <0x9eb10>;
		phandle = <0x12d>;
	};

	mmc@11240000 {
		compatible = "mediatek,mt6833-mmc";
		reg = <0x00 0x11240000 0x00 0x1000 0x00 0x11c70000 0x00 0x1000>;
		interrupts = <0x00 0x67 0x04 0x00>;
		clocks = <0x15 0x17 0x02 0x15 0x02 0x1c>;
		clock-names = "source\0hclk\0source_cg";
		status = "okay";
		host-index = <0x01>;
		pinctrl-names = "default\0state_uhs";
		pinctrl-0 = <0x60>;
		pinctrl-1 = <0x61>;
		bus-width = <0x04>;
		max-frequency = <0xbebc200>;
		ocr-voltage = <0x30000>;
		cap-sd-highspeed;
		sd-uhs-sdr12;
		sd-uhs-sdr25;
		sd-uhs-sdr50;
		sd-uhs-sdr104;
		sd-uhs-ddr50;
		cd-debounce-delay-ms = <0x00>;
		cd-gpios = <0x28 0x04 0x01>;
		vmmc-supply = <0x62>;
		vqmmc-supply = <0x63>;
		no-mmc;
		no-sdio;
		phandle = <0x12e>;
	};

	scp_dvfs {
		compatible = "mediatek,scp_dvfs";
		clocks = <0x15 0x02 0x15 0xa1 0x15 0x66 0x15 0x94 0x15 0x5a 0x15 0x6f 0x15 0x52 0x15 0x51 0x15 0x5e>;
		clock-names = "clk_mux\0clk_pll_0\0clk_pll_1\0clk_pll_2\0clk_pll_3\0clk_pll_4\0clk_pll_5\0clk_pll_6\0clk_pll_7";
		dvfs-opp = <0x86470 0xb71b0 0x00 0x10 0xfa 0x00 0x00 0x927c0 0xb71b0 0x01 0x108 0x14a 0x07 0x00 0x9eb10 0xb71b0 0x02 0x204 0x190 0x03 0x00 0xb1008 0xb71b0 0x03 0x302 0x270 0x01 0x03>;
		gpio-base = <0x64>;
		gpio-vreq-mode = <0x01>;
		gpio-vreq = <0x420 0x07 0x04>;
		scp-cores = <0x01>;
		pmic = <0x3f>;
		dvfsrc-vscp-supply = <0x45>;
		do-ulposc-cali;
		fmeter_clksys = <0x15>;
		ulposc_clksys = <0x16>;
		scp_clk_ctrl = <0x65>;
		scp-clk-hw-ver = "v1";
		ulposc-cali-ver = "v1";
		ulposc-cali-num = <0x03>;
		ulposc-cali-target = <0xfa 0x14a 0x190>;
		ulposc-cali-config = <0x38a940 0x2900 0x41 0x52a940 0x2900 0x41 0x5ea940 0x2900 0x41>;
		clk-dbg-ver = "v1";
		ccf-fmeter-support;
		secure_access = "enable";
		legacy-support-v1;
	};

	firmware {
		phandle = <0x12f>;

		scmi {
			compatible = "arm,scmi";
			mboxes = <0x66 0x00 0x66 0x01>;
			shmem = <0x67 0x68>;
			mbox-names = "tx\0rx";
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			phandle = <0x130>;

			protocol@80 {
				reg = <0x80>;
				scmi_qos = <0x01>;
				scmi_pmic = <0x02>;
				scmi_met = <0x03>;
				scmi_thermal = <0x04>;
				scmi_gpupm = <0x06>;
				scmi_plt = <0x07>;
				scmi_smi = <0x08>;
				scmi_cm = <0x09>;
				scmi_slbc = <0x0a>;
				phandle = <0x131>;
			};
		};
	};

	sspm@10400000 {
		compatible = "mediatek,sspm";
		reg = <0x00 0x10400000 0x00 0x28000 0x00 0x10440000 0x00 0x10000 0x00 0x10450000 0x00 0x100 0x00 0x10451000 0x00 0x04 0x00 0x10451004 0x00 0x04 0x00 0x10460000 0x00 0x100 0x00 0x10461000 0x00 0x04 0x00 0x10461004 0x00 0x04 0x00 0x10470000 0x00 0x100 0x00 0x10471000 0x00 0x04 0x00 0x10471004 0x00 0x04 0x00 0x10480000 0x00 0x100 0x00 0x10481000 0x00 0x04 0x00 0x10481004 0x00 0x04 0x00 0x10490000 0x00 0x100 0x00 0x10491000 0x00 0x04 0x00 0x10491004 0x00 0x04>;
		reg-names = "sspm_base\0cfgreg\0mbox0_base\0mbox0_set\0mbox0_clr\0mbox1_base\0mbox1_set\0mbox1_clr\0mbox2_base\0mbox2_set\0mbox2_clr\0mbox3_base\0mbox3_set\0mbox3_clr\0mbox4_base\0mbox4_set\0mbox4_clr";
		interrupts = <0x00 0xf1 0x04 0x00 0x00 0xf4 0x04 0x00 0x00 0xf5 0x04 0x00 0x00 0xf6 0x04 0x00 0x00 0xf7 0x04 0x00 0x00 0xf8 0x04 0x00>;
		interrupt-names = "ipc\0mbox0\0mbox1\0mbox2\0mbox3\0mbox4";
	};

	ssram1@10450000 {
		compatible = "mmio-sram_1";
		reg = <0x00 0x10450000 0x00 0x80>;
		#address-cells = <0x01>;
		#size-cells = <0x01>;
		ranges = <0x00 0x00 0x10450000 0x80>;

		tiny_mbox@0 {
			compatible = "arm,scmi-tx-shmem";
			reg = <0x00 0x80>;
			phandle = <0x67>;
		};
	};

	ssram2@10460000 {
		compatible = "mmio-sram_2";
		reg = <0x00 0x10460000 0x00 0x80>;
		#address-cells = <0x01>;
		#size-cells = <0x01>;
		ranges = <0x00 0x00 0x10460000 0x80>;

		tiny_mbox@1 {
			compatible = "arm,scmi-rx-shmem";
			reg = <0x00 0x80>;
			phandle = <0x68>;
		};
	};

	tinysys_mbox@10451000 {
		compatible = "mediatek,tinysys_mbox";
		reg = <0x00 0x10451000 0x00 0x1000 0x00 0x10461000 0x00 0x1000>;
		shmem = <0x67 0x68>;
		interrupts = <0x00 0xf4 0x04 0x00 0x00 0xf5 0x04 0x00>;
		#mbox-cells = <0x01>;
		phandle = <0x66>;
	};

	tcpc_pd {
		phandle = <0x132>;
	};

	syscon@11007000 {
		compatible = "mediatek,mt6833-imp_iic_wrap_c\0syscon";
		reg = <0x00 0x11007000 0x00 0x1000>;
		#clock-cells = <0x01>;
		phandle = <0x14>;
	};

	flashlight_core {
		compatible = "mediatek,flashlight_core";
		phandle = <0x133>;
	};

	mtk_composite_v4l2_1 {
		compatible = "mediatek,mtk_composite_v4l2_1";
		phandle = <0x134>;

		port@0 {

			endpoint {
				remote-endpoint = <0x69>;
				phandle = <0x9b>;
			};
		};

		port@1 {

			endpoint {
				remote-endpoint = <0x6a>;
				phandle = <0x9c>;
			};
		};
	};

	camera_af_hw_node {
		compatible = "mediatek,camera_af_lens";
		phandle = <0x135>;
	};

	pmic_temp {
		compatible = "mediatek,mt6359-pmic-temp";
		io-channels = <0x6b 0x05 0x6b 0x06 0x6b 0x07 0x6b 0x08>;
		io-channel-names = "pmic_chip_temp\0pmic_buck1_temp\0pmic_buck2_temp\0pmic_buck3_temp";
		#thermal-sensor-cells = <0x01>;
		nvmem-cells = <0x6c>;
		nvmem-cell-names = "e_data1";
		phandle = <0x136>;
	};

	lvts@1100b000 {
		compatible = "mediatek,mt6833-lvts";
		reg = <0x00 0x1100b000 0x00 0x1000>;
		interrupts = <0x00 0xa9 0x04 0x00>;
		clocks = <0x02 0x04>;
		clock-names = "lvts_clk";
		resets = <0x5c 0x00>;
		nvmem-cells = <0x6d 0x6e>;
		nvmem-cell-names = "e_data1\0e_data2";
		phandle = <0x137>;
	};

	low_battery_throttling {
		compatible = "mediatek,low_battery_throttling";
		hv_thd_volt = <0xce4>;
		lv1_thd_volt = <0xc4e>;
		lv2_thd_volt = <0xbb8>;
	};

	pbm {
		compatible = "mediatek,pbm";
		phandle = <0x138>;
	};

	mdpm {
		compatible = "mediatek,mt6855-mdpm";
		phandle = <0x139>;
	};

	cpu_power_throttling {
		compatible = "mediatek,cpu-power-throttling";
		lbat_cpu_limit = <0xdbba0 0xdbba0 0x13d620>;
		oc_cpu_limit = <0xdbba0 0xdbba0 0x13d620>;
		phandle = <0x13a>;
	};

	md_power_throttling {
		compatible = "mediatek,md-power-throttling";
		lbat_md_reduce_tx = <0x06>;
		oc_md_reduce_tx = <0x06>;
		phandle = <0x13b>;
	};

	bp_thl {
		compatible = "mediatek,mtk-bp-thl";
		soc_limit = <0x0f>;
		soc_limit_ext = <0x14>;
		soc_limit_ext_release = <0x19>;
		phandle = <0x13c>;
	};

	therm_ctrl@1100b000 {
		compatible = "mediatek,therm_ctrl";
		reg = <0x00 0x1100b000 0x00 0x1000>;
		interrupts = <0x00 0xa9 0x04 0x00>;
		clocks = <0x02 0x04>;
		clock-names = "therm-main";
	};

	thermal-sensor0 {
		compatible = "mediatek,mtboard-thermistor0";
		io-channels = <0x54 0x00>;
		io-channel-names = "thermistor-ch0";
		phandle = <0x13d>;
	};

	thermal-sensor1 {
		compatible = "mediatek,mtboard-thermistor1";
		io-channels = <0x54 0x01>;
		io-channel-names = "thermistor-ch1";
		phandle = <0x13e>;
	};

	thermal-sensor2 {
		compatible = "mediatek,mtboard-thermistor2";
		io-channels = <0x54 0x02>;
		io-channel-names = "thermistor-ch2";
		phandle = <0x13f>;
	};

	thermal-sensor3 {
		compatible = "mediatek,mtboard-thermistor3";
		io-channels = <0x54 0x03>;
		io-channel-names = "thermistor-ch3";
		phandle = <0x140>;
	};

	thermal_ipi_legacy {
		compatible = "mediatek,thermal_ipi_legacy";
		target-bitmask = <0x02>;
		phandle = <0x141>;
	};

	syscon@11210000 {
		compatible = "mediatek,mt6833-afe\0syscon";
		reg = <0x00 0x11210000 0x00 0x1000>;
		#clock-cells = <0x01>;
		phandle = <0x13>;
	};

	syscon@11CB1000 {
		compatible = "mediatek,mt6833-imp_iic_wrap_e\0syscon";
		reg = <0x00 0x11cb1000 0x00 0x1000>;
		#clock-cells = <0x01>;
		phandle = <0x12>;
	};

	syscon@11D02000 {
		compatible = "mediatek,mt6833-imp_iic_wrap_s\0syscon";
		reg = <0x00 0x11d02000 0x00 0x1000>;
		#clock-cells = <0x01>;
		phandle = <0x11>;
	};

	syscon@11D23000 {
		compatible = "mediatek,mt6833-imp_iic_wrap_ws\0syscon";
		reg = <0x00 0x11d23000 0x00 0x1000>;
		#clock-cells = <0x01>;
		phandle = <0x10>;
	};

	syscon@11E03000 {
		compatible = "mediatek,mt6833-imp_iic_wrap_w\0syscon";
		reg = <0x00 0x11e03000 0x00 0x1000>;
		#clock-cells = <0x01>;
		phandle = <0x0f>;
	};

	syscon@11F01000 {
		compatible = "mediatek,mt6833-imp_iic_wrap_n\0syscon";
		reg = <0x00 0x11f01000 0x00 0x1000>;
		#clock-cells = <0x01>;
		phandle = <0x0e>;
	};

	syscon@13fbf000 {
		compatible = "mediatek,mt6833-mfg\0syscon";
		reg = <0x00 0x13fbf000 0x00 0x1000>;
		#clock-cells = <0x01>;
		phandle = <0x71>;
	};

	mali@13000000 {
		compatible = "mediatek,mali\0arm,mali-valhall";
		reg = <0x00 0x13000000 0x00 0x4000>;
		interrupts = <0x00 0x16c 0x04 0x00 0x00 0x16d 0x04 0x00 0x00 0x16e 0x04 0x00 0x00 0x16f 0x04 0x00 0x00 0x170 0x04 0x00>;
		interrupt-names = "GPU\0MMU\0JOB\0EVENT\0PWR";
		operating-points-v2 = <0x6f>;
		#cooling-cells = <0x02>;
		ged-supply = <0x70>;
		phandle = <0xe3>;
	};

	gpufreq {
		compatible = "mediatek,gpufreq";
		reg = <0x00 0x13fbf000 0x00 0x1000 0x00 0x13fa0000 0x00 0x10000 0x00 0x13f90000 0x00 0x10000 0x00 0x10006000 0x00 0x1000 0x00 0x1021c000 0x00 0x1000 0x00 0x1020e000 0x00 0x1000 0x00 0x10042000 0x00 0x1000 0x00 0x10001000 0x00 0x1000 0x00 0x10023000 0x00 0x1000 0x00 0x1002b000 0x00 0x1000 0x00 0x10000000 0x00 0x1000 0x00 0x11c10000 0x00 0x1000 0x00 0x13fb9c00 0x00 0x100 0x00 0x13fb6000 0x00 0x1000 0x00 0x10215000 0x00 0x1000>;
		reg-names = "mfg_top_config\0mfg_pll\0mfg_rpc\0sleep\0nth_emicfg_reg\0infracfg\0fmem_ao_debug_ctrl\0infracfg_ao\0infra_ao_debug_ctrl\0infra_ao1_debug_ctrl\0topckgen\0efuse\0mfg_cpe_control\0mfg_cpe_sensor\0infra_bcrm";
		clocks = <0x15 0x0d 0x15 0x0c 0x15 0x4e 0x15 0xbf 0x71 0x00>;
		clock-names = "clk_mux\0clk_ref_mux\0clk_main_parent\0clk_sub_parent\0subsys_bg3d";
		_vgpu-supply = <0x72>;
		_vsram_gpu-supply = <0x73>;
		nvmem-cells = <0x2d>;
		nvmem-cell-names = "efuse_segment_cell";
		fhctl-supply = <0x74>;
		gpufreq_wrapper-supply = <0x75>;
		phandle = <0x76>;
	};

	gpufreq_wrapper {
		compatible = "mediatek,gpufreq_wrapper";
		gpufreq-version = <0x02>;
		dual-buck = <0x00>;
		gpueb-support = <0x00>;
		phandle = <0x75>;
	};

	ged {
		compatible = "mediatek,ged";
		gpufreq-supply = <0x76>;
		phandle = <0x70>;
	};

	opp-table0 {
		compatible = "operating-points-v2";
		phandle = <0x6f>;

		opp00 {
			opp-hz = <0x00 0x3fa86300>;
			opp-microvolt = <0xcf850>;
		};

		opp01 {
			opp-hz = <0x00 0x3f1f0ec0>;
			opp-microvolt = <0xcdfe6>;
		};

		opp02 {
			opp-hz = <0x00 0x3ea4fcc0>;
			opp-microvolt = <0xcc77c>;
		};

		opp03 {
			opp-hz = <0x00 0x3e1ba880>;
			opp-microvolt = <0xcaf12>;
		};

		opp04 {
			opp-hz = <0x00 0x3da19680>;
			opp-microvolt = <0xc96a8>;
		};

		opp05 {
			opp-hz = <0x00 0x3d184240>;
			opp-microvolt = <0xc7e3e>;
		};

		opp06 {
			opp-hz = <0x00 0x3c9e3040>;
			opp-microvolt = <0xc65d4>;
		};

		opp07 {
			opp-hz = <0x00 0x3c14dc00>;
			opp-microvolt = <0xc4d6a>;
		};

		opp08 {
			opp-hz = <0x00 0x3b9aca00>;
			opp-microvolt = "\0\f5";
		};

		opp09 {
			opp-hz = <0x00 0x3ab5e840>;
			opp-microvolt = <0xc1c96>;
		};

		opp10 {
			opp-hz = <0x00 0x39d10680>;
			opp-microvolt = <0xc042c>;
		};

		opp11 {
			opp-hz = <0x00 0x38ec24c0>;
			opp-microvolt = <0xbebc2>;
		};

		opp12 {
			opp-hz = <0x00 0x38074300>;
			opp-microvolt = <0xbd358>;
		};

		opp13 {
			opp-hz = <0x00 0x37226140>;
			opp-microvolt = <0xbbaee>;
		};

		opp14 {
			opp-hz = <0x00 0x363d7f80>;
			opp-microvolt = <0xba284>;
		};

		opp15 {
			opp-hz = <0x00 0x35589dc0>;
			opp-microvolt = <0xb8a1a>;
		};

		opp16 {
			opp-hz = <0x00 0x3473bc00>;
			opp-microvolt = <0xb71b0>;
		};

		opp17 {
			opp-hz = <0x00 0x33bca100>;
			opp-microvolt = <0xb5946>;
		};

		opp18 {
			opp-hz = <0x00 0x3314c840>;
			opp-microvolt = <0xb40dc>;
		};

		opp19 {
			opp-hz = <0x00 0x326cef80>;
			opp-microvolt = <0xb2872>;
		};

		opp20 {
			opp-hz = <0x00 0x31c516c0>;
			opp-microvolt = <0xb1008>;
		};

		opp21 {
			opp-hz = <0x00 0x310dfbc0>;
			opp-microvolt = <0xaf79e>;
		};

		opp22 {
			opp-hz = <0x00 0x30662300>;
			opp-microvolt = <0xadf34>;
		};

		opp23 {
			opp-hz = <0x00 0x2fbe4a40>;
			opp-microvolt = <0xac6ca>;
		};

		opp24 {
			opp-hz = <0x00 0x2f167180>;
			opp-microvolt = <0xaae60>;
		};

		opp25 {
			opp-hz = <0x00 0x2e5f5680>;
			opp-microvolt = <0xa95f6>;
		};

		opp26 {
			opp-hz = <0x00 0x2db77dc0>;
			opp-microvolt = <0xa7d8c>;
		};

		opp27 {
			opp-hz = <0x00 0x2d0fa500>;
			opp-microvolt = <0xa6522>;
		};

		opp28 {
			opp-hz = <0x00 0x2c67cc40>;
			opp-microvolt = <0xa4cb8>;
		};

		opp29 {
			opp-hz = <0x00 0x2bb0b140>;
			opp-microvolt = <0xa344e>;
		};

		opp30 {
			opp-hz = <0x00 0x2b08d880>;
			opp-microvolt = <0xa1be4>;
		};

		opp31 {
			opp-hz = <0x00 0x2a60ffc0>;
			opp-microvolt = <0xa037a>;
		};

		opp32 {
			opp-hz = <0x00 0x29b92700>;
			opp-microvolt = <0x9eb10>;
		};

		opp33 {
			opp-hz = <0x00 0x282c6c80>;
			opp-microvolt = <0x9d2a6>;
		};

		opp34 {
			opp-hz = <0x00 0x269fb200>;
			opp-microvolt = <0x9ba3c>;
		};

		opp35 {
			opp-hz = <0x00 0x2512f780>;
			opp-microvolt = <0x9a1d2>;
		};

		opp36 {
			opp-hz = <0x00 0x23863d00>;
			opp-microvolt = <0x98968>;
		};

		opp37 {
			opp-hz = <0x00 0x21f98280>;
			opp-microvolt = <0x970fe>;
		};

		opp38 {
			opp-hz = <0x00 0x207c0a40>;
			opp-microvolt = <0x95894>;
		};

		opp39 {
			opp-hz = <0x00 0x1eef4fc0>;
			opp-microvolt = <0x9402a>;
		};

		opp40 {
			opp-hz = <0x00 0x1d629540>;
			opp-microvolt = <0x927c0>;
		};

		opp41 {
			opp-hz = <0x00 0x1bd5dac0>;
			opp-microvolt = <0x90f56>;
		};

		opp42 {
			opp-hz = <0x00 0x1a492040>;
			opp-microvolt = <0x8f6ec>;
		};

		opp43 {
			opp-hz = <0x00 0x18bc65c0>;
			opp-microvolt = <0x8de82>;
		};

		opp44 {
			opp-hz = <0x00 0x173eed80>;
			opp-microvolt = <0x8c618>;
		};
	};

	opp-table-disp {
		compatible = "operating-points-v2";
		phandle = <0x78>;

		opp-0 {
			opp-hz = <0x00 0xc65d400>;
			opp-microvolt = <0x86470>;
		};

		opp-1 {
			opp-hz = <0x00 0x1298be00>;
			opp-microvolt = <0x927c0>;
		};

		opp-2 {
			opp-hz = <0x00 0x18cba800>;
			opp-microvolt = <0x9eb10>;
		};

		opp-3 {
			opp-hz = <0x00 0x208b4c80>;
			opp-microvolt = <0xb1008>;
		};
	};

	opp-table-cam {
		compatible = "operating-points-v2";
		phandle = <0x32>;

		opp-0 {
			opp-hz = <0x00 0x110c0380>;
			opp-microvolt = <0x86470>;
		};

		opp-1 {
			opp-hz = <0x00 0x175d7200>;
			opp-microvolt = <0x927c0>;
		};

		opp-2 {
			opp-hz = <0x00 0x208b4c80>;
			opp-microvolt = <0x9eb10>;
		};

		opp-3 {
			opp-hz = <0x00 0x25317c00>;
			opp-microvolt = <0xb1008>;
		};
	};

	opp-table-img {
		compatible = "operating-points-v2";
		phandle = <0x90>;

		opp-0 {
			opp-hz = <0x00 0xda64340>;
			opp-microvolt = <0x86470>;
		};

		opp-1 {
			opp-hz = <0x00 0x1471c3c0>;
			opp-microvolt = <0x927c0>;
		};

		opp-2 {
			opp-hz = <0x00 0x1b4c8680>;
			opp-microvolt = <0x9eb10>;
		};

		opp-3 {
			opp-hz = <0x00 0x25317c00>;
			opp-microvolt = <0xb1008>;
		};
	};

	opp-table-img2 {
		compatible = "operating-points-v2";
		phandle = <0x83>;

		opp-0 {
			opp-hz = <0x00 0xda64340>;
			opp-microvolt = <0x86470>;
		};

		opp-1 {
			opp-hz = <0x00 0x1471c3c0>;
			opp-microvolt = <0x927c0>;
		};

		opp-2 {
			opp-hz = <0x00 0x1b4c8680>;
			opp-microvolt = <0x9eb10>;
		};

		opp-3 {
			opp-hz = <0x00 0x25317c00>;
			opp-microvolt = <0xb1008>;
		};
	};

	opp-table-dpe {
		compatible = "operating-points-v2";
		phandle = <0x142>;

		opp-0 {
			opp-hz = <0x00 0xed77040>;
			opp-microvolt = <0x86470>;
		};

		opp-1 {
			opp-hz = <0x00 0x15b23300>;
			opp-microvolt = <0x927c0>;
		};

		opp-2 {
			opp-hz = <0x00 0x1b4c8680>;
			opp-microvolt = <0x9eb10>;
		};

		opp-3 {
			opp-hz = <0x00 0x208b4c80>;
			opp-microvolt = <0xb1008>;
		};
	};

	opp-table-ipe {
		compatible = "operating-points-v2";
		phandle = <0x143>;

		opp-0 {
			opp-hz = <0x00 0xda64340>;
			opp-microvolt = <0x86470>;
		};

		opp-1 {
			opp-hz = <0x00 0x1298be00>;
			opp-microvolt = <0x927c0>;
		};

		opp-2 {
			opp-hz = <0x00 0x18cba800>;
			opp-microvolt = <0x9eb10>;
		};

		opp-3 {
			opp-hz = <0x00 0x208b4c80>;
			opp-microvolt = <0xb1008>;
		};
	};

	opp-table-venc {
		compatible = "operating-points-v2";
		phandle = <0xae>;

		opp-0 {
			opp-hz = <0x00 0xed77040>;
			opp-microvolt = <0x86470>;
		};

		opp-1 {
			opp-hz = <0x00 0x15b23300>;
			opp-microvolt = <0x927c0>;
		};

		opp-2 {
			opp-hz = <0x00 0x1b4c8680>;
			opp-microvolt = <0x9eb10>;
		};

		opp-3 {
			opp-hz = <0x00 0x25317c00>;
			opp-microvolt = <0xb1008>;
		};
	};

	opp-table-vdec {
		compatible = "operating-points-v2";
		phandle = <0xad>;

		opp-0 {
			opp-hz = <0x00 0xcfe6a80>;
			opp-microvolt = <0x86470>;
		};

		opp-1 {
			opp-hz = <0x00 0x1298be00>;
			opp-microvolt = <0x927c0>;
		};

		opp-2 {
			opp-hz = <0x00 0x18cba800>;
			opp-microvolt = <0x9eb10>;
		};

		opp-3 {
			opp-hz = <0x00 0x208b4c80>;
			opp-microvolt = <0xb1008>;
		};
	};

	opp-table-mdp {
		compatible = "operating-points-v2";
		phandle = <0x8f>;

		opp-0 {
			opp-hz = <0x00 0xda64340>;
			opp-microvolt = <0x86470>;
		};

		opp-1 {
			opp-hz = <0x00 0x1471c3c0>;
			opp-microvolt = <0x927c0>;
		};

		opp-2 {
			opp-hz = <0x00 0x19fcd500>;
			opp-microvolt = <0x9eb10>;
		};

		opp-3 {
			opp-hz = <0x00 0x2367b880>;
			opp-microvolt = <0xb1008>;
		};
	};

	opp-table-ccu {
		compatible = "operating-points-v2";
		phandle = <0x3e>;

		opp-0 {
			opp-hz = <0x00 0xda64340>;
			opp-microvolt = <0x86470>;
		};

		opp-1 {
			opp-hz = <0x00 0x15b23300>;
			opp-microvolt = <0x927c0>;
		};

		opp-2 {
			opp-hz = <0x00 0x175d7200>;
			opp-microvolt = <0x9eb10>;
		};

		opp-3 {
			opp-hz = <0x00 0x1dbe22c0>;
			opp-microvolt = <0xb1008>;
		};
	};

	mmdvfs-debug {
		compatible = "mediatek,mmdvfs-debug";
		dvfsrc-vcore-supply = <0x33>;
		disp-dev = <0x77>;
		force-step0 = <0x01>;
		release-step0 = <0x01>;
	};

	mmdvfs {
		compatible = "mediatek,mmdvfs";
		operating-points-v2 = <0x78>;
		mediatek,support_mux = "disp\0cam\0img\0img2\0dpe\0ipe\0venc\0vdec\0mdp\0ccu";
		mediatek,mux_disp = "TOP_UNIVPLL_D6_D2\0TOP_UNIVPLL_D4_D2\0TOP_UNIVPLL_D6\0TOP_MAINPLL_D4";
		mediatek,mux_cam = "TOP_NPUPLL\0TOP_MMPLL_D7\0TOP_MAINPLL_D4\0TOP_UNIVPLL_D4";
		mediatek,mux_img = "TOP_MMPLL_D5_D2\0TOP_MMPLL_D4_D2\0TOP_MMPLL_D6\0TOP_UNIVPLL_D4";
		mediatek,mux_img2 = "TOP_MMPLL_D5_D2\0TOP_MMPLL_D4_D2\0TOP_MMPLL_D6\0TOP_UNIVPLL_D4";
		mediatek,mux_dpe = "TOP_UNIVPLL_D5_D2\0TOP_MAINPLL_D6\0TOP_MMPLL_D6\0TOP_MAINPLL_D4";
		mediatek,mux_ipe = "TOP_MMPLL_D5_D2\0TOP_UNIVPLL_D4_D2\0TOP_UNIVPLL_D6\0TOP_MAINPLL_D4";
		mediatek,mux_venc = "TOP_UNIVPLL_D5_D2\0TOP_MAINPLL_D6\0TOP_MMPLL_D6\0TOP_UNIVPLL_D4";
		mediatek,mux_vdec = "TOP_MAINPLL_D5_D2\0TOP_UNIVPLL_D4_D2\0TOP_UNIVPLL_D6\0TOP_MAINPLL_D4";
		mediatek,mux_mdp = "TOP_MMPLL_D5_D2\0TOP_MMPLL_D4_D2\0TOP_MAINPLL_D5\0TOP_TVDPLL_CK";
		mediatek,mux_ccu = "TOP_MMPLL_D5_D2\0TOP_MAINPLL_D6\0TOP_MMPLL_D7\0TOP_UNIVPLL_D5";
		dvfsrc-vcore-supply = <0x33>;
		mediatek,support_hopping = "clk_mmpll_ck";
		mediatek,hopping_clk_mmpll_ck = <0x887ea080 0xa3e9ab80 0xa3e9ab80 0xa3e9ab80>;
		mediatek,action = <0x01>;
		clocks = <0x15 0x04 0x15 0x0a 0x15 0x06 0x15 0x07 0x15 0x09 0x15 0x08 0x15 0x2e 0x15 0x2f 0x15 0x05 0x15 0x0b 0x15 0x51 0x15 0x6f 0x15 0x67 0x15 0x70 0x15 0x66 0x15 0x6a 0x15 0x92 0x15 0x52 0x15 0x8b 0x15 0x8e 0x15 0x90 0x15 0x5a 0x15 0x6b 0x15 0x57 0x15 0x95 0x15 0x56 0x15 0x94 0x16 0x07>;
		clock-names = "disp\0cam\0img\0img2\0dpe\0ipe\0venc\0vdec\0mdp\0ccu\0TOP_MAINPLL_D4\0TOP_UNIVPLL_D6\0TOP_UNIVPLL_D4_D2\0TOP_UNIVPLL_D6_D2\0TOP_UNIVPLL_D4\0TOP_UNIVPLL_D5\0TOP_MMPLL_D7\0TOP_MAINPLL_D4_D2\0TOP_MMPLL_D4_D2\0TOP_MMPLL_D5_D2\0TOP_MMPLL_D6\0TOP_MAINPLL_D6\0TOP_UNIVPLL_D5_D2\0TOP_MAINPLL_D5_D2\0TOP_TVDPLL_CK\0TOP_MAINPLL_D5\0TOP_NPUPLL\0clk_mmpll_ck";
	};

	qos@0011bb00 {
		compatible = "mediatek,mt6833-qos";
		mediatek,qos_enable = <0x01>;
		reg = <0x00 0x11bb00 0x00 0x100>;
		phandle = <0x144>;
	};

	cm_mgr@c530000 {
		compatible = "mediatek,mt6833-cm_mgr";
		reg = <0x00 0xc530000 0x00 0x9000>;
		reg-names = "cm_mgr_base";
		interconnects = <0x46 0x01 0x46 0x00>;
		interconnect-names = "cm-perf-bw";
		required-opps = <0x47 0x48 0x49 0x4a 0x4b 0x4c 0x4d>;
		cm_mgr,cp_down = <0x64 0x64 0x64 0x64 0x64>;
		cm_mgr,cp_up = <0x64 0x78 0x8c 0x64 0x64>;
		cm_mgr,dt_down = <0x03 0x00 0x00 0x00 0x00>;
		cm_mgr,dt_up = <0x00 0x00 0x00 0x00 0x00>;
		cm_mgr,vp_down = <0x64 0x64 0x64 0x64 0x64>;
		cm_mgr,vp_up = <0x64 0x64 0x64 0x64 0x64>;
		use_bcpu_weight = "enable";
		cpu_power_bcpu_weight_max = <0x15e>;
		cpu_power_bcpu_weight_min = <0x64>;
		use_cpu_to_dram_map = "enable";
		cm_mgr_cpu_opp_to_dram = <0x01 0x01 0x10 0x10 0x10 0x10 0x10 0x10 0x10 0x10 0x10 0x10 0x10 0x10 0x10 0x10>;
		use_cpu_to_dram_map_new = "enable";
		phandle = <0x145>;
	};

	mmqos_wrapper {
		compatible = "mediatek,mt6833-mmqos-wrapper";
	};

	interconnect {
		compatible = "mediatek,mt6833-mmqos";
		#mtk-interconnect-cells = <0x01>;
		mediatek,larbs = <0x79 0x7a 0x7b 0x7c 0x7d 0x7e 0x38 0x39 0x3a 0x3b 0x7f 0x80>;
		mediatek,commons = <0x81>;
		clocks = <0x15 0x04>;
		clock-names = "mm";
		interconnects = <0x46 0x08 0x46 0x00 0x46 0x1a 0x46 0x19>;
		interconnect-names = "icc-bw\0icc-hrt-bw";
		phandle = <0x3d>;
	};

	syscon@14000000 {
		compatible = "mediatek,mt6833-mmsys\0syscon";
		reg = <0x00 0x14000000 0x00 0x1000>;
		#clock-cells = <0x01>;
		phandle = <0x0d>;
	};

	syscon@15020000 {
		compatible = "mediatek,mt6833-imgsys1\0syscon";
		reg = <0x00 0x15020000 0x00 0x1000>;
		#clock-cells = <0x01>;
		phandle = <0x0c>;
	};

	msf@15810000 {
		compatible = "mediatek,msf";
		reg = <0x00 0x15810000 0x00 0x1000>;
		interrupts = <0x00 0x1f4 0x04 0x00>;
		mboxes = <0x57 0x12 0x00 0x01>;
		msf_frame_done = [00 d6];
		msf_token = [02 9a];
		mediatek,larb = <0x82 0x7e>;
		power-domains = <0x04 0x07 0x04 0x06>;
		clocks = <0x0b 0x00 0x0b 0x04 0x0b 0x02 0x0b 0x05 0x0c 0x03>;
		clock-names = "MFB_CG_IMG_0\0MFB_CG_IMG_1\0MFB_CG_IMG_2\0MFB_CG_IMG_3\0MFB_CG_IMG_4";
		dma-ranges = <0x02 0x00 0x02 0x00 0x01 0x00>;
		iommus = <0x37 0x20172 0x37 0x20173 0x37 0x20174 0x37 0x20175 0x37 0x20176 0x37 0x20177 0x37 0x20178 0x37 0x20179>;
		interconnects = <0x3d 0x40172 0x3d 0x10000 0x3d 0x40173 0x3d 0x10000 0x3d 0x40174 0x3d 0x10000 0x3d 0x40175 0x3d 0x10000 0x3d 0x40176 0x3d 0x10000 0x3d 0x40177 0x3d 0x10000 0x3d 0x40178 0x3d 0x10000 0x3d 0x40179 0x3d 0x10000>;
		interconnect-names = "mfb_qos_rdma0\0mfb_qos_rdma1\0mfb_qos_rdma2\0mfb_qos_rdma3\0mfb_qos_rdma4\0mfb_qos_rdma5\0mfb_qos_wdma0\0mfb_qos_wdma1";
		operating-points-v2 = <0x83>;
		dvfsrc-vcore-supply = <0x33>;
	};

	mss@15812000 {
		compatible = "mediatek,mss";
		reg = <0x00 0x15812000 0x00 0x1000>;
		interrupts = <0x00 0x1f5 0x04 0x00>;
		mboxes = <0x57 0x11 0x00 0x01>;
		mss_frame_done = [00 d8];
		mss_token = [02 99];
	};

	syscon@15820000 {
		compatible = "mediatek,mt6833-imgsys2\0syscon";
		reg = <0x00 0x15820000 0x00 0x1000>;
		#clock-cells = <0x01>;
		phandle = <0x0b>;
	};

	syscon@1602f000 {
		compatible = "mediatek,mt6833-vdec_gcon_base\0syscon";
		reg = <0x00 0x1602f000 0x00 0x1000>;
		#clock-cells = <0x01>;
		phandle = <0x0a>;
	};

	syscon@17000000 {
		compatible = "mediatek,mt6833-vencsys\0syscon";
		reg = <0x00 0x17000000 0x00 0x1000>;
		#clock-cells = <0x01>;
		phandle = <0x09>;
	};

	syscon@1a000000 {
		compatible = "mediatek,mt6833-camsys_main\0syscon";
		reg = <0x00 0x1a000000 0x00 0x1000>;
		#clock-cells = <0x01>;
		phandle = <0x08>;
	};

	syscon@1a04f000 {
		compatible = "mediatek,mt6833-camsys_rawa\0syscon";
		reg = <0x00 0x1a04f000 0x00 0x1000>;
		#clock-cells = <0x01>;
		phandle = <0x07>;
	};

	syscon@1a06f000 {
		compatible = "mediatek,mt6833-camsys_rawb\0syscon";
		reg = <0x00 0x1a06f000 0x00 0x1000>;
		#clock-cells = <0x01>;
		phandle = <0x06>;
	};

	syscon@1b000000 {
		compatible = "mediatek,mt6833-ipesys\0syscon";
		reg = <0x00 0x1b000000 0x00 0x1000>;
		#clock-cells = <0x01>;
		phandle = <0x05>;
	};

	syscon@1f000000 {
		compatible = "mediatek,mt6833-mdpsys_config\0syscon";
		reg = <0x00 0x1f000000 0x00 0x1000>;
		#clock-cells = <0x01>;
		phandle = <0x03>;
	};

	mdpsys_config@1f000000 {
		compatible = "mediatek,mdpsys_config\0syscon";
		reg = <0x00 0x1f000000 0x00 0x1000>;
		clocks = <0x03 0x02 0x03 0x03 0x03 0x0e 0x03 0x0f 0x03 0x05>;
		clock-names = "MDP_IMG_DL_ASYNC0\0MDP_IMG_DL_ASYNC1\0MDP_IMG_DL_RELAY0_ASYNC0\0MDP_IMG_DL_RELAY1_ASYNC1\0MDP_APB_BUS";
		dma-ranges = <0x02 0x00 0x02 0x00 0x01 0x00>;
		iommus = <0x37 0x20040 0x37 0x20041 0x37 0x20042 0x37 0x20043>;
		dma_mask_bit = <0x23>;
		phandle = <0x85>;
	};

	mdp@1f000000 {
		compatible = "mediatek,mdp";
		reg = <0x00 0x1f000000 0x00 0x1000>;
		thread_count = <0x18>;
		mboxes = <0x84 0x0a 0x00 0x01 0x57 0x13 0x00 0x01 0x57 0x14 0x00 0x01 0x57 0x15 0x00 0x01 0x57 0x16 0x00 0x01>;
		mmsys_config = <0x85>;
		mm_mutex = <0x86>;
		mdp_rdma0 = <0x87>;
		mdp_rsz0 = <0x88>;
		mdp_rsz1 = <0x89>;
		mdp_wrot0 = <0x8a>;
		mdp_wrot1 = <0x8b>;
		mdp_tdshp0 = <0x8c>;
		mdp_aal0 = <0x8d>;
		mdp_hdr0 = <0x8e>;
		mediatek,larb = <0x7b>;
		g3d_config_base = <0x13000000 0x00 0xffff0000>;
		mmsys_config_base = <0x14000000 0x01 0xffff0000>;
		disp_dither_base = <0x14010000 0x02 0xffff0000>;
		mm_na_base = <0x14020000 0x03 0xffff0000>;
		imgsys_base = <0x15020000 0x04 0xffff0000>;
		vdec_gcon_base = <0x18800000 0x05 0xffff0000>;
		venc_gcon_base = <0x18810000 0x06 0xffff0000>;
		conn_peri_base = <0x18820000 0x07 0xffff0000>;
		topckgen_base = <0x18830000 0x08 0xffff0000>;
		kp_base = <0x18840000 0x09 0xffff0000>;
		scp_sram_base = <0x10000000 0x0a 0xffff0000>;
		infra_na3_base = <0x10010000 0x0b 0xffff0000>;
		infra_na4_base = <0x10020000 0x0c 0xffff0000>;
		scp_base = <0x10030000 0x0d 0xffff0000>;
		mcucfg_base = <0x10040000 0x0e 0xffff0000>;
		gcpu_base = <0x10050000 0x0f 0xffff0000>;
		usb0_base = <0x10200000 0x10 0xffff0000>;
		usb_sif_base = <0x10280000 0x11 0xffff0000>;
		audio_base = <0x17000000 0x12 0xffff0000>;
		vdec_base = <0x17010000 0x13 0xffff0000>;
		msdc2_base = <0x17020000 0x14 0xffff0000>;
		vdec1_base = <0x17030000 0x15 0xffff0000>;
		msdc3_base = <0x18000000 0x16 0xffff0000>;
		ap_dma_base = <0x18010000 0x17 0xffff0000>;
		gce_base = <0x18020000 0x18 0xffff0000>;
		vdec2_base = <0x18040000 0x19 0xffff0000>;
		vdec3_base = <0x18050000 0x1a 0xffff0000>;
		camsys_base = <0x18080000 0x1b 0xffff0000>;
		camsys1_base = <0x180a0000 0x1c 0xffff0000>;
		camsys2_base = <0x180b0000 0x1d 0xffff0000>;
		dip_cq_thread0_frame_done = <0xe1>;
		dip_cq_thread1_frame_done = <0xe2>;
		dip_cq_thread2_frame_done = <0xe3>;
		dip_cq_thread3_frame_done = <0xe4>;
		dip_cq_thread4_frame_done = <0xe5>;
		dip_cq_thread5_frame_done = <0xe6>;
		dip_cq_thread6_frame_done = <0xe7>;
		dip_cq_thread7_frame_done = <0xe8>;
		dip_cq_thread8_frame_done = <0xe9>;
		dip_cq_thread9_frame_done = <0xea>;
		dip_cq_thread10_frame_done = <0xeb>;
		dip_cq_thread11_frame_done = <0xec>;
		dip_cq_thread12_frame_done = <0xed>;
		dip_cq_thread13_frame_done = <0xee>;
		dip_cq_thread14_frame_done = <0xef>;
		dip_cq_thread15_frame_done = <0xf0>;
		dip_cq_thread16_frame_done = <0xf1>;
		dip_cq_thread17_frame_done = <0xf2>;
		dip_cq_thread18_frame_done = <0xf3>;
		dip2_cq_thread21_frame_done = <0xd6>;
		dip2_cq_thread23_frame_done = <0xd8>;
		wpe_b_frame_done = <0xd7>;
		mdp_rdma0_sof = <0x100>;
		mdp_aal_sof = <0x102>;
		mdp_hdr0_sof = <0x104>;
		mdp_rsz0_sof = <0x105>;
		mdp_rsz1_sof = <0x106>;
		mdp_wrot0_sof = <0x107>;
		mdp_wrot1_sof = <0x108>;
		mdp_tdshp_sof = <0x109>;
		img_dl_relay_sof = <0x10b>;
		img_dl_relay1_sof = <0x10c>;
		mdp_wrot1_write_frame_done = <0x122>;
		mdp_wrot0_write_frame_done = <0x123>;
		mdp_tdshp_frame_done = <0x127>;
		mdp_rsz1_frame_done = <0x12a>;
		mdp_rsz0_frame_done = <0x12b>;
		mdp_rdma0_frame_done = <0x12f>;
		mdp_hdr0_frame_done = <0x131>;
		mdp_aal_frame_done = <0x136>;
		interconnects = <0x3d 0x40040 0x3d 0x10000 0x3d 0x40041 0x3d 0x10000 0x3d 0x40042 0x3d 0x10000 0x3d 0x40043 0x3d 0x10000 0x3d 0x40120 0x3d 0x10000 0x3d 0x40121 0x3d 0x10000 0x3d 0x40122 0x3d 0x10000 0x3d 0x40123 0x3d 0x10000 0x3d 0x40124 0x3d 0x10000 0x3d 0x40125 0x3d 0x10000 0x3d 0x40126 0x3d 0x10000 0x3d 0x40127 0x3d 0x10000 0x3d 0x40128 0x3d 0x10000 0x3d 0x40129 0x3d 0x10000 0x3d 0x4012a 0x3d 0x10000 0x3d 0x4012b 0x3d 0x10000 0x3d 0x4012c 0x3d 0x10000 0x3d 0x4012d 0x3d 0x10000 0x3d 0x4012e 0x3d 0x10000>;
		interconnect-names = "mdp_rdma0\0mdp_rdma1\0mdp_wrot0\0mdp_wrot1\0l9_img_imgi_d1\0l9_img_imgbi_d1\0l9_img_dmgi_d1\0l9_img_depi_d1\0l9_img_ice_d1\0l9_img_smti_d1\0l9_img_smto_d2\0l9_img_smto_d1\0l9_img_crzo_d1\0l9_img_img3o_d1\0l9_img_vipi_d1\0l9_img_smti_d5\0l9_img_timgo_d1\0l9_img_ufbc_w0\0l9_img_ufbc_r0";
		operating-points-v2 = <0x8f 0x90>;
		mdp-opp = <0x8f>;
		isp-opp = <0x90>;
		mdp-dvfsrc-vcore-supply = <0x33>;
		isp-dvfsrc-vcore-supply = <0x33>;
		dre30_hist_sram_start = [06 00];
		pq_rb_thread_id = [00 13];
		pq_rb_event_lock = [02 b6];
		pq_rb_event_unlock = [02 b7];
		phandle = <0x146>;
	};

	mdp_mutex@1f001000 {
		compatible = "mediatek,mdp_mutex";
		reg = <0x00 0x1f001000 0x00 0x1000>;
		clocks = <0x03 0x09>;
		clock-names = "MDP_MUTEX0";
		phandle = <0x86>;
	};

	mdp_rdma0@1f003000 {
		compatible = "mediatek,mdp_rdma0";
		reg = <0x00 0x1f003000 0x00 0x1000>;
		clocks = <0x03 0x00>;
		clock-names = "MDP_RDMA0";
		phandle = <0x87>;
	};

	reserved@1f004000 {
		compatible = "mediatek,reserved";
		reg = <0x00 0x1f004000 0x00 0x1000>;
	};

	mdp_aal0@1f005000 {
		compatible = "mediatek,mdp_aal0";
		reg = <0x00 0x1f005000 0x00 0x1000>;
		clocks = <0x03 0x0d>;
		clock-names = "MDP_AAL0";
		phandle = <0x8d>;
	};

	reserved@1f006000 {
		compatible = "mediatek,reserved";
		reg = <0x00 0x1f006000 0x00 0x1000>;
	};

	mdp_hdr0@1f007000 {
		compatible = "mediatek,mdp_hdr0";
		reg = <0x00 0x1f007000 0x00 0x1000>;
		clocks = <0x03 0x08>;
		clock-names = "MDP_HDR0";
		phandle = <0x8e>;
	};

	mdp_rsz0@1f008000 {
		compatible = "mediatek,mdp_rsz0";
		reg = <0x00 0x1f008000 0x00 0x1000>;
		clocks = <0x03 0x07>;
		clock-names = "MDP_RSZ0";
		phandle = <0x88>;
	};

	mdp_rsz1@1f009000 {
		compatible = "mediatek,mdp_rsz1";
		reg = <0x00 0x1f009000 0x00 0x1000>;
		clocks = <0x03 0x0b>;
		clock-names = "MDP_RSZ1";
		phandle = <0x89>;
	};

	mdp_wrot0@1f00a000 {
		compatible = "mediatek,mdp_wrot0";
		reg = <0x00 0x1f00a000 0x00 0x1000>;
		clocks = <0x03 0x06>;
		clock-names = "MDP_WROT0";
		phandle = <0x8a>;
	};

	mdp_wrot1@1f00b000 {
		compatible = "mediatek,mdp_wrot1";
		reg = <0x00 0x1f00b000 0x00 0x1000>;
		clocks = <0x03 0x0a>;
		clock-names = "MDP_WROT1";
		phandle = <0x8b>;
	};

	board_id {
		compatible = "mediatek,board_id";
		io-channels = <0x54 0x05>;
		io-channel-names = "board_id-channel";
		status = "okay";
		phandle = <0x147>;
	};

	mdp_tdshp0@1f00c000 {
		compatible = "mediatek,mdp_tdshp0";
		reg = <0x00 0x1f00c000 0x00 0x1000>;
		clocks = <0x03 0x01>;
		clock-names = "MDP_TDSHP0";
		phandle = <0x8c>;
	};

	reserved@1f00d000 {
		compatible = "mediatek,reserved";
		reg = <0x00 0x1f00d000 0x00 0x1000>;
	};

	reserved@1f00e000 {
		compatible = "mediatek,reserved";
		reg = <0x00 0x1f00e000 0x00 0x1000>;
	};

	disp_smi_2x1_sub_comm0@1401b000 {
		compatible = "mediatek,mt6833-smi-common\0mediatek,smi-common\0syscon\0mediatek,smi-sub-common";
		reg = <0x00 0x1401b000 0x00 0x1000>;
		mediatek,common-id = <0x01>;
		init-power-on;
		power-domains = <0x04 0x0b>;
		clocks = <0x0d 0x0a 0x0d 0x0e 0x0d 0x12 0x0d 0x13>;
		clock-names = "apb\0smi\0gals0\0gals1";
		phandle = <0x91>;
	};

	disp_smi_2x1_sub_comm1@1401c000 {
		compatible = "mediatek,mt6833-smi-common\0mediatek,smi-common\0syscon\0mediatek,smi-sub-common";
		reg = <0x00 0x1401c000 0x00 0x1000>;
		mediatek,common-id = <0x02>;
		power-domains = <0x04 0x0b>;
		clocks = <0x0d 0x0a 0x0d 0x0e 0x0d 0x12 0x0d 0x13>;
		clock-names = "apb\0smi\0gals0\0gals1";
		phandle = <0x92>;
	};

	smi_disp_comm@14002000 {
		compatible = "mediatek,mt6833-smi-common\0syscon\0mediatek,smi-common";
		reg = <0x00 0x14002000 0x00 0x1000>;
		mediatek,smi = <0x91 0x92>;
		mediatek,common-id = <0x00>;
		smi-common;
		operating-points-v2 = <0x78>;
		power-domains = <0x04 0x0b>;
		clocks = <0x0d 0x0a 0x0d 0x0e 0x0d 0x12 0x0d 0x13>;
		clock-names = "apb\0smi\0gals0\0gals1";
		phandle = <0x81>;
	};

	smi_larb0@14003000 {
		compatible = "mediatek,smi_larb0\0mediatek,mt6833-smi-larb\0mediatek,smi-larb";
		mediatek,smi = <0x81>;
		reg = <0x00 0x14003000 0x00 0x1000>;
		mediatek,larb-id = <0x00>;
		power-domains = <0x04 0x0b>;
		clocks = <0x0d 0x0a 0x0d 0x0e 0x0d 0x12 0x0d 0x13>;
		clock-names = "apb\0smi\0gals0\0gals1";
		phandle = <0x79>;
	};

	smi_larb1@14004000 {
		compatible = "mediatek,smi_larb1\0mediatek,mt6833-smi-larb\0mediatek,smi-larb";
		mediatek,smi = <0x81>;
		reg = <0x00 0x14004000 0x00 0x1000>;
		mediatek,larb-id = <0x01>;
		init-power-on;
		power-domains = <0x04 0x0b>;
		clocks = <0x0d 0x0a 0x0d 0x0e 0x0d 0x12 0x0d 0x13>;
		clock-names = "apb\0smi\0gals0\0gals1";
		phandle = <0x7a>;
	};

	smi_larb4@1602e000 {
		compatible = "mediatek,smi_larb4\0mediatek,mt6833-smi-larb\0mediatek,smi-larb";
		mediatek,smi = <0x81>;
		reg = <0x00 0x1602e000 0x00 0x1000>;
		mediatek,larb-id = <0x04>;
		power-domains = <0x04 0x09>;
		clocks = <0x0a 0x01 0x0a 0x01>;
		clock-names = "apb\0smi";
		phandle = <0x7c>;
	};

	smi_larb7@17010000 {
		compatible = "mediatek,smi_larb7\0mediatek,mt6833-smi-larb\0mediatek,smi-larb";
		reg = <0x00 0x17010000 0x00 0x1000>;
		mediatek,smi = <0x81>;
		mediatek,larb-id = <0x07>;
		power-domains = <0x04 0x0a>;
		clocks = <0x09 0x01 0x09 0x02>;
		clock-names = "apb\0smi";
		phandle = <0x7d>;
	};

	smi_larb2@1f002000 {
		compatible = "mediatek,smi_larb2\0mediatek,mt6833-smi-larb\0mediatek,smi-larb";
		mediatek,smi = <0x81>;
		reg = <0x00 0x1f002000 0x00 0x1000>;
		mediatek,larb-id = <0x02>;
		power-domains = <0x04 0x0b>;
		clocks = <0x03 0x04 0x03 0x04>;
		clock-names = "apb\0smi";
		phandle = <0x7b>;
	};

	img1_smi_2x1_sub_comm@1401e000 {
		compatible = "mediatek,mt6833-smi-common\0syscon\0mediatek,smi-common\0mediatek,smi-sub-common";
		reg = <0x00 0x1401e000 0x00 0x1000>;
		mediatek,smi = <0x81>;
		mediatek,common-id = <0x03>;
		power-domains = <0x04 0x0b>;
		clocks = <0x0d 0x0e 0x0d 0x12 0x0d 0x0a 0x0d 0x13>;
		clock-names = "apb\0smi\0gals0\0gals1";
		phandle = <0x93>;
	};

	img0_smi_2x1_sub_comm@1502f000 {
		compatible = "mediatek,mt6833-smi-common\0syscon\0mediatek,smi-common\0mediatek,smi-sub-common";
		reg = <0x00 0x1502f000 0x00 0x1000>;
		mediatek,smi = <0x93>;
		mediatek,common-id = <0x04>;
		power-domains = <0x04 0x06>;
		clocks = <0x0c 0x00 0x0c 0x01 0x0c 0x02 0x0c 0x03>;
		clock-names = "apb\0smi\0gals0\0gals1";
		phandle = <0x94>;
	};

	imgsys_config@15020000 {
		compatible = "mediatek,imgsys\0syscon";
		reg = <0x00 0x15020000 0x00 0x1000>;
		dma-ranges = <0x02 0x00 0x02 0x00 0x01 0x00>;
		mediatek,larb = <0x7e 0x82>;
		power-domains = <0x04 0x06 0x04 0x07>;
		iommus = <0x37 0x20120 0x37 0x20121 0x37 0x20122 0x37 0x20123 0x37 0x20124 0x37 0x20125 0x37 0x20126 0x37 0x20127 0x37 0x20128 0x37 0x20129 0x37 0x2012a 0x37 0x2012b 0x37 0x2012c 0x37 0x2012d 0x37 0x2012e 0x37 0x20160 0x37 0x20161 0x37 0x20162 0x37 0x20163 0x37 0x20164 0x37 0x20165 0x37 0x20166 0x37 0x20167 0x37 0x20168 0x37 0x20169 0x37 0x2016a 0x37 0x2016b 0x37 0x2016c 0x37 0x2016d 0x37 0x2016e 0x37 0x20172 0x37 0x20173 0x37 0x20174 0x37 0x20175 0x37 0x20176 0x37 0x20177 0x37 0x20178 0x37 0x20179>;
		clocks = <0x0c 0x00 0x0c 0x02 0x0b 0x00 0x0b 0x04 0x0b 0x02>;
		clock-names = "DIP_CG_IMG_LARB9\0DIP_CG_IMG_DIP\0DIP_CG_IMG_LARB11\0DIP_CG_IMG_DIP_MSS\0DIP_CG_IMG_MFB_DIP";
		phandle = <0x148>;
	};

	dip_a0@15021000 {
		compatible = "mediatek,dip1";
		reg = <0x00 0x15021000 0x00 0xc000>;
		interrupts = <0x00 0x15a 0x04 0x00>;
	};

	dip_a1@15022000 {
		compatible = "mediatek,dip_a1";
		reg = <0x00 0x15022000 0x00 0x1000>;
	};

	dip_a2@15023000 {
		compatible = "mediatek,dip_a2";
		reg = <0x00 0x15023000 0x00 0x1000>;
	};

	dip_a3@15024000 {
		compatible = "mediatek,dip_a3";
		reg = <0x00 0x15024000 0x00 0x1000>;
	};

	dip_a4@15025000 {
		compatible = "mediatek,dip_a4";
		reg = <0x00 0x15025000 0x00 0x1000>;
	};

	dip_a5@15026000 {
		compatible = "mediatek,dip_a5";
		reg = <0x00 0x15026000 0x00 0x1000>;
	};

	dip_a6@15027000 {
		compatible = "mediatek,dip_a6";
		reg = <0x00 0x15027000 0x00 0x1000>;
	};

	dip_a7@15028000 {
		compatible = "mediatek,dip_a7";
		reg = <0x00 0x15028000 0x00 0x1000>;
	};

	dip_a8@15029000 {
		compatible = "mediatek,dip_a8";
		reg = <0x00 0x15029000 0x00 0x1000>;
	};

	dip_a9@1502a000 {
		compatible = "mediatek,dip_a9";
		reg = <0x00 0x1502a000 0x00 0x1000>;
	};

	smi_larb9@1502e000 {
		compatible = "mediatek,smi_larb9\0mediatek,mt6833-smi-larb\0mediatek,smi-larb";
		mediatek,smi = <0x94>;
		reg = <0x00 0x1502e000 0x00 0x1000>;
		mediatek,larb-id = <0x09>;
		power-domains = <0x04 0x06>;
		clocks = <0x0c 0x00 0x0c 0x00>;
		clock-names = "apb\0smi";
		phandle = <0x7e>;
	};

	smi_larb11@1582e000 {
		compatible = "mediatek,smi_larb11\0mediatek,mt6833-smi-larb\0mediatek,smi-larb";
		mediatek,smi = <0x94>;
		reg = <0x00 0x1582e000 0x00 0x1000>;
		mediatek,larb-id = <0x0b>;
		power-domains = <0x04 0x07>;
		clocks = <0x0b 0x00 0x0b 0x00>;
		clock-names = "apb\0smi";
		phandle = <0x82>;
	};

	ipe_smi_2x1_sub_comm@1b00e000 {
		compatible = "mediatek,mt6833-smi-common\0syscon\0mediatek,smi-common\0mediatek,smi-sub-common";
		reg = <0x00 0x1b00e000 0x00 0x1000>;
		mediatek,smi = <0x93>;
		mediatek,common-id = <0x05>;
		power-domains = <0x04 0x08>;
		clocks = <0x05 0x02 0x05 0x02 0x05 0x02 0x05 0x02>;
		clock-names = "apb\0smi\0gals0\0gals1";
		phandle = <0x95>;
	};

	smi_larb19@1b10f000 {
		compatible = "mediatek,smi_larb19\0mediatek,mt6833-smi-larb\0mediatek,smi-larb";
		reg = <0x00 0x1b10f000 0x00 0x1000>;
		mediatek,smi = <0x95>;
		mediatek,larb-id = <0x13>;
		power-domains = <0x04 0x08>;
		clocks = <0x15 0xbb 0x05 0x00>;
		clock-names = "apb\0smi";
		phandle = <0x7f>;
	};

	smi_larb20@1b00f000 {
		compatible = "mediatek,smi_larb20\0mediatek,mt6833-smi-larb\0mediatek,smi-larb";
		reg = <0x00 0x1b00f000 0x00 0x1000>;
		mediatek,smi = <0x95>;
		mediatek,larb-id = <0x14>;
		power-domains = <0x04 0x08>;
		clocks = <0x05 0x01 0x05 0x01>;
		clock-names = "apb\0smi";
		phandle = <0x80>;
	};

	aie@1b001000 {
		compatible = "mediatek,mt6833-aie\0mediatek,aie-hw2.0";
		reg = <0x00 0x1b001000 0x00 0x1000>;
		interrupts = <0x00 0x167 0x04 0x00>;
		power-domains = <0x04 0x08>;
		dma-ranges = <0x02 0x00 0x02 0x00 0x01 0x00>;
		clocks = <0x05 0x03 0x05 0x01>;
		clock-names = "aie\0FDVT_CLK_IPE_LARB20";
		mboxes = <0x57 0x0e 0x00 0x01 0x84 0x0b 0x00 0x01>;
		iommus = <0x37 0x20280 0x37 0x20281 0x37 0x20282 0x37 0x20283>;
		fdvt_frame_done = <0xb1>;
		mediatek,larb = <0x80>;
	};

	mtk_iommu_fake_aie@0 {
		compatible = "mediatek,mtk_iommu_fake_aie";
		iommus = <0x37 0x24>;
	};

	rsc@1b003000 {
		compatible = "mediatek,rsc";
		mediatek,larb = <0x80>;
		dma-ranges = <0x02 0x00 0x02 0x00 0x01 0x00>;
		power-domains = <0x04 0x08>;
		iommus = <0x37 0x20284 0x37 0x20285>;
		reg = <0x00 0x1b003000 0x00 0x1000>;
		interrupts = <0x00 0x168 0x04 0x00>;
		mboxes = <0x57 0x0d 0x00 0x01>;
		gce-event-names = "rsc_eof";
		gce-events = <0x57 0xb3>;
		clocks = <0x05 0x05 0x05 0x01>;
		clock-names = "RSC_CLK_IPE_RSC\0RSC_CLK_IPE_LARB20";
	};

	cam_smi_3x1_sub_comm1@1a00c000 {
		compatible = "mediatek,mt6833-smi-common\0syscon\0mediatek,smi-common\0mediatek,smi-sub-common";
		reg = <0x00 0x1a00c000 0x00 0x1000>;
		mediatek,smi = <0x81>;
		mediatek,common-id = <0x06>;
		power-domains = <0x04 0x0d>;
		clocks = <0x08 0x02 0x08 0x02 0x08 0x02 0x08 0x02>;
		clock-names = "apb\0smi\0gals0\0gals1";
		phandle = <0x97>;
	};

	cam_smi_4x1_sub_comm0@1a00d000 {
		compatible = "mediatek,mt6833-smi-common\0syscon\0mediatek,smi-common\0mediatek,smi-sub-common";
		reg = <0x00 0x1a00d000 0x00 0x1000>;
		mediatek,smi = <0x81>;
		mediatek,common-id = <0x07>;
		power-domains = <0x04 0x0d>;
		clocks = <0x08 0x00 0x08 0x00 0x08 0x00 0x08 0x00>;
		clock-names = "apb\0smi\0gals0\0gals1";
		phandle = <0x96>;
	};

	smi_larb13@1a001000 {
		compatible = "mediatek,smi_larb13\0mediatek,mt6833-smi-larb\0mediatek,smi-larb";
		mediatek,smi = <0x96>;
		reg = <0x00 0x1a001000 0x00 0x1000>;
		mediatek,larb-id = <0x0d>;
		power-domains = <0x04 0x0d>;
		clocks = <0x08 0x00 0x08 0x00>;
		clock-names = "apb\0smi";
		phandle = <0x38>;
	};

	smi_larb14@1a002000 {
		compatible = "mediatek,smi_larb14\0mediatek,mt6833-smi-larb\0mediatek,smi-larb";
		mediatek,smi = <0x97>;
		reg = <0x00 0x1a002000 0x00 0x1000>;
		mediatek,larb-id = <0x0e>;
		power-domains = <0x04 0x0d>;
		clocks = <0x08 0x02 0x08 0x02>;
		clock-names = "apb\0smi";
		phandle = <0x39>;
	};

	smi_larb16@1a00f000 {
		compatible = "mediatek,smi_larb16\0mediatek,mt6833-smi-larb\0mediatek,smi-larb";
		mediatek,smi = <0x97>;
		reg = <0x00 0x1a00f000 0x00 0x1000>;
		mediatek,larb-id = <0x10>;
		power-domains = <0x04 0x0e>;
		clocks = <0x07 0x00 0x07 0x00>;
		clock-names = "apb\0smi";
		phandle = <0x3a>;
	};

	smi_larb17@1a010000 {
		compatible = "mediatek,smi_larb17\0mediatek,mt6833-smi-larb\0mediatek,smi-larb";
		mediatek,smi = <0x96>;
		reg = <0x00 0x1a010000 0x00 0x1000>;
		mediatek,larb-id = <0x11>;
		power-domains = <0x04 0x0f>;
		clocks = <0x06 0x00 0x06 0x00>;
		clock-names = "apb\0smi";
		phandle = <0x3b>;
	};

	i2c@11e00000 {
		compatible = "mediatek,mt6873-i2c";
		reg = <0x00 0x11e00000 0x00 0x1000 0x00 0x10217080 0x00 0x80>;
		interrupts = <0x00 0x70 0x04 0x00>;
		clocks = <0x0f 0x00 0x02 0x43>;
		clock-names = "main\0dma";
		clock-div = <0x01>;
		phandle = <0xe4>;
	};

	i2c@11d20000 {
		compatible = "mediatek,mt6873-i2c";
		reg = <0x00 0x11d20000 0x00 0x1000 0x00 0x10217100 0x00 0x80>;
		interrupts = <0x00 0x71 0x04 0x00>;
		clocks = <0x10 0x00 0x02 0x43>;
		clock-names = "main\0dma";
		clock-div = <0x01>;
		phandle = <0x149>;
	};

	i2c@11d21000 {
		compatible = "mediatek,mt6873-i2c";
		reg = <0x00 0x11d21000 0x00 0x1000 0x00 0x10217180 0x00 0x180>;
		interrupts = <0x00 0x72 0x04 0x00>;
		clocks = <0x10 0x01 0x02 0x43>;
		clock-names = "main\0dma";
		clock-div = <0x01>;
		phandle = <0x14a>;
	};

	i2c@11cb0000 {
		compatible = "mediatek,mt6873-i2c";
		reg = <0x00 0x11cb0000 0x00 0x1000 0x00 0x10217300 0x00 0x80>;
		interrupts = <0x00 0x73 0x04 0x00>;
		clocks = <0x12 0x00 0x02 0x43>;
		clock-names = "main\0dma";
		clock-div = <0x01>;
		phandle = <0x14b>;
	};

	i2c@11d22000 {
		compatible = "mediatek,mt6873-i2c";
		reg = <0x00 0x11d22000 0x00 0x1000 0x00 0x10217380 0x00 0x180>;
		interrupts = <0x00 0x74 0x04 0x00>;
		clocks = <0x10 0x02 0x02 0x43>;
		clock-names = "main\0dma";
		clock-div = <0x01>;
		phandle = <0x14c>;
	};

	i2c@11e01000 {
		compatible = "mediatek,mt6873-i2c";
		reg = <0x00 0x11e01000 0x00 0x1000 0x00 0x10217500 0x00 0x80>;
		interrupts = <0x00 0x75 0x04 0x00>;
		clocks = <0x0f 0x01 0x02 0x43>;
		clock-names = "main\0dma";
		clock-div = <0x01>;
		status = "okay";
		clock-frequency = <0x33e140>;
		#address-cells = <0x01>;
		#size-cells = <0x00>;
		phandle = <0x14d>;

		mt6360_pmu@34 {
			#interrupt-cells = <0x02>;
			status = "ok";
			compatible = "mediatek,mt6360_pmu";
			reg = <0x34>;
			wakeup-source;
			interrupt-controller;
			interrupt-parent = <0x28>;
			interrupts = <0x0a 0x02>;
			interrupt-names = "IRQB";
			phandle = <0x9d>;

			chg {
				compatible = "mediatek,mt6360_chg";
				vinovp = <0xdd40a0>;
				io-channels = <0x98 0x00 0x98 0x01 0x98 0x03 0x98 0x04 0x98 0x05 0x98 0x06 0x98 0x08 0x98 0x0a>;
				io-channel-names = "USBID\0VBUSDIV5\0VSYS\0VBAT\0IBUS\0IBAT\0TEMP_JC\0TS";
				chg_name = "primary_chg";
				ichg = <0x1e8480>;
				aicr = <0x7a120>;
				mivr = <0x432380>;
				cv = <0x44d130>;
				ieoc = <0x3d090>;
				safety_timer = <0x14>;
				ircmp_resistor = <0x61a8>;
				ircmp_vclamp = <0x7d00>;
				en_te = <0x01>;
				en_wdt = <0x01>;
				aicc_once = <0x01>;
				post_aicc = <0x01>;
				batoc_notify = <0x00>;
				charger = <0x36>;
				phys = <0x35 0x03>;
				phy-names = "usb2-phy";
				usb = <0x99>;
				bc12_ref = <0x9a>;
				phandle = <0x36>;

				usb-otg-vbus {
					regulator-compatible = "usb-otg-vbus";
					regulator-name = "usb-otg-vbus";
					regulator-min-microvolt = <0x438528>;
					regulator-max-microvolt = <0x58e1e8>;
					regulator-min-microamp = <0x7a120>;
					regulator-max-microamp = <0x2dc6c0>;
					phandle = <0xaf>;
				};
			};

			adc {
				compatible = "mediatek,mt6360_adc";
				#io-channel-cells = <0x01>;
				phandle = <0x98>;
			};

			led {
				compatible = "mediatek,mt6360_led";
				rgbon_sync = <0x01>;
				phandle = <0x14e>;

				iled {
					#address-cells = <0x01>;
					#size-cells = <0x00>;

					led@0 {
						reg = <0x00>;
						label = "isink1";
					};

					led@1 {
						reg = <0x01>;
						label = "isink2";
					};

					led@2 {
						reg = <0x02>;
						label = "isink3";
					};

					led@3 {
						reg = <0x03>;
						label = "isink4";
					};
				};

				fled {
					#address-cells = <0x01>;
					#size-cells = <0x00>;

					flash@0 {
						reg = <0x00>;
						label = "mt6360_flash_ch1";
						led-max-microamp = <0x61a80>;
						flash-max-microamp = <0x16e360>;
						flash-max-timeout = <0x130b00>;
						type = <0x00>;
						ct = <0x00>;
						part = <0x00>;

						port@0 {

							endpoint {
								remote-endpoint = <0x9b>;
								phandle = <0x69>;
							};
						};
					};

					flash@1 {
						reg = <0x01>;
						label = "mt6360_flash_ch2";
						led-max-microamp = <0x61a80>;
						flash-max-microamp = <0x16e360>;
						flash-max-timeout = <0x130b00>;
						type = <0x00>;
						ct = <0x01>;
						part = <0x00>;

						port@1 {

							endpoint {
								remote-endpoint = <0x9c>;
								phandle = <0x6a>;
							};
						};
					};
				};
			};

			pmic {
				compatible = "mediatek,mt6360_pmic";
				phandle = <0x14f>;

				buck1 {
					regulator-compatible = "BUCK1";
					regulator-name = "mt6360,buck1";
					regulator-min-microvolt = <0x493e0>;
					regulator-max-microvolt = <0x13d620>;
					regulator-allowed-modes = <0x00 0x02 0x03>;
					regulator-always-on;
					phandle = <0x150>;
				};

				buck2 {
					regulator-compatible = "BUCK2";
					regulator-name = "mt6360,buck2";
					regulator-min-microvolt = <0x493e0>;
					regulator-max-microvolt = <0x13d620>;
					regulator-allowed-modes = <0x00 0x02 0x03>;
				};

				ldo6 {
					regulator-compatible = "LDO6";
					regulator-name = "mt6360,ldo6";
					regulator-min-microvolt = <0x7a120>;
					regulator-max-microvolt = <0x200b20>;
					regulator-allowed-modes = <0x00 0x02>;
					regulator-always-on;
				};

				ldo7 {
					regulator-compatible = "LDO7";
					regulator-name = "mt6360,ldo7";
					regulator-min-microvolt = <0x7a120>;
					regulator-max-microvolt = <0x200b20>;
					regulator-allowed-modes = <0x00 0x02>;
					regulator-always-on;
				};
			};

			ldo {
				compatible = "mediatek,mt6360_ldo";

				ldo1 {
					regulator-compatible = "LDO1";
					regulator-name = "mt6360,ldo1";
					regulator-min-microvolt = <0x325aa0>;
					regulator-max-microvolt = <0x325aa0>;
					regulator-allowed-modes = <0x00 0x02>;
					phandle = <0x9e>;
				};

				ldo2 {
					regulator-compatible = "LDO2";
					regulator-name = "vtp";
					regulator-min-microvolt = <0x325aa0>;
					regulator-max-microvolt = <0x325aa0>;
					regulator-allowed-modes = <0x00 0x02>;
					phandle = <0x151>;
				};

				ldo3 {
					regulator-compatible = "LDO3";
					regulator-name = "mt6360,ldo3";
					regulator-min-microvolt = <0x124f80>;
					regulator-max-microvolt = <0x36ee80>;
					regulator-allowed-modes = <0x00 0x02>;
					phandle = <0x63>;
				};

				ldo5 {
					regulator-compatible = "LDO5";
					regulator-name = "mt6360,ldo5";
					regulator-min-microvolt = <0x2932e0>;
					regulator-max-microvolt = <0x36ee80>;
					regulator-allowed-modes = <0x00 0x02>;
					phandle = <0x62>;
				};
			};
		};

		usb_type_c@4e {
			compatible = "mediatek,usb_type_c";
			reg = <0x4e>;
			mt-dual,supported_modes = <0x00>;
			mt-tcpc,name = "type_c_port0";
			mt-tcpc,role_def = <0x05>;
			mt-tcpc,rp_level = <0x01>;
			mt-tcpc,vconn_supply = <0x01>;
			mt6360pd,intr_gpio = <0x28 0x0b 0x00>;
			mt6360pd,intr_gpio_num = <0x0b>;
			mt6360pd,pcb_gpio = <0x28 0x10 0x00>;
			mt6360pd,pcb_gpio_num = <0x10>;
			interrupt-parent = <0x9d>;
			interrupts = <0x40 0x00>;
			interrupt-names = "usbid_evt";
			charger = <0x36>;
			bootmode = <0x34>;
			phandle = <0x152>;

			pd-data {
				pd,vid = <0x29cf>;
				pd,pid = <0x6360>;
				pd,source-cap-ext = <0x636029cf 0x00 0x00 0x00 0x00 0x7000000>;
				pd,mfrs = "RichtekTCPC";
				pd,charging_policy = <0x31>;
				pd,source-pdo-size = <0x01>;
				pd,source-pdo-data = <0x19096>;
				pd,sink-pdo-size = <0x01>;
				pd,sink-pdo-data = <0x190c8>;
				pd,id-vdo-size = <0x06>;
				pd,id-vdo-data = <0xd14029cf 0x00 0x63600000 0x41800000 0x00 0x21800000>;
				bat,nr = <0x01>;

				bat-info0 {
					bat,vid = <0x29cf>;
					bat,pid = <0x6360>;
					bat,mfrs = "bat1";
					bat,design_cap = <0xbb8>;
				};
			};

			dpm_caps {
				local_dr_power;
				local_dr_data;
				local_usb_comm;
				local_no_suspend;
				local_vconn_supply;
				attempt_enter_dp_mode;
				attempt_discover_cable;
				attempt_discover_id;
				pr_check = <0x00>;
				dr_check = <0x00>;
			};

			displayport {
				1st_connection = "dfp_d";
				2nd_connection = "dfp_d";
				signal,dp_v13;
				typec,receptacle;

				ufp_d {
				};

				dfp_d {
					pin_assignment,mode_c;
					pin_assignment,mode_d;
					pin_assignment,mode_e;
				};
			};
		};
	};

	i2c@11f00000 {
		compatible = "mediatek,mt6873-i2c";
		reg = <0x00 0x11f00000 0x00 0x1000 0x00 0x10217580 0x00 0x80>;
		interrupts = <0x00 0x76 0x04 0x00>;
		clocks = <0x0e 0x00 0x02 0x43>;
		clock-names = "main\0dma";
		clock-div = <0x01>;
		phandle = <0x153>;
	};

	i2c@11e02000 {
		compatible = "mediatek,mt6873-i2c";
		reg = <0x00 0x11e02000 0x00 0x1000 0x00 0x10217600 0x00 0x180>;
		interrupts = <0x00 0x77 0x04 0x00>;
		clocks = <0x0f 0x02 0x02 0x43>;
		clock-names = "main\0dma";
		clock-div = <0x01>;
		phandle = <0x154>;

		aw87xxx_pa@5b {
			compatible = "awinic,aw87xxx_pa";
			reg = <0x5b>;
			reset-gpio = <0x28 0x10 0x00>;
			dev_index = <0x00>;
			status = "okay";
		};
	};

	i2c@11d00000 {
		compatible = "mediatek,mt6873-i2c";
		reg = <0x00 0x11d00000 0x00 0x1000 0x00 0x10217780 0x00 0x180>;
		interrupts = <0x00 0x78 0x04 0x00>;
		clocks = <0x11 0x01 0x02 0x43>;
		clock-names = "main\0dma";
		clock-div = <0x01>;
		phandle = <0x155>;
	};

	i2c@11d01000 {
		compatible = "mediatek,mt6873-i2c";
		reg = <0x00 0x11d01000 0x00 0x1000 0x00 0x10217900 0x00 0x180>;
		interrupts = <0x00 0x79 0x04 0x00>;
		clocks = <0x11 0x00 0x02 0x43>;
		clock-names = "main\0dma";
		clock-div = <0x01>;
		phandle = <0x156>;
	};

	pwm@10048000 {
		compatible = "mediatek,pwm";
		reg = <0x00 0x10048000 0x00 0x1000>;
		interrupts = <0x00 0x4d 0x04 0x00>;
		clocks = <0x02 0x08 0x02 0x09 0x02 0x0a 0x02 0x0b 0x02 0x07 0x02 0x0c>;
		clock-names = "PWM1-main\0PWM2-main\0PWM3-main\0PWM4-main\0PWM-HCLK-main\0PWM-main";
		mediatek,pwm-topclk-ctl-reg = <0x410>;
		mediatek,pwm-bclk-sw-ctrl-offset = <0x0c>;
		mediatek,pwm1-bclk-sw-ctrl-offset = <0x00>;
		mediatek,pwm2-bclk-sw-ctrl-offset = <0x02>;
		mediatek,pwm3-bclk-sw-ctrl-offset = <0x04>;
		mediatek,pwm4-bclk-sw-ctrl-offset = <0x06>;
		mediatek,pwm5-bclk-sw-ctrl-offset = <0x08>;
		mediatek,pwm6-bclk-sw-ctrl-offset = <0x0a>;
		mediatek,pwm-version = <0x01>;
		pwmsrcclk = <0x02>;
		phandle = <0x157>;
	};

	spi0@1100a000 {
		compatible = "mediatek,mt6765-spi";
		mediatek,pad-select = <0x00>;
		reg = <0x00 0x1100a000 0x00 0x100>;
		interrupts = <0x00 0x9f 0x04 0x00>;
		clocks = <0x15 0x58 0x15 0x14 0x02 0x13>;
		clock-names = "parent-clk\0sel-clk\0spi-clk";
		phandle = <0x158>;
	};

	spi1@11010000 {
		compatible = "mediatek,mt6765-spi";
		mediatek,pad-select = <0x00>;
		reg = <0x00 0x11010000 0x00 0x100>;
		interrupts = <0x00 0xa0 0x04 0x00>;
		clocks = <0x15 0x58 0x15 0x14 0x02 0x26>;
		clock-names = "parent-clk\0sel-clk\0spi-clk";
		phandle = <0x159>;
	};

	spi2@11012000 {
		compatible = "mediatek,mt6765-spi";
		mediatek,pad-select = <0x00>;
		reg = <0x00 0x11012000 0x00 0x100>;
		interrupts = <0x00 0xa1 0x04 0x00>;
		clocks = <0x15 0x58 0x15 0x14 0x02 0x27>;
		clock-names = "parent-clk\0sel-clk\0spi-clk";
		phandle = <0x15a>;
	};

	spi3@11013000 {
		compatible = "mediatek,mt6765-spi";
		mediatek,pad-select = <0x00>;
		reg = <0x00 0x11013000 0x00 0x100>;
		interrupts = <0x00 0xa2 0x04 0x00>;
		clocks = <0x15 0x58 0x15 0x14 0x02 0x28>;
		clock-names = "parent-clk\0sel-clk\0spi-clk";
		phandle = <0x15b>;
	};

	spi4@11018000 {
		compatible = "mediatek,mt6765-spi";
		mediatek,pad-select = <0x00>;
		reg = <0x00 0x11018000 0x00 0x100>;
		interrupts = <0x00 0xa3 0x04 0x00>;
		clocks = <0x15 0x58 0x15 0x14 0x02 0x2b>;
		clock-names = "parent-clk\0sel-clk\0spi-clk";
		phandle = <0x15c>;
	};

	spi5@11019000 {
		compatible = "mediatek,mt6765-spi";
		mediatek,pad-select = <0x00>;
		reg = <0x00 0x11019000 0x00 0x100>;
		interrupts = <0x00 0xa4 0x04 0x00>;
		clocks = <0x15 0x58 0x15 0x14 0x02 0x2c>;
		clock-names = "parent-clk\0sel-clk\0spi-clk";
		status = "ok";
		#address-cells = <0x01>;
		#size-cells = <0x00>;
		phandle = <0x15d>;

		fpc_tee@0 {
			compatible = "goodix,goodix-fp";
			reg = <0x00>;
			fpc,enable-wakeup;
			spi-max-frequency = <0x989680>;
			netlink-event = <0x1e>;
			fp_vdd_vreg-supply = <0x9e>;
			status = "okay";
		};
	};

	spi6@1101d000 {
		compatible = "mediatek,mt6765-spi";
		mediatek,pad-select = <0x00>;
		reg = <0x00 0x1101d000 0x00 0x100>;
		interrupts = <0x00 0xa5 0x04 0x00>;
		clocks = <0x15 0x58 0x15 0x14 0x02 0x3a>;
		clock-names = "parent-clk\0sel-clk\0spi-clk";
		phandle = <0x15e>;
	};

	spi7@1101e000 {
		compatible = "mediatek,mt6765-spi";
		mediatek,pad-select = <0x00>;
		reg = <0x00 0x1101e000 0x00 0x100>;
		interrupts = <0x00 0xa6 0x04 0x00>;
		clocks = <0x15 0x58 0x15 0x14 0x02 0x3b>;
		clock-names = "parent-clk\0sel-clk\0spi-clk";
		phandle = <0x15f>;
	};

	pmic_clock_buffer_ctrl {
		phandle = <0x160>;
	};

	mrdump_ext_rst {
		compatible = "mediatek, mrdump_ext_rst-eint";
		mode = "IRQ";
		status = "okay";
		phandle = <0x161>;
	};

	odm {
		compatible = "simple-bus";
		phandle = <0x162>;
	};

	simtray {
		compatible = "simtray-status";
		status-gpio = <0x28 0x04 0x00>;
		phandle = <0x163>;
	};

	regulator_vibrator {
		compatible = "regulator-vibrator";
		label = "vibrator";
		min-volt = <0x2dc6c0>;
		max-volt = <0x2dc6c0>;
		vib-supply = <0x9f>;
		phandle = <0x164>;
	};

	mtk_leds {
		phandle = <0x165>;

		backlight {
			label = "lcd-backlight";
			max-brightness = <0xff>;
			max-hw-brightness = <0x3ff>;
		};
	};

	pwrap@10026000 {
		compatible = "mediatek,mt6833-pwrap";
		reg = <0x00 0x10026000 0x00 0x1000>;
		reg-names = "pwrap";
		interrupts = <0x00 0xdc 0x04 0x00>;
		clocks = <0x02 0x01 0x02 0x00 0x15 0x1a 0x15 0xad>;
		clock-names = "spi\0wrap\0ulposc\0ulposc_osc";
		phandle = <0xa5>;

		mt6359p {
			compatible = "mediatek,mt6359p";
			interrupt-controller;
			#interrupt-cells = <0x02>;
			interrupt-parent = <0x28>;
			interrupts = <0x76 0x04 0x76 0x00>;
			phandle = <0x3f>;

			accdet {
				compatible = "mediatek,mt6359p-accdet";
				accdet-name = "mt63xx-accdet";
				accdet-mic-vol = <0x08>;
				accdet-plugout-debounce = <0x01>;
				accdet-mic-mode = <0x02>;
				eint_use_ext_res = <0x00>;
				headset-mode-setting = <0x500 0x500 0x01 0x1f0 0x800 0x800 0x20 0x44 0x04 0x01 0x05 0x03 0x03 0x05 0x0e>;
				headset-use-ap-eint = <0x00>;
				headset-eint-num = <0x00>;
				headset-eint-trig-mode = <0x01>;
				headset-key-mode = <0x00>;
				headset-three-key-threshold = <0x00 0x50 0xdc 0x190>;
				headset-three-key-threshold-CDD = <0x00 0x79 0xc0 0x258>;
				headset-four-key-threshold = <0x00 0x3a 0x79 0xc0 0x190>;
				io-channels = <0x6b 0x09>;
				io-channel-names = "pmic_accdet";
				nvmem = <0xa0>;
				nvmem-names = "mt63xx-accdet-efuse";
				status = "okay";
				phandle = <0xcb>;
			};

			mt6359vcore {
				compatible = "mediatek,mt6359vcore";
				io-channels = <0x6b 0x06>;
				io-channel-names = "pmic_buck1_temp";
				interconnects = <0xa1 0x01>;
				phandle = <0x166>;
			};

			mt6359vproc {
				compatible = "mediatek,mt6359vproc";
				io-channels = <0x6b 0x07>;
				io-channel-names = "pmic_buck2_temp";
				interconnects = <0xa1 0x01>;
				phandle = <0x167>;
			};

			mt6359vgpu {
				compatible = "mediatek,mt6359vgpu";
				io-channels = <0x6b 0x08>;
				io-channel-names = "pmic_buck3_temp";
				interconnects = <0xa1 0x01>;
				phandle = <0x168>;
			};

			mt6359tsx {
				compatible = "mediatek,mt6359tsx";
				io-channels = <0x6b 0x0b>;
				io-channel-names = "pmic_tsx_temp";
				interconnects = <0xa1 0x01>;
				phandle = <0x169>;
			};

			mt6359dcxo {
				compatible = "mediatek,mt6359dcxo";
				io-channels = <0x6b 0x0d>;
				io-channel-names = "pmic_dcxo_temp";
				interconnects = <0xa1 0x01>;
				phandle = <0x16a>;
			};

			mtk_ts_pmic {
				compatible = "mediatek,mtk_ts_pmic";
				io-channels = <0x6b 0x05 0x6b 0x06 0x6b 0x07 0x6b 0x08 0x6b 0x0b 0x6b 0x0d>;
				io-channel-names = "pmic_chip_temp\0pmic_buck1_temp\0pmic_buck2_temp\0pmic_buck3_temp\0pmic_tsx_temp\0pmic_dcxo_temp";
				interconnects = <0x6b 0x01>;
				#interconnect-cells = <0x01>;
				phandle = <0xa1>;
			};

			mt6359pregulator {
				compatible = "mediatek,mt6359p-regulator";
				phandle = <0x16b>;

				buck_vs1 {
					regulator-name = "vs1";
					regulator-min-microvolt = "\0\f5";
					regulator-max-microvolt = <0x2191c0>;
					regulator-enable-ramp-delay = <0x00>;
					regulator-always-on;
					phandle = <0x16c>;
				};

				buck_vgpu11 {
					regulator-name = "vgpu11";
					regulator-min-microvolt = <0x61a80>;
					regulator-max-microvolt = <0x123716>;
					regulator-ramp-delay = <0x1388>;
					regulator-enable-ramp-delay = <0xc8>;
					regulator-allowed-modes = <0x00 0x01 0x02>;
					regulator-always-on;
					phandle = <0x2e>;
				};

				buck_vmodem {
					regulator-name = "vmodem";
					regulator-min-microvolt = <0x61a80>;
					regulator-max-microvolt = <0x10c8e0>;
					regulator-ramp-delay = <0x2a08>;
					regulator-enable-ramp-delay = <0xc8>;
					phandle = <0x16d>;
				};

				buck_vpu {
					regulator-name = "vpu";
					regulator-min-microvolt = <0x61a80>;
					regulator-max-microvolt = <0x123716>;
					regulator-ramp-delay = <0x1388>;
					regulator-enable-ramp-delay = <0xc8>;
					regulator-allowed-modes = <0x00 0x01 0x02>;
					regulator-always-on;
					phandle = <0x52>;
				};

				buck_vcore {
					regulator-name = "vcore";
					regulator-min-microvolt = <0x7b98a>;
					regulator-max-microvolt = <0x13d620>;
					regulator-ramp-delay = <0x1388>;
					regulator-enable-ramp-delay = <0xc8>;
					regulator-allowed-modes = <0x00 0x01 0x02>;
					regulator-always-on;
					phandle = <0x44>;
				};

				buck_vs2 {
					regulator-name = "vs2";
					regulator-min-microvolt = "\0\f5";
					regulator-max-microvolt = <0x186a00>;
					regulator-enable-ramp-delay = <0x00>;
					regulator-always-on;
					phandle = <0x16e>;
				};

				buck_vpa {
					regulator-name = "vpa";
					regulator-min-microvolt = <0x7a120>;
					regulator-max-microvolt = <0x37b1d0>;
					regulator-enable-ramp-delay = <0x12c>;
					phandle = <0x16f>;
				};

				buck_vproc2 {
					regulator-name = "vproc2";
					regulator-min-microvolt = <0x61a80>;
					regulator-max-microvolt = <0x123716>;
					regulator-ramp-delay = <0x1d4c>;
					regulator-enable-ramp-delay = <0xc8>;
					regulator-allowed-modes = <0x00 0x01 0x02>;
					regulator-always-on;
					phandle = <0x2f>;
				};

				buck_vproc1 {
					regulator-name = "vproc1";
					regulator-min-microvolt = <0x61a80>;
					regulator-max-microvolt = <0x123716>;
					regulator-ramp-delay = <0x1d4c>;
					regulator-enable-ramp-delay = <0xc8>;
					regulator-allowed-modes = <0x00 0x01 0x02>;
					phandle = <0x72>;
				};

				buck_vcore_sshub {
					regulator-name = "vcore_sshub";
					regulator-min-microvolt = <0x61a80>;
					regulator-max-microvolt = <0x123716>;
					phandle = <0x170>;
				};

				ldo_vaud18 {
					regulator-name = "vaud18";
					regulator-min-microvolt = <0x1b7740>;
					regulator-max-microvolt = <0x1b7740>;
					regulator-enable-ramp-delay = <0xf0>;
					phandle = <0x171>;
				};

				ldo_vibr {
					regulator-name = "vibr";
					regulator-min-microvolt = <0x124f80>;
					regulator-max-microvolt = <0x325aa0>;
					regulator-enable-ramp-delay = <0xf0>;
					phandle = <0x9f>;
				};

				ldo_vrf12 {
					regulator-name = "vrf12";
					regulator-min-microvolt = <0x10c8e0>;
					regulator-max-microvolt = <0x13d620>;
					regulator-enable-ramp-delay = <0x1e0>;
					regulator-always-on;
					phandle = <0x172>;
				};

				ldo_vusb {
					regulator-name = "vusb";
					regulator-min-microvolt = <0x2dc6c0>;
					regulator-max-microvolt = <0x2dc6c0>;
					regulator-enable-ramp-delay = <0x3c0>;
					regulator-always-on;
					phandle = <0x173>;
				};

				ldo_vsram_proc2 {
					regulator-name = "vsram_proc2";
					regulator-min-microvolt = <0x7a120>;
					regulator-max-microvolt = <0x13bdb6>;
					regulator-ramp-delay = <0x1d4c>;
					regulator-enable-ramp-delay = <0xf0>;
					regulator-always-on;
					phandle = <0x31>;
				};

				ldo_vio18 {
					regulator-name = "vio18";
					regulator-min-microvolt = <0x19f0a0>;
					regulator-max-microvolt = <0x1cfde0>;
					regulator-enable-ramp-delay = <0x3c0>;
					regulator-always-on;
					phandle = <0x174>;
				};

				ldo_vcamio {
					regulator-name = "vcamio";
					regulator-min-microvolt = <0x19f0a0>;
					regulator-max-microvolt = <0x1cfde0>;
					regulator-enable-ramp-delay = <0x780>;
					phandle = <0x175>;
				};

				ldo_vcn18 {
					regulator-name = "vcn18";
					regulator-min-microvolt = <0x1b7740>;
					regulator-max-microvolt = <0x1b7740>;
					regulator-enable-ramp-delay = <0xf0>;
					phandle = <0x176>;
				};

				ldo_vfe28 {
					regulator-name = "vfe28";
					regulator-min-microvolt = <0x2ab980>;
					regulator-max-microvolt = <0x2ab980>;
					regulator-enable-ramp-delay = <0x78>;
					phandle = <0x177>;
				};

				ldo_vcn13 {
					regulator-name = "vcn13";
					regulator-min-microvolt = <0xdbba0>;
					regulator-max-microvolt = <0x13d620>;
					regulator-enable-ramp-delay = <0xf0>;
					phandle = <0x178>;
				};

				ldo_vcn33_1_bt {
					regulator-name = "vcn33_1_bt";
					regulator-min-microvolt = <0x2ab980>;
					regulator-max-microvolt = <0x3567e0>;
					regulator-enable-ramp-delay = <0xf0>;
					phandle = <0x179>;
				};

				ldo_vcn33_1_wifi {
					regulator-name = "vcn33_1_wifi";
					regulator-min-microvolt = <0x2ab980>;
					regulator-max-microvolt = <0x3567e0>;
					regulator-enable-ramp-delay = <0xf0>;
					phandle = <0x17a>;
				};

				ldo_vaux18 {
					regulator-name = "vaux18";
					regulator-min-microvolt = <0x1b7740>;
					regulator-max-microvolt = <0x1b7740>;
					regulator-enable-ramp-delay = <0xf0>;
					regulator-always-on;
					phandle = <0x17b>;
				};

				ldo_vsram_others {
					regulator-name = "vsram_others";
					regulator-min-microvolt = <0x7a120>;
					regulator-max-microvolt = <0x13bdb6>;
					regulator-ramp-delay = <0x1388>;
					regulator-enable-ramp-delay = <0xf0>;
					regulator-always-on;
					phandle = <0x17c>;
				};

				ldo_vefuse {
					regulator-name = "vefuse";
					regulator-min-microvolt = <0x19f0a0>;
					regulator-max-microvolt = <0x1e8480>;
					regulator-enable-ramp-delay = <0xf0>;
					phandle = <0x17d>;
				};

				ldo_vxo22 {
					regulator-name = "vxo22";
					regulator-min-microvolt = <0x1b7740>;
					regulator-max-microvolt = <0x2191c0>;
					regulator-enable-ramp-delay = <0x1e0>;
					regulator-always-on;
					phandle = <0x17e>;
				};

				ldo_vrfck {
					regulator-name = "vrfck";
					regulator-min-microvolt = <0x12ebc0>;
					regulator-max-microvolt = <0x186a00>;
					regulator-enable-ramp-delay = <0x1e0>;
					phandle = <0x17f>;
				};

				ldo_vbif28 {
					regulator-name = "vbif28";
					regulator-min-microvolt = <0x2ab980>;
					regulator-max-microvolt = <0x2ab980>;
					regulator-enable-ramp-delay = <0xf0>;
					phandle = <0x180>;
				};

				ldo_vio28 {
					regulator-name = "vio28";
					regulator-min-microvolt = <0x325aa0>;
					regulator-max-microvolt = <0x325aa0>;
					regulator-enable-ramp-delay = <0x780>;
					regulator-always-on;
					phandle = <0x181>;
				};

				ldo_vemc {
					regulator-name = "vemc";
					regulator-min-microvolt = <0x2625a0>;
					regulator-max-microvolt = <0x325aa0>;
					regulator-enable-ramp-delay = <0xf0>;
					regulator-always-on;
					phandle = <0x5d>;
				};

				ldo_vcn33_2_bt {
					regulator-name = "vcn33_2_bt";
					regulator-min-microvolt = <0x2ab980>;
					regulator-max-microvolt = <0x3567e0>;
					regulator-enable-ramp-delay = <0xf0>;
					phandle = <0x182>;
				};

				ldo_vcn33_2_wifi {
					regulator-name = "vcn33_2_wifi";
					regulator-min-microvolt = <0x2ab980>;
					regulator-max-microvolt = <0x3567e0>;
					regulator-enable-ramp-delay = <0xf0>;
					phandle = <0x183>;
				};

				ldo_va12 {
					regulator-name = "va12";
					regulator-min-microvolt = <0x124f80>;
					regulator-max-microvolt = <0x13d620>;
					regulator-enable-ramp-delay = <0x3c0>;
					regulator-always-on;
					phandle = <0x184>;
				};

				ldo_va09 {
					regulator-name = "va09";
					regulator-min-microvolt = "\0\f5";
					regulator-max-microvolt = <0x124f80>;
					regulator-enable-ramp-delay = <0x3c0>;
					regulator-always-on;
					phandle = <0x185>;
				};

				ldo_vrf18 {
					regulator-name = "vrf18";
					regulator-min-microvolt = <0x19f0a0>;
					regulator-max-microvolt = <0x1b9e50>;
					regulator-enable-ramp-delay = <0xf0>;
					phandle = <0x186>;
				};

				ldo_vsram_md {
					regulator-name = "vsram_md";
					regulator-min-microvolt = <0x7a120>;
					regulator-max-microvolt = <0x13bdb6>;
					regulator-ramp-delay = <0x2a08>;
					regulator-enable-ramp-delay = <0xf0>;
					phandle = <0x73>;
				};

				ldo_vufs {
					regulator-name = "vufs";
					regulator-min-microvolt = <0x19f0a0>;
					regulator-max-microvolt = <0x1cfde0>;
					regulator-enable-ramp-delay = <0x780>;
					regulator-always-on;
					phandle = <0x187>;
				};

				ldo_vm18 {
					regulator-name = "vm18";
					regulator-min-microvolt = <0x19f0a0>;
					regulator-max-microvolt = <0x1cfde0>;
					regulator-enable-ramp-delay = <0x780>;
					regulator-always-on;
					phandle = <0x188>;
				};

				ldo_vbbck {
					regulator-name = "vbbck";
					regulator-min-microvolt = <0x10c8e0>;
					regulator-max-microvolt = <0x124f80>;
					regulator-enable-ramp-delay = <0x1e0>;
					phandle = <0x189>;
				};

				ldo_vsram_proc1 {
					regulator-name = "vsram_proc1";
					regulator-min-microvolt = <0x7a120>;
					regulator-max-microvolt = <0x13bdb6>;
					regulator-ramp-delay = <0x1d4c>;
					regulator-enable-ramp-delay = <0xf0>;
					regulator-always-on;
					phandle = <0x30>;
				};

				ldo_vsram_others_sshub {
					regulator-name = "vsram_others_sshub";
					regulator-min-microvolt = <0x7a120>;
					regulator-max-microvolt = <0x123716>;
					phandle = <0x18a>;
				};

				isnk_load {
					regulator-name = "isnk_load";
					phandle = <0x18b>;
				};
			};

			mt6359prtc {
				compatible = "mediatek,mt6359p-rtc";
				#address-cells = <0x01>;
				#size-cells = <0x01>;
				phandle = <0x18c>;

				fg_init {
					reg = <0x00 0x01>;
					phandle = <0xa2>;
				};

				fg_soc {
					reg = <0x01 0x01>;
					phandle = <0xa3>;
				};

				ext_32k {
					reg = <0x02 0x01>;
					bits = <0x06 0x01>;
					phandle = <0x55>;
				};
			};

			mt63xx_debug {
				compatible = "mediatek,mt63xx-debug";
			};

			pmic_auxadc {
				compatible = "mediatek,pmic-auxadc\0mediatek,mt6359p-auxadc";
				#io-channel-cells = <0x01>;
				phandle = <0x6b>;

				batadc {
					channel = <0x00>;
					resistance-ratio = <0x07 0x02>;
					avg-num = <0x80>;
				};

				bat_temp {
					channel = <0x03>;
					resistance-ratio = <0x05 0x02>;
				};

				chip_temp {
					channel = <0x05>;
				};

				vcore_temp {
					channel = <0x06>;
				};

				vproc_temp {
					channel = <0x07>;
				};

				vgpu_temp {
					channel = <0x08>;
				};

				accdet {
					channel = <0x09>;
				};

				dcxo_volt {
					channel = <0x0a>;
					resistance-ratio = <0x03 0x02>;
				};

				tsx_temp {
					channel = <0x0b>;
					avg-num = <0x80>;
				};

				hpofs_cal {
					channel = <0x0c>;
					avg-num = <0x100>;
				};

				dcxo_temp {
					channel = <0x0d>;
					avg-num = <0x10>;
				};

				vbif {
					channel = <0x0e>;
					resistance-ratio = <0x05 0x02>;
				};

				imp {
					channel = <0x0f>;
					resistance-ratio = <0x07 0x02>;
					avg-num = <0x80>;
				};

				imix_r {
					channel = <0x10>;
					val = <0x5a>;
				};
			};

			pmic_efuse {
				compatible = "mediatek,mt6359p-efuse";
				#address-cells = <0x01>;
				#size-cells = <0x01>;
				phandle = <0xa0>;

				e_data1 {
					reg = <0x3e 0x0a>;
					phandle = <0x6c>;
				};
			};

			mtk_gauge {
				compatible = "mediatek,mt6359p-gauge";
				bootmode = <0x34>;
				io-channels = <0x6b 0x03 0x6b 0x00 0x6b 0x0e 0x6b 0x0f 0x6b 0x10>;
				io-channel-names = "pmic_battery_temp\0pmic_battery_voltage\0pmic_bif_voltage\0pmic_ptim_voltage\0pmic_ptim_r";
				nvmem-cells = <0xa2 0xa3>;
				nvmem-cell-names = "initialization\0state-of-charge";
				charger = <0x36>;
				DIFFERENCE_FULLOCV_ITH = <0xc8>;
				SHUTDOWN_1_TIME = <0x05>;
				KEEP_100_PERCENT = <0x03>;
				R_FG_VALUE = <0x05>;
				EMBEDDED_SEL = <0x00>;
				PMIC_SHUTDOWN_CURRENT = <0x14>;
				FG_METER_RESISTANCE = <0x64>;
				CAR_TUNE_VALUE = <0x66>;
				PMIC_MIN_VOL = <0x82dc>;
				POWERON_SYSTEM_IBOOT = <0x1f4>;
				SHUTDOWN_GAUGE0_VOLTAGE = <0x84d0>;
				TEMPERATURE_T0 = <0x32>;
				TEMPERATURE_T1 = <0x19>;
				TEMPERATURE_T2 = <0x0a>;
				TEMPERATURE_T3 = <0x00>;
				TEMPERATURE_T4 = <0xfffffff6>;
				g_FG_PSEUDO100_T0 = <0x64>;
				g_FG_PSEUDO100_T1 = <0x64>;
				g_FG_PSEUDO100_T2 = <0x64>;
				g_FG_PSEUDO100_T3 = <0x64>;
				g_FG_PSEUDO100_T4 = <0x64>;
				Q_MAX_SYS_VOLTAGE_BAT0 = <0xd16>;
				Q_MAX_SYS_VOLTAGE_BAT1 = <0xd16>;
				Q_MAX_SYS_VOLTAGE_BAT2 = <0xd16>;
				Q_MAX_SYS_VOLTAGE_BAT3 = <0xd16>;
				COM_FG_METER_RESISTANCE = <0x64>;
				COM_R_FG_VALUE = <0x00>;
				enable_tmp_intr_suspend = <0x00>;
				ACTIVE_TABLE = <0x05>;
				MULTI_TEMP_GAUGE0 = <0x01>;
				battery0_profile_t0_num = <0x64>;
				battery0_profile_t0_col = <0x04>;
				battery0_profile_t0 = <0x00 0xac9a 0x168 0x21c 0x204 0xab8b 0x16c 0x222 0x407 0xaae6 0x160 0x210 0x60b 0xaaa0 0x15d 0x20c 0x80e 0xaa50 0x161 0x212 0xa12 0xaa40 0x161 0x212 0xc16 0xa9c9 0x15d 0x20c 0xe19 0xa956 0x15d 0x20c 0x101d 0xa8e2 0x15e 0x20d 0x1220 0xa86b 0x16c 0x222 0x1424 0xa7ef 0x165 0x218 0x1628 0xa773 0x15f 0x20f 0x182b 0xa6fa 0x167 0x21b 0x1a2f 0xa67d 0x170 0x228 0x1c32 0xa5fd 0x171 0x22a 0x1e36 0xa57c 0x16a 0x21f 0x203a 0xa4fb 0x166 0x219 0x223d 0xa47d 0x16d 0x224 0x2441 0xa3fe 0x174 0x22e 0x2644 0xa37f 0x174 0x22e 0x2848 0xa301 0x174 0x22e 0x2a4c 0xa284 0x174 0x22e 0x2c4f 0xa20a 0x17c 0x23a 0x2e53 0xa18f 0x180 0x240 0x3056 0xa116 0x17c 0x23a 0x325a 0xa0a0 0x17d 0x23c 0x345d 0xa02c 0x184 0x246 0x3661 0x9fb8 0x18b 0x251 0x3865 0x9f45 0x185 0x248 0x3a68 0x9ed6 0x189 0x24e 0x3c6c 0x9e6a 0x190 0x258 0x3e6f 0x9dfe 0x197 0x263 0x4073 0x9d94 0x19b 0x269 0x4277 0x9d2e 0x19d 0x26c 0x447a 0x9ccb 0x1a4 0x276 0x467e 0x9c68 0x1ab 0x281 0x4881 0x9c0b 0x1b2 0x28b 0x4a85 0x9bad 0x1c6 0x2a9 0x4c89 0x9b4d 0x1cf 0x2b7 0x4e8c 0x9aef 0x1e0 0x2d0 0x5090 0x9a8e 0x1f0 0x2e8 0x5293 0x9a24 0x1f8 0x2f4 0x5497 0x99a3 0x1df 0x2cf 0x569b 0x990a 0x19a 0x267 0x589e 0x9883 0x174 0x22e 0x5aa2 0x9820 0x16d 0x224 0x5ca5 0x97cd 0x16c 0x222 0x5ea9 0x9783 0x172 0x22b 0x60ad 0x973e 0x174 0x22e 0x62b0 0x96fa 0x170 0x228 0x64b4 0x96bb 0x16c 0x222 0x66b7 0x9680 0x16e 0x225 0x68bb 0x9649 0x173 0x22d 0x6abf 0x960f 0x16d 0x224 0x6cc2 0x95de 0x174 0x22e 0x6ec6 0x95aa 0x16e 0x225 0x70c9 0x957a 0x177 0x233 0x72cd 0x954d 0x180 0x240 0x74d1 0x9521 0x184 0x246 0x76d4 0x94f5 0x184 0x246 0x78d8 0x94ca 0x184 0x246 0x7adb 0x94a1 0x185 0x248 0x7cdf 0x947a 0x18c 0x252 0x7ee3 0x9459 0x199 0x266 0x80e6 0x9436 0x19b 0x269 0x82ea 0x9414 0x1a0 0x270 0x84ed 0x93f2 0x1a7 0x27b 0x86f1 0x93cb 0x1ae 0x285 0x88f5 0x9393 0x19c 0x26a 0x8af8 0x9341 0x170 0x228 0x8cfc 0x92ec 0x165 0x218 0x8eff 0x92ad 0x165 0x218 0x9103 0x927e 0x16b 0x221 0x9307 0x924b 0x16c 0x222 0x950a 0x9219 0x16c 0x222 0x970e 0x91e9 0x16c 0x222 0x9911 0x91bd 0x16c 0x222 0x9b15 0x9194 0x16c 0x222 0x9d18 0x9169 0x170 0x228 0x9f1c 0x9138 0x17b 0x239 0xa120 0x90f6 0x174 0x22e 0xa323 0x90ae 0x16d 0x224 0xa527 0x9070 0x16c 0x222 0xa72a 0x902c 0x171 0x22a 0xa92e 0x8fdc 0x16c 0x222 0xab32 0x8fa5 0x168 0x21c 0xad35 0x8f92 0x16f 0x227 0xaf39 0x8f85 0x179 0x236 0xb13c 0x8f79 0x18e 0x255 0xb340 0x8f63 0x1a2 0x273 0xb544 0x8f2d 0x1c4 0x2a6 0xb747 0x8e53 0x1a1 0x272 0xb94b 0x8cc9 0x1a7 0x27b 0xbb4e 0x8aaf 0x1d3 0x2bd 0xbd52 0x87e8 0x21d 0x32c 0xbf56 0x83f2 0x2cf 0x437 0xc159 0x7d42 0x570 0x828 0xc35d 0x71e2 0xb33 0x10cd 0xc560 0x6fb4 0x5d2 0x8bb 0xc764 0x6fb4 0x5d2 0x8bb>;
				battery0_profile_t1_num = <0x64>;
				battery0_profile_t1_col = <0x04>;
				battery0_profile_t1 = <0x00 0xada2 0x230 0x348 0x204 0xad3a 0x22e 0x345 0x407 0xac95 0x22e 0x345 0x60b 0xac04 0x21f 0x32f 0x80e 0xab80 0x212 0x31b 0xa12 0xab06 0x212 0x31b 0xc16 0xaa92 0x217 0x323 0xe19 0xaa1f 0x215 0x320 0x101d 0xa9a9 0x20e 0x315 0x1220 0xa936 0x207 0x30b 0x1424 0xa8c3 0x215 0x320 0x1628 0xa84a 0x21d 0x32c 0x182b 0xa7cd 0x215 0x320 0x1a2f 0xa751 0x213 0x31d 0x1c32 0xa6d4 0x21a 0x327 0x1e36 0xa654 0x21f 0x32f 0x203a 0xa5d2 0x21c 0x32a 0x223d 0xa54f 0x210 0x318 0x2441 0xa4d0 0x217 0x323 0x2644 0xa451 0x21d 0x32c 0x2848 0xa3d1 0x21e 0x32d 0x2a4c 0xa351 0x21e 0x32d 0x2c4f 0xa2d4 0x21e 0x32d 0x2e53 0xa259 0x225 0x338 0x3056 0xa1dd 0x22c 0x342 0x325a 0xa162 0x228 0x33c 0x345d 0xa0ec 0x22e 0x345 0x3661 0xa076 0x22e 0x345 0x3865 0xa004 0x242 0x363 0x3a68 0x9f8f 0x240 0x360 0x3c6c 0x9f1f 0x247 0x36b 0x3e6f 0x9eb1 0x251 0x37a 0x4073 0x9e45 0x25e 0x38d 0x4277 0x9ddd 0x270 0x3a8 0x447a 0x9d74 0x27c 0x3ba 0x467e 0x9d0c 0x27c 0x3ba 0x4881 0x9ca6 0x28a 0x3cf 0x4a85 0x9c45 0x2a5 0x3f8 0x4c89 0x9be5 0x2b5 0x410 0x4e8c 0x9b86 0x2cc 0x432 0x5090 0x9b26 0x2dc 0x44a 0x5293 0x9ac3 0x2e6 0x459 0x5497 0x9a5d 0x2f0 0x468 0x569b 0x99eb 0x2e8 0x45c 0x589e 0x9966 0x2b5 0x410 0x5aa2 0x98d4 0x255 0x380 0x5ca5 0x985c 0x227 0x33b 0x5ea9 0x97f7 0x214 0x31e 0x60ad 0x97a3 0x20a 0x30f 0x62b0 0x9759 0x204 0x306 0x64b4 0x9713 0x1fd 0x2fc 0x66b7 0x96d0 0x1fa 0x2f7 0x68bb 0x9695 0x200 0x300 0x6abf 0x965e 0x200 0x300 0x6cc2 0x9627 0x200 0x300 0x6ec6 0x95f2 0x200 0x300 0x70c9 0x95c0 0x20a 0x30f 0x72cd 0x9590 0x20f 0x317 0x74d1 0x9563 0x213 0x31d 0x76d4 0x9538 0x219 0x326 0x78d8 0x950e 0x21d 0x32c 0x7adb 0x94e3 0x219 0x326 0x7cdf 0x94bf 0x226 0x339 0x7ee3 0x9498 0x226 0x339 0x80e6 0x9477 0x22c 0x342 0x82ea 0x9456 0x233 0x34d 0x84ed 0x9435 0x236 0x351 0x86f1 0x9417 0x240 0x360 0x88f5 0x93fa 0x250 0x378 0x8af8 0x93db 0x257 0x383 0x8cfc 0x93b9 0x259 0x386 0x8eff 0x938c 0x23d 0x35c 0x9103 0x9358 0x21b 0x329 0x9307 0x9329 0x211 0x31a 0x950a 0x92f8 0x205 0x308 0x970e 0x92c8 0x200 0x300 0x9911 0x9299 0x200 0x300 0x9b15 0x926d 0x200 0x300 0x9d18 0x9245 0x200 0x300 0x9f1c 0x9221 0x201 0x302 0xa120 0x91fa 0x20f 0x317 0xa323 0x91c3 0x208 0x30c 0xa527 0x9180 0x207 0x30b 0xa72a 0x9141 0x20c 0x312 0xa92e 0x9107 0x213 0x31d 0xab32 0x90c1 0x213 0x31d 0xad35 0x906f 0x20d 0x314 0xaf39 0x902d 0x209 0x30e 0xb13c 0x9018 0x211 0x31a 0xb340 0x900a 0x21f 0x32f 0xb544 0x8ffc 0x233 0x34d 0xb747 0x8fe3 0x242 0x363 0xb94b 0x8fb3 0x264 0x396 0xbb4e 0x8f06 0x263 0x395 0xbd52 0x8d9e 0x262 0x393 0xbf56 0x8b85 0x28f 0x3d7 0xc159 0x88be 0x2ec 0x462 0xc35d 0x84d2 0x3b0 0x588 0xc560 0x7e68 0x606 0x909 0xc764 0x707b 0x7a3 0xb75>;
				battery0_profile_t2_num = <0x64>;
				battery0_profile_t2_col = <0x03>;
				battery0_profile_t2 = <0x00 0xaded 0x47e 0x204 0xad1c 0x47b 0x407 0xac7b 0x46f 0x60b 0xabf3 0x461 0x80e 0xab79 0x453 0xa12 0xab05 0x446 0xc16 0xaa95 0x43d 0xe19 0xaa27 0x43b 0x101d 0xa9b5 0x434 0x1220 0xa942 0x42e 0x1424 0xa8ce 0x435 0x1628 0xa856 0x430 0x182b 0xa7d9 0x41e 0x1a2f 0xa75c 0x41f 0x1c32 0xa6dd 0x422 0x1e36 0xa65d 0x41e 0x203a 0xa5dd 0x41c 0x223d 0xa559 0x416 0x2441 0xa4d8 0x416 0x2644 0xa456 0x416 0x2848 0xa3d5 0x410 0x2a4c 0xa355 0x414 0x2c4f 0xa2d8 0x41b 0x2e53 0xa25d 0x422 0x3056 0xa1e1 0x426 0x325a 0xa165 0x429 0x345d 0xa0ec 0x436 0x3661 0xa076 0x43d 0x3865 0xa002 0x44a 0x3a68 0x9f8c 0x44d 0x3c6c 0x9f1c 0x45b 0x3e6f 0x9eae 0x46c 0x4073 0x9e41 0x47d 0x4277 0x9dd7 0x48f 0x447a 0x9d6e 0x49e 0x467e 0x9d06 0x4b3 0x4881 0x9ca0 0x4c8 0x4a85 0x9c40 0x4e3 0x4c89 0x9bdf 0x4f9 0x4e8c 0x9b7d 0x50d 0x5090 0x9b15 0x51a 0x5293 0x9aa7 0x514 0x5497 0x9a30 0x4f2 0x569b 0x99aa 0x4af 0x589e 0x991f 0x457 0x5aa2 0x989d 0x41a 0x5ca5 0x9831 0x3ef 0x5ea9 0x97d1 0x3d1 0x60ad 0x977f 0x3c9 0x62b0 0x9733 0x3c5 0x64b4 0x96ed 0x3c1 0x66b7 0x96ac 0x3c6 0x68bb 0x9670 0x3cf 0x6abf 0x9634 0x3c9 0x6cc2 0x95ff 0x3d0 0x6ec6 0x95c8 0x3d7 0x70c9 0x9596 0x3de 0x72cd 0x9564 0x3e0 0x74d1 0x9536 0x3e4 0x76d4 0x9509 0x3e8 0x78d8 0x94dc 0x3ec 0x7adb 0x94b5 0x3f8 0x7cdf 0x948c 0x400 0x7ee3 0x9468 0x40d 0x80e6 0x9445 0x415 0x82ea 0x9423 0x41c 0x84ed 0x9404 0x427 0x86f1 0x93e6 0x42e 0x88f5 0x93c9 0x433 0x8af8 0x93ad 0x43d 0x8cfc 0x9391 0x43d 0x8eff 0x9376 0x43d 0x9103 0x935a 0x43d 0x9307 0x933a 0x43d 0x950a 0x9312 0x427 0x970e 0x92e2 0x410 0x9911 0x92af 0x403 0x9b15 0x9281 0x405 0x9d18 0x9258 0x412 0x9f1c 0x9231 0x421 0xa120 0x9204 0x435 0xa323 0x91c8 0x43c 0xa527 0x9181 0x443 0xa72a 0x9142 0x455 0xa92e 0x9102 0x46e 0xab32 0x90b1 0x483 0xad35 0x905a 0x493 0xaf39 0x901a 0x4ad 0xb13c 0x8ff9 0x4da 0xb340 0x8fde 0x518 0xb544 0x8fbf 0x579 0xb747 0x8f92 0x623 0xb94b 0x8f3b 0x76a 0xbb4e 0x8e55 0x9f8 0xbd52 0x8c8f 0x1452 0xbf56 0x8987 0x26a4 0xc159 0x81d3 0x2c2a 0xc35d 0x7227 0xbef 0xc560 0x70e4 0x8c4 0xc764 0x70e4 0x8c4>;
				battery0_profile_t3_num = <0x64>;
				battery0_profile_t3_col = <0x03>;
				battery0_profile_t3 = <0x00 0xae00 0x70f 0x245 0xad05 0x70f 0x48a 0xac57 0x708 0x5aa 0xac12 0x708 0x6cf 0xabc5 0x6ec 0x914 0xab46 0x6de 0xb59 0xaac7 0x6c9 0xd9e 0xaa4e 0x6c2 0xfe3 0xa9cf 0x6ad 0x1108 0xa992 0x6ae 0x1228 0xa950 0x69f 0x146c 0xa8ce 0x691 0x16b1 0xa845 0x68a 0x18f6 0xa7ba 0x675 0x1a18 0xa776 0x66b 0x1b3b 0xa72e 0x66e 0x1d7f 0xa69d 0x659 0x1fc4 0xa60e 0x660 0x2209 0xa579 0x64b 0x244d 0xa4eb 0x64b 0x2562 0xa49c 0x63e 0x2692 0xa456 0x644 0x28d7 0xa3c7 0x63e 0x2b1c 0xa335 0x63e 0x2d61 0xa2aa 0x637 0x2fa5 0xa21b 0x63e 0x30ca 0xa1d6 0x63e 0x31ea 0xa190 0x63d 0x342f 0xa107 0x644 0x3674 0xa07f 0x64b 0x38b9 0x9ffa 0x659 0x3afd 0x9f77 0x660 0x3c1e 0x9f42 0x681 0x3d42 0x9ef5 0x66e 0x3f87 0x9e79 0x67c 0x41cc 0x9dfd 0x698 0x4411 0x9d84 0x6a6 0x4538 0x9d44 0x698 0x4656 0x9d08 0x6ad 0x489b 0x9c93 0x6c2 0x4ae2 0x9c54 0x530 0x4d24 0x9c1d 0x7e7 0x4f69 0x9ba7 0x7e7 0x508c 0x9b28 0x7d9 0x51ae 0x9aa6 0x6b4 0x53f2 0x9a17 0x675 0x5637 0x9985 0x636 0x587c 0x98f7 0x5f1 0x5ac1 0x9878 0x5c0 0x5be0 0x983a 0x5a0 0x5d05 0x9805 0x5a4 0x5f4a 0x97a2 0x596 0x618f 0x9748 0x58f 0x63d3 0x96f4 0x58f 0x6618 0x96a7 0x58f 0x673e 0x968c 0x5a0 0x685d 0x965f 0x58f 0x6aa2 0x961b 0x596 0x6ce6 0x95dd 0x5a4 0x6f2b 0x959f 0x5a4 0x704e 0x9588 0x5b7 0x7170 0x9567 0x5b9 0x73b5 0x9532 0x5ce 0x75fa 0x94f8 0x5c7 0x783e 0x94c9 0x5dc 0x7a83 0x9497 0x5e3 0x7ba2 0x9484 0x5e4 0x7cc8 0x946c 0x5f1 0x7f0d 0x9444 0x605 0x8151 0x941b 0x613 0x8396 0x93f6 0x621 0x85db 0x93d4 0x62f 0x8700 0x93c6 0x63e 0x881f 0x93b5 0x644 0x8a64 0x9399 0x660 0x8ca9 0x937d 0x66e 0x8eed 0x9365 0x683 0x9010 0x9358 0x698 0x9132 0x934c 0x698 0x9377 0x9330 0x6a6 0x95bd 0x930b 0x6b4 0x9802 0x92dc 0x6bb 0x9a48 0x92a7 0x6c2 0x9b6e 0x9290 0x6db 0x9c8d 0x9276 0x6de 0x9ed3 0x923e 0x708 0xa118 0x9203 0x740 0xa35d 0x91bc 0x78c 0xa5a2 0x9168 0x7cb 0xa6c2 0x9146 0x800 0xa7e8 0x911e 0x83b 0xaa2d 0x90c4 0x8b1 0xac72 0x905a 0x959 0xaeb8 0x8ffa 0xa54 0xb0fd 0x8fb9 0xbf6 0xb220 0x8f98 0xa05 0xb342 0x8f7e 0xed3 0xb588 0x8f37 0x14df 0xb7cd 0x8a11 0x1c09 0xba12 0x84eb 0x22ca>;
				battery0_profile_t4_num = <0x64>;
				battery0_profile_t4_col = <0x03>;
				battery0_profile_t4 = <0x00 0xae2e 0xc20 0x245 0xad0e 0xc1c 0x48b 0xac4b 0xc1c 0x5aa 0xabfe 0xc1c 0x6d0 0xabb0 0xc16 0x915 0xab27 0xc03 0xb5a 0xaaa8 0xbf1 0xda0 0xaa29 0xbd8 0xec4 0xa9e2 0xbb8 0xfe5 0xa9aa 0xbb3 0x122a 0xa92b 0xb9a 0x146f 0xa8a9 0xb81 0x16b4 0xa823 0xb68 0x17d4 0xa7da 0xb54 0x18f9 0xa798 0xb43 0x1b3f 0xa70c 0xb31 0x1d84 0xa67e 0xb18 0x1fc9 0xa5ef 0xaff 0x220e 0xa55a 0xae0 0x2332 0xa514 0xadc 0x2454 0xa4cc 0xada 0x2699 0xa43d 0xac7 0x28df 0xa3ab 0xaae 0x2b24 0xa31d 0xaa8 0x2c42 0xa2da 0xab4 0x2d6a 0xa291 0xaa8 0x2fb0 0xa206 0xa9c 0x31f5 0xa17a 0xa95 0x343a 0xa0ef 0xa8f 0x355c 0xa096 0xa64 0x3680 0xa066 0xa96 0x38c6 0x9fe1 0xa96 0x3b0c 0x9f58 0xa8f 0x3d52 0x9ed6 0xa9c 0x3f98 0x9e54 0xa9c 0x40ba 0x9e0c 0xaa0 0x41dd 0x9dd2 0xaa8 0x4422 0x9d4d 0xa9c 0x4668 0x9ccd 0xa8f 0x48ad 0x9c4b 0xa8f 0x49d4 0x9c04 0xa78 0x4af2 0x9bc6 0xa77 0x4d38 0x9b3a 0xa51 0x4f7d 0x9aaf 0xa32 0x51c2 0x9a26 0xa07 0x52e4 0x99e8 0x9ec 0x5408 0x99a1 0x9d5 0x564e 0x991c 0x9bd 0x5893 0x98a6 0x98b 0x5ad8 0x9836 0x978 0x5d1d 0x97d0 0x96c 0x5e42 0x97a4 0x974 0x5f63 0x9770 0x978 0x61a8 0x9716 0x98b 0x63ee 0x96c2 0x985 0x6633 0x9678 0x98b 0x6752 0x965a 0x988 0x6878 0x9631 0x97f 0x6abe 0x95ed 0x99e 0x6d04 0x95ab 0x9bd 0x6f49 0x9570 0x9cf 0x706c 0x9556 0x9ec 0x718e 0x9536 0x9e8 0x73d4 0x94fb 0xa38 0x761a 0x94c9 0xa01 0x785f 0x9494 0xa83 0x7aa4 0x9469 0xa70 0x7bca 0x9452 0xa64 0x7ce9 0x943e 0xa77 0x7f2f 0x9415 0xb1e 0x8175 0x93f0 0xb0b 0x83ba 0x93d1 0xae6 0x84da 0x93bc 0xadc 0x8600 0x93b5 0xb0b 0x8846 0x9399 0xb6f 0x8a8b 0x9380 0xbf1 0x8cd1 0x9365 0xc48 0x8df4 0x9358 0xc58 0x8f17 0x934c 0xc67 0x915d 0x9330 0xc7f 0x93a2 0x9311 0xcbd 0x95e7 0x92ef 0xd1a 0x982d 0x92c3 0xd84 0x9952 0x92ae 0xdc0 0x9a72 0x9295 0xe06 0x9cb8 0x9263 0xe9b 0x9efd 0x9228 0xf36 0xa142 0x91e1 0x1009 0xa262 0x91be 0x1090 0xa388 0x9197 0x110d 0xa5cd 0x9146 0x126f 0xa812 0x90f2 0x1427 0xaa57 0x9092 0x1661 0xab7c 0x9088 0x17d4 0xac9c 0x9032 0x18c7 0xaee1 0x8fd2 0x1cd9 0xb127 0x8f85 0x26e0 0xb36d 0x8f3d 0x3223 0xb5b2 0x8a15 0x34e1 0xb6d0 0x84ed 0x2cd6>;
				battery1_profile_t0_num = <0x64>;
				battery1_profile_t0_col = <0x04>;
				battery1_profile_t0 = <0x00 0xadda 0x172 0x1bc 0x203 0xabe0 0x172 0x1bc 0x406 0xaa50 0x172 0x1bc 0x60a 0xaa25 0x172 0x1bc 0x80d 0xa9f0 0x172 0x1bc 0xa10 0xa9c2 0x171 0x1bb 0xc13 0xa988 0x16f 0x1b8 0xe17 0xa956 0x16f 0x1b8 0x101a 0xa927 0x179 0x1c4 0x121d 0xa8fb 0x179 0x1c4 0x1420 0xa8c2 0x176 0x1c1 0x1623 0xa860 0x178 0x1c3 0x1827 0xa7e7 0x17b 0x1c7 0x1a2a 0xa76e 0x17c 0x1c8 0x1c2d 0xa6f3 0x184 0x1d2 0x1e30 0xa674 0x182 0x1cf 0x2034 0xa5f7 0x184 0x1d2 0x2237 0xa578 0x184 0x1d2 0x243a 0xa4f9 0x186 0x1d4 0x263d 0xa47b 0x187 0x1d5 0x2840 0xa3fd 0x189 0x1d8 0x2a44 0xa383 0x191 0x1e1 0x2c47 0xa306 0x193 0x1e4 0x2e4a 0xa28c 0x194 0x1e5 0x304d 0xa213 0x195 0x1e6 0x3251 0xa19b 0x19b 0x1ed 0x3454 0xa125 0x1a0 0x1f3 0x3657 0xa0ad 0x1a0 0x1f3 0x385a 0xa03b 0x1a0 0x1f3 0x3a5d 0x9fca 0x1a8 0x1fd 0x3c61 0x9f59 0x1a5 0x1f9 0x3e64 0x9eeb 0x1a8 0x1fd 0x4067 0x9e7f 0x1b1 0x208 0x426a 0x9e16 0x1b8 0x210 0x446e 0x9dae 0x1ba 0x212 0x4671 0x9d49 0x1c4 0x21e 0x4874 0x9ce7 0x1cc 0x228 0x4a77 0x9c86 0x1db 0x23a 0x4c7a 0x9c27 0x1e9 0x24b 0x4e7e 0x9bc8 0x1f7 0x25c 0x5081 0x9b67 0x208 0x270 0x5284 0x9b05 0x21c 0x288 0x5487 0x9a98 0x229 0x298 0x568b 0x99ff 0x1f4 0x258 0x588e 0x9967 0x1bf 0x218 0x5a91 0x98eb 0x1a6 0x1fa 0x5c94 0x9887 0x19a 0x1ec 0x5e97 0x9834 0x192 0x1e2 0x609b 0x97ec 0x196 0x1e7 0x629e 0x97a6 0x194 0x1e5 0x64a1 0x9763 0x194 0x1e5 0x66a4 0x9723 0x190 0x1e0 0x68a8 0x96e7 0x193 0x1e4 0x6aab 0x96af 0x19a 0x1ec 0x6cae 0x9677 0x1a0 0x1f3 0x6eb1 0x9641 0x1a0 0x1f3 0x70b4 0x960f 0x1a0 0x1f3 0x72b8 0x95dd 0x1a0 0x1f3 0x74bb 0x95ae 0x1a4 0x1f8 0x76be 0x9580 0x1a8 0x1fd 0x78c1 0x9554 0x1aa 0x1ff 0x7ac5 0x952a 0x1ac 0x202 0x7cc8 0x9500 0x1ad 0x203 0x7ecb 0x94da 0x1b8 0x210 0x80ce 0x94b7 0x1c5 0x220 0x82d1 0x9490 0x1c6 0x221 0x84d5 0x946b 0x1cb 0x227 0x86d8 0x9446 0x1d2 0x22f 0x88db 0x9417 0x1cd 0x229 0x8ade 0x93d4 0x1b5 0x20c 0x8ce2 0x9378 0x195 0x1e6 0x8ee5 0x932d 0x196 0x1e7 0x90e8 0x92f4 0x19d 0x1f0 0x92eb 0x92c2 0x1a5 0x1f9 0x94ee 0x928e 0x1a6 0x1fa 0x96f2 0x9257 0x1a0 0x1f3 0x98f5 0x9222 0x1a0 0x1f3 0x9af8 0x91f8 0x1a0 0x1f3 0x9cfb 0x91ce 0x1aa 0x1ff 0x9eff 0x919e 0x1a8 0x1fd 0xa102 0x9163 0x1a8 0x1fd 0xa305 0x911f 0x1a7 0x1fc 0xa508 0x90d9 0x1a5 0x1f9 0xa70b 0x909c 0x1ac 0x202 0xa90f 0x9051 0x1ac 0x202 0xab12 0x9001 0x1a2 0x1f6 0xad15 0x8fe0 0x19a 0x1ec 0xaf18 0x8fd1 0x19f 0x1f2 0xb11c 0x8fc4 0x1ab 0x200 0xb31f 0x8fb4 0x1b8 0x210 0xb522 0x8f97 0x1ce 0x22a 0xb725 0x8f4d 0x1f3 0x257 0xb928 0x8e2c 0x1d8 0x236 0xbb2c 0x8c76 0x1e9 0x24b 0xbd2f 0x8a35 0x215 0x280 0xbf32 0x8732 0x262 0x2dc 0xc135 0x82c3 0x340 0x3e6 0xc339 0x7b74 0x6c3 0x81d 0xc53c 0x6e9f 0x322 0x3c2 0xc73f 0x6e58 0x270 0x2ed>;
				battery1_profile_t1_num = <0x64>;
				battery1_profile_t1_col = <0x04>;
				battery1_profile_t1 = <0x00 0xae5a 0x2e6 0x37a 0x203 0xad99 0x2e6 0x37a 0x406 0xad04 0x2e8 0x37d 0x60a 0xac81 0x2da 0x36c 0x80d 0xac0b 0x2c9 0x358 0xa10 0xab9d 0x2c1 0x34e 0xc13 0xab32 0x2c0 0x34d 0xe17 0xaac4 0x2ba 0x346 0x101a 0xaa5a 0x2ba 0x346 0x121d 0xa9eb 0x2b9 0x344 0x1420 0xa97b 0x2b5 0x340 0x1623 0xa906 0x2af 0x338 0x1827 0xa88f 0x2ad 0x336 0x1a2a 0xa819 0x2b3 0x33d 0x1c2d 0xa79e 0x2b9 0x344 0x1e30 0xa720 0x2b9 0x344 0x2034 0xa6a1 0x2b4 0x33e 0x2237 0xa621 0x2ad 0x336 0x243a 0xa5a1 0x2ae 0x337 0x263d 0xa521 0x2b2 0x33c 0x2840 0xa4a2 0x2b5 0x340 0x2a44 0xa427 0x2c1 0x34e 0x2c47 0xa3a7 0x2ba 0x346 0x2e4a 0xa32a 0x2bf 0x34c 0x304d 0xa2ae 0x2c6 0x354 0x3251 0xa234 0x2c5 0x353 0x3454 0xa1ba 0x2c4 0x352 0x3657 0xa143 0x2cc 0x35b 0x385a 0xa0ce 0x2da 0x36c 0x3a5d 0xa058 0x2df 0x372 0x3c61 0x9fe5 0x2df 0x372 0x3e64 0x9f77 0x2eb 0x380 0x4067 0x9f09 0x2f8 0x390 0x426a 0x9e9c 0x302 0x39c 0x446e 0x9e30 0x30b 0x3a7 0x4671 0x9dc8 0x319 0x3b8 0x4874 0x9d60 0x32e 0x3d1 0x4a77 0x9cfd 0x342 0x3e9 0x4c7a 0x9c98 0x355 0x400 0x4e7e 0x9c35 0x36e 0x41e 0x5081 0x9bd1 0x386 0x43a 0x5284 0x9b6b 0x399 0x451 0x5487 0x9b01 0x3a9 0x464 0x568b 0x9a8c 0x3a2 0x45c 0x588e 0x99fc 0x35a 0x406 0x5a91 0x996a 0x30c 0x3a8 0x5c94 0x98ec 0x2d1 0x361 0x5e97 0x9885 0x2b6 0x341 0x609b 0x982f 0x2b2 0x33c 0x629e 0x97e3 0x2b1 0x33b 0x64a1 0x979a 0x2a8 0x330 0x66a4 0x9758 0x2aa 0x332 0x68a8 0x971a 0x2aa 0x332 0x6aab 0x96de 0x2a9 0x331 0x6cae 0x96a5 0x2a5 0x32c 0x6eb1 0x966e 0x2a4 0x32b 0x70b4 0x9639 0x2aa 0x332 0x72b8 0x9607 0x2a8 0x330 0x74bb 0x95da 0x2b8 0x343 0x76be 0x95ac 0x2b9 0x344 0x78c1 0x957f 0x2b9 0x344 0x7ac5 0x9556 0x2c4 0x352 0x7cc8 0x9530 0x2d0 0x360 0x7ecb 0x9508 0x2d1 0x361 0x80ce 0x94e3 0x2d8 0x36a 0x82d1 0x94be 0x2e1 0x374 0x84d5 0x949d 0x2eb 0x380 0x86d8 0x947b 0x2f4 0x38b 0x88db 0x945a 0x2f8 0x390 0x8ade 0x9437 0x2f7 0x38f 0x8ce2 0x940d 0x2f1 0x388 0x8ee5 0x93e0 0x2e0 0x373 0x90e8 0x93b0 0x2d1 0x361 0x92eb 0x937d 0x2c4 0x352 0x94ee 0x9349 0x2b2 0x33c 0x96f2 0x9315 0x2ab 0x334 0x98f5 0x92e4 0x2ad 0x336 0x9af8 0x92b8 0x2b2 0x33c 0x9cfb 0x928e 0x2b3 0x33d 0x9eff 0x9268 0x2b9 0x344 0xa102 0x9239 0x2c0 0x34d 0xa305 0x91fc 0x2bc 0x348 0xa508 0x91b9 0x2ba 0x346 0xa70b 0x917a 0x2bc 0x348 0xa90f 0x913d 0x2c1 0x34e 0xab12 0x90f3 0x2c0 0x34d 0xad15 0x9098 0x2ba 0x346 0xaf18 0x9076 0x2b3 0x33d 0xb11c 0x9066 0x2be 0x34a 0xb31f 0x905a 0x2cf 0x35f 0xb522 0x9048 0x2db 0x36d 0xb725 0x902c 0x2ee 0x384 0xb928 0x8fee 0x315 0x3b3 0xbb2c 0x8f29 0x30f 0x3ac 0xbd2f 0x8d6b 0x31d 0x3bc 0xbf32 0x8b25 0x345 0x3ec 0xc135 0x8810 0x39c 0x455 0xc339 0x8361 0x491 0x57b 0xc53c 0x7b33 0x67a 0x7c6 0xc73f 0x6f7c 0x54b 0x65a>;
				battery1_profile_t2_num = <0x64>;
				battery1_profile_t2_col = <0x03>;
				battery1_profile_t2 = <0x00 0xae28 0x4fb 0x203 0xad63 0x4fb 0x406 0xacd2 0x4f9 0x60a 0xac5a 0x4ec 0x80d 0xabed 0x4dc 0xa10 0xab84 0x4cd 0xc13 0xab1c 0x4ba 0xe17 0xaab4 0x4b2 0x101a 0xaa4a 0x4a5 0x121d 0xa9de 0x49a 0x1420 0xa971 0x497 0x1623 0xa900 0x490 0x1827 0xa889 0x484 0x1a2a 0xa80f 0x47a 0x1c2d 0xa796 0x475 0x1e30 0xa71a 0x475 0x2034 0xa69b 0x46a 0x2237 0xa61d 0x467 0x243a 0xa59d 0x467 0x263d 0xa51c 0x466 0x2840 0xa49f 0x466 0x2a44 0xa421 0x466 0x2c47 0xa3a3 0x466 0x2e4a 0xa325 0x466 0x304d 0xa2aa 0x469 0x3251 0xa231 0x46f 0x3454 0xa1b7 0x476 0x3657 0xa13e 0x479 0x385a 0xa0c9 0x481 0x3a5d 0xa054 0x489 0x3c61 0x9fe2 0x49b 0x3e64 0x9f71 0x4a8 0x4067 0x9f02 0x4b3 0x426a 0x9e94 0x4c4 0x446e 0x9e28 0x4d7 0x4671 0x9dbf 0x4ec 0x4874 0x9d5a 0x508 0x4a77 0x9cf6 0x521 0x4c7a 0x9c91 0x538 0x4e7e 0x9c2d 0x552 0x5081 0x9bc7 0x56a 0x5284 0x9b5c 0x571 0x5487 0x9ae7 0x567 0x568b 0x9a59 0x520 0x588e 0x99c7 0x4c6 0x5a91 0x9942 0x47e 0x5c94 0x98cc 0x44a 0x5e97 0x9866 0x428 0x609b 0x9812 0x424 0x629e 0x97c4 0x41c 0x64a1 0x977d 0x41c 0x66a4 0x973c 0x41c 0x68a8 0x96fc 0x41c 0x6aab 0x96bf 0x41b 0x6cae 0x9684 0x41b 0x6eb1 0x964c 0x421 0x70b4 0x9619 0x42b 0x72b8 0x95e7 0x430 0x74bb 0x95b4 0x434 0x76be 0x9585 0x43a 0x78c1 0x9558 0x443 0x7ac5 0x952e 0x44b 0x7cc8 0x9505 0x44e 0x7ecb 0x94df 0x459 0x80ce 0x94ba 0x463 0x82d1 0x9496 0x46e 0x84d5 0x9473 0x475 0x86d8 0x9452 0x47f 0x88db 0x9433 0x48a 0x8ade 0x9412 0x48b 0x8ce2 0x93f4 0x496 0x8ee5 0x93d3 0x494 0x90e8 0x93b1 0x48d 0x92eb 0x938b 0x484 0x94ee 0x935f 0x475 0x96f2 0x932f 0x461 0x98f5 0x92fc 0x454 0x9af8 0x92d0 0x45c 0x9cfb 0x92a7 0x45c 0x9eff 0x927e 0x469 0xa102 0x924f 0x474 0xa305 0x9213 0x479 0xa508 0x91cf 0x47f 0xa70b 0x918e 0x48c 0xa90f 0x9153 0x4a1 0xab12 0x9101 0x4ad 0xad15 0x90aa 0x4ad 0xaf18 0x9075 0x4ba 0xb11c 0x905b 0x4d5 0xb31f 0x9046 0x4f7 0xb522 0x9031 0x523 0xb725 0x9014 0x565 0xb928 0x8fd7 0x5c8 0xbb2c 0x8f0f 0x61d 0xbd2f 0x8d89 0x671 0xbf32 0x8b4f 0x71c 0xc135 0x8852 0x8bd 0xc339 0x8406 0xd8c 0xc53c 0x7c5b 0x22f2 0xc73f 0x7102 0x918>;
				battery1_profile_t3_num = <0x64>;
				battery1_profile_t3_col = <0x04>;
				battery1_profile_t3 = <0x00 0xad70 0x8fe 0x535 0x244 0xacb2 0x8ff 0x535 0x492 0xabfe 0x8f6 0x52e 0x5b4 0xabb8 0x8e5 0x51e 0x6d6 0xab72 0x8d0 0x520 0x91a 0xaadc 0x8bb 0x512 0xb68 0xaa64 0x8a7 0x504 0xdac 0xa9d8 0x897 0x4f9 0xece 0xa992 0x880 0x4ec 0xff0 0xa956 0x873 0x4e9 0x123e 0xa8b6 0x863 0x4e2 0x1482 0xa848 0x856 0x4d6 0x16d0 0xa7b2 0x84a 0x4d0 0x1914 0xa73a 0x838 0x4c2 0x1a36 0xa6f4 0x832 0x4c0 0x1b58 0xa6b8 0x823 0x4bf 0x1da6 0xa640 0x817 0x4b4 0x1fea 0xa5d2 0x80d 0x4ad 0x222e 0xa55a 0x802 0x4a6 0x247c 0xa4e2 0x7f8 0x49f 0x259e 0xa4ba 0x7ef 0x498 0x26c0 0xa488 0x7ef 0x498 0x2904 0xa410 0x7e5 0x498 0x2b52 0xa3a2 0x7ed 0x491 0x2d96 0xa316 0x7ef 0x49a 0x2eb8 0xa2d0 0x7f0 0x497 0x2fda 0xa280 0x7f7 0x496 0x3228 0xa1f4 0x7fe 0x49b 0x346c 0xa168 0x813 0x49f 0x36b0 0xa0dc 0x814 0x4ad 0x38fe 0xa050 0x820 0x4ad 0x3a20 0xa00a 0x830 0x4b0 0x3b42 0x9fce 0x842 0x4b8 0x3d90 0x9f4c 0x857 0x4c2 0x3fd4 0x9ec0 0x86d 0x4d0 0x4218 0x9e48 0x884 0x4df 0x4466 0x9dc6 0x892 0x4ef 0x4588 0x9d80 0x8ad 0x4ec 0x46aa 0x9d44 0x8bf 0x4f7 0x48ee 0x9ccc 0x8c7 0x50d 0x4b3c 0x9c54 0x8c6 0x514 0x4d80 0x9bd2 0x8b3 0x517 0x4ea2 0x9b8c 0x883 0x514 0x4fc4 0x9b46 0x83d 0x50d 0x5212 0x9ab0 0x7f0 0x4ed 0x5456 0x9a10 0x7b4 0x4bd 0x569a 0x997a 0x78b 0x488 0x58e8 0x98ee 0x773 0x466 0x5a0a 0x98b2 0x76e 0x456 0x5b2c 0x9876 0x769 0x451 0x5d70 0x9808 0x768 0x44d 0x5fbe 0x97ae 0x76a 0x44a 0x6202 0x975e 0x770 0x44a 0x6450 0x9704 0x778 0x44c 0x6572 0x96e6 0x782 0x44c 0x6694 0x96be 0x78f 0x451 0x68d8 0x9678 0x79c 0x456 0x6b26 0x9632 0x7a9 0x45f 0x6d6a 0x95f6 0x7b2 0x468 0x6e8c 0x95d8 0x7c0 0x460 0x6fae 0x95ba 0x7d3 0x471 0x71fc 0x957e 0x7e5 0x476 0x7440 0x954c 0x7f7 0x482 0x7684 0x951a 0x807 0x48f 0x78d2 0x94e8 0x811 0x49b 0x79f4 0x94ca 0x826 0x497 0x7b16 0x94b6 0x839 0x4a6 0x7d5a 0x948e 0x84b 0x4ad 0x7fa8 0x9466 0x85e 0x4bd 0x81ec 0x943e 0x86b 0x4c8 0x843a 0x9416 0x87e 0x4d6 0x855c 0x940c 0x890 0x4ce 0x867e 0x93f8 0x8a8 0x4df 0x88c2 0x93da 0x8b9 0x4eb 0x8b10 0x93bc 0x8bf 0x4f7 0x8d54 0x939e 0x8c2 0x509 0x8e76 0x9394 0x8cd 0x505 0x8f98 0x9380 0x8dd 0x510 0x91e6 0x934e 0x900 0x510 0x942a 0x931c 0x921 0x517 0x966e 0x92ea 0x949 0x522 0x98bc 0x92b8 0x97d 0x53b 0x99de 0x929a 0x9b9 0x53c 0x9b00 0x927c 0x9fd 0x550 0x9d44 0x9240 0xa56 0x570 0x9f92 0x91f0 0xab6 0x597 0xa1d6 0x9196 0xb23 0x5c3 0xa41a 0x9146 0xbb4 0x5ff 0xa5a0 0x9114 0xc7c 0x60e 0xa668 0x90e2 0xd88 0x641 0xa8ac 0x907e 0xeef 0x68d 0xaafa 0x9038 0x10d3 0x6fe 0xad3e 0x9006 0x13aa 0x7a1 0xae60 0x8ff2 0x17d6 0x7e4 0xaf82 0x8fde 0x1f9c 0x88b 0xb1d0 0x8fac 0x2e1b 0x9d2 0xb658 0x8e6c 0x3af6 0xee3 0xb8a6 0x8c46 0x377b 0x15a3 0xbaea 0x8912 0x3222 0x239a 0xbcb6 0x853e 0x3222 0x2286>;
				battery1_profile_t4_num = <0x64>;
				battery1_profile_t4_col = <0x04>;
				battery1_profile_t4 = <0x00 0xabae 0xddd 0x91a 0x23a 0xab7c 0xddd 0x91a 0x474 0xab5e 0xdca 0x910 0x596 0xab2c 0xdb0 0x906 0x6ae 0xaaf0 0xd96 0x8fc 0x8f2 0xaa78 0xd7c 0x8e8 0xb2c 0xaa00 0xd65 0x8d4 0xd66 0xa988 0xd46 0x8b6 0xfa0 0xa91a 0xd2c 0x8a2 0x10c2 0xa8f2 0xd1b 0x8a2 0x11da 0xa8c0 0xd04 0x898 0x1414 0xa848 0xced 0x884 0x1658 0xa7b2 0xcd7 0x87a 0x1892 0xa73a 0xcbf 0x866 0x19b4 0xa712 0xca3 0x85c 0x1acc 0xa6ea 0xc8f 0x852 0x1d06 0xa640 0xc7f 0x83e 0x1f40 0xa5c8 0xc6e 0x834 0x217a 0xa55a 0xc5c 0x82a 0x23b4 0xa50a 0xc4f 0x816 0x24d6 0xa4ba 0xc4a 0x816 0x25f8 0xa474 0xc40 0x816 0x2832 0xa3d4 0xc36 0x80c 0x2a6c 0xa35c 0xc32 0x80c 0x2ca6 0xa2d0 0xc30 0x802 0x2ee0 0xa244 0xc2d 0x802 0x3002 0xa1f4 0xc2a 0x802 0x311a 0xa1ae 0xc2f 0x802 0x3354 0xa122 0xc35 0x802 0x3598 0xa096 0xc35 0x80c 0x37d2 0xa00a 0xc3e 0x80c 0x38f4 0x9fc4 0xc49 0x80c 0x3a0c 0x9f88 0xc50 0x80c 0x3c46 0x9f06 0xc55 0x816 0x3e80 0x9e7a 0xc58 0x820 0x40ba 0x9df8 0xc60 0x820 0x42fe 0x9d6c 0xc66 0x820 0x4420 0x9d26 0xc61 0x820 0x4538 0x9cea 0xc4f 0x82a 0x4772 0x9c5e 0xc35 0x820 0x49ac 0x9bd2 0xc1a 0x80c 0x4be6 0x9b3c 0xbfd 0x7f8 0x4e20 0x9aa6 0xbda 0x7e4 0x4f42 0x9a56 0xbbe 0x7d0 0x505a 0x9a10 0xba9 0x7c6 0x529e 0x9984 0xb98 0x7b2 0x54d8 0x9902 0xb8d 0x7a8 0x5712 0x988a 0xb8b 0x79e 0x5834 0x9858 0xb8c 0x79e 0x594c 0x9826 0xb93 0x794 0x5b86 0x97b8 0xb9c 0x794 0x5dc0 0x9768 0xbaa 0x79e 0x5ffa 0x970e 0xbba 0x7a8 0x623e 0x96be 0xbca 0x7b2 0x6360 0x96a0 0xbdc 0x7b2 0x6478 0x9678 0xbf0 0x7bc 0x66b2 0x9628 0xc08 0x7c6 0x68ec 0x95ec 0xc21 0x7da 0x6b26 0x95a6 0xc39 0x7ee 0x6d60 0x9574 0xc50 0x802 0x6e82 0x9556 0xc6b 0x802 0x6f9a 0x9538 0xc89 0x80c 0x71de 0x9506 0xca1 0x820 0x7418 0x94d4 0xcb9 0x83e 0x7652 0x94a2 0xcdb 0x848 0x788c 0x947a 0xd03 0x85c 0x79ae 0x9466 0xd2a 0x866 0x7ac6 0x9452 0xd52 0x87a 0x7d00 0x9434 0xd80 0x898 0x7f3a 0x9416 0xdb5 0x8b6 0x817e 0x93f8 0xde5 0x8d4 0x82a0 0x93ee 0xe24 0x8e8 0x83b8 0x93da 0xe5a 0x8fc 0x85f2 0x93c6 0xe99 0x924 0x882c 0x93a8 0xedf 0x956 0x8a66 0x938a 0xf28 0x97e 0x8ca0 0x9362 0xf7d 0x9b0 0x8dc2 0x934e 0xfd7 0x9c4 0x8eda 0x933a 0x103e 0x9ec 0x911e 0x9308 0x10b9 0xa28 0x9358 0x92d6 0x1149 0xa6e 0x9592 0x929a 0x11e6 0xabe 0x97cc 0x9254 0x1292 0xb22 0x98ee 0x9236 0x1361 0xb54 0x9a06 0x920e 0x1446 0xb9a 0x9c40 0x91b4 0x154c 0xc12 0x9e7a 0x915a 0x168e 0xcb2 0xa0be 0x9100 0x1821 0xd5c 0xa1e0 0x90ce 0x1a25 0xdac 0xa2f8 0x909c 0x1ccb 0xe2e 0xa532 0x9042 0x2066 0xf32 0xa76c 0x8ffc 0x25d3 0x1086 0xa9a6 0x8fc0 0x2da9 0x125c 0xabe0 0x8f84 0x3959 0x14fa 0xad02 0x8f66 0x3b12 0x1702 0xae1a 0x8f48 0x365c 0x191e 0xb05e 0x8ee4 0x2ebb 0x1f4a 0xb266 0x8e12 0x29f0 0x285a 0xb4b4 0x8c00 0x29f0 0x25bc 0xb6e4 0x8836 0x29f0 0x2116>;
				g_PMIC_MIN_VOL_row = <0x04>;
				g_PMIC_MIN_VOL_col = <0x0a>;
				g_PMIC_MIN_VOL = <0x82dc 0x82dc 0x82dc 0x82dc 0x82dc 0x80e8 0x80e8 0x80e8 0x82dc 0x82dc 0x82dc 0x82dc 0x7dc8 0x7dc8 0x7dc8 0x7dc8 0x7918 0x7dc8 0x7918 0x7918 0x7b0c 0x7b0c 0x7b0c 0x7b0c 0x7918 0x7918 0x7918 0x7918 0x7918 0x7918 0x7918 0x7918 0x7918 0x7918 0x7918 0x7918 0x7918 0x7918 0x7918 0x79e0>;
				g_PON_SYS_IBOOT_row = <0x04>;
				g_PON_SYS_IBOOT_col = <0x0a>;
				g_PON_SYS_IBOOT = <0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388>;
				g_QMAX_SYS_VOL_row = <0x04>;
				g_QMAX_SYS_VOL_col = <0x0a>;
				g_QMAX_SYS_VOL = <0x82dc 0x8886 0x8886 0x8886 0x82dc 0x8886 0x8886 0x8886 0x85ca 0x85ca 0x85ca 0x85ca 0x85ca 0x7dc8 0x85ca 0x85ca 0x7fee 0x7dc8 0x85ca 0x85ca 0x7ef4 0x7ef4 0x7ef4 0x7ef4 0x8020 0x8020 0x8020 0x8020 0x8020 0x8020 0x8020 0x8020 0x8020 0x8020 0x8020 0x8020 0x8020 0x8020 0x8020 0x8020>;
				g_FG_PSEUDO100_row = <0x04>;
				g_FG_PSEUDO100_col = <0x0a>;
				g_FG_PSEUDO100 = <0x61 0x61 0x64 0x64 0x61 0x61 0x64 0x64 0x62 0x61 0x64 0x64 0x62 0x61 0x64 0x64 0x5f 0x61 0x64 0x64 0x5f 0x61 0x64 0x64 0x5f 0x64 0x64 0x64 0x5f 0x64 0x64 0x64 0x5f 0x64 0x64 0x64 0x5f 0x64 0x64 0x64>;
				g_FG_charge_PSEUDO100_row = <0x04>;
				g_FG_charge_PSEUDO100_col = <0x0a>;
				g_FG_charge_PSEUDO100 = <0x64 0x59 0x4f 0x45 0x63 0x58 0x4e 0x44 0x62 0x57 0x4d 0x43 0x61 0x56 0x4c 0x42 0x60 0x55 0x4b 0x41 0x5f 0x54 0x4a 0x40 0x5e 0x53 0x49 0x3f 0x5d 0x52 0x48 0x3e 0x5c 0x51 0x47 0x3d 0x5b 0x50 0x46 0x3c>;
				phandle = <0xb2>;
			};

			mt6359keys {
				compatible = "mediatek,mt6359p-keys";
				mediatek,long-press-mode = <0x01>;
				power-off-time-sec = <0x00>;
				phandle = <0x18d>;

				power {
					linux,keycodes = <0x74>;
					wakeup-source;
				};

				home {
					linux,keycodes = <0x73>;
				};
			};

			mt6359codec {
				compatible = "mediatek,mt6359p-sound";
				mediatek,mic-type-0 = <0x03>;
				mediatek,mic-type-1 = <0x03>;
				mediatek,mic-type-2 = <0x03>;
				io-channels = <0x6b 0x0c>;
				io-channel-names = "pmic_hpofs_cal";
				nvmem = <0xa0>;
				nvmem-names = "pmic-hp-efuse";
				phandle = <0x18e>;
			};

			mt6359p_clock_buffer {
				compatible = "mediatek,clock_buffer";
				mediatek,xo-mode-num = <0x04>;
				mediatek,xo-buf-support = <0x01 0x01 0x01 0x01 0x00 0x00 0x01>;
				mediatek,xo-buf-allow-control = <0x00 0x01 0x01 0x01 0x00 0x00 0x01>;
				mediatek,xo-buf-name = "XO_SOC\0XO_WCN\0XO_NFC\0XO_CEL\0NAN\0NAN\0XO_EXT";
				mediatek,bblpm-support;
				mediatek,hwbblpm-support;
				mediatek,xo-voter-support;
				mediatek,dcxo-de-sense-support;
				mediatek,dcxo-impedance-support;
				mediatek,clkbuf-pmic-central-base;
				mediatek,pmrc-en-support;
				mediatek,enable;
				clkbuf_ctl = <0xa4>;
				phandle = <0x18f>;
			};

			mtk_dynamic_loading_throttling {
				compatible = "mediatek,mt6359p-dynamic_loading_throttling";
				uvlo-level = <0xa28>;
				io-channels = <0x6b 0x0f 0x6b 0x10 0x6b 0x00>;
				io-channel-names = "pmic_ptim\0pmic_imix_r\0pmic_batadc";
				phandle = <0x190>;
			};

			pmic_lbat_service {
				compatible = "mediatek,mt6359p-lbat_service";
				phandle = <0x191>;
			};

			mtk_battery_oc_throttling {
				compatible = "mediatek,mt6359p-battery_oc_throttling";
				oc-thd-h = <0x1a90>;
				oc-thd-l = <0x1f40>;
				phandle = <0x192>;
			};
		};
	};

	srclken-rc@1000f800 {
		compatible = "mediatek,srclken-rc";
		reg = <0x00 0x1000f800 0x00 0x100 0x00 0x1000f900 0x00 0x1f0>;
		mediatek,subsys-ctl = "suspend\0rf\0deep_idle\0rsv\0gps\0bt\0wifi\0conn_mcu\0co-ant\0nfc\0ufs\0scp\0rsv";
		suspend-ctl = "XO_SOC";
		rf-ctl = "XO_WCN";
		deep_idle-ctl = "XO_SOC";
		gps-ctl = "XO_CEL";
		bt-ctl = "XO_WCN";
		wifi-ctl = "XO_WCN";
		conn_mcu-ctl = "XO_WCN";
		nfc-ctl = "XO_NFC";
		mediatek,enable;
		phandle = <0xa6>;
	};

	clock_buffer_ctrl {
		compatible = "mediatek,clock_buffer_ctrl";
		mediatek,xo-buf-hwbblpm-mask = <0x01 0x00 0x00 0x00 0x00 0x00 0x00>;
		mediatek,xo-buf-hwbblpm-bypass = <0x00 0x00 0x00 0x00 0x00 0x00 0x00>;
		pmif = <0xa5 0x00>;
		srclken_rc = <0xa6>;
		mediatek,enable;
		phandle = <0xa4>;
	};

	pwraphal@10026000 {
		compatible = "mediatek,pwraph";
		mediatek,pwrap-regmap = <0xa5>;
		phandle = <0x193>;
	};

	pwrap_mpu@10026000 {
		compatible = "mediatek,pwrap_mpu";
		reg = <0x00 0x10026000 0x00 0x1000>;
	};

	spmi@10027000 {
		compatible = "mediatek,mt6833-spmi";
		reg = <0x00 0x10027000 0x00 0x8ff 0x00 0x10027900 0x00 0x500 0x00 0x10029000 0x00 0x100>;
		reg-names = "pmif\0pmifmpu\0spmimst";
		interrupts = <0x00 0xdd 0x04 0x00>;
		interrupt-names = "pmif_irq";
		irq_event_en = <0x00 0x00 0x00 0x00 0x00>;
		clocks = <0x02 0x01 0x02 0x00 0x15 0x1a 0x15 0xad 0x15 0xa1 0x15 0x33 0x15 0xa1 0x15 0xad>;
		clock-names = "pmif_sys_ck\0pmif_tmr_ck\0pmif_clk_mux\0pmif_clk_osc_d10\0pmif_clk26m\0spmimst_clk_mux\0spmimst_clk26m\0spmimst_clk_osc_d10";
		swinf_ch_start = <0x04>;
		ap_swinf_no = <0x02>;
		#address-cells = <0x02>;
		#size-cells = <0x00>;
		phandle = <0x194>;

		mt6315@3 {
			compatible = "mediatek,mt6315\0mtk,spmi-pmic";
			reg = <0x03 0x00 0x0b 0x01>;
			phandle = <0x195>;

			extbuck_debug {
				compatible = "mediatek,extbuck-debug";
			};

			mt6315_3_regulator {
				compatible = "mediatek,mt6315_3-regulator";
				buck-size = <0x03>;
				buck1-modeset-mask = <0x03>;
				phandle = <0x196>;

				3_vbuck1 {
					regulator-compatible = "vbuck1";
					regulator-name = "3_vbuck1";
					regulator-min-microvolt = <0x493e0>;
					regulator-max-microvolt = <0x123716>;
					regulator-enable-ramp-delay = <0x100>;
					regulator-allowed-modes = <0x00 0x01 0x02>;
					regulator-always-on;
					phandle = <0x50>;
				};

				3_vbuck3 {
					regulator-compatible = "vbuck3";
					regulator-name = "3_vbuck3";
					regulator-min-microvolt = <0x123716>;
					regulator-max-microvolt = <0x123716>;
					regulator-enable-ramp-delay = <0x100>;
					regulator-allowed-modes = <0x00 0x01 0x02>;
					regulator-always-on;
					regulator-boot-on;
					phandle = <0x197>;
				};

				3_vbuck4 {
					regulator-compatible = "vbuck4";
					regulator-name = "3_vbuck4";
					regulator-min-microvolt = <0x493e0>;
					regulator-max-microvolt = <0x123716>;
					regulator-enable-ramp-delay = <0x100>;
					regulator-allowed-modes = <0x00 0x01 0x02>;
					regulator-always-on;
					phandle = <0x51>;
				};
			};
		};
	};

	iommu@14017000 {
		compatible = "mediatek,common-disp-iommu-bank1";
		mediatek,bank-id = <0x01>;
		reg = <0x00 0x14017000 0x00 0x1000>;
		interrupts = <0x00 0x110 0x04 0x00>;
		phandle = <0xa7>;
	};

	iommu@14018000 {
		compatible = "mediatek,common-disp-iommu-bank2";
		mediatek,bank-id = <0x02>;
		reg = <0x00 0x14018000 0x00 0x1000>;
		interrupts = <0x00 0x111 0x04 0x00>;
		phandle = <0xa8>;
	};

	iommu@14019000 {
		compatible = "mediatek,common-disp-iommu-bank3";
		mediatek,bank-id = <0x03>;
		reg = <0x00 0x14019000 0x00 0x1000>;
		interrupts = <0x00 0x112 0x04 0x00>;
		phandle = <0xa9>;
	};

	iommu@1401a000 {
		compatible = "mediatek,common-disp-iommu-bank4";
		mediatek,bank-id = <0x04>;
		reg = <0x00 0x1401a000 0x00 0x1000>;
		interrupts = <0x00 0x113 0x04 0x00>;
		phandle = <0xaa>;
	};

	iommu@14016000 {
		compatible = "mediatek,mt6833-m4u";
		reg = <0x00 0x14016000 0x00 0x1000>;
		interrupts = <0x00 0x10f 0x04 0x00>;
		mediatek,larbs = <0x79 0x7a 0x7b 0x7c 0x7d 0x7e 0x82 0x38 0x39 0x3a 0x3b 0x7f 0x80>;
		mediatek,iommu_banks = <0xa7 0xa8 0xa9 0xaa>;
		power-domains = <0x04 0x0b>;
		clocks = <0x0d 0x13>;
		clock-names = "bclk";
		#iommu-cells = <0x01>;
		phandle = <0x37>;
	};

	iommu_test {
		compatible = "mediatek,ktf-iommu-test";
		iommus = <0x37 0x00>;
	};

	mtk_iommu_debug {
		compatible = "mediatek,mt6833-iommu-debug";
	};

	mtk_iommu_test_dmaheap_normal {
		compatible = "mediatek,dmaheap-normal";
		iommus = <0x37 0x00>;
	};

	mtk_iommu_test_dmaheap_secure {
		compatible = "mediatek,dmaheap-sec-normal-region";
		dma-ranges = <0x00 0x00 0x00 0x00 0x04 0x00>;
		iommus = <0x37 0x00>;
	};

	mtk_iommu_test0 {
		compatible = "mediatek,iommu-test-dom0";
		dma-ranges = <0x00 0x00 0x00 0x00 0x04 0x00>;
		iommus = <0x37 0x00>;
	};

	mtk_iommu_test1 {
		compatible = "mediatek,iommu-test-dom1";
		dma-ranges = <0x00 0x00 0x00 0x00 0x04 0x00>;
		iommus = <0x37 0x10080>;
	};

	mtk_iommu_test2 {
		compatible = "mediatek,iommu-test-dom2";
		dma-ranges = <0x00 0x00 0x00 0x00 0x04 0x00>;
		iommus = <0x37 0x20040>;
	};

	mtk_iommu_pseudo {
		compatible = "mediatek,mt6833-iommu-pseudo";
		mediatek,larbs = <0x79 0x7a 0x7b 0x7c 0x7d 0x7e 0x82 0x38 0x39 0x3a 0x3b 0x7f 0x80>;
	};

	mtk_sec_dmaheap {
		compatible = "mediatek,dmaheap-region-base";
		iommus = <0x37 0x00>;
	};

	mtkfb@0 {
		compatible = "mediatek,mtkfb";
		phandle = <0x198>;
	};

	dispsys_config@14000000 {
		compatible = "mediatek,mt6833-disp";
		reg = <0x00 0x14000000 0x00 0x1000>;
		#clock-cells = <0x01>;
		iommus = <0x37 0x21>;
		mediatek,larb = <0x7a>;
		mediatek,smi-id = <0x01>;
		fake-engine = <0x79 0x03 0x7a 0x24>;
		power-domains = <0x04 0x0b>;
		clocks = <0x0d 0x15 0x0d 0x01 0x0d 0x00>;
		clock-num = <0x03>;
		operating-points-v2 = <0x78>;
		dvfsrc-vcore-supply = <0x33>;
		interconnects = <0x3d 0x30017 0x3d 0x10000>;
		interconnect-names = "disp_hrt_qos";
		mediatek,mailbox-gce = <0x57>;
		mboxes = <0x57 0x00 0x00 0x04 0x57 0x01 0x00 0x04 0x57 0x02 0x00 0x04 0x57 0x03 0xffffffff 0x02 0x57 0x04 0x00 0x04 0x57 0x06 0x00 0x03 0x58 0x00 0x00 0x04 0x58 0x01 0x00 0x04 0x58 0x02 0x00 0x04 0x58 0x03 0xffffffff 0x02 0x58 0x05 0xffffffff 0x02>;
		gce-client-names = "CLIENT_CFG0\0CLIENT_CFG1\0CLIENT_CFG2\0CLIENT_TRIG_LOOP0\0CLIENT_SUB_CFG0\0CLIENT_DSI_CFG0\0BDG_CLIENT_CFG0\0BDG_CLIENT_CFG1\0BDG_CLIENT_CFG2\0BDG_CLIENT_TRIG_LOOP0\0BDG_CLIENT_TRIG_LOOP1";
		gce-subsys = <0x57 0x14000000 0x01 0x57 0x14010000 0x02 0x57 0x14020000 0x03>;
		gce-event-names = "disp_mutex0_eof\0disp_token_stream_dirty0\0disp_wait_dsi0_te\0disp_token_stream_eof0\0disp_dsi0_eof\0disp_token_esd_eof0\0disp_rdma0_eof0\0disp_wdma0_eof0\0disp_token_stream_block0\0disp_token_cabc_eof0\0disp_wdma0_eof2\0disp_dsi0_sof0\0disp_token_disp_va_start0\0disp_token_disp_va_end0\0disp_token_disp_va_start2\0disp_token_disp_va_end2\0bdg_dsi0_sof\0bdg_dsi0_eof\0bdg_rdma0_sof\0bdg_rdma0_eof\0bdg_dsi0_te\0bdg_dsi0_irq\0bdg_dsi0_done\0bdg_dsi0_target_line";
		gce-events = <0x57 0x1b2 0x57 0x280 0x57 0x1c2 0x57 0x281 0x57 0x19a 0x57 0x282 0x57 0x19e 0x57 0x19b 0x57 0x283 0x57 0x284 0x57 0x19b 0x57 0x18e 0x57 0x2b4 0x57 0x2b5 0x57 0x2b4 0x57 0x2b5 0x58 0x03 0x58 0x07 0x58 0x02 0x58 0x06 0x58 0x0b 0x58 0x0c 0x58 0x0d 0x58 0x0e>;
		helper-name = "MTK_DRM_OPT_STAGE\0MTK_DRM_OPT_USE_CMDQ\0MTK_DRM_OPT_USE_M4U\0MTK_DRM_OPT_MMQOS_SUPPORT\0MTK_DRM_OPT_MMDVFS_SUPPORT\0MTK_DRM_OPT_SODI_SUPPORT\0MTK_DRM_OPT_IDLE_MGR\0MTK_DRM_OPT_IDLEMGR_SWTCH_DECOUPLE\0MTK_DRM_OPT_IDLEMGR_BY_REPAINT\0MTK_DRM_OPT_IDLEMGR_ENTER_ULPS\0MTK_DRM_OPT_IDLEMGR_KEEP_LP11\0MTK_DRM_OPT_DYNAMIC_RDMA_GOLDEN_SETTING\0MTK_DRM_OPT_IDLEMGR_DISABLE_ROUTINE_IRQ\0MTK_DRM_OPT_MET_LOG\0MTK_DRM_OPT_USE_PQ\0MTK_DRM_OPT_ESD_CHECK_RECOVERY\0MTK_DRM_OPT_ESD_CHECK_SWITCH\0MTK_DRM_OPT_PRESENT_FENCE\0MTK_DRM_OPT_RDMA_UNDERFLOW_AEE\0MTK_DRM_OPT_DSI_UNDERRUN_AEE\0MTK_DRM_OPT_HRT\0MTK_DRM_OPT_HRT_MODE\0MTK_DRM_OPT_DELAYED_TRIGGER\0MTK_DRM_OPT_OVL_EXT_LAYER\0MTK_DRM_OPT_AOD\0MTK_DRM_OPT_RPO\0MTK_DRM_OPT_DUAL_PIPE\0MTK_DRM_OPT_DC_BY_HRT\0MTK_DRM_OPT_OVL_WCG\0MTK_DRM_OPT_OVL_SBCH\0MTK_DRM_OPT_COMMIT_NO_WAIT_VBLANK\0MTK_DRM_OPT_MET\0MTK_DRM_OPT_REG_PARSER_RAW_DUMP\0MTK_DRM_OPT_VP_PQ\0MTK_DRM_OPT_GAME_PQ\0MTK_DRM_OPT_MMPATH\0MTK_DRM_OPT_HBM\0MTK_DRM_OPT_VDS_PATH_SWITCH\0MTK_DRM_OPT_LAYER_REC\0MTK_DRM_OPT_CLEAR_LAYER\0MTK_DRM_OPT_LFR\0MTK_DRM_OPT_SF_PF\0MTK_DRM_OPT_DYN_MIPI_CHANGE\0MTK_DRM_OPT_PRIM_DUAL_PIPE\0MTK_DRM_OPT_MSYNC2_0\0MTK_DRM_OPT_VIRTUAL_DISP\0MTK_DRM_OPT_MML_PRIMARY";
		helper-value = <0x00 0x01 0x01 0x01 0x01 0x00 0x01 0x00 0x01 0x00 0x00 0x00 0x01 0x00 0x01 0x01 0x01 0x01 0x01 0x00 0x01 0x01 0x00 0x01 0x00 0x01 0x00 0x00 0x00 0x00 0x01 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x01 0x00 0x00 0x00 0x00 0x00 0x01 0x00>;
		phandle = <0x77>;
	};

	disp_mtee_sec {
		compatible = "mediatek,disp_mtee";
		mediatek,mailbox-gce = <0x57>;
		mboxes = <0x84 0x08 0x00 0x03 0x84 0x09 0x00 0x03 0x84 0x09 0x00 0x03>;
		gce-client-names = "CLIENT_SEC_CFG0\0CLIENT_SEC_CFG1\0CLIENT_SEC_CFG2";
		phandle = <0x199>;
	};

	disp_mutex@14001000 {
		compatible = "mediatek,disp_mutex0\0mediatek,mt6833-disp-mutex";
		reg = <0x00 0x14001000 0x00 0x1000>;
		interrupts = <0x00 0xfd 0x04 0x00>;
		clocks = <0x0d 0x00>;
		phandle = <0x19a>;
	};

	dvs@1b100000 {
		compatible = "mediatek,dvs";
		dma-ranges = <0x02 0x00 0x02 0x00 0x01 0x00>;
		iommus = <0x37 0x20260 0x37 0x20261 0x37 0x20262 0x37 0x20263>;
		reg = <0x00 0x1b100000 0x00 0x1000>;
		mediatek,larbs = <0x7f 0x80>;
		power-domains = <0x04 0x08>;
		interrupts = <0x00 0x16a 0x04 0x00>;
		event_ipe_dvs_done = <0xb4>;
		mboxes = <0x57 0x10 0x00 0x01>;
		clocks = <0x15 0x09 0x05 0x02 0x05 0x06 0x05 0x00 0x05 0x01>;
		clock-names = "DPE_TOP_MUX\0DPE_CLK_IPE_SMI_SUBCOM\0DPE_CLK_IPE_DPE\0DPE_CLK_IPE_LARB19\0DPE_CLK_IPE_LARB20";
		phandle = <0x19b>;
	};

	dvp@1b100800 {
		compatible = "mediatek,dvp";
		dma-ranges = <0x02 0x00 0x02 0x00 0x01 0x00>;
		iommus = <0x37 0x20260 0x37 0x20261 0x37 0x20262 0x37 0x20263>;
		reg = <0x00 0x1b100000 0x00 0x1000>;
		mediatek,larbs = <0x7f 0x80>;
		power-domains = <0x04 0x08>;
		interrupts = <0x00 0x16b 0x04 0x00>;
		event_ipe_dvp_done = <0xb5>;
		mboxes = <0x57 0x10 0x00 0x01>;
		clocks = <0x15 0x09 0x05 0x02 0x05 0x06 0x05 0x00 0x05 0x01>;
		clock-names = "DPE_TOP_MUX\0DPE_CLK_IPE_SMI_SUBCOM\0DPE_CLK_IPE_DPE\0DPE_CLK_IPE_LARB19\0DPE_CLK_IPE_LARB20";
		phandle = <0x19c>;
	};

	disp_ovl0@14005000 {
		compatible = "mediatek,disp_ovl0\0mediatek,mt6833-disp-ovl";
		reg = <0x00 0x14005000 0x00 0x1000>;
		interrupts = <0x00 0xff 0x04 0x00>;
		clocks = <0x0d 0x02>;
		mediatek,larb = <0x79>;
		mediatek,smi-id = <0x00>;
		iommus = <0x37 0x02 0x37 0x01>;
		interconnects = <0x3d 0x40002 0x3d 0x10000 0x3d 0x40002 0x3d 0x10000 0x3d 0x40002 0x3d 0x10000>;
		interconnect-names = "DDP_COMPONENT_OVL0_qos\0DDP_COMPONENT_OVL0_fbdc_qos\0DDP_COMPONENT_OVL0_hrt_qos";
		phandle = <0x19d>;
	};

	disp_ovl0_2l@14006000 {
		compatible = "mediatek,disp_ovl0_2l\0mediatek,mt6833-disp-ovl";
		reg = <0x00 0x14006000 0x00 0x1000>;
		interrupts = <0x00 0x100 0x04 0x00>;
		clocks = <0x0d 0x04>;
		mediatek,larb = <0x7a>;
		mediatek,smi-id = <0x01>;
		iommus = <0x37 0x21 0x37 0x20>;
		interconnects = <0x3d 0x40021 0x3d 0x10000 0x3d 0x40021 0x3d 0x10000 0x3d 0x40021 0x3d 0x10000>;
		interconnect-names = "DDP_COMPONENT_OVL0_2L_qos\0DDP_COMPONENT_OVL0_2L_fbdc_qos\0DDP_COMPONENT_OVL0_2L_hrt_qos";
		phandle = <0x19e>;
	};

	disp_rdma0@14007000 {
		compatible = "mediatek,disp_rdma0\0mediatek,mt6833-disp-rdma";
		reg = <0x00 0x14007000 0x00 0x1000>;
		interrupts = <0x00 0x101 0x04 0x00>;
		clocks = <0x0d 0x03>;
		mediatek,larb = <0x7a>;
		mediatek,smi-id = <0x01>;
		iommus = <0x37 0x22>;
		interconnects = <0x3d 0x40022 0x3d 0x10000 0x3d 0x40022 0x3d 0x10000>;
		interconnect-names = "DDP_COMPONENT_RDMA0_qos\0DDP_COMPONENT_RDMA0_hrt_qos";
		phandle = <0x19f>;
	};

	disp_rsz0@14008000 {
		compatible = "mediatek,disp_rsz0\0mediatek,mt6833-disp-rsz";
		reg = <0x00 0x14008000 0x00 0x1000>;
		interrupts = <0x00 0x102 0x04 0x00>;
		clocks = <0x0d 0x06>;
		phandle = <0x1a0>;
	};

	disp_color0@14009000 {
		compatible = "mediatek,disp_color0\0mediatek,mt6833-disp-color";
		reg = <0x00 0x14009000 0x00 0x1000>;
		interrupts = <0x00 0x103 0x04 0x00>;
		clocks = <0x0d 0x09>;
		phandle = <0x1a1>;
	};

	reserved@1400a000 {
		compatible = "mediatek,reserved";
		reg = <0x00 0x1400a000 0x00 0x1000>;
	};

	disp_ccorr0@1400b000 {
		compatible = "mediatek,disp_ccorr0\0mediatek,mt6833-disp-ccorr";
		reg = <0x00 0x1400b000 0x00 0x1000>;
		interrupts = <0x00 0x104 0x04 0x00>;
		clocks = <0x0d 0x08>;
		ccorr_bit = <0x0c>;
		ccorr_num_per_pipe = <0x01>;
		ccorr_linear_per_pipe = <0x01>;
		ccorr_prim_force_linear = <0x00>;
		phandle = <0x1a2>;
	};

	disp_aal0@1400c000 {
		compatible = "mediatek,disp_aal0\0mediatek,mt6833-disp-aal";
		reg = <0x00 0x1400c000 0x00 0x1000>;
		interrupts = <0x00 0x106 0x04 0x00>;
		clocks = <0x0d 0x07>;
		mtk_aal_support = <0x01>;
		mtk_dre30_support = <0x00>;
		phandle = <0x1a3>;
	};

	disp_gamma0@1400d000 {
		compatible = "mediatek,disp_gamma0\0mediatek,mt6833-disp-gamma";
		reg = <0x00 0x1400d000 0x00 0x1000>;
		interrupts = <0x00 0x107 0x04 0x00>;
		clocks = <0x0d 0x0b>;
		gamma_data_mode = <0x00>;
		color_protect_red = <0x00>;
		color_protect_green = <0x00>;
		color_protect_blue = <0x00>;
		color_protect_white = <0x00>;
		color_protect_black = <0x00>;
		color_protect_lsb = <0x00>;
		phandle = <0x1a4>;
	};

	disp_postmask0@1400e000 {
		compatible = "mediatek,disp_postmask0\0mediatek,mt6833-disp-postmask";
		reg = <0x00 0x1400e000 0x00 0x1000>;
		interrupts = <0x00 0x108 0x04 0x00>;
		clocks = <0x0d 0x0c>;
		mediatek,larb = <0x79>;
		mediatek,smi-id = <0x00>;
		iommus = <0x37 0x00>;
		phandle = <0x1a5>;
	};

	disp_dither0@1400f000 {
		compatible = "mediatek,disp_dither0\0mediatek,mt6833-disp-dither";
		reg = <0x00 0x1400f000 0x00 0x1000>;
		interrupts = <0x00 0x109 0x04 0x00>;
		clocks = <0x0d 0x0d>;
		pure_clr_det = <0x00>;
		pure_clr_num = <0x07>;
		pure_clr_rgb = <0xff 0x00 0x00 0x00 0xff 0x00 0x00 0x00 0xff 0xff 0xff 0x00 0xff 0x00 0xff 0x00 0xff 0xff 0xff 0xff 0xff>;
		phandle = <0x1a6>;
	};

	reserved@14010001 {
		compatible = "mediatek,reserved";
		reg = <0x00 0x14010000 0x00 0x1000>;
	};

	reserved@14011000 {
		compatible = "mediatek,reserved";
		reg = <0x00 0x14011000 0x00 0x1000>;
	};

	reserved@14012000 {
		compatible = "mediatek,reserved";
		reg = <0x00 0x14012000 0x00 0x1000>;
	};

	mipi_tx_config@11e50000 {
		compatible = "mediatek,mipi_tx_config0\0mediatek,mt6833-mipi-tx";
		reg = <0x00 0x11e50000 0x00 0x1000>;
		clocks = <0x43>;
		#clock-cells = <0x00>;
		#phy-cells = <0x00>;
		clock-output-names = "mipi_tx0_pll";
		phandle = <0xab>;
	};

	dsi@14013000 {
		compatible = "mediatek,dsi0\0mediatek,mt6833-dsi";
		reg = <0x00 0x14013000 0x00 0x1000>;
		interrupts = <0x00 0x10d 0x04 0x00>;
		clocks = <0x0d 0x0f 0x0d 0x14 0xab>;
		clock-names = "engine\0digital\0hs";
		phys = <0xab>;
		phy-names = "dphy";
		phandle = <0x1a7>;
	};

	dsi_te {
		compatible = "mediatek, dsi_te-eint";
		status = "disabled";
		phandle = <0x1a8>;
	};

	mt6382_nfc {
		compatible = "mediatek, mt6382_nfc-eint";
		interrupt-parent = <0x28>;
		interrupts = <0x51 0x03 0x51 0x00>;
		mt6382_nfc_srclk = <0x28 0x51 0x00>;
		status = "okay";
		phandle = <0x1a9>;
	};

	mt6382_eint {
		compatible = "mediatek, mt6382_eint";
		interrupt-parent = <0x28>;
		interrupts = <0x0b 0x04 0x0b 0x00>;
		status = "okay";
		phandle = <0x1aa>;
	};

	bdg_support {
		compatible = "mediatek,disp,6382,bdg";
		phandle = <0x1ab>;
	};

	disp_wdma0@14014000 {
		compatible = "mediatek,disp_wdma0\0mediatek,mt6833-disp-wdma";
		reg = <0x00 0x14014000 0x00 0x1000>;
		interrupts = <0x00 0x10e 0x04 0x00>;
		clocks = <0x0d 0x05>;
		mediatek,larb = <0x7a>;
		mediatek,smi-id = <0x01>;
		iommus = <0x37 0x23>;
		phandle = <0x1ac>;
	};

	vcp@1ec00000 {
		compatible = "mediatek,vcp";
		vcp-support = <0x00>;
		status = "okay";
		phandle = <0x1ad>;
	};

	vcu@16000000 {
		compatible = "mediatek-vcu";
		mediatek,vcuid = <0x00>;
		mediatek,vcuname = "vcu";
		mediatek,vcu-off = <0x00>;
		mediatek,iommu-padding;
		reg = <0x00 0x16000000 0x00 0x40000 0x00 0x17020000 0x00 0x10000 0x00 0x17820000 0x00 0x10000>;
		iommus = <0x37 0x10080 0x37 0x10081 0x37 0x10082 0x37 0x10083 0x37 0x10084 0x37 0x10085 0x37 0x10086 0x37 0x10087 0x37 0x10088 0x37 0x10089 0x37 0x1008a 0x37 0x1008b>;
		dma-ranges = <0x01 0x00 0x01 0x00 0x01 0x00>;
		mediatek,mailbox-gce = <0x57>;
		mediatek,dec_gce_th_num = <0x01>;
		mediatek,enc_gce_th_num = <0x02>;
		mboxes = <0x57 0x07 0x00 0x01 0x57 0x0c 0x00 0x01 0x57 0x17 0x00 0x01 0x84 0x0c 0x00 0x01>;
		gce-event-names = "venc_eof\0venc_cmdq_pause_done\0venc_mb_done\0venc_sps_done\0venc_pps_done\0venc_128B_cnt_done\0vdec_pic_start\0vdec_decode_done\0vdec_pause\0vdec_dec_error\0vdec_mc_busy_overflow_timeout\0vdec_all_dram_req_done\0vdec_ini_fetch_rdy\0vdec_process_flag\0vdec_search_start_code_done\0vdec_ref_reorder_done\0vdec_wp_tble_done\0vdec_count_sram_clr_done\0vdec_gce_cnt_op_threshold";
		gce-events = <0x57 0x81 0x57 0x82 0x57 0x84 0x57 0x89 0x57 0x88 0x57 0x85 0x57 0xa0 0x57 0xa1 0x57 0xa2 0x57 0xa3 0x57 0xa4 0x57 0xa5 0x57 0xa6 0x57 0xa7 0x57 0xa8 0x57 0xa9 0x57 0xaa 0x57 0xab 0x57 0xaf>;
		gce-gpr = <0x0a 0x0b>;
		gce_norm_token = [02 b8];
		gce_sec_token = [02 b9];
		phandle = <0xac>;
	};

	vcu_iommu_venc {
		compatible = "mediatek,vcu-io-venc";
		mediatek,vcuid = <0x00>;
		iommus = <0x37 0x100e0 0x37 0x100e1 0x37 0x100e2 0x37 0x100e3 0x37 0x100e4 0x37 0x100e5 0x37 0x100e6 0x37 0x100e7 0x37 0x100e8 0x37 0x100e9 0x37 0x100ea 0x37 0x100eb 0x37 0x100ec>;
		dma-ranges = <0x01 0x00 0x01 0x00 0x01 0x00>;
	};

	vdec@16000000 {
		compatible = "mediatek,mt6833-vcodec-dec";
		mediatek,platform = "platform:mt6833";
		mediatek,ipm = <0x01>;
		reg = <0x00 0x16000000 0x00 0x1000 0x00 0x1602f000 0x00 0x1000 0x00 0x16020000 0x00 0x1000 0x00 0x16021000 0x00 0x1000 0x00 0x16023000 0x00 0x1000 0x00 0x16025000 0x00 0x4000>;
		reg-names = "VDEC_BASE\0VDEC_SYS\0VDEC_VLD\0VDEC_MC\0VDEC_MV\0VDEC_MISC";
		iommus = <0x37 0x10080 0x37 0x10081 0x37 0x10082 0x37 0x10083 0x37 0x10084 0x37 0x10085 0x37 0x10086 0x37 0x10087 0x37 0x10088 0x37 0x10089 0x37 0x1008a 0x37 0x1008b>;
		dma-ranges = <0x01 0x00 0x01 0x00 0x01 0x00>;
		m4u-ports = <0x10080 0x10081 0x10082 0x10083 0x10084 0x10085 0x10086 0x10087 0x10088 0x10089 0x1008a 0x1008b>;
		m4u-port-names = "M4U_PORT_VDEC_MC\0M4U_PORT_VDEC_UFO\0M4U_PORT_VDEC_PP\0M4U_PORT_VDEC_PRED_RD\0M4U_PORT_VDEC_PRED_WR\0M4U_PORT_VDEC_PPWRAP\0M4U_PORT_VDEC_TILE\0M4U_PORT_VDEC_VLD\0M4U_PORT_VDEC_VLD2\0M4U_PORT_VDEC_AVC_MV\0M4U_PORT_VDEC_RG_CTRL_DMA\0M4U_PORT_VDEC_UFO_ENC";
		mediatek,larbs = <0x7c>;
		interrupts = <0x00 0x1aa 0x04 0x00>;
		mediatek,vcu = <0xac>;
		clocks = <0x0a 0x01>;
		clock-names = "CORE_MT_CG_VDEC0";
		operating-points-v2 = <0xad>;
		dvfsrc-vcore-supply = <0x33>;
		interconnects = <0x3d 0x40080 0x3d 0x10000 0x3d 0x40081 0x3d 0x10000 0x3d 0x40082 0x3d 0x10000 0x3d 0x40083 0x3d 0x10000 0x3d 0x40084 0x3d 0x10000 0x3d 0x40085 0x3d 0x10000 0x3d 0x40086 0x3d 0x10000 0x3d 0x40087 0x3d 0x10000 0x3d 0x40088 0x3d 0x10000 0x3d 0x40089 0x3d 0x10000 0x3d 0x4008b 0x3d 0x10000 0x3d 0x4008a 0x3d 0x10000 0x3d 0x30004 0x3d 0x10000>;
		interconnect-names = "path_vdec_mc\0path_vdec_ufo\0path_vdec_pp\0path_vdec_pred_rd\0path_vdec_pred_wr\0path_vdec_ppwrap\0path_vdec_tile\0path_vdec_vld\0path_vdec_vld2\0path_vdec_avc_mv\0path_vdec_ufo_c\0path_vdec_rg_ctrl_dma\0path_larb4";
		interconnect-num = <0x0d>;
		throughput-op-rate-thresh = <0x78>;
		throughput-min = <0xcfe6a80>;
		throughput-normal-max = <0x1298be00>;
		max-op-rate-table = <0x3447504d 0xe1000 0x3c 0x220000 0x3c 0x384000 0x01 0x3147504d 0xe1000 0x3c 0x220000 0x3c 0x384000 0x01 0x3247504d 0xe1000 0x3c 0x220000 0x3c 0x384000 0x01 0x33363248 0xe1000 0x3c 0x220000 0x3c 0x384000 0x01 0x34363248 0xe1000 0x78 0x1fe000 0x3c 0x384000 0x1e 0x31435641 0xe1000 0x78 0x1fe000 0x3c 0x384000 0x1e 0x43564548 0xe1000 0x78 0x1fe000 0x3c 0x384000 0x1e 0x35363248 0xe1000 0x78 0x1fe000 0x3c 0x384000 0x1e 0x46494548 0x40000 0x226 0x200000 0x226 0x384000 0x3c 0x30385056 0xe1000 0x3c 0x1fe000 0x3c 0x870000 0x01 0x30395056 0xe1000 0x78 0x1fe000 0x3c 0x384000 0x1e>;
		throughput-table = <0x3447504d 0x00 0x255 0x255 0x3147504d 0x00 0xda 0xda 0x3247504d 0x00 0xda 0xda 0x33363248 0x00 0xda 0xda 0x34363248 0x00 0xda 0xda 0x31435641 0x00 0xda 0xda 0x43564548 0x00 0xda 0xda 0x35363248 0x00 0xda 0xda 0x46494548 0x00 0xda 0xda 0x30385056 0x00 0xda 0xda 0x30395056 0x00 0xda 0xda>;
		bandwidth-table = <0x03 0xe8 0x03 0x00 0x02 0xb2 0x05 0x01 0x05 0x01 0x05 0x00 0x05 0x00 0x00 0x08 0x00 0x00 0x05 0x10 0x05 0x00 0x06 0x00>;
		svp-mtee = <0x01>;
	};

	venc@17000000 {
		compatible = "mediatek,mt6833-vcodec-enc";
		mediatek,platform = "platform:mt6833";
		mediatek,ipm = <0x01>;
		reg = <0x00 0x17020000 0x00 0x2000 0x00 0x17820000 0x00 0x20000>;
		reg-names = "VENC_SYS\0VENC_C1_SYS";
		iommus = <0x37 0x100e0 0x37 0x100e1 0x37 0x100e2 0x37 0x100e3 0x37 0x100e4 0x37 0x100e5 0x37 0x100e6 0x37 0x100e7 0x37 0x100e8 0x37 0x100e9 0x37 0x100ea 0x37 0x100eb 0x37 0x100ec>;
		dma-ranges = <0x01 0x00 0x01 0x00 0x01 0x00>;
		mediatek,larbs = <0x7d>;
		interrupts = <0x00 0x136 0x04 0x00>;
		mediatek,vcu = <0xac>;
		clocks = <0x09 0x01>;
		clock-names = "MT_CG_VENC0";
		operating-points-v2 = <0xae>;
		dvfsrc-vcore-supply = <0x33>;
		interconnects = <0x3d 0x400e0 0x3d 0x10000 0x3d 0x400e1 0x3d 0x10000 0x3d 0x400e2 0x3d 0x10000 0x3d 0x400e3 0x3d 0x10000 0x3d 0x400e4 0x3d 0x10000 0x3d 0x400e5 0x3d 0x10000 0x3d 0x400e6 0x3d 0x10000 0x3d 0x400e7 0x3d 0x10000 0x3d 0x400e8 0x3d 0x10000 0x3d 0x30007 0x3d 0x10000>;
		interconnect-names = "path_venc_rcpu\0path_venc_rec\0path_venc_bsdma\0path_venc_sv_comv\0path_venc_rd_comv\0path_venc_cur_luma\0path_venc_cur_chroma\0venc_ref_luma\0path_venc_ref_chroma\0path_larb7";
		interconnect-num = <0x0a>;
		throughput-op-rate-thresh = <0x78>;
		throughput-min = <0xee6b280>;
		throughput-normal-max = <0x1b4c8680>;
		throughput-config-offset = <0x02>;
		throughput-table = <0x34363248 0x04 0x35c 0x587 0x34363248 0x05 0x2fe 0x47f 0x43564548 0x02 0x9b4 0xe77 0x43564548 0x04 0x6f4 0xb49 0x35363248 0x02 0x9b4 0xe77 0x35363248 0x04 0x6f4 0xb49 0x46494548 0x02 0x9b4 0xe77 0x46494548 0x04 0x6f4 0xb49>;
		config-table = <0x34363248 0x3b538 0x04 0x04 0x34363248 0x76a70 0x05 0x05 0x43564548 0x3b538 0x02 0x02 0x43564548 0x76a70 0x04 0x04 0x35363248 0x3b538 0x02 0x02 0x35363248 0x76a70 0x04 0x04 0x46494548 0x3b538 0x02 0x02 0x46494548 0x76a70 0x04 0x04 0x46494548 0xffffffff 0x09 0x07>;
		bandwidth-table = <0x04 0x0a 0x03 0xa0 0x00 0x14 0x05 0x04 0x05 0x10 0x01 0xc2 0x02 0x61 0x01 0x00 0x02 0x282 0x06 0x07>;
	};

	jpgenc@17030000 {
		compatible = "mediatek,mtk-jpgenc-32bit";
		reg = <0x00 0x17030000 0x00 0x10000>;
		interrupts = <0x00 0x137 0x04 0x00>;
		clocks = <0x09 0x02>;
		clock-names = "jpgenc";
		power-domains = <0x04 0x0a>;
		mediatek,larb = <0x7d>;
		dma-ranges = <0x01 0x00 0x01 0x00 0x01 0x00>;
		iommus = <0x37 0x100e9 0x37 0x100ea 0x37 0x100eb 0x37 0x100ec>;
		operating-points-v2 = <0xae>;
		dvfsrc-vcore-supply = <0x33>;
		interconnects = <0x3d 0x400e9 0x3d 0x10000 0x3d 0x400ea 0x3d 0x10000 0x3d 0x400eb 0x3d 0x10000 0x3d 0x400ec 0x3d 0x10000>;
		interconnect-names = "path_jpegenc_y_rdma\0path_jpegenc_c_rmda\0path_jpegenc_q_table\0path_jpegenc_bsdma";
		interconnect-num = <0x04>;
	};

	extcon_usb {
		compatible = "mediatek,extcon-usb";
		vbus-supply = <0xaf>;
		vbus-voltage = <0x4c4b40>;
		vbus-current = <0x1b7740>;
		charger = <0x36>;
		tcpc = "type_c_port0";
		mediatek,bypss-typec-sink = <0x01>;
		phandle = <0x1ae>;

		port {

			endpoint@0 {
				remote-endpoint = <0xb0>;
				phandle = <0xb1>;
			};
		};
	};

	rt-pd-manager {
		compatible = "mediatek,rt-pd-manager";
	};

	usb0@0x11200000 {
		compatible = "mediatek,mt6833-usb20";
		reg = <0x00 0x11200000 0x00 0x10000 0x00 0x11e40000 0x00 0x10000>;
		interrupts = <0x00 0x60 0x04 0x00>;
		clocks = <0x02 0x22 0x15 0x6c 0x16 0x0e>;
		clock-names = "sys_clk\0ref_clk\0src_clk";
		phys = <0x35 0x03>;
		mode = <0x02>;
		multipoint = <0x01>;
		num_eps = <0x10>;
		interrupt-names = "mc";
		dr_mode = "otg";
		usb-role-switch;
		cdp-block;
		phandle = <0x99>;

		port {

			endpoint@0 {
				remote-endpoint = <0xb1>;
				phandle = <0xb0>;
			};
		};
	};

	usb-phy@11e40000 {
		compatible = "mediatek,generic-tphy-v2";
		#address-cells = <0x02>;
		#size-cells = <0x02>;
		ranges;
		status = "okay";
		phandle = <0x1af>;

		usb-phy@11e40000 {
			reg = <0x00 0x11e40000 0x00 0x700>;
			clocks = <0x43>;
			clock-names = "ref";
			mediatek,eye-vrt-host = <0x07>;
			mediatek,eye-term-host = <0x07>;
			mediatek,rev6-host = <0x02>;
			mediatek,eye-vrt = <0x06>;
			mediatek,eye-term = <0x06>;
			mediatek,rev6 = <0x02>;
			mediatek,discth = <0x0f>;
			#phy-cells = <0x01>;
			status = "okay";
			phandle = <0x35>;
		};
	};

	usb_meta {
		compatible = "mediatek,usb_meta";
		udc = <0x99>;
		phandle = <0x1b0>;
	};

	usb_boost_manager {
		compatible = "mediatek,usb_boost\0mediatek,mt6833-usb_boost";
		interconnects = <0x46 0x18 0x46 0x00>;
		interconnect-names = "icc-bw";
		required-opps = <0x47>;
		usb-audio;
		small-core = <0x13d620>;
		phandle = <0x1b1>;
	};

	lk_charger {
		compatible = "mediatek,lk_charger";
		enable_anime;
		enable_pd20_reset;
		power_path_support;
		max_charger_voltage = <0xdd40a0>;
		fast_charge_voltage = <0x2dc6c0>;
		usb_charger_current = <0x7a120>;
		ac_charger_current = <0x1f47d0>;
		ac_charger_input_current = <0x1f47d0>;
		non_std_ac_charger_current = <0xf4240>;
		charging_host_charger_current = <0x16e360>;
		ta_ac_charger_current = <0x2dc6c0>;
		pd_charger_current = <0x7a120>;
		temp_t4_threshold = <0x32>;
		temp_t3_threshold = <0x2d>;
		temp_t1_threshold = <0x00>;
		phandle = <0x1b2>;
	};

	onewire_gpio {
		phandle = <0x1b3>;
	};

	maxim_ds28e16 {
		phandle = <0x1b4>;
	};

	acl_slg {
		phandle = <0x1b5>;
	};

	st_stick {
		phandle = <0x1b6>;
	};

	pe {
		compatible = "mediatek,charger,pe";
		gauge = <0xb2>;
		status = "disabled";
		ta_12v_support;
		ta_9v_support;
		pe_ichg_level_threshold = <0xf4240>;
		ta_start_battery_soc = <0x00>;
		ta_stop_battery_soc = <0x55>;
		min_charger_voltage = <0x4630c0>;
		ta_ac_12v_input_current = <0x30d400>;
		ta_ac_9v_input_current = <0x30d400>;
		ta_ac_7v_input_current = <0x30d400>;
		pe_charger_current = <0x2dc6c0>;
		vbat_threshold = <0x1036>;
		phandle = <0x1b7>;
	};

	pe2 {
		compatible = "mediatek,charger,pe2";
		gauge = <0xb2>;
		status = "disabled";
		pe20_ichg_level_threshold = <0xf4240>;
		ta_start_battery_soc = <0x00>;
		ta_stop_battery_soc = <0x55>;
		min_charger_voltage = <0x4630c0>;
		cable_imp_threshold = <0x2bb>;
		vbat_cable_imp_threshold = <0x3b8260>;
		sc_input_current = <0x30d400>;
		sc_charger_current = <0x2dc6c0>;
		dcs_input_current = <0x30d400>;
		dcs_chg1_charger_current = <0x16e360>;
		dcs_chg2_charger_current = <0x16e360>;
		dual_polling_ieoc = <0x6ddd0>;
		slave_mivr_diff = <0x186a0>;
		vbat_threshold = <0x1036>;
		phandle = <0x1b8>;
	};

	pdc {
		compatible = "mediatek,charger,pd";
		gauge = <0xb2>;
		min_charger_voltage = <0x4630c0>;
		pd_vbus_low_bound = <0x4c4b40>;
		pd_vbus_upper_bound = <0x895440>;
		vsys_watt = <0x4c4b40>;
		ibus_err = <0x0e>;
		pd_stop_battery_soc = <0x50>;
		sc_input_current = <0x1e8480>;
		sc_charger_current = <0x36ee80>;
		dcs_input_current = <0x30d400>;
		dcs_chg1_charger_current = <0x16e360>;
		dcs_chg2_charger_current = <0x16e360>;
		dual_polling_ieoc = <0x6ddd0>;
		slave_mivr_diff = <0x186a0>;
		vbat_threshold = <0x1036>;
		phandle = <0x1b9>;
	};

	pe4 {
		compatible = "mediatek,charger,pe4";
		gauge = <0xb2>;
		status = "disabled";
		min_charger_voltage = <0x4630c0>;
		pe40_stop_battery_soc = <0x50>;
		high_temp_to_leave_pe40 = <0x2e>;
		high_temp_to_enter_pe40 = <0x27>;
		low_temp_to_leave_pe40 = <0x0a>;
		low_temp_to_enter_pe40 = <0x10>;
		ibus_err = <0x0e>;
		pe40_r_cable_1a_lower = <0x1f4>;
		pe40_r_cable_2a_lower = <0x15f>;
		pe40_r_cable_3a_lower = <0xf0>;
		sc_input_current = <0x30d400>;
		sc_charger_current = <0x2dc6c0>;
		dcs_input_current = <0x30d400>;
		dcs_chg1_charger_current = <0x16e360>;
		dcs_chg2_charger_current = <0x16e360>;
		dual_polling_ieoc = <0x6ddd0>;
		slave_mivr_diff = <0x186a0>;
		vbat_threshold = <0x1036>;
		phandle = <0x1ba>;
	};

	pe5 {
		compatible = "mediatek,charger,pe5";
		gauge = <0xb2>;
		polling_interval = <0x2710>;
		ta_cv_ss_repeat_tmin = <0x19>;
		vbat_cv = <0x119e>;
		start_soc_min = <0x00>;
		start_soc_max = <0x50>;
		start_vbat_max = <0x10cc>;
		idvchg_term = <0x3e8>;
		idvchg_step = <0x32>;
		ita_level = <0xbb8 0x9c4 0x7d0 0x5dc>;
		rcable_level = <0xfa 0x12c 0x177 0x1f4>;
		ita_level_dual = <0x1388 0xe74 0xd48 0xbb8>;
		rcable_level_dual = <0xe6 0x15e 0x1c2 0x226>;
		idvchg_ss_init = <0x3e8>;
		idvchg_ss_step = <0xfa>;
		idvchg_ss_step1 = <0x64>;
		idvchg_ss_step2 = <0x32>;
		idvchg_ss_step1_vbat = <0xfa0>;
		idvchg_ss_step2_vbat = <0x1068>;
		ta_blanking = <0x190>;
		swchg_aicr = <0x00>;
		swchg_ichg = <0x4b0>;
		swchg_aicr_ss_init = <0x190>;
		swchg_aicr_ss_step = <0xc8>;
		swchg_off_vbat = <0x109a>;
		force_ta_cv_vbat = <0x109a>;
		chg_time_max = <0x2a30>;
		tta_level_def = <0x00 0x00 0x00 0x00 0x19 0x32 0x3c 0x46 0x50>;
		tta_curlmt = <0x00 0x00 0x00 0x00 0x00 0x12c 0x258 0x384 0xffffffff>;
		tta_recovery_area = <0x03>;
		tbat_level_def = <0x05 0x05 0x0a 0x0f 0x19 0x23 0x30 0x3a 0x3a>;
		tbat_curlmt = <0xffffffff 0xffffffff 0x708 0x41a 0x00 0x00 0x708 0xffffffff 0xffffffff>;
		tbat_recovery_area = <0x03>;
		tdvchg_level_def = <0x00 0x00 0x00 0x05 0x19 0x37 0x3c 0x41 0x5a>;
		tdvchg_curlmt = <0xffffffff 0xffffffff 0xffffffff 0x32 0x00 0x32 0x32 0x64 0xffffffff>;
		tdvchg_recovery_area = <0x03>;
		tswchg_level_def = <0x00 0x00 0x00 0x05 0x19 0x41 0x46 0x4b 0x50>;
		tswchg_curlmt = <0xffffffff 0xffffffff 0xffffffff 0xc8 0x00 0xc8 0x12c 0x190 0xffffffff>;
		tswchg_recovery_area = <0x03>;
		ifod_threshold = <0x258>;
		rsw_min = <0x14>;
		ircmp_rbat = <0x28>;
		ircmp_vclamp = <0x00>;
		vta_cap_min = <0x1a90>;
		vta_cap_max = <0x2af8>;
		ita_cap_min = <0x3e8>;
		support_ta = "pd_adapter";
		vbat_threshold = <0x1036>;
		allow_not_check_ta_status;
		phandle = <0x1bb>;
	};

	charger {
		compatible = "mediatek,charger";
		gauge = <0xb2>;
		charger = <0x36>;
		bootmode = <0x34>;
		pmic = <0x3f>;
		algorithm_name = "Basic";
		charger_configuration = <0x00>;
		battery_cv = <0x44d130>;
		max_charger_voltage = <0xdd40a0>;
		min_charger_voltage = <0x432380>;
		enable_sw_jeita;
		disable_aicl;
		jeita_temp_above_t6_cv = <0x3e8fa0>;
		jeita_temp_t5_to_t6_cv = <0x3e8fa0>;
		jeita_temp_t4_to_t5_cv = <0x440de0>;
		jeita_temp_t3_to_t4_cv = <0x440de0>;
		jeita_temp_t2_to_t3_cv = "\0D\\";
		jeita_temp_t1_to_t2_cv = "\0D\\";
		jeita_temp_t0_to_t1_cv = "\0D\\";
		jeita_temp_below_t0_cv = <0x4434f0>;
		jeita_temp_t5_to_t6_cc = <0x256250>;
		jeita_temp_t4_to_t5_cc = <0x36ee80>;
		jeita_temp_t3_to_t4_cc = <0x36ee80>;
		jeita_temp_t2_to_t3_cc = <0x2dc6c0>;
		jeita_temp_t1_to_t2_cc = <0x256250>;
		jeita_temp_t0_to_t1_cc = <0xef420>;
		jeita_temp_below_t0_cc = <0x77a10>;
		enable_min_charge_temp;
		min_charge_temp = <0x00>;
		min_charge_temp_plus_x_degree = <0x06>;
		max_charge_temp = <0x32>;
		max_charge_temp_minus_x_degree = <0x2f>;
		usb_charger_current = <0x7a120>;
		ac_charger_current = <0x1f47d0>;
		ac_charger_input_current = <0x1f47d0>;
		charging_host_charger_current = <0x16e360>;
		enable_dynamic_mivr;
		min_charger_voltage_1 = <0x401640>;
		min_charger_voltage_2 = "\0=\t";
		max_dmivr_charger_current = <0x1b7740>;
		cyclecount = <0x64 0x12c 0x320 0xffff>;
		dropfv_ffc = <0x00 0x14 0x14 0x28>;
		dropfv_noffc = <0x00 0x0a 0x14 0x28>;
		phandle = <0x1bc>;
	};

	mt6833-afe-pcm@11210000 {
		compatible = "mediatek,mt6833-sound";
		reg = <0x00 0x11210000 0x00 0x2000>;
		interrupts = <0x00 0xca 0x04 0x00>;
		topckgen = <0x15>;
		apmixedsys = <0x16>;
		infracfg = <0x02>;
		power-domains = <0x04 0x0c>;
		clocks = <0x13 0x00 0x13 0x07 0x13 0x08 0x13 0x06 0x13 0x15 0x13 0x01 0x13 0x02 0x13 0x04 0x13 0x03 0x13 0x05 0x13 0x09 0x13 0x0a 0x13 0x12 0x13 0x13 0x13 0x14 0x13 0x16 0x13 0x17 0x13 0x18 0x13 0x19 0x13 0x1a 0x02 0x20 0x02 0x25 0x15 0x18 0x15 0x19 0x15 0x53 0x15 0x2a 0x15 0x81 0x15 0x2b 0x15 0x85 0x15 0x26 0x15 0x84 0x15 0x27 0x15 0x88 0x15 0x39 0x15 0x3a 0x15 0x3b 0x15 0x3c 0x15 0x3d 0x15 0x3e 0x15 0x43 0x15 0x44 0x15 0x45 0x15 0x46 0x15 0x47 0x15 0x48 0x15 0x49 0x15 0x32 0x15 0xa1>;
		clock-names = "aud_afe_clk\0aud_dac_clk\0aud_dac_predis_clk\0aud_adc_clk\0aud_adda6_adc_clk\0aud_apll22m_clk\0aud_apll24m_clk\0aud_apll1_tuner_clk\0aud_apll2_tuner_clk\0aud_tdm_clk\0aud_tml_clk\0aud_nle\0aud_dac_hires_clk\0aud_adc_hires_clk\0aud_adc_hires_tml\0aud_adda6_adc_hires_clk\0aud_3rd_dac_clk\0aud_3rd_dac_predis_clk\0aud_3rd_dac_tml\0aud_3rd_dac_hires_clk\0aud_infra_clk\0aud_infra_26m_clk\0top_mux_audio\0top_mux_audio_int\0top_mainpll_d4_d4\0top_mux_aud_1\0top_apll1_ck\0top_mux_aud_2\0top_apll2_ck\0top_mux_aud_eng1\0top_apll1_d8\0top_mux_aud_eng2\0top_apll2_d8\0top_i2s0_m_sel\0top_i2s1_m_sel\0top_i2s2_m_sel\0top_i2s3_m_sel\0top_i2s4_m_sel\0top_i2s5_m_sel\0top_apll12_div0\0top_apll12_div1\0top_apll12_div2\0top_apll12_div3\0top_apll12_div4\0top_apll12_divb\0top_apll12_div5\0top_mux_audio_h\0top_clk26m_clk";
		pinctrl-names = "aud_clk_mosi_off\0aud_clk_mosi_on\0aud_dat_mosi_off\0aud_dat_mosi_on\0aud_dat_miso0_off\0aud_dat_miso0_on\0aud_dat_miso1_off\0aud_dat_miso1_on\0vow_dat_miso_off\0vow_dat_miso_on\0vow_clk_miso_off\0vow_clk_miso_on\0aud_nle_mosi_off\0aud_nle_mosi_on\0aud_gpio_i2s0_off\0aud_gpio_i2s0_on\0aud_gpio_i2s1_off\0aud_gpio_i2s1_on\0aud_gpio_i2s2_off\0aud_gpio_i2s2_on\0aud_gpio_i2s3_off\0aud_gpio_i2s3_on\0aud_gpio_i2s5_off\0aud_gpio_i2s5_on";
		pinctrl-0 = <0xb3>;
		pinctrl-1 = <0xb4>;
		pinctrl-2 = <0xb5>;
		pinctrl-3 = <0xb6>;
		pinctrl-4 = <0xb7>;
		pinctrl-5 = <0xb8>;
		pinctrl-6 = <0xb9>;
		pinctrl-7 = <0xba>;
		pinctrl-8 = <0xbb>;
		pinctrl-9 = <0xbc>;
		pinctrl-10 = <0xbd>;
		pinctrl-11 = <0xbe>;
		pinctrl-12 = <0xbf>;
		pinctrl-13 = <0xc0>;
		pinctrl-14 = <0xc1>;
		pinctrl-15 = <0xc2>;
		pinctrl-16 = <0xc3>;
		pinctrl-17 = <0xc4>;
		pinctrl-18 = <0xc5>;
		pinctrl-19 = <0xc6>;
		pinctrl-20 = <0xc7>;
		pinctrl-21 = <0xc8>;
		pinctrl-22 = <0xc9>;
		pinctrl-23 = <0xca>;
		phandle = <0xcc>;
	};

	audio_sram@11212000 {
		compatible = "mediatek,audio_sram";
		reg = <0x00 0x11212000 0x00 0xd000>;
		prefer_mode = <0x00>;
		mode_size = <0x9c00 0xd000>;
		block_size = <0x1000>;
	};

	snd_scp_ultra {
		compatible = "mediatek,snd_scp_ultra";
		scp_ultra_dl_memif_id = <0x07>;
		scp_ultra_ul_memif_id = <0x0f>;
		phandle = <0x1bd>;
	};

	mtk-btcvsd-snd@18050000 {
		compatible = "mediatek,mtk-btcvsd-snd";
		reg = <0x00 0x18050000 0x00 0x1000 0x00 0x18080000 0x00 0x14000>;
		interrupts = <0x00 0x177 0x04 0x00>;
		mediatek,infracfg = <0x02>;
		mediatek,offset = <0xf00 0x800 0x140 0x144 0x148>;
		phandle = <0x1be>;
	};

	sound {
		compatible = "mediatek,mt6833-mt6359p-sound";
		mediatek,headset-codec = <0xcb>;
		mediatek,platform = <0xcc>;
		phandle = <0x1bf>;

		mediatek,speaker-codec {
		};
	};

	mtk_ssc {
		compatible = "mediatek,ssc";
		ssc_disable = <0x01>;
		phandle = <0x1c0>;
	};

	wifi@18000000 {
		compatible = "mediatek,wifi";
		reg = <0x00 0x18000000 0x00 0x100000>;
		interrupts = <0x00 0x179 0x04 0x00>;
		memory-region = <0xcd>;
		phandle = <0x1c1>;
	};

	gps@18c00000 {
		compatible = "mediatek,gps";
		emi-region = <0x1d>;
		emi-offset = <0x400000>;
		emi-size = <0xfffff>;
		emi-domain-ap = <0x00>;
		emi-domain-conn = <0x02>;
		phandle = <0x1c2>;
	};

	mtk_lpm {
		compatible = "mediatek,mtk-lpm";
		#address-cells = <0x02>;
		#size-cells = <0x02>;
		ranges;
		lpm-kernel-suspend = <0x00>;
		suspend-method = "enable";
		logger-enable-states = "mcusysoff";
		cpupm-method = "mcu";
		irq-remain = <0xce 0xcf 0xd0 0xd1 0xd2 0xd3 0xd4 0xd5>;
		resource-ctrl = <0xd6 0xd7 0xd8 0xd9 0xda>;
		constraints = <0xdb 0xdc 0xdd 0xde>;
		spm-cond = <0xdf 0xe0>;
		cg-shift = <0x00>;
		pll-shift = <0x10>;
		power-gs = <0x00>;
		mcusys-cnt-chk = <0x01>;
		phandle = <0x1c3>;

		cpupm-sysram@11b000 {
			compatible = "mediatek,cpupm-sysram";
			reg = <0x00 0x11b000 0x00 0x500>;
			phandle = <0x1c4>;
		};

		mcusys-ctrl@c53a000 {
			compatible = "mediatek,mcusys-ctrl";
			reg = <0x00 0xc53a000 0x00 0x1000>;
			phandle = <0x1c5>;
		};

		lpm_sysram@11b500 {
			compatible = "mediatek,lpm-sysram";
			reg = <0x00 0x11b500 0x00 0x300>;
			phandle = <0x1c6>;
		};

		irq-remain-list {

			edge_keypad {
				target = <0xe1>;
				value = <0x01 0x00 0x00 0x04>;
				phandle = <0xce>;
			};

			edge_mdwdt {
				target = <0xe2>;
				value = <0x01 0x00 0x80000000 0x2000000>;
				phandle = <0xcf>;
			};

			level_mali0 {
				target = <0xe3>;
				value = <0x00 0x00 0x00 0x00>;
				phandle = <0xd0>;
			};

			level_mali1 {
				target = <0xe3>;
				value = <0x00 0x01 0x00 0x00>;
				phandle = <0xd1>;
			};

			level_mali2 {
				target = <0xe3>;
				value = <0x00 0x02 0x00 0x00>;
				phandle = <0xd2>;
			};

			level_mali3 {
				target = <0xe3>;
				value = <0x00 0x03 0x00 0x00>;
				phandle = <0xd3>;
			};

			level_mali4 {
				target = <0xe3>;
				value = <0x00 0x04 0x00 0x00>;
				phandle = <0xd4>;
			};

			level_i2c0 {
				target = <0xe4>;
				value = <0x00 0x04 0x00 0x00>;
				phandle = <0xd5>;
			};
		};

		resource-ctrl-list {

			bus26m {
				id = <0x00>;
				value = <0x00>;
				phandle = <0xd6>;
			};

			infra {
				id = <0x01>;
				value = <0x00>;
				phandle = <0xd7>;
			};

			syspll {
				id = <0x02>;
				value = <0x00>;
				phandle = <0xd8>;
			};

			dram_s0 {
				id = <0x03>;
				value = <0x00>;
				phandle = <0xd9>;
			};

			dram_s1 {
				id = <0x04>;
				value = <0x00>;
				phandle = <0xda>;
			};
		};

		constraint-list {

			rc_bus26m {
				rc-name = "bus26m";
				id = <0x00>;
				value = <0x01>;
				cond-info = <0x01>;
				phandle = <0xdb>;
			};

			rc_syspll {
				rc-name = "syspll";
				id = <0x01>;
				value = <0x01>;
				cond-info = <0x01>;
				phandle = <0xdc>;
			};

			rc_dram {
				rc-name = "dram";
				id = <0x02>;
				value = <0x01>;
				cond-info = <0x01>;
				phandle = <0xdd>;
			};

			rc_cpu_buck_ldo {
				rc-name = "cpu-buck-ldo";
				id = <0x03>;
				value = <0x01>;
				cond-info = <0x00>;
				phandle = <0xde>;
			};
		};

		spm-cond-list {

			spm_cond_cg {
				cg-name = "MTCMOS_0\0INFRA_0\0INFRA_1\0INFRA_2\0INFRA_3\0INFRA_4\0INFRA_5\0MMSYS_0\0MMSYS_1\0MMSYS_2\0MMSYS_3";
				phandle = <0xdf>;
			};

			spm_cond_pll {
				pll-name = "UNIVPLL\0MFGPLL\0MSDCPLL\0TVPLL\0MMPLL";
				phandle = <0xe0>;
			};
		};

		power-gs-list {
		};
	};

	eem_fsm@11278000 {
		compatible = "mediatek,eem_fsm";
		reg = <0x00 0x11278000 0x00 0x1000>;
		interrupts = <0x00 0xa8 0x04 0x00>;
		eem-status = <0x01>;
		sn-status = <0x01>;
		eem-initmon-little = <0xff>;
		eem-initmon-big = <0xff>;
		eem-initmon-cci = <0xff>;
		eem-initmon-gpu = <0xff>;
		eem-clamp-little = <0x00>;
		eem-clamp-big = <0x00>;
		eem-clamp-cci = <0x00>;
		eem-clamp-gpu = <0x00>;
		eem-offset-little = <0xff>;
		eem-offset-big = <0xff>;
		eem-offset-cci = <0xff>;
		eem-offset-gpu = <0xff>;
		nvmem = <0x41>;
		nvmem-names = "mtk_efuse";
		nvmem-cells = <0x2d 0xe5 0xe6 0xe7>;
		nvmem-cell-names = "efuse_segment_cell\0ptpod_1_cell\0ptpod_2_cell\0ptpod_3_cell";
		proc1-supply = <0x2e>;
		proc2-supply = <0x2f>;
		phandle = <0x1c7>;
	};

	drm_wv {
		compatible = "mediatek,drm_wv";
		status = "okay";
		phandle = <0x1c8>;
	};

	mtee_svp {
		compatible = "medaitek,svp";
		phandle = <0x1c9>;
	};

	met {

		met-emi {
			compatible = "mediatek,met_emi";
			emi_num = <0x01>;
			dram_num = <0x02>;
			dramc_ver = <0x02>;
			seda_ver = <0x15e>;
			met_emi_support_list = <0x04>;
			cen_emi_reg_base = <0x10219000>;
			cen_emi_reg_size = <0x1000>;
			chn_emi_reg_base = <0x10235000 0x10245000>;
			chn_emi_reg_size = <0xa90>;
			dramc_nao_reg_base = <0x10234000 0x10244000>;
			dramc_nao_reg_size = <0x76c>;
			dramc_ao_reg_base = <0x10230000 0x10240000>;
			dramc_ao_reg_size = <0x2000>;
			ddrphy_ao_reg_base = <0x10238000 0x10248000>;
			ddrphy_ao_reg_size = <0x1650>;
			ddrphy_ao_misc_cg_ctrl0 = <0x284>;
			ddrphy_ao_misc_cg_ctrl2 = <0x28c>;
			dram_freq_default = <0x1900>;
			ddr_ratio_default = <0x08>;
			dram_type_default = <0x08>;
			phandle = <0x1ca>;
		};

		met_res_ram {
			compatible = "mediatek,met_res_ram";

			met_res_ram_sspm {
				size = <0x400000>;
				start = <0x00>;
			};

			met-res-ram-mcupm {
				size = <0x400000>;
				start = <0x00>;
			};
		};

		mcupm-rts-header {
			node_0 = "MCUPM_MET_UNIT_TEST\0test";
			phandle = <0x1cb>;
		};

		sspm-rts-header {
			node_0 = "SSPM_PTPOD\0_id,voltage";
			node_1 = "SSPM_MET_UNIT_TEST\0test";
			node_2 = "SSPM_QOS_BOUND_STATE\0idx,state,num,event,emibw_mon_total,emibw_mon_cpu,emibw_mon_gpu,\0emibw_mon_mm,emibw_mon_md,emibw_req_total,emibw_req_cpu,\0emibw_req_gpu,emibw_req_mm,emibw_req_md,smibw_mon_venc,\0smibw_mon_cam,smibw_mon_img,smibw_mon_mdp,smibw_mon_gpu,\0smibw_mon_apu,smibw_mon_vpu0,smibw_mon_vpu1,smibw_mon_apumd32,\0smibw_req_venc,smibw_req_cam,smibw_req_img,smibw_req_mdp,\0smibw_req_gpu,smibw_req_apu,smibw_req_vpu0,smibw_req_vpu1,\0smibw_req_apumd32,lat_mon_cpu,lat_mon_vpu0,lat_mon_vpu1,\0lat_mon_apumd32";
			node_3 = "SSPM_CM_MGR_NON_WFX\0non_wfx_0,non_wfx_1,non_wfx_2,non_wfx_3,\0non_wfx_4,non_wfx_5,non_wfx_6,non_wfx_7";
			node_4 = "SSPM_CM_MGR_LOADING\0ratio,cps";
			node_5 = "SSPM_CM_MGR_POWER\0c_up_array_0,c_up_array_1,c_down_array_0,c_down_array_1,\0c_up_0,c_up_1,c_down_0,c_dwon_1,c_up,\0c_down,v_up,v_down,v2f_0,v2f_1";
			node_6 = "SSPM_CM_MGR_OPP\0v_dram_opp,v_dram_opp_cur,c_opp_cur_0,c_opp_cur_1,d_times_up,\0d_times_down";
			node_7 = "SSPM_CM_MGR_RATIO\0ratio_max_0,ratio_max_1,ratio_0,ratio_1,ratio_2,ratio_3,ratio_4,\0ratio_5,ratio_6,ratio_7";
			node_8 = "SSPM_CM_MGR_BW\0total_bw";
			node_9 = "SSPM_CM_MGR_CP_RATIO\0up0,up1,up2,up3,up4,down0,down1,down2,down3,down4";
			node_10 = "SSPM_CM_MGR_VP_RATIO\0up0,up1,up2,up3,up4,down0,down1,down2,down3,down4";
			node_11 = "SSPM_CM_MGR_DE_TIMES\0up0,up1,up2,up3,up4,down0,down1,down2,down3,down4,reset";
			node_12 = "SSPM_SWPM_CPU__CORE_ACTIVE_RATIO\0cpu0,cpu1,cpu2,cpu3,cpu4,cpu5,cpu6,cpu7";
			node_13 = "SSPM_SWPM_CPU__CORE_IDLE_RATIO\0cpu0,cpu1,cpu2,cpu3,cpu4,cpu5,cpu6,cpu7";
			node_14 = "SSPM_SWPM_CPU__CORE_OFF_RATIO\0cpu0,cpu1,cpu2,cpu3,cpu4,cpu5,cpu6,cpu7";
			node_15 = "SSPM_SWPM_CPU__CORE_STALL_RATIO\0cpu0,cpu1,cpu2,cpu3,cpu4,cpu5,cpu6,cpu7";
			node_16 = "SSPM_SWPM_CPU__CORE_PMU_L3DC\0cpu0,cpu1,cpu2,cpu3,cpu4,cpu5,cpu6,cpu7";
			node_17 = "SSPM_SWPM_CPU__CORE_PMU_INST_SPEC\0cpu0,cpu1,cpu2,cpu3,cpu4,cpu5,cpu6,cpu7";
			node_18 = "SSPM_SWPM_CPU__CORE_PMU_CYCLES\0cpu0,cpu1,cpu2,cpu3,cpu4,cpu5,cpu6,cpu7";
			node_19 = "SSPM_SWPM_CPU__CORE_NON_WFX_CTR\0cpu0,cpu1,cpu2,cpu3,cpu4,cpu5,cpu6,cpu7";
			node_20 = "SSPM_SWPM_CPU__DSU_STATE_RATIO\0active,idle,off";
			node_21 = "SSPM_SWPM_CPU__DSU_L3_BW\0L3_BW";
			node_22 = "SSPM_SWPM_CPU__MCUSYS_STATE_RATIO\0active,idle,off";
			node_23 = "SSPM_SWPM_CPU__MCUSYS_EMI_BW\0cpu_emi_bw";
			node_24 = "SSPM_SWPM_CPU__DVFS\0vproc2,vproc1,cpuL_freq,cpuB_freq,cpu_L_opp,\0cpu_B_opp,cci_volt,cci_freq,cci_opp";
			node_25 = "SSPM_SWPM_CPU__LKG_POWER\0cpu_L,cpu_B,dsu";
			node_26 = "SSPM_SWPM_CPU__POWER\0cpu_L,cpu_B,dsu,mcusys";
			node_27 = "SSPM_SWPM_GPU__LOADING\0loading";
			node_28 = "SSPM_SWPM_GPU__DVFS\0vgpu,gpu_freq";
			node_29 = "SSPM_SWPM_GPU__URATE\0alu_fma,alu_cvt,alu_sfu,tex,lsc,l2c,vary,tiler,rast";
			node_30 = "SSPM_SWPM_GPU__THERMAL\0thermal,lkg";
			node_31 = "SSPM_SWPM_GPU__COUNTER\0GPU_ACTIVE,EXEC_INSTR_FMA,EXEC_INSTR_CVT,EXEC_INSTR_SFU,TEX,\0VARY_SLOT,L20,L21,L22,L23";
			node_32 = "SSPM_SWPM_GPU__POWER\0gpu";
			node_33 = "SSPM_SWPM_CORE__INFRA_STATE_RATIO\0dact,cact,idle,dcm";
			node_34 = "SSPM_SWPM_CORE__DVFS\0vcore,ddr_freq";
			node_35 = "SSPM_SWPM_CORE__POWER\0dramc,infra_top,aphy_vcore";
			node_36 = "SSPM_SWPM_CORE__LKG_POWER\0infra_top,dramc,thermal";
			node_37 = "SSPM_SWPM_DRAM__MEM_IDX\0read_bw,write_bw,srr_pct,pdir_pct,phr_pct,acc_util,mr4,ddr_freq";
			node_38 = "SSPM_SWPM_DRAM__POWER\0aphy_vddq_0p6v,aphy_vm_0p75v,aphy_vio_1p2v,dram_vddq_0p6v,\0dram_vdd2_1p1v,dram_vdd1_1p8v";
			node_39 = "SSPM_SWPM_ME__POWER\0disp,mdp,venc,vdec";
			node_40 = "SSPM_SWPM_ME__IDX\0vdec_fps,venc_fps,disp_fps,disp_resolution";
			node_41 = "__SSPM_APUSYS_VPU_QOS_CNT__\0bw_VPU0,bw_VPU1,lt_VPU0,lt_VPU1,bw_VPU0_all,bw_VPU1_all,lt_VPU0_all,\0lt_VPU1_all";
			node_42 = "__SSPM_APUSYS_OTHERS_QOS_CNT__\0bw_MD32,lt_MD32,bw_MD32_all,lt_MD32_all";
			node_43 = "__SSPM_GPU_APU_SSC_CNT__\0APU_0_R,APU_0_W,GPU_0_R,GPU_0_W,APU_1_R,APU_1_W,GPU_1_R,GPU_1_W";
			phandle = <0x1cc>;
		};
	};

	trusty {
		compatible = "android,trusty-smc-v1";
		ranges;
		#address-cells = <0x02>;
		#size-cells = <0x02>;
		tee-id = <0x00>;
		tee-name = "trusty";

		mtee {
			compatible = "mediatek,trusty-mtee-v1";
		};

		gz-main {
			compatible = "mediatek,trusty-gz";
		};

		trusty-irq {
			compatible = "android,trusty-irq-v1";
			ppi-interrupt-parent = <0x01>;
		};

		trusty-virtio {
			compatible = "android,trusty-virtio-v1";
		};

		trusty-gz-log {
			compatible = "android,trusty-gz-log-v1";
		};
	};

	nebula {
		compatible = "android,nebula-smc-v1";
		ranges;
		#address-cells = <0x02>;
		#size-cells = <0x02>;
		tee-id = <0x01>;
		tee-name = "nebula";

		nebula-virtio {
			compatible = "android,nebula-virtio-v1";
		};

		nebula-irq {
			compatible = "android,nebula-irq-v1";
			ppi-interrupt-parent = <0x01>;
		};

		nebula-gz-log {
			compatible = "android,nebula-gz-log-v1";
		};
	};

	__symbols__ {
		chosen = "/chosen";
		clkitg = "/clkitg";
		disable_unused = "/disable_unused";
		clk32k = "/clocks/clk32k";
		clk26m = "/clocks/clk26m";
		clk13m = "/clocks/clk13m";
		ulposc = "/clocks/ulposc";
		cluster0_opp = "/opp_table0";
		cluster1_opp = "/opp_table1";
		cpu0 = "/cpus/cpu@000";
		cpu1 = "/cpus/cpu@001";
		cpu2 = "/cpus/cpu@002";
		cpu3 = "/cpus/cpu@003";
		cpu4 = "/cpus/cpu@004";
		cpu5 = "/cpus/cpu@005";
		cpu6 = "/cpus/cpu@100";
		cpu7 = "/cpus/cpu@101";
		cpuoff_l = "/cpus/idle-states/cpuoff_l";
		cpuoff_b = "/cpus/idle-states/cpuoff_b";
		clusteroff_l = "/cpus/idle-states/clusteroff_l";
		clusteroff_b = "/cpus/idle-states/clusteroff_b";
		mcusysoff = "/cpus/idle-states/mcusysoff";
		s2idle = "/cpus/idle-states/s2idle";
		lastbus = "/lastbus";
		reserved_memory = "/reserved-memory";
		ssmr_cma_mem = "/reserved-memory/ssmr-reserved-cma_memory";
		wifi_mem = "/reserved-memory/wifi-reserve-memory";
		consys_mem = "/reserved-memory/consys-reserve-memory";
		memory_ssmr_features = "/memory-ssmr-features";
		goodix_fp = "/fingerprint";
		gic = "/interrupt-controller";
		ppi_cluster0 = "/interrupt-controller/ppi-partitions/interrupt-partition-0";
		ppi_cluster1 = "/interrupt-controller/ppi-partitions/interrupt-partition-1";
		timer = "/timer";
		dvfsp = "/dvfsp@11bc00";
		mt_cpufreq = "/mt_cpufreq";
		mcucfg1 = "/mcucfg1@c530000";
		drm = "/soc/drm@1000d000";
		dfd = "/dfd@0c600000";
		dfd_cache = "/dfd_cache";
		mcupm = "/mcupm@0c540000";
		topckgen_clk = "/syscon@10000000";
		irtx_pwm = "/irtx_pwm";
		atf_logger = "/atf_logger";
		dcm = "/dcm@10001000";
		infracfg_ao_clk = "/syscon@10001000";
		infracfg_rst = "/syscon@10001000/reset-controller";
		scp_infra = "/scp_infra@10001000";
		pericfg_clk = "/syscon@10003000";
		scpsys = "/power-controller@10006000";
		eint = "/apirq@1000b000";
		masp = "/masp@1000a000";
		apmixedsys_clk = "/syscon@1000C000";
		fhctl = "/fhctl@1000ce00";
		seninf_top = "/seninf_top@1a004000";
		kd_camera_hw1 = "/kd_camera_hw1@1a004000";
		pd_adapter = "/pd_adapter";
		mtk_ctd = "/mtk_ctd";
		camisp_legacy = "/camisp_legacy@1a000000";
		cam1_legacy = "/cam1_legacy@1a030000";
		camsys_rawa_legacy = "/camsys_rawa_legacy@1a04f000";
		cam2_legacy = "/cam2_legacy@1a050000";
		camsys_rawb_legacy = "/camsys_rawb_legacy@1a06f000";
		cam3_legacy = "/cam3_legacy@1a070000";
		camsys_rawc_legacy = "/camsys_rawc_legacy@1a08f000";
		camsv2_legacy = "/camsv2_legacy@1a092000";
		camsv3_legacy = "/camsv3_legacy@1a093000";
		camsv4_legacy = "/camsv4_legacy@1a094000";
		camsv5_legacy = "/camsv5_legacy@1a095000";
		camsv6_legacy = "/camsv6_legacy@1a096000";
		camsv7_legacy = "/camsv7_legacy@1a097000";
		subpmic_pmu_eint = "/subpmic_pmu_eint";
		ccu = "/ccu@1a101000";
		ccu1 = "/ccu1@1a181000";
		consys = "/consys@18002000";
		auxadc = "/auxadc@11001000";
		gpio = "/gpio@10005000";
		iocfg_rb = "/iocfg_rb@11c30000";
		iocfg_bm = "/iocfg_bm@11d10000";
		iocfg_br = "/iocfg_br@11d40000";
		iocfg_lm = "/iocfg_lm@11e20000";
		iocfg_bl = "/iocfg_bl@11e60000";
		iocfg_rt = "/iocfg_rt@11ea0000";
		pio = "/pinctrl";
		aud_clk_mosi_off = "/pinctrl/aud_clk_mosi_off";
		aud_clk_mosi_on = "/pinctrl/aud_clk_mosi_on";
		aud_dat_mosi_off = "/pinctrl/aud_dat_mosi_off";
		aud_dat_mosi_on = "/pinctrl/aud_dat_mosi_on";
		aud_dat_miso0_off = "/pinctrl/aud_dat_miso0_off";
		aud_dat_miso0_on = "/pinctrl/aud_dat_miso0_on";
		aud_dat_miso1_off = "/pinctrl/aud_dat_miso1_off";
		aud_dat_miso1_on = "/pinctrl/aud_dat_miso1_on";
		vow_dat_miso_off = "/pinctrl/vow_dat_miso_off";
		vow_dat_miso_on = "/pinctrl/vow_dat_miso_on";
		vow_clk_miso_off = "/pinctrl/vow_clk_miso_off";
		vow_clk_miso_on = "/pinctrl/vow_clk_miso_on";
		aud_nle_mosi_off = "/pinctrl/aud_nle_mosi_off";
		aud_nle_mosi_on = "/pinctrl/aud_nle_mosi_on";
		aud_gpio_i2s0_off = "/pinctrl/aud_gpio_i2s0_off";
		aud_gpio_i2s0_on = "/pinctrl/aud_gpio_i2s0_on";
		aud_gpio_i2s1_off = "/pinctrl/aud_gpio_i2s1_off";
		aud_gpio_i2s1_on = "/pinctrl/aud_gpio_i2s1_on";
		aud_gpio_i2s2_off = "/pinctrl/aud_gpio_i2s2_off";
		aud_gpio_i2s2_on = "/pinctrl/aud_gpio_i2s2_on";
		aud_gpio_i2s3_off = "/pinctrl/aud_gpio_i2s3_off";
		aud_gpio_i2s3_on = "/pinctrl/aud_gpio_i2s3_on";
		aud_gpio_i2s5_off = "/pinctrl/aud_gpio_i2s5_off";
		aud_gpio_i2s5_on = "/pinctrl/aud_gpio_i2s5_on";
		mmc0_pins_default = "/pinctrl/mmc0default";
		mmc0_pins_uhs = "/pinctrl/mmc0@0";
		mmc1_pins_default = "/pinctrl/mmc1default";
		mmc1_pins_uhs = "/pinctrl/mmc1@0";
		fingerprint_default = "/pinctrl/state_default";
		fingerprint_reset_high = "/pinctrl/state_reset_high";
		fingerprint_reset_low = "/pinctrl/state_reset_low";
		fingerprint_spi_mode = "/pinctrl/spi_mode";
		keypad = "/kp@10010000";
		dvfsrc = "/dvfsrc@10012000";
		dvfsrc_vcore = "/dvfsrc@10012000/dvfsrc-vcore";
		dvfsrc_vscp = "/dvfsrc@10012000/dvfsrc-vscp";
		dvfsrc_freq_opp7 = "/dvfsrc@10012000/opp7";
		dvfsrc_freq_opp6 = "/dvfsrc@10012000/opp6";
		dvfsrc_freq_opp5 = "/dvfsrc@10012000/opp5";
		dvfsrc_freq_opp4 = "/dvfsrc@10012000/opp4";
		dvfsrc_freq_opp3 = "/dvfsrc@10012000/opp3";
		dvfsrc_freq_opp2 = "/dvfsrc@10012000/opp2";
		dvfsrc_freq_opp1 = "/dvfsrc@10012000/opp1";
		dvfsrc_freq_opp0 = "/dvfsrc@10012000/opp0";
		sleep = "/sleep@10006000";
		dpmaif = "/dpmaif@10014000";
		ccifdriver = "/ccifdriver@10209000";
		mddriver = "/mddriver";
		md_auxadc = "/md_auxadc";
		md_ccci_rtc = "/md_ccci_rtc";
		ccci_scp = "/ccci_scp";
		gpio_usage_mapping = "/gpio_usage_mapping";
		md1_sim1_hot_plug_eint = "/MD1_SIM1_HOT_PLUG_EINT";
		md1_sim2_hot_plug_eint = "/MD1_SIM2_HOT_PLUG_EINT";
		swtp = "/swtp";
		watchdog = "/watchdog@10007000";
		systimer = "/systimer@10017000";
		hwrng = "/hwrng";
		mobicore = "/mobicore";
		apdma = "/dma-controller@10217a80";
		gce = "/gce_mbox@10228000";
		gce_sec = "/gce_mbox_sec@10228000";
		gce_mbox_bdg = "/gce_mbox_bdg";
		apuart0 = "/serial@11002000";
		apuart1 = "/serial@11003000";
		emicen = "/emicen@10219000";
		emichn = "/emichn@10235000";
		touch = "/touch";
		utos = "/utos";
		fpsgo = "/fpsgo";
		disp_pwm = "/disp_pwm0@1100e000";
		efuse = "/efuse@11c10000";
		efuse_segment = "/efuse@11c10000/segment@78";
		efuse_ptpod_1 = "/efuse@11c10000/ptpod_1@c8";
		efuse_ptpod_2 = "/efuse@11c10000/ptpod_2@340";
		efuse_ptpod_3 = "/efuse@11c10000/ptpod_3@30";
		lvts_e_data1 = "/efuse@11c10000/data1";
		lvts_e_data2 = "/efuse@11c10000/data2";
		ufshci = "/ufshci@11270000";
		scp_clk_ctrl = "/scp_clk_ctrl@10721000";
		scp_gpio = "/scp_gpio@10005000";
		mmc0 = "/mmc@11230000";
		mmc1 = "/mmc@11240000";
		firmware = "/firmware";
		scmi = "/firmware/scmi";
		scmi_tinysys = "/firmware/scmi/protocol@80";
		scmi_tx_shmem = "/ssram1@10450000/tiny_mbox@0";
		scmi_rx_shmem = "/ssram2@10460000/tiny_mbox@1";
		tinysys_mbox = "/tinysys_mbox@10451000";
		tcpc_pd = "/tcpc_pd";
		imp_iic_wrap_c_clk = "/syscon@11007000";
		flashlight_core = "/flashlight_core";
		mtk_composite_v4l2_1 = "/mtk_composite_v4l2_1";
		flashlight_0 = "/mtk_composite_v4l2_1/port@0/endpoint";
		flashlight_1 = "/mtk_composite_v4l2_1/port@1/endpoint";
		camera_af_hw_node = "/camera_af_hw_node";
		pmic_temp = "/pmic_temp";
		lvts = "/lvts@1100b000";
		pbm = "/pbm";
		mdpm = "/mdpm";
		cpu_power_throttling = "/cpu_power_throttling";
		md_power_throttling = "/md_power_throttling";
		bp_thl = "/bp_thl";
		tboard_thermistor0 = "/thermal-sensor0";
		tboard_thermistor1 = "/thermal-sensor1";
		tboard_thermistor2 = "/thermal-sensor2";
		tboard_thermistor3 = "/thermal-sensor3";
		thermal_ipi_legacy = "/thermal_ipi_legacy";
		afe_clk = "/syscon@11210000";
		imp_iic_wrap_e_clk = "/syscon@11CB1000";
		imp_iic_wrap_s_clk = "/syscon@11D02000";
		imp_iic_wrap_ws_clk = "/syscon@11D23000";
		imp_iic_wrap_w_clk = "/syscon@11E03000";
		imp_iic_wrap_n_clk = "/syscon@11F01000";
		mfg_top_config_clk = "/syscon@13fbf000";
		mali = "/mali@13000000";
		gpufreq = "/gpufreq";
		gpufreq_wrapper = "/gpufreq_wrapper";
		ged = "/ged";
		gpu_mali_opp = "/opp-table0";
		opp_table_disp = "/opp-table-disp";
		opp_table_cam = "/opp-table-cam";
		opp_table_img = "/opp-table-img";
		opp_table_img2 = "/opp-table-img2";
		opp_table_dpe = "/opp-table-dpe";
		opp_table_ipe = "/opp-table-ipe";
		opp_table_venc = "/opp-table-venc";
		opp_table_vdec = "/opp-table-vdec";
		opp_table_mdp = "/opp-table-mdp";
		opp_table_ccu = "/opp-table-ccu";
		qos = "/qos@0011bb00";
		cm_mgr = "/cm_mgr@c530000";
		mmqos = "/interconnect";
		dispsys_config_clk = "/syscon@14000000";
		imgsys1_clk = "/syscon@15020000";
		imgsys2_clk = "/syscon@15820000";
		vdec_gcon_base_clk = "/syscon@1602f000";
		venc_gcon_clk = "/syscon@17000000";
		camsys_main_clk = "/syscon@1a000000";
		camsys_rawa_clk = "/syscon@1a04f000";
		camsys_rawb_clk = "/syscon@1a06f000";
		ipesys_clk = "/syscon@1b000000";
		mdpsys_config_clk = "/syscon@1f000000";
		mdpsys_config = "/mdpsys_config@1f000000";
		mdp = "/mdp@1f000000";
		mdp_mutex = "/mdp_mutex@1f001000";
		mdp_rdma0 = "/mdp_rdma0@1f003000";
		mdp_aal0 = "/mdp_aal0@1f005000";
		mdp_hdr0 = "/mdp_hdr0@1f007000";
		mdp_rsz0 = "/mdp_rsz0@1f008000";
		mdp_rsz1 = "/mdp_rsz1@1f009000";
		mdp_wrot0 = "/mdp_wrot0@1f00a000";
		mdp_wrot1 = "/mdp_wrot1@1f00b000";
		board_id = "/board_id";
		mdp_tdshp0 = "/mdp_tdshp0@1f00c000";
		disp_smi_2x1_sub_common_u0 = "/disp_smi_2x1_sub_comm0@1401b000";
		disp_smi_2x1_sub_common_u1 = "/disp_smi_2x1_sub_comm1@1401c000";
		smi_disp_common = "/smi_disp_comm@14002000";
		smi_larb0 = "/smi_larb0@14003000";
		smi_larb1 = "/smi_larb1@14004000";
		smi_larb4 = "/smi_larb4@1602e000";
		smi_larb7 = "/smi_larb7@17010000";
		smi_larb2 = "/smi_larb2@1f002000";
		img1_smi_2x1_sub_common = "/img1_smi_2x1_sub_comm@1401e000";
		img0_smi_2x1_sub_common = "/img0_smi_2x1_sub_comm@1502f000";
		imgsys_config = "/imgsys_config@15020000";
		smi_larb9 = "/smi_larb9@1502e000";
		smi_larb11 = "/smi_larb11@1582e000";
		ipe_smi_2x1_sub_common = "/ipe_smi_2x1_sub_comm@1b00e000";
		smi_larb19 = "/smi_larb19@1b10f000";
		smi_larb20 = "/smi_larb20@1b00f000";
		cam_smi_3x1_sub_common1 = "/cam_smi_3x1_sub_comm1@1a00c000";
		cam_smi_4x1_sub_common0 = "/cam_smi_4x1_sub_comm0@1a00d000";
		smi_larb13 = "/smi_larb13@1a001000";
		smi_larb14 = "/smi_larb14@1a002000";
		smi_larb16 = "/smi_larb16@1a00f000";
		smi_larb17 = "/smi_larb17@1a010000";
		i2c0 = "/i2c@11e00000";
		i2c1 = "/i2c@11d20000";
		i2c2 = "/i2c@11d21000";
		i2c3 = "/i2c@11cb0000";
		i2c4 = "/i2c@11d22000";
		i2c5 = "/i2c@11e01000";
		mt6360_pmu = "/i2c@11e01000/mt6360_pmu@34";
		mt6360_chg = "/i2c@11e01000/mt6360_pmu@34/chg";
		otg_vbus = "/i2c@11e01000/mt6360_pmu@34/chg/usb-otg-vbus";
		mt6360_adc = "/i2c@11e01000/mt6360_pmu@34/adc";
		mt6360_led = "/i2c@11e01000/mt6360_pmu@34/led";
		fl_core_0 = "/i2c@11e01000/mt6360_pmu@34/led/fled/flash@0/port@0/endpoint";
		fl_core_1 = "/i2c@11e01000/mt6360_pmu@34/led/fled/flash@1/port@1/endpoint";
		mt6360_pmic = "/i2c@11e01000/mt6360_pmu@34/pmic";
		mt6360_mdla_buck_reg = "/i2c@11e01000/mt6360_pmu@34/pmic/buck1";
		mt_pmic_vfp_ldo_reg = "/i2c@11e01000/mt6360_pmu@34/ldo/ldo1";
		mt_pmic_vtp_ldo_reg = "/i2c@11e01000/mt6360_pmu@34/ldo/ldo2";
		mt_pmic_vmc_ldo_reg = "/i2c@11e01000/mt6360_pmu@34/ldo/ldo3";
		mt_pmic_vmch_ldo_reg = "/i2c@11e01000/mt6360_pmu@34/ldo/ldo5";
		mt6360_typec = "/i2c@11e01000/usb_type_c@4e";
		i2c6 = "/i2c@11f00000";
		i2c7 = "/i2c@11e02000";
		i2c8 = "/i2c@11d00000";
		i2c9 = "/i2c@11d01000";
		pwm = "/pwm@10048000";
		spi0 = "/spi0@1100a000";
		spi1 = "/spi1@11010000";
		spi2 = "/spi2@11012000";
		spi3 = "/spi3@11013000";
		spi4 = "/spi4@11018000";
		spi5 = "/spi5@11019000";
		spi6 = "/spi6@1101d000";
		spi7 = "/spi7@1101e000";
		pmic_clock_buffer_ctrl = "/pmic_clock_buffer_ctrl";
		mrdump_ext_rst = "/mrdump_ext_rst";
		odm = "/odm";
		simtray = "/simtray";
		regulator_vibrator = "/regulator_vibrator";
		mtk_leds = "/mtk_leds";
		pwrap = "/pwrap@10026000";
		pmic = "/pwrap@10026000/mt6359p";
		accdet = "/pwrap@10026000/mt6359p/accdet";
		mt6359vcore = "/pwrap@10026000/mt6359p/mt6359vcore";
		mt6359vproc = "/pwrap@10026000/mt6359p/mt6359vproc";
		mt6359vgpu = "/pwrap@10026000/mt6359p/mt6359vgpu";
		mt6359tsx = "/pwrap@10026000/mt6359p/mt6359tsx";
		mt6359dcxo = "/pwrap@10026000/mt6359p/mt6359dcxo";
		mtk_ts_pmic = "/pwrap@10026000/mt6359p/mtk_ts_pmic";
		mt6359pregulator = "/pwrap@10026000/mt6359p/mt6359pregulator";
		mt6359p_vs1_reg = "/pwrap@10026000/mt6359p/mt6359pregulator/buck_vs1";
		mt6359p_vgpu11_reg = "/pwrap@10026000/mt6359p/mt6359pregulator/buck_vgpu11";
		mt6359p_vmodem_reg = "/pwrap@10026000/mt6359p/mt6359pregulator/buck_vmodem";
		mt6359p_vpu_reg = "/pwrap@10026000/mt6359p/mt6359pregulator/buck_vpu";
		mt6359p_vcore_reg = "/pwrap@10026000/mt6359p/mt6359pregulator/buck_vcore";
		mt6359p_vs2_reg = "/pwrap@10026000/mt6359p/mt6359pregulator/buck_vs2";
		mt6359p_vpa_reg = "/pwrap@10026000/mt6359p/mt6359pregulator/buck_vpa";
		mt6359p_vproc2_reg = "/pwrap@10026000/mt6359p/mt6359pregulator/buck_vproc2";
		mt6359p_vproc1_reg = "/pwrap@10026000/mt6359p/mt6359pregulator/buck_vproc1";
		mt6359p_vcore_sshub_reg = "/pwrap@10026000/mt6359p/mt6359pregulator/buck_vcore_sshub";
		mt6359p_vaud18_reg = "/pwrap@10026000/mt6359p/mt6359pregulator/ldo_vaud18";
		mt6359p_vibr_reg = "/pwrap@10026000/mt6359p/mt6359pregulator/ldo_vibr";
		mt6359p_vrf12_reg = "/pwrap@10026000/mt6359p/mt6359pregulator/ldo_vrf12";
		mt6359p_vusb_reg = "/pwrap@10026000/mt6359p/mt6359pregulator/ldo_vusb";
		mt6359p_vsram_proc2_reg = "/pwrap@10026000/mt6359p/mt6359pregulator/ldo_vsram_proc2";
		mt6359p_vio18_reg = "/pwrap@10026000/mt6359p/mt6359pregulator/ldo_vio18";
		mt6359p_vcamio_reg = "/pwrap@10026000/mt6359p/mt6359pregulator/ldo_vcamio";
		mt6359p_vcn18_reg = "/pwrap@10026000/mt6359p/mt6359pregulator/ldo_vcn18";
		mt6359p_vfe28_reg = "/pwrap@10026000/mt6359p/mt6359pregulator/ldo_vfe28";
		mt6359p_vcn13_reg = "/pwrap@10026000/mt6359p/mt6359pregulator/ldo_vcn13";
		mt6359p_vcn33_1_bt_reg = "/pwrap@10026000/mt6359p/mt6359pregulator/ldo_vcn33_1_bt";
		mt6359p_vcn33_1_wifi_reg = "/pwrap@10026000/mt6359p/mt6359pregulator/ldo_vcn33_1_wifi";
		mt6359p_vaux18_reg = "/pwrap@10026000/mt6359p/mt6359pregulator/ldo_vaux18";
		mt6359p_vsram_others_reg = "/pwrap@10026000/mt6359p/mt6359pregulator/ldo_vsram_others";
		mt6359p_vefuse_reg = "/pwrap@10026000/mt6359p/mt6359pregulator/ldo_vefuse";
		mt6359p_vxo22_reg = "/pwrap@10026000/mt6359p/mt6359pregulator/ldo_vxo22";
		mt6359p_vrfck_reg = "/pwrap@10026000/mt6359p/mt6359pregulator/ldo_vrfck";
		mt6359p_vbif28_reg = "/pwrap@10026000/mt6359p/mt6359pregulator/ldo_vbif28";
		mt6359p_vio28_reg = "/pwrap@10026000/mt6359p/mt6359pregulator/ldo_vio28";
		mt6359p_vemc_reg = "/pwrap@10026000/mt6359p/mt6359pregulator/ldo_vemc";
		mt6359p_vcn33_2_bt_reg = "/pwrap@10026000/mt6359p/mt6359pregulator/ldo_vcn33_2_bt";
		mt6359p_vcn33_2_wifi_reg = "/pwrap@10026000/mt6359p/mt6359pregulator/ldo_vcn33_2_wifi";
		mt6359p_va12_reg = "/pwrap@10026000/mt6359p/mt6359pregulator/ldo_va12";
		mt6359p_va09_reg = "/pwrap@10026000/mt6359p/mt6359pregulator/ldo_va09";
		mt6359p_vrf18_reg = "/pwrap@10026000/mt6359p/mt6359pregulator/ldo_vrf18";
		mt6359p_vsram_md_reg = "/pwrap@10026000/mt6359p/mt6359pregulator/ldo_vsram_md";
		mt6359p_vufs_reg = "/pwrap@10026000/mt6359p/mt6359pregulator/ldo_vufs";
		mt6359p_vm18_reg = "/pwrap@10026000/mt6359p/mt6359pregulator/ldo_vm18";
		mt6359p_vbbck_reg = "/pwrap@10026000/mt6359p/mt6359pregulator/ldo_vbbck";
		mt6359p_vsram_proc1_reg = "/pwrap@10026000/mt6359p/mt6359pregulator/ldo_vsram_proc1";
		mt6359p_vsram_others_sshub_ldo = "/pwrap@10026000/mt6359p/mt6359pregulator/ldo_vsram_others_sshub";
		mt6359p_isnk_load = "/pwrap@10026000/mt6359p/mt6359pregulator/isnk_load";
		mt6359prtc = "/pwrap@10026000/mt6359p/mt6359prtc";
		fg_init = "/pwrap@10026000/mt6359p/mt6359prtc/fg_init";
		fg_soc = "/pwrap@10026000/mt6359p/mt6359prtc/fg_soc";
		ext_32k = "/pwrap@10026000/mt6359p/mt6359prtc/ext_32k";
		pmic_auxadc = "/pwrap@10026000/mt6359p/pmic_auxadc";
		pmic_efuse = "/pwrap@10026000/mt6359p/pmic_efuse";
		thermal_efuse_data1 = "/pwrap@10026000/mt6359p/pmic_efuse/e_data1";
		mtk_gauge = "/pwrap@10026000/mt6359p/mtk_gauge";
		mt6359keys = "/pwrap@10026000/mt6359p/mt6359keys";
		mt6359codec = "/pwrap@10026000/mt6359p/mt6359codec";
		mt6359p_clock_buffer = "/pwrap@10026000/mt6359p/mt6359p_clock_buffer";
		mt6359p_dynamic_loading_throttling = "/pwrap@10026000/mt6359p/mtk_dynamic_loading_throttling";
		mt6359p_lbat = "/pwrap@10026000/mt6359p/pmic_lbat_service";
		mt6359p_batoc_throttle = "/pwrap@10026000/mt6359p/mtk_battery_oc_throttling";
		srclken_rc = "/srclken-rc@1000f800";
		clock_buffer_ctrl = "/clock_buffer_ctrl";
		pwraph = "/pwraphal@10026000";
		spmi = "/spmi@10027000";
		mt6315_3 = "/spmi@10027000/mt6315@3";
		mt6315_3_regulator = "/spmi@10027000/mt6315@3/mt6315_3_regulator";
		mt6315_3_vbuck1 = "/spmi@10027000/mt6315@3/mt6315_3_regulator/3_vbuck1";
		mt6315_3_vbuck3 = "/spmi@10027000/mt6315@3/mt6315_3_regulator/3_vbuck3";
		mt6315_3_vbuck4 = "/spmi@10027000/mt6315@3/mt6315_3_regulator/3_vbuck4";
		disp_iommu_bank1 = "/iommu@14017000";
		disp_iommu_bank2 = "/iommu@14018000";
		disp_iommu_bank3 = "/iommu@14019000";
		disp_iommu_bank4 = "/iommu@1401a000";
		iommu0 = "/iommu@14016000";
		mtkfb = "/mtkfb@0";
		dispsys_config = "/dispsys_config@14000000";
		disp_mtee_sec = "/disp_mtee_sec";
		disp_mutex0 = "/disp_mutex@14001000";
		dvs = "/dvs@1b100000";
		dvp = "/dvp@1b100800";
		disp_ovl0 = "/disp_ovl0@14005000";
		disp_ovl0_2l = "/disp_ovl0_2l@14006000";
		disp_rdma0 = "/disp_rdma0@14007000";
		disp_rsz0 = "/disp_rsz0@14008000";
		disp_color0 = "/disp_color0@14009000";
		disp_ccorr0 = "/disp_ccorr0@1400b000";
		disp_aal0 = "/disp_aal0@1400c000";
		disp_gamma0 = "/disp_gamma0@1400d000";
		disp_postmask0 = "/disp_postmask0@1400e000";
		disp_dither0 = "/disp_dither0@1400f000";
		mipi_tx_config0 = "/mipi_tx_config@11e50000";
		dsi0 = "/dsi@14013000";
		dsi_te = "/dsi_te";
		mt6382_nfc = "/mt6382_nfc";
		mt6382_eint = "/mt6382_eint";
		bdg_support = "/bdg_support";
		disp_wdma0 = "/disp_wdma0@14014000";
		vcp = "/vcp@1ec00000";
		vcu = "/vcu@16000000";
		extcon_usb = "/extcon_usb";
		usb_role = "/extcon_usb/port/endpoint@0";
		usb = "/usb0@0x11200000";
		musb_drd_switch = "/usb0@0x11200000/port/endpoint@0";
		u2phy0 = "/usb-phy@11e40000";
		u2port0 = "/usb-phy@11e40000/usb-phy@11e40000";
		usb_meta = "/usb_meta";
		usb_boost = "/usb_boost_manager";
		lk_charger = "/lk_charger";
		onewire_gpio = "/onewire_gpio";
		maxim_ds28e16 = "/maxim_ds28e16";
		acl_slg = "/acl_slg";
		st_stick = "/st_stick";
		pe = "/pe";
		pe2 = "/pe2";
		pdc = "/pdc";
		pe4 = "/pe4";
		pe5 = "/pe5";
		charger = "/charger";
		afe = "/mt6833-afe-pcm@11210000";
		snd_scp_ultra = "/snd_scp_ultra";
		btcvsd_snd = "/mtk-btcvsd-snd@18050000";
		sound = "/sound";
		mtk_ssc = "/mtk_ssc";
		wifi = "/wifi@18000000";
		gps = "/gps@18c00000";
		mtk_lpm = "/mtk_lpm";
		cpupm_sysram = "/mtk_lpm/cpupm-sysram@11b000";
		mcusys_ctrl = "/mtk_lpm/mcusys-ctrl@c53a000";
		lpm_sysram = "/mtk_lpm/lpm_sysram@11b500";
		edge_keypad = "/mtk_lpm/irq-remain-list/edge_keypad";
		edge_mdwdt = "/mtk_lpm/irq-remain-list/edge_mdwdt";
		level_mali0 = "/mtk_lpm/irq-remain-list/level_mali0";
		level_mali1 = "/mtk_lpm/irq-remain-list/level_mali1";
		level_mali2 = "/mtk_lpm/irq-remain-list/level_mali2";
		level_mali3 = "/mtk_lpm/irq-remain-list/level_mali3";
		level_mali4 = "/mtk_lpm/irq-remain-list/level_mali4";
		level_i2c0 = "/mtk_lpm/irq-remain-list/level_i2c0";
		bus26m = "/mtk_lpm/resource-ctrl-list/bus26m";
		infra = "/mtk_lpm/resource-ctrl-list/infra";
		syspll = "/mtk_lpm/resource-ctrl-list/syspll";
		dram_s0 = "/mtk_lpm/resource-ctrl-list/dram_s0";
		dram_s1 = "/mtk_lpm/resource-ctrl-list/dram_s1";
		rc_bus26m = "/mtk_lpm/constraint-list/rc_bus26m";
		rc_syspll = "/mtk_lpm/constraint-list/rc_syspll";
		rc_dram = "/mtk_lpm/constraint-list/rc_dram";
		rc_cpu_buck_ldo = "/mtk_lpm/constraint-list/rc_cpu_buck_ldo";
		spm_cond_cg = "/mtk_lpm/spm-cond-list/spm_cond_cg";
		spm_cond_pll = "/mtk_lpm/spm-cond-list/spm_cond_pll";
		eem_fsm = "/eem_fsm@11278000";
		drm_wv = "/drm_wv";
		mtee_svp = "/mtee_svp";
		met_emi = "/met/met-emi";
		mcupm_rts_header = "/met/mcupm-rts-header";
		sspm_rts_header = "/met/sspm-rts-header";
	};
};
