
/* *INDENT-OFF* */
/*
 * This license is set out in https://raw.githubusercontent.com/Broadcom-Network-Switching-Software/OpenBCM/master/Legal/LICENSE file.
 * 
 * Copyright 2007-2022 Broadcom Inc. All rights reserved.
 */
#ifndef _DNX_DATA_MAX_EGR_QUEUING_H_

#define _DNX_DATA_MAX_EGR_QUEUING_H_




#ifndef BCM_DNX_SUPPORT
#error "This file is for use by DNX (JR2) family only!"
#endif



#define DNX_DATA_MAX_EGR_QUEUING_PARAMS_NOF_BITS_IN_TCG_WEIGHT (1)
#ifdef BCM_DNX2_SUPPORT

#undef DNX_DATA_MAX_EGR_QUEUING_PARAMS_NOF_BITS_IN_TCG_WEIGHT

#define DNX_DATA_MAX_EGR_QUEUING_PARAMS_NOF_BITS_IN_TCG_WEIGHT (8)

#endif 


#define DNX_DATA_MAX_EGR_QUEUING_PARAMS_NOF_BITS_IN_NOF_Q_PAIRS_IN_PS (1)
#ifdef BCM_DNX2_SUPPORT

#undef DNX_DATA_MAX_EGR_QUEUING_PARAMS_NOF_BITS_IN_NOF_Q_PAIRS_IN_PS

#define DNX_DATA_MAX_EGR_QUEUING_PARAMS_NOF_BITS_IN_NOF_Q_PAIRS_IN_PS (3)

#endif 


#define DNX_DATA_MAX_EGR_QUEUING_PARAMS_NOF_Q_PAIRS_IN_PS (1)
#ifdef BCM_DNX2_SUPPORT

#undef DNX_DATA_MAX_EGR_QUEUING_PARAMS_NOF_Q_PAIRS_IN_PS

#define DNX_DATA_MAX_EGR_QUEUING_PARAMS_NOF_Q_PAIRS_IN_PS (8)

#endif 


#define DNX_DATA_MAX_EGR_QUEUING_PARAMS_NOF_BITS_IN_Q_PAIR (1)
#ifdef BCM_DNX2_SUPPORT

#undef DNX_DATA_MAX_EGR_QUEUING_PARAMS_NOF_BITS_IN_Q_PAIR

#define DNX_DATA_MAX_EGR_QUEUING_PARAMS_NOF_BITS_IN_Q_PAIR (10)

#endif 


#define DNX_DATA_MAX_EGR_QUEUING_PARAMS_NOF_Q_PAIRS (1)
#ifdef BCM_DNX2_SUPPORT

#undef DNX_DATA_MAX_EGR_QUEUING_PARAMS_NOF_Q_PAIRS

#define DNX_DATA_MAX_EGR_QUEUING_PARAMS_NOF_Q_PAIRS (1024)

#endif 


#define DNX_DATA_MAX_EGR_QUEUING_PARAMS_NOF_BITS_IN_NOF_PORT_SCHEDULERS (1)
#ifdef BCM_DNX2_SUPPORT

#undef DNX_DATA_MAX_EGR_QUEUING_PARAMS_NOF_BITS_IN_NOF_PORT_SCHEDULERS

#define DNX_DATA_MAX_EGR_QUEUING_PARAMS_NOF_BITS_IN_NOF_PORT_SCHEDULERS (7)

#endif 


#define DNX_DATA_MAX_EGR_QUEUING_PARAMS_NOF_PORT_SCHEDULERS (1)
#ifdef BCM_DNX2_SUPPORT

#undef DNX_DATA_MAX_EGR_QUEUING_PARAMS_NOF_PORT_SCHEDULERS

#define DNX_DATA_MAX_EGR_QUEUING_PARAMS_NOF_PORT_SCHEDULERS (128)

#endif 


#define DNX_DATA_MAX_EGR_QUEUING_PARAMS_NOF_BITS_IN_CHAN_ARB_CALENDAR_SIZE (1)
#ifdef BCM_DNX2_SUPPORT

#undef DNX_DATA_MAX_EGR_QUEUING_PARAMS_NOF_BITS_IN_CHAN_ARB_CALENDAR_SIZE

#define DNX_DATA_MAX_EGR_QUEUING_PARAMS_NOF_BITS_IN_CHAN_ARB_CALENDAR_SIZE (10)

#endif 


#define DNX_DATA_MAX_EGR_QUEUING_PARAMS_CHAN_ARB_CALENDAR_SIZE (1)
#ifdef BCM_DNX2_SUPPORT

#undef DNX_DATA_MAX_EGR_QUEUING_PARAMS_CHAN_ARB_CALENDAR_SIZE

#define DNX_DATA_MAX_EGR_QUEUING_PARAMS_CHAN_ARB_CALENDAR_SIZE (1024)

#endif 


#define DNX_DATA_MAX_EGR_QUEUING_PARAMS_NOF_BITS_IN_PORT_PRIO_CALENDAR_SIZE (1)
#ifdef BCM_DNX2_SUPPORT

#undef DNX_DATA_MAX_EGR_QUEUING_PARAMS_NOF_BITS_IN_PORT_PRIO_CALENDAR_SIZE

#define DNX_DATA_MAX_EGR_QUEUING_PARAMS_NOF_BITS_IN_PORT_PRIO_CALENDAR_SIZE (10)

#endif 


#define DNX_DATA_MAX_EGR_QUEUING_PARAMS_PORT_PRIO_CALENDAR_SIZE (1)
#ifdef BCM_DNX2_SUPPORT

#undef DNX_DATA_MAX_EGR_QUEUING_PARAMS_PORT_PRIO_CALENDAR_SIZE

#define DNX_DATA_MAX_EGR_QUEUING_PARAMS_PORT_PRIO_CALENDAR_SIZE (1024)

#endif 


#define DNX_DATA_MAX_EGR_QUEUING_PARAMS_NOF_BITS_IN_TCG_CALENDAR_SIZE (1)
#ifdef BCM_DNX2_SUPPORT

#undef DNX_DATA_MAX_EGR_QUEUING_PARAMS_NOF_BITS_IN_TCG_CALENDAR_SIZE

#define DNX_DATA_MAX_EGR_QUEUING_PARAMS_NOF_BITS_IN_TCG_CALENDAR_SIZE (10)

#endif 


#define DNX_DATA_MAX_EGR_QUEUING_PARAMS_TCG_CALENDAR_SIZE (1)
#ifdef BCM_DNX2_SUPPORT

#undef DNX_DATA_MAX_EGR_QUEUING_PARAMS_TCG_CALENDAR_SIZE

#define DNX_DATA_MAX_EGR_QUEUING_PARAMS_TCG_CALENDAR_SIZE (1024)

#endif 


#define DNX_DATA_MAX_EGR_QUEUING_PARAMS_NOF_BITS_IN_NOF_CALENDARS (1)
#ifdef BCM_DNX2_SUPPORT

#undef DNX_DATA_MAX_EGR_QUEUING_PARAMS_NOF_BITS_IN_NOF_CALENDARS

#define DNX_DATA_MAX_EGR_QUEUING_PARAMS_NOF_BITS_IN_NOF_CALENDARS (6)

#endif 


#define DNX_DATA_MAX_EGR_QUEUING_PARAMS_NOF_CALENDARS (1)
#ifdef BCM_DNX2_SUPPORT

#undef DNX_DATA_MAX_EGR_QUEUING_PARAMS_NOF_CALENDARS

#define DNX_DATA_MAX_EGR_QUEUING_PARAMS_NOF_CALENDARS (64)

#endif 


#define DNX_DATA_MAX_EGR_QUEUING_PARAMS_NOF_BITS_IN_EGR_INTERFACE (1)
#ifdef BCM_DNX2_SUPPORT

#undef DNX_DATA_MAX_EGR_QUEUING_PARAMS_NOF_BITS_IN_EGR_INTERFACE

#define DNX_DATA_MAX_EGR_QUEUING_PARAMS_NOF_BITS_IN_EGR_INTERFACE (9)

#endif 


#define DNX_DATA_MAX_EGR_QUEUING_PARAMS_NOF_BITS_MIRROR_PRIO (1)
#ifdef BCM_DNX2_SUPPORT

#undef DNX_DATA_MAX_EGR_QUEUING_PARAMS_NOF_BITS_MIRROR_PRIO

#define DNX_DATA_MAX_EGR_QUEUING_PARAMS_NOF_BITS_MIRROR_PRIO (2)

#endif 


#define DNX_DATA_MAX_EGR_QUEUING_PARAMS_NOF_BITS_IN_EGR_CH_INTERFACE (1)
#ifdef BCM_DNX2_SUPPORT

#undef DNX_DATA_MAX_EGR_QUEUING_PARAMS_NOF_BITS_IN_EGR_CH_INTERFACE

#define DNX_DATA_MAX_EGR_QUEUING_PARAMS_NOF_BITS_IN_EGR_CH_INTERFACE (6)

#endif 


#define DNX_DATA_MAX_EGR_QUEUING_PARAMS_NOF_EGR_INTERFACES (1)
#ifdef BCM_DNX2_SUPPORT

#undef DNX_DATA_MAX_EGR_QUEUING_PARAMS_NOF_EGR_INTERFACES

#define DNX_DATA_MAX_EGR_QUEUING_PARAMS_NOF_EGR_INTERFACES (392)

#endif 


#define DNX_DATA_MAX_EGR_QUEUING_PARAMS_FIRST_LP_EGR_INTERFACE (1)
#ifdef BCM_DNX2_SUPPORT

#undef DNX_DATA_MAX_EGR_QUEUING_PARAMS_FIRST_LP_EGR_INTERFACE

#define DNX_DATA_MAX_EGR_QUEUING_PARAMS_FIRST_LP_EGR_INTERFACE (392)

#endif 


#define DNX_DATA_MAX_EGR_QUEUING_PARAMS_NOF_EGR_CH_INTERFACES (1)
#ifdef BCM_DNX2_SUPPORT

#undef DNX_DATA_MAX_EGR_QUEUING_PARAMS_NOF_EGR_CH_INTERFACES

#define DNX_DATA_MAX_EGR_QUEUING_PARAMS_NOF_EGR_CH_INTERFACES (56)

#endif 


#define DNX_DATA_MAX_EGR_QUEUING_PARAMS_NOF_EGR_RCY_INTERFACES (1)
#ifdef BCM_DNX2_SUPPORT

#undef DNX_DATA_MAX_EGR_QUEUING_PARAMS_NOF_EGR_RCY_INTERFACES

#define DNX_DATA_MAX_EGR_QUEUING_PARAMS_NOF_EGR_RCY_INTERFACES (2)

#endif 


#define DNX_DATA_MAX_EGR_QUEUING_PARAMS_NOF_EGR_OLP_INTERFACES (1)
#ifdef BCM_DNX2_SUPPORT

#undef DNX_DATA_MAX_EGR_QUEUING_PARAMS_NOF_EGR_OLP_INTERFACES

#define DNX_DATA_MAX_EGR_QUEUING_PARAMS_NOF_EGR_OLP_INTERFACES (1)

#endif 


#define DNX_DATA_MAX_EGR_QUEUING_PARAMS_RESERVED_IF (1)
#ifdef BCM_DNX2_SUPPORT

#undef DNX_DATA_MAX_EGR_QUEUING_PARAMS_RESERVED_IF

#define DNX_DATA_MAX_EGR_QUEUING_PARAMS_RESERVED_IF (255)

#endif 


#define DNX_DATA_MAX_EGR_QUEUING_PARAMS_EGR_IF_CPU (1)
#ifdef BCM_DNX2_SUPPORT

#undef DNX_DATA_MAX_EGR_QUEUING_PARAMS_EGR_IF_CPU

#define DNX_DATA_MAX_EGR_QUEUING_PARAMS_EGR_IF_CPU (0)

#endif 


#define DNX_DATA_MAX_EGR_QUEUING_PARAMS_EGR_IF_SAT (1)
#ifdef BCM_DNX2_SUPPORT

#undef DNX_DATA_MAX_EGR_QUEUING_PARAMS_EGR_IF_SAT

#define DNX_DATA_MAX_EGR_QUEUING_PARAMS_EGR_IF_SAT (1)

#endif 


#define DNX_DATA_MAX_EGR_QUEUING_PARAMS_EGR_IF_OAM (1)
#ifdef BCM_DNX2_SUPPORT

#undef DNX_DATA_MAX_EGR_QUEUING_PARAMS_EGR_IF_OAM

#define DNX_DATA_MAX_EGR_QUEUING_PARAMS_EGR_IF_OAM (2)

#endif 


#define DNX_DATA_MAX_EGR_QUEUING_PARAMS_EGR_IF_OLP (1)
#ifdef BCM_DNX2_SUPPORT

#undef DNX_DATA_MAX_EGR_QUEUING_PARAMS_EGR_IF_OLP

#define DNX_DATA_MAX_EGR_QUEUING_PARAMS_EGR_IF_OLP (3)

#endif 


#define DNX_DATA_MAX_EGR_QUEUING_PARAMS_EGR_IF_RCY (1)
#ifdef BCM_DNX2_SUPPORT

#undef DNX_DATA_MAX_EGR_QUEUING_PARAMS_EGR_IF_RCY

#define DNX_DATA_MAX_EGR_QUEUING_PARAMS_EGR_IF_RCY (4)

#endif 


#define DNX_DATA_MAX_EGR_QUEUING_PARAMS_EGR_IF_TXI_RCY (1)
#ifdef BCM_DNX2_SUPPORT

#undef DNX_DATA_MAX_EGR_QUEUING_PARAMS_EGR_IF_TXI_RCY

#define DNX_DATA_MAX_EGR_QUEUING_PARAMS_EGR_IF_TXI_RCY (6)

#endif 


#define DNX_DATA_MAX_EGR_QUEUING_PARAMS_EGR_IF_EVENTOR (1)
#ifdef BCM_DNX2_SUPPORT

#undef DNX_DATA_MAX_EGR_QUEUING_PARAMS_EGR_IF_EVENTOR

#define DNX_DATA_MAX_EGR_QUEUING_PARAMS_EGR_IF_EVENTOR (5)

#endif 


#define DNX_DATA_MAX_EGR_QUEUING_PARAMS_EGR_IF_NIF_BASE (1)
#ifdef BCM_DNX2_SUPPORT

#undef DNX_DATA_MAX_EGR_QUEUING_PARAMS_EGR_IF_NIF_BASE

#define DNX_DATA_MAX_EGR_QUEUING_PARAMS_EGR_IF_NIF_BASE (8)

#endif 


#define DNX_DATA_MAX_EGR_QUEUING_PARAMS_CAL_RES (1)
#ifdef BCM_DNX2_SUPPORT

#undef DNX_DATA_MAX_EGR_QUEUING_PARAMS_CAL_RES

#define DNX_DATA_MAX_EGR_QUEUING_PARAMS_CAL_RES (32)

#endif 


#define DNX_DATA_MAX_EGR_QUEUING_PARAMS_CAL_RES_PACKET_MODE (1)
#ifdef BCM_DNX2_SUPPORT

#undef DNX_DATA_MAX_EGR_QUEUING_PARAMS_CAL_RES_PACKET_MODE

#define DNX_DATA_MAX_EGR_QUEUING_PARAMS_CAL_RES_PACKET_MODE (256)

#endif 


#define DNX_DATA_MAX_EGR_QUEUING_PARAMS_CAL_BURST_RES (1)
#ifdef BCM_DNX2_SUPPORT

#undef DNX_DATA_MAX_EGR_QUEUING_PARAMS_CAL_BURST_RES

#define DNX_DATA_MAX_EGR_QUEUING_PARAMS_CAL_BURST_RES (256)

#endif 


#define DNX_DATA_MAX_EGR_QUEUING_PARAMS_NOF_BITS_IN_CAL_CAL_LEN (1)
#ifdef BCM_DNX2_SUPPORT

#undef DNX_DATA_MAX_EGR_QUEUING_PARAMS_NOF_BITS_IN_CAL_CAL_LEN

#define DNX_DATA_MAX_EGR_QUEUING_PARAMS_NOF_BITS_IN_CAL_CAL_LEN (8)

#endif 


#define DNX_DATA_MAX_EGR_QUEUING_PARAMS_CAL_CAL_LEN (1)
#ifdef BCM_DNX2_SUPPORT

#undef DNX_DATA_MAX_EGR_QUEUING_PARAMS_CAL_CAL_LEN

#define DNX_DATA_MAX_EGR_QUEUING_PARAMS_CAL_CAL_LEN (256)

#endif 


#define DNX_DATA_MAX_EGR_QUEUING_PARAMS_NOF_BITS_IN_NIF_CAL_LEN_PQP (1)
#ifdef BCM_DNX2_SUPPORT

#undef DNX_DATA_MAX_EGR_QUEUING_PARAMS_NOF_BITS_IN_NIF_CAL_LEN_PQP

#define DNX_DATA_MAX_EGR_QUEUING_PARAMS_NOF_BITS_IN_NIF_CAL_LEN_PQP (14)

#endif 


#define DNX_DATA_MAX_EGR_QUEUING_PARAMS_NIF_CAL_LEN_PQP (1)
#ifdef BCM_DNX2_SUPPORT

#undef DNX_DATA_MAX_EGR_QUEUING_PARAMS_NIF_CAL_LEN_PQP

#define DNX_DATA_MAX_EGR_QUEUING_PARAMS_NIF_CAL_LEN_PQP (12288)

#endif 


#define DNX_DATA_MAX_EGR_QUEUING_PARAMS_NOF_BITS_IN_NIF_CAL_LEN_FQP (1)
#ifdef BCM_DNX2_SUPPORT

#undef DNX_DATA_MAX_EGR_QUEUING_PARAMS_NOF_BITS_IN_NIF_CAL_LEN_FQP

#define DNX_DATA_MAX_EGR_QUEUING_PARAMS_NOF_BITS_IN_NIF_CAL_LEN_FQP (14)

#endif 


#define DNX_DATA_MAX_EGR_QUEUING_PARAMS_NIF_CAL_LEN_FQP (1)
#ifdef BCM_DNX2_SUPPORT

#undef DNX_DATA_MAX_EGR_QUEUING_PARAMS_NIF_CAL_LEN_FQP

#define DNX_DATA_MAX_EGR_QUEUING_PARAMS_NIF_CAL_LEN_FQP (12288)

#endif 


#define DNX_DATA_MAX_EGR_QUEUING_PARAMS_NOF_BITS_IN_NOF_TCG (1)
#ifdef BCM_DNX2_SUPPORT

#undef DNX_DATA_MAX_EGR_QUEUING_PARAMS_NOF_BITS_IN_NOF_TCG

#define DNX_DATA_MAX_EGR_QUEUING_PARAMS_NOF_BITS_IN_NOF_TCG (3)

#endif 


#define DNX_DATA_MAX_EGR_QUEUING_PARAMS_NOF_TCG (1)
#ifdef BCM_DNX2_SUPPORT

#undef DNX_DATA_MAX_EGR_QUEUING_PARAMS_NOF_TCG

#define DNX_DATA_MAX_EGR_QUEUING_PARAMS_NOF_TCG (8)

#endif 


#define DNX_DATA_MAX_EGR_QUEUING_PARAMS_NOF_BITS_IN_NOF_EGR_Q_PRIO (1)
#ifdef BCM_DNX2_SUPPORT

#undef DNX_DATA_MAX_EGR_QUEUING_PARAMS_NOF_BITS_IN_NOF_EGR_Q_PRIO

#define DNX_DATA_MAX_EGR_QUEUING_PARAMS_NOF_BITS_IN_NOF_EGR_Q_PRIO (3)

#endif 


#define DNX_DATA_MAX_EGR_QUEUING_PARAMS_NOF_EGR_Q_PRIO (1)
#ifdef BCM_DNX2_SUPPORT

#undef DNX_DATA_MAX_EGR_QUEUING_PARAMS_NOF_EGR_Q_PRIO

#define DNX_DATA_MAX_EGR_QUEUING_PARAMS_NOF_EGR_Q_PRIO (8)

#endif 


#define DNX_DATA_MAX_EGR_QUEUING_PARAMS_TCG_MIN_PRIORITIES (1)
#ifdef BCM_DNX2_SUPPORT

#undef DNX_DATA_MAX_EGR_QUEUING_PARAMS_TCG_MIN_PRIORITIES

#define DNX_DATA_MAX_EGR_QUEUING_PARAMS_TCG_MIN_PRIORITIES (4)

#endif 


#define DNX_DATA_MAX_EGR_QUEUING_PARAMS_MAX_CREDIT_NUMBER (1)
#ifdef BCM_DNX2_SUPPORT

#undef DNX_DATA_MAX_EGR_QUEUING_PARAMS_MAX_CREDIT_NUMBER

#define DNX_DATA_MAX_EGR_QUEUING_PARAMS_MAX_CREDIT_NUMBER (8388607)

#endif 


#define DNX_DATA_MAX_EGR_QUEUING_PARAMS_MAX_GBPS_RATE_EGQ (1)
#ifdef BCM_DNX2_SUPPORT

#undef DNX_DATA_MAX_EGR_QUEUING_PARAMS_MAX_GBPS_RATE_EGQ

#define DNX_DATA_MAX_EGR_QUEUING_PARAMS_MAX_GBPS_RATE_EGQ (2500)

#endif 


#define DNX_DATA_MAX_EGR_QUEUING_PARAMS_TXQ_IREADY_TH (1)
#ifdef BCM_DNX2_SUPPORT

#undef DNX_DATA_MAX_EGR_QUEUING_PARAMS_TXQ_IREADY_TH

#define DNX_DATA_MAX_EGR_QUEUING_PARAMS_TXQ_IREADY_TH (26)

#endif 


#define DNX_DATA_MAX_EGR_QUEUING_PARAMS_TXQ_TDM_IREADY_TH (1)
#ifdef BCM_DNX2_SUPPORT

#undef DNX_DATA_MAX_EGR_QUEUING_PARAMS_TXQ_TDM_IREADY_TH

#define DNX_DATA_MAX_EGR_QUEUING_PARAMS_TXQ_TDM_IREADY_TH (28)

#endif 


#define DNX_DATA_MAX_EGR_QUEUING_PARAMS_INITIAL_PACKET_MODE (1)
#ifdef BCM_DNX2_SUPPORT

#undef DNX_DATA_MAX_EGR_QUEUING_PARAMS_INITIAL_PACKET_MODE

#define DNX_DATA_MAX_EGR_QUEUING_PARAMS_INITIAL_PACKET_MODE (0)

#endif 


#define DNX_DATA_MAX_EGR_QUEUING_PARAMS_SUB_CALENDAR_IFC (1)
#ifdef BCM_DNX2_SUPPORT

#undef DNX_DATA_MAX_EGR_QUEUING_PARAMS_SUB_CALENDAR_IFC

#define DNX_DATA_MAX_EGR_QUEUING_PARAMS_SUB_CALENDAR_IFC (192)

#endif 


#define DNX_DATA_MAX_EGR_QUEUING_PARAMS_TXQ_MAX_CREDITS (1)
#ifdef BCM_DNX2_SUPPORT

#undef DNX_DATA_MAX_EGR_QUEUING_PARAMS_TXQ_MAX_CREDITS

#define DNX_DATA_MAX_EGR_QUEUING_PARAMS_TXQ_MAX_CREDITS (4294967295)

#endif 


#define DNX_DATA_MAX_EGR_QUEUING_PARAMS_TXQ_MAX_CREDITS_REDUCE_FACTOR (1)
#ifdef BCM_DNX2_SUPPORT

#undef DNX_DATA_MAX_EGR_QUEUING_PARAMS_TXQ_MAX_CREDITS_REDUCE_FACTOR

#define DNX_DATA_MAX_EGR_QUEUING_PARAMS_TXQ_MAX_CREDITS_REDUCE_FACTOR (44)

#endif 


#define DNX_DATA_MAX_EGR_QUEUING_PARAMS_PQP_IFC_ALMOST_EMPTY_TH (1)
#ifdef BCM_DNX2_SUPPORT

#undef DNX_DATA_MAX_EGR_QUEUING_PARAMS_PQP_IFC_ALMOST_EMPTY_TH

#define DNX_DATA_MAX_EGR_QUEUING_PARAMS_PQP_IFC_ALMOST_EMPTY_TH (22)

#endif 


#define DNX_DATA_MAX_EGR_QUEUING_PARAMS_PQP_PORT_ALMOST_EMPTY_TH (1)
#ifdef BCM_DNX2_SUPPORT

#undef DNX_DATA_MAX_EGR_QUEUING_PARAMS_PQP_PORT_ALMOST_EMPTY_TH

#define DNX_DATA_MAX_EGR_QUEUING_PARAMS_PQP_PORT_ALMOST_EMPTY_TH (22)

#endif 


#define DNX_DATA_MAX_EGR_QUEUING_PARAMS_PQP_QUEUE_ALMOST_EMPTY_TH (1)
#ifdef BCM_DNX2_SUPPORT

#undef DNX_DATA_MAX_EGR_QUEUING_PARAMS_PQP_QUEUE_ALMOST_EMPTY_TH

#define DNX_DATA_MAX_EGR_QUEUING_PARAMS_PQP_QUEUE_ALMOST_EMPTY_TH (14)

#endif 


#define DNX_DATA_MAX_EGR_QUEUING_PARAMS_IF_MIN_GAP_PRIORITY_SIZE (1)
#ifdef BCM_DNX2_SUPPORT

#undef DNX_DATA_MAX_EGR_QUEUING_PARAMS_IF_MIN_GAP_PRIORITY_SIZE

#define DNX_DATA_MAX_EGR_QUEUING_PARAMS_IF_MIN_GAP_PRIORITY_SIZE (9)

#endif 


#define DNX_DATA_MAX_EGR_QUEUING_PARAMS_EGR_IF_FLEXE_BASE (1)
#ifdef BCM_DNX2_SUPPORT

#undef DNX_DATA_MAX_EGR_QUEUING_PARAMS_EGR_IF_FLEXE_BASE

#define DNX_DATA_MAX_EGR_QUEUING_PARAMS_EGR_IF_FLEXE_BASE (72)

#endif 


#define DNX_DATA_MAX_EGR_QUEUING_PARAMS_NOF_DEDICATED_FLEXE_INTERFACES (1)
#ifdef BCM_DNX2_SUPPORT

#undef DNX_DATA_MAX_EGR_QUEUING_PARAMS_NOF_DEDICATED_FLEXE_INTERFACES

#define DNX_DATA_MAX_EGR_QUEUING_PARAMS_NOF_DEDICATED_FLEXE_INTERFACES (320)

#endif 


#define DNX_DATA_MAX_EGR_QUEUING_PARAMS_NOF_EGR_INTERFACES_WO_FLEXE (1)
#ifdef BCM_DNX2_SUPPORT

#undef DNX_DATA_MAX_EGR_QUEUING_PARAMS_NOF_EGR_INTERFACES_WO_FLEXE

#define DNX_DATA_MAX_EGR_QUEUING_PARAMS_NOF_EGR_INTERFACES_WO_FLEXE (136)

#endif 


#define DNX_DATA_MAX_EGR_QUEUING_PARAMS_EGR_IF_NIF_ALLOC_START (1)
#ifdef BCM_DNX2_SUPPORT

#undef DNX_DATA_MAX_EGR_QUEUING_PARAMS_EGR_IF_NIF_ALLOC_START

#define DNX_DATA_MAX_EGR_QUEUING_PARAMS_EGR_IF_NIF_ALLOC_START (8)

#endif 


#define DNX_DATA_MAX_EGR_QUEUING_PARAMS_EGR_IF_NIF_ALLOC_END (1)
#ifdef BCM_DNX2_SUPPORT

#undef DNX_DATA_MAX_EGR_QUEUING_PARAMS_EGR_IF_NIF_ALLOC_END

#define DNX_DATA_MAX_EGR_QUEUING_PARAMS_EGR_IF_NIF_ALLOC_END (135)

#endif 


#define DNX_DATA_MAX_EGR_QUEUING_PARAMS_EGR_IF_ILKN_ALLOC_START (1)
#ifdef BCM_DNX2_SUPPORT

#undef DNX_DATA_MAX_EGR_QUEUING_PARAMS_EGR_IF_ILKN_ALLOC_START

#define DNX_DATA_MAX_EGR_QUEUING_PARAMS_EGR_IF_ILKN_ALLOC_START (8)

#endif 


#define DNX_DATA_MAX_EGR_QUEUING_PARAMS_EGR_IF_ILKN_ALLOC_END (1)
#ifdef BCM_DNX2_SUPPORT

#undef DNX_DATA_MAX_EGR_QUEUING_PARAMS_EGR_IF_ILKN_ALLOC_END

#define DNX_DATA_MAX_EGR_QUEUING_PARAMS_EGR_IF_ILKN_ALLOC_END (135)

#endif 

#define DNX_DATA_MAX_EGR_QUEUING_PARAMS_EGQ_SHAPER_MAX_MBPS (1)
#ifdef BCM_DNX2_SUPPORT

#undef DNX_DATA_MAX_EGR_QUEUING_PARAMS_EGQ_SHAPER_MAX_MBPS
#define DNX_DATA_MAX_EGR_QUEUING_PARAMS_EGQ_SHAPER_MAX_MBPS (-1)

#endif 


#define DNX_DATA_MAX_EGR_QUEUING_PARAMS_NOF_FQP_PROFILES (1)
#ifdef BCM_DNX2_SUPPORT

#undef DNX_DATA_MAX_EGR_QUEUING_PARAMS_NOF_FQP_PROFILES

#define DNX_DATA_MAX_EGR_QUEUING_PARAMS_NOF_FQP_PROFILES (64)

#endif 


#define DNX_DATA_MAX_EGR_QUEUING_PARAMS_MIN_GAP_BITS (1)
#ifdef BCM_DNX2_SUPPORT

#undef DNX_DATA_MAX_EGR_QUEUING_PARAMS_MIN_GAP_BITS

#define DNX_DATA_MAX_EGR_QUEUING_PARAMS_MIN_GAP_BITS (5)

#endif 


#define DNX_DATA_MAX_EGR_QUEUING_COMMON_MAX_VAL_NOF_BITS_IN_CALENDAR_SIZE (1)
#ifdef BCM_DNX2_SUPPORT

#undef DNX_DATA_MAX_EGR_QUEUING_COMMON_MAX_VAL_NOF_BITS_IN_CALENDAR_SIZE

#define DNX_DATA_MAX_EGR_QUEUING_COMMON_MAX_VAL_NOF_BITS_IN_CALENDAR_SIZE (10)

#endif 


#define DNX_DATA_MAX_EGR_QUEUING_COMMON_MAX_VAL_CALENDAR_SIZE (1)
#ifdef BCM_DNX2_SUPPORT

#undef DNX_DATA_MAX_EGR_QUEUING_COMMON_MAX_VAL_CALENDAR_SIZE

#define DNX_DATA_MAX_EGR_QUEUING_COMMON_MAX_VAL_CALENDAR_SIZE (1024)

#endif 


#define DNX_DATA_MAX_EGR_QUEUING_COMMON_MAX_VAL_SLOW_PORT_SPEED (1)
#ifdef BCM_DNX2_SUPPORT

#undef DNX_DATA_MAX_EGR_QUEUING_COMMON_MAX_VAL_SLOW_PORT_SPEED

#define DNX_DATA_MAX_EGR_QUEUING_COMMON_MAX_VAL_SLOW_PORT_SPEED (12500)

#endif 


#define DNX_DATA_MAX_EGR_QUEUING_COMMON_MAX_VAL_MUX_CALENDAR_RESOLUTION (1)
#ifdef BCM_DNX2_SUPPORT

#undef DNX_DATA_MAX_EGR_QUEUING_COMMON_MAX_VAL_MUX_CALENDAR_RESOLUTION

#define DNX_DATA_MAX_EGR_QUEUING_COMMON_MAX_VAL_MUX_CALENDAR_RESOLUTION (12500)

#endif 


#define DNX_DATA_MAX_EGR_QUEUING_RATE_MEASUREMENT_MAX_INTERVAL (1)
#ifdef BCM_DNX2_SUPPORT

#undef DNX_DATA_MAX_EGR_QUEUING_RATE_MEASUREMENT_MAX_INTERVAL

#define DNX_DATA_MAX_EGR_QUEUING_RATE_MEASUREMENT_MAX_INTERVAL (131071)

#endif 


#define DNX_DATA_MAX_EGR_QUEUING_RATE_MEASUREMENT_PROMILE_FACTOR (1)
#ifdef BCM_DNX2_SUPPORT

#undef DNX_DATA_MAX_EGR_QUEUING_RATE_MEASUREMENT_PROMILE_FACTOR

#define DNX_DATA_MAX_EGR_QUEUING_RATE_MEASUREMENT_PROMILE_FACTOR (8000)

#endif 


#define DNX_DATA_MAX_EGR_QUEUING_RATE_MEASUREMENT_MAX_GRANULARITY (1)
#ifdef BCM_DNX2_SUPPORT

#undef DNX_DATA_MAX_EGR_QUEUING_RATE_MEASUREMENT_MAX_GRANULARITY

#define DNX_DATA_MAX_EGR_QUEUING_RATE_MEASUREMENT_MAX_GRANULARITY (7)

#endif 


#define DNX_DATA_MAX_EGR_QUEUING_RATE_MEASUREMENT_MIN_BYTES_FOR_GRANULARITY (1)
#ifdef BCM_DNX2_SUPPORT

#undef DNX_DATA_MAX_EGR_QUEUING_RATE_MEASUREMENT_MIN_BYTES_FOR_GRANULARITY

#define DNX_DATA_MAX_EGR_QUEUING_RATE_MEASUREMENT_MIN_BYTES_FOR_GRANULARITY (700)

#endif 


#define DNX_DATA_MAX_EGR_QUEUING_PHANTOM_QUEUES_NOF_THRESHOLD_PROFILES (1)
#ifdef BCM_DNX2_SUPPORT

#undef DNX_DATA_MAX_EGR_QUEUING_PHANTOM_QUEUES_NOF_THRESHOLD_PROFILES

#define DNX_DATA_MAX_EGR_QUEUING_PHANTOM_QUEUES_NOF_THRESHOLD_PROFILES (4)

#endif 


#define DNX_DATA_MAX_EGR_QUEUING_PHANTOM_QUEUES_MAX_THRESHOLD (1)
#ifdef BCM_DNX2_SUPPORT

#undef DNX_DATA_MAX_EGR_QUEUING_PHANTOM_QUEUES_MAX_THRESHOLD

#define DNX_DATA_MAX_EGR_QUEUING_PHANTOM_QUEUES_MAX_THRESHOLD (1000)

#endif 




#endif 

