<?xml version="1.0" encoding="UTF-8"?>
<feed xmlns="http://www.w3.org/2005/Atom" xml:lang="en-gb">
<link rel="self" type="application/atom+xml" href="http://forums.nesdev.com/feed.php?f=3&amp;t=4502" />

<title>nesdev.com</title>
<subtitle>NES Development and Strangulation Records message boards</subtitle>
<link href="http://forums.nesdev.com/index.php" />
<updated>2010-02-23T19:44:50-07:00</updated>

<author><name><![CDATA[nesdev.com]]></name></author>
<id>http://forums.nesdev.com/feed.php?f=3&amp;t=4502</id>
<entry>
<author><name><![CDATA[jwdonal]]></name></author>
<updated>2010-02-23T19:44:50-07:00</updated>
<published>2010-02-23T19:44:50-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=4502&amp;p=57010#p57010</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=4502&amp;p=57010#p57010"/>
<title type="html"><![CDATA[i'm back up!]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=4502&amp;p=57010#p57010"><![CDATA[
My site is back up now! <img src="http://forums.nesdev.com/images/smilies/icon_smile.gif" alt=":)" title="Smile" /><br /><br /><!-- m --><a class="postlink" href="https://rm-rfroot.net/nes_fpga/">https://rm-rfroot.net/nes_fpga/</a><!-- m --><p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=3962">jwdonal</a> — Tue Feb 23, 2010 7:44 pm</p><hr />
]]></content>
</entry>
<entry>
<author><name><![CDATA[jwdonal]]></name></author>
<updated>2010-02-21T17:40:31-07:00</updated>
<published>2010-02-21T17:40:31-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=4502&amp;p=56912#p56912</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=4502&amp;p=56912#p56912"/>
<title type="html"><![CDATA[its definitely possible]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=4502&amp;p=56912#p56912"><![CDATA[
I am implementing the NES on an FPGA using SystemVerilog and the CPU and PPU are functional (albeit with some minor bugs).  I am working on the APU now.  You can find my website in my profile.  Unfortunately, I had to take the site down for reasons described <a href="http://nesdev.com/bbs/viewtopic.php?t=5470" class="postlink">here</a>.<br /><br />I am hoping to be able to bring the site back up soon though.  The NNSA is trying my patience with this silly review process they are making me go through.  I'm considering just printing out my site contents to PDF and sending it to my manager for derivative classification.  This would allow me to legally (and temporarily) "side-step" the review process until I get some response back from NNSA.  They've had my design notes for 4 months already...it shouldn't take that long to review.  Haha.<p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=3962">jwdonal</a> — Sun Feb 21, 2010 5:40 pm</p><hr />
]]></content>
</entry>
<entry>
<author><name><![CDATA[tcdev]]></name></author>
<updated>2008-11-25T03:01:43-07:00</updated>
<published>2008-11-25T03:01:43-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=4502&amp;p=40296#p40296</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=4502&amp;p=40296#p40296"/>
<title type="html"><![CDATA[NES FPGA]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=4502&amp;p=40296#p40296"><![CDATA[
<a href="http://www.pacedev.net" class="postlink">http://www.pacedev.net</a><br /><br />or more specifically...<br /><a href="http://pacedev.net/forums/showthread.php?t=13" class="postlink">http://pacedev.net/forums/showthread.php?t=13</a><br /><br />older posts here...<br /><a href="http://members.iinet.net.au/~msmcdoug/pace/platforms/platforms.html" class="postlink">http://members.iinet.net.au/~msmcdoug/pace/platforms/platforms.html</a><br /><a href="http://members.iinet.net.au/~msmcdoug/pace/platforms/pace-p2/nes_wreckcrw.jpg" class="postlink">http://members.iinet.net.au/~msmcdoug/pace/platforms/pace-p2/nes_wreckcrw.jpg</a><br /><br />Regards,<p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=3752">tcdev</a> — Tue Nov 25, 2008 3:01 am</p><hr />
]]></content>
</entry>
<entry>
<author><name><![CDATA[teaguecl]]></name></author>
<updated>2008-10-26T22:24:04-07:00</updated>
<published>2008-10-26T22:24:04-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=4502&amp;p=39163#p39163</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=4502&amp;p=39163#p39163"/>
<title type="html"><![CDATA[&quot;Emulating&quot; the NES in Hardware]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=4502&amp;p=39163#p39163"><![CDATA[
Parth, I have a background in Verilog and VHDL and would be willing to contribute to an open source project like what you describe.  I unfortunately don't have the time to commit to run such a project, but could contribute from time to time.<p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=29">teaguecl</a> — Sun Oct 26, 2008 10:24 pm</p><hr />
]]></content>
</entry>
<entry>
<author><name><![CDATA[tepples]]></name></author>
<updated>2008-10-26T04:23:47-07:00</updated>
<published>2008-10-26T04:23:47-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=4502&amp;p=39128#p39128</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=4502&amp;p=39128#p39128"/>
<title type="html"><![CDATA[Re: &quot;Emulating&quot; the NES in Hardware]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=4502&amp;p=39128#p39128"><![CDATA[
<div class="quotetitle">parth wrote:</div><div class="quotecontent"><br />I know this is kind of impractical for most purposes, but I'm interested in essentially designing the NES (including the CPU, PPU, Memory, NTSC Video Encoder, etc. ) in hardware (using Verilog on an FPGA, to be specific).<br /></div><br />Kevin Horton has done this once. He put both the NES and the mapper in the FPGA because otherwise, he would have had to put a bunch of level shifters in the signal path to convert all signals between 3.3 V and 5.0 V at the cart edge.<br /><br /><div class="quotetitle"><b>Quote:</b></div><div class="quotecontent"><br />For starters, I'll need a really detailed document on how the 2A03 CPU works.<br /></div><br /><a href="http://6502.org/documents" class="postlink">6502.org</a> should help.<p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=9">tepples</a> — Sun Oct 26, 2008 4:23 am</p><hr />
]]></content>
</entry>
<entry>
<author><name><![CDATA[parth]]></name></author>
<updated>2008-10-26T01:17:08-07:00</updated>
<published>2008-10-26T01:17:08-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=4502&amp;p=39125#p39125</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=4502&amp;p=39125#p39125"/>
<title type="html"><![CDATA[&quot;Emulating&quot; the NES in Hardware]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=4502&amp;p=39125#p39125"><![CDATA[
I know this is kind of impractical for most purposes, but I'm interested in essentially designing the NES (including the CPU, PPU, Memory, NTSC Video Encoder, etc. ) in hardware (using Verilog on an FPGA, to be specific).<br /><br />Right now I'm kind of overwhelmed with the amount of work it would take to get something like this working, but I think it can be done.<br /><br />Do any of you have any tips/good documents to look at on how I should go about designing something like this? For starters, I'll need a really detailed document on how the 2A03 CPU works. I already have a SDRAM Memory Controller and Video Encoder working.<br /><br />Thanks a bunch,<br />Parth<br /><br />P.S. I posted this on the NESdev forum, but I've realized that this is probably a better place to put it, because my job will be very similar to emulating)<p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=3724">parth</a> — Sun Oct 26, 2008 1:17 am</p><hr />
]]></content>
</entry>
</feed>