Release 9.2i - xst J.36
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to ./xst/projnav.tmp
CPU : 0.00 / 0.14 s | Elapsed : 0.00 / 0.00 s
 
--> Parameter xsthdpdir set to ./xst
CPU : 0.00 / 0.14 s | Elapsed : 0.00 / 0.00 s
 
--> Reading design: toplevel.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
     9.1) Device utilization summary
     9.2) Partition Resource Summary
     9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "toplevel.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "toplevel"
Output Format                      : NGC
Target Device                      : xc3s500e-4-fg320

---- Source Options
Top Module Name                    : toplevel
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : lut
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : YES
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : YES
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Library Search Order               : toplevel.lso
Keep Hierarchy                     : NO
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "//fileserver.eecs.ku.edu/raviles/Lab12/counter.vhd" in Library work.
Architecture behavioral of Entity counter is up to date.
Compiling vhdl file "//fileserver.eecs.ku.edu/raviles/Lab12/clock_divider.vhd" in Library work.
Architecture behavioral of Entity clock_divider is up to date.
Compiling vhdl file "//fileserver.eecs.ku.edu/raviles/Lab12/display_driver.vhd" in Library work.
Architecture behavioral of Entity display_driver1 is up to date.
Compiling vhdl file "//fileserver.eecs.ku.edu/raviles/Lab12/display_driver2.vhd" in Library work.
Architecture behavioral of Entity display_driver2 is up to date.
Compiling vhdl file "//fileserver.eecs.ku.edu/raviles/Lab12/display_driver3.vhd" in Library work.
Architecture behavioral of Entity display_driver3 is up to date.
Compiling vhdl file "//fileserver.eecs.ku.edu/raviles/Lab12/display_driver4.vhd" in Library work.
Architecture behavioral of Entity display_driver4 is up to date.
Compiling vhdl file "//fileserver.eecs.ku.edu/raviles/Lab12/LEDdisplay.vhd" in Library work.
Architecture procedural of Entity mux4by7 is up to date.
Architecture structural of Entity leddisplay0 is up to date.
Compiling vhdl file "//fileserver.eecs.ku.edu/raviles/Lab12/toplevel.vhd" in Library work.
Entity <toplevel> compiled.
Entity <toplevel> (Architecture <behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <toplevel> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <counter> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <clock_divider> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <display_driver1> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <display_driver2> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <display_driver3> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <display_driver4> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <LEDdisplay0> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <Mux4by7> in library <work> (architecture <procedural>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <toplevel> in library <work> (Architecture <behavioral>).
Entity <toplevel> analyzed. Unit <toplevel> generated.

Analyzing Entity <counter> in library <work> (Architecture <behavioral>).
Entity <counter> analyzed. Unit <counter> generated.

Analyzing Entity <clock_divider> in library <work> (Architecture <behavioral>).
Entity <clock_divider> analyzed. Unit <clock_divider> generated.

Analyzing Entity <display_driver1> in library <work> (Architecture <behavioral>).
Entity <display_driver1> analyzed. Unit <display_driver1> generated.

Analyzing Entity <display_driver2> in library <work> (Architecture <behavioral>).
Entity <display_driver2> analyzed. Unit <display_driver2> generated.

Analyzing Entity <display_driver3> in library <work> (Architecture <behavioral>).
Entity <display_driver3> analyzed. Unit <display_driver3> generated.

Analyzing Entity <display_driver4> in library <work> (Architecture <behavioral>).
Entity <display_driver4> analyzed. Unit <display_driver4> generated.

Analyzing Entity <LEDdisplay0> in library <work> (Architecture <structural>).
Entity <LEDdisplay0> analyzed. Unit <LEDdisplay0> generated.

Analyzing Entity <Mux4by7> in library <work> (Architecture <procedural>).
Entity <Mux4by7> analyzed. Unit <Mux4by7> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <counter>.
    Related source file is "//fileserver.eecs.ku.edu/raviles/Lab12/counter.vhd".
    Found 4-bit up counter for signal <counter_signal>.
    Summary:
	inferred   1 Counter(s).
Unit <counter> synthesized.


Synthesizing Unit <clock_divider>.
    Related source file is "//fileserver.eecs.ku.edu/raviles/Lab12/clock_divider.vhd".
    Found 26-bit up counter for signal <count>.
    Summary:
	inferred   1 Counter(s).
Unit <clock_divider> synthesized.


Synthesizing Unit <display_driver1>.
    Related source file is "//fileserver.eecs.ku.edu/raviles/Lab12/display_driver.vhd".
Unit <display_driver1> synthesized.


Synthesizing Unit <display_driver2>.
    Related source file is "//fileserver.eecs.ku.edu/raviles/Lab12/display_driver2.vhd".
Unit <display_driver2> synthesized.


Synthesizing Unit <display_driver3>.
    Related source file is "//fileserver.eecs.ku.edu/raviles/Lab12/display_driver3.vhd".
Unit <display_driver3> synthesized.


Synthesizing Unit <display_driver4>.
    Related source file is "//fileserver.eecs.ku.edu/raviles/Lab12/display_driver4.vhd".
Unit <display_driver4> synthesized.


Synthesizing Unit <Mux4by7>.
    Related source file is "//fileserver.eecs.ku.edu/raviles/Lab12/LEDdisplay.vhd".
Unit <Mux4by7> synthesized.


Synthesizing Unit <LEDdisplay0>.
    Related source file is "//fileserver.eecs.ku.edu/raviles/Lab12/LEDdisplay.vhd".
    Found finite state machine <FSM_0> for signal <cur_state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 4                                              |
    | Inputs             | 0                                              |
    | Outputs            | 6                                              |
    | Clock              | downclk (rising_edge)                          |
    | Power Up State     | st00                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 16-bit up counter for signal <Counter_Signal>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 Counter(s).
Unit <LEDdisplay0> synthesized.


Synthesizing Unit <toplevel>.
    Related source file is "//fileserver.eecs.ku.edu/raviles/Lab12/toplevel.vhd".
Unit <toplevel> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                                             : 3
 16-bit up counter                                     : 1
 26-bit up counter                                     : 1
 4-bit up counter                                      : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <LEDdisplay1/cur_state> on signal <cur_state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 st00  | 00
 st01  | 01
 st10  | 11
 st11  | 10
-------------------
Loading device for application Rf_Device from file '3s500e.nph' in environment C:\Xilinx92i.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 1
# Counters                                             : 3
 16-bit up counter                                     : 1
 26-bit up counter                                     : 1
 4-bit up counter                                      : 1
# Registers                                            : 2
 Flip-Flops                                            : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2146 - In block <toplevel>, Counter <clock_divider_1/count> <LEDdisplay1/Counter_Signal> are equivalent, XST will keep only <clock_divider_1/count>.
WARNING:Xst:2677 - Node <clock_divider_1/count_25> of sequential type is unconnected in block <toplevel>.

Optimizing unit <toplevel> ...

Optimizing unit <Mux4by7> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block toplevel, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 31
 Flip-Flops                                            : 31

=========================================================================

=========================================================================
*                          Partition Report                             *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : toplevel.ngr
Top Level Output File Name         : toplevel
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : NO

Design Statistics
# IOs                              : 12

Cell Usage :
# BELS                             : 132
#      GND                         : 1
#      INV                         : 1
#      LUT1                        : 24
#      LUT2                        : 7
#      LUT3                        : 12
#      LUT4                        : 17
#      MUXCY                       : 24
#      MUXF5                       : 14
#      MUXF6                       : 7
#      VCC                         : 1
#      XORCY                       : 24
# FlipFlops/Latches                : 31
#      FD                          : 29
#      FDR                         : 2
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 11
#      OBUF                        : 11
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500efg320-4 

 Number of Slices:                      32  out of   4656     0%  
 Number of Slice Flip Flops:            31  out of   9312     0%  
 Number of 4 input LUTs:                61  out of   9312     0%  
 Number of IOs:                         12
 Number of bonded IOBs:                 12  out of    232     5%  
 Number of GCLKs:                        1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+---------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)           | Load  |
-----------------------------------+---------------------------------+-------+
clock_divider_1/count_14           | NONE(LEDdisplay1/cur_state_FFd1)| 2     |
clk                                | BUFGP                           | 25    |
clock_divider_1/count_24           | NONE(counter1/counter_signal_2) | 4     |
-----------------------------------+---------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 4.764ns (Maximum Frequency: 209.908MHz)
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: 8.309ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clock_divider_1/count_14'
  Clock period: 2.485ns (frequency: 402.414MHz)
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               2.485ns (Levels of Logic = 0)
  Source:            LEDdisplay1/cur_state_FFd1 (FF)
  Destination:       LEDdisplay1/cur_state_FFd2 (FF)
  Source Clock:      clock_divider_1/count_14 rising
  Destination Clock: clock_divider_1/count_14 rising

  Data Path: LEDdisplay1/cur_state_FFd1 to LEDdisplay1/cur_state_FFd2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              13   0.591   0.983  LEDdisplay1/cur_state_FFd1 (LEDdisplay1/cur_state_FFd1)
     FDR:R                     0.911          LEDdisplay1/cur_state_FFd2
    ----------------------------------------
    Total                      2.485ns (1.502ns logic, 0.983ns route)
                                       (60.4% logic, 39.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 4.764ns (frequency: 209.908MHz)
  Total number of paths / destination ports: 325 / 25
-------------------------------------------------------------------------
Delay:               4.764ns (Levels of Logic = 25)
  Source:            clock_divider_1/count_1 (FF)
  Destination:       clock_divider_1/count_24 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: clock_divider_1/count_1 to clock_divider_1/count_24
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.591   0.595  clock_divider_1/count_1 (clock_divider_1/count_1)
     LUT1:I0->O            1   0.704   0.000  clock_divider_1/Mcount_count_cy<1>_rt (clock_divider_1/Mcount_count_cy<1>_rt)
     MUXCY:S->O            1   0.464   0.000  clock_divider_1/Mcount_count_cy<1> (clock_divider_1/Mcount_count_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  clock_divider_1/Mcount_count_cy<2> (clock_divider_1/Mcount_count_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  clock_divider_1/Mcount_count_cy<3> (clock_divider_1/Mcount_count_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  clock_divider_1/Mcount_count_cy<4> (clock_divider_1/Mcount_count_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  clock_divider_1/Mcount_count_cy<5> (clock_divider_1/Mcount_count_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  clock_divider_1/Mcount_count_cy<6> (clock_divider_1/Mcount_count_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  clock_divider_1/Mcount_count_cy<7> (clock_divider_1/Mcount_count_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  clock_divider_1/Mcount_count_cy<8> (clock_divider_1/Mcount_count_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  clock_divider_1/Mcount_count_cy<9> (clock_divider_1/Mcount_count_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  clock_divider_1/Mcount_count_cy<10> (clock_divider_1/Mcount_count_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  clock_divider_1/Mcount_count_cy<11> (clock_divider_1/Mcount_count_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  clock_divider_1/Mcount_count_cy<12> (clock_divider_1/Mcount_count_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  clock_divider_1/Mcount_count_cy<13> (clock_divider_1/Mcount_count_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  clock_divider_1/Mcount_count_cy<14> (clock_divider_1/Mcount_count_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  clock_divider_1/Mcount_count_cy<15> (clock_divider_1/Mcount_count_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  clock_divider_1/Mcount_count_cy<16> (clock_divider_1/Mcount_count_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  clock_divider_1/Mcount_count_cy<17> (clock_divider_1/Mcount_count_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  clock_divider_1/Mcount_count_cy<18> (clock_divider_1/Mcount_count_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  clock_divider_1/Mcount_count_cy<19> (clock_divider_1/Mcount_count_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  clock_divider_1/Mcount_count_cy<20> (clock_divider_1/Mcount_count_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  clock_divider_1/Mcount_count_cy<21> (clock_divider_1/Mcount_count_cy<21>)
     MUXCY:CI->O           1   0.059   0.000  clock_divider_1/Mcount_count_cy<22> (clock_divider_1/Mcount_count_cy<22>)
     MUXCY:CI->O           0   0.059   0.000  clock_divider_1/Mcount_count_cy<23> (clock_divider_1/Mcount_count_cy<23>)
     XORCY:CI->O           1   0.804   0.000  clock_divider_1/Mcount_count_xor<24> (Result<24>)
     FD:D                      0.308          clock_divider_1/count_24
    ----------------------------------------
    Total                      4.764ns (4.169ns logic, 0.595ns route)
                                       (87.5% logic, 12.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clock_divider_1/count_24'
  Clock period: 3.040ns (frequency: 328.993MHz)
  Total number of paths / destination ports: 10 / 4
-------------------------------------------------------------------------
Delay:               3.040ns (Levels of Logic = 1)
  Source:            counter1/counter_signal_1 (FF)
  Destination:       counter1/counter_signal_1 (FF)
  Source Clock:      clock_divider_1/count_24 rising
  Destination Clock: clock_divider_1/count_24 rising

  Data Path: counter1/counter_signal_1 to counter1/counter_signal_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              30   0.591   1.437  counter1/counter_signal_1 (counter1/counter_signal_1)
     LUT2:I0->O            1   0.704   0.000  counter1/Mcount_counter_signal_xor<1>11 (Result<1>1)
     FD:D                      0.308          counter1/counter_signal_1
    ----------------------------------------
    Total                      3.040ns (1.603ns logic, 1.437ns route)
                                       (52.7% logic, 47.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clock_divider_1/count_14'
  Total number of paths / destination ports: 43 / 11
-------------------------------------------------------------------------
Offset:              8.309ns (Levels of Logic = 4)
  Source:            LEDdisplay1/cur_state_FFd1 (FF)
  Destination:       segments<6> (PAD)
  Source Clock:      clock_divider_1/count_14 rising

  Data Path: LEDdisplay1/cur_state_FFd1 to segments<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              13   0.591   1.062  LEDdisplay1/cur_state_FFd1 (LEDdisplay1/cur_state_FFd1)
     LUT2:I1->O           14   0.704   1.000  LEDdisplay1/cur_state_Out11 (LEDdisplay1/control<0>)
     MUXF5:S->O            1   0.739   0.000  LEDdisplay1/dispMUX00/dispMUX00 (LEDdisplay1/dispMUX00/seg0<0>)
     MUXF6:I0->O           1   0.521   0.420  LEDdisplay1/dispMUX00/dispMUX02 (segments_0_OBUF)
     OBUF:I->O                 3.272          segments_0_OBUF (segments<0>)
    ----------------------------------------
    Total                      8.309ns (5.827ns logic, 2.482ns route)
                                       (70.1% logic, 29.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clock_divider_1/count_24'
  Total number of paths / destination ports: 99 / 7
-------------------------------------------------------------------------
Offset:              7.266ns (Levels of Logic = 4)
  Source:            counter1/counter_signal_1 (FF)
  Destination:       segments<6> (PAD)
  Source Clock:      clock_divider_1/count_24 rising

  Data Path: counter1/counter_signal_1 to segments<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              30   0.591   1.437  counter1/counter_signal_1 (counter1/counter_signal_1)
     LUT3:I0->O            1   0.704   0.000  display_driver_4/seg_out<1>1 (sig_segments4<1>)
     MUXF5:I1->O           1   0.321   0.000  LEDdisplay1/dispMUX00/dispMUX11 (LEDdisplay1/dispMUX00/seg1<1>)
     MUXF6:I1->O           1   0.521   0.420  LEDdisplay1/dispMUX00/dispMUX12 (segments_1_OBUF)
     OBUF:I->O                 3.272          segments_1_OBUF (segments<1>)
    ----------------------------------------
    Total                      7.266ns (5.409ns logic, 1.857ns route)
                                       (74.4% logic, 25.6% route)

=========================================================================
CPU : 5.69 / 5.85 s | Elapsed : 5.00 / 5.00 s
 
--> 

Total memory usage is 209044 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    1 (   0 filtered)
Number of infos    :    2 (   0 filtered)

