# HDL

Various HDL Codes in VHDL/Verilog/SV. 

Contents:

Clock_Divder_Even_N : Divides the clock using even integer multiples of N. By changing the div/div_amount parameter you divide the clock -- ie sys_clk/N 
                    -- normally when you divide a clock with a counter you end up dividing by 2N, I have changed it so you divide by N
                    

