;redcode
;assert 1
	SPL 0, -202
	CMP -207, <-120
	MOV -1, <-20
	MOV -16, <-20
	DJN -1, @-20
	CMP @121, 103
	MOV -1, <-20
	MOV -1, <-20
	CMP -207, <-120
	CMP @121, 103
	SUB #0, 20
	DJN -1, @-20
	SUB #0, 20
	SUB 12, -10
	SUB @0, @2
	SUB 12, -10
	MOV -9, <-20
	DAT <78, <291
	SUB #0, 20
	CMP -207, <-120
	SLT #18, @410
	ADD 901, 20
	SLT #18, @410
	SLT #18, @410
	SUB 12, -10
	CMP -507, <-129
	ADD -1, <-20
	SUB @121, 103
	SUB @121, 106
	CMP 31, 0
	JMZ -0, <2
	MOV -16, <-20
	JMN <-187, -100
	CMP 31, 0
	SUB @0, @2
	SPL 0, -202
	SUB @0, @2
	JMZ -0, <2
	JMZ -0, <2
	SUB @0, @2
	SUB @0, @2
	ADD 261, 60
	CMP -207, <-120
	SUB 61, 0
	MOV -16, <-20
	ADD 230, 560
	SUB @21, 107
	CMP @121, 103
	SPL 0, -202
	CMP -207, <-120
	DAT <78, <291
	SUB 61, 0
	SUB 61, 0
	CMP @121, 103
	SUB -207, <-120
