$date
	Wed Sep 10 15:44:10 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_mux_2to1 $end
$var wire 1 ! y $end
$var reg 1 " in0 $end
$var reg 1 # in1 $end
$var reg 1 $ sel $end
$scope module uut $end
$var wire 1 " in0 $end
$var wire 1 # in1 $end
$var wire 1 % nsel $end
$var wire 1 $ sel $end
$var wire 1 & w1 $end
$var wire 1 ' w2 $end
$var wire 1 ! y $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0'
0&
1%
0$
0#
0"
0!
$end
#10
0%
1$
#20
1%
0$
1#
#30
1!
0%
1'
1$
#40
1&
1!
1%
0'
0$
0#
1"
#50
0!
0&
0%
1$
#60
1!
1&
1%
0$
1#
#70
0&
0%
1'
1$
#80
