
# Efinity Interface Designer SDC
# Version: 2021.1.165
# Date: 2022-01-06 18:41

# Copyright (C) 2017 - 2021 Efinix Inc. All rights reserved.

# Device: T8F81
# Project: final_project_en_design
# Timing Model: C2 (final)

# GPIO Constraints
####################
# set_input_delay -clock <CLOCK> -max <MAX CALCULATION> [get_ports {echo[0]}]
# set_input_delay -clock <CLOCK> -min <MIN CALCULATION> [get_ports {echo[0]}]
# set_input_delay -clock <CLOCK> -max <MAX CALCULATION> [get_ports {echo[1]}]
# set_input_delay -clock <CLOCK> -min <MIN CALCULATION> [get_ports {echo[1]}]
# set_input_delay -clock <CLOCK> -max <MAX CALCULATION> [get_ports {echo[2]}]
# set_input_delay -clock <CLOCK> -min <MIN CALCULATION> [get_ports {echo[2]}]
# set_input_delay -clock <CLOCK> -max <MAX CALCULATION> [get_ports {en}]
# set_input_delay -clock <CLOCK> -min <MIN CALCULATION> [get_ports {en}]
# set_input_delay -clock <CLOCK> -max <MAX CALCULATION> [get_ports {fpgaclk}]
# set_input_delay -clock <CLOCK> -min <MIN CALCULATION> [get_ports {fpgaclk}]
# set_input_delay -clock <CLOCK> -max <MAX CALCULATION> [get_ports {rst}]
# set_input_delay -clock <CLOCK> -min <MIN CALCULATION> [get_ports {rst}]
# set_output_delay -clock <CLOCK> -max <MAX CALCULATION> [get_ports {led[0]}]
# set_output_delay -clock <CLOCK> -min <MIN CALCULATION> [get_ports {led[0]}]
# set_output_delay -clock <CLOCK> -max <MAX CALCULATION> [get_ports {led[1]}]
# set_output_delay -clock <CLOCK> -min <MIN CALCULATION> [get_ports {led[1]}]
# set_output_delay -clock <CLOCK> -max <MAX CALCULATION> [get_ports {led[2]}]
# set_output_delay -clock <CLOCK> -min <MIN CALCULATION> [get_ports {led[2]}]
# set_output_delay -clock <CLOCK> -max <MAX CALCULATION> [get_ports {sig_out_L[0]}]
# set_output_delay -clock <CLOCK> -min <MIN CALCULATION> [get_ports {sig_out_L[0]}]
# set_output_delay -clock <CLOCK> -max <MAX CALCULATION> [get_ports {sig_out_L[1]}]
# set_output_delay -clock <CLOCK> -min <MIN CALCULATION> [get_ports {sig_out_L[1]}]
# set_output_delay -clock <CLOCK> -max <MAX CALCULATION> [get_ports {sig_out_L[2]}]
# set_output_delay -clock <CLOCK> -min <MIN CALCULATION> [get_ports {sig_out_L[2]}]
# set_output_delay -clock <CLOCK> -max <MAX CALCULATION> [get_ports {sig_out_L[3]}]
# set_output_delay -clock <CLOCK> -min <MIN CALCULATION> [get_ports {sig_out_L[3]}]
# set_output_delay -clock <CLOCK> -max <MAX CALCULATION> [get_ports {sig_out_R[0]}]
# set_output_delay -clock <CLOCK> -min <MIN CALCULATION> [get_ports {sig_out_R[0]}]
# set_output_delay -clock <CLOCK> -max <MAX CALCULATION> [get_ports {sig_out_R[1]}]
# set_output_delay -clock <CLOCK> -min <MIN CALCULATION> [get_ports {sig_out_R[1]}]
# set_output_delay -clock <CLOCK> -max <MAX CALCULATION> [get_ports {sig_out_R[2]}]
# set_output_delay -clock <CLOCK> -min <MIN CALCULATION> [get_ports {sig_out_R[2]}]
# set_output_delay -clock <CLOCK> -max <MAX CALCULATION> [get_ports {sig_out_R[3]}]
# set_output_delay -clock <CLOCK> -min <MIN CALCULATION> [get_ports {sig_out_R[3]}]
# set_output_delay -clock <CLOCK> -max <MAX CALCULATION> [get_ports {trigger[0]}]
# set_output_delay -clock <CLOCK> -min <MIN CALCULATION> [get_ports {trigger[0]}]
# set_output_delay -clock <CLOCK> -max <MAX CALCULATION> [get_ports {trigger[1]}]
# set_output_delay -clock <CLOCK> -min <MIN CALCULATION> [get_ports {trigger[1]}]
# set_output_delay -clock <CLOCK> -max <MAX CALCULATION> [get_ports {trigger[2]}]
# set_output_delay -clock <CLOCK> -min <MIN CALCULATION> [get_ports {trigger[2]}]
