name: DBGMCU
description: Microcontroller debug unit
groupName: DBGMCU
source: STM32H7S SVD v1.3
registers:
  - name: IDC
    displayName: IDC
    description: Identity code register
    addressOffset: 0
    size: 32
    resetValue: 25733
    resetMask: 65535
    fields:
      - name: DEV_ID
        description: Device ID
        bitOffset: 0
        bitWidth: 12
        access: read-only
        enumeratedValues:
          - name: B_0x485
            description: STM32H7Rx/Sx
            value: 1157
      - name: REV_ID
        description: Revision
        bitOffset: 16
        bitWidth: 16
        access: read-only
  - name: CR
    displayName: CR
    description: Configuration register
    addressOffset: 4
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: DBGSLEEP
        description: Debug in Sleep mode enable
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Normal operation - the processor clock is stopped automatically in Sleep mode
            value: 0
          - name: B_0x1
            description: Automatic clock stop disabled - processor clock continues to run, allowing full debug capability
            value: 1
      - name: DBGSTOP
        description: Debug in Stop mode enable
        bitOffset: 1
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Normal operation - all clocks are disabled automatically in Stop mode
            value: 0
          - name: B_0x1
            description: Automatic clock stop disabled - all active clocks and oscillators continue to run during Stop mode, allowing full debug capability. On exit from Stop mode, the clock settings are set to the Stop mode exit state.
            value: 1
      - name: DBGSTBY
        description: Debug in Standby mode enable
        bitOffset: 2
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Normal operation - all clocks are disabled and the core powered down automatically in Standby mode.
            value: 0
          - name: B_0x1
            description: Automatic clock stop/power-down disabled - all active clocks and oscillators continue to run during Standby mode, and the core supply is maintained, allowing full debug capability. On exit from Standby mode, a core reset is performed.
            value: 1
      - name: DCRT
        description: "Debug credentials reset type \nThis bit selects which type of reset is used to revoke the debug authentication credentials"
        bitOffset: 16
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: System reset
            value: 0
          - name: B_0x1
            description: Power reset
            value: 1
      - name: TRACECLKEN
        description: "Trace port clock enable. \nThis bit enables the trace port clock, TRACECLK."
        bitOffset: 20
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Disabled - TRACECLK is disabled
            value: 0
          - name: B_0x1
            description: Enabled - TRACECLK is active
            value: 1
      - name: D1DBGCKEN
        description: "D1 debug clock enable\nThis bit allows the debug components in the D1 clock domain (excluding those in the processor core) to be switched off if they are not needed."
        bitOffset: 21
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Disabled - D1 domain debug components are disabled and their clocks gated
            value: 0
          - name: B_0x1
            description: Enabled - D1 domain debug components are clocked whenever the corresponding domain clock (CK_HCLK_D1) is active
            value: 1
      - name: TRGOEN
        description: "External trigger output enable\nThis bit controls the direction of the bi-directional trigger pin, TRGIO."
        bitOffset: 28
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Input - TRGIO is connected to TRGIN
            value: 0
          - name: B_0x1
            description: Output - TRGIO is connected to TRGOUT
            value: 1
  - name: AHB5FZR
    displayName: AHB5FZR
    description: AHB5 peripheral freeze register
    addressOffset: 32
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: DBG_HPDMA_0_STOP
        description: HPDMA channel 0 stop in debug
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: normal operation. HPDMA channel 0 continues to operate while the CPU is in debug mode.
            value: 0
          - name: B_0x1
            description: stop in debug. HPDMA channel 0 is frozen while the CPU is in debug mode.
            value: 1
      - name: DBG_HPDMA_1_STOP
        description: HPDMA channel 1 stop in debug
        bitOffset: 1
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: normal operation. HPDMA channel 1continues to operate while the CPU is in debug mode.
            value: 0
          - name: B_0x1
            description: stop in debug. HPDMA channel 1 is frozen while the CPU is in debug mode.
            value: 1
      - name: DBG_HPDMA_2_STOP
        description: HPDMA channel 2 stop in debug
        bitOffset: 2
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: normal operation. HPDMA channel 2 continues to operate while the CPU is in debug mode.
            value: 0
          - name: B_0x1
            description: stop in debug. HPDMA channel 2 is frozen while the CPU is in debug mode.
            value: 1
      - name: DBG_HPDMA_3_STOP
        description: HPDMA channel 3 stop in debug
        bitOffset: 3
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: normal operation. HPDMA channel 3 continues to operate while the CPU is in debug mode.
            value: 0
          - name: B_0x1
            description: stop in debug. HPDMA channel 3 is frozen while the CPU is in debug mode.
            value: 1
      - name: DBG_HPDMA_4_STOP
        description: HPDMA channel 4 stop in debug
        bitOffset: 4
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: normal operation. HPDMA channel 4 continues to operate while the CPU is in debug mode.
            value: 0
          - name: B_0x1
            description: stop in debug. HPDMA channel 4 is frozen while the CPU is in debug mode.
            value: 1
      - name: DBG_HPDMA_5_STOP
        description: HPDMA channel 5 stop in debug
        bitOffset: 5
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: normal operation. HPDMA channel 5 continues to operate while the CPU is in debug mode.
            value: 0
          - name: B_0x1
            description: stop in debug. HPDMA channel 5 is frozen while the CPU is in debug mode.
            value: 1
      - name: DBG_HPDMA_6_STOP
        description: HPDMA channel 6 stop in debug
        bitOffset: 6
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: normal operation. HPDMA channel 6 continues to operate while the CPU is in debug mode.
            value: 0
          - name: B_0x1
            description: stop in debug. HPDMA channel 6 is frozen while the CPU is in debug mode.
            value: 1
      - name: DBG_HPDMA_7_STOP
        description: HPDMA channel 7 stop in debug
        bitOffset: 7
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: normal operation. HPDMA channel 7 continues to operate while the CPU is in debug mode.
            value: 0
          - name: B_0x1
            description: stop in debug. HPDMA channel 7 is frozen while the CPU is in debug mode.
            value: 1
      - name: DBG_HPDMA_8_STOP
        description: HPDMA channel 8 stop in debug
        bitOffset: 8
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: normal operation. HPDMA channel 8 continues to operate while the CPU is in debug mode.
            value: 0
          - name: B_0x1
            description: stop in debug. HPDMA channel _ is frozen while the CPU is in debug mode.
            value: 1
      - name: DBG_HPDMA_9_STOP
        description: HPDMA channel 9 stop in debug
        bitOffset: 9
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: normal operation. HPDMA channel 9 continues to operate while the CPU is in debug mode.
            value: 0
          - name: B_0x1
            description: stop in debug. HPDMA channel 9 is frozen while the CPU is in debug mode.
            value: 1
      - name: DBG_HPDMA_10_STOP
        description: HPDMA channel 10 stop in debug
        bitOffset: 10
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: normal operation. HPDMA channel 10 continues to operate while the CPU is in debug mode.
            value: 0
          - name: B_0x1
            description: stop in debug. HPDMA channel 10 is frozen while the CPU is in debug mode.
            value: 1
      - name: DBG_HPDMA_11_STOP
        description: HPDMA channel 11 stop in debug
        bitOffset: 11
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: normal operation. HPDMA channel 11 continues to operate while the CPU is in debug mode.
            value: 0
          - name: B_0x1
            description: stop in debug. HPDMA channel 11 is frozen while the CPU is in debug mode.
            value: 1
      - name: DBG_HPDMA_12_STOP
        description: HPDMA channel 12 stop in debug
        bitOffset: 12
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: normal operation. HPDMA channel 12 continues to operate while the CPU is in debug mode.
            value: 0
          - name: B_0x1
            description: stop in debug. HPDMA channel 12 is frozen while the CPU is in debug mode.
            value: 1
      - name: DBG_HPDMA_13_STOP
        description: HPDMA channel 13 stop in debug
        bitOffset: 13
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: normal operation. HPDMA channel 13 continues to operate while the CPU is in debug mode.
            value: 0
          - name: B_0x1
            description: stop in debug. HPDMA channel 13 is frozen while the CPU is in debug mode.
            value: 1
      - name: DBG_HPDMA_14_STOP
        description: HPDMA channel 14 stop in debug
        bitOffset: 14
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: normal operation. HPDMA channel 14 continues to operate while the CPU is in debug mode.
            value: 0
          - name: B_0x1
            description: stop in debug. HPDMA channel 14 is frozen while the CPU s in debug mode.
            value: 1
      - name: DBG_HPDMA_15_STOP
        description: HPDMA channel 15 stop in debug
        bitOffset: 15
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: normal operation. HPDMA channel 15 continues to operate while the CPU  is in debug mode.
            value: 0
          - name: B_0x1
            description: stop in debug. HPDMA channel 15 is frozen while the CPU is in debug mode.
            value: 1
  - name: AHB1FZR
    displayName: AHB1FZR
    description: AHB1 peripheral freeze register
    addressOffset: 36
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: DBG_GPDMA_0_STOP
        description: GPDMA channel 0 stop in debug
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: normal operation. GPDMA channel 0 continues to operate while the CPU is in debug mode.
            value: 0
          - name: B_0x1
            description: stop in debug. GPDMA channel 0 is frozen while the CPU is in debug mode.
            value: 1
      - name: DBG_GPDMA_1_STOP
        description: GPDMA channel 1 stop in debug
        bitOffset: 1
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: normal operation. GPDMA channel 1continues to operate while the CPU is in debug mode.
            value: 0
          - name: B_0x1
            description: stop in debug. GPDMA channel 1 is frozen while the CPU is in debug mode.
            value: 1
      - name: DBG_GPDMA_2_STOP
        description: GPDMA channel 2 stop in debug
        bitOffset: 2
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: normal operation. GPDMA channel 2 continues to operate while the CPU is in debug mode.
            value: 0
          - name: B_0x1
            description: stop in debug. GPDMA channel 2 is frozen while the CPU is in debug mode.
            value: 1
      - name: DBG_GPDMA_3_STOP
        description: GPDMA channel 3 stop in debug
        bitOffset: 3
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: normal operation. GPDMA channel 3 continues to operate while the CPU is in debug mode.
            value: 0
          - name: B_0x1
            description: stop in debug. GPDMA channel 3 is frozen while the CPU is in debug mode.
            value: 1
      - name: DBG_GPDMA_4_STOP
        description: GPDMA channel 4 stop in debug
        bitOffset: 4
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: normal operation. GPDMA channel 4 continues to operate while the CPU is in debug mode.
            value: 0
          - name: B_0x1
            description: stop in debug. GPDMA channel 4 is frozen while the CPU is in debug mode.
            value: 1
      - name: DBG_GPDMA_5_STOP
        description: GPDMA channel 5 stop in debug
        bitOffset: 5
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: normal operation. GPDMA channel 5 continues to operate while the CPU is in debug mode.
            value: 0
          - name: B_0x1
            description: stop in debug. GPDMA channel 5 is frozen while the CPU is in debug mode.
            value: 1
      - name: DBG_GPDMA_6_STOP
        description: GPDMA channel 6 stop in debug
        bitOffset: 6
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: normal operation. GPDMA channel 6 continues to operate while the CPU is in debug mode.
            value: 0
          - name: B_0x1
            description: stop in debug. GPDMA channel 6 is frozen while the CPU is in debug mode.
            value: 1
      - name: DBG_GPDMA_7_STOP
        description: GPDMA channel 7 stop in debug
        bitOffset: 7
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: normal operation. GPDMA channel 7 continues to operate while the CPU is in debug mode.
            value: 0
          - name: B_0x1
            description: stop in debug. GPDMA channel 7 is frozen while the CPU is in debug mode.
            value: 1
      - name: DBG_GPDMA_8_STOP
        description: GPDMA channel 8 stop in debug
        bitOffset: 8
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: normal operation. GPDMA channel 8 continues to operate while the CPU is in debug mode.
            value: 0
          - name: B_0x1
            description: stop in debug. GPDMA channel _ is frozen while the CPU is in debug mode.
            value: 1
      - name: DBG_GPDMA_9_STOP
        description: GPDMA channel 9 stop in debug
        bitOffset: 9
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: normal operation. GPDMA channel 9 continues to operate while the CPU is in debug mode.
            value: 0
          - name: B_0x1
            description: stop in debug. GPDMA channel 9 is frozen while the CPU is in debug mode.
            value: 1
      - name: DBG_GPDMA_10_STOP
        description: GPDMA channel 10 stop in debug
        bitOffset: 10
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: normal operation. GPDMA channel 10 continues to operate while the CPU is in debug mode.
            value: 0
          - name: B_0x1
            description: stop in debug. GPDMA channel 10 is frozen while the CPU is in debug mode.
            value: 1
      - name: DBG_GPDMA_11_STOP
        description: GPDMA channel 11 stop in debug
        bitOffset: 11
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: normal operation. GPDMA channel 11 continues to operate while the CPU is in debug mode.
            value: 0
          - name: B_0x1
            description: stop in debug. GPDMA channel 11 is frozen while the CPU is in debug mode.
            value: 1
      - name: DBG_GPDMA_12_STOP
        description: GPDMA channel 12 stop in debug
        bitOffset: 12
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: normal operation. GPDMA channel 12 continues to operate while the CPU is in debug mode.
            value: 0
          - name: B_0x1
            description: stop in debug. GPDMA channel 12 is frozen while the CPU is in debug mode.
            value: 1
      - name: DBG_GPDMA_13_STOP
        description: GPDMA channel 13 stop in debug
        bitOffset: 13
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: normal operation. GPDMA channel 13 continues to operate while the CPU is in debug mode.
            value: 0
          - name: B_0x1
            description: stop in debug. GPDMA channel 13 is frozen while the CPU is in debug mode.
            value: 1
      - name: DBG_GPDMA_14_STOP
        description: GPDMA channel 14 stop in debug
        bitOffset: 14
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: normal operation. GPDMA channel 14 continues to operate while the CPU is in debug mode.
            value: 0
          - name: B_0x1
            description: stop in debug. GPDMA channel 14 is frozen while the CPU s in debug mode.
            value: 1
      - name: DBG_GPDMA_15_STOP
        description: GPDMA channel 15 stop in debug
        bitOffset: 15
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: normal operation. GPDMA channel 15 continues to operate while the CPU  is in debug mode.
            value: 0
          - name: B_0x1
            description: stop in debug. GPDMA channel 15 is frozen while the CPU is in debug mode.
            value: 1
  - name: APB1FZR
    displayName: APB1FZR
    description: APB1 peripheral freeze register
    addressOffset: 60
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: TIM2
        description: TIM2 stop in debug
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Normal operation - TIM2 continues operating while the core is in Debug mode
            value: 0
          - name: B_0x1
            description: Stop in debug - TIM2 is frozen while Cortex-M7 is in Debug mode
            value: 1
      - name: TIM3
        description: TIM3 stop in debug
        bitOffset: 1
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Normal operation - TIM3 continues operating while the core is in Debug mode
            value: 0
          - name: B_0x1
            description: Stop in debug - TIM3 is frozen while Cortex-M7 is in Debug mode
            value: 1
      - name: TIM4
        description: TIM4 stop in debug
        bitOffset: 2
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Normal operation - TIM4 continues operating while the core is in Debug mode
            value: 0
          - name: B_0x1
            description: Stop in debug - TIM4 is frozen while Cortex-M7 is in Debug mode
            value: 1
      - name: TIM5
        description: TIM5 stop in debug
        bitOffset: 3
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Normal operation - TIM5 continues operating while the core is in Debug mode
            value: 0
          - name: B_0x1
            description: Stop in debug - TIM5 is frozen while Cortex-M7 is in Debug mode
            value: 1
      - name: TIM6
        description: TIM6 stop in debug
        bitOffset: 4
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Normal operation - TIM6 continues operating while the core is in Debug mode
            value: 0
          - name: B_0x1
            description: Stop in debug - TIM6 is frozen while Cortex-M7 is in Debug mode
            value: 1
      - name: TIM7
        description: TIM7 stop in debug
        bitOffset: 5
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Normal operation - TIM7 continues operatinge while the core is in Debug mode
            value: 0
          - name: B_0x1
            description: Stop in debug - TIM7 is frozen while Cortex-M7 is in Debug mode
            value: 1
      - name: TIM12
        description: TIM12 stop in debug
        bitOffset: 6
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Normal operation - TIM12 continues operatinge while the core is in Debug mode
            value: 0
          - name: B_0x1
            description: Stop in debug - TIM12 is frozen while Cortex-M7 is in Debug mode
            value: 1
      - name: TIM13
        description: TIM13 stop in debug
        bitOffset: 7
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Normal operation - TIM13 continues operating while the core is in Debug mode
            value: 0
          - name: B_0x1
            description: Stop in debug - TIM13 is frozen while Cortex-M7 is in Debug mode
            value: 1
      - name: TIM14
        description: TIM14 stop in debug
        bitOffset: 8
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Normal operation - TIM14 continues operating while the core is in Debug mode
            value: 0
          - name: B_0x1
            description: Stop in debug - TIM14 is frozen while Cortex-M7 is in Debug mode
            value: 1
      - name: LPTIM1
        description: LPTIM1 stop in debug
        bitOffset: 9
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Normal operation - LPTIM1 continues operating while the core is in Debug mode
            value: 0
          - name: B_0x1
            description: Stop in debug - LPTIM1 is frozen while Cortex-M7 is in Debug mode
            value: 1
      - name: WWDG
        description: WWDG stop in debug
        bitOffset: 11
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Normal operation - WWDG continues to operate while the Cortex-M7 is in Debug mode
            value: 0
          - name: B_0x1
            description: Stop in debug - WWDG is frozen while the Cortex-M7 is in Debug mode
            value: 1
      - name: I2C1
        description: I2C1 SMBUS timeout stop in debug
        bitOffset: 21
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Normal operation - I2C1 SMBUS timeout continues operating while the core is in Debug mode
            value: 0
          - name: B_0x1
            description: Stop in debug - I2C1 SMBUS timeout is frozen while the core is in Debug mode
            value: 1
      - name: I2C2
        description: I2C2 SMBUS timeout stop in debug
        bitOffset: 22
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Normal operation - I2C2 SMBUS timeout continues operating while the core is in Debug mode
            value: 0
          - name: B_0x1
            description: Stop in debug - I2C2 SMBUS timeout is frozen while Cortex-M7 is in Debug mode
            value: 1
      - name: I2C3
        description: I2C3 SMBUS timeout stop in debug
        bitOffset: 23
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Normal operation - I2C3 SMBUS timeout continues operating while the core is in Debug mode
            value: 0
          - name: B_0x1
            description: Stop in debug - I2C3 SMBUS timeout is frozen while Cortex-M7 is in Debug mode
            value: 1
  - name: APB2FZ
    displayName: APB2FZ
    description: APB2 peripheral freeze register
    addressOffset: 76
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: TIM1
        description: TIM1 stop in debug
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Normal operation - TIM1 continues operating  while the core is in Debug mode
            value: 0
          - name: B_0x1
            description: Stop in debug - TIM1 is frozen and TIM1 outputs are disabled while Cortex-M7 is in Debug mode.
            value: 1
      - name: TIM15
        description: TIM15 stop in debug
        bitOffset: 16
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Normal operation - TIM15 continues operating  while the core is in Debug mode
            value: 0
          - name: B_0x1
            description: Stop in debug - TIM15 is frozen and TIM15 outputs are disabled while Cortex-M7 is in Debug mode
            value: 1
      - name: TIM16
        description: TIM16 stop in debug
        bitOffset: 17
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Normal operation - TIM16 continues operating  while the core is in Debug mode
            value: 0
          - name: B_0x1
            description: Stop in debug - TIM16 is frozen and TIM16 outputs are disabled while Cortex-M7 is in Debug mode
            value: 1
      - name: TIM17
        description: TIM17 stop in debug
        bitOffset: 18
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Normal operation - TIM17 continues operating  while the core is in Debug mode
            value: 0
          - name: B_0x1
            description: Stop in debug - TIM17 is frozen and TIM17 outputs are disabled while Cortex-M7 is in Debug mode
            value: 1
      - name: TIM9
        description: TIM9 stop in debug
        bitOffset: 19
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Normal operation - TIM9 continues operating while the core is in Debug mode
            value: 0
          - name: B_0x1
            description: Stop in debug - TIM9 is frozen and TIM9 outputs are disabled while Cortex-M7 is in Debug mode
            value: 1
  - name: APB4FZR
    displayName: APB4FZR
    description: APB4 peripheral freeze register
    addressOffset: 84
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: LPTIM2
        description: LPTIM2 stop in debug
        bitOffset: 9
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Normal operation - LPTIM2 continues operating while the core is in Debug mode
            value: 0
          - name: B_0x1
            description: Stop in debug - LPTIM2 is frozen while Cortex-M7 is in Debug mode
            value: 1
      - name: LPTIM3
        description: LPTIM2 stop in debug
        bitOffset: 10
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Normal operation - LPTIM2 continues operating while the core is in Debug mode
            value: 0
          - name: B_0x1
            description: Stop in debug - LPTIM2 is frozen while Cortex-M7 is in Debug mode
            value: 1
      - name: LPTIM4
        description: LPTIM4 stop in debug
        bitOffset: 11
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Normal operation - LPTIM4 continues operating while the core is in Debug mode
            value: 0
          - name: B_0x1
            description: Stop in debug - LPTIM4 is frozen while Cortex-M7 is in Debug mode
            value: 1
      - name: LPTIM5
        description: LPTIM5 stop in debug
        bitOffset: 12
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Normal operation - LPTIM5 continues operating while the core is in Debug mode
            value: 0
          - name: B_0x1
            description: Stop in debug - LPTIM5 is frozen while Cortex-M7 is in Debug mode
            value: 1
      - name: RTC
        description: RTC stop in debug
        bitOffset: 16
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Normal operation - RTC continues operating while the core is in Debug mode
            value: 0
          - name: B_0x1
            description: Stop in debug - RTC is frozen while Cortex-M7 is in Debug mode
            value: 1
      - name: IWDG
        description: Independent watchdog for stop in debug
        bitOffset: 18
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Normal operation - watchdog continues counting while the core is in Debug mode
            value: 0
          - name: B_0x1
            description: Stop in debug - watchdog is frozen while Cortex-M7 is in Debug mode
            value: 1
  - name: SR
    displayName: SR
    description: Status register
    addressOffset: 252
    size: 32
    resetValue: 65539
    resetMask: 4294967295
    fields:
      - name: AP_PRESENT
        description: "Bit n identifies whether access port AP n is open (can be accessed via the debug port) or locked (debug access to the AP is blocked)\nBit n = 0: APn absent \nBit n = 1: APn present"
        bitOffset: 0
        bitWidth: 16
        access: read-only
      - name: AP_ENABLED
        description: "Bit n identifies whether access port AP n is open (can be accessed via the debug port) or locked (debug access to the AP is blocked)\nBit n = 0: APn locked \nBit n = 1: APn enabled"
        bitOffset: 16
        bitWidth: 16
        access: read-only
  - name: DBG_AUTH_HOST
    displayName: DBG_AUTH_HOST
    description: Debug authentication mailbox host register
    addressOffset: 256
    size: 32
    resetValue: 0
    resetMask: 0
    fields:
      - name: MESSAGE
        description: "Debug host to device mailbox message.\nDuring debug authentication the debug host communicates with the device via this register."
        bitOffset: 0
        bitWidth: 32
        access: read-write
  - name: DBG_AUTH_DEVICE
    displayName: DBG_AUTH_DEVICE
    description: Debug authentication mailbox device register
    addressOffset: 260
    size: 32
    resetValue: 0
    resetMask: 0
    fields:
      - name: MESSAGE
        description: "Device to debug host mailbox message.\nDuring debug authentication the device communicates with the debug host via this register."
        bitOffset: 0
        bitWidth: 32
        access: read-write
  - name: DBG_AUTH_ACK
    displayName: DBG_AUTH_ACK
    description: Debug authentication mailbox acknowledge register
    addressOffset: 264
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: HOST_ACK
        description: Host to device acknowledge. The device sets this bit to indicate that it has placed a message in the DBGMCU_DBG_AUTH_DEVICE register. It should be reset by the host after reading the message
        bitOffset: 0
        bitWidth: 1
        access: read-write
      - name: DEV_ACK
        description: Device to device acknowledge. The host sets this bit to indicate that it has placed a message in the DBGMCU_DBG_AUTH_HOST register. It is reset by the device after reading the message
        bitOffset: 1
        bitWidth: 1
        access: read-write
  - name: PIDR4
    displayName: PIDR4
    description: Peripheral identity register 4
    addressOffset: 4048
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: JEP106CON
        description: JEP106 continuation code
        bitOffset: 0
        bitWidth: 4
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: STMicroelectronics JEDEC code
            value: 0
      - name: SIZE
        description: Register file size
        bitOffset: 4
        bitWidth: 4
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: Register file occupies a single 4 Kbyte region
            value: 0
  - name: PIDR0
    displayName: PIDR0
    description: Peripheral identity register 0
    addressOffset: 4064
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: PARTNUM
        description: Part number field, bits [7:0]
        bitOffset: 0
        bitWidth: 8
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: DBGMCU
            value: 0
  - name: PIDR1
    displayName: PIDR1
    description: Peripheral identity register 1
    addressOffset: 4068
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: PARTNUM
        description: Part number field, bits [11:8]
        bitOffset: 0
        bitWidth: 4
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: DBGMCU
            value: 0
      - name: JEP106ID
        description: JEP106 identity code field, bits [3:0]
        bitOffset: 4
        bitWidth: 4
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: STMicroelectronics JEDEC code
            value: 0
  - name: PIDR2
    displayName: PIDR2
    description: Peripheral identity register 2
    addressOffset: 4072
    size: 32
    resetValue: 10
    resetMask: 4294967295
    fields:
      - name: JEP106ID
        description: JEP106 identity code field, bits [6:4]
        bitOffset: 0
        bitWidth: 3
        access: read-only
        enumeratedValues:
          - name: B_0x2
            description: STMicroelectronics JEDEC code
            value: 2
      - name: JEDEC
        description: JEDEC assigned value
        bitOffset: 3
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x1
            description: Designer ID specified by JEDEC
            value: 1
      - name: REVISION
        description: Component revision number
        bitOffset: 4
        bitWidth: 4
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: rev 0
            value: 0
  - name: PIDR3
    displayName: PIDR3
    description: Peripheral identity register 3
    addressOffset: 4076
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: CMOD
        description: Customer modified
        bitOffset: 0
        bitWidth: 4
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: No customer modifications
            value: 0
      - name: REVAND
        description: Metal fix version
        bitOffset: 4
        bitWidth: 4
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: No metal fix
            value: 0
  - name: CIDR0
    displayName: CIDR0
    description: Component identity register
    addressOffset: 4080
    size: 32
    resetValue: 13
    resetMask: 4294967295
    fields:
      - name: PREAMBLE
        description: Component ID field, bits [7:0]
        bitOffset: 0
        bitWidth: 8
        access: read-only
        enumeratedValues:
          - name: B_0x0D
            description: Common ID value
            value: 13
  - name: CIDR1
    displayName: CIDR1
    description: Component identity register
    addressOffset: 4084
    size: 32
    resetValue: 240
    resetMask: 4294967295
    fields:
      - name: PREAMBLE
        description: Component ID field, bits [11:8]
        bitOffset: 0
        bitWidth: 4
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: Common ID value
            value: 0
      - name: CLASS
        description: Component ID field, bits [15:12] - component class
        bitOffset: 4
        bitWidth: 4
        access: read-only
        enumeratedValues:
          - name: B_0xF
            description: System component with non-standard register layout
            value: 15
  - name: CIDR2
    displayName: CIDR2
    description: Component identity register
    addressOffset: 4088
    size: 32
    resetValue: 5
    resetMask: 4294967295
    fields:
      - name: PREAMBLE
        description: Component ID field, bits [23:16]
        bitOffset: 0
        bitWidth: 8
        access: read-only
        enumeratedValues:
          - name: B_0x05
            description: Common ID value
            value: 5
  - name: CIDR3
    displayName: CIDR3
    description: Component identity register
    addressOffset: 4092
    size: 32
    resetValue: 177
    resetMask: 4294967295
    fields:
      - name: PREAMBLE
        description: Component ID field, bits [31:24]
        bitOffset: 0
        bitWidth: 8
        access: read-only
        enumeratedValues:
          - name: B_0xB1
            description: Common ID value
            value: 177
addressBlocks:
  - offset: 0
    size: 4096
    usage: registers
