read -sv run_verilog_mid/adder_32b_10_60_8c9115f8fc7170cb4dd3228373ac42b3.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_10_60_8c9115f8fc7170cb4dd3228373ac42b3_yosys.v
