<?xml version="1.0" encoding="UTF-8"?>
<Module name="brus16_top" Register="22" Lut="45" T_Register="3309(22)" T_Alu="2789(0)" T_Lut="1894(45)" T_MULT18X18="1(0)" T_Bsram="17(0)" T_Ssram="57(0)">
 <SubModule name="rPLL"/>
 <SubModule name="clkDIV"/>
 <SubModule name="vga_controller" Register="23" Alu="18" Lut="20" T_Register="23(23)" T_Alu="18(18)" T_Lut="20(20)"/>
 <SubModule name="brus16_controller" Register="1" Lut="3" T_Register="1(1)" T_Lut="3(3)"/>
 <SubModule name="cpu" Register="44" Alu="26" Lut="565" T_Register="61(44)" T_Alu="90(26)" T_Lut="664(565)" T_MULT18X18="1(0)" T_Bsram="1(0)" T_Ssram="24(0)">
  <SubModule name="stack" Register="17" Lut="41" Bsram="1" Ssram="16" T_Register="17(17)" T_Lut="41(41)" T_Bsram="1(1)" T_Ssram="16(16)"/>
  <SubModule name="rstack" Lut="2" Ssram="8" T_Lut="2(2)" T_Ssram="8(8)"/>
  <SubModule name="alu" Alu="64" Lut="56" MULT18X18="1" T_Alu="64(64)" T_Lut="56(56)" T_MULT18X18="1(1)"/>
 </SubModule>
 <SubModule name="memory" T_Bsram="8(0)">
  <SubModule name="SDPB" Bsram="8" T_Bsram="8(8)"/>
 </SubModule>
 <SubModule name="program_memory" T_Bsram="8(0)">
  <SubModule name="pROM" Bsram="8" T_Bsram="8(8)"/>
 </SubModule>
 <SubModule name="rect_copy_controller" Register="49" Alu="44" Lut="49" T_Register="49(49)" T_Alu="44(44)" T_Lut="49(49)"/>
 <SubModule name="gpu" Register="107" Alu="32" Lut="321" T_Register="2667(107)" T_Alu="2592(32)" T_Lut="772(321)" T_Ssram="16(0)">
  <SubModule name="mem0" Register="640" Lut="72" T_Register="640(640)" T_Lut="72(72)"/>
  <SubModule name="mem1" Register="640" Lut="72" T_Register="640(640)" T_Lut="72(72)"/>
  <SubModule name="mem2" Register="640" Lut="72" T_Register="640(640)" T_Lut="72(72)"/>
  <SubModule name="mem3" Register="640" Lut="72" T_Register="640(640)" T_Lut="72(72)"/>
  <SubModule name="mem4" Lut="36" Ssram="16" T_Lut="36(36)" T_Ssram="16(16)"/>
  <SubModule name="[0].comp" Alu="40" Lut="1" T_Alu="40(40)" T_Lut="1(1)"/>
  <SubModule name="[1].comp" Alu="40" Lut="1" T_Alu="40(40)" T_Lut="1(1)"/>
  <SubModule name="[2].comp" Alu="40" Lut="1" T_Alu="40(40)" T_Lut="1(1)"/>
  <SubModule name="[3].comp" Alu="40" Lut="1" T_Alu="40(40)" T_Lut="1(1)"/>
  <SubModule name="[4].comp" Alu="40" Lut="1" T_Alu="40(40)" T_Lut="1(1)"/>
  <SubModule name="[5].comp" Alu="40" Lut="1" T_Alu="40(40)" T_Lut="1(1)"/>
  <SubModule name="[6].comp" Alu="40" Lut="1" T_Alu="40(40)" T_Lut="1(1)"/>
  <SubModule name="[7].comp" Alu="40" Lut="1" T_Alu="40(40)" T_Lut="1(1)"/>
  <SubModule name="[8].comp" Alu="40" Lut="1" T_Alu="40(40)" T_Lut="1(1)"/>
  <SubModule name="[9].comp" Alu="40" Lut="1" T_Alu="40(40)" T_Lut="1(1)"/>
  <SubModule name="[10].comp" Alu="40" Lut="1" T_Alu="40(40)" T_Lut="1(1)"/>
  <SubModule name="[11].comp" Alu="40" Lut="1" T_Alu="40(40)" T_Lut="1(1)"/>
  <SubModule name="[12].comp" Alu="40" Lut="1" T_Alu="40(40)" T_Lut="1(1)"/>
  <SubModule name="[13].comp" Alu="40" Lut="1" T_Alu="40(40)" T_Lut="1(1)"/>
  <SubModule name="[14].comp" Alu="40" Lut="1" T_Alu="40(40)" T_Lut="1(1)"/>
  <SubModule name="[15].comp" Alu="40" Lut="1" T_Alu="40(40)" T_Lut="1(1)"/>
  <SubModule name="[16].comp" Alu="40" Lut="1" T_Alu="40(40)" T_Lut="1(1)"/>
  <SubModule name="[17].comp" Alu="40" Lut="1" T_Alu="40(40)" T_Lut="1(1)"/>
  <SubModule name="[18].comp" Alu="40" Lut="1" T_Alu="40(40)" T_Lut="1(1)"/>
  <SubModule name="[19].comp" Alu="40" Lut="1" T_Alu="40(40)" T_Lut="1(1)"/>
  <SubModule name="[20].comp" Alu="40" Lut="1" T_Alu="40(40)" T_Lut="1(1)"/>
  <SubModule name="[21].comp" Alu="40" Lut="1" T_Alu="40(40)" T_Lut="1(1)"/>
  <SubModule name="[22].comp" Alu="40" Lut="1" T_Alu="40(40)" T_Lut="1(1)"/>
  <SubModule name="[23].comp" Alu="40" Lut="1" T_Alu="40(40)" T_Lut="1(1)"/>
  <SubModule name="[24].comp" Alu="40" Lut="1" T_Alu="40(40)" T_Lut="1(1)"/>
  <SubModule name="[25].comp" Alu="40" Lut="1" T_Alu="40(40)" T_Lut="1(1)"/>
  <SubModule name="[26].comp" Alu="40" Lut="1" T_Alu="40(40)" T_Lut="1(1)"/>
  <SubModule name="[27].comp" Alu="40" Lut="1" T_Alu="40(40)" T_Lut="1(1)"/>
  <SubModule name="[28].comp" Alu="40" Lut="1" T_Alu="40(40)" T_Lut="1(1)"/>
  <SubModule name="[29].comp" Alu="40" Lut="1" T_Alu="40(40)" T_Lut="1(1)"/>
  <SubModule name="[30].comp" Alu="40" Lut="1" T_Alu="40(40)" T_Lut="1(1)"/>
  <SubModule name="[31].comp" Alu="40" Lut="1" T_Alu="40(40)" T_Lut="1(1)"/>
  <SubModule name="[32].comp" Alu="40" Lut="1" T_Alu="40(40)" T_Lut="1(1)"/>
  <SubModule name="[33].comp" Alu="40" Lut="1" T_Alu="40(40)" T_Lut="1(1)"/>
  <SubModule name="[34].comp" Alu="40" Lut="1" T_Alu="40(40)" T_Lut="1(1)"/>
  <SubModule name="[35].comp" Alu="40" Lut="1" T_Alu="40(40)" T_Lut="1(1)"/>
  <SubModule name="[36].comp" Alu="40" Lut="1" T_Alu="40(40)" T_Lut="1(1)"/>
  <SubModule name="[37].comp" Alu="40" Lut="1" T_Alu="40(40)" T_Lut="1(1)"/>
  <SubModule name="[38].comp" Alu="40" Lut="1" T_Alu="40(40)" T_Lut="1(1)"/>
  <SubModule name="[39].comp" Alu="40" Lut="1" T_Alu="40(40)" T_Lut="1(1)"/>
  <SubModule name="[40].comp" Alu="40" Lut="1" T_Alu="40(40)" T_Lut="1(1)"/>
  <SubModule name="[41].comp" Alu="40" Lut="1" T_Alu="40(40)" T_Lut="1(1)"/>
  <SubModule name="[42].comp" Alu="40" Lut="1" T_Alu="40(40)" T_Lut="1(1)"/>
  <SubModule name="[43].comp" Alu="40" Lut="1" T_Alu="40(40)" T_Lut="1(1)"/>
  <SubModule name="[44].comp" Alu="40" Lut="1" T_Alu="40(40)" T_Lut="1(1)"/>
  <SubModule name="[45].comp" Alu="40" Lut="1" T_Alu="40(40)" T_Lut="1(1)"/>
  <SubModule name="[46].comp" Alu="40" Lut="1" T_Alu="40(40)" T_Lut="1(1)"/>
  <SubModule name="[47].comp" Alu="40" Lut="1" T_Alu="40(40)" T_Lut="1(1)"/>
  <SubModule name="[48].comp" Alu="40" Lut="1" T_Alu="40(40)" T_Lut="1(1)"/>
  <SubModule name="[49].comp" Alu="40" Lut="1" T_Alu="40(40)" T_Lut="1(1)"/>
  <SubModule name="[50].comp" Alu="40" Lut="1" T_Alu="40(40)" T_Lut="1(1)"/>
  <SubModule name="[51].comp" Alu="40" Lut="1" T_Alu="40(40)" T_Lut="1(1)"/>
  <SubModule name="[52].comp" Alu="40" Lut="1" T_Alu="40(40)" T_Lut="1(1)"/>
  <SubModule name="[53].comp" Alu="40" Lut="1" T_Alu="40(40)" T_Lut="1(1)"/>
  <SubModule name="[54].comp" Alu="40" Lut="1" T_Alu="40(40)" T_Lut="1(1)"/>
  <SubModule name="[55].comp" Alu="40" Lut="1" T_Alu="40(40)" T_Lut="1(1)"/>
  <SubModule name="[56].comp" Alu="40" Lut="1" T_Alu="40(40)" T_Lut="1(1)"/>
  <SubModule name="[57].comp" Alu="40" Lut="1" T_Alu="40(40)" T_Lut="1(1)"/>
  <SubModule name="[58].comp" Alu="40" Lut="1" T_Alu="40(40)" T_Lut="1(1)"/>
  <SubModule name="[59].comp" Alu="40" Lut="1" T_Alu="40(40)" T_Lut="1(1)"/>
  <SubModule name="[60].comp" Alu="40" Lut="1" T_Alu="40(40)" T_Lut="1(1)"/>
  <SubModule name="[61].comp" Alu="40" Lut="1" T_Alu="40(40)" T_Lut="1(1)"/>
  <SubModule name="[62].comp" Alu="40" Lut="1" T_Alu="40(40)" T_Lut="1(1)"/>
  <SubModule name="[63].comp" Alu="40" Lut="1" T_Alu="40(40)" T_Lut="1(1)"/>
  <SubModule name="btree_mux" T_Lut="63(0)">
   <SubModule name="layer1" Lut="13" T_Lut="13(13)"/>
   <SubModule name="layer2" Lut="8" T_Lut="8(8)"/>
   <SubModule name="layer3" Lut="4" T_Lut="4(4)"/>
   <SubModule name="layer4" Lut="4" T_Lut="4(4)"/>
   <SubModule name="layer5" Lut="2" T_Lut="2(2)"/>
   <SubModule name="layer6" Lut="32" T_Lut="32(32)"/>
  </SubModule>
 </SubModule>
 <SubModule name="hdmi" Register="3" Lut="1" Ssram="4" T_Register="486(3)" T_Alu="45(0)" T_Lut="341(1)" T_Ssram="17(4)">
  <SubModule name="encode_b" Register="174" Alu="15" Lut="127" Ssram="13" T_Register="174(174)" T_Alu="15(15)" T_Lut="127(127)" T_Ssram="13(13)"/>
  <SubModule name="encode_g" Register="155" Alu="15" Lut="107" T_Register="155(155)" T_Alu="15(15)" T_Lut="107(107)"/>
  <SubModule name="encode_r" Register="154" Alu="15" Lut="106" T_Register="154(154)" T_Alu="15(15)" T_Lut="106(106)"/>
 </SubModule>
</Module>
