
*** Running vivado
    with args -log design_1_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl


****** Vivado v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/dwmoon/Documents/Vitis-2022.1/Vivado/2022.1/data/ip'.
Command: synth_design -top design_1_wrapper -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 1961945
WARNING: [Synth 8-9501] generate block is allowed only inside loop and conditional generate in SystemVerilog mode [/home/dwmoon/Documents/Vitis-2022.1/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:4023]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3161.004 ; gain = 8.000 ; free physical = 84046 ; free virtual = 113394
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_wrapper' [/home/dwmoon/dma/dma.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'design_1' [/home/dwmoon/dma/dma.gen/sources_1/bd/design_1/synth/design_1.v:12]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_mem_intercon_0' [/home/dwmoon/dma/dma.gen/sources_1/bd/design_1/synth/design_1.v:476]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_7HNO1D' [/home/dwmoon/dma/dma.gen/sources_1/bd/design_1/synth/design_1.v:1396]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_pc_1' [/home/dwmoon/dma/dma.runs/synth_1/.Xil/Vivado-1961880-casyspark/realtime/design_1_auto_pc_1_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_pc_1' (0#1) [/home/dwmoon/dma/dma.runs/synth_1/.Xil/Vivado-1961880-casyspark/realtime/design_1_auto_pc_1_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_7HNO1D' (0#1) [/home/dwmoon/dma/dma.gen/sources_1/bd/design_1/synth/design_1.v:1396]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_mem_intercon_0' (0#1) [/home/dwmoon/dma/dma.gen/sources_1/bd/design_1/synth/design_1.v:476]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_mem_intercon_1_0' [/home/dwmoon/dma/dma.gen/sources_1/bd/design_1/synth/design_1.v:646]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_1FI55ZU' [/home/dwmoon/dma/dma.gen/sources_1/bd/design_1/synth/design_1.v:1146]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_pc_2' [/home/dwmoon/dma/dma.runs/synth_1/.Xil/Vivado-1961880-casyspark/realtime/design_1_auto_pc_2_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_pc_2' (0#1) [/home/dwmoon/dma/dma.runs/synth_1/.Xil/Vivado-1961880-casyspark/realtime/design_1_auto_pc_2_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_us_0' [/home/dwmoon/dma/dma.runs/synth_1/.Xil/Vivado-1961880-casyspark/realtime/design_1_auto_us_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_us_0' (0#1) [/home/dwmoon/dma/dma.runs/synth_1/.Xil/Vivado-1961880-casyspark/realtime/design_1_auto_us_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_1FI55ZU' (0#1) [/home/dwmoon/dma/dma.gen/sources_1/bd/design_1/synth/design_1.v:1146]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_mem_intercon_1_0' (0#1) [/home/dwmoon/dma/dma.gen/sources_1/bd/design_1/synth/design_1.v:646]
INFO: [Synth 8-6157] synthesizing module 'design_1_axis_data_fifo_0_0' [/home/dwmoon/dma/dma.runs/synth_1/.Xil/Vivado-1961880-casyspark/realtime/design_1_axis_data_fifo_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axis_data_fifo_0_0' (0#1) [/home/dwmoon/dma/dma.runs/synth_1/.Xil/Vivado-1961880-casyspark/realtime/design_1_axis_data_fifo_0_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_dma_0_0' [/home/dwmoon/dma/dma.runs/synth_1/.Xil/Vivado-1961880-casyspark/realtime/design_1_axi_dma_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_dma_0_0' (0#1) [/home/dwmoon/dma/dma.runs/synth_1/.Xil/Vivado-1961880-casyspark/realtime/design_1_axi_dma_0_0_stub.v:5]
WARNING: [Synth 8-7071] port 'mm2s_prmry_reset_out_n' of module 'design_1_axi_dma_0_0' is unconnected for instance 'dma' [/home/dwmoon/dma/dma.gen/sources_1/bd/design_1/synth/design_1.v:235]
WARNING: [Synth 8-7071] port 's2mm_prmry_reset_out_n' of module 'design_1_axi_dma_0_0' is unconnected for instance 'dma' [/home/dwmoon/dma/dma.gen/sources_1/bd/design_1/synth/design_1.v:235]
WARNING: [Synth 8-7071] port 'mm2s_introut' of module 'design_1_axi_dma_0_0' is unconnected for instance 'dma' [/home/dwmoon/dma/dma.gen/sources_1/bd/design_1/synth/design_1.v:235]
WARNING: [Synth 8-7071] port 's2mm_introut' of module 'design_1_axi_dma_0_0' is unconnected for instance 'dma' [/home/dwmoon/dma/dma.gen/sources_1/bd/design_1/synth/design_1.v:235]
WARNING: [Synth 8-7071] port 'axi_dma_tstvec' of module 'design_1_axi_dma_0_0' is unconnected for instance 'dma' [/home/dwmoon/dma/dma.gen/sources_1/bd/design_1/synth/design_1.v:235]
WARNING: [Synth 8-7023] instance 'dma' of module 'design_1_axi_dma_0_0' has 64 connections declared, but only 59 given [/home/dwmoon/dma/dma.gen/sources_1/bd/design_1/synth/design_1.v:235]
INFO: [Synth 8-6157] synthesizing module 'design_1_processing_system7_0_1' [/home/dwmoon/dma/dma.runs/synth_1/.Xil/Vivado-1961880-casyspark/realtime/design_1_processing_system7_0_1_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_processing_system7_0_1' (0#1) [/home/dwmoon/dma/dma.runs/synth_1/.Xil/Vivado-1961880-casyspark/realtime/design_1_processing_system7_0_1_stub.v:5]
WARNING: [Synth 8-7071] port 'S_AXI_HP0_AWREADY' of module 'design_1_processing_system7_0_1' is unconnected for instance 'processing_system7_0' [/home/dwmoon/dma/dma.gen/sources_1/bd/design_1/synth/design_1.v:295]
WARNING: [Synth 8-7071] port 'S_AXI_HP0_BVALID' of module 'design_1_processing_system7_0_1' is unconnected for instance 'processing_system7_0' [/home/dwmoon/dma/dma.gen/sources_1/bd/design_1/synth/design_1.v:295]
WARNING: [Synth 8-7071] port 'S_AXI_HP0_WREADY' of module 'design_1_processing_system7_0_1' is unconnected for instance 'processing_system7_0' [/home/dwmoon/dma/dma.gen/sources_1/bd/design_1/synth/design_1.v:295]
WARNING: [Synth 8-7071] port 'S_AXI_HP0_BRESP' of module 'design_1_processing_system7_0_1' is unconnected for instance 'processing_system7_0' [/home/dwmoon/dma/dma.gen/sources_1/bd/design_1/synth/design_1.v:295]
WARNING: [Synth 8-7071] port 'S_AXI_HP0_BID' of module 'design_1_processing_system7_0_1' is unconnected for instance 'processing_system7_0' [/home/dwmoon/dma/dma.gen/sources_1/bd/design_1/synth/design_1.v:295]
WARNING: [Synth 8-7071] port 'S_AXI_HP0_RID' of module 'design_1_processing_system7_0_1' is unconnected for instance 'processing_system7_0' [/home/dwmoon/dma/dma.gen/sources_1/bd/design_1/synth/design_1.v:295]
WARNING: [Synth 8-7071] port 'S_AXI_HP0_RCOUNT' of module 'design_1_processing_system7_0_1' is unconnected for instance 'processing_system7_0' [/home/dwmoon/dma/dma.gen/sources_1/bd/design_1/synth/design_1.v:295]
WARNING: [Synth 8-7071] port 'S_AXI_HP0_WCOUNT' of module 'design_1_processing_system7_0_1' is unconnected for instance 'processing_system7_0' [/home/dwmoon/dma/dma.gen/sources_1/bd/design_1/synth/design_1.v:295]
WARNING: [Synth 8-7071] port 'S_AXI_HP0_RACOUNT' of module 'design_1_processing_system7_0_1' is unconnected for instance 'processing_system7_0' [/home/dwmoon/dma/dma.gen/sources_1/bd/design_1/synth/design_1.v:295]
WARNING: [Synth 8-7071] port 'S_AXI_HP0_WACOUNT' of module 'design_1_processing_system7_0_1' is unconnected for instance 'processing_system7_0' [/home/dwmoon/dma/dma.gen/sources_1/bd/design_1/synth/design_1.v:295]
WARNING: [Synth 8-7071] port 'S_AXI_HP2_ARREADY' of module 'design_1_processing_system7_0_1' is unconnected for instance 'processing_system7_0' [/home/dwmoon/dma/dma.gen/sources_1/bd/design_1/synth/design_1.v:295]
WARNING: [Synth 8-7071] port 'S_AXI_HP2_RLAST' of module 'design_1_processing_system7_0_1' is unconnected for instance 'processing_system7_0' [/home/dwmoon/dma/dma.gen/sources_1/bd/design_1/synth/design_1.v:295]
WARNING: [Synth 8-7071] port 'S_AXI_HP2_RVALID' of module 'design_1_processing_system7_0_1' is unconnected for instance 'processing_system7_0' [/home/dwmoon/dma/dma.gen/sources_1/bd/design_1/synth/design_1.v:295]
WARNING: [Synth 8-7071] port 'S_AXI_HP2_RRESP' of module 'design_1_processing_system7_0_1' is unconnected for instance 'processing_system7_0' [/home/dwmoon/dma/dma.gen/sources_1/bd/design_1/synth/design_1.v:295]
WARNING: [Synth 8-7071] port 'S_AXI_HP2_BID' of module 'design_1_processing_system7_0_1' is unconnected for instance 'processing_system7_0' [/home/dwmoon/dma/dma.gen/sources_1/bd/design_1/synth/design_1.v:295]
WARNING: [Synth 8-7071] port 'S_AXI_HP2_RID' of module 'design_1_processing_system7_0_1' is unconnected for instance 'processing_system7_0' [/home/dwmoon/dma/dma.gen/sources_1/bd/design_1/synth/design_1.v:295]
WARNING: [Synth 8-7071] port 'S_AXI_HP2_RDATA' of module 'design_1_processing_system7_0_1' is unconnected for instance 'processing_system7_0' [/home/dwmoon/dma/dma.gen/sources_1/bd/design_1/synth/design_1.v:295]
WARNING: [Synth 8-7071] port 'S_AXI_HP2_RCOUNT' of module 'design_1_processing_system7_0_1' is unconnected for instance 'processing_system7_0' [/home/dwmoon/dma/dma.gen/sources_1/bd/design_1/synth/design_1.v:295]
WARNING: [Synth 8-7071] port 'S_AXI_HP2_WCOUNT' of module 'design_1_processing_system7_0_1' is unconnected for instance 'processing_system7_0' [/home/dwmoon/dma/dma.gen/sources_1/bd/design_1/synth/design_1.v:295]
WARNING: [Synth 8-7071] port 'S_AXI_HP2_RACOUNT' of module 'design_1_processing_system7_0_1' is unconnected for instance 'processing_system7_0' [/home/dwmoon/dma/dma.gen/sources_1/bd/design_1/synth/design_1.v:295]
WARNING: [Synth 8-7071] port 'S_AXI_HP2_WACOUNT' of module 'design_1_processing_system7_0_1' is unconnected for instance 'processing_system7_0' [/home/dwmoon/dma/dma.gen/sources_1/bd/design_1/synth/design_1.v:295]
WARNING: [Synth 8-7071] port 'MIO' of module 'design_1_processing_system7_0_1' is unconnected for instance 'processing_system7_0' [/home/dwmoon/dma/dma.gen/sources_1/bd/design_1/synth/design_1.v:295]
WARNING: [Synth 8-7071] port 'DDR_CAS_n' of module 'design_1_processing_system7_0_1' is unconnected for instance 'processing_system7_0' [/home/dwmoon/dma/dma.gen/sources_1/bd/design_1/synth/design_1.v:295]
WARNING: [Synth 8-7071] port 'DDR_CKE' of module 'design_1_processing_system7_0_1' is unconnected for instance 'processing_system7_0' [/home/dwmoon/dma/dma.gen/sources_1/bd/design_1/synth/design_1.v:295]
WARNING: [Synth 8-7071] port 'DDR_Clk_n' of module 'design_1_processing_system7_0_1' is unconnected for instance 'processing_system7_0' [/home/dwmoon/dma/dma.gen/sources_1/bd/design_1/synth/design_1.v:295]
WARNING: [Synth 8-7071] port 'DDR_Clk' of module 'design_1_processing_system7_0_1' is unconnected for instance 'processing_system7_0' [/home/dwmoon/dma/dma.gen/sources_1/bd/design_1/synth/design_1.v:295]
WARNING: [Synth 8-7071] port 'DDR_CS_n' of module 'design_1_processing_system7_0_1' is unconnected for instance 'processing_system7_0' [/home/dwmoon/dma/dma.gen/sources_1/bd/design_1/synth/design_1.v:295]
WARNING: [Synth 8-7071] port 'DDR_DRSTB' of module 'design_1_processing_system7_0_1' is unconnected for instance 'processing_system7_0' [/home/dwmoon/dma/dma.gen/sources_1/bd/design_1/synth/design_1.v:295]
WARNING: [Synth 8-7071] port 'DDR_ODT' of module 'design_1_processing_system7_0_1' is unconnected for instance 'processing_system7_0' [/home/dwmoon/dma/dma.gen/sources_1/bd/design_1/synth/design_1.v:295]
WARNING: [Synth 8-7071] port 'DDR_RAS_n' of module 'design_1_processing_system7_0_1' is unconnected for instance 'processing_system7_0' [/home/dwmoon/dma/dma.gen/sources_1/bd/design_1/synth/design_1.v:295]
WARNING: [Synth 8-7071] port 'DDR_WEB' of module 'design_1_processing_system7_0_1' is unconnected for instance 'processing_system7_0' [/home/dwmoon/dma/dma.gen/sources_1/bd/design_1/synth/design_1.v:295]
WARNING: [Synth 8-7071] port 'DDR_BankAddr' of module 'design_1_processing_system7_0_1' is unconnected for instance 'processing_system7_0' [/home/dwmoon/dma/dma.gen/sources_1/bd/design_1/synth/design_1.v:295]
WARNING: [Synth 8-7071] port 'DDR_Addr' of module 'design_1_processing_system7_0_1' is unconnected for instance 'processing_system7_0' [/home/dwmoon/dma/dma.gen/sources_1/bd/design_1/synth/design_1.v:295]
WARNING: [Synth 8-7071] port 'DDR_VRN' of module 'design_1_processing_system7_0_1' is unconnected for instance 'processing_system7_0' [/home/dwmoon/dma/dma.gen/sources_1/bd/design_1/synth/design_1.v:295]
WARNING: [Synth 8-7071] port 'DDR_VRP' of module 'design_1_processing_system7_0_1' is unconnected for instance 'processing_system7_0' [/home/dwmoon/dma/dma.gen/sources_1/bd/design_1/synth/design_1.v:295]
WARNING: [Synth 8-7071] port 'DDR_DM' of module 'design_1_processing_system7_0_1' is unconnected for instance 'processing_system7_0' [/home/dwmoon/dma/dma.gen/sources_1/bd/design_1/synth/design_1.v:295]
WARNING: [Synth 8-7071] port 'DDR_DQ' of module 'design_1_processing_system7_0_1' is unconnected for instance 'processing_system7_0' [/home/dwmoon/dma/dma.gen/sources_1/bd/design_1/synth/design_1.v:295]
WARNING: [Synth 8-7071] port 'DDR_DQS_n' of module 'design_1_processing_system7_0_1' is unconnected for instance 'processing_system7_0' [/home/dwmoon/dma/dma.gen/sources_1/bd/design_1/synth/design_1.v:295]
WARNING: [Synth 8-7071] port 'DDR_DQS' of module 'design_1_processing_system7_0_1' is unconnected for instance 'processing_system7_0' [/home/dwmoon/dma/dma.gen/sources_1/bd/design_1/synth/design_1.v:295]
WARNING: [Synth 8-7071] port 'PS_SRSTB' of module 'design_1_processing_system7_0_1' is unconnected for instance 'processing_system7_0' [/home/dwmoon/dma/dma.gen/sources_1/bd/design_1/synth/design_1.v:295]
WARNING: [Synth 8-7071] port 'PS_CLK' of module 'design_1_processing_system7_0_1' is unconnected for instance 'processing_system7_0' [/home/dwmoon/dma/dma.gen/sources_1/bd/design_1/synth/design_1.v:295]
WARNING: [Synth 8-7071] port 'PS_PORB' of module 'design_1_processing_system7_0_1' is unconnected for instance 'processing_system7_0' [/home/dwmoon/dma/dma.gen/sources_1/bd/design_1/synth/design_1.v:295]
WARNING: [Synth 8-7023] instance 'processing_system7_0' of module 'design_1_processing_system7_0_1' has 152 connections declared, but only 110 given [/home/dwmoon/dma/dma.gen/sources_1/bd/design_1/synth/design_1.v:295]
INFO: [Synth 8-6157] synthesizing module 'design_1_ps7_0_axi_periph_0' [/home/dwmoon/dma/dma.gen/sources_1/bd/design_1/synth/design_1.v:846]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_UYSKKA' [/home/dwmoon/dma/dma.gen/sources_1/bd/design_1/synth/design_1.v:1559]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_pc_0' [/home/dwmoon/dma/dma.runs/synth_1/.Xil/Vivado-1961880-casyspark/realtime/design_1_auto_pc_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_pc_0' (0#1) [/home/dwmoon/dma/dma.runs/synth_1/.Xil/Vivado-1961880-casyspark/realtime/design_1_auto_pc_0_stub.v:5]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'design_1_auto_pc_0' is unconnected for instance 'auto_pc' [/home/dwmoon/dma/dma.gen/sources_1/bd/design_1/synth/design_1.v:1790]
WARNING: [Synth 8-7071] port 'm_axi_wstrb' of module 'design_1_auto_pc_0' is unconnected for instance 'auto_pc' [/home/dwmoon/dma/dma.gen/sources_1/bd/design_1/synth/design_1.v:1790]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'design_1_auto_pc_0' is unconnected for instance 'auto_pc' [/home/dwmoon/dma/dma.gen/sources_1/bd/design_1/synth/design_1.v:1790]
WARNING: [Synth 8-7023] instance 'auto_pc' of module 'design_1_auto_pc_0' has 59 connections declared, but only 56 given [/home/dwmoon/dma/dma.gen/sources_1/bd/design_1/synth/design_1.v:1790]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_UYSKKA' (0#1) [/home/dwmoon/dma/dma.gen/sources_1/bd/design_1/synth/design_1.v:1559]
INFO: [Synth 8-6155] done synthesizing module 'design_1_ps7_0_axi_periph_0' (0#1) [/home/dwmoon/dma/dma.gen/sources_1/bd/design_1/synth/design_1.v:846]
INFO: [Synth 8-6157] synthesizing module 'design_1_rst_ps7_0_50M_0' [/home/dwmoon/dma/dma.runs/synth_1/.Xil/Vivado-1961880-casyspark/realtime/design_1_rst_ps7_0_50M_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_rst_ps7_0_50M_0' (0#1) [/home/dwmoon/dma/dma.runs/synth_1/.Xil/Vivado-1961880-casyspark/realtime/design_1_rst_ps7_0_50M_0_stub.v:5]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'design_1_rst_ps7_0_50M_0' is unconnected for instance 'rst_ps7_0_50M' [/home/dwmoon/dma/dma.gen/sources_1/bd/design_1/synth/design_1.v:467]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'design_1_rst_ps7_0_50M_0' is unconnected for instance 'rst_ps7_0_50M' [/home/dwmoon/dma/dma.gen/sources_1/bd/design_1/synth/design_1.v:467]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'design_1_rst_ps7_0_50M_0' is unconnected for instance 'rst_ps7_0_50M' [/home/dwmoon/dma/dma.gen/sources_1/bd/design_1/synth/design_1.v:467]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'design_1_rst_ps7_0_50M_0' is unconnected for instance 'rst_ps7_0_50M' [/home/dwmoon/dma/dma.gen/sources_1/bd/design_1/synth/design_1.v:467]
WARNING: [Synth 8-7023] instance 'rst_ps7_0_50M' of module 'design_1_rst_ps7_0_50M_0' has 10 connections declared, but only 6 given [/home/dwmoon/dma/dma.gen/sources_1/bd/design_1/synth/design_1.v:467]
INFO: [Synth 8-6155] done synthesizing module 'design_1' (0#1) [/home/dwmoon/dma/dma.gen/sources_1/bd/design_1/synth/design_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'design_1_wrapper' (0#1) [/home/dwmoon/dma/dma.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
WARNING: [Synth 8-7129] Port M_ACLK in module s00_couplers_imp_UYSKKA is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module s00_couplers_imp_UYSKKA is either unconnected or has no load
WARNING: [Synth 8-7129] Port ACLK in module design_1_ps7_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ARESETN in module design_1_ps7_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module s00_couplers_imp_1FI55ZU is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module s00_couplers_imp_1FI55ZU is either unconnected or has no load
WARNING: [Synth 8-7129] Port ACLK in module design_1_axi_mem_intercon_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ARESETN in module design_1_axi_mem_intercon_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module s00_couplers_imp_7HNO1D is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module s00_couplers_imp_7HNO1D is either unconnected or has no load
WARNING: [Synth 8-7129] Port ACLK in module design_1_axi_mem_intercon_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ARESETN in module design_1_axi_mem_intercon_0 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3161.004 ; gain = 8.000 ; free physical = 85129 ; free virtual = 114478
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3161.004 ; gain = 8.000 ; free physical = 85131 ; free virtual = 114480
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3161.004 ; gain = 8.000 ; free physical = 85131 ; free virtual = 114480
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3161.004 ; gain = 0.000 ; free physical = 85131 ; free virtual = 114480
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/dwmoon/dma/dma.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0/design_1_axi_dma_0_0_in_context.xdc] for cell 'design_1_i/dma'
Finished Parsing XDC File [/home/dwmoon/dma/dma.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0/design_1_axi_dma_0_0_in_context.xdc] for cell 'design_1_i/dma'
Parsing XDC File [/home/dwmoon/dma/dma.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_1/design_1_processing_system7_0_1/design_1_processing_system7_0_1_in_context.xdc] for cell 'design_1_i/processing_system7_0'
Finished Parsing XDC File [/home/dwmoon/dma/dma.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_1/design_1_processing_system7_0_1/design_1_processing_system7_0_1_in_context.xdc] for cell 'design_1_i/processing_system7_0'
Parsing XDC File [/home/dwmoon/dma/dma.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0/design_1_auto_pc_0_in_context.xdc] for cell 'design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc'
Finished Parsing XDC File [/home/dwmoon/dma/dma.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0/design_1_auto_pc_0_in_context.xdc] for cell 'design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc'
Parsing XDC File [/home/dwmoon/dma/dma.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0_in_context.xdc] for cell 'design_1_i/rst_ps7_0_50M'
Finished Parsing XDC File [/home/dwmoon/dma/dma.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0_in_context.xdc] for cell 'design_1_i/rst_ps7_0_50M'
Parsing XDC File [/home/dwmoon/dma/dma.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1/design_1_auto_pc_1_in_context.xdc] for cell 'design_1_i/axi_mem_intercon/s00_couplers/auto_pc'
Finished Parsing XDC File [/home/dwmoon/dma/dma.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1/design_1_auto_pc_1_in_context.xdc] for cell 'design_1_i/axi_mem_intercon/s00_couplers/auto_pc'
Parsing XDC File [/home/dwmoon/dma/dma.gen/sources_1/bd/design_1/ip/design_1_auto_pc_2/design_1_auto_pc_2/design_1_auto_pc_2_in_context.xdc] for cell 'design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc'
Finished Parsing XDC File [/home/dwmoon/dma/dma.gen/sources_1/bd/design_1/ip/design_1_auto_pc_2/design_1_auto_pc_2/design_1_auto_pc_2_in_context.xdc] for cell 'design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc'
Parsing XDC File [/home/dwmoon/dma/dma.gen/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0/design_1_auto_us_0_in_context.xdc] for cell 'design_1_i/axi_mem_intercon_1/s00_couplers/auto_us'
Finished Parsing XDC File [/home/dwmoon/dma/dma.gen/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0/design_1_auto_us_0_in_context.xdc] for cell 'design_1_i/axi_mem_intercon_1/s00_couplers/auto_us'
Parsing XDC File [/home/dwmoon/dma/dma.gen/sources_1/bd/design_1/ip/design_1_axis_data_fifo_0_0/design_1_axis_data_fifo_0_0/design_1_axis_data_fifo_0_0_in_context.xdc] for cell 'design_1_i/axis_data_fifo_0'
Finished Parsing XDC File [/home/dwmoon/dma/dma.gen/sources_1/bd/design_1/ip/design_1_axis_data_fifo_0_0/design_1_axis_data_fifo_0_0/design_1_axis_data_fifo_0_0_in_context.xdc] for cell 'design_1_i/axis_data_fifo_0'
Parsing XDC File [/home/dwmoon/dma/dma.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/dwmoon/dma/dma.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3225.035 ; gain = 0.000 ; free physical = 85042 ; free virtual = 114392
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3225.035 ; gain = 0.000 ; free physical = 85042 ; free virtual = 114392
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 3225.035 ; gain = 72.031 ; free physical = 85117 ; free virtual = 114466
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 3225.035 ; gain = 72.031 ; free physical = 85117 ; free virtual = 114466
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/dma. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/processing_system7_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/ps7_0_axi_periph. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/rst_ps7_0_50M. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_mem_intercon/s00_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_mem_intercon. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_mem_intercon_1/s00_couplers/auto_us. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_mem_intercon_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axis_data_fifo_0. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 3225.035 ; gain = 72.031 ; free physical = 85117 ; free virtual = 114466
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 3225.035 ; gain = 72.031 ; free physical = 85117 ; free virtual = 114467
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port ACLK in module design_1_ps7_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ARESETN in module design_1_ps7_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M00_ACLK in module design_1_ps7_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M00_ARESETN in module design_1_ps7_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ACLK in module design_1_axi_mem_intercon_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ARESETN in module design_1_axi_mem_intercon_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M00_ACLK in module design_1_axi_mem_intercon_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M00_ARESETN in module design_1_axi_mem_intercon_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ACLK in module design_1_axi_mem_intercon_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ARESETN in module design_1_axi_mem_intercon_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M00_ACLK in module design_1_axi_mem_intercon_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M00_ARESETN in module design_1_axi_mem_intercon_0 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 3225.035 ; gain = 72.031 ; free physical = 85109 ; free virtual = 114463
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 3225.035 ; gain = 72.031 ; free physical = 85000 ; free virtual = 114355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 3225.035 ; gain = 72.031 ; free physical = 85000 ; free virtual = 114355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 3225.035 ; gain = 72.031 ; free physical = 84991 ; free virtual = 114345
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 3225.035 ; gain = 72.031 ; free physical = 84991 ; free virtual = 114345
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 3225.035 ; gain = 72.031 ; free physical = 84991 ; free virtual = 114345
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 3225.035 ; gain = 72.031 ; free physical = 84991 ; free virtual = 114345
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 3225.035 ; gain = 72.031 ; free physical = 84991 ; free virtual = 114345
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 3225.035 ; gain = 72.031 ; free physical = 84991 ; free virtual = 114345
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 3225.035 ; gain = 72.031 ; free physical = 84991 ; free virtual = 114345
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------------------------+----------+
|      |BlackBox name                   |Instances |
+------+--------------------------------+----------+
|1     |design_1_auto_pc_1              |         1|
|2     |design_1_auto_pc_2              |         1|
|3     |design_1_auto_us_0              |         1|
|4     |design_1_auto_pc_0              |         1|
|5     |design_1_axis_data_fifo_0_0     |         1|
|6     |design_1_axi_dma_0_0            |         1|
|7     |design_1_processing_system7_0_1 |         1|
|8     |design_1_rst_ps7_0_50M_0        |         1|
+------+--------------------------------+----------+

Report Cell Usage: 
+------+------------------------------+------+
|      |Cell                          |Count |
+------+------------------------------+------+
|1     |design_1_auto_pc              |     3|
|4     |design_1_auto_us              |     1|
|5     |design_1_axi_dma_0            |     1|
|6     |design_1_axis_data_fifo_0     |     1|
|7     |design_1_processing_system7_0 |     1|
|8     |design_1_rst_ps7_0_50M        |     1|
+------+------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 3225.035 ; gain = 72.031 ; free physical = 84991 ; free virtual = 114345
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 13 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 3225.035 ; gain = 8.000 ; free physical = 85047 ; free virtual = 114401
Synthesis Optimization Complete : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 3225.035 ; gain = 72.031 ; free physical = 85047 ; free virtual = 114401
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3225.035 ; gain = 0.000 ; free physical = 85046 ; free virtual = 114400
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3225.035 ; gain = 0.000 ; free physical = 85075 ; free virtual = 114429
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: cd600e4a
INFO: [Common 17-83] Releasing license: Synthesis
47 Infos, 84 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 3225.035 ; gain = 72.031 ; free physical = 85261 ; free virtual = 114615
INFO: [Common 17-1381] The checkpoint '/home/dwmoon/dma/dma.runs/synth_1/design_1_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_synth.rpt -pb design_1_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Nov 25 13:03:14 2022...
