<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="PEPE-8.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="ArithmeticLogicUnit.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="MUX_PC.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="motherboard.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="motherboard.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="motherboard.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="motherboard.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="motherboard.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="motherboard.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="motherboard.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="motherboard.xst"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="motherboard_test_bench_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="motherboard_test_bench_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="motherboard_test_bench_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="motherboard_test_bench_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="motherboard_xst.xrpt"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1617918772" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1617918772">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1617918834" xil_pn:in_ck="-1341009549166880476" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1617918834">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ALU.vhd"/>
      <outfile xil_pn:name="Gestor_de_Perifericos.vhd"/>
      <outfile xil_pn:name="MUX_PC.vhd"/>
      <outfile xil_pn:name="MUX_R.vhd"/>
      <outfile xil_pn:name="Memoria_de_Dados.vhd"/>
      <outfile xil_pn:name="Memoria_de_Instrucoes.vhd"/>
      <outfile xil_pn:name="PC.vhd"/>
      <outfile xil_pn:name="Processor.vhd"/>
      <outfile xil_pn:name="Registo_de_Flags.vhd"/>
      <outfile xil_pn:name="Rom_de_descodificacao.vhd"/>
      <outfile xil_pn:name="banco_de_registos.vhd"/>
      <outfile xil_pn:name="is_zero.vhd"/>
      <outfile xil_pn:name="motherboard.vhd"/>
      <outfile xil_pn:name="motherboard_test_bench.vhd"/>
      <outfile xil_pn:name="test.vhd"/>
      <outfile xil_pn:name="test_test_bench.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1617917233" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-387294887182616523" xil_pn:start_ts="1617917233">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1617917233" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="7592566493444323795" xil_pn:start_ts="1617917233">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1617917233" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-1141595879085569870" xil_pn:start_ts="1617917233">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1617918834" xil_pn:in_ck="-1341009549166880476" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1617918834">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ALU.vhd"/>
      <outfile xil_pn:name="Gestor_de_Perifericos.vhd"/>
      <outfile xil_pn:name="MUX_PC.vhd"/>
      <outfile xil_pn:name="MUX_R.vhd"/>
      <outfile xil_pn:name="Memoria_de_Dados.vhd"/>
      <outfile xil_pn:name="Memoria_de_Instrucoes.vhd"/>
      <outfile xil_pn:name="PC.vhd"/>
      <outfile xil_pn:name="Processor.vhd"/>
      <outfile xil_pn:name="Registo_de_Flags.vhd"/>
      <outfile xil_pn:name="Rom_de_descodificacao.vhd"/>
      <outfile xil_pn:name="banco_de_registos.vhd"/>
      <outfile xil_pn:name="is_zero.vhd"/>
      <outfile xil_pn:name="motherboard.vhd"/>
      <outfile xil_pn:name="motherboard_test_bench.vhd"/>
      <outfile xil_pn:name="test.vhd"/>
      <outfile xil_pn:name="test_test_bench.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1617918849" xil_pn:in_ck="-1341009549166880476" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="6786506162534275152" xil_pn:start_ts="1617918834">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="motherboard_test_bench_beh.prj"/>
      <outfile xil_pn:name="motherboard_test_bench_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1617919248" xil_pn:in_ck="5096490845060066084" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-3910715258313988685" xil_pn:start_ts="1617919248">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="motherboard_test_bench_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1617917372" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="6280846319280781258" xil_pn:start_ts="1617917372">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1617917372" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-1141595879085569870" xil_pn:start_ts="1617917372">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1617917372" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1617917372">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1617917372" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="3022777925463788012" xil_pn:start_ts="1617917372">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1617917372" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="3206529612922900429" xil_pn:start_ts="1617917372">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1617917372" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="7355037406431096636" xil_pn:start_ts="1617917372">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1617917407" xil_pn:in_ck="-7735441677376655969" xil_pn:name="TRANEXT_xstsynthesize_virtex6" xil_pn:prop_ck="4840941658640359407" xil_pn:start_ts="1617917372">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="motherboard.lso"/>
      <outfile xil_pn:name="motherboard.ngc"/>
      <outfile xil_pn:name="motherboard.ngr"/>
      <outfile xil_pn:name="motherboard.prj"/>
      <outfile xil_pn:name="motherboard.stx"/>
      <outfile xil_pn:name="motherboard.syr"/>
      <outfile xil_pn:name="motherboard.xst"/>
      <outfile xil_pn:name="motherboard_test_bench_beh.prj"/>
      <outfile xil_pn:name="motherboard_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
  </transforms>

</generated_project>
