// Seed: 516843099
module module_0 (
    input  wand  id_0
    , id_6,
    output uwire id_1,
    input  tri   id_2,
    output wor   id_3,
    output wor   id_4
);
  always @(posedge -1) disable id_7;
  wor id_8;
  assign id_7 = id_0;
  assign id_8 = 1;
  logic id_9 = id_0;
endmodule
module module_1 (
    output tri id_0,
    output logic id_1,
    input wor id_2,
    output supply1 id_3,
    output supply1 id_4,
    input wand id_5,
    input supply0 id_6,
    input supply0 id_7,
    output wand id_8,
    output uwire id_9
);
  always id_1 = #1 id_2;
  module_0 modCall_1 (
      id_2,
      id_0,
      id_5,
      id_9,
      id_9
  );
  always disable id_11;
endmodule
