;redcode
;assert 1
	SPL 0, #-202
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	DJN -1, @-20
	SLT -181, <-30
	SUB <-121, <-112
	SUB @121, 103
	CMP @-127, 100
	SPL 0, #-202
	SPL 640, @0
	SUB <100, @2
	SPL 0, #2
	SLT 210, 31
	SUB <121, <-102
	SUB <121, <-102
	SLT <0, @2
	ADD 110, 9
	SUB <121, <-102
	SUB 20, @90
	DJN -1, @-20
	SUB @121, 103
	SUB -207, <-120
	SUB @3, 0
	SUB <0, @2
	CMP #640, <0
	SPL <-127, 100
	ADD 210, 31
	JMN <121, 103
	CMP #640, <0
	ADD 110, 9
	SUB -207, <-120
	CMP #640, <0
	SLT -64, 0
	SUB -64, 0
	ADD -181, <-30
	SUB @121, 103
	MOV -9, @-24
	SUB -207, <-120
	SUB -207, <-120
	SUB @121, 103
	CMP #640, <0
	ADD -1, <-10
	CMP #640, <0
	SUB 20, @90
	DAT <-1, #-27
	ADD -1, <-10
	MOV -1, <-20
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
