TimeQuest Timing Analyzer report for animation
Tue Nov 19 22:39:13 2013
Quartus II 32-bit Version 11.1 Build 216 11/23/2011 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'flipflop:stage3|y[0]'
 12. Slow Model Setup: 'CLOCK_50'
 13. Slow Model Setup: 'VGA|mypll|altpll_component|pll|clk[0]'
 14. Slow Model Hold: 'flipflop:stage3|y[0]'
 15. Slow Model Hold: 'CLOCK_50'
 16. Slow Model Hold: 'VGA|mypll|altpll_component|pll|clk[0]'
 17. Slow Model Minimum Pulse Width: 'flipflop:stage3|y[0]'
 18. Slow Model Minimum Pulse Width: 'CLOCK_50'
 19. Slow Model Minimum Pulse Width: 'VGA|mypll|altpll_component|pll|clk[0]'
 20. Setup Times
 21. Hold Times
 22. Clock to Output Times
 23. Minimum Clock to Output Times
 24. Fast Model Setup Summary
 25. Fast Model Hold Summary
 26. Fast Model Recovery Summary
 27. Fast Model Removal Summary
 28. Fast Model Minimum Pulse Width Summary
 29. Fast Model Setup: 'flipflop:stage3|y[0]'
 30. Fast Model Setup: 'CLOCK_50'
 31. Fast Model Setup: 'VGA|mypll|altpll_component|pll|clk[0]'
 32. Fast Model Hold: 'flipflop:stage3|y[0]'
 33. Fast Model Hold: 'CLOCK_50'
 34. Fast Model Hold: 'VGA|mypll|altpll_component|pll|clk[0]'
 35. Fast Model Minimum Pulse Width: 'flipflop:stage3|y[0]'
 36. Fast Model Minimum Pulse Width: 'CLOCK_50'
 37. Fast Model Minimum Pulse Width: 'VGA|mypll|altpll_component|pll|clk[0]'
 38. Setup Times
 39. Hold Times
 40. Clock to Output Times
 41. Minimum Clock to Output Times
 42. Multicorner Timing Analysis Summary
 43. Setup Times
 44. Hold Times
 45. Clock to Output Times
 46. Minimum Clock to Output Times
 47. Setup Transfers
 48. Hold Transfers
 49. Report TCCS
 50. Report RSKM
 51. Unconstrained Paths
 52. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2011 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                    ;
+--------------------+-----------------------------------------------------------------+
; Quartus II Version ; Version 11.1 Build 216 11/23/2011 Service Pack 1 SJ Web Edition ;
; Revision Name      ; animation                                                       ;
; Device Family      ; Cyclone II                                                      ;
; Device Name        ; EP2C35F672C6                                                    ;
; Timing Models      ; Final                                                           ;
; Delay Model        ; Combined                                                        ;
; Rise/Fall Delays   ; Unavailable                                                     ;
+--------------------+-----------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                ;
+---------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-----------------------------------------+-------------------------------------------+
; Clock Name                            ; Type      ; Period ; Frequency  ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                                  ; Targets                                   ;
+---------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-----------------------------------------+-------------------------------------------+
; CLOCK_50                              ; Base      ; 20.000 ; 50.0 MHz   ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                         ; { CLOCK_50 }                              ;
; flipflop:stage3|y[0]                  ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                         ; { flipflop:stage3|y[0] }                  ;
; VGA|mypll|altpll_component|pll|clk[0] ; Generated ; 40.000 ; 25.0 MHz   ; 0.000 ; 20.000 ; 50.00      ; 2         ; 1           ;       ;        ;           ;            ; false    ; CLOCK_50 ; VGA|mypll|altpll_component|pll|inclk[0] ; { VGA|mypll|altpll_component|pll|clk[0] } ;
+---------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-----------------------------------------+-------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                                        ;
+------------+-----------------+---------------------------------------+-------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                            ; Note                    ;
+------------+-----------------+---------------------------------------+-------------------------+
; INF MHz    ; 162.92 MHz      ; flipflop:stage3|y[0]                  ; limit due to hold check ;
; 96.3 MHz   ; 96.3 MHz        ; CLOCK_50                              ;                         ;
; 145.56 MHz ; 145.56 MHz      ; VGA|mypll|altpll_component|pll|clk[0] ;                         ;
+------------+-----------------+---------------------------------------+-------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------------------------+
; Slow Model Setup Summary                                       ;
+---------------------------------------+--------+---------------+
; Clock                                 ; Slack  ; End Point TNS ;
+---------------------------------------+--------+---------------+
; flipflop:stage3|y[0]                  ; -4.321 ; -10.328       ;
; CLOCK_50                              ; -2.959 ; -20.363       ;
; VGA|mypll|altpll_component|pll|clk[0] ; 33.130 ; 0.000         ;
+---------------------------------------+--------+---------------+


+----------------------------------------------------------------+
; Slow Model Hold Summary                                        ;
+---------------------------------------+--------+---------------+
; Clock                                 ; Slack  ; End Point TNS ;
+---------------------------------------+--------+---------------+
; flipflop:stage3|y[0]                  ; -3.069 ; -5.984        ;
; CLOCK_50                              ; -1.571 ; -46.465       ;
; VGA|mypll|altpll_component|pll|clk[0] ; 0.517  ; 0.000         ;
+---------------------------------------+--------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                         ;
+---------------------------------------+--------+---------------+
; Clock                                 ; Slack  ; End Point TNS ;
+---------------------------------------+--------+---------------+
; flipflop:stage3|y[0]                  ; 0.500  ; 0.000         ;
; CLOCK_50                              ; 7.620  ; 0.000         ;
; VGA|mypll|altpll_component|pll|clk[0] ; 17.873 ; 0.000         ;
+---------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'flipflop:stage3|y[0]'                                                                                                                ;
+--------+--------------------------------+------------------------+----------------------+----------------------+--------------+------------+------------+
; Slack  ; From Node                      ; To Node                ; Launch Clock         ; Latch Clock          ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------+------------------------+----------------------+----------------------+--------------+------------+------------+
; -4.321 ; moveInstances:stage5|inputX[2] ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 2.666      ; 5.950      ;
; -4.290 ; moveInstances:stage5|inputX[1] ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 2.666      ; 5.919      ;
; -4.213 ; moveInstances:stage5|inputX[3] ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 2.666      ; 5.842      ;
; -4.141 ; moveInstances:stage5|inputX[4] ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 2.666      ; 5.770      ;
; -4.114 ; moveInstances:stage5|inputX[5] ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 2.666      ; 5.743      ;
; -4.055 ; moveInstances:stage5|inputX[7] ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 2.666      ; 5.684      ;
; -3.995 ; moveInstances:stage5|inputX[6] ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 2.666      ; 5.624      ;
; -3.883 ; moveInstances:stage5|inputX[2] ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 2.504      ; 5.942      ;
; -3.852 ; moveInstances:stage5|inputX[1] ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 2.504      ; 5.911      ;
; -3.775 ; moveInstances:stage5|inputX[3] ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 2.504      ; 5.834      ;
; -3.703 ; moveInstances:stage5|inputX[4] ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 2.504      ; 5.762      ;
; -3.676 ; moveInstances:stage5|inputX[5] ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 2.504      ; 5.735      ;
; -3.617 ; moveInstances:stage5|inputX[7] ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 2.504      ; 5.676      ;
; -3.557 ; moveInstances:stage5|inputX[6] ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 2.504      ; 5.616      ;
; -2.375 ; changeCoordinate:stage4|y[3]   ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 2.617      ; 3.955      ;
; -2.325 ; changeCoordinate:stage4|y[2]   ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 2.617      ; 3.905      ;
; -2.317 ; moveInstances:stage5|inputX[0] ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 2.643      ; 3.923      ;
; -2.253 ; moveInstances:stage5|inputY[2] ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 2.616      ; 3.832      ;
; -2.230 ; changeCoordinate:stage4|y[1]   ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 2.455      ; 4.240      ;
; -2.210 ; changeCoordinate:stage4|y[4]   ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 2.617      ; 3.790      ;
; -2.181 ; changeCoordinate:stage4|y[0]   ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 2.455      ; 4.191      ;
; -2.124 ; moveInstances:stage5|enable    ; NextState:stage2|start ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; -0.964     ; 0.835      ;
; -2.062 ; changeCoordinate:stage4|y[6]   ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 2.455      ; 4.072      ;
; -1.937 ; changeCoordinate:stage4|y[3]   ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 2.455      ; 3.947      ;
; -1.917 ; changeCoordinate:stage4|y[2]   ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 2.455      ; 3.927      ;
; -1.879 ; moveInstances:stage5|inputX[0] ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 2.481      ; 3.915      ;
; -1.815 ; moveInstances:stage5|inputY[2] ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 2.454      ; 3.824      ;
; -1.772 ; changeCoordinate:stage4|y[4]   ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 2.455      ; 3.782      ;
; -1.724 ; changeCoordinate:stage4|x[0]   ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 2.650      ; 3.337      ;
; -1.682 ; changeCoordinate:stage4|y[5]   ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 2.617      ; 3.262      ;
; -1.654 ; changeCoordinate:stage4|x[2]   ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 2.671      ; 3.288      ;
; -1.507 ; changeCoordinate:stage4|y[6]   ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 2.617      ; 3.087      ;
; -1.357 ; changeCoordinate:stage4|x[1]   ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 2.650      ; 2.970      ;
; -1.356 ; changeCoordinate:stage4|x[3]   ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 2.671      ; 2.990      ;
; -1.297 ; changeCoordinate:stage4|x[4]   ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 2.671      ; 2.931      ;
; -1.286 ; changeCoordinate:stage4|x[0]   ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 2.488      ; 3.329      ;
; -1.244 ; changeCoordinate:stage4|y[5]   ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 2.455      ; 3.254      ;
; -1.235 ; flipflop:stage3|y[1]           ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 2.650      ; 2.848      ;
; -1.216 ; changeCoordinate:stage4|x[2]   ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 2.509      ; 3.280      ;
; -1.076 ; changeCoordinate:stage4|x[5]   ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 2.650      ; 2.689      ;
; -0.976 ; changeCoordinate:stage4|x[6]   ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 2.650      ; 2.589      ;
; -0.919 ; changeCoordinate:stage4|x[1]   ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 2.488      ; 2.962      ;
; -0.918 ; changeCoordinate:stage4|x[3]   ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 2.509      ; 2.982      ;
; -0.870 ; moveInstances:stage5|enable    ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 2.500      ; 2.333      ;
; -0.859 ; changeCoordinate:stage4|x[4]   ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 2.509      ; 2.923      ;
; -0.797 ; flipflop:stage3|y[1]           ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 2.488      ; 2.840      ;
; -0.638 ; changeCoordinate:stage4|x[5]   ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 2.488      ; 2.681      ;
; -0.561 ; changeCoordinate:stage4|x[7]   ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 2.650      ; 2.174      ;
; -0.538 ; changeCoordinate:stage4|x[6]   ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 2.488      ; 2.581      ;
; -0.123 ; changeCoordinate:stage4|x[7]   ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 2.488      ; 2.166      ;
; 2.032  ; flipflop:stage3|y[0]           ; NextState:stage2|Y[0]  ; flipflop:stage3|y[0] ; flipflop:stage3|y[0] ; 0.500        ; 5.188      ; 2.369      ;
; 2.470  ; flipflop:stage3|y[0]           ; NextState:stage2|Y[1]  ; flipflop:stage3|y[0] ; flipflop:stage3|y[0] ; 0.500        ; 5.026      ; 2.361      ;
; 2.532  ; flipflop:stage3|y[0]           ; NextState:stage2|Y[0]  ; flipflop:stage3|y[0] ; flipflop:stage3|y[0] ; 1.000        ; 5.188      ; 2.369      ;
; 2.970  ; flipflop:stage3|y[0]           ; NextState:stage2|Y[1]  ; flipflop:stage3|y[0] ; flipflop:stage3|y[0] ; 1.000        ; 5.026      ; 2.361      ;
+--------+--------------------------------+------------------------+----------------------+----------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'CLOCK_50'                                                                                                                                                                                                                               ;
+--------+--------------------------------------+------------------------------------------------------------------------------------------------------------------------------+----------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                            ; To Node                                                                                                                      ; Launch Clock         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------+------------------------------------------------------------------------------------------------------------------------------+----------------------+-------------+--------------+------------+------------+
; -2.959 ; NextState:stage2|Y[0]                ; flipflop:stage3|y[0]                                                                                                         ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; -2.507     ; 0.988      ;
; -2.432 ; NextState:stage2|Y[1]                ; flipflop:stage3|y[1]                                                                                                         ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; -2.488     ; 0.480      ;
; -1.349 ; NextState:stage2|start               ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a4~portb_we_reg  ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 1.040      ; 2.854      ;
; -1.337 ; NextState:stage2|start               ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a3~portb_we_reg  ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 1.045      ; 2.847      ;
; -1.324 ; NextState:stage2|start               ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a8~portb_we_reg  ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 1.049      ; 2.838      ;
; -1.315 ; NextState:stage2|start               ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a6~portb_we_reg  ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 1.056      ; 2.836      ;
; -1.152 ; NextState:stage2|start               ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a2~portb_we_reg  ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 1.048      ; 2.665      ;
; -1.043 ; NextState:stage2|start               ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a7~portb_we_reg  ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 1.052      ; 2.560      ;
; -1.019 ; NextState:stage2|start               ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a5~portb_we_reg  ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 1.054      ; 2.538      ;
; -0.912 ; NextState:stage2|start               ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~portb_we_reg ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 1.042      ; 2.419      ;
; -0.910 ; NextState:stage2|start               ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a9~portb_we_reg  ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 1.048      ; 2.423      ;
; -0.895 ; NextState:stage2|start               ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~portb_we_reg ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 1.051      ; 2.411      ;
; -0.878 ; NextState:stage2|start               ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a12~portb_we_reg ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 1.058      ; 2.401      ;
; -0.872 ; NextState:stage2|start               ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a14~portb_we_reg ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 1.054      ; 2.391      ;
; -0.695 ; NextState:stage2|start               ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a1~portb_we_reg  ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 1.057      ; 2.217      ;
; -0.692 ; NextState:stage2|start               ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~portb_we_reg  ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 1.056      ; 2.213      ;
; -0.579 ; NextState:stage2|start               ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a13~portb_we_reg ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 1.056      ; 2.100      ;
; 0.447  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|addressBackground[2]                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 2.681      ; 3.020      ;
; 0.505  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|addressBackground[8]                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 2.679      ; 2.960      ;
; 0.511  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|addressBackground[3]                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 2.679      ; 2.954      ;
; 0.555  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|addressBackground[13]                                                                                ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 2.683      ; 2.914      ;
; 0.636  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|addressBackground[9]                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 2.679      ; 2.829      ;
; 0.639  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|addressBackground[1]                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 2.679      ; 2.826      ;
; 0.640  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|addressBackground[7]                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 2.679      ; 2.825      ;
; 0.644  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|addressBackground[5]                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 2.679      ; 2.821      ;
; 0.648  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|addressBackground[10]                                                                                ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 2.679      ; 2.817      ;
; 0.657  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|x[7]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 2.538      ; 2.667      ;
; 0.685  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|addressBackground[6]                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 2.681      ; 2.782      ;
; 0.688  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|addressBackground[4]                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 2.681      ; 2.779      ;
; 0.799  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|addressBackground[12]                                                                                ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 2.683      ; 2.670      ;
; 0.817  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|addressBackground[14]                                                                                ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 2.681      ; 2.650      ;
; 0.818  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|addressBackground[0]                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 2.681      ; 2.649      ;
; 0.824  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|addressBackground[11]                                                                                ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 2.683      ; 2.645      ;
; 0.866  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|x[0]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 2.538      ; 2.458      ;
; 0.866  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|x[1]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 2.538      ; 2.458      ;
; 0.866  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|x[5]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 2.538      ; 2.458      ;
; 0.866  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|x[6]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 2.538      ; 2.458      ;
; 0.947  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|addressBackground[2]                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 1.000        ; 2.681      ; 3.020      ;
; 1.005  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|addressBackground[8]                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 1.000        ; 2.679      ; 2.960      ;
; 1.011  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|addressBackground[3]                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 1.000        ; 2.679      ; 2.954      ;
; 1.055  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|addressBackground[13]                                                                                ; flipflop:stage3|y[0] ; CLOCK_50    ; 1.000        ; 2.683      ; 2.914      ;
; 1.064  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|x[2]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 2.517      ; 2.239      ;
; 1.064  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|x[3]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 2.517      ; 2.239      ;
; 1.064  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|x[4]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 2.517      ; 2.239      ;
; 1.136  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|addressBackground[9]                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 1.000        ; 2.679      ; 2.829      ;
; 1.139  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|addressBackground[1]                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 1.000        ; 2.679      ; 2.826      ;
; 1.140  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|addressBackground[7]                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 1.000        ; 2.679      ; 2.825      ;
; 1.144  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|addressBackground[5]                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 1.000        ; 2.679      ; 2.821      ;
; 1.148  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|addressBackground[10]                                                                                ; flipflop:stage3|y[0] ; CLOCK_50    ; 1.000        ; 2.679      ; 2.817      ;
; 1.157  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|x[7]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 1.000        ; 2.538      ; 2.667      ;
; 1.185  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|addressBackground[6]                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 1.000        ; 2.681      ; 2.782      ;
; 1.188  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|addressBackground[4]                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 1.000        ; 2.681      ; 2.779      ;
; 1.299  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|addressBackground[12]                                                                                ; flipflop:stage3|y[0] ; CLOCK_50    ; 1.000        ; 2.683      ; 2.670      ;
; 1.317  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|addressBackground[14]                                                                                ; flipflop:stage3|y[0] ; CLOCK_50    ; 1.000        ; 2.681      ; 2.650      ;
; 1.318  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|addressBackground[0]                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 1.000        ; 2.681      ; 2.649      ;
; 1.321  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|address[0]                                                                                           ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 2.688      ; 2.153      ;
; 1.321  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|address[1]                                                                                           ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 2.688      ; 2.153      ;
; 1.321  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|address[2]                                                                                           ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 2.688      ; 2.153      ;
; 1.321  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|address[3]                                                                                           ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 2.688      ; 2.153      ;
; 1.321  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|address[4]                                                                                           ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 2.688      ; 2.153      ;
; 1.321  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|address[5]                                                                                           ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 2.688      ; 2.153      ;
; 1.321  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|address[6]                                                                                           ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 2.688      ; 2.153      ;
; 1.321  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|address[7]                                                                                           ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 2.688      ; 2.153      ;
; 1.321  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|address[8]                                                                                           ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 2.688      ; 2.153      ;
; 1.321  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|address[9]                                                                                           ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 2.688      ; 2.153      ;
; 1.324  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|addressBackground[11]                                                                                ; flipflop:stage3|y[0] ; CLOCK_50    ; 1.000        ; 2.683      ; 2.645      ;
; 1.366  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|x[0]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 1.000        ; 2.538      ; 2.458      ;
; 1.366  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|x[1]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 1.000        ; 2.538      ; 2.458      ;
; 1.366  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|x[5]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 1.000        ; 2.538      ; 2.458      ;
; 1.366  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|x[6]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 1.000        ; 2.538      ; 2.458      ;
; 1.564  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|x[2]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 1.000        ; 2.517      ; 2.239      ;
; 1.564  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|x[3]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 1.000        ; 2.517      ; 2.239      ;
; 1.564  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|x[4]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 1.000        ; 2.517      ; 2.239      ;
; 1.629  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|y[0]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 2.571      ; 1.728      ;
; 1.629  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|y[1]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 2.571      ; 1.728      ;
; 1.629  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|y[2]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 2.571      ; 1.728      ;
; 1.629  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|y[3]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 2.571      ; 1.728      ;
; 1.629  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|y[4]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 2.571      ; 1.728      ;
; 1.629  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|y[5]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 2.571      ; 1.728      ;
; 1.629  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|y[6]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 2.571      ; 1.728      ;
; 1.821  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|address[0]                                                                                           ; flipflop:stage3|y[0] ; CLOCK_50    ; 1.000        ; 2.688      ; 2.153      ;
; 1.821  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|address[1]                                                                                           ; flipflop:stage3|y[0] ; CLOCK_50    ; 1.000        ; 2.688      ; 2.153      ;
; 1.821  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|address[2]                                                                                           ; flipflop:stage3|y[0] ; CLOCK_50    ; 1.000        ; 2.688      ; 2.153      ;
; 1.821  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|address[3]                                                                                           ; flipflop:stage3|y[0] ; CLOCK_50    ; 1.000        ; 2.688      ; 2.153      ;
; 1.821  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|address[4]                                                                                           ; flipflop:stage3|y[0] ; CLOCK_50    ; 1.000        ; 2.688      ; 2.153      ;
; 1.821  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|address[5]                                                                                           ; flipflop:stage3|y[0] ; CLOCK_50    ; 1.000        ; 2.688      ; 2.153      ;
; 1.821  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|address[6]                                                                                           ; flipflop:stage3|y[0] ; CLOCK_50    ; 1.000        ; 2.688      ; 2.153      ;
; 1.821  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|address[7]                                                                                           ; flipflop:stage3|y[0] ; CLOCK_50    ; 1.000        ; 2.688      ; 2.153      ;
; 1.821  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|address[8]                                                                                           ; flipflop:stage3|y[0] ; CLOCK_50    ; 1.000        ; 2.688      ; 2.153      ;
; 1.821  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|address[9]                                                                                           ; flipflop:stage3|y[0] ; CLOCK_50    ; 1.000        ; 2.688      ; 2.153      ;
; 2.129  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|y[0]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 1.000        ; 2.571      ; 1.728      ;
; 2.129  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|y[1]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 1.000        ; 2.571      ; 1.728      ;
; 2.129  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|y[2]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 1.000        ; 2.571      ; 1.728      ;
; 2.129  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|y[3]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 1.000        ; 2.571      ; 1.728      ;
; 2.129  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|y[4]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 1.000        ; 2.571      ; 1.728      ;
; 2.129  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|y[5]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 1.000        ; 2.571      ; 1.728      ;
; 2.129  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|y[6]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 1.000        ; 2.571      ; 1.728      ;
; 9.616  ; moveInstances:stage5|currentCYCLE[4] ; moveInstances:stage5|inputX[7]                                                                                               ; CLOCK_50             ; CLOCK_50    ; 20.000       ; -0.160     ; 10.260     ;
; 9.649  ; moveInstances:stage5|currentCYCLE[2] ; moveInstances:stage5|inputX[7]                                                                                               ; CLOCK_50             ; CLOCK_50    ; 20.000       ; -0.161     ; 10.226     ;
; 9.687  ; moveInstances:stage5|currentCYCLE[7] ; moveInstances:stage5|inputX[7]                                                                                               ; CLOCK_50             ; CLOCK_50    ; 20.000       ; -0.158     ; 10.191     ;
+--------+--------------------------------------+------------------------------------------------------------------------------------------------------------------------------+----------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'VGA|mypll|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                     ;
+--------+-------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                             ; To Node                                                                                                                             ; Launch Clock                          ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; 33.130 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a14~porta_address_reg0  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.068      ; 6.903      ;
; 33.130 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a14~porta_address_reg1  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.068      ; 6.903      ;
; 33.130 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a14~porta_address_reg2  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.068      ; 6.903      ;
; 33.130 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a14~porta_address_reg3  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.068      ; 6.903      ;
; 33.130 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a14~porta_address_reg4  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.068      ; 6.903      ;
; 33.130 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a14~porta_address_reg5  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.068      ; 6.903      ;
; 33.130 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a14~porta_address_reg6  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.068      ; 6.903      ;
; 33.130 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a14~porta_address_reg7  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.068      ; 6.903      ;
; 33.130 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a14~porta_address_reg8  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.068      ; 6.903      ;
; 33.130 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a14~porta_address_reg9  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.068      ; 6.903      ;
; 33.130 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a14~porta_address_reg10 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.068      ; 6.903      ;
; 33.130 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a14~porta_address_reg11 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.068      ; 6.903      ;
; 33.145 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a13~porta_address_reg0  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.070      ; 6.890      ;
; 33.145 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a13~porta_address_reg1  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.070      ; 6.890      ;
; 33.145 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a13~porta_address_reg2  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.070      ; 6.890      ;
; 33.145 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a13~porta_address_reg3  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.070      ; 6.890      ;
; 33.145 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a13~porta_address_reg4  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.070      ; 6.890      ;
; 33.145 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a13~porta_address_reg5  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.070      ; 6.890      ;
; 33.145 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a13~porta_address_reg6  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.070      ; 6.890      ;
; 33.145 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a13~porta_address_reg7  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.070      ; 6.890      ;
; 33.145 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a13~porta_address_reg8  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.070      ; 6.890      ;
; 33.145 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a13~porta_address_reg9  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.070      ; 6.890      ;
; 33.145 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a13~porta_address_reg10 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.070      ; 6.890      ;
; 33.145 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a13~porta_address_reg11 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.070      ; 6.890      ;
; 33.157 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a12~porta_address_reg0  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.072      ; 6.880      ;
; 33.157 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a12~porta_address_reg1  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.072      ; 6.880      ;
; 33.157 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a12~porta_address_reg2  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.072      ; 6.880      ;
; 33.157 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a12~porta_address_reg3  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.072      ; 6.880      ;
; 33.157 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a12~porta_address_reg4  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.072      ; 6.880      ;
; 33.157 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a12~porta_address_reg5  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.072      ; 6.880      ;
; 33.157 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a12~porta_address_reg6  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.072      ; 6.880      ;
; 33.157 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a12~porta_address_reg7  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.072      ; 6.880      ;
; 33.157 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a12~porta_address_reg8  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.072      ; 6.880      ;
; 33.157 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a12~porta_address_reg9  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.072      ; 6.880      ;
; 33.157 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a12~porta_address_reg10 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.072      ; 6.880      ;
; 33.157 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a12~porta_address_reg11 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.072      ; 6.880      ;
; 33.191 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a14~porta_address_reg0  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.068      ; 6.842      ;
; 33.191 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a14~porta_address_reg1  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.068      ; 6.842      ;
; 33.191 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a14~porta_address_reg2  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.068      ; 6.842      ;
; 33.191 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a14~porta_address_reg3  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.068      ; 6.842      ;
; 33.191 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a14~porta_address_reg4  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.068      ; 6.842      ;
; 33.191 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a14~porta_address_reg5  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.068      ; 6.842      ;
; 33.191 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a14~porta_address_reg6  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.068      ; 6.842      ;
; 33.191 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a14~porta_address_reg7  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.068      ; 6.842      ;
; 33.191 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a14~porta_address_reg8  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.068      ; 6.842      ;
; 33.191 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a14~porta_address_reg9  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.068      ; 6.842      ;
; 33.191 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a14~porta_address_reg10 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.068      ; 6.842      ;
; 33.191 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a14~porta_address_reg11 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.068      ; 6.842      ;
; 33.201 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~porta_address_reg0   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.070      ; 6.834      ;
; 33.201 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~porta_address_reg1   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.070      ; 6.834      ;
; 33.201 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~porta_address_reg2   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.070      ; 6.834      ;
; 33.201 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~porta_address_reg3   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.070      ; 6.834      ;
; 33.201 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~porta_address_reg4   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.070      ; 6.834      ;
; 33.201 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~porta_address_reg5   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.070      ; 6.834      ;
; 33.201 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~porta_address_reg6   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.070      ; 6.834      ;
; 33.201 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~porta_address_reg7   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.070      ; 6.834      ;
; 33.201 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~porta_address_reg8   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.070      ; 6.834      ;
; 33.201 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~porta_address_reg9   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.070      ; 6.834      ;
; 33.201 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~porta_address_reg10  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.070      ; 6.834      ;
; 33.201 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~porta_address_reg11  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.070      ; 6.834      ;
; 33.206 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a13~porta_address_reg0  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.070      ; 6.829      ;
; 33.206 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a13~porta_address_reg1  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.070      ; 6.829      ;
; 33.206 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a13~porta_address_reg2  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.070      ; 6.829      ;
; 33.206 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a13~porta_address_reg3  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.070      ; 6.829      ;
; 33.206 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a13~porta_address_reg4  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.070      ; 6.829      ;
; 33.206 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a13~porta_address_reg5  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.070      ; 6.829      ;
; 33.206 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a13~porta_address_reg6  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.070      ; 6.829      ;
; 33.206 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a13~porta_address_reg7  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.070      ; 6.829      ;
; 33.206 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a13~porta_address_reg8  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.070      ; 6.829      ;
; 33.206 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a13~porta_address_reg9  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.070      ; 6.829      ;
; 33.206 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a13~porta_address_reg10 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.070      ; 6.829      ;
; 33.206 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a13~porta_address_reg11 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.070      ; 6.829      ;
; 33.218 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a12~porta_address_reg0  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.072      ; 6.819      ;
; 33.218 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a12~porta_address_reg1  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.072      ; 6.819      ;
; 33.218 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a12~porta_address_reg2  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.072      ; 6.819      ;
; 33.218 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a12~porta_address_reg3  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.072      ; 6.819      ;
; 33.218 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a12~porta_address_reg4  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.072      ; 6.819      ;
; 33.218 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a12~porta_address_reg5  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.072      ; 6.819      ;
; 33.218 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a12~porta_address_reg6  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.072      ; 6.819      ;
; 33.218 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a12~porta_address_reg7  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.072      ; 6.819      ;
; 33.218 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a12~porta_address_reg8  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.072      ; 6.819      ;
; 33.218 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a12~porta_address_reg9  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.072      ; 6.819      ;
; 33.218 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a12~porta_address_reg10 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.072      ; 6.819      ;
; 33.218 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a12~porta_address_reg11 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.072      ; 6.819      ;
; 33.262 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~porta_address_reg0   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.070      ; 6.773      ;
; 33.262 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~porta_address_reg1   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.070      ; 6.773      ;
; 33.262 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~porta_address_reg2   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.070      ; 6.773      ;
; 33.262 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~porta_address_reg3   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.070      ; 6.773      ;
; 33.262 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~porta_address_reg4   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.070      ; 6.773      ;
; 33.262 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~porta_address_reg5   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.070      ; 6.773      ;
; 33.262 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~porta_address_reg6   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.070      ; 6.773      ;
; 33.262 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~porta_address_reg7   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.070      ; 6.773      ;
; 33.262 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~porta_address_reg8   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.070      ; 6.773      ;
; 33.262 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~porta_address_reg9   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.070      ; 6.773      ;
; 33.262 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~porta_address_reg10  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.070      ; 6.773      ;
; 33.262 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~porta_address_reg11  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.070      ; 6.773      ;
; 33.279 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a14~porta_address_reg0  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.068      ; 6.754      ;
; 33.279 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a14~porta_address_reg1  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.068      ; 6.754      ;
; 33.279 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a14~porta_address_reg2  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.068      ; 6.754      ;
; 33.279 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a14~porta_address_reg3  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.068      ; 6.754      ;
+--------+-------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'flipflop:stage3|y[0]'                                                                                                                 ;
+--------+--------------------------------+------------------------+----------------------+----------------------+--------------+------------+------------+
; Slack  ; From Node                      ; To Node                ; Launch Clock         ; Latch Clock          ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------+------------------------+----------------------+----------------------+--------------+------------+------------+
; -3.069 ; flipflop:stage3|y[0]           ; NextState:stage2|Y[0]  ; flipflop:stage3|y[0] ; flipflop:stage3|y[0] ; 0.000        ; 5.188      ; 2.369      ;
; -2.915 ; flipflop:stage3|y[0]           ; NextState:stage2|Y[1]  ; flipflop:stage3|y[0] ; flipflop:stage3|y[0] ; 0.000        ; 5.026      ; 2.361      ;
; -2.569 ; flipflop:stage3|y[0]           ; NextState:stage2|Y[0]  ; flipflop:stage3|y[0] ; flipflop:stage3|y[0] ; -0.500       ; 5.188      ; 2.369      ;
; -2.415 ; flipflop:stage3|y[0]           ; NextState:stage2|Y[1]  ; flipflop:stage3|y[0] ; flipflop:stage3|y[0] ; -0.500       ; 5.026      ; 2.361      ;
; -0.717 ; flipflop:stage3|y[1]           ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 2.650      ; 1.433      ;
; 0.024  ; changeCoordinate:stage4|x[7]   ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 2.650      ; 2.174      ;
; 0.056  ; changeCoordinate:stage4|x[7]   ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 2.488      ; 2.044      ;
; 0.315  ; flipflop:stage3|y[1]           ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 2.488      ; 2.303      ;
; 0.333  ; moveInstances:stage5|enable    ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 2.500      ; 2.333      ;
; 0.439  ; changeCoordinate:stage4|x[6]   ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 2.650      ; 2.589      ;
; 0.471  ; changeCoordinate:stage4|x[6]   ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 2.488      ; 2.459      ;
; 0.539  ; changeCoordinate:stage4|x[5]   ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 2.650      ; 2.689      ;
; 0.571  ; changeCoordinate:stage4|x[5]   ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 2.488      ; 2.559      ;
; 0.760  ; changeCoordinate:stage4|x[4]   ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 2.671      ; 2.931      ;
; 0.792  ; changeCoordinate:stage4|x[4]   ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 2.509      ; 2.801      ;
; 0.812  ; changeCoordinate:stage4|y[6]   ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 2.455      ; 2.767      ;
; 0.819  ; changeCoordinate:stage4|x[3]   ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 2.671      ; 2.990      ;
; 0.820  ; changeCoordinate:stage4|x[1]   ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 2.650      ; 2.970      ;
; 0.851  ; changeCoordinate:stage4|x[3]   ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 2.509      ; 2.860      ;
; 0.852  ; moveInstances:stage5|inputY[2] ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 2.454      ; 2.806      ;
; 0.852  ; changeCoordinate:stage4|x[1]   ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 2.488      ; 2.840      ;
; 0.957  ; changeCoordinate:stage4|y[5]   ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 2.455      ; 2.912      ;
; 0.970  ; changeCoordinate:stage4|y[6]   ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 2.617      ; 3.087      ;
; 1.023  ; moveInstances:stage5|inputY[2] ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 2.616      ; 3.139      ;
; 1.117  ; changeCoordinate:stage4|x[2]   ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 2.671      ; 3.288      ;
; 1.145  ; changeCoordinate:stage4|y[5]   ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 2.617      ; 3.262      ;
; 1.149  ; changeCoordinate:stage4|x[2]   ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 2.509      ; 3.158      ;
; 1.187  ; changeCoordinate:stage4|x[0]   ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 2.650      ; 3.337      ;
; 1.219  ; changeCoordinate:stage4|x[0]   ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 2.488      ; 3.207      ;
; 1.316  ; changeCoordinate:stage4|y[3]   ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 2.455      ; 3.271      ;
; 1.455  ; changeCoordinate:stage4|y[4]   ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 2.455      ; 3.410      ;
; 1.673  ; changeCoordinate:stage4|y[4]   ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 2.617      ; 3.790      ;
; 1.763  ; moveInstances:stage5|inputX[7] ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 2.666      ; 3.929      ;
; 1.780  ; moveInstances:stage5|inputX[0] ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 2.643      ; 3.923      ;
; 1.788  ; changeCoordinate:stage4|y[2]   ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 2.617      ; 3.905      ;
; 1.795  ; moveInstances:stage5|inputX[7] ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 2.504      ; 3.799      ;
; 1.812  ; moveInstances:stage5|inputX[0] ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 2.481      ; 3.793      ;
; 1.823  ; moveInstances:stage5|inputX[2] ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 2.666      ; 3.989      ;
; 1.838  ; changeCoordinate:stage4|y[3]   ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 2.617      ; 3.955      ;
; 1.855  ; moveInstances:stage5|inputX[2] ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 2.504      ; 3.859      ;
; 1.892  ; moveInstances:stage5|inputX[4] ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 2.666      ; 4.058      ;
; 1.900  ; moveInstances:stage5|inputX[5] ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 2.666      ; 4.066      ;
; 1.924  ; moveInstances:stage5|inputX[4] ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 2.504      ; 3.928      ;
; 1.932  ; moveInstances:stage5|inputX[5] ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 2.504      ; 3.936      ;
; 1.942  ; changeCoordinate:stage4|y[2]   ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 2.455      ; 3.897      ;
; 1.994  ; moveInstances:stage5|inputX[3] ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 2.666      ; 4.160      ;
; 2.026  ; moveInstances:stage5|inputX[3] ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 2.504      ; 4.030      ;
; 2.102  ; moveInstances:stage5|inputX[1] ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 2.666      ; 4.268      ;
; 2.130  ; moveInstances:stage5|inputX[6] ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 2.666      ; 4.296      ;
; 2.134  ; moveInstances:stage5|inputX[1] ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 2.504      ; 4.138      ;
; 2.162  ; moveInstances:stage5|inputX[6] ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 2.504      ; 4.166      ;
; 2.236  ; changeCoordinate:stage4|y[0]   ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 2.455      ; 4.191      ;
; 2.285  ; changeCoordinate:stage4|y[1]   ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 2.455      ; 4.240      ;
; 2.299  ; moveInstances:stage5|enable    ; NextState:stage2|start ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; -0.964     ; 0.835      ;
+--------+--------------------------------+------------------------+----------------------+----------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'CLOCK_50'                                                                                                                                                                                                                             ;
+--------+-----------------------------------------------+------------------------------------------------------------------------------------------------------------------+----------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                     ; To Node                                                                                                          ; Launch Clock         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------+------------------------------------------------------------------------------------------------------------------+----------------------+-------------+--------------+------------+------------+
; -1.571 ; flipflop:stage3|y[0]                          ; changeCoordinate:stage4|x[4]                                                                                     ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.000        ; 2.517      ; 1.462      ;
; -1.567 ; flipflop:stage3|y[0]                          ; changeCoordinate:stage4|x[3]                                                                                     ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.000        ; 2.517      ; 1.466      ;
; -1.452 ; flipflop:stage3|y[0]                          ; changeCoordinate:stage4|addressBackground[14]                                                                    ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.000        ; 2.681      ; 1.745      ;
; -1.452 ; flipflop:stage3|y[0]                          ; changeCoordinate:stage4|addressBackground[0]                                                                     ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.000        ; 2.681      ; 1.745      ;
; -1.452 ; flipflop:stage3|y[0]                          ; changeCoordinate:stage4|addressBackground[2]                                                                     ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.000        ; 2.681      ; 1.745      ;
; -1.452 ; flipflop:stage3|y[0]                          ; changeCoordinate:stage4|addressBackground[4]                                                                     ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.000        ; 2.681      ; 1.745      ;
; -1.452 ; flipflop:stage3|y[0]                          ; changeCoordinate:stage4|addressBackground[6]                                                                     ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.000        ; 2.681      ; 1.745      ;
; -1.395 ; flipflop:stage3|y[0]                          ; changeCoordinate:stage4|x[2]                                                                                     ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.000        ; 2.517      ; 1.638      ;
; -1.390 ; flipflop:stage3|y[0]                          ; changeCoordinate:stage4|addressBackground[13]                                                                    ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.000        ; 2.683      ; 1.809      ;
; -1.359 ; flipflop:stage3|y[0]                          ; changeCoordinate:stage4|y[0]                                                                                     ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.000        ; 2.571      ; 1.728      ;
; -1.359 ; flipflop:stage3|y[0]                          ; changeCoordinate:stage4|y[1]                                                                                     ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.000        ; 2.571      ; 1.728      ;
; -1.359 ; flipflop:stage3|y[0]                          ; changeCoordinate:stage4|y[2]                                                                                     ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.000        ; 2.571      ; 1.728      ;
; -1.359 ; flipflop:stage3|y[0]                          ; changeCoordinate:stage4|y[3]                                                                                     ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.000        ; 2.571      ; 1.728      ;
; -1.359 ; flipflop:stage3|y[0]                          ; changeCoordinate:stage4|y[4]                                                                                     ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.000        ; 2.571      ; 1.728      ;
; -1.359 ; flipflop:stage3|y[0]                          ; changeCoordinate:stage4|y[5]                                                                                     ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.000        ; 2.571      ; 1.728      ;
; -1.359 ; flipflop:stage3|y[0]                          ; changeCoordinate:stage4|y[6]                                                                                     ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.000        ; 2.571      ; 1.728      ;
; -1.267 ; flipflop:stage3|y[0]                          ; changeCoordinate:stage4|addressBackground[11]                                                                    ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.000        ; 2.683      ; 1.932      ;
; -1.266 ; flipflop:stage3|y[0]                          ; changeCoordinate:stage4|addressBackground[12]                                                                    ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.000        ; 2.683      ; 1.933      ;
; -1.071 ; flipflop:stage3|y[0]                          ; changeCoordinate:stage4|x[4]                                                                                     ; flipflop:stage3|y[0] ; CLOCK_50    ; -0.500       ; 2.517      ; 1.462      ;
; -1.067 ; flipflop:stage3|y[0]                          ; changeCoordinate:stage4|x[3]                                                                                     ; flipflop:stage3|y[0] ; CLOCK_50    ; -0.500       ; 2.517      ; 1.466      ;
; -1.051 ; flipflop:stage3|y[0]                          ; changeCoordinate:stage4|address[0]                                                                               ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.000        ; 2.688      ; 2.153      ;
; -1.051 ; flipflop:stage3|y[0]                          ; changeCoordinate:stage4|address[1]                                                                               ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.000        ; 2.688      ; 2.153      ;
; -1.051 ; flipflop:stage3|y[0]                          ; changeCoordinate:stage4|address[2]                                                                               ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.000        ; 2.688      ; 2.153      ;
; -1.051 ; flipflop:stage3|y[0]                          ; changeCoordinate:stage4|address[3]                                                                               ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.000        ; 2.688      ; 2.153      ;
; -1.051 ; flipflop:stage3|y[0]                          ; changeCoordinate:stage4|address[4]                                                                               ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.000        ; 2.688      ; 2.153      ;
; -1.051 ; flipflop:stage3|y[0]                          ; changeCoordinate:stage4|address[5]                                                                               ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.000        ; 2.688      ; 2.153      ;
; -1.051 ; flipflop:stage3|y[0]                          ; changeCoordinate:stage4|address[6]                                                                               ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.000        ; 2.688      ; 2.153      ;
; -1.051 ; flipflop:stage3|y[0]                          ; changeCoordinate:stage4|address[7]                                                                               ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.000        ; 2.688      ; 2.153      ;
; -1.051 ; flipflop:stage3|y[0]                          ; changeCoordinate:stage4|address[8]                                                                               ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.000        ; 2.688      ; 2.153      ;
; -1.051 ; flipflop:stage3|y[0]                          ; changeCoordinate:stage4|address[9]                                                                               ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.000        ; 2.688      ; 2.153      ;
; -1.024 ; flipflop:stage3|y[0]                          ; changeCoordinate:stage4|addressBackground[1]                                                                     ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.000        ; 2.679      ; 2.171      ;
; -1.024 ; flipflop:stage3|y[0]                          ; changeCoordinate:stage4|addressBackground[3]                                                                     ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.000        ; 2.679      ; 2.171      ;
; -1.024 ; flipflop:stage3|y[0]                          ; changeCoordinate:stage4|addressBackground[5]                                                                     ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.000        ; 2.679      ; 2.171      ;
; -1.024 ; flipflop:stage3|y[0]                          ; changeCoordinate:stage4|addressBackground[7]                                                                     ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.000        ; 2.679      ; 2.171      ;
; -1.024 ; flipflop:stage3|y[0]                          ; changeCoordinate:stage4|addressBackground[8]                                                                     ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.000        ; 2.679      ; 2.171      ;
; -1.024 ; flipflop:stage3|y[0]                          ; changeCoordinate:stage4|addressBackground[9]                                                                     ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.000        ; 2.679      ; 2.171      ;
; -1.024 ; flipflop:stage3|y[0]                          ; changeCoordinate:stage4|addressBackground[10]                                                                    ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.000        ; 2.679      ; 2.171      ;
; -0.952 ; flipflop:stage3|y[0]                          ; changeCoordinate:stage4|addressBackground[14]                                                                    ; flipflop:stage3|y[0] ; CLOCK_50    ; -0.500       ; 2.681      ; 1.745      ;
; -0.952 ; flipflop:stage3|y[0]                          ; changeCoordinate:stage4|addressBackground[0]                                                                     ; flipflop:stage3|y[0] ; CLOCK_50    ; -0.500       ; 2.681      ; 1.745      ;
; -0.952 ; flipflop:stage3|y[0]                          ; changeCoordinate:stage4|addressBackground[2]                                                                     ; flipflop:stage3|y[0] ; CLOCK_50    ; -0.500       ; 2.681      ; 1.745      ;
; -0.952 ; flipflop:stage3|y[0]                          ; changeCoordinate:stage4|addressBackground[4]                                                                     ; flipflop:stage3|y[0] ; CLOCK_50    ; -0.500       ; 2.681      ; 1.745      ;
; -0.952 ; flipflop:stage3|y[0]                          ; changeCoordinate:stage4|addressBackground[6]                                                                     ; flipflop:stage3|y[0] ; CLOCK_50    ; -0.500       ; 2.681      ; 1.745      ;
; -0.895 ; flipflop:stage3|y[0]                          ; changeCoordinate:stage4|x[2]                                                                                     ; flipflop:stage3|y[0] ; CLOCK_50    ; -0.500       ; 2.517      ; 1.638      ;
; -0.890 ; flipflop:stage3|y[0]                          ; changeCoordinate:stage4|addressBackground[13]                                                                    ; flipflop:stage3|y[0] ; CLOCK_50    ; -0.500       ; 2.683      ; 1.809      ;
; -0.859 ; flipflop:stage3|y[0]                          ; changeCoordinate:stage4|y[0]                                                                                     ; flipflop:stage3|y[0] ; CLOCK_50    ; -0.500       ; 2.571      ; 1.728      ;
; -0.859 ; flipflop:stage3|y[0]                          ; changeCoordinate:stage4|y[1]                                                                                     ; flipflop:stage3|y[0] ; CLOCK_50    ; -0.500       ; 2.571      ; 1.728      ;
; -0.859 ; flipflop:stage3|y[0]                          ; changeCoordinate:stage4|y[2]                                                                                     ; flipflop:stage3|y[0] ; CLOCK_50    ; -0.500       ; 2.571      ; 1.728      ;
; -0.859 ; flipflop:stage3|y[0]                          ; changeCoordinate:stage4|y[3]                                                                                     ; flipflop:stage3|y[0] ; CLOCK_50    ; -0.500       ; 2.571      ; 1.728      ;
; -0.859 ; flipflop:stage3|y[0]                          ; changeCoordinate:stage4|y[4]                                                                                     ; flipflop:stage3|y[0] ; CLOCK_50    ; -0.500       ; 2.571      ; 1.728      ;
; -0.859 ; flipflop:stage3|y[0]                          ; changeCoordinate:stage4|y[5]                                                                                     ; flipflop:stage3|y[0] ; CLOCK_50    ; -0.500       ; 2.571      ; 1.728      ;
; -0.859 ; flipflop:stage3|y[0]                          ; changeCoordinate:stage4|y[6]                                                                                     ; flipflop:stage3|y[0] ; CLOCK_50    ; -0.500       ; 2.571      ; 1.728      ;
; -0.855 ; flipflop:stage3|y[0]                          ; changeCoordinate:stage4|x[1]                                                                                     ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.000        ; 2.538      ; 2.199      ;
; -0.849 ; flipflop:stage3|y[0]                          ; changeCoordinate:stage4|x[0]                                                                                     ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.000        ; 2.538      ; 2.205      ;
; -0.767 ; flipflop:stage3|y[0]                          ; changeCoordinate:stage4|addressBackground[11]                                                                    ; flipflop:stage3|y[0] ; CLOCK_50    ; -0.500       ; 2.683      ; 1.932      ;
; -0.766 ; flipflop:stage3|y[0]                          ; changeCoordinate:stage4|addressBackground[12]                                                                    ; flipflop:stage3|y[0] ; CLOCK_50    ; -0.500       ; 2.683      ; 1.933      ;
; -0.650 ; flipflop:stage3|y[0]                          ; changeCoordinate:stage4|x[5]                                                                                     ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.000        ; 2.538      ; 2.404      ;
; -0.608 ; flipflop:stage3|y[0]                          ; changeCoordinate:stage4|x[6]                                                                                     ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.000        ; 2.538      ; 2.446      ;
; -0.596 ; flipflop:stage3|y[0]                          ; changeCoordinate:stage4|x[7]                                                                                     ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.000        ; 2.538      ; 2.458      ;
; -0.551 ; flipflop:stage3|y[0]                          ; changeCoordinate:stage4|address[0]                                                                               ; flipflop:stage3|y[0] ; CLOCK_50    ; -0.500       ; 2.688      ; 2.153      ;
; -0.551 ; flipflop:stage3|y[0]                          ; changeCoordinate:stage4|address[1]                                                                               ; flipflop:stage3|y[0] ; CLOCK_50    ; -0.500       ; 2.688      ; 2.153      ;
; -0.551 ; flipflop:stage3|y[0]                          ; changeCoordinate:stage4|address[2]                                                                               ; flipflop:stage3|y[0] ; CLOCK_50    ; -0.500       ; 2.688      ; 2.153      ;
; -0.551 ; flipflop:stage3|y[0]                          ; changeCoordinate:stage4|address[3]                                                                               ; flipflop:stage3|y[0] ; CLOCK_50    ; -0.500       ; 2.688      ; 2.153      ;
; -0.551 ; flipflop:stage3|y[0]                          ; changeCoordinate:stage4|address[4]                                                                               ; flipflop:stage3|y[0] ; CLOCK_50    ; -0.500       ; 2.688      ; 2.153      ;
; -0.551 ; flipflop:stage3|y[0]                          ; changeCoordinate:stage4|address[5]                                                                               ; flipflop:stage3|y[0] ; CLOCK_50    ; -0.500       ; 2.688      ; 2.153      ;
; -0.551 ; flipflop:stage3|y[0]                          ; changeCoordinate:stage4|address[6]                                                                               ; flipflop:stage3|y[0] ; CLOCK_50    ; -0.500       ; 2.688      ; 2.153      ;
; -0.551 ; flipflop:stage3|y[0]                          ; changeCoordinate:stage4|address[7]                                                                               ; flipflop:stage3|y[0] ; CLOCK_50    ; -0.500       ; 2.688      ; 2.153      ;
; -0.551 ; flipflop:stage3|y[0]                          ; changeCoordinate:stage4|address[8]                                                                               ; flipflop:stage3|y[0] ; CLOCK_50    ; -0.500       ; 2.688      ; 2.153      ;
; -0.551 ; flipflop:stage3|y[0]                          ; changeCoordinate:stage4|address[9]                                                                               ; flipflop:stage3|y[0] ; CLOCK_50    ; -0.500       ; 2.688      ; 2.153      ;
; -0.524 ; flipflop:stage3|y[0]                          ; changeCoordinate:stage4|addressBackground[1]                                                                     ; flipflop:stage3|y[0] ; CLOCK_50    ; -0.500       ; 2.679      ; 2.171      ;
; -0.524 ; flipflop:stage3|y[0]                          ; changeCoordinate:stage4|addressBackground[3]                                                                     ; flipflop:stage3|y[0] ; CLOCK_50    ; -0.500       ; 2.679      ; 2.171      ;
; -0.524 ; flipflop:stage3|y[0]                          ; changeCoordinate:stage4|addressBackground[5]                                                                     ; flipflop:stage3|y[0] ; CLOCK_50    ; -0.500       ; 2.679      ; 2.171      ;
; -0.524 ; flipflop:stage3|y[0]                          ; changeCoordinate:stage4|addressBackground[7]                                                                     ; flipflop:stage3|y[0] ; CLOCK_50    ; -0.500       ; 2.679      ; 2.171      ;
; -0.524 ; flipflop:stage3|y[0]                          ; changeCoordinate:stage4|addressBackground[8]                                                                     ; flipflop:stage3|y[0] ; CLOCK_50    ; -0.500       ; 2.679      ; 2.171      ;
; -0.524 ; flipflop:stage3|y[0]                          ; changeCoordinate:stage4|addressBackground[9]                                                                     ; flipflop:stage3|y[0] ; CLOCK_50    ; -0.500       ; 2.679      ; 2.171      ;
; -0.524 ; flipflop:stage3|y[0]                          ; changeCoordinate:stage4|addressBackground[10]                                                                    ; flipflop:stage3|y[0] ; CLOCK_50    ; -0.500       ; 2.679      ; 2.171      ;
; -0.355 ; flipflop:stage3|y[0]                          ; changeCoordinate:stage4|x[1]                                                                                     ; flipflop:stage3|y[0] ; CLOCK_50    ; -0.500       ; 2.538      ; 2.199      ;
; -0.349 ; flipflop:stage3|y[0]                          ; changeCoordinate:stage4|x[0]                                                                                     ; flipflop:stage3|y[0] ; CLOCK_50    ; -0.500       ; 2.538      ; 2.205      ;
; -0.150 ; flipflop:stage3|y[0]                          ; changeCoordinate:stage4|x[5]                                                                                     ; flipflop:stage3|y[0] ; CLOCK_50    ; -0.500       ; 2.538      ; 2.404      ;
; -0.108 ; flipflop:stage3|y[0]                          ; changeCoordinate:stage4|x[6]                                                                                     ; flipflop:stage3|y[0] ; CLOCK_50    ; -0.500       ; 2.538      ; 2.446      ;
; -0.096 ; flipflop:stage3|y[0]                          ; changeCoordinate:stage4|x[7]                                                                                     ; flipflop:stage3|y[0] ; CLOCK_50    ; -0.500       ; 2.538      ; 2.458      ;
; 0.391  ; moveInstances:stage5|inputY[2]                ; moveInstances:stage5|inputY[2]                                                                                   ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.521  ; changeCoordinate:stage4|address[9]            ; changeCoordinate:stage4|address[9]                                                                               ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.000      ; 0.787      ;
; 0.576  ; changeCoordinate:stage4|addressBackground[12] ; BackgroundROM:BackgroundROM_inst|altsyncram:altsyncram_component|altsyncram_jd81:auto_generated|address_reg_a[0] ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.000      ; 0.842      ;
; 0.700  ; moveInstances:stage5|inputY[2]                ; changeCoordinate:stage4|y[3]                                                                                     ; CLOCK_50             ; CLOCK_50    ; 0.000        ; -0.001     ; 0.965      ;
; 0.701  ; changeCoordinate:stage4|addressBackground[13] ; BackgroundROM:BackgroundROM_inst|altsyncram:altsyncram_component|altsyncram_jd81:auto_generated|address_reg_a[1] ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.002      ; 0.969      ;
; 0.747  ; moveInstances:stage5|firstTime                ; moveInstances:stage5|Duck_2_inputX[4]                                                                            ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.000      ; 1.013      ;
; 0.748  ; moveInstances:stage5|firstTime                ; moveInstances:stage5|Duck_2_inputX[2]                                                                            ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.000      ; 1.014      ;
; 0.750  ; moveInstances:stage5|firstTime                ; moveInstances:stage5|Duck_2_inputX[6]                                                                            ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.000      ; 1.016      ;
; 0.795  ; moveInstances:stage5|main_clock:C0|Q[24]      ; moveInstances:stage5|main_clock:C0|Q[24]                                                                         ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.000      ; 1.061      ;
; 0.801  ; changeCoordinate:stage4|address[5]            ; changeCoordinate:stage4|address[5]                                                                               ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.000      ; 1.067      ;
; 0.801  ; moveInstances:stage5|main_clock:C0|Q[6]       ; moveInstances:stage5|main_clock:C0|Q[6]                                                                          ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.000      ; 1.067      ;
; 0.802  ; changeCoordinate:stage4|address[0]            ; changeCoordinate:stage4|address[0]                                                                               ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.000      ; 1.068      ;
; 0.802  ; changeCoordinate:stage4|address[3]            ; changeCoordinate:stage4|address[3]                                                                               ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.000      ; 1.068      ;
; 0.802  ; changeCoordinate:stage4|address[7]            ; changeCoordinate:stage4|address[7]                                                                               ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.000      ; 1.068      ;
; 0.802  ; moveInstances:stage5|main_clock:C0|Q[1]       ; moveInstances:stage5|main_clock:C0|Q[1]                                                                          ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.000      ; 1.068      ;
; 0.802  ; moveInstances:stage5|main_clock:C0|Q[8]       ; moveInstances:stage5|main_clock:C0|Q[8]                                                                          ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.000      ; 1.068      ;
; 0.802  ; moveInstances:stage5|main_clock:C0|Q[4]       ; moveInstances:stage5|main_clock:C0|Q[4]                                                                          ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.000      ; 1.068      ;
; 0.806  ; moveInstances:stage5|main_clock:C0|Q[10]      ; moveInstances:stage5|main_clock:C0|Q[10]                                                                         ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.000      ; 1.072      ;
; 0.806  ; moveInstances:stage5|main_clock:C0|Q[11]      ; moveInstances:stage5|main_clock:C0|Q[11]                                                                         ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.000      ; 1.072      ;
; 0.828  ; moveInstances:stage5|main_clock:C0|Q[16]      ; moveInstances:stage5|main_clock:C0|Q[16]                                                                         ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.000      ; 1.094      ;
+--------+-----------------------------------------------+------------------------------------------------------------------------------------------------------------------+----------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'VGA|mypll|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                 ;
+-------+--------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                          ; To Node                                                                                                                            ; Launch Clock                          ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; 0.517 ; vga_adapter:VGA|vga_controller:controller|VGA_HS1                                                                  ; vga_adapter:VGA|vga_controller:controller|VGA_HS                                                                                   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.783      ;
; 0.670 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|address_reg_a[1] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|out_address_reg_a[1]             ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.937      ;
; 0.705 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|address_reg_a[0] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|out_address_reg_a[0]             ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.972      ;
; 0.712 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|address_reg_a[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|out_address_reg_a[2]             ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.979      ;
; 0.805 ; vga_adapter:VGA|vga_controller:controller|yCounter[6]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[6]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.071      ;
; 0.806 ; vga_adapter:VGA|vga_controller:controller|yCounter[4]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[4]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; vga_adapter:VGA|vga_controller:controller|yCounter[8]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[8]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; vga_adapter:VGA|vga_controller:controller|yCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[1]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.072      ;
; 0.808 ; vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.074      ;
; 0.813 ; vga_adapter:VGA|vga_controller:controller|xCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[1]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.079      ;
; 0.837 ; vga_adapter:VGA|vga_controller:controller|yCounter[5]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[5]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.103      ;
; 0.838 ; vga_adapter:VGA|vga_controller:controller|yCounter[7]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[7]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.104      ;
; 0.846 ; vga_adapter:VGA|vga_controller:controller|VGA_VS1                                                                  ; vga_adapter:VGA|vga_controller:controller|VGA_VS                                                                                   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.014      ; 1.126      ;
; 0.849 ; vga_adapter:VGA|vga_controller:controller|xCounter[0]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[0]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.115      ;
; 0.858 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.124      ;
; 0.862 ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.128      ;
; 0.863 ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.129      ;
; 0.864 ; vga_adapter:VGA|vga_controller:controller|yCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_VS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.129      ;
; 0.951 ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a5~porta_address_reg3  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 1.256      ;
; 0.953 ; vga_adapter:VGA|vga_controller:controller|VGA_BLANK1                                                               ; vga_adapter:VGA|vga_controller:controller|VGA_BLANK                                                                                ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.011      ; 1.230      ;
; 0.968 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a7~porta_address_reg0  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.069      ; 1.271      ;
; 0.970 ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a5~porta_address_reg4  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 1.275      ;
; 0.977 ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a5~porta_address_reg2  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 1.282      ;
; 0.982 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a5~porta_address_reg0  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 1.287      ;
; 0.982 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a5~porta_address_reg1  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 1.287      ;
; 0.988 ; vga_adapter:VGA|vga_controller:controller|xCounter[8]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_HS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.014      ; 1.268      ;
; 1.007 ; vga_adapter:VGA|vga_controller:controller|yCounter[9]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_BLANK1                                                                               ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.272      ;
; 1.017 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.283      ;
; 1.022 ; vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_HS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.014      ; 1.302      ;
; 1.040 ; vga_adapter:VGA|vga_controller:controller|yCounter[0]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_VS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.305      ;
; 1.068 ; vga_adapter:VGA|vga_controller:controller|yCounter[9]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[9]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.334      ;
; 1.105 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[8]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.371      ;
; 1.105 ; vga_adapter:VGA|vga_controller:controller|xCounter[9]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_BLANK1                                                                               ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.370      ;
; 1.106 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.372      ;
; 1.109 ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_HS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.014      ; 1.389      ;
; 1.130 ; vga_adapter:VGA|vga_controller:controller|yCounter[9]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_VS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.395      ;
; 1.161 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[8]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.427      ;
; 1.162 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.428      ;
; 1.182 ; vga_adapter:VGA|vga_controller:controller|yCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[4]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.448      ;
; 1.188 ; vga_adapter:VGA|vga_controller:controller|yCounter[6]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[7]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.454      ;
; 1.189 ; vga_adapter:VGA|vga_controller:controller|yCounter[0]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[1]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.455      ;
; 1.190 ; vga_adapter:VGA|vga_controller:controller|yCounter[4]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_VS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.455      ;
; 1.203 ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.469      ;
; 1.223 ; vga_adapter:VGA|vga_controller:controller|yCounter[5]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[6]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.489      ;
; 1.224 ; vga_adapter:VGA|vga_controller:controller|yCounter[7]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[8]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.490      ;
; 1.235 ; vga_adapter:VGA|vga_controller:controller|xCounter[0]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[1]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.501      ;
; 1.244 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.510      ;
; 1.249 ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.515      ;
; 1.259 ; vga_adapter:VGA|vga_controller:controller|yCounter[6]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[8]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.525      ;
; 1.262 ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_HS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.014      ; 1.542      ;
; 1.263 ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a6~porta_address_reg4  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 1.570      ;
; 1.267 ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a8~porta_address_reg3  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.066      ; 1.567      ;
; 1.268 ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a2~porta_address_reg4  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.065      ; 1.567      ;
; 1.269 ; vga_adapter:VGA|vga_controller:controller|yCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[4]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.535      ;
; 1.271 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a6~porta_address_reg1  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 1.578      ;
; 1.272 ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a6~porta_address_reg2  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 1.579      ;
; 1.274 ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.540      ;
; 1.275 ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a3~porta_address_reg3  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.062      ; 1.571      ;
; 1.279 ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a4~porta_address_reg3  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.057      ; 1.570      ;
; 1.281 ; vga_adapter:VGA|vga_controller:controller|yCounter[4]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[5]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.547      ;
; 1.284 ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a7~porta_address_reg4  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.069      ; 1.587      ;
; 1.288 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a6~porta_address_reg0  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 1.595      ;
; 1.288 ; vga_adapter:VGA|vga_controller:controller|xCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.554      ;
; 1.294 ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a8~porta_address_reg2  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.066      ; 1.594      ;
; 1.294 ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a2~porta_address_reg2  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.065      ; 1.593      ;
; 1.294 ; vga_adapter:VGA|vga_controller:controller|yCounter[5]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[7]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.560      ;
; 1.295 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a8~porta_address_reg0  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.066      ; 1.595      ;
; 1.295 ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a8~porta_address_reg4  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.066      ; 1.595      ;
; 1.302 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a2~porta_address_reg0  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.065      ; 1.601      ;
; 1.305 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a8~porta_address_reg1  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.066      ; 1.605      ;
; 1.306 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a2~porta_address_reg1  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.065      ; 1.605      ;
; 1.310 ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a3~porta_address_reg2  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.062      ; 1.606      ;
; 1.311 ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a4~porta_address_reg2  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.057      ; 1.602      ;
; 1.311 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a3~porta_address_reg0  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.062      ; 1.607      ;
; 1.315 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.581      ;
; 1.319 ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a3~porta_address_reg4  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.062      ; 1.615      ;
; 1.319 ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.585      ;
; 1.331 ; vga_adapter:VGA|vga_controller:controller|yCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[4]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.597      ;
; 1.341 ; vga_adapter:VGA|vga_controller:controller|yCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[5]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.607      ;
; 1.352 ; vga_adapter:VGA|vga_controller:controller|yCounter[4]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[6]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.618      ;
; 1.359 ; vga_adapter:VGA|vga_controller:controller|xCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.625      ;
; 1.365 ; vga_adapter:VGA|vga_controller:controller|yCounter[5]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[8]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.631      ;
; 1.384 ; vga_adapter:VGA|vga_controller:controller|yCounter[6]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_BLANK1                                                                               ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.649      ;
; 1.390 ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.656      ;
; 1.394 ; vga_adapter:VGA|vga_controller:controller|xCounter[0]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.660      ;
; 1.400 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.666      ;
; 1.402 ; vga_adapter:VGA|vga_controller:controller|yCounter[0]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[4]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.668      ;
; 1.404 ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a13~porta_address_reg2 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 1.711      ;
; 1.407 ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a13~porta_address_reg4 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 1.714      ;
; 1.412 ; vga_adapter:VGA|vga_controller:controller|yCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_VS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.677      ;
; 1.412 ; vga_adapter:VGA|vga_controller:controller|yCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[6]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.678      ;
; 1.423 ; vga_adapter:VGA|vga_controller:controller|yCounter[4]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[7]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.689      ;
; 1.427 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a13~porta_address_reg1 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 1.734      ;
; 1.428 ; vga_adapter:VGA|vga_controller:controller|yCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[5]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.694      ;
; 1.430 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a13~porta_address_reg0 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 1.737      ;
; 1.430 ; vga_adapter:VGA|vga_controller:controller|xCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.696      ;
; 1.435 ; vga_adapter:VGA|vga_controller:controller|yCounter[6]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_VS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.700      ;
; 1.439 ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_HS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.014      ; 1.719      ;
; 1.452 ; vga_adapter:VGA|vga_controller:controller|yCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_VS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.717      ;
; 1.457 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.723      ;
+-------+--------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'flipflop:stage3|y[0]'                                                                                ;
+-------+--------------+----------------+------------------+----------------------+------------+----------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                ; Clock Edge ; Target                                 ;
+-------+--------------+----------------+------------------+----------------------+------------+----------------------------------------+
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; flipflop:stage3|y[0] ; Fall       ; NextState:stage2|Y[0]                  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; flipflop:stage3|y[0] ; Fall       ; NextState:stage2|Y[0]                  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; flipflop:stage3|y[0] ; Fall       ; NextState:stage2|Y[1]                  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; flipflop:stage3|y[0] ; Fall       ; NextState:stage2|Y[1]                  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; flipflop:stage3|y[0] ; Fall       ; NextState:stage2|start                 ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; flipflop:stage3|y[0] ; Fall       ; NextState:stage2|start                 ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; flipflop:stage3|y[0] ; Rise       ; stage2|Decoder0~0|combout              ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; flipflop:stage3|y[0] ; Rise       ; stage2|Decoder0~0|combout              ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; flipflop:stage3|y[0] ; Rise       ; stage2|Decoder0~0|datac                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; flipflop:stage3|y[0] ; Rise       ; stage2|Decoder0~0|datac                ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; flipflop:stage3|y[0] ; Rise       ; stage2|Mux2~0clkctrl|inclk[0]          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; flipflop:stage3|y[0] ; Rise       ; stage2|Mux2~0clkctrl|inclk[0]          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; flipflop:stage3|y[0] ; Rise       ; stage2|Mux2~0clkctrl|outclk            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; flipflop:stage3|y[0] ; Rise       ; stage2|Mux2~0clkctrl|outclk            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; flipflop:stage3|y[0] ; Rise       ; stage2|Mux2~0|combout                  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; flipflop:stage3|y[0] ; Rise       ; stage2|Mux2~0|combout                  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; flipflop:stage3|y[0] ; Fall       ; stage2|Mux2~0|dataa                    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; flipflop:stage3|y[0] ; Fall       ; stage2|Mux2~0|dataa                    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; flipflop:stage3|y[0] ; Rise       ; stage2|Y[0]|dataa                      ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; flipflop:stage3|y[0] ; Rise       ; stage2|Y[0]|dataa                      ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; flipflop:stage3|y[0] ; Rise       ; stage2|Y[1]|datac                      ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; flipflop:stage3|y[0] ; Rise       ; stage2|Y[1]|datac                      ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; flipflop:stage3|y[0] ; Rise       ; stage2|start|datad                     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; flipflop:stage3|y[0] ; Rise       ; stage2|start|datad                     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; flipflop:stage3|y[0] ; Rise       ; stage3|y[0]|regout                     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; flipflop:stage3|y[0] ; Rise       ; stage3|y[0]|regout                     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; flipflop:stage3|y[0] ; Fall       ; stage4|addressBackground[11]~0|combout ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; flipflop:stage3|y[0] ; Fall       ; stage4|addressBackground[11]~0|combout ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; flipflop:stage3|y[0] ; Rise       ; stage4|addressBackground[11]~0|datac   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; flipflop:stage3|y[0] ; Rise       ; stage4|addressBackground[11]~0|datac   ;
+-------+--------------+----------------+------------------+----------------------+------------+----------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                                                             ;
+-------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                                                              ;
+-------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------------------------------------------------------------------------------+
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~portb_address_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~portb_address_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~portb_address_reg1   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~portb_address_reg1   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~portb_address_reg10  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~portb_address_reg10  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~portb_address_reg11  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~portb_address_reg11  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~portb_address_reg2   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~portb_address_reg2   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~portb_address_reg3   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~portb_address_reg3   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~portb_address_reg4   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~portb_address_reg4   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~portb_address_reg5   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~portb_address_reg5   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~portb_address_reg6   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~portb_address_reg6   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~portb_address_reg7   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~portb_address_reg7   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~portb_address_reg8   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~portb_address_reg8   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~portb_address_reg9   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~portb_address_reg9   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~portb_datain_reg0    ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~portb_datain_reg0    ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~portb_memory_reg0    ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~portb_memory_reg0    ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~portb_we_reg         ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~portb_we_reg         ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~portb_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~portb_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~portb_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~portb_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~portb_address_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~portb_address_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~portb_address_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~portb_address_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~portb_address_reg2  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~portb_address_reg2  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~portb_address_reg3  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~portb_address_reg3  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~portb_address_reg4  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~portb_address_reg4  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~portb_address_reg5  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~portb_address_reg5  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~portb_address_reg6  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~portb_address_reg6  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~portb_address_reg7  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~portb_address_reg7  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~portb_address_reg8  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~portb_address_reg8  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~portb_address_reg9  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~portb_address_reg9  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~portb_datain_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~portb_datain_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~portb_memory_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~portb_memory_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~portb_we_reg        ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~portb_we_reg        ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~portb_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~portb_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~portb_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~portb_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~portb_address_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~portb_address_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~portb_address_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~portb_address_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~portb_address_reg2  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~portb_address_reg2  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~portb_address_reg3  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~portb_address_reg3  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~portb_address_reg4  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~portb_address_reg4  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~portb_address_reg5  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~portb_address_reg5  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~portb_address_reg6  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~portb_address_reg6  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~portb_address_reg7  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~portb_address_reg7  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~portb_address_reg8  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~portb_address_reg8  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~portb_address_reg9  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~portb_address_reg9  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~portb_datain_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~portb_datain_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~portb_memory_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~portb_memory_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~portb_we_reg        ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~portb_we_reg        ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a12~portb_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a12~portb_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a12~portb_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a12~portb_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a12~portb_address_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a12~portb_address_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a12~portb_address_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a12~portb_address_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a12~portb_address_reg2  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a12~portb_address_reg2  ;
+-------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'VGA|mypll|altpll_component|pll|clk[0]'                                                                                                                                                                              ;
+--------+--------------+----------------+------------------+---------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                 ; Clock Edge ; Target                                                                                                                              ;
+--------+--------------+----------------+------------------+---------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------+
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0                      ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0                      ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~porta_address_reg0   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~porta_address_reg0   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~porta_address_reg1   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~porta_address_reg1   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~porta_address_reg10  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~porta_address_reg10  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~porta_address_reg11  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~porta_address_reg11  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~porta_address_reg2   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~porta_address_reg2   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~porta_address_reg3   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~porta_address_reg3   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~porta_address_reg4   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~porta_address_reg4   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~porta_address_reg5   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~porta_address_reg5   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~porta_address_reg6   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~porta_address_reg6   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~porta_address_reg7   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~porta_address_reg7   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~porta_address_reg8   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~porta_address_reg8   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~porta_address_reg9   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~porta_address_reg9   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a1                      ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a1                      ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10                     ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10                     ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~porta_address_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~porta_address_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~porta_address_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~porta_address_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~porta_address_reg10 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~porta_address_reg10 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~porta_address_reg11 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~porta_address_reg11 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~porta_address_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~porta_address_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~porta_address_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~porta_address_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~porta_address_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~porta_address_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~porta_address_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~porta_address_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~porta_address_reg6  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~porta_address_reg6  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~porta_address_reg7  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~porta_address_reg7  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~porta_address_reg8  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~porta_address_reg8  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~porta_address_reg9  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~porta_address_reg9  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11                     ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11                     ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~porta_address_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~porta_address_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~porta_address_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~porta_address_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~porta_address_reg10 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~porta_address_reg10 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~porta_address_reg11 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~porta_address_reg11 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~porta_address_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~porta_address_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~porta_address_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~porta_address_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~porta_address_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~porta_address_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~porta_address_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~porta_address_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~porta_address_reg6  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~porta_address_reg6  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~porta_address_reg7  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~porta_address_reg7  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~porta_address_reg8  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~porta_address_reg8  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~porta_address_reg9  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~porta_address_reg9  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a12                     ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a12                     ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a12~porta_address_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a12~porta_address_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a12~porta_address_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a12~porta_address_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a12~porta_address_reg10 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a12~porta_address_reg10 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a12~porta_address_reg11 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a12~porta_address_reg11 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a12~porta_address_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a12~porta_address_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a12~porta_address_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a12~porta_address_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a12~porta_address_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a12~porta_address_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a12~porta_address_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a12~porta_address_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a12~porta_address_reg6  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a12~porta_address_reg6  ;
+--------+--------------+----------------+------------------+---------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; KEY[*]    ; CLOCK_50   ; 5.551 ; 5.551 ; Rise       ; CLOCK_50        ;
;  KEY[0]   ; CLOCK_50   ; 5.551 ; 5.551 ; Rise       ; CLOCK_50        ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; KEY[*]    ; CLOCK_50   ; -4.894 ; -4.894 ; Rise       ; CLOCK_50        ;
;  KEY[0]   ; CLOCK_50   ; -4.894 ; -4.894 ; Rise       ; CLOCK_50        ;
+-----------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                       ;
+-----------+------------+-------+-------+------------+---------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                       ;
+-----------+------------+-------+-------+------------+---------------------------------------+
; VGA_B[*]  ; CLOCK_50   ; 9.320 ; 9.320 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[0] ; CLOCK_50   ; 9.320 ; 9.320 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[1] ; CLOCK_50   ; 9.320 ; 9.320 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[2] ; CLOCK_50   ; 8.851 ; 8.851 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[3] ; CLOCK_50   ; 8.841 ; 8.841 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[4] ; CLOCK_50   ; 8.911 ; 8.911 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[5] ; CLOCK_50   ; 8.901 ; 8.901 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[6] ; CLOCK_50   ; 9.088 ; 9.088 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[7] ; CLOCK_50   ; 9.088 ; 9.088 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[8] ; CLOCK_50   ; 9.080 ; 9.080 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[9] ; CLOCK_50   ; 9.080 ; 9.080 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_BLANK ; CLOCK_50   ; 5.257 ; 5.257 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_CLK   ; CLOCK_50   ; 2.937 ;       ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_G[*]  ; CLOCK_50   ; 9.360 ; 9.360 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[0] ; CLOCK_50   ; 9.360 ; 9.360 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[1] ; CLOCK_50   ; 9.360 ; 9.360 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[2] ; CLOCK_50   ; 8.911 ; 8.911 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[3] ; CLOCK_50   ; 8.911 ; 8.911 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[4] ; CLOCK_50   ; 8.921 ; 8.921 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[5] ; CLOCK_50   ; 8.921 ; 8.921 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[6] ; CLOCK_50   ; 9.097 ; 9.097 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[7] ; CLOCK_50   ; 9.117 ; 9.117 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[8] ; CLOCK_50   ; 9.130 ; 9.130 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[9] ; CLOCK_50   ; 9.130 ; 9.130 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_HS    ; CLOCK_50   ; 4.901 ; 4.901 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_R[*]  ; CLOCK_50   ; 8.621 ; 8.621 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[0] ; CLOCK_50   ; 8.209 ; 8.209 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[1] ; CLOCK_50   ; 8.189 ; 8.189 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[2] ; CLOCK_50   ; 8.189 ; 8.189 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[3] ; CLOCK_50   ; 8.430 ; 8.430 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[4] ; CLOCK_50   ; 8.430 ; 8.430 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[5] ; CLOCK_50   ; 8.440 ; 8.440 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[6] ; CLOCK_50   ; 8.444 ; 8.444 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[7] ; CLOCK_50   ; 8.454 ; 8.454 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[8] ; CLOCK_50   ; 8.621 ; 8.621 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[9] ; CLOCK_50   ; 8.621 ; 8.621 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_VS    ; CLOCK_50   ; 5.295 ; 5.295 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_CLK   ; CLOCK_50   ;       ; 2.937 ; Fall       ; VGA|mypll|altpll_component|pll|clk[0] ;
+-----------+------------+-------+-------+------------+---------------------------------------+


+---------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                               ;
+-----------+------------+-------+-------+------------+---------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                       ;
+-----------+------------+-------+-------+------------+---------------------------------------+
; VGA_B[*]  ; CLOCK_50   ; 6.321 ; 6.321 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[0] ; CLOCK_50   ; 6.800 ; 6.800 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[1] ; CLOCK_50   ; 6.800 ; 6.800 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[2] ; CLOCK_50   ; 6.331 ; 6.331 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[3] ; CLOCK_50   ; 6.321 ; 6.321 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[4] ; CLOCK_50   ; 6.391 ; 6.391 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[5] ; CLOCK_50   ; 6.381 ; 6.381 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[6] ; CLOCK_50   ; 6.568 ; 6.568 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[7] ; CLOCK_50   ; 6.568 ; 6.568 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[8] ; CLOCK_50   ; 6.560 ; 6.560 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[9] ; CLOCK_50   ; 6.560 ; 6.560 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_BLANK ; CLOCK_50   ; 5.257 ; 5.257 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_CLK   ; CLOCK_50   ; 2.937 ;       ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_G[*]  ; CLOCK_50   ; 6.333 ; 6.333 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[0] ; CLOCK_50   ; 6.782 ; 6.782 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[1] ; CLOCK_50   ; 6.782 ; 6.782 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[2] ; CLOCK_50   ; 6.333 ; 6.333 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[3] ; CLOCK_50   ; 6.333 ; 6.333 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[4] ; CLOCK_50   ; 6.343 ; 6.343 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[5] ; CLOCK_50   ; 6.343 ; 6.343 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[6] ; CLOCK_50   ; 6.519 ; 6.519 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[7] ; CLOCK_50   ; 6.539 ; 6.539 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[8] ; CLOCK_50   ; 6.552 ; 6.552 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[9] ; CLOCK_50   ; 6.552 ; 6.552 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_HS    ; CLOCK_50   ; 4.901 ; 4.901 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_R[*]  ; CLOCK_50   ; 5.999 ; 5.999 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[0] ; CLOCK_50   ; 6.019 ; 6.019 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[1] ; CLOCK_50   ; 5.999 ; 5.999 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[2] ; CLOCK_50   ; 5.999 ; 5.999 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[3] ; CLOCK_50   ; 6.240 ; 6.240 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[4] ; CLOCK_50   ; 6.240 ; 6.240 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[5] ; CLOCK_50   ; 6.250 ; 6.250 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[6] ; CLOCK_50   ; 6.254 ; 6.254 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[7] ; CLOCK_50   ; 6.264 ; 6.264 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[8] ; CLOCK_50   ; 6.431 ; 6.431 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[9] ; CLOCK_50   ; 6.431 ; 6.431 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_VS    ; CLOCK_50   ; 5.295 ; 5.295 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_CLK   ; CLOCK_50   ;       ; 2.937 ; Fall       ; VGA|mypll|altpll_component|pll|clk[0] ;
+-----------+------------+-------+-------+------------+---------------------------------------+


+----------------------------------------------------------------+
; Fast Model Setup Summary                                       ;
+---------------------------------------+--------+---------------+
; Clock                                 ; Slack  ; End Point TNS ;
+---------------------------------------+--------+---------------+
; flipflop:stage3|y[0]                  ; -1.537 ; -3.986        ;
; CLOCK_50                              ; -0.899 ; -1.764        ;
; VGA|mypll|altpll_component|pll|clk[0] ; 36.907 ; 0.000         ;
+---------------------------------------+--------+---------------+


+----------------------------------------------------------------+
; Fast Model Hold Summary                                        ;
+---------------------------------------+--------+---------------+
; Clock                                 ; Slack  ; End Point TNS ;
+---------------------------------------+--------+---------------+
; flipflop:stage3|y[0]                  ; -1.685 ; -3.305        ;
; CLOCK_50                              ; -1.113 ; -34.268       ;
; VGA|mypll|altpll_component|pll|clk[0] ; 0.239  ; 0.000         ;
+---------------------------------------+--------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                         ;
+---------------------------------------+--------+---------------+
; Clock                                 ; Slack  ; End Point TNS ;
+---------------------------------------+--------+---------------+
; flipflop:stage3|y[0]                  ; 0.500  ; 0.000         ;
; CLOCK_50                              ; 7.620  ; 0.000         ;
; VGA|mypll|altpll_component|pll|clk[0] ; 17.873 ; 0.000         ;
+---------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'flipflop:stage3|y[0]'                                                                                                                ;
+--------+--------------------------------+------------------------+----------------------+----------------------+--------------+------------+------------+
; Slack  ; From Node                      ; To Node                ; Launch Clock         ; Latch Clock          ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------+------------------------+----------------------+----------------------+--------------+------------+------------+
; -1.537 ; moveInstances:stage5|inputX[2] ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 1.269      ; 2.648      ;
; -1.523 ; moveInstances:stage5|inputX[1] ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 1.269      ; 2.634      ;
; -1.486 ; moveInstances:stage5|inputX[3] ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 1.269      ; 2.597      ;
; -1.450 ; moveInstances:stage5|inputX[4] ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 1.269      ; 2.561      ;
; -1.432 ; moveInstances:stage5|inputX[5] ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 1.269      ; 2.543      ;
; -1.381 ; moveInstances:stage5|inputX[7] ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 1.269      ; 2.492      ;
; -1.371 ; moveInstances:stage5|inputX[6] ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 1.269      ; 2.482      ;
; -1.337 ; moveInstances:stage5|inputX[2] ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 1.198      ; 2.642      ;
; -1.323 ; moveInstances:stage5|inputX[1] ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 1.198      ; 2.628      ;
; -1.286 ; moveInstances:stage5|inputX[3] ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 1.198      ; 2.591      ;
; -1.250 ; moveInstances:stage5|inputX[4] ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 1.198      ; 2.555      ;
; -1.232 ; moveInstances:stage5|inputX[5] ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 1.198      ; 2.537      ;
; -1.181 ; moveInstances:stage5|inputX[7] ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 1.198      ; 2.486      ;
; -1.171 ; moveInstances:stage5|inputX[6] ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 1.198      ; 2.476      ;
; -1.112 ; moveInstances:stage5|enable    ; NextState:stage2|start ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; -0.866     ; 0.402      ;
; -0.672 ; changeCoordinate:stage4|y[3]   ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 1.246      ; 1.760      ;
; -0.660 ; moveInstances:stage5|inputX[0] ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 1.256      ; 1.758      ;
; -0.654 ; changeCoordinate:stage4|y[2]   ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 1.246      ; 1.742      ;
; -0.625 ; changeCoordinate:stage4|y[4]   ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 1.246      ; 1.713      ;
; -0.624 ; moveInstances:stage5|inputY[2] ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 1.246      ; 1.712      ;
; -0.611 ; changeCoordinate:stage4|y[1]   ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 1.175      ; 1.893      ;
; -0.588 ; changeCoordinate:stage4|y[0]   ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 1.175      ; 1.870      ;
; -0.538 ; changeCoordinate:stage4|y[6]   ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 1.175      ; 1.820      ;
; -0.478 ; changeCoordinate:stage4|y[2]   ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 1.175      ; 1.760      ;
; -0.472 ; changeCoordinate:stage4|y[3]   ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 1.175      ; 1.754      ;
; -0.460 ; moveInstances:stage5|inputX[0] ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 1.185      ; 1.752      ;
; -0.425 ; changeCoordinate:stage4|y[4]   ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 1.175      ; 1.707      ;
; -0.424 ; moveInstances:stage5|inputY[2] ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 1.175      ; 1.706      ;
; -0.409 ; changeCoordinate:stage4|x[0]   ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 1.261      ; 1.512      ;
; -0.373 ; changeCoordinate:stage4|y[5]   ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 1.246      ; 1.461      ;
; -0.345 ; changeCoordinate:stage4|x[2]   ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 1.276      ; 1.463      ;
; -0.297 ; changeCoordinate:stage4|y[6]   ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 1.246      ; 1.385      ;
; -0.243 ; moveInstances:stage5|enable    ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 0.981      ; 1.066      ;
; -0.220 ; changeCoordinate:stage4|x[1]   ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 1.261      ; 1.323      ;
; -0.216 ; flipflop:stage3|y[1]           ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 1.261      ; 1.319      ;
; -0.211 ; changeCoordinate:stage4|x[3]   ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 1.276      ; 1.329      ;
; -0.209 ; changeCoordinate:stage4|x[0]   ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 1.190      ; 1.506      ;
; -0.184 ; changeCoordinate:stage4|x[4]   ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 1.276      ; 1.302      ;
; -0.173 ; changeCoordinate:stage4|y[5]   ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 1.175      ; 1.455      ;
; -0.145 ; changeCoordinate:stage4|x[2]   ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 1.205      ; 1.457      ;
; -0.081 ; changeCoordinate:stage4|x[5]   ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 1.261      ; 1.184      ;
; -0.037 ; changeCoordinate:stage4|x[6]   ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 1.261      ; 1.140      ;
; -0.020 ; changeCoordinate:stage4|x[1]   ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 1.190      ; 1.317      ;
; -0.016 ; flipflop:stage3|y[1]           ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 1.190      ; 1.313      ;
; -0.011 ; changeCoordinate:stage4|x[3]   ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 1.205      ; 1.323      ;
; 0.016  ; changeCoordinate:stage4|x[4]   ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 1.205      ; 1.296      ;
; 0.103  ; changeCoordinate:stage4|x[7]   ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 1.261      ; 1.000      ;
; 0.119  ; changeCoordinate:stage4|x[5]   ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 1.190      ; 1.178      ;
; 0.163  ; changeCoordinate:stage4|x[6]   ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 1.190      ; 1.134      ;
; 0.303  ; changeCoordinate:stage4|x[7]   ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 1.190      ; 0.994      ;
; 1.527  ; flipflop:stage3|y[0]           ; NextState:stage2|Y[0]  ; flipflop:stage3|y[0] ; flipflop:stage3|y[0] ; 0.500        ; 2.643      ; 1.099      ;
; 1.727  ; flipflop:stage3|y[0]           ; NextState:stage2|Y[1]  ; flipflop:stage3|y[0] ; flipflop:stage3|y[0] ; 0.500        ; 2.572      ; 1.093      ;
; 2.027  ; flipflop:stage3|y[0]           ; NextState:stage2|Y[0]  ; flipflop:stage3|y[0] ; flipflop:stage3|y[0] ; 1.000        ; 2.643      ; 1.099      ;
; 2.227  ; flipflop:stage3|y[0]           ; NextState:stage2|Y[1]  ; flipflop:stage3|y[0] ; flipflop:stage3|y[0] ; 1.000        ; 2.572      ; 1.093      ;
+--------+--------------------------------+------------------------+----------------------+----------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'CLOCK_50'                                                                                                                                                                                                                               ;
+--------+--------------------------------------+------------------------------------------------------------------------------------------------------------------------------+----------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                            ; To Node                                                                                                                      ; Launch Clock         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------+------------------------------------------------------------------------------------------------------------------------------+----------------------+-------------+--------------+------------+------------+
; -0.899 ; NextState:stage2|Y[0]                ; flipflop:stage3|y[0]                                                                                                         ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; -0.988     ; 0.443      ;
; -0.865 ; NextState:stage2|Y[1]                ; flipflop:stage3|y[1]                                                                                                         ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; -1.190     ; 0.207      ;
; 0.154  ; NextState:stage2|start               ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a4~portb_we_reg  ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 0.924      ; 1.269      ;
; 0.167  ; NextState:stage2|start               ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a3~portb_we_reg  ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 0.929      ; 1.261      ;
; 0.174  ; NextState:stage2|start               ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a8~portb_we_reg  ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 0.933      ; 1.258      ;
; 0.189  ; NextState:stage2|start               ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a6~portb_we_reg  ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 0.939      ; 1.249      ;
; 0.247  ; NextState:stage2|start               ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a2~portb_we_reg  ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 0.934      ; 1.186      ;
; 0.305  ; NextState:stage2|start               ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a7~portb_we_reg  ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 0.935      ; 1.129      ;
; 0.320  ; NextState:stage2|start               ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a5~portb_we_reg  ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 0.937      ; 1.116      ;
; 0.347  ; NextState:stage2|start               ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~portb_we_reg ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 0.926      ; 1.078      ;
; 0.353  ; NextState:stage2|start               ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a9~portb_we_reg  ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 0.931      ; 1.077      ;
; 0.366  ; NextState:stage2|start               ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~portb_we_reg ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 0.935      ; 1.068      ;
; 0.383  ; NextState:stage2|start               ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a14~portb_we_reg ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 0.937      ; 1.053      ;
; 0.383  ; NextState:stage2|start               ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a12~portb_we_reg ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 0.941      ; 1.057      ;
; 0.449  ; NextState:stage2|start               ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~portb_we_reg  ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 0.938      ; 0.988      ;
; 0.453  ; NextState:stage2|start               ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a1~portb_we_reg  ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 0.940      ; 0.986      ;
; 0.516  ; NextState:stage2|start               ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a13~portb_we_reg ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 0.939      ; 0.922      ;
; 0.809  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|x[7]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 1.382      ; 1.246      ;
; 0.831  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|x[0]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 1.382      ; 1.224      ;
; 0.831  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|x[1]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 1.382      ; 1.224      ;
; 0.831  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|x[5]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 1.382      ; 1.224      ;
; 0.831  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|x[6]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 1.382      ; 1.224      ;
; 0.912  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|x[2]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 1.367      ; 1.128      ;
; 0.912  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|x[3]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 1.367      ; 1.128      ;
; 0.912  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|x[4]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 1.367      ; 1.128      ;
; 0.957  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|addressBackground[2]                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 1.655      ; 1.371      ;
; 1.003  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|addressBackground[8]                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 1.653      ; 1.323      ;
; 1.007  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|addressBackground[3]                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 1.653      ; 1.319      ;
; 1.037  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|addressBackground[13]                                                                                ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 1.657      ; 1.293      ;
; 1.052  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|addressBackground[9]                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 1.653      ; 1.274      ;
; 1.055  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|addressBackground[1]                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 1.653      ; 1.271      ;
; 1.056  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|addressBackground[7]                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 1.653      ; 1.270      ;
; 1.058  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|addressBackground[5]                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 1.653      ; 1.268      ;
; 1.062  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|addressBackground[10]                                                                                ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 1.653      ; 1.264      ;
; 1.075  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|addressBackground[4]                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 1.655      ; 1.253      ;
; 1.094  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|addressBackground[14]                                                                                ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 1.655      ; 1.234      ;
; 1.099  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|addressBackground[6]                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 1.655      ; 1.229      ;
; 1.121  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|addressBackground[0]                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 1.655      ; 1.207      ;
; 1.134  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|addressBackground[12]                                                                                ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 1.657      ; 1.196      ;
; 1.135  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|addressBackground[11]                                                                                ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 1.657      ; 1.195      ;
; 1.159  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|y[0]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 1.397      ; 0.911      ;
; 1.159  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|y[1]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 1.397      ; 0.911      ;
; 1.159  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|y[2]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 1.397      ; 0.911      ;
; 1.159  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|y[3]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 1.397      ; 0.911      ;
; 1.159  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|y[4]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 1.397      ; 0.911      ;
; 1.159  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|y[5]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 1.397      ; 0.911      ;
; 1.159  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|y[6]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 1.397      ; 0.911      ;
; 1.254  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|address[0]                                                                                           ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 1.661      ; 1.080      ;
; 1.254  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|address[1]                                                                                           ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 1.661      ; 1.080      ;
; 1.254  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|address[2]                                                                                           ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 1.661      ; 1.080      ;
; 1.254  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|address[3]                                                                                           ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 1.661      ; 1.080      ;
; 1.254  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|address[4]                                                                                           ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 1.661      ; 1.080      ;
; 1.254  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|address[5]                                                                                           ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 1.661      ; 1.080      ;
; 1.254  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|address[6]                                                                                           ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 1.661      ; 1.080      ;
; 1.254  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|address[7]                                                                                           ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 1.661      ; 1.080      ;
; 1.254  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|address[8]                                                                                           ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 1.661      ; 1.080      ;
; 1.254  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|address[9]                                                                                           ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 1.661      ; 1.080      ;
; 1.309  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|x[7]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 1.000        ; 1.382      ; 1.246      ;
; 1.331  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|x[0]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 1.000        ; 1.382      ; 1.224      ;
; 1.331  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|x[1]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 1.000        ; 1.382      ; 1.224      ;
; 1.331  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|x[5]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 1.000        ; 1.382      ; 1.224      ;
; 1.331  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|x[6]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 1.000        ; 1.382      ; 1.224      ;
; 1.412  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|x[2]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 1.000        ; 1.367      ; 1.128      ;
; 1.412  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|x[3]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 1.000        ; 1.367      ; 1.128      ;
; 1.412  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|x[4]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 1.000        ; 1.367      ; 1.128      ;
; 1.457  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|addressBackground[2]                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 1.000        ; 1.655      ; 1.371      ;
; 1.503  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|addressBackground[8]                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 1.000        ; 1.653      ; 1.323      ;
; 1.507  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|addressBackground[3]                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 1.000        ; 1.653      ; 1.319      ;
; 1.537  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|addressBackground[13]                                                                                ; flipflop:stage3|y[0] ; CLOCK_50    ; 1.000        ; 1.657      ; 1.293      ;
; 1.552  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|addressBackground[9]                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 1.000        ; 1.653      ; 1.274      ;
; 1.555  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|addressBackground[1]                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 1.000        ; 1.653      ; 1.271      ;
; 1.556  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|addressBackground[7]                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 1.000        ; 1.653      ; 1.270      ;
; 1.558  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|addressBackground[5]                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 1.000        ; 1.653      ; 1.268      ;
; 1.562  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|addressBackground[10]                                                                                ; flipflop:stage3|y[0] ; CLOCK_50    ; 1.000        ; 1.653      ; 1.264      ;
; 1.575  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|addressBackground[4]                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 1.000        ; 1.655      ; 1.253      ;
; 1.594  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|addressBackground[14]                                                                                ; flipflop:stage3|y[0] ; CLOCK_50    ; 1.000        ; 1.655      ; 1.234      ;
; 1.599  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|addressBackground[6]                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 1.000        ; 1.655      ; 1.229      ;
; 1.621  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|addressBackground[0]                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 1.000        ; 1.655      ; 1.207      ;
; 1.634  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|addressBackground[12]                                                                                ; flipflop:stage3|y[0] ; CLOCK_50    ; 1.000        ; 1.657      ; 1.196      ;
; 1.635  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|addressBackground[11]                                                                                ; flipflop:stage3|y[0] ; CLOCK_50    ; 1.000        ; 1.657      ; 1.195      ;
; 1.659  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|y[0]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 1.000        ; 1.397      ; 0.911      ;
; 1.659  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|y[1]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 1.000        ; 1.397      ; 0.911      ;
; 1.659  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|y[2]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 1.000        ; 1.397      ; 0.911      ;
; 1.659  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|y[3]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 1.000        ; 1.397      ; 0.911      ;
; 1.659  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|y[4]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 1.000        ; 1.397      ; 0.911      ;
; 1.659  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|y[5]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 1.000        ; 1.397      ; 0.911      ;
; 1.659  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|y[6]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 1.000        ; 1.397      ; 0.911      ;
; 1.754  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|address[0]                                                                                           ; flipflop:stage3|y[0] ; CLOCK_50    ; 1.000        ; 1.661      ; 1.080      ;
; 1.754  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|address[1]                                                                                           ; flipflop:stage3|y[0] ; CLOCK_50    ; 1.000        ; 1.661      ; 1.080      ;
; 1.754  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|address[2]                                                                                           ; flipflop:stage3|y[0] ; CLOCK_50    ; 1.000        ; 1.661      ; 1.080      ;
; 1.754  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|address[3]                                                                                           ; flipflop:stage3|y[0] ; CLOCK_50    ; 1.000        ; 1.661      ; 1.080      ;
; 1.754  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|address[4]                                                                                           ; flipflop:stage3|y[0] ; CLOCK_50    ; 1.000        ; 1.661      ; 1.080      ;
; 1.754  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|address[5]                                                                                           ; flipflop:stage3|y[0] ; CLOCK_50    ; 1.000        ; 1.661      ; 1.080      ;
; 1.754  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|address[6]                                                                                           ; flipflop:stage3|y[0] ; CLOCK_50    ; 1.000        ; 1.661      ; 1.080      ;
; 1.754  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|address[7]                                                                                           ; flipflop:stage3|y[0] ; CLOCK_50    ; 1.000        ; 1.661      ; 1.080      ;
; 1.754  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|address[8]                                                                                           ; flipflop:stage3|y[0] ; CLOCK_50    ; 1.000        ; 1.661      ; 1.080      ;
; 1.754  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|address[9]                                                                                           ; flipflop:stage3|y[0] ; CLOCK_50    ; 1.000        ; 1.661      ; 1.080      ;
; 15.086 ; moveInstances:stage5|currentCYCLE[4] ; moveInstances:stage5|inputX[7]                                                                                               ; CLOCK_50             ; CLOCK_50    ; 20.000       ; -0.282     ; 4.664      ;
; 15.095 ; moveInstances:stage5|currentCYCLE[2] ; moveInstances:stage5|inputX[7]                                                                                               ; CLOCK_50             ; CLOCK_50    ; 20.000       ; -0.283     ; 4.654      ;
; 15.132 ; moveInstances:stage5|currentCYCLE[3] ; moveInstances:stage5|inputX[7]                                                                                               ; CLOCK_50             ; CLOCK_50    ; 20.000       ; -0.283     ; 4.617      ;
+--------+--------------------------------------+------------------------------------------------------------------------------------------------------------------------------+----------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'VGA|mypll|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                     ;
+--------+-------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                             ; To Node                                                                                                                             ; Launch Clock                          ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; 36.907 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a14~porta_address_reg0  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.073      ; 3.165      ;
; 36.907 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a14~porta_address_reg1  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.073      ; 3.165      ;
; 36.907 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a14~porta_address_reg2  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.073      ; 3.165      ;
; 36.907 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a14~porta_address_reg3  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.073      ; 3.165      ;
; 36.907 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a14~porta_address_reg4  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.073      ; 3.165      ;
; 36.907 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a14~porta_address_reg5  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.073      ; 3.165      ;
; 36.907 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a14~porta_address_reg6  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.073      ; 3.165      ;
; 36.907 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a14~porta_address_reg7  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.073      ; 3.165      ;
; 36.907 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a14~porta_address_reg8  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.073      ; 3.165      ;
; 36.907 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a14~porta_address_reg9  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.073      ; 3.165      ;
; 36.907 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a14~porta_address_reg10 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.073      ; 3.165      ;
; 36.907 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a14~porta_address_reg11 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.073      ; 3.165      ;
; 36.918 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a13~porta_address_reg0  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.075      ; 3.156      ;
; 36.918 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a13~porta_address_reg1  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.075      ; 3.156      ;
; 36.918 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a13~porta_address_reg2  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.075      ; 3.156      ;
; 36.918 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a13~porta_address_reg3  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.075      ; 3.156      ;
; 36.918 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a13~porta_address_reg4  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.075      ; 3.156      ;
; 36.918 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a13~porta_address_reg5  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.075      ; 3.156      ;
; 36.918 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a13~porta_address_reg6  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.075      ; 3.156      ;
; 36.918 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a13~porta_address_reg7  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.075      ; 3.156      ;
; 36.918 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a13~porta_address_reg8  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.075      ; 3.156      ;
; 36.918 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a13~porta_address_reg9  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.075      ; 3.156      ;
; 36.918 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a13~porta_address_reg10 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.075      ; 3.156      ;
; 36.918 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a13~porta_address_reg11 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.075      ; 3.156      ;
; 36.928 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a12~porta_address_reg0  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.077      ; 3.148      ;
; 36.928 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a12~porta_address_reg1  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.077      ; 3.148      ;
; 36.928 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a12~porta_address_reg2  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.077      ; 3.148      ;
; 36.928 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a12~porta_address_reg3  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.077      ; 3.148      ;
; 36.928 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a12~porta_address_reg4  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.077      ; 3.148      ;
; 36.928 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a12~porta_address_reg5  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.077      ; 3.148      ;
; 36.928 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a12~porta_address_reg6  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.077      ; 3.148      ;
; 36.928 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a12~porta_address_reg7  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.077      ; 3.148      ;
; 36.928 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a12~porta_address_reg8  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.077      ; 3.148      ;
; 36.928 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a12~porta_address_reg9  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.077      ; 3.148      ;
; 36.928 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a12~porta_address_reg10 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.077      ; 3.148      ;
; 36.928 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a12~porta_address_reg11 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.077      ; 3.148      ;
; 36.930 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a14~porta_address_reg0  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.073      ; 3.142      ;
; 36.930 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a14~porta_address_reg1  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.073      ; 3.142      ;
; 36.930 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a14~porta_address_reg2  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.073      ; 3.142      ;
; 36.930 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a14~porta_address_reg3  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.073      ; 3.142      ;
; 36.930 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a14~porta_address_reg4  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.073      ; 3.142      ;
; 36.930 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a14~porta_address_reg5  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.073      ; 3.142      ;
; 36.930 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a14~porta_address_reg6  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.073      ; 3.142      ;
; 36.930 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a14~porta_address_reg7  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.073      ; 3.142      ;
; 36.930 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a14~porta_address_reg8  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.073      ; 3.142      ;
; 36.930 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a14~porta_address_reg9  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.073      ; 3.142      ;
; 36.930 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a14~porta_address_reg10 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.073      ; 3.142      ;
; 36.930 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a14~porta_address_reg11 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.073      ; 3.142      ;
; 36.932 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~porta_address_reg0   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.074      ; 3.141      ;
; 36.932 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~porta_address_reg1   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.074      ; 3.141      ;
; 36.932 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~porta_address_reg2   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.074      ; 3.141      ;
; 36.932 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~porta_address_reg3   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.074      ; 3.141      ;
; 36.932 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~porta_address_reg4   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.074      ; 3.141      ;
; 36.932 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~porta_address_reg5   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.074      ; 3.141      ;
; 36.932 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~porta_address_reg6   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.074      ; 3.141      ;
; 36.932 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~porta_address_reg7   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.074      ; 3.141      ;
; 36.932 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~porta_address_reg8   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.074      ; 3.141      ;
; 36.932 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~porta_address_reg9   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.074      ; 3.141      ;
; 36.932 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~porta_address_reg10  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.074      ; 3.141      ;
; 36.932 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~porta_address_reg11  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.074      ; 3.141      ;
; 36.941 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a13~porta_address_reg0  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.075      ; 3.133      ;
; 36.941 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a13~porta_address_reg1  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.075      ; 3.133      ;
; 36.941 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a13~porta_address_reg2  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.075      ; 3.133      ;
; 36.941 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a13~porta_address_reg3  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.075      ; 3.133      ;
; 36.941 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a13~porta_address_reg4  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.075      ; 3.133      ;
; 36.941 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a13~porta_address_reg5  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.075      ; 3.133      ;
; 36.941 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a13~porta_address_reg6  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.075      ; 3.133      ;
; 36.941 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a13~porta_address_reg7  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.075      ; 3.133      ;
; 36.941 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a13~porta_address_reg8  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.075      ; 3.133      ;
; 36.941 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a13~porta_address_reg9  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.075      ; 3.133      ;
; 36.941 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a13~porta_address_reg10 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.075      ; 3.133      ;
; 36.941 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a13~porta_address_reg11 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.075      ; 3.133      ;
; 36.951 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a12~porta_address_reg0  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.077      ; 3.125      ;
; 36.951 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a12~porta_address_reg1  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.077      ; 3.125      ;
; 36.951 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a12~porta_address_reg2  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.077      ; 3.125      ;
; 36.951 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a12~porta_address_reg3  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.077      ; 3.125      ;
; 36.951 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a12~porta_address_reg4  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.077      ; 3.125      ;
; 36.951 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a12~porta_address_reg5  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.077      ; 3.125      ;
; 36.951 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a12~porta_address_reg6  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.077      ; 3.125      ;
; 36.951 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a12~porta_address_reg7  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.077      ; 3.125      ;
; 36.951 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a12~porta_address_reg8  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.077      ; 3.125      ;
; 36.951 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a12~porta_address_reg9  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.077      ; 3.125      ;
; 36.951 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a12~porta_address_reg10 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.077      ; 3.125      ;
; 36.951 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a12~porta_address_reg11 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.077      ; 3.125      ;
; 36.955 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~porta_address_reg0   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.074      ; 3.118      ;
; 36.955 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~porta_address_reg1   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.074      ; 3.118      ;
; 36.955 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~porta_address_reg2   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.074      ; 3.118      ;
; 36.955 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~porta_address_reg3   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.074      ; 3.118      ;
; 36.955 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~porta_address_reg4   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.074      ; 3.118      ;
; 36.955 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~porta_address_reg5   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.074      ; 3.118      ;
; 36.955 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~porta_address_reg6   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.074      ; 3.118      ;
; 36.955 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~porta_address_reg7   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.074      ; 3.118      ;
; 36.955 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~porta_address_reg8   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.074      ; 3.118      ;
; 36.955 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~porta_address_reg9   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.074      ; 3.118      ;
; 36.955 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~porta_address_reg10  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.074      ; 3.118      ;
; 36.955 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~porta_address_reg11  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.074      ; 3.118      ;
; 36.973 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a14~porta_address_reg0  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.073      ; 3.099      ;
; 36.973 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a14~porta_address_reg1  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.073      ; 3.099      ;
; 36.973 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a14~porta_address_reg2  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.073      ; 3.099      ;
; 36.973 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a14~porta_address_reg3  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.073      ; 3.099      ;
+--------+-------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'flipflop:stage3|y[0]'                                                                                                                 ;
+--------+--------------------------------+------------------------+----------------------+----------------------+--------------+------------+------------+
; Slack  ; From Node                      ; To Node                ; Launch Clock         ; Latch Clock          ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------+------------------------+----------------------+----------------------+--------------+------------+------------+
; -1.685 ; flipflop:stage3|y[0]           ; NextState:stage2|Y[0]  ; flipflop:stage3|y[0] ; flipflop:stage3|y[0] ; 0.000        ; 2.643      ; 1.099      ;
; -1.620 ; flipflop:stage3|y[0]           ; NextState:stage2|Y[1]  ; flipflop:stage3|y[0] ; flipflop:stage3|y[0] ; 0.000        ; 2.572      ; 1.093      ;
; -1.185 ; flipflop:stage3|y[0]           ; NextState:stage2|Y[0]  ; flipflop:stage3|y[0] ; flipflop:stage3|y[0] ; -0.500       ; 2.643      ; 1.099      ;
; -1.120 ; flipflop:stage3|y[0]           ; NextState:stage2|Y[1]  ; flipflop:stage3|y[0] ; flipflop:stage3|y[0] ; -0.500       ; 2.572      ; 1.093      ;
; -0.099 ; flipflop:stage3|y[1]           ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 1.261      ; 0.662      ;
; 0.239  ; changeCoordinate:stage4|x[7]   ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 1.190      ; 0.929      ;
; 0.239  ; changeCoordinate:stage4|x[7]   ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 1.261      ; 1.000      ;
; 0.366  ; flipflop:stage3|y[1]           ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 1.190      ; 1.056      ;
; 0.379  ; changeCoordinate:stage4|x[6]   ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 1.190      ; 1.069      ;
; 0.379  ; changeCoordinate:stage4|x[6]   ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 1.261      ; 1.140      ;
; 0.423  ; changeCoordinate:stage4|x[5]   ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 1.190      ; 1.113      ;
; 0.423  ; changeCoordinate:stage4|x[5]   ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 1.261      ; 1.184      ;
; 0.526  ; changeCoordinate:stage4|x[4]   ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 1.205      ; 1.231      ;
; 0.526  ; changeCoordinate:stage4|x[4]   ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 1.276      ; 1.302      ;
; 0.553  ; changeCoordinate:stage4|x[3]   ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 1.205      ; 1.258      ;
; 0.553  ; changeCoordinate:stage4|x[3]   ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 1.276      ; 1.329      ;
; 0.562  ; changeCoordinate:stage4|x[1]   ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 1.190      ; 1.252      ;
; 0.562  ; changeCoordinate:stage4|x[1]   ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 1.261      ; 1.323      ;
; 0.578  ; changeCoordinate:stage4|y[6]   ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 1.175      ; 1.253      ;
; 0.585  ; moveInstances:stage5|enable    ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 0.981      ; 1.066      ;
; 0.600  ; moveInstances:stage5|inputY[2] ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 1.175      ; 1.275      ;
; 0.639  ; changeCoordinate:stage4|y[6]   ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 1.246      ; 1.385      ;
; 0.657  ; changeCoordinate:stage4|y[5]   ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 1.175      ; 1.332      ;
; 0.666  ; moveInstances:stage5|inputY[2] ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 1.246      ; 1.412      ;
; 0.687  ; changeCoordinate:stage4|x[2]   ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 1.205      ; 1.392      ;
; 0.687  ; changeCoordinate:stage4|x[2]   ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 1.276      ; 1.463      ;
; 0.715  ; changeCoordinate:stage4|y[5]   ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 1.246      ; 1.461      ;
; 0.751  ; changeCoordinate:stage4|x[0]   ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 1.190      ; 1.441      ;
; 0.751  ; changeCoordinate:stage4|x[0]   ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 1.261      ; 1.512      ;
; 0.809  ; changeCoordinate:stage4|y[3]   ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 1.175      ; 1.484      ;
; 0.891  ; changeCoordinate:stage4|y[4]   ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 1.175      ; 1.566      ;
; 0.967  ; changeCoordinate:stage4|y[4]   ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 1.246      ; 1.713      ;
; 0.995  ; moveInstances:stage5|inputX[2] ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 1.198      ; 1.693      ;
; 0.995  ; moveInstances:stage5|inputX[2] ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 1.269      ; 1.764      ;
; 0.996  ; changeCoordinate:stage4|y[2]   ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 1.246      ; 1.742      ;
; 1.000  ; moveInstances:stage5|inputX[7] ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 1.198      ; 1.698      ;
; 1.000  ; moveInstances:stage5|inputX[7] ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 1.269      ; 1.769      ;
; 1.002  ; moveInstances:stage5|inputX[0] ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 1.185      ; 1.687      ;
; 1.002  ; moveInstances:stage5|inputX[0] ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 1.256      ; 1.758      ;
; 1.014  ; moveInstances:stage5|inputX[4] ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 1.198      ; 1.712      ;
; 1.014  ; moveInstances:stage5|inputX[4] ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 1.269      ; 1.783      ;
; 1.014  ; changeCoordinate:stage4|y[3]   ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 1.246      ; 1.760      ;
; 1.038  ; moveInstances:stage5|inputX[5] ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 1.198      ; 1.736      ;
; 1.038  ; moveInstances:stage5|inputX[5] ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 1.269      ; 1.807      ;
; 1.061  ; changeCoordinate:stage4|y[2]   ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 1.175      ; 1.736      ;
; 1.062  ; moveInstances:stage5|inputX[3] ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 1.198      ; 1.760      ;
; 1.062  ; moveInstances:stage5|inputX[3] ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 1.269      ; 1.831      ;
; 1.102  ; moveInstances:stage5|inputX[6] ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 1.198      ; 1.800      ;
; 1.102  ; moveInstances:stage5|inputX[6] ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 1.269      ; 1.871      ;
; 1.120  ; moveInstances:stage5|inputX[1] ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 1.198      ; 1.818      ;
; 1.120  ; moveInstances:stage5|inputX[1] ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 1.269      ; 1.889      ;
; 1.195  ; changeCoordinate:stage4|y[0]   ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 1.175      ; 1.870      ;
; 1.218  ; changeCoordinate:stage4|y[1]   ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 1.175      ; 1.893      ;
; 1.768  ; moveInstances:stage5|enable    ; NextState:stage2|start ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; -0.866     ; 0.402      ;
+--------+--------------------------------+------------------------+----------------------+----------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                               ;
+--------+-----------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+----------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                     ; To Node                                                                                                                            ; Launch Clock         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+----------------------+-------------+--------------+------------+------------+
; -1.113 ; flipflop:stage3|y[0]                          ; changeCoordinate:stage4|addressBackground[13]                                                                                      ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.000        ; 1.657      ; 0.837      ;
; -1.074 ; flipflop:stage3|y[0]                          ; changeCoordinate:stage4|addressBackground[11]                                                                                      ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.000        ; 1.657      ; 0.876      ;
; -1.074 ; flipflop:stage3|y[0]                          ; changeCoordinate:stage4|addressBackground[12]                                                                                      ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.000        ; 1.657      ; 0.876      ;
; -1.047 ; flipflop:stage3|y[0]                          ; changeCoordinate:stage4|addressBackground[14]                                                                                      ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.000        ; 1.655      ; 0.901      ;
; -1.047 ; flipflop:stage3|y[0]                          ; changeCoordinate:stage4|addressBackground[0]                                                                                       ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.000        ; 1.655      ; 0.901      ;
; -1.047 ; flipflop:stage3|y[0]                          ; changeCoordinate:stage4|addressBackground[2]                                                                                       ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.000        ; 1.655      ; 0.901      ;
; -1.047 ; flipflop:stage3|y[0]                          ; changeCoordinate:stage4|addressBackground[4]                                                                                       ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.000        ; 1.655      ; 0.901      ;
; -1.047 ; flipflop:stage3|y[0]                          ; changeCoordinate:stage4|addressBackground[6]                                                                                       ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.000        ; 1.655      ; 0.901      ;
; -0.945 ; flipflop:stage3|y[0]                          ; changeCoordinate:stage4|x[3]                                                                                                       ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.000        ; 1.367      ; 0.715      ;
; -0.945 ; flipflop:stage3|y[0]                          ; changeCoordinate:stage4|x[4]                                                                                                       ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.000        ; 1.367      ; 0.715      ;
; -0.877 ; flipflop:stage3|y[0]                          ; changeCoordinate:stage4|addressBackground[5]                                                                                       ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.000        ; 1.653      ; 1.069      ;
; -0.877 ; flipflop:stage3|y[0]                          ; changeCoordinate:stage4|addressBackground[7]                                                                                       ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.000        ; 1.653      ; 1.069      ;
; -0.874 ; flipflop:stage3|y[0]                          ; changeCoordinate:stage4|address[0]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.000        ; 1.661      ; 1.080      ;
; -0.874 ; flipflop:stage3|y[0]                          ; changeCoordinate:stage4|address[1]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.000        ; 1.661      ; 1.080      ;
; -0.874 ; flipflop:stage3|y[0]                          ; changeCoordinate:stage4|address[2]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.000        ; 1.661      ; 1.080      ;
; -0.874 ; flipflop:stage3|y[0]                          ; changeCoordinate:stage4|address[3]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.000        ; 1.661      ; 1.080      ;
; -0.874 ; flipflop:stage3|y[0]                          ; changeCoordinate:stage4|address[4]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.000        ; 1.661      ; 1.080      ;
; -0.874 ; flipflop:stage3|y[0]                          ; changeCoordinate:stage4|address[5]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.000        ; 1.661      ; 1.080      ;
; -0.874 ; flipflop:stage3|y[0]                          ; changeCoordinate:stage4|address[6]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.000        ; 1.661      ; 1.080      ;
; -0.874 ; flipflop:stage3|y[0]                          ; changeCoordinate:stage4|address[7]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.000        ; 1.661      ; 1.080      ;
; -0.874 ; flipflop:stage3|y[0]                          ; changeCoordinate:stage4|address[8]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.000        ; 1.661      ; 1.080      ;
; -0.874 ; flipflop:stage3|y[0]                          ; changeCoordinate:stage4|address[9]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.000        ; 1.661      ; 1.080      ;
; -0.873 ; flipflop:stage3|y[0]                          ; changeCoordinate:stage4|addressBackground[1]                                                                                       ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.000        ; 1.653      ; 1.073      ;
; -0.873 ; flipflop:stage3|y[0]                          ; changeCoordinate:stage4|addressBackground[3]                                                                                       ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.000        ; 1.653      ; 1.073      ;
; -0.867 ; flipflop:stage3|y[0]                          ; changeCoordinate:stage4|x[2]                                                                                                       ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.000        ; 1.367      ; 0.793      ;
; -0.858 ; flipflop:stage3|y[0]                          ; changeCoordinate:stage4|addressBackground[8]                                                                                       ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.000        ; 1.653      ; 1.088      ;
; -0.858 ; flipflop:stage3|y[0]                          ; changeCoordinate:stage4|addressBackground[9]                                                                                       ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.000        ; 1.653      ; 1.088      ;
; -0.858 ; flipflop:stage3|y[0]                          ; changeCoordinate:stage4|addressBackground[10]                                                                                      ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.000        ; 1.653      ; 1.088      ;
; -0.779 ; flipflop:stage3|y[0]                          ; changeCoordinate:stage4|y[0]                                                                                                       ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.000        ; 1.397      ; 0.911      ;
; -0.779 ; flipflop:stage3|y[0]                          ; changeCoordinate:stage4|y[1]                                                                                                       ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.000        ; 1.397      ; 0.911      ;
; -0.779 ; flipflop:stage3|y[0]                          ; changeCoordinate:stage4|y[2]                                                                                                       ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.000        ; 1.397      ; 0.911      ;
; -0.779 ; flipflop:stage3|y[0]                          ; changeCoordinate:stage4|y[3]                                                                                                       ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.000        ; 1.397      ; 0.911      ;
; -0.779 ; flipflop:stage3|y[0]                          ; changeCoordinate:stage4|y[4]                                                                                                       ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.000        ; 1.397      ; 0.911      ;
; -0.779 ; flipflop:stage3|y[0]                          ; changeCoordinate:stage4|y[5]                                                                                                       ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.000        ; 1.397      ; 0.911      ;
; -0.779 ; flipflop:stage3|y[0]                          ; changeCoordinate:stage4|y[6]                                                                                                       ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.000        ; 1.397      ; 0.911      ;
; -0.620 ; flipflop:stage3|y[0]                          ; changeCoordinate:stage4|x[0]                                                                                                       ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.000        ; 1.382      ; 1.055      ;
; -0.620 ; flipflop:stage3|y[0]                          ; changeCoordinate:stage4|x[1]                                                                                                       ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.000        ; 1.382      ; 1.055      ;
; -0.613 ; flipflop:stage3|y[0]                          ; changeCoordinate:stage4|addressBackground[13]                                                                                      ; flipflop:stage3|y[0] ; CLOCK_50    ; -0.500       ; 1.657      ; 0.837      ;
; -0.574 ; flipflop:stage3|y[0]                          ; changeCoordinate:stage4|addressBackground[11]                                                                                      ; flipflop:stage3|y[0] ; CLOCK_50    ; -0.500       ; 1.657      ; 0.876      ;
; -0.574 ; flipflop:stage3|y[0]                          ; changeCoordinate:stage4|addressBackground[12]                                                                                      ; flipflop:stage3|y[0] ; CLOCK_50    ; -0.500       ; 1.657      ; 0.876      ;
; -0.547 ; flipflop:stage3|y[0]                          ; changeCoordinate:stage4|addressBackground[14]                                                                                      ; flipflop:stage3|y[0] ; CLOCK_50    ; -0.500       ; 1.655      ; 0.901      ;
; -0.547 ; flipflop:stage3|y[0]                          ; changeCoordinate:stage4|addressBackground[0]                                                                                       ; flipflop:stage3|y[0] ; CLOCK_50    ; -0.500       ; 1.655      ; 0.901      ;
; -0.547 ; flipflop:stage3|y[0]                          ; changeCoordinate:stage4|addressBackground[2]                                                                                       ; flipflop:stage3|y[0] ; CLOCK_50    ; -0.500       ; 1.655      ; 0.901      ;
; -0.547 ; flipflop:stage3|y[0]                          ; changeCoordinate:stage4|addressBackground[4]                                                                                       ; flipflop:stage3|y[0] ; CLOCK_50    ; -0.500       ; 1.655      ; 0.901      ;
; -0.547 ; flipflop:stage3|y[0]                          ; changeCoordinate:stage4|addressBackground[6]                                                                                       ; flipflop:stage3|y[0] ; CLOCK_50    ; -0.500       ; 1.655      ; 0.901      ;
; -0.534 ; flipflop:stage3|y[0]                          ; changeCoordinate:stage4|x[5]                                                                                                       ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.000        ; 1.382      ; 1.141      ;
; -0.523 ; flipflop:stage3|y[0]                          ; changeCoordinate:stage4|x[6]                                                                                                       ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.000        ; 1.382      ; 1.152      ;
; -0.451 ; flipflop:stage3|y[0]                          ; changeCoordinate:stage4|x[7]                                                                                                       ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.000        ; 1.382      ; 1.224      ;
; -0.445 ; flipflop:stage3|y[0]                          ; changeCoordinate:stage4|x[3]                                                                                                       ; flipflop:stage3|y[0] ; CLOCK_50    ; -0.500       ; 1.367      ; 0.715      ;
; -0.445 ; flipflop:stage3|y[0]                          ; changeCoordinate:stage4|x[4]                                                                                                       ; flipflop:stage3|y[0] ; CLOCK_50    ; -0.500       ; 1.367      ; 0.715      ;
; -0.377 ; flipflop:stage3|y[0]                          ; changeCoordinate:stage4|addressBackground[5]                                                                                       ; flipflop:stage3|y[0] ; CLOCK_50    ; -0.500       ; 1.653      ; 1.069      ;
; -0.377 ; flipflop:stage3|y[0]                          ; changeCoordinate:stage4|addressBackground[7]                                                                                       ; flipflop:stage3|y[0] ; CLOCK_50    ; -0.500       ; 1.653      ; 1.069      ;
; -0.374 ; flipflop:stage3|y[0]                          ; changeCoordinate:stage4|address[0]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; -0.500       ; 1.661      ; 1.080      ;
; -0.374 ; flipflop:stage3|y[0]                          ; changeCoordinate:stage4|address[1]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; -0.500       ; 1.661      ; 1.080      ;
; -0.374 ; flipflop:stage3|y[0]                          ; changeCoordinate:stage4|address[2]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; -0.500       ; 1.661      ; 1.080      ;
; -0.374 ; flipflop:stage3|y[0]                          ; changeCoordinate:stage4|address[3]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; -0.500       ; 1.661      ; 1.080      ;
; -0.374 ; flipflop:stage3|y[0]                          ; changeCoordinate:stage4|address[4]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; -0.500       ; 1.661      ; 1.080      ;
; -0.374 ; flipflop:stage3|y[0]                          ; changeCoordinate:stage4|address[5]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; -0.500       ; 1.661      ; 1.080      ;
; -0.374 ; flipflop:stage3|y[0]                          ; changeCoordinate:stage4|address[6]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; -0.500       ; 1.661      ; 1.080      ;
; -0.374 ; flipflop:stage3|y[0]                          ; changeCoordinate:stage4|address[7]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; -0.500       ; 1.661      ; 1.080      ;
; -0.374 ; flipflop:stage3|y[0]                          ; changeCoordinate:stage4|address[8]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; -0.500       ; 1.661      ; 1.080      ;
; -0.374 ; flipflop:stage3|y[0]                          ; changeCoordinate:stage4|address[9]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; -0.500       ; 1.661      ; 1.080      ;
; -0.373 ; flipflop:stage3|y[0]                          ; changeCoordinate:stage4|addressBackground[1]                                                                                       ; flipflop:stage3|y[0] ; CLOCK_50    ; -0.500       ; 1.653      ; 1.073      ;
; -0.373 ; flipflop:stage3|y[0]                          ; changeCoordinate:stage4|addressBackground[3]                                                                                       ; flipflop:stage3|y[0] ; CLOCK_50    ; -0.500       ; 1.653      ; 1.073      ;
; -0.367 ; flipflop:stage3|y[0]                          ; changeCoordinate:stage4|x[2]                                                                                                       ; flipflop:stage3|y[0] ; CLOCK_50    ; -0.500       ; 1.367      ; 0.793      ;
; -0.358 ; flipflop:stage3|y[0]                          ; changeCoordinate:stage4|addressBackground[8]                                                                                       ; flipflop:stage3|y[0] ; CLOCK_50    ; -0.500       ; 1.653      ; 1.088      ;
; -0.358 ; flipflop:stage3|y[0]                          ; changeCoordinate:stage4|addressBackground[9]                                                                                       ; flipflop:stage3|y[0] ; CLOCK_50    ; -0.500       ; 1.653      ; 1.088      ;
; -0.358 ; flipflop:stage3|y[0]                          ; changeCoordinate:stage4|addressBackground[10]                                                                                      ; flipflop:stage3|y[0] ; CLOCK_50    ; -0.500       ; 1.653      ; 1.088      ;
; -0.279 ; flipflop:stage3|y[0]                          ; changeCoordinate:stage4|y[0]                                                                                                       ; flipflop:stage3|y[0] ; CLOCK_50    ; -0.500       ; 1.397      ; 0.911      ;
; -0.279 ; flipflop:stage3|y[0]                          ; changeCoordinate:stage4|y[1]                                                                                                       ; flipflop:stage3|y[0] ; CLOCK_50    ; -0.500       ; 1.397      ; 0.911      ;
; -0.279 ; flipflop:stage3|y[0]                          ; changeCoordinate:stage4|y[2]                                                                                                       ; flipflop:stage3|y[0] ; CLOCK_50    ; -0.500       ; 1.397      ; 0.911      ;
; -0.279 ; flipflop:stage3|y[0]                          ; changeCoordinate:stage4|y[3]                                                                                                       ; flipflop:stage3|y[0] ; CLOCK_50    ; -0.500       ; 1.397      ; 0.911      ;
; -0.279 ; flipflop:stage3|y[0]                          ; changeCoordinate:stage4|y[4]                                                                                                       ; flipflop:stage3|y[0] ; CLOCK_50    ; -0.500       ; 1.397      ; 0.911      ;
; -0.279 ; flipflop:stage3|y[0]                          ; changeCoordinate:stage4|y[5]                                                                                                       ; flipflop:stage3|y[0] ; CLOCK_50    ; -0.500       ; 1.397      ; 0.911      ;
; -0.279 ; flipflop:stage3|y[0]                          ; changeCoordinate:stage4|y[6]                                                                                                       ; flipflop:stage3|y[0] ; CLOCK_50    ; -0.500       ; 1.397      ; 0.911      ;
; -0.120 ; flipflop:stage3|y[0]                          ; changeCoordinate:stage4|x[0]                                                                                                       ; flipflop:stage3|y[0] ; CLOCK_50    ; -0.500       ; 1.382      ; 1.055      ;
; -0.120 ; flipflop:stage3|y[0]                          ; changeCoordinate:stage4|x[1]                                                                                                       ; flipflop:stage3|y[0] ; CLOCK_50    ; -0.500       ; 1.382      ; 1.055      ;
; -0.034 ; flipflop:stage3|y[0]                          ; changeCoordinate:stage4|x[5]                                                                                                       ; flipflop:stage3|y[0] ; CLOCK_50    ; -0.500       ; 1.382      ; 1.141      ;
; -0.023 ; flipflop:stage3|y[0]                          ; changeCoordinate:stage4|x[6]                                                                                                       ; flipflop:stage3|y[0] ; CLOCK_50    ; -0.500       ; 1.382      ; 1.152      ;
; 0.049  ; flipflop:stage3|y[0]                          ; changeCoordinate:stage4|x[7]                                                                                                       ; flipflop:stage3|y[0] ; CLOCK_50    ; -0.500       ; 1.382      ; 1.224      ;
; 0.212  ; changeCoordinate:stage4|x[2]                  ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a12~portb_address_reg2 ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.370      ; 0.720      ;
; 0.214  ; changeCoordinate:stage4|x[3]                  ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a12~portb_address_reg3 ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.370      ; 0.722      ;
; 0.215  ; moveInstances:stage5|inputY[2]                ; moveInstances:stage5|inputY[2]                                                                                                     ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.223  ; changeCoordinate:stage4|x[2]                  ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a6~portb_address_reg2  ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.368      ; 0.729      ;
; 0.229  ; changeCoordinate:stage4|x[3]                  ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a6~portb_address_reg3  ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.368      ; 0.735      ;
; 0.238  ; changeCoordinate:stage4|address[9]            ; changeCoordinate:stage4|address[9]                                                                                                 ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.000      ; 0.390      ;
; 0.248  ; changeCoordinate:stage4|x[1]                  ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a5~portb_address_reg1  ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.351      ; 0.737      ;
; 0.269  ; changeCoordinate:stage4|addressBackground[12] ; BackgroundROM:BackgroundROM_inst|altsyncram:altsyncram_component|altsyncram_jd81:auto_generated|address_reg_a[0]                   ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.000      ; 0.421      ;
; 0.314  ; moveInstances:stage5|inputY[2]                ; changeCoordinate:stage4|y[3]                                                                                                       ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.000      ; 0.466      ;
; 0.319  ; changeCoordinate:stage4|addressBackground[13] ; BackgroundROM:BackgroundROM_inst|altsyncram:altsyncram_component|altsyncram_jd81:auto_generated|address_reg_a[1]                   ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.001      ; 0.472      ;
; 0.333  ; changeCoordinate:stage4|x[1]                  ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a13~portb_address_reg1 ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.353      ; 0.824      ;
; 0.337  ; changeCoordinate:stage4|x[2]                  ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a13~portb_address_reg2 ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.368      ; 0.843      ;
; 0.345  ; NextState:stage2|start                        ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a13~portb_we_reg       ; flipflop:stage3|y[0] ; CLOCK_50    ; -0.500       ; 0.939      ; 0.922      ;
; 0.353  ; changeCoordinate:stage4|x[3]                  ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a13~portb_address_reg3 ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.368      ; 0.859      ;
; 0.356  ; moveInstances:stage5|main_clock:C0|Q[24]      ; moveInstances:stage5|main_clock:C0|Q[24]                                                                                           ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.000      ; 0.508      ;
; 0.358  ; changeCoordinate:stage4|address[0]            ; changeCoordinate:stage4|address[0]                                                                                                 ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.000      ; 0.510      ;
; 0.358  ; changeCoordinate:stage4|address[3]            ; changeCoordinate:stage4|address[3]                                                                                                 ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.000      ; 0.510      ;
; 0.358  ; changeCoordinate:stage4|address[5]            ; changeCoordinate:stage4|address[5]                                                                                                 ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.000      ; 0.510      ;
; 0.358  ; changeCoordinate:stage4|address[7]            ; changeCoordinate:stage4|address[7]                                                                                                 ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.000      ; 0.510      ;
; 0.358  ; moveInstances:stage5|main_clock:C0|Q[1]       ; moveInstances:stage5|main_clock:C0|Q[1]                                                                                            ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.000      ; 0.510      ;
+--------+-----------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+----------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'VGA|mypll|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                 ;
+-------+--------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                          ; To Node                                                                                                                            ; Launch Clock                          ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; 0.239 ; vga_adapter:VGA|vga_controller:controller|VGA_HS1                                                                  ; vga_adapter:VGA|vga_controller:controller|VGA_HS                                                                                   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.391      ;
; 0.314 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|address_reg_a[1] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|out_address_reg_a[1]             ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 0.468      ;
; 0.322 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|address_reg_a[0] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|out_address_reg_a[0]             ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 0.476      ;
; 0.326 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|address_reg_a[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|out_address_reg_a[2]             ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 0.480      ;
; 0.360 ; vga_adapter:VGA|vga_controller:controller|yCounter[6]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[6]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.512      ;
; 0.361 ; vga_adapter:VGA|vga_controller:controller|yCounter[4]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[4]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; vga_adapter:VGA|vga_controller:controller|yCounter[8]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[8]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; vga_adapter:VGA|vga_controller:controller|yCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[1]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.513      ;
; 0.362 ; vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.514      ;
; 0.365 ; vga_adapter:VGA|vga_controller:controller|xCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[1]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.517      ;
; 0.371 ; vga_adapter:VGA|vga_controller:controller|yCounter[5]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[5]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.523      ;
; 0.371 ; vga_adapter:VGA|vga_controller:controller|yCounter[7]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[7]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.523      ;
; 0.378 ; vga_adapter:VGA|vga_controller:controller|xCounter[0]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[0]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.530      ;
; 0.383 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.535      ;
; 0.385 ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.537      ;
; 0.387 ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.539      ;
; 0.387 ; vga_adapter:VGA|vga_controller:controller|yCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_VS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.002     ; 0.537      ;
; 0.403 ; vga_adapter:VGA|vga_controller:controller|VGA_VS1                                                                  ; vga_adapter:VGA|vga_controller:controller|VGA_VS                                                                                   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.015      ; 0.570      ;
; 0.408 ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a5~porta_address_reg3  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.077      ; 0.623      ;
; 0.420 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a7~porta_address_reg0  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.075      ; 0.633      ;
; 0.422 ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a5~porta_address_reg4  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.077      ; 0.637      ;
; 0.424 ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a5~porta_address_reg2  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.077      ; 0.639      ;
; 0.427 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a5~porta_address_reg0  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.077      ; 0.642      ;
; 0.429 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a5~porta_address_reg1  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.077      ; 0.644      ;
; 0.432 ; vga_adapter:VGA|vga_controller:controller|VGA_BLANK1                                                               ; vga_adapter:VGA|vga_controller:controller|VGA_BLANK                                                                                ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.013      ; 0.597      ;
; 0.433 ; vga_adapter:VGA|vga_controller:controller|xCounter[8]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_HS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.016      ; 0.601      ;
; 0.445 ; vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_HS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.016      ; 0.613      ;
; 0.461 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.613      ;
; 0.464 ; vga_adapter:VGA|vga_controller:controller|yCounter[0]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_VS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.002     ; 0.614      ;
; 0.472 ; vga_adapter:VGA|vga_controller:controller|yCounter[9]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_BLANK1                                                                               ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.002     ; 0.622      ;
; 0.479 ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_HS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.016      ; 0.647      ;
; 0.493 ; vga_adapter:VGA|vga_controller:controller|yCounter[9]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[9]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.645      ;
; 0.495 ; vga_adapter:VGA|vga_controller:controller|yCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[4]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.647      ;
; 0.498 ; vga_adapter:VGA|vga_controller:controller|yCounter[0]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[1]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.650      ;
; 0.498 ; vga_adapter:VGA|vga_controller:controller|yCounter[6]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[7]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.650      ;
; 0.506 ; vga_adapter:VGA|vga_controller:controller|yCounter[9]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_VS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.002     ; 0.656      ;
; 0.509 ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.661      ;
; 0.511 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[8]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.663      ;
; 0.511 ; vga_adapter:VGA|vga_controller:controller|yCounter[5]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[6]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.663      ;
; 0.511 ; vga_adapter:VGA|vga_controller:controller|yCounter[7]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[8]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.663      ;
; 0.512 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.664      ;
; 0.513 ; vga_adapter:VGA|vga_controller:controller|xCounter[9]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_BLANK1                                                                               ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.002     ; 0.663      ;
; 0.518 ; vga_adapter:VGA|vga_controller:controller|xCounter[0]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[1]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.670      ;
; 0.521 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[8]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.673      ;
; 0.522 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.674      ;
; 0.523 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.675      ;
; 0.527 ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.679      ;
; 0.533 ; vga_adapter:VGA|vga_controller:controller|yCounter[6]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[8]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.685      ;
; 0.540 ; vga_adapter:VGA|vga_controller:controller|yCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[4]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.692      ;
; 0.544 ; vga_adapter:VGA|vga_controller:controller|yCounter[4]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_VS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.002     ; 0.694      ;
; 0.544 ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.696      ;
; 0.546 ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_HS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.016      ; 0.714      ;
; 0.546 ; vga_adapter:VGA|vga_controller:controller|yCounter[5]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[7]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.698      ;
; 0.551 ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a6~porta_address_reg4  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 0.768      ;
; 0.554 ; vga_adapter:VGA|vga_controller:controller|yCounter[4]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[5]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.706      ;
; 0.555 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a6~porta_address_reg1  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 0.772      ;
; 0.557 ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a6~porta_address_reg2  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 0.774      ;
; 0.558 ; vga_adapter:VGA|vga_controller:controller|xCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.710      ;
; 0.558 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.710      ;
; 0.560 ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a2~porta_address_reg4  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.074      ; 0.772      ;
; 0.560 ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.712      ;
; 0.561 ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a8~porta_address_reg3  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 0.772      ;
; 0.564 ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a7~porta_address_reg4  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.075      ; 0.777      ;
; 0.568 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a6~porta_address_reg0  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 0.785      ;
; 0.569 ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a3~porta_address_reg3  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.069      ; 0.776      ;
; 0.569 ; vga_adapter:VGA|vga_controller:controller|yCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[4]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.721      ;
; 0.574 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a8~porta_address_reg0  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 0.785      ;
; 0.574 ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a4~porta_address_reg3  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.064      ; 0.776      ;
; 0.575 ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a2~porta_address_reg2  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.074      ; 0.787      ;
; 0.576 ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a8~porta_address_reg2  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 0.787      ;
; 0.576 ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a8~porta_address_reg4  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 0.787      ;
; 0.581 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a2~porta_address_reg0  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.074      ; 0.793      ;
; 0.581 ; vga_adapter:VGA|vga_controller:controller|yCounter[5]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[8]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.733      ;
; 0.584 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a2~porta_address_reg1  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.074      ; 0.796      ;
; 0.588 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a8~porta_address_reg1  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 0.799      ;
; 0.589 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a3~porta_address_reg0  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.069      ; 0.796      ;
; 0.589 ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a3~porta_address_reg2  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.069      ; 0.796      ;
; 0.589 ; vga_adapter:VGA|vga_controller:controller|yCounter[4]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[6]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.741      ;
; 0.589 ; vga_adapter:VGA|vga_controller:controller|yCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[5]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.741      ;
; 0.593 ; vga_adapter:VGA|vga_controller:controller|xCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.745      ;
; 0.594 ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a4~porta_address_reg2  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.064      ; 0.796      ;
; 0.595 ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a3~porta_address_reg4  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.069      ; 0.802      ;
; 0.595 ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.747      ;
; 0.599 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.751      ;
; 0.603 ; vga_adapter:VGA|vga_controller:controller|yCounter[0]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[4]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.755      ;
; 0.608 ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a13~porta_address_reg2 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 0.825      ;
; 0.610 ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a13~porta_address_reg4 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 0.827      ;
; 0.612 ; vga_adapter:VGA|vga_controller:controller|xCounter[0]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.764      ;
; 0.623 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a13~porta_address_reg0 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 0.840      ;
; 0.624 ; vga_adapter:VGA|vga_controller:controller|yCounter[4]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[7]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.776      ;
; 0.624 ; vga_adapter:VGA|vga_controller:controller|yCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[6]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.776      ;
; 0.626 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a13~porta_address_reg1 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 0.843      ;
; 0.626 ; vga_adapter:VGA|vga_controller:controller|yCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_VS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.002     ; 0.776      ;
; 0.628 ; vga_adapter:VGA|vga_controller:controller|xCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.780      ;
; 0.628 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.780      ;
; 0.631 ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_HS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.016      ; 0.799      ;
; 0.634 ; vga_adapter:VGA|vga_controller:controller|yCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[5]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.786      ;
; 0.635 ; vga_adapter:VGA|vga_controller:controller|yCounter[6]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_BLANK1                                                                               ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.002     ; 0.785      ;
; 0.638 ; vga_adapter:VGA|vga_controller:controller|yCounter[6]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_VS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.002     ; 0.788      ;
; 0.642 ; vga_adapter:VGA|vga_controller:controller|yCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_VS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.002     ; 0.792      ;
+-------+--------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'flipflop:stage3|y[0]'                                                                                ;
+-------+--------------+----------------+------------------+----------------------+------------+----------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                ; Clock Edge ; Target                                 ;
+-------+--------------+----------------+------------------+----------------------+------------+----------------------------------------+
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; flipflop:stage3|y[0] ; Fall       ; NextState:stage2|Y[0]                  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; flipflop:stage3|y[0] ; Fall       ; NextState:stage2|Y[0]                  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; flipflop:stage3|y[0] ; Fall       ; NextState:stage2|Y[1]                  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; flipflop:stage3|y[0] ; Fall       ; NextState:stage2|Y[1]                  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; flipflop:stage3|y[0] ; Fall       ; NextState:stage2|start                 ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; flipflop:stage3|y[0] ; Fall       ; NextState:stage2|start                 ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; flipflop:stage3|y[0] ; Rise       ; stage2|Decoder0~0|combout              ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; flipflop:stage3|y[0] ; Rise       ; stage2|Decoder0~0|combout              ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; flipflop:stage3|y[0] ; Rise       ; stage2|Decoder0~0|datac                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; flipflop:stage3|y[0] ; Rise       ; stage2|Decoder0~0|datac                ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; flipflop:stage3|y[0] ; Rise       ; stage2|Mux2~0clkctrl|inclk[0]          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; flipflop:stage3|y[0] ; Rise       ; stage2|Mux2~0clkctrl|inclk[0]          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; flipflop:stage3|y[0] ; Rise       ; stage2|Mux2~0clkctrl|outclk            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; flipflop:stage3|y[0] ; Rise       ; stage2|Mux2~0clkctrl|outclk            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; flipflop:stage3|y[0] ; Rise       ; stage2|Mux2~0|combout                  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; flipflop:stage3|y[0] ; Rise       ; stage2|Mux2~0|combout                  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; flipflop:stage3|y[0] ; Fall       ; stage2|Mux2~0|dataa                    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; flipflop:stage3|y[0] ; Fall       ; stage2|Mux2~0|dataa                    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; flipflop:stage3|y[0] ; Rise       ; stage2|Y[0]|dataa                      ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; flipflop:stage3|y[0] ; Rise       ; stage2|Y[0]|dataa                      ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; flipflop:stage3|y[0] ; Rise       ; stage2|Y[1]|datac                      ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; flipflop:stage3|y[0] ; Rise       ; stage2|Y[1]|datac                      ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; flipflop:stage3|y[0] ; Rise       ; stage2|start|datad                     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; flipflop:stage3|y[0] ; Rise       ; stage2|start|datad                     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; flipflop:stage3|y[0] ; Rise       ; stage3|y[0]|regout                     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; flipflop:stage3|y[0] ; Rise       ; stage3|y[0]|regout                     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; flipflop:stage3|y[0] ; Fall       ; stage4|addressBackground[11]~0|combout ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; flipflop:stage3|y[0] ; Fall       ; stage4|addressBackground[11]~0|combout ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; flipflop:stage3|y[0] ; Rise       ; stage4|addressBackground[11]~0|datac   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; flipflop:stage3|y[0] ; Rise       ; stage4|addressBackground[11]~0|datac   ;
+-------+--------------+----------------+------------------+----------------------+------------+----------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                                                             ;
+-------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                                                              ;
+-------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------------------------------------------------------------------------------+
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~portb_address_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~portb_address_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~portb_address_reg1   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~portb_address_reg1   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~portb_address_reg10  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~portb_address_reg10  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~portb_address_reg11  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~portb_address_reg11  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~portb_address_reg2   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~portb_address_reg2   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~portb_address_reg3   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~portb_address_reg3   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~portb_address_reg4   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~portb_address_reg4   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~portb_address_reg5   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~portb_address_reg5   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~portb_address_reg6   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~portb_address_reg6   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~portb_address_reg7   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~portb_address_reg7   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~portb_address_reg8   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~portb_address_reg8   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~portb_address_reg9   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~portb_address_reg9   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~portb_datain_reg0    ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~portb_datain_reg0    ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~portb_memory_reg0    ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~portb_memory_reg0    ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~portb_we_reg         ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~portb_we_reg         ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~portb_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~portb_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~portb_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~portb_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~portb_address_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~portb_address_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~portb_address_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~portb_address_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~portb_address_reg2  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~portb_address_reg2  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~portb_address_reg3  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~portb_address_reg3  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~portb_address_reg4  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~portb_address_reg4  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~portb_address_reg5  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~portb_address_reg5  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~portb_address_reg6  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~portb_address_reg6  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~portb_address_reg7  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~portb_address_reg7  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~portb_address_reg8  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~portb_address_reg8  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~portb_address_reg9  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~portb_address_reg9  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~portb_datain_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~portb_datain_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~portb_memory_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~portb_memory_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~portb_we_reg        ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~portb_we_reg        ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~portb_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~portb_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~portb_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~portb_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~portb_address_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~portb_address_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~portb_address_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~portb_address_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~portb_address_reg2  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~portb_address_reg2  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~portb_address_reg3  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~portb_address_reg3  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~portb_address_reg4  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~portb_address_reg4  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~portb_address_reg5  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~portb_address_reg5  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~portb_address_reg6  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~portb_address_reg6  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~portb_address_reg7  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~portb_address_reg7  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~portb_address_reg8  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~portb_address_reg8  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~portb_address_reg9  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~portb_address_reg9  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~portb_datain_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~portb_datain_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~portb_memory_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~portb_memory_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~portb_we_reg        ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~portb_we_reg        ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a12~portb_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a12~portb_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a12~portb_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a12~portb_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a12~portb_address_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a12~portb_address_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a12~portb_address_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a12~portb_address_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a12~portb_address_reg2  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a12~portb_address_reg2  ;
+-------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'VGA|mypll|altpll_component|pll|clk[0]'                                                                                                                                                                              ;
+--------+--------------+----------------+------------------+---------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                 ; Clock Edge ; Target                                                                                                                              ;
+--------+--------------+----------------+------------------+---------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------+
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0                      ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0                      ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~porta_address_reg0   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~porta_address_reg0   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~porta_address_reg1   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~porta_address_reg1   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~porta_address_reg10  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~porta_address_reg10  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~porta_address_reg11  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~porta_address_reg11  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~porta_address_reg2   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~porta_address_reg2   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~porta_address_reg3   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~porta_address_reg3   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~porta_address_reg4   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~porta_address_reg4   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~porta_address_reg5   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~porta_address_reg5   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~porta_address_reg6   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~porta_address_reg6   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~porta_address_reg7   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~porta_address_reg7   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~porta_address_reg8   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~porta_address_reg8   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~porta_address_reg9   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~porta_address_reg9   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a1                      ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a1                      ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10                     ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10                     ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~porta_address_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~porta_address_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~porta_address_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~porta_address_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~porta_address_reg10 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~porta_address_reg10 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~porta_address_reg11 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~porta_address_reg11 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~porta_address_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~porta_address_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~porta_address_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~porta_address_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~porta_address_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~porta_address_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~porta_address_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~porta_address_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~porta_address_reg6  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~porta_address_reg6  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~porta_address_reg7  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~porta_address_reg7  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~porta_address_reg8  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~porta_address_reg8  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~porta_address_reg9  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~porta_address_reg9  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11                     ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11                     ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~porta_address_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~porta_address_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~porta_address_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~porta_address_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~porta_address_reg10 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~porta_address_reg10 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~porta_address_reg11 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~porta_address_reg11 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~porta_address_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~porta_address_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~porta_address_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~porta_address_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~porta_address_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~porta_address_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~porta_address_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~porta_address_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~porta_address_reg6  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~porta_address_reg6  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~porta_address_reg7  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~porta_address_reg7  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~porta_address_reg8  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~porta_address_reg8  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~porta_address_reg9  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~porta_address_reg9  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a12                     ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a12                     ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a12~porta_address_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a12~porta_address_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a12~porta_address_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a12~porta_address_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a12~porta_address_reg10 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a12~porta_address_reg10 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a12~porta_address_reg11 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a12~porta_address_reg11 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a12~porta_address_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a12~porta_address_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a12~porta_address_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a12~porta_address_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a12~porta_address_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a12~porta_address_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a12~porta_address_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a12~porta_address_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a12~porta_address_reg6  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a12~porta_address_reg6  ;
+--------+--------------+----------------+------------------+---------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; KEY[*]    ; CLOCK_50   ; 2.959 ; 2.959 ; Rise       ; CLOCK_50        ;
;  KEY[0]   ; CLOCK_50   ; 2.959 ; 2.959 ; Rise       ; CLOCK_50        ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; KEY[*]    ; CLOCK_50   ; -2.833 ; -2.833 ; Rise       ; CLOCK_50        ;
;  KEY[0]   ; CLOCK_50   ; -2.833 ; -2.833 ; Rise       ; CLOCK_50        ;
+-----------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                       ;
+-----------+------------+-------+-------+------------+---------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                       ;
+-----------+------------+-------+-------+------------+---------------------------------------+
; VGA_B[*]  ; CLOCK_50   ; 4.492 ; 4.492 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[0] ; CLOCK_50   ; 4.492 ; 4.492 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[1] ; CLOCK_50   ; 4.492 ; 4.492 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[2] ; CLOCK_50   ; 4.275 ; 4.275 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[3] ; CLOCK_50   ; 4.265 ; 4.265 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[4] ; CLOCK_50   ; 4.335 ; 4.335 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[5] ; CLOCK_50   ; 4.325 ; 4.325 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[6] ; CLOCK_50   ; 4.398 ; 4.398 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[7] ; CLOCK_50   ; 4.398 ; 4.398 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[8] ; CLOCK_50   ; 4.390 ; 4.390 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[9] ; CLOCK_50   ; 4.390 ; 4.390 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_BLANK ; CLOCK_50   ; 2.661 ; 2.661 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_CLK   ; CLOCK_50   ; 1.473 ;       ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_G[*]  ; CLOCK_50   ; 4.478 ; 4.478 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[0] ; CLOCK_50   ; 4.478 ; 4.478 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[1] ; CLOCK_50   ; 4.478 ; 4.478 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[2] ; CLOCK_50   ; 4.282 ; 4.282 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[3] ; CLOCK_50   ; 4.282 ; 4.282 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[4] ; CLOCK_50   ; 4.292 ; 4.292 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[5] ; CLOCK_50   ; 4.292 ; 4.292 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[6] ; CLOCK_50   ; 4.345 ; 4.345 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[7] ; CLOCK_50   ; 4.365 ; 4.365 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[8] ; CLOCK_50   ; 4.376 ; 4.376 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[9] ; CLOCK_50   ; 4.376 ; 4.376 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_HS    ; CLOCK_50   ; 2.535 ; 2.535 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_R[*]  ; CLOCK_50   ; 4.164 ; 4.164 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[0] ; CLOCK_50   ; 4.000 ; 4.000 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[1] ; CLOCK_50   ; 3.980 ; 3.980 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[2] ; CLOCK_50   ; 3.980 ; 3.980 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[3] ; CLOCK_50   ; 4.094 ; 4.094 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[4] ; CLOCK_50   ; 4.094 ; 4.094 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[5] ; CLOCK_50   ; 4.104 ; 4.104 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[6] ; CLOCK_50   ; 4.094 ; 4.094 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[7] ; CLOCK_50   ; 4.104 ; 4.104 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[8] ; CLOCK_50   ; 4.164 ; 4.164 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[9] ; CLOCK_50   ; 4.164 ; 4.164 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_VS    ; CLOCK_50   ; 2.677 ; 2.677 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_CLK   ; CLOCK_50   ;       ; 1.473 ; Fall       ; VGA|mypll|altpll_component|pll|clk[0] ;
+-----------+------------+-------+-------+------------+---------------------------------------+


+---------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                               ;
+-----------+------------+-------+-------+------------+---------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                       ;
+-----------+------------+-------+-------+------------+---------------------------------------+
; VGA_B[*]  ; CLOCK_50   ; 3.117 ; 3.117 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[0] ; CLOCK_50   ; 3.344 ; 3.344 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[1] ; CLOCK_50   ; 3.344 ; 3.344 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[2] ; CLOCK_50   ; 3.127 ; 3.127 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[3] ; CLOCK_50   ; 3.117 ; 3.117 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[4] ; CLOCK_50   ; 3.187 ; 3.187 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[5] ; CLOCK_50   ; 3.177 ; 3.177 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[6] ; CLOCK_50   ; 3.250 ; 3.250 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[7] ; CLOCK_50   ; 3.250 ; 3.250 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[8] ; CLOCK_50   ; 3.242 ; 3.242 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[9] ; CLOCK_50   ; 3.242 ; 3.242 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_BLANK ; CLOCK_50   ; 2.661 ; 2.661 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_CLK   ; CLOCK_50   ; 1.473 ;       ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_G[*]  ; CLOCK_50   ; 3.128 ; 3.128 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[0] ; CLOCK_50   ; 3.324 ; 3.324 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[1] ; CLOCK_50   ; 3.324 ; 3.324 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[2] ; CLOCK_50   ; 3.128 ; 3.128 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[3] ; CLOCK_50   ; 3.128 ; 3.128 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[4] ; CLOCK_50   ; 3.138 ; 3.138 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[5] ; CLOCK_50   ; 3.138 ; 3.138 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[6] ; CLOCK_50   ; 3.191 ; 3.191 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[7] ; CLOCK_50   ; 3.211 ; 3.211 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[8] ; CLOCK_50   ; 3.222 ; 3.222 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[9] ; CLOCK_50   ; 3.222 ; 3.222 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_HS    ; CLOCK_50   ; 2.535 ; 2.535 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_R[*]  ; CLOCK_50   ; 2.966 ; 2.966 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[0] ; CLOCK_50   ; 2.986 ; 2.986 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[1] ; CLOCK_50   ; 2.966 ; 2.966 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[2] ; CLOCK_50   ; 2.966 ; 2.966 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[3] ; CLOCK_50   ; 3.080 ; 3.080 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[4] ; CLOCK_50   ; 3.080 ; 3.080 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[5] ; CLOCK_50   ; 3.090 ; 3.090 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[6] ; CLOCK_50   ; 3.080 ; 3.080 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[7] ; CLOCK_50   ; 3.090 ; 3.090 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[8] ; CLOCK_50   ; 3.150 ; 3.150 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[9] ; CLOCK_50   ; 3.150 ; 3.150 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_VS    ; CLOCK_50   ; 2.677 ; 2.677 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_CLK   ; CLOCK_50   ;       ; 1.473 ; Fall       ; VGA|mypll|altpll_component|pll|clk[0] ;
+-----------+------------+-------+-------+------------+---------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                   ;
+----------------------------------------+---------+---------+----------+---------+---------------------+
; Clock                                  ; Setup   ; Hold    ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------------------------+---------+---------+----------+---------+---------------------+
; Worst-case Slack                       ; -4.321  ; -3.069  ; N/A      ; N/A     ; 0.500               ;
;  CLOCK_50                              ; -2.959  ; -1.571  ; N/A      ; N/A     ; 7.620               ;
;  VGA|mypll|altpll_component|pll|clk[0] ; 33.130  ; 0.239   ; N/A      ; N/A     ; 17.873              ;
;  flipflop:stage3|y[0]                  ; -4.321  ; -3.069  ; N/A      ; N/A     ; 0.500               ;
; Design-wide TNS                        ; -30.691 ; -52.449 ; 0.0      ; 0.0     ; 0.0                 ;
;  CLOCK_50                              ; -20.363 ; -46.465 ; N/A      ; N/A     ; 0.000               ;
;  VGA|mypll|altpll_component|pll|clk[0] ; 0.000   ; 0.000   ; N/A      ; N/A     ; 0.000               ;
;  flipflop:stage3|y[0]                  ; -10.328 ; -5.984  ; N/A      ; N/A     ; 0.000               ;
+----------------------------------------+---------+---------+----------+---------+---------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; KEY[*]    ; CLOCK_50   ; 5.551 ; 5.551 ; Rise       ; CLOCK_50        ;
;  KEY[0]   ; CLOCK_50   ; 5.551 ; 5.551 ; Rise       ; CLOCK_50        ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; KEY[*]    ; CLOCK_50   ; -2.833 ; -2.833 ; Rise       ; CLOCK_50        ;
;  KEY[0]   ; CLOCK_50   ; -2.833 ; -2.833 ; Rise       ; CLOCK_50        ;
+-----------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                       ;
+-----------+------------+-------+-------+------------+---------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                       ;
+-----------+------------+-------+-------+------------+---------------------------------------+
; VGA_B[*]  ; CLOCK_50   ; 9.320 ; 9.320 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[0] ; CLOCK_50   ; 9.320 ; 9.320 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[1] ; CLOCK_50   ; 9.320 ; 9.320 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[2] ; CLOCK_50   ; 8.851 ; 8.851 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[3] ; CLOCK_50   ; 8.841 ; 8.841 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[4] ; CLOCK_50   ; 8.911 ; 8.911 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[5] ; CLOCK_50   ; 8.901 ; 8.901 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[6] ; CLOCK_50   ; 9.088 ; 9.088 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[7] ; CLOCK_50   ; 9.088 ; 9.088 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[8] ; CLOCK_50   ; 9.080 ; 9.080 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[9] ; CLOCK_50   ; 9.080 ; 9.080 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_BLANK ; CLOCK_50   ; 5.257 ; 5.257 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_CLK   ; CLOCK_50   ; 2.937 ;       ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_G[*]  ; CLOCK_50   ; 9.360 ; 9.360 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[0] ; CLOCK_50   ; 9.360 ; 9.360 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[1] ; CLOCK_50   ; 9.360 ; 9.360 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[2] ; CLOCK_50   ; 8.911 ; 8.911 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[3] ; CLOCK_50   ; 8.911 ; 8.911 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[4] ; CLOCK_50   ; 8.921 ; 8.921 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[5] ; CLOCK_50   ; 8.921 ; 8.921 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[6] ; CLOCK_50   ; 9.097 ; 9.097 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[7] ; CLOCK_50   ; 9.117 ; 9.117 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[8] ; CLOCK_50   ; 9.130 ; 9.130 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[9] ; CLOCK_50   ; 9.130 ; 9.130 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_HS    ; CLOCK_50   ; 4.901 ; 4.901 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_R[*]  ; CLOCK_50   ; 8.621 ; 8.621 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[0] ; CLOCK_50   ; 8.209 ; 8.209 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[1] ; CLOCK_50   ; 8.189 ; 8.189 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[2] ; CLOCK_50   ; 8.189 ; 8.189 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[3] ; CLOCK_50   ; 8.430 ; 8.430 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[4] ; CLOCK_50   ; 8.430 ; 8.430 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[5] ; CLOCK_50   ; 8.440 ; 8.440 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[6] ; CLOCK_50   ; 8.444 ; 8.444 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[7] ; CLOCK_50   ; 8.454 ; 8.454 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[8] ; CLOCK_50   ; 8.621 ; 8.621 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[9] ; CLOCK_50   ; 8.621 ; 8.621 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_VS    ; CLOCK_50   ; 5.295 ; 5.295 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_CLK   ; CLOCK_50   ;       ; 2.937 ; Fall       ; VGA|mypll|altpll_component|pll|clk[0] ;
+-----------+------------+-------+-------+------------+---------------------------------------+


+---------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                               ;
+-----------+------------+-------+-------+------------+---------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                       ;
+-----------+------------+-------+-------+------------+---------------------------------------+
; VGA_B[*]  ; CLOCK_50   ; 3.117 ; 3.117 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[0] ; CLOCK_50   ; 3.344 ; 3.344 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[1] ; CLOCK_50   ; 3.344 ; 3.344 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[2] ; CLOCK_50   ; 3.127 ; 3.127 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[3] ; CLOCK_50   ; 3.117 ; 3.117 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[4] ; CLOCK_50   ; 3.187 ; 3.187 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[5] ; CLOCK_50   ; 3.177 ; 3.177 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[6] ; CLOCK_50   ; 3.250 ; 3.250 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[7] ; CLOCK_50   ; 3.250 ; 3.250 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[8] ; CLOCK_50   ; 3.242 ; 3.242 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[9] ; CLOCK_50   ; 3.242 ; 3.242 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_BLANK ; CLOCK_50   ; 2.661 ; 2.661 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_CLK   ; CLOCK_50   ; 1.473 ;       ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_G[*]  ; CLOCK_50   ; 3.128 ; 3.128 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[0] ; CLOCK_50   ; 3.324 ; 3.324 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[1] ; CLOCK_50   ; 3.324 ; 3.324 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[2] ; CLOCK_50   ; 3.128 ; 3.128 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[3] ; CLOCK_50   ; 3.128 ; 3.128 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[4] ; CLOCK_50   ; 3.138 ; 3.138 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[5] ; CLOCK_50   ; 3.138 ; 3.138 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[6] ; CLOCK_50   ; 3.191 ; 3.191 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[7] ; CLOCK_50   ; 3.211 ; 3.211 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[8] ; CLOCK_50   ; 3.222 ; 3.222 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[9] ; CLOCK_50   ; 3.222 ; 3.222 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_HS    ; CLOCK_50   ; 2.535 ; 2.535 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_R[*]  ; CLOCK_50   ; 2.966 ; 2.966 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[0] ; CLOCK_50   ; 2.986 ; 2.986 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[1] ; CLOCK_50   ; 2.966 ; 2.966 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[2] ; CLOCK_50   ; 2.966 ; 2.966 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[3] ; CLOCK_50   ; 3.080 ; 3.080 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[4] ; CLOCK_50   ; 3.080 ; 3.080 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[5] ; CLOCK_50   ; 3.090 ; 3.090 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[6] ; CLOCK_50   ; 3.080 ; 3.080 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[7] ; CLOCK_50   ; 3.090 ; 3.090 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[8] ; CLOCK_50   ; 3.150 ; 3.150 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[9] ; CLOCK_50   ; 3.150 ; 3.150 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_VS    ; CLOCK_50   ; 2.677 ; 2.677 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_CLK   ; CLOCK_50   ;       ; 1.473 ; Fall       ; VGA|mypll|altpll_component|pll|clk[0] ;
+-----------+------------+-------+-------+------------+---------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                           ;
+---------------------------------------+---------------------------------------+----------+----------+----------+----------+
; From Clock                            ; To Clock                              ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------+---------------------------------------+----------+----------+----------+----------+
; CLOCK_50                              ; CLOCK_50                              ; 248166   ; 0        ; 0        ; 0        ;
; flipflop:stage3|y[0]                  ; CLOCK_50                              ; 94       ; 111      ; 0        ; 0        ;
; CLOCK_50                              ; flipflop:stage3|y[0]                  ; 0        ; 0        ; 686      ; 0        ;
; flipflop:stage3|y[0]                  ; flipflop:stage3|y[0]                  ; 0        ; 0        ; 2        ; 2        ;
; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 33618    ; 0        ; 0        ; 0        ;
+---------------------------------------+---------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                            ;
+---------------------------------------+---------------------------------------+----------+----------+----------+----------+
; From Clock                            ; To Clock                              ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------+---------------------------------------+----------+----------+----------+----------+
; CLOCK_50                              ; CLOCK_50                              ; 248166   ; 0        ; 0        ; 0        ;
; flipflop:stage3|y[0]                  ; CLOCK_50                              ; 94       ; 111      ; 0        ; 0        ;
; CLOCK_50                              ; flipflop:stage3|y[0]                  ; 0        ; 0        ; 686      ; 0        ;
; flipflop:stage3|y[0]                  ; flipflop:stage3|y[0]                  ; 0        ; 0        ; 2        ; 2        ;
; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 33618    ; 0        ; 0        ; 0        ;
+---------------------------------------+---------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 1     ; 1    ;
; Unconstrained Input Port Paths  ; 22    ; 22   ;
; Unconstrained Output Ports      ; 34    ; 34   ;
; Unconstrained Output Port Paths ; 244   ; 244  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit TimeQuest Timing Analyzer
    Info: Version 11.1 Build 216 11/23/2011 Service Pack 1 SJ Web Edition
    Info: Processing started: Tue Nov 19 22:39:07 2013
Info: Command: quartus_sta animation -c animation
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Warning (335093): Timing Analysis is analyzing one or more combinational loops as latches
    Warning (335094): Node "stage2|start|combout" is a latch
    Warning (335094): Node "stage2|Y[0]|combout" is a latch
    Warning (335094): Node "stage2|Y[1]|combout" is a latch
Critical Warning (332012): Synopsys Design Constraints File file not found: 'animation.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL Clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name CLOCK_50 CLOCK_50
    Info (332110): create_generated_clock -source {VGA|mypll|altpll_component|pll|inclk[0]} -divide_by 2 -duty_cycle 50.00 -name {VGA|mypll|altpll_component|pll|clk[0]} {VGA|mypll|altpll_component|pll|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name flipflop:stage3|y[0] flipflop:stage3|y[0]
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -4.321
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -4.321       -10.328 flipflop:stage3|y[0] 
    Info (332119):    -2.959       -20.363 CLOCK_50 
    Info (332119):    33.130         0.000 VGA|mypll|altpll_component|pll|clk[0] 
Info (332146): Worst-case hold slack is -3.069
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.069        -5.984 flipflop:stage3|y[0] 
    Info (332119):    -1.571       -46.465 CLOCK_50 
    Info (332119):     0.517         0.000 VGA|mypll|altpll_component|pll|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 0.500
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.500         0.000 flipflop:stage3|y[0] 
    Info (332119):     7.620         0.000 CLOCK_50 
    Info (332119):    17.873         0.000 VGA|mypll|altpll_component|pll|clk[0] 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Info (306004): Started post-fitting delay annotation
Warning (306006): Found 35 output pins without output pin load capacitance assignment
    Info (306007): Pin "VGA_CLK" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_HS" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_VS" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_BLANK" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_SYNC" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_R[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_R[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_R[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_R[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_R[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_R[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_R[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_R[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_R[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_R[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_G[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_G[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_G[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_G[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_G[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_G[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_G[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_G[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_G[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_G[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_B[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_B[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_B[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_B[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_B[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_B[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_B[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_B[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_B[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_B[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
Info (306005): Delay annotation completed successfully
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -1.537
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.537        -3.986 flipflop:stage3|y[0] 
    Info (332119):    -0.899        -1.764 CLOCK_50 
    Info (332119):    36.907         0.000 VGA|mypll|altpll_component|pll|clk[0] 
Info (332146): Worst-case hold slack is -1.685
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.685        -3.305 flipflop:stage3|y[0] 
    Info (332119):    -1.113       -34.268 CLOCK_50 
    Info (332119):     0.239         0.000 VGA|mypll|altpll_component|pll|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 0.500
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.500         0.000 flipflop:stage3|y[0] 
    Info (332119):     7.620         0.000 CLOCK_50 
    Info (332119):    17.873         0.000 VGA|mypll|altpll_component|pll|clk[0] 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 9 warnings
    Info: Peak virtual memory: 286 megabytes
    Info: Processing ended: Tue Nov 19 22:39:13 2013
    Info: Elapsed time: 00:00:06
    Info: Total CPU time (on all processors): 00:00:06


