Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\Users\irodr\OneDrive\Documents\GitHub2\Tarea-1---Reloj-Despertador-\CPU3\reloj.qsys --block-symbol-file --output-directory=C:\Users\irodr\OneDrive\Documents\GitHub2\Tarea-1---Reloj-Despertador-\CPU3\reloj --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading CPU3/reloj.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 18.1]
Progress: Parameterizing module clk_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding nios2_qsys_0 [altera_nios2_qsys 16.1]
Progress: Parameterizing module nios2_qsys_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding pio_0 [altera_avalon_pio 18.1]
Progress: Parameterizing module pio_0
Progress: Adding timer_0 [altera_avalon_timer 18.1]
Progress: Parameterizing module timer_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: reloj.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Warning: reloj.nios2_qsys_0: Nios II Classic cores are no longer recommended for new projects
Warning: reloj.pio_0: pio_0.external_connection must be exported, or connected to a matching conduit.
Warning: reloj.jtag_uart_0: Interrupt sender jtag_uart_0.irq is not connected to an interrupt receiver
Warning: reloj.timer_0: Interrupt sender timer_0.irq is not connected to an interrupt receiver
Warning: reloj.pio_0: pio_0.s1 must be connected to an Avalon-MM master
Warning: reloj.timer_0: timer_0.s1 must be connected to an Avalon-MM master
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\irodr\OneDrive\Documents\GitHub2\Tarea-1---Reloj-Despertador-\CPU3\reloj.qsys --synthesis=VERILOG --output-directory=C:\Users\irodr\OneDrive\Documents\GitHub2\Tarea-1---Reloj-Despertador-\CPU3\reloj\synthesis --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading CPU3/reloj.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 18.1]
Progress: Parameterizing module clk_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding nios2_qsys_0 [altera_nios2_qsys 16.1]
Progress: Parameterizing module nios2_qsys_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding pio_0 [altera_avalon_pio 18.1]
Progress: Parameterizing module pio_0
Progress: Adding timer_0 [altera_avalon_timer 18.1]
Progress: Parameterizing module timer_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: reloj.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Warning: reloj.nios2_qsys_0: Nios II Classic cores are no longer recommended for new projects
Warning: reloj.pio_0: pio_0.external_connection must be exported, or connected to a matching conduit.
Warning: reloj.jtag_uart_0: Interrupt sender jtag_uart_0.irq is not connected to an interrupt receiver
Warning: reloj.timer_0: Interrupt sender timer_0.irq is not connected to an interrupt receiver
Warning: reloj.pio_0: pio_0.s1 must be connected to an Avalon-MM master
Warning: reloj.timer_0: timer_0.s1 must be connected to an Avalon-MM master
Info: reloj: Generating reloj "reloj" for QUARTUS_SYNTH
Info: jtag_uart_0: Starting RTL generation for module 'reloj_jtag_uart_0'
Info: jtag_uart_0:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=reloj_jtag_uart_0 --dir=C:/Users/irodr/AppData/Local/Temp/alt9955_371318079158157886.dir/0030_jtag_uart_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/irodr/AppData/Local/Temp/alt9955_371318079158157886.dir/0030_jtag_uart_0_gen//reloj_jtag_uart_0_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart_0: Done RTL generation for module 'reloj_jtag_uart_0'
Info: jtag_uart_0: "reloj" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Info: nios2_qsys_0: Starting RTL generation for module 'reloj_nios2_qsys_0'
Info: nios2_qsys_0:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/eperlcmd.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=reloj_nios2_qsys_0 --dir=C:/Users/irodr/AppData/Local/Temp/alt9955_371318079158157886.dir/0031_nios2_qsys_0_gen/ --quartus_bindir=C:/intelfpga_lite/18.1/quartus/bin64 --verilog --config=C:/Users/irodr/AppData/Local/Temp/alt9955_371318079158157886.dir/0031_nios2_qsys_0_gen//reloj_nios2_qsys_0_processor_configuration.pl  --do_build_sim=0  ]
Info: nios2_qsys_0: # 2024.08.19 19:28:40 (*) Starting Nios II generation
Info: nios2_qsys_0: # 2024.08.19 19:28:40 (*)   Checking for plaintext license.
Info: nios2_qsys_0: # 2024.08.19 19:28:41 (*)   Couldn't query license setup in Quartus directory C:/intelfpga_lite/18.1/quartus/bin64
Info: nios2_qsys_0: # 2024.08.19 19:28:41 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: nios2_qsys_0: # 2024.08.19 19:28:41 (*)   LM_LICENSE_FILE environment variable is empty
Info: nios2_qsys_0: # 2024.08.19 19:28:41 (*)   Plaintext license not found.
Info: nios2_qsys_0: # 2024.08.19 19:28:41 (*)   Checking for encrypted license (non-evaluation).
Info: nios2_qsys_0: # 2024.08.19 19:28:42 (*)   Couldn't query license setup in Quartus directory C:/intelfpga_lite/18.1/quartus/bin64
Info: nios2_qsys_0: # 2024.08.19 19:28:42 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: nios2_qsys_0: # 2024.08.19 19:28:42 (*)   LM_LICENSE_FILE environment variable is empty
Info: nios2_qsys_0: # 2024.08.19 19:28:42 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)
Info: nios2_qsys_0: # 2024.08.19 19:28:42 (*)   Elaborating CPU configuration settings
Info: nios2_qsys_0: # 2024.08.19 19:28:42 (*)   Creating all objects for CPU
Info: nios2_qsys_0: # 2024.08.19 19:28:42 (*)     Testbench
Info: nios2_qsys_0: # 2024.08.19 19:28:42 (*)     Instruction decoding
Info: nios2_qsys_0: # 2024.08.19 19:28:42 (*)       Instruction fields
Info: nios2_qsys_0: # 2024.08.19 19:28:42 (*)       Instruction decodes
Info: nios2_qsys_0: # 2024.08.19 19:28:42 (*)       Signals for RTL simulation waveforms
Info: nios2_qsys_0: # 2024.08.19 19:28:42 (*)       Instruction controls
Info: nios2_qsys_0: # 2024.08.19 19:28:42 (*)     Pipeline frontend
Info: nios2_qsys_0: # 2024.08.19 19:28:42 (*)     Pipeline backend
Info: nios2_qsys_0: # 2024.08.19 19:28:44 (*)   Generating RTL from CPU objects
Info: nios2_qsys_0: # 2024.08.19 19:28:46 (*)   Creating encrypted RTL
Info: nios2_qsys_0: # 2024.08.19 19:28:46 (*) Done Nios II generation
Info: nios2_qsys_0: Done RTL generation for module 'reloj_nios2_qsys_0'
Info: nios2_qsys_0: "reloj" instantiated altera_nios2_qsys "nios2_qsys_0"
Info: onchip_memory2_0: Starting RTL generation for module 'reloj_onchip_memory2_0'
Info: onchip_memory2_0:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=reloj_onchip_memory2_0 --dir=C:/Users/irodr/AppData/Local/Temp/alt9955_371318079158157886.dir/0032_onchip_memory2_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/irodr/AppData/Local/Temp/alt9955_371318079158157886.dir/0032_onchip_memory2_0_gen//reloj_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_memory2_0: Done RTL generation for module 'reloj_onchip_memory2_0'
Info: onchip_memory2_0: "reloj" instantiated altera_avalon_onchip_memory2 "onchip_memory2_0"
Info: pio_0: Starting RTL generation for module 'reloj_pio_0'
Info: pio_0:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=reloj_pio_0 --dir=C:/Users/irodr/AppData/Local/Temp/alt9955_371318079158157886.dir/0033_pio_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/irodr/AppData/Local/Temp/alt9955_371318079158157886.dir/0033_pio_0_gen//reloj_pio_0_component_configuration.pl  --do_build_sim=0  ]
Info: pio_0: Done RTL generation for module 'reloj_pio_0'
Info: pio_0: "reloj" instantiated altera_avalon_pio "pio_0"
Info: timer_0: Starting RTL generation for module 'reloj_timer_0'
Info: timer_0:   Generation command is [exec C:/intelFPGA_lite/18.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=reloj_timer_0 --dir=C:/Users/irodr/AppData/Local/Temp/alt9955_371318079158157886.dir/0034_timer_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/irodr/AppData/Local/Temp/alt9955_371318079158157886.dir/0034_timer_0_gen//reloj_timer_0_component_configuration.pl  --do_build_sim=0  ]
Info: timer_0: Done RTL generation for module 'reloj_timer_0'
Info: timer_0: "reloj" instantiated altera_avalon_timer "timer_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "reloj" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "reloj" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "reloj" instantiated altera_reset_controller "rst_controller"
Info: nios2_qsys_0_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios2_qsys_0_data_master_translator"
Info: jtag_uart_0_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "jtag_uart_0_avalon_jtag_slave_translator"
Info: nios2_qsys_0_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios2_qsys_0_data_master_agent"
Info: jtag_uart_0_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_uart_0_avalon_jtag_slave_agent"
Info: jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_003: "mm_interconnect_0" instantiated altera_merlin_router "router_003"
Info: nios2_qsys_0_data_master_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "nios2_qsys_0_data_master_limiter"
Info: Reusing file C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/altera_avalon_sc_fifo.v
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_001"
Info: Reusing file C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_001"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: reloj: Done "reloj" with 29 modules, 50 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
