[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of LMZ12002TZE-ADJ/NOPB production of TEXAS INSTRUMENTS from the text:EFFICIENCY (%)\n50556065707580859095100\n00.40.8 1.2 1.6 2\nOUTPUT CURRENT (A)25°C1.8\n1.21.5\nVIN\nCIN\n10 /c50FEnableRON\nSee Table RFBTCFF0.022 /c50F\nSee Table\nCSS\n0.022 /c50FRFBB\nSee Table100 /c50FLMZ12002\nVOUTFBRON SSVIN\nEN\nGNDVOUT @ 2A\nProduct\nFolder\nSample &\nBuy\nTechnical\nDocuments\nTools &\nSoftware\nSupport &\nCommunity\nLMZ12002\nSNVS650H –JANUARY 2010 –REVISED AUGUST 2015\nLMZ12002 2-ASIMPLE SWITCHER®Power Module With20-VMaximum InputVoltage\n1Features 2Applications\n1•Integrated Shielded Inductor •Point-of-load Conversions from 5-Vand12-V\nInput Rail •Simple PCB Layout\n•Time-Critical Projects •Flexible Start-up Sequencing Using External Soft-\nStart Capacitor andPrecision Enable •Space-Constrained High Thermal Requirement\nApplications •Protection Against Inrush Currents andFaults\nSuch asInput UVLO andOutput Short Circuit •Negative Output Voltage Applications\n(See AN-2027 SNVA425 ) •Junction Temperature Range –40°Cto125°C\n•Single Exposed Pad andStandard Pinout forEasy3DescriptionMounting andManufacturing\nThe LMZ12002 SIMPLE SWITCHER®power module•Fast Transient Response forFPGAs andASICsisaneasy-to-use step-down DC-DC solution capable\n•Low Output Voltage Ripple ofdriving upto2-A load with exceptional power\nconversion efficiency, line and load regulation, and •Pin-to-Pin Compatible With Family Devices:\noutput accuracy. The LMZ12002 isavailable inan–LMZ14203/2/1 (42-V Maximum 3A,2A,1A)innovative package that enhances thermal–LMZ12003/2/1 (20-V Maximum 3A,2A,1A)performance and allows for hand ormachine\n•Fully WEBENCH®Power Designer Enabled soldering.\n•Performance Benefits The LMZ12002 can accept aninput voltage rail\nbetween 4.5 Vand 20V,and can deliver an –12-W Maximum Total Power Output\nadjustable and highly accurate output voltage aslow–Upto2-AOutput Currentas0.8V.The LMZ12002 only requires three external–Input Voltage Range 4.5Vto20Vresistors andfour external capacitors tocomplete the\n–Output Voltage Range 0.8Vto6V power solution. The LMZ12002 isareliable and\nrobust design with thefollowing protection features:–Efficiency upto92%thermal shutdown, input undervoltage lockout, output•Electrical Specificationsovervoltage protection, short circuit protection, output\n–Operates atHigh Ambient Temperature With current limit, and thedevice allows start-up into a\nNoThermal Derating prebiased output. Asingle resistor adjusts the\nswitching frequency upto1MHz.–High Efficiency Reduces System Heat\nGenerationDevice Information(1)(2)\n–Low Radiated Emissions (EMI) Tested toPART NUMBER PACKAGE BODY SIZE (NOM)EN55022 Class BStandard\nLMZ12002 NDW (7) 9.85 mm×10.16 mm–Low External Component Count\n(1)Forallavailable packages, see theorderable addendum at\ntheendofthedata sheet.\n(2)Peak reflow temperature equals 245°C.See SNAA214 for\nmore details.\nSimplified Application Schematic Efficiency 5-VInput at25°C\n1\nAnIMPORTANT NOTICE attheend ofthisdata sheet addresses availability, warranty, changes, useinsafety-critical applications,\nintellectual property matters andother important disclaimers. PRODUCTION DATA.\nLMZ12002\nSNVS650H –JANUARY 2010 –REVISED AUGUST 2015 www.ti.com\nTable ofContents\n1Features .................................................................. 1 8Application andImplementation ........................ 14\n8.1 Application Information ............................................ 14 2Applications ........................................................... 1\n8.2 Typical Application ................................................. 14 3Description ............................................................. 1\n9Power Supply Recommendations ...................... 20 4Revision History ..................................................... 2\n10Layout ................................................................... 20 5PinConfiguration andFunctions ......................... 3\n10.1 Layout Guidelines ................................................. 206Specifications ......................................................... 3\n10.2 Layout Examples ................................................... 216.1 Absolute Maximum Ratings ...................................... 3\n10.3 Power Dissipation andThermal Considerations ...226.2 ESD Ratings .............................................................. 3\n10.4 Power Module SMT Guidelines ............................ 236.3 Recommended Operating Conditions ....................... 4\n11Device andDocumentation Support ................. 24 6.4 Thermal Information .................................................. 4\n11.1 Device Support ...................................................... 24 6.5 Electrical Characteristics ........................................... 4\n11.2 Documentation Support ........................................ 24 6.6 Typical Characteristics ............................................. 6\n11.3 Community Resources .......................................... 247Detailed Description ............................................ 12\n11.4 Trademarks ........................................................... 247.1 Overview ................................................................. 12\n11.5 Electrostatic Discharge Caution ............................ 247.2 Functional Block Diagram ....................................... 12\n11.6 Glossary ................................................................ 247.3 Feature Description ................................................. 12\n12Mechanical, Packaging, andOrderable 7.4 Device Functional Modes ........................................ 13\nInformation ........................................................... 25\n4Revision History\nNOTE: Page numbers forprevious revisions may differ from page numbers inthecurrent version.\nChanges from Revision G(October 2013) toRevision H Page\n•Added ESD Ratings table, Feature Description section, Device Functional Modes ,Application andImplementation\nsection, Power Supply Recommendations section, Layout section, Device andDocumentation Support section, and\nMechanical, Packaging, andOrderable Information section. ................................................................................................. 1\nChanges from Revision F(March 2013) toRevision G Page\n•Deleted 12mils....................................................................................................................................................................... 4\n•Changed 10mils................................................................................................................................................................... 20\n•Changed 10mils................................................................................................................................................................... 23\n•Added Power Module SMT Guidelines ................................................................................................................................. 23\n2 Submit Documentation Feedback Copyright ©2010 –2015, Texas Instruments Incorporated\nProduct Folder Links: LMZ12002\nLMZ12002\nwww.ti.com SNVS650H –JANUARY 2010 –REVISED AUGUST 2015\n5PinConfiguration andFunctions\nNDW Package\n7-Pin\nTopView\nPinFunctions\nPIN\nTYPE DESCRIPTION\nNAME NO.\nEnable —Input totheprecision enable comparator. Rising threshold is1.18-V nominal; 90-EN 3 AnalogmVhysteresis nominal. Maximum recommended input level is6.5V.\nExposed Pad —Internally connected topin4.Used todissipate heat from thepackageEP — Groundduring operation. Must beelectrically connected topin4external tothepackage.\nFeedback —Internally connected totheregulation, overvoltage, andshort circuit\nFB 6 Analog comparators. Theregulation reference point is0.8Vatthisinput pin.Connected the\nfeedback resistor divider between theoutput andground tosettheoutput voltage.\nGND 4 Ground Ground —Reference point forallstated voltages. Must beexternally connected toEP.\nON-Time Resistor —Anexternal resistor from VINtothispinsets theON-time oftheRON 2 Analogapplication. Typical values range from 25kΩto124kΩ.\nSoft-Start —Aninternal 8-µAcurrent source charges anexternal capacitor toproduce the\nSS 5 Analog soft-start function. This node isdischarged at200µAduring disable, overcurrent, thermal\nshutdown andinternal UVLO conditions.\nSupply input —Nominal operating range is4.5Vto20V.Asmall amount ofinternal\nVIN 1 Power capacitance iscontained within thepackage assembly. Additional external input capacitance\nisrequired between thispinandexposed pad.\nOutput Voltage —Output from theinternal inductor. Connect theoutput capacitor betweenVOUT 7 Powerthispinandexposed pad.\n6Specifications\n6.1 Absolute Maximum Ratings(1)(2)(3)\nMIN MAX UNIT\nVIN, RON toGND –0.3 25 V\nEN,FB,SStoGND –0.3 7 V\nJunction Temperature 150 °C\nPeak Reflow Case Temperature (30sec) 245 °C\nStorage Temperature, Tstg –65 150 °C\n(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage tothedevice. These arestress ratings\nonly, which donotimply functional operation ofthedevice atthese oranyother conditions beyond those indicated under Recommended\nOperating Conditions .Exposure toabsolute-maximum-rated conditions forextended periods may affect device reliability.\n(2) IfMilitary/Aerospace specified devices arerequired, please contact theTexas Instruments Sales Office/ Distributors foravailability and\nspecifications.\n(3) Forsoldering specifications, refer tothefollowing document: SNOA549\n6.2 ESD Ratings\nVALUE UNIT\nV(ESD) Electrostatic discharge Human body model (HBM), perANSI/ESDA/JEDEC JS-001(1)(2)±2000 V\n(1) JEDEC document JEP155 states that500-V HBM allows safe manufacturing with astandard ESD control process. Manufacturing with\nless than 500-V HBM ispossible with thenecessary precautions.\n(2) Thehuman body model isa100-pF capacitor discharged through a1.5-kΩresistor intoeach pin.Test method isperJESD-22-114.\nCopyright ©2010 –2015, Texas Instruments Incorporated Submit Documentation Feedback 3\nProduct Folder Links: LMZ12002\nLMZ12002\nSNVS650H –JANUARY 2010 –REVISED AUGUST 2015 www.ti.com\n6.3 Recommended Operating Conditions(1)\nover operating free-air temperature range (unless otherwise noted)\nMIN MAX UNIT\nVIN 4.5 20 V\nEN 0 6.5 V\nOperation Junction Temperature –40 125 °C\n(1) Absolute Maximum Ratings arelimits beyond which damage tothedevice may occur. Operating Ratings areconditions under which\noperation ofthedevice isintended tobefunctional. Forspecifications andtestconditions, seetheElectrical Characteristics.\n6.4 Thermal Information\nLMZ12002\nTHERMAL METRIC(1)NDW UNIT\n7PINS\nRθJA 4-layer JEDEC Printed-Circuit-Board, 10019.3vias, Noairflow\nJunction-to-ambient thermal resistance(2)°C/W\n2-layer JEDEC Printed-Circuit-Board, No21.5airflow\nRθJC(top) Junction-to-case (top) thermal resistance Noairflow 1.9 °C/W\n(1) Formore information about traditional andnew thermal metrics, seetheICPackage Thermal Metrics application report, SPRA953 .\n(2) RθJAmeasured ona1.705-in ×3.0-in 4-layer board, with 1-oz. copper, thirty fivethermal vias, noairflow, and1-W power dissipation.\nRefer toPCB layout diagrams.\n6.5 Electrical Characteristics\nLimits areforTJ=25°Cunless otherwise specified. Minimum andMaximum limits arespecified through test, design or\nstatistical correlation. Typical values represent themost likely parametric norm atTJ=25°C,andareprovided forreference\npurposes only. Unless otherwise stated thefollowing conditions apply: VIN=12V,VOUT=1.8V(1).\nPARAMETER TEST CONDITIONS MIN(2)TYP(3)MAX(2)UNIT\nSYSTEM PARAMETERS\nENABLE CONTROL\n1.18\nVEN ENthreshold trippoint VENrising V over thejunction temperature1.1 1.25(TJ)range of-40°Cto+125 °C\nVEN-HYS ENthreshold hysteresis VENfalling 90 mV\nSOFT-START\n8\nISS SSsource current VSS=0V µA over thejunction temperature5 11(TJ)range of-40°Cto+125 °C\nISS-DIS SSdischarge current –200 µA\nCURRENT LIMIT\n2.6\nICL Current limit threshold DCaverage A over thejunction temperature2.3 3.65(TJ)range of-40°Cto+125 °C\nON/OFF TIMER\nONtimer minimum pulsetON-MIN 150 nswidth\ntOFF OFF timer pulse width 260 ns\n(1) EN55022:2006, +A1:2007, FCC Part 15Subpart B:2007. See AN-2024 andlayout forinformation ondevice under test.\n(2) Minimum andMaximum limits are100% production tested at25°C.Limits over theoperating temperature range arespecified through\ncorrelation using Statistical Quality Control (SQC) methods. Limits areused tocalculate Average Outgoing Quality Level (AOQL).\n(3) Typical numbers areat25°Candrepresent themost likely parametric norm.\n4 Submit Documentation Feedback Copyright ©2010 –2015, Texas Instruments Incorporated\nProduct Folder Links: LMZ12002\nLMZ12002\nwww.ti.com SNVS650H –JANUARY 2010 –REVISED AUGUST 2015\nElectrical Characteristics (continued)\nLimits areforTJ=25°Cunless otherwise specified. Minimum andMaximum limits arespecified through test, design or\nstatistical correlation. Typical values represent themost likely parametric norm atTJ=25°C,andareprovided forreference\npurposes only. Unless otherwise stated thefollowing conditions apply: VIN=12V,VOUT=1.8V(1).\nPARAMETER TEST CONDITIONS MIN(2)TYP(3)MAX(2)UNIT\nREGULATION AND OVERVOLTAGE COMPARATOR\n0.795 VSS>+0.8V\nTJ=-40°Cto125°C V over thejunction temperature0.775 0.815IO=2A In-regulation feedback (TJ)range of-40°Cto+125 °CVFBvoltageVSS>+0.8V\nTJ=25°C 0.784 0.8 0.816\nIO=10mA\nFeedback overvoltageVFB-OV 0.92 Vprotection threshold\nFeedback input biasIFB 5 nAcurrent\nNon-switching inputIQ VFB=0.86 V 1 mAcurrent\nShutdown quiescentISD VEN=0V 25 μAcurrent\nTHERMAL CHARACTERISTICS\nTSD Thermal shutdown Rising 165 °C\nThermal shutdownTSD-HYST Falling 15 °Chysteresis\nPERFORMANCE PARAMETERS\nΔVO Output voltage ripple 8 mVPP\nΔVO/ΔVIN Line regulation VIN=8Vto20V,IO=2A 0.01%\nΔVO/ΔVIN Load regulation VIN=12V 1.5 mV/A\nVIN=12V,VO=1.8V,IO=1A 87%\nη Efficiency\nVIN=12V,VO=1.8V,IO=2A 77%\nCopyright ©2010 –2015, Texas Instruments Incorporated Submit Documentation Feedback 5\nProduct Folder Links: LMZ12002\n00.20.40.60.81.01.2\n00.4 0.8 1.21.6 2DISSIPATION (W)\n25°C1.21.51.82.5\nOUTPUT CURRENT (A)\nEFFICIENCY (%)\n50556065707580859095100\n00.40.8 1.2 1.6 225°C1.8\n1.21.52.5\nOUTPUT CURRENT (A)\n00.20.40.60.81.01.2\n0 0.4 0.8 1.21.6 2DISSIPATION (W)\n25°C1.21.51.8\nOUTPUT CURRENT (A)\nEFFICIENCY (%)\n50556065707580859095100\n00.40.8 1.2 1.6 2\nOUTPUT CURRENT (A)25°C1.8\n1.21.5\nEFFICIENCY (%)\n50556065707580859095100\n00.40.8 1.2 1.6 2\nOUTPUT CURRENT (A)25°C1.8\n1.21.5\n00.20.40.60.81.01.2\n00.4 0.8 1.21.6 2DISSIPATION (W)\n25°C1.21.51.8\nOUTPUT CURRENT (A)\nLMZ12002\nSNVS650H –JANUARY 2010 –REVISED AUGUST 2015 www.ti.com\n6.6 Typical Characteristics\nUnless otherwise specified, thefollowing conditions apply: VIN=12V;CIN=10-µFX7R Ceramic; CO=100-µFX7R Ceramic;\nTA=25°Cforefficiency curves andwaveforms.\nFigure 1.Efficiency 4.5-V Input at25°C Figure 2.Dissipation 4.5-V Input at25°C\nFigure 3.Efficiency 5-VInput at25°C Figure 4.Dissipation 5-VInput at25°C\nFigure 5.Efficiency 6-VInput at25°C Figure 6.Dissipation 6-VInput at25°C\n6 Submit Documentation Feedback Copyright ©2010 –2015, Texas Instruments Incorporated\nProduct Folder Links: LMZ12002\n00.30.60.91.21.51.8\n00.4 0.8 1.21.6 2DISSIPATION (W)\n25°C1.82.53.35.06.0\nOUTPUT CURRENT (A)\nEFFICIENCY (%)\n50556065707580859095100\n00.40.8 1.2 1.6 225°C1.82.53.35.06.0\nOUTPUT CURRENT (A)\n00.20.40.60.81.01.2\n00.4 0.8 1.21.6 2DISSIPATION (W)\n25°C1.21.51.82.53.35.06.0\nOUTPUT CURRENT (A)\nEFFICIENCY (%)\n50556065707580859095100\n00.40.8 1.2 1.6 225°C1.8\n1.21.52.53.35.06.0\nOUTPUT CURRENT (A)\n00.20.40.60.81.01.2\n00.4 0.8 1.21.6 2DISSIPATION (W)\n25°C1.21.51.82.53.35.0\nOUTPUT CURRENT (A)\nEFFICIENCY (%)\n50556065707580859095100\n00.40.8 1.2 1.6 225°C1.8\n1.21.52.53.35.0\nOUTPUT CURRENT (A)\nLMZ12002\nwww.ti.com SNVS650H –JANUARY 2010 –REVISED AUGUST 2015\nTypical Characteristics (continued)\nUnless otherwise specified, thefollowing conditions apply: VIN=12V;CIN=10-µFX7R Ceramic; CO=100-µFX7R Ceramic;\nTA=25°Cforefficiency curves andwaveforms.\nFigure 7.Efficiency 8-VInput at25°C Figure 8.Dissipation 6-VInput at25°C\nFigure 9.Efficiency 12-V Input at25°C Figure 10.Dissipation 12-V Input at25°C\nFigure 11.Efficiency 20-V Input at25°C Figure 12.Dissipation 20-V Input at25°C\nCopyright ©2010 –2015, Texas Instruments Incorporated Submit Documentation Feedback 7\nProduct Folder Links: LMZ12002\n0 0.4 0.8 1.2 1.6 20.00.20.40.60.81.01.21.4DISSIPATION (W)\nOUTPUT CURRENT (A)1.21.8\n85°C2.5\n1.5\n0 0.4 0.8 1.2 1.6 25060708090100EFFICIENCY (%)\nOUTPUT CURRENT (A)1.51.21.82.5\n85°C\n1.8\n0 0.4 0.8 1.2 1.6 20.00.20.40.60.81.01.21.4DISSIPATION (W)\nOUTPUT CURRENT (A)1.51.2\n85°C\n0 0.4 0.8 1.2 1.6 25060708090100EFFICIENCY (%)\nOUTPUT CURRENT (A)1.51.21.8\n85°C\n0 0.4 0.8 1.2 1.6 2.00.00.20.40.60.81.01.21.41.6DISSIPATION (W)\nOUTPUT CURRENT (A)1.5\n1.21.8\n85°C\n1.8\n0 0.4 0.8 1.2 1.6 25060708090100EFFICIENCY (%)\nOUTPUT CURRENT (A)1.51.2\n85°C\nLMZ12002\nSNVS650H –JANUARY 2010 –REVISED AUGUST 2015 www.ti.com\nTypical Characteristics (continued)\nUnless otherwise specified, thefollowing conditions apply: VIN=12V;CIN=10-µFX7R Ceramic; CO=100-µFX7R Ceramic;\nTA=25°Cforefficiency curves andwaveforms.\nFigure 13.Efficiency 4.5-V Input at85°C Figure 14.Dissipation 4.5-V Input at85°C\nFigure 15.Efficiency 5-VInput at85°C Figure 16.Dissipation 5-VInput at85°C\nFigure 17.Efficiency 6-VInput at85°C Figure 18.Dissipation 6-VInput at85°C\n8 Submit Documentation Feedback Copyright ©2010 –2015, Texas Instruments Incorporated\nProduct Folder Links: LMZ12002\n0 0.4 0.8 1.2 1.6 2.00.00.20.40.60.81.01.21.41.6DISSIPATION (W)\nOUTPUT CURRENT (A)1.83.3\n5.02.5\n85°C6.0\n0 0.4 0.8 1.2 1.6 25060708090100EFFICIENCY (%)\nOUTPUT CURRENT (A)1.8\n3.35.0\n2.56.0\n85°C\n0 0.4 0.8 1.2 1.6 2.00.00.20.40.60.81.01.21.41.6DISSIPATION (W)\nOUTPUT CURRENT (A)85°C1.2\n1.5\n1.82.53.3\n5.0\n6.0\n0 0.4 0.8 1.2 1.6 25060708090100EFFICIENCY (%)\nOUTPUT CURRENT (A)1.51.21.82.53.35.0\n6.0\n85°C\n0 0.4 0.8 1.2 1.6 2.00.00.20.40.60.81.01.21.41.6DISSIPATION (W)\nOUTPUT CURRENT (A)1.8\n3.3\n5.02.51.5\n1.2\n85°C\n0 0.4 0.8 1.2 1.6 25060708090100EFFICIENCY (%)\nOUTPUT CURRENT (A)1.83.3 5.02.5\n1.51.2\n85°C\nLMZ12002\nwww.ti.com SNVS650H –JANUARY 2010 –REVISED AUGUST 2015\nTypical Characteristics (continued)\nUnless otherwise specified, thefollowing conditions apply: VIN=12V;CIN=10-µFX7R Ceramic; CO=100-µFX7R Ceramic;\nTA=25°Cforefficiency curves andwaveforms.\nFigure 19.Efficiency 8-VInput at85°C Figure 20.Dissipation 8-VInput at85°C\nFigure 21.Efficiency 12-V Input at85°C Figure 22.Dissipation 12-V Input at85°C\nFigure 23.Efficiency 20-V Input at85°C Figure 24.Dissipation 20-V Input at85°C\nCopyright ©2010 –2015, Texas Instruments Incorporated Submit Documentation Feedback 9\nProduct Folder Links: LMZ12002\n2.52.72.93.13.33.5\n0510 15 2025\nINPUT VOLTAGE (V)OUTPUT CURRENT (A)ONSETSHORT CIRCUIT\n25°C\n2.52.72.93.13.33.5\n0510152025\nINPUT VOLTAGE (V)OUTPUT CURRENT (A)SHORT CIRCUIT\nONSET\n25°C\n20mV/div20 mV/Div 1.00 /c50s/Div\n50 mV/Div\n200 /c50s/Div 0.5 A/Div\n0 0.4 0.8 1.2 1.6 2\nOUTPUT VOLTAGE (V)\nOUTPUT CURRENT (A)85°C4.5\n56\n128\n20\n1.7851.7901.7951.8001.8051.8101.8151.8201.825\n00.4 0.8 1.2 1.6 2\nOUTPUT CURRENT (A)OUTPUT VOLTAGE (V)\n1.7901.7961.8021.8081.8141.820\n25°C20\n4.512\n586\nLMZ12002\nSNVS650H –JANUARY 2010 –REVISED AUGUST 2015 www.ti.com\nTypical Characteristics (continued)\nUnless otherwise specified, thefollowing conditions apply: VIN=12V;CIN=10-µFX7R Ceramic; CO=100-µFX7R Ceramic;\nTA=25°Cforefficiency curves andwaveforms.\nFigure 25.Line andLoad Regulation at25°C Figure 26.Line andLoad Regulation at85°C\nFigure 27.Output Ripple 12VIN3.3VO2A20mV/div 1 Figure 28.Transient Response 12VIN3.3VO0.6-A to2-A\nμs/div Step\nFigure 29.Current Limit 1.8VOUTat25°C Figure 30.Current Limit 3.3VOUTat25°C\n10 Submit Documentation Feedback Copyright ©2010 –2015, Texas Instruments Incorporated\nProduct Folder Links: LMZ12002\n2.52.72.93.13.33.5\n0510152025\nINPUT VOLTAGE (V)OUTPUT CURRENT (A)SHORT CIRCUIT\nONSET\n85°C\n00.511.522.5\n5060 70 80 90 100 110 120\nAMBIENT TEMPERATURE (C)OUTPUT CURRENT (A)4.5 VIN20 VIN12 VIN\n/cc6JA = 19.6°C/W\nVOUT = 1.8V\nLMZ12002\nwww.ti.com SNVS650H –JANUARY 2010 –REVISED AUGUST 2015\nTypical Characteristics (continued)\nUnless otherwise specified, thefollowing conditions apply: VIN=12V;CIN=10-µFX7R Ceramic; CO=100-µFX7R Ceramic;\nTA=25°Cforefficiency curves andwaveforms.\nFigure 32.Thermal Derating VOUT=1.8V Figure 31.Current Limit 3.3VOUTat85°C\nCopyright ©2010 –2015, Texas Instruments Incorporated Submit Documentation Feedback 11\nProduct Folder Links: LMZ12002\n0.47 /c50F\n10 /c50H\nCoCINCvccCBST\nFBENSSVin\nLinear reg\nRON\nTimerCss\nRON\nRFBT\nRFBBCFF\nRegulator ICVO\nInternal \nPassivesVOUT\nGNDVIN1\n23\n45\n67\nLMZ12002\nSNVS650H –JANUARY 2010 –REVISED AUGUST 2015 www.ti.com\n7Detailed Description\n7.1 Overview\nTheLMZ12002 power module isaneasy-to-use step-down DC-DC solution capable ofdriving upto2-Aload with\nexceptional power conversion efficiency, lineandload regulation, andoutput accuracy.\n7.2 Functional Block Diagram\n7.3 Feature Description\n7.3.1 COT Control Circuit Overview\nConstant ON-Time control isbased onacomparator andanON-time one-shot, with theoutput voltage feedback\ncompared with aninternal 0.8-V reference. Ifthefeedback voltage isbelow thereference, themain MOSFET is\nturned onforafixed ON-time determined byaprogramming resistor RON.RONisconnected toVINsuch thatON-\ntime isreduced with increasing input supply voltage. Following thisON-time, themain MOSFET remains offfora\nminimum of260ns.Ifthevoltage onthefeedback pinfalls below thereference level again theON-time cycle is\nrepeated. Regulation isachieved inthismanner.\n7.3.2 Output Overvoltage Comparator\nThe voltage atFBiscompared toa0.92-V internal reference. IfFBrises above 0.92 VtheON-time is\nimmediately terminated. This condition isknown asovervoltage protection (OVP). Itcanoccur iftheinput voltage\nisincreased very suddenly oriftheoutput load isdecreased very suddenly. Once OVP isactivated, thetop\nMOSFET ON-times willbeinhibited until thecondition clears. Additionally, thesynchronous MOSFET willremain\nonuntil inductor current falls tozero.\n7.3.3 Current Limit\nCurrent limit detection iscarried outduring theOFF-time bymonitoring thecurrent inthesynchronous MOSFET.\nReferring totheFunctional Block Diagram ,when thetopMOSFET isturned off,theinductor current flows\nthrough theload, thePGND pinandtheinternal synchronous MOSFET. Ifthiscurrent exceeds 2.85 A(typical)\nthecurrent limit comparator disables thestart ofthenext ON-time period. Thenext switching cycle willoccur only\niftheFBinput isless than 0.8Vand theinductor current has decreased below 2.85 A.Inductor current is\nmonitored during theperiod oftime thesynchronous MOSFET isconducting. Solong asinductor current\nexceeds 2.85 A,further ON-time intervals forthetopMOSFET willnotoccur. Switching frequency islower during\ncurrent limit duetothelonger OFF-time.\nNOTE\nCurrent limit isdependent onboth duty cycle andtemperature asillustrated inthegraphs\nintheTypical Characteristics section.\n12 Submit Documentation Feedback Copyright ©2010 –2015, Texas Instruments Incorporated\nProduct Folder Links: LMZ12002\nENABLE\n1 ms/DivOUTPUT \nCURRENTOUTPUT \nVOLTAGE\n2V PRE-BIAS3.3V OUTPUT\n2.0V/div1.0A/Div1.0V/Div\nLMZ12002\nwww.ti.com SNVS650H –JANUARY 2010 –REVISED AUGUST 2015\nFeature Description (continued)\n7.3.4 Thermal Protection\nThe junction temperature oftheLMZ12002 must notbeallowed toexceed itsmaximum ratings. Thermal\nprotection isimplemented byaninternal Thermal Shutdown circuit which activates at165°C(typical) causing the\ndevice toenter alowpower standby state. Inthisstate themain MOSFET remains offcausing VOtofall,and\nadditionally theCSS capacitor isdischarged toground. Thermal protection helps prevent catastrophic failures for\naccidental device overheating. When thejunction temperature falls back below 145°C(typical hysteresis =20°C)\ntheSSpinisreleased, VOrises smoothly, andnormal operation resumes.\nApplications requiring maximum output current especially those athigh input voltage may require application\nderating atelevated temperatures.\n7.3.5 Zero CoilCurrent Detection\nThe current ofthelower (synchronous) MOSFET ismonitored byazero coilcurrent detection circuit which\ninhibits thesynchronous MOSFET when itscurrent reaches zero until thenext ON-time. This circuit enables the\nDCM operating mode, which improves efficiency atlight loads.\n7.3.6 Prebiased Start-Up\nThe LMZ12002 willproperly start upinto aprebiased output. This startup situation iscommon inmultiple rail\nlogic applications where current paths may exist between different power rails during thestart-up sequence. The\nfollowing scope capture shows proper behavior during thisevent.\nFigure 33.Prebiased Start-Up\n7.4 Device Functional Modes\n7.4.1 Discontinuous Conduction andContinuous Conduction Modes\nAtlight load theregulator willoperate indiscontinuous conduction mode (DCM). With load currents above the\ncritical conduction point, itwilloperate incontinuous conduction mode (CCM). When operating inDCM the\nswitching cycle begins atzero amps inductor current; increases uptoapeak value, and then recedes back to\nzero before theend oftheOFF-time. Note that during theperiod oftime that inductor current iszero, allload\ncurrent issupplied bytheoutput capacitor. Thenext ON-time period starts when thevoltage ontheattheFBpin\nfalls below theinternal reference. The switching frequency islower inDCM andvaries more with load current as\ncompared toCCM. Conversion efficiency inDCM ismaintained because conduction and switching losses are\nreduced with thesmaller load andlower switching frequency.\nCopyright ©2010 –2015, Texas Instruments Incorporated Submit Documentation Feedback 13\nProduct Folder Links: LMZ12002\n4\n5\n6\n7321EP\nVOUTFBRON SSVIN\nENGNDVIN\nCIN2 \n10 /c50FEnable\n4.5V to 20V\nCFF\n0.022 /c50FU1\nCSS\n0.022 /c50FRFBB\n1.07kLMZ12002TZ-ADJ\n1.8VO @ 2A\nCO1\n1 /c50FCO2\n100 /c50FRON \n32.4kRENT\n32.4k\nRENB\n11.8kRFBT\n1.37k\nCIN1\n1 /c50F\nLMZ12002\nSNVS650H –JANUARY 2010 –REVISED AUGUST 2015 www.ti.com\n8Application andImplementation\nNOTE\nInformation inthe following applications sections isnot part ofthe TIcomponent\nspecification, and TIdoes notwarrant itsaccuracy orcompleteness. TI’scustomers are\nresponsible fordetermining suitability ofcomponents fortheir purposes. Customers should\nvalidate andtesttheir design implementation toconfirm system functionality.\n8.1 Application Information\nThe LMZ12002 isastep-down DC-to-DC power module. Itistypically used toconvert ahigher DCvoltage toa\nlower DCvoltage with amaximum output current of2A.The following design procedure canbeused toselect\ncomponents fortheLMZ12002. Alternately, theWEBENCH software may beused togenerate complete designs.\nWhen generating adesign, the WEBENCH software utilizes iterative design procedure and accesses\ncomprehensive databases ofcomponents. Please gotowww.ti.com formore details\n8.2 Typical Application\nFigure 34.Evaluation Board Schematic Diagram\n8.2.1 Design Requirements\nForthisexample thefollowing application parameters exist.\n•VINRange =Upto20V\n•VOUT=0.8Vto6V\n•IOUT=2A\n8.2.2 Detailed Design Procedure\nThe LMZ12002 isfully supported byWEBENCH and offers thefollowing: component selection, electrical and\nthermal simulations aswell asthebuild-it board forareduction indesign time. The following listofsteps canbe\nused tomanually design theLMZ12002 application.\n1.Select minimum operating VINwith enable divider resistors\n2.Program VOwith divider resistor selection\n14 Submit Documentation Feedback Copyright ©2010 –2015, Texas Instruments Incorporated\nProduct Folder Links: LMZ12002\nLMZ12002\nwww.ti.com SNVS650H –JANUARY 2010 –REVISED AUGUST 2015\nTypical Application (continued)\n3.Program turnon time with soft-start capacitor selection\n4.Select CO\n5.Select CIN\n6.Setoperating frequency with RON\n8.2.2.1 Enable Divider, RENTand RENBSelection\nThe enable input provides aprecise 1.18-V band-gap rising threshold toallow direct logic drive orconnection to\navoltage divider from ahigher enable voltage such asVin.Theenable input also incorporates 90mV(typical) of\nhysteresis resulting inafalling threshold of1.09 V.Themaximum recommended voltage intotheENpinis6.5V.\nForapplications where themidpoint oftheenable divider exceeds 6.5V,asmall Zener diode canbeadded to\nlimit thisvoltage.\nThe function ofthisresistive divider istoallow thedesigner tochoose aninput voltage below which thecircuit\nwillbedisabled. This implements thefeature ofprogrammable under voltage lockout. This isoften used in\nbattery powered systems toprevent deep discharge ofthesystem battery. Itisalso useful insystem designs for\nsequencing ofoutput rails ortoprevent early turnon ofthesupply asthemain input voltage railrises atpower-\nup.Applying theenable divider tothemain input railisoften done inthecase ofhigher input voltage systems\nwhere alower boundary ofoperation must beestablished. Inthecase ofsequencing supplies, thedivider is\nconnected toarailthat becomes active earlier inthepower-up cycle than theLMZ12002 output rail.The two\nresistors must bechosen based onthefollowing ratio:\nRENT/RENB=(VINUVLO /1.18 V)–1 (1)\nThe LMZ12002 demonstration and evaluation boards use11.8 kΩforRENBand 32.4 kΩforRENTresulting ina\nrising UVLO of4.5V.This divider presents 5.34 VtotheENinput when thedivider input israised to20V.\nTheENpinisinternally pulled uptoVINandcanbeleftfloating foralways-on operation.\n8.2.2.2 Output Voltage Selection\nOutput voltage isdetermined byadivider oftworesistors connected between VOand ground. The midpoint of\nthedivider isconnected totheFBinput. The voltage atFBiscompared toa0.8-V internal reference. Innormal\noperation anON-time cycle isinitiated when thevoltage ontheFBpinfalls below 0.8V.Themain MOSFET ON-\ntime cycle causes theoutput voltage toriseandthevoltage attheFBtoexceed 0.8V.Aslong asthevoltage at\nFBisabove 0.8V,ON-time cycles willnotoccur.\nTheregulated output voltage determined bytheexternal divider resistors RFBTandRFBBis:\nVO=0.8V×(1+RFBT/RFBB) (2)\nRearranging terms; theratio ofthefeedback resistors foradesired output voltage is:\nRFBT/RFBB=(VO/0.8V)–1 (3)\nThese resistors must bechosen from values intherange of1.0kΩto10.0 kΩ.\nForVO=0.8VtheFBpincanbeconnected totheoutput directly solong asanoutput preload resistor remains\nthat draws more than 20µA.Converter operation requires thisminimum load tocreate asmall inductor ripple\ncurrent andmaintain proper regulation when noload ispresent.\nAfeed-forward capacitor isplaced inparallel with RFBTtoimprove load step transient response. Itsvalue is\nusually determined experimentally byload stepping between DCM andCCM conduction modes andadjusting for\nbest transient response andminimum output ripple.\nTable 1liststhevalues forRFBT,RFBB,CFFandRON.\nTable 1.BillofMaterials\nREF DES DESCRIPTION CASE SIZE MANUFACTURER MANUFACTURER P/N\nU1 SIMPLE SWITCHER PFM-7 Texas Instruments LMZ12002 TZ\nCin1 1µF,50V,X7R 1206 Taiyo Yuden UMK316B7105KL-T\nCin2 10µF,50V,X7R 1210 Taiyo Yuden UMK325BJ106MM-T\nCO1 1µF,50V,X7R 1206 Taiyo Yuden UMK316B7105KL-T\nCopyright ©2010 –2015, Texas Instruments Incorporated Submit Documentation Feedback 15\nProduct Folder Links: LMZ12002\nLMZ12002\nSNVS650H –JANUARY 2010 –REVISED AUGUST 2015 www.ti.com\nTypical Application (continued)\nTable 1.BillofMaterials (continued)\nREF DES DESCRIPTION CASE SIZE MANUFACTURER MANUFACTURER P/N\nCO2 100µF,6.3V,X7R 1210 Taiyo Yuden JMK325BJ10CR7MM-T\nRFBT 1.37 kΩ 0603 Vishay Dale CRCW06031K37FKEA\nRFBB 1.07 kΩ 0603 Vishay Dale CRCW06031K07FKEA\nRON 32.4 kΩ 0603 Vishay Dale CRCW060332K4FKEA\nRENT 32.4 kΩ 0603 Vishay Dale CRCW060332K4FKEA\nRENB 11.8 kΩ 0603 Vishay Dale CRCW060311k8FKEA\nCFF 22nF,±10%, X7R, 16V 0603 TDK C1608X7R1H223K\nCSS 22nF,±10%, X7R, 16V 0603 TDK C1608X7R1H223K\n8.2.2.3 Soft-Start Capacitor Selection\nProgrammable soft-start permits theregulator toslowly ramp toitssteady-state operating point after being\nenabled, thereby reducing current inrush from theinput supply and slowing theoutput voltage rise-time to\nprevent overshoot.\nUpon turn-on, after allUVLO conditions have been passed, aninternal 8-µAcurrent source begins charging the\nexternal soft-start capacitor. Thesoft-start time duration toreach steady-state operation isgiven bytheformula:\ntSS=VREF×CSS/Iss=0.8V×CSS/8µA (4)\nThis equation canberearranged asfollows:\nCSS=tSS×8μA/0.8V (5)\nUse ofa0.022-μFcapacitor results in2.2-ms soft-start duration. This isrecommended asaminimum value.\nAsthesoft-start input exceeds 0.8Vtheoutput ofthepower stage willbeinregulation. The soft-start capacitor\ncontinues charging until itreaches approximately 3.8VontheSSpin.Voltage levels between 0.8Vand3.8V\nhave noeffect onother circuit operation. Note that thefollowing conditions willreset thesoft-start capacitor by\ndischarging theSSinput toground with aninternal 20-μAcurrent sink.\n•Theenable input being pulled low\n•Thermal shutdown condition\n•Overcurrent fault\n•Internal VCCUVLO (Approx 4-Vinput toVIN)\n8.2.2.4 COSelection\nNone oftherequired COoutput capacitance iscontained within themodule. Ataminimum, theoutput capacitor\nmust meet theworst case minimum ripple current rating of0.5×ILRP-P,ascalculated inEquation 17.Beyond\nthat, additional capacitance willreduce output ripple solong astheESR islowenough topermit it.Aminimum\nvalue of10μFisgenerally required. Experimentation willberequired ifattempting tooperate with aminimum\nvalue. Ceramic capacitors orother lowESR types arerecommended. See AN-2024 formore detail.\nEquation 6provides agood firstpass approximation ofCOforload transient requirements:\nCO≥ISTEP×VFB×L×VIN/(4×VO×(VIN–VO)×VOUT-TRAN ) (6)\nSolving:\nCO≥2A×0.8V×10μH×12V/(4×3.3V×(12V×3.3V)×33mV)≥50μF (7)\nThe LMZ12002 demonstration and evaluation boards arepopulated with a100 uF6.3V X5R output capacitor.\nLocations forextra output capacitors areprovided. See AN-2024 forlocations.\n16 Submit Documentation Feedback Copyright ©2010 –2015, Texas Instruments Incorporated\nProduct Folder Links: LMZ12002\nLMZ12002\nwww.ti.com SNVS650H –JANUARY 2010 –REVISED AUGUST 2015\n8.2.2.5 CINSelection\nThe LMZ12002 module contains aninternal 0.47- µFinput ceramic capacitor. Additional input capacitance is\nrequired external tothemodule tohandle theinput ripple current oftheapplication. This input capacitance must\nbelocated invery close proximity tothemodule. Input capacitor selection isgenerally directed tosatisfy theinput\nripple current requirements rather than bycapacitance value. Worst case input ripple current rating isdictated by\nEquation 8:\nI(CIN(RMS) )≊1/2×IO×√(D/1-D)\nwhere\n•D≊VO/VIN (8)\nAsapoint ofreference, theworst case ripple current willoccur when themodule ispresented with fullload\ncurrent andwhen VIN=2×VO.\nRecommended minimum input capacitance is10-µFX7R ceramic with avoltage rating atleast 25% higher than\nthemaximum applied input voltage fortheapplication. TIrecommends topay attention tothevoltage and\ntemperature deratings ofthecapacitor selected.\nNOTE\nRipple current rating ofceramic capacitors may bemissing from thecapacitor data sheet\nandyoumay have tocontact thecapacitor manufacturer forthisrating.\nIfthesystem design requires acertain minimum value ofinput ripple voltageΔVINbemaintained then Equation 9\nmay beused.\nCIN≥IO×D×(1–D)/fSW-CCM ×ΔVIN (9)\nIfΔVINis1%ofVINfora20-V input to3.3-V output application thisequals 200mVandfSW=400kHz.\nCIN≥2A×3.3V/20V×(1–3.3V/20V)/(400000 ×0.200 V)\n≥3.4μF\nAdditional bulk capacitance with higher ESR may berequired todamp any resonant effects oftheinput\ncapacitance andparasitic inductance oftheincoming supply lines.\n8.2.2.6 RONResistor Selection\nMany designs willbegin with adesired switching frequency inmind. Forthatpurpose Equation 10canbeused.\nfSW(CCM)≊VO/(1.3×10-10×RON) (10)\nThis canberearranged as\nRON≊VO/(1.3×10-10×fSW(CCM) (11)\nThe selection ofRON and fSW(CCM) must beconfined bylimitations intheON-time and OFF-time fortheCOT\nControl Circuit Overview section.\nThe ON-time oftheLMZ12002 timer isdetermined bytheresistor RONandtheinput voltage VIN.Itiscalculated\nasfollows:\ntON=(1.3×10-10×RON)/VIN (12)\nTheinverse relationship oftONandVINgives anearly constant switching frequency asVINisvaried. RONmust be\nselected such that theon-time atmaximum VINisgreater than 150 ns.The on-timer hasalimiter toensure a\nminimum of150nsfortON.This limits themaximum operating frequency, which isgoverned byEquation 13:\nfSW(MAX) =VO/(VIN(MAX) ×150ns) (13)\nThis equation canbeused toselect RONifacertain operating frequency isdesired solong astheminimum ON-\ntime of150nsisobserved. Thelimit forRONcanbecalculated asfollows:\nRON≥VIN(MAX) ×150ns/(1.3×10-10) (14)\nIfRONcalculated inEquation 11isless than theminimum value determined inEquation 14alower frequency\nmust beselected. Alternatively, VIN(MAX) canalso belimited inorder tokeep thefrequency unchanged.\nAdditionally, consider theminimum OFF-time of260 nslimits themaximum duty ratio. Larger RON(lower FSW)\nmust beselected inanyapplication requiring large duty ratio.\nCopyright ©2010 –2015, Texas Instruments Incorporated Submit Documentation Feedback 17\nProduct Folder Links: LMZ12002\n500 mA/Div 2.00 /c50s/Div\n500 mA/Div 2.00 /c50s/Div\nLMZ12002\nSNVS650H –JANUARY 2010 –REVISED AUGUST 2015 www.ti.com\n8.2.2.7 Discontinuous Conduction and Continuous Conduction Modes Selection\nOperating frequency inDCM canbecalculated asfollows:\nfSW(DCM)≊VO×(VIN–1)×10μH×1.18 ×1020×IO/(VIN–VO)×RON2(15)\nInCCM, current flows through theinductor through theentire switching cycle andnever falls tozero during the\noff-time. The switching frequency remains relatively constant with load current and linevoltage variations. The\nCCM operating frequency canbecalculated using Equation 7above.\nFollowing isacomparison pairofwaveforms oftheshowing both CCM (upper) andDCM operating modes.\nVIN=12V,VO=3.3V,IO=2A/0.26 A2μs/div\nFigure 35.CCM andDCM Operating Modes\nTheapproximate formula fordetermining theDCM/CCM boundary isasfollows:\nIDCB≊VO×(VIN–VO)/(2×10μH×fSW(CCM) ×VIN) (16)\nFigure 36isatypical waveform showing theboundary condition.\nVIN=12V,VO=3.3V,IO=0.29 A2μs/div\nFigure 36.Transition Mode Operation\nThe inductor internal tothemodule is10μH.This value was chosen asagood balance between lowandhigh\ninput voltage applications. The main parameter affected bytheinductor istheamplitude oftheinductor ripple\ncurrent (ILR).ILRcanbecalculated with:\nILRP-P =VO×(VIN–VO)/(10µH×fSW×VIN)\nwhere\n•VINisthemaximum input voltage andfSWisdetermined from Equation 10. (17)\nIftheoutput current IOisdetermined byassuming that IO=IL,thehigher and lower peak ofILRcan be\ndetermined. Beaware thatthelower peak ofILRmust bepositive ifCCM operation isrequired.\n18 Submit Documentation Feedback Copyright ©2010 –2015, Texas Instruments Incorporated\nProduct Folder Links: LMZ12002\n0.010.030.040.050.070.0\n0\nFREQUENCY (MHz)RADIATED EMISSIONS (dB /c50V/m)\n20.060.080.0\n2004006008001000EN 55022 CLASS B LIMIT\n00.511.522.5\n50 60 70 80 90 100 110 120\nAMBIENT TEMPERATURE (°C)OUTPUT CURRENT (A)\n50556065707580859095100\n0 0.5 1 1.5 2\nOUTPUT CURRENT (A)EFFICIENCY (%)\n25°C\nLMZ12002\nwww.ti.com SNVS650H –JANUARY 2010 –REVISED AUGUST 2015\n8.2.3 Application Curves\nVIN=12V,VOUT=5V VIN=12V,VOUT=5V\nFigure 37.Efficiency Figure 38.Thermal Derating Curve\nFigure 39.Radiated Emissions (EN55022 Class B)from Evaluation Board\nCopyright ©2010 –2015, Texas Instruments Incorporated Submit Documentation Feedback 19\nProduct Folder Links: LMZ12002\nLMZ12002\nSNVS650H –JANUARY 2010 –REVISED AUGUST 2015 www.ti.com\n9Power Supply Recommendations\nThe LMZ12002 device isdesigned tooperate from aninput voltage supply range between 4.5Vand20V.This\ninput supply must bewell regulated andable towithstand maximum input current andmaintain astable voltage.\nThe resistance oftheinput supply railmust belowenough thataninput current transient does notcause ahigh\nenough drop attheLMZ12002 supply voltage thatcancause afalse UVLO fault triggering andsystem reset. If\ntheinput supply ismore than afewinches from theLMZ12002, additional bulk capacitance may berequired in\naddition totheceramic bypass capacitors. The amount ofbulk capacitance isnotcritical, buta47-μFor100-μF\nelectrolytic capacitor isatypical choice.\n10Layout\n10.1 Layout Guidelines\nPCB layout isanimportant part ofDC-DC converter design. Poor board layout candisrupt theperformance ofa\nDC-DC converter and surrounding circuitry bycontributing toEMI, ground bounce and resistive voltage drop in\nthetraces. These cansend erroneous signals totheDC-DC converter resulting inpoor regulation orinstability.\nGood layout canbeimplemented byfollowing afewsimple design rules.\n1.Minimize area ofswitched current loops.\nFrom anEMI reduction standpoint, itisimperative tominimize thehigh di/dt current paths during PCB layout.\nThe high current loops thatdonotoverlap have high di/dt content thatwillcause observable high frequency\nnoise ontheoutput piniftheinput capacitor CIN1isplaced adistance away fortheLMZ12002. Therefore\nphysically place CIN1asaclose aspossible totheLMZ12002 VINandGND exposed pad. This willminimize\nthehigh di/dt area andreduce radiated EMI. Additionally, grounding forboth theinput andoutput capacitor\nmust consist ofalocalized topside plane thatconnects totheGND exposed pad(EP).\n2.Have asingle point ground.\nThe ground connections forthefeedback, soft-start, andenable components must berouted totheGND pin\nofthedevice. This prevents anyswitched orload currents from flowing intheanalog ground traces. Ifnot\nproperly handled, poor grounding can result indegraded load regulation orerratic output voltage ripple\nbehavior. Provide thesingle point ground connection from pin4toEP.\n3.Minimize trace length totheFBpin.\nBoth feedback resistors, RFBTandRFBB,andthefeed forward capacitor CFF,must belocated close totheFB\npin.Since theFBnode ishigh impedance, maintain thecopper area assmall aspossible. Thetrace arefrom\nRFBT,RFBB,andCFFmust berouted away from thebody oftheLMZ12002 tominimize noise.\n4.Make input andoutput busconnections aswide aspossible.\nThis reduces anyvoltage drops ontheinput oroutput oftheconverter andmaximizes efficiency. Tooptimize\nvoltage accuracy attheload, ensure thataseparate feedback voltage sense trace ismade totheload. Doing\nsowillcorrect forvoltage drops andprovide optimum output accuracy.\n5.Provide adequate device heat-sinking.\nUse anarray ofheat-sinking vias toconnect theexposed padtotheground plane onthebottom PCB layer.\nIfthePCB hasaplurality ofcopper layers, these thermal vias canalso beemployed tomake connection to\ninner layer heat-spreading ground planes. Forbest results usea6×6viaarray with aminimum viadiameter\nof8mils thermal vias spaced 59mils (1.5 mm). Ensure enough copper area isused forheat-sinking tokeep\nthejunction temperature below 125°C.\n20 Submit Documentation Feedback Copyright ©2010 –2015, Texas Instruments Incorporated\nProduct Folder Links: LMZ12002\nRONENSS\nGNDFB\nVIN1 2 3 4 5 6 7Top View\nVINCOUT\nVOUT\nRENTRON\nCSSGNDThermal ViasVOUTCINGND\nRENBCFFRFBT\nRFBB\nGND PlaneEPAD\nVIN\nGNDVIN\nVO\nCin1 CO1\nLoop 1 Loop 2LMZ12002\nVOUT\nHigh \ndi/dt\nLMZ12002\nwww.ti.com SNVS650H –JANUARY 2010 –REVISED AUGUST 2015\n10.2 Layout Examples\nFigure 40.Critical Current Loops toMinimize\nFigure 41.PCB Layout Guide\nCopyright ©2010 –2015, Texas Instruments Incorporated Submit Documentation Feedback 21\nProduct Folder Links: LMZ12002\nLMZ12002\nSNVS650H –JANUARY 2010 –REVISED AUGUST 2015 www.ti.com\nLayout Examples (continued)\nFigure 42.TopView ofEvaluation PCB\nFigure 43.Bottom View ofEvaluation PCB\n10.3 Power Dissipation andThermal Considerations\nForthedesign case ofVIN=12V,VO=3.3V,IO=2A,TAMB(MAX) =85°C,and TJUNCTION =125°C,thedevice\nmust seeathermal resistance from case toambient of:\nRθCA<(TJ-MAX –TAMB(MAX) )/PIC-LOSS –RθJC (18)\nGiven thetypical thermal resistance from junction tocase tobe1.9°C/W. Use the85°Cpower dissipation curves\nintheTypical Characteristics section toestimate thePIC-LOSS fortheapplication being designed. Inthis\napplication itis1.2W\nRθCA<(125 –85)/1.2W–1.9=31.4 (19)\nToreach RθCA=31.4, thePCB isrequired todissipate heat effectively. With noairflow andnoexternal heat, a\ngood estimate oftherequired board area covered by1-oz. copper onboth thetopandbottom metal layers is:\n22 Submit Documentation Feedback Copyright ©2010 –2015, Texas Instruments Incorporated\nProduct Folder Links: LMZ12002\nLMZ12002\nwww.ti.com SNVS650H –JANUARY 2010 –REVISED AUGUST 2015\nPower Dissipation andThermal Considerations (continued)\nBoard Area_cm2=500°C×cm2/W/RθJC (20)\nAsaresult, approximately 15.9 square cmof1-oz. copper ontopand bottom layers isrequired forthePCB\ndesign. The PCB copper heat sink must beconnected totheexposed pad. Approximately thirty six,8mils\nthermal vias spaced 59mils (1.5 mm) apart must connect thetopcopper tothebottom copper. Foranexample\nofahigh thermal performance PCB layout, refer tothedemo board application note AN-2024 (SNVA422 ).\n10.4 Power Module SMT Guidelines\nTherecommendations below areforastandard module surface mount assembly\n•Land Pattern —Follow thePCB land pattern with either soldermask defined ornon-soldermask defined pads\n•Stencil Aperture\n–Fortheexposed dieattach pad(DAP), adjust thestencil forapproximately 80% coverage ofthePCB land\npattern\n–Forallother I/Opads usea1:1ratio between theaperture andtheland pattern recommendation\n•Solder Paste —Use astandard SAC Alloy such asSAC 305, type 3orhigher\n•Stencil Thickness —0.125 to0.15 mm\n•Reflow -Refer tosolder paste supplier recommendation andoptimized perboard size anddensity\n•Refer toDesign Summary LMZ1xxx andLMZ2xxx Power Modules Family (SNAA214 )forreflow information.\n•Maximum number ofreflows allowed isone\nFigure 44.Sample Reflow Profile\nTable 2.Sample Reflow Profile Table\nMAX TEMP REACHED TIME ABOVE REACHED TIME ABOVE REACHED TIME ABOVE REACHEDPROBE(°C) MAX TEMP 235°C 235°C 245°C 245°C 260°C 260°C\n1 242.5 6.58 0.49 6.39 0.00 – 0.00 –\n2 242.5 7.10 0.55 6.31 0.00 7.10 0.00 –\n3 241.0 7.09 0.42 6.44 0.00 – 0.00 –\nCopyright ©2010 –2015, Texas Instruments Incorporated Submit Documentation Feedback 23\nProduct Folder Links: LMZ12002\nLMZ12002\nSNVS650H –JANUARY 2010 –REVISED AUGUST 2015 www.ti.com\n11Device andDocumentation Support\n11.1 Device Support\n11.1.1 Third-Party Products Disclaimer\nTI\'S PUBLICATION OFINFORMATION REGARDING THIRD-PARTY PRODUCTS ORSERVICES DOES NOT\nCONSTITUTE ANENDORSEMENT REGARDING THE SUITABILITY OFSUCH PRODUCTS ORSERVICES\nORAWARRANTY, REPRESENTATION ORENDORSEMENT OFSUCH PRODUCTS ORSERVICES, EITHER\nALONE ORINCOMBINATION WITH ANY TIPRODUCT ORSERVICE.\n11.1.2 Development Support\nFordevelopmental support, seethefollowing:\nWEBENCH Tool, http://www.ti.com/webench\n11.2 Documentation Support\n11.2.1 Related Documentation\nForrelated documentation, seethefollowing:\n•AN-2027 Inverting Application fortheLMZ14203 SIMPLE SWITCHER Power Module ,(SNVA425 )\n•Absolute Maximum Ratings forSoldering ,(SNOA549 )\n•AN-2024 LMZ1420x /LMZ1200x Evaluation Board (SNVA422 )\n•AN-2085 LMZ23605/03, LMZ22005/03 Evaluation Board (SNVA457 )\n•AN-2054 Evaluation Board forLM10000 -PowerWise AVS System Controller (SNVA437 )\n•AN-2020 Thermal Design ByInsight, NotHindsight (SNVA419 )\n•AN-2026 Effect ofPCB Design onThermal Performance ofSIMPLE SWITCHER Power Modules (SNVA424 )\n•Design Summary LMZ1xxx andLMZ2xxx Power Modules Family (SNAA214 )\n11.3 Community Resources\nThe following links connect toTIcommunity resources. Linked contents areprovided "AS IS"bytherespective\ncontributors. They donotconstitute TIspecifications anddonotnecessarily reflect TI\'sviews; seeTI\'sTerms of\nUse.\nTIE2E™Online Community TI\'sEngineer-to-Engineer (E2E) Community. Created tofoster collaboration\namong engineers. Ate2e.ti.com, youcanaskquestions, share knowledge, explore ideas andhelp\nsolve problems with fellow engineers.\nDesign Support TI\'sDesign Support Quickly findhelpful E2E forums along with design support tools and\ncontact information fortechnical support.\n11.4 Trademarks\nE2E isatrademark ofTexas Instruments.\nWEBENCH, SIMPLE SWITCHER areregistered trademarks ofTexas Instruments.\nAllother trademarks aretheproperty oftheir respective owners.\n11.5 Electrostatic Discharge Caution\nThese devices have limited built-in ESD protection. The leads should beshorted together orthedevice placed inconductive foam\nduring storage orhandling toprevent electrostatic damage totheMOS gates.\n11.6 Glossary\nSLYZ022 —TIGlossary .\nThis glossary listsandexplains terms, acronyms, anddefinitions.\n24 Submit Documentation Feedback Copyright ©2010 –2015, Texas Instruments Incorporated\nProduct Folder Links: LMZ12002\nLMZ12002\nwww.ti.com SNVS650H –JANUARY 2010 –REVISED AUGUST 2015\n12Mechanical, Packaging, andOrderable Information\nThe following pages include mechanical, packaging, and orderable information. This information isthemost\ncurrent data available forthedesignated devices. This data issubject tochange without notice and revision of\nthisdocument. Forbrowser-based versions ofthisdata sheet, refer totheleft-hand navigation.\nCopyright ©2010 –2015, Texas Instruments Incorporated Submit Documentation Feedback 25\nProduct Folder Links: LMZ12002\nPACKAGE OPTION ADDENDUM\nwww.ti.com 23-Aug-2020\nAddendum-Page 1PACKAGING INFORMATION\nOrderable Device Status\n(1)Package Type Package\nDrawingPinsPackage\nQtyEco Plan\n(2)Lead finish/\nBall material\n(6)MSL Peak Temp\n(3)Op Temp (°C) Device Marking\n(4/5)Samples\nLMZ12002TZ-ADJ/NOPB ACTIVE TO-PMOD NDW 7250RoHS & Green SN Level-3-245C-168 HR -40 to 125 LMZ12002\nTZ-ADJ\nLMZ12002TZE-ADJ/NOPB ACTIVE TO-PMOD NDW 745RoHS & Green SN Level-3-245C-168 HR -40 to 125 LMZ12002\nTZ-ADJ\nLMZ12002TZX-ADJ/NOPB ACTIVE TO-PMOD NDW 7500RoHS & Green SN Level-3-245C-168 HR -40 to 125 LMZ12002\nTZ-ADJ\n \n(1) The marketing status values are defined as follows:\nACTIVE: Product device recommended for new designs.\nLIFEBUY:  TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.\nNRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.\nPREVIEW:  Device has been announced but is not in production. Samples may or may not be available.\nOBSOLETE:  TI has discontinued the production of the device.\n \n(2) RoHS:  TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances,  including the requirement that RoHS substance\ndo not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may\nreference these types of products as "Pb-Free".\nRoHS Exempt:  TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.\nGreen: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold.  Antimony trioxide based\nflame retardants must also meet the <=1000ppm threshold requirement.\n \n(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.\n \n(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.\n \n(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation\nof the previous line and the two combined represent the entire Device Marking for that device.\n \n(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two\nlines if the finish value exceeds the maximum column width.\n \nImportant Information and Disclaimer: The information provided on this page represents TI\'s knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information\nprovided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and\ncontinues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.\nTI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.\nPACKAGE OPTION ADDENDUM\nwww.ti.com 23-Aug-2020\nAddendum-Page 2 \nIn no event shall TI\'s liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.\n \nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 9-Aug-2022\nTAPE AND REEL INFORMATION\nReel Width (W1)REEL DIMENSIONS\nA0\nB0\nK0\nWDimension designed to accommodate the component length\nDimension designed to accommodate the component thickness\nOverall width of the carrier tape\nPitch between successive cavity centersDimension designed to accommodate the component widthTAPE DIMENSIONS\nK0 P1\nB0W\nA0 Cavity\nQUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE\nPocket QuadrantsSprocket Holes\nQ1 Q1 Q2 Q2\nQ3 Q3 Q4 Q4 User Direction of FeedP1Reel\nDiameter\n \n*All dimensions are nominal\nDevice Package\nTypePackage\nDrawingPinsSPQ Reel\nDiameter\n(mm)Reel\nWidth\nW1 (mm)A0\n(mm)B0\n(mm)K0\n(mm)P1\n(mm)W\n(mm)Pin1\nQuadrant\nLMZ12002TZ-ADJ/NOPB TO-\nPMODNDW 7250 330.0 24.410.614.225.016.024.0 Q2\nLMZ12002TZX-\nADJ/NOPBTO-\nPMODNDW 7500 330.0 24.410.614.225.016.024.0 Q2\nPack Materials-Page 1\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 9-Aug-2022\nTAPE AND REEL BOX DIMENSIONS\nWidth (mm)\nWLH\n \n*All dimensions are nominal\nDevice Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm)\nLMZ12002TZ-ADJ/NOPB TO-PMOD NDW 7250 367.0 367.0 45.0\nLMZ12002TZX-ADJ/NOPB TO-PMOD NDW 7500 367.0 367.0 45.0\nPack Materials-Page 2\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 9-Aug-2022\nTUBE\n \n \nL - Tube lengthT - Tube  \nheight\nW - Tube  \nwidth\nB - Alignment groove width\n \n \n*All dimensions are nominal\nDevice Package Name Package Type Pins SPQ L (mm) W (mm) T (µm) B (mm)\nLMZ12002TZE-ADJ/NOPB NDW TO-PMOD 7 45 502 17 6700 8.4\nPack Materials-Page 3\nMECHANICAL  DATA\nNDW0007A\nwww .ti.comTZA07A (Rev D)TOP SIDE OF P ACKA GEBOTTOM SIDE OF P ACKA GE\nIMPORTANT NOTICE AND DISCLAIMER\nTI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE \nDESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” \nAND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY \nIMPLIED WARRANTIES OF MERCHANTABILIT Y, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD \nPARTY INTELLECTUAL PROPERTY RIGHTS.\nThese resources are intended for skilled developers designing with TI products. Y ou are solely responsible for (1) selecting the appropriate \nTI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable \nstandards, and any other safety, security, regulatory or other requirements.\nThese resources are subject to change without notice. TI grants you permission to use these resources only for development of an \napplication that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license \nis granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for , and you \nwill fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these \nresources.\nTI’s products are provided subject to TI’s Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with \nsuch TI products. TI’s provision of these resources does not expand or otherwise alter TI’s applicable warranties or warranty disclaimers for \nTI products.\nTI objects to and rejects any additional or different terms you may have proposed. IMPORTANT NOTICE\nMailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265\nCopyright © 202 2, Texas Instruments Incorporated\n'}]
!==============================================================================!
### Component Summary: LMZ12002TZE-ADJ/NOPB

#### Key Specifications:
- **Voltage Ratings:**
  - Input Voltage Range: 4.5V to 20V
  - Output Voltage Range: 0.8V to 6V (adjustable)
  
- **Current Ratings:**
  - Maximum Output Current: 2A
  
- **Power Consumption:**
  - Maximum Total Power Output: 12W
  
- **Operating Temperature Range:**
  - Junction Temperature Range: -40°C to 125°C
  
- **Package Type:**
  - TO-PMOD (NDW), 7 pins, dimensions 9.85 mm x 10.16 mm
  
- **Special Features:**
  - Integrated shielded inductor
  - Fast transient response
  - Low output voltage ripple
  - Protection features including thermal shutdown, input undervoltage lockout, output overvoltage protection, and short circuit protection
  - Prebiased start-up capability
  - Pin-to-pin compatible with other devices in the LMZ family
  
- **Moisture Sensitive Level (MSL):**
  - Level 3, according to JEDEC J-STD-020E

#### Description:
The **LMZ12002** is a SIMPLE SWITCHER® power module designed for step-down (buck) DC-DC conversion. It is capable of delivering up to 2A of output current with high efficiency and low output voltage ripple. The module integrates a shielded inductor, which simplifies the design and reduces the number of external components required. The LMZ12002 is particularly noted for its ease of use, making it suitable for time-critical projects and applications with space constraints.

#### Typical Applications:
- **Point-of-load conversions** from 5V and 12V input rails
- **Power management** in various electronic devices
- **Signal processing** applications requiring stable voltage supplies
- **High thermal requirement applications** where efficient heat dissipation is critical
- **Negative output voltage applications** (with appropriate design considerations)

The LMZ12002 is ideal for use in systems where compact size, high efficiency, and robust performance are essential, such as in FPGAs, ASICs, and other digital circuits requiring reliable power supply solutions.