<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › arm › mach-versatile › include › mach › irqs.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../../index.html"></a><h1>irqs.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> *  arch/arm/mach-versatile/include/mach/irqs.h</span>
<span class="cm"> *</span>
<span class="cm"> *  Copyright (C) 2003 ARM Limited</span>
<span class="cm"> *  Copyright (C) 2000 Deep Blue Solutions Ltd.</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or modify</span>
<span class="cm"> * it under the terms of the GNU General Public License as published by</span>
<span class="cm"> * the Free Software Foundation; either version 2 of the License, or</span>
<span class="cm"> * (at your option) any later version.</span>
<span class="cm"> *</span>
<span class="cm"> * This program is distributed in the hope that it will be useful,</span>
<span class="cm"> * but WITHOUT ANY WARRANTY; without even the implied warranty of</span>
<span class="cm"> * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the</span>
<span class="cm"> * GNU General Public License for more details.</span>
<span class="cm"> *</span>
<span class="cm"> * You should have received a copy of the GNU General Public License</span>
<span class="cm"> * along with this program; if not, write to the Free Software</span>
<span class="cm"> * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA  02111-1307  USA</span>
<span class="cm"> */</span>

<span class="cp">#include &lt;mach/platform.h&gt;</span>

<span class="cm">/* </span>
<span class="cm"> *  IRQ interrupts definitions are the same as the INT definitions</span>
<span class="cm"> *  held within platform.h</span>
<span class="cm"> */</span>
<span class="cp">#define IRQ_VIC_START		0</span>
<span class="cp">#define IRQ_WDOGINT		(IRQ_VIC_START + INT_WDOGINT)</span>
<span class="cp">#define IRQ_SOFTINT		(IRQ_VIC_START + INT_SOFTINT)</span>
<span class="cp">#define IRQ_COMMRx		(IRQ_VIC_START + INT_COMMRx)</span>
<span class="cp">#define IRQ_COMMTx		(IRQ_VIC_START + INT_COMMTx)</span>
<span class="cp">#define IRQ_TIMERINT0_1		(IRQ_VIC_START + INT_TIMERINT0_1)</span>
<span class="cp">#define IRQ_TIMERINT2_3		(IRQ_VIC_START + INT_TIMERINT2_3)</span>
<span class="cp">#define IRQ_GPIOINT0		(IRQ_VIC_START + INT_GPIOINT0)</span>
<span class="cp">#define IRQ_GPIOINT1		(IRQ_VIC_START + INT_GPIOINT1)</span>
<span class="cp">#define IRQ_GPIOINT2		(IRQ_VIC_START + INT_GPIOINT2)</span>
<span class="cp">#define IRQ_GPIOINT3		(IRQ_VIC_START + INT_GPIOINT3)</span>
<span class="cp">#define IRQ_RTCINT		(IRQ_VIC_START + INT_RTCINT)</span>
<span class="cp">#define IRQ_SSPINT		(IRQ_VIC_START + INT_SSPINT)</span>
<span class="cp">#define IRQ_UARTINT0		(IRQ_VIC_START + INT_UARTINT0)</span>
<span class="cp">#define IRQ_UARTINT1		(IRQ_VIC_START + INT_UARTINT1)</span>
<span class="cp">#define IRQ_UARTINT2		(IRQ_VIC_START + INT_UARTINT2)</span>
<span class="cp">#define IRQ_SCIINT		(IRQ_VIC_START + INT_SCIINT)</span>
<span class="cp">#define IRQ_CLCDINT		(IRQ_VIC_START + INT_CLCDINT)</span>
<span class="cp">#define IRQ_DMAINT		(IRQ_VIC_START + INT_DMAINT)</span>
<span class="cp">#define IRQ_PWRFAILINT 		(IRQ_VIC_START + INT_PWRFAILINT)</span>
<span class="cp">#define IRQ_MBXINT		(IRQ_VIC_START + INT_MBXINT)</span>
<span class="cp">#define IRQ_GNDINT		(IRQ_VIC_START + INT_GNDINT)</span>
<span class="cp">#define IRQ_VICSOURCE21		(IRQ_VIC_START + INT_VICSOURCE21)</span>
<span class="cp">#define IRQ_VICSOURCE22		(IRQ_VIC_START + INT_VICSOURCE22)</span>
<span class="cp">#define IRQ_VICSOURCE23		(IRQ_VIC_START + INT_VICSOURCE23)</span>
<span class="cp">#define IRQ_VICSOURCE24		(IRQ_VIC_START + INT_VICSOURCE24)</span>
<span class="cp">#define IRQ_VICSOURCE25		(IRQ_VIC_START + INT_VICSOURCE25)</span>
<span class="cp">#define IRQ_VICSOURCE26		(IRQ_VIC_START + INT_VICSOURCE26)</span>
<span class="cp">#define IRQ_VICSOURCE27		(IRQ_VIC_START + INT_VICSOURCE27)</span>
<span class="cp">#define IRQ_VICSOURCE28		(IRQ_VIC_START + INT_VICSOURCE28)</span>
<span class="cp">#define IRQ_VICSOURCE29		(IRQ_VIC_START + INT_VICSOURCE29)</span>
<span class="cp">#define IRQ_VICSOURCE30		(IRQ_VIC_START + INT_VICSOURCE30)</span>
<span class="cp">#define IRQ_VICSOURCE31		(IRQ_VIC_START + INT_VICSOURCE31)</span>
<span class="cp">#define IRQ_VIC_END		(IRQ_VIC_START + 31)</span>

<span class="cm">/* </span>
<span class="cm"> *  FIQ interrupts definitions are the same as the INT definitions.</span>
<span class="cm"> */</span>
<span class="cp">#define FIQ_WDOGINT		INT_WDOGINT</span>
<span class="cp">#define FIQ_SOFTINT		INT_SOFTINT</span>
<span class="cp">#define FIQ_COMMRx		INT_COMMRx</span>
<span class="cp">#define FIQ_COMMTx		INT_COMMTx</span>
<span class="cp">#define FIQ_TIMERINT0_1		INT_TIMERINT0_1</span>
<span class="cp">#define FIQ_TIMERINT2_3		INT_TIMERINT2_3</span>
<span class="cp">#define FIQ_GPIOINT0		INT_GPIOINT0</span>
<span class="cp">#define FIQ_GPIOINT1		INT_GPIOINT1</span>
<span class="cp">#define FIQ_GPIOINT2		INT_GPIOINT2</span>
<span class="cp">#define FIQ_GPIOINT3		INT_GPIOINT3</span>
<span class="cp">#define FIQ_RTCINT		INT_RTCINT</span>
<span class="cp">#define FIQ_SSPINT		INT_SSPINT</span>
<span class="cp">#define FIQ_UARTINT0		INT_UARTINT0</span>
<span class="cp">#define FIQ_UARTINT1		INT_UARTINT1</span>
<span class="cp">#define FIQ_UARTINT2		INT_UARTINT2</span>
<span class="cp">#define FIQ_SCIINT		INT_SCIINT</span>
<span class="cp">#define FIQ_CLCDINT		INT_CLCDINT</span>
<span class="cp">#define FIQ_DMAINT		INT_DMAINT</span>
<span class="cp">#define FIQ_PWRFAILINT 		INT_PWRFAILINT</span>
<span class="cp">#define FIQ_MBXINT		INT_MBXINT</span>
<span class="cp">#define FIQ_GNDINT		INT_GNDINT</span>
<span class="cp">#define FIQ_VICSOURCE21		INT_VICSOURCE21</span>
<span class="cp">#define FIQ_VICSOURCE22		INT_VICSOURCE22</span>
<span class="cp">#define FIQ_VICSOURCE23		INT_VICSOURCE23</span>
<span class="cp">#define FIQ_VICSOURCE24		INT_VICSOURCE24</span>
<span class="cp">#define FIQ_VICSOURCE25		INT_VICSOURCE25</span>
<span class="cp">#define FIQ_VICSOURCE26		INT_VICSOURCE26</span>
<span class="cp">#define FIQ_VICSOURCE27		INT_VICSOURCE27</span>
<span class="cp">#define FIQ_VICSOURCE28		INT_VICSOURCE28</span>
<span class="cp">#define FIQ_VICSOURCE29		INT_VICSOURCE29</span>
<span class="cp">#define FIQ_VICSOURCE30		INT_VICSOURCE30</span>
<span class="cp">#define FIQ_VICSOURCE31		INT_VICSOURCE31</span>


<span class="cm">/*</span>
<span class="cm"> * Secondary interrupt controller</span>
<span class="cm"> */</span>
<span class="cp">#define IRQ_SIC_START		32</span>
<span class="cp">#define IRQ_SIC_MMCI0B 		(IRQ_SIC_START + SIC_INT_MMCI0B)</span>
<span class="cp">#define IRQ_SIC_MMCI1B 		(IRQ_SIC_START + SIC_INT_MMCI1B)</span>
<span class="cp">#define IRQ_SIC_KMI0		(IRQ_SIC_START + SIC_INT_KMI0)</span>
<span class="cp">#define IRQ_SIC_KMI1		(IRQ_SIC_START + SIC_INT_KMI1)</span>
<span class="cp">#define IRQ_SIC_SCI3		(IRQ_SIC_START + SIC_INT_SCI3)</span>
<span class="cp">#define IRQ_SIC_UART3		(IRQ_SIC_START + SIC_INT_UART3)</span>
<span class="cp">#define IRQ_SIC_CLCD		(IRQ_SIC_START + SIC_INT_CLCD)</span>
<span class="cp">#define IRQ_SIC_TOUCH		(IRQ_SIC_START + SIC_INT_TOUCH)</span>
<span class="cp">#define IRQ_SIC_KEYPAD 		(IRQ_SIC_START + SIC_INT_KEYPAD)</span>
<span class="cp">#define IRQ_SIC_DoC		(IRQ_SIC_START + SIC_INT_DoC)</span>
<span class="cp">#define IRQ_SIC_MMCI0A 		(IRQ_SIC_START + SIC_INT_MMCI0A)</span>
<span class="cp">#define IRQ_SIC_MMCI1A 		(IRQ_SIC_START + SIC_INT_MMCI1A)</span>
<span class="cp">#define IRQ_SIC_AACI		(IRQ_SIC_START + SIC_INT_AACI)</span>
<span class="cp">#define IRQ_SIC_ETH		(IRQ_SIC_START + SIC_INT_ETH)</span>
<span class="cp">#define IRQ_SIC_USB		(IRQ_SIC_START + SIC_INT_USB)</span>
<span class="cp">#define IRQ_SIC_PCI0		(IRQ_SIC_START + SIC_INT_PCI0)</span>
<span class="cp">#define IRQ_SIC_PCI1		(IRQ_SIC_START + SIC_INT_PCI1)</span>
<span class="cp">#define IRQ_SIC_PCI2		(IRQ_SIC_START + SIC_INT_PCI2)</span>
<span class="cp">#define IRQ_SIC_PCI3		(IRQ_SIC_START + SIC_INT_PCI3)</span>
<span class="cp">#define IRQ_SIC_END		63</span>

<span class="cp">#define IRQ_GPIO0_START		(IRQ_SIC_END + 1)</span>
<span class="cp">#define IRQ_GPIO0_END		(IRQ_GPIO0_START + 31)</span>
<span class="cp">#define IRQ_GPIO1_START		(IRQ_GPIO0_END + 1)</span>
<span class="cp">#define IRQ_GPIO1_END		(IRQ_GPIO1_START + 31)</span>
<span class="cp">#define IRQ_GPIO2_START		(IRQ_GPIO1_END + 1)</span>
<span class="cp">#define IRQ_GPIO2_END		(IRQ_GPIO2_START + 31)</span>
<span class="cp">#define IRQ_GPIO3_START		(IRQ_GPIO2_END + 1)</span>
<span class="cp">#define IRQ_GPIO3_END		(IRQ_GPIO3_START + 31)</span>

<span class="cp">#define NR_IRQS			(IRQ_GPIO3_END + 1)</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:5}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../../javascript/docco.min.js"></script>
</html>
