module top_module(
    input [31:0] a,
    input [31:0] b,
    input sub,
    output [31:0] sum
);
    wire w1,w2;
    reg [31:0] con;
    assign con = sub ? ~b : b;
    add16 a1(a[15:0], con[15:0] , sub, sum[15:0] , w1);
    add16 a2(a[31:16], con[31:16] , w1, sum[31:16] , w2);

endmodule
