#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x18ca680 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x18ca810 .scope module, "tb" "tb" 3 52;
 .timescale -12 -12;
L_0x18c3010 .functor NOT 1, L_0x18fb3e0, C4<0>, C4<0>, C4<0>;
L_0x18fb140 .functor XOR 1, L_0x18fafe0, L_0x18fb0a0, C4<0>, C4<0>;
L_0x18fb2d0 .functor XOR 1, L_0x18fb140, L_0x18fb200, C4<0>, C4<0>;
v0x18f8350_0 .net *"_ivl_10", 0 0, L_0x18fb200;  1 drivers
v0x18f8450_0 .net *"_ivl_12", 0 0, L_0x18fb2d0;  1 drivers
v0x18f8530_0 .net *"_ivl_2", 0 0, L_0x18faf40;  1 drivers
v0x18f85f0_0 .net *"_ivl_4", 0 0, L_0x18fafe0;  1 drivers
v0x18f86d0_0 .net *"_ivl_6", 0 0, L_0x18fb0a0;  1 drivers
v0x18f8800_0 .net *"_ivl_8", 0 0, L_0x18fb140;  1 drivers
v0x18f88e0_0 .var "clk", 0 0;
v0x18f8980_0 .net "f_dut", 0 0, L_0x18fad50;  1 drivers
v0x18f8a20_0 .net "f_ref", 0 0, L_0x18f9b00;  1 drivers
v0x18f8ac0_0 .var/2u "stats1", 159 0;
v0x18f8b60_0 .var/2u "strobe", 0 0;
v0x18f8c00_0 .net "tb_match", 0 0, L_0x18fb3e0;  1 drivers
v0x18f8cc0_0 .net "tb_mismatch", 0 0, L_0x18c3010;  1 drivers
v0x18f8d80_0 .net "wavedrom_enable", 0 0, v0x18f6830_0;  1 drivers
v0x18f8e20_0 .net "wavedrom_title", 511 0, v0x18f68f0_0;  1 drivers
v0x18f8ef0_0 .net "x1", 0 0, v0x18f69b0_0;  1 drivers
v0x18f8f90_0 .net "x2", 0 0, v0x18f6a50_0;  1 drivers
v0x18f9140_0 .net "x3", 0 0, v0x18f6b40_0;  1 drivers
L_0x18faf40 .concat [ 1 0 0 0], L_0x18f9b00;
L_0x18fafe0 .concat [ 1 0 0 0], L_0x18f9b00;
L_0x18fb0a0 .concat [ 1 0 0 0], L_0x18fad50;
L_0x18fb200 .concat [ 1 0 0 0], L_0x18f9b00;
L_0x18fb3e0 .cmp/eeq 1, L_0x18faf40, L_0x18fb2d0;
S_0x18ca9a0 .scope module, "good1" "reference_module" 3 95, 3 4 0, S_0x18ca810;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x3";
    .port_info 1 /INPUT 1 "x2";
    .port_info 2 /INPUT 1 "x1";
    .port_info 3 /OUTPUT 1 "f";
L_0x18b6e70 .functor NOT 1, v0x18f6b40_0, C4<0>, C4<0>, C4<0>;
L_0x18cb0c0 .functor AND 1, L_0x18b6e70, v0x18f6a50_0, C4<1>, C4<1>;
L_0x18c3080 .functor NOT 1, v0x18f69b0_0, C4<0>, C4<0>, C4<0>;
L_0x18f93e0 .functor AND 1, L_0x18cb0c0, L_0x18c3080, C4<1>, C4<1>;
L_0x18f94b0 .functor NOT 1, v0x18f6b40_0, C4<0>, C4<0>, C4<0>;
L_0x18f9520 .functor AND 1, L_0x18f94b0, v0x18f6a50_0, C4<1>, C4<1>;
L_0x18f95d0 .functor AND 1, L_0x18f9520, v0x18f69b0_0, C4<1>, C4<1>;
L_0x18f9690 .functor OR 1, L_0x18f93e0, L_0x18f95d0, C4<0>, C4<0>;
L_0x18f97f0 .functor NOT 1, v0x18f6a50_0, C4<0>, C4<0>, C4<0>;
L_0x18f9860 .functor AND 1, v0x18f6b40_0, L_0x18f97f0, C4<1>, C4<1>;
L_0x18f9980 .functor AND 1, L_0x18f9860, v0x18f69b0_0, C4<1>, C4<1>;
L_0x18f99f0 .functor OR 1, L_0x18f9690, L_0x18f9980, C4<0>, C4<0>;
L_0x18f9b70 .functor AND 1, v0x18f6b40_0, v0x18f6a50_0, C4<1>, C4<1>;
L_0x18f9be0 .functor AND 1, L_0x18f9b70, v0x18f69b0_0, C4<1>, C4<1>;
L_0x18f9b00 .functor OR 1, L_0x18f99f0, L_0x18f9be0, C4<0>, C4<0>;
v0x18c3280_0 .net *"_ivl_0", 0 0, L_0x18b6e70;  1 drivers
v0x18c3320_0 .net *"_ivl_10", 0 0, L_0x18f9520;  1 drivers
v0x18b6ee0_0 .net *"_ivl_12", 0 0, L_0x18f95d0;  1 drivers
v0x18f5190_0 .net *"_ivl_14", 0 0, L_0x18f9690;  1 drivers
v0x18f5270_0 .net *"_ivl_16", 0 0, L_0x18f97f0;  1 drivers
v0x18f53a0_0 .net *"_ivl_18", 0 0, L_0x18f9860;  1 drivers
v0x18f5480_0 .net *"_ivl_2", 0 0, L_0x18cb0c0;  1 drivers
v0x18f5560_0 .net *"_ivl_20", 0 0, L_0x18f9980;  1 drivers
v0x18f5640_0 .net *"_ivl_22", 0 0, L_0x18f99f0;  1 drivers
v0x18f57b0_0 .net *"_ivl_24", 0 0, L_0x18f9b70;  1 drivers
v0x18f5890_0 .net *"_ivl_26", 0 0, L_0x18f9be0;  1 drivers
v0x18f5970_0 .net *"_ivl_4", 0 0, L_0x18c3080;  1 drivers
v0x18f5a50_0 .net *"_ivl_6", 0 0, L_0x18f93e0;  1 drivers
v0x18f5b30_0 .net *"_ivl_8", 0 0, L_0x18f94b0;  1 drivers
v0x18f5c10_0 .net "f", 0 0, L_0x18f9b00;  alias, 1 drivers
v0x18f5cd0_0 .net "x1", 0 0, v0x18f69b0_0;  alias, 1 drivers
v0x18f5d90_0 .net "x2", 0 0, v0x18f6a50_0;  alias, 1 drivers
v0x18f5e50_0 .net "x3", 0 0, v0x18f6b40_0;  alias, 1 drivers
S_0x18f5f90 .scope module, "stim1" "stimulus_gen" 3 89, 3 19 0, S_0x18ca810;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "x3";
    .port_info 2 /OUTPUT 1 "x2";
    .port_info 3 /OUTPUT 1 "x1";
    .port_info 4 /OUTPUT 512 "wavedrom_title";
    .port_info 5 /OUTPUT 1 "wavedrom_enable";
v0x18f6770_0 .net "clk", 0 0, v0x18f88e0_0;  1 drivers
v0x18f6830_0 .var "wavedrom_enable", 0 0;
v0x18f68f0_0 .var "wavedrom_title", 511 0;
v0x18f69b0_0 .var "x1", 0 0;
v0x18f6a50_0 .var "x2", 0 0;
v0x18f6b40_0 .var "x3", 0 0;
E_0x18c5560/0 .event negedge, v0x18f6770_0;
E_0x18c5560/1 .event posedge, v0x18f6770_0;
E_0x18c5560 .event/or E_0x18c5560/0, E_0x18c5560/1;
E_0x18c52f0 .event negedge, v0x18f6770_0;
E_0x18b09f0 .event posedge, v0x18f6770_0;
S_0x18f6270 .scope task, "wavedrom_start" "wavedrom_start" 3 31, 3 31 0, S_0x18f5f90;
 .timescale -12 -12;
v0x18f6470_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x18f6570 .scope task, "wavedrom_stop" "wavedrom_stop" 3 34, 3 34 0, S_0x18f5f90;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x18f6c40 .scope module, "top_module1" "top_module" 3 101, 4 1 0, S_0x18ca810;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x3";
    .port_info 1 /INPUT 1 "x2";
    .port_info 2 /INPUT 1 "x1";
    .port_info 3 /OUTPUT 1 "f";
L_0x18f9e10 .functor NOT 1, v0x18f6b40_0, C4<0>, C4<0>, C4<0>;
L_0x18f9f90 .functor NOT 1, v0x18f6a50_0, C4<0>, C4<0>, C4<0>;
L_0x18fa130 .functor AND 1, L_0x18f9e10, L_0x18f9f90, C4<1>, C4<1>;
L_0x18fa240 .functor AND 1, L_0x18fa130, v0x18f69b0_0, C4<1>, C4<1>;
L_0x18fa440 .functor NOT 1, v0x18f6b40_0, C4<0>, C4<0>, C4<0>;
L_0x18fa4b0 .functor AND 1, L_0x18fa440, v0x18f6a50_0, C4<1>, C4<1>;
L_0x18fa5b0 .functor NOT 1, v0x18f69b0_0, C4<0>, C4<0>, C4<0>;
L_0x18fa620 .functor AND 1, L_0x18fa4b0, L_0x18fa5b0, C4<1>, C4<1>;
L_0x18fa780 .functor OR 1, L_0x18fa240, L_0x18fa620, C4<0>, C4<0>;
L_0x18fa890 .functor NOT 1, v0x18f6a50_0, C4<0>, C4<0>, C4<0>;
L_0x18fa960 .functor AND 1, v0x18f6b40_0, L_0x18fa890, C4<1>, C4<1>;
L_0x18fa9d0 .functor AND 1, L_0x18fa960, v0x18f69b0_0, C4<1>, C4<1>;
L_0x18fab00 .functor OR 1, L_0x18fa780, L_0x18fa9d0, C4<0>, C4<0>;
L_0x18fac10 .functor AND 1, v0x18f6b40_0, v0x18f6a50_0, C4<1>, C4<1>;
L_0x18faa90 .functor AND 1, L_0x18fac10, v0x18f69b0_0, C4<1>, C4<1>;
L_0x18fad50 .functor OR 1, L_0x18fab00, L_0x18faa90, C4<0>, C4<0>;
v0x18f6e50_0 .net *"_ivl_0", 0 0, L_0x18f9e10;  1 drivers
v0x18f6f30_0 .net *"_ivl_10", 0 0, L_0x18fa4b0;  1 drivers
v0x18f7010_0 .net *"_ivl_12", 0 0, L_0x18fa5b0;  1 drivers
v0x18f7100_0 .net *"_ivl_14", 0 0, L_0x18fa620;  1 drivers
v0x18f71e0_0 .net *"_ivl_16", 0 0, L_0x18fa780;  1 drivers
v0x18f7310_0 .net *"_ivl_18", 0 0, L_0x18fa890;  1 drivers
v0x18f73f0_0 .net *"_ivl_2", 0 0, L_0x18f9f90;  1 drivers
v0x18f74d0_0 .net *"_ivl_20", 0 0, L_0x18fa960;  1 drivers
v0x18f75b0_0 .net *"_ivl_22", 0 0, L_0x18fa9d0;  1 drivers
v0x18f7720_0 .net *"_ivl_24", 0 0, L_0x18fab00;  1 drivers
v0x18f7800_0 .net *"_ivl_26", 0 0, L_0x18fac10;  1 drivers
v0x18f78e0_0 .net *"_ivl_28", 0 0, L_0x18faa90;  1 drivers
v0x18f79c0_0 .net *"_ivl_4", 0 0, L_0x18fa130;  1 drivers
v0x18f7aa0_0 .net *"_ivl_6", 0 0, L_0x18fa240;  1 drivers
v0x18f7b80_0 .net *"_ivl_8", 0 0, L_0x18fa440;  1 drivers
v0x18f7c60_0 .net "f", 0 0, L_0x18fad50;  alias, 1 drivers
v0x18f7d20_0 .net "x1", 0 0, v0x18f69b0_0;  alias, 1 drivers
v0x18f7ed0_0 .net "x2", 0 0, v0x18f6a50_0;  alias, 1 drivers
v0x18f7fc0_0 .net "x3", 0 0, v0x18f6b40_0;  alias, 1 drivers
S_0x18f8130 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 109, 3 109 0, S_0x18ca810;
 .timescale -12 -12;
E_0x18c57b0 .event anyedge, v0x18f8b60_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x18f8b60_0;
    %nor/r;
    %assign/vec4 v0x18f8b60_0, 0;
    %wait E_0x18c57b0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x18f5f90;
T_3 ;
    %pushi/vec4 7, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x18f69b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18f6a50_0, 0;
    %assign/vec4 v0x18f6b40_0, 0;
    %wait E_0x18c52f0;
    %pushi/vec4 8, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x18b09f0;
    %load/vec4 v0x18f6b40_0;
    %load/vec4 v0x18f6a50_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x18f69b0_0;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x18f69b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18f6a50_0, 0;
    %assign/vec4 v0x18f6b40_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_0x18c52f0;
    %fork TD_tb.stim1.wavedrom_stop, S_0x18f6570;
    %join;
    %pushi/vec4 40, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x18c5560;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_func 3 46 "$random" 32 {0 0 0};
    %pad/s 3;
    %split/vec4 1;
    %assign/vec4 v0x18f69b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18f6a50_0, 0;
    %assign/vec4 v0x18f6b40_0, 0;
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x18ca810;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18f88e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18f8b60_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x18ca810;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x18f88e0_0;
    %inv;
    %store/vec4 v0x18f88e0_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x18ca810;
T_6 ;
    %vpi_call/w 3 81 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 82 "$dumpvars", 32'sb00000000000000000000000000000001, v0x18f6770_0, v0x18f8cc0_0, v0x18f9140_0, v0x18f8f90_0, v0x18f8ef0_0, v0x18f8a20_0, v0x18f8980_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x18ca810;
T_7 ;
    %load/vec4 v0x18f8ac0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x18f8ac0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x18f8ac0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 118 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "f", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 119 "$display", "Hint: Output '%s' has no mismatches.", "f" {0 0 0};
T_7.1 ;
    %load/vec4 v0x18f8ac0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x18f8ac0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 121 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 122 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x18f8ac0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x18f8ac0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 123 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x18ca810;
T_8 ;
    %wait E_0x18c5560;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x18f8ac0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18f8ac0_0, 4, 32;
    %load/vec4 v0x18f8c00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x18f8ac0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 134 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18f8ac0_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x18f8ac0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18f8ac0_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x18f8a20_0;
    %load/vec4 v0x18f8a20_0;
    %load/vec4 v0x18f8980_0;
    %xor;
    %load/vec4 v0x18f8a20_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x18f8ac0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18f8ac0_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x18f8ac0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18f8ac0_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/truthtable1/truthtable1_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5-ff/can5_depth10/human/truthtable1/iter9/response1/top_module.sv";
