Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date             : Sat Oct 21 09:17:38 2023
| Host             : edabknam running 64-bit Ubuntu 20.04.6 LTS
| Command          : report_power -file xilinx_pulpissimo_power_routed.rpt -pb xilinx_pulpissimo_power_summary_routed.pb -rpx xilinx_pulpissimo_power_routed.rpx
| Design           : xilinx_pulpissimo
| Device           : xc7k325tffg900-2
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.483        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.307        |
| Device Static (W)        | 0.176        |
| Effective TJA (C/W)      | 1.8          |
| Max Ambient (C)          | 84.1         |
| Junction Temperature (C) | 25.9         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+-------------------------+-----------+----------+-----------+-----------------+
| On-Chip                 | Power (W) | Used     | Available | Utilization (%) |
+-------------------------+-----------+----------+-----------+-----------------+
| Clocks                  |     0.034 |       11 |       --- |             --- |
| Slice Logic             |     0.023 |   103992 |       --- |             --- |
|   LUT as Logic          |     0.022 |    47985 |    203800 |           23.55 |
|   CARRY4                |     0.001 |     1904 |     50950 |            3.74 |
|   Register              |    <0.001 |    40325 |    407600 |            9.89 |
|   F7/F8 Muxes           |    <0.001 |     3397 |    203800 |            1.67 |
|   LUT as Shift Register |    <0.001 |       12 |     64000 |            0.02 |
|   Others                |     0.000 |      974 |       --- |             --- |
|   BUFG                  |     0.000 |        2 |        32 |            6.25 |
| Signals                 |     0.024 |    86180 |       --- |             --- |
| Block RAM               |     0.003 |      144 |       445 |           32.36 |
| MMCM                    |     0.213 |        2 |        10 |           20.00 |
| DSPs                    |    <0.001 |       12 |       840 |            1.43 |
| I/O                     |     0.008 |       40 |       500 |            8.00 |
| Static Power            |     0.176 |          |           |                 |
| Total                   |     0.483 |          |           |                 |
+-------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.161 |       0.087 |      0.073 |
| Vccaux    |       1.800 |     0.150 |       0.121 |      0.028 |
| Vcco33    |       3.300 |     0.001 |       0.000 |      0.001 |
| Vcco25    |       2.500 |     0.001 |       0.000 |      0.001 |
| Vcco18    |       1.800 |     0.001 |       0.000 |      0.001 |
| Vcco15    |       1.500 |     0.001 |       0.000 |      0.001 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.006 |       0.000 |      0.006 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Medium     | More than 5% of clocks are missing user specification  | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 1.8                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 3.3                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------------------------------+---------------------------------------------------------------------------------------------------------------+-----------------+
| Clock                         | Domain                                                                                                        | Constraint (ns) |
+-------------------------------+---------------------------------------------------------------------------------------------------------------+-----------------+
| clk_out1_xilinx_clk_mngr      | i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1_xilinx_clk_mngr |            50.0 |
| clk_out1_xilinx_slow_clk_mngr | i_pulpissimo/safe_domain_i/i_slow_clk_gen/i_slow_clk_mngr/inst/clk_out1_xilinx_slow_clk_mngr                  |           125.0 |
| clk_out2_xilinx_clk_mngr      | i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out2_xilinx_clk_mngr |           100.0 |
| clkfbout_xilinx_clk_mngr      | i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clkfbout_xilinx_clk_mngr |             5.0 |
| clkfbout_xilinx_slow_clk_mngr | i_pulpissimo/safe_domain_i/i_slow_clk_gen/i_slow_clk_mngr/inst/clkfbout_xilinx_slow_clk_mngr                  |             5.0 |
| ref_clk                       | ref_clk                                                                                                       |             5.0 |
| ref_clk                       | ref_clk_p                                                                                                     |             5.0 |
| tck                           | pad_jtag_tck                                                                                                  |           100.0 |
+-------------------------------+---------------------------------------------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+----------------------+-----------+
| Name                 | Power (W) |
+----------------------+-----------+
| xilinx_pulpissimo    |     0.307 |
|   i_pulpissimo       |     0.300 |
|     pad_frame_i      |     0.001 |
|     safe_domain_i    |     0.109 |
|       i_slow_clk_gen |     0.109 |
|     soc_domain_i     |     0.190 |
|       pulp_soc_i     |     0.190 |
+----------------------+-----------+


