module;

#include <mmio/mmio.h>
#include <type_traits>

export module laks.periph.uart.stm32;

export struct STM32_UART_reg_v1_t {
	volatile uint32_t SR;
	volatile uint32_t DR;
	volatile uint32_t BRR;
	volatile uint32_t CR1;
	volatile uint32_t CR2;
	volatile uint32_t CR3;
	volatile uint32_t GTPR;
};

export struct STM32_UART_reg_v2_t {
	volatile uint32_t CR1;
	volatile uint32_t CR2;
	volatile uint32_t CR3;
	volatile uint32_t BRR;
	volatile uint32_t GTPR;
	volatile uint32_t RTOR;
	volatile uint32_t RQR;
	volatile uint32_t ISR;
	volatile uint32_t ICR;
	volatile uint32_t RDR;
	volatile uint32_t TDR;
	volatile uint32_t PRESC; // Gx, L4+, Wx etc
};

export struct STM32_UART_reg_lpv1_t {
	volatile uint32_t CR1;
	volatile uint32_t CR2;
	volatile uint32_t CR3;
	volatile uint32_t BRR;
	uint32_t _1[2];
	volatile uint32_t RQR;
	volatile uint32_t ISR;
	volatile uint32_t ICR;
	volatile uint32_t RDR;
	volatile uint32_t TDR;
};

export template <typename T>
class STM32_UART_t : public mmio_ptr<T> {
    public:
        using mmio_ptr<T>::ptr;

	bool txe() const {
		if constexpr (std::is_same_v<T, STM32_UART_reg_v1_t>) {
			return ptr()->SR & (1 << 7);
		} else {
			return ptr()->ISR & (1 << 7);
		}
	}

	bool rxne() const {
		if constexpr (std::is_same_v<T, STM32_UART_reg_v1_t>) {
			return ptr()->SR & (1 << 5);
		} else {
			return ptr()->ISR & (1 << 5);
		}
	}

	uint8_t read() const {
		if constexpr (std::is_same_v<T, STM32_UART_reg_v1_t>) {
			return ptr()->DR;
		} else {
			return ptr()->RDR;
		}
	}

	void write(uint8_t data) const {
		if constexpr (std::is_same_v<T, STM32_UART_reg_v1_t>) {
			ptr()->DR = data;
		} else {
			ptr()->TDR = data;
		}
	}

	uint8_t read_blocking() const {
		while(!rxne());
		return read();
	}

	void write_blocking(uint8_t data) const {
		while(!txe());
		write(data);
	}
};
