Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Tue Mar 31 21:14:30 2020
| Host         : School running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file capture_top_control_sets_placed.rpt
| Design       : capture_top
| Device       : xc7a100t
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     6 |
| Unused register locations in slices containing registers |    29 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            1 |
|      3 |            1 |
|     12 |            1 |
|     13 |            1 |
|    16+ |            2 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               2 |            1 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              18 |            7 |
| Yes          | No                    | No                     |              25 |            8 |
| Yes          | No                    | Yes                    |               3 |            1 |
| Yes          | Yes                   | No                     |              19 |            5 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------+------------------------+------------------+------------------+----------------+
|   Clock Signal  |      Enable Signal     | Set/Reset Signal | Slice Load Count | Bel Load Count |
+-----------------+------------------------+------------------+------------------+----------------+
|  pclk_IBUF_BUFG |                        |                  |                1 |              2 |
|  pclk_IBUF_BUFG | m1/counter[2]_i_1_n_0  | m1/p_0_in        |                1 |              3 |
|  pclk_IBUF_BUFG | m0/dout[11]_i_1_n_0    |                  |                4 |             12 |
|  pclk_IBUF_BUFG | m0/d_latch[11]_i_1_n_0 |                  |                4 |             13 |
|  pclk_IBUF_BUFG |                        | vsync_IBUF       |                7 |             18 |
|  pclk_IBUF_BUFG | m0/p_0_in              | vsync_IBUF       |                5 |             19 |
+-----------------+------------------------+------------------+------------------+----------------+


