10-18:56:48  INFO: logging file is: ./demo/cell_apr/outputs/c153\00_LOG_07_10_18.txt
10-18:56:48  INFO: ************Create Cell Apr: c153 Logger************
10-18:56:48  INFO: tech->layers: ['NW', 'AA', 'GT', 'SP', 'SN', 'CT', 'M1', 'V1', 'M2', 'BORDER', 'M1TXT', 'SUBTXT']
10-18:56:48  INFO: tech->rules: [GT_W : 180 nm, GT_S : 250 nm, GT_S_LAA_GT : 84 nm, GT_S_LGT_AA : 84 nm, GT_X_AA : 186 nm, AA_X_GT : 270 nm, AA_S : 238 nm, SP_X_AA : 152 nm, SN_X_AA : 152 nm, CT_W : 186 nm, CT_S : 212 nm, CT_S_AA : 144 nm, CT_S_GT : 140 nm, CT_E_NP : 102 nm, CT_E_AA : 70 nm, CT_E_GT : 70 nm, CT_E_M1 : 4 nm, CT_E_M1_END : 50 nm, M1_W : 194 nm, M1_S : 194 nm, M2_W : 238 nm, M2_S : 238 nm]
10-18:56:48  INFO: tech->Load tech files of tech:c153 sucessfully
10-18:56:49  INFO: ascell-> Begin processing techc153 @ Thu Jul 10 18:56:49 2025
10-18:56:49  INFO: c153, (SDBFB1, 48 devices), 48 devices
10-18:56:49  INFO: -----    SDBFB1:  scanff False False    SE
10-18:56:49  INFO: 1. clock pattern: pattern: CLK1 in SDBFB1: clk
10-18:56:49  INFO: 2. inputs inv pattern: pattern: INV in SDBFB1: ininv_RN_0
10-18:56:49  INFO: 2. inputs inv pattern: pattern: INV in SDBFB1: ininv_SE_0
10-18:56:49  INFO: 3. output pattern: pattern: INV in SDBFB1: out_Q
10-18:56:49  INFO: 3. output pattern: pattern: INV in SDBFB1: out_Q_2
10-18:56:49  INFO: 3. output pattern: pattern: INV in SDBFB1: out_QN
10-18:56:49  INFO: 4.3 inputs(D with SE or SI) pattern: pattern: FCROSS_3_2 in SDBFB1: sesi
10-18:56:49  INFO: 5.1 cross1 pattern: pattern: PCROSS_1 in SDBFB1: cross1
10-18:56:49  INFO: 5.2  back track 1 pattern: pattern: BACKTRACK3_1 in SDBFB1: cross1
10-18:56:49  INFO: 5.3 cross2 pattern: pattern: FCROSS_4 in SDBFB1: cross2
10-18:56:49  INFO: 5.4  back track 2 pattern: pattern: BACKTRACK3_1 in SDBFB1: cross2
10-18:56:49  INFO:  ## |    N_4    CKN    VDD ||    VDD    N_4    N_5 | ## |    N_6     SE    VDD ||    VDD      D   N_17 ||   N_17     SE    N_7 ||    N_7    N_6   N_18 ||   N_18     SI    VDD | ## |    N_7    N_4    N_9 ||    N_9    N_5   N_19 ||   N_19   N_10    VDD | ## |    VDD    N_9   N_20 ||   N_20   N_13   N_10 ||   N_10     SN    VDD | ## |    VDD   N_10   N_21 ||   N_21    N_5   N_11 ||   N_11    N_4   N_22 ||   N_22   N_12    VDD | ## |    VDD   N_11   N_23 ||   N_23   N_13   N_12 ||   N_12     SN    VDD | ## |   N_13     RN    VDD ||    VDD   N_12   N_14 | ## |      Q   N_14    VDD ||    VDD   N_12     QN |
10-18:56:49  INFO:  ## |    N_4    CKN    VSS ||    VSS    N_4    N_5 | ## |    N_6     SE    VSS ||    VSS      D   N_53 ||   N_53    N_6   N_29 ||   N_29     SI   N_54 ||   N_54     SE    VSS | ## |   N_29    N_5    N_9 ||    N_9    N_4   N_55 ||   N_55   N_10    VSS | ## |   N_27    N_9   N_10 ||   N_10   N_13   N_27 ||   N_27     SN    VSS | ## |    VSS   N_10   N_56 ||   N_56    N_4   N_11 ||   N_11    N_5   N_57 ||   N_57   N_12    VSS | ## |   N_25   N_11   N_12 ||   N_12   N_13   N_25 ||   N_25     SN    VSS | ## |   N_13     RN    VSS ||    VSS   N_12   N_14 | ## |      Q   N_14    VSS ||    VSS   N_12     QN |
10-18:56:50  INFO: c153, (SDBRB1, 48 devices), 48 devices
10-18:56:50  INFO: -----    SDBRB1:  scanff False False    SE
10-18:56:50  INFO: 1. clock pattern: pattern: CLK1 in SDBRB1: clk
10-18:56:50  INFO: 2. inputs inv pattern: pattern: INV in SDBRB1: ininv_RN_0
10-18:56:50  INFO: 2. inputs inv pattern: pattern: INV in SDBRB1: ininv_SE_0
10-18:56:50  INFO: 3. output pattern: pattern: INV in SDBRB1: out_Q
10-18:56:50  INFO: 3. output pattern: pattern: INV in SDBRB1: out_Q_2
10-18:56:50  INFO: 3. output pattern: pattern: INV in SDBRB1: out_QN
10-18:56:51  INFO: 4.3 inputs(D with SE or SI) pattern: pattern: FCROSS_3_2 in SDBRB1: sesi
10-18:56:51  INFO: 5.1 cross1 pattern: pattern: PCROSS_1 in SDBRB1: cross1
10-18:56:51  INFO: 5.2  back track 1 pattern: pattern: BACKTRACK3_1 in SDBRB1: cross1
10-18:56:51  INFO: 5.3 cross2 pattern: pattern: FCROSS_4 in SDBRB1: cross2
10-18:56:51  INFO: 5.4  back track 2 pattern: pattern: BACKTRACK3_1 in SDBRB1: cross2
10-18:56:51  INFO:  ## |    N_4     CK    VDD ||    VDD    N_4    N_5 | ## |    N_6     SE    VDD ||    VDD      D   N_17 ||   N_17     SE    N_7 ||    N_7    N_6   N_18 ||   N_18     SI    VDD | ## |    N_7    N_5    N_9 ||    N_9    N_4   N_19 ||   N_19   N_10    VDD | ## |    VDD    N_9   N_20 ||   N_20   N_13   N_10 ||   N_10     SN    VDD | ## |    VDD   N_10   N_21 ||   N_21    N_4   N_11 ||   N_11    N_5   N_22 ||   N_22   N_12    VDD | ## |    VDD   N_11   N_23 ||   N_23   N_13   N_12 ||   N_12     SN    VDD | ## |   N_13     RN    VDD ||    VDD   N_12   N_14 | ## |      Q   N_14    VDD ||    VDD   N_12     QN |
10-18:56:51  INFO:  ## |    N_4     CK    VSS ||    VSS    N_4    N_5 | ## |    N_6     SE    VSS ||    VSS      D   N_53 ||   N_53    N_6   N_29 ||   N_29     SI   N_54 ||   N_54     SE    VSS | ## |   N_29    N_4    N_9 ||    N_9    N_5   N_55 ||   N_55   N_10    VSS | ## |   N_27    N_9   N_10 ||   N_10   N_13   N_27 ||   N_27     SN    VSS | ## |    VSS   N_10   N_56 ||   N_56    N_5   N_11 ||   N_11    N_4   N_57 ||   N_57   N_12    VSS | ## |   N_25   N_11   N_12 ||   N_12   N_13   N_25 ||   N_25     SN    VSS | ## |   N_13     RN    VSS ||    VSS   N_12   N_14 | ## |      Q   N_14    VSS ||    VSS   N_12     QN |
10-18:56:52  INFO: c153, (SDBRQ1, 48 devices), 48 devices
10-18:56:52  INFO: -----    SDBRQ1:  scanff False False    SE
10-18:56:52  INFO: 1. clock pattern: pattern: CLK1 in SDBRQ1: clk
10-18:56:52  INFO: 2. inputs inv pattern: pattern: INV in SDBRQ1: ininv_RN_0
10-18:56:52  INFO: 2. inputs inv pattern: pattern: INV in SDBRQ1: ininv_SE_0
10-18:56:52  INFO: 3. output pattern: pattern: LOGIC3_1 in SDBRQ1: out_Q
10-18:56:52  INFO: 4.3 inputs(D with SE or SI) pattern: pattern: FCROSS_3_2 in SDBRQ1: sesi
10-18:56:52  INFO: 5.1 cross1 pattern: pattern: PCROSS_1 in SDBRQ1: cross1
10-18:56:52  INFO: 5.2  back track 1 pattern: pattern: BACKTRACK3_1 in SDBRQ1: cross1
10-18:56:53  INFO: 5.3 cross2 pattern: pattern: FCROSS_4 in SDBRQ1: cross2
10-18:56:53  INFO: 5.4  back track 2 pattern: pattern: BACKTRACK3_1 in SDBRQ1: cross2
10-18:56:53  INFO:  ## |    N_4     CK    VDD ||    VDD    N_4    N_5 | ## |    N_6     SE    VDD ||    VDD      D   N_15 ||   N_15     SE    N_7 ||    N_7    N_6   N_16 ||   N_16     SI    VDD | ## |    N_7    N_5    N_9 ||    N_9    N_4   N_17 ||   N_17   N_10    VDD | ## |    VDD    N_9   N_18 ||   N_18    N_3   N_10 ||   N_10     SN    VDD | ## |    VDD   N_10   N_19 ||   N_19    N_4   N_11 ||   N_11    N_5   N_20 ||   N_20   N_12    VDD | ## |    VDD   N_11   N_21 ||   N_21    N_3   N_12 ||   N_12     SN    VDD | ## |      Q    N_3   N_22 ||   N_22   N_11    VDD ||    VDD     SN      Q ||    VDD     RN    N_3 |
10-18:56:53  INFO:  ## |    N_4     CK    VSS ||    VSS    N_4    N_5 | ## |    N_6     SE    VSS ||    VSS      D   N_35 ||   N_35    N_6   N_30 ||   N_30     SI   N_36 ||   N_36     SE    VSS | ## |   N_30    N_4    N_9 ||    N_9    N_5   N_37 ||   N_37   N_10    VSS | ## |   N_28    N_9   N_10 ||   N_10    N_3   N_28 ||   N_28     SN    VSS | ## |    VSS   N_10   N_38 ||   N_38    N_5   N_11 ||   N_11    N_4   N_39 ||   N_39   N_12    VSS | ## |   N_26   N_11   N_12 ||   N_12    N_3   N_26 ||   N_26     SN    VSS | ## |   N_24    N_3      Q ||      Q   N_11   N_24 ||   N_24     SN    VSS ||    VSS     RN    N_3 |
10-18:56:54  INFO: c153, (SDCFB1, 44 devices), 44 devices
10-18:56:54  INFO: -----    SDCFB1:  scanff False False    SE
10-18:56:54  INFO: 1. clock pattern: pattern: CLK1 in SDCFB1: clk
10-18:56:54  INFO: 2. inputs inv pattern: pattern: INV in SDCFB1: ininv_RN_0
10-18:56:54  INFO: 2. inputs inv pattern: pattern: INV in SDCFB1: ininv_SE_0
10-18:56:54  INFO: 3. output pattern: pattern: INV in SDCFB1: out_Q
10-18:56:54  INFO: 3. output pattern: pattern: INV in SDCFB1: out_Q_2
10-18:56:54  INFO: 3. output pattern: pattern: INV in SDCFB1: out_QN
10-18:56:54  INFO: 4.3 inputs(D with SE or SI) pattern: pattern: FCROSS_3_2 in SDCFB1: sesi
10-18:56:54  INFO: 5.1 cross1 pattern: pattern: PCROSS_1 in SDCFB1: cross1
10-18:56:54  INFO: 5.2  back track 1 pattern: pattern: LOGIC2_NOR2 in SDCFB1: cross1
10-18:56:54  INFO: 5.3 cross2 pattern: pattern: FCROSS_4 in SDCFB1: cross2
10-18:56:54  INFO: 5.4  back track 2 pattern: pattern: LOGIC2_NOR2 in SDCFB1: cross2
10-18:56:54  INFO:  ## |    N_5    CKN    VDD ||    VDD    N_5    N_4 | ## |    N_6     SE    VDD ||    VDD      D   N_17 ||   N_17     SE    N_7 ||    N_7    N_6   N_18 ||   N_18     SI    VDD | ## |    N_7    N_5    N_9 ||    N_9    N_4   N_19 ||   N_19   N_10    VDD | ## |    VDD    N_9   N_20 ||   N_20   N_13   N_10 | ## |    VDD   N_10   N_21 ||   N_21    N_4   N_11 ||   N_11    N_5   N_22 ||   N_22   N_12    VDD | ## |    VDD   N_11   N_23 ||   N_23   N_13   N_12 | ## |   N_13     RN    VDD ||    VDD   N_12   N_14 | ## |      Q   N_14    VDD ||    VDD   N_12     QN |
10-18:56:54  INFO:  ## |    N_5    CKN    VSS ||    VSS    N_5    N_4 | ## |    N_6     SE    VSS ||    VSS      D   N_46 ||   N_46    N_6   N_26 ||   N_26     SI   N_47 ||   N_47     SE    VSS | ## |   N_26    N_4    N_9 ||    N_9    N_5   N_48 ||   N_48   N_10    VSS | ## |    VSS    N_9   N_10 ||   N_10   N_13    VSS | ## |    VSS   N_10   N_49 ||   N_49    N_5   N_11 ||   N_11    N_4   N_50 ||   N_50   N_12    VSS | ## |    VSS   N_11   N_12 ||   N_12   N_13    VSS | ## |   N_13     RN    VSS ||    VSS   N_12   N_14 | ## |      Q   N_14    VSS ||    VSS   N_12     QN |
10-18:56:55  INFO: c153, (SDCFQ1, 42 devices), 42 devices
10-18:56:55  INFO: -----    SDCFQ1:  scanff False False    SE
10-18:56:55  INFO: 1. clock pattern: pattern: CLK1 in SDCFQ1: clk
10-18:56:55  INFO: 2. inputs inv pattern: pattern: INV in SDCFQ1: ininv_SE_0
10-18:56:55  INFO: 2. inputs inv pattern: pattern: INV in SDCFQ1: ininv_RN_0
10-18:56:55  INFO: 3. output pattern: pattern: INV in SDCFQ1: out_Q
10-18:56:55  INFO: 3. output pattern: pattern: INV in SDCFQ1: out_Q_2
10-18:56:55  INFO: 4.3 inputs(D with SE or SI) pattern: pattern: FCROSS_3_2 in SDCFQ1: sesi
10-18:56:55  INFO: 5.1 cross1 pattern: pattern: PCROSS_1 in SDCFQ1: cross1
10-18:56:55  INFO: 5.2  back track 1 pattern: pattern: LOGIC2_NOR2 in SDCFQ1: cross1
10-18:56:55  INFO: 5.3 cross2 pattern: pattern: FCROSS_4 in SDCFQ1: cross2
10-18:56:55  INFO: 5.4  back track 2 pattern: pattern: LOGIC2_NOR2 in SDCFQ1: cross2
10-18:56:55  INFO:  ## |    N_5    CKN    VDD ||    VDD    N_5    N_4 | ## |    N_6     SE    VDD ||    VDD      D   N_16 ||   N_16     SE    N_7 ||    N_7    N_6   N_17 ||   N_17     SI    VDD | ## |    N_7    N_5    N_9 ||    N_9    N_4   N_18 ||   N_18   N_10    VDD | ## |    VDD    N_9   N_19 ||   N_19   N_13   N_10 | ## |    VDD   N_10   N_20 ||   N_20    N_4   N_11 ||   N_11    N_5   N_21 ||   N_21   N_12    VDD | ## |    VDD   N_11   N_22 ||   N_22   N_13   N_12 | ## |    VDD     RN   N_13 | ## |   N_14   N_12    VDD ||    VDD   N_14      Q |
10-18:56:55  INFO:  ## |    N_5    CKN    VSS ||    VSS    N_5    N_4 | ## |    N_6     SE    VSS ||    VSS      D   N_44 ||   N_44    N_6   N_27 ||   N_27     SI   N_45 ||   N_45     SE    VSS | ## |   N_27    N_4    N_9 ||    N_9    N_5   N_46 ||   N_46   N_10    VSS | ## |    VSS    N_9   N_10 ||   N_10   N_13    VSS | ## |    VSS   N_10   N_47 ||   N_47    N_5   N_11 ||   N_11    N_4   N_48 ||   N_48   N_12    VSS | ## |    VSS   N_11   N_12 ||   N_12   N_13    VSS | ## |    VSS     RN   N_13 | ## |   N_14   N_12    VSS ||    VSS   N_14      Q |
10-18:56:56  INFO: c153, (SDCRB1, 44 devices), 44 devices
10-18:56:56  INFO: -----    SDCRB1:  scanff False False    SE
10-18:56:56  INFO: 1. clock pattern: pattern: CLK1 in SDCRB1: clk
10-18:56:56  INFO: 2. inputs inv pattern: pattern: INV in SDCRB1: ininv_RN_0
10-18:56:56  INFO: 2. inputs inv pattern: pattern: INV in SDCRB1: ininv_SE_0
10-18:56:56  INFO: 3. output pattern: pattern: INV in SDCRB1: out_Q
10-18:56:56  INFO: 3. output pattern: pattern: INV in SDCRB1: out_Q_2
10-18:56:56  INFO: 3. output pattern: pattern: INV in SDCRB1: out_QN
10-18:56:56  INFO: 4.3 inputs(D with SE or SI) pattern: pattern: FCROSS_3_2 in SDCRB1: sesi
10-18:56:56  INFO: 5.1 cross1 pattern: pattern: PCROSS_1 in SDCRB1: cross1
10-18:56:56  INFO: 5.2  back track 1 pattern: pattern: LOGIC2_NOR2 in SDCRB1: cross1
10-18:56:56  INFO: 5.3 cross2 pattern: pattern: FCROSS_4 in SDCRB1: cross2
10-18:56:56  INFO: 5.4  back track 2 pattern: pattern: LOGIC2_NOR2 in SDCRB1: cross2
10-18:56:56  INFO:  ## |    N_5     CK    VDD ||    VDD    N_5    N_4 | ## |    N_6     SE    VDD ||    VDD      D   N_17 ||   N_17     SE    N_7 ||    N_7    N_6   N_18 ||   N_18     SI    VDD | ## |    N_7    N_4    N_9 ||    N_9    N_5   N_19 ||   N_19   N_10    VDD | ## |    VDD    N_9   N_20 ||   N_20   N_13   N_10 | ## |    VDD   N_10   N_21 ||   N_21    N_5   N_11 ||   N_11    N_4   N_22 ||   N_22   N_12    VDD | ## |    VDD   N_11   N_23 ||   N_23   N_13   N_12 | ## |   N_13     RN    VDD ||    VDD   N_12   N_14 | ## |      Q   N_14    VDD ||    VDD   N_12     QN |
10-18:56:56  INFO:  ## |    N_5     CK    VSS ||    VSS    N_5    N_4 | ## |    N_6     SE    VSS ||    VSS      D   N_46 ||   N_46    N_6   N_26 ||   N_26     SI   N_47 ||   N_47     SE    VSS | ## |   N_26    N_5    N_9 ||    N_9    N_4   N_48 ||   N_48   N_10    VSS | ## |    VSS    N_9   N_10 ||   N_10   N_13    VSS | ## |    VSS   N_10   N_49 ||   N_49    N_4   N_11 ||   N_11    N_5   N_50 ||   N_50   N_12    VSS | ## |    VSS   N_11   N_12 ||   N_12   N_13    VSS | ## |   N_13     RN    VSS ||    VSS   N_12   N_14 | ## |      Q   N_14    VSS ||    VSS   N_12     QN |
10-18:56:56  INFO: c153, (SDCRN1, 40 devices), 40 devices
10-18:56:56  INFO: -----    SDCRN1:  scanff False False    SE
10-18:56:56  INFO: 1. clock pattern: pattern: CLK1 in SDCRN1: clk
10-18:56:57  INFO: 2. inputs inv pattern: pattern: INV in SDCRN1: ininv_RN_0
10-18:56:57  INFO: 2. inputs inv pattern: pattern: INV in SDCRN1: ininv_SE_0
10-18:56:57  INFO: 3. output pattern: pattern: INV in SDCRN1: out_QN
10-18:56:57  INFO: 4.3 inputs(D with SE or SI) pattern: pattern: FCROSS_3_2 in SDCRN1: sesi
10-18:56:57  INFO: 5.1 cross1 pattern: pattern: PCROSS_1 in SDCRN1: cross1
10-18:56:57  INFO: 5.2  back track 1 pattern: pattern: LOGIC2_NOR2 in SDCRN1: cross1
10-18:56:57  INFO: 5.3 cross2 pattern: pattern: FCROSS_4 in SDCRN1: cross2
10-18:56:57  INFO: 5.4  back track 2 pattern: pattern: LOGIC2_NOR2 in SDCRN1: cross2
10-18:56:57  INFO:  ## |    N_5     CK    VDD ||    VDD    N_5    N_4 | ## |    N_6     SE    VDD ||    VDD      D   N_15 ||   N_15     SE    N_7 ||    N_7    N_6   N_16 ||   N_16     SI    VDD | ## |    N_7    N_4    N_9 ||    N_9    N_5   N_17 ||   N_17   N_10    VDD | ## |    VDD    N_9   N_18 ||   N_18   N_13   N_10 | ## |    VDD   N_10   N_19 ||   N_19    N_5   N_11 ||   N_11    N_4   N_20 ||   N_20   N_12    VDD | ## |    VDD   N_11   N_21 ||   N_21   N_13   N_12 | ## |     QN   N_12    VDD ||    VDD     RN   N_13 |
10-18:56:57  INFO:  ## |    N_5     CK    VSS ||    VSS    N_5    N_4 | ## |    N_6     SE    VSS ||    VSS      D   N_42 ||   N_42    N_6   N_24 ||   N_24     SI   N_43 ||   N_43     SE    VSS | ## |   N_24    N_5    N_9 ||    N_9    N_4   N_44 ||   N_44   N_10    VSS | ## |    VSS    N_9   N_10 ||   N_10   N_13    VSS | ## |    VSS   N_10   N_45 ||   N_45    N_4   N_11 ||   N_11    N_5   N_46 ||   N_46   N_12    VSS | ## |    VSS   N_11   N_12 ||   N_12   N_13    VSS | ## |     QN   N_12    VSS ||    VSS     RN   N_13 |
10-18:56:57  INFO: c153, (SDCRQ1, 42 devices), 42 devices
10-18:56:57  INFO: -----    SDCRQ1:  scanff False False    SE
10-18:56:57  INFO: 1. clock pattern: pattern: CLK1 in SDCRQ1: clk
10-18:56:57  INFO: 2. inputs inv pattern: pattern: INV in SDCRQ1: ininv_RN_0
10-18:56:57  INFO: 2. inputs inv pattern: pattern: INV in SDCRQ1: ininv_SE_0
10-18:56:57  INFO: 3. output pattern: pattern: LOGIC2_NOR2 in SDCRQ1: out_Q
10-18:56:58  INFO: 4.3 inputs(D with SE or SI) pattern: pattern: FCROSS_3_2 in SDCRQ1: sesi
10-18:56:58  INFO: 5.1 cross1 pattern: pattern: PCROSS_1 in SDCRQ1: cross1
10-18:56:58  INFO: 5.2  back track 1 pattern: pattern: LOGIC2_NOR2 in SDCRQ1: cross1
10-18:56:58  INFO: 5.3 cross2 pattern: pattern: FCROSS_4 in SDCRQ1: cross2
10-18:56:58  INFO: 5.4  back track 2 pattern: pattern: LOGIC2_NOR2 in SDCRQ1: cross2
10-18:56:58  INFO:  ## |    N_5     CK    VDD ||    VDD    N_5    N_4 | ## |    N_6     SE    VDD ||    VDD      D   N_16 ||   N_16     SE    N_7 ||    N_7    N_6   N_17 ||   N_17     SI    VDD | ## |    N_7    N_4    N_9 ||    N_9    N_5   N_18 ||   N_18   N_10    VDD | ## |    VDD    N_9   N_19 ||   N_19   N_12   N_10 | ## |    VDD   N_10   N_20 ||   N_20    N_5   N_11 ||   N_11    N_4   N_21 ||   N_21   N_13    VDD | ## |    VDD   N_11   N_22 ||   N_22   N_12   N_13 | ## |      Q   N_12   N_15 ||   N_15   N_11    VDD ||    VDD     RN   N_12 |
10-18:56:58  INFO:  ## |    N_5     CK    VSS ||    VSS    N_5    N_4 | ## |    N_6     SE    VSS ||    VSS      D   N_43 ||   N_43    N_6   N_25 ||   N_25     SI   N_44 ||   N_44     SE    VSS | ## |   N_25    N_5    N_9 ||    N_9    N_4   N_45 ||   N_45   N_10    VSS | ## |    VSS    N_9   N_10 ||   N_10   N_12    VSS | ## |    VSS   N_10   N_46 ||   N_46    N_4   N_11 ||   N_11    N_5   N_47 ||   N_47   N_13    VSS | ## |    VSS   N_11   N_13 ||   N_13   N_12    VSS | ## |    VSS   N_12      Q ||      Q   N_11    VSS ||    VSS     RN   N_12 |
10-18:56:58  INFO: c153, (SDNFB1, 36 devices), 36 devices
10-18:56:58  INFO: -----    SDNFB1:  scanff False False    SE
10-18:56:58  INFO: 1. clock pattern: pattern: CLK1 in SDNFB1: clk
10-18:56:59  INFO: 2. inputs inv pattern: pattern: INV in SDNFB1: ininv_SE_0
10-18:56:59  INFO: 3. output pattern: pattern: INV in SDNFB1: out_QN
10-18:56:59  INFO: 3. output pattern: pattern: INV in SDNFB1: out_Q
10-18:56:59  INFO: 4.3 inputs(D with SE or SI) pattern: pattern: FCROSS_3_2 in SDNFB1: sesi
10-18:56:59  INFO: 5.1 cross1 pattern: pattern: PCROSS_1 in SDNFB1: cross1
10-18:56:59  INFO: 5.2  back track 1 pattern: pattern: INV in SDNFB1: cross1
10-18:56:59  INFO: 5.3 cross2 pattern: pattern: FCROSS_4 in SDNFB1: cross2
10-18:56:59  INFO: 5.4  back track 2 pattern: pattern: INV in SDNFB1: cross2
10-18:56:59  INFO:  ## |    N_6     SE    VDD ||    VDD      D   N_38 ||   N_38     SE   N_21 ||   N_21    N_6   N_39 ||   N_39     SI    VDD | ## |   N_21    N_5    N_9 ||    N_9    N_4   N_40 ||   N_40   N_10    VDD | ## |    VDD    N_9   N_10 | ## |    N_5    CKN    VDD ||    VDD    N_5    N_4 | ## |    VDD   N_10   N_41 ||   N_41    N_4   N_11 ||   N_11    N_5   N_42 ||   N_42   N_12    VDD | ## |    VDD   N_11   N_12 | ## |      Q   N_11    VDD ||    VDD   N_12     QN |
10-18:56:59  INFO:  ## |    N_6     SE    VSS ||    VSS      D   N_15 ||   N_15    N_6    N_7 ||    N_7     SI   N_16 ||   N_16     SE    VSS | ## |    N_7    N_4    N_9 ||    N_9    N_5   N_17 ||   N_17   N_10    VSS | ## |    VSS    N_9   N_10 | ## |    N_5    CKN    VSS ||    VSS    N_5    N_4 | ## |    VSS   N_10   N_18 ||   N_18    N_5   N_11 ||   N_11    N_4   N_19 ||   N_19   N_12    VSS | ## |    VSS   N_11   N_12 | ## |      Q   N_11    VSS ||    VSS   N_12     QN |
10-18:56:59  INFO: c153, (SDNRB1, 36 devices), 36 devices
10-18:56:59  INFO: -----    SDNRB1:  scanff False False    SE
10-18:56:59  INFO: 1. clock pattern: pattern: CLK1 in SDNRB1: clk
10-18:56:59  INFO: 2. inputs inv pattern: pattern: INV in SDNRB1: ininv_SE_0
10-18:56:59  INFO: 3. output pattern: pattern: INV in SDNRB1: out_QN
10-18:56:59  INFO: 3. output pattern: pattern: INV in SDNRB1: out_Q
10-18:56:59  INFO: 4.3 inputs(D with SE or SI) pattern: pattern: FCROSS_3_2 in SDNRB1: sesi
10-18:56:59  INFO: 5.1 cross1 pattern: pattern: PCROSS_1 in SDNRB1: cross1
10-18:56:59  INFO: 5.2  back track 1 pattern: pattern: INV in SDNRB1: cross1
10-18:56:59  INFO: 5.3 cross2 pattern: pattern: FCROSS_4 in SDNRB1: cross2
10-18:56:59  INFO: 5.4  back track 2 pattern: pattern: INV in SDNRB1: cross2
10-18:56:59  INFO:  ## |    N_5     CK    VDD ||    VDD    N_5    N_4 | ## |    N_6     SE    VDD ||    VDD      D   N_38 ||   N_38     SE   N_21 ||   N_21    N_6   N_39 ||   N_39     SI    VDD | ## |   N_21    N_4    N_9 ||    N_9    N_5   N_40 ||   N_40   N_10    VDD | ## |    VDD    N_9   N_10 | ## |    VDD   N_10   N_41 ||   N_41    N_5   N_11 ||   N_11    N_4   N_42 ||   N_42   N_12    VDD | ## |    VDD   N_11   N_12 | ## |      Q   N_11    VDD ||    VDD   N_12     QN |
10-18:56:59  INFO:  ## |    N_5     CK    VSS ||    VSS    N_5    N_4 | ## |    N_6     SE    VSS ||    VSS      D   N_15 ||   N_15    N_6    N_7 ||    N_7     SI   N_16 ||   N_16     SE    VSS | ## |    N_7    N_5    N_9 ||    N_9    N_4   N_17 ||   N_17   N_10    VSS | ## |    VSS    N_9   N_10 | ## |    VSS   N_10   N_18 ||   N_18    N_4   N_11 ||   N_11    N_5   N_19 ||   N_19   N_12    VSS | ## |    VSS   N_11   N_12 | ## |      Q   N_11    VSS ||    VSS   N_12     QN |
10-18:57:00  INFO: c153, (SDNRN1, 34 devices), 34 devices
10-18:57:00  INFO: -----    SDNRN1:  scanff False False    SE
10-18:57:00  INFO: 1. clock pattern: pattern: CLK1 in SDNRN1: clk
10-18:57:00  INFO: 2. inputs inv pattern: pattern: INV in SDNRN1: ininv_SE_0
10-18:57:00  INFO: 3. output pattern: pattern: INV in SDNRN1: out_QN
10-18:57:00  INFO: 4.3 inputs(D with SE or SI) pattern: pattern: FCROSS_3_2 in SDNRN1: sesi
10-18:57:00  INFO: 5.1 cross1 pattern: pattern: PCROSS_1 in SDNRN1: cross1
10-18:57:00  INFO: 5.2  back track 1 pattern: pattern: INV in SDNRN1: cross1
10-18:57:00  INFO: 5.3 cross2 pattern: pattern: FCROSS_4 in SDNRN1: cross2
10-18:57:00  INFO: 5.4  back track 2 pattern: pattern: INV in SDNRN1: cross2
10-18:57:00  INFO:  ## |    N_5     CK    VDD ||    VDD    N_5    N_4 | ## |    N_6     SE    VDD ||    VDD      D   N_36 ||   N_36     SE   N_20 ||   N_20    N_6   N_37 ||   N_37     SI    VDD | ## |   N_20    N_4    N_9 ||    N_9    N_5   N_38 ||   N_38   N_10    VDD | ## |    VDD    N_9   N_10 | ## |    VDD   N_10   N_39 ||   N_39    N_5   N_11 ||   N_11    N_4   N_40 ||   N_40   N_12    VDD | ## |    VDD   N_11   N_12 | ## |    VDD   N_12     QN |
10-18:57:00  INFO:  ## |    N_5     CK    VSS ||    VSS    N_5    N_4 | ## |    N_6     SE    VSS ||    VSS      D   N_14 ||   N_14    N_6    N_7 ||    N_7     SI   N_15 ||   N_15     SE    VSS | ## |    N_7    N_5    N_9 ||    N_9    N_4   N_16 ||   N_16   N_10    VSS | ## |    VSS    N_9   N_10 | ## |    VSS   N_10   N_17 ||   N_17    N_4   N_11 ||   N_11    N_5   N_18 ||   N_18   N_12    VSS | ## |    VSS   N_11   N_12 | ## |    VSS   N_12     QN |
10-18:57:00  INFO: c153, (SDNRQ1, 34 devices), 34 devices
10-18:57:00  INFO: -----    SDNRQ1:  scanff False False    SE
10-18:57:00  INFO: 1. clock pattern: pattern: CLK1 in SDNRQ1: clk
10-18:57:00  INFO: 2. inputs inv pattern: pattern: INV in SDNRQ1: ininv_SE_0
10-18:57:00  INFO: 3. output pattern: pattern: INV in SDNRQ1: out_Q
10-18:57:01  INFO: 4.3 inputs(D with SE or SI) pattern: pattern: FCROSS_3_2 in SDNRQ1: sesi
10-18:57:01  INFO: 5.1 cross1 pattern: pattern: PCROSS_1 in SDNRQ1: cross1
10-18:57:01  INFO: 5.2  back track 1 pattern: pattern: INV in SDNRQ1: cross1
10-18:57:01  INFO: 5.3 cross2 pattern: pattern: FCROSS_4 in SDNRQ1: cross2
10-18:57:01  INFO: 5.4  back track 2 pattern: pattern: INV in SDNRQ1: cross2
10-18:57:01  INFO:  ## |    N_5     CK    VDD ||    VDD    N_5    N_4 | ## |    N_6     SE    VDD ||    VDD      D   N_36 ||   N_36     SE   N_22 ||   N_22    N_6   N_37 ||   N_37     SI    VDD | ## |   N_22    N_4    N_9 ||    N_9    N_5   N_38 ||   N_38   N_10    VDD | ## |    VDD    N_9   N_10 | ## |    VDD   N_10   N_39 ||   N_39    N_5   N_11 ||   N_11    N_4   N_40 ||   N_40   N_12    VDD | ## |    VDD   N_11   N_12 | ## |    VDD   N_11      Q |
10-18:57:01  INFO:  ## |    N_5     CK    VSS ||    VSS    N_5    N_4 | ## |    N_6     SE    VSS ||    VSS      D   N_14 ||   N_14    N_6    N_7 ||    N_7     SI   N_15 ||   N_15     SE    VSS | ## |    N_7    N_5    N_9 ||    N_9    N_4   N_16 ||   N_16   N_10    VSS | ## |    VSS    N_9   N_10 | ## |    VSS   N_10   N_17 ||   N_17    N_4   N_11 ||   N_11    N_5   N_18 ||   N_18   N_12    VSS | ## |    VSS   N_11   N_12 | ## |    VSS   N_11      Q |
10-18:57:01  INFO: c153, (SDPFB1, 42 devices), 42 devices
10-18:57:01  INFO: -----    SDPFB1:  scanff False False    SE
10-18:57:01  INFO: 1. clock pattern: pattern: CLK1 in SDPFB1: clk
10-18:57:01  INFO: 2. inputs inv pattern: pattern: INV in SDPFB1: ininv_SE_0
10-18:57:01  INFO: 3. output pattern: pattern: INV in SDPFB1: out_Q
10-18:57:01  INFO: 3. output pattern: pattern: INV in SDPFB1: out_Q_2
10-18:57:01  INFO: 3. output pattern: pattern: INV in SDPFB1: out_QN
10-18:57:01  INFO: 4.3 inputs(D with SE or SI) pattern: pattern: FCROSS_3_2 in SDPFB1: sesi
10-18:57:01  INFO: 5.1 cross1 pattern: pattern: PCROSS_1 in SDPFB1: cross1
10-18:57:01  INFO: 5.2  back track 1 pattern: pattern: LOGIC2_NAND2 in SDPFB1: cross1
10-18:57:01  INFO: 5.3 cross2 pattern: pattern: FCROSS_4 in SDPFB1: cross2
10-18:57:01  INFO: 5.4  back track 2 pattern: pattern: LOGIC2_NAND2 in SDPFB1: cross2
10-18:57:01  INFO:  ## |    N_5    CKN    VDD ||    VDD    N_5    N_4 | ## |    N_6     SE    VDD ||    VDD      D   N_16 ||   N_16     SE    N_7 ||    N_7    N_6   N_17 ||   N_17     SI    VDD | ## |    N_7    N_5    N_9 ||    N_9    N_4   N_18 ||   N_18   N_10    VDD | ## |   N_10     SN    VDD ||    VDD    N_9   N_10 | ## |    VDD   N_10   N_19 ||   N_19    N_4   N_11 ||   N_11    N_5   N_20 ||   N_20   N_12    VDD | ## |   N_12   N_11    VDD ||    VDD     SN   N_12 | ## |    VDD   N_12   N_13 | ## |      Q   N_13    VDD ||    VDD   N_12     QN |
10-18:57:01  INFO:  ## |    N_5    CKN    VSS ||    VSS    N_5    N_4 | ## |    N_6     SE    VSS ||    VSS      D   N_41 ||   N_41    N_6   N_25 ||   N_25     SI   N_42 ||   N_42     SE    VSS | ## |   N_25    N_4    N_9 ||    N_9    N_5   N_43 ||   N_43   N_10    VSS | ## |   N_10     SN   N_44 ||   N_44    N_9    VSS | ## |    VSS   N_10   N_45 ||   N_45    N_5   N_11 ||   N_11    N_4   N_46 ||   N_46   N_12    VSS | ## |   N_12   N_11   N_47 ||   N_47     SN    VSS | ## |    VSS   N_12   N_13 | ## |      Q   N_13    VSS ||    VSS   N_12     QN |
10-18:57:02  INFO: c153, (SDPRB1, 42 devices), 42 devices
10-18:57:02  INFO: -----    SDPRB1:  scanff False False    SE
10-18:57:02  INFO: 1. clock pattern: pattern: CLK1 in SDPRB1: clk
10-18:57:02  INFO: 2. inputs inv pattern: pattern: INV in SDPRB1: ininv_SE_0
10-18:57:02  INFO: 3. output pattern: pattern: INV in SDPRB1: out_Q
10-18:57:02  INFO: 3. output pattern: pattern: INV in SDPRB1: out_Q_2
10-18:57:02  INFO: 3. output pattern: pattern: INV in SDPRB1: out_QN
10-18:57:02  INFO: 4.3 inputs(D with SE or SI) pattern: pattern: FCROSS_3_2 in SDPRB1: sesi
10-18:57:02  INFO: 5.1 cross1 pattern: pattern: PCROSS_1 in SDPRB1: cross1
10-18:57:03  INFO: 5.2  back track 1 pattern: pattern: LOGIC2_NAND2 in SDPRB1: cross1
10-18:57:03  INFO: 5.3 cross2 pattern: pattern: FCROSS_4 in SDPRB1: cross2
10-18:57:03  INFO: 5.4  back track 2 pattern: pattern: LOGIC2_NAND2 in SDPRB1: cross2
10-18:57:03  INFO:  ## |    N_5     CK    VDD ||    VDD    N_5    N_4 | ## |    N_6     SE    VDD ||    VDD      D   N_16 ||   N_16     SE    N_7 ||    N_7    N_6   N_17 ||   N_17     SI    VDD | ## |    N_7    N_4    N_9 ||    N_9    N_5   N_18 ||   N_18   N_10    VDD | ## |   N_10     SN    VDD ||    VDD    N_9   N_10 | ## |    VDD   N_10   N_19 ||   N_19    N_5   N_11 ||   N_11    N_4   N_20 ||   N_20   N_12    VDD | ## |   N_12   N_11    VDD ||    VDD     SN   N_12 | ## |    VDD   N_12   N_13 | ## |      Q   N_13    VDD ||    VDD   N_12     QN |
10-18:57:03  INFO:  ## |    N_5     CK    VSS ||    VSS    N_5    N_4 | ## |    N_6     SE    VSS ||    VSS      D   N_41 ||   N_41    N_6   N_25 ||   N_25     SI   N_42 ||   N_42     SE    VSS | ## |   N_25    N_5    N_9 ||    N_9    N_4   N_43 ||   N_43   N_10    VSS | ## |   N_10     SN   N_44 ||   N_44    N_9    VSS | ## |    VSS   N_10   N_45 ||   N_45    N_4   N_11 ||   N_11    N_5   N_46 ||   N_46   N_12    VSS | ## |   N_12   N_11   N_47 ||   N_47     SN    VSS | ## |    VSS   N_12   N_13 | ## |      Q   N_13    VSS ||    VSS   N_12     QN |
10-18:57:03  INFO: c153, (SDPRQ1, 40 devices), 40 devices
10-18:57:03  INFO: -----    SDPRQ1:  scanff False False    SE
10-18:57:03  INFO: 1. clock pattern: pattern: CLK1 in SDPRQ1: clk
10-18:57:03  INFO: 2. inputs inv pattern: pattern: INV in SDPRQ1: ininv_SE_0
10-18:57:04  INFO: 3. output pattern: pattern: LOGIC2_NAND2 in SDPRQ1: out_Q
10-18:57:04  INFO: 4.3 inputs(D with SE or SI) pattern: pattern: FCROSS_3_2 in SDPRQ1: sesi
10-18:57:04  INFO: 5.1 cross1 pattern: pattern: PCROSS_1 in SDPRQ1: cross1
10-18:57:04  INFO: 5.2  back track 1 pattern: pattern: LOGIC2_NAND2 in SDPRQ1: cross1
10-18:57:04  INFO: 5.3 cross2 pattern: pattern: FCROSS_4 in SDPRQ1: cross2
10-18:57:04  INFO: 5.4  back track 2 pattern: pattern: LOGIC2_NAND2 in SDPRQ1: cross2
10-18:57:04  INFO:  ## |    N_5     CK    VDD ||    VDD    N_5    N_4 | ## |    N_6     SE    VDD ||    VDD      D   N_14 ||   N_14     SE    N_7 ||    N_7    N_6   N_15 ||   N_15     SI    VDD | ## |    N_7    N_4    N_9 ||    N_9    N_5   N_16 ||   N_16   N_10    VDD | ## |   N_10    N_9    VDD ||    VDD     SN   N_10 | ## |    VDD   N_10   N_17 ||   N_17    N_5   N_11 ||   N_11    N_4   N_18 ||   N_18   N_12    VDD | ## |   N_12   N_11    VDD ||    VDD     SN   N_12 | ## |      Q   N_11    VDD ||    VDD     SN      Q |
10-18:57:04  INFO:  ## |    N_5     CK    VSS ||    VSS    N_5    N_4 | ## |    N_6     SE    VSS ||    VSS      D   N_38 ||   N_38    N_6   N_24 ||   N_24     SI   N_39 ||   N_39     SE    VSS | ## |   N_24    N_5    N_9 ||    N_9    N_4   N_40 ||   N_40   N_10    VSS | ## |   N_10    N_9   N_41 ||   N_41     SN    VSS | ## |    VSS   N_10   N_42 ||   N_42    N_4   N_11 ||   N_11    N_5   N_43 ||   N_43   N_12    VSS | ## |   N_12   N_11   N_44 ||   N_44     SN    VSS | ## |      Q   N_11   N_37 ||   N_37     SN    VSS |
10-18:57:05  INFO: Write GDS: ./demo/cell_apr/outputs/c153\top.gds
