library ieee;
use ieee.std_logic_1164.all;

entity Serialiser_Shift_register is

port(



);

end entity;

architecture rtl of Serialiser_Shift_register is


begin



end rtl;