<!DOCTYPE>
<html>
<head>
	<title>Publications_3</title>
	<link rel="shortcut icon" href="favicon.ico" />


    <meta charset="utf-8">
    <meta http-equiv="X-UA-Compatible" content="IE=edge">
    <meta name="viewport" content="width=device-width, initial-scale=1">
    <meta name="description" content="">
    <meta name="author" content="">



    <!-- Bootstrap Core CSS -->
    <link href="../css/bootstrap.min.css" rel="stylesheet">

    <link href="../css/Publications_3.css" rel="stylesheet">
    <link href="../css/nav.css" rel="stylesheet">


</head>
<body>

   <!-- Navigation -->
    <nav class="navbar navbar-inverse navbar-fixed-top" role="navigation">
        <div class="container">
            <!-- Brand and toggle get grouped for better mobile display -->
            <div class="navbar-header">
                <button type="button" class="navbar-toggle" data-toggle="collapse" data-target="#bs-example-navbar-collapse-1">
                    <span class="sr-only">Toggle navigation</span>
                    <span class="icon-bar"></span>
                    <span class="icon-bar"></span>
                    <span class="icon-bar"></span>
                </button>

                <a class="navbar-brand" href="#">
                    <img class="logo" src="../img/logo5.png" alt="">
                </a>

               
            </div>
            <!-- Collect the nav links, forms, and other content for toggling -->
            <div class="collapse navbar-collapse" id="bs-example-navbar-collapse-1">
                
                <ul class="nav navbar-nav">
 
                      <li class="active"><a href="HomePage.html">Home</a></li>

                      <li><a href="Members.html">People</a></li>
                      <li><a href="Publications_3.html">Publications</a></li>
                      <li><a href="Contact.html">Contact</a></li>

                </ul>



            </div>
            <!-- /.navbar-collapse -->
        </div>
        <!-- /.container -->
    </nav>
    <br><br><br>







	
	<div class="row">
		<div class="col-md-1"></div>
		<span class="big-title col-md-2">Publications</span>
	</div>
	


	<div class="books">

		<div class="row">
			<div class="col-md-2"></div>
			<span class="col-md-4 title">Books and Book Chapters:</span></br>
		</div>


		<div class="books-content row">
			<div class="col-md-2"></div>
			<div class="col-md-8">
				<ol>
					<li><p>
						T.-Y. Ho, Y.-W. Chang, and S.-J. Chen, Full Chip Nanometer Routing Techniques, Springer, 2007. 
					</p></li>
					<li><p>
						T.-Y. Ho and S.-H. Liu, "Fast Legalization for Standard Cell Placement with Simultaneous Wirelength and Displacement Minimization" in VLSI-SoC: Forward-Looking Trends in IC and Systems Design (edited by J. L. Ayala, D. Atienza Alonso, and R. Reis), Springer, 2012 (Invited).
					</p></li>
					<li><p>
						Y. Luo, K. Chakrabarty, and T.-Y. Ho, Hardware/Software Co-Design and Optimization for Cyberphysical Integration in Digital Microfluidic Biochips, Springer, 2014.
					</p></li>

				</ol>

			</div>
		</div>	
	</div><!--books-->
		 
	<div class="ACM-IEEE">

		<div class="row">
			<div class="col-md-2"></div>
			<span class="col-md-4 title">ACM/IEEE Journal Papers:</span>
			<div class="col-md-6"></div>
		</div>
		
		<div class="row">
			<div class="col-md-2"></div>
			<div class="col-md-8 ACM-IEEE-content">
			<ol>

				<li><p>  T.-Y. Ho, Y.-W. Chang, S.-J. Chen, and D. T. Lee, "Crosstalk- and Performance- Driven Multilevel Full-Chip Routing," IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (IEEE TCAD), vol. 24, no. 6, pp. 869-878, June 2005 (Regular Paper). </p></li>
				<li><p>  T.-W. Huang, C.-H. Lin, and T.-Y. Ho, "A Contamination Aware Droplet Routing Algorithm for the Synthesis of Digital Microfluidic Biochips," IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (IEEE TCAD), vol. 29, no. 11, pp. 1682-1695, November 2010 (Regular Paper). </p></li>
				<li><p>  T.-W. Huang and T.-Y. Ho, "A Two-Stage ILP-Based Droplet Routing Algorithm for Pin-Constrained Digital Microfluidic Biochips," IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (IEEE TCAD), vol. 30, no. 2, pp. 215-228, February 2011 (Regular Paper). </p></li>
				<li><p>  S. Chou, C.-S. Han, P.-K. Huang, K.-F. Tien and T.-Y. Ho, "An Effective and Efficient Framework for Clock Latency Range Aware Clock Network Synthesis," IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (IEEE TCAD), vol. 30, no. 7, pp. 1045-1057, July 2011 (Regular Paper). </p></li>
				<li><p>  T.-W. Huang, S.-Y. Yeh, and T.-Y. Ho, "A Network-Flow Based Pin-Count Aware Routing Algorithm for Broadcast-Addressing EWOD Chips," IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (IEEE TCAD), vol. 30, no. 12, pp. 1786-1799, December 2011 (Regular Paper). </p></li>
				<li><p>  J.-W. Lin, T.-Y. Ho, and I. H.-R. Jiang, "Reliability-driven power/ground routing for analog ICs," ACM Transactions on Design Automation of Electronic Systems (ACM TODAES), Vol. 17 Issue 1, No. 6, January 2012 (Regular Paper).</p></li>
				<li><p>  K.-Y. Lin, H.-T. Lin, T.-Y. Ho, and C.-C. Tsai, "Load-Balanced Clock Tree Synthesis with Adjustable Delay Buffer Insertion for Clock Skew Reduction in Multiple Dynamic Supply Voltage Designs," ACM Transactions on Design Automation of Electronic Systems (ACM TODAES), Vol. 17 Issue 3, No. 34, June 2012 (Regular Paper). </p></li>
				<li><p>  K.-T. Hsu, S. Sinha, Y.-C. Pi, and T.-Y. Ho, "A Hierarchy-Based Distributed Algorithm for Layout Geometry Operations," IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (IEEE TCAD), vol. 31, no. 10, pp. 1546-1557, October 2012 (Regular Paper). </p></li>
				<li><p>  Y.-L. Hsieh, T.-Y. Ho, and K. Chakrabarty, "A Reagent-Saving Mixing Algorithm for Preparing Multiple-Target Biochemical Samples Using Digital Microfluidics," IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (IEEE TCAD), vol. 31, no. 11, pp. 1656-1669, November 2012 (Regular Paper). </p></li>
				<li><p>  Y. Luo, K. Chakrabarty, and T.-Y. Ho, "Error Recovery in Cyberphysical Digital-Microfluidic Biochips," IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (IEEE TCAD), vol. 32, no. 1, pp. 59-72, January 2013 (Regular Paper). </p></li>
				<li><p>  J.-W. Chang, S.-H. Yeh, T.-W. Huang, and T.-Y. Ho, "Integrated Fluidic-Chip Co-Design Methodology for Digital Microfluidic Biochips," IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (IEEE TCAD), vol. 32, no. 2, pp. 216-227, February 2013 (Regular Paper). </p></li>
				<li><p>  P.-H. Wu, Mark P.-H. Lin, T.-C. Chen, and T.-Y. Ho, Y.-C. Chen, S.-R. Siao, and S.-H. Lin, "1-D Cell Generation with Printability Enhancement," IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (IEEE TCAD), vol. 32, no. 3, pp. 419-432, March 2013 (Regular Paper). </p></li>
				<li><p>  Y.-H. Chen, C.-L. Hsu, L.-C. Tsai, T.-W. Huang, and T.-Y. Ho, "A Reliability-Oriented Placement Algorithm for Reconfigurable Digital Microfluidic Biochips Using 3D Deferred Decision Making Technique," IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (IEEE TCAD), vol. 32, no. 8, pp. 1151-1162, August 2013 (Regular Paper).</p></li>
				<li><p>  J.-W. Chang, S.-H. Yeh, T.-W. Huang, and T.-Y. Ho, "An ILP-based Routing Algorithm for Pin-Constrained EWOD Chips with Obstacle Avoidance," IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (IEEE TCAD), vol. 32, no. 11, pp. 1655-1667, November 2013 (Regular Paper).</p></li>
				<li><p>  Y. Luo, K. Chakrabarty, and T.-Y. Ho, "Real-Time Error Recovery in Cyberphysical Digital-Microfluidic Biochips Using a Compact Dictionary," IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (IEEE TCAD), vol. 32, no. 12, pp. 1839-1852, December 2013 (Regular Paper). </p></li>
				<li><p>  Y.-L. Hsieh, T.-Y. Ho, and K. Chakrabarty, "Biochip Synthesis and Dynamic Error Recovery for Sample Preparation Using Digital Microfluidics," IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (IEEE TCAD), vol. 33, no. 2, pp. 183-196, February 2014 (Regular Paper).</p></li>
				<li><p>  H.-T. Lin, Y.-L. Chuang, Z.-H. Yang, and T.-Y. Ho, "Pulsed-Latch Utilization for Clock-Tree Power Optimization," IEEE Transactions on Very Large Scale Integration Systems (IEEE TVLSI), vol. 22, no. 4, pp. 721-733, April 2014 (Regular Paper).</p></li>
				<li><p>  Y. Luo, K. Chakrabarty, and T.-Y. Ho, "Biochemistry Synthesis on a Cyberphysical Digital Microfluidics Platform under Completion-Time Uncertainties in Fluidic Operations," IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (IEEE TCAD), vol. 33, no. 6, pp. 903-916, June 2014 (Regular Paper).</p></li>
				<li><p>  P.-H. Wu, Mark P.-H. Lin, T.-C. Chen, C.-F. Yeh, T.-Y. Ho, and B.-D. Liu, "Exploring Feasibilities of Symmetry Islands and Monotonic Current Paths in Slicing Trees for Analog Placement," IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (IEEE TCAD), vol. 33, no. 6, pp. 879-892, June 2014 (Regular Paper).</p></li>
				<li><p>  S.-H. Yeh, J.-W. Chang, T.-W. Huang, S.-T. Yu, and T.-Y. Ho, "Voltage-Aware Chip-Level Design for Reliability-Driven Pin-Constrained EWOD Chips," IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (IEEE TCAD), vol. 33, no. 9, pp. 1302-1315, September 2014 (Regular Paper).</p></li>
				<li><p>  Sean S.-Y. Liu, C.-H. Chang, H.-M. Chen, and T.-Y. Ho, "ACER: An Agglomerative Clustering Based Electrode Addressing and Routing Algorithm for Pin-Constrained EWOD Chips," IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (IEEE TCAD), vol. 33, no. 9, pp. 1316-1327, September 2014 (Regular Paper).</p></li>
				<li><p>  K. Hu, F. Yu, T.-Y. Ho, and K. Chakrabarty, "Testing of Flow-Based Microfluidic Biochips: Fault Modeling, Test Generation, and Experimental Demonstration," IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (IEEE TCAD), vol. 33, no. 10, pp. 1463-1475, October 2014 (Regular Paper) (Best Paper Award).</p></li>
				<li><p>   J.-L. Lin, P.-H. Wu, and T.-Y. Ho, “A Novel Cell Placement Algorithm for Flexible TFT Circuits with Mechanical Strain and Temperature Consideration," ACM Journal of Emerging Technologies and Computing Systems (ACM JETC), vol.11, issue 1, no. 1, September 2014 (Regular Paper).</p></li>
				<li><p>   I.-C. Lin, S.-M. Syu, and T.-Y. Ho, “NBTI Tolerance and Leakage Reduction using Gate Sizing," ACM Journal of Emerging Technologies and Computing Systems (ACM JETC), vol.11, issue 1, no. 4, September 2014 (Regular Paper).</p></li>
				<li><p>  Y. Luo, B. Bhattacharya, T.-Y. Ho, and K. Chakrabarty, "Design and Optimization of a Cyberphysical Digital-Microfluidic Biochip for the Polymerase Chain Reaction," IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (IEEE TCAD), vol. 34, no. 1, pp. 29-42, January 2015 (Regular Paper).</p></li>
				<li><p>  P.-H. Wu, Mark P.-H. Lin, T.-C. Chen, C.-F. Yeh, X. Li, and T.-Y. Ho, "A Novel Analog Physical Synthesis Methodology Integrating Existent Design Expertise," IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (IEEE TCAD), vol. 34, no. 2, pp. 199-212, February 2015 (Regular Paper).</p></li>
				<li><p>  S.-T. Yu, S.-H. Yeh, and T.-Y. Ho, "Reliability-Driven Chip-Level Design for High-Frequency Digital Microfluidic Biochips," IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (IEEE TCAD), vol. 34, no. 4, pp. 529-539, April 2015 (Regular Paper).</p></li>
				<li><p>  T. A. Dinh, S. Yamashita, and T.-Y. Ho, "An Optimal Pin-Count Design with Logic Optimization for Digital Microfluidic Biochips," IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (IEEE TCAD), vol. 34, no. 4, pp. 629-641, April 2015 (Regular Paper).</p></li>
				<li><p>  T.-M. Tseng, B. Li, T.-Y. Ho, and U. Schlichtmann, "ILP-based Alleviation of Dense Meander Segments with Prioritized Shifting and Progressive Fixing in PCB Routing," IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (IEEE TCAD), vol. 34, no. 6, pp. 1000-1013, June 2015 (Regular Paper).</p></li>
				<li><p>  Y. Liu, S. Hu, and T.-Y. Ho, "Leveraging Strategic Detection Techniques for Smart Home Pricing Cyberattacks," accepted in IEEE Transactions on Dependable and Secure Computing (IEEE TDSC) (Regular Paper).</p></li>
				<li><p>  H. Yao, Q. Wang, Y. Ru, T.-Y. Ho, and Y. Cai, "Integrated Flow-Control Co-Design Methodology for Flow-Based Microfluidic Biochips," IEEE Design and Test of Computers (IEEE D&T), vol. 32, no. 6, pp. 60-68, December 2015.</p></li>
				<li><p>  T.-M. Tseng, B. Li, T.-Y. Ho, and U. Schlichtmann, "Storage and Caching: Synthesis of Flow-based Microfluidic Biochips," IEEE Design and Test of Computers (IEEE D&T), vol. 32, no. 6, pp. 69-75, December 2015.</p></li>
				<li><p>  Z. Lee, T.-Y. Ho, and K. Chakrabarty, "Optimization of 3D Digital Microfluidic Biochips for the Multiplexed Polymerase Chain Reaction," accepted in ACM Transactions on Design Automation of Electronic Systems (ACM TODAES) (Regular Paper).</p></li>
				<li><p>  K. Hu, T.-Y. Ho, and K. Chakrabarty, "Wash Optimization and Analysis for Cross-Contamination Removal under Physical Constraints in Flow-Based Microfluidic Biochips," accepted in IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (IEEE TCAD) (Regular Paper)</p></li>
				<li><p>  H. Yao, Q. Wang, Y. Shen, T.-Y. Ho, and Y. Cai, "Integrated Functional and Washing Routing Optimization for Cross-Contamination Removal in Digital Microfluidic Biochips," accepted in IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (IEEE TCAD) (Regular Paper)</p></li>

			</ol>
			</div>
		</div>
	</div>
		 


	<div class="Other-Journal-Papers">

		<div class="row">
			<div class="col-md-2"></div>
			<span class="col-md-4 title">Other Journal Papers:</span>
			<div class="col-md-6"></div>
		</div>

		
		<div class="row">
			<div class="col-md-2"></div>
			<div class="col-md-8 Other-Journal-Papers-content">
				<ol>
				<li><p>  T.-Y. Ho, Y.-W. Chang, and S.-J. Chen, "Multilevel Routing with Jumper 
				Insertion for Antenna Avoidance," Elsevier Integration: The VLSI Journal, vol. 39,
				Issue 4, pp. 420-432, July 2006 (Regular Paper) (EI/SCI).</p></li>

				<li><p>  T.-Y. Ho, "PIXAR: A Performance-Driven X-Architecture Router Based on a
				Novel Multilevel Framework," Elsevier Integration: The VLSI Journal, vol. 42, 
				Issue 3, pp. 400-408, June 2009 (Regular Paper) (EI/SCI).</p></li>

				<li><p>  P.-H. Wu and T.-Y. Ho, "Bus-Driven Floorplanning with Bus Pin Assignment
				and Deviation Minimization," Elsevier Integration: The VLSI Journal, Vol. 45, Issue 4
				, pp. 405-426, September 2012 (Regular Paper) (EI/SCI). </p></li>

				<li><p>  P.-H. Wu and T.-Y. Ho, "Bus-Driven Floorplanning with Thermal Consideration," 
				Elsevier Integration: The VLSI Journal, Vol. 46, Issue 4, pp. 369-381, September 2013 
				(Regular Paper) (EI/SCI).</p></li>

				<li><p>  T. A. Dinh, S. Yamashita, T.-Y. Ho, and Y. Hara-Azumi, "Clique-Based Architectural Synthesis of Flow-Based Microfluidic Biochips," IEICE Transactions on Fundamentals of Electronics, Vol. E96-A, No. 12, pp. 2668-2679, December 2013 (Regular Paper) (EI/SCI). </p></li>

				<li><p>  T.-Y. Ho, "Design Automation for Digital Microfluidic Biochips," IPSJ Transactions on System LSI Design Methodology, Vol. 7, pp. 16-26, February 2014 (Invited Paper) (EI/SCI).</p></li>

				<li><p>  S.-T. Yu and T.-Y. Ho, "Chip-Level Design for Digital Microfluidic Biochips," International Journal of Automation and Smart Technology, Vol. 4, No. 4, pp. 202-207, 2014 (Invited Paper) (EI/SCI).</p></li>

				<li><p>  T. A. Dinh, S. Yamashita, and T.-Y. Ho, "A Fully-Flexibility-Guaranteed Pin-Count Reduction Design for General-Purpose Digital Microfluidic Biochips," accepted in IEICE Transactions on Fundamentals of Electronics (Regular Paper) (EI/SCI).</p></li>
				</ol>
			</div>
		</div><!--row-->

	</div><!--Other-Paper-Journals-->
		 


	<div class="ACM-IEEE-Conference-Papers">
		<div class="row">
			<div class="col-md-2"></div>
			<span class="col-md-4 title">ACM/IEEE Conference Papers:</span>
			<div class="col-md-6"></div>
		</div>

		
		<div class="row">	
			<div class="col-md-2"></div>
			<div class="col-md-8">
				<div class="note">
				*:   The top 1% most-cited computer-science conferences over all the 3,524 existing in the world by 2015 Microsoft Academic Search
				</div>
				
				<div class="ACM-IEEE-Conference-Papers-content"><ol>
				<li><p> *T.-Y. Ho, Y.-W. Chang, S.-J. Chen, and D. T. Lee, "A Fast Crosstalk- and Performance-Driven Multilevel Routing System," Proceedings of IEEE/ACM International Conference on Computer-Aided Design (ICCAD-2003), pp. 382-387, San Jose, CA, Nov. 2003. </p></li>

				<li><p> *T.-Y. Ho, Y.-W. Chang, and S.-J. Chen, "Multilevel Routing with Antenna Avoidance," Proceedings of ACM International Symposium on Physical Design (ISPD-2004), pp. 34-40, Phoenix, AZ, April 2004. </p></li>

				<li><p> T.-Y. Ho, Y.-W. Chang, and S.-J. Chen, "Multilevel Routing with Jumper Insertion for Antenna Avoidance," Proceedings of IEEE International SOC Conference (SOCC-2004), pp. 63-66, Santa Clara, CA, September 2004.</p></li>

				<li><p> *T.-Y. Ho, C.-F. Chang, Y.-W. Chang, and S.-J. Chen, "Multilevel Full-Chip Routing for the X-Based Architecture," Proceedings of ACM/IEEE Design Automation Conference (DAC-2005), pp. 597-602, Anaheim, CA, June 2005. (Best Paper Nomination)  </p></li>

				<li><p> T.-Y. Ho, "A Performance-Driven Multilevel Framework for the X-Based Full-Chip Router," Proceedings of IEEE International Workshop on Power and Timing Modeling, Optimization and Simulation (PATMOS-2008), pp. 209-218, Lisbon, Portugal, September 2008. Lecture Notes in Computer Science (LNCS), Springer.</p></li>

				<li><p> S. Chou and T.-Y. Ho, "OAL: An Obstacle-Aware Legalization in Standard Cell Placement with Displacement Minimization," Proceedings of IEEE International SOC Conference (SOCC-2009), pp. 329-332, Belfast, Northern Ireland, September 2009. </p></li>

				<li><p> T.-W. Huang and T.-Y. Ho, "A Fast Routability- and Performance-Driven Droplet Routing Algorithm for Digital Microfluidic Biochips," Proceedings of IEEE International Conference on Computer Design (ICCD-2009), pp. 445-450, Lake Tahoe, CA, October 2009. </p></li>

				<li><p> *T.-W. Huang, C.-H. Lin, and T.-Y. Ho, "A Contamination Aware Droplet Routing Algorithm for Digital Microfluidic Biochips," Proceedings of IEEE/ACM International Conference on Computer-Aided Design (ICCAD-2009), pp. 151-156 , San Jose, CA, November 2009. </p></li>

				<li><p> *T.-W. Huang and T.-Y. Ho, "A Two-Stage ILP-Based Droplet Routing Algorithm for Pin-Constrained Digital Microfluidic Biochips," Proceedings of ACM International Symposium on Physical Design (ISPD-2010), pp. 201-208, San Francisco, CA, March 2010. </p></li>

				<li><p> B.-S. Wu and T.-Y. Ho, ''Bus-Pin-Aware Bus-Driven Floorplanning," Proceedings of ACM Great Lake Symposium on VLSI (GLSVLSI-2010), pp. 27-32, Providence, RI, May 2010. </p></li>

				<li><p> T.-Y. Ho, S.-H. Liu, and S.-M. Tseng, "Fast Legalization for Standard Cell Placement with Simultaneous Wirelength and Displacement Minimization," Proceedings of IEEE/IFIP International Conference on VLSI and System-on- Chip (VLSI-SoC-2010), pp. 369-374, Madrid, Spain, September 2010.</p></li>

				<li><p> *T.-W. Huang, S.-Y. Yeh, and T.-Y. Ho, "A Network-Flow Based Pin-Count Aware Routing Algorithm for Broadcast Electrode-Addressing EWOD Chips," Proceedings of IEEE/ACM International Conference on Computer-Aided Design (ICCAD-2010), pp. 425-431, San Jose, CA, November 2010. </p></li>

				<li><p> *T.-Y. Ho, J. Zeng, and K. Chakrabarty, "Digital Microfluidic Biochips: A Vision for Functional Diversity and More than Moore," Proceedings of IEEE/ACM International Conference on Computer-Aided Design (ICCAD-2010), pp. 578-585, San Jose, CA, November 2010.  </p></li>

				<li><p> K.-Y. Lin, H.-T. Lin, and T.-Y. Ho, "An Efficient Algorithm of Adjustable Delay Buffer Insertion for Clock Skew Minimization in Multiple Dynamic Supply Voltage Designs," Proceedings of IEEE/ACM Asia and South Pacific Design Automation Conference (ASPDAC-2011), pp. 825-830, Yokohama, Japan, January 2011 (Best Paper Nomination).</p></li>

				<li><p> Y.-L. Hsieh and T.-Y. Ho, "Automated Physical Design of Microchip-Based Capillary Electrophoresis Systems," Proceedings of IEEE International Conference on VLSI Design (VLSI-2011), pp. 165-170, Chennai, India, January 2011. </p></li>

				<li><p> *T.-W. Huang, H.-Y. Su, and T.-Y. Ho, "Progressive Network-Flow Based Power-Aware Broadcast Addressing for Pin-Constrained Digital Microfluidic Biochips," Proceedings of ACM/IEEE Design Automation Conference (DAC-2011), pp. 741-746, San Diego, CA, June 2011. </p></li>

				<li><p> *K.-T. Hsu, S. Sinha, Y.-C. Pi, C. Chiang, and T.-Y. Ho, "A Distributed Algorithm for Layout Geometry Operations," Proceedings of ACM/IEEE Design Automation Conference (DAC-2011), pp. 182-187, San Diego, CA, June 2011. </p></li>

				<li><p> P.-H. Yuh, C. C.-Y. Lin, T.-W. Huang, T.-Y. Ho, C.-L. Yang, and Y.-W. Chang, "A SAT-Based Routing Algorithm for Cross-Referencing Biochips," Proceedings of ACM International Workshop on System Level Interconnect Prediction (SLIP-2011), pp. 1-7, San Diego, CA, June 2011.</p></li>

				<li><p> P.-H. Wu and T.-Y. Ho, "Thermal-Aware Bus-Driven Floorplanning," Proceedings of IEEE/ACM International Symposium on Low Power Electronics and Design (ISLPED-2011), pp. 205-210, Fukuoka, Japan, August 2011. </p></li>

				<li><p> H.-T. Lin, Y.-L. Chuang, and T.-Y. Ho, "Pulsed-Latch-Based Clock Tree Migration for Dynamic Power Reduction," Proceedings of IEEE/ACM International Symposium on Low Power Electronics and Design (ISLPED-2011), pp. 39-44, Fukuoka, Japan, August 2011. </p></li>

				<li><p> T.-W. Huang, Y.-Y. Lin, J.-W. Chang, and T.-Y. Ho, "Chip-Level Design and Optimization for Digital Microfluidic Biochips," Proceedings of IEEE International Midwest Symposium on Circuit and System (MWSCAS-2011), pp. 1-4, Seoul, Korea, August 2011.</p></li>

				<li><p> T.-W. Huang, Y.-Y. Lin, J.-W. Chang, and T.-Y. Ho, "Recent Research and Emerging Challenges in Design and Optimization for Digital Microfluidic Biochips," Proceedings of IEEE International SOC Conference (SOCC-2011), pp. 12-17, Taipei, Taiwan, September 2011.</p></li>

				<li><p> K. Chakrabarty, P. Pop, and T.-Y. Ho, "Digital Microfluidic Biochips: Functional Diversity, More than Moore, and Cyberphysical Systems," Proceedings of IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS-2011), pp. 377, Taipei, Taiwan, October 2011.</p></li>

				<li><p> T.-Y. Ho, P. Pop, and K. Chakrabarty, "Microfluidic biochips: Recent research and emerging challenges," Proceedings of IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS-2011), pp. 335-343, Taipei, Taiwan, October 2011.</p></li>

				<li><p> *Y.-L. Chuang, H.-T. Lin, T.-Y. Ho, Y.-W Chang, and D. Marculescu, "PRICE: Power Reduction by Placement and Clock-Network Co-Synthesis for Pulsed-Latch Designs," Proceedings of IEEE/ACM International Conference on Computer-Aided Design (ICCAD-2011), pp. 85-90, San Jose, CA, November 2011. </p></li>

				<li><p> *T.-W. Huang, T.-Y. Ho, and K. Chakrabarty, "Reliability-Oriented Broadcast Electrode-Addressing for Pin- Constrained Digital Microfluidic Biochips," Proceedings of IEEE/ACM International Conference on Computer- Aided Design (ICCAD-2011), pp. 448-455, San Jose, CA, November 2011. </p></li>

				<li><p> Y.-L. Hsieh, T.-Y. Ho, and K. Chakrabarty, "On-Chip Biochemical Sample Preparation Using Digital Microfluidics," Proceedings of IEEE Biomedical Circuits & Systems Conference (BioCAS-2011), pp. 297-300, San Diego, CA, November 2011. </p></li>

				<li><p> J.-W. Chang, T.-W. Huang, and T.-Y. Ho, "An ILP-based Obstacle-Avoiding Routing Algorithm for Pin-Constrained EWOD Chips," Proceedings of IEEE/ACM Asia and South Pacific Design Automation Conference (ASPDAC-2012), pp. 67-72, Sidney, Australia, January 2012 (Best Paper Nomination).</p></li>

				<li><p> *T.-W. Huang, J.-W. Chang, and T.-Y. Ho, "Integrated Fluidic-Chip Co-Design Methodology for Digital Microfluidic Biochips," Proceedings of ACM International Symposium on Physical Design (ISPD-2012), pp. 49-56, Napa, California, March 2012.</p></li>

				<li><p> Y. Luo, K. Chakrabarty, and T.-Y. Ho, "A Cyberphysical Synthesis Approach for Error Recovery in Digital Microfluidic Biochips", Proceedings of IEEE/ACM Design, Automation and Test in Europe (DATE-2012) , pp. 1239-1244, Dresden, Germany, March 2012.</p></li>

				<li><p> S.-J. Jiang, J.-L. Wu, and T.-Y. Ho, "A Nonlinear Optimization Methodology for Resistor Matching in Analog Integrated Circuits", Proceedings of IEEE International Symposium on VLSI Design, Automation and Test (VLSI-DAT-2012) , pp. 1-4, Hsinchu, Taiwan, April 2012.</p></li>

				<li><p>*Y. Luo, K. Chakrabarty, and T.-Y. Ho, "Dictionary-Based Error Recovery in Cyberphysical Digital-Microfluidic Biochips," Proceedings of IEEE/ACM International Conference on Computer- Aided Design (ICCAD-2012), pp. 369-376, San Jose, CA, November 2012. </p></li>

				<li><p> *P.-H. Wu, P.-H. Lin, Y.-R. Chen, B.-S. Chou, T.-C. Chen, T.-Y. Ho, and B.-D. Liu, "Performance-driven Analog Placement Considering Monotonic Current Paths," Proceedings of IEEE/ACM International Conference on Computer- Aided Design (ICCAD-2012), pp. 613-619, San Jose, CA, November 2012. </p></li>

				<li><p> *S.-H. Yeh, J.-W. Chang, T.-W. Huang, and T.-Y. Ho, "Voltage-Aware Chip-Level Design for Reliability-Driven Pin-Constrained EWOD Chips," Proceedings of IEEE/ACM International Conference on Computer- Aided Design (ICCAD-2012), pp. 353-360, San Jose, CA, November 2012.</p></li>

				<li><p> Y.-L. Hsieh, T.-Y. Ho, and K. Chakrabarty, "Design Methodology for Sample Preparation on Digital Microfluidic Biochips," Proceedings of IEEE International Conference on Computer Design (ICCD-2012), pp. 189-194, Montreal, CA, September 2012.</p></li>

				<li><p> T.-Y. Ho, "Design Automation for Digital Microfluidic Biochips: From Fluidic-Level Toward Chip-Level," Proceedings of IEEE International Conference on Solid-State and Integrated Circuit Technology (ICSICT-2012), pp. 1-4, Xi’an, China, October 2012. (Invited Paper)</p></li>

				<li><p> T.-Y. Ho, "Top-Down Synthesis Methodology for Flow-Based Microfluidic Biochips," Proceedings of IEEE International Symposium on Electronic Designs (ISED-2012), pp. 1, Kolkata, India, December 2012. (Keynote Speech)</p></li>

				<li><p> J.-L. Lin, P.-H. Wu, and T.-Y. Ho, "A Novel Cell Placement Algorithm for Flexible TFT Circuit with Mechanical Strain and Temperature Consideration," Proceedings of IEEE/ACM Asia and South Pacific Design Automation Conference (ASPDAC-2013), pp. 491-496, Yokohama, Japan, January 2013.</p></li>

				<li><p> T. A. Dinh, S. Yamashita, T.-Y. Ho, Yuko Hara-Azumi, "A Clique-Based Approach to Find Binding and Scheduling Result in Flow-Based Microfluidics Biochips," Proceedings of IEEE/ACM Asia and South Pacific Design Automation Conference (ASPDAC-2013), pp. 199-204, Yokohama, Japan, January 2013.</p></li>

				<li><p> W. H. Minhass, Paul Pop, Jan Madsen, T.-Y. Ho, "Control Synthesis of the Flow-Based Microfluidic Large-Scale Integration Biochips," Proceedings of IEEE/ACM Asia and South Pacific Design Automation Conference (ASPDAC-2013), pp. 205-212, Yokohama, Japan, January 2013.</p></li>

				<li><p> K.-H. Tseng, S.-C. You, W. H. Minhass, T.-Y. Ho, Paul Pop, "A Network-Flow Based Valve-Switching Aware Binding Algorithm for Flow-Based Microfluidic Biochips," Proceedings of IEEE/ACM Asia and South Pacific Design Automation Conference (ASPDAC-2013), pp. 213-218, Yokohama, Japan, January 2013.</p></li>

				<li><p> *K.-H. Tseng, S.-C. You, J. Y. Liu, and T.-Y. Ho, "A Top-Down Synthesis Methodology for Flow-Based Microfluidic Biochips Considering Valve-Switching Minimization," Proceedings of ACM International Symposium on Physical Design (ISPD-2013), pp. 123-129, Lake Tahoe, NV, March 2013.</p></li>

				<li><p> Z.-H. Yang and T.-Y. Ho, "Timing-Aware Clock Gating of Pulsed-Latch Circuits for Low Power Design," Proceedings of IEEE International Symposium on VLSI Design, Automation and Test (VLSI-DAT-2013), pp., Hsinchu, Taiwan, April 2013.</p></li>

				<li><p> K. Hu, T.-Y. Ho, and K. Chakrabarty, "Testing of Flow-Based Microfluidic Biochips," Proceedings of IEEE VLSI Test Symposium (VTS-2013), pp. 1-6, Berkeley, CA, April 2013. (Best Paper Award)</p></li>

				<li><p> S.-J. Jiang and T.-Y. Ho, "A Rapid Analog Amendment Framework Using the Incremental Floorplanning Technique," Proceedings of IEEE International Symposium on Circuits and Systems (ISCAS-2013), pp. 1716-1719, Beijing, China, May 2013.</p></li>

				<li><p> T.-M. Tseng, B. Li, T.-Y. Ho, and U. Schlichtmann, "Post-Route Refinement for High-Frequency PCBs Considering Meander Segment Alleviation," Proceedings of ACM Great Lake Symposium on VLSI (GLSVLSI-2013), pp., Paris, France, May 2013.</p></li>

				<li><p> *Y. Luo, K. Chakrabarty, and T.-Y. Ho, "Design of Cyberphysical Digital-Microfluidic Biochips under Completion-Time Uncertainties in Fluidic Operations," Proceedings of ACM/IEEE Design Automation Conference (DAC-2013), pp.44-49, Austin, TX, June 2013. </p></li>

				<li><p> P.-H. Wu, P.-H. Lin, T.-Y. Ho, and Y.-C. Chen, "Lithography-Aware 1-Dimensional Cell Generation," Proceedings of IEEE European Conference on Circuit Theory and Design (ECCTD-2013), pp., Dresden, Germany, September 2013.</p></li>

				<li><p> *T.-M. Tseng, B. Li, T.-Y. Ho, and U. Schlichtmann, "Post-Route Alleviation of Dense Meander Segments in High-Performance Printed Circuit Boards," Proceedings of IEEE/ACM International Conference on Computer- Aided Design (ICCAD-2013), pp. 713-720, San Jose, CA, November 2013. </p></li>

				<li><p> *Y. Luo, B. Bhattacharya, T.-Y. Ho, and K. Chakrabarty, "Optimization of Polymerase Chain Reaction on a Cyberphysical Digital Microfluidic Biochip," Proceedings of IEEE/ACM International Conference on Computer- Aided Design (ICCAD-2013), pp. 622-629, San Jose, CA, November 2013. </p></li>

				<li><p> S. Bhattacharjee, A. Banerjee, T.-Y. Ho, K. Chakrabarty, and B. Bhattacharya, "On Producing Linear Dilution Gradient of a Sample with a Digital Microfluidic Biochip," Proceedings of IEEE International Symposium on Electronic System Designs (ISED-2013), pp., Singapore, December 2013.</p></li>

				<li><p> S.-Y. Bai, P.-H. Wu, and T.-Y. Ho, "A Topology-based ECO Routing Methodology for Mask Cost Minimization," Proceedings of IEEE/ACM Asia and South Pacific Design Automation Conference (ASPDAC-2014), pp. 507-512, Singapore, January 2014.</p></li>

				<li><p> K. Hu, T.-Y. Ho, and K. Chakrabarty, "Wash Optimization for Cross-Contamination Removal in Flow-Based Microfluidic Biochips," Proceedings of IEEE/ACM Asia and South Pacific Design Automation Conference (ASPDAC-2014), pp. 244-249, Singapore, January 2014.</p></li>

				<li><p> T. A. Dinh, S. Yamashita, and T.-Y. Ho, "A Network-Flow-Based Optimal Sample Preparation Algorithm for Digital Microfluidic Biochips," Proceedings of IEEE/ACM Asia and South Pacific Design Automation Conference (ASPDAC-2014), pp. 225-230, Singapore, January 2014. (Best Paper Nomination)</p></li>

				<li><p> S.-S. Wu, K. W. Wang, Sai Manoj P. D., T.-Y. Ho and H. Yu, "A Thermal Resilient Integration of Many-core Microprocessor and Main Memory by 2.5D TSI I/Os," Proceedings of IEEE/ACM Design, Automation and Test in Europe (DATE-2014), pp. 1-4, Dresden, Germany, March 2014.</p></li>

				<li><p> T. A. Dinh, S. Yamashita, and T.-Y. Ho, "A Logic Integrated Optimal Pin-Count Design for Digital Microfluidic Biochips," Proceedings of IEEE/ACM Design, Automation and Test in Europe (DATE-2014), pp. 1-6, Dresden, Germany, March 2014.</p></li>

				<li><p> *S.-T. Yu, S.-H. Yeh, and T.-Y. Ho, "Reliability-Driven Chip-Level Design for High-Frequency Digital Microfluidic Biochips," Proceedings of ACM International Symposium on Physical Design (ISPD-2014), pp. 133-140, Petaluma, CA, March 2014.</p></li>

				<li><p> K. Hu, T.-Y. Ho, and K. Chakrabarty, "Test Generation and Design-for-Testability for Flow-Based mVLSI Microfluidic Biochips," Proceedings of IEEE VLSI Test Symposium (VTS-2014), pp. 1-6, Napa, CA, April 2014. (Best Paper Nomination)</p></li>

				<li><p> C.-W. Chen, P.-H. Wu, and T.-Y. Ho, "Triangle-based Process Hotspot Classification with Dummification in EUVL," Proceedings of IEEE International Symposium on VLSI Design, Automation and Test (VLSI-DAT-2014), pp., Hsinchu, Taiwan, April 2014.</p></li>

				<li><p> *Y. Shen, Q. Wang, H. Yao, T.-Y. Ho, and Y. Cai, "Practical Functional and Washing Droplet Routing for Cross-Contamination Avoidance in Digital Microfluidic Biochips," Proceedings of ACM/IEEE Design Automation Conference (DAC-2014), pp. 1-6, San Francisco, CA, June 2014. </p></li>

				<li><p> *C.-X. Lin, C.-H. Liu, I.-C. Chen, D.-T. Lee, and T.-Y. Ho, "An Efficient Bi-criteria Flow Channel Routing Algorithm For Flow-based Microfluidic Biochips," Proceedings of ACM/IEEE Design Automation Conference (DAC-2014), pp. 1-6, San Francisco, CA, June 2014.</p></li>

				<li><p> *K. Oliver, R. Wille, T.-Y. Ho, and R. Drechsler, "Exact One-pass Synthesis of Digital Microfluidic Biochips," Proceedings of ACM/IEEE Design Automation Conference (DAC-2014), pp. 1-6, San Francisco, CA, June 2014. </p></li>

				<li><p> Z. Lee, T.-Y. Ho, and K. Chakrabarty, "Optimization of Heaters in a Digital Microfluidic Biochip for the Polymerase Chain Reaction," Proceedings of IEEE International Workshop on Thermal Investigations of ICs and Systems (THERMINIC-2014), pp., Greenwich, UK, September 2014.</p></li>

				<li><p> K. Hu, T. A. Dinh, T.-Y. Ho, and K. Chakrabarty, "Control-Layer Optimization for Flow-Based mVLSI Microfluidic Biochips," Proceedings of ACM/IEEE International Conference on Compilers, Architecture, and Synthesis for Embedded Systems (CASES-2014), pp. 1-10, New Delhi, India, October 2014.</p></li>

				<li><p> *Y. Liu, S. Hu, and T.-Y. Ho, "Cyber Attack of Electricity Pricing in Smart Home," Proceedings of IEEE/ACM International Conference on Computer- Aided Design (ICCAD-2014), pp. 183-190, San Jose, CA, November 2014. </p></li>

				<li><p>  Z. Lee, T. A. Dinh, T.-Y. Ho, and K. Chakrabarty, "Reliability-driven pipelined scan-like testing of digital microfluidic biochips," Proceedings of IEEE Asian Test Symposium (ATS-2014), pp. 57-62, Hangchou, China, November 2014.</p></li>

				<li><p> S. Roy, C.-R. Wu, and T.-Y. Ho, "Recent Trends in Chip-Level Design Automation for Digital Microfluidic Biochips," Proceedings of IEEE International Symposium on Integrated Circuits (ISIC-2014), pp., Singapore, December 2014.</p></li>

				<li><p> Y.-W. Wu, S. Roy, Y. Shi, and T.-Y. Ho, "Obstacle-Avoiding Wind Turbine Placement for Power-Loss and Wake-Effect Optimization," Proceedings of IEEE/ACM Asia and South Pacific Design Automation Conference (ASPDAC-2015), pp., Japan, January 2015.</p></li>

				<li><p> T.-Y. Huang, S. Roy, C.-W. Lin, and T.-Y. Ho, "Intra-Vehicle Network Routing Algorithm for Weight and Wireless Transmit Power Minimization," Proceedings of IEEE/ACM Asia and South Pacific Design Automation Conference (ASPDAC-2015), pp., Japan, January 2015. (Best Paper Nomination)</p></li>

				<li><p> Z. Lee, T.-Y. Ho, and K. Chakrabarty, "Design and Optimization of 3D Digital Microfluidic Biochips for the Polymerase Chain Reaction," Proceedings of IEEE/ACM Asia and South Pacific Design Automation Conference (ASPDAC-2015), pp., Japan, January 2015. </p></li>

				<li><p> *P.-H. Wu, Mark P.-H. Lin, X. Li, and T.-Y. Ho, "Common-Centroid FinFET Placement Considering the Impact of Gate Misalignment," Proceedings of ACM International Symposium on Physical Design (ISPD-2015), pp., Monterey, CA, March 2015.</p></li>

				<li><p> *Q. Wang, W. He, H. Yao, T.-Y. Ho, and Y. Cai, "SVM-Based Routability-Driven Chip-Level Design for Voltage-Aware Pin-Constrained EWOD Chips," Proceedings of ACM International Symposium on Physical Design (ISPD-2015), pp., Monterey, CA, March 2015.</p></li>

				<li><p>  T. A. Dinh, S. Yamashita, T.-Y. Ho, and K. Chakrabarty, "Testing of Digital Microfluidic Biochips with Arbitrary Layouts," Proceedings of IEEE European Test Symposium (ETS-2015), pp., Cluj Napoca, Romania, April 2015.</p></li>

				<li><p> *H. Yao, T.-Y. Ho, and Y. Cai, "CORLA: A New Control Channel Routing Flow with Length Matching Constraint for Flow-Based Microfluidic Biochips," Proceedings of ACM/IEEE Design Automation Conference (DAC-2015), pp., San Francisco, CA, June 2015. </p></li>

				<li><p> *T.-M. Tseng, B. Li, T.-Y. Ho, and U. Schlichtmann, "Reliability-aware Synthesis for Flow-based Microfluidic Biochips by Dynamic-device Mapping," Proceedings of ACM/IEEE Design Automation Conference (DAC-2015), pp., San Francisco, CA, June 2015. </p></li>

				<li><p> *W. Wen, C.-R. Wu, X. Hu, B. Liu, T.-Y. Ho, X. Li, and Y. Chen, "LNCS: An EDA Framework for Large Scale Hybrid Neuromorphic Computing Systems," Proceedings of ACM/IEEE Design Automation Conference (DAC-2015), pp., San Francisco, CA, June 2015. (Best Paper Nomination)</p></li>

				<li><p> W. Wen, C.-R. Wu, X. Hu, B. Liu, T.-Y. Ho, X. Li, and Y. Chen, "EDA Challenges for Memristor-Crossbar based Neuromorphic Computing," Proceedings of ACM Great Lake Symposium on VLSI (GLSVLSI-2015), pp., Pittsburgh, PA, May 2015.</p></li>

				<li><p> P.-H. Wu, P.-H. Lin, and T.-Y. Ho, "Analog Layout Synthesis with Knowledge Mining," Proceedings of IEEE European Conference on Circuit Theory and Design (ECCTD-2015), pp., Trondheim, Norway, August 2015.</p></li>

				<li><p> K. Hu, T.-Y. Ho, and K. Chakrabarty, "Flow-based biochips: Design for reliability and cross-contamination avoidance", Proceedings of IEEE Engineering in Medicine and Biology Conference (EMBC-2015), pp., Milan, Italy, August 2015.</p></li>

				<li><p>  T. A. Dinh, S. Yamashita, T.-Y. Ho, and K. Chakrabarty, "A General Testing Method for Digital Microfluidic Biochips under Physical Constraints," Proceedings of IEEE International Test Conference (ITC-2015), pp., Anaheim, CA, October 2015.</p></li>

				<li><p>  T.-Y. Ho, W. Grover, S. Hu, and K. Chakrabarty, "Cyber-physical Integration in Programmable Microfluidic Biochips," Proceedings of IEEE International Conference on Computer Design(ICCD-2015), pp., New York, NY, October 2015.</p></li>

				<li><p> Y.-H. Su, T.-Y. Ho, and D. T. LEE, " A Routability-Driven Flow Routing Algorithm for Programmable Microfluidic Devices," Proceedings of IEEE/ACM Asia and South Pacific Design Automation Conference (ASPDAC-2016), pp., Macao, January 2016.</p></li>

				<li><p> C.-R. Wu, W. Wen, T.-Y. Ho, and Y. Chen, "Thermal Optimization for Memristor-Based Hybrid Neuromorphic Computing Systems," Proceedings of IEEE/ACM Asia and South Pacific Design Automation Conference (ASPDAC-2016), pp., Macao, January 2016. </p></li>

				<li><p> Q. Wang, Y. Ru, H. Yao, T.-Y. Ho, and Y. Cai, "Sequence-Pair-Based Placement and Routing fir Flow-Based Microfluidic Biochips," Proceedings of IEEE/ACM Asia and South Pacific Design Automation Conference (ASPDAC-2016), pp., Macao, January 2016.</p></li>

				<li><p> J.-D. Lee, S.-M. Lee, S.-J. Wang, and T.-Y. Ho, "Congestion- and Timing-Driven Droplet Routing for Pin-Constrained Paper-Based Microfluidic Biochips," Proceedings of IEEE/ACM Asia and South Pacific Design Automation Conference (ASPDAC-2016), pp., Macao, January 2016.</p></li>

				<li><p> M. Li, T.-M. Tseng, B. Ki, T.-Y. Ho, and U. Schlichtmann "Sieve-valve-aware Synthesis of Flow-based Microfluidic Biochips Considering Specific Biological Execution Limitations," Proceedings of IEEE/ACM Design, Automation and Test in Europe (DATE-2016), pp., Dresden, Germany, March 2016.</p></li>

				<li><p> J.-D. Lee, S.-M. Lee, S.-J. Wang, and T.-Y. Ho, "Test and Diagnosis of Paper-Based Microfluidic Biochips," Proceedings of IEEE VLSI Test Symposium (VTS-2016), pp. 1-6, Las Vegas, NV, April 2016.</p></li>
			</ol></div><!--content-->
		</div><!--row-->
	</div><!--ACM-IEEE-Conference-Papers-->	
		 

	<div class="Other-Conference-Papers">

		<div class="row">
			<div class="col-md-2"></div>
			<span class="col-md-4 title">Other Conference Papers:</span>
			<div class="col-md-6"></div>
		</div>


		<div class="row">
			<div class="col-md-2"></div>
			<div class="col-md-8 Other-Conference-Papers-content">

			<ol>
			<li><p> T.-Y. Ho, Y.-W. Chang, and S.-J. Chen, "A Fast Crosstalk-Driven Multilevel Routing System," The 14th VLSI Design/CAD Symposium, pp. 25-28, Hua-Lien, Taiwan, Aug. 2003.</p></li>

			<li><p> C.-F. Chang, T.-Y. Ho, and Y.-W. Chang, "XRoute: a multilevel routing system for the X-based architecture," The 16th VLSI Design/CAD Symposium, pp. 202-205, Hua-Lien, Taiwan, Aug. 2005.</p></li>

			<li><p> T.-W. Huang and T.-Y. Ho, "Contamination Aware Droplet Routing for Digital Microfluidic Biochips," Proceedings of International Workshop on Bio-Design Automation (IWBDA-2009), pp. 13, San Francisco, CA, July 2009.</p></li>

			<li><p> T.-W. Huang and T.-Y. Ho, " A Two-Stage ILP-Based Droplet Routing Algorithm for Pin-Constrained Digital Microfluidic Biochips," The 21th VLSI Design/CAD Symposium, pp. 407-410, Kao-Hsiung, Taiwan, Aug. 2010.</p></li>

			<li><p> P.-S. Wu and T.-Y. Ho, ''Bus-Driven Floorplanning with Bus Pin Alignment," Proceedings of Workshop on Synthesis and System Integration of Mixed Information technologies (SASIMI-2010), pp. 308-313, Taipei, Taiwan, October 2010.</p></li>

			<li><p> T.-W. Huang and T.-Y. Ho, "Low-Power Broadcast Electrode-Addressing for Disposable Digital Microfluidic Biochips," Proceedings of International Workshop on Bio-Design Automation (IWBDA-2011), pp. 51-52, San Diego, CA, June 2011.</p></li>

			<li><p> T.-W. Huang, Y.-Y. Lin, J.-W. Chang, and T.-Y. Ho, "Chip-Level Design and Optimization for Digital Microfluidic Biochips," The 22th VLSI Design/CAD Symposium, pp. , Yun-Lin, Taiwan, Aug. 2011.</p></li>

			<li><p>  S.-J. Jiang and T.-Y. Ho, "A Nonlinear Optimization Methodology for Resistor Matching in Analog Integrated Circuits," Proceedings of Workshop on Synthesis and System Integration of Mixed Information technologies (SASIMI-2012), pp. 241-246, Beppu, Japan, March 2012.</p></li>

			<li><p>  Z.-H. Yang and T.-Y. Ho, "Timing-Aware Clock Gating Algorithm for Pulse-Latch Circuits," Proceedings of Workshop on Synthesis and System Integration of Mixed Information technologies (SASIMI-2012), pp. 445-450, Beppu, Japan, March 2012.</p></li>

			<li><p>  T.-W. Huang and T.-Y. Ho, "Design Automation for Digital Microfluidic Biochips: From Fluidic-Level Toward Chip-Level," Proceedings of Workshop on Synthesis and System Integration of Mixed Information technologies (SASIMI-2012), pp. 439-444, Beppu, Japan, March 2012. (Best Paper Award)</p></li>

			<li><p>  S.-H. Yeh, J.-W. Chang, T.-W. Huang, and T.-Y. Ho, "Integrated Optimization for Digital Microfluidic Biochips Considering Fluidic-Chip Co-Design," The 23th VLSI Design/CAD Symposium, pp. , Ken-Ting, Taiwan, Aug. 2012.</p></li>

			<li><p> S. Bhattacharjee, A. Banerjee, T.-Y. Ho, K. Chakrabarty, and B. B. Bhattacharya, "Eco-Friendly Sample Preparation with Concentration Gradient on a Digital Microfluidic Biochip", Proceedings of International Conference on Eco-friendly Computing and Communication Systems (ICECCS), pp. Waknaghat, Himachal Pradesh, India, Oct. 2013. Lecture Notes in Computer Science (LNCS), Springer. (Best Paper Award)</p></li>

			<li><p>  T.-M. Tseng, B. Li, T.-Y. Ho, Ulf Schlichtmann, "Iterative Refinement of Dense Meander Segments in High-speed Printed Circuit Boards", Proceedings of GMM/GI/ITG-Fachtagung Zuverlässigkeit und Entwurf (ZuE-2013), Dresden, Germany, September 2013.</p></li>

			<li><p>  T.-Y. Ho, "Physical Design for Microfluidic Biochips," Proceedings of Workshop on Synthesis and System Integration of Mixed Information technologies (SASIMI-2013), pp. 290, Sapporo, Japan, October 2013. (Invited Talk)</p></li>

			<li><p>  T.-Y. Ho, "Application of EDA Technologies to Non-EDA Areas," Proceedings of Workshop on Synthesis and System Integration of Mixed Information technologies (SASIMI-2013), pp. 291, Sapporo, Japan, October 2013. (Invited Panelist)</p></li>

			<li><p>  T.-Y. Huang, C.-J. Chang, C.-W. Lin, S. Roy, and T.-Y. Ho, "Intra-Vehicle Network Routing Algorithm for Weight and Wireless Transmit Power Minimization," Proceedings of Workshop on Synthesis and System Integration of Mixed Information technologies (SASIMI-2015), pp. 72-77, Yilan, Taiwan, March 2015.</p></li>

			<li><p>  Y. Shen, Q. Wang, H. Yao, T.-Y. Ho, and Y. Cai, "Contamination-Aware Routing Flow for Both Functional and Washing Droplets in Digital Microfluidic Biochips," Proceedings of Workshop on Synthesis and System Integration of Mixed Information technologies (SASIMI-2015), pp. 350-355, Yilan, Taiwan, March 2015.</p></li>

			<li><p>  Y.-W. Wu, S. Roy, Y. Shi, and T.-Y. Ho, "Obstacle-Avoiding Wind Turbine Placement for Power-Loss and Wake-Effect Optimization," Proceedings of Workshop on Synthesis and System Integration of Mixed Information technologies (SASIMI-2015), pp. 356-361, Yilan, Taiwan, March 2015.</p></li>

			<li><p> J.-D. Li, S.-J. Wang, S.-M. Li, and T.-Y. Ho, "Test and Diagnosis of Paper-Based Microfluidic Biochips," Proceedings of VLSI Test Technology Workshop (VTTW-2015), pp., Tainan, Taiwan, July 2015.</p></li>

			<li><p> B. Li, T.-M. Tseng, T.-Y. Ho, and U. Schlichtmann, "Design Automation for Microfluidic Biochips Considering Efficiency and Reliability," Proceedings of Mikrosystemtechnik Kongresses (MST-2015), pp., Karlsruhe, Germany, October 2015.</p></li>
			
			</ol></div>

		</div><!--row-->
	</div><!--Other Conference Papers-->


	<div class="Other-Publications">

		<div class="row">
			<div class="col-md-2"></div>
			<span class="col-md-4 title">Other Publications:</span>	
		</div>
		
	
		<div class="row">
			<div class="col-md-2"></div>
			<div class="col-md-8 Other-Publications-content"><ol>
			<li><p>  S.-J. Chen and T.-Y. Ho, "A new interconnect architecture: X-architecture," Component Magazine, Jan. 2005 (Invited Article).</p></li>

			<li><p>  T.-Y. Ho, Y.-W. Chang, and S.-J. Chen, "Multi-Level Routing with Antenna Avoidance," Bulletin of the College of Engineering, NTU, No. 93, pp. 51-61, Feb. 2005.</p></li>

			<li><p>  T.-Y. Ho, "Electron: An Efficient and Robust Droplet Routing Algorithm for Digital Microfluidic Biochips", Proceedings of Japan-Taiwan Semiconductor EDA Science and Technology Symposium, pp. 283-288, Kitakyushu, Japan, Sep. 2009.</p></li>

			<li><p>  T.-W. Huang, C.-H. Lin, C.-H. Tsai, and T.-Y. Ho, "A Routability- and Performance-Driven Droplet Routing Simulator for Digital Microfluidic Biochips," Nano Communication, Vol. 17, No. 1, pp. 57-64, Mar. 2010 (Invited Paper).</p></li>

			<li><p>  C.-L. Hsu, T.-W. Huang, J.-W. Chang, and T.-Y. Ho, "A Routability- and Performance-Driven Droplet Routing Simulator for Digital Microfluidic Biochips," Chemical Technology, Vol. 20, No. 6, pp. 130-143, Jun. 2012 (Invited Paper).</p></li>

			<li><p>  T.-Y. Ho, "What is Digital Microfluidic Biochips?," ACM/SIGDA E-Newsletter, Vol. 43, No. 7, Jul. 2013 (Invited Article).</p></li>

			<li><p>  S. Bhattacharjee, A. Banerjee, T.-Y. Ho, K. Chakrabarty, B. B. Bhattacharya: Algorithms for Producing Linear Dilution Gradient with Digital Microfluidics. arXiv, 2013.
			</ol></div>
		</div><!--row-->
	</div><!--Others Publications-->
		 

	<hr class="featurette-divider">
	
	<div class="Patent">
		<div class="row">
			<div class="col-md-2"></div>
			<span class="col-md-4 title">Patent:</span>
		</div>
		
		<div class="row">
			<div class="col-md-2"></div>
			<div class="col-md-8 Patent-content"><ol>
			<li><p>     T.-Y. Ho, S.-J. Jiang, and J.-L. Wu, Method of Resistor Matching in Analog Integrated Circuit Layout, US Patent 20,130,145,332, June 6, 2013.</p></li>

			<li><p>     T.-Y. Ho, S.-J. Jiang, and J.-L. Wu, Floorplanning Method for an Analog Integrated Circuit Layout, US Patent 20,130,283,226, October 24, 2013.</p></li>

			<li><p>     T.-C. Chen, P.-H. Wu, P.-H. Lin, and T.-Y. Ho, Knowledge-Based Analog Layout Generator, US Patent 20,150,061,626, March 5, 2015.</p></li>
			</ol></div>
		</div><!--row-->
	</div> <!--Patent-->

</body>
</html>	




