This repository contains my solutions to verilog exercises from the HDL BITS website.The exercises are designed to help learn and practice Hardware Description using Verilog,covering a range of topics from basic gates to more advanced modules like FSMs and Datapath designs.
The solutions are organized by categories as they appear on the HDLBits site.
