CKID0001:@|S:clk_12MHz@|E:uart_input.baud_reset@|F:@syn_sample_clock_path==CKID0001@|M:ClockId0001 
