OpenROAD 1 v2.0-880-gd1c7001ad
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ODB-0222] Reading LEF file: ./platforms/sky130hd/lef/sky130_fd_sc_hd.tlef
[INFO ODB-0223]     Created 11 technology layers
[INFO ODB-0224]     Created 25 technology vias
[INFO ODB-0226] Finished LEF file:  ./platforms/sky130hd/lef/sky130_fd_sc_hd.tlef
[INFO ODB-0222] Reading LEF file: ./platforms/sky130hd/lef/sky130_fd_sc_hd_merged.lef
[INFO ODB-0225]     Created 437 library cells
[INFO ODB-0226] Finished LEF file:  ./platforms/sky130hd/lef/sky130_fd_sc_hd_merged.lef
[INFO ODB-0222] Reading LEF file: ./designs/sky130hd/bsg_cache_dma_mem/sram_32x8.lef
[WARNING ODB-0220] WARNING (LEFPARS-2065): Either PATH, RECT or POLYGON statement is a required in MACRO/PIN/PORT. See file ./designs/sky130hd/bsg_cache_dma_mem/sram_32x8.lef at line 957.

[WARNING ODB-0220] WARNING (LEFPARS-2076): Either PATH, RECT or POLYGON statement is a required in MACRO/OBS. See file ./designs/sky130hd/bsg_cache_dma_mem/sram_32x8.lef at line 960.

[INFO ODB-0225]     Created 1 library cells
[INFO ODB-0226] Finished LEF file:  ./designs/sky130hd/bsg_cache_dma_mem/sram_32x8.lef
[WARNING ORD-1011] LEF master sram_32x8 has no liberty cell.
number instances in verilog is 876
[INFO IFP-0001] Added 1278 rows of 6260 sites.
[INFO RSZ-0026] Removed 52 buffers.
Default units for flow
 time 1ns
 capacitance 1pF
 resistance 1kohm
 voltage 1v
 current 1mA
 power 1nW
 distance 1um

==========================================================================
floorplan final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: _1289_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _1292_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _1289_/CLK (sky130_fd_sc_hd__dfxtp_1)
                  0.02    0.28    0.28 v _1289_/Q (sky130_fd_sc_hd__dfxtp_1)
     4    0.01                           in_fifo.unhardened_fifo.ft.rptr.o[1] (net)
                  0.02    0.00    0.28 v _0888_/A (sky130_fd_sc_hd__nand2_1)
                  0.04    0.04    0.32 ^ _0888_/Y (sky130_fd_sc_hd__nand2_1)
     1    0.00                           _0135_ (net)
                  0.04    0.00    0.33 ^ _0889_/A2 (sky130_fd_sc_hd__a21oi_1)
                  0.02    0.05    0.38 v _0889_/Y (sky130_fd_sc_hd__a21oi_1)
     1    0.00                           _0111_ (net)
                  0.02    0.00    0.38 v _1292_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.38   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _1292_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.05   -0.05   library hold time
                                 -0.05   data required time
-----------------------------------------------------------------------------
                                 -0.05   data required time
                                 -0.38   data arrival time
-----------------------------------------------------------------------------
                                  0.44   slack (MET)



==========================================================================
floorplan final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: _1283_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _1181_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _1283_/CLK (sky130_fd_sc_hd__dfxtp_1)
                  0.14    0.35    0.35 ^ _1283_/Q (sky130_fd_sc_hd__dfxtp_1)
     6    0.01                           dma_state_r[1] (net)
                  0.14    0.00    0.35 ^ _0467_/C_N (sky130_fd_sc_hd__or3b_2)
                  0.10    0.49    0.84 v _0467_/X (sky130_fd_sc_hd__or3b_2)
     3    0.01                           _0162_ (net)
                  0.10    0.01    0.85 v _0513_/B (sky130_fd_sc_hd__nor2_2)
                  1.72    1.29    2.14 ^ _0513_/Y (sky130_fd_sc_hd__nor2_2)
    64    0.17                           _0173_ (net)
                  1.72    0.00    2.15 ^ _0526_/A1 (sky130_fd_sc_hd__a21oi_1)
                  0.22    0.12    2.27 v _0526_/Y (sky130_fd_sc_hd__a21oi_1)
     1    0.00                           _0000_ (net)
                  0.22    0.00    2.27 v _1181_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.27   data arrival time

                  0.00  300.00  300.00   clock clk (rise edge)
                          0.00  300.00   clock network delay (ideal)
                          0.00  300.00   clock reconvergence pessimism
                                300.00 ^ _1181_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.20  299.80   library setup time
                                299.80   data required time
-----------------------------------------------------------------------------
                                299.80   data required time
                                 -2.27   data arrival time
-----------------------------------------------------------------------------
                                297.53   slack (MET)



==========================================================================
floorplan final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: _1283_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _1181_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _1283_/CLK (sky130_fd_sc_hd__dfxtp_1)
                  0.14    0.35    0.35 ^ _1283_/Q (sky130_fd_sc_hd__dfxtp_1)
     6    0.01                           dma_state_r[1] (net)
                  0.14    0.00    0.35 ^ _0467_/C_N (sky130_fd_sc_hd__or3b_2)
                  0.10    0.49    0.84 v _0467_/X (sky130_fd_sc_hd__or3b_2)
     3    0.01                           _0162_ (net)
                  0.10    0.01    0.85 v _0513_/B (sky130_fd_sc_hd__nor2_2)
                  1.72    1.29    2.14 ^ _0513_/Y (sky130_fd_sc_hd__nor2_2)
    64    0.17                           _0173_ (net)
                  1.72    0.00    2.15 ^ _0526_/A1 (sky130_fd_sc_hd__a21oi_1)
                  0.22    0.12    2.27 v _0526_/Y (sky130_fd_sc_hd__a21oi_1)
     1    0.00                           _0000_ (net)
                  0.22    0.00    2.27 v _1181_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.27   data arrival time

                  0.00  300.00  300.00   clock clk (rise edge)
                          0.00  300.00   clock network delay (ideal)
                          0.00  300.00   clock reconvergence pessimism
                                300.00 ^ _1181_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.20  299.80   library setup time
                                299.80   data required time
-----------------------------------------------------------------------------
                                299.80   data required time
                                 -2.27   data arrival time
-----------------------------------------------------------------------------
                                297.53   slack (MET)



==========================================================================
floorplan final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
floorplan final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
floorplan final report_worst_slack
--------------------------------------------------------------------------
worst slack 297.53

==========================================================================
floorplan final report_clock_skew
--------------------------------------------------------------------------
Clock clk
Latency      CRPR       Skew
_1181_/CLK ^
   0.00
_1181_/CLK ^
   0.00      0.00       0.00


==========================================================================
floorplan final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power
----------------------------------------------------------------
Sequential             1.68e-05   5.22e-07   9.62e-10   1.73e-05  88.8%
Combinational          1.44e-06   7.46e-07   2.57e-09   2.18e-06  11.2%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.82e-05   1.27e-06   3.53e-09   1.95e-05 100.0%
                          93.5%       6.5%       0.0%

==========================================================================
floorplan final report_design_area
--------------------------------------------------------------------------
Design area 327412 u^2 3% utilization.

Elapsed time: 0:11.54[h:]min:sec. Average CPU: 44%. Peak memory: 100960KB.
