============================================================
  Generated by:           Encounter(r) RTL Compiler v06.20-p003_1
  Generated on:           Sep 28 2011  01:16:42 PM
  Module:                 square_root
  Technology libraries:   slow 1.1
                          fast 1.1
                          typical 1.1
  Operating conditions:   slow 
  Interconnect mode:      ple
============================================================

  Instance   Cells  Cell Area  Net Area  
-----------------------------------------
square_root    178       3280       903  
============================================================
  Generated by:           Encounter(r) RTL Compiler v06.20-p003_1
  Generated on:           Sep 28 2011  01:16:42 PM
  Module:                 square_root
  Technology libraries:   slow 1.1
                          fast 1.1
                          typical 1.1
  Operating conditions:   slow 
  Interconnect mode:      ple
============================================================

    Pin           Type      Fanout Load Slew Delay Arrival   
                                   (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------
(clock clock)   launch                                   0 R 
cs_reg[2]/CK                               0             0 R 
cs_reg[2]/Q     DFFRHQX1         1  4.3   94  +276     276 F 
p0262A2045/A                                    +0     276   
p0262A2045/Y    INVXL            5 23.7  440  +274     551 R 
p0262A2043/A                                    +0     551   
p0262A2043/Y    INVX1           10 47.1  350  +300     851 F 
p0420A/A                                        +0     851   
p0420A/Y        NAND2X1         11 48.8  658  +457    1308 R 
p0280A/B                                        +0    1308   
p0280A/Y        NAND2XL          1  3.5  151  +104    1412 F 
cs_reg[2]/D     DFFRHQX1                        +0    1412   
cs_reg[2]/CK    setup                      0  +374    1786 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clock)   capture                               2000 R 
                uncertainty                   -200    1800 R 
-------------------------------------------------------------
Cost Group   : 'C2C' (path_group 'C2C')
Timing slack :      14ps 
Start-point  : cs_reg[2]/CK
End-point    : cs_reg[2]/D
============================================================
  Generated by:           Encounter(r) RTL Compiler v06.20-p003_1
  Generated on:           Sep 28 2011  01:16:42 PM
  Module:                 square_root
  Technology libraries:   slow 1.1
                          fast 1.1
                          typical 1.1
  Operating conditions:   slow 
  Interconnect mode:      ple
============================================================

                   Leakage   Internal     Net     Switching 
  Instance  Cells Power(nW)  Power(nW) Power(nW)  Power(nW) 
------------------------------------------------------------
square_root   178    76.366 109460.962 25488.173 134949.135 

