
Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: N-2018.03L-SP1-1
Install: /opt/lscc/diamond/3.11_x64/synpbase
OS: Debian GNU/Linux 8 (jessie)
Hostname: debian-dell

Implementation : colorbar

# Written on Sun Apr 26 13:20:35 2020

##### FILES SYNTAX CHECKED ##############################################
Constraint File(s):      (none)

#Run constraint checker to find more issues with constraints.
#########################################################################



No issues found in constraint syntax.



Clock Summary
*************

          Start                                          Requested     Requested     Clock        Clock                   Clock
Level     Clock                                          Frequency     Period        Type         Group                   Load 
-------------------------------------------------------------------------------------------------------------------------------
0 -       System                                         100.0 MHz     10.000        system       system_clkgroup         24   
                                                                                                                               
0 -       pll_sensor_clk_uniq_1|CLKOP_inferred_clock     100.0 MHz     10.000        inferred     Inferred_clkgroup_0     318  
                                                                                                                               
0 -       reveal_coretop|jtck_inferred_clock[0]          100.0 MHz     10.000        inferred     Inferred_clkgroup_1     231  
                                                                                                                               
0 -       top|clk_in                                     100.0 MHz     10.000        inferred     Inferred_clkgroup_2     61   
===============================================================================================================================


Clock Load Summary
******************

                                               Clock     Source                                                             Clock Pin                                                            Non-clock Pin                                                               Non-clock Pin                                                              
Clock                                          Load      Pin                                                                Seq Example                                                          Seq Example                                                                 Comb Example                                                               
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                         24        -                                                                  hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.cmd.C                           -                                                                           -                                                                          
                                                                                                                                                                                                                                                                                                                                                        
pll_sensor_clk_uniq_1|CLKOP_inferred_clock     318       u_pll_sensor_clk.PLLInst_0.CLKOP(EHXPLLL)                          fv.C                                                                 top_reveal_coretop_instance.top_la0_inst_0.tm_u.trace_din_d[12:0].D[12]     w_pixclk.I[0](keepbuf)                                                     
                                                                                                                                                                                                                                                                                                                                                        
reveal_coretop|jtck_inferred_clock[0]          231       top_reveal_coretop_instance.jtagconn16_inst_0.jtck(jtagconn16)     top_reveal_coretop_instance.top_la0_inst_0.tm_u.tm_first_rd_d1.C     -                                                                           top_reveal_coretop_instance.top_la0_inst_0.tm_u.genblk4\.un1_jtck.I[0](inv)
                                                                                                                                                                                                                                                                                                                                                        
top|clk_in                                     61        clk_in(port)                                                       hdmi_i2c_top_inst.hdmi_i2c_core_inst.scl_s2.C                        -                                                                           -                                                                          
========================================================================================================================================================================================================================================================================================================================================================
