Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Thu Apr 18 01:26:28 2024
| Host         : P1-07 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Wrapper_control_sets_placed.rpt
| Design       : Wrapper
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    11 |
|    Minimum number of control sets                        |    11 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    37 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    11 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     4 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              25 |           12 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              59 |           15 |
| Yes          | No                    | No                     |              39 |           16 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------+--------------------------------------------------+-----------------------------------------------+------------------+----------------+--------------+
|   Clock Signal   |                   Enable Signal                  |                Set/Reset Signal               | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------+--------------------------------------------------+-----------------------------------------------+------------------+----------------+--------------+
| ~clock_IBUF_BUFG |                                                  |                                               |                1 |              1 |         1.00 |
|  w_4MHz          | accel/master/cs_i_1_n_0                          |                                               |                1 |              1 |         1.00 |
|  w_4MHz          | accel/master/mosi_i_1_n_0                        |                                               |                1 |              1 |         1.00 |
|  clock_IBUF_BUFG |                                                  |                                               |                3 |              5 |         1.67 |
|  clock_IBUF_BUFG |                                                  | accel/clock_generation/counter[4]_i_1_n_0     |                1 |              5 |         5.00 |
|  clock_IBUF_BUFG |                                                  | p1/pwm_serial/load                            |                2 |              7 |         3.50 |
|  w_4MHz          | accel/master/FSM_sequential_state_reg[6]_i_1_n_0 |                                               |                3 |              7 |         2.33 |
|  clock_IBUF_BUFG |                                                  | accel/display_control/anode_timer[16]_i_1_n_0 |                4 |             16 |         4.00 |
|  w_4MHz          |                                                  |                                               |                8 |             19 |         2.38 |
| ~w_4MHz          | accel/master/latch_data                          |                                               |               11 |             30 |         2.73 |
|  w_4MHz          |                                                  | accel/master/counter[31]_i_1_n_0              |                8 |             31 |         3.88 |
+------------------+--------------------------------------------------+-----------------------------------------------+------------------+----------------+--------------+


