
==========================================================================
detailed place report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
detailed place report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
detailed place report_worst_slack
--------------------------------------------------------------------------
worst slack 8.19

==========================================================================
detailed place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: data_a[0] (input port clocked by core_clock)
Endpoint: ram[14][0]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 v input external delay
     1    0.03    0.00    0.00    0.20 v data_a[0] (in)
                                         data_a[0] (net)
                  0.00    0.00    0.20 v input8/I (gf180mcu_fd_sc_mcu9t5v0__buf_8)
     7    0.22    0.14    0.17    0.37 v input8/Z (gf180mcu_fd_sc_mcu9t5v0__buf_8)
                                         net8 (net)
                  0.14    0.00    0.37 v _726_/I1 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.00    0.07    0.21    0.59 v _726_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _056_ (net)
                  0.07    0.00    0.59 v ram[14][0]$_DFFE_PP_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                  0.59   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ ram[14][0]$_DFFE_PP_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                          0.07    0.07   library hold time
                                  0.07   data required time
-----------------------------------------------------------------------------
                                  0.07   data required time
                                 -0.59   data arrival time
-----------------------------------------------------------------------------
                                  0.52   slack (MET)



==========================================================================
detailed place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: addr_b[2] (input port clocked by core_clock)
Endpoint: ram[11][4]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 v input external delay
     1    0.02    0.00    0.00    0.20 v addr_b[2] (in)
                                         addr_b[2] (net)
                  0.00    0.00    0.20 v input6/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     5    0.21    0.19    0.20    0.40 v input6/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         net6 (net)
                  0.19    0.00    0.40 v _473_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_3)
     4    0.06    0.19    0.15    0.55 ^ _473_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_3)
                                         _155_ (net)
                  0.19    0.00    0.55 ^ _641_/A2 (gf180mcu_fd_sc_mcu9t5v0__and3_2)
     4    0.08    0.33    0.35    0.90 ^ _641_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_2)
                                         _299_ (net)
                  0.33    0.00    0.90 ^ _661_/A3 (gf180mcu_fd_sc_mcu9t5v0__and3_4)
     8    0.18    0.35    0.36    1.26 ^ _661_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_4)
                                         _311_ (net)
                  0.35    0.00    1.26 ^ _672_/S (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.01    0.08    0.24    1.50 v _672_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _318_ (net)
                  0.08    0.00    1.50 v _673_/I1 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.01    0.08    0.21    1.71 v _673_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _036_ (net)
                  0.08    0.00    1.71 v ram[11][4]$_DFFE_PP_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                  1.71   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ ram[11][4]$_DFFE_PP_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                         -0.10    9.90   library setup time
                                  9.90   data required time
-----------------------------------------------------------------------------
                                  9.90   data required time
                                 -1.71   data arrival time
-----------------------------------------------------------------------------
                                  8.19   slack (MET)



==========================================================================
detailed place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: addr_b[2] (input port clocked by core_clock)
Endpoint: ram[11][4]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 v input external delay
     1    0.02    0.00    0.00    0.20 v addr_b[2] (in)
                                         addr_b[2] (net)
                  0.00    0.00    0.20 v input6/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     5    0.21    0.19    0.20    0.40 v input6/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         net6 (net)
                  0.19    0.00    0.40 v _473_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_3)
     4    0.06    0.19    0.15    0.55 ^ _473_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_3)
                                         _155_ (net)
                  0.19    0.00    0.55 ^ _641_/A2 (gf180mcu_fd_sc_mcu9t5v0__and3_2)
     4    0.08    0.33    0.35    0.90 ^ _641_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_2)
                                         _299_ (net)
                  0.33    0.00    0.90 ^ _661_/A3 (gf180mcu_fd_sc_mcu9t5v0__and3_4)
     8    0.18    0.35    0.36    1.26 ^ _661_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_4)
                                         _311_ (net)
                  0.35    0.00    1.26 ^ _672_/S (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.01    0.08    0.24    1.50 v _672_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _318_ (net)
                  0.08    0.00    1.50 v _673_/I1 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.01    0.08    0.21    1.71 v _673_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _036_ (net)
                  0.08    0.00    1.71 v ram[11][4]$_DFFE_PP_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                  1.71   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ ram[11][4]$_DFFE_PP_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                         -0.10    9.90   library setup time
                                  9.90   data required time
-----------------------------------------------------------------------------
                                  9.90   data required time
                                 -1.71   data arrival time
-----------------------------------------------------------------------------
                                  8.19   slack (MET)



==========================================================================
detailed place report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
detailed place max_slew_check_slack
--------------------------------------------------------------------------
2.2536392211914062

==========================================================================
detailed place max_slew_check_limit
--------------------------------------------------------------------------
2.799999952316284

==========================================================================
detailed place max_slew_check_slack_limit
--------------------------------------------------------------------------
0.8049

==========================================================================
detailed place max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_capacitance_check_slack
--------------------------------------------------------------------------
0.49978598952293396

==========================================================================
detailed place max_capacitance_check_limit
--------------------------------------------------------------------------
0.5307999849319458

==========================================================================
detailed place max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.9416

==========================================================================
detailed place max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
detailed place max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
detailed place max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
detailed place setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
detailed place hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
detailed place report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: ram[14][2]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: q_a[2]$_DFF_P_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ ram[14][2]$_DFFE_PP_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   0.39    0.39 v ram[14][2]$_DFFE_PP_/Q (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   0.34    0.72 v _561_/Z (gf180mcu_fd_sc_mcu9t5v0__mux4_2)
   0.24    0.96 ^ _562_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi22_2)
   0.09    1.05 v _566_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
   0.00    1.05 v q_a[2]$_DFF_P_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_4)
           1.05   data arrival time

  10.00   10.00   clock core_clock (rise edge)
   0.00   10.00   clock network delay (ideal)
   0.00   10.00   clock reconvergence pessimism
          10.00 ^ q_a[2]$_DFF_P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_4)
  -0.12    9.88   library setup time
           9.88   data required time
---------------------------------------------------------
           9.88   data required time
          -1.05   data arrival time
---------------------------------------------------------
           8.83   slack (MET)



==========================================================================
detailed place report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: ram[3][3]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: ram[3][3]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ ram[3][3]$_DFFE_PP_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   0.36    0.36 ^ ram[3][3]$_DFFE_PP_/Q (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   0.16    0.52 ^ _805_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
   0.15    0.67 ^ _806_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
   0.00    0.67 ^ ram[3][3]$_DFFE_PP_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
           0.67   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ ram[3][3]$_DFFE_PP_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   0.00    0.00   library hold time
           0.00   data required time
---------------------------------------------------------
           0.00   data required time
          -0.67   data arrival time
---------------------------------------------------------
           0.67   slack (MET)



==========================================================================
detailed place critical path target clock latency max path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path target clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path delay
--------------------------------------------------------------------------
1.7107

==========================================================================
detailed place critical path slack
--------------------------------------------------------------------------
8.1935

==========================================================================
detailed place slack div critical path delay
--------------------------------------------------------------------------
478.955983

==========================================================================
detailed place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.96e-02   4.46e-03   8.53e-08   2.40e-02  50.3%
Combinational          1.81e-02   5.62e-03   1.63e-07   2.37e-02  49.7%
Clock                  0.00e+00   0.00e+00   4.38e-07   4.38e-07   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  3.77e-02   1.01e-02   6.87e-07   4.78e-02 100.0%
                          78.9%      21.1%       0.0%
