// Seed: 832116630
module module_0 (
    input tri1 id_0
    , id_3,
    input tri0 id_1
);
  genvar id_4;
  assign module_1.id_1 = 0;
  localparam id_5 = 1'b0;
endmodule
module module_1 (
    input supply0 id_0,
    input tri0 id_1,
    output tri1 id_2,
    input supply1 id_3,
    output logic id_4,
    input uwire id_5
);
  always_latch begin : LABEL_0
    @(posedge -1)
    @(posedge id_3)
    if (1) begin : LABEL_1
      @(1) id_4 <= (id_1) || -1 % -1'b0;
    end
  end
  always id_4 = id_3;
  module_0 modCall_1 (
      id_3,
      id_0
  );
endmodule
