$date
	Sun Nov 12 09:19:50 2023
$end

$version
	Synopsys VCS version S-2021.09
$end

$timescale
	1ns
$end

$comment Csum: 1 7da92ff681477d9f $end


$scope module async_fifo_TB $end
$var wire 8 ! data_out [7:0] $end
$var wire 1 " full $end
$var wire 1 # empty $end
$var reg 8 $ data_in [7:0] $end
$var reg 1 % w_en $end
$var reg 1 & wclk $end
$var reg 1 ' wrst_n $end
$var reg 1 ( r_en $end
$var reg 1 ) rclk $end
$var reg 1 * rrst_n $end

$scope begin unnamed$$_1 $end
$upscope $end


$scope begin unnamed$$_vcs_0 $end

$scope begin unnamed$$_0 $end
$upscope $end

$upscope $end


$scope module as_fifo $end
$var wire 1 & wclk $end
$var wire 1 ' wrst_n $end
$var wire 1 ) rclk $end
$var wire 1 * rrst_n $end
$var wire 1 % w_en $end
$var wire 1 ( r_en $end
$var wire 8 $ data_in [7:0] $end
$var reg 8 ! data_out [7:0] $end
$var reg 1 " full $end
$var reg 1 # empty $end
$var reg 4 + g_wptr_sync [3:0] $end
$var reg 4 , g_rptr_sync [3:0] $end
$var reg 4 - b_wptr [3:0] $end
$var reg 4 . b_rptr [3:0] $end
$var reg 4 / g_wptr [3:0] $end
$var reg 4 0 g_rptr [3:0] $end
$var wire 3 1 waddr [2:0] $end
$var wire 3 2 raddr [2:0] $end

$scope module sync_wptr $end
$var wire 1 ) clk $end
$var wire 1 * rst_n $end
$var wire 4 / d_in [3:0] $end
$var reg 4 + d_out [3:0] $end
$var reg 4 3 q1 [3:0] $end
$upscope $end


$scope module sync_rptr $end
$var wire 1 & clk $end
$var wire 1 ' rst_n $end
$var wire 4 0 d_in [3:0] $end
$var reg 4 , d_out [3:0] $end
$var reg 4 4 q1 [3:0] $end
$upscope $end


$scope module wptr_h $end
$var wire 1 & wclk $end
$var wire 1 ' wrst_n $end
$var wire 1 % w_en $end
$var wire 4 , g_rptr_sync [3:0] $end
$var reg 4 - b_wptr [3:0] $end
$var reg 4 / g_wptr [3:0] $end
$var reg 1 " full $end
$var reg 4 5 b_wptr_next [3:0] $end
$var reg 4 6 g_wptr_next [3:0] $end
$var reg 1 7 wrap_around $end
$var wire 1 8 wfull $end
$upscope $end


$scope module rptr_h $end
$var wire 1 ) rclk $end
$var wire 1 * rrst_n $end
$var wire 1 ( r_en $end
$var wire 4 + g_wptr_sync [3:0] $end
$var reg 4 . b_rptr [3:0] $end
$var reg 4 0 g_rptr [3:0] $end
$var reg 1 # empty $end
$var reg 4 9 b_rptr_next [3:0] $end
$var reg 4 : g_rptr_next [3:0] $end
$var wire 1 ; rempty $end
$upscope $end


$scope module fifom $end
$var wire 1 & wclk $end
$var wire 1 % w_en $end
$var wire 1 ) rclk $end
$var wire 1 ( r_en $end
$var wire 4 - b_wptr [3:0] $end
$var wire 4 . b_rptr [3:0] $end
$var wire 8 $ data_in [7:0] $end
$var wire 1 " full $end
$var wire 1 # empty $end
$var reg 8 ! data_out [7:0] $end
$upscope $end

$upscope $end

$upscope $end

$enddefinitions $end

#0
$dumpvars
1#
0"
0(
0)
x;
0*
0%
0&
x8
0'
bxxxxxxxx !
b0000 .
b0000 9
b0000 -
b0000 5
b00000000 $
b0000 0
b0000 :
bxxxx ,
b0000 /
b0000 6
bxxxx +
bxxxx 3
bxxxx 4
x7
bzzz 2
bzzz 1
$end
#20
1&
b0000 4
b0000 ,
08
#35
1)
b0000 3
b0000 +
1;
#40
0&
#60
1&
#70
0)
#80
0&
#100
1&
#105
1)
#120
0&
#140
0)
1&
#160
0&
#175
1)
#180
1&
#200
0&
#210
0)
#220
1&
#240
0&
#245
1)
#260
1&
#280
0)
0&
#300
1&
#315
1)
#320
0&
#340
1&
#350
0)
#360
0&
#380
1&
1'
#385
1)
#400
0&
#420
0)
1&
1%
b01010001 $
b0001 5
b0001 6
#440
0&
#455
1)
#460
1&
0%
b0000 5
b0000 6
b0001 -
b0001 /
b0001 5
b0001 6
#480
0&
#490
0)
#500
1&
1%
b11001101 $
b0010 5
b0011 6
#520
0&
#525
1)
#540
1&
0%
b0001 5
b0001 6
b0010 -
b0011 /
b0010 5
b0011 6
#560
0)
0&
#580
1&
1%
b00001110 $
b0011 5
b0010 6
#595
1)
#600
0&
#620
1&
0%
b0010 5
b0011 6
b0011 -
b0010 /
b0011 5
b0010 6
#630
0)
#640
0&
#660
1&
1%
b11011011 $
b0100 5
b0110 6
#665
1)
#680
0&
#700
0)
1&
0%
b0011 5
b0010 6
b0100 -
b0110 /
b0100 5
b0110 6
#720
0&
#735
1)
#740
1&
1%
b01110001 $
b0101 5
b0111 6
#760
0&
#770
0)
#780
1&
0%
b0100 5
b0110 6
b0101 -
b0111 /
b0101 5
b0111 6
#800
0&
#805
1)
#820
1&
1%
b01100011 $
b0110 5
b0101 6
#840
0)
0&
#860
1&
0%
b0101 5
b0111 6
b0110 -
b0101 /
b0110 5
b0101 6
#875
1)
#880
0&
#900
1&
1%
b11101001 $
b0111 5
b0100 6
#910
0)
#920
0&
#940
1&
0%
b0110 5
b0101 6
b0111 -
b0100 /
b0111 5
b0100 6
#945
1)
#960
0&
#980
0)
1&
1%
b10011000 $
b1000 5
b1100 6
18
#1000
0&
#1015
1)
#1020
1&
0%
b0111 5
b0100 6
08
b1000 -
b1100 /
1"
b1000 5
b1100 6
18
#1040
0&
#1050
0)
#1060
1&
#1080
0&
#1085
1)
#1100
1&
#1120
0)
0&
#1140
1&
#1155
1)
#1160
0&
#1180
1&
#1190
0)
#1200
0&
#1220
1&
#1225
1)
#1240
0&
#1260
0)
1&
#1280
0&
#1295
1)
#1300
1&
#1320
0&
#1330
0)
#1340
1&
#1360
0&
#1365
1)
1*
b1100 3
#1380
1&
#1400
0)
0&
#1420
1&
#1435
1)
b1100 +
0;
#1440
0&
#1460
1&
#1470
0)
#1480
0&
#1500
1&
#1505
1)
0#
#1520
0&
#1540
0)
1&
#1560
0&
#1575
1)
1(
b0001 9
b0001 :
#1580
1&
#1600
0&
#1610
0)
#1620
1&
#1640
0&
#1645
1)
0(
b0000 9
b0000 :
b0001 .
b0001 0
b01010001 !
b0001 9
b0001 :
#1660
1&
b0001 4
#1680
0)
0&
#1700
1&
b0001 ,
08
#1715
1)
1(
b0010 9
b0010 :
b0011 :
#1720
0&
#1740
1&
0"
#1750
0)
#1760
0&
#1780
1&
1%
b00000011 $
b1001 5
b1101 6
18
#1785
1)
0(
b0001 9
b0000 :
b0001 :
b0010 .
b0011 0
b11001101 !
b0010 9
b0010 :
b0011 :
#1800
0&
#1820
0)
1&
0%
b1000 5
b1100 6
08
b0011 4
b1001 -
b1101 /
1"
b1001 5
b1101 6
18
#1840
0&
#1855
1)
1(
b0011 9
b0010 :
b1101 3
#1860
1&
b0011 ,
08
#1880
0&
#1890
0)
#1900
1&
0"
#1920
0&
#1925
1)
0(
b0010 9
b0011 :
b1101 +
b0011 .
b0010 0
b00001110 !
b0011 9
b0010 :
#1940
1&
1%
b10100100 $
b1010 5
b1111 6
18
b0010 4
#1960
0)
0&
#1980
1&
0%
b1001 5
b1101 6
08
b0010 ,
b1010 -
b1111 /
1"
b1010 5
b1111 6
#1995
1)
1(
b0100 9
b0101 :
b0110 :
b1111 3
#2000
0&
#2020
1&
0"
#2030
0)
#2040
0&
#2060
1&
#2065
1)
0(
b0011 9
b0001 :
b0010 :
b1111 +
b0100 .
b0110 0
b11011011 !
b0100 9
b0101 :
b0110 :
#2080
0&
#2100
0)
1&
b0110 4
#2120
0&
#2135
1)
1(
b0101 9
b0111 :
#2140
1&
b0110 ,
#2160
0&
#2170
0)
#2180
1&
#2200
0&
#2205
1)
0(
b0100 9
b0110 :
b0101 .
b0111 0
b01110001 !
b0101 9
b0111 :
#2220
1&
b0111 4
#2240
0)
0&
#2260
1&
b0111 ,
#2275
1)
1(
b0110 9
b0100 :
b0101 :
#2280
0&
#2300
1&
#2310
0)
#2320
0&
#2340
1&
#2345
1)
0(
b0101 9
b0110 :
b0111 :
b0110 .
b0101 0
b01100011 !
b0110 9
b0100 :
b0101 :
#2360
0&
#2380
0)
1&
b0101 4
#2400
0&
#2415
1)
1(
b0111 9
b0100 :
#2420
1&
b0101 ,
#2440
0&
#2450
0)
#2460
1&
#2480
0&
#2485
1)
0(
b0110 9
b0101 :
b0111 .
b0100 0
b11101001 !
b0111 9
b0100 :
#2500
1&
b0100 4
#2520
0)
0&
#2540
1&
b0100 ,
#2555
1)
1(
b1000 9
b1011 :
b1100 :
#2560
0&
#2580
1&
#2590
0)
#2600
0&
#2620
1&
#2625
1)
0(
b0111 9
b0011 :
b0100 :
b1000 .
b1100 0
b10011000 !
b1000 9
b1011 :
b1100 :
#2640
0&
#2660
0)
1&
b1100 4
#2680
0&
#2695
1)
1(
b1001 9
b1101 :
#2700
1&
b1100 ,
#2720
0&
#2730
0)
#2740
1&
#2760
0&
#2765
1)
0(
b1000 9
b1100 :
b1001 .
b1101 0
b00000011 !
b1001 9
b1101 :
#2780
1&
b1101 4
#2800
0)
0&
#2820
1&
b1101 ,
#2835
1)
1(
b1010 9
b1110 :
b1111 :
1;
#2840
0&
#2860
1&
#2870
0)
#2880
0&
#2900
1&
#2905
1)
0(
b1001 9
b1100 :
b1101 :
0;
b1010 .
b1111 0
1#
b10100100 !
b1010 9
b1110 :
b1111 :
1;
#2920
0&
#2940
0)
1&
b1111 4
