#-----------------------------------------------------------
# Vivado v2013.1 (64-bit)
# Build 246566 by xbuild on Wed Mar 20 18:45:37 MDT 2013
# Start of session at: Thu Mar 21 12:11:11 2013
# Process ID: 21631
# Log file: /group/mvico/users/elzinga/designs/vita/vivado.log
# Journal file: /group/mvico/users/elzinga/designs/vita/vivado.jou
#-----------------------------------------------------------
INFO: [Common 17-81] Feature available: Implementation
INFO: [Common 17-81] Feature available: IPIntegrator_EA
INFO: [Common 17-81] Feature available: Synthesis
INFO: [Device 21-36] Loading parts and site information from /proj/xbuilds/2013.1_daily_latest/installs/lin64/Vivado/2013.1/data/parts/arch.xml
Parsing RTL primitives file [/proj/xbuilds/2013.1_daily_latest/installs/lin64/Vivado/2013.1/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [/proj/xbuilds/2013.1_daily_latest/installs/lin64/Vivado/2013.1/data/parts/xilinx/rtl/prims/rtl_prims.xml]
INFO: [Common 17-362] Using Tcl App repository from '/proj/xbuilds/2013.1_daily_latest/installs/lin64/Vivado/2013.1/data/XilinxTclStore'.
INFO: [Common 17-364] Updating Tcl app persistent manifest '/home/elzinga/.Xilinx/Vivado/tclapp/manifest.tcl'
start_gui
open_project /group/mvico/users/elzinga/designs/camera_reference_design_2013_1/project_1/project_1.xpr
source -notrace /group/mvico/users/elzinga/designs/camera_reference_design_2013_1/project_1/project_1.filter
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user repository '/group/mvico/users/elzinga/designs/camera_reference_design_2013_1/zc702_hdmi_out'.
INFO: [IP_Flow 19-1700] Loaded user repository '/group/mvico/users/elzinga/designs/camera_reference_design_2013_1/vita'.
INFO: [IP_Flow 19-2313] Loaded Vivado repository '/proj/xbuilds/2013.1_daily_latest/installs/lin64/Vivado/2013.1/data/ip'.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 2891.844 ; gain = 93.594
close_project
open_project /group/mvico/users/elzinga/designs/vita/project_1/project_1.xpr
source -notrace /group/mvico/users/elzinga/designs/vita/project_1/project_1.filter
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado repository '/proj/xbuilds/2013.1_daily_latest/installs/lin64/Vivado/2013.1/data/ip'.
open_project: Time (s): cpu = 00:00:18 ; elapsed = 00:00:05 . Memory (MB): peak = 2915.441 ; gain = 12.031
ipx::open_core -upgrade true {/group/mvico/users/elzinga/designs/vita/project_1/component.xml}
set_property taxonomy {{/Video_&_Image_Processing}} [ipx::current_core]
ipx::check_integrity [ipx::current_core]
INFO: [IP_Flow 19-414] HDL Parameter 'C_FAMILY': Parameter name is reserved.
WARNING: [IP_Flow 19-3157] Bus Interface 'signal_reset': Bus parameter POLARITY is ACTIVE_LOW but port 'reset' is not *resetn - please double check the POLARITY setting.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2188] The Readme file is missing.
INFO: [IP_Flow 19-2186] The Data Sheet file is missing.
INFO: [IP_Flow 19-2189] The User Guide file is missing.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
ipx::archive_core {/group/mvico/users/elzinga/designs/vita/project_1/xilinx.com_user_fmc_imageon_vita_receiver_1.0.zip} [ipx::current_core]
close_project
open_project /group/mvico/users/elzinga/designs/camera_reference_design_2013_1/project_1/project_1.xpr
source -notrace /group/mvico/users/elzinga/designs/camera_reference_design_2013_1/project_1/project_1.filter
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user repository '/group/mvico/users/elzinga/designs/camera_reference_design_2013_1/zc702_hdmi_out'.
INFO: [IP_Flow 19-1700] Loaded user repository '/group/mvico/users/elzinga/designs/camera_reference_design_2013_1/vita'.
INFO: [IP_Flow 19-2313] Loaded Vivado repository '/proj/xbuilds/2013.1_daily_latest/installs/lin64/Vivado/2013.1/data/ip'.
set_property ip_repo_paths  {/group/mvico/users/elzinga/designs/camera_reference_design_2013_1/zc702_hdmi_out /group/mvico/users/elzinga/designs/vita/project_1} [current_fileset]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user repository '/group/mvico/users/elzinga/designs/camera_reference_design_2013_1/zc702_hdmi_out'.
INFO: [IP_Flow 19-1700] Loaded user repository '/group/mvico/users/elzinga/designs/vita/project_1'.
open_bd_design {/group/mvico/users/elzinga/designs/camera_reference_design_2013_1/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd}
Adding component instance block -- xilinx.com:ip:processing_system7:5.01 - processing_system7_1
Adding component instance block -- xilinx.com:ip:axi_iic:2.0 - fmc_imageon_iic_1
Adding component instance block -- xilinx.com:ip:axi_iic:2.0 - iic_main
Adding component instance block -- xilinx.com:ip:v_tpg:5.0 - v_tpg_1
Adding component instance block -- xilinx.com:ip:xlconstant:1.0 - xlconstant_1
Adding component instance block -- xilinx.com:ip:v_spc:7.0 - v_spc_1
Adding component instance block -- xilinx.com:ip:v_cfa:7.0 - v_cfa_1
Adding component instance block -- xilinx.com:ip:v_ccm:6.0 - v_ccm_1
Adding component instance block -- xilinx.com:ip:v_cresample:4.0 - v_cresample_1
Adding component instance block -- xilinx.com:ip:v_gamma:7.0 - v_gamma_1
Adding component instance block -- xilinx.com:ip:v_stats:6.0 - v_stats_1
Adding component instance block -- xilinx.com:ip:v_rgb2ycrcb:7.0 - v_rgb2ycrcb_1
Adding component instance block -- xilinx.com:ip:v_noise:6.0 - v_noise_1
Adding component instance block -- xilinx.com:ip:v_enhance:7.0 - v_enhance_1
Adding component instance block -- xilinx.com:ip:v_vid_in_axi4s:3.0 - v_vid_in_axi4s_1
Adding component instance block -- xilinx.com:ip:v_axi4s_vid_out:3.0 - v_axi4s_vid_out_1
Adding component instance block -- xilinx.com:ip:v_tc:6.0 - v_tc_1
Adding component instance block -- xilinx.com:user:zc702_hdmi_out:1.3 - zc702_hdmi_out_1
Adding component instance block -- xilinx.com:ip:xlconstant:1.0 - xlconstant_2
Adding component instance block -- xilinx.com:ip:clk_wiz:5.0 - clk_wiz_1
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_1
Adding component instance block -- xilinx.com:ip:axi_vdma:6.0 - axi_vdma_1
Adding component instance block -- xilinx.com:ip:v_manr:6.0 - v_manr_1
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.0 - xbar
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.0 - xbar
Successfully read diagram <design_1> from BD file </group/mvico/users/elzinga/designs/camera_reference_design_2013_1/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 2979.195 ; gain = 52.672
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:fmc_imageon_vita_receiver:1.0 fmc_imageon_vita_receiver_1
endgroup
set_property location {3 981 1027} [get_bd_cells /fmc_imageon_vita_receiver_1]
regenerate_bd_layout
startgroup
set_property -dict [list CONFIG.NUM_MI {16}] [get_bd_cells /axi_interconnect_1]
0
endgroup
set_property location {1 580 683} [get_bd_cells /fmc_imageon_vita_receiver_1]
connect_bd_intf_net [get_bd_intf_pins /fmc_imageon_vita_receiver_1/S_AXI] [get_bd_intf_pins /axi_interconnect_1/M15_AXI]
connect_bd_net -net [get_bd_net /clk_50MHz] [get_bd_pins /axi_interconnect_1/M15_ACLK] [get_bd_pins /processing_system7_1/FCLK_CLK0]
connect_bd_net -net [get_bd_net /processing_system7_1_fclk_reset0_n] [get_bd_pins /axi_interconnect_1/M15_ARESETN] [get_bd_pins /processing_system7_1/FCLK_RESET0_N]
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
startgroup
set_property -dict [list CONFIG.PCW_FPGA1_PERIPHERAL_FREQMHZ {200} CONFIG.PCW_EN_CLK1_PORT {1}] [get_bd_cells /processing_system7_1]
endgroup
connect_bd_net [get_bd_pins /processing_system7_1/FCLK_CLK1] [get_bd_pins /fmc_imageon_vita_receiver_1/clk200]
connect_bd_net -net [get_bd_net /vid_out_clk] [get_bd_pins /fmc_imageon_vita_receiver_1/clk4x] [get_bd_pins /clk_wiz_1/clk_out1]
connect_bd_net [get_bd_pins /clk_wiz_1/clk_out2] [get_bd_pins /fmc_imageon_vita_receiver_1/clk]
set_property location {17 5297 930} [get_bd_cells /iic_main]
regenerate_bd_layout
connect_bd_net -net [get_bd_net /xlconstant_2_const] [get_bd_pins /fmc_imageon_vita_receiver_1/reset] [get_bd_pins /xlconstant_2/const]
save_bd_design
Wrote  : </group/mvico/users/elzinga/designs/camera_reference_design_2013_1/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd> 
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 xlslice_2
endgroup
set_property location {16 4392 380} [get_bd_cells /xlslice_2]
set_property -dict [list CONFIG.DIN_WIDTH {3}] [get_bd_cells /xlslice_2]
connect_bd_net [get_bd_pins /fmc_imageon_vita_receiver_1/oe] [get_bd_pins /xlslice_2/Dout]
connect_bd_net -net [get_bd_net /axi_iic_2_gpo] [get_bd_pins /xlslice_2/Din] [get_bd_pins /iic_main/gpo]
connect_bd_net -net [get_bd_net /xlconstant_2_const] [get_bd_pins /fmc_imageon_vita_receiver_1/trigger1] [get_bd_pins /xlconstant_2/const]
connect_bd_net -net [get_bd_net /clk_50MHz] [get_bd_pins /fmc_imageon_vita_receiver_1/S_AXI_ACLK] [get_bd_pins /processing_system7_1/FCLK_CLK0]
connect_bd_net -net [get_bd_net /processing_system7_1_fclk_reset0_n] [get_bd_pins /fmc_imageon_vita_receiver_1/S_AXI_ARESETN] [get_bd_pins /processing_system7_1/FCLK_RESET0_N]
startgroup
create_bd_port -dir I io_vita_spi_miso
connect_bd_net [get_bd_ports /io_vita_spi_miso] [get_bd_pins /fmc_imageon_vita_receiver_1/io_vita_spi_miso]
endgroup
startgroup
create_bd_port -dir I -from 1 -to 0 io_vita_monitor
connect_bd_net [get_bd_ports /io_vita_monitor] [get_bd_pins /fmc_imageon_vita_receiver_1/io_vita_monitor]
endgroup
startgroup
create_bd_port -dir O io_vita_spi_sclk
connect_bd_net [get_bd_ports /io_vita_spi_sclk] [get_bd_pins /fmc_imageon_vita_receiver_1/io_vita_spi_sclk]
endgroup
startgroup
create_bd_port -dir O io_vita_spi_ssel_n
connect_bd_net [get_bd_ports /io_vita_spi_ssel_n] [get_bd_pins /fmc_imageon_vita_receiver_1/io_vita_spi_ssel_n]
endgroup
startgroup
create_bd_port -dir O io_vita_spi_mosi
connect_bd_net [get_bd_ports /io_vita_spi_mosi] [get_bd_pins /fmc_imageon_vita_receiver_1/io_vita_spi_mosi]
endgroup
startgroup
create_bd_port -dir O io_vita_clk_pll
connect_bd_net [get_bd_ports /io_vita_clk_pll] [get_bd_pins /fmc_imageon_vita_receiver_1/io_vita_clk_pll]
endgroup
startgroup
create_bd_port -dir O io_vita_reset_n
connect_bd_net [get_bd_ports /io_vita_reset_n] [get_bd_pins /fmc_imageon_vita_receiver_1/io_vita_reset_n]
endgroup
startgroup
create_bd_port -dir O -from 2 -to 0 io_vita_trigger
connect_bd_net [get_bd_ports /io_vita_trigger] [get_bd_pins /fmc_imageon_vita_receiver_1/io_vita_trigger]
endgroup
startgroup
create_bd_port -dir I io_vita_clk_out_p
connect_bd_net [get_bd_ports /io_vita_clk_out_p] [get_bd_pins /fmc_imageon_vita_receiver_1/io_vita_clk_out_p]
endgroup
startgroup
create_bd_port -dir I io_vita_clk_out_n
connect_bd_net [get_bd_ports /io_vita_clk_out_n] [get_bd_pins /fmc_imageon_vita_receiver_1/io_vita_clk_out_n]
endgroup
startgroup
create_bd_port -dir I io_vita_sync_p
connect_bd_net [get_bd_ports /io_vita_sync_p] [get_bd_pins /fmc_imageon_vita_receiver_1/io_vita_sync_p]
endgroup
startgroup
create_bd_port -dir I io_vita_sync_n
connect_bd_net [get_bd_ports /io_vita_sync_n] [get_bd_pins /fmc_imageon_vita_receiver_1/io_vita_sync_n]
endgroup
startgroup
create_bd_port -dir I -from 7 -to 0 io_vita_data_p
connect_bd_net [get_bd_ports /io_vita_data_p] [get_bd_pins /fmc_imageon_vita_receiver_1/io_vita_data_p]
endgroup
startgroup
create_bd_port -dir I -from 7 -to 0 io_vita_data_n
connect_bd_net [get_bd_ports /io_vita_data_n] [get_bd_pins /fmc_imageon_vita_receiver_1/io_vita_data_n]
endgroup
save_bd_design
Wrote  : </group/mvico/users/elzinga/designs/camera_reference_design_2013_1/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd> 
regenerate_bd_layout
connect_bd_net [get_bd_pins /fmc_imageon_vita_receiver_1/xsvi_vsync_o] [get_bd_pins /v_vid_in_axi4s_1/vid_vsync]
connect_bd_net [get_bd_pins /v_vid_in_axi4s_1/vid_data] [get_bd_pins /fmc_imageon_vita_receiver_1/xsvi_video_data_o]
connect_bd_net [get_bd_pins /fmc_imageon_vita_receiver_1/xsvi_hsync_o] [get_bd_pins /v_vid_in_axi4s_1/vid_hsync]
connect_bd_net [get_bd_pins /fmc_imageon_vita_receiver_1/xsvi_vblank_o] [get_bd_pins /v_vid_in_axi4s_1/vid_vblank]
connect_bd_net [get_bd_pins /v_vid_in_axi4s_1/vid_hblank] [get_bd_pins /fmc_imageon_vita_receiver_1/xsvi_hblank_o]
connect_bd_net [get_bd_pins /fmc_imageon_vita_receiver_1/xsvi_active_video_o] [get_bd_pins /v_vid_in_axi4s_1/vid_active_video]
regenerate_bd_layout
save_bd_design
Wrote  : </group/mvico/users/elzinga/designs/camera_reference_design_2013_1/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd> 
connect_bd_net -net [get_bd_net /xlconstant_1_const] [get_bd_pins /v_vid_in_axi4s_1/axis_enable] [get_bd_pins /xlconstant_1/const]
connect_bd_net -net [get_bd_net /xlconstant_1_const] [get_bd_pins /v_vid_in_axi4s_1/vid_io_in_ce] [get_bd_pins /xlconstant_1/const]
connect_bd_net -net [get_bd_net /xlconstant_2_const] [get_bd_pins /v_vid_in_axi4s_1/rst] [get_bd_pins /xlconstant_2/const]
connect_bd_net -net [get_bd_net /xlconstant_2_const] [get_bd_pins /v_vid_in_axi4s_1/vid_field_id] [get_bd_pins /xlconstant_2/const]
save_bd_design
Wrote  : </group/mvico/users/elzinga/designs/camera_reference_design_2013_1/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd> 
set_property name fmc_vita_clk_pll [ get_bd_ports /io_vita_clk_pll]
set_property name fmc_vita_reset_n [ get_bd_ports /io_vita_reset_n]
set_property name fmc_vita_spi_sclk [ get_bd_ports /io_vita_spi_sclk]
set_property name fmc_vita_spi_ssel_n [ get_bd_ports /io_vita_spi_ssel_n]
set_property name fmc_vita_spi_mosi [ get_bd_ports /io_vita_spi_mosi]
set_property name fmc_vita_trigger [ get_bd_ports /io_vita_trigger]
set_property name fmc_vita_spi_miso [ get_bd_ports /io_vita_spi_miso]
set_property name fmc_vita_monitor [ get_bd_ports /io_vita_monitor]
set_property name fmc_vita_clk_out_p [ get_bd_ports /io_vita_clk_out_p]
set_property name fmc_vita_clk_out_n [ get_bd_ports /io_vita_clk_out_n]
set_property name fmc_vita_sync_p [ get_bd_ports /io_vita_sync_p]
set_property name fmc_vita_sync_n [ get_bd_ports /io_vita_sync_n]
set_property name fmc_vita_data_p [ get_bd_ports /io_vita_data_p]
set_property name fmc_vita_data_n [ get_bd_ports /io_vita_data_n]
save_bd_design
Wrote  : </group/mvico/users/elzinga/designs/camera_reference_design_2013_1/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd> 
launch_runs synth_1
CRITICAL WARNING: [BD 41-678] Address block </processing_system7_1/S_AXI_HP0/HP0_DDR_LOWOCM> is not mapped into a Master Address space
CRITICAL WARNING: [BD 41-678] Address block </axi_vdma_1/S_AXI_LITE/Reg> is not mapped into a Master Address space
CRITICAL WARNING: [BD 41-678] Address block </v_manr_1/ctrl/Reg> is not mapped into a Master Address space
CRITICAL WARNING: [BD 41-678] Address block </fmc_imageon_vita_receiver_1/S_AXI/reg0> is not mapped into a Master Address space
WARNING: [xilinx.com:ip:v_axi4s_vid_out:3.0-913] /v_axi4s_vid_out_1 C_S_AXIS_VIDEO_FORMAT has been specified on the GUI, it's value will not be updated during validation
INFO: [xilinx.com:ip:v_axi4s_vid_out:3.0-308] /v_axi4s_vid_out_1 video_in-TDATA: Validating field: rows_0_cols_0_Y(8:0): int8 against /v_manr_1 video_ds_out-TDATA: rows_0_cols_0_Y(8:0): int8.
INFO: [xilinx.com:ip:v_axi4s_vid_out:3.0-308] /v_axi4s_vid_out_1 video_in-TDATA: Validating field: rows_0_cols_0_UV(16:8): int8 against /v_manr_1 video_ds_out-TDATA: rows_0_cols_0_UV(16:8): int8.
INFO: [xilinx.com:ip:axi_vdma:6.0-15] /axi_vdma_1 
                    ##########################################################################################
                    All clocks connected to AXI VDMA are not identical, therefore configuring AXI VDMA in ASYNC mode ..........
                    ##########################################################################################
WARNING: [xilinx.com:ip:v_tpg:5.0-913] /v_tpg_1 s_video_format has been specified on the GUI, it's value will not be updated during validation
WARNING: [BD 41-237] Bus Interface property ID_WIDTH does not match between /axi_interconnect_2/xbar/S01_AXI(1) and /axi_vdma_1/M_AXI_MM2S(0)
WARNING: [BD 41-237] Bus Interface property READ_WRITE_MODE does not match between /axi_interconnect_2/xbar/S01_AXI(READ_WRITE) and /axi_vdma_1/M_AXI_MM2S(READ_ONLY)
WARNING: [BD 41-237] Bus Interface property ID_WIDTH does not match between /axi_interconnect_2/xbar/S00_AXI(1) and /axi_vdma_1/M_AXI_S2MM(0)
WARNING: [BD 41-237] Bus Interface property READ_WRITE_MODE does not match between /axi_interconnect_2/xbar/S00_AXI(READ_WRITE) and /axi_vdma_1/M_AXI_S2MM(WRITE_ONLY)
ERROR: [BD 41-237] Bus Interface property FREQ_HZ does not match between /fmc_imageon_vita_receiver_1/S_AXI(37125000) and /axi_interconnect_1/xbar/M15_AXI(50000000)
ERROR: [BD 41-237] Bus Interface property PHASE does not match between /fmc_imageon_vita_receiver_1/S_AXI(0.0) and /axi_interconnect_1/xbar/M15_AXI(0)
ERROR: [BD 41-237] Bus Interface property CLK_DOMAIN does not match between /fmc_imageon_vita_receiver_1/S_AXI(design_1_clk_in1) and /axi_interconnect_1/xbar/M15_AXI(design_1_processing_system7_1_0_FCLK_CLK0)
WARNING: [BD 41-237] Bus Interface property ID_WIDTH does not match between /processing_system7_1/S_AXI_HP0(6) and /axi_interconnect_2/m00_couplers/auto_pc/M_AXI(1)
ERROR: [BD 41-1031] Hdl Generation failed for the IP Integrator design /group/mvico/users/elzinga/designs/camera_reference_design_2013_1/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd !!!
WARNING: [Runs 36-53] Possible issues detected after target generation. Generation state is unexpected for target 'Synthesis'. Expected 'Generated', got 'Stale' for source '/group/mvico/users/elzinga/designs/camera_reference_design_2013_1/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd'
CRITICAL WARNING: [BD 41-678] Address block </processing_system7_1/S_AXI_HP0/HP0_DDR_LOWOCM> is not mapped into a Master Address space
CRITICAL WARNING: [BD 41-678] Address block </axi_vdma_1/S_AXI_LITE/Reg> is not mapped into a Master Address space
CRITICAL WARNING: [BD 41-678] Address block </v_manr_1/ctrl/Reg> is not mapped into a Master Address space
CRITICAL WARNING: [BD 41-678] Address block </fmc_imageon_vita_receiver_1/S_AXI/reg0> is not mapped into a Master Address space
WARNING: [xilinx.com:ip:v_axi4s_vid_out:3.0-913] /v_axi4s_vid_out_1 C_S_AXIS_VIDEO_FORMAT has been specified on the GUI, it's value will not be updated during validation
INFO: [xilinx.com:ip:v_axi4s_vid_out:3.0-308] /v_axi4s_vid_out_1 video_in-TDATA: Validating field: rows_0_cols_0_Y(8:0): int8 against /v_manr_1 video_ds_out-TDATA: rows_0_cols_0_Y(8:0): int8.
INFO: [xilinx.com:ip:v_axi4s_vid_out:3.0-308] /v_axi4s_vid_out_1 video_in-TDATA: Validating field: rows_0_cols_0_UV(16:8): int8 against /v_manr_1 video_ds_out-TDATA: rows_0_cols_0_UV(16:8): int8.
INFO: [xilinx.com:ip:axi_vdma:6.0-15] /axi_vdma_1 
                    ##########################################################################################
                    All clocks connected to AXI VDMA are not identical, therefore configuring AXI VDMA in ASYNC mode ..........
                    ##########################################################################################
WARNING: [xilinx.com:ip:v_tpg:5.0-913] /v_tpg_1 s_video_format has been specified on the GUI, it's value will not be updated during validation
WARNING: [BD 41-237] Bus Interface property ID_WIDTH does not match between /axi_interconnect_2/xbar/S01_AXI(1) and /axi_vdma_1/M_AXI_MM2S(0)
WARNING: [BD 41-237] Bus Interface property READ_WRITE_MODE does not match between /axi_interconnect_2/xbar/S01_AXI(READ_WRITE) and /axi_vdma_1/M_AXI_MM2S(READ_ONLY)
WARNING: [BD 41-237] Bus Interface property ID_WIDTH does not match between /axi_interconnect_2/xbar/S00_AXI(1) and /axi_vdma_1/M_AXI_S2MM(0)
WARNING: [BD 41-237] Bus Interface property READ_WRITE_MODE does not match between /axi_interconnect_2/xbar/S00_AXI(READ_WRITE) and /axi_vdma_1/M_AXI_S2MM(WRITE_ONLY)
ERROR: [BD 41-237] Bus Interface property FREQ_HZ does not match between /fmc_imageon_vita_receiver_1/S_AXI(37125000) and /axi_interconnect_1/xbar/M15_AXI(50000000)
ERROR: [BD 41-237] Bus Interface property PHASE does not match between /fmc_imageon_vita_receiver_1/S_AXI(0.0) and /axi_interconnect_1/xbar/M15_AXI(0)
ERROR: [BD 41-237] Bus Interface property CLK_DOMAIN does not match between /fmc_imageon_vita_receiver_1/S_AXI(design_1_clk_in1) and /axi_interconnect_1/xbar/M15_AXI(design_1_processing_system7_1_0_FCLK_CLK0)
WARNING: [BD 41-237] Bus Interface property ID_WIDTH does not match between /processing_system7_1/S_AXI_HP0(6) and /axi_interconnect_2/m00_couplers/auto_pc/M_AXI(1)
ERROR: [BD 41-1031] Hdl Generation failed for the IP Integrator design /group/mvico/users/elzinga/designs/camera_reference_design_2013_1/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd !!!
WARNING: [Runs 36-53] Possible issues detected after target generation. Generation state is unexpected for target 'Implementation'. Expected 'Generated', got 'Stale' for source '/group/mvico/users/elzinga/designs/camera_reference_design_2013_1/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd'
[Thu Mar 21 15:26:43 2013] Launched synth_1...
Run output will be captured here: /group/mvico/users/elzinga/designs/camera_reference_design_2013_1/project_1/project_1.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:23 ; elapsed = 00:00:29 . Memory (MB): peak = 3024.047 ; gain = 0.000
ERROR: [Common 17-39] 'launch_runs' failed due to earlier errors.
regenerate_bd_layout
save_bd_design
Wrote  : </group/mvico/users/elzinga/designs/camera_reference_design_2013_1/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd> 
close_project
open_project /group/mvico/users/elzinga/designs/vita/project_1/project_1.xpr
source -notrace /group/mvico/users/elzinga/designs/vita/project_1/project_1.filter
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado repository '/proj/xbuilds/2013.1_daily_latest/installs/lin64/Vivado/2013.1/data/ip'.
open_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 3055.336 ; gain = 12.000
ipx::open_core -upgrade true {/group/mvico/users/elzinga/designs/vita/project_1/component.xml}
exit
INFO: [Common 17-206] Exiting Vivado at Fri Mar 22 07:39:07 2013...
