#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Thu May 14 00:24:37 2020
# Process ID: 67205
# Current directory: /home/ngonidzashe/Documents/EEE4120F-Pracs/sinewave_remake/sinewave_remake.runs/impl_1
# Command line: vivado -log top.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source top.tcl -notrace
# Log file: /home/ngonidzashe/Documents/EEE4120F-Pracs/sinewave_remake/sinewave_remake.runs/impl_1/top.vdi
# Journal file: /home/ngonidzashe/Documents/EEE4120F-Pracs/sinewave_remake/sinewave_remake.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source top.tcl -notrace
Command: link_design -top top -part xc7a100tcsg324-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-454] Reading design checkpoint '/home/ngonidzashe/Documents/EEE4120F-Pracs/sinewave_remake/sinewave_remake.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.dcp' for cell 'quarter_sine_wave'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1629.922 ; gain = 0.000 ; free physical = 1452 ; free virtual = 5368
INFO: [Netlist 29-17] Analyzing 6 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/ngonidzashe/Documents/EEE4120F-Pracs/sinewave_remake/sinewave_remake.srcs/constrs_1/new/constraints.xdc]
WARNING: [Vivado 12-584] No ports matched 'sw[0]'. [/home/ngonidzashe/Documents/EEE4120F-Pracs/sinewave_remake/sinewave_remake.srcs/constrs_1/new/constraints.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ngonidzashe/Documents/EEE4120F-Pracs/sinewave_remake/sinewave_remake.srcs/constrs_1/new/constraints.xdc:13]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[1]'. [/home/ngonidzashe/Documents/EEE4120F-Pracs/sinewave_remake/sinewave_remake.srcs/constrs_1/new/constraints.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ngonidzashe/Documents/EEE4120F-Pracs/sinewave_remake/sinewave_remake.srcs/constrs_1/new/constraints.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[8]'. [/home/ngonidzashe/Documents/EEE4120F-Pracs/sinewave_remake/sinewave_remake.srcs/constrs_1/new/constraints.xdc:21]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ngonidzashe/Documents/EEE4120F-Pracs/sinewave_remake/sinewave_remake.srcs/constrs_1/new/constraints.xdc:21]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[9]'. [/home/ngonidzashe/Documents/EEE4120F-Pracs/sinewave_remake/sinewave_remake.srcs/constrs_1/new/constraints.xdc:22]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ngonidzashe/Documents/EEE4120F-Pracs/sinewave_remake/sinewave_remake.srcs/constrs_1/new/constraints.xdc:22]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[10]'. [/home/ngonidzashe/Documents/EEE4120F-Pracs/sinewave_remake/sinewave_remake.srcs/constrs_1/new/constraints.xdc:23]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ngonidzashe/Documents/EEE4120F-Pracs/sinewave_remake/sinewave_remake.srcs/constrs_1/new/constraints.xdc:23]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[11]'. [/home/ngonidzashe/Documents/EEE4120F-Pracs/sinewave_remake/sinewave_remake.srcs/constrs_1/new/constraints.xdc:24]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ngonidzashe/Documents/EEE4120F-Pracs/sinewave_remake/sinewave_remake.srcs/constrs_1/new/constraints.xdc:24]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[12]'. [/home/ngonidzashe/Documents/EEE4120F-Pracs/sinewave_remake/sinewave_remake.srcs/constrs_1/new/constraints.xdc:25]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ngonidzashe/Documents/EEE4120F-Pracs/sinewave_remake/sinewave_remake.srcs/constrs_1/new/constraints.xdc:25]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[13]'. [/home/ngonidzashe/Documents/EEE4120F-Pracs/sinewave_remake/sinewave_remake.srcs/constrs_1/new/constraints.xdc:26]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ngonidzashe/Documents/EEE4120F-Pracs/sinewave_remake/sinewave_remake.srcs/constrs_1/new/constraints.xdc:26]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[14]'. [/home/ngonidzashe/Documents/EEE4120F-Pracs/sinewave_remake/sinewave_remake.srcs/constrs_1/new/constraints.xdc:27]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ngonidzashe/Documents/EEE4120F-Pracs/sinewave_remake/sinewave_remake.srcs/constrs_1/new/constraints.xdc:27]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[15]'. [/home/ngonidzashe/Documents/EEE4120F-Pracs/sinewave_remake/sinewave_remake.srcs/constrs_1/new/constraints.xdc:28]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ngonidzashe/Documents/EEE4120F-Pracs/sinewave_remake/sinewave_remake.srcs/constrs_1/new/constraints.xdc:28]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[3]'. [/home/ngonidzashe/Documents/EEE4120F-Pracs/sinewave_remake/sinewave_remake.srcs/constrs_1/new/constraints.xdc:36]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ngonidzashe/Documents/EEE4120F-Pracs/sinewave_remake/sinewave_remake.srcs/constrs_1/new/constraints.xdc:36]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[4]'. [/home/ngonidzashe/Documents/EEE4120F-Pracs/sinewave_remake/sinewave_remake.srcs/constrs_1/new/constraints.xdc:37]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ngonidzashe/Documents/EEE4120F-Pracs/sinewave_remake/sinewave_remake.srcs/constrs_1/new/constraints.xdc:37]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[5]'. [/home/ngonidzashe/Documents/EEE4120F-Pracs/sinewave_remake/sinewave_remake.srcs/constrs_1/new/constraints.xdc:38]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ngonidzashe/Documents/EEE4120F-Pracs/sinewave_remake/sinewave_remake.srcs/constrs_1/new/constraints.xdc:38]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[6]'. [/home/ngonidzashe/Documents/EEE4120F-Pracs/sinewave_remake/sinewave_remake.srcs/constrs_1/new/constraints.xdc:39]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ngonidzashe/Documents/EEE4120F-Pracs/sinewave_remake/sinewave_remake.srcs/constrs_1/new/constraints.xdc:39]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[7]'. [/home/ngonidzashe/Documents/EEE4120F-Pracs/sinewave_remake/sinewave_remake.srcs/constrs_1/new/constraints.xdc:40]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ngonidzashe/Documents/EEE4120F-Pracs/sinewave_remake/sinewave_remake.srcs/constrs_1/new/constraints.xdc:40]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[8]'. [/home/ngonidzashe/Documents/EEE4120F-Pracs/sinewave_remake/sinewave_remake.srcs/constrs_1/new/constraints.xdc:41]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ngonidzashe/Documents/EEE4120F-Pracs/sinewave_remake/sinewave_remake.srcs/constrs_1/new/constraints.xdc:41]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[9]'. [/home/ngonidzashe/Documents/EEE4120F-Pracs/sinewave_remake/sinewave_remake.srcs/constrs_1/new/constraints.xdc:42]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ngonidzashe/Documents/EEE4120F-Pracs/sinewave_remake/sinewave_remake.srcs/constrs_1/new/constraints.xdc:42]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[10]'. [/home/ngonidzashe/Documents/EEE4120F-Pracs/sinewave_remake/sinewave_remake.srcs/constrs_1/new/constraints.xdc:43]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ngonidzashe/Documents/EEE4120F-Pracs/sinewave_remake/sinewave_remake.srcs/constrs_1/new/constraints.xdc:43]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[11]'. [/home/ngonidzashe/Documents/EEE4120F-Pracs/sinewave_remake/sinewave_remake.srcs/constrs_1/new/constraints.xdc:44]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ngonidzashe/Documents/EEE4120F-Pracs/sinewave_remake/sinewave_remake.srcs/constrs_1/new/constraints.xdc:44]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[12]'. [/home/ngonidzashe/Documents/EEE4120F-Pracs/sinewave_remake/sinewave_remake.srcs/constrs_1/new/constraints.xdc:45]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ngonidzashe/Documents/EEE4120F-Pracs/sinewave_remake/sinewave_remake.srcs/constrs_1/new/constraints.xdc:45]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[13]'. [/home/ngonidzashe/Documents/EEE4120F-Pracs/sinewave_remake/sinewave_remake.srcs/constrs_1/new/constraints.xdc:46]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ngonidzashe/Documents/EEE4120F-Pracs/sinewave_remake/sinewave_remake.srcs/constrs_1/new/constraints.xdc:46]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[14]'. [/home/ngonidzashe/Documents/EEE4120F-Pracs/sinewave_remake/sinewave_remake.srcs/constrs_1/new/constraints.xdc:47]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ngonidzashe/Documents/EEE4120F-Pracs/sinewave_remake/sinewave_remake.srcs/constrs_1/new/constraints.xdc:47]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[15]'. [/home/ngonidzashe/Documents/EEE4120F-Pracs/sinewave_remake/sinewave_remake.srcs/constrs_1/new/constraints.xdc:48]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ngonidzashe/Documents/EEE4120F-Pracs/sinewave_remake/sinewave_remake.srcs/constrs_1/new/constraints.xdc:48]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CPU_RESETN'. [/home/ngonidzashe/Documents/EEE4120F-Pracs/sinewave_remake/sinewave_remake.srcs/constrs_1/new/constraints.xdc:82]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ngonidzashe/Documents/EEE4120F-Pracs/sinewave_remake/sinewave_remake.srcs/constrs_1/new/constraints.xdc:82]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'BTNC'. [/home/ngonidzashe/Documents/EEE4120F-Pracs/sinewave_remake/sinewave_remake.srcs/constrs_1/new/constraints.xdc:84]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ngonidzashe/Documents/EEE4120F-Pracs/sinewave_remake/sinewave_remake.srcs/constrs_1/new/constraints.xdc:84]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'BTNU'. [/home/ngonidzashe/Documents/EEE4120F-Pracs/sinewave_remake/sinewave_remake.srcs/constrs_1/new/constraints.xdc:85]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ngonidzashe/Documents/EEE4120F-Pracs/sinewave_remake/sinewave_remake.srcs/constrs_1/new/constraints.xdc:85]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'BTNL'. [/home/ngonidzashe/Documents/EEE4120F-Pracs/sinewave_remake/sinewave_remake.srcs/constrs_1/new/constraints.xdc:86]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ngonidzashe/Documents/EEE4120F-Pracs/sinewave_remake/sinewave_remake.srcs/constrs_1/new/constraints.xdc:86]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'BTNR'. [/home/ngonidzashe/Documents/EEE4120F-Pracs/sinewave_remake/sinewave_remake.srcs/constrs_1/new/constraints.xdc:87]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ngonidzashe/Documents/EEE4120F-Pracs/sinewave_remake/sinewave_remake.srcs/constrs_1/new/constraints.xdc:87]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'BTND'. [/home/ngonidzashe/Documents/EEE4120F-Pracs/sinewave_remake/sinewave_remake.srcs/constrs_1/new/constraints.xdc:88]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ngonidzashe/Documents/EEE4120F-Pracs/sinewave_remake/sinewave_remake.srcs/constrs_1/new/constraints.xdc:88]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vauxn3'. [/home/ngonidzashe/Documents/EEE4120F-Pracs/sinewave_remake/sinewave_remake.srcs/constrs_1/new/constraints.xdc:144]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ngonidzashe/Documents/EEE4120F-Pracs/sinewave_remake/sinewave_remake.srcs/constrs_1/new/constraints.xdc:144]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vauxp3'. [/home/ngonidzashe/Documents/EEE4120F-Pracs/sinewave_remake/sinewave_remake.srcs/constrs_1/new/constraints.xdc:145]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ngonidzashe/Documents/EEE4120F-Pracs/sinewave_remake/sinewave_remake.srcs/constrs_1/new/constraints.xdc:145]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vauxn10'. [/home/ngonidzashe/Documents/EEE4120F-Pracs/sinewave_remake/sinewave_remake.srcs/constrs_1/new/constraints.xdc:146]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ngonidzashe/Documents/EEE4120F-Pracs/sinewave_remake/sinewave_remake.srcs/constrs_1/new/constraints.xdc:146]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vauxp10'. [/home/ngonidzashe/Documents/EEE4120F-Pracs/sinewave_remake/sinewave_remake.srcs/constrs_1/new/constraints.xdc:147]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ngonidzashe/Documents/EEE4120F-Pracs/sinewave_remake/sinewave_remake.srcs/constrs_1/new/constraints.xdc:147]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vauxn2'. [/home/ngonidzashe/Documents/EEE4120F-Pracs/sinewave_remake/sinewave_remake.srcs/constrs_1/new/constraints.xdc:148]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ngonidzashe/Documents/EEE4120F-Pracs/sinewave_remake/sinewave_remake.srcs/constrs_1/new/constraints.xdc:148]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vauxp2'. [/home/ngonidzashe/Documents/EEE4120F-Pracs/sinewave_remake/sinewave_remake.srcs/constrs_1/new/constraints.xdc:149]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ngonidzashe/Documents/EEE4120F-Pracs/sinewave_remake/sinewave_remake.srcs/constrs_1/new/constraints.xdc:149]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vauxn11'. [/home/ngonidzashe/Documents/EEE4120F-Pracs/sinewave_remake/sinewave_remake.srcs/constrs_1/new/constraints.xdc:150]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ngonidzashe/Documents/EEE4120F-Pracs/sinewave_remake/sinewave_remake.srcs/constrs_1/new/constraints.xdc:150]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vauxp11'. [/home/ngonidzashe/Documents/EEE4120F-Pracs/sinewave_remake/sinewave_remake.srcs/constrs_1/new/constraints.xdc:151]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ngonidzashe/Documents/EEE4120F-Pracs/sinewave_remake/sinewave_remake.srcs/constrs_1/new/constraints.xdc:151]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/ngonidzashe/Documents/EEE4120F-Pracs/sinewave_remake/sinewave_remake.srcs/constrs_1/new/constraints.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1775.512 ; gain = 0.000 ; free physical = 1359 ; free virtual = 5276
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

8 Infos, 37 Warnings, 37 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 1775.512 ; gain = 328.418 ; free physical = 1359 ; free virtual = 5276
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1907.980 ; gain = 132.469 ; free physical = 1354 ; free virtual = 5271

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: c3646d9a

Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2276.934 ; gain = 368.953 ; free physical = 951 ; free virtual = 4884

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: c3646d9a

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2433.871 ; gain = 0.000 ; free physical = 794 ; free virtual = 4728
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: c3646d9a

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2433.871 ; gain = 0.000 ; free physical = 794 ; free virtual = 4728
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 16f79b56c

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2433.871 ; gain = 0.000 ; free physical = 794 ; free virtual = 4728
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common MMCM/DPLL/XPLL driver.
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common driver.
INFO: [Opt 31-1092] Phase BUFG optimization transformed 0 BUFG(s) to MBUFG(s).
Phase 4 BUFG optimization | Checksum: 16f79b56c

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2433.871 ; gain = 0.000 ; free physical = 794 ; free virtual = 4728
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 16f79b56c

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2433.871 ; gain = 0.000 ; free physical = 794 ; free virtual = 4728
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 16f79b56c

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2433.871 ; gain = 0.000 ; free physical = 794 ; free virtual = 4728
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2433.871 ; gain = 0.000 ; free physical = 794 ; free virtual = 4727
Ending Logic Optimization Task | Checksum: 1382039a1

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2433.871 ; gain = 0.000 ; free physical = 794 ; free virtual = 4727

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=6.294 | TNS=0.000 |
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 1 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 2
Ending PowerOpt Patch Enables Task | Checksum: 1382039a1

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2776.605 ; gain = 0.000 ; free physical = 783 ; free virtual = 4721
Ending Power Optimization Task | Checksum: 1382039a1

Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:00.30 . Memory (MB): peak = 2776.605 ; gain = 342.734 ; free physical = 785 ; free virtual = 4724

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1382039a1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2776.605 ; gain = 0.000 ; free physical = 785 ; free virtual = 4724

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2776.605 ; gain = 0.000 ; free physical = 785 ; free virtual = 4724
Ending Netlist Obfuscation Task | Checksum: 1382039a1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2776.605 ; gain = 0.000 ; free physical = 785 ; free virtual = 4724
INFO: [Common 17-83] Releasing license: Implementation
34 Infos, 37 Warnings, 37 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 2776.605 ; gain = 1001.094 ; free physical = 786 ; free virtual = 4724
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2776.605 ; gain = 0.000 ; free physical = 786 ; free virtual = 4724
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2776.605 ; gain = 0.000 ; free physical = 783 ; free virtual = 4722
INFO: [Common 17-1381] The checkpoint '/home/ngonidzashe/Documents/EEE4120F-Pracs/sinewave_remake/sinewave_remake.runs/impl_1/top_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file top_drc_opted.rpt -pb top_drc_opted.pb -rpx top_drc_opted.rpx
Command: report_drc -file top_drc_opted.rpt -pb top_drc_opted.pb -rpx top_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/ngonidzashe/Documents/EEE4120F-Pracs/sinewave_remake/sinewave_remake.runs/impl_1/top_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2776.605 ; gain = 0.000 ; free physical = 770 ; free virtual = 4710
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 11ebb1bc3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2776.605 ; gain = 0.000 ; free physical = 770 ; free virtual = 4710
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2776.605 ; gain = 0.000 ; free physical = 770 ; free virtual = 4710

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
WARNING: [Place 30-87] Partially locked IO Bus is found. Following components of the IO Bus SW are not locked:  'SW[1]'  'SW[0]' 
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: a947453f

Time (s): cpu = 00:00:00.61 ; elapsed = 00:00:00.31 . Memory (MB): peak = 2776.605 ; gain = 0.000 ; free physical = 767 ; free virtual = 4711

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1491c69cd

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.41 . Memory (MB): peak = 2776.605 ; gain = 0.000 ; free physical = 766 ; free virtual = 4712

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1491c69cd

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.41 . Memory (MB): peak = 2776.605 ; gain = 0.000 ; free physical = 766 ; free virtual = 4712
Phase 1 Placer Initialization | Checksum: 1491c69cd

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.42 . Memory (MB): peak = 2776.605 ; gain = 0.000 ; free physical = 765 ; free virtual = 4711

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 110333fd7

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.46 . Memory (MB): peak = 2776.605 ; gain = 0.000 ; free physical = 764 ; free virtual = 4710

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2776.605 ; gain = 0.000 ; free physical = 748 ; free virtual = 4696

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |              0  |                     0  |           0  |           3  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 129e57383

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2776.605 ; gain = 0.000 ; free physical = 748 ; free virtual = 4696
Phase 2.2 Global Placement Core | Checksum: 15f9b4c16

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 2776.605 ; gain = 0.000 ; free physical = 748 ; free virtual = 4696
Phase 2 Global Placement | Checksum: 15f9b4c16

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 2776.605 ; gain = 0.000 ; free physical = 748 ; free virtual = 4696

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 142f3cf0b

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 2776.605 ; gain = 0.000 ; free physical = 748 ; free virtual = 4696

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1480fedda

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 2776.605 ; gain = 0.000 ; free physical = 748 ; free virtual = 4695

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 130a38d57

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 2776.605 ; gain = 0.000 ; free physical = 748 ; free virtual = 4695

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 110d3d16e

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 2776.605 ; gain = 0.000 ; free physical = 748 ; free virtual = 4695

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: fa73a469

Time (s): cpu = 00:00:09 ; elapsed = 00:00:02 . Memory (MB): peak = 2776.605 ; gain = 0.000 ; free physical = 745 ; free virtual = 4692

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 182ad74ca

Time (s): cpu = 00:00:09 ; elapsed = 00:00:02 . Memory (MB): peak = 2776.605 ; gain = 0.000 ; free physical = 745 ; free virtual = 4692

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 122dd68f7

Time (s): cpu = 00:00:09 ; elapsed = 00:00:02 . Memory (MB): peak = 2776.605 ; gain = 0.000 ; free physical = 745 ; free virtual = 4692
Phase 3 Detail Placement | Checksum: 122dd68f7

Time (s): cpu = 00:00:09 ; elapsed = 00:00:02 . Memory (MB): peak = 2776.605 ; gain = 0.000 ; free physical = 745 ; free virtual = 4692

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1c5bf216d

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: 1c5bf216d

Time (s): cpu = 00:00:09 ; elapsed = 00:00:02 . Memory (MB): peak = 2776.605 ; gain = 0.000 ; free physical = 745 ; free virtual = 4693
INFO: [Place 30-746] Post Placement Timing Summary WNS=6.777. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 180a9210a

Time (s): cpu = 00:00:09 ; elapsed = 00:00:02 . Memory (MB): peak = 2776.605 ; gain = 0.000 ; free physical = 745 ; free virtual = 4693
Phase 4.1 Post Commit Optimization | Checksum: 180a9210a

Time (s): cpu = 00:00:09 ; elapsed = 00:00:02 . Memory (MB): peak = 2776.605 ; gain = 0.000 ; free physical = 745 ; free virtual = 4693

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 180a9210a

Time (s): cpu = 00:00:09 ; elapsed = 00:00:02 . Memory (MB): peak = 2776.605 ; gain = 0.000 ; free physical = 745 ; free virtual = 4693

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 180a9210a

Time (s): cpu = 00:00:09 ; elapsed = 00:00:02 . Memory (MB): peak = 2776.605 ; gain = 0.000 ; free physical = 745 ; free virtual = 4693

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2776.605 ; gain = 0.000 ; free physical = 745 ; free virtual = 4693
Phase 4.4 Final Placement Cleanup | Checksum: 1d4c4a40d

Time (s): cpu = 00:00:09 ; elapsed = 00:00:02 . Memory (MB): peak = 2776.605 ; gain = 0.000 ; free physical = 745 ; free virtual = 4693
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1d4c4a40d

Time (s): cpu = 00:00:09 ; elapsed = 00:00:02 . Memory (MB): peak = 2776.605 ; gain = 0.000 ; free physical = 745 ; free virtual = 4693
Ending Placer Task | Checksum: 1bfbe7622

Time (s): cpu = 00:00:09 ; elapsed = 00:00:02 . Memory (MB): peak = 2776.605 ; gain = 0.000 ; free physical = 745 ; free virtual = 4693
INFO: [Common 17-83] Releasing license: Implementation
63 Infos, 38 Warnings, 37 Critical Warnings and 0 Errors encountered.
place_design completed successfully
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2776.605 ; gain = 0.000 ; free physical = 762 ; free virtual = 4709
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2776.605 ; gain = 0.000 ; free physical = 759 ; free virtual = 4708
INFO: [Common 17-1381] The checkpoint '/home/ngonidzashe/Documents/EEE4120F-Pracs/sinewave_remake/sinewave_remake.runs/impl_1/top_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file top_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2776.605 ; gain = 0.000 ; free physical = 753 ; free virtual = 4701
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_placed.rpt -pb top_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file top_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2776.605 ; gain = 0.000 ; free physical = 759 ; free virtual = 4708
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.250 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
72 Infos, 38 Warnings, 37 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2776.605 ; gain = 0.000 ; free physical = 744 ; free virtual = 4692
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2776.605 ; gain = 0.000 ; free physical = 743 ; free virtual = 4692
INFO: [Common 17-1381] The checkpoint '/home/ngonidzashe/Documents/EEE4120F-Pracs/sinewave_remake/sinewave_remake.runs/impl_1/top_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC PLIO-3] Placement Constraints Check for IO constraints: Partially locked IO Bus is found. Following components of the IO Bus SW[7:0] are not locked:  SW[1] SW[0]
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: ee8095d7 ConstDB: 0 ShapeSum: d13de04b RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 10434ee99

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 2776.605 ; gain = 0.000 ; free physical = 610 ; free virtual = 4560
Post Restoration Checksum: NetGraph: 4aa9f1d3 NumContArr: b98afcc6 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 10434ee99

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 2776.605 ; gain = 0.000 ; free physical = 609 ; free virtual = 4560

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 10434ee99

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 2776.605 ; gain = 0.000 ; free physical = 574 ; free virtual = 4525

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 10434ee99

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 2776.605 ; gain = 0.000 ; free physical = 574 ; free virtual = 4525
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 10b1a7c20

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2776.605 ; gain = 0.000 ; free physical = 564 ; free virtual = 4515
INFO: [Route 35-416] Intermediate Timing Summary | WNS=6.761  | TNS=0.000  | WHS=-0.166 | THS=-2.243 |

Phase 2 Router Initialization | Checksum: 11cde2808

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2776.605 ; gain = 0.000 ; free physical = 564 ; free virtual = 4515

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 74
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 74
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: a1eb03c9

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2776.605 ; gain = 0.000 ; free physical = 566 ; free virtual = 4518

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=6.806  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: ec9be64f

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2776.605 ; gain = 0.000 ; free physical = 567 ; free virtual = 4518
Phase 4 Rip-up And Reroute | Checksum: ec9be64f

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2776.605 ; gain = 0.000 ; free physical = 567 ; free virtual = 4518

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: c4e068a6

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2776.605 ; gain = 0.000 ; free physical = 567 ; free virtual = 4518
INFO: [Route 35-416] Intermediate Timing Summary | WNS=6.902  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: c4e068a6

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2776.605 ; gain = 0.000 ; free physical = 567 ; free virtual = 4518

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: c4e068a6

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2776.605 ; gain = 0.000 ; free physical = 567 ; free virtual = 4518
Phase 5 Delay and Skew Optimization | Checksum: c4e068a6

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2776.605 ; gain = 0.000 ; free physical = 567 ; free virtual = 4518

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 74da98fd

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2776.605 ; gain = 0.000 ; free physical = 567 ; free virtual = 4518
INFO: [Route 35-416] Intermediate Timing Summary | WNS=6.902  | TNS=0.000  | WHS=0.096  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 147d8e6c3

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2776.605 ; gain = 0.000 ; free physical = 567 ; free virtual = 4518
Phase 6 Post Hold Fix | Checksum: 147d8e6c3

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2776.605 ; gain = 0.000 ; free physical = 567 ; free virtual = 4518

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00417809 %
  Global Horizontal Routing Utilization  = 0.00532822 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: ef365a56

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2776.605 ; gain = 0.000 ; free physical = 567 ; free virtual = 4518

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: ef365a56

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2776.605 ; gain = 0.000 ; free physical = 564 ; free virtual = 4516

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1799292bc

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2776.605 ; gain = 0.000 ; free physical = 564 ; free virtual = 4516

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=6.902  | TNS=0.000  | WHS=0.096  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1799292bc

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2776.605 ; gain = 0.000 ; free physical = 565 ; free virtual = 4516
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2776.605 ; gain = 0.000 ; free physical = 600 ; free virtual = 4552

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
87 Infos, 39 Warnings, 37 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2776.605 ; gain = 0.000 ; free physical = 600 ; free virtual = 4552
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2776.605 ; gain = 0.000 ; free physical = 600 ; free virtual = 4552
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2776.605 ; gain = 0.000 ; free physical = 601 ; free virtual = 4554
INFO: [Common 17-1381] The checkpoint '/home/ngonidzashe/Documents/EEE4120F-Pracs/sinewave_remake/sinewave_remake.runs/impl_1/top_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file top_drc_routed.rpt -pb top_drc_routed.pb -rpx top_drc_routed.rpx
Command: report_drc -file top_drc_routed.rpt -pb top_drc_routed.pb -rpx top_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/ngonidzashe/Documents/EEE4120F-Pracs/sinewave_remake/sinewave_remake.runs/impl_1/top_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file top_methodology_drc_routed.rpt -pb top_methodology_drc_routed.pb -rpx top_methodology_drc_routed.rpx
Command: report_methodology -file top_methodology_drc_routed.rpt -pb top_methodology_drc_routed.pb -rpx top_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/ngonidzashe/Documents/EEE4120F-Pracs/sinewave_remake/sinewave_remake.runs/impl_1/top_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
Command: report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
99 Infos, 39 Warnings, 37 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file top_route_status.rpt -pb top_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file top_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file top_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file top_bus_skew_routed.rpt -pb top_bus_skew_routed.pb -rpx top_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Thu May 14 00:25:33 2020...
#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Thu May 14 00:30:56 2020
# Process ID: 72367
# Current directory: /home/ngonidzashe/Documents/EEE4120F-Pracs/sinewave_remake/sinewave_remake.runs/impl_1
# Command line: vivado -log top.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source top.tcl -notrace
# Log file: /home/ngonidzashe/Documents/EEE4120F-Pracs/sinewave_remake/sinewave_remake.runs/impl_1/top.vdi
# Journal file: /home/ngonidzashe/Documents/EEE4120F-Pracs/sinewave_remake/sinewave_remake.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source top.tcl -notrace
Command: open_checkpoint top_routed.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.07 . Memory (MB): peak = 1447.070 ; gain = 0.000 ; free physical = 891 ; free virtual = 4817
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1607.547 ; gain = 0.000 ; free physical = 665 ; free virtual = 4585
INFO: [Netlist 29-17] Analyzing 6 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2202.891 ; gain = 7.938 ; free physical = 147 ; free virtual = 4068
Restored from archive | CPU: 0.140000 secs | Memory: 1.170441 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2202.891 ; gain = 7.938 ; free physical = 147 ; free virtual = 4068
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2202.891 ; gain = 0.000 ; free physical = 147 ; free virtual = 4068
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2019.2 (64-bit) build 2708876
open_checkpoint: Time (s): cpu = 00:00:11 ; elapsed = 00:00:17 . Memory (MB): peak = 2202.891 ; gain = 755.820 ; free physical = 147 ; free virtual = 4068
Command: write_bitstream -force top.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/ngonidzashe/Vivado/2019.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC CFGBVS-1] Missing CFGBVS and CONFIG_VOLTAGE Design Properties: Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./top.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] '/home/ngonidzashe/Documents/EEE4120F-Pracs/sinewave_remake/sinewave_remake.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Thu May 14 00:31:38 2020. For additional details about this file, please refer to the WebTalk help file at /home/ngonidzashe/Vivado/2019.2/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:10 ; elapsed = 00:00:19 . Memory (MB): peak = 2649.719 ; gain = 446.828 ; free physical = 500 ; free virtual = 4036
INFO: [Common 17-206] Exiting Vivado at Thu May 14 00:31:38 2020...
