

================================================================
== Vitis HLS Report for 'node2'
================================================================
* Date:           Wed Sep 25 12:58:30 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        hls_ResMLP
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.663 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-------+-------+---------+
    |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
    |   min   |   max   |    min    |    max    |  min  |  max  |   Type  |
    +---------+---------+-----------+-----------+-------+-------+---------+
    |    20499|    20499|  68.262 us|  68.262 us|  20499|  20499|       no|
    +---------+---------+-----------+-----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- loop4_loop5_loop6  |    20497|    20497|        19|          1|          1|  20480|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      346|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     5|      461|      276|    -|
|Memory               |        0|     -|       32|       65|    1|
|Multiplexer          |        -|     -|        -|      126|    -|
|Register             |        -|     -|      636|      160|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     5|     1129|      973|    1|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|       ~0|   ~0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       ~0|   ~0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |              Instance              |             Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |fadd_32ns_32ns_32_7_full_dsp_1_U51  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U52   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |Total                               |                                |        0|   5|  461|  276|    0|
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +-------+-------------------------+---------+----+----+-----+------+-----+------+-------------+
    | Memory|          Module         | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------+-------------------------+---------+----+----+-----+------+-----+------+-------------+
    |v17_U  |node2_v17_RAM_AUTO_1R1W  |        0|  32|  65|    0|    80|   32|     1|         2560|
    |v18_U  |node2_v18_RAM_AUTO_1R1W  |        0|   0|   0|    1|  2560|   32|     1|        81920|
    +-------+-------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total  |                         |        0|  32|  65|    1|  2640|   64|     2|        84480|
    +-------+-------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+----+---+----+------------+------------+
    |            Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+----+---+----+------------+------------+
    |add_ln59_1_fu_209_p2                |         +|   0|  0|  22|          15|           1|
    |add_ln59_fu_337_p2                  |         +|   0|  0|  12|           4|           1|
    |add_ln60_1_fu_221_p2                |         +|   0|  0|  20|          13|           1|
    |add_ln60_fu_275_p2                  |         +|   0|  0|  16|           9|           1|
    |add_ln61_fu_318_p2                  |         +|   0|  0|  12|           4|           1|
    |add_ln70_1_fu_417_p2                |         +|   0|  0|  17|          12|          12|
    |add_ln70_fu_394_p2                  |         +|   0|  0|  17|          12|          12|
    |add_ln77_1_fu_429_p2                |         +|   0|  0|  16|           7|           7|
    |add_ln77_fu_370_p2                  |         +|   0|  0|  16|           7|           7|
    |and_ln59_fu_269_p2                  |       and|   0|  0|   2|           1|           1|
    |ap_block_state19_pp0_stage0_iter18  |       and|   0|  0|   2|           1|           1|
    |ap_block_state4_pp0_stage0_iter6    |       and|   0|  0|   2|           1|           1|
    |ap_condition_332                    |       and|   0|  0|   2|           1|           1|
    |ap_condition_351                    |       and|   0|  0|   2|           1|           1|
    |cmp16_fu_400_p2                     |      icmp|   0|  0|  12|           4|           1|
    |cmp31_fu_406_p2                     |      icmp|   0|  0|  16|           9|           1|
    |cmp46_fu_306_p2                     |      icmp|   0|  0|  15|           8|           2|
    |icmp_ln59_fu_203_p2                 |      icmp|   0|  0|  22|          15|          15|
    |icmp_ln60_fu_215_p2                 |      icmp|   0|  0|  20|          13|          12|
    |icmp_ln61_fu_263_p2                 |      icmp|   0|  0|  12|           4|           4|
    |icmp_ln64_fu_312_p2                 |      icmp|   0|  0|  12|           4|           1|
    |ap_block_pp0_stage0_01001           |        or|   0|  0|   2|           1|           1|
    |or_ln60_fu_281_p2                   |        or|   0|  0|   2|           1|           1|
    |select_ln59_1_fu_343_p3             |    select|   0|  0|   4|           1|           4|
    |select_ln59_fu_251_p3               |    select|   0|  0|   9|           1|           1|
    |select_ln60_1_fu_294_p3             |    select|   0|  0|   9|           1|           9|
    |select_ln60_2_fu_227_p3             |    select|   0|  0|  13|           1|           1|
    |select_ln60_fu_286_p3               |    select|   0|  0|   4|           1|           1|
    |v27_fu_458_p3                       |    select|   0|  0|  32|           1|           1|
    |ap_enable_pp0                       |       xor|   0|  0|   2|           1|           2|
    |xor_ln59_fu_258_p2                  |       xor|   0|  0|   2|           1|           2|
    +------------------------------------+----------+----+---+----+------------+------------+
    |Total                               |          |   0|  0| 346|         155|         107|
    +------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                 |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten13_load  |   9|          2|   15|         30|
    |ap_sig_allocacmp_indvar_flatten_load    |   9|          2|   13|         26|
    |ap_sig_allocacmp_v20_load               |   9|          2|    4|          8|
    |ap_sig_allocacmp_v21_load               |   9|          2|    9|         18|
    |ap_sig_allocacmp_v22_load               |   9|          2|    4|          8|
    |indvar_flatten13_fu_92                  |   9|          2|   15|         30|
    |indvar_flatten_fu_84                    |   9|          2|   13|         26|
    |v153_blk_n                              |   9|          2|    1|          2|
    |v155_blk_n                              |   9|          2|    1|          2|
    |v20_fu_88                               |   9|          2|    4|          8|
    |v21_fu_80                               |   9|          2|    9|         18|
    |v22_fu_76                               |   9|          2|    4|          8|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   | 126|         28|   94|        188|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------+----+----+-----+-----------+
    |                       Name                       | FF | LUT| Bits| Const Bits|
    +--------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                         |   1|   0|    1|          0|
    |ap_condition_exit_pp0_iter0_stage0_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_done_reg                                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9                           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter13_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter14_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter15_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter16_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter17_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg                  |   1|   0|    1|          0|
    |ap_loop_init_pp0_iter1_reg                        |   1|   0|    1|          0|
    |ap_loop_init_pp0_iter2_reg                        |   1|   0|    1|          0|
    |cmp16_reg_543                                     |   1|   0|    1|          0|
    |cmp16_reg_543_pp0_iter3_reg                       |   1|   0|    1|          0|
    |cmp31_reg_547                                     |   1|   0|    1|          0|
    |cmp46_reg_535                                     |   1|   0|    1|          0|
    |empty_fu_96                                       |  32|   0|   32|          0|
    |icmp_ln60_reg_514                                 |   1|   0|    1|          0|
    |icmp_ln60_reg_514_pp0_iter1_reg                   |   1|   0|    1|          0|
    |icmp_ln64_reg_539                                 |   1|   0|    1|          0|
    |indvar_flatten13_fu_92                            |  15|   0|   15|          0|
    |indvar_flatten_fu_84                              |  13|   0|   13|          0|
    |select_ln60_1_reg_528                             |   9|   0|    9|          0|
    |select_ln60_reg_522                               |   4|   0|    4|          0|
    |v17_addr_reg_557                                  |   7|   0|    7|          0|
    |v18_addr_reg_563                                  |  12|   0|   12|          0|
    |v20_fu_88                                         |   4|   0|    4|          0|
    |v21_fu_80                                         |   9|   0|    9|          0|
    |v22_fu_76                                         |   4|   0|    4|          0|
    |v25_reg_574                                       |  32|   0|   32|          0|
    |v26_reg_569                                       |  32|   0|   32|          0|
    |v27_reg_584                                       |  32|   0|   32|          0|
    |v28_reg_589                                       |  32|   0|   32|          0|
    |v29_reg_594                                       |  32|   0|   32|          0|
    |cmp31_reg_547                                     |  64|  32|    1|          0|
    |cmp46_reg_535                                     |  64|  32|    1|          0|
    |icmp_ln64_reg_539                                 |  64|  32|    1|          0|
    |v17_addr_reg_557                                  |  64|  32|    7|          0|
    |v18_addr_reg_563                                  |  64|  32|   12|          0|
    +--------------------------------------------------+----+----+-----+-----------+
    |Total                                             | 636| 160|  338|          0|
    +--------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------+-----+-----+------------+--------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|         node2|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|         node2|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|         node2|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|         node2|  return value|
|ap_continue          |   in|    1|  ap_ctrl_hs|         node2|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|         node2|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|         node2|  return value|
|v155_dout            |   in|   32|     ap_fifo|          v155|       pointer|
|v155_num_data_valid  |   in|   12|     ap_fifo|          v155|       pointer|
|v155_fifo_cap        |   in|   12|     ap_fifo|          v155|       pointer|
|v155_empty_n         |   in|    1|     ap_fifo|          v155|       pointer|
|v155_read            |  out|    1|     ap_fifo|          v155|       pointer|
|v153_din             |  out|   32|     ap_fifo|          v153|       pointer|
|v153_num_data_valid  |   in|    8|     ap_fifo|          v153|       pointer|
|v153_fifo_cap        |   in|    8|     ap_fifo|          v153|       pointer|
|v153_full_n          |   in|    1|     ap_fifo|          v153|       pointer|
|v153_write           |  out|    1|     ap_fifo|          v153|       pointer|
|v14_address0         |  out|   12|   ap_memory|           v14|         array|
|v14_ce0              |  out|    1|   ap_memory|           v14|         array|
|v14_q0               |   in|   32|   ap_memory|           v14|         array|
+---------------------+-----+-----+------------+--------------+--------------+

