abc command read data/library/mcnc.genlib
Entered genlib library with 23 gates from file "data/library/mcnc.genlib".
abc command read_blif data/su/wal8.blif
Line 9: Skipping line ".default_input_arrival 0.00 0.00 ".
Line 10: Skipping line ".default_output_required 0.00 0.00 ".
Line 11: Skipping line ".default_input_drive 0.10 0.10 ".
Line 12: Skipping line ".default_output_load 2.00 ".
Line 13: Skipping line ".default_max_input_load 999.00 ".
abc command print_stats
[1;37mwal8                          :[0m i/o =   16/   16  lat =    0  nd =   490  edge =   1058  area =1081.00  delay =45.30  lev = 36
--------------- round 1 ---------------
seed = 3876707321
[174797] is replaced by [176053] with estimated error 0
error = 0
area = 1078
delay = 44.7
#gates = 491
output circuit appNtk/wal8_1_0_1078_44.7.blif
time = 49858014 us
--------------- round 2 ---------------
seed = 4270171641
[175875] is replaced by [176013] with estimated error 0
error = 0
area = 1075
delay = 44.1
#gates = 490
output circuit appNtk/wal8_2_0_1075_44.1.blif
time = 99834361 us
--------------- round 3 ---------------
seed = 2270642280
[176023] is replaced by [175604] with estimated error 0
error = 0
area = 1073
delay = 44.1
#gates = 489
output circuit appNtk/wal8_3_0_1073_44.1.blif
time = 148467921 us
--------------- round 4 ---------------
seed = 2170835119
[174314] is replaced by n382 with inverter with estimated error 0
error = 0
area = 1071
delay = 44.1
#gates = 489
output circuit appNtk/wal8_4_0_1071_44.1.blif
time = 205911926 us
--------------- round 5 ---------------
seed = 1756134368
[175969] is replaced by [174846] with estimated error 0
error = 0
area = 1069
delay = 44.1
#gates = 488
output circuit appNtk/wal8_5_0_1069_44.1.blif
time = 273388647 us
--------------- round 6 ---------------
seed = 2696445929
[174713] is replaced by [174337] with estimated error 0
error = 0
area = 1067
delay = 43.1
#gates = 487
output circuit appNtk/wal8_6_0_1067_43.1.blif
time = 341297629 us
--------------- round 7 ---------------
seed = 1214017924
[174867] is replaced by [175015] with estimated error 0
error = 0
area = 1065
delay = 43.1
#gates = 486
output circuit appNtk/wal8_7_0_1065_43.1.blif
time = 409944380 us
--------------- round 8 ---------------
seed = 2531152647
[174864] is replaced by [175953] with estimated error 0
error = 0
area = 1063
delay = 43.1
#gates = 485
output circuit appNtk/wal8_8_0_1063_43.1.blif
time = 475355477 us
--------------- round 9 ---------------
seed = 4292901868
[175768] is replaced by [174261] with estimated error 0
error = 0
area = 1061
delay = 43.1
#gates = 484
output circuit appNtk/wal8_9_0_1061_43.1.blif
time = 541117599 us
--------------- round 10 ---------------
seed = 42450320
[175759] is replaced by [176137] with estimated error 0
error = 0
area = 1059
delay = 43.1
#gates = 483
output circuit appNtk/wal8_10_0_1059_43.1.blif
time = 604996450 us
--------------- round 11 ---------------
seed = 2072258380
n108 is replaced by [174200] with inverter with estimated error 0
error = 0
area = 1057
delay = 43.1
#gates = 482
output circuit appNtk/wal8_11_0_1057_43.1.blif
time = 669404008 us
--------------- round 12 ---------------
seed = 1807678633
n109 is replaced by [174183] with inverter with estimated error 0
error = 0
area = 1055
delay = 43.1
#gates = 481
output circuit appNtk/wal8_12_0_1055_43.1.blif
time = 734859116 us
--------------- round 13 ---------------
seed = 1056064388
[174151] is replaced by n312 with inverter with estimated error 0
error = 0
area = 1053
delay = 43.1
#gates = 481
output circuit appNtk/wal8_13_0_1053_43.1.blif
time = 803904065 us
--------------- round 14 ---------------
seed = 1283944124
[174710] is replaced by [174339] with estimated error 0
error = 0
area = 1052
delay = 43.1
#gates = 480
output circuit appNtk/wal8_14_0_1052_43.1.blif
time = 869554338 us
--------------- round 15 ---------------
seed = 3842301832
[174657] is replaced by [174226] with estimated error 0
error = 0
area = 1051
delay = 43.1
#gates = 479
output circuit appNtk/wal8_15_0_1051_43.1.blif
time = 936898774 us
--------------- round 16 ---------------
seed = 880904547
[174125] is replaced by [174615] with estimated error 1.51113
error = 1.54617
area = 1045
delay = 43.1
#gates = 476
output circuit appNtk/wal8_16_1.54617_1045_43.1.blif
time = 1003201706 us
--------------- round 17 ---------------
seed = 3567017405
[174869] is replaced by zero with estimated error 1.51369
error = 1.54421
area = 1044
delay = 43.1
#gates = 475
output circuit appNtk/wal8_17_1.54421_1044_43.1.blif
time = 1068658763 us
--------------- round 18 ---------------
seed = 2020347557
[174880] is replaced by [174121] with estimated error 1.51369
error = 1.52377
area = 1043
delay = 43.1
#gates = 474
output circuit appNtk/wal8_18_1.52377_1043_43.1.blif
time = 1138859203 us
--------------- round 19 ---------------
seed = 3713002576
[174874] is replaced by zero with estimated error 1.51369
error = 1.52755
area = 1042
delay = 43.1
#gates = 473
output circuit appNtk/wal8_19_1.52755_1042_43.1.blif
time = 1203982475 us
--------------- round 20 ---------------
seed = 1563077363
[174122] is replaced by [175905] with estimated error 1.51077
error = 1.53695
area = 1040
delay = 43.1
#gates = 472
output circuit appNtk/wal8_20_1.53695_1040_43.1.blif
time = 1272058746 us
--------------- round 21 ---------------
seed = 3797514492
[174600] is replaced by [175466] with estimated error 1.50878
error = 1.53097
area = 1039
delay = 43.1
#gates = 471
output circuit appNtk/wal8_21_1.53097_1039_43.1.blif
time = 1339426699 us
--------------- round 22 ---------------
seed = 253857236
exceed error bound
