
*** Running vivado
    with args -log design_1_axis_interconnect_0_imp_xbar_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_axis_interconnect_0_imp_xbar_0.tcl



****** Vivado v2025.1 (64-bit)
  **** SW Build 6140274 on Thu May 22 00:12:29 MDT 2025
  **** IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
  **** SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
  **** Start of session at: Thu Nov  6 09:53:23 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source design_1_axis_interconnect_0_imp_xbar_0.tcl -notrace
create_project: Time (s): cpu = 00:00:29 ; elapsed = 00:00:24 . Memory (MB): peak = 679.449 ; gain = 235.480
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/work/github/Care-Spine_HDL/ip_repo/I2C_Reader_1_0'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/work/github/Care-Spine_HDL/ip_repo/I2C_Reader_v1.0_1_0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/work/github/Care-Spine_HDL/ip_repo/IMU_relay_1_0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/2025.1/Vivado/data/ip'.
Command: synth_design -top design_1_axis_interconnect_0_imp_xbar_0 -part xc7z020clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 20180
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1419.012 ; gain = 492.922
---------------------------------------------------------------------------------
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_MODE' is already specified; last one will take precedence [c:/work/github/Care-Spine_HDL/Care-Spine/Care-Spine.gen/sources_1/bd/design_1/ip/design_1_axis_interconnect_0_imp_xbar_0/synth/design_1_axis_interconnect_0_imp_xbar_0.v:86]
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_PARAMETER' is already specified; last one will take precedence [c:/work/github/Care-Spine_HDL/Care-Spine/Care-Spine.gen/sources_1/bd/design_1/ip/design_1_axis_interconnect_0_imp_xbar_0/synth/design_1_axis_interconnect_0_imp_xbar_0.v:87]
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_MODE' is already specified; last one will take precedence [c:/work/github/Care-Spine_HDL/Care-Spine/Care-Spine.gen/sources_1/bd/design_1/ip/design_1_axis_interconnect_0_imp_xbar_0/synth/design_1_axis_interconnect_0_imp_xbar_0.v:88]
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_PARAMETER' is already specified; last one will take precedence [c:/work/github/Care-Spine_HDL/Care-Spine/Care-Spine.gen/sources_1/bd/design_1/ip/design_1_axis_interconnect_0_imp_xbar_0/synth/design_1_axis_interconnect_0_imp_xbar_0.v:89]
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_MODE' is already specified; last one will take precedence [c:/work/github/Care-Spine_HDL/Care-Spine/Care-Spine.gen/sources_1/bd/design_1/ip/design_1_axis_interconnect_0_imp_xbar_0/synth/design_1_axis_interconnect_0_imp_xbar_0.v:90]
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_PARAMETER' is already specified; last one will take precedence [c:/work/github/Care-Spine_HDL/Care-Spine/Care-Spine.gen/sources_1/bd/design_1/ip/design_1_axis_interconnect_0_imp_xbar_0/synth/design_1_axis_interconnect_0_imp_xbar_0.v:91]
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_MODE' is already specified; last one will take precedence [c:/work/github/Care-Spine_HDL/Care-Spine/Care-Spine.gen/sources_1/bd/design_1/ip/design_1_axis_interconnect_0_imp_xbar_0/synth/design_1_axis_interconnect_0_imp_xbar_0.v:92]
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_PARAMETER' is already specified; last one will take precedence [c:/work/github/Care-Spine_HDL/Care-Spine/Care-Spine.gen/sources_1/bd/design_1/ip/design_1_axis_interconnect_0_imp_xbar_0/synth/design_1_axis_interconnect_0_imp_xbar_0.v:93]
INFO: [Synth 8-6157] synthesizing module 'design_1_axis_interconnect_0_imp_xbar_0' [c:/work/github/Care-Spine_HDL/Care-Spine/Care-Spine.gen/sources_1/bd/design_1/ip/design_1_axis_interconnect_0_imp_xbar_0/synth/design_1_axis_interconnect_0_imp_xbar_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'axis_switch_v1_1_35_axis_switch' [c:/work/github/Care-Spine_HDL/Care-Spine/Care-Spine.gen/sources_1/bd/design_1/ipshared/4eea/hdl/axis_switch_v1_1_vl_rfs.v:3078]
INFO: [Synth 8-6157] synthesizing module 'axis_infrastructure_v1_1_1_util_axis2vector' [c:/work/github/Care-Spine_HDL/Care-Spine/Care-Spine.gen/sources_1/bd/design_1/ipshared/434f/hdl/axis_infrastructure_v1_1_vl_rfs.v:805]
INFO: [Synth 8-6155] done synthesizing module 'axis_infrastructure_v1_1_1_util_axis2vector' (0#1) [c:/work/github/Care-Spine_HDL/Care-Spine/Care-Spine.gen/sources_1/bd/design_1/ipshared/434f/hdl/axis_infrastructure_v1_1_vl_rfs.v:805]
INFO: [Synth 8-6157] synthesizing module 'axis_switch_v1_1_35_axisc_decoder' [c:/work/github/Care-Spine_HDL/Care-Spine/Care-Spine.gen/sources_1/bd/design_1/ipshared/4eea/hdl/axis_switch_v1_1_vl_rfs.v:475]
INFO: [Synth 8-6157] synthesizing module 'axis_infrastructure_v1_1_1_util_vector2axis' [c:/work/github/Care-Spine_HDL/Care-Spine/Care-Spine.gen/sources_1/bd/design_1/ipshared/434f/hdl/axis_infrastructure_v1_1_vl_rfs.v:986]
INFO: [Synth 8-6155] done synthesizing module 'axis_infrastructure_v1_1_1_util_vector2axis' (0#1) [c:/work/github/Care-Spine_HDL/Care-Spine/Care-Spine.gen/sources_1/bd/design_1/ipshared/434f/hdl/axis_infrastructure_v1_1_vl_rfs.v:986]
INFO: [Synth 8-6155] done synthesizing module 'axis_switch_v1_1_35_axisc_decoder' (0#1) [c:/work/github/Care-Spine_HDL/Care-Spine/Care-Spine.gen/sources_1/bd/design_1/ipshared/4eea/hdl/axis_switch_v1_1_vl_rfs.v:475]
INFO: [Synth 8-6157] synthesizing module 'axis_switch_v1_1_35_axisc_transfer_mux' [c:/work/github/Care-Spine_HDL/Care-Spine/Care-Spine.gen/sources_1/bd/design_1/ipshared/4eea/hdl/axis_switch_v1_1_vl_rfs.v:814]
INFO: [Synth 8-6157] synthesizing module 'axis_switch_v1_1_35_axisc_arb_responder' [c:/work/github/Care-Spine_HDL/Care-Spine/Care-Spine.gen/sources_1/bd/design_1/ipshared/4eea/hdl/axis_switch_v1_1_vl_rfs.v:1117]
INFO: [Synth 8-6155] done synthesizing module 'axis_switch_v1_1_35_axisc_arb_responder' (0#1) [c:/work/github/Care-Spine_HDL/Care-Spine/Care-Spine.gen/sources_1/bd/design_1/ipshared/4eea/hdl/axis_switch_v1_1_vl_rfs.v:1117]
INFO: [Synth 8-6157] synthesizing module 'axis_infrastructure_v1_1_1_mux_enc' [c:/work/github/Care-Spine_HDL/Care-Spine/Care-Spine.gen/sources_1/bd/design_1/ipshared/434f/hdl/axis_infrastructure_v1_1_vl_rfs.v:64]
INFO: [Synth 8-6157] synthesizing module 'MUXF7' [C:/Xilinx/2025.1/Vivado/scripts/rt/data/unisim_comp.v:95699]
INFO: [Synth 8-6155] done synthesizing module 'MUXF7' (0#1) [C:/Xilinx/2025.1/Vivado/scripts/rt/data/unisim_comp.v:95699]
INFO: [Synth 8-6155] done synthesizing module 'axis_infrastructure_v1_1_1_mux_enc' (0#1) [c:/work/github/Care-Spine_HDL/Care-Spine/Care-Spine.gen/sources_1/bd/design_1/ipshared/434f/hdl/axis_infrastructure_v1_1_vl_rfs.v:64]
INFO: [Synth 8-6157] synthesizing module 'axis_infrastructure_v1_1_1_mux_enc__parameterized0' [c:/work/github/Care-Spine_HDL/Care-Spine/Care-Spine.gen/sources_1/bd/design_1/ipshared/434f/hdl/axis_infrastructure_v1_1_vl_rfs.v:64]
INFO: [Synth 8-6155] done synthesizing module 'axis_infrastructure_v1_1_1_mux_enc__parameterized0' (0#1) [c:/work/github/Care-Spine_HDL/Care-Spine/Care-Spine.gen/sources_1/bd/design_1/ipshared/434f/hdl/axis_infrastructure_v1_1_vl_rfs.v:64]
INFO: [Synth 8-6157] synthesizing module 'axis_register_slice_v1_1_35_axisc_register_slice' [c:/work/github/Care-Spine_HDL/Care-Spine/Care-Spine.gen/sources_1/bd/design_1/ipshared/be12/hdl/axis_register_slice_v1_1_vl_rfs.v:1929]
INFO: [Synth 8-6155] done synthesizing module 'axis_register_slice_v1_1_35_axisc_register_slice' (0#1) [c:/work/github/Care-Spine_HDL/Care-Spine/Care-Spine.gen/sources_1/bd/design_1/ipshared/be12/hdl/axis_register_slice_v1_1_vl_rfs.v:1929]
INFO: [Synth 8-6155] done synthesizing module 'axis_switch_v1_1_35_axisc_transfer_mux' (0#1) [c:/work/github/Care-Spine_HDL/Care-Spine/Care-Spine.gen/sources_1/bd/design_1/ipshared/4eea/hdl/axis_switch_v1_1_vl_rfs.v:814]
INFO: [Synth 8-6157] synthesizing module 'axis_switch_v1_1_35_axis_switch_arbiter' [c:/work/github/Care-Spine_HDL/Care-Spine/Care-Spine.gen/sources_1/bd/design_1/ipshared/4eea/hdl/axis_switch_v1_1_vl_rfs.v:1352]
INFO: [Synth 8-6157] synthesizing module 'axis_switch_v1_1_35_arb_rr' [c:/work/github/Care-Spine_HDL/Care-Spine/Care-Spine.gen/sources_1/bd/design_1/ipshared/4eea/hdl/axis_switch_v1_1_vl_rfs.v:59]
INFO: [Synth 8-6157] synthesizing module 'axis_switch_v1_1_35_dynamic_priority_encoder' [c:/work/github/Care-Spine_HDL/Care-Spine/Care-Spine.gen/sources_1/bd/design_1/ipshared/4eea/hdl/axis_switch_v1_1_vl_rfs.v:1528]
INFO: [Synth 8-6157] synthesizing module 'axis_switch_v1_1_35_dynamic_priority_encoder__parameterized0' [c:/work/github/Care-Spine_HDL/Care-Spine/Care-Spine.gen/sources_1/bd/design_1/ipshared/4eea/hdl/axis_switch_v1_1_vl_rfs.v:1528]
INFO: [Synth 8-6157] synthesizing module 'axis_switch_v1_1_35_dynamic_priority_encoder__parameterized1' [c:/work/github/Care-Spine_HDL/Care-Spine/Care-Spine.gen/sources_1/bd/design_1/ipshared/4eea/hdl/axis_switch_v1_1_vl_rfs.v:1528]
INFO: [Synth 8-6155] done synthesizing module 'axis_switch_v1_1_35_dynamic_priority_encoder__parameterized1' (0#1) [c:/work/github/Care-Spine_HDL/Care-Spine/Care-Spine.gen/sources_1/bd/design_1/ipshared/4eea/hdl/axis_switch_v1_1_vl_rfs.v:1528]
INFO: [Synth 8-6155] done synthesizing module 'axis_switch_v1_1_35_dynamic_priority_encoder__parameterized0' (0#1) [c:/work/github/Care-Spine_HDL/Care-Spine/Care-Spine.gen/sources_1/bd/design_1/ipshared/4eea/hdl/axis_switch_v1_1_vl_rfs.v:1528]
INFO: [Synth 8-6157] synthesizing module 'axis_switch_v1_1_35_dynamic_priority_encoder__parameterized2' [c:/work/github/Care-Spine_HDL/Care-Spine/Care-Spine.gen/sources_1/bd/design_1/ipshared/4eea/hdl/axis_switch_v1_1_vl_rfs.v:1528]
INFO: [Synth 8-6155] done synthesizing module 'axis_switch_v1_1_35_dynamic_priority_encoder__parameterized2' (0#1) [c:/work/github/Care-Spine_HDL/Care-Spine/Care-Spine.gen/sources_1/bd/design_1/ipshared/4eea/hdl/axis_switch_v1_1_vl_rfs.v:1528]
INFO: [Synth 8-6155] done synthesizing module 'axis_switch_v1_1_35_dynamic_priority_encoder' (0#1) [c:/work/github/Care-Spine_HDL/Care-Spine/Care-Spine.gen/sources_1/bd/design_1/ipshared/4eea/hdl/axis_switch_v1_1_vl_rfs.v:1528]
INFO: [Synth 8-6155] done synthesizing module 'axis_switch_v1_1_35_arb_rr' (0#1) [c:/work/github/Care-Spine_HDL/Care-Spine/Care-Spine.gen/sources_1/bd/design_1/ipshared/4eea/hdl/axis_switch_v1_1_vl_rfs.v:59]
INFO: [Synth 8-6155] done synthesizing module 'axis_switch_v1_1_35_axis_switch_arbiter' (0#1) [c:/work/github/Care-Spine_HDL/Care-Spine/Care-Spine.gen/sources_1/bd/design_1/ipshared/4eea/hdl/axis_switch_v1_1_vl_rfs.v:1352]
INFO: [Synth 8-6155] done synthesizing module 'axis_switch_v1_1_35_axis_switch' (0#1) [c:/work/github/Care-Spine_HDL/Care-Spine/Care-Spine.gen/sources_1/bd/design_1/ipshared/4eea/hdl/axis_switch_v1_1_vl_rfs.v:3078]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axis_interconnect_0_imp_xbar_0' (0#1) [c:/work/github/Care-Spine_HDL/Care-Spine/Care-Spine.gen/sources_1/bd/design_1/ip/design_1_axis_interconnect_0_imp_xbar_0/synth/design_1_axis_interconnect_0_imp_xbar_0.v:53]
WARNING: [Synth 8-7129] Port ACLK in module axis_register_slice_v1_1_35_axisc_register_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port ACLK2X in module axis_register_slice_v1_1_35_axisc_register_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port ARESET in module axis_register_slice_v1_1_35_axisc_register_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port ACLKEN in module axis_register_slice_v1_1_35_axisc_register_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port AXIS_TLAST in module axis_switch_v1_1_35_axisc_arb_responder is either unconnected or has no load
WARNING: [Synth 8-7129] Port mi_enable in module axis_switch_v1_1_35_axisc_transfer_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port mi_mux[3] in module axis_switch_v1_1_35_axisc_transfer_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port mi_mux[2] in module axis_switch_v1_1_35_axisc_transfer_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port mi_mux[1] in module axis_switch_v1_1_35_axisc_transfer_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port mi_mux[0] in module axis_switch_v1_1_35_axisc_transfer_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TDEST[0] in module axis_switch_v1_1_35_axisc_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port si_mux[3] in module axis_switch_v1_1_35_axisc_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port si_mux[2] in module axis_switch_v1_1_35_axisc_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port si_mux[1] in module axis_switch_v1_1_35_axisc_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port si_mux[0] in module axis_switch_v1_1_35_axisc_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port si_enable[0] in module axis_switch_v1_1_35_axisc_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port TKEEP[7] in module axis_infrastructure_v1_1_1_util_axis2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port TKEEP[6] in module axis_infrastructure_v1_1_1_util_axis2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port TKEEP[5] in module axis_infrastructure_v1_1_1_util_axis2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port TKEEP[4] in module axis_infrastructure_v1_1_1_util_axis2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port TKEEP[3] in module axis_infrastructure_v1_1_1_util_axis2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port TKEEP[2] in module axis_infrastructure_v1_1_1_util_axis2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port TKEEP[1] in module axis_infrastructure_v1_1_1_util_axis2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port TKEEP[0] in module axis_infrastructure_v1_1_1_util_axis2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port TID[0] in module axis_infrastructure_v1_1_1_util_axis2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port TDEST[0] in module axis_infrastructure_v1_1_1_util_axis2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port TUSER[0] in module axis_infrastructure_v1_1_1_util_axis2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port arb_gnt[4] in module axis_switch_v1_1_35_axis_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port arb_gnt[3] in module axis_switch_v1_1_35_axis_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port arb_gnt[2] in module axis_switch_v1_1_35_axis_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port arb_gnt[1] in module axis_switch_v1_1_35_axis_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port arb_gnt[0] in module axis_switch_v1_1_35_axis_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port arb_sel[2] in module axis_switch_v1_1_35_axis_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port arb_sel[1] in module axis_switch_v1_1_35_axis_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port arb_sel[0] in module axis_switch_v1_1_35_axis_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_ctrl_aclk in module axis_switch_v1_1_35_axis_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_ctrl_aresetn in module axis_switch_v1_1_35_axis_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_ctrl_awvalid in module axis_switch_v1_1_35_axis_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_ctrl_awaddr[6] in module axis_switch_v1_1_35_axis_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_ctrl_awaddr[5] in module axis_switch_v1_1_35_axis_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_ctrl_awaddr[4] in module axis_switch_v1_1_35_axis_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_ctrl_awaddr[3] in module axis_switch_v1_1_35_axis_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_ctrl_awaddr[2] in module axis_switch_v1_1_35_axis_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_ctrl_awaddr[1] in module axis_switch_v1_1_35_axis_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_ctrl_awaddr[0] in module axis_switch_v1_1_35_axis_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_ctrl_wvalid in module axis_switch_v1_1_35_axis_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_ctrl_wdata[31] in module axis_switch_v1_1_35_axis_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_ctrl_wdata[30] in module axis_switch_v1_1_35_axis_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_ctrl_wdata[29] in module axis_switch_v1_1_35_axis_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_ctrl_wdata[28] in module axis_switch_v1_1_35_axis_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_ctrl_wdata[27] in module axis_switch_v1_1_35_axis_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_ctrl_wdata[26] in module axis_switch_v1_1_35_axis_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_ctrl_wdata[25] in module axis_switch_v1_1_35_axis_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_ctrl_wdata[24] in module axis_switch_v1_1_35_axis_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_ctrl_wdata[23] in module axis_switch_v1_1_35_axis_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_ctrl_wdata[22] in module axis_switch_v1_1_35_axis_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_ctrl_wdata[21] in module axis_switch_v1_1_35_axis_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_ctrl_wdata[20] in module axis_switch_v1_1_35_axis_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_ctrl_wdata[19] in module axis_switch_v1_1_35_axis_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_ctrl_wdata[18] in module axis_switch_v1_1_35_axis_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_ctrl_wdata[17] in module axis_switch_v1_1_35_axis_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_ctrl_wdata[16] in module axis_switch_v1_1_35_axis_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_ctrl_wdata[15] in module axis_switch_v1_1_35_axis_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_ctrl_wdata[14] in module axis_switch_v1_1_35_axis_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_ctrl_wdata[13] in module axis_switch_v1_1_35_axis_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_ctrl_wdata[12] in module axis_switch_v1_1_35_axis_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_ctrl_wdata[11] in module axis_switch_v1_1_35_axis_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_ctrl_wdata[10] in module axis_switch_v1_1_35_axis_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_ctrl_wdata[9] in module axis_switch_v1_1_35_axis_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_ctrl_wdata[8] in module axis_switch_v1_1_35_axis_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_ctrl_wdata[7] in module axis_switch_v1_1_35_axis_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_ctrl_wdata[6] in module axis_switch_v1_1_35_axis_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_ctrl_wdata[5] in module axis_switch_v1_1_35_axis_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_ctrl_wdata[4] in module axis_switch_v1_1_35_axis_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_ctrl_wdata[3] in module axis_switch_v1_1_35_axis_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_ctrl_wdata[2] in module axis_switch_v1_1_35_axis_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_ctrl_wdata[1] in module axis_switch_v1_1_35_axis_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_ctrl_wdata[0] in module axis_switch_v1_1_35_axis_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_ctrl_bready in module axis_switch_v1_1_35_axis_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_ctrl_arvalid in module axis_switch_v1_1_35_axis_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_ctrl_araddr[6] in module axis_switch_v1_1_35_axis_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_ctrl_araddr[5] in module axis_switch_v1_1_35_axis_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_ctrl_araddr[4] in module axis_switch_v1_1_35_axis_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_ctrl_araddr[3] in module axis_switch_v1_1_35_axis_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_ctrl_araddr[2] in module axis_switch_v1_1_35_axis_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_ctrl_araddr[1] in module axis_switch_v1_1_35_axis_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_ctrl_araddr[0] in module axis_switch_v1_1_35_axis_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_ctrl_rready in module axis_switch_v1_1_35_axis_switch is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1537.520 ; gain = 611.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1537.520 ; gain = 611.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1537.520 ; gain = 611.430
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.049 . Memory (MB): peak = 1537.520 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 74 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/work/github/Care-Spine_HDL/Care-Spine/Care-Spine.gen/sources_1/bd/design_1/ip/design_1_axis_interconnect_0_imp_xbar_0/design_1_axis_interconnect_0_imp_xbar_0_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [c:/work/github/Care-Spine_HDL/Care-Spine/Care-Spine.gen/sources_1/bd/design_1/ip/design_1_axis_interconnect_0_imp_xbar_0/design_1_axis_interconnect_0_imp_xbar_0_ooc.xdc] for cell 'inst'
Parsing XDC File [C:/work/github/Care-Spine_HDL/Care-Spine/Care-Spine.runs/design_1_axis_interconnect_0_imp_xbar_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/work/github/Care-Spine_HDL/Care-Spine/Care-Spine.runs/design_1_axis_interconnect_0_imp_xbar_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1614.734 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.102 . Memory (MB): peak = 1614.734 ; gain = 0.000
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:38 ; elapsed = 00:00:41 . Memory (MB): peak = 1614.734 ; gain = 688.645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:38 ; elapsed = 00:00:41 . Memory (MB): peak = 1614.734 ; gain = 688.645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:38 ; elapsed = 00:00:41 . Memory (MB): peak = 1614.734 ; gain = 688.645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:39 ; elapsed = 00:00:43 . Memory (MB): peak = 1614.734 ; gain = 688.645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    3 Bit       Adders := 1     
+---Registers : 
	               15 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 13    
+---Muxes : 
	   2 Input    5 Bit        Muxes := 2     
	   2 Input    3 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 10    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port s_axis_tkeep[39] in module axis_switch_v1_1_35_axis_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tkeep[38] in module axis_switch_v1_1_35_axis_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tkeep[37] in module axis_switch_v1_1_35_axis_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tkeep[36] in module axis_switch_v1_1_35_axis_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tkeep[35] in module axis_switch_v1_1_35_axis_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tkeep[34] in module axis_switch_v1_1_35_axis_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tkeep[33] in module axis_switch_v1_1_35_axis_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tkeep[32] in module axis_switch_v1_1_35_axis_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tkeep[31] in module axis_switch_v1_1_35_axis_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tkeep[30] in module axis_switch_v1_1_35_axis_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tkeep[29] in module axis_switch_v1_1_35_axis_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tkeep[28] in module axis_switch_v1_1_35_axis_switch is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:45 ; elapsed = 00:00:49 . Memory (MB): peak = 1614.734 ; gain = 688.645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:02 ; elapsed = 00:01:06 . Memory (MB): peak = 1744.590 ; gain = 818.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:04 ; elapsed = 00:01:09 . Memory (MB): peak = 1785.402 ; gain = 859.312
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:04 ; elapsed = 00:01:09 . Memory (MB): peak = 1789.961 ; gain = 863.871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:12 ; elapsed = 00:01:17 . Memory (MB): peak = 2002.113 ; gain = 1076.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:12 ; elapsed = 00:01:17 . Memory (MB): peak = 2002.113 ; gain = 1076.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:12 ; elapsed = 00:01:17 . Memory (MB): peak = 2002.113 ; gain = 1076.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:12 ; elapsed = 00:01:17 . Memory (MB): peak = 2002.113 ; gain = 1076.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:12 ; elapsed = 00:01:17 . Memory (MB): peak = 2002.113 ; gain = 1076.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:12 ; elapsed = 00:01:17 . Memory (MB): peak = 2002.113 ; gain = 1076.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |LUT1  |     1|
|2     |LUT2  |     8|
|3     |LUT3  |    10|
|4     |LUT4  |    15|
|5     |LUT5  |     7|
|6     |LUT6  |    94|
|7     |MUXF7 |    74|
|8     |FDRE  |    33|
|9     |FDSE  |     5|
+------+------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:12 ; elapsed = 00:01:17 . Memory (MB): peak = 2002.113 ; gain = 1076.023
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 117 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:51 ; elapsed = 00:01:12 . Memory (MB): peak = 2002.113 ; gain = 998.809
Synthesis Optimization Complete : Time (s): cpu = 00:01:12 ; elapsed = 00:01:17 . Memory (MB): peak = 2002.113 ; gain = 1076.023
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 2002.113 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 74 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2014.855 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: e2ce2b14
INFO: [Common 17-83] Releasing license: Synthesis
56 Infos, 110 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:21 ; elapsed = 00:01:31 . Memory (MB): peak = 2014.855 ; gain = 1316.012
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 2014.855 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/work/github/Care-Spine_HDL/Care-Spine/Care-Spine.runs/design_1_axis_interconnect_0_imp_xbar_0_synth_1/design_1_axis_interconnect_0_imp_xbar_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_axis_interconnect_0_imp_xbar_0, cache-ID = 817d967788e129c1
INFO: [Coretcl 2-1174] Renamed 12 cell refs.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 2014.855 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/work/github/Care-Spine_HDL/Care-Spine/Care-Spine.runs/design_1_axis_interconnect_0_imp_xbar_0_synth_1/design_1_axis_interconnect_0_imp_xbar_0.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file design_1_axis_interconnect_0_imp_xbar_0_utilization_synth.rpt -pb design_1_axis_interconnect_0_imp_xbar_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Nov  6 09:55:49 2025...
