v1
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,riscv_top_ahb3lite:rv12|riscv_core:core|riscv_ex:ex_units|riscv_mul:mul|lpm_mult:Mult0|mult_l8t:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,riscv_top_ahb3lite:rv12|riscv_core:core|riscv_ex:ex_units|riscv_mul:mul|lpm_mult:Mult0|mult_l8t:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,riscv_top_ahb3lite:rv12|riscv_core:core|riscv_ex:ex_units|riscv_mul:mul|lpm_mult:Mult0|mult_l8t:auto_generated|mac_out8,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,riscv_top_ahb3lite:rv12|riscv_core:core|riscv_ex:ex_units|riscv_mul:mul|lpm_mult:Mult0|mult_l8t:auto_generated|mac_out6,
