0.7
2020.2
Oct 14 2022
05:20:55
C:/Users/brian/source/repos/hybridmachine/learning/FPGA/SevenSegmentDisplay/SevenSegmentDisplay.gen/sources_1/ip/INCLKtoSYSCLK/INCLKtoSYSCLK.v,1682785724,verilog,,C:/Users/brian/source/repos/hybridmachine/learning/FPGA/SevenSegmentDisplay/SevenSegmentDisplay.srcs/sources_1/new/SW7SegDisplayDriver.v,,INCLKtoSYSCLK,,,../../../../SevenSegmentDisplay.gen/sources_1/ip/INCLKtoSYSCLK,,,,,
C:/Users/brian/source/repos/hybridmachine/learning/FPGA/SevenSegmentDisplay/SevenSegmentDisplay.gen/sources_1/ip/INCLKtoSYSCLK/INCLKtoSYSCLK_clk_wiz.v,1682785724,verilog,,C:/Users/brian/source/repos/hybridmachine/learning/FPGA/SevenSegmentDisplay/SevenSegmentDisplay.gen/sources_1/ip/INCLKtoSYSCLK/INCLKtoSYSCLK.v,,INCLKtoSYSCLK_clk_wiz,,,../../../../SevenSegmentDisplay.gen/sources_1/ip/INCLKtoSYSCLK,,,,,
C:/Users/brian/source/repos/hybridmachine/learning/FPGA/SevenSegmentDisplay/SevenSegmentDisplay.sim/sim_1/behav/xsim/glbl.v,1665704903,verilog,,,,glbl,,,,,,,,
C:/Users/brian/source/repos/hybridmachine/learning/FPGA/SevenSegmentDisplay/SevenSegmentDisplay.srcs/sources_1/new/SW7SegDisplayDriver.v,1682787461,verilog,,,,SW7SegDisplayDriver,,,../../../../SevenSegmentDisplay.gen/sources_1/ip/INCLKtoSYSCLK,,,,,
