 
****************************************
Report : timing
        -path full
        -delay min
        -max_paths 100
Design : top
Version: K-2015.06
Date   : Wed Aug 28 08:58:53 2024
****************************************

Operating Conditions: scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c   Library: scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
Wire Load Model Mode: top

  Startpoint: SI (input port clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/counter_reg[0]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)         0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                    30.00      30.00 r
  SI (in)                                  0.17      30.17 r
  DUT_1/test_si (serializer_test_1)        0.00      30.17 r
  DUT_1/counter_reg[0]/SI (SDFFRX2M)       0.00      30.17 r
  data arrival time                                  30.17

  clock MASTER_CLK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  DUT_1/counter_reg[0]/CK (SDFFRX2M)       0.00       0.01 r
  library hold time                       -0.21      -0.20
  data required time                                 -0.20
  -----------------------------------------------------------
  data required time                                 -0.20
  data arrival time                                 -30.17
  -----------------------------------------------------------
  slack (MET)                                        30.37


  Startpoint: P_data[6] (input port clocked by MASTER_CLK)
  Endpoint: DUT_1/parrllel_data_reg[6]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   30.00      30.00 f
  P_data[6] (in)                                          0.19      30.19 f
  DUT_1/P_data[6] (serializer_test_1)                     0.00      30.19 f
  DUT_1/U145/Y (AO22X1M)                                  0.49      30.69 f
  DUT_1/parrllel_data_reg[6]/D (SDFFRX1M)                 0.00      30.69 f
  data arrival time                                                 30.69

  clock MASTER_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  DUT_1/parrllel_data_reg[6]/CK (SDFFRX1M)                0.00       0.01 r
  library hold time                                      -0.27      -0.26
  data required time                                                -0.26
  --------------------------------------------------------------------------
  data required time                                                -0.26
  data arrival time                                                -30.69
  --------------------------------------------------------------------------
  slack (MET)                                                       30.95


  Startpoint: P_data[5] (input port clocked by MASTER_CLK)
  Endpoint: DUT_1/parrllel_data_reg[5]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   30.00      30.00 f
  P_data[5] (in)                                          0.19      30.19 f
  DUT_1/P_data[5] (serializer_test_1)                     0.00      30.19 f
  DUT_1/U152/Y (AO22X1M)                                  0.49      30.69 f
  DUT_1/parrllel_data_reg[5]/D (SDFFRX1M)                 0.00      30.69 f
  data arrival time                                                 30.69

  clock MASTER_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  DUT_1/parrllel_data_reg[5]/CK (SDFFRX1M)                0.00       0.01 r
  library hold time                                      -0.27      -0.26
  data required time                                                -0.26
  --------------------------------------------------------------------------
  data required time                                                -0.26
  data arrival time                                                -30.69
  --------------------------------------------------------------------------
  slack (MET)                                                       30.95


  Startpoint: P_data[1] (input port clocked by MASTER_CLK)
  Endpoint: DUT_1/parrllel_data_reg[1]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   30.00      30.00 f
  P_data[1] (in)                                          0.19      30.19 f
  DUT_1/P_data[1] (serializer_test_1)                     0.00      30.19 f
  DUT_1/U151/Y (AO22X1M)                                  0.49      30.69 f
  DUT_1/parrllel_data_reg[1]/D (SDFFRX1M)                 0.00      30.69 f
  data arrival time                                                 30.69

  clock MASTER_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  DUT_1/parrllel_data_reg[1]/CK (SDFFRX1M)                0.00       0.01 r
  library hold time                                      -0.27      -0.26
  data required time                                                -0.26
  --------------------------------------------------------------------------
  data required time                                                -0.26
  data arrival time                                                -30.69
  --------------------------------------------------------------------------
  slack (MET)                                                       30.95


  Startpoint: P_data[4] (input port clocked by MASTER_CLK)
  Endpoint: DUT_1/parrllel_data_reg[4]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   30.00      30.00 f
  P_data[4] (in)                                          0.19      30.19 f
  DUT_1/P_data[4] (serializer_test_1)                     0.00      30.19 f
  DUT_1/U150/Y (AO22X1M)                                  0.49      30.69 f
  DUT_1/parrllel_data_reg[4]/D (SDFFRX1M)                 0.00      30.69 f
  data arrival time                                                 30.69

  clock MASTER_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  DUT_1/parrllel_data_reg[4]/CK (SDFFRX1M)                0.00       0.01 r
  library hold time                                      -0.27      -0.26
  data required time                                                -0.26
  --------------------------------------------------------------------------
  data required time                                                -0.26
  data arrival time                                                -30.69
  --------------------------------------------------------------------------
  slack (MET)                                                       30.95


  Startpoint: P_data[0] (input port clocked by MASTER_CLK)
  Endpoint: DUT_1/parrllel_data_reg[0]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   30.00      30.00 f
  P_data[0] (in)                                          0.19      30.19 f
  DUT_1/P_data[0] (serializer_test_1)                     0.00      30.19 f
  DUT_1/U149/Y (AO22X1M)                                  0.49      30.69 f
  DUT_1/parrllel_data_reg[0]/D (SDFFRX1M)                 0.00      30.69 f
  data arrival time                                                 30.69

  clock MASTER_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  DUT_1/parrllel_data_reg[0]/CK (SDFFRX1M)                0.00       0.01 r
  library hold time                                      -0.27      -0.26
  data required time                                                -0.26
  --------------------------------------------------------------------------
  data required time                                                -0.26
  data arrival time                                                -30.69
  --------------------------------------------------------------------------
  slack (MET)                                                       30.95


  Startpoint: P_data[3] (input port clocked by MASTER_CLK)
  Endpoint: DUT_1/parrllel_data_reg[3]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   30.00      30.00 f
  P_data[3] (in)                                          0.19      30.19 f
  DUT_1/P_data[3] (serializer_test_1)                     0.00      30.19 f
  DUT_1/U147/Y (AO22X1M)                                  0.49      30.69 f
  DUT_1/parrllel_data_reg[3]/D (SDFFRX1M)                 0.00      30.69 f
  data arrival time                                                 30.69

  clock MASTER_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  DUT_1/parrllel_data_reg[3]/CK (SDFFRX1M)                0.00       0.01 r
  library hold time                                      -0.27      -0.26
  data required time                                                -0.26
  --------------------------------------------------------------------------
  data required time                                                -0.26
  data arrival time                                                -30.69
  --------------------------------------------------------------------------
  slack (MET)                                                       30.95


  Startpoint: P_data[2] (input port clocked by MASTER_CLK)
  Endpoint: DUT_1/parrllel_data_reg[2]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   30.00      30.00 f
  P_data[2] (in)                                          0.20      30.20 f
  DUT_1/P_data[2] (serializer_test_1)                     0.00      30.20 f
  DUT_1/U146/Y (AO22X1M)                                  0.50      30.69 f
  DUT_1/parrllel_data_reg[2]/D (SDFFRX1M)                 0.00      30.69 f
  data arrival time                                                 30.69

  clock MASTER_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  DUT_1/parrllel_data_reg[2]/CK (SDFFRX1M)                0.00       0.01 r
  library hold time                                      -0.27      -0.26
  data required time                                                -0.26
  --------------------------------------------------------------------------
  data required time                                                -0.26
  data arrival time                                                -30.69
  --------------------------------------------------------------------------
  slack (MET)                                                       30.95


  Startpoint: P_data[7] (input port clocked by MASTER_CLK)
  Endpoint: DUT_1/parrllel_data_reg[7]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   30.00      30.00 f
  P_data[7] (in)                                          0.20      30.20 f
  DUT_1/P_data[7] (serializer_test_1)                     0.00      30.20 f
  DUT_1/U148/Y (AO22X1M)                                  0.50      30.69 f
  DUT_1/parrllel_data_reg[7]/D (SDFFRX1M)                 0.00      30.69 f
  data arrival time                                                 30.69

  clock MASTER_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  DUT_1/parrllel_data_reg[7]/CK (SDFFRX1M)                0.00       0.01 r
  library hold time                                      -0.27      -0.26
  data required time                                                -0.26
  --------------------------------------------------------------------------
  data required time                                                -0.26
  data arrival time                                                -30.69
  --------------------------------------------------------------------------
  slack (MET)                                                       30.95


  Startpoint: Par_en (input port clocked by MASTER_CLK)
  Endpoint: DUT_3/current_state_reg[0]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   30.00      30.00 f
  Par_en (in)                                             0.20      30.20 f
  DUT_3/Par_en (FSM_test_1)                               0.00      30.20 f
  DUT_3/U27/Y (AOI32X1M)                                  0.60      30.80 r
  DUT_3/U26/Y (NOR3X2M)                                   0.28      31.08 f
  DUT_3/current_state_reg[0]/D (SDFFRX2M)                 0.00      31.08 f
  data arrival time                                                 31.08

  clock MASTER_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  DUT_3/current_state_reg[0]/CK (SDFFRX2M)                0.00       0.01 r
  library hold time                                      -0.25      -0.24
  data required time                                                -0.24
  --------------------------------------------------------------------------
  data required time                                                -0.24
  data arrival time                                                -31.08
  --------------------------------------------------------------------------
  slack (MET)                                                       31.31


  Startpoint: Data_valid (input port clocked by MASTER_CLK)
  Endpoint: DUT_2/par_reg
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                    30.00      30.00 f
  Data_valid (in)                          0.28      30.28 f
  DUT_2/Data_valid (Parity_test_1)         0.00      30.28 f
  DUT_2/U5/Y (INVX2M)                      0.48      30.77 r
  DUT_2/U4/Y (OAI2BB2X1M)                  0.45      31.21 r
  DUT_2/par_reg/D (SDFFRX1M)               0.00      31.21 r
  data arrival time                                  31.21

  clock MASTER_CLK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  DUT_2/par_reg/CK (SDFFRX1M)              0.00       0.01 r
  library hold time                       -0.23      -0.22
  data required time                                 -0.22
  -----------------------------------------------------------
  data required time                                 -0.22
  data arrival time                                 -31.21
  -----------------------------------------------------------
  slack (MET)                                        31.44


  Startpoint: Par_en (input port clocked by MASTER_CLK)
  Endpoint: DUT_3/current_state_reg[2]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   30.00      30.00 r
  Par_en (in)                                             0.34      30.34 r
  DUT_3/Par_en (FSM_test_1)                               0.00      30.34 r
  DUT_3/U23/Y (NOR2BX2M)                                  0.37      30.72 f
  DUT_3/U29/Y (AOI21X2M)                                  0.52      31.24 r
  DUT_3/U28/Y (NOR2X2M)                                   0.23      31.46 f
  DUT_3/current_state_reg[2]/D (SDFFRX4M)                 0.00      31.46 f
  data arrival time                                                 31.46

  clock MASTER_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  DUT_3/current_state_reg[2]/CK (SDFFRX4M)                0.00       0.01 r
  library hold time                                      -0.16      -0.15
  data required time                                                -0.15
  --------------------------------------------------------------------------
  data required time                                                -0.15
  data arrival time                                                -31.46
  --------------------------------------------------------------------------
  slack (MET)                                                       31.61


  Startpoint: Par_en (input port clocked by MASTER_CLK)
  Endpoint: DUT_3/current_state_reg[1]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   30.00      30.00 f
  Par_en (in)                                             0.20      30.20 f
  DUT_3/Par_en (FSM_test_1)                               0.00      30.20 f
  DUT_3/U23/Y (NOR2BX2M)                                  0.85      31.04 r
  DUT_3/U11/Y (OAI32X2M)                                  0.38      31.42 f
  DUT_3/U30/Y (AND2X2M)                                   0.29      31.71 f
  DUT_3/current_state_reg[1]/D (SDFFRX4M)                 0.00      31.71 f
  data arrival time                                                 31.71

  clock MASTER_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  DUT_3/current_state_reg[1]/CK (SDFFRX4M)                0.00       0.01 r
  library hold time                                      -0.15      -0.14
  data required time                                                -0.14
  --------------------------------------------------------------------------
  data required time                                                -0.14
  data arrival time                                                -31.71
  --------------------------------------------------------------------------
  slack (MET)                                                       31.85


  Startpoint: Data_valid (input port clocked by MASTER_CLK)
  Endpoint: DUT_1/valid_reg_reg
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   30.00      30.00 r
  Data_valid (in)                                         0.52      30.52 r
  DUT_1/Data_valid (serializer_test_1)                    0.00      30.52 r
  DUT_1/U63/Y (CLKBUFX6M)                                 0.85      31.37 r
  DUT_1/U60/Y (INVX6M)                                    0.61      31.98 f
  DUT_1/U106/Y (NAND2X2M)                                 0.38      32.35 r
  DUT_1/valid_reg_reg/D (SDFFRX1M)                        0.00      32.35 r
  data arrival time                                                 32.35

  clock MASTER_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  DUT_1/valid_reg_reg/CK (SDFFRX1M)                       0.00       0.01 r
  library hold time                                      -0.22      -0.21
  data required time                                                -0.21
  --------------------------------------------------------------------------
  data required time                                                -0.21
  data arrival time                                                -32.35
  --------------------------------------------------------------------------
  slack (MET)                                                       32.56


  Startpoint: SE (input port clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/counter_reg[8]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)         0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                    30.00      30.00 f
  SE (in)                                  0.36      30.36 f
  DUT_1/test_se (serializer_test_1)        0.00      30.36 f
  DUT_1/U164/Y (DLY1X1M)                   0.83      31.18 f
  DUT_1/U189/Y (DLY1X1M)                   0.84      32.02 f
  DUT_1/U187/Y (DLY1X1M)                   0.85      32.87 f
  DUT_1/counter_reg[8]/SE (SDFFRX2M)       0.00      32.87 f
  data arrival time                                  32.87

  clock MASTER_CLK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  DUT_1/counter_reg[8]/CK (SDFFRX2M)       0.00       0.01 r
  library hold time                       -0.30      -0.29
  data required time                                 -0.29
  -----------------------------------------------------------
  data required time                                 -0.29
  data arrival time                                 -32.87
  -----------------------------------------------------------
  slack (MET)                                        33.16


  Startpoint: SE (input port clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/parrllel_data_reg[1]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)                        0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   30.00      30.00 f
  SE (in)                                                 0.36      30.36 f
  DUT_1/test_se (serializer_test_1)                       0.00      30.36 f
  DUT_1/U165/Y (DLY1X1M)                                  0.83      31.18 f
  DUT_1/U191/Y (DLY1X1M)                                  0.84      32.02 f
  DUT_1/U201/Y (DLY1X1M)                                  0.85      32.87 f
  DUT_1/parrllel_data_reg[1]/SE (SDFFRX1M)                0.00      32.87 f
  data arrival time                                                 32.87

  clock MASTER_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  DUT_1/parrllel_data_reg[1]/CK (SDFFRX1M)                0.00       0.01 r
  library hold time                                      -0.32      -0.31
  data required time                                                -0.31
  --------------------------------------------------------------------------
  data required time                                                -0.31
  data arrival time                                                -32.87
  --------------------------------------------------------------------------
  slack (MET)                                                       33.18


  Startpoint: SE (input port clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/counter_reg[10]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)         0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                    30.00      30.00 f
  SE (in)                                  0.36      30.36 f
  DUT_1/test_se (serializer_test_1)        0.00      30.36 f
  DUT_1/U164/Y (DLY1X1M)                   0.83      31.18 f
  DUT_1/U192/Y (DLY1X1M)                   0.84      32.02 f
  DUT_1/U193/Y (DLY1X1M)                   0.85      32.87 f
  DUT_1/counter_reg[10]/SE (SDFFRX1M)      0.00      32.87 f
  data arrival time                                  32.87

  clock MASTER_CLK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  DUT_1/counter_reg[10]/CK (SDFFRX1M)      0.00       0.01 r
  library hold time                       -0.32      -0.31
  data required time                                 -0.31
  -----------------------------------------------------------
  data required time                                 -0.31
  data arrival time                                 -32.87
  -----------------------------------------------------------
  slack (MET)                                        33.18


  Startpoint: SE (input port clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/counter_reg[9]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)         0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                    30.00      30.00 f
  SE (in)                                  0.36      30.36 f
  DUT_1/test_se (serializer_test_1)        0.00      30.36 f
  DUT_1/U164/Y (DLY1X1M)                   0.83      31.18 f
  DUT_1/U192/Y (DLY1X1M)                   0.84      32.02 f
  DUT_1/U174/Y (DLY1X1M)                   0.85      32.87 f
  DUT_1/counter_reg[9]/SE (SDFFRX1M)       0.00      32.87 f
  data arrival time                                  32.87

  clock MASTER_CLK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  DUT_1/counter_reg[9]/CK (SDFFRX1M)       0.00       0.01 r
  library hold time                       -0.32      -0.31
  data required time                                 -0.31
  -----------------------------------------------------------
  data required time                                 -0.31
  data arrival time                                 -32.87
  -----------------------------------------------------------
  slack (MET)                                        33.18


  Startpoint: SE (input port clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/counter_reg[2]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)         0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                    30.00      30.00 f
  SE (in)                                  0.36      30.36 f
  DUT_1/test_se (serializer_test_1)        0.00      30.36 f
  DUT_1/U165/Y (DLY1X1M)                   0.83      31.18 f
  DUT_1/U191/Y (DLY1X1M)                   0.84      32.02 f
  DUT_1/U173/Y (DLY1X1M)                   0.85      32.87 f
  DUT_1/counter_reg[2]/SE (SDFFRX1M)       0.00      32.87 f
  data arrival time                                  32.87

  clock MASTER_CLK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  DUT_1/counter_reg[2]/CK (SDFFRX1M)       0.00       0.01 r
  library hold time                       -0.32      -0.31
  data required time                                 -0.31
  -----------------------------------------------------------
  data required time                                 -0.31
  data arrival time                                 -32.87
  -----------------------------------------------------------
  slack (MET)                                        33.18


  Startpoint: SE (input port clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/counter_reg[22]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)         0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                    30.00      30.00 f
  SE (in)                                  0.36      30.36 f
  DUT_1/test_se (serializer_test_1)        0.00      30.36 f
  DUT_1/U165/Y (DLY1X1M)                   0.83      31.18 f
  DUT_1/U188/Y (DLY1X1M)                   0.84      32.02 f
  DUT_1/U197/Y (DLY1X1M)                   0.85      32.87 f
  DUT_1/counter_reg[22]/SE (SDFFRX1M)      0.00      32.87 f
  data arrival time                                  32.87

  clock MASTER_CLK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  DUT_1/counter_reg[22]/CK (SDFFRX1M)      0.00       0.01 r
  library hold time                       -0.32      -0.31
  data required time                                 -0.31
  -----------------------------------------------------------
  data required time                                 -0.31
  data arrival time                                 -32.87
  -----------------------------------------------------------
  slack (MET)                                        33.18


  Startpoint: SE (input port clocked by MASTER_CLK_DFT)
  Endpoint: DUT_2/par_reg
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)         0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                    30.00      30.00 f
  SE (in)                                  0.36      30.36 f
  U5/Y (DLY1X1M)                           0.64      31.00 f
  U6/Y (INVXLM)                            0.53      31.52 r
  U7/Y (DLY1X1M)                           0.88      32.40 r
  U10/Y (INVXLM)                           0.56      32.96 f
  DUT_2/test_se (Parity_test_1)            0.00      32.96 f
  DUT_2/par_reg/SE (SDFFRX1M)              0.00      32.96 f
  data arrival time                                  32.96

  clock MASTER_CLK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  DUT_2/par_reg/CK (SDFFRX1M)              0.00       0.01 r
  library hold time                       -0.30      -0.29
  data required time                                 -0.29
  -----------------------------------------------------------
  data required time                                 -0.29
  data arrival time                                 -32.96
  -----------------------------------------------------------
  slack (MET)                                        33.25


  Startpoint: Data_valid (input port clocked by MASTER_CLK)
  Endpoint: DUT_1/ser_data_reg
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   30.00      30.00 f
  Data_valid (in)                                         0.28      30.28 f
  DUT_1/Data_valid (serializer_test_1)                    0.00      30.28 f
  DUT_1/U63/Y (CLKBUFX6M)                                 0.77      31.06 f
  DUT_1/U60/Y (INVX6M)                                    0.93      31.99 r
  DUT_1/U143/Y (AOI21BX2M)                                0.52      32.50 f
  DUT_1/U141/Y (OAI2BB2X1M)                               0.49      32.99 f
  DUT_1/ser_data_reg/D (SDFFSQX1M)                        0.00      32.99 f
  data arrival time                                                 32.99

  clock MASTER_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  DUT_1/ser_data_reg/CK (SDFFSQX1M)                       0.00       0.01 r
  library hold time                                      -0.32      -0.31
  data required time                                                -0.31
  --------------------------------------------------------------------------
  data required time                                                -0.31
  data arrival time                                                -32.99
  --------------------------------------------------------------------------
  slack (MET)                                                       33.29


  Startpoint: SE (input port clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/counter_reg[13]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)         0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                    30.00      30.00 f
  SE (in)                                  0.36      30.36 f
  DUT_1/test_se (serializer_test_1)        0.00      30.36 f
  DUT_1/U166/Y (DLY1X1M)                   0.64      31.00 f
  DUT_1/U190/Y (DLY1X1M)                   0.77      31.77 f
  DUT_1/U184/Y (DLY1X1M)                   0.84      32.61 f
  DUT_1/U195/Y (DLY1X1M)                   0.85      33.47 f
  DUT_1/counter_reg[13]/SE (SDFFRX1M)      0.00      33.47 f
  data arrival time                                  33.47

  clock MASTER_CLK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  DUT_1/counter_reg[13]/CK (SDFFRX1M)      0.00       0.01 r
  library hold time                       -0.32      -0.31
  data required time                                 -0.31
  -----------------------------------------------------------
  data required time                                 -0.31
  data arrival time                                 -33.47
  -----------------------------------------------------------
  slack (MET)                                        33.77


  Startpoint: SE (input port clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/counter_reg[17]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)         0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                    30.00      30.00 f
  SE (in)                                  0.36      30.36 f
  DUT_1/test_se (serializer_test_1)        0.00      30.36 f
  DUT_1/U166/Y (DLY1X1M)                   0.64      31.00 f
  DUT_1/U190/Y (DLY1X1M)                   0.77      31.77 f
  DUT_1/U184/Y (DLY1X1M)                   0.84      32.61 f
  DUT_1/U195/Y (DLY1X1M)                   0.85      33.47 f
  DUT_1/counter_reg[17]/SE (SDFFRX1M)      0.00      33.47 f
  data arrival time                                  33.47

  clock MASTER_CLK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  DUT_1/counter_reg[17]/CK (SDFFRX1M)      0.00       0.01 r
  library hold time                       -0.32      -0.31
  data required time                                 -0.31
  -----------------------------------------------------------
  data required time                                 -0.31
  data arrival time                                 -33.47
  -----------------------------------------------------------
  slack (MET)                                        33.77


  Startpoint: SE (input port clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/counter_reg[26]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)         0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                    30.00      30.00 f
  SE (in)                                  0.36      30.36 f
  DUT_1/test_se (serializer_test_1)        0.00      30.36 f
  DUT_1/U166/Y (DLY1X1M)                   0.64      31.00 f
  DUT_1/U190/Y (DLY1X1M)                   0.77      31.77 f
  DUT_1/U184/Y (DLY1X1M)                   0.84      32.61 f
  DUT_1/U183/Y (DLY1X1M)                   0.85      33.47 f
  DUT_1/counter_reg[26]/SE (SDFFRX1M)      0.00      33.47 f
  data arrival time                                  33.47

  clock MASTER_CLK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  DUT_1/counter_reg[26]/CK (SDFFRX1M)      0.00       0.01 r
  library hold time                       -0.32      -0.31
  data required time                                 -0.31
  -----------------------------------------------------------
  data required time                                 -0.31
  data arrival time                                 -33.47
  -----------------------------------------------------------
  slack (MET)                                        33.78


  Startpoint: SE (input port clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/ser_data_reg
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)         0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                    30.00      30.00 f
  SE (in)                                  0.36      30.36 f
  DUT_1/test_se (serializer_test_1)        0.00      30.36 f
  DUT_1/U166/Y (DLY1X1M)                   0.64      31.00 f
  DUT_1/U190/Y (DLY1X1M)                   0.77      31.77 f
  DUT_1/U184/Y (DLY1X1M)                   0.84      32.61 f
  DUT_1/U183/Y (DLY1X1M)                   0.85      33.47 f
  DUT_1/ser_data_reg/SE (SDFFSQX1M)        0.00      33.47 f
  data arrival time                                  33.47

  clock MASTER_CLK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  DUT_1/ser_data_reg/CK (SDFFSQX1M)        0.00       0.01 r
  library hold time                       -0.34      -0.33
  data required time                                 -0.33
  -----------------------------------------------------------
  data required time                                 -0.33
  data arrival time                                 -33.47
  -----------------------------------------------------------
  slack (MET)                                        33.80


  Startpoint: SE (input port clocked by MASTER_CLK_DFT)
  Endpoint: DUT_3/current_state_reg[1]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)                        0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   30.00      30.00 f
  SE (in)                                                 0.36      30.36 f
  U5/Y (DLY1X1M)                                          0.64      31.00 f
  U6/Y (INVXLM)                                           0.53      31.52 r
  U7/Y (DLY1X1M)                                          0.88      32.40 r
  U9/Y (INVXLM)                                           0.55      32.95 f
  U8/Y (DLY1X1M)                                          0.84      33.78 f
  DUT_3/test_se (FSM_test_1)                              0.00      33.78 f
  DUT_3/current_state_reg[1]/SE (SDFFRX4M)                0.00      33.78 f
  data arrival time                                                 33.78

  clock MASTER_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  DUT_3/current_state_reg[1]/CK (SDFFRX4M)                0.00       0.01 r
  library hold time                                      -0.20      -0.19
  data required time                                                -0.19
  --------------------------------------------------------------------------
  data required time                                                -0.19
  data arrival time                                                -33.78
  --------------------------------------------------------------------------
  slack (MET)                                                       33.98


  Startpoint: SE (input port clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/counter_reg[19]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)         0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                    30.00      30.00 f
  SE (in)                                  0.36      30.36 f
  DUT_1/test_se (serializer_test_1)        0.00      30.36 f
  DUT_1/U164/Y (DLY1X1M)                   0.83      31.18 f
  DUT_1/U189/Y (DLY1X1M)                   0.84      32.02 f
  DUT_1/U187/Y (DLY1X1M)                   0.85      32.87 f
  DUT_1/U196/Y (DLY1X1M)                   0.85      33.72 f
  DUT_1/counter_reg[19]/SE (SDFFRX2M)      0.00      33.72 f
  data arrival time                                  33.72

  clock MASTER_CLK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  DUT_1/counter_reg[19]/CK (SDFFRX2M)      0.00       0.01 r
  library hold time                       -0.30      -0.29
  data required time                                 -0.29
  -----------------------------------------------------------
  data required time                                 -0.29
  data arrival time                                 -33.72
  -----------------------------------------------------------
  slack (MET)                                        34.01


  Startpoint: SE (input port clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/counter_reg[0]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)         0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                    30.00      30.00 f
  SE (in)                                  0.36      30.36 f
  DUT_1/test_se (serializer_test_1)        0.00      30.36 f
  DUT_1/U165/Y (DLY1X1M)                   0.83      31.18 f
  DUT_1/U188/Y (DLY1X1M)                   0.84      32.02 f
  DUT_1/U170/Y (DLY1X1M)                   0.84      32.86 f
  DUT_1/U175/Y (DLY1X1M)                   0.85      33.72 f
  DUT_1/counter_reg[0]/SE (SDFFRX2M)       0.00      33.72 f
  data arrival time                                  33.72

  clock MASTER_CLK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  DUT_1/counter_reg[0]/CK (SDFFRX2M)       0.00       0.01 r
  library hold time                       -0.30      -0.29
  data required time                                 -0.29
  -----------------------------------------------------------
  data required time                                 -0.29
  data arrival time                                 -33.72
  -----------------------------------------------------------
  slack (MET)                                        34.01


  Startpoint: SE (input port clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/counter_reg[1]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)         0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                    30.00      30.00 f
  SE (in)                                  0.36      30.36 f
  DUT_1/test_se (serializer_test_1)        0.00      30.36 f
  DUT_1/U165/Y (DLY1X1M)                   0.83      31.18 f
  DUT_1/U188/Y (DLY1X1M)                   0.84      32.02 f
  DUT_1/U170/Y (DLY1X1M)                   0.84      32.86 f
  DUT_1/U175/Y (DLY1X1M)                   0.85      33.72 f
  DUT_1/counter_reg[1]/SE (SDFFRX2M)       0.00      33.72 f
  data arrival time                                  33.72

  clock MASTER_CLK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  DUT_1/counter_reg[1]/CK (SDFFRX2M)       0.00       0.01 r
  library hold time                       -0.30      -0.29
  data required time                                 -0.29
  -----------------------------------------------------------
  data required time                                 -0.29
  data arrival time                                 -33.72
  -----------------------------------------------------------
  slack (MET)                                        34.01


  Startpoint: SE (input port clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/counter_reg[4]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)         0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                    30.00      30.00 f
  SE (in)                                  0.36      30.36 f
  DUT_1/test_se (serializer_test_1)        0.00      30.36 f
  DUT_1/U165/Y (DLY1X1M)                   0.83      31.18 f
  DUT_1/U191/Y (DLY1X1M)                   0.84      32.02 f
  DUT_1/U173/Y (DLY1X1M)                   0.85      32.87 f
  DUT_1/U171/Y (DLY1X1M)                   0.86      33.73 f
  DUT_1/counter_reg[4]/SE (SDFFRX2M)       0.00      33.73 f
  data arrival time                                  33.73

  clock MASTER_CLK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  DUT_1/counter_reg[4]/CK (SDFFRX2M)       0.00       0.01 r
  library hold time                       -0.30      -0.29
  data required time                                 -0.29
  -----------------------------------------------------------
  data required time                                 -0.29
  data arrival time                                 -33.73
  -----------------------------------------------------------
  slack (MET)                                        34.02


  Startpoint: SE (input port clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/counter_reg[11]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)         0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                    30.00      30.00 f
  SE (in)                                  0.36      30.36 f
  DUT_1/test_se (serializer_test_1)        0.00      30.36 f
  DUT_1/U164/Y (DLY1X1M)                   0.83      31.18 f
  DUT_1/U192/Y (DLY1X1M)                   0.84      32.02 f
  DUT_1/U193/Y (DLY1X1M)                   0.85      32.87 f
  DUT_1/U176/Y (DLY1X1M)                   0.86      33.73 f
  DUT_1/counter_reg[11]/SE (SDFFRX2M)      0.00      33.73 f
  data arrival time                                  33.73

  clock MASTER_CLK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  DUT_1/counter_reg[11]/CK (SDFFRX2M)      0.00       0.01 r
  library hold time                       -0.30      -0.29
  data required time                                 -0.29
  -----------------------------------------------------------
  data required time                                 -0.29
  data arrival time                                 -33.73
  -----------------------------------------------------------
  slack (MET)                                        34.02


  Startpoint: SE (input port clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/counter_reg[12]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)         0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                    30.00      30.00 f
  SE (in)                                  0.36      30.36 f
  DUT_1/test_se (serializer_test_1)        0.00      30.36 f
  DUT_1/U164/Y (DLY1X1M)                   0.83      31.18 f
  DUT_1/U192/Y (DLY1X1M)                   0.84      32.02 f
  DUT_1/U193/Y (DLY1X1M)                   0.85      32.87 f
  DUT_1/U176/Y (DLY1X1M)                   0.86      33.73 f
  DUT_1/counter_reg[12]/SE (SDFFRX2M)      0.00      33.73 f
  data arrival time                                  33.73

  clock MASTER_CLK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  DUT_1/counter_reg[12]/CK (SDFFRX2M)      0.00       0.01 r
  library hold time                       -0.30      -0.29
  data required time                                 -0.29
  -----------------------------------------------------------
  data required time                                 -0.29
  data arrival time                                 -33.73
  -----------------------------------------------------------
  slack (MET)                                        34.02


  Startpoint: SE (input port clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/counter_reg[7]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)         0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                    30.00      30.00 f
  SE (in)                                  0.36      30.36 f
  DUT_1/test_se (serializer_test_1)        0.00      30.36 f
  DUT_1/U165/Y (DLY1X1M)                   0.83      31.18 f
  DUT_1/U191/Y (DLY1X1M)                   0.84      32.02 f
  DUT_1/U173/Y (DLY1X1M)                   0.85      32.87 f
  DUT_1/U171/Y (DLY1X1M)                   0.86      33.73 f
  DUT_1/counter_reg[7]/SE (SDFFRX2M)       0.00      33.73 f
  data arrival time                                  33.73

  clock MASTER_CLK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  DUT_1/counter_reg[7]/CK (SDFFRX2M)       0.00       0.01 r
  library hold time                       -0.30      -0.29
  data required time                                 -0.29
  -----------------------------------------------------------
  data required time                                 -0.29
  data arrival time                                 -33.73
  -----------------------------------------------------------
  slack (MET)                                        34.02


  Startpoint: SE (input port clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/parrllel_data_reg[4]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)                        0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   30.00      30.00 f
  SE (in)                                                 0.36      30.36 f
  DUT_1/test_se (serializer_test_1)                       0.00      30.36 f
  DUT_1/U165/Y (DLY1X1M)                                  0.83      31.18 f
  DUT_1/U188/Y (DLY1X1M)                                  0.84      32.02 f
  DUT_1/U170/Y (DLY1X1M)                                  0.84      32.86 f
  DUT_1/U202/Y (DLY1X1M)                                  0.85      33.71 f
  DUT_1/parrllel_data_reg[4]/SE (SDFFRX1M)                0.00      33.71 f
  data arrival time                                                 33.71

  clock MASTER_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  DUT_1/parrllel_data_reg[4]/CK (SDFFRX1M)                0.00       0.01 r
  library hold time                                      -0.32      -0.31
  data required time                                                -0.31
  --------------------------------------------------------------------------
  data required time                                                -0.31
  data arrival time                                                -33.71
  --------------------------------------------------------------------------
  slack (MET)                                                       34.02


  Startpoint: SE (input port clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/parrllel_data_reg[0]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)                        0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   30.00      30.00 f
  SE (in)                                                 0.36      30.36 f
  DUT_1/test_se (serializer_test_1)                       0.00      30.36 f
  DUT_1/U164/Y (DLY1X1M)                                  0.83      31.18 f
  DUT_1/U189/Y (DLY1X1M)                                  0.84      32.02 f
  DUT_1/U186/Y (DLY1X1M)                                  0.84      32.86 f
  DUT_1/U180/Y (DLY1X1M)                                  0.85      33.72 f
  DUT_1/parrllel_data_reg[0]/SE (SDFFRX1M)                0.00      33.72 f
  data arrival time                                                 33.72

  clock MASTER_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  DUT_1/parrllel_data_reg[0]/CK (SDFFRX1M)                0.00       0.01 r
  library hold time                                      -0.32      -0.31
  data required time                                                -0.31
  --------------------------------------------------------------------------
  data required time                                                -0.31
  data arrival time                                                -33.72
  --------------------------------------------------------------------------
  slack (MET)                                                       34.03


  Startpoint: SE (input port clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/counter_reg[25]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)         0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                    30.00      30.00 f
  SE (in)                                  0.36      30.36 f
  DUT_1/test_se (serializer_test_1)        0.00      30.36 f
  DUT_1/U164/Y (DLY1X1M)                   0.83      31.18 f
  DUT_1/U189/Y (DLY1X1M)                   0.84      32.02 f
  DUT_1/U186/Y (DLY1X1M)                   0.84      32.86 f
  DUT_1/U180/Y (DLY1X1M)                   0.85      33.72 f
  DUT_1/counter_reg[25]/SE (SDFFRX1M)      0.00      33.72 f
  data arrival time                                  33.72

  clock MASTER_CLK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  DUT_1/counter_reg[25]/CK (SDFFRX1M)      0.00       0.01 r
  library hold time                       -0.32      -0.31
  data required time                                 -0.31
  -----------------------------------------------------------
  data required time                                 -0.31
  data arrival time                                 -33.72
  -----------------------------------------------------------
  slack (MET)                                        34.03


  Startpoint: SE (input port clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/parrllel_data_reg[2]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)                        0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   30.00      30.00 f
  SE (in)                                                 0.36      30.36 f
  DUT_1/test_se (serializer_test_1)                       0.00      30.36 f
  DUT_1/U165/Y (DLY1X1M)                                  0.83      31.18 f
  DUT_1/U191/Y (DLY1X1M)                                  0.84      32.02 f
  DUT_1/U201/Y (DLY1X1M)                                  0.85      32.87 f
  DUT_1/U181/Y (DLY1X1M)                                  0.86      33.73 f
  DUT_1/parrllel_data_reg[2]/SE (SDFFRX1M)                0.00      33.73 f
  data arrival time                                                 33.73

  clock MASTER_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  DUT_1/parrllel_data_reg[2]/CK (SDFFRX1M)                0.00       0.01 r
  library hold time                                      -0.32      -0.31
  data required time                                                -0.31
  --------------------------------------------------------------------------
  data required time                                                -0.31
  data arrival time                                                -33.73
  --------------------------------------------------------------------------
  slack (MET)                                                       34.04


  Startpoint: SE (input port clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/parrllel_data_reg[3]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)                        0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   30.00      30.00 f
  SE (in)                                                 0.36      30.36 f
  DUT_1/test_se (serializer_test_1)                       0.00      30.36 f
  DUT_1/U165/Y (DLY1X1M)                                  0.83      31.18 f
  DUT_1/U191/Y (DLY1X1M)                                  0.84      32.02 f
  DUT_1/U201/Y (DLY1X1M)                                  0.85      32.87 f
  DUT_1/U181/Y (DLY1X1M)                                  0.86      33.73 f
  DUT_1/parrllel_data_reg[3]/SE (SDFFRX1M)                0.00      33.73 f
  data arrival time                                                 33.73

  clock MASTER_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  DUT_1/parrllel_data_reg[3]/CK (SDFFRX1M)                0.00       0.01 r
  library hold time                                      -0.32      -0.31
  data required time                                                -0.31
  --------------------------------------------------------------------------
  data required time                                                -0.31
  data arrival time                                                -33.73
  --------------------------------------------------------------------------
  slack (MET)                                                       34.04


  Startpoint: SE (input port clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/counter_reg[6]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)         0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                    30.00      30.00 f
  SE (in)                                  0.36      30.36 f
  DUT_1/test_se (serializer_test_1)        0.00      30.36 f
  DUT_1/U164/Y (DLY1X1M)                   0.83      31.18 f
  DUT_1/U192/Y (DLY1X1M)                   0.84      32.02 f
  DUT_1/U174/Y (DLY1X1M)                   0.85      32.87 f
  DUT_1/U172/Y (DLY1X1M)                   0.86      33.73 f
  DUT_1/counter_reg[6]/SE (SDFFRX1M)       0.00      33.73 f
  data arrival time                                  33.73

  clock MASTER_CLK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  DUT_1/counter_reg[6]/CK (SDFFRX1M)       0.00       0.01 r
  library hold time                       -0.32      -0.31
  data required time                                 -0.31
  -----------------------------------------------------------
  data required time                                 -0.31
  data arrival time                                 -33.73
  -----------------------------------------------------------
  slack (MET)                                        34.04


  Startpoint: SE (input port clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/counter_reg[5]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)         0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                    30.00      30.00 f
  SE (in)                                  0.36      30.36 f
  DUT_1/test_se (serializer_test_1)        0.00      30.36 f
  DUT_1/U164/Y (DLY1X1M)                   0.83      31.18 f
  DUT_1/U192/Y (DLY1X1M)                   0.84      32.02 f
  DUT_1/U174/Y (DLY1X1M)                   0.85      32.87 f
  DUT_1/U172/Y (DLY1X1M)                   0.86      33.73 f
  DUT_1/counter_reg[5]/SE (SDFFRX1M)       0.00      33.73 f
  data arrival time                                  33.73

  clock MASTER_CLK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  DUT_1/counter_reg[5]/CK (SDFFRX1M)       0.00       0.01 r
  library hold time                       -0.32      -0.31
  data required time                                 -0.31
  -----------------------------------------------------------
  data required time                                 -0.31
  data arrival time                                 -33.73
  -----------------------------------------------------------
  slack (MET)                                        34.04


  Startpoint: SE (input port clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/counter_reg[30]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)         0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                    30.00      30.00 f
  SE (in)                                  0.36      30.36 f
  DUT_1/test_se (serializer_test_1)        0.00      30.36 f
  DUT_1/U165/Y (DLY1X1M)                   0.83      31.18 f
  DUT_1/U188/Y (DLY1X1M)                   0.84      32.02 f
  DUT_1/U197/Y (DLY1X1M)                   0.85      32.87 f
  DUT_1/U179/Y (DLY1X1M)                   0.86      33.73 f
  DUT_1/counter_reg[30]/SE (SDFFRX1M)      0.00      33.73 f
  data arrival time                                  33.73

  clock MASTER_CLK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  DUT_1/counter_reg[30]/CK (SDFFRX1M)      0.00       0.01 r
  library hold time                       -0.32      -0.31
  data required time                                 -0.31
  -----------------------------------------------------------
  data required time                                 -0.31
  data arrival time                                 -33.73
  -----------------------------------------------------------
  slack (MET)                                        34.04


  Startpoint: SE (input port clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/counter_reg[31]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)         0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                    30.00      30.00 f
  SE (in)                                  0.36      30.36 f
  DUT_1/test_se (serializer_test_1)        0.00      30.36 f
  DUT_1/U165/Y (DLY1X1M)                   0.83      31.18 f
  DUT_1/U188/Y (DLY1X1M)                   0.84      32.02 f
  DUT_1/U197/Y (DLY1X1M)                   0.85      32.87 f
  DUT_1/U179/Y (DLY1X1M)                   0.86      33.73 f
  DUT_1/counter_reg[31]/SE (SDFFRX1M)      0.00      33.73 f
  data arrival time                                  33.73

  clock MASTER_CLK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  DUT_1/counter_reg[31]/CK (SDFFRX1M)      0.00       0.01 r
  library hold time                       -0.32      -0.31
  data required time                                 -0.31
  -----------------------------------------------------------
  data required time                                 -0.31
  data arrival time                                 -33.73
  -----------------------------------------------------------
  slack (MET)                                        34.04


  Startpoint: SE (input port clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/counter_reg[15]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)         0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                    30.00      30.00 f
  SE (in)                                  0.36      30.36 f
  DUT_1/test_se (serializer_test_1)        0.00      30.36 f
  DUT_1/U166/Y (DLY1X1M)                   0.64      31.00 f
  DUT_1/U190/Y (DLY1X1M)                   0.77      31.77 f
  DUT_1/U167/Y (DLY1X1M)                   0.84      32.61 f
  DUT_1/U168/Y (DLY1X1M)                   0.84      33.45 f
  DUT_1/U194/Y (DLY1X1M)                   0.85      34.31 f
  DUT_1/counter_reg[15]/SE (SDFFRX2M)      0.00      34.31 f
  data arrival time                                  34.31

  clock MASTER_CLK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  DUT_1/counter_reg[15]/CK (SDFFRX2M)      0.00       0.01 r
  library hold time                       -0.30      -0.29
  data required time                                 -0.29
  -----------------------------------------------------------
  data required time                                 -0.29
  data arrival time                                 -34.31
  -----------------------------------------------------------
  slack (MET)                                        34.59


  Startpoint: SE (input port clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/counter_reg[16]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)         0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                    30.00      30.00 f
  SE (in)                                  0.36      30.36 f
  DUT_1/test_se (serializer_test_1)        0.00      30.36 f
  DUT_1/U166/Y (DLY1X1M)                   0.64      31.00 f
  DUT_1/U190/Y (DLY1X1M)                   0.77      31.77 f
  DUT_1/U167/Y (DLY1X1M)                   0.84      32.61 f
  DUT_1/U168/Y (DLY1X1M)                   0.84      33.45 f
  DUT_1/U194/Y (DLY1X1M)                   0.85      34.31 f
  DUT_1/counter_reg[16]/SE (SDFFRX2M)      0.00      34.31 f
  data arrival time                                  34.31

  clock MASTER_CLK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  DUT_1/counter_reg[16]/CK (SDFFRX2M)      0.00       0.01 r
  library hold time                       -0.30      -0.29
  data required time                                 -0.29
  -----------------------------------------------------------
  data required time                                 -0.29
  data arrival time                                 -34.31
  -----------------------------------------------------------
  slack (MET)                                        34.59


  Startpoint: SE (input port clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/parrllel_data_reg[7]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)                        0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   30.00      30.00 f
  SE (in)                                                 0.36      30.36 f
  DUT_1/test_se (serializer_test_1)                       0.00      30.36 f
  DUT_1/U166/Y (DLY1X1M)                                  0.64      31.00 f
  DUT_1/U190/Y (DLY1X1M)                                  0.77      31.77 f
  DUT_1/U167/Y (DLY1X1M)                                  0.84      32.61 f
  DUT_1/U168/Y (DLY1X1M)                                  0.84      33.45 f
  DUT_1/U203/Y (DLY1X1M)                                  0.85      34.31 f
  DUT_1/parrllel_data_reg[7]/SE (SDFFRX1M)                0.00      34.31 f
  data arrival time                                                 34.31

  clock MASTER_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  DUT_1/parrllel_data_reg[7]/CK (SDFFRX1M)                0.00       0.01 r
  library hold time                                      -0.32      -0.31
  data required time                                                -0.31
  --------------------------------------------------------------------------
  data required time                                                -0.31
  data arrival time                                                -34.31
  --------------------------------------------------------------------------
  slack (MET)                                                       34.62


  Startpoint: SE (input port clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/valid_reg_reg
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)         0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                    30.00      30.00 f
  SE (in)                                  0.36      30.36 f
  DUT_1/test_se (serializer_test_1)        0.00      30.36 f
  DUT_1/U166/Y (DLY1X1M)                   0.64      31.00 f
  DUT_1/U190/Y (DLY1X1M)                   0.77      31.77 f
  DUT_1/U167/Y (DLY1X1M)                   0.84      32.61 f
  DUT_1/U185/Y (DLY1X1M)                   0.84      33.45 f
  DUT_1/U199/Y (DLY1X1M)                   0.85      34.31 f
  DUT_1/valid_reg_reg/SE (SDFFRX1M)        0.00      34.31 f
  data arrival time                                  34.31

  clock MASTER_CLK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  DUT_1/valid_reg_reg/CK (SDFFRX1M)        0.00       0.01 r
  library hold time                       -0.32      -0.31
  data required time                                 -0.31
  -----------------------------------------------------------
  data required time                                 -0.31
  data arrival time                                 -34.31
  -----------------------------------------------------------
  slack (MET)                                        34.62


  Startpoint: SE (input port clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/counter_reg[14]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)         0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                    30.00      30.00 f
  SE (in)                                  0.36      30.36 f
  DUT_1/test_se (serializer_test_1)        0.00      30.36 f
  DUT_1/U166/Y (DLY1X1M)                   0.64      31.00 f
  DUT_1/U190/Y (DLY1X1M)                   0.77      31.77 f
  DUT_1/U167/Y (DLY1X1M)                   0.84      32.61 f
  DUT_1/U185/Y (DLY1X1M)                   0.84      33.45 f
  DUT_1/U177/Y (DLY1X1M)                   0.85      34.31 f
  DUT_1/counter_reg[14]/SE (SDFFRX1M)      0.00      34.31 f
  data arrival time                                  34.31

  clock MASTER_CLK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  DUT_1/counter_reg[14]/CK (SDFFRX1M)      0.00       0.01 r
  library hold time                       -0.32      -0.31
  data required time                                 -0.31
  -----------------------------------------------------------
  data required time                                 -0.31
  data arrival time                                 -34.31
  -----------------------------------------------------------
  slack (MET)                                        34.62


  Startpoint: SE (input port clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/counter_reg[18]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)         0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                    30.00      30.00 f
  SE (in)                                  0.36      30.36 f
  DUT_1/test_se (serializer_test_1)        0.00      30.36 f
  DUT_1/U166/Y (DLY1X1M)                   0.64      31.00 f
  DUT_1/U190/Y (DLY1X1M)                   0.77      31.77 f
  DUT_1/U167/Y (DLY1X1M)                   0.84      32.61 f
  DUT_1/U185/Y (DLY1X1M)                   0.84      33.45 f
  DUT_1/U177/Y (DLY1X1M)                   0.85      34.31 f
  DUT_1/counter_reg[18]/SE (SDFFRX1M)      0.00      34.31 f
  data arrival time                                  34.31

  clock MASTER_CLK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  DUT_1/counter_reg[18]/CK (SDFFRX1M)      0.00       0.01 r
  library hold time                       -0.32      -0.31
  data required time                                 -0.31
  -----------------------------------------------------------
  data required time                                 -0.31
  data arrival time                                 -34.31
  -----------------------------------------------------------
  slack (MET)                                        34.62


  Startpoint: SE (input port clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/counter_reg[27]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)         0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                    30.00      30.00 f
  SE (in)                                  0.36      30.36 f
  DUT_1/test_se (serializer_test_1)        0.00      30.36 f
  DUT_1/U166/Y (DLY1X1M)                   0.64      31.00 f
  DUT_1/U190/Y (DLY1X1M)                   0.77      31.77 f
  DUT_1/U167/Y (DLY1X1M)                   0.84      32.61 f
  DUT_1/U168/Y (DLY1X1M)                   0.84      33.45 f
  DUT_1/U203/Y (DLY1X1M)                   0.85      34.31 f
  DUT_1/counter_reg[27]/SE (SDFFRX1M)      0.00      34.31 f
  data arrival time                                  34.31

  clock MASTER_CLK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  DUT_1/counter_reg[27]/CK (SDFFRX1M)      0.00       0.01 r
  library hold time                       -0.32      -0.31
  data required time                                 -0.31
  -----------------------------------------------------------
  data required time                                 -0.31
  data arrival time                                 -34.31
  -----------------------------------------------------------
  slack (MET)                                        34.62


  Startpoint: SE (input port clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/counter_reg[28]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)         0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                    30.00      30.00 f
  SE (in)                                  0.36      30.36 f
  DUT_1/test_se (serializer_test_1)        0.00      30.36 f
  DUT_1/U166/Y (DLY1X1M)                   0.64      31.00 f
  DUT_1/U190/Y (DLY1X1M)                   0.77      31.77 f
  DUT_1/U167/Y (DLY1X1M)                   0.84      32.61 f
  DUT_1/U185/Y (DLY1X1M)                   0.84      33.45 f
  DUT_1/U199/Y (DLY1X1M)                   0.85      34.31 f
  DUT_1/counter_reg[28]/SE (SDFFRX1M)      0.00      34.31 f
  data arrival time                                  34.31

  clock MASTER_CLK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  DUT_1/counter_reg[28]/CK (SDFFRX1M)      0.00       0.01 r
  library hold time                       -0.32      -0.31
  data required time                                 -0.31
  -----------------------------------------------------------
  data required time                                 -0.31
  data arrival time                                 -34.31
  -----------------------------------------------------------
  slack (MET)                                        34.62


  Startpoint: Data_valid (input port clocked by MASTER_CLK)
  Endpoint: DUT_1/counter_reg[3]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   30.00      30.00 r
  Data_valid (in)                                         0.52      30.52 r
  DUT_1/Data_valid (serializer_test_1)                    0.00      30.52 r
  DUT_1/U63/Y (CLKBUFX6M)                                 0.85      31.37 r
  DUT_1/U60/Y (INVX6M)                                    0.61      31.98 f
  DUT_1/U139/Y (NAND3X2M)                                 0.59      32.56 r
  DUT_1/U62/Y (NAND2X2M)                                  0.62      33.18 f
  DUT_1/U59/Y (CLKBUFX6M)                                 0.82      34.01 f
  DUT_1/U140/Y (AO2B2X2M)                                 0.62      34.62 r
  DUT_1/counter_reg[3]/D (SDFFRX2M)                       0.00      34.62 r
  data arrival time                                                 34.62

  clock MASTER_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  DUT_1/counter_reg[3]/CK (SDFFRX2M)                      0.00       0.01 r
  library hold time                                      -0.19      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                -34.62
  --------------------------------------------------------------------------
  slack (MET)                                                       34.81


  Startpoint: SE (input port clocked by MASTER_CLK_DFT)
  Endpoint: DUT_3/current_state_reg[2]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)                        0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   30.00      30.00 f
  SE (in)                                                 0.36      30.36 f
  U5/Y (DLY1X1M)                                          0.64      31.00 f
  U6/Y (INVXLM)                                           0.53      31.52 r
  U7/Y (DLY1X1M)                                          0.88      32.40 r
  U9/Y (INVXLM)                                           0.55      32.95 f
  U8/Y (DLY1X1M)                                          0.84      33.78 f
  DUT_3/test_se (FSM_test_1)                              0.00      33.78 f
  DUT_3/U31/Y (DLY1X1M)                                   0.86      34.64 f
  DUT_3/current_state_reg[2]/SE (SDFFRX4M)                0.00      34.64 f
  data arrival time                                                 34.64

  clock MASTER_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  DUT_3/current_state_reg[2]/CK (SDFFRX4M)                0.00       0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                -34.64
  --------------------------------------------------------------------------
  slack (MET)                                                       34.84


  Startpoint: SE (input port clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/counter_reg[3]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)         0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                    30.00      30.00 f
  SE (in)                                  0.36      30.36 f
  DUT_1/test_se (serializer_test_1)        0.00      30.36 f
  DUT_1/U164/Y (DLY1X1M)                   0.83      31.18 f
  DUT_1/U189/Y (DLY1X1M)                   0.84      32.02 f
  DUT_1/U186/Y (DLY1X1M)                   0.84      32.86 f
  DUT_1/U169/Y (DLY1X1M)                   0.84      33.70 f
  DUT_1/U200/Y (DLY1X1M)                   0.85      34.56 f
  DUT_1/counter_reg[3]/SE (SDFFRX2M)       0.00      34.56 f
  data arrival time                                  34.56

  clock MASTER_CLK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  DUT_1/counter_reg[3]/CK (SDFFRX2M)       0.00       0.01 r
  library hold time                       -0.30      -0.29
  data required time                                 -0.29
  -----------------------------------------------------------
  data required time                                 -0.29
  data arrival time                                 -34.56
  -----------------------------------------------------------
  slack (MET)                                        34.85


  Startpoint: SE (input port clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/counter_reg[20]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)         0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                    30.00      30.00 f
  SE (in)                                  0.36      30.36 f
  DUT_1/test_se (serializer_test_1)        0.00      30.36 f
  DUT_1/U164/Y (DLY1X1M)                   0.83      31.18 f
  DUT_1/U189/Y (DLY1X1M)                   0.84      32.02 f
  DUT_1/U187/Y (DLY1X1M)                   0.85      32.87 f
  DUT_1/U196/Y (DLY1X1M)                   0.85      33.72 f
  DUT_1/U178/Y (DLY1X1M)                   0.86      34.58 f
  DUT_1/counter_reg[20]/SE (SDFFRX2M)      0.00      34.58 f
  data arrival time                                  34.58

  clock MASTER_CLK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  DUT_1/counter_reg[20]/CK (SDFFRX2M)      0.00       0.01 r
  library hold time                       -0.30      -0.29
  data required time                                 -0.29
  -----------------------------------------------------------
  data required time                                 -0.29
  data arrival time                                 -34.58
  -----------------------------------------------------------
  slack (MET)                                        34.87


  Startpoint: SE (input port clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/counter_reg[29]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)         0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                    30.00      30.00 f
  SE (in)                                  0.36      30.36 f
  DUT_1/test_se (serializer_test_1)        0.00      30.36 f
  DUT_1/U164/Y (DLY1X1M)                   0.83      31.18 f
  DUT_1/U189/Y (DLY1X1M)                   0.84      32.02 f
  DUT_1/U186/Y (DLY1X1M)                   0.84      32.86 f
  DUT_1/U169/Y (DLY1X1M)                   0.84      33.70 f
  DUT_1/U198/Y (DLY1X1M)                   0.85      34.56 f
  DUT_1/counter_reg[29]/SE (SDFFRX1M)      0.00      34.56 f
  data arrival time                                  34.56

  clock MASTER_CLK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  DUT_1/counter_reg[29]/CK (SDFFRX1M)      0.00       0.01 r
  library hold time                       -0.32      -0.31
  data required time                                 -0.31
  -----------------------------------------------------------
  data required time                                 -0.31
  data arrival time                                 -34.56
  -----------------------------------------------------------
  slack (MET)                                        34.87


  Startpoint: SE (input port clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/counter_reg[23]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)         0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                    30.00      30.00 f
  SE (in)                                  0.36      30.36 f
  DUT_1/test_se (serializer_test_1)        0.00      30.36 f
  DUT_1/U164/Y (DLY1X1M)                   0.83      31.18 f
  DUT_1/U189/Y (DLY1X1M)                   0.84      32.02 f
  DUT_1/U186/Y (DLY1X1M)                   0.84      32.86 f
  DUT_1/U169/Y (DLY1X1M)                   0.84      33.70 f
  DUT_1/U198/Y (DLY1X1M)                   0.85      34.56 f
  DUT_1/counter_reg[23]/SE (SDFFRX1M)      0.00      34.56 f
  data arrival time                                  34.56

  clock MASTER_CLK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  DUT_1/counter_reg[23]/CK (SDFFRX1M)      0.00       0.01 r
  library hold time                       -0.32      -0.31
  data required time                                 -0.31
  -----------------------------------------------------------
  data required time                                 -0.31
  data arrival time                                 -34.56
  -----------------------------------------------------------
  slack (MET)                                        34.87


  Startpoint: SE (input port clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/counter_reg[24]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)         0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                    30.00      30.00 f
  SE (in)                                  0.36      30.36 f
  DUT_1/test_se (serializer_test_1)        0.00      30.36 f
  DUT_1/U164/Y (DLY1X1M)                   0.83      31.18 f
  DUT_1/U189/Y (DLY1X1M)                   0.84      32.02 f
  DUT_1/U186/Y (DLY1X1M)                   0.84      32.86 f
  DUT_1/U169/Y (DLY1X1M)                   0.84      33.70 f
  DUT_1/U200/Y (DLY1X1M)                   0.85      34.56 f
  DUT_1/counter_reg[24]/SE (SDFFRX1M)      0.00      34.56 f
  data arrival time                                  34.56

  clock MASTER_CLK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  DUT_1/counter_reg[24]/CK (SDFFRX1M)      0.00       0.01 r
  library hold time                       -0.32      -0.31
  data required time                                 -0.31
  -----------------------------------------------------------
  data required time                                 -0.31
  data arrival time                                 -34.56
  -----------------------------------------------------------
  slack (MET)                                        34.87


  Startpoint: SE (input port clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/parrllel_data_reg[5]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)                        0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   30.00      30.00 f
  SE (in)                                                 0.36      30.36 f
  DUT_1/test_se (serializer_test_1)                       0.00      30.36 f
  DUT_1/U165/Y (DLY1X1M)                                  0.83      31.18 f
  DUT_1/U188/Y (DLY1X1M)                                  0.84      32.02 f
  DUT_1/U170/Y (DLY1X1M)                                  0.84      32.86 f
  DUT_1/U202/Y (DLY1X1M)                                  0.85      33.71 f
  DUT_1/U182/Y (DLY1X1M)                                  0.86      34.57 f
  DUT_1/parrllel_data_reg[5]/SE (SDFFRX1M)                0.00      34.57 f
  data arrival time                                                 34.57

  clock MASTER_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  DUT_1/parrllel_data_reg[5]/CK (SDFFRX1M)                0.00       0.01 r
  library hold time                                      -0.32      -0.31
  data required time                                                -0.31
  --------------------------------------------------------------------------
  data required time                                                -0.31
  data arrival time                                                -34.57
  --------------------------------------------------------------------------
  slack (MET)                                                       34.88


  Startpoint: SE (input port clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/parrllel_data_reg[6]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)                        0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   30.00      30.00 f
  SE (in)                                                 0.36      30.36 f
  DUT_1/test_se (serializer_test_1)                       0.00      30.36 f
  DUT_1/U165/Y (DLY1X1M)                                  0.83      31.18 f
  DUT_1/U188/Y (DLY1X1M)                                  0.84      32.02 f
  DUT_1/U170/Y (DLY1X1M)                                  0.84      32.86 f
  DUT_1/U202/Y (DLY1X1M)                                  0.85      33.71 f
  DUT_1/U182/Y (DLY1X1M)                                  0.86      34.57 f
  DUT_1/parrllel_data_reg[6]/SE (SDFFRX1M)                0.00      34.57 f
  data arrival time                                                 34.57

  clock MASTER_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  DUT_1/parrllel_data_reg[6]/CK (SDFFRX1M)                0.00       0.01 r
  library hold time                                      -0.32      -0.31
  data required time                                                -0.31
  --------------------------------------------------------------------------
  data required time                                                -0.31
  data arrival time                                                -34.57
  --------------------------------------------------------------------------
  slack (MET)                                                       34.88


  Startpoint: SE (input port clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/counter_reg[21]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)         0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                    30.00      30.00 f
  SE (in)                                  0.36      30.36 f
  DUT_1/test_se (serializer_test_1)        0.00      30.36 f
  DUT_1/U164/Y (DLY1X1M)                   0.83      31.18 f
  DUT_1/U189/Y (DLY1X1M)                   0.84      32.02 f
  DUT_1/U187/Y (DLY1X1M)                   0.85      32.87 f
  DUT_1/U196/Y (DLY1X1M)                   0.85      33.72 f
  DUT_1/U178/Y (DLY1X1M)                   0.86      34.58 f
  DUT_1/counter_reg[21]/SE (SDFFRX1M)      0.00      34.58 f
  data arrival time                                  34.58

  clock MASTER_CLK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  DUT_1/counter_reg[21]/CK (SDFFRX1M)      0.00       0.01 r
  library hold time                       -0.32      -0.31
  data required time                                 -0.31
  -----------------------------------------------------------
  data required time                                 -0.31
  data arrival time                                 -34.58
  -----------------------------------------------------------
  slack (MET)                                        34.89


  Startpoint: SE (input port clocked by MASTER_CLK_DFT)
  Endpoint: DUT_3/current_state_reg[0]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)                        0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   30.00      30.00 f
  SE (in)                                                 0.36      30.36 f
  U5/Y (DLY1X1M)                                          0.64      31.00 f
  U6/Y (INVXLM)                                           0.53      31.52 r
  U7/Y (DLY1X1M)                                          0.88      32.40 r
  U9/Y (INVXLM)                                           0.55      32.95 f
  U8/Y (DLY1X1M)                                          0.84      33.78 f
  DUT_3/test_se (FSM_test_1)                              0.00      33.78 f
  DUT_3/U31/Y (DLY1X1M)                                   0.86      34.64 f
  DUT_3/current_state_reg[0]/SE (SDFFRX2M)                0.00      34.64 f
  data arrival time                                                 34.64

  clock MASTER_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  DUT_3/current_state_reg[0]/CK (SDFFRX2M)                0.00       0.01 r
  library hold time                                      -0.30      -0.29
  data required time                                                -0.29
  --------------------------------------------------------------------------
  data required time                                                -0.29
  data arrival time                                                -34.64
  --------------------------------------------------------------------------
  slack (MET)                                                       34.93


  Startpoint: Data_valid (input port clocked by MASTER_CLK)
  Endpoint: DUT_1/counter_reg[29]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   30.00      30.00 r
  Data_valid (in)                                         0.52      30.52 r
  DUT_1/Data_valid (serializer_test_1)                    0.00      30.52 r
  DUT_1/U63/Y (CLKBUFX6M)                                 0.85      31.37 r
  DUT_1/U60/Y (INVX6M)                                    0.61      31.98 f
  DUT_1/U139/Y (NAND3X2M)                                 0.59      32.56 r
  DUT_1/U62/Y (NAND2X2M)                                  0.62      33.18 f
  DUT_1/U59/Y (CLKBUFX6M)                                 0.82      34.01 f
  DUT_1/U137/Y (OAI2BB2X1M)                               0.80      34.81 r
  DUT_1/counter_reg[29]/D (SDFFRX1M)                      0.00      34.81 r
  data arrival time                                                 34.81

  clock MASTER_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  DUT_1/counter_reg[29]/CK (SDFFRX1M)                     0.00       0.01 r
  library hold time                                      -0.23      -0.22
  data required time                                                -0.22
  --------------------------------------------------------------------------
  data required time                                                -0.22
  data arrival time                                                -34.81
  --------------------------------------------------------------------------
  slack (MET)                                                       35.03


  Startpoint: Data_valid (input port clocked by MASTER_CLK)
  Endpoint: DUT_1/counter_reg[25]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   30.00      30.00 r
  Data_valid (in)                                         0.52      30.52 r
  DUT_1/Data_valid (serializer_test_1)                    0.00      30.52 r
  DUT_1/U63/Y (CLKBUFX6M)                                 0.85      31.37 r
  DUT_1/U60/Y (INVX6M)                                    0.61      31.98 f
  DUT_1/U139/Y (NAND3X2M)                                 0.59      32.56 r
  DUT_1/U62/Y (NAND2X2M)                                  0.62      33.18 f
  DUT_1/U59/Y (CLKBUFX6M)                                 0.82      34.01 f
  DUT_1/U138/Y (OAI2BB2X1M)                               0.80      34.81 r
  DUT_1/counter_reg[25]/D (SDFFRX1M)                      0.00      34.81 r
  data arrival time                                                 34.81

  clock MASTER_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  DUT_1/counter_reg[25]/CK (SDFFRX1M)                     0.00       0.01 r
  library hold time                                      -0.23      -0.22
  data required time                                                -0.22
  --------------------------------------------------------------------------
  data required time                                                -0.22
  data arrival time                                                -34.81
  --------------------------------------------------------------------------
  slack (MET)                                                       35.03


  Startpoint: Data_valid (input port clocked by MASTER_CLK)
  Endpoint: DUT_1/counter_reg[26]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   30.00      30.00 r
  Data_valid (in)                                         0.52      30.52 r
  DUT_1/Data_valid (serializer_test_1)                    0.00      30.52 r
  DUT_1/U63/Y (CLKBUFX6M)                                 0.85      31.37 r
  DUT_1/U60/Y (INVX6M)                                    0.61      31.98 f
  DUT_1/U139/Y (NAND3X2M)                                 0.59      32.56 r
  DUT_1/U62/Y (NAND2X2M)                                  0.62      33.18 f
  DUT_1/U59/Y (CLKBUFX6M)                                 0.82      34.01 f
  DUT_1/U134/Y (OAI2BB2X1M)                               0.80      34.81 r
  DUT_1/counter_reg[26]/D (SDFFRX1M)                      0.00      34.81 r
  data arrival time                                                 34.81

  clock MASTER_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  DUT_1/counter_reg[26]/CK (SDFFRX1M)                     0.00       0.01 r
  library hold time                                      -0.23      -0.22
  data required time                                                -0.22
  --------------------------------------------------------------------------
  data required time                                                -0.22
  data arrival time                                                -34.81
  --------------------------------------------------------------------------
  slack (MET)                                                       35.03


  Startpoint: Data_valid (input port clocked by MASTER_CLK)
  Endpoint: DUT_1/counter_reg[27]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   30.00      30.00 r
  Data_valid (in)                                         0.52      30.52 r
  DUT_1/Data_valid (serializer_test_1)                    0.00      30.52 r
  DUT_1/U63/Y (CLKBUFX6M)                                 0.85      31.37 r
  DUT_1/U60/Y (INVX6M)                                    0.61      31.98 f
  DUT_1/U139/Y (NAND3X2M)                                 0.59      32.56 r
  DUT_1/U62/Y (NAND2X2M)                                  0.62      33.18 f
  DUT_1/U59/Y (CLKBUFX6M)                                 0.82      34.01 f
  DUT_1/U132/Y (OAI2BB2X1M)                               0.80      34.81 r
  DUT_1/counter_reg[27]/D (SDFFRX1M)                      0.00      34.81 r
  data arrival time                                                 34.81

  clock MASTER_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  DUT_1/counter_reg[27]/CK (SDFFRX1M)                     0.00       0.01 r
  library hold time                                      -0.23      -0.22
  data required time                                                -0.22
  --------------------------------------------------------------------------
  data required time                                                -0.22
  data arrival time                                                -34.81
  --------------------------------------------------------------------------
  slack (MET)                                                       35.03


  Startpoint: Data_valid (input port clocked by MASTER_CLK)
  Endpoint: DUT_1/counter_reg[28]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   30.00      30.00 r
  Data_valid (in)                                         0.52      30.52 r
  DUT_1/Data_valid (serializer_test_1)                    0.00      30.52 r
  DUT_1/U63/Y (CLKBUFX6M)                                 0.85      31.37 r
  DUT_1/U60/Y (INVX6M)                                    0.61      31.98 f
  DUT_1/U139/Y (NAND3X2M)                                 0.59      32.56 r
  DUT_1/U62/Y (NAND2X2M)                                  0.62      33.18 f
  DUT_1/U59/Y (CLKBUFX6M)                                 0.82      34.01 f
  DUT_1/U135/Y (OAI2BB2X1M)                               0.80      34.81 r
  DUT_1/counter_reg[28]/D (SDFFRX1M)                      0.00      34.81 r
  data arrival time                                                 34.81

  clock MASTER_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  DUT_1/counter_reg[28]/CK (SDFFRX1M)                     0.00       0.01 r
  library hold time                                      -0.23      -0.22
  data required time                                                -0.22
  --------------------------------------------------------------------------
  data required time                                                -0.22
  data arrival time                                                -34.81
  --------------------------------------------------------------------------
  slack (MET)                                                       35.03


  Startpoint: Data_valid (input port clocked by MASTER_CLK)
  Endpoint: DUT_1/counter_reg[24]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   30.00      30.00 r
  Data_valid (in)                                         0.52      30.52 r
  DUT_1/Data_valid (serializer_test_1)                    0.00      30.52 r
  DUT_1/U63/Y (CLKBUFX6M)                                 0.85      31.37 r
  DUT_1/U60/Y (INVX6M)                                    0.61      31.98 f
  DUT_1/U139/Y (NAND3X2M)                                 0.59      32.56 r
  DUT_1/U62/Y (NAND2X2M)                                  0.62      33.18 f
  DUT_1/U59/Y (CLKBUFX6M)                                 0.82      34.01 f
  DUT_1/U136/Y (OAI2BB2X1M)                               0.80      34.81 r
  DUT_1/counter_reg[24]/D (SDFFRX1M)                      0.00      34.81 r
  data arrival time                                                 34.81

  clock MASTER_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  DUT_1/counter_reg[24]/CK (SDFFRX1M)                     0.00       0.01 r
  library hold time                                      -0.23      -0.22
  data required time                                                -0.22
  --------------------------------------------------------------------------
  data required time                                                -0.22
  data arrival time                                                -34.81
  --------------------------------------------------------------------------
  slack (MET)                                                       35.03


  Startpoint: Data_valid (input port clocked by MASTER_CLK)
  Endpoint: DUT_1/counter_reg[23]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   30.00      30.00 r
  Data_valid (in)                                         0.52      30.52 r
  DUT_1/Data_valid (serializer_test_1)                    0.00      30.52 r
  DUT_1/U63/Y (CLKBUFX6M)                                 0.85      31.37 r
  DUT_1/U60/Y (INVX6M)                                    0.61      31.98 f
  DUT_1/U139/Y (NAND3X2M)                                 0.59      32.56 r
  DUT_1/U62/Y (NAND2X2M)                                  0.62      33.18 f
  DUT_1/U59/Y (CLKBUFX6M)                                 0.82      34.01 f
  DUT_1/U133/Y (OAI2BB2X1M)                               0.80      34.81 r
  DUT_1/counter_reg[23]/D (SDFFRX1M)                      0.00      34.81 r
  data arrival time                                                 34.81

  clock MASTER_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  DUT_1/counter_reg[23]/CK (SDFFRX1M)                     0.00       0.01 r
  library hold time                                      -0.23      -0.22
  data required time                                                -0.22
  --------------------------------------------------------------------------
  data required time                                                -0.22
  data arrival time                                                -34.81
  --------------------------------------------------------------------------
  slack (MET)                                                       35.03


  Startpoint: Data_valid (input port clocked by MASTER_CLK)
  Endpoint: DUT_1/counter_reg[0]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   30.00      30.00 r
  Data_valid (in)                                         0.52      30.52 r
  DUT_1/Data_valid (serializer_test_1)                    0.00      30.52 r
  DUT_1/U63/Y (CLKBUFX6M)                                 0.85      31.37 r
  DUT_1/U60/Y (INVX6M)                                    0.61      31.98 f
  DUT_1/U139/Y (NAND3X2M)                                 0.59      32.56 r
  DUT_1/U62/Y (NAND2X2M)                                  0.62      33.18 f
  DUT_1/U58/Y (CLKBUFX6M)                                 1.00      34.19 f
  DUT_1/U130/Y (OAI2BB2X1M)                               0.86      35.05 r
  DUT_1/counter_reg[0]/D (SDFFRX2M)                       0.00      35.05 r
  data arrival time                                                 35.05

  clock MASTER_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  DUT_1/counter_reg[0]/CK (SDFFRX2M)                      0.00       0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                -35.05
  --------------------------------------------------------------------------
  slack (MET)                                                       35.25


  Startpoint: Data_valid (input port clocked by MASTER_CLK)
  Endpoint: DUT_1/counter_reg[4]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   30.00      30.00 r
  Data_valid (in)                                         0.52      30.52 r
  DUT_1/Data_valid (serializer_test_1)                    0.00      30.52 r
  DUT_1/U63/Y (CLKBUFX6M)                                 0.85      31.37 r
  DUT_1/U60/Y (INVX6M)                                    0.61      31.98 f
  DUT_1/U139/Y (NAND3X2M)                                 0.59      32.56 r
  DUT_1/U62/Y (NAND2X2M)                                  0.62      33.18 f
  DUT_1/U58/Y (CLKBUFX6M)                                 1.00      34.19 f
  DUT_1/U127/Y (OAI2BB2X1M)                               0.86      35.05 r
  DUT_1/counter_reg[4]/D (SDFFRX2M)                       0.00      35.05 r
  data arrival time                                                 35.05

  clock MASTER_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  DUT_1/counter_reg[4]/CK (SDFFRX2M)                      0.00       0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                -35.05
  --------------------------------------------------------------------------
  slack (MET)                                                       35.25


  Startpoint: Data_valid (input port clocked by MASTER_CLK)
  Endpoint: DUT_1/counter_reg[11]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   30.00      30.00 r
  Data_valid (in)                                         0.52      30.52 r
  DUT_1/Data_valid (serializer_test_1)                    0.00      30.52 r
  DUT_1/U63/Y (CLKBUFX6M)                                 0.85      31.37 r
  DUT_1/U60/Y (INVX6M)                                    0.61      31.98 f
  DUT_1/U139/Y (NAND3X2M)                                 0.59      32.56 r
  DUT_1/U62/Y (NAND2X2M)                                  0.62      33.18 f
  DUT_1/U58/Y (CLKBUFX6M)                                 1.00      34.19 f
  DUT_1/U120/Y (OAI2BB2X1M)                               0.86      35.05 r
  DUT_1/counter_reg[11]/D (SDFFRX2M)                      0.00      35.05 r
  data arrival time                                                 35.05

  clock MASTER_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  DUT_1/counter_reg[11]/CK (SDFFRX2M)                     0.00       0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                -35.05
  --------------------------------------------------------------------------
  slack (MET)                                                       35.25


  Startpoint: Data_valid (input port clocked by MASTER_CLK)
  Endpoint: DUT_1/counter_reg[12]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   30.00      30.00 r
  Data_valid (in)                                         0.52      30.52 r
  DUT_1/Data_valid (serializer_test_1)                    0.00      30.52 r
  DUT_1/U63/Y (CLKBUFX6M)                                 0.85      31.37 r
  DUT_1/U60/Y (INVX6M)                                    0.61      31.98 f
  DUT_1/U139/Y (NAND3X2M)                                 0.59      32.56 r
  DUT_1/U62/Y (NAND2X2M)                                  0.62      33.18 f
  DUT_1/U57/Y (CLKBUFX6M)                                 1.00      34.19 f
  DUT_1/U119/Y (OAI2BB2X1M)                               0.86      35.05 r
  DUT_1/counter_reg[12]/D (SDFFRX2M)                      0.00      35.05 r
  data arrival time                                                 35.05

  clock MASTER_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  DUT_1/counter_reg[12]/CK (SDFFRX2M)                     0.00       0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                -35.05
  --------------------------------------------------------------------------
  slack (MET)                                                       35.25


  Startpoint: Data_valid (input port clocked by MASTER_CLK)
  Endpoint: DUT_1/counter_reg[7]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   30.00      30.00 r
  Data_valid (in)                                         0.52      30.52 r
  DUT_1/Data_valid (serializer_test_1)                    0.00      30.52 r
  DUT_1/U63/Y (CLKBUFX6M)                                 0.85      31.37 r
  DUT_1/U60/Y (INVX6M)                                    0.61      31.98 f
  DUT_1/U139/Y (NAND3X2M)                                 0.59      32.56 r
  DUT_1/U62/Y (NAND2X2M)                                  0.62      33.18 f
  DUT_1/U58/Y (CLKBUFX6M)                                 1.00      34.19 f
  DUT_1/U124/Y (OAI2BB2X1M)                               0.86      35.05 r
  DUT_1/counter_reg[7]/D (SDFFRX2M)                       0.00      35.05 r
  data arrival time                                                 35.05

  clock MASTER_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  DUT_1/counter_reg[7]/CK (SDFFRX2M)                      0.00       0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                -35.05
  --------------------------------------------------------------------------
  slack (MET)                                                       35.25


  Startpoint: Data_valid (input port clocked by MASTER_CLK)
  Endpoint: DUT_1/counter_reg[8]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   30.00      30.00 r
  Data_valid (in)                                         0.52      30.52 r
  DUT_1/Data_valid (serializer_test_1)                    0.00      30.52 r
  DUT_1/U63/Y (CLKBUFX6M)                                 0.85      31.37 r
  DUT_1/U60/Y (INVX6M)                                    0.61      31.98 f
  DUT_1/U139/Y (NAND3X2M)                                 0.59      32.56 r
  DUT_1/U62/Y (NAND2X2M)                                  0.62      33.18 f
  DUT_1/U58/Y (CLKBUFX6M)                                 1.00      34.19 f
  DUT_1/U123/Y (OAI2BB2X1M)                               0.86      35.05 r
  DUT_1/counter_reg[8]/D (SDFFRX2M)                       0.00      35.05 r
  data arrival time                                                 35.05

  clock MASTER_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  DUT_1/counter_reg[8]/CK (SDFFRX2M)                      0.00       0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                -35.05
  --------------------------------------------------------------------------
  slack (MET)                                                       35.25


  Startpoint: Data_valid (input port clocked by MASTER_CLK)
  Endpoint: DUT_1/counter_reg[15]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   30.00      30.00 r
  Data_valid (in)                                         0.52      30.52 r
  DUT_1/Data_valid (serializer_test_1)                    0.00      30.52 r
  DUT_1/U63/Y (CLKBUFX6M)                                 0.85      31.37 r
  DUT_1/U60/Y (INVX6M)                                    0.61      31.98 f
  DUT_1/U139/Y (NAND3X2M)                                 0.59      32.56 r
  DUT_1/U62/Y (NAND2X2M)                                  0.62      33.18 f
  DUT_1/U57/Y (CLKBUFX6M)                                 1.00      34.19 f
  DUT_1/U116/Y (OAI2BB2X1M)                               0.86      35.05 r
  DUT_1/counter_reg[15]/D (SDFFRX2M)                      0.00      35.05 r
  data arrival time                                                 35.05

  clock MASTER_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  DUT_1/counter_reg[15]/CK (SDFFRX2M)                     0.00       0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                -35.05
  --------------------------------------------------------------------------
  slack (MET)                                                       35.25


  Startpoint: Data_valid (input port clocked by MASTER_CLK)
  Endpoint: DUT_1/counter_reg[16]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   30.00      30.00 r
  Data_valid (in)                                         0.52      30.52 r
  DUT_1/Data_valid (serializer_test_1)                    0.00      30.52 r
  DUT_1/U63/Y (CLKBUFX6M)                                 0.85      31.37 r
  DUT_1/U60/Y (INVX6M)                                    0.61      31.98 f
  DUT_1/U139/Y (NAND3X2M)                                 0.59      32.56 r
  DUT_1/U62/Y (NAND2X2M)                                  0.62      33.18 f
  DUT_1/U57/Y (CLKBUFX6M)                                 1.00      34.19 f
  DUT_1/U115/Y (OAI2BB2X1M)                               0.86      35.05 r
  DUT_1/counter_reg[16]/D (SDFFRX2M)                      0.00      35.05 r
  data arrival time                                                 35.05

  clock MASTER_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  DUT_1/counter_reg[16]/CK (SDFFRX2M)                     0.00       0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                -35.05
  --------------------------------------------------------------------------
  slack (MET)                                                       35.25


  Startpoint: Data_valid (input port clocked by MASTER_CLK)
  Endpoint: DUT_1/counter_reg[19]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   30.00      30.00 r
  Data_valid (in)                                         0.52      30.52 r
  DUT_1/Data_valid (serializer_test_1)                    0.00      30.52 r
  DUT_1/U63/Y (CLKBUFX6M)                                 0.85      31.37 r
  DUT_1/U60/Y (INVX6M)                                    0.61      31.98 f
  DUT_1/U139/Y (NAND3X2M)                                 0.59      32.56 r
  DUT_1/U62/Y (NAND2X2M)                                  0.62      33.18 f
  DUT_1/U57/Y (CLKBUFX6M)                                 1.00      34.19 f
  DUT_1/U112/Y (OAI2BB2X1M)                               0.86      35.05 r
  DUT_1/counter_reg[19]/D (SDFFRX2M)                      0.00      35.05 r
  data arrival time                                                 35.05

  clock MASTER_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  DUT_1/counter_reg[19]/CK (SDFFRX2M)                     0.00       0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                -35.05
  --------------------------------------------------------------------------
  slack (MET)                                                       35.25


  Startpoint: Data_valid (input port clocked by MASTER_CLK)
  Endpoint: DUT_1/counter_reg[20]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   30.00      30.00 r
  Data_valid (in)                                         0.52      30.52 r
  DUT_1/Data_valid (serializer_test_1)                    0.00      30.52 r
  DUT_1/U63/Y (CLKBUFX6M)                                 0.85      31.37 r
  DUT_1/U60/Y (INVX6M)                                    0.61      31.98 f
  DUT_1/U139/Y (NAND3X2M)                                 0.59      32.56 r
  DUT_1/U62/Y (NAND2X2M)                                  0.62      33.18 f
  DUT_1/U57/Y (CLKBUFX6M)                                 1.00      34.19 f
  DUT_1/U111/Y (OAI2BB2X1M)                               0.86      35.05 r
  DUT_1/counter_reg[20]/D (SDFFRX2M)                      0.00      35.05 r
  data arrival time                                                 35.05

  clock MASTER_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  DUT_1/counter_reg[20]/CK (SDFFRX2M)                     0.00       0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                -35.05
  --------------------------------------------------------------------------
  slack (MET)                                                       35.25


  Startpoint: Data_valid (input port clocked by MASTER_CLK)
  Endpoint: DUT_1/counter_reg[1]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   30.00      30.00 r
  Data_valid (in)                                         0.52      30.52 r
  DUT_1/Data_valid (serializer_test_1)                    0.00      30.52 r
  DUT_1/U63/Y (CLKBUFX6M)                                 0.85      31.37 r
  DUT_1/U60/Y (INVX6M)                                    0.61      31.98 f
  DUT_1/U139/Y (NAND3X2M)                                 0.59      32.56 r
  DUT_1/U62/Y (NAND2X2M)                                  0.62      33.18 f
  DUT_1/U58/Y (CLKBUFX6M)                                 1.00      34.19 f
  DUT_1/U129/Y (OAI2BB2X1M)                               0.86      35.05 r
  DUT_1/counter_reg[1]/D (SDFFRX2M)                       0.00      35.05 r
  data arrival time                                                 35.05

  clock MASTER_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  DUT_1/counter_reg[1]/CK (SDFFRX2M)                      0.00       0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                -35.05
  --------------------------------------------------------------------------
  slack (MET)                                                       35.25


  Startpoint: Data_valid (input port clocked by MASTER_CLK)
  Endpoint: DUT_1/counter_reg[31]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   30.00      30.00 r
  Data_valid (in)                                         0.52      30.52 r
  DUT_1/Data_valid (serializer_test_1)                    0.00      30.52 r
  DUT_1/U63/Y (CLKBUFX6M)                                 0.85      31.37 r
  DUT_1/U60/Y (INVX6M)                                    0.61      31.98 f
  DUT_1/U139/Y (NAND3X2M)                                 0.59      32.56 r
  DUT_1/U62/Y (NAND2X2M)                                  0.62      33.18 f
  DUT_1/U58/Y (CLKBUFX6M)                                 1.00      34.19 f
  DUT_1/U131/Y (OAI2BB2X1M)                               0.86      35.05 r
  DUT_1/counter_reg[31]/D (SDFFRX1M)                      0.00      35.05 r
  data arrival time                                                 35.05

  clock MASTER_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  DUT_1/counter_reg[31]/CK (SDFFRX1M)                     0.00       0.01 r
  library hold time                                      -0.23      -0.22
  data required time                                                -0.22
  --------------------------------------------------------------------------
  data required time                                                -0.22
  data arrival time                                                -35.05
  --------------------------------------------------------------------------
  slack (MET)                                                       35.28


  Startpoint: Data_valid (input port clocked by MASTER_CLK)
  Endpoint: DUT_1/counter_reg[10]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   30.00      30.00 r
  Data_valid (in)                                         0.52      30.52 r
  DUT_1/Data_valid (serializer_test_1)                    0.00      30.52 r
  DUT_1/U63/Y (CLKBUFX6M)                                 0.85      31.37 r
  DUT_1/U60/Y (INVX6M)                                    0.61      31.98 f
  DUT_1/U139/Y (NAND3X2M)                                 0.59      32.56 r
  DUT_1/U62/Y (NAND2X2M)                                  0.62      33.18 f
  DUT_1/U58/Y (CLKBUFX6M)                                 1.00      34.19 f
  DUT_1/U121/Y (OAI2BB2X1M)                               0.86      35.05 r
  DUT_1/counter_reg[10]/D (SDFFRX1M)                      0.00      35.05 r
  data arrival time                                                 35.05

  clock MASTER_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  DUT_1/counter_reg[10]/CK (SDFFRX1M)                     0.00       0.01 r
  library hold time                                      -0.23      -0.22
  data required time                                                -0.22
  --------------------------------------------------------------------------
  data required time                                                -0.22
  data arrival time                                                -35.05
  --------------------------------------------------------------------------
  slack (MET)                                                       35.28


  Startpoint: Data_valid (input port clocked by MASTER_CLK)
  Endpoint: DUT_1/counter_reg[9]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   30.00      30.00 r
  Data_valid (in)                                         0.52      30.52 r
  DUT_1/Data_valid (serializer_test_1)                    0.00      30.52 r
  DUT_1/U63/Y (CLKBUFX6M)                                 0.85      31.37 r
  DUT_1/U60/Y (INVX6M)                                    0.61      31.98 f
  DUT_1/U139/Y (NAND3X2M)                                 0.59      32.56 r
  DUT_1/U62/Y (NAND2X2M)                                  0.62      33.18 f
  DUT_1/U58/Y (CLKBUFX6M)                                 1.00      34.19 f
  DUT_1/U122/Y (OAI2BB2X1M)                               0.86      35.05 r
  DUT_1/counter_reg[9]/D (SDFFRX1M)                       0.00      35.05 r
  data arrival time                                                 35.05

  clock MASTER_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  DUT_1/counter_reg[9]/CK (SDFFRX1M)                      0.00       0.01 r
  library hold time                                      -0.23      -0.22
  data required time                                                -0.22
  --------------------------------------------------------------------------
  data required time                                                -0.22
  data arrival time                                                -35.05
  --------------------------------------------------------------------------
  slack (MET)                                                       35.28


  Startpoint: Data_valid (input port clocked by MASTER_CLK)
  Endpoint: DUT_1/counter_reg[6]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   30.00      30.00 r
  Data_valid (in)                                         0.52      30.52 r
  DUT_1/Data_valid (serializer_test_1)                    0.00      30.52 r
  DUT_1/U63/Y (CLKBUFX6M)                                 0.85      31.37 r
  DUT_1/U60/Y (INVX6M)                                    0.61      31.98 f
  DUT_1/U139/Y (NAND3X2M)                                 0.59      32.56 r
  DUT_1/U62/Y (NAND2X2M)                                  0.62      33.18 f
  DUT_1/U57/Y (CLKBUFX6M)                                 1.00      34.19 f
  DUT_1/U125/Y (OAI2BB2X1M)                               0.86      35.05 r
  DUT_1/counter_reg[6]/D (SDFFRX1M)                       0.00      35.05 r
  data arrival time                                                 35.05

  clock MASTER_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  DUT_1/counter_reg[6]/CK (SDFFRX1M)                      0.00       0.01 r
  library hold time                                      -0.23      -0.22
  data required time                                                -0.22
  --------------------------------------------------------------------------
  data required time                                                -0.22
  data arrival time                                                -35.05
  --------------------------------------------------------------------------
  slack (MET)                                                       35.28


  Startpoint: Data_valid (input port clocked by MASTER_CLK)
  Endpoint: DUT_1/counter_reg[5]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   30.00      30.00 r
  Data_valid (in)                                         0.52      30.52 r
  DUT_1/Data_valid (serializer_test_1)                    0.00      30.52 r
  DUT_1/U63/Y (CLKBUFX6M)                                 0.85      31.37 r
  DUT_1/U60/Y (INVX6M)                                    0.61      31.98 f
  DUT_1/U139/Y (NAND3X2M)                                 0.59      32.56 r
  DUT_1/U62/Y (NAND2X2M)                                  0.62      33.18 f
  DUT_1/U58/Y (CLKBUFX6M)                                 1.00      34.19 f
  DUT_1/U126/Y (OAI2BB2X1M)                               0.86      35.05 r
  DUT_1/counter_reg[5]/D (SDFFRX1M)                       0.00      35.05 r
  data arrival time                                                 35.05

  clock MASTER_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  DUT_1/counter_reg[5]/CK (SDFFRX1M)                      0.00       0.01 r
  library hold time                                      -0.23      -0.22
  data required time                                                -0.22
  --------------------------------------------------------------------------
  data required time                                                -0.22
  data arrival time                                                -35.05
  --------------------------------------------------------------------------
  slack (MET)                                                       35.28


  Startpoint: Data_valid (input port clocked by MASTER_CLK)
  Endpoint: DUT_1/counter_reg[2]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   30.00      30.00 r
  Data_valid (in)                                         0.52      30.52 r
  DUT_1/Data_valid (serializer_test_1)                    0.00      30.52 r
  DUT_1/U63/Y (CLKBUFX6M)                                 0.85      31.37 r
  DUT_1/U60/Y (INVX6M)                                    0.61      31.98 f
  DUT_1/U139/Y (NAND3X2M)                                 0.59      32.56 r
  DUT_1/U62/Y (NAND2X2M)                                  0.62      33.18 f
  DUT_1/U58/Y (CLKBUFX6M)                                 1.00      34.19 f
  DUT_1/U128/Y (OAI2BB2X1M)                               0.86      35.05 r
  DUT_1/counter_reg[2]/D (SDFFRX1M)                       0.00      35.05 r
  data arrival time                                                 35.05

  clock MASTER_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  DUT_1/counter_reg[2]/CK (SDFFRX1M)                      0.00       0.01 r
  library hold time                                      -0.23      -0.22
  data required time                                                -0.22
  --------------------------------------------------------------------------
  data required time                                                -0.22
  data arrival time                                                -35.05
  --------------------------------------------------------------------------
  slack (MET)                                                       35.28


  Startpoint: Data_valid (input port clocked by MASTER_CLK)
  Endpoint: DUT_1/counter_reg[13]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   30.00      30.00 r
  Data_valid (in)                                         0.52      30.52 r
  DUT_1/Data_valid (serializer_test_1)                    0.00      30.52 r
  DUT_1/U63/Y (CLKBUFX6M)                                 0.85      31.37 r
  DUT_1/U60/Y (INVX6M)                                    0.61      31.98 f
  DUT_1/U139/Y (NAND3X2M)                                 0.59      32.56 r
  DUT_1/U62/Y (NAND2X2M)                                  0.62      33.18 f
  DUT_1/U57/Y (CLKBUFX6M)                                 1.00      34.19 f
  DUT_1/U118/Y (OAI2BB2X1M)                               0.86      35.05 r
  DUT_1/counter_reg[13]/D (SDFFRX1M)                      0.00      35.05 r
  data arrival time                                                 35.05

  clock MASTER_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  DUT_1/counter_reg[13]/CK (SDFFRX1M)                     0.00       0.01 r
  library hold time                                      -0.23      -0.22
  data required time                                                -0.22
  --------------------------------------------------------------------------
  data required time                                                -0.22
  data arrival time                                                -35.05
  --------------------------------------------------------------------------
  slack (MET)                                                       35.28


  Startpoint: Data_valid (input port clocked by MASTER_CLK)
  Endpoint: DUT_1/counter_reg[14]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   30.00      30.00 r
  Data_valid (in)                                         0.52      30.52 r
  DUT_1/Data_valid (serializer_test_1)                    0.00      30.52 r
  DUT_1/U63/Y (CLKBUFX6M)                                 0.85      31.37 r
  DUT_1/U60/Y (INVX6M)                                    0.61      31.98 f
  DUT_1/U139/Y (NAND3X2M)                                 0.59      32.56 r
  DUT_1/U62/Y (NAND2X2M)                                  0.62      33.18 f
  DUT_1/U57/Y (CLKBUFX6M)                                 1.00      34.19 f
  DUT_1/U117/Y (OAI2BB2X1M)                               0.86      35.05 r
  DUT_1/counter_reg[14]/D (SDFFRX1M)                      0.00      35.05 r
  data arrival time                                                 35.05

  clock MASTER_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  DUT_1/counter_reg[14]/CK (SDFFRX1M)                     0.00       0.01 r
  library hold time                                      -0.23      -0.22
  data required time                                                -0.22
  --------------------------------------------------------------------------
  data required time                                                -0.22
  data arrival time                                                -35.05
  --------------------------------------------------------------------------
  slack (MET)                                                       35.28


  Startpoint: Data_valid (input port clocked by MASTER_CLK)
  Endpoint: DUT_1/counter_reg[17]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   30.00      30.00 r
  Data_valid (in)                                         0.52      30.52 r
  DUT_1/Data_valid (serializer_test_1)                    0.00      30.52 r
  DUT_1/U63/Y (CLKBUFX6M)                                 0.85      31.37 r
  DUT_1/U60/Y (INVX6M)                                    0.61      31.98 f
  DUT_1/U139/Y (NAND3X2M)                                 0.59      32.56 r
  DUT_1/U62/Y (NAND2X2M)                                  0.62      33.18 f
  DUT_1/U57/Y (CLKBUFX6M)                                 1.00      34.19 f
  DUT_1/U114/Y (OAI2BB2X1M)                               0.86      35.05 r
  DUT_1/counter_reg[17]/D (SDFFRX1M)                      0.00      35.05 r
  data arrival time                                                 35.05

  clock MASTER_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  DUT_1/counter_reg[17]/CK (SDFFRX1M)                     0.00       0.01 r
  library hold time                                      -0.23      -0.22
  data required time                                                -0.22
  --------------------------------------------------------------------------
  data required time                                                -0.22
  data arrival time                                                -35.05
  --------------------------------------------------------------------------
  slack (MET)                                                       35.28


  Startpoint: Data_valid (input port clocked by MASTER_CLK)
  Endpoint: DUT_1/counter_reg[18]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   30.00      30.00 r
  Data_valid (in)                                         0.52      30.52 r
  DUT_1/Data_valid (serializer_test_1)                    0.00      30.52 r
  DUT_1/U63/Y (CLKBUFX6M)                                 0.85      31.37 r
  DUT_1/U60/Y (INVX6M)                                    0.61      31.98 f
  DUT_1/U139/Y (NAND3X2M)                                 0.59      32.56 r
  DUT_1/U62/Y (NAND2X2M)                                  0.62      33.18 f
  DUT_1/U57/Y (CLKBUFX6M)                                 1.00      34.19 f
  DUT_1/U113/Y (OAI2BB2X1M)                               0.86      35.05 r
  DUT_1/counter_reg[18]/D (SDFFRX1M)                      0.00      35.05 r
  data arrival time                                                 35.05

  clock MASTER_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  DUT_1/counter_reg[18]/CK (SDFFRX1M)                     0.00       0.01 r
  library hold time                                      -0.23      -0.22
  data required time                                                -0.22
  --------------------------------------------------------------------------
  data required time                                                -0.22
  data arrival time                                                -35.05
  --------------------------------------------------------------------------
  slack (MET)                                                       35.28


  Startpoint: Data_valid (input port clocked by MASTER_CLK)
  Endpoint: DUT_1/counter_reg[21]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   30.00      30.00 r
  Data_valid (in)                                         0.52      30.52 r
  DUT_1/Data_valid (serializer_test_1)                    0.00      30.52 r
  DUT_1/U63/Y (CLKBUFX6M)                                 0.85      31.37 r
  DUT_1/U60/Y (INVX6M)                                    0.61      31.98 f
  DUT_1/U139/Y (NAND3X2M)                                 0.59      32.56 r
  DUT_1/U62/Y (NAND2X2M)                                  0.62      33.18 f
  DUT_1/U57/Y (CLKBUFX6M)                                 1.00      34.19 f
  DUT_1/U110/Y (OAI2BB2X1M)                               0.86      35.05 r
  DUT_1/counter_reg[21]/D (SDFFRX1M)                      0.00      35.05 r
  data arrival time                                                 35.05

  clock MASTER_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  DUT_1/counter_reg[21]/CK (SDFFRX1M)                     0.00       0.01 r
  library hold time                                      -0.23      -0.22
  data required time                                                -0.22
  --------------------------------------------------------------------------
  data required time                                                -0.22
  data arrival time                                                -35.05
  --------------------------------------------------------------------------
  slack (MET)                                                       35.28


  Startpoint: Data_valid (input port clocked by MASTER_CLK)
  Endpoint: DUT_1/counter_reg[22]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   30.00      30.00 r
  Data_valid (in)                                         0.52      30.52 r
  DUT_1/Data_valid (serializer_test_1)                    0.00      30.52 r
  DUT_1/U63/Y (CLKBUFX6M)                                 0.85      31.37 r
  DUT_1/U60/Y (INVX6M)                                    0.61      31.98 f
  DUT_1/U139/Y (NAND3X2M)                                 0.59      32.56 r
  DUT_1/U62/Y (NAND2X2M)                                  0.62      33.18 f
  DUT_1/U57/Y (CLKBUFX6M)                                 1.00      34.19 f
  DUT_1/U109/Y (OAI2BB2X1M)                               0.86      35.05 r
  DUT_1/counter_reg[22]/D (SDFFRX1M)                      0.00      35.05 r
  data arrival time                                                 35.05

  clock MASTER_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  DUT_1/counter_reg[22]/CK (SDFFRX1M)                     0.00       0.01 r
  library hold time                                      -0.23      -0.22
  data required time                                                -0.22
  --------------------------------------------------------------------------
  data required time                                                -0.22
  data arrival time                                                -35.05
  --------------------------------------------------------------------------
  slack (MET)                                                       35.28


  Startpoint: Data_valid (input port clocked by MASTER_CLK)
  Endpoint: DUT_1/counter_reg[30]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   30.00      30.00 r
  Data_valid (in)                                         0.52      30.52 r
  DUT_1/Data_valid (serializer_test_1)                    0.00      30.52 r
  DUT_1/U63/Y (CLKBUFX6M)                                 0.85      31.37 r
  DUT_1/U60/Y (INVX6M)                                    0.61      31.98 f
  DUT_1/U139/Y (NAND3X2M)                                 0.59      32.56 r
  DUT_1/U62/Y (NAND2X2M)                                  0.62      33.18 f
  DUT_1/U58/Y (CLKBUFX6M)                                 1.00      34.19 f
  DUT_1/U108/Y (OAI2BB2X1M)                               0.86      35.05 r
  DUT_1/counter_reg[30]/D (SDFFRX1M)                      0.00      35.05 r
  data arrival time                                                 35.05

  clock MASTER_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  DUT_1/counter_reg[30]/CK (SDFFRX1M)                     0.00       0.01 r
  library hold time                                      -0.23      -0.22
  data required time                                                -0.22
  --------------------------------------------------------------------------
  data required time                                                -0.22
  data arrival time                                                -35.05
  --------------------------------------------------------------------------
  slack (MET)                                                       35.28


  Startpoint: DUT_1/parrllel_data_reg[7]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/ser_data_reg
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: MASTER_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)                        0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_1/parrllel_data_reg[7]/CK (SDFFRX1M)                0.00       0.00 r
  DUT_1/parrllel_data_reg[7]/QN (SDFFRX1M)                0.52       0.52 r
  DUT_1/ser_data_reg/SI (SDFFSQX1M)                       0.00       0.52 r
  data arrival time                                                  0.52

  clock MASTER_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  DUT_1/ser_data_reg/CK (SDFFSQX1M)                       0.00       0.01 r
  library hold time                                      -0.20      -0.19
  data required time                                                -0.19
  --------------------------------------------------------------------------
  data required time                                                -0.19
  data arrival time                                                 -0.52
  --------------------------------------------------------------------------
  slack (MET)                                                        0.71


  Startpoint: DUT_2/par_reg
              (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Endpoint: DUT_3/current_state_reg[0]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: MASTER_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)                        0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_2/par_reg/CK (SDFFRX1M)                             0.00       0.00 r
  DUT_2/par_reg/QN (SDFFRX1M)                             0.52       0.52 r
  DUT_2/test_so (Parity_test_1)                           0.00       0.52 r
  DUT_3/test_si (FSM_test_1)                              0.00       0.52 r
  DUT_3/current_state_reg[0]/SI (SDFFRX2M)                0.00       0.52 r
  data arrival time                                                  0.52

  clock MASTER_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  DUT_3/current_state_reg[0]/CK (SDFFRX2M)                0.00       0.01 r
  library hold time                                      -0.22      -0.21
  data required time                                                -0.21
  --------------------------------------------------------------------------
  data required time                                                -0.21
  data arrival time                                                 -0.52
  --------------------------------------------------------------------------
  slack (MET)                                                        0.74


  Startpoint: DUT_1/parrllel_data_reg[4]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/parrllel_data_reg[5]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: MASTER_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)                        0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_1/parrllel_data_reg[4]/CK (SDFFRX1M)                0.00       0.00 r
  DUT_1/parrllel_data_reg[4]/QN (SDFFRX1M)                0.52       0.52 r
  DUT_1/parrllel_data_reg[5]/SI (SDFFRX1M)                0.00       0.52 r
  data arrival time                                                  0.52

  clock MASTER_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  DUT_1/parrllel_data_reg[5]/CK (SDFFRX1M)                0.00       0.01 r
  library hold time                                      -0.25      -0.24
  data required time                                                -0.24
  --------------------------------------------------------------------------
  data required time                                                -0.24
  data arrival time                                                 -0.52
  --------------------------------------------------------------------------
  slack (MET)                                                        0.76


  Startpoint: DUT_1/parrllel_data_reg[0]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/parrllel_data_reg[1]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: MASTER_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)                        0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_1/parrllel_data_reg[0]/CK (SDFFRX1M)                0.00       0.00 r
  DUT_1/parrllel_data_reg[0]/QN (SDFFRX1M)                0.52       0.52 r
  DUT_1/parrllel_data_reg[1]/SI (SDFFRX1M)                0.00       0.52 r
  data arrival time                                                  0.52

  clock MASTER_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  DUT_1/parrllel_data_reg[1]/CK (SDFFRX1M)                0.00       0.01 r
  library hold time                                      -0.25      -0.24
  data required time                                                -0.24
  --------------------------------------------------------------------------
  data required time                                                -0.24
  data arrival time                                                 -0.52
  --------------------------------------------------------------------------
  slack (MET)                                                        0.76


  Startpoint: DUT_1/parrllel_data_reg[5]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/parrllel_data_reg[6]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: MASTER_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)                        0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_1/parrllel_data_reg[5]/CK (SDFFRX1M)                0.00       0.00 r
  DUT_1/parrllel_data_reg[5]/QN (SDFFRX1M)                0.52       0.52 r
  DUT_1/parrllel_data_reg[6]/SI (SDFFRX1M)                0.00       0.52 r
  data arrival time                                                  0.52

  clock MASTER_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  DUT_1/parrllel_data_reg[6]/CK (SDFFRX1M)                0.00       0.01 r
  library hold time                                      -0.25      -0.24
  data required time                                                -0.24
  --------------------------------------------------------------------------
  data required time                                                -0.24
  data arrival time                                                 -0.52
  --------------------------------------------------------------------------
  slack (MET)                                                        0.76


  Startpoint: DUT_1/parrllel_data_reg[1]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/parrllel_data_reg[2]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: MASTER_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)                        0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_1/parrllel_data_reg[1]/CK (SDFFRX1M)                0.00       0.00 r
  DUT_1/parrllel_data_reg[1]/QN (SDFFRX1M)                0.52       0.52 r
  DUT_1/parrllel_data_reg[2]/SI (SDFFRX1M)                0.00       0.52 r
  data arrival time                                                  0.52

  clock MASTER_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  DUT_1/parrllel_data_reg[2]/CK (SDFFRX1M)                0.00       0.01 r
  library hold time                                      -0.25      -0.24
  data required time                                                -0.24
  --------------------------------------------------------------------------
  data required time                                                -0.24
  data arrival time                                                 -0.52
  --------------------------------------------------------------------------
  slack (MET)                                                        0.76


  Startpoint: DUT_1/parrllel_data_reg[3]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/parrllel_data_reg[4]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: MASTER_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)                        0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_1/parrllel_data_reg[3]/CK (SDFFRX1M)                0.00       0.00 r
  DUT_1/parrllel_data_reg[3]/QN (SDFFRX1M)                0.52       0.52 r
  DUT_1/parrllel_data_reg[4]/SI (SDFFRX1M)                0.00       0.52 r
  data arrival time                                                  0.52

  clock MASTER_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  DUT_1/parrllel_data_reg[4]/CK (SDFFRX1M)                0.00       0.01 r
  library hold time                                      -0.25      -0.24
  data required time                                                -0.24
  --------------------------------------------------------------------------
  data required time                                                -0.24
  data arrival time                                                 -0.52
  --------------------------------------------------------------------------
  slack (MET)                                                        0.76


  Startpoint: DUT_1/parrllel_data_reg[6]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/parrllel_data_reg[7]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: MASTER_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)                        0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_1/parrllel_data_reg[6]/CK (SDFFRX1M)                0.00       0.00 r
  DUT_1/parrllel_data_reg[6]/QN (SDFFRX1M)                0.52       0.52 r
  DUT_1/parrllel_data_reg[7]/SI (SDFFRX1M)                0.00       0.52 r
  data arrival time                                                  0.52

  clock MASTER_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  DUT_1/parrllel_data_reg[7]/CK (SDFFRX1M)                0.00       0.01 r
  library hold time                                      -0.25      -0.24
  data required time                                                -0.24
  --------------------------------------------------------------------------
  data required time                                                -0.24
  data arrival time                                                 -0.52
  --------------------------------------------------------------------------
  slack (MET)                                                        0.76


  Startpoint: DUT_1/parrllel_data_reg[2]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/parrllel_data_reg[3]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: MASTER_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)                        0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_1/parrllel_data_reg[2]/CK (SDFFRX1M)                0.00       0.00 r
  DUT_1/parrllel_data_reg[2]/QN (SDFFRX1M)                0.52       0.52 r
  DUT_1/parrllel_data_reg[3]/SI (SDFFRX1M)                0.00       0.52 r
  data arrival time                                                  0.52

  clock MASTER_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  DUT_1/parrllel_data_reg[3]/CK (SDFFRX1M)                0.00       0.01 r
  library hold time                                      -0.25      -0.24
  data required time                                                -0.24
  --------------------------------------------------------------------------
  data required time                                                -0.24
  data arrival time                                                 -0.52
  --------------------------------------------------------------------------
  slack (MET)                                                        0.76


  Startpoint: DUT_3/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Endpoint: DUT_3/current_state_reg[1]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: MASTER_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)                        0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_3/current_state_reg[2]/CK (SDFFRX4M)                0.00       0.00 r
  DUT_3/current_state_reg[2]/QN (SDFFRX4M)                0.41       0.41 f
  DUT_3/U30/Y (AND2X2M)                                   0.30       0.71 f
  DUT_3/current_state_reg[1]/D (SDFFRX4M)                 0.00       0.71 f
  data arrival time                                                  0.71

  clock MASTER_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  DUT_3/current_state_reg[1]/CK (SDFFRX4M)                0.00       0.01 r
  library hold time                                      -0.15      -0.14
  data required time                                                -0.14
  --------------------------------------------------------------------------
  data required time                                                -0.14
  data arrival time                                                 -0.71
  --------------------------------------------------------------------------
  slack (MET)                                                        0.85


  Startpoint: DUT_1/counter_reg[0]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/counter_reg[1]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: MASTER_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)         0.00       0.00
  clock network delay (ideal)              0.00       0.00
  DUT_1/counter_reg[0]/CK (SDFFRX2M)       0.00       0.00 r
  DUT_1/counter_reg[0]/QN (SDFFRX2M)       0.55       0.55 f
  DUT_1/counter_reg[1]/SI (SDFFRX2M)       0.00       0.55 f
  data arrival time                                   0.55

  clock MASTER_CLK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  DUT_1/counter_reg[1]/CK (SDFFRX2M)       0.00       0.01 r
  library hold time                       -0.35      -0.34
  data required time                                 -0.34
  -----------------------------------------------------------
  data required time                                 -0.34
  data arrival time                                  -0.55
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: DUT_1/counter_reg[11]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/counter_reg[12]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: MASTER_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)         0.00       0.00
  clock network delay (ideal)              0.00       0.00
  DUT_1/counter_reg[11]/CK (SDFFRX2M)      0.00       0.00 r
  DUT_1/counter_reg[11]/QN (SDFFRX2M)      0.55       0.55 f
  DUT_1/counter_reg[12]/SI (SDFFRX2M)      0.00       0.55 f
  data arrival time                                   0.55

  clock MASTER_CLK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  DUT_1/counter_reg[12]/CK (SDFFRX2M)      0.00       0.01 r
  library hold time                       -0.35      -0.34
  data required time                                 -0.34
  -----------------------------------------------------------
  data required time                                 -0.34
  data arrival time                                  -0.55
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: DUT_1/counter_reg[7]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/counter_reg[8]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: MASTER_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)         0.00       0.00
  clock network delay (ideal)              0.00       0.00
  DUT_1/counter_reg[7]/CK (SDFFRX2M)       0.00       0.00 r
  DUT_1/counter_reg[7]/QN (SDFFRX2M)       0.55       0.55 f
  DUT_1/counter_reg[8]/SI (SDFFRX2M)       0.00       0.55 f
  data arrival time                                   0.55

  clock MASTER_CLK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  DUT_1/counter_reg[8]/CK (SDFFRX2M)       0.00       0.01 r
  library hold time                       -0.35      -0.34
  data required time                                 -0.34
  -----------------------------------------------------------
  data required time                                 -0.34
  data arrival time                                  -0.55
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: DUT_1/counter_reg[15]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/counter_reg[16]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: MASTER_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)         0.00       0.00
  clock network delay (ideal)              0.00       0.00
  DUT_1/counter_reg[15]/CK (SDFFRX2M)      0.00       0.00 r
  DUT_1/counter_reg[15]/QN (SDFFRX2M)      0.55       0.55 f
  DUT_1/counter_reg[16]/SI (SDFFRX2M)      0.00       0.55 f
  data arrival time                                   0.55

  clock MASTER_CLK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  DUT_1/counter_reg[16]/CK (SDFFRX2M)      0.00       0.01 r
  library hold time                       -0.35      -0.34
  data required time                                 -0.34
  -----------------------------------------------------------
  data required time                                 -0.34
  data arrival time                                  -0.55
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: DUT_1/counter_reg[19]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/counter_reg[20]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: MASTER_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)         0.00       0.00
  clock network delay (ideal)              0.00       0.00
  DUT_1/counter_reg[19]/CK (SDFFRX2M)      0.00       0.00 r
  DUT_1/counter_reg[19]/QN (SDFFRX2M)      0.55       0.55 f
  DUT_1/counter_reg[20]/SI (SDFFRX2M)      0.00       0.55 f
  data arrival time                                   0.55

  clock MASTER_CLK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  DUT_1/counter_reg[20]/CK (SDFFRX2M)      0.00       0.01 r
  library hold time                       -0.35      -0.34
  data required time                                 -0.34
  -----------------------------------------------------------
  data required time                                 -0.34
  data arrival time                                  -0.55
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: DUT_1/counter_reg[8]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/counter_reg[9]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: MASTER_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)         0.00       0.00
  clock network delay (ideal)              0.00       0.00
  DUT_1/counter_reg[8]/CK (SDFFRX2M)       0.00       0.00 r
  DUT_1/counter_reg[8]/QN (SDFFRX2M)       0.55       0.55 f
  DUT_1/counter_reg[9]/SI (SDFFRX1M)       0.00       0.55 f
  data arrival time                                   0.55

  clock MASTER_CLK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  DUT_1/counter_reg[9]/CK (SDFFRX1M)       0.00       0.01 r
  library hold time                       -0.38      -0.37
  data required time                                 -0.37
  -----------------------------------------------------------
  data required time                                 -0.37
  data arrival time                                  -0.55
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: DUT_1/counter_reg[4]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/counter_reg[5]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: MASTER_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)         0.00       0.00
  clock network delay (ideal)              0.00       0.00
  DUT_1/counter_reg[4]/CK (SDFFRX2M)       0.00       0.00 r
  DUT_1/counter_reg[4]/QN (SDFFRX2M)       0.55       0.55 f
  DUT_1/counter_reg[5]/SI (SDFFRX1M)       0.00       0.55 f
  data arrival time                                   0.55

  clock MASTER_CLK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  DUT_1/counter_reg[5]/CK (SDFFRX1M)       0.00       0.01 r
  library hold time                       -0.38      -0.37
  data required time                                 -0.37
  -----------------------------------------------------------
  data required time                                 -0.37
  data arrival time                                  -0.55
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: DUT_1/counter_reg[12]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/counter_reg[13]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: MASTER_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)         0.00       0.00
  clock network delay (ideal)              0.00       0.00
  DUT_1/counter_reg[12]/CK (SDFFRX2M)      0.00       0.00 r
  DUT_1/counter_reg[12]/QN (SDFFRX2M)      0.55       0.55 f
  DUT_1/counter_reg[13]/SI (SDFFRX1M)      0.00       0.55 f
  data arrival time                                   0.55

  clock MASTER_CLK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  DUT_1/counter_reg[13]/CK (SDFFRX1M)      0.00       0.01 r
  library hold time                       -0.38      -0.37
  data required time                                 -0.37
  -----------------------------------------------------------
  data required time                                 -0.37
  data arrival time                                  -0.55
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: DUT_1/counter_reg[16]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/counter_reg[17]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: MASTER_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)         0.00       0.00
  clock network delay (ideal)              0.00       0.00
  DUT_1/counter_reg[16]/CK (SDFFRX2M)      0.00       0.00 r
  DUT_1/counter_reg[16]/QN (SDFFRX2M)      0.55       0.55 f
  DUT_1/counter_reg[17]/SI (SDFFRX1M)      0.00       0.55 f
  data arrival time                                   0.55

  clock MASTER_CLK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  DUT_1/counter_reg[17]/CK (SDFFRX1M)      0.00       0.01 r
  library hold time                       -0.38      -0.37
  data required time                                 -0.37
  -----------------------------------------------------------
  data required time                                 -0.37
  data arrival time                                  -0.55
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: DUT_1/counter_reg[20]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/counter_reg[21]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: MASTER_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)         0.00       0.00
  clock network delay (ideal)              0.00       0.00
  DUT_1/counter_reg[20]/CK (SDFFRX2M)      0.00       0.00 r
  DUT_1/counter_reg[20]/QN (SDFFRX2M)      0.55       0.55 f
  DUT_1/counter_reg[21]/SI (SDFFRX1M)      0.00       0.55 f
  data arrival time                                   0.55

  clock MASTER_CLK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  DUT_1/counter_reg[21]/CK (SDFFRX1M)      0.00       0.01 r
  library hold time                       -0.38      -0.37
  data required time                                 -0.37
  -----------------------------------------------------------
  data required time                                 -0.37
  data arrival time                                  -0.55
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: DUT_1/counter_reg[1]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/counter_reg[2]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: MASTER_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)         0.00       0.00
  clock network delay (ideal)              0.00       0.00
  DUT_1/counter_reg[1]/CK (SDFFRX2M)       0.00       0.00 r
  DUT_1/counter_reg[1]/QN (SDFFRX2M)       0.55       0.55 f
  DUT_1/counter_reg[2]/SI (SDFFRX1M)       0.00       0.55 f
  data arrival time                                   0.55

  clock MASTER_CLK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  DUT_1/counter_reg[2]/CK (SDFFRX1M)       0.00       0.01 r
  library hold time                       -0.38      -0.37
  data required time                                 -0.37
  -----------------------------------------------------------
  data required time                                 -0.37
  data arrival time                                  -0.55
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: DUT_3/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Endpoint: DUT_3/current_state_reg[2]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: MASTER_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)                        0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_3/current_state_reg[1]/CK (SDFFRX4M)                0.00       0.00 r
  DUT_3/current_state_reg[1]/QN (SDFFRX4M)                0.60       0.60 f
  DUT_3/current_state_reg[2]/SI (SDFFRX4M)                0.00       0.60 f
  data arrival time                                                  0.60

  clock MASTER_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  DUT_3/current_state_reg[2]/CK (SDFFRX4M)                0.00       0.01 r
  library hold time                                      -0.34      -0.33
  data required time                                                -0.33
  --------------------------------------------------------------------------
  data required time                                                -0.33
  data arrival time                                                 -0.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.93


  Startpoint: DUT_3/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Endpoint: DUT_3/current_state_reg[1]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: MASTER_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)                        0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_3/current_state_reg[0]/CK (SDFFRX2M)                0.00       0.00 r
  DUT_3/current_state_reg[0]/Q (SDFFRX2M)                 0.75       0.75 f
  DUT_3/current_state_reg[1]/SI (SDFFRX4M)                0.00       0.75 f
  data arrival time                                                  0.75

  clock MASTER_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  DUT_3/current_state_reg[1]/CK (SDFFRX4M)                0.00       0.01 r
  library hold time                                      -0.34      -0.33
  data required time                                                -0.33
  --------------------------------------------------------------------------
  data required time                                                -0.33
  data arrival time                                                 -0.75
  --------------------------------------------------------------------------
  slack (MET)                                                        1.08


  Startpoint: DUT_1/counter_reg[31]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/parrllel_data_reg[0]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: MASTER_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)                        0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_1/counter_reg[31]/CK (SDFFRX1M)                     0.00       0.00 r
  DUT_1/counter_reg[31]/Q (SDFFRX1M)                      0.77       0.77 f
  DUT_1/parrllel_data_reg[0]/SI (SDFFRX1M)                0.00       0.77 f
  data arrival time                                                  0.77

  clock MASTER_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  DUT_1/parrllel_data_reg[0]/CK (SDFFRX1M)                0.00       0.01 r
  library hold time                                      -0.39      -0.38
  data required time                                                -0.38
  --------------------------------------------------------------------------
  data required time                                                -0.38
  data arrival time                                                 -0.77
  --------------------------------------------------------------------------
  slack (MET)                                                        1.16


  Startpoint: DUT_1/counter_reg[28]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/counter_reg[29]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: MASTER_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)         0.00       0.00
  clock network delay (ideal)              0.00       0.00
  DUT_1/counter_reg[28]/CK (SDFFRX1M)      0.00       0.00 r
  DUT_1/counter_reg[28]/Q (SDFFRX1M)       0.78       0.78 f
  DUT_1/counter_reg[29]/SI (SDFFRX1M)      0.00       0.78 f
  data arrival time                                   0.78

  clock MASTER_CLK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  DUT_1/counter_reg[29]/CK (SDFFRX1M)      0.00       0.01 r
  library hold time                       -0.40      -0.39
  data required time                                 -0.39
  -----------------------------------------------------------
  data required time                                 -0.39
  data arrival time                                  -0.78
  -----------------------------------------------------------
  slack (MET)                                         1.17


  Startpoint: DUT_1/counter_reg[23]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/counter_reg[24]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: MASTER_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)         0.00       0.00
  clock network delay (ideal)              0.00       0.00
  DUT_1/counter_reg[23]/CK (SDFFRX1M)      0.00       0.00 r
  DUT_1/counter_reg[23]/Q (SDFFRX1M)       0.78       0.78 f
  DUT_1/counter_reg[24]/SI (SDFFRX1M)      0.00       0.78 f
  data arrival time                                   0.78

  clock MASTER_CLK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  DUT_1/counter_reg[24]/CK (SDFFRX1M)      0.00       0.01 r
  library hold time                       -0.40      -0.39
  data required time                                 -0.39
  -----------------------------------------------------------
  data required time                                 -0.39
  data arrival time                                  -0.78
  -----------------------------------------------------------
  slack (MET)                                         1.17


  Startpoint: DUT_1/counter_reg[22]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/counter_reg[23]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: MASTER_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)         0.00       0.00
  clock network delay (ideal)              0.00       0.00
  DUT_1/counter_reg[22]/CK (SDFFRX1M)      0.00       0.00 r
  DUT_1/counter_reg[22]/Q (SDFFRX1M)       0.78       0.78 f
  DUT_1/counter_reg[23]/SI (SDFFRX1M)      0.00       0.78 f
  data arrival time                                   0.78

  clock MASTER_CLK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  DUT_1/counter_reg[23]/CK (SDFFRX1M)      0.00       0.01 r
  library hold time                       -0.40      -0.39
  data required time                                 -0.39
  -----------------------------------------------------------
  data required time                                 -0.39
  data arrival time                                  -0.78
  -----------------------------------------------------------
  slack (MET)                                         1.17


  Startpoint: DUT_1/counter_reg[24]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/counter_reg[25]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: MASTER_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)         0.00       0.00
  clock network delay (ideal)              0.00       0.00
  DUT_1/counter_reg[24]/CK (SDFFRX1M)      0.00       0.00 r
  DUT_1/counter_reg[24]/Q (SDFFRX1M)       0.78       0.78 f
  DUT_1/counter_reg[25]/SI (SDFFRX1M)      0.00       0.78 f
  data arrival time                                   0.78

  clock MASTER_CLK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  DUT_1/counter_reg[25]/CK (SDFFRX1M)      0.00       0.01 r
  library hold time                       -0.40      -0.39
  data required time                                 -0.39
  -----------------------------------------------------------
  data required time                                 -0.39
  data arrival time                                  -0.78
  -----------------------------------------------------------
  slack (MET)                                         1.17


  Startpoint: DUT_1/counter_reg[25]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/counter_reg[26]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: MASTER_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)         0.00       0.00
  clock network delay (ideal)              0.00       0.00
  DUT_1/counter_reg[25]/CK (SDFFRX1M)      0.00       0.00 r
  DUT_1/counter_reg[25]/Q (SDFFRX1M)       0.78       0.78 f
  DUT_1/counter_reg[26]/SI (SDFFRX1M)      0.00       0.78 f
  data arrival time                                   0.78

  clock MASTER_CLK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  DUT_1/counter_reg[26]/CK (SDFFRX1M)      0.00       0.01 r
  library hold time                       -0.40      -0.39
  data required time                                 -0.39
  -----------------------------------------------------------
  data required time                                 -0.39
  data arrival time                                  -0.78
  -----------------------------------------------------------
  slack (MET)                                         1.17


  Startpoint: DUT_1/counter_reg[26]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/counter_reg[27]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: MASTER_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)         0.00       0.00
  clock network delay (ideal)              0.00       0.00
  DUT_1/counter_reg[26]/CK (SDFFRX1M)      0.00       0.00 r
  DUT_1/counter_reg[26]/Q (SDFFRX1M)       0.78       0.78 f
  DUT_1/counter_reg[27]/SI (SDFFRX1M)      0.00       0.78 f
  data arrival time                                   0.78

  clock MASTER_CLK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  DUT_1/counter_reg[27]/CK (SDFFRX1M)      0.00       0.01 r
  library hold time                       -0.40      -0.39
  data required time                                 -0.39
  -----------------------------------------------------------
  data required time                                 -0.39
  data arrival time                                  -0.78
  -----------------------------------------------------------
  slack (MET)                                         1.17


  Startpoint: DUT_1/counter_reg[27]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/counter_reg[28]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: MASTER_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)         0.00       0.00
  clock network delay (ideal)              0.00       0.00
  DUT_1/counter_reg[27]/CK (SDFFRX1M)      0.00       0.00 r
  DUT_1/counter_reg[27]/Q (SDFFRX1M)       0.78       0.78 f
  DUT_1/counter_reg[28]/SI (SDFFRX1M)      0.00       0.78 f
  data arrival time                                   0.78

  clock MASTER_CLK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  DUT_1/counter_reg[28]/CK (SDFFRX1M)      0.00       0.01 r
  library hold time                       -0.40      -0.39
  data required time                                 -0.39
  -----------------------------------------------------------
  data required time                                 -0.39
  data arrival time                                  -0.78
  -----------------------------------------------------------
  slack (MET)                                         1.17


  Startpoint: DUT_1/counter_reg[29]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/counter_reg[30]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: MASTER_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)         0.00       0.00
  clock network delay (ideal)              0.00       0.00
  DUT_1/counter_reg[29]/CK (SDFFRX1M)      0.00       0.00 r
  DUT_1/counter_reg[29]/Q (SDFFRX1M)       0.78       0.78 f
  DUT_1/counter_reg[30]/SI (SDFFRX1M)      0.00       0.78 f
  data arrival time                                   0.78

  clock MASTER_CLK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  DUT_1/counter_reg[30]/CK (SDFFRX1M)      0.00       0.01 r
  library hold time                       -0.40      -0.39
  data required time                                 -0.39
  -----------------------------------------------------------
  data required time                                 -0.39
  data arrival time                                  -0.78
  -----------------------------------------------------------
  slack (MET)                                         1.17


  Startpoint: DUT_1/counter_reg[30]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/counter_reg[31]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: MASTER_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)         0.00       0.00
  clock network delay (ideal)              0.00       0.00
  DUT_1/counter_reg[30]/CK (SDFFRX1M)      0.00       0.00 r
  DUT_1/counter_reg[30]/Q (SDFFRX1M)       0.78       0.78 f
  DUT_1/counter_reg[31]/SI (SDFFRX1M)      0.00       0.78 f
  data arrival time                                   0.78

  clock MASTER_CLK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  DUT_1/counter_reg[31]/CK (SDFFRX1M)      0.00       0.01 r
  library hold time                       -0.40      -0.39
  data required time                                 -0.39
  -----------------------------------------------------------
  data required time                                 -0.39
  data arrival time                                  -0.78
  -----------------------------------------------------------
  slack (MET)                                         1.17


  Startpoint: DUT_1/counter_reg[3]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/counter_reg[4]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: MASTER_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)         0.00       0.00
  clock network delay (ideal)              0.00       0.00
  DUT_1/counter_reg[3]/CK (SDFFRX2M)       0.00       0.00 r
  DUT_1/counter_reg[3]/Q (SDFFRX2M)        0.83       0.83 f
  DUT_1/counter_reg[4]/SI (SDFFRX2M)       0.00       0.83 f
  data arrival time                                   0.83

  clock MASTER_CLK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  DUT_1/counter_reg[4]/CK (SDFFRX2M)       0.00       0.01 r
  library hold time                       -0.38      -0.37
  data required time                                 -0.37
  -----------------------------------------------------------
  data required time                                 -0.37
  data arrival time                                  -0.83
  -----------------------------------------------------------
  slack (MET)                                         1.20


  Startpoint: DUT_3/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Endpoint: DUT_3/current_state_reg[0]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: MASTER_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)                        0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_3/current_state_reg[0]/CK (SDFFRX2M)                0.00       0.00 r
  DUT_3/current_state_reg[0]/Q (SDFFRX2M)                 0.90       0.90 r
  DUT_3/U26/Y (NOR3X2M)                                   0.31       1.20 f
  DUT_3/current_state_reg[0]/D (SDFFRX2M)                 0.00       1.20 f
  data arrival time                                                  1.20

  clock MASTER_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  DUT_3/current_state_reg[0]/CK (SDFFRX2M)                0.00       0.01 r
  library hold time                                      -0.25      -0.24
  data required time                                                -0.24
  --------------------------------------------------------------------------
  data required time                                                -0.24
  data arrival time                                                 -1.20
  --------------------------------------------------------------------------
  slack (MET)                                                        1.44


  Startpoint: DUT_1/counter_reg[4]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/counter_reg[4]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: MASTER_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)         0.00       0.00
  clock network delay (ideal)              0.00       0.00
  DUT_1/counter_reg[4]/CK (SDFFRX2M)       0.00       0.00 r
  DUT_1/counter_reg[4]/QN (SDFFRX2M)       0.55       0.55 f
  DUT_1/U127/Y (OAI2BB2X1M)                0.71       1.26 r
  DUT_1/counter_reg[4]/D (SDFFRX2M)        0.00       1.26 r
  data arrival time                                   1.26

  clock MASTER_CLK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  DUT_1/counter_reg[4]/CK (SDFFRX2M)       0.00       0.01 r
  library hold time                       -0.21      -0.20
  data required time                                 -0.20
  -----------------------------------------------------------
  data required time                                 -0.20
  data arrival time                                  -1.26
  -----------------------------------------------------------
  slack (MET)                                         1.46


  Startpoint: DUT_1/counter_reg[12]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/counter_reg[12]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: MASTER_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)         0.00       0.00
  clock network delay (ideal)              0.00       0.00
  DUT_1/counter_reg[12]/CK (SDFFRX2M)      0.00       0.00 r
  DUT_1/counter_reg[12]/QN (SDFFRX2M)      0.55       0.55 f
  DUT_1/U119/Y (OAI2BB2X1M)                0.71       1.26 r
  DUT_1/counter_reg[12]/D (SDFFRX2M)       0.00       1.26 r
  data arrival time                                   1.26

  clock MASTER_CLK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  DUT_1/counter_reg[12]/CK (SDFFRX2M)      0.00       0.01 r
  library hold time                       -0.21      -0.20
  data required time                                 -0.20
  -----------------------------------------------------------
  data required time                                 -0.20
  data arrival time                                  -1.26
  -----------------------------------------------------------
  slack (MET)                                         1.46


  Startpoint: DUT_1/counter_reg[8]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/counter_reg[8]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: MASTER_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)         0.00       0.00
  clock network delay (ideal)              0.00       0.00
  DUT_1/counter_reg[8]/CK (SDFFRX2M)       0.00       0.00 r
  DUT_1/counter_reg[8]/QN (SDFFRX2M)       0.55       0.55 f
  DUT_1/U123/Y (OAI2BB2X1M)                0.71       1.26 r
  DUT_1/counter_reg[8]/D (SDFFRX2M)        0.00       1.26 r
  data arrival time                                   1.26

  clock MASTER_CLK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  DUT_1/counter_reg[8]/CK (SDFFRX2M)       0.00       0.01 r
  library hold time                       -0.21      -0.20
  data required time                                 -0.20
  -----------------------------------------------------------
  data required time                                 -0.20
  data arrival time                                  -1.26
  -----------------------------------------------------------
  slack (MET)                                         1.46


  Startpoint: DUT_1/counter_reg[16]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/counter_reg[16]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: MASTER_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)         0.00       0.00
  clock network delay (ideal)              0.00       0.00
  DUT_1/counter_reg[16]/CK (SDFFRX2M)      0.00       0.00 r
  DUT_1/counter_reg[16]/QN (SDFFRX2M)      0.55       0.55 f
  DUT_1/U115/Y (OAI2BB2X1M)                0.71       1.26 r
  DUT_1/counter_reg[16]/D (SDFFRX2M)       0.00       1.26 r
  data arrival time                                   1.26

  clock MASTER_CLK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  DUT_1/counter_reg[16]/CK (SDFFRX2M)      0.00       0.01 r
  library hold time                       -0.21      -0.20
  data required time                                 -0.20
  -----------------------------------------------------------
  data required time                                 -0.20
  data arrival time                                  -1.26
  -----------------------------------------------------------
  slack (MET)                                         1.46


  Startpoint: DUT_1/counter_reg[20]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/counter_reg[20]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: MASTER_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)         0.00       0.00
  clock network delay (ideal)              0.00       0.00
  DUT_1/counter_reg[20]/CK (SDFFRX2M)      0.00       0.00 r
  DUT_1/counter_reg[20]/QN (SDFFRX2M)      0.55       0.55 f
  DUT_1/U111/Y (OAI2BB2X1M)                0.71       1.26 r
  DUT_1/counter_reg[20]/D (SDFFRX2M)       0.00       1.26 r
  data arrival time                                   1.26

  clock MASTER_CLK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  DUT_1/counter_reg[20]/CK (SDFFRX2M)      0.00       0.01 r
  library hold time                       -0.21      -0.20
  data required time                                 -0.20
  -----------------------------------------------------------
  data required time                                 -0.20
  data arrival time                                  -1.26
  -----------------------------------------------------------
  slack (MET)                                         1.46


  Startpoint: DUT_1/counter_reg[1]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/counter_reg[1]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: MASTER_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)         0.00       0.00
  clock network delay (ideal)              0.00       0.00
  DUT_1/counter_reg[1]/CK (SDFFRX2M)       0.00       0.00 r
  DUT_1/counter_reg[1]/QN (SDFFRX2M)       0.55       0.55 f
  DUT_1/U129/Y (OAI2BB2X1M)                0.71       1.26 r
  DUT_1/counter_reg[1]/D (SDFFRX2M)        0.00       1.26 r
  data arrival time                                   1.26

  clock MASTER_CLK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  DUT_1/counter_reg[1]/CK (SDFFRX2M)       0.00       0.01 r
  library hold time                       -0.21      -0.20
  data required time                                 -0.20
  -----------------------------------------------------------
  data required time                                 -0.20
  data arrival time                                  -1.26
  -----------------------------------------------------------
  slack (MET)                                         1.46


  Startpoint: DUT_1/counter_reg[0]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/counter_reg[0]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: MASTER_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)         0.00       0.00
  clock network delay (ideal)              0.00       0.00
  DUT_1/counter_reg[0]/CK (SDFFRX2M)       0.00       0.00 r
  DUT_1/counter_reg[0]/QN (SDFFRX2M)       0.55       0.55 f
  DUT_1/U130/Y (OAI2BB2X1M)                0.71       1.26 r
  DUT_1/counter_reg[0]/D (SDFFRX2M)        0.00       1.26 r
  data arrival time                                   1.26

  clock MASTER_CLK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  DUT_1/counter_reg[0]/CK (SDFFRX2M)       0.00       0.01 r
  library hold time                       -0.21      -0.20
  data required time                                 -0.20
  -----------------------------------------------------------
  data required time                                 -0.20
  data arrival time                                  -1.26
  -----------------------------------------------------------
  slack (MET)                                         1.46


  Startpoint: DUT_1/counter_reg[11]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/counter_reg[11]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: MASTER_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)         0.00       0.00
  clock network delay (ideal)              0.00       0.00
  DUT_1/counter_reg[11]/CK (SDFFRX2M)      0.00       0.00 r
  DUT_1/counter_reg[11]/QN (SDFFRX2M)      0.55       0.55 f
  DUT_1/U120/Y (OAI2BB2X1M)                0.71       1.26 r
  DUT_1/counter_reg[11]/D (SDFFRX2M)       0.00       1.26 r
  data arrival time                                   1.26

  clock MASTER_CLK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  DUT_1/counter_reg[11]/CK (SDFFRX2M)      0.00       0.01 r
  library hold time                       -0.21      -0.20
  data required time                                 -0.20
  -----------------------------------------------------------
  data required time                                 -0.20
  data arrival time                                  -1.26
  -----------------------------------------------------------
  slack (MET)                                         1.46


  Startpoint: DUT_1/counter_reg[7]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/counter_reg[7]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: MASTER_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)         0.00       0.00
  clock network delay (ideal)              0.00       0.00
  DUT_1/counter_reg[7]/CK (SDFFRX2M)       0.00       0.00 r
  DUT_1/counter_reg[7]/QN (SDFFRX2M)       0.55       0.55 f
  DUT_1/U124/Y (OAI2BB2X1M)                0.71       1.26 r
  DUT_1/counter_reg[7]/D (SDFFRX2M)        0.00       1.26 r
  data arrival time                                   1.26

  clock MASTER_CLK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  DUT_1/counter_reg[7]/CK (SDFFRX2M)       0.00       0.01 r
  library hold time                       -0.21      -0.20
  data required time                                 -0.20
  -----------------------------------------------------------
  data required time                                 -0.20
  data arrival time                                  -1.26
  -----------------------------------------------------------
  slack (MET)                                         1.46


  Startpoint: DUT_1/counter_reg[15]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/counter_reg[15]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: MASTER_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)         0.00       0.00
  clock network delay (ideal)              0.00       0.00
  DUT_1/counter_reg[15]/CK (SDFFRX2M)      0.00       0.00 r
  DUT_1/counter_reg[15]/QN (SDFFRX2M)      0.55       0.55 f
  DUT_1/U116/Y (OAI2BB2X1M)                0.71       1.26 r
  DUT_1/counter_reg[15]/D (SDFFRX2M)       0.00       1.26 r
  data arrival time                                   1.26

  clock MASTER_CLK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  DUT_1/counter_reg[15]/CK (SDFFRX2M)      0.00       0.01 r
  library hold time                       -0.21      -0.20
  data required time                                 -0.20
  -----------------------------------------------------------
  data required time                                 -0.20
  data arrival time                                  -1.26
  -----------------------------------------------------------
  slack (MET)                                         1.46


  Startpoint: DUT_1/counter_reg[19]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/counter_reg[19]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: MASTER_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)         0.00       0.00
  clock network delay (ideal)              0.00       0.00
  DUT_1/counter_reg[19]/CK (SDFFRX2M)      0.00       0.00 r
  DUT_1/counter_reg[19]/QN (SDFFRX2M)      0.55       0.55 f
  DUT_1/U112/Y (OAI2BB2X1M)                0.71       1.26 r
  DUT_1/counter_reg[19]/D (SDFFRX2M)       0.00       1.26 r
  data arrival time                                   1.26

  clock MASTER_CLK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  DUT_1/counter_reg[19]/CK (SDFFRX2M)      0.00       0.01 r
  library hold time                       -0.21      -0.20
  data required time                                 -0.20
  -----------------------------------------------------------
  data required time                                 -0.20
  data arrival time                                  -1.26
  -----------------------------------------------------------
  slack (MET)                                         1.46


  Startpoint: DUT_1/counter_reg[3]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/counter_reg[3]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: MASTER_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)         0.00       0.00
  clock network delay (ideal)              0.00       0.00
  DUT_1/counter_reg[3]/CK (SDFFRX2M)       0.00       0.00 r
  DUT_1/counter_reg[3]/Q (SDFFRX2M)        0.83       0.83 f
  DUT_1/U140/Y (AO2B2X2M)                  0.44       1.27 f
  DUT_1/counter_reg[3]/D (SDFFRX2M)        0.00       1.27 f
  data arrival time                                   1.27

  clock MASTER_CLK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  DUT_1/counter_reg[3]/CK (SDFFRX2M)       0.00       0.01 r
  library hold time                       -0.23      -0.22
  data required time                                 -0.22
  -----------------------------------------------------------
  data required time                                 -0.22
  data arrival time                                  -1.27
  -----------------------------------------------------------
  slack (MET)                                         1.49


  Startpoint: DUT_1/counter_reg[24]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/counter_reg[24]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: MASTER_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)         0.00       0.00
  clock network delay (ideal)              0.00       0.00
  DUT_1/counter_reg[24]/CK (SDFFRX1M)      0.00       0.00 r
  DUT_1/counter_reg[24]/QN (SDFFRX1M)      0.79       0.79 r
  DUT_1/U136/Y (OAI2BB2X1M)                0.49       1.27 f
  DUT_1/counter_reg[24]/D (SDFFRX1M)       0.00       1.27 f
  data arrival time                                   1.27

  clock MASTER_CLK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  DUT_1/counter_reg[24]/CK (SDFFRX1M)      0.00       0.01 r
  library hold time                       -0.29      -0.28
  data required time                                 -0.28
  -----------------------------------------------------------
  data required time                                 -0.28
  data arrival time                                  -1.27
  -----------------------------------------------------------
  slack (MET)                                         1.55


  Startpoint: DUT_1/counter_reg[28]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/counter_reg[28]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: MASTER_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)         0.00       0.00
  clock network delay (ideal)              0.00       0.00
  DUT_1/counter_reg[28]/CK (SDFFRX1M)      0.00       0.00 r
  DUT_1/counter_reg[28]/QN (SDFFRX1M)      0.79       0.79 r
  DUT_1/U135/Y (OAI2BB2X1M)                0.49       1.27 f
  DUT_1/counter_reg[28]/D (SDFFRX1M)       0.00       1.27 f
  data arrival time                                   1.27

  clock MASTER_CLK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  DUT_1/counter_reg[28]/CK (SDFFRX1M)      0.00       0.01 r
  library hold time                       -0.29      -0.28
  data required time                                 -0.28
  -----------------------------------------------------------
  data required time                                 -0.28
  data arrival time                                  -1.27
  -----------------------------------------------------------
  slack (MET)                                         1.55


  Startpoint: DUT_1/counter_reg[22]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/counter_reg[22]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: MASTER_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)         0.00       0.00
  clock network delay (ideal)              0.00       0.00
  DUT_1/counter_reg[22]/CK (SDFFRX1M)      0.00       0.00 r
  DUT_1/counter_reg[22]/QN (SDFFRX1M)      0.79       0.79 r
  DUT_1/U109/Y (OAI2BB2X1M)                0.49       1.27 f
  DUT_1/counter_reg[22]/D (SDFFRX1M)       0.00       1.27 f
  data arrival time                                   1.27

  clock MASTER_CLK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  DUT_1/counter_reg[22]/CK (SDFFRX1M)      0.00       0.01 r
  library hold time                       -0.29      -0.28
  data required time                                 -0.28
  -----------------------------------------------------------
  data required time                                 -0.28
  data arrival time                                  -1.27
  -----------------------------------------------------------
  slack (MET)                                         1.55


  Startpoint: DUT_1/counter_reg[26]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/counter_reg[26]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: MASTER_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)         0.00       0.00
  clock network delay (ideal)              0.00       0.00
  DUT_1/counter_reg[26]/CK (SDFFRX1M)      0.00       0.00 r
  DUT_1/counter_reg[26]/QN (SDFFRX1M)      0.79       0.79 r
  DUT_1/U134/Y (OAI2BB2X1M)                0.49       1.27 f
  DUT_1/counter_reg[26]/D (SDFFRX1M)       0.00       1.27 f
  data arrival time                                   1.27

  clock MASTER_CLK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  DUT_1/counter_reg[26]/CK (SDFFRX1M)      0.00       0.01 r
  library hold time                       -0.29      -0.28
  data required time                                 -0.28
  -----------------------------------------------------------
  data required time                                 -0.28
  data arrival time                                  -1.27
  -----------------------------------------------------------
  slack (MET)                                         1.55


  Startpoint: DUT_1/counter_reg[30]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/counter_reg[30]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: MASTER_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)         0.00       0.00
  clock network delay (ideal)              0.00       0.00
  DUT_1/counter_reg[30]/CK (SDFFRX1M)      0.00       0.00 r
  DUT_1/counter_reg[30]/QN (SDFFRX1M)      0.79       0.79 r
  DUT_1/U108/Y (OAI2BB2X1M)                0.49       1.27 f
  DUT_1/counter_reg[30]/D (SDFFRX1M)       0.00       1.27 f
  data arrival time                                   1.27

  clock MASTER_CLK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  DUT_1/counter_reg[30]/CK (SDFFRX1M)      0.00       0.01 r
  library hold time                       -0.29      -0.28
  data required time                                 -0.28
  -----------------------------------------------------------
  data required time                                 -0.28
  data arrival time                                  -1.27
  -----------------------------------------------------------
  slack (MET)                                         1.55


  Startpoint: DUT_1/counter_reg[29]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/counter_reg[29]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: MASTER_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)         0.00       0.00
  clock network delay (ideal)              0.00       0.00
  DUT_1/counter_reg[29]/CK (SDFFRX1M)      0.00       0.00 r
  DUT_1/counter_reg[29]/QN (SDFFRX1M)      0.79       0.79 r
  DUT_1/U137/Y (OAI2BB2X1M)                0.49       1.28 f
  DUT_1/counter_reg[29]/D (SDFFRX1M)       0.00       1.28 f
  data arrival time                                   1.28

  clock MASTER_CLK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  DUT_1/counter_reg[29]/CK (SDFFRX1M)      0.00       0.01 r
  library hold time                       -0.29      -0.28
  data required time                                 -0.28
  -----------------------------------------------------------
  data required time                                 -0.28
  data arrival time                                  -1.28
  -----------------------------------------------------------
  slack (MET)                                         1.55


  Startpoint: DUT_1/counter_reg[25]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/counter_reg[25]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: MASTER_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)         0.00       0.00
  clock network delay (ideal)              0.00       0.00
  DUT_1/counter_reg[25]/CK (SDFFRX1M)      0.00       0.00 r
  DUT_1/counter_reg[25]/QN (SDFFRX1M)      0.79       0.79 r
  DUT_1/U138/Y (OAI2BB2X1M)                0.49       1.28 f
  DUT_1/counter_reg[25]/D (SDFFRX1M)       0.00       1.28 f
  data arrival time                                   1.28

  clock MASTER_CLK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  DUT_1/counter_reg[25]/CK (SDFFRX1M)      0.00       0.01 r
  library hold time                       -0.29      -0.28
  data required time                                 -0.28
  -----------------------------------------------------------
  data required time                                 -0.28
  data arrival time                                  -1.28
  -----------------------------------------------------------
  slack (MET)                                         1.55


  Startpoint: DUT_1/counter_reg[31]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/counter_reg[31]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: MASTER_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)         0.00       0.00
  clock network delay (ideal)              0.00       0.00
  DUT_1/counter_reg[31]/CK (SDFFRX1M)      0.00       0.00 r
  DUT_1/counter_reg[31]/QN (SDFFRX1M)      0.79       0.79 r
  DUT_1/U131/Y (OAI2BB2X1M)                0.49       1.28 f
  DUT_1/counter_reg[31]/D (SDFFRX1M)       0.00       1.28 f
  data arrival time                                   1.28

  clock MASTER_CLK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  DUT_1/counter_reg[31]/CK (SDFFRX1M)      0.00       0.01 r
  library hold time                       -0.29      -0.28
  data required time                                 -0.28
  -----------------------------------------------------------
  data required time                                 -0.28
  data arrival time                                  -1.28
  -----------------------------------------------------------
  slack (MET)                                         1.55


  Startpoint: DUT_1/counter_reg[23]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/counter_reg[23]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: MASTER_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)         0.00       0.00
  clock network delay (ideal)              0.00       0.00
  DUT_1/counter_reg[23]/CK (SDFFRX1M)      0.00       0.00 r
  DUT_1/counter_reg[23]/QN (SDFFRX1M)      0.79       0.79 r
  DUT_1/U133/Y (OAI2BB2X1M)                0.49       1.28 f
  DUT_1/counter_reg[23]/D (SDFFRX1M)       0.00       1.28 f
  data arrival time                                   1.28

  clock MASTER_CLK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  DUT_1/counter_reg[23]/CK (SDFFRX1M)      0.00       0.01 r
  library hold time                       -0.29      -0.28
  data required time                                 -0.28
  -----------------------------------------------------------
  data required time                                 -0.28
  data arrival time                                  -1.28
  -----------------------------------------------------------
  slack (MET)                                         1.55


  Startpoint: DUT_1/counter_reg[27]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/counter_reg[27]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: MASTER_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)         0.00       0.00
  clock network delay (ideal)              0.00       0.00
  DUT_1/counter_reg[27]/CK (SDFFRX1M)      0.00       0.00 r
  DUT_1/counter_reg[27]/QN (SDFFRX1M)      0.79       0.79 r
  DUT_1/U132/Y (OAI2BB2X1M)                0.49       1.28 f
  DUT_1/counter_reg[27]/D (SDFFRX1M)       0.00       1.28 f
  data arrival time                                   1.28

  clock MASTER_CLK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  DUT_1/counter_reg[27]/CK (SDFFRX1M)      0.00       0.01 r
  library hold time                       -0.29      -0.28
  data required time                                 -0.28
  -----------------------------------------------------------
  data required time                                 -0.28
  data arrival time                                  -1.28
  -----------------------------------------------------------
  slack (MET)                                         1.55


  Startpoint: DUT_2/par_reg
              (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Endpoint: DUT_2/par_reg
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: MASTER_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)         0.00       0.00
  clock network delay (ideal)              0.00       0.00
  DUT_2/par_reg/CK (SDFFRX1M)              0.00       0.00 r
  DUT_2/par_reg/Q (SDFFRX1M)               0.90       0.90 r
  DUT_2/U4/Y (OAI2BB2X1M)                  0.45       1.35 r
  DUT_2/par_reg/D (SDFFRX1M)               0.00       1.35 r
  data arrival time                                   1.35

  clock MASTER_CLK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  DUT_2/par_reg/CK (SDFFRX1M)              0.00       0.01 r
  library hold time                       -0.23      -0.22
  data required time                                 -0.22
  -----------------------------------------------------------
  data required time                                 -0.22
  data arrival time                                  -1.35
  -----------------------------------------------------------
  slack (MET)                                         1.57


  Startpoint: DUT_3/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Endpoint: DUT_3/current_state_reg[2]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: MASTER_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)                        0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_3/current_state_reg[1]/CK (SDFFRX4M)                0.00       0.00 r
  DUT_3/current_state_reg[1]/Q (SDFFRX4M)                 0.69       0.69 f
  DUT_3/U29/Y (AOI21X2M)                                  0.52       1.22 r
  DUT_3/U28/Y (NOR2X2M)                                   0.23       1.44 f
  DUT_3/current_state_reg[2]/D (SDFFRX4M)                 0.00       1.44 f
  data arrival time                                                  1.44

  clock MASTER_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  DUT_3/current_state_reg[2]/CK (SDFFRX4M)                0.00       0.01 r
  library hold time                                      -0.16      -0.15
  data required time                                                -0.15
  --------------------------------------------------------------------------
  data required time                                                -0.15
  data arrival time                                                 -1.44
  --------------------------------------------------------------------------
  slack (MET)                                                        1.59


  Startpoint: DUT_1/parrllel_data_reg[5]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/parrllel_data_reg[5]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: MASTER_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)                        0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_1/parrllel_data_reg[5]/CK (SDFFRX1M)                0.00       0.00 r
  DUT_1/parrllel_data_reg[5]/Q (SDFFRX1M)                 0.90       0.90 r
  DUT_1/U152/Y (AO22X1M)                                  0.51       1.41 r
  DUT_1/parrllel_data_reg[5]/D (SDFFRX1M)                 0.00       1.41 r
  data arrival time                                                  1.41

  clock MASTER_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  DUT_1/parrllel_data_reg[5]/CK (SDFFRX1M)                0.00       0.01 r
  library hold time                                      -0.23      -0.22
  data required time                                                -0.22
  --------------------------------------------------------------------------
  data required time                                                -0.22
  data arrival time                                                 -1.41
  --------------------------------------------------------------------------
  slack (MET)                                                        1.63


  Startpoint: DUT_1/parrllel_data_reg[1]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/parrllel_data_reg[1]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: MASTER_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)                        0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_1/parrllel_data_reg[1]/CK (SDFFRX1M)                0.00       0.00 r
  DUT_1/parrllel_data_reg[1]/Q (SDFFRX1M)                 0.90       0.90 r
  DUT_1/U151/Y (AO22X1M)                                  0.51       1.41 r
  DUT_1/parrllel_data_reg[1]/D (SDFFRX1M)                 0.00       1.41 r
  data arrival time                                                  1.41

  clock MASTER_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  DUT_1/parrllel_data_reg[1]/CK (SDFFRX1M)                0.00       0.01 r
  library hold time                                      -0.23      -0.22
  data required time                                                -0.22
  --------------------------------------------------------------------------
  data required time                                                -0.22
  data arrival time                                                 -1.41
  --------------------------------------------------------------------------
  slack (MET)                                                        1.63


  Startpoint: DUT_1/parrllel_data_reg[6]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/parrllel_data_reg[6]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: MASTER_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)                        0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_1/parrllel_data_reg[6]/CK (SDFFRX1M)                0.00       0.00 r
  DUT_1/parrllel_data_reg[6]/Q (SDFFRX1M)                 0.90       0.90 r
  DUT_1/U145/Y (AO22X1M)                                  0.51       1.41 r
  DUT_1/parrllel_data_reg[6]/D (SDFFRX1M)                 0.00       1.41 r
  data arrival time                                                  1.41

  clock MASTER_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  DUT_1/parrllel_data_reg[6]/CK (SDFFRX1M)                0.00       0.01 r
  library hold time                                      -0.23      -0.22
  data required time                                                -0.22
  --------------------------------------------------------------------------
  data required time                                                -0.22
  data arrival time                                                 -1.41
  --------------------------------------------------------------------------
  slack (MET)                                                        1.63


  Startpoint: DUT_1/parrllel_data_reg[2]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/parrllel_data_reg[2]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: MASTER_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)                        0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_1/parrllel_data_reg[2]/CK (SDFFRX1M)                0.00       0.00 r
  DUT_1/parrllel_data_reg[2]/Q (SDFFRX1M)                 0.90       0.90 r
  DUT_1/U146/Y (AO22X1M)                                  0.51       1.41 r
  DUT_1/parrllel_data_reg[2]/D (SDFFRX1M)                 0.00       1.41 r
  data arrival time                                                  1.41

  clock MASTER_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  DUT_1/parrllel_data_reg[2]/CK (SDFFRX1M)                0.00       0.01 r
  library hold time                                      -0.23      -0.22
  data required time                                                -0.22
  --------------------------------------------------------------------------
  data required time                                                -0.22
  data arrival time                                                 -1.41
  --------------------------------------------------------------------------
  slack (MET)                                                        1.63


  Startpoint: DUT_1/parrllel_data_reg[4]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/parrllel_data_reg[4]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: MASTER_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)                        0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_1/parrllel_data_reg[4]/CK (SDFFRX1M)                0.00       0.00 r
  DUT_1/parrllel_data_reg[4]/Q (SDFFRX1M)                 0.90       0.90 r
  DUT_1/U150/Y (AO22X1M)                                  0.51       1.41 r
  DUT_1/parrllel_data_reg[4]/D (SDFFRX1M)                 0.00       1.41 r
  data arrival time                                                  1.41

  clock MASTER_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  DUT_1/parrllel_data_reg[4]/CK (SDFFRX1M)                0.00       0.01 r
  library hold time                                      -0.23      -0.22
  data required time                                                -0.22
  --------------------------------------------------------------------------
  data required time                                                -0.22
  data arrival time                                                 -1.41
  --------------------------------------------------------------------------
  slack (MET)                                                        1.64


  Startpoint: DUT_1/parrllel_data_reg[0]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/parrllel_data_reg[0]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: MASTER_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)                        0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_1/parrllel_data_reg[0]/CK (SDFFRX1M)                0.00       0.00 r
  DUT_1/parrllel_data_reg[0]/Q (SDFFRX1M)                 0.90       0.90 r
  DUT_1/U149/Y (AO22X1M)                                  0.51       1.41 r
  DUT_1/parrllel_data_reg[0]/D (SDFFRX1M)                 0.00       1.41 r
  data arrival time                                                  1.41

  clock MASTER_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  DUT_1/parrllel_data_reg[0]/CK (SDFFRX1M)                0.00       0.01 r
  library hold time                                      -0.23      -0.22
  data required time                                                -0.22
  --------------------------------------------------------------------------
  data required time                                                -0.22
  data arrival time                                                 -1.41
  --------------------------------------------------------------------------
  slack (MET)                                                        1.64


  Startpoint: DUT_1/parrllel_data_reg[3]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/parrllel_data_reg[3]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: MASTER_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)                        0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_1/parrllel_data_reg[3]/CK (SDFFRX1M)                0.00       0.00 r
  DUT_1/parrllel_data_reg[3]/Q (SDFFRX1M)                 0.90       0.90 r
  DUT_1/U147/Y (AO22X1M)                                  0.51       1.41 r
  DUT_1/parrllel_data_reg[3]/D (SDFFRX1M)                 0.00       1.41 r
  data arrival time                                                  1.41

  clock MASTER_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  DUT_1/parrllel_data_reg[3]/CK (SDFFRX1M)                0.00       0.01 r
  library hold time                                      -0.23      -0.22
  data required time                                                -0.22
  --------------------------------------------------------------------------
  data required time                                                -0.22
  data arrival time                                                 -1.41
  --------------------------------------------------------------------------
  slack (MET)                                                        1.64


  Startpoint: DUT_1/parrllel_data_reg[7]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/parrllel_data_reg[7]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: MASTER_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)                        0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_1/parrllel_data_reg[7]/CK (SDFFRX1M)                0.00       0.00 r
  DUT_1/parrllel_data_reg[7]/Q (SDFFRX1M)                 0.90       0.90 r
  DUT_1/U148/Y (AO22X1M)                                  0.51       1.41 r
  DUT_1/parrllel_data_reg[7]/D (SDFFRX1M)                 0.00       1.41 r
  data arrival time                                                  1.41

  clock MASTER_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  DUT_1/parrllel_data_reg[7]/CK (SDFFRX1M)                0.00       0.01 r
  library hold time                                      -0.23      -0.22
  data required time                                                -0.22
  --------------------------------------------------------------------------
  data required time                                                -0.22
  data arrival time                                                 -1.41
  --------------------------------------------------------------------------
  slack (MET)                                                        1.64


  Startpoint: DUT_1/counter_reg[2]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/counter_reg[3]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: MASTER_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)         0.00       0.00
  clock network delay (ideal)              0.00       0.00
  DUT_1/counter_reg[2]/CK (SDFFRX1M)       0.00       0.00 r
  DUT_1/counter_reg[2]/QN (SDFFRX1M)       0.61       0.61 f
  DUT_1/U220/Y (DLY1X1M)                   0.82       1.44 f
  DUT_1/counter_reg[3]/SI (SDFFRX2M)       0.00       1.44 f
  data arrival time                                   1.44

  clock MASTER_CLK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  DUT_1/counter_reg[3]/CK (SDFFRX2M)       0.00       0.01 r
  library hold time                       -0.39      -0.38
  data required time                                 -0.38
  -----------------------------------------------------------
  data required time                                 -0.38
  data arrival time                                  -1.44
  -----------------------------------------------------------
  slack (MET)                                         1.82


  Startpoint: DUT_1/counter_reg[10]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/counter_reg[11]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: MASTER_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)         0.00       0.00
  clock network delay (ideal)              0.00       0.00
  DUT_1/counter_reg[10]/CK (SDFFRX1M)      0.00       0.00 r
  DUT_1/counter_reg[10]/QN (SDFFRX1M)      0.44       0.44 f
  DUT_1/U25/Y (INVXLM)                     0.54       0.98 r
  DUT_1/U26/Y (INVX2M)                     0.50       1.48 f
  DUT_1/counter_reg[11]/SI (SDFFRX2M)      0.00       1.48 f
  data arrival time                                   1.48

  clock MASTER_CLK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  DUT_1/counter_reg[11]/CK (SDFFRX2M)      0.00       0.01 r
  library hold time                       -0.35      -0.34
  data required time                                 -0.34
  -----------------------------------------------------------
  data required time                                 -0.34
  data arrival time                                  -1.48
  -----------------------------------------------------------
  slack (MET)                                         1.82


  Startpoint: DUT_1/counter_reg[6]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/counter_reg[7]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: MASTER_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)         0.00       0.00
  clock network delay (ideal)              0.00       0.00
  DUT_1/counter_reg[6]/CK (SDFFRX1M)       0.00       0.00 r
  DUT_1/counter_reg[6]/QN (SDFFRX1M)       0.44       0.44 f
  DUT_1/U23/Y (INVXLM)                     0.54       0.98 r
  DUT_1/U24/Y (INVX2M)                     0.50       1.48 f
  DUT_1/counter_reg[7]/SI (SDFFRX2M)       0.00       1.48 f
  data arrival time                                   1.48

  clock MASTER_CLK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  DUT_1/counter_reg[7]/CK (SDFFRX2M)       0.00       0.01 r
  library hold time                       -0.35      -0.34
  data required time                                 -0.34
  -----------------------------------------------------------
  data required time                                 -0.34
  data arrival time                                  -1.48
  -----------------------------------------------------------
  slack (MET)                                         1.82


  Startpoint: DUT_1/counter_reg[14]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/counter_reg[15]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: MASTER_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)         0.00       0.00
  clock network delay (ideal)              0.00       0.00
  DUT_1/counter_reg[14]/CK (SDFFRX1M)      0.00       0.00 r
  DUT_1/counter_reg[14]/QN (SDFFRX1M)      0.44       0.44 f
  DUT_1/U21/Y (INVXLM)                     0.54       0.98 r
  DUT_1/U22/Y (INVX2M)                     0.50       1.48 f
  DUT_1/counter_reg[15]/SI (SDFFRX2M)      0.00       1.48 f
  data arrival time                                   1.48

  clock MASTER_CLK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  DUT_1/counter_reg[15]/CK (SDFFRX2M)      0.00       0.01 r
  library hold time                       -0.35      -0.34
  data required time                                 -0.34
  -----------------------------------------------------------
  data required time                                 -0.34
  data arrival time                                  -1.48
  -----------------------------------------------------------
  slack (MET)                                         1.82


  Startpoint: DUT_1/counter_reg[18]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/counter_reg[19]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: MASTER_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)         0.00       0.00
  clock network delay (ideal)              0.00       0.00
  DUT_1/counter_reg[18]/CK (SDFFRX1M)      0.00       0.00 r
  DUT_1/counter_reg[18]/QN (SDFFRX1M)      0.44       0.44 f
  DUT_1/U19/Y (INVXLM)                     0.54       0.98 r
  DUT_1/U20/Y (INVX2M)                     0.50       1.48 f
  DUT_1/counter_reg[19]/SI (SDFFRX2M)      0.00       1.48 f
  data arrival time                                   1.48

  clock MASTER_CLK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  DUT_1/counter_reg[19]/CK (SDFFRX2M)      0.00       0.01 r
  library hold time                       -0.35      -0.34
  data required time                                 -0.34
  -----------------------------------------------------------
  data required time                                 -0.34
  data arrival time                                  -1.48
  -----------------------------------------------------------
  slack (MET)                                         1.82


  Startpoint: DUT_1/counter_reg[9]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/counter_reg[10]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: MASTER_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)         0.00       0.00
  clock network delay (ideal)              0.00       0.00
  DUT_1/counter_reg[9]/CK (SDFFRX1M)       0.00       0.00 r
  DUT_1/counter_reg[9]/QN (SDFFRX1M)       0.44       0.44 f
  DUT_1/U17/Y (INVXLM)                     0.54       0.98 r
  DUT_1/U18/Y (INVX2M)                     0.50       1.48 f
  DUT_1/counter_reg[10]/SI (SDFFRX1M)      0.00       1.48 f
  data arrival time                                   1.48

  clock MASTER_CLK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  DUT_1/counter_reg[10]/CK (SDFFRX1M)      0.00       0.01 r
  library hold time                       -0.38      -0.37
  data required time                                 -0.37
  -----------------------------------------------------------
  data required time                                 -0.37
  data arrival time                                  -1.48
  -----------------------------------------------------------
  slack (MET)                                         1.85


  Startpoint: DUT_1/counter_reg[5]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/counter_reg[6]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: MASTER_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)         0.00       0.00
  clock network delay (ideal)              0.00       0.00
  DUT_1/counter_reg[5]/CK (SDFFRX1M)       0.00       0.00 r
  DUT_1/counter_reg[5]/QN (SDFFRX1M)       0.44       0.44 f
  DUT_1/U15/Y (INVXLM)                     0.54       0.98 r
  DUT_1/U16/Y (INVX2M)                     0.50       1.48 f
  DUT_1/counter_reg[6]/SI (SDFFRX1M)       0.00       1.48 f
  data arrival time                                   1.48

  clock MASTER_CLK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  DUT_1/counter_reg[6]/CK (SDFFRX1M)       0.00       0.01 r
  library hold time                       -0.38      -0.37
  data required time                                 -0.37
  -----------------------------------------------------------
  data required time                                 -0.37
  data arrival time                                  -1.48
  -----------------------------------------------------------
  slack (MET)                                         1.85


  Startpoint: DUT_1/counter_reg[13]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/counter_reg[14]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: MASTER_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)         0.00       0.00
  clock network delay (ideal)              0.00       0.00
  DUT_1/counter_reg[13]/CK (SDFFRX1M)      0.00       0.00 r
  DUT_1/counter_reg[13]/QN (SDFFRX1M)      0.44       0.44 f
  DUT_1/U13/Y (INVXLM)                     0.54       0.98 r
  DUT_1/U14/Y (INVX2M)                     0.50       1.48 f
  DUT_1/counter_reg[14]/SI (SDFFRX1M)      0.00       1.48 f
  data arrival time                                   1.48

  clock MASTER_CLK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  DUT_1/counter_reg[14]/CK (SDFFRX1M)      0.00       0.01 r
  library hold time                       -0.38      -0.37
  data required time                                 -0.37
  -----------------------------------------------------------
  data required time                                 -0.37
  data arrival time                                  -1.48
  -----------------------------------------------------------
  slack (MET)                                         1.85


  Startpoint: DUT_1/counter_reg[17]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/counter_reg[18]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: MASTER_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)         0.00       0.00
  clock network delay (ideal)              0.00       0.00
  DUT_1/counter_reg[17]/CK (SDFFRX1M)      0.00       0.00 r
  DUT_1/counter_reg[17]/QN (SDFFRX1M)      0.44       0.44 f
  DUT_1/U11/Y (INVXLM)                     0.54       0.98 r
  DUT_1/U12/Y (INVX2M)                     0.50       1.48 f
  DUT_1/counter_reg[18]/SI (SDFFRX1M)      0.00       1.48 f
  data arrival time                                   1.48

  clock MASTER_CLK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  DUT_1/counter_reg[18]/CK (SDFFRX1M)      0.00       0.01 r
  library hold time                       -0.38      -0.37
  data required time                                 -0.37
  -----------------------------------------------------------
  data required time                                 -0.37
  data arrival time                                  -1.48
  -----------------------------------------------------------
  slack (MET)                                         1.85


  Startpoint: DUT_1/counter_reg[21]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/counter_reg[22]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: MASTER_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)         0.00       0.00
  clock network delay (ideal)              0.00       0.00
  DUT_1/counter_reg[21]/CK (SDFFRX1M)      0.00       0.00 r
  DUT_1/counter_reg[21]/QN (SDFFRX1M)      0.44       0.44 f
  DUT_1/U27/Y (INVXLM)                     0.54       0.98 r
  DUT_1/U28/Y (INVX2M)                     0.50       1.48 f
  DUT_1/counter_reg[22]/SI (SDFFRX1M)      0.00       1.48 f
  data arrival time                                   1.48

  clock MASTER_CLK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  DUT_1/counter_reg[22]/CK (SDFFRX1M)      0.00       0.01 r
  library hold time                       -0.38      -0.37
  data required time                                 -0.37
  -----------------------------------------------------------
  data required time                                 -0.37
  data arrival time                                  -1.48
  -----------------------------------------------------------
  slack (MET)                                         1.85


  Startpoint: DUT_1/valid_reg_reg
              (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Endpoint: DUT_2/par_reg
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: MASTER_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)         0.00       0.00
  clock network delay (ideal)              0.00       0.00
  DUT_1/valid_reg_reg/CK (SDFFRX1M)        0.00       0.00 r
  DUT_1/valid_reg_reg/QN (SDFFRX1M)        0.44       0.44 f
  DUT_1/U29/Y (INVXLM)                     0.54       0.98 r
  DUT_1/U30/Y (INVX2M)                     0.50       1.48 f
  DUT_1/test_so (serializer_test_1)        0.00       1.48 f
  DUT_2/test_si (Parity_test_1)            0.00       1.48 f
  DUT_2/par_reg/SI (SDFFRX1M)              0.00       1.48 f
  data arrival time                                   1.48

  clock MASTER_CLK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  DUT_2/par_reg/CK (SDFFRX1M)              0.00       0.01 r
  library hold time                       -0.38      -0.37
  data required time                                 -0.37
  -----------------------------------------------------------
  data required time                                 -0.37
  data arrival time                                  -1.48
  -----------------------------------------------------------
  slack (MET)                                         1.85


  Startpoint: DUT_1/counter_reg[10]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/counter_reg[10]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: MASTER_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)                        0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_1/counter_reg[10]/CK (SDFFRX1M)                     0.00       0.00 r
  DUT_1/counter_reg[10]/Q (SDFFRX1M)                      0.63       0.63 f
  DUT_1/add_35/A[10] (serializer_DW01_inc_0)              0.00       0.63 f
  DUT_1/add_35/U1_1_10/S (ADDHX1M)                        0.55       1.17 r
  DUT_1/add_35/SUM[10] (serializer_DW01_inc_0)            0.00       1.17 r
  DUT_1/U121/Y (OAI2BB2X1M)                               0.46       1.63 r
  DUT_1/counter_reg[10]/D (SDFFRX1M)                      0.00       1.63 r
  data arrival time                                                  1.63

  clock MASTER_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  DUT_1/counter_reg[10]/CK (SDFFRX1M)                     0.00       0.01 r
  library hold time                                      -0.23      -0.22
  data required time                                                -0.22
  --------------------------------------------------------------------------
  data required time                                                -0.22
  data arrival time                                                 -1.63
  --------------------------------------------------------------------------
  slack (MET)                                                        1.85


  Startpoint: DUT_1/counter_reg[9]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/counter_reg[9]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: MASTER_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)                        0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_1/counter_reg[9]/CK (SDFFRX1M)                      0.00       0.00 r
  DUT_1/counter_reg[9]/Q (SDFFRX1M)                       0.63       0.63 f
  DUT_1/add_35/A[9] (serializer_DW01_inc_0)               0.00       0.63 f
  DUT_1/add_35/U1_1_9/S (ADDHX1M)                         0.55       1.17 r
  DUT_1/add_35/SUM[9] (serializer_DW01_inc_0)             0.00       1.17 r
  DUT_1/U122/Y (OAI2BB2X1M)                               0.46       1.63 r
  DUT_1/counter_reg[9]/D (SDFFRX1M)                       0.00       1.63 r
  data arrival time                                                  1.63

  clock MASTER_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  DUT_1/counter_reg[9]/CK (SDFFRX1M)                      0.00       0.01 r
  library hold time                                      -0.23      -0.22
  data required time                                                -0.22
  --------------------------------------------------------------------------
  data required time                                                -0.22
  data arrival time                                                 -1.63
  --------------------------------------------------------------------------
  slack (MET)                                                        1.85


  Startpoint: DUT_1/counter_reg[6]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/counter_reg[6]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: MASTER_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)                        0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_1/counter_reg[6]/CK (SDFFRX1M)                      0.00       0.00 r
  DUT_1/counter_reg[6]/Q (SDFFRX1M)                       0.63       0.63 f
  DUT_1/add_35/A[6] (serializer_DW01_inc_0)               0.00       0.63 f
  DUT_1/add_35/U1_1_6/S (ADDHX1M)                         0.55       1.17 r
  DUT_1/add_35/SUM[6] (serializer_DW01_inc_0)             0.00       1.17 r
  DUT_1/U125/Y (OAI2BB2X1M)                               0.46       1.63 r
  DUT_1/counter_reg[6]/D (SDFFRX1M)                       0.00       1.63 r
  data arrival time                                                  1.63

  clock MASTER_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  DUT_1/counter_reg[6]/CK (SDFFRX1M)                      0.00       0.01 r
  library hold time                                      -0.23      -0.22
  data required time                                                -0.22
  --------------------------------------------------------------------------
  data required time                                                -0.22
  data arrival time                                                 -1.63
  --------------------------------------------------------------------------
  slack (MET)                                                        1.85


  Startpoint: DUT_1/counter_reg[5]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/counter_reg[5]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: MASTER_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)                        0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_1/counter_reg[5]/CK (SDFFRX1M)                      0.00       0.00 r
  DUT_1/counter_reg[5]/Q (SDFFRX1M)                       0.63       0.63 f
  DUT_1/add_35/A[5] (serializer_DW01_inc_0)               0.00       0.63 f
  DUT_1/add_35/U1_1_5/S (ADDHX1M)                         0.55       1.17 r
  DUT_1/add_35/SUM[5] (serializer_DW01_inc_0)             0.00       1.17 r
  DUT_1/U126/Y (OAI2BB2X1M)                               0.46       1.63 r
  DUT_1/counter_reg[5]/D (SDFFRX1M)                       0.00       1.63 r
  data arrival time                                                  1.63

  clock MASTER_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  DUT_1/counter_reg[5]/CK (SDFFRX1M)                      0.00       0.01 r
  library hold time                                      -0.23      -0.22
  data required time                                                -0.22
  --------------------------------------------------------------------------
  data required time                                                -0.22
  data arrival time                                                 -1.63
  --------------------------------------------------------------------------
  slack (MET)                                                        1.85


  Startpoint: DUT_1/counter_reg[13]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/counter_reg[13]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: MASTER_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)                        0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_1/counter_reg[13]/CK (SDFFRX1M)                     0.00       0.00 r
  DUT_1/counter_reg[13]/Q (SDFFRX1M)                      0.63       0.63 f
  DUT_1/add_35/A[13] (serializer_DW01_inc_0)              0.00       0.63 f
  DUT_1/add_35/U1_1_13/S (ADDHX1M)                        0.55       1.17 r
  DUT_1/add_35/SUM[13] (serializer_DW01_inc_0)            0.00       1.17 r
  DUT_1/U118/Y (OAI2BB2X1M)                               0.46       1.63 r
  DUT_1/counter_reg[13]/D (SDFFRX1M)                      0.00       1.63 r
  data arrival time                                                  1.63

  clock MASTER_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  DUT_1/counter_reg[13]/CK (SDFFRX1M)                     0.00       0.01 r
  library hold time                                      -0.23      -0.22
  data required time                                                -0.22
  --------------------------------------------------------------------------
  data required time                                                -0.22
  data arrival time                                                 -1.63
  --------------------------------------------------------------------------
  slack (MET)                                                        1.85


  Startpoint: DUT_1/counter_reg[14]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/counter_reg[14]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: MASTER_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)                        0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_1/counter_reg[14]/CK (SDFFRX1M)                     0.00       0.00 r
  DUT_1/counter_reg[14]/Q (SDFFRX1M)                      0.63       0.63 f
  DUT_1/add_35/A[14] (serializer_DW01_inc_0)              0.00       0.63 f
  DUT_1/add_35/U1_1_14/S (ADDHX1M)                        0.55       1.17 r
  DUT_1/add_35/SUM[14] (serializer_DW01_inc_0)            0.00       1.17 r
  DUT_1/U117/Y (OAI2BB2X1M)                               0.46       1.63 r
  DUT_1/counter_reg[14]/D (SDFFRX1M)                      0.00       1.63 r
  data arrival time                                                  1.63

  clock MASTER_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  DUT_1/counter_reg[14]/CK (SDFFRX1M)                     0.00       0.01 r
  library hold time                                      -0.23      -0.22
  data required time                                                -0.22
  --------------------------------------------------------------------------
  data required time                                                -0.22
  data arrival time                                                 -1.63
  --------------------------------------------------------------------------
  slack (MET)                                                        1.85


  Startpoint: DUT_1/counter_reg[17]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/counter_reg[17]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: MASTER_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)                        0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_1/counter_reg[17]/CK (SDFFRX1M)                     0.00       0.00 r
  DUT_1/counter_reg[17]/Q (SDFFRX1M)                      0.63       0.63 f
  DUT_1/add_35/A[17] (serializer_DW01_inc_0)              0.00       0.63 f
  DUT_1/add_35/U1_1_17/S (ADDHX1M)                        0.55       1.17 r
  DUT_1/add_35/SUM[17] (serializer_DW01_inc_0)            0.00       1.17 r
  DUT_1/U114/Y (OAI2BB2X1M)                               0.46       1.63 r
  DUT_1/counter_reg[17]/D (SDFFRX1M)                      0.00       1.63 r
  data arrival time                                                  1.63

  clock MASTER_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  DUT_1/counter_reg[17]/CK (SDFFRX1M)                     0.00       0.01 r
  library hold time                                      -0.23      -0.22
  data required time                                                -0.22
  --------------------------------------------------------------------------
  data required time                                                -0.22
  data arrival time                                                 -1.63
  --------------------------------------------------------------------------
  slack (MET)                                                        1.85


  Startpoint: DUT_1/counter_reg[18]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/counter_reg[18]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: MASTER_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)                        0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_1/counter_reg[18]/CK (SDFFRX1M)                     0.00       0.00 r
  DUT_1/counter_reg[18]/Q (SDFFRX1M)                      0.63       0.63 f
  DUT_1/add_35/A[18] (serializer_DW01_inc_0)              0.00       0.63 f
  DUT_1/add_35/U1_1_18/S (ADDHX1M)                        0.55       1.17 r
  DUT_1/add_35/SUM[18] (serializer_DW01_inc_0)            0.00       1.17 r
  DUT_1/U113/Y (OAI2BB2X1M)                               0.46       1.63 r
  DUT_1/counter_reg[18]/D (SDFFRX1M)                      0.00       1.63 r
  data arrival time                                                  1.63

  clock MASTER_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  DUT_1/counter_reg[18]/CK (SDFFRX1M)                     0.00       0.01 r
  library hold time                                      -0.23      -0.22
  data required time                                                -0.22
  --------------------------------------------------------------------------
  data required time                                                -0.22
  data arrival time                                                 -1.63
  --------------------------------------------------------------------------
  slack (MET)                                                        1.85


  Startpoint: DUT_1/counter_reg[21]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/counter_reg[21]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: MASTER_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)                        0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_1/counter_reg[21]/CK (SDFFRX1M)                     0.00       0.00 r
  DUT_1/counter_reg[21]/Q (SDFFRX1M)                      0.63       0.63 f
  DUT_1/add_35/A[21] (serializer_DW01_inc_0)              0.00       0.63 f
  DUT_1/add_35/U1_1_21/S (ADDHX1M)                        0.55       1.17 r
  DUT_1/add_35/SUM[21] (serializer_DW01_inc_0)            0.00       1.17 r
  DUT_1/U110/Y (OAI2BB2X1M)                               0.46       1.63 r
  DUT_1/counter_reg[21]/D (SDFFRX1M)                      0.00       1.63 r
  data arrival time                                                  1.63

  clock MASTER_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  DUT_1/counter_reg[21]/CK (SDFFRX1M)                     0.00       0.01 r
  library hold time                                      -0.23      -0.22
  data required time                                                -0.22
  --------------------------------------------------------------------------
  data required time                                                -0.22
  data arrival time                                                 -1.63
  --------------------------------------------------------------------------
  slack (MET)                                                        1.85


  Startpoint: DUT_1/ser_data_reg
              (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/valid_reg_reg
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: MASTER_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)         0.00       0.00
  clock network delay (ideal)              0.00       0.00
  DUT_1/ser_data_reg/CK (SDFFSQX1M)        0.00       0.00 r
  DUT_1/ser_data_reg/Q (SDFFSQX1M)         0.79       0.79 f
  DUT_1/U204/Y (DLY1X1M)                   0.82       1.61 f
  DUT_1/valid_reg_reg/SI (SDFFRX1M)        0.00       1.61 f
  data arrival time                                   1.61

  clock MASTER_CLK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  DUT_1/valid_reg_reg/CK (SDFFRX1M)        0.00       0.01 r
  library hold time                       -0.41      -0.40
  data required time                                 -0.40
  -----------------------------------------------------------
  data required time                                 -0.40
  data arrival time                                  -1.61
  -----------------------------------------------------------
  slack (MET)                                         2.01


  Startpoint: DUT_1/valid_reg_reg
              (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/valid_reg_reg
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: MASTER_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)         0.00       0.00
  clock network delay (ideal)              0.00       0.00
  DUT_1/valid_reg_reg/CK (SDFFRX1M)        0.00       0.00 r
  DUT_1/valid_reg_reg/QN (SDFFRX1M)        0.44       0.44 f
  DUT_1/U29/Y (INVXLM)                     0.54       0.98 r
  DUT_1/U30/Y (INVX2M)                     0.50       1.48 f
  DUT_1/U106/Y (NAND2X2M)                  0.33       1.81 r
  DUT_1/valid_reg_reg/D (SDFFRX1M)         0.00       1.81 r
  data arrival time                                   1.81

  clock MASTER_CLK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  DUT_1/valid_reg_reg/CK (SDFFRX1M)        0.00       0.01 r
  library hold time                       -0.22      -0.21
  data required time                                 -0.21
  -----------------------------------------------------------
  data required time                                 -0.21
  data arrival time                                  -1.81
  -----------------------------------------------------------
  slack (MET)                                         2.03


  Startpoint: DUT_1/counter_reg[2]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/counter_reg[2]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: MASTER_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)                        0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_1/counter_reg[2]/CK (SDFFRX1M)                      0.00       0.00 r
  DUT_1/counter_reg[2]/Q (SDFFRX1M)                       0.80       0.80 f
  DUT_1/add_35/A[2] (serializer_DW01_inc_0)               0.00       0.80 f
  DUT_1/add_35/U1_1_2/S (ADDHX1M)                         0.63       1.42 r
  DUT_1/add_35/SUM[2] (serializer_DW01_inc_0)             0.00       1.42 r
  DUT_1/U128/Y (OAI2BB2X1M)                               0.46       1.88 r
  DUT_1/counter_reg[2]/D (SDFFRX1M)                       0.00       1.88 r
  data arrival time                                                  1.88

  clock MASTER_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  DUT_1/counter_reg[2]/CK (SDFFRX1M)                      0.00       0.01 r
  library hold time                                      -0.23      -0.22
  data required time                                                -0.22
  --------------------------------------------------------------------------
  data required time                                                -0.22
  data arrival time                                                 -1.88
  --------------------------------------------------------------------------
  slack (MET)                                                        2.10


  Startpoint: DUT_1/valid_reg_reg
              (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/ser_data_reg
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: MASTER_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)         0.00       0.00
  clock network delay (ideal)              0.00       0.00
  DUT_1/valid_reg_reg/CK (SDFFRX1M)        0.00       0.00 r
  DUT_1/valid_reg_reg/Q (SDFFRX1M)         0.63       0.63 f
  DUT_1/U139/Y (NAND3X2M)                  0.49       1.12 r
  DUT_1/U143/Y (AOI21BX2M)                 0.51       1.63 r
  DUT_1/U141/Y (OAI2BB2X1M)                0.45       2.08 r
  DUT_1/ser_data_reg/D (SDFFSQX1M)         0.00       2.08 r
  data arrival time                                   2.08

  clock MASTER_CLK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  DUT_1/ser_data_reg/CK (SDFFSQX1M)        0.00       0.01 r
  library hold time                       -0.20      -0.19
  data required time                                 -0.19
  -----------------------------------------------------------
  data required time                                 -0.19
  data arrival time                                  -2.08
  -----------------------------------------------------------
  slack (MET)                                         2.27


  Startpoint: DUT_1/parrllel_data_reg[7]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/ser_data_reg
            (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Path Group: MASTER_CLK_DFT
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)                        0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_1/parrllel_data_reg[7]/CK (SDFFRX1M)                0.00       0.00 r
  DUT_1/parrllel_data_reg[7]/QN (SDFFRX1M)                0.52       0.52 r
  DUT_1/ser_data_reg/SI (SDFFSQX1M)                       0.00       0.52 r
  data arrival time                                                  0.52

  clock MASTER_CLK_DFT (rise edge)                        0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  DUT_1/ser_data_reg/CK (SDFFSQX1M)                       0.00       0.01 r
  library hold time                                      -0.20      -0.19
  data required time                                                -0.19
  --------------------------------------------------------------------------
  data required time                                                -0.19
  data arrival time                                                 -0.52
  --------------------------------------------------------------------------
  slack (MET)                                                        0.71


  Startpoint: DUT_2/par_reg
              (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Endpoint: DUT_3/current_state_reg[0]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Path Group: MASTER_CLK_DFT
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)                        0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_2/par_reg/CK (SDFFRX1M)                             0.00       0.00 r
  DUT_2/par_reg/QN (SDFFRX1M)                             0.52       0.52 r
  DUT_2/test_so (Parity_test_1)                           0.00       0.52 r
  DUT_3/test_si (FSM_test_1)                              0.00       0.52 r
  DUT_3/current_state_reg[0]/SI (SDFFRX2M)                0.00       0.52 r
  data arrival time                                                  0.52

  clock MASTER_CLK_DFT (rise edge)                        0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  DUT_3/current_state_reg[0]/CK (SDFFRX2M)                0.00       0.01 r
  library hold time                                      -0.22      -0.21
  data required time                                                -0.21
  --------------------------------------------------------------------------
  data required time                                                -0.21
  data arrival time                                                 -0.52
  --------------------------------------------------------------------------
  slack (MET)                                                        0.74


  Startpoint: DUT_1/parrllel_data_reg[4]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/parrllel_data_reg[5]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Path Group: MASTER_CLK_DFT
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)                        0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_1/parrllel_data_reg[4]/CK (SDFFRX1M)                0.00       0.00 r
  DUT_1/parrllel_data_reg[4]/QN (SDFFRX1M)                0.52       0.52 r
  DUT_1/parrllel_data_reg[5]/SI (SDFFRX1M)                0.00       0.52 r
  data arrival time                                                  0.52

  clock MASTER_CLK_DFT (rise edge)                        0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  DUT_1/parrllel_data_reg[5]/CK (SDFFRX1M)                0.00       0.01 r
  library hold time                                      -0.25      -0.24
  data required time                                                -0.24
  --------------------------------------------------------------------------
  data required time                                                -0.24
  data arrival time                                                 -0.52
  --------------------------------------------------------------------------
  slack (MET)                                                        0.76


  Startpoint: DUT_1/parrllel_data_reg[0]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/parrllel_data_reg[1]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Path Group: MASTER_CLK_DFT
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)                        0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_1/parrllel_data_reg[0]/CK (SDFFRX1M)                0.00       0.00 r
  DUT_1/parrllel_data_reg[0]/QN (SDFFRX1M)                0.52       0.52 r
  DUT_1/parrllel_data_reg[1]/SI (SDFFRX1M)                0.00       0.52 r
  data arrival time                                                  0.52

  clock MASTER_CLK_DFT (rise edge)                        0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  DUT_1/parrllel_data_reg[1]/CK (SDFFRX1M)                0.00       0.01 r
  library hold time                                      -0.25      -0.24
  data required time                                                -0.24
  --------------------------------------------------------------------------
  data required time                                                -0.24
  data arrival time                                                 -0.52
  --------------------------------------------------------------------------
  slack (MET)                                                        0.76


  Startpoint: DUT_1/parrllel_data_reg[5]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/parrllel_data_reg[6]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Path Group: MASTER_CLK_DFT
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)                        0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_1/parrllel_data_reg[5]/CK (SDFFRX1M)                0.00       0.00 r
  DUT_1/parrllel_data_reg[5]/QN (SDFFRX1M)                0.52       0.52 r
  DUT_1/parrllel_data_reg[6]/SI (SDFFRX1M)                0.00       0.52 r
  data arrival time                                                  0.52

  clock MASTER_CLK_DFT (rise edge)                        0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  DUT_1/parrllel_data_reg[6]/CK (SDFFRX1M)                0.00       0.01 r
  library hold time                                      -0.25      -0.24
  data required time                                                -0.24
  --------------------------------------------------------------------------
  data required time                                                -0.24
  data arrival time                                                 -0.52
  --------------------------------------------------------------------------
  slack (MET)                                                        0.76


  Startpoint: DUT_1/parrllel_data_reg[1]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/parrllel_data_reg[2]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Path Group: MASTER_CLK_DFT
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)                        0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_1/parrllel_data_reg[1]/CK (SDFFRX1M)                0.00       0.00 r
  DUT_1/parrllel_data_reg[1]/QN (SDFFRX1M)                0.52       0.52 r
  DUT_1/parrllel_data_reg[2]/SI (SDFFRX1M)                0.00       0.52 r
  data arrival time                                                  0.52

  clock MASTER_CLK_DFT (rise edge)                        0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  DUT_1/parrllel_data_reg[2]/CK (SDFFRX1M)                0.00       0.01 r
  library hold time                                      -0.25      -0.24
  data required time                                                -0.24
  --------------------------------------------------------------------------
  data required time                                                -0.24
  data arrival time                                                 -0.52
  --------------------------------------------------------------------------
  slack (MET)                                                        0.76


  Startpoint: DUT_1/parrllel_data_reg[3]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/parrllel_data_reg[4]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Path Group: MASTER_CLK_DFT
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)                        0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_1/parrllel_data_reg[3]/CK (SDFFRX1M)                0.00       0.00 r
  DUT_1/parrllel_data_reg[3]/QN (SDFFRX1M)                0.52       0.52 r
  DUT_1/parrllel_data_reg[4]/SI (SDFFRX1M)                0.00       0.52 r
  data arrival time                                                  0.52

  clock MASTER_CLK_DFT (rise edge)                        0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  DUT_1/parrllel_data_reg[4]/CK (SDFFRX1M)                0.00       0.01 r
  library hold time                                      -0.25      -0.24
  data required time                                                -0.24
  --------------------------------------------------------------------------
  data required time                                                -0.24
  data arrival time                                                 -0.52
  --------------------------------------------------------------------------
  slack (MET)                                                        0.76


  Startpoint: DUT_1/parrllel_data_reg[6]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/parrllel_data_reg[7]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Path Group: MASTER_CLK_DFT
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)                        0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_1/parrllel_data_reg[6]/CK (SDFFRX1M)                0.00       0.00 r
  DUT_1/parrllel_data_reg[6]/QN (SDFFRX1M)                0.52       0.52 r
  DUT_1/parrllel_data_reg[7]/SI (SDFFRX1M)                0.00       0.52 r
  data arrival time                                                  0.52

  clock MASTER_CLK_DFT (rise edge)                        0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  DUT_1/parrllel_data_reg[7]/CK (SDFFRX1M)                0.00       0.01 r
  library hold time                                      -0.25      -0.24
  data required time                                                -0.24
  --------------------------------------------------------------------------
  data required time                                                -0.24
  data arrival time                                                 -0.52
  --------------------------------------------------------------------------
  slack (MET)                                                        0.76


  Startpoint: DUT_1/parrllel_data_reg[2]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/parrllel_data_reg[3]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Path Group: MASTER_CLK_DFT
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)                        0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_1/parrllel_data_reg[2]/CK (SDFFRX1M)                0.00       0.00 r
  DUT_1/parrllel_data_reg[2]/QN (SDFFRX1M)                0.52       0.52 r
  DUT_1/parrllel_data_reg[3]/SI (SDFFRX1M)                0.00       0.52 r
  data arrival time                                                  0.52

  clock MASTER_CLK_DFT (rise edge)                        0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  DUT_1/parrllel_data_reg[3]/CK (SDFFRX1M)                0.00       0.01 r
  library hold time                                      -0.25      -0.24
  data required time                                                -0.24
  --------------------------------------------------------------------------
  data required time                                                -0.24
  data arrival time                                                 -0.52
  --------------------------------------------------------------------------
  slack (MET)                                                        0.76


  Startpoint: DUT_3/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Endpoint: DUT_3/current_state_reg[1]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Path Group: MASTER_CLK_DFT
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)                        0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_3/current_state_reg[2]/CK (SDFFRX4M)                0.00       0.00 r
  DUT_3/current_state_reg[2]/QN (SDFFRX4M)                0.41       0.41 f
  DUT_3/U30/Y (AND2X2M)                                   0.30       0.71 f
  DUT_3/current_state_reg[1]/D (SDFFRX4M)                 0.00       0.71 f
  data arrival time                                                  0.71

  clock MASTER_CLK_DFT (rise edge)                        0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  DUT_3/current_state_reg[1]/CK (SDFFRX4M)                0.00       0.01 r
  library hold time                                      -0.15      -0.14
  data required time                                                -0.14
  --------------------------------------------------------------------------
  data required time                                                -0.14
  data arrival time                                                 -0.71
  --------------------------------------------------------------------------
  slack (MET)                                                        0.85


  Startpoint: DUT_1/counter_reg[0]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/counter_reg[1]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Path Group: MASTER_CLK_DFT
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)         0.00       0.00
  clock network delay (ideal)              0.00       0.00
  DUT_1/counter_reg[0]/CK (SDFFRX2M)       0.00       0.00 r
  DUT_1/counter_reg[0]/QN (SDFFRX2M)       0.55       0.55 f
  DUT_1/counter_reg[1]/SI (SDFFRX2M)       0.00       0.55 f
  data arrival time                                   0.55

  clock MASTER_CLK_DFT (rise edge)         0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  DUT_1/counter_reg[1]/CK (SDFFRX2M)       0.00       0.01 r
  library hold time                       -0.35      -0.34
  data required time                                 -0.34
  -----------------------------------------------------------
  data required time                                 -0.34
  data arrival time                                  -0.55
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: DUT_1/counter_reg[11]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/counter_reg[12]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Path Group: MASTER_CLK_DFT
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)         0.00       0.00
  clock network delay (ideal)              0.00       0.00
  DUT_1/counter_reg[11]/CK (SDFFRX2M)      0.00       0.00 r
  DUT_1/counter_reg[11]/QN (SDFFRX2M)      0.55       0.55 f
  DUT_1/counter_reg[12]/SI (SDFFRX2M)      0.00       0.55 f
  data arrival time                                   0.55

  clock MASTER_CLK_DFT (rise edge)         0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  DUT_1/counter_reg[12]/CK (SDFFRX2M)      0.00       0.01 r
  library hold time                       -0.35      -0.34
  data required time                                 -0.34
  -----------------------------------------------------------
  data required time                                 -0.34
  data arrival time                                  -0.55
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: DUT_1/counter_reg[7]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/counter_reg[8]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Path Group: MASTER_CLK_DFT
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)         0.00       0.00
  clock network delay (ideal)              0.00       0.00
  DUT_1/counter_reg[7]/CK (SDFFRX2M)       0.00       0.00 r
  DUT_1/counter_reg[7]/QN (SDFFRX2M)       0.55       0.55 f
  DUT_1/counter_reg[8]/SI (SDFFRX2M)       0.00       0.55 f
  data arrival time                                   0.55

  clock MASTER_CLK_DFT (rise edge)         0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  DUT_1/counter_reg[8]/CK (SDFFRX2M)       0.00       0.01 r
  library hold time                       -0.35      -0.34
  data required time                                 -0.34
  -----------------------------------------------------------
  data required time                                 -0.34
  data arrival time                                  -0.55
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: DUT_1/counter_reg[15]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/counter_reg[16]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Path Group: MASTER_CLK_DFT
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)         0.00       0.00
  clock network delay (ideal)              0.00       0.00
  DUT_1/counter_reg[15]/CK (SDFFRX2M)      0.00       0.00 r
  DUT_1/counter_reg[15]/QN (SDFFRX2M)      0.55       0.55 f
  DUT_1/counter_reg[16]/SI (SDFFRX2M)      0.00       0.55 f
  data arrival time                                   0.55

  clock MASTER_CLK_DFT (rise edge)         0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  DUT_1/counter_reg[16]/CK (SDFFRX2M)      0.00       0.01 r
  library hold time                       -0.35      -0.34
  data required time                                 -0.34
  -----------------------------------------------------------
  data required time                                 -0.34
  data arrival time                                  -0.55
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: DUT_1/counter_reg[19]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/counter_reg[20]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Path Group: MASTER_CLK_DFT
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)         0.00       0.00
  clock network delay (ideal)              0.00       0.00
  DUT_1/counter_reg[19]/CK (SDFFRX2M)      0.00       0.00 r
  DUT_1/counter_reg[19]/QN (SDFFRX2M)      0.55       0.55 f
  DUT_1/counter_reg[20]/SI (SDFFRX2M)      0.00       0.55 f
  data arrival time                                   0.55

  clock MASTER_CLK_DFT (rise edge)         0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  DUT_1/counter_reg[20]/CK (SDFFRX2M)      0.00       0.01 r
  library hold time                       -0.35      -0.34
  data required time                                 -0.34
  -----------------------------------------------------------
  data required time                                 -0.34
  data arrival time                                  -0.55
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: DUT_1/counter_reg[8]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/counter_reg[9]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Path Group: MASTER_CLK_DFT
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)         0.00       0.00
  clock network delay (ideal)              0.00       0.00
  DUT_1/counter_reg[8]/CK (SDFFRX2M)       0.00       0.00 r
  DUT_1/counter_reg[8]/QN (SDFFRX2M)       0.55       0.55 f
  DUT_1/counter_reg[9]/SI (SDFFRX1M)       0.00       0.55 f
  data arrival time                                   0.55

  clock MASTER_CLK_DFT (rise edge)         0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  DUT_1/counter_reg[9]/CK (SDFFRX1M)       0.00       0.01 r
  library hold time                       -0.38      -0.37
  data required time                                 -0.37
  -----------------------------------------------------------
  data required time                                 -0.37
  data arrival time                                  -0.55
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: DUT_1/counter_reg[4]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/counter_reg[5]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Path Group: MASTER_CLK_DFT
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)         0.00       0.00
  clock network delay (ideal)              0.00       0.00
  DUT_1/counter_reg[4]/CK (SDFFRX2M)       0.00       0.00 r
  DUT_1/counter_reg[4]/QN (SDFFRX2M)       0.55       0.55 f
  DUT_1/counter_reg[5]/SI (SDFFRX1M)       0.00       0.55 f
  data arrival time                                   0.55

  clock MASTER_CLK_DFT (rise edge)         0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  DUT_1/counter_reg[5]/CK (SDFFRX1M)       0.00       0.01 r
  library hold time                       -0.38      -0.37
  data required time                                 -0.37
  -----------------------------------------------------------
  data required time                                 -0.37
  data arrival time                                  -0.55
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: DUT_1/counter_reg[12]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/counter_reg[13]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Path Group: MASTER_CLK_DFT
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)         0.00       0.00
  clock network delay (ideal)              0.00       0.00
  DUT_1/counter_reg[12]/CK (SDFFRX2M)      0.00       0.00 r
  DUT_1/counter_reg[12]/QN (SDFFRX2M)      0.55       0.55 f
  DUT_1/counter_reg[13]/SI (SDFFRX1M)      0.00       0.55 f
  data arrival time                                   0.55

  clock MASTER_CLK_DFT (rise edge)         0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  DUT_1/counter_reg[13]/CK (SDFFRX1M)      0.00       0.01 r
  library hold time                       -0.38      -0.37
  data required time                                 -0.37
  -----------------------------------------------------------
  data required time                                 -0.37
  data arrival time                                  -0.55
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: DUT_1/counter_reg[16]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/counter_reg[17]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Path Group: MASTER_CLK_DFT
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)         0.00       0.00
  clock network delay (ideal)              0.00       0.00
  DUT_1/counter_reg[16]/CK (SDFFRX2M)      0.00       0.00 r
  DUT_1/counter_reg[16]/QN (SDFFRX2M)      0.55       0.55 f
  DUT_1/counter_reg[17]/SI (SDFFRX1M)      0.00       0.55 f
  data arrival time                                   0.55

  clock MASTER_CLK_DFT (rise edge)         0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  DUT_1/counter_reg[17]/CK (SDFFRX1M)      0.00       0.01 r
  library hold time                       -0.38      -0.37
  data required time                                 -0.37
  -----------------------------------------------------------
  data required time                                 -0.37
  data arrival time                                  -0.55
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: DUT_1/counter_reg[20]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/counter_reg[21]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Path Group: MASTER_CLK_DFT
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)         0.00       0.00
  clock network delay (ideal)              0.00       0.00
  DUT_1/counter_reg[20]/CK (SDFFRX2M)      0.00       0.00 r
  DUT_1/counter_reg[20]/QN (SDFFRX2M)      0.55       0.55 f
  DUT_1/counter_reg[21]/SI (SDFFRX1M)      0.00       0.55 f
  data arrival time                                   0.55

  clock MASTER_CLK_DFT (rise edge)         0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  DUT_1/counter_reg[21]/CK (SDFFRX1M)      0.00       0.01 r
  library hold time                       -0.38      -0.37
  data required time                                 -0.37
  -----------------------------------------------------------
  data required time                                 -0.37
  data arrival time                                  -0.55
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: DUT_1/counter_reg[1]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/counter_reg[2]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Path Group: MASTER_CLK_DFT
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)         0.00       0.00
  clock network delay (ideal)              0.00       0.00
  DUT_1/counter_reg[1]/CK (SDFFRX2M)       0.00       0.00 r
  DUT_1/counter_reg[1]/QN (SDFFRX2M)       0.55       0.55 f
  DUT_1/counter_reg[2]/SI (SDFFRX1M)       0.00       0.55 f
  data arrival time                                   0.55

  clock MASTER_CLK_DFT (rise edge)         0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  DUT_1/counter_reg[2]/CK (SDFFRX1M)       0.00       0.01 r
  library hold time                       -0.38      -0.37
  data required time                                 -0.37
  -----------------------------------------------------------
  data required time                                 -0.37
  data arrival time                                  -0.55
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: DUT_3/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Endpoint: DUT_3/current_state_reg[2]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Path Group: MASTER_CLK_DFT
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)                        0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_3/current_state_reg[1]/CK (SDFFRX4M)                0.00       0.00 r
  DUT_3/current_state_reg[1]/QN (SDFFRX4M)                0.60       0.60 f
  DUT_3/current_state_reg[2]/SI (SDFFRX4M)                0.00       0.60 f
  data arrival time                                                  0.60

  clock MASTER_CLK_DFT (rise edge)                        0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  DUT_3/current_state_reg[2]/CK (SDFFRX4M)                0.00       0.01 r
  library hold time                                      -0.34      -0.33
  data required time                                                -0.33
  --------------------------------------------------------------------------
  data required time                                                -0.33
  data arrival time                                                 -0.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.93


  Startpoint: DUT_3/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Endpoint: DUT_3/current_state_reg[1]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Path Group: MASTER_CLK_DFT
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)                        0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_3/current_state_reg[0]/CK (SDFFRX2M)                0.00       0.00 r
  DUT_3/current_state_reg[0]/Q (SDFFRX2M)                 0.75       0.75 f
  DUT_3/current_state_reg[1]/SI (SDFFRX4M)                0.00       0.75 f
  data arrival time                                                  0.75

  clock MASTER_CLK_DFT (rise edge)                        0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  DUT_3/current_state_reg[1]/CK (SDFFRX4M)                0.00       0.01 r
  library hold time                                      -0.34      -0.33
  data required time                                                -0.33
  --------------------------------------------------------------------------
  data required time                                                -0.33
  data arrival time                                                 -0.75
  --------------------------------------------------------------------------
  slack (MET)                                                        1.08


  Startpoint: DUT_1/counter_reg[31]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/parrllel_data_reg[0]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Path Group: MASTER_CLK_DFT
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)                        0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_1/counter_reg[31]/CK (SDFFRX1M)                     0.00       0.00 r
  DUT_1/counter_reg[31]/Q (SDFFRX1M)                      0.77       0.77 f
  DUT_1/parrllel_data_reg[0]/SI (SDFFRX1M)                0.00       0.77 f
  data arrival time                                                  0.77

  clock MASTER_CLK_DFT (rise edge)                        0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  DUT_1/parrllel_data_reg[0]/CK (SDFFRX1M)                0.00       0.01 r
  library hold time                                      -0.39      -0.38
  data required time                                                -0.38
  --------------------------------------------------------------------------
  data required time                                                -0.38
  data arrival time                                                 -0.77
  --------------------------------------------------------------------------
  slack (MET)                                                        1.16


  Startpoint: DUT_1/counter_reg[28]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/counter_reg[29]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Path Group: MASTER_CLK_DFT
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)         0.00       0.00
  clock network delay (ideal)              0.00       0.00
  DUT_1/counter_reg[28]/CK (SDFFRX1M)      0.00       0.00 r
  DUT_1/counter_reg[28]/Q (SDFFRX1M)       0.78       0.78 f
  DUT_1/counter_reg[29]/SI (SDFFRX1M)      0.00       0.78 f
  data arrival time                                   0.78

  clock MASTER_CLK_DFT (rise edge)         0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  DUT_1/counter_reg[29]/CK (SDFFRX1M)      0.00       0.01 r
  library hold time                       -0.40      -0.39
  data required time                                 -0.39
  -----------------------------------------------------------
  data required time                                 -0.39
  data arrival time                                  -0.78
  -----------------------------------------------------------
  slack (MET)                                         1.17


  Startpoint: DUT_1/counter_reg[23]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/counter_reg[24]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Path Group: MASTER_CLK_DFT
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)         0.00       0.00
  clock network delay (ideal)              0.00       0.00
  DUT_1/counter_reg[23]/CK (SDFFRX1M)      0.00       0.00 r
  DUT_1/counter_reg[23]/Q (SDFFRX1M)       0.78       0.78 f
  DUT_1/counter_reg[24]/SI (SDFFRX1M)      0.00       0.78 f
  data arrival time                                   0.78

  clock MASTER_CLK_DFT (rise edge)         0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  DUT_1/counter_reg[24]/CK (SDFFRX1M)      0.00       0.01 r
  library hold time                       -0.40      -0.39
  data required time                                 -0.39
  -----------------------------------------------------------
  data required time                                 -0.39
  data arrival time                                  -0.78
  -----------------------------------------------------------
  slack (MET)                                         1.17


  Startpoint: DUT_1/counter_reg[22]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/counter_reg[23]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Path Group: MASTER_CLK_DFT
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)         0.00       0.00
  clock network delay (ideal)              0.00       0.00
  DUT_1/counter_reg[22]/CK (SDFFRX1M)      0.00       0.00 r
  DUT_1/counter_reg[22]/Q (SDFFRX1M)       0.78       0.78 f
  DUT_1/counter_reg[23]/SI (SDFFRX1M)      0.00       0.78 f
  data arrival time                                   0.78

  clock MASTER_CLK_DFT (rise edge)         0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  DUT_1/counter_reg[23]/CK (SDFFRX1M)      0.00       0.01 r
  library hold time                       -0.40      -0.39
  data required time                                 -0.39
  -----------------------------------------------------------
  data required time                                 -0.39
  data arrival time                                  -0.78
  -----------------------------------------------------------
  slack (MET)                                         1.17


  Startpoint: DUT_1/counter_reg[24]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/counter_reg[25]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Path Group: MASTER_CLK_DFT
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)         0.00       0.00
  clock network delay (ideal)              0.00       0.00
  DUT_1/counter_reg[24]/CK (SDFFRX1M)      0.00       0.00 r
  DUT_1/counter_reg[24]/Q (SDFFRX1M)       0.78       0.78 f
  DUT_1/counter_reg[25]/SI (SDFFRX1M)      0.00       0.78 f
  data arrival time                                   0.78

  clock MASTER_CLK_DFT (rise edge)         0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  DUT_1/counter_reg[25]/CK (SDFFRX1M)      0.00       0.01 r
  library hold time                       -0.40      -0.39
  data required time                                 -0.39
  -----------------------------------------------------------
  data required time                                 -0.39
  data arrival time                                  -0.78
  -----------------------------------------------------------
  slack (MET)                                         1.17


  Startpoint: DUT_1/counter_reg[25]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/counter_reg[26]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Path Group: MASTER_CLK_DFT
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)         0.00       0.00
  clock network delay (ideal)              0.00       0.00
  DUT_1/counter_reg[25]/CK (SDFFRX1M)      0.00       0.00 r
  DUT_1/counter_reg[25]/Q (SDFFRX1M)       0.78       0.78 f
  DUT_1/counter_reg[26]/SI (SDFFRX1M)      0.00       0.78 f
  data arrival time                                   0.78

  clock MASTER_CLK_DFT (rise edge)         0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  DUT_1/counter_reg[26]/CK (SDFFRX1M)      0.00       0.01 r
  library hold time                       -0.40      -0.39
  data required time                                 -0.39
  -----------------------------------------------------------
  data required time                                 -0.39
  data arrival time                                  -0.78
  -----------------------------------------------------------
  slack (MET)                                         1.17


  Startpoint: DUT_1/counter_reg[26]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/counter_reg[27]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Path Group: MASTER_CLK_DFT
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)         0.00       0.00
  clock network delay (ideal)              0.00       0.00
  DUT_1/counter_reg[26]/CK (SDFFRX1M)      0.00       0.00 r
  DUT_1/counter_reg[26]/Q (SDFFRX1M)       0.78       0.78 f
  DUT_1/counter_reg[27]/SI (SDFFRX1M)      0.00       0.78 f
  data arrival time                                   0.78

  clock MASTER_CLK_DFT (rise edge)         0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  DUT_1/counter_reg[27]/CK (SDFFRX1M)      0.00       0.01 r
  library hold time                       -0.40      -0.39
  data required time                                 -0.39
  -----------------------------------------------------------
  data required time                                 -0.39
  data arrival time                                  -0.78
  -----------------------------------------------------------
  slack (MET)                                         1.17


  Startpoint: DUT_1/counter_reg[27]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/counter_reg[28]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Path Group: MASTER_CLK_DFT
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)         0.00       0.00
  clock network delay (ideal)              0.00       0.00
  DUT_1/counter_reg[27]/CK (SDFFRX1M)      0.00       0.00 r
  DUT_1/counter_reg[27]/Q (SDFFRX1M)       0.78       0.78 f
  DUT_1/counter_reg[28]/SI (SDFFRX1M)      0.00       0.78 f
  data arrival time                                   0.78

  clock MASTER_CLK_DFT (rise edge)         0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  DUT_1/counter_reg[28]/CK (SDFFRX1M)      0.00       0.01 r
  library hold time                       -0.40      -0.39
  data required time                                 -0.39
  -----------------------------------------------------------
  data required time                                 -0.39
  data arrival time                                  -0.78
  -----------------------------------------------------------
  slack (MET)                                         1.17


  Startpoint: DUT_1/counter_reg[29]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/counter_reg[30]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Path Group: MASTER_CLK_DFT
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)         0.00       0.00
  clock network delay (ideal)              0.00       0.00
  DUT_1/counter_reg[29]/CK (SDFFRX1M)      0.00       0.00 r
  DUT_1/counter_reg[29]/Q (SDFFRX1M)       0.78       0.78 f
  DUT_1/counter_reg[30]/SI (SDFFRX1M)      0.00       0.78 f
  data arrival time                                   0.78

  clock MASTER_CLK_DFT (rise edge)         0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  DUT_1/counter_reg[30]/CK (SDFFRX1M)      0.00       0.01 r
  library hold time                       -0.40      -0.39
  data required time                                 -0.39
  -----------------------------------------------------------
  data required time                                 -0.39
  data arrival time                                  -0.78
  -----------------------------------------------------------
  slack (MET)                                         1.17


  Startpoint: DUT_1/counter_reg[30]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/counter_reg[31]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Path Group: MASTER_CLK_DFT
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)         0.00       0.00
  clock network delay (ideal)              0.00       0.00
  DUT_1/counter_reg[30]/CK (SDFFRX1M)      0.00       0.00 r
  DUT_1/counter_reg[30]/Q (SDFFRX1M)       0.78       0.78 f
  DUT_1/counter_reg[31]/SI (SDFFRX1M)      0.00       0.78 f
  data arrival time                                   0.78

  clock MASTER_CLK_DFT (rise edge)         0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  DUT_1/counter_reg[31]/CK (SDFFRX1M)      0.00       0.01 r
  library hold time                       -0.40      -0.39
  data required time                                 -0.39
  -----------------------------------------------------------
  data required time                                 -0.39
  data arrival time                                  -0.78
  -----------------------------------------------------------
  slack (MET)                                         1.17


  Startpoint: DUT_1/counter_reg[3]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/counter_reg[4]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Path Group: MASTER_CLK_DFT
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)         0.00       0.00
  clock network delay (ideal)              0.00       0.00
  DUT_1/counter_reg[3]/CK (SDFFRX2M)       0.00       0.00 r
  DUT_1/counter_reg[3]/Q (SDFFRX2M)        0.83       0.83 f
  DUT_1/counter_reg[4]/SI (SDFFRX2M)       0.00       0.83 f
  data arrival time                                   0.83

  clock MASTER_CLK_DFT (rise edge)         0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  DUT_1/counter_reg[4]/CK (SDFFRX2M)       0.00       0.01 r
  library hold time                       -0.38      -0.37
  data required time                                 -0.37
  -----------------------------------------------------------
  data required time                                 -0.37
  data arrival time                                  -0.83
  -----------------------------------------------------------
  slack (MET)                                         1.20


  Startpoint: DUT_3/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Endpoint: DUT_3/current_state_reg[0]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Path Group: MASTER_CLK_DFT
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)                        0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_3/current_state_reg[0]/CK (SDFFRX2M)                0.00       0.00 r
  DUT_3/current_state_reg[0]/Q (SDFFRX2M)                 0.90       0.90 r
  DUT_3/U26/Y (NOR3X2M)                                   0.31       1.20 f
  DUT_3/current_state_reg[0]/D (SDFFRX2M)                 0.00       1.20 f
  data arrival time                                                  1.20

  clock MASTER_CLK_DFT (rise edge)                        0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  DUT_3/current_state_reg[0]/CK (SDFFRX2M)                0.00       0.01 r
  library hold time                                      -0.25      -0.24
  data required time                                                -0.24
  --------------------------------------------------------------------------
  data required time                                                -0.24
  data arrival time                                                 -1.20
  --------------------------------------------------------------------------
  slack (MET)                                                        1.44


  Startpoint: DUT_1/counter_reg[4]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/counter_reg[4]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Path Group: MASTER_CLK_DFT
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)         0.00       0.00
  clock network delay (ideal)              0.00       0.00
  DUT_1/counter_reg[4]/CK (SDFFRX2M)       0.00       0.00 r
  DUT_1/counter_reg[4]/QN (SDFFRX2M)       0.55       0.55 f
  DUT_1/U127/Y (OAI2BB2X1M)                0.71       1.26 r
  DUT_1/counter_reg[4]/D (SDFFRX2M)        0.00       1.26 r
  data arrival time                                   1.26

  clock MASTER_CLK_DFT (rise edge)         0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  DUT_1/counter_reg[4]/CK (SDFFRX2M)       0.00       0.01 r
  library hold time                       -0.21      -0.20
  data required time                                 -0.20
  -----------------------------------------------------------
  data required time                                 -0.20
  data arrival time                                  -1.26
  -----------------------------------------------------------
  slack (MET)                                         1.46


  Startpoint: DUT_1/counter_reg[12]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/counter_reg[12]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Path Group: MASTER_CLK_DFT
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)         0.00       0.00
  clock network delay (ideal)              0.00       0.00
  DUT_1/counter_reg[12]/CK (SDFFRX2M)      0.00       0.00 r
  DUT_1/counter_reg[12]/QN (SDFFRX2M)      0.55       0.55 f
  DUT_1/U119/Y (OAI2BB2X1M)                0.71       1.26 r
  DUT_1/counter_reg[12]/D (SDFFRX2M)       0.00       1.26 r
  data arrival time                                   1.26

  clock MASTER_CLK_DFT (rise edge)         0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  DUT_1/counter_reg[12]/CK (SDFFRX2M)      0.00       0.01 r
  library hold time                       -0.21      -0.20
  data required time                                 -0.20
  -----------------------------------------------------------
  data required time                                 -0.20
  data arrival time                                  -1.26
  -----------------------------------------------------------
  slack (MET)                                         1.46


  Startpoint: DUT_1/counter_reg[8]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/counter_reg[8]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Path Group: MASTER_CLK_DFT
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)         0.00       0.00
  clock network delay (ideal)              0.00       0.00
  DUT_1/counter_reg[8]/CK (SDFFRX2M)       0.00       0.00 r
  DUT_1/counter_reg[8]/QN (SDFFRX2M)       0.55       0.55 f
  DUT_1/U123/Y (OAI2BB2X1M)                0.71       1.26 r
  DUT_1/counter_reg[8]/D (SDFFRX2M)        0.00       1.26 r
  data arrival time                                   1.26

  clock MASTER_CLK_DFT (rise edge)         0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  DUT_1/counter_reg[8]/CK (SDFFRX2M)       0.00       0.01 r
  library hold time                       -0.21      -0.20
  data required time                                 -0.20
  -----------------------------------------------------------
  data required time                                 -0.20
  data arrival time                                  -1.26
  -----------------------------------------------------------
  slack (MET)                                         1.46


  Startpoint: DUT_1/counter_reg[16]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/counter_reg[16]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Path Group: MASTER_CLK_DFT
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)         0.00       0.00
  clock network delay (ideal)              0.00       0.00
  DUT_1/counter_reg[16]/CK (SDFFRX2M)      0.00       0.00 r
  DUT_1/counter_reg[16]/QN (SDFFRX2M)      0.55       0.55 f
  DUT_1/U115/Y (OAI2BB2X1M)                0.71       1.26 r
  DUT_1/counter_reg[16]/D (SDFFRX2M)       0.00       1.26 r
  data arrival time                                   1.26

  clock MASTER_CLK_DFT (rise edge)         0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  DUT_1/counter_reg[16]/CK (SDFFRX2M)      0.00       0.01 r
  library hold time                       -0.21      -0.20
  data required time                                 -0.20
  -----------------------------------------------------------
  data required time                                 -0.20
  data arrival time                                  -1.26
  -----------------------------------------------------------
  slack (MET)                                         1.46


  Startpoint: DUT_1/counter_reg[20]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/counter_reg[20]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Path Group: MASTER_CLK_DFT
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)         0.00       0.00
  clock network delay (ideal)              0.00       0.00
  DUT_1/counter_reg[20]/CK (SDFFRX2M)      0.00       0.00 r
  DUT_1/counter_reg[20]/QN (SDFFRX2M)      0.55       0.55 f
  DUT_1/U111/Y (OAI2BB2X1M)                0.71       1.26 r
  DUT_1/counter_reg[20]/D (SDFFRX2M)       0.00       1.26 r
  data arrival time                                   1.26

  clock MASTER_CLK_DFT (rise edge)         0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  DUT_1/counter_reg[20]/CK (SDFFRX2M)      0.00       0.01 r
  library hold time                       -0.21      -0.20
  data required time                                 -0.20
  -----------------------------------------------------------
  data required time                                 -0.20
  data arrival time                                  -1.26
  -----------------------------------------------------------
  slack (MET)                                         1.46


  Startpoint: DUT_1/counter_reg[1]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/counter_reg[1]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Path Group: MASTER_CLK_DFT
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)         0.00       0.00
  clock network delay (ideal)              0.00       0.00
  DUT_1/counter_reg[1]/CK (SDFFRX2M)       0.00       0.00 r
  DUT_1/counter_reg[1]/QN (SDFFRX2M)       0.55       0.55 f
  DUT_1/U129/Y (OAI2BB2X1M)                0.71       1.26 r
  DUT_1/counter_reg[1]/D (SDFFRX2M)        0.00       1.26 r
  data arrival time                                   1.26

  clock MASTER_CLK_DFT (rise edge)         0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  DUT_1/counter_reg[1]/CK (SDFFRX2M)       0.00       0.01 r
  library hold time                       -0.21      -0.20
  data required time                                 -0.20
  -----------------------------------------------------------
  data required time                                 -0.20
  data arrival time                                  -1.26
  -----------------------------------------------------------
  slack (MET)                                         1.46


  Startpoint: DUT_1/counter_reg[0]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/counter_reg[0]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Path Group: MASTER_CLK_DFT
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)         0.00       0.00
  clock network delay (ideal)              0.00       0.00
  DUT_1/counter_reg[0]/CK (SDFFRX2M)       0.00       0.00 r
  DUT_1/counter_reg[0]/QN (SDFFRX2M)       0.55       0.55 f
  DUT_1/U130/Y (OAI2BB2X1M)                0.71       1.26 r
  DUT_1/counter_reg[0]/D (SDFFRX2M)        0.00       1.26 r
  data arrival time                                   1.26

  clock MASTER_CLK_DFT (rise edge)         0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  DUT_1/counter_reg[0]/CK (SDFFRX2M)       0.00       0.01 r
  library hold time                       -0.21      -0.20
  data required time                                 -0.20
  -----------------------------------------------------------
  data required time                                 -0.20
  data arrival time                                  -1.26
  -----------------------------------------------------------
  slack (MET)                                         1.46


  Startpoint: DUT_1/counter_reg[11]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/counter_reg[11]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Path Group: MASTER_CLK_DFT
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)         0.00       0.00
  clock network delay (ideal)              0.00       0.00
  DUT_1/counter_reg[11]/CK (SDFFRX2M)      0.00       0.00 r
  DUT_1/counter_reg[11]/QN (SDFFRX2M)      0.55       0.55 f
  DUT_1/U120/Y (OAI2BB2X1M)                0.71       1.26 r
  DUT_1/counter_reg[11]/D (SDFFRX2M)       0.00       1.26 r
  data arrival time                                   1.26

  clock MASTER_CLK_DFT (rise edge)         0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  DUT_1/counter_reg[11]/CK (SDFFRX2M)      0.00       0.01 r
  library hold time                       -0.21      -0.20
  data required time                                 -0.20
  -----------------------------------------------------------
  data required time                                 -0.20
  data arrival time                                  -1.26
  -----------------------------------------------------------
  slack (MET)                                         1.46


  Startpoint: DUT_1/counter_reg[7]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/counter_reg[7]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Path Group: MASTER_CLK_DFT
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)         0.00       0.00
  clock network delay (ideal)              0.00       0.00
  DUT_1/counter_reg[7]/CK (SDFFRX2M)       0.00       0.00 r
  DUT_1/counter_reg[7]/QN (SDFFRX2M)       0.55       0.55 f
  DUT_1/U124/Y (OAI2BB2X1M)                0.71       1.26 r
  DUT_1/counter_reg[7]/D (SDFFRX2M)        0.00       1.26 r
  data arrival time                                   1.26

  clock MASTER_CLK_DFT (rise edge)         0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  DUT_1/counter_reg[7]/CK (SDFFRX2M)       0.00       0.01 r
  library hold time                       -0.21      -0.20
  data required time                                 -0.20
  -----------------------------------------------------------
  data required time                                 -0.20
  data arrival time                                  -1.26
  -----------------------------------------------------------
  slack (MET)                                         1.46


  Startpoint: DUT_1/counter_reg[15]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/counter_reg[15]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Path Group: MASTER_CLK_DFT
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)         0.00       0.00
  clock network delay (ideal)              0.00       0.00
  DUT_1/counter_reg[15]/CK (SDFFRX2M)      0.00       0.00 r
  DUT_1/counter_reg[15]/QN (SDFFRX2M)      0.55       0.55 f
  DUT_1/U116/Y (OAI2BB2X1M)                0.71       1.26 r
  DUT_1/counter_reg[15]/D (SDFFRX2M)       0.00       1.26 r
  data arrival time                                   1.26

  clock MASTER_CLK_DFT (rise edge)         0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  DUT_1/counter_reg[15]/CK (SDFFRX2M)      0.00       0.01 r
  library hold time                       -0.21      -0.20
  data required time                                 -0.20
  -----------------------------------------------------------
  data required time                                 -0.20
  data arrival time                                  -1.26
  -----------------------------------------------------------
  slack (MET)                                         1.46


  Startpoint: DUT_1/counter_reg[19]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/counter_reg[19]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Path Group: MASTER_CLK_DFT
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)         0.00       0.00
  clock network delay (ideal)              0.00       0.00
  DUT_1/counter_reg[19]/CK (SDFFRX2M)      0.00       0.00 r
  DUT_1/counter_reg[19]/QN (SDFFRX2M)      0.55       0.55 f
  DUT_1/U112/Y (OAI2BB2X1M)                0.71       1.26 r
  DUT_1/counter_reg[19]/D (SDFFRX2M)       0.00       1.26 r
  data arrival time                                   1.26

  clock MASTER_CLK_DFT (rise edge)         0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  DUT_1/counter_reg[19]/CK (SDFFRX2M)      0.00       0.01 r
  library hold time                       -0.21      -0.20
  data required time                                 -0.20
  -----------------------------------------------------------
  data required time                                 -0.20
  data arrival time                                  -1.26
  -----------------------------------------------------------
  slack (MET)                                         1.46


  Startpoint: DUT_1/counter_reg[3]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/counter_reg[3]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Path Group: MASTER_CLK_DFT
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)         0.00       0.00
  clock network delay (ideal)              0.00       0.00
  DUT_1/counter_reg[3]/CK (SDFFRX2M)       0.00       0.00 r
  DUT_1/counter_reg[3]/Q (SDFFRX2M)        0.83       0.83 f
  DUT_1/U140/Y (AO2B2X2M)                  0.44       1.27 f
  DUT_1/counter_reg[3]/D (SDFFRX2M)        0.00       1.27 f
  data arrival time                                   1.27

  clock MASTER_CLK_DFT (rise edge)         0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  DUT_1/counter_reg[3]/CK (SDFFRX2M)       0.00       0.01 r
  library hold time                       -0.23      -0.22
  data required time                                 -0.22
  -----------------------------------------------------------
  data required time                                 -0.22
  data arrival time                                  -1.27
  -----------------------------------------------------------
  slack (MET)                                         1.49


  Startpoint: DUT_1/counter_reg[24]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/counter_reg[24]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Path Group: MASTER_CLK_DFT
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)         0.00       0.00
  clock network delay (ideal)              0.00       0.00
  DUT_1/counter_reg[24]/CK (SDFFRX1M)      0.00       0.00 r
  DUT_1/counter_reg[24]/QN (SDFFRX1M)      0.79       0.79 r
  DUT_1/U136/Y (OAI2BB2X1M)                0.49       1.27 f
  DUT_1/counter_reg[24]/D (SDFFRX1M)       0.00       1.27 f
  data arrival time                                   1.27

  clock MASTER_CLK_DFT (rise edge)         0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  DUT_1/counter_reg[24]/CK (SDFFRX1M)      0.00       0.01 r
  library hold time                       -0.29      -0.28
  data required time                                 -0.28
  -----------------------------------------------------------
  data required time                                 -0.28
  data arrival time                                  -1.27
  -----------------------------------------------------------
  slack (MET)                                         1.55


  Startpoint: DUT_1/counter_reg[28]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/counter_reg[28]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Path Group: MASTER_CLK_DFT
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)         0.00       0.00
  clock network delay (ideal)              0.00       0.00
  DUT_1/counter_reg[28]/CK (SDFFRX1M)      0.00       0.00 r
  DUT_1/counter_reg[28]/QN (SDFFRX1M)      0.79       0.79 r
  DUT_1/U135/Y (OAI2BB2X1M)                0.49       1.27 f
  DUT_1/counter_reg[28]/D (SDFFRX1M)       0.00       1.27 f
  data arrival time                                   1.27

  clock MASTER_CLK_DFT (rise edge)         0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  DUT_1/counter_reg[28]/CK (SDFFRX1M)      0.00       0.01 r
  library hold time                       -0.29      -0.28
  data required time                                 -0.28
  -----------------------------------------------------------
  data required time                                 -0.28
  data arrival time                                  -1.27
  -----------------------------------------------------------
  slack (MET)                                         1.55


  Startpoint: DUT_1/counter_reg[22]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/counter_reg[22]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Path Group: MASTER_CLK_DFT
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)         0.00       0.00
  clock network delay (ideal)              0.00       0.00
  DUT_1/counter_reg[22]/CK (SDFFRX1M)      0.00       0.00 r
  DUT_1/counter_reg[22]/QN (SDFFRX1M)      0.79       0.79 r
  DUT_1/U109/Y (OAI2BB2X1M)                0.49       1.27 f
  DUT_1/counter_reg[22]/D (SDFFRX1M)       0.00       1.27 f
  data arrival time                                   1.27

  clock MASTER_CLK_DFT (rise edge)         0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  DUT_1/counter_reg[22]/CK (SDFFRX1M)      0.00       0.01 r
  library hold time                       -0.29      -0.28
  data required time                                 -0.28
  -----------------------------------------------------------
  data required time                                 -0.28
  data arrival time                                  -1.27
  -----------------------------------------------------------
  slack (MET)                                         1.55


  Startpoint: DUT_1/counter_reg[26]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/counter_reg[26]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Path Group: MASTER_CLK_DFT
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)         0.00       0.00
  clock network delay (ideal)              0.00       0.00
  DUT_1/counter_reg[26]/CK (SDFFRX1M)      0.00       0.00 r
  DUT_1/counter_reg[26]/QN (SDFFRX1M)      0.79       0.79 r
  DUT_1/U134/Y (OAI2BB2X1M)                0.49       1.27 f
  DUT_1/counter_reg[26]/D (SDFFRX1M)       0.00       1.27 f
  data arrival time                                   1.27

  clock MASTER_CLK_DFT (rise edge)         0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  DUT_1/counter_reg[26]/CK (SDFFRX1M)      0.00       0.01 r
  library hold time                       -0.29      -0.28
  data required time                                 -0.28
  -----------------------------------------------------------
  data required time                                 -0.28
  data arrival time                                  -1.27
  -----------------------------------------------------------
  slack (MET)                                         1.55


  Startpoint: DUT_1/counter_reg[30]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/counter_reg[30]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Path Group: MASTER_CLK_DFT
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)         0.00       0.00
  clock network delay (ideal)              0.00       0.00
  DUT_1/counter_reg[30]/CK (SDFFRX1M)      0.00       0.00 r
  DUT_1/counter_reg[30]/QN (SDFFRX1M)      0.79       0.79 r
  DUT_1/U108/Y (OAI2BB2X1M)                0.49       1.27 f
  DUT_1/counter_reg[30]/D (SDFFRX1M)       0.00       1.27 f
  data arrival time                                   1.27

  clock MASTER_CLK_DFT (rise edge)         0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  DUT_1/counter_reg[30]/CK (SDFFRX1M)      0.00       0.01 r
  library hold time                       -0.29      -0.28
  data required time                                 -0.28
  -----------------------------------------------------------
  data required time                                 -0.28
  data arrival time                                  -1.27
  -----------------------------------------------------------
  slack (MET)                                         1.55


  Startpoint: DUT_1/counter_reg[29]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/counter_reg[29]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Path Group: MASTER_CLK_DFT
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)         0.00       0.00
  clock network delay (ideal)              0.00       0.00
  DUT_1/counter_reg[29]/CK (SDFFRX1M)      0.00       0.00 r
  DUT_1/counter_reg[29]/QN (SDFFRX1M)      0.79       0.79 r
  DUT_1/U137/Y (OAI2BB2X1M)                0.49       1.28 f
  DUT_1/counter_reg[29]/D (SDFFRX1M)       0.00       1.28 f
  data arrival time                                   1.28

  clock MASTER_CLK_DFT (rise edge)         0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  DUT_1/counter_reg[29]/CK (SDFFRX1M)      0.00       0.01 r
  library hold time                       -0.29      -0.28
  data required time                                 -0.28
  -----------------------------------------------------------
  data required time                                 -0.28
  data arrival time                                  -1.28
  -----------------------------------------------------------
  slack (MET)                                         1.55


  Startpoint: DUT_1/counter_reg[25]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/counter_reg[25]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Path Group: MASTER_CLK_DFT
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)         0.00       0.00
  clock network delay (ideal)              0.00       0.00
  DUT_1/counter_reg[25]/CK (SDFFRX1M)      0.00       0.00 r
  DUT_1/counter_reg[25]/QN (SDFFRX1M)      0.79       0.79 r
  DUT_1/U138/Y (OAI2BB2X1M)                0.49       1.28 f
  DUT_1/counter_reg[25]/D (SDFFRX1M)       0.00       1.28 f
  data arrival time                                   1.28

  clock MASTER_CLK_DFT (rise edge)         0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  DUT_1/counter_reg[25]/CK (SDFFRX1M)      0.00       0.01 r
  library hold time                       -0.29      -0.28
  data required time                                 -0.28
  -----------------------------------------------------------
  data required time                                 -0.28
  data arrival time                                  -1.28
  -----------------------------------------------------------
  slack (MET)                                         1.55


  Startpoint: DUT_1/counter_reg[31]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/counter_reg[31]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Path Group: MASTER_CLK_DFT
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)         0.00       0.00
  clock network delay (ideal)              0.00       0.00
  DUT_1/counter_reg[31]/CK (SDFFRX1M)      0.00       0.00 r
  DUT_1/counter_reg[31]/QN (SDFFRX1M)      0.79       0.79 r
  DUT_1/U131/Y (OAI2BB2X1M)                0.49       1.28 f
  DUT_1/counter_reg[31]/D (SDFFRX1M)       0.00       1.28 f
  data arrival time                                   1.28

  clock MASTER_CLK_DFT (rise edge)         0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  DUT_1/counter_reg[31]/CK (SDFFRX1M)      0.00       0.01 r
  library hold time                       -0.29      -0.28
  data required time                                 -0.28
  -----------------------------------------------------------
  data required time                                 -0.28
  data arrival time                                  -1.28
  -----------------------------------------------------------
  slack (MET)                                         1.55


  Startpoint: DUT_1/counter_reg[23]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/counter_reg[23]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Path Group: MASTER_CLK_DFT
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)         0.00       0.00
  clock network delay (ideal)              0.00       0.00
  DUT_1/counter_reg[23]/CK (SDFFRX1M)      0.00       0.00 r
  DUT_1/counter_reg[23]/QN (SDFFRX1M)      0.79       0.79 r
  DUT_1/U133/Y (OAI2BB2X1M)                0.49       1.28 f
  DUT_1/counter_reg[23]/D (SDFFRX1M)       0.00       1.28 f
  data arrival time                                   1.28

  clock MASTER_CLK_DFT (rise edge)         0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  DUT_1/counter_reg[23]/CK (SDFFRX1M)      0.00       0.01 r
  library hold time                       -0.29      -0.28
  data required time                                 -0.28
  -----------------------------------------------------------
  data required time                                 -0.28
  data arrival time                                  -1.28
  -----------------------------------------------------------
  slack (MET)                                         1.55


  Startpoint: DUT_1/counter_reg[27]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/counter_reg[27]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Path Group: MASTER_CLK_DFT
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)         0.00       0.00
  clock network delay (ideal)              0.00       0.00
  DUT_1/counter_reg[27]/CK (SDFFRX1M)      0.00       0.00 r
  DUT_1/counter_reg[27]/QN (SDFFRX1M)      0.79       0.79 r
  DUT_1/U132/Y (OAI2BB2X1M)                0.49       1.28 f
  DUT_1/counter_reg[27]/D (SDFFRX1M)       0.00       1.28 f
  data arrival time                                   1.28

  clock MASTER_CLK_DFT (rise edge)         0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  DUT_1/counter_reg[27]/CK (SDFFRX1M)      0.00       0.01 r
  library hold time                       -0.29      -0.28
  data required time                                 -0.28
  -----------------------------------------------------------
  data required time                                 -0.28
  data arrival time                                  -1.28
  -----------------------------------------------------------
  slack (MET)                                         1.55


  Startpoint: DUT_2/par_reg
              (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Endpoint: DUT_2/par_reg
            (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Path Group: MASTER_CLK_DFT
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)         0.00       0.00
  clock network delay (ideal)              0.00       0.00
  DUT_2/par_reg/CK (SDFFRX1M)              0.00       0.00 r
  DUT_2/par_reg/Q (SDFFRX1M)               0.90       0.90 r
  DUT_2/U4/Y (OAI2BB2X1M)                  0.45       1.35 r
  DUT_2/par_reg/D (SDFFRX1M)               0.00       1.35 r
  data arrival time                                   1.35

  clock MASTER_CLK_DFT (rise edge)         0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  DUT_2/par_reg/CK (SDFFRX1M)              0.00       0.01 r
  library hold time                       -0.23      -0.22
  data required time                                 -0.22
  -----------------------------------------------------------
  data required time                                 -0.22
  data arrival time                                  -1.35
  -----------------------------------------------------------
  slack (MET)                                         1.57


  Startpoint: DUT_3/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Endpoint: DUT_3/current_state_reg[2]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Path Group: MASTER_CLK_DFT
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)                        0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_3/current_state_reg[1]/CK (SDFFRX4M)                0.00       0.00 r
  DUT_3/current_state_reg[1]/Q (SDFFRX4M)                 0.69       0.69 f
  DUT_3/U29/Y (AOI21X2M)                                  0.52       1.22 r
  DUT_3/U28/Y (NOR2X2M)                                   0.23       1.44 f
  DUT_3/current_state_reg[2]/D (SDFFRX4M)                 0.00       1.44 f
  data arrival time                                                  1.44

  clock MASTER_CLK_DFT (rise edge)                        0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  DUT_3/current_state_reg[2]/CK (SDFFRX4M)                0.00       0.01 r
  library hold time                                      -0.16      -0.15
  data required time                                                -0.15
  --------------------------------------------------------------------------
  data required time                                                -0.15
  data arrival time                                                 -1.44
  --------------------------------------------------------------------------
  slack (MET)                                                        1.59


  Startpoint: DUT_1/parrllel_data_reg[5]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/parrllel_data_reg[5]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Path Group: MASTER_CLK_DFT
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)                        0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_1/parrllel_data_reg[5]/CK (SDFFRX1M)                0.00       0.00 r
  DUT_1/parrllel_data_reg[5]/Q (SDFFRX1M)                 0.90       0.90 r
  DUT_1/U152/Y (AO22X1M)                                  0.51       1.41 r
  DUT_1/parrllel_data_reg[5]/D (SDFFRX1M)                 0.00       1.41 r
  data arrival time                                                  1.41

  clock MASTER_CLK_DFT (rise edge)                        0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  DUT_1/parrllel_data_reg[5]/CK (SDFFRX1M)                0.00       0.01 r
  library hold time                                      -0.23      -0.22
  data required time                                                -0.22
  --------------------------------------------------------------------------
  data required time                                                -0.22
  data arrival time                                                 -1.41
  --------------------------------------------------------------------------
  slack (MET)                                                        1.63


  Startpoint: DUT_1/parrllel_data_reg[1]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/parrllel_data_reg[1]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Path Group: MASTER_CLK_DFT
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)                        0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_1/parrllel_data_reg[1]/CK (SDFFRX1M)                0.00       0.00 r
  DUT_1/parrllel_data_reg[1]/Q (SDFFRX1M)                 0.90       0.90 r
  DUT_1/U151/Y (AO22X1M)                                  0.51       1.41 r
  DUT_1/parrllel_data_reg[1]/D (SDFFRX1M)                 0.00       1.41 r
  data arrival time                                                  1.41

  clock MASTER_CLK_DFT (rise edge)                        0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  DUT_1/parrllel_data_reg[1]/CK (SDFFRX1M)                0.00       0.01 r
  library hold time                                      -0.23      -0.22
  data required time                                                -0.22
  --------------------------------------------------------------------------
  data required time                                                -0.22
  data arrival time                                                 -1.41
  --------------------------------------------------------------------------
  slack (MET)                                                        1.63


  Startpoint: DUT_1/parrllel_data_reg[6]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/parrllel_data_reg[6]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Path Group: MASTER_CLK_DFT
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)                        0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_1/parrllel_data_reg[6]/CK (SDFFRX1M)                0.00       0.00 r
  DUT_1/parrllel_data_reg[6]/Q (SDFFRX1M)                 0.90       0.90 r
  DUT_1/U145/Y (AO22X1M)                                  0.51       1.41 r
  DUT_1/parrllel_data_reg[6]/D (SDFFRX1M)                 0.00       1.41 r
  data arrival time                                                  1.41

  clock MASTER_CLK_DFT (rise edge)                        0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  DUT_1/parrllel_data_reg[6]/CK (SDFFRX1M)                0.00       0.01 r
  library hold time                                      -0.23      -0.22
  data required time                                                -0.22
  --------------------------------------------------------------------------
  data required time                                                -0.22
  data arrival time                                                 -1.41
  --------------------------------------------------------------------------
  slack (MET)                                                        1.63


  Startpoint: DUT_1/parrllel_data_reg[2]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/parrllel_data_reg[2]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Path Group: MASTER_CLK_DFT
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)                        0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_1/parrllel_data_reg[2]/CK (SDFFRX1M)                0.00       0.00 r
  DUT_1/parrllel_data_reg[2]/Q (SDFFRX1M)                 0.90       0.90 r
  DUT_1/U146/Y (AO22X1M)                                  0.51       1.41 r
  DUT_1/parrllel_data_reg[2]/D (SDFFRX1M)                 0.00       1.41 r
  data arrival time                                                  1.41

  clock MASTER_CLK_DFT (rise edge)                        0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  DUT_1/parrllel_data_reg[2]/CK (SDFFRX1M)                0.00       0.01 r
  library hold time                                      -0.23      -0.22
  data required time                                                -0.22
  --------------------------------------------------------------------------
  data required time                                                -0.22
  data arrival time                                                 -1.41
  --------------------------------------------------------------------------
  slack (MET)                                                        1.63


  Startpoint: DUT_1/parrllel_data_reg[4]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/parrllel_data_reg[4]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Path Group: MASTER_CLK_DFT
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)                        0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_1/parrllel_data_reg[4]/CK (SDFFRX1M)                0.00       0.00 r
  DUT_1/parrllel_data_reg[4]/Q (SDFFRX1M)                 0.90       0.90 r
  DUT_1/U150/Y (AO22X1M)                                  0.51       1.41 r
  DUT_1/parrllel_data_reg[4]/D (SDFFRX1M)                 0.00       1.41 r
  data arrival time                                                  1.41

  clock MASTER_CLK_DFT (rise edge)                        0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  DUT_1/parrllel_data_reg[4]/CK (SDFFRX1M)                0.00       0.01 r
  library hold time                                      -0.23      -0.22
  data required time                                                -0.22
  --------------------------------------------------------------------------
  data required time                                                -0.22
  data arrival time                                                 -1.41
  --------------------------------------------------------------------------
  slack (MET)                                                        1.64


  Startpoint: DUT_1/parrllel_data_reg[0]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/parrllel_data_reg[0]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Path Group: MASTER_CLK_DFT
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)                        0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_1/parrllel_data_reg[0]/CK (SDFFRX1M)                0.00       0.00 r
  DUT_1/parrllel_data_reg[0]/Q (SDFFRX1M)                 0.90       0.90 r
  DUT_1/U149/Y (AO22X1M)                                  0.51       1.41 r
  DUT_1/parrllel_data_reg[0]/D (SDFFRX1M)                 0.00       1.41 r
  data arrival time                                                  1.41

  clock MASTER_CLK_DFT (rise edge)                        0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  DUT_1/parrllel_data_reg[0]/CK (SDFFRX1M)                0.00       0.01 r
  library hold time                                      -0.23      -0.22
  data required time                                                -0.22
  --------------------------------------------------------------------------
  data required time                                                -0.22
  data arrival time                                                 -1.41
  --------------------------------------------------------------------------
  slack (MET)                                                        1.64


  Startpoint: DUT_1/parrllel_data_reg[3]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/parrllel_data_reg[3]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Path Group: MASTER_CLK_DFT
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)                        0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_1/parrllel_data_reg[3]/CK (SDFFRX1M)                0.00       0.00 r
  DUT_1/parrllel_data_reg[3]/Q (SDFFRX1M)                 0.90       0.90 r
  DUT_1/U147/Y (AO22X1M)                                  0.51       1.41 r
  DUT_1/parrllel_data_reg[3]/D (SDFFRX1M)                 0.00       1.41 r
  data arrival time                                                  1.41

  clock MASTER_CLK_DFT (rise edge)                        0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  DUT_1/parrllel_data_reg[3]/CK (SDFFRX1M)                0.00       0.01 r
  library hold time                                      -0.23      -0.22
  data required time                                                -0.22
  --------------------------------------------------------------------------
  data required time                                                -0.22
  data arrival time                                                 -1.41
  --------------------------------------------------------------------------
  slack (MET)                                                        1.64


  Startpoint: DUT_1/parrllel_data_reg[7]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/parrllel_data_reg[7]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Path Group: MASTER_CLK_DFT
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)                        0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_1/parrllel_data_reg[7]/CK (SDFFRX1M)                0.00       0.00 r
  DUT_1/parrllel_data_reg[7]/Q (SDFFRX1M)                 0.90       0.90 r
  DUT_1/U148/Y (AO22X1M)                                  0.51       1.41 r
  DUT_1/parrllel_data_reg[7]/D (SDFFRX1M)                 0.00       1.41 r
  data arrival time                                                  1.41

  clock MASTER_CLK_DFT (rise edge)                        0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  DUT_1/parrllel_data_reg[7]/CK (SDFFRX1M)                0.00       0.01 r
  library hold time                                      -0.23      -0.22
  data required time                                                -0.22
  --------------------------------------------------------------------------
  data required time                                                -0.22
  data arrival time                                                 -1.41
  --------------------------------------------------------------------------
  slack (MET)                                                        1.64


  Startpoint: DUT_1/counter_reg[2]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/counter_reg[3]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Path Group: MASTER_CLK_DFT
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)         0.00       0.00
  clock network delay (ideal)              0.00       0.00
  DUT_1/counter_reg[2]/CK (SDFFRX1M)       0.00       0.00 r
  DUT_1/counter_reg[2]/QN (SDFFRX1M)       0.61       0.61 f
  DUT_1/U220/Y (DLY1X1M)                   0.82       1.44 f
  DUT_1/counter_reg[3]/SI (SDFFRX2M)       0.00       1.44 f
  data arrival time                                   1.44

  clock MASTER_CLK_DFT (rise edge)         0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  DUT_1/counter_reg[3]/CK (SDFFRX2M)       0.00       0.01 r
  library hold time                       -0.39      -0.38
  data required time                                 -0.38
  -----------------------------------------------------------
  data required time                                 -0.38
  data arrival time                                  -1.44
  -----------------------------------------------------------
  slack (MET)                                         1.82


  Startpoint: DUT_1/counter_reg[10]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/counter_reg[11]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Path Group: MASTER_CLK_DFT
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)         0.00       0.00
  clock network delay (ideal)              0.00       0.00
  DUT_1/counter_reg[10]/CK (SDFFRX1M)      0.00       0.00 r
  DUT_1/counter_reg[10]/QN (SDFFRX1M)      0.44       0.44 f
  DUT_1/U25/Y (INVXLM)                     0.54       0.98 r
  DUT_1/U26/Y (INVX2M)                     0.50       1.48 f
  DUT_1/counter_reg[11]/SI (SDFFRX2M)      0.00       1.48 f
  data arrival time                                   1.48

  clock MASTER_CLK_DFT (rise edge)         0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  DUT_1/counter_reg[11]/CK (SDFFRX2M)      0.00       0.01 r
  library hold time                       -0.35      -0.34
  data required time                                 -0.34
  -----------------------------------------------------------
  data required time                                 -0.34
  data arrival time                                  -1.48
  -----------------------------------------------------------
  slack (MET)                                         1.82


  Startpoint: DUT_1/counter_reg[6]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/counter_reg[7]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Path Group: MASTER_CLK_DFT
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)         0.00       0.00
  clock network delay (ideal)              0.00       0.00
  DUT_1/counter_reg[6]/CK (SDFFRX1M)       0.00       0.00 r
  DUT_1/counter_reg[6]/QN (SDFFRX1M)       0.44       0.44 f
  DUT_1/U23/Y (INVXLM)                     0.54       0.98 r
  DUT_1/U24/Y (INVX2M)                     0.50       1.48 f
  DUT_1/counter_reg[7]/SI (SDFFRX2M)       0.00       1.48 f
  data arrival time                                   1.48

  clock MASTER_CLK_DFT (rise edge)         0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  DUT_1/counter_reg[7]/CK (SDFFRX2M)       0.00       0.01 r
  library hold time                       -0.35      -0.34
  data required time                                 -0.34
  -----------------------------------------------------------
  data required time                                 -0.34
  data arrival time                                  -1.48
  -----------------------------------------------------------
  slack (MET)                                         1.82


  Startpoint: DUT_1/counter_reg[14]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/counter_reg[15]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Path Group: MASTER_CLK_DFT
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)         0.00       0.00
  clock network delay (ideal)              0.00       0.00
  DUT_1/counter_reg[14]/CK (SDFFRX1M)      0.00       0.00 r
  DUT_1/counter_reg[14]/QN (SDFFRX1M)      0.44       0.44 f
  DUT_1/U21/Y (INVXLM)                     0.54       0.98 r
  DUT_1/U22/Y (INVX2M)                     0.50       1.48 f
  DUT_1/counter_reg[15]/SI (SDFFRX2M)      0.00       1.48 f
  data arrival time                                   1.48

  clock MASTER_CLK_DFT (rise edge)         0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  DUT_1/counter_reg[15]/CK (SDFFRX2M)      0.00       0.01 r
  library hold time                       -0.35      -0.34
  data required time                                 -0.34
  -----------------------------------------------------------
  data required time                                 -0.34
  data arrival time                                  -1.48
  -----------------------------------------------------------
  slack (MET)                                         1.82


  Startpoint: DUT_1/counter_reg[18]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/counter_reg[19]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Path Group: MASTER_CLK_DFT
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)         0.00       0.00
  clock network delay (ideal)              0.00       0.00
  DUT_1/counter_reg[18]/CK (SDFFRX1M)      0.00       0.00 r
  DUT_1/counter_reg[18]/QN (SDFFRX1M)      0.44       0.44 f
  DUT_1/U19/Y (INVXLM)                     0.54       0.98 r
  DUT_1/U20/Y (INVX2M)                     0.50       1.48 f
  DUT_1/counter_reg[19]/SI (SDFFRX2M)      0.00       1.48 f
  data arrival time                                   1.48

  clock MASTER_CLK_DFT (rise edge)         0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  DUT_1/counter_reg[19]/CK (SDFFRX2M)      0.00       0.01 r
  library hold time                       -0.35      -0.34
  data required time                                 -0.34
  -----------------------------------------------------------
  data required time                                 -0.34
  data arrival time                                  -1.48
  -----------------------------------------------------------
  slack (MET)                                         1.82


  Startpoint: DUT_1/counter_reg[9]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/counter_reg[10]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Path Group: MASTER_CLK_DFT
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)         0.00       0.00
  clock network delay (ideal)              0.00       0.00
  DUT_1/counter_reg[9]/CK (SDFFRX1M)       0.00       0.00 r
  DUT_1/counter_reg[9]/QN (SDFFRX1M)       0.44       0.44 f
  DUT_1/U17/Y (INVXLM)                     0.54       0.98 r
  DUT_1/U18/Y (INVX2M)                     0.50       1.48 f
  DUT_1/counter_reg[10]/SI (SDFFRX1M)      0.00       1.48 f
  data arrival time                                   1.48

  clock MASTER_CLK_DFT (rise edge)         0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  DUT_1/counter_reg[10]/CK (SDFFRX1M)      0.00       0.01 r
  library hold time                       -0.38      -0.37
  data required time                                 -0.37
  -----------------------------------------------------------
  data required time                                 -0.37
  data arrival time                                  -1.48
  -----------------------------------------------------------
  slack (MET)                                         1.85


  Startpoint: DUT_1/counter_reg[5]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/counter_reg[6]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Path Group: MASTER_CLK_DFT
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)         0.00       0.00
  clock network delay (ideal)              0.00       0.00
  DUT_1/counter_reg[5]/CK (SDFFRX1M)       0.00       0.00 r
  DUT_1/counter_reg[5]/QN (SDFFRX1M)       0.44       0.44 f
  DUT_1/U15/Y (INVXLM)                     0.54       0.98 r
  DUT_1/U16/Y (INVX2M)                     0.50       1.48 f
  DUT_1/counter_reg[6]/SI (SDFFRX1M)       0.00       1.48 f
  data arrival time                                   1.48

  clock MASTER_CLK_DFT (rise edge)         0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  DUT_1/counter_reg[6]/CK (SDFFRX1M)       0.00       0.01 r
  library hold time                       -0.38      -0.37
  data required time                                 -0.37
  -----------------------------------------------------------
  data required time                                 -0.37
  data arrival time                                  -1.48
  -----------------------------------------------------------
  slack (MET)                                         1.85


  Startpoint: DUT_1/counter_reg[13]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/counter_reg[14]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Path Group: MASTER_CLK_DFT
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)         0.00       0.00
  clock network delay (ideal)              0.00       0.00
  DUT_1/counter_reg[13]/CK (SDFFRX1M)      0.00       0.00 r
  DUT_1/counter_reg[13]/QN (SDFFRX1M)      0.44       0.44 f
  DUT_1/U13/Y (INVXLM)                     0.54       0.98 r
  DUT_1/U14/Y (INVX2M)                     0.50       1.48 f
  DUT_1/counter_reg[14]/SI (SDFFRX1M)      0.00       1.48 f
  data arrival time                                   1.48

  clock MASTER_CLK_DFT (rise edge)         0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  DUT_1/counter_reg[14]/CK (SDFFRX1M)      0.00       0.01 r
  library hold time                       -0.38      -0.37
  data required time                                 -0.37
  -----------------------------------------------------------
  data required time                                 -0.37
  data arrival time                                  -1.48
  -----------------------------------------------------------
  slack (MET)                                         1.85


  Startpoint: DUT_1/counter_reg[17]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/counter_reg[18]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Path Group: MASTER_CLK_DFT
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)         0.00       0.00
  clock network delay (ideal)              0.00       0.00
  DUT_1/counter_reg[17]/CK (SDFFRX1M)      0.00       0.00 r
  DUT_1/counter_reg[17]/QN (SDFFRX1M)      0.44       0.44 f
  DUT_1/U11/Y (INVXLM)                     0.54       0.98 r
  DUT_1/U12/Y (INVX2M)                     0.50       1.48 f
  DUT_1/counter_reg[18]/SI (SDFFRX1M)      0.00       1.48 f
  data arrival time                                   1.48

  clock MASTER_CLK_DFT (rise edge)         0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  DUT_1/counter_reg[18]/CK (SDFFRX1M)      0.00       0.01 r
  library hold time                       -0.38      -0.37
  data required time                                 -0.37
  -----------------------------------------------------------
  data required time                                 -0.37
  data arrival time                                  -1.48
  -----------------------------------------------------------
  slack (MET)                                         1.85


  Startpoint: DUT_1/counter_reg[21]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/counter_reg[22]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Path Group: MASTER_CLK_DFT
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)         0.00       0.00
  clock network delay (ideal)              0.00       0.00
  DUT_1/counter_reg[21]/CK (SDFFRX1M)      0.00       0.00 r
  DUT_1/counter_reg[21]/QN (SDFFRX1M)      0.44       0.44 f
  DUT_1/U27/Y (INVXLM)                     0.54       0.98 r
  DUT_1/U28/Y (INVX2M)                     0.50       1.48 f
  DUT_1/counter_reg[22]/SI (SDFFRX1M)      0.00       1.48 f
  data arrival time                                   1.48

  clock MASTER_CLK_DFT (rise edge)         0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  DUT_1/counter_reg[22]/CK (SDFFRX1M)      0.00       0.01 r
  library hold time                       -0.38      -0.37
  data required time                                 -0.37
  -----------------------------------------------------------
  data required time                                 -0.37
  data arrival time                                  -1.48
  -----------------------------------------------------------
  slack (MET)                                         1.85


  Startpoint: DUT_1/valid_reg_reg
              (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Endpoint: DUT_2/par_reg
            (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Path Group: MASTER_CLK_DFT
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)         0.00       0.00
  clock network delay (ideal)              0.00       0.00
  DUT_1/valid_reg_reg/CK (SDFFRX1M)        0.00       0.00 r
  DUT_1/valid_reg_reg/QN (SDFFRX1M)        0.44       0.44 f
  DUT_1/U29/Y (INVXLM)                     0.54       0.98 r
  DUT_1/U30/Y (INVX2M)                     0.50       1.48 f
  DUT_1/test_so (serializer_test_1)        0.00       1.48 f
  DUT_2/test_si (Parity_test_1)            0.00       1.48 f
  DUT_2/par_reg/SI (SDFFRX1M)              0.00       1.48 f
  data arrival time                                   1.48

  clock MASTER_CLK_DFT (rise edge)         0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  DUT_2/par_reg/CK (SDFFRX1M)              0.00       0.01 r
  library hold time                       -0.38      -0.37
  data required time                                 -0.37
  -----------------------------------------------------------
  data required time                                 -0.37
  data arrival time                                  -1.48
  -----------------------------------------------------------
  slack (MET)                                         1.85


  Startpoint: DUT_1/counter_reg[10]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/counter_reg[10]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Path Group: MASTER_CLK_DFT
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)                        0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_1/counter_reg[10]/CK (SDFFRX1M)                     0.00       0.00 r
  DUT_1/counter_reg[10]/Q (SDFFRX1M)                      0.63       0.63 f
  DUT_1/add_35/A[10] (serializer_DW01_inc_0)              0.00       0.63 f
  DUT_1/add_35/U1_1_10/S (ADDHX1M)                        0.55       1.17 r
  DUT_1/add_35/SUM[10] (serializer_DW01_inc_0)            0.00       1.17 r
  DUT_1/U121/Y (OAI2BB2X1M)                               0.46       1.63 r
  DUT_1/counter_reg[10]/D (SDFFRX1M)                      0.00       1.63 r
  data arrival time                                                  1.63

  clock MASTER_CLK_DFT (rise edge)                        0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  DUT_1/counter_reg[10]/CK (SDFFRX1M)                     0.00       0.01 r
  library hold time                                      -0.23      -0.22
  data required time                                                -0.22
  --------------------------------------------------------------------------
  data required time                                                -0.22
  data arrival time                                                 -1.63
  --------------------------------------------------------------------------
  slack (MET)                                                        1.85


  Startpoint: DUT_1/counter_reg[9]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/counter_reg[9]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Path Group: MASTER_CLK_DFT
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)                        0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_1/counter_reg[9]/CK (SDFFRX1M)                      0.00       0.00 r
  DUT_1/counter_reg[9]/Q (SDFFRX1M)                       0.63       0.63 f
  DUT_1/add_35/A[9] (serializer_DW01_inc_0)               0.00       0.63 f
  DUT_1/add_35/U1_1_9/S (ADDHX1M)                         0.55       1.17 r
  DUT_1/add_35/SUM[9] (serializer_DW01_inc_0)             0.00       1.17 r
  DUT_1/U122/Y (OAI2BB2X1M)                               0.46       1.63 r
  DUT_1/counter_reg[9]/D (SDFFRX1M)                       0.00       1.63 r
  data arrival time                                                  1.63

  clock MASTER_CLK_DFT (rise edge)                        0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  DUT_1/counter_reg[9]/CK (SDFFRX1M)                      0.00       0.01 r
  library hold time                                      -0.23      -0.22
  data required time                                                -0.22
  --------------------------------------------------------------------------
  data required time                                                -0.22
  data arrival time                                                 -1.63
  --------------------------------------------------------------------------
  slack (MET)                                                        1.85


  Startpoint: DUT_1/counter_reg[6]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/counter_reg[6]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Path Group: MASTER_CLK_DFT
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)                        0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_1/counter_reg[6]/CK (SDFFRX1M)                      0.00       0.00 r
  DUT_1/counter_reg[6]/Q (SDFFRX1M)                       0.63       0.63 f
  DUT_1/add_35/A[6] (serializer_DW01_inc_0)               0.00       0.63 f
  DUT_1/add_35/U1_1_6/S (ADDHX1M)                         0.55       1.17 r
  DUT_1/add_35/SUM[6] (serializer_DW01_inc_0)             0.00       1.17 r
  DUT_1/U125/Y (OAI2BB2X1M)                               0.46       1.63 r
  DUT_1/counter_reg[6]/D (SDFFRX1M)                       0.00       1.63 r
  data arrival time                                                  1.63

  clock MASTER_CLK_DFT (rise edge)                        0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  DUT_1/counter_reg[6]/CK (SDFFRX1M)                      0.00       0.01 r
  library hold time                                      -0.23      -0.22
  data required time                                                -0.22
  --------------------------------------------------------------------------
  data required time                                                -0.22
  data arrival time                                                 -1.63
  --------------------------------------------------------------------------
  slack (MET)                                                        1.85


  Startpoint: DUT_1/counter_reg[5]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/counter_reg[5]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Path Group: MASTER_CLK_DFT
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)                        0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_1/counter_reg[5]/CK (SDFFRX1M)                      0.00       0.00 r
  DUT_1/counter_reg[5]/Q (SDFFRX1M)                       0.63       0.63 f
  DUT_1/add_35/A[5] (serializer_DW01_inc_0)               0.00       0.63 f
  DUT_1/add_35/U1_1_5/S (ADDHX1M)                         0.55       1.17 r
  DUT_1/add_35/SUM[5] (serializer_DW01_inc_0)             0.00       1.17 r
  DUT_1/U126/Y (OAI2BB2X1M)                               0.46       1.63 r
  DUT_1/counter_reg[5]/D (SDFFRX1M)                       0.00       1.63 r
  data arrival time                                                  1.63

  clock MASTER_CLK_DFT (rise edge)                        0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  DUT_1/counter_reg[5]/CK (SDFFRX1M)                      0.00       0.01 r
  library hold time                                      -0.23      -0.22
  data required time                                                -0.22
  --------------------------------------------------------------------------
  data required time                                                -0.22
  data arrival time                                                 -1.63
  --------------------------------------------------------------------------
  slack (MET)                                                        1.85


  Startpoint: DUT_1/counter_reg[13]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/counter_reg[13]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Path Group: MASTER_CLK_DFT
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)                        0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_1/counter_reg[13]/CK (SDFFRX1M)                     0.00       0.00 r
  DUT_1/counter_reg[13]/Q (SDFFRX1M)                      0.63       0.63 f
  DUT_1/add_35/A[13] (serializer_DW01_inc_0)              0.00       0.63 f
  DUT_1/add_35/U1_1_13/S (ADDHX1M)                        0.55       1.17 r
  DUT_1/add_35/SUM[13] (serializer_DW01_inc_0)            0.00       1.17 r
  DUT_1/U118/Y (OAI2BB2X1M)                               0.46       1.63 r
  DUT_1/counter_reg[13]/D (SDFFRX1M)                      0.00       1.63 r
  data arrival time                                                  1.63

  clock MASTER_CLK_DFT (rise edge)                        0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  DUT_1/counter_reg[13]/CK (SDFFRX1M)                     0.00       0.01 r
  library hold time                                      -0.23      -0.22
  data required time                                                -0.22
  --------------------------------------------------------------------------
  data required time                                                -0.22
  data arrival time                                                 -1.63
  --------------------------------------------------------------------------
  slack (MET)                                                        1.85


  Startpoint: DUT_1/counter_reg[14]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/counter_reg[14]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Path Group: MASTER_CLK_DFT
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)                        0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_1/counter_reg[14]/CK (SDFFRX1M)                     0.00       0.00 r
  DUT_1/counter_reg[14]/Q (SDFFRX1M)                      0.63       0.63 f
  DUT_1/add_35/A[14] (serializer_DW01_inc_0)              0.00       0.63 f
  DUT_1/add_35/U1_1_14/S (ADDHX1M)                        0.55       1.17 r
  DUT_1/add_35/SUM[14] (serializer_DW01_inc_0)            0.00       1.17 r
  DUT_1/U117/Y (OAI2BB2X1M)                               0.46       1.63 r
  DUT_1/counter_reg[14]/D (SDFFRX1M)                      0.00       1.63 r
  data arrival time                                                  1.63

  clock MASTER_CLK_DFT (rise edge)                        0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  DUT_1/counter_reg[14]/CK (SDFFRX1M)                     0.00       0.01 r
  library hold time                                      -0.23      -0.22
  data required time                                                -0.22
  --------------------------------------------------------------------------
  data required time                                                -0.22
  data arrival time                                                 -1.63
  --------------------------------------------------------------------------
  slack (MET)                                                        1.85


  Startpoint: DUT_1/counter_reg[17]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/counter_reg[17]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Path Group: MASTER_CLK_DFT
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)                        0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_1/counter_reg[17]/CK (SDFFRX1M)                     0.00       0.00 r
  DUT_1/counter_reg[17]/Q (SDFFRX1M)                      0.63       0.63 f
  DUT_1/add_35/A[17] (serializer_DW01_inc_0)              0.00       0.63 f
  DUT_1/add_35/U1_1_17/S (ADDHX1M)                        0.55       1.17 r
  DUT_1/add_35/SUM[17] (serializer_DW01_inc_0)            0.00       1.17 r
  DUT_1/U114/Y (OAI2BB2X1M)                               0.46       1.63 r
  DUT_1/counter_reg[17]/D (SDFFRX1M)                      0.00       1.63 r
  data arrival time                                                  1.63

  clock MASTER_CLK_DFT (rise edge)                        0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  DUT_1/counter_reg[17]/CK (SDFFRX1M)                     0.00       0.01 r
  library hold time                                      -0.23      -0.22
  data required time                                                -0.22
  --------------------------------------------------------------------------
  data required time                                                -0.22
  data arrival time                                                 -1.63
  --------------------------------------------------------------------------
  slack (MET)                                                        1.85


  Startpoint: DUT_1/counter_reg[18]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/counter_reg[18]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Path Group: MASTER_CLK_DFT
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)                        0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_1/counter_reg[18]/CK (SDFFRX1M)                     0.00       0.00 r
  DUT_1/counter_reg[18]/Q (SDFFRX1M)                      0.63       0.63 f
  DUT_1/add_35/A[18] (serializer_DW01_inc_0)              0.00       0.63 f
  DUT_1/add_35/U1_1_18/S (ADDHX1M)                        0.55       1.17 r
  DUT_1/add_35/SUM[18] (serializer_DW01_inc_0)            0.00       1.17 r
  DUT_1/U113/Y (OAI2BB2X1M)                               0.46       1.63 r
  DUT_1/counter_reg[18]/D (SDFFRX1M)                      0.00       1.63 r
  data arrival time                                                  1.63

  clock MASTER_CLK_DFT (rise edge)                        0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  DUT_1/counter_reg[18]/CK (SDFFRX1M)                     0.00       0.01 r
  library hold time                                      -0.23      -0.22
  data required time                                                -0.22
  --------------------------------------------------------------------------
  data required time                                                -0.22
  data arrival time                                                 -1.63
  --------------------------------------------------------------------------
  slack (MET)                                                        1.85


  Startpoint: DUT_1/counter_reg[21]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/counter_reg[21]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Path Group: MASTER_CLK_DFT
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)                        0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_1/counter_reg[21]/CK (SDFFRX1M)                     0.00       0.00 r
  DUT_1/counter_reg[21]/Q (SDFFRX1M)                      0.63       0.63 f
  DUT_1/add_35/A[21] (serializer_DW01_inc_0)              0.00       0.63 f
  DUT_1/add_35/U1_1_21/S (ADDHX1M)                        0.55       1.17 r
  DUT_1/add_35/SUM[21] (serializer_DW01_inc_0)            0.00       1.17 r
  DUT_1/U110/Y (OAI2BB2X1M)                               0.46       1.63 r
  DUT_1/counter_reg[21]/D (SDFFRX1M)                      0.00       1.63 r
  data arrival time                                                  1.63

  clock MASTER_CLK_DFT (rise edge)                        0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  DUT_1/counter_reg[21]/CK (SDFFRX1M)                     0.00       0.01 r
  library hold time                                      -0.23      -0.22
  data required time                                                -0.22
  --------------------------------------------------------------------------
  data required time                                                -0.22
  data arrival time                                                 -1.63
  --------------------------------------------------------------------------
  slack (MET)                                                        1.85


  Startpoint: DUT_1/ser_data_reg
              (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/valid_reg_reg
            (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Path Group: MASTER_CLK_DFT
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)         0.00       0.00
  clock network delay (ideal)              0.00       0.00
  DUT_1/ser_data_reg/CK (SDFFSQX1M)        0.00       0.00 r
  DUT_1/ser_data_reg/Q (SDFFSQX1M)         0.79       0.79 f
  DUT_1/U204/Y (DLY1X1M)                   0.82       1.61 f
  DUT_1/valid_reg_reg/SI (SDFFRX1M)        0.00       1.61 f
  data arrival time                                   1.61

  clock MASTER_CLK_DFT (rise edge)         0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  DUT_1/valid_reg_reg/CK (SDFFRX1M)        0.00       0.01 r
  library hold time                       -0.41      -0.40
  data required time                                 -0.40
  -----------------------------------------------------------
  data required time                                 -0.40
  data arrival time                                  -1.61
  -----------------------------------------------------------
  slack (MET)                                         2.01


  Startpoint: DUT_1/valid_reg_reg
              (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/valid_reg_reg
            (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Path Group: MASTER_CLK_DFT
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)         0.00       0.00
  clock network delay (ideal)              0.00       0.00
  DUT_1/valid_reg_reg/CK (SDFFRX1M)        0.00       0.00 r
  DUT_1/valid_reg_reg/QN (SDFFRX1M)        0.44       0.44 f
  DUT_1/U29/Y (INVXLM)                     0.54       0.98 r
  DUT_1/U30/Y (INVX2M)                     0.50       1.48 f
  DUT_1/U106/Y (NAND2X2M)                  0.33       1.81 r
  DUT_1/valid_reg_reg/D (SDFFRX1M)         0.00       1.81 r
  data arrival time                                   1.81

  clock MASTER_CLK_DFT (rise edge)         0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  DUT_1/valid_reg_reg/CK (SDFFRX1M)        0.00       0.01 r
  library hold time                       -0.22      -0.21
  data required time                                 -0.21
  -----------------------------------------------------------
  data required time                                 -0.21
  data arrival time                                  -1.81
  -----------------------------------------------------------
  slack (MET)                                         2.03


  Startpoint: DUT_1/counter_reg[2]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/counter_reg[2]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Path Group: MASTER_CLK_DFT
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)                        0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_1/counter_reg[2]/CK (SDFFRX1M)                      0.00       0.00 r
  DUT_1/counter_reg[2]/Q (SDFFRX1M)                       0.80       0.80 f
  DUT_1/add_35/A[2] (serializer_DW01_inc_0)               0.00       0.80 f
  DUT_1/add_35/U1_1_2/S (ADDHX1M)                         0.63       1.42 r
  DUT_1/add_35/SUM[2] (serializer_DW01_inc_0)             0.00       1.42 r
  DUT_1/U128/Y (OAI2BB2X1M)                               0.46       1.88 r
  DUT_1/counter_reg[2]/D (SDFFRX1M)                       0.00       1.88 r
  data arrival time                                                  1.88

  clock MASTER_CLK_DFT (rise edge)                        0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  DUT_1/counter_reg[2]/CK (SDFFRX1M)                      0.00       0.01 r
  library hold time                                      -0.23      -0.22
  data required time                                                -0.22
  --------------------------------------------------------------------------
  data required time                                                -0.22
  data arrival time                                                 -1.88
  --------------------------------------------------------------------------
  slack (MET)                                                        2.10


  Startpoint: DUT_1/valid_reg_reg
              (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Endpoint: DUT_1/ser_data_reg
            (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Path Group: MASTER_CLK_DFT
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)         0.00       0.00
  clock network delay (ideal)              0.00       0.00
  DUT_1/valid_reg_reg/CK (SDFFRX1M)        0.00       0.00 r
  DUT_1/valid_reg_reg/Q (SDFFRX1M)         0.63       0.63 f
  DUT_1/U139/Y (NAND3X2M)                  0.49       1.12 r
  DUT_1/U143/Y (AOI21BX2M)                 0.51       1.63 r
  DUT_1/U141/Y (OAI2BB2X1M)                0.45       2.08 r
  DUT_1/ser_data_reg/D (SDFFSQX1M)         0.00       2.08 r
  data arrival time                                   2.08

  clock MASTER_CLK_DFT (rise edge)         0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  DUT_1/ser_data_reg/CK (SDFFSQX1M)        0.00       0.01 r
  library hold time                       -0.20      -0.19
  data required time                                 -0.19
  -----------------------------------------------------------
  data required time                                 -0.19
  data arrival time                                  -2.08
  -----------------------------------------------------------
  slack (MET)                                         2.27


  Startpoint: DUT_3/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Endpoint: SO (output port clocked by MASTER_CLK_DFT)
  Path Group: REGOUT
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)                        0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_3/current_state_reg[2]/CK (SDFFRX4M)                0.00       0.00 r
  DUT_3/current_state_reg[2]/Q (SDFFRX4M)                 0.95       0.95 f
  DUT_3/test_so (FSM_test_1)                              0.00       0.95 f
  SO (out)                                                0.00       0.95 f
  data arrival time                                                  0.95

  clock MASTER_CLK_DFT (rise edge)                        0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  output external delay                                 -30.00     -29.99
  data required time                                               -29.99
  --------------------------------------------------------------------------
  data required time                                               -29.99
  data arrival time                                                 -0.95
  --------------------------------------------------------------------------
  slack (MET)                                                       30.94


  Startpoint: DUT_3/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Endpoint: Busy (output port clocked by MASTER_CLK)
  Path Group: REGOUT
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)                        0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_3/current_state_reg[2]/CK (SDFFRX4M)                0.00       0.00 r
  DUT_3/current_state_reg[2]/QN (SDFFRX4M)                0.41       0.41 f
  DUT_3/U21/Y (AO21X2M)                                   0.62       1.03 f
  DUT_3/U22/Y (OR2X2M)                                    0.64       1.67 f
  DUT_3/Busy (FSM_test_1)                                 0.00       1.67 f
  Busy (out)                                              0.00       1.67 f
  data arrival time                                                  1.67

  clock MASTER_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  output external delay                                 -30.00     -29.99
  data required time                                               -29.99
  --------------------------------------------------------------------------
  data required time                                               -29.99
  data arrival time                                                 -1.67
  --------------------------------------------------------------------------
  slack (MET)                                                       31.66


  Startpoint: DUT_2/par_reg
              (rising edge-triggered flip-flop clocked by MASTER_CLK_DFT)
  Endpoint: TX_out (output port clocked by MASTER_CLK)
  Path Group: REGOUT
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK_DFT (rise edge)         0.00       0.00
  clock network delay (ideal)              0.00       0.00
  DUT_2/par_reg/CK (SDFFRX1M)              0.00       0.00 r
  DUT_2/par_reg/Q (SDFFRX1M)               0.77       0.77 f
  DUT_2/Par_bit (Parity_test_1)            0.00       0.77 f
  DUT_4/Par_bit (mux)                      0.00       0.77 f
  DUT_4/U5/Y (AO22X1M)                     0.56       1.34 f
  DUT_4/U2/Y (AO2B2X2M)                    0.64       1.97 f
  DUT_4/TX_out (mux)                       0.00       1.97 f
  TX_out (out)                             0.00       1.97 f
  data arrival time                                   1.97

  clock MASTER_CLK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  output external delay                  -30.00     -29.99
  data required time                                -29.99
  -----------------------------------------------------------
  data required time                                -29.99
  data arrival time                                  -1.97
  -----------------------------------------------------------
  slack (MET)                                        31.96


1
