t behavior model next gener test system a defin inform requir automat test system frequent involv descript system behavior facilit captur requir behavior inform context test formal model behavior develop use test system approach taken defin behavior model base inform model deriv recent work formal method hardwar softwar design commun specif inform model develop express captur relationship essenti entiti character behavior paper provid high level descript behavior inform model sever exampl appli model test environ b introduct defin inform requir automat test system frequent involv descript system behavior one way anoth behavior characterist entiti describ entiti act react within context environ within context test system behavior defin observ result test recent work defin architectur next gener test system determin behavior descript relev least five context character expect behavior product defin test requir defin resourc capabl requir defin behavior test strategi guid system diagnost facilit captur requir behavior inform context inform model defin behavior develop paper provid high level descript behavior inform model sever exampl appli model test environ specif focu appli model captur test requir resourc capabl approach taken defin behavior model deriv recent work formal method hardwar softwar design commun cook hall thoma formal method mathematicallybas languag use captur essenti attribut system design method use typic guid process design verif proofofcorrect such formal method appli declar approach specifi system declar approach specifi system state logic properti relationship among entiti within system abramski hank hogger process instanti design correspond assign legal valu paramet within system descript properti relationship defin descript consist approach taken defin behavior model develop express inform model captur relationship essenti entiti character behavior approach declar that simplest case process use behavior model consist match implement model verifi two correspond one anoth thu case select appropri resourc perform test model requir behavior instanti compar model possibl behavior provid avail resourc resourc select match requir behavior follow section discuss simplifi view express behavior model well slightli detail view discuss put context trivial test program highlight describ major entiti model follow introduct provid sever exampl use behavior model context test requir test program synthesi resourc behavior trigger event simplifi view behavior model shown figur simplifi model expand later suffici explain basic concept five entiti model locat captur someth happen current model locat port unit test uut cell uut behavior captur someth happen entiti distinct whole behavior model limit identifi span time someth occur entiti defin start stop attribut signal captur happen type signal includ dc_signal ac_sign well standard program data type eg integ real boolean constraint defin rule constrain restrict valu may appear signal time exist model sole support definit behavior entiti subtyp properti entiti defin below use type start stop attribut behavior behavior model use describ requir test program capabl test resourc time constraint locat behavior signal start stop constrain figur simplifi behavior model detail view behavior inform model shown figur figur five entiti figur shown plu sever addit entiti captur constraint inform signific figur observ behavior composit lowerlevel behavior ultim contain zero signal behavior signal character set properti constrain way further addit constraint appli signal constraint also appli behavior final current version behavior model identifi four type constraint rang constraint limit properti lie within rang legal valu accuraci constraint identifi accept variat properti valu specifi refer time constraint indic legal order time relationship respect anoth variabl valu constraint indic possibl legal valu discret valu arbitrari relationship constraint defin constraint supertyp without need instanti one subtyp first glanc appear behavior model describ exampl test program must execut almost quit correct behavior realli provid set criteria one determin test program execut properli see distinct import consid uut two power suppli may use establish type time constraint behavior signal start properti time rang accuraci stoploc includ constrained_bi s prop s prop s locat locat constrained_bi valu figur detail behavior model power ground establish test may done uut power suppli establish situat shown flow chart figur branch label ps ps execut concurr sequentiallyth constraint branch cannot begin establish ground complet run test cannot begin power suppli branch complet consid hypothet test program test program sequenti might look someth like establish ground establish ps_ establish ps_ run test establish ps_x routin decompos basic set statement consist exampl setup appli statement follow version program also legal establish ground setup ps_ setup ps_ appli ps_ appli ps_ run test mani differ legal execut path may taken test program would inappropri behavior specif state exactli one path correct other incorrect approach would improperli restrict legal path behavior model describ desir result test program rather test program itself previou exampl provid pseudo code test whose object verif specifi behavior exampl execut real signal would gener howev may compel administr reason insist upon particular order eg procedur reusabl test consist establish ground run test figur flow chart provid power test test equip appli uut real signal would observ measur ultim behavior model specifi requir signal suppos follow execut test program complet record signal interfac uut avail sake discuss assum signal record infinit precis record call execut trace test program exampl abov execut trace would includ voltag current ground power suppli pin uut test program execut execut trace examin see voltag time test behavior model defin constraint execut trace constraint appli directli test programthey influenc decis made configur execut test program model declar represent behavior explicitli prescrib behavior test program might expect imper eg procedur function descript instead describ behavior expect program psuedolanguag invent illustr purpos use demonstr structur behavior model associ properti behavior behavior class therefor instanc behavior name declar behavior may includ behavior ie subbehavior well signal constraint properti format use pseudolanguag follow behaviornam properti definit properti definit may includ subbehavior signal associ behavior locat constraint defin behavior properti follow discuss pseudolanguag use present sever exampl declar fragment let us refin element behavior model exampl first use phrase establish ground must clarifi tester mean ground pin uut connect digit analog system ground tester next consid mean establish ps_ mean stabl voltag proper valu proper pin uut brokent two piec declar voltag uut pin constraint valu voltag establish_ps_ signal vcc dc_signal locat hips_pin lognd_pin constrain vccvoltag v vccvoltag v point four five entiti simplifi behavior model evid signal name vcc type signal dc_signal type extens simplifi model as shown figur two locat name ps_pin gnd_pin signal vcc occur constraint restrict voltag attribut vcc lie v v behavior name establish_ps_ defin period properti definit activ behavior model state voltag two pin uut voltag must lie within rang v v behavior provid actual valu voltag even constrain valu constant durat behavior howev constanc impli type dcsignal given model test program verifi satisfi object constraint model therebi verifi test program behav specifi formal test program cannot verifi rather test program run result execut trace examin execut trace voltag correspond signal vcc determin ensur voltag lie within proper rang durat establish_ps_ behavior notic time entiti defin exampl test program behavior establish_ps_ begin time later end specif valu assign be exampl start stop time identifi examin execut trace program rather includ test program prescrib specif behavior occur consid whole test program howev one find start stop time specifi term time constraint exampl whole_test_program behavior ps establish_ps_ behavior ps establish_ps_ behavior rt run_test constrain psstop rtstart psstop rtstart exampl behavior defin whole_test_program contain three subbehavior name ps ps rt behavior whole_test_program also contain constraint relat start stop time three subbehavior order behavior conform flow chart figur notic start stop time specifi constraint valu specifi anywher describ abov actual valu deriv execut trace test program applic behavior follow section provid sever exampl use constraint model exampl are necessarili simplifi serv illustr concept introduc previou section behavior model appli test requir specif synthesi verif common thread applic use behavior model test program specif test resourc alloc fourth applic occur test exampl specif durat specifi program develop ie static alloc test program execut ie dynam alloc applic expect model becom wide use test requir specif behavior model use captur test requir test requir context requir test program itself requir test develop process nagi newberg atkin rolinc behavior model address test requir as safetoturnon test must perform test test must run rang ambient temperatur frequenc stabil must measur mhz use requir exampl demonstr repres requir behavior model use requir test program synthesi verif test requir provid english and although understand engin difficult comput understand first step specifi requir machineunderst way add detail statement express formal safetoturnon test requir safetoturnon stto test defin behavior preced behavior test program test program repres enclos behavior includ stto test test stto behavior typic test short power ground direct resist measur test excess current uut power stto return valu determin whether test may run specif stto behavior repres whole_test_program behavior st safe_to_turn_onsafe_to_test boolean behavior rt run_test constrain rtexecut rtstart ststop constrain rtexecut stsafe_to_test model behavior defin whole_test_program contain two sub behavior st rt behavior st instanc safe_to_turn_on behavior defin abov st return paramet call safe_to_test behavior rt simpli encapsul test test program exampl introduc rtexecut notat rtexecut true subbehavior rt actual execut fals otherwis howev subbehavior declar insid behavior mean subbehavior actual execut addit constraint requir ensur subbehavior execut mani time necessari first constraint ensur that rt actual execut rt follow st second constraint ensur rt execut behavior st return true safe_to_test paramet constraint look backward behavior suppos occur rtexecut appear test statement behavior suppos occur appear claus if behavior descript declarativethey prescrib execut test program describ must true test program execut test program execut execut trace valu rtexecut stsafe_to_test way constraint satisfi stsafe_to_test rtexecut true rtexecut fals notic rt requir actual run instead requir rt run unless uut safetoturnon test test test requir product typic temperatur rang expect oper normal impli product must test one ambient temperatur let us assum exampl product test three temperatur room temperatur low temperatur high temperatur assumpt captur first expand definit run_test behavior includ notion ambient temperatur run_test signal ambient temperatur next definit whole_test_program expand requir run_test execut least temperatur around room temperatur temperatur near low end rang temperatur near high end rang whole_test_program behavior st safe_to_turn_onsafe_to_test boolean behavior rt_room run_test constrain rt_roomexecut rt_roomstart ststop constrain rt_roomexecut stsafe_to_test constrain rt_roomexecut rtambient room_rang behavior rt_low run_test constrain rt_lowexecut rt_lowstart ststop constrain rt_lowexecut stsafe_to_test constrain rt_lowexecut rtambient low_rang behavior run_test constrain rt_highexecut rt_highstart ststop constrain rt_highexecut stsafe_to_test constrain rt_highexecut rtambient high_rang whole_test_program descript modifi includ three copi run_test constrain run within particular temperatur rang denot name room_rang low_rang high_rang would defin full model note sequenc constraint variou run_test implement free pick whatev temperatur sequenc deem appropri also notic none run_test requir execut particular exampl decis execut left diagnost control diagnost control might instanc decid test high low temperatur room temperatur test fail decis entir consist test requir exampl frequenc stabil test requir frequenc stabil test might verifi uut output signal constant frequenc term constant must qualifi mean constant within error test requir captur defin term behavior one approach specifi behavior is frequency_st signal osc ac_sign locat hiosc_pin lognd_pin constrain ab oscfrequ mhz freq_error model defin behavior frequency_st one signal type ac_sign singl constraint forc frequenc close to mhz close to defin within freq_error unfortun descript incorrect one know oscil realli stabl forc stabl current descript demand oscil stabl invalid observ behavior oscil stabl descript need report whether oscil stabl rather forc stabil oscil again focu describ rather prescrib behavior exampl frequency_st properti osc_ok boolean signal osc ac_sign locat hiosc_pin lognd_pin descript say osc_ok properti true oscil frequenc stabl fals otherwis notic osc_ok requir true true faultfre uut may fals faulti uut behavior frequency_st permit take either valu reason expect diagnost use osc_ok among other indic whether uut faulti test declar behavior descript usual captur enough inform directli gener code test program howev behavior use guid test program gener papachrist carletta gener code synthesi process follow constraint satisfact process coupl code gener side effect dechter pearl exampl determin order execut rt st legal valu or rang valu need instanti rtstart ststop variabl side effect instanti valu code gener determin function associ rt st must gener sequenc accord legal valu illustr consid exampl previou section describ stto test exampl synthesi begin code implement whole_test_program must gener might involv includ standard startup code may includ gener sitespecif user interfac test requir behavior descript silent issu synthesi program expect gener detail sourc inform separ test requir depend uut inform test equip local test procedur deliber princip advantag use behavior model remain discuss assum synthesi program ad local inform talk term satisfi test requir begun whole_test_program one must select compon test program synthes four statement whole_test_program two behavior two constraint note first constraint prohibit run rt run st also note second constraint cannot evalu st execut therefor st synthes first exactli common sens would dictat branch execut rt st return true safe_to_test paramet synthes use program languag like c code whole_test_program would resembl follow skeleton void whole_test_program void boolean safe_to_test execut safe_to_turn_on get safe_to_test paramet back safe_to_turn_on safe_to_test execut run_test safe_to_test true safe_to_test note constraint st run rt ensur order safe_to_turn_on run_test routin call test program also note c program execut run_test safe_to_test true even though test requir demand thi test program often constrain test requir due consider oper conveni test time minim concern directli relat requir test test program verif process compar exist test program set test requir ensur program satisfi requir caunegr abraham discuss earlier behavior descript test program constrain execut trace execut trace truli verifi howev impract ineffici verifi execut trace therefor altern analyz test program predict whether execut trace produc test program correct aspect execut trace predict high confid gross time relationship good exampl follow exampl behavior some_test two subbehavior b b b must occur b some_test behavior b test_a behavior b test_b constraint bstart bstop correspond test program written sequenti program languag c b b implement subroutin code some_test might look like some_test void case b guarante follow b unless catastroph failur occur compil host comput aspect execut trace predict less certainti exampl consid behavior contain signal whose voltag constrain small rang around v some_voltage_test signal vcc dc_signal locat hips_pin lognd_pin constrain absvccvoltag v v behavior might implement code program power suppli v analysi test program code would show power suppli program consist behavior howev execut trace would consist behavior select power suppli adequ accuraci precis line loss suppli uut neglig concern test engin deal daili basi must consid analysi sometim analysi test program code yield enough inform conclud anyth expect execut trace eg interact select test resourc interfac test adapt cannot predict easili case simul test program also call virtual test gener predict execut trace test program miegler wolz predict execut trace verifi respect behavior enough simul test program could declar accept test resourc alloc test resourc alloc identifi candid resourc determin candid suitabl requir task hardenburg nichol test resourc alloc import function test develop autom function import autom test program gener process autom alloc also enabl dynam alloc test resourc turn lead portabl test program test program one requir must satisfi test resourc test resourc set capabl resourc capabl satisfi requir resourc function suitabl behavior model support test function suitabl act specif test requir test resourc capabl exampl suppos follow test requir appli amplifi gain two some_test signal v dc_signal signal vin dc_signal locat hiin_pin lognd_pin signal vout dc_signal locat hiout_pin lognd_pin signal v dc_signal properti amp_ok boolean constrain absvvoltag v v constrain absvinvoltag vvoltag mv constrain absvvoltag voutvoltag mv four signal behavior v input voltag amplifi program program v output voltag report instrument vin actual input voltag amplifi vout actual output voltag amplifi also four constraint behavior program input voltag valu rang v v actual input voltag must within mv program voltag report output voltag must within mv actual output voltag boolean properti amp_ok true amplifi gain calcul program report voltag two plu minu one tenth one percent descript three thing some_test observ first use signal program report voltag allow behavior model captur accuraci requir relationship vin v one accuraci constraint relationship v vout other second behavior model allow test program test amplifi voltag one volt rang eg v v accuraci overal test requir rel high requir cannot specifi simpl rang vin third implicit constraint vin vout sinc vin constrain rel v vout constrain rel v explicit constraint exist v v constraint similar form v v might classifi product requir test resourc requir implement behavior specifi model obtain requir behavior two resourc probabl requiredon appli input voltag one measur output voltag sake discuss consid measur resourc input resourc would treat similarli possibl behavior model describ measur resourc is properti offset voltag properti toler real signal vmea dc_signal locat hiinput_pin lognd_pin signal vread dc_signal constrain v vmea vmea v constrain absvmea vread offset constrain v offset offset uv toler toler e resourc two signalsth voltag appear input voltag report resourc behavior four constraint first limit rang input voltag plu minu v last three constraint limit measur error first express resourc accuraci linear function offset toler second limit legal rang offset third limit legal rang toler notic behavior state offset exampl uv instead behavior state offset uv interpret model measure_spec behavior state behavior resourc give inform control resourc one approach control resourc resourc separ set method provid program control approach taken one would expect find method return vreadvoltag method return vmeasvoltag offset toler further would method set properti signal set method entir consist control real resourc assum process chosen resourc associ measure_spec implement test requir some_test resourc connect uut new behavior specifi union origin behavior some_test_using_resourc behavior x some_test behavior measure_spec constrain absxvoutvoltag yvmeasvoltag ita_loss instanc some_test instanc measure_spec subbehavior x constrain simultan constraint omit simplic addit constraint coupl uut output voltag test resourc input voltag correspond wire interfac test adapt constraint say two voltag equal rather state two voltag closer factor call ita_loss test resourc compat test requir conflict constraint constraint number conveni coupl connect resourc uut are signal v dc_signal signal vin dc_signal locat hiin_pin lognd_pin signal vout dc_signal locat hiout_pin lognd_pin signal v dc_signal properti amp_ok boolean constrain absvvoltag v v constrain absvinvoltag vvoltag mv constrain absvvoltag voutvoltag mv constrain properti offset voltag properti toler real signal vmea dc_signal locat hiinput_pin lognd_pin signal vread dc_signal constrain v vmea vmea v constrain absvmea vread offset constrain v offset offset uv constrain toler toler e constrain absvoutvoltag vmeasvoltag ita_loss uut good one deduc model output voltag may rang approxim v v the output may actual rang v v deriv constraint lie comfort within resourc input rang given constraint note rang vout constrain therefor one cannot certain vmea lie within v rang present exampl one could probabl clamp vout protect resourc input without affect valid test program uut good one also deduc model vread adequ substitut v provid ita_loss less uv maximum error resourc given vread respect vmea occur v mv specifi constraint maximum error permit v given v respect vout mv specifi constraint maximum error vout vmea ita_loss specifi constraint therefor ita_loss uv vread resourc substitut v constraint exampl illustr analyz behavior specif test requir resourc capabl verifi resourc satisfi requir use test program provid ita loss kept low enough differ valu constraint could lead differ conclus trigger event one reason issu behavior model address represent event includ variou trigger timer behavior model quit readili repres concept recogn special way trigger defin precis time relationship two action exampl trigger establish relationship rise edg voltag signal start oscil shown figur behavior model captur trigger follow assum sever subbehavior oscillator_on oscillator_off dc_low dc_high defin oscillator_trigg behavior osc_off oscillator_off behavior osc_on oscillator_on constrain osc_offstart oscillator_triggerstart constrain osc_onstart osc_offstop constrain osc_onstop oscillator_triggerstop behavior trig_down dc_low behavior trig_up dc_high constrain trig_downstart oscillator_triggerstart figur pair two oscil oscil voltag delay figur trigger initi oscil constrain trig_upstart trig_downstop constrain trig_upstop trig_upstart trig_delay constrain osc_onstart trig_upstart trig_delay four subbehavior oscillator_trigg two govern behavior oscil must occur sequenti ie osc_on start soon osc_off stop togeth two subbehavior span entir contain behavior two subbehavior govern trigger signal itself two subbehavior also sequenti need run end contain behavior exampl oscil run trigger signal chang without affect oscil final constraint impos oscil turn delay follow rise edg trigger signal delay name trig_delay exampl would normal pass paramet behavior notic oscillator_trigg describ simpl time relationship indic relationship implement could implement trigger softwar sideeffect someth els test program behavior model describ constraint satisfi constraint real world equal constraint difficult realiz exampl oscillator_trigg requir time differ trig_upstart osc_onstart exactli trig_delay time differ would never exactli trig_delay real test program matter instead actual time differ as measur execut trace trig_delay within error captur follow constraint constrain absosc_onstart trig_upstart trig_delay trig_error new constraint say differ actual delay osc_onstart trig_upstart desir delay trig_delay must less allow error trig_error complic constraint use captur asymmetr toler ie toler symmetr distribut expect valu return exampl evid behavior model adequ describ relationship implement event trigger also evid behavior model distinguish time relationship implement hardwar eg trigger softwar eg softwar delay loop primari differ hardwar trigger softwar time potenti error trigger delay test programm select voltag delay delay figur implement two pair oscil hardwar implement get precis delay concern issu access alloc control hardwar obtain desir delay hand test programm select softwar implement precis less import eas program test program would normal use behavior oscillator_trigg trigger signal exampl probabl implement detail like scenario behavior two oscil start within fix time other illustr figur might implement figur behavior properli describ requir oscil begin time implement detail referenc common rise edg paper provid descript behavior inform model propos next gener test system architectur develop ari model facilit specif behavior relat test subject test requir test strategi test resourc product diagnost use declar approach such behavior model provid formal approach specifi behavior therebi facilit specif develop reusabl transport test program r abstract interpret declar languag trsl standard support current futur test process achiev simulationbas test program verif fault simul capabl mixedsign system formal methodsmathemat theori recip what constraint network survey seven myth formal method the ieee abbet lower layer definit statu introduct logic program develop test program virtual test environ captur boardlevel test requir gener format test synthesi behavior domain probabilist reason intellig system inform model express way the industri use formal method tr