{
    "Defaults": {},
    "MVAU_rtl_0": {
        "PE": 1,
        "SIMD": 1,
        "ram_style": "auto",
        "resType": "auto",
        "mem_mode": "internal_decoupled",
        "runtime_writeable_weights": 0
    },
    "MVAU_rtl_1": {
        "PE": 1,
        "SIMD": 1,
        "ram_style": "auto",
        "resType": "auto",
        "mem_mode": "internal_decoupled",
        "runtime_writeable_weights": 0
    },
    "MVAU_rtl_2": {
        "PE": 1,
        "SIMD": 1,
        "ram_style": "auto",
        "resType": "auto",
        "mem_mode": "internal_decoupled",
        "runtime_writeable_weights": 0
    },
    "MVAU_rtl_3": {
        "PE": 1,
        "SIMD": 1,
        "ram_style": "auto",
        "resType": "auto",
        "mem_mode": "internal_decoupled",
        "runtime_writeable_weights": 0
    },
    "MVAU_rtl_4": {
        "PE": 1,
        "SIMD": 1,
        "ram_style": "auto",
        "resType": "auto",
        "mem_mode": "internal_decoupled",
        "runtime_writeable_weights": 0
    },
    "MVAU_rtl_5": {
        "PE": 1,
        "SIMD": 1,
        "ram_style": "auto",
        "resType": "auto",
        "mem_mode": "internal_decoupled",
        "runtime_writeable_weights": 0
    },
    "Thresholding_rtl_0": {
        "PE": 1,
        "runtime_writeable_weights": 0,
        "depth_trigger_uram": 0,
        "depth_trigger_bram": 0
    },
    "Thresholding_rtl_1": {
        "PE": 1,
        "runtime_writeable_weights": 0,
        "depth_trigger_uram": 0,
        "depth_trigger_bram": 0
    },
    "Thresholding_rtl_2": {
        "PE": 1,
        "runtime_writeable_weights": 0,
        "depth_trigger_uram": 0,
        "depth_trigger_bram": 0
    },
    "Thresholding_rtl_3": {
        "PE": 1,
        "runtime_writeable_weights": 0,
        "depth_trigger_uram": 0,
        "depth_trigger_bram": 0
    },
    "Thresholding_rtl_4": {
        "PE": 1,
        "runtime_writeable_weights": 0,
        "depth_trigger_uram": 0,
        "depth_trigger_bram": 0
    },
    "Thresholding_rtl_5": {
        "PE": 1,
        "runtime_writeable_weights": 0,
        "depth_trigger_uram": 0,
        "depth_trigger_bram": 0
    },
    "Thresholding_rtl_6": {
        "PE": 1,
        "runtime_writeable_weights": 0,
        "depth_trigger_uram": 0,
        "depth_trigger_bram": 0
    },
    "Thresholding_rtl_7": {
        "PE": 1,
        "runtime_writeable_weights": 0,
        "depth_trigger_uram": 0,
        "depth_trigger_bram": 0
    },
    "Thresholding_rtl_8": {
        "PE": 1,
        "runtime_writeable_weights": 0,
        "depth_trigger_uram": 0,
        "depth_trigger_bram": 0
    },
    "Thresholding_rtl_9": {
        "PE": 1,
        "runtime_writeable_weights": 0,
        "depth_trigger_uram": 0,
        "depth_trigger_bram": 0
    },
    "Thresholding_rtl_10": {
        "PE": 1,
        "runtime_writeable_weights": 0,
        "depth_trigger_uram": 0,
        "depth_trigger_bram": 0
    },
    "DynMVU_rtl_0": {
        "PE": 1,
        "SIMD": 1,
        "ram_style": "auto",
        "resType": "auto",
        "mem_mode": "external",
        "runtime_writeable_weights": 0
    },
    "DynMVU_rtl_1": {
        "PE": 1,
        "SIMD": 1,
        "ram_style": "auto",
        "resType": "auto",
        "mem_mode": "external",
        "runtime_writeable_weights": 0
    },
    "Shuffle_hls_0": {
        "SIMD": 1
    },
    "Shuffle_hls_1": {
        "SIMD": 1
    },
    "Shuffle_hls_2": {
        "SIMD": 1
    },
    "Shuffle_hls_3": {
        "SIMD": 1
    },
    "DuplicateStreams_hls_0": {
        "PE": 1
    },
    "DuplicateStreams_hls_1": {
        "PE": 1
    },
    "ElementwiseAdd_hls_0": {
        "PE": 1,
        "ram_style": "auto"
    },
    "ElementwiseAdd_hls_1": {
        "PE": 1,
        "ram_style": "auto"
    },
    "ElementwiseMul_hls_0": {
        "PE": 1,
        "ram_style": "auto"
    },
    "ElementwiseMul_hls_1": {
        "PE": 1,
        "ram_style": "auto"
    },
    "ElementwiseMul_hls_2": {
        "PE": 1,
        "ram_style": "auto"
    },
    "ElementwiseMul_hls_3": {
        "PE": 1,
        "ram_style": "auto"
    },
    "ElementwiseMul_hls_4": {
        "PE": 1,
        "ram_style": "auto"
    },
    "HWSoftmax_hls_0": {
        "SIMD": 1
    },
    "LayerNorm_hls_0": {
        "SIMD": 1
    },
    "LayerNorm_hls_1": {
        "SIMD": 1
    }
}