#! /usr/bin/vvp
:ivl_version "0.9.7 " "(v0_9_7)";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x2463230 .scope module, "ALU_4bit" "ALU_4bit" 2 31;
 .timescale 0 0;
L_0x2856470 .functor NOT 1, L_0x2856a80, C4<0>, C4<0>, C4<0>;
L_0x2858f50/d .functor NOR 1, L_0x2858ff0, L_0x2858e90, L_0x2859200, L_0x28590e0;
L_0x2858f50 .delay (40,40,40) L_0x2858f50/d;
v0x2762e80_0 .net *"_s31", 0 0, L_0x2856a80; 1 drivers
v0x2762f20_0 .net *"_s41", 0 0, L_0x2858ff0; 1 drivers
v0x2762fc0_0 .net *"_s43", 0 0, L_0x2858e90; 1 drivers
v0x2763060_0 .net *"_s45", 0 0, L_0x2859200; 1 drivers
v0x27630e0_0 .net *"_s47", 0 0, L_0x28590e0; 1 drivers
v0x2763180_0 .net "carryout", 0 0, L_0x2851fe0; 1 drivers
v0x2763200_0 .net "command", 2 0, C4<zzz>; 0 drivers
RS_0x7f1f4ad04638 .resolv tri, L_0x2844da0, L_0x284aa50, L_0x2850510, C4<zzz>;
v0x2763280_0 .net8 "int_carryout", 2 0, RS_0x7f1f4ad04638; 3 drivers
v0x2763300_0 .net "invertB", 0 0, v0x2762c70_0; 1 drivers
v0x2763380_0 .net "muxIndex", 2 0, v0x2762cf0_0; 1 drivers
v0x2763400_0 .net "operandA", 3 0, C4<zzzz>; 0 drivers
v0x27634a0_0 .net "operandB", 3 0, C4<zzzz>; 0 drivers
v0x2763540_0 .net "othercontrolsignal", 0 0, v0x2762e00_0; 1 drivers
v0x27635c0_0 .net "overflow", 0 0, L_0x2856880; 1 drivers
RS_0x7f1f4ad046c8 .resolv tri, L_0x2844c70, L_0x284a8e0, L_0x2856060, L_0x2858d60;
v0x27636c0_0 .net8 "result", 3 0, RS_0x7f1f4ad046c8; 4 drivers
v0x2763760_0 .net "resultFirst", 0 0, L_0x28500a0; 1 drivers
v0x2763640_0 .net "sltValue", 0 0, L_0x2858480; 1 drivers
v0x2763900_0 .net "sub_b", 0 0, L_0x2856470; 1 drivers
v0x27637e0_0 .net "sub_carryout", 0 0, L_0x2857c90; 1 drivers
v0x2763a20_0 .net "sub_sumleft", 0 0, L_0x28575c0; 1 drivers
v0x2763980_0 .net "zero", 0 0, L_0x2858f50; 1 drivers
L_0x2844c70 .part/pv L_0x2844730, 1, 1, 4;
L_0x2844da0 .part/pv L_0x2840c40, 1, 1, 3;
L_0x2844e40 .part C4<zzzz>, 1, 1;
L_0x2844ee0 .part C4<zzzz>, 1, 1;
L_0x2844f80 .part RS_0x7f1f4ad04638, 0, 1;
L_0x284a8e0 .part/pv L_0x284a470, 2, 1, 4;
L_0x284aa50 .part/pv L_0x2846960, 2, 1, 3;
L_0x284aaf0 .part C4<zzzz>, 2, 1;
L_0x284ab90 .part C4<zzzz>, 2, 1;
L_0x284ac80 .part RS_0x7f1f4ad04638, 1, 1;
L_0x2850510 .part/pv L_0x284c670, 0, 1, 3;
L_0x28505b0 .part C4<zzzz>, 0, 1;
L_0x28506c0 .part C4<zzzz>, 0, 1;
L_0x2856060 .part/pv L_0x2855ac0, 3, 1, 4;
L_0x2856210 .part C4<zzzz>, 3, 1;
L_0x2856340 .part C4<zzzz>, 3, 1;
L_0x2856500 .part RS_0x7f1f4ad04638, 2, 1;
L_0x2856940 .part RS_0x7f1f4ad04638, 2, 1;
L_0x2856a80 .part C4<zzzz>, 3, 1;
L_0x2857e50 .part C4<zzzz>, 3, 1;
L_0x28569e0 .part RS_0x7f1f4ad04638, 2, 1;
L_0x2858d60 .part/pv L_0x2858c50, 0, 1, 4;
L_0x2857ef0 .part v0x2762cf0_0, 2, 1;
L_0x2858ff0 .part RS_0x7f1f4ad046c8, 0, 1;
L_0x2858e90 .part RS_0x7f1f4ad046c8, 1, 1;
L_0x2859200 .part RS_0x7f1f4ad046c8, 2, 1;
L_0x28590e0 .part RS_0x7f1f4ad046c8, 3, 1;
S_0x2762ae0 .scope module, "controlLUT" "ALUcontrolLUT" 2 45, 2 144, S_0x2463230;
 .timescale 0 0;
v0x2762bd0_0 .alias "ALUcommand", 2 0, v0x2763200_0;
v0x2762c70_0 .var "invertB", 0 0;
v0x2762cf0_0 .var "muxindex", 2 0;
v0x2762e00_0 .var "othercontrolsignal", 0 0;
E_0x27594d0 .event edge, v0x2762bd0_0;
S_0x275c1e0 .scope module, "aluFirst" "ALU_1bit" 2 50, 2 3, S_0x2463230;
 .timescale 0 0;
L_0x284ae10/d .functor NOT 1, L_0x28506c0, C4<0>, C4<0>, C4<0>;
L_0x284ae10 .delay (10,10,10) L_0x284ae10/d;
v0x275b600_0 .alias "carryin", 0 0, v0x2763300_0;
v0x27620d0_0 .net "carryout", 0 0, L_0x284c670; 1 drivers
v0x2762150_0 .alias "invertB", 0 0, v0x2763300_0;
v0x27621d0_0 .alias "muxIndex", 2 0, v0x2763380_0;
v0x2762250_0 .net "notB", 0 0, L_0x284ae10; 1 drivers
v0x27622d0_0 .net "operandA", 0 0, L_0x28505b0; 1 drivers
v0x2762350_0 .net "operandB", 0 0, L_0x28506c0; 1 drivers
v0x2762460_0 .alias "othercontrolsignal", 0 0, v0x2763540_0;
v0x27624e0_0 .alias "result", 0 0, v0x2763760_0;
v0x2762560_0 .net "trueB", 0 0, L_0x284b4f0; 1 drivers
v0x2762640_0 .net "wAddSub", 0 0, L_0x284bfd0; 1 drivers
v0x2762750_0 .net "wNandAnd", 0 0, L_0x284d730; 1 drivers
v0x27628d0_0 .net "wNorOr", 0 0, L_0x284e250; 1 drivers
v0x27629e0_0 .net "wXor", 0 0, L_0x284ccd0; 1 drivers
L_0x28501d0 .part v0x2762cf0_0, 0, 1;
L_0x2850270 .part v0x2762cf0_0, 1, 1;
L_0x28503a0 .part v0x2762cf0_0, 2, 1;
S_0x27617d0 .scope module, "mux_invertB" "mux_1bit" 2 18, 3 2, S_0x275c1e0;
 .timescale 0 0;
L_0x284aed0/d .functor NAND 1, L_0x284ae10, v0x2762c70_0, C4<1>, C4<1>;
L_0x284aed0 .delay (20,20,20) L_0x284aed0/d;
L_0x284afb0/d .functor NOT 1, L_0x284aed0, C4<0>, C4<0>, C4<0>;
L_0x284afb0 .delay (10,10,10) L_0x284afb0/d;
L_0x284b090/d .functor NOT 1, v0x2762c70_0, C4<0>, C4<0>, C4<0>;
L_0x284b090 .delay (10,10,10) L_0x284b090/d;
L_0x284b150/d .functor NAND 1, L_0x28506c0, L_0x284b090, C4<1>, C4<1>;
L_0x284b150 .delay (20,20,20) L_0x284b150/d;
L_0x284b260/d .functor NOT 1, L_0x284b150, C4<0>, C4<0>, C4<0>;
L_0x284b260 .delay (10,10,10) L_0x284b260/d;
L_0x284b350/d .functor NOR 1, L_0x284b260, L_0x284afb0, C4<0>, C4<0>;
L_0x284b350 .delay (20,20,20) L_0x284b350/d;
L_0x284b4f0/d .functor NOT 1, L_0x284b350, C4<0>, C4<0>, C4<0>;
L_0x284b4f0 .delay (10,10,10) L_0x284b4f0/d;
v0x27618c0_0 .net "and_in0ncom", 0 0, L_0x284b260; 1 drivers
v0x2761980_0 .net "and_in1com", 0 0, L_0x284afb0; 1 drivers
v0x2761a20_0 .alias "in0", 0 0, v0x2762350_0;
v0x2761aa0_0 .alias "in1", 0 0, v0x2762250_0;
v0x2761b20_0 .net "nand_in0ncom", 0 0, L_0x284b150; 1 drivers
v0x2761bc0_0 .net "nand_in1com", 0 0, L_0x284aed0; 1 drivers
v0x2761c60_0 .net "ncom", 0 0, L_0x284b090; 1 drivers
v0x2761d00_0 .net "nor_wire", 0 0, L_0x284b350; 1 drivers
v0x2761df0_0 .alias "result", 0 0, v0x2762560_0;
v0x2761ec0_0 .alias "sel0", 0 0, v0x2763300_0;
S_0x27604e0 .scope module, "adder" "adder_1bit" 2 22, 4 1, S_0x275c1e0;
 .timescale 0 0;
L_0x284c0e0/d .functor NAND 1, L_0x28505b0, L_0x284b4f0, C4<1>, C4<1>;
L_0x284c0e0 .delay (20,20,20) L_0x284c0e0/d;
L_0x284c250/d .functor NOT 1, L_0x284c0e0, C4<0>, C4<0>, C4<0>;
L_0x284c250 .delay (10,10,10) L_0x284c250/d;
L_0x284c360/d .functor NAND 1, v0x2762c70_0, L_0x284ba70, C4<1>, C4<1>;
L_0x284c360 .delay (20,20,20) L_0x284c360/d;
L_0x284c420/d .functor NOT 1, L_0x284c360, C4<0>, C4<0>, C4<0>;
L_0x284c420 .delay (10,10,10) L_0x284c420/d;
L_0x284c530/d .functor NOR 1, L_0x284c420, L_0x284c250, C4<0>, C4<0>;
L_0x284c530 .delay (20,20,20) L_0x284c530/d;
L_0x284c670/d .functor NOT 1, L_0x284c530, C4<0>, C4<0>, C4<0>;
L_0x284c670 .delay (10,10,10) L_0x284c670/d;
v0x27610a0_0 .alias "a", 0 0, v0x27622d0_0;
v0x27611b0_0 .net "and_ab", 0 0, L_0x284c250; 1 drivers
v0x2761250_0 .net "and_xor_ab_c", 0 0, L_0x284c420; 1 drivers
v0x27612f0_0 .alias "b", 0 0, v0x2762560_0;
v0x2761370_0 .alias "carryin", 0 0, v0x2763300_0;
v0x27613f0_0 .alias "carryout", 0 0, v0x27620d0_0;
v0x27614b0_0 .net "nand_ab", 0 0, L_0x284c0e0; 1 drivers
v0x2761530_0 .net "nand_xor_ab_c", 0 0, L_0x284c360; 1 drivers
v0x27615d0_0 .net "nco", 0 0, L_0x284c530; 1 drivers
v0x2761670_0 .alias "sum", 0 0, v0x2762640_0;
v0x2761750_0 .net "xor_ab", 0 0, L_0x284ba70; 1 drivers
S_0x2760b50 .scope module, "xor_1" "xor_1bit" 4 13, 5 35, S_0x27604e0;
 .timescale 0 0;
L_0x284b660/d .functor NAND 1, L_0x28505b0, L_0x284b4f0, C4<1>, C4<1>;
L_0x284b660 .delay (20,20,20) L_0x284b660/d;
L_0x284b720/d .functor NOR 1, L_0x28505b0, L_0x284b4f0, C4<0>, C4<0>;
L_0x284b720 .delay (20,20,20) L_0x284b720/d;
L_0x284b800/d .functor NOT 1, L_0x284b720, C4<0>, C4<0>, C4<0>;
L_0x284b800 .delay (10,10,10) L_0x284b800/d;
L_0x284b910/d .functor NAND 1, L_0x284b800, L_0x284b660, C4<1>, C4<1>;
L_0x284b910 .delay (20,20,20) L_0x284b910/d;
L_0x284ba70/d .functor NOT 1, L_0x284b910, C4<0>, C4<0>, C4<0>;
L_0x284ba70 .delay (10,10,10) L_0x284ba70/d;
v0x2760c40_0 .alias "a", 0 0, v0x27622d0_0;
v0x2760ce0_0 .alias "b", 0 0, v0x2762560_0;
v0x2760d80_0 .net "nand_ab", 0 0, L_0x284b660; 1 drivers
v0x2760e20_0 .net "nor_ab", 0 0, L_0x284b720; 1 drivers
v0x2760ea0_0 .net "nxor_ab", 0 0, L_0x284b910; 1 drivers
v0x2760f40_0 .net "or_ab", 0 0, L_0x284b800; 1 drivers
v0x2761020_0 .alias "result", 0 0, v0x2761750_0;
S_0x27605d0 .scope module, "xor_2" "xor_1bit" 4 14, 5 35, S_0x27604e0;
 .timescale 0 0;
L_0x284bb80/d .functor NAND 1, L_0x284ba70, v0x2762c70_0, C4<1>, C4<1>;
L_0x284bb80 .delay (20,20,20) L_0x284bb80/d;
L_0x284bcd0/d .functor NOR 1, L_0x284ba70, v0x2762c70_0, C4<0>, C4<0>;
L_0x284bcd0 .delay (20,20,20) L_0x284bcd0/d;
L_0x284bdb0/d .functor NOT 1, L_0x284bcd0, C4<0>, C4<0>, C4<0>;
L_0x284bdb0 .delay (10,10,10) L_0x284bdb0/d;
L_0x284be70/d .functor NAND 1, L_0x284bdb0, L_0x284bb80, C4<1>, C4<1>;
L_0x284be70 .delay (20,20,20) L_0x284be70/d;
L_0x284bfd0/d .functor NOT 1, L_0x284be70, C4<0>, C4<0>, C4<0>;
L_0x284bfd0 .delay (10,10,10) L_0x284bfd0/d;
v0x27606c0_0 .alias "a", 0 0, v0x2761750_0;
v0x2760760_0 .alias "b", 0 0, v0x2763300_0;
v0x27607e0_0 .net "nand_ab", 0 0, L_0x284bb80; 1 drivers
v0x2760880_0 .net "nor_ab", 0 0, L_0x284bcd0; 1 drivers
v0x2760900_0 .net "nxor_ab", 0 0, L_0x284be70; 1 drivers
v0x27609a0_0 .net "or_ab", 0 0, L_0x284bdb0; 1 drivers
v0x2760a80_0 .alias "result", 0 0, v0x2762640_0;
S_0x275ff90 .scope module, "xor_gate" "xor_1bit" 2 23, 5 35, S_0x275c1e0;
 .timescale 0 0;
L_0x284c830/d .functor NAND 1, L_0x28505b0, L_0x28506c0, C4<1>, C4<1>;
L_0x284c830 .delay (20,20,20) L_0x284c830/d;
L_0x284c8f0/d .functor NOR 1, L_0x28505b0, L_0x28506c0, C4<0>, C4<0>;
L_0x284c8f0 .delay (20,20,20) L_0x284c8f0/d;
L_0x284ca80/d .functor NOT 1, L_0x284c8f0, C4<0>, C4<0>, C4<0>;
L_0x284ca80 .delay (10,10,10) L_0x284ca80/d;
L_0x284cb70/d .functor NAND 1, L_0x284ca80, L_0x284c830, C4<1>, C4<1>;
L_0x284cb70 .delay (20,20,20) L_0x284cb70/d;
L_0x284ccd0/d .functor NOT 1, L_0x284cb70, C4<0>, C4<0>, C4<0>;
L_0x284ccd0 .delay (10,10,10) L_0x284ccd0/d;
v0x2760080_0 .alias "a", 0 0, v0x27622d0_0;
v0x2760100_0 .alias "b", 0 0, v0x2762350_0;
v0x27601d0_0 .net "nand_ab", 0 0, L_0x284c830; 1 drivers
v0x2760250_0 .net "nor_ab", 0 0, L_0x284c8f0; 1 drivers
v0x27602d0_0 .net "nxor_ab", 0 0, L_0x284cb70; 1 drivers
v0x2760350_0 .net "or_ab", 0 0, L_0x284ca80; 1 drivers
v0x2760410_0 .alias "result", 0 0, v0x27629e0_0;
S_0x275f450 .scope module, "nand_and_gate" "nand_and_1bit" 2 24, 5 19, S_0x275c1e0;
 .timescale 0 0;
L_0x284ce20/d .functor NAND 1, L_0x28505b0, L_0x28506c0, C4<1>, C4<1>;
L_0x284ce20 .delay (20,20,20) L_0x284ce20/d;
L_0x284cf50/d .functor NOT 1, L_0x284ce20, C4<0>, C4<0>, C4<0>;
L_0x284cf50 .delay (10,10,10) L_0x284cf50/d;
v0x275fc40_0 .alias "a", 0 0, v0x27622d0_0;
v0x275fce0_0 .net "and_ab", 0 0, L_0x284cf50; 1 drivers
v0x275fd60_0 .alias "b", 0 0, v0x2762350_0;
v0x275fde0_0 .net "nand_ab", 0 0, L_0x284ce20; 1 drivers
v0x275fe90_0 .alias "othercontrolsignal", 0 0, v0x2763540_0;
v0x275ff10_0 .alias "result", 0 0, v0x2762750_0;
S_0x275f540 .scope module, "mux0" "mux_1bit" 5 32, 3 2, S_0x275f450;
 .timescale 0 0;
L_0x284d0a0/d .functor NAND 1, L_0x284cf50, v0x2762e00_0, C4<1>, C4<1>;
L_0x284d0a0 .delay (20,20,20) L_0x284d0a0/d;
L_0x284d160/d .functor NOT 1, L_0x284d0a0, C4<0>, C4<0>, C4<0>;
L_0x284d160 .delay (10,10,10) L_0x284d160/d;
L_0x284d290/d .functor NOT 1, v0x2762e00_0, C4<0>, C4<0>, C4<0>;
L_0x284d290 .delay (10,10,10) L_0x284d290/d;
L_0x284d350/d .functor NAND 1, L_0x284ce20, L_0x284d290, C4<1>, C4<1>;
L_0x284d350 .delay (20,20,20) L_0x284d350/d;
L_0x284d4a0/d .functor NOT 1, L_0x284d350, C4<0>, C4<0>, C4<0>;
L_0x284d4a0 .delay (10,10,10) L_0x284d4a0/d;
L_0x284d590/d .functor NOR 1, L_0x284d4a0, L_0x284d160, C4<0>, C4<0>;
L_0x284d590 .delay (20,20,20) L_0x284d590/d;
L_0x284d730/d .functor NOT 1, L_0x284d590, C4<0>, C4<0>, C4<0>;
L_0x284d730 .delay (10,10,10) L_0x284d730/d;
v0x27507f0_0 .net "and_in0ncom", 0 0, L_0x284d4a0; 1 drivers
v0x275f630_0 .net "and_in1com", 0 0, L_0x284d160; 1 drivers
v0x275f6b0_0 .alias "in0", 0 0, v0x275fde0_0;
v0x275f750_0 .alias "in1", 0 0, v0x275fce0_0;
v0x275f7d0_0 .net "nand_in0ncom", 0 0, L_0x284d350; 1 drivers
v0x275f870_0 .net "nand_in1com", 0 0, L_0x284d0a0; 1 drivers
v0x275f950_0 .net "ncom", 0 0, L_0x284d290; 1 drivers
v0x275f9f0_0 .net "nor_wire", 0 0, L_0x284d590; 1 drivers
v0x275fa90_0 .alias "result", 0 0, v0x2762750_0;
v0x275fb60_0 .alias "sel0", 0 0, v0x2763540_0;
S_0x275e800 .scope module, "nor_or_gate" "nor_or_1bit" 2 25, 5 3, S_0x275c1e0;
 .timescale 0 0;
L_0x284d860/d .functor NOR 1, L_0x28505b0, L_0x28506c0, C4<0>, C4<0>;
L_0x284d860 .delay (20,20,20) L_0x284d860/d;
L_0x284d990/d .functor NOT 1, L_0x284d860, C4<0>, C4<0>, C4<0>;
L_0x284d990 .delay (10,10,10) L_0x284d990/d;
v0x275ef80_0 .alias "a", 0 0, v0x27622d0_0;
v0x275f020_0 .alias "b", 0 0, v0x2762350_0;
v0x275f0c0_0 .net "nor_ab", 0 0, L_0x284d860; 1 drivers
v0x275f140_0 .net "or_ab", 0 0, L_0x284d990; 1 drivers
v0x275f1c0_0 .alias "othercontrolsignal", 0 0, v0x2763540_0;
v0x2750770_0 .alias "result", 0 0, v0x27628d0_0;
S_0x275e8f0 .scope module, "mux0" "mux_1bit" 5 16, 3 2, S_0x275e800;
 .timescale 0 0;
L_0x284dae0/d .functor NAND 1, L_0x284d990, v0x2762e00_0, C4<1>, C4<1>;
L_0x284dae0 .delay (20,20,20) L_0x284dae0/d;
L_0x27d6200/d .functor NOT 1, L_0x284dae0, C4<0>, C4<0>, C4<0>;
L_0x27d6200 .delay (10,10,10) L_0x27d6200/d;
L_0x275f2f0/d .functor NOT 1, v0x2762e00_0, C4<0>, C4<0>, C4<0>;
L_0x275f2f0 .delay (10,10,10) L_0x275f2f0/d;
L_0x275f3b0/d .functor NAND 1, L_0x284d860, L_0x275f2f0, C4<1>, C4<1>;
L_0x275f3b0 .delay (20,20,20) L_0x275f3b0/d;
L_0x284dfe0/d .functor NOT 1, L_0x275f3b0, C4<0>, C4<0>, C4<0>;
L_0x284dfe0 .delay (10,10,10) L_0x284dfe0/d;
L_0x284e0d0/d .functor NOR 1, L_0x284dfe0, L_0x27d6200, C4<0>, C4<0>;
L_0x284e0d0 .delay (20,20,20) L_0x284e0d0/d;
L_0x284e250/d .functor NOT 1, L_0x284e0d0, C4<0>, C4<0>, C4<0>;
L_0x284e250 .delay (10,10,10) L_0x284e250/d;
v0x275e9e0_0 .net "and_in0ncom", 0 0, L_0x284dfe0; 1 drivers
v0x275ea60_0 .net "and_in1com", 0 0, L_0x27d6200; 1 drivers
v0x275eae0_0 .alias "in0", 0 0, v0x275f0c0_0;
v0x275eb60_0 .alias "in1", 0 0, v0x275f140_0;
v0x275ebe0_0 .net "nand_in0ncom", 0 0, L_0x275f3b0; 1 drivers
v0x275ec60_0 .net "nand_in1com", 0 0, L_0x284dae0; 1 drivers
v0x275ece0_0 .net "ncom", 0 0, L_0x275f2f0; 1 drivers
v0x275ed60_0 .net "nor_wire", 0 0, L_0x284e0d0; 1 drivers
v0x275ee30_0 .alias "result", 0 0, v0x27628d0_0;
v0x275ef00_0 .alias "sel0", 0 0, v0x2763540_0;
S_0x275c2d0 .scope module, "mainMux" "mux_alu" 2 28, 3 22, S_0x275c1e0;
 .timescale 0 0;
v0x275e060_0 .alias "in0", 0 0, v0x2762640_0;
v0x275e0e0_0 .alias "in1", 0 0, v0x27629e0_0;
v0x275e190_0 .alias "in2", 0 0, v0x2762750_0;
v0x275e240_0 .alias "in3", 0 0, v0x27628d0_0;
v0x275e320_0 .net "in4", 0 0, C4<0>; 1 drivers
v0x275e3d0_0 .alias "result", 0 0, v0x2763760_0;
v0x275e450_0 .net "sel0", 0 0, L_0x28501d0; 1 drivers
v0x275e4d0_0 .net "sel1", 0 0, L_0x2850270; 1 drivers
v0x275e550_0 .net "sel2", 0 0, L_0x28503a0; 1 drivers
v0x275e5d0_0 .net "w0", 0 0, L_0x284e910; 1 drivers
v0x275e6b0_0 .net "w1", 0 0, L_0x284f030; 1 drivers
v0x275e730_0 .net "w2", 0 0, L_0x284f840; 1 drivers
S_0x275d910 .scope module, "mux00" "mux_1bit" 3 37, 3 2, S_0x275c2d0;
 .timescale 0 0;
L_0x284e340/d .functor NAND 1, L_0x284ccd0, L_0x28501d0, C4<1>, C4<1>;
L_0x284e340 .delay (20,20,20) L_0x284e340/d;
L_0x284e3e0/d .functor NOT 1, L_0x284e340, C4<0>, C4<0>, C4<0>;
L_0x284e3e0 .delay (10,10,10) L_0x284e3e0/d;
L_0x284e4d0/d .functor NOT 1, L_0x28501d0, C4<0>, C4<0>, C4<0>;
L_0x284e4d0 .delay (10,10,10) L_0x284e4d0/d;
L_0x284e600/d .functor NAND 1, L_0x284bfd0, L_0x284e4d0, C4<1>, C4<1>;
L_0x284e600 .delay (20,20,20) L_0x284e600/d;
L_0x284e6a0/d .functor NOT 1, L_0x284e600, C4<0>, C4<0>, C4<0>;
L_0x284e6a0 .delay (10,10,10) L_0x284e6a0/d;
L_0x284e790/d .functor NOR 1, L_0x284e6a0, L_0x284e3e0, C4<0>, C4<0>;
L_0x284e790 .delay (20,20,20) L_0x284e790/d;
L_0x284e910/d .functor NOT 1, L_0x284e790, C4<0>, C4<0>, C4<0>;
L_0x284e910 .delay (10,10,10) L_0x284e910/d;
v0x275da00_0 .net "and_in0ncom", 0 0, L_0x284e6a0; 1 drivers
v0x275dac0_0 .net "and_in1com", 0 0, L_0x284e3e0; 1 drivers
v0x275db60_0 .alias "in0", 0 0, v0x2762640_0;
v0x275dc00_0 .alias "in1", 0 0, v0x27629e0_0;
v0x275dc80_0 .net "nand_in0ncom", 0 0, L_0x284e600; 1 drivers
v0x275dd20_0 .net "nand_in1com", 0 0, L_0x284e340; 1 drivers
v0x275ddc0_0 .net "ncom", 0 0, L_0x284e4d0; 1 drivers
v0x275de60_0 .net "nor_wire", 0 0, L_0x284e790; 1 drivers
v0x275df00_0 .alias "result", 0 0, v0x275e5d0_0;
v0x275df80_0 .alias "sel0", 0 0, v0x275e450_0;
S_0x275d1c0 .scope module, "mux01" "mux_1bit" 3 38, 3 2, S_0x275c2d0;
 .timescale 0 0;
L_0x284ea00/d .functor NAND 1, L_0x284e250, L_0x28501d0, C4<1>, C4<1>;
L_0x284ea00 .delay (20,20,20) L_0x284ea00/d;
L_0x284eac0/d .functor NOT 1, L_0x284ea00, C4<0>, C4<0>, C4<0>;
L_0x284eac0 .delay (10,10,10) L_0x284eac0/d;
L_0x284ebf0/d .functor NOT 1, L_0x28501d0, C4<0>, C4<0>, C4<0>;
L_0x284ebf0 .delay (10,10,10) L_0x284ebf0/d;
L_0x284ecb0/d .functor NAND 1, L_0x284d730, L_0x284ebf0, C4<1>, C4<1>;
L_0x284ecb0 .delay (20,20,20) L_0x284ecb0/d;
L_0x284edc0/d .functor NOT 1, L_0x284ecb0, C4<0>, C4<0>, C4<0>;
L_0x284edc0 .delay (10,10,10) L_0x284edc0/d;
L_0x284eeb0/d .functor NOR 1, L_0x284edc0, L_0x284eac0, C4<0>, C4<0>;
L_0x284eeb0 .delay (20,20,20) L_0x284eeb0/d;
L_0x284f030/d .functor NOT 1, L_0x284eeb0, C4<0>, C4<0>, C4<0>;
L_0x284f030 .delay (10,10,10) L_0x284f030/d;
v0x275d2b0_0 .net "and_in0ncom", 0 0, L_0x284edc0; 1 drivers
v0x275d370_0 .net "and_in1com", 0 0, L_0x284eac0; 1 drivers
v0x275d410_0 .alias "in0", 0 0, v0x2762750_0;
v0x275d4b0_0 .alias "in1", 0 0, v0x27628d0_0;
v0x275d530_0 .net "nand_in0ncom", 0 0, L_0x284ecb0; 1 drivers
v0x275d5d0_0 .net "nand_in1com", 0 0, L_0x284ea00; 1 drivers
v0x275d670_0 .net "ncom", 0 0, L_0x284ebf0; 1 drivers
v0x275d710_0 .net "nor_wire", 0 0, L_0x284eeb0; 1 drivers
v0x275d7b0_0 .alias "result", 0 0, v0x275e6b0_0;
v0x275d830_0 .alias "sel0", 0 0, v0x275e450_0;
S_0x275ca70 .scope module, "mux1" "mux_1bit" 3 39, 3 2, S_0x275c2d0;
 .timescale 0 0;
L_0x284f120/d .functor NAND 1, L_0x284f030, L_0x2850270, C4<1>, C4<1>;
L_0x284f120 .delay (20,20,20) L_0x284f120/d;
L_0x284f270/d .functor NOT 1, L_0x284f120, C4<0>, C4<0>, C4<0>;
L_0x284f270 .delay (10,10,10) L_0x284f270/d;
L_0x284f3a0/d .functor NOT 1, L_0x2850270, C4<0>, C4<0>, C4<0>;
L_0x284f3a0 .delay (10,10,10) L_0x284f3a0/d;
L_0x284f460/d .functor NAND 1, L_0x284e910, L_0x284f3a0, C4<1>, C4<1>;
L_0x284f460 .delay (20,20,20) L_0x284f460/d;
L_0x284f5b0/d .functor NOT 1, L_0x284f460, C4<0>, C4<0>, C4<0>;
L_0x284f5b0 .delay (10,10,10) L_0x284f5b0/d;
L_0x284f6a0/d .functor NOR 1, L_0x284f5b0, L_0x284f270, C4<0>, C4<0>;
L_0x284f6a0 .delay (20,20,20) L_0x284f6a0/d;
L_0x284f840/d .functor NOT 1, L_0x284f6a0, C4<0>, C4<0>, C4<0>;
L_0x284f840 .delay (10,10,10) L_0x284f840/d;
v0x275cb60_0 .net "and_in0ncom", 0 0, L_0x284f5b0; 1 drivers
v0x275cc20_0 .net "and_in1com", 0 0, L_0x284f270; 1 drivers
v0x275ccc0_0 .alias "in0", 0 0, v0x275e5d0_0;
v0x275cd60_0 .alias "in1", 0 0, v0x275e6b0_0;
v0x275cde0_0 .net "nand_in0ncom", 0 0, L_0x284f460; 1 drivers
v0x275ce80_0 .net "nand_in1com", 0 0, L_0x284f120; 1 drivers
v0x275cf20_0 .net "ncom", 0 0, L_0x284f3a0; 1 drivers
v0x275cfc0_0 .net "nor_wire", 0 0, L_0x284f6a0; 1 drivers
v0x275d060_0 .alias "result", 0 0, v0x275e730_0;
v0x275d0e0_0 .alias "sel0", 0 0, v0x275e4d0_0;
S_0x275c3c0 .scope module, "mux2" "mux_1bit" 3 40, 3 2, S_0x275c2d0;
 .timescale 0 0;
L_0x284f970/d .functor NAND 1, C4<0>, L_0x28503a0, C4<1>, C4<1>;
L_0x284f970 .delay (20,20,20) L_0x284f970/d;
L_0x284fad0/d .functor NOT 1, L_0x284f970, C4<0>, C4<0>, C4<0>;
L_0x284fad0 .delay (10,10,10) L_0x284fad0/d;
L_0x284fc00/d .functor NOT 1, L_0x28503a0, C4<0>, C4<0>, C4<0>;
L_0x284fc00 .delay (10,10,10) L_0x284fc00/d;
L_0x284fcc0/d .functor NAND 1, L_0x284f840, L_0x284fc00, C4<1>, C4<1>;
L_0x284fcc0 .delay (20,20,20) L_0x284fcc0/d;
L_0x284fe10/d .functor NOT 1, L_0x284fcc0, C4<0>, C4<0>, C4<0>;
L_0x284fe10 .delay (10,10,10) L_0x284fe10/d;
L_0x284ff00/d .functor NOR 1, L_0x284fe10, L_0x284fad0, C4<0>, C4<0>;
L_0x284ff00 .delay (20,20,20) L_0x284ff00/d;
L_0x28500a0/d .functor NOT 1, L_0x284ff00, C4<0>, C4<0>, C4<0>;
L_0x28500a0 .delay (10,10,10) L_0x28500a0/d;
v0x275c4b0_0 .net "and_in0ncom", 0 0, L_0x284fe10; 1 drivers
v0x275c530_0 .net "and_in1com", 0 0, L_0x284fad0; 1 drivers
v0x275c5d0_0 .alias "in0", 0 0, v0x275e730_0;
v0x275c670_0 .alias "in1", 0 0, v0x275e320_0;
v0x275c6f0_0 .net "nand_in0ncom", 0 0, L_0x284fcc0; 1 drivers
v0x275c790_0 .net "nand_in1com", 0 0, L_0x284f970; 1 drivers
v0x275c830_0 .net "ncom", 0 0, L_0x284fc00; 1 drivers
v0x275c8d0_0 .net "nor_wire", 0 0, L_0x284ff00; 1 drivers
v0x275c970_0 .alias "result", 0 0, v0x2763760_0;
v0x275c9f0_0 .alias "sel0", 0 0, v0x275e550_0;
S_0x2755770 .scope module, "aluLast" "ALU_1bit" 2 62, 2 3, S_0x2463230;
 .timescale 0 0;
L_0x284adb0/d .functor NOT 1, L_0x2856340, C4<0>, C4<0>, C4<0>;
L_0x284adb0 .delay (10,10,10) L_0x284adb0/d;
v0x275b690_0 .net "carryin", 0 0, L_0x2856500; 1 drivers
v0x275b730_0 .alias "carryout", 0 0, v0x2763180_0;
v0x275b7b0_0 .alias "invertB", 0 0, v0x2763300_0;
v0x275b830_0 .alias "muxIndex", 2 0, v0x2763380_0;
v0x275b900_0 .net "notB", 0 0, L_0x284adb0; 1 drivers
v0x275b980_0 .net "operandA", 0 0, L_0x2856210; 1 drivers
v0x275ba00_0 .net "operandB", 0 0, L_0x2856340; 1 drivers
v0x275bb10_0 .alias "othercontrolsignal", 0 0, v0x2763540_0;
v0x275bb90_0 .net "result", 0 0, L_0x2855ac0; 1 drivers
v0x275bc60_0 .net "trueB", 0 0, L_0x2850e20; 1 drivers
v0x275bd40_0 .net "wAddSub", 0 0, L_0x2851940; 1 drivers
v0x275be50_0 .net "wNandAnd", 0 0, L_0x2853090; 1 drivers
v0x275bfd0_0 .net "wNorOr", 0 0, L_0x2853ad0; 1 drivers
v0x275c0e0_0 .net "wXor", 0 0, L_0x2852630; 1 drivers
L_0x2855bf0 .part v0x2762cf0_0, 0, 1;
L_0x2855c90 .part v0x2762cf0_0, 1, 1;
L_0x2844b60 .part v0x2762cf0_0, 2, 1;
S_0x275ae50 .scope module, "mux_invertB" "mux_1bit" 2 18, 3 2, S_0x2755770;
 .timescale 0 0;
L_0x2850800/d .functor NAND 1, L_0x284adb0, v0x2762c70_0, C4<1>, C4<1>;
L_0x2850800 .delay (20,20,20) L_0x2850800/d;
L_0x28508e0/d .functor NOT 1, L_0x2850800, C4<0>, C4<0>, C4<0>;
L_0x28508e0 .delay (10,10,10) L_0x28508e0/d;
L_0x28509c0/d .functor NOT 1, v0x2762c70_0, C4<0>, C4<0>, C4<0>;
L_0x28509c0 .delay (10,10,10) L_0x28509c0/d;
L_0x2850a80/d .functor NAND 1, L_0x2856340, L_0x28509c0, C4<1>, C4<1>;
L_0x2850a80 .delay (20,20,20) L_0x2850a80/d;
L_0x2850b90/d .functor NOT 1, L_0x2850a80, C4<0>, C4<0>, C4<0>;
L_0x2850b90 .delay (10,10,10) L_0x2850b90/d;
L_0x2850c80/d .functor NOR 1, L_0x2850b90, L_0x28508e0, C4<0>, C4<0>;
L_0x2850c80 .delay (20,20,20) L_0x2850c80/d;
L_0x2850e20/d .functor NOT 1, L_0x2850c80, C4<0>, C4<0>, C4<0>;
L_0x2850e20 .delay (10,10,10) L_0x2850e20/d;
v0x275af40_0 .net "and_in0ncom", 0 0, L_0x2850b90; 1 drivers
v0x275afe0_0 .net "and_in1com", 0 0, L_0x28508e0; 1 drivers
v0x275b080_0 .alias "in0", 0 0, v0x275ba00_0;
v0x275b100_0 .alias "in1", 0 0, v0x275b900_0;
v0x275b180_0 .net "nand_in0ncom", 0 0, L_0x2850a80; 1 drivers
v0x275b220_0 .net "nand_in1com", 0 0, L_0x2850800; 1 drivers
v0x275b2c0_0 .net "ncom", 0 0, L_0x28509c0; 1 drivers
v0x275b360_0 .net "nor_wire", 0 0, L_0x2850c80; 1 drivers
v0x275b450_0 .alias "result", 0 0, v0x275bc60_0;
v0x275b520_0 .alias "sel0", 0 0, v0x2763300_0;
S_0x2759b80 .scope module, "adder" "adder_1bit" 2 22, 4 1, S_0x2755770;
 .timescale 0 0;
L_0x2851a50/d .functor NAND 1, L_0x2856210, L_0x2850e20, C4<1>, C4<1>;
L_0x2851a50 .delay (20,20,20) L_0x2851a50/d;
L_0x2851bc0/d .functor NOT 1, L_0x2851a50, C4<0>, C4<0>, C4<0>;
L_0x2851bc0 .delay (10,10,10) L_0x2851bc0/d;
L_0x2851cd0/d .functor NAND 1, L_0x2856500, L_0x28513a0, C4<1>, C4<1>;
L_0x2851cd0 .delay (20,20,20) L_0x2851cd0/d;
L_0x2851d90/d .functor NOT 1, L_0x2851cd0, C4<0>, C4<0>, C4<0>;
L_0x2851d90 .delay (10,10,10) L_0x2851d90/d;
L_0x2851ea0/d .functor NOR 1, L_0x2851d90, L_0x2851bc0, C4<0>, C4<0>;
L_0x2851ea0 .delay (20,20,20) L_0x2851ea0/d;
L_0x2851fe0/d .functor NOT 1, L_0x2851ea0, C4<0>, C4<0>, C4<0>;
L_0x2851fe0 .delay (10,10,10) L_0x2851fe0/d;
v0x275a760_0 .alias "a", 0 0, v0x275b980_0;
v0x275a870_0 .net "and_ab", 0 0, L_0x2851bc0; 1 drivers
v0x275a910_0 .net "and_xor_ab_c", 0 0, L_0x2851d90; 1 drivers
v0x275a9b0_0 .alias "b", 0 0, v0x275bc60_0;
v0x275aa30_0 .alias "carryin", 0 0, v0x275b690_0;
v0x275aab0_0 .alias "carryout", 0 0, v0x2763180_0;
v0x275ab70_0 .net "nand_ab", 0 0, L_0x2851a50; 1 drivers
v0x275abf0_0 .net "nand_xor_ab_c", 0 0, L_0x2851cd0; 1 drivers
v0x275ac70_0 .net "nco", 0 0, L_0x2851ea0; 1 drivers
v0x275acf0_0 .alias "sum", 0 0, v0x275bd40_0;
v0x275add0_0 .net "xor_ab", 0 0, L_0x28513a0; 1 drivers
S_0x275a210 .scope module, "xor_1" "xor_1bit" 4 13, 5 35, S_0x2759b80;
 .timescale 0 0;
L_0x2850f90/d .functor NAND 1, L_0x2856210, L_0x2850e20, C4<1>, C4<1>;
L_0x2850f90 .delay (20,20,20) L_0x2850f90/d;
L_0x2851050/d .functor NOR 1, L_0x2856210, L_0x2850e20, C4<0>, C4<0>;
L_0x2851050 .delay (20,20,20) L_0x2851050/d;
L_0x2851130/d .functor NOT 1, L_0x2851050, C4<0>, C4<0>, C4<0>;
L_0x2851130 .delay (10,10,10) L_0x2851130/d;
L_0x2851240/d .functor NAND 1, L_0x2851130, L_0x2850f90, C4<1>, C4<1>;
L_0x2851240 .delay (20,20,20) L_0x2851240/d;
L_0x28513a0/d .functor NOT 1, L_0x2851240, C4<0>, C4<0>, C4<0>;
L_0x28513a0 .delay (10,10,10) L_0x28513a0/d;
v0x275a300_0 .alias "a", 0 0, v0x275b980_0;
v0x275a3a0_0 .alias "b", 0 0, v0x275bc60_0;
v0x275a440_0 .net "nand_ab", 0 0, L_0x2850f90; 1 drivers
v0x275a4e0_0 .net "nor_ab", 0 0, L_0x2851050; 1 drivers
v0x275a560_0 .net "nxor_ab", 0 0, L_0x2851240; 1 drivers
v0x275a600_0 .net "or_ab", 0 0, L_0x2851130; 1 drivers
v0x275a6e0_0 .alias "result", 0 0, v0x275add0_0;
S_0x2759c70 .scope module, "xor_2" "xor_1bit" 4 14, 5 35, S_0x2759b80;
 .timescale 0 0;
L_0x28514b0/d .functor NAND 1, L_0x28513a0, L_0x2856500, C4<1>, C4<1>;
L_0x28514b0 .delay (20,20,20) L_0x28514b0/d;
L_0x2851600/d .functor NOR 1, L_0x28513a0, L_0x2856500, C4<0>, C4<0>;
L_0x2851600 .delay (20,20,20) L_0x2851600/d;
L_0x2851770/d .functor NOT 1, L_0x2851600, C4<0>, C4<0>, C4<0>;
L_0x2851770 .delay (10,10,10) L_0x2851770/d;
L_0x2851830/d .functor NAND 1, L_0x2851770, L_0x28514b0, C4<1>, C4<1>;
L_0x2851830 .delay (20,20,20) L_0x2851830/d;
L_0x2851940/d .functor NOT 1, L_0x2851830, C4<0>, C4<0>, C4<0>;
L_0x2851940 .delay (10,10,10) L_0x2851940/d;
v0x2759d60_0 .alias "a", 0 0, v0x275add0_0;
v0x2759e00_0 .alias "b", 0 0, v0x275b690_0;
v0x2759ea0_0 .net "nand_ab", 0 0, L_0x28514b0; 1 drivers
v0x2759f40_0 .net "nor_ab", 0 0, L_0x2851600; 1 drivers
v0x2759fc0_0 .net "nxor_ab", 0 0, L_0x2851830; 1 drivers
v0x275a060_0 .net "or_ab", 0 0, L_0x2851770; 1 drivers
v0x275a140_0 .alias "result", 0 0, v0x275bd40_0;
S_0x2759630 .scope module, "xor_gate" "xor_1bit" 2 23, 5 35, S_0x2755770;
 .timescale 0 0;
L_0x2852190/d .functor NAND 1, L_0x2856210, L_0x2856340, C4<1>, C4<1>;
L_0x2852190 .delay (20,20,20) L_0x2852190/d;
L_0x2852250/d .functor NOR 1, L_0x2856210, L_0x2856340, C4<0>, C4<0>;
L_0x2852250 .delay (20,20,20) L_0x2852250/d;
L_0x28523e0/d .functor NOT 1, L_0x2852250, C4<0>, C4<0>, C4<0>;
L_0x28523e0 .delay (10,10,10) L_0x28523e0/d;
L_0x28524d0/d .functor NAND 1, L_0x28523e0, L_0x2852190, C4<1>, C4<1>;
L_0x28524d0 .delay (20,20,20) L_0x28524d0/d;
L_0x2852630/d .functor NOT 1, L_0x28524d0, C4<0>, C4<0>, C4<0>;
L_0x2852630 .delay (10,10,10) L_0x2852630/d;
v0x2759720_0 .alias "a", 0 0, v0x275b980_0;
v0x27597a0_0 .alias "b", 0 0, v0x275ba00_0;
v0x2759870_0 .net "nand_ab", 0 0, L_0x2852190; 1 drivers
v0x27598f0_0 .net "nor_ab", 0 0, L_0x2852250; 1 drivers
v0x2759970_0 .net "nxor_ab", 0 0, L_0x28524d0; 1 drivers
v0x27599f0_0 .net "or_ab", 0 0, L_0x28523e0; 1 drivers
v0x2759ab0_0 .alias "result", 0 0, v0x275c0e0_0;
S_0x2758a40 .scope module, "nand_and_gate" "nand_and_1bit" 2 24, 5 19, S_0x2755770;
 .timescale 0 0;
L_0x2852780/d .functor NAND 1, L_0x2856210, L_0x2856340, C4<1>, C4<1>;
L_0x2852780 .delay (20,20,20) L_0x2852780/d;
L_0x28528b0/d .functor NOT 1, L_0x2852780, C4<0>, C4<0>, C4<0>;
L_0x28528b0 .delay (10,10,10) L_0x28528b0/d;
v0x27592b0_0 .alias "a", 0 0, v0x275b980_0;
v0x2759350_0 .net "and_ab", 0 0, L_0x28528b0; 1 drivers
v0x27593d0_0 .alias "b", 0 0, v0x275ba00_0;
v0x2759450_0 .net "nand_ab", 0 0, L_0x2852780; 1 drivers
v0x2759530_0 .alias "othercontrolsignal", 0 0, v0x2763540_0;
v0x27595b0_0 .alias "result", 0 0, v0x275be50_0;
S_0x2758b30 .scope module, "mux0" "mux_1bit" 5 32, 3 2, S_0x2758a40;
 .timescale 0 0;
L_0x2852a00/d .functor NAND 1, L_0x28528b0, v0x2762e00_0, C4<1>, C4<1>;
L_0x2852a00 .delay (20,20,20) L_0x2852a00/d;
L_0x2852ac0/d .functor NOT 1, L_0x2852a00, C4<0>, C4<0>, C4<0>;
L_0x2852ac0 .delay (10,10,10) L_0x2852ac0/d;
L_0x2852bf0/d .functor NOT 1, v0x2762e00_0, C4<0>, C4<0>, C4<0>;
L_0x2852bf0 .delay (10,10,10) L_0x2852bf0/d;
L_0x2852cb0/d .functor NAND 1, L_0x2852780, L_0x2852bf0, C4<1>, C4<1>;
L_0x2852cb0 .delay (20,20,20) L_0x2852cb0/d;
L_0x2852e00/d .functor NOT 1, L_0x2852cb0, C4<0>, C4<0>, C4<0>;
L_0x2852e00 .delay (10,10,10) L_0x2852e00/d;
L_0x2852ef0/d .functor NOR 1, L_0x2852e00, L_0x2852ac0, C4<0>, C4<0>;
L_0x2852ef0 .delay (20,20,20) L_0x2852ef0/d;
L_0x2853090/d .functor NOT 1, L_0x2852ef0, C4<0>, C4<0>, C4<0>;
L_0x2853090 .delay (10,10,10) L_0x2853090/d;
v0x2758c20_0 .net "and_in0ncom", 0 0, L_0x2852e00; 1 drivers
v0x2758ca0_0 .net "and_in1com", 0 0, L_0x2852ac0; 1 drivers
v0x2758d20_0 .alias "in0", 0 0, v0x2759450_0;
v0x2758dc0_0 .alias "in1", 0 0, v0x2759350_0;
v0x2758e40_0 .net "nand_in0ncom", 0 0, L_0x2852cb0; 1 drivers
v0x2758ee0_0 .net "nand_in1com", 0 0, L_0x2852a00; 1 drivers
v0x2758fc0_0 .net "ncom", 0 0, L_0x2852bf0; 1 drivers
v0x2759060_0 .net "nor_wire", 0 0, L_0x2852ef0; 1 drivers
v0x2759100_0 .alias "result", 0 0, v0x275be50_0;
v0x27591d0_0 .alias "sel0", 0 0, v0x2763540_0;
S_0x2757fa0 .scope module, "nor_or_gate" "nor_or_1bit" 2 25, 5 3, S_0x2755770;
 .timescale 0 0;
L_0x28531c0/d .functor NOR 1, L_0x2856210, L_0x2856340, C4<0>, C4<0>;
L_0x28531c0 .delay (20,20,20) L_0x28531c0/d;
L_0x28532f0/d .functor NOT 1, L_0x28531c0, C4<0>, C4<0>, C4<0>;
L_0x28532f0 .delay (10,10,10) L_0x28532f0/d;
v0x2758720_0 .alias "a", 0 0, v0x275b980_0;
v0x27587a0_0 .alias "b", 0 0, v0x275ba00_0;
v0x2758840_0 .net "nor_ab", 0 0, L_0x28531c0; 1 drivers
v0x27588c0_0 .net "or_ab", 0 0, L_0x28532f0; 1 drivers
v0x2758940_0 .alias "othercontrolsignal", 0 0, v0x2763540_0;
v0x27589c0_0 .alias "result", 0 0, v0x275bfd0_0;
S_0x2758090 .scope module, "mux0" "mux_1bit" 5 16, 3 2, S_0x2757fa0;
 .timescale 0 0;
L_0x2853440/d .functor NAND 1, L_0x28532f0, v0x2762e00_0, C4<1>, C4<1>;
L_0x2853440 .delay (20,20,20) L_0x2853440/d;
L_0x2853500/d .functor NOT 1, L_0x2853440, C4<0>, C4<0>, C4<0>;
L_0x2853500 .delay (10,10,10) L_0x2853500/d;
L_0x2853630/d .functor NOT 1, v0x2762e00_0, C4<0>, C4<0>, C4<0>;
L_0x2853630 .delay (10,10,10) L_0x2853630/d;
L_0x28536f0/d .functor NAND 1, L_0x28531c0, L_0x2853630, C4<1>, C4<1>;
L_0x28536f0 .delay (20,20,20) L_0x28536f0/d;
L_0x2853840/d .functor NOT 1, L_0x28536f0, C4<0>, C4<0>, C4<0>;
L_0x2853840 .delay (10,10,10) L_0x2853840/d;
L_0x2853930/d .functor NOR 1, L_0x2853840, L_0x2853500, C4<0>, C4<0>;
L_0x2853930 .delay (20,20,20) L_0x2853930/d;
L_0x2853ad0/d .functor NOT 1, L_0x2853930, C4<0>, C4<0>, C4<0>;
L_0x2853ad0 .delay (10,10,10) L_0x2853ad0/d;
v0x2758180_0 .net "and_in0ncom", 0 0, L_0x2853840; 1 drivers
v0x2758200_0 .net "and_in1com", 0 0, L_0x2853500; 1 drivers
v0x2758280_0 .alias "in0", 0 0, v0x2758840_0;
v0x2758300_0 .alias "in1", 0 0, v0x27588c0_0;
v0x2758380_0 .net "nand_in0ncom", 0 0, L_0x28536f0; 1 drivers
v0x2758400_0 .net "nand_in1com", 0 0, L_0x2853440; 1 drivers
v0x2758480_0 .net "ncom", 0 0, L_0x2853630; 1 drivers
v0x2758500_0 .net "nor_wire", 0 0, L_0x2853930; 1 drivers
v0x27585d0_0 .alias "result", 0 0, v0x275bfd0_0;
v0x27586a0_0 .alias "sel0", 0 0, v0x2763540_0;
S_0x2755860 .scope module, "mainMux" "mux_alu" 2 28, 3 22, S_0x2755770;
 .timescale 0 0;
v0x2757750_0 .alias "in0", 0 0, v0x275bd40_0;
v0x2757800_0 .alias "in1", 0 0, v0x275c0e0_0;
v0x27578b0_0 .alias "in2", 0 0, v0x275be50_0;
v0x2757960_0 .alias "in3", 0 0, v0x275bfd0_0;
v0x2757a40_0 .net "in4", 0 0, C4<0>; 1 drivers
v0x2757af0_0 .alias "result", 0 0, v0x275bb90_0;
v0x2757b70_0 .net "sel0", 0 0, L_0x2855bf0; 1 drivers
v0x2757bf0_0 .net "sel1", 0 0, L_0x2855c90; 1 drivers
v0x2757c70_0 .net "sel2", 0 0, L_0x2844b60; 1 drivers
v0x2757d20_0 .net "w0", 0 0, L_0x2854290; 1 drivers
v0x2757e00_0 .net "w1", 0 0, L_0x2854a10; 1 drivers
v0x2757ed0_0 .net "w2", 0 0, L_0x2855260; 1 drivers
S_0x2756fa0 .scope module, "mux00" "mux_1bit" 3 37, 3 2, S_0x2755860;
 .timescale 0 0;
L_0x2853c00/d .functor NAND 1, L_0x2852630, L_0x2855bf0, C4<1>, C4<1>;
L_0x2853c00 .delay (20,20,20) L_0x2853c00/d;
L_0x2853cc0/d .functor NOT 1, L_0x2853c00, C4<0>, C4<0>, C4<0>;
L_0x2853cc0 .delay (10,10,10) L_0x2853cc0/d;
L_0x2853df0/d .functor NOT 1, L_0x2855bf0, C4<0>, C4<0>, C4<0>;
L_0x2853df0 .delay (10,10,10) L_0x2853df0/d;
L_0x2853f40/d .functor NAND 1, L_0x2851940, L_0x2853df0, C4<1>, C4<1>;
L_0x2853f40 .delay (20,20,20) L_0x2853f40/d;
L_0x2854000/d .functor NOT 1, L_0x2853f40, C4<0>, C4<0>, C4<0>;
L_0x2854000 .delay (10,10,10) L_0x2854000/d;
L_0x28540f0/d .functor NOR 1, L_0x2854000, L_0x2853cc0, C4<0>, C4<0>;
L_0x28540f0 .delay (20,20,20) L_0x28540f0/d;
L_0x2854290/d .functor NOT 1, L_0x28540f0, C4<0>, C4<0>, C4<0>;
L_0x2854290 .delay (10,10,10) L_0x2854290/d;
v0x2757090_0 .net "and_in0ncom", 0 0, L_0x2854000; 1 drivers
v0x2757150_0 .net "and_in1com", 0 0, L_0x2853cc0; 1 drivers
v0x27571f0_0 .alias "in0", 0 0, v0x275bd40_0;
v0x2757290_0 .alias "in1", 0 0, v0x275c0e0_0;
v0x2757340_0 .net "nand_in0ncom", 0 0, L_0x2853f40; 1 drivers
v0x27573e0_0 .net "nand_in1com", 0 0, L_0x2853c00; 1 drivers
v0x2757480_0 .net "ncom", 0 0, L_0x2853df0; 1 drivers
v0x2757520_0 .net "nor_wire", 0 0, L_0x28540f0; 1 drivers
v0x27575c0_0 .alias "result", 0 0, v0x2757d20_0;
v0x2757640_0 .alias "sel0", 0 0, v0x2757b70_0;
S_0x2756850 .scope module, "mux01" "mux_1bit" 3 38, 3 2, S_0x2755860;
 .timescale 0 0;
L_0x28543c0/d .functor NAND 1, L_0x2853ad0, L_0x2855bf0, C4<1>, C4<1>;
L_0x28543c0 .delay (20,20,20) L_0x28543c0/d;
L_0x2854480/d .functor NOT 1, L_0x28543c0, C4<0>, C4<0>, C4<0>;
L_0x2854480 .delay (10,10,10) L_0x2854480/d;
L_0x28545b0/d .functor NOT 1, L_0x2855bf0, C4<0>, C4<0>, C4<0>;
L_0x28545b0 .delay (10,10,10) L_0x28545b0/d;
L_0x2854670/d .functor NAND 1, L_0x2853090, L_0x28545b0, C4<1>, C4<1>;
L_0x2854670 .delay (20,20,20) L_0x2854670/d;
L_0x2854780/d .functor NOT 1, L_0x2854670, C4<0>, C4<0>, C4<0>;
L_0x2854780 .delay (10,10,10) L_0x2854780/d;
L_0x2854870/d .functor NOR 1, L_0x2854780, L_0x2854480, C4<0>, C4<0>;
L_0x2854870 .delay (20,20,20) L_0x2854870/d;
L_0x2854a10/d .functor NOT 1, L_0x2854870, C4<0>, C4<0>, C4<0>;
L_0x2854a10 .delay (10,10,10) L_0x2854a10/d;
v0x2756940_0 .net "and_in0ncom", 0 0, L_0x2854780; 1 drivers
v0x2756a00_0 .net "and_in1com", 0 0, L_0x2854480; 1 drivers
v0x2756aa0_0 .alias "in0", 0 0, v0x275be50_0;
v0x2756b40_0 .alias "in1", 0 0, v0x275bfd0_0;
v0x2756bc0_0 .net "nand_in0ncom", 0 0, L_0x2854670; 1 drivers
v0x2756c60_0 .net "nand_in1com", 0 0, L_0x28543c0; 1 drivers
v0x2756d00_0 .net "ncom", 0 0, L_0x28545b0; 1 drivers
v0x2756da0_0 .net "nor_wire", 0 0, L_0x2854870; 1 drivers
v0x2756e40_0 .alias "result", 0 0, v0x2757e00_0;
v0x2756ec0_0 .alias "sel0", 0 0, v0x2757b70_0;
S_0x2756100 .scope module, "mux1" "mux_1bit" 3 39, 3 2, S_0x2755860;
 .timescale 0 0;
L_0x2854b40/d .functor NAND 1, L_0x2854a10, L_0x2855c90, C4<1>, C4<1>;
L_0x2854b40 .delay (20,20,20) L_0x2854b40/d;
L_0x2854c90/d .functor NOT 1, L_0x2854b40, C4<0>, C4<0>, C4<0>;
L_0x2854c90 .delay (10,10,10) L_0x2854c90/d;
L_0x2854dc0/d .functor NOT 1, L_0x2855c90, C4<0>, C4<0>, C4<0>;
L_0x2854dc0 .delay (10,10,10) L_0x2854dc0/d;
L_0x2854e80/d .functor NAND 1, L_0x2854290, L_0x2854dc0, C4<1>, C4<1>;
L_0x2854e80 .delay (20,20,20) L_0x2854e80/d;
L_0x2854fd0/d .functor NOT 1, L_0x2854e80, C4<0>, C4<0>, C4<0>;
L_0x2854fd0 .delay (10,10,10) L_0x2854fd0/d;
L_0x28550c0/d .functor NOR 1, L_0x2854fd0, L_0x2854c90, C4<0>, C4<0>;
L_0x28550c0 .delay (20,20,20) L_0x28550c0/d;
L_0x2855260/d .functor NOT 1, L_0x28550c0, C4<0>, C4<0>, C4<0>;
L_0x2855260 .delay (10,10,10) L_0x2855260/d;
v0x27561f0_0 .net "and_in0ncom", 0 0, L_0x2854fd0; 1 drivers
v0x27562b0_0 .net "and_in1com", 0 0, L_0x2854c90; 1 drivers
v0x2756350_0 .alias "in0", 0 0, v0x2757d20_0;
v0x27563f0_0 .alias "in1", 0 0, v0x2757e00_0;
v0x2756470_0 .net "nand_in0ncom", 0 0, L_0x2854e80; 1 drivers
v0x2756510_0 .net "nand_in1com", 0 0, L_0x2854b40; 1 drivers
v0x27565b0_0 .net "ncom", 0 0, L_0x2854dc0; 1 drivers
v0x2756650_0 .net "nor_wire", 0 0, L_0x28550c0; 1 drivers
v0x27566f0_0 .alias "result", 0 0, v0x2757ed0_0;
v0x2756770_0 .alias "sel0", 0 0, v0x2757bf0_0;
S_0x2755950 .scope module, "mux2" "mux_1bit" 3 40, 3 2, S_0x2755860;
 .timescale 0 0;
L_0x2855390/d .functor NAND 1, C4<0>, L_0x2844b60, C4<1>, C4<1>;
L_0x2855390 .delay (20,20,20) L_0x2855390/d;
L_0x28554f0/d .functor NOT 1, L_0x2855390, C4<0>, C4<0>, C4<0>;
L_0x28554f0 .delay (10,10,10) L_0x28554f0/d;
L_0x2855620/d .functor NOT 1, L_0x2844b60, C4<0>, C4<0>, C4<0>;
L_0x2855620 .delay (10,10,10) L_0x2855620/d;
L_0x28556e0/d .functor NAND 1, L_0x2855260, L_0x2855620, C4<1>, C4<1>;
L_0x28556e0 .delay (20,20,20) L_0x28556e0/d;
L_0x2855830/d .functor NOT 1, L_0x28556e0, C4<0>, C4<0>, C4<0>;
L_0x2855830 .delay (10,10,10) L_0x2855830/d;
L_0x2855920/d .functor NOR 1, L_0x2855830, L_0x28554f0, C4<0>, C4<0>;
L_0x2855920 .delay (20,20,20) L_0x2855920/d;
L_0x2855ac0/d .functor NOT 1, L_0x2855920, C4<0>, C4<0>, C4<0>;
L_0x2855ac0 .delay (10,10,10) L_0x2855ac0/d;
v0x2755a40_0 .net "and_in0ncom", 0 0, L_0x2855830; 1 drivers
v0x2755ae0_0 .net "and_in1com", 0 0, L_0x28554f0; 1 drivers
v0x2755b80_0 .alias "in0", 0 0, v0x2757ed0_0;
v0x2755c20_0 .alias "in1", 0 0, v0x2757a40_0;
v0x2755ca0_0 .net "nand_in0ncom", 0 0, L_0x28556e0; 1 drivers
v0x2755d40_0 .net "nand_in1com", 0 0, L_0x2855390; 1 drivers
v0x2755e20_0 .net "ncom", 0 0, L_0x2855620; 1 drivers
v0x2755ec0_0 .net "nor_wire", 0 0, L_0x2855920; 1 drivers
v0x2755f60_0 .alias "result", 0 0, v0x275bb90_0;
v0x2756000_0 .alias "sel0", 0 0, v0x2757c70_0;
S_0x2755240 .scope module, "xor_overflow" "xor_1bit" 2 65, 5 35, S_0x2463230;
 .timescale 0 0;
L_0x28565a0/d .functor NAND 1, L_0x2856940, L_0x2851fe0, C4<1>, C4<1>;
L_0x28565a0 .delay (20,20,20) L_0x28565a0/d;
L_0x2856640/d .functor NOR 1, L_0x2856940, L_0x2851fe0, C4<0>, C4<0>;
L_0x2856640 .delay (20,20,20) L_0x2856640/d;
L_0x2856700/d .functor NOT 1, L_0x2856640, C4<0>, C4<0>, C4<0>;
L_0x2856700 .delay (10,10,10) L_0x2856700/d;
L_0x28567c0/d .functor NAND 1, L_0x2856700, L_0x28565a0, C4<1>, C4<1>;
L_0x28567c0 .delay (20,20,20) L_0x28567c0/d;
L_0x2856880/d .functor NOT 1, L_0x28567c0, C4<0>, C4<0>, C4<0>;
L_0x2856880 .delay (10,10,10) L_0x2856880/d;
v0x2755330_0 .net "a", 0 0, L_0x2856940; 1 drivers
v0x27553f0_0 .alias "b", 0 0, v0x2763180_0;
v0x2755490_0 .net "nand_ab", 0 0, L_0x28565a0; 1 drivers
v0x2755530_0 .net "nor_ab", 0 0, L_0x2856640; 1 drivers
v0x27555b0_0 .net "nxor_ab", 0 0, L_0x28567c0; 1 drivers
v0x2755650_0 .net "or_ab", 0 0, L_0x2856700; 1 drivers
v0x27556f0_0 .alias "result", 0 0, v0x27635c0_0;
S_0x2753fc0 .scope module, "aluSub" "adder_1bit" 2 70, 4 1, S_0x2463230;
 .timescale 0 0;
L_0x2857710/d .functor NAND 1, L_0x2857e50, L_0x2856470, C4<1>, C4<1>;
L_0x2857710 .delay (20,20,20) L_0x2857710/d;
L_0x2857860/d .functor NOT 1, L_0x2857710, C4<0>, C4<0>, C4<0>;
L_0x2857860 .delay (10,10,10) L_0x2857860/d;
L_0x2857940/d .functor NAND 1, L_0x28569e0, L_0x2857010, C4<1>, C4<1>;
L_0x2857940 .delay (20,20,20) L_0x2857940/d;
L_0x2857a90/d .functor NOT 1, L_0x2857940, C4<0>, C4<0>, C4<0>;
L_0x2857a90 .delay (10,10,10) L_0x2857a90/d;
L_0x2857b50/d .functor NOR 1, L_0x2857a90, L_0x2857860, C4<0>, C4<0>;
L_0x2857b50 .delay (20,20,20) L_0x2857b50/d;
L_0x2857c90/d .functor NOT 1, L_0x2857b50, C4<0>, C4<0>, C4<0>;
L_0x2857c90 .delay (10,10,10) L_0x2857c90/d;
v0x2754b50_0 .net "a", 0 0, L_0x2857e50; 1 drivers
v0x2754bd0_0 .net "and_ab", 0 0, L_0x2857860; 1 drivers
v0x2754c50_0 .net "and_xor_ab_c", 0 0, L_0x2857a90; 1 drivers
v0x2754cf0_0 .alias "b", 0 0, v0x2763900_0;
v0x2754dd0_0 .net "carryin", 0 0, L_0x28569e0; 1 drivers
v0x2754e80_0 .alias "carryout", 0 0, v0x27637e0_0;
v0x2754f40_0 .net "nand_ab", 0 0, L_0x2857710; 1 drivers
v0x2754fc0_0 .net "nand_xor_ab_c", 0 0, L_0x2857940; 1 drivers
v0x2755040_0 .net "nco", 0 0, L_0x2857b50; 1 drivers
v0x27550e0_0 .alias "sum", 0 0, v0x2763a20_0;
v0x27551c0_0 .net "xor_ab", 0 0, L_0x2857010; 1 drivers
S_0x2754600 .scope module, "xor_1" "xor_1bit" 4 13, 5 35, S_0x2753fc0;
 .timescale 0 0;
L_0x2856b70/d .functor NAND 1, L_0x2857e50, L_0x2856470, C4<1>, C4<1>;
L_0x2856b70 .delay (20,20,20) L_0x2856b70/d;
L_0x2856d10/d .functor NOR 1, L_0x2857e50, L_0x2856470, C4<0>, C4<0>;
L_0x2856d10 .delay (20,20,20) L_0x2856d10/d;
L_0x2856df0/d .functor NOT 1, L_0x2856d10, C4<0>, C4<0>, C4<0>;
L_0x2856df0 .delay (10,10,10) L_0x2856df0/d;
L_0x2856eb0/d .functor NAND 1, L_0x2856df0, L_0x2856b70, C4<1>, C4<1>;
L_0x2856eb0 .delay (20,20,20) L_0x2856eb0/d;
L_0x2857010/d .functor NOT 1, L_0x2856eb0, C4<0>, C4<0>, C4<0>;
L_0x2857010 .delay (10,10,10) L_0x2857010/d;
v0x27546f0_0 .alias "a", 0 0, v0x2754b50_0;
v0x2754790_0 .alias "b", 0 0, v0x2763900_0;
v0x2754830_0 .net "nand_ab", 0 0, L_0x2856b70; 1 drivers
v0x27548d0_0 .net "nor_ab", 0 0, L_0x2856d10; 1 drivers
v0x2754950_0 .net "nxor_ab", 0 0, L_0x2856eb0; 1 drivers
v0x27549f0_0 .net "or_ab", 0 0, L_0x2856df0; 1 drivers
v0x2754ad0_0 .alias "result", 0 0, v0x27551c0_0;
S_0x27540b0 .scope module, "xor_2" "xor_1bit" 4 14, 5 35, S_0x2753fc0;
 .timescale 0 0;
L_0x2857120/d .functor NAND 1, L_0x2857010, L_0x28569e0, C4<1>, C4<1>;
L_0x2857120 .delay (20,20,20) L_0x2857120/d;
L_0x2857270/d .functor NOR 1, L_0x2857010, L_0x28569e0, C4<0>, C4<0>;
L_0x2857270 .delay (20,20,20) L_0x2857270/d;
L_0x2857350/d .functor NOT 1, L_0x2857270, C4<0>, C4<0>, C4<0>;
L_0x2857350 .delay (10,10,10) L_0x2857350/d;
L_0x2857460/d .functor NAND 1, L_0x2857350, L_0x2857120, C4<1>, C4<1>;
L_0x2857460 .delay (20,20,20) L_0x2857460/d;
L_0x28575c0/d .functor NOT 1, L_0x2857460, C4<0>, C4<0>, C4<0>;
L_0x28575c0 .delay (10,10,10) L_0x28575c0/d;
v0x27541a0_0 .alias "a", 0 0, v0x27551c0_0;
v0x2754240_0 .alias "b", 0 0, v0x2754dd0_0;
v0x27542e0_0 .net "nand_ab", 0 0, L_0x2857120; 1 drivers
v0x2754380_0 .net "nor_ab", 0 0, L_0x2857270; 1 drivers
v0x2754400_0 .net "nxor_ab", 0 0, L_0x2857460; 1 drivers
v0x27544a0_0 .net "or_ab", 0 0, L_0x2857350; 1 drivers
v0x2754580_0 .alias "result", 0 0, v0x2763a20_0;
S_0x2753a90 .scope module, "xor_slt" "xor_1bit" 2 74, 5 35, S_0x2463230;
 .timescale 0 0;
L_0x284ad20/d .functor NAND 1, L_0x28575c0, L_0x2856880, C4<1>, C4<1>;
L_0x284ad20 .delay (20,20,20) L_0x284ad20/d;
L_0x2858180/d .functor NOR 1, L_0x28575c0, L_0x2856880, C4<0>, C4<0>;
L_0x2858180 .delay (20,20,20) L_0x2858180/d;
L_0x2858260/d .functor NOT 1, L_0x2858180, C4<0>, C4<0>, C4<0>;
L_0x2858260 .delay (10,10,10) L_0x2858260/d;
L_0x2858320/d .functor NAND 1, L_0x2858260, L_0x284ad20, C4<1>, C4<1>;
L_0x2858320 .delay (20,20,20) L_0x2858320/d;
L_0x2858480/d .functor NOT 1, L_0x2858320, C4<0>, C4<0>, C4<0>;
L_0x2858480 .delay (10,10,10) L_0x2858480/d;
v0x2753b80_0 .alias "a", 0 0, v0x2763a20_0;
v0x2753c40_0 .alias "b", 0 0, v0x27635c0_0;
v0x2753ce0_0 .net "nand_ab", 0 0, L_0x284ad20; 1 drivers
v0x2753d80_0 .net "nor_ab", 0 0, L_0x2858180; 1 drivers
v0x2753e00_0 .net "nxor_ab", 0 0, L_0x2858320; 1 drivers
v0x2753ea0_0 .net "or_ab", 0 0, L_0x2858260; 1 drivers
v0x2753f40_0 .alias "result", 0 0, v0x2763640_0;
S_0x27533e0 .scope module, "sltOut" "mux_1bit" 2 75, 3 2, S_0x2463230;
 .timescale 0 0;
L_0x2858590/d .functor NAND 1, L_0x2858480, L_0x2857ef0, C4<1>, C4<1>;
L_0x2858590 .delay (20,20,20) L_0x2858590/d;
L_0x28586c0/d .functor NOT 1, L_0x2858590, C4<0>, C4<0>, C4<0>;
L_0x28586c0 .delay (10,10,10) L_0x28586c0/d;
L_0x28587a0/d .functor NOT 1, L_0x2857ef0, C4<0>, C4<0>, C4<0>;
L_0x28587a0 .delay (10,10,10) L_0x28587a0/d;
L_0x28588b0/d .functor NAND 1, L_0x28500a0, L_0x28587a0, C4<1>, C4<1>;
L_0x28588b0 .delay (20,20,20) L_0x28588b0/d;
L_0x28589c0/d .functor NOT 1, L_0x28588b0, C4<0>, C4<0>, C4<0>;
L_0x28589c0 .delay (10,10,10) L_0x28589c0/d;
L_0x2858ab0/d .functor NOR 1, L_0x28589c0, L_0x28586c0, C4<0>, C4<0>;
L_0x2858ab0 .delay (20,20,20) L_0x2858ab0/d;
L_0x2858c50/d .functor NOT 1, L_0x2858ab0, C4<0>, C4<0>, C4<0>;
L_0x2858c50 .delay (10,10,10) L_0x2858c50/d;
v0x27534d0_0 .net "and_in0ncom", 0 0, L_0x28589c0; 1 drivers
v0x2753550_0 .net "and_in1com", 0 0, L_0x28586c0; 1 drivers
v0x27535d0_0 .alias "in0", 0 0, v0x2763760_0;
v0x2753650_0 .alias "in1", 0 0, v0x2763640_0;
v0x27536d0_0 .net "nand_in0ncom", 0 0, L_0x28588b0; 1 drivers
v0x2753770_0 .net "nand_in1com", 0 0, L_0x2858590; 1 drivers
v0x2753810_0 .net "ncom", 0 0, L_0x28587a0; 1 drivers
v0x27538b0_0 .net "nor_wire", 0 0, L_0x2858ab0; 1 drivers
v0x2753950_0 .net "result", 0 0, L_0x2858c50; 1 drivers
v0x27539f0_0 .net "sel0", 0 0, L_0x2857ef0; 1 drivers
S_0x274c950 .scope generate, "ALU4[1]" "ALU4[1]" 2 55, 2 55, S_0x2463230;
 .timescale 0 0;
P_0x274b2e8 .param/l "i" 2 55, +C4<01>;
S_0x274ca80 .scope module, "_alu" "ALU_1bit" 2 56, 2 3, S_0x274c950;
 .timescale 0 0;
L_0x283f2d0/d .functor NOT 1, L_0x2844ee0, C4<0>, C4<0>, C4<0>;
L_0x283f2d0 .delay (10,10,10) L_0x283f2d0/d;
v0x2752890_0 .net "carryin", 0 0, L_0x2844f80; 1 drivers
v0x2752980_0 .net "carryout", 0 0, L_0x2840c40; 1 drivers
v0x2752a00_0 .alias "invertB", 0 0, v0x2763300_0;
v0x2752a80_0 .alias "muxIndex", 2 0, v0x2763380_0;
v0x2752b00_0 .net "notB", 0 0, L_0x283f2d0; 1 drivers
v0x2752b80_0 .net "operandA", 0 0, L_0x2844e40; 1 drivers
v0x2752c00_0 .net "operandB", 0 0, L_0x2844ee0; 1 drivers
v0x2752d10_0 .alias "othercontrolsignal", 0 0, v0x2763540_0;
v0x2752d90_0 .net "result", 0 0, L_0x2844730; 1 drivers
v0x2752e60_0 .net "trueB", 0 0, L_0x283fa20; 1 drivers
v0x2752f40_0 .net "wAddSub", 0 0, L_0x2840540; 1 drivers
v0x2753050_0 .net "wNandAnd", 0 0, L_0x2841d00; 1 drivers
v0x27531d0_0 .net "wNorOr", 0 0, L_0x2842740; 1 drivers
v0x27532e0_0 .net "wXor", 0 0, L_0x28412a0; 1 drivers
L_0x2844860 .part v0x2762cf0_0, 0, 1;
L_0x2844900 .part v0x2762cf0_0, 1, 1;
L_0x2844a30 .part v0x2762cf0_0, 2, 1;
S_0x27520c0 .scope module, "mux_invertB" "mux_1bit" 2 18, 3 2, S_0x274ca80;
 .timescale 0 0;
L_0x283f380/d .functor NAND 1, L_0x283f2d0, v0x2762c70_0, C4<1>, C4<1>;
L_0x283f380 .delay (20,20,20) L_0x283f380/d;
L_0x283f420/d .functor NOT 1, L_0x283f380, C4<0>, C4<0>, C4<0>;
L_0x283f420 .delay (10,10,10) L_0x283f420/d;
L_0x283f560/d .functor NOT 1, v0x2762c70_0, C4<0>, C4<0>, C4<0>;
L_0x283f560 .delay (10,10,10) L_0x283f560/d;
L_0x283f620/d .functor NAND 1, L_0x2844ee0, L_0x283f560, C4<1>, C4<1>;
L_0x283f620 .delay (20,20,20) L_0x283f620/d;
L_0x283f760/d .functor NOT 1, L_0x283f620, C4<0>, C4<0>, C4<0>;
L_0x283f760 .delay (10,10,10) L_0x283f760/d;
L_0x283f880/d .functor NOR 1, L_0x283f760, L_0x283f420, C4<0>, C4<0>;
L_0x283f880 .delay (20,20,20) L_0x283f880/d;
L_0x283fa20/d .functor NOT 1, L_0x283f880, C4<0>, C4<0>, C4<0>;
L_0x283fa20 .delay (10,10,10) L_0x283fa20/d;
v0x27521b0_0 .net "and_in0ncom", 0 0, L_0x283f760; 1 drivers
v0x2752270_0 .net "and_in1com", 0 0, L_0x283f420; 1 drivers
v0x2752310_0 .alias "in0", 0 0, v0x2752c00_0;
v0x2752390_0 .alias "in1", 0 0, v0x2752b00_0;
v0x2752410_0 .net "nand_in0ncom", 0 0, L_0x283f620; 1 drivers
v0x27524b0_0 .net "nand_in1com", 0 0, L_0x283f380; 1 drivers
v0x2752550_0 .net "ncom", 0 0, L_0x283f560; 1 drivers
v0x27525f0_0 .net "nor_wire", 0 0, L_0x283f880; 1 drivers
v0x27526e0_0 .alias "result", 0 0, v0x2752e60_0;
v0x27527b0_0 .alias "sel0", 0 0, v0x2763300_0;
S_0x2750dd0 .scope module, "adder" "adder_1bit" 2 22, 4 1, S_0x274ca80;
 .timescale 0 0;
L_0x2840650/d .functor NAND 1, L_0x2844e40, L_0x283fa20, C4<1>, C4<1>;
L_0x2840650 .delay (20,20,20) L_0x2840650/d;
L_0x28407c0/d .functor NOT 1, L_0x2840650, C4<0>, C4<0>, C4<0>;
L_0x28407c0 .delay (10,10,10) L_0x28407c0/d;
L_0x28408d0/d .functor NAND 1, L_0x2844f80, L_0x283ffa0, C4<1>, C4<1>;
L_0x28408d0 .delay (20,20,20) L_0x28408d0/d;
L_0x2840990/d .functor NOT 1, L_0x28408d0, C4<0>, C4<0>, C4<0>;
L_0x2840990 .delay (10,10,10) L_0x2840990/d;
L_0x2840ad0/d .functor NOR 1, L_0x2840990, L_0x28407c0, C4<0>, C4<0>;
L_0x2840ad0 .delay (20,20,20) L_0x2840ad0/d;
L_0x2840c40/d .functor NOT 1, L_0x2840ad0, C4<0>, C4<0>, C4<0>;
L_0x2840c40 .delay (10,10,10) L_0x2840c40/d;
v0x27519b0_0 .alias "a", 0 0, v0x2752b80_0;
v0x2751ac0_0 .net "and_ab", 0 0, L_0x28407c0; 1 drivers
v0x2751b60_0 .net "and_xor_ab_c", 0 0, L_0x2840990; 1 drivers
v0x2751c00_0 .alias "b", 0 0, v0x2752e60_0;
v0x2751c80_0 .alias "carryin", 0 0, v0x2752890_0;
v0x2751d00_0 .alias "carryout", 0 0, v0x2752980_0;
v0x2751dc0_0 .net "nand_ab", 0 0, L_0x2840650; 1 drivers
v0x2751e40_0 .net "nand_xor_ab_c", 0 0, L_0x28408d0; 1 drivers
v0x2751ec0_0 .net "nco", 0 0, L_0x2840ad0; 1 drivers
v0x2751f60_0 .alias "sum", 0 0, v0x2752f40_0;
v0x2752040_0 .net "xor_ab", 0 0, L_0x283ffa0; 1 drivers
S_0x2751460 .scope module, "xor_1" "xor_1bit" 4 13, 5 35, S_0x2750dd0;
 .timescale 0 0;
L_0x283fb90/d .functor NAND 1, L_0x2844e40, L_0x283fa20, C4<1>, C4<1>;
L_0x283fb90 .delay (20,20,20) L_0x283fb90/d;
L_0x283fc50/d .functor NOR 1, L_0x2844e40, L_0x283fa20, C4<0>, C4<0>;
L_0x283fc50 .delay (20,20,20) L_0x283fc50/d;
L_0x283fd30/d .functor NOT 1, L_0x283fc50, C4<0>, C4<0>, C4<0>;
L_0x283fd30 .delay (10,10,10) L_0x283fd30/d;
L_0x283fe40/d .functor NAND 1, L_0x283fd30, L_0x283fb90, C4<1>, C4<1>;
L_0x283fe40 .delay (20,20,20) L_0x283fe40/d;
L_0x283ffa0/d .functor NOT 1, L_0x283fe40, C4<0>, C4<0>, C4<0>;
L_0x283ffa0 .delay (10,10,10) L_0x283ffa0/d;
v0x2751550_0 .alias "a", 0 0, v0x2752b80_0;
v0x27515f0_0 .alias "b", 0 0, v0x2752e60_0;
v0x2751690_0 .net "nand_ab", 0 0, L_0x283fb90; 1 drivers
v0x2751730_0 .net "nor_ab", 0 0, L_0x283fc50; 1 drivers
v0x27517b0_0 .net "nxor_ab", 0 0, L_0x283fe40; 1 drivers
v0x2751850_0 .net "or_ab", 0 0, L_0x283fd30; 1 drivers
v0x2751930_0 .alias "result", 0 0, v0x2752040_0;
S_0x2750ec0 .scope module, "xor_2" "xor_1bit" 4 14, 5 35, S_0x2750dd0;
 .timescale 0 0;
L_0x28400b0/d .functor NAND 1, L_0x283ffa0, L_0x2844f80, C4<1>, C4<1>;
L_0x28400b0 .delay (20,20,20) L_0x28400b0/d;
L_0x2840200/d .functor NOR 1, L_0x283ffa0, L_0x2844f80, C4<0>, C4<0>;
L_0x2840200 .delay (20,20,20) L_0x2840200/d;
L_0x2840370/d .functor NOT 1, L_0x2840200, C4<0>, C4<0>, C4<0>;
L_0x2840370 .delay (10,10,10) L_0x2840370/d;
L_0x2840430/d .functor NAND 1, L_0x2840370, L_0x28400b0, C4<1>, C4<1>;
L_0x2840430 .delay (20,20,20) L_0x2840430/d;
L_0x2840540/d .functor NOT 1, L_0x2840430, C4<0>, C4<0>, C4<0>;
L_0x2840540 .delay (10,10,10) L_0x2840540/d;
v0x2750fb0_0 .alias "a", 0 0, v0x2752040_0;
v0x2751050_0 .alias "b", 0 0, v0x2752890_0;
v0x27510f0_0 .net "nand_ab", 0 0, L_0x28400b0; 1 drivers
v0x2751190_0 .net "nor_ab", 0 0, L_0x2840200; 1 drivers
v0x2751210_0 .net "nxor_ab", 0 0, L_0x2840430; 1 drivers
v0x27512b0_0 .net "or_ab", 0 0, L_0x2840370; 1 drivers
v0x2751390_0 .alias "result", 0 0, v0x2752f40_0;
S_0x2750880 .scope module, "xor_gate" "xor_1bit" 2 23, 5 35, S_0x274ca80;
 .timescale 0 0;
L_0x2840e00/d .functor NAND 1, L_0x2844e40, L_0x2844ee0, C4<1>, C4<1>;
L_0x2840e00 .delay (20,20,20) L_0x2840e00/d;
L_0x2840ec0/d .functor NOR 1, L_0x2844e40, L_0x2844ee0, C4<0>, C4<0>;
L_0x2840ec0 .delay (20,20,20) L_0x2840ec0/d;
L_0x2841050/d .functor NOT 1, L_0x2840ec0, C4<0>, C4<0>, C4<0>;
L_0x2841050 .delay (10,10,10) L_0x2841050/d;
L_0x2841140/d .functor NAND 1, L_0x2841050, L_0x2840e00, C4<1>, C4<1>;
L_0x2841140 .delay (20,20,20) L_0x2841140/d;
L_0x28412a0/d .functor NOT 1, L_0x2841140, C4<0>, C4<0>, C4<0>;
L_0x28412a0 .delay (10,10,10) L_0x28412a0/d;
v0x2750970_0 .alias "a", 0 0, v0x2752b80_0;
v0x27509f0_0 .alias "b", 0 0, v0x2752c00_0;
v0x2750ac0_0 .net "nand_ab", 0 0, L_0x2840e00; 1 drivers
v0x2750b40_0 .net "nor_ab", 0 0, L_0x2840ec0; 1 drivers
v0x2750bc0_0 .net "nxor_ab", 0 0, L_0x2841140; 1 drivers
v0x2750c40_0 .net "or_ab", 0 0, L_0x2841050; 1 drivers
v0x2750d00_0 .alias "result", 0 0, v0x27532e0_0;
S_0x274fc00 .scope module, "nand_and_gate" "nand_and_1bit" 2 24, 5 19, S_0x274ca80;
 .timescale 0 0;
L_0x28413f0/d .functor NAND 1, L_0x2844e40, L_0x2844ee0, C4<1>, C4<1>;
L_0x28413f0 .delay (20,20,20) L_0x28413f0/d;
L_0x2841520/d .functor NOT 1, L_0x28413f0, C4<0>, C4<0>, C4<0>;
L_0x2841520 .delay (10,10,10) L_0x2841520/d;
v0x2750470_0 .alias "a", 0 0, v0x2752b80_0;
v0x2750510_0 .net "and_ab", 0 0, L_0x2841520; 1 drivers
v0x2750590_0 .alias "b", 0 0, v0x2752c00_0;
v0x2750610_0 .net "nand_ab", 0 0, L_0x28413f0; 1 drivers
v0x27506f0_0 .alias "othercontrolsignal", 0 0, v0x2763540_0;
v0x274c2c0_0 .alias "result", 0 0, v0x2753050_0;
S_0x274fcf0 .scope module, "mux0" "mux_1bit" 5 32, 3 2, S_0x274fc00;
 .timescale 0 0;
L_0x2841670/d .functor NAND 1, L_0x2841520, v0x2762e00_0, C4<1>, C4<1>;
L_0x2841670 .delay (20,20,20) L_0x2841670/d;
L_0x2841730/d .functor NOT 1, L_0x2841670, C4<0>, C4<0>, C4<0>;
L_0x2841730 .delay (10,10,10) L_0x2841730/d;
L_0x2841860/d .functor NOT 1, v0x2762e00_0, C4<0>, C4<0>, C4<0>;
L_0x2841860 .delay (10,10,10) L_0x2841860/d;
L_0x2841920/d .functor NAND 1, L_0x28413f0, L_0x2841860, C4<1>, C4<1>;
L_0x2841920 .delay (20,20,20) L_0x2841920/d;
L_0x2841a70/d .functor NOT 1, L_0x2841920, C4<0>, C4<0>, C4<0>;
L_0x2841a70 .delay (10,10,10) L_0x2841a70/d;
L_0x2841b60/d .functor NOR 1, L_0x2841a70, L_0x2841730, C4<0>, C4<0>;
L_0x2841b60 .delay (20,20,20) L_0x2841b60/d;
L_0x2841d00/d .functor NOT 1, L_0x2841b60, C4<0>, C4<0>, C4<0>;
L_0x2841d00 .delay (10,10,10) L_0x2841d00/d;
v0x274fde0_0 .net "and_in0ncom", 0 0, L_0x2841a70; 1 drivers
v0x274fe60_0 .net "and_in1com", 0 0, L_0x2841730; 1 drivers
v0x274fee0_0 .alias "in0", 0 0, v0x2750610_0;
v0x274ff80_0 .alias "in1", 0 0, v0x2750510_0;
v0x2750000_0 .net "nand_in0ncom", 0 0, L_0x2841920; 1 drivers
v0x27500a0_0 .net "nand_in1com", 0 0, L_0x2841670; 1 drivers
v0x2750180_0 .net "ncom", 0 0, L_0x2841860; 1 drivers
v0x2750220_0 .net "nor_wire", 0 0, L_0x2841b60; 1 drivers
v0x27502c0_0 .alias "result", 0 0, v0x2753050_0;
v0x2750390_0 .alias "sel0", 0 0, v0x2763540_0;
S_0x274f160 .scope module, "nor_or_gate" "nor_or_1bit" 2 25, 5 3, S_0x274ca80;
 .timescale 0 0;
L_0x2841e30/d .functor NOR 1, L_0x2844e40, L_0x2844ee0, C4<0>, C4<0>;
L_0x2841e30 .delay (20,20,20) L_0x2841e30/d;
L_0x2841f60/d .functor NOT 1, L_0x2841e30, C4<0>, C4<0>, C4<0>;
L_0x2841f60 .delay (10,10,10) L_0x2841f60/d;
v0x274f8e0_0 .alias "a", 0 0, v0x2752b80_0;
v0x274f960_0 .alias "b", 0 0, v0x2752c00_0;
v0x274fa00_0 .net "nor_ab", 0 0, L_0x2841e30; 1 drivers
v0x274fa80_0 .net "or_ab", 0 0, L_0x2841f60; 1 drivers
v0x274fb00_0 .alias "othercontrolsignal", 0 0, v0x2763540_0;
v0x274fb80_0 .alias "result", 0 0, v0x27531d0_0;
S_0x274f250 .scope module, "mux0" "mux_1bit" 5 16, 3 2, S_0x274f160;
 .timescale 0 0;
L_0x28420b0/d .functor NAND 1, L_0x2841f60, v0x2762e00_0, C4<1>, C4<1>;
L_0x28420b0 .delay (20,20,20) L_0x28420b0/d;
L_0x2842170/d .functor NOT 1, L_0x28420b0, C4<0>, C4<0>, C4<0>;
L_0x2842170 .delay (10,10,10) L_0x2842170/d;
L_0x28422a0/d .functor NOT 1, v0x2762e00_0, C4<0>, C4<0>, C4<0>;
L_0x28422a0 .delay (10,10,10) L_0x28422a0/d;
L_0x2842360/d .functor NAND 1, L_0x2841e30, L_0x28422a0, C4<1>, C4<1>;
L_0x2842360 .delay (20,20,20) L_0x2842360/d;
L_0x28424b0/d .functor NOT 1, L_0x2842360, C4<0>, C4<0>, C4<0>;
L_0x28424b0 .delay (10,10,10) L_0x28424b0/d;
L_0x28425a0/d .functor NOR 1, L_0x28424b0, L_0x2842170, C4<0>, C4<0>;
L_0x28425a0 .delay (20,20,20) L_0x28425a0/d;
L_0x2842740/d .functor NOT 1, L_0x28425a0, C4<0>, C4<0>, C4<0>;
L_0x2842740 .delay (10,10,10) L_0x2842740/d;
v0x274f340_0 .net "and_in0ncom", 0 0, L_0x28424b0; 1 drivers
v0x274f3c0_0 .net "and_in1com", 0 0, L_0x2842170; 1 drivers
v0x274f440_0 .alias "in0", 0 0, v0x274fa00_0;
v0x274f4c0_0 .alias "in1", 0 0, v0x274fa80_0;
v0x274f540_0 .net "nand_in0ncom", 0 0, L_0x2842360; 1 drivers
v0x274f5c0_0 .net "nand_in1com", 0 0, L_0x28420b0; 1 drivers
v0x274f640_0 .net "ncom", 0 0, L_0x28422a0; 1 drivers
v0x274f6c0_0 .net "nor_wire", 0 0, L_0x28425a0; 1 drivers
v0x274f790_0 .alias "result", 0 0, v0x27531d0_0;
v0x274f860_0 .alias "sel0", 0 0, v0x2763540_0;
S_0x274cb70 .scope module, "mainMux" "mux_alu" 2 28, 3 22, S_0x274ca80;
 .timescale 0 0;
v0x274e9b0_0 .alias "in0", 0 0, v0x2752f40_0;
v0x274ea60_0 .alias "in1", 0 0, v0x27532e0_0;
v0x274eb10_0 .alias "in2", 0 0, v0x2753050_0;
v0x274ebc0_0 .alias "in3", 0 0, v0x27531d0_0;
v0x274eca0_0 .net "in4", 0 0, C4<0>; 1 drivers
v0x274ed50_0 .alias "result", 0 0, v0x2752d90_0;
v0x274edd0_0 .net "sel0", 0 0, L_0x2844860; 1 drivers
v0x274ee50_0 .net "sel1", 0 0, L_0x2844900; 1 drivers
v0x274eed0_0 .net "sel2", 0 0, L_0x2844a30; 1 drivers
v0x274ef80_0 .net "w0", 0 0, L_0x2842f00; 1 drivers
v0x274f060_0 .net "w1", 0 0, L_0x2843680; 1 drivers
v0x274f0e0_0 .net "w2", 0 0, L_0x2843ed0; 1 drivers
S_0x274e230 .scope module, "mux00" "mux_1bit" 3 37, 3 2, S_0x274cb70;
 .timescale 0 0;
L_0x2842870/d .functor NAND 1, L_0x28412a0, L_0x2844860, C4<1>, C4<1>;
L_0x2842870 .delay (20,20,20) L_0x2842870/d;
L_0x2842930/d .functor NOT 1, L_0x2842870, C4<0>, C4<0>, C4<0>;
L_0x2842930 .delay (10,10,10) L_0x2842930/d;
L_0x2842a60/d .functor NOT 1, L_0x2844860, C4<0>, C4<0>, C4<0>;
L_0x2842a60 .delay (10,10,10) L_0x2842a60/d;
L_0x2842bb0/d .functor NAND 1, L_0x2840540, L_0x2842a60, C4<1>, C4<1>;
L_0x2842bb0 .delay (20,20,20) L_0x2842bb0/d;
L_0x2842c70/d .functor NOT 1, L_0x2842bb0, C4<0>, C4<0>, C4<0>;
L_0x2842c70 .delay (10,10,10) L_0x2842c70/d;
L_0x2842d60/d .functor NOR 1, L_0x2842c70, L_0x2842930, C4<0>, C4<0>;
L_0x2842d60 .delay (20,20,20) L_0x2842d60/d;
L_0x2842f00/d .functor NOT 1, L_0x2842d60, C4<0>, C4<0>, C4<0>;
L_0x2842f00 .delay (10,10,10) L_0x2842f00/d;
v0x274e320_0 .net "and_in0ncom", 0 0, L_0x2842c70; 1 drivers
v0x274e3e0_0 .net "and_in1com", 0 0, L_0x2842930; 1 drivers
v0x274e480_0 .alias "in0", 0 0, v0x2752f40_0;
v0x274e520_0 .alias "in1", 0 0, v0x27532e0_0;
v0x274e5a0_0 .net "nand_in0ncom", 0 0, L_0x2842bb0; 1 drivers
v0x274e640_0 .net "nand_in1com", 0 0, L_0x2842870; 1 drivers
v0x274e6e0_0 .net "ncom", 0 0, L_0x2842a60; 1 drivers
v0x274e780_0 .net "nor_wire", 0 0, L_0x2842d60; 1 drivers
v0x274e820_0 .alias "result", 0 0, v0x274ef80_0;
v0x274e8a0_0 .alias "sel0", 0 0, v0x274edd0_0;
S_0x274dae0 .scope module, "mux01" "mux_1bit" 3 38, 3 2, S_0x274cb70;
 .timescale 0 0;
L_0x2843030/d .functor NAND 1, L_0x2842740, L_0x2844860, C4<1>, C4<1>;
L_0x2843030 .delay (20,20,20) L_0x2843030/d;
L_0x28430f0/d .functor NOT 1, L_0x2843030, C4<0>, C4<0>, C4<0>;
L_0x28430f0 .delay (10,10,10) L_0x28430f0/d;
L_0x2843220/d .functor NOT 1, L_0x2844860, C4<0>, C4<0>, C4<0>;
L_0x2843220 .delay (10,10,10) L_0x2843220/d;
L_0x28432e0/d .functor NAND 1, L_0x2841d00, L_0x2843220, C4<1>, C4<1>;
L_0x28432e0 .delay (20,20,20) L_0x28432e0/d;
L_0x28433f0/d .functor NOT 1, L_0x28432e0, C4<0>, C4<0>, C4<0>;
L_0x28433f0 .delay (10,10,10) L_0x28433f0/d;
L_0x28434e0/d .functor NOR 1, L_0x28433f0, L_0x28430f0, C4<0>, C4<0>;
L_0x28434e0 .delay (20,20,20) L_0x28434e0/d;
L_0x2843680/d .functor NOT 1, L_0x28434e0, C4<0>, C4<0>, C4<0>;
L_0x2843680 .delay (10,10,10) L_0x2843680/d;
v0x274dbd0_0 .net "and_in0ncom", 0 0, L_0x28433f0; 1 drivers
v0x274dc90_0 .net "and_in1com", 0 0, L_0x28430f0; 1 drivers
v0x274dd30_0 .alias "in0", 0 0, v0x2753050_0;
v0x274ddd0_0 .alias "in1", 0 0, v0x27531d0_0;
v0x274de50_0 .net "nand_in0ncom", 0 0, L_0x28432e0; 1 drivers
v0x274def0_0 .net "nand_in1com", 0 0, L_0x2843030; 1 drivers
v0x274df90_0 .net "ncom", 0 0, L_0x2843220; 1 drivers
v0x274e030_0 .net "nor_wire", 0 0, L_0x28434e0; 1 drivers
v0x274e0d0_0 .alias "result", 0 0, v0x274f060_0;
v0x274e150_0 .alias "sel0", 0 0, v0x274edd0_0;
S_0x274d390 .scope module, "mux1" "mux_1bit" 3 39, 3 2, S_0x274cb70;
 .timescale 0 0;
L_0x28437b0/d .functor NAND 1, L_0x2843680, L_0x2844900, C4<1>, C4<1>;
L_0x28437b0 .delay (20,20,20) L_0x28437b0/d;
L_0x2843900/d .functor NOT 1, L_0x28437b0, C4<0>, C4<0>, C4<0>;
L_0x2843900 .delay (10,10,10) L_0x2843900/d;
L_0x2843a30/d .functor NOT 1, L_0x2844900, C4<0>, C4<0>, C4<0>;
L_0x2843a30 .delay (10,10,10) L_0x2843a30/d;
L_0x2843af0/d .functor NAND 1, L_0x2842f00, L_0x2843a30, C4<1>, C4<1>;
L_0x2843af0 .delay (20,20,20) L_0x2843af0/d;
L_0x2843c40/d .functor NOT 1, L_0x2843af0, C4<0>, C4<0>, C4<0>;
L_0x2843c40 .delay (10,10,10) L_0x2843c40/d;
L_0x2843d30/d .functor NOR 1, L_0x2843c40, L_0x2843900, C4<0>, C4<0>;
L_0x2843d30 .delay (20,20,20) L_0x2843d30/d;
L_0x2843ed0/d .functor NOT 1, L_0x2843d30, C4<0>, C4<0>, C4<0>;
L_0x2843ed0 .delay (10,10,10) L_0x2843ed0/d;
v0x274d480_0 .net "and_in0ncom", 0 0, L_0x2843c40; 1 drivers
v0x274d540_0 .net "and_in1com", 0 0, L_0x2843900; 1 drivers
v0x274d5e0_0 .alias "in0", 0 0, v0x274ef80_0;
v0x274d680_0 .alias "in1", 0 0, v0x274f060_0;
v0x274d700_0 .net "nand_in0ncom", 0 0, L_0x2843af0; 1 drivers
v0x274d7a0_0 .net "nand_in1com", 0 0, L_0x28437b0; 1 drivers
v0x274d840_0 .net "ncom", 0 0, L_0x2843a30; 1 drivers
v0x274d8e0_0 .net "nor_wire", 0 0, L_0x2843d30; 1 drivers
v0x274d980_0 .alias "result", 0 0, v0x274f0e0_0;
v0x274da00_0 .alias "sel0", 0 0, v0x274ee50_0;
S_0x274cc60 .scope module, "mux2" "mux_1bit" 3 40, 3 2, S_0x274cb70;
 .timescale 0 0;
L_0x2844000/d .functor NAND 1, C4<0>, L_0x2844a30, C4<1>, C4<1>;
L_0x2844000 .delay (20,20,20) L_0x2844000/d;
L_0x2844160/d .functor NOT 1, L_0x2844000, C4<0>, C4<0>, C4<0>;
L_0x2844160 .delay (10,10,10) L_0x2844160/d;
L_0x2844290/d .functor NOT 1, L_0x2844a30, C4<0>, C4<0>, C4<0>;
L_0x2844290 .delay (10,10,10) L_0x2844290/d;
L_0x2844350/d .functor NAND 1, L_0x2843ed0, L_0x2844290, C4<1>, C4<1>;
L_0x2844350 .delay (20,20,20) L_0x2844350/d;
L_0x28444a0/d .functor NOT 1, L_0x2844350, C4<0>, C4<0>, C4<0>;
L_0x28444a0 .delay (10,10,10) L_0x28444a0/d;
L_0x2844590/d .functor NOR 1, L_0x28444a0, L_0x2844160, C4<0>, C4<0>;
L_0x2844590 .delay (20,20,20) L_0x2844590/d;
L_0x2844730/d .functor NOT 1, L_0x2844590, C4<0>, C4<0>, C4<0>;
L_0x2844730 .delay (10,10,10) L_0x2844730/d;
v0x274cd50_0 .net "and_in0ncom", 0 0, L_0x28444a0; 1 drivers
v0x274cdd0_0 .net "and_in1com", 0 0, L_0x2844160; 1 drivers
v0x274ce70_0 .alias "in0", 0 0, v0x274f0e0_0;
v0x274cf10_0 .alias "in1", 0 0, v0x274eca0_0;
v0x274cf90_0 .net "nand_in0ncom", 0 0, L_0x2844350; 1 drivers
v0x274d030_0 .net "nand_in1com", 0 0, L_0x2844000; 1 drivers
v0x274d110_0 .net "ncom", 0 0, L_0x2844290; 1 drivers
v0x274d1b0_0 .net "nor_wire", 0 0, L_0x2844590; 1 drivers
v0x274d250_0 .alias "result", 0 0, v0x2752d90_0;
v0x274d2f0_0 .alias "sel0", 0 0, v0x274eed0_0;
S_0x2722b10 .scope generate, "ALU4[2]" "ALU4[2]" 2 55, 2 55, S_0x2463230;
 .timescale 0 0;
P_0x23bb5d8 .param/l "i" 2 55, +C4<010>;
S_0x27228a0 .scope module, "_alu" "ALU_1bit" 2 56, 2 3, S_0x2722b10;
 .timescale 0 0;
L_0x2845020/d .functor NOT 1, L_0x284ab90, C4<0>, C4<0>, C4<0>;
L_0x2845020 .delay (10,10,10) L_0x2845020/d;
v0x274be10_0 .net "carryin", 0 0, L_0x284ac80; 1 drivers
v0x274beb0_0 .net "carryout", 0 0, L_0x2846960; 1 drivers
v0x274bf30_0 .alias "invertB", 0 0, v0x2763300_0;
v0x274bfb0_0 .alias "muxIndex", 2 0, v0x2763380_0;
v0x274c030_0 .net "notB", 0 0, L_0x2845020; 1 drivers
v0x274c0b0_0 .net "operandA", 0 0, L_0x284aaf0; 1 drivers
v0x274c130_0 .net "operandB", 0 0, L_0x284ab90; 1 drivers
v0x274c240_0 .alias "othercontrolsignal", 0 0, v0x2763540_0;
v0x274c350_0 .net "result", 0 0, L_0x284a470; 1 drivers
v0x274c3d0_0 .net "trueB", 0 0, L_0x28457a0; 1 drivers
v0x274c4b0_0 .net "wAddSub", 0 0, L_0x28462c0; 1 drivers
v0x274c5c0_0 .net "wNandAnd", 0 0, L_0x2847a20; 1 drivers
v0x274c740_0 .net "wNorOr", 0 0, L_0x2848460; 1 drivers
v0x274c850_0 .net "wXor", 0 0, L_0x2846fc0; 1 drivers
L_0x284a5a0 .part v0x2762cf0_0, 0, 1;
L_0x284a640 .part v0x2762cf0_0, 1, 1;
L_0x284a770 .part v0x2762cf0_0, 2, 1;
S_0x274b620 .scope module, "mux_invertB" "mux_1bit" 2 18, 3 2, S_0x27228a0;
 .timescale 0 0;
L_0x28450c0/d .functor NAND 1, L_0x2845020, v0x2762c70_0, C4<1>, C4<1>;
L_0x28450c0 .delay (20,20,20) L_0x28450c0/d;
L_0x2845160/d .functor NOT 1, L_0x28450c0, C4<0>, C4<0>, C4<0>;
L_0x2845160 .delay (10,10,10) L_0x2845160/d;
L_0x2845240/d .functor NOT 1, v0x2762c70_0, C4<0>, C4<0>, C4<0>;
L_0x2845240 .delay (10,10,10) L_0x2845240/d;
L_0x2762000/d .functor NAND 1, L_0x284ab90, L_0x2845240, C4<1>, C4<1>;
L_0x2762000 .delay (20,20,20) L_0x2762000/d;
L_0x2845510/d .functor NOT 1, L_0x2762000, C4<0>, C4<0>, C4<0>;
L_0x2845510 .delay (10,10,10) L_0x2845510/d;
L_0x2845600/d .functor NOR 1, L_0x2845510, L_0x2845160, C4<0>, C4<0>;
L_0x2845600 .delay (20,20,20) L_0x2845600/d;
L_0x28457a0/d .functor NOT 1, L_0x2845600, C4<0>, C4<0>, C4<0>;
L_0x28457a0 .delay (10,10,10) L_0x28457a0/d;
v0x274b710_0 .net "and_in0ncom", 0 0, L_0x2845510; 1 drivers
v0x274b7d0_0 .net "and_in1com", 0 0, L_0x2845160; 1 drivers
v0x274b870_0 .alias "in0", 0 0, v0x274c130_0;
v0x274b8f0_0 .alias "in1", 0 0, v0x274c030_0;
v0x274b970_0 .net "nand_in0ncom", 0 0, L_0x2762000; 1 drivers
v0x274ba10_0 .net "nand_in1com", 0 0, L_0x28450c0; 1 drivers
v0x274bab0_0 .net "ncom", 0 0, L_0x2845240; 1 drivers
v0x274bb50_0 .net "nor_wire", 0 0, L_0x2845600; 1 drivers
v0x274bc40_0 .alias "result", 0 0, v0x274c3d0_0;
v0x274bd10_0 .alias "sel0", 0 0, v0x2763300_0;
S_0x274a330 .scope module, "adder" "adder_1bit" 2 22, 4 1, S_0x27228a0;
 .timescale 0 0;
L_0x28463d0/d .functor NAND 1, L_0x284aaf0, L_0x28457a0, C4<1>, C4<1>;
L_0x28463d0 .delay (20,20,20) L_0x28463d0/d;
L_0x2846540/d .functor NOT 1, L_0x28463d0, C4<0>, C4<0>, C4<0>;
L_0x2846540 .delay (10,10,10) L_0x2846540/d;
L_0x2846650/d .functor NAND 1, L_0x284ac80, L_0x2845d20, C4<1>, C4<1>;
L_0x2846650 .delay (20,20,20) L_0x2846650/d;
L_0x2846710/d .functor NOT 1, L_0x2846650, C4<0>, C4<0>, C4<0>;
L_0x2846710 .delay (10,10,10) L_0x2846710/d;
L_0x2846820/d .functor NOR 1, L_0x2846710, L_0x2846540, C4<0>, C4<0>;
L_0x2846820 .delay (20,20,20) L_0x2846820/d;
L_0x2846960/d .functor NOT 1, L_0x2846820, C4<0>, C4<0>, C4<0>;
L_0x2846960 .delay (10,10,10) L_0x2846960/d;
v0x274af10_0 .alias "a", 0 0, v0x274c0b0_0;
v0x274b020_0 .net "and_ab", 0 0, L_0x2846540; 1 drivers
v0x274b0c0_0 .net "and_xor_ab_c", 0 0, L_0x2846710; 1 drivers
v0x274b160_0 .alias "b", 0 0, v0x274c3d0_0;
v0x274b1e0_0 .alias "carryin", 0 0, v0x274be10_0;
v0x274b260_0 .alias "carryout", 0 0, v0x274beb0_0;
v0x274b320_0 .net "nand_ab", 0 0, L_0x28463d0; 1 drivers
v0x274b3a0_0 .net "nand_xor_ab_c", 0 0, L_0x2846650; 1 drivers
v0x274b420_0 .net "nco", 0 0, L_0x2846820; 1 drivers
v0x274b4c0_0 .alias "sum", 0 0, v0x274c4b0_0;
v0x274b5a0_0 .net "xor_ab", 0 0, L_0x2845d20; 1 drivers
S_0x274a9c0 .scope module, "xor_1" "xor_1bit" 4 13, 5 35, S_0x274a330;
 .timescale 0 0;
L_0x2845910/d .functor NAND 1, L_0x284aaf0, L_0x28457a0, C4<1>, C4<1>;
L_0x2845910 .delay (20,20,20) L_0x2845910/d;
L_0x28459d0/d .functor NOR 1, L_0x284aaf0, L_0x28457a0, C4<0>, C4<0>;
L_0x28459d0 .delay (20,20,20) L_0x28459d0/d;
L_0x2845ab0/d .functor NOT 1, L_0x28459d0, C4<0>, C4<0>, C4<0>;
L_0x2845ab0 .delay (10,10,10) L_0x2845ab0/d;
L_0x2845bc0/d .functor NAND 1, L_0x2845ab0, L_0x2845910, C4<1>, C4<1>;
L_0x2845bc0 .delay (20,20,20) L_0x2845bc0/d;
L_0x2845d20/d .functor NOT 1, L_0x2845bc0, C4<0>, C4<0>, C4<0>;
L_0x2845d20 .delay (10,10,10) L_0x2845d20/d;
v0x274aab0_0 .alias "a", 0 0, v0x274c0b0_0;
v0x274ab50_0 .alias "b", 0 0, v0x274c3d0_0;
v0x274abf0_0 .net "nand_ab", 0 0, L_0x2845910; 1 drivers
v0x274ac90_0 .net "nor_ab", 0 0, L_0x28459d0; 1 drivers
v0x274ad10_0 .net "nxor_ab", 0 0, L_0x2845bc0; 1 drivers
v0x274adb0_0 .net "or_ab", 0 0, L_0x2845ab0; 1 drivers
v0x274ae90_0 .alias "result", 0 0, v0x274b5a0_0;
S_0x274a420 .scope module, "xor_2" "xor_1bit" 4 14, 5 35, S_0x274a330;
 .timescale 0 0;
L_0x2845e30/d .functor NAND 1, L_0x2845d20, L_0x284ac80, C4<1>, C4<1>;
L_0x2845e30 .delay (20,20,20) L_0x2845e30/d;
L_0x2845f80/d .functor NOR 1, L_0x2845d20, L_0x284ac80, C4<0>, C4<0>;
L_0x2845f80 .delay (20,20,20) L_0x2845f80/d;
L_0x28460f0/d .functor NOT 1, L_0x2845f80, C4<0>, C4<0>, C4<0>;
L_0x28460f0 .delay (10,10,10) L_0x28460f0/d;
L_0x28461b0/d .functor NAND 1, L_0x28460f0, L_0x2845e30, C4<1>, C4<1>;
L_0x28461b0 .delay (20,20,20) L_0x28461b0/d;
L_0x28462c0/d .functor NOT 1, L_0x28461b0, C4<0>, C4<0>, C4<0>;
L_0x28462c0 .delay (10,10,10) L_0x28462c0/d;
v0x274a510_0 .alias "a", 0 0, v0x274b5a0_0;
v0x274a5b0_0 .alias "b", 0 0, v0x274be10_0;
v0x274a650_0 .net "nand_ab", 0 0, L_0x2845e30; 1 drivers
v0x274a6f0_0 .net "nor_ab", 0 0, L_0x2845f80; 1 drivers
v0x274a770_0 .net "nxor_ab", 0 0, L_0x28461b0; 1 drivers
v0x274a810_0 .net "or_ab", 0 0, L_0x28460f0; 1 drivers
v0x274a8f0_0 .alias "result", 0 0, v0x274c4b0_0;
S_0x2749d90 .scope module, "xor_gate" "xor_1bit" 2 23, 5 35, S_0x27228a0;
 .timescale 0 0;
L_0x2846b20/d .functor NAND 1, L_0x284aaf0, L_0x284ab90, C4<1>, C4<1>;
L_0x2846b20 .delay (20,20,20) L_0x2846b20/d;
L_0x2846be0/d .functor NOR 1, L_0x284aaf0, L_0x284ab90, C4<0>, C4<0>;
L_0x2846be0 .delay (20,20,20) L_0x2846be0/d;
L_0x2846d70/d .functor NOT 1, L_0x2846be0, C4<0>, C4<0>, C4<0>;
L_0x2846d70 .delay (10,10,10) L_0x2846d70/d;
L_0x2846e60/d .functor NAND 1, L_0x2846d70, L_0x2846b20, C4<1>, C4<1>;
L_0x2846e60 .delay (20,20,20) L_0x2846e60/d;
L_0x2846fc0/d .functor NOT 1, L_0x2846e60, C4<0>, C4<0>, C4<0>;
L_0x2846fc0 .delay (10,10,10) L_0x2846fc0/d;
v0x2749e80_0 .alias "a", 0 0, v0x274c0b0_0;
v0x2749f50_0 .alias "b", 0 0, v0x274c130_0;
v0x274a020_0 .net "nand_ab", 0 0, L_0x2846b20; 1 drivers
v0x274a0a0_0 .net "nor_ab", 0 0, L_0x2846be0; 1 drivers
v0x274a120_0 .net "nxor_ab", 0 0, L_0x2846e60; 1 drivers
v0x274a1a0_0 .net "or_ab", 0 0, L_0x2846d70; 1 drivers
v0x274a260_0 .alias "result", 0 0, v0x274c850_0;
S_0x27491c0 .scope module, "nand_and_gate" "nand_and_1bit" 2 24, 5 19, S_0x27228a0;
 .timescale 0 0;
L_0x2847110/d .functor NAND 1, L_0x284aaf0, L_0x284ab90, C4<1>, C4<1>;
L_0x2847110 .delay (20,20,20) L_0x2847110/d;
L_0x2847240/d .functor NOT 1, L_0x2847110, C4<0>, C4<0>, C4<0>;
L_0x2847240 .delay (10,10,10) L_0x2847240/d;
v0x2749a10_0 .alias "a", 0 0, v0x274c0b0_0;
v0x2749ab0_0 .net "and_ab", 0 0, L_0x2847240; 1 drivers
v0x2749b30_0 .alias "b", 0 0, v0x274c130_0;
v0x2749bb0_0 .net "nand_ab", 0 0, L_0x2847110; 1 drivers
v0x2749c90_0 .alias "othercontrolsignal", 0 0, v0x2763540_0;
v0x2749d10_0 .alias "result", 0 0, v0x274c5c0_0;
S_0x27492b0 .scope module, "mux0" "mux_1bit" 5 32, 3 2, S_0x27491c0;
 .timescale 0 0;
L_0x2847390/d .functor NAND 1, L_0x2847240, v0x2762e00_0, C4<1>, C4<1>;
L_0x2847390 .delay (20,20,20) L_0x2847390/d;
L_0x2847450/d .functor NOT 1, L_0x2847390, C4<0>, C4<0>, C4<0>;
L_0x2847450 .delay (10,10,10) L_0x2847450/d;
L_0x2847580/d .functor NOT 1, v0x2762e00_0, C4<0>, C4<0>, C4<0>;
L_0x2847580 .delay (10,10,10) L_0x2847580/d;
L_0x2847640/d .functor NAND 1, L_0x2847110, L_0x2847580, C4<1>, C4<1>;
L_0x2847640 .delay (20,20,20) L_0x2847640/d;
L_0x2847790/d .functor NOT 1, L_0x2847640, C4<0>, C4<0>, C4<0>;
L_0x2847790 .delay (10,10,10) L_0x2847790/d;
L_0x2847880/d .functor NOR 1, L_0x2847790, L_0x2847450, C4<0>, C4<0>;
L_0x2847880 .delay (20,20,20) L_0x2847880/d;
L_0x2847a20/d .functor NOT 1, L_0x2847880, C4<0>, C4<0>, C4<0>;
L_0x2847a20 .delay (10,10,10) L_0x2847a20/d;
v0x27493a0_0 .net "and_in0ncom", 0 0, L_0x2847790; 1 drivers
v0x2749420_0 .net "and_in1com", 0 0, L_0x2847450; 1 drivers
v0x27494a0_0 .alias "in0", 0 0, v0x2749bb0_0;
v0x2749520_0 .alias "in1", 0 0, v0x2749ab0_0;
v0x27495a0_0 .net "nand_in0ncom", 0 0, L_0x2847640; 1 drivers
v0x2749640_0 .net "nand_in1com", 0 0, L_0x2847390; 1 drivers
v0x2749720_0 .net "ncom", 0 0, L_0x2847580; 1 drivers
v0x27497c0_0 .net "nor_wire", 0 0, L_0x2847880; 1 drivers
v0x2749860_0 .alias "result", 0 0, v0x274c5c0_0;
v0x2749930_0 .alias "sel0", 0 0, v0x2763540_0;
S_0x2748700 .scope module, "nor_or_gate" "nor_or_1bit" 2 25, 5 3, S_0x27228a0;
 .timescale 0 0;
L_0x2847b50/d .functor NOR 1, L_0x284aaf0, L_0x284ab90, C4<0>, C4<0>;
L_0x2847b50 .delay (20,20,20) L_0x2847b50/d;
L_0x2847c80/d .functor NOT 1, L_0x2847b50, C4<0>, C4<0>, C4<0>;
L_0x2847c80 .delay (10,10,10) L_0x2847c80/d;
v0x2748e80_0 .alias "a", 0 0, v0x274c0b0_0;
v0x2748f20_0 .alias "b", 0 0, v0x274c130_0;
v0x2748fc0_0 .net "nor_ab", 0 0, L_0x2847b50; 1 drivers
v0x2749040_0 .net "or_ab", 0 0, L_0x2847c80; 1 drivers
v0x27490c0_0 .alias "othercontrolsignal", 0 0, v0x2763540_0;
v0x2749140_0 .alias "result", 0 0, v0x274c740_0;
S_0x27487f0 .scope module, "mux0" "mux_1bit" 5 16, 3 2, S_0x2748700;
 .timescale 0 0;
L_0x2847dd0/d .functor NAND 1, L_0x2847c80, v0x2762e00_0, C4<1>, C4<1>;
L_0x2847dd0 .delay (20,20,20) L_0x2847dd0/d;
L_0x2847e90/d .functor NOT 1, L_0x2847dd0, C4<0>, C4<0>, C4<0>;
L_0x2847e90 .delay (10,10,10) L_0x2847e90/d;
L_0x2847fc0/d .functor NOT 1, v0x2762e00_0, C4<0>, C4<0>, C4<0>;
L_0x2847fc0 .delay (10,10,10) L_0x2847fc0/d;
L_0x2848080/d .functor NAND 1, L_0x2847b50, L_0x2847fc0, C4<1>, C4<1>;
L_0x2848080 .delay (20,20,20) L_0x2848080/d;
L_0x28481d0/d .functor NOT 1, L_0x2848080, C4<0>, C4<0>, C4<0>;
L_0x28481d0 .delay (10,10,10) L_0x28481d0/d;
L_0x28482c0/d .functor NOR 1, L_0x28481d0, L_0x2847e90, C4<0>, C4<0>;
L_0x28482c0 .delay (20,20,20) L_0x28482c0/d;
L_0x2848460/d .functor NOT 1, L_0x28482c0, C4<0>, C4<0>, C4<0>;
L_0x2848460 .delay (10,10,10) L_0x2848460/d;
v0x27488e0_0 .net "and_in0ncom", 0 0, L_0x28481d0; 1 drivers
v0x2748960_0 .net "and_in1com", 0 0, L_0x2847e90; 1 drivers
v0x27489e0_0 .alias "in0", 0 0, v0x2748fc0_0;
v0x2748a60_0 .alias "in1", 0 0, v0x2749040_0;
v0x2748ae0_0 .net "nand_in0ncom", 0 0, L_0x2848080; 1 drivers
v0x2748b60_0 .net "nand_in1com", 0 0, L_0x2847dd0; 1 drivers
v0x2748be0_0 .net "ncom", 0 0, L_0x2847fc0; 1 drivers
v0x2748c60_0 .net "nor_wire", 0 0, L_0x28482c0; 1 drivers
v0x2748d30_0 .alias "result", 0 0, v0x274c740_0;
v0x2748e00_0 .alias "sel0", 0 0, v0x2763540_0;
S_0x2722600 .scope module, "mainMux" "mux_alu" 2 28, 3 22, S_0x27228a0;
 .timescale 0 0;
v0x2747df0_0 .alias "in0", 0 0, v0x274c4b0_0;
v0x2747ea0_0 .alias "in1", 0 0, v0x274c850_0;
v0x2747f50_0 .alias "in2", 0 0, v0x274c5c0_0;
v0x2748000_0 .alias "in3", 0 0, v0x274c740_0;
v0x27480e0_0 .net "in4", 0 0, C4<0>; 1 drivers
v0x2748190_0 .alias "result", 0 0, v0x274c350_0;
v0x2748210_0 .net "sel0", 0 0, L_0x284a5a0; 1 drivers
v0x2748290_0 .net "sel1", 0 0, L_0x284a640; 1 drivers
v0x2748360_0 .net "sel2", 0 0, L_0x284a770; 1 drivers
v0x2748410_0 .net "w0", 0 0, L_0x2848c40; 1 drivers
v0x27484f0_0 .net "w1", 0 0, L_0x28493c0; 1 drivers
v0x27485c0_0 .net "w2", 0 0, L_0x2849c10; 1 drivers
S_0x2747730 .scope module, "mux00" "mux_1bit" 3 37, 3 2, S_0x2722600;
 .timescale 0 0;
L_0x2848590/d .functor NAND 1, L_0x2846fc0, L_0x284a5a0, C4<1>, C4<1>;
L_0x2848590 .delay (20,20,20) L_0x2848590/d;
L_0x2848650/d .functor NOT 1, L_0x2848590, C4<0>, C4<0>, C4<0>;
L_0x2848650 .delay (10,10,10) L_0x2848650/d;
L_0x28487a0/d .functor NOT 1, L_0x284a5a0, C4<0>, C4<0>, C4<0>;
L_0x28487a0 .delay (10,10,10) L_0x28487a0/d;
L_0x28488f0/d .functor NAND 1, L_0x28462c0, L_0x28487a0, C4<1>, C4<1>;
L_0x28488f0 .delay (20,20,20) L_0x28488f0/d;
L_0x28489b0/d .functor NOT 1, L_0x28488f0, C4<0>, C4<0>, C4<0>;
L_0x28489b0 .delay (10,10,10) L_0x28489b0/d;
L_0x2848aa0/d .functor NOR 1, L_0x28489b0, L_0x2848650, C4<0>, C4<0>;
L_0x2848aa0 .delay (20,20,20) L_0x2848aa0/d;
L_0x2848c40/d .functor NOT 1, L_0x2848aa0, C4<0>, C4<0>, C4<0>;
L_0x2848c40 .delay (10,10,10) L_0x2848c40/d;
v0x23b7d40_0 .net "and_in0ncom", 0 0, L_0x28489b0; 1 drivers
v0x2747820_0 .net "and_in1com", 0 0, L_0x2848650; 1 drivers
v0x27478a0_0 .alias "in0", 0 0, v0x274c4b0_0;
v0x2747940_0 .alias "in1", 0 0, v0x274c850_0;
v0x27479e0_0 .net "nand_in0ncom", 0 0, L_0x28488f0; 1 drivers
v0x2747a80_0 .net "nand_in1com", 0 0, L_0x2848590; 1 drivers
v0x2747b20_0 .net "ncom", 0 0, L_0x28487a0; 1 drivers
v0x2747bc0_0 .net "nor_wire", 0 0, L_0x2848aa0; 1 drivers
v0x2747c60_0 .alias "result", 0 0, v0x2748410_0;
v0x2747ce0_0 .alias "sel0", 0 0, v0x2748210_0;
S_0x23b52c0 .scope module, "mux01" "mux_1bit" 3 38, 3 2, S_0x2722600;
 .timescale 0 0;
L_0x2848d70/d .functor NAND 1, L_0x2848460, L_0x284a5a0, C4<1>, C4<1>;
L_0x2848d70 .delay (20,20,20) L_0x2848d70/d;
L_0x2848e30/d .functor NOT 1, L_0x2848d70, C4<0>, C4<0>, C4<0>;
L_0x2848e30 .delay (10,10,10) L_0x2848e30/d;
L_0x2848f60/d .functor NOT 1, L_0x284a5a0, C4<0>, C4<0>, C4<0>;
L_0x2848f60 .delay (10,10,10) L_0x2848f60/d;
L_0x2849020/d .functor NAND 1, L_0x2847a20, L_0x2848f60, C4<1>, C4<1>;
L_0x2849020 .delay (20,20,20) L_0x2849020/d;
L_0x2849130/d .functor NOT 1, L_0x2849020, C4<0>, C4<0>, C4<0>;
L_0x2849130 .delay (10,10,10) L_0x2849130/d;
L_0x2849220/d .functor NOR 1, L_0x2849130, L_0x2848e30, C4<0>, C4<0>;
L_0x2849220 .delay (20,20,20) L_0x2849220/d;
L_0x28493c0/d .functor NOT 1, L_0x2849220, C4<0>, C4<0>, C4<0>;
L_0x28493c0 .delay (10,10,10) L_0x28493c0/d;
v0x23b53b0_0 .net "and_in0ncom", 0 0, L_0x2849130; 1 drivers
v0x23b5470_0 .net "and_in1com", 0 0, L_0x2848e30; 1 drivers
v0x23b6930_0 .alias "in0", 0 0, v0x274c5c0_0;
v0x23ccf90_0 .alias "in1", 0 0, v0x274c740_0;
v0x23cd040_0 .net "nand_in0ncom", 0 0, L_0x2849020; 1 drivers
v0x23cd0c0_0 .net "nand_in1com", 0 0, L_0x2848d70; 1 drivers
v0x23cd160_0 .net "ncom", 0 0, L_0x2848f60; 1 drivers
v0x23b7b60_0 .net "nor_wire", 0 0, L_0x2849220; 1 drivers
v0x23b7be0_0 .alias "result", 0 0, v0x27484f0_0;
v0x23b7c60_0 .alias "sel0", 0 0, v0x2748210_0;
S_0x23a3f20 .scope module, "mux1" "mux_1bit" 3 39, 3 2, S_0x2722600;
 .timescale 0 0;
L_0x28494f0/d .functor NAND 1, L_0x28493c0, L_0x284a640, C4<1>, C4<1>;
L_0x28494f0 .delay (20,20,20) L_0x28494f0/d;
L_0x2849640/d .functor NOT 1, L_0x28494f0, C4<0>, C4<0>, C4<0>;
L_0x2849640 .delay (10,10,10) L_0x2849640/d;
L_0x2849770/d .functor NOT 1, L_0x284a640, C4<0>, C4<0>, C4<0>;
L_0x2849770 .delay (10,10,10) L_0x2849770/d;
L_0x2849830/d .functor NAND 1, L_0x2848c40, L_0x2849770, C4<1>, C4<1>;
L_0x2849830 .delay (20,20,20) L_0x2849830/d;
L_0x2849980/d .functor NOT 1, L_0x2849830, C4<0>, C4<0>, C4<0>;
L_0x2849980 .delay (10,10,10) L_0x2849980/d;
L_0x2849a70/d .functor NOR 1, L_0x2849980, L_0x2849640, C4<0>, C4<0>;
L_0x2849a70 .delay (20,20,20) L_0x2849a70/d;
L_0x2849c10/d .functor NOT 1, L_0x2849a70, C4<0>, C4<0>, C4<0>;
L_0x2849c10 .delay (10,10,10) L_0x2849c10/d;
v0x23a9250_0 .net "and_in0ncom", 0 0, L_0x2849980; 1 drivers
v0x23a4050_0 .net "and_in1com", 0 0, L_0x2849640; 1 drivers
v0x23a40f0_0 .alias "in0", 0 0, v0x2748410_0;
v0x23a6280_0 .alias "in1", 0 0, v0x27484f0_0;
v0x23a6300_0 .net "nand_in0ncom", 0 0, L_0x2849830; 1 drivers
v0x23a6380_0 .net "nand_in1com", 0 0, L_0x28494f0; 1 drivers
v0x23a6420_0 .net "ncom", 0 0, L_0x2849770; 1 drivers
v0x23b6730_0 .net "nor_wire", 0 0, L_0x2849a70; 1 drivers
v0x23b67d0_0 .alias "result", 0 0, v0x27485c0_0;
v0x23b6850_0 .alias "sel0", 0 0, v0x2748290_0;
S_0x271a080 .scope module, "mux2" "mux_1bit" 3 40, 3 2, S_0x2722600;
 .timescale 0 0;
L_0x2849d40/d .functor NAND 1, C4<0>, L_0x284a770, C4<1>, C4<1>;
L_0x2849d40 .delay (20,20,20) L_0x2849d40/d;
L_0x2849ea0/d .functor NOT 1, L_0x2849d40, C4<0>, C4<0>, C4<0>;
L_0x2849ea0 .delay (10,10,10) L_0x2849ea0/d;
L_0x2849fd0/d .functor NOT 1, L_0x284a770, C4<0>, C4<0>, C4<0>;
L_0x2849fd0 .delay (10,10,10) L_0x2849fd0/d;
L_0x284a090/d .functor NAND 1, L_0x2849c10, L_0x2849fd0, C4<1>, C4<1>;
L_0x284a090 .delay (20,20,20) L_0x284a090/d;
L_0x284a1e0/d .functor NOT 1, L_0x284a090, C4<0>, C4<0>, C4<0>;
L_0x284a1e0 .delay (10,10,10) L_0x284a1e0/d;
L_0x284a2d0/d .functor NOR 1, L_0x284a1e0, L_0x2849ea0, C4<0>, C4<0>;
L_0x284a2d0 .delay (20,20,20) L_0x284a2d0/d;
L_0x284a470/d .functor NOT 1, L_0x284a2d0, C4<0>, C4<0>, C4<0>;
L_0x284a470 .delay (10,10,10) L_0x284a470/d;
v0x23bd700_0 .net "and_in0ncom", 0 0, L_0x284a1e0; 1 drivers
v0x23b2c60_0 .net "and_in1com", 0 0, L_0x2849ea0; 1 drivers
v0x23b2d00_0 .alias "in0", 0 0, v0x27485c0_0;
v0x23b2da0_0 .alias "in1", 0 0, v0x27480e0_0;
v0x23a83e0_0 .net "nand_in0ncom", 0 0, L_0x284a090; 1 drivers
v0x23a8460_0 .net "nand_in1com", 0 0, L_0x2849d40; 1 drivers
v0x23a8540_0 .net "ncom", 0 0, L_0x2849fd0; 1 drivers
v0x23a85e0_0 .net "nor_wire", 0 0, L_0x284a2d0; 1 drivers
v0x23a90b0_0 .alias "result", 0 0, v0x274c350_0;
v0x23a9150_0 .alias "sel0", 0 0, v0x2748360_0;
S_0x2727060 .scope module, "mux32to1by1" "mux32to1by1" 3 44;
 .timescale 0 0;
v0x2763b50_0 .net "address", 4 0, C4<zzzzz>; 0 drivers
v0x2763bf0_0 .net "inputs", 31 0, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; 0 drivers
v0x2763c90_0 .net "out", 0 0, L_0x2859530; 1 drivers
L_0x2859530 .part/v C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, C4<zzzzz>, 1;
S_0x27257f0 .scope module, "mux32to1by32" "mux32to1by32" 3 56;
 .timescale 0 0;
L_0x2858e00 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x28595d0 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x2859630 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x2859690 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x2859780 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x2859840 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x2859940 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x28599a0 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x2859ab0 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x2859b70 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x2859c90 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x2859d20 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x2859c30 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x2859e40 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x2859f00 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x2859fc0 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x285a110 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x285a1d0 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x285a080 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x285a360 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x285a290 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x285a500 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x285a420 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x285a6b0 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x285a5c0 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x285a840 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x285a770 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x285a9e0 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x285a900 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x285ab60 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x285aa70 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x285acf0 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x285ae60 .functor BUFZ 32, L_0x285abf0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x2763d30_0 .net *"_s96", 31 0, L_0x285abf0; 1 drivers
v0x2763df0_0 .net "address", 4 0, C4<zzzzz>; 0 drivers
v0x2763e90_0 .net "input0", 31 0, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; 0 drivers
v0x2763f30_0 .net "input1", 31 0, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; 0 drivers
v0x2763fb0_0 .net "input10", 31 0, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; 0 drivers
v0x2764050_0 .net "input11", 31 0, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; 0 drivers
v0x27640f0_0 .net "input12", 31 0, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; 0 drivers
v0x2764190_0 .net "input13", 31 0, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; 0 drivers
v0x2764230_0 .net "input14", 31 0, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; 0 drivers
v0x27642d0_0 .net "input15", 31 0, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; 0 drivers
v0x2764370_0 .net "input16", 31 0, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; 0 drivers
v0x2764410_0 .net "input17", 31 0, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; 0 drivers
v0x27644b0_0 .net "input18", 31 0, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; 0 drivers
v0x2764550_0 .net "input19", 31 0, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; 0 drivers
v0x2764670_0 .net "input2", 31 0, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; 0 drivers
v0x2764710_0 .net "input20", 31 0, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; 0 drivers
v0x27645d0_0 .net "input21", 31 0, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; 0 drivers
v0x2764860_0 .net "input22", 31 0, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; 0 drivers
v0x2764980_0 .net "input23", 31 0, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; 0 drivers
v0x2764a00_0 .net "input24", 31 0, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; 0 drivers
v0x27648e0_0 .net "input25", 31 0, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; 0 drivers
v0x2764b30_0 .net "input26", 31 0, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; 0 drivers
v0x2764a80_0 .net "input27", 31 0, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; 0 drivers
v0x2764c70_0 .net "input28", 31 0, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; 0 drivers
v0x2764bd0_0 .net "input29", 31 0, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; 0 drivers
v0x2764dc0_0 .net "input3", 31 0, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; 0 drivers
v0x2764d10_0 .net "input30", 31 0, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; 0 drivers
v0x2764f20_0 .net "input31", 31 0, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; 0 drivers
v0x2764e60_0 .net "input4", 31 0, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; 0 drivers
v0x2765090_0 .net "input5", 31 0, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; 0 drivers
v0x2764fa0_0 .net "input6", 31 0, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; 0 drivers
v0x2765210_0 .net "input7", 31 0, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; 0 drivers
v0x2765110_0 .net "input8", 31 0, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; 0 drivers
v0x27653a0_0 .net "input9", 31 0, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; 0 drivers
v0x2765290 .array "mux", 0 31;
v0x2765290_0 .net v0x2765290 0, 31 0, L_0x2858e00; 1 drivers
v0x2765290_1 .net v0x2765290 1, 31 0, L_0x28595d0; 1 drivers
v0x2765290_2 .net v0x2765290 2, 31 0, L_0x2859630; 1 drivers
v0x2765290_3 .net v0x2765290 3, 31 0, L_0x2859690; 1 drivers
v0x2765290_4 .net v0x2765290 4, 31 0, L_0x2859780; 1 drivers
v0x2765290_5 .net v0x2765290 5, 31 0, L_0x2859840; 1 drivers
v0x2765290_6 .net v0x2765290 6, 31 0, L_0x2859940; 1 drivers
v0x2765290_7 .net v0x2765290 7, 31 0, L_0x28599a0; 1 drivers
v0x2765290_8 .net v0x2765290 8, 31 0, L_0x2859ab0; 1 drivers
v0x2765290_9 .net v0x2765290 9, 31 0, L_0x2859b70; 1 drivers
v0x2765290_10 .net v0x2765290 10, 31 0, L_0x2859c90; 1 drivers
v0x2765290_11 .net v0x2765290 11, 31 0, L_0x2859d20; 1 drivers
v0x2765290_12 .net v0x2765290 12, 31 0, L_0x2859c30; 1 drivers
v0x2765290_13 .net v0x2765290 13, 31 0, L_0x2859e40; 1 drivers
v0x2765290_14 .net v0x2765290 14, 31 0, L_0x2859f00; 1 drivers
v0x2765290_15 .net v0x2765290 15, 31 0, L_0x2859fc0; 1 drivers
v0x2765290_16 .net v0x2765290 16, 31 0, L_0x285a110; 1 drivers
v0x2765290_17 .net v0x2765290 17, 31 0, L_0x285a1d0; 1 drivers
v0x2765290_18 .net v0x2765290 18, 31 0, L_0x285a080; 1 drivers
v0x2765290_19 .net v0x2765290 19, 31 0, L_0x285a360; 1 drivers
v0x2765290_20 .net v0x2765290 20, 31 0, L_0x285a290; 1 drivers
v0x2765290_21 .net v0x2765290 21, 31 0, L_0x285a500; 1 drivers
v0x2765290_22 .net v0x2765290 22, 31 0, L_0x285a420; 1 drivers
v0x2765290_23 .net v0x2765290 23, 31 0, L_0x285a6b0; 1 drivers
v0x2765290_24 .net v0x2765290 24, 31 0, L_0x285a5c0; 1 drivers
v0x2765290_25 .net v0x2765290 25, 31 0, L_0x285a840; 1 drivers
v0x2765290_26 .net v0x2765290 26, 31 0, L_0x285a770; 1 drivers
v0x2765290_27 .net v0x2765290 27, 31 0, L_0x285a9e0; 1 drivers
v0x2765290_28 .net v0x2765290 28, 31 0, L_0x285a900; 1 drivers
v0x2765290_29 .net v0x2765290 29, 31 0, L_0x285ab60; 1 drivers
v0x2765290_30 .net v0x2765290 30, 31 0, L_0x285aa70; 1 drivers
v0x2765290_31 .net v0x2765290 31, 31 0, L_0x285acf0; 1 drivers
v0x2765970_0 .net "out", 31 0, L_0x285ae60; 1 drivers
L_0x285abf0 .array/port v0x2765290, C4<zzzzz>;
S_0x2723580 .scope module, "test_alu_32bit" "test_alu_32bit" 6 8;
 .timescale 0 0;
v0x283edb0_0 .net "carryout", 0 0, L_0x290f230; 1 drivers
v0x283eec0_0 .var "command", 2 0;
v0x283ef40_0 .var "dutpassed", 0 0;
v0x283efc0_0 .var "operandA", 31 0;
v0x283f040_0 .var "operandB", 31 0;
v0x283f0c0_0 .net "overflow", 0 0, L_0x290db80; 1 drivers
RS_0x7f1f4ad24eb8/0/0 .resolv tri, L_0x2860370, L_0x2866070, L_0x286bcb0, L_0x2871520;
RS_0x7f1f4ad24eb8/0/4 .resolv tri, L_0x2877280, L_0x287ceb0, L_0x2882a50, L_0x2888830;
RS_0x7f1f4ad24eb8/0/8 .resolv tri, L_0x288e4c0, L_0x2893be0, L_0x283cea0, L_0x289f590;
RS_0x7f1f4ad24eb8/0/12 .resolv tri, L_0x28a5180, L_0x28aadf0, L_0x28b09b0, L_0x28aad50;
RS_0x7f1f4ad24eb8/0/16 .resolv tri, L_0x28bc1d0, L_0x28b64a0, L_0x28c79c0, L_0x28c1dc0;
RS_0x7f1f4ad24eb8/0/20 .resolv tri, L_0x28d3160, L_0x28cd5c0, L_0x28de470, L_0x28d8850;
RS_0x7f1f4ad24eb8/0/24 .resolv tri, L_0x28ea9b0, L_0x28e4dd0, L_0x28f5f00, L_0x28f0580;
RS_0x7f1f4ad24eb8/0/28 .resolv tri, L_0x29015d0, L_0x28fba90, L_0x28997d0, L_0x2916a40;
RS_0x7f1f4ad24eb8/1/0 .resolv tri, RS_0x7f1f4ad24eb8/0/0, RS_0x7f1f4ad24eb8/0/4, RS_0x7f1f4ad24eb8/0/8, RS_0x7f1f4ad24eb8/0/12;
RS_0x7f1f4ad24eb8/1/4 .resolv tri, RS_0x7f1f4ad24eb8/0/16, RS_0x7f1f4ad24eb8/0/20, RS_0x7f1f4ad24eb8/0/24, RS_0x7f1f4ad24eb8/0/28;
RS_0x7f1f4ad24eb8 .resolv tri, RS_0x7f1f4ad24eb8/1/0, RS_0x7f1f4ad24eb8/1/4, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>;
v0x283f180_0 .net8 "result", 31 0, RS_0x7f1f4ad24eb8; 32 drivers
v0x283f200_0 .net "zero", 0 0, L_0x2915930; 1 drivers
S_0x2765440 .scope module, "test" "ALU" 6 17, 2 81, S_0x2723580;
 .timescale 0 0;
L_0x290dd70 .functor NOT 1, L_0x29144e0, C4<0>, C4<0>, C4<0>;
L_0x2915930/0/0 .functor OR 1, L_0x29171b0, L_0x2916b30, L_0x2916c20, L_0x2916d10;
L_0x2915930/0/4 .functor OR 1, L_0x2916e00, L_0x2916ef0, L_0x29177f0, L_0x29172a0;
L_0x2915930/0/8 .functor OR 1, L_0x2917340, L_0x2917430, L_0x2917520, L_0x2917610;
L_0x2915930/0/12 .functor OR 1, L_0x2917700, L_0x2917e20, L_0x2917ec0, L_0x2915af0;
L_0x2915930/0/16 .functor OR 1, L_0x2917890, L_0x2917930, L_0x29179d0, L_0x2917a70;
L_0x2915930/0/20 .functor OR 1, L_0x2917b60, L_0x2917c50, L_0x2917d40, L_0x2918590;
L_0x2915930/0/24 .functor OR 1, L_0x2918680, L_0x2915be0, L_0x2917fb0, L_0x29180a0;
L_0x2915930/0/28 .functor OR 1, L_0x2918190, L_0x2918280, L_0x2918370, L_0x2915cd0;
L_0x2915930/1/0 .functor OR 1, L_0x2915930/0/0, L_0x2915930/0/4, L_0x2915930/0/8, L_0x2915930/0/12;
L_0x2915930/1/4 .functor OR 1, L_0x2915930/0/16, L_0x2915930/0/20, L_0x2915930/0/24, L_0x2915930/0/28;
L_0x2915930/d .functor NOR 1, L_0x2915930/1/0, L_0x2915930/1/4, C4<0>, C4<0>;
L_0x2915930 .delay (320,320,320) L_0x2915930/d;
v0x27d6370_0 .net *"_s227", 0 0, L_0x29144e0; 1 drivers
v0x27d6410_0 .net *"_s237", 0 0, L_0x29171b0; 1 drivers
v0x283d010_0 .net *"_s239", 0 0, L_0x2916b30; 1 drivers
v0x283d090_0 .net *"_s241", 0 0, L_0x2916c20; 1 drivers
v0x283d110_0 .net *"_s243", 0 0, L_0x2916d10; 1 drivers
v0x283d190_0 .net *"_s245", 0 0, L_0x2916e00; 1 drivers
v0x283d210_0 .net *"_s247", 0 0, L_0x2916ef0; 1 drivers
v0x283d290_0 .net *"_s249", 0 0, L_0x29177f0; 1 drivers
v0x283d310_0 .net *"_s251", 0 0, L_0x29172a0; 1 drivers
v0x283d390_0 .net *"_s253", 0 0, L_0x2917340; 1 drivers
v0x283d410_0 .net *"_s255", 0 0, L_0x2917430; 1 drivers
v0x283d490_0 .net *"_s257", 0 0, L_0x2917520; 1 drivers
v0x283d510_0 .net *"_s259", 0 0, L_0x2917610; 1 drivers
v0x283d590_0 .net *"_s261", 0 0, L_0x2917700; 1 drivers
v0x283d690_0 .net *"_s263", 0 0, L_0x2917e20; 1 drivers
v0x283d710_0 .net *"_s265", 0 0, L_0x2917ec0; 1 drivers
v0x283d610_0 .net *"_s267", 0 0, L_0x2915af0; 1 drivers
v0x283d860_0 .net *"_s269", 0 0, L_0x2917890; 1 drivers
v0x283d980_0 .net *"_s271", 0 0, L_0x2917930; 1 drivers
v0x283da00_0 .net *"_s273", 0 0, L_0x29179d0; 1 drivers
v0x283d8e0_0 .net *"_s275", 0 0, L_0x2917a70; 1 drivers
v0x283db30_0 .net *"_s277", 0 0, L_0x2917b60; 1 drivers
v0x283da80_0 .net *"_s279", 0 0, L_0x2917c50; 1 drivers
v0x283dc70_0 .net *"_s281", 0 0, L_0x2917d40; 1 drivers
v0x283dbd0_0 .net *"_s283", 0 0, L_0x2918590; 1 drivers
v0x283ddc0_0 .net *"_s285", 0 0, L_0x2918680; 1 drivers
v0x283dd10_0 .net *"_s287", 0 0, L_0x2915be0; 1 drivers
v0x283df20_0 .net *"_s289", 0 0, L_0x2917fb0; 1 drivers
v0x283de60_0 .net *"_s291", 0 0, L_0x29180a0; 1 drivers
v0x283e090_0 .net *"_s293", 0 0, L_0x2918190; 1 drivers
v0x283dfa0_0 .net *"_s295", 0 0, L_0x2918280; 1 drivers
v0x283e210_0 .net *"_s297", 0 0, L_0x2918370; 1 drivers
v0x283e110_0 .net *"_s299", 0 0, L_0x2915cd0; 1 drivers
v0x283e3a0_0 .alias "carryout", 0 0, v0x283edb0_0;
v0x283e290_0 .net "command", 2 0, v0x283eec0_0; 1 drivers
RS_0x7f1f4ad24e28/0/0 .resolv tri, L_0x28604c0, L_0x28661e0, L_0x286be70, L_0x28716e0;
RS_0x7f1f4ad24e28/0/4 .resolv tri, L_0x28773b0, L_0x28775b0, L_0x2882c00, L_0x2883070;
RS_0x7f1f4ad24e28/0/8 .resolv tri, L_0x288e5f0, L_0x288e690, L_0x2899d40, L_0x2899de0;
RS_0x7f1f4ad24e28/0/12 .resolv tri, L_0x28a52b0, L_0x28a5350, L_0x28b0c60, L_0x28b1370;
RS_0x7f1f4ad24e28/0/16 .resolv tri, L_0x28bc300, L_0x28bc3a0, L_0x28c7af0, L_0x28c7b90;
RS_0x7f1f4ad24e28/0/20 .resolv tri, L_0x28d3290, L_0x28d3330, L_0x28de5a0, L_0x28de640;
RS_0x7f1f4ad24e28/0/24 .resolv tri, L_0x28eaae0, L_0x28eab80, L_0x28f6030, L_0x28f60d0;
RS_0x7f1f4ad24e28/0/28 .resolv tri, L_0x2901700, L_0x29017a0, L_0x290d410, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>;
RS_0x7f1f4ad24e28/1/0 .resolv tri, RS_0x7f1f4ad24e28/0/0, RS_0x7f1f4ad24e28/0/4, RS_0x7f1f4ad24e28/0/8, RS_0x7f1f4ad24e28/0/12;
RS_0x7f1f4ad24e28/1/4 .resolv tri, RS_0x7f1f4ad24e28/0/16, RS_0x7f1f4ad24e28/0/20, RS_0x7f1f4ad24e28/0/24, RS_0x7f1f4ad24e28/0/28;
RS_0x7f1f4ad24e28 .resolv tri, RS_0x7f1f4ad24e28/1/0, RS_0x7f1f4ad24e28/1/4, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>;
v0x283e310_0 .net8 "int_carryout", 30 0, RS_0x7f1f4ad24e28; 31 drivers
v0x283e550_0 .net "invertB", 0 0, v0x283cb00_0; 1 drivers
v0x283e5d0_0 .net "muxIndex", 2 0, v0x283cb80_0; 1 drivers
v0x283e420_0 .net "operandA", 31 0, v0x283efc0_0; 1 drivers
v0x283e4c0_0 .net "operandB", 31 0, v0x283f040_0; 1 drivers
v0x283e7a0_0 .net "othercontrolsignal", 0 0, v0x27d62f0_0; 1 drivers
v0x283e820_0 .alias "overflow", 0 0, v0x283f0c0_0;
v0x283e650_0 .alias "result", 31 0, v0x283f180_0;
v0x283e6d0_0 .net "resultFirst", 0 0, L_0x290cfa0; 1 drivers
v0x283eaa0_0 .net "sltValue", 0 0, L_0x2914080; 1 drivers
v0x283eb20_0 .net "sub_b", 0 0, L_0x290dd70; 1 drivers
v0x283e8a0_0 .net "sub_carryout", 0 0, L_0x2915630; 1 drivers
v0x283e920_0 .net "sub_sumleft", 0 0, L_0x2914ff0; 1 drivers
v0x283ed30_0 .alias "zero", 0 0, v0x283f200_0;
L_0x2860370 .part/pv L_0x285ff00, 1, 1, 32;
L_0x28604c0 .part/pv L_0x285c540, 1, 1, 31;
L_0x2860560 .part v0x283efc0_0, 1, 1;
L_0x2860600 .part v0x283f040_0, 1, 1;
L_0x28606a0 .part RS_0x7f1f4ad24e28, 0, 1;
L_0x2866070 .part/pv L_0x2865bc0, 2, 1, 32;
L_0x28661e0 .part/pv L_0x28620d0, 2, 1, 31;
L_0x2866280 .part v0x283efc0_0, 2, 1;
L_0x2866320 .part v0x283f040_0, 2, 1;
L_0x28663c0 .part RS_0x7f1f4ad24e28, 1, 1;
L_0x286bcb0 .part/pv L_0x286b840, 3, 1, 32;
L_0x286be70 .part/pv L_0x2867d50, 3, 1, 31;
L_0x286bf10 .part v0x283efc0_0, 3, 1;
L_0x286c040 .part v0x283f040_0, 3, 1;
L_0x286c170 .part RS_0x7f1f4ad24e28, 2, 1;
L_0x2871520 .part/pv L_0x28710b0, 4, 1, 32;
L_0x28716e0 .part/pv L_0x286d950, 4, 1, 31;
L_0x2871780 .part v0x283efc0_0, 4, 1;
L_0x28718c0 .part v0x283f040_0, 4, 1;
L_0x2871960 .part RS_0x7f1f4ad24e28, 3, 1;
L_0x2877280 .part/pv L_0x2876e10, 5, 1, 32;
L_0x28773b0 .part/pv L_0x28732c0, 5, 1, 31;
L_0x2871b10 .part v0x283efc0_0, 5, 1;
L_0x2877510 .part v0x283f040_0, 5, 1;
L_0x2877450 .part RS_0x7f1f4ad24e28, 4, 1;
L_0x287ceb0 .part/pv L_0x287c9e0, 6, 1, 32;
L_0x28775b0 .part/pv L_0x2878ef0, 6, 1, 31;
L_0x287d0c0 .part v0x283efc0_0, 6, 1;
L_0x287cfe0 .part v0x283f040_0, 6, 1;
L_0x287d250 .part RS_0x7f1f4ad24e28, 5, 1;
L_0x2882a50 .part/pv L_0x28825e0, 7, 1, 32;
L_0x2882c00 .part/pv L_0x287eaf0, 7, 1, 31;
L_0x287d2f0 .part v0x283efc0_0, 7, 1;
L_0x2882ec0 .part v0x283f040_0, 7, 1;
L_0x2882ca0 .part RS_0x7f1f4ad24e28, 6, 1;
L_0x2888830 .part/pv L_0x2888350, 8, 1, 32;
L_0x2883070 .part/pv L_0x2884860, 8, 1, 31;
L_0x2888a90 .part v0x283efc0_0, 8, 1;
L_0x2888960 .part v0x283f040_0, 8, 1;
L_0x2888c70 .part RS_0x7f1f4ad24e28, 7, 1;
L_0x288e4c0 .part/pv L_0x288e050, 9, 1, 32;
L_0x288e5f0 .part/pv L_0x288a560, 9, 1, 31;
L_0x2888f20 .part v0x283efc0_0, 9, 1;
L_0x2888fc0 .part v0x283f040_0, 9, 1;
L_0x288e800 .part RS_0x7f1f4ad24e28, 8, 1;
L_0x2893be0 .part/pv L_0x28936f0, 10, 1, 32;
L_0x288e690 .part/pv L_0x2890130, 10, 1, 31;
L_0x288e730 .part v0x283efc0_0, 10, 1;
L_0x2893ea0 .part v0x283f040_0, 10, 1;
L_0x2893f40 .part RS_0x7f1f4ad24e28, 9, 1;
L_0x283cea0 .part/pv L_0x2899360, 11, 1, 32;
L_0x2899d40 .part/pv L_0x2895870, 11, 1, 31;
L_0x2893fe0 .part v0x283efc0_0, 11, 1;
L_0x2894080 .part v0x283f040_0, 11, 1;
L_0x2899fa0 .part RS_0x7f1f4ad24e28, 10, 1;
L_0x289f590 .part/pv L_0x289f090, 12, 1, 32;
L_0x2899de0 .part/pv L_0x289b5a0, 12, 1, 31;
L_0x2899e80 .part v0x283efc0_0, 12, 1;
L_0x289f8a0 .part v0x283f040_0, 12, 1;
L_0x289f940 .part RS_0x7f1f4ad24e28, 11, 1;
L_0x28a5180 .part/pv L_0x28a4d10, 13, 1, 32;
L_0x28a52b0 .part/pv L_0x28a1200, 13, 1, 31;
L_0x289f9e0 .part v0x283efc0_0, 13, 1;
L_0x289fa80 .part v0x283f040_0, 13, 1;
L_0x289fb20 .part RS_0x7f1f4ad24e28, 12, 1;
L_0x28aadf0 .part/pv L_0x28aa8e0, 14, 1, 32;
L_0x28a5350 .part/pv L_0x28a6df0, 14, 1, 31;
L_0x28a53f0 .part v0x283efc0_0, 14, 1;
L_0x28a5490 .part v0x283f040_0, 14, 1;
L_0x28ab0c0 .part RS_0x7f1f4ad24e28, 13, 1;
L_0x28b09b0 .part/pv L_0x28b0540, 15, 1, 32;
L_0x28b0c60 .part/pv L_0x28ac9f0, 15, 1, 31;
L_0x28ab160 .part v0x283efc0_0, 15, 1;
L_0x2882db0 .part v0x283f040_0, 15, 1;
L_0x2882f60 .part RS_0x7f1f4ad24e28, 14, 1;
L_0x28aad50 .part/pv L_0x28b6030, 16, 1, 32;
L_0x28b1370 .part/pv L_0x28b26c0, 16, 1, 31;
L_0x28b1410 .part v0x283efc0_0, 16, 1;
L_0x28b14b0 .part v0x283f040_0, 16, 1;
L_0x28b6860 .part RS_0x7f1f4ad24e28, 15, 1;
L_0x28bc1d0 .part/pv L_0x28bbd60, 17, 1, 32;
L_0x28bc300 .part/pv L_0x28b8230, 17, 1, 31;
L_0x28b6d10 .part v0x283efc0_0, 17, 1;
L_0x28b6db0 .part v0x283f040_0, 17, 1;
L_0x28b6e50 .part RS_0x7f1f4ad24e28, 16, 1;
L_0x28b64a0 .part/pv L_0x28c1950, 18, 1, 32;
L_0x28bc3a0 .part/pv L_0x28bde60, 18, 1, 31;
L_0x28bc440 .part v0x283efc0_0, 18, 1;
L_0x28bc4e0 .part v0x283f040_0, 18, 1;
L_0x28bc580 .part RS_0x7f1f4ad24e28, 17, 1;
L_0x28c79c0 .part/pv L_0x28c7550, 19, 1, 32;
L_0x28c7af0 .part/pv L_0x28c3a60, 19, 1, 31;
L_0x28c1f10 .part v0x283efc0_0, 19, 1;
L_0x28c1fb0 .part v0x283f040_0, 19, 1;
L_0x28c2050 .part RS_0x7f1f4ad24e28, 18, 1;
L_0x28c1dc0 .part/pv L_0x28cd150, 20, 1, 32;
L_0x28c7b90 .part/pv L_0x28c9620, 20, 1, 31;
L_0x28c7c30 .part v0x283efc0_0, 20, 1;
L_0x28c7cd0 .part v0x283f040_0, 20, 1;
L_0x28c7d70 .part RS_0x7f1f4ad24e28, 19, 1;
L_0x28d3160 .part/pv L_0x28d2d30, 21, 1, 32;
L_0x28d3290 .part/pv L_0x28cf240, 21, 1, 31;
L_0x28cd720 .part v0x283efc0_0, 21, 1;
L_0x28cd7c0 .part v0x283f040_0, 21, 1;
L_0x28cd860 .part RS_0x7f1f4ad24e28, 20, 1;
L_0x28cd5c0 .part/pv L_0x28d83e0, 22, 1, 32;
L_0x28d3330 .part/pv L_0x28d4930, 22, 1, 31;
L_0x28d33d0 .part v0x283efc0_0, 22, 1;
L_0x28d3470 .part v0x283f040_0, 22, 1;
L_0x28d3510 .part RS_0x7f1f4ad24e28, 21, 1;
L_0x28de470 .part/pv L_0x28de000, 23, 1, 32;
L_0x28de5a0 .part/pv L_0x28da510, 23, 1, 31;
L_0x28d89c0 .part v0x283efc0_0, 23, 1;
L_0x28d8a60 .part v0x283f040_0, 23, 1;
L_0x28d8b00 .part RS_0x7f1f4ad24e28, 22, 1;
L_0x28d8850 .part/pv L_0x28e4960, 24, 1, 32;
L_0x28de640 .part/pv L_0x28e00d0, 24, 1, 31;
L_0x28de6e0 .part v0x283efc0_0, 24, 1;
L_0x28de780 .part v0x283f040_0, 24, 1;
L_0x28de820 .part RS_0x7f1f4ad24e28, 23, 1;
L_0x28ea9b0 .part/pv L_0x28ea540, 25, 1, 32;
L_0x28eaae0 .part/pv L_0x28e6a50, 25, 1, 31;
L_0x28e4f50 .part v0x283efc0_0, 25, 1;
L_0x28e4ff0 .part v0x283f040_0, 25, 1;
L_0x28e5090 .part RS_0x7f1f4ad24e28, 24, 1;
L_0x28e4dd0 .part/pv L_0x28f0110, 26, 1, 32;
L_0x28eab80 .part/pv L_0x28ec620, 26, 1, 31;
L_0x28eac20 .part v0x283efc0_0, 26, 1;
L_0x28eacc0 .part v0x283f040_0, 26, 1;
L_0x28ead60 .part RS_0x7f1f4ad24e28, 25, 1;
L_0x28f5f00 .part/pv L_0x28f5a90, 27, 1, 32;
L_0x28f6030 .part/pv L_0x28f2000, 27, 1, 31;
L_0x28f0710 .part v0x283efc0_0, 27, 1;
L_0x28f07b0 .part v0x283f040_0, 27, 1;
L_0x28f0850 .part RS_0x7f1f4ad24e28, 26, 1;
L_0x28f0580 .part/pv L_0x28fb620, 28, 1, 32;
L_0x28f60d0 .part/pv L_0x28f7b30, 28, 1, 31;
L_0x28f6170 .part v0x283efc0_0, 28, 1;
L_0x28f6210 .part v0x283f040_0, 28, 1;
L_0x28f62b0 .part RS_0x7f1f4ad24e28, 27, 1;
L_0x29015d0 .part/pv L_0x2901160, 29, 1, 32;
L_0x2901700 .part/pv L_0x28fd670, 29, 1, 31;
L_0x28fbc30 .part v0x283efc0_0, 29, 1;
L_0x28fbcd0 .part v0x283f040_0, 29, 1;
L_0x28fbd70 .part RS_0x7f1f4ad24e28, 28, 1;
L_0x28fba90 .part/pv L_0x2907480, 30, 1, 32;
L_0x29017a0 .part/pv L_0x2903990, 30, 1, 31;
L_0x2901840 .part v0x283efc0_0, 30, 1;
L_0x29018e0 .part v0x283f040_0, 30, 1;
L_0x2901980 .part RS_0x7f1f4ad24e28, 29, 1;
L_0x290d410 .part/pv L_0x29094b0, 0, 1, 31;
L_0x290d4b0 .part v0x283efc0_0, 0, 1;
L_0x28b0f50 .part v0x283f040_0, 0, 1;
L_0x28997d0 .part/pv L_0x2912cd0, 31, 1, 32;
L_0x29078f0 .part v0x283efc0_0, 31, 1;
L_0x28b0a50 .part v0x283f040_0, 31, 1;
L_0x28b0af0 .part RS_0x7f1f4ad24e28, 30, 1;
L_0x290dcd0 .part RS_0x7f1f4ad24e28, 30, 1;
L_0x29144e0 .part v0x283f040_0, 31, 1;
L_0x29157f0 .part v0x283efc0_0, 31, 1;
L_0x2913fe0 .part RS_0x7f1f4ad24e28, 30, 1;
L_0x2916a40 .part/pv L_0x2916930, 0, 1, 32;
L_0x2915890 .part v0x283cb80_0, 2, 1;
L_0x29171b0 .part RS_0x7f1f4ad24eb8, 0, 1;
L_0x2916b30 .part RS_0x7f1f4ad24eb8, 1, 1;
L_0x2916c20 .part RS_0x7f1f4ad24eb8, 2, 1;
L_0x2916d10 .part RS_0x7f1f4ad24eb8, 3, 1;
L_0x2916e00 .part RS_0x7f1f4ad24eb8, 4, 1;
L_0x2916ef0 .part RS_0x7f1f4ad24eb8, 5, 1;
L_0x29177f0 .part RS_0x7f1f4ad24eb8, 6, 1;
L_0x29172a0 .part RS_0x7f1f4ad24eb8, 7, 1;
L_0x2917340 .part RS_0x7f1f4ad24eb8, 8, 1;
L_0x2917430 .part RS_0x7f1f4ad24eb8, 9, 1;
L_0x2917520 .part RS_0x7f1f4ad24eb8, 10, 1;
L_0x2917610 .part RS_0x7f1f4ad24eb8, 11, 1;
L_0x2917700 .part RS_0x7f1f4ad24eb8, 12, 1;
L_0x2917e20 .part RS_0x7f1f4ad24eb8, 13, 1;
L_0x2917ec0 .part RS_0x7f1f4ad24eb8, 14, 1;
L_0x2915af0 .part RS_0x7f1f4ad24eb8, 15, 1;
L_0x2917890 .part RS_0x7f1f4ad24eb8, 16, 1;
L_0x2917930 .part RS_0x7f1f4ad24eb8, 17, 1;
L_0x29179d0 .part RS_0x7f1f4ad24eb8, 18, 1;
L_0x2917a70 .part RS_0x7f1f4ad24eb8, 19, 1;
L_0x2917b60 .part RS_0x7f1f4ad24eb8, 20, 1;
L_0x2917c50 .part RS_0x7f1f4ad24eb8, 21, 1;
L_0x2917d40 .part RS_0x7f1f4ad24eb8, 22, 1;
L_0x2918590 .part RS_0x7f1f4ad24eb8, 23, 1;
L_0x2918680 .part RS_0x7f1f4ad24eb8, 24, 1;
L_0x2915be0 .part RS_0x7f1f4ad24eb8, 25, 1;
L_0x2917fb0 .part RS_0x7f1f4ad24eb8, 26, 1;
L_0x29180a0 .part RS_0x7f1f4ad24eb8, 27, 1;
L_0x2918190 .part RS_0x7f1f4ad24eb8, 28, 1;
L_0x2918280 .part RS_0x7f1f4ad24eb8, 29, 1;
L_0x2918370 .part RS_0x7f1f4ad24eb8, 30, 1;
L_0x2915cd0 .part RS_0x7f1f4ad24eb8, 31, 1;
S_0x283c990 .scope module, "controlLUT" "ALUcontrolLUT" 2 95, 2 144, S_0x2765440;
 .timescale 0 0;
v0x283ca80_0 .alias "ALUcommand", 2 0, v0x283e290_0;
v0x283cb00_0 .var "invertB", 0 0;
v0x283cb80_0 .var "muxindex", 2 0;
v0x27d62f0_0 .var "othercontrolsignal", 0 0;
E_0x2837d60 .event edge, v0x283ca80_0;
S_0x2835e60 .scope module, "aluFirst" "ALU_1bit" 2 100, 2 3, S_0x2765440;
 .timescale 0 0;
L_0x2901a20/d .functor NOT 1, L_0x28b0f50, C4<0>, C4<0>, C4<0>;
L_0x2901a20 .delay (10,10,10) L_0x2901a20/d;
v0x27d5e60_0 .alias "carryin", 0 0, v0x283e550_0;
v0x27d5f00_0 .net "carryout", 0 0, L_0x29094b0; 1 drivers
v0x27d5f80_0 .alias "invertB", 0 0, v0x283e550_0;
v0x27d6000_0 .alias "muxIndex", 2 0, v0x283e5d0_0;
v0x27d6080_0 .net "notB", 0 0, L_0x2901a20; 1 drivers
v0x27d6100_0 .net "operandA", 0 0, L_0x290d4b0; 1 drivers
v0x27d6180_0 .net "operandB", 0 0, L_0x28b0f50; 1 drivers
v0x283c3e0_0 .alias "othercontrolsignal", 0 0, v0x283e7a0_0;
v0x283c460_0 .alias "result", 0 0, v0x283e6d0_0;
v0x283c4e0_0 .net "trueB", 0 0, L_0x2908360; 1 drivers
v0x283c560_0 .net "wAddSub", 0 0, L_0x2908de0; 1 drivers
v0x283c670_0 .net "wNandAnd", 0 0, L_0x290a570; 1 drivers
v0x283c780_0 .net "wNorOr", 0 0, L_0x290afb0; 1 drivers
v0x283c890_0 .net "wXor", 0 0, L_0x2909b10; 1 drivers
L_0x290d0d0 .part v0x283cb80_0, 0, 1;
L_0x290d170 .part v0x283cb80_0, 1, 1;
L_0x290d2a0 .part v0x283cb80_0, 2, 1;
S_0x283b370 .scope module, "mux_invertB" "mux_1bit" 2 18, 3 2, S_0x2835e60;
 .timescale 0 0;
L_0x2901b20/d .functor NAND 1, L_0x2901a20, v0x283cb00_0, C4<1>, C4<1>;
L_0x2901b20 .delay (20,20,20) L_0x2901b20/d;
L_0x28fbb30/d .functor NOT 1, L_0x2901b20, C4<0>, C4<0>, C4<0>;
L_0x28fbb30 .delay (10,10,10) L_0x28fbb30/d;
L_0x2907f60/d .functor NOT 1, v0x283cb00_0, C4<0>, C4<0>, C4<0>;
L_0x2907f60 .delay (10,10,10) L_0x2907f60/d;
L_0x2908000/d .functor NAND 1, L_0x28b0f50, L_0x2907f60, C4<1>, C4<1>;
L_0x2908000 .delay (20,20,20) L_0x2908000/d;
L_0x29080f0/d .functor NOT 1, L_0x2908000, C4<0>, C4<0>, C4<0>;
L_0x29080f0 .delay (10,10,10) L_0x29080f0/d;
L_0x29081e0/d .functor NOR 1, L_0x29080f0, L_0x28fbb30, C4<0>, C4<0>;
L_0x29081e0 .delay (20,20,20) L_0x29081e0/d;
L_0x2908360/d .functor NOT 1, L_0x29081e0, C4<0>, C4<0>, C4<0>;
L_0x2908360 .delay (10,10,10) L_0x2908360/d;
v0x283b460_0 .net "and_in0ncom", 0 0, L_0x29080f0; 1 drivers
v0x283b520_0 .net "and_in1com", 0 0, L_0x28fbb30; 1 drivers
v0x283b5c0_0 .alias "in0", 0 0, v0x27d6180_0;
v0x283b640_0 .alias "in1", 0 0, v0x27d6080_0;
v0x283b6c0_0 .net "nand_in0ncom", 0 0, L_0x2908000; 1 drivers
v0x283b760_0 .net "nand_in1com", 0 0, L_0x2901b20; 1 drivers
v0x283b800_0 .net "ncom", 0 0, L_0x2907f60; 1 drivers
v0x283b8a0_0 .net "nor_wire", 0 0, L_0x29081e0; 1 drivers
v0x283b990_0 .alias "result", 0 0, v0x283c4e0_0;
v0x283ba60_0 .alias "sel0", 0 0, v0x283e550_0;
S_0x283a080 .scope module, "adder" "adder_1bit" 2 22, 4 1, S_0x2835e60;
 .timescale 0 0;
L_0x2908ef0/d .functor NAND 1, L_0x290d4b0, L_0x2908360, C4<1>, C4<1>;
L_0x2908ef0 .delay (20,20,20) L_0x2908ef0/d;
L_0x2909060/d .functor NOT 1, L_0x2908ef0, C4<0>, C4<0>, C4<0>;
L_0x2909060 .delay (10,10,10) L_0x2909060/d;
L_0x2909170/d .functor NAND 1, v0x283cb00_0, L_0x2908880, C4<1>, C4<1>;
L_0x2909170 .delay (20,20,20) L_0x2909170/d;
L_0x2909230/d .functor NOT 1, L_0x2909170, C4<0>, C4<0>, C4<0>;
L_0x2909230 .delay (10,10,10) L_0x2909230/d;
L_0x2909340/d .functor NOR 1, L_0x2909230, L_0x2909060, C4<0>, C4<0>;
L_0x2909340 .delay (20,20,20) L_0x2909340/d;
L_0x29094b0/d .functor NOT 1, L_0x2909340, C4<0>, C4<0>, C4<0>;
L_0x29094b0 .delay (10,10,10) L_0x29094b0/d;
v0x283ac40_0 .alias "a", 0 0, v0x27d6100_0;
v0x283ad50_0 .net "and_ab", 0 0, L_0x2909060; 1 drivers
v0x283adf0_0 .net "and_xor_ab_c", 0 0, L_0x2909230; 1 drivers
v0x283ae90_0 .alias "b", 0 0, v0x283c4e0_0;
v0x283af10_0 .alias "carryin", 0 0, v0x283e550_0;
v0x283af90_0 .alias "carryout", 0 0, v0x27d5f00_0;
v0x283b050_0 .net "nand_ab", 0 0, L_0x2908ef0; 1 drivers
v0x283b0d0_0 .net "nand_xor_ab_c", 0 0, L_0x2909170; 1 drivers
v0x283b170_0 .net "nco", 0 0, L_0x2909340; 1 drivers
v0x283b210_0 .alias "sum", 0 0, v0x283c560_0;
v0x283b2f0_0 .net "xor_ab", 0 0, L_0x2908880; 1 drivers
S_0x283a6f0 .scope module, "xor_1" "xor_1bit" 4 13, 5 35, S_0x283a080;
 .timescale 0 0;
L_0x2908490/d .functor NAND 1, L_0x290d4b0, L_0x2908360, C4<1>, C4<1>;
L_0x2908490 .delay (20,20,20) L_0x2908490/d;
L_0x2908530/d .functor NOR 1, L_0x290d4b0, L_0x2908360, C4<0>, C4<0>;
L_0x2908530 .delay (20,20,20) L_0x2908530/d;
L_0x2908610/d .functor NOT 1, L_0x2908530, C4<0>, C4<0>, C4<0>;
L_0x2908610 .delay (10,10,10) L_0x2908610/d;
L_0x2908720/d .functor NAND 1, L_0x2908610, L_0x2908490, C4<1>, C4<1>;
L_0x2908720 .delay (20,20,20) L_0x2908720/d;
L_0x2908880/d .functor NOT 1, L_0x2908720, C4<0>, C4<0>, C4<0>;
L_0x2908880 .delay (10,10,10) L_0x2908880/d;
v0x283a7e0_0 .alias "a", 0 0, v0x27d6100_0;
v0x283a880_0 .alias "b", 0 0, v0x283c4e0_0;
v0x283a920_0 .net "nand_ab", 0 0, L_0x2908490; 1 drivers
v0x283a9c0_0 .net "nor_ab", 0 0, L_0x2908530; 1 drivers
v0x283aa40_0 .net "nxor_ab", 0 0, L_0x2908720; 1 drivers
v0x283aae0_0 .net "or_ab", 0 0, L_0x2908610; 1 drivers
v0x283abc0_0 .alias "result", 0 0, v0x283b2f0_0;
S_0x283a170 .scope module, "xor_2" "xor_1bit" 4 14, 5 35, S_0x283a080;
 .timescale 0 0;
L_0x2908990/d .functor NAND 1, L_0x2908880, v0x283cb00_0, C4<1>, C4<1>;
L_0x2908990 .delay (20,20,20) L_0x2908990/d;
L_0x2908ae0/d .functor NOR 1, L_0x2908880, v0x283cb00_0, C4<0>, C4<0>;
L_0x2908ae0 .delay (20,20,20) L_0x2908ae0/d;
L_0x2908bc0/d .functor NOT 1, L_0x2908ae0, C4<0>, C4<0>, C4<0>;
L_0x2908bc0 .delay (10,10,10) L_0x2908bc0/d;
L_0x2908c80/d .functor NAND 1, L_0x2908bc0, L_0x2908990, C4<1>, C4<1>;
L_0x2908c80 .delay (20,20,20) L_0x2908c80/d;
L_0x2908de0/d .functor NOT 1, L_0x2908c80, C4<0>, C4<0>, C4<0>;
L_0x2908de0 .delay (10,10,10) L_0x2908de0/d;
v0x283a260_0 .alias "a", 0 0, v0x283b2f0_0;
v0x283a300_0 .alias "b", 0 0, v0x283e550_0;
v0x283a380_0 .net "nand_ab", 0 0, L_0x2908990; 1 drivers
v0x283a420_0 .net "nor_ab", 0 0, L_0x2908ae0; 1 drivers
v0x283a4a0_0 .net "nxor_ab", 0 0, L_0x2908c80; 1 drivers
v0x283a540_0 .net "or_ab", 0 0, L_0x2908bc0; 1 drivers
v0x283a620_0 .alias "result", 0 0, v0x283c560_0;
S_0x2839b30 .scope module, "xor_gate" "xor_1bit" 2 23, 5 35, S_0x2835e60;
 .timescale 0 0;
L_0x2909670/d .functor NAND 1, L_0x290d4b0, L_0x28b0f50, C4<1>, C4<1>;
L_0x2909670 .delay (20,20,20) L_0x2909670/d;
L_0x2909730/d .functor NOR 1, L_0x290d4b0, L_0x28b0f50, C4<0>, C4<0>;
L_0x2909730 .delay (20,20,20) L_0x2909730/d;
L_0x29098c0/d .functor NOT 1, L_0x2909730, C4<0>, C4<0>, C4<0>;
L_0x29098c0 .delay (10,10,10) L_0x29098c0/d;
L_0x29099b0/d .functor NAND 1, L_0x29098c0, L_0x2909670, C4<1>, C4<1>;
L_0x29099b0 .delay (20,20,20) L_0x29099b0/d;
L_0x2909b10/d .functor NOT 1, L_0x29099b0, C4<0>, C4<0>, C4<0>;
L_0x2909b10 .delay (10,10,10) L_0x2909b10/d;
v0x2839c20_0 .alias "a", 0 0, v0x27d6100_0;
v0x2839ca0_0 .alias "b", 0 0, v0x27d6180_0;
v0x2839d70_0 .net "nand_ab", 0 0, L_0x2909670; 1 drivers
v0x2839df0_0 .net "nor_ab", 0 0, L_0x2909730; 1 drivers
v0x2839e70_0 .net "nxor_ab", 0 0, L_0x29099b0; 1 drivers
v0x2839ef0_0 .net "or_ab", 0 0, L_0x29098c0; 1 drivers
v0x2839fb0_0 .alias "result", 0 0, v0x283c890_0;
S_0x2838f70 .scope module, "nand_and_gate" "nand_and_1bit" 2 24, 5 19, S_0x2835e60;
 .timescale 0 0;
L_0x2909c60/d .functor NAND 1, L_0x290d4b0, L_0x28b0f50, C4<1>, C4<1>;
L_0x2909c60 .delay (20,20,20) L_0x2909c60/d;
L_0x2909d90/d .functor NOT 1, L_0x2909c60, C4<0>, C4<0>, C4<0>;
L_0x2909d90 .delay (10,10,10) L_0x2909d90/d;
v0x28397e0_0 .alias "a", 0 0, v0x27d6100_0;
v0x2839880_0 .net "and_ab", 0 0, L_0x2909d90; 1 drivers
v0x2839900_0 .alias "b", 0 0, v0x27d6180_0;
v0x2839980_0 .net "nand_ab", 0 0, L_0x2909c60; 1 drivers
v0x2839a30_0 .alias "othercontrolsignal", 0 0, v0x283e7a0_0;
v0x2839ab0_0 .alias "result", 0 0, v0x283c670_0;
S_0x2839060 .scope module, "mux0" "mux_1bit" 5 32, 3 2, S_0x2838f70;
 .timescale 0 0;
L_0x2909ee0/d .functor NAND 1, L_0x2909d90, v0x27d62f0_0, C4<1>, C4<1>;
L_0x2909ee0 .delay (20,20,20) L_0x2909ee0/d;
L_0x2909fa0/d .functor NOT 1, L_0x2909ee0, C4<0>, C4<0>, C4<0>;
L_0x2909fa0 .delay (10,10,10) L_0x2909fa0/d;
L_0x290a0d0/d .functor NOT 1, v0x27d62f0_0, C4<0>, C4<0>, C4<0>;
L_0x290a0d0 .delay (10,10,10) L_0x290a0d0/d;
L_0x290a190/d .functor NAND 1, L_0x2909c60, L_0x290a0d0, C4<1>, C4<1>;
L_0x290a190 .delay (20,20,20) L_0x290a190/d;
L_0x290a2e0/d .functor NOT 1, L_0x290a190, C4<0>, C4<0>, C4<0>;
L_0x290a2e0 .delay (10,10,10) L_0x290a2e0/d;
L_0x290a3d0/d .functor NOR 1, L_0x290a2e0, L_0x2909fa0, C4<0>, C4<0>;
L_0x290a3d0 .delay (20,20,20) L_0x290a3d0/d;
L_0x290a570/d .functor NOT 1, L_0x290a3d0, C4<0>, C4<0>, C4<0>;
L_0x290a570 .delay (10,10,10) L_0x290a570/d;
v0x2839150_0 .net "and_in0ncom", 0 0, L_0x290a2e0; 1 drivers
v0x28391d0_0 .net "and_in1com", 0 0, L_0x2909fa0; 1 drivers
v0x2839250_0 .alias "in0", 0 0, v0x2839980_0;
v0x28392f0_0 .alias "in1", 0 0, v0x2839880_0;
v0x2839370_0 .net "nand_in0ncom", 0 0, L_0x290a190; 1 drivers
v0x2839410_0 .net "nand_in1com", 0 0, L_0x2909ee0; 1 drivers
v0x28394f0_0 .net "ncom", 0 0, L_0x290a0d0; 1 drivers
v0x2839590_0 .net "nor_wire", 0 0, L_0x290a3d0; 1 drivers
v0x2839630_0 .alias "result", 0 0, v0x283c670_0;
v0x2839700_0 .alias "sel0", 0 0, v0x283e7a0_0;
S_0x28384b0 .scope module, "nor_or_gate" "nor_or_1bit" 2 25, 5 3, S_0x2835e60;
 .timescale 0 0;
L_0x290a6a0/d .functor NOR 1, L_0x290d4b0, L_0x28b0f50, C4<0>, C4<0>;
L_0x290a6a0 .delay (20,20,20) L_0x290a6a0/d;
L_0x290a7d0/d .functor NOT 1, L_0x290a6a0, C4<0>, C4<0>, C4<0>;
L_0x290a7d0 .delay (10,10,10) L_0x290a7d0/d;
v0x2838c30_0 .alias "a", 0 0, v0x27d6100_0;
v0x2838cd0_0 .alias "b", 0 0, v0x27d6180_0;
v0x2838d70_0 .net "nor_ab", 0 0, L_0x290a6a0; 1 drivers
v0x2838df0_0 .net "or_ab", 0 0, L_0x290a7d0; 1 drivers
v0x2838e70_0 .alias "othercontrolsignal", 0 0, v0x283e7a0_0;
v0x2838ef0_0 .alias "result", 0 0, v0x283c780_0;
S_0x28385a0 .scope module, "mux0" "mux_1bit" 5 16, 3 2, S_0x28384b0;
 .timescale 0 0;
L_0x290a920/d .functor NAND 1, L_0x290a7d0, v0x27d62f0_0, C4<1>, C4<1>;
L_0x290a920 .delay (20,20,20) L_0x290a920/d;
L_0x290a9e0/d .functor NOT 1, L_0x290a920, C4<0>, C4<0>, C4<0>;
L_0x290a9e0 .delay (10,10,10) L_0x290a9e0/d;
L_0x290ab10/d .functor NOT 1, v0x27d62f0_0, C4<0>, C4<0>, C4<0>;
L_0x290ab10 .delay (10,10,10) L_0x290ab10/d;
L_0x290abd0/d .functor NAND 1, L_0x290a6a0, L_0x290ab10, C4<1>, C4<1>;
L_0x290abd0 .delay (20,20,20) L_0x290abd0/d;
L_0x290ad20/d .functor NOT 1, L_0x290abd0, C4<0>, C4<0>, C4<0>;
L_0x290ad20 .delay (10,10,10) L_0x290ad20/d;
L_0x290ae10/d .functor NOR 1, L_0x290ad20, L_0x290a9e0, C4<0>, C4<0>;
L_0x290ae10 .delay (20,20,20) L_0x290ae10/d;
L_0x290afb0/d .functor NOT 1, L_0x290ae10, C4<0>, C4<0>, C4<0>;
L_0x290afb0 .delay (10,10,10) L_0x290afb0/d;
v0x2838690_0 .net "and_in0ncom", 0 0, L_0x290ad20; 1 drivers
v0x2838710_0 .net "and_in1com", 0 0, L_0x290a9e0; 1 drivers
v0x2838790_0 .alias "in0", 0 0, v0x2838d70_0;
v0x2838810_0 .alias "in1", 0 0, v0x2838df0_0;
v0x2838890_0 .net "nand_in0ncom", 0 0, L_0x290abd0; 1 drivers
v0x2838910_0 .net "nand_in1com", 0 0, L_0x290a920; 1 drivers
v0x2838990_0 .net "ncom", 0 0, L_0x290ab10; 1 drivers
v0x2838a10_0 .net "nor_wire", 0 0, L_0x290ae10; 1 drivers
v0x2838ae0_0 .alias "result", 0 0, v0x283c780_0;
v0x2838bb0_0 .alias "sel0", 0 0, v0x283e7a0_0;
S_0x2835f50 .scope module, "mainMux" "mux_alu" 2 28, 3 22, S_0x2835e60;
 .timescale 0 0;
v0x2837ce0_0 .alias "in0", 0 0, v0x283c560_0;
v0x2837d90_0 .alias "in1", 0 0, v0x283c890_0;
v0x2837e40_0 .alias "in2", 0 0, v0x283c670_0;
v0x2837ef0_0 .alias "in3", 0 0, v0x283c780_0;
v0x2837fd0_0 .net "in4", 0 0, C4<0>; 1 drivers
v0x2838080_0 .alias "result", 0 0, v0x283e6d0_0;
v0x2838100_0 .net "sel0", 0 0, L_0x290d0d0; 1 drivers
v0x2838180_0 .net "sel1", 0 0, L_0x290d170; 1 drivers
v0x2838200_0 .net "sel2", 0 0, L_0x290d2a0; 1 drivers
v0x2838280_0 .net "w0", 0 0, L_0x290b770; 1 drivers
v0x2838360_0 .net "w1", 0 0, L_0x290bef0; 1 drivers
v0x28383e0_0 .net "w2", 0 0, L_0x290c740; 1 drivers
S_0x2837590 .scope module, "mux00" "mux_1bit" 3 37, 3 2, S_0x2835f50;
 .timescale 0 0;
L_0x290b0e0/d .functor NAND 1, L_0x2909b10, L_0x290d0d0, C4<1>, C4<1>;
L_0x290b0e0 .delay (20,20,20) L_0x290b0e0/d;
L_0x290b1a0/d .functor NOT 1, L_0x290b0e0, C4<0>, C4<0>, C4<0>;
L_0x290b1a0 .delay (10,10,10) L_0x290b1a0/d;
L_0x290b2d0/d .functor NOT 1, L_0x290d0d0, C4<0>, C4<0>, C4<0>;
L_0x290b2d0 .delay (10,10,10) L_0x290b2d0/d;
L_0x290b420/d .functor NAND 1, L_0x2908de0, L_0x290b2d0, C4<1>, C4<1>;
L_0x290b420 .delay (20,20,20) L_0x290b420/d;
L_0x290b4e0/d .functor NOT 1, L_0x290b420, C4<0>, C4<0>, C4<0>;
L_0x290b4e0 .delay (10,10,10) L_0x290b4e0/d;
L_0x290b5d0/d .functor NOR 1, L_0x290b4e0, L_0x290b1a0, C4<0>, C4<0>;
L_0x290b5d0 .delay (20,20,20) L_0x290b5d0/d;
L_0x290b770/d .functor NOT 1, L_0x290b5d0, C4<0>, C4<0>, C4<0>;
L_0x290b770 .delay (10,10,10) L_0x290b770/d;
v0x2837680_0 .net "and_in0ncom", 0 0, L_0x290b4e0; 1 drivers
v0x2837740_0 .net "and_in1com", 0 0, L_0x290b1a0; 1 drivers
v0x28377e0_0 .alias "in0", 0 0, v0x283c560_0;
v0x2837880_0 .alias "in1", 0 0, v0x283c890_0;
v0x2837900_0 .net "nand_in0ncom", 0 0, L_0x290b420; 1 drivers
v0x28379a0_0 .net "nand_in1com", 0 0, L_0x290b0e0; 1 drivers
v0x2837a40_0 .net "ncom", 0 0, L_0x290b2d0; 1 drivers
v0x2837ae0_0 .net "nor_wire", 0 0, L_0x290b5d0; 1 drivers
v0x2837b80_0 .alias "result", 0 0, v0x2838280_0;
v0x2837c00_0 .alias "sel0", 0 0, v0x2838100_0;
S_0x2836e40 .scope module, "mux01" "mux_1bit" 3 38, 3 2, S_0x2835f50;
 .timescale 0 0;
L_0x290b8a0/d .functor NAND 1, L_0x290afb0, L_0x290d0d0, C4<1>, C4<1>;
L_0x290b8a0 .delay (20,20,20) L_0x290b8a0/d;
L_0x290b960/d .functor NOT 1, L_0x290b8a0, C4<0>, C4<0>, C4<0>;
L_0x290b960 .delay (10,10,10) L_0x290b960/d;
L_0x290ba90/d .functor NOT 1, L_0x290d0d0, C4<0>, C4<0>, C4<0>;
L_0x290ba90 .delay (10,10,10) L_0x290ba90/d;
L_0x290bb50/d .functor NAND 1, L_0x290a570, L_0x290ba90, C4<1>, C4<1>;
L_0x290bb50 .delay (20,20,20) L_0x290bb50/d;
L_0x290bc60/d .functor NOT 1, L_0x290bb50, C4<0>, C4<0>, C4<0>;
L_0x290bc60 .delay (10,10,10) L_0x290bc60/d;
L_0x290bd50/d .functor NOR 1, L_0x290bc60, L_0x290b960, C4<0>, C4<0>;
L_0x290bd50 .delay (20,20,20) L_0x290bd50/d;
L_0x290bef0/d .functor NOT 1, L_0x290bd50, C4<0>, C4<0>, C4<0>;
L_0x290bef0 .delay (10,10,10) L_0x290bef0/d;
v0x2836f30_0 .net "and_in0ncom", 0 0, L_0x290bc60; 1 drivers
v0x2836ff0_0 .net "and_in1com", 0 0, L_0x290b960; 1 drivers
v0x2837090_0 .alias "in0", 0 0, v0x283c670_0;
v0x2837130_0 .alias "in1", 0 0, v0x283c780_0;
v0x28371b0_0 .net "nand_in0ncom", 0 0, L_0x290bb50; 1 drivers
v0x2837250_0 .net "nand_in1com", 0 0, L_0x290b8a0; 1 drivers
v0x28372f0_0 .net "ncom", 0 0, L_0x290ba90; 1 drivers
v0x2837390_0 .net "nor_wire", 0 0, L_0x290bd50; 1 drivers
v0x2837430_0 .alias "result", 0 0, v0x2838360_0;
v0x28374b0_0 .alias "sel0", 0 0, v0x2838100_0;
S_0x28366f0 .scope module, "mux1" "mux_1bit" 3 39, 3 2, S_0x2835f50;
 .timescale 0 0;
L_0x290c020/d .functor NAND 1, L_0x290bef0, L_0x290d170, C4<1>, C4<1>;
L_0x290c020 .delay (20,20,20) L_0x290c020/d;
L_0x290c170/d .functor NOT 1, L_0x290c020, C4<0>, C4<0>, C4<0>;
L_0x290c170 .delay (10,10,10) L_0x290c170/d;
L_0x290c2a0/d .functor NOT 1, L_0x290d170, C4<0>, C4<0>, C4<0>;
L_0x290c2a0 .delay (10,10,10) L_0x290c2a0/d;
L_0x290c360/d .functor NAND 1, L_0x290b770, L_0x290c2a0, C4<1>, C4<1>;
L_0x290c360 .delay (20,20,20) L_0x290c360/d;
L_0x290c4b0/d .functor NOT 1, L_0x290c360, C4<0>, C4<0>, C4<0>;
L_0x290c4b0 .delay (10,10,10) L_0x290c4b0/d;
L_0x290c5a0/d .functor NOR 1, L_0x290c4b0, L_0x290c170, C4<0>, C4<0>;
L_0x290c5a0 .delay (20,20,20) L_0x290c5a0/d;
L_0x290c740/d .functor NOT 1, L_0x290c5a0, C4<0>, C4<0>, C4<0>;
L_0x290c740 .delay (10,10,10) L_0x290c740/d;
v0x28367e0_0 .net "and_in0ncom", 0 0, L_0x290c4b0; 1 drivers
v0x28368a0_0 .net "and_in1com", 0 0, L_0x290c170; 1 drivers
v0x2836940_0 .alias "in0", 0 0, v0x2838280_0;
v0x28369e0_0 .alias "in1", 0 0, v0x2838360_0;
v0x2836a60_0 .net "nand_in0ncom", 0 0, L_0x290c360; 1 drivers
v0x2836b00_0 .net "nand_in1com", 0 0, L_0x290c020; 1 drivers
v0x2836ba0_0 .net "ncom", 0 0, L_0x290c2a0; 1 drivers
v0x2836c40_0 .net "nor_wire", 0 0, L_0x290c5a0; 1 drivers
v0x2836ce0_0 .alias "result", 0 0, v0x28383e0_0;
v0x2836d60_0 .alias "sel0", 0 0, v0x2838180_0;
S_0x2836040 .scope module, "mux2" "mux_1bit" 3 40, 3 2, S_0x2835f50;
 .timescale 0 0;
L_0x290c870/d .functor NAND 1, C4<0>, L_0x290d2a0, C4<1>, C4<1>;
L_0x290c870 .delay (20,20,20) L_0x290c870/d;
L_0x290c9d0/d .functor NOT 1, L_0x290c870, C4<0>, C4<0>, C4<0>;
L_0x290c9d0 .delay (10,10,10) L_0x290c9d0/d;
L_0x290cb00/d .functor NOT 1, L_0x290d2a0, C4<0>, C4<0>, C4<0>;
L_0x290cb00 .delay (10,10,10) L_0x290cb00/d;
L_0x290cbc0/d .functor NAND 1, L_0x290c740, L_0x290cb00, C4<1>, C4<1>;
L_0x290cbc0 .delay (20,20,20) L_0x290cbc0/d;
L_0x290cd10/d .functor NOT 1, L_0x290cbc0, C4<0>, C4<0>, C4<0>;
L_0x290cd10 .delay (10,10,10) L_0x290cd10/d;
L_0x290ce00/d .functor NOR 1, L_0x290cd10, L_0x290c9d0, C4<0>, C4<0>;
L_0x290ce00 .delay (20,20,20) L_0x290ce00/d;
L_0x290cfa0/d .functor NOT 1, L_0x290ce00, C4<0>, C4<0>, C4<0>;
L_0x290cfa0 .delay (10,10,10) L_0x290cfa0/d;
v0x2836130_0 .net "and_in0ncom", 0 0, L_0x290cd10; 1 drivers
v0x28361b0_0 .net "and_in1com", 0 0, L_0x290c9d0; 1 drivers
v0x2836250_0 .alias "in0", 0 0, v0x28383e0_0;
v0x28362f0_0 .alias "in1", 0 0, v0x2837fd0_0;
v0x2836370_0 .net "nand_in0ncom", 0 0, L_0x290cbc0; 1 drivers
v0x2836410_0 .net "nand_in1com", 0 0, L_0x290c870; 1 drivers
v0x28364b0_0 .net "ncom", 0 0, L_0x290cb00; 1 drivers
v0x2836550_0 .net "nor_wire", 0 0, L_0x290ce00; 1 drivers
v0x28365f0_0 .alias "result", 0 0, v0x283e6d0_0;
v0x2836670_0 .alias "sel0", 0 0, v0x2838200_0;
S_0x282f370 .scope module, "aluLast" "ALU_1bit" 2 112, 2 3, S_0x2765440;
 .timescale 0 0;
L_0x28b0ff0/d .functor NOT 1, L_0x28b0a50, C4<0>, C4<0>, C4<0>;
L_0x28b0ff0 .delay (10,10,10) L_0x28b0ff0/d;
v0x2835310_0 .net "carryin", 0 0, L_0x28b0af0; 1 drivers
v0x28353b0_0 .alias "carryout", 0 0, v0x283edb0_0;
v0x2835480_0 .alias "invertB", 0 0, v0x283e550_0;
v0x2835500_0 .alias "muxIndex", 2 0, v0x283e5d0_0;
v0x2835580_0 .net "notB", 0 0, L_0x28b0ff0; 1 drivers
v0x2835600_0 .net "operandA", 0 0, L_0x29078f0; 1 drivers
v0x2835680_0 .net "operandB", 0 0, L_0x28b0a50; 1 drivers
v0x2835790_0 .alias "othercontrolsignal", 0 0, v0x283e7a0_0;
v0x2835810_0 .net "result", 0 0, L_0x2912cd0; 1 drivers
v0x28358e0_0 .net "trueB", 0 0, L_0x290e0e0; 1 drivers
v0x28359c0_0 .net "wAddSub", 0 0, L_0x290eb60; 1 drivers
v0x2835ad0_0 .net "wNandAnd", 0 0, L_0x29102a0; 1 drivers
v0x2835c50_0 .net "wNorOr", 0 0, L_0x2910ce0; 1 drivers
v0x2835d60_0 .net "wXor", 0 0, L_0x290f840; 1 drivers
L_0x2912e00 .part v0x283cb80_0, 0, 1;
L_0x2912ea0 .part v0x283cb80_0, 1, 1;
L_0x2899530 .part v0x283cb80_0, 2, 1;
S_0x2834b60 .scope module, "mux_invertB" "mux_1bit" 2 18, 3 2, S_0x282f370;
 .timescale 0 0;
L_0x28b10f0/d .functor NAND 1, L_0x28b0ff0, v0x283cb00_0, C4<1>, C4<1>;
L_0x28b10f0 .delay (20,20,20) L_0x28b10f0/d;
L_0x28b11d0/d .functor NOT 1, L_0x28b10f0, C4<0>, C4<0>, C4<0>;
L_0x28b11d0 .delay (10,10,10) L_0x28b11d0/d;
L_0x28b12b0/d .functor NOT 1, v0x283cb00_0, C4<0>, C4<0>, C4<0>;
L_0x28b12b0 .delay (10,10,10) L_0x28b12b0/d;
L_0x2907eb0/d .functor NAND 1, L_0x28b0a50, L_0x28b12b0, C4<1>, C4<1>;
L_0x2907eb0 .delay (20,20,20) L_0x2907eb0/d;
L_0x290de70/d .functor NOT 1, L_0x2907eb0, C4<0>, C4<0>, C4<0>;
L_0x290de70 .delay (10,10,10) L_0x290de70/d;
L_0x290df60/d .functor NOR 1, L_0x290de70, L_0x28b11d0, C4<0>, C4<0>;
L_0x290df60 .delay (20,20,20) L_0x290df60/d;
L_0x290e0e0/d .functor NOT 1, L_0x290df60, C4<0>, C4<0>, C4<0>;
L_0x290e0e0 .delay (10,10,10) L_0x290e0e0/d;
v0x2834c50_0 .net "and_in0ncom", 0 0, L_0x290de70; 1 drivers
v0x2834cf0_0 .net "and_in1com", 0 0, L_0x28b11d0; 1 drivers
v0x2834d90_0 .alias "in0", 0 0, v0x2835680_0;
v0x2834e10_0 .alias "in1", 0 0, v0x2835580_0;
v0x2834e90_0 .net "nand_in0ncom", 0 0, L_0x2907eb0; 1 drivers
v0x2834f30_0 .net "nand_in1com", 0 0, L_0x28b10f0; 1 drivers
v0x2834fd0_0 .net "ncom", 0 0, L_0x28b12b0; 1 drivers
v0x2835070_0 .net "nor_wire", 0 0, L_0x290df60; 1 drivers
v0x2835160_0 .alias "result", 0 0, v0x28358e0_0;
v0x2835230_0 .alias "sel0", 0 0, v0x283e550_0;
S_0x2833890 .scope module, "adder" "adder_1bit" 2 22, 4 1, S_0x282f370;
 .timescale 0 0;
L_0x290ec70/d .functor NAND 1, L_0x29078f0, L_0x290e0e0, C4<1>, C4<1>;
L_0x290ec70 .delay (20,20,20) L_0x290ec70/d;
L_0x290ede0/d .functor NOT 1, L_0x290ec70, C4<0>, C4<0>, C4<0>;
L_0x290ede0 .delay (10,10,10) L_0x290ede0/d;
L_0x290eef0/d .functor NAND 1, L_0x28b0af0, L_0x290e5c0, C4<1>, C4<1>;
L_0x290eef0 .delay (20,20,20) L_0x290eef0/d;
L_0x290efb0/d .functor NOT 1, L_0x290eef0, C4<0>, C4<0>, C4<0>;
L_0x290efb0 .delay (10,10,10) L_0x290efb0/d;
L_0x290f0c0/d .functor NOR 1, L_0x290efb0, L_0x290ede0, C4<0>, C4<0>;
L_0x290f0c0 .delay (20,20,20) L_0x290f0c0/d;
L_0x290f230/d .functor NOT 1, L_0x290f0c0, C4<0>, C4<0>, C4<0>;
L_0x290f230 .delay (10,10,10) L_0x290f230/d;
v0x2834470_0 .alias "a", 0 0, v0x2835600_0;
v0x2834580_0 .net "and_ab", 0 0, L_0x290ede0; 1 drivers
v0x2834620_0 .net "and_xor_ab_c", 0 0, L_0x290efb0; 1 drivers
v0x28346c0_0 .alias "b", 0 0, v0x28358e0_0;
v0x2834740_0 .alias "carryin", 0 0, v0x2835310_0;
v0x28347c0_0 .alias "carryout", 0 0, v0x283edb0_0;
v0x2834880_0 .net "nand_ab", 0 0, L_0x290ec70; 1 drivers
v0x2834900_0 .net "nand_xor_ab_c", 0 0, L_0x290eef0; 1 drivers
v0x2834980_0 .net "nco", 0 0, L_0x290f0c0; 1 drivers
v0x2834a00_0 .alias "sum", 0 0, v0x28359c0_0;
v0x2834ae0_0 .net "xor_ab", 0 0, L_0x290e5c0; 1 drivers
S_0x2833f20 .scope module, "xor_1" "xor_1bit" 4 13, 5 35, S_0x2833890;
 .timescale 0 0;
L_0x290e210/d .functor NAND 1, L_0x29078f0, L_0x290e0e0, C4<1>, C4<1>;
L_0x290e210 .delay (20,20,20) L_0x290e210/d;
L_0x290e2b0/d .functor NOR 1, L_0x29078f0, L_0x290e0e0, C4<0>, C4<0>;
L_0x290e2b0 .delay (20,20,20) L_0x290e2b0/d;
L_0x290e350/d .functor NOT 1, L_0x290e2b0, C4<0>, C4<0>, C4<0>;
L_0x290e350 .delay (10,10,10) L_0x290e350/d;
L_0x290e460/d .functor NAND 1, L_0x290e350, L_0x290e210, C4<1>, C4<1>;
L_0x290e460 .delay (20,20,20) L_0x290e460/d;
L_0x290e5c0/d .functor NOT 1, L_0x290e460, C4<0>, C4<0>, C4<0>;
L_0x290e5c0 .delay (10,10,10) L_0x290e5c0/d;
v0x2834010_0 .alias "a", 0 0, v0x2835600_0;
v0x28340b0_0 .alias "b", 0 0, v0x28358e0_0;
v0x2834150_0 .net "nand_ab", 0 0, L_0x290e210; 1 drivers
v0x28341f0_0 .net "nor_ab", 0 0, L_0x290e2b0; 1 drivers
v0x2834270_0 .net "nxor_ab", 0 0, L_0x290e460; 1 drivers
v0x2834310_0 .net "or_ab", 0 0, L_0x290e350; 1 drivers
v0x28343f0_0 .alias "result", 0 0, v0x2834ae0_0;
S_0x2833980 .scope module, "xor_2" "xor_1bit" 4 14, 5 35, S_0x2833890;
 .timescale 0 0;
L_0x290e6d0/d .functor NAND 1, L_0x290e5c0, L_0x28b0af0, C4<1>, C4<1>;
L_0x290e6d0 .delay (20,20,20) L_0x290e6d0/d;
L_0x290e820/d .functor NOR 1, L_0x290e5c0, L_0x28b0af0, C4<0>, C4<0>;
L_0x290e820 .delay (20,20,20) L_0x290e820/d;
L_0x290e990/d .functor NOT 1, L_0x290e820, C4<0>, C4<0>, C4<0>;
L_0x290e990 .delay (10,10,10) L_0x290e990/d;
L_0x290ea50/d .functor NAND 1, L_0x290e990, L_0x290e6d0, C4<1>, C4<1>;
L_0x290ea50 .delay (20,20,20) L_0x290ea50/d;
L_0x290eb60/d .functor NOT 1, L_0x290ea50, C4<0>, C4<0>, C4<0>;
L_0x290eb60 .delay (10,10,10) L_0x290eb60/d;
v0x2833a70_0 .alias "a", 0 0, v0x2834ae0_0;
v0x2833b10_0 .alias "b", 0 0, v0x2835310_0;
v0x2833bb0_0 .net "nand_ab", 0 0, L_0x290e6d0; 1 drivers
v0x2833c50_0 .net "nor_ab", 0 0, L_0x290e820; 1 drivers
v0x2833cd0_0 .net "nxor_ab", 0 0, L_0x290ea50; 1 drivers
v0x2833d70_0 .net "or_ab", 0 0, L_0x290e990; 1 drivers
v0x2833e50_0 .alias "result", 0 0, v0x28359c0_0;
S_0x2833340 .scope module, "xor_gate" "xor_1bit" 2 23, 5 35, S_0x282f370;
 .timescale 0 0;
L_0x290f3a0/d .functor NAND 1, L_0x29078f0, L_0x28b0a50, C4<1>, C4<1>;
L_0x290f3a0 .delay (20,20,20) L_0x290f3a0/d;
L_0x290f460/d .functor NOR 1, L_0x29078f0, L_0x28b0a50, C4<0>, C4<0>;
L_0x290f460 .delay (20,20,20) L_0x290f460/d;
L_0x290f5f0/d .functor NOT 1, L_0x290f460, C4<0>, C4<0>, C4<0>;
L_0x290f5f0 .delay (10,10,10) L_0x290f5f0/d;
L_0x290f6e0/d .functor NAND 1, L_0x290f5f0, L_0x290f3a0, C4<1>, C4<1>;
L_0x290f6e0 .delay (20,20,20) L_0x290f6e0/d;
L_0x290f840/d .functor NOT 1, L_0x290f6e0, C4<0>, C4<0>, C4<0>;
L_0x290f840 .delay (10,10,10) L_0x290f840/d;
v0x2833430_0 .alias "a", 0 0, v0x2835600_0;
v0x28334b0_0 .alias "b", 0 0, v0x2835680_0;
v0x2833580_0 .net "nand_ab", 0 0, L_0x290f3a0; 1 drivers
v0x2833600_0 .net "nor_ab", 0 0, L_0x290f460; 1 drivers
v0x2833680_0 .net "nxor_ab", 0 0, L_0x290f6e0; 1 drivers
v0x2833700_0 .net "or_ab", 0 0, L_0x290f5f0; 1 drivers
v0x28337c0_0 .alias "result", 0 0, v0x2835d60_0;
S_0x2832750 .scope module, "nand_and_gate" "nand_and_1bit" 2 24, 5 19, S_0x282f370;
 .timescale 0 0;
L_0x290f990/d .functor NAND 1, L_0x29078f0, L_0x28b0a50, C4<1>, C4<1>;
L_0x290f990 .delay (20,20,20) L_0x290f990/d;
L_0x290fac0/d .functor NOT 1, L_0x290f990, C4<0>, C4<0>, C4<0>;
L_0x290fac0 .delay (10,10,10) L_0x290fac0/d;
v0x2832fc0_0 .alias "a", 0 0, v0x2835600_0;
v0x2833060_0 .net "and_ab", 0 0, L_0x290fac0; 1 drivers
v0x28330e0_0 .alias "b", 0 0, v0x2835680_0;
v0x2833160_0 .net "nand_ab", 0 0, L_0x290f990; 1 drivers
v0x2833240_0 .alias "othercontrolsignal", 0 0, v0x283e7a0_0;
v0x28332c0_0 .alias "result", 0 0, v0x2835ad0_0;
S_0x2832840 .scope module, "mux0" "mux_1bit" 5 32, 3 2, S_0x2832750;
 .timescale 0 0;
L_0x290fc10/d .functor NAND 1, L_0x290fac0, v0x27d62f0_0, C4<1>, C4<1>;
L_0x290fc10 .delay (20,20,20) L_0x290fc10/d;
L_0x290fcd0/d .functor NOT 1, L_0x290fc10, C4<0>, C4<0>, C4<0>;
L_0x290fcd0 .delay (10,10,10) L_0x290fcd0/d;
L_0x290fe00/d .functor NOT 1, v0x27d62f0_0, C4<0>, C4<0>, C4<0>;
L_0x290fe00 .delay (10,10,10) L_0x290fe00/d;
L_0x290fec0/d .functor NAND 1, L_0x290f990, L_0x290fe00, C4<1>, C4<1>;
L_0x290fec0 .delay (20,20,20) L_0x290fec0/d;
L_0x2910010/d .functor NOT 1, L_0x290fec0, C4<0>, C4<0>, C4<0>;
L_0x2910010 .delay (10,10,10) L_0x2910010/d;
L_0x2910100/d .functor NOR 1, L_0x2910010, L_0x290fcd0, C4<0>, C4<0>;
L_0x2910100 .delay (20,20,20) L_0x2910100/d;
L_0x29102a0/d .functor NOT 1, L_0x2910100, C4<0>, C4<0>, C4<0>;
L_0x29102a0 .delay (10,10,10) L_0x29102a0/d;
v0x2832930_0 .net "and_in0ncom", 0 0, L_0x2910010; 1 drivers
v0x28329b0_0 .net "and_in1com", 0 0, L_0x290fcd0; 1 drivers
v0x2832a30_0 .alias "in0", 0 0, v0x2833160_0;
v0x2832ad0_0 .alias "in1", 0 0, v0x2833060_0;
v0x2832b50_0 .net "nand_in0ncom", 0 0, L_0x290fec0; 1 drivers
v0x2832bf0_0 .net "nand_in1com", 0 0, L_0x290fc10; 1 drivers
v0x2832cd0_0 .net "ncom", 0 0, L_0x290fe00; 1 drivers
v0x2832d70_0 .net "nor_wire", 0 0, L_0x2910100; 1 drivers
v0x2832e10_0 .alias "result", 0 0, v0x2835ad0_0;
v0x2832ee0_0 .alias "sel0", 0 0, v0x283e7a0_0;
S_0x2831cb0 .scope module, "nor_or_gate" "nor_or_1bit" 2 25, 5 3, S_0x282f370;
 .timescale 0 0;
L_0x29103d0/d .functor NOR 1, L_0x29078f0, L_0x28b0a50, C4<0>, C4<0>;
L_0x29103d0 .delay (20,20,20) L_0x29103d0/d;
L_0x2910500/d .functor NOT 1, L_0x29103d0, C4<0>, C4<0>, C4<0>;
L_0x2910500 .delay (10,10,10) L_0x2910500/d;
v0x2832430_0 .alias "a", 0 0, v0x2835600_0;
v0x28324b0_0 .alias "b", 0 0, v0x2835680_0;
v0x2832550_0 .net "nor_ab", 0 0, L_0x29103d0; 1 drivers
v0x28325d0_0 .net "or_ab", 0 0, L_0x2910500; 1 drivers
v0x2832650_0 .alias "othercontrolsignal", 0 0, v0x283e7a0_0;
v0x28326d0_0 .alias "result", 0 0, v0x2835c50_0;
S_0x2831da0 .scope module, "mux0" "mux_1bit" 5 16, 3 2, S_0x2831cb0;
 .timescale 0 0;
L_0x2910650/d .functor NAND 1, L_0x2910500, v0x27d62f0_0, C4<1>, C4<1>;
L_0x2910650 .delay (20,20,20) L_0x2910650/d;
L_0x2910710/d .functor NOT 1, L_0x2910650, C4<0>, C4<0>, C4<0>;
L_0x2910710 .delay (10,10,10) L_0x2910710/d;
L_0x2910840/d .functor NOT 1, v0x27d62f0_0, C4<0>, C4<0>, C4<0>;
L_0x2910840 .delay (10,10,10) L_0x2910840/d;
L_0x2910900/d .functor NAND 1, L_0x29103d0, L_0x2910840, C4<1>, C4<1>;
L_0x2910900 .delay (20,20,20) L_0x2910900/d;
L_0x2910a50/d .functor NOT 1, L_0x2910900, C4<0>, C4<0>, C4<0>;
L_0x2910a50 .delay (10,10,10) L_0x2910a50/d;
L_0x2910b40/d .functor NOR 1, L_0x2910a50, L_0x2910710, C4<0>, C4<0>;
L_0x2910b40 .delay (20,20,20) L_0x2910b40/d;
L_0x2910ce0/d .functor NOT 1, L_0x2910b40, C4<0>, C4<0>, C4<0>;
L_0x2910ce0 .delay (10,10,10) L_0x2910ce0/d;
v0x2831e90_0 .net "and_in0ncom", 0 0, L_0x2910a50; 1 drivers
v0x2831f10_0 .net "and_in1com", 0 0, L_0x2910710; 1 drivers
v0x2831f90_0 .alias "in0", 0 0, v0x2832550_0;
v0x2832010_0 .alias "in1", 0 0, v0x28325d0_0;
v0x2832090_0 .net "nand_in0ncom", 0 0, L_0x2910900; 1 drivers
v0x2832110_0 .net "nand_in1com", 0 0, L_0x2910650; 1 drivers
v0x2832190_0 .net "ncom", 0 0, L_0x2910840; 1 drivers
v0x2832210_0 .net "nor_wire", 0 0, L_0x2910b40; 1 drivers
v0x28322e0_0 .alias "result", 0 0, v0x2835c50_0;
v0x28323b0_0 .alias "sel0", 0 0, v0x283e7a0_0;
S_0x282f460 .scope module, "mainMux" "mux_alu" 2 28, 3 22, S_0x282f370;
 .timescale 0 0;
v0x28313a0_0 .alias "in0", 0 0, v0x28359c0_0;
v0x2831450_0 .alias "in1", 0 0, v0x2835d60_0;
v0x2831500_0 .alias "in2", 0 0, v0x2835ad0_0;
v0x28315b0_0 .alias "in3", 0 0, v0x2835c50_0;
v0x2831690_0 .net "in4", 0 0, C4<0>; 1 drivers
v0x2831740_0 .alias "result", 0 0, v0x2835810_0;
v0x28317c0_0 .net "sel0", 0 0, L_0x2912e00; 1 drivers
v0x2831840_0 .net "sel1", 0 0, L_0x2912ea0; 1 drivers
v0x2831910_0 .net "sel2", 0 0, L_0x2899530; 1 drivers
v0x28319c0_0 .net "w0", 0 0, L_0x29114a0; 1 drivers
v0x2831aa0_0 .net "w1", 0 0, L_0x2911c20; 1 drivers
v0x2831b70_0 .net "w2", 0 0, L_0x2912470; 1 drivers
S_0x2830bf0 .scope module, "mux00" "mux_1bit" 3 37, 3 2, S_0x282f460;
 .timescale 0 0;
L_0x2910e10/d .functor NAND 1, L_0x290f840, L_0x2912e00, C4<1>, C4<1>;
L_0x2910e10 .delay (20,20,20) L_0x2910e10/d;
L_0x2910ed0/d .functor NOT 1, L_0x2910e10, C4<0>, C4<0>, C4<0>;
L_0x2910ed0 .delay (10,10,10) L_0x2910ed0/d;
L_0x2911000/d .functor NOT 1, L_0x2912e00, C4<0>, C4<0>, C4<0>;
L_0x2911000 .delay (10,10,10) L_0x2911000/d;
L_0x2911150/d .functor NAND 1, L_0x290eb60, L_0x2911000, C4<1>, C4<1>;
L_0x2911150 .delay (20,20,20) L_0x2911150/d;
L_0x2911210/d .functor NOT 1, L_0x2911150, C4<0>, C4<0>, C4<0>;
L_0x2911210 .delay (10,10,10) L_0x2911210/d;
L_0x2911300/d .functor NOR 1, L_0x2911210, L_0x2910ed0, C4<0>, C4<0>;
L_0x2911300 .delay (20,20,20) L_0x2911300/d;
L_0x29114a0/d .functor NOT 1, L_0x2911300, C4<0>, C4<0>, C4<0>;
L_0x29114a0 .delay (10,10,10) L_0x29114a0/d;
v0x2830ce0_0 .net "and_in0ncom", 0 0, L_0x2911210; 1 drivers
v0x2830da0_0 .net "and_in1com", 0 0, L_0x2910ed0; 1 drivers
v0x2830e40_0 .alias "in0", 0 0, v0x28359c0_0;
v0x2830ee0_0 .alias "in1", 0 0, v0x2835d60_0;
v0x2830f90_0 .net "nand_in0ncom", 0 0, L_0x2911150; 1 drivers
v0x2831030_0 .net "nand_in1com", 0 0, L_0x2910e10; 1 drivers
v0x28310d0_0 .net "ncom", 0 0, L_0x2911000; 1 drivers
v0x2831170_0 .net "nor_wire", 0 0, L_0x2911300; 1 drivers
v0x2831210_0 .alias "result", 0 0, v0x28319c0_0;
v0x2831290_0 .alias "sel0", 0 0, v0x28317c0_0;
S_0x28304a0 .scope module, "mux01" "mux_1bit" 3 38, 3 2, S_0x282f460;
 .timescale 0 0;
L_0x29115d0/d .functor NAND 1, L_0x2910ce0, L_0x2912e00, C4<1>, C4<1>;
L_0x29115d0 .delay (20,20,20) L_0x29115d0/d;
L_0x2911690/d .functor NOT 1, L_0x29115d0, C4<0>, C4<0>, C4<0>;
L_0x2911690 .delay (10,10,10) L_0x2911690/d;
L_0x29117c0/d .functor NOT 1, L_0x2912e00, C4<0>, C4<0>, C4<0>;
L_0x29117c0 .delay (10,10,10) L_0x29117c0/d;
L_0x2911880/d .functor NAND 1, L_0x29102a0, L_0x29117c0, C4<1>, C4<1>;
L_0x2911880 .delay (20,20,20) L_0x2911880/d;
L_0x2911990/d .functor NOT 1, L_0x2911880, C4<0>, C4<0>, C4<0>;
L_0x2911990 .delay (10,10,10) L_0x2911990/d;
L_0x2911a80/d .functor NOR 1, L_0x2911990, L_0x2911690, C4<0>, C4<0>;
L_0x2911a80 .delay (20,20,20) L_0x2911a80/d;
L_0x2911c20/d .functor NOT 1, L_0x2911a80, C4<0>, C4<0>, C4<0>;
L_0x2911c20 .delay (10,10,10) L_0x2911c20/d;
v0x2830590_0 .net "and_in0ncom", 0 0, L_0x2911990; 1 drivers
v0x2830650_0 .net "and_in1com", 0 0, L_0x2911690; 1 drivers
v0x28306f0_0 .alias "in0", 0 0, v0x2835ad0_0;
v0x2830790_0 .alias "in1", 0 0, v0x2835c50_0;
v0x2830810_0 .net "nand_in0ncom", 0 0, L_0x2911880; 1 drivers
v0x28308b0_0 .net "nand_in1com", 0 0, L_0x29115d0; 1 drivers
v0x2830950_0 .net "ncom", 0 0, L_0x29117c0; 1 drivers
v0x28309f0_0 .net "nor_wire", 0 0, L_0x2911a80; 1 drivers
v0x2830a90_0 .alias "result", 0 0, v0x2831aa0_0;
v0x2830b10_0 .alias "sel0", 0 0, v0x28317c0_0;
S_0x282fd50 .scope module, "mux1" "mux_1bit" 3 39, 3 2, S_0x282f460;
 .timescale 0 0;
L_0x2911d50/d .functor NAND 1, L_0x2911c20, L_0x2912ea0, C4<1>, C4<1>;
L_0x2911d50 .delay (20,20,20) L_0x2911d50/d;
L_0x2911ea0/d .functor NOT 1, L_0x2911d50, C4<0>, C4<0>, C4<0>;
L_0x2911ea0 .delay (10,10,10) L_0x2911ea0/d;
L_0x2911fd0/d .functor NOT 1, L_0x2912ea0, C4<0>, C4<0>, C4<0>;
L_0x2911fd0 .delay (10,10,10) L_0x2911fd0/d;
L_0x2912090/d .functor NAND 1, L_0x29114a0, L_0x2911fd0, C4<1>, C4<1>;
L_0x2912090 .delay (20,20,20) L_0x2912090/d;
L_0x29121e0/d .functor NOT 1, L_0x2912090, C4<0>, C4<0>, C4<0>;
L_0x29121e0 .delay (10,10,10) L_0x29121e0/d;
L_0x29122d0/d .functor NOR 1, L_0x29121e0, L_0x2911ea0, C4<0>, C4<0>;
L_0x29122d0 .delay (20,20,20) L_0x29122d0/d;
L_0x2912470/d .functor NOT 1, L_0x29122d0, C4<0>, C4<0>, C4<0>;
L_0x2912470 .delay (10,10,10) L_0x2912470/d;
v0x282fe40_0 .net "and_in0ncom", 0 0, L_0x29121e0; 1 drivers
v0x282ff00_0 .net "and_in1com", 0 0, L_0x2911ea0; 1 drivers
v0x282ffa0_0 .alias "in0", 0 0, v0x28319c0_0;
v0x2830040_0 .alias "in1", 0 0, v0x2831aa0_0;
v0x28300c0_0 .net "nand_in0ncom", 0 0, L_0x2912090; 1 drivers
v0x2830160_0 .net "nand_in1com", 0 0, L_0x2911d50; 1 drivers
v0x2830200_0 .net "ncom", 0 0, L_0x2911fd0; 1 drivers
v0x28302a0_0 .net "nor_wire", 0 0, L_0x29122d0; 1 drivers
v0x2830340_0 .alias "result", 0 0, v0x2831b70_0;
v0x28303c0_0 .alias "sel0", 0 0, v0x2831840_0;
S_0x282f550 .scope module, "mux2" "mux_1bit" 3 40, 3 2, S_0x282f460;
 .timescale 0 0;
L_0x29125a0/d .functor NAND 1, C4<0>, L_0x2899530, C4<1>, C4<1>;
L_0x29125a0 .delay (20,20,20) L_0x29125a0/d;
L_0x2912700/d .functor NOT 1, L_0x29125a0, C4<0>, C4<0>, C4<0>;
L_0x2912700 .delay (10,10,10) L_0x2912700/d;
L_0x2912830/d .functor NOT 1, L_0x2899530, C4<0>, C4<0>, C4<0>;
L_0x2912830 .delay (10,10,10) L_0x2912830/d;
L_0x29128f0/d .functor NAND 1, L_0x2912470, L_0x2912830, C4<1>, C4<1>;
L_0x29128f0 .delay (20,20,20) L_0x29128f0/d;
L_0x2912a40/d .functor NOT 1, L_0x29128f0, C4<0>, C4<0>, C4<0>;
L_0x2912a40 .delay (10,10,10) L_0x2912a40/d;
L_0x2912b30/d .functor NOR 1, L_0x2912a40, L_0x2912700, C4<0>, C4<0>;
L_0x2912b30 .delay (20,20,20) L_0x2912b30/d;
L_0x2912cd0/d .functor NOT 1, L_0x2912b30, C4<0>, C4<0>, C4<0>;
L_0x2912cd0 .delay (10,10,10) L_0x2912cd0/d;
v0x282f640_0 .net "and_in0ncom", 0 0, L_0x2912a40; 1 drivers
v0x282f6e0_0 .net "and_in1com", 0 0, L_0x2912700; 1 drivers
v0x282f780_0 .alias "in0", 0 0, v0x2831b70_0;
v0x282f820_0 .alias "in1", 0 0, v0x2831690_0;
v0x282f8a0_0 .net "nand_in0ncom", 0 0, L_0x29128f0; 1 drivers
v0x282f940_0 .net "nand_in1com", 0 0, L_0x29125a0; 1 drivers
v0x282fa20_0 .net "ncom", 0 0, L_0x2912830; 1 drivers
v0x282fac0_0 .net "nor_wire", 0 0, L_0x2912b30; 1 drivers
v0x282fbb0_0 .alias "result", 0 0, v0x2835810_0;
v0x282fc50_0 .alias "sel0", 0 0, v0x2831910_0;
S_0x282ee40 .scope module, "xor_overflow" "xor_1bit" 2 115, 5 35, S_0x2765440;
 .timescale 0 0;
L_0x28b0b90/d .functor NAND 1, L_0x290dcd0, L_0x290f230, C4<1>, C4<1>;
L_0x28b0b90 .delay (20,20,20) L_0x28b0b90/d;
L_0x2907990/d .functor NOR 1, L_0x290dcd0, L_0x290f230, C4<0>, C4<0>;
L_0x2907990 .delay (20,20,20) L_0x2907990/d;
L_0x290d960/d .functor NOT 1, L_0x2907990, C4<0>, C4<0>, C4<0>;
L_0x290d960 .delay (10,10,10) L_0x290d960/d;
L_0x290da20/d .functor NAND 1, L_0x290d960, L_0x28b0b90, C4<1>, C4<1>;
L_0x290da20 .delay (20,20,20) L_0x290da20/d;
L_0x290db80/d .functor NOT 1, L_0x290da20, C4<0>, C4<0>, C4<0>;
L_0x290db80 .delay (10,10,10) L_0x290db80/d;
v0x282ef30_0 .net "a", 0 0, L_0x290dcd0; 1 drivers
v0x282eff0_0 .alias "b", 0 0, v0x283edb0_0;
v0x282f090_0 .net "nand_ab", 0 0, L_0x28b0b90; 1 drivers
v0x282f130_0 .net "nor_ab", 0 0, L_0x2907990; 1 drivers
v0x282f1b0_0 .net "nxor_ab", 0 0, L_0x290da20; 1 drivers
v0x282f250_0 .net "or_ab", 0 0, L_0x290d960; 1 drivers
v0x282f2f0_0 .alias "result", 0 0, v0x283f0c0_0;
S_0x282dc80 .scope module, "aluSub" "adder_1bit" 2 120, 4 1, S_0x2765440;
 .timescale 0 0;
L_0x2915120/d .functor NAND 1, L_0x29157f0, L_0x290dd70, C4<1>, C4<1>;
L_0x2915120 .delay (20,20,20) L_0x2915120/d;
L_0x2915250/d .functor NOT 1, L_0x2915120, C4<0>, C4<0>, C4<0>;
L_0x2915250 .delay (10,10,10) L_0x2915250/d;
L_0x29152f0/d .functor NAND 1, L_0x2913fe0, L_0x29149e0, C4<1>, C4<1>;
L_0x29152f0 .delay (20,20,20) L_0x29152f0/d;
L_0x2915420/d .functor NOT 1, L_0x29152f0, C4<0>, C4<0>, C4<0>;
L_0x2915420 .delay (10,10,10) L_0x2915420/d;
L_0x29154c0/d .functor NOR 1, L_0x2915420, L_0x2915250, C4<0>, C4<0>;
L_0x29154c0 .delay (20,20,20) L_0x29154c0/d;
L_0x2915630/d .functor NOT 1, L_0x29154c0, C4<0>, C4<0>, C4<0>;
L_0x2915630 .delay (10,10,10) L_0x2915630/d;
v0x282e690_0 .net "a", 0 0, L_0x29157f0; 1 drivers
v0x282e740_0 .net "and_ab", 0 0, L_0x2915250; 1 drivers
v0x282e7e0_0 .net "and_xor_ab_c", 0 0, L_0x2915420; 1 drivers
v0x282e880_0 .alias "b", 0 0, v0x283eb20_0;
v0x282e930_0 .net "carryin", 0 0, L_0x2913fe0; 1 drivers
v0x282e9e0_0 .alias "carryout", 0 0, v0x283e8a0_0;
v0x282eaa0_0 .net "nand_ab", 0 0, L_0x2915120; 1 drivers
v0x282eb20_0 .net "nand_xor_ab_c", 0 0, L_0x29152f0; 1 drivers
v0x282ebf0_0 .net "nco", 0 0, L_0x29154c0; 1 drivers
v0x282ec90_0 .alias "sum", 0 0, v0x283e920_0;
v0x282ed70_0 .net "xor_ab", 0 0, L_0x29149e0; 1 drivers
S_0x282e220 .scope module, "xor_1" "xor_1bit" 4 13, 5 35, S_0x282dc80;
 .timescale 0 0;
L_0x2914580/d .functor NAND 1, L_0x29157f0, L_0x290dd70, C4<1>, C4<1>;
L_0x2914580 .delay (20,20,20) L_0x2914580/d;
L_0x2914700/d .functor NOR 1, L_0x29157f0, L_0x290dd70, C4<0>, C4<0>;
L_0x2914700 .delay (20,20,20) L_0x2914700/d;
L_0x29147a0/d .functor NOT 1, L_0x2914700, C4<0>, C4<0>, C4<0>;
L_0x29147a0 .delay (10,10,10) L_0x29147a0/d;
L_0x2914860/d .functor NAND 1, L_0x29147a0, L_0x2914580, C4<1>, C4<1>;
L_0x2914860 .delay (20,20,20) L_0x2914860/d;
L_0x29149e0/d .functor NOT 1, L_0x2914860, C4<0>, C4<0>, C4<0>;
L_0x29149e0 .delay (10,10,10) L_0x29149e0/d;
v0x282e310_0 .alias "a", 0 0, v0x282e690_0;
v0x282e390_0 .alias "b", 0 0, v0x283eb20_0;
v0x282e410_0 .net "nand_ab", 0 0, L_0x2914580; 1 drivers
v0x282e490_0 .net "nor_ab", 0 0, L_0x2914700; 1 drivers
v0x282e510_0 .net "nxor_ab", 0 0, L_0x2914860; 1 drivers
v0x282e590_0 .net "or_ab", 0 0, L_0x29147a0; 1 drivers
v0x282e610_0 .alias "result", 0 0, v0x282ed70_0;
S_0x282dd70 .scope module, "xor_2" "xor_1bit" 4 14, 5 35, S_0x282dc80;
 .timescale 0 0;
L_0x2914b10/d .functor NAND 1, L_0x29149e0, L_0x2913fe0, C4<1>, C4<1>;
L_0x2914b10 .delay (20,20,20) L_0x2914b10/d;
L_0x2914c80/d .functor NOR 1, L_0x29149e0, L_0x2913fe0, C4<0>, C4<0>;
L_0x2914c80 .delay (20,20,20) L_0x2914c80/d;
L_0x2914d60/d .functor NOT 1, L_0x2914c80, C4<0>, C4<0>, C4<0>;
L_0x2914d60 .delay (10,10,10) L_0x2914d60/d;
L_0x2914e70/d .functor NAND 1, L_0x2914d60, L_0x2914b10, C4<1>, C4<1>;
L_0x2914e70 .delay (20,20,20) L_0x2914e70/d;
L_0x2914ff0/d .functor NOT 1, L_0x2914e70, C4<0>, C4<0>, C4<0>;
L_0x2914ff0 .delay (10,10,10) L_0x2914ff0/d;
v0x282de60_0 .alias "a", 0 0, v0x282ed70_0;
v0x282df00_0 .alias "b", 0 0, v0x282e930_0;
v0x282dfa0_0 .net "nand_ab", 0 0, L_0x2914b10; 1 drivers
v0x282e020_0 .net "nor_ab", 0 0, L_0x2914c80; 1 drivers
v0x282e0a0_0 .net "nxor_ab", 0 0, L_0x2914e70; 1 drivers
v0x282e120_0 .net "or_ab", 0 0, L_0x2914d60; 1 drivers
v0x282e1a0_0 .alias "result", 0 0, v0x283e920_0;
S_0x282d750 .scope module, "xor_slt" "xor_1bit" 2 124, 5 35, S_0x2765440;
 .timescale 0 0;
L_0x28b6900/d .functor NAND 1, L_0x2914ff0, L_0x290db80, C4<1>, C4<1>;
L_0x28b6900 .delay (20,20,20) L_0x28b6900/d;
L_0x28b69c0/d .functor NOR 1, L_0x2914ff0, L_0x290db80, C4<0>, C4<0>;
L_0x28b69c0 .delay (20,20,20) L_0x28b69c0/d;
L_0x28b6aa0/d .functor NOT 1, L_0x28b69c0, C4<0>, C4<0>, C4<0>;
L_0x28b6aa0 .delay (10,10,10) L_0x28b6aa0/d;
L_0x28b6bb0/d .functor NAND 1, L_0x28b6aa0, L_0x28b6900, C4<1>, C4<1>;
L_0x28b6bb0 .delay (20,20,20) L_0x28b6bb0/d;
L_0x2914080/d .functor NOT 1, L_0x28b6bb0, C4<0>, C4<0>, C4<0>;
L_0x2914080 .delay (10,10,10) L_0x2914080/d;
v0x282d840_0 .alias "a", 0 0, v0x283e920_0;
v0x282d900_0 .alias "b", 0 0, v0x283f0c0_0;
v0x282d9a0_0 .net "nand_ab", 0 0, L_0x28b6900; 1 drivers
v0x282da40_0 .net "nor_ab", 0 0, L_0x28b69c0; 1 drivers
v0x282dac0_0 .net "nxor_ab", 0 0, L_0x28b6bb0; 1 drivers
v0x282db60_0 .net "or_ab", 0 0, L_0x28b6aa0; 1 drivers
v0x282dc00_0 .alias "result", 0 0, v0x283eaa0_0;
S_0x282d080 .scope module, "sltOut" "mux_1bit" 2 125, 3 2, S_0x2765440;
 .timescale 0 0;
L_0x2914190/d .functor NAND 1, L_0x2914080, L_0x2915890, C4<1>, C4<1>;
L_0x2914190 .delay (20,20,20) L_0x2914190/d;
L_0x29142c0/d .functor NOT 1, L_0x2914190, C4<0>, C4<0>, C4<0>;
L_0x29142c0 .delay (10,10,10) L_0x29142c0/d;
L_0x29143a0/d .functor NOT 1, L_0x2915890, C4<0>, C4<0>, C4<0>;
L_0x29143a0 .delay (10,10,10) L_0x29143a0/d;
L_0x29165b0/d .functor NAND 1, L_0x290cfa0, L_0x29143a0, C4<1>, C4<1>;
L_0x29165b0 .delay (20,20,20) L_0x29165b0/d;
L_0x29166a0/d .functor NOT 1, L_0x29165b0, C4<0>, C4<0>, C4<0>;
L_0x29166a0 .delay (10,10,10) L_0x29166a0/d;
L_0x2916790/d .functor NOR 1, L_0x29166a0, L_0x29142c0, C4<0>, C4<0>;
L_0x2916790 .delay (20,20,20) L_0x2916790/d;
L_0x2916930/d .functor NOT 1, L_0x2916790, C4<0>, C4<0>, C4<0>;
L_0x2916930 .delay (10,10,10) L_0x2916930/d;
v0x282d170_0 .net "and_in0ncom", 0 0, L_0x29166a0; 1 drivers
v0x282d1f0_0 .net "and_in1com", 0 0, L_0x29142c0; 1 drivers
v0x282d270_0 .alias "in0", 0 0, v0x283e6d0_0;
v0x282d310_0 .alias "in1", 0 0, v0x283eaa0_0;
v0x282d390_0 .net "nand_in0ncom", 0 0, L_0x29165b0; 1 drivers
v0x282d430_0 .net "nand_in1com", 0 0, L_0x2914190; 1 drivers
v0x282d4d0_0 .net "ncom", 0 0, L_0x29143a0; 1 drivers
v0x282d570_0 .net "nor_wire", 0 0, L_0x2916790; 1 drivers
v0x282d610_0 .net "result", 0 0, L_0x2916930; 1 drivers
v0x282d6b0_0 .net "sel0", 0 0, L_0x2915890; 1 drivers
S_0x2826700 .scope generate, "ALU32[1]" "ALU32[1]" 2 105, 2 105, S_0x2765440;
 .timescale 0 0;
P_0x28250f8 .param/l "i" 2 105, +C4<01>;
S_0x2826830 .scope module, "_alu" "ALU_1bit" 2 106, 2 3, S_0x2826700;
 .timescale 0 0;
L_0x285aef0/d .functor NOT 1, L_0x2860600, C4<0>, C4<0>, C4<0>;
L_0x285aef0 .delay (10,10,10) L_0x285aef0/d;
v0x282c580_0 .net "carryin", 0 0, L_0x28606a0; 1 drivers
v0x282c620_0 .net "carryout", 0 0, L_0x285c540; 1 drivers
v0x282c6a0_0 .alias "invertB", 0 0, v0x283e550_0;
v0x282c720_0 .alias "muxIndex", 2 0, v0x283e5d0_0;
v0x282c7a0_0 .net "notB", 0 0, L_0x285aef0; 1 drivers
v0x282c820_0 .net "operandA", 0 0, L_0x2860560; 1 drivers
v0x282c8a0_0 .net "operandB", 0 0, L_0x2860600; 1 drivers
v0x282c9b0_0 .alias "othercontrolsignal", 0 0, v0x283e7a0_0;
v0x282ca30_0 .net "result", 0 0, L_0x285ff00; 1 drivers
v0x282cb00_0 .net "trueB", 0 0, L_0x285b590; 1 drivers
v0x282cbe0_0 .net "wAddSub", 0 0, L_0x285bf10; 1 drivers
v0x282ccf0_0 .net "wNandAnd", 0 0, L_0x285d4d0; 1 drivers
v0x282ce70_0 .net "wNorOr", 0 0, L_0x285df10; 1 drivers
v0x282cf80_0 .net "wXor", 0 0, L_0x285cab0; 1 drivers
L_0x2860030 .part v0x283cb80_0, 0, 1;
L_0x28600d0 .part v0x283cb80_0, 1, 1;
L_0x2860200 .part v0x283cb80_0, 2, 1;
S_0x282bdb0 .scope module, "mux_invertB" "mux_1bit" 2 18, 3 2, S_0x2826830;
 .timescale 0 0;
L_0x285afa0/d .functor NAND 1, L_0x285aef0, v0x283cb00_0, C4<1>, C4<1>;
L_0x285afa0 .delay (20,20,20) L_0x285afa0/d;
L_0x285b040/d .functor NOT 1, L_0x285afa0, C4<0>, C4<0>, C4<0>;
L_0x285b040 .delay (10,10,10) L_0x285b040/d;
L_0x285b130/d .functor NOT 1, v0x283cb00_0, C4<0>, C4<0>, C4<0>;
L_0x285b130 .delay (10,10,10) L_0x285b130/d;
L_0x285b1d0/d .functor NAND 1, L_0x2860600, L_0x285b130, C4<1>, C4<1>;
L_0x285b1d0 .delay (20,20,20) L_0x285b1d0/d;
L_0x285b2f0/d .functor NOT 1, L_0x285b1d0, C4<0>, C4<0>, C4<0>;
L_0x285b2f0 .delay (10,10,10) L_0x285b2f0/d;
L_0x285b410/d .functor NOR 1, L_0x285b2f0, L_0x285b040, C4<0>, C4<0>;
L_0x285b410 .delay (20,20,20) L_0x285b410/d;
L_0x285b590/d .functor NOT 1, L_0x285b410, C4<0>, C4<0>, C4<0>;
L_0x285b590 .delay (10,10,10) L_0x285b590/d;
v0x282bea0_0 .net "and_in0ncom", 0 0, L_0x285b2f0; 1 drivers
v0x282bf60_0 .net "and_in1com", 0 0, L_0x285b040; 1 drivers
v0x282c000_0 .alias "in0", 0 0, v0x282c8a0_0;
v0x282c080_0 .alias "in1", 0 0, v0x282c7a0_0;
v0x282c100_0 .net "nand_in0ncom", 0 0, L_0x285b1d0; 1 drivers
v0x282c1a0_0 .net "nand_in1com", 0 0, L_0x285afa0; 1 drivers
v0x282c240_0 .net "ncom", 0 0, L_0x285b130; 1 drivers
v0x282c2e0_0 .net "nor_wire", 0 0, L_0x285b410; 1 drivers
v0x282c3d0_0 .alias "result", 0 0, v0x282cb00_0;
v0x282c4a0_0 .alias "sel0", 0 0, v0x283e550_0;
S_0x282aac0 .scope module, "adder" "adder_1bit" 2 22, 4 1, S_0x2826830;
 .timescale 0 0;
L_0x285c000/d .functor NAND 1, L_0x2860560, L_0x285b590, C4<1>, C4<1>;
L_0x285c000 .delay (20,20,20) L_0x285c000/d;
L_0x285c170/d .functor NOT 1, L_0x285c000, C4<0>, C4<0>, C4<0>;
L_0x285c170 .delay (10,10,10) L_0x285c170/d;
L_0x285c210/d .functor NAND 1, L_0x28606a0, L_0x285ba30, C4<1>, C4<1>;
L_0x285c210 .delay (20,20,20) L_0x285c210/d;
L_0x285c2b0/d .functor NOT 1, L_0x285c210, C4<0>, C4<0>, C4<0>;
L_0x285c2b0 .delay (10,10,10) L_0x285c2b0/d;
L_0x285c3d0/d .functor NOR 1, L_0x285c2b0, L_0x285c170, C4<0>, C4<0>;
L_0x285c3d0 .delay (20,20,20) L_0x285c3d0/d;
L_0x285c540/d .functor NOT 1, L_0x285c3d0, C4<0>, C4<0>, C4<0>;
L_0x285c540 .delay (10,10,10) L_0x285c540/d;
v0x282b6a0_0 .alias "a", 0 0, v0x282c820_0;
v0x282b7b0_0 .net "and_ab", 0 0, L_0x285c170; 1 drivers
v0x282b850_0 .net "and_xor_ab_c", 0 0, L_0x285c2b0; 1 drivers
v0x282b8f0_0 .alias "b", 0 0, v0x282cb00_0;
v0x282b970_0 .alias "carryin", 0 0, v0x282c580_0;
v0x282b9f0_0 .alias "carryout", 0 0, v0x282c620_0;
v0x282bab0_0 .net "nand_ab", 0 0, L_0x285c000; 1 drivers
v0x282bb30_0 .net "nand_xor_ab_c", 0 0, L_0x285c210; 1 drivers
v0x282bbb0_0 .net "nco", 0 0, L_0x285c3d0; 1 drivers
v0x282bc50_0 .alias "sum", 0 0, v0x282cbe0_0;
v0x282bd30_0 .net "xor_ab", 0 0, L_0x285ba30; 1 drivers
S_0x282b150 .scope module, "xor_1" "xor_1bit" 4 13, 5 35, S_0x282aac0;
 .timescale 0 0;
L_0x285b6c0/d .functor NAND 1, L_0x2860560, L_0x285b590, C4<1>, C4<1>;
L_0x285b6c0 .delay (20,20,20) L_0x285b6c0/d;
L_0x285b760/d .functor NOR 1, L_0x2860560, L_0x285b590, C4<0>, C4<0>;
L_0x285b760 .delay (20,20,20) L_0x285b760/d;
L_0x285b800/d .functor NOT 1, L_0x285b760, C4<0>, C4<0>, C4<0>;
L_0x285b800 .delay (10,10,10) L_0x285b800/d;
L_0x285b8f0/d .functor NAND 1, L_0x285b800, L_0x285b6c0, C4<1>, C4<1>;
L_0x285b8f0 .delay (20,20,20) L_0x285b8f0/d;
L_0x285ba30/d .functor NOT 1, L_0x285b8f0, C4<0>, C4<0>, C4<0>;
L_0x285ba30 .delay (10,10,10) L_0x285ba30/d;
v0x282b240_0 .alias "a", 0 0, v0x282c820_0;
v0x282b2e0_0 .alias "b", 0 0, v0x282cb00_0;
v0x282b380_0 .net "nand_ab", 0 0, L_0x285b6c0; 1 drivers
v0x282b420_0 .net "nor_ab", 0 0, L_0x285b760; 1 drivers
v0x282b4a0_0 .net "nxor_ab", 0 0, L_0x285b8f0; 1 drivers
v0x282b540_0 .net "or_ab", 0 0, L_0x285b800; 1 drivers
v0x282b620_0 .alias "result", 0 0, v0x282bd30_0;
S_0x282abb0 .scope module, "xor_2" "xor_1bit" 4 14, 5 35, S_0x282aac0;
 .timescale 0 0;
L_0x285bb20/d .functor NAND 1, L_0x285ba30, L_0x28606a0, C4<1>, C4<1>;
L_0x285bb20 .delay (20,20,20) L_0x285bb20/d;
L_0x285bc50/d .functor NOR 1, L_0x285ba30, L_0x28606a0, C4<0>, C4<0>;
L_0x285bc50 .delay (20,20,20) L_0x285bc50/d;
L_0x285bd80/d .functor NOT 1, L_0x285bc50, C4<0>, C4<0>, C4<0>;
L_0x285bd80 .delay (10,10,10) L_0x285bd80/d;
L_0x285be20/d .functor NAND 1, L_0x285bd80, L_0x285bb20, C4<1>, C4<1>;
L_0x285be20 .delay (20,20,20) L_0x285be20/d;
L_0x285bf10/d .functor NOT 1, L_0x285be20, C4<0>, C4<0>, C4<0>;
L_0x285bf10 .delay (10,10,10) L_0x285bf10/d;
v0x282aca0_0 .alias "a", 0 0, v0x282bd30_0;
v0x282ad40_0 .alias "b", 0 0, v0x282c580_0;
v0x282ade0_0 .net "nand_ab", 0 0, L_0x285bb20; 1 drivers
v0x282ae80_0 .net "nor_ab", 0 0, L_0x285bc50; 1 drivers
v0x282af00_0 .net "nxor_ab", 0 0, L_0x285be20; 1 drivers
v0x282afa0_0 .net "or_ab", 0 0, L_0x285bd80; 1 drivers
v0x282b080_0 .alias "result", 0 0, v0x282cbe0_0;
S_0x282a570 .scope module, "xor_gate" "xor_1bit" 2 23, 5 35, S_0x2826830;
 .timescale 0 0;
L_0x285c6c0/d .functor NAND 1, L_0x2860560, L_0x2860600, C4<1>, C4<1>;
L_0x285c6c0 .delay (20,20,20) L_0x285c6c0/d;
L_0x285c760/d .functor NOR 1, L_0x2860560, L_0x2860600, C4<0>, C4<0>;
L_0x285c760 .delay (20,20,20) L_0x285c760/d;
L_0x285c8d0/d .functor NOT 1, L_0x285c760, C4<0>, C4<0>, C4<0>;
L_0x285c8d0 .delay (10,10,10) L_0x285c8d0/d;
L_0x285c970/d .functor NAND 1, L_0x285c8d0, L_0x285c6c0, C4<1>, C4<1>;
L_0x285c970 .delay (20,20,20) L_0x285c970/d;
L_0x285cab0/d .functor NOT 1, L_0x285c970, C4<0>, C4<0>, C4<0>;
L_0x285cab0 .delay (10,10,10) L_0x285cab0/d;
v0x282a660_0 .alias "a", 0 0, v0x282c820_0;
v0x282a6e0_0 .alias "b", 0 0, v0x282c8a0_0;
v0x282a7b0_0 .net "nand_ab", 0 0, L_0x285c6c0; 1 drivers
v0x282a830_0 .net "nor_ab", 0 0, L_0x285c760; 1 drivers
v0x282a8b0_0 .net "nxor_ab", 0 0, L_0x285c970; 1 drivers
v0x282a930_0 .net "or_ab", 0 0, L_0x285c8d0; 1 drivers
v0x282a9f0_0 .alias "result", 0 0, v0x282cf80_0;
S_0x2829980 .scope module, "nand_and_gate" "nand_and_1bit" 2 24, 5 19, S_0x2826830;
 .timescale 0 0;
L_0x285cbe0/d .functor NAND 1, L_0x2860560, L_0x2860600, C4<1>, C4<1>;
L_0x285cbe0 .delay (20,20,20) L_0x285cbe0/d;
L_0x285ccf0/d .functor NOT 1, L_0x285cbe0, C4<0>, C4<0>, C4<0>;
L_0x285ccf0 .delay (10,10,10) L_0x285ccf0/d;
v0x282a1f0_0 .alias "a", 0 0, v0x282c820_0;
v0x282a290_0 .net "and_ab", 0 0, L_0x285ccf0; 1 drivers
v0x282a310_0 .alias "b", 0 0, v0x282c8a0_0;
v0x282a390_0 .net "nand_ab", 0 0, L_0x285cbe0; 1 drivers
v0x282a470_0 .alias "othercontrolsignal", 0 0, v0x283e7a0_0;
v0x282a4f0_0 .alias "result", 0 0, v0x282ccf0_0;
S_0x2829a70 .scope module, "mux0" "mux_1bit" 5 32, 3 2, S_0x2829980;
 .timescale 0 0;
L_0x285ce40/d .functor NAND 1, L_0x285ccf0, v0x27d62f0_0, C4<1>, C4<1>;
L_0x285ce40 .delay (20,20,20) L_0x285ce40/d;
L_0x285cf00/d .functor NOT 1, L_0x285ce40, C4<0>, C4<0>, C4<0>;
L_0x285cf00 .delay (10,10,10) L_0x285cf00/d;
L_0x285d030/d .functor NOT 1, v0x27d62f0_0, C4<0>, C4<0>, C4<0>;
L_0x285d030 .delay (10,10,10) L_0x285d030/d;
L_0x285d0f0/d .functor NAND 1, L_0x285cbe0, L_0x285d030, C4<1>, C4<1>;
L_0x285d0f0 .delay (20,20,20) L_0x285d0f0/d;
L_0x285d240/d .functor NOT 1, L_0x285d0f0, C4<0>, C4<0>, C4<0>;
L_0x285d240 .delay (10,10,10) L_0x285d240/d;
L_0x285d330/d .functor NOR 1, L_0x285d240, L_0x285cf00, C4<0>, C4<0>;
L_0x285d330 .delay (20,20,20) L_0x285d330/d;
L_0x285d4d0/d .functor NOT 1, L_0x285d330, C4<0>, C4<0>, C4<0>;
L_0x285d4d0 .delay (10,10,10) L_0x285d4d0/d;
v0x2829b60_0 .net "and_in0ncom", 0 0, L_0x285d240; 1 drivers
v0x2829be0_0 .net "and_in1com", 0 0, L_0x285cf00; 1 drivers
v0x2829c60_0 .alias "in0", 0 0, v0x282a390_0;
v0x2829d00_0 .alias "in1", 0 0, v0x282a290_0;
v0x2829d80_0 .net "nand_in0ncom", 0 0, L_0x285d0f0; 1 drivers
v0x2829e20_0 .net "nand_in1com", 0 0, L_0x285ce40; 1 drivers
v0x2829f00_0 .net "ncom", 0 0, L_0x285d030; 1 drivers
v0x2829fa0_0 .net "nor_wire", 0 0, L_0x285d330; 1 drivers
v0x282a040_0 .alias "result", 0 0, v0x282ccf0_0;
v0x282a110_0 .alias "sel0", 0 0, v0x283e7a0_0;
S_0x2828ee0 .scope module, "nor_or_gate" "nor_or_1bit" 2 25, 5 3, S_0x2826830;
 .timescale 0 0;
L_0x285d600/d .functor NOR 1, L_0x2860560, L_0x2860600, C4<0>, C4<0>;
L_0x285d600 .delay (20,20,20) L_0x285d600/d;
L_0x285d730/d .functor NOT 1, L_0x285d600, C4<0>, C4<0>, C4<0>;
L_0x285d730 .delay (10,10,10) L_0x285d730/d;
v0x2829660_0 .alias "a", 0 0, v0x282c820_0;
v0x28296e0_0 .alias "b", 0 0, v0x282c8a0_0;
v0x2829780_0 .net "nor_ab", 0 0, L_0x285d600; 1 drivers
v0x2829800_0 .net "or_ab", 0 0, L_0x285d730; 1 drivers
v0x2829880_0 .alias "othercontrolsignal", 0 0, v0x283e7a0_0;
v0x2829900_0 .alias "result", 0 0, v0x282ce70_0;
S_0x2828fd0 .scope module, "mux0" "mux_1bit" 5 16, 3 2, S_0x2828ee0;
 .timescale 0 0;
L_0x285d880/d .functor NAND 1, L_0x285d730, v0x27d62f0_0, C4<1>, C4<1>;
L_0x285d880 .delay (20,20,20) L_0x285d880/d;
L_0x285d940/d .functor NOT 1, L_0x285d880, C4<0>, C4<0>, C4<0>;
L_0x285d940 .delay (10,10,10) L_0x285d940/d;
L_0x285da70/d .functor NOT 1, v0x27d62f0_0, C4<0>, C4<0>, C4<0>;
L_0x285da70 .delay (10,10,10) L_0x285da70/d;
L_0x285db30/d .functor NAND 1, L_0x285d600, L_0x285da70, C4<1>, C4<1>;
L_0x285db30 .delay (20,20,20) L_0x285db30/d;
L_0x285dc80/d .functor NOT 1, L_0x285db30, C4<0>, C4<0>, C4<0>;
L_0x285dc80 .delay (10,10,10) L_0x285dc80/d;
L_0x285dd70/d .functor NOR 1, L_0x285dc80, L_0x285d940, C4<0>, C4<0>;
L_0x285dd70 .delay (20,20,20) L_0x285dd70/d;
L_0x285df10/d .functor NOT 1, L_0x285dd70, C4<0>, C4<0>, C4<0>;
L_0x285df10 .delay (10,10,10) L_0x285df10/d;
v0x28290c0_0 .net "and_in0ncom", 0 0, L_0x285dc80; 1 drivers
v0x2829140_0 .net "and_in1com", 0 0, L_0x285d940; 1 drivers
v0x28291c0_0 .alias "in0", 0 0, v0x2829780_0;
v0x2829240_0 .alias "in1", 0 0, v0x2829800_0;
v0x28292c0_0 .net "nand_in0ncom", 0 0, L_0x285db30; 1 drivers
v0x2829340_0 .net "nand_in1com", 0 0, L_0x285d880; 1 drivers
v0x28293c0_0 .net "ncom", 0 0, L_0x285da70; 1 drivers
v0x2829440_0 .net "nor_wire", 0 0, L_0x285dd70; 1 drivers
v0x2829510_0 .alias "result", 0 0, v0x282ce70_0;
v0x28295e0_0 .alias "sel0", 0 0, v0x283e7a0_0;
S_0x2826920 .scope module, "mainMux" "mux_alu" 2 28, 3 22, S_0x2826830;
 .timescale 0 0;
v0x2828730_0 .alias "in0", 0 0, v0x282cbe0_0;
v0x28287e0_0 .alias "in1", 0 0, v0x282cf80_0;
v0x2828890_0 .alias "in2", 0 0, v0x282ccf0_0;
v0x2828940_0 .alias "in3", 0 0, v0x282ce70_0;
v0x2828a20_0 .net "in4", 0 0, C4<0>; 1 drivers
v0x2828ad0_0 .alias "result", 0 0, v0x282ca30_0;
v0x2828b50_0 .net "sel0", 0 0, L_0x2860030; 1 drivers
v0x2828bd0_0 .net "sel1", 0 0, L_0x28600d0; 1 drivers
v0x2828c50_0 .net "sel2", 0 0, L_0x2860200; 1 drivers
v0x2828d00_0 .net "w0", 0 0, L_0x285e6d0; 1 drivers
v0x2828de0_0 .net "w1", 0 0, L_0x285ee50; 1 drivers
v0x2828e60_0 .net "w2", 0 0, L_0x285f6a0; 1 drivers
S_0x2827fe0 .scope module, "mux00" "mux_1bit" 3 37, 3 2, S_0x2826920;
 .timescale 0 0;
L_0x285e040/d .functor NAND 1, L_0x285cab0, L_0x2860030, C4<1>, C4<1>;
L_0x285e040 .delay (20,20,20) L_0x285e040/d;
L_0x285e100/d .functor NOT 1, L_0x285e040, C4<0>, C4<0>, C4<0>;
L_0x285e100 .delay (10,10,10) L_0x285e100/d;
L_0x285e230/d .functor NOT 1, L_0x2860030, C4<0>, C4<0>, C4<0>;
L_0x285e230 .delay (10,10,10) L_0x285e230/d;
L_0x285e380/d .functor NAND 1, L_0x285bf10, L_0x285e230, C4<1>, C4<1>;
L_0x285e380 .delay (20,20,20) L_0x285e380/d;
L_0x285e440/d .functor NOT 1, L_0x285e380, C4<0>, C4<0>, C4<0>;
L_0x285e440 .delay (10,10,10) L_0x285e440/d;
L_0x285e530/d .functor NOR 1, L_0x285e440, L_0x285e100, C4<0>, C4<0>;
L_0x285e530 .delay (20,20,20) L_0x285e530/d;
L_0x285e6d0/d .functor NOT 1, L_0x285e530, C4<0>, C4<0>, C4<0>;
L_0x285e6d0 .delay (10,10,10) L_0x285e6d0/d;
v0x28280d0_0 .net "and_in0ncom", 0 0, L_0x285e440; 1 drivers
v0x2828190_0 .net "and_in1com", 0 0, L_0x285e100; 1 drivers
v0x2828230_0 .alias "in0", 0 0, v0x282cbe0_0;
v0x28282d0_0 .alias "in1", 0 0, v0x282cf80_0;
v0x2828350_0 .net "nand_in0ncom", 0 0, L_0x285e380; 1 drivers
v0x28283f0_0 .net "nand_in1com", 0 0, L_0x285e040; 1 drivers
v0x2828490_0 .net "ncom", 0 0, L_0x285e230; 1 drivers
v0x2828530_0 .net "nor_wire", 0 0, L_0x285e530; 1 drivers
v0x28285d0_0 .alias "result", 0 0, v0x2828d00_0;
v0x2828650_0 .alias "sel0", 0 0, v0x2828b50_0;
S_0x2827890 .scope module, "mux01" "mux_1bit" 3 38, 3 2, S_0x2826920;
 .timescale 0 0;
L_0x285e800/d .functor NAND 1, L_0x285df10, L_0x2860030, C4<1>, C4<1>;
L_0x285e800 .delay (20,20,20) L_0x285e800/d;
L_0x285e8c0/d .functor NOT 1, L_0x285e800, C4<0>, C4<0>, C4<0>;
L_0x285e8c0 .delay (10,10,10) L_0x285e8c0/d;
L_0x285e9f0/d .functor NOT 1, L_0x2860030, C4<0>, C4<0>, C4<0>;
L_0x285e9f0 .delay (10,10,10) L_0x285e9f0/d;
L_0x285eab0/d .functor NAND 1, L_0x285d4d0, L_0x285e9f0, C4<1>, C4<1>;
L_0x285eab0 .delay (20,20,20) L_0x285eab0/d;
L_0x285ebc0/d .functor NOT 1, L_0x285eab0, C4<0>, C4<0>, C4<0>;
L_0x285ebc0 .delay (10,10,10) L_0x285ebc0/d;
L_0x285ecb0/d .functor NOR 1, L_0x285ebc0, L_0x285e8c0, C4<0>, C4<0>;
L_0x285ecb0 .delay (20,20,20) L_0x285ecb0/d;
L_0x285ee50/d .functor NOT 1, L_0x285ecb0, C4<0>, C4<0>, C4<0>;
L_0x285ee50 .delay (10,10,10) L_0x285ee50/d;
v0x2827980_0 .net "and_in0ncom", 0 0, L_0x285ebc0; 1 drivers
v0x2827a40_0 .net "and_in1com", 0 0, L_0x285e8c0; 1 drivers
v0x2827ae0_0 .alias "in0", 0 0, v0x282ccf0_0;
v0x2827b80_0 .alias "in1", 0 0, v0x282ce70_0;
v0x2827c00_0 .net "nand_in0ncom", 0 0, L_0x285eab0; 1 drivers
v0x2827ca0_0 .net "nand_in1com", 0 0, L_0x285e800; 1 drivers
v0x2827d40_0 .net "ncom", 0 0, L_0x285e9f0; 1 drivers
v0x2827de0_0 .net "nor_wire", 0 0, L_0x285ecb0; 1 drivers
v0x2827e80_0 .alias "result", 0 0, v0x2828de0_0;
v0x2827f00_0 .alias "sel0", 0 0, v0x2828b50_0;
S_0x2827140 .scope module, "mux1" "mux_1bit" 3 39, 3 2, S_0x2826920;
 .timescale 0 0;
L_0x285ef80/d .functor NAND 1, L_0x285ee50, L_0x28600d0, C4<1>, C4<1>;
L_0x285ef80 .delay (20,20,20) L_0x285ef80/d;
L_0x285f0d0/d .functor NOT 1, L_0x285ef80, C4<0>, C4<0>, C4<0>;
L_0x285f0d0 .delay (10,10,10) L_0x285f0d0/d;
L_0x285f200/d .functor NOT 1, L_0x28600d0, C4<0>, C4<0>, C4<0>;
L_0x285f200 .delay (10,10,10) L_0x285f200/d;
L_0x285f2c0/d .functor NAND 1, L_0x285e6d0, L_0x285f200, C4<1>, C4<1>;
L_0x285f2c0 .delay (20,20,20) L_0x285f2c0/d;
L_0x285f410/d .functor NOT 1, L_0x285f2c0, C4<0>, C4<0>, C4<0>;
L_0x285f410 .delay (10,10,10) L_0x285f410/d;
L_0x285f500/d .functor NOR 1, L_0x285f410, L_0x285f0d0, C4<0>, C4<0>;
L_0x285f500 .delay (20,20,20) L_0x285f500/d;
L_0x285f6a0/d .functor NOT 1, L_0x285f500, C4<0>, C4<0>, C4<0>;
L_0x285f6a0 .delay (10,10,10) L_0x285f6a0/d;
v0x2827230_0 .net "and_in0ncom", 0 0, L_0x285f410; 1 drivers
v0x28272f0_0 .net "and_in1com", 0 0, L_0x285f0d0; 1 drivers
v0x2827390_0 .alias "in0", 0 0, v0x2828d00_0;
v0x2827430_0 .alias "in1", 0 0, v0x2828de0_0;
v0x28274b0_0 .net "nand_in0ncom", 0 0, L_0x285f2c0; 1 drivers
v0x2827550_0 .net "nand_in1com", 0 0, L_0x285ef80; 1 drivers
v0x28275f0_0 .net "ncom", 0 0, L_0x285f200; 1 drivers
v0x2827690_0 .net "nor_wire", 0 0, L_0x285f500; 1 drivers
v0x2827730_0 .alias "result", 0 0, v0x2828e60_0;
v0x28277b0_0 .alias "sel0", 0 0, v0x2828bd0_0;
S_0x2826a10 .scope module, "mux2" "mux_1bit" 3 40, 3 2, S_0x2826920;
 .timescale 0 0;
L_0x285f7d0/d .functor NAND 1, C4<0>, L_0x2860200, C4<1>, C4<1>;
L_0x285f7d0 .delay (20,20,20) L_0x285f7d0/d;
L_0x285f930/d .functor NOT 1, L_0x285f7d0, C4<0>, C4<0>, C4<0>;
L_0x285f930 .delay (10,10,10) L_0x285f930/d;
L_0x285fa60/d .functor NOT 1, L_0x2860200, C4<0>, C4<0>, C4<0>;
L_0x285fa60 .delay (10,10,10) L_0x285fa60/d;
L_0x285fb20/d .functor NAND 1, L_0x285f6a0, L_0x285fa60, C4<1>, C4<1>;
L_0x285fb20 .delay (20,20,20) L_0x285fb20/d;
L_0x285fc70/d .functor NOT 1, L_0x285fb20, C4<0>, C4<0>, C4<0>;
L_0x285fc70 .delay (10,10,10) L_0x285fc70/d;
L_0x285fd60/d .functor NOR 1, L_0x285fc70, L_0x285f930, C4<0>, C4<0>;
L_0x285fd60 .delay (20,20,20) L_0x285fd60/d;
L_0x285ff00/d .functor NOT 1, L_0x285fd60, C4<0>, C4<0>, C4<0>;
L_0x285ff00 .delay (10,10,10) L_0x285ff00/d;
v0x2826b00_0 .net "and_in0ncom", 0 0, L_0x285fc70; 1 drivers
v0x2826b80_0 .net "and_in1com", 0 0, L_0x285f930; 1 drivers
v0x2826c20_0 .alias "in0", 0 0, v0x2828e60_0;
v0x2826cc0_0 .alias "in1", 0 0, v0x2828a20_0;
v0x2826d40_0 .net "nand_in0ncom", 0 0, L_0x285fb20; 1 drivers
v0x2826de0_0 .net "nand_in1com", 0 0, L_0x285f7d0; 1 drivers
v0x2826ec0_0 .net "ncom", 0 0, L_0x285fa60; 1 drivers
v0x2826f60_0 .net "nor_wire", 0 0, L_0x285fd60; 1 drivers
v0x2827000_0 .alias "result", 0 0, v0x282ca30_0;
v0x28270a0_0 .alias "sel0", 0 0, v0x2828c50_0;
S_0x281fd80 .scope generate, "ALU32[2]" "ALU32[2]" 2 105, 2 105, S_0x2765440;
 .timescale 0 0;
P_0x281e778 .param/l "i" 2 105, +C4<010>;
S_0x281feb0 .scope module, "_alu" "ALU_1bit" 2 106, 2 3, S_0x281fd80;
 .timescale 0 0;
L_0x2860790/d .functor NOT 1, L_0x2866320, C4<0>, C4<0>, C4<0>;
L_0x2860790 .delay (10,10,10) L_0x2860790/d;
v0x2825c00_0 .net "carryin", 0 0, L_0x28663c0; 1 drivers
v0x2825ca0_0 .net "carryout", 0 0, L_0x28620d0; 1 drivers
v0x2825d20_0 .alias "invertB", 0 0, v0x283e550_0;
v0x2825da0_0 .alias "muxIndex", 2 0, v0x283e5d0_0;
v0x2825e20_0 .net "notB", 0 0, L_0x2860790; 1 drivers
v0x2825ea0_0 .net "operandA", 0 0, L_0x2866280; 1 drivers
v0x2825f20_0 .net "operandB", 0 0, L_0x2866320; 1 drivers
v0x2826030_0 .alias "othercontrolsignal", 0 0, v0x283e7a0_0;
v0x28260b0_0 .net "result", 0 0, L_0x2865bc0; 1 drivers
v0x2826180_0 .net "trueB", 0 0, L_0x2860f10; 1 drivers
v0x2826260_0 .net "wAddSub", 0 0, L_0x2861a30; 1 drivers
v0x2826370_0 .net "wNandAnd", 0 0, L_0x2863190; 1 drivers
v0x28264f0_0 .net "wNorOr", 0 0, L_0x2863bd0; 1 drivers
v0x2826600_0 .net "wXor", 0 0, L_0x2862730; 1 drivers
L_0x2865cf0 .part v0x283cb80_0, 0, 1;
L_0x2865d90 .part v0x283cb80_0, 1, 1;
L_0x2865ec0 .part v0x283cb80_0, 2, 1;
S_0x2825430 .scope module, "mux_invertB" "mux_1bit" 2 18, 3 2, S_0x281feb0;
 .timescale 0 0;
L_0x28608a0/d .functor NAND 1, L_0x2860790, v0x283cb00_0, C4<1>, C4<1>;
L_0x28608a0 .delay (20,20,20) L_0x28608a0/d;
L_0x2860980/d .functor NOT 1, L_0x28608a0, C4<0>, C4<0>, C4<0>;
L_0x2860980 .delay (10,10,10) L_0x2860980/d;
L_0x2860ab0/d .functor NOT 1, v0x283cb00_0, C4<0>, C4<0>, C4<0>;
L_0x2860ab0 .delay (10,10,10) L_0x2860ab0/d;
L_0x2860b70/d .functor NAND 1, L_0x2866320, L_0x2860ab0, C4<1>, C4<1>;
L_0x2860b70 .delay (20,20,20) L_0x2860b70/d;
L_0x2860c80/d .functor NOT 1, L_0x2860b70, C4<0>, C4<0>, C4<0>;
L_0x2860c80 .delay (10,10,10) L_0x2860c80/d;
L_0x2860d70/d .functor NOR 1, L_0x2860c80, L_0x2860980, C4<0>, C4<0>;
L_0x2860d70 .delay (20,20,20) L_0x2860d70/d;
L_0x2860f10/d .functor NOT 1, L_0x2860d70, C4<0>, C4<0>, C4<0>;
L_0x2860f10 .delay (10,10,10) L_0x2860f10/d;
v0x2825520_0 .net "and_in0ncom", 0 0, L_0x2860c80; 1 drivers
v0x28255e0_0 .net "and_in1com", 0 0, L_0x2860980; 1 drivers
v0x2825680_0 .alias "in0", 0 0, v0x2825f20_0;
v0x2825700_0 .alias "in1", 0 0, v0x2825e20_0;
v0x2825780_0 .net "nand_in0ncom", 0 0, L_0x2860b70; 1 drivers
v0x2825820_0 .net "nand_in1com", 0 0, L_0x28608a0; 1 drivers
v0x28258c0_0 .net "ncom", 0 0, L_0x2860ab0; 1 drivers
v0x2825960_0 .net "nor_wire", 0 0, L_0x2860d70; 1 drivers
v0x2825a50_0 .alias "result", 0 0, v0x2826180_0;
v0x2825b20_0 .alias "sel0", 0 0, v0x283e550_0;
S_0x2824140 .scope module, "adder" "adder_1bit" 2 22, 4 1, S_0x281feb0;
 .timescale 0 0;
L_0x2861b40/d .functor NAND 1, L_0x2866280, L_0x2860f10, C4<1>, C4<1>;
L_0x2861b40 .delay (20,20,20) L_0x2861b40/d;
L_0x2861cb0/d .functor NOT 1, L_0x2861b40, C4<0>, C4<0>, C4<0>;
L_0x2861cb0 .delay (10,10,10) L_0x2861cb0/d;
L_0x2861dc0/d .functor NAND 1, L_0x28663c0, L_0x2861490, C4<1>, C4<1>;
L_0x2861dc0 .delay (20,20,20) L_0x2861dc0/d;
L_0x2861e80/d .functor NOT 1, L_0x2861dc0, C4<0>, C4<0>, C4<0>;
L_0x2861e80 .delay (10,10,10) L_0x2861e80/d;
L_0x2861f90/d .functor NOR 1, L_0x2861e80, L_0x2861cb0, C4<0>, C4<0>;
L_0x2861f90 .delay (20,20,20) L_0x2861f90/d;
L_0x28620d0/d .functor NOT 1, L_0x2861f90, C4<0>, C4<0>, C4<0>;
L_0x28620d0 .delay (10,10,10) L_0x28620d0/d;
v0x2824d20_0 .alias "a", 0 0, v0x2825ea0_0;
v0x2824e30_0 .net "and_ab", 0 0, L_0x2861cb0; 1 drivers
v0x2824ed0_0 .net "and_xor_ab_c", 0 0, L_0x2861e80; 1 drivers
v0x2824f70_0 .alias "b", 0 0, v0x2826180_0;
v0x2824ff0_0 .alias "carryin", 0 0, v0x2825c00_0;
v0x2825070_0 .alias "carryout", 0 0, v0x2825ca0_0;
v0x2825130_0 .net "nand_ab", 0 0, L_0x2861b40; 1 drivers
v0x28251b0_0 .net "nand_xor_ab_c", 0 0, L_0x2861dc0; 1 drivers
v0x2825230_0 .net "nco", 0 0, L_0x2861f90; 1 drivers
v0x28252d0_0 .alias "sum", 0 0, v0x2826260_0;
v0x28253b0_0 .net "xor_ab", 0 0, L_0x2861490; 1 drivers
S_0x28247d0 .scope module, "xor_1" "xor_1bit" 4 13, 5 35, S_0x2824140;
 .timescale 0 0;
L_0x2861080/d .functor NAND 1, L_0x2866280, L_0x2860f10, C4<1>, C4<1>;
L_0x2861080 .delay (20,20,20) L_0x2861080/d;
L_0x2861140/d .functor NOR 1, L_0x2866280, L_0x2860f10, C4<0>, C4<0>;
L_0x2861140 .delay (20,20,20) L_0x2861140/d;
L_0x2861220/d .functor NOT 1, L_0x2861140, C4<0>, C4<0>, C4<0>;
L_0x2861220 .delay (10,10,10) L_0x2861220/d;
L_0x2861330/d .functor NAND 1, L_0x2861220, L_0x2861080, C4<1>, C4<1>;
L_0x2861330 .delay (20,20,20) L_0x2861330/d;
L_0x2861490/d .functor NOT 1, L_0x2861330, C4<0>, C4<0>, C4<0>;
L_0x2861490 .delay (10,10,10) L_0x2861490/d;
v0x28248c0_0 .alias "a", 0 0, v0x2825ea0_0;
v0x2824960_0 .alias "b", 0 0, v0x2826180_0;
v0x2824a00_0 .net "nand_ab", 0 0, L_0x2861080; 1 drivers
v0x2824aa0_0 .net "nor_ab", 0 0, L_0x2861140; 1 drivers
v0x2824b20_0 .net "nxor_ab", 0 0, L_0x2861330; 1 drivers
v0x2824bc0_0 .net "or_ab", 0 0, L_0x2861220; 1 drivers
v0x2824ca0_0 .alias "result", 0 0, v0x28253b0_0;
S_0x2824230 .scope module, "xor_2" "xor_1bit" 4 14, 5 35, S_0x2824140;
 .timescale 0 0;
L_0x28615a0/d .functor NAND 1, L_0x2861490, L_0x28663c0, C4<1>, C4<1>;
L_0x28615a0 .delay (20,20,20) L_0x28615a0/d;
L_0x28616f0/d .functor NOR 1, L_0x2861490, L_0x28663c0, C4<0>, C4<0>;
L_0x28616f0 .delay (20,20,20) L_0x28616f0/d;
L_0x2861860/d .functor NOT 1, L_0x28616f0, C4<0>, C4<0>, C4<0>;
L_0x2861860 .delay (10,10,10) L_0x2861860/d;
L_0x2861920/d .functor NAND 1, L_0x2861860, L_0x28615a0, C4<1>, C4<1>;
L_0x2861920 .delay (20,20,20) L_0x2861920/d;
L_0x2861a30/d .functor NOT 1, L_0x2861920, C4<0>, C4<0>, C4<0>;
L_0x2861a30 .delay (10,10,10) L_0x2861a30/d;
v0x2824320_0 .alias "a", 0 0, v0x28253b0_0;
v0x28243c0_0 .alias "b", 0 0, v0x2825c00_0;
v0x2824460_0 .net "nand_ab", 0 0, L_0x28615a0; 1 drivers
v0x2824500_0 .net "nor_ab", 0 0, L_0x28616f0; 1 drivers
v0x2824580_0 .net "nxor_ab", 0 0, L_0x2861920; 1 drivers
v0x2824620_0 .net "or_ab", 0 0, L_0x2861860; 1 drivers
v0x2824700_0 .alias "result", 0 0, v0x2826260_0;
S_0x2823bf0 .scope module, "xor_gate" "xor_1bit" 2 23, 5 35, S_0x281feb0;
 .timescale 0 0;
L_0x2862290/d .functor NAND 1, L_0x2866280, L_0x2866320, C4<1>, C4<1>;
L_0x2862290 .delay (20,20,20) L_0x2862290/d;
L_0x2862350/d .functor NOR 1, L_0x2866280, L_0x2866320, C4<0>, C4<0>;
L_0x2862350 .delay (20,20,20) L_0x2862350/d;
L_0x28624e0/d .functor NOT 1, L_0x2862350, C4<0>, C4<0>, C4<0>;
L_0x28624e0 .delay (10,10,10) L_0x28624e0/d;
L_0x28625d0/d .functor NAND 1, L_0x28624e0, L_0x2862290, C4<1>, C4<1>;
L_0x28625d0 .delay (20,20,20) L_0x28625d0/d;
L_0x2862730/d .functor NOT 1, L_0x28625d0, C4<0>, C4<0>, C4<0>;
L_0x2862730 .delay (10,10,10) L_0x2862730/d;
v0x2823ce0_0 .alias "a", 0 0, v0x2825ea0_0;
v0x2823d60_0 .alias "b", 0 0, v0x2825f20_0;
v0x2823e30_0 .net "nand_ab", 0 0, L_0x2862290; 1 drivers
v0x2823eb0_0 .net "nor_ab", 0 0, L_0x2862350; 1 drivers
v0x2823f30_0 .net "nxor_ab", 0 0, L_0x28625d0; 1 drivers
v0x2823fb0_0 .net "or_ab", 0 0, L_0x28624e0; 1 drivers
v0x2824070_0 .alias "result", 0 0, v0x2826600_0;
S_0x2823000 .scope module, "nand_and_gate" "nand_and_1bit" 2 24, 5 19, S_0x281feb0;
 .timescale 0 0;
L_0x2862880/d .functor NAND 1, L_0x2866280, L_0x2866320, C4<1>, C4<1>;
L_0x2862880 .delay (20,20,20) L_0x2862880/d;
L_0x28629b0/d .functor NOT 1, L_0x2862880, C4<0>, C4<0>, C4<0>;
L_0x28629b0 .delay (10,10,10) L_0x28629b0/d;
v0x2823870_0 .alias "a", 0 0, v0x2825ea0_0;
v0x2823910_0 .net "and_ab", 0 0, L_0x28629b0; 1 drivers
v0x2823990_0 .alias "b", 0 0, v0x2825f20_0;
v0x2823a10_0 .net "nand_ab", 0 0, L_0x2862880; 1 drivers
v0x2823af0_0 .alias "othercontrolsignal", 0 0, v0x283e7a0_0;
v0x2823b70_0 .alias "result", 0 0, v0x2826370_0;
S_0x28230f0 .scope module, "mux0" "mux_1bit" 5 32, 3 2, S_0x2823000;
 .timescale 0 0;
L_0x2862b00/d .functor NAND 1, L_0x28629b0, v0x27d62f0_0, C4<1>, C4<1>;
L_0x2862b00 .delay (20,20,20) L_0x2862b00/d;
L_0x2862bc0/d .functor NOT 1, L_0x2862b00, C4<0>, C4<0>, C4<0>;
L_0x2862bc0 .delay (10,10,10) L_0x2862bc0/d;
L_0x2862cf0/d .functor NOT 1, v0x27d62f0_0, C4<0>, C4<0>, C4<0>;
L_0x2862cf0 .delay (10,10,10) L_0x2862cf0/d;
L_0x2862db0/d .functor NAND 1, L_0x2862880, L_0x2862cf0, C4<1>, C4<1>;
L_0x2862db0 .delay (20,20,20) L_0x2862db0/d;
L_0x2862f00/d .functor NOT 1, L_0x2862db0, C4<0>, C4<0>, C4<0>;
L_0x2862f00 .delay (10,10,10) L_0x2862f00/d;
L_0x2862ff0/d .functor NOR 1, L_0x2862f00, L_0x2862bc0, C4<0>, C4<0>;
L_0x2862ff0 .delay (20,20,20) L_0x2862ff0/d;
L_0x2863190/d .functor NOT 1, L_0x2862ff0, C4<0>, C4<0>, C4<0>;
L_0x2863190 .delay (10,10,10) L_0x2863190/d;
v0x28231e0_0 .net "and_in0ncom", 0 0, L_0x2862f00; 1 drivers
v0x2823260_0 .net "and_in1com", 0 0, L_0x2862bc0; 1 drivers
v0x28232e0_0 .alias "in0", 0 0, v0x2823a10_0;
v0x2823380_0 .alias "in1", 0 0, v0x2823910_0;
v0x2823400_0 .net "nand_in0ncom", 0 0, L_0x2862db0; 1 drivers
v0x28234a0_0 .net "nand_in1com", 0 0, L_0x2862b00; 1 drivers
v0x2823580_0 .net "ncom", 0 0, L_0x2862cf0; 1 drivers
v0x2823620_0 .net "nor_wire", 0 0, L_0x2862ff0; 1 drivers
v0x28236c0_0 .alias "result", 0 0, v0x2826370_0;
v0x2823790_0 .alias "sel0", 0 0, v0x283e7a0_0;
S_0x2822560 .scope module, "nor_or_gate" "nor_or_1bit" 2 25, 5 3, S_0x281feb0;
 .timescale 0 0;
L_0x28632c0/d .functor NOR 1, L_0x2866280, L_0x2866320, C4<0>, C4<0>;
L_0x28632c0 .delay (20,20,20) L_0x28632c0/d;
L_0x28633f0/d .functor NOT 1, L_0x28632c0, C4<0>, C4<0>, C4<0>;
L_0x28633f0 .delay (10,10,10) L_0x28633f0/d;
v0x2822ce0_0 .alias "a", 0 0, v0x2825ea0_0;
v0x2822d60_0 .alias "b", 0 0, v0x2825f20_0;
v0x2822e00_0 .net "nor_ab", 0 0, L_0x28632c0; 1 drivers
v0x2822e80_0 .net "or_ab", 0 0, L_0x28633f0; 1 drivers
v0x2822f00_0 .alias "othercontrolsignal", 0 0, v0x283e7a0_0;
v0x2822f80_0 .alias "result", 0 0, v0x28264f0_0;
S_0x2822650 .scope module, "mux0" "mux_1bit" 5 16, 3 2, S_0x2822560;
 .timescale 0 0;
L_0x2863540/d .functor NAND 1, L_0x28633f0, v0x27d62f0_0, C4<1>, C4<1>;
L_0x2863540 .delay (20,20,20) L_0x2863540/d;
L_0x2863600/d .functor NOT 1, L_0x2863540, C4<0>, C4<0>, C4<0>;
L_0x2863600 .delay (10,10,10) L_0x2863600/d;
L_0x2863730/d .functor NOT 1, v0x27d62f0_0, C4<0>, C4<0>, C4<0>;
L_0x2863730 .delay (10,10,10) L_0x2863730/d;
L_0x28637f0/d .functor NAND 1, L_0x28632c0, L_0x2863730, C4<1>, C4<1>;
L_0x28637f0 .delay (20,20,20) L_0x28637f0/d;
L_0x2863940/d .functor NOT 1, L_0x28637f0, C4<0>, C4<0>, C4<0>;
L_0x2863940 .delay (10,10,10) L_0x2863940/d;
L_0x2863a30/d .functor NOR 1, L_0x2863940, L_0x2863600, C4<0>, C4<0>;
L_0x2863a30 .delay (20,20,20) L_0x2863a30/d;
L_0x2863bd0/d .functor NOT 1, L_0x2863a30, C4<0>, C4<0>, C4<0>;
L_0x2863bd0 .delay (10,10,10) L_0x2863bd0/d;
v0x2822740_0 .net "and_in0ncom", 0 0, L_0x2863940; 1 drivers
v0x28227c0_0 .net "and_in1com", 0 0, L_0x2863600; 1 drivers
v0x2822840_0 .alias "in0", 0 0, v0x2822e00_0;
v0x28228c0_0 .alias "in1", 0 0, v0x2822e80_0;
v0x2822940_0 .net "nand_in0ncom", 0 0, L_0x28637f0; 1 drivers
v0x28229c0_0 .net "nand_in1com", 0 0, L_0x2863540; 1 drivers
v0x2822a40_0 .net "ncom", 0 0, L_0x2863730; 1 drivers
v0x2822ac0_0 .net "nor_wire", 0 0, L_0x2863a30; 1 drivers
v0x2822b90_0 .alias "result", 0 0, v0x28264f0_0;
v0x2822c60_0 .alias "sel0", 0 0, v0x283e7a0_0;
S_0x281ffa0 .scope module, "mainMux" "mux_alu" 2 28, 3 22, S_0x281feb0;
 .timescale 0 0;
v0x2821db0_0 .alias "in0", 0 0, v0x2826260_0;
v0x2821e60_0 .alias "in1", 0 0, v0x2826600_0;
v0x2821f10_0 .alias "in2", 0 0, v0x2826370_0;
v0x2821fc0_0 .alias "in3", 0 0, v0x28264f0_0;
v0x28220a0_0 .net "in4", 0 0, C4<0>; 1 drivers
v0x2822150_0 .alias "result", 0 0, v0x28260b0_0;
v0x28221d0_0 .net "sel0", 0 0, L_0x2865cf0; 1 drivers
v0x2822250_0 .net "sel1", 0 0, L_0x2865d90; 1 drivers
v0x28222d0_0 .net "sel2", 0 0, L_0x2865ec0; 1 drivers
v0x2822380_0 .net "w0", 0 0, L_0x2864390; 1 drivers
v0x2822460_0 .net "w1", 0 0, L_0x2864b10; 1 drivers
v0x28224e0_0 .net "w2", 0 0, L_0x2865360; 1 drivers
S_0x2821660 .scope module, "mux00" "mux_1bit" 3 37, 3 2, S_0x281ffa0;
 .timescale 0 0;
L_0x2863d00/d .functor NAND 1, L_0x2862730, L_0x2865cf0, C4<1>, C4<1>;
L_0x2863d00 .delay (20,20,20) L_0x2863d00/d;
L_0x2863dc0/d .functor NOT 1, L_0x2863d00, C4<0>, C4<0>, C4<0>;
L_0x2863dc0 .delay (10,10,10) L_0x2863dc0/d;
L_0x2863ef0/d .functor NOT 1, L_0x2865cf0, C4<0>, C4<0>, C4<0>;
L_0x2863ef0 .delay (10,10,10) L_0x2863ef0/d;
L_0x2864040/d .functor NAND 1, L_0x2861a30, L_0x2863ef0, C4<1>, C4<1>;
L_0x2864040 .delay (20,20,20) L_0x2864040/d;
L_0x2864100/d .functor NOT 1, L_0x2864040, C4<0>, C4<0>, C4<0>;
L_0x2864100 .delay (10,10,10) L_0x2864100/d;
L_0x28641f0/d .functor NOR 1, L_0x2864100, L_0x2863dc0, C4<0>, C4<0>;
L_0x28641f0 .delay (20,20,20) L_0x28641f0/d;
L_0x2864390/d .functor NOT 1, L_0x28641f0, C4<0>, C4<0>, C4<0>;
L_0x2864390 .delay (10,10,10) L_0x2864390/d;
v0x2821750_0 .net "and_in0ncom", 0 0, L_0x2864100; 1 drivers
v0x2821810_0 .net "and_in1com", 0 0, L_0x2863dc0; 1 drivers
v0x28218b0_0 .alias "in0", 0 0, v0x2826260_0;
v0x2821950_0 .alias "in1", 0 0, v0x2826600_0;
v0x28219d0_0 .net "nand_in0ncom", 0 0, L_0x2864040; 1 drivers
v0x2821a70_0 .net "nand_in1com", 0 0, L_0x2863d00; 1 drivers
v0x2821b10_0 .net "ncom", 0 0, L_0x2863ef0; 1 drivers
v0x2821bb0_0 .net "nor_wire", 0 0, L_0x28641f0; 1 drivers
v0x2821c50_0 .alias "result", 0 0, v0x2822380_0;
v0x2821cd0_0 .alias "sel0", 0 0, v0x28221d0_0;
S_0x2820f10 .scope module, "mux01" "mux_1bit" 3 38, 3 2, S_0x281ffa0;
 .timescale 0 0;
L_0x28644c0/d .functor NAND 1, L_0x2863bd0, L_0x2865cf0, C4<1>, C4<1>;
L_0x28644c0 .delay (20,20,20) L_0x28644c0/d;
L_0x2864580/d .functor NOT 1, L_0x28644c0, C4<0>, C4<0>, C4<0>;
L_0x2864580 .delay (10,10,10) L_0x2864580/d;
L_0x28646b0/d .functor NOT 1, L_0x2865cf0, C4<0>, C4<0>, C4<0>;
L_0x28646b0 .delay (10,10,10) L_0x28646b0/d;
L_0x2864770/d .functor NAND 1, L_0x2863190, L_0x28646b0, C4<1>, C4<1>;
L_0x2864770 .delay (20,20,20) L_0x2864770/d;
L_0x2864880/d .functor NOT 1, L_0x2864770, C4<0>, C4<0>, C4<0>;
L_0x2864880 .delay (10,10,10) L_0x2864880/d;
L_0x2864970/d .functor NOR 1, L_0x2864880, L_0x2864580, C4<0>, C4<0>;
L_0x2864970 .delay (20,20,20) L_0x2864970/d;
L_0x2864b10/d .functor NOT 1, L_0x2864970, C4<0>, C4<0>, C4<0>;
L_0x2864b10 .delay (10,10,10) L_0x2864b10/d;
v0x2821000_0 .net "and_in0ncom", 0 0, L_0x2864880; 1 drivers
v0x28210c0_0 .net "and_in1com", 0 0, L_0x2864580; 1 drivers
v0x2821160_0 .alias "in0", 0 0, v0x2826370_0;
v0x2821200_0 .alias "in1", 0 0, v0x28264f0_0;
v0x2821280_0 .net "nand_in0ncom", 0 0, L_0x2864770; 1 drivers
v0x2821320_0 .net "nand_in1com", 0 0, L_0x28644c0; 1 drivers
v0x28213c0_0 .net "ncom", 0 0, L_0x28646b0; 1 drivers
v0x2821460_0 .net "nor_wire", 0 0, L_0x2864970; 1 drivers
v0x2821500_0 .alias "result", 0 0, v0x2822460_0;
v0x2821580_0 .alias "sel0", 0 0, v0x28221d0_0;
S_0x28207c0 .scope module, "mux1" "mux_1bit" 3 39, 3 2, S_0x281ffa0;
 .timescale 0 0;
L_0x2864c40/d .functor NAND 1, L_0x2864b10, L_0x2865d90, C4<1>, C4<1>;
L_0x2864c40 .delay (20,20,20) L_0x2864c40/d;
L_0x2864d90/d .functor NOT 1, L_0x2864c40, C4<0>, C4<0>, C4<0>;
L_0x2864d90 .delay (10,10,10) L_0x2864d90/d;
L_0x2864ec0/d .functor NOT 1, L_0x2865d90, C4<0>, C4<0>, C4<0>;
L_0x2864ec0 .delay (10,10,10) L_0x2864ec0/d;
L_0x2864f80/d .functor NAND 1, L_0x2864390, L_0x2864ec0, C4<1>, C4<1>;
L_0x2864f80 .delay (20,20,20) L_0x2864f80/d;
L_0x28650d0/d .functor NOT 1, L_0x2864f80, C4<0>, C4<0>, C4<0>;
L_0x28650d0 .delay (10,10,10) L_0x28650d0/d;
L_0x28651c0/d .functor NOR 1, L_0x28650d0, L_0x2864d90, C4<0>, C4<0>;
L_0x28651c0 .delay (20,20,20) L_0x28651c0/d;
L_0x2865360/d .functor NOT 1, L_0x28651c0, C4<0>, C4<0>, C4<0>;
L_0x2865360 .delay (10,10,10) L_0x2865360/d;
v0x28208b0_0 .net "and_in0ncom", 0 0, L_0x28650d0; 1 drivers
v0x2820970_0 .net "and_in1com", 0 0, L_0x2864d90; 1 drivers
v0x2820a10_0 .alias "in0", 0 0, v0x2822380_0;
v0x2820ab0_0 .alias "in1", 0 0, v0x2822460_0;
v0x2820b30_0 .net "nand_in0ncom", 0 0, L_0x2864f80; 1 drivers
v0x2820bd0_0 .net "nand_in1com", 0 0, L_0x2864c40; 1 drivers
v0x2820c70_0 .net "ncom", 0 0, L_0x2864ec0; 1 drivers
v0x2820d10_0 .net "nor_wire", 0 0, L_0x28651c0; 1 drivers
v0x2820db0_0 .alias "result", 0 0, v0x28224e0_0;
v0x2820e30_0 .alias "sel0", 0 0, v0x2822250_0;
S_0x2820090 .scope module, "mux2" "mux_1bit" 3 40, 3 2, S_0x281ffa0;
 .timescale 0 0;
L_0x2865490/d .functor NAND 1, C4<0>, L_0x2865ec0, C4<1>, C4<1>;
L_0x2865490 .delay (20,20,20) L_0x2865490/d;
L_0x28655f0/d .functor NOT 1, L_0x2865490, C4<0>, C4<0>, C4<0>;
L_0x28655f0 .delay (10,10,10) L_0x28655f0/d;
L_0x2865720/d .functor NOT 1, L_0x2865ec0, C4<0>, C4<0>, C4<0>;
L_0x2865720 .delay (10,10,10) L_0x2865720/d;
L_0x28657e0/d .functor NAND 1, L_0x2865360, L_0x2865720, C4<1>, C4<1>;
L_0x28657e0 .delay (20,20,20) L_0x28657e0/d;
L_0x2865930/d .functor NOT 1, L_0x28657e0, C4<0>, C4<0>, C4<0>;
L_0x2865930 .delay (10,10,10) L_0x2865930/d;
L_0x2865a20/d .functor NOR 1, L_0x2865930, L_0x28655f0, C4<0>, C4<0>;
L_0x2865a20 .delay (20,20,20) L_0x2865a20/d;
L_0x2865bc0/d .functor NOT 1, L_0x2865a20, C4<0>, C4<0>, C4<0>;
L_0x2865bc0 .delay (10,10,10) L_0x2865bc0/d;
v0x2820180_0 .net "and_in0ncom", 0 0, L_0x2865930; 1 drivers
v0x2820200_0 .net "and_in1com", 0 0, L_0x28655f0; 1 drivers
v0x28202a0_0 .alias "in0", 0 0, v0x28224e0_0;
v0x2820340_0 .alias "in1", 0 0, v0x28220a0_0;
v0x28203c0_0 .net "nand_in0ncom", 0 0, L_0x28657e0; 1 drivers
v0x2820460_0 .net "nand_in1com", 0 0, L_0x2865490; 1 drivers
v0x2820540_0 .net "ncom", 0 0, L_0x2865720; 1 drivers
v0x28205e0_0 .net "nor_wire", 0 0, L_0x2865a20; 1 drivers
v0x2820680_0 .alias "result", 0 0, v0x28260b0_0;
v0x2820720_0 .alias "sel0", 0 0, v0x28222d0_0;
S_0x2819400 .scope generate, "ALU32[3]" "ALU32[3]" 2 105, 2 105, S_0x2765440;
 .timescale 0 0;
P_0x2817df8 .param/l "i" 2 105, +C4<011>;
S_0x2819530 .scope module, "_alu" "ALU_1bit" 2 106, 2 3, S_0x2819400;
 .timescale 0 0;
L_0x2866550/d .functor NOT 1, L_0x286c040, C4<0>, C4<0>, C4<0>;
L_0x2866550 .delay (10,10,10) L_0x2866550/d;
v0x281f280_0 .net "carryin", 0 0, L_0x286c170; 1 drivers
v0x281f320_0 .net "carryout", 0 0, L_0x2867d50; 1 drivers
v0x281f3a0_0 .alias "invertB", 0 0, v0x283e550_0;
v0x281f420_0 .alias "muxIndex", 2 0, v0x283e5d0_0;
v0x281f4a0_0 .net "notB", 0 0, L_0x2866550; 1 drivers
v0x281f520_0 .net "operandA", 0 0, L_0x286bf10; 1 drivers
v0x281f5a0_0 .net "operandB", 0 0, L_0x286c040; 1 drivers
v0x281f6b0_0 .alias "othercontrolsignal", 0 0, v0x283e7a0_0;
v0x281f730_0 .net "result", 0 0, L_0x286b840; 1 drivers
v0x281f800_0 .net "trueB", 0 0, L_0x2866b90; 1 drivers
v0x281f8e0_0 .net "wAddSub", 0 0, L_0x28676b0; 1 drivers
v0x281f9f0_0 .net "wNandAnd", 0 0, L_0x2868e10; 1 drivers
v0x281fb70_0 .net "wNorOr", 0 0, L_0x2869850; 1 drivers
v0x281fc80_0 .net "wXor", 0 0, L_0x28683b0; 1 drivers
L_0x286b970 .part v0x283cb80_0, 0, 1;
L_0x286ba10 .part v0x283cb80_0, 1, 1;
L_0x286bb40 .part v0x283cb80_0, 2, 1;
S_0x281eab0 .scope module, "mux_invertB" "mux_1bit" 2 18, 3 2, S_0x2819530;
 .timescale 0 0;
L_0x2866610/d .functor NAND 1, L_0x2866550, v0x283cb00_0, C4<1>, C4<1>;
L_0x2866610 .delay (20,20,20) L_0x2866610/d;
L_0x28666f0/d .functor NOT 1, L_0x2866610, C4<0>, C4<0>, C4<0>;
L_0x28666f0 .delay (10,10,10) L_0x28666f0/d;
L_0x28667d0/d .functor NOT 1, v0x283cb00_0, C4<0>, C4<0>, C4<0>;
L_0x28667d0 .delay (10,10,10) L_0x28667d0/d;
L_0x2866890/d .functor NAND 1, L_0x286c040, L_0x28667d0, C4<1>, C4<1>;
L_0x2866890 .delay (20,20,20) L_0x2866890/d;
L_0x2866950/d .functor NOT 1, L_0x2866890, C4<0>, C4<0>, C4<0>;
L_0x2866950 .delay (10,10,10) L_0x2866950/d;
L_0x28669f0/d .functor NOR 1, L_0x2866950, L_0x28666f0, C4<0>, C4<0>;
L_0x28669f0 .delay (20,20,20) L_0x28669f0/d;
L_0x2866b90/d .functor NOT 1, L_0x28669f0, C4<0>, C4<0>, C4<0>;
L_0x2866b90 .delay (10,10,10) L_0x2866b90/d;
v0x281eba0_0 .net "and_in0ncom", 0 0, L_0x2866950; 1 drivers
v0x281ec60_0 .net "and_in1com", 0 0, L_0x28666f0; 1 drivers
v0x281ed00_0 .alias "in0", 0 0, v0x281f5a0_0;
v0x281ed80_0 .alias "in1", 0 0, v0x281f4a0_0;
v0x281ee00_0 .net "nand_in0ncom", 0 0, L_0x2866890; 1 drivers
v0x281eea0_0 .net "nand_in1com", 0 0, L_0x2866610; 1 drivers
v0x281ef40_0 .net "ncom", 0 0, L_0x28667d0; 1 drivers
v0x281efe0_0 .net "nor_wire", 0 0, L_0x28669f0; 1 drivers
v0x281f0d0_0 .alias "result", 0 0, v0x281f800_0;
v0x281f1a0_0 .alias "sel0", 0 0, v0x283e550_0;
S_0x281d7c0 .scope module, "adder" "adder_1bit" 2 22, 4 1, S_0x2819530;
 .timescale 0 0;
L_0x28677c0/d .functor NAND 1, L_0x286bf10, L_0x2866b90, C4<1>, C4<1>;
L_0x28677c0 .delay (20,20,20) L_0x28677c0/d;
L_0x2867930/d .functor NOT 1, L_0x28677c0, C4<0>, C4<0>, C4<0>;
L_0x2867930 .delay (10,10,10) L_0x2867930/d;
L_0x2867a40/d .functor NAND 1, L_0x286c170, L_0x2867110, C4<1>, C4<1>;
L_0x2867a40 .delay (20,20,20) L_0x2867a40/d;
L_0x2867b00/d .functor NOT 1, L_0x2867a40, C4<0>, C4<0>, C4<0>;
L_0x2867b00 .delay (10,10,10) L_0x2867b00/d;
L_0x2867c10/d .functor NOR 1, L_0x2867b00, L_0x2867930, C4<0>, C4<0>;
L_0x2867c10 .delay (20,20,20) L_0x2867c10/d;
L_0x2867d50/d .functor NOT 1, L_0x2867c10, C4<0>, C4<0>, C4<0>;
L_0x2867d50 .delay (10,10,10) L_0x2867d50/d;
v0x281e3a0_0 .alias "a", 0 0, v0x281f520_0;
v0x281e4b0_0 .net "and_ab", 0 0, L_0x2867930; 1 drivers
v0x281e550_0 .net "and_xor_ab_c", 0 0, L_0x2867b00; 1 drivers
v0x281e5f0_0 .alias "b", 0 0, v0x281f800_0;
v0x281e670_0 .alias "carryin", 0 0, v0x281f280_0;
v0x281e6f0_0 .alias "carryout", 0 0, v0x281f320_0;
v0x281e7b0_0 .net "nand_ab", 0 0, L_0x28677c0; 1 drivers
v0x281e830_0 .net "nand_xor_ab_c", 0 0, L_0x2867a40; 1 drivers
v0x281e8b0_0 .net "nco", 0 0, L_0x2867c10; 1 drivers
v0x281e950_0 .alias "sum", 0 0, v0x281f8e0_0;
v0x281ea30_0 .net "xor_ab", 0 0, L_0x2867110; 1 drivers
S_0x281de50 .scope module, "xor_1" "xor_1bit" 4 13, 5 35, S_0x281d7c0;
 .timescale 0 0;
L_0x2866d00/d .functor NAND 1, L_0x286bf10, L_0x2866b90, C4<1>, C4<1>;
L_0x2866d00 .delay (20,20,20) L_0x2866d00/d;
L_0x2866dc0/d .functor NOR 1, L_0x286bf10, L_0x2866b90, C4<0>, C4<0>;
L_0x2866dc0 .delay (20,20,20) L_0x2866dc0/d;
L_0x2866ea0/d .functor NOT 1, L_0x2866dc0, C4<0>, C4<0>, C4<0>;
L_0x2866ea0 .delay (10,10,10) L_0x2866ea0/d;
L_0x2866fb0/d .functor NAND 1, L_0x2866ea0, L_0x2866d00, C4<1>, C4<1>;
L_0x2866fb0 .delay (20,20,20) L_0x2866fb0/d;
L_0x2867110/d .functor NOT 1, L_0x2866fb0, C4<0>, C4<0>, C4<0>;
L_0x2867110 .delay (10,10,10) L_0x2867110/d;
v0x281df40_0 .alias "a", 0 0, v0x281f520_0;
v0x281dfe0_0 .alias "b", 0 0, v0x281f800_0;
v0x281e080_0 .net "nand_ab", 0 0, L_0x2866d00; 1 drivers
v0x281e120_0 .net "nor_ab", 0 0, L_0x2866dc0; 1 drivers
v0x281e1a0_0 .net "nxor_ab", 0 0, L_0x2866fb0; 1 drivers
v0x281e240_0 .net "or_ab", 0 0, L_0x2866ea0; 1 drivers
v0x281e320_0 .alias "result", 0 0, v0x281ea30_0;
S_0x281d8b0 .scope module, "xor_2" "xor_1bit" 4 14, 5 35, S_0x281d7c0;
 .timescale 0 0;
L_0x2867220/d .functor NAND 1, L_0x2867110, L_0x286c170, C4<1>, C4<1>;
L_0x2867220 .delay (20,20,20) L_0x2867220/d;
L_0x2867370/d .functor NOR 1, L_0x2867110, L_0x286c170, C4<0>, C4<0>;
L_0x2867370 .delay (20,20,20) L_0x2867370/d;
L_0x28674e0/d .functor NOT 1, L_0x2867370, C4<0>, C4<0>, C4<0>;
L_0x28674e0 .delay (10,10,10) L_0x28674e0/d;
L_0x28675a0/d .functor NAND 1, L_0x28674e0, L_0x2867220, C4<1>, C4<1>;
L_0x28675a0 .delay (20,20,20) L_0x28675a0/d;
L_0x28676b0/d .functor NOT 1, L_0x28675a0, C4<0>, C4<0>, C4<0>;
L_0x28676b0 .delay (10,10,10) L_0x28676b0/d;
v0x281d9a0_0 .alias "a", 0 0, v0x281ea30_0;
v0x281da40_0 .alias "b", 0 0, v0x281f280_0;
v0x281dae0_0 .net "nand_ab", 0 0, L_0x2867220; 1 drivers
v0x281db80_0 .net "nor_ab", 0 0, L_0x2867370; 1 drivers
v0x281dc00_0 .net "nxor_ab", 0 0, L_0x28675a0; 1 drivers
v0x281dca0_0 .net "or_ab", 0 0, L_0x28674e0; 1 drivers
v0x281dd80_0 .alias "result", 0 0, v0x281f8e0_0;
S_0x281d270 .scope module, "xor_gate" "xor_1bit" 2 23, 5 35, S_0x2819530;
 .timescale 0 0;
L_0x2867f10/d .functor NAND 1, L_0x286bf10, L_0x286c040, C4<1>, C4<1>;
L_0x2867f10 .delay (20,20,20) L_0x2867f10/d;
L_0x2867fd0/d .functor NOR 1, L_0x286bf10, L_0x286c040, C4<0>, C4<0>;
L_0x2867fd0 .delay (20,20,20) L_0x2867fd0/d;
L_0x2868160/d .functor NOT 1, L_0x2867fd0, C4<0>, C4<0>, C4<0>;
L_0x2868160 .delay (10,10,10) L_0x2868160/d;
L_0x2868250/d .functor NAND 1, L_0x2868160, L_0x2867f10, C4<1>, C4<1>;
L_0x2868250 .delay (20,20,20) L_0x2868250/d;
L_0x28683b0/d .functor NOT 1, L_0x2868250, C4<0>, C4<0>, C4<0>;
L_0x28683b0 .delay (10,10,10) L_0x28683b0/d;
v0x281d360_0 .alias "a", 0 0, v0x281f520_0;
v0x281d3e0_0 .alias "b", 0 0, v0x281f5a0_0;
v0x281d4b0_0 .net "nand_ab", 0 0, L_0x2867f10; 1 drivers
v0x281d530_0 .net "nor_ab", 0 0, L_0x2867fd0; 1 drivers
v0x281d5b0_0 .net "nxor_ab", 0 0, L_0x2868250; 1 drivers
v0x281d630_0 .net "or_ab", 0 0, L_0x2868160; 1 drivers
v0x281d6f0_0 .alias "result", 0 0, v0x281fc80_0;
S_0x281c680 .scope module, "nand_and_gate" "nand_and_1bit" 2 24, 5 19, S_0x2819530;
 .timescale 0 0;
L_0x2868500/d .functor NAND 1, L_0x286bf10, L_0x286c040, C4<1>, C4<1>;
L_0x2868500 .delay (20,20,20) L_0x2868500/d;
L_0x2868630/d .functor NOT 1, L_0x2868500, C4<0>, C4<0>, C4<0>;
L_0x2868630 .delay (10,10,10) L_0x2868630/d;
v0x281cef0_0 .alias "a", 0 0, v0x281f520_0;
v0x281cf90_0 .net "and_ab", 0 0, L_0x2868630; 1 drivers
v0x281d010_0 .alias "b", 0 0, v0x281f5a0_0;
v0x281d090_0 .net "nand_ab", 0 0, L_0x2868500; 1 drivers
v0x281d170_0 .alias "othercontrolsignal", 0 0, v0x283e7a0_0;
v0x281d1f0_0 .alias "result", 0 0, v0x281f9f0_0;
S_0x281c770 .scope module, "mux0" "mux_1bit" 5 32, 3 2, S_0x281c680;
 .timescale 0 0;
L_0x2868780/d .functor NAND 1, L_0x2868630, v0x27d62f0_0, C4<1>, C4<1>;
L_0x2868780 .delay (20,20,20) L_0x2868780/d;
L_0x2868840/d .functor NOT 1, L_0x2868780, C4<0>, C4<0>, C4<0>;
L_0x2868840 .delay (10,10,10) L_0x2868840/d;
L_0x2868970/d .functor NOT 1, v0x27d62f0_0, C4<0>, C4<0>, C4<0>;
L_0x2868970 .delay (10,10,10) L_0x2868970/d;
L_0x2868a30/d .functor NAND 1, L_0x2868500, L_0x2868970, C4<1>, C4<1>;
L_0x2868a30 .delay (20,20,20) L_0x2868a30/d;
L_0x2868b80/d .functor NOT 1, L_0x2868a30, C4<0>, C4<0>, C4<0>;
L_0x2868b80 .delay (10,10,10) L_0x2868b80/d;
L_0x2868c70/d .functor NOR 1, L_0x2868b80, L_0x2868840, C4<0>, C4<0>;
L_0x2868c70 .delay (20,20,20) L_0x2868c70/d;
L_0x2868e10/d .functor NOT 1, L_0x2868c70, C4<0>, C4<0>, C4<0>;
L_0x2868e10 .delay (10,10,10) L_0x2868e10/d;
v0x281c860_0 .net "and_in0ncom", 0 0, L_0x2868b80; 1 drivers
v0x281c8e0_0 .net "and_in1com", 0 0, L_0x2868840; 1 drivers
v0x281c960_0 .alias "in0", 0 0, v0x281d090_0;
v0x281ca00_0 .alias "in1", 0 0, v0x281cf90_0;
v0x281ca80_0 .net "nand_in0ncom", 0 0, L_0x2868a30; 1 drivers
v0x281cb20_0 .net "nand_in1com", 0 0, L_0x2868780; 1 drivers
v0x281cc00_0 .net "ncom", 0 0, L_0x2868970; 1 drivers
v0x281cca0_0 .net "nor_wire", 0 0, L_0x2868c70; 1 drivers
v0x281cd40_0 .alias "result", 0 0, v0x281f9f0_0;
v0x281ce10_0 .alias "sel0", 0 0, v0x283e7a0_0;
S_0x281bbe0 .scope module, "nor_or_gate" "nor_or_1bit" 2 25, 5 3, S_0x2819530;
 .timescale 0 0;
L_0x2868f40/d .functor NOR 1, L_0x286bf10, L_0x286c040, C4<0>, C4<0>;
L_0x2868f40 .delay (20,20,20) L_0x2868f40/d;
L_0x2869070/d .functor NOT 1, L_0x2868f40, C4<0>, C4<0>, C4<0>;
L_0x2869070 .delay (10,10,10) L_0x2869070/d;
v0x281c360_0 .alias "a", 0 0, v0x281f520_0;
v0x281c3e0_0 .alias "b", 0 0, v0x281f5a0_0;
v0x281c480_0 .net "nor_ab", 0 0, L_0x2868f40; 1 drivers
v0x281c500_0 .net "or_ab", 0 0, L_0x2869070; 1 drivers
v0x281c580_0 .alias "othercontrolsignal", 0 0, v0x283e7a0_0;
v0x281c600_0 .alias "result", 0 0, v0x281fb70_0;
S_0x281bcd0 .scope module, "mux0" "mux_1bit" 5 16, 3 2, S_0x281bbe0;
 .timescale 0 0;
L_0x28691c0/d .functor NAND 1, L_0x2869070, v0x27d62f0_0, C4<1>, C4<1>;
L_0x28691c0 .delay (20,20,20) L_0x28691c0/d;
L_0x2869280/d .functor NOT 1, L_0x28691c0, C4<0>, C4<0>, C4<0>;
L_0x2869280 .delay (10,10,10) L_0x2869280/d;
L_0x28693b0/d .functor NOT 1, v0x27d62f0_0, C4<0>, C4<0>, C4<0>;
L_0x28693b0 .delay (10,10,10) L_0x28693b0/d;
L_0x2869470/d .functor NAND 1, L_0x2868f40, L_0x28693b0, C4<1>, C4<1>;
L_0x2869470 .delay (20,20,20) L_0x2869470/d;
L_0x28695c0/d .functor NOT 1, L_0x2869470, C4<0>, C4<0>, C4<0>;
L_0x28695c0 .delay (10,10,10) L_0x28695c0/d;
L_0x28696b0/d .functor NOR 1, L_0x28695c0, L_0x2869280, C4<0>, C4<0>;
L_0x28696b0 .delay (20,20,20) L_0x28696b0/d;
L_0x2869850/d .functor NOT 1, L_0x28696b0, C4<0>, C4<0>, C4<0>;
L_0x2869850 .delay (10,10,10) L_0x2869850/d;
v0x281bdc0_0 .net "and_in0ncom", 0 0, L_0x28695c0; 1 drivers
v0x281be40_0 .net "and_in1com", 0 0, L_0x2869280; 1 drivers
v0x281bec0_0 .alias "in0", 0 0, v0x281c480_0;
v0x281bf40_0 .alias "in1", 0 0, v0x281c500_0;
v0x281bfc0_0 .net "nand_in0ncom", 0 0, L_0x2869470; 1 drivers
v0x281c040_0 .net "nand_in1com", 0 0, L_0x28691c0; 1 drivers
v0x281c0c0_0 .net "ncom", 0 0, L_0x28693b0; 1 drivers
v0x281c140_0 .net "nor_wire", 0 0, L_0x28696b0; 1 drivers
v0x281c210_0 .alias "result", 0 0, v0x281fb70_0;
v0x281c2e0_0 .alias "sel0", 0 0, v0x283e7a0_0;
S_0x2819620 .scope module, "mainMux" "mux_alu" 2 28, 3 22, S_0x2819530;
 .timescale 0 0;
v0x281b430_0 .alias "in0", 0 0, v0x281f8e0_0;
v0x281b4e0_0 .alias "in1", 0 0, v0x281fc80_0;
v0x281b590_0 .alias "in2", 0 0, v0x281f9f0_0;
v0x281b640_0 .alias "in3", 0 0, v0x281fb70_0;
v0x281b720_0 .net "in4", 0 0, C4<0>; 1 drivers
v0x281b7d0_0 .alias "result", 0 0, v0x281f730_0;
v0x281b850_0 .net "sel0", 0 0, L_0x286b970; 1 drivers
v0x281b8d0_0 .net "sel1", 0 0, L_0x286ba10; 1 drivers
v0x281b950_0 .net "sel2", 0 0, L_0x286bb40; 1 drivers
v0x281ba00_0 .net "w0", 0 0, L_0x286a010; 1 drivers
v0x281bae0_0 .net "w1", 0 0, L_0x286a790; 1 drivers
v0x281bb60_0 .net "w2", 0 0, L_0x286afe0; 1 drivers
S_0x281ace0 .scope module, "mux00" "mux_1bit" 3 37, 3 2, S_0x2819620;
 .timescale 0 0;
L_0x2869980/d .functor NAND 1, L_0x28683b0, L_0x286b970, C4<1>, C4<1>;
L_0x2869980 .delay (20,20,20) L_0x2869980/d;
L_0x2869a40/d .functor NOT 1, L_0x2869980, C4<0>, C4<0>, C4<0>;
L_0x2869a40 .delay (10,10,10) L_0x2869a40/d;
L_0x2869b70/d .functor NOT 1, L_0x286b970, C4<0>, C4<0>, C4<0>;
L_0x2869b70 .delay (10,10,10) L_0x2869b70/d;
L_0x2869cc0/d .functor NAND 1, L_0x28676b0, L_0x2869b70, C4<1>, C4<1>;
L_0x2869cc0 .delay (20,20,20) L_0x2869cc0/d;
L_0x2869d80/d .functor NOT 1, L_0x2869cc0, C4<0>, C4<0>, C4<0>;
L_0x2869d80 .delay (10,10,10) L_0x2869d80/d;
L_0x2869e70/d .functor NOR 1, L_0x2869d80, L_0x2869a40, C4<0>, C4<0>;
L_0x2869e70 .delay (20,20,20) L_0x2869e70/d;
L_0x286a010/d .functor NOT 1, L_0x2869e70, C4<0>, C4<0>, C4<0>;
L_0x286a010 .delay (10,10,10) L_0x286a010/d;
v0x281add0_0 .net "and_in0ncom", 0 0, L_0x2869d80; 1 drivers
v0x281ae90_0 .net "and_in1com", 0 0, L_0x2869a40; 1 drivers
v0x281af30_0 .alias "in0", 0 0, v0x281f8e0_0;
v0x281afd0_0 .alias "in1", 0 0, v0x281fc80_0;
v0x281b050_0 .net "nand_in0ncom", 0 0, L_0x2869cc0; 1 drivers
v0x281b0f0_0 .net "nand_in1com", 0 0, L_0x2869980; 1 drivers
v0x281b190_0 .net "ncom", 0 0, L_0x2869b70; 1 drivers
v0x281b230_0 .net "nor_wire", 0 0, L_0x2869e70; 1 drivers
v0x281b2d0_0 .alias "result", 0 0, v0x281ba00_0;
v0x281b350_0 .alias "sel0", 0 0, v0x281b850_0;
S_0x281a590 .scope module, "mux01" "mux_1bit" 3 38, 3 2, S_0x2819620;
 .timescale 0 0;
L_0x286a140/d .functor NAND 1, L_0x2869850, L_0x286b970, C4<1>, C4<1>;
L_0x286a140 .delay (20,20,20) L_0x286a140/d;
L_0x286a200/d .functor NOT 1, L_0x286a140, C4<0>, C4<0>, C4<0>;
L_0x286a200 .delay (10,10,10) L_0x286a200/d;
L_0x286a330/d .functor NOT 1, L_0x286b970, C4<0>, C4<0>, C4<0>;
L_0x286a330 .delay (10,10,10) L_0x286a330/d;
L_0x286a3f0/d .functor NAND 1, L_0x2868e10, L_0x286a330, C4<1>, C4<1>;
L_0x286a3f0 .delay (20,20,20) L_0x286a3f0/d;
L_0x286a500/d .functor NOT 1, L_0x286a3f0, C4<0>, C4<0>, C4<0>;
L_0x286a500 .delay (10,10,10) L_0x286a500/d;
L_0x286a5f0/d .functor NOR 1, L_0x286a500, L_0x286a200, C4<0>, C4<0>;
L_0x286a5f0 .delay (20,20,20) L_0x286a5f0/d;
L_0x286a790/d .functor NOT 1, L_0x286a5f0, C4<0>, C4<0>, C4<0>;
L_0x286a790 .delay (10,10,10) L_0x286a790/d;
v0x281a680_0 .net "and_in0ncom", 0 0, L_0x286a500; 1 drivers
v0x281a740_0 .net "and_in1com", 0 0, L_0x286a200; 1 drivers
v0x281a7e0_0 .alias "in0", 0 0, v0x281f9f0_0;
v0x281a880_0 .alias "in1", 0 0, v0x281fb70_0;
v0x281a900_0 .net "nand_in0ncom", 0 0, L_0x286a3f0; 1 drivers
v0x281a9a0_0 .net "nand_in1com", 0 0, L_0x286a140; 1 drivers
v0x281aa40_0 .net "ncom", 0 0, L_0x286a330; 1 drivers
v0x281aae0_0 .net "nor_wire", 0 0, L_0x286a5f0; 1 drivers
v0x281ab80_0 .alias "result", 0 0, v0x281bae0_0;
v0x281ac00_0 .alias "sel0", 0 0, v0x281b850_0;
S_0x2819e40 .scope module, "mux1" "mux_1bit" 3 39, 3 2, S_0x2819620;
 .timescale 0 0;
L_0x286a8c0/d .functor NAND 1, L_0x286a790, L_0x286ba10, C4<1>, C4<1>;
L_0x286a8c0 .delay (20,20,20) L_0x286a8c0/d;
L_0x286aa10/d .functor NOT 1, L_0x286a8c0, C4<0>, C4<0>, C4<0>;
L_0x286aa10 .delay (10,10,10) L_0x286aa10/d;
L_0x286ab40/d .functor NOT 1, L_0x286ba10, C4<0>, C4<0>, C4<0>;
L_0x286ab40 .delay (10,10,10) L_0x286ab40/d;
L_0x286ac00/d .functor NAND 1, L_0x286a010, L_0x286ab40, C4<1>, C4<1>;
L_0x286ac00 .delay (20,20,20) L_0x286ac00/d;
L_0x286ad50/d .functor NOT 1, L_0x286ac00, C4<0>, C4<0>, C4<0>;
L_0x286ad50 .delay (10,10,10) L_0x286ad50/d;
L_0x286ae40/d .functor NOR 1, L_0x286ad50, L_0x286aa10, C4<0>, C4<0>;
L_0x286ae40 .delay (20,20,20) L_0x286ae40/d;
L_0x286afe0/d .functor NOT 1, L_0x286ae40, C4<0>, C4<0>, C4<0>;
L_0x286afe0 .delay (10,10,10) L_0x286afe0/d;
v0x2819f30_0 .net "and_in0ncom", 0 0, L_0x286ad50; 1 drivers
v0x2819ff0_0 .net "and_in1com", 0 0, L_0x286aa10; 1 drivers
v0x281a090_0 .alias "in0", 0 0, v0x281ba00_0;
v0x281a130_0 .alias "in1", 0 0, v0x281bae0_0;
v0x281a1b0_0 .net "nand_in0ncom", 0 0, L_0x286ac00; 1 drivers
v0x281a250_0 .net "nand_in1com", 0 0, L_0x286a8c0; 1 drivers
v0x281a2f0_0 .net "ncom", 0 0, L_0x286ab40; 1 drivers
v0x281a390_0 .net "nor_wire", 0 0, L_0x286ae40; 1 drivers
v0x281a430_0 .alias "result", 0 0, v0x281bb60_0;
v0x281a4b0_0 .alias "sel0", 0 0, v0x281b8d0_0;
S_0x2819710 .scope module, "mux2" "mux_1bit" 3 40, 3 2, S_0x2819620;
 .timescale 0 0;
L_0x286b110/d .functor NAND 1, C4<0>, L_0x286bb40, C4<1>, C4<1>;
L_0x286b110 .delay (20,20,20) L_0x286b110/d;
L_0x286b270/d .functor NOT 1, L_0x286b110, C4<0>, C4<0>, C4<0>;
L_0x286b270 .delay (10,10,10) L_0x286b270/d;
L_0x286b3a0/d .functor NOT 1, L_0x286bb40, C4<0>, C4<0>, C4<0>;
L_0x286b3a0 .delay (10,10,10) L_0x286b3a0/d;
L_0x286b460/d .functor NAND 1, L_0x286afe0, L_0x286b3a0, C4<1>, C4<1>;
L_0x286b460 .delay (20,20,20) L_0x286b460/d;
L_0x286b5b0/d .functor NOT 1, L_0x286b460, C4<0>, C4<0>, C4<0>;
L_0x286b5b0 .delay (10,10,10) L_0x286b5b0/d;
L_0x286b6a0/d .functor NOR 1, L_0x286b5b0, L_0x286b270, C4<0>, C4<0>;
L_0x286b6a0 .delay (20,20,20) L_0x286b6a0/d;
L_0x286b840/d .functor NOT 1, L_0x286b6a0, C4<0>, C4<0>, C4<0>;
L_0x286b840 .delay (10,10,10) L_0x286b840/d;
v0x2819800_0 .net "and_in0ncom", 0 0, L_0x286b5b0; 1 drivers
v0x2819880_0 .net "and_in1com", 0 0, L_0x286b270; 1 drivers
v0x2819920_0 .alias "in0", 0 0, v0x281bb60_0;
v0x28199c0_0 .alias "in1", 0 0, v0x281b720_0;
v0x2819a40_0 .net "nand_in0ncom", 0 0, L_0x286b460; 1 drivers
v0x2819ae0_0 .net "nand_in1com", 0 0, L_0x286b110; 1 drivers
v0x2819bc0_0 .net "ncom", 0 0, L_0x286b3a0; 1 drivers
v0x2819c60_0 .net "nor_wire", 0 0, L_0x286b6a0; 1 drivers
v0x2819d00_0 .alias "result", 0 0, v0x281f730_0;
v0x2819da0_0 .alias "sel0", 0 0, v0x281b950_0;
S_0x2812a80 .scope generate, "ALU32[4]" "ALU32[4]" 2 105, 2 105, S_0x2765440;
 .timescale 0 0;
P_0x2811478 .param/l "i" 2 105, +C4<0100>;
S_0x2812bb0 .scope module, "_alu" "ALU_1bit" 2 106, 2 3, S_0x2812a80;
 .timescale 0 0;
L_0x28664f0/d .functor NOT 1, L_0x28718c0, C4<0>, C4<0>, C4<0>;
L_0x28664f0 .delay (10,10,10) L_0x28664f0/d;
v0x2818900_0 .net "carryin", 0 0, L_0x2871960; 1 drivers
v0x28189a0_0 .net "carryout", 0 0, L_0x286d950; 1 drivers
v0x2818a20_0 .alias "invertB", 0 0, v0x283e550_0;
v0x2818aa0_0 .alias "muxIndex", 2 0, v0x283e5d0_0;
v0x2818b20_0 .net "notB", 0 0, L_0x28664f0; 1 drivers
v0x2818ba0_0 .net "operandA", 0 0, L_0x2871780; 1 drivers
v0x2818c20_0 .net "operandB", 0 0, L_0x28718c0; 1 drivers
v0x2818d30_0 .alias "othercontrolsignal", 0 0, v0x283e7a0_0;
v0x2818db0_0 .net "result", 0 0, L_0x28710b0; 1 drivers
v0x2818e80_0 .net "trueB", 0 0, L_0x286c790; 1 drivers
v0x2818f60_0 .net "wAddSub", 0 0, L_0x286d2b0; 1 drivers
v0x2819070_0 .net "wNandAnd", 0 0, L_0x286ea10; 1 drivers
v0x28191f0_0 .net "wNorOr", 0 0, L_0x286f450; 1 drivers
v0x2819300_0 .net "wXor", 0 0, L_0x286dfb0; 1 drivers
L_0x28711c0 .part v0x283cb80_0, 0, 1;
L_0x2871280 .part v0x283cb80_0, 1, 1;
L_0x28713b0 .part v0x283cb80_0, 2, 1;
S_0x2818130 .scope module, "mux_invertB" "mux_1bit" 2 18, 3 2, S_0x2812bb0;
 .timescale 0 0;
L_0x286c2b0/d .functor NAND 1, L_0x28664f0, v0x283cb00_0, C4<1>, C4<1>;
L_0x286c2b0 .delay (20,20,20) L_0x286c2b0/d;
L_0x286c390/d .functor NOT 1, L_0x286c2b0, C4<0>, C4<0>, C4<0>;
L_0x286c390 .delay (10,10,10) L_0x286c390/d;
L_0x286c470/d .functor NOT 1, v0x283cb00_0, C4<0>, C4<0>, C4<0>;
L_0x286c470 .delay (10,10,10) L_0x286c470/d;
L_0x286c530/d .functor NAND 1, L_0x28718c0, L_0x286c470, C4<1>, C4<1>;
L_0x286c530 .delay (20,20,20) L_0x286c530/d;
L_0x286c5f0/d .functor NOT 1, L_0x286c530, C4<0>, C4<0>, C4<0>;
L_0x286c5f0 .delay (10,10,10) L_0x286c5f0/d;
L_0x286c690/d .functor NOR 1, L_0x286c5f0, L_0x286c390, C4<0>, C4<0>;
L_0x286c690 .delay (20,20,20) L_0x286c690/d;
L_0x286c790/d .functor NOT 1, L_0x286c690, C4<0>, C4<0>, C4<0>;
L_0x286c790 .delay (10,10,10) L_0x286c790/d;
v0x2818220_0 .net "and_in0ncom", 0 0, L_0x286c5f0; 1 drivers
v0x28182e0_0 .net "and_in1com", 0 0, L_0x286c390; 1 drivers
v0x2818380_0 .alias "in0", 0 0, v0x2818c20_0;
v0x2818400_0 .alias "in1", 0 0, v0x2818b20_0;
v0x2818480_0 .net "nand_in0ncom", 0 0, L_0x286c530; 1 drivers
v0x2818520_0 .net "nand_in1com", 0 0, L_0x286c2b0; 1 drivers
v0x28185c0_0 .net "ncom", 0 0, L_0x286c470; 1 drivers
v0x2818660_0 .net "nor_wire", 0 0, L_0x286c690; 1 drivers
v0x2818750_0 .alias "result", 0 0, v0x2818e80_0;
v0x2818820_0 .alias "sel0", 0 0, v0x283e550_0;
S_0x2816e40 .scope module, "adder" "adder_1bit" 2 22, 4 1, S_0x2812bb0;
 .timescale 0 0;
L_0x286d3c0/d .functor NAND 1, L_0x2871780, L_0x286c790, C4<1>, C4<1>;
L_0x286d3c0 .delay (20,20,20) L_0x286d3c0/d;
L_0x286d530/d .functor NOT 1, L_0x286d3c0, C4<0>, C4<0>, C4<0>;
L_0x286d530 .delay (10,10,10) L_0x286d530/d;
L_0x286d640/d .functor NAND 1, L_0x2871960, L_0x286cd10, C4<1>, C4<1>;
L_0x286d640 .delay (20,20,20) L_0x286d640/d;
L_0x286d700/d .functor NOT 1, L_0x286d640, C4<0>, C4<0>, C4<0>;
L_0x286d700 .delay (10,10,10) L_0x286d700/d;
L_0x286d810/d .functor NOR 1, L_0x286d700, L_0x286d530, C4<0>, C4<0>;
L_0x286d810 .delay (20,20,20) L_0x286d810/d;
L_0x286d950/d .functor NOT 1, L_0x286d810, C4<0>, C4<0>, C4<0>;
L_0x286d950 .delay (10,10,10) L_0x286d950/d;
v0x2817a20_0 .alias "a", 0 0, v0x2818ba0_0;
v0x2817b30_0 .net "and_ab", 0 0, L_0x286d530; 1 drivers
v0x2817bd0_0 .net "and_xor_ab_c", 0 0, L_0x286d700; 1 drivers
v0x2817c70_0 .alias "b", 0 0, v0x2818e80_0;
v0x2817cf0_0 .alias "carryin", 0 0, v0x2818900_0;
v0x2817d70_0 .alias "carryout", 0 0, v0x28189a0_0;
v0x2817e30_0 .net "nand_ab", 0 0, L_0x286d3c0; 1 drivers
v0x2817eb0_0 .net "nand_xor_ab_c", 0 0, L_0x286d640; 1 drivers
v0x2817f30_0 .net "nco", 0 0, L_0x286d810; 1 drivers
v0x2817fd0_0 .alias "sum", 0 0, v0x2818f60_0;
v0x28180b0_0 .net "xor_ab", 0 0, L_0x286cd10; 1 drivers
S_0x28174d0 .scope module, "xor_1" "xor_1bit" 4 13, 5 35, S_0x2816e40;
 .timescale 0 0;
L_0x286c900/d .functor NAND 1, L_0x2871780, L_0x286c790, C4<1>, C4<1>;
L_0x286c900 .delay (20,20,20) L_0x286c900/d;
L_0x286c9c0/d .functor NOR 1, L_0x2871780, L_0x286c790, C4<0>, C4<0>;
L_0x286c9c0 .delay (20,20,20) L_0x286c9c0/d;
L_0x286caa0/d .functor NOT 1, L_0x286c9c0, C4<0>, C4<0>, C4<0>;
L_0x286caa0 .delay (10,10,10) L_0x286caa0/d;
L_0x286cbb0/d .functor NAND 1, L_0x286caa0, L_0x286c900, C4<1>, C4<1>;
L_0x286cbb0 .delay (20,20,20) L_0x286cbb0/d;
L_0x286cd10/d .functor NOT 1, L_0x286cbb0, C4<0>, C4<0>, C4<0>;
L_0x286cd10 .delay (10,10,10) L_0x286cd10/d;
v0x28175c0_0 .alias "a", 0 0, v0x2818ba0_0;
v0x2817660_0 .alias "b", 0 0, v0x2818e80_0;
v0x2817700_0 .net "nand_ab", 0 0, L_0x286c900; 1 drivers
v0x28177a0_0 .net "nor_ab", 0 0, L_0x286c9c0; 1 drivers
v0x2817820_0 .net "nxor_ab", 0 0, L_0x286cbb0; 1 drivers
v0x28178c0_0 .net "or_ab", 0 0, L_0x286caa0; 1 drivers
v0x28179a0_0 .alias "result", 0 0, v0x28180b0_0;
S_0x2816f30 .scope module, "xor_2" "xor_1bit" 4 14, 5 35, S_0x2816e40;
 .timescale 0 0;
L_0x286ce20/d .functor NAND 1, L_0x286cd10, L_0x2871960, C4<1>, C4<1>;
L_0x286ce20 .delay (20,20,20) L_0x286ce20/d;
L_0x286cf70/d .functor NOR 1, L_0x286cd10, L_0x2871960, C4<0>, C4<0>;
L_0x286cf70 .delay (20,20,20) L_0x286cf70/d;
L_0x286d0e0/d .functor NOT 1, L_0x286cf70, C4<0>, C4<0>, C4<0>;
L_0x286d0e0 .delay (10,10,10) L_0x286d0e0/d;
L_0x286d1a0/d .functor NAND 1, L_0x286d0e0, L_0x286ce20, C4<1>, C4<1>;
L_0x286d1a0 .delay (20,20,20) L_0x286d1a0/d;
L_0x286d2b0/d .functor NOT 1, L_0x286d1a0, C4<0>, C4<0>, C4<0>;
L_0x286d2b0 .delay (10,10,10) L_0x286d2b0/d;
v0x2817020_0 .alias "a", 0 0, v0x28180b0_0;
v0x28170c0_0 .alias "b", 0 0, v0x2818900_0;
v0x2817160_0 .net "nand_ab", 0 0, L_0x286ce20; 1 drivers
v0x2817200_0 .net "nor_ab", 0 0, L_0x286cf70; 1 drivers
v0x2817280_0 .net "nxor_ab", 0 0, L_0x286d1a0; 1 drivers
v0x2817320_0 .net "or_ab", 0 0, L_0x286d0e0; 1 drivers
v0x2817400_0 .alias "result", 0 0, v0x2818f60_0;
S_0x28168f0 .scope module, "xor_gate" "xor_1bit" 2 23, 5 35, S_0x2812bb0;
 .timescale 0 0;
L_0x286db10/d .functor NAND 1, L_0x2871780, L_0x28718c0, C4<1>, C4<1>;
L_0x286db10 .delay (20,20,20) L_0x286db10/d;
L_0x286dbd0/d .functor NOR 1, L_0x2871780, L_0x28718c0, C4<0>, C4<0>;
L_0x286dbd0 .delay (20,20,20) L_0x286dbd0/d;
L_0x286dd60/d .functor NOT 1, L_0x286dbd0, C4<0>, C4<0>, C4<0>;
L_0x286dd60 .delay (10,10,10) L_0x286dd60/d;
L_0x286de50/d .functor NAND 1, L_0x286dd60, L_0x286db10, C4<1>, C4<1>;
L_0x286de50 .delay (20,20,20) L_0x286de50/d;
L_0x286dfb0/d .functor NOT 1, L_0x286de50, C4<0>, C4<0>, C4<0>;
L_0x286dfb0 .delay (10,10,10) L_0x286dfb0/d;
v0x28169e0_0 .alias "a", 0 0, v0x2818ba0_0;
v0x2816a60_0 .alias "b", 0 0, v0x2818c20_0;
v0x2816b30_0 .net "nand_ab", 0 0, L_0x286db10; 1 drivers
v0x2816bb0_0 .net "nor_ab", 0 0, L_0x286dbd0; 1 drivers
v0x2816c30_0 .net "nxor_ab", 0 0, L_0x286de50; 1 drivers
v0x2816cb0_0 .net "or_ab", 0 0, L_0x286dd60; 1 drivers
v0x2816d70_0 .alias "result", 0 0, v0x2819300_0;
S_0x2815d00 .scope module, "nand_and_gate" "nand_and_1bit" 2 24, 5 19, S_0x2812bb0;
 .timescale 0 0;
L_0x286e100/d .functor NAND 1, L_0x2871780, L_0x28718c0, C4<1>, C4<1>;
L_0x286e100 .delay (20,20,20) L_0x286e100/d;
L_0x286e230/d .functor NOT 1, L_0x286e100, C4<0>, C4<0>, C4<0>;
L_0x286e230 .delay (10,10,10) L_0x286e230/d;
v0x2816570_0 .alias "a", 0 0, v0x2818ba0_0;
v0x2816610_0 .net "and_ab", 0 0, L_0x286e230; 1 drivers
v0x2816690_0 .alias "b", 0 0, v0x2818c20_0;
v0x2816710_0 .net "nand_ab", 0 0, L_0x286e100; 1 drivers
v0x28167f0_0 .alias "othercontrolsignal", 0 0, v0x283e7a0_0;
v0x2816870_0 .alias "result", 0 0, v0x2819070_0;
S_0x2815df0 .scope module, "mux0" "mux_1bit" 5 32, 3 2, S_0x2815d00;
 .timescale 0 0;
L_0x286e380/d .functor NAND 1, L_0x286e230, v0x27d62f0_0, C4<1>, C4<1>;
L_0x286e380 .delay (20,20,20) L_0x286e380/d;
L_0x286e440/d .functor NOT 1, L_0x286e380, C4<0>, C4<0>, C4<0>;
L_0x286e440 .delay (10,10,10) L_0x286e440/d;
L_0x286e570/d .functor NOT 1, v0x27d62f0_0, C4<0>, C4<0>, C4<0>;
L_0x286e570 .delay (10,10,10) L_0x286e570/d;
L_0x286e630/d .functor NAND 1, L_0x286e100, L_0x286e570, C4<1>, C4<1>;
L_0x286e630 .delay (20,20,20) L_0x286e630/d;
L_0x286e780/d .functor NOT 1, L_0x286e630, C4<0>, C4<0>, C4<0>;
L_0x286e780 .delay (10,10,10) L_0x286e780/d;
L_0x286e870/d .functor NOR 1, L_0x286e780, L_0x286e440, C4<0>, C4<0>;
L_0x286e870 .delay (20,20,20) L_0x286e870/d;
L_0x286ea10/d .functor NOT 1, L_0x286e870, C4<0>, C4<0>, C4<0>;
L_0x286ea10 .delay (10,10,10) L_0x286ea10/d;
v0x2815ee0_0 .net "and_in0ncom", 0 0, L_0x286e780; 1 drivers
v0x2815f60_0 .net "and_in1com", 0 0, L_0x286e440; 1 drivers
v0x2815fe0_0 .alias "in0", 0 0, v0x2816710_0;
v0x2816080_0 .alias "in1", 0 0, v0x2816610_0;
v0x2816100_0 .net "nand_in0ncom", 0 0, L_0x286e630; 1 drivers
v0x28161a0_0 .net "nand_in1com", 0 0, L_0x286e380; 1 drivers
v0x2816280_0 .net "ncom", 0 0, L_0x286e570; 1 drivers
v0x2816320_0 .net "nor_wire", 0 0, L_0x286e870; 1 drivers
v0x28163c0_0 .alias "result", 0 0, v0x2819070_0;
v0x2816490_0 .alias "sel0", 0 0, v0x283e7a0_0;
S_0x2815260 .scope module, "nor_or_gate" "nor_or_1bit" 2 25, 5 3, S_0x2812bb0;
 .timescale 0 0;
L_0x286eb40/d .functor NOR 1, L_0x2871780, L_0x28718c0, C4<0>, C4<0>;
L_0x286eb40 .delay (20,20,20) L_0x286eb40/d;
L_0x286ec70/d .functor NOT 1, L_0x286eb40, C4<0>, C4<0>, C4<0>;
L_0x286ec70 .delay (10,10,10) L_0x286ec70/d;
v0x28159e0_0 .alias "a", 0 0, v0x2818ba0_0;
v0x2815a60_0 .alias "b", 0 0, v0x2818c20_0;
v0x2815b00_0 .net "nor_ab", 0 0, L_0x286eb40; 1 drivers
v0x2815b80_0 .net "or_ab", 0 0, L_0x286ec70; 1 drivers
v0x2815c00_0 .alias "othercontrolsignal", 0 0, v0x283e7a0_0;
v0x2815c80_0 .alias "result", 0 0, v0x28191f0_0;
S_0x2815350 .scope module, "mux0" "mux_1bit" 5 16, 3 2, S_0x2815260;
 .timescale 0 0;
L_0x286edc0/d .functor NAND 1, L_0x286ec70, v0x27d62f0_0, C4<1>, C4<1>;
L_0x286edc0 .delay (20,20,20) L_0x286edc0/d;
L_0x286ee80/d .functor NOT 1, L_0x286edc0, C4<0>, C4<0>, C4<0>;
L_0x286ee80 .delay (10,10,10) L_0x286ee80/d;
L_0x286efb0/d .functor NOT 1, v0x27d62f0_0, C4<0>, C4<0>, C4<0>;
L_0x286efb0 .delay (10,10,10) L_0x286efb0/d;
L_0x286f070/d .functor NAND 1, L_0x286eb40, L_0x286efb0, C4<1>, C4<1>;
L_0x286f070 .delay (20,20,20) L_0x286f070/d;
L_0x286f1c0/d .functor NOT 1, L_0x286f070, C4<0>, C4<0>, C4<0>;
L_0x286f1c0 .delay (10,10,10) L_0x286f1c0/d;
L_0x286f2b0/d .functor NOR 1, L_0x286f1c0, L_0x286ee80, C4<0>, C4<0>;
L_0x286f2b0 .delay (20,20,20) L_0x286f2b0/d;
L_0x286f450/d .functor NOT 1, L_0x286f2b0, C4<0>, C4<0>, C4<0>;
L_0x286f450 .delay (10,10,10) L_0x286f450/d;
v0x2815440_0 .net "and_in0ncom", 0 0, L_0x286f1c0; 1 drivers
v0x28154c0_0 .net "and_in1com", 0 0, L_0x286ee80; 1 drivers
v0x2815540_0 .alias "in0", 0 0, v0x2815b00_0;
v0x28155c0_0 .alias "in1", 0 0, v0x2815b80_0;
v0x2815640_0 .net "nand_in0ncom", 0 0, L_0x286f070; 1 drivers
v0x28156c0_0 .net "nand_in1com", 0 0, L_0x286edc0; 1 drivers
v0x2815740_0 .net "ncom", 0 0, L_0x286efb0; 1 drivers
v0x28157c0_0 .net "nor_wire", 0 0, L_0x286f2b0; 1 drivers
v0x2815890_0 .alias "result", 0 0, v0x28191f0_0;
v0x2815960_0 .alias "sel0", 0 0, v0x283e7a0_0;
S_0x2812ca0 .scope module, "mainMux" "mux_alu" 2 28, 3 22, S_0x2812bb0;
 .timescale 0 0;
v0x2814ab0_0 .alias "in0", 0 0, v0x2818f60_0;
v0x2814b60_0 .alias "in1", 0 0, v0x2819300_0;
v0x2814c10_0 .alias "in2", 0 0, v0x2819070_0;
v0x2814cc0_0 .alias "in3", 0 0, v0x28191f0_0;
v0x2814da0_0 .net "in4", 0 0, C4<0>; 1 drivers
v0x2814e50_0 .alias "result", 0 0, v0x2818db0_0;
v0x2814ed0_0 .net "sel0", 0 0, L_0x28711c0; 1 drivers
v0x2814f50_0 .net "sel1", 0 0, L_0x2871280; 1 drivers
v0x2814fd0_0 .net "sel2", 0 0, L_0x28713b0; 1 drivers
v0x2815080_0 .net "w0", 0 0, L_0x286fc10; 1 drivers
v0x2815160_0 .net "w1", 0 0, L_0x2870200; 1 drivers
v0x28151e0_0 .net "w2", 0 0, L_0x2870950; 1 drivers
S_0x2814360 .scope module, "mux00" "mux_1bit" 3 37, 3 2, S_0x2812ca0;
 .timescale 0 0;
L_0x286f580/d .functor NAND 1, L_0x286dfb0, L_0x28711c0, C4<1>, C4<1>;
L_0x286f580 .delay (20,20,20) L_0x286f580/d;
L_0x286f640/d .functor NOT 1, L_0x286f580, C4<0>, C4<0>, C4<0>;
L_0x286f640 .delay (10,10,10) L_0x286f640/d;
L_0x286f770/d .functor NOT 1, L_0x28711c0, C4<0>, C4<0>, C4<0>;
L_0x286f770 .delay (10,10,10) L_0x286f770/d;
L_0x286f8c0/d .functor NAND 1, L_0x286d2b0, L_0x286f770, C4<1>, C4<1>;
L_0x286f8c0 .delay (20,20,20) L_0x286f8c0/d;
L_0x286f980/d .functor NOT 1, L_0x286f8c0, C4<0>, C4<0>, C4<0>;
L_0x286f980 .delay (10,10,10) L_0x286f980/d;
L_0x286fa70/d .functor NOR 1, L_0x286f980, L_0x286f640, C4<0>, C4<0>;
L_0x286fa70 .delay (20,20,20) L_0x286fa70/d;
L_0x286fc10/d .functor NOT 1, L_0x286fa70, C4<0>, C4<0>, C4<0>;
L_0x286fc10 .delay (10,10,10) L_0x286fc10/d;
v0x2814450_0 .net "and_in0ncom", 0 0, L_0x286f980; 1 drivers
v0x2814510_0 .net "and_in1com", 0 0, L_0x286f640; 1 drivers
v0x28145b0_0 .alias "in0", 0 0, v0x2818f60_0;
v0x2814650_0 .alias "in1", 0 0, v0x2819300_0;
v0x28146d0_0 .net "nand_in0ncom", 0 0, L_0x286f8c0; 1 drivers
v0x2814770_0 .net "nand_in1com", 0 0, L_0x286f580; 1 drivers
v0x2814810_0 .net "ncom", 0 0, L_0x286f770; 1 drivers
v0x28148b0_0 .net "nor_wire", 0 0, L_0x286fa70; 1 drivers
v0x2814950_0 .alias "result", 0 0, v0x2815080_0;
v0x28149d0_0 .alias "sel0", 0 0, v0x2814ed0_0;
S_0x2813c10 .scope module, "mux01" "mux_1bit" 3 38, 3 2, S_0x2812ca0;
 .timescale 0 0;
L_0x286fd40/d .functor NAND 1, L_0x286f450, L_0x28711c0, C4<1>, C4<1>;
L_0x286fd40 .delay (20,20,20) L_0x286fd40/d;
L_0x286fe00/d .functor NOT 1, L_0x286fd40, C4<0>, C4<0>, C4<0>;
L_0x286fe00 .delay (10,10,10) L_0x286fe00/d;
L_0x286ff30/d .functor NOT 1, L_0x28711c0, C4<0>, C4<0>, C4<0>;
L_0x286ff30 .delay (10,10,10) L_0x286ff30/d;
L_0x281d110/d .functor NAND 1, L_0x286ea10, L_0x286ff30, C4<1>, C4<1>;
L_0x281d110 .delay (20,20,20) L_0x281d110/d;
L_0x2850650/d .functor NOT 1, L_0x281d110, C4<0>, C4<0>, C4<0>;
L_0x2850650 .delay (10,10,10) L_0x2850650/d;
L_0x2870080/d .functor NOR 1, L_0x2850650, L_0x286fe00, C4<0>, C4<0>;
L_0x2870080 .delay (20,20,20) L_0x2870080/d;
L_0x2870200/d .functor NOT 1, L_0x2870080, C4<0>, C4<0>, C4<0>;
L_0x2870200 .delay (10,10,10) L_0x2870200/d;
v0x2813d00_0 .net "and_in0ncom", 0 0, L_0x2850650; 1 drivers
v0x2813dc0_0 .net "and_in1com", 0 0, L_0x286fe00; 1 drivers
v0x2813e60_0 .alias "in0", 0 0, v0x2819070_0;
v0x2813f00_0 .alias "in1", 0 0, v0x28191f0_0;
v0x2813f80_0 .net "nand_in0ncom", 0 0, L_0x281d110; 1 drivers
v0x2814020_0 .net "nand_in1com", 0 0, L_0x286fd40; 1 drivers
v0x28140c0_0 .net "ncom", 0 0, L_0x286ff30; 1 drivers
v0x2814160_0 .net "nor_wire", 0 0, L_0x2870080; 1 drivers
v0x2814200_0 .alias "result", 0 0, v0x2815160_0;
v0x2814280_0 .alias "sel0", 0 0, v0x2814ed0_0;
S_0x28134c0 .scope module, "mux1" "mux_1bit" 3 39, 3 2, S_0x2812ca0;
 .timescale 0 0;
L_0x28702f0/d .functor NAND 1, L_0x2870200, L_0x2871280, C4<1>, C4<1>;
L_0x28702f0 .delay (20,20,20) L_0x28702f0/d;
L_0x2870420/d .functor NOT 1, L_0x28702f0, C4<0>, C4<0>, C4<0>;
L_0x2870420 .delay (10,10,10) L_0x2870420/d;
L_0x2870510/d .functor NOT 1, L_0x2871280, C4<0>, C4<0>, C4<0>;
L_0x2870510 .delay (10,10,10) L_0x2870510/d;
L_0x28705b0/d .functor NAND 1, L_0x286fc10, L_0x2870510, C4<1>, C4<1>;
L_0x28705b0 .delay (20,20,20) L_0x28705b0/d;
L_0x28706e0/d .functor NOT 1, L_0x28705b0, C4<0>, C4<0>, C4<0>;
L_0x28706e0 .delay (10,10,10) L_0x28706e0/d;
L_0x28707d0/d .functor NOR 1, L_0x28706e0, L_0x2870420, C4<0>, C4<0>;
L_0x28707d0 .delay (20,20,20) L_0x28707d0/d;
L_0x2870950/d .functor NOT 1, L_0x28707d0, C4<0>, C4<0>, C4<0>;
L_0x2870950 .delay (10,10,10) L_0x2870950/d;
v0x28135b0_0 .net "and_in0ncom", 0 0, L_0x28706e0; 1 drivers
v0x2813670_0 .net "and_in1com", 0 0, L_0x2870420; 1 drivers
v0x2813710_0 .alias "in0", 0 0, v0x2815080_0;
v0x28137b0_0 .alias "in1", 0 0, v0x2815160_0;
v0x2813830_0 .net "nand_in0ncom", 0 0, L_0x28705b0; 1 drivers
v0x28138d0_0 .net "nand_in1com", 0 0, L_0x28702f0; 1 drivers
v0x2813970_0 .net "ncom", 0 0, L_0x2870510; 1 drivers
v0x2813a10_0 .net "nor_wire", 0 0, L_0x28707d0; 1 drivers
v0x2813ab0_0 .alias "result", 0 0, v0x28151e0_0;
v0x2813b30_0 .alias "sel0", 0 0, v0x2814f50_0;
S_0x2812d90 .scope module, "mux2" "mux_1bit" 3 40, 3 2, S_0x2812ca0;
 .timescale 0 0;
L_0x2870a40/d .functor NAND 1, C4<0>, L_0x28713b0, C4<1>, C4<1>;
L_0x2870a40 .delay (20,20,20) L_0x2870a40/d;
L_0x2870b80/d .functor NOT 1, L_0x2870a40, C4<0>, C4<0>, C4<0>;
L_0x2870b80 .delay (10,10,10) L_0x2870b80/d;
L_0x2870c70/d .functor NOT 1, L_0x28713b0, C4<0>, C4<0>, C4<0>;
L_0x2870c70 .delay (10,10,10) L_0x2870c70/d;
L_0x2870d10/d .functor NAND 1, L_0x2870950, L_0x2870c70, C4<1>, C4<1>;
L_0x2870d10 .delay (20,20,20) L_0x2870d10/d;
L_0x2870e40/d .functor NOT 1, L_0x2870d10, C4<0>, C4<0>, C4<0>;
L_0x2870e40 .delay (10,10,10) L_0x2870e40/d;
L_0x2870f30/d .functor NOR 1, L_0x2870e40, L_0x2870b80, C4<0>, C4<0>;
L_0x2870f30 .delay (20,20,20) L_0x2870f30/d;
L_0x28710b0/d .functor NOT 1, L_0x2870f30, C4<0>, C4<0>, C4<0>;
L_0x28710b0 .delay (10,10,10) L_0x28710b0/d;
v0x2812e80_0 .net "and_in0ncom", 0 0, L_0x2870e40; 1 drivers
v0x2812f00_0 .net "and_in1com", 0 0, L_0x2870b80; 1 drivers
v0x2812fa0_0 .alias "in0", 0 0, v0x28151e0_0;
v0x2813040_0 .alias "in1", 0 0, v0x2814da0_0;
v0x28130c0_0 .net "nand_in0ncom", 0 0, L_0x2870d10; 1 drivers
v0x2813160_0 .net "nand_in1com", 0 0, L_0x2870a40; 1 drivers
v0x2813240_0 .net "ncom", 0 0, L_0x2870c70; 1 drivers
v0x28132e0_0 .net "nor_wire", 0 0, L_0x2870f30; 1 drivers
v0x2813380_0 .alias "result", 0 0, v0x2818db0_0;
v0x2813420_0 .alias "sel0", 0 0, v0x2814fd0_0;
S_0x280b8c0 .scope generate, "ALU32[5]" "ALU32[5]" 2 105, 2 105, S_0x2765440;
 .timescale 0 0;
P_0x280a2b8 .param/l "i" 2 105, +C4<0101>;
S_0x280b9f0 .scope module, "_alu" "ALU_1bit" 2 106, 2 3, S_0x280b8c0;
 .timescale 0 0;
L_0x2871650/d .functor NOT 1, L_0x2877510, C4<0>, C4<0>, C4<0>;
L_0x2871650 .delay (10,10,10) L_0x2871650/d;
v0x2811f80_0 .net "carryin", 0 0, L_0x2877450; 1 drivers
v0x2812020_0 .net "carryout", 0 0, L_0x28732c0; 1 drivers
v0x28120a0_0 .alias "invertB", 0 0, v0x283e550_0;
v0x2812120_0 .alias "muxIndex", 2 0, v0x283e5d0_0;
v0x28121a0_0 .net "notB", 0 0, L_0x2871650; 1 drivers
v0x2812220_0 .net "operandA", 0 0, L_0x2871b10; 1 drivers
v0x28122a0_0 .net "operandB", 0 0, L_0x2877510; 1 drivers
v0x28123b0_0 .alias "othercontrolsignal", 0 0, v0x283e7a0_0;
v0x2812430_0 .net "result", 0 0, L_0x2876e10; 1 drivers
v0x2812500_0 .net "trueB", 0 0, L_0x2872100; 1 drivers
v0x28125e0_0 .net "wAddSub", 0 0, L_0x2872c20; 1 drivers
v0x28126f0_0 .net "wNandAnd", 0 0, L_0x2874380; 1 drivers
v0x2812870_0 .net "wNorOr", 0 0, L_0x2874dc0; 1 drivers
v0x2812980_0 .net "wXor", 0 0, L_0x2873920; 1 drivers
L_0x2876f40 .part v0x283cb80_0, 0, 1;
L_0x2876fe0 .part v0x283cb80_0, 1, 1;
L_0x2877110 .part v0x283cb80_0, 2, 1;
S_0x28117b0 .scope module, "mux_invertB" "mux_1bit" 2 18, 3 2, S_0x280b9f0;
 .timescale 0 0;
L_0x2871820/d .functor NAND 1, L_0x2871650, v0x283cb00_0, C4<1>, C4<1>;
L_0x2871820 .delay (20,20,20) L_0x2871820/d;
L_0x2871bc0/d .functor NOT 1, L_0x2871820, C4<0>, C4<0>, C4<0>;
L_0x2871bc0 .delay (10,10,10) L_0x2871bc0/d;
L_0x2871ca0/d .functor NOT 1, v0x283cb00_0, C4<0>, C4<0>, C4<0>;
L_0x2871ca0 .delay (10,10,10) L_0x2871ca0/d;
L_0x2871d60/d .functor NAND 1, L_0x2877510, L_0x2871ca0, C4<1>, C4<1>;
L_0x2871d60 .delay (20,20,20) L_0x2871d60/d;
L_0x2871e70/d .functor NOT 1, L_0x2871d60, C4<0>, C4<0>, C4<0>;
L_0x2871e70 .delay (10,10,10) L_0x2871e70/d;
L_0x2871f60/d .functor NOR 1, L_0x2871e70, L_0x2871bc0, C4<0>, C4<0>;
L_0x2871f60 .delay (20,20,20) L_0x2871f60/d;
L_0x2872100/d .functor NOT 1, L_0x2871f60, C4<0>, C4<0>, C4<0>;
L_0x2872100 .delay (10,10,10) L_0x2872100/d;
v0x28118a0_0 .net "and_in0ncom", 0 0, L_0x2871e70; 1 drivers
v0x2811960_0 .net "and_in1com", 0 0, L_0x2871bc0; 1 drivers
v0x2811a00_0 .alias "in0", 0 0, v0x28122a0_0;
v0x2811a80_0 .alias "in1", 0 0, v0x28121a0_0;
v0x2811b00_0 .net "nand_in0ncom", 0 0, L_0x2871d60; 1 drivers
v0x2811ba0_0 .net "nand_in1com", 0 0, L_0x2871820; 1 drivers
v0x2811c40_0 .net "ncom", 0 0, L_0x2871ca0; 1 drivers
v0x2811ce0_0 .net "nor_wire", 0 0, L_0x2871f60; 1 drivers
v0x2811dd0_0 .alias "result", 0 0, v0x2812500_0;
v0x2811ea0_0 .alias "sel0", 0 0, v0x283e550_0;
S_0x27bbe80 .scope module, "adder" "adder_1bit" 2 22, 4 1, S_0x280b9f0;
 .timescale 0 0;
L_0x2872d30/d .functor NAND 1, L_0x2871b10, L_0x2872100, C4<1>, C4<1>;
L_0x2872d30 .delay (20,20,20) L_0x2872d30/d;
L_0x2872ea0/d .functor NOT 1, L_0x2872d30, C4<0>, C4<0>, C4<0>;
L_0x2872ea0 .delay (10,10,10) L_0x2872ea0/d;
L_0x2872fb0/d .functor NAND 1, L_0x2877450, L_0x2872680, C4<1>, C4<1>;
L_0x2872fb0 .delay (20,20,20) L_0x2872fb0/d;
L_0x2873070/d .functor NOT 1, L_0x2872fb0, C4<0>, C4<0>, C4<0>;
L_0x2873070 .delay (10,10,10) L_0x2873070/d;
L_0x2873180/d .functor NOR 1, L_0x2873070, L_0x2872ea0, C4<0>, C4<0>;
L_0x2873180 .delay (20,20,20) L_0x2873180/d;
L_0x28732c0/d .functor NOT 1, L_0x2873180, C4<0>, C4<0>, C4<0>;
L_0x28732c0 .delay (10,10,10) L_0x28732c0/d;
v0x28110a0_0 .alias "a", 0 0, v0x2812220_0;
v0x28111b0_0 .net "and_ab", 0 0, L_0x2872ea0; 1 drivers
v0x2811250_0 .net "and_xor_ab_c", 0 0, L_0x2873070; 1 drivers
v0x28112f0_0 .alias "b", 0 0, v0x2812500_0;
v0x2811370_0 .alias "carryin", 0 0, v0x2811f80_0;
v0x28113f0_0 .alias "carryout", 0 0, v0x2812020_0;
v0x28114b0_0 .net "nand_ab", 0 0, L_0x2872d30; 1 drivers
v0x2811530_0 .net "nand_xor_ab_c", 0 0, L_0x2872fb0; 1 drivers
v0x28115b0_0 .net "nco", 0 0, L_0x2873180; 1 drivers
v0x2811650_0 .alias "sum", 0 0, v0x28125e0_0;
v0x2811730_0 .net "xor_ab", 0 0, L_0x2872680; 1 drivers
S_0x2810b50 .scope module, "xor_1" "xor_1bit" 4 13, 5 35, S_0x27bbe80;
 .timescale 0 0;
L_0x2872270/d .functor NAND 1, L_0x2871b10, L_0x2872100, C4<1>, C4<1>;
L_0x2872270 .delay (20,20,20) L_0x2872270/d;
L_0x2872330/d .functor NOR 1, L_0x2871b10, L_0x2872100, C4<0>, C4<0>;
L_0x2872330 .delay (20,20,20) L_0x2872330/d;
L_0x2872410/d .functor NOT 1, L_0x2872330, C4<0>, C4<0>, C4<0>;
L_0x2872410 .delay (10,10,10) L_0x2872410/d;
L_0x2872520/d .functor NAND 1, L_0x2872410, L_0x2872270, C4<1>, C4<1>;
L_0x2872520 .delay (20,20,20) L_0x2872520/d;
L_0x2872680/d .functor NOT 1, L_0x2872520, C4<0>, C4<0>, C4<0>;
L_0x2872680 .delay (10,10,10) L_0x2872680/d;
v0x2810c40_0 .alias "a", 0 0, v0x2812220_0;
v0x2810ce0_0 .alias "b", 0 0, v0x2812500_0;
v0x2810d80_0 .net "nand_ab", 0 0, L_0x2872270; 1 drivers
v0x2810e20_0 .net "nor_ab", 0 0, L_0x2872330; 1 drivers
v0x2810ea0_0 .net "nxor_ab", 0 0, L_0x2872520; 1 drivers
v0x2810f40_0 .net "or_ab", 0 0, L_0x2872410; 1 drivers
v0x2811020_0 .alias "result", 0 0, v0x2811730_0;
S_0x27bbf70 .scope module, "xor_2" "xor_1bit" 4 14, 5 35, S_0x27bbe80;
 .timescale 0 0;
L_0x2872790/d .functor NAND 1, L_0x2872680, L_0x2877450, C4<1>, C4<1>;
L_0x2872790 .delay (20,20,20) L_0x2872790/d;
L_0x28728e0/d .functor NOR 1, L_0x2872680, L_0x2877450, C4<0>, C4<0>;
L_0x28728e0 .delay (20,20,20) L_0x28728e0/d;
L_0x2872a50/d .functor NOT 1, L_0x28728e0, C4<0>, C4<0>, C4<0>;
L_0x2872a50 .delay (10,10,10) L_0x2872a50/d;
L_0x2872b10/d .functor NAND 1, L_0x2872a50, L_0x2872790, C4<1>, C4<1>;
L_0x2872b10 .delay (20,20,20) L_0x2872b10/d;
L_0x2872c20/d .functor NOT 1, L_0x2872b10, C4<0>, C4<0>, C4<0>;
L_0x2872c20 .delay (10,10,10) L_0x2872c20/d;
v0x2810700_0 .alias "a", 0 0, v0x2811730_0;
v0x2810780_0 .alias "b", 0 0, v0x2811f80_0;
v0x2810800_0 .net "nand_ab", 0 0, L_0x2872790; 1 drivers
v0x2810880_0 .net "nor_ab", 0 0, L_0x28728e0; 1 drivers
v0x2810900_0 .net "nxor_ab", 0 0, L_0x2872b10; 1 drivers
v0x28109a0_0 .net "or_ab", 0 0, L_0x2872a50; 1 drivers
v0x2810a80_0 .alias "result", 0 0, v0x28125e0_0;
S_0x27bb930 .scope module, "xor_gate" "xor_1bit" 2 23, 5 35, S_0x280b9f0;
 .timescale 0 0;
L_0x2873480/d .functor NAND 1, L_0x2871b10, L_0x2877510, C4<1>, C4<1>;
L_0x2873480 .delay (20,20,20) L_0x2873480/d;
L_0x2873540/d .functor NOR 1, L_0x2871b10, L_0x2877510, C4<0>, C4<0>;
L_0x2873540 .delay (20,20,20) L_0x2873540/d;
L_0x28736d0/d .functor NOT 1, L_0x2873540, C4<0>, C4<0>, C4<0>;
L_0x28736d0 .delay (10,10,10) L_0x28736d0/d;
L_0x28737c0/d .functor NAND 1, L_0x28736d0, L_0x2873480, C4<1>, C4<1>;
L_0x28737c0 .delay (20,20,20) L_0x28737c0/d;
L_0x2873920/d .functor NOT 1, L_0x28737c0, C4<0>, C4<0>, C4<0>;
L_0x2873920 .delay (10,10,10) L_0x2873920/d;
v0x27bba20_0 .alias "a", 0 0, v0x2812220_0;
v0x27bbaa0_0 .alias "b", 0 0, v0x28122a0_0;
v0x27bbb70_0 .net "nand_ab", 0 0, L_0x2873480; 1 drivers
v0x27bbbf0_0 .net "nor_ab", 0 0, L_0x2873540; 1 drivers
v0x27bbc70_0 .net "nxor_ab", 0 0, L_0x28737c0; 1 drivers
v0x27bbcf0_0 .net "or_ab", 0 0, L_0x28736d0; 1 drivers
v0x27bbdb0_0 .alias "result", 0 0, v0x2812980_0;
S_0x280eb80 .scope module, "nand_and_gate" "nand_and_1bit" 2 24, 5 19, S_0x280b9f0;
 .timescale 0 0;
L_0x2873a70/d .functor NAND 1, L_0x2871b10, L_0x2877510, C4<1>, C4<1>;
L_0x2873a70 .delay (20,20,20) L_0x2873a70/d;
L_0x2873ba0/d .functor NOT 1, L_0x2873a70, C4<0>, C4<0>, C4<0>;
L_0x2873ba0 .delay (10,10,10) L_0x2873ba0/d;
v0x280f3f0_0 .alias "a", 0 0, v0x2812220_0;
v0x280f490_0 .net "and_ab", 0 0, L_0x2873ba0; 1 drivers
v0x280f510_0 .alias "b", 0 0, v0x28122a0_0;
v0x280f590_0 .net "nand_ab", 0 0, L_0x2873a70; 1 drivers
v0x280f670_0 .alias "othercontrolsignal", 0 0, v0x283e7a0_0;
v0x27bb8b0_0 .alias "result", 0 0, v0x28126f0_0;
S_0x280ec70 .scope module, "mux0" "mux_1bit" 5 32, 3 2, S_0x280eb80;
 .timescale 0 0;
L_0x2873cf0/d .functor NAND 1, L_0x2873ba0, v0x27d62f0_0, C4<1>, C4<1>;
L_0x2873cf0 .delay (20,20,20) L_0x2873cf0/d;
L_0x2873db0/d .functor NOT 1, L_0x2873cf0, C4<0>, C4<0>, C4<0>;
L_0x2873db0 .delay (10,10,10) L_0x2873db0/d;
L_0x2873ee0/d .functor NOT 1, v0x27d62f0_0, C4<0>, C4<0>, C4<0>;
L_0x2873ee0 .delay (10,10,10) L_0x2873ee0/d;
L_0x2873fa0/d .functor NAND 1, L_0x2873a70, L_0x2873ee0, C4<1>, C4<1>;
L_0x2873fa0 .delay (20,20,20) L_0x2873fa0/d;
L_0x28740f0/d .functor NOT 1, L_0x2873fa0, C4<0>, C4<0>, C4<0>;
L_0x28740f0 .delay (10,10,10) L_0x28740f0/d;
L_0x28741e0/d .functor NOR 1, L_0x28740f0, L_0x2873db0, C4<0>, C4<0>;
L_0x28741e0 .delay (20,20,20) L_0x28741e0/d;
L_0x2874380/d .functor NOT 1, L_0x28741e0, C4<0>, C4<0>, C4<0>;
L_0x2874380 .delay (10,10,10) L_0x2874380/d;
v0x280ed60_0 .net "and_in0ncom", 0 0, L_0x28740f0; 1 drivers
v0x280ede0_0 .net "and_in1com", 0 0, L_0x2873db0; 1 drivers
v0x280ee60_0 .alias "in0", 0 0, v0x280f590_0;
v0x280ef00_0 .alias "in1", 0 0, v0x280f490_0;
v0x280ef80_0 .net "nand_in0ncom", 0 0, L_0x2873fa0; 1 drivers
v0x280f020_0 .net "nand_in1com", 0 0, L_0x2873cf0; 1 drivers
v0x280f100_0 .net "ncom", 0 0, L_0x2873ee0; 1 drivers
v0x280f1a0_0 .net "nor_wire", 0 0, L_0x28741e0; 1 drivers
v0x280f240_0 .alias "result", 0 0, v0x28126f0_0;
v0x280f310_0 .alias "sel0", 0 0, v0x283e7a0_0;
S_0x280e0c0 .scope module, "nor_or_gate" "nor_or_1bit" 2 25, 5 3, S_0x280b9f0;
 .timescale 0 0;
L_0x28744b0/d .functor NOR 1, L_0x2871b10, L_0x2877510, C4<0>, C4<0>;
L_0x28744b0 .delay (20,20,20) L_0x28744b0/d;
L_0x28745e0/d .functor NOT 1, L_0x28744b0, C4<0>, C4<0>, C4<0>;
L_0x28745e0 .delay (10,10,10) L_0x28745e0/d;
v0x280e840_0 .alias "a", 0 0, v0x2812220_0;
v0x280e8e0_0 .alias "b", 0 0, v0x28122a0_0;
v0x280e980_0 .net "nor_ab", 0 0, L_0x28744b0; 1 drivers
v0x280ea00_0 .net "or_ab", 0 0, L_0x28745e0; 1 drivers
v0x280ea80_0 .alias "othercontrolsignal", 0 0, v0x283e7a0_0;
v0x280eb00_0 .alias "result", 0 0, v0x2812870_0;
S_0x280e1b0 .scope module, "mux0" "mux_1bit" 5 16, 3 2, S_0x280e0c0;
 .timescale 0 0;
L_0x2874730/d .functor NAND 1, L_0x28745e0, v0x27d62f0_0, C4<1>, C4<1>;
L_0x2874730 .delay (20,20,20) L_0x2874730/d;
L_0x28747f0/d .functor NOT 1, L_0x2874730, C4<0>, C4<0>, C4<0>;
L_0x28747f0 .delay (10,10,10) L_0x28747f0/d;
L_0x2874920/d .functor NOT 1, v0x27d62f0_0, C4<0>, C4<0>, C4<0>;
L_0x2874920 .delay (10,10,10) L_0x2874920/d;
L_0x28749e0/d .functor NAND 1, L_0x28744b0, L_0x2874920, C4<1>, C4<1>;
L_0x28749e0 .delay (20,20,20) L_0x28749e0/d;
L_0x2874b30/d .functor NOT 1, L_0x28749e0, C4<0>, C4<0>, C4<0>;
L_0x2874b30 .delay (10,10,10) L_0x2874b30/d;
L_0x2874c20/d .functor NOR 1, L_0x2874b30, L_0x28747f0, C4<0>, C4<0>;
L_0x2874c20 .delay (20,20,20) L_0x2874c20/d;
L_0x2874dc0/d .functor NOT 1, L_0x2874c20, C4<0>, C4<0>, C4<0>;
L_0x2874dc0 .delay (10,10,10) L_0x2874dc0/d;
v0x280e2a0_0 .net "and_in0ncom", 0 0, L_0x2874b30; 1 drivers
v0x280e320_0 .net "and_in1com", 0 0, L_0x28747f0; 1 drivers
v0x280e3a0_0 .alias "in0", 0 0, v0x280e980_0;
v0x280e420_0 .alias "in1", 0 0, v0x280ea00_0;
v0x280e4a0_0 .net "nand_in0ncom", 0 0, L_0x28749e0; 1 drivers
v0x280e520_0 .net "nand_in1com", 0 0, L_0x2874730; 1 drivers
v0x280e5a0_0 .net "ncom", 0 0, L_0x2874920; 1 drivers
v0x280e620_0 .net "nor_wire", 0 0, L_0x2874c20; 1 drivers
v0x280e6f0_0 .alias "result", 0 0, v0x2812870_0;
v0x280e7c0_0 .alias "sel0", 0 0, v0x283e7a0_0;
S_0x280bae0 .scope module, "mainMux" "mux_alu" 2 28, 3 22, S_0x280b9f0;
 .timescale 0 0;
v0x280d7e0_0 .alias "in0", 0 0, v0x28125e0_0;
v0x280d890_0 .alias "in1", 0 0, v0x2812980_0;
v0x280d940_0 .alias "in2", 0 0, v0x28126f0_0;
v0x280d9c0_0 .alias "in3", 0 0, v0x2812870_0;
v0x280daa0_0 .net "in4", 0 0, C4<0>; 1 drivers
v0x280db50_0 .alias "result", 0 0, v0x2812430_0;
v0x280dbd0_0 .net "sel0", 0 0, L_0x2876f40; 1 drivers
v0x280dc50_0 .net "sel1", 0 0, L_0x2876fe0; 1 drivers
v0x280dd20_0 .net "sel2", 0 0, L_0x2877110; 1 drivers
v0x280ddd0_0 .net "w0", 0 0, L_0x28755c0; 1 drivers
v0x280deb0_0 .net "w1", 0 0, L_0x2875d60; 1 drivers
v0x280df80_0 .net "w2", 0 0, L_0x28765b0; 1 drivers
S_0x280d120 .scope module, "mux00" "mux_1bit" 3 37, 3 2, S_0x280bae0;
 .timescale 0 0;
L_0x2874ef0/d .functor NAND 1, L_0x2873920, L_0x2876f40, C4<1>, C4<1>;
L_0x2874ef0 .delay (20,20,20) L_0x2874ef0/d;
L_0x2874fd0/d .functor NOT 1, L_0x2874ef0, C4<0>, C4<0>, C4<0>;
L_0x2874fd0 .delay (10,10,10) L_0x2874fd0/d;
L_0x2875120/d .functor NOT 1, L_0x2876f40, C4<0>, C4<0>, C4<0>;
L_0x2875120 .delay (10,10,10) L_0x2875120/d;
L_0x2875270/d .functor NAND 1, L_0x2872c20, L_0x2875120, C4<1>, C4<1>;
L_0x2875270 .delay (20,20,20) L_0x2875270/d;
L_0x2875330/d .functor NOT 1, L_0x2875270, C4<0>, C4<0>, C4<0>;
L_0x2875330 .delay (10,10,10) L_0x2875330/d;
L_0x2875420/d .functor NOR 1, L_0x2875330, L_0x2874fd0, C4<0>, C4<0>;
L_0x2875420 .delay (20,20,20) L_0x2875420/d;
L_0x28755c0/d .functor NOT 1, L_0x2875420, C4<0>, C4<0>, C4<0>;
L_0x28755c0 .delay (10,10,10) L_0x28755c0/d;
v0x280d210_0 .net "and_in0ncom", 0 0, L_0x2875330; 1 drivers
v0x280d290_0 .net "and_in1com", 0 0, L_0x2874fd0; 1 drivers
v0x280d310_0 .alias "in0", 0 0, v0x28125e0_0;
v0x280d390_0 .alias "in1", 0 0, v0x2812980_0;
v0x280d410_0 .net "nand_in0ncom", 0 0, L_0x2875270; 1 drivers
v0x280d490_0 .net "nand_in1com", 0 0, L_0x2874ef0; 1 drivers
v0x280d510_0 .net "ncom", 0 0, L_0x2875120; 1 drivers
v0x280d5b0_0 .net "nor_wire", 0 0, L_0x2875420; 1 drivers
v0x280d650_0 .alias "result", 0 0, v0x280ddd0_0;
v0x280d6d0_0 .alias "sel0", 0 0, v0x280dbd0_0;
S_0x280ca50 .scope module, "mux01" "mux_1bit" 3 38, 3 2, S_0x280bae0;
 .timescale 0 0;
L_0x28756f0/d .functor NAND 1, L_0x2874dc0, L_0x2876f40, C4<1>, C4<1>;
L_0x28756f0 .delay (20,20,20) L_0x28756f0/d;
L_0x28757b0/d .functor NOT 1, L_0x28756f0, C4<0>, C4<0>, C4<0>;
L_0x28757b0 .delay (10,10,10) L_0x28757b0/d;
L_0x28758e0/d .functor NOT 1, L_0x2876f40, C4<0>, C4<0>, C4<0>;
L_0x28758e0 .delay (10,10,10) L_0x28758e0/d;
L_0x28759a0/d .functor NAND 1, L_0x2874380, L_0x28758e0, C4<1>, C4<1>;
L_0x28759a0 .delay (20,20,20) L_0x28759a0/d;
L_0x2875ab0/d .functor NOT 1, L_0x28759a0, C4<0>, C4<0>, C4<0>;
L_0x2875ab0 .delay (10,10,10) L_0x2875ab0/d;
L_0x2875ba0/d .functor NOR 1, L_0x2875ab0, L_0x28757b0, C4<0>, C4<0>;
L_0x2875ba0 .delay (20,20,20) L_0x2875ba0/d;
L_0x2875d60/d .functor NOT 1, L_0x2875ba0, C4<0>, C4<0>, C4<0>;
L_0x2875d60 .delay (10,10,10) L_0x2875d60/d;
v0x280cb40_0 .net "and_in0ncom", 0 0, L_0x2875ab0; 1 drivers
v0x280cc00_0 .net "and_in1com", 0 0, L_0x28757b0; 1 drivers
v0x280cca0_0 .alias "in0", 0 0, v0x28126f0_0;
v0x280cd40_0 .alias "in1", 0 0, v0x2812870_0;
v0x280cdc0_0 .net "nand_in0ncom", 0 0, L_0x28759a0; 1 drivers
v0x280ce60_0 .net "nand_in1com", 0 0, L_0x28756f0; 1 drivers
v0x280cf00_0 .net "ncom", 0 0, L_0x28758e0; 1 drivers
v0x280cfa0_0 .net "nor_wire", 0 0, L_0x2875ba0; 1 drivers
v0x280d020_0 .alias "result", 0 0, v0x280deb0_0;
v0x280d0a0_0 .alias "sel0", 0 0, v0x280dbd0_0;
S_0x280c300 .scope module, "mux1" "mux_1bit" 3 39, 3 2, S_0x280bae0;
 .timescale 0 0;
L_0x2875e90/d .functor NAND 1, L_0x2875d60, L_0x2876fe0, C4<1>, C4<1>;
L_0x2875e90 .delay (20,20,20) L_0x2875e90/d;
L_0x2875fe0/d .functor NOT 1, L_0x2875e90, C4<0>, C4<0>, C4<0>;
L_0x2875fe0 .delay (10,10,10) L_0x2875fe0/d;
L_0x2876110/d .functor NOT 1, L_0x2876fe0, C4<0>, C4<0>, C4<0>;
L_0x2876110 .delay (10,10,10) L_0x2876110/d;
L_0x28761d0/d .functor NAND 1, L_0x28755c0, L_0x2876110, C4<1>, C4<1>;
L_0x28761d0 .delay (20,20,20) L_0x28761d0/d;
L_0x2876320/d .functor NOT 1, L_0x28761d0, C4<0>, C4<0>, C4<0>;
L_0x2876320 .delay (10,10,10) L_0x2876320/d;
L_0x2876410/d .functor NOR 1, L_0x2876320, L_0x2875fe0, C4<0>, C4<0>;
L_0x2876410 .delay (20,20,20) L_0x2876410/d;
L_0x28765b0/d .functor NOT 1, L_0x2876410, C4<0>, C4<0>, C4<0>;
L_0x28765b0 .delay (10,10,10) L_0x28765b0/d;
v0x280c3f0_0 .net "and_in0ncom", 0 0, L_0x2876320; 1 drivers
v0x280c4b0_0 .net "and_in1com", 0 0, L_0x2875fe0; 1 drivers
v0x280c550_0 .alias "in0", 0 0, v0x280ddd0_0;
v0x280c5f0_0 .alias "in1", 0 0, v0x280deb0_0;
v0x280c670_0 .net "nand_in0ncom", 0 0, L_0x28761d0; 1 drivers
v0x280c710_0 .net "nand_in1com", 0 0, L_0x2875e90; 1 drivers
v0x280c7b0_0 .net "ncom", 0 0, L_0x2876110; 1 drivers
v0x280c850_0 .net "nor_wire", 0 0, L_0x2876410; 1 drivers
v0x280c8f0_0 .alias "result", 0 0, v0x280df80_0;
v0x280c970_0 .alias "sel0", 0 0, v0x280dc50_0;
S_0x280bbd0 .scope module, "mux2" "mux_1bit" 3 40, 3 2, S_0x280bae0;
 .timescale 0 0;
L_0x28766e0/d .functor NAND 1, C4<0>, L_0x2877110, C4<1>, C4<1>;
L_0x28766e0 .delay (20,20,20) L_0x28766e0/d;
L_0x2876840/d .functor NOT 1, L_0x28766e0, C4<0>, C4<0>, C4<0>;
L_0x2876840 .delay (10,10,10) L_0x2876840/d;
L_0x2876970/d .functor NOT 1, L_0x2877110, C4<0>, C4<0>, C4<0>;
L_0x2876970 .delay (10,10,10) L_0x2876970/d;
L_0x2876a30/d .functor NAND 1, L_0x28765b0, L_0x2876970, C4<1>, C4<1>;
L_0x2876a30 .delay (20,20,20) L_0x2876a30/d;
L_0x2876b80/d .functor NOT 1, L_0x2876a30, C4<0>, C4<0>, C4<0>;
L_0x2876b80 .delay (10,10,10) L_0x2876b80/d;
L_0x2876c70/d .functor NOR 1, L_0x2876b80, L_0x2876840, C4<0>, C4<0>;
L_0x2876c70 .delay (20,20,20) L_0x2876c70/d;
L_0x2876e10/d .functor NOT 1, L_0x2876c70, C4<0>, C4<0>, C4<0>;
L_0x2876e10 .delay (10,10,10) L_0x2876e10/d;
v0x280bcc0_0 .net "and_in0ncom", 0 0, L_0x2876b80; 1 drivers
v0x280bd40_0 .net "and_in1com", 0 0, L_0x2876840; 1 drivers
v0x280bde0_0 .alias "in0", 0 0, v0x280df80_0;
v0x280be80_0 .alias "in1", 0 0, v0x280daa0_0;
v0x280bf00_0 .net "nand_in0ncom", 0 0, L_0x2876a30; 1 drivers
v0x280bfa0_0 .net "nand_in1com", 0 0, L_0x28766e0; 1 drivers
v0x280c080_0 .net "ncom", 0 0, L_0x2876970; 1 drivers
v0x280c120_0 .net "nor_wire", 0 0, L_0x2876c70; 1 drivers
v0x280c1c0_0 .alias "result", 0 0, v0x2812430_0;
v0x280c260_0 .alias "sel0", 0 0, v0x280dd20_0;
S_0x2804f40 .scope generate, "ALU32[6]" "ALU32[6]" 2 105, 2 105, S_0x2765440;
 .timescale 0 0;
P_0x2803938 .param/l "i" 2 105, +C4<0110>;
S_0x2805070 .scope module, "_alu" "ALU_1bit" 2 106, 2 3, S_0x2804f40;
 .timescale 0 0;
L_0x2877680/d .functor NOT 1, L_0x287cfe0, C4<0>, C4<0>, C4<0>;
L_0x2877680 .delay (10,10,10) L_0x2877680/d;
v0x280adc0_0 .net "carryin", 0 0, L_0x287d250; 1 drivers
v0x280ae60_0 .net "carryout", 0 0, L_0x2878ef0; 1 drivers
v0x280aee0_0 .alias "invertB", 0 0, v0x283e550_0;
v0x280af60_0 .alias "muxIndex", 2 0, v0x283e5d0_0;
v0x280afe0_0 .net "notB", 0 0, L_0x2877680; 1 drivers
v0x280b060_0 .net "operandA", 0 0, L_0x287d0c0; 1 drivers
v0x280b0e0_0 .net "operandB", 0 0, L_0x287cfe0; 1 drivers
v0x280b1f0_0 .alias "othercontrolsignal", 0 0, v0x283e7a0_0;
v0x280b270_0 .net "result", 0 0, L_0x287c9e0; 1 drivers
v0x280b340_0 .net "trueB", 0 0, L_0x2877d30; 1 drivers
v0x280b420_0 .net "wAddSub", 0 0, L_0x2878850; 1 drivers
v0x280b530_0 .net "wNandAnd", 0 0, L_0x2879fb0; 1 drivers
v0x280b6b0_0 .net "wNorOr", 0 0, L_0x287a9f0; 1 drivers
v0x280b7c0_0 .net "wXor", 0 0, L_0x2879550; 1 drivers
L_0x287cb10 .part v0x283cb80_0, 0, 1;
L_0x287cbb0 .part v0x283cb80_0, 1, 1;
L_0x287cce0 .part v0x283cb80_0, 2, 1;
S_0x280a5f0 .scope module, "mux_invertB" "mux_1bit" 2 18, 3 2, S_0x2805070;
 .timescale 0 0;
L_0x2877760/d .functor NAND 1, L_0x2877680, v0x283cb00_0, C4<1>, C4<1>;
L_0x2877760 .delay (20,20,20) L_0x2877760/d;
L_0x2877840/d .functor NOT 1, L_0x2877760, C4<0>, C4<0>, C4<0>;
L_0x2877840 .delay (10,10,10) L_0x2877840/d;
L_0x2877920/d .functor NOT 1, v0x283cb00_0, C4<0>, C4<0>, C4<0>;
L_0x2877920 .delay (10,10,10) L_0x2877920/d;
L_0x28779e0/d .functor NAND 1, L_0x287cfe0, L_0x2877920, C4<1>, C4<1>;
L_0x28779e0 .delay (20,20,20) L_0x28779e0/d;
L_0x2877aa0/d .functor NOT 1, L_0x28779e0, C4<0>, C4<0>, C4<0>;
L_0x2877aa0 .delay (10,10,10) L_0x2877aa0/d;
L_0x2877b90/d .functor NOR 1, L_0x2877aa0, L_0x2877840, C4<0>, C4<0>;
L_0x2877b90 .delay (20,20,20) L_0x2877b90/d;
L_0x2877d30/d .functor NOT 1, L_0x2877b90, C4<0>, C4<0>, C4<0>;
L_0x2877d30 .delay (10,10,10) L_0x2877d30/d;
v0x280a6e0_0 .net "and_in0ncom", 0 0, L_0x2877aa0; 1 drivers
v0x280a7a0_0 .net "and_in1com", 0 0, L_0x2877840; 1 drivers
v0x280a840_0 .alias "in0", 0 0, v0x280b0e0_0;
v0x280a8c0_0 .alias "in1", 0 0, v0x280afe0_0;
v0x280a940_0 .net "nand_in0ncom", 0 0, L_0x28779e0; 1 drivers
v0x280a9e0_0 .net "nand_in1com", 0 0, L_0x2877760; 1 drivers
v0x280aa80_0 .net "ncom", 0 0, L_0x2877920; 1 drivers
v0x280ab20_0 .net "nor_wire", 0 0, L_0x2877b90; 1 drivers
v0x280ac10_0 .alias "result", 0 0, v0x280b340_0;
v0x280ace0_0 .alias "sel0", 0 0, v0x283e550_0;
S_0x2809300 .scope module, "adder" "adder_1bit" 2 22, 4 1, S_0x2805070;
 .timescale 0 0;
L_0x2878960/d .functor NAND 1, L_0x287d0c0, L_0x2877d30, C4<1>, C4<1>;
L_0x2878960 .delay (20,20,20) L_0x2878960/d;
L_0x2878ad0/d .functor NOT 1, L_0x2878960, C4<0>, C4<0>, C4<0>;
L_0x2878ad0 .delay (10,10,10) L_0x2878ad0/d;
L_0x2878be0/d .functor NAND 1, L_0x287d250, L_0x28782b0, C4<1>, C4<1>;
L_0x2878be0 .delay (20,20,20) L_0x2878be0/d;
L_0x2878ca0/d .functor NOT 1, L_0x2878be0, C4<0>, C4<0>, C4<0>;
L_0x2878ca0 .delay (10,10,10) L_0x2878ca0/d;
L_0x2878db0/d .functor NOR 1, L_0x2878ca0, L_0x2878ad0, C4<0>, C4<0>;
L_0x2878db0 .delay (20,20,20) L_0x2878db0/d;
L_0x2878ef0/d .functor NOT 1, L_0x2878db0, C4<0>, C4<0>, C4<0>;
L_0x2878ef0 .delay (10,10,10) L_0x2878ef0/d;
v0x2809ee0_0 .alias "a", 0 0, v0x280b060_0;
v0x2809ff0_0 .net "and_ab", 0 0, L_0x2878ad0; 1 drivers
v0x280a090_0 .net "and_xor_ab_c", 0 0, L_0x2878ca0; 1 drivers
v0x280a130_0 .alias "b", 0 0, v0x280b340_0;
v0x280a1b0_0 .alias "carryin", 0 0, v0x280adc0_0;
v0x280a230_0 .alias "carryout", 0 0, v0x280ae60_0;
v0x280a2f0_0 .net "nand_ab", 0 0, L_0x2878960; 1 drivers
v0x280a370_0 .net "nand_xor_ab_c", 0 0, L_0x2878be0; 1 drivers
v0x280a3f0_0 .net "nco", 0 0, L_0x2878db0; 1 drivers
v0x280a490_0 .alias "sum", 0 0, v0x280b420_0;
v0x280a570_0 .net "xor_ab", 0 0, L_0x28782b0; 1 drivers
S_0x2809990 .scope module, "xor_1" "xor_1bit" 4 13, 5 35, S_0x2809300;
 .timescale 0 0;
L_0x2877ea0/d .functor NAND 1, L_0x287d0c0, L_0x2877d30, C4<1>, C4<1>;
L_0x2877ea0 .delay (20,20,20) L_0x2877ea0/d;
L_0x2877f60/d .functor NOR 1, L_0x287d0c0, L_0x2877d30, C4<0>, C4<0>;
L_0x2877f60 .delay (20,20,20) L_0x2877f60/d;
L_0x2878040/d .functor NOT 1, L_0x2877f60, C4<0>, C4<0>, C4<0>;
L_0x2878040 .delay (10,10,10) L_0x2878040/d;
L_0x2878150/d .functor NAND 1, L_0x2878040, L_0x2877ea0, C4<1>, C4<1>;
L_0x2878150 .delay (20,20,20) L_0x2878150/d;
L_0x28782b0/d .functor NOT 1, L_0x2878150, C4<0>, C4<0>, C4<0>;
L_0x28782b0 .delay (10,10,10) L_0x28782b0/d;
v0x2809a80_0 .alias "a", 0 0, v0x280b060_0;
v0x2809b20_0 .alias "b", 0 0, v0x280b340_0;
v0x2809bc0_0 .net "nand_ab", 0 0, L_0x2877ea0; 1 drivers
v0x2809c60_0 .net "nor_ab", 0 0, L_0x2877f60; 1 drivers
v0x2809ce0_0 .net "nxor_ab", 0 0, L_0x2878150; 1 drivers
v0x2809d80_0 .net "or_ab", 0 0, L_0x2878040; 1 drivers
v0x2809e60_0 .alias "result", 0 0, v0x280a570_0;
S_0x28093f0 .scope module, "xor_2" "xor_1bit" 4 14, 5 35, S_0x2809300;
 .timescale 0 0;
L_0x28783c0/d .functor NAND 1, L_0x28782b0, L_0x287d250, C4<1>, C4<1>;
L_0x28783c0 .delay (20,20,20) L_0x28783c0/d;
L_0x2878510/d .functor NOR 1, L_0x28782b0, L_0x287d250, C4<0>, C4<0>;
L_0x2878510 .delay (20,20,20) L_0x2878510/d;
L_0x2878680/d .functor NOT 1, L_0x2878510, C4<0>, C4<0>, C4<0>;
L_0x2878680 .delay (10,10,10) L_0x2878680/d;
L_0x2878740/d .functor NAND 1, L_0x2878680, L_0x28783c0, C4<1>, C4<1>;
L_0x2878740 .delay (20,20,20) L_0x2878740/d;
L_0x2878850/d .functor NOT 1, L_0x2878740, C4<0>, C4<0>, C4<0>;
L_0x2878850 .delay (10,10,10) L_0x2878850/d;
v0x28094e0_0 .alias "a", 0 0, v0x280a570_0;
v0x2809580_0 .alias "b", 0 0, v0x280adc0_0;
v0x2809620_0 .net "nand_ab", 0 0, L_0x28783c0; 1 drivers
v0x28096c0_0 .net "nor_ab", 0 0, L_0x2878510; 1 drivers
v0x2809740_0 .net "nxor_ab", 0 0, L_0x2878740; 1 drivers
v0x28097e0_0 .net "or_ab", 0 0, L_0x2878680; 1 drivers
v0x28098c0_0 .alias "result", 0 0, v0x280b420_0;
S_0x2808db0 .scope module, "xor_gate" "xor_1bit" 2 23, 5 35, S_0x2805070;
 .timescale 0 0;
L_0x28790b0/d .functor NAND 1, L_0x287d0c0, L_0x287cfe0, C4<1>, C4<1>;
L_0x28790b0 .delay (20,20,20) L_0x28790b0/d;
L_0x2879170/d .functor NOR 1, L_0x287d0c0, L_0x287cfe0, C4<0>, C4<0>;
L_0x2879170 .delay (20,20,20) L_0x2879170/d;
L_0x2879300/d .functor NOT 1, L_0x2879170, C4<0>, C4<0>, C4<0>;
L_0x2879300 .delay (10,10,10) L_0x2879300/d;
L_0x28793f0/d .functor NAND 1, L_0x2879300, L_0x28790b0, C4<1>, C4<1>;
L_0x28793f0 .delay (20,20,20) L_0x28793f0/d;
L_0x2879550/d .functor NOT 1, L_0x28793f0, C4<0>, C4<0>, C4<0>;
L_0x2879550 .delay (10,10,10) L_0x2879550/d;
v0x2808ea0_0 .alias "a", 0 0, v0x280b060_0;
v0x2808f20_0 .alias "b", 0 0, v0x280b0e0_0;
v0x2808ff0_0 .net "nand_ab", 0 0, L_0x28790b0; 1 drivers
v0x2809070_0 .net "nor_ab", 0 0, L_0x2879170; 1 drivers
v0x28090f0_0 .net "nxor_ab", 0 0, L_0x28793f0; 1 drivers
v0x2809170_0 .net "or_ab", 0 0, L_0x2879300; 1 drivers
v0x2809230_0 .alias "result", 0 0, v0x280b7c0_0;
S_0x28081c0 .scope module, "nand_and_gate" "nand_and_1bit" 2 24, 5 19, S_0x2805070;
 .timescale 0 0;
L_0x28796a0/d .functor NAND 1, L_0x287d0c0, L_0x287cfe0, C4<1>, C4<1>;
L_0x28796a0 .delay (20,20,20) L_0x28796a0/d;
L_0x28797d0/d .functor NOT 1, L_0x28796a0, C4<0>, C4<0>, C4<0>;
L_0x28797d0 .delay (10,10,10) L_0x28797d0/d;
v0x2808a30_0 .alias "a", 0 0, v0x280b060_0;
v0x2808ad0_0 .net "and_ab", 0 0, L_0x28797d0; 1 drivers
v0x2808b50_0 .alias "b", 0 0, v0x280b0e0_0;
v0x2808bd0_0 .net "nand_ab", 0 0, L_0x28796a0; 1 drivers
v0x2808cb0_0 .alias "othercontrolsignal", 0 0, v0x283e7a0_0;
v0x2808d30_0 .alias "result", 0 0, v0x280b530_0;
S_0x28082b0 .scope module, "mux0" "mux_1bit" 5 32, 3 2, S_0x28081c0;
 .timescale 0 0;
L_0x2879920/d .functor NAND 1, L_0x28797d0, v0x27d62f0_0, C4<1>, C4<1>;
L_0x2879920 .delay (20,20,20) L_0x2879920/d;
L_0x28799e0/d .functor NOT 1, L_0x2879920, C4<0>, C4<0>, C4<0>;
L_0x28799e0 .delay (10,10,10) L_0x28799e0/d;
L_0x2879b10/d .functor NOT 1, v0x27d62f0_0, C4<0>, C4<0>, C4<0>;
L_0x2879b10 .delay (10,10,10) L_0x2879b10/d;
L_0x2879bd0/d .functor NAND 1, L_0x28796a0, L_0x2879b10, C4<1>, C4<1>;
L_0x2879bd0 .delay (20,20,20) L_0x2879bd0/d;
L_0x2879d20/d .functor NOT 1, L_0x2879bd0, C4<0>, C4<0>, C4<0>;
L_0x2879d20 .delay (10,10,10) L_0x2879d20/d;
L_0x2879e10/d .functor NOR 1, L_0x2879d20, L_0x28799e0, C4<0>, C4<0>;
L_0x2879e10 .delay (20,20,20) L_0x2879e10/d;
L_0x2879fb0/d .functor NOT 1, L_0x2879e10, C4<0>, C4<0>, C4<0>;
L_0x2879fb0 .delay (10,10,10) L_0x2879fb0/d;
v0x28083a0_0 .net "and_in0ncom", 0 0, L_0x2879d20; 1 drivers
v0x2808420_0 .net "and_in1com", 0 0, L_0x28799e0; 1 drivers
v0x28084a0_0 .alias "in0", 0 0, v0x2808bd0_0;
v0x2808540_0 .alias "in1", 0 0, v0x2808ad0_0;
v0x28085c0_0 .net "nand_in0ncom", 0 0, L_0x2879bd0; 1 drivers
v0x2808660_0 .net "nand_in1com", 0 0, L_0x2879920; 1 drivers
v0x2808740_0 .net "ncom", 0 0, L_0x2879b10; 1 drivers
v0x28087e0_0 .net "nor_wire", 0 0, L_0x2879e10; 1 drivers
v0x2808880_0 .alias "result", 0 0, v0x280b530_0;
v0x2808950_0 .alias "sel0", 0 0, v0x283e7a0_0;
S_0x2807720 .scope module, "nor_or_gate" "nor_or_1bit" 2 25, 5 3, S_0x2805070;
 .timescale 0 0;
L_0x287a0e0/d .functor NOR 1, L_0x287d0c0, L_0x287cfe0, C4<0>, C4<0>;
L_0x287a0e0 .delay (20,20,20) L_0x287a0e0/d;
L_0x287a210/d .functor NOT 1, L_0x287a0e0, C4<0>, C4<0>, C4<0>;
L_0x287a210 .delay (10,10,10) L_0x287a210/d;
v0x2807ea0_0 .alias "a", 0 0, v0x280b060_0;
v0x2807f20_0 .alias "b", 0 0, v0x280b0e0_0;
v0x2807fc0_0 .net "nor_ab", 0 0, L_0x287a0e0; 1 drivers
v0x2808040_0 .net "or_ab", 0 0, L_0x287a210; 1 drivers
v0x28080c0_0 .alias "othercontrolsignal", 0 0, v0x283e7a0_0;
v0x2808140_0 .alias "result", 0 0, v0x280b6b0_0;
S_0x2807810 .scope module, "mux0" "mux_1bit" 5 16, 3 2, S_0x2807720;
 .timescale 0 0;
L_0x287a360/d .functor NAND 1, L_0x287a210, v0x27d62f0_0, C4<1>, C4<1>;
L_0x287a360 .delay (20,20,20) L_0x287a360/d;
L_0x287a420/d .functor NOT 1, L_0x287a360, C4<0>, C4<0>, C4<0>;
L_0x287a420 .delay (10,10,10) L_0x287a420/d;
L_0x287a550/d .functor NOT 1, v0x27d62f0_0, C4<0>, C4<0>, C4<0>;
L_0x287a550 .delay (10,10,10) L_0x287a550/d;
L_0x287a610/d .functor NAND 1, L_0x287a0e0, L_0x287a550, C4<1>, C4<1>;
L_0x287a610 .delay (20,20,20) L_0x287a610/d;
L_0x287a760/d .functor NOT 1, L_0x287a610, C4<0>, C4<0>, C4<0>;
L_0x287a760 .delay (10,10,10) L_0x287a760/d;
L_0x287a850/d .functor NOR 1, L_0x287a760, L_0x287a420, C4<0>, C4<0>;
L_0x287a850 .delay (20,20,20) L_0x287a850/d;
L_0x287a9f0/d .functor NOT 1, L_0x287a850, C4<0>, C4<0>, C4<0>;
L_0x287a9f0 .delay (10,10,10) L_0x287a9f0/d;
v0x2807900_0 .net "and_in0ncom", 0 0, L_0x287a760; 1 drivers
v0x2807980_0 .net "and_in1com", 0 0, L_0x287a420; 1 drivers
v0x2807a00_0 .alias "in0", 0 0, v0x2807fc0_0;
v0x2807a80_0 .alias "in1", 0 0, v0x2808040_0;
v0x2807b00_0 .net "nand_in0ncom", 0 0, L_0x287a610; 1 drivers
v0x2807b80_0 .net "nand_in1com", 0 0, L_0x287a360; 1 drivers
v0x2807c00_0 .net "ncom", 0 0, L_0x287a550; 1 drivers
v0x2807c80_0 .net "nor_wire", 0 0, L_0x287a850; 1 drivers
v0x2807d50_0 .alias "result", 0 0, v0x280b6b0_0;
v0x2807e20_0 .alias "sel0", 0 0, v0x283e7a0_0;
S_0x2805160 .scope module, "mainMux" "mux_alu" 2 28, 3 22, S_0x2805070;
 .timescale 0 0;
v0x2806f70_0 .alias "in0", 0 0, v0x280b420_0;
v0x2807020_0 .alias "in1", 0 0, v0x280b7c0_0;
v0x28070d0_0 .alias "in2", 0 0, v0x280b530_0;
v0x2807180_0 .alias "in3", 0 0, v0x280b6b0_0;
v0x2807260_0 .net "in4", 0 0, C4<0>; 1 drivers
v0x2807310_0 .alias "result", 0 0, v0x280b270_0;
v0x2807390_0 .net "sel0", 0 0, L_0x287cb10; 1 drivers
v0x2807410_0 .net "sel1", 0 0, L_0x287cbb0; 1 drivers
v0x2807490_0 .net "sel2", 0 0, L_0x287cce0; 1 drivers
v0x2807540_0 .net "w0", 0 0, L_0x287b1b0; 1 drivers
v0x2807620_0 .net "w1", 0 0, L_0x287b930; 1 drivers
v0x28076a0_0 .net "w2", 0 0, L_0x287c180; 1 drivers
S_0x2806820 .scope module, "mux00" "mux_1bit" 3 37, 3 2, S_0x2805160;
 .timescale 0 0;
L_0x287ab20/d .functor NAND 1, L_0x2879550, L_0x287cb10, C4<1>, C4<1>;
L_0x287ab20 .delay (20,20,20) L_0x287ab20/d;
L_0x287abe0/d .functor NOT 1, L_0x287ab20, C4<0>, C4<0>, C4<0>;
L_0x287abe0 .delay (10,10,10) L_0x287abe0/d;
L_0x287ad10/d .functor NOT 1, L_0x287cb10, C4<0>, C4<0>, C4<0>;
L_0x287ad10 .delay (10,10,10) L_0x287ad10/d;
L_0x287ae60/d .functor NAND 1, L_0x2878850, L_0x287ad10, C4<1>, C4<1>;
L_0x287ae60 .delay (20,20,20) L_0x287ae60/d;
L_0x287af20/d .functor NOT 1, L_0x287ae60, C4<0>, C4<0>, C4<0>;
L_0x287af20 .delay (10,10,10) L_0x287af20/d;
L_0x287b010/d .functor NOR 1, L_0x287af20, L_0x287abe0, C4<0>, C4<0>;
L_0x287b010 .delay (20,20,20) L_0x287b010/d;
L_0x287b1b0/d .functor NOT 1, L_0x287b010, C4<0>, C4<0>, C4<0>;
L_0x287b1b0 .delay (10,10,10) L_0x287b1b0/d;
v0x2806910_0 .net "and_in0ncom", 0 0, L_0x287af20; 1 drivers
v0x28069d0_0 .net "and_in1com", 0 0, L_0x287abe0; 1 drivers
v0x2806a70_0 .alias "in0", 0 0, v0x280b420_0;
v0x2806b10_0 .alias "in1", 0 0, v0x280b7c0_0;
v0x2806b90_0 .net "nand_in0ncom", 0 0, L_0x287ae60; 1 drivers
v0x2806c30_0 .net "nand_in1com", 0 0, L_0x287ab20; 1 drivers
v0x2806cd0_0 .net "ncom", 0 0, L_0x287ad10; 1 drivers
v0x2806d70_0 .net "nor_wire", 0 0, L_0x287b010; 1 drivers
v0x2806e10_0 .alias "result", 0 0, v0x2807540_0;
v0x2806e90_0 .alias "sel0", 0 0, v0x2807390_0;
S_0x28060d0 .scope module, "mux01" "mux_1bit" 3 38, 3 2, S_0x2805160;
 .timescale 0 0;
L_0x287b2e0/d .functor NAND 1, L_0x287a9f0, L_0x287cb10, C4<1>, C4<1>;
L_0x287b2e0 .delay (20,20,20) L_0x287b2e0/d;
L_0x287b3a0/d .functor NOT 1, L_0x287b2e0, C4<0>, C4<0>, C4<0>;
L_0x287b3a0 .delay (10,10,10) L_0x287b3a0/d;
L_0x287b4d0/d .functor NOT 1, L_0x287cb10, C4<0>, C4<0>, C4<0>;
L_0x287b4d0 .delay (10,10,10) L_0x287b4d0/d;
L_0x287b590/d .functor NAND 1, L_0x2879fb0, L_0x287b4d0, C4<1>, C4<1>;
L_0x287b590 .delay (20,20,20) L_0x287b590/d;
L_0x287b6a0/d .functor NOT 1, L_0x287b590, C4<0>, C4<0>, C4<0>;
L_0x287b6a0 .delay (10,10,10) L_0x287b6a0/d;
L_0x287b790/d .functor NOR 1, L_0x287b6a0, L_0x287b3a0, C4<0>, C4<0>;
L_0x287b790 .delay (20,20,20) L_0x287b790/d;
L_0x287b930/d .functor NOT 1, L_0x287b790, C4<0>, C4<0>, C4<0>;
L_0x287b930 .delay (10,10,10) L_0x287b930/d;
v0x28061c0_0 .net "and_in0ncom", 0 0, L_0x287b6a0; 1 drivers
v0x2806280_0 .net "and_in1com", 0 0, L_0x287b3a0; 1 drivers
v0x2806320_0 .alias "in0", 0 0, v0x280b530_0;
v0x28063c0_0 .alias "in1", 0 0, v0x280b6b0_0;
v0x2806440_0 .net "nand_in0ncom", 0 0, L_0x287b590; 1 drivers
v0x28064e0_0 .net "nand_in1com", 0 0, L_0x287b2e0; 1 drivers
v0x2806580_0 .net "ncom", 0 0, L_0x287b4d0; 1 drivers
v0x2806620_0 .net "nor_wire", 0 0, L_0x287b790; 1 drivers
v0x28066c0_0 .alias "result", 0 0, v0x2807620_0;
v0x2806740_0 .alias "sel0", 0 0, v0x2807390_0;
S_0x2805980 .scope module, "mux1" "mux_1bit" 3 39, 3 2, S_0x2805160;
 .timescale 0 0;
L_0x287ba60/d .functor NAND 1, L_0x287b930, L_0x287cbb0, C4<1>, C4<1>;
L_0x287ba60 .delay (20,20,20) L_0x287ba60/d;
L_0x287bbb0/d .functor NOT 1, L_0x287ba60, C4<0>, C4<0>, C4<0>;
L_0x287bbb0 .delay (10,10,10) L_0x287bbb0/d;
L_0x287bce0/d .functor NOT 1, L_0x287cbb0, C4<0>, C4<0>, C4<0>;
L_0x287bce0 .delay (10,10,10) L_0x287bce0/d;
L_0x287bda0/d .functor NAND 1, L_0x287b1b0, L_0x287bce0, C4<1>, C4<1>;
L_0x287bda0 .delay (20,20,20) L_0x287bda0/d;
L_0x287bef0/d .functor NOT 1, L_0x287bda0, C4<0>, C4<0>, C4<0>;
L_0x287bef0 .delay (10,10,10) L_0x287bef0/d;
L_0x287bfe0/d .functor NOR 1, L_0x287bef0, L_0x287bbb0, C4<0>, C4<0>;
L_0x287bfe0 .delay (20,20,20) L_0x287bfe0/d;
L_0x287c180/d .functor NOT 1, L_0x287bfe0, C4<0>, C4<0>, C4<0>;
L_0x287c180 .delay (10,10,10) L_0x287c180/d;
v0x2805a70_0 .net "and_in0ncom", 0 0, L_0x287bef0; 1 drivers
v0x2805b30_0 .net "and_in1com", 0 0, L_0x287bbb0; 1 drivers
v0x2805bd0_0 .alias "in0", 0 0, v0x2807540_0;
v0x2805c70_0 .alias "in1", 0 0, v0x2807620_0;
v0x2805cf0_0 .net "nand_in0ncom", 0 0, L_0x287bda0; 1 drivers
v0x2805d90_0 .net "nand_in1com", 0 0, L_0x287ba60; 1 drivers
v0x2805e30_0 .net "ncom", 0 0, L_0x287bce0; 1 drivers
v0x2805ed0_0 .net "nor_wire", 0 0, L_0x287bfe0; 1 drivers
v0x2805f70_0 .alias "result", 0 0, v0x28076a0_0;
v0x2805ff0_0 .alias "sel0", 0 0, v0x2807410_0;
S_0x2805250 .scope module, "mux2" "mux_1bit" 3 40, 3 2, S_0x2805160;
 .timescale 0 0;
L_0x287c2b0/d .functor NAND 1, C4<0>, L_0x287cce0, C4<1>, C4<1>;
L_0x287c2b0 .delay (20,20,20) L_0x287c2b0/d;
L_0x287c410/d .functor NOT 1, L_0x287c2b0, C4<0>, C4<0>, C4<0>;
L_0x287c410 .delay (10,10,10) L_0x287c410/d;
L_0x287c540/d .functor NOT 1, L_0x287cce0, C4<0>, C4<0>, C4<0>;
L_0x287c540 .delay (10,10,10) L_0x287c540/d;
L_0x287c600/d .functor NAND 1, L_0x287c180, L_0x287c540, C4<1>, C4<1>;
L_0x287c600 .delay (20,20,20) L_0x287c600/d;
L_0x287c750/d .functor NOT 1, L_0x287c600, C4<0>, C4<0>, C4<0>;
L_0x287c750 .delay (10,10,10) L_0x287c750/d;
L_0x287c840/d .functor NOR 1, L_0x287c750, L_0x287c410, C4<0>, C4<0>;
L_0x287c840 .delay (20,20,20) L_0x287c840/d;
L_0x287c9e0/d .functor NOT 1, L_0x287c840, C4<0>, C4<0>, C4<0>;
L_0x287c9e0 .delay (10,10,10) L_0x287c9e0/d;
v0x2805340_0 .net "and_in0ncom", 0 0, L_0x287c750; 1 drivers
v0x28053c0_0 .net "and_in1com", 0 0, L_0x287c410; 1 drivers
v0x2805460_0 .alias "in0", 0 0, v0x28076a0_0;
v0x2805500_0 .alias "in1", 0 0, v0x2807260_0;
v0x2805580_0 .net "nand_in0ncom", 0 0, L_0x287c600; 1 drivers
v0x2805620_0 .net "nand_in1com", 0 0, L_0x287c2b0; 1 drivers
v0x2805700_0 .net "ncom", 0 0, L_0x287c540; 1 drivers
v0x28057a0_0 .net "nor_wire", 0 0, L_0x287c840; 1 drivers
v0x2805840_0 .alias "result", 0 0, v0x280b270_0;
v0x28058e0_0 .alias "sel0", 0 0, v0x2807490_0;
S_0x27fe5c0 .scope generate, "ALU32[7]" "ALU32[7]" 2 105, 2 105, S_0x2765440;
 .timescale 0 0;
P_0x27fcfb8 .param/l "i" 2 105, +C4<0111>;
S_0x27fe6f0 .scope module, "_alu" "ALU_1bit" 2 106, 2 3, S_0x27fe5c0;
 .timescale 0 0;
L_0x287d160/d .functor NOT 1, L_0x2882ec0, C4<0>, C4<0>, C4<0>;
L_0x287d160 .delay (10,10,10) L_0x287d160/d;
v0x2804440_0 .net "carryin", 0 0, L_0x2882ca0; 1 drivers
v0x28044e0_0 .net "carryout", 0 0, L_0x287eaf0; 1 drivers
v0x2804560_0 .alias "invertB", 0 0, v0x283e550_0;
v0x28045e0_0 .alias "muxIndex", 2 0, v0x283e5d0_0;
v0x2804660_0 .net "notB", 0 0, L_0x287d160; 1 drivers
v0x28046e0_0 .net "operandA", 0 0, L_0x287d2f0; 1 drivers
v0x2804760_0 .net "operandB", 0 0, L_0x2882ec0; 1 drivers
v0x2804870_0 .alias "othercontrolsignal", 0 0, v0x283e7a0_0;
v0x28048f0_0 .net "result", 0 0, L_0x28825e0; 1 drivers
v0x28049c0_0 .net "trueB", 0 0, L_0x287d930; 1 drivers
v0x2804aa0_0 .net "wAddSub", 0 0, L_0x287e450; 1 drivers
v0x2804bb0_0 .net "wNandAnd", 0 0, L_0x287fbb0; 1 drivers
v0x2804d30_0 .net "wNorOr", 0 0, L_0x28805f0; 1 drivers
v0x2804e40_0 .net "wXor", 0 0, L_0x287f150; 1 drivers
L_0x2882710 .part v0x283cb80_0, 0, 1;
L_0x28827b0 .part v0x283cb80_0, 1, 1;
L_0x28828e0 .part v0x283cb80_0, 2, 1;
S_0x2803c70 .scope module, "mux_invertB" "mux_1bit" 2 18, 3 2, S_0x27fe6f0;
 .timescale 0 0;
L_0x287d3f0/d .functor NAND 1, L_0x287d160, v0x283cb00_0, C4<1>, C4<1>;
L_0x287d3f0 .delay (20,20,20) L_0x287d3f0/d;
L_0x287d490/d .functor NOT 1, L_0x287d3f0, C4<0>, C4<0>, C4<0>;
L_0x287d490 .delay (10,10,10) L_0x287d490/d;
L_0x287d570/d .functor NOT 1, v0x283cb00_0, C4<0>, C4<0>, C4<0>;
L_0x287d570 .delay (10,10,10) L_0x287d570/d;
L_0x287d630/d .functor NAND 1, L_0x2882ec0, L_0x287d570, C4<1>, C4<1>;
L_0x287d630 .delay (20,20,20) L_0x287d630/d;
L_0x287d6f0/d .functor NOT 1, L_0x287d630, C4<0>, C4<0>, C4<0>;
L_0x287d6f0 .delay (10,10,10) L_0x287d6f0/d;
L_0x287d790/d .functor NOR 1, L_0x287d6f0, L_0x287d490, C4<0>, C4<0>;
L_0x287d790 .delay (20,20,20) L_0x287d790/d;
L_0x287d930/d .functor NOT 1, L_0x287d790, C4<0>, C4<0>, C4<0>;
L_0x287d930 .delay (10,10,10) L_0x287d930/d;
v0x2803d60_0 .net "and_in0ncom", 0 0, L_0x287d6f0; 1 drivers
v0x2803e20_0 .net "and_in1com", 0 0, L_0x287d490; 1 drivers
v0x2803ec0_0 .alias "in0", 0 0, v0x2804760_0;
v0x2803f40_0 .alias "in1", 0 0, v0x2804660_0;
v0x2803fc0_0 .net "nand_in0ncom", 0 0, L_0x287d630; 1 drivers
v0x2804060_0 .net "nand_in1com", 0 0, L_0x287d3f0; 1 drivers
v0x2804100_0 .net "ncom", 0 0, L_0x287d570; 1 drivers
v0x28041a0_0 .net "nor_wire", 0 0, L_0x287d790; 1 drivers
v0x2804290_0 .alias "result", 0 0, v0x28049c0_0;
v0x2804360_0 .alias "sel0", 0 0, v0x283e550_0;
S_0x2802980 .scope module, "adder" "adder_1bit" 2 22, 4 1, S_0x27fe6f0;
 .timescale 0 0;
L_0x287e560/d .functor NAND 1, L_0x287d2f0, L_0x287d930, C4<1>, C4<1>;
L_0x287e560 .delay (20,20,20) L_0x287e560/d;
L_0x287e6d0/d .functor NOT 1, L_0x287e560, C4<0>, C4<0>, C4<0>;
L_0x287e6d0 .delay (10,10,10) L_0x287e6d0/d;
L_0x287e7e0/d .functor NAND 1, L_0x2882ca0, L_0x287deb0, C4<1>, C4<1>;
L_0x287e7e0 .delay (20,20,20) L_0x287e7e0/d;
L_0x287e8a0/d .functor NOT 1, L_0x287e7e0, C4<0>, C4<0>, C4<0>;
L_0x287e8a0 .delay (10,10,10) L_0x287e8a0/d;
L_0x287e9b0/d .functor NOR 1, L_0x287e8a0, L_0x287e6d0, C4<0>, C4<0>;
L_0x287e9b0 .delay (20,20,20) L_0x287e9b0/d;
L_0x287eaf0/d .functor NOT 1, L_0x287e9b0, C4<0>, C4<0>, C4<0>;
L_0x287eaf0 .delay (10,10,10) L_0x287eaf0/d;
v0x2803560_0 .alias "a", 0 0, v0x28046e0_0;
v0x2803670_0 .net "and_ab", 0 0, L_0x287e6d0; 1 drivers
v0x2803710_0 .net "and_xor_ab_c", 0 0, L_0x287e8a0; 1 drivers
v0x28037b0_0 .alias "b", 0 0, v0x28049c0_0;
v0x2803830_0 .alias "carryin", 0 0, v0x2804440_0;
v0x28038b0_0 .alias "carryout", 0 0, v0x28044e0_0;
v0x2803970_0 .net "nand_ab", 0 0, L_0x287e560; 1 drivers
v0x28039f0_0 .net "nand_xor_ab_c", 0 0, L_0x287e7e0; 1 drivers
v0x2803a70_0 .net "nco", 0 0, L_0x287e9b0; 1 drivers
v0x2803b10_0 .alias "sum", 0 0, v0x2804aa0_0;
v0x2803bf0_0 .net "xor_ab", 0 0, L_0x287deb0; 1 drivers
S_0x2803010 .scope module, "xor_1" "xor_1bit" 4 13, 5 35, S_0x2802980;
 .timescale 0 0;
L_0x287daa0/d .functor NAND 1, L_0x287d2f0, L_0x287d930, C4<1>, C4<1>;
L_0x287daa0 .delay (20,20,20) L_0x287daa0/d;
L_0x287db60/d .functor NOR 1, L_0x287d2f0, L_0x287d930, C4<0>, C4<0>;
L_0x287db60 .delay (20,20,20) L_0x287db60/d;
L_0x287dc40/d .functor NOT 1, L_0x287db60, C4<0>, C4<0>, C4<0>;
L_0x287dc40 .delay (10,10,10) L_0x287dc40/d;
L_0x287dd50/d .functor NAND 1, L_0x287dc40, L_0x287daa0, C4<1>, C4<1>;
L_0x287dd50 .delay (20,20,20) L_0x287dd50/d;
L_0x287deb0/d .functor NOT 1, L_0x287dd50, C4<0>, C4<0>, C4<0>;
L_0x287deb0 .delay (10,10,10) L_0x287deb0/d;
v0x2803100_0 .alias "a", 0 0, v0x28046e0_0;
v0x28031a0_0 .alias "b", 0 0, v0x28049c0_0;
v0x2803240_0 .net "nand_ab", 0 0, L_0x287daa0; 1 drivers
v0x28032e0_0 .net "nor_ab", 0 0, L_0x287db60; 1 drivers
v0x2803360_0 .net "nxor_ab", 0 0, L_0x287dd50; 1 drivers
v0x2803400_0 .net "or_ab", 0 0, L_0x287dc40; 1 drivers
v0x28034e0_0 .alias "result", 0 0, v0x2803bf0_0;
S_0x2802a70 .scope module, "xor_2" "xor_1bit" 4 14, 5 35, S_0x2802980;
 .timescale 0 0;
L_0x287dfc0/d .functor NAND 1, L_0x287deb0, L_0x2882ca0, C4<1>, C4<1>;
L_0x287dfc0 .delay (20,20,20) L_0x287dfc0/d;
L_0x287e110/d .functor NOR 1, L_0x287deb0, L_0x2882ca0, C4<0>, C4<0>;
L_0x287e110 .delay (20,20,20) L_0x287e110/d;
L_0x287e280/d .functor NOT 1, L_0x287e110, C4<0>, C4<0>, C4<0>;
L_0x287e280 .delay (10,10,10) L_0x287e280/d;
L_0x287e340/d .functor NAND 1, L_0x287e280, L_0x287dfc0, C4<1>, C4<1>;
L_0x287e340 .delay (20,20,20) L_0x287e340/d;
L_0x287e450/d .functor NOT 1, L_0x287e340, C4<0>, C4<0>, C4<0>;
L_0x287e450 .delay (10,10,10) L_0x287e450/d;
v0x2802b60_0 .alias "a", 0 0, v0x2803bf0_0;
v0x2802c00_0 .alias "b", 0 0, v0x2804440_0;
v0x2802ca0_0 .net "nand_ab", 0 0, L_0x287dfc0; 1 drivers
v0x2802d40_0 .net "nor_ab", 0 0, L_0x287e110; 1 drivers
v0x2802dc0_0 .net "nxor_ab", 0 0, L_0x287e340; 1 drivers
v0x2802e60_0 .net "or_ab", 0 0, L_0x287e280; 1 drivers
v0x2802f40_0 .alias "result", 0 0, v0x2804aa0_0;
S_0x2802430 .scope module, "xor_gate" "xor_1bit" 2 23, 5 35, S_0x27fe6f0;
 .timescale 0 0;
L_0x287ecb0/d .functor NAND 1, L_0x287d2f0, L_0x2882ec0, C4<1>, C4<1>;
L_0x287ecb0 .delay (20,20,20) L_0x287ecb0/d;
L_0x287ed70/d .functor NOR 1, L_0x287d2f0, L_0x2882ec0, C4<0>, C4<0>;
L_0x287ed70 .delay (20,20,20) L_0x287ed70/d;
L_0x287ef00/d .functor NOT 1, L_0x287ed70, C4<0>, C4<0>, C4<0>;
L_0x287ef00 .delay (10,10,10) L_0x287ef00/d;
L_0x287eff0/d .functor NAND 1, L_0x287ef00, L_0x287ecb0, C4<1>, C4<1>;
L_0x287eff0 .delay (20,20,20) L_0x287eff0/d;
L_0x287f150/d .functor NOT 1, L_0x287eff0, C4<0>, C4<0>, C4<0>;
L_0x287f150 .delay (10,10,10) L_0x287f150/d;
v0x2802520_0 .alias "a", 0 0, v0x28046e0_0;
v0x28025a0_0 .alias "b", 0 0, v0x2804760_0;
v0x2802670_0 .net "nand_ab", 0 0, L_0x287ecb0; 1 drivers
v0x28026f0_0 .net "nor_ab", 0 0, L_0x287ed70; 1 drivers
v0x2802770_0 .net "nxor_ab", 0 0, L_0x287eff0; 1 drivers
v0x28027f0_0 .net "or_ab", 0 0, L_0x287ef00; 1 drivers
v0x28028b0_0 .alias "result", 0 0, v0x2804e40_0;
S_0x2801840 .scope module, "nand_and_gate" "nand_and_1bit" 2 24, 5 19, S_0x27fe6f0;
 .timescale 0 0;
L_0x287f2a0/d .functor NAND 1, L_0x287d2f0, L_0x2882ec0, C4<1>, C4<1>;
L_0x287f2a0 .delay (20,20,20) L_0x287f2a0/d;
L_0x287f3d0/d .functor NOT 1, L_0x287f2a0, C4<0>, C4<0>, C4<0>;
L_0x287f3d0 .delay (10,10,10) L_0x287f3d0/d;
v0x28020b0_0 .alias "a", 0 0, v0x28046e0_0;
v0x2802150_0 .net "and_ab", 0 0, L_0x287f3d0; 1 drivers
v0x28021d0_0 .alias "b", 0 0, v0x2804760_0;
v0x2802250_0 .net "nand_ab", 0 0, L_0x287f2a0; 1 drivers
v0x2802330_0 .alias "othercontrolsignal", 0 0, v0x283e7a0_0;
v0x28023b0_0 .alias "result", 0 0, v0x2804bb0_0;
S_0x2801930 .scope module, "mux0" "mux_1bit" 5 32, 3 2, S_0x2801840;
 .timescale 0 0;
L_0x287f520/d .functor NAND 1, L_0x287f3d0, v0x27d62f0_0, C4<1>, C4<1>;
L_0x287f520 .delay (20,20,20) L_0x287f520/d;
L_0x287f5e0/d .functor NOT 1, L_0x287f520, C4<0>, C4<0>, C4<0>;
L_0x287f5e0 .delay (10,10,10) L_0x287f5e0/d;
L_0x287f710/d .functor NOT 1, v0x27d62f0_0, C4<0>, C4<0>, C4<0>;
L_0x287f710 .delay (10,10,10) L_0x287f710/d;
L_0x287f7d0/d .functor NAND 1, L_0x287f2a0, L_0x287f710, C4<1>, C4<1>;
L_0x287f7d0 .delay (20,20,20) L_0x287f7d0/d;
L_0x287f920/d .functor NOT 1, L_0x287f7d0, C4<0>, C4<0>, C4<0>;
L_0x287f920 .delay (10,10,10) L_0x287f920/d;
L_0x287fa10/d .functor NOR 1, L_0x287f920, L_0x287f5e0, C4<0>, C4<0>;
L_0x287fa10 .delay (20,20,20) L_0x287fa10/d;
L_0x287fbb0/d .functor NOT 1, L_0x287fa10, C4<0>, C4<0>, C4<0>;
L_0x287fbb0 .delay (10,10,10) L_0x287fbb0/d;
v0x2801a20_0 .net "and_in0ncom", 0 0, L_0x287f920; 1 drivers
v0x2801aa0_0 .net "and_in1com", 0 0, L_0x287f5e0; 1 drivers
v0x2801b20_0 .alias "in0", 0 0, v0x2802250_0;
v0x2801bc0_0 .alias "in1", 0 0, v0x2802150_0;
v0x2801c40_0 .net "nand_in0ncom", 0 0, L_0x287f7d0; 1 drivers
v0x2801ce0_0 .net "nand_in1com", 0 0, L_0x287f520; 1 drivers
v0x2801dc0_0 .net "ncom", 0 0, L_0x287f710; 1 drivers
v0x2801e60_0 .net "nor_wire", 0 0, L_0x287fa10; 1 drivers
v0x2801f00_0 .alias "result", 0 0, v0x2804bb0_0;
v0x2801fd0_0 .alias "sel0", 0 0, v0x283e7a0_0;
S_0x2800da0 .scope module, "nor_or_gate" "nor_or_1bit" 2 25, 5 3, S_0x27fe6f0;
 .timescale 0 0;
L_0x287fce0/d .functor NOR 1, L_0x287d2f0, L_0x2882ec0, C4<0>, C4<0>;
L_0x287fce0 .delay (20,20,20) L_0x287fce0/d;
L_0x287fe10/d .functor NOT 1, L_0x287fce0, C4<0>, C4<0>, C4<0>;
L_0x287fe10 .delay (10,10,10) L_0x287fe10/d;
v0x2801520_0 .alias "a", 0 0, v0x28046e0_0;
v0x28015a0_0 .alias "b", 0 0, v0x2804760_0;
v0x2801640_0 .net "nor_ab", 0 0, L_0x287fce0; 1 drivers
v0x28016c0_0 .net "or_ab", 0 0, L_0x287fe10; 1 drivers
v0x2801740_0 .alias "othercontrolsignal", 0 0, v0x283e7a0_0;
v0x28017c0_0 .alias "result", 0 0, v0x2804d30_0;
S_0x2800e90 .scope module, "mux0" "mux_1bit" 5 16, 3 2, S_0x2800da0;
 .timescale 0 0;
L_0x287ff60/d .functor NAND 1, L_0x287fe10, v0x27d62f0_0, C4<1>, C4<1>;
L_0x287ff60 .delay (20,20,20) L_0x287ff60/d;
L_0x2880020/d .functor NOT 1, L_0x287ff60, C4<0>, C4<0>, C4<0>;
L_0x2880020 .delay (10,10,10) L_0x2880020/d;
L_0x2880150/d .functor NOT 1, v0x27d62f0_0, C4<0>, C4<0>, C4<0>;
L_0x2880150 .delay (10,10,10) L_0x2880150/d;
L_0x2880210/d .functor NAND 1, L_0x287fce0, L_0x2880150, C4<1>, C4<1>;
L_0x2880210 .delay (20,20,20) L_0x2880210/d;
L_0x2880360/d .functor NOT 1, L_0x2880210, C4<0>, C4<0>, C4<0>;
L_0x2880360 .delay (10,10,10) L_0x2880360/d;
L_0x2880450/d .functor NOR 1, L_0x2880360, L_0x2880020, C4<0>, C4<0>;
L_0x2880450 .delay (20,20,20) L_0x2880450/d;
L_0x28805f0/d .functor NOT 1, L_0x2880450, C4<0>, C4<0>, C4<0>;
L_0x28805f0 .delay (10,10,10) L_0x28805f0/d;
v0x2800f80_0 .net "and_in0ncom", 0 0, L_0x2880360; 1 drivers
v0x2801000_0 .net "and_in1com", 0 0, L_0x2880020; 1 drivers
v0x2801080_0 .alias "in0", 0 0, v0x2801640_0;
v0x2801100_0 .alias "in1", 0 0, v0x28016c0_0;
v0x2801180_0 .net "nand_in0ncom", 0 0, L_0x2880210; 1 drivers
v0x2801200_0 .net "nand_in1com", 0 0, L_0x287ff60; 1 drivers
v0x2801280_0 .net "ncom", 0 0, L_0x2880150; 1 drivers
v0x2801300_0 .net "nor_wire", 0 0, L_0x2880450; 1 drivers
v0x28013d0_0 .alias "result", 0 0, v0x2804d30_0;
v0x28014a0_0 .alias "sel0", 0 0, v0x283e7a0_0;
S_0x27fe7e0 .scope module, "mainMux" "mux_alu" 2 28, 3 22, S_0x27fe6f0;
 .timescale 0 0;
v0x28005f0_0 .alias "in0", 0 0, v0x2804aa0_0;
v0x28006a0_0 .alias "in1", 0 0, v0x2804e40_0;
v0x2800750_0 .alias "in2", 0 0, v0x2804bb0_0;
v0x2800800_0 .alias "in3", 0 0, v0x2804d30_0;
v0x28008e0_0 .net "in4", 0 0, C4<0>; 1 drivers
v0x2800990_0 .alias "result", 0 0, v0x28048f0_0;
v0x2800a10_0 .net "sel0", 0 0, L_0x2882710; 1 drivers
v0x2800a90_0 .net "sel1", 0 0, L_0x28827b0; 1 drivers
v0x2800b10_0 .net "sel2", 0 0, L_0x28828e0; 1 drivers
v0x2800bc0_0 .net "w0", 0 0, L_0x2880db0; 1 drivers
v0x2800ca0_0 .net "w1", 0 0, L_0x2881530; 1 drivers
v0x2800d20_0 .net "w2", 0 0, L_0x2881d80; 1 drivers
S_0x27ffea0 .scope module, "mux00" "mux_1bit" 3 37, 3 2, S_0x27fe7e0;
 .timescale 0 0;
L_0x2880720/d .functor NAND 1, L_0x287f150, L_0x2882710, C4<1>, C4<1>;
L_0x2880720 .delay (20,20,20) L_0x2880720/d;
L_0x28807e0/d .functor NOT 1, L_0x2880720, C4<0>, C4<0>, C4<0>;
L_0x28807e0 .delay (10,10,10) L_0x28807e0/d;
L_0x2880910/d .functor NOT 1, L_0x2882710, C4<0>, C4<0>, C4<0>;
L_0x2880910 .delay (10,10,10) L_0x2880910/d;
L_0x2880a60/d .functor NAND 1, L_0x287e450, L_0x2880910, C4<1>, C4<1>;
L_0x2880a60 .delay (20,20,20) L_0x2880a60/d;
L_0x2880b20/d .functor NOT 1, L_0x2880a60, C4<0>, C4<0>, C4<0>;
L_0x2880b20 .delay (10,10,10) L_0x2880b20/d;
L_0x2880c10/d .functor NOR 1, L_0x2880b20, L_0x28807e0, C4<0>, C4<0>;
L_0x2880c10 .delay (20,20,20) L_0x2880c10/d;
L_0x2880db0/d .functor NOT 1, L_0x2880c10, C4<0>, C4<0>, C4<0>;
L_0x2880db0 .delay (10,10,10) L_0x2880db0/d;
v0x27fff90_0 .net "and_in0ncom", 0 0, L_0x2880b20; 1 drivers
v0x2800050_0 .net "and_in1com", 0 0, L_0x28807e0; 1 drivers
v0x28000f0_0 .alias "in0", 0 0, v0x2804aa0_0;
v0x2800190_0 .alias "in1", 0 0, v0x2804e40_0;
v0x2800210_0 .net "nand_in0ncom", 0 0, L_0x2880a60; 1 drivers
v0x28002b0_0 .net "nand_in1com", 0 0, L_0x2880720; 1 drivers
v0x2800350_0 .net "ncom", 0 0, L_0x2880910; 1 drivers
v0x28003f0_0 .net "nor_wire", 0 0, L_0x2880c10; 1 drivers
v0x2800490_0 .alias "result", 0 0, v0x2800bc0_0;
v0x2800510_0 .alias "sel0", 0 0, v0x2800a10_0;
S_0x27ff750 .scope module, "mux01" "mux_1bit" 3 38, 3 2, S_0x27fe7e0;
 .timescale 0 0;
L_0x2880ee0/d .functor NAND 1, L_0x28805f0, L_0x2882710, C4<1>, C4<1>;
L_0x2880ee0 .delay (20,20,20) L_0x2880ee0/d;
L_0x2880fa0/d .functor NOT 1, L_0x2880ee0, C4<0>, C4<0>, C4<0>;
L_0x2880fa0 .delay (10,10,10) L_0x2880fa0/d;
L_0x28810d0/d .functor NOT 1, L_0x2882710, C4<0>, C4<0>, C4<0>;
L_0x28810d0 .delay (10,10,10) L_0x28810d0/d;
L_0x2881190/d .functor NAND 1, L_0x287fbb0, L_0x28810d0, C4<1>, C4<1>;
L_0x2881190 .delay (20,20,20) L_0x2881190/d;
L_0x28812a0/d .functor NOT 1, L_0x2881190, C4<0>, C4<0>, C4<0>;
L_0x28812a0 .delay (10,10,10) L_0x28812a0/d;
L_0x2881390/d .functor NOR 1, L_0x28812a0, L_0x2880fa0, C4<0>, C4<0>;
L_0x2881390 .delay (20,20,20) L_0x2881390/d;
L_0x2881530/d .functor NOT 1, L_0x2881390, C4<0>, C4<0>, C4<0>;
L_0x2881530 .delay (10,10,10) L_0x2881530/d;
v0x27ff840_0 .net "and_in0ncom", 0 0, L_0x28812a0; 1 drivers
v0x27ff900_0 .net "and_in1com", 0 0, L_0x2880fa0; 1 drivers
v0x27ff9a0_0 .alias "in0", 0 0, v0x2804bb0_0;
v0x27ffa40_0 .alias "in1", 0 0, v0x2804d30_0;
v0x27ffac0_0 .net "nand_in0ncom", 0 0, L_0x2881190; 1 drivers
v0x27ffb60_0 .net "nand_in1com", 0 0, L_0x2880ee0; 1 drivers
v0x27ffc00_0 .net "ncom", 0 0, L_0x28810d0; 1 drivers
v0x27ffca0_0 .net "nor_wire", 0 0, L_0x2881390; 1 drivers
v0x27ffd40_0 .alias "result", 0 0, v0x2800ca0_0;
v0x27ffdc0_0 .alias "sel0", 0 0, v0x2800a10_0;
S_0x27ff000 .scope module, "mux1" "mux_1bit" 3 39, 3 2, S_0x27fe7e0;
 .timescale 0 0;
L_0x2881660/d .functor NAND 1, L_0x2881530, L_0x28827b0, C4<1>, C4<1>;
L_0x2881660 .delay (20,20,20) L_0x2881660/d;
L_0x28817b0/d .functor NOT 1, L_0x2881660, C4<0>, C4<0>, C4<0>;
L_0x28817b0 .delay (10,10,10) L_0x28817b0/d;
L_0x28818e0/d .functor NOT 1, L_0x28827b0, C4<0>, C4<0>, C4<0>;
L_0x28818e0 .delay (10,10,10) L_0x28818e0/d;
L_0x28819a0/d .functor NAND 1, L_0x2880db0, L_0x28818e0, C4<1>, C4<1>;
L_0x28819a0 .delay (20,20,20) L_0x28819a0/d;
L_0x2881af0/d .functor NOT 1, L_0x28819a0, C4<0>, C4<0>, C4<0>;
L_0x2881af0 .delay (10,10,10) L_0x2881af0/d;
L_0x2881be0/d .functor NOR 1, L_0x2881af0, L_0x28817b0, C4<0>, C4<0>;
L_0x2881be0 .delay (20,20,20) L_0x2881be0/d;
L_0x2881d80/d .functor NOT 1, L_0x2881be0, C4<0>, C4<0>, C4<0>;
L_0x2881d80 .delay (10,10,10) L_0x2881d80/d;
v0x27ff0f0_0 .net "and_in0ncom", 0 0, L_0x2881af0; 1 drivers
v0x27ff1b0_0 .net "and_in1com", 0 0, L_0x28817b0; 1 drivers
v0x27ff250_0 .alias "in0", 0 0, v0x2800bc0_0;
v0x27ff2f0_0 .alias "in1", 0 0, v0x2800ca0_0;
v0x27ff370_0 .net "nand_in0ncom", 0 0, L_0x28819a0; 1 drivers
v0x27ff410_0 .net "nand_in1com", 0 0, L_0x2881660; 1 drivers
v0x27ff4b0_0 .net "ncom", 0 0, L_0x28818e0; 1 drivers
v0x27ff550_0 .net "nor_wire", 0 0, L_0x2881be0; 1 drivers
v0x27ff5f0_0 .alias "result", 0 0, v0x2800d20_0;
v0x27ff670_0 .alias "sel0", 0 0, v0x2800a90_0;
S_0x27fe8d0 .scope module, "mux2" "mux_1bit" 3 40, 3 2, S_0x27fe7e0;
 .timescale 0 0;
L_0x2881eb0/d .functor NAND 1, C4<0>, L_0x28828e0, C4<1>, C4<1>;
L_0x2881eb0 .delay (20,20,20) L_0x2881eb0/d;
L_0x2882010/d .functor NOT 1, L_0x2881eb0, C4<0>, C4<0>, C4<0>;
L_0x2882010 .delay (10,10,10) L_0x2882010/d;
L_0x2882140/d .functor NOT 1, L_0x28828e0, C4<0>, C4<0>, C4<0>;
L_0x2882140 .delay (10,10,10) L_0x2882140/d;
L_0x2882200/d .functor NAND 1, L_0x2881d80, L_0x2882140, C4<1>, C4<1>;
L_0x2882200 .delay (20,20,20) L_0x2882200/d;
L_0x2882350/d .functor NOT 1, L_0x2882200, C4<0>, C4<0>, C4<0>;
L_0x2882350 .delay (10,10,10) L_0x2882350/d;
L_0x2882440/d .functor NOR 1, L_0x2882350, L_0x2882010, C4<0>, C4<0>;
L_0x2882440 .delay (20,20,20) L_0x2882440/d;
L_0x28825e0/d .functor NOT 1, L_0x2882440, C4<0>, C4<0>, C4<0>;
L_0x28825e0 .delay (10,10,10) L_0x28825e0/d;
v0x27fe9c0_0 .net "and_in0ncom", 0 0, L_0x2882350; 1 drivers
v0x27fea40_0 .net "and_in1com", 0 0, L_0x2882010; 1 drivers
v0x27feae0_0 .alias "in0", 0 0, v0x2800d20_0;
v0x27feb80_0 .alias "in1", 0 0, v0x28008e0_0;
v0x27fec00_0 .net "nand_in0ncom", 0 0, L_0x2882200; 1 drivers
v0x27feca0_0 .net "nand_in1com", 0 0, L_0x2881eb0; 1 drivers
v0x27fed80_0 .net "ncom", 0 0, L_0x2882140; 1 drivers
v0x27fee20_0 .net "nor_wire", 0 0, L_0x2882440; 1 drivers
v0x27feec0_0 .alias "result", 0 0, v0x28048f0_0;
v0x27fef60_0 .alias "sel0", 0 0, v0x2800b10_0;
S_0x27f7c40 .scope generate, "ALU32[8]" "ALU32[8]" 2 105, 2 105, S_0x2765440;
 .timescale 0 0;
P_0x27f6638 .param/l "i" 2 105, +C4<01000>;
S_0x27f7d70 .scope module, "_alu" "ALU_1bit" 2 106, 2 3, S_0x27f7c40;
 .timescale 0 0;
L_0x287d390/d .functor NOT 1, L_0x2888960, C4<0>, C4<0>, C4<0>;
L_0x287d390 .delay (10,10,10) L_0x287d390/d;
v0x27fdac0_0 .net "carryin", 0 0, L_0x2888c70; 1 drivers
v0x27fdb60_0 .net "carryout", 0 0, L_0x2884860; 1 drivers
v0x27fdbe0_0 .alias "invertB", 0 0, v0x283e550_0;
v0x27fdc60_0 .alias "muxIndex", 2 0, v0x283e5d0_0;
v0x27fdce0_0 .net "notB", 0 0, L_0x287d390; 1 drivers
v0x27fdd60_0 .net "operandA", 0 0, L_0x2888a90; 1 drivers
v0x27fdde0_0 .net "operandB", 0 0, L_0x2888960; 1 drivers
v0x27fdef0_0 .alias "othercontrolsignal", 0 0, v0x283e7a0_0;
v0x27fdf70_0 .net "result", 0 0, L_0x2888350; 1 drivers
v0x27fe040_0 .net "trueB", 0 0, L_0x28836a0; 1 drivers
v0x27fe120_0 .net "wAddSub", 0 0, L_0x28841c0; 1 drivers
v0x27fe230_0 .net "wNandAnd", 0 0, L_0x2885920; 1 drivers
v0x27fe3b0_0 .net "wNorOr", 0 0, L_0x2886360; 1 drivers
v0x27fe4c0_0 .net "wXor", 0 0, L_0x2884ec0; 1 drivers
L_0x2888480 .part v0x283cb80_0, 0, 1;
L_0x2888520 .part v0x283cb80_0, 1, 1;
L_0x2888650 .part v0x283cb80_0, 2, 1;
S_0x27fd2f0 .scope module, "mux_invertB" "mux_1bit" 2 18, 3 2, S_0x27f7d70;
 .timescale 0 0;
L_0x286c0e0/d .functor NAND 1, L_0x287d390, v0x283cb00_0, C4<1>, C4<1>;
L_0x286c0e0 .delay (20,20,20) L_0x286c0e0/d;
L_0x28831b0/d .functor NOT 1, L_0x286c0e0, C4<0>, C4<0>, C4<0>;
L_0x28831b0 .delay (10,10,10) L_0x28831b0/d;
L_0x2883290/d .functor NOT 1, v0x283cb00_0, C4<0>, C4<0>, C4<0>;
L_0x2883290 .delay (10,10,10) L_0x2883290/d;
L_0x2883350/d .functor NAND 1, L_0x2888960, L_0x2883290, C4<1>, C4<1>;
L_0x2883350 .delay (20,20,20) L_0x2883350/d;
L_0x2883410/d .functor NOT 1, L_0x2883350, C4<0>, C4<0>, C4<0>;
L_0x2883410 .delay (10,10,10) L_0x2883410/d;
L_0x2883500/d .functor NOR 1, L_0x2883410, L_0x28831b0, C4<0>, C4<0>;
L_0x2883500 .delay (20,20,20) L_0x2883500/d;
L_0x28836a0/d .functor NOT 1, L_0x2883500, C4<0>, C4<0>, C4<0>;
L_0x28836a0 .delay (10,10,10) L_0x28836a0/d;
v0x27fd3e0_0 .net "and_in0ncom", 0 0, L_0x2883410; 1 drivers
v0x27fd4a0_0 .net "and_in1com", 0 0, L_0x28831b0; 1 drivers
v0x27fd540_0 .alias "in0", 0 0, v0x27fdde0_0;
v0x27fd5c0_0 .alias "in1", 0 0, v0x27fdce0_0;
v0x27fd640_0 .net "nand_in0ncom", 0 0, L_0x2883350; 1 drivers
v0x27fd6e0_0 .net "nand_in1com", 0 0, L_0x286c0e0; 1 drivers
v0x27fd780_0 .net "ncom", 0 0, L_0x2883290; 1 drivers
v0x27fd820_0 .net "nor_wire", 0 0, L_0x2883500; 1 drivers
v0x27fd910_0 .alias "result", 0 0, v0x27fe040_0;
v0x27fd9e0_0 .alias "sel0", 0 0, v0x283e550_0;
S_0x27fc000 .scope module, "adder" "adder_1bit" 2 22, 4 1, S_0x27f7d70;
 .timescale 0 0;
L_0x28842d0/d .functor NAND 1, L_0x2888a90, L_0x28836a0, C4<1>, C4<1>;
L_0x28842d0 .delay (20,20,20) L_0x28842d0/d;
L_0x2884440/d .functor NOT 1, L_0x28842d0, C4<0>, C4<0>, C4<0>;
L_0x2884440 .delay (10,10,10) L_0x2884440/d;
L_0x2884550/d .functor NAND 1, L_0x2888c70, L_0x2883c20, C4<1>, C4<1>;
L_0x2884550 .delay (20,20,20) L_0x2884550/d;
L_0x2884610/d .functor NOT 1, L_0x2884550, C4<0>, C4<0>, C4<0>;
L_0x2884610 .delay (10,10,10) L_0x2884610/d;
L_0x2884720/d .functor NOR 1, L_0x2884610, L_0x2884440, C4<0>, C4<0>;
L_0x2884720 .delay (20,20,20) L_0x2884720/d;
L_0x2884860/d .functor NOT 1, L_0x2884720, C4<0>, C4<0>, C4<0>;
L_0x2884860 .delay (10,10,10) L_0x2884860/d;
v0x27fcbe0_0 .alias "a", 0 0, v0x27fdd60_0;
v0x27fccf0_0 .net "and_ab", 0 0, L_0x2884440; 1 drivers
v0x27fcd90_0 .net "and_xor_ab_c", 0 0, L_0x2884610; 1 drivers
v0x27fce30_0 .alias "b", 0 0, v0x27fe040_0;
v0x27fceb0_0 .alias "carryin", 0 0, v0x27fdac0_0;
v0x27fcf30_0 .alias "carryout", 0 0, v0x27fdb60_0;
v0x27fcff0_0 .net "nand_ab", 0 0, L_0x28842d0; 1 drivers
v0x27fd070_0 .net "nand_xor_ab_c", 0 0, L_0x2884550; 1 drivers
v0x27fd0f0_0 .net "nco", 0 0, L_0x2884720; 1 drivers
v0x27fd190_0 .alias "sum", 0 0, v0x27fe120_0;
v0x27fd270_0 .net "xor_ab", 0 0, L_0x2883c20; 1 drivers
S_0x27fc690 .scope module, "xor_1" "xor_1bit" 4 13, 5 35, S_0x27fc000;
 .timescale 0 0;
L_0x2883810/d .functor NAND 1, L_0x2888a90, L_0x28836a0, C4<1>, C4<1>;
L_0x2883810 .delay (20,20,20) L_0x2883810/d;
L_0x28838d0/d .functor NOR 1, L_0x2888a90, L_0x28836a0, C4<0>, C4<0>;
L_0x28838d0 .delay (20,20,20) L_0x28838d0/d;
L_0x28839b0/d .functor NOT 1, L_0x28838d0, C4<0>, C4<0>, C4<0>;
L_0x28839b0 .delay (10,10,10) L_0x28839b0/d;
L_0x2883ac0/d .functor NAND 1, L_0x28839b0, L_0x2883810, C4<1>, C4<1>;
L_0x2883ac0 .delay (20,20,20) L_0x2883ac0/d;
L_0x2883c20/d .functor NOT 1, L_0x2883ac0, C4<0>, C4<0>, C4<0>;
L_0x2883c20 .delay (10,10,10) L_0x2883c20/d;
v0x27fc780_0 .alias "a", 0 0, v0x27fdd60_0;
v0x27fc820_0 .alias "b", 0 0, v0x27fe040_0;
v0x27fc8c0_0 .net "nand_ab", 0 0, L_0x2883810; 1 drivers
v0x27fc960_0 .net "nor_ab", 0 0, L_0x28838d0; 1 drivers
v0x27fc9e0_0 .net "nxor_ab", 0 0, L_0x2883ac0; 1 drivers
v0x27fca80_0 .net "or_ab", 0 0, L_0x28839b0; 1 drivers
v0x27fcb60_0 .alias "result", 0 0, v0x27fd270_0;
S_0x27fc0f0 .scope module, "xor_2" "xor_1bit" 4 14, 5 35, S_0x27fc000;
 .timescale 0 0;
L_0x2883d30/d .functor NAND 1, L_0x2883c20, L_0x2888c70, C4<1>, C4<1>;
L_0x2883d30 .delay (20,20,20) L_0x2883d30/d;
L_0x2883e80/d .functor NOR 1, L_0x2883c20, L_0x2888c70, C4<0>, C4<0>;
L_0x2883e80 .delay (20,20,20) L_0x2883e80/d;
L_0x2883ff0/d .functor NOT 1, L_0x2883e80, C4<0>, C4<0>, C4<0>;
L_0x2883ff0 .delay (10,10,10) L_0x2883ff0/d;
L_0x28840b0/d .functor NAND 1, L_0x2883ff0, L_0x2883d30, C4<1>, C4<1>;
L_0x28840b0 .delay (20,20,20) L_0x28840b0/d;
L_0x28841c0/d .functor NOT 1, L_0x28840b0, C4<0>, C4<0>, C4<0>;
L_0x28841c0 .delay (10,10,10) L_0x28841c0/d;
v0x27fc1e0_0 .alias "a", 0 0, v0x27fd270_0;
v0x27fc280_0 .alias "b", 0 0, v0x27fdac0_0;
v0x27fc320_0 .net "nand_ab", 0 0, L_0x2883d30; 1 drivers
v0x27fc3c0_0 .net "nor_ab", 0 0, L_0x2883e80; 1 drivers
v0x27fc440_0 .net "nxor_ab", 0 0, L_0x28840b0; 1 drivers
v0x27fc4e0_0 .net "or_ab", 0 0, L_0x2883ff0; 1 drivers
v0x27fc5c0_0 .alias "result", 0 0, v0x27fe120_0;
S_0x27fbab0 .scope module, "xor_gate" "xor_1bit" 2 23, 5 35, S_0x27f7d70;
 .timescale 0 0;
L_0x2884a20/d .functor NAND 1, L_0x2888a90, L_0x2888960, C4<1>, C4<1>;
L_0x2884a20 .delay (20,20,20) L_0x2884a20/d;
L_0x2884ae0/d .functor NOR 1, L_0x2888a90, L_0x2888960, C4<0>, C4<0>;
L_0x2884ae0 .delay (20,20,20) L_0x2884ae0/d;
L_0x2884c70/d .functor NOT 1, L_0x2884ae0, C4<0>, C4<0>, C4<0>;
L_0x2884c70 .delay (10,10,10) L_0x2884c70/d;
L_0x2884d60/d .functor NAND 1, L_0x2884c70, L_0x2884a20, C4<1>, C4<1>;
L_0x2884d60 .delay (20,20,20) L_0x2884d60/d;
L_0x2884ec0/d .functor NOT 1, L_0x2884d60, C4<0>, C4<0>, C4<0>;
L_0x2884ec0 .delay (10,10,10) L_0x2884ec0/d;
v0x27fbba0_0 .alias "a", 0 0, v0x27fdd60_0;
v0x27fbc20_0 .alias "b", 0 0, v0x27fdde0_0;
v0x27fbcf0_0 .net "nand_ab", 0 0, L_0x2884a20; 1 drivers
v0x27fbd70_0 .net "nor_ab", 0 0, L_0x2884ae0; 1 drivers
v0x27fbdf0_0 .net "nxor_ab", 0 0, L_0x2884d60; 1 drivers
v0x27fbe70_0 .net "or_ab", 0 0, L_0x2884c70; 1 drivers
v0x27fbf30_0 .alias "result", 0 0, v0x27fe4c0_0;
S_0x27faec0 .scope module, "nand_and_gate" "nand_and_1bit" 2 24, 5 19, S_0x27f7d70;
 .timescale 0 0;
L_0x2885010/d .functor NAND 1, L_0x2888a90, L_0x2888960, C4<1>, C4<1>;
L_0x2885010 .delay (20,20,20) L_0x2885010/d;
L_0x2885140/d .functor NOT 1, L_0x2885010, C4<0>, C4<0>, C4<0>;
L_0x2885140 .delay (10,10,10) L_0x2885140/d;
v0x27fb730_0 .alias "a", 0 0, v0x27fdd60_0;
v0x27fb7d0_0 .net "and_ab", 0 0, L_0x2885140; 1 drivers
v0x27fb850_0 .alias "b", 0 0, v0x27fdde0_0;
v0x27fb8d0_0 .net "nand_ab", 0 0, L_0x2885010; 1 drivers
v0x27fb9b0_0 .alias "othercontrolsignal", 0 0, v0x283e7a0_0;
v0x27fba30_0 .alias "result", 0 0, v0x27fe230_0;
S_0x27fafb0 .scope module, "mux0" "mux_1bit" 5 32, 3 2, S_0x27faec0;
 .timescale 0 0;
L_0x2885290/d .functor NAND 1, L_0x2885140, v0x27d62f0_0, C4<1>, C4<1>;
L_0x2885290 .delay (20,20,20) L_0x2885290/d;
L_0x2885350/d .functor NOT 1, L_0x2885290, C4<0>, C4<0>, C4<0>;
L_0x2885350 .delay (10,10,10) L_0x2885350/d;
L_0x2885480/d .functor NOT 1, v0x27d62f0_0, C4<0>, C4<0>, C4<0>;
L_0x2885480 .delay (10,10,10) L_0x2885480/d;
L_0x2885540/d .functor NAND 1, L_0x2885010, L_0x2885480, C4<1>, C4<1>;
L_0x2885540 .delay (20,20,20) L_0x2885540/d;
L_0x2885690/d .functor NOT 1, L_0x2885540, C4<0>, C4<0>, C4<0>;
L_0x2885690 .delay (10,10,10) L_0x2885690/d;
L_0x2885780/d .functor NOR 1, L_0x2885690, L_0x2885350, C4<0>, C4<0>;
L_0x2885780 .delay (20,20,20) L_0x2885780/d;
L_0x2885920/d .functor NOT 1, L_0x2885780, C4<0>, C4<0>, C4<0>;
L_0x2885920 .delay (10,10,10) L_0x2885920/d;
v0x27fb0a0_0 .net "and_in0ncom", 0 0, L_0x2885690; 1 drivers
v0x27fb120_0 .net "and_in1com", 0 0, L_0x2885350; 1 drivers
v0x27fb1a0_0 .alias "in0", 0 0, v0x27fb8d0_0;
v0x27fb240_0 .alias "in1", 0 0, v0x27fb7d0_0;
v0x27fb2c0_0 .net "nand_in0ncom", 0 0, L_0x2885540; 1 drivers
v0x27fb360_0 .net "nand_in1com", 0 0, L_0x2885290; 1 drivers
v0x27fb440_0 .net "ncom", 0 0, L_0x2885480; 1 drivers
v0x27fb4e0_0 .net "nor_wire", 0 0, L_0x2885780; 1 drivers
v0x27fb580_0 .alias "result", 0 0, v0x27fe230_0;
v0x27fb650_0 .alias "sel0", 0 0, v0x283e7a0_0;
S_0x27fa420 .scope module, "nor_or_gate" "nor_or_1bit" 2 25, 5 3, S_0x27f7d70;
 .timescale 0 0;
L_0x2885a50/d .functor NOR 1, L_0x2888a90, L_0x2888960, C4<0>, C4<0>;
L_0x2885a50 .delay (20,20,20) L_0x2885a50/d;
L_0x2885b80/d .functor NOT 1, L_0x2885a50, C4<0>, C4<0>, C4<0>;
L_0x2885b80 .delay (10,10,10) L_0x2885b80/d;
v0x27faba0_0 .alias "a", 0 0, v0x27fdd60_0;
v0x27fac20_0 .alias "b", 0 0, v0x27fdde0_0;
v0x27facc0_0 .net "nor_ab", 0 0, L_0x2885a50; 1 drivers
v0x27fad40_0 .net "or_ab", 0 0, L_0x2885b80; 1 drivers
v0x27fadc0_0 .alias "othercontrolsignal", 0 0, v0x283e7a0_0;
v0x27fae40_0 .alias "result", 0 0, v0x27fe3b0_0;
S_0x27fa510 .scope module, "mux0" "mux_1bit" 5 16, 3 2, S_0x27fa420;
 .timescale 0 0;
L_0x2885cd0/d .functor NAND 1, L_0x2885b80, v0x27d62f0_0, C4<1>, C4<1>;
L_0x2885cd0 .delay (20,20,20) L_0x2885cd0/d;
L_0x2885d90/d .functor NOT 1, L_0x2885cd0, C4<0>, C4<0>, C4<0>;
L_0x2885d90 .delay (10,10,10) L_0x2885d90/d;
L_0x2885ec0/d .functor NOT 1, v0x27d62f0_0, C4<0>, C4<0>, C4<0>;
L_0x2885ec0 .delay (10,10,10) L_0x2885ec0/d;
L_0x2885f80/d .functor NAND 1, L_0x2885a50, L_0x2885ec0, C4<1>, C4<1>;
L_0x2885f80 .delay (20,20,20) L_0x2885f80/d;
L_0x28860d0/d .functor NOT 1, L_0x2885f80, C4<0>, C4<0>, C4<0>;
L_0x28860d0 .delay (10,10,10) L_0x28860d0/d;
L_0x28861c0/d .functor NOR 1, L_0x28860d0, L_0x2885d90, C4<0>, C4<0>;
L_0x28861c0 .delay (20,20,20) L_0x28861c0/d;
L_0x2886360/d .functor NOT 1, L_0x28861c0, C4<0>, C4<0>, C4<0>;
L_0x2886360 .delay (10,10,10) L_0x2886360/d;
v0x27fa600_0 .net "and_in0ncom", 0 0, L_0x28860d0; 1 drivers
v0x27fa680_0 .net "and_in1com", 0 0, L_0x2885d90; 1 drivers
v0x27fa700_0 .alias "in0", 0 0, v0x27facc0_0;
v0x27fa780_0 .alias "in1", 0 0, v0x27fad40_0;
v0x27fa800_0 .net "nand_in0ncom", 0 0, L_0x2885f80; 1 drivers
v0x27fa880_0 .net "nand_in1com", 0 0, L_0x2885cd0; 1 drivers
v0x27fa900_0 .net "ncom", 0 0, L_0x2885ec0; 1 drivers
v0x27fa980_0 .net "nor_wire", 0 0, L_0x28861c0; 1 drivers
v0x27faa50_0 .alias "result", 0 0, v0x27fe3b0_0;
v0x27fab20_0 .alias "sel0", 0 0, v0x283e7a0_0;
S_0x27f7e60 .scope module, "mainMux" "mux_alu" 2 28, 3 22, S_0x27f7d70;
 .timescale 0 0;
v0x27f9c70_0 .alias "in0", 0 0, v0x27fe120_0;
v0x27f9d20_0 .alias "in1", 0 0, v0x27fe4c0_0;
v0x27f9dd0_0 .alias "in2", 0 0, v0x27fe230_0;
v0x27f9e80_0 .alias "in3", 0 0, v0x27fe3b0_0;
v0x27f9f60_0 .net "in4", 0 0, C4<0>; 1 drivers
v0x27fa010_0 .alias "result", 0 0, v0x27fdf70_0;
v0x27fa090_0 .net "sel0", 0 0, L_0x2888480; 1 drivers
v0x27fa110_0 .net "sel1", 0 0, L_0x2888520; 1 drivers
v0x27fa190_0 .net "sel2", 0 0, L_0x2888650; 1 drivers
v0x27fa240_0 .net "w0", 0 0, L_0x2886b20; 1 drivers
v0x27fa320_0 .net "w1", 0 0, L_0x28872a0; 1 drivers
v0x27fa3a0_0 .net "w2", 0 0, L_0x2887af0; 1 drivers
S_0x27f9520 .scope module, "mux00" "mux_1bit" 3 37, 3 2, S_0x27f7e60;
 .timescale 0 0;
L_0x2886490/d .functor NAND 1, L_0x2884ec0, L_0x2888480, C4<1>, C4<1>;
L_0x2886490 .delay (20,20,20) L_0x2886490/d;
L_0x2886550/d .functor NOT 1, L_0x2886490, C4<0>, C4<0>, C4<0>;
L_0x2886550 .delay (10,10,10) L_0x2886550/d;
L_0x2886680/d .functor NOT 1, L_0x2888480, C4<0>, C4<0>, C4<0>;
L_0x2886680 .delay (10,10,10) L_0x2886680/d;
L_0x28867d0/d .functor NAND 1, L_0x28841c0, L_0x2886680, C4<1>, C4<1>;
L_0x28867d0 .delay (20,20,20) L_0x28867d0/d;
L_0x2886890/d .functor NOT 1, L_0x28867d0, C4<0>, C4<0>, C4<0>;
L_0x2886890 .delay (10,10,10) L_0x2886890/d;
L_0x2886980/d .functor NOR 1, L_0x2886890, L_0x2886550, C4<0>, C4<0>;
L_0x2886980 .delay (20,20,20) L_0x2886980/d;
L_0x2886b20/d .functor NOT 1, L_0x2886980, C4<0>, C4<0>, C4<0>;
L_0x2886b20 .delay (10,10,10) L_0x2886b20/d;
v0x27f9610_0 .net "and_in0ncom", 0 0, L_0x2886890; 1 drivers
v0x27f96d0_0 .net "and_in1com", 0 0, L_0x2886550; 1 drivers
v0x27f9770_0 .alias "in0", 0 0, v0x27fe120_0;
v0x27f9810_0 .alias "in1", 0 0, v0x27fe4c0_0;
v0x27f9890_0 .net "nand_in0ncom", 0 0, L_0x28867d0; 1 drivers
v0x27f9930_0 .net "nand_in1com", 0 0, L_0x2886490; 1 drivers
v0x27f99d0_0 .net "ncom", 0 0, L_0x2886680; 1 drivers
v0x27f9a70_0 .net "nor_wire", 0 0, L_0x2886980; 1 drivers
v0x27f9b10_0 .alias "result", 0 0, v0x27fa240_0;
v0x27f9b90_0 .alias "sel0", 0 0, v0x27fa090_0;
S_0x27f8dd0 .scope module, "mux01" "mux_1bit" 3 38, 3 2, S_0x27f7e60;
 .timescale 0 0;
L_0x2886c50/d .functor NAND 1, L_0x2886360, L_0x2888480, C4<1>, C4<1>;
L_0x2886c50 .delay (20,20,20) L_0x2886c50/d;
L_0x2886d10/d .functor NOT 1, L_0x2886c50, C4<0>, C4<0>, C4<0>;
L_0x2886d10 .delay (10,10,10) L_0x2886d10/d;
L_0x2886e40/d .functor NOT 1, L_0x2888480, C4<0>, C4<0>, C4<0>;
L_0x2886e40 .delay (10,10,10) L_0x2886e40/d;
L_0x2886f00/d .functor NAND 1, L_0x2885920, L_0x2886e40, C4<1>, C4<1>;
L_0x2886f00 .delay (20,20,20) L_0x2886f00/d;
L_0x2887010/d .functor NOT 1, L_0x2886f00, C4<0>, C4<0>, C4<0>;
L_0x2887010 .delay (10,10,10) L_0x2887010/d;
L_0x2887100/d .functor NOR 1, L_0x2887010, L_0x2886d10, C4<0>, C4<0>;
L_0x2887100 .delay (20,20,20) L_0x2887100/d;
L_0x28872a0/d .functor NOT 1, L_0x2887100, C4<0>, C4<0>, C4<0>;
L_0x28872a0 .delay (10,10,10) L_0x28872a0/d;
v0x27f8ec0_0 .net "and_in0ncom", 0 0, L_0x2887010; 1 drivers
v0x27f8f80_0 .net "and_in1com", 0 0, L_0x2886d10; 1 drivers
v0x27f9020_0 .alias "in0", 0 0, v0x27fe230_0;
v0x27f90c0_0 .alias "in1", 0 0, v0x27fe3b0_0;
v0x27f9140_0 .net "nand_in0ncom", 0 0, L_0x2886f00; 1 drivers
v0x27f91e0_0 .net "nand_in1com", 0 0, L_0x2886c50; 1 drivers
v0x27f9280_0 .net "ncom", 0 0, L_0x2886e40; 1 drivers
v0x27f9320_0 .net "nor_wire", 0 0, L_0x2887100; 1 drivers
v0x27f93c0_0 .alias "result", 0 0, v0x27fa320_0;
v0x27f9440_0 .alias "sel0", 0 0, v0x27fa090_0;
S_0x27f8680 .scope module, "mux1" "mux_1bit" 3 39, 3 2, S_0x27f7e60;
 .timescale 0 0;
L_0x28873d0/d .functor NAND 1, L_0x28872a0, L_0x2888520, C4<1>, C4<1>;
L_0x28873d0 .delay (20,20,20) L_0x28873d0/d;
L_0x2887520/d .functor NOT 1, L_0x28873d0, C4<0>, C4<0>, C4<0>;
L_0x2887520 .delay (10,10,10) L_0x2887520/d;
L_0x2887650/d .functor NOT 1, L_0x2888520, C4<0>, C4<0>, C4<0>;
L_0x2887650 .delay (10,10,10) L_0x2887650/d;
L_0x2887710/d .functor NAND 1, L_0x2886b20, L_0x2887650, C4<1>, C4<1>;
L_0x2887710 .delay (20,20,20) L_0x2887710/d;
L_0x2887860/d .functor NOT 1, L_0x2887710, C4<0>, C4<0>, C4<0>;
L_0x2887860 .delay (10,10,10) L_0x2887860/d;
L_0x2887950/d .functor NOR 1, L_0x2887860, L_0x2887520, C4<0>, C4<0>;
L_0x2887950 .delay (20,20,20) L_0x2887950/d;
L_0x2887af0/d .functor NOT 1, L_0x2887950, C4<0>, C4<0>, C4<0>;
L_0x2887af0 .delay (10,10,10) L_0x2887af0/d;
v0x27f8770_0 .net "and_in0ncom", 0 0, L_0x2887860; 1 drivers
v0x27f8830_0 .net "and_in1com", 0 0, L_0x2887520; 1 drivers
v0x27f88d0_0 .alias "in0", 0 0, v0x27fa240_0;
v0x27f8970_0 .alias "in1", 0 0, v0x27fa320_0;
v0x27f89f0_0 .net "nand_in0ncom", 0 0, L_0x2887710; 1 drivers
v0x27f8a90_0 .net "nand_in1com", 0 0, L_0x28873d0; 1 drivers
v0x27f8b30_0 .net "ncom", 0 0, L_0x2887650; 1 drivers
v0x27f8bd0_0 .net "nor_wire", 0 0, L_0x2887950; 1 drivers
v0x27f8c70_0 .alias "result", 0 0, v0x27fa3a0_0;
v0x27f8cf0_0 .alias "sel0", 0 0, v0x27fa110_0;
S_0x27f7f50 .scope module, "mux2" "mux_1bit" 3 40, 3 2, S_0x27f7e60;
 .timescale 0 0;
L_0x2887c20/d .functor NAND 1, C4<0>, L_0x2888650, C4<1>, C4<1>;
L_0x2887c20 .delay (20,20,20) L_0x2887c20/d;
L_0x2887d80/d .functor NOT 1, L_0x2887c20, C4<0>, C4<0>, C4<0>;
L_0x2887d80 .delay (10,10,10) L_0x2887d80/d;
L_0x2887eb0/d .functor NOT 1, L_0x2888650, C4<0>, C4<0>, C4<0>;
L_0x2887eb0 .delay (10,10,10) L_0x2887eb0/d;
L_0x2887f70/d .functor NAND 1, L_0x2887af0, L_0x2887eb0, C4<1>, C4<1>;
L_0x2887f70 .delay (20,20,20) L_0x2887f70/d;
L_0x28880c0/d .functor NOT 1, L_0x2887f70, C4<0>, C4<0>, C4<0>;
L_0x28880c0 .delay (10,10,10) L_0x28880c0/d;
L_0x28881b0/d .functor NOR 1, L_0x28880c0, L_0x2887d80, C4<0>, C4<0>;
L_0x28881b0 .delay (20,20,20) L_0x28881b0/d;
L_0x2888350/d .functor NOT 1, L_0x28881b0, C4<0>, C4<0>, C4<0>;
L_0x2888350 .delay (10,10,10) L_0x2888350/d;
v0x27f8040_0 .net "and_in0ncom", 0 0, L_0x28880c0; 1 drivers
v0x27f80c0_0 .net "and_in1com", 0 0, L_0x2887d80; 1 drivers
v0x27f8160_0 .alias "in0", 0 0, v0x27fa3a0_0;
v0x27f8200_0 .alias "in1", 0 0, v0x27f9f60_0;
v0x27f8280_0 .net "nand_in0ncom", 0 0, L_0x2887f70; 1 drivers
v0x27f8320_0 .net "nand_in1com", 0 0, L_0x2887c20; 1 drivers
v0x27f8400_0 .net "ncom", 0 0, L_0x2887eb0; 1 drivers
v0x27f84a0_0 .net "nor_wire", 0 0, L_0x28881b0; 1 drivers
v0x27f8540_0 .alias "result", 0 0, v0x27fdf70_0;
v0x27f85e0_0 .alias "sel0", 0 0, v0x27fa190_0;
S_0x27f12c0 .scope generate, "ALU32[9]" "ALU32[9]" 2 105, 2 105, S_0x2765440;
 .timescale 0 0;
P_0x27efcb8 .param/l "i" 2 105, +C4<01001>;
S_0x27f13f0 .scope module, "_alu" "ALU_1bit" 2 106, 2 3, S_0x27f12c0;
 .timescale 0 0;
L_0x287ce50/d .functor NOT 1, L_0x2888fc0, C4<0>, C4<0>, C4<0>;
L_0x287ce50 .delay (10,10,10) L_0x287ce50/d;
v0x27f7140_0 .net "carryin", 0 0, L_0x288e800; 1 drivers
v0x27f71e0_0 .net "carryout", 0 0, L_0x288a560; 1 drivers
v0x27f7260_0 .alias "invertB", 0 0, v0x283e550_0;
v0x27f72e0_0 .alias "muxIndex", 2 0, v0x283e5d0_0;
v0x27f7360_0 .net "notB", 0 0, L_0x287ce50; 1 drivers
v0x27f73e0_0 .net "operandA", 0 0, L_0x2888f20; 1 drivers
v0x27f7460_0 .net "operandB", 0 0, L_0x2888fc0; 1 drivers
v0x27f7570_0 .alias "othercontrolsignal", 0 0, v0x283e7a0_0;
v0x27f75f0_0 .net "result", 0 0, L_0x288e050; 1 drivers
v0x27f76c0_0 .net "trueB", 0 0, L_0x28893a0; 1 drivers
v0x27f77a0_0 .net "wAddSub", 0 0, L_0x2889ec0; 1 drivers
v0x27f78b0_0 .net "wNandAnd", 0 0, L_0x288b620; 1 drivers
v0x27f7a30_0 .net "wNorOr", 0 0, L_0x288c060; 1 drivers
v0x27f7b40_0 .net "wXor", 0 0, L_0x288abc0; 1 drivers
L_0x288e180 .part v0x283cb80_0, 0, 1;
L_0x288e220 .part v0x283cb80_0, 1, 1;
L_0x288e350 .part v0x283cb80_0, 2, 1;
S_0x27f6970 .scope module, "mux_invertB" "mux_1bit" 2 18, 3 2, S_0x27f13f0;
 .timescale 0 0;
L_0x2888a20/d .functor NAND 1, L_0x287ce50, v0x283cb00_0, C4<1>, C4<1>;
L_0x2888a20 .delay (20,20,20) L_0x2888a20/d;
L_0x2871a80/d .functor NOT 1, L_0x2888a20, C4<0>, C4<0>, C4<0>;
L_0x2871a80 .delay (10,10,10) L_0x2871a80/d;
L_0x2888b90/d .functor NOT 1, v0x283cb00_0, C4<0>, C4<0>, C4<0>;
L_0x2888b90 .delay (10,10,10) L_0x2888b90/d;
L_0x2889070/d .functor NAND 1, L_0x2888fc0, L_0x2888b90, C4<1>, C4<1>;
L_0x2889070 .delay (20,20,20) L_0x2889070/d;
L_0x2889110/d .functor NOT 1, L_0x2889070, C4<0>, C4<0>, C4<0>;
L_0x2889110 .delay (10,10,10) L_0x2889110/d;
L_0x2889200/d .functor NOR 1, L_0x2889110, L_0x2871a80, C4<0>, C4<0>;
L_0x2889200 .delay (20,20,20) L_0x2889200/d;
L_0x28893a0/d .functor NOT 1, L_0x2889200, C4<0>, C4<0>, C4<0>;
L_0x28893a0 .delay (10,10,10) L_0x28893a0/d;
v0x27f6a60_0 .net "and_in0ncom", 0 0, L_0x2889110; 1 drivers
v0x27f6b20_0 .net "and_in1com", 0 0, L_0x2871a80; 1 drivers
v0x27f6bc0_0 .alias "in0", 0 0, v0x27f7460_0;
v0x27f6c40_0 .alias "in1", 0 0, v0x27f7360_0;
v0x27f6cc0_0 .net "nand_in0ncom", 0 0, L_0x2889070; 1 drivers
v0x27f6d60_0 .net "nand_in1com", 0 0, L_0x2888a20; 1 drivers
v0x27f6e00_0 .net "ncom", 0 0, L_0x2888b90; 1 drivers
v0x27f6ea0_0 .net "nor_wire", 0 0, L_0x2889200; 1 drivers
v0x27f6f90_0 .alias "result", 0 0, v0x27f76c0_0;
v0x27f7060_0 .alias "sel0", 0 0, v0x283e550_0;
S_0x27f5680 .scope module, "adder" "adder_1bit" 2 22, 4 1, S_0x27f13f0;
 .timescale 0 0;
L_0x2889fd0/d .functor NAND 1, L_0x2888f20, L_0x28893a0, C4<1>, C4<1>;
L_0x2889fd0 .delay (20,20,20) L_0x2889fd0/d;
L_0x288a140/d .functor NOT 1, L_0x2889fd0, C4<0>, C4<0>, C4<0>;
L_0x288a140 .delay (10,10,10) L_0x288a140/d;
L_0x288a250/d .functor NAND 1, L_0x288e800, L_0x2889920, C4<1>, C4<1>;
L_0x288a250 .delay (20,20,20) L_0x288a250/d;
L_0x288a310/d .functor NOT 1, L_0x288a250, C4<0>, C4<0>, C4<0>;
L_0x288a310 .delay (10,10,10) L_0x288a310/d;
L_0x288a420/d .functor NOR 1, L_0x288a310, L_0x288a140, C4<0>, C4<0>;
L_0x288a420 .delay (20,20,20) L_0x288a420/d;
L_0x288a560/d .functor NOT 1, L_0x288a420, C4<0>, C4<0>, C4<0>;
L_0x288a560 .delay (10,10,10) L_0x288a560/d;
v0x27f6260_0 .alias "a", 0 0, v0x27f73e0_0;
v0x27f6370_0 .net "and_ab", 0 0, L_0x288a140; 1 drivers
v0x27f6410_0 .net "and_xor_ab_c", 0 0, L_0x288a310; 1 drivers
v0x27f64b0_0 .alias "b", 0 0, v0x27f76c0_0;
v0x27f6530_0 .alias "carryin", 0 0, v0x27f7140_0;
v0x27f65b0_0 .alias "carryout", 0 0, v0x27f71e0_0;
v0x27f6670_0 .net "nand_ab", 0 0, L_0x2889fd0; 1 drivers
v0x27f66f0_0 .net "nand_xor_ab_c", 0 0, L_0x288a250; 1 drivers
v0x27f6770_0 .net "nco", 0 0, L_0x288a420; 1 drivers
v0x27f6810_0 .alias "sum", 0 0, v0x27f77a0_0;
v0x27f68f0_0 .net "xor_ab", 0 0, L_0x2889920; 1 drivers
S_0x27f5d10 .scope module, "xor_1" "xor_1bit" 4 13, 5 35, S_0x27f5680;
 .timescale 0 0;
L_0x2889510/d .functor NAND 1, L_0x2888f20, L_0x28893a0, C4<1>, C4<1>;
L_0x2889510 .delay (20,20,20) L_0x2889510/d;
L_0x28895d0/d .functor NOR 1, L_0x2888f20, L_0x28893a0, C4<0>, C4<0>;
L_0x28895d0 .delay (20,20,20) L_0x28895d0/d;
L_0x28896b0/d .functor NOT 1, L_0x28895d0, C4<0>, C4<0>, C4<0>;
L_0x28896b0 .delay (10,10,10) L_0x28896b0/d;
L_0x28897c0/d .functor NAND 1, L_0x28896b0, L_0x2889510, C4<1>, C4<1>;
L_0x28897c0 .delay (20,20,20) L_0x28897c0/d;
L_0x2889920/d .functor NOT 1, L_0x28897c0, C4<0>, C4<0>, C4<0>;
L_0x2889920 .delay (10,10,10) L_0x2889920/d;
v0x27f5e00_0 .alias "a", 0 0, v0x27f73e0_0;
v0x27f5ea0_0 .alias "b", 0 0, v0x27f76c0_0;
v0x27f5f40_0 .net "nand_ab", 0 0, L_0x2889510; 1 drivers
v0x27f5fe0_0 .net "nor_ab", 0 0, L_0x28895d0; 1 drivers
v0x27f6060_0 .net "nxor_ab", 0 0, L_0x28897c0; 1 drivers
v0x27f6100_0 .net "or_ab", 0 0, L_0x28896b0; 1 drivers
v0x27f61e0_0 .alias "result", 0 0, v0x27f68f0_0;
S_0x27f5770 .scope module, "xor_2" "xor_1bit" 4 14, 5 35, S_0x27f5680;
 .timescale 0 0;
L_0x2889a30/d .functor NAND 1, L_0x2889920, L_0x288e800, C4<1>, C4<1>;
L_0x2889a30 .delay (20,20,20) L_0x2889a30/d;
L_0x2889b80/d .functor NOR 1, L_0x2889920, L_0x288e800, C4<0>, C4<0>;
L_0x2889b80 .delay (20,20,20) L_0x2889b80/d;
L_0x2889cf0/d .functor NOT 1, L_0x2889b80, C4<0>, C4<0>, C4<0>;
L_0x2889cf0 .delay (10,10,10) L_0x2889cf0/d;
L_0x2889db0/d .functor NAND 1, L_0x2889cf0, L_0x2889a30, C4<1>, C4<1>;
L_0x2889db0 .delay (20,20,20) L_0x2889db0/d;
L_0x2889ec0/d .functor NOT 1, L_0x2889db0, C4<0>, C4<0>, C4<0>;
L_0x2889ec0 .delay (10,10,10) L_0x2889ec0/d;
v0x27f5860_0 .alias "a", 0 0, v0x27f68f0_0;
v0x27f5900_0 .alias "b", 0 0, v0x27f7140_0;
v0x27f59a0_0 .net "nand_ab", 0 0, L_0x2889a30; 1 drivers
v0x27f5a40_0 .net "nor_ab", 0 0, L_0x2889b80; 1 drivers
v0x27f5ac0_0 .net "nxor_ab", 0 0, L_0x2889db0; 1 drivers
v0x27f5b60_0 .net "or_ab", 0 0, L_0x2889cf0; 1 drivers
v0x27f5c40_0 .alias "result", 0 0, v0x27f77a0_0;
S_0x27f5130 .scope module, "xor_gate" "xor_1bit" 2 23, 5 35, S_0x27f13f0;
 .timescale 0 0;
L_0x288a720/d .functor NAND 1, L_0x2888f20, L_0x2888fc0, C4<1>, C4<1>;
L_0x288a720 .delay (20,20,20) L_0x288a720/d;
L_0x288a7e0/d .functor NOR 1, L_0x2888f20, L_0x2888fc0, C4<0>, C4<0>;
L_0x288a7e0 .delay (20,20,20) L_0x288a7e0/d;
L_0x288a970/d .functor NOT 1, L_0x288a7e0, C4<0>, C4<0>, C4<0>;
L_0x288a970 .delay (10,10,10) L_0x288a970/d;
L_0x288aa60/d .functor NAND 1, L_0x288a970, L_0x288a720, C4<1>, C4<1>;
L_0x288aa60 .delay (20,20,20) L_0x288aa60/d;
L_0x288abc0/d .functor NOT 1, L_0x288aa60, C4<0>, C4<0>, C4<0>;
L_0x288abc0 .delay (10,10,10) L_0x288abc0/d;
v0x27f5220_0 .alias "a", 0 0, v0x27f73e0_0;
v0x27f52a0_0 .alias "b", 0 0, v0x27f7460_0;
v0x27f5370_0 .net "nand_ab", 0 0, L_0x288a720; 1 drivers
v0x27f53f0_0 .net "nor_ab", 0 0, L_0x288a7e0; 1 drivers
v0x27f5470_0 .net "nxor_ab", 0 0, L_0x288aa60; 1 drivers
v0x27f54f0_0 .net "or_ab", 0 0, L_0x288a970; 1 drivers
v0x27f55b0_0 .alias "result", 0 0, v0x27f7b40_0;
S_0x27f4540 .scope module, "nand_and_gate" "nand_and_1bit" 2 24, 5 19, S_0x27f13f0;
 .timescale 0 0;
L_0x288ad10/d .functor NAND 1, L_0x2888f20, L_0x2888fc0, C4<1>, C4<1>;
L_0x288ad10 .delay (20,20,20) L_0x288ad10/d;
L_0x288ae40/d .functor NOT 1, L_0x288ad10, C4<0>, C4<0>, C4<0>;
L_0x288ae40 .delay (10,10,10) L_0x288ae40/d;
v0x27f4db0_0 .alias "a", 0 0, v0x27f73e0_0;
v0x27f4e50_0 .net "and_ab", 0 0, L_0x288ae40; 1 drivers
v0x27f4ed0_0 .alias "b", 0 0, v0x27f7460_0;
v0x27f4f50_0 .net "nand_ab", 0 0, L_0x288ad10; 1 drivers
v0x27f5030_0 .alias "othercontrolsignal", 0 0, v0x283e7a0_0;
v0x27f50b0_0 .alias "result", 0 0, v0x27f78b0_0;
S_0x27f4630 .scope module, "mux0" "mux_1bit" 5 32, 3 2, S_0x27f4540;
 .timescale 0 0;
L_0x288af90/d .functor NAND 1, L_0x288ae40, v0x27d62f0_0, C4<1>, C4<1>;
L_0x288af90 .delay (20,20,20) L_0x288af90/d;
L_0x288b050/d .functor NOT 1, L_0x288af90, C4<0>, C4<0>, C4<0>;
L_0x288b050 .delay (10,10,10) L_0x288b050/d;
L_0x288b180/d .functor NOT 1, v0x27d62f0_0, C4<0>, C4<0>, C4<0>;
L_0x288b180 .delay (10,10,10) L_0x288b180/d;
L_0x288b240/d .functor NAND 1, L_0x288ad10, L_0x288b180, C4<1>, C4<1>;
L_0x288b240 .delay (20,20,20) L_0x288b240/d;
L_0x288b390/d .functor NOT 1, L_0x288b240, C4<0>, C4<0>, C4<0>;
L_0x288b390 .delay (10,10,10) L_0x288b390/d;
L_0x288b480/d .functor NOR 1, L_0x288b390, L_0x288b050, C4<0>, C4<0>;
L_0x288b480 .delay (20,20,20) L_0x288b480/d;
L_0x288b620/d .functor NOT 1, L_0x288b480, C4<0>, C4<0>, C4<0>;
L_0x288b620 .delay (10,10,10) L_0x288b620/d;
v0x27f4720_0 .net "and_in0ncom", 0 0, L_0x288b390; 1 drivers
v0x27f47a0_0 .net "and_in1com", 0 0, L_0x288b050; 1 drivers
v0x27f4820_0 .alias "in0", 0 0, v0x27f4f50_0;
v0x27f48c0_0 .alias "in1", 0 0, v0x27f4e50_0;
v0x27f4940_0 .net "nand_in0ncom", 0 0, L_0x288b240; 1 drivers
v0x27f49e0_0 .net "nand_in1com", 0 0, L_0x288af90; 1 drivers
v0x27f4ac0_0 .net "ncom", 0 0, L_0x288b180; 1 drivers
v0x27f4b60_0 .net "nor_wire", 0 0, L_0x288b480; 1 drivers
v0x27f4c00_0 .alias "result", 0 0, v0x27f78b0_0;
v0x27f4cd0_0 .alias "sel0", 0 0, v0x283e7a0_0;
S_0x27f3aa0 .scope module, "nor_or_gate" "nor_or_1bit" 2 25, 5 3, S_0x27f13f0;
 .timescale 0 0;
L_0x288b750/d .functor NOR 1, L_0x2888f20, L_0x2888fc0, C4<0>, C4<0>;
L_0x288b750 .delay (20,20,20) L_0x288b750/d;
L_0x288b880/d .functor NOT 1, L_0x288b750, C4<0>, C4<0>, C4<0>;
L_0x288b880 .delay (10,10,10) L_0x288b880/d;
v0x27f4220_0 .alias "a", 0 0, v0x27f73e0_0;
v0x27f42a0_0 .alias "b", 0 0, v0x27f7460_0;
v0x27f4340_0 .net "nor_ab", 0 0, L_0x288b750; 1 drivers
v0x27f43c0_0 .net "or_ab", 0 0, L_0x288b880; 1 drivers
v0x27f4440_0 .alias "othercontrolsignal", 0 0, v0x283e7a0_0;
v0x27f44c0_0 .alias "result", 0 0, v0x27f7a30_0;
S_0x27f3b90 .scope module, "mux0" "mux_1bit" 5 16, 3 2, S_0x27f3aa0;
 .timescale 0 0;
L_0x288b9d0/d .functor NAND 1, L_0x288b880, v0x27d62f0_0, C4<1>, C4<1>;
L_0x288b9d0 .delay (20,20,20) L_0x288b9d0/d;
L_0x288ba90/d .functor NOT 1, L_0x288b9d0, C4<0>, C4<0>, C4<0>;
L_0x288ba90 .delay (10,10,10) L_0x288ba90/d;
L_0x288bbc0/d .functor NOT 1, v0x27d62f0_0, C4<0>, C4<0>, C4<0>;
L_0x288bbc0 .delay (10,10,10) L_0x288bbc0/d;
L_0x288bc80/d .functor NAND 1, L_0x288b750, L_0x288bbc0, C4<1>, C4<1>;
L_0x288bc80 .delay (20,20,20) L_0x288bc80/d;
L_0x288bdd0/d .functor NOT 1, L_0x288bc80, C4<0>, C4<0>, C4<0>;
L_0x288bdd0 .delay (10,10,10) L_0x288bdd0/d;
L_0x288bec0/d .functor NOR 1, L_0x288bdd0, L_0x288ba90, C4<0>, C4<0>;
L_0x288bec0 .delay (20,20,20) L_0x288bec0/d;
L_0x288c060/d .functor NOT 1, L_0x288bec0, C4<0>, C4<0>, C4<0>;
L_0x288c060 .delay (10,10,10) L_0x288c060/d;
v0x27f3c80_0 .net "and_in0ncom", 0 0, L_0x288bdd0; 1 drivers
v0x27f3d00_0 .net "and_in1com", 0 0, L_0x288ba90; 1 drivers
v0x27f3d80_0 .alias "in0", 0 0, v0x27f4340_0;
v0x27f3e00_0 .alias "in1", 0 0, v0x27f43c0_0;
v0x27f3e80_0 .net "nand_in0ncom", 0 0, L_0x288bc80; 1 drivers
v0x27f3f00_0 .net "nand_in1com", 0 0, L_0x288b9d0; 1 drivers
v0x27f3f80_0 .net "ncom", 0 0, L_0x288bbc0; 1 drivers
v0x27f4000_0 .net "nor_wire", 0 0, L_0x288bec0; 1 drivers
v0x27f40d0_0 .alias "result", 0 0, v0x27f7a30_0;
v0x27f41a0_0 .alias "sel0", 0 0, v0x283e7a0_0;
S_0x27f14e0 .scope module, "mainMux" "mux_alu" 2 28, 3 22, S_0x27f13f0;
 .timescale 0 0;
v0x27f32f0_0 .alias "in0", 0 0, v0x27f77a0_0;
v0x27f33a0_0 .alias "in1", 0 0, v0x27f7b40_0;
v0x27f3450_0 .alias "in2", 0 0, v0x27f78b0_0;
v0x27f3500_0 .alias "in3", 0 0, v0x27f7a30_0;
v0x27f35e0_0 .net "in4", 0 0, C4<0>; 1 drivers
v0x27f3690_0 .alias "result", 0 0, v0x27f75f0_0;
v0x27f3710_0 .net "sel0", 0 0, L_0x288e180; 1 drivers
v0x27f3790_0 .net "sel1", 0 0, L_0x288e220; 1 drivers
v0x27f3810_0 .net "sel2", 0 0, L_0x288e350; 1 drivers
v0x27f38c0_0 .net "w0", 0 0, L_0x288c820; 1 drivers
v0x27f39a0_0 .net "w1", 0 0, L_0x288cfa0; 1 drivers
v0x27f3a20_0 .net "w2", 0 0, L_0x288d7f0; 1 drivers
S_0x27f2ba0 .scope module, "mux00" "mux_1bit" 3 37, 3 2, S_0x27f14e0;
 .timescale 0 0;
L_0x288c190/d .functor NAND 1, L_0x288abc0, L_0x288e180, C4<1>, C4<1>;
L_0x288c190 .delay (20,20,20) L_0x288c190/d;
L_0x288c250/d .functor NOT 1, L_0x288c190, C4<0>, C4<0>, C4<0>;
L_0x288c250 .delay (10,10,10) L_0x288c250/d;
L_0x288c380/d .functor NOT 1, L_0x288e180, C4<0>, C4<0>, C4<0>;
L_0x288c380 .delay (10,10,10) L_0x288c380/d;
L_0x288c4d0/d .functor NAND 1, L_0x2889ec0, L_0x288c380, C4<1>, C4<1>;
L_0x288c4d0 .delay (20,20,20) L_0x288c4d0/d;
L_0x288c590/d .functor NOT 1, L_0x288c4d0, C4<0>, C4<0>, C4<0>;
L_0x288c590 .delay (10,10,10) L_0x288c590/d;
L_0x288c680/d .functor NOR 1, L_0x288c590, L_0x288c250, C4<0>, C4<0>;
L_0x288c680 .delay (20,20,20) L_0x288c680/d;
L_0x288c820/d .functor NOT 1, L_0x288c680, C4<0>, C4<0>, C4<0>;
L_0x288c820 .delay (10,10,10) L_0x288c820/d;
v0x27f2c90_0 .net "and_in0ncom", 0 0, L_0x288c590; 1 drivers
v0x27f2d50_0 .net "and_in1com", 0 0, L_0x288c250; 1 drivers
v0x27f2df0_0 .alias "in0", 0 0, v0x27f77a0_0;
v0x27f2e90_0 .alias "in1", 0 0, v0x27f7b40_0;
v0x27f2f10_0 .net "nand_in0ncom", 0 0, L_0x288c4d0; 1 drivers
v0x27f2fb0_0 .net "nand_in1com", 0 0, L_0x288c190; 1 drivers
v0x27f3050_0 .net "ncom", 0 0, L_0x288c380; 1 drivers
v0x27f30f0_0 .net "nor_wire", 0 0, L_0x288c680; 1 drivers
v0x27f3190_0 .alias "result", 0 0, v0x27f38c0_0;
v0x27f3210_0 .alias "sel0", 0 0, v0x27f3710_0;
S_0x27f2450 .scope module, "mux01" "mux_1bit" 3 38, 3 2, S_0x27f14e0;
 .timescale 0 0;
L_0x288c950/d .functor NAND 1, L_0x288c060, L_0x288e180, C4<1>, C4<1>;
L_0x288c950 .delay (20,20,20) L_0x288c950/d;
L_0x288ca10/d .functor NOT 1, L_0x288c950, C4<0>, C4<0>, C4<0>;
L_0x288ca10 .delay (10,10,10) L_0x288ca10/d;
L_0x288cb40/d .functor NOT 1, L_0x288e180, C4<0>, C4<0>, C4<0>;
L_0x288cb40 .delay (10,10,10) L_0x288cb40/d;
L_0x288cc00/d .functor NAND 1, L_0x288b620, L_0x288cb40, C4<1>, C4<1>;
L_0x288cc00 .delay (20,20,20) L_0x288cc00/d;
L_0x288cd10/d .functor NOT 1, L_0x288cc00, C4<0>, C4<0>, C4<0>;
L_0x288cd10 .delay (10,10,10) L_0x288cd10/d;
L_0x288ce00/d .functor NOR 1, L_0x288cd10, L_0x288ca10, C4<0>, C4<0>;
L_0x288ce00 .delay (20,20,20) L_0x288ce00/d;
L_0x288cfa0/d .functor NOT 1, L_0x288ce00, C4<0>, C4<0>, C4<0>;
L_0x288cfa0 .delay (10,10,10) L_0x288cfa0/d;
v0x27f2540_0 .net "and_in0ncom", 0 0, L_0x288cd10; 1 drivers
v0x27f2600_0 .net "and_in1com", 0 0, L_0x288ca10; 1 drivers
v0x27f26a0_0 .alias "in0", 0 0, v0x27f78b0_0;
v0x27f2740_0 .alias "in1", 0 0, v0x27f7a30_0;
v0x27f27c0_0 .net "nand_in0ncom", 0 0, L_0x288cc00; 1 drivers
v0x27f2860_0 .net "nand_in1com", 0 0, L_0x288c950; 1 drivers
v0x27f2900_0 .net "ncom", 0 0, L_0x288cb40; 1 drivers
v0x27f29a0_0 .net "nor_wire", 0 0, L_0x288ce00; 1 drivers
v0x27f2a40_0 .alias "result", 0 0, v0x27f39a0_0;
v0x27f2ac0_0 .alias "sel0", 0 0, v0x27f3710_0;
S_0x27f1d00 .scope module, "mux1" "mux_1bit" 3 39, 3 2, S_0x27f14e0;
 .timescale 0 0;
L_0x288d0d0/d .functor NAND 1, L_0x288cfa0, L_0x288e220, C4<1>, C4<1>;
L_0x288d0d0 .delay (20,20,20) L_0x288d0d0/d;
L_0x288d220/d .functor NOT 1, L_0x288d0d0, C4<0>, C4<0>, C4<0>;
L_0x288d220 .delay (10,10,10) L_0x288d220/d;
L_0x288d350/d .functor NOT 1, L_0x288e220, C4<0>, C4<0>, C4<0>;
L_0x288d350 .delay (10,10,10) L_0x288d350/d;
L_0x288d410/d .functor NAND 1, L_0x288c820, L_0x288d350, C4<1>, C4<1>;
L_0x288d410 .delay (20,20,20) L_0x288d410/d;
L_0x288d560/d .functor NOT 1, L_0x288d410, C4<0>, C4<0>, C4<0>;
L_0x288d560 .delay (10,10,10) L_0x288d560/d;
L_0x288d650/d .functor NOR 1, L_0x288d560, L_0x288d220, C4<0>, C4<0>;
L_0x288d650 .delay (20,20,20) L_0x288d650/d;
L_0x288d7f0/d .functor NOT 1, L_0x288d650, C4<0>, C4<0>, C4<0>;
L_0x288d7f0 .delay (10,10,10) L_0x288d7f0/d;
v0x27f1df0_0 .net "and_in0ncom", 0 0, L_0x288d560; 1 drivers
v0x27f1eb0_0 .net "and_in1com", 0 0, L_0x288d220; 1 drivers
v0x27f1f50_0 .alias "in0", 0 0, v0x27f38c0_0;
v0x27f1ff0_0 .alias "in1", 0 0, v0x27f39a0_0;
v0x27f2070_0 .net "nand_in0ncom", 0 0, L_0x288d410; 1 drivers
v0x27f2110_0 .net "nand_in1com", 0 0, L_0x288d0d0; 1 drivers
v0x27f21b0_0 .net "ncom", 0 0, L_0x288d350; 1 drivers
v0x27f2250_0 .net "nor_wire", 0 0, L_0x288d650; 1 drivers
v0x27f22f0_0 .alias "result", 0 0, v0x27f3a20_0;
v0x27f2370_0 .alias "sel0", 0 0, v0x27f3790_0;
S_0x27f15d0 .scope module, "mux2" "mux_1bit" 3 40, 3 2, S_0x27f14e0;
 .timescale 0 0;
L_0x288d920/d .functor NAND 1, C4<0>, L_0x288e350, C4<1>, C4<1>;
L_0x288d920 .delay (20,20,20) L_0x288d920/d;
L_0x288da80/d .functor NOT 1, L_0x288d920, C4<0>, C4<0>, C4<0>;
L_0x288da80 .delay (10,10,10) L_0x288da80/d;
L_0x288dbb0/d .functor NOT 1, L_0x288e350, C4<0>, C4<0>, C4<0>;
L_0x288dbb0 .delay (10,10,10) L_0x288dbb0/d;
L_0x288dc70/d .functor NAND 1, L_0x288d7f0, L_0x288dbb0, C4<1>, C4<1>;
L_0x288dc70 .delay (20,20,20) L_0x288dc70/d;
L_0x288ddc0/d .functor NOT 1, L_0x288dc70, C4<0>, C4<0>, C4<0>;
L_0x288ddc0 .delay (10,10,10) L_0x288ddc0/d;
L_0x288deb0/d .functor NOR 1, L_0x288ddc0, L_0x288da80, C4<0>, C4<0>;
L_0x288deb0 .delay (20,20,20) L_0x288deb0/d;
L_0x288e050/d .functor NOT 1, L_0x288deb0, C4<0>, C4<0>, C4<0>;
L_0x288e050 .delay (10,10,10) L_0x288e050/d;
v0x27f16c0_0 .net "and_in0ncom", 0 0, L_0x288ddc0; 1 drivers
v0x27f1740_0 .net "and_in1com", 0 0, L_0x288da80; 1 drivers
v0x27f17e0_0 .alias "in0", 0 0, v0x27f3a20_0;
v0x27f1880_0 .alias "in1", 0 0, v0x27f35e0_0;
v0x27f1900_0 .net "nand_in0ncom", 0 0, L_0x288dc70; 1 drivers
v0x27f19a0_0 .net "nand_in1com", 0 0, L_0x288d920; 1 drivers
v0x27f1a80_0 .net "ncom", 0 0, L_0x288dbb0; 1 drivers
v0x27f1b20_0 .net "nor_wire", 0 0, L_0x288deb0; 1 drivers
v0x27f1bc0_0 .alias "result", 0 0, v0x27f75f0_0;
v0x27f1c60_0 .alias "sel0", 0 0, v0x27f3810_0;
S_0x27ea900 .scope generate, "ALU32[10]" "ALU32[10]" 2 105, 2 105, S_0x2765440;
 .timescale 0 0;
P_0x27e92f8 .param/l "i" 2 105, +C4<01010>;
S_0x27eaa30 .scope module, "_alu" "ALU_1bit" 2 106, 2 3, S_0x27ea900;
 .timescale 0 0;
L_0x288e8a0/d .functor NOT 1, L_0x2893ea0, C4<0>, C4<0>, C4<0>;
L_0x288e8a0 .delay (10,10,10) L_0x288e8a0/d;
v0x27f07c0_0 .net "carryin", 0 0, L_0x2893f40; 1 drivers
v0x27f0860_0 .net "carryout", 0 0, L_0x2890130; 1 drivers
v0x27f08e0_0 .alias "invertB", 0 0, v0x283e550_0;
v0x27f0960_0 .alias "muxIndex", 2 0, v0x283e5d0_0;
v0x27f09e0_0 .net "notB", 0 0, L_0x288e8a0; 1 drivers
v0x27f0a60_0 .net "operandA", 0 0, L_0x288e730; 1 drivers
v0x27f0ae0_0 .net "operandB", 0 0, L_0x2893ea0; 1 drivers
v0x27f0bf0_0 .alias "othercontrolsignal", 0 0, v0x283e7a0_0;
v0x27f0c70_0 .net "result", 0 0, L_0x28936f0; 1 drivers
v0x27f0d40_0 .net "trueB", 0 0, L_0x288ef70; 1 drivers
v0x27f0e20_0 .net "wAddSub", 0 0, L_0x288fa90; 1 drivers
v0x27f0f30_0 .net "wNandAnd", 0 0, L_0x2890fc0; 1 drivers
v0x27f10b0_0 .net "wNorOr", 0 0, L_0x2891820; 1 drivers
v0x27f11c0_0 .net "wXor", 0 0, L_0x2890790; 1 drivers
L_0x2893820 .part v0x283cb80_0, 0, 1;
L_0x28938c0 .part v0x283cb80_0, 1, 1;
L_0x28939f0 .part v0x283cb80_0, 2, 1;
S_0x27efff0 .scope module, "mux_invertB" "mux_1bit" 2 18, 3 2, S_0x27eaa30;
 .timescale 0 0;
L_0x288e9a0/d .functor NAND 1, L_0x288e8a0, v0x283cb00_0, C4<1>, C4<1>;
L_0x288e9a0 .delay (20,20,20) L_0x288e9a0/d;
L_0x288ea80/d .functor NOT 1, L_0x288e9a0, C4<0>, C4<0>, C4<0>;
L_0x288ea80 .delay (10,10,10) L_0x288ea80/d;
L_0x288eb60/d .functor NOT 1, v0x283cb00_0, C4<0>, C4<0>, C4<0>;
L_0x288eb60 .delay (10,10,10) L_0x288eb60/d;
L_0x288ec20/d .functor NAND 1, L_0x2893ea0, L_0x288eb60, C4<1>, C4<1>;
L_0x288ec20 .delay (20,20,20) L_0x288ec20/d;
L_0x288ece0/d .functor NOT 1, L_0x288ec20, C4<0>, C4<0>, C4<0>;
L_0x288ece0 .delay (10,10,10) L_0x288ece0/d;
L_0x288edd0/d .functor NOR 1, L_0x288ece0, L_0x288ea80, C4<0>, C4<0>;
L_0x288edd0 .delay (20,20,20) L_0x288edd0/d;
L_0x288ef70/d .functor NOT 1, L_0x288edd0, C4<0>, C4<0>, C4<0>;
L_0x288ef70 .delay (10,10,10) L_0x288ef70/d;
v0x27f00e0_0 .net "and_in0ncom", 0 0, L_0x288ece0; 1 drivers
v0x27f01a0_0 .net "and_in1com", 0 0, L_0x288ea80; 1 drivers
v0x27f0240_0 .alias "in0", 0 0, v0x27f0ae0_0;
v0x27f02c0_0 .alias "in1", 0 0, v0x27f09e0_0;
v0x27f0340_0 .net "nand_in0ncom", 0 0, L_0x288ec20; 1 drivers
v0x27f03e0_0 .net "nand_in1com", 0 0, L_0x288e9a0; 1 drivers
v0x27f0480_0 .net "ncom", 0 0, L_0x288eb60; 1 drivers
v0x27f0520_0 .net "nor_wire", 0 0, L_0x288edd0; 1 drivers
v0x27f0610_0 .alias "result", 0 0, v0x27f0d40_0;
v0x27f06e0_0 .alias "sel0", 0 0, v0x283e550_0;
S_0x27eed00 .scope module, "adder" "adder_1bit" 2 22, 4 1, S_0x27eaa30;
 .timescale 0 0;
L_0x288fba0/d .functor NAND 1, L_0x288e730, L_0x288ef70, C4<1>, C4<1>;
L_0x288fba0 .delay (20,20,20) L_0x288fba0/d;
L_0x288fd10/d .functor NOT 1, L_0x288fba0, C4<0>, C4<0>, C4<0>;
L_0x288fd10 .delay (10,10,10) L_0x288fd10/d;
L_0x288fe20/d .functor NAND 1, L_0x2893f40, L_0x288f4f0, C4<1>, C4<1>;
L_0x288fe20 .delay (20,20,20) L_0x288fe20/d;
L_0x288fee0/d .functor NOT 1, L_0x288fe20, C4<0>, C4<0>, C4<0>;
L_0x288fee0 .delay (10,10,10) L_0x288fee0/d;
L_0x288fff0/d .functor NOR 1, L_0x288fee0, L_0x288fd10, C4<0>, C4<0>;
L_0x288fff0 .delay (20,20,20) L_0x288fff0/d;
L_0x2890130/d .functor NOT 1, L_0x288fff0, C4<0>, C4<0>, C4<0>;
L_0x2890130 .delay (10,10,10) L_0x2890130/d;
v0x27ef8e0_0 .alias "a", 0 0, v0x27f0a60_0;
v0x27ef9f0_0 .net "and_ab", 0 0, L_0x288fd10; 1 drivers
v0x27efa90_0 .net "and_xor_ab_c", 0 0, L_0x288fee0; 1 drivers
v0x27efb30_0 .alias "b", 0 0, v0x27f0d40_0;
v0x27efbb0_0 .alias "carryin", 0 0, v0x27f07c0_0;
v0x27efc30_0 .alias "carryout", 0 0, v0x27f0860_0;
v0x27efcf0_0 .net "nand_ab", 0 0, L_0x288fba0; 1 drivers
v0x27efd70_0 .net "nand_xor_ab_c", 0 0, L_0x288fe20; 1 drivers
v0x27efdf0_0 .net "nco", 0 0, L_0x288fff0; 1 drivers
v0x27efe90_0 .alias "sum", 0 0, v0x27f0e20_0;
v0x27eff70_0 .net "xor_ab", 0 0, L_0x288f4f0; 1 drivers
S_0x27ef390 .scope module, "xor_1" "xor_1bit" 4 13, 5 35, S_0x27eed00;
 .timescale 0 0;
L_0x288f0e0/d .functor NAND 1, L_0x288e730, L_0x288ef70, C4<1>, C4<1>;
L_0x288f0e0 .delay (20,20,20) L_0x288f0e0/d;
L_0x288f1a0/d .functor NOR 1, L_0x288e730, L_0x288ef70, C4<0>, C4<0>;
L_0x288f1a0 .delay (20,20,20) L_0x288f1a0/d;
L_0x288f280/d .functor NOT 1, L_0x288f1a0, C4<0>, C4<0>, C4<0>;
L_0x288f280 .delay (10,10,10) L_0x288f280/d;
L_0x288f390/d .functor NAND 1, L_0x288f280, L_0x288f0e0, C4<1>, C4<1>;
L_0x288f390 .delay (20,20,20) L_0x288f390/d;
L_0x288f4f0/d .functor NOT 1, L_0x288f390, C4<0>, C4<0>, C4<0>;
L_0x288f4f0 .delay (10,10,10) L_0x288f4f0/d;
v0x27ef480_0 .alias "a", 0 0, v0x27f0a60_0;
v0x27ef520_0 .alias "b", 0 0, v0x27f0d40_0;
v0x27ef5c0_0 .net "nand_ab", 0 0, L_0x288f0e0; 1 drivers
v0x27ef660_0 .net "nor_ab", 0 0, L_0x288f1a0; 1 drivers
v0x27ef6e0_0 .net "nxor_ab", 0 0, L_0x288f390; 1 drivers
v0x27ef780_0 .net "or_ab", 0 0, L_0x288f280; 1 drivers
v0x27ef860_0 .alias "result", 0 0, v0x27eff70_0;
S_0x27eedf0 .scope module, "xor_2" "xor_1bit" 4 14, 5 35, S_0x27eed00;
 .timescale 0 0;
L_0x288f600/d .functor NAND 1, L_0x288f4f0, L_0x2893f40, C4<1>, C4<1>;
L_0x288f600 .delay (20,20,20) L_0x288f600/d;
L_0x288f750/d .functor NOR 1, L_0x288f4f0, L_0x2893f40, C4<0>, C4<0>;
L_0x288f750 .delay (20,20,20) L_0x288f750/d;
L_0x288f8c0/d .functor NOT 1, L_0x288f750, C4<0>, C4<0>, C4<0>;
L_0x288f8c0 .delay (10,10,10) L_0x288f8c0/d;
L_0x288f980/d .functor NAND 1, L_0x288f8c0, L_0x288f600, C4<1>, C4<1>;
L_0x288f980 .delay (20,20,20) L_0x288f980/d;
L_0x288fa90/d .functor NOT 1, L_0x288f980, C4<0>, C4<0>, C4<0>;
L_0x288fa90 .delay (10,10,10) L_0x288fa90/d;
v0x27eeee0_0 .alias "a", 0 0, v0x27eff70_0;
v0x27eef80_0 .alias "b", 0 0, v0x27f07c0_0;
v0x27ef020_0 .net "nand_ab", 0 0, L_0x288f600; 1 drivers
v0x27ef0c0_0 .net "nor_ab", 0 0, L_0x288f750; 1 drivers
v0x27ef140_0 .net "nxor_ab", 0 0, L_0x288f980; 1 drivers
v0x27ef1e0_0 .net "or_ab", 0 0, L_0x288f8c0; 1 drivers
v0x27ef2c0_0 .alias "result", 0 0, v0x27f0e20_0;
S_0x27ee7b0 .scope module, "xor_gate" "xor_1bit" 2 23, 5 35, S_0x27eaa30;
 .timescale 0 0;
L_0x28902f0/d .functor NAND 1, L_0x288e730, L_0x2893ea0, C4<1>, C4<1>;
L_0x28902f0 .delay (20,20,20) L_0x28902f0/d;
L_0x28903b0/d .functor NOR 1, L_0x288e730, L_0x2893ea0, C4<0>, C4<0>;
L_0x28903b0 .delay (20,20,20) L_0x28903b0/d;
L_0x2890540/d .functor NOT 1, L_0x28903b0, C4<0>, C4<0>, C4<0>;
L_0x2890540 .delay (10,10,10) L_0x2890540/d;
L_0x2890630/d .functor NAND 1, L_0x2890540, L_0x28902f0, C4<1>, C4<1>;
L_0x2890630 .delay (20,20,20) L_0x2890630/d;
L_0x2890790/d .functor NOT 1, L_0x2890630, C4<0>, C4<0>, C4<0>;
L_0x2890790 .delay (10,10,10) L_0x2890790/d;
v0x27ee8a0_0 .alias "a", 0 0, v0x27f0a60_0;
v0x27ee920_0 .alias "b", 0 0, v0x27f0ae0_0;
v0x27ee9f0_0 .net "nand_ab", 0 0, L_0x28902f0; 1 drivers
v0x27eea70_0 .net "nor_ab", 0 0, L_0x28903b0; 1 drivers
v0x27eeaf0_0 .net "nxor_ab", 0 0, L_0x2890630; 1 drivers
v0x27eeb70_0 .net "or_ab", 0 0, L_0x2890540; 1 drivers
v0x27eec30_0 .alias "result", 0 0, v0x27f11c0_0;
S_0x27edbc0 .scope module, "nand_and_gate" "nand_and_1bit" 2 24, 5 19, S_0x27eaa30;
 .timescale 0 0;
L_0x28908e0/d .functor NAND 1, L_0x288e730, L_0x2893ea0, C4<1>, C4<1>;
L_0x28908e0 .delay (20,20,20) L_0x28908e0/d;
L_0x2890a10/d .functor NOT 1, L_0x28908e0, C4<0>, C4<0>, C4<0>;
L_0x2890a10 .delay (10,10,10) L_0x2890a10/d;
v0x27ee430_0 .alias "a", 0 0, v0x27f0a60_0;
v0x27ee4d0_0 .net "and_ab", 0 0, L_0x2890a10; 1 drivers
v0x27ee550_0 .alias "b", 0 0, v0x27f0ae0_0;
v0x27ee5d0_0 .net "nand_ab", 0 0, L_0x28908e0; 1 drivers
v0x27ee6b0_0 .alias "othercontrolsignal", 0 0, v0x283e7a0_0;
v0x27ee730_0 .alias "result", 0 0, v0x27f0f30_0;
S_0x27edcb0 .scope module, "mux0" "mux_1bit" 5 32, 3 2, S_0x27edbc0;
 .timescale 0 0;
L_0x2890b60/d .functor NAND 1, L_0x2890a10, v0x27d62f0_0, C4<1>, C4<1>;
L_0x2890b60 .delay (20,20,20) L_0x2890b60/d;
L_0x2890c20/d .functor NOT 1, L_0x2890b60, C4<0>, C4<0>, C4<0>;
L_0x2890c20 .delay (10,10,10) L_0x2890c20/d;
L_0x2890d50/d .functor NOT 1, v0x27d62f0_0, C4<0>, C4<0>, C4<0>;
L_0x2890d50 .delay (10,10,10) L_0x2890d50/d;
L_0x2890e10/d .functor NAND 1, L_0x28908e0, L_0x2890d50, C4<1>, C4<1>;
L_0x2890e10 .delay (20,20,20) L_0x2890e10/d;
L_0x2890f60/d .functor NOT 1, L_0x2890e10, C4<0>, C4<0>, C4<0>;
L_0x2890f60 .delay (10,10,10) L_0x2890f60/d;
L_0x28022d0/d .functor NOR 1, L_0x2890f60, L_0x2890c20, C4<0>, C4<0>;
L_0x28022d0 .delay (20,20,20) L_0x28022d0/d;
L_0x2890fc0/d .functor NOT 1, L_0x28022d0, C4<0>, C4<0>, C4<0>;
L_0x2890fc0 .delay (10,10,10) L_0x2890fc0/d;
v0x27edda0_0 .net "and_in0ncom", 0 0, L_0x2890f60; 1 drivers
v0x27ede20_0 .net "and_in1com", 0 0, L_0x2890c20; 1 drivers
v0x27edea0_0 .alias "in0", 0 0, v0x27ee5d0_0;
v0x27edf40_0 .alias "in1", 0 0, v0x27ee4d0_0;
v0x27edfc0_0 .net "nand_in0ncom", 0 0, L_0x2890e10; 1 drivers
v0x27ee060_0 .net "nand_in1com", 0 0, L_0x2890b60; 1 drivers
v0x27ee140_0 .net "ncom", 0 0, L_0x2890d50; 1 drivers
v0x27ee1e0_0 .net "nor_wire", 0 0, L_0x28022d0; 1 drivers
v0x27ee280_0 .alias "result", 0 0, v0x27f0f30_0;
v0x27ee350_0 .alias "sel0", 0 0, v0x283e7a0_0;
S_0x27ed100 .scope module, "nor_or_gate" "nor_or_1bit" 2 25, 5 3, S_0x27eaa30;
 .timescale 0 0;
L_0x2891070/d .functor NOR 1, L_0x288e730, L_0x2893ea0, C4<0>, C4<0>;
L_0x2891070 .delay (20,20,20) L_0x2891070/d;
L_0x2891160/d .functor NOT 1, L_0x2891070, C4<0>, C4<0>, C4<0>;
L_0x2891160 .delay (10,10,10) L_0x2891160/d;
v0x27ed880_0 .alias "a", 0 0, v0x27f0a60_0;
v0x27ed920_0 .alias "b", 0 0, v0x27f0ae0_0;
v0x27ed9c0_0 .net "nor_ab", 0 0, L_0x2891070; 1 drivers
v0x27eda40_0 .net "or_ab", 0 0, L_0x2891160; 1 drivers
v0x27edac0_0 .alias "othercontrolsignal", 0 0, v0x283e7a0_0;
v0x27edb40_0 .alias "result", 0 0, v0x27f10b0_0;
S_0x27ed1f0 .scope module, "mux0" "mux_1bit" 5 16, 3 2, S_0x27ed100;
 .timescale 0 0;
L_0x2891250/d .functor NAND 1, L_0x2891160, v0x27d62f0_0, C4<1>, C4<1>;
L_0x2891250 .delay (20,20,20) L_0x2891250/d;
L_0x28912f0/d .functor NOT 1, L_0x2891250, C4<0>, C4<0>, C4<0>;
L_0x28912f0 .delay (10,10,10) L_0x28912f0/d;
L_0x28913e0/d .functor NOT 1, v0x27d62f0_0, C4<0>, C4<0>, C4<0>;
L_0x28913e0 .delay (10,10,10) L_0x28913e0/d;
L_0x2891480/d .functor NAND 1, L_0x2891070, L_0x28913e0, C4<1>, C4<1>;
L_0x2891480 .delay (20,20,20) L_0x2891480/d;
L_0x28915b0/d .functor NOT 1, L_0x2891480, C4<0>, C4<0>, C4<0>;
L_0x28915b0 .delay (10,10,10) L_0x28915b0/d;
L_0x28916a0/d .functor NOR 1, L_0x28915b0, L_0x28912f0, C4<0>, C4<0>;
L_0x28916a0 .delay (20,20,20) L_0x28916a0/d;
L_0x2891820/d .functor NOT 1, L_0x28916a0, C4<0>, C4<0>, C4<0>;
L_0x2891820 .delay (10,10,10) L_0x2891820/d;
v0x27ed2e0_0 .net "and_in0ncom", 0 0, L_0x28915b0; 1 drivers
v0x27ed360_0 .net "and_in1com", 0 0, L_0x28912f0; 1 drivers
v0x27ed3e0_0 .alias "in0", 0 0, v0x27ed9c0_0;
v0x27ed460_0 .alias "in1", 0 0, v0x27eda40_0;
v0x27ed4e0_0 .net "nand_in0ncom", 0 0, L_0x2891480; 1 drivers
v0x27ed560_0 .net "nand_in1com", 0 0, L_0x2891250; 1 drivers
v0x27ed5e0_0 .net "ncom", 0 0, L_0x28913e0; 1 drivers
v0x27ed660_0 .net "nor_wire", 0 0, L_0x28916a0; 1 drivers
v0x27ed730_0 .alias "result", 0 0, v0x27f10b0_0;
v0x27ed800_0 .alias "sel0", 0 0, v0x283e7a0_0;
S_0x27eab20 .scope module, "mainMux" "mux_alu" 2 28, 3 22, S_0x27eaa30;
 .timescale 0 0;
v0x27ec820_0 .alias "in0", 0 0, v0x27f0e20_0;
v0x27ec8d0_0 .alias "in1", 0 0, v0x27f11c0_0;
v0x27ec980_0 .alias "in2", 0 0, v0x27f0f30_0;
v0x27eca00_0 .alias "in3", 0 0, v0x27f10b0_0;
v0x27ecae0_0 .net "in4", 0 0, C4<0>; 1 drivers
v0x27ecb90_0 .alias "result", 0 0, v0x27f0c70_0;
v0x27ecc10_0 .net "sel0", 0 0, L_0x2893820; 1 drivers
v0x27ecc90_0 .net "sel1", 0 0, L_0x28938c0; 1 drivers
v0x27ecd60_0 .net "sel2", 0 0, L_0x28939f0; 1 drivers
v0x27ece10_0 .net "w0", 0 0, L_0x2891ee0; 1 drivers
v0x27ecef0_0 .net "w1", 0 0, L_0x2892640; 1 drivers
v0x27ecfc0_0 .net "w2", 0 0, L_0x2892e90; 1 drivers
S_0x27ec160 .scope module, "mux00" "mux_1bit" 3 37, 3 2, S_0x27eab20;
 .timescale 0 0;
L_0x2891910/d .functor NAND 1, L_0x2890790, L_0x2893820, C4<1>, C4<1>;
L_0x2891910 .delay (20,20,20) L_0x2891910/d;
L_0x28919b0/d .functor NOT 1, L_0x2891910, C4<0>, C4<0>, C4<0>;
L_0x28919b0 .delay (10,10,10) L_0x28919b0/d;
L_0x2891aa0/d .functor NOT 1, L_0x2893820, C4<0>, C4<0>, C4<0>;
L_0x2891aa0 .delay (10,10,10) L_0x2891aa0/d;
L_0x2891bd0/d .functor NAND 1, L_0x288fa90, L_0x2891aa0, C4<1>, C4<1>;
L_0x2891bd0 .delay (20,20,20) L_0x2891bd0/d;
L_0x2891c70/d .functor NOT 1, L_0x2891bd0, C4<0>, C4<0>, C4<0>;
L_0x2891c70 .delay (10,10,10) L_0x2891c70/d;
L_0x2891d60/d .functor NOR 1, L_0x2891c70, L_0x28919b0, C4<0>, C4<0>;
L_0x2891d60 .delay (20,20,20) L_0x2891d60/d;
L_0x2891ee0/d .functor NOT 1, L_0x2891d60, C4<0>, C4<0>, C4<0>;
L_0x2891ee0 .delay (10,10,10) L_0x2891ee0/d;
v0x27ec250_0 .net "and_in0ncom", 0 0, L_0x2891c70; 1 drivers
v0x27ec2d0_0 .net "and_in1com", 0 0, L_0x28919b0; 1 drivers
v0x27ec350_0 .alias "in0", 0 0, v0x27f0e20_0;
v0x27ec3d0_0 .alias "in1", 0 0, v0x27f11c0_0;
v0x27ec450_0 .net "nand_in0ncom", 0 0, L_0x2891bd0; 1 drivers
v0x27ec4d0_0 .net "nand_in1com", 0 0, L_0x2891910; 1 drivers
v0x27ec550_0 .net "ncom", 0 0, L_0x2891aa0; 1 drivers
v0x27ec5f0_0 .net "nor_wire", 0 0, L_0x2891d60; 1 drivers
v0x27ec690_0 .alias "result", 0 0, v0x27ece10_0;
v0x27ec710_0 .alias "sel0", 0 0, v0x27ecc10_0;
S_0x27eba90 .scope module, "mux01" "mux_1bit" 3 38, 3 2, S_0x27eab20;
 .timescale 0 0;
L_0x2891fd0/d .functor NAND 1, L_0x2891820, L_0x2893820, C4<1>, C4<1>;
L_0x2891fd0 .delay (20,20,20) L_0x2891fd0/d;
L_0x2892090/d .functor NOT 1, L_0x2891fd0, C4<0>, C4<0>, C4<0>;
L_0x2892090 .delay (10,10,10) L_0x2892090/d;
L_0x28921c0/d .functor NOT 1, L_0x2893820, C4<0>, C4<0>, C4<0>;
L_0x28921c0 .delay (10,10,10) L_0x28921c0/d;
L_0x2892280/d .functor NAND 1, L_0x2890fc0, L_0x28921c0, C4<1>, C4<1>;
L_0x2892280 .delay (20,20,20) L_0x2892280/d;
L_0x2892390/d .functor NOT 1, L_0x2892280, C4<0>, C4<0>, C4<0>;
L_0x2892390 .delay (10,10,10) L_0x2892390/d;
L_0x2892480/d .functor NOR 1, L_0x2892390, L_0x2892090, C4<0>, C4<0>;
L_0x2892480 .delay (20,20,20) L_0x2892480/d;
L_0x2892640/d .functor NOT 1, L_0x2892480, C4<0>, C4<0>, C4<0>;
L_0x2892640 .delay (10,10,10) L_0x2892640/d;
v0x27ebb80_0 .net "and_in0ncom", 0 0, L_0x2892390; 1 drivers
v0x27ebc40_0 .net "and_in1com", 0 0, L_0x2892090; 1 drivers
v0x27ebce0_0 .alias "in0", 0 0, v0x27f0f30_0;
v0x27ebd80_0 .alias "in1", 0 0, v0x27f10b0_0;
v0x27ebe00_0 .net "nand_in0ncom", 0 0, L_0x2892280; 1 drivers
v0x27ebea0_0 .net "nand_in1com", 0 0, L_0x2891fd0; 1 drivers
v0x27ebf40_0 .net "ncom", 0 0, L_0x28921c0; 1 drivers
v0x27ebfe0_0 .net "nor_wire", 0 0, L_0x2892480; 1 drivers
v0x27ec060_0 .alias "result", 0 0, v0x27ecef0_0;
v0x27ec0e0_0 .alias "sel0", 0 0, v0x27ecc10_0;
S_0x27eb340 .scope module, "mux1" "mux_1bit" 3 39, 3 2, S_0x27eab20;
 .timescale 0 0;
L_0x2892770/d .functor NAND 1, L_0x2892640, L_0x28938c0, C4<1>, C4<1>;
L_0x2892770 .delay (20,20,20) L_0x2892770/d;
L_0x28928c0/d .functor NOT 1, L_0x2892770, C4<0>, C4<0>, C4<0>;
L_0x28928c0 .delay (10,10,10) L_0x28928c0/d;
L_0x28929f0/d .functor NOT 1, L_0x28938c0, C4<0>, C4<0>, C4<0>;
L_0x28929f0 .delay (10,10,10) L_0x28929f0/d;
L_0x2892ab0/d .functor NAND 1, L_0x2891ee0, L_0x28929f0, C4<1>, C4<1>;
L_0x2892ab0 .delay (20,20,20) L_0x2892ab0/d;
L_0x2892c00/d .functor NOT 1, L_0x2892ab0, C4<0>, C4<0>, C4<0>;
L_0x2892c00 .delay (10,10,10) L_0x2892c00/d;
L_0x2892cf0/d .functor NOR 1, L_0x2892c00, L_0x28928c0, C4<0>, C4<0>;
L_0x2892cf0 .delay (20,20,20) L_0x2892cf0/d;
L_0x2892e90/d .functor NOT 1, L_0x2892cf0, C4<0>, C4<0>, C4<0>;
L_0x2892e90 .delay (10,10,10) L_0x2892e90/d;
v0x27eb430_0 .net "and_in0ncom", 0 0, L_0x2892c00; 1 drivers
v0x27eb4f0_0 .net "and_in1com", 0 0, L_0x28928c0; 1 drivers
v0x27eb590_0 .alias "in0", 0 0, v0x27ece10_0;
v0x27eb630_0 .alias "in1", 0 0, v0x27ecef0_0;
v0x27eb6b0_0 .net "nand_in0ncom", 0 0, L_0x2892ab0; 1 drivers
v0x27eb750_0 .net "nand_in1com", 0 0, L_0x2892770; 1 drivers
v0x27eb7f0_0 .net "ncom", 0 0, L_0x28929f0; 1 drivers
v0x27eb890_0 .net "nor_wire", 0 0, L_0x2892cf0; 1 drivers
v0x27eb930_0 .alias "result", 0 0, v0x27ecfc0_0;
v0x27eb9b0_0 .alias "sel0", 0 0, v0x27ecc90_0;
S_0x27eac10 .scope module, "mux2" "mux_1bit" 3 40, 3 2, S_0x27eab20;
 .timescale 0 0;
L_0x2892fc0/d .functor NAND 1, C4<0>, L_0x28939f0, C4<1>, C4<1>;
L_0x2892fc0 .delay (20,20,20) L_0x2892fc0/d;
L_0x2893120/d .functor NOT 1, L_0x2892fc0, C4<0>, C4<0>, C4<0>;
L_0x2893120 .delay (10,10,10) L_0x2893120/d;
L_0x2893250/d .functor NOT 1, L_0x28939f0, C4<0>, C4<0>, C4<0>;
L_0x2893250 .delay (10,10,10) L_0x2893250/d;
L_0x2893310/d .functor NAND 1, L_0x2892e90, L_0x2893250, C4<1>, C4<1>;
L_0x2893310 .delay (20,20,20) L_0x2893310/d;
L_0x2893460/d .functor NOT 1, L_0x2893310, C4<0>, C4<0>, C4<0>;
L_0x2893460 .delay (10,10,10) L_0x2893460/d;
L_0x2893550/d .functor NOR 1, L_0x2893460, L_0x2893120, C4<0>, C4<0>;
L_0x2893550 .delay (20,20,20) L_0x2893550/d;
L_0x28936f0/d .functor NOT 1, L_0x2893550, C4<0>, C4<0>, C4<0>;
L_0x28936f0 .delay (10,10,10) L_0x28936f0/d;
v0x27ead00_0 .net "and_in0ncom", 0 0, L_0x2893460; 1 drivers
v0x27ead80_0 .net "and_in1com", 0 0, L_0x2893120; 1 drivers
v0x27eae20_0 .alias "in0", 0 0, v0x27ecfc0_0;
v0x27eaec0_0 .alias "in1", 0 0, v0x27ecae0_0;
v0x27eaf40_0 .net "nand_in0ncom", 0 0, L_0x2893310; 1 drivers
v0x27eafe0_0 .net "nand_in1com", 0 0, L_0x2892fc0; 1 drivers
v0x27eb0c0_0 .net "ncom", 0 0, L_0x2893250; 1 drivers
v0x27eb160_0 .net "nor_wire", 0 0, L_0x2893550; 1 drivers
v0x27eb200_0 .alias "result", 0 0, v0x27f0c70_0;
v0x27eb2a0_0 .alias "sel0", 0 0, v0x27ecd60_0;
S_0x27e3f80 .scope generate, "ALU32[11]" "ALU32[11]" 2 105, 2 105, S_0x2765440;
 .timescale 0 0;
P_0x27e2978 .param/l "i" 2 105, +C4<01011>;
S_0x27e40b0 .scope module, "_alu" "ALU_1bit" 2 106, 2 3, S_0x27e3f80;
 .timescale 0 0;
L_0x2893d10/d .functor NOT 1, L_0x2894080, C4<0>, C4<0>, C4<0>;
L_0x2893d10 .delay (10,10,10) L_0x2893d10/d;
v0x27e9e00_0 .net "carryin", 0 0, L_0x2899fa0; 1 drivers
v0x27e9ea0_0 .net "carryout", 0 0, L_0x2895870; 1 drivers
v0x27e9f20_0 .alias "invertB", 0 0, v0x283e550_0;
v0x27e9fa0_0 .alias "muxIndex", 2 0, v0x283e5d0_0;
v0x27ea020_0 .net "notB", 0 0, L_0x2893d10; 1 drivers
v0x27ea0a0_0 .net "operandA", 0 0, L_0x2893fe0; 1 drivers
v0x27ea120_0 .net "operandB", 0 0, L_0x2894080; 1 drivers
v0x27ea230_0 .alias "othercontrolsignal", 0 0, v0x283e7a0_0;
v0x27ea2b0_0 .net "result", 0 0, L_0x2899360; 1 drivers
v0x27ea380_0 .net "trueB", 0 0, L_0x28946b0; 1 drivers
v0x27ea460_0 .net "wAddSub", 0 0, L_0x28951d0; 1 drivers
v0x27ea570_0 .net "wNandAnd", 0 0, L_0x2896930; 1 drivers
v0x27ea6f0_0 .net "wNorOr", 0 0, L_0x2897370; 1 drivers
v0x27ea800_0 .net "wXor", 0 0, L_0x2895ed0; 1 drivers
L_0x2899490 .part v0x283cb80_0, 0, 1;
L_0x283cc00 .part v0x283cb80_0, 1, 1;
L_0x283cd30 .part v0x283cb80_0, 2, 1;
S_0x27e9630 .scope module, "mux_invertB" "mux_1bit" 2 18, 3 2, S_0x27e40b0;
 .timescale 0 0;
L_0x2893e10/d .functor NAND 1, L_0x2893d10, v0x283cb00_0, C4<1>, C4<1>;
L_0x2893e10 .delay (20,20,20) L_0x2893e10/d;
L_0x28941c0/d .functor NOT 1, L_0x2893e10, C4<0>, C4<0>, C4<0>;
L_0x28941c0 .delay (10,10,10) L_0x28941c0/d;
L_0x28942a0/d .functor NOT 1, v0x283cb00_0, C4<0>, C4<0>, C4<0>;
L_0x28942a0 .delay (10,10,10) L_0x28942a0/d;
L_0x2894360/d .functor NAND 1, L_0x2894080, L_0x28942a0, C4<1>, C4<1>;
L_0x2894360 .delay (20,20,20) L_0x2894360/d;
L_0x2894420/d .functor NOT 1, L_0x2894360, C4<0>, C4<0>, C4<0>;
L_0x2894420 .delay (10,10,10) L_0x2894420/d;
L_0x2894510/d .functor NOR 1, L_0x2894420, L_0x28941c0, C4<0>, C4<0>;
L_0x2894510 .delay (20,20,20) L_0x2894510/d;
L_0x28946b0/d .functor NOT 1, L_0x2894510, C4<0>, C4<0>, C4<0>;
L_0x28946b0 .delay (10,10,10) L_0x28946b0/d;
v0x27e9720_0 .net "and_in0ncom", 0 0, L_0x2894420; 1 drivers
v0x27e97e0_0 .net "and_in1com", 0 0, L_0x28941c0; 1 drivers
v0x27e9880_0 .alias "in0", 0 0, v0x27ea120_0;
v0x27e9900_0 .alias "in1", 0 0, v0x27ea020_0;
v0x27e9980_0 .net "nand_in0ncom", 0 0, L_0x2894360; 1 drivers
v0x27e9a20_0 .net "nand_in1com", 0 0, L_0x2893e10; 1 drivers
v0x27e9ac0_0 .net "ncom", 0 0, L_0x28942a0; 1 drivers
v0x27e9b60_0 .net "nor_wire", 0 0, L_0x2894510; 1 drivers
v0x27e9c50_0 .alias "result", 0 0, v0x27ea380_0;
v0x27e9d20_0 .alias "sel0", 0 0, v0x283e550_0;
S_0x27e8340 .scope module, "adder" "adder_1bit" 2 22, 4 1, S_0x27e40b0;
 .timescale 0 0;
L_0x28952e0/d .functor NAND 1, L_0x2893fe0, L_0x28946b0, C4<1>, C4<1>;
L_0x28952e0 .delay (20,20,20) L_0x28952e0/d;
L_0x2895450/d .functor NOT 1, L_0x28952e0, C4<0>, C4<0>, C4<0>;
L_0x2895450 .delay (10,10,10) L_0x2895450/d;
L_0x2895560/d .functor NAND 1, L_0x2899fa0, L_0x2894c30, C4<1>, C4<1>;
L_0x2895560 .delay (20,20,20) L_0x2895560/d;
L_0x2895620/d .functor NOT 1, L_0x2895560, C4<0>, C4<0>, C4<0>;
L_0x2895620 .delay (10,10,10) L_0x2895620/d;
L_0x2895730/d .functor NOR 1, L_0x2895620, L_0x2895450, C4<0>, C4<0>;
L_0x2895730 .delay (20,20,20) L_0x2895730/d;
L_0x2895870/d .functor NOT 1, L_0x2895730, C4<0>, C4<0>, C4<0>;
L_0x2895870 .delay (10,10,10) L_0x2895870/d;
v0x27e8f20_0 .alias "a", 0 0, v0x27ea0a0_0;
v0x27e9030_0 .net "and_ab", 0 0, L_0x2895450; 1 drivers
v0x27e90d0_0 .net "and_xor_ab_c", 0 0, L_0x2895620; 1 drivers
v0x27e9170_0 .alias "b", 0 0, v0x27ea380_0;
v0x27e91f0_0 .alias "carryin", 0 0, v0x27e9e00_0;
v0x27e9270_0 .alias "carryout", 0 0, v0x27e9ea0_0;
v0x27e9330_0 .net "nand_ab", 0 0, L_0x28952e0; 1 drivers
v0x27e93b0_0 .net "nand_xor_ab_c", 0 0, L_0x2895560; 1 drivers
v0x27e9430_0 .net "nco", 0 0, L_0x2895730; 1 drivers
v0x27e94d0_0 .alias "sum", 0 0, v0x27ea460_0;
v0x27e95b0_0 .net "xor_ab", 0 0, L_0x2894c30; 1 drivers
S_0x27e89d0 .scope module, "xor_1" "xor_1bit" 4 13, 5 35, S_0x27e8340;
 .timescale 0 0;
L_0x2894820/d .functor NAND 1, L_0x2893fe0, L_0x28946b0, C4<1>, C4<1>;
L_0x2894820 .delay (20,20,20) L_0x2894820/d;
L_0x28948e0/d .functor NOR 1, L_0x2893fe0, L_0x28946b0, C4<0>, C4<0>;
L_0x28948e0 .delay (20,20,20) L_0x28948e0/d;
L_0x28949c0/d .functor NOT 1, L_0x28948e0, C4<0>, C4<0>, C4<0>;
L_0x28949c0 .delay (10,10,10) L_0x28949c0/d;
L_0x2894ad0/d .functor NAND 1, L_0x28949c0, L_0x2894820, C4<1>, C4<1>;
L_0x2894ad0 .delay (20,20,20) L_0x2894ad0/d;
L_0x2894c30/d .functor NOT 1, L_0x2894ad0, C4<0>, C4<0>, C4<0>;
L_0x2894c30 .delay (10,10,10) L_0x2894c30/d;
v0x27e8ac0_0 .alias "a", 0 0, v0x27ea0a0_0;
v0x27e8b60_0 .alias "b", 0 0, v0x27ea380_0;
v0x27e8c00_0 .net "nand_ab", 0 0, L_0x2894820; 1 drivers
v0x27e8ca0_0 .net "nor_ab", 0 0, L_0x28948e0; 1 drivers
v0x27e8d20_0 .net "nxor_ab", 0 0, L_0x2894ad0; 1 drivers
v0x27e8dc0_0 .net "or_ab", 0 0, L_0x28949c0; 1 drivers
v0x27e8ea0_0 .alias "result", 0 0, v0x27e95b0_0;
S_0x27e8430 .scope module, "xor_2" "xor_1bit" 4 14, 5 35, S_0x27e8340;
 .timescale 0 0;
L_0x2894d40/d .functor NAND 1, L_0x2894c30, L_0x2899fa0, C4<1>, C4<1>;
L_0x2894d40 .delay (20,20,20) L_0x2894d40/d;
L_0x2894e90/d .functor NOR 1, L_0x2894c30, L_0x2899fa0, C4<0>, C4<0>;
L_0x2894e90 .delay (20,20,20) L_0x2894e90/d;
L_0x2895000/d .functor NOT 1, L_0x2894e90, C4<0>, C4<0>, C4<0>;
L_0x2895000 .delay (10,10,10) L_0x2895000/d;
L_0x28950c0/d .functor NAND 1, L_0x2895000, L_0x2894d40, C4<1>, C4<1>;
L_0x28950c0 .delay (20,20,20) L_0x28950c0/d;
L_0x28951d0/d .functor NOT 1, L_0x28950c0, C4<0>, C4<0>, C4<0>;
L_0x28951d0 .delay (10,10,10) L_0x28951d0/d;
v0x27e8520_0 .alias "a", 0 0, v0x27e95b0_0;
v0x27e85c0_0 .alias "b", 0 0, v0x27e9e00_0;
v0x27e8660_0 .net "nand_ab", 0 0, L_0x2894d40; 1 drivers
v0x27e8700_0 .net "nor_ab", 0 0, L_0x2894e90; 1 drivers
v0x27e8780_0 .net "nxor_ab", 0 0, L_0x28950c0; 1 drivers
v0x27e8820_0 .net "or_ab", 0 0, L_0x2895000; 1 drivers
v0x27e8900_0 .alias "result", 0 0, v0x27ea460_0;
S_0x27e7df0 .scope module, "xor_gate" "xor_1bit" 2 23, 5 35, S_0x27e40b0;
 .timescale 0 0;
L_0x2895a30/d .functor NAND 1, L_0x2893fe0, L_0x2894080, C4<1>, C4<1>;
L_0x2895a30 .delay (20,20,20) L_0x2895a30/d;
L_0x2895af0/d .functor NOR 1, L_0x2893fe0, L_0x2894080, C4<0>, C4<0>;
L_0x2895af0 .delay (20,20,20) L_0x2895af0/d;
L_0x2895c80/d .functor NOT 1, L_0x2895af0, C4<0>, C4<0>, C4<0>;
L_0x2895c80 .delay (10,10,10) L_0x2895c80/d;
L_0x2895d70/d .functor NAND 1, L_0x2895c80, L_0x2895a30, C4<1>, C4<1>;
L_0x2895d70 .delay (20,20,20) L_0x2895d70/d;
L_0x2895ed0/d .functor NOT 1, L_0x2895d70, C4<0>, C4<0>, C4<0>;
L_0x2895ed0 .delay (10,10,10) L_0x2895ed0/d;
v0x27e7ee0_0 .alias "a", 0 0, v0x27ea0a0_0;
v0x27e7f60_0 .alias "b", 0 0, v0x27ea120_0;
v0x27e8030_0 .net "nand_ab", 0 0, L_0x2895a30; 1 drivers
v0x27e80b0_0 .net "nor_ab", 0 0, L_0x2895af0; 1 drivers
v0x27e8130_0 .net "nxor_ab", 0 0, L_0x2895d70; 1 drivers
v0x27e81b0_0 .net "or_ab", 0 0, L_0x2895c80; 1 drivers
v0x27e8270_0 .alias "result", 0 0, v0x27ea800_0;
S_0x27e7200 .scope module, "nand_and_gate" "nand_and_1bit" 2 24, 5 19, S_0x27e40b0;
 .timescale 0 0;
L_0x2896020/d .functor NAND 1, L_0x2893fe0, L_0x2894080, C4<1>, C4<1>;
L_0x2896020 .delay (20,20,20) L_0x2896020/d;
L_0x2896150/d .functor NOT 1, L_0x2896020, C4<0>, C4<0>, C4<0>;
L_0x2896150 .delay (10,10,10) L_0x2896150/d;
v0x27e7a70_0 .alias "a", 0 0, v0x27ea0a0_0;
v0x27e7b10_0 .net "and_ab", 0 0, L_0x2896150; 1 drivers
v0x27e7b90_0 .alias "b", 0 0, v0x27ea120_0;
v0x27e7c10_0 .net "nand_ab", 0 0, L_0x2896020; 1 drivers
v0x27e7cf0_0 .alias "othercontrolsignal", 0 0, v0x283e7a0_0;
v0x27e7d70_0 .alias "result", 0 0, v0x27ea570_0;
S_0x27e72f0 .scope module, "mux0" "mux_1bit" 5 32, 3 2, S_0x27e7200;
 .timescale 0 0;
L_0x28962a0/d .functor NAND 1, L_0x2896150, v0x27d62f0_0, C4<1>, C4<1>;
L_0x28962a0 .delay (20,20,20) L_0x28962a0/d;
L_0x2896360/d .functor NOT 1, L_0x28962a0, C4<0>, C4<0>, C4<0>;
L_0x2896360 .delay (10,10,10) L_0x2896360/d;
L_0x2896490/d .functor NOT 1, v0x27d62f0_0, C4<0>, C4<0>, C4<0>;
L_0x2896490 .delay (10,10,10) L_0x2896490/d;
L_0x2896550/d .functor NAND 1, L_0x2896020, L_0x2896490, C4<1>, C4<1>;
L_0x2896550 .delay (20,20,20) L_0x2896550/d;
L_0x28966a0/d .functor NOT 1, L_0x2896550, C4<0>, C4<0>, C4<0>;
L_0x28966a0 .delay (10,10,10) L_0x28966a0/d;
L_0x2896790/d .functor NOR 1, L_0x28966a0, L_0x2896360, C4<0>, C4<0>;
L_0x2896790 .delay (20,20,20) L_0x2896790/d;
L_0x2896930/d .functor NOT 1, L_0x2896790, C4<0>, C4<0>, C4<0>;
L_0x2896930 .delay (10,10,10) L_0x2896930/d;
v0x27e73e0_0 .net "and_in0ncom", 0 0, L_0x28966a0; 1 drivers
v0x27e7460_0 .net "and_in1com", 0 0, L_0x2896360; 1 drivers
v0x27e74e0_0 .alias "in0", 0 0, v0x27e7c10_0;
v0x27e7580_0 .alias "in1", 0 0, v0x27e7b10_0;
v0x27e7600_0 .net "nand_in0ncom", 0 0, L_0x2896550; 1 drivers
v0x27e76a0_0 .net "nand_in1com", 0 0, L_0x28962a0; 1 drivers
v0x27e7780_0 .net "ncom", 0 0, L_0x2896490; 1 drivers
v0x27e7820_0 .net "nor_wire", 0 0, L_0x2896790; 1 drivers
v0x27e78c0_0 .alias "result", 0 0, v0x27ea570_0;
v0x27e7990_0 .alias "sel0", 0 0, v0x283e7a0_0;
S_0x27e6760 .scope module, "nor_or_gate" "nor_or_1bit" 2 25, 5 3, S_0x27e40b0;
 .timescale 0 0;
L_0x2896a60/d .functor NOR 1, L_0x2893fe0, L_0x2894080, C4<0>, C4<0>;
L_0x2896a60 .delay (20,20,20) L_0x2896a60/d;
L_0x2896b90/d .functor NOT 1, L_0x2896a60, C4<0>, C4<0>, C4<0>;
L_0x2896b90 .delay (10,10,10) L_0x2896b90/d;
v0x27e6ee0_0 .alias "a", 0 0, v0x27ea0a0_0;
v0x27e6f60_0 .alias "b", 0 0, v0x27ea120_0;
v0x27e7000_0 .net "nor_ab", 0 0, L_0x2896a60; 1 drivers
v0x27e7080_0 .net "or_ab", 0 0, L_0x2896b90; 1 drivers
v0x27e7100_0 .alias "othercontrolsignal", 0 0, v0x283e7a0_0;
v0x27e7180_0 .alias "result", 0 0, v0x27ea6f0_0;
S_0x27e6850 .scope module, "mux0" "mux_1bit" 5 16, 3 2, S_0x27e6760;
 .timescale 0 0;
L_0x2896ce0/d .functor NAND 1, L_0x2896b90, v0x27d62f0_0, C4<1>, C4<1>;
L_0x2896ce0 .delay (20,20,20) L_0x2896ce0/d;
L_0x2896da0/d .functor NOT 1, L_0x2896ce0, C4<0>, C4<0>, C4<0>;
L_0x2896da0 .delay (10,10,10) L_0x2896da0/d;
L_0x2896ed0/d .functor NOT 1, v0x27d62f0_0, C4<0>, C4<0>, C4<0>;
L_0x2896ed0 .delay (10,10,10) L_0x2896ed0/d;
L_0x2896f90/d .functor NAND 1, L_0x2896a60, L_0x2896ed0, C4<1>, C4<1>;
L_0x2896f90 .delay (20,20,20) L_0x2896f90/d;
L_0x28970e0/d .functor NOT 1, L_0x2896f90, C4<0>, C4<0>, C4<0>;
L_0x28970e0 .delay (10,10,10) L_0x28970e0/d;
L_0x28971d0/d .functor NOR 1, L_0x28970e0, L_0x2896da0, C4<0>, C4<0>;
L_0x28971d0 .delay (20,20,20) L_0x28971d0/d;
L_0x2897370/d .functor NOT 1, L_0x28971d0, C4<0>, C4<0>, C4<0>;
L_0x2897370 .delay (10,10,10) L_0x2897370/d;
v0x27e6940_0 .net "and_in0ncom", 0 0, L_0x28970e0; 1 drivers
v0x27e69c0_0 .net "and_in1com", 0 0, L_0x2896da0; 1 drivers
v0x27e6a40_0 .alias "in0", 0 0, v0x27e7000_0;
v0x27e6ac0_0 .alias "in1", 0 0, v0x27e7080_0;
v0x27e6b40_0 .net "nand_in0ncom", 0 0, L_0x2896f90; 1 drivers
v0x27e6bc0_0 .net "nand_in1com", 0 0, L_0x2896ce0; 1 drivers
v0x27e6c40_0 .net "ncom", 0 0, L_0x2896ed0; 1 drivers
v0x27e6cc0_0 .net "nor_wire", 0 0, L_0x28971d0; 1 drivers
v0x27e6d90_0 .alias "result", 0 0, v0x27ea6f0_0;
v0x27e6e60_0 .alias "sel0", 0 0, v0x283e7a0_0;
S_0x27e41a0 .scope module, "mainMux" "mux_alu" 2 28, 3 22, S_0x27e40b0;
 .timescale 0 0;
v0x27e5fb0_0 .alias "in0", 0 0, v0x27ea460_0;
v0x27e6060_0 .alias "in1", 0 0, v0x27ea800_0;
v0x27e6110_0 .alias "in2", 0 0, v0x27ea570_0;
v0x27e61c0_0 .alias "in3", 0 0, v0x27ea6f0_0;
v0x27e62a0_0 .net "in4", 0 0, C4<0>; 1 drivers
v0x27e6350_0 .alias "result", 0 0, v0x27ea2b0_0;
v0x27e63d0_0 .net "sel0", 0 0, L_0x2899490; 1 drivers
v0x27e6450_0 .net "sel1", 0 0, L_0x283cc00; 1 drivers
v0x27e64d0_0 .net "sel2", 0 0, L_0x283cd30; 1 drivers
v0x27e6580_0 .net "w0", 0 0, L_0x2897b30; 1 drivers
v0x27e6660_0 .net "w1", 0 0, L_0x28982b0; 1 drivers
v0x27e66e0_0 .net "w2", 0 0, L_0x2898b00; 1 drivers
S_0x27e5860 .scope module, "mux00" "mux_1bit" 3 37, 3 2, S_0x27e41a0;
 .timescale 0 0;
L_0x28974a0/d .functor NAND 1, L_0x2895ed0, L_0x2899490, C4<1>, C4<1>;
L_0x28974a0 .delay (20,20,20) L_0x28974a0/d;
L_0x2897560/d .functor NOT 1, L_0x28974a0, C4<0>, C4<0>, C4<0>;
L_0x2897560 .delay (10,10,10) L_0x2897560/d;
L_0x2897690/d .functor NOT 1, L_0x2899490, C4<0>, C4<0>, C4<0>;
L_0x2897690 .delay (10,10,10) L_0x2897690/d;
L_0x28977e0/d .functor NAND 1, L_0x28951d0, L_0x2897690, C4<1>, C4<1>;
L_0x28977e0 .delay (20,20,20) L_0x28977e0/d;
L_0x28978a0/d .functor NOT 1, L_0x28977e0, C4<0>, C4<0>, C4<0>;
L_0x28978a0 .delay (10,10,10) L_0x28978a0/d;
L_0x2897990/d .functor NOR 1, L_0x28978a0, L_0x2897560, C4<0>, C4<0>;
L_0x2897990 .delay (20,20,20) L_0x2897990/d;
L_0x2897b30/d .functor NOT 1, L_0x2897990, C4<0>, C4<0>, C4<0>;
L_0x2897b30 .delay (10,10,10) L_0x2897b30/d;
v0x27e5950_0 .net "and_in0ncom", 0 0, L_0x28978a0; 1 drivers
v0x27e5a10_0 .net "and_in1com", 0 0, L_0x2897560; 1 drivers
v0x27e5ab0_0 .alias "in0", 0 0, v0x27ea460_0;
v0x27e5b50_0 .alias "in1", 0 0, v0x27ea800_0;
v0x27e5bd0_0 .net "nand_in0ncom", 0 0, L_0x28977e0; 1 drivers
v0x27e5c70_0 .net "nand_in1com", 0 0, L_0x28974a0; 1 drivers
v0x27e5d10_0 .net "ncom", 0 0, L_0x2897690; 1 drivers
v0x27e5db0_0 .net "nor_wire", 0 0, L_0x2897990; 1 drivers
v0x27e5e50_0 .alias "result", 0 0, v0x27e6580_0;
v0x27e5ed0_0 .alias "sel0", 0 0, v0x27e63d0_0;
S_0x27e5110 .scope module, "mux01" "mux_1bit" 3 38, 3 2, S_0x27e41a0;
 .timescale 0 0;
L_0x2897c60/d .functor NAND 1, L_0x2897370, L_0x2899490, C4<1>, C4<1>;
L_0x2897c60 .delay (20,20,20) L_0x2897c60/d;
L_0x2897d20/d .functor NOT 1, L_0x2897c60, C4<0>, C4<0>, C4<0>;
L_0x2897d20 .delay (10,10,10) L_0x2897d20/d;
L_0x2897e50/d .functor NOT 1, L_0x2899490, C4<0>, C4<0>, C4<0>;
L_0x2897e50 .delay (10,10,10) L_0x2897e50/d;
L_0x2897f10/d .functor NAND 1, L_0x2896930, L_0x2897e50, C4<1>, C4<1>;
L_0x2897f10 .delay (20,20,20) L_0x2897f10/d;
L_0x2898020/d .functor NOT 1, L_0x2897f10, C4<0>, C4<0>, C4<0>;
L_0x2898020 .delay (10,10,10) L_0x2898020/d;
L_0x2898110/d .functor NOR 1, L_0x2898020, L_0x2897d20, C4<0>, C4<0>;
L_0x2898110 .delay (20,20,20) L_0x2898110/d;
L_0x28982b0/d .functor NOT 1, L_0x2898110, C4<0>, C4<0>, C4<0>;
L_0x28982b0 .delay (10,10,10) L_0x28982b0/d;
v0x27e5200_0 .net "and_in0ncom", 0 0, L_0x2898020; 1 drivers
v0x27e52c0_0 .net "and_in1com", 0 0, L_0x2897d20; 1 drivers
v0x27e5360_0 .alias "in0", 0 0, v0x27ea570_0;
v0x27e5400_0 .alias "in1", 0 0, v0x27ea6f0_0;
v0x27e5480_0 .net "nand_in0ncom", 0 0, L_0x2897f10; 1 drivers
v0x27e5520_0 .net "nand_in1com", 0 0, L_0x2897c60; 1 drivers
v0x27e55c0_0 .net "ncom", 0 0, L_0x2897e50; 1 drivers
v0x27e5660_0 .net "nor_wire", 0 0, L_0x2898110; 1 drivers
v0x27e5700_0 .alias "result", 0 0, v0x27e6660_0;
v0x27e5780_0 .alias "sel0", 0 0, v0x27e63d0_0;
S_0x27e49c0 .scope module, "mux1" "mux_1bit" 3 39, 3 2, S_0x27e41a0;
 .timescale 0 0;
L_0x28983e0/d .functor NAND 1, L_0x28982b0, L_0x283cc00, C4<1>, C4<1>;
L_0x28983e0 .delay (20,20,20) L_0x28983e0/d;
L_0x2898530/d .functor NOT 1, L_0x28983e0, C4<0>, C4<0>, C4<0>;
L_0x2898530 .delay (10,10,10) L_0x2898530/d;
L_0x2898660/d .functor NOT 1, L_0x283cc00, C4<0>, C4<0>, C4<0>;
L_0x2898660 .delay (10,10,10) L_0x2898660/d;
L_0x2898720/d .functor NAND 1, L_0x2897b30, L_0x2898660, C4<1>, C4<1>;
L_0x2898720 .delay (20,20,20) L_0x2898720/d;
L_0x2898870/d .functor NOT 1, L_0x2898720, C4<0>, C4<0>, C4<0>;
L_0x2898870 .delay (10,10,10) L_0x2898870/d;
L_0x2898960/d .functor NOR 1, L_0x2898870, L_0x2898530, C4<0>, C4<0>;
L_0x2898960 .delay (20,20,20) L_0x2898960/d;
L_0x2898b00/d .functor NOT 1, L_0x2898960, C4<0>, C4<0>, C4<0>;
L_0x2898b00 .delay (10,10,10) L_0x2898b00/d;
v0x27e4ab0_0 .net "and_in0ncom", 0 0, L_0x2898870; 1 drivers
v0x27e4b70_0 .net "and_in1com", 0 0, L_0x2898530; 1 drivers
v0x27e4c10_0 .alias "in0", 0 0, v0x27e6580_0;
v0x27e4cb0_0 .alias "in1", 0 0, v0x27e6660_0;
v0x27e4d30_0 .net "nand_in0ncom", 0 0, L_0x2898720; 1 drivers
v0x27e4dd0_0 .net "nand_in1com", 0 0, L_0x28983e0; 1 drivers
v0x27e4e70_0 .net "ncom", 0 0, L_0x2898660; 1 drivers
v0x27e4f10_0 .net "nor_wire", 0 0, L_0x2898960; 1 drivers
v0x27e4fb0_0 .alias "result", 0 0, v0x27e66e0_0;
v0x27e5030_0 .alias "sel0", 0 0, v0x27e6450_0;
S_0x27e4290 .scope module, "mux2" "mux_1bit" 3 40, 3 2, S_0x27e41a0;
 .timescale 0 0;
L_0x2898c30/d .functor NAND 1, C4<0>, L_0x283cd30, C4<1>, C4<1>;
L_0x2898c30 .delay (20,20,20) L_0x2898c30/d;
L_0x2898d90/d .functor NOT 1, L_0x2898c30, C4<0>, C4<0>, C4<0>;
L_0x2898d90 .delay (10,10,10) L_0x2898d90/d;
L_0x2898ec0/d .functor NOT 1, L_0x283cd30, C4<0>, C4<0>, C4<0>;
L_0x2898ec0 .delay (10,10,10) L_0x2898ec0/d;
L_0x2898f80/d .functor NAND 1, L_0x2898b00, L_0x2898ec0, C4<1>, C4<1>;
L_0x2898f80 .delay (20,20,20) L_0x2898f80/d;
L_0x28990d0/d .functor NOT 1, L_0x2898f80, C4<0>, C4<0>, C4<0>;
L_0x28990d0 .delay (10,10,10) L_0x28990d0/d;
L_0x28991c0/d .functor NOR 1, L_0x28990d0, L_0x2898d90, C4<0>, C4<0>;
L_0x28991c0 .delay (20,20,20) L_0x28991c0/d;
L_0x2899360/d .functor NOT 1, L_0x28991c0, C4<0>, C4<0>, C4<0>;
L_0x2899360 .delay (10,10,10) L_0x2899360/d;
v0x27e4380_0 .net "and_in0ncom", 0 0, L_0x28990d0; 1 drivers
v0x27e4400_0 .net "and_in1com", 0 0, L_0x2898d90; 1 drivers
v0x27e44a0_0 .alias "in0", 0 0, v0x27e66e0_0;
v0x27e4540_0 .alias "in1", 0 0, v0x27e62a0_0;
v0x27e45c0_0 .net "nand_in0ncom", 0 0, L_0x2898f80; 1 drivers
v0x27e4660_0 .net "nand_in1com", 0 0, L_0x2898c30; 1 drivers
v0x27e4740_0 .net "ncom", 0 0, L_0x2898ec0; 1 drivers
v0x27e47e0_0 .net "nor_wire", 0 0, L_0x28991c0; 1 drivers
v0x27e4880_0 .alias "result", 0 0, v0x27ea2b0_0;
v0x27e4920_0 .alias "sel0", 0 0, v0x27e64d0_0;
S_0x27dd600 .scope generate, "ALU32[12]" "ALU32[12]" 2 105, 2 105, S_0x2765440;
 .timescale 0 0;
P_0x27dbff8 .param/l "i" 2 105, +C4<01100>;
S_0x27dd730 .scope module, "_alu" "ALU_1bit" 2 106, 2 3, S_0x27dd600;
 .timescale 0 0;
L_0x27e7c90/d .functor NOT 1, L_0x289f8a0, C4<0>, C4<0>, C4<0>;
L_0x27e7c90 .delay (10,10,10) L_0x27e7c90/d;
v0x27e3480_0 .net "carryin", 0 0, L_0x289f940; 1 drivers
v0x27e3520_0 .net "carryout", 0 0, L_0x289b5a0; 1 drivers
v0x27e35a0_0 .alias "invertB", 0 0, v0x283e550_0;
v0x27e3620_0 .alias "muxIndex", 2 0, v0x283e5d0_0;
v0x27e36a0_0 .net "notB", 0 0, L_0x27e7c90; 1 drivers
v0x27e3720_0 .net "operandA", 0 0, L_0x2899e80; 1 drivers
v0x27e37a0_0 .net "operandB", 0 0, L_0x289f8a0; 1 drivers
v0x27e38b0_0 .alias "othercontrolsignal", 0 0, v0x283e7a0_0;
v0x27e3930_0 .net "result", 0 0, L_0x289f090; 1 drivers
v0x27e3a00_0 .net "trueB", 0 0, L_0x289a490; 1 drivers
v0x27e3ae0_0 .net "wAddSub", 0 0, L_0x289aed0; 1 drivers
v0x27e3bf0_0 .net "wNandAnd", 0 0, L_0x289c660; 1 drivers
v0x27e3d70_0 .net "wNorOr", 0 0, L_0x289d0a0; 1 drivers
v0x27e3e80_0 .net "wXor", 0 0, L_0x289bc00; 1 drivers
L_0x289f1c0 .part v0x283cb80_0, 0, 1;
L_0x289f260 .part v0x283cb80_0, 1, 1;
L_0x289f390 .part v0x283cb80_0, 2, 1;
S_0x27e2cb0 .scope module, "mux_invertB" "mux_1bit" 2 18, 3 2, S_0x27dd730;
 .timescale 0 0;
L_0x2894120/d .functor NAND 1, L_0x27e7c90, v0x283cb00_0, C4<1>, C4<1>;
L_0x2894120 .delay (20,20,20) L_0x2894120/d;
L_0x289a040/d .functor NOT 1, L_0x2894120, C4<0>, C4<0>, C4<0>;
L_0x289a040 .delay (10,10,10) L_0x289a040/d;
L_0x289a0e0/d .functor NOT 1, v0x283cb00_0, C4<0>, C4<0>, C4<0>;
L_0x289a0e0 .delay (10,10,10) L_0x289a0e0/d;
L_0x289a180/d .functor NAND 1, L_0x289f8a0, L_0x289a0e0, C4<1>, C4<1>;
L_0x289a180 .delay (20,20,20) L_0x289a180/d;
L_0x289a220/d .functor NOT 1, L_0x289a180, C4<0>, C4<0>, C4<0>;
L_0x289a220 .delay (10,10,10) L_0x289a220/d;
L_0x289a310/d .functor NOR 1, L_0x289a220, L_0x289a040, C4<0>, C4<0>;
L_0x289a310 .delay (20,20,20) L_0x289a310/d;
L_0x289a490/d .functor NOT 1, L_0x289a310, C4<0>, C4<0>, C4<0>;
L_0x289a490 .delay (10,10,10) L_0x289a490/d;
v0x27e2da0_0 .net "and_in0ncom", 0 0, L_0x289a220; 1 drivers
v0x27e2e60_0 .net "and_in1com", 0 0, L_0x289a040; 1 drivers
v0x27e2f00_0 .alias "in0", 0 0, v0x27e37a0_0;
v0x27e2f80_0 .alias "in1", 0 0, v0x27e36a0_0;
v0x27e3000_0 .net "nand_in0ncom", 0 0, L_0x289a180; 1 drivers
v0x27e30a0_0 .net "nand_in1com", 0 0, L_0x2894120; 1 drivers
v0x27e3140_0 .net "ncom", 0 0, L_0x289a0e0; 1 drivers
v0x27e31e0_0 .net "nor_wire", 0 0, L_0x289a310; 1 drivers
v0x27e32d0_0 .alias "result", 0 0, v0x27e3a00_0;
v0x27e33a0_0 .alias "sel0", 0 0, v0x283e550_0;
S_0x27e19c0 .scope module, "adder" "adder_1bit" 2 22, 4 1, S_0x27dd730;
 .timescale 0 0;
L_0x289afe0/d .functor NAND 1, L_0x2899e80, L_0x289a490, C4<1>, C4<1>;
L_0x289afe0 .delay (20,20,20) L_0x289afe0/d;
L_0x289b150/d .functor NOT 1, L_0x289afe0, C4<0>, C4<0>, C4<0>;
L_0x289b150 .delay (10,10,10) L_0x289b150/d;
L_0x289b260/d .functor NAND 1, L_0x289f940, L_0x289a930, C4<1>, C4<1>;
L_0x289b260 .delay (20,20,20) L_0x289b260/d;
L_0x289b320/d .functor NOT 1, L_0x289b260, C4<0>, C4<0>, C4<0>;
L_0x289b320 .delay (10,10,10) L_0x289b320/d;
L_0x289b430/d .functor NOR 1, L_0x289b320, L_0x289b150, C4<0>, C4<0>;
L_0x289b430 .delay (20,20,20) L_0x289b430/d;
L_0x289b5a0/d .functor NOT 1, L_0x289b430, C4<0>, C4<0>, C4<0>;
L_0x289b5a0 .delay (10,10,10) L_0x289b5a0/d;
v0x27e25a0_0 .alias "a", 0 0, v0x27e3720_0;
v0x27e26b0_0 .net "and_ab", 0 0, L_0x289b150; 1 drivers
v0x27e2750_0 .net "and_xor_ab_c", 0 0, L_0x289b320; 1 drivers
v0x27e27f0_0 .alias "b", 0 0, v0x27e3a00_0;
v0x27e2870_0 .alias "carryin", 0 0, v0x27e3480_0;
v0x27e28f0_0 .alias "carryout", 0 0, v0x27e3520_0;
v0x27e29b0_0 .net "nand_ab", 0 0, L_0x289afe0; 1 drivers
v0x27e2a30_0 .net "nand_xor_ab_c", 0 0, L_0x289b260; 1 drivers
v0x27e2ab0_0 .net "nco", 0 0, L_0x289b430; 1 drivers
v0x27e2b50_0 .alias "sum", 0 0, v0x27e3ae0_0;
v0x27e2c30_0 .net "xor_ab", 0 0, L_0x289a930; 1 drivers
S_0x27e2050 .scope module, "xor_1" "xor_1bit" 4 13, 5 35, S_0x27e19c0;
 .timescale 0 0;
L_0x289a5c0/d .functor NAND 1, L_0x2899e80, L_0x289a490, C4<1>, C4<1>;
L_0x289a5c0 .delay (20,20,20) L_0x289a5c0/d;
L_0x289a660/d .functor NOR 1, L_0x2899e80, L_0x289a490, C4<0>, C4<0>;
L_0x289a660 .delay (20,20,20) L_0x289a660/d;
L_0x289a700/d .functor NOT 1, L_0x289a660, C4<0>, C4<0>, C4<0>;
L_0x289a700 .delay (10,10,10) L_0x289a700/d;
L_0x289a7f0/d .functor NAND 1, L_0x289a700, L_0x289a5c0, C4<1>, C4<1>;
L_0x289a7f0 .delay (20,20,20) L_0x289a7f0/d;
L_0x289a930/d .functor NOT 1, L_0x289a7f0, C4<0>, C4<0>, C4<0>;
L_0x289a930 .delay (10,10,10) L_0x289a930/d;
v0x27e2140_0 .alias "a", 0 0, v0x27e3720_0;
v0x27e21e0_0 .alias "b", 0 0, v0x27e3a00_0;
v0x27e2280_0 .net "nand_ab", 0 0, L_0x289a5c0; 1 drivers
v0x27e2320_0 .net "nor_ab", 0 0, L_0x289a660; 1 drivers
v0x27e23a0_0 .net "nxor_ab", 0 0, L_0x289a7f0; 1 drivers
v0x27e2440_0 .net "or_ab", 0 0, L_0x289a700; 1 drivers
v0x27e2520_0 .alias "result", 0 0, v0x27e2c30_0;
S_0x27e1ab0 .scope module, "xor_2" "xor_1bit" 4 14, 5 35, S_0x27e19c0;
 .timescale 0 0;
L_0x289aa40/d .functor NAND 1, L_0x289a930, L_0x289f940, C4<1>, C4<1>;
L_0x289aa40 .delay (20,20,20) L_0x289aa40/d;
L_0x289ab90/d .functor NOR 1, L_0x289a930, L_0x289f940, C4<0>, C4<0>;
L_0x289ab90 .delay (20,20,20) L_0x289ab90/d;
L_0x289ad00/d .functor NOT 1, L_0x289ab90, C4<0>, C4<0>, C4<0>;
L_0x289ad00 .delay (10,10,10) L_0x289ad00/d;
L_0x289adc0/d .functor NAND 1, L_0x289ad00, L_0x289aa40, C4<1>, C4<1>;
L_0x289adc0 .delay (20,20,20) L_0x289adc0/d;
L_0x289aed0/d .functor NOT 1, L_0x289adc0, C4<0>, C4<0>, C4<0>;
L_0x289aed0 .delay (10,10,10) L_0x289aed0/d;
v0x27e1ba0_0 .alias "a", 0 0, v0x27e2c30_0;
v0x27e1c40_0 .alias "b", 0 0, v0x27e3480_0;
v0x27e1ce0_0 .net "nand_ab", 0 0, L_0x289aa40; 1 drivers
v0x27e1d80_0 .net "nor_ab", 0 0, L_0x289ab90; 1 drivers
v0x27e1e00_0 .net "nxor_ab", 0 0, L_0x289adc0; 1 drivers
v0x27e1ea0_0 .net "or_ab", 0 0, L_0x289ad00; 1 drivers
v0x27e1f80_0 .alias "result", 0 0, v0x27e3ae0_0;
S_0x27e1470 .scope module, "xor_gate" "xor_1bit" 2 23, 5 35, S_0x27dd730;
 .timescale 0 0;
L_0x289b760/d .functor NAND 1, L_0x2899e80, L_0x289f8a0, C4<1>, C4<1>;
L_0x289b760 .delay (20,20,20) L_0x289b760/d;
L_0x289b820/d .functor NOR 1, L_0x2899e80, L_0x289f8a0, C4<0>, C4<0>;
L_0x289b820 .delay (20,20,20) L_0x289b820/d;
L_0x289b9b0/d .functor NOT 1, L_0x289b820, C4<0>, C4<0>, C4<0>;
L_0x289b9b0 .delay (10,10,10) L_0x289b9b0/d;
L_0x289baa0/d .functor NAND 1, L_0x289b9b0, L_0x289b760, C4<1>, C4<1>;
L_0x289baa0 .delay (20,20,20) L_0x289baa0/d;
L_0x289bc00/d .functor NOT 1, L_0x289baa0, C4<0>, C4<0>, C4<0>;
L_0x289bc00 .delay (10,10,10) L_0x289bc00/d;
v0x27e1560_0 .alias "a", 0 0, v0x27e3720_0;
v0x27e15e0_0 .alias "b", 0 0, v0x27e37a0_0;
v0x27e16b0_0 .net "nand_ab", 0 0, L_0x289b760; 1 drivers
v0x27e1730_0 .net "nor_ab", 0 0, L_0x289b820; 1 drivers
v0x27e17b0_0 .net "nxor_ab", 0 0, L_0x289baa0; 1 drivers
v0x27e1830_0 .net "or_ab", 0 0, L_0x289b9b0; 1 drivers
v0x27e18f0_0 .alias "result", 0 0, v0x27e3e80_0;
S_0x27e0880 .scope module, "nand_and_gate" "nand_and_1bit" 2 24, 5 19, S_0x27dd730;
 .timescale 0 0;
L_0x289bd50/d .functor NAND 1, L_0x2899e80, L_0x289f8a0, C4<1>, C4<1>;
L_0x289bd50 .delay (20,20,20) L_0x289bd50/d;
L_0x289be80/d .functor NOT 1, L_0x289bd50, C4<0>, C4<0>, C4<0>;
L_0x289be80 .delay (10,10,10) L_0x289be80/d;
v0x27e10f0_0 .alias "a", 0 0, v0x27e3720_0;
v0x27e1190_0 .net "and_ab", 0 0, L_0x289be80; 1 drivers
v0x27e1210_0 .alias "b", 0 0, v0x27e37a0_0;
v0x27e1290_0 .net "nand_ab", 0 0, L_0x289bd50; 1 drivers
v0x27e1370_0 .alias "othercontrolsignal", 0 0, v0x283e7a0_0;
v0x27e13f0_0 .alias "result", 0 0, v0x27e3bf0_0;
S_0x27e0970 .scope module, "mux0" "mux_1bit" 5 32, 3 2, S_0x27e0880;
 .timescale 0 0;
L_0x289bfd0/d .functor NAND 1, L_0x289be80, v0x27d62f0_0, C4<1>, C4<1>;
L_0x289bfd0 .delay (20,20,20) L_0x289bfd0/d;
L_0x289c090/d .functor NOT 1, L_0x289bfd0, C4<0>, C4<0>, C4<0>;
L_0x289c090 .delay (10,10,10) L_0x289c090/d;
L_0x289c1c0/d .functor NOT 1, v0x27d62f0_0, C4<0>, C4<0>, C4<0>;
L_0x289c1c0 .delay (10,10,10) L_0x289c1c0/d;
L_0x289c280/d .functor NAND 1, L_0x289bd50, L_0x289c1c0, C4<1>, C4<1>;
L_0x289c280 .delay (20,20,20) L_0x289c280/d;
L_0x289c3d0/d .functor NOT 1, L_0x289c280, C4<0>, C4<0>, C4<0>;
L_0x289c3d0 .delay (10,10,10) L_0x289c3d0/d;
L_0x289c4c0/d .functor NOR 1, L_0x289c3d0, L_0x289c090, C4<0>, C4<0>;
L_0x289c4c0 .delay (20,20,20) L_0x289c4c0/d;
L_0x289c660/d .functor NOT 1, L_0x289c4c0, C4<0>, C4<0>, C4<0>;
L_0x289c660 .delay (10,10,10) L_0x289c660/d;
v0x27e0a60_0 .net "and_in0ncom", 0 0, L_0x289c3d0; 1 drivers
v0x27e0ae0_0 .net "and_in1com", 0 0, L_0x289c090; 1 drivers
v0x27e0b60_0 .alias "in0", 0 0, v0x27e1290_0;
v0x27e0c00_0 .alias "in1", 0 0, v0x27e1190_0;
v0x27e0c80_0 .net "nand_in0ncom", 0 0, L_0x289c280; 1 drivers
v0x27e0d20_0 .net "nand_in1com", 0 0, L_0x289bfd0; 1 drivers
v0x27e0e00_0 .net "ncom", 0 0, L_0x289c1c0; 1 drivers
v0x27e0ea0_0 .net "nor_wire", 0 0, L_0x289c4c0; 1 drivers
v0x27e0f40_0 .alias "result", 0 0, v0x27e3bf0_0;
v0x27e1010_0 .alias "sel0", 0 0, v0x283e7a0_0;
S_0x27dfde0 .scope module, "nor_or_gate" "nor_or_1bit" 2 25, 5 3, S_0x27dd730;
 .timescale 0 0;
L_0x289c790/d .functor NOR 1, L_0x2899e80, L_0x289f8a0, C4<0>, C4<0>;
L_0x289c790 .delay (20,20,20) L_0x289c790/d;
L_0x289c8c0/d .functor NOT 1, L_0x289c790, C4<0>, C4<0>, C4<0>;
L_0x289c8c0 .delay (10,10,10) L_0x289c8c0/d;
v0x27e0560_0 .alias "a", 0 0, v0x27e3720_0;
v0x27e05e0_0 .alias "b", 0 0, v0x27e37a0_0;
v0x27e0680_0 .net "nor_ab", 0 0, L_0x289c790; 1 drivers
v0x27e0700_0 .net "or_ab", 0 0, L_0x289c8c0; 1 drivers
v0x27e0780_0 .alias "othercontrolsignal", 0 0, v0x283e7a0_0;
v0x27e0800_0 .alias "result", 0 0, v0x27e3d70_0;
S_0x27dfed0 .scope module, "mux0" "mux_1bit" 5 16, 3 2, S_0x27dfde0;
 .timescale 0 0;
L_0x289ca10/d .functor NAND 1, L_0x289c8c0, v0x27d62f0_0, C4<1>, C4<1>;
L_0x289ca10 .delay (20,20,20) L_0x289ca10/d;
L_0x289cad0/d .functor NOT 1, L_0x289ca10, C4<0>, C4<0>, C4<0>;
L_0x289cad0 .delay (10,10,10) L_0x289cad0/d;
L_0x289cc00/d .functor NOT 1, v0x27d62f0_0, C4<0>, C4<0>, C4<0>;
L_0x289cc00 .delay (10,10,10) L_0x289cc00/d;
L_0x289ccc0/d .functor NAND 1, L_0x289c790, L_0x289cc00, C4<1>, C4<1>;
L_0x289ccc0 .delay (20,20,20) L_0x289ccc0/d;
L_0x289ce10/d .functor NOT 1, L_0x289ccc0, C4<0>, C4<0>, C4<0>;
L_0x289ce10 .delay (10,10,10) L_0x289ce10/d;
L_0x289cf00/d .functor NOR 1, L_0x289ce10, L_0x289cad0, C4<0>, C4<0>;
L_0x289cf00 .delay (20,20,20) L_0x289cf00/d;
L_0x289d0a0/d .functor NOT 1, L_0x289cf00, C4<0>, C4<0>, C4<0>;
L_0x289d0a0 .delay (10,10,10) L_0x289d0a0/d;
v0x27dffc0_0 .net "and_in0ncom", 0 0, L_0x289ce10; 1 drivers
v0x27e0040_0 .net "and_in1com", 0 0, L_0x289cad0; 1 drivers
v0x27e00c0_0 .alias "in0", 0 0, v0x27e0680_0;
v0x27e0140_0 .alias "in1", 0 0, v0x27e0700_0;
v0x27e01c0_0 .net "nand_in0ncom", 0 0, L_0x289ccc0; 1 drivers
v0x27e0240_0 .net "nand_in1com", 0 0, L_0x289ca10; 1 drivers
v0x27e02c0_0 .net "ncom", 0 0, L_0x289cc00; 1 drivers
v0x27e0340_0 .net "nor_wire", 0 0, L_0x289cf00; 1 drivers
v0x27e0410_0 .alias "result", 0 0, v0x27e3d70_0;
v0x27e04e0_0 .alias "sel0", 0 0, v0x283e7a0_0;
S_0x27dd820 .scope module, "mainMux" "mux_alu" 2 28, 3 22, S_0x27dd730;
 .timescale 0 0;
v0x27df630_0 .alias "in0", 0 0, v0x27e3ae0_0;
v0x27df6e0_0 .alias "in1", 0 0, v0x27e3e80_0;
v0x27df790_0 .alias "in2", 0 0, v0x27e3bf0_0;
v0x27df840_0 .alias "in3", 0 0, v0x27e3d70_0;
v0x27df920_0 .net "in4", 0 0, C4<0>; 1 drivers
v0x27df9d0_0 .alias "result", 0 0, v0x27e3930_0;
v0x27dfa50_0 .net "sel0", 0 0, L_0x289f1c0; 1 drivers
v0x27dfad0_0 .net "sel1", 0 0, L_0x289f260; 1 drivers
v0x27dfb50_0 .net "sel2", 0 0, L_0x289f390; 1 drivers
v0x27dfc00_0 .net "w0", 0 0, L_0x289d860; 1 drivers
v0x27dfce0_0 .net "w1", 0 0, L_0x289dfe0; 1 drivers
v0x27dfd60_0 .net "w2", 0 0, L_0x289e830; 1 drivers
S_0x27deee0 .scope module, "mux00" "mux_1bit" 3 37, 3 2, S_0x27dd820;
 .timescale 0 0;
L_0x289d1d0/d .functor NAND 1, L_0x289bc00, L_0x289f1c0, C4<1>, C4<1>;
L_0x289d1d0 .delay (20,20,20) L_0x289d1d0/d;
L_0x289d290/d .functor NOT 1, L_0x289d1d0, C4<0>, C4<0>, C4<0>;
L_0x289d290 .delay (10,10,10) L_0x289d290/d;
L_0x289d3c0/d .functor NOT 1, L_0x289f1c0, C4<0>, C4<0>, C4<0>;
L_0x289d3c0 .delay (10,10,10) L_0x289d3c0/d;
L_0x289d510/d .functor NAND 1, L_0x289aed0, L_0x289d3c0, C4<1>, C4<1>;
L_0x289d510 .delay (20,20,20) L_0x289d510/d;
L_0x289d5d0/d .functor NOT 1, L_0x289d510, C4<0>, C4<0>, C4<0>;
L_0x289d5d0 .delay (10,10,10) L_0x289d5d0/d;
L_0x289d6c0/d .functor NOR 1, L_0x289d5d0, L_0x289d290, C4<0>, C4<0>;
L_0x289d6c0 .delay (20,20,20) L_0x289d6c0/d;
L_0x289d860/d .functor NOT 1, L_0x289d6c0, C4<0>, C4<0>, C4<0>;
L_0x289d860 .delay (10,10,10) L_0x289d860/d;
v0x27defd0_0 .net "and_in0ncom", 0 0, L_0x289d5d0; 1 drivers
v0x27df090_0 .net "and_in1com", 0 0, L_0x289d290; 1 drivers
v0x27df130_0 .alias "in0", 0 0, v0x27e3ae0_0;
v0x27df1d0_0 .alias "in1", 0 0, v0x27e3e80_0;
v0x27df250_0 .net "nand_in0ncom", 0 0, L_0x289d510; 1 drivers
v0x27df2f0_0 .net "nand_in1com", 0 0, L_0x289d1d0; 1 drivers
v0x27df390_0 .net "ncom", 0 0, L_0x289d3c0; 1 drivers
v0x27df430_0 .net "nor_wire", 0 0, L_0x289d6c0; 1 drivers
v0x27df4d0_0 .alias "result", 0 0, v0x27dfc00_0;
v0x27df550_0 .alias "sel0", 0 0, v0x27dfa50_0;
S_0x27de790 .scope module, "mux01" "mux_1bit" 3 38, 3 2, S_0x27dd820;
 .timescale 0 0;
L_0x289d990/d .functor NAND 1, L_0x289d0a0, L_0x289f1c0, C4<1>, C4<1>;
L_0x289d990 .delay (20,20,20) L_0x289d990/d;
L_0x289da50/d .functor NOT 1, L_0x289d990, C4<0>, C4<0>, C4<0>;
L_0x289da50 .delay (10,10,10) L_0x289da50/d;
L_0x289db80/d .functor NOT 1, L_0x289f1c0, C4<0>, C4<0>, C4<0>;
L_0x289db80 .delay (10,10,10) L_0x289db80/d;
L_0x289dc40/d .functor NAND 1, L_0x289c660, L_0x289db80, C4<1>, C4<1>;
L_0x289dc40 .delay (20,20,20) L_0x289dc40/d;
L_0x289dd50/d .functor NOT 1, L_0x289dc40, C4<0>, C4<0>, C4<0>;
L_0x289dd50 .delay (10,10,10) L_0x289dd50/d;
L_0x289de40/d .functor NOR 1, L_0x289dd50, L_0x289da50, C4<0>, C4<0>;
L_0x289de40 .delay (20,20,20) L_0x289de40/d;
L_0x289dfe0/d .functor NOT 1, L_0x289de40, C4<0>, C4<0>, C4<0>;
L_0x289dfe0 .delay (10,10,10) L_0x289dfe0/d;
v0x27de880_0 .net "and_in0ncom", 0 0, L_0x289dd50; 1 drivers
v0x27de940_0 .net "and_in1com", 0 0, L_0x289da50; 1 drivers
v0x27de9e0_0 .alias "in0", 0 0, v0x27e3bf0_0;
v0x27dea80_0 .alias "in1", 0 0, v0x27e3d70_0;
v0x27deb00_0 .net "nand_in0ncom", 0 0, L_0x289dc40; 1 drivers
v0x27deba0_0 .net "nand_in1com", 0 0, L_0x289d990; 1 drivers
v0x27dec40_0 .net "ncom", 0 0, L_0x289db80; 1 drivers
v0x27dece0_0 .net "nor_wire", 0 0, L_0x289de40; 1 drivers
v0x27ded80_0 .alias "result", 0 0, v0x27dfce0_0;
v0x27dee00_0 .alias "sel0", 0 0, v0x27dfa50_0;
S_0x27de040 .scope module, "mux1" "mux_1bit" 3 39, 3 2, S_0x27dd820;
 .timescale 0 0;
L_0x289e110/d .functor NAND 1, L_0x289dfe0, L_0x289f260, C4<1>, C4<1>;
L_0x289e110 .delay (20,20,20) L_0x289e110/d;
L_0x289e260/d .functor NOT 1, L_0x289e110, C4<0>, C4<0>, C4<0>;
L_0x289e260 .delay (10,10,10) L_0x289e260/d;
L_0x289e390/d .functor NOT 1, L_0x289f260, C4<0>, C4<0>, C4<0>;
L_0x289e390 .delay (10,10,10) L_0x289e390/d;
L_0x289e450/d .functor NAND 1, L_0x289d860, L_0x289e390, C4<1>, C4<1>;
L_0x289e450 .delay (20,20,20) L_0x289e450/d;
L_0x289e5a0/d .functor NOT 1, L_0x289e450, C4<0>, C4<0>, C4<0>;
L_0x289e5a0 .delay (10,10,10) L_0x289e5a0/d;
L_0x289e690/d .functor NOR 1, L_0x289e5a0, L_0x289e260, C4<0>, C4<0>;
L_0x289e690 .delay (20,20,20) L_0x289e690/d;
L_0x289e830/d .functor NOT 1, L_0x289e690, C4<0>, C4<0>, C4<0>;
L_0x289e830 .delay (10,10,10) L_0x289e830/d;
v0x27de130_0 .net "and_in0ncom", 0 0, L_0x289e5a0; 1 drivers
v0x27de1f0_0 .net "and_in1com", 0 0, L_0x289e260; 1 drivers
v0x27de290_0 .alias "in0", 0 0, v0x27dfc00_0;
v0x27de330_0 .alias "in1", 0 0, v0x27dfce0_0;
v0x27de3b0_0 .net "nand_in0ncom", 0 0, L_0x289e450; 1 drivers
v0x27de450_0 .net "nand_in1com", 0 0, L_0x289e110; 1 drivers
v0x27de4f0_0 .net "ncom", 0 0, L_0x289e390; 1 drivers
v0x27de590_0 .net "nor_wire", 0 0, L_0x289e690; 1 drivers
v0x27de630_0 .alias "result", 0 0, v0x27dfd60_0;
v0x27de6b0_0 .alias "sel0", 0 0, v0x27dfad0_0;
S_0x27dd910 .scope module, "mux2" "mux_1bit" 3 40, 3 2, S_0x27dd820;
 .timescale 0 0;
L_0x289e960/d .functor NAND 1, C4<0>, L_0x289f390, C4<1>, C4<1>;
L_0x289e960 .delay (20,20,20) L_0x289e960/d;
L_0x289eac0/d .functor NOT 1, L_0x289e960, C4<0>, C4<0>, C4<0>;
L_0x289eac0 .delay (10,10,10) L_0x289eac0/d;
L_0x289ebf0/d .functor NOT 1, L_0x289f390, C4<0>, C4<0>, C4<0>;
L_0x289ebf0 .delay (10,10,10) L_0x289ebf0/d;
L_0x289ecb0/d .functor NAND 1, L_0x289e830, L_0x289ebf0, C4<1>, C4<1>;
L_0x289ecb0 .delay (20,20,20) L_0x289ecb0/d;
L_0x289ee00/d .functor NOT 1, L_0x289ecb0, C4<0>, C4<0>, C4<0>;
L_0x289ee00 .delay (10,10,10) L_0x289ee00/d;
L_0x289eef0/d .functor NOR 1, L_0x289ee00, L_0x289eac0, C4<0>, C4<0>;
L_0x289eef0 .delay (20,20,20) L_0x289eef0/d;
L_0x289f090/d .functor NOT 1, L_0x289eef0, C4<0>, C4<0>, C4<0>;
L_0x289f090 .delay (10,10,10) L_0x289f090/d;
v0x27dda00_0 .net "and_in0ncom", 0 0, L_0x289ee00; 1 drivers
v0x27dda80_0 .net "and_in1com", 0 0, L_0x289eac0; 1 drivers
v0x27ddb20_0 .alias "in0", 0 0, v0x27dfd60_0;
v0x27ddbc0_0 .alias "in1", 0 0, v0x27df920_0;
v0x27ddc40_0 .net "nand_in0ncom", 0 0, L_0x289ecb0; 1 drivers
v0x27ddce0_0 .net "nand_in1com", 0 0, L_0x289e960; 1 drivers
v0x27dddc0_0 .net "ncom", 0 0, L_0x289ebf0; 1 drivers
v0x27dde60_0 .net "nor_wire", 0 0, L_0x289eef0; 1 drivers
v0x27ddf00_0 .alias "result", 0 0, v0x27e3930_0;
v0x27ddfa0_0 .alias "sel0", 0 0, v0x27dfb50_0;
S_0x27d6c90 .scope generate, "ALU32[13]" "ALU32[13]" 2 105, 2 105, S_0x2765440;
 .timescale 0 0;
P_0x27d5358 .param/l "i" 2 105, +C4<01101>;
S_0x27d6dc0 .scope module, "_alu" "ALU_1bit" 2 106, 2 3, S_0x27d6c90;
 .timescale 0 0;
L_0x2899f20/d .functor NOT 1, L_0x289fa80, C4<0>, C4<0>, C4<0>;
L_0x2899f20 .delay (10,10,10) L_0x2899f20/d;
v0x27dcb00_0 .net "carryin", 0 0, L_0x289fb20; 1 drivers
v0x27dcba0_0 .net "carryout", 0 0, L_0x28a1200; 1 drivers
v0x27dcc20_0 .alias "invertB", 0 0, v0x283e550_0;
v0x27dcca0_0 .alias "muxIndex", 2 0, v0x283e5d0_0;
v0x27dcd20_0 .net "notB", 0 0, L_0x2899f20; 1 drivers
v0x27dcda0_0 .net "operandA", 0 0, L_0x289f9e0; 1 drivers
v0x27dce20_0 .net "operandB", 0 0, L_0x289fa80; 1 drivers
v0x27dcf30_0 .alias "othercontrolsignal", 0 0, v0x283e7a0_0;
v0x27dcfb0_0 .net "result", 0 0, L_0x28a4d10; 1 drivers
v0x27dd080_0 .net "trueB", 0 0, L_0x28a0040; 1 drivers
v0x27dd160_0 .net "wAddSub", 0 0, L_0x28a0b60; 1 drivers
v0x27dd270_0 .net "wNandAnd", 0 0, L_0x28a22c0; 1 drivers
v0x27dd3f0_0 .net "wNorOr", 0 0, L_0x28a2d00; 1 drivers
v0x27dd500_0 .net "wXor", 0 0, L_0x28a1860; 1 drivers
L_0x28a4e40 .part v0x283cb80_0, 0, 1;
L_0x28a4ee0 .part v0x283cb80_0, 1, 1;
L_0x28a5010 .part v0x283cb80_0, 2, 1;
S_0x27dc330 .scope module, "mux_invertB" "mux_1bit" 2 18, 3 2, S_0x27d6dc0;
 .timescale 0 0;
L_0x289f740/d .functor NAND 1, L_0x2899f20, v0x283cb00_0, C4<1>, C4<1>;
L_0x289f740 .delay (20,20,20) L_0x289f740/d;
L_0x289f820/d .functor NOT 1, L_0x289f740, C4<0>, C4<0>, C4<0>;
L_0x289f820 .delay (10,10,10) L_0x289f820/d;
L_0x289fc30/d .functor NOT 1, v0x283cb00_0, C4<0>, C4<0>, C4<0>;
L_0x289fc30 .delay (10,10,10) L_0x289fc30/d;
L_0x289fcf0/d .functor NAND 1, L_0x289fa80, L_0x289fc30, C4<1>, C4<1>;
L_0x289fcf0 .delay (20,20,20) L_0x289fcf0/d;
L_0x289fdb0/d .functor NOT 1, L_0x289fcf0, C4<0>, C4<0>, C4<0>;
L_0x289fdb0 .delay (10,10,10) L_0x289fdb0/d;
L_0x289fea0/d .functor NOR 1, L_0x289fdb0, L_0x289f820, C4<0>, C4<0>;
L_0x289fea0 .delay (20,20,20) L_0x289fea0/d;
L_0x28a0040/d .functor NOT 1, L_0x289fea0, C4<0>, C4<0>, C4<0>;
L_0x28a0040 .delay (10,10,10) L_0x28a0040/d;
v0x27dc420_0 .net "and_in0ncom", 0 0, L_0x289fdb0; 1 drivers
v0x27dc4e0_0 .net "and_in1com", 0 0, L_0x289f820; 1 drivers
v0x27dc580_0 .alias "in0", 0 0, v0x27dce20_0;
v0x27dc600_0 .alias "in1", 0 0, v0x27dcd20_0;
v0x27dc680_0 .net "nand_in0ncom", 0 0, L_0x289fcf0; 1 drivers
v0x27dc720_0 .net "nand_in1com", 0 0, L_0x289f740; 1 drivers
v0x27dc7c0_0 .net "ncom", 0 0, L_0x289fc30; 1 drivers
v0x27dc860_0 .net "nor_wire", 0 0, L_0x289fea0; 1 drivers
v0x27dc950_0 .alias "result", 0 0, v0x27dd080_0;
v0x27dca20_0 .alias "sel0", 0 0, v0x283e550_0;
S_0x27db040 .scope module, "adder" "adder_1bit" 2 22, 4 1, S_0x27d6dc0;
 .timescale 0 0;
L_0x28a0c70/d .functor NAND 1, L_0x289f9e0, L_0x28a0040, C4<1>, C4<1>;
L_0x28a0c70 .delay (20,20,20) L_0x28a0c70/d;
L_0x28a0de0/d .functor NOT 1, L_0x28a0c70, C4<0>, C4<0>, C4<0>;
L_0x28a0de0 .delay (10,10,10) L_0x28a0de0/d;
L_0x28a0ef0/d .functor NAND 1, L_0x289fb20, L_0x28a05c0, C4<1>, C4<1>;
L_0x28a0ef0 .delay (20,20,20) L_0x28a0ef0/d;
L_0x28a0fb0/d .functor NOT 1, L_0x28a0ef0, C4<0>, C4<0>, C4<0>;
L_0x28a0fb0 .delay (10,10,10) L_0x28a0fb0/d;
L_0x28a10c0/d .functor NOR 1, L_0x28a0fb0, L_0x28a0de0, C4<0>, C4<0>;
L_0x28a10c0 .delay (20,20,20) L_0x28a10c0/d;
L_0x28a1200/d .functor NOT 1, L_0x28a10c0, C4<0>, C4<0>, C4<0>;
L_0x28a1200 .delay (10,10,10) L_0x28a1200/d;
v0x27dbc20_0 .alias "a", 0 0, v0x27dcda0_0;
v0x27dbd30_0 .net "and_ab", 0 0, L_0x28a0de0; 1 drivers
v0x27dbdd0_0 .net "and_xor_ab_c", 0 0, L_0x28a0fb0; 1 drivers
v0x27dbe70_0 .alias "b", 0 0, v0x27dd080_0;
v0x27dbef0_0 .alias "carryin", 0 0, v0x27dcb00_0;
v0x27dbf70_0 .alias "carryout", 0 0, v0x27dcba0_0;
v0x27dc030_0 .net "nand_ab", 0 0, L_0x28a0c70; 1 drivers
v0x27dc0b0_0 .net "nand_xor_ab_c", 0 0, L_0x28a0ef0; 1 drivers
v0x27dc130_0 .net "nco", 0 0, L_0x28a10c0; 1 drivers
v0x27dc1d0_0 .alias "sum", 0 0, v0x27dd160_0;
v0x27dc2b0_0 .net "xor_ab", 0 0, L_0x28a05c0; 1 drivers
S_0x27db6d0 .scope module, "xor_1" "xor_1bit" 4 13, 5 35, S_0x27db040;
 .timescale 0 0;
L_0x28a01b0/d .functor NAND 1, L_0x289f9e0, L_0x28a0040, C4<1>, C4<1>;
L_0x28a01b0 .delay (20,20,20) L_0x28a01b0/d;
L_0x28a0270/d .functor NOR 1, L_0x289f9e0, L_0x28a0040, C4<0>, C4<0>;
L_0x28a0270 .delay (20,20,20) L_0x28a0270/d;
L_0x28a0350/d .functor NOT 1, L_0x28a0270, C4<0>, C4<0>, C4<0>;
L_0x28a0350 .delay (10,10,10) L_0x28a0350/d;
L_0x28a0460/d .functor NAND 1, L_0x28a0350, L_0x28a01b0, C4<1>, C4<1>;
L_0x28a0460 .delay (20,20,20) L_0x28a0460/d;
L_0x28a05c0/d .functor NOT 1, L_0x28a0460, C4<0>, C4<0>, C4<0>;
L_0x28a05c0 .delay (10,10,10) L_0x28a05c0/d;
v0x27db7c0_0 .alias "a", 0 0, v0x27dcda0_0;
v0x27db860_0 .alias "b", 0 0, v0x27dd080_0;
v0x27db900_0 .net "nand_ab", 0 0, L_0x28a01b0; 1 drivers
v0x27db9a0_0 .net "nor_ab", 0 0, L_0x28a0270; 1 drivers
v0x27dba20_0 .net "nxor_ab", 0 0, L_0x28a0460; 1 drivers
v0x27dbac0_0 .net "or_ab", 0 0, L_0x28a0350; 1 drivers
v0x27dbba0_0 .alias "result", 0 0, v0x27dc2b0_0;
S_0x27db130 .scope module, "xor_2" "xor_1bit" 4 14, 5 35, S_0x27db040;
 .timescale 0 0;
L_0x28a06d0/d .functor NAND 1, L_0x28a05c0, L_0x289fb20, C4<1>, C4<1>;
L_0x28a06d0 .delay (20,20,20) L_0x28a06d0/d;
L_0x28a0820/d .functor NOR 1, L_0x28a05c0, L_0x289fb20, C4<0>, C4<0>;
L_0x28a0820 .delay (20,20,20) L_0x28a0820/d;
L_0x28a0990/d .functor NOT 1, L_0x28a0820, C4<0>, C4<0>, C4<0>;
L_0x28a0990 .delay (10,10,10) L_0x28a0990/d;
L_0x28a0a50/d .functor NAND 1, L_0x28a0990, L_0x28a06d0, C4<1>, C4<1>;
L_0x28a0a50 .delay (20,20,20) L_0x28a0a50/d;
L_0x28a0b60/d .functor NOT 1, L_0x28a0a50, C4<0>, C4<0>, C4<0>;
L_0x28a0b60 .delay (10,10,10) L_0x28a0b60/d;
v0x27db220_0 .alias "a", 0 0, v0x27dc2b0_0;
v0x27db2c0_0 .alias "b", 0 0, v0x27dcb00_0;
v0x27db360_0 .net "nand_ab", 0 0, L_0x28a06d0; 1 drivers
v0x27db400_0 .net "nor_ab", 0 0, L_0x28a0820; 1 drivers
v0x27db480_0 .net "nxor_ab", 0 0, L_0x28a0a50; 1 drivers
v0x27db520_0 .net "or_ab", 0 0, L_0x28a0990; 1 drivers
v0x27db600_0 .alias "result", 0 0, v0x27dd160_0;
S_0x27daaf0 .scope module, "xor_gate" "xor_1bit" 2 23, 5 35, S_0x27d6dc0;
 .timescale 0 0;
L_0x28a13c0/d .functor NAND 1, L_0x289f9e0, L_0x289fa80, C4<1>, C4<1>;
L_0x28a13c0 .delay (20,20,20) L_0x28a13c0/d;
L_0x28a1480/d .functor NOR 1, L_0x289f9e0, L_0x289fa80, C4<0>, C4<0>;
L_0x28a1480 .delay (20,20,20) L_0x28a1480/d;
L_0x28a1610/d .functor NOT 1, L_0x28a1480, C4<0>, C4<0>, C4<0>;
L_0x28a1610 .delay (10,10,10) L_0x28a1610/d;
L_0x28a1700/d .functor NAND 1, L_0x28a1610, L_0x28a13c0, C4<1>, C4<1>;
L_0x28a1700 .delay (20,20,20) L_0x28a1700/d;
L_0x28a1860/d .functor NOT 1, L_0x28a1700, C4<0>, C4<0>, C4<0>;
L_0x28a1860 .delay (10,10,10) L_0x28a1860/d;
v0x27dabe0_0 .alias "a", 0 0, v0x27dcda0_0;
v0x27dac60_0 .alias "b", 0 0, v0x27dce20_0;
v0x27dad30_0 .net "nand_ab", 0 0, L_0x28a13c0; 1 drivers
v0x27dadb0_0 .net "nor_ab", 0 0, L_0x28a1480; 1 drivers
v0x27dae30_0 .net "nxor_ab", 0 0, L_0x28a1700; 1 drivers
v0x27daeb0_0 .net "or_ab", 0 0, L_0x28a1610; 1 drivers
v0x27daf70_0 .alias "result", 0 0, v0x27dd500_0;
S_0x27d9f00 .scope module, "nand_and_gate" "nand_and_1bit" 2 24, 5 19, S_0x27d6dc0;
 .timescale 0 0;
L_0x28a19b0/d .functor NAND 1, L_0x289f9e0, L_0x289fa80, C4<1>, C4<1>;
L_0x28a19b0 .delay (20,20,20) L_0x28a19b0/d;
L_0x28a1ae0/d .functor NOT 1, L_0x28a19b0, C4<0>, C4<0>, C4<0>;
L_0x28a1ae0 .delay (10,10,10) L_0x28a1ae0/d;
v0x27da770_0 .alias "a", 0 0, v0x27dcda0_0;
v0x27da810_0 .net "and_ab", 0 0, L_0x28a1ae0; 1 drivers
v0x27da890_0 .alias "b", 0 0, v0x27dce20_0;
v0x27da910_0 .net "nand_ab", 0 0, L_0x28a19b0; 1 drivers
v0x27da9f0_0 .alias "othercontrolsignal", 0 0, v0x283e7a0_0;
v0x27daa70_0 .alias "result", 0 0, v0x27dd270_0;
S_0x27d9ff0 .scope module, "mux0" "mux_1bit" 5 32, 3 2, S_0x27d9f00;
 .timescale 0 0;
L_0x28a1c30/d .functor NAND 1, L_0x28a1ae0, v0x27d62f0_0, C4<1>, C4<1>;
L_0x28a1c30 .delay (20,20,20) L_0x28a1c30/d;
L_0x28a1cf0/d .functor NOT 1, L_0x28a1c30, C4<0>, C4<0>, C4<0>;
L_0x28a1cf0 .delay (10,10,10) L_0x28a1cf0/d;
L_0x28a1e20/d .functor NOT 1, v0x27d62f0_0, C4<0>, C4<0>, C4<0>;
L_0x28a1e20 .delay (10,10,10) L_0x28a1e20/d;
L_0x28a1ee0/d .functor NAND 1, L_0x28a19b0, L_0x28a1e20, C4<1>, C4<1>;
L_0x28a1ee0 .delay (20,20,20) L_0x28a1ee0/d;
L_0x28a2030/d .functor NOT 1, L_0x28a1ee0, C4<0>, C4<0>, C4<0>;
L_0x28a2030 .delay (10,10,10) L_0x28a2030/d;
L_0x28a2120/d .functor NOR 1, L_0x28a2030, L_0x28a1cf0, C4<0>, C4<0>;
L_0x28a2120 .delay (20,20,20) L_0x28a2120/d;
L_0x28a22c0/d .functor NOT 1, L_0x28a2120, C4<0>, C4<0>, C4<0>;
L_0x28a22c0 .delay (10,10,10) L_0x28a22c0/d;
v0x27da0e0_0 .net "and_in0ncom", 0 0, L_0x28a2030; 1 drivers
v0x27da160_0 .net "and_in1com", 0 0, L_0x28a1cf0; 1 drivers
v0x27da1e0_0 .alias "in0", 0 0, v0x27da910_0;
v0x27da280_0 .alias "in1", 0 0, v0x27da810_0;
v0x27da300_0 .net "nand_in0ncom", 0 0, L_0x28a1ee0; 1 drivers
v0x27da3a0_0 .net "nand_in1com", 0 0, L_0x28a1c30; 1 drivers
v0x27da480_0 .net "ncom", 0 0, L_0x28a1e20; 1 drivers
v0x27da520_0 .net "nor_wire", 0 0, L_0x28a2120; 1 drivers
v0x27da5c0_0 .alias "result", 0 0, v0x27dd270_0;
v0x27da690_0 .alias "sel0", 0 0, v0x283e7a0_0;
S_0x27d9460 .scope module, "nor_or_gate" "nor_or_1bit" 2 25, 5 3, S_0x27d6dc0;
 .timescale 0 0;
L_0x28a23f0/d .functor NOR 1, L_0x289f9e0, L_0x289fa80, C4<0>, C4<0>;
L_0x28a23f0 .delay (20,20,20) L_0x28a23f0/d;
L_0x28a2520/d .functor NOT 1, L_0x28a23f0, C4<0>, C4<0>, C4<0>;
L_0x28a2520 .delay (10,10,10) L_0x28a2520/d;
v0x27d9be0_0 .alias "a", 0 0, v0x27dcda0_0;
v0x27d9c60_0 .alias "b", 0 0, v0x27dce20_0;
v0x27d9d00_0 .net "nor_ab", 0 0, L_0x28a23f0; 1 drivers
v0x27d9d80_0 .net "or_ab", 0 0, L_0x28a2520; 1 drivers
v0x27d9e00_0 .alias "othercontrolsignal", 0 0, v0x283e7a0_0;
v0x27d9e80_0 .alias "result", 0 0, v0x27dd3f0_0;
S_0x27d9550 .scope module, "mux0" "mux_1bit" 5 16, 3 2, S_0x27d9460;
 .timescale 0 0;
L_0x28a2670/d .functor NAND 1, L_0x28a2520, v0x27d62f0_0, C4<1>, C4<1>;
L_0x28a2670 .delay (20,20,20) L_0x28a2670/d;
L_0x28a2730/d .functor NOT 1, L_0x28a2670, C4<0>, C4<0>, C4<0>;
L_0x28a2730 .delay (10,10,10) L_0x28a2730/d;
L_0x28a2860/d .functor NOT 1, v0x27d62f0_0, C4<0>, C4<0>, C4<0>;
L_0x28a2860 .delay (10,10,10) L_0x28a2860/d;
L_0x28a2920/d .functor NAND 1, L_0x28a23f0, L_0x28a2860, C4<1>, C4<1>;
L_0x28a2920 .delay (20,20,20) L_0x28a2920/d;
L_0x28a2a70/d .functor NOT 1, L_0x28a2920, C4<0>, C4<0>, C4<0>;
L_0x28a2a70 .delay (10,10,10) L_0x28a2a70/d;
L_0x28a2b60/d .functor NOR 1, L_0x28a2a70, L_0x28a2730, C4<0>, C4<0>;
L_0x28a2b60 .delay (20,20,20) L_0x28a2b60/d;
L_0x28a2d00/d .functor NOT 1, L_0x28a2b60, C4<0>, C4<0>, C4<0>;
L_0x28a2d00 .delay (10,10,10) L_0x28a2d00/d;
v0x27d9640_0 .net "and_in0ncom", 0 0, L_0x28a2a70; 1 drivers
v0x27d96c0_0 .net "and_in1com", 0 0, L_0x28a2730; 1 drivers
v0x27d9740_0 .alias "in0", 0 0, v0x27d9d00_0;
v0x27d97c0_0 .alias "in1", 0 0, v0x27d9d80_0;
v0x27d9840_0 .net "nand_in0ncom", 0 0, L_0x28a2920; 1 drivers
v0x27d98c0_0 .net "nand_in1com", 0 0, L_0x28a2670; 1 drivers
v0x27d9940_0 .net "ncom", 0 0, L_0x28a2860; 1 drivers
v0x27d99c0_0 .net "nor_wire", 0 0, L_0x28a2b60; 1 drivers
v0x27d9a90_0 .alias "result", 0 0, v0x27dd3f0_0;
v0x27d9b60_0 .alias "sel0", 0 0, v0x283e7a0_0;
S_0x27d6eb0 .scope module, "mainMux" "mux_alu" 2 28, 3 22, S_0x27d6dc0;
 .timescale 0 0;
v0x27d8cb0_0 .alias "in0", 0 0, v0x27dd160_0;
v0x27d8d60_0 .alias "in1", 0 0, v0x27dd500_0;
v0x27d8e10_0 .alias "in2", 0 0, v0x27dd270_0;
v0x27d8ec0_0 .alias "in3", 0 0, v0x27dd3f0_0;
v0x27d8fa0_0 .net "in4", 0 0, C4<0>; 1 drivers
v0x27d9050_0 .alias "result", 0 0, v0x27dcfb0_0;
v0x27d90d0_0 .net "sel0", 0 0, L_0x28a4e40; 1 drivers
v0x27d9150_0 .net "sel1", 0 0, L_0x28a4ee0; 1 drivers
v0x27d91d0_0 .net "sel2", 0 0, L_0x28a5010; 1 drivers
v0x27d9280_0 .net "w0", 0 0, L_0x28a34c0; 1 drivers
v0x27d9360_0 .net "w1", 0 0, L_0x28a3c40; 1 drivers
v0x27d93e0_0 .net "w2", 0 0, L_0x28a4490; 1 drivers
S_0x27d8530 .scope module, "mux00" "mux_1bit" 3 37, 3 2, S_0x27d6eb0;
 .timescale 0 0;
L_0x28a2e30/d .functor NAND 1, L_0x28a1860, L_0x28a4e40, C4<1>, C4<1>;
L_0x28a2e30 .delay (20,20,20) L_0x28a2e30/d;
L_0x28a2ef0/d .functor NOT 1, L_0x28a2e30, C4<0>, C4<0>, C4<0>;
L_0x28a2ef0 .delay (10,10,10) L_0x28a2ef0/d;
L_0x28a3020/d .functor NOT 1, L_0x28a4e40, C4<0>, C4<0>, C4<0>;
L_0x28a3020 .delay (10,10,10) L_0x28a3020/d;
L_0x28a3170/d .functor NAND 1, L_0x28a0b60, L_0x28a3020, C4<1>, C4<1>;
L_0x28a3170 .delay (20,20,20) L_0x28a3170/d;
L_0x28a3230/d .functor NOT 1, L_0x28a3170, C4<0>, C4<0>, C4<0>;
L_0x28a3230 .delay (10,10,10) L_0x28a3230/d;
L_0x28a3320/d .functor NOR 1, L_0x28a3230, L_0x28a2ef0, C4<0>, C4<0>;
L_0x28a3320 .delay (20,20,20) L_0x28a3320/d;
L_0x28a34c0/d .functor NOT 1, L_0x28a3320, C4<0>, C4<0>, C4<0>;
L_0x28a34c0 .delay (10,10,10) L_0x28a34c0/d;
v0x27d8620_0 .net "and_in0ncom", 0 0, L_0x28a3230; 1 drivers
v0x27d86e0_0 .net "and_in1com", 0 0, L_0x28a2ef0; 1 drivers
v0x27d8780_0 .alias "in0", 0 0, v0x27dd160_0;
v0x27d8820_0 .alias "in1", 0 0, v0x27dd500_0;
v0x27d88a0_0 .net "nand_in0ncom", 0 0, L_0x28a3170; 1 drivers
v0x27d8940_0 .net "nand_in1com", 0 0, L_0x28a2e30; 1 drivers
v0x27d89e0_0 .net "ncom", 0 0, L_0x28a3020; 1 drivers
v0x27d8a80_0 .net "nor_wire", 0 0, L_0x28a3320; 1 drivers
v0x27d8b20_0 .alias "result", 0 0, v0x27d9280_0;
v0x27d8ba0_0 .alias "sel0", 0 0, v0x27d90d0_0;
S_0x27d7de0 .scope module, "mux01" "mux_1bit" 3 38, 3 2, S_0x27d6eb0;
 .timescale 0 0;
L_0x28a35f0/d .functor NAND 1, L_0x28a2d00, L_0x28a4e40, C4<1>, C4<1>;
L_0x28a35f0 .delay (20,20,20) L_0x28a35f0/d;
L_0x28a36b0/d .functor NOT 1, L_0x28a35f0, C4<0>, C4<0>, C4<0>;
L_0x28a36b0 .delay (10,10,10) L_0x28a36b0/d;
L_0x28a37e0/d .functor NOT 1, L_0x28a4e40, C4<0>, C4<0>, C4<0>;
L_0x28a37e0 .delay (10,10,10) L_0x28a37e0/d;
L_0x28a38a0/d .functor NAND 1, L_0x28a22c0, L_0x28a37e0, C4<1>, C4<1>;
L_0x28a38a0 .delay (20,20,20) L_0x28a38a0/d;
L_0x28a39b0/d .functor NOT 1, L_0x28a38a0, C4<0>, C4<0>, C4<0>;
L_0x28a39b0 .delay (10,10,10) L_0x28a39b0/d;
L_0x28a3aa0/d .functor NOR 1, L_0x28a39b0, L_0x28a36b0, C4<0>, C4<0>;
L_0x28a3aa0 .delay (20,20,20) L_0x28a3aa0/d;
L_0x28a3c40/d .functor NOT 1, L_0x28a3aa0, C4<0>, C4<0>, C4<0>;
L_0x28a3c40 .delay (10,10,10) L_0x28a3c40/d;
v0x27d7ed0_0 .net "and_in0ncom", 0 0, L_0x28a39b0; 1 drivers
v0x27d7f90_0 .net "and_in1com", 0 0, L_0x28a36b0; 1 drivers
v0x27d8030_0 .alias "in0", 0 0, v0x27dd270_0;
v0x27d80d0_0 .alias "in1", 0 0, v0x27dd3f0_0;
v0x27d8150_0 .net "nand_in0ncom", 0 0, L_0x28a38a0; 1 drivers
v0x27d81f0_0 .net "nand_in1com", 0 0, L_0x28a35f0; 1 drivers
v0x27d8290_0 .net "ncom", 0 0, L_0x28a37e0; 1 drivers
v0x27d8330_0 .net "nor_wire", 0 0, L_0x28a3aa0; 1 drivers
v0x27d83d0_0 .alias "result", 0 0, v0x27d9360_0;
v0x27d8450_0 .alias "sel0", 0 0, v0x27d90d0_0;
S_0x27d7670 .scope module, "mux1" "mux_1bit" 3 39, 3 2, S_0x27d6eb0;
 .timescale 0 0;
L_0x28a3d70/d .functor NAND 1, L_0x28a3c40, L_0x28a4ee0, C4<1>, C4<1>;
L_0x28a3d70 .delay (20,20,20) L_0x28a3d70/d;
L_0x28a3ec0/d .functor NOT 1, L_0x28a3d70, C4<0>, C4<0>, C4<0>;
L_0x28a3ec0 .delay (10,10,10) L_0x28a3ec0/d;
L_0x28a3ff0/d .functor NOT 1, L_0x28a4ee0, C4<0>, C4<0>, C4<0>;
L_0x28a3ff0 .delay (10,10,10) L_0x28a3ff0/d;
L_0x28a40b0/d .functor NAND 1, L_0x28a34c0, L_0x28a3ff0, C4<1>, C4<1>;
L_0x28a40b0 .delay (20,20,20) L_0x28a40b0/d;
L_0x28a4200/d .functor NOT 1, L_0x28a40b0, C4<0>, C4<0>, C4<0>;
L_0x28a4200 .delay (10,10,10) L_0x28a4200/d;
L_0x28a42f0/d .functor NOR 1, L_0x28a4200, L_0x28a3ec0, C4<0>, C4<0>;
L_0x28a42f0 .delay (20,20,20) L_0x28a42f0/d;
L_0x28a4490/d .functor NOT 1, L_0x28a42f0, C4<0>, C4<0>, C4<0>;
L_0x28a4490 .delay (10,10,10) L_0x28a4490/d;
v0x27d7760_0 .net "and_in0ncom", 0 0, L_0x28a4200; 1 drivers
v0x27d7820_0 .net "and_in1com", 0 0, L_0x28a3ec0; 1 drivers
v0x27d78c0_0 .alias "in0", 0 0, v0x27d9280_0;
v0x27d7960_0 .alias "in1", 0 0, v0x27d9360_0;
v0x27d79e0_0 .net "nand_in0ncom", 0 0, L_0x28a40b0; 1 drivers
v0x27d7a80_0 .net "nand_in1com", 0 0, L_0x28a3d70; 1 drivers
v0x27d7b20_0 .net "ncom", 0 0, L_0x28a3ff0; 1 drivers
v0x27d7bc0_0 .net "nor_wire", 0 0, L_0x28a42f0; 1 drivers
v0x27d7c60_0 .alias "result", 0 0, v0x27d93e0_0;
v0x27d7ce0_0 .alias "sel0", 0 0, v0x27d9150_0;
S_0x27d6fa0 .scope module, "mux2" "mux_1bit" 3 40, 3 2, S_0x27d6eb0;
 .timescale 0 0;
L_0x28a45c0/d .functor NAND 1, C4<0>, L_0x28a5010, C4<1>, C4<1>;
L_0x28a45c0 .delay (20,20,20) L_0x28a45c0/d;
L_0x28a4720/d .functor NOT 1, L_0x28a45c0, C4<0>, C4<0>, C4<0>;
L_0x28a4720 .delay (10,10,10) L_0x28a4720/d;
L_0x28a4850/d .functor NOT 1, L_0x28a5010, C4<0>, C4<0>, C4<0>;
L_0x28a4850 .delay (10,10,10) L_0x28a4850/d;
L_0x28a4910/d .functor NAND 1, L_0x28a4490, L_0x28a4850, C4<1>, C4<1>;
L_0x28a4910 .delay (20,20,20) L_0x28a4910/d;
L_0x28a4a80/d .functor NOT 1, L_0x28a4910, C4<0>, C4<0>, C4<0>;
L_0x28a4a80 .delay (10,10,10) L_0x28a4a80/d;
L_0x28a4b70/d .functor NOR 1, L_0x28a4a80, L_0x28a4720, C4<0>, C4<0>;
L_0x28a4b70 .delay (20,20,20) L_0x28a4b70/d;
L_0x28a4d10/d .functor NOT 1, L_0x28a4b70, C4<0>, C4<0>, C4<0>;
L_0x28a4d10 .delay (10,10,10) L_0x28a4d10/d;
v0x27d7090_0 .net "and_in0ncom", 0 0, L_0x28a4a80; 1 drivers
v0x27d7110_0 .net "and_in1com", 0 0, L_0x28a4720; 1 drivers
v0x27d7190_0 .alias "in0", 0 0, v0x27d93e0_0;
v0x27d7210_0 .alias "in1", 0 0, v0x27d8fa0_0;
v0x27d7290_0 .net "nand_in0ncom", 0 0, L_0x28a4910; 1 drivers
v0x27d7310_0 .net "nand_in1com", 0 0, L_0x28a45c0; 1 drivers
v0x27d73f0_0 .net "ncom", 0 0, L_0x28a4850; 1 drivers
v0x27d7490_0 .net "nor_wire", 0 0, L_0x28a4b70; 1 drivers
v0x27d7530_0 .alias "result", 0 0, v0x27dcfb0_0;
v0x27d75d0_0 .alias "sel0", 0 0, v0x27d91d0_0;
S_0x27cffe0 .scope generate, "ALU32[14]" "ALU32[14]" 2 105, 2 105, S_0x2765440;
 .timescale 0 0;
P_0x27ce9d8 .param/l "i" 2 105, +C4<01110>;
S_0x27d0110 .scope module, "_alu" "ALU_1bit" 2 106, 2 3, S_0x27cffe0;
 .timescale 0 0;
L_0x28a5560/d .functor NOT 1, L_0x28a5490, C4<0>, C4<0>, C4<0>;
L_0x28a5560 .delay (10,10,10) L_0x28a5560/d;
v0x27a0c40_0 .net "carryin", 0 0, L_0x28ab0c0; 1 drivers
v0x27a0ce0_0 .net "carryout", 0 0, L_0x28a6df0; 1 drivers
v0x27a0d60_0 .alias "invertB", 0 0, v0x283e550_0;
v0x27d6270_0 .alias "muxIndex", 2 0, v0x283e5d0_0;
v0x27a0fd0_0 .net "notB", 0 0, L_0x28a5560; 1 drivers
v0x27a1050_0 .net "operandA", 0 0, L_0x28a53f0; 1 drivers
v0x27d6500_0 .net "operandB", 0 0, L_0x28a5490; 1 drivers
v0x27d6610_0 .alias "othercontrolsignal", 0 0, v0x283e7a0_0;
v0x27d6690_0 .net "result", 0 0, L_0x28aa8e0; 1 drivers
v0x27d6710_0 .net "trueB", 0 0, L_0x28a5c30; 1 drivers
v0x27d67f0_0 .net "wAddSub", 0 0, L_0x28a6750; 1 drivers
v0x27d6900_0 .net "wNandAnd", 0 0, L_0x28a7eb0; 1 drivers
v0x27d6a80_0 .net "wNorOr", 0 0, L_0x28a88f0; 1 drivers
v0x27d6b90_0 .net "wXor", 0 0, L_0x28a7450; 1 drivers
L_0x28aaa10 .part v0x283cb80_0, 0, 1;
L_0x28aaab0 .part v0x283cb80_0, 1, 1;
L_0x28aabe0 .part v0x283cb80_0, 2, 1;
S_0x27d5690 .scope module, "mux_invertB" "mux_1bit" 2 18, 3 2, S_0x27d0110;
 .timescale 0 0;
L_0x28a5660/d .functor NAND 1, L_0x28a5560, v0x283cb00_0, C4<1>, C4<1>;
L_0x28a5660 .delay (20,20,20) L_0x28a5660/d;
L_0x28a5740/d .functor NOT 1, L_0x28a5660, C4<0>, C4<0>, C4<0>;
L_0x28a5740 .delay (10,10,10) L_0x28a5740/d;
L_0x28a5820/d .functor NOT 1, v0x283cb00_0, C4<0>, C4<0>, C4<0>;
L_0x28a5820 .delay (10,10,10) L_0x28a5820/d;
L_0x28a58e0/d .functor NAND 1, L_0x28a5490, L_0x28a5820, C4<1>, C4<1>;
L_0x28a58e0 .delay (20,20,20) L_0x28a58e0/d;
L_0x28a59a0/d .functor NOT 1, L_0x28a58e0, C4<0>, C4<0>, C4<0>;
L_0x28a59a0 .delay (10,10,10) L_0x28a59a0/d;
L_0x28a5a90/d .functor NOR 1, L_0x28a59a0, L_0x28a5740, C4<0>, C4<0>;
L_0x28a5a90 .delay (20,20,20) L_0x28a5a90/d;
L_0x28a5c30/d .functor NOT 1, L_0x28a5a90, C4<0>, C4<0>, C4<0>;
L_0x28a5c30 .delay (10,10,10) L_0x28a5c30/d;
v0x27d5780_0 .net "and_in0ncom", 0 0, L_0x28a59a0; 1 drivers
v0x27d5840_0 .net "and_in1com", 0 0, L_0x28a5740; 1 drivers
v0x27d58e0_0 .alias "in0", 0 0, v0x27d6500_0;
v0x27d5960_0 .alias "in1", 0 0, v0x27a0fd0_0;
v0x27d59e0_0 .net "nand_in0ncom", 0 0, L_0x28a58e0; 1 drivers
v0x27d5a80_0 .net "nand_in1com", 0 0, L_0x28a5660; 1 drivers
v0x27d5b20_0 .net "ncom", 0 0, L_0x28a5820; 1 drivers
v0x27d5bc0_0 .net "nor_wire", 0 0, L_0x28a5a90; 1 drivers
v0x27d5cb0_0 .alias "result", 0 0, v0x27d6710_0;
v0x27d5d80_0 .alias "sel0", 0 0, v0x283e550_0;
S_0x27d43a0 .scope module, "adder" "adder_1bit" 2 22, 4 1, S_0x27d0110;
 .timescale 0 0;
L_0x28a6860/d .functor NAND 1, L_0x28a53f0, L_0x28a5c30, C4<1>, C4<1>;
L_0x28a6860 .delay (20,20,20) L_0x28a6860/d;
L_0x28a69d0/d .functor NOT 1, L_0x28a6860, C4<0>, C4<0>, C4<0>;
L_0x28a69d0 .delay (10,10,10) L_0x28a69d0/d;
L_0x28a6ae0/d .functor NAND 1, L_0x28ab0c0, L_0x28a61b0, C4<1>, C4<1>;
L_0x28a6ae0 .delay (20,20,20) L_0x28a6ae0/d;
L_0x28a6ba0/d .functor NOT 1, L_0x28a6ae0, C4<0>, C4<0>, C4<0>;
L_0x28a6ba0 .delay (10,10,10) L_0x28a6ba0/d;
L_0x28a6cb0/d .functor NOR 1, L_0x28a6ba0, L_0x28a69d0, C4<0>, C4<0>;
L_0x28a6cb0 .delay (20,20,20) L_0x28a6cb0/d;
L_0x28a6df0/d .functor NOT 1, L_0x28a6cb0, C4<0>, C4<0>, C4<0>;
L_0x28a6df0 .delay (10,10,10) L_0x28a6df0/d;
v0x27d4f80_0 .alias "a", 0 0, v0x27a1050_0;
v0x27d5090_0 .net "and_ab", 0 0, L_0x28a69d0; 1 drivers
v0x27d5130_0 .net "and_xor_ab_c", 0 0, L_0x28a6ba0; 1 drivers
v0x27d51d0_0 .alias "b", 0 0, v0x27d6710_0;
v0x27d5250_0 .alias "carryin", 0 0, v0x27a0c40_0;
v0x27d52d0_0 .alias "carryout", 0 0, v0x27a0ce0_0;
v0x27d5390_0 .net "nand_ab", 0 0, L_0x28a6860; 1 drivers
v0x27d5410_0 .net "nand_xor_ab_c", 0 0, L_0x28a6ae0; 1 drivers
v0x27d5490_0 .net "nco", 0 0, L_0x28a6cb0; 1 drivers
v0x27d5530_0 .alias "sum", 0 0, v0x27d67f0_0;
v0x27d5610_0 .net "xor_ab", 0 0, L_0x28a61b0; 1 drivers
S_0x27d4a30 .scope module, "xor_1" "xor_1bit" 4 13, 5 35, S_0x27d43a0;
 .timescale 0 0;
L_0x28a5da0/d .functor NAND 1, L_0x28a53f0, L_0x28a5c30, C4<1>, C4<1>;
L_0x28a5da0 .delay (20,20,20) L_0x28a5da0/d;
L_0x28a5e60/d .functor NOR 1, L_0x28a53f0, L_0x28a5c30, C4<0>, C4<0>;
L_0x28a5e60 .delay (20,20,20) L_0x28a5e60/d;
L_0x28a5f40/d .functor NOT 1, L_0x28a5e60, C4<0>, C4<0>, C4<0>;
L_0x28a5f40 .delay (10,10,10) L_0x28a5f40/d;
L_0x28a6050/d .functor NAND 1, L_0x28a5f40, L_0x28a5da0, C4<1>, C4<1>;
L_0x28a6050 .delay (20,20,20) L_0x28a6050/d;
L_0x28a61b0/d .functor NOT 1, L_0x28a6050, C4<0>, C4<0>, C4<0>;
L_0x28a61b0 .delay (10,10,10) L_0x28a61b0/d;
v0x27d4b20_0 .alias "a", 0 0, v0x27a1050_0;
v0x27d4bc0_0 .alias "b", 0 0, v0x27d6710_0;
v0x27d4c60_0 .net "nand_ab", 0 0, L_0x28a5da0; 1 drivers
v0x27d4d00_0 .net "nor_ab", 0 0, L_0x28a5e60; 1 drivers
v0x27d4d80_0 .net "nxor_ab", 0 0, L_0x28a6050; 1 drivers
v0x27d4e20_0 .net "or_ab", 0 0, L_0x28a5f40; 1 drivers
v0x27d4f00_0 .alias "result", 0 0, v0x27d5610_0;
S_0x27d4490 .scope module, "xor_2" "xor_1bit" 4 14, 5 35, S_0x27d43a0;
 .timescale 0 0;
L_0x28a62c0/d .functor NAND 1, L_0x28a61b0, L_0x28ab0c0, C4<1>, C4<1>;
L_0x28a62c0 .delay (20,20,20) L_0x28a62c0/d;
L_0x28a6410/d .functor NOR 1, L_0x28a61b0, L_0x28ab0c0, C4<0>, C4<0>;
L_0x28a6410 .delay (20,20,20) L_0x28a6410/d;
L_0x28a6580/d .functor NOT 1, L_0x28a6410, C4<0>, C4<0>, C4<0>;
L_0x28a6580 .delay (10,10,10) L_0x28a6580/d;
L_0x28a6640/d .functor NAND 1, L_0x28a6580, L_0x28a62c0, C4<1>, C4<1>;
L_0x28a6640 .delay (20,20,20) L_0x28a6640/d;
L_0x28a6750/d .functor NOT 1, L_0x28a6640, C4<0>, C4<0>, C4<0>;
L_0x28a6750 .delay (10,10,10) L_0x28a6750/d;
v0x27d4580_0 .alias "a", 0 0, v0x27d5610_0;
v0x27d4620_0 .alias "b", 0 0, v0x27a0c40_0;
v0x27d46c0_0 .net "nand_ab", 0 0, L_0x28a62c0; 1 drivers
v0x27d4760_0 .net "nor_ab", 0 0, L_0x28a6410; 1 drivers
v0x27d47e0_0 .net "nxor_ab", 0 0, L_0x28a6640; 1 drivers
v0x27d4880_0 .net "or_ab", 0 0, L_0x28a6580; 1 drivers
v0x27d4960_0 .alias "result", 0 0, v0x27d67f0_0;
S_0x27d3e50 .scope module, "xor_gate" "xor_1bit" 2 23, 5 35, S_0x27d0110;
 .timescale 0 0;
L_0x28a6fb0/d .functor NAND 1, L_0x28a53f0, L_0x28a5490, C4<1>, C4<1>;
L_0x28a6fb0 .delay (20,20,20) L_0x28a6fb0/d;
L_0x28a7070/d .functor NOR 1, L_0x28a53f0, L_0x28a5490, C4<0>, C4<0>;
L_0x28a7070 .delay (20,20,20) L_0x28a7070/d;
L_0x28a7200/d .functor NOT 1, L_0x28a7070, C4<0>, C4<0>, C4<0>;
L_0x28a7200 .delay (10,10,10) L_0x28a7200/d;
L_0x28a72f0/d .functor NAND 1, L_0x28a7200, L_0x28a6fb0, C4<1>, C4<1>;
L_0x28a72f0 .delay (20,20,20) L_0x28a72f0/d;
L_0x28a7450/d .functor NOT 1, L_0x28a72f0, C4<0>, C4<0>, C4<0>;
L_0x28a7450 .delay (10,10,10) L_0x28a7450/d;
v0x27d3f40_0 .alias "a", 0 0, v0x27a1050_0;
v0x27d3fc0_0 .alias "b", 0 0, v0x27d6500_0;
v0x27d4090_0 .net "nand_ab", 0 0, L_0x28a6fb0; 1 drivers
v0x27d4110_0 .net "nor_ab", 0 0, L_0x28a7070; 1 drivers
v0x27d4190_0 .net "nxor_ab", 0 0, L_0x28a72f0; 1 drivers
v0x27d4210_0 .net "or_ab", 0 0, L_0x28a7200; 1 drivers
v0x27d42d0_0 .alias "result", 0 0, v0x27d6b90_0;
S_0x27d3260 .scope module, "nand_and_gate" "nand_and_1bit" 2 24, 5 19, S_0x27d0110;
 .timescale 0 0;
L_0x28a75a0/d .functor NAND 1, L_0x28a53f0, L_0x28a5490, C4<1>, C4<1>;
L_0x28a75a0 .delay (20,20,20) L_0x28a75a0/d;
L_0x28a76d0/d .functor NOT 1, L_0x28a75a0, C4<0>, C4<0>, C4<0>;
L_0x28a76d0 .delay (10,10,10) L_0x28a76d0/d;
v0x27d3ad0_0 .alias "a", 0 0, v0x27a1050_0;
v0x27d3b70_0 .net "and_ab", 0 0, L_0x28a76d0; 1 drivers
v0x27d3bf0_0 .alias "b", 0 0, v0x27d6500_0;
v0x27d3c70_0 .net "nand_ab", 0 0, L_0x28a75a0; 1 drivers
v0x27d3d50_0 .alias "othercontrolsignal", 0 0, v0x283e7a0_0;
v0x27d3dd0_0 .alias "result", 0 0, v0x27d6900_0;
S_0x27d3350 .scope module, "mux0" "mux_1bit" 5 32, 3 2, S_0x27d3260;
 .timescale 0 0;
L_0x28a7820/d .functor NAND 1, L_0x28a76d0, v0x27d62f0_0, C4<1>, C4<1>;
L_0x28a7820 .delay (20,20,20) L_0x28a7820/d;
L_0x28a78e0/d .functor NOT 1, L_0x28a7820, C4<0>, C4<0>, C4<0>;
L_0x28a78e0 .delay (10,10,10) L_0x28a78e0/d;
L_0x28a7a10/d .functor NOT 1, v0x27d62f0_0, C4<0>, C4<0>, C4<0>;
L_0x28a7a10 .delay (10,10,10) L_0x28a7a10/d;
L_0x28a7ad0/d .functor NAND 1, L_0x28a75a0, L_0x28a7a10, C4<1>, C4<1>;
L_0x28a7ad0 .delay (20,20,20) L_0x28a7ad0/d;
L_0x28a7c20/d .functor NOT 1, L_0x28a7ad0, C4<0>, C4<0>, C4<0>;
L_0x28a7c20 .delay (10,10,10) L_0x28a7c20/d;
L_0x28a7d10/d .functor NOR 1, L_0x28a7c20, L_0x28a78e0, C4<0>, C4<0>;
L_0x28a7d10 .delay (20,20,20) L_0x28a7d10/d;
L_0x28a7eb0/d .functor NOT 1, L_0x28a7d10, C4<0>, C4<0>, C4<0>;
L_0x28a7eb0 .delay (10,10,10) L_0x28a7eb0/d;
v0x27d3440_0 .net "and_in0ncom", 0 0, L_0x28a7c20; 1 drivers
v0x27d34c0_0 .net "and_in1com", 0 0, L_0x28a78e0; 1 drivers
v0x27d3540_0 .alias "in0", 0 0, v0x27d3c70_0;
v0x27d35e0_0 .alias "in1", 0 0, v0x27d3b70_0;
v0x27d3660_0 .net "nand_in0ncom", 0 0, L_0x28a7ad0; 1 drivers
v0x27d3700_0 .net "nand_in1com", 0 0, L_0x28a7820; 1 drivers
v0x27d37e0_0 .net "ncom", 0 0, L_0x28a7a10; 1 drivers
v0x27d3880_0 .net "nor_wire", 0 0, L_0x28a7d10; 1 drivers
v0x27d3920_0 .alias "result", 0 0, v0x27d6900_0;
v0x27d39f0_0 .alias "sel0", 0 0, v0x283e7a0_0;
S_0x27d27c0 .scope module, "nor_or_gate" "nor_or_1bit" 2 25, 5 3, S_0x27d0110;
 .timescale 0 0;
L_0x28a7fe0/d .functor NOR 1, L_0x28a53f0, L_0x28a5490, C4<0>, C4<0>;
L_0x28a7fe0 .delay (20,20,20) L_0x28a7fe0/d;
L_0x28a8110/d .functor NOT 1, L_0x28a7fe0, C4<0>, C4<0>, C4<0>;
L_0x28a8110 .delay (10,10,10) L_0x28a8110/d;
v0x27d2f40_0 .alias "a", 0 0, v0x27a1050_0;
v0x27d2fc0_0 .alias "b", 0 0, v0x27d6500_0;
v0x27d3060_0 .net "nor_ab", 0 0, L_0x28a7fe0; 1 drivers
v0x27d30e0_0 .net "or_ab", 0 0, L_0x28a8110; 1 drivers
v0x27d3160_0 .alias "othercontrolsignal", 0 0, v0x283e7a0_0;
v0x27d31e0_0 .alias "result", 0 0, v0x27d6a80_0;
S_0x27d28b0 .scope module, "mux0" "mux_1bit" 5 16, 3 2, S_0x27d27c0;
 .timescale 0 0;
L_0x28a8260/d .functor NAND 1, L_0x28a8110, v0x27d62f0_0, C4<1>, C4<1>;
L_0x28a8260 .delay (20,20,20) L_0x28a8260/d;
L_0x28a8320/d .functor NOT 1, L_0x28a8260, C4<0>, C4<0>, C4<0>;
L_0x28a8320 .delay (10,10,10) L_0x28a8320/d;
L_0x28a8450/d .functor NOT 1, v0x27d62f0_0, C4<0>, C4<0>, C4<0>;
L_0x28a8450 .delay (10,10,10) L_0x28a8450/d;
L_0x28a8510/d .functor NAND 1, L_0x28a7fe0, L_0x28a8450, C4<1>, C4<1>;
L_0x28a8510 .delay (20,20,20) L_0x28a8510/d;
L_0x28a8660/d .functor NOT 1, L_0x28a8510, C4<0>, C4<0>, C4<0>;
L_0x28a8660 .delay (10,10,10) L_0x28a8660/d;
L_0x28a8750/d .functor NOR 1, L_0x28a8660, L_0x28a8320, C4<0>, C4<0>;
L_0x28a8750 .delay (20,20,20) L_0x28a8750/d;
L_0x28a88f0/d .functor NOT 1, L_0x28a8750, C4<0>, C4<0>, C4<0>;
L_0x28a88f0 .delay (10,10,10) L_0x28a88f0/d;
v0x27d29a0_0 .net "and_in0ncom", 0 0, L_0x28a8660; 1 drivers
v0x27d2a20_0 .net "and_in1com", 0 0, L_0x28a8320; 1 drivers
v0x27d2aa0_0 .alias "in0", 0 0, v0x27d3060_0;
v0x27d2b20_0 .alias "in1", 0 0, v0x27d30e0_0;
v0x27d2ba0_0 .net "nand_in0ncom", 0 0, L_0x28a8510; 1 drivers
v0x27d2c20_0 .net "nand_in1com", 0 0, L_0x28a8260; 1 drivers
v0x27d2ca0_0 .net "ncom", 0 0, L_0x28a8450; 1 drivers
v0x27d2d20_0 .net "nor_wire", 0 0, L_0x28a8750; 1 drivers
v0x27d2df0_0 .alias "result", 0 0, v0x27d6a80_0;
v0x27d2ec0_0 .alias "sel0", 0 0, v0x283e7a0_0;
S_0x27d0200 .scope module, "mainMux" "mux_alu" 2 28, 3 22, S_0x27d0110;
 .timescale 0 0;
v0x27d2010_0 .alias "in0", 0 0, v0x27d67f0_0;
v0x27d20c0_0 .alias "in1", 0 0, v0x27d6b90_0;
v0x27d2170_0 .alias "in2", 0 0, v0x27d6900_0;
v0x27d2220_0 .alias "in3", 0 0, v0x27d6a80_0;
v0x27d2300_0 .net "in4", 0 0, C4<0>; 1 drivers
v0x27d23b0_0 .alias "result", 0 0, v0x27d6690_0;
v0x27d2430_0 .net "sel0", 0 0, L_0x28aaa10; 1 drivers
v0x27d24b0_0 .net "sel1", 0 0, L_0x28aaab0; 1 drivers
v0x27d2530_0 .net "sel2", 0 0, L_0x28aabe0; 1 drivers
v0x27d25e0_0 .net "w0", 0 0, L_0x28a90b0; 1 drivers
v0x27d26c0_0 .net "w1", 0 0, L_0x28a9830; 1 drivers
v0x27d2740_0 .net "w2", 0 0, L_0x28aa080; 1 drivers
S_0x27d18c0 .scope module, "mux00" "mux_1bit" 3 37, 3 2, S_0x27d0200;
 .timescale 0 0;
L_0x28a8a20/d .functor NAND 1, L_0x28a7450, L_0x28aaa10, C4<1>, C4<1>;
L_0x28a8a20 .delay (20,20,20) L_0x28a8a20/d;
L_0x28a8ae0/d .functor NOT 1, L_0x28a8a20, C4<0>, C4<0>, C4<0>;
L_0x28a8ae0 .delay (10,10,10) L_0x28a8ae0/d;
L_0x28a8c10/d .functor NOT 1, L_0x28aaa10, C4<0>, C4<0>, C4<0>;
L_0x28a8c10 .delay (10,10,10) L_0x28a8c10/d;
L_0x28a8d60/d .functor NAND 1, L_0x28a6750, L_0x28a8c10, C4<1>, C4<1>;
L_0x28a8d60 .delay (20,20,20) L_0x28a8d60/d;
L_0x28a8e20/d .functor NOT 1, L_0x28a8d60, C4<0>, C4<0>, C4<0>;
L_0x28a8e20 .delay (10,10,10) L_0x28a8e20/d;
L_0x28a8f10/d .functor NOR 1, L_0x28a8e20, L_0x28a8ae0, C4<0>, C4<0>;
L_0x28a8f10 .delay (20,20,20) L_0x28a8f10/d;
L_0x28a90b0/d .functor NOT 1, L_0x28a8f10, C4<0>, C4<0>, C4<0>;
L_0x28a90b0 .delay (10,10,10) L_0x28a90b0/d;
v0x27d19b0_0 .net "and_in0ncom", 0 0, L_0x28a8e20; 1 drivers
v0x27d1a70_0 .net "and_in1com", 0 0, L_0x28a8ae0; 1 drivers
v0x27d1b10_0 .alias "in0", 0 0, v0x27d67f0_0;
v0x27d1bb0_0 .alias "in1", 0 0, v0x27d6b90_0;
v0x27d1c30_0 .net "nand_in0ncom", 0 0, L_0x28a8d60; 1 drivers
v0x27d1cd0_0 .net "nand_in1com", 0 0, L_0x28a8a20; 1 drivers
v0x27d1d70_0 .net "ncom", 0 0, L_0x28a8c10; 1 drivers
v0x27d1e10_0 .net "nor_wire", 0 0, L_0x28a8f10; 1 drivers
v0x27d1eb0_0 .alias "result", 0 0, v0x27d25e0_0;
v0x27d1f30_0 .alias "sel0", 0 0, v0x27d2430_0;
S_0x27d1170 .scope module, "mux01" "mux_1bit" 3 38, 3 2, S_0x27d0200;
 .timescale 0 0;
L_0x28a91e0/d .functor NAND 1, L_0x28a88f0, L_0x28aaa10, C4<1>, C4<1>;
L_0x28a91e0 .delay (20,20,20) L_0x28a91e0/d;
L_0x28a92a0/d .functor NOT 1, L_0x28a91e0, C4<0>, C4<0>, C4<0>;
L_0x28a92a0 .delay (10,10,10) L_0x28a92a0/d;
L_0x28a93d0/d .functor NOT 1, L_0x28aaa10, C4<0>, C4<0>, C4<0>;
L_0x28a93d0 .delay (10,10,10) L_0x28a93d0/d;
L_0x28a9490/d .functor NAND 1, L_0x28a7eb0, L_0x28a93d0, C4<1>, C4<1>;
L_0x28a9490 .delay (20,20,20) L_0x28a9490/d;
L_0x28a95a0/d .functor NOT 1, L_0x28a9490, C4<0>, C4<0>, C4<0>;
L_0x28a95a0 .delay (10,10,10) L_0x28a95a0/d;
L_0x28a9690/d .functor NOR 1, L_0x28a95a0, L_0x28a92a0, C4<0>, C4<0>;
L_0x28a9690 .delay (20,20,20) L_0x28a9690/d;
L_0x28a9830/d .functor NOT 1, L_0x28a9690, C4<0>, C4<0>, C4<0>;
L_0x28a9830 .delay (10,10,10) L_0x28a9830/d;
v0x27d1260_0 .net "and_in0ncom", 0 0, L_0x28a95a0; 1 drivers
v0x27d1320_0 .net "and_in1com", 0 0, L_0x28a92a0; 1 drivers
v0x27d13c0_0 .alias "in0", 0 0, v0x27d6900_0;
v0x27d1460_0 .alias "in1", 0 0, v0x27d6a80_0;
v0x27d14e0_0 .net "nand_in0ncom", 0 0, L_0x28a9490; 1 drivers
v0x27d1580_0 .net "nand_in1com", 0 0, L_0x28a91e0; 1 drivers
v0x27d1620_0 .net "ncom", 0 0, L_0x28a93d0; 1 drivers
v0x27d16c0_0 .net "nor_wire", 0 0, L_0x28a9690; 1 drivers
v0x27d1760_0 .alias "result", 0 0, v0x27d26c0_0;
v0x27d17e0_0 .alias "sel0", 0 0, v0x27d2430_0;
S_0x27d0a20 .scope module, "mux1" "mux_1bit" 3 39, 3 2, S_0x27d0200;
 .timescale 0 0;
L_0x28a9960/d .functor NAND 1, L_0x28a9830, L_0x28aaab0, C4<1>, C4<1>;
L_0x28a9960 .delay (20,20,20) L_0x28a9960/d;
L_0x28a9ab0/d .functor NOT 1, L_0x28a9960, C4<0>, C4<0>, C4<0>;
L_0x28a9ab0 .delay (10,10,10) L_0x28a9ab0/d;
L_0x28a9be0/d .functor NOT 1, L_0x28aaab0, C4<0>, C4<0>, C4<0>;
L_0x28a9be0 .delay (10,10,10) L_0x28a9be0/d;
L_0x28a9ca0/d .functor NAND 1, L_0x28a90b0, L_0x28a9be0, C4<1>, C4<1>;
L_0x28a9ca0 .delay (20,20,20) L_0x28a9ca0/d;
L_0x28a9df0/d .functor NOT 1, L_0x28a9ca0, C4<0>, C4<0>, C4<0>;
L_0x28a9df0 .delay (10,10,10) L_0x28a9df0/d;
L_0x28a9ee0/d .functor NOR 1, L_0x28a9df0, L_0x28a9ab0, C4<0>, C4<0>;
L_0x28a9ee0 .delay (20,20,20) L_0x28a9ee0/d;
L_0x28aa080/d .functor NOT 1, L_0x28a9ee0, C4<0>, C4<0>, C4<0>;
L_0x28aa080 .delay (10,10,10) L_0x28aa080/d;
v0x27d0b10_0 .net "and_in0ncom", 0 0, L_0x28a9df0; 1 drivers
v0x27d0bd0_0 .net "and_in1com", 0 0, L_0x28a9ab0; 1 drivers
v0x27d0c70_0 .alias "in0", 0 0, v0x27d25e0_0;
v0x27d0d10_0 .alias "in1", 0 0, v0x27d26c0_0;
v0x27d0d90_0 .net "nand_in0ncom", 0 0, L_0x28a9ca0; 1 drivers
v0x27d0e30_0 .net "nand_in1com", 0 0, L_0x28a9960; 1 drivers
v0x27d0ed0_0 .net "ncom", 0 0, L_0x28a9be0; 1 drivers
v0x27d0f70_0 .net "nor_wire", 0 0, L_0x28a9ee0; 1 drivers
v0x27d1010_0 .alias "result", 0 0, v0x27d2740_0;
v0x27d1090_0 .alias "sel0", 0 0, v0x27d24b0_0;
S_0x27d02f0 .scope module, "mux2" "mux_1bit" 3 40, 3 2, S_0x27d0200;
 .timescale 0 0;
L_0x28aa1b0/d .functor NAND 1, C4<0>, L_0x28aabe0, C4<1>, C4<1>;
L_0x28aa1b0 .delay (20,20,20) L_0x28aa1b0/d;
L_0x28aa310/d .functor NOT 1, L_0x28aa1b0, C4<0>, C4<0>, C4<0>;
L_0x28aa310 .delay (10,10,10) L_0x28aa310/d;
L_0x28aa440/d .functor NOT 1, L_0x28aabe0, C4<0>, C4<0>, C4<0>;
L_0x28aa440 .delay (10,10,10) L_0x28aa440/d;
L_0x28aa500/d .functor NAND 1, L_0x28aa080, L_0x28aa440, C4<1>, C4<1>;
L_0x28aa500 .delay (20,20,20) L_0x28aa500/d;
L_0x28aa650/d .functor NOT 1, L_0x28aa500, C4<0>, C4<0>, C4<0>;
L_0x28aa650 .delay (10,10,10) L_0x28aa650/d;
L_0x28aa740/d .functor NOR 1, L_0x28aa650, L_0x28aa310, C4<0>, C4<0>;
L_0x28aa740 .delay (20,20,20) L_0x28aa740/d;
L_0x28aa8e0/d .functor NOT 1, L_0x28aa740, C4<0>, C4<0>, C4<0>;
L_0x28aa8e0 .delay (10,10,10) L_0x28aa8e0/d;
v0x27d03e0_0 .net "and_in0ncom", 0 0, L_0x28aa650; 1 drivers
v0x27d0460_0 .net "and_in1com", 0 0, L_0x28aa310; 1 drivers
v0x27d0500_0 .alias "in0", 0 0, v0x27d2740_0;
v0x27d05a0_0 .alias "in1", 0 0, v0x27d2300_0;
v0x27d0620_0 .net "nand_in0ncom", 0 0, L_0x28aa500; 1 drivers
v0x27d06c0_0 .net "nand_in1com", 0 0, L_0x28aa1b0; 1 drivers
v0x27d07a0_0 .net "ncom", 0 0, L_0x28aa440; 1 drivers
v0x27d0840_0 .net "nor_wire", 0 0, L_0x28aa740; 1 drivers
v0x27d08e0_0 .alias "result", 0 0, v0x27d6690_0;
v0x27d0980_0 .alias "sel0", 0 0, v0x27d2530_0;
S_0x27c9620 .scope generate, "ALU32[15]" "ALU32[15]" 2 105, 2 105, S_0x2765440;
 .timescale 0 0;
P_0x27c8018 .param/l "i" 2 105, +C4<01111>;
S_0x27c9750 .scope module, "_alu" "ALU_1bit" 2 106, 2 3, S_0x27c9620;
 .timescale 0 0;
L_0x28aae90/d .functor NOT 1, L_0x2882db0, C4<0>, C4<0>, C4<0>;
L_0x28aae90 .delay (10,10,10) L_0x28aae90/d;
v0x27cf4e0_0 .net "carryin", 0 0, L_0x2882f60; 1 drivers
v0x27cf580_0 .net "carryout", 0 0, L_0x28ac9f0; 1 drivers
v0x27cf600_0 .alias "invertB", 0 0, v0x283e550_0;
v0x27cf680_0 .alias "muxIndex", 2 0, v0x283e5d0_0;
v0x27cf700_0 .net "notB", 0 0, L_0x28aae90; 1 drivers
v0x27cf780_0 .net "operandA", 0 0, L_0x28ab160; 1 drivers
v0x27cf800_0 .net "operandB", 0 0, L_0x2882db0; 1 drivers
v0x27cf910_0 .alias "othercontrolsignal", 0 0, v0x283e7a0_0;
v0x27cf990_0 .net "result", 0 0, L_0x28b0540; 1 drivers
v0x27cfa60_0 .net "trueB", 0 0, L_0x28ab830; 1 drivers
v0x27cfb40_0 .net "wAddSub", 0 0, L_0x28ac350; 1 drivers
v0x27cfc50_0 .net "wNandAnd", 0 0, L_0x28adab0; 1 drivers
v0x27cfdd0_0 .net "wNorOr", 0 0, L_0x28ae4f0; 1 drivers
v0x27cfee0_0 .net "wXor", 0 0, L_0x28ad050; 1 drivers
L_0x28b0670 .part v0x283cb80_0, 0, 1;
L_0x28b0710 .part v0x283cb80_0, 1, 1;
L_0x28b0840 .part v0x283cb80_0, 2, 1;
S_0x27ced10 .scope module, "mux_invertB" "mux_1bit" 2 18, 3 2, S_0x27c9750;
 .timescale 0 0;
L_0x28aaf90/d .functor NAND 1, L_0x28aae90, v0x283cb00_0, C4<1>, C4<1>;
L_0x28aaf90 .delay (20,20,20) L_0x28aaf90/d;
L_0x28ab3a0/d .functor NOT 1, L_0x28aaf90, C4<0>, C4<0>, C4<0>;
L_0x28ab3a0 .delay (10,10,10) L_0x28ab3a0/d;
L_0x28ab420/d .functor NOT 1, v0x283cb00_0, C4<0>, C4<0>, C4<0>;
L_0x28ab420 .delay (10,10,10) L_0x28ab420/d;
L_0x28ab4e0/d .functor NAND 1, L_0x2882db0, L_0x28ab420, C4<1>, C4<1>;
L_0x28ab4e0 .delay (20,20,20) L_0x28ab4e0/d;
L_0x28ab5a0/d .functor NOT 1, L_0x28ab4e0, C4<0>, C4<0>, C4<0>;
L_0x28ab5a0 .delay (10,10,10) L_0x28ab5a0/d;
L_0x28ab690/d .functor NOR 1, L_0x28ab5a0, L_0x28ab3a0, C4<0>, C4<0>;
L_0x28ab690 .delay (20,20,20) L_0x28ab690/d;
L_0x28ab830/d .functor NOT 1, L_0x28ab690, C4<0>, C4<0>, C4<0>;
L_0x28ab830 .delay (10,10,10) L_0x28ab830/d;
v0x27cee00_0 .net "and_in0ncom", 0 0, L_0x28ab5a0; 1 drivers
v0x27ceec0_0 .net "and_in1com", 0 0, L_0x28ab3a0; 1 drivers
v0x27cef60_0 .alias "in0", 0 0, v0x27cf800_0;
v0x27cefe0_0 .alias "in1", 0 0, v0x27cf700_0;
v0x27cf060_0 .net "nand_in0ncom", 0 0, L_0x28ab4e0; 1 drivers
v0x27cf100_0 .net "nand_in1com", 0 0, L_0x28aaf90; 1 drivers
v0x27cf1a0_0 .net "ncom", 0 0, L_0x28ab420; 1 drivers
v0x27cf240_0 .net "nor_wire", 0 0, L_0x28ab690; 1 drivers
v0x27cf330_0 .alias "result", 0 0, v0x27cfa60_0;
v0x27cf400_0 .alias "sel0", 0 0, v0x283e550_0;
S_0x27cda20 .scope module, "adder" "adder_1bit" 2 22, 4 1, S_0x27c9750;
 .timescale 0 0;
L_0x28ac460/d .functor NAND 1, L_0x28ab160, L_0x28ab830, C4<1>, C4<1>;
L_0x28ac460 .delay (20,20,20) L_0x28ac460/d;
L_0x28ac5d0/d .functor NOT 1, L_0x28ac460, C4<0>, C4<0>, C4<0>;
L_0x28ac5d0 .delay (10,10,10) L_0x28ac5d0/d;
L_0x28ac6e0/d .functor NAND 1, L_0x2882f60, L_0x28abdb0, C4<1>, C4<1>;
L_0x28ac6e0 .delay (20,20,20) L_0x28ac6e0/d;
L_0x28ac7a0/d .functor NOT 1, L_0x28ac6e0, C4<0>, C4<0>, C4<0>;
L_0x28ac7a0 .delay (10,10,10) L_0x28ac7a0/d;
L_0x28ac8b0/d .functor NOR 1, L_0x28ac7a0, L_0x28ac5d0, C4<0>, C4<0>;
L_0x28ac8b0 .delay (20,20,20) L_0x28ac8b0/d;
L_0x28ac9f0/d .functor NOT 1, L_0x28ac8b0, C4<0>, C4<0>, C4<0>;
L_0x28ac9f0 .delay (10,10,10) L_0x28ac9f0/d;
v0x27ce600_0 .alias "a", 0 0, v0x27cf780_0;
v0x27ce710_0 .net "and_ab", 0 0, L_0x28ac5d0; 1 drivers
v0x27ce7b0_0 .net "and_xor_ab_c", 0 0, L_0x28ac7a0; 1 drivers
v0x27ce850_0 .alias "b", 0 0, v0x27cfa60_0;
v0x27ce8d0_0 .alias "carryin", 0 0, v0x27cf4e0_0;
v0x27ce950_0 .alias "carryout", 0 0, v0x27cf580_0;
v0x27cea10_0 .net "nand_ab", 0 0, L_0x28ac460; 1 drivers
v0x27cea90_0 .net "nand_xor_ab_c", 0 0, L_0x28ac6e0; 1 drivers
v0x27ceb10_0 .net "nco", 0 0, L_0x28ac8b0; 1 drivers
v0x27cebb0_0 .alias "sum", 0 0, v0x27cfb40_0;
v0x27cec90_0 .net "xor_ab", 0 0, L_0x28abdb0; 1 drivers
S_0x27ce0b0 .scope module, "xor_1" "xor_1bit" 4 13, 5 35, S_0x27cda20;
 .timescale 0 0;
L_0x28ab9a0/d .functor NAND 1, L_0x28ab160, L_0x28ab830, C4<1>, C4<1>;
L_0x28ab9a0 .delay (20,20,20) L_0x28ab9a0/d;
L_0x28aba60/d .functor NOR 1, L_0x28ab160, L_0x28ab830, C4<0>, C4<0>;
L_0x28aba60 .delay (20,20,20) L_0x28aba60/d;
L_0x28abb40/d .functor NOT 1, L_0x28aba60, C4<0>, C4<0>, C4<0>;
L_0x28abb40 .delay (10,10,10) L_0x28abb40/d;
L_0x28abc50/d .functor NAND 1, L_0x28abb40, L_0x28ab9a0, C4<1>, C4<1>;
L_0x28abc50 .delay (20,20,20) L_0x28abc50/d;
L_0x28abdb0/d .functor NOT 1, L_0x28abc50, C4<0>, C4<0>, C4<0>;
L_0x28abdb0 .delay (10,10,10) L_0x28abdb0/d;
v0x27ce1a0_0 .alias "a", 0 0, v0x27cf780_0;
v0x27ce240_0 .alias "b", 0 0, v0x27cfa60_0;
v0x27ce2e0_0 .net "nand_ab", 0 0, L_0x28ab9a0; 1 drivers
v0x27ce380_0 .net "nor_ab", 0 0, L_0x28aba60; 1 drivers
v0x27ce400_0 .net "nxor_ab", 0 0, L_0x28abc50; 1 drivers
v0x27ce4a0_0 .net "or_ab", 0 0, L_0x28abb40; 1 drivers
v0x27ce580_0 .alias "result", 0 0, v0x27cec90_0;
S_0x27cdb10 .scope module, "xor_2" "xor_1bit" 4 14, 5 35, S_0x27cda20;
 .timescale 0 0;
L_0x28abec0/d .functor NAND 1, L_0x28abdb0, L_0x2882f60, C4<1>, C4<1>;
L_0x28abec0 .delay (20,20,20) L_0x28abec0/d;
L_0x28ac010/d .functor NOR 1, L_0x28abdb0, L_0x2882f60, C4<0>, C4<0>;
L_0x28ac010 .delay (20,20,20) L_0x28ac010/d;
L_0x28ac180/d .functor NOT 1, L_0x28ac010, C4<0>, C4<0>, C4<0>;
L_0x28ac180 .delay (10,10,10) L_0x28ac180/d;
L_0x28ac240/d .functor NAND 1, L_0x28ac180, L_0x28abec0, C4<1>, C4<1>;
L_0x28ac240 .delay (20,20,20) L_0x28ac240/d;
L_0x28ac350/d .functor NOT 1, L_0x28ac240, C4<0>, C4<0>, C4<0>;
L_0x28ac350 .delay (10,10,10) L_0x28ac350/d;
v0x27cdc00_0 .alias "a", 0 0, v0x27cec90_0;
v0x27cdca0_0 .alias "b", 0 0, v0x27cf4e0_0;
v0x27cdd40_0 .net "nand_ab", 0 0, L_0x28abec0; 1 drivers
v0x27cdde0_0 .net "nor_ab", 0 0, L_0x28ac010; 1 drivers
v0x27cde60_0 .net "nxor_ab", 0 0, L_0x28ac240; 1 drivers
v0x27cdf00_0 .net "or_ab", 0 0, L_0x28ac180; 1 drivers
v0x27cdfe0_0 .alias "result", 0 0, v0x27cfb40_0;
S_0x27cd4d0 .scope module, "xor_gate" "xor_1bit" 2 23, 5 35, S_0x27c9750;
 .timescale 0 0;
L_0x28acbb0/d .functor NAND 1, L_0x28ab160, L_0x2882db0, C4<1>, C4<1>;
L_0x28acbb0 .delay (20,20,20) L_0x28acbb0/d;
L_0x28acc70/d .functor NOR 1, L_0x28ab160, L_0x2882db0, C4<0>, C4<0>;
L_0x28acc70 .delay (20,20,20) L_0x28acc70/d;
L_0x28ace00/d .functor NOT 1, L_0x28acc70, C4<0>, C4<0>, C4<0>;
L_0x28ace00 .delay (10,10,10) L_0x28ace00/d;
L_0x28acef0/d .functor NAND 1, L_0x28ace00, L_0x28acbb0, C4<1>, C4<1>;
L_0x28acef0 .delay (20,20,20) L_0x28acef0/d;
L_0x28ad050/d .functor NOT 1, L_0x28acef0, C4<0>, C4<0>, C4<0>;
L_0x28ad050 .delay (10,10,10) L_0x28ad050/d;
v0x27cd5c0_0 .alias "a", 0 0, v0x27cf780_0;
v0x27cd640_0 .alias "b", 0 0, v0x27cf800_0;
v0x27cd710_0 .net "nand_ab", 0 0, L_0x28acbb0; 1 drivers
v0x27cd790_0 .net "nor_ab", 0 0, L_0x28acc70; 1 drivers
v0x27cd810_0 .net "nxor_ab", 0 0, L_0x28acef0; 1 drivers
v0x27cd890_0 .net "or_ab", 0 0, L_0x28ace00; 1 drivers
v0x27cd950_0 .alias "result", 0 0, v0x27cfee0_0;
S_0x27cc8e0 .scope module, "nand_and_gate" "nand_and_1bit" 2 24, 5 19, S_0x27c9750;
 .timescale 0 0;
L_0x28ad1a0/d .functor NAND 1, L_0x28ab160, L_0x2882db0, C4<1>, C4<1>;
L_0x28ad1a0 .delay (20,20,20) L_0x28ad1a0/d;
L_0x28ad2d0/d .functor NOT 1, L_0x28ad1a0, C4<0>, C4<0>, C4<0>;
L_0x28ad2d0 .delay (10,10,10) L_0x28ad2d0/d;
v0x27cd150_0 .alias "a", 0 0, v0x27cf780_0;
v0x27cd1f0_0 .net "and_ab", 0 0, L_0x28ad2d0; 1 drivers
v0x27cd270_0 .alias "b", 0 0, v0x27cf800_0;
v0x27cd2f0_0 .net "nand_ab", 0 0, L_0x28ad1a0; 1 drivers
v0x27cd3d0_0 .alias "othercontrolsignal", 0 0, v0x283e7a0_0;
v0x27cd450_0 .alias "result", 0 0, v0x27cfc50_0;
S_0x27cc9d0 .scope module, "mux0" "mux_1bit" 5 32, 3 2, S_0x27cc8e0;
 .timescale 0 0;
L_0x28ad420/d .functor NAND 1, L_0x28ad2d0, v0x27d62f0_0, C4<1>, C4<1>;
L_0x28ad420 .delay (20,20,20) L_0x28ad420/d;
L_0x28ad4e0/d .functor NOT 1, L_0x28ad420, C4<0>, C4<0>, C4<0>;
L_0x28ad4e0 .delay (10,10,10) L_0x28ad4e0/d;
L_0x28ad610/d .functor NOT 1, v0x27d62f0_0, C4<0>, C4<0>, C4<0>;
L_0x28ad610 .delay (10,10,10) L_0x28ad610/d;
L_0x28ad6d0/d .functor NAND 1, L_0x28ad1a0, L_0x28ad610, C4<1>, C4<1>;
L_0x28ad6d0 .delay (20,20,20) L_0x28ad6d0/d;
L_0x28ad820/d .functor NOT 1, L_0x28ad6d0, C4<0>, C4<0>, C4<0>;
L_0x28ad820 .delay (10,10,10) L_0x28ad820/d;
L_0x28ad910/d .functor NOR 1, L_0x28ad820, L_0x28ad4e0, C4<0>, C4<0>;
L_0x28ad910 .delay (20,20,20) L_0x28ad910/d;
L_0x28adab0/d .functor NOT 1, L_0x28ad910, C4<0>, C4<0>, C4<0>;
L_0x28adab0 .delay (10,10,10) L_0x28adab0/d;
v0x27ccac0_0 .net "and_in0ncom", 0 0, L_0x28ad820; 1 drivers
v0x27ccb40_0 .net "and_in1com", 0 0, L_0x28ad4e0; 1 drivers
v0x27ccbc0_0 .alias "in0", 0 0, v0x27cd2f0_0;
v0x27ccc60_0 .alias "in1", 0 0, v0x27cd1f0_0;
v0x27ccce0_0 .net "nand_in0ncom", 0 0, L_0x28ad6d0; 1 drivers
v0x27ccd80_0 .net "nand_in1com", 0 0, L_0x28ad420; 1 drivers
v0x27cce60_0 .net "ncom", 0 0, L_0x28ad610; 1 drivers
v0x27ccf00_0 .net "nor_wire", 0 0, L_0x28ad910; 1 drivers
v0x27ccfa0_0 .alias "result", 0 0, v0x27cfc50_0;
v0x27cd070_0 .alias "sel0", 0 0, v0x283e7a0_0;
S_0x27cbe40 .scope module, "nor_or_gate" "nor_or_1bit" 2 25, 5 3, S_0x27c9750;
 .timescale 0 0;
L_0x28adbe0/d .functor NOR 1, L_0x28ab160, L_0x2882db0, C4<0>, C4<0>;
L_0x28adbe0 .delay (20,20,20) L_0x28adbe0/d;
L_0x28add10/d .functor NOT 1, L_0x28adbe0, C4<0>, C4<0>, C4<0>;
L_0x28add10 .delay (10,10,10) L_0x28add10/d;
v0x27cc5c0_0 .alias "a", 0 0, v0x27cf780_0;
v0x27cc640_0 .alias "b", 0 0, v0x27cf800_0;
v0x27cc6e0_0 .net "nor_ab", 0 0, L_0x28adbe0; 1 drivers
v0x27cc760_0 .net "or_ab", 0 0, L_0x28add10; 1 drivers
v0x27cc7e0_0 .alias "othercontrolsignal", 0 0, v0x283e7a0_0;
v0x27cc860_0 .alias "result", 0 0, v0x27cfdd0_0;
S_0x27cbf30 .scope module, "mux0" "mux_1bit" 5 16, 3 2, S_0x27cbe40;
 .timescale 0 0;
L_0x28ade60/d .functor NAND 1, L_0x28add10, v0x27d62f0_0, C4<1>, C4<1>;
L_0x28ade60 .delay (20,20,20) L_0x28ade60/d;
L_0x28adf20/d .functor NOT 1, L_0x28ade60, C4<0>, C4<0>, C4<0>;
L_0x28adf20 .delay (10,10,10) L_0x28adf20/d;
L_0x28ae050/d .functor NOT 1, v0x27d62f0_0, C4<0>, C4<0>, C4<0>;
L_0x28ae050 .delay (10,10,10) L_0x28ae050/d;
L_0x28ae110/d .functor NAND 1, L_0x28adbe0, L_0x28ae050, C4<1>, C4<1>;
L_0x28ae110 .delay (20,20,20) L_0x28ae110/d;
L_0x28ae260/d .functor NOT 1, L_0x28ae110, C4<0>, C4<0>, C4<0>;
L_0x28ae260 .delay (10,10,10) L_0x28ae260/d;
L_0x28ae350/d .functor NOR 1, L_0x28ae260, L_0x28adf20, C4<0>, C4<0>;
L_0x28ae350 .delay (20,20,20) L_0x28ae350/d;
L_0x28ae4f0/d .functor NOT 1, L_0x28ae350, C4<0>, C4<0>, C4<0>;
L_0x28ae4f0 .delay (10,10,10) L_0x28ae4f0/d;
v0x27cc020_0 .net "and_in0ncom", 0 0, L_0x28ae260; 1 drivers
v0x27cc0a0_0 .net "and_in1com", 0 0, L_0x28adf20; 1 drivers
v0x27cc120_0 .alias "in0", 0 0, v0x27cc6e0_0;
v0x27cc1a0_0 .alias "in1", 0 0, v0x27cc760_0;
v0x27cc220_0 .net "nand_in0ncom", 0 0, L_0x28ae110; 1 drivers
v0x27cc2a0_0 .net "nand_in1com", 0 0, L_0x28ade60; 1 drivers
v0x27cc320_0 .net "ncom", 0 0, L_0x28ae050; 1 drivers
v0x27cc3a0_0 .net "nor_wire", 0 0, L_0x28ae350; 1 drivers
v0x27cc470_0 .alias "result", 0 0, v0x27cfdd0_0;
v0x27cc540_0 .alias "sel0", 0 0, v0x283e7a0_0;
S_0x27c9840 .scope module, "mainMux" "mux_alu" 2 28, 3 22, S_0x27c9750;
 .timescale 0 0;
v0x27cb4f0_0 .alias "in0", 0 0, v0x27cfb40_0;
v0x27cb5a0_0 .alias "in1", 0 0, v0x27cfee0_0;
v0x27cb650_0 .alias "in2", 0 0, v0x27cfc50_0;
v0x27cb700_0 .alias "in3", 0 0, v0x27cfdd0_0;
v0x27cb7e0_0 .net "in4", 0 0, C4<0>; 1 drivers
v0x27cb890_0 .alias "result", 0 0, v0x27cf990_0;
v0x27cb950_0 .net "sel0", 0 0, L_0x28b0670; 1 drivers
v0x27cb9d0_0 .net "sel1", 0 0, L_0x28b0710; 1 drivers
v0x27cbaa0_0 .net "sel2", 0 0, L_0x28b0840; 1 drivers
v0x27cbb50_0 .net "w0", 0 0, L_0x28aed10; 1 drivers
v0x27cbc30_0 .net "w1", 0 0, L_0x28af490; 1 drivers
v0x27cbd00_0 .net "w2", 0 0, L_0x28afce0; 1 drivers
S_0x27caf00 .scope module, "mux00" "mux_1bit" 3 37, 3 2, S_0x27c9840;
 .timescale 0 0;
L_0x28ae620/d .functor NAND 1, L_0x28ad050, L_0x28b0670, C4<1>, C4<1>;
L_0x28ae620 .delay (20,20,20) L_0x28ae620/d;
L_0x28ae6e0/d .functor NOT 1, L_0x28ae620, C4<0>, C4<0>, C4<0>;
L_0x28ae6e0 .delay (10,10,10) L_0x28ae6e0/d;
L_0x28ae810/d .functor NOT 1, L_0x28b0670, C4<0>, C4<0>, C4<0>;
L_0x28ae810 .delay (10,10,10) L_0x28ae810/d;
L_0x28ae980/d .functor NAND 1, L_0x28ac350, L_0x28ae810, C4<1>, C4<1>;
L_0x28ae980 .delay (20,20,20) L_0x28ae980/d;
L_0x28aea60/d .functor NOT 1, L_0x28ae980, C4<0>, C4<0>, C4<0>;
L_0x28aea60 .delay (10,10,10) L_0x28aea60/d;
L_0x28aeb70/d .functor NOR 1, L_0x28aea60, L_0x28ae6e0, C4<0>, C4<0>;
L_0x28aeb70 .delay (20,20,20) L_0x28aeb70/d;
L_0x28aed10/d .functor NOT 1, L_0x28aeb70, C4<0>, C4<0>, C4<0>;
L_0x28aed10 .delay (10,10,10) L_0x28aed10/d;
v0x27caff0_0 .net "and_in0ncom", 0 0, L_0x28aea60; 1 drivers
v0x27cb070_0 .net "and_in1com", 0 0, L_0x28ae6e0; 1 drivers
v0x27cb0f0_0 .alias "in0", 0 0, v0x27cfb40_0;
v0x27cb170_0 .alias "in1", 0 0, v0x27cfee0_0;
v0x27cb1f0_0 .net "nand_in0ncom", 0 0, L_0x28ae980; 1 drivers
v0x27cb270_0 .net "nand_in1com", 0 0, L_0x28ae620; 1 drivers
v0x27cb2f0_0 .net "ncom", 0 0, L_0x28ae810; 1 drivers
v0x27cb370_0 .net "nor_wire", 0 0, L_0x28aeb70; 1 drivers
v0x27cb3f0_0 .alias "result", 0 0, v0x27cbb50_0;
v0x27cb470_0 .alias "sel0", 0 0, v0x27cb950_0;
S_0x27ca7b0 .scope module, "mux01" "mux_1bit" 3 38, 3 2, S_0x27c9840;
 .timescale 0 0;
L_0x28aee40/d .functor NAND 1, L_0x28ae4f0, L_0x28b0670, C4<1>, C4<1>;
L_0x28aee40 .delay (20,20,20) L_0x28aee40/d;
L_0x28aef00/d .functor NOT 1, L_0x28aee40, C4<0>, C4<0>, C4<0>;
L_0x28aef00 .delay (10,10,10) L_0x28aef00/d;
L_0x28af030/d .functor NOT 1, L_0x28b0670, C4<0>, C4<0>, C4<0>;
L_0x28af030 .delay (10,10,10) L_0x28af030/d;
L_0x28af0f0/d .functor NAND 1, L_0x28adab0, L_0x28af030, C4<1>, C4<1>;
L_0x28af0f0 .delay (20,20,20) L_0x28af0f0/d;
L_0x28af200/d .functor NOT 1, L_0x28af0f0, C4<0>, C4<0>, C4<0>;
L_0x28af200 .delay (10,10,10) L_0x28af200/d;
L_0x28af2f0/d .functor NOR 1, L_0x28af200, L_0x28aef00, C4<0>, C4<0>;
L_0x28af2f0 .delay (20,20,20) L_0x28af2f0/d;
L_0x28af490/d .functor NOT 1, L_0x28af2f0, C4<0>, C4<0>, C4<0>;
L_0x28af490 .delay (10,10,10) L_0x28af490/d;
v0x27ca8a0_0 .net "and_in0ncom", 0 0, L_0x28af200; 1 drivers
v0x27ca960_0 .net "and_in1com", 0 0, L_0x28aef00; 1 drivers
v0x27caa00_0 .alias "in0", 0 0, v0x27cfc50_0;
v0x27caaa0_0 .alias "in1", 0 0, v0x27cfdd0_0;
v0x27cab20_0 .net "nand_in0ncom", 0 0, L_0x28af0f0; 1 drivers
v0x27cabc0_0 .net "nand_in1com", 0 0, L_0x28aee40; 1 drivers
v0x27cac60_0 .net "ncom", 0 0, L_0x28af030; 1 drivers
v0x27cad00_0 .net "nor_wire", 0 0, L_0x28af2f0; 1 drivers
v0x27cada0_0 .alias "result", 0 0, v0x27cbc30_0;
v0x27cae20_0 .alias "sel0", 0 0, v0x27cb950_0;
S_0x27ca060 .scope module, "mux1" "mux_1bit" 3 39, 3 2, S_0x27c9840;
 .timescale 0 0;
L_0x28af5c0/d .functor NAND 1, L_0x28af490, L_0x28b0710, C4<1>, C4<1>;
L_0x28af5c0 .delay (20,20,20) L_0x28af5c0/d;
L_0x28af710/d .functor NOT 1, L_0x28af5c0, C4<0>, C4<0>, C4<0>;
L_0x28af710 .delay (10,10,10) L_0x28af710/d;
L_0x28af840/d .functor NOT 1, L_0x28b0710, C4<0>, C4<0>, C4<0>;
L_0x28af840 .delay (10,10,10) L_0x28af840/d;
L_0x28af900/d .functor NAND 1, L_0x28aed10, L_0x28af840, C4<1>, C4<1>;
L_0x28af900 .delay (20,20,20) L_0x28af900/d;
L_0x28afa50/d .functor NOT 1, L_0x28af900, C4<0>, C4<0>, C4<0>;
L_0x28afa50 .delay (10,10,10) L_0x28afa50/d;
L_0x28afb40/d .functor NOR 1, L_0x28afa50, L_0x28af710, C4<0>, C4<0>;
L_0x28afb40 .delay (20,20,20) L_0x28afb40/d;
L_0x28afce0/d .functor NOT 1, L_0x28afb40, C4<0>, C4<0>, C4<0>;
L_0x28afce0 .delay (10,10,10) L_0x28afce0/d;
v0x27ca150_0 .net "and_in0ncom", 0 0, L_0x28afa50; 1 drivers
v0x27ca210_0 .net "and_in1com", 0 0, L_0x28af710; 1 drivers
v0x27ca2b0_0 .alias "in0", 0 0, v0x27cbb50_0;
v0x27ca350_0 .alias "in1", 0 0, v0x27cbc30_0;
v0x27ca3d0_0 .net "nand_in0ncom", 0 0, L_0x28af900; 1 drivers
v0x27ca470_0 .net "nand_in1com", 0 0, L_0x28af5c0; 1 drivers
v0x27ca510_0 .net "ncom", 0 0, L_0x28af840; 1 drivers
v0x27ca5b0_0 .net "nor_wire", 0 0, L_0x28afb40; 1 drivers
v0x27ca650_0 .alias "result", 0 0, v0x27cbd00_0;
v0x27ca6d0_0 .alias "sel0", 0 0, v0x27cb9d0_0;
S_0x27c9930 .scope module, "mux2" "mux_1bit" 3 40, 3 2, S_0x27c9840;
 .timescale 0 0;
L_0x28afe10/d .functor NAND 1, C4<0>, L_0x28b0840, C4<1>, C4<1>;
L_0x28afe10 .delay (20,20,20) L_0x28afe10/d;
L_0x28aff70/d .functor NOT 1, L_0x28afe10, C4<0>, C4<0>, C4<0>;
L_0x28aff70 .delay (10,10,10) L_0x28aff70/d;
L_0x28b00a0/d .functor NOT 1, L_0x28b0840, C4<0>, C4<0>, C4<0>;
L_0x28b00a0 .delay (10,10,10) L_0x28b00a0/d;
L_0x28b0160/d .functor NAND 1, L_0x28afce0, L_0x28b00a0, C4<1>, C4<1>;
L_0x28b0160 .delay (20,20,20) L_0x28b0160/d;
L_0x28b02b0/d .functor NOT 1, L_0x28b0160, C4<0>, C4<0>, C4<0>;
L_0x28b02b0 .delay (10,10,10) L_0x28b02b0/d;
L_0x28b03a0/d .functor NOR 1, L_0x28b02b0, L_0x28aff70, C4<0>, C4<0>;
L_0x28b03a0 .delay (20,20,20) L_0x28b03a0/d;
L_0x28b0540/d .functor NOT 1, L_0x28b03a0, C4<0>, C4<0>, C4<0>;
L_0x28b0540 .delay (10,10,10) L_0x28b0540/d;
v0x27c9a20_0 .net "and_in0ncom", 0 0, L_0x28b02b0; 1 drivers
v0x27c9aa0_0 .net "and_in1com", 0 0, L_0x28aff70; 1 drivers
v0x27c9b40_0 .alias "in0", 0 0, v0x27cbd00_0;
v0x27c9be0_0 .alias "in1", 0 0, v0x27cb7e0_0;
v0x27c9c60_0 .net "nand_in0ncom", 0 0, L_0x28b0160; 1 drivers
v0x27c9d00_0 .net "nand_in1com", 0 0, L_0x28afe10; 1 drivers
v0x27c9de0_0 .net "ncom", 0 0, L_0x28b00a0; 1 drivers
v0x27c9e80_0 .net "nor_wire", 0 0, L_0x28b03a0; 1 drivers
v0x27c9f20_0 .alias "result", 0 0, v0x27cf990_0;
v0x27c9fc0_0 .alias "sel0", 0 0, v0x27cbaa0_0;
S_0x27c2ca0 .scope generate, "ALU32[16]" "ALU32[16]" 2 105, 2 105, S_0x2765440;
 .timescale 0 0;
P_0x27c1698 .param/l "i" 2 105, +C4<010000>;
S_0x27c2dd0 .scope module, "_alu" "ALU_1bit" 2 106, 2 3, S_0x27c2ca0;
 .timescale 0 0;
L_0x2882e50/d .functor NOT 1, L_0x28b14b0, C4<0>, C4<0>, C4<0>;
L_0x2882e50 .delay (10,10,10) L_0x2882e50/d;
v0x27c8b20_0 .net "carryin", 0 0, L_0x28b6860; 1 drivers
v0x27c8bc0_0 .net "carryout", 0 0, L_0x28b26c0; 1 drivers
v0x27c8c40_0 .alias "invertB", 0 0, v0x283e550_0;
v0x27c8cc0_0 .alias "muxIndex", 2 0, v0x283e5d0_0;
v0x27c8d40_0 .net "notB", 0 0, L_0x2882e50; 1 drivers
v0x27c8dc0_0 .net "operandA", 0 0, L_0x28b1410; 1 drivers
v0x27c8e40_0 .net "operandB", 0 0, L_0x28b14b0; 1 drivers
v0x27c8f50_0 .alias "othercontrolsignal", 0 0, v0x283e7a0_0;
v0x27c8fd0_0 .net "result", 0 0, L_0x28b6030; 1 drivers
v0x27c90a0_0 .net "trueB", 0 0, L_0x28b1770; 1 drivers
v0x27c9180_0 .net "wAddSub", 0 0, L_0x28b20a0; 1 drivers
v0x27c9290_0 .net "wNandAnd", 0 0, L_0x28b3600; 1 drivers
v0x27c9410_0 .net "wNorOr", 0 0, L_0x28b4040; 1 drivers
v0x27c9520_0 .net "wXor", 0 0, L_0x28b2c80; 1 drivers
L_0x28b6160 .part v0x283cb80_0, 0, 1;
L_0x28b6200 .part v0x283cb80_0, 1, 1;
L_0x28b6330 .part v0x283cb80_0, 2, 1;
S_0x27c8350 .scope module, "mux_invertB" "mux_1bit" 2 18, 3 2, S_0x27c2dd0;
 .timescale 0 0;
L_0x28ab200/d .functor NAND 1, L_0x2882e50, v0x283cb00_0, C4<1>, C4<1>;
L_0x28ab200 .delay (20,20,20) L_0x28ab200/d;
L_0x28ab2a0/d .functor NOT 1, L_0x28ab200, C4<0>, C4<0>, C4<0>;
L_0x28ab2a0 .delay (10,10,10) L_0x28ab2a0/d;
L_0x28b0d00/d .functor NOT 1, v0x283cb00_0, C4<0>, C4<0>, C4<0>;
L_0x28b0d00 .delay (10,10,10) L_0x28b0d00/d;
L_0x28b0da0/d .functor NAND 1, L_0x28b14b0, L_0x28b0d00, C4<1>, C4<1>;
L_0x28b0da0 .delay (20,20,20) L_0x28b0da0/d;
L_0x28b0e60/d .functor NOT 1, L_0x28b0da0, C4<0>, C4<0>, C4<0>;
L_0x28b0e60 .delay (10,10,10) L_0x28b0e60/d;
L_0x28b15d0/d .functor NOR 1, L_0x28b0e60, L_0x28ab2a0, C4<0>, C4<0>;
L_0x28b15d0 .delay (20,20,20) L_0x28b15d0/d;
L_0x28b1770/d .functor NOT 1, L_0x28b15d0, C4<0>, C4<0>, C4<0>;
L_0x28b1770 .delay (10,10,10) L_0x28b1770/d;
v0x27c8440_0 .net "and_in0ncom", 0 0, L_0x28b0e60; 1 drivers
v0x27c8500_0 .net "and_in1com", 0 0, L_0x28ab2a0; 1 drivers
v0x27c85a0_0 .alias "in0", 0 0, v0x27c8e40_0;
v0x27c8620_0 .alias "in1", 0 0, v0x27c8d40_0;
v0x27c86a0_0 .net "nand_in0ncom", 0 0, L_0x28b0da0; 1 drivers
v0x27c8740_0 .net "nand_in1com", 0 0, L_0x28ab200; 1 drivers
v0x27c87e0_0 .net "ncom", 0 0, L_0x28b0d00; 1 drivers
v0x27c8880_0 .net "nor_wire", 0 0, L_0x28b15d0; 1 drivers
v0x27c8970_0 .alias "result", 0 0, v0x27c90a0_0;
v0x27c8a40_0 .alias "sel0", 0 0, v0x283e550_0;
S_0x27c7060 .scope module, "adder" "adder_1bit" 2 22, 4 1, S_0x27c2dd0;
 .timescale 0 0;
L_0x28b2190/d .functor NAND 1, L_0x28b1410, L_0x28b1770, C4<1>, C4<1>;
L_0x28b2190 .delay (20,20,20) L_0x28b2190/d;
L_0x28b2300/d .functor NOT 1, L_0x28b2190, C4<0>, C4<0>, C4<0>;
L_0x28b2300 .delay (10,10,10) L_0x28b2300/d;
L_0x28b23f0/d .functor NAND 1, L_0x28b6860, L_0x28b1cf0, C4<1>, C4<1>;
L_0x28b23f0 .delay (20,20,20) L_0x28b23f0/d;
L_0x28b2490/d .functor NOT 1, L_0x28b23f0, C4<0>, C4<0>, C4<0>;
L_0x28b2490 .delay (10,10,10) L_0x28b2490/d;
L_0x28b2580/d .functor NOR 1, L_0x28b2490, L_0x28b2300, C4<0>, C4<0>;
L_0x28b2580 .delay (20,20,20) L_0x28b2580/d;
L_0x28b26c0/d .functor NOT 1, L_0x28b2580, C4<0>, C4<0>, C4<0>;
L_0x28b26c0 .delay (10,10,10) L_0x28b26c0/d;
v0x27c7c40_0 .alias "a", 0 0, v0x27c8dc0_0;
v0x27c7d50_0 .net "and_ab", 0 0, L_0x28b2300; 1 drivers
v0x27c7df0_0 .net "and_xor_ab_c", 0 0, L_0x28b2490; 1 drivers
v0x27c7e90_0 .alias "b", 0 0, v0x27c90a0_0;
v0x27c7f10_0 .alias "carryin", 0 0, v0x27c8b20_0;
v0x27c7f90_0 .alias "carryout", 0 0, v0x27c8bc0_0;
v0x27c8050_0 .net "nand_ab", 0 0, L_0x28b2190; 1 drivers
v0x27c80d0_0 .net "nand_xor_ab_c", 0 0, L_0x28b23f0; 1 drivers
v0x27c8150_0 .net "nco", 0 0, L_0x28b2580; 1 drivers
v0x27c81f0_0 .alias "sum", 0 0, v0x27c9180_0;
v0x27c82d0_0 .net "xor_ab", 0 0, L_0x28b1cf0; 1 drivers
S_0x27c76f0 .scope module, "xor_1" "xor_1bit" 4 13, 5 35, S_0x27c7060;
 .timescale 0 0;
L_0x28b18e0/d .functor NAND 1, L_0x28b1410, L_0x28b1770, C4<1>, C4<1>;
L_0x28b18e0 .delay (20,20,20) L_0x28b18e0/d;
L_0x28b19a0/d .functor NOR 1, L_0x28b1410, L_0x28b1770, C4<0>, C4<0>;
L_0x28b19a0 .delay (20,20,20) L_0x28b19a0/d;
L_0x28b1a80/d .functor NOT 1, L_0x28b19a0, C4<0>, C4<0>, C4<0>;
L_0x28b1a80 .delay (10,10,10) L_0x28b1a80/d;
L_0x28b1b90/d .functor NAND 1, L_0x28b1a80, L_0x28b18e0, C4<1>, C4<1>;
L_0x28b1b90 .delay (20,20,20) L_0x28b1b90/d;
L_0x28b1cf0/d .functor NOT 1, L_0x28b1b90, C4<0>, C4<0>, C4<0>;
L_0x28b1cf0 .delay (10,10,10) L_0x28b1cf0/d;
v0x27c77e0_0 .alias "a", 0 0, v0x27c8dc0_0;
v0x27c7880_0 .alias "b", 0 0, v0x27c90a0_0;
v0x27c7920_0 .net "nand_ab", 0 0, L_0x28b18e0; 1 drivers
v0x27c79c0_0 .net "nor_ab", 0 0, L_0x28b19a0; 1 drivers
v0x27c7a40_0 .net "nxor_ab", 0 0, L_0x28b1b90; 1 drivers
v0x27c7ae0_0 .net "or_ab", 0 0, L_0x28b1a80; 1 drivers
v0x27c7bc0_0 .alias "result", 0 0, v0x27c82d0_0;
S_0x27c7150 .scope module, "xor_2" "xor_1bit" 4 14, 5 35, S_0x27c7060;
 .timescale 0 0;
L_0x28b1e00/d .functor NAND 1, L_0x28b1cf0, L_0x28b6860, C4<1>, C4<1>;
L_0x28b1e00 .delay (20,20,20) L_0x28b1e00/d;
L_0x28b1f50/d .functor NOR 1, L_0x28b1cf0, L_0x28b6860, C4<0>, C4<0>;
L_0x28b1f50 .delay (20,20,20) L_0x28b1f50/d;
L_0x27cd370/d .functor NOT 1, L_0x28b1f50, C4<0>, C4<0>, C4<0>;
L_0x27cd370 .delay (10,10,10) L_0x27cd370/d;
L_0x27d3cf0/d .functor NAND 1, L_0x27cd370, L_0x28b1e00, C4<1>, C4<1>;
L_0x27d3cf0 .delay (20,20,20) L_0x27d3cf0/d;
L_0x28b20a0/d .functor NOT 1, L_0x27d3cf0, C4<0>, C4<0>, C4<0>;
L_0x28b20a0 .delay (10,10,10) L_0x28b20a0/d;
v0x27c7240_0 .alias "a", 0 0, v0x27c82d0_0;
v0x27c72e0_0 .alias "b", 0 0, v0x27c8b20_0;
v0x27c7380_0 .net "nand_ab", 0 0, L_0x28b1e00; 1 drivers
v0x27c7420_0 .net "nor_ab", 0 0, L_0x28b1f50; 1 drivers
v0x27c74a0_0 .net "nxor_ab", 0 0, L_0x27d3cf0; 1 drivers
v0x27c7540_0 .net "or_ab", 0 0, L_0x27cd370; 1 drivers
v0x27c7620_0 .alias "result", 0 0, v0x27c9180_0;
S_0x27c6b10 .scope module, "xor_gate" "xor_1bit" 2 23, 5 35, S_0x27c2dd0;
 .timescale 0 0;
L_0x28b2840/d .functor NAND 1, L_0x28b1410, L_0x28b14b0, C4<1>, C4<1>;
L_0x28b2840 .delay (20,20,20) L_0x28b2840/d;
L_0x28b28e0/d .functor NOR 1, L_0x28b1410, L_0x28b14b0, C4<0>, C4<0>;
L_0x28b28e0 .delay (20,20,20) L_0x28b28e0/d;
L_0x28b2a50/d .functor NOT 1, L_0x28b28e0, C4<0>, C4<0>, C4<0>;
L_0x28b2a50 .delay (10,10,10) L_0x28b2a50/d;
L_0x28b2b40/d .functor NAND 1, L_0x28b2a50, L_0x28b2840, C4<1>, C4<1>;
L_0x28b2b40 .delay (20,20,20) L_0x28b2b40/d;
L_0x28b2c80/d .functor NOT 1, L_0x28b2b40, C4<0>, C4<0>, C4<0>;
L_0x28b2c80 .delay (10,10,10) L_0x28b2c80/d;
v0x27c6c00_0 .alias "a", 0 0, v0x27c8dc0_0;
v0x27c6c80_0 .alias "b", 0 0, v0x27c8e40_0;
v0x27c6d50_0 .net "nand_ab", 0 0, L_0x28b2840; 1 drivers
v0x27c6dd0_0 .net "nor_ab", 0 0, L_0x28b28e0; 1 drivers
v0x27c6e50_0 .net "nxor_ab", 0 0, L_0x28b2b40; 1 drivers
v0x27c6ed0_0 .net "or_ab", 0 0, L_0x28b2a50; 1 drivers
v0x27c6f90_0 .alias "result", 0 0, v0x27c9520_0;
S_0x27c5f20 .scope module, "nand_and_gate" "nand_and_1bit" 2 24, 5 19, S_0x27c2dd0;
 .timescale 0 0;
L_0x28b2db0/d .functor NAND 1, L_0x28b1410, L_0x28b14b0, C4<1>, C4<1>;
L_0x28b2db0 .delay (20,20,20) L_0x28b2db0/d;
L_0x28b2ea0/d .functor NOT 1, L_0x28b2db0, C4<0>, C4<0>, C4<0>;
L_0x28b2ea0 .delay (10,10,10) L_0x28b2ea0/d;
v0x27c6790_0 .alias "a", 0 0, v0x27c8dc0_0;
v0x27c6830_0 .net "and_ab", 0 0, L_0x28b2ea0; 1 drivers
v0x27c68b0_0 .alias "b", 0 0, v0x27c8e40_0;
v0x27c6930_0 .net "nand_ab", 0 0, L_0x28b2db0; 1 drivers
v0x27c6a10_0 .alias "othercontrolsignal", 0 0, v0x283e7a0_0;
v0x27c6a90_0 .alias "result", 0 0, v0x27c9290_0;
S_0x27c6010 .scope module, "mux0" "mux_1bit" 5 32, 3 2, S_0x27c5f20;
 .timescale 0 0;
L_0x28b2f90/d .functor NAND 1, L_0x28b2ea0, v0x27d62f0_0, C4<1>, C4<1>;
L_0x28b2f90 .delay (20,20,20) L_0x28b2f90/d;
L_0x28b3030/d .functor NOT 1, L_0x28b2f90, C4<0>, C4<0>, C4<0>;
L_0x28b3030 .delay (10,10,10) L_0x28b3030/d;
L_0x28b3160/d .functor NOT 1, v0x27d62f0_0, C4<0>, C4<0>, C4<0>;
L_0x28b3160 .delay (10,10,10) L_0x28b3160/d;
L_0x28b3220/d .functor NAND 1, L_0x28b2db0, L_0x28b3160, C4<1>, C4<1>;
L_0x28b3220 .delay (20,20,20) L_0x28b3220/d;
L_0x28b3370/d .functor NOT 1, L_0x28b3220, C4<0>, C4<0>, C4<0>;
L_0x28b3370 .delay (10,10,10) L_0x28b3370/d;
L_0x28b3460/d .functor NOR 1, L_0x28b3370, L_0x28b3030, C4<0>, C4<0>;
L_0x28b3460 .delay (20,20,20) L_0x28b3460/d;
L_0x28b3600/d .functor NOT 1, L_0x28b3460, C4<0>, C4<0>, C4<0>;
L_0x28b3600 .delay (10,10,10) L_0x28b3600/d;
v0x27c6100_0 .net "and_in0ncom", 0 0, L_0x28b3370; 1 drivers
v0x27c6180_0 .net "and_in1com", 0 0, L_0x28b3030; 1 drivers
v0x27c6200_0 .alias "in0", 0 0, v0x27c6930_0;
v0x27c62a0_0 .alias "in1", 0 0, v0x27c6830_0;
v0x27c6320_0 .net "nand_in0ncom", 0 0, L_0x28b3220; 1 drivers
v0x27c63c0_0 .net "nand_in1com", 0 0, L_0x28b2f90; 1 drivers
v0x27c64a0_0 .net "ncom", 0 0, L_0x28b3160; 1 drivers
v0x27c6540_0 .net "nor_wire", 0 0, L_0x28b3460; 1 drivers
v0x27c65e0_0 .alias "result", 0 0, v0x27c9290_0;
v0x27c66b0_0 .alias "sel0", 0 0, v0x283e7a0_0;
S_0x27c5480 .scope module, "nor_or_gate" "nor_or_1bit" 2 25, 5 3, S_0x27c2dd0;
 .timescale 0 0;
L_0x28b3730/d .functor NOR 1, L_0x28b1410, L_0x28b14b0, C4<0>, C4<0>;
L_0x28b3730 .delay (20,20,20) L_0x28b3730/d;
L_0x28b3860/d .functor NOT 1, L_0x28b3730, C4<0>, C4<0>, C4<0>;
L_0x28b3860 .delay (10,10,10) L_0x28b3860/d;
v0x27c5c00_0 .alias "a", 0 0, v0x27c8dc0_0;
v0x27c5c80_0 .alias "b", 0 0, v0x27c8e40_0;
v0x27c5d20_0 .net "nor_ab", 0 0, L_0x28b3730; 1 drivers
v0x27c5da0_0 .net "or_ab", 0 0, L_0x28b3860; 1 drivers
v0x27c5e20_0 .alias "othercontrolsignal", 0 0, v0x283e7a0_0;
v0x27c5ea0_0 .alias "result", 0 0, v0x27c9410_0;
S_0x27c5570 .scope module, "mux0" "mux_1bit" 5 16, 3 2, S_0x27c5480;
 .timescale 0 0;
L_0x28b39b0/d .functor NAND 1, L_0x28b3860, v0x27d62f0_0, C4<1>, C4<1>;
L_0x28b39b0 .delay (20,20,20) L_0x28b39b0/d;
L_0x28b3a70/d .functor NOT 1, L_0x28b39b0, C4<0>, C4<0>, C4<0>;
L_0x28b3a70 .delay (10,10,10) L_0x28b3a70/d;
L_0x28b3ba0/d .functor NOT 1, v0x27d62f0_0, C4<0>, C4<0>, C4<0>;
L_0x28b3ba0 .delay (10,10,10) L_0x28b3ba0/d;
L_0x28b3c60/d .functor NAND 1, L_0x28b3730, L_0x28b3ba0, C4<1>, C4<1>;
L_0x28b3c60 .delay (20,20,20) L_0x28b3c60/d;
L_0x28b3db0/d .functor NOT 1, L_0x28b3c60, C4<0>, C4<0>, C4<0>;
L_0x28b3db0 .delay (10,10,10) L_0x28b3db0/d;
L_0x28b3ea0/d .functor NOR 1, L_0x28b3db0, L_0x28b3a70, C4<0>, C4<0>;
L_0x28b3ea0 .delay (20,20,20) L_0x28b3ea0/d;
L_0x28b4040/d .functor NOT 1, L_0x28b3ea0, C4<0>, C4<0>, C4<0>;
L_0x28b4040 .delay (10,10,10) L_0x28b4040/d;
v0x27c5660_0 .net "and_in0ncom", 0 0, L_0x28b3db0; 1 drivers
v0x27c56e0_0 .net "and_in1com", 0 0, L_0x28b3a70; 1 drivers
v0x27c5760_0 .alias "in0", 0 0, v0x27c5d20_0;
v0x27c57e0_0 .alias "in1", 0 0, v0x27c5da0_0;
v0x27c5860_0 .net "nand_in0ncom", 0 0, L_0x28b3c60; 1 drivers
v0x27c58e0_0 .net "nand_in1com", 0 0, L_0x28b39b0; 1 drivers
v0x27c5960_0 .net "ncom", 0 0, L_0x28b3ba0; 1 drivers
v0x27c59e0_0 .net "nor_wire", 0 0, L_0x28b3ea0; 1 drivers
v0x27c5ab0_0 .alias "result", 0 0, v0x27c9410_0;
v0x27c5b80_0 .alias "sel0", 0 0, v0x283e7a0_0;
S_0x27c2ec0 .scope module, "mainMux" "mux_alu" 2 28, 3 22, S_0x27c2dd0;
 .timescale 0 0;
v0x27c4cd0_0 .alias "in0", 0 0, v0x27c9180_0;
v0x27c4d80_0 .alias "in1", 0 0, v0x27c9520_0;
v0x27c4e30_0 .alias "in2", 0 0, v0x27c9290_0;
v0x27c4ee0_0 .alias "in3", 0 0, v0x27c9410_0;
v0x27c4fc0_0 .net "in4", 0 0, C4<0>; 1 drivers
v0x27c5070_0 .alias "result", 0 0, v0x27c8fd0_0;
v0x27c50f0_0 .net "sel0", 0 0, L_0x28b6160; 1 drivers
v0x27c5170_0 .net "sel1", 0 0, L_0x28b6200; 1 drivers
v0x27c51f0_0 .net "sel2", 0 0, L_0x28b6330; 1 drivers
v0x27c52a0_0 .net "w0", 0 0, L_0x28b4800; 1 drivers
v0x27c5380_0 .net "w1", 0 0, L_0x28b4f80; 1 drivers
v0x27c5400_0 .net "w2", 0 0, L_0x28b57d0; 1 drivers
S_0x27c4580 .scope module, "mux00" "mux_1bit" 3 37, 3 2, S_0x27c2ec0;
 .timescale 0 0;
L_0x28b4170/d .functor NAND 1, L_0x28b2c80, L_0x28b6160, C4<1>, C4<1>;
L_0x28b4170 .delay (20,20,20) L_0x28b4170/d;
L_0x28b4230/d .functor NOT 1, L_0x28b4170, C4<0>, C4<0>, C4<0>;
L_0x28b4230 .delay (10,10,10) L_0x28b4230/d;
L_0x28b4360/d .functor NOT 1, L_0x28b6160, C4<0>, C4<0>, C4<0>;
L_0x28b4360 .delay (10,10,10) L_0x28b4360/d;
L_0x28b44b0/d .functor NAND 1, L_0x28b20a0, L_0x28b4360, C4<1>, C4<1>;
L_0x28b44b0 .delay (20,20,20) L_0x28b44b0/d;
L_0x28b4570/d .functor NOT 1, L_0x28b44b0, C4<0>, C4<0>, C4<0>;
L_0x28b4570 .delay (10,10,10) L_0x28b4570/d;
L_0x28b4660/d .functor NOR 1, L_0x28b4570, L_0x28b4230, C4<0>, C4<0>;
L_0x28b4660 .delay (20,20,20) L_0x28b4660/d;
L_0x28b4800/d .functor NOT 1, L_0x28b4660, C4<0>, C4<0>, C4<0>;
L_0x28b4800 .delay (10,10,10) L_0x28b4800/d;
v0x27c4670_0 .net "and_in0ncom", 0 0, L_0x28b4570; 1 drivers
v0x27c4730_0 .net "and_in1com", 0 0, L_0x28b4230; 1 drivers
v0x27c47d0_0 .alias "in0", 0 0, v0x27c9180_0;
v0x27c4870_0 .alias "in1", 0 0, v0x27c9520_0;
v0x27c48f0_0 .net "nand_in0ncom", 0 0, L_0x28b44b0; 1 drivers
v0x27c4990_0 .net "nand_in1com", 0 0, L_0x28b4170; 1 drivers
v0x27c4a30_0 .net "ncom", 0 0, L_0x28b4360; 1 drivers
v0x27c4ad0_0 .net "nor_wire", 0 0, L_0x28b4660; 1 drivers
v0x27c4b70_0 .alias "result", 0 0, v0x27c52a0_0;
v0x27c4bf0_0 .alias "sel0", 0 0, v0x27c50f0_0;
S_0x27c3e30 .scope module, "mux01" "mux_1bit" 3 38, 3 2, S_0x27c2ec0;
 .timescale 0 0;
L_0x28b4930/d .functor NAND 1, L_0x28b4040, L_0x28b6160, C4<1>, C4<1>;
L_0x28b4930 .delay (20,20,20) L_0x28b4930/d;
L_0x28b49f0/d .functor NOT 1, L_0x28b4930, C4<0>, C4<0>, C4<0>;
L_0x28b49f0 .delay (10,10,10) L_0x28b49f0/d;
L_0x28b4b20/d .functor NOT 1, L_0x28b6160, C4<0>, C4<0>, C4<0>;
L_0x28b4b20 .delay (10,10,10) L_0x28b4b20/d;
L_0x28b4be0/d .functor NAND 1, L_0x28b3600, L_0x28b4b20, C4<1>, C4<1>;
L_0x28b4be0 .delay (20,20,20) L_0x28b4be0/d;
L_0x28b4cf0/d .functor NOT 1, L_0x28b4be0, C4<0>, C4<0>, C4<0>;
L_0x28b4cf0 .delay (10,10,10) L_0x28b4cf0/d;
L_0x28b4de0/d .functor NOR 1, L_0x28b4cf0, L_0x28b49f0, C4<0>, C4<0>;
L_0x28b4de0 .delay (20,20,20) L_0x28b4de0/d;
L_0x28b4f80/d .functor NOT 1, L_0x28b4de0, C4<0>, C4<0>, C4<0>;
L_0x28b4f80 .delay (10,10,10) L_0x28b4f80/d;
v0x27c3f20_0 .net "and_in0ncom", 0 0, L_0x28b4cf0; 1 drivers
v0x27c3fe0_0 .net "and_in1com", 0 0, L_0x28b49f0; 1 drivers
v0x27c4080_0 .alias "in0", 0 0, v0x27c9290_0;
v0x27c4120_0 .alias "in1", 0 0, v0x27c9410_0;
v0x27c41a0_0 .net "nand_in0ncom", 0 0, L_0x28b4be0; 1 drivers
v0x27c4240_0 .net "nand_in1com", 0 0, L_0x28b4930; 1 drivers
v0x27c42e0_0 .net "ncom", 0 0, L_0x28b4b20; 1 drivers
v0x27c4380_0 .net "nor_wire", 0 0, L_0x28b4de0; 1 drivers
v0x27c4420_0 .alias "result", 0 0, v0x27c5380_0;
v0x27c44a0_0 .alias "sel0", 0 0, v0x27c50f0_0;
S_0x27c36e0 .scope module, "mux1" "mux_1bit" 3 39, 3 2, S_0x27c2ec0;
 .timescale 0 0;
L_0x28b50b0/d .functor NAND 1, L_0x28b4f80, L_0x28b6200, C4<1>, C4<1>;
L_0x28b50b0 .delay (20,20,20) L_0x28b50b0/d;
L_0x28b5200/d .functor NOT 1, L_0x28b50b0, C4<0>, C4<0>, C4<0>;
L_0x28b5200 .delay (10,10,10) L_0x28b5200/d;
L_0x28b5330/d .functor NOT 1, L_0x28b6200, C4<0>, C4<0>, C4<0>;
L_0x28b5330 .delay (10,10,10) L_0x28b5330/d;
L_0x28b53f0/d .functor NAND 1, L_0x28b4800, L_0x28b5330, C4<1>, C4<1>;
L_0x28b53f0 .delay (20,20,20) L_0x28b53f0/d;
L_0x28b5540/d .functor NOT 1, L_0x28b53f0, C4<0>, C4<0>, C4<0>;
L_0x28b5540 .delay (10,10,10) L_0x28b5540/d;
L_0x28b5630/d .functor NOR 1, L_0x28b5540, L_0x28b5200, C4<0>, C4<0>;
L_0x28b5630 .delay (20,20,20) L_0x28b5630/d;
L_0x28b57d0/d .functor NOT 1, L_0x28b5630, C4<0>, C4<0>, C4<0>;
L_0x28b57d0 .delay (10,10,10) L_0x28b57d0/d;
v0x27c37d0_0 .net "and_in0ncom", 0 0, L_0x28b5540; 1 drivers
v0x27c3890_0 .net "and_in1com", 0 0, L_0x28b5200; 1 drivers
v0x27c3930_0 .alias "in0", 0 0, v0x27c52a0_0;
v0x27c39d0_0 .alias "in1", 0 0, v0x27c5380_0;
v0x27c3a50_0 .net "nand_in0ncom", 0 0, L_0x28b53f0; 1 drivers
v0x27c3af0_0 .net "nand_in1com", 0 0, L_0x28b50b0; 1 drivers
v0x27c3b90_0 .net "ncom", 0 0, L_0x28b5330; 1 drivers
v0x27c3c30_0 .net "nor_wire", 0 0, L_0x28b5630; 1 drivers
v0x27c3cd0_0 .alias "result", 0 0, v0x27c5400_0;
v0x27c3d50_0 .alias "sel0", 0 0, v0x27c5170_0;
S_0x27c2fb0 .scope module, "mux2" "mux_1bit" 3 40, 3 2, S_0x27c2ec0;
 .timescale 0 0;
L_0x28b5900/d .functor NAND 1, C4<0>, L_0x28b6330, C4<1>, C4<1>;
L_0x28b5900 .delay (20,20,20) L_0x28b5900/d;
L_0x28b5a60/d .functor NOT 1, L_0x28b5900, C4<0>, C4<0>, C4<0>;
L_0x28b5a60 .delay (10,10,10) L_0x28b5a60/d;
L_0x28b5b90/d .functor NOT 1, L_0x28b6330, C4<0>, C4<0>, C4<0>;
L_0x28b5b90 .delay (10,10,10) L_0x28b5b90/d;
L_0x28b5c50/d .functor NAND 1, L_0x28b57d0, L_0x28b5b90, C4<1>, C4<1>;
L_0x28b5c50 .delay (20,20,20) L_0x28b5c50/d;
L_0x28b5da0/d .functor NOT 1, L_0x28b5c50, C4<0>, C4<0>, C4<0>;
L_0x28b5da0 .delay (10,10,10) L_0x28b5da0/d;
L_0x28b5e90/d .functor NOR 1, L_0x28b5da0, L_0x28b5a60, C4<0>, C4<0>;
L_0x28b5e90 .delay (20,20,20) L_0x28b5e90/d;
L_0x28b6030/d .functor NOT 1, L_0x28b5e90, C4<0>, C4<0>, C4<0>;
L_0x28b6030 .delay (10,10,10) L_0x28b6030/d;
v0x27c30a0_0 .net "and_in0ncom", 0 0, L_0x28b5da0; 1 drivers
v0x27c3120_0 .net "and_in1com", 0 0, L_0x28b5a60; 1 drivers
v0x27c31c0_0 .alias "in0", 0 0, v0x27c5400_0;
v0x27c3260_0 .alias "in1", 0 0, v0x27c4fc0_0;
v0x27c32e0_0 .net "nand_in0ncom", 0 0, L_0x28b5c50; 1 drivers
v0x27c3380_0 .net "nand_in1com", 0 0, L_0x28b5900; 1 drivers
v0x27c3460_0 .net "ncom", 0 0, L_0x28b5b90; 1 drivers
v0x27c3500_0 .net "nor_wire", 0 0, L_0x28b5e90; 1 drivers
v0x27c35a0_0 .alias "result", 0 0, v0x27c8fd0_0;
v0x27c3640_0 .alias "sel0", 0 0, v0x27c51f0_0;
S_0x27bc2e0 .scope generate, "ALU32[17]" "ALU32[17]" 2 105, 2 105, S_0x2765440;
 .timescale 0 0;
P_0x27ba8f8 .param/l "i" 2 105, +C4<010001>;
S_0x27bc410 .scope module, "_alu" "ALU_1bit" 2 106, 2 3, S_0x27bc2e0;
 .timescale 0 0;
L_0x28b1550/d .functor NOT 1, L_0x28b6db0, C4<0>, C4<0>, C4<0>;
L_0x28b1550 .delay (10,10,10) L_0x28b1550/d;
v0x27c21a0_0 .net "carryin", 0 0, L_0x28b6e50; 1 drivers
v0x27c2240_0 .net "carryout", 0 0, L_0x28b8230; 1 drivers
v0x27c22c0_0 .alias "invertB", 0 0, v0x283e550_0;
v0x27c2340_0 .alias "muxIndex", 2 0, v0x283e5d0_0;
v0x27c23c0_0 .net "notB", 0 0, L_0x28b1550; 1 drivers
v0x27c2440_0 .net "operandA", 0 0, L_0x28b6d10; 1 drivers
v0x27c24c0_0 .net "operandB", 0 0, L_0x28b6db0; 1 drivers
v0x27c25d0_0 .alias "othercontrolsignal", 0 0, v0x283e7a0_0;
v0x27c2650_0 .net "result", 0 0, L_0x28bbd60; 1 drivers
v0x27c2720_0 .net "trueB", 0 0, L_0x28b7120; 1 drivers
v0x27c2800_0 .net "wAddSub", 0 0, L_0x28b7b60; 1 drivers
v0x27c2910_0 .net "wNandAnd", 0 0, L_0x28b92f0; 1 drivers
v0x27c2a90_0 .net "wNorOr", 0 0, L_0x28b9d30; 1 drivers
v0x27c2ba0_0 .net "wXor", 0 0, L_0x28b8890; 1 drivers
L_0x28bbe90 .part v0x283cb80_0, 0, 1;
L_0x28bbf30 .part v0x283cb80_0, 1, 1;
L_0x28bc060 .part v0x283cb80_0, 2, 1;
S_0x27c19d0 .scope module, "mux_invertB" "mux_1bit" 2 18, 3 2, S_0x27bc410;
 .timescale 0 0;
L_0x2888d10/d .functor NAND 1, L_0x28b1550, v0x283cb00_0, C4<1>, C4<1>;
L_0x2888d10 .delay (20,20,20) L_0x2888d10/d;
L_0x2888df0/d .functor NOT 1, L_0x2888d10, C4<0>, C4<0>, C4<0>;
L_0x2888df0 .delay (10,10,10) L_0x2888df0/d;
L_0x28b65e0/d .functor NOT 1, v0x283cb00_0, C4<0>, C4<0>, C4<0>;
L_0x28b65e0 .delay (10,10,10) L_0x28b65e0/d;
L_0x28b66a0/d .functor NAND 1, L_0x28b6db0, L_0x28b65e0, C4<1>, C4<1>;
L_0x28b66a0 .delay (20,20,20) L_0x28b66a0/d;
L_0x28b6760/d .functor NOT 1, L_0x28b66a0, C4<0>, C4<0>, C4<0>;
L_0x28b6760 .delay (10,10,10) L_0x28b6760/d;
L_0x28b6fa0/d .functor NOR 1, L_0x28b6760, L_0x2888df0, C4<0>, C4<0>;
L_0x28b6fa0 .delay (20,20,20) L_0x28b6fa0/d;
L_0x28b7120/d .functor NOT 1, L_0x28b6fa0, C4<0>, C4<0>, C4<0>;
L_0x28b7120 .delay (10,10,10) L_0x28b7120/d;
v0x27c1ac0_0 .net "and_in0ncom", 0 0, L_0x28b6760; 1 drivers
v0x27c1b80_0 .net "and_in1com", 0 0, L_0x2888df0; 1 drivers
v0x27c1c20_0 .alias "in0", 0 0, v0x27c24c0_0;
v0x27c1ca0_0 .alias "in1", 0 0, v0x27c23c0_0;
v0x27c1d20_0 .net "nand_in0ncom", 0 0, L_0x28b66a0; 1 drivers
v0x27c1dc0_0 .net "nand_in1com", 0 0, L_0x2888d10; 1 drivers
v0x27c1e60_0 .net "ncom", 0 0, L_0x28b65e0; 1 drivers
v0x27c1f00_0 .net "nor_wire", 0 0, L_0x28b6fa0; 1 drivers
v0x27c1ff0_0 .alias "result", 0 0, v0x27c2720_0;
v0x27c20c0_0 .alias "sel0", 0 0, v0x283e550_0;
S_0x27c06e0 .scope module, "adder" "adder_1bit" 2 22, 4 1, S_0x27bc410;
 .timescale 0 0;
L_0x28b7c70/d .functor NAND 1, L_0x28b6d10, L_0x28b7120, C4<1>, C4<1>;
L_0x28b7c70 .delay (20,20,20) L_0x28b7c70/d;
L_0x28b7de0/d .functor NOT 1, L_0x28b7c70, C4<0>, C4<0>, C4<0>;
L_0x28b7de0 .delay (10,10,10) L_0x28b7de0/d;
L_0x28b7ef0/d .functor NAND 1, L_0x28b6e50, L_0x28b75c0, C4<1>, C4<1>;
L_0x28b7ef0 .delay (20,20,20) L_0x28b7ef0/d;
L_0x28b7fb0/d .functor NOT 1, L_0x28b7ef0, C4<0>, C4<0>, C4<0>;
L_0x28b7fb0 .delay (10,10,10) L_0x28b7fb0/d;
L_0x28b80c0/d .functor NOR 1, L_0x28b7fb0, L_0x28b7de0, C4<0>, C4<0>;
L_0x28b80c0 .delay (20,20,20) L_0x28b80c0/d;
L_0x28b8230/d .functor NOT 1, L_0x28b80c0, C4<0>, C4<0>, C4<0>;
L_0x28b8230 .delay (10,10,10) L_0x28b8230/d;
v0x27c12c0_0 .alias "a", 0 0, v0x27c2440_0;
v0x27c13d0_0 .net "and_ab", 0 0, L_0x28b7de0; 1 drivers
v0x27c1470_0 .net "and_xor_ab_c", 0 0, L_0x28b7fb0; 1 drivers
v0x27c1510_0 .alias "b", 0 0, v0x27c2720_0;
v0x27c1590_0 .alias "carryin", 0 0, v0x27c21a0_0;
v0x27c1610_0 .alias "carryout", 0 0, v0x27c2240_0;
v0x27c16d0_0 .net "nand_ab", 0 0, L_0x28b7c70; 1 drivers
v0x27c1750_0 .net "nand_xor_ab_c", 0 0, L_0x28b7ef0; 1 drivers
v0x27c17d0_0 .net "nco", 0 0, L_0x28b80c0; 1 drivers
v0x27c1870_0 .alias "sum", 0 0, v0x27c2800_0;
v0x27c1950_0 .net "xor_ab", 0 0, L_0x28b75c0; 1 drivers
S_0x27c0d70 .scope module, "xor_1" "xor_1bit" 4 13, 5 35, S_0x27c06e0;
 .timescale 0 0;
L_0x28b7250/d .functor NAND 1, L_0x28b6d10, L_0x28b7120, C4<1>, C4<1>;
L_0x28b7250 .delay (20,20,20) L_0x28b7250/d;
L_0x28b72f0/d .functor NOR 1, L_0x28b6d10, L_0x28b7120, C4<0>, C4<0>;
L_0x28b72f0 .delay (20,20,20) L_0x28b72f0/d;
L_0x28b7390/d .functor NOT 1, L_0x28b72f0, C4<0>, C4<0>, C4<0>;
L_0x28b7390 .delay (10,10,10) L_0x28b7390/d;
L_0x28b7480/d .functor NAND 1, L_0x28b7390, L_0x28b7250, C4<1>, C4<1>;
L_0x28b7480 .delay (20,20,20) L_0x28b7480/d;
L_0x28b75c0/d .functor NOT 1, L_0x28b7480, C4<0>, C4<0>, C4<0>;
L_0x28b75c0 .delay (10,10,10) L_0x28b75c0/d;
v0x27c0e60_0 .alias "a", 0 0, v0x27c2440_0;
v0x27c0f00_0 .alias "b", 0 0, v0x27c2720_0;
v0x27c0fa0_0 .net "nand_ab", 0 0, L_0x28b7250; 1 drivers
v0x27c1040_0 .net "nor_ab", 0 0, L_0x28b72f0; 1 drivers
v0x27c10c0_0 .net "nxor_ab", 0 0, L_0x28b7480; 1 drivers
v0x27c1160_0 .net "or_ab", 0 0, L_0x28b7390; 1 drivers
v0x27c1240_0 .alias "result", 0 0, v0x27c1950_0;
S_0x27c07d0 .scope module, "xor_2" "xor_1bit" 4 14, 5 35, S_0x27c06e0;
 .timescale 0 0;
L_0x28b76d0/d .functor NAND 1, L_0x28b75c0, L_0x28b6e50, C4<1>, C4<1>;
L_0x28b76d0 .delay (20,20,20) L_0x28b76d0/d;
L_0x28b7820/d .functor NOR 1, L_0x28b75c0, L_0x28b6e50, C4<0>, C4<0>;
L_0x28b7820 .delay (20,20,20) L_0x28b7820/d;
L_0x28b7990/d .functor NOT 1, L_0x28b7820, C4<0>, C4<0>, C4<0>;
L_0x28b7990 .delay (10,10,10) L_0x28b7990/d;
L_0x28b7a50/d .functor NAND 1, L_0x28b7990, L_0x28b76d0, C4<1>, C4<1>;
L_0x28b7a50 .delay (20,20,20) L_0x28b7a50/d;
L_0x28b7b60/d .functor NOT 1, L_0x28b7a50, C4<0>, C4<0>, C4<0>;
L_0x28b7b60 .delay (10,10,10) L_0x28b7b60/d;
v0x27c08c0_0 .alias "a", 0 0, v0x27c1950_0;
v0x27c0960_0 .alias "b", 0 0, v0x27c21a0_0;
v0x27c0a00_0 .net "nand_ab", 0 0, L_0x28b76d0; 1 drivers
v0x27c0aa0_0 .net "nor_ab", 0 0, L_0x28b7820; 1 drivers
v0x27c0b20_0 .net "nxor_ab", 0 0, L_0x28b7a50; 1 drivers
v0x27c0bc0_0 .net "or_ab", 0 0, L_0x28b7990; 1 drivers
v0x27c0ca0_0 .alias "result", 0 0, v0x27c2800_0;
S_0x27c0190 .scope module, "xor_gate" "xor_1bit" 2 23, 5 35, S_0x27bc410;
 .timescale 0 0;
L_0x28b83f0/d .functor NAND 1, L_0x28b6d10, L_0x28b6db0, C4<1>, C4<1>;
L_0x28b83f0 .delay (20,20,20) L_0x28b83f0/d;
L_0x28b84b0/d .functor NOR 1, L_0x28b6d10, L_0x28b6db0, C4<0>, C4<0>;
L_0x28b84b0 .delay (20,20,20) L_0x28b84b0/d;
L_0x28b8640/d .functor NOT 1, L_0x28b84b0, C4<0>, C4<0>, C4<0>;
L_0x28b8640 .delay (10,10,10) L_0x28b8640/d;
L_0x28b8730/d .functor NAND 1, L_0x28b8640, L_0x28b83f0, C4<1>, C4<1>;
L_0x28b8730 .delay (20,20,20) L_0x28b8730/d;
L_0x28b8890/d .functor NOT 1, L_0x28b8730, C4<0>, C4<0>, C4<0>;
L_0x28b8890 .delay (10,10,10) L_0x28b8890/d;
v0x27c0280_0 .alias "a", 0 0, v0x27c2440_0;
v0x27c0300_0 .alias "b", 0 0, v0x27c24c0_0;
v0x27c03d0_0 .net "nand_ab", 0 0, L_0x28b83f0; 1 drivers
v0x27c0450_0 .net "nor_ab", 0 0, L_0x28b84b0; 1 drivers
v0x27c04d0_0 .net "nxor_ab", 0 0, L_0x28b8730; 1 drivers
v0x27c0550_0 .net "or_ab", 0 0, L_0x28b8640; 1 drivers
v0x27c0610_0 .alias "result", 0 0, v0x27c2ba0_0;
S_0x27bf5a0 .scope module, "nand_and_gate" "nand_and_1bit" 2 24, 5 19, S_0x27bc410;
 .timescale 0 0;
L_0x28b89e0/d .functor NAND 1, L_0x28b6d10, L_0x28b6db0, C4<1>, C4<1>;
L_0x28b89e0 .delay (20,20,20) L_0x28b89e0/d;
L_0x28b8b10/d .functor NOT 1, L_0x28b89e0, C4<0>, C4<0>, C4<0>;
L_0x28b8b10 .delay (10,10,10) L_0x28b8b10/d;
v0x27bfe10_0 .alias "a", 0 0, v0x27c2440_0;
v0x27bfeb0_0 .net "and_ab", 0 0, L_0x28b8b10; 1 drivers
v0x27bff30_0 .alias "b", 0 0, v0x27c24c0_0;
v0x27bffb0_0 .net "nand_ab", 0 0, L_0x28b89e0; 1 drivers
v0x27c0090_0 .alias "othercontrolsignal", 0 0, v0x283e7a0_0;
v0x27c0110_0 .alias "result", 0 0, v0x27c2910_0;
S_0x27bf690 .scope module, "mux0" "mux_1bit" 5 32, 3 2, S_0x27bf5a0;
 .timescale 0 0;
L_0x28b8c60/d .functor NAND 1, L_0x28b8b10, v0x27d62f0_0, C4<1>, C4<1>;
L_0x28b8c60 .delay (20,20,20) L_0x28b8c60/d;
L_0x28b8d20/d .functor NOT 1, L_0x28b8c60, C4<0>, C4<0>, C4<0>;
L_0x28b8d20 .delay (10,10,10) L_0x28b8d20/d;
L_0x28b8e50/d .functor NOT 1, v0x27d62f0_0, C4<0>, C4<0>, C4<0>;
L_0x28b8e50 .delay (10,10,10) L_0x28b8e50/d;
L_0x28b8f10/d .functor NAND 1, L_0x28b89e0, L_0x28b8e50, C4<1>, C4<1>;
L_0x28b8f10 .delay (20,20,20) L_0x28b8f10/d;
L_0x28b9060/d .functor NOT 1, L_0x28b8f10, C4<0>, C4<0>, C4<0>;
L_0x28b9060 .delay (10,10,10) L_0x28b9060/d;
L_0x28b9150/d .functor NOR 1, L_0x28b9060, L_0x28b8d20, C4<0>, C4<0>;
L_0x28b9150 .delay (20,20,20) L_0x28b9150/d;
L_0x28b92f0/d .functor NOT 1, L_0x28b9150, C4<0>, C4<0>, C4<0>;
L_0x28b92f0 .delay (10,10,10) L_0x28b92f0/d;
v0x27bf780_0 .net "and_in0ncom", 0 0, L_0x28b9060; 1 drivers
v0x27bf800_0 .net "and_in1com", 0 0, L_0x28b8d20; 1 drivers
v0x27bf880_0 .alias "in0", 0 0, v0x27bffb0_0;
v0x27bf920_0 .alias "in1", 0 0, v0x27bfeb0_0;
v0x27bf9a0_0 .net "nand_in0ncom", 0 0, L_0x28b8f10; 1 drivers
v0x27bfa40_0 .net "nand_in1com", 0 0, L_0x28b8c60; 1 drivers
v0x27bfb20_0 .net "ncom", 0 0, L_0x28b8e50; 1 drivers
v0x27bfbc0_0 .net "nor_wire", 0 0, L_0x28b9150; 1 drivers
v0x27bfc60_0 .alias "result", 0 0, v0x27c2910_0;
v0x27bfd30_0 .alias "sel0", 0 0, v0x283e7a0_0;
S_0x27beb50 .scope module, "nor_or_gate" "nor_or_1bit" 2 25, 5 3, S_0x27bc410;
 .timescale 0 0;
L_0x28b9420/d .functor NOR 1, L_0x28b6d10, L_0x28b6db0, C4<0>, C4<0>;
L_0x28b9420 .delay (20,20,20) L_0x28b9420/d;
L_0x28b9550/d .functor NOT 1, L_0x28b9420, C4<0>, C4<0>, C4<0>;
L_0x28b9550 .delay (10,10,10) L_0x28b9550/d;
v0x27bf280_0 .alias "a", 0 0, v0x27c2440_0;
v0x27bf300_0 .alias "b", 0 0, v0x27c24c0_0;
v0x27bf3a0_0 .net "nor_ab", 0 0, L_0x28b9420; 1 drivers
v0x27bf420_0 .net "or_ab", 0 0, L_0x28b9550; 1 drivers
v0x27bf4a0_0 .alias "othercontrolsignal", 0 0, v0x283e7a0_0;
v0x27bf520_0 .alias "result", 0 0, v0x27c2a90_0;
S_0x27bec40 .scope module, "mux0" "mux_1bit" 5 16, 3 2, S_0x27beb50;
 .timescale 0 0;
L_0x28b96a0/d .functor NAND 1, L_0x28b9550, v0x27d62f0_0, C4<1>, C4<1>;
L_0x28b96a0 .delay (20,20,20) L_0x28b96a0/d;
L_0x28b9760/d .functor NOT 1, L_0x28b96a0, C4<0>, C4<0>, C4<0>;
L_0x28b9760 .delay (10,10,10) L_0x28b9760/d;
L_0x28b9890/d .functor NOT 1, v0x27d62f0_0, C4<0>, C4<0>, C4<0>;
L_0x28b9890 .delay (10,10,10) L_0x28b9890/d;
L_0x28b9950/d .functor NAND 1, L_0x28b9420, L_0x28b9890, C4<1>, C4<1>;
L_0x28b9950 .delay (20,20,20) L_0x28b9950/d;
L_0x28b9aa0/d .functor NOT 1, L_0x28b9950, C4<0>, C4<0>, C4<0>;
L_0x28b9aa0 .delay (10,10,10) L_0x28b9aa0/d;
L_0x28b9b90/d .functor NOR 1, L_0x28b9aa0, L_0x28b9760, C4<0>, C4<0>;
L_0x28b9b90 .delay (20,20,20) L_0x28b9b90/d;
L_0x28b9d30/d .functor NOT 1, L_0x28b9b90, C4<0>, C4<0>, C4<0>;
L_0x28b9d30 .delay (10,10,10) L_0x28b9d30/d;
v0x27bed30_0 .net "and_in0ncom", 0 0, L_0x28b9aa0; 1 drivers
v0x27bedb0_0 .net "and_in1com", 0 0, L_0x28b9760; 1 drivers
v0x27bee30_0 .alias "in0", 0 0, v0x27bf3a0_0;
v0x27beeb0_0 .alias "in1", 0 0, v0x27bf420_0;
v0x27bef30_0 .net "nand_in0ncom", 0 0, L_0x28b9950; 1 drivers
v0x27befb0_0 .net "nand_in1com", 0 0, L_0x28b96a0; 1 drivers
v0x27bf030_0 .net "ncom", 0 0, L_0x28b9890; 1 drivers
v0x27bf0b0_0 .net "nor_wire", 0 0, L_0x28b9b90; 1 drivers
v0x27bf130_0 .alias "result", 0 0, v0x27c2a90_0;
v0x27bf200_0 .alias "sel0", 0 0, v0x283e7a0_0;
S_0x27bc500 .scope module, "mainMux" "mux_alu" 2 28, 3 22, S_0x27bc410;
 .timescale 0 0;
v0x27be330_0 .alias "in0", 0 0, v0x27c2800_0;
v0x27be3e0_0 .alias "in1", 0 0, v0x27c2ba0_0;
v0x27be490_0 .alias "in2", 0 0, v0x27c2910_0;
v0x27be540_0 .alias "in3", 0 0, v0x27c2a90_0;
v0x27be620_0 .net "in4", 0 0, C4<0>; 1 drivers
v0x27be6d0_0 .alias "result", 0 0, v0x27c2650_0;
v0x27be750_0 .net "sel0", 0 0, L_0x28bbe90; 1 drivers
v0x27be7d0_0 .net "sel1", 0 0, L_0x28bbf30; 1 drivers
v0x27be850_0 .net "sel2", 0 0, L_0x28bc060; 1 drivers
v0x27be900_0 .net "w0", 0 0, L_0x28ba4f0; 1 drivers
v0x27be9e0_0 .net "w1", 0 0, L_0x28bac70; 1 drivers
v0x27bea60_0 .net "w2", 0 0, L_0x28bb4c0; 1 drivers
S_0x27bdb80 .scope module, "mux00" "mux_1bit" 3 37, 3 2, S_0x27bc500;
 .timescale 0 0;
L_0x28b9e60/d .functor NAND 1, L_0x28b8890, L_0x28bbe90, C4<1>, C4<1>;
L_0x28b9e60 .delay (20,20,20) L_0x28b9e60/d;
L_0x28b9f20/d .functor NOT 1, L_0x28b9e60, C4<0>, C4<0>, C4<0>;
L_0x28b9f20 .delay (10,10,10) L_0x28b9f20/d;
L_0x28ba050/d .functor NOT 1, L_0x28bbe90, C4<0>, C4<0>, C4<0>;
L_0x28ba050 .delay (10,10,10) L_0x28ba050/d;
L_0x28ba1a0/d .functor NAND 1, L_0x28b7b60, L_0x28ba050, C4<1>, C4<1>;
L_0x28ba1a0 .delay (20,20,20) L_0x28ba1a0/d;
L_0x28ba260/d .functor NOT 1, L_0x28ba1a0, C4<0>, C4<0>, C4<0>;
L_0x28ba260 .delay (10,10,10) L_0x28ba260/d;
L_0x28ba350/d .functor NOR 1, L_0x28ba260, L_0x28b9f20, C4<0>, C4<0>;
L_0x28ba350 .delay (20,20,20) L_0x28ba350/d;
L_0x28ba4f0/d .functor NOT 1, L_0x28ba350, C4<0>, C4<0>, C4<0>;
L_0x28ba4f0 .delay (10,10,10) L_0x28ba4f0/d;
v0x27bdc70_0 .net "and_in0ncom", 0 0, L_0x28ba260; 1 drivers
v0x27bdd30_0 .net "and_in1com", 0 0, L_0x28b9f20; 1 drivers
v0x27bddd0_0 .alias "in0", 0 0, v0x27c2800_0;
v0x27bde70_0 .alias "in1", 0 0, v0x27c2ba0_0;
v0x27bdf20_0 .net "nand_in0ncom", 0 0, L_0x28ba1a0; 1 drivers
v0x27bdfc0_0 .net "nand_in1com", 0 0, L_0x28b9e60; 1 drivers
v0x27be060_0 .net "ncom", 0 0, L_0x28ba050; 1 drivers
v0x27be100_0 .net "nor_wire", 0 0, L_0x28ba350; 1 drivers
v0x27be1a0_0 .alias "result", 0 0, v0x27be900_0;
v0x27be220_0 .alias "sel0", 0 0, v0x27be750_0;
S_0x27bd430 .scope module, "mux01" "mux_1bit" 3 38, 3 2, S_0x27bc500;
 .timescale 0 0;
L_0x28ba620/d .functor NAND 1, L_0x28b9d30, L_0x28bbe90, C4<1>, C4<1>;
L_0x28ba620 .delay (20,20,20) L_0x28ba620/d;
L_0x28ba6e0/d .functor NOT 1, L_0x28ba620, C4<0>, C4<0>, C4<0>;
L_0x28ba6e0 .delay (10,10,10) L_0x28ba6e0/d;
L_0x28ba810/d .functor NOT 1, L_0x28bbe90, C4<0>, C4<0>, C4<0>;
L_0x28ba810 .delay (10,10,10) L_0x28ba810/d;
L_0x28ba8d0/d .functor NAND 1, L_0x28b92f0, L_0x28ba810, C4<1>, C4<1>;
L_0x28ba8d0 .delay (20,20,20) L_0x28ba8d0/d;
L_0x28ba9e0/d .functor NOT 1, L_0x28ba8d0, C4<0>, C4<0>, C4<0>;
L_0x28ba9e0 .delay (10,10,10) L_0x28ba9e0/d;
L_0x28baad0/d .functor NOR 1, L_0x28ba9e0, L_0x28ba6e0, C4<0>, C4<0>;
L_0x28baad0 .delay (20,20,20) L_0x28baad0/d;
L_0x28bac70/d .functor NOT 1, L_0x28baad0, C4<0>, C4<0>, C4<0>;
L_0x28bac70 .delay (10,10,10) L_0x28bac70/d;
v0x27bd520_0 .net "and_in0ncom", 0 0, L_0x28ba9e0; 1 drivers
v0x27bd5e0_0 .net "and_in1com", 0 0, L_0x28ba6e0; 1 drivers
v0x27bd680_0 .alias "in0", 0 0, v0x27c2910_0;
v0x27bd720_0 .alias "in1", 0 0, v0x27c2a90_0;
v0x27bd7a0_0 .net "nand_in0ncom", 0 0, L_0x28ba8d0; 1 drivers
v0x27bd840_0 .net "nand_in1com", 0 0, L_0x28ba620; 1 drivers
v0x27bd8e0_0 .net "ncom", 0 0, L_0x28ba810; 1 drivers
v0x27bd980_0 .net "nor_wire", 0 0, L_0x28baad0; 1 drivers
v0x27bda20_0 .alias "result", 0 0, v0x27be9e0_0;
v0x27bdaa0_0 .alias "sel0", 0 0, v0x27be750_0;
S_0x27bccc0 .scope module, "mux1" "mux_1bit" 3 39, 3 2, S_0x27bc500;
 .timescale 0 0;
L_0x28bada0/d .functor NAND 1, L_0x28bac70, L_0x28bbf30, C4<1>, C4<1>;
L_0x28bada0 .delay (20,20,20) L_0x28bada0/d;
L_0x28baef0/d .functor NOT 1, L_0x28bada0, C4<0>, C4<0>, C4<0>;
L_0x28baef0 .delay (10,10,10) L_0x28baef0/d;
L_0x28bb020/d .functor NOT 1, L_0x28bbf30, C4<0>, C4<0>, C4<0>;
L_0x28bb020 .delay (10,10,10) L_0x28bb020/d;
L_0x28bb0e0/d .functor NAND 1, L_0x28ba4f0, L_0x28bb020, C4<1>, C4<1>;
L_0x28bb0e0 .delay (20,20,20) L_0x28bb0e0/d;
L_0x28bb230/d .functor NOT 1, L_0x28bb0e0, C4<0>, C4<0>, C4<0>;
L_0x28bb230 .delay (10,10,10) L_0x28bb230/d;
L_0x28bb320/d .functor NOR 1, L_0x28bb230, L_0x28baef0, C4<0>, C4<0>;
L_0x28bb320 .delay (20,20,20) L_0x28bb320/d;
L_0x28bb4c0/d .functor NOT 1, L_0x28bb320, C4<0>, C4<0>, C4<0>;
L_0x28bb4c0 .delay (10,10,10) L_0x28bb4c0/d;
v0x27bcdb0_0 .net "and_in0ncom", 0 0, L_0x28bb230; 1 drivers
v0x27bce70_0 .net "and_in1com", 0 0, L_0x28baef0; 1 drivers
v0x27bcf10_0 .alias "in0", 0 0, v0x27be900_0;
v0x27bcfb0_0 .alias "in1", 0 0, v0x27be9e0_0;
v0x27bd030_0 .net "nand_in0ncom", 0 0, L_0x28bb0e0; 1 drivers
v0x27bd0d0_0 .net "nand_in1com", 0 0, L_0x28bada0; 1 drivers
v0x27bd170_0 .net "ncom", 0 0, L_0x28bb020; 1 drivers
v0x27bd210_0 .net "nor_wire", 0 0, L_0x28bb320; 1 drivers
v0x27bd2b0_0 .alias "result", 0 0, v0x27bea60_0;
v0x27bd330_0 .alias "sel0", 0 0, v0x27be7d0_0;
S_0x27bc5f0 .scope module, "mux2" "mux_1bit" 3 40, 3 2, S_0x27bc500;
 .timescale 0 0;
L_0x28bb5f0/d .functor NAND 1, C4<0>, L_0x28bc060, C4<1>, C4<1>;
L_0x28bb5f0 .delay (20,20,20) L_0x28bb5f0/d;
L_0x28bb750/d .functor NOT 1, L_0x28bb5f0, C4<0>, C4<0>, C4<0>;
L_0x28bb750 .delay (10,10,10) L_0x28bb750/d;
L_0x28bb8a0/d .functor NOT 1, L_0x28bc060, C4<0>, C4<0>, C4<0>;
L_0x28bb8a0 .delay (10,10,10) L_0x28bb8a0/d;
L_0x28bb960/d .functor NAND 1, L_0x28bb4c0, L_0x28bb8a0, C4<1>, C4<1>;
L_0x28bb960 .delay (20,20,20) L_0x28bb960/d;
L_0x28bbad0/d .functor NOT 1, L_0x28bb960, C4<0>, C4<0>, C4<0>;
L_0x28bbad0 .delay (10,10,10) L_0x28bbad0/d;
L_0x28bbbc0/d .functor NOR 1, L_0x28bbad0, L_0x28bb750, C4<0>, C4<0>;
L_0x28bbbc0 .delay (20,20,20) L_0x28bbbc0/d;
L_0x28bbd60/d .functor NOT 1, L_0x28bbbc0, C4<0>, C4<0>, C4<0>;
L_0x28bbd60 .delay (10,10,10) L_0x28bbd60/d;
v0x27bc6e0_0 .net "and_in0ncom", 0 0, L_0x28bbad0; 1 drivers
v0x27bc760_0 .net "and_in1com", 0 0, L_0x28bb750; 1 drivers
v0x27bc7e0_0 .alias "in0", 0 0, v0x27bea60_0;
v0x27bc860_0 .alias "in1", 0 0, v0x27be620_0;
v0x27bc8e0_0 .net "nand_in0ncom", 0 0, L_0x28bb960; 1 drivers
v0x27bc960_0 .net "nand_in1com", 0 0, L_0x28bb5f0; 1 drivers
v0x27bca40_0 .net "ncom", 0 0, L_0x28bb8a0; 1 drivers
v0x27bcae0_0 .net "nor_wire", 0 0, L_0x28bbbc0; 1 drivers
v0x27bcb80_0 .alias "result", 0 0, v0x27c2650_0;
v0x27bcc20_0 .alias "sel0", 0 0, v0x27be850_0;
S_0x27b5580 .scope generate, "ALU32[18]" "ALU32[18]" 2 105, 2 105, S_0x2765440;
 .timescale 0 0;
P_0x27b3f78 .param/l "i" 2 105, +C4<010010>;
S_0x27b56b0 .scope module, "_alu" "ALU_1bit" 2 106, 2 3, S_0x27b5580;
 .timescale 0 0;
L_0x28b6ef0/d .functor NOT 1, L_0x28bc4e0, C4<0>, C4<0>, C4<0>;
L_0x28b6ef0 .delay (10,10,10) L_0x28b6ef0/d;
v0x27bb400_0 .net "carryin", 0 0, L_0x28bc580; 1 drivers
v0x27bb4a0_0 .net "carryout", 0 0, L_0x28bde60; 1 drivers
v0x27bb520_0 .alias "invertB", 0 0, v0x283e550_0;
v0x27bb5a0_0 .alias "muxIndex", 2 0, v0x283e5d0_0;
v0x27bb620_0 .net "notB", 0 0, L_0x28b6ef0; 1 drivers
v0x27bb6a0_0 .net "operandA", 0 0, L_0x28bc440; 1 drivers
v0x27bb720_0 .net "operandB", 0 0, L_0x28bc4e0; 1 drivers
v0x27bb830_0 .alias "othercontrolsignal", 0 0, v0x283e7a0_0;
v0x27913b0_0 .net "result", 0 0, L_0x28c1950; 1 drivers
v0x2791480_0 .net "trueB", 0 0, L_0x28bcca0; 1 drivers
v0x2791560_0 .net "wAddSub", 0 0, L_0x28bd7c0; 1 drivers
v0x2791670_0 .net "wNandAnd", 0 0, L_0x28bef20; 1 drivers
v0x27bc150_0 .net "wNorOr", 0 0, L_0x28bf960; 1 drivers
v0x27bc260_0 .net "wXor", 0 0, L_0x28be4c0; 1 drivers
L_0x28c1a80 .part v0x283cb80_0, 0, 1;
L_0x28c1b20 .part v0x283cb80_0, 1, 1;
L_0x28c1c50 .part v0x283cb80_0, 2, 1;
S_0x27bac30 .scope module, "mux_invertB" "mux_1bit" 2 18, 3 2, S_0x27b56b0;
 .timescale 0 0;
L_0x28bc6d0/d .functor NAND 1, L_0x28b6ef0, v0x283cb00_0, C4<1>, C4<1>;
L_0x28bc6d0 .delay (20,20,20) L_0x28bc6d0/d;
L_0x28bc7b0/d .functor NOT 1, L_0x28bc6d0, C4<0>, C4<0>, C4<0>;
L_0x28bc7b0 .delay (10,10,10) L_0x28bc7b0/d;
L_0x28bc890/d .functor NOT 1, v0x283cb00_0, C4<0>, C4<0>, C4<0>;
L_0x28bc890 .delay (10,10,10) L_0x28bc890/d;
L_0x28bc950/d .functor NAND 1, L_0x28bc4e0, L_0x28bc890, C4<1>, C4<1>;
L_0x28bc950 .delay (20,20,20) L_0x28bc950/d;
L_0x28bca10/d .functor NOT 1, L_0x28bc950, C4<0>, C4<0>, C4<0>;
L_0x28bca10 .delay (10,10,10) L_0x28bca10/d;
L_0x28bcb00/d .functor NOR 1, L_0x28bca10, L_0x28bc7b0, C4<0>, C4<0>;
L_0x28bcb00 .delay (20,20,20) L_0x28bcb00/d;
L_0x28bcca0/d .functor NOT 1, L_0x28bcb00, C4<0>, C4<0>, C4<0>;
L_0x28bcca0 .delay (10,10,10) L_0x28bcca0/d;
v0x27bad20_0 .net "and_in0ncom", 0 0, L_0x28bca10; 1 drivers
v0x27bade0_0 .net "and_in1com", 0 0, L_0x28bc7b0; 1 drivers
v0x27bae80_0 .alias "in0", 0 0, v0x27bb720_0;
v0x27baf00_0 .alias "in1", 0 0, v0x27bb620_0;
v0x27baf80_0 .net "nand_in0ncom", 0 0, L_0x28bc950; 1 drivers
v0x27bb020_0 .net "nand_in1com", 0 0, L_0x28bc6d0; 1 drivers
v0x27bb0c0_0 .net "ncom", 0 0, L_0x28bc890; 1 drivers
v0x27bb160_0 .net "nor_wire", 0 0, L_0x28bcb00; 1 drivers
v0x27bb250_0 .alias "result", 0 0, v0x2791480_0;
v0x27bb320_0 .alias "sel0", 0 0, v0x283e550_0;
S_0x27b9940 .scope module, "adder" "adder_1bit" 2 22, 4 1, S_0x27b56b0;
 .timescale 0 0;
L_0x28bd8d0/d .functor NAND 1, L_0x28bc440, L_0x28bcca0, C4<1>, C4<1>;
L_0x28bd8d0 .delay (20,20,20) L_0x28bd8d0/d;
L_0x28bda40/d .functor NOT 1, L_0x28bd8d0, C4<0>, C4<0>, C4<0>;
L_0x28bda40 .delay (10,10,10) L_0x28bda40/d;
L_0x28bdb50/d .functor NAND 1, L_0x28bc580, L_0x28bd220, C4<1>, C4<1>;
L_0x28bdb50 .delay (20,20,20) L_0x28bdb50/d;
L_0x28bdc10/d .functor NOT 1, L_0x28bdb50, C4<0>, C4<0>, C4<0>;
L_0x28bdc10 .delay (10,10,10) L_0x28bdc10/d;
L_0x28bdd20/d .functor NOR 1, L_0x28bdc10, L_0x28bda40, C4<0>, C4<0>;
L_0x28bdd20 .delay (20,20,20) L_0x28bdd20/d;
L_0x28bde60/d .functor NOT 1, L_0x28bdd20, C4<0>, C4<0>, C4<0>;
L_0x28bde60 .delay (10,10,10) L_0x28bde60/d;
v0x27ba520_0 .alias "a", 0 0, v0x27bb6a0_0;
v0x27ba630_0 .net "and_ab", 0 0, L_0x28bda40; 1 drivers
v0x27ba6d0_0 .net "and_xor_ab_c", 0 0, L_0x28bdc10; 1 drivers
v0x27ba770_0 .alias "b", 0 0, v0x2791480_0;
v0x27ba7f0_0 .alias "carryin", 0 0, v0x27bb400_0;
v0x27ba870_0 .alias "carryout", 0 0, v0x27bb4a0_0;
v0x27ba930_0 .net "nand_ab", 0 0, L_0x28bd8d0; 1 drivers
v0x27ba9b0_0 .net "nand_xor_ab_c", 0 0, L_0x28bdb50; 1 drivers
v0x27baa30_0 .net "nco", 0 0, L_0x28bdd20; 1 drivers
v0x27baad0_0 .alias "sum", 0 0, v0x2791560_0;
v0x27babb0_0 .net "xor_ab", 0 0, L_0x28bd220; 1 drivers
S_0x27b9fd0 .scope module, "xor_1" "xor_1bit" 4 13, 5 35, S_0x27b9940;
 .timescale 0 0;
L_0x28bce10/d .functor NAND 1, L_0x28bc440, L_0x28bcca0, C4<1>, C4<1>;
L_0x28bce10 .delay (20,20,20) L_0x28bce10/d;
L_0x28bced0/d .functor NOR 1, L_0x28bc440, L_0x28bcca0, C4<0>, C4<0>;
L_0x28bced0 .delay (20,20,20) L_0x28bced0/d;
L_0x28bcfb0/d .functor NOT 1, L_0x28bced0, C4<0>, C4<0>, C4<0>;
L_0x28bcfb0 .delay (10,10,10) L_0x28bcfb0/d;
L_0x28bd0c0/d .functor NAND 1, L_0x28bcfb0, L_0x28bce10, C4<1>, C4<1>;
L_0x28bd0c0 .delay (20,20,20) L_0x28bd0c0/d;
L_0x28bd220/d .functor NOT 1, L_0x28bd0c0, C4<0>, C4<0>, C4<0>;
L_0x28bd220 .delay (10,10,10) L_0x28bd220/d;
v0x27ba0c0_0 .alias "a", 0 0, v0x27bb6a0_0;
v0x27ba160_0 .alias "b", 0 0, v0x2791480_0;
v0x27ba200_0 .net "nand_ab", 0 0, L_0x28bce10; 1 drivers
v0x27ba2a0_0 .net "nor_ab", 0 0, L_0x28bced0; 1 drivers
v0x27ba320_0 .net "nxor_ab", 0 0, L_0x28bd0c0; 1 drivers
v0x27ba3c0_0 .net "or_ab", 0 0, L_0x28bcfb0; 1 drivers
v0x27ba4a0_0 .alias "result", 0 0, v0x27babb0_0;
S_0x27b9a30 .scope module, "xor_2" "xor_1bit" 4 14, 5 35, S_0x27b9940;
 .timescale 0 0;
L_0x28bd330/d .functor NAND 1, L_0x28bd220, L_0x28bc580, C4<1>, C4<1>;
L_0x28bd330 .delay (20,20,20) L_0x28bd330/d;
L_0x28bd480/d .functor NOR 1, L_0x28bd220, L_0x28bc580, C4<0>, C4<0>;
L_0x28bd480 .delay (20,20,20) L_0x28bd480/d;
L_0x28bd5f0/d .functor NOT 1, L_0x28bd480, C4<0>, C4<0>, C4<0>;
L_0x28bd5f0 .delay (10,10,10) L_0x28bd5f0/d;
L_0x28bd6b0/d .functor NAND 1, L_0x28bd5f0, L_0x28bd330, C4<1>, C4<1>;
L_0x28bd6b0 .delay (20,20,20) L_0x28bd6b0/d;
L_0x28bd7c0/d .functor NOT 1, L_0x28bd6b0, C4<0>, C4<0>, C4<0>;
L_0x28bd7c0 .delay (10,10,10) L_0x28bd7c0/d;
v0x27b9b20_0 .alias "a", 0 0, v0x27babb0_0;
v0x27b9bc0_0 .alias "b", 0 0, v0x27bb400_0;
v0x27b9c60_0 .net "nand_ab", 0 0, L_0x28bd330; 1 drivers
v0x27b9d00_0 .net "nor_ab", 0 0, L_0x28bd480; 1 drivers
v0x27b9d80_0 .net "nxor_ab", 0 0, L_0x28bd6b0; 1 drivers
v0x27b9e20_0 .net "or_ab", 0 0, L_0x28bd5f0; 1 drivers
v0x27b9f00_0 .alias "result", 0 0, v0x2791560_0;
S_0x27b93f0 .scope module, "xor_gate" "xor_1bit" 2 23, 5 35, S_0x27b56b0;
 .timescale 0 0;
L_0x28be020/d .functor NAND 1, L_0x28bc440, L_0x28bc4e0, C4<1>, C4<1>;
L_0x28be020 .delay (20,20,20) L_0x28be020/d;
L_0x28be0e0/d .functor NOR 1, L_0x28bc440, L_0x28bc4e0, C4<0>, C4<0>;
L_0x28be0e0 .delay (20,20,20) L_0x28be0e0/d;
L_0x28be270/d .functor NOT 1, L_0x28be0e0, C4<0>, C4<0>, C4<0>;
L_0x28be270 .delay (10,10,10) L_0x28be270/d;
L_0x28be360/d .functor NAND 1, L_0x28be270, L_0x28be020, C4<1>, C4<1>;
L_0x28be360 .delay (20,20,20) L_0x28be360/d;
L_0x28be4c0/d .functor NOT 1, L_0x28be360, C4<0>, C4<0>, C4<0>;
L_0x28be4c0 .delay (10,10,10) L_0x28be4c0/d;
v0x27b94e0_0 .alias "a", 0 0, v0x27bb6a0_0;
v0x27b9560_0 .alias "b", 0 0, v0x27bb720_0;
v0x27b9630_0 .net "nand_ab", 0 0, L_0x28be020; 1 drivers
v0x27b96b0_0 .net "nor_ab", 0 0, L_0x28be0e0; 1 drivers
v0x27b9730_0 .net "nxor_ab", 0 0, L_0x28be360; 1 drivers
v0x27b97b0_0 .net "or_ab", 0 0, L_0x28be270; 1 drivers
v0x27b9870_0 .alias "result", 0 0, v0x27bc260_0;
S_0x27b8800 .scope module, "nand_and_gate" "nand_and_1bit" 2 24, 5 19, S_0x27b56b0;
 .timescale 0 0;
L_0x28be610/d .functor NAND 1, L_0x28bc440, L_0x28bc4e0, C4<1>, C4<1>;
L_0x28be610 .delay (20,20,20) L_0x28be610/d;
L_0x28be740/d .functor NOT 1, L_0x28be610, C4<0>, C4<0>, C4<0>;
L_0x28be740 .delay (10,10,10) L_0x28be740/d;
v0x27b9070_0 .alias "a", 0 0, v0x27bb6a0_0;
v0x27b9110_0 .net "and_ab", 0 0, L_0x28be740; 1 drivers
v0x27b9190_0 .alias "b", 0 0, v0x27bb720_0;
v0x27b9210_0 .net "nand_ab", 0 0, L_0x28be610; 1 drivers
v0x27b92f0_0 .alias "othercontrolsignal", 0 0, v0x283e7a0_0;
v0x27b9370_0 .alias "result", 0 0, v0x2791670_0;
S_0x27b88f0 .scope module, "mux0" "mux_1bit" 5 32, 3 2, S_0x27b8800;
 .timescale 0 0;
L_0x28be890/d .functor NAND 1, L_0x28be740, v0x27d62f0_0, C4<1>, C4<1>;
L_0x28be890 .delay (20,20,20) L_0x28be890/d;
L_0x28be950/d .functor NOT 1, L_0x28be890, C4<0>, C4<0>, C4<0>;
L_0x28be950 .delay (10,10,10) L_0x28be950/d;
L_0x28bea80/d .functor NOT 1, v0x27d62f0_0, C4<0>, C4<0>, C4<0>;
L_0x28bea80 .delay (10,10,10) L_0x28bea80/d;
L_0x28beb40/d .functor NAND 1, L_0x28be610, L_0x28bea80, C4<1>, C4<1>;
L_0x28beb40 .delay (20,20,20) L_0x28beb40/d;
L_0x28bec90/d .functor NOT 1, L_0x28beb40, C4<0>, C4<0>, C4<0>;
L_0x28bec90 .delay (10,10,10) L_0x28bec90/d;
L_0x28bed80/d .functor NOR 1, L_0x28bec90, L_0x28be950, C4<0>, C4<0>;
L_0x28bed80 .delay (20,20,20) L_0x28bed80/d;
L_0x28bef20/d .functor NOT 1, L_0x28bed80, C4<0>, C4<0>, C4<0>;
L_0x28bef20 .delay (10,10,10) L_0x28bef20/d;
v0x27b89e0_0 .net "and_in0ncom", 0 0, L_0x28bec90; 1 drivers
v0x27b8a60_0 .net "and_in1com", 0 0, L_0x28be950; 1 drivers
v0x27b8ae0_0 .alias "in0", 0 0, v0x27b9210_0;
v0x27b8b80_0 .alias "in1", 0 0, v0x27b9110_0;
v0x27b8c00_0 .net "nand_in0ncom", 0 0, L_0x28beb40; 1 drivers
v0x27b8ca0_0 .net "nand_in1com", 0 0, L_0x28be890; 1 drivers
v0x27b8d80_0 .net "ncom", 0 0, L_0x28bea80; 1 drivers
v0x27b8e20_0 .net "nor_wire", 0 0, L_0x28bed80; 1 drivers
v0x27b8ec0_0 .alias "result", 0 0, v0x2791670_0;
v0x27b8f90_0 .alias "sel0", 0 0, v0x283e7a0_0;
S_0x27b7d60 .scope module, "nor_or_gate" "nor_or_1bit" 2 25, 5 3, S_0x27b56b0;
 .timescale 0 0;
L_0x28bf050/d .functor NOR 1, L_0x28bc440, L_0x28bc4e0, C4<0>, C4<0>;
L_0x28bf050 .delay (20,20,20) L_0x28bf050/d;
L_0x28bf180/d .functor NOT 1, L_0x28bf050, C4<0>, C4<0>, C4<0>;
L_0x28bf180 .delay (10,10,10) L_0x28bf180/d;
v0x27b84e0_0 .alias "a", 0 0, v0x27bb6a0_0;
v0x27b8560_0 .alias "b", 0 0, v0x27bb720_0;
v0x27b8600_0 .net "nor_ab", 0 0, L_0x28bf050; 1 drivers
v0x27b8680_0 .net "or_ab", 0 0, L_0x28bf180; 1 drivers
v0x27b8700_0 .alias "othercontrolsignal", 0 0, v0x283e7a0_0;
v0x27b8780_0 .alias "result", 0 0, v0x27bc150_0;
S_0x27b7e50 .scope module, "mux0" "mux_1bit" 5 16, 3 2, S_0x27b7d60;
 .timescale 0 0;
L_0x28bf2d0/d .functor NAND 1, L_0x28bf180, v0x27d62f0_0, C4<1>, C4<1>;
L_0x28bf2d0 .delay (20,20,20) L_0x28bf2d0/d;
L_0x28bf390/d .functor NOT 1, L_0x28bf2d0, C4<0>, C4<0>, C4<0>;
L_0x28bf390 .delay (10,10,10) L_0x28bf390/d;
L_0x28bf4c0/d .functor NOT 1, v0x27d62f0_0, C4<0>, C4<0>, C4<0>;
L_0x28bf4c0 .delay (10,10,10) L_0x28bf4c0/d;
L_0x28bf580/d .functor NAND 1, L_0x28bf050, L_0x28bf4c0, C4<1>, C4<1>;
L_0x28bf580 .delay (20,20,20) L_0x28bf580/d;
L_0x28bf6d0/d .functor NOT 1, L_0x28bf580, C4<0>, C4<0>, C4<0>;
L_0x28bf6d0 .delay (10,10,10) L_0x28bf6d0/d;
L_0x28bf7c0/d .functor NOR 1, L_0x28bf6d0, L_0x28bf390, C4<0>, C4<0>;
L_0x28bf7c0 .delay (20,20,20) L_0x28bf7c0/d;
L_0x28bf960/d .functor NOT 1, L_0x28bf7c0, C4<0>, C4<0>, C4<0>;
L_0x28bf960 .delay (10,10,10) L_0x28bf960/d;
v0x27b7f40_0 .net "and_in0ncom", 0 0, L_0x28bf6d0; 1 drivers
v0x27b7fc0_0 .net "and_in1com", 0 0, L_0x28bf390; 1 drivers
v0x27b8040_0 .alias "in0", 0 0, v0x27b8600_0;
v0x27b80c0_0 .alias "in1", 0 0, v0x27b8680_0;
v0x27b8140_0 .net "nand_in0ncom", 0 0, L_0x28bf580; 1 drivers
v0x27b81c0_0 .net "nand_in1com", 0 0, L_0x28bf2d0; 1 drivers
v0x27b8240_0 .net "ncom", 0 0, L_0x28bf4c0; 1 drivers
v0x27b82c0_0 .net "nor_wire", 0 0, L_0x28bf7c0; 1 drivers
v0x27b8390_0 .alias "result", 0 0, v0x27bc150_0;
v0x27b8460_0 .alias "sel0", 0 0, v0x283e7a0_0;
S_0x27b57a0 .scope module, "mainMux" "mux_alu" 2 28, 3 22, S_0x27b56b0;
 .timescale 0 0;
v0x27b75b0_0 .alias "in0", 0 0, v0x2791560_0;
v0x27b7660_0 .alias "in1", 0 0, v0x27bc260_0;
v0x27b7710_0 .alias "in2", 0 0, v0x2791670_0;
v0x27b77c0_0 .alias "in3", 0 0, v0x27bc150_0;
v0x27b78a0_0 .net "in4", 0 0, C4<0>; 1 drivers
v0x27b7950_0 .alias "result", 0 0, v0x27913b0_0;
v0x27b79d0_0 .net "sel0", 0 0, L_0x28c1a80; 1 drivers
v0x27b7a50_0 .net "sel1", 0 0, L_0x28c1b20; 1 drivers
v0x27b7ad0_0 .net "sel2", 0 0, L_0x28c1c50; 1 drivers
v0x27b7b80_0 .net "w0", 0 0, L_0x28c0120; 1 drivers
v0x27b7c60_0 .net "w1", 0 0, L_0x28c08a0; 1 drivers
v0x27b7ce0_0 .net "w2", 0 0, L_0x28c10f0; 1 drivers
S_0x27b6e60 .scope module, "mux00" "mux_1bit" 3 37, 3 2, S_0x27b57a0;
 .timescale 0 0;
L_0x28bfa90/d .functor NAND 1, L_0x28be4c0, L_0x28c1a80, C4<1>, C4<1>;
L_0x28bfa90 .delay (20,20,20) L_0x28bfa90/d;
L_0x28bfb50/d .functor NOT 1, L_0x28bfa90, C4<0>, C4<0>, C4<0>;
L_0x28bfb50 .delay (10,10,10) L_0x28bfb50/d;
L_0x28bfc80/d .functor NOT 1, L_0x28c1a80, C4<0>, C4<0>, C4<0>;
L_0x28bfc80 .delay (10,10,10) L_0x28bfc80/d;
L_0x28bfdd0/d .functor NAND 1, L_0x28bd7c0, L_0x28bfc80, C4<1>, C4<1>;
L_0x28bfdd0 .delay (20,20,20) L_0x28bfdd0/d;
L_0x28bfe90/d .functor NOT 1, L_0x28bfdd0, C4<0>, C4<0>, C4<0>;
L_0x28bfe90 .delay (10,10,10) L_0x28bfe90/d;
L_0x28bff80/d .functor NOR 1, L_0x28bfe90, L_0x28bfb50, C4<0>, C4<0>;
L_0x28bff80 .delay (20,20,20) L_0x28bff80/d;
L_0x28c0120/d .functor NOT 1, L_0x28bff80, C4<0>, C4<0>, C4<0>;
L_0x28c0120 .delay (10,10,10) L_0x28c0120/d;
v0x27b6f50_0 .net "and_in0ncom", 0 0, L_0x28bfe90; 1 drivers
v0x27b7010_0 .net "and_in1com", 0 0, L_0x28bfb50; 1 drivers
v0x27b70b0_0 .alias "in0", 0 0, v0x2791560_0;
v0x27b7150_0 .alias "in1", 0 0, v0x27bc260_0;
v0x27b71d0_0 .net "nand_in0ncom", 0 0, L_0x28bfdd0; 1 drivers
v0x27b7270_0 .net "nand_in1com", 0 0, L_0x28bfa90; 1 drivers
v0x27b7310_0 .net "ncom", 0 0, L_0x28bfc80; 1 drivers
v0x27b73b0_0 .net "nor_wire", 0 0, L_0x28bff80; 1 drivers
v0x27b7450_0 .alias "result", 0 0, v0x27b7b80_0;
v0x27b74d0_0 .alias "sel0", 0 0, v0x27b79d0_0;
S_0x27b6710 .scope module, "mux01" "mux_1bit" 3 38, 3 2, S_0x27b57a0;
 .timescale 0 0;
L_0x28c0250/d .functor NAND 1, L_0x28bf960, L_0x28c1a80, C4<1>, C4<1>;
L_0x28c0250 .delay (20,20,20) L_0x28c0250/d;
L_0x28c0310/d .functor NOT 1, L_0x28c0250, C4<0>, C4<0>, C4<0>;
L_0x28c0310 .delay (10,10,10) L_0x28c0310/d;
L_0x28c0440/d .functor NOT 1, L_0x28c1a80, C4<0>, C4<0>, C4<0>;
L_0x28c0440 .delay (10,10,10) L_0x28c0440/d;
L_0x28c0500/d .functor NAND 1, L_0x28bef20, L_0x28c0440, C4<1>, C4<1>;
L_0x28c0500 .delay (20,20,20) L_0x28c0500/d;
L_0x28c0610/d .functor NOT 1, L_0x28c0500, C4<0>, C4<0>, C4<0>;
L_0x28c0610 .delay (10,10,10) L_0x28c0610/d;
L_0x28c0700/d .functor NOR 1, L_0x28c0610, L_0x28c0310, C4<0>, C4<0>;
L_0x28c0700 .delay (20,20,20) L_0x28c0700/d;
L_0x28c08a0/d .functor NOT 1, L_0x28c0700, C4<0>, C4<0>, C4<0>;
L_0x28c08a0 .delay (10,10,10) L_0x28c08a0/d;
v0x27b6800_0 .net "and_in0ncom", 0 0, L_0x28c0610; 1 drivers
v0x27b68c0_0 .net "and_in1com", 0 0, L_0x28c0310; 1 drivers
v0x27b6960_0 .alias "in0", 0 0, v0x2791670_0;
v0x27b6a00_0 .alias "in1", 0 0, v0x27bc150_0;
v0x27b6a80_0 .net "nand_in0ncom", 0 0, L_0x28c0500; 1 drivers
v0x27b6b20_0 .net "nand_in1com", 0 0, L_0x28c0250; 1 drivers
v0x27b6bc0_0 .net "ncom", 0 0, L_0x28c0440; 1 drivers
v0x27b6c60_0 .net "nor_wire", 0 0, L_0x28c0700; 1 drivers
v0x27b6d00_0 .alias "result", 0 0, v0x27b7c60_0;
v0x27b6d80_0 .alias "sel0", 0 0, v0x27b79d0_0;
S_0x27b5fc0 .scope module, "mux1" "mux_1bit" 3 39, 3 2, S_0x27b57a0;
 .timescale 0 0;
L_0x28c09d0/d .functor NAND 1, L_0x28c08a0, L_0x28c1b20, C4<1>, C4<1>;
L_0x28c09d0 .delay (20,20,20) L_0x28c09d0/d;
L_0x28c0b20/d .functor NOT 1, L_0x28c09d0, C4<0>, C4<0>, C4<0>;
L_0x28c0b20 .delay (10,10,10) L_0x28c0b20/d;
L_0x28c0c50/d .functor NOT 1, L_0x28c1b20, C4<0>, C4<0>, C4<0>;
L_0x28c0c50 .delay (10,10,10) L_0x28c0c50/d;
L_0x28c0d10/d .functor NAND 1, L_0x28c0120, L_0x28c0c50, C4<1>, C4<1>;
L_0x28c0d10 .delay (20,20,20) L_0x28c0d10/d;
L_0x28c0e60/d .functor NOT 1, L_0x28c0d10, C4<0>, C4<0>, C4<0>;
L_0x28c0e60 .delay (10,10,10) L_0x28c0e60/d;
L_0x28c0f50/d .functor NOR 1, L_0x28c0e60, L_0x28c0b20, C4<0>, C4<0>;
L_0x28c0f50 .delay (20,20,20) L_0x28c0f50/d;
L_0x28c10f0/d .functor NOT 1, L_0x28c0f50, C4<0>, C4<0>, C4<0>;
L_0x28c10f0 .delay (10,10,10) L_0x28c10f0/d;
v0x27b60b0_0 .net "and_in0ncom", 0 0, L_0x28c0e60; 1 drivers
v0x27b6170_0 .net "and_in1com", 0 0, L_0x28c0b20; 1 drivers
v0x27b6210_0 .alias "in0", 0 0, v0x27b7b80_0;
v0x27b62b0_0 .alias "in1", 0 0, v0x27b7c60_0;
v0x27b6330_0 .net "nand_in0ncom", 0 0, L_0x28c0d10; 1 drivers
v0x27b63d0_0 .net "nand_in1com", 0 0, L_0x28c09d0; 1 drivers
v0x27b6470_0 .net "ncom", 0 0, L_0x28c0c50; 1 drivers
v0x27b6510_0 .net "nor_wire", 0 0, L_0x28c0f50; 1 drivers
v0x27b65b0_0 .alias "result", 0 0, v0x27b7ce0_0;
v0x27b6630_0 .alias "sel0", 0 0, v0x27b7a50_0;
S_0x27b5890 .scope module, "mux2" "mux_1bit" 3 40, 3 2, S_0x27b57a0;
 .timescale 0 0;
L_0x28c1220/d .functor NAND 1, C4<0>, L_0x28c1c50, C4<1>, C4<1>;
L_0x28c1220 .delay (20,20,20) L_0x28c1220/d;
L_0x28c1380/d .functor NOT 1, L_0x28c1220, C4<0>, C4<0>, C4<0>;
L_0x28c1380 .delay (10,10,10) L_0x28c1380/d;
L_0x28c14b0/d .functor NOT 1, L_0x28c1c50, C4<0>, C4<0>, C4<0>;
L_0x28c14b0 .delay (10,10,10) L_0x28c14b0/d;
L_0x28c1570/d .functor NAND 1, L_0x28c10f0, L_0x28c14b0, C4<1>, C4<1>;
L_0x28c1570 .delay (20,20,20) L_0x28c1570/d;
L_0x28c16c0/d .functor NOT 1, L_0x28c1570, C4<0>, C4<0>, C4<0>;
L_0x28c16c0 .delay (10,10,10) L_0x28c16c0/d;
L_0x28c17b0/d .functor NOR 1, L_0x28c16c0, L_0x28c1380, C4<0>, C4<0>;
L_0x28c17b0 .delay (20,20,20) L_0x28c17b0/d;
L_0x28c1950/d .functor NOT 1, L_0x28c17b0, C4<0>, C4<0>, C4<0>;
L_0x28c1950 .delay (10,10,10) L_0x28c1950/d;
v0x27b5980_0 .net "and_in0ncom", 0 0, L_0x28c16c0; 1 drivers
v0x27b5a00_0 .net "and_in1com", 0 0, L_0x28c1380; 1 drivers
v0x27b5aa0_0 .alias "in0", 0 0, v0x27b7ce0_0;
v0x27b5b40_0 .alias "in1", 0 0, v0x27b78a0_0;
v0x27b5bc0_0 .net "nand_in0ncom", 0 0, L_0x28c1570; 1 drivers
v0x27b5c60_0 .net "nand_in1com", 0 0, L_0x28c1220; 1 drivers
v0x27b5d40_0 .net "ncom", 0 0, L_0x28c14b0; 1 drivers
v0x27b5de0_0 .net "nor_wire", 0 0, L_0x28c17b0; 1 drivers
v0x27b5e80_0 .alias "result", 0 0, v0x27913b0_0;
v0x27b5f20_0 .alias "sel0", 0 0, v0x27b7ad0_0;
S_0x27aec00 .scope generate, "ALU32[19]" "ALU32[19]" 2 105, 2 105, S_0x2765440;
 .timescale 0 0;
P_0x27ad5f8 .param/l "i" 2 105, +C4<010011>;
S_0x27aed30 .scope module, "_alu" "ALU_1bit" 2 106, 2 3, S_0x27aec00;
 .timescale 0 0;
L_0x28c21f0/d .functor NOT 1, L_0x28c1fb0, C4<0>, C4<0>, C4<0>;
L_0x28c21f0 .delay (10,10,10) L_0x28c21f0/d;
v0x27b4a80_0 .net "carryin", 0 0, L_0x28c2050; 1 drivers
v0x27b4b20_0 .net "carryout", 0 0, L_0x28c3a60; 1 drivers
v0x27b4ba0_0 .alias "invertB", 0 0, v0x283e550_0;
v0x27b4c20_0 .alias "muxIndex", 2 0, v0x283e5d0_0;
v0x27b4ca0_0 .net "notB", 0 0, L_0x28c21f0; 1 drivers
v0x27b4d20_0 .net "operandA", 0 0, L_0x28c1f10; 1 drivers
v0x27b4da0_0 .net "operandB", 0 0, L_0x28c1fb0; 1 drivers
v0x27b4eb0_0 .alias "othercontrolsignal", 0 0, v0x283e7a0_0;
v0x27b4f30_0 .net "result", 0 0, L_0x28c7550; 1 drivers
v0x27b5000_0 .net "trueB", 0 0, L_0x28c28a0; 1 drivers
v0x27b50e0_0 .net "wAddSub", 0 0, L_0x28c33c0; 1 drivers
v0x27b51f0_0 .net "wNandAnd", 0 0, L_0x28c4b20; 1 drivers
v0x27b5370_0 .net "wNorOr", 0 0, L_0x28c5560; 1 drivers
v0x27b5480_0 .net "wXor", 0 0, L_0x28c40c0; 1 drivers
L_0x28c7680 .part v0x283cb80_0, 0, 1;
L_0x28c7720 .part v0x283cb80_0, 1, 1;
L_0x28c7850 .part v0x283cb80_0, 2, 1;
S_0x27b42b0 .scope module, "mux_invertB" "mux_1bit" 2 18, 3 2, S_0x27aed30;
 .timescale 0 0;
L_0x28c22d0/d .functor NAND 1, L_0x28c21f0, v0x283cb00_0, C4<1>, C4<1>;
L_0x28c22d0 .delay (20,20,20) L_0x28c22d0/d;
L_0x28c23b0/d .functor NOT 1, L_0x28c22d0, C4<0>, C4<0>, C4<0>;
L_0x28c23b0 .delay (10,10,10) L_0x28c23b0/d;
L_0x28c2490/d .functor NOT 1, v0x283cb00_0, C4<0>, C4<0>, C4<0>;
L_0x28c2490 .delay (10,10,10) L_0x28c2490/d;
L_0x28c2550/d .functor NAND 1, L_0x28c1fb0, L_0x28c2490, C4<1>, C4<1>;
L_0x28c2550 .delay (20,20,20) L_0x28c2550/d;
L_0x28c2610/d .functor NOT 1, L_0x28c2550, C4<0>, C4<0>, C4<0>;
L_0x28c2610 .delay (10,10,10) L_0x28c2610/d;
L_0x28c2700/d .functor NOR 1, L_0x28c2610, L_0x28c23b0, C4<0>, C4<0>;
L_0x28c2700 .delay (20,20,20) L_0x28c2700/d;
L_0x28c28a0/d .functor NOT 1, L_0x28c2700, C4<0>, C4<0>, C4<0>;
L_0x28c28a0 .delay (10,10,10) L_0x28c28a0/d;
v0x27b43a0_0 .net "and_in0ncom", 0 0, L_0x28c2610; 1 drivers
v0x27b4460_0 .net "and_in1com", 0 0, L_0x28c23b0; 1 drivers
v0x27b4500_0 .alias "in0", 0 0, v0x27b4da0_0;
v0x27b4580_0 .alias "in1", 0 0, v0x27b4ca0_0;
v0x27b4600_0 .net "nand_in0ncom", 0 0, L_0x28c2550; 1 drivers
v0x27b46a0_0 .net "nand_in1com", 0 0, L_0x28c22d0; 1 drivers
v0x27b4740_0 .net "ncom", 0 0, L_0x28c2490; 1 drivers
v0x27b47e0_0 .net "nor_wire", 0 0, L_0x28c2700; 1 drivers
v0x27b48d0_0 .alias "result", 0 0, v0x27b5000_0;
v0x27b49a0_0 .alias "sel0", 0 0, v0x283e550_0;
S_0x27b2fc0 .scope module, "adder" "adder_1bit" 2 22, 4 1, S_0x27aed30;
 .timescale 0 0;
L_0x28c34d0/d .functor NAND 1, L_0x28c1f10, L_0x28c28a0, C4<1>, C4<1>;
L_0x28c34d0 .delay (20,20,20) L_0x28c34d0/d;
L_0x28c3640/d .functor NOT 1, L_0x28c34d0, C4<0>, C4<0>, C4<0>;
L_0x28c3640 .delay (10,10,10) L_0x28c3640/d;
L_0x28c3750/d .functor NAND 1, L_0x28c2050, L_0x28c2e20, C4<1>, C4<1>;
L_0x28c3750 .delay (20,20,20) L_0x28c3750/d;
L_0x28c3810/d .functor NOT 1, L_0x28c3750, C4<0>, C4<0>, C4<0>;
L_0x28c3810 .delay (10,10,10) L_0x28c3810/d;
L_0x28c3920/d .functor NOR 1, L_0x28c3810, L_0x28c3640, C4<0>, C4<0>;
L_0x28c3920 .delay (20,20,20) L_0x28c3920/d;
L_0x28c3a60/d .functor NOT 1, L_0x28c3920, C4<0>, C4<0>, C4<0>;
L_0x28c3a60 .delay (10,10,10) L_0x28c3a60/d;
v0x27b3ba0_0 .alias "a", 0 0, v0x27b4d20_0;
v0x27b3cb0_0 .net "and_ab", 0 0, L_0x28c3640; 1 drivers
v0x27b3d50_0 .net "and_xor_ab_c", 0 0, L_0x28c3810; 1 drivers
v0x27b3df0_0 .alias "b", 0 0, v0x27b5000_0;
v0x27b3e70_0 .alias "carryin", 0 0, v0x27b4a80_0;
v0x27b3ef0_0 .alias "carryout", 0 0, v0x27b4b20_0;
v0x27b3fb0_0 .net "nand_ab", 0 0, L_0x28c34d0; 1 drivers
v0x27b4030_0 .net "nand_xor_ab_c", 0 0, L_0x28c3750; 1 drivers
v0x27b40b0_0 .net "nco", 0 0, L_0x28c3920; 1 drivers
v0x27b4150_0 .alias "sum", 0 0, v0x27b50e0_0;
v0x27b4230_0 .net "xor_ab", 0 0, L_0x28c2e20; 1 drivers
S_0x27b3650 .scope module, "xor_1" "xor_1bit" 4 13, 5 35, S_0x27b2fc0;
 .timescale 0 0;
L_0x28c2a10/d .functor NAND 1, L_0x28c1f10, L_0x28c28a0, C4<1>, C4<1>;
L_0x28c2a10 .delay (20,20,20) L_0x28c2a10/d;
L_0x28c2ad0/d .functor NOR 1, L_0x28c1f10, L_0x28c28a0, C4<0>, C4<0>;
L_0x28c2ad0 .delay (20,20,20) L_0x28c2ad0/d;
L_0x28c2bb0/d .functor NOT 1, L_0x28c2ad0, C4<0>, C4<0>, C4<0>;
L_0x28c2bb0 .delay (10,10,10) L_0x28c2bb0/d;
L_0x28c2cc0/d .functor NAND 1, L_0x28c2bb0, L_0x28c2a10, C4<1>, C4<1>;
L_0x28c2cc0 .delay (20,20,20) L_0x28c2cc0/d;
L_0x28c2e20/d .functor NOT 1, L_0x28c2cc0, C4<0>, C4<0>, C4<0>;
L_0x28c2e20 .delay (10,10,10) L_0x28c2e20/d;
v0x27b3740_0 .alias "a", 0 0, v0x27b4d20_0;
v0x27b37e0_0 .alias "b", 0 0, v0x27b5000_0;
v0x27b3880_0 .net "nand_ab", 0 0, L_0x28c2a10; 1 drivers
v0x27b3920_0 .net "nor_ab", 0 0, L_0x28c2ad0; 1 drivers
v0x27b39a0_0 .net "nxor_ab", 0 0, L_0x28c2cc0; 1 drivers
v0x27b3a40_0 .net "or_ab", 0 0, L_0x28c2bb0; 1 drivers
v0x27b3b20_0 .alias "result", 0 0, v0x27b4230_0;
S_0x27b30b0 .scope module, "xor_2" "xor_1bit" 4 14, 5 35, S_0x27b2fc0;
 .timescale 0 0;
L_0x28c2f30/d .functor NAND 1, L_0x28c2e20, L_0x28c2050, C4<1>, C4<1>;
L_0x28c2f30 .delay (20,20,20) L_0x28c2f30/d;
L_0x28c3080/d .functor NOR 1, L_0x28c2e20, L_0x28c2050, C4<0>, C4<0>;
L_0x28c3080 .delay (20,20,20) L_0x28c3080/d;
L_0x28c31f0/d .functor NOT 1, L_0x28c3080, C4<0>, C4<0>, C4<0>;
L_0x28c31f0 .delay (10,10,10) L_0x28c31f0/d;
L_0x28c32b0/d .functor NAND 1, L_0x28c31f0, L_0x28c2f30, C4<1>, C4<1>;
L_0x28c32b0 .delay (20,20,20) L_0x28c32b0/d;
L_0x28c33c0/d .functor NOT 1, L_0x28c32b0, C4<0>, C4<0>, C4<0>;
L_0x28c33c0 .delay (10,10,10) L_0x28c33c0/d;
v0x27b31a0_0 .alias "a", 0 0, v0x27b4230_0;
v0x27b3240_0 .alias "b", 0 0, v0x27b4a80_0;
v0x27b32e0_0 .net "nand_ab", 0 0, L_0x28c2f30; 1 drivers
v0x27b3380_0 .net "nor_ab", 0 0, L_0x28c3080; 1 drivers
v0x27b3400_0 .net "nxor_ab", 0 0, L_0x28c32b0; 1 drivers
v0x27b34a0_0 .net "or_ab", 0 0, L_0x28c31f0; 1 drivers
v0x27b3580_0 .alias "result", 0 0, v0x27b50e0_0;
S_0x27b2a70 .scope module, "xor_gate" "xor_1bit" 2 23, 5 35, S_0x27aed30;
 .timescale 0 0;
L_0x28c3c20/d .functor NAND 1, L_0x28c1f10, L_0x28c1fb0, C4<1>, C4<1>;
L_0x28c3c20 .delay (20,20,20) L_0x28c3c20/d;
L_0x28c3ce0/d .functor NOR 1, L_0x28c1f10, L_0x28c1fb0, C4<0>, C4<0>;
L_0x28c3ce0 .delay (20,20,20) L_0x28c3ce0/d;
L_0x28c3e70/d .functor NOT 1, L_0x28c3ce0, C4<0>, C4<0>, C4<0>;
L_0x28c3e70 .delay (10,10,10) L_0x28c3e70/d;
L_0x28c3f60/d .functor NAND 1, L_0x28c3e70, L_0x28c3c20, C4<1>, C4<1>;
L_0x28c3f60 .delay (20,20,20) L_0x28c3f60/d;
L_0x28c40c0/d .functor NOT 1, L_0x28c3f60, C4<0>, C4<0>, C4<0>;
L_0x28c40c0 .delay (10,10,10) L_0x28c40c0/d;
v0x27b2b60_0 .alias "a", 0 0, v0x27b4d20_0;
v0x27b2be0_0 .alias "b", 0 0, v0x27b4da0_0;
v0x27b2cb0_0 .net "nand_ab", 0 0, L_0x28c3c20; 1 drivers
v0x27b2d30_0 .net "nor_ab", 0 0, L_0x28c3ce0; 1 drivers
v0x27b2db0_0 .net "nxor_ab", 0 0, L_0x28c3f60; 1 drivers
v0x27b2e30_0 .net "or_ab", 0 0, L_0x28c3e70; 1 drivers
v0x27b2ef0_0 .alias "result", 0 0, v0x27b5480_0;
S_0x27b1e80 .scope module, "nand_and_gate" "nand_and_1bit" 2 24, 5 19, S_0x27aed30;
 .timescale 0 0;
L_0x28c4210/d .functor NAND 1, L_0x28c1f10, L_0x28c1fb0, C4<1>, C4<1>;
L_0x28c4210 .delay (20,20,20) L_0x28c4210/d;
L_0x28c4340/d .functor NOT 1, L_0x28c4210, C4<0>, C4<0>, C4<0>;
L_0x28c4340 .delay (10,10,10) L_0x28c4340/d;
v0x27b26f0_0 .alias "a", 0 0, v0x27b4d20_0;
v0x27b2790_0 .net "and_ab", 0 0, L_0x28c4340; 1 drivers
v0x27b2810_0 .alias "b", 0 0, v0x27b4da0_0;
v0x27b2890_0 .net "nand_ab", 0 0, L_0x28c4210; 1 drivers
v0x27b2970_0 .alias "othercontrolsignal", 0 0, v0x283e7a0_0;
v0x27b29f0_0 .alias "result", 0 0, v0x27b51f0_0;
S_0x27b1f70 .scope module, "mux0" "mux_1bit" 5 32, 3 2, S_0x27b1e80;
 .timescale 0 0;
L_0x28c4490/d .functor NAND 1, L_0x28c4340, v0x27d62f0_0, C4<1>, C4<1>;
L_0x28c4490 .delay (20,20,20) L_0x28c4490/d;
L_0x28c4550/d .functor NOT 1, L_0x28c4490, C4<0>, C4<0>, C4<0>;
L_0x28c4550 .delay (10,10,10) L_0x28c4550/d;
L_0x28c4680/d .functor NOT 1, v0x27d62f0_0, C4<0>, C4<0>, C4<0>;
L_0x28c4680 .delay (10,10,10) L_0x28c4680/d;
L_0x28c4740/d .functor NAND 1, L_0x28c4210, L_0x28c4680, C4<1>, C4<1>;
L_0x28c4740 .delay (20,20,20) L_0x28c4740/d;
L_0x28c4890/d .functor NOT 1, L_0x28c4740, C4<0>, C4<0>, C4<0>;
L_0x28c4890 .delay (10,10,10) L_0x28c4890/d;
L_0x28c4980/d .functor NOR 1, L_0x28c4890, L_0x28c4550, C4<0>, C4<0>;
L_0x28c4980 .delay (20,20,20) L_0x28c4980/d;
L_0x28c4b20/d .functor NOT 1, L_0x28c4980, C4<0>, C4<0>, C4<0>;
L_0x28c4b20 .delay (10,10,10) L_0x28c4b20/d;
v0x27b2060_0 .net "and_in0ncom", 0 0, L_0x28c4890; 1 drivers
v0x27b20e0_0 .net "and_in1com", 0 0, L_0x28c4550; 1 drivers
v0x27b2160_0 .alias "in0", 0 0, v0x27b2890_0;
v0x27b2200_0 .alias "in1", 0 0, v0x27b2790_0;
v0x27b2280_0 .net "nand_in0ncom", 0 0, L_0x28c4740; 1 drivers
v0x27b2320_0 .net "nand_in1com", 0 0, L_0x28c4490; 1 drivers
v0x27b2400_0 .net "ncom", 0 0, L_0x28c4680; 1 drivers
v0x27b24a0_0 .net "nor_wire", 0 0, L_0x28c4980; 1 drivers
v0x27b2540_0 .alias "result", 0 0, v0x27b51f0_0;
v0x27b2610_0 .alias "sel0", 0 0, v0x283e7a0_0;
S_0x27b13e0 .scope module, "nor_or_gate" "nor_or_1bit" 2 25, 5 3, S_0x27aed30;
 .timescale 0 0;
L_0x28c4c50/d .functor NOR 1, L_0x28c1f10, L_0x28c1fb0, C4<0>, C4<0>;
L_0x28c4c50 .delay (20,20,20) L_0x28c4c50/d;
L_0x28c4d80/d .functor NOT 1, L_0x28c4c50, C4<0>, C4<0>, C4<0>;
L_0x28c4d80 .delay (10,10,10) L_0x28c4d80/d;
v0x27b1b60_0 .alias "a", 0 0, v0x27b4d20_0;
v0x27b1be0_0 .alias "b", 0 0, v0x27b4da0_0;
v0x27b1c80_0 .net "nor_ab", 0 0, L_0x28c4c50; 1 drivers
v0x27b1d00_0 .net "or_ab", 0 0, L_0x28c4d80; 1 drivers
v0x27b1d80_0 .alias "othercontrolsignal", 0 0, v0x283e7a0_0;
v0x27b1e00_0 .alias "result", 0 0, v0x27b5370_0;
S_0x27b14d0 .scope module, "mux0" "mux_1bit" 5 16, 3 2, S_0x27b13e0;
 .timescale 0 0;
L_0x28c4ed0/d .functor NAND 1, L_0x28c4d80, v0x27d62f0_0, C4<1>, C4<1>;
L_0x28c4ed0 .delay (20,20,20) L_0x28c4ed0/d;
L_0x28c4f90/d .functor NOT 1, L_0x28c4ed0, C4<0>, C4<0>, C4<0>;
L_0x28c4f90 .delay (10,10,10) L_0x28c4f90/d;
L_0x28c50c0/d .functor NOT 1, v0x27d62f0_0, C4<0>, C4<0>, C4<0>;
L_0x28c50c0 .delay (10,10,10) L_0x28c50c0/d;
L_0x28c5180/d .functor NAND 1, L_0x28c4c50, L_0x28c50c0, C4<1>, C4<1>;
L_0x28c5180 .delay (20,20,20) L_0x28c5180/d;
L_0x28c52d0/d .functor NOT 1, L_0x28c5180, C4<0>, C4<0>, C4<0>;
L_0x28c52d0 .delay (10,10,10) L_0x28c52d0/d;
L_0x28c53c0/d .functor NOR 1, L_0x28c52d0, L_0x28c4f90, C4<0>, C4<0>;
L_0x28c53c0 .delay (20,20,20) L_0x28c53c0/d;
L_0x28c5560/d .functor NOT 1, L_0x28c53c0, C4<0>, C4<0>, C4<0>;
L_0x28c5560 .delay (10,10,10) L_0x28c5560/d;
v0x27b15c0_0 .net "and_in0ncom", 0 0, L_0x28c52d0; 1 drivers
v0x27b1640_0 .net "and_in1com", 0 0, L_0x28c4f90; 1 drivers
v0x27b16c0_0 .alias "in0", 0 0, v0x27b1c80_0;
v0x27b1740_0 .alias "in1", 0 0, v0x27b1d00_0;
v0x27b17c0_0 .net "nand_in0ncom", 0 0, L_0x28c5180; 1 drivers
v0x27b1840_0 .net "nand_in1com", 0 0, L_0x28c4ed0; 1 drivers
v0x27b18c0_0 .net "ncom", 0 0, L_0x28c50c0; 1 drivers
v0x27b1940_0 .net "nor_wire", 0 0, L_0x28c53c0; 1 drivers
v0x27b1a10_0 .alias "result", 0 0, v0x27b5370_0;
v0x27b1ae0_0 .alias "sel0", 0 0, v0x283e7a0_0;
S_0x27aee20 .scope module, "mainMux" "mux_alu" 2 28, 3 22, S_0x27aed30;
 .timescale 0 0;
v0x27b0c30_0 .alias "in0", 0 0, v0x27b50e0_0;
v0x27b0ce0_0 .alias "in1", 0 0, v0x27b5480_0;
v0x27b0d90_0 .alias "in2", 0 0, v0x27b51f0_0;
v0x27b0e40_0 .alias "in3", 0 0, v0x27b5370_0;
v0x27b0f20_0 .net "in4", 0 0, C4<0>; 1 drivers
v0x27b0fd0_0 .alias "result", 0 0, v0x27b4f30_0;
v0x27b1050_0 .net "sel0", 0 0, L_0x28c7680; 1 drivers
v0x27b10d0_0 .net "sel1", 0 0, L_0x28c7720; 1 drivers
v0x27b1150_0 .net "sel2", 0 0, L_0x28c7850; 1 drivers
v0x27b1200_0 .net "w0", 0 0, L_0x28c5d20; 1 drivers
v0x27b12e0_0 .net "w1", 0 0, L_0x28c64a0; 1 drivers
v0x27b1360_0 .net "w2", 0 0, L_0x28c6cf0; 1 drivers
S_0x27b04e0 .scope module, "mux00" "mux_1bit" 3 37, 3 2, S_0x27aee20;
 .timescale 0 0;
L_0x28c5690/d .functor NAND 1, L_0x28c40c0, L_0x28c7680, C4<1>, C4<1>;
L_0x28c5690 .delay (20,20,20) L_0x28c5690/d;
L_0x28c5750/d .functor NOT 1, L_0x28c5690, C4<0>, C4<0>, C4<0>;
L_0x28c5750 .delay (10,10,10) L_0x28c5750/d;
L_0x28c5880/d .functor NOT 1, L_0x28c7680, C4<0>, C4<0>, C4<0>;
L_0x28c5880 .delay (10,10,10) L_0x28c5880/d;
L_0x28c59d0/d .functor NAND 1, L_0x28c33c0, L_0x28c5880, C4<1>, C4<1>;
L_0x28c59d0 .delay (20,20,20) L_0x28c59d0/d;
L_0x28c5a90/d .functor NOT 1, L_0x28c59d0, C4<0>, C4<0>, C4<0>;
L_0x28c5a90 .delay (10,10,10) L_0x28c5a90/d;
L_0x28c5b80/d .functor NOR 1, L_0x28c5a90, L_0x28c5750, C4<0>, C4<0>;
L_0x28c5b80 .delay (20,20,20) L_0x28c5b80/d;
L_0x28c5d20/d .functor NOT 1, L_0x28c5b80, C4<0>, C4<0>, C4<0>;
L_0x28c5d20 .delay (10,10,10) L_0x28c5d20/d;
v0x27b05d0_0 .net "and_in0ncom", 0 0, L_0x28c5a90; 1 drivers
v0x27b0690_0 .net "and_in1com", 0 0, L_0x28c5750; 1 drivers
v0x27b0730_0 .alias "in0", 0 0, v0x27b50e0_0;
v0x27b07d0_0 .alias "in1", 0 0, v0x27b5480_0;
v0x27b0850_0 .net "nand_in0ncom", 0 0, L_0x28c59d0; 1 drivers
v0x27b08f0_0 .net "nand_in1com", 0 0, L_0x28c5690; 1 drivers
v0x27b0990_0 .net "ncom", 0 0, L_0x28c5880; 1 drivers
v0x27b0a30_0 .net "nor_wire", 0 0, L_0x28c5b80; 1 drivers
v0x27b0ad0_0 .alias "result", 0 0, v0x27b1200_0;
v0x27b0b50_0 .alias "sel0", 0 0, v0x27b1050_0;
S_0x27afd90 .scope module, "mux01" "mux_1bit" 3 38, 3 2, S_0x27aee20;
 .timescale 0 0;
L_0x28c5e50/d .functor NAND 1, L_0x28c5560, L_0x28c7680, C4<1>, C4<1>;
L_0x28c5e50 .delay (20,20,20) L_0x28c5e50/d;
L_0x28c5f10/d .functor NOT 1, L_0x28c5e50, C4<0>, C4<0>, C4<0>;
L_0x28c5f10 .delay (10,10,10) L_0x28c5f10/d;
L_0x28c6040/d .functor NOT 1, L_0x28c7680, C4<0>, C4<0>, C4<0>;
L_0x28c6040 .delay (10,10,10) L_0x28c6040/d;
L_0x28c6100/d .functor NAND 1, L_0x28c4b20, L_0x28c6040, C4<1>, C4<1>;
L_0x28c6100 .delay (20,20,20) L_0x28c6100/d;
L_0x28c6210/d .functor NOT 1, L_0x28c6100, C4<0>, C4<0>, C4<0>;
L_0x28c6210 .delay (10,10,10) L_0x28c6210/d;
L_0x28c6300/d .functor NOR 1, L_0x28c6210, L_0x28c5f10, C4<0>, C4<0>;
L_0x28c6300 .delay (20,20,20) L_0x28c6300/d;
L_0x28c64a0/d .functor NOT 1, L_0x28c6300, C4<0>, C4<0>, C4<0>;
L_0x28c64a0 .delay (10,10,10) L_0x28c64a0/d;
v0x27afe80_0 .net "and_in0ncom", 0 0, L_0x28c6210; 1 drivers
v0x27aff40_0 .net "and_in1com", 0 0, L_0x28c5f10; 1 drivers
v0x27affe0_0 .alias "in0", 0 0, v0x27b51f0_0;
v0x27b0080_0 .alias "in1", 0 0, v0x27b5370_0;
v0x27b0100_0 .net "nand_in0ncom", 0 0, L_0x28c6100; 1 drivers
v0x27b01a0_0 .net "nand_in1com", 0 0, L_0x28c5e50; 1 drivers
v0x27b0240_0 .net "ncom", 0 0, L_0x28c6040; 1 drivers
v0x27b02e0_0 .net "nor_wire", 0 0, L_0x28c6300; 1 drivers
v0x27b0380_0 .alias "result", 0 0, v0x27b12e0_0;
v0x27b0400_0 .alias "sel0", 0 0, v0x27b1050_0;
S_0x27af640 .scope module, "mux1" "mux_1bit" 3 39, 3 2, S_0x27aee20;
 .timescale 0 0;
L_0x28c65d0/d .functor NAND 1, L_0x28c64a0, L_0x28c7720, C4<1>, C4<1>;
L_0x28c65d0 .delay (20,20,20) L_0x28c65d0/d;
L_0x28c6720/d .functor NOT 1, L_0x28c65d0, C4<0>, C4<0>, C4<0>;
L_0x28c6720 .delay (10,10,10) L_0x28c6720/d;
L_0x28c6850/d .functor NOT 1, L_0x28c7720, C4<0>, C4<0>, C4<0>;
L_0x28c6850 .delay (10,10,10) L_0x28c6850/d;
L_0x28c6910/d .functor NAND 1, L_0x28c5d20, L_0x28c6850, C4<1>, C4<1>;
L_0x28c6910 .delay (20,20,20) L_0x28c6910/d;
L_0x28c6a60/d .functor NOT 1, L_0x28c6910, C4<0>, C4<0>, C4<0>;
L_0x28c6a60 .delay (10,10,10) L_0x28c6a60/d;
L_0x28c6b50/d .functor NOR 1, L_0x28c6a60, L_0x28c6720, C4<0>, C4<0>;
L_0x28c6b50 .delay (20,20,20) L_0x28c6b50/d;
L_0x28c6cf0/d .functor NOT 1, L_0x28c6b50, C4<0>, C4<0>, C4<0>;
L_0x28c6cf0 .delay (10,10,10) L_0x28c6cf0/d;
v0x27af730_0 .net "and_in0ncom", 0 0, L_0x28c6a60; 1 drivers
v0x27af7f0_0 .net "and_in1com", 0 0, L_0x28c6720; 1 drivers
v0x27af890_0 .alias "in0", 0 0, v0x27b1200_0;
v0x27af930_0 .alias "in1", 0 0, v0x27b12e0_0;
v0x27af9b0_0 .net "nand_in0ncom", 0 0, L_0x28c6910; 1 drivers
v0x27afa50_0 .net "nand_in1com", 0 0, L_0x28c65d0; 1 drivers
v0x27afaf0_0 .net "ncom", 0 0, L_0x28c6850; 1 drivers
v0x27afb90_0 .net "nor_wire", 0 0, L_0x28c6b50; 1 drivers
v0x27afc30_0 .alias "result", 0 0, v0x27b1360_0;
v0x27afcb0_0 .alias "sel0", 0 0, v0x27b10d0_0;
S_0x27aef10 .scope module, "mux2" "mux_1bit" 3 40, 3 2, S_0x27aee20;
 .timescale 0 0;
L_0x28c6e20/d .functor NAND 1, C4<0>, L_0x28c7850, C4<1>, C4<1>;
L_0x28c6e20 .delay (20,20,20) L_0x28c6e20/d;
L_0x28c6f80/d .functor NOT 1, L_0x28c6e20, C4<0>, C4<0>, C4<0>;
L_0x28c6f80 .delay (10,10,10) L_0x28c6f80/d;
L_0x28c70b0/d .functor NOT 1, L_0x28c7850, C4<0>, C4<0>, C4<0>;
L_0x28c70b0 .delay (10,10,10) L_0x28c70b0/d;
L_0x28c7170/d .functor NAND 1, L_0x28c6cf0, L_0x28c70b0, C4<1>, C4<1>;
L_0x28c7170 .delay (20,20,20) L_0x28c7170/d;
L_0x28c72c0/d .functor NOT 1, L_0x28c7170, C4<0>, C4<0>, C4<0>;
L_0x28c72c0 .delay (10,10,10) L_0x28c72c0/d;
L_0x28c73b0/d .functor NOR 1, L_0x28c72c0, L_0x28c6f80, C4<0>, C4<0>;
L_0x28c73b0 .delay (20,20,20) L_0x28c73b0/d;
L_0x28c7550/d .functor NOT 1, L_0x28c73b0, C4<0>, C4<0>, C4<0>;
L_0x28c7550 .delay (10,10,10) L_0x28c7550/d;
v0x27af000_0 .net "and_in0ncom", 0 0, L_0x28c72c0; 1 drivers
v0x27af080_0 .net "and_in1com", 0 0, L_0x28c6f80; 1 drivers
v0x27af120_0 .alias "in0", 0 0, v0x27b1360_0;
v0x27af1c0_0 .alias "in1", 0 0, v0x27b0f20_0;
v0x27af240_0 .net "nand_in0ncom", 0 0, L_0x28c7170; 1 drivers
v0x27af2e0_0 .net "nand_in1com", 0 0, L_0x28c6e20; 1 drivers
v0x27af3c0_0 .net "ncom", 0 0, L_0x28c70b0; 1 drivers
v0x27af460_0 .net "nor_wire", 0 0, L_0x28c73b0; 1 drivers
v0x27af500_0 .alias "result", 0 0, v0x27b4f30_0;
v0x27af5a0_0 .alias "sel0", 0 0, v0x27b1150_0;
S_0x27a8250 .scope generate, "ALU32[20]" "ALU32[20]" 2 105, 2 105, S_0x2765440;
 .timescale 0 0;
P_0x27a6c48 .param/l "i" 2 105, +C4<010100>;
S_0x27a8380 .scope module, "_alu" "ALU_1bit" 2 106, 2 3, S_0x27a8250;
 .timescale 0 0;
L_0x28c20f0/d .functor NOT 1, L_0x28c7cd0, C4<0>, C4<0>, C4<0>;
L_0x28c20f0 .delay (10,10,10) L_0x28c20f0/d;
v0x27ae100_0 .net "carryin", 0 0, L_0x28c7d70; 1 drivers
v0x27ae1a0_0 .net "carryout", 0 0, L_0x28c9620; 1 drivers
v0x27ae220_0 .alias "invertB", 0 0, v0x283e550_0;
v0x27ae2a0_0 .alias "muxIndex", 2 0, v0x283e5d0_0;
v0x27ae320_0 .net "notB", 0 0, L_0x28c20f0; 1 drivers
v0x27ae3a0_0 .net "operandA", 0 0, L_0x28c7c30; 1 drivers
v0x27ae420_0 .net "operandB", 0 0, L_0x28c7cd0; 1 drivers
v0x27ae530_0 .alias "othercontrolsignal", 0 0, v0x283e7a0_0;
v0x27ae5b0_0 .net "result", 0 0, L_0x28cd150; 1 drivers
v0x27ae680_0 .net "trueB", 0 0, L_0x28c8460; 1 drivers
v0x27ae760_0 .net "wAddSub", 0 0, L_0x28c8f80; 1 drivers
v0x27ae870_0 .net "wNandAnd", 0 0, L_0x28ca6e0; 1 drivers
v0x27ae9f0_0 .net "wNorOr", 0 0, L_0x28cb120; 1 drivers
v0x27aeb00_0 .net "wXor", 0 0, L_0x28c9c80; 1 drivers
L_0x28cd280 .part v0x283cb80_0, 0, 1;
L_0x28cd320 .part v0x283cb80_0, 1, 1;
L_0x28cd450 .part v0x283cb80_0, 2, 1;
S_0x27ad930 .scope module, "mux_invertB" "mux_1bit" 2 18, 3 2, S_0x27a8380;
 .timescale 0 0;
L_0x28c7e90/d .functor NAND 1, L_0x28c20f0, v0x283cb00_0, C4<1>, C4<1>;
L_0x28c7e90 .delay (20,20,20) L_0x28c7e90/d;
L_0x28c7f70/d .functor NOT 1, L_0x28c7e90, C4<0>, C4<0>, C4<0>;
L_0x28c7f70 .delay (10,10,10) L_0x28c7f70/d;
L_0x28c8050/d .functor NOT 1, v0x283cb00_0, C4<0>, C4<0>, C4<0>;
L_0x28c8050 .delay (10,10,10) L_0x28c8050/d;
L_0x28c8110/d .functor NAND 1, L_0x28c7cd0, L_0x28c8050, C4<1>, C4<1>;
L_0x28c8110 .delay (20,20,20) L_0x28c8110/d;
L_0x28c81d0/d .functor NOT 1, L_0x28c8110, C4<0>, C4<0>, C4<0>;
L_0x28c81d0 .delay (10,10,10) L_0x28c81d0/d;
L_0x28c82c0/d .functor NOR 1, L_0x28c81d0, L_0x28c7f70, C4<0>, C4<0>;
L_0x28c82c0 .delay (20,20,20) L_0x28c82c0/d;
L_0x28c8460/d .functor NOT 1, L_0x28c82c0, C4<0>, C4<0>, C4<0>;
L_0x28c8460 .delay (10,10,10) L_0x28c8460/d;
v0x27ada20_0 .net "and_in0ncom", 0 0, L_0x28c81d0; 1 drivers
v0x27adae0_0 .net "and_in1com", 0 0, L_0x28c7f70; 1 drivers
v0x27adb80_0 .alias "in0", 0 0, v0x27ae420_0;
v0x27adc00_0 .alias "in1", 0 0, v0x27ae320_0;
v0x27adc80_0 .net "nand_in0ncom", 0 0, L_0x28c8110; 1 drivers
v0x27add20_0 .net "nand_in1com", 0 0, L_0x28c7e90; 1 drivers
v0x27addc0_0 .net "ncom", 0 0, L_0x28c8050; 1 drivers
v0x27ade60_0 .net "nor_wire", 0 0, L_0x28c82c0; 1 drivers
v0x27adf50_0 .alias "result", 0 0, v0x27ae680_0;
v0x27ae020_0 .alias "sel0", 0 0, v0x283e550_0;
S_0x27ac640 .scope module, "adder" "adder_1bit" 2 22, 4 1, S_0x27a8380;
 .timescale 0 0;
L_0x28c9090/d .functor NAND 1, L_0x28c7c30, L_0x28c8460, C4<1>, C4<1>;
L_0x28c9090 .delay (20,20,20) L_0x28c9090/d;
L_0x28c9200/d .functor NOT 1, L_0x28c9090, C4<0>, C4<0>, C4<0>;
L_0x28c9200 .delay (10,10,10) L_0x28c9200/d;
L_0x28c9310/d .functor NAND 1, L_0x28c7d70, L_0x28c89e0, C4<1>, C4<1>;
L_0x28c9310 .delay (20,20,20) L_0x28c9310/d;
L_0x28c93d0/d .functor NOT 1, L_0x28c9310, C4<0>, C4<0>, C4<0>;
L_0x28c93d0 .delay (10,10,10) L_0x28c93d0/d;
L_0x28c94e0/d .functor NOR 1, L_0x28c93d0, L_0x28c9200, C4<0>, C4<0>;
L_0x28c94e0 .delay (20,20,20) L_0x28c94e0/d;
L_0x28c9620/d .functor NOT 1, L_0x28c94e0, C4<0>, C4<0>, C4<0>;
L_0x28c9620 .delay (10,10,10) L_0x28c9620/d;
v0x27ad220_0 .alias "a", 0 0, v0x27ae3a0_0;
v0x27ad330_0 .net "and_ab", 0 0, L_0x28c9200; 1 drivers
v0x27ad3d0_0 .net "and_xor_ab_c", 0 0, L_0x28c93d0; 1 drivers
v0x27ad470_0 .alias "b", 0 0, v0x27ae680_0;
v0x27ad4f0_0 .alias "carryin", 0 0, v0x27ae100_0;
v0x27ad570_0 .alias "carryout", 0 0, v0x27ae1a0_0;
v0x27ad630_0 .net "nand_ab", 0 0, L_0x28c9090; 1 drivers
v0x27ad6b0_0 .net "nand_xor_ab_c", 0 0, L_0x28c9310; 1 drivers
v0x27ad730_0 .net "nco", 0 0, L_0x28c94e0; 1 drivers
v0x27ad7d0_0 .alias "sum", 0 0, v0x27ae760_0;
v0x27ad8b0_0 .net "xor_ab", 0 0, L_0x28c89e0; 1 drivers
S_0x27accd0 .scope module, "xor_1" "xor_1bit" 4 13, 5 35, S_0x27ac640;
 .timescale 0 0;
L_0x28c85d0/d .functor NAND 1, L_0x28c7c30, L_0x28c8460, C4<1>, C4<1>;
L_0x28c85d0 .delay (20,20,20) L_0x28c85d0/d;
L_0x28c8690/d .functor NOR 1, L_0x28c7c30, L_0x28c8460, C4<0>, C4<0>;
L_0x28c8690 .delay (20,20,20) L_0x28c8690/d;
L_0x28c8770/d .functor NOT 1, L_0x28c8690, C4<0>, C4<0>, C4<0>;
L_0x28c8770 .delay (10,10,10) L_0x28c8770/d;
L_0x28c8880/d .functor NAND 1, L_0x28c8770, L_0x28c85d0, C4<1>, C4<1>;
L_0x28c8880 .delay (20,20,20) L_0x28c8880/d;
L_0x28c89e0/d .functor NOT 1, L_0x28c8880, C4<0>, C4<0>, C4<0>;
L_0x28c89e0 .delay (10,10,10) L_0x28c89e0/d;
v0x27acdc0_0 .alias "a", 0 0, v0x27ae3a0_0;
v0x27ace60_0 .alias "b", 0 0, v0x27ae680_0;
v0x27acf00_0 .net "nand_ab", 0 0, L_0x28c85d0; 1 drivers
v0x27acfa0_0 .net "nor_ab", 0 0, L_0x28c8690; 1 drivers
v0x27ad020_0 .net "nxor_ab", 0 0, L_0x28c8880; 1 drivers
v0x27ad0c0_0 .net "or_ab", 0 0, L_0x28c8770; 1 drivers
v0x27ad1a0_0 .alias "result", 0 0, v0x27ad8b0_0;
S_0x27ac730 .scope module, "xor_2" "xor_1bit" 4 14, 5 35, S_0x27ac640;
 .timescale 0 0;
L_0x28c8af0/d .functor NAND 1, L_0x28c89e0, L_0x28c7d70, C4<1>, C4<1>;
L_0x28c8af0 .delay (20,20,20) L_0x28c8af0/d;
L_0x28c8c40/d .functor NOR 1, L_0x28c89e0, L_0x28c7d70, C4<0>, C4<0>;
L_0x28c8c40 .delay (20,20,20) L_0x28c8c40/d;
L_0x28c8db0/d .functor NOT 1, L_0x28c8c40, C4<0>, C4<0>, C4<0>;
L_0x28c8db0 .delay (10,10,10) L_0x28c8db0/d;
L_0x28c8e70/d .functor NAND 1, L_0x28c8db0, L_0x28c8af0, C4<1>, C4<1>;
L_0x28c8e70 .delay (20,20,20) L_0x28c8e70/d;
L_0x28c8f80/d .functor NOT 1, L_0x28c8e70, C4<0>, C4<0>, C4<0>;
L_0x28c8f80 .delay (10,10,10) L_0x28c8f80/d;
v0x27ac820_0 .alias "a", 0 0, v0x27ad8b0_0;
v0x27ac8c0_0 .alias "b", 0 0, v0x27ae100_0;
v0x27ac960_0 .net "nand_ab", 0 0, L_0x28c8af0; 1 drivers
v0x27aca00_0 .net "nor_ab", 0 0, L_0x28c8c40; 1 drivers
v0x27aca80_0 .net "nxor_ab", 0 0, L_0x28c8e70; 1 drivers
v0x27acb20_0 .net "or_ab", 0 0, L_0x28c8db0; 1 drivers
v0x27acc00_0 .alias "result", 0 0, v0x27ae760_0;
S_0x27ac0f0 .scope module, "xor_gate" "xor_1bit" 2 23, 5 35, S_0x27a8380;
 .timescale 0 0;
L_0x28c97e0/d .functor NAND 1, L_0x28c7c30, L_0x28c7cd0, C4<1>, C4<1>;
L_0x28c97e0 .delay (20,20,20) L_0x28c97e0/d;
L_0x28c98a0/d .functor NOR 1, L_0x28c7c30, L_0x28c7cd0, C4<0>, C4<0>;
L_0x28c98a0 .delay (20,20,20) L_0x28c98a0/d;
L_0x28c9a30/d .functor NOT 1, L_0x28c98a0, C4<0>, C4<0>, C4<0>;
L_0x28c9a30 .delay (10,10,10) L_0x28c9a30/d;
L_0x28c9b20/d .functor NAND 1, L_0x28c9a30, L_0x28c97e0, C4<1>, C4<1>;
L_0x28c9b20 .delay (20,20,20) L_0x28c9b20/d;
L_0x28c9c80/d .functor NOT 1, L_0x28c9b20, C4<0>, C4<0>, C4<0>;
L_0x28c9c80 .delay (10,10,10) L_0x28c9c80/d;
v0x27ac1e0_0 .alias "a", 0 0, v0x27ae3a0_0;
v0x27ac260_0 .alias "b", 0 0, v0x27ae420_0;
v0x27ac330_0 .net "nand_ab", 0 0, L_0x28c97e0; 1 drivers
v0x27ac3b0_0 .net "nor_ab", 0 0, L_0x28c98a0; 1 drivers
v0x27ac430_0 .net "nxor_ab", 0 0, L_0x28c9b20; 1 drivers
v0x27ac4b0_0 .net "or_ab", 0 0, L_0x28c9a30; 1 drivers
v0x27ac570_0 .alias "result", 0 0, v0x27aeb00_0;
S_0x27ab540 .scope module, "nand_and_gate" "nand_and_1bit" 2 24, 5 19, S_0x27a8380;
 .timescale 0 0;
L_0x28c9dd0/d .functor NAND 1, L_0x28c7c30, L_0x28c7cd0, C4<1>, C4<1>;
L_0x28c9dd0 .delay (20,20,20) L_0x28c9dd0/d;
L_0x28c9f00/d .functor NOT 1, L_0x28c9dd0, C4<0>, C4<0>, C4<0>;
L_0x28c9f00 .delay (10,10,10) L_0x28c9f00/d;
v0x27abd70_0 .alias "a", 0 0, v0x27ae3a0_0;
v0x27abe10_0 .net "and_ab", 0 0, L_0x28c9f00; 1 drivers
v0x27abe90_0 .alias "b", 0 0, v0x27ae420_0;
v0x27abf10_0 .net "nand_ab", 0 0, L_0x28c9dd0; 1 drivers
v0x27abff0_0 .alias "othercontrolsignal", 0 0, v0x283e7a0_0;
v0x27ac070_0 .alias "result", 0 0, v0x27ae870_0;
S_0x27ab630 .scope module, "mux0" "mux_1bit" 5 32, 3 2, S_0x27ab540;
 .timescale 0 0;
L_0x28ca050/d .functor NAND 1, L_0x28c9f00, v0x27d62f0_0, C4<1>, C4<1>;
L_0x28ca050 .delay (20,20,20) L_0x28ca050/d;
L_0x28ca110/d .functor NOT 1, L_0x28ca050, C4<0>, C4<0>, C4<0>;
L_0x28ca110 .delay (10,10,10) L_0x28ca110/d;
L_0x28ca240/d .functor NOT 1, v0x27d62f0_0, C4<0>, C4<0>, C4<0>;
L_0x28ca240 .delay (10,10,10) L_0x28ca240/d;
L_0x28ca300/d .functor NAND 1, L_0x28c9dd0, L_0x28ca240, C4<1>, C4<1>;
L_0x28ca300 .delay (20,20,20) L_0x28ca300/d;
L_0x28ca450/d .functor NOT 1, L_0x28ca300, C4<0>, C4<0>, C4<0>;
L_0x28ca450 .delay (10,10,10) L_0x28ca450/d;
L_0x28ca540/d .functor NOR 1, L_0x28ca450, L_0x28ca110, C4<0>, C4<0>;
L_0x28ca540 .delay (20,20,20) L_0x28ca540/d;
L_0x28ca6e0/d .functor NOT 1, L_0x28ca540, C4<0>, C4<0>, C4<0>;
L_0x28ca6e0 .delay (10,10,10) L_0x28ca6e0/d;
v0x27ab720_0 .net "and_in0ncom", 0 0, L_0x28ca450; 1 drivers
v0x27ab7a0_0 .net "and_in1com", 0 0, L_0x28ca110; 1 drivers
v0x27ab820_0 .alias "in0", 0 0, v0x27abf10_0;
v0x27ab8a0_0 .alias "in1", 0 0, v0x27abe10_0;
v0x27ab920_0 .net "nand_in0ncom", 0 0, L_0x28ca300; 1 drivers
v0x27ab9a0_0 .net "nand_in1com", 0 0, L_0x28ca050; 1 drivers
v0x27aba80_0 .net "ncom", 0 0, L_0x28ca240; 1 drivers
v0x27abb20_0 .net "nor_wire", 0 0, L_0x28ca540; 1 drivers
v0x27abbc0_0 .alias "result", 0 0, v0x27ae870_0;
v0x27abc90_0 .alias "sel0", 0 0, v0x283e7a0_0;
S_0x27aaac0 .scope module, "nor_or_gate" "nor_or_1bit" 2 25, 5 3, S_0x27a8380;
 .timescale 0 0;
L_0x28ca810/d .functor NOR 1, L_0x28c7c30, L_0x28c7cd0, C4<0>, C4<0>;
L_0x28ca810 .delay (20,20,20) L_0x28ca810/d;
L_0x28ca940/d .functor NOT 1, L_0x28ca810, C4<0>, C4<0>, C4<0>;
L_0x28ca940 .delay (10,10,10) L_0x28ca940/d;
v0x27ab240_0 .alias "a", 0 0, v0x27ae3a0_0;
v0x27ab2c0_0 .alias "b", 0 0, v0x27ae420_0;
v0x27ab340_0 .net "nor_ab", 0 0, L_0x28ca810; 1 drivers
v0x27ab3c0_0 .net "or_ab", 0 0, L_0x28ca940; 1 drivers
v0x27ab440_0 .alias "othercontrolsignal", 0 0, v0x283e7a0_0;
v0x27ab4c0_0 .alias "result", 0 0, v0x27ae9f0_0;
S_0x27aabb0 .scope module, "mux0" "mux_1bit" 5 16, 3 2, S_0x27aaac0;
 .timescale 0 0;
L_0x28caa90/d .functor NAND 1, L_0x28ca940, v0x27d62f0_0, C4<1>, C4<1>;
L_0x28caa90 .delay (20,20,20) L_0x28caa90/d;
L_0x28cab50/d .functor NOT 1, L_0x28caa90, C4<0>, C4<0>, C4<0>;
L_0x28cab50 .delay (10,10,10) L_0x28cab50/d;
L_0x28cac80/d .functor NOT 1, v0x27d62f0_0, C4<0>, C4<0>, C4<0>;
L_0x28cac80 .delay (10,10,10) L_0x28cac80/d;
L_0x28cad40/d .functor NAND 1, L_0x28ca810, L_0x28cac80, C4<1>, C4<1>;
L_0x28cad40 .delay (20,20,20) L_0x28cad40/d;
L_0x28cae90/d .functor NOT 1, L_0x28cad40, C4<0>, C4<0>, C4<0>;
L_0x28cae90 .delay (10,10,10) L_0x28cae90/d;
L_0x28caf80/d .functor NOR 1, L_0x28cae90, L_0x28cab50, C4<0>, C4<0>;
L_0x28caf80 .delay (20,20,20) L_0x28caf80/d;
L_0x28cb120/d .functor NOT 1, L_0x28caf80, C4<0>, C4<0>, C4<0>;
L_0x28cb120 .delay (10,10,10) L_0x28cb120/d;
v0x27aaca0_0 .net "and_in0ncom", 0 0, L_0x28cae90; 1 drivers
v0x27aad20_0 .net "and_in1com", 0 0, L_0x28cab50; 1 drivers
v0x27aada0_0 .alias "in0", 0 0, v0x27ab340_0;
v0x27aae20_0 .alias "in1", 0 0, v0x27ab3c0_0;
v0x27aaea0_0 .net "nand_in0ncom", 0 0, L_0x28cad40; 1 drivers
v0x27aaf20_0 .net "nand_in1com", 0 0, L_0x28caa90; 1 drivers
v0x27aafa0_0 .net "ncom", 0 0, L_0x28cac80; 1 drivers
v0x27ab020_0 .net "nor_wire", 0 0, L_0x28caf80; 1 drivers
v0x27ab0f0_0 .alias "result", 0 0, v0x27ae9f0_0;
v0x27ab1c0_0 .alias "sel0", 0 0, v0x283e7a0_0;
S_0x27a8470 .scope module, "mainMux" "mux_alu" 2 28, 3 22, S_0x27a8380;
 .timescale 0 0;
v0x27aa1e0_0 .alias "in0", 0 0, v0x27ae760_0;
v0x27aa260_0 .alias "in1", 0 0, v0x27aeb00_0;
v0x27aa310_0 .alias "in2", 0 0, v0x27ae870_0;
v0x27aa3c0_0 .alias "in3", 0 0, v0x27ae9f0_0;
v0x27aa4a0_0 .net "in4", 0 0, C4<0>; 1 drivers
v0x27aa550_0 .alias "result", 0 0, v0x27ae5b0_0;
v0x27aa5d0_0 .net "sel0", 0 0, L_0x28cd280; 1 drivers
v0x27aa650_0 .net "sel1", 0 0, L_0x28cd320; 1 drivers
v0x27aa720_0 .net "sel2", 0 0, L_0x28cd450; 1 drivers
v0x27aa7d0_0 .net "w0", 0 0, L_0x28cb920; 1 drivers
v0x27aa8b0_0 .net "w1", 0 0, L_0x28cc0a0; 1 drivers
v0x27aa980_0 .net "w2", 0 0, L_0x28cc8f0; 1 drivers
S_0x27a9b30 .scope module, "mux00" "mux_1bit" 3 37, 3 2, S_0x27a8470;
 .timescale 0 0;
L_0x28cb250/d .functor NAND 1, L_0x28c9c80, L_0x28cd280, C4<1>, C4<1>;
L_0x28cb250 .delay (20,20,20) L_0x28cb250/d;
L_0x28cb310/d .functor NOT 1, L_0x28cb250, C4<0>, C4<0>, C4<0>;
L_0x28cb310 .delay (10,10,10) L_0x28cb310/d;
L_0x28cb440/d .functor NOT 1, L_0x28cd280, C4<0>, C4<0>, C4<0>;
L_0x28cb440 .delay (10,10,10) L_0x28cb440/d;
L_0x28cb5b0/d .functor NAND 1, L_0x28c8f80, L_0x28cb440, C4<1>, C4<1>;
L_0x28cb5b0 .delay (20,20,20) L_0x28cb5b0/d;
L_0x28cb670/d .functor NOT 1, L_0x28cb5b0, C4<0>, C4<0>, C4<0>;
L_0x28cb670 .delay (10,10,10) L_0x28cb670/d;
L_0x28cb760/d .functor NOR 1, L_0x28cb670, L_0x28cb310, C4<0>, C4<0>;
L_0x28cb760 .delay (20,20,20) L_0x28cb760/d;
L_0x28cb920/d .functor NOT 1, L_0x28cb760, C4<0>, C4<0>, C4<0>;
L_0x28cb920 .delay (10,10,10) L_0x28cb920/d;
v0x27a9c20_0 .net "and_in0ncom", 0 0, L_0x28cb670; 1 drivers
v0x27a9ce0_0 .net "and_in1com", 0 0, L_0x28cb310; 1 drivers
v0x27a9d80_0 .alias "in0", 0 0, v0x27ae760_0;
v0x27a9e20_0 .alias "in1", 0 0, v0x27aeb00_0;
v0x27a9ea0_0 .net "nand_in0ncom", 0 0, L_0x28cb5b0; 1 drivers
v0x27a9f40_0 .net "nand_in1com", 0 0, L_0x28cb250; 1 drivers
v0x27a9fe0_0 .net "ncom", 0 0, L_0x28cb440; 1 drivers
v0x27aa060_0 .net "nor_wire", 0 0, L_0x28cb760; 1 drivers
v0x27aa0e0_0 .alias "result", 0 0, v0x27aa7d0_0;
v0x27aa160_0 .alias "sel0", 0 0, v0x27aa5d0_0;
S_0x27a93e0 .scope module, "mux01" "mux_1bit" 3 38, 3 2, S_0x27a8470;
 .timescale 0 0;
L_0x28cba50/d .functor NAND 1, L_0x28cb120, L_0x28cd280, C4<1>, C4<1>;
L_0x28cba50 .delay (20,20,20) L_0x28cba50/d;
L_0x28cbb10/d .functor NOT 1, L_0x28cba50, C4<0>, C4<0>, C4<0>;
L_0x28cbb10 .delay (10,10,10) L_0x28cbb10/d;
L_0x28cbc40/d .functor NOT 1, L_0x28cd280, C4<0>, C4<0>, C4<0>;
L_0x28cbc40 .delay (10,10,10) L_0x28cbc40/d;
L_0x28cbd00/d .functor NAND 1, L_0x28ca6e0, L_0x28cbc40, C4<1>, C4<1>;
L_0x28cbd00 .delay (20,20,20) L_0x28cbd00/d;
L_0x28cbe10/d .functor NOT 1, L_0x28cbd00, C4<0>, C4<0>, C4<0>;
L_0x28cbe10 .delay (10,10,10) L_0x28cbe10/d;
L_0x28cbf00/d .functor NOR 1, L_0x28cbe10, L_0x28cbb10, C4<0>, C4<0>;
L_0x28cbf00 .delay (20,20,20) L_0x28cbf00/d;
L_0x28cc0a0/d .functor NOT 1, L_0x28cbf00, C4<0>, C4<0>, C4<0>;
L_0x28cc0a0 .delay (10,10,10) L_0x28cc0a0/d;
v0x27a94d0_0 .net "and_in0ncom", 0 0, L_0x28cbe10; 1 drivers
v0x27a9590_0 .net "and_in1com", 0 0, L_0x28cbb10; 1 drivers
v0x27a9630_0 .alias "in0", 0 0, v0x27ae870_0;
v0x27a96d0_0 .alias "in1", 0 0, v0x27ae9f0_0;
v0x27a9750_0 .net "nand_in0ncom", 0 0, L_0x28cbd00; 1 drivers
v0x27a97f0_0 .net "nand_in1com", 0 0, L_0x28cba50; 1 drivers
v0x27a9890_0 .net "ncom", 0 0, L_0x28cbc40; 1 drivers
v0x27a9930_0 .net "nor_wire", 0 0, L_0x28cbf00; 1 drivers
v0x27a99d0_0 .alias "result", 0 0, v0x27aa8b0_0;
v0x27a9a50_0 .alias "sel0", 0 0, v0x27aa5d0_0;
S_0x27a8c90 .scope module, "mux1" "mux_1bit" 3 39, 3 2, S_0x27a8470;
 .timescale 0 0;
L_0x28cc1d0/d .functor NAND 1, L_0x28cc0a0, L_0x28cd320, C4<1>, C4<1>;
L_0x28cc1d0 .delay (20,20,20) L_0x28cc1d0/d;
L_0x28cc320/d .functor NOT 1, L_0x28cc1d0, C4<0>, C4<0>, C4<0>;
L_0x28cc320 .delay (10,10,10) L_0x28cc320/d;
L_0x28cc450/d .functor NOT 1, L_0x28cd320, C4<0>, C4<0>, C4<0>;
L_0x28cc450 .delay (10,10,10) L_0x28cc450/d;
L_0x28cc510/d .functor NAND 1, L_0x28cb920, L_0x28cc450, C4<1>, C4<1>;
L_0x28cc510 .delay (20,20,20) L_0x28cc510/d;
L_0x28cc660/d .functor NOT 1, L_0x28cc510, C4<0>, C4<0>, C4<0>;
L_0x28cc660 .delay (10,10,10) L_0x28cc660/d;
L_0x28cc750/d .functor NOR 1, L_0x28cc660, L_0x28cc320, C4<0>, C4<0>;
L_0x28cc750 .delay (20,20,20) L_0x28cc750/d;
L_0x28cc8f0/d .functor NOT 1, L_0x28cc750, C4<0>, C4<0>, C4<0>;
L_0x28cc8f0 .delay (10,10,10) L_0x28cc8f0/d;
v0x27a8d80_0 .net "and_in0ncom", 0 0, L_0x28cc660; 1 drivers
v0x27a8e40_0 .net "and_in1com", 0 0, L_0x28cc320; 1 drivers
v0x27a8ee0_0 .alias "in0", 0 0, v0x27aa7d0_0;
v0x27a8f80_0 .alias "in1", 0 0, v0x27aa8b0_0;
v0x27a9000_0 .net "nand_in0ncom", 0 0, L_0x28cc510; 1 drivers
v0x27a90a0_0 .net "nand_in1com", 0 0, L_0x28cc1d0; 1 drivers
v0x27a9140_0 .net "ncom", 0 0, L_0x28cc450; 1 drivers
v0x27a91e0_0 .net "nor_wire", 0 0, L_0x28cc750; 1 drivers
v0x27a9280_0 .alias "result", 0 0, v0x27aa980_0;
v0x27a9300_0 .alias "sel0", 0 0, v0x27aa650_0;
S_0x27a8560 .scope module, "mux2" "mux_1bit" 3 40, 3 2, S_0x27a8470;
 .timescale 0 0;
L_0x28cca20/d .functor NAND 1, C4<0>, L_0x28cd450, C4<1>, C4<1>;
L_0x28cca20 .delay (20,20,20) L_0x28cca20/d;
L_0x28ccb80/d .functor NOT 1, L_0x28cca20, C4<0>, C4<0>, C4<0>;
L_0x28ccb80 .delay (10,10,10) L_0x28ccb80/d;
L_0x28cccb0/d .functor NOT 1, L_0x28cd450, C4<0>, C4<0>, C4<0>;
L_0x28cccb0 .delay (10,10,10) L_0x28cccb0/d;
L_0x28ccd70/d .functor NAND 1, L_0x28cc8f0, L_0x28cccb0, C4<1>, C4<1>;
L_0x28ccd70 .delay (20,20,20) L_0x28ccd70/d;
L_0x28ccec0/d .functor NOT 1, L_0x28ccd70, C4<0>, C4<0>, C4<0>;
L_0x28ccec0 .delay (10,10,10) L_0x28ccec0/d;
L_0x28ccfb0/d .functor NOR 1, L_0x28ccec0, L_0x28ccb80, C4<0>, C4<0>;
L_0x28ccfb0 .delay (20,20,20) L_0x28ccfb0/d;
L_0x28cd150/d .functor NOT 1, L_0x28ccfb0, C4<0>, C4<0>, C4<0>;
L_0x28cd150 .delay (10,10,10) L_0x28cd150/d;
v0x27a8650_0 .net "and_in0ncom", 0 0, L_0x28ccec0; 1 drivers
v0x27a86d0_0 .net "and_in1com", 0 0, L_0x28ccb80; 1 drivers
v0x27a8770_0 .alias "in0", 0 0, v0x27aa980_0;
v0x27a8810_0 .alias "in1", 0 0, v0x27aa4a0_0;
v0x27a8890_0 .net "nand_in0ncom", 0 0, L_0x28ccd70; 1 drivers
v0x27a8930_0 .net "nand_in1com", 0 0, L_0x28cca20; 1 drivers
v0x27a8a10_0 .net "ncom", 0 0, L_0x28cccb0; 1 drivers
v0x27a8ab0_0 .net "nor_wire", 0 0, L_0x28ccfb0; 1 drivers
v0x27a8b50_0 .alias "result", 0 0, v0x27ae5b0_0;
v0x27a8bf0_0 .alias "sel0", 0 0, v0x27aa720_0;
S_0x27a18e0 .scope generate, "ALU32[21]" "ALU32[21]" 2 105, 2 105, S_0x2765440;
 .timescale 0 0;
P_0x27a0138 .param/l "i" 2 105, +C4<010101>;
S_0x27a1a10 .scope module, "_alu" "ALU_1bit" 2 106, 2 3, S_0x27a18e0;
 .timescale 0 0;
L_0x28c7e10/d .functor NOT 1, L_0x28cd7c0, C4<0>, C4<0>, C4<0>;
L_0x28c7e10 .delay (10,10,10) L_0x28c7e10/d;
v0x27a7750_0 .net "carryin", 0 0, L_0x28cd860; 1 drivers
v0x27a77f0_0 .net "carryout", 0 0, L_0x28cf240; 1 drivers
v0x27a7870_0 .alias "invertB", 0 0, v0x283e550_0;
v0x27a78f0_0 .alias "muxIndex", 2 0, v0x283e5d0_0;
v0x27a7970_0 .net "notB", 0 0, L_0x28c7e10; 1 drivers
v0x27a79f0_0 .net "operandA", 0 0, L_0x28cd720; 1 drivers
v0x27a7a70_0 .net "operandB", 0 0, L_0x28cd7c0; 1 drivers
v0x27a7b80_0 .alias "othercontrolsignal", 0 0, v0x283e7a0_0;
v0x27a7c00_0 .net "result", 0 0, L_0x28d2d30; 1 drivers
v0x27a7cd0_0 .net "trueB", 0 0, L_0x28ce080; 1 drivers
v0x27a7db0_0 .net "wAddSub", 0 0, L_0x28ceba0; 1 drivers
v0x27a7ec0_0 .net "wNandAnd", 0 0, L_0x28d0300; 1 drivers
v0x27a8040_0 .net "wNorOr", 0 0, L_0x28d0d40; 1 drivers
v0x27a8150_0 .net "wXor", 0 0, L_0x28cf8a0; 1 drivers
L_0x28d2e60 .part v0x283cb80_0, 0, 1;
L_0x28d2f00 .part v0x283cb80_0, 1, 1;
L_0x28d3030 .part v0x283cb80_0, 2, 1;
S_0x27a6f80 .scope module, "mux_invertB" "mux_1bit" 2 18, 3 2, S_0x27a1a10;
 .timescale 0 0;
L_0x28cdab0/d .functor NAND 1, L_0x28c7e10, v0x283cb00_0, C4<1>, C4<1>;
L_0x28cdab0 .delay (20,20,20) L_0x28cdab0/d;
L_0x28cdb90/d .functor NOT 1, L_0x28cdab0, C4<0>, C4<0>, C4<0>;
L_0x28cdb90 .delay (10,10,10) L_0x28cdb90/d;
L_0x28cdc70/d .functor NOT 1, v0x283cb00_0, C4<0>, C4<0>, C4<0>;
L_0x28cdc70 .delay (10,10,10) L_0x28cdc70/d;
L_0x28cdd30/d .functor NAND 1, L_0x28cd7c0, L_0x28cdc70, C4<1>, C4<1>;
L_0x28cdd30 .delay (20,20,20) L_0x28cdd30/d;
L_0x28cddf0/d .functor NOT 1, L_0x28cdd30, C4<0>, C4<0>, C4<0>;
L_0x28cddf0 .delay (10,10,10) L_0x28cddf0/d;
L_0x28cdee0/d .functor NOR 1, L_0x28cddf0, L_0x28cdb90, C4<0>, C4<0>;
L_0x28cdee0 .delay (20,20,20) L_0x28cdee0/d;
L_0x28ce080/d .functor NOT 1, L_0x28cdee0, C4<0>, C4<0>, C4<0>;
L_0x28ce080 .delay (10,10,10) L_0x28ce080/d;
v0x27a7070_0 .net "and_in0ncom", 0 0, L_0x28cddf0; 1 drivers
v0x27a7130_0 .net "and_in1com", 0 0, L_0x28cdb90; 1 drivers
v0x27a71d0_0 .alias "in0", 0 0, v0x27a7a70_0;
v0x27a7250_0 .alias "in1", 0 0, v0x27a7970_0;
v0x27a72d0_0 .net "nand_in0ncom", 0 0, L_0x28cdd30; 1 drivers
v0x27a7370_0 .net "nand_in1com", 0 0, L_0x28cdab0; 1 drivers
v0x27a7410_0 .net "ncom", 0 0, L_0x28cdc70; 1 drivers
v0x27a74b0_0 .net "nor_wire", 0 0, L_0x28cdee0; 1 drivers
v0x27a75a0_0 .alias "result", 0 0, v0x27a7cd0_0;
v0x27a7670_0 .alias "sel0", 0 0, v0x283e550_0;
S_0x27a5c90 .scope module, "adder" "adder_1bit" 2 22, 4 1, S_0x27a1a10;
 .timescale 0 0;
L_0x28cecb0/d .functor NAND 1, L_0x28cd720, L_0x28ce080, C4<1>, C4<1>;
L_0x28cecb0 .delay (20,20,20) L_0x28cecb0/d;
L_0x28cee20/d .functor NOT 1, L_0x28cecb0, C4<0>, C4<0>, C4<0>;
L_0x28cee20 .delay (10,10,10) L_0x28cee20/d;
L_0x28cef30/d .functor NAND 1, L_0x28cd860, L_0x28ce600, C4<1>, C4<1>;
L_0x28cef30 .delay (20,20,20) L_0x28cef30/d;
L_0x28ceff0/d .functor NOT 1, L_0x28cef30, C4<0>, C4<0>, C4<0>;
L_0x28ceff0 .delay (10,10,10) L_0x28ceff0/d;
L_0x28cf100/d .functor NOR 1, L_0x28ceff0, L_0x28cee20, C4<0>, C4<0>;
L_0x28cf100 .delay (20,20,20) L_0x28cf100/d;
L_0x28cf240/d .functor NOT 1, L_0x28cf100, C4<0>, C4<0>, C4<0>;
L_0x28cf240 .delay (10,10,10) L_0x28cf240/d;
v0x27a6870_0 .alias "a", 0 0, v0x27a79f0_0;
v0x27a6980_0 .net "and_ab", 0 0, L_0x28cee20; 1 drivers
v0x27a6a20_0 .net "and_xor_ab_c", 0 0, L_0x28ceff0; 1 drivers
v0x27a6ac0_0 .alias "b", 0 0, v0x27a7cd0_0;
v0x27a6b40_0 .alias "carryin", 0 0, v0x27a7750_0;
v0x27a6bc0_0 .alias "carryout", 0 0, v0x27a77f0_0;
v0x27a6c80_0 .net "nand_ab", 0 0, L_0x28cecb0; 1 drivers
v0x27a6d00_0 .net "nand_xor_ab_c", 0 0, L_0x28cef30; 1 drivers
v0x27a6d80_0 .net "nco", 0 0, L_0x28cf100; 1 drivers
v0x27a6e20_0 .alias "sum", 0 0, v0x27a7db0_0;
v0x27a6f00_0 .net "xor_ab", 0 0, L_0x28ce600; 1 drivers
S_0x27a6320 .scope module, "xor_1" "xor_1bit" 4 13, 5 35, S_0x27a5c90;
 .timescale 0 0;
L_0x28ce1f0/d .functor NAND 1, L_0x28cd720, L_0x28ce080, C4<1>, C4<1>;
L_0x28ce1f0 .delay (20,20,20) L_0x28ce1f0/d;
L_0x28ce2b0/d .functor NOR 1, L_0x28cd720, L_0x28ce080, C4<0>, C4<0>;
L_0x28ce2b0 .delay (20,20,20) L_0x28ce2b0/d;
L_0x28ce390/d .functor NOT 1, L_0x28ce2b0, C4<0>, C4<0>, C4<0>;
L_0x28ce390 .delay (10,10,10) L_0x28ce390/d;
L_0x28ce4a0/d .functor NAND 1, L_0x28ce390, L_0x28ce1f0, C4<1>, C4<1>;
L_0x28ce4a0 .delay (20,20,20) L_0x28ce4a0/d;
L_0x28ce600/d .functor NOT 1, L_0x28ce4a0, C4<0>, C4<0>, C4<0>;
L_0x28ce600 .delay (10,10,10) L_0x28ce600/d;
v0x27a6410_0 .alias "a", 0 0, v0x27a79f0_0;
v0x27a64b0_0 .alias "b", 0 0, v0x27a7cd0_0;
v0x27a6550_0 .net "nand_ab", 0 0, L_0x28ce1f0; 1 drivers
v0x27a65f0_0 .net "nor_ab", 0 0, L_0x28ce2b0; 1 drivers
v0x27a6670_0 .net "nxor_ab", 0 0, L_0x28ce4a0; 1 drivers
v0x27a6710_0 .net "or_ab", 0 0, L_0x28ce390; 1 drivers
v0x27a67f0_0 .alias "result", 0 0, v0x27a6f00_0;
S_0x27a5d80 .scope module, "xor_2" "xor_1bit" 4 14, 5 35, S_0x27a5c90;
 .timescale 0 0;
L_0x28ce710/d .functor NAND 1, L_0x28ce600, L_0x28cd860, C4<1>, C4<1>;
L_0x28ce710 .delay (20,20,20) L_0x28ce710/d;
L_0x28ce860/d .functor NOR 1, L_0x28ce600, L_0x28cd860, C4<0>, C4<0>;
L_0x28ce860 .delay (20,20,20) L_0x28ce860/d;
L_0x28ce9d0/d .functor NOT 1, L_0x28ce860, C4<0>, C4<0>, C4<0>;
L_0x28ce9d0 .delay (10,10,10) L_0x28ce9d0/d;
L_0x28cea90/d .functor NAND 1, L_0x28ce9d0, L_0x28ce710, C4<1>, C4<1>;
L_0x28cea90 .delay (20,20,20) L_0x28cea90/d;
L_0x28ceba0/d .functor NOT 1, L_0x28cea90, C4<0>, C4<0>, C4<0>;
L_0x28ceba0 .delay (10,10,10) L_0x28ceba0/d;
v0x27a5e70_0 .alias "a", 0 0, v0x27a6f00_0;
v0x27a5f10_0 .alias "b", 0 0, v0x27a7750_0;
v0x27a5fb0_0 .net "nand_ab", 0 0, L_0x28ce710; 1 drivers
v0x27a6050_0 .net "nor_ab", 0 0, L_0x28ce860; 1 drivers
v0x27a60d0_0 .net "nxor_ab", 0 0, L_0x28cea90; 1 drivers
v0x27a6170_0 .net "or_ab", 0 0, L_0x28ce9d0; 1 drivers
v0x27a6250_0 .alias "result", 0 0, v0x27a7db0_0;
S_0x27a5740 .scope module, "xor_gate" "xor_1bit" 2 23, 5 35, S_0x27a1a10;
 .timescale 0 0;
L_0x28cf400/d .functor NAND 1, L_0x28cd720, L_0x28cd7c0, C4<1>, C4<1>;
L_0x28cf400 .delay (20,20,20) L_0x28cf400/d;
L_0x28cf4c0/d .functor NOR 1, L_0x28cd720, L_0x28cd7c0, C4<0>, C4<0>;
L_0x28cf4c0 .delay (20,20,20) L_0x28cf4c0/d;
L_0x28cf650/d .functor NOT 1, L_0x28cf4c0, C4<0>, C4<0>, C4<0>;
L_0x28cf650 .delay (10,10,10) L_0x28cf650/d;
L_0x28cf740/d .functor NAND 1, L_0x28cf650, L_0x28cf400, C4<1>, C4<1>;
L_0x28cf740 .delay (20,20,20) L_0x28cf740/d;
L_0x28cf8a0/d .functor NOT 1, L_0x28cf740, C4<0>, C4<0>, C4<0>;
L_0x28cf8a0 .delay (10,10,10) L_0x28cf8a0/d;
v0x27a5830_0 .alias "a", 0 0, v0x27a79f0_0;
v0x27a58b0_0 .alias "b", 0 0, v0x27a7a70_0;
v0x27a5980_0 .net "nand_ab", 0 0, L_0x28cf400; 1 drivers
v0x27a5a00_0 .net "nor_ab", 0 0, L_0x28cf4c0; 1 drivers
v0x27a5a80_0 .net "nxor_ab", 0 0, L_0x28cf740; 1 drivers
v0x27a5b00_0 .net "or_ab", 0 0, L_0x28cf650; 1 drivers
v0x27a5bc0_0 .alias "result", 0 0, v0x27a8150_0;
S_0x27a4b50 .scope module, "nand_and_gate" "nand_and_1bit" 2 24, 5 19, S_0x27a1a10;
 .timescale 0 0;
L_0x28cf9f0/d .functor NAND 1, L_0x28cd720, L_0x28cd7c0, C4<1>, C4<1>;
L_0x28cf9f0 .delay (20,20,20) L_0x28cf9f0/d;
L_0x28cfb20/d .functor NOT 1, L_0x28cf9f0, C4<0>, C4<0>, C4<0>;
L_0x28cfb20 .delay (10,10,10) L_0x28cfb20/d;
v0x27a53c0_0 .alias "a", 0 0, v0x27a79f0_0;
v0x27a5460_0 .net "and_ab", 0 0, L_0x28cfb20; 1 drivers
v0x27a54e0_0 .alias "b", 0 0, v0x27a7a70_0;
v0x27a5560_0 .net "nand_ab", 0 0, L_0x28cf9f0; 1 drivers
v0x27a5640_0 .alias "othercontrolsignal", 0 0, v0x283e7a0_0;
v0x27a56c0_0 .alias "result", 0 0, v0x27a7ec0_0;
S_0x27a4c40 .scope module, "mux0" "mux_1bit" 5 32, 3 2, S_0x27a4b50;
 .timescale 0 0;
L_0x28cfc70/d .functor NAND 1, L_0x28cfb20, v0x27d62f0_0, C4<1>, C4<1>;
L_0x28cfc70 .delay (20,20,20) L_0x28cfc70/d;
L_0x28cfd30/d .functor NOT 1, L_0x28cfc70, C4<0>, C4<0>, C4<0>;
L_0x28cfd30 .delay (10,10,10) L_0x28cfd30/d;
L_0x28cfe60/d .functor NOT 1, v0x27d62f0_0, C4<0>, C4<0>, C4<0>;
L_0x28cfe60 .delay (10,10,10) L_0x28cfe60/d;
L_0x28cff20/d .functor NAND 1, L_0x28cf9f0, L_0x28cfe60, C4<1>, C4<1>;
L_0x28cff20 .delay (20,20,20) L_0x28cff20/d;
L_0x28d0070/d .functor NOT 1, L_0x28cff20, C4<0>, C4<0>, C4<0>;
L_0x28d0070 .delay (10,10,10) L_0x28d0070/d;
L_0x28d0160/d .functor NOR 1, L_0x28d0070, L_0x28cfd30, C4<0>, C4<0>;
L_0x28d0160 .delay (20,20,20) L_0x28d0160/d;
L_0x28d0300/d .functor NOT 1, L_0x28d0160, C4<0>, C4<0>, C4<0>;
L_0x28d0300 .delay (10,10,10) L_0x28d0300/d;
v0x27a4d30_0 .net "and_in0ncom", 0 0, L_0x28d0070; 1 drivers
v0x27a4db0_0 .net "and_in1com", 0 0, L_0x28cfd30; 1 drivers
v0x27a4e30_0 .alias "in0", 0 0, v0x27a5560_0;
v0x27a4ed0_0 .alias "in1", 0 0, v0x27a5460_0;
v0x27a4f50_0 .net "nand_in0ncom", 0 0, L_0x28cff20; 1 drivers
v0x27a4ff0_0 .net "nand_in1com", 0 0, L_0x28cfc70; 1 drivers
v0x27a50d0_0 .net "ncom", 0 0, L_0x28cfe60; 1 drivers
v0x27a5170_0 .net "nor_wire", 0 0, L_0x28d0160; 1 drivers
v0x27a5210_0 .alias "result", 0 0, v0x27a7ec0_0;
v0x27a52e0_0 .alias "sel0", 0 0, v0x283e7a0_0;
S_0x27a40b0 .scope module, "nor_or_gate" "nor_or_1bit" 2 25, 5 3, S_0x27a1a10;
 .timescale 0 0;
L_0x28d0430/d .functor NOR 1, L_0x28cd720, L_0x28cd7c0, C4<0>, C4<0>;
L_0x28d0430 .delay (20,20,20) L_0x28d0430/d;
L_0x28d0560/d .functor NOT 1, L_0x28d0430, C4<0>, C4<0>, C4<0>;
L_0x28d0560 .delay (10,10,10) L_0x28d0560/d;
v0x27a4830_0 .alias "a", 0 0, v0x27a79f0_0;
v0x27a48b0_0 .alias "b", 0 0, v0x27a7a70_0;
v0x27a4950_0 .net "nor_ab", 0 0, L_0x28d0430; 1 drivers
v0x27a49d0_0 .net "or_ab", 0 0, L_0x28d0560; 1 drivers
v0x27a4a50_0 .alias "othercontrolsignal", 0 0, v0x283e7a0_0;
v0x27a4ad0_0 .alias "result", 0 0, v0x27a8040_0;
S_0x27a41a0 .scope module, "mux0" "mux_1bit" 5 16, 3 2, S_0x27a40b0;
 .timescale 0 0;
L_0x28d06b0/d .functor NAND 1, L_0x28d0560, v0x27d62f0_0, C4<1>, C4<1>;
L_0x28d06b0 .delay (20,20,20) L_0x28d06b0/d;
L_0x28d0770/d .functor NOT 1, L_0x28d06b0, C4<0>, C4<0>, C4<0>;
L_0x28d0770 .delay (10,10,10) L_0x28d0770/d;
L_0x28d08a0/d .functor NOT 1, v0x27d62f0_0, C4<0>, C4<0>, C4<0>;
L_0x28d08a0 .delay (10,10,10) L_0x28d08a0/d;
L_0x28d0960/d .functor NAND 1, L_0x28d0430, L_0x28d08a0, C4<1>, C4<1>;
L_0x28d0960 .delay (20,20,20) L_0x28d0960/d;
L_0x28d0ab0/d .functor NOT 1, L_0x28d0960, C4<0>, C4<0>, C4<0>;
L_0x28d0ab0 .delay (10,10,10) L_0x28d0ab0/d;
L_0x28d0ba0/d .functor NOR 1, L_0x28d0ab0, L_0x28d0770, C4<0>, C4<0>;
L_0x28d0ba0 .delay (20,20,20) L_0x28d0ba0/d;
L_0x28d0d40/d .functor NOT 1, L_0x28d0ba0, C4<0>, C4<0>, C4<0>;
L_0x28d0d40 .delay (10,10,10) L_0x28d0d40/d;
v0x27a4290_0 .net "and_in0ncom", 0 0, L_0x28d0ab0; 1 drivers
v0x27a4310_0 .net "and_in1com", 0 0, L_0x28d0770; 1 drivers
v0x27a4390_0 .alias "in0", 0 0, v0x27a4950_0;
v0x27a4410_0 .alias "in1", 0 0, v0x27a49d0_0;
v0x27a4490_0 .net "nand_in0ncom", 0 0, L_0x28d0960; 1 drivers
v0x27a4510_0 .net "nand_in1com", 0 0, L_0x28d06b0; 1 drivers
v0x27a4590_0 .net "ncom", 0 0, L_0x28d08a0; 1 drivers
v0x27a4610_0 .net "nor_wire", 0 0, L_0x28d0ba0; 1 drivers
v0x27a46e0_0 .alias "result", 0 0, v0x27a8040_0;
v0x27a47b0_0 .alias "sel0", 0 0, v0x283e7a0_0;
S_0x27a1b00 .scope module, "mainMux" "mux_alu" 2 28, 3 22, S_0x27a1a10;
 .timescale 0 0;
v0x27a3930_0 .alias "in0", 0 0, v0x27a7db0_0;
v0x27a39b0_0 .alias "in1", 0 0, v0x27a8150_0;
v0x27a3a60_0 .alias "in2", 0 0, v0x27a7ec0_0;
v0x27a3b10_0 .alias "in3", 0 0, v0x27a8040_0;
v0x27a3bf0_0 .net "in4", 0 0, C4<0>; 1 drivers
v0x27a3ca0_0 .alias "result", 0 0, v0x27a7c00_0;
v0x27a3d20_0 .net "sel0", 0 0, L_0x28d2e60; 1 drivers
v0x27a3da0_0 .net "sel1", 0 0, L_0x28d2f00; 1 drivers
v0x27a3e20_0 .net "sel2", 0 0, L_0x28d3030; 1 drivers
v0x27a3ed0_0 .net "w0", 0 0, L_0x28d1500; 1 drivers
v0x27a3fb0_0 .net "w1", 0 0, L_0x28d1c80; 1 drivers
v0x27a4030_0 .net "w2", 0 0, L_0x28d24d0; 1 drivers
S_0x27a31e0 .scope module, "mux00" "mux_1bit" 3 37, 3 2, S_0x27a1b00;
 .timescale 0 0;
L_0x28d0e70/d .functor NAND 1, L_0x28cf8a0, L_0x28d2e60, C4<1>, C4<1>;
L_0x28d0e70 .delay (20,20,20) L_0x28d0e70/d;
L_0x28d0f30/d .functor NOT 1, L_0x28d0e70, C4<0>, C4<0>, C4<0>;
L_0x28d0f30 .delay (10,10,10) L_0x28d0f30/d;
L_0x28d1060/d .functor NOT 1, L_0x28d2e60, C4<0>, C4<0>, C4<0>;
L_0x28d1060 .delay (10,10,10) L_0x28d1060/d;
L_0x28d11b0/d .functor NAND 1, L_0x28ceba0, L_0x28d1060, C4<1>, C4<1>;
L_0x28d11b0 .delay (20,20,20) L_0x28d11b0/d;
L_0x28d1270/d .functor NOT 1, L_0x28d11b0, C4<0>, C4<0>, C4<0>;
L_0x28d1270 .delay (10,10,10) L_0x28d1270/d;
L_0x28d1360/d .functor NOR 1, L_0x28d1270, L_0x28d0f30, C4<0>, C4<0>;
L_0x28d1360 .delay (20,20,20) L_0x28d1360/d;
L_0x28d1500/d .functor NOT 1, L_0x28d1360, C4<0>, C4<0>, C4<0>;
L_0x28d1500 .delay (10,10,10) L_0x28d1500/d;
v0x27a32d0_0 .net "and_in0ncom", 0 0, L_0x28d1270; 1 drivers
v0x27a3390_0 .net "and_in1com", 0 0, L_0x28d0f30; 1 drivers
v0x27a3430_0 .alias "in0", 0 0, v0x27a7db0_0;
v0x27a34d0_0 .alias "in1", 0 0, v0x27a8150_0;
v0x27a3550_0 .net "nand_in0ncom", 0 0, L_0x28d11b0; 1 drivers
v0x27a35f0_0 .net "nand_in1com", 0 0, L_0x28d0e70; 1 drivers
v0x27a3690_0 .net "ncom", 0 0, L_0x28d1060; 1 drivers
v0x27a3730_0 .net "nor_wire", 0 0, L_0x28d1360; 1 drivers
v0x27a37d0_0 .alias "result", 0 0, v0x27a3ed0_0;
v0x27a3850_0 .alias "sel0", 0 0, v0x27a3d20_0;
S_0x27a2a90 .scope module, "mux01" "mux_1bit" 3 38, 3 2, S_0x27a1b00;
 .timescale 0 0;
L_0x28d1630/d .functor NAND 1, L_0x28d0d40, L_0x28d2e60, C4<1>, C4<1>;
L_0x28d1630 .delay (20,20,20) L_0x28d1630/d;
L_0x28d16f0/d .functor NOT 1, L_0x28d1630, C4<0>, C4<0>, C4<0>;
L_0x28d16f0 .delay (10,10,10) L_0x28d16f0/d;
L_0x28d1820/d .functor NOT 1, L_0x28d2e60, C4<0>, C4<0>, C4<0>;
L_0x28d1820 .delay (10,10,10) L_0x28d1820/d;
L_0x28d18e0/d .functor NAND 1, L_0x28d0300, L_0x28d1820, C4<1>, C4<1>;
L_0x28d18e0 .delay (20,20,20) L_0x28d18e0/d;
L_0x28d19f0/d .functor NOT 1, L_0x28d18e0, C4<0>, C4<0>, C4<0>;
L_0x28d19f0 .delay (10,10,10) L_0x28d19f0/d;
L_0x28d1ae0/d .functor NOR 1, L_0x28d19f0, L_0x28d16f0, C4<0>, C4<0>;
L_0x28d1ae0 .delay (20,20,20) L_0x28d1ae0/d;
L_0x28d1c80/d .functor NOT 1, L_0x28d1ae0, C4<0>, C4<0>, C4<0>;
L_0x28d1c80 .delay (10,10,10) L_0x28d1c80/d;
v0x27a2b80_0 .net "and_in0ncom", 0 0, L_0x28d19f0; 1 drivers
v0x27a2c40_0 .net "and_in1com", 0 0, L_0x28d16f0; 1 drivers
v0x27a2ce0_0 .alias "in0", 0 0, v0x27a7ec0_0;
v0x27a2d80_0 .alias "in1", 0 0, v0x27a8040_0;
v0x27a2e00_0 .net "nand_in0ncom", 0 0, L_0x28d18e0; 1 drivers
v0x27a2ea0_0 .net "nand_in1com", 0 0, L_0x28d1630; 1 drivers
v0x27a2f40_0 .net "ncom", 0 0, L_0x28d1820; 1 drivers
v0x27a2fe0_0 .net "nor_wire", 0 0, L_0x28d1ae0; 1 drivers
v0x27a3080_0 .alias "result", 0 0, v0x27a3fb0_0;
v0x27a3100_0 .alias "sel0", 0 0, v0x27a3d20_0;
S_0x27a2340 .scope module, "mux1" "mux_1bit" 3 39, 3 2, S_0x27a1b00;
 .timescale 0 0;
L_0x28d1db0/d .functor NAND 1, L_0x28d1c80, L_0x28d2f00, C4<1>, C4<1>;
L_0x28d1db0 .delay (20,20,20) L_0x28d1db0/d;
L_0x28d1f00/d .functor NOT 1, L_0x28d1db0, C4<0>, C4<0>, C4<0>;
L_0x28d1f00 .delay (10,10,10) L_0x28d1f00/d;
L_0x28d2030/d .functor NOT 1, L_0x28d2f00, C4<0>, C4<0>, C4<0>;
L_0x28d2030 .delay (10,10,10) L_0x28d2030/d;
L_0x28d20f0/d .functor NAND 1, L_0x28d1500, L_0x28d2030, C4<1>, C4<1>;
L_0x28d20f0 .delay (20,20,20) L_0x28d20f0/d;
L_0x28d2240/d .functor NOT 1, L_0x28d20f0, C4<0>, C4<0>, C4<0>;
L_0x28d2240 .delay (10,10,10) L_0x28d2240/d;
L_0x28d2330/d .functor NOR 1, L_0x28d2240, L_0x28d1f00, C4<0>, C4<0>;
L_0x28d2330 .delay (20,20,20) L_0x28d2330/d;
L_0x28d24d0/d .functor NOT 1, L_0x28d2330, C4<0>, C4<0>, C4<0>;
L_0x28d24d0 .delay (10,10,10) L_0x28d24d0/d;
v0x27a2430_0 .net "and_in0ncom", 0 0, L_0x28d2240; 1 drivers
v0x27a24f0_0 .net "and_in1com", 0 0, L_0x28d1f00; 1 drivers
v0x27a2590_0 .alias "in0", 0 0, v0x27a3ed0_0;
v0x27a2630_0 .alias "in1", 0 0, v0x27a3fb0_0;
v0x27a26b0_0 .net "nand_in0ncom", 0 0, L_0x28d20f0; 1 drivers
v0x27a2750_0 .net "nand_in1com", 0 0, L_0x28d1db0; 1 drivers
v0x27a27f0_0 .net "ncom", 0 0, L_0x28d2030; 1 drivers
v0x27a2890_0 .net "nor_wire", 0 0, L_0x28d2330; 1 drivers
v0x27a2930_0 .alias "result", 0 0, v0x27a4030_0;
v0x27a29b0_0 .alias "sel0", 0 0, v0x27a3da0_0;
S_0x27a1bf0 .scope module, "mux2" "mux_1bit" 3 40, 3 2, S_0x27a1b00;
 .timescale 0 0;
L_0x28d2600/d .functor NAND 1, C4<0>, L_0x28d3030, C4<1>, C4<1>;
L_0x28d2600 .delay (20,20,20) L_0x28d2600/d;
L_0x28d2760/d .functor NOT 1, L_0x28d2600, C4<0>, C4<0>, C4<0>;
L_0x28d2760 .delay (10,10,10) L_0x28d2760/d;
L_0x28d2890/d .functor NOT 1, L_0x28d3030, C4<0>, C4<0>, C4<0>;
L_0x28d2890 .delay (10,10,10) L_0x28d2890/d;
L_0x28d2950/d .functor NAND 1, L_0x28d24d0, L_0x28d2890, C4<1>, C4<1>;
L_0x28d2950 .delay (20,20,20) L_0x28d2950/d;
L_0x28d2aa0/d .functor NOT 1, L_0x28d2950, C4<0>, C4<0>, C4<0>;
L_0x28d2aa0 .delay (10,10,10) L_0x28d2aa0/d;
L_0x28d2b90/d .functor NOR 1, L_0x28d2aa0, L_0x28d2760, C4<0>, C4<0>;
L_0x28d2b90 .delay (20,20,20) L_0x28d2b90/d;
L_0x28d2d30/d .functor NOT 1, L_0x28d2b90, C4<0>, C4<0>, C4<0>;
L_0x28d2d30 .delay (10,10,10) L_0x28d2d30/d;
v0x27a1ce0_0 .net "and_in0ncom", 0 0, L_0x28d2aa0; 1 drivers
v0x27a1d80_0 .net "and_in1com", 0 0, L_0x28d2760; 1 drivers
v0x27a1e20_0 .alias "in0", 0 0, v0x27a4030_0;
v0x27a1ec0_0 .alias "in1", 0 0, v0x27a3bf0_0;
v0x27a1f40_0 .net "nand_in0ncom", 0 0, L_0x28d2950; 1 drivers
v0x27a1fe0_0 .net "nand_in1com", 0 0, L_0x28d2600; 1 drivers
v0x27a20c0_0 .net "ncom", 0 0, L_0x28d2890; 1 drivers
v0x27a2160_0 .net "nor_wire", 0 0, L_0x28d2b90; 1 drivers
v0x27a2200_0 .alias "result", 0 0, v0x27a7c00_0;
v0x27a22a0_0 .alias "sel0", 0 0, v0x27a3e20_0;
S_0x279adc0 .scope generate, "ALU32[22]" "ALU32[22]" 2 105, 2 105, S_0x2765440;
 .timescale 0 0;
P_0x27997b8 .param/l "i" 2 105, +C4<010110>;
S_0x279aef0 .scope module, "_alu" "ALU_1bit" 2 106, 2 3, S_0x279adc0;
 .timescale 0 0;
L_0x27a3b90/d .functor NOT 1, L_0x28d3470, C4<0>, C4<0>, C4<0>;
L_0x27a3b90 .delay (10,10,10) L_0x27a3b90/d;
v0x2786370_0 .net "carryin", 0 0, L_0x28d3510; 1 drivers
v0x27a0e50_0 .net "carryout", 0 0, L_0x28d4930; 1 drivers
v0x27a0ed0_0 .alias "invertB", 0 0, v0x283e550_0;
v0x27a0f50_0 .alias "muxIndex", 2 0, v0x283e5d0_0;
v0x2786620_0 .net "notB", 0 0, L_0x27a3b90; 1 drivers
v0x27a10e0_0 .net "operandA", 0 0, L_0x28d33d0; 1 drivers
v0x27a1160_0 .net "operandB", 0 0, L_0x28d3470; 1 drivers
v0x27a1270_0 .alias "othercontrolsignal", 0 0, v0x283e7a0_0;
v0x27a12f0_0 .net "result", 0 0, L_0x28d83e0; 1 drivers
v0x27a13c0_0 .net "trueB", 0 0, L_0x28d3990; 1 drivers
v0x27a1440_0 .net "wAddSub", 0 0, L_0x28d4310; 1 drivers
v0x27a1550_0 .net "wNandAnd", 0 0, L_0x28d59b0; 1 drivers
v0x27a16d0_0 .net "wNorOr", 0 0, L_0x28d63f0; 1 drivers
v0x27a17e0_0 .net "wXor", 0 0, L_0x28d4f50; 1 drivers
L_0x28d8510 .part v0x283cb80_0, 0, 1;
L_0x28d85b0 .part v0x283cb80_0, 1, 1;
L_0x28d86e0 .part v0x283cb80_0, 2, 1;
S_0x27a0470 .scope module, "mux_invertB" "mux_1bit" 2 18, 3 2, S_0x279aef0;
 .timescale 0 0;
L_0x27abf90/d .functor NAND 1, L_0x27a3b90, v0x283cb00_0, C4<1>, C4<1>;
L_0x27abf90 .delay (20,20,20) L_0x27abf90/d;
L_0x27aa440/d .functor NOT 1, L_0x27abf90, C4<0>, C4<0>, C4<0>;
L_0x27aa440 .delay (10,10,10) L_0x27aa440/d;
L_0x27b9290/d .functor NOT 1, v0x283cb00_0, C4<0>, C4<0>, C4<0>;
L_0x27b9290 .delay (10,10,10) L_0x27b9290/d;
L_0x28d3680/d .functor NAND 1, L_0x28d3470, L_0x27b9290, C4<1>, C4<1>;
L_0x28d3680 .delay (20,20,20) L_0x28d3680/d;
L_0x28d3720/d .functor NOT 1, L_0x28d3680, C4<0>, C4<0>, C4<0>;
L_0x28d3720 .delay (10,10,10) L_0x28d3720/d;
L_0x28d3810/d .functor NOR 1, L_0x28d3720, L_0x27aa440, C4<0>, C4<0>;
L_0x28d3810 .delay (20,20,20) L_0x28d3810/d;
L_0x28d3990/d .functor NOT 1, L_0x28d3810, C4<0>, C4<0>, C4<0>;
L_0x28d3990 .delay (10,10,10) L_0x28d3990/d;
v0x27a0560_0 .net "and_in0ncom", 0 0, L_0x28d3720; 1 drivers
v0x27a0620_0 .net "and_in1com", 0 0, L_0x27aa440; 1 drivers
v0x27a06c0_0 .alias "in0", 0 0, v0x27a1160_0;
v0x27a0740_0 .alias "in1", 0 0, v0x2786620_0;
v0x27a07c0_0 .net "nand_in0ncom", 0 0, L_0x28d3680; 1 drivers
v0x27a0860_0 .net "nand_in1com", 0 0, L_0x27abf90; 1 drivers
v0x27a0900_0 .net "ncom", 0 0, L_0x27b9290; 1 drivers
v0x27a09a0_0 .net "nor_wire", 0 0, L_0x28d3810; 1 drivers
v0x27a0a90_0 .alias "result", 0 0, v0x27a13c0_0;
v0x27a0b60_0 .alias "sel0", 0 0, v0x283e550_0;
S_0x279f180 .scope module, "adder" "adder_1bit" 2 22, 4 1, S_0x279aef0;
 .timescale 0 0;
L_0x28d4400/d .functor NAND 1, L_0x28d33d0, L_0x28d3990, C4<1>, C4<1>;
L_0x28d4400 .delay (20,20,20) L_0x28d4400/d;
L_0x28d4570/d .functor NOT 1, L_0x28d4400, C4<0>, C4<0>, C4<0>;
L_0x28d4570 .delay (10,10,10) L_0x28d4570/d;
L_0x28d4660/d .functor NAND 1, L_0x28d3510, L_0x28d3e30, C4<1>, C4<1>;
L_0x28d4660 .delay (20,20,20) L_0x28d4660/d;
L_0x28d4700/d .functor NOT 1, L_0x28d4660, C4<0>, C4<0>, C4<0>;
L_0x28d4700 .delay (10,10,10) L_0x28d4700/d;
L_0x28d47f0/d .functor NOR 1, L_0x28d4700, L_0x28d4570, C4<0>, C4<0>;
L_0x28d47f0 .delay (20,20,20) L_0x28d47f0/d;
L_0x28d4930/d .functor NOT 1, L_0x28d47f0, C4<0>, C4<0>, C4<0>;
L_0x28d4930 .delay (10,10,10) L_0x28d4930/d;
v0x279fd60_0 .alias "a", 0 0, v0x27a10e0_0;
v0x279fe70_0 .net "and_ab", 0 0, L_0x28d4570; 1 drivers
v0x279ff10_0 .net "and_xor_ab_c", 0 0, L_0x28d4700; 1 drivers
v0x279ffb0_0 .alias "b", 0 0, v0x27a13c0_0;
v0x27a0030_0 .alias "carryin", 0 0, v0x2786370_0;
v0x27a00b0_0 .alias "carryout", 0 0, v0x27a0e50_0;
v0x27a0170_0 .net "nand_ab", 0 0, L_0x28d4400; 1 drivers
v0x27a01f0_0 .net "nand_xor_ab_c", 0 0, L_0x28d4660; 1 drivers
v0x27a0270_0 .net "nco", 0 0, L_0x28d47f0; 1 drivers
v0x27a0310_0 .alias "sum", 0 0, v0x27a1440_0;
v0x27a03f0_0 .net "xor_ab", 0 0, L_0x28d3e30; 1 drivers
S_0x279f810 .scope module, "xor_1" "xor_1bit" 4 13, 5 35, S_0x279f180;
 .timescale 0 0;
L_0x28d3ac0/d .functor NAND 1, L_0x28d33d0, L_0x28d3990, C4<1>, C4<1>;
L_0x28d3ac0 .delay (20,20,20) L_0x28d3ac0/d;
L_0x28d3b60/d .functor NOR 1, L_0x28d33d0, L_0x28d3990, C4<0>, C4<0>;
L_0x28d3b60 .delay (20,20,20) L_0x28d3b60/d;
L_0x28d3c00/d .functor NOT 1, L_0x28d3b60, C4<0>, C4<0>, C4<0>;
L_0x28d3c00 .delay (10,10,10) L_0x28d3c00/d;
L_0x28d3cf0/d .functor NAND 1, L_0x28d3c00, L_0x28d3ac0, C4<1>, C4<1>;
L_0x28d3cf0 .delay (20,20,20) L_0x28d3cf0/d;
L_0x28d3e30/d .functor NOT 1, L_0x28d3cf0, C4<0>, C4<0>, C4<0>;
L_0x28d3e30 .delay (10,10,10) L_0x28d3e30/d;
v0x279f900_0 .alias "a", 0 0, v0x27a10e0_0;
v0x279f9a0_0 .alias "b", 0 0, v0x27a13c0_0;
v0x279fa40_0 .net "nand_ab", 0 0, L_0x28d3ac0; 1 drivers
v0x279fae0_0 .net "nor_ab", 0 0, L_0x28d3b60; 1 drivers
v0x279fb60_0 .net "nxor_ab", 0 0, L_0x28d3cf0; 1 drivers
v0x279fc00_0 .net "or_ab", 0 0, L_0x28d3c00; 1 drivers
v0x279fce0_0 .alias "result", 0 0, v0x27a03f0_0;
S_0x279f270 .scope module, "xor_2" "xor_1bit" 4 14, 5 35, S_0x279f180;
 .timescale 0 0;
L_0x28d3f20/d .functor NAND 1, L_0x28d3e30, L_0x28d3510, C4<1>, C4<1>;
L_0x28d3f20 .delay (20,20,20) L_0x28d3f20/d;
L_0x28d4050/d .functor NOR 1, L_0x28d3e30, L_0x28d3510, C4<0>, C4<0>;
L_0x28d4050 .delay (20,20,20) L_0x28d4050/d;
L_0x28d4180/d .functor NOT 1, L_0x28d4050, C4<0>, C4<0>, C4<0>;
L_0x28d4180 .delay (10,10,10) L_0x28d4180/d;
L_0x28d4220/d .functor NAND 1, L_0x28d4180, L_0x28d3f20, C4<1>, C4<1>;
L_0x28d4220 .delay (20,20,20) L_0x28d4220/d;
L_0x28d4310/d .functor NOT 1, L_0x28d4220, C4<0>, C4<0>, C4<0>;
L_0x28d4310 .delay (10,10,10) L_0x28d4310/d;
v0x279f360_0 .alias "a", 0 0, v0x27a03f0_0;
v0x279f400_0 .alias "b", 0 0, v0x2786370_0;
v0x279f4a0_0 .net "nand_ab", 0 0, L_0x28d3f20; 1 drivers
v0x279f540_0 .net "nor_ab", 0 0, L_0x28d4050; 1 drivers
v0x279f5c0_0 .net "nxor_ab", 0 0, L_0x28d4220; 1 drivers
v0x279f660_0 .net "or_ab", 0 0, L_0x28d4180; 1 drivers
v0x279f740_0 .alias "result", 0 0, v0x27a1440_0;
S_0x279ec30 .scope module, "xor_gate" "xor_1bit" 2 23, 5 35, S_0x279aef0;
 .timescale 0 0;
L_0x28d4ab0/d .functor NAND 1, L_0x28d33d0, L_0x28d3470, C4<1>, C4<1>;
L_0x28d4ab0 .delay (20,20,20) L_0x28d4ab0/d;
L_0x28d4b70/d .functor NOR 1, L_0x28d33d0, L_0x28d3470, C4<0>, C4<0>;
L_0x28d4b70 .delay (20,20,20) L_0x28d4b70/d;
L_0x28d4d00/d .functor NOT 1, L_0x28d4b70, C4<0>, C4<0>, C4<0>;
L_0x28d4d00 .delay (10,10,10) L_0x28d4d00/d;
L_0x28d4df0/d .functor NAND 1, L_0x28d4d00, L_0x28d4ab0, C4<1>, C4<1>;
L_0x28d4df0 .delay (20,20,20) L_0x28d4df0/d;
L_0x28d4f50/d .functor NOT 1, L_0x28d4df0, C4<0>, C4<0>, C4<0>;
L_0x28d4f50 .delay (10,10,10) L_0x28d4f50/d;
v0x279ed20_0 .alias "a", 0 0, v0x27a10e0_0;
v0x279eda0_0 .alias "b", 0 0, v0x27a1160_0;
v0x279ee70_0 .net "nand_ab", 0 0, L_0x28d4ab0; 1 drivers
v0x279eef0_0 .net "nor_ab", 0 0, L_0x28d4b70; 1 drivers
v0x279ef70_0 .net "nxor_ab", 0 0, L_0x28d4df0; 1 drivers
v0x279eff0_0 .net "or_ab", 0 0, L_0x28d4d00; 1 drivers
v0x279f0b0_0 .alias "result", 0 0, v0x27a17e0_0;
S_0x279e040 .scope module, "nand_and_gate" "nand_and_1bit" 2 24, 5 19, S_0x279aef0;
 .timescale 0 0;
L_0x28d50a0/d .functor NAND 1, L_0x28d33d0, L_0x28d3470, C4<1>, C4<1>;
L_0x28d50a0 .delay (20,20,20) L_0x28d50a0/d;
L_0x28d51d0/d .functor NOT 1, L_0x28d50a0, C4<0>, C4<0>, C4<0>;
L_0x28d51d0 .delay (10,10,10) L_0x28d51d0/d;
v0x279e8b0_0 .alias "a", 0 0, v0x27a10e0_0;
v0x279e950_0 .net "and_ab", 0 0, L_0x28d51d0; 1 drivers
v0x279e9d0_0 .alias "b", 0 0, v0x27a1160_0;
v0x279ea50_0 .net "nand_ab", 0 0, L_0x28d50a0; 1 drivers
v0x279eb30_0 .alias "othercontrolsignal", 0 0, v0x283e7a0_0;
v0x279ebb0_0 .alias "result", 0 0, v0x27a1550_0;
S_0x279e130 .scope module, "mux0" "mux_1bit" 5 32, 3 2, S_0x279e040;
 .timescale 0 0;
L_0x28d5320/d .functor NAND 1, L_0x28d51d0, v0x27d62f0_0, C4<1>, C4<1>;
L_0x28d5320 .delay (20,20,20) L_0x28d5320/d;
L_0x28d53e0/d .functor NOT 1, L_0x28d5320, C4<0>, C4<0>, C4<0>;
L_0x28d53e0 .delay (10,10,10) L_0x28d53e0/d;
L_0x28d5510/d .functor NOT 1, v0x27d62f0_0, C4<0>, C4<0>, C4<0>;
L_0x28d5510 .delay (10,10,10) L_0x28d5510/d;
L_0x28d55d0/d .functor NAND 1, L_0x28d50a0, L_0x28d5510, C4<1>, C4<1>;
L_0x28d55d0 .delay (20,20,20) L_0x28d55d0/d;
L_0x28d5720/d .functor NOT 1, L_0x28d55d0, C4<0>, C4<0>, C4<0>;
L_0x28d5720 .delay (10,10,10) L_0x28d5720/d;
L_0x28d5810/d .functor NOR 1, L_0x28d5720, L_0x28d53e0, C4<0>, C4<0>;
L_0x28d5810 .delay (20,20,20) L_0x28d5810/d;
L_0x28d59b0/d .functor NOT 1, L_0x28d5810, C4<0>, C4<0>, C4<0>;
L_0x28d59b0 .delay (10,10,10) L_0x28d59b0/d;
v0x279e220_0 .net "and_in0ncom", 0 0, L_0x28d5720; 1 drivers
v0x279e2a0_0 .net "and_in1com", 0 0, L_0x28d53e0; 1 drivers
v0x279e320_0 .alias "in0", 0 0, v0x279ea50_0;
v0x279e3c0_0 .alias "in1", 0 0, v0x279e950_0;
v0x279e440_0 .net "nand_in0ncom", 0 0, L_0x28d55d0; 1 drivers
v0x279e4e0_0 .net "nand_in1com", 0 0, L_0x28d5320; 1 drivers
v0x279e5c0_0 .net "ncom", 0 0, L_0x28d5510; 1 drivers
v0x279e660_0 .net "nor_wire", 0 0, L_0x28d5810; 1 drivers
v0x279e700_0 .alias "result", 0 0, v0x27a1550_0;
v0x279e7d0_0 .alias "sel0", 0 0, v0x283e7a0_0;
S_0x279d5a0 .scope module, "nor_or_gate" "nor_or_1bit" 2 25, 5 3, S_0x279aef0;
 .timescale 0 0;
L_0x28d5ae0/d .functor NOR 1, L_0x28d33d0, L_0x28d3470, C4<0>, C4<0>;
L_0x28d5ae0 .delay (20,20,20) L_0x28d5ae0/d;
L_0x28d5c10/d .functor NOT 1, L_0x28d5ae0, C4<0>, C4<0>, C4<0>;
L_0x28d5c10 .delay (10,10,10) L_0x28d5c10/d;
v0x279dd20_0 .alias "a", 0 0, v0x27a10e0_0;
v0x279dda0_0 .alias "b", 0 0, v0x27a1160_0;
v0x279de40_0 .net "nor_ab", 0 0, L_0x28d5ae0; 1 drivers
v0x279dec0_0 .net "or_ab", 0 0, L_0x28d5c10; 1 drivers
v0x279df40_0 .alias "othercontrolsignal", 0 0, v0x283e7a0_0;
v0x279dfc0_0 .alias "result", 0 0, v0x27a16d0_0;
S_0x279d690 .scope module, "mux0" "mux_1bit" 5 16, 3 2, S_0x279d5a0;
 .timescale 0 0;
L_0x28d5d60/d .functor NAND 1, L_0x28d5c10, v0x27d62f0_0, C4<1>, C4<1>;
L_0x28d5d60 .delay (20,20,20) L_0x28d5d60/d;
L_0x28d5e20/d .functor NOT 1, L_0x28d5d60, C4<0>, C4<0>, C4<0>;
L_0x28d5e20 .delay (10,10,10) L_0x28d5e20/d;
L_0x28d5f50/d .functor NOT 1, v0x27d62f0_0, C4<0>, C4<0>, C4<0>;
L_0x28d5f50 .delay (10,10,10) L_0x28d5f50/d;
L_0x28d6010/d .functor NAND 1, L_0x28d5ae0, L_0x28d5f50, C4<1>, C4<1>;
L_0x28d6010 .delay (20,20,20) L_0x28d6010/d;
L_0x28d6160/d .functor NOT 1, L_0x28d6010, C4<0>, C4<0>, C4<0>;
L_0x28d6160 .delay (10,10,10) L_0x28d6160/d;
L_0x28d6250/d .functor NOR 1, L_0x28d6160, L_0x28d5e20, C4<0>, C4<0>;
L_0x28d6250 .delay (20,20,20) L_0x28d6250/d;
L_0x28d63f0/d .functor NOT 1, L_0x28d6250, C4<0>, C4<0>, C4<0>;
L_0x28d63f0 .delay (10,10,10) L_0x28d63f0/d;
v0x279d780_0 .net "and_in0ncom", 0 0, L_0x28d6160; 1 drivers
v0x279d800_0 .net "and_in1com", 0 0, L_0x28d5e20; 1 drivers
v0x279d880_0 .alias "in0", 0 0, v0x279de40_0;
v0x279d900_0 .alias "in1", 0 0, v0x279dec0_0;
v0x279d980_0 .net "nand_in0ncom", 0 0, L_0x28d6010; 1 drivers
v0x279da00_0 .net "nand_in1com", 0 0, L_0x28d5d60; 1 drivers
v0x279da80_0 .net "ncom", 0 0, L_0x28d5f50; 1 drivers
v0x279db00_0 .net "nor_wire", 0 0, L_0x28d6250; 1 drivers
v0x279dbd0_0 .alias "result", 0 0, v0x27a16d0_0;
v0x279dca0_0 .alias "sel0", 0 0, v0x283e7a0_0;
S_0x279afe0 .scope module, "mainMux" "mux_alu" 2 28, 3 22, S_0x279aef0;
 .timescale 0 0;
v0x279cdf0_0 .alias "in0", 0 0, v0x27a1440_0;
v0x279cea0_0 .alias "in1", 0 0, v0x27a17e0_0;
v0x279cf50_0 .alias "in2", 0 0, v0x27a1550_0;
v0x279d000_0 .alias "in3", 0 0, v0x27a16d0_0;
v0x279d0e0_0 .net "in4", 0 0, C4<0>; 1 drivers
v0x279d190_0 .alias "result", 0 0, v0x27a12f0_0;
v0x279d210_0 .net "sel0", 0 0, L_0x28d8510; 1 drivers
v0x279d290_0 .net "sel1", 0 0, L_0x28d85b0; 1 drivers
v0x279d310_0 .net "sel2", 0 0, L_0x28d86e0; 1 drivers
v0x279d3c0_0 .net "w0", 0 0, L_0x28d6bb0; 1 drivers
v0x279d4a0_0 .net "w1", 0 0, L_0x28d7330; 1 drivers
v0x279d520_0 .net "w2", 0 0, L_0x28d7b80; 1 drivers
S_0x279c6a0 .scope module, "mux00" "mux_1bit" 3 37, 3 2, S_0x279afe0;
 .timescale 0 0;
L_0x28d6520/d .functor NAND 1, L_0x28d4f50, L_0x28d8510, C4<1>, C4<1>;
L_0x28d6520 .delay (20,20,20) L_0x28d6520/d;
L_0x28d65e0/d .functor NOT 1, L_0x28d6520, C4<0>, C4<0>, C4<0>;
L_0x28d65e0 .delay (10,10,10) L_0x28d65e0/d;
L_0x28d6710/d .functor NOT 1, L_0x28d8510, C4<0>, C4<0>, C4<0>;
L_0x28d6710 .delay (10,10,10) L_0x28d6710/d;
L_0x28d6860/d .functor NAND 1, L_0x28d4310, L_0x28d6710, C4<1>, C4<1>;
L_0x28d6860 .delay (20,20,20) L_0x28d6860/d;
L_0x28d6920/d .functor NOT 1, L_0x28d6860, C4<0>, C4<0>, C4<0>;
L_0x28d6920 .delay (10,10,10) L_0x28d6920/d;
L_0x28d6a10/d .functor NOR 1, L_0x28d6920, L_0x28d65e0, C4<0>, C4<0>;
L_0x28d6a10 .delay (20,20,20) L_0x28d6a10/d;
L_0x28d6bb0/d .functor NOT 1, L_0x28d6a10, C4<0>, C4<0>, C4<0>;
L_0x28d6bb0 .delay (10,10,10) L_0x28d6bb0/d;
v0x279c790_0 .net "and_in0ncom", 0 0, L_0x28d6920; 1 drivers
v0x279c850_0 .net "and_in1com", 0 0, L_0x28d65e0; 1 drivers
v0x279c8f0_0 .alias "in0", 0 0, v0x27a1440_0;
v0x279c990_0 .alias "in1", 0 0, v0x27a17e0_0;
v0x279ca10_0 .net "nand_in0ncom", 0 0, L_0x28d6860; 1 drivers
v0x279cab0_0 .net "nand_in1com", 0 0, L_0x28d6520; 1 drivers
v0x279cb50_0 .net "ncom", 0 0, L_0x28d6710; 1 drivers
v0x279cbf0_0 .net "nor_wire", 0 0, L_0x28d6a10; 1 drivers
v0x279cc90_0 .alias "result", 0 0, v0x279d3c0_0;
v0x279cd10_0 .alias "sel0", 0 0, v0x279d210_0;
S_0x279bf50 .scope module, "mux01" "mux_1bit" 3 38, 3 2, S_0x279afe0;
 .timescale 0 0;
L_0x28d6ce0/d .functor NAND 1, L_0x28d63f0, L_0x28d8510, C4<1>, C4<1>;
L_0x28d6ce0 .delay (20,20,20) L_0x28d6ce0/d;
L_0x28d6da0/d .functor NOT 1, L_0x28d6ce0, C4<0>, C4<0>, C4<0>;
L_0x28d6da0 .delay (10,10,10) L_0x28d6da0/d;
L_0x28d6ed0/d .functor NOT 1, L_0x28d8510, C4<0>, C4<0>, C4<0>;
L_0x28d6ed0 .delay (10,10,10) L_0x28d6ed0/d;
L_0x28d6f90/d .functor NAND 1, L_0x28d59b0, L_0x28d6ed0, C4<1>, C4<1>;
L_0x28d6f90 .delay (20,20,20) L_0x28d6f90/d;
L_0x28d70a0/d .functor NOT 1, L_0x28d6f90, C4<0>, C4<0>, C4<0>;
L_0x28d70a0 .delay (10,10,10) L_0x28d70a0/d;
L_0x28d7190/d .functor NOR 1, L_0x28d70a0, L_0x28d6da0, C4<0>, C4<0>;
L_0x28d7190 .delay (20,20,20) L_0x28d7190/d;
L_0x28d7330/d .functor NOT 1, L_0x28d7190, C4<0>, C4<0>, C4<0>;
L_0x28d7330 .delay (10,10,10) L_0x28d7330/d;
v0x279c040_0 .net "and_in0ncom", 0 0, L_0x28d70a0; 1 drivers
v0x279c100_0 .net "and_in1com", 0 0, L_0x28d6da0; 1 drivers
v0x279c1a0_0 .alias "in0", 0 0, v0x27a1550_0;
v0x279c240_0 .alias "in1", 0 0, v0x27a16d0_0;
v0x279c2c0_0 .net "nand_in0ncom", 0 0, L_0x28d6f90; 1 drivers
v0x279c360_0 .net "nand_in1com", 0 0, L_0x28d6ce0; 1 drivers
v0x279c400_0 .net "ncom", 0 0, L_0x28d6ed0; 1 drivers
v0x279c4a0_0 .net "nor_wire", 0 0, L_0x28d7190; 1 drivers
v0x279c540_0 .alias "result", 0 0, v0x279d4a0_0;
v0x279c5c0_0 .alias "sel0", 0 0, v0x279d210_0;
S_0x279b800 .scope module, "mux1" "mux_1bit" 3 39, 3 2, S_0x279afe0;
 .timescale 0 0;
L_0x28d7460/d .functor NAND 1, L_0x28d7330, L_0x28d85b0, C4<1>, C4<1>;
L_0x28d7460 .delay (20,20,20) L_0x28d7460/d;
L_0x28d75b0/d .functor NOT 1, L_0x28d7460, C4<0>, C4<0>, C4<0>;
L_0x28d75b0 .delay (10,10,10) L_0x28d75b0/d;
L_0x28d76e0/d .functor NOT 1, L_0x28d85b0, C4<0>, C4<0>, C4<0>;
L_0x28d76e0 .delay (10,10,10) L_0x28d76e0/d;
L_0x28d77a0/d .functor NAND 1, L_0x28d6bb0, L_0x28d76e0, C4<1>, C4<1>;
L_0x28d77a0 .delay (20,20,20) L_0x28d77a0/d;
L_0x28d78f0/d .functor NOT 1, L_0x28d77a0, C4<0>, C4<0>, C4<0>;
L_0x28d78f0 .delay (10,10,10) L_0x28d78f0/d;
L_0x28d79e0/d .functor NOR 1, L_0x28d78f0, L_0x28d75b0, C4<0>, C4<0>;
L_0x28d79e0 .delay (20,20,20) L_0x28d79e0/d;
L_0x28d7b80/d .functor NOT 1, L_0x28d79e0, C4<0>, C4<0>, C4<0>;
L_0x28d7b80 .delay (10,10,10) L_0x28d7b80/d;
v0x279b8f0_0 .net "and_in0ncom", 0 0, L_0x28d78f0; 1 drivers
v0x279b9b0_0 .net "and_in1com", 0 0, L_0x28d75b0; 1 drivers
v0x279ba50_0 .alias "in0", 0 0, v0x279d3c0_0;
v0x279baf0_0 .alias "in1", 0 0, v0x279d4a0_0;
v0x279bb70_0 .net "nand_in0ncom", 0 0, L_0x28d77a0; 1 drivers
v0x279bc10_0 .net "nand_in1com", 0 0, L_0x28d7460; 1 drivers
v0x279bcb0_0 .net "ncom", 0 0, L_0x28d76e0; 1 drivers
v0x279bd50_0 .net "nor_wire", 0 0, L_0x28d79e0; 1 drivers
v0x279bdf0_0 .alias "result", 0 0, v0x279d520_0;
v0x279be70_0 .alias "sel0", 0 0, v0x279d290_0;
S_0x279b0d0 .scope module, "mux2" "mux_1bit" 3 40, 3 2, S_0x279afe0;
 .timescale 0 0;
L_0x28d7cb0/d .functor NAND 1, C4<0>, L_0x28d86e0, C4<1>, C4<1>;
L_0x28d7cb0 .delay (20,20,20) L_0x28d7cb0/d;
L_0x28d7e10/d .functor NOT 1, L_0x28d7cb0, C4<0>, C4<0>, C4<0>;
L_0x28d7e10 .delay (10,10,10) L_0x28d7e10/d;
L_0x28d7f40/d .functor NOT 1, L_0x28d86e0, C4<0>, C4<0>, C4<0>;
L_0x28d7f40 .delay (10,10,10) L_0x28d7f40/d;
L_0x28d8000/d .functor NAND 1, L_0x28d7b80, L_0x28d7f40, C4<1>, C4<1>;
L_0x28d8000 .delay (20,20,20) L_0x28d8000/d;
L_0x28d8150/d .functor NOT 1, L_0x28d8000, C4<0>, C4<0>, C4<0>;
L_0x28d8150 .delay (10,10,10) L_0x28d8150/d;
L_0x28d8240/d .functor NOR 1, L_0x28d8150, L_0x28d7e10, C4<0>, C4<0>;
L_0x28d8240 .delay (20,20,20) L_0x28d8240/d;
L_0x28d83e0/d .functor NOT 1, L_0x28d8240, C4<0>, C4<0>, C4<0>;
L_0x28d83e0 .delay (10,10,10) L_0x28d83e0/d;
v0x279b1c0_0 .net "and_in0ncom", 0 0, L_0x28d8150; 1 drivers
v0x279b240_0 .net "and_in1com", 0 0, L_0x28d7e10; 1 drivers
v0x279b2e0_0 .alias "in0", 0 0, v0x279d520_0;
v0x279b380_0 .alias "in1", 0 0, v0x279d0e0_0;
v0x279b400_0 .net "nand_in0ncom", 0 0, L_0x28d8000; 1 drivers
v0x279b4a0_0 .net "nand_in1com", 0 0, L_0x28d7cb0; 1 drivers
v0x279b580_0 .net "ncom", 0 0, L_0x28d7f40; 1 drivers
v0x279b620_0 .net "nor_wire", 0 0, L_0x28d8240; 1 drivers
v0x279b6c0_0 .alias "result", 0 0, v0x27a12f0_0;
v0x279b760_0 .alias "sel0", 0 0, v0x279d310_0;
S_0x2794410 .scope generate, "ALU32[23]" "ALU32[23]" 2 105, 2 105, S_0x2765440;
 .timescale 0 0;
P_0x2792e08 .param/l "i" 2 105, +C4<010111>;
S_0x2794540 .scope module, "_alu" "ALU_1bit" 2 106, 2 3, S_0x2794410;
 .timescale 0 0;
L_0x28d35b0/d .functor NOT 1, L_0x28d8a60, C4<0>, C4<0>, C4<0>;
L_0x28d35b0 .delay (10,10,10) L_0x28d35b0/d;
v0x279a2c0_0 .net "carryin", 0 0, L_0x28d8b00; 1 drivers
v0x279a360_0 .net "carryout", 0 0, L_0x28da510; 1 drivers
v0x279a3e0_0 .alias "invertB", 0 0, v0x283e550_0;
v0x279a460_0 .alias "muxIndex", 2 0, v0x283e5d0_0;
v0x279a4e0_0 .net "notB", 0 0, L_0x28d35b0; 1 drivers
v0x279a560_0 .net "operandA", 0 0, L_0x28d89c0; 1 drivers
v0x279a5e0_0 .net "operandB", 0 0, L_0x28d8a60; 1 drivers
v0x279a6f0_0 .alias "othercontrolsignal", 0 0, v0x283e7a0_0;
v0x279a770_0 .net "result", 0 0, L_0x28de000; 1 drivers
v0x279a840_0 .net "trueB", 0 0, L_0x28d9350; 1 drivers
v0x279a920_0 .net "wAddSub", 0 0, L_0x28d9e70; 1 drivers
v0x279aa30_0 .net "wNandAnd", 0 0, L_0x28db5d0; 1 drivers
v0x279abb0_0 .net "wNorOr", 0 0, L_0x28dc010; 1 drivers
v0x279acc0_0 .net "wXor", 0 0, L_0x28dab70; 1 drivers
L_0x28de130 .part v0x283cb80_0, 0, 1;
L_0x28de1d0 .part v0x283cb80_0, 1, 1;
L_0x28de300 .part v0x283cb80_0, 2, 1;
S_0x2799af0 .scope module, "mux_invertB" "mux_1bit" 2 18, 3 2, S_0x2794540;
 .timescale 0 0;
L_0x28d8d80/d .functor NAND 1, L_0x28d35b0, v0x283cb00_0, C4<1>, C4<1>;
L_0x28d8d80 .delay (20,20,20) L_0x28d8d80/d;
L_0x28d8e60/d .functor NOT 1, L_0x28d8d80, C4<0>, C4<0>, C4<0>;
L_0x28d8e60 .delay (10,10,10) L_0x28d8e60/d;
L_0x28d8f40/d .functor NOT 1, v0x283cb00_0, C4<0>, C4<0>, C4<0>;
L_0x28d8f40 .delay (10,10,10) L_0x28d8f40/d;
L_0x28d9000/d .functor NAND 1, L_0x28d8a60, L_0x28d8f40, C4<1>, C4<1>;
L_0x28d9000 .delay (20,20,20) L_0x28d9000/d;
L_0x28d90c0/d .functor NOT 1, L_0x28d9000, C4<0>, C4<0>, C4<0>;
L_0x28d90c0 .delay (10,10,10) L_0x28d90c0/d;
L_0x28d91b0/d .functor NOR 1, L_0x28d90c0, L_0x28d8e60, C4<0>, C4<0>;
L_0x28d91b0 .delay (20,20,20) L_0x28d91b0/d;
L_0x28d9350/d .functor NOT 1, L_0x28d91b0, C4<0>, C4<0>, C4<0>;
L_0x28d9350 .delay (10,10,10) L_0x28d9350/d;
v0x2799be0_0 .net "and_in0ncom", 0 0, L_0x28d90c0; 1 drivers
v0x2799ca0_0 .net "and_in1com", 0 0, L_0x28d8e60; 1 drivers
v0x2799d40_0 .alias "in0", 0 0, v0x279a5e0_0;
v0x2799dc0_0 .alias "in1", 0 0, v0x279a4e0_0;
v0x2799e40_0 .net "nand_in0ncom", 0 0, L_0x28d9000; 1 drivers
v0x2799ee0_0 .net "nand_in1com", 0 0, L_0x28d8d80; 1 drivers
v0x2799f80_0 .net "ncom", 0 0, L_0x28d8f40; 1 drivers
v0x279a020_0 .net "nor_wire", 0 0, L_0x28d91b0; 1 drivers
v0x279a110_0 .alias "result", 0 0, v0x279a840_0;
v0x279a1e0_0 .alias "sel0", 0 0, v0x283e550_0;
S_0x2798800 .scope module, "adder" "adder_1bit" 2 22, 4 1, S_0x2794540;
 .timescale 0 0;
L_0x28d9f80/d .functor NAND 1, L_0x28d89c0, L_0x28d9350, C4<1>, C4<1>;
L_0x28d9f80 .delay (20,20,20) L_0x28d9f80/d;
L_0x28da0f0/d .functor NOT 1, L_0x28d9f80, C4<0>, C4<0>, C4<0>;
L_0x28da0f0 .delay (10,10,10) L_0x28da0f0/d;
L_0x28da200/d .functor NAND 1, L_0x28d8b00, L_0x28d98d0, C4<1>, C4<1>;
L_0x28da200 .delay (20,20,20) L_0x28da200/d;
L_0x28da2c0/d .functor NOT 1, L_0x28da200, C4<0>, C4<0>, C4<0>;
L_0x28da2c0 .delay (10,10,10) L_0x28da2c0/d;
L_0x28da3d0/d .functor NOR 1, L_0x28da2c0, L_0x28da0f0, C4<0>, C4<0>;
L_0x28da3d0 .delay (20,20,20) L_0x28da3d0/d;
L_0x28da510/d .functor NOT 1, L_0x28da3d0, C4<0>, C4<0>, C4<0>;
L_0x28da510 .delay (10,10,10) L_0x28da510/d;
v0x27993e0_0 .alias "a", 0 0, v0x279a560_0;
v0x27994f0_0 .net "and_ab", 0 0, L_0x28da0f0; 1 drivers
v0x2799590_0 .net "and_xor_ab_c", 0 0, L_0x28da2c0; 1 drivers
v0x2799630_0 .alias "b", 0 0, v0x279a840_0;
v0x27996b0_0 .alias "carryin", 0 0, v0x279a2c0_0;
v0x2799730_0 .alias "carryout", 0 0, v0x279a360_0;
v0x27997f0_0 .net "nand_ab", 0 0, L_0x28d9f80; 1 drivers
v0x2799870_0 .net "nand_xor_ab_c", 0 0, L_0x28da200; 1 drivers
v0x27998f0_0 .net "nco", 0 0, L_0x28da3d0; 1 drivers
v0x2799990_0 .alias "sum", 0 0, v0x279a920_0;
v0x2799a70_0 .net "xor_ab", 0 0, L_0x28d98d0; 1 drivers
S_0x2798e90 .scope module, "xor_1" "xor_1bit" 4 13, 5 35, S_0x2798800;
 .timescale 0 0;
L_0x28d94c0/d .functor NAND 1, L_0x28d89c0, L_0x28d9350, C4<1>, C4<1>;
L_0x28d94c0 .delay (20,20,20) L_0x28d94c0/d;
L_0x28d9580/d .functor NOR 1, L_0x28d89c0, L_0x28d9350, C4<0>, C4<0>;
L_0x28d9580 .delay (20,20,20) L_0x28d9580/d;
L_0x28d9660/d .functor NOT 1, L_0x28d9580, C4<0>, C4<0>, C4<0>;
L_0x28d9660 .delay (10,10,10) L_0x28d9660/d;
L_0x28d9770/d .functor NAND 1, L_0x28d9660, L_0x28d94c0, C4<1>, C4<1>;
L_0x28d9770 .delay (20,20,20) L_0x28d9770/d;
L_0x28d98d0/d .functor NOT 1, L_0x28d9770, C4<0>, C4<0>, C4<0>;
L_0x28d98d0 .delay (10,10,10) L_0x28d98d0/d;
v0x2798f80_0 .alias "a", 0 0, v0x279a560_0;
v0x2799020_0 .alias "b", 0 0, v0x279a840_0;
v0x27990c0_0 .net "nand_ab", 0 0, L_0x28d94c0; 1 drivers
v0x2799160_0 .net "nor_ab", 0 0, L_0x28d9580; 1 drivers
v0x27991e0_0 .net "nxor_ab", 0 0, L_0x28d9770; 1 drivers
v0x2799280_0 .net "or_ab", 0 0, L_0x28d9660; 1 drivers
v0x2799360_0 .alias "result", 0 0, v0x2799a70_0;
S_0x27988f0 .scope module, "xor_2" "xor_1bit" 4 14, 5 35, S_0x2798800;
 .timescale 0 0;
L_0x28d99e0/d .functor NAND 1, L_0x28d98d0, L_0x28d8b00, C4<1>, C4<1>;
L_0x28d99e0 .delay (20,20,20) L_0x28d99e0/d;
L_0x28d9b30/d .functor NOR 1, L_0x28d98d0, L_0x28d8b00, C4<0>, C4<0>;
L_0x28d9b30 .delay (20,20,20) L_0x28d9b30/d;
L_0x28d9ca0/d .functor NOT 1, L_0x28d9b30, C4<0>, C4<0>, C4<0>;
L_0x28d9ca0 .delay (10,10,10) L_0x28d9ca0/d;
L_0x28d9d60/d .functor NAND 1, L_0x28d9ca0, L_0x28d99e0, C4<1>, C4<1>;
L_0x28d9d60 .delay (20,20,20) L_0x28d9d60/d;
L_0x28d9e70/d .functor NOT 1, L_0x28d9d60, C4<0>, C4<0>, C4<0>;
L_0x28d9e70 .delay (10,10,10) L_0x28d9e70/d;
v0x27989e0_0 .alias "a", 0 0, v0x2799a70_0;
v0x2798a80_0 .alias "b", 0 0, v0x279a2c0_0;
v0x2798b20_0 .net "nand_ab", 0 0, L_0x28d99e0; 1 drivers
v0x2798bc0_0 .net "nor_ab", 0 0, L_0x28d9b30; 1 drivers
v0x2798c40_0 .net "nxor_ab", 0 0, L_0x28d9d60; 1 drivers
v0x2798ce0_0 .net "or_ab", 0 0, L_0x28d9ca0; 1 drivers
v0x2798dc0_0 .alias "result", 0 0, v0x279a920_0;
S_0x27982b0 .scope module, "xor_gate" "xor_1bit" 2 23, 5 35, S_0x2794540;
 .timescale 0 0;
L_0x28da6d0/d .functor NAND 1, L_0x28d89c0, L_0x28d8a60, C4<1>, C4<1>;
L_0x28da6d0 .delay (20,20,20) L_0x28da6d0/d;
L_0x28da790/d .functor NOR 1, L_0x28d89c0, L_0x28d8a60, C4<0>, C4<0>;
L_0x28da790 .delay (20,20,20) L_0x28da790/d;
L_0x28da920/d .functor NOT 1, L_0x28da790, C4<0>, C4<0>, C4<0>;
L_0x28da920 .delay (10,10,10) L_0x28da920/d;
L_0x28daa10/d .functor NAND 1, L_0x28da920, L_0x28da6d0, C4<1>, C4<1>;
L_0x28daa10 .delay (20,20,20) L_0x28daa10/d;
L_0x28dab70/d .functor NOT 1, L_0x28daa10, C4<0>, C4<0>, C4<0>;
L_0x28dab70 .delay (10,10,10) L_0x28dab70/d;
v0x27983a0_0 .alias "a", 0 0, v0x279a560_0;
v0x2798420_0 .alias "b", 0 0, v0x279a5e0_0;
v0x27984f0_0 .net "nand_ab", 0 0, L_0x28da6d0; 1 drivers
v0x2798570_0 .net "nor_ab", 0 0, L_0x28da790; 1 drivers
v0x27985f0_0 .net "nxor_ab", 0 0, L_0x28daa10; 1 drivers
v0x2798670_0 .net "or_ab", 0 0, L_0x28da920; 1 drivers
v0x2798730_0 .alias "result", 0 0, v0x279acc0_0;
S_0x27976c0 .scope module, "nand_and_gate" "nand_and_1bit" 2 24, 5 19, S_0x2794540;
 .timescale 0 0;
L_0x28dacc0/d .functor NAND 1, L_0x28d89c0, L_0x28d8a60, C4<1>, C4<1>;
L_0x28dacc0 .delay (20,20,20) L_0x28dacc0/d;
L_0x28dadf0/d .functor NOT 1, L_0x28dacc0, C4<0>, C4<0>, C4<0>;
L_0x28dadf0 .delay (10,10,10) L_0x28dadf0/d;
v0x2797f30_0 .alias "a", 0 0, v0x279a560_0;
v0x2797fd0_0 .net "and_ab", 0 0, L_0x28dadf0; 1 drivers
v0x2798050_0 .alias "b", 0 0, v0x279a5e0_0;
v0x27980d0_0 .net "nand_ab", 0 0, L_0x28dacc0; 1 drivers
v0x27981b0_0 .alias "othercontrolsignal", 0 0, v0x283e7a0_0;
v0x2798230_0 .alias "result", 0 0, v0x279aa30_0;
S_0x27977b0 .scope module, "mux0" "mux_1bit" 5 32, 3 2, S_0x27976c0;
 .timescale 0 0;
L_0x28daf40/d .functor NAND 1, L_0x28dadf0, v0x27d62f0_0, C4<1>, C4<1>;
L_0x28daf40 .delay (20,20,20) L_0x28daf40/d;
L_0x28db000/d .functor NOT 1, L_0x28daf40, C4<0>, C4<0>, C4<0>;
L_0x28db000 .delay (10,10,10) L_0x28db000/d;
L_0x28db130/d .functor NOT 1, v0x27d62f0_0, C4<0>, C4<0>, C4<0>;
L_0x28db130 .delay (10,10,10) L_0x28db130/d;
L_0x28db1f0/d .functor NAND 1, L_0x28dacc0, L_0x28db130, C4<1>, C4<1>;
L_0x28db1f0 .delay (20,20,20) L_0x28db1f0/d;
L_0x28db340/d .functor NOT 1, L_0x28db1f0, C4<0>, C4<0>, C4<0>;
L_0x28db340 .delay (10,10,10) L_0x28db340/d;
L_0x28db430/d .functor NOR 1, L_0x28db340, L_0x28db000, C4<0>, C4<0>;
L_0x28db430 .delay (20,20,20) L_0x28db430/d;
L_0x28db5d0/d .functor NOT 1, L_0x28db430, C4<0>, C4<0>, C4<0>;
L_0x28db5d0 .delay (10,10,10) L_0x28db5d0/d;
v0x27978a0_0 .net "and_in0ncom", 0 0, L_0x28db340; 1 drivers
v0x2797920_0 .net "and_in1com", 0 0, L_0x28db000; 1 drivers
v0x27979a0_0 .alias "in0", 0 0, v0x27980d0_0;
v0x2797a40_0 .alias "in1", 0 0, v0x2797fd0_0;
v0x2797ac0_0 .net "nand_in0ncom", 0 0, L_0x28db1f0; 1 drivers
v0x2797b60_0 .net "nand_in1com", 0 0, L_0x28daf40; 1 drivers
v0x2797c40_0 .net "ncom", 0 0, L_0x28db130; 1 drivers
v0x2797ce0_0 .net "nor_wire", 0 0, L_0x28db430; 1 drivers
v0x2797d80_0 .alias "result", 0 0, v0x279aa30_0;
v0x2797e50_0 .alias "sel0", 0 0, v0x283e7a0_0;
S_0x2796c20 .scope module, "nor_or_gate" "nor_or_1bit" 2 25, 5 3, S_0x2794540;
 .timescale 0 0;
L_0x28db700/d .functor NOR 1, L_0x28d89c0, L_0x28d8a60, C4<0>, C4<0>;
L_0x28db700 .delay (20,20,20) L_0x28db700/d;
L_0x28db830/d .functor NOT 1, L_0x28db700, C4<0>, C4<0>, C4<0>;
L_0x28db830 .delay (10,10,10) L_0x28db830/d;
v0x27973a0_0 .alias "a", 0 0, v0x279a560_0;
v0x2797420_0 .alias "b", 0 0, v0x279a5e0_0;
v0x27974c0_0 .net "nor_ab", 0 0, L_0x28db700; 1 drivers
v0x2797540_0 .net "or_ab", 0 0, L_0x28db830; 1 drivers
v0x27975c0_0 .alias "othercontrolsignal", 0 0, v0x283e7a0_0;
v0x2797640_0 .alias "result", 0 0, v0x279abb0_0;
S_0x2796d10 .scope module, "mux0" "mux_1bit" 5 16, 3 2, S_0x2796c20;
 .timescale 0 0;
L_0x28db980/d .functor NAND 1, L_0x28db830, v0x27d62f0_0, C4<1>, C4<1>;
L_0x28db980 .delay (20,20,20) L_0x28db980/d;
L_0x28dba40/d .functor NOT 1, L_0x28db980, C4<0>, C4<0>, C4<0>;
L_0x28dba40 .delay (10,10,10) L_0x28dba40/d;
L_0x28dbb70/d .functor NOT 1, v0x27d62f0_0, C4<0>, C4<0>, C4<0>;
L_0x28dbb70 .delay (10,10,10) L_0x28dbb70/d;
L_0x28dbc30/d .functor NAND 1, L_0x28db700, L_0x28dbb70, C4<1>, C4<1>;
L_0x28dbc30 .delay (20,20,20) L_0x28dbc30/d;
L_0x28dbd80/d .functor NOT 1, L_0x28dbc30, C4<0>, C4<0>, C4<0>;
L_0x28dbd80 .delay (10,10,10) L_0x28dbd80/d;
L_0x28dbe70/d .functor NOR 1, L_0x28dbd80, L_0x28dba40, C4<0>, C4<0>;
L_0x28dbe70 .delay (20,20,20) L_0x28dbe70/d;
L_0x28dc010/d .functor NOT 1, L_0x28dbe70, C4<0>, C4<0>, C4<0>;
L_0x28dc010 .delay (10,10,10) L_0x28dc010/d;
v0x2796e00_0 .net "and_in0ncom", 0 0, L_0x28dbd80; 1 drivers
v0x2796e80_0 .net "and_in1com", 0 0, L_0x28dba40; 1 drivers
v0x2796f00_0 .alias "in0", 0 0, v0x27974c0_0;
v0x2796f80_0 .alias "in1", 0 0, v0x2797540_0;
v0x2797000_0 .net "nand_in0ncom", 0 0, L_0x28dbc30; 1 drivers
v0x2797080_0 .net "nand_in1com", 0 0, L_0x28db980; 1 drivers
v0x2797100_0 .net "ncom", 0 0, L_0x28dbb70; 1 drivers
v0x2797180_0 .net "nor_wire", 0 0, L_0x28dbe70; 1 drivers
v0x2797250_0 .alias "result", 0 0, v0x279abb0_0;
v0x2797320_0 .alias "sel0", 0 0, v0x283e7a0_0;
S_0x2794630 .scope module, "mainMux" "mux_alu" 2 28, 3 22, S_0x2794540;
 .timescale 0 0;
v0x2796470_0 .alias "in0", 0 0, v0x279a920_0;
v0x2796520_0 .alias "in1", 0 0, v0x279acc0_0;
v0x27965d0_0 .alias "in2", 0 0, v0x279aa30_0;
v0x2796680_0 .alias "in3", 0 0, v0x279abb0_0;
v0x2796760_0 .net "in4", 0 0, C4<0>; 1 drivers
v0x2796810_0 .alias "result", 0 0, v0x279a770_0;
v0x2796890_0 .net "sel0", 0 0, L_0x28de130; 1 drivers
v0x2796910_0 .net "sel1", 0 0, L_0x28de1d0; 1 drivers
v0x2796990_0 .net "sel2", 0 0, L_0x28de300; 1 drivers
v0x2796a40_0 .net "w0", 0 0, L_0x28dc7d0; 1 drivers
v0x2796b20_0 .net "w1", 0 0, L_0x28dcf50; 1 drivers
v0x2796ba0_0 .net "w2", 0 0, L_0x28dd7a0; 1 drivers
S_0x2795cf0 .scope module, "mux00" "mux_1bit" 3 37, 3 2, S_0x2794630;
 .timescale 0 0;
L_0x28dc140/d .functor NAND 1, L_0x28dab70, L_0x28de130, C4<1>, C4<1>;
L_0x28dc140 .delay (20,20,20) L_0x28dc140/d;
L_0x28dc200/d .functor NOT 1, L_0x28dc140, C4<0>, C4<0>, C4<0>;
L_0x28dc200 .delay (10,10,10) L_0x28dc200/d;
L_0x28dc330/d .functor NOT 1, L_0x28de130, C4<0>, C4<0>, C4<0>;
L_0x28dc330 .delay (10,10,10) L_0x28dc330/d;
L_0x28dc480/d .functor NAND 1, L_0x28d9e70, L_0x28dc330, C4<1>, C4<1>;
L_0x28dc480 .delay (20,20,20) L_0x28dc480/d;
L_0x28dc540/d .functor NOT 1, L_0x28dc480, C4<0>, C4<0>, C4<0>;
L_0x28dc540 .delay (10,10,10) L_0x28dc540/d;
L_0x28dc630/d .functor NOR 1, L_0x28dc540, L_0x28dc200, C4<0>, C4<0>;
L_0x28dc630 .delay (20,20,20) L_0x28dc630/d;
L_0x28dc7d0/d .functor NOT 1, L_0x28dc630, C4<0>, C4<0>, C4<0>;
L_0x28dc7d0 .delay (10,10,10) L_0x28dc7d0/d;
v0x2795de0_0 .net "and_in0ncom", 0 0, L_0x28dc540; 1 drivers
v0x2795ea0_0 .net "and_in1com", 0 0, L_0x28dc200; 1 drivers
v0x2795f40_0 .alias "in0", 0 0, v0x279a920_0;
v0x2795fe0_0 .alias "in1", 0 0, v0x279acc0_0;
v0x2796060_0 .net "nand_in0ncom", 0 0, L_0x28dc480; 1 drivers
v0x2796100_0 .net "nand_in1com", 0 0, L_0x28dc140; 1 drivers
v0x27961a0_0 .net "ncom", 0 0, L_0x28dc330; 1 drivers
v0x2796240_0 .net "nor_wire", 0 0, L_0x28dc630; 1 drivers
v0x27962e0_0 .alias "result", 0 0, v0x2796a40_0;
v0x2796360_0 .alias "sel0", 0 0, v0x2796890_0;
S_0x27955a0 .scope module, "mux01" "mux_1bit" 3 38, 3 2, S_0x2794630;
 .timescale 0 0;
L_0x28dc900/d .functor NAND 1, L_0x28dc010, L_0x28de130, C4<1>, C4<1>;
L_0x28dc900 .delay (20,20,20) L_0x28dc900/d;
L_0x28dc9c0/d .functor NOT 1, L_0x28dc900, C4<0>, C4<0>, C4<0>;
L_0x28dc9c0 .delay (10,10,10) L_0x28dc9c0/d;
L_0x28dcaf0/d .functor NOT 1, L_0x28de130, C4<0>, C4<0>, C4<0>;
L_0x28dcaf0 .delay (10,10,10) L_0x28dcaf0/d;
L_0x28dcbb0/d .functor NAND 1, L_0x28db5d0, L_0x28dcaf0, C4<1>, C4<1>;
L_0x28dcbb0 .delay (20,20,20) L_0x28dcbb0/d;
L_0x28dccc0/d .functor NOT 1, L_0x28dcbb0, C4<0>, C4<0>, C4<0>;
L_0x28dccc0 .delay (10,10,10) L_0x28dccc0/d;
L_0x28dcdb0/d .functor NOR 1, L_0x28dccc0, L_0x28dc9c0, C4<0>, C4<0>;
L_0x28dcdb0 .delay (20,20,20) L_0x28dcdb0/d;
L_0x28dcf50/d .functor NOT 1, L_0x28dcdb0, C4<0>, C4<0>, C4<0>;
L_0x28dcf50 .delay (10,10,10) L_0x28dcf50/d;
v0x2795690_0 .net "and_in0ncom", 0 0, L_0x28dccc0; 1 drivers
v0x2795750_0 .net "and_in1com", 0 0, L_0x28dc9c0; 1 drivers
v0x27957f0_0 .alias "in0", 0 0, v0x279aa30_0;
v0x2795890_0 .alias "in1", 0 0, v0x279abb0_0;
v0x2795910_0 .net "nand_in0ncom", 0 0, L_0x28dcbb0; 1 drivers
v0x27959b0_0 .net "nand_in1com", 0 0, L_0x28dc900; 1 drivers
v0x2795a50_0 .net "ncom", 0 0, L_0x28dcaf0; 1 drivers
v0x2795af0_0 .net "nor_wire", 0 0, L_0x28dcdb0; 1 drivers
v0x2795b90_0 .alias "result", 0 0, v0x2796b20_0;
v0x2795c10_0 .alias "sel0", 0 0, v0x2796890_0;
S_0x2794e50 .scope module, "mux1" "mux_1bit" 3 39, 3 2, S_0x2794630;
 .timescale 0 0;
L_0x28dd080/d .functor NAND 1, L_0x28dcf50, L_0x28de1d0, C4<1>, C4<1>;
L_0x28dd080 .delay (20,20,20) L_0x28dd080/d;
L_0x28dd1d0/d .functor NOT 1, L_0x28dd080, C4<0>, C4<0>, C4<0>;
L_0x28dd1d0 .delay (10,10,10) L_0x28dd1d0/d;
L_0x28dd300/d .functor NOT 1, L_0x28de1d0, C4<0>, C4<0>, C4<0>;
L_0x28dd300 .delay (10,10,10) L_0x28dd300/d;
L_0x28dd3c0/d .functor NAND 1, L_0x28dc7d0, L_0x28dd300, C4<1>, C4<1>;
L_0x28dd3c0 .delay (20,20,20) L_0x28dd3c0/d;
L_0x28dd510/d .functor NOT 1, L_0x28dd3c0, C4<0>, C4<0>, C4<0>;
L_0x28dd510 .delay (10,10,10) L_0x28dd510/d;
L_0x28dd600/d .functor NOR 1, L_0x28dd510, L_0x28dd1d0, C4<0>, C4<0>;
L_0x28dd600 .delay (20,20,20) L_0x28dd600/d;
L_0x28dd7a0/d .functor NOT 1, L_0x28dd600, C4<0>, C4<0>, C4<0>;
L_0x28dd7a0 .delay (10,10,10) L_0x28dd7a0/d;
v0x2794f40_0 .net "and_in0ncom", 0 0, L_0x28dd510; 1 drivers
v0x2795000_0 .net "and_in1com", 0 0, L_0x28dd1d0; 1 drivers
v0x27950a0_0 .alias "in0", 0 0, v0x2796a40_0;
v0x2795140_0 .alias "in1", 0 0, v0x2796b20_0;
v0x27951c0_0 .net "nand_in0ncom", 0 0, L_0x28dd3c0; 1 drivers
v0x2795260_0 .net "nand_in1com", 0 0, L_0x28dd080; 1 drivers
v0x2795300_0 .net "ncom", 0 0, L_0x28dd300; 1 drivers
v0x27953a0_0 .net "nor_wire", 0 0, L_0x28dd600; 1 drivers
v0x2795440_0 .alias "result", 0 0, v0x2796ba0_0;
v0x27954c0_0 .alias "sel0", 0 0, v0x2796910_0;
S_0x2794720 .scope module, "mux2" "mux_1bit" 3 40, 3 2, S_0x2794630;
 .timescale 0 0;
L_0x28dd8d0/d .functor NAND 1, C4<0>, L_0x28de300, C4<1>, C4<1>;
L_0x28dd8d0 .delay (20,20,20) L_0x28dd8d0/d;
L_0x28dda30/d .functor NOT 1, L_0x28dd8d0, C4<0>, C4<0>, C4<0>;
L_0x28dda30 .delay (10,10,10) L_0x28dda30/d;
L_0x28ddb60/d .functor NOT 1, L_0x28de300, C4<0>, C4<0>, C4<0>;
L_0x28ddb60 .delay (10,10,10) L_0x28ddb60/d;
L_0x28ddc20/d .functor NAND 1, L_0x28dd7a0, L_0x28ddb60, C4<1>, C4<1>;
L_0x28ddc20 .delay (20,20,20) L_0x28ddc20/d;
L_0x28ddd70/d .functor NOT 1, L_0x28ddc20, C4<0>, C4<0>, C4<0>;
L_0x28ddd70 .delay (10,10,10) L_0x28ddd70/d;
L_0x28dde60/d .functor NOR 1, L_0x28ddd70, L_0x28dda30, C4<0>, C4<0>;
L_0x28dde60 .delay (20,20,20) L_0x28dde60/d;
L_0x28de000/d .functor NOT 1, L_0x28dde60, C4<0>, C4<0>, C4<0>;
L_0x28de000 .delay (10,10,10) L_0x28de000/d;
v0x2794810_0 .net "and_in0ncom", 0 0, L_0x28ddd70; 1 drivers
v0x2794890_0 .net "and_in1com", 0 0, L_0x28dda30; 1 drivers
v0x2794930_0 .alias "in0", 0 0, v0x2796ba0_0;
v0x27949d0_0 .alias "in1", 0 0, v0x2796760_0;
v0x2794a50_0 .net "nand_in0ncom", 0 0, L_0x28ddc20; 1 drivers
v0x2794af0_0 .net "nand_in1com", 0 0, L_0x28dd8d0; 1 drivers
v0x2794bd0_0 .net "ncom", 0 0, L_0x28ddb60; 1 drivers
v0x2794c70_0 .net "nor_wire", 0 0, L_0x28dde60; 1 drivers
v0x2794d10_0 .alias "result", 0 0, v0x279a770_0;
v0x2794db0_0 .alias "sel0", 0 0, v0x2796990_0;
S_0x278d8a0 .scope generate, "ALU32[24]" "ALU32[24]" 2 105, 2 105, S_0x2765440;
 .timescale 0 0;
P_0x2786c68 .param/l "i" 2 105, +C4<011000>;
S_0x278d990 .scope module, "_alu" "ALU_1bit" 2 106, 2 3, S_0x278d8a0;
 .timescale 0 0;
L_0x28d8ba0/d .functor NOT 1, L_0x28de780, C4<0>, C4<0>, C4<0>;
L_0x28d8ba0 .delay (10,10,10) L_0x28d8ba0/d;
v0x2793910_0 .net "carryin", 0 0, L_0x28de820; 1 drivers
v0x27939b0_0 .net "carryout", 0 0, L_0x28e00d0; 1 drivers
v0x2793a30_0 .alias "invertB", 0 0, v0x283e550_0;
v0x2793ab0_0 .alias "muxIndex", 2 0, v0x283e5d0_0;
v0x2793b30_0 .net "notB", 0 0, L_0x28d8ba0; 1 drivers
v0x2793bb0_0 .net "operandA", 0 0, L_0x28de6e0; 1 drivers
v0x2793c30_0 .net "operandB", 0 0, L_0x28de780; 1 drivers
v0x2793d40_0 .alias "othercontrolsignal", 0 0, v0x283e7a0_0;
v0x2793dc0_0 .net "result", 0 0, L_0x28e4960; 1 drivers
v0x2793e90_0 .net "trueB", 0 0, L_0x28def10; 1 drivers
v0x2793f70_0 .net "wAddSub", 0 0, L_0x28dfa30; 1 drivers
v0x2794080_0 .net "wNandAnd", 0 0, L_0x28e1190; 1 drivers
v0x2794200_0 .net "wNorOr", 0 0, L_0x280fc40; 1 drivers
v0x2794310_0 .net "wXor", 0 0, L_0x28e0730; 1 drivers
L_0x28e4a90 .part v0x283cb80_0, 0, 1;
L_0x28e4b30 .part v0x283cb80_0, 1, 1;
L_0x28e4c60 .part v0x283cb80_0, 2, 1;
S_0x2793140 .scope module, "mux_invertB" "mux_1bit" 2 18, 3 2, S_0x278d990;
 .timescale 0 0;
L_0x28d8ca0/d .functor NAND 1, L_0x28d8ba0, v0x283cb00_0, C4<1>, C4<1>;
L_0x28d8ca0 .delay (20,20,20) L_0x28d8ca0/d;
L_0x28dea20/d .functor NOT 1, L_0x28d8ca0, C4<0>, C4<0>, C4<0>;
L_0x28dea20 .delay (10,10,10) L_0x28dea20/d;
L_0x28deb00/d .functor NOT 1, v0x283cb00_0, C4<0>, C4<0>, C4<0>;
L_0x28deb00 .delay (10,10,10) L_0x28deb00/d;
L_0x28debc0/d .functor NAND 1, L_0x28de780, L_0x28deb00, C4<1>, C4<1>;
L_0x28debc0 .delay (20,20,20) L_0x28debc0/d;
L_0x28dec80/d .functor NOT 1, L_0x28debc0, C4<0>, C4<0>, C4<0>;
L_0x28dec80 .delay (10,10,10) L_0x28dec80/d;
L_0x28ded70/d .functor NOR 1, L_0x28dec80, L_0x28dea20, C4<0>, C4<0>;
L_0x28ded70 .delay (20,20,20) L_0x28ded70/d;
L_0x28def10/d .functor NOT 1, L_0x28ded70, C4<0>, C4<0>, C4<0>;
L_0x28def10 .delay (10,10,10) L_0x28def10/d;
v0x2793230_0 .net "and_in0ncom", 0 0, L_0x28dec80; 1 drivers
v0x27932f0_0 .net "and_in1com", 0 0, L_0x28dea20; 1 drivers
v0x2793390_0 .alias "in0", 0 0, v0x2793c30_0;
v0x2793410_0 .alias "in1", 0 0, v0x2793b30_0;
v0x2793490_0 .net "nand_in0ncom", 0 0, L_0x28debc0; 1 drivers
v0x2793530_0 .net "nand_in1com", 0 0, L_0x28d8ca0; 1 drivers
v0x27935d0_0 .net "ncom", 0 0, L_0x28deb00; 1 drivers
v0x2793670_0 .net "nor_wire", 0 0, L_0x28ded70; 1 drivers
v0x2793760_0 .alias "result", 0 0, v0x2793e90_0;
v0x2793830_0 .alias "sel0", 0 0, v0x283e550_0;
S_0x2791e90 .scope module, "adder" "adder_1bit" 2 22, 4 1, S_0x278d990;
 .timescale 0 0;
L_0x28dfb40/d .functor NAND 1, L_0x28de6e0, L_0x28def10, C4<1>, C4<1>;
L_0x28dfb40 .delay (20,20,20) L_0x28dfb40/d;
L_0x28dfcb0/d .functor NOT 1, L_0x28dfb40, C4<0>, C4<0>, C4<0>;
L_0x28dfcb0 .delay (10,10,10) L_0x28dfcb0/d;
L_0x28dfdc0/d .functor NAND 1, L_0x28de820, L_0x28df490, C4<1>, C4<1>;
L_0x28dfdc0 .delay (20,20,20) L_0x28dfdc0/d;
L_0x28dfe80/d .functor NOT 1, L_0x28dfdc0, C4<0>, C4<0>, C4<0>;
L_0x28dfe80 .delay (10,10,10) L_0x28dfe80/d;
L_0x28dff90/d .functor NOR 1, L_0x28dfe80, L_0x28dfcb0, C4<0>, C4<0>;
L_0x28dff90 .delay (20,20,20) L_0x28dff90/d;
L_0x28e00d0/d .functor NOT 1, L_0x28dff90, C4<0>, C4<0>, C4<0>;
L_0x28e00d0 .delay (10,10,10) L_0x28e00d0/d;
v0x2792a30_0 .alias "a", 0 0, v0x2793bb0_0;
v0x2792b40_0 .net "and_ab", 0 0, L_0x28dfcb0; 1 drivers
v0x2792be0_0 .net "and_xor_ab_c", 0 0, L_0x28dfe80; 1 drivers
v0x2792c80_0 .alias "b", 0 0, v0x2793e90_0;
v0x2792d00_0 .alias "carryin", 0 0, v0x2793910_0;
v0x2792d80_0 .alias "carryout", 0 0, v0x27939b0_0;
v0x2792e40_0 .net "nand_ab", 0 0, L_0x28dfb40; 1 drivers
v0x2792ec0_0 .net "nand_xor_ab_c", 0 0, L_0x28dfdc0; 1 drivers
v0x2792f40_0 .net "nco", 0 0, L_0x28dff90; 1 drivers
v0x2792fe0_0 .alias "sum", 0 0, v0x2793f70_0;
v0x27930c0_0 .net "xor_ab", 0 0, L_0x28df490; 1 drivers
S_0x27924e0 .scope module, "xor_1" "xor_1bit" 4 13, 5 35, S_0x2791e90;
 .timescale 0 0;
L_0x28df080/d .functor NAND 1, L_0x28de6e0, L_0x28def10, C4<1>, C4<1>;
L_0x28df080 .delay (20,20,20) L_0x28df080/d;
L_0x28df140/d .functor NOR 1, L_0x28de6e0, L_0x28def10, C4<0>, C4<0>;
L_0x28df140 .delay (20,20,20) L_0x28df140/d;
L_0x28df220/d .functor NOT 1, L_0x28df140, C4<0>, C4<0>, C4<0>;
L_0x28df220 .delay (10,10,10) L_0x28df220/d;
L_0x28df330/d .functor NAND 1, L_0x28df220, L_0x28df080, C4<1>, C4<1>;
L_0x28df330 .delay (20,20,20) L_0x28df330/d;
L_0x28df490/d .functor NOT 1, L_0x28df330, C4<0>, C4<0>, C4<0>;
L_0x28df490 .delay (10,10,10) L_0x28df490/d;
v0x27925d0_0 .alias "a", 0 0, v0x2793bb0_0;
v0x2792670_0 .alias "b", 0 0, v0x2793e90_0;
v0x2792710_0 .net "nand_ab", 0 0, L_0x28df080; 1 drivers
v0x27927b0_0 .net "nor_ab", 0 0, L_0x28df140; 1 drivers
v0x2792830_0 .net "nxor_ab", 0 0, L_0x28df330; 1 drivers
v0x27928d0_0 .net "or_ab", 0 0, L_0x28df220; 1 drivers
v0x27929b0_0 .alias "result", 0 0, v0x27930c0_0;
S_0x2791f80 .scope module, "xor_2" "xor_1bit" 4 14, 5 35, S_0x2791e90;
 .timescale 0 0;
L_0x28df5a0/d .functor NAND 1, L_0x28df490, L_0x28de820, C4<1>, C4<1>;
L_0x28df5a0 .delay (20,20,20) L_0x28df5a0/d;
L_0x28df6f0/d .functor NOR 1, L_0x28df490, L_0x28de820, C4<0>, C4<0>;
L_0x28df6f0 .delay (20,20,20) L_0x28df6f0/d;
L_0x28df860/d .functor NOT 1, L_0x28df6f0, C4<0>, C4<0>, C4<0>;
L_0x28df860 .delay (10,10,10) L_0x28df860/d;
L_0x28df920/d .functor NAND 1, L_0x28df860, L_0x28df5a0, C4<1>, C4<1>;
L_0x28df920 .delay (20,20,20) L_0x28df920/d;
L_0x28dfa30/d .functor NOT 1, L_0x28df920, C4<0>, C4<0>, C4<0>;
L_0x28dfa30 .delay (10,10,10) L_0x28dfa30/d;
v0x2792070_0 .alias "a", 0 0, v0x27930c0_0;
v0x27920f0_0 .alias "b", 0 0, v0x2793910_0;
v0x2792170_0 .net "nand_ab", 0 0, L_0x28df5a0; 1 drivers
v0x2792210_0 .net "nor_ab", 0 0, L_0x28df6f0; 1 drivers
v0x2792290_0 .net "nxor_ab", 0 0, L_0x28df920; 1 drivers
v0x2792330_0 .net "or_ab", 0 0, L_0x28df860; 1 drivers
v0x2792410_0 .alias "result", 0 0, v0x2793f70_0;
S_0x2791940 .scope module, "xor_gate" "xor_1bit" 2 23, 5 35, S_0x278d990;
 .timescale 0 0;
L_0x28e0290/d .functor NAND 1, L_0x28de6e0, L_0x28de780, C4<1>, C4<1>;
L_0x28e0290 .delay (20,20,20) L_0x28e0290/d;
L_0x28e0350/d .functor NOR 1, L_0x28de6e0, L_0x28de780, C4<0>, C4<0>;
L_0x28e0350 .delay (20,20,20) L_0x28e0350/d;
L_0x28e04e0/d .functor NOT 1, L_0x28e0350, C4<0>, C4<0>, C4<0>;
L_0x28e04e0 .delay (10,10,10) L_0x28e04e0/d;
L_0x28e05d0/d .functor NAND 1, L_0x28e04e0, L_0x28e0290, C4<1>, C4<1>;
L_0x28e05d0 .delay (20,20,20) L_0x28e05d0/d;
L_0x28e0730/d .functor NOT 1, L_0x28e05d0, C4<0>, C4<0>, C4<0>;
L_0x28e0730 .delay (10,10,10) L_0x28e0730/d;
v0x2791a30_0 .alias "a", 0 0, v0x2793bb0_0;
v0x2791ab0_0 .alias "b", 0 0, v0x2793c30_0;
v0x2791b80_0 .net "nand_ab", 0 0, L_0x28e0290; 1 drivers
v0x2791c00_0 .net "nor_ab", 0 0, L_0x28e0350; 1 drivers
v0x2791c80_0 .net "nxor_ab", 0 0, L_0x28e05d0; 1 drivers
v0x2791d00_0 .net "or_ab", 0 0, L_0x28e04e0; 1 drivers
v0x2791dc0_0 .alias "result", 0 0, v0x2794310_0;
S_0x2790b40 .scope module, "nand_and_gate" "nand_and_1bit" 2 24, 5 19, S_0x278d990;
 .timescale 0 0;
L_0x28e0880/d .functor NAND 1, L_0x28de6e0, L_0x28de780, C4<1>, C4<1>;
L_0x28e0880 .delay (20,20,20) L_0x28e0880/d;
L_0x28e09b0/d .functor NOT 1, L_0x28e0880, C4<0>, C4<0>, C4<0>;
L_0x28e09b0 .delay (10,10,10) L_0x28e09b0/d;
v0x277cc60_0 .alias "a", 0 0, v0x2793bb0_0;
v0x277cd00_0 .net "and_ab", 0 0, L_0x28e09b0; 1 drivers
v0x277cd80_0 .alias "b", 0 0, v0x2793c30_0;
v0x27917c0_0 .net "nand_ab", 0 0, L_0x28e0880; 1 drivers
v0x2791840_0 .alias "othercontrolsignal", 0 0, v0x283e7a0_0;
v0x27918c0_0 .alias "result", 0 0, v0x2794080_0;
S_0x2790c30 .scope module, "mux0" "mux_1bit" 5 32, 3 2, S_0x2790b40;
 .timescale 0 0;
L_0x28e0b00/d .functor NAND 1, L_0x28e09b0, v0x27d62f0_0, C4<1>, C4<1>;
L_0x28e0b00 .delay (20,20,20) L_0x28e0b00/d;
L_0x28e0bc0/d .functor NOT 1, L_0x28e0b00, C4<0>, C4<0>, C4<0>;
L_0x28e0bc0 .delay (10,10,10) L_0x28e0bc0/d;
L_0x28e0cf0/d .functor NOT 1, v0x27d62f0_0, C4<0>, C4<0>, C4<0>;
L_0x28e0cf0 .delay (10,10,10) L_0x28e0cf0/d;
L_0x28e0db0/d .functor NAND 1, L_0x28e0880, L_0x28e0cf0, C4<1>, C4<1>;
L_0x28e0db0 .delay (20,20,20) L_0x28e0db0/d;
L_0x28e0f00/d .functor NOT 1, L_0x28e0db0, C4<0>, C4<0>, C4<0>;
L_0x28e0f00 .delay (10,10,10) L_0x28e0f00/d;
L_0x28e0ff0/d .functor NOR 1, L_0x28e0f00, L_0x28e0bc0, C4<0>, C4<0>;
L_0x28e0ff0 .delay (20,20,20) L_0x28e0ff0/d;
L_0x28e1190/d .functor NOT 1, L_0x28e0ff0, C4<0>, C4<0>, C4<0>;
L_0x28e1190 .delay (10,10,10) L_0x28e1190/d;
v0x2790d20_0 .net "and_in0ncom", 0 0, L_0x28e0f00; 1 drivers
v0x2790da0_0 .net "and_in1com", 0 0, L_0x28e0bc0; 1 drivers
v0x2790e20_0 .alias "in0", 0 0, v0x27917c0_0;
v0x2790ec0_0 .alias "in1", 0 0, v0x277cd00_0;
v0x2790f40_0 .net "nand_in0ncom", 0 0, L_0x28e0db0; 1 drivers
v0x2790fe0_0 .net "nand_in1com", 0 0, L_0x28e0b00; 1 drivers
v0x27910c0_0 .net "ncom", 0 0, L_0x28e0cf0; 1 drivers
v0x2791160_0 .net "nor_wire", 0 0, L_0x28e0ff0; 1 drivers
v0x2791200_0 .alias "result", 0 0, v0x2794080_0;
v0x27912d0_0 .alias "sel0", 0 0, v0x283e7a0_0;
S_0x27900a0 .scope module, "nor_or_gate" "nor_or_1bit" 2 25, 5 3, S_0x278d990;
 .timescale 0 0;
L_0x28e12c0/d .functor NOR 1, L_0x28de6e0, L_0x28de780, C4<0>, C4<0>;
L_0x28e12c0 .delay (20,20,20) L_0x28e12c0/d;
L_0x28e13f0/d .functor NOT 1, L_0x28e12c0, C4<0>, C4<0>, C4<0>;
L_0x28e13f0 .delay (10,10,10) L_0x28e13f0/d;
v0x2790820_0 .alias "a", 0 0, v0x2793bb0_0;
v0x27908a0_0 .alias "b", 0 0, v0x2793c30_0;
v0x2790940_0 .net "nor_ab", 0 0, L_0x28e12c0; 1 drivers
v0x27909c0_0 .net "or_ab", 0 0, L_0x28e13f0; 1 drivers
v0x2790a40_0 .alias "othercontrolsignal", 0 0, v0x283e7a0_0;
v0x2790ac0_0 .alias "result", 0 0, v0x2794200_0;
S_0x2790190 .scope module, "mux0" "mux_1bit" 5 16, 3 2, S_0x27900a0;
 .timescale 0 0;
L_0x28e1540/d .functor NAND 1, L_0x28e13f0, v0x27d62f0_0, C4<1>, C4<1>;
L_0x28e1540 .delay (20,20,20) L_0x28e1540/d;
L_0x2798150/d .functor NOT 1, L_0x28e1540, C4<0>, C4<0>, C4<0>;
L_0x2798150 .delay (10,10,10) L_0x2798150/d;
L_0x280f7a0/d .functor NOT 1, v0x27d62f0_0, C4<0>, C4<0>, C4<0>;
L_0x280f7a0 .delay (10,10,10) L_0x280f7a0/d;
L_0x280f860/d .functor NAND 1, L_0x28e12c0, L_0x280f7a0, C4<1>, C4<1>;
L_0x280f860 .delay (20,20,20) L_0x280f860/d;
L_0x280f9b0/d .functor NOT 1, L_0x280f860, C4<0>, C4<0>, C4<0>;
L_0x280f9b0 .delay (10,10,10) L_0x280f9b0/d;
L_0x280faa0/d .functor NOR 1, L_0x280f9b0, L_0x2798150, C4<0>, C4<0>;
L_0x280faa0 .delay (20,20,20) L_0x280faa0/d;
L_0x280fc40/d .functor NOT 1, L_0x280faa0, C4<0>, C4<0>, C4<0>;
L_0x280fc40 .delay (10,10,10) L_0x280fc40/d;
v0x2790280_0 .net "and_in0ncom", 0 0, L_0x280f9b0; 1 drivers
v0x2790300_0 .net "and_in1com", 0 0, L_0x2798150; 1 drivers
v0x2790380_0 .alias "in0", 0 0, v0x2790940_0;
v0x2790400_0 .alias "in1", 0 0, v0x27909c0_0;
v0x2790480_0 .net "nand_in0ncom", 0 0, L_0x280f860; 1 drivers
v0x2790500_0 .net "nand_in1com", 0 0, L_0x28e1540; 1 drivers
v0x2790580_0 .net "ncom", 0 0, L_0x280f7a0; 1 drivers
v0x2790600_0 .net "nor_wire", 0 0, L_0x280faa0; 1 drivers
v0x27906d0_0 .alias "result", 0 0, v0x2794200_0;
v0x27907a0_0 .alias "sel0", 0 0, v0x283e7a0_0;
S_0x278da80 .scope module, "mainMux" "mux_alu" 2 28, 3 22, S_0x278d990;
 .timescale 0 0;
v0x278f8f0_0 .alias "in0", 0 0, v0x2793f70_0;
v0x278f9a0_0 .alias "in1", 0 0, v0x2794310_0;
v0x278fa50_0 .alias "in2", 0 0, v0x2794080_0;
v0x278fb00_0 .alias "in3", 0 0, v0x2794200_0;
v0x278fbe0_0 .net "in4", 0 0, C4<0>; 1 drivers
v0x278fc90_0 .alias "result", 0 0, v0x2793dc0_0;
v0x278fd10_0 .net "sel0", 0 0, L_0x28e4a90; 1 drivers
v0x278fd90_0 .net "sel1", 0 0, L_0x28e4b30; 1 drivers
v0x278fe10_0 .net "sel2", 0 0, L_0x28e4c60; 1 drivers
v0x278fec0_0 .net "w0", 0 0, L_0x2810400; 1 drivers
v0x278ffa0_0 .net "w1", 0 0, L_0x28e39b0; 1 drivers
v0x2790020_0 .net "w2", 0 0, L_0x28e4100; 1 drivers
S_0x278f140 .scope module, "mux00" "mux_1bit" 3 37, 3 2, S_0x278da80;
 .timescale 0 0;
L_0x280fd70/d .functor NAND 1, L_0x28e0730, L_0x28e4a90, C4<1>, C4<1>;
L_0x280fd70 .delay (20,20,20) L_0x280fd70/d;
L_0x280fe30/d .functor NOT 1, L_0x280fd70, C4<0>, C4<0>, C4<0>;
L_0x280fe30 .delay (10,10,10) L_0x280fe30/d;
L_0x280ff60/d .functor NOT 1, L_0x28e4a90, C4<0>, C4<0>, C4<0>;
L_0x280ff60 .delay (10,10,10) L_0x280ff60/d;
L_0x28100b0/d .functor NAND 1, L_0x28dfa30, L_0x280ff60, C4<1>, C4<1>;
L_0x28100b0 .delay (20,20,20) L_0x28100b0/d;
L_0x2810170/d .functor NOT 1, L_0x28100b0, C4<0>, C4<0>, C4<0>;
L_0x2810170 .delay (10,10,10) L_0x2810170/d;
L_0x2810260/d .functor NOR 1, L_0x2810170, L_0x280fe30, C4<0>, C4<0>;
L_0x2810260 .delay (20,20,20) L_0x2810260/d;
L_0x2810400/d .functor NOT 1, L_0x2810260, C4<0>, C4<0>, C4<0>;
L_0x2810400 .delay (10,10,10) L_0x2810400/d;
v0x278f230_0 .net "and_in0ncom", 0 0, L_0x2810170; 1 drivers
v0x278f2f0_0 .net "and_in1com", 0 0, L_0x280fe30; 1 drivers
v0x278f390_0 .alias "in0", 0 0, v0x2793f70_0;
v0x278f430_0 .alias "in1", 0 0, v0x2794310_0;
v0x278f4e0_0 .net "nand_in0ncom", 0 0, L_0x28100b0; 1 drivers
v0x278f580_0 .net "nand_in1com", 0 0, L_0x280fd70; 1 drivers
v0x278f620_0 .net "ncom", 0 0, L_0x280ff60; 1 drivers
v0x278f6c0_0 .net "nor_wire", 0 0, L_0x2810260; 1 drivers
v0x278f760_0 .alias "result", 0 0, v0x278fec0_0;
v0x278f7e0_0 .alias "sel0", 0 0, v0x278fd10_0;
S_0x278e9f0 .scope module, "mux01" "mux_1bit" 3 38, 3 2, S_0x278da80;
 .timescale 0 0;
L_0x2810530/d .functor NAND 1, L_0x280fc40, L_0x28e4a90, C4<1>, C4<1>;
L_0x2810530 .delay (20,20,20) L_0x2810530/d;
L_0x28105f0/d .functor NOT 1, L_0x2810530, C4<0>, C4<0>, C4<0>;
L_0x28105f0 .delay (10,10,10) L_0x28105f0/d;
L_0x28e35b0/d .functor NOT 1, L_0x28e4a90, C4<0>, C4<0>, C4<0>;
L_0x28e35b0 .delay (10,10,10) L_0x28e35b0/d;
L_0x28e3650/d .functor NAND 1, L_0x28e1190, L_0x28e35b0, C4<1>, C4<1>;
L_0x28e3650 .delay (20,20,20) L_0x28e3650/d;
L_0x28e3740/d .functor NOT 1, L_0x28e3650, C4<0>, C4<0>, C4<0>;
L_0x28e3740 .delay (10,10,10) L_0x28e3740/d;
L_0x28e3830/d .functor NOR 1, L_0x28e3740, L_0x28105f0, C4<0>, C4<0>;
L_0x28e3830 .delay (20,20,20) L_0x28e3830/d;
L_0x28e39b0/d .functor NOT 1, L_0x28e3830, C4<0>, C4<0>, C4<0>;
L_0x28e39b0 .delay (10,10,10) L_0x28e39b0/d;
v0x278eae0_0 .net "and_in0ncom", 0 0, L_0x28e3740; 1 drivers
v0x278eba0_0 .net "and_in1com", 0 0, L_0x28105f0; 1 drivers
v0x278ec40_0 .alias "in0", 0 0, v0x2794080_0;
v0x278ece0_0 .alias "in1", 0 0, v0x2794200_0;
v0x278ed60_0 .net "nand_in0ncom", 0 0, L_0x28e3650; 1 drivers
v0x278ee00_0 .net "nand_in1com", 0 0, L_0x2810530; 1 drivers
v0x278eea0_0 .net "ncom", 0 0, L_0x28e35b0; 1 drivers
v0x278ef40_0 .net "nor_wire", 0 0, L_0x28e3830; 1 drivers
v0x278efe0_0 .alias "result", 0 0, v0x278ffa0_0;
v0x278f060_0 .alias "sel0", 0 0, v0x278fd10_0;
S_0x278e2a0 .scope module, "mux1" "mux_1bit" 3 39, 3 2, S_0x278da80;
 .timescale 0 0;
L_0x28e3aa0/d .functor NAND 1, L_0x28e39b0, L_0x28e4b30, C4<1>, C4<1>;
L_0x28e3aa0 .delay (20,20,20) L_0x28e3aa0/d;
L_0x28e3bd0/d .functor NOT 1, L_0x28e3aa0, C4<0>, C4<0>, C4<0>;
L_0x28e3bd0 .delay (10,10,10) L_0x28e3bd0/d;
L_0x28e3cc0/d .functor NOT 1, L_0x28e4b30, C4<0>, C4<0>, C4<0>;
L_0x28e3cc0 .delay (10,10,10) L_0x28e3cc0/d;
L_0x28e3d60/d .functor NAND 1, L_0x2810400, L_0x28e3cc0, C4<1>, C4<1>;
L_0x28e3d60 .delay (20,20,20) L_0x28e3d60/d;
L_0x28e3e90/d .functor NOT 1, L_0x28e3d60, C4<0>, C4<0>, C4<0>;
L_0x28e3e90 .delay (10,10,10) L_0x28e3e90/d;
L_0x28e3f80/d .functor NOR 1, L_0x28e3e90, L_0x28e3bd0, C4<0>, C4<0>;
L_0x28e3f80 .delay (20,20,20) L_0x28e3f80/d;
L_0x28e4100/d .functor NOT 1, L_0x28e3f80, C4<0>, C4<0>, C4<0>;
L_0x28e4100 .delay (10,10,10) L_0x28e4100/d;
v0x278e390_0 .net "and_in0ncom", 0 0, L_0x28e3e90; 1 drivers
v0x278e450_0 .net "and_in1com", 0 0, L_0x28e3bd0; 1 drivers
v0x278e4f0_0 .alias "in0", 0 0, v0x278fec0_0;
v0x278e590_0 .alias "in1", 0 0, v0x278ffa0_0;
v0x278e610_0 .net "nand_in0ncom", 0 0, L_0x28e3d60; 1 drivers
v0x278e6b0_0 .net "nand_in1com", 0 0, L_0x28e3aa0; 1 drivers
v0x278e750_0 .net "ncom", 0 0, L_0x28e3cc0; 1 drivers
v0x278e7f0_0 .net "nor_wire", 0 0, L_0x28e3f80; 1 drivers
v0x278e890_0 .alias "result", 0 0, v0x2790020_0;
v0x278e910_0 .alias "sel0", 0 0, v0x278fd90_0;
S_0x278db70 .scope module, "mux2" "mux_1bit" 3 40, 3 2, S_0x278da80;
 .timescale 0 0;
L_0x28e4230/d .functor NAND 1, C4<0>, L_0x28e4c60, C4<1>, C4<1>;
L_0x28e4230 .delay (20,20,20) L_0x28e4230/d;
L_0x28e4390/d .functor NOT 1, L_0x28e4230, C4<0>, C4<0>, C4<0>;
L_0x28e4390 .delay (10,10,10) L_0x28e4390/d;
L_0x28e44c0/d .functor NOT 1, L_0x28e4c60, C4<0>, C4<0>, C4<0>;
L_0x28e44c0 .delay (10,10,10) L_0x28e44c0/d;
L_0x28e4580/d .functor NAND 1, L_0x28e4100, L_0x28e44c0, C4<1>, C4<1>;
L_0x28e4580 .delay (20,20,20) L_0x28e4580/d;
L_0x28e46d0/d .functor NOT 1, L_0x28e4580, C4<0>, C4<0>, C4<0>;
L_0x28e46d0 .delay (10,10,10) L_0x28e46d0/d;
L_0x28e47c0/d .functor NOR 1, L_0x28e46d0, L_0x28e4390, C4<0>, C4<0>;
L_0x28e47c0 .delay (20,20,20) L_0x28e47c0/d;
L_0x28e4960/d .functor NOT 1, L_0x28e47c0, C4<0>, C4<0>, C4<0>;
L_0x28e4960 .delay (10,10,10) L_0x28e4960/d;
v0x278dc60_0 .net "and_in0ncom", 0 0, L_0x28e46d0; 1 drivers
v0x278dce0_0 .net "and_in1com", 0 0, L_0x28e4390; 1 drivers
v0x278dd80_0 .alias "in0", 0 0, v0x2790020_0;
v0x278de20_0 .alias "in1", 0 0, v0x278fbe0_0;
v0x278dea0_0 .net "nand_in0ncom", 0 0, L_0x28e4580; 1 drivers
v0x278df40_0 .net "nand_in1com", 0 0, L_0x28e4230; 1 drivers
v0x278e020_0 .net "ncom", 0 0, L_0x28e44c0; 1 drivers
v0x278e0c0_0 .net "nor_wire", 0 0, L_0x28e47c0; 1 drivers
v0x278e160_0 .alias "result", 0 0, v0x2793dc0_0;
v0x278e200_0 .alias "sel0", 0 0, v0x278fe10_0;
S_0x2786f40 .scope generate, "ALU32[25]" "ALU32[25]" 2 105, 2 105, S_0x2765440;
 .timescale 0 0;
P_0x2785868 .param/l "i" 2 105, +C4<011001>;
S_0x2787070 .scope module, "_alu" "ALU_1bit" 2 106, 2 3, S_0x2786f40;
 .timescale 0 0;
L_0x28de8c0/d .functor NOT 1, L_0x28e4ff0, C4<0>, C4<0>, C4<0>;
L_0x28de8c0 .delay (10,10,10) L_0x28de8c0/d;
v0x278cda0_0 .net "carryin", 0 0, L_0x28e5090; 1 drivers
v0x278ce40_0 .net "carryout", 0 0, L_0x28e6a50; 1 drivers
v0x278cec0_0 .alias "invertB", 0 0, v0x283e550_0;
v0x278cf40_0 .alias "muxIndex", 2 0, v0x283e5d0_0;
v0x278cfc0_0 .net "notB", 0 0, L_0x28de8c0; 1 drivers
v0x278d040_0 .net "operandA", 0 0, L_0x28e4f50; 1 drivers
v0x278d0c0_0 .net "operandB", 0 0, L_0x28e4ff0; 1 drivers
v0x278d1d0_0 .alias "othercontrolsignal", 0 0, v0x283e7a0_0;
v0x278d250_0 .net "result", 0 0, L_0x28ea540; 1 drivers
v0x278d320_0 .net "trueB", 0 0, L_0x28e5890; 1 drivers
v0x278d400_0 .net "wAddSub", 0 0, L_0x28e63b0; 1 drivers
v0x278d510_0 .net "wNandAnd", 0 0, L_0x28e7b10; 1 drivers
v0x278d690_0 .net "wNorOr", 0 0, L_0x28e8550; 1 drivers
v0x278d7a0_0 .net "wXor", 0 0, L_0x28e70b0; 1 drivers
L_0x28ea670 .part v0x283cb80_0, 0, 1;
L_0x28ea710 .part v0x283cb80_0, 1, 1;
L_0x28ea840 .part v0x283cb80_0, 2, 1;
S_0x278c5d0 .scope module, "mux_invertB" "mux_1bit" 2 18, 3 2, S_0x2787070;
 .timescale 0 0;
L_0x28de980/d .functor NAND 1, L_0x28de8c0, v0x283cb00_0, C4<1>, C4<1>;
L_0x28de980 .delay (20,20,20) L_0x28de980/d;
L_0x28e53a0/d .functor NOT 1, L_0x28de980, C4<0>, C4<0>, C4<0>;
L_0x28e53a0 .delay (10,10,10) L_0x28e53a0/d;
L_0x28e5480/d .functor NOT 1, v0x283cb00_0, C4<0>, C4<0>, C4<0>;
L_0x28e5480 .delay (10,10,10) L_0x28e5480/d;
L_0x28e5540/d .functor NAND 1, L_0x28e4ff0, L_0x28e5480, C4<1>, C4<1>;
L_0x28e5540 .delay (20,20,20) L_0x28e5540/d;
L_0x28e5600/d .functor NOT 1, L_0x28e5540, C4<0>, C4<0>, C4<0>;
L_0x28e5600 .delay (10,10,10) L_0x28e5600/d;
L_0x28e56f0/d .functor NOR 1, L_0x28e5600, L_0x28e53a0, C4<0>, C4<0>;
L_0x28e56f0 .delay (20,20,20) L_0x28e56f0/d;
L_0x28e5890/d .functor NOT 1, L_0x28e56f0, C4<0>, C4<0>, C4<0>;
L_0x28e5890 .delay (10,10,10) L_0x28e5890/d;
v0x278c6c0_0 .net "and_in0ncom", 0 0, L_0x28e5600; 1 drivers
v0x278c780_0 .net "and_in1com", 0 0, L_0x28e53a0; 1 drivers
v0x278c820_0 .alias "in0", 0 0, v0x278d0c0_0;
v0x278c8a0_0 .alias "in1", 0 0, v0x278cfc0_0;
v0x278c920_0 .net "nand_in0ncom", 0 0, L_0x28e5540; 1 drivers
v0x278c9c0_0 .net "nand_in1com", 0 0, L_0x28de980; 1 drivers
v0x278ca60_0 .net "ncom", 0 0, L_0x28e5480; 1 drivers
v0x278cb00_0 .net "nor_wire", 0 0, L_0x28e56f0; 1 drivers
v0x278cbf0_0 .alias "result", 0 0, v0x278d320_0;
v0x278ccc0_0 .alias "sel0", 0 0, v0x283e550_0;
S_0x278b320 .scope module, "adder" "adder_1bit" 2 22, 4 1, S_0x2787070;
 .timescale 0 0;
L_0x28e64c0/d .functor NAND 1, L_0x28e4f50, L_0x28e5890, C4<1>, C4<1>;
L_0x28e64c0 .delay (20,20,20) L_0x28e64c0/d;
L_0x28e6630/d .functor NOT 1, L_0x28e64c0, C4<0>, C4<0>, C4<0>;
L_0x28e6630 .delay (10,10,10) L_0x28e6630/d;
L_0x28e6740/d .functor NAND 1, L_0x28e5090, L_0x28e5e10, C4<1>, C4<1>;
L_0x28e6740 .delay (20,20,20) L_0x28e6740/d;
L_0x28e6800/d .functor NOT 1, L_0x28e6740, C4<0>, C4<0>, C4<0>;
L_0x28e6800 .delay (10,10,10) L_0x28e6800/d;
L_0x28e6910/d .functor NOR 1, L_0x28e6800, L_0x28e6630, C4<0>, C4<0>;
L_0x28e6910 .delay (20,20,20) L_0x28e6910/d;
L_0x28e6a50/d .functor NOT 1, L_0x28e6910, C4<0>, C4<0>, C4<0>;
L_0x28e6a50 .delay (10,10,10) L_0x28e6a50/d;
v0x278bec0_0 .alias "a", 0 0, v0x278d040_0;
v0x278bfd0_0 .net "and_ab", 0 0, L_0x28e6630; 1 drivers
v0x278c070_0 .net "and_xor_ab_c", 0 0, L_0x28e6800; 1 drivers
v0x278c110_0 .alias "b", 0 0, v0x278d320_0;
v0x278c190_0 .alias "carryin", 0 0, v0x278cda0_0;
v0x278c210_0 .alias "carryout", 0 0, v0x278ce40_0;
v0x278c2d0_0 .net "nand_ab", 0 0, L_0x28e64c0; 1 drivers
v0x278c350_0 .net "nand_xor_ab_c", 0 0, L_0x28e6740; 1 drivers
v0x278c3d0_0 .net "nco", 0 0, L_0x28e6910; 1 drivers
v0x278c470_0 .alias "sum", 0 0, v0x278d400_0;
v0x278c550_0 .net "xor_ab", 0 0, L_0x28e5e10; 1 drivers
S_0x278b9b0 .scope module, "xor_1" "xor_1bit" 4 13, 5 35, S_0x278b320;
 .timescale 0 0;
L_0x28e5a00/d .functor NAND 1, L_0x28e4f50, L_0x28e5890, C4<1>, C4<1>;
L_0x28e5a00 .delay (20,20,20) L_0x28e5a00/d;
L_0x28e5ac0/d .functor NOR 1, L_0x28e4f50, L_0x28e5890, C4<0>, C4<0>;
L_0x28e5ac0 .delay (20,20,20) L_0x28e5ac0/d;
L_0x28e5ba0/d .functor NOT 1, L_0x28e5ac0, C4<0>, C4<0>, C4<0>;
L_0x28e5ba0 .delay (10,10,10) L_0x28e5ba0/d;
L_0x28e5cb0/d .functor NAND 1, L_0x28e5ba0, L_0x28e5a00, C4<1>, C4<1>;
L_0x28e5cb0 .delay (20,20,20) L_0x28e5cb0/d;
L_0x28e5e10/d .functor NOT 1, L_0x28e5cb0, C4<0>, C4<0>, C4<0>;
L_0x28e5e10 .delay (10,10,10) L_0x28e5e10/d;
v0x278baa0_0 .alias "a", 0 0, v0x278d040_0;
v0x278bb40_0 .alias "b", 0 0, v0x278d320_0;
v0x278bbe0_0 .net "nand_ab", 0 0, L_0x28e5a00; 1 drivers
v0x278bc80_0 .net "nor_ab", 0 0, L_0x28e5ac0; 1 drivers
v0x278bd00_0 .net "nxor_ab", 0 0, L_0x28e5cb0; 1 drivers
v0x278bda0_0 .net "or_ab", 0 0, L_0x28e5ba0; 1 drivers
v0x278be40_0 .alias "result", 0 0, v0x278c550_0;
S_0x278b410 .scope module, "xor_2" "xor_1bit" 4 14, 5 35, S_0x278b320;
 .timescale 0 0;
L_0x28e5f20/d .functor NAND 1, L_0x28e5e10, L_0x28e5090, C4<1>, C4<1>;
L_0x28e5f20 .delay (20,20,20) L_0x28e5f20/d;
L_0x28e6070/d .functor NOR 1, L_0x28e5e10, L_0x28e5090, C4<0>, C4<0>;
L_0x28e6070 .delay (20,20,20) L_0x28e6070/d;
L_0x28e61e0/d .functor NOT 1, L_0x28e6070, C4<0>, C4<0>, C4<0>;
L_0x28e61e0 .delay (10,10,10) L_0x28e61e0/d;
L_0x28e62a0/d .functor NAND 1, L_0x28e61e0, L_0x28e5f20, C4<1>, C4<1>;
L_0x28e62a0 .delay (20,20,20) L_0x28e62a0/d;
L_0x28e63b0/d .functor NOT 1, L_0x28e62a0, C4<0>, C4<0>, C4<0>;
L_0x28e63b0 .delay (10,10,10) L_0x28e63b0/d;
v0x278b500_0 .alias "a", 0 0, v0x278c550_0;
v0x278b5a0_0 .alias "b", 0 0, v0x278cda0_0;
v0x278b640_0 .net "nand_ab", 0 0, L_0x28e5f20; 1 drivers
v0x278b6e0_0 .net "nor_ab", 0 0, L_0x28e6070; 1 drivers
v0x278b760_0 .net "nxor_ab", 0 0, L_0x28e62a0; 1 drivers
v0x278b800_0 .net "or_ab", 0 0, L_0x28e61e0; 1 drivers
v0x278b8e0_0 .alias "result", 0 0, v0x278d400_0;
S_0x278add0 .scope module, "xor_gate" "xor_1bit" 2 23, 5 35, S_0x2787070;
 .timescale 0 0;
L_0x28e6c10/d .functor NAND 1, L_0x28e4f50, L_0x28e4ff0, C4<1>, C4<1>;
L_0x28e6c10 .delay (20,20,20) L_0x28e6c10/d;
L_0x28e6cd0/d .functor NOR 1, L_0x28e4f50, L_0x28e4ff0, C4<0>, C4<0>;
L_0x28e6cd0 .delay (20,20,20) L_0x28e6cd0/d;
L_0x28e6e60/d .functor NOT 1, L_0x28e6cd0, C4<0>, C4<0>, C4<0>;
L_0x28e6e60 .delay (10,10,10) L_0x28e6e60/d;
L_0x28e6f50/d .functor NAND 1, L_0x28e6e60, L_0x28e6c10, C4<1>, C4<1>;
L_0x28e6f50 .delay (20,20,20) L_0x28e6f50/d;
L_0x28e70b0/d .functor NOT 1, L_0x28e6f50, C4<0>, C4<0>, C4<0>;
L_0x28e70b0 .delay (10,10,10) L_0x28e70b0/d;
v0x278aec0_0 .alias "a", 0 0, v0x278d040_0;
v0x278af40_0 .alias "b", 0 0, v0x278d0c0_0;
v0x278b010_0 .net "nand_ab", 0 0, L_0x28e6c10; 1 drivers
v0x278b090_0 .net "nor_ab", 0 0, L_0x28e6cd0; 1 drivers
v0x278b110_0 .net "nxor_ab", 0 0, L_0x28e6f50; 1 drivers
v0x278b190_0 .net "or_ab", 0 0, L_0x28e6e60; 1 drivers
v0x278b250_0 .alias "result", 0 0, v0x278d7a0_0;
S_0x278a220 .scope module, "nand_and_gate" "nand_and_1bit" 2 24, 5 19, S_0x2787070;
 .timescale 0 0;
L_0x28e7200/d .functor NAND 1, L_0x28e4f50, L_0x28e4ff0, C4<1>, C4<1>;
L_0x28e7200 .delay (20,20,20) L_0x28e7200/d;
L_0x28e7330/d .functor NOT 1, L_0x28e7200, C4<0>, C4<0>, C4<0>;
L_0x28e7330 .delay (10,10,10) L_0x28e7330/d;
v0x278aa50_0 .alias "a", 0 0, v0x278d040_0;
v0x278aaf0_0 .net "and_ab", 0 0, L_0x28e7330; 1 drivers
v0x278ab70_0 .alias "b", 0 0, v0x278d0c0_0;
v0x278abf0_0 .net "nand_ab", 0 0, L_0x28e7200; 1 drivers
v0x278acd0_0 .alias "othercontrolsignal", 0 0, v0x283e7a0_0;
v0x278ad50_0 .alias "result", 0 0, v0x278d510_0;
S_0x278a310 .scope module, "mux0" "mux_1bit" 5 32, 3 2, S_0x278a220;
 .timescale 0 0;
L_0x28e7480/d .functor NAND 1, L_0x28e7330, v0x27d62f0_0, C4<1>, C4<1>;
L_0x28e7480 .delay (20,20,20) L_0x28e7480/d;
L_0x28e7540/d .functor NOT 1, L_0x28e7480, C4<0>, C4<0>, C4<0>;
L_0x28e7540 .delay (10,10,10) L_0x28e7540/d;
L_0x28e7670/d .functor NOT 1, v0x27d62f0_0, C4<0>, C4<0>, C4<0>;
L_0x28e7670 .delay (10,10,10) L_0x28e7670/d;
L_0x28e7730/d .functor NAND 1, L_0x28e7200, L_0x28e7670, C4<1>, C4<1>;
L_0x28e7730 .delay (20,20,20) L_0x28e7730/d;
L_0x28e7880/d .functor NOT 1, L_0x28e7730, C4<0>, C4<0>, C4<0>;
L_0x28e7880 .delay (10,10,10) L_0x28e7880/d;
L_0x28e7970/d .functor NOR 1, L_0x28e7880, L_0x28e7540, C4<0>, C4<0>;
L_0x28e7970 .delay (20,20,20) L_0x28e7970/d;
L_0x28e7b10/d .functor NOT 1, L_0x28e7970, C4<0>, C4<0>, C4<0>;
L_0x28e7b10 .delay (10,10,10) L_0x28e7b10/d;
v0x278a400_0 .net "and_in0ncom", 0 0, L_0x28e7880; 1 drivers
v0x278a480_0 .net "and_in1com", 0 0, L_0x28e7540; 1 drivers
v0x278a500_0 .alias "in0", 0 0, v0x278abf0_0;
v0x278a580_0 .alias "in1", 0 0, v0x278aaf0_0;
v0x278a600_0 .net "nand_in0ncom", 0 0, L_0x28e7730; 1 drivers
v0x278a680_0 .net "nand_in1com", 0 0, L_0x28e7480; 1 drivers
v0x278a760_0 .net "ncom", 0 0, L_0x28e7670; 1 drivers
v0x278a800_0 .net "nor_wire", 0 0, L_0x28e7970; 1 drivers
v0x278a8a0_0 .alias "result", 0 0, v0x278d510_0;
v0x278a970_0 .alias "sel0", 0 0, v0x283e7a0_0;
S_0x2789760 .scope module, "nor_or_gate" "nor_or_1bit" 2 25, 5 3, S_0x2787070;
 .timescale 0 0;
L_0x28e7c40/d .functor NOR 1, L_0x28e4f50, L_0x28e4ff0, C4<0>, C4<0>;
L_0x28e7c40 .delay (20,20,20) L_0x28e7c40/d;
L_0x28e7d70/d .functor NOT 1, L_0x28e7c40, C4<0>, C4<0>, C4<0>;
L_0x28e7d70 .delay (10,10,10) L_0x28e7d70/d;
v0x2789f20_0 .alias "a", 0 0, v0x278d040_0;
v0x2789fa0_0 .alias "b", 0 0, v0x278d0c0_0;
v0x278a020_0 .net "nor_ab", 0 0, L_0x28e7c40; 1 drivers
v0x278a0a0_0 .net "or_ab", 0 0, L_0x28e7d70; 1 drivers
v0x278a120_0 .alias "othercontrolsignal", 0 0, v0x283e7a0_0;
v0x278a1a0_0 .alias "result", 0 0, v0x278d690_0;
S_0x2789850 .scope module, "mux0" "mux_1bit" 5 16, 3 2, S_0x2789760;
 .timescale 0 0;
L_0x28e7ec0/d .functor NAND 1, L_0x28e7d70, v0x27d62f0_0, C4<1>, C4<1>;
L_0x28e7ec0 .delay (20,20,20) L_0x28e7ec0/d;
L_0x28e7f80/d .functor NOT 1, L_0x28e7ec0, C4<0>, C4<0>, C4<0>;
L_0x28e7f80 .delay (10,10,10) L_0x28e7f80/d;
L_0x28e80b0/d .functor NOT 1, v0x27d62f0_0, C4<0>, C4<0>, C4<0>;
L_0x28e80b0 .delay (10,10,10) L_0x28e80b0/d;
L_0x28e8170/d .functor NAND 1, L_0x28e7c40, L_0x28e80b0, C4<1>, C4<1>;
L_0x28e8170 .delay (20,20,20) L_0x28e8170/d;
L_0x28e82c0/d .functor NOT 1, L_0x28e8170, C4<0>, C4<0>, C4<0>;
L_0x28e82c0 .delay (10,10,10) L_0x28e82c0/d;
L_0x28e83b0/d .functor NOR 1, L_0x28e82c0, L_0x28e7f80, C4<0>, C4<0>;
L_0x28e83b0 .delay (20,20,20) L_0x28e83b0/d;
L_0x28e8550/d .functor NOT 1, L_0x28e83b0, C4<0>, C4<0>, C4<0>;
L_0x28e8550 .delay (10,10,10) L_0x28e8550/d;
v0x2789940_0 .net "and_in0ncom", 0 0, L_0x28e82c0; 1 drivers
v0x27899c0_0 .net "and_in1com", 0 0, L_0x28e7f80; 1 drivers
v0x2789a40_0 .alias "in0", 0 0, v0x278a020_0;
v0x2789ac0_0 .alias "in1", 0 0, v0x278a0a0_0;
v0x2789b40_0 .net "nand_in0ncom", 0 0, L_0x28e8170; 1 drivers
v0x2789bc0_0 .net "nand_in1com", 0 0, L_0x28e7ec0; 1 drivers
v0x2789c80_0 .net "ncom", 0 0, L_0x28e80b0; 1 drivers
v0x2789d00_0 .net "nor_wire", 0 0, L_0x28e83b0; 1 drivers
v0x2789dd0_0 .alias "result", 0 0, v0x278d690_0;
v0x2789ea0_0 .alias "sel0", 0 0, v0x283e7a0_0;
S_0x2787160 .scope module, "mainMux" "mux_alu" 2 28, 3 22, S_0x2787070;
 .timescale 0 0;
v0x2788f70_0 .alias "in0", 0 0, v0x278d400_0;
v0x2788ff0_0 .alias "in1", 0 0, v0x278d7a0_0;
v0x2789070_0 .alias "in2", 0 0, v0x278d510_0;
v0x27890f0_0 .alias "in3", 0 0, v0x278d690_0;
v0x2789170_0 .net "in4", 0 0, C4<0>; 1 drivers
v0x27891f0_0 .alias "result", 0 0, v0x278d250_0;
v0x2789270_0 .net "sel0", 0 0, L_0x28ea670; 1 drivers
v0x2789340_0 .net "sel1", 0 0, L_0x28ea710; 1 drivers
v0x27893c0_0 .net "sel2", 0 0, L_0x28ea840; 1 drivers
v0x2789470_0 .net "w0", 0 0, L_0x28e8d10; 1 drivers
v0x2789550_0 .net "w1", 0 0, L_0x28e9490; 1 drivers
v0x2789620_0 .net "w2", 0 0, L_0x28e9ce0; 1 drivers
S_0x2788820 .scope module, "mux00" "mux_1bit" 3 37, 3 2, S_0x2787160;
 .timescale 0 0;
L_0x28e8680/d .functor NAND 1, L_0x28e70b0, L_0x28ea670, C4<1>, C4<1>;
L_0x28e8680 .delay (20,20,20) L_0x28e8680/d;
L_0x28e8740/d .functor NOT 1, L_0x28e8680, C4<0>, C4<0>, C4<0>;
L_0x28e8740 .delay (10,10,10) L_0x28e8740/d;
L_0x28e8870/d .functor NOT 1, L_0x28ea670, C4<0>, C4<0>, C4<0>;
L_0x28e8870 .delay (10,10,10) L_0x28e8870/d;
L_0x28e89c0/d .functor NAND 1, L_0x28e63b0, L_0x28e8870, C4<1>, C4<1>;
L_0x28e89c0 .delay (20,20,20) L_0x28e89c0/d;
L_0x28e8a80/d .functor NOT 1, L_0x28e89c0, C4<0>, C4<0>, C4<0>;
L_0x28e8a80 .delay (10,10,10) L_0x28e8a80/d;
L_0x28e8b70/d .functor NOR 1, L_0x28e8a80, L_0x28e8740, C4<0>, C4<0>;
L_0x28e8b70 .delay (20,20,20) L_0x28e8b70/d;
L_0x28e8d10/d .functor NOT 1, L_0x28e8b70, C4<0>, C4<0>, C4<0>;
L_0x28e8d10 .delay (10,10,10) L_0x28e8d10/d;
v0x2788910_0 .net "and_in0ncom", 0 0, L_0x28e8a80; 1 drivers
v0x27889d0_0 .net "and_in1com", 0 0, L_0x28e8740; 1 drivers
v0x2788a70_0 .alias "in0", 0 0, v0x278d400_0;
v0x2788b10_0 .alias "in1", 0 0, v0x278d7a0_0;
v0x2788b90_0 .net "nand_in0ncom", 0 0, L_0x28e89c0; 1 drivers
v0x2788c30_0 .net "nand_in1com", 0 0, L_0x28e8680; 1 drivers
v0x2788cd0_0 .net "ncom", 0 0, L_0x28e8870; 1 drivers
v0x2788d70_0 .net "nor_wire", 0 0, L_0x28e8b70; 1 drivers
v0x2788e10_0 .alias "result", 0 0, v0x2789470_0;
v0x2788e90_0 .alias "sel0", 0 0, v0x2789270_0;
S_0x27880d0 .scope module, "mux01" "mux_1bit" 3 38, 3 2, S_0x2787160;
 .timescale 0 0;
L_0x28e8e40/d .functor NAND 1, L_0x28e8550, L_0x28ea670, C4<1>, C4<1>;
L_0x28e8e40 .delay (20,20,20) L_0x28e8e40/d;
L_0x28e8f00/d .functor NOT 1, L_0x28e8e40, C4<0>, C4<0>, C4<0>;
L_0x28e8f00 .delay (10,10,10) L_0x28e8f00/d;
L_0x28e9030/d .functor NOT 1, L_0x28ea670, C4<0>, C4<0>, C4<0>;
L_0x28e9030 .delay (10,10,10) L_0x28e9030/d;
L_0x28e90f0/d .functor NAND 1, L_0x28e7b10, L_0x28e9030, C4<1>, C4<1>;
L_0x28e90f0 .delay (20,20,20) L_0x28e90f0/d;
L_0x28e9200/d .functor NOT 1, L_0x28e90f0, C4<0>, C4<0>, C4<0>;
L_0x28e9200 .delay (10,10,10) L_0x28e9200/d;
L_0x28e92f0/d .functor NOR 1, L_0x28e9200, L_0x28e8f00, C4<0>, C4<0>;
L_0x28e92f0 .delay (20,20,20) L_0x28e92f0/d;
L_0x28e9490/d .functor NOT 1, L_0x28e92f0, C4<0>, C4<0>, C4<0>;
L_0x28e9490 .delay (10,10,10) L_0x28e9490/d;
v0x27881c0_0 .net "and_in0ncom", 0 0, L_0x28e9200; 1 drivers
v0x2788280_0 .net "and_in1com", 0 0, L_0x28e8f00; 1 drivers
v0x2788320_0 .alias "in0", 0 0, v0x278d510_0;
v0x27883c0_0 .alias "in1", 0 0, v0x278d690_0;
v0x2788440_0 .net "nand_in0ncom", 0 0, L_0x28e90f0; 1 drivers
v0x27884e0_0 .net "nand_in1com", 0 0, L_0x28e8e40; 1 drivers
v0x2788580_0 .net "ncom", 0 0, L_0x28e9030; 1 drivers
v0x2788620_0 .net "nor_wire", 0 0, L_0x28e92f0; 1 drivers
v0x27886c0_0 .alias "result", 0 0, v0x2789550_0;
v0x2788740_0 .alias "sel0", 0 0, v0x2789270_0;
S_0x2787980 .scope module, "mux1" "mux_1bit" 3 39, 3 2, S_0x2787160;
 .timescale 0 0;
L_0x28e95c0/d .functor NAND 1, L_0x28e9490, L_0x28ea710, C4<1>, C4<1>;
L_0x28e95c0 .delay (20,20,20) L_0x28e95c0/d;
L_0x28e9710/d .functor NOT 1, L_0x28e95c0, C4<0>, C4<0>, C4<0>;
L_0x28e9710 .delay (10,10,10) L_0x28e9710/d;
L_0x28e9840/d .functor NOT 1, L_0x28ea710, C4<0>, C4<0>, C4<0>;
L_0x28e9840 .delay (10,10,10) L_0x28e9840/d;
L_0x28e9900/d .functor NAND 1, L_0x28e8d10, L_0x28e9840, C4<1>, C4<1>;
L_0x28e9900 .delay (20,20,20) L_0x28e9900/d;
L_0x28e9a50/d .functor NOT 1, L_0x28e9900, C4<0>, C4<0>, C4<0>;
L_0x28e9a50 .delay (10,10,10) L_0x28e9a50/d;
L_0x28e9b40/d .functor NOR 1, L_0x28e9a50, L_0x28e9710, C4<0>, C4<0>;
L_0x28e9b40 .delay (20,20,20) L_0x28e9b40/d;
L_0x28e9ce0/d .functor NOT 1, L_0x28e9b40, C4<0>, C4<0>, C4<0>;
L_0x28e9ce0 .delay (10,10,10) L_0x28e9ce0/d;
v0x2787a70_0 .net "and_in0ncom", 0 0, L_0x28e9a50; 1 drivers
v0x2787b30_0 .net "and_in1com", 0 0, L_0x28e9710; 1 drivers
v0x2787bd0_0 .alias "in0", 0 0, v0x2789470_0;
v0x2787c70_0 .alias "in1", 0 0, v0x2789550_0;
v0x2787cf0_0 .net "nand_in0ncom", 0 0, L_0x28e9900; 1 drivers
v0x2787d90_0 .net "nand_in1com", 0 0, L_0x28e95c0; 1 drivers
v0x2787e30_0 .net "ncom", 0 0, L_0x28e9840; 1 drivers
v0x2787ed0_0 .net "nor_wire", 0 0, L_0x28e9b40; 1 drivers
v0x2787f70_0 .alias "result", 0 0, v0x2789620_0;
v0x2787ff0_0 .alias "sel0", 0 0, v0x2789340_0;
S_0x2787250 .scope module, "mux2" "mux_1bit" 3 40, 3 2, S_0x2787160;
 .timescale 0 0;
L_0x28e9e10/d .functor NAND 1, C4<0>, L_0x28ea840, C4<1>, C4<1>;
L_0x28e9e10 .delay (20,20,20) L_0x28e9e10/d;
L_0x28e9f70/d .functor NOT 1, L_0x28e9e10, C4<0>, C4<0>, C4<0>;
L_0x28e9f70 .delay (10,10,10) L_0x28e9f70/d;
L_0x28ea0a0/d .functor NOT 1, L_0x28ea840, C4<0>, C4<0>, C4<0>;
L_0x28ea0a0 .delay (10,10,10) L_0x28ea0a0/d;
L_0x28ea160/d .functor NAND 1, L_0x28e9ce0, L_0x28ea0a0, C4<1>, C4<1>;
L_0x28ea160 .delay (20,20,20) L_0x28ea160/d;
L_0x28ea2b0/d .functor NOT 1, L_0x28ea160, C4<0>, C4<0>, C4<0>;
L_0x28ea2b0 .delay (10,10,10) L_0x28ea2b0/d;
L_0x28ea3a0/d .functor NOR 1, L_0x28ea2b0, L_0x28e9f70, C4<0>, C4<0>;
L_0x28ea3a0 .delay (20,20,20) L_0x28ea3a0/d;
L_0x28ea540/d .functor NOT 1, L_0x28ea3a0, C4<0>, C4<0>, C4<0>;
L_0x28ea540 .delay (10,10,10) L_0x28ea540/d;
v0x2787340_0 .net "and_in0ncom", 0 0, L_0x28ea2b0; 1 drivers
v0x27873c0_0 .net "and_in1com", 0 0, L_0x28e9f70; 1 drivers
v0x2787460_0 .alias "in0", 0 0, v0x2789620_0;
v0x2787500_0 .alias "in1", 0 0, v0x2789170_0;
v0x2787580_0 .net "nand_in0ncom", 0 0, L_0x28ea160; 1 drivers
v0x2787620_0 .net "nand_in1com", 0 0, L_0x28e9e10; 1 drivers
v0x2787700_0 .net "ncom", 0 0, L_0x28ea0a0; 1 drivers
v0x27877a0_0 .net "nor_wire", 0 0, L_0x28ea3a0; 1 drivers
v0x2787840_0 .alias "result", 0 0, v0x278d250_0;
v0x27878e0_0 .alias "sel0", 0 0, v0x27893c0_0;
S_0x27804f0 .scope generate, "ALU32[26]" "ALU32[26]" 2 105, 2 105, S_0x2765440;
 .timescale 0 0;
P_0x277eee8 .param/l "i" 2 105, +C4<011010>;
S_0x2780620 .scope module, "_alu" "ALU_1bit" 2 106, 2 3, S_0x27804f0;
 .timescale 0 0;
L_0x28e5130/d .functor NOT 1, L_0x28eacc0, C4<0>, C4<0>, C4<0>;
L_0x28e5130 .delay (10,10,10) L_0x28e5130/d;
v0x2778f00_0 .net "carryin", 0 0, L_0x28ead60; 1 drivers
v0x27864a0_0 .net "carryout", 0 0, L_0x28ec620; 1 drivers
v0x2786520_0 .alias "invertB", 0 0, v0x283e550_0;
v0x27865a0_0 .alias "muxIndex", 2 0, v0x283e5d0_0;
v0x27866b0_0 .net "notB", 0 0, L_0x28e5130; 1 drivers
v0x2786730_0 .net "operandA", 0 0, L_0x28eac20; 1 drivers
v0x27867b0_0 .net "operandB", 0 0, L_0x28eacc0; 1 drivers
v0x27868c0_0 .alias "othercontrolsignal", 0 0, v0x283e7a0_0;
v0x2786940_0 .net "result", 0 0, L_0x28f0110; 1 drivers
v0x27869c0_0 .net "trueB", 0 0, L_0x28eb460; 1 drivers
v0x2786aa0_0 .net "wAddSub", 0 0, L_0x28ebf80; 1 drivers
v0x2786bb0_0 .net "wNandAnd", 0 0, L_0x28ed6e0; 1 drivers
v0x2786d30_0 .net "wNorOr", 0 0, L_0x28ee120; 1 drivers
v0x2786e40_0 .net "wXor", 0 0, L_0x28ecc80; 1 drivers
L_0x28f0240 .part v0x283cb80_0, 0, 1;
L_0x28f02e0 .part v0x283cb80_0, 1, 1;
L_0x28f0410 .part v0x283cb80_0, 2, 1;
S_0x2785ba0 .scope module, "mux_invertB" "mux_1bit" 2 18, 3 2, S_0x2780620;
 .timescale 0 0;
L_0x28e5230/d .functor NAND 1, L_0x28e5130, v0x283cb00_0, C4<1>, C4<1>;
L_0x28e5230 .delay (20,20,20) L_0x28e5230/d;
L_0x28eaf70/d .functor NOT 1, L_0x28e5230, C4<0>, C4<0>, C4<0>;
L_0x28eaf70 .delay (10,10,10) L_0x28eaf70/d;
L_0x28eb050/d .functor NOT 1, v0x283cb00_0, C4<0>, C4<0>, C4<0>;
L_0x28eb050 .delay (10,10,10) L_0x28eb050/d;
L_0x28eb110/d .functor NAND 1, L_0x28eacc0, L_0x28eb050, C4<1>, C4<1>;
L_0x28eb110 .delay (20,20,20) L_0x28eb110/d;
L_0x28eb1d0/d .functor NOT 1, L_0x28eb110, C4<0>, C4<0>, C4<0>;
L_0x28eb1d0 .delay (10,10,10) L_0x28eb1d0/d;
L_0x28eb2c0/d .functor NOR 1, L_0x28eb1d0, L_0x28eaf70, C4<0>, C4<0>;
L_0x28eb2c0 .delay (20,20,20) L_0x28eb2c0/d;
L_0x28eb460/d .functor NOT 1, L_0x28eb2c0, C4<0>, C4<0>, C4<0>;
L_0x28eb460 .delay (10,10,10) L_0x28eb460/d;
v0x2785c90_0 .net "and_in0ncom", 0 0, L_0x28eb1d0; 1 drivers
v0x2785d50_0 .net "and_in1com", 0 0, L_0x28eaf70; 1 drivers
v0x2785df0_0 .alias "in0", 0 0, v0x27867b0_0;
v0x2785e70_0 .alias "in1", 0 0, v0x27866b0_0;
v0x2785ef0_0 .net "nand_in0ncom", 0 0, L_0x28eb110; 1 drivers
v0x2785f90_0 .net "nand_in1com", 0 0, L_0x28e5230; 1 drivers
v0x2786030_0 .net "ncom", 0 0, L_0x28eb050; 1 drivers
v0x27860d0_0 .net "nor_wire", 0 0, L_0x28eb2c0; 1 drivers
v0x27861c0_0 .alias "result", 0 0, v0x27869c0_0;
v0x2786290_0 .alias "sel0", 0 0, v0x283e550_0;
S_0x27848b0 .scope module, "adder" "adder_1bit" 2 22, 4 1, S_0x2780620;
 .timescale 0 0;
L_0x28ec090/d .functor NAND 1, L_0x28eac20, L_0x28eb460, C4<1>, C4<1>;
L_0x28ec090 .delay (20,20,20) L_0x28ec090/d;
L_0x28ec200/d .functor NOT 1, L_0x28ec090, C4<0>, C4<0>, C4<0>;
L_0x28ec200 .delay (10,10,10) L_0x28ec200/d;
L_0x28ec310/d .functor NAND 1, L_0x28ead60, L_0x28eb9e0, C4<1>, C4<1>;
L_0x28ec310 .delay (20,20,20) L_0x28ec310/d;
L_0x28ec3d0/d .functor NOT 1, L_0x28ec310, C4<0>, C4<0>, C4<0>;
L_0x28ec3d0 .delay (10,10,10) L_0x28ec3d0/d;
L_0x28ec4e0/d .functor NOR 1, L_0x28ec3d0, L_0x28ec200, C4<0>, C4<0>;
L_0x28ec4e0 .delay (20,20,20) L_0x28ec4e0/d;
L_0x28ec620/d .functor NOT 1, L_0x28ec4e0, C4<0>, C4<0>, C4<0>;
L_0x28ec620 .delay (10,10,10) L_0x28ec620/d;
v0x2785490_0 .alias "a", 0 0, v0x2786730_0;
v0x27855a0_0 .net "and_ab", 0 0, L_0x28ec200; 1 drivers
v0x2785640_0 .net "and_xor_ab_c", 0 0, L_0x28ec3d0; 1 drivers
v0x27856e0_0 .alias "b", 0 0, v0x27869c0_0;
v0x2785760_0 .alias "carryin", 0 0, v0x2778f00_0;
v0x27857e0_0 .alias "carryout", 0 0, v0x27864a0_0;
v0x27858a0_0 .net "nand_ab", 0 0, L_0x28ec090; 1 drivers
v0x2785920_0 .net "nand_xor_ab_c", 0 0, L_0x28ec310; 1 drivers
v0x27859a0_0 .net "nco", 0 0, L_0x28ec4e0; 1 drivers
v0x2785a40_0 .alias "sum", 0 0, v0x2786aa0_0;
v0x2785b20_0 .net "xor_ab", 0 0, L_0x28eb9e0; 1 drivers
S_0x2784f40 .scope module, "xor_1" "xor_1bit" 4 13, 5 35, S_0x27848b0;
 .timescale 0 0;
L_0x28eb5d0/d .functor NAND 1, L_0x28eac20, L_0x28eb460, C4<1>, C4<1>;
L_0x28eb5d0 .delay (20,20,20) L_0x28eb5d0/d;
L_0x28eb690/d .functor NOR 1, L_0x28eac20, L_0x28eb460, C4<0>, C4<0>;
L_0x28eb690 .delay (20,20,20) L_0x28eb690/d;
L_0x28eb770/d .functor NOT 1, L_0x28eb690, C4<0>, C4<0>, C4<0>;
L_0x28eb770 .delay (10,10,10) L_0x28eb770/d;
L_0x28eb880/d .functor NAND 1, L_0x28eb770, L_0x28eb5d0, C4<1>, C4<1>;
L_0x28eb880 .delay (20,20,20) L_0x28eb880/d;
L_0x28eb9e0/d .functor NOT 1, L_0x28eb880, C4<0>, C4<0>, C4<0>;
L_0x28eb9e0 .delay (10,10,10) L_0x28eb9e0/d;
v0x2785030_0 .alias "a", 0 0, v0x2786730_0;
v0x27850d0_0 .alias "b", 0 0, v0x27869c0_0;
v0x2785170_0 .net "nand_ab", 0 0, L_0x28eb5d0; 1 drivers
v0x2785210_0 .net "nor_ab", 0 0, L_0x28eb690; 1 drivers
v0x2785290_0 .net "nxor_ab", 0 0, L_0x28eb880; 1 drivers
v0x2785330_0 .net "or_ab", 0 0, L_0x28eb770; 1 drivers
v0x2785410_0 .alias "result", 0 0, v0x2785b20_0;
S_0x27849a0 .scope module, "xor_2" "xor_1bit" 4 14, 5 35, S_0x27848b0;
 .timescale 0 0;
L_0x28ebaf0/d .functor NAND 1, L_0x28eb9e0, L_0x28ead60, C4<1>, C4<1>;
L_0x28ebaf0 .delay (20,20,20) L_0x28ebaf0/d;
L_0x28ebc40/d .functor NOR 1, L_0x28eb9e0, L_0x28ead60, C4<0>, C4<0>;
L_0x28ebc40 .delay (20,20,20) L_0x28ebc40/d;
L_0x28ebdb0/d .functor NOT 1, L_0x28ebc40, C4<0>, C4<0>, C4<0>;
L_0x28ebdb0 .delay (10,10,10) L_0x28ebdb0/d;
L_0x28ebe70/d .functor NAND 1, L_0x28ebdb0, L_0x28ebaf0, C4<1>, C4<1>;
L_0x28ebe70 .delay (20,20,20) L_0x28ebe70/d;
L_0x28ebf80/d .functor NOT 1, L_0x28ebe70, C4<0>, C4<0>, C4<0>;
L_0x28ebf80 .delay (10,10,10) L_0x28ebf80/d;
v0x2784a90_0 .alias "a", 0 0, v0x2785b20_0;
v0x2784b30_0 .alias "b", 0 0, v0x2778f00_0;
v0x2784bd0_0 .net "nand_ab", 0 0, L_0x28ebaf0; 1 drivers
v0x2784c70_0 .net "nor_ab", 0 0, L_0x28ebc40; 1 drivers
v0x2784cf0_0 .net "nxor_ab", 0 0, L_0x28ebe70; 1 drivers
v0x2784d90_0 .net "or_ab", 0 0, L_0x28ebdb0; 1 drivers
v0x2784e70_0 .alias "result", 0 0, v0x2786aa0_0;
S_0x2784360 .scope module, "xor_gate" "xor_1bit" 2 23, 5 35, S_0x2780620;
 .timescale 0 0;
L_0x28ec7e0/d .functor NAND 1, L_0x28eac20, L_0x28eacc0, C4<1>, C4<1>;
L_0x28ec7e0 .delay (20,20,20) L_0x28ec7e0/d;
L_0x28ec8a0/d .functor NOR 1, L_0x28eac20, L_0x28eacc0, C4<0>, C4<0>;
L_0x28ec8a0 .delay (20,20,20) L_0x28ec8a0/d;
L_0x28eca30/d .functor NOT 1, L_0x28ec8a0, C4<0>, C4<0>, C4<0>;
L_0x28eca30 .delay (10,10,10) L_0x28eca30/d;
L_0x28ecb20/d .functor NAND 1, L_0x28eca30, L_0x28ec7e0, C4<1>, C4<1>;
L_0x28ecb20 .delay (20,20,20) L_0x28ecb20/d;
L_0x28ecc80/d .functor NOT 1, L_0x28ecb20, C4<0>, C4<0>, C4<0>;
L_0x28ecc80 .delay (10,10,10) L_0x28ecc80/d;
v0x2784450_0 .alias "a", 0 0, v0x2786730_0;
v0x27844d0_0 .alias "b", 0 0, v0x27867b0_0;
v0x27845a0_0 .net "nand_ab", 0 0, L_0x28ec7e0; 1 drivers
v0x2784620_0 .net "nor_ab", 0 0, L_0x28ec8a0; 1 drivers
v0x27846a0_0 .net "nxor_ab", 0 0, L_0x28ecb20; 1 drivers
v0x2784720_0 .net "or_ab", 0 0, L_0x28eca30; 1 drivers
v0x27847e0_0 .alias "result", 0 0, v0x2786e40_0;
S_0x2783770 .scope module, "nand_and_gate" "nand_and_1bit" 2 24, 5 19, S_0x2780620;
 .timescale 0 0;
L_0x28ecdd0/d .functor NAND 1, L_0x28eac20, L_0x28eacc0, C4<1>, C4<1>;
L_0x28ecdd0 .delay (20,20,20) L_0x28ecdd0/d;
L_0x28ecf00/d .functor NOT 1, L_0x28ecdd0, C4<0>, C4<0>, C4<0>;
L_0x28ecf00 .delay (10,10,10) L_0x28ecf00/d;
v0x2783fe0_0 .alias "a", 0 0, v0x2786730_0;
v0x2784080_0 .net "and_ab", 0 0, L_0x28ecf00; 1 drivers
v0x2784100_0 .alias "b", 0 0, v0x27867b0_0;
v0x2784180_0 .net "nand_ab", 0 0, L_0x28ecdd0; 1 drivers
v0x2784260_0 .alias "othercontrolsignal", 0 0, v0x283e7a0_0;
v0x27842e0_0 .alias "result", 0 0, v0x2786bb0_0;
S_0x2783860 .scope module, "mux0" "mux_1bit" 5 32, 3 2, S_0x2783770;
 .timescale 0 0;
L_0x28ed050/d .functor NAND 1, L_0x28ecf00, v0x27d62f0_0, C4<1>, C4<1>;
L_0x28ed050 .delay (20,20,20) L_0x28ed050/d;
L_0x28ed110/d .functor NOT 1, L_0x28ed050, C4<0>, C4<0>, C4<0>;
L_0x28ed110 .delay (10,10,10) L_0x28ed110/d;
L_0x28ed240/d .functor NOT 1, v0x27d62f0_0, C4<0>, C4<0>, C4<0>;
L_0x28ed240 .delay (10,10,10) L_0x28ed240/d;
L_0x28ed300/d .functor NAND 1, L_0x28ecdd0, L_0x28ed240, C4<1>, C4<1>;
L_0x28ed300 .delay (20,20,20) L_0x28ed300/d;
L_0x28ed450/d .functor NOT 1, L_0x28ed300, C4<0>, C4<0>, C4<0>;
L_0x28ed450 .delay (10,10,10) L_0x28ed450/d;
L_0x28ed540/d .functor NOR 1, L_0x28ed450, L_0x28ed110, C4<0>, C4<0>;
L_0x28ed540 .delay (20,20,20) L_0x28ed540/d;
L_0x28ed6e0/d .functor NOT 1, L_0x28ed540, C4<0>, C4<0>, C4<0>;
L_0x28ed6e0 .delay (10,10,10) L_0x28ed6e0/d;
v0x2783950_0 .net "and_in0ncom", 0 0, L_0x28ed450; 1 drivers
v0x27839d0_0 .net "and_in1com", 0 0, L_0x28ed110; 1 drivers
v0x2783a50_0 .alias "in0", 0 0, v0x2784180_0;
v0x2783af0_0 .alias "in1", 0 0, v0x2784080_0;
v0x2783b70_0 .net "nand_in0ncom", 0 0, L_0x28ed300; 1 drivers
v0x2783c10_0 .net "nand_in1com", 0 0, L_0x28ed050; 1 drivers
v0x2783cf0_0 .net "ncom", 0 0, L_0x28ed240; 1 drivers
v0x2783d90_0 .net "nor_wire", 0 0, L_0x28ed540; 1 drivers
v0x2783e30_0 .alias "result", 0 0, v0x2786bb0_0;
v0x2783f00_0 .alias "sel0", 0 0, v0x283e7a0_0;
S_0x2782cd0 .scope module, "nor_or_gate" "nor_or_1bit" 2 25, 5 3, S_0x2780620;
 .timescale 0 0;
L_0x28ed810/d .functor NOR 1, L_0x28eac20, L_0x28eacc0, C4<0>, C4<0>;
L_0x28ed810 .delay (20,20,20) L_0x28ed810/d;
L_0x28ed940/d .functor NOT 1, L_0x28ed810, C4<0>, C4<0>, C4<0>;
L_0x28ed940 .delay (10,10,10) L_0x28ed940/d;
v0x2783450_0 .alias "a", 0 0, v0x2786730_0;
v0x27834d0_0 .alias "b", 0 0, v0x27867b0_0;
v0x2783570_0 .net "nor_ab", 0 0, L_0x28ed810; 1 drivers
v0x27835f0_0 .net "or_ab", 0 0, L_0x28ed940; 1 drivers
v0x2783670_0 .alias "othercontrolsignal", 0 0, v0x283e7a0_0;
v0x27836f0_0 .alias "result", 0 0, v0x2786d30_0;
S_0x2782dc0 .scope module, "mux0" "mux_1bit" 5 16, 3 2, S_0x2782cd0;
 .timescale 0 0;
L_0x28eda90/d .functor NAND 1, L_0x28ed940, v0x27d62f0_0, C4<1>, C4<1>;
L_0x28eda90 .delay (20,20,20) L_0x28eda90/d;
L_0x28edb50/d .functor NOT 1, L_0x28eda90, C4<0>, C4<0>, C4<0>;
L_0x28edb50 .delay (10,10,10) L_0x28edb50/d;
L_0x28edc80/d .functor NOT 1, v0x27d62f0_0, C4<0>, C4<0>, C4<0>;
L_0x28edc80 .delay (10,10,10) L_0x28edc80/d;
L_0x28edd40/d .functor NAND 1, L_0x28ed810, L_0x28edc80, C4<1>, C4<1>;
L_0x28edd40 .delay (20,20,20) L_0x28edd40/d;
L_0x28ede90/d .functor NOT 1, L_0x28edd40, C4<0>, C4<0>, C4<0>;
L_0x28ede90 .delay (10,10,10) L_0x28ede90/d;
L_0x28edf80/d .functor NOR 1, L_0x28ede90, L_0x28edb50, C4<0>, C4<0>;
L_0x28edf80 .delay (20,20,20) L_0x28edf80/d;
L_0x28ee120/d .functor NOT 1, L_0x28edf80, C4<0>, C4<0>, C4<0>;
L_0x28ee120 .delay (10,10,10) L_0x28ee120/d;
v0x2782eb0_0 .net "and_in0ncom", 0 0, L_0x28ede90; 1 drivers
v0x2782f30_0 .net "and_in1com", 0 0, L_0x28edb50; 1 drivers
v0x2782fb0_0 .alias "in0", 0 0, v0x2783570_0;
v0x2783030_0 .alias "in1", 0 0, v0x27835f0_0;
v0x27830b0_0 .net "nand_in0ncom", 0 0, L_0x28edd40; 1 drivers
v0x2783130_0 .net "nand_in1com", 0 0, L_0x28eda90; 1 drivers
v0x27831b0_0 .net "ncom", 0 0, L_0x28edc80; 1 drivers
v0x2783230_0 .net "nor_wire", 0 0, L_0x28edf80; 1 drivers
v0x2783300_0 .alias "result", 0 0, v0x2786d30_0;
v0x27833d0_0 .alias "sel0", 0 0, v0x283e7a0_0;
S_0x2780710 .scope module, "mainMux" "mux_alu" 2 28, 3 22, S_0x2780620;
 .timescale 0 0;
v0x2782520_0 .alias "in0", 0 0, v0x2786aa0_0;
v0x27825d0_0 .alias "in1", 0 0, v0x2786e40_0;
v0x2782680_0 .alias "in2", 0 0, v0x2786bb0_0;
v0x2782730_0 .alias "in3", 0 0, v0x2786d30_0;
v0x2782810_0 .net "in4", 0 0, C4<0>; 1 drivers
v0x27828c0_0 .alias "result", 0 0, v0x2786940_0;
v0x2782940_0 .net "sel0", 0 0, L_0x28f0240; 1 drivers
v0x27829c0_0 .net "sel1", 0 0, L_0x28f02e0; 1 drivers
v0x2782a40_0 .net "sel2", 0 0, L_0x28f0410; 1 drivers
v0x2782af0_0 .net "w0", 0 0, L_0x28ee8e0; 1 drivers
v0x2782bd0_0 .net "w1", 0 0, L_0x28ef060; 1 drivers
v0x2782c50_0 .net "w2", 0 0, L_0x28ef8b0; 1 drivers
S_0x2781dd0 .scope module, "mux00" "mux_1bit" 3 37, 3 2, S_0x2780710;
 .timescale 0 0;
L_0x28ee250/d .functor NAND 1, L_0x28ecc80, L_0x28f0240, C4<1>, C4<1>;
L_0x28ee250 .delay (20,20,20) L_0x28ee250/d;
L_0x28ee310/d .functor NOT 1, L_0x28ee250, C4<0>, C4<0>, C4<0>;
L_0x28ee310 .delay (10,10,10) L_0x28ee310/d;
L_0x28ee440/d .functor NOT 1, L_0x28f0240, C4<0>, C4<0>, C4<0>;
L_0x28ee440 .delay (10,10,10) L_0x28ee440/d;
L_0x28ee590/d .functor NAND 1, L_0x28ebf80, L_0x28ee440, C4<1>, C4<1>;
L_0x28ee590 .delay (20,20,20) L_0x28ee590/d;
L_0x28ee650/d .functor NOT 1, L_0x28ee590, C4<0>, C4<0>, C4<0>;
L_0x28ee650 .delay (10,10,10) L_0x28ee650/d;
L_0x28ee740/d .functor NOR 1, L_0x28ee650, L_0x28ee310, C4<0>, C4<0>;
L_0x28ee740 .delay (20,20,20) L_0x28ee740/d;
L_0x28ee8e0/d .functor NOT 1, L_0x28ee740, C4<0>, C4<0>, C4<0>;
L_0x28ee8e0 .delay (10,10,10) L_0x28ee8e0/d;
v0x2781ec0_0 .net "and_in0ncom", 0 0, L_0x28ee650; 1 drivers
v0x2781f80_0 .net "and_in1com", 0 0, L_0x28ee310; 1 drivers
v0x2782020_0 .alias "in0", 0 0, v0x2786aa0_0;
v0x27820c0_0 .alias "in1", 0 0, v0x2786e40_0;
v0x2782140_0 .net "nand_in0ncom", 0 0, L_0x28ee590; 1 drivers
v0x27821e0_0 .net "nand_in1com", 0 0, L_0x28ee250; 1 drivers
v0x2782280_0 .net "ncom", 0 0, L_0x28ee440; 1 drivers
v0x2782320_0 .net "nor_wire", 0 0, L_0x28ee740; 1 drivers
v0x27823c0_0 .alias "result", 0 0, v0x2782af0_0;
v0x2782440_0 .alias "sel0", 0 0, v0x2782940_0;
S_0x2781680 .scope module, "mux01" "mux_1bit" 3 38, 3 2, S_0x2780710;
 .timescale 0 0;
L_0x28eea10/d .functor NAND 1, L_0x28ee120, L_0x28f0240, C4<1>, C4<1>;
L_0x28eea10 .delay (20,20,20) L_0x28eea10/d;
L_0x28eead0/d .functor NOT 1, L_0x28eea10, C4<0>, C4<0>, C4<0>;
L_0x28eead0 .delay (10,10,10) L_0x28eead0/d;
L_0x28eec00/d .functor NOT 1, L_0x28f0240, C4<0>, C4<0>, C4<0>;
L_0x28eec00 .delay (10,10,10) L_0x28eec00/d;
L_0x28eecc0/d .functor NAND 1, L_0x28ed6e0, L_0x28eec00, C4<1>, C4<1>;
L_0x28eecc0 .delay (20,20,20) L_0x28eecc0/d;
L_0x28eedd0/d .functor NOT 1, L_0x28eecc0, C4<0>, C4<0>, C4<0>;
L_0x28eedd0 .delay (10,10,10) L_0x28eedd0/d;
L_0x28eeec0/d .functor NOR 1, L_0x28eedd0, L_0x28eead0, C4<0>, C4<0>;
L_0x28eeec0 .delay (20,20,20) L_0x28eeec0/d;
L_0x28ef060/d .functor NOT 1, L_0x28eeec0, C4<0>, C4<0>, C4<0>;
L_0x28ef060 .delay (10,10,10) L_0x28ef060/d;
v0x2781770_0 .net "and_in0ncom", 0 0, L_0x28eedd0; 1 drivers
v0x2781830_0 .net "and_in1com", 0 0, L_0x28eead0; 1 drivers
v0x27818d0_0 .alias "in0", 0 0, v0x2786bb0_0;
v0x2781970_0 .alias "in1", 0 0, v0x2786d30_0;
v0x27819f0_0 .net "nand_in0ncom", 0 0, L_0x28eecc0; 1 drivers
v0x2781a90_0 .net "nand_in1com", 0 0, L_0x28eea10; 1 drivers
v0x2781b30_0 .net "ncom", 0 0, L_0x28eec00; 1 drivers
v0x2781bd0_0 .net "nor_wire", 0 0, L_0x28eeec0; 1 drivers
v0x2781c70_0 .alias "result", 0 0, v0x2782bd0_0;
v0x2781cf0_0 .alias "sel0", 0 0, v0x2782940_0;
S_0x2780f30 .scope module, "mux1" "mux_1bit" 3 39, 3 2, S_0x2780710;
 .timescale 0 0;
L_0x28ef190/d .functor NAND 1, L_0x28ef060, L_0x28f02e0, C4<1>, C4<1>;
L_0x28ef190 .delay (20,20,20) L_0x28ef190/d;
L_0x28ef2e0/d .functor NOT 1, L_0x28ef190, C4<0>, C4<0>, C4<0>;
L_0x28ef2e0 .delay (10,10,10) L_0x28ef2e0/d;
L_0x28ef410/d .functor NOT 1, L_0x28f02e0, C4<0>, C4<0>, C4<0>;
L_0x28ef410 .delay (10,10,10) L_0x28ef410/d;
L_0x28ef4d0/d .functor NAND 1, L_0x28ee8e0, L_0x28ef410, C4<1>, C4<1>;
L_0x28ef4d0 .delay (20,20,20) L_0x28ef4d0/d;
L_0x28ef620/d .functor NOT 1, L_0x28ef4d0, C4<0>, C4<0>, C4<0>;
L_0x28ef620 .delay (10,10,10) L_0x28ef620/d;
L_0x28ef710/d .functor NOR 1, L_0x28ef620, L_0x28ef2e0, C4<0>, C4<0>;
L_0x28ef710 .delay (20,20,20) L_0x28ef710/d;
L_0x28ef8b0/d .functor NOT 1, L_0x28ef710, C4<0>, C4<0>, C4<0>;
L_0x28ef8b0 .delay (10,10,10) L_0x28ef8b0/d;
v0x2781020_0 .net "and_in0ncom", 0 0, L_0x28ef620; 1 drivers
v0x27810e0_0 .net "and_in1com", 0 0, L_0x28ef2e0; 1 drivers
v0x2781180_0 .alias "in0", 0 0, v0x2782af0_0;
v0x2781220_0 .alias "in1", 0 0, v0x2782bd0_0;
v0x27812a0_0 .net "nand_in0ncom", 0 0, L_0x28ef4d0; 1 drivers
v0x2781340_0 .net "nand_in1com", 0 0, L_0x28ef190; 1 drivers
v0x27813e0_0 .net "ncom", 0 0, L_0x28ef410; 1 drivers
v0x2781480_0 .net "nor_wire", 0 0, L_0x28ef710; 1 drivers
v0x2781520_0 .alias "result", 0 0, v0x2782c50_0;
v0x27815a0_0 .alias "sel0", 0 0, v0x27829c0_0;
S_0x2780800 .scope module, "mux2" "mux_1bit" 3 40, 3 2, S_0x2780710;
 .timescale 0 0;
L_0x28ef9e0/d .functor NAND 1, C4<0>, L_0x28f0410, C4<1>, C4<1>;
L_0x28ef9e0 .delay (20,20,20) L_0x28ef9e0/d;
L_0x28efb40/d .functor NOT 1, L_0x28ef9e0, C4<0>, C4<0>, C4<0>;
L_0x28efb40 .delay (10,10,10) L_0x28efb40/d;
L_0x28efc70/d .functor NOT 1, L_0x28f0410, C4<0>, C4<0>, C4<0>;
L_0x28efc70 .delay (10,10,10) L_0x28efc70/d;
L_0x28efd30/d .functor NAND 1, L_0x28ef8b0, L_0x28efc70, C4<1>, C4<1>;
L_0x28efd30 .delay (20,20,20) L_0x28efd30/d;
L_0x28efe80/d .functor NOT 1, L_0x28efd30, C4<0>, C4<0>, C4<0>;
L_0x28efe80 .delay (10,10,10) L_0x28efe80/d;
L_0x28eff70/d .functor NOR 1, L_0x28efe80, L_0x28efb40, C4<0>, C4<0>;
L_0x28eff70 .delay (20,20,20) L_0x28eff70/d;
L_0x28f0110/d .functor NOT 1, L_0x28eff70, C4<0>, C4<0>, C4<0>;
L_0x28f0110 .delay (10,10,10) L_0x28f0110/d;
v0x27808f0_0 .net "and_in0ncom", 0 0, L_0x28efe80; 1 drivers
v0x2780970_0 .net "and_in1com", 0 0, L_0x28efb40; 1 drivers
v0x2780a10_0 .alias "in0", 0 0, v0x2782c50_0;
v0x2780ab0_0 .alias "in1", 0 0, v0x2782810_0;
v0x2780b30_0 .net "nand_in0ncom", 0 0, L_0x28efd30; 1 drivers
v0x2780bd0_0 .net "nand_in1com", 0 0, L_0x28ef9e0; 1 drivers
v0x2780cb0_0 .net "ncom", 0 0, L_0x28efc70; 1 drivers
v0x2780d50_0 .net "nor_wire", 0 0, L_0x28eff70; 1 drivers
v0x2780df0_0 .alias "result", 0 0, v0x2786940_0;
v0x2780e90_0 .alias "sel0", 0 0, v0x2782a40_0;
S_0x2779a90 .scope generate, "ALU32[27]" "ALU32[27]" 2 105, 2 105, S_0x2765440;
 .timescale 0 0;
P_0x27783f8 .param/l "i" 2 105, +C4<011011>;
S_0x2779bc0 .scope module, "_alu" "ALU_1bit" 2 106, 2 3, S_0x2779a90;
 .timescale 0 0;
L_0x2784200/d .functor NOT 1, L_0x28f07b0, C4<0>, C4<0>, C4<0>;
L_0x2784200 .delay (10,10,10) L_0x2784200/d;
v0x277f9f0_0 .net "carryin", 0 0, L_0x28f0850; 1 drivers
v0x277fa90_0 .net "carryout", 0 0, L_0x28f2000; 1 drivers
v0x277fb10_0 .alias "invertB", 0 0, v0x283e550_0;
v0x277fb90_0 .alias "muxIndex", 2 0, v0x283e5d0_0;
v0x277fc10_0 .net "notB", 0 0, L_0x2784200; 1 drivers
v0x277fc90_0 .net "operandA", 0 0, L_0x28f0710; 1 drivers
v0x277fd10_0 .net "operandB", 0 0, L_0x28f07b0; 1 drivers
v0x277fe20_0 .alias "othercontrolsignal", 0 0, v0x283e7a0_0;
v0x277fea0_0 .net "result", 0 0, L_0x28f5a90; 1 drivers
v0x277ff70_0 .net "trueB", 0 0, L_0x28f0ef0; 1 drivers
v0x2780050_0 .net "wAddSub", 0 0, L_0x28f1930; 1 drivers
v0x2780160_0 .net "wNandAnd", 0 0, L_0x28f30c0; 1 drivers
v0x27802e0_0 .net "wNorOr", 0 0, L_0x28f3b00; 1 drivers
v0x27803f0_0 .net "wXor", 0 0, L_0x28f2660; 1 drivers
L_0x28f5bc0 .part v0x283cb80_0, 0, 1;
L_0x28f5c60 .part v0x283cb80_0, 1, 1;
L_0x28f5d90 .part v0x283cb80_0, 2, 1;
S_0x277f220 .scope module, "mux_invertB" "mux_1bit" 2 18, 3 2, S_0x2779bc0;
 .timescale 0 0;
L_0x27827b0/d .functor NAND 1, L_0x2784200, v0x283cb00_0, C4<1>, C4<1>;
L_0x27827b0 .delay (20,20,20) L_0x27827b0/d;
L_0x278ac70/d .functor NOT 1, L_0x27827b0, C4<0>, C4<0>, C4<0>;
L_0x278ac70 .delay (10,10,10) L_0x278ac70/d;
L_0x28f0b30/d .functor NOT 1, v0x283cb00_0, C4<0>, C4<0>, C4<0>;
L_0x28f0b30 .delay (10,10,10) L_0x28f0b30/d;
L_0x28f0b90/d .functor NAND 1, L_0x28f07b0, L_0x28f0b30, C4<1>, C4<1>;
L_0x28f0b90 .delay (20,20,20) L_0x28f0b90/d;
L_0x28f0c80/d .functor NOT 1, L_0x28f0b90, C4<0>, C4<0>, C4<0>;
L_0x28f0c80 .delay (10,10,10) L_0x28f0c80/d;
L_0x28f0d70/d .functor NOR 1, L_0x28f0c80, L_0x278ac70, C4<0>, C4<0>;
L_0x28f0d70 .delay (20,20,20) L_0x28f0d70/d;
L_0x28f0ef0/d .functor NOT 1, L_0x28f0d70, C4<0>, C4<0>, C4<0>;
L_0x28f0ef0 .delay (10,10,10) L_0x28f0ef0/d;
v0x277f310_0 .net "and_in0ncom", 0 0, L_0x28f0c80; 1 drivers
v0x277f3d0_0 .net "and_in1com", 0 0, L_0x278ac70; 1 drivers
v0x277f470_0 .alias "in0", 0 0, v0x277fd10_0;
v0x277f4f0_0 .alias "in1", 0 0, v0x277fc10_0;
v0x277f570_0 .net "nand_in0ncom", 0 0, L_0x28f0b90; 1 drivers
v0x277f610_0 .net "nand_in1com", 0 0, L_0x27827b0; 1 drivers
v0x277f6b0_0 .net "ncom", 0 0, L_0x28f0b30; 1 drivers
v0x277f750_0 .net "nor_wire", 0 0, L_0x28f0d70; 1 drivers
v0x277f840_0 .alias "result", 0 0, v0x277ff70_0;
v0x277f910_0 .alias "sel0", 0 0, v0x283e550_0;
S_0x277df30 .scope module, "adder" "adder_1bit" 2 22, 4 1, S_0x2779bc0;
 .timescale 0 0;
L_0x28f1a40/d .functor NAND 1, L_0x28f0710, L_0x28f0ef0, C4<1>, C4<1>;
L_0x28f1a40 .delay (20,20,20) L_0x28f1a40/d;
L_0x28f1bb0/d .functor NOT 1, L_0x28f1a40, C4<0>, C4<0>, C4<0>;
L_0x28f1bb0 .delay (10,10,10) L_0x28f1bb0/d;
L_0x28f1cc0/d .functor NAND 1, L_0x28f0850, L_0x28f1390, C4<1>, C4<1>;
L_0x28f1cc0 .delay (20,20,20) L_0x28f1cc0/d;
L_0x28f1d80/d .functor NOT 1, L_0x28f1cc0, C4<0>, C4<0>, C4<0>;
L_0x28f1d80 .delay (10,10,10) L_0x28f1d80/d;
L_0x28f1e90/d .functor NOR 1, L_0x28f1d80, L_0x28f1bb0, C4<0>, C4<0>;
L_0x28f1e90 .delay (20,20,20) L_0x28f1e90/d;
L_0x28f2000/d .functor NOT 1, L_0x28f1e90, C4<0>, C4<0>, C4<0>;
L_0x28f2000 .delay (10,10,10) L_0x28f2000/d;
v0x277eb10_0 .alias "a", 0 0, v0x277fc90_0;
v0x277ec20_0 .net "and_ab", 0 0, L_0x28f1bb0; 1 drivers
v0x277ecc0_0 .net "and_xor_ab_c", 0 0, L_0x28f1d80; 1 drivers
v0x277ed60_0 .alias "b", 0 0, v0x277ff70_0;
v0x277ede0_0 .alias "carryin", 0 0, v0x277f9f0_0;
v0x277ee60_0 .alias "carryout", 0 0, v0x277fa90_0;
v0x277ef20_0 .net "nand_ab", 0 0, L_0x28f1a40; 1 drivers
v0x277efa0_0 .net "nand_xor_ab_c", 0 0, L_0x28f1cc0; 1 drivers
v0x277f020_0 .net "nco", 0 0, L_0x28f1e90; 1 drivers
v0x277f0c0_0 .alias "sum", 0 0, v0x2780050_0;
v0x277f1a0_0 .net "xor_ab", 0 0, L_0x28f1390; 1 drivers
S_0x277e5c0 .scope module, "xor_1" "xor_1bit" 4 13, 5 35, S_0x277df30;
 .timescale 0 0;
L_0x28f1020/d .functor NAND 1, L_0x28f0710, L_0x28f0ef0, C4<1>, C4<1>;
L_0x28f1020 .delay (20,20,20) L_0x28f1020/d;
L_0x28f10c0/d .functor NOR 1, L_0x28f0710, L_0x28f0ef0, C4<0>, C4<0>;
L_0x28f10c0 .delay (20,20,20) L_0x28f10c0/d;
L_0x28f1160/d .functor NOT 1, L_0x28f10c0, C4<0>, C4<0>, C4<0>;
L_0x28f1160 .delay (10,10,10) L_0x28f1160/d;
L_0x28f1250/d .functor NAND 1, L_0x28f1160, L_0x28f1020, C4<1>, C4<1>;
L_0x28f1250 .delay (20,20,20) L_0x28f1250/d;
L_0x28f1390/d .functor NOT 1, L_0x28f1250, C4<0>, C4<0>, C4<0>;
L_0x28f1390 .delay (10,10,10) L_0x28f1390/d;
v0x277e6b0_0 .alias "a", 0 0, v0x277fc90_0;
v0x277e750_0 .alias "b", 0 0, v0x277ff70_0;
v0x277e7f0_0 .net "nand_ab", 0 0, L_0x28f1020; 1 drivers
v0x277e890_0 .net "nor_ab", 0 0, L_0x28f10c0; 1 drivers
v0x277e910_0 .net "nxor_ab", 0 0, L_0x28f1250; 1 drivers
v0x277e9b0_0 .net "or_ab", 0 0, L_0x28f1160; 1 drivers
v0x277ea90_0 .alias "result", 0 0, v0x277f1a0_0;
S_0x277e020 .scope module, "xor_2" "xor_1bit" 4 14, 5 35, S_0x277df30;
 .timescale 0 0;
L_0x28f14a0/d .functor NAND 1, L_0x28f1390, L_0x28f0850, C4<1>, C4<1>;
L_0x28f14a0 .delay (20,20,20) L_0x28f14a0/d;
L_0x28f15f0/d .functor NOR 1, L_0x28f1390, L_0x28f0850, C4<0>, C4<0>;
L_0x28f15f0 .delay (20,20,20) L_0x28f15f0/d;
L_0x28f1760/d .functor NOT 1, L_0x28f15f0, C4<0>, C4<0>, C4<0>;
L_0x28f1760 .delay (10,10,10) L_0x28f1760/d;
L_0x28f1820/d .functor NAND 1, L_0x28f1760, L_0x28f14a0, C4<1>, C4<1>;
L_0x28f1820 .delay (20,20,20) L_0x28f1820/d;
L_0x28f1930/d .functor NOT 1, L_0x28f1820, C4<0>, C4<0>, C4<0>;
L_0x28f1930 .delay (10,10,10) L_0x28f1930/d;
v0x277e110_0 .alias "a", 0 0, v0x277f1a0_0;
v0x277e1b0_0 .alias "b", 0 0, v0x277f9f0_0;
v0x277e250_0 .net "nand_ab", 0 0, L_0x28f14a0; 1 drivers
v0x277e2f0_0 .net "nor_ab", 0 0, L_0x28f15f0; 1 drivers
v0x277e370_0 .net "nxor_ab", 0 0, L_0x28f1820; 1 drivers
v0x277e410_0 .net "or_ab", 0 0, L_0x28f1760; 1 drivers
v0x277e4f0_0 .alias "result", 0 0, v0x2780050_0;
S_0x277d9e0 .scope module, "xor_gate" "xor_1bit" 2 23, 5 35, S_0x2779bc0;
 .timescale 0 0;
L_0x28f21c0/d .functor NAND 1, L_0x28f0710, L_0x28f07b0, C4<1>, C4<1>;
L_0x28f21c0 .delay (20,20,20) L_0x28f21c0/d;
L_0x28f2280/d .functor NOR 1, L_0x28f0710, L_0x28f07b0, C4<0>, C4<0>;
L_0x28f2280 .delay (20,20,20) L_0x28f2280/d;
L_0x28f2410/d .functor NOT 1, L_0x28f2280, C4<0>, C4<0>, C4<0>;
L_0x28f2410 .delay (10,10,10) L_0x28f2410/d;
L_0x28f2500/d .functor NAND 1, L_0x28f2410, L_0x28f21c0, C4<1>, C4<1>;
L_0x28f2500 .delay (20,20,20) L_0x28f2500/d;
L_0x28f2660/d .functor NOT 1, L_0x28f2500, C4<0>, C4<0>, C4<0>;
L_0x28f2660 .delay (10,10,10) L_0x28f2660/d;
v0x277dad0_0 .alias "a", 0 0, v0x277fc90_0;
v0x277db50_0 .alias "b", 0 0, v0x277fd10_0;
v0x277dc20_0 .net "nand_ab", 0 0, L_0x28f21c0; 1 drivers
v0x277dca0_0 .net "nor_ab", 0 0, L_0x28f2280; 1 drivers
v0x277dd20_0 .net "nxor_ab", 0 0, L_0x28f2500; 1 drivers
v0x277dda0_0 .net "or_ab", 0 0, L_0x28f2410; 1 drivers
v0x277de60_0 .alias "result", 0 0, v0x27803f0_0;
S_0x277ce70 .scope module, "nand_and_gate" "nand_and_1bit" 2 24, 5 19, S_0x2779bc0;
 .timescale 0 0;
L_0x28f27b0/d .functor NAND 1, L_0x28f0710, L_0x28f07b0, C4<1>, C4<1>;
L_0x28f27b0 .delay (20,20,20) L_0x28f27b0/d;
L_0x28f28e0/d .functor NOT 1, L_0x28f27b0, C4<0>, C4<0>, C4<0>;
L_0x28f28e0 .delay (10,10,10) L_0x28f28e0/d;
v0x277d660_0 .alias "a", 0 0, v0x277fc90_0;
v0x277d700_0 .net "and_ab", 0 0, L_0x28f28e0; 1 drivers
v0x277d780_0 .alias "b", 0 0, v0x277fd10_0;
v0x277d800_0 .net "nand_ab", 0 0, L_0x28f27b0; 1 drivers
v0x277d8e0_0 .alias "othercontrolsignal", 0 0, v0x283e7a0_0;
v0x277d960_0 .alias "result", 0 0, v0x2780160_0;
S_0x277cf60 .scope module, "mux0" "mux_1bit" 5 32, 3 2, S_0x277ce70;
 .timescale 0 0;
L_0x28f2a30/d .functor NAND 1, L_0x28f28e0, v0x27d62f0_0, C4<1>, C4<1>;
L_0x28f2a30 .delay (20,20,20) L_0x28f2a30/d;
L_0x28f2af0/d .functor NOT 1, L_0x28f2a30, C4<0>, C4<0>, C4<0>;
L_0x28f2af0 .delay (10,10,10) L_0x28f2af0/d;
L_0x28f2c20/d .functor NOT 1, v0x27d62f0_0, C4<0>, C4<0>, C4<0>;
L_0x28f2c20 .delay (10,10,10) L_0x28f2c20/d;
L_0x28f2ce0/d .functor NAND 1, L_0x28f27b0, L_0x28f2c20, C4<1>, C4<1>;
L_0x28f2ce0 .delay (20,20,20) L_0x28f2ce0/d;
L_0x28f2e30/d .functor NOT 1, L_0x28f2ce0, C4<0>, C4<0>, C4<0>;
L_0x28f2e30 .delay (10,10,10) L_0x28f2e30/d;
L_0x28f2f20/d .functor NOR 1, L_0x28f2e30, L_0x28f2af0, C4<0>, C4<0>;
L_0x28f2f20 .delay (20,20,20) L_0x28f2f20/d;
L_0x28f30c0/d .functor NOT 1, L_0x28f2f20, C4<0>, C4<0>, C4<0>;
L_0x28f30c0 .delay (10,10,10) L_0x28f30c0/d;
v0x27704b0_0 .net "and_in0ncom", 0 0, L_0x28f2e30; 1 drivers
v0x277d050_0 .net "and_in1com", 0 0, L_0x28f2af0; 1 drivers
v0x277d0d0_0 .alias "in0", 0 0, v0x277d800_0;
v0x277d170_0 .alias "in1", 0 0, v0x277d700_0;
v0x277d1f0_0 .net "nand_in0ncom", 0 0, L_0x28f2ce0; 1 drivers
v0x277d290_0 .net "nand_in1com", 0 0, L_0x28f2a30; 1 drivers
v0x277d370_0 .net "ncom", 0 0, L_0x28f2c20; 1 drivers
v0x277d410_0 .net "nor_wire", 0 0, L_0x28f2f20; 1 drivers
v0x277d4b0_0 .alias "result", 0 0, v0x2780160_0;
v0x277d580_0 .alias "sel0", 0 0, v0x283e7a0_0;
S_0x277c240 .scope module, "nor_or_gate" "nor_or_1bit" 2 25, 5 3, S_0x2779bc0;
 .timescale 0 0;
L_0x28f31f0/d .functor NOR 1, L_0x28f0710, L_0x28f07b0, C4<0>, C4<0>;
L_0x28f31f0 .delay (20,20,20) L_0x28f31f0/d;
L_0x28f3320/d .functor NOT 1, L_0x28f31f0, C4<0>, C4<0>, C4<0>;
L_0x28f3320 .delay (10,10,10) L_0x28f3320/d;
v0x277c9c0_0 .alias "a", 0 0, v0x277fc90_0;
v0x277ca40_0 .alias "b", 0 0, v0x277fd10_0;
v0x277cae0_0 .net "nor_ab", 0 0, L_0x28f31f0; 1 drivers
v0x277cb60_0 .net "or_ab", 0 0, L_0x28f3320; 1 drivers
v0x277cbe0_0 .alias "othercontrolsignal", 0 0, v0x283e7a0_0;
v0x2770430_0 .alias "result", 0 0, v0x27802e0_0;
S_0x277c330 .scope module, "mux0" "mux_1bit" 5 16, 3 2, S_0x277c240;
 .timescale 0 0;
L_0x28f3470/d .functor NAND 1, L_0x28f3320, v0x27d62f0_0, C4<1>, C4<1>;
L_0x28f3470 .delay (20,20,20) L_0x28f3470/d;
L_0x28f3530/d .functor NOT 1, L_0x28f3470, C4<0>, C4<0>, C4<0>;
L_0x28f3530 .delay (10,10,10) L_0x28f3530/d;
L_0x28f3660/d .functor NOT 1, v0x27d62f0_0, C4<0>, C4<0>, C4<0>;
L_0x28f3660 .delay (10,10,10) L_0x28f3660/d;
L_0x28f3720/d .functor NAND 1, L_0x28f31f0, L_0x28f3660, C4<1>, C4<1>;
L_0x28f3720 .delay (20,20,20) L_0x28f3720/d;
L_0x28f3870/d .functor NOT 1, L_0x28f3720, C4<0>, C4<0>, C4<0>;
L_0x28f3870 .delay (10,10,10) L_0x28f3870/d;
L_0x28f3960/d .functor NOR 1, L_0x28f3870, L_0x28f3530, C4<0>, C4<0>;
L_0x28f3960 .delay (20,20,20) L_0x28f3960/d;
L_0x28f3b00/d .functor NOT 1, L_0x28f3960, C4<0>, C4<0>, C4<0>;
L_0x28f3b00 .delay (10,10,10) L_0x28f3b00/d;
v0x277c420_0 .net "and_in0ncom", 0 0, L_0x28f3870; 1 drivers
v0x277c4a0_0 .net "and_in1com", 0 0, L_0x28f3530; 1 drivers
v0x277c520_0 .alias "in0", 0 0, v0x277cae0_0;
v0x277c5a0_0 .alias "in1", 0 0, v0x277cb60_0;
v0x277c620_0 .net "nand_in0ncom", 0 0, L_0x28f3720; 1 drivers
v0x277c6a0_0 .net "nand_in1com", 0 0, L_0x28f3470; 1 drivers
v0x277c720_0 .net "ncom", 0 0, L_0x28f3660; 1 drivers
v0x277c7a0_0 .net "nor_wire", 0 0, L_0x28f3960; 1 drivers
v0x277c870_0 .alias "result", 0 0, v0x27802e0_0;
v0x277c940_0 .alias "sel0", 0 0, v0x283e7a0_0;
S_0x2779cb0 .scope module, "mainMux" "mux_alu" 2 28, 3 22, S_0x2779bc0;
 .timescale 0 0;
v0x277bac0_0 .alias "in0", 0 0, v0x2780050_0;
v0x277bb40_0 .alias "in1", 0 0, v0x27803f0_0;
v0x277bbf0_0 .alias "in2", 0 0, v0x2780160_0;
v0x277bca0_0 .alias "in3", 0 0, v0x27802e0_0;
v0x277bd80_0 .net "in4", 0 0, C4<0>; 1 drivers
v0x277be30_0 .alias "result", 0 0, v0x277fea0_0;
v0x277beb0_0 .net "sel0", 0 0, L_0x28f5bc0; 1 drivers
v0x277bf30_0 .net "sel1", 0 0, L_0x28f5c60; 1 drivers
v0x277bfb0_0 .net "sel2", 0 0, L_0x28f5d90; 1 drivers
v0x277c060_0 .net "w0", 0 0, L_0x28f4280; 1 drivers
v0x277c140_0 .net "w1", 0 0, L_0x28f49e0; 1 drivers
v0x277c1c0_0 .net "w2", 0 0, L_0x28f5230; 1 drivers
S_0x277b370 .scope module, "mux00" "mux_1bit" 3 37, 3 2, S_0x2779cb0;
 .timescale 0 0;
L_0x28f3c30/d .functor NAND 1, L_0x28f2660, L_0x28f5bc0, C4<1>, C4<1>;
L_0x28f3c30 .delay (20,20,20) L_0x28f3c30/d;
L_0x28f3cf0/d .functor NOT 1, L_0x28f3c30, C4<0>, C4<0>, C4<0>;
L_0x28f3cf0 .delay (10,10,10) L_0x28f3cf0/d;
L_0x28f3e20/d .functor NOT 1, L_0x28f5bc0, C4<0>, C4<0>, C4<0>;
L_0x28f3e20 .delay (10,10,10) L_0x28f3e20/d;
L_0x28f3f70/d .functor NAND 1, L_0x28f1930, L_0x28f3e20, C4<1>, C4<1>;
L_0x28f3f70 .delay (20,20,20) L_0x28f3f70/d;
L_0x28f4010/d .functor NOT 1, L_0x28f3f70, C4<0>, C4<0>, C4<0>;
L_0x28f4010 .delay (10,10,10) L_0x28f4010/d;
L_0x28f4100/d .functor NOR 1, L_0x28f4010, L_0x28f3cf0, C4<0>, C4<0>;
L_0x28f4100 .delay (20,20,20) L_0x28f4100/d;
L_0x28f4280/d .functor NOT 1, L_0x28f4100, C4<0>, C4<0>, C4<0>;
L_0x28f4280 .delay (10,10,10) L_0x28f4280/d;
v0x277b460_0 .net "and_in0ncom", 0 0, L_0x28f4010; 1 drivers
v0x277b520_0 .net "and_in1com", 0 0, L_0x28f3cf0; 1 drivers
v0x277b5c0_0 .alias "in0", 0 0, v0x2780050_0;
v0x277b660_0 .alias "in1", 0 0, v0x27803f0_0;
v0x277b6e0_0 .net "nand_in0ncom", 0 0, L_0x28f3f70; 1 drivers
v0x277b780_0 .net "nand_in1com", 0 0, L_0x28f3c30; 1 drivers
v0x277b820_0 .net "ncom", 0 0, L_0x28f3e20; 1 drivers
v0x277b8c0_0 .net "nor_wire", 0 0, L_0x28f4100; 1 drivers
v0x277b960_0 .alias "result", 0 0, v0x277c060_0;
v0x277b9e0_0 .alias "sel0", 0 0, v0x277beb0_0;
S_0x277ac20 .scope module, "mux01" "mux_1bit" 3 38, 3 2, S_0x2779cb0;
 .timescale 0 0;
L_0x28f4370/d .functor NAND 1, L_0x28f3b00, L_0x28f5bc0, C4<1>, C4<1>;
L_0x28f4370 .delay (20,20,20) L_0x28f4370/d;
L_0x28f4450/d .functor NOT 1, L_0x28f4370, C4<0>, C4<0>, C4<0>;
L_0x28f4450 .delay (10,10,10) L_0x28f4450/d;
L_0x28f4580/d .functor NOT 1, L_0x28f5bc0, C4<0>, C4<0>, C4<0>;
L_0x28f4580 .delay (10,10,10) L_0x28f4580/d;
L_0x28f4640/d .functor NAND 1, L_0x28f30c0, L_0x28f4580, C4<1>, C4<1>;
L_0x28f4640 .delay (20,20,20) L_0x28f4640/d;
L_0x28f4750/d .functor NOT 1, L_0x28f4640, C4<0>, C4<0>, C4<0>;
L_0x28f4750 .delay (10,10,10) L_0x28f4750/d;
L_0x28f4840/d .functor NOR 1, L_0x28f4750, L_0x28f4450, C4<0>, C4<0>;
L_0x28f4840 .delay (20,20,20) L_0x28f4840/d;
L_0x28f49e0/d .functor NOT 1, L_0x28f4840, C4<0>, C4<0>, C4<0>;
L_0x28f49e0 .delay (10,10,10) L_0x28f49e0/d;
v0x277ad10_0 .net "and_in0ncom", 0 0, L_0x28f4750; 1 drivers
v0x277add0_0 .net "and_in1com", 0 0, L_0x28f4450; 1 drivers
v0x277ae70_0 .alias "in0", 0 0, v0x2780160_0;
v0x277af10_0 .alias "in1", 0 0, v0x27802e0_0;
v0x277af90_0 .net "nand_in0ncom", 0 0, L_0x28f4640; 1 drivers
v0x277b030_0 .net "nand_in1com", 0 0, L_0x28f4370; 1 drivers
v0x277b0d0_0 .net "ncom", 0 0, L_0x28f4580; 1 drivers
v0x277b170_0 .net "nor_wire", 0 0, L_0x28f4840; 1 drivers
v0x277b210_0 .alias "result", 0 0, v0x277c140_0;
v0x277b290_0 .alias "sel0", 0 0, v0x277beb0_0;
S_0x277a4d0 .scope module, "mux1" "mux_1bit" 3 39, 3 2, S_0x2779cb0;
 .timescale 0 0;
L_0x28f4b10/d .functor NAND 1, L_0x28f49e0, L_0x28f5c60, C4<1>, C4<1>;
L_0x28f4b10 .delay (20,20,20) L_0x28f4b10/d;
L_0x28f4c60/d .functor NOT 1, L_0x28f4b10, C4<0>, C4<0>, C4<0>;
L_0x28f4c60 .delay (10,10,10) L_0x28f4c60/d;
L_0x28f4d90/d .functor NOT 1, L_0x28f5c60, C4<0>, C4<0>, C4<0>;
L_0x28f4d90 .delay (10,10,10) L_0x28f4d90/d;
L_0x28f4e50/d .functor NAND 1, L_0x28f4280, L_0x28f4d90, C4<1>, C4<1>;
L_0x28f4e50 .delay (20,20,20) L_0x28f4e50/d;
L_0x28f4fa0/d .functor NOT 1, L_0x28f4e50, C4<0>, C4<0>, C4<0>;
L_0x28f4fa0 .delay (10,10,10) L_0x28f4fa0/d;
L_0x28f5090/d .functor NOR 1, L_0x28f4fa0, L_0x28f4c60, C4<0>, C4<0>;
L_0x28f5090 .delay (20,20,20) L_0x28f5090/d;
L_0x28f5230/d .functor NOT 1, L_0x28f5090, C4<0>, C4<0>, C4<0>;
L_0x28f5230 .delay (10,10,10) L_0x28f5230/d;
v0x277a5c0_0 .net "and_in0ncom", 0 0, L_0x28f4fa0; 1 drivers
v0x277a680_0 .net "and_in1com", 0 0, L_0x28f4c60; 1 drivers
v0x277a720_0 .alias "in0", 0 0, v0x277c060_0;
v0x277a7c0_0 .alias "in1", 0 0, v0x277c140_0;
v0x277a840_0 .net "nand_in0ncom", 0 0, L_0x28f4e50; 1 drivers
v0x277a8e0_0 .net "nand_in1com", 0 0, L_0x28f4b10; 1 drivers
v0x277a980_0 .net "ncom", 0 0, L_0x28f4d90; 1 drivers
v0x277aa20_0 .net "nor_wire", 0 0, L_0x28f5090; 1 drivers
v0x277aac0_0 .alias "result", 0 0, v0x277c1c0_0;
v0x277ab40_0 .alias "sel0", 0 0, v0x277bf30_0;
S_0x2779da0 .scope module, "mux2" "mux_1bit" 3 40, 3 2, S_0x2779cb0;
 .timescale 0 0;
L_0x28f5360/d .functor NAND 1, C4<0>, L_0x28f5d90, C4<1>, C4<1>;
L_0x28f5360 .delay (20,20,20) L_0x28f5360/d;
L_0x28f54c0/d .functor NOT 1, L_0x28f5360, C4<0>, C4<0>, C4<0>;
L_0x28f54c0 .delay (10,10,10) L_0x28f54c0/d;
L_0x28f55f0/d .functor NOT 1, L_0x28f5d90, C4<0>, C4<0>, C4<0>;
L_0x28f55f0 .delay (10,10,10) L_0x28f55f0/d;
L_0x28f56b0/d .functor NAND 1, L_0x28f5230, L_0x28f55f0, C4<1>, C4<1>;
L_0x28f56b0 .delay (20,20,20) L_0x28f56b0/d;
L_0x28f5800/d .functor NOT 1, L_0x28f56b0, C4<0>, C4<0>, C4<0>;
L_0x28f5800 .delay (10,10,10) L_0x28f5800/d;
L_0x28f58f0/d .functor NOR 1, L_0x28f5800, L_0x28f54c0, C4<0>, C4<0>;
L_0x28f58f0 .delay (20,20,20) L_0x28f58f0/d;
L_0x28f5a90/d .functor NOT 1, L_0x28f58f0, C4<0>, C4<0>, C4<0>;
L_0x28f5a90 .delay (10,10,10) L_0x28f5a90/d;
v0x2779e90_0 .net "and_in0ncom", 0 0, L_0x28f5800; 1 drivers
v0x2779f10_0 .net "and_in1com", 0 0, L_0x28f54c0; 1 drivers
v0x2779fb0_0 .alias "in0", 0 0, v0x277c1c0_0;
v0x277a050_0 .alias "in1", 0 0, v0x277bd80_0;
v0x277a0d0_0 .net "nand_in0ncom", 0 0, L_0x28f56b0; 1 drivers
v0x277a170_0 .net "nand_in1com", 0 0, L_0x28f5360; 1 drivers
v0x277a250_0 .net "ncom", 0 0, L_0x28f55f0; 1 drivers
v0x277a2f0_0 .net "nor_wire", 0 0, L_0x28f58f0; 1 drivers
v0x277a390_0 .alias "result", 0 0, v0x277fea0_0;
v0x277a430_0 .alias "sel0", 0 0, v0x277bfb0_0;
S_0x27730a0 .scope generate, "ALU32[28]" "ALU32[28]" 2 105, 2 105, S_0x2765440;
 .timescale 0 0;
P_0x2771a48 .param/l "i" 2 105, +C4<011100>;
S_0x27731d0 .scope module, "_alu" "ALU_1bit" 2 106, 2 3, S_0x27730a0;
 .timescale 0 0;
L_0x28f08f0/d .functor NOT 1, L_0x28f6210, C4<0>, C4<0>, C4<0>;
L_0x28f08f0 .delay (10,10,10) L_0x28f08f0/d;
v0x2778f90_0 .net "carryin", 0 0, L_0x28f62b0; 1 drivers
v0x2779030_0 .net "carryout", 0 0, L_0x28f7b30; 1 drivers
v0x27790b0_0 .alias "invertB", 0 0, v0x283e550_0;
v0x2779130_0 .alias "muxIndex", 2 0, v0x283e5d0_0;
v0x27791b0_0 .net "notB", 0 0, L_0x28f08f0; 1 drivers
v0x2779230_0 .net "operandA", 0 0, L_0x28f6170; 1 drivers
v0x27792b0_0 .net "operandB", 0 0, L_0x28f6210; 1 drivers
v0x27793c0_0 .alias "othercontrolsignal", 0 0, v0x283e7a0_0;
v0x2779440_0 .net "result", 0 0, L_0x28fb620; 1 drivers
v0x2779510_0 .net "trueB", 0 0, L_0x28f6910; 1 drivers
v0x27795f0_0 .net "wAddSub", 0 0, L_0x28f7430; 1 drivers
v0x2779700_0 .net "wNandAnd", 0 0, L_0x28f8bf0; 1 drivers
v0x2779880_0 .net "wNorOr", 0 0, L_0x28f9630; 1 drivers
v0x2779990_0 .net "wXor", 0 0, L_0x28f8190; 1 drivers
L_0x28fb750 .part v0x283cb80_0, 0, 1;
L_0x28fb7f0 .part v0x283cb80_0, 1, 1;
L_0x28fb920 .part v0x283cb80_0, 2, 1;
S_0x2778730 .scope module, "mux_invertB" "mux_1bit" 2 18, 3 2, S_0x27731d0;
 .timescale 0 0;
L_0x28f09f0/d .functor NAND 1, L_0x28f08f0, v0x283cb00_0, C4<1>, C4<1>;
L_0x28f09f0 .delay (20,20,20) L_0x28f09f0/d;
L_0x28f0ad0/d .functor NOT 1, L_0x28f09f0, C4<0>, C4<0>, C4<0>;
L_0x28f0ad0 .delay (10,10,10) L_0x28f0ad0/d;
L_0x28f6510/d .functor NOT 1, v0x283cb00_0, C4<0>, C4<0>, C4<0>;
L_0x28f6510 .delay (10,10,10) L_0x28f6510/d;
L_0x28f65b0/d .functor NAND 1, L_0x28f6210, L_0x28f6510, C4<1>, C4<1>;
L_0x28f65b0 .delay (20,20,20) L_0x28f65b0/d;
L_0x28f66a0/d .functor NOT 1, L_0x28f65b0, C4<0>, C4<0>, C4<0>;
L_0x28f66a0 .delay (10,10,10) L_0x28f66a0/d;
L_0x28f6790/d .functor NOR 1, L_0x28f66a0, L_0x28f0ad0, C4<0>, C4<0>;
L_0x28f6790 .delay (20,20,20) L_0x28f6790/d;
L_0x28f6910/d .functor NOT 1, L_0x28f6790, C4<0>, C4<0>, C4<0>;
L_0x28f6910 .delay (10,10,10) L_0x28f6910/d;
v0x2778820_0 .net "and_in0ncom", 0 0, L_0x28f66a0; 1 drivers
v0x27788e0_0 .net "and_in1com", 0 0, L_0x28f0ad0; 1 drivers
v0x2778980_0 .alias "in0", 0 0, v0x27792b0_0;
v0x2778a00_0 .alias "in1", 0 0, v0x27791b0_0;
v0x2778a80_0 .net "nand_in0ncom", 0 0, L_0x28f65b0; 1 drivers
v0x2778b20_0 .net "nand_in1com", 0 0, L_0x28f09f0; 1 drivers
v0x2778bc0_0 .net "ncom", 0 0, L_0x28f6510; 1 drivers
v0x2778c60_0 .net "nor_wire", 0 0, L_0x28f6790; 1 drivers
v0x2778d50_0 .alias "result", 0 0, v0x2779510_0;
v0x2778e20_0 .alias "sel0", 0 0, v0x283e550_0;
S_0x2777440 .scope module, "adder" "adder_1bit" 2 22, 4 1, S_0x27731d0;
 .timescale 0 0;
L_0x28f7540/d .functor NAND 1, L_0x28f6170, L_0x28f6910, C4<1>, C4<1>;
L_0x28f7540 .delay (20,20,20) L_0x28f7540/d;
L_0x28f76b0/d .functor NOT 1, L_0x28f7540, C4<0>, C4<0>, C4<0>;
L_0x28f76b0 .delay (10,10,10) L_0x28f76b0/d;
L_0x28f77c0/d .functor NAND 1, L_0x28f62b0, L_0x28f6e90, C4<1>, C4<1>;
L_0x28f77c0 .delay (20,20,20) L_0x28f77c0/d;
L_0x28f7880/d .functor NOT 1, L_0x28f77c0, C4<0>, C4<0>, C4<0>;
L_0x28f7880 .delay (10,10,10) L_0x28f7880/d;
L_0x28f79c0/d .functor NOR 1, L_0x28f7880, L_0x28f76b0, C4<0>, C4<0>;
L_0x28f79c0 .delay (20,20,20) L_0x28f79c0/d;
L_0x28f7b30/d .functor NOT 1, L_0x28f79c0, C4<0>, C4<0>, C4<0>;
L_0x28f7b30 .delay (10,10,10) L_0x28f7b30/d;
v0x2778020_0 .alias "a", 0 0, v0x2779230_0;
v0x2778130_0 .net "and_ab", 0 0, L_0x28f76b0; 1 drivers
v0x27781d0_0 .net "and_xor_ab_c", 0 0, L_0x28f7880; 1 drivers
v0x2778270_0 .alias "b", 0 0, v0x2779510_0;
v0x27782f0_0 .alias "carryin", 0 0, v0x2778f90_0;
v0x2778370_0 .alias "carryout", 0 0, v0x2779030_0;
v0x2778430_0 .net "nand_ab", 0 0, L_0x28f7540; 1 drivers
v0x27784b0_0 .net "nand_xor_ab_c", 0 0, L_0x28f77c0; 1 drivers
v0x2778530_0 .net "nco", 0 0, L_0x28f79c0; 1 drivers
v0x27785d0_0 .alias "sum", 0 0, v0x27795f0_0;
v0x27786b0_0 .net "xor_ab", 0 0, L_0x28f6e90; 1 drivers
S_0x2777ad0 .scope module, "xor_1" "xor_1bit" 4 13, 5 35, S_0x2777440;
 .timescale 0 0;
L_0x28f6a80/d .functor NAND 1, L_0x28f6170, L_0x28f6910, C4<1>, C4<1>;
L_0x28f6a80 .delay (20,20,20) L_0x28f6a80/d;
L_0x28f6b40/d .functor NOR 1, L_0x28f6170, L_0x28f6910, C4<0>, C4<0>;
L_0x28f6b40 .delay (20,20,20) L_0x28f6b40/d;
L_0x28f6c20/d .functor NOT 1, L_0x28f6b40, C4<0>, C4<0>, C4<0>;
L_0x28f6c20 .delay (10,10,10) L_0x28f6c20/d;
L_0x28f6d30/d .functor NAND 1, L_0x28f6c20, L_0x28f6a80, C4<1>, C4<1>;
L_0x28f6d30 .delay (20,20,20) L_0x28f6d30/d;
L_0x28f6e90/d .functor NOT 1, L_0x28f6d30, C4<0>, C4<0>, C4<0>;
L_0x28f6e90 .delay (10,10,10) L_0x28f6e90/d;
v0x2777bc0_0 .alias "a", 0 0, v0x2779230_0;
v0x2777c60_0 .alias "b", 0 0, v0x2779510_0;
v0x2777d00_0 .net "nand_ab", 0 0, L_0x28f6a80; 1 drivers
v0x2777da0_0 .net "nor_ab", 0 0, L_0x28f6b40; 1 drivers
v0x2777e20_0 .net "nxor_ab", 0 0, L_0x28f6d30; 1 drivers
v0x2777ec0_0 .net "or_ab", 0 0, L_0x28f6c20; 1 drivers
v0x2777fa0_0 .alias "result", 0 0, v0x27786b0_0;
S_0x2777530 .scope module, "xor_2" "xor_1bit" 4 14, 5 35, S_0x2777440;
 .timescale 0 0;
L_0x28f6fa0/d .functor NAND 1, L_0x28f6e90, L_0x28f62b0, C4<1>, C4<1>;
L_0x28f6fa0 .delay (20,20,20) L_0x28f6fa0/d;
L_0x28f70f0/d .functor NOR 1, L_0x28f6e90, L_0x28f62b0, C4<0>, C4<0>;
L_0x28f70f0 .delay (20,20,20) L_0x28f70f0/d;
L_0x28f7260/d .functor NOT 1, L_0x28f70f0, C4<0>, C4<0>, C4<0>;
L_0x28f7260 .delay (10,10,10) L_0x28f7260/d;
L_0x28f7320/d .functor NAND 1, L_0x28f7260, L_0x28f6fa0, C4<1>, C4<1>;
L_0x28f7320 .delay (20,20,20) L_0x28f7320/d;
L_0x28f7430/d .functor NOT 1, L_0x28f7320, C4<0>, C4<0>, C4<0>;
L_0x28f7430 .delay (10,10,10) L_0x28f7430/d;
v0x2777620_0 .alias "a", 0 0, v0x27786b0_0;
v0x27776c0_0 .alias "b", 0 0, v0x2778f90_0;
v0x2777760_0 .net "nand_ab", 0 0, L_0x28f6fa0; 1 drivers
v0x2777800_0 .net "nor_ab", 0 0, L_0x28f70f0; 1 drivers
v0x2777880_0 .net "nxor_ab", 0 0, L_0x28f7320; 1 drivers
v0x2777920_0 .net "or_ab", 0 0, L_0x28f7260; 1 drivers
v0x2777a00_0 .alias "result", 0 0, v0x27795f0_0;
S_0x2776ef0 .scope module, "xor_gate" "xor_1bit" 2 23, 5 35, S_0x27731d0;
 .timescale 0 0;
L_0x28f7cf0/d .functor NAND 1, L_0x28f6170, L_0x28f6210, C4<1>, C4<1>;
L_0x28f7cf0 .delay (20,20,20) L_0x28f7cf0/d;
L_0x28f7db0/d .functor NOR 1, L_0x28f6170, L_0x28f6210, C4<0>, C4<0>;
L_0x28f7db0 .delay (20,20,20) L_0x28f7db0/d;
L_0x28f7f40/d .functor NOT 1, L_0x28f7db0, C4<0>, C4<0>, C4<0>;
L_0x28f7f40 .delay (10,10,10) L_0x28f7f40/d;
L_0x28f8030/d .functor NAND 1, L_0x28f7f40, L_0x28f7cf0, C4<1>, C4<1>;
L_0x28f8030 .delay (20,20,20) L_0x28f8030/d;
L_0x28f8190/d .functor NOT 1, L_0x28f8030, C4<0>, C4<0>, C4<0>;
L_0x28f8190 .delay (10,10,10) L_0x28f8190/d;
v0x2776fe0_0 .alias "a", 0 0, v0x2779230_0;
v0x2777060_0 .alias "b", 0 0, v0x27792b0_0;
v0x2777130_0 .net "nand_ab", 0 0, L_0x28f7cf0; 1 drivers
v0x27771b0_0 .net "nor_ab", 0 0, L_0x28f7db0; 1 drivers
v0x2777230_0 .net "nxor_ab", 0 0, L_0x28f8030; 1 drivers
v0x27772b0_0 .net "or_ab", 0 0, L_0x28f7f40; 1 drivers
v0x2777370_0 .alias "result", 0 0, v0x2779990_0;
S_0x2776300 .scope module, "nand_and_gate" "nand_and_1bit" 2 24, 5 19, S_0x27731d0;
 .timescale 0 0;
L_0x28f82e0/d .functor NAND 1, L_0x28f6170, L_0x28f6210, C4<1>, C4<1>;
L_0x28f82e0 .delay (20,20,20) L_0x28f82e0/d;
L_0x28f8410/d .functor NOT 1, L_0x28f82e0, C4<0>, C4<0>, C4<0>;
L_0x28f8410 .delay (10,10,10) L_0x28f8410/d;
v0x2776b70_0 .alias "a", 0 0, v0x2779230_0;
v0x2776c10_0 .net "and_ab", 0 0, L_0x28f8410; 1 drivers
v0x2776c90_0 .alias "b", 0 0, v0x27792b0_0;
v0x2776d10_0 .net "nand_ab", 0 0, L_0x28f82e0; 1 drivers
v0x2776df0_0 .alias "othercontrolsignal", 0 0, v0x283e7a0_0;
v0x2776e70_0 .alias "result", 0 0, v0x2779700_0;
S_0x27763f0 .scope module, "mux0" "mux_1bit" 5 32, 3 2, S_0x2776300;
 .timescale 0 0;
L_0x28f8560/d .functor NAND 1, L_0x28f8410, v0x27d62f0_0, C4<1>, C4<1>;
L_0x28f8560 .delay (20,20,20) L_0x28f8560/d;
L_0x28f8620/d .functor NOT 1, L_0x28f8560, C4<0>, C4<0>, C4<0>;
L_0x28f8620 .delay (10,10,10) L_0x28f8620/d;
L_0x28f8750/d .functor NOT 1, v0x27d62f0_0, C4<0>, C4<0>, C4<0>;
L_0x28f8750 .delay (10,10,10) L_0x28f8750/d;
L_0x28f8810/d .functor NAND 1, L_0x28f82e0, L_0x28f8750, C4<1>, C4<1>;
L_0x28f8810 .delay (20,20,20) L_0x28f8810/d;
L_0x28f8960/d .functor NOT 1, L_0x28f8810, C4<0>, C4<0>, C4<0>;
L_0x28f8960 .delay (10,10,10) L_0x28f8960/d;
L_0x28f8a50/d .functor NOR 1, L_0x28f8960, L_0x28f8620, C4<0>, C4<0>;
L_0x28f8a50 .delay (20,20,20) L_0x28f8a50/d;
L_0x28f8bf0/d .functor NOT 1, L_0x28f8a50, C4<0>, C4<0>, C4<0>;
L_0x28f8bf0 .delay (10,10,10) L_0x28f8bf0/d;
v0x27764e0_0 .net "and_in0ncom", 0 0, L_0x28f8960; 1 drivers
v0x2776560_0 .net "and_in1com", 0 0, L_0x28f8620; 1 drivers
v0x27765e0_0 .alias "in0", 0 0, v0x2776d10_0;
v0x2776680_0 .alias "in1", 0 0, v0x2776c10_0;
v0x2776700_0 .net "nand_in0ncom", 0 0, L_0x28f8810; 1 drivers
v0x27767a0_0 .net "nand_in1com", 0 0, L_0x28f8560; 1 drivers
v0x2776880_0 .net "ncom", 0 0, L_0x28f8750; 1 drivers
v0x2776920_0 .net "nor_wire", 0 0, L_0x28f8a50; 1 drivers
v0x27769c0_0 .alias "result", 0 0, v0x2779700_0;
v0x2776a90_0 .alias "sel0", 0 0, v0x283e7a0_0;
S_0x2775860 .scope module, "nor_or_gate" "nor_or_1bit" 2 25, 5 3, S_0x27731d0;
 .timescale 0 0;
L_0x28f8d20/d .functor NOR 1, L_0x28f6170, L_0x28f6210, C4<0>, C4<0>;
L_0x28f8d20 .delay (20,20,20) L_0x28f8d20/d;
L_0x28f8e50/d .functor NOT 1, L_0x28f8d20, C4<0>, C4<0>, C4<0>;
L_0x28f8e50 .delay (10,10,10) L_0x28f8e50/d;
v0x2775fe0_0 .alias "a", 0 0, v0x2779230_0;
v0x2776060_0 .alias "b", 0 0, v0x27792b0_0;
v0x2776100_0 .net "nor_ab", 0 0, L_0x28f8d20; 1 drivers
v0x2776180_0 .net "or_ab", 0 0, L_0x28f8e50; 1 drivers
v0x2776200_0 .alias "othercontrolsignal", 0 0, v0x283e7a0_0;
v0x2776280_0 .alias "result", 0 0, v0x2779880_0;
S_0x2775950 .scope module, "mux0" "mux_1bit" 5 16, 3 2, S_0x2775860;
 .timescale 0 0;
L_0x28f8fa0/d .functor NAND 1, L_0x28f8e50, v0x27d62f0_0, C4<1>, C4<1>;
L_0x28f8fa0 .delay (20,20,20) L_0x28f8fa0/d;
L_0x28f9060/d .functor NOT 1, L_0x28f8fa0, C4<0>, C4<0>, C4<0>;
L_0x28f9060 .delay (10,10,10) L_0x28f9060/d;
L_0x28f9190/d .functor NOT 1, v0x27d62f0_0, C4<0>, C4<0>, C4<0>;
L_0x28f9190 .delay (10,10,10) L_0x28f9190/d;
L_0x28f9250/d .functor NAND 1, L_0x28f8d20, L_0x28f9190, C4<1>, C4<1>;
L_0x28f9250 .delay (20,20,20) L_0x28f9250/d;
L_0x28f93a0/d .functor NOT 1, L_0x28f9250, C4<0>, C4<0>, C4<0>;
L_0x28f93a0 .delay (10,10,10) L_0x28f93a0/d;
L_0x28f9490/d .functor NOR 1, L_0x28f93a0, L_0x28f9060, C4<0>, C4<0>;
L_0x28f9490 .delay (20,20,20) L_0x28f9490/d;
L_0x28f9630/d .functor NOT 1, L_0x28f9490, C4<0>, C4<0>, C4<0>;
L_0x28f9630 .delay (10,10,10) L_0x28f9630/d;
v0x2775a40_0 .net "and_in0ncom", 0 0, L_0x28f93a0; 1 drivers
v0x2775ac0_0 .net "and_in1com", 0 0, L_0x28f9060; 1 drivers
v0x2775b40_0 .alias "in0", 0 0, v0x2776100_0;
v0x2775bc0_0 .alias "in1", 0 0, v0x2776180_0;
v0x2775c40_0 .net "nand_in0ncom", 0 0, L_0x28f9250; 1 drivers
v0x2775cc0_0 .net "nand_in1com", 0 0, L_0x28f8fa0; 1 drivers
v0x2775d40_0 .net "ncom", 0 0, L_0x28f9190; 1 drivers
v0x2775dc0_0 .net "nor_wire", 0 0, L_0x28f9490; 1 drivers
v0x2775e90_0 .alias "result", 0 0, v0x2779880_0;
v0x2775f60_0 .alias "sel0", 0 0, v0x283e7a0_0;
S_0x27732c0 .scope module, "mainMux" "mux_alu" 2 28, 3 22, S_0x27731d0;
 .timescale 0 0;
v0x27750b0_0 .alias "in0", 0 0, v0x27795f0_0;
v0x2775160_0 .alias "in1", 0 0, v0x2779990_0;
v0x2775210_0 .alias "in2", 0 0, v0x2779700_0;
v0x27752c0_0 .alias "in3", 0 0, v0x2779880_0;
v0x27753a0_0 .net "in4", 0 0, C4<0>; 1 drivers
v0x2775450_0 .alias "result", 0 0, v0x2779440_0;
v0x27754d0_0 .net "sel0", 0 0, L_0x28fb750; 1 drivers
v0x2775550_0 .net "sel1", 0 0, L_0x28fb7f0; 1 drivers
v0x27755d0_0 .net "sel2", 0 0, L_0x28fb920; 1 drivers
v0x2775680_0 .net "w0", 0 0, L_0x28f9df0; 1 drivers
v0x2775760_0 .net "w1", 0 0, L_0x28fa570; 1 drivers
v0x27757e0_0 .net "w2", 0 0, L_0x28fadc0; 1 drivers
S_0x2774960 .scope module, "mux00" "mux_1bit" 3 37, 3 2, S_0x27732c0;
 .timescale 0 0;
L_0x28f9760/d .functor NAND 1, L_0x28f8190, L_0x28fb750, C4<1>, C4<1>;
L_0x28f9760 .delay (20,20,20) L_0x28f9760/d;
L_0x28f9820/d .functor NOT 1, L_0x28f9760, C4<0>, C4<0>, C4<0>;
L_0x28f9820 .delay (10,10,10) L_0x28f9820/d;
L_0x28f9950/d .functor NOT 1, L_0x28fb750, C4<0>, C4<0>, C4<0>;
L_0x28f9950 .delay (10,10,10) L_0x28f9950/d;
L_0x28f9aa0/d .functor NAND 1, L_0x28f7430, L_0x28f9950, C4<1>, C4<1>;
L_0x28f9aa0 .delay (20,20,20) L_0x28f9aa0/d;
L_0x28f9b60/d .functor NOT 1, L_0x28f9aa0, C4<0>, C4<0>, C4<0>;
L_0x28f9b60 .delay (10,10,10) L_0x28f9b60/d;
L_0x28f9c50/d .functor NOR 1, L_0x28f9b60, L_0x28f9820, C4<0>, C4<0>;
L_0x28f9c50 .delay (20,20,20) L_0x28f9c50/d;
L_0x28f9df0/d .functor NOT 1, L_0x28f9c50, C4<0>, C4<0>, C4<0>;
L_0x28f9df0 .delay (10,10,10) L_0x28f9df0/d;
v0x2774a50_0 .net "and_in0ncom", 0 0, L_0x28f9b60; 1 drivers
v0x2774b10_0 .net "and_in1com", 0 0, L_0x28f9820; 1 drivers
v0x2774bb0_0 .alias "in0", 0 0, v0x27795f0_0;
v0x2774c50_0 .alias "in1", 0 0, v0x2779990_0;
v0x2774cd0_0 .net "nand_in0ncom", 0 0, L_0x28f9aa0; 1 drivers
v0x2774d70_0 .net "nand_in1com", 0 0, L_0x28f9760; 1 drivers
v0x2774e10_0 .net "ncom", 0 0, L_0x28f9950; 1 drivers
v0x2774eb0_0 .net "nor_wire", 0 0, L_0x28f9c50; 1 drivers
v0x2774f50_0 .alias "result", 0 0, v0x2775680_0;
v0x2774fd0_0 .alias "sel0", 0 0, v0x27754d0_0;
S_0x2774210 .scope module, "mux01" "mux_1bit" 3 38, 3 2, S_0x27732c0;
 .timescale 0 0;
L_0x28f9f20/d .functor NAND 1, L_0x28f9630, L_0x28fb750, C4<1>, C4<1>;
L_0x28f9f20 .delay (20,20,20) L_0x28f9f20/d;
L_0x28f9fe0/d .functor NOT 1, L_0x28f9f20, C4<0>, C4<0>, C4<0>;
L_0x28f9fe0 .delay (10,10,10) L_0x28f9fe0/d;
L_0x28fa110/d .functor NOT 1, L_0x28fb750, C4<0>, C4<0>, C4<0>;
L_0x28fa110 .delay (10,10,10) L_0x28fa110/d;
L_0x28fa1d0/d .functor NAND 1, L_0x28f8bf0, L_0x28fa110, C4<1>, C4<1>;
L_0x28fa1d0 .delay (20,20,20) L_0x28fa1d0/d;
L_0x28fa2e0/d .functor NOT 1, L_0x28fa1d0, C4<0>, C4<0>, C4<0>;
L_0x28fa2e0 .delay (10,10,10) L_0x28fa2e0/d;
L_0x28fa3d0/d .functor NOR 1, L_0x28fa2e0, L_0x28f9fe0, C4<0>, C4<0>;
L_0x28fa3d0 .delay (20,20,20) L_0x28fa3d0/d;
L_0x28fa570/d .functor NOT 1, L_0x28fa3d0, C4<0>, C4<0>, C4<0>;
L_0x28fa570 .delay (10,10,10) L_0x28fa570/d;
v0x2774300_0 .net "and_in0ncom", 0 0, L_0x28fa2e0; 1 drivers
v0x27743c0_0 .net "and_in1com", 0 0, L_0x28f9fe0; 1 drivers
v0x2774460_0 .alias "in0", 0 0, v0x2779700_0;
v0x2774500_0 .alias "in1", 0 0, v0x2779880_0;
v0x2774580_0 .net "nand_in0ncom", 0 0, L_0x28fa1d0; 1 drivers
v0x2774620_0 .net "nand_in1com", 0 0, L_0x28f9f20; 1 drivers
v0x27746c0_0 .net "ncom", 0 0, L_0x28fa110; 1 drivers
v0x2774760_0 .net "nor_wire", 0 0, L_0x28fa3d0; 1 drivers
v0x2774800_0 .alias "result", 0 0, v0x2775760_0;
v0x2774880_0 .alias "sel0", 0 0, v0x27754d0_0;
S_0x2773ac0 .scope module, "mux1" "mux_1bit" 3 39, 3 2, S_0x27732c0;
 .timescale 0 0;
L_0x28fa6a0/d .functor NAND 1, L_0x28fa570, L_0x28fb7f0, C4<1>, C4<1>;
L_0x28fa6a0 .delay (20,20,20) L_0x28fa6a0/d;
L_0x28fa7f0/d .functor NOT 1, L_0x28fa6a0, C4<0>, C4<0>, C4<0>;
L_0x28fa7f0 .delay (10,10,10) L_0x28fa7f0/d;
L_0x28fa920/d .functor NOT 1, L_0x28fb7f0, C4<0>, C4<0>, C4<0>;
L_0x28fa920 .delay (10,10,10) L_0x28fa920/d;
L_0x28fa9e0/d .functor NAND 1, L_0x28f9df0, L_0x28fa920, C4<1>, C4<1>;
L_0x28fa9e0 .delay (20,20,20) L_0x28fa9e0/d;
L_0x28fab30/d .functor NOT 1, L_0x28fa9e0, C4<0>, C4<0>, C4<0>;
L_0x28fab30 .delay (10,10,10) L_0x28fab30/d;
L_0x28fac20/d .functor NOR 1, L_0x28fab30, L_0x28fa7f0, C4<0>, C4<0>;
L_0x28fac20 .delay (20,20,20) L_0x28fac20/d;
L_0x28fadc0/d .functor NOT 1, L_0x28fac20, C4<0>, C4<0>, C4<0>;
L_0x28fadc0 .delay (10,10,10) L_0x28fadc0/d;
v0x2773bb0_0 .net "and_in0ncom", 0 0, L_0x28fab30; 1 drivers
v0x2773c70_0 .net "and_in1com", 0 0, L_0x28fa7f0; 1 drivers
v0x2773d10_0 .alias "in0", 0 0, v0x2775680_0;
v0x2773db0_0 .alias "in1", 0 0, v0x2775760_0;
v0x2773e30_0 .net "nand_in0ncom", 0 0, L_0x28fa9e0; 1 drivers
v0x2773ed0_0 .net "nand_in1com", 0 0, L_0x28fa6a0; 1 drivers
v0x2773f70_0 .net "ncom", 0 0, L_0x28fa920; 1 drivers
v0x2774010_0 .net "nor_wire", 0 0, L_0x28fac20; 1 drivers
v0x27740b0_0 .alias "result", 0 0, v0x27757e0_0;
v0x2774130_0 .alias "sel0", 0 0, v0x2775550_0;
S_0x27733b0 .scope module, "mux2" "mux_1bit" 3 40, 3 2, S_0x27732c0;
 .timescale 0 0;
L_0x28faef0/d .functor NAND 1, C4<0>, L_0x28fb920, C4<1>, C4<1>;
L_0x28faef0 .delay (20,20,20) L_0x28faef0/d;
L_0x28fb050/d .functor NOT 1, L_0x28faef0, C4<0>, C4<0>, C4<0>;
L_0x28fb050 .delay (10,10,10) L_0x28fb050/d;
L_0x28fb180/d .functor NOT 1, L_0x28fb920, C4<0>, C4<0>, C4<0>;
L_0x28fb180 .delay (10,10,10) L_0x28fb180/d;
L_0x28fb240/d .functor NAND 1, L_0x28fadc0, L_0x28fb180, C4<1>, C4<1>;
L_0x28fb240 .delay (20,20,20) L_0x28fb240/d;
L_0x28fb390/d .functor NOT 1, L_0x28fb240, C4<0>, C4<0>, C4<0>;
L_0x28fb390 .delay (10,10,10) L_0x28fb390/d;
L_0x28fb480/d .functor NOR 1, L_0x28fb390, L_0x28fb050, C4<0>, C4<0>;
L_0x28fb480 .delay (20,20,20) L_0x28fb480/d;
L_0x28fb620/d .functor NOT 1, L_0x28fb480, C4<0>, C4<0>, C4<0>;
L_0x28fb620 .delay (10,10,10) L_0x28fb620/d;
v0x27734a0_0 .net "and_in0ncom", 0 0, L_0x28fb390; 1 drivers
v0x2773520_0 .net "and_in1com", 0 0, L_0x28fb050; 1 drivers
v0x27735a0_0 .alias "in0", 0 0, v0x27757e0_0;
v0x2773640_0 .alias "in1", 0 0, v0x27753a0_0;
v0x27736c0_0 .net "nand_in0ncom", 0 0, L_0x28fb240; 1 drivers
v0x2773760_0 .net "nand_in1com", 0 0, L_0x28faef0; 1 drivers
v0x2773840_0 .net "ncom", 0 0, L_0x28fb180; 1 drivers
v0x27738e0_0 .net "nor_wire", 0 0, L_0x28fb480; 1 drivers
v0x2773980_0 .alias "result", 0 0, v0x2779440_0;
v0x2773a20_0 .alias "sel0", 0 0, v0x27755d0_0;
S_0x276c610 .scope generate, "ALU32[29]" "ALU32[29]" 2 105, 2 105, S_0x2765440;
 .timescale 0 0;
P_0x276afa8 .param/l "i" 2 105, +C4<011101>;
S_0x276c740 .scope module, "_alu" "ALU_1bit" 2 106, 2 3, S_0x276c610;
 .timescale 0 0;
L_0x28f0620/d .functor NOT 1, L_0x28fbcd0, C4<0>, C4<0>, C4<0>;
L_0x28f0620 .delay (10,10,10) L_0x28f0620/d;
v0x2772550_0 .net "carryin", 0 0, L_0x28fbd70; 1 drivers
v0x2772640_0 .net "carryout", 0 0, L_0x28fd670; 1 drivers
v0x27726c0_0 .alias "invertB", 0 0, v0x283e550_0;
v0x2772740_0 .alias "muxIndex", 2 0, v0x283e5d0_0;
v0x27727c0_0 .net "notB", 0 0, L_0x28f0620; 1 drivers
v0x2772840_0 .net "operandA", 0 0, L_0x28fbc30; 1 drivers
v0x27728c0_0 .net "operandB", 0 0, L_0x28fbcd0; 1 drivers
v0x27729d0_0 .alias "othercontrolsignal", 0 0, v0x283e7a0_0;
v0x2772a50_0 .net "result", 0 0, L_0x2901160; 1 drivers
v0x2772b20_0 .net "trueB", 0 0, L_0x28fc4c0; 1 drivers
v0x2772c00_0 .net "wAddSub", 0 0, L_0x28fcfa0; 1 drivers
v0x2772d10_0 .net "wNandAnd", 0 0, L_0x28fe730; 1 drivers
v0x2772e90_0 .net "wNorOr", 0 0, L_0x28ff170; 1 drivers
v0x2772fa0_0 .net "wXor", 0 0, L_0x28fdcd0; 1 drivers
L_0x2901290 .part v0x283cb80_0, 0, 1;
L_0x2901330 .part v0x283cb80_0, 1, 1;
L_0x2901460 .part v0x283cb80_0, 2, 1;
S_0x2771d80 .scope module, "mux_invertB" "mux_1bit" 2 18, 3 2, S_0x276c740;
 .timescale 0 0;
L_0x28f63f0/d .functor NAND 1, L_0x28f0620, v0x283cb00_0, C4<1>, C4<1>;
L_0x28f63f0 .delay (20,20,20) L_0x28f63f0/d;
L_0x28fc0a0/d .functor NOT 1, L_0x28f63f0, C4<0>, C4<0>, C4<0>;
L_0x28fc0a0 .delay (10,10,10) L_0x28fc0a0/d;
L_0x28fc100/d .functor NOT 1, v0x283cb00_0, C4<0>, C4<0>, C4<0>;
L_0x28fc100 .delay (10,10,10) L_0x28fc100/d;
L_0x28fc160/d .functor NAND 1, L_0x28fbcd0, L_0x28fc100, C4<1>, C4<1>;
L_0x28fc160 .delay (20,20,20) L_0x28fc160/d;
L_0x28fc250/d .functor NOT 1, L_0x28fc160, C4<0>, C4<0>, C4<0>;
L_0x28fc250 .delay (10,10,10) L_0x28fc250/d;
L_0x28fc340/d .functor NOR 1, L_0x28fc250, L_0x28fc0a0, C4<0>, C4<0>;
L_0x28fc340 .delay (20,20,20) L_0x28fc340/d;
L_0x28fc4c0/d .functor NOT 1, L_0x28fc340, C4<0>, C4<0>, C4<0>;
L_0x28fc4c0 .delay (10,10,10) L_0x28fc4c0/d;
v0x2771e70_0 .net "and_in0ncom", 0 0, L_0x28fc250; 1 drivers
v0x2771f30_0 .net "and_in1com", 0 0, L_0x28fc0a0; 1 drivers
v0x2771fd0_0 .alias "in0", 0 0, v0x27728c0_0;
v0x2772050_0 .alias "in1", 0 0, v0x27727c0_0;
v0x27720d0_0 .net "nand_in0ncom", 0 0, L_0x28fc160; 1 drivers
v0x2772170_0 .net "nand_in1com", 0 0, L_0x28f63f0; 1 drivers
v0x2772210_0 .net "ncom", 0 0, L_0x28fc100; 1 drivers
v0x27722b0_0 .net "nor_wire", 0 0, L_0x28fc340; 1 drivers
v0x27723a0_0 .alias "result", 0 0, v0x2772b20_0;
v0x2772470_0 .alias "sel0", 0 0, v0x283e550_0;
S_0x2770a90 .scope module, "adder" "adder_1bit" 2 22, 4 1, S_0x276c740;
 .timescale 0 0;
L_0x28fd0b0/d .functor NAND 1, L_0x28fbc30, L_0x28fc4c0, C4<1>, C4<1>;
L_0x28fd0b0 .delay (20,20,20) L_0x28fd0b0/d;
L_0x28fd220/d .functor NOT 1, L_0x28fd0b0, C4<0>, C4<0>, C4<0>;
L_0x28fd220 .delay (10,10,10) L_0x28fd220/d;
L_0x28fd330/d .functor NAND 1, L_0x28fbd70, L_0x28fca00, C4<1>, C4<1>;
L_0x28fd330 .delay (20,20,20) L_0x28fd330/d;
L_0x28fd3f0/d .functor NOT 1, L_0x28fd330, C4<0>, C4<0>, C4<0>;
L_0x28fd3f0 .delay (10,10,10) L_0x28fd3f0/d;
L_0x28fd500/d .functor NOR 1, L_0x28fd3f0, L_0x28fd220, C4<0>, C4<0>;
L_0x28fd500 .delay (20,20,20) L_0x28fd500/d;
L_0x28fd670/d .functor NOT 1, L_0x28fd500, C4<0>, C4<0>, C4<0>;
L_0x28fd670 .delay (10,10,10) L_0x28fd670/d;
v0x2771670_0 .alias "a", 0 0, v0x2772840_0;
v0x2771780_0 .net "and_ab", 0 0, L_0x28fd220; 1 drivers
v0x2771820_0 .net "and_xor_ab_c", 0 0, L_0x28fd3f0; 1 drivers
v0x27718c0_0 .alias "b", 0 0, v0x2772b20_0;
v0x2771940_0 .alias "carryin", 0 0, v0x2772550_0;
v0x27719c0_0 .alias "carryout", 0 0, v0x2772640_0;
v0x2771a80_0 .net "nand_ab", 0 0, L_0x28fd0b0; 1 drivers
v0x2771b00_0 .net "nand_xor_ab_c", 0 0, L_0x28fd330; 1 drivers
v0x2771b80_0 .net "nco", 0 0, L_0x28fd500; 1 drivers
v0x2771c20_0 .alias "sum", 0 0, v0x2772c00_0;
v0x2771d00_0 .net "xor_ab", 0 0, L_0x28fca00; 1 drivers
S_0x2771120 .scope module, "xor_1" "xor_1bit" 4 13, 5 35, S_0x2770a90;
 .timescale 0 0;
L_0x28fc5f0/d .functor NAND 1, L_0x28fbc30, L_0x28fc4c0, C4<1>, C4<1>;
L_0x28fc5f0 .delay (20,20,20) L_0x28fc5f0/d;
L_0x28fc6b0/d .functor NOR 1, L_0x28fbc30, L_0x28fc4c0, C4<0>, C4<0>;
L_0x28fc6b0 .delay (20,20,20) L_0x28fc6b0/d;
L_0x28fc790/d .functor NOT 1, L_0x28fc6b0, C4<0>, C4<0>, C4<0>;
L_0x28fc790 .delay (10,10,10) L_0x28fc790/d;
L_0x28fc8a0/d .functor NAND 1, L_0x28fc790, L_0x28fc5f0, C4<1>, C4<1>;
L_0x28fc8a0 .delay (20,20,20) L_0x28fc8a0/d;
L_0x28fca00/d .functor NOT 1, L_0x28fc8a0, C4<0>, C4<0>, C4<0>;
L_0x28fca00 .delay (10,10,10) L_0x28fca00/d;
v0x2771210_0 .alias "a", 0 0, v0x2772840_0;
v0x27712b0_0 .alias "b", 0 0, v0x2772b20_0;
v0x2771350_0 .net "nand_ab", 0 0, L_0x28fc5f0; 1 drivers
v0x27713f0_0 .net "nor_ab", 0 0, L_0x28fc6b0; 1 drivers
v0x2771470_0 .net "nxor_ab", 0 0, L_0x28fc8a0; 1 drivers
v0x2771510_0 .net "or_ab", 0 0, L_0x28fc790; 1 drivers
v0x27715f0_0 .alias "result", 0 0, v0x2771d00_0;
S_0x2770b80 .scope module, "xor_2" "xor_1bit" 4 14, 5 35, S_0x2770a90;
 .timescale 0 0;
L_0x28fcb10/d .functor NAND 1, L_0x28fca00, L_0x28fbd70, C4<1>, C4<1>;
L_0x28fcb10 .delay (20,20,20) L_0x28fcb10/d;
L_0x28fcc60/d .functor NOR 1, L_0x28fca00, L_0x28fbd70, C4<0>, C4<0>;
L_0x28fcc60 .delay (20,20,20) L_0x28fcc60/d;
L_0x28fcdd0/d .functor NOT 1, L_0x28fcc60, C4<0>, C4<0>, C4<0>;
L_0x28fcdd0 .delay (10,10,10) L_0x28fcdd0/d;
L_0x28fce90/d .functor NAND 1, L_0x28fcdd0, L_0x28fcb10, C4<1>, C4<1>;
L_0x28fce90 .delay (20,20,20) L_0x28fce90/d;
L_0x28fcfa0/d .functor NOT 1, L_0x28fce90, C4<0>, C4<0>, C4<0>;
L_0x28fcfa0 .delay (10,10,10) L_0x28fcfa0/d;
v0x2770c70_0 .alias "a", 0 0, v0x2771d00_0;
v0x2770d10_0 .alias "b", 0 0, v0x2772550_0;
v0x2770db0_0 .net "nand_ab", 0 0, L_0x28fcb10; 1 drivers
v0x2770e50_0 .net "nor_ab", 0 0, L_0x28fcc60; 1 drivers
v0x2770ed0_0 .net "nxor_ab", 0 0, L_0x28fce90; 1 drivers
v0x2770f70_0 .net "or_ab", 0 0, L_0x28fcdd0; 1 drivers
v0x2771050_0 .alias "result", 0 0, v0x2772c00_0;
S_0x2770540 .scope module, "xor_gate" "xor_1bit" 2 23, 5 35, S_0x276c740;
 .timescale 0 0;
L_0x28fd830/d .functor NAND 1, L_0x28fbc30, L_0x28fbcd0, C4<1>, C4<1>;
L_0x28fd830 .delay (20,20,20) L_0x28fd830/d;
L_0x28fd8f0/d .functor NOR 1, L_0x28fbc30, L_0x28fbcd0, C4<0>, C4<0>;
L_0x28fd8f0 .delay (20,20,20) L_0x28fd8f0/d;
L_0x28fda80/d .functor NOT 1, L_0x28fd8f0, C4<0>, C4<0>, C4<0>;
L_0x28fda80 .delay (10,10,10) L_0x28fda80/d;
L_0x28fdb70/d .functor NAND 1, L_0x28fda80, L_0x28fd830, C4<1>, C4<1>;
L_0x28fdb70 .delay (20,20,20) L_0x28fdb70/d;
L_0x28fdcd0/d .functor NOT 1, L_0x28fdb70, C4<0>, C4<0>, C4<0>;
L_0x28fdcd0 .delay (10,10,10) L_0x28fdcd0/d;
v0x2770630_0 .alias "a", 0 0, v0x2772840_0;
v0x27706b0_0 .alias "b", 0 0, v0x27728c0_0;
v0x2770780_0 .net "nand_ab", 0 0, L_0x28fd830; 1 drivers
v0x2770800_0 .net "nor_ab", 0 0, L_0x28fd8f0; 1 drivers
v0x2770880_0 .net "nxor_ab", 0 0, L_0x28fdb70; 1 drivers
v0x2770900_0 .net "or_ab", 0 0, L_0x28fda80; 1 drivers
v0x27709c0_0 .alias "result", 0 0, v0x2772fa0_0;
S_0x276f8c0 .scope module, "nand_and_gate" "nand_and_1bit" 2 24, 5 19, S_0x276c740;
 .timescale 0 0;
L_0x28fde20/d .functor NAND 1, L_0x28fbc30, L_0x28fbcd0, C4<1>, C4<1>;
L_0x28fde20 .delay (20,20,20) L_0x28fde20/d;
L_0x28fdf50/d .functor NOT 1, L_0x28fde20, C4<0>, C4<0>, C4<0>;
L_0x28fdf50 .delay (10,10,10) L_0x28fdf50/d;
v0x2770130_0 .alias "a", 0 0, v0x2772840_0;
v0x27701d0_0 .net "and_ab", 0 0, L_0x28fdf50; 1 drivers
v0x2770250_0 .alias "b", 0 0, v0x27728c0_0;
v0x27702d0_0 .net "nand_ab", 0 0, L_0x28fde20; 1 drivers
v0x27703b0_0 .alias "othercontrolsignal", 0 0, v0x283e7a0_0;
v0x276bf80_0 .alias "result", 0 0, v0x2772d10_0;
S_0x276f9b0 .scope module, "mux0" "mux_1bit" 5 32, 3 2, S_0x276f8c0;
 .timescale 0 0;
L_0x28fe0a0/d .functor NAND 1, L_0x28fdf50, v0x27d62f0_0, C4<1>, C4<1>;
L_0x28fe0a0 .delay (20,20,20) L_0x28fe0a0/d;
L_0x28fe160/d .functor NOT 1, L_0x28fe0a0, C4<0>, C4<0>, C4<0>;
L_0x28fe160 .delay (10,10,10) L_0x28fe160/d;
L_0x28fe290/d .functor NOT 1, v0x27d62f0_0, C4<0>, C4<0>, C4<0>;
L_0x28fe290 .delay (10,10,10) L_0x28fe290/d;
L_0x28fe350/d .functor NAND 1, L_0x28fde20, L_0x28fe290, C4<1>, C4<1>;
L_0x28fe350 .delay (20,20,20) L_0x28fe350/d;
L_0x28fe4a0/d .functor NOT 1, L_0x28fe350, C4<0>, C4<0>, C4<0>;
L_0x28fe4a0 .delay (10,10,10) L_0x28fe4a0/d;
L_0x28fe590/d .functor NOR 1, L_0x28fe4a0, L_0x28fe160, C4<0>, C4<0>;
L_0x28fe590 .delay (20,20,20) L_0x28fe590/d;
L_0x28fe730/d .functor NOT 1, L_0x28fe590, C4<0>, C4<0>, C4<0>;
L_0x28fe730 .delay (10,10,10) L_0x28fe730/d;
v0x276faa0_0 .net "and_in0ncom", 0 0, L_0x28fe4a0; 1 drivers
v0x276fb20_0 .net "and_in1com", 0 0, L_0x28fe160; 1 drivers
v0x276fba0_0 .alias "in0", 0 0, v0x27702d0_0;
v0x276fc40_0 .alias "in1", 0 0, v0x27701d0_0;
v0x276fcc0_0 .net "nand_in0ncom", 0 0, L_0x28fe350; 1 drivers
v0x276fd60_0 .net "nand_in1com", 0 0, L_0x28fe0a0; 1 drivers
v0x276fe40_0 .net "ncom", 0 0, L_0x28fe290; 1 drivers
v0x276fee0_0 .net "nor_wire", 0 0, L_0x28fe590; 1 drivers
v0x276ff80_0 .alias "result", 0 0, v0x2772d10_0;
v0x2770050_0 .alias "sel0", 0 0, v0x283e7a0_0;
S_0x276ee20 .scope module, "nor_or_gate" "nor_or_1bit" 2 25, 5 3, S_0x276c740;
 .timescale 0 0;
L_0x28fe860/d .functor NOR 1, L_0x28fbc30, L_0x28fbcd0, C4<0>, C4<0>;
L_0x28fe860 .delay (20,20,20) L_0x28fe860/d;
L_0x28fe990/d .functor NOT 1, L_0x28fe860, C4<0>, C4<0>, C4<0>;
L_0x28fe990 .delay (10,10,10) L_0x28fe990/d;
v0x276f5a0_0 .alias "a", 0 0, v0x2772840_0;
v0x276f620_0 .alias "b", 0 0, v0x27728c0_0;
v0x276f6c0_0 .net "nor_ab", 0 0, L_0x28fe860; 1 drivers
v0x276f740_0 .net "or_ab", 0 0, L_0x28fe990; 1 drivers
v0x276f7c0_0 .alias "othercontrolsignal", 0 0, v0x283e7a0_0;
v0x276f840_0 .alias "result", 0 0, v0x2772e90_0;
S_0x276ef10 .scope module, "mux0" "mux_1bit" 5 16, 3 2, S_0x276ee20;
 .timescale 0 0;
L_0x28feae0/d .functor NAND 1, L_0x28fe990, v0x27d62f0_0, C4<1>, C4<1>;
L_0x28feae0 .delay (20,20,20) L_0x28feae0/d;
L_0x28feba0/d .functor NOT 1, L_0x28feae0, C4<0>, C4<0>, C4<0>;
L_0x28feba0 .delay (10,10,10) L_0x28feba0/d;
L_0x28fecd0/d .functor NOT 1, v0x27d62f0_0, C4<0>, C4<0>, C4<0>;
L_0x28fecd0 .delay (10,10,10) L_0x28fecd0/d;
L_0x28fed90/d .functor NAND 1, L_0x28fe860, L_0x28fecd0, C4<1>, C4<1>;
L_0x28fed90 .delay (20,20,20) L_0x28fed90/d;
L_0x28feee0/d .functor NOT 1, L_0x28fed90, C4<0>, C4<0>, C4<0>;
L_0x28feee0 .delay (10,10,10) L_0x28feee0/d;
L_0x28fefd0/d .functor NOR 1, L_0x28feee0, L_0x28feba0, C4<0>, C4<0>;
L_0x28fefd0 .delay (20,20,20) L_0x28fefd0/d;
L_0x28ff170/d .functor NOT 1, L_0x28fefd0, C4<0>, C4<0>, C4<0>;
L_0x28ff170 .delay (10,10,10) L_0x28ff170/d;
v0x276f000_0 .net "and_in0ncom", 0 0, L_0x28feee0; 1 drivers
v0x276f080_0 .net "and_in1com", 0 0, L_0x28feba0; 1 drivers
v0x276f100_0 .alias "in0", 0 0, v0x276f6c0_0;
v0x276f180_0 .alias "in1", 0 0, v0x276f740_0;
v0x276f200_0 .net "nand_in0ncom", 0 0, L_0x28fed90; 1 drivers
v0x276f280_0 .net "nand_in1com", 0 0, L_0x28feae0; 1 drivers
v0x276f300_0 .net "ncom", 0 0, L_0x28fecd0; 1 drivers
v0x276f380_0 .net "nor_wire", 0 0, L_0x28fefd0; 1 drivers
v0x276f450_0 .alias "result", 0 0, v0x2772e90_0;
v0x276f520_0 .alias "sel0", 0 0, v0x283e7a0_0;
S_0x276c830 .scope module, "mainMux" "mux_alu" 2 28, 3 22, S_0x276c740;
 .timescale 0 0;
v0x276e670_0 .alias "in0", 0 0, v0x2772c00_0;
v0x276e720_0 .alias "in1", 0 0, v0x2772fa0_0;
v0x276e7d0_0 .alias "in2", 0 0, v0x2772d10_0;
v0x276e880_0 .alias "in3", 0 0, v0x2772e90_0;
v0x276e960_0 .net "in4", 0 0, C4<0>; 1 drivers
v0x276ea10_0 .alias "result", 0 0, v0x2772a50_0;
v0x276ea90_0 .net "sel0", 0 0, L_0x2901290; 1 drivers
v0x276eb10_0 .net "sel1", 0 0, L_0x2901330; 1 drivers
v0x276eb90_0 .net "sel2", 0 0, L_0x2901460; 1 drivers
v0x276ec40_0 .net "w0", 0 0, L_0x28ff930; 1 drivers
v0x276ed20_0 .net "w1", 0 0, L_0x29000b0; 1 drivers
v0x276eda0_0 .net "w2", 0 0, L_0x2900900; 1 drivers
S_0x276def0 .scope module, "mux00" "mux_1bit" 3 37, 3 2, S_0x276c830;
 .timescale 0 0;
L_0x28ff2a0/d .functor NAND 1, L_0x28fdcd0, L_0x2901290, C4<1>, C4<1>;
L_0x28ff2a0 .delay (20,20,20) L_0x28ff2a0/d;
L_0x28ff360/d .functor NOT 1, L_0x28ff2a0, C4<0>, C4<0>, C4<0>;
L_0x28ff360 .delay (10,10,10) L_0x28ff360/d;
L_0x28ff490/d .functor NOT 1, L_0x2901290, C4<0>, C4<0>, C4<0>;
L_0x28ff490 .delay (10,10,10) L_0x28ff490/d;
L_0x28ff5e0/d .functor NAND 1, L_0x28fcfa0, L_0x28ff490, C4<1>, C4<1>;
L_0x28ff5e0 .delay (20,20,20) L_0x28ff5e0/d;
L_0x28ff6a0/d .functor NOT 1, L_0x28ff5e0, C4<0>, C4<0>, C4<0>;
L_0x28ff6a0 .delay (10,10,10) L_0x28ff6a0/d;
L_0x28ff790/d .functor NOR 1, L_0x28ff6a0, L_0x28ff360, C4<0>, C4<0>;
L_0x28ff790 .delay (20,20,20) L_0x28ff790/d;
L_0x28ff930/d .functor NOT 1, L_0x28ff790, C4<0>, C4<0>, C4<0>;
L_0x28ff930 .delay (10,10,10) L_0x28ff930/d;
v0x276dfe0_0 .net "and_in0ncom", 0 0, L_0x28ff6a0; 1 drivers
v0x276e0a0_0 .net "and_in1com", 0 0, L_0x28ff360; 1 drivers
v0x276e140_0 .alias "in0", 0 0, v0x2772c00_0;
v0x276e1e0_0 .alias "in1", 0 0, v0x2772fa0_0;
v0x276e260_0 .net "nand_in0ncom", 0 0, L_0x28ff5e0; 1 drivers
v0x276e300_0 .net "nand_in1com", 0 0, L_0x28ff2a0; 1 drivers
v0x276e3a0_0 .net "ncom", 0 0, L_0x28ff490; 1 drivers
v0x276e440_0 .net "nor_wire", 0 0, L_0x28ff790; 1 drivers
v0x276e4e0_0 .alias "result", 0 0, v0x276ec40_0;
v0x276e560_0 .alias "sel0", 0 0, v0x276ea90_0;
S_0x276d7a0 .scope module, "mux01" "mux_1bit" 3 38, 3 2, S_0x276c830;
 .timescale 0 0;
L_0x28ffa60/d .functor NAND 1, L_0x28ff170, L_0x2901290, C4<1>, C4<1>;
L_0x28ffa60 .delay (20,20,20) L_0x28ffa60/d;
L_0x28ffb20/d .functor NOT 1, L_0x28ffa60, C4<0>, C4<0>, C4<0>;
L_0x28ffb20 .delay (10,10,10) L_0x28ffb20/d;
L_0x28ffc50/d .functor NOT 1, L_0x2901290, C4<0>, C4<0>, C4<0>;
L_0x28ffc50 .delay (10,10,10) L_0x28ffc50/d;
L_0x28ffd10/d .functor NAND 1, L_0x28fe730, L_0x28ffc50, C4<1>, C4<1>;
L_0x28ffd10 .delay (20,20,20) L_0x28ffd10/d;
L_0x28ffe20/d .functor NOT 1, L_0x28ffd10, C4<0>, C4<0>, C4<0>;
L_0x28ffe20 .delay (10,10,10) L_0x28ffe20/d;
L_0x28fff10/d .functor NOR 1, L_0x28ffe20, L_0x28ffb20, C4<0>, C4<0>;
L_0x28fff10 .delay (20,20,20) L_0x28fff10/d;
L_0x29000b0/d .functor NOT 1, L_0x28fff10, C4<0>, C4<0>, C4<0>;
L_0x29000b0 .delay (10,10,10) L_0x29000b0/d;
v0x276d890_0 .net "and_in0ncom", 0 0, L_0x28ffe20; 1 drivers
v0x276d950_0 .net "and_in1com", 0 0, L_0x28ffb20; 1 drivers
v0x276d9f0_0 .alias "in0", 0 0, v0x2772d10_0;
v0x276da90_0 .alias "in1", 0 0, v0x2772e90_0;
v0x276db10_0 .net "nand_in0ncom", 0 0, L_0x28ffd10; 1 drivers
v0x276dbb0_0 .net "nand_in1com", 0 0, L_0x28ffa60; 1 drivers
v0x276dc50_0 .net "ncom", 0 0, L_0x28ffc50; 1 drivers
v0x276dcf0_0 .net "nor_wire", 0 0, L_0x28fff10; 1 drivers
v0x276dd90_0 .alias "result", 0 0, v0x276ed20_0;
v0x276de10_0 .alias "sel0", 0 0, v0x276ea90_0;
S_0x276d050 .scope module, "mux1" "mux_1bit" 3 39, 3 2, S_0x276c830;
 .timescale 0 0;
L_0x29001e0/d .functor NAND 1, L_0x29000b0, L_0x2901330, C4<1>, C4<1>;
L_0x29001e0 .delay (20,20,20) L_0x29001e0/d;
L_0x2900330/d .functor NOT 1, L_0x29001e0, C4<0>, C4<0>, C4<0>;
L_0x2900330 .delay (10,10,10) L_0x2900330/d;
L_0x2900460/d .functor NOT 1, L_0x2901330, C4<0>, C4<0>, C4<0>;
L_0x2900460 .delay (10,10,10) L_0x2900460/d;
L_0x2900520/d .functor NAND 1, L_0x28ff930, L_0x2900460, C4<1>, C4<1>;
L_0x2900520 .delay (20,20,20) L_0x2900520/d;
L_0x2900670/d .functor NOT 1, L_0x2900520, C4<0>, C4<0>, C4<0>;
L_0x2900670 .delay (10,10,10) L_0x2900670/d;
L_0x2900760/d .functor NOR 1, L_0x2900670, L_0x2900330, C4<0>, C4<0>;
L_0x2900760 .delay (20,20,20) L_0x2900760/d;
L_0x2900900/d .functor NOT 1, L_0x2900760, C4<0>, C4<0>, C4<0>;
L_0x2900900 .delay (10,10,10) L_0x2900900/d;
v0x276d140_0 .net "and_in0ncom", 0 0, L_0x2900670; 1 drivers
v0x276d200_0 .net "and_in1com", 0 0, L_0x2900330; 1 drivers
v0x276d2a0_0 .alias "in0", 0 0, v0x276ec40_0;
v0x276d340_0 .alias "in1", 0 0, v0x276ed20_0;
v0x276d3c0_0 .net "nand_in0ncom", 0 0, L_0x2900520; 1 drivers
v0x276d460_0 .net "nand_in1com", 0 0, L_0x29001e0; 1 drivers
v0x276d500_0 .net "ncom", 0 0, L_0x2900460; 1 drivers
v0x276d5a0_0 .net "nor_wire", 0 0, L_0x2900760; 1 drivers
v0x276d640_0 .alias "result", 0 0, v0x276eda0_0;
v0x276d6c0_0 .alias "sel0", 0 0, v0x276eb10_0;
S_0x276c920 .scope module, "mux2" "mux_1bit" 3 40, 3 2, S_0x276c830;
 .timescale 0 0;
L_0x2900a30/d .functor NAND 1, C4<0>, L_0x2901460, C4<1>, C4<1>;
L_0x2900a30 .delay (20,20,20) L_0x2900a30/d;
L_0x2900b90/d .functor NOT 1, L_0x2900a30, C4<0>, C4<0>, C4<0>;
L_0x2900b90 .delay (10,10,10) L_0x2900b90/d;
L_0x2900cc0/d .functor NOT 1, L_0x2901460, C4<0>, C4<0>, C4<0>;
L_0x2900cc0 .delay (10,10,10) L_0x2900cc0/d;
L_0x2900d80/d .functor NAND 1, L_0x2900900, L_0x2900cc0, C4<1>, C4<1>;
L_0x2900d80 .delay (20,20,20) L_0x2900d80/d;
L_0x2900ed0/d .functor NOT 1, L_0x2900d80, C4<0>, C4<0>, C4<0>;
L_0x2900ed0 .delay (10,10,10) L_0x2900ed0/d;
L_0x2900fc0/d .functor NOR 1, L_0x2900ed0, L_0x2900b90, C4<0>, C4<0>;
L_0x2900fc0 .delay (20,20,20) L_0x2900fc0/d;
L_0x2901160/d .functor NOT 1, L_0x2900fc0, C4<0>, C4<0>, C4<0>;
L_0x2901160 .delay (10,10,10) L_0x2901160/d;
v0x276ca10_0 .net "and_in0ncom", 0 0, L_0x2900ed0; 1 drivers
v0x276ca90_0 .net "and_in1com", 0 0, L_0x2900b90; 1 drivers
v0x276cb30_0 .alias "in0", 0 0, v0x276eda0_0;
v0x276cbd0_0 .alias "in1", 0 0, v0x276e960_0;
v0x276cc50_0 .net "nand_in0ncom", 0 0, L_0x2900d80; 1 drivers
v0x276ccf0_0 .net "nand_in1com", 0 0, L_0x2900a30; 1 drivers
v0x276cdd0_0 .net "ncom", 0 0, L_0x2900cc0; 1 drivers
v0x276ce70_0 .net "nor_wire", 0 0, L_0x2900fc0; 1 drivers
v0x276cf10_0 .alias "result", 0 0, v0x2772a50_0;
v0x276cfb0_0 .alias "sel0", 0 0, v0x276eb90_0;
S_0x2765b20 .scope generate, "ALU32[30]" "ALU32[30]" 2 105, 2 105, S_0x2765440;
 .timescale 0 0;
P_0x2761478 .param/l "i" 2 105, +C4<011110>;
S_0x2765c90 .scope module, "_alu" "ALU_1bit" 2 106, 2 3, S_0x2765b20;
 .timescale 0 0;
L_0x276e900/d .functor NOT 1, L_0x29018e0, C4<0>, C4<0>, C4<0>;
L_0x276e900 .delay (10,10,10) L_0x276e900/d;
v0x276bad0_0 .net "carryin", 0 0, L_0x2901980; 1 drivers
v0x276bb70_0 .net "carryout", 0 0, L_0x2903990; 1 drivers
v0x276bbf0_0 .alias "invertB", 0 0, v0x283e550_0;
v0x276bc70_0 .alias "muxIndex", 2 0, v0x283e5d0_0;
v0x276bcf0_0 .net "notB", 0 0, L_0x276e900; 1 drivers
v0x276bd70_0 .net "operandA", 0 0, L_0x2901840; 1 drivers
v0x276bdf0_0 .net "operandB", 0 0, L_0x29018e0; 1 drivers
v0x276bf00_0 .alias "othercontrolsignal", 0 0, v0x283e7a0_0;
v0x276c010_0 .net "result", 0 0, L_0x2907480; 1 drivers
v0x276c090_0 .net "trueB", 0 0, L_0x283bee0; 1 drivers
v0x276c170_0 .net "wAddSub", 0 0, L_0x2903290; 1 drivers
v0x276c280_0 .net "wNandAnd", 0 0, L_0x2904a50; 1 drivers
v0x276c400_0 .net "wNorOr", 0 0, L_0x2905490; 1 drivers
v0x276c510_0 .net "wXor", 0 0, L_0x2903ff0; 1 drivers
L_0x29075b0 .part v0x283cb80_0, 0, 1;
L_0x2907650 .part v0x283cb80_0, 1, 1;
L_0x2907780 .part v0x283cb80_0, 2, 1;
S_0x276b2e0 .scope module, "mux_invertB" "mux_1bit" 2 18, 3 2, S_0x2765c90;
 .timescale 0 0;
L_0x28fbeb0/d .functor NAND 1, L_0x276e900, v0x283cb00_0, C4<1>, C4<1>;
L_0x28fbeb0 .delay (20,20,20) L_0x28fbeb0/d;
L_0x28fbf90/d .functor NOT 1, L_0x28fbeb0, C4<0>, C4<0>, C4<0>;
L_0x28fbf90 .delay (10,10,10) L_0x28fbf90/d;
L_0x2901c30/d .functor NOT 1, v0x283cb00_0, C4<0>, C4<0>, C4<0>;
L_0x2901c30 .delay (10,10,10) L_0x2901c30/d;
L_0x283bb40/d .functor NAND 1, L_0x29018e0, L_0x2901c30, C4<1>, C4<1>;
L_0x283bb40 .delay (20,20,20) L_0x283bb40/d;
L_0x283bc50/d .functor NOT 1, L_0x283bb40, C4<0>, C4<0>, C4<0>;
L_0x283bc50 .delay (10,10,10) L_0x283bc50/d;
L_0x283bd40/d .functor NOR 1, L_0x283bc50, L_0x28fbf90, C4<0>, C4<0>;
L_0x283bd40 .delay (20,20,20) L_0x283bd40/d;
L_0x283bee0/d .functor NOT 1, L_0x283bd40, C4<0>, C4<0>, C4<0>;
L_0x283bee0 .delay (10,10,10) L_0x283bee0/d;
v0x276b3d0_0 .net "and_in0ncom", 0 0, L_0x283bc50; 1 drivers
v0x276b490_0 .net "and_in1com", 0 0, L_0x28fbf90; 1 drivers
v0x276b530_0 .alias "in0", 0 0, v0x276bdf0_0;
v0x276b5b0_0 .alias "in1", 0 0, v0x276bcf0_0;
v0x276b630_0 .net "nand_in0ncom", 0 0, L_0x283bb40; 1 drivers
v0x276b6d0_0 .net "nand_in1com", 0 0, L_0x28fbeb0; 1 drivers
v0x276b770_0 .net "ncom", 0 0, L_0x2901c30; 1 drivers
v0x276b810_0 .net "nor_wire", 0 0, L_0x283bd40; 1 drivers
v0x276b900_0 .alias "result", 0 0, v0x276c090_0;
v0x276b9d0_0 .alias "sel0", 0 0, v0x283e550_0;
S_0x2769ff0 .scope module, "adder" "adder_1bit" 2 22, 4 1, S_0x2765c90;
 .timescale 0 0;
L_0x29033a0/d .functor NAND 1, L_0x2901840, L_0x283bee0, C4<1>, C4<1>;
L_0x29033a0 .delay (20,20,20) L_0x29033a0/d;
L_0x2903510/d .functor NOT 1, L_0x29033a0, C4<0>, C4<0>, C4<0>;
L_0x2903510 .delay (10,10,10) L_0x2903510/d;
L_0x2903620/d .functor NAND 1, L_0x2901980, L_0x2902d90, C4<1>, C4<1>;
L_0x2903620 .delay (20,20,20) L_0x2903620/d;
L_0x29036e0/d .functor NOT 1, L_0x2903620, C4<0>, C4<0>, C4<0>;
L_0x29036e0 .delay (10,10,10) L_0x29036e0/d;
L_0x2903820/d .functor NOR 1, L_0x29036e0, L_0x2903510, C4<0>, C4<0>;
L_0x2903820 .delay (20,20,20) L_0x2903820/d;
L_0x2903990/d .functor NOT 1, L_0x2903820, C4<0>, C4<0>, C4<0>;
L_0x2903990 .delay (10,10,10) L_0x2903990/d;
v0x276abd0_0 .alias "a", 0 0, v0x276bd70_0;
v0x276ace0_0 .net "and_ab", 0 0, L_0x2903510; 1 drivers
v0x276ad80_0 .net "and_xor_ab_c", 0 0, L_0x29036e0; 1 drivers
v0x276ae20_0 .alias "b", 0 0, v0x276c090_0;
v0x276aea0_0 .alias "carryin", 0 0, v0x276bad0_0;
v0x276af20_0 .alias "carryout", 0 0, v0x276bb70_0;
v0x276afe0_0 .net "nand_ab", 0 0, L_0x29033a0; 1 drivers
v0x276b060_0 .net "nand_xor_ab_c", 0 0, L_0x2903620; 1 drivers
v0x276b0e0_0 .net "nco", 0 0, L_0x2903820; 1 drivers
v0x276b180_0 .alias "sum", 0 0, v0x276c170_0;
v0x276b260_0 .net "xor_ab", 0 0, L_0x2902d90; 1 drivers
S_0x276a680 .scope module, "xor_1" "xor_1bit" 4 13, 5 35, S_0x2769ff0;
 .timescale 0 0;
L_0x283c050/d .functor NAND 1, L_0x2901840, L_0x283bee0, C4<1>, C4<1>;
L_0x283c050 .delay (20,20,20) L_0x283c050/d;
L_0x283c110/d .functor NOR 1, L_0x2901840, L_0x283bee0, C4<0>, C4<0>;
L_0x283c110 .delay (20,20,20) L_0x283c110/d;
L_0x283c1f0/d .functor NOT 1, L_0x283c110, C4<0>, C4<0>, C4<0>;
L_0x283c1f0 .delay (10,10,10) L_0x283c1f0/d;
L_0x2902ca0/d .functor NAND 1, L_0x283c1f0, L_0x283c050, C4<1>, C4<1>;
L_0x2902ca0 .delay (20,20,20) L_0x2902ca0/d;
L_0x2902d90/d .functor NOT 1, L_0x2902ca0, C4<0>, C4<0>, C4<0>;
L_0x2902d90 .delay (10,10,10) L_0x2902d90/d;
v0x276a770_0 .alias "a", 0 0, v0x276bd70_0;
v0x276a810_0 .alias "b", 0 0, v0x276c090_0;
v0x276a8b0_0 .net "nand_ab", 0 0, L_0x283c050; 1 drivers
v0x276a950_0 .net "nor_ab", 0 0, L_0x283c110; 1 drivers
v0x276a9d0_0 .net "nxor_ab", 0 0, L_0x2902ca0; 1 drivers
v0x276aa70_0 .net "or_ab", 0 0, L_0x283c1f0; 1 drivers
v0x276ab50_0 .alias "result", 0 0, v0x276b260_0;
S_0x276a0e0 .scope module, "xor_2" "xor_1bit" 4 14, 5 35, S_0x2769ff0;
 .timescale 0 0;
L_0x2902e80/d .functor NAND 1, L_0x2902d90, L_0x2901980, C4<1>, C4<1>;
L_0x2902e80 .delay (20,20,20) L_0x2902e80/d;
L_0x2902fb0/d .functor NOR 1, L_0x2902d90, L_0x2901980, C4<0>, C4<0>;
L_0x2902fb0 .delay (20,20,20) L_0x2902fb0/d;
L_0x29030e0/d .functor NOT 1, L_0x2902fb0, C4<0>, C4<0>, C4<0>;
L_0x29030e0 .delay (10,10,10) L_0x29030e0/d;
L_0x2903180/d .functor NAND 1, L_0x29030e0, L_0x2902e80, C4<1>, C4<1>;
L_0x2903180 .delay (20,20,20) L_0x2903180/d;
L_0x2903290/d .functor NOT 1, L_0x2903180, C4<0>, C4<0>, C4<0>;
L_0x2903290 .delay (10,10,10) L_0x2903290/d;
v0x276a1d0_0 .alias "a", 0 0, v0x276b260_0;
v0x276a270_0 .alias "b", 0 0, v0x276bad0_0;
v0x276a310_0 .net "nand_ab", 0 0, L_0x2902e80; 1 drivers
v0x276a3b0_0 .net "nor_ab", 0 0, L_0x2902fb0; 1 drivers
v0x276a430_0 .net "nxor_ab", 0 0, L_0x2903180; 1 drivers
v0x276a4d0_0 .net "or_ab", 0 0, L_0x29030e0; 1 drivers
v0x276a5b0_0 .alias "result", 0 0, v0x276c170_0;
S_0x2769a50 .scope module, "xor_gate" "xor_1bit" 2 23, 5 35, S_0x2765c90;
 .timescale 0 0;
L_0x2903b50/d .functor NAND 1, L_0x2901840, L_0x29018e0, C4<1>, C4<1>;
L_0x2903b50 .delay (20,20,20) L_0x2903b50/d;
L_0x2903c10/d .functor NOR 1, L_0x2901840, L_0x29018e0, C4<0>, C4<0>;
L_0x2903c10 .delay (20,20,20) L_0x2903c10/d;
L_0x2903da0/d .functor NOT 1, L_0x2903c10, C4<0>, C4<0>, C4<0>;
L_0x2903da0 .delay (10,10,10) L_0x2903da0/d;
L_0x2903e90/d .functor NAND 1, L_0x2903da0, L_0x2903b50, C4<1>, C4<1>;
L_0x2903e90 .delay (20,20,20) L_0x2903e90/d;
L_0x2903ff0/d .functor NOT 1, L_0x2903e90, C4<0>, C4<0>, C4<0>;
L_0x2903ff0 .delay (10,10,10) L_0x2903ff0/d;
v0x2769b40_0 .alias "a", 0 0, v0x276bd70_0;
v0x2769c10_0 .alias "b", 0 0, v0x276bdf0_0;
v0x2769ce0_0 .net "nand_ab", 0 0, L_0x2903b50; 1 drivers
v0x2769d60_0 .net "nor_ab", 0 0, L_0x2903c10; 1 drivers
v0x2769de0_0 .net "nxor_ab", 0 0, L_0x2903e90; 1 drivers
v0x2769e60_0 .net "or_ab", 0 0, L_0x2903da0; 1 drivers
v0x2769f20_0 .alias "result", 0 0, v0x276c510_0;
S_0x2768e80 .scope module, "nand_and_gate" "nand_and_1bit" 2 24, 5 19, S_0x2765c90;
 .timescale 0 0;
L_0x2904140/d .functor NAND 1, L_0x2901840, L_0x29018e0, C4<1>, C4<1>;
L_0x2904140 .delay (20,20,20) L_0x2904140/d;
L_0x2904270/d .functor NOT 1, L_0x2904140, C4<0>, C4<0>, C4<0>;
L_0x2904270 .delay (10,10,10) L_0x2904270/d;
v0x27696d0_0 .alias "a", 0 0, v0x276bd70_0;
v0x2769770_0 .net "and_ab", 0 0, L_0x2904270; 1 drivers
v0x27697f0_0 .alias "b", 0 0, v0x276bdf0_0;
v0x2769870_0 .net "nand_ab", 0 0, L_0x2904140; 1 drivers
v0x2769950_0 .alias "othercontrolsignal", 0 0, v0x283e7a0_0;
v0x27699d0_0 .alias "result", 0 0, v0x276c280_0;
S_0x2768f70 .scope module, "mux0" "mux_1bit" 5 32, 3 2, S_0x2768e80;
 .timescale 0 0;
L_0x29043c0/d .functor NAND 1, L_0x2904270, v0x27d62f0_0, C4<1>, C4<1>;
L_0x29043c0 .delay (20,20,20) L_0x29043c0/d;
L_0x2904480/d .functor NOT 1, L_0x29043c0, C4<0>, C4<0>, C4<0>;
L_0x2904480 .delay (10,10,10) L_0x2904480/d;
L_0x29045b0/d .functor NOT 1, v0x27d62f0_0, C4<0>, C4<0>, C4<0>;
L_0x29045b0 .delay (10,10,10) L_0x29045b0/d;
L_0x2904670/d .functor NAND 1, L_0x2904140, L_0x29045b0, C4<1>, C4<1>;
L_0x2904670 .delay (20,20,20) L_0x2904670/d;
L_0x29047c0/d .functor NOT 1, L_0x2904670, C4<0>, C4<0>, C4<0>;
L_0x29047c0 .delay (10,10,10) L_0x29047c0/d;
L_0x29048b0/d .functor NOR 1, L_0x29047c0, L_0x2904480, C4<0>, C4<0>;
L_0x29048b0 .delay (20,20,20) L_0x29048b0/d;
L_0x2904a50/d .functor NOT 1, L_0x29048b0, C4<0>, C4<0>, C4<0>;
L_0x2904a50 .delay (10,10,10) L_0x2904a50/d;
v0x2769060_0 .net "and_in0ncom", 0 0, L_0x29047c0; 1 drivers
v0x27690e0_0 .net "and_in1com", 0 0, L_0x2904480; 1 drivers
v0x2769160_0 .alias "in0", 0 0, v0x2769870_0;
v0x27691e0_0 .alias "in1", 0 0, v0x2769770_0;
v0x2769260_0 .net "nand_in0ncom", 0 0, L_0x2904670; 1 drivers
v0x2769300_0 .net "nand_in1com", 0 0, L_0x29043c0; 1 drivers
v0x27693e0_0 .net "ncom", 0 0, L_0x29045b0; 1 drivers
v0x2769480_0 .net "nor_wire", 0 0, L_0x29048b0; 1 drivers
v0x2769520_0 .alias "result", 0 0, v0x276c280_0;
v0x27695f0_0 .alias "sel0", 0 0, v0x283e7a0_0;
S_0x2768380 .scope module, "nor_or_gate" "nor_or_1bit" 2 25, 5 3, S_0x2765c90;
 .timescale 0 0;
L_0x2904b80/d .functor NOR 1, L_0x2901840, L_0x29018e0, C4<0>, C4<0>;
L_0x2904b80 .delay (20,20,20) L_0x2904b80/d;
L_0x2904cb0/d .functor NOT 1, L_0x2904b80, C4<0>, C4<0>, C4<0>;
L_0x2904cb0 .delay (10,10,10) L_0x2904cb0/d;
v0x2768b60_0 .alias "a", 0 0, v0x276bd70_0;
v0x2768be0_0 .alias "b", 0 0, v0x276bdf0_0;
v0x2768c80_0 .net "nor_ab", 0 0, L_0x2904b80; 1 drivers
v0x2768d00_0 .net "or_ab", 0 0, L_0x2904cb0; 1 drivers
v0x2768d80_0 .alias "othercontrolsignal", 0 0, v0x283e7a0_0;
v0x2768e00_0 .alias "result", 0 0, v0x276c400_0;
S_0x2768470 .scope module, "mux0" "mux_1bit" 5 16, 3 2, S_0x2768380;
 .timescale 0 0;
L_0x2904e00/d .functor NAND 1, L_0x2904cb0, v0x27d62f0_0, C4<1>, C4<1>;
L_0x2904e00 .delay (20,20,20) L_0x2904e00/d;
L_0x2904ec0/d .functor NOT 1, L_0x2904e00, C4<0>, C4<0>, C4<0>;
L_0x2904ec0 .delay (10,10,10) L_0x2904ec0/d;
L_0x2904ff0/d .functor NOT 1, v0x27d62f0_0, C4<0>, C4<0>, C4<0>;
L_0x2904ff0 .delay (10,10,10) L_0x2904ff0/d;
L_0x29050b0/d .functor NAND 1, L_0x2904b80, L_0x2904ff0, C4<1>, C4<1>;
L_0x29050b0 .delay (20,20,20) L_0x29050b0/d;
L_0x2905200/d .functor NOT 1, L_0x29050b0, C4<0>, C4<0>, C4<0>;
L_0x2905200 .delay (10,10,10) L_0x2905200/d;
L_0x29052f0/d .functor NOR 1, L_0x2905200, L_0x2904ec0, C4<0>, C4<0>;
L_0x29052f0 .delay (20,20,20) L_0x29052f0/d;
L_0x2905490/d .functor NOT 1, L_0x29052f0, C4<0>, C4<0>, C4<0>;
L_0x2905490 .delay (10,10,10) L_0x2905490/d;
v0x2768560_0 .net "and_in0ncom", 0 0, L_0x2905200; 1 drivers
v0x27685e0_0 .net "and_in1com", 0 0, L_0x2904ec0; 1 drivers
v0x2768660_0 .alias "in0", 0 0, v0x2768c80_0;
v0x27686e0_0 .alias "in1", 0 0, v0x2768d00_0;
v0x2768760_0 .net "nand_in0ncom", 0 0, L_0x29050b0; 1 drivers
v0x27687e0_0 .net "nand_in1com", 0 0, L_0x2904e00; 1 drivers
v0x2768860_0 .net "ncom", 0 0, L_0x2904ff0; 1 drivers
v0x27688e0_0 .net "nor_wire", 0 0, L_0x29052f0; 1 drivers
v0x27689b0_0 .alias "result", 0 0, v0x276c400_0;
v0x2768a80_0 .alias "sel0", 0 0, v0x283e7a0_0;
S_0x2765d80 .scope module, "mainMux" "mux_alu" 2 28, 3 22, S_0x2765c90;
 .timescale 0 0;
v0x2767c10_0 .alias "in0", 0 0, v0x276c170_0;
v0x2767cc0_0 .alias "in1", 0 0, v0x276c510_0;
v0x2767d70_0 .alias "in2", 0 0, v0x276c280_0;
v0x2767e20_0 .alias "in3", 0 0, v0x276c400_0;
v0x2767f00_0 .net "in4", 0 0, C4<0>; 1 drivers
v0x2767fb0_0 .alias "result", 0 0, v0x276c010_0;
v0x2768030_0 .net "sel0", 0 0, L_0x29075b0; 1 drivers
v0x27680b0_0 .net "sel1", 0 0, L_0x2907650; 1 drivers
v0x2768130_0 .net "sel2", 0 0, L_0x2907780; 1 drivers
v0x27681b0_0 .net "w0", 0 0, L_0x2905c50; 1 drivers
v0x2768230_0 .net "w1", 0 0, L_0x29063d0; 1 drivers
v0x27682b0_0 .net "w2", 0 0, L_0x2906c20; 1 drivers
S_0x2767460 .scope module, "mux00" "mux_1bit" 3 37, 3 2, S_0x2765d80;
 .timescale 0 0;
L_0x29055c0/d .functor NAND 1, L_0x2903ff0, L_0x29075b0, C4<1>, C4<1>;
L_0x29055c0 .delay (20,20,20) L_0x29055c0/d;
L_0x2905680/d .functor NOT 1, L_0x29055c0, C4<0>, C4<0>, C4<0>;
L_0x2905680 .delay (10,10,10) L_0x2905680/d;
L_0x29057b0/d .functor NOT 1, L_0x29075b0, C4<0>, C4<0>, C4<0>;
L_0x29057b0 .delay (10,10,10) L_0x29057b0/d;
L_0x2905900/d .functor NAND 1, L_0x2903290, L_0x29057b0, C4<1>, C4<1>;
L_0x2905900 .delay (20,20,20) L_0x2905900/d;
L_0x29059c0/d .functor NOT 1, L_0x2905900, C4<0>, C4<0>, C4<0>;
L_0x29059c0 .delay (10,10,10) L_0x29059c0/d;
L_0x2905ab0/d .functor NOR 1, L_0x29059c0, L_0x2905680, C4<0>, C4<0>;
L_0x2905ab0 .delay (20,20,20) L_0x2905ab0/d;
L_0x2905c50/d .functor NOT 1, L_0x2905ab0, C4<0>, C4<0>, C4<0>;
L_0x2905c50 .delay (10,10,10) L_0x2905c50/d;
v0x2767550_0 .net "and_in0ncom", 0 0, L_0x29059c0; 1 drivers
v0x2767610_0 .net "and_in1com", 0 0, L_0x2905680; 1 drivers
v0x27676b0_0 .alias "in0", 0 0, v0x276c170_0;
v0x2767750_0 .alias "in1", 0 0, v0x276c510_0;
v0x2767800_0 .net "nand_in0ncom", 0 0, L_0x2905900; 1 drivers
v0x27678a0_0 .net "nand_in1com", 0 0, L_0x29055c0; 1 drivers
v0x2767940_0 .net "ncom", 0 0, L_0x29057b0; 1 drivers
v0x27679e0_0 .net "nor_wire", 0 0, L_0x2905ab0; 1 drivers
v0x2767a80_0 .alias "result", 0 0, v0x27681b0_0;
v0x2767b00_0 .alias "sel0", 0 0, v0x2768030_0;
S_0x2766d10 .scope module, "mux01" "mux_1bit" 3 38, 3 2, S_0x2765d80;
 .timescale 0 0;
L_0x2905d80/d .functor NAND 1, L_0x2905490, L_0x29075b0, C4<1>, C4<1>;
L_0x2905d80 .delay (20,20,20) L_0x2905d80/d;
L_0x2905e40/d .functor NOT 1, L_0x2905d80, C4<0>, C4<0>, C4<0>;
L_0x2905e40 .delay (10,10,10) L_0x2905e40/d;
L_0x2905f70/d .functor NOT 1, L_0x29075b0, C4<0>, C4<0>, C4<0>;
L_0x2905f70 .delay (10,10,10) L_0x2905f70/d;
L_0x2906030/d .functor NAND 1, L_0x2904a50, L_0x2905f70, C4<1>, C4<1>;
L_0x2906030 .delay (20,20,20) L_0x2906030/d;
L_0x2906140/d .functor NOT 1, L_0x2906030, C4<0>, C4<0>, C4<0>;
L_0x2906140 .delay (10,10,10) L_0x2906140/d;
L_0x2906230/d .functor NOR 1, L_0x2906140, L_0x2905e40, C4<0>, C4<0>;
L_0x2906230 .delay (20,20,20) L_0x2906230/d;
L_0x29063d0/d .functor NOT 1, L_0x2906230, C4<0>, C4<0>, C4<0>;
L_0x29063d0 .delay (10,10,10) L_0x29063d0/d;
v0x2766e00_0 .net "and_in0ncom", 0 0, L_0x2906140; 1 drivers
v0x2766ec0_0 .net "and_in1com", 0 0, L_0x2905e40; 1 drivers
v0x2766f60_0 .alias "in0", 0 0, v0x276c280_0;
v0x2767000_0 .alias "in1", 0 0, v0x276c400_0;
v0x2767080_0 .net "nand_in0ncom", 0 0, L_0x2906030; 1 drivers
v0x2767120_0 .net "nand_in1com", 0 0, L_0x2905d80; 1 drivers
v0x27671c0_0 .net "ncom", 0 0, L_0x2905f70; 1 drivers
v0x2767260_0 .net "nor_wire", 0 0, L_0x2906230; 1 drivers
v0x2767300_0 .alias "result", 0 0, v0x2768230_0;
v0x2767380_0 .alias "sel0", 0 0, v0x2768030_0;
S_0x27665c0 .scope module, "mux1" "mux_1bit" 3 39, 3 2, S_0x2765d80;
 .timescale 0 0;
L_0x2906500/d .functor NAND 1, L_0x29063d0, L_0x2907650, C4<1>, C4<1>;
L_0x2906500 .delay (20,20,20) L_0x2906500/d;
L_0x2906650/d .functor NOT 1, L_0x2906500, C4<0>, C4<0>, C4<0>;
L_0x2906650 .delay (10,10,10) L_0x2906650/d;
L_0x2906780/d .functor NOT 1, L_0x2907650, C4<0>, C4<0>, C4<0>;
L_0x2906780 .delay (10,10,10) L_0x2906780/d;
L_0x2906840/d .functor NAND 1, L_0x2905c50, L_0x2906780, C4<1>, C4<1>;
L_0x2906840 .delay (20,20,20) L_0x2906840/d;
L_0x2906990/d .functor NOT 1, L_0x2906840, C4<0>, C4<0>, C4<0>;
L_0x2906990 .delay (10,10,10) L_0x2906990/d;
L_0x2906a80/d .functor NOR 1, L_0x2906990, L_0x2906650, C4<0>, C4<0>;
L_0x2906a80 .delay (20,20,20) L_0x2906a80/d;
L_0x2906c20/d .functor NOT 1, L_0x2906a80, C4<0>, C4<0>, C4<0>;
L_0x2906c20 .delay (10,10,10) L_0x2906c20/d;
v0x27666b0_0 .net "and_in0ncom", 0 0, L_0x2906990; 1 drivers
v0x2766770_0 .net "and_in1com", 0 0, L_0x2906650; 1 drivers
v0x2766810_0 .alias "in0", 0 0, v0x27681b0_0;
v0x27668b0_0 .alias "in1", 0 0, v0x2768230_0;
v0x2766930_0 .net "nand_in0ncom", 0 0, L_0x2906840; 1 drivers
v0x27669d0_0 .net "nand_in1com", 0 0, L_0x2906500; 1 drivers
v0x2766a70_0 .net "ncom", 0 0, L_0x2906780; 1 drivers
v0x2766b10_0 .net "nor_wire", 0 0, L_0x2906a80; 1 drivers
v0x2766bb0_0 .alias "result", 0 0, v0x27682b0_0;
v0x2766c30_0 .alias "sel0", 0 0, v0x27680b0_0;
S_0x2765e70 .scope module, "mux2" "mux_1bit" 3 40, 3 2, S_0x2765d80;
 .timescale 0 0;
L_0x2906d50/d .functor NAND 1, C4<0>, L_0x2907780, C4<1>, C4<1>;
L_0x2906d50 .delay (20,20,20) L_0x2906d50/d;
L_0x2906eb0/d .functor NOT 1, L_0x2906d50, C4<0>, C4<0>, C4<0>;
L_0x2906eb0 .delay (10,10,10) L_0x2906eb0/d;
L_0x2906fe0/d .functor NOT 1, L_0x2907780, C4<0>, C4<0>, C4<0>;
L_0x2906fe0 .delay (10,10,10) L_0x2906fe0/d;
L_0x29070a0/d .functor NAND 1, L_0x2906c20, L_0x2906fe0, C4<1>, C4<1>;
L_0x29070a0 .delay (20,20,20) L_0x29070a0/d;
L_0x29071f0/d .functor NOT 1, L_0x29070a0, C4<0>, C4<0>, C4<0>;
L_0x29071f0 .delay (10,10,10) L_0x29071f0/d;
L_0x29072e0/d .functor NOR 1, L_0x29071f0, L_0x2906eb0, C4<0>, C4<0>;
L_0x29072e0 .delay (20,20,20) L_0x29072e0/d;
L_0x2907480/d .functor NOT 1, L_0x29072e0, C4<0>, C4<0>, C4<0>;
L_0x2907480 .delay (10,10,10) L_0x2907480/d;
v0x2765f60_0 .net "and_in0ncom", 0 0, L_0x29071f0; 1 drivers
v0x2766000_0 .net "and_in1com", 0 0, L_0x2906eb0; 1 drivers
v0x27660a0_0 .alias "in0", 0 0, v0x27682b0_0;
v0x2766140_0 .alias "in1", 0 0, v0x2767f00_0;
v0x27661c0_0 .net "nand_in0ncom", 0 0, L_0x29070a0; 1 drivers
v0x2766260_0 .net "nand_in1com", 0 0, L_0x2906d50; 1 drivers
v0x2766340_0 .net "ncom", 0 0, L_0x2906fe0; 1 drivers
v0x27663e0_0 .net "nor_wire", 0 0, L_0x29072e0; 1 drivers
v0x2766480_0 .alias "result", 0 0, v0x276c010_0;
v0x2766520_0 .alias "sel0", 0 0, v0x2768130_0;
    .scope S_0x2762ae0;
T_0 ;
    %wait E_0x27594d0;
    %load/v 8, v0x2762bd0_0, 3;
    %cmpi/u 8, 0, 3;
    %jmp/1 T_0.0, 6;
    %cmpi/u 8, 1, 3;
    %jmp/1 T_0.1, 6;
    %cmpi/u 8, 2, 3;
    %jmp/1 T_0.2, 6;
    %cmpi/u 8, 5, 3;
    %jmp/1 T_0.3, 6;
    %cmpi/u 8, 4, 3;
    %jmp/1 T_0.4, 6;
    %cmpi/u 8, 6, 3;
    %jmp/1 T_0.5, 6;
    %cmpi/u 8, 7, 3;
    %jmp/1 T_0.6, 6;
    %cmpi/u 8, 3, 3;
    %jmp/1 T_0.7, 6;
    %jmp T_0.8;
T_0.0 ;
    %set/v v0x2762cf0_0, 0, 3;
    %set/v v0x2762c70_0, 0, 1;
    %set/v v0x2762e00_0, 0, 1;
    %jmp T_0.8;
T_0.1 ;
    %set/v v0x2762cf0_0, 0, 3;
    %set/v v0x2762c70_0, 1, 1;
    %set/v v0x2762e00_0, 0, 1;
    %jmp T_0.8;
T_0.2 ;
    %movi 8, 1, 3;
    %set/v v0x2762cf0_0, 8, 3;
    %set/v v0x2762c70_0, 0, 1;
    %set/v v0x2762e00_0, 0, 1;
    %jmp T_0.8;
T_0.3 ;
    %movi 8, 2, 3;
    %set/v v0x2762cf0_0, 8, 3;
    %set/v v0x2762c70_0, 0, 1;
    %set/v v0x2762e00_0, 0, 1;
    %jmp T_0.8;
T_0.4 ;
    %movi 8, 2, 3;
    %set/v v0x2762cf0_0, 8, 3;
    %set/v v0x2762c70_0, 0, 1;
    %set/v v0x2762e00_0, 1, 1;
    %jmp T_0.8;
T_0.5 ;
    %movi 8, 3, 3;
    %set/v v0x2762cf0_0, 8, 3;
    %set/v v0x2762c70_0, 0, 1;
    %set/v v0x2762e00_0, 0, 1;
    %jmp T_0.8;
T_0.6 ;
    %movi 8, 3, 3;
    %set/v v0x2762cf0_0, 8, 3;
    %set/v v0x2762c70_0, 0, 1;
    %set/v v0x2762e00_0, 1, 1;
    %jmp T_0.8;
T_0.7 ;
    %movi 8, 4, 3;
    %set/v v0x2762cf0_0, 8, 3;
    %set/v v0x2762c70_0, 1, 1;
    %set/v v0x2762e00_0, 0, 1;
    %jmp T_0.8;
T_0.8 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x283c990;
T_1 ;
    %wait E_0x2837d60;
    %load/v 8, v0x283ca80_0, 3;
    %cmpi/u 8, 0, 3;
    %jmp/1 T_1.0, 6;
    %cmpi/u 8, 1, 3;
    %jmp/1 T_1.1, 6;
    %cmpi/u 8, 2, 3;
    %jmp/1 T_1.2, 6;
    %cmpi/u 8, 5, 3;
    %jmp/1 T_1.3, 6;
    %cmpi/u 8, 4, 3;
    %jmp/1 T_1.4, 6;
    %cmpi/u 8, 6, 3;
    %jmp/1 T_1.5, 6;
    %cmpi/u 8, 7, 3;
    %jmp/1 T_1.6, 6;
    %cmpi/u 8, 3, 3;
    %jmp/1 T_1.7, 6;
    %jmp T_1.8;
T_1.0 ;
    %set/v v0x283cb80_0, 0, 3;
    %set/v v0x283cb00_0, 0, 1;
    %set/v v0x27d62f0_0, 0, 1;
    %jmp T_1.8;
T_1.1 ;
    %set/v v0x283cb80_0, 0, 3;
    %set/v v0x283cb00_0, 1, 1;
    %set/v v0x27d62f0_0, 0, 1;
    %jmp T_1.8;
T_1.2 ;
    %movi 8, 1, 3;
    %set/v v0x283cb80_0, 8, 3;
    %set/v v0x283cb00_0, 0, 1;
    %set/v v0x27d62f0_0, 0, 1;
    %jmp T_1.8;
T_1.3 ;
    %movi 8, 2, 3;
    %set/v v0x283cb80_0, 8, 3;
    %set/v v0x283cb00_0, 0, 1;
    %set/v v0x27d62f0_0, 0, 1;
    %jmp T_1.8;
T_1.4 ;
    %movi 8, 2, 3;
    %set/v v0x283cb80_0, 8, 3;
    %set/v v0x283cb00_0, 0, 1;
    %set/v v0x27d62f0_0, 1, 1;
    %jmp T_1.8;
T_1.5 ;
    %movi 8, 3, 3;
    %set/v v0x283cb80_0, 8, 3;
    %set/v v0x283cb00_0, 0, 1;
    %set/v v0x27d62f0_0, 0, 1;
    %jmp T_1.8;
T_1.6 ;
    %movi 8, 3, 3;
    %set/v v0x283cb80_0, 8, 3;
    %set/v v0x283cb00_0, 0, 1;
    %set/v v0x27d62f0_0, 1, 1;
    %jmp T_1.8;
T_1.7 ;
    %movi 8, 4, 3;
    %set/v v0x283cb80_0, 8, 3;
    %set/v v0x283cb00_0, 1, 1;
    %set/v v0x27d62f0_0, 0, 1;
    %jmp T_1.8;
T_1.8 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x2723580;
T_2 ;
    %movi 8, 2863311530, 32;
    %set/v v0x283efc0_0, 8, 32;
    %movi 8, 3435973836, 32;
    %set/v v0x283f040_0, 8, 32;
    %movi 8, 5, 3;
    %set/v v0x283eec0_0, 8, 3;
    %delay 1000, 0;
    %load/v 8, v0x283f180_0, 32;
    %movi 40, 2004318071, 32;
    %cmp/u 8, 40, 32;
    %inv 4, 1;
    %jmp/0xz  T_2.0, 4;
    %set/v v0x283ef40_0, 0, 1;
    %vpi_call 6 27 "$display", "Test Case 1 Failed: NAND implementation failed";
    %jmp T_2.1;
T_2.0 ;
    %vpi_call 6 30 "$display", "Test Case 1 Passed";
T_2.1 ;
    %movi 8, 2863311530, 32;
    %set/v v0x283efc0_0, 8, 32;
    %movi 8, 3435973836, 32;
    %set/v v0x283f040_0, 8, 32;
    %movi 8, 4, 3;
    %set/v v0x283eec0_0, 8, 3;
    %delay 1000, 0;
    %load/v 8, v0x283f180_0, 32;
    %movi 40, 2290649224, 32;
    %cmp/u 8, 40, 32;
    %inv 4, 1;
    %jmp/0xz  T_2.2, 4;
    %set/v v0x283ef40_0, 0, 1;
    %vpi_call 6 36 "$display", "Test Case 2 Failed: AND implementation failed";
    %jmp T_2.3;
T_2.2 ;
    %vpi_call 6 39 "$display", "Test Case 2 Passed";
T_2.3 ;
    %movi 8, 2863311530, 32;
    %set/v v0x283efc0_0, 8, 32;
    %movi 8, 3435973836, 32;
    %set/v v0x283f040_0, 8, 32;
    %movi 8, 6, 3;
    %set/v v0x283eec0_0, 8, 3;
    %delay 1000, 0;
    %load/v 8, v0x283f180_0, 32;
    %movi 40, 286331153, 32;
    %cmp/u 8, 40, 32;
    %inv 4, 1;
    %jmp/0xz  T_2.4, 4;
    %set/v v0x283ef40_0, 0, 1;
    %vpi_call 6 45 "$display", "Test Case 3 Failed: NOR implementation failed";
    %jmp T_2.5;
T_2.4 ;
    %vpi_call 6 48 "$display", "Test Case 3 Passed";
T_2.5 ;
    %movi 8, 2863311530, 32;
    %set/v v0x283efc0_0, 8, 32;
    %movi 8, 3435973836, 32;
    %set/v v0x283f040_0, 8, 32;
    %set/v v0x283eec0_0, 1, 3;
    %delay 1000, 0;
    %load/v 8, v0x283f180_0, 32;
    %movi 40, 4008636142, 32;
    %cmp/u 8, 40, 32;
    %inv 4, 1;
    %jmp/0xz  T_2.6, 4;
    %set/v v0x283ef40_0, 0, 1;
    %vpi_call 6 54 "$display", "Test Case 4 Failed: OR implementation failed";
    %jmp T_2.7;
T_2.6 ;
    %vpi_call 6 57 "$display", "Test Case 4 Passed";
T_2.7 ;
    %movi 8, 2863311530, 32;
    %set/v v0x283efc0_0, 8, 32;
    %movi 8, 3435973836, 32;
    %set/v v0x283f040_0, 8, 32;
    %movi 8, 2, 3;
    %set/v v0x283eec0_0, 8, 3;
    %delay 1000, 0;
    %load/v 8, v0x283f180_0, 32;
    %movi 40, 1717986918, 32;
    %cmp/u 8, 40, 32;
    %inv 4, 1;
    %jmp/0xz  T_2.8, 4;
    %set/v v0x283ef40_0, 0, 1;
    %vpi_call 6 63 "$display", "Test Case 5 Failed: XOR implementation failed";
    %jmp T_2.9;
T_2.8 ;
    %vpi_call 6 66 "$display", "Test Case 5 Passed";
T_2.9 ;
    %movi 8, 268435456, 32;
    %set/v v0x283efc0_0, 8, 32;
    %movi 8, 536870912, 32;
    %set/v v0x283f040_0, 8, 32;
    %set/v v0x283eec0_0, 0, 3;
    %delay 5000, 0;
    %load/v 8, v0x283f180_0, 32;
    %movi 40, 805306368, 32;
    %cmp/u 8, 40, 32;
    %inv 4, 1;
    %mov 8, 4, 1;
    %load/v 9, v0x283edb0_0, 1;
    %or 8, 9, 1;
    %load/v 9, v0x283f0c0_0, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_2.10, 8;
    %set/v v0x283ef40_0, 0, 1;
    %vpi_call 6 73 "$display", "Test Case 6 Failed: ADD 1 implementation failed";
T_2.10 ;
    %movi 8, 3758096384, 32;
    %set/v v0x283efc0_0, 8, 32;
    %movi 8, 3221225472, 32;
    %set/v v0x283f040_0, 8, 32;
    %set/v v0x283eec0_0, 0, 3;
    %delay 5000, 0;
    %load/v 8, v0x283f180_0, 32;
    %movi 40, 2684354560, 32;
    %cmp/u 8, 40, 32;
    %inv 4, 1;
    %mov 8, 4, 1;
    %load/v 9, v0x283edb0_0, 1;
    %cmpi/u 9, 1, 1;
    %inv 4, 1;
    %or 8, 4, 1;
    %load/v 9, v0x283f0c0_0, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_2.12, 8;
    %set/v v0x283ef40_0, 0, 1;
    %vpi_call 6 79 "$display", "Test Case 6 Failed: ADD 2 implementation failed";
T_2.12 ;
    %movi 8, 1879048192, 32;
    %set/v v0x283efc0_0, 8, 32;
    %movi 8, 536870912, 32;
    %set/v v0x283f040_0, 8, 32;
    %set/v v0x283eec0_0, 0, 3;
    %delay 5000, 0;
    %load/v 8, v0x283f180_0, 32;
    %movi 40, 2415919104, 32;
    %cmp/u 8, 40, 32;
    %inv 4, 1;
    %mov 8, 4, 1;
    %load/v 9, v0x283edb0_0, 1;
    %or 8, 9, 1;
    %load/v 9, v0x283f0c0_0, 1;
    %cmpi/u 9, 1, 1;
    %inv 4, 1;
    %or 8, 4, 1;
    %jmp/0xz  T_2.14, 8;
    %set/v v0x283ef40_0, 0, 1;
    %vpi_call 6 85 "$display", "Test Case 6 Failed: ADD 3 implementation failed";
T_2.14 ;
    %movi 8, 4026531840, 32;
    %set/v v0x283efc0_0, 8, 32;
    %movi 8, 2147483648, 32;
    %set/v v0x283f040_0, 8, 32;
    %set/v v0x283eec0_0, 0, 3;
    %delay 5000, 0;
    %load/v 8, v0x283f180_0, 32;
    %movi 40, 1879048192, 32;
    %cmp/u 8, 40, 32;
    %inv 4, 1;
    %mov 8, 4, 1;
    %load/v 9, v0x283edb0_0, 1;
    %cmpi/u 9, 1, 1;
    %inv 4, 1;
    %or 8, 4, 1;
    %load/v 9, v0x283f0c0_0, 1;
    %cmpi/u 9, 1, 1;
    %inv 4, 1;
    %or 8, 4, 1;
    %jmp/0xz  T_2.16, 8;
    %set/v v0x283ef40_0, 0, 1;
    %vpi_call 6 91 "$display", "Test Case 6 Failed: ADD 4 implementation failed";
T_2.16 ;
    %movi 8, 268435456, 32;
    %set/v v0x283efc0_0, 8, 32;
    %movi 8, 4026531840, 32;
    %set/v v0x283f040_0, 8, 32;
    %set/v v0x283eec0_0, 0, 3;
    %delay 5000, 0;
    %load/v 8, v0x283f180_0, 32;
    %cmpi/u 8, 0, 32;
    %inv 4, 1;
    %mov 8, 4, 1;
    %load/v 9, v0x283edb0_0, 1;
    %cmpi/u 9, 1, 1;
    %inv 4, 1;
    %or 8, 4, 1;
    %load/v 9, v0x283f0c0_0, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_2.18, 8;
    %set/v v0x283ef40_0, 0, 1;
    %vpi_call 6 97 "$display", "Test Case 6 Failed: ADD 5 implementation failed";
    %jmp T_2.19;
T_2.18 ;
    %vpi_call 6 100 "$display", "Last of Test Case 6 Passed";
T_2.19 ;
    %movi 8, 268435456, 32;
    %set/v v0x283efc0_0, 8, 32;
    %movi 8, 3758096384, 32;
    %set/v v0x283f040_0, 8, 32;
    %movi 8, 1, 3;
    %set/v v0x283eec0_0, 8, 3;
    %delay 5000, 0;
    %load/v 8, v0x283f180_0, 32;
    %movi 40, 805306368, 32;
    %cmp/u 8, 40, 32;
    %inv 4, 1;
    %mov 8, 4, 1;
    %load/v 9, v0x283edb0_0, 1;
    %or 8, 9, 1;
    %load/v 9, v0x283f0c0_0, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_2.20, 8;
    %set/v v0x283ef40_0, 0, 1;
    %vpi_call 6 109 "$display", "Test Case 7 Failed: SUB 1 implementation failed";
T_2.20 ;
    %movi 8, 3758096384, 32;
    %set/v v0x283efc0_0, 8, 32;
    %movi 8, 1073741824, 32;
    %set/v v0x283f040_0, 8, 32;
    %movi 8, 1, 3;
    %set/v v0x283eec0_0, 8, 3;
    %delay 5000, 0;
    %load/v 8, v0x283f180_0, 32;
    %movi 40, 2684354560, 32;
    %cmp/u 8, 40, 32;
    %inv 4, 1;
    %mov 8, 4, 1;
    %load/v 9, v0x283edb0_0, 1;
    %cmpi/u 9, 1, 1;
    %inv 4, 1;
    %or 8, 4, 1;
    %load/v 9, v0x283f0c0_0, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_2.22, 8;
    %set/v v0x283ef40_0, 0, 1;
    %vpi_call 6 115 "$display", "Test Case 7 Failed: SUB 2 implementation failed";
T_2.22 ;
    %movi 8, 1879048192, 32;
    %set/v v0x283efc0_0, 8, 32;
    %movi 8, 3758096384, 32;
    %set/v v0x283f040_0, 8, 32;
    %movi 8, 1, 3;
    %set/v v0x283eec0_0, 8, 3;
    %delay 5000, 0;
    %load/v 8, v0x283f180_0, 32;
    %movi 40, 2415919104, 32;
    %cmp/u 8, 40, 32;
    %inv 4, 1;
    %mov 8, 4, 1;
    %load/v 9, v0x283edb0_0, 1;
    %or 8, 9, 1;
    %load/v 9, v0x283f0c0_0, 1;
    %cmpi/u 9, 1, 1;
    %inv 4, 1;
    %or 8, 4, 1;
    %jmp/0xz  T_2.24, 8;
    %set/v v0x283ef40_0, 0, 1;
    %vpi_call 6 121 "$display", "Test Case 7 Failed: SUB 3 implementation failed";
T_2.24 ;
    %movi 8, 4026531840, 32;
    %set/v v0x283efc0_0, 8, 32;
    %movi 8, 2147483648, 32;
    %set/v v0x283f040_0, 8, 32;
    %movi 8, 1, 3;
    %set/v v0x283eec0_0, 8, 3;
    %delay 5000, 0;
    %load/v 8, v0x283f180_0, 32;
    %movi 40, 1879048192, 32;
    %cmp/u 8, 40, 32;
    %inv 4, 1;
    %mov 8, 4, 1;
    %load/v 9, v0x283edb0_0, 1;
    %cmpi/u 9, 1, 1;
    %inv 4, 1;
    %or 8, 4, 1;
    %load/v 9, v0x283f0c0_0, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_2.26, 8;
    %set/v v0x283ef40_0, 0, 1;
    %vpi_call 6 127 "$display", "Test Case 7 Failed: SUB 4 implementation failed";
T_2.26 ;
    %movi 8, 1879048192, 32;
    %set/v v0x283efc0_0, 8, 32;
    %movi 8, 1342177280, 32;
    %set/v v0x283f040_0, 8, 32;
    %movi 8, 1, 3;
    %set/v v0x283eec0_0, 8, 3;
    %delay 5000, 0;
    %load/v 8, v0x283f180_0, 32;
    %movi 40, 536870912, 32;
    %cmp/u 8, 40, 32;
    %inv 4, 1;
    %mov 8, 4, 1;
    %load/v 9, v0x283edb0_0, 1;
    %cmpi/u 9, 1, 1;
    %inv 4, 1;
    %or 8, 4, 1;
    %load/v 9, v0x283f0c0_0, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_2.28, 8;
    %set/v v0x283ef40_0, 0, 1;
    %vpi_call 6 133 "$display", "Test Case 7 Failed: SUB 5 implementation failed";
T_2.28 ;
    %set/v v0x283efc0_0, 1, 32;
    %set/v v0x283f040_0, 1, 32;
    %movi 8, 1, 3;
    %set/v v0x283eec0_0, 8, 3;
    %delay 5000, 0;
    %load/v 8, v0x283f180_0, 32;
    %cmpi/u 8, 0, 32;
    %inv 4, 1;
    %mov 8, 4, 1;
    %load/v 9, v0x283edb0_0, 1;
    %cmpi/u 9, 1, 1;
    %inv 4, 1;
    %or 8, 4, 1;
    %load/v 9, v0x283f0c0_0, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_2.30, 8;
    %set/v v0x283ef40_0, 0, 1;
    %vpi_call 6 139 "$display", "Test Case 7 Failed: SUB 6 implementation failed";
    %jmp T_2.31;
T_2.30 ;
    %vpi_call 6 142 "$display", "Last of Test Case 7 Passed";
T_2.31 ;
    %movi 8, 2147483648, 32;
    %set/v v0x283efc0_0, 8, 32;
    %set/v v0x283f040_0, 1, 32;
    %movi 8, 3, 3;
    %set/v v0x283eec0_0, 8, 3;
    %delay 5000, 0;
    %load/v 8, v0x283f180_0, 32;
    %cmpi/u 8, 1, 32;
    %inv 4, 1;
    %mov 8, 4, 1;
    %load/v 9, v0x283edb0_0, 1;
    %or 8, 9, 1;
    %load/v 9, v0x283f0c0_0, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_2.32, 8;
    %set/v v0x283ef40_0, 0, 1;
    %vpi_call 6 149 "$display", "Test Case 8 Failed: SLT 1 implementation failed";
T_2.32 ;
    %set/v v0x283efc0_0, 1, 32;
    %movi 8, 2147483648, 32;
    %set/v v0x283f040_0, 8, 32;
    %movi 8, 3, 3;
    %set/v v0x283eec0_0, 8, 3;
    %delay 5000, 0;
    %load/v 8, v0x283f180_0, 32;
    %cmpi/u 8, 0, 32;
    %inv 4, 1;
    %mov 8, 4, 1;
    %load/v 9, v0x283edb0_0, 1;
    %cmpi/u 9, 1, 1;
    %inv 4, 1;
    %or 8, 4, 1;
    %load/v 9, v0x283f0c0_0, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_2.34, 8;
    %set/v v0x283ef40_0, 0, 1;
    %vpi_call 6 155 "$display", "Test Case 8 Failed: SLT 2 implementation failed";
T_2.34 ;
    %movi 8, 17895697, 32;
    %set/v v0x283efc0_0, 8, 32;
    %movi 8, 268435455, 32;
    %set/v v0x283f040_0, 8, 32;
    %movi 8, 3, 3;
    %set/v v0x283eec0_0, 8, 3;
    %delay 5000, 0;
    %load/v 8, v0x283f180_0, 32;
    %cmpi/u 8, 1, 32;
    %inv 4, 1;
    %mov 8, 4, 1;
    %load/v 9, v0x283edb0_0, 1;
    %or 8, 9, 1;
    %load/v 9, v0x283f0c0_0, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_2.36, 8;
    %set/v v0x283ef40_0, 0, 1;
    %vpi_call 6 161 "$display", "Test Case 8 Failed: SLT 3 implementation failed";
T_2.36 ;
    %movi 8, 268435455, 32;
    %set/v v0x283efc0_0, 8, 32;
    %movi 8, 17895697, 32;
    %set/v v0x283f040_0, 8, 32;
    %movi 8, 3, 3;
    %set/v v0x283eec0_0, 8, 3;
    %delay 5000, 0;
    %load/v 8, v0x283f180_0, 32;
    %cmpi/u 8, 0, 32;
    %inv 4, 1;
    %mov 8, 4, 1;
    %load/v 9, v0x283edb0_0, 1;
    %cmpi/u 9, 1, 1;
    %inv 4, 1;
    %or 8, 4, 1;
    %load/v 9, v0x283f0c0_0, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_2.38, 8;
    %set/v v0x283ef40_0, 0, 1;
    %vpi_call 6 167 "$display", "Test Case 8 Failed: SLT 4 implementation failed";
T_2.38 ;
    %movi 8, 4026531840, 32;
    %set/v v0x283efc0_0, 8, 32;
    %movi 8, 268435455, 32;
    %set/v v0x283f040_0, 8, 32;
    %movi 8, 3, 3;
    %set/v v0x283eec0_0, 8, 3;
    %delay 5000, 0;
    %load/v 8, v0x283f180_0, 32;
    %cmpi/u 8, 1, 32;
    %inv 4, 1;
    %mov 8, 4, 1;
    %load/v 9, v0x283edb0_0, 1;
    %cmpi/u 9, 1, 1;
    %inv 4, 1;
    %or 8, 4, 1;
    %load/v 9, v0x283f0c0_0, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_2.40, 8;
    %set/v v0x283ef40_0, 0, 1;
    %vpi_call 6 173 "$display", "Test Case 8 Failed: SLT 5 implementation failed";
T_2.40 ;
    %movi 8, 268435455, 32;
    %set/v v0x283efc0_0, 8, 32;
    %movi 8, 4026531840, 32;
    %set/v v0x283f040_0, 8, 32;
    %movi 8, 3, 3;
    %set/v v0x283eec0_0, 8, 3;
    %delay 5000, 0;
    %load/v 8, v0x283f180_0, 32;
    %cmpi/u 8, 0, 32;
    %inv 4, 1;
    %mov 8, 4, 1;
    %load/v 9, v0x283edb0_0, 1;
    %or 8, 9, 1;
    %load/v 9, v0x283f0c0_0, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_2.42, 8;
    %set/v v0x283ef40_0, 0, 1;
    %vpi_call 6 179 "$display", "Test Case 8 Failed: SLT 6 implementation failed";
    %jmp T_2.43;
T_2.42 ;
    %vpi_call 6 182 "$display", "Last of Test Case 8 Passed";
T_2.43 ;
    %vpi_call 6 186 "$display", "------------------------------------------------------";
    %vpi_call 6 187 "$display", " Cm  |        A         B |      Out | Zero | Case";
    %movi 8, 305441741, 32;
    %set/v v0x283efc0_0, 8, 32;
    %movi 8, 305441741, 32;
    %set/v v0x283f040_0, 8, 32;
    %movi 8, 1, 3;
    %set/v v0x283eec0_0, 8, 3;
    %delay 5000, 0;
    %vpi_call 6 189 "$display", " %b | %h  %h | %h |    %b | A-B==0", v0x283eec0_0, v0x283efc0_0, v0x283f040_0, v0x283f180_0, v0x283f200_0;
    %movi 8, 305441741, 32;
    %set/v v0x283efc0_0, 8, 32;
    %movi 8, 2882343476, 32;
    %set/v v0x283f040_0, 8, 32;
    %movi 8, 1, 3;
    %set/v v0x283eec0_0, 8, 3;
    %delay 5000, 0;
    %vpi_call 6 191 "$display", " %b | %h  %h | %h |    %b | A-B!=0", v0x283eec0_0, v0x283efc0_0, v0x283f040_0, v0x283f180_0, v0x283f200_0;
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "./alu.v";
    "./multiplexers.v";
    "./adder.v";
    "./gates.v";
    "alu_32bit.t.v";
