<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml"><head><meta http-equiv="Content-Type" content="text/html; charset=utf-8" /><link rel="stylesheet" type="text/css" href="insn.css" /><meta name="generator" content="iform.xsl" /><title>MRRC -- AArch32</title></head><body><table align="center"><tr><td><div class="topbar"><a href="index.html">Base Instructions</a></div></td><td><div class="topbar"><a href="fpsimdindex.html">SIMD&amp;FP Instructions</a></div></td><td><div class="topbar"><a href="a32_encindex.html">A32 Instructions by Encoding</a></div></td><td><div class="topbar"><a href="t32_encindex.html">T32 Instructions by Encoding</a></div></td><td><div class="topbar"><a href="shared_pseudocode.html">Shared Pseudocode</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr /><h2 class="instruction-section">MRRC</h2><p id="desc">
      <p class="aml">Move to two general-purpose registers from System register. This instruction copies the value of a System register to two general-purpose registers.</p>
      <p class="aml">The System register descriptions identify valid encodings for this instruction. Other encodings are <span class="arm-defined-word">undefined</span>. For more information see <a class="armarm-xref" title="Reference to Armv8 ARM section">About the AArch32 System register interface</a> and <a class="armarm-xref" title="Reference to Armv8 ARM section">General behavior of System registers</a>.</p>
      <p class="aml">In an implementation that includes EL2, <span class="asm-code">MRRC</span> accesses to System registers can be trapped to Hyp mode, meaning that an attempt to execute an <span class="asm-code">MRRC</span> instruction in a Non-secure mode other than Hyp mode, that would be permitted in the absence of the Hyp trap controls, generates a Hyp Trap exception.  For more information, see <a class="armarm-xref" title="Reference to Armv8 ARM section">EL2 configurable instruction enables, disables, and traps</a>.</p>
      <p class="aml">Because of the range of possible traps to Hyp mode, the <span class="asm-code">MRRC</span> pseudocode does not show these possible traps.</p>
    </p>
    <p class="desc">
      It has encodings from the following instruction sets:
       A32 (
      <a href="#a1">A1</a>
      )
       and 
       T32 (
      <a href="#t1">T1</a>
      )
      .
    </p>
    <h3 class="classheading"><a name="a1" id="a1"></a>A1</h3><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td colspan="4" class="lr">!= 1111</td><td class="l">1</td><td>1</td><td>0</td><td>0</td><td class="r">0</td><td class="lr">1</td><td class="lr">0</td><td class="lr">1</td><td colspan="4" class="lr">Rt2</td><td colspan="4" class="lr">Rt</td><td class="l">1</td><td>1</td><td class="r">1</td><td class="lr">coproc&lt;0&gt;</td><td colspan="4" class="lr">opc1</td><td colspan="4" class="lr">CRm</td></tr><tr class="secondrow"><td colspan="4" class="droppedname">cond</td><td colspan="5"></td><td></td><td></td><td></td><td colspan="4"></td><td colspan="4"></td><td colspan="3" class="droppedname">coproc&lt;3:1&gt;</td><td></td><td colspan="4"></td><td colspan="4"></td></tr></tbody></table></div><div class="encoding"><h4 class="encoding">A1</h4><p class="asm-code"><a name="MRRC_A1" id="MRRC_A1"></a>MRRC{<a href="#c" title="See {xref{ARMARM_Babbefhf}{Standard assembler syntax fields}}">&lt;c&gt;</a>}{<a href="#q" title="See {xref{ARMARM_Babbefhf}{Standard assembler syntax fields}}">&lt;q&gt;</a>} <a href="#coproc" title="System register encoding space (field &quot;coproc&lt;0&gt;&quot;) [p14,p15]">&lt;coproc&gt;</a>, {#}<a href="#opc1" title="Opc1 parameter within the System register encoding space [0-15] (field &quot;opc1&quot;)">&lt;opc1&gt;</a>, <a href="#rt" title="First general-purpose register that is transferred into (field &quot;Rt&quot;)">&lt;Rt&gt;</a>, <a href="#rt2" title="Second general-purpose register that is transferred into (field &quot;Rt2&quot;)">&lt;Rt2&gt;</a>, <a href="#crm" title="CRm parameter within the System register encoding space [c0-c15] (field &quot;CRm&quot;)">&lt;CRm&gt;</a></p></div><p class="pseudocode">t = <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(Rt);  t2 = <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(Rt2);  cp = if coproc&lt;0&gt; == '0' then 14 else 15;
if t == 15 || t2 == 15 || t == t2 then UNPREDICTABLE; // Armv8-A removes UNPREDICTABLE for R13</p><h3>CONSTRAINED UNPREDICTABLE behavior</h3><p>If <span class="pseudocode">t == t2</span>, then one of the following behaviors must occur:</p><ul><li>The instruction is <span class="arm-defined-word">undefined</span>.</li><li>The instruction executes as <span class="asm-code">NOP</span>.</li><li>The value in the destination register is <span class="arm-defined-word">unknown</span>.</li></ul>
    <h3 class="classheading"><a name="t1" id="t1"></a>T1</h3><div class="regdiagram-16x2"><table class="regdiagram"><thead><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td class="r">1</td><td class="lr">0</td><td class="l">1</td><td>1</td><td>0</td><td>0</td><td class="r">0</td><td class="lr">1</td><td class="lr">0</td><td class="lr">1</td><td colspan="4" class="lr">Rt2</td><td colspan="4" class="lr">Rt</td><td class="l">1</td><td>1</td><td class="r">1</td><td class="lr">coproc&lt;0&gt;</td><td colspan="4" class="lr">opc1</td><td colspan="4" class="lr">CRm</td></tr><tr class="secondrow"><td colspan="3"></td><td></td><td colspan="5"></td><td></td><td></td><td></td><td colspan="4"></td><td colspan="4"></td><td colspan="3" class="droppedname">coproc&lt;3:1&gt;</td><td></td><td colspan="4"></td><td colspan="4"></td></tr></tbody></table></div><div class="encoding"><h4 class="encoding">T1</h4><p class="asm-code"><a name="MRRC_T1" id="MRRC_T1"></a>MRRC{<a href="#c" title="See {xref{ARMARM_Babbefhf}{Standard assembler syntax fields}}">&lt;c&gt;</a>}{<a href="#q" title="See {xref{ARMARM_Babbefhf}{Standard assembler syntax fields}}">&lt;q&gt;</a>} <a href="#coproc" title="System register encoding space (field &quot;coproc&lt;0&gt;&quot;) [p14,p15]">&lt;coproc&gt;</a>, {#}<a href="#opc1" title="Opc1 parameter within the System register encoding space [0-15] (field &quot;opc1&quot;)">&lt;opc1&gt;</a>, <a href="#rt" title="First general-purpose register that is transferred into (field &quot;Rt&quot;)">&lt;Rt&gt;</a>, <a href="#rt2" title="Second general-purpose register that is transferred into (field &quot;Rt2&quot;)">&lt;Rt2&gt;</a>, <a href="#crm" title="CRm parameter within the System register encoding space [c0-c15] (field &quot;CRm&quot;)">&lt;CRm&gt;</a></p></div><p class="pseudocode">t = <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(Rt);  t2 = <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(Rt2);  cp = if coproc&lt;0&gt; == '0' then 14 else 15;
if t == 15 || t2 == 15 || t == t2 then UNPREDICTABLE; // Armv8-A removes UNPREDICTABLE for R13</p><h3>CONSTRAINED UNPREDICTABLE behavior</h3><p>If <span class="pseudocode">t == t2</span>, then one of the following behaviors must occur:</p><ul><li>The instruction is <span class="arm-defined-word">undefined</span>.</li><li>The instruction executes as <span class="asm-code">NOP</span>.</li><li>The value in the destination register is <span class="arm-defined-word">unknown</span>.</li></ul>
  <p class="encoding-notes">
      <p class="aml">For more information about the <span class="arm-defined-word">constrained unpredictable</span> behavior of this instruction, see <a class="armarm-xref" title="Reference to Armv8 ARM section">Architectural Constraints on UNPREDICTABLE behaviors</a>.</p>
    </p><h3 class="explanations">Assembler Symbols</h3><div class="explanations"><table><col class="asyn-l" /><col class="asyn-r" /><tr><td>&lt;c&gt;</td><td><a name="c" id="c"></a>
        
          <p class="aml">See <a class="armarm-xref" title="Reference to Armv8 ARM section">Standard assembler syntax fields</a>.</p>
        
      </td></tr></table><table><col class="asyn-l" /><col class="asyn-r" /><tr><td>&lt;q&gt;</td><td><a name="q" id="q"></a>
        
          <p class="aml">See <a class="armarm-xref" title="Reference to Armv8 ARM section">Standard assembler syntax fields</a>.</p>
        
      </td></tr></table><table><col class="asyn-l" /><col class="asyn-r" /><tr><td>&lt;coproc&gt;</td><td><a name="coproc" id="coproc"></a>
        Is the System register encoding space, 
    encoded in 
    <q>coproc&lt;0&gt;</q>:
      
        <table class="valuetable">
          
            <thead>
              <tr>
                <th class="bitfield">coproc&lt;0&gt;</th>
                <th class="symbol">&lt;coproc&gt;</th>
              </tr>
            </thead>
            <tbody>
              <tr>
                <td class="bitfield">0</td>
                <td class="symbol">p14</td>
              </tr>
              <tr>
                <td class="bitfield">1</td>
                <td class="symbol">p15</td>
              </tr>
            </tbody>
          
        </table>
      </td></tr></table><table><col class="asyn-l" /><col class="asyn-r" /><tr><td>&lt;opc1&gt;</td><td><a name="opc1" id="opc1"></a>
        
          <p class="aml">Is the opc1 parameter within the System register encoding space, in the range 0 to 15, encoded in the "opc1" field.</p>
        
      </td></tr></table><table><col class="asyn-l" /><col class="asyn-r" /><tr><td>&lt;Rt&gt;</td><td><a name="rt" id="rt"></a>
        
          <p class="aml">Is the first general-purpose register that is transferred into, encoded in the "Rt" field.</p>
        
      </td></tr></table><table><col class="asyn-l" /><col class="asyn-r" /><tr><td>&lt;Rt2&gt;</td><td><a name="rt2" id="rt2"></a>
        
          <p class="aml">Is the second general-purpose register that is transferred into, encoded in the "Rt2" field.</p>
        
      </td></tr></table><table><col class="asyn-l" /><col class="asyn-r" /><tr><td>&lt;CRm&gt;</td><td><a name="crm" id="crm"></a>
        
          <p class="aml">Is the CRm parameter within the System register encoding space, in the range c0 to c15, encoded in the "CRm" field.</p>
        
      </td></tr></table></div><p class="syntax-notes">
      <p class="aml">The possible values of { &lt;coproc&gt;, &lt;opc1&gt;, &lt;CRm&gt; } encode the entire System register encoding space. Not all of this space is allocated, and the System register descriptions identify the allocated encodings.</p>
      <p class="aml">For the permitted uses of these instructions, as described in this manual, &lt;Rt2&gt; transfers bits[63:32] of the selected System register, while &lt;Rt&gt; transfers bits[31:0].</p>
    </p>
    <div class="ps" psname="commonps"><a name="commonps" id="commonps"></a><h3 class="pseudocode">Operation</h3>
      <p class="pseudocode">if <a href="shared_pseudocode.html#impl-aarch32.ConditionPassed.0" title="function: boolean ConditionPassed()">ConditionPassed</a>() then
    EncodingSpecificOperations();
    value = <a href="shared_pseudocode.html#AArch32.SysRegRead64.2" title="function: bits(64) AArch32.SysRegRead64(integer cp_num, bits(32) instr)">AArch32.SysRegRead64</a>(cp, <a href="shared_pseudocode.html#impl-shared.ThisInstr.0" title="function: bits(32) ThisInstr()">ThisInstr</a>());
    <a href="shared_pseudocode.html#impl-aarch32.R.write.1" title="accessor: R[integer n] = bits(32) value">R</a>[t] = value&lt;31:0&gt;;
    <a href="shared_pseudocode.html#impl-aarch32.R.write.1" title="accessor: R[integer n] = bits(32) value">R</a>[t2] = value&lt;63:32&gt;;</p>
    </div>
  <hr /><table align="center"><tr><td><div class="topbar"><a href="index.html">Base Instructions</a></div></td><td><div class="topbar"><a href="fpsimdindex.html">SIMD&amp;FP Instructions</a></div></td><td><div class="topbar"><a href="a32_encindex.html">A32 Instructions by Encoding</a></div></td><td><div class="topbar"><a href="t32_encindex.html">T32 Instructions by Encoding</a></div></td><td><div class="topbar"><a href="shared_pseudocode.html">Shared Pseudocode</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions">
      Internal version only: isa v00_88, pseudocode v85-xml-00bet9_rc1_1
      ; Build timestamp: 2018-12-12T12:33
    </p><p class="copyconf">
      Copyright © 2010-2018 Arm Limited or its affiliates. All rights reserved.
      This document is Non-Confidential.
    </p></body></html>
