INFO-FLOW: Workspace /home/rgadea/pruebas_HLS_XILINX_2022/rgadea/modelo18/solution1 opened at Thu Apr 21 19:50:11 CEST 2022
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     import_lib /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/Zynq-7000/Zynq-7000 
Execute       source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     ap_family_info -name Zynq-7000 -data parts 
DBG:HLSDevice: Trying to load device library: /opt/Xilinx/Vitis_HLS/2020.2/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /opt/Xilinx/Vivado/2020.2/data/parts/arch.xml
Command     ap_family_info done; 5.45 sec.
Execute     ap_part_info -name xc7z010iclg225-1L -data info 
Execute     source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.32 sec.
Execute       source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.53 sec.
Execute     import_lib /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/Zynq-7000/Zynq-7000_fpv7 
Execute       source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.17 sec.
Execute       source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.26 sec.
Execute     import_lib /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/zynq/zynq 
Execute       source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.22 sec.
Execute       source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.31 sec.
Execute     set_part xc7z010i-clg225-1L 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/opt/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=/opt/Xilinx/Vivado/2020.2/data:/opt/Xilinx/Vitis_HLS/2020.2/data
Execute       ap_part_info -name xc7z010i-clg225-1L -data single -quiet 
Execute       ap_part_info -name xc7z010i-clg225-1L -data info 
Command       ap_part_info done; 0.12 sec.
Execute       add_library xilinx/zynq/zynq:xc7z010i:-clg225:-1L 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         ap_part_info -data single -name xc7z010i-clg225-1L 
Execute         ap_part_info -name xc7z010i-clg225-1L -data resources 
Execute         config_chip_info -resource {SLICE 4400} {LUT 17600} {FF 35200} {DSP 80} {BRAM 120} {URAM 0} 
Execute         ap_part_info -name xc7z010i-clg225-1L -data info 
Execute         config_chip_info -speed slow 
Execute         ap_part_info -name xc7z010i-clg225-1L -data info 
Execute         config_library_info -library zynq_slow 
Execute         config_library_info -family zynq 
Execute         config_library_info -part xc7z010i:-clg225:-1L 
Execute         import_lib /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/zynq/zynq 
Execute           source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/zynq_dsp48e1.hlp 
Command         import_lib done; 0.15 sec.
Execute         source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Command           ap_source done; 0.11 sec.
Execute           source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.21 sec.
Execute           source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.5 sec.
Command       add_library done; 0.83 sec.
INFO: [HLS 200-10] Setting target device to 'xc7z010i-clg225-1L'
Execute       ap_part_info -name xc7z010i-clg225-1L -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.03 sec.
Execute     ap_part_info -data single -name xc7z010i-clg225-1L 
Execute     ap_part_info -name xc7z010i-clg225-1L -data resources 
Execute     config_chip_info -resource {SLICE 4400} {LUT 17600} {FF 35200} {DSP 80} {BRAM 120} {URAM 0} 
Execute     ap_part_info -name xc7z010i-clg225-1L -data info 
Execute     config_chip_info -speed slow 
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_interface -m_axi_offset 
Execute     get_config_rtl -register_reset_num 
Command   open_solution done; 7.82 sec.
Execute   set_part xc7z010iclg225-1L 
INFO: [HLS 200-1510] Running: set_part xc7z010iclg225-1L 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/opt/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=/opt/Xilinx/Vivado/2020.2/data:/opt/Xilinx/Vitis_HLS/2020.2/data
Execute     ap_part_info -name xc7z010iclg225-1L -data single -quiet 
Execute     ap_part_info -name xc7z010iclg225-1L -data info 
Execute     add_library xilinx/zynq/zynq:xc7z010i:-clg225:-1L 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       ap_part_info -data single -name xc7z010i-clg225-1L 
Execute       ap_part_info -name xc7z010i-clg225-1L -data resources 
Execute       config_chip_info -resource {SLICE 4400} {LUT 17600} {FF 35200} {DSP 80} {BRAM 120} {URAM 0} 
Execute       ap_part_info -name xc7z010i-clg225-1L -data info 
Execute       config_chip_info -speed slow 
Execute       ap_part_info -name xc7z010i-clg225-1L -data info 
Execute       config_library_info -library zynq_slow 
Execute       config_library_info -family zynq 
Execute       config_library_info -part xc7z010i:-clg225:-1L 
Execute       import_lib /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/zynq/zynq 
Execute         source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/zynq_dsp48e1.hlp 
Execute       source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.18 sec.
Execute         source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.32 sec.
Command     add_library done; 0.44 sec.
Execute     ap_part_info -name xc7z010i-clg225-1L -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.54 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   source ./modelo18/solution1/directives.tcl 
Execute     set_directive_top -name MVM_opcion_sistolica MVM_opcion_sistolica 
INFO: [HLS 200-1510] Running: set_directive_top -name MVM_opcion_sistolica MVM_opcion_sistolica 
INFO-FLOW: Setting directive 'TOP' name=MVM_opcion_sistolica 
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 92.175 MB.
INFO: [HLS 200-10] Analyzing design file 'Mis_tasks_mejora_grano_fino_V_H_V_best21.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling Mis_tasks_mejora_grano_fino_V_H_V_best21.cpp as C++
Execute       ap_part_info -name xc7z010i-clg225-1L -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /opt/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang Mis_tasks_mejora_grano_fino_V_H_V_best21.cpp -foptimization-record-file=/home/rgadea/pruebas_HLS_XILINX_2022/rgadea/modelo18/solution1/.autopilot/db/clang.Mis_tasks_mejora_grano_fino_V_H_V_best21.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vitis_HLS/2020.2/tps/lnx64/gcc-6.2.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -I /opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/39 -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I /opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o /home/rgadea/pruebas_HLS_XILINX_2022/rgadea/modelo18/solution1/.autopilot/db/Mis_tasks_mejora_grano_fino_V_H_V_best21.pp.0.cpp > /home/rgadea/pruebas_HLS_XILINX_2022/rgadea/modelo18/solution1/.autopilot/db/clang.Mis_tasks_mejora_grano_fino_V_H_V_best21.cpp.out.log 2> /home/rgadea/pruebas_HLS_XILINX_2022/rgadea/modelo18/solution1/.autopilot/db/clang.Mis_tasks_mejora_grano_fino_V_H_V_best21.cpp.err.log 
Command       ap_eval done; 0.84 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.9 seconds per iteration
Execute       set_directive_top MVM_opcion_sistolica -name=MVM_opcion_sistolica 
INFO-FLOW: Setting directive 'TOP' name=MVM_opcion_sistolica 
INFO-FLOW: Setting directive 'TOP' name=MVM_opcion_sistolica 
INFO-FLOW: Setting directive 'TOP' name=MVM_opcion_sistolica 
INFO-FLOW: Setting directive 'TOP' name=MVM_opcion_sistolica 
Execute       source /opt/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /opt/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source /opt/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO-FLOW: Setting directive 'TOP' name=MVM_opcion_sistolica 
INFO-FLOW: Setting directive 'TOP' name=MVM_opcion_sistolica 
Execute       list_core -type functional_unit 
Execute       clang_tidy xilinx-systemc-detector /home/rgadea/pruebas_HLS_XILINX_2022/rgadea/modelo18/solution1/.autopilot/db/Mis_tasks_mejora_grano_fino_V_H_V_best21.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/rgadea/pruebas_HLS_XILINX_2022/rgadea/modelo18/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /opt/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/rgadea/pruebas_HLS_XILINX_2022/rgadea/modelo18/solution1/.autopilot/db/.systemc_flag -fix-errors /home/rgadea/pruebas_HLS_XILINX_2022/rgadea/modelo18/solution1/.autopilot/db/Mis_tasks_mejora_grano_fino_V_H_V_best21.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 12.52 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma /home/rgadea/pruebas_HLS_XILINX_2022/rgadea/modelo18/solution1/.autopilot/db/Mis_tasks_mejora_grano_fino_V_H_V_best21.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/rgadea/pruebas_HLS_XILINX_2022/rgadea/modelo18/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /opt/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/rgadea/pruebas_HLS_XILINX_2022/rgadea/modelo18/solution1/.autopilot/db/all.directive.json -fix-errors /home/rgadea/pruebas_HLS_XILINX_2022/rgadea/modelo18/solution1/.autopilot/db/Mis_tasks_mejora_grano_fino_V_H_V_best21.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 10.04 sec.
Execute       clang_tidy xilinx-constantarray-param,xilinx-remove-assert /home/rgadea/pruebas_HLS_XILINX_2022/rgadea/modelo18/solution1/.autopilot/db/Mis_tasks_mejora_grano_fino_V_H_V_best21.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /opt/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors /home/rgadea/pruebas_HLS_XILINX_2022/rgadea/modelo18/solution1/.autopilot/db/Mis_tasks_mejora_grano_fino_V_H_V_best21.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 9.16 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 19.2 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
Execute       clang_tidy -errorcheck xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute /home/rgadea/pruebas_HLS_XILINX_2022/rgadea/modelo18/solution1/.autopilot/db/Mis_tasks_mejora_grano_fino_V_H_V_best21.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr /opt/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/rgadea/pruebas_HLS_XILINX_2022/rgadea/modelo18/solution1/.autopilot/db/clang-tidy.Mis_tasks_mejora_grano_fino_V_H_V_best21.pp.0.cpp.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/rgadea/pruebas_HLS_XILINX_2022/rgadea/modelo18/solution1/.autopilot/db/Mis_tasks_mejora_grano_fino_V_H_V_best21.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/rgadea/pruebas_HLS_XILINX_2022/rgadea/modelo18/solution1/.autopilot/db/clang-tidy.Mis_tasks_mejora_grano_fino_V_H_V_best21.pp.0.cpp.out.log 2> /home/rgadea/pruebas_HLS_XILINX_2022/rgadea/modelo18/solution1/.autopilot/db/clang-tidy.Mis_tasks_mejora_grano_fino_V_H_V_best21.pp.0.cpp.err.log 
Command         ap_eval done; 12.39 sec.
Execute         source /opt/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute           source /opt/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
Command       clang_tidy done; 13.12 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /opt/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/rgadea/pruebas_HLS_XILINX_2022/rgadea/modelo18/solution1/.autopilot/db/xilinx-dataflow-lawyer.Mis_tasks_mejora_grano_fino_V_H_V_best21.pp.0.cpp.diag.yml /home/rgadea/pruebas_HLS_XILINX_2022/rgadea/modelo18/solution1/.autopilot/db/Mis_tasks_mejora_grano_fino_V_H_V_best21.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/rgadea/pruebas_HLS_XILINX_2022/rgadea/modelo18/solution1/.autopilot/db/xilinx-dataflow-lawyer.Mis_tasks_mejora_grano_fino_V_H_V_best21.pp.0.cpp.out.log 2> /home/rgadea/pruebas_HLS_XILINX_2022/rgadea/modelo18/solution1/.autopilot/db/xilinx-dataflow-lawyer.Mis_tasks_mejora_grano_fino_V_H_V_best21.pp.0.cpp.err.log 
Command       ap_eval done; 5.82 sec.
Execute       ap_part_info -name xc7z010i-clg225-1L -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr /opt/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/rgadea/pruebas_HLS_XILINX_2022/rgadea/modelo18/solution1/.autopilot/db/clang.Mis_tasks_mejora_grano_fino_V_H_V_best21.pp.0.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/rgadea/pruebas_HLS_XILINX_2022/rgadea/modelo18/solution1/.autopilot/db/Mis_tasks_mejora_grano_fino_V_H_V_best21.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I /opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/rgadea/pruebas_HLS_XILINX_2022/rgadea/modelo18/solution1/.autopilot/db/Mis_tasks_mejora_grano_fino_V_H_V_best21.bc > /home/rgadea/pruebas_HLS_XILINX_2022/rgadea/modelo18/solution1/.autopilot/db/clang.Mis_tasks_mejora_grano_fino_V_H_V_best21.pp.0.cpp.out.log 2> /home/rgadea/pruebas_HLS_XILINX_2022/rgadea/modelo18/solution1/.autopilot/db/clang.Mis_tasks_mejora_grano_fino_V_H_V_best21.pp.0.cpp.err.log 
Command       ap_eval done; 5.92 sec.
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:117:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:118:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:119:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:120:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:121:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:151:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:152:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:153:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:154:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:155:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:156:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:157:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:158:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:159:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:160:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:210:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:211:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:212:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:239:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:240:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:241:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:242:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:243:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:244:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:280:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:281:9
WARNING: [HLS 207-5527] unexpected pragma parameter 'bundle': Mis_tasks_mejora_grano_fino_V_H_V_best21.cpp:271:60
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 51.68 seconds. CPU system time: 3.2 seconds. Elapsed time: 57.73 seconds; current allocated memory: 94.717 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out /home/rgadea/pruebas_HLS_XILINX_2022/rgadea/modelo18/solution1/.autopilot/db/a.g.ld.0.bc -args  "/home/rgadea/pruebas_HLS_XILINX_2022/rgadea/modelo18/solution1/.autopilot/db/Mis_tasks_mejora_grano_fino_V_H_V_best21.g.bc"  
Execute         ap_eval exec -ignorestderr /opt/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/rgadea/pruebas_HLS_XILINX_2022/rgadea/modelo18/solution1/.autopilot/db/Mis_tasks_mejora_grano_fino_V_H_V_best21.g.bc -o /home/rgadea/pruebas_HLS_XILINX_2022/rgadea/modelo18/solution1/.autopilot/db/a.g.ld.0.bc > /home/rgadea/pruebas_HLS_XILINX_2022/rgadea/modelo18/solution1/.autopilot/db/llvm-link.a.g.ld.0.bc.out.log 2> /home/rgadea/pruebas_HLS_XILINX_2022/rgadea/modelo18/solution1/.autopilot/db/llvm-link.a.g.ld.0.bc.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out /home/rgadea/pruebas_HLS_XILINX_2022/rgadea/modelo18/solution1/.autopilot/db/a.g.ld.1.lower.bc -args /home/rgadea/pruebas_HLS_XILINX_2022/rgadea/modelo18/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute         ap_eval exec -ignorestderr /opt/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/rgadea/pruebas_HLS_XILINX_2022/rgadea/modelo18/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.diag.yml /home/rgadea/pruebas_HLS_XILINX_2022/rgadea/modelo18/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/rgadea/pruebas_HLS_XILINX_2022/rgadea/modelo18/solution1/.autopilot/db/a.g.ld.1.lower.bc > /home/rgadea/pruebas_HLS_XILINX_2022/rgadea/modelo18/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.out.log 2> /home/rgadea/pruebas_HLS_XILINX_2022/rgadea/modelo18/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.err.log 
Command         ap_eval done; 0.23 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.24 sec.
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out /home/rgadea/pruebas_HLS_XILINX_2022/rgadea/modelo18/solution1/.autopilot/db/a.g.ld.2.m1.bc -args /home/rgadea/pruebas_HLS_XILINX_2022/rgadea/modelo18/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /opt/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsm_39.bc /opt/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsmc++_39.bc 
Execute         ap_eval exec -ignorestderr /opt/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/rgadea/pruebas_HLS_XILINX_2022/rgadea/modelo18/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /opt/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsm_39.bc /opt/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsmc++_39.bc -o /home/rgadea/pruebas_HLS_XILINX_2022/rgadea/modelo18/solution1/.autopilot/db/a.g.ld.2.m1.bc > /home/rgadea/pruebas_HLS_XILINX_2022/rgadea/modelo18/solution1/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.out.log 2> /home/rgadea/pruebas_HLS_XILINX_2022/rgadea/modelo18/solution1/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.err.log 
Command         ap_eval done; 6.68 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 6.69 sec.
Execute       run_link_or_opt -opt -out /home/rgadea/pruebas_HLS_XILINX_2022/rgadea/modelo18/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args /home/rgadea/pruebas_HLS_XILINX_2022/rgadea/modelo18/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=MVM_opcion_sistolica -reflow-float-conversion 
Execute         ap_eval exec -ignorestderr /opt/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/rgadea/pruebas_HLS_XILINX_2022/rgadea/modelo18/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.diag.yml /home/rgadea/pruebas_HLS_XILINX_2022/rgadea/modelo18/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=MVM_opcion_sistolica -reflow-float-conversion -o /home/rgadea/pruebas_HLS_XILINX_2022/rgadea/modelo18/solution1/.autopilot/db/a.g.ld.3.fpc.bc > /home/rgadea/pruebas_HLS_XILINX_2022/rgadea/modelo18/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.out.log 2> /home/rgadea/pruebas_HLS_XILINX_2022/rgadea/modelo18/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.err.log 
Command         ap_eval done; 2.4 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 2.4 sec.
Execute       run_link_or_opt -out /home/rgadea/pruebas_HLS_XILINX_2022/rgadea/modelo18/solution1/.autopilot/db/a.g.ld.4.m2.bc -args /home/rgadea/pruebas_HLS_XILINX_2022/rgadea/modelo18/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /opt/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libfloatconversion_39.bc 
Execute         ap_eval exec -ignorestderr /opt/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/rgadea/pruebas_HLS_XILINX_2022/rgadea/modelo18/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /opt/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libfloatconversion_39.bc -o /home/rgadea/pruebas_HLS_XILINX_2022/rgadea/modelo18/solution1/.autopilot/db/a.g.ld.4.m2.bc > /home/rgadea/pruebas_HLS_XILINX_2022/rgadea/modelo18/solution1/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.out.log 2> /home/rgadea/pruebas_HLS_XILINX_2022/rgadea/modelo18/solution1/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.err.log 
Command         ap_eval done; 0.72 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.73 sec.
Execute       run_link_or_opt -opt -out /home/rgadea/pruebas_HLS_XILINX_2022/rgadea/modelo18/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args /home/rgadea/pruebas_HLS_XILINX_2022/rgadea/modelo18/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=MVM_opcion_sistolica 
Execute         ap_eval exec -ignorestderr /opt/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/rgadea/pruebas_HLS_XILINX_2022/rgadea/modelo18/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.diag.yml /home/rgadea/pruebas_HLS_XILINX_2022/rgadea/modelo18/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=MVM_opcion_sistolica -o /home/rgadea/pruebas_HLS_XILINX_2022/rgadea/modelo18/solution1/.autopilot/db/a.g.ld.5.gdce.bc > /home/rgadea/pruebas_HLS_XILINX_2022/rgadea/modelo18/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.out.log 2> /home/rgadea/pruebas_HLS_XILINX_2022/rgadea/modelo18/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.err.log 
Command         ap_eval done; 0.67 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.68 sec.
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_prefix 
Execute       get_config_interface -default_slave_interface 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_auto_max_ports 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -s_axilite_data64 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_compile -pragma_strict_mode 
Execute       get_config_compile -pipeline_style 
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
Execute       ap_eval exec -ignorestderr /opt/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/rgadea/pruebas_HLS_XILINX_2022/rgadea/modelo18/solution1/.autopilot/db/clang.a.g.ld.0.bc.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=MVM_opcion_sistolica -mllvm -hls-db-dir -mllvm /home/rgadea/pruebas_HLS_XILINX_2022/rgadea/modelo18/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/home/rgadea/pruebas_HLS_XILINX_2022/rgadea/modelo18/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/home/rgadea/pruebas_HLS_XILINX_2022/rgadea/modelo18/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=off -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -assume-maxi-align=0 -mllvm -no-unaligned-maxi-accesses -mllvm -reflow-pipeline-style-llvm-setting=0 -mllvm -disable-inlined-alloca-merging=true -x ir /home/rgadea/pruebas_HLS_XILINX_2022/rgadea/modelo18/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o /home/rgadea/pruebas_HLS_XILINX_2022/rgadea/modelo18/solution1/.autopilot/db/a.g.lto.bc > /home/rgadea/pruebas_HLS_XILINX_2022/rgadea/modelo18/solution1/.autopilot/db/clang.a.g.ld.0.bc.out.log 2> /home/rgadea/pruebas_HLS_XILINX_2022/rgadea/modelo18/solution1/.autopilot/db/clang.a.g.ld.0.bc.err.log 
Command       ap_eval done; 8.67 sec.
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'hls::stream<float, 64>::stream()' (/opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:195:43)
INFO: [HLS 214-131] Inlining function 'hls::stream<bool, 0>::stream()' into 'hls::stream<bool, 256>::stream()' (/opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:195:43)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'TaskSystem<float, float, 2u>::producera_SYS(float*, int, hls::stream<float, 0>*)' (Mis_tasks_mejora_grano_fino_V_H_V_best21.cpp:53:10)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'TaskSystem<float, float, 2u>::producerb1_SYS(float*, int, int, hls::stream<float, 0>*)' (Mis_tasks_mejora_grano_fino_V_H_V_best21.cpp:72:12)
INFO: [HLS 214-131] Inlining function 'hls::stream<bool, 0>::write(bool const&)' into 'TaskSystem<float, float, 2u>::layer1_SYS_control(int, int, hls::stream<bool, 0>&, hls::stream<bool, 0>&, hls::stream<bool, 0>&, hls::stream<bool, 0>&)' (Mis_tasks_mejora_grano_fino_V_H_V_best21.cpp:155:17)
INFO: [HLS 214-131] Inlining function 'hls::stream<bool, 0>::write(bool const&)' into 'TaskSystem<float, float, 2u>::layer1_SYS_control(int, int, hls::stream<bool, 0>&, hls::stream<bool, 0>&, hls::stream<bool, 0>&, hls::stream<bool, 0>&)' (Mis_tasks_mejora_grano_fino_V_H_V_best21.cpp:154:33)
INFO: [HLS 214-131] Inlining function 'hls::stream<bool, 0>::write(bool const&)' into 'TaskSystem<float, float, 2u>::layer1_SYS_control(int, int, hls::stream<bool, 0>&, hls::stream<bool, 0>&, hls::stream<bool, 0>&, hls::stream<bool, 0>&)' (Mis_tasks_mejora_grano_fino_V_H_V_best21.cpp:141:28)
INFO: [HLS 214-131] Inlining function 'hls::stream<bool, 0>::write(bool const&)' into 'TaskSystem<float, float, 2u>::layer1_SYS_control(int, int, hls::stream<bool, 0>&, hls::stream<bool, 0>&, hls::stream<bool, 0>&, hls::stream<bool, 0>&)' (Mis_tasks_mejora_grano_fino_V_H_V_best21.cpp:136:17)
INFO: [HLS 214-131] Inlining function 'hls::stream<bool, 0>::read(bool&)' into 'hls::stream<bool, 0>::read()' (/opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read(float&)' into 'hls::stream<float, 0>::read()' (/opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<bool, 0>::read()' into 'TaskSystem<float, float, 2u>::PE_v(hls::stream<bool, 0>&, hls::stream<bool, 0>&, hls::stream<bool, 0>&, hls::stream<bool, 0>&, hls::stream<bool, 0>&, hls::stream<bool, 0>&, hls::stream<bool, 0>&, hls::stream<bool, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, ap_int<8>)' (Mis_tasks_mejora_grano_fino_V_H_V_best21.cpp:184:28)
INFO: [HLS 214-131] Inlining function 'hls::stream<bool, 0>::write(bool const&)' into 'TaskSystem<float, float, 2u>::PE_v(hls::stream<bool, 0>&, hls::stream<bool, 0>&, hls::stream<bool, 0>&, hls::stream<bool, 0>&, hls::stream<bool, 0>&, hls::stream<bool, 0>&, hls::stream<bool, 0>&, hls::stream<bool, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, ap_int<8>)' (Mis_tasks_mejora_grano_fino_V_H_V_best21.cpp:223:36)
INFO: [HLS 214-131] Inlining function 'hls::stream<bool, 0>::write(bool const&)' into 'TaskSystem<float, float, 2u>::PE_v(hls::stream<bool, 0>&, hls::stream<bool, 0>&, hls::stream<bool, 0>&, hls::stream<bool, 0>&, hls::stream<bool, 0>&, hls::stream<bool, 0>&, hls::stream<bool, 0>&, hls::stream<bool, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, ap_int<8>)' (Mis_tasks_mejora_grano_fino_V_H_V_best21.cpp:222:31)
INFO: [HLS 214-131] Inlining function 'hls::stream<bool, 0>::write(bool const&)' into 'TaskSystem<float, float, 2u>::PE_v(hls::stream<bool, 0>&, hls::stream<bool, 0>&, hls::stream<bool, 0>&, hls::stream<bool, 0>&, hls::stream<bool, 0>&, hls::stream<bool, 0>&, hls::stream<bool, 0>&, hls::stream<bool, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, ap_int<8>)' (Mis_tasks_mejora_grano_fino_V_H_V_best21.cpp:221:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<bool, 0>::write(bool const&)' into 'TaskSystem<float, float, 2u>::PE_v(hls::stream<bool, 0>&, hls::stream<bool, 0>&, hls::stream<bool, 0>&, hls::stream<bool, 0>&, hls::stream<bool, 0>&, hls::stream<bool, 0>&, hls::stream<bool, 0>&, hls::stream<bool, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, ap_int<8>)' (Mis_tasks_mejora_grano_fino_V_H_V_best21.cpp:220:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'TaskSystem<float, float, 2u>::PE_v(hls::stream<bool, 0>&, hls::stream<bool, 0>&, hls::stream<bool, 0>&, hls::stream<bool, 0>&, hls::stream<bool, 0>&, hls::stream<bool, 0>&, hls::stream<bool, 0>&, hls::stream<bool, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, ap_int<8>)' (Mis_tasks_mejora_grano_fino_V_H_V_best21.cpp:217:16)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'TaskSystem<float, float, 2u>::PE_v(hls::stream<bool, 0>&, hls::stream<bool, 0>&, hls::stream<bool, 0>&, hls::stream<bool, 0>&, hls::stream<bool, 0>&, hls::stream<bool, 0>&, hls::stream<bool, 0>&, hls::stream<bool, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, ap_int<8>)' (Mis_tasks_mejora_grano_fino_V_H_V_best21.cpp:213:19)
INFO: [HLS 214-131] Inlining function 'hls::stream<bool, 0>::read()' into 'TaskSystem<float, float, 2u>::PE_v(hls::stream<bool, 0>&, hls::stream<bool, 0>&, hls::stream<bool, 0>&, hls::stream<bool, 0>&, hls::stream<bool, 0>&, hls::stream<bool, 0>&, hls::stream<bool, 0>&, hls::stream<bool, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, ap_int<8>)' (Mis_tasks_mejora_grano_fino_V_H_V_best21.cpp:185:24)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'TaskSystem<float, float, 2u>::PE_v(hls::stream<bool, 0>&, hls::stream<bool, 0>&, hls::stream<bool, 0>&, hls::stream<bool, 0>&, hls::stream<bool, 0>&, hls::stream<bool, 0>&, hls::stream<bool, 0>&, hls::stream<bool, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, ap_int<8>)' (Mis_tasks_mejora_grano_fino_V_H_V_best21.cpp:204:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'TaskSystem<float, float, 2u>::PE_v(hls::stream<bool, 0>&, hls::stream<bool, 0>&, hls::stream<bool, 0>&, hls::stream<bool, 0>&, hls::stream<bool, 0>&, hls::stream<bool, 0>&, hls::stream<bool, 0>&, hls::stream<bool, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, ap_int<8>)' (Mis_tasks_mejora_grano_fino_V_H_V_best21.cpp:200:25)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'TaskSystem<float, float, 2u>::PE_v(hls::stream<bool, 0>&, hls::stream<bool, 0>&, hls::stream<bool, 0>&, hls::stream<bool, 0>&, hls::stream<bool, 0>&, hls::stream<bool, 0>&, hls::stream<bool, 0>&, hls::stream<bool, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, ap_int<8>)' (Mis_tasks_mejora_grano_fino_V_H_V_best21.cpp:197:33)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'TaskSystem<float, float, 2u>::PE_v(hls::stream<bool, 0>&, hls::stream<bool, 0>&, hls::stream<bool, 0>&, hls::stream<bool, 0>&, hls::stream<bool, 0>&, hls::stream<bool, 0>&, hls::stream<bool, 0>&, hls::stream<bool, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, ap_int<8>)' (Mis_tasks_mejora_grano_fino_V_H_V_best21.cpp:191:16)
INFO: [HLS 214-131] Inlining function 'hls::stream<bool, 0>::read()' into 'TaskSystem<float, float, 2u>::PE_v(hls::stream<bool, 0>&, hls::stream<bool, 0>&, hls::stream<bool, 0>&, hls::stream<bool, 0>&, hls::stream<bool, 0>&, hls::stream<bool, 0>&, hls::stream<bool, 0>&, hls::stream<bool, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, ap_int<8>)' (Mis_tasks_mejora_grano_fino_V_H_V_best21.cpp:188:53)
INFO: [HLS 214-131] Inlining function 'hls::stream<bool, 0>::read()' into 'TaskSystem<float, float, 2u>::PE_v(hls::stream<bool, 0>&, hls::stream<bool, 0>&, hls::stream<bool, 0>&, hls::stream<bool, 0>&, hls::stream<bool, 0>&, hls::stream<bool, 0>&, hls::stream<bool, 0>&, hls::stream<bool, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, ap_int<8>)' (Mis_tasks_mejora_grano_fino_V_H_V_best21.cpp:187:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'TaskSystem<float, float, 2u>::consumer(hls::stream<float, 0>&, float*, ap_int<8>)' (Mis_tasks_mejora_grano_fino_V_H_V_best21.cpp:252:23)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 64>::stream()' into 'MVM_opcion_sistolica(float*, float*, float*, int, int)' (Mis_tasks_mejora_grano_fino_V_H_V_best21.cpp:273:25)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 64>::stream()' into 'MVM_opcion_sistolica(float*, float*, float*, int, int)' (Mis_tasks_mejora_grano_fino_V_H_V_best21.cpp:275:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 64>::stream()' into 'MVM_opcion_sistolica(float*, float*, float*, int, int)' (Mis_tasks_mejora_grano_fino_V_H_V_best21.cpp:276:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<bool, 256>::stream()' into 'MVM_opcion_sistolica(float*, float*, float*, int, int)' (Mis_tasks_mejora_grano_fino_V_H_V_best21.cpp:277:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<bool, 256>::stream()' into 'MVM_opcion_sistolica(float*, float*, float*, int, int)' (Mis_tasks_mejora_grano_fino_V_H_V_best21.cpp:278:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<bool, 256>::stream()' into 'MVM_opcion_sistolica(float*, float*, float*, int, int)' (Mis_tasks_mejora_grano_fino_V_H_V_best21.cpp:279:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 64>::stream()' into 'MVM_opcion_sistolica(float*, float*, float*, int, int)' (Mis_tasks_mejora_grano_fino_V_H_V_best21.cpp:281:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<bool, 256>::stream()' into 'MVM_opcion_sistolica(float*, float*, float*, int, int)' (Mis_tasks_mejora_grano_fino_V_H_V_best21.cpp:280:30)
INFO: [HLS 214-186] Unrolling loop 'compute_loop' (Mis_tasks_mejora_grano_fino_V_H_V_best21.cpp:237:6) in function 'TaskSystem<float, float, 2u>::cascaded_PE_v' completely with a factor of 2 (Mis_tasks_mejora_grano_fino_V_H_V_best21.cpp:237:6)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::data() const (.42.52.61.72.81.92.101.112.121.132)' into 'fp_struct<double>::to_double() const (.39.49.58.69.78.89.98.109.118.129)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:518:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_double() const (.39.49.58.69.78.89.98.109.118.129)' into 'fp_struct<double>::to_ieee() const' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:533:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'double generic_copysign<double>(double, double)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_ieee() const' into 'double generic_copysign<double>(double, double)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'double generic_copysign<double>(double, double)' into 'double generic_fabs<double>(double)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fabs.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_ieee() const' into 'double generic_nan<double>(char const*)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_nan.h:10:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'int generic_isnan<double>(double)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:16:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'int generic_isinf<double>(double)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isinf.h:16:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'double exp_reduce_::exp_generic<double>(double)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:186:0)
INFO: [HLS 214-178] Inlining function 'int generic_isnan<double>(double)' into 'double exp_reduce_::exp_generic<double>(double)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:186:0)
INFO: [HLS 214-178] Inlining function 'int generic_isinf<double>(double)' into 'double exp_reduce_::exp_generic<double>(double)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:186:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_ieee() const' into 'double exp_reduce_::exp_generic<double>(double)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:186:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::expv() const' into 'double exp_reduce_::exp_generic<double>(double)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:186:0)
INFO: [HLS 214-178] Inlining function 'exp_reduce_::exp_traits<double>::exp_Z1P_m_1(ap_ufixed<51, -8, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'double exp_reduce_::exp_generic<double>(double)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:186:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'exp_reduce_::expm1(double)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/common/hls_exp_double.cpp:7:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'double explog_based::generic_tanh<double>(double)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:57:0)
INFO: [HLS 214-178] Inlining function 'double generic_fabs<double>(double)' into 'double explog_based::generic_tanh<double>(double)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:57:0)
INFO: [HLS 214-178] Inlining function 'double generic_nan<double>(char const*)' into 'double explog_based::generic_tanh<double>(double)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:57:0)
INFO: [HLS 214-178] Inlining function 'exp_reduce_::expm1(double)' into 'double explog_based::generic_tanh<double>(double)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:57:0)
INFO: [HLS 214-178] Inlining function 'tanh' into 'TaskSystem<float, float, 2u>::PE_v(hls::stream<bool, 0>&, hls::stream<bool, 0>&, hls::stream<bool, 0>&, hls::stream<bool, 0>&, hls::stream<bool, 0>&, hls::stream<bool, 0>&, hls::stream<bool, 0>&, hls::stream<bool, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, ap_int<8>)' (Mis_tasks_mejora_grano_fino_V_H_V_best21.cpp:168:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'MVM_opcion_sistolica(float*, float*, float*, int, int)' (Mis_tasks_mejora_grano_fino_V_H_V_best21.cpp:261:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'MVM_opcion_sistolica(float*, float*, float*, int, int)' (Mis_tasks_mejora_grano_fino_V_H_V_best21.cpp:261:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'MVM_opcion_sistolica(float*, float*, float*, int, int)' (Mis_tasks_mejora_grano_fino_V_H_V_best21.cpp:261:0)
INFO: [HLS 214-115] Multiple burst reads of length 2 and bit width 32 in loop 'VITIS_LOOP_52_2'(Mis_tasks_mejora_grano_fino_V_H_V_best21.cpp:52:21) has been inferred on port 'gmem' (Mis_tasks_mejora_grano_fino_V_H_V_best21.cpp:52:21)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 32 in loop 'VITIS_LOOP_251_1'(Mis_tasks_mejora_grano_fino_V_H_V_best21.cpp:251:21) has been inferred on port 'gmem' (Mis_tasks_mejora_grano_fino_V_H_V_best21.cpp:251:21)
INFO-FLOW: DBG:CMD: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /home/rgadea/pruebas_HLS_XILINX_2022/rgadea/modelo18/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 19.25 seconds. CPU system time: 1.03 seconds. Elapsed time: 20.57 seconds; current allocated memory: 96.671 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 96.672 MB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top MVM_opcion_sistolica -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/rgadea/pruebas_HLS_XILINX_2022/rgadea/modelo18/solution1/.autopilot/db/a.g.0.bc -o /home/rgadea/pruebas_HLS_XILINX_2022/rgadea/modelo18/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [XFORM 203-603] Inlining function 'TaskSystem<float, float, 2u>::producera_SYS' into 'MVM_opcion_sistolica' (Mis_tasks_mejora_grano_fino_V_H_V_best21.cpp:285).
INFO: [XFORM 203-603] Inlining function 'TaskSystem<float, float, 2u>::producerb1_SYS' into 'MVM_opcion_sistolica' (Mis_tasks_mejora_grano_fino_V_H_V_best21.cpp:286).
INFO: [XFORM 203-603] Inlining function 'TaskSystem<float, float, 2u>::layer1_SYS_control' into 'MVM_opcion_sistolica' (Mis_tasks_mejora_grano_fino_V_H_V_best21.cpp:287).
INFO: [XFORM 203-603] Inlining function 'TaskSystem<float, float, 2u>::cascaded_PE_v' into 'MVM_opcion_sistolica' (Mis_tasks_mejora_grano_fino_V_H_V_best21.cpp:288).
INFO: [XFORM 203-603] Inlining function 'TaskSystem<float, float, 2u>::consumer' into 'MVM_opcion_sistolica' (Mis_tasks_mejora_grano_fino_V_H_V_best21.cpp:290).
INFO: [XFORM 203-603] Inlining function 'TaskSystem<float, float, 2u>::PE_v' into 'MVM_opcion_sistolica' (Mis_tasks_mejora_grano_fino_V_H_V_best21.cpp:242->Mis_tasks_mejora_grano_fino_V_H_V_best21.cpp:288).
INFO: [XFORM 203-603] Inlining function 'TaskSystem<float, float, 2u>::PE_v' into 'MVM_opcion_sistolica' (Mis_tasks_mejora_grano_fino_V_H_V_best21.cpp:242->Mis_tasks_mejora_grano_fino_V_H_V_best21.cpp:288).
INFO: [XFORM 203-603] Inlining function 'explog_based::generic_tanh<double>' into 'MVM_opcion_sistolica' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c/tanhdouble.cpp:7).
INFO: [XFORM 203-603] Inlining function 'explog_based::generic_tanh<double>' into 'MVM_opcion_sistolica' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c/tanhdouble.cpp:7).
INFO: [XFORM 203-603] Inlining function 'exp_reduce_::exp_generic<double>' into 'MVM_opcion_sistolica' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/common/hls_exp_double.cpp:11).
INFO: [XFORM 203-603] Inlining function 'exp_reduce_::exp_generic<double>' into 'MVM_opcion_sistolica' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/common/hls_exp_double.cpp:11).
Command         transform done; 1.46 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1.25 seconds. CPU system time: 0.21 seconds. Elapsed time: 1.52 seconds; current allocated memory: 182.763 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /home/rgadea/pruebas_HLS_XILINX_2022/rgadea/modelo18/solution1/.autopilot/db/a.g.1.bc -o /home/rgadea/pruebas_HLS_XILINX_2022/rgadea/modelo18/solution1/.autopilot/db/a.g.2.prechk.bc -f 
Command         transform done; 1.48 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check /home/rgadea/pruebas_HLS_XILINX_2022/rgadea/modelo18/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/rgadea/pruebas_HLS_XILINX_2022/rgadea/modelo18/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
WARNING: [SYNCHK 200-62] Mis_tasks_mejora_grano_fino_V_H_V_best21.cpp:125: warning: out of bound array access on variable 'layer1.V'.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
Command         transform done; 1.16 sec.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 2.44 seconds. CPU system time: 0.15 seconds. Elapsed time: 2.64 seconds; current allocated memory: 323.924 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/rgadea/pruebas_HLS_XILINX_2022/rgadea/modelo18/solution1/.autopilot/db/a.g.1.bc to /home/rgadea/pruebas_HLS_XILINX_2022/rgadea/modelo18/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp /home/rgadea/pruebas_HLS_XILINX_2022/rgadea/modelo18/solution1/.autopilot/db -interface-port-rename -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -function-uniquify -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /home/rgadea/pruebas_HLS_XILINX_2022/rgadea/modelo18/solution1/.autopilot/db/a.o.1.bc -o /home/rgadea/pruebas_HLS_XILINX_2022/rgadea/modelo18/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_48_1' (Mis_tasks_mejora_grano_fino_V_H_V_best21.cpp:48) in function 'MVM_opcion_sistolica' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_71_3' (Mis_tasks_mejora_grano_fino_V_H_V_best21.cpp:71) in function 'MVM_opcion_sistolica' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_129_2' (Mis_tasks_mejora_grano_fino_V_H_V_best21.cpp:129) in function 'MVM_opcion_sistolica' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_181_1' (/opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0) in function 'MVM_opcion_sistolica' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_181_1' (/opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0) in function 'MVM_opcion_sistolica' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_251_1' (Mis_tasks_mejora_grano_fino_V_H_V_best21.cpp:251) in function 'MVM_opcion_sistolica' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_48_1' (Mis_tasks_mejora_grano_fino_V_H_V_best21.cpp:48) in function 'MVM_opcion_sistolica' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_52_2' (Mis_tasks_mejora_grano_fino_V_H_V_best21.cpp:52) in function 'MVM_opcion_sistolica' completely with a factor of 2.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'a.V' (Mis_tasks_mejora_grano_fino_V_H_V_best21.cpp:275) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'b1.V' (Mis_tasks_mejora_grano_fino_V_H_V_best21.cpp:276) .
INFO: [XFORM 203-101] Partitioning array 'a.V' (Mis_tasks_mejora_grano_fino_V_H_V_best21.cpp:275) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b1.V' (Mis_tasks_mejora_grano_fino_V_H_V_best21.cpp:276) in dimension 1 completely.
INFO: [XFORM 203-721] Changing loop 'Loop_VITIS_LOOP_48_1_proc' (Mis_tasks_mejora_grano_fino_V_H_V_best21.cpp:48) to a process function for dataflow in function 'MVM_opcion_sistolica'.
INFO: [XFORM 203-721] Changing loop 'Loop_VITIS_LOOP_66_1_proc' (Mis_tasks_mejora_grano_fino_V_H_V_best21.cpp:66) to a process function for dataflow in function 'MVM_opcion_sistolica'.
INFO: [XFORM 203-721] Changing loop 'Loop_VITIS_LOOP_125_1_proc' (Mis_tasks_mejora_grano_fino_V_H_V_best21.cpp:125) to a process function for dataflow in function 'MVM_opcion_sistolica'.
INFO: [XFORM 203-721] Changing loop 'Loop_VITIS_LOOP_181_1_proc' (/opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0) to a process function for dataflow in function 'MVM_opcion_sistolica'.
INFO: [XFORM 203-721] Changing loop 'Loop_VITIS_LOOP_181_1_proc' (/opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0) to a process function for dataflow in function 'MVM_opcion_sistolica'.
WARNING: [HLS 200-786] Detected dataflow-on-top in function  'MVM_opcion_sistolica' (Mis_tasks_mejora_grano_fino_V_H_V_best21.cpp:261)  with default interface mode 'ap_ctrl_hs'. Overlapped execution of successive kernel calls will not happen unless interface mode 'ap_ctrl_chain' is used (or 'ap_ctrl_none' for a purely data-driven design).
ERROR: [HLS 200-1013] Bundled bus interface gmem failed dataflow checking: it cannot read data in multiple processes.
ERROR: [HLS 200-984] Bundled bus interface gmem has read operations in function:  'Loop_VITIS_LOOP_48_1_proc5' (/opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:46:9) and 'Loop_VITIS_LOOP_66_1_proc6' (Mis_tasks_mejora_grano_fino_V_H_V_best21.cpp:64:50).

ERROR: [HLS 200-1013] Bundled bus interface gmem failed dataflow checking: it cannot read data in multiple processes.
ERROR: [HLS 200-984] Bundled bus interface gmem has read operations in function:  'Loop_VITIS_LOOP_48_1_proc5' (/opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:46:9) and 'Loop_VITIS_LOOP_66_1_proc6' (Mis_tasks_mejora_grano_fino_V_H_V_best21.cpp:64:50).

ERROR: [HLS 200-979] Variable 'controlwih1.V' (Mis_tasks_mejora_grano_fino_V_H_V_best21.cpp:279) failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Variable 'controlwih1.V' has write operations in process function 'Loop_VITIS_LOOP_125_1_proc' (Mis_tasks_mejora_grano_fino_V_H_V_best21.cpp:114:135).
INFO: [HLS 200-992] Variable 'controlwih1.V' has read and write operations in process function 'Loop_VITIS_LOOP_181_1_proc7' (Mis_tasks_mejora_grano_fino_V_H_V_best21.cpp:0:21).
INFO: [HLS 200-992] Variable 'controlwih1.V' has read and write operations in process function 'Loop_VITIS_LOOP_181_1_proc48' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:0:5).
ERROR: [HLS 200-779] Non-shared array 'controlwih1.V' (Mis_tasks_mejora_grano_fino_V_H_V_best21.cpp:279) failed dataflow checking: it can only have a single reader and a single writer.
INFO: [HLS 200-992] Variable 'controlwih1.V' has write operations in process function 'Loop_VITIS_LOOP_125_1_proc' (Mis_tasks_mejora_grano_fino_V_H_V_best21.cpp:114:135).
INFO: [HLS 200-992] Variable 'controlwih1.V' has read and write operations in process function 'Loop_VITIS_LOOP_181_1_proc7' (Mis_tasks_mejora_grano_fino_V_H_V_best21.cpp:0:21).
INFO: [HLS 200-992] Variable 'controlwih1.V' has read and write operations in process function 'Loop_VITIS_LOOP_181_1_proc48' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:0:5).
ERROR: [HLS 200-979] Variable 'controlB1_n_BLOCK_SIZE.V' (Mis_tasks_mejora_grano_fino_V_H_V_best21.cpp:278) failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Variable 'controlB1_n_BLOCK_SIZE.V' has write operations in process function 'Loop_VITIS_LOOP_125_1_proc' (Mis_tasks_mejora_grano_fino_V_H_V_best21.cpp:114:135).
INFO: [HLS 200-992] Variable 'controlB1_n_BLOCK_SIZE.V' has read and write operations in process function 'Loop_VITIS_LOOP_181_1_proc7' (Mis_tasks_mejora_grano_fino_V_H_V_best21.cpp:0:21).
INFO: [HLS 200-992] Variable 'controlB1_n_BLOCK_SIZE.V' has read and write operations in process function 'Loop_VITIS_LOOP_181_1_proc48' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:0:5).
ERROR: [HLS 200-779] Non-shared array 'controlB1_n_BLOCK_SIZE.V' (Mis_tasks_mejora_grano_fino_V_H_V_best21.cpp:278) failed dataflow checking: it can only have a single reader and a single writer.
INFO: [HLS 200-992] Variable 'controlB1_n_BLOCK_SIZE.V' has write operations in process function 'Loop_VITIS_LOOP_125_1_proc' (Mis_tasks_mejora_grano_fino_V_H_V_best21.cpp:114:135).
INFO: [HLS 200-992] Variable 'controlB1_n_BLOCK_SIZE.V' has read and write operations in process function 'Loop_VITIS_LOOP_181_1_proc7' (Mis_tasks_mejora_grano_fino_V_H_V_best21.cpp:0:21).
INFO: [HLS 200-992] Variable 'controlB1_n_BLOCK_SIZE.V' has read and write operations in process function 'Loop_VITIS_LOOP_181_1_proc48' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:0:5).
ERROR: [HLS 200-979] Variable 'controlB1_ultimo_BLOCK_SIZE.V' (Mis_tasks_mejora_grano_fino_V_H_V_best21.cpp:277) failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Variable 'controlB1_ultimo_BLOCK_SIZE.V' has write operations in process function 'Loop_VITIS_LOOP_125_1_proc' (Mis_tasks_mejora_grano_fino_V_H_V_best21.cpp:114:135).
INFO: [HLS 200-992] Variable 'controlB1_ultimo_BLOCK_SIZE.V' has read and write operations in process function 'Loop_VITIS_LOOP_181_1_proc7' (Mis_tasks_mejora_grano_fino_V_H_V_best21.cpp:0:21).
INFO: [HLS 200-992] Variable 'controlB1_ultimo_BLOCK_SIZE.V' has read and write operations in process function 'Loop_VITIS_LOOP_181_1_proc48' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:0:5).
ERROR: [HLS 200-779] Non-shared array 'controlB1_ultimo_BLOCK_SIZE.V' (Mis_tasks_mejora_grano_fino_V_H_V_best21.cpp:277) failed dataflow checking: it can only have a single reader and a single writer.
INFO: [HLS 200-992] Variable 'controlB1_ultimo_BLOCK_SIZE.V' has write operations in process function 'Loop_VITIS_LOOP_125_1_proc' (Mis_tasks_mejora_grano_fino_V_H_V_best21.cpp:114:135).
INFO: [HLS 200-992] Variable 'controlB1_ultimo_BLOCK_SIZE.V' has read and write operations in process function 'Loop_VITIS_LOOP_181_1_proc7' (Mis_tasks_mejora_grano_fino_V_H_V_best21.cpp:0:21).
INFO: [HLS 200-992] Variable 'controlB1_ultimo_BLOCK_SIZE.V' has read and write operations in process function 'Loop_VITIS_LOOP_181_1_proc48' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:0:5).
ERROR: [HLS 200-979] Variable 'termination.V' (Mis_tasks_mejora_grano_fino_V_H_V_best21.cpp:280) failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Variable 'termination.V' has write operations in process function 'Loop_VITIS_LOOP_125_1_proc' (Mis_tasks_mejora_grano_fino_V_H_V_best21.cpp:114:135).
INFO: [HLS 200-992] Variable 'termination.V' has read and write operations in process function 'Loop_VITIS_LOOP_181_1_proc7' (Mis_tasks_mejora_grano_fino_V_H_V_best21.cpp:0:21).
INFO: [HLS 200-992] Variable 'termination.V' has read and write operations in process function 'Loop_VITIS_LOOP_181_1_proc48' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:0:5).
ERROR: [HLS 200-779] Non-shared array 'termination.V' (Mis_tasks_mejora_grano_fino_V_H_V_best21.cpp:280) failed dataflow checking: it can only have a single reader and a single writer.
INFO: [HLS 200-992] Variable 'termination.V' has write operations in process function 'Loop_VITIS_LOOP_125_1_proc' (Mis_tasks_mejora_grano_fino_V_H_V_best21.cpp:114:135).
INFO: [HLS 200-992] Variable 'termination.V' has read and write operations in process function 'Loop_VITIS_LOOP_181_1_proc7' (Mis_tasks_mejora_grano_fino_V_H_V_best21.cpp:0:21).
INFO: [HLS 200-992] Variable 'termination.V' has read and write operations in process function 'Loop_VITIS_LOOP_181_1_proc48' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:0:5).
ERROR: [HLS 200-975] Stream 'layer1.V' (Mis_tasks_mejora_grano_fino_V_H_V_best21.cpp:281) failed dataflow checking: it cannot be read and written in the same function:  'Loop_VITIS_LOOP_181_1_proc7' (Mis_tasks_mejora_grano_fino_V_H_V_best21.cpp:0:21).
ERROR: [HLS 200-975] Stream 'layer1.V' (Mis_tasks_mejora_grano_fino_V_H_V_best21.cpp:281) failed dataflow checking: it cannot be read and written in the same function:  'Loop_VITIS_LOOP_181_1_proc48' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:0:5).
ERROR: [HLS 200-979] Variable 'layer1.V' (Mis_tasks_mejora_grano_fino_V_H_V_best21.cpp:281) failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Variable 'layer1.V' has read and write operations in process function 'Loop_VITIS_LOOP_181_1_proc7' (Mis_tasks_mejora_grano_fino_V_H_V_best21.cpp:0:21).
INFO: [HLS 200-992] Variable 'layer1.V' has read and write operations in process function 'Loop_VITIS_LOOP_181_1_proc48' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:0:5).
ERROR: [HLS 200-971] Array 'layer1.V' (Mis_tasks_mejora_grano_fino_V_H_V_best21.cpp:281) failed dataflow checking: Read-before-write is not supported on array.
INFO: [HLS 200-992] Variable 'layer1.V' has read and write operations in process function 'Loop_VITIS_LOOP_181_1_proc7' (Mis_tasks_mejora_grano_fino_V_H_V_best21.cpp:0:21).
INFO: [HLS 200-992] Variable 'layer1.V' has read and write operations in process function 'Loop_VITIS_LOOP_181_1_proc48' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:0:5).
Command         transform done; error code: 1; 3 sec.
INFO-FLOW: Error in Presyn 1: transform -hls -tmp /home/rgadea/pruebas_HLS_XILINX_2022/rgadea/modelo18/solution1/.autopilot/db -interface-port-rename   -function-uniquify -directive-preproc -mem2reg -dse -dce  -disaggr -scalarrepl -norm-name -deadargelim  -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify  -resource-proc  -clib-intrinsic-prepare -dce  -func-buffer -dce -pag -array-normalize  -func-legal -instcombine -gvn -constprop -dce   -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce  -deadargelim -dce -instcombine  -ptrArgReplace -mem2reg -dce  -array-seg-normalize -deadargelim  -instcombine -dce  -function-uniquify -directive-preproc -mem2reg -dse -dce  -pointer-simplify -dce  -port-alignment -dce  -interface-preproc  -data-pack -instcombine -dce   -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn  -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce  -loop-simplify -indvars -instcombine  -gvn -loop-simplify -mem2reg -dce  -find-region -instcombine  -auto-loop-pipeline  -inst-simplify  -interface-preproc  -cfgopt -instcombine  -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll  -constprop -instcombine -simplifycfg -indvars  -simplifycfg -dce -globaldce  -clean-region  -attach-range  -gvn -inst-simplify  -constprop -simplifycfg -dce  -pointer-simplify -dce  -globalopt -constprop -dce  -array-promote -constprop -dce  -ptrArgReplace -mem2reg  -simplifycfg -dce  -instcombine -dce  -array-transform-check  -array-reshape -instcombine -simplifycfg -dce  -ptrArgReplace -deadargelim -mem2reg  -instcombine -simplifycfg -dce   -indvars -loop-simplify -loop-bound -xunroll  -constprop -instcombine -simplifycfg -indvars  -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse  -duplicate-dataflow-processes -globaldce -instcombine  -array-partition -instcombine -simplifycfg -dce  -ptrArgReplace -global-constprop -deadargelim -mem2reg  -func-legal -dce -global-constprop -deadargelim -mem2reg  -simplifycfg -dce   -merge-param -deadargelim   -globalopt -constprop -dce  -array-promote -constprop -dce  -ptrArgReplace -mem2reg  -simplifycfg -dce   -mem-intrinsic-preproc -dce  -global-internalize -global-privatize  -mem2reg -globaldce  -promote-global-argument  -ptrArgReplace -mem2reg -dce  -globalopt -mergereturn -simplify-global-access -mem2reg -dce  -pointer-simplify -dce  -functionattrs  -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn  -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce  -dce -norm-name  -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge  -function-inline -complex-op-raise -inst-simplify -globaldce  -func-inst -constprop -instcombine -simplifycfg -dce  -func-legal -dce   -loop-bound  -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow  -loop-delete -instcombine -simplifycfg  -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments  -loop-stream -instcombine -simplifycfg -dce -globaldce  -duplicate-dataflow-processes -stream-intrinsic-preproc -dce  -check-ap-stream -loop-simplify -eliminate-keepreads  -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse  -check-dataflow-syntax  -legalize-stream-variable -legalize-global  -extract-subproc -dce -dead-channel-elimination  -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc  -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg  -check-dataflow-channels -function-stream -dce -globaldce  -prop-fifo-spec -internal-stream-gen  -canonicalize-gep -globaldce -dce -gvn -deadargelim   -mergereturn -indvars -loop-simplify -instcombine  -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce  -bundle-memfifo-ops -deadargelim    -function-uniquify -directive-preproc -mem2reg -dse -dce  -group-axi-access    -licm -simplifycfg -dce -loop-delete -norm-name  /home/rgadea/pruebas_HLS_XILINX_2022/rgadea/modelo18/solution1/.autopilot/db/a.o.1.bc -o /home/rgadea/pruebas_HLS_XILINX_2022/rgadea/modelo18/solution1/.autopilot/db/a.o.1.tmp.bc -f:
command 'transform' returned error code
ERROR: [HLS 200-70] Pre-synthesis failed.
Command       opt_and_import_c done; error code: 2; 7.21 sec.
Command     elaborate done; error code: 2; 85.54 sec.
Command   csynth_design done; error code: 2; 85.56 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 77.38 seconds. CPU system time: 4.75 seconds. Elapsed time: 85.56 seconds; current allocated memory: 403.494 MB.
Command ap_source done; error code: 1; 94.01 sec.
Execute cleanup_all 
