// Seed: 3153931736
module module_0;
  for (id_1 = 1; id_1 - 1; id_1 = id_1) assign id_1 = id_1;
  wire id_2;
  assign module_1.id_4 = 0;
  logic [7:0] id_3;
  always $display(id_3, id_3);
  assign id_3[1] = "";
endmodule
module module_1 (
    input logic id_0,
    input uwire id_1,
    input tri id_2,
    output wor id_3
    , id_8,
    input supply1 id_4,
    output logic id_5,
    input tri id_6
);
  always begin : LABEL_0
    id_5 <= id_0;
  end
  assign id_5 = 1;
  xnor primCall (id_3, id_4, id_6, id_8);
  module_0 modCall_1 ();
endmodule
