

================================================================
== Vivado HLS Report for 'udp_ip_receive'
================================================================
* Date:           Thu Jul 25 00:30:00 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        udp_ip_receive
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   3.10|     1.706|        0.39|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    0|    0|    0|    0|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+---------------------+---------+-------+---------+---------+-----+
|DSP                  |        -|      -|        -|        -|    -|
|Expression           |        -|      -|        0|      496|    -|
|FIFO                 |        -|      -|        -|        -|    -|
|Instance             |        -|      -|        -|        -|    -|
|Memory               |        -|      -|        -|        -|    -|
|Multiplexer          |        -|      -|        -|       27|    -|
|Register             |        -|      -|     2159|        -|    -|
+---------------------+---------+-------+---------+---------+-----+
|Total                |        0|      0|     2159|      523|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available SLR        |     1440|   2280|   788160|   394080|  320|
+---------------------+---------+-------+---------+---------+-----+
|Utilization SLR (%)  |        0|      0|    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+
|Available            |     4320|   6840|  2364480|  1182240|  960|
+---------------------+---------+-------+---------+---------+-----+
|Utilization (%)      |        0|      0|    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |add_ln209_1_fu_1574_p2   |     +    |      0|  0|  17|           5|          17|
    |add_ln209_2_fu_1764_p2   |     +    |      0|  0|  17|          17|          17|
    |add_ln209_fu_672_p2      |     +    |      0|  0|  16|          16|          16|
    |ret_V_10_fu_1276_p2      |     +    |      0|  0|  18|          18|          18|
    |ret_V_11_fu_1304_p2      |     +    |      0|  0|  17|          17|          17|
    |ret_V_12_fu_1332_p2      |     +    |      0|  0|  17|          17|          17|
    |ret_V_13_fu_1360_p2      |     +    |      0|  0|  17|          17|          17|
    |ret_V_14_fu_1562_p2      |     +    |      0|  0|  18|          15|          18|
    |ret_V_1_fu_828_p2        |     +    |      0|  0|  20|          20|          20|
    |ret_V_2_fu_946_p2        |     +    |      0|  0|  18|          18|          18|
    |ret_V_3_fu_974_p2        |     +    |      0|  0|  19|          19|          19|
    |ret_V_4_fu_1002_p2       |     +    |      0|  0|  19|          19|          19|
    |ret_V_5_fu_1030_p2       |     +    |      0|  0|  18|          18|          18|
    |ret_V_6_fu_1168_p2       |     +    |      0|  0|  17|          17|          17|
    |ret_V_7_fu_1196_p2       |     +    |      0|  0|  17|          17|          17|
    |ret_V_8_fu_1224_p2       |     +    |      0|  0|  17|          17|          17|
    |ret_V_9_fu_1248_p2       |     +    |      0|  0|  18|          18|          18|
    |ret_V_fu_800_p2          |     +    |      0|  0|  20|          20|          20|
    |and_ln75_fu_526_p2       |    and   |      0|  0|   2|           1|           1|
    |and_ln84_fu_604_p2       |    and   |      0|  0|   2|           1|           1|
    |ap_condition_171         |    and   |      0|  0|   2|           1|           1|
    |tmp_fu_568_p2            |    and   |      0|  0|   2|           1|           1|
    |val_assign_fu_574_p2     |    and   |      0|  0|   2|           1|           1|
    |empty_10_fu_592_p2       |   icmp   |      0|  0|  13|          16|           1|
    |empty_fu_586_p2          |   icmp   |      0|  0|  13|          16|          15|
    |icmp_ln74_1_fu_556_p2    |   icmp   |      0|  0|  13|          16|           1|
    |icmp_ln74_fu_550_p2      |   icmp   |      0|  0|  13|          16|          15|
    |icmp_ln879_1_fu_514_p2   |   icmp   |      0|  0|  20|          32|          32|
    |icmp_ln879_2_fu_520_p2   |   icmp   |      0|  0|  13|          16|           2|
    |icmp_ln879_3_fu_532_p2   |   icmp   |      0|  0|  11|           8|           1|
    |icmp_ln879_4_fu_538_p2   |   icmp   |      0|  0|  11|           8|           5|
    |icmp_ln879_5_fu_1058_p2  |   icmp   |      0|  0|  20|          19|          19|
    |icmp_ln879_6_fu_1666_p2  |   icmp   |      0|  0|  13|          16|           1|
    |icmp_ln879_fu_504_p2     |   icmp   |      0|  0|  13|          16|          15|
    |ap_condition_165         |    or    |      0|  0|   2|           1|           1|
    |empty_11_fu_598_p2       |    or    |      0|  0|   2|           1|           1|
    |or_ln544_fu_1064_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln74_fu_562_p2        |    or    |      0|  0|   2|           1|           1|
    |or_ln76_fu_544_p2        |    or    |      0|  0|   2|           1|           1|
    |select_ln301_fu_626_p3   |  select  |      0|  0|   3|           1|           3|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0| 496|         495|         440|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------+----+-----------+-----+-----------+
    |          Name         | LUT| Input Size| Bits| Total Bits|
    +-----------------------+----+-----------+-----+-----------+
    |arp_internal_resp_re   |   9|          2|    1|          2|
    |meta_out_reg_action_s  |   9|          2|    2|          4|
    |meta_out_reg_checksu   |   9|          2|   20|         40|
    +-----------------------+----+-----------+-----+-----------+
    |Total                  |  27|          6|   23|         46|
    +-----------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------+----+----+-----+-----------+
    |          Name          | FF | LUT| Bits| Const Bits|
    +------------------------+----+----+-----+-----------+
    |ap_CS_fsm               |   1|   0|    1|          0|
    |arp_internal_resp_re    |   1|   0|    1|          0|
    |arp_internal_resp_re_1  |  80|   0|   80|          0|
    |checksum_precompute_s   |  17|   0|   17|          0|
    |checksum_reg0_0_V       |  18|   0|   18|          0|
    |checksum_reg0_1_V       |  16|   0|   16|          0|
    |checksum_reg0_2_V       |  16|   0|   16|          0|
    |checksum_reg0_3_V       |  16|   0|   16|          0|
    |checksum_reg0_4_V       |  16|   0|   16|          0|
    |checksum_reg0_5_V       |  16|   0|   16|          0|
    |checksum_reg0_6_V       |  16|   0|   16|          0|
    |checksum_reg0_7_V       |  16|   0|   16|          0|
    |checksum_reg1_0_V       |  18|   0|   18|          0|
    |checksum_reg1_1_V       |  17|   0|   17|          0|
    |checksum_reg1_2_V       |  17|   0|   17|          0|
    |checksum_reg1_3_V       |  17|   0|   17|          0|
    |checksum_reg2_0_V       |  19|   0|   19|          0|
    |checksum_reg2_1_V       |  18|   0|   18|          0|
    |checksum_reg3_0_V       |  20|   0|   20|          0|
    |checksum_reg_final_V    |  16|   0|   16|          0|
    |eth_src_mac0_V          |  48|   0|   48|          0|
    |eth_src_mac1_V          |  48|   0|   48|          0|
    |eth_src_mac2_V          |  48|   0|   48|          0|
    |eth_src_mac3_V          |  48|   0|   48|          0|
    |eth_src_mac4_V          |  48|   0|   48|          0|
    |eth_src_mac5_V          |  48|   0|   48|          0|
    |ip_in_reg0_checksum_s   |  16|   0|   16|          0|
    |ip_in_reg0_dst_ip_V     |  32|   0|   32|          0|
    |ip_in_reg0_fixed_hea    |  16|   0|   16|          0|
    |ip_in_reg0_fragment_s   |  16|   0|   16|          0|
    |ip_in_reg0_id_V         |  16|   0|   16|          0|
    |ip_in_reg0_length_V     |  16|   0|   16|          0|
    |ip_in_reg0_proto_V      |   8|   0|    8|          0|
    |ip_in_reg0_proto_hea    |  64|   0|   64|          0|
    |ip_in_reg0_src_ip_V     |  32|   0|   32|          0|
    |ip_in_reg0_ttl_V        |   8|   0|    8|          0|
    |ip_in_reg0_valid_V      |   1|   0|    1|          0|
    |ip_in_reg1_dst_ip_V     |  32|   0|   32|          0|
    |ip_in_reg1_fixed_hea    |  16|   0|   16|          0|
    |ip_in_reg1_fragment_s   |  16|   0|   16|          0|
    |ip_in_reg1_proto_V      |   8|   0|    8|          0|
    |ip_in_reg1_proto_hea    |  64|   0|   64|          0|
    |ip_in_reg1_src_ip_V     |  32|   0|   32|          0|
    |ip_in_reg1_valid_V      |   1|   0|    1|          0|
    |ip_in_reg2_dst_ip_V     |  32|   0|   32|          0|
    |ip_in_reg2_fixed_hea    |  16|   0|   16|          0|
    |ip_in_reg2_fragment_s   |  16|   0|   16|          0|
    |ip_in_reg2_proto_V      |   8|   0|    8|          0|
    |ip_in_reg2_proto_hea    |  64|   0|   64|          0|
    |ip_in_reg2_src_ip_V     |  32|   0|   32|          0|
    |ip_in_reg2_valid_V      |   1|   0|    1|          0|
    |ip_in_reg3_dst_ip_V     |  32|   0|   32|          0|
    |ip_in_reg3_fixed_hea    |  16|   0|   16|          0|
    |ip_in_reg3_fragment_s   |  16|   0|   16|          0|
    |ip_in_reg3_proto_V      |   8|   0|    8|          0|
    |ip_in_reg3_proto_hea    |  64|   0|   64|          0|
    |ip_in_reg3_src_ip_V     |  32|   0|   32|          0|
    |ip_in_reg3_valid_V      |   1|   0|    1|          0|
    |ip_in_reg4_dst_ip_V     |  32|   0|   32|          0|
    |ip_in_reg4_fixed_hea    |  16|   0|   16|          0|
    |ip_in_reg4_fragment_s   |  16|   0|   16|          0|
    |ip_in_reg4_proto_V      |   8|   0|    8|          0|
    |ip_in_reg4_proto_hea    |  64|   0|   64|          0|
    |ip_in_reg4_src_ip_V     |  32|   0|   32|          0|
    |ip_in_reg4_valid_V      |   1|   0|    1|          0|
    |ip_in_reg5_dst_ip_V     |  32|   0|   32|          0|
    |ip_in_reg5_fixed_hea    |  16|   0|   16|          0|
    |ip_in_reg5_fragment_s   |  16|   0|   16|          0|
    |ip_in_reg5_proto_V      |   8|   0|    8|          0|
    |ip_in_reg5_proto_hea    |  64|   0|   64|          0|
    |ip_in_reg5_src_ip_V     |  32|   0|   32|          0|
    |ip_in_reg5_valid_V      |   1|   0|    1|          0|
    |meta_out_reg_action_s   |   2|   0|    2|          0|
    |meta_out_reg_checksu    |  20|   0|   20|          0|
    |meta_out_reg_protoco    |  64|   0|   64|          0|
    |meta_out_reg_src_ip_s   |  32|   0|   32|          0|
    |myIP_reg_V              |  32|   0|   32|          0|
    |udp_cksum0_0_V          |  17|   0|   17|          0|
    |udp_cksum0_1_V          |  16|   0|   16|          0|
    |udp_cksum0_2_V          |  16|   0|   16|          0|
    |udp_cksum0_3_V          |  16|   0|   16|          0|
    |udp_cksum0_4_V          |  16|   0|   16|          0|
    |udp_cksum0_5_V          |  16|   0|   16|          0|
    |udp_cksum0_6_V          |  16|   0|   16|          0|
    |udp_cksum0_7_V          |  16|   0|   16|          0|
    |udp_cksum1_0_V          |  18|   0|   18|          0|
    |udp_cksum1_1_V          |  17|   0|   17|          0|
    |udp_cksum1_2_V          |  17|   0|   17|          0|
    |udp_cksum1_3_V          |  17|   0|   17|          0|
    |udp_cksum2_0_V          |  19|   0|   19|          0|
    |udp_cksum2_1_V          |  18|   0|   18|          0|
    |udp_cksum3_V            |  20|   0|   20|          0|
    |udp_cksum4_V            |  20|   0|   20|          0|
    |udp_ignore_flag0_V      |   1|   0|    1|          0|
    |udp_ignore_flag1_V      |   1|   0|    1|          0|
    |udp_ignore_flag2_V      |   1|   0|    1|          0|
    |udp_ignore_flag3_V      |   1|   0|    1|          0|
    |udp_ignore_flag4_V      |   1|   0|    1|          0|
    +------------------------+----+----+-----+-----------+
    |Total                   |2159|   0| 2159|          0|
    +------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+--------------+----------------------------+--------------+
|          RTL Ports         | Dir | Bits|   Protocol   |        Source Object       |    C Type    |
+----------------------------+-----+-----+--------------+----------------------------+--------------+
|ap_clk                      |  in |    1| ap_ctrl_none |       udp_ip_receive       | return value |
|ap_rst                      |  in |    1| ap_ctrl_none |       udp_ip_receive       | return value |
|myIP_V                      |  in |   32|    ap_none   |           myIP_V           |    scalar    |
|ip_in_data_V                |  in |  336|    ap_none   |        ip_in_data_V        |    scalar    |
|ip_in_valid_V               |  in |    1|    ap_none   |        ip_in_valid_V       |    scalar    |
|meta_out_src_ip_V           | out |   32|    ap_none   |      meta_out_src_ip_V     |    pointer   |
|meta_out_protocol_header_V  | out |   64|    ap_none   | meta_out_protocol_header_V |    pointer   |
|meta_out_checksum_V         | out |   32|    ap_none   |     meta_out_checksum_V    |    pointer   |
|meta_out_action_V           | out |    2|    ap_none   |      meta_out_action_V     |    pointer   |
|arp_internal_resp_Mac_IP_V  | out |   80|    ap_none   | arp_internal_resp_Mac_IP_V |    pointer   |
|arp_internal_resp_valid_V   | out |    1|    ap_none   |  arp_internal_resp_valid_V |    pointer   |
+----------------------------+-----+-----+--------------+----------------------------+--------------+

