#! /usr/local/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/v2009.vpi";
S_0x7f78ca2041c0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x7f78ca204330 .scope module, "chained_dec_tb" "chained_dec_tb" 3 4;
 .timescale -9 -12;
P_0x600000b88000 .param/l "NUM_PDM_SAMPLES" 1 3 16, +C4<00000000000000000000000100000000>;
P_0x600000b88040 .param/l "PDM_COUNT_PERIOD" 1 3 15, +C4<00000000000000000000000000100000>;
L_0x600000e880e0 .functor NOT 1, v0x6000017869a0_0, C4<0>, C4<0>, C4<0>;
L_0x600000e88150 .functor AND 1, v0x600001786880_0, L_0x600000e880e0, C4<1>, C4<1>;
L_0x7f78c0040128 .functor BUFT 1, C4<0000000001111111>, C4<0>, C4<0>, C4<0>;
v0x600001785e60_0 .net/2u *"_ivl_0", 15 0, L_0x7f78c0040128;  1 drivers
L_0x7f78c0040170 .functor BUFT 1, C4<1111111110000001>, C4<0>, C4<0>, C4<0>;
v0x600001785ef0_0 .net/2u *"_ivl_2", 15 0, L_0x7f78c0040170;  1 drivers
v0x600001785f80_0 .net *"_ivl_6", 0 0, L_0x600000e880e0;  1 drivers
v0x600001786010_0 .var "audio_sample_valid", 0 0;
v0x6000017860a0_0 .var "clk_in", 0 0;
v0x600001786130_0 .net/s "dec1_out", 15 0, v0x600001781170_0;  1 drivers
v0x6000017861c0_0 .net "dec1_out_ready", 0 0, v0x600001781200_0;  1 drivers
v0x600001786250_0 .net/s "dec2_out", 15 0, v0x600001782640_0;  1 drivers
v0x6000017862e0_0 .net "dec2_out_ready", 0 0, v0x6000017826d0_0;  1 drivers
v0x600001786370_0 .net/s "dec3_out", 15 0, v0x600001783b10_0;  1 drivers
v0x600001786400_0 .net "dec3_out_ready", 0 0, v0x600001783ba0_0;  1 drivers
v0x600001786490_0 .net/s "dec4_out", 15 0, v0x600001785050_0;  1 drivers
v0x600001786520_0 .net "dec4_out_ready", 0 0, v0x6000017850e0_0;  1 drivers
v0x6000017865b0_0 .var "fake_counter", 10 0;
v0x600001786640_0 .var "fake_pdm_signal_valid", 0 0;
v0x6000017866d0_0 .var "fir_counter_val", 20 0;
v0x600001786760_0 .var "m_clock_counter", 8 0;
v0x6000017867f0_0 .var/s "mic_audio", 7 0;
v0x600001786880_0 .var "mic_clk", 0 0;
v0x600001786910_0 .var "mic_data", 0 0;
v0x6000017869a0_0 .var "old_mic_clk", 0 0;
v0x600001786a30_0 .var "pdm_counter", 8 0;
v0x600001786ac0_0 .net "pdm_out", 0 0, v0x600001785cb0_0;  1 drivers
v0x600001786b50_0 .net "pdm_signal_valid", 0 0, L_0x600000e88150;  1 drivers
v0x600001786be0_0 .var "pdm_tally", 7 0;
v0x600001786c70_0 .var "pdm_val", 0 0;
v0x600001786d00_0 .var "sampled_dec1", 15 0;
v0x600001786d90_0 .var "sampled_dec2", 15 0;
v0x600001786e20_0 .var "sampled_dec3", 15 0;
v0x600001786eb0_0 .var "sampled_dec4", 15 0;
v0x600001786f40_0 .var "sampled_mic_data", 0 0;
v0x600001786fd0_0 .var "sys_rst", 0 0;
v0x600001787060_0 .net/s "tone_750", 7 0, L_0x600000e88070;  1 drivers
L_0x60000149c780 .functor MUXZ 16, L_0x7f78c0040170, L_0x7f78c0040128, v0x600001785cb0_0, C4<>;
S_0x7f78ca204610 .scope module, "fir_dec1" "fir_decimator" 3 37, 4 3 0, S_0x7f78ca204330;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rst_in";
    .port_info 1 /INPUT 16 "audio_in";
    .port_info 2 /INPUT 1 "audio_sample_valid";
    .port_info 3 /INPUT 1 "clk_in";
    .port_info 4 /OUTPUT 16 "dec_output";
    .port_info 5 /OUTPUT 16 "fir_out";
    .port_info 6 /OUTPUT 1 "dec_output_ready";
P_0x6000030bc300 .param/l "WIDTH" 0 4 4, +C4<00000000000000000000000000010000>;
v0x600001780f30_0 .net/s "audio_in", 15 0, L_0x60000149c780;  1 drivers
v0x600001780fc0_0 .net "audio_sample_valid", 0 0, L_0x600000e88150;  alias, 1 drivers
v0x600001781050_0 .net "clk_in", 0 0, v0x6000017860a0_0;  1 drivers
v0x6000017810e0_0 .var "counter", 3 0;
v0x600001781170_0 .var/s "dec_output", 15 0;
v0x600001781200_0 .var "dec_output_ready", 0 0;
v0x600001781290_0 .var/s "fir_out", 15 0;
v0x600001781320_0 .net/s "fir_output", 15 0, v0x600001780cf0_0;  1 drivers
v0x6000017813b0_0 .net "fir_ready", 0 0, v0x600001780b40_0;  1 drivers
v0x600001781440_0 .net "rst_in", 0 0, v0x600001786fd0_0;  1 drivers
S_0x7f78ca204780 .scope module, "fir1" "fir_filter" 4 18, 5 3 0, S_0x7f78ca204610;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rst_in";
    .port_info 1 /INPUT 16 "audio_in";
    .port_info 2 /INPUT 1 "valid_in";
    .port_info 3 /INPUT 1 "clk_in";
    .port_info 4 /OUTPUT 16 "filtered_audio";
    .port_info 5 /OUTPUT 1 "data_ready";
P_0x6000030bc3c0 .param/l "WIDTH" 0 5 4, +C4<00000000000000000000000000010000>;
v0x600001780090 .array/s "COEFFICIENTS", 0 28, 23 0;
L_0x7f78c0040008 .functor BUFT 1, C4<000000000000000010000000>, C4<0>, C4<0>, C4<0>;
v0x600001780120_0 .net/2u *"_ivl_0", 23 0, L_0x7f78c0040008;  1 drivers
L_0x7f78c0040098 .functor BUFT 1, C4<0000000>, C4<0>, C4<0>, C4<0>;
v0x6000017801b0_0 .net/2u *"_ivl_10", 6 0, L_0x7f78c0040098;  1 drivers
v0x600001780240_0 .net *"_ivl_13", 8 0, L_0x60000149c460;  1 drivers
v0x6000017802d0_0 .net *"_ivl_14", 15 0, L_0x60000149c500;  1 drivers
L_0x7f78c00400e0 .functor BUFT 1, C4<1111111>, C4<0>, C4<0>, C4<0>;
v0x600001780360_0 .net/2u *"_ivl_16", 6 0, L_0x7f78c00400e0;  1 drivers
v0x6000017803f0_0 .net *"_ivl_19", 8 0, L_0x60000149c5a0;  1 drivers
v0x600001780480_0 .net *"_ivl_20", 15 0, L_0x60000149c640;  1 drivers
v0x600001780510_0 .net/s *"_ivl_4", 31 0, L_0x60000149c320;  1 drivers
L_0x7f78c0040050 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000017805a0_0 .net/2s *"_ivl_6", 31 0, L_0x7f78c0040050;  1 drivers
v0x600001780630_0 .net *"_ivl_8", 0 0, L_0x60000149c3c0;  1 drivers
v0x6000017806c0_0 .var/s "accumulator", 23 0;
v0x600001780750_0 .net/s "accumulator_rounded", 23 0, L_0x60000149c280;  1 drivers
v0x6000017807e0_0 .net/s "accumulator_rounded_shifted", 15 0, L_0x60000149c6e0;  1 drivers
v0x600001780870_0 .net/s "audio_in", 15 0, L_0x60000149c780;  alias, 1 drivers
v0x600001780900_0 .net "clk_in", 0 0, v0x6000017860a0_0;  alias, 1 drivers
v0x600001780990_0 .var/s "coeff", 23 0;
v0x600001780a20_0 .var "counter", 6 0;
v0x600001780ab0_0 .var/s "cur", 15 0;
v0x600001780b40_0 .var "data_ready", 0 0;
v0x600001780bd0_0 .var/s "dbg2", 23 0;
v0x600001780c60 .array/s "delay_line", 0 28, 15 0;
v0x600001780cf0_0 .var/s "filtered_audio", 15 0;
v0x600001780d80_0 .var "multiply", 0 0;
v0x600001780e10_0 .net "rst_in", 0 0, v0x600001786fd0_0;  alias, 1 drivers
v0x600001780ea0_0 .net "valid_in", 0 0, L_0x600000e88150;  alias, 1 drivers
E_0x6000030bc440 .event posedge, v0x600001780900_0;
L_0x60000149c280 .arith/sum 24, v0x6000017806c0_0, L_0x7f78c0040008;
L_0x60000149c320 .extend/s 32, L_0x60000149c280;
L_0x60000149c3c0 .cmp/gt.s 32, L_0x60000149c320, L_0x7f78c0040050;
L_0x60000149c460 .part L_0x60000149c280, 15, 9;
L_0x60000149c500 .concat [ 9 7 0 0], L_0x60000149c460, L_0x7f78c0040098;
L_0x60000149c5a0 .part L_0x60000149c280, 15, 9;
L_0x60000149c640 .concat [ 9 7 0 0], L_0x60000149c5a0, L_0x7f78c00400e0;
L_0x60000149c6e0 .functor MUXZ 16, L_0x60000149c640, L_0x60000149c500, L_0x60000149c3c0, C4<>;
S_0x7f78ca2048f0 .scope module, "fir_dec2" "fir_decimator" 3 47, 4 3 0, S_0x7f78ca204330;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rst_in";
    .port_info 1 /INPUT 16 "audio_in";
    .port_info 2 /INPUT 1 "audio_sample_valid";
    .port_info 3 /INPUT 1 "clk_in";
    .port_info 4 /OUTPUT 16 "dec_output";
    .port_info 5 /OUTPUT 16 "fir_out";
    .port_info 6 /OUTPUT 1 "dec_output_ready";
P_0x6000030bc380 .param/l "WIDTH" 0 4 4, +C4<00000000000000000000000000010000>;
v0x600001782400_0 .net/s "audio_in", 15 0, v0x600001781170_0;  alias, 1 drivers
v0x600001782490_0 .net "audio_sample_valid", 0 0, v0x600001781200_0;  alias, 1 drivers
v0x600001782520_0 .net "clk_in", 0 0, v0x6000017860a0_0;  alias, 1 drivers
v0x6000017825b0_0 .var "counter", 3 0;
v0x600001782640_0 .var/s "dec_output", 15 0;
v0x6000017826d0_0 .var "dec_output_ready", 0 0;
v0x600001782760_0 .var/s "fir_out", 15 0;
v0x6000017827f0_0 .net/s "fir_output", 15 0, v0x6000017821c0_0;  1 drivers
v0x600001782880_0 .net "fir_ready", 0 0, v0x600001782010_0;  1 drivers
v0x600001782910_0 .net "rst_in", 0 0, v0x600001786fd0_0;  alias, 1 drivers
S_0x7f78ca204a60 .scope module, "fir1" "fir_filter" 4 18, 5 3 0, S_0x7f78ca2048f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rst_in";
    .port_info 1 /INPUT 16 "audio_in";
    .port_info 2 /INPUT 1 "valid_in";
    .port_info 3 /INPUT 1 "clk_in";
    .port_info 4 /OUTPUT 16 "filtered_audio";
    .port_info 5 /OUTPUT 1 "data_ready";
P_0x6000030bc540 .param/l "WIDTH" 0 5 4, +C4<00000000000000000000000000010000>;
v0x600001781560 .array/s "COEFFICIENTS", 0 28, 23 0;
L_0x7f78c00401b8 .functor BUFT 1, C4<000000000000000010000000>, C4<0>, C4<0>, C4<0>;
v0x6000017815f0_0 .net/2u *"_ivl_0", 23 0, L_0x7f78c00401b8;  1 drivers
L_0x7f78c0040248 .functor BUFT 1, C4<0000000>, C4<0>, C4<0>, C4<0>;
v0x600001781680_0 .net/2u *"_ivl_10", 6 0, L_0x7f78c0040248;  1 drivers
v0x600001781710_0 .net *"_ivl_13", 8 0, L_0x60000149ca00;  1 drivers
v0x6000017817a0_0 .net *"_ivl_14", 15 0, L_0x60000149caa0;  1 drivers
L_0x7f78c0040290 .functor BUFT 1, C4<1111111>, C4<0>, C4<0>, C4<0>;
v0x600001781830_0 .net/2u *"_ivl_16", 6 0, L_0x7f78c0040290;  1 drivers
v0x6000017818c0_0 .net *"_ivl_19", 8 0, L_0x60000149cb40;  1 drivers
v0x600001781950_0 .net *"_ivl_20", 15 0, L_0x60000149cbe0;  1 drivers
v0x6000017819e0_0 .net/s *"_ivl_4", 31 0, L_0x60000149c8c0;  1 drivers
L_0x7f78c0040200 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001781a70_0 .net/2s *"_ivl_6", 31 0, L_0x7f78c0040200;  1 drivers
v0x600001781b00_0 .net *"_ivl_8", 0 0, L_0x60000149c960;  1 drivers
v0x600001781b90_0 .var/s "accumulator", 23 0;
v0x600001781c20_0 .net/s "accumulator_rounded", 23 0, L_0x60000149c820;  1 drivers
v0x600001781cb0_0 .net/s "accumulator_rounded_shifted", 15 0, L_0x60000149cc80;  1 drivers
v0x600001781d40_0 .net/s "audio_in", 15 0, v0x600001781170_0;  alias, 1 drivers
v0x600001781dd0_0 .net "clk_in", 0 0, v0x6000017860a0_0;  alias, 1 drivers
v0x600001781e60_0 .var/s "coeff", 23 0;
v0x600001781ef0_0 .var "counter", 6 0;
v0x600001781f80_0 .var/s "cur", 15 0;
v0x600001782010_0 .var "data_ready", 0 0;
v0x6000017820a0_0 .var/s "dbg2", 23 0;
v0x600001782130 .array/s "delay_line", 0 28, 15 0;
v0x6000017821c0_0 .var/s "filtered_audio", 15 0;
v0x600001782250_0 .var "multiply", 0 0;
v0x6000017822e0_0 .net "rst_in", 0 0, v0x600001786fd0_0;  alias, 1 drivers
v0x600001782370_0 .net "valid_in", 0 0, v0x600001781200_0;  alias, 1 drivers
L_0x60000149c820 .arith/sum 24, v0x600001781b90_0, L_0x7f78c00401b8;
L_0x60000149c8c0 .extend/s 32, L_0x60000149c820;
L_0x60000149c960 .cmp/gt.s 32, L_0x60000149c8c0, L_0x7f78c0040200;
L_0x60000149ca00 .part L_0x60000149c820, 15, 9;
L_0x60000149caa0 .concat [ 9 7 0 0], L_0x60000149ca00, L_0x7f78c0040248;
L_0x60000149cb40 .part L_0x60000149c820, 15, 9;
L_0x60000149cbe0 .concat [ 9 7 0 0], L_0x60000149cb40, L_0x7f78c0040290;
L_0x60000149cc80 .functor MUXZ 16, L_0x60000149cbe0, L_0x60000149caa0, L_0x60000149c960, C4<>;
S_0x7f78ca204bd0 .scope module, "fir_dec3" "fir_decimator" 3 55, 4 3 0, S_0x7f78ca204330;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rst_in";
    .port_info 1 /INPUT 16 "audio_in";
    .port_info 2 /INPUT 1 "audio_sample_valid";
    .port_info 3 /INPUT 1 "clk_in";
    .port_info 4 /OUTPUT 16 "dec_output";
    .port_info 5 /OUTPUT 16 "fir_out";
    .port_info 6 /OUTPUT 1 "dec_output_ready";
P_0x6000030bc500 .param/l "WIDTH" 0 4 4, +C4<00000000000000000000000000010000>;
v0x6000017838d0_0 .net/s "audio_in", 15 0, v0x600001782640_0;  alias, 1 drivers
v0x600001783960_0 .net "audio_sample_valid", 0 0, v0x6000017826d0_0;  alias, 1 drivers
v0x6000017839f0_0 .net "clk_in", 0 0, v0x6000017860a0_0;  alias, 1 drivers
v0x600001783a80_0 .var "counter", 3 0;
v0x600001783b10_0 .var/s "dec_output", 15 0;
v0x600001783ba0_0 .var "dec_output_ready", 0 0;
v0x600001783c30_0 .var/s "fir_out", 15 0;
v0x600001783cc0_0 .net/s "fir_output", 15 0, v0x600001783690_0;  1 drivers
v0x600001783d50_0 .net "fir_ready", 0 0, v0x6000017834e0_0;  1 drivers
v0x600001783de0_0 .net "rst_in", 0 0, v0x600001786fd0_0;  alias, 1 drivers
S_0x7f78ca204d40 .scope module, "fir1" "fir_filter" 4 18, 5 3 0, S_0x7f78ca204bd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rst_in";
    .port_info 1 /INPUT 16 "audio_in";
    .port_info 2 /INPUT 1 "valid_in";
    .port_info 3 /INPUT 1 "clk_in";
    .port_info 4 /OUTPUT 16 "filtered_audio";
    .port_info 5 /OUTPUT 1 "data_ready";
P_0x6000030bc780 .param/l "WIDTH" 0 5 4, +C4<00000000000000000000000000010000>;
v0x600001782a30 .array/s "COEFFICIENTS", 0 28, 23 0;
L_0x7f78c00402d8 .functor BUFT 1, C4<000000000000000010000000>, C4<0>, C4<0>, C4<0>;
v0x600001782ac0_0 .net/2u *"_ivl_0", 23 0, L_0x7f78c00402d8;  1 drivers
L_0x7f78c0040368 .functor BUFT 1, C4<0000000>, C4<0>, C4<0>, C4<0>;
v0x600001782b50_0 .net/2u *"_ivl_10", 6 0, L_0x7f78c0040368;  1 drivers
v0x600001782be0_0 .net *"_ivl_13", 8 0, L_0x60000149cf00;  1 drivers
v0x600001782c70_0 .net *"_ivl_14", 15 0, L_0x60000149cfa0;  1 drivers
L_0x7f78c00403b0 .functor BUFT 1, C4<1111111>, C4<0>, C4<0>, C4<0>;
v0x600001782d00_0 .net/2u *"_ivl_16", 6 0, L_0x7f78c00403b0;  1 drivers
v0x600001782d90_0 .net *"_ivl_19", 8 0, L_0x60000149d040;  1 drivers
v0x600001782e20_0 .net *"_ivl_20", 15 0, L_0x60000149d0e0;  1 drivers
v0x600001782eb0_0 .net/s *"_ivl_4", 31 0, L_0x60000149cdc0;  1 drivers
L_0x7f78c0040320 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001782f40_0 .net/2s *"_ivl_6", 31 0, L_0x7f78c0040320;  1 drivers
v0x600001782fd0_0 .net *"_ivl_8", 0 0, L_0x60000149ce60;  1 drivers
v0x600001783060_0 .var/s "accumulator", 23 0;
v0x6000017830f0_0 .net/s "accumulator_rounded", 23 0, L_0x60000149cd20;  1 drivers
v0x600001783180_0 .net/s "accumulator_rounded_shifted", 15 0, L_0x60000149d180;  1 drivers
v0x600001783210_0 .net/s "audio_in", 15 0, v0x600001782640_0;  alias, 1 drivers
v0x6000017832a0_0 .net "clk_in", 0 0, v0x6000017860a0_0;  alias, 1 drivers
v0x600001783330_0 .var/s "coeff", 23 0;
v0x6000017833c0_0 .var "counter", 6 0;
v0x600001783450_0 .var/s "cur", 15 0;
v0x6000017834e0_0 .var "data_ready", 0 0;
v0x600001783570_0 .var/s "dbg2", 23 0;
v0x600001783600 .array/s "delay_line", 0 28, 15 0;
v0x600001783690_0 .var/s "filtered_audio", 15 0;
v0x600001783720_0 .var "multiply", 0 0;
v0x6000017837b0_0 .net "rst_in", 0 0, v0x600001786fd0_0;  alias, 1 drivers
v0x600001783840_0 .net "valid_in", 0 0, v0x6000017826d0_0;  alias, 1 drivers
L_0x60000149cd20 .arith/sum 24, v0x600001783060_0, L_0x7f78c00402d8;
L_0x60000149cdc0 .extend/s 32, L_0x60000149cd20;
L_0x60000149ce60 .cmp/gt.s 32, L_0x60000149cdc0, L_0x7f78c0040320;
L_0x60000149cf00 .part L_0x60000149cd20, 15, 9;
L_0x60000149cfa0 .concat [ 9 7 0 0], L_0x60000149cf00, L_0x7f78c0040368;
L_0x60000149d040 .part L_0x60000149cd20, 15, 9;
L_0x60000149d0e0 .concat [ 9 7 0 0], L_0x60000149d040, L_0x7f78c00403b0;
L_0x60000149d180 .functor MUXZ 16, L_0x60000149d0e0, L_0x60000149cfa0, L_0x60000149ce60, C4<>;
S_0x7f78ca204eb0 .scope module, "fir_dec4" "fir_decimator" 3 63, 4 3 0, S_0x7f78ca204330;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rst_in";
    .port_info 1 /INPUT 16 "audio_in";
    .port_info 2 /INPUT 1 "audio_sample_valid";
    .port_info 3 /INPUT 1 "clk_in";
    .port_info 4 /OUTPUT 16 "dec_output";
    .port_info 5 /OUTPUT 16 "fir_out";
    .port_info 6 /OUTPUT 1 "dec_output_ready";
P_0x6000030bc740 .param/l "WIDTH" 0 4 4, +C4<00000000000000000000000000010000>;
v0x600001784e10_0 .net/s "audio_in", 15 0, v0x600001783b10_0;  alias, 1 drivers
v0x600001784ea0_0 .net "audio_sample_valid", 0 0, v0x600001783ba0_0;  alias, 1 drivers
v0x600001784f30_0 .net "clk_in", 0 0, v0x6000017860a0_0;  alias, 1 drivers
v0x600001784fc0_0 .var "counter", 3 0;
v0x600001785050_0 .var/s "dec_output", 15 0;
v0x6000017850e0_0 .var "dec_output_ready", 0 0;
v0x600001785170_0 .var/s "fir_out", 15 0;
v0x600001785200_0 .net/s "fir_output", 15 0, v0x600001784bd0_0;  1 drivers
v0x600001785290_0 .net "fir_ready", 0 0, v0x600001784a20_0;  1 drivers
v0x600001785320_0 .net "rst_in", 0 0, v0x600001786fd0_0;  alias, 1 drivers
S_0x7f78ca205020 .scope module, "fir1" "fir_filter" 4 18, 5 3 0, S_0x7f78ca204eb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rst_in";
    .port_info 1 /INPUT 16 "audio_in";
    .port_info 2 /INPUT 1 "valid_in";
    .port_info 3 /INPUT 1 "clk_in";
    .port_info 4 /OUTPUT 16 "filtered_audio";
    .port_info 5 /OUTPUT 1 "data_ready";
P_0x6000030bc8c0 .param/l "WIDTH" 0 5 4, +C4<00000000000000000000000000010000>;
v0x600001783f00 .array/s "COEFFICIENTS", 0 28, 23 0;
L_0x7f78c00403f8 .functor BUFT 1, C4<000000000000000010000000>, C4<0>, C4<0>, C4<0>;
v0x600001784000_0 .net/2u *"_ivl_0", 23 0, L_0x7f78c00403f8;  1 drivers
L_0x7f78c0040488 .functor BUFT 1, C4<0000000>, C4<0>, C4<0>, C4<0>;
v0x600001784090_0 .net/2u *"_ivl_10", 6 0, L_0x7f78c0040488;  1 drivers
v0x600001784120_0 .net *"_ivl_13", 8 0, L_0x60000149d400;  1 drivers
v0x6000017841b0_0 .net *"_ivl_14", 15 0, L_0x60000149d4a0;  1 drivers
L_0x7f78c00404d0 .functor BUFT 1, C4<1111111>, C4<0>, C4<0>, C4<0>;
v0x600001784240_0 .net/2u *"_ivl_16", 6 0, L_0x7f78c00404d0;  1 drivers
v0x6000017842d0_0 .net *"_ivl_19", 8 0, L_0x60000149d540;  1 drivers
v0x600001784360_0 .net *"_ivl_20", 15 0, L_0x60000149d5e0;  1 drivers
v0x6000017843f0_0 .net/s *"_ivl_4", 31 0, L_0x60000149d2c0;  1 drivers
L_0x7f78c0040440 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001784480_0 .net/2s *"_ivl_6", 31 0, L_0x7f78c0040440;  1 drivers
v0x600001784510_0 .net *"_ivl_8", 0 0, L_0x60000149d360;  1 drivers
v0x6000017845a0_0 .var/s "accumulator", 23 0;
v0x600001784630_0 .net/s "accumulator_rounded", 23 0, L_0x60000149d220;  1 drivers
v0x6000017846c0_0 .net/s "accumulator_rounded_shifted", 15 0, L_0x60000149d680;  1 drivers
v0x600001784750_0 .net/s "audio_in", 15 0, v0x600001783b10_0;  alias, 1 drivers
v0x6000017847e0_0 .net "clk_in", 0 0, v0x6000017860a0_0;  alias, 1 drivers
v0x600001784870_0 .var/s "coeff", 23 0;
v0x600001784900_0 .var "counter", 6 0;
v0x600001784990_0 .var/s "cur", 15 0;
v0x600001784a20_0 .var "data_ready", 0 0;
v0x600001784ab0_0 .var/s "dbg2", 23 0;
v0x600001784b40 .array/s "delay_line", 0 28, 15 0;
v0x600001784bd0_0 .var/s "filtered_audio", 15 0;
v0x600001784c60_0 .var "multiply", 0 0;
v0x600001784cf0_0 .net "rst_in", 0 0, v0x600001786fd0_0;  alias, 1 drivers
v0x600001784d80_0 .net "valid_in", 0 0, v0x600001783ba0_0;  alias, 1 drivers
L_0x60000149d220 .arith/sum 24, v0x6000017845a0_0, L_0x7f78c00403f8;
L_0x60000149d2c0 .extend/s 32, L_0x60000149d220;
L_0x60000149d360 .cmp/gt.s 32, L_0x60000149d2c0, L_0x7f78c0040440;
L_0x60000149d400 .part L_0x60000149d220, 15, 9;
L_0x60000149d4a0 .concat [ 9 7 0 0], L_0x60000149d400, L_0x7f78c0040488;
L_0x60000149d540 .part L_0x60000149d220, 15, 9;
L_0x60000149d5e0 .concat [ 9 7 0 0], L_0x60000149d540, L_0x7f78c00404d0;
L_0x60000149d680 .functor MUXZ 16, L_0x60000149d5e0, L_0x60000149d4a0, L_0x60000149d360, C4<>;
S_0x7f78ca205190 .scope module, "sine_750" "sine_generator_750" 3 18, 6 5 0, S_0x7f78ca204330;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /INPUT 1 "step_in";
    .port_info 3 /OUTPUT 8 "amp_out";
P_0x6000030bca00 .param/l "PHASE_INCR" 0 6 11, C4<00010000000000000000000000000000>;
L_0x600000e88000 .functor NOT 1, L_0x60000149c000, C4<0>, C4<0>, C4<0>;
L_0x600000e88070 .functor BUFZ 8, L_0x60000149c140, C4<00000000>, C4<00000000>, C4<00000000>;
v0x600001785560_0 .net *"_ivl_1", 0 0, L_0x60000149c000;  1 drivers
v0x6000017855f0_0 .net *"_ivl_2", 0 0, L_0x600000e88000;  1 drivers
v0x600001785680_0 .net *"_ivl_5", 6 0, L_0x60000149c0a0;  1 drivers
v0x600001785710_0 .net "amp", 7 0, v0x6000017853b0_0;  1 drivers
v0x6000017857a0_0 .net/s "amp_out", 7 0, L_0x600000e88070;  alias, 1 drivers
v0x600001785830_0 .net "amp_pre", 7 0, L_0x60000149c140;  1 drivers
v0x6000017858c0_0 .net "clk_in", 0 0, v0x6000017860a0_0;  alias, 1 drivers
v0x600001785950_0 .var "phase", 31 0;
v0x6000017859e0_0 .net "rst_in", 0 0, v0x600001786fd0_0;  alias, 1 drivers
v0x600001785a70_0 .net "step_in", 0 0, v0x600001786010_0;  1 drivers
L_0x60000149c000 .part v0x6000017853b0_0, 7, 1;
L_0x60000149c0a0 .part v0x6000017853b0_0, 0, 7;
L_0x60000149c140 .concat [ 7 1 0 0], L_0x60000149c0a0, L_0x600000e88000;
L_0x60000149c1e0 .part v0x600001785950_0, 26, 6;
S_0x7f78ca205300 .scope module, "lut_1" "sine_lut" 6 17, 6 51 0, S_0x7f78ca205190;
 .timescale -9 -12;
    .port_info 0 /INPUT 6 "phase_in";
    .port_info 1 /INPUT 1 "clk_in";
    .port_info 2 /OUTPUT 8 "amp_out";
v0x6000017853b0_0 .var "amp_out", 7 0;
v0x600001785440_0 .net "clk_in", 0 0, v0x6000017860a0_0;  alias, 1 drivers
v0x6000017854d0_0 .net "phase_in", 5 0, L_0x60000149c1e0;  1 drivers
S_0x7f78ca205470 .scope module, "uut" "pdm" 3 22, 7 5 0, S_0x7f78ca204330;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /INPUT 8 "level_in";
    .port_info 3 /INPUT 1 "tick_in";
    .port_info 4 /OUTPUT 1 "pdm_out";
v0x600001785b00_0 .net "clk_in", 0 0, v0x6000017860a0_0;  alias, 1 drivers
v0x600001785b90_0 .var/s "count", 8 0;
v0x600001785c20_0 .net/s "level_in", 7 0, L_0x600000e88070;  alias, 1 drivers
v0x600001785cb0_0 .var "pdm_out", 0 0;
v0x600001785d40_0 .net "rst_in", 0 0, v0x600001786fd0_0;  alias, 1 drivers
v0x600001785dd0_0 .net "tick_in", 0 0, L_0x600000e88150;  alias, 1 drivers
S_0x7f78ca2044a0 .scope module, "sine_generator_440" "sine_generator_440" 6 28;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /INPUT 1 "step_in";
    .port_info 3 /OUTPUT 8 "amp_out";
P_0x6000030bc280 .param/l "PHASE_INCR" 0 6 34, C4<00001001011000110011101000011011>;
L_0x600000e881c0 .functor NOT 1, L_0x60000149d720, C4<0>, C4<0>, C4<0>;
L_0x600000e88230 .functor BUFZ 8, L_0x60000149d860, C4<00000000>, C4<00000000>, C4<00000000>;
v0x6000017872a0_0 .net *"_ivl_1", 0 0, L_0x60000149d720;  1 drivers
v0x600001787330_0 .net *"_ivl_2", 0 0, L_0x600000e881c0;  1 drivers
v0x6000017873c0_0 .net *"_ivl_5", 6 0, L_0x60000149d7c0;  1 drivers
v0x600001787450_0 .net "amp", 7 0, v0x6000017870f0_0;  1 drivers
v0x6000017874e0_0 .net/s "amp_out", 7 0, L_0x600000e88230;  1 drivers
v0x600001787570_0 .net "amp_pre", 7 0, L_0x60000149d860;  1 drivers
o0x7f78c000a498 .functor BUFZ 1, C4<z>; HiZ drive
v0x600001787600_0 .net "clk_in", 0 0, o0x7f78c000a498;  0 drivers
v0x600001787690_0 .var "phase", 31 0;
o0x7f78c000a6a8 .functor BUFZ 1, C4<z>; HiZ drive
v0x600001787720_0 .net "rst_in", 0 0, o0x7f78c000a6a8;  0 drivers
o0x7f78c000a6d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x6000017877b0_0 .net "step_in", 0 0, o0x7f78c000a6d8;  0 drivers
L_0x60000149d720 .part v0x6000017870f0_0, 7, 1;
L_0x60000149d7c0 .part v0x6000017870f0_0, 0, 7;
L_0x60000149d860 .concat [ 7 1 0 0], L_0x60000149d7c0, L_0x600000e881c0;
L_0x60000149d900 .part v0x600001787690_0, 26, 6;
S_0x7f78ca2057e0 .scope module, "lut_1" "sine_lut" 6 40, 6 51 0, S_0x7f78ca2044a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 6 "phase_in";
    .port_info 1 /INPUT 1 "clk_in";
    .port_info 2 /OUTPUT 8 "amp_out";
v0x6000017870f0_0 .var "amp_out", 7 0;
v0x600001787180_0 .net "clk_in", 0 0, o0x7f78c000a498;  alias, 0 drivers
v0x600001787210_0 .net "phase_in", 5 0, L_0x60000149d900;  1 drivers
E_0x6000030bcb40 .event posedge, v0x600001787180_0;
    .scope S_0x7f78ca205300;
T_0 ;
    %wait E_0x6000030bc440;
    %load/vec4 v0x6000017854d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_0.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_0.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_0.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_0.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_0.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_0.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_0.15, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 6;
    %cmp/u;
    %jmp/1 T_0.16, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_0.17, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 6;
    %cmp/u;
    %jmp/1 T_0.18, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_0.19, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 6;
    %cmp/u;
    %jmp/1 T_0.20, 6;
    %dup/vec4;
    %pushi/vec4 21, 0, 6;
    %cmp/u;
    %jmp/1 T_0.21, 6;
    %dup/vec4;
    %pushi/vec4 22, 0, 6;
    %cmp/u;
    %jmp/1 T_0.22, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 6;
    %cmp/u;
    %jmp/1 T_0.23, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_0.24, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_0.25, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_0.26, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_0.27, 6;
    %dup/vec4;
    %pushi/vec4 28, 0, 6;
    %cmp/u;
    %jmp/1 T_0.28, 6;
    %dup/vec4;
    %pushi/vec4 29, 0, 6;
    %cmp/u;
    %jmp/1 T_0.29, 6;
    %dup/vec4;
    %pushi/vec4 30, 0, 6;
    %cmp/u;
    %jmp/1 T_0.30, 6;
    %dup/vec4;
    %pushi/vec4 31, 0, 6;
    %cmp/u;
    %jmp/1 T_0.31, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_0.32, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_0.33, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_0.34, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_0.35, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_0.36, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_0.37, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_0.38, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_0.39, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_0.40, 6;
    %dup/vec4;
    %pushi/vec4 41, 0, 6;
    %cmp/u;
    %jmp/1 T_0.41, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_0.42, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_0.43, 6;
    %dup/vec4;
    %pushi/vec4 44, 0, 6;
    %cmp/u;
    %jmp/1 T_0.44, 6;
    %dup/vec4;
    %pushi/vec4 45, 0, 6;
    %cmp/u;
    %jmp/1 T_0.45, 6;
    %dup/vec4;
    %pushi/vec4 46, 0, 6;
    %cmp/u;
    %jmp/1 T_0.46, 6;
    %dup/vec4;
    %pushi/vec4 47, 0, 6;
    %cmp/u;
    %jmp/1 T_0.47, 6;
    %dup/vec4;
    %pushi/vec4 48, 0, 6;
    %cmp/u;
    %jmp/1 T_0.48, 6;
    %dup/vec4;
    %pushi/vec4 49, 0, 6;
    %cmp/u;
    %jmp/1 T_0.49, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 6;
    %cmp/u;
    %jmp/1 T_0.50, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 6;
    %cmp/u;
    %jmp/1 T_0.51, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 6;
    %cmp/u;
    %jmp/1 T_0.52, 6;
    %dup/vec4;
    %pushi/vec4 53, 0, 6;
    %cmp/u;
    %jmp/1 T_0.53, 6;
    %dup/vec4;
    %pushi/vec4 54, 0, 6;
    %cmp/u;
    %jmp/1 T_0.54, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 6;
    %cmp/u;
    %jmp/1 T_0.55, 6;
    %dup/vec4;
    %pushi/vec4 56, 0, 6;
    %cmp/u;
    %jmp/1 T_0.56, 6;
    %dup/vec4;
    %pushi/vec4 57, 0, 6;
    %cmp/u;
    %jmp/1 T_0.57, 6;
    %dup/vec4;
    %pushi/vec4 58, 0, 6;
    %cmp/u;
    %jmp/1 T_0.58, 6;
    %dup/vec4;
    %pushi/vec4 59, 0, 6;
    %cmp/u;
    %jmp/1 T_0.59, 6;
    %dup/vec4;
    %pushi/vec4 60, 0, 6;
    %cmp/u;
    %jmp/1 T_0.60, 6;
    %dup/vec4;
    %pushi/vec4 61, 0, 6;
    %cmp/u;
    %jmp/1 T_0.61, 6;
    %dup/vec4;
    %pushi/vec4 62, 0, 6;
    %cmp/u;
    %jmp/1 T_0.62, 6;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_0.63, 6;
    %jmp T_0.64;
T_0.0 ;
    %pushi/vec4 128, 0, 8;
    %assign/vec4 v0x6000017853b0_0, 0;
    %jmp T_0.64;
T_0.1 ;
    %pushi/vec4 140, 0, 8;
    %assign/vec4 v0x6000017853b0_0, 0;
    %jmp T_0.64;
T_0.2 ;
    %pushi/vec4 152, 0, 8;
    %assign/vec4 v0x6000017853b0_0, 0;
    %jmp T_0.64;
T_0.3 ;
    %pushi/vec4 165, 0, 8;
    %assign/vec4 v0x6000017853b0_0, 0;
    %jmp T_0.64;
T_0.4 ;
    %pushi/vec4 176, 0, 8;
    %assign/vec4 v0x6000017853b0_0, 0;
    %jmp T_0.64;
T_0.5 ;
    %pushi/vec4 188, 0, 8;
    %assign/vec4 v0x6000017853b0_0, 0;
    %jmp T_0.64;
T_0.6 ;
    %pushi/vec4 198, 0, 8;
    %assign/vec4 v0x6000017853b0_0, 0;
    %jmp T_0.64;
T_0.7 ;
    %pushi/vec4 208, 0, 8;
    %assign/vec4 v0x6000017853b0_0, 0;
    %jmp T_0.64;
T_0.8 ;
    %pushi/vec4 218, 0, 8;
    %assign/vec4 v0x6000017853b0_0, 0;
    %jmp T_0.64;
T_0.9 ;
    %pushi/vec4 226, 0, 8;
    %assign/vec4 v0x6000017853b0_0, 0;
    %jmp T_0.64;
T_0.10 ;
    %pushi/vec4 234, 0, 8;
    %assign/vec4 v0x6000017853b0_0, 0;
    %jmp T_0.64;
T_0.11 ;
    %pushi/vec4 240, 0, 8;
    %assign/vec4 v0x6000017853b0_0, 0;
    %jmp T_0.64;
T_0.12 ;
    %pushi/vec4 245, 0, 8;
    %assign/vec4 v0x6000017853b0_0, 0;
    %jmp T_0.64;
T_0.13 ;
    %pushi/vec4 250, 0, 8;
    %assign/vec4 v0x6000017853b0_0, 0;
    %jmp T_0.64;
T_0.14 ;
    %pushi/vec4 253, 0, 8;
    %assign/vec4 v0x6000017853b0_0, 0;
    %jmp T_0.64;
T_0.15 ;
    %pushi/vec4 254, 0, 8;
    %assign/vec4 v0x6000017853b0_0, 0;
    %jmp T_0.64;
T_0.16 ;
    %pushi/vec4 255, 0, 8;
    %assign/vec4 v0x6000017853b0_0, 0;
    %jmp T_0.64;
T_0.17 ;
    %pushi/vec4 254, 0, 8;
    %assign/vec4 v0x6000017853b0_0, 0;
    %jmp T_0.64;
T_0.18 ;
    %pushi/vec4 253, 0, 8;
    %assign/vec4 v0x6000017853b0_0, 0;
    %jmp T_0.64;
T_0.19 ;
    %pushi/vec4 250, 0, 8;
    %assign/vec4 v0x6000017853b0_0, 0;
    %jmp T_0.64;
T_0.20 ;
    %pushi/vec4 245, 0, 8;
    %assign/vec4 v0x6000017853b0_0, 0;
    %jmp T_0.64;
T_0.21 ;
    %pushi/vec4 240, 0, 8;
    %assign/vec4 v0x6000017853b0_0, 0;
    %jmp T_0.64;
T_0.22 ;
    %pushi/vec4 234, 0, 8;
    %assign/vec4 v0x6000017853b0_0, 0;
    %jmp T_0.64;
T_0.23 ;
    %pushi/vec4 226, 0, 8;
    %assign/vec4 v0x6000017853b0_0, 0;
    %jmp T_0.64;
T_0.24 ;
    %pushi/vec4 218, 0, 8;
    %assign/vec4 v0x6000017853b0_0, 0;
    %jmp T_0.64;
T_0.25 ;
    %pushi/vec4 208, 0, 8;
    %assign/vec4 v0x6000017853b0_0, 0;
    %jmp T_0.64;
T_0.26 ;
    %pushi/vec4 198, 0, 8;
    %assign/vec4 v0x6000017853b0_0, 0;
    %jmp T_0.64;
T_0.27 ;
    %pushi/vec4 188, 0, 8;
    %assign/vec4 v0x6000017853b0_0, 0;
    %jmp T_0.64;
T_0.28 ;
    %pushi/vec4 176, 0, 8;
    %assign/vec4 v0x6000017853b0_0, 0;
    %jmp T_0.64;
T_0.29 ;
    %pushi/vec4 165, 0, 8;
    %assign/vec4 v0x6000017853b0_0, 0;
    %jmp T_0.64;
T_0.30 ;
    %pushi/vec4 152, 0, 8;
    %assign/vec4 v0x6000017853b0_0, 0;
    %jmp T_0.64;
T_0.31 ;
    %pushi/vec4 140, 0, 8;
    %assign/vec4 v0x6000017853b0_0, 0;
    %jmp T_0.64;
T_0.32 ;
    %pushi/vec4 128, 0, 8;
    %assign/vec4 v0x6000017853b0_0, 0;
    %jmp T_0.64;
T_0.33 ;
    %pushi/vec4 115, 0, 8;
    %assign/vec4 v0x6000017853b0_0, 0;
    %jmp T_0.64;
T_0.34 ;
    %pushi/vec4 103, 0, 8;
    %assign/vec4 v0x6000017853b0_0, 0;
    %jmp T_0.64;
T_0.35 ;
    %pushi/vec4 90, 0, 8;
    %assign/vec4 v0x6000017853b0_0, 0;
    %jmp T_0.64;
T_0.36 ;
    %pushi/vec4 79, 0, 8;
    %assign/vec4 v0x6000017853b0_0, 0;
    %jmp T_0.64;
T_0.37 ;
    %pushi/vec4 67, 0, 8;
    %assign/vec4 v0x6000017853b0_0, 0;
    %jmp T_0.64;
T_0.38 ;
    %pushi/vec4 57, 0, 8;
    %assign/vec4 v0x6000017853b0_0, 0;
    %jmp T_0.64;
T_0.39 ;
    %pushi/vec4 47, 0, 8;
    %assign/vec4 v0x6000017853b0_0, 0;
    %jmp T_0.64;
T_0.40 ;
    %pushi/vec4 37, 0, 8;
    %assign/vec4 v0x6000017853b0_0, 0;
    %jmp T_0.64;
T_0.41 ;
    %pushi/vec4 29, 0, 8;
    %assign/vec4 v0x6000017853b0_0, 0;
    %jmp T_0.64;
T_0.42 ;
    %pushi/vec4 21, 0, 8;
    %assign/vec4 v0x6000017853b0_0, 0;
    %jmp T_0.64;
T_0.43 ;
    %pushi/vec4 15, 0, 8;
    %assign/vec4 v0x6000017853b0_0, 0;
    %jmp T_0.64;
T_0.44 ;
    %pushi/vec4 10, 0, 8;
    %assign/vec4 v0x6000017853b0_0, 0;
    %jmp T_0.64;
T_0.45 ;
    %pushi/vec4 5, 0, 8;
    %assign/vec4 v0x6000017853b0_0, 0;
    %jmp T_0.64;
T_0.46 ;
    %pushi/vec4 2, 0, 8;
    %assign/vec4 v0x6000017853b0_0, 0;
    %jmp T_0.64;
T_0.47 ;
    %pushi/vec4 1, 0, 8;
    %assign/vec4 v0x6000017853b0_0, 0;
    %jmp T_0.64;
T_0.48 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000017853b0_0, 0;
    %jmp T_0.64;
T_0.49 ;
    %pushi/vec4 1, 0, 8;
    %assign/vec4 v0x6000017853b0_0, 0;
    %jmp T_0.64;
T_0.50 ;
    %pushi/vec4 2, 0, 8;
    %assign/vec4 v0x6000017853b0_0, 0;
    %jmp T_0.64;
T_0.51 ;
    %pushi/vec4 5, 0, 8;
    %assign/vec4 v0x6000017853b0_0, 0;
    %jmp T_0.64;
T_0.52 ;
    %pushi/vec4 10, 0, 8;
    %assign/vec4 v0x6000017853b0_0, 0;
    %jmp T_0.64;
T_0.53 ;
    %pushi/vec4 15, 0, 8;
    %assign/vec4 v0x6000017853b0_0, 0;
    %jmp T_0.64;
T_0.54 ;
    %pushi/vec4 21, 0, 8;
    %assign/vec4 v0x6000017853b0_0, 0;
    %jmp T_0.64;
T_0.55 ;
    %pushi/vec4 29, 0, 8;
    %assign/vec4 v0x6000017853b0_0, 0;
    %jmp T_0.64;
T_0.56 ;
    %pushi/vec4 37, 0, 8;
    %assign/vec4 v0x6000017853b0_0, 0;
    %jmp T_0.64;
T_0.57 ;
    %pushi/vec4 47, 0, 8;
    %assign/vec4 v0x6000017853b0_0, 0;
    %jmp T_0.64;
T_0.58 ;
    %pushi/vec4 57, 0, 8;
    %assign/vec4 v0x6000017853b0_0, 0;
    %jmp T_0.64;
T_0.59 ;
    %pushi/vec4 67, 0, 8;
    %assign/vec4 v0x6000017853b0_0, 0;
    %jmp T_0.64;
T_0.60 ;
    %pushi/vec4 79, 0, 8;
    %assign/vec4 v0x6000017853b0_0, 0;
    %jmp T_0.64;
T_0.61 ;
    %pushi/vec4 90, 0, 8;
    %assign/vec4 v0x6000017853b0_0, 0;
    %jmp T_0.64;
T_0.62 ;
    %pushi/vec4 103, 0, 8;
    %assign/vec4 v0x6000017853b0_0, 0;
    %jmp T_0.64;
T_0.63 ;
    %pushi/vec4 115, 0, 8;
    %assign/vec4 v0x6000017853b0_0, 0;
    %jmp T_0.64;
T_0.64 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7f78ca205190;
T_1 ;
    %wait E_0x6000030bc440;
    %load/vec4 v0x6000017859e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001785950_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x600001785a70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x600001785950_0;
    %addi 268435456, 0, 32;
    %assign/vec4 v0x600001785950_0, 0;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7f78ca205470;
T_2 ;
    %wait E_0x6000030bc440;
    %load/vec4 v0x600001785d40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x600001785b90_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x600001785dd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x600001785c20_0;
    %pad/s 9;
    %load/vec4 v0x600001785b90_0;
    %add;
    %load/vec4 v0x600001785b90_0;
    %parti/s 1, 8, 5;
    %flag_set/vec4 8;
    %jmp/0 T_2.4, 8;
    %pushi/vec4 384, 0, 9;
    %jmp/1 T_2.5, 8;
T_2.4 ; End of true expr.
    %pushi/vec4 127, 0, 9;
    %jmp/0 T_2.5, 8;
 ; End of false expr.
    %blend;
T_2.5;
    %sub;
    %assign/vec4 v0x600001785b90_0, 0;
    %load/vec4 v0x600001785b90_0;
    %parti/s 1, 8, 5;
    %inv;
    %assign/vec4 v0x600001785cb0_0, 0;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x7f78ca204780;
T_3 ;
    %pushi/vec4 42, 0, 24;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001780090, 4, 0;
    %pushi/vec4 16777146, 0, 24;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001780090, 4, 0;
    %pushi/vec4 16777010, 0, 24;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001780090, 4, 0;
    %pushi/vec4 16776801, 0, 24;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001780090, 4, 0;
    %pushi/vec4 16776564, 0, 24;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001780090, 4, 0;
    %pushi/vec4 16776383, 0, 24;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001780090, 4, 0;
    %pushi/vec4 16776363, 0, 24;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001780090, 4, 0;
    %pushi/vec4 16776613, 0, 24;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001780090, 4, 0;
    %pushi/vec4 16777198, 0, 24;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001780090, 4, 0;
    %pushi/vec4 904, 0, 24;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001780090, 4, 0;
    %pushi/vec4 2074, 0, 24;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001780090, 4, 0;
    %pushi/vec4 3325, 0, 24;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001780090, 4, 0;
    %pushi/vec4 4443, 0, 24;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001780090, 4, 0;
    %pushi/vec4 5218, 0, 24;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001780090, 4, 0;
    %pushi/vec4 5495, 0, 24;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001780090, 4, 0;
    %pushi/vec4 5218, 0, 24;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001780090, 4, 0;
    %pushi/vec4 4443, 0, 24;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001780090, 4, 0;
    %pushi/vec4 3325, 0, 24;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001780090, 4, 0;
    %pushi/vec4 2074, 0, 24;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001780090, 4, 0;
    %pushi/vec4 904, 0, 24;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001780090, 4, 0;
    %pushi/vec4 16777198, 0, 24;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001780090, 4, 0;
    %pushi/vec4 16776613, 0, 24;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001780090, 4, 0;
    %pushi/vec4 16776363, 0, 24;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001780090, 4, 0;
    %pushi/vec4 16776383, 0, 24;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001780090, 4, 0;
    %pushi/vec4 16776564, 0, 24;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001780090, 4, 0;
    %pushi/vec4 16776801, 0, 24;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001780090, 4, 0;
    %pushi/vec4 16777010, 0, 24;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001780090, 4, 0;
    %pushi/vec4 16777146, 0, 24;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001780090, 4, 0;
    %pushi/vec4 42, 0, 24;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001780090, 4, 0;
    %end;
    .thread T_3;
    .scope S_0x7f78ca204780;
T_4 ;
    %wait E_0x6000030bc440;
    %load/vec4 v0x600001780e10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001780b40_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x600001780a20_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600001780cf0_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x6000017806c0_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x600001780bd0_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x600001780990_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001780d80_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x600001780ea0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.4, 9;
    %load/vec4 v0x600001780d80_0;
    %nor/r;
    %and;
T_4.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x600001780870_0;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001780c60, 0, 4;
    %load/vec4 v0x600001780870_0;
    %assign/vec4 v0x600001780ab0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001780d80_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x600001780a20_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x6000017806c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001780b40_0, 0;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v0x600001780d80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.5, 8;
    %load/vec4 v0x600001780a20_0;
    %pad/u 32;
    %cmpi/u 29, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_4.7, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001780b40_0, 0;
    %load/vec4 v0x6000017807e0_0;
    %assign/vec4 v0x600001780cf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001780d80_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x6000017806c0_0, 0;
    %jmp T_4.8;
T_4.7 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001780b40_0, 0;
    %ix/getv 4, v0x600001780a20_0;
    %load/vec4a v0x600001780090, 4;
    %ix/getv 4, v0x600001780a20_0;
    %load/vec4a v0x600001780c60, 4;
    %pad/s 24;
    %mul;
    %assign/vec4 v0x600001780bd0_0, 0;
    %ix/getv 4, v0x600001780a20_0;
    %load/vec4a v0x600001780090, 4;
    %assign/vec4 v0x600001780990_0, 0;
    %load/vec4 v0x600001780a20_0;
    %pad/u 32;
    %cmpi/e 28, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_4.9, 8;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001780c60, 4;
    %jmp/1 T_4.10, 8;
T_4.9 ; End of true expr.
    %load/vec4 v0x600001780a20_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x600001780c60, 4;
    %jmp/0 T_4.10, 8;
 ; End of false expr.
    %blend;
T_4.10;
    %ix/getv 3, v0x600001780a20_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001780c60, 0, 4;
    %load/vec4 v0x6000017806c0_0;
    %ix/getv 4, v0x600001780a20_0;
    %load/vec4a v0x600001780090, 4;
    %ix/getv 4, v0x600001780a20_0;
    %load/vec4a v0x600001780c60, 4;
    %pad/s 24;
    %mul;
    %add;
    %assign/vec4 v0x6000017806c0_0, 0;
    %load/vec4 v0x600001780a20_0;
    %addi 1, 0, 7;
    %assign/vec4 v0x600001780a20_0, 0;
T_4.8 ;
    %jmp T_4.6;
T_4.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001780b40_0, 0;
T_4.6 ;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x7f78ca204610;
T_5 ;
    %wait E_0x6000030bc440;
    %load/vec4 v0x600001781440_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x6000017810e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001781200_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600001781170_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x6000017813b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x600001781320_0;
    %assign/vec4 v0x600001781290_0, 0;
    %load/vec4 v0x6000017810e0_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_5.4, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001781200_0, 0;
    %load/vec4 v0x600001781320_0;
    %assign/vec4 v0x600001781170_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x6000017810e0_0, 0;
    %jmp T_5.5;
T_5.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001781200_0, 0;
    %load/vec4 v0x6000017810e0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x6000017810e0_0, 0;
T_5.5 ;
    %jmp T_5.3;
T_5.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001781200_0, 0;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x7f78ca204a60;
T_6 ;
    %pushi/vec4 42, 0, 24;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001781560, 4, 0;
    %pushi/vec4 16777146, 0, 24;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001781560, 4, 0;
    %pushi/vec4 16777010, 0, 24;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001781560, 4, 0;
    %pushi/vec4 16776801, 0, 24;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001781560, 4, 0;
    %pushi/vec4 16776564, 0, 24;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001781560, 4, 0;
    %pushi/vec4 16776383, 0, 24;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001781560, 4, 0;
    %pushi/vec4 16776363, 0, 24;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001781560, 4, 0;
    %pushi/vec4 16776613, 0, 24;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001781560, 4, 0;
    %pushi/vec4 16777198, 0, 24;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001781560, 4, 0;
    %pushi/vec4 904, 0, 24;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001781560, 4, 0;
    %pushi/vec4 2074, 0, 24;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001781560, 4, 0;
    %pushi/vec4 3325, 0, 24;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001781560, 4, 0;
    %pushi/vec4 4443, 0, 24;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001781560, 4, 0;
    %pushi/vec4 5218, 0, 24;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001781560, 4, 0;
    %pushi/vec4 5495, 0, 24;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001781560, 4, 0;
    %pushi/vec4 5218, 0, 24;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001781560, 4, 0;
    %pushi/vec4 4443, 0, 24;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001781560, 4, 0;
    %pushi/vec4 3325, 0, 24;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001781560, 4, 0;
    %pushi/vec4 2074, 0, 24;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001781560, 4, 0;
    %pushi/vec4 904, 0, 24;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001781560, 4, 0;
    %pushi/vec4 16777198, 0, 24;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001781560, 4, 0;
    %pushi/vec4 16776613, 0, 24;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001781560, 4, 0;
    %pushi/vec4 16776363, 0, 24;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001781560, 4, 0;
    %pushi/vec4 16776383, 0, 24;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001781560, 4, 0;
    %pushi/vec4 16776564, 0, 24;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001781560, 4, 0;
    %pushi/vec4 16776801, 0, 24;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001781560, 4, 0;
    %pushi/vec4 16777010, 0, 24;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001781560, 4, 0;
    %pushi/vec4 16777146, 0, 24;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001781560, 4, 0;
    %pushi/vec4 42, 0, 24;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001781560, 4, 0;
    %end;
    .thread T_6;
    .scope S_0x7f78ca204a60;
T_7 ;
    %wait E_0x6000030bc440;
    %load/vec4 v0x6000017822e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001782010_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x600001781ef0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x6000017821c0_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x600001781b90_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x6000017820a0_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x600001781e60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001782250_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x600001782370_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.4, 9;
    %load/vec4 v0x600001782250_0;
    %nor/r;
    %and;
T_7.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0x600001781d40_0;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001782130, 0, 4;
    %load/vec4 v0x600001781d40_0;
    %assign/vec4 v0x600001781f80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001782250_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x600001781ef0_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x600001781b90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001782010_0, 0;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v0x600001782250_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.5, 8;
    %load/vec4 v0x600001781ef0_0;
    %pad/u 32;
    %cmpi/u 29, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_7.7, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001782010_0, 0;
    %load/vec4 v0x600001781cb0_0;
    %assign/vec4 v0x6000017821c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001782250_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x600001781b90_0, 0;
    %jmp T_7.8;
T_7.7 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001782010_0, 0;
    %ix/getv 4, v0x600001781ef0_0;
    %load/vec4a v0x600001781560, 4;
    %ix/getv 4, v0x600001781ef0_0;
    %load/vec4a v0x600001782130, 4;
    %pad/s 24;
    %mul;
    %assign/vec4 v0x6000017820a0_0, 0;
    %ix/getv 4, v0x600001781ef0_0;
    %load/vec4a v0x600001781560, 4;
    %assign/vec4 v0x600001781e60_0, 0;
    %load/vec4 v0x600001781ef0_0;
    %pad/u 32;
    %cmpi/e 28, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_7.9, 8;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001782130, 4;
    %jmp/1 T_7.10, 8;
T_7.9 ; End of true expr.
    %load/vec4 v0x600001781ef0_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x600001782130, 4;
    %jmp/0 T_7.10, 8;
 ; End of false expr.
    %blend;
T_7.10;
    %ix/getv 3, v0x600001781ef0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001782130, 0, 4;
    %load/vec4 v0x600001781b90_0;
    %ix/getv 4, v0x600001781ef0_0;
    %load/vec4a v0x600001781560, 4;
    %ix/getv 4, v0x600001781ef0_0;
    %load/vec4a v0x600001782130, 4;
    %pad/s 24;
    %mul;
    %add;
    %assign/vec4 v0x600001781b90_0, 0;
    %load/vec4 v0x600001781ef0_0;
    %addi 1, 0, 7;
    %assign/vec4 v0x600001781ef0_0, 0;
T_7.8 ;
    %jmp T_7.6;
T_7.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001782010_0, 0;
T_7.6 ;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x7f78ca2048f0;
T_8 ;
    %wait E_0x6000030bc440;
    %load/vec4 v0x600001782910_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x6000017825b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000017826d0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600001782640_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x600001782880_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x6000017827f0_0;
    %assign/vec4 v0x600001782760_0, 0;
    %load/vec4 v0x6000017825b0_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_8.4, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000017826d0_0, 0;
    %load/vec4 v0x6000017827f0_0;
    %assign/vec4 v0x600001782640_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x6000017825b0_0, 0;
    %jmp T_8.5;
T_8.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000017826d0_0, 0;
    %load/vec4 v0x6000017825b0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x6000017825b0_0, 0;
T_8.5 ;
    %jmp T_8.3;
T_8.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000017826d0_0, 0;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x7f78ca204d40;
T_9 ;
    %pushi/vec4 42, 0, 24;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001782a30, 4, 0;
    %pushi/vec4 16777146, 0, 24;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001782a30, 4, 0;
    %pushi/vec4 16777010, 0, 24;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001782a30, 4, 0;
    %pushi/vec4 16776801, 0, 24;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001782a30, 4, 0;
    %pushi/vec4 16776564, 0, 24;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001782a30, 4, 0;
    %pushi/vec4 16776383, 0, 24;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001782a30, 4, 0;
    %pushi/vec4 16776363, 0, 24;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001782a30, 4, 0;
    %pushi/vec4 16776613, 0, 24;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001782a30, 4, 0;
    %pushi/vec4 16777198, 0, 24;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001782a30, 4, 0;
    %pushi/vec4 904, 0, 24;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001782a30, 4, 0;
    %pushi/vec4 2074, 0, 24;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001782a30, 4, 0;
    %pushi/vec4 3325, 0, 24;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001782a30, 4, 0;
    %pushi/vec4 4443, 0, 24;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001782a30, 4, 0;
    %pushi/vec4 5218, 0, 24;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001782a30, 4, 0;
    %pushi/vec4 5495, 0, 24;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001782a30, 4, 0;
    %pushi/vec4 5218, 0, 24;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001782a30, 4, 0;
    %pushi/vec4 4443, 0, 24;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001782a30, 4, 0;
    %pushi/vec4 3325, 0, 24;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001782a30, 4, 0;
    %pushi/vec4 2074, 0, 24;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001782a30, 4, 0;
    %pushi/vec4 904, 0, 24;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001782a30, 4, 0;
    %pushi/vec4 16777198, 0, 24;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001782a30, 4, 0;
    %pushi/vec4 16776613, 0, 24;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001782a30, 4, 0;
    %pushi/vec4 16776363, 0, 24;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001782a30, 4, 0;
    %pushi/vec4 16776383, 0, 24;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001782a30, 4, 0;
    %pushi/vec4 16776564, 0, 24;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001782a30, 4, 0;
    %pushi/vec4 16776801, 0, 24;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001782a30, 4, 0;
    %pushi/vec4 16777010, 0, 24;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001782a30, 4, 0;
    %pushi/vec4 16777146, 0, 24;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001782a30, 4, 0;
    %pushi/vec4 42, 0, 24;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001782a30, 4, 0;
    %end;
    .thread T_9;
    .scope S_0x7f78ca204d40;
T_10 ;
    %wait E_0x6000030bc440;
    %load/vec4 v0x6000017837b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000017834e0_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x6000017833c0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600001783690_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x600001783060_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x600001783570_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x600001783330_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001783720_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x600001783840_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_10.4, 9;
    %load/vec4 v0x600001783720_0;
    %nor/r;
    %and;
T_10.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v0x600001783210_0;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001783600, 0, 4;
    %load/vec4 v0x600001783210_0;
    %assign/vec4 v0x600001783450_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001783720_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x6000017833c0_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x600001783060_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000017834e0_0, 0;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v0x600001783720_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.5, 8;
    %load/vec4 v0x6000017833c0_0;
    %pad/u 32;
    %cmpi/u 29, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_10.7, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000017834e0_0, 0;
    %load/vec4 v0x600001783180_0;
    %assign/vec4 v0x600001783690_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001783720_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x600001783060_0, 0;
    %jmp T_10.8;
T_10.7 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000017834e0_0, 0;
    %ix/getv 4, v0x6000017833c0_0;
    %load/vec4a v0x600001782a30, 4;
    %ix/getv 4, v0x6000017833c0_0;
    %load/vec4a v0x600001783600, 4;
    %pad/s 24;
    %mul;
    %assign/vec4 v0x600001783570_0, 0;
    %ix/getv 4, v0x6000017833c0_0;
    %load/vec4a v0x600001782a30, 4;
    %assign/vec4 v0x600001783330_0, 0;
    %load/vec4 v0x6000017833c0_0;
    %pad/u 32;
    %cmpi/e 28, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_10.9, 8;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001783600, 4;
    %jmp/1 T_10.10, 8;
T_10.9 ; End of true expr.
    %load/vec4 v0x6000017833c0_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x600001783600, 4;
    %jmp/0 T_10.10, 8;
 ; End of false expr.
    %blend;
T_10.10;
    %ix/getv 3, v0x6000017833c0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001783600, 0, 4;
    %load/vec4 v0x600001783060_0;
    %ix/getv 4, v0x6000017833c0_0;
    %load/vec4a v0x600001782a30, 4;
    %ix/getv 4, v0x6000017833c0_0;
    %load/vec4a v0x600001783600, 4;
    %pad/s 24;
    %mul;
    %add;
    %assign/vec4 v0x600001783060_0, 0;
    %load/vec4 v0x6000017833c0_0;
    %addi 1, 0, 7;
    %assign/vec4 v0x6000017833c0_0, 0;
T_10.8 ;
    %jmp T_10.6;
T_10.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000017834e0_0, 0;
T_10.6 ;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x7f78ca204bd0;
T_11 ;
    %wait E_0x6000030bc440;
    %load/vec4 v0x600001783de0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600001783a80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001783ba0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600001783b10_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x600001783d50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v0x600001783cc0_0;
    %assign/vec4 v0x600001783c30_0, 0;
    %load/vec4 v0x600001783a80_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_11.4, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001783ba0_0, 0;
    %load/vec4 v0x600001783cc0_0;
    %assign/vec4 v0x600001783b10_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600001783a80_0, 0;
    %jmp T_11.5;
T_11.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001783ba0_0, 0;
    %load/vec4 v0x600001783a80_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x600001783a80_0, 0;
T_11.5 ;
    %jmp T_11.3;
T_11.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001783ba0_0, 0;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x7f78ca205020;
T_12 ;
    %pushi/vec4 42, 0, 24;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001783f00, 4, 0;
    %pushi/vec4 16777146, 0, 24;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001783f00, 4, 0;
    %pushi/vec4 16777010, 0, 24;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001783f00, 4, 0;
    %pushi/vec4 16776801, 0, 24;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001783f00, 4, 0;
    %pushi/vec4 16776564, 0, 24;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001783f00, 4, 0;
    %pushi/vec4 16776383, 0, 24;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001783f00, 4, 0;
    %pushi/vec4 16776363, 0, 24;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001783f00, 4, 0;
    %pushi/vec4 16776613, 0, 24;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001783f00, 4, 0;
    %pushi/vec4 16777198, 0, 24;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001783f00, 4, 0;
    %pushi/vec4 904, 0, 24;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001783f00, 4, 0;
    %pushi/vec4 2074, 0, 24;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001783f00, 4, 0;
    %pushi/vec4 3325, 0, 24;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001783f00, 4, 0;
    %pushi/vec4 4443, 0, 24;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001783f00, 4, 0;
    %pushi/vec4 5218, 0, 24;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001783f00, 4, 0;
    %pushi/vec4 5495, 0, 24;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001783f00, 4, 0;
    %pushi/vec4 5218, 0, 24;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001783f00, 4, 0;
    %pushi/vec4 4443, 0, 24;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001783f00, 4, 0;
    %pushi/vec4 3325, 0, 24;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001783f00, 4, 0;
    %pushi/vec4 2074, 0, 24;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001783f00, 4, 0;
    %pushi/vec4 904, 0, 24;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001783f00, 4, 0;
    %pushi/vec4 16777198, 0, 24;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001783f00, 4, 0;
    %pushi/vec4 16776613, 0, 24;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001783f00, 4, 0;
    %pushi/vec4 16776363, 0, 24;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001783f00, 4, 0;
    %pushi/vec4 16776383, 0, 24;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001783f00, 4, 0;
    %pushi/vec4 16776564, 0, 24;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001783f00, 4, 0;
    %pushi/vec4 16776801, 0, 24;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001783f00, 4, 0;
    %pushi/vec4 16777010, 0, 24;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001783f00, 4, 0;
    %pushi/vec4 16777146, 0, 24;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001783f00, 4, 0;
    %pushi/vec4 42, 0, 24;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001783f00, 4, 0;
    %end;
    .thread T_12;
    .scope S_0x7f78ca205020;
T_13 ;
    %wait E_0x6000030bc440;
    %load/vec4 v0x600001784cf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001784a20_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x600001784900_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600001784bd0_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x6000017845a0_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x600001784ab0_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x600001784870_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001784c60_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x600001784d80_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_13.4, 9;
    %load/vec4 v0x600001784c60_0;
    %nor/r;
    %and;
T_13.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %load/vec4 v0x600001784750_0;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001784b40, 0, 4;
    %load/vec4 v0x600001784750_0;
    %assign/vec4 v0x600001784990_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001784c60_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x600001784900_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x6000017845a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001784a20_0, 0;
    %jmp T_13.3;
T_13.2 ;
    %load/vec4 v0x600001784c60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.5, 8;
    %load/vec4 v0x600001784900_0;
    %pad/u 32;
    %cmpi/u 29, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_13.7, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001784a20_0, 0;
    %load/vec4 v0x6000017846c0_0;
    %assign/vec4 v0x600001784bd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001784c60_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x6000017845a0_0, 0;
    %jmp T_13.8;
T_13.7 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001784a20_0, 0;
    %ix/getv 4, v0x600001784900_0;
    %load/vec4a v0x600001783f00, 4;
    %ix/getv 4, v0x600001784900_0;
    %load/vec4a v0x600001784b40, 4;
    %pad/s 24;
    %mul;
    %assign/vec4 v0x600001784ab0_0, 0;
    %ix/getv 4, v0x600001784900_0;
    %load/vec4a v0x600001783f00, 4;
    %assign/vec4 v0x600001784870_0, 0;
    %load/vec4 v0x600001784900_0;
    %pad/u 32;
    %cmpi/e 28, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_13.9, 8;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001784b40, 4;
    %jmp/1 T_13.10, 8;
T_13.9 ; End of true expr.
    %load/vec4 v0x600001784900_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x600001784b40, 4;
    %jmp/0 T_13.10, 8;
 ; End of false expr.
    %blend;
T_13.10;
    %ix/getv 3, v0x600001784900_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001784b40, 0, 4;
    %load/vec4 v0x6000017845a0_0;
    %ix/getv 4, v0x600001784900_0;
    %load/vec4a v0x600001783f00, 4;
    %ix/getv 4, v0x600001784900_0;
    %load/vec4a v0x600001784b40, 4;
    %pad/s 24;
    %mul;
    %add;
    %assign/vec4 v0x6000017845a0_0, 0;
    %load/vec4 v0x600001784900_0;
    %addi 1, 0, 7;
    %assign/vec4 v0x600001784900_0, 0;
T_13.8 ;
    %jmp T_13.6;
T_13.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001784a20_0, 0;
T_13.6 ;
T_13.3 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x7f78ca204eb0;
T_14 ;
    %wait E_0x6000030bc440;
    %load/vec4 v0x600001785320_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600001784fc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000017850e0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600001785050_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x600001785290_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %load/vec4 v0x600001785200_0;
    %assign/vec4 v0x600001785170_0, 0;
    %load/vec4 v0x600001784fc0_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_14.4, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000017850e0_0, 0;
    %load/vec4 v0x600001785200_0;
    %assign/vec4 v0x600001785050_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600001784fc0_0, 0;
    %jmp T_14.5;
T_14.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000017850e0_0, 0;
    %load/vec4 v0x600001784fc0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x600001784fc0_0, 0;
T_14.5 ;
    %jmp T_14.3;
T_14.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000017850e0_0, 0;
T_14.3 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x7f78ca204330;
T_15 ;
    %delay 5000, 0;
    %load/vec4 v0x6000017860a0_0;
    %nor/r;
    %store/vec4 v0x6000017860a0_0, 0, 1;
    %jmp T_15;
    .thread T_15;
    .scope S_0x7f78ca204330;
T_16 ;
    %delay 100000, 0;
    %load/vec4 v0x600001786910_0;
    %nor/r;
    %store/vec4 v0x600001786910_0, 0, 1;
    %jmp T_16;
    .thread T_16;
    .scope S_0x7f78ca204330;
T_17 ;
    %wait E_0x6000030bc440;
    %load/vec4 v0x600001786760_0;
    %pad/u 32;
    %cmpi/u 16, 0, 32;
    %flag_get/vec4 5;
    %assign/vec4 v0x600001786880_0, 0;
    %load/vec4 v0x600001786760_0;
    %pad/u 32;
    %cmpi/e 31, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_17.0, 8;
    %pushi/vec4 0, 0, 9;
    %jmp/1 T_17.1, 8;
T_17.0 ; End of true expr.
    %load/vec4 v0x600001786760_0;
    %addi 1, 0, 9;
    %jmp/0 T_17.1, 8;
 ; End of false expr.
    %blend;
T_17.1;
    %assign/vec4 v0x600001786760_0, 0;
    %load/vec4 v0x600001786880_0;
    %assign/vec4 v0x6000017869a0_0, 0;
    %jmp T_17;
    .thread T_17;
    .scope S_0x7f78ca204330;
T_18 ;
    %wait E_0x6000030bc440;
    %load/vec4 v0x600001786b50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %load/vec4 v0x600001786ac0_0;
    %assign/vec4 v0x600001786f40_0, 0;
    %load/vec4 v0x600001786a30_0;
    %pad/u 32;
    %cmpi/e 256, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_18.2, 8;
    %pushi/vec4 0, 0, 9;
    %jmp/1 T_18.3, 8;
T_18.2 ; End of true expr.
    %load/vec4 v0x600001786a30_0;
    %addi 1, 0, 9;
    %jmp/0 T_18.3, 8;
 ; End of false expr.
    %blend;
T_18.3;
    %assign/vec4 v0x600001786a30_0, 0;
    %load/vec4 v0x600001786a30_0;
    %pad/u 32;
    %cmpi/e 256, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_18.4, 8;
    %load/vec4 v0x600001786ac0_0;
    %pad/u 8;
    %jmp/1 T_18.5, 8;
T_18.4 ; End of true expr.
    %load/vec4 v0x600001786be0_0;
    %load/vec4 v0x600001786ac0_0;
    %pad/u 8;
    %add;
    %jmp/0 T_18.5, 8;
 ; End of false expr.
    %blend;
T_18.5;
    %assign/vec4 v0x600001786be0_0, 0;
    %load/vec4 v0x600001786a30_0;
    %pad/u 32;
    %pushi/vec4 256, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x600001786010_0, 0;
    %load/vec4 v0x600001786a30_0;
    %pad/u 32;
    %cmpi/e 256, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_18.6, 8;
    %load/vec4 v0x600001786be0_0;
    %parti/s 1, 7, 4;
    %inv;
    %load/vec4 v0x600001786be0_0;
    %parti/s 7, 0, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_18.7, 8;
T_18.6 ; End of true expr.
    %load/vec4 v0x6000017867f0_0;
    %jmp/0 T_18.7, 8;
 ; End of false expr.
    %blend;
T_18.7;
    %assign/vec4 v0x6000017867f0_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001786010_0, 0;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x7f78ca204330;
T_19 ;
    %wait E_0x6000030bc440;
    %load/vec4 v0x6000017861c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %load/vec4 v0x600001786130_0;
    %assign/vec4 v0x600001786d00_0, 0;
T_19.0 ;
    %load/vec4 v0x6000017862e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.2, 8;
    %load/vec4 v0x600001786250_0;
    %assign/vec4 v0x600001786d90_0, 0;
T_19.2 ;
    %load/vec4 v0x600001786400_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.4, 8;
    %load/vec4 v0x600001786370_0;
    %assign/vec4 v0x600001786e20_0, 0;
T_19.4 ;
    %load/vec4 v0x600001786520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.6, 8;
    %load/vec4 v0x600001786490_0;
    %assign/vec4 v0x600001786eb0_0, 0;
T_19.6 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x7f78ca204330;
T_20 ;
    %vpi_call/w 3 129 "$dumpfile", "pdm_tb.vcd" {0 0 0};
    %vpi_call/w 3 130 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7f78ca204330 {0 0 0};
    %vpi_call/w 3 131 "$display", "Starting Sim" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000017860a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001786910_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001786fd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000017869a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001786f40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001786880_0, 0, 1;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x600001786760_0, 0, 9;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x600001786a30_0, 0, 9;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600001786be0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x6000017867f0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001786c70_0, 0, 1;
    %pushi/vec4 0, 0, 21;
    %store/vec4 v0x6000017866d0_0, 0, 21;
    %pushi/vec4 0, 0, 11;
    %store/vec4 v0x6000017865b0_0, 0, 11;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001786640_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600001786fd0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001786fd0_0, 0, 1;
    %delay 4000000000, 0;
    %vpi_call/w 3 179 "$display", "Simulation finished" {0 0 0};
    %vpi_call/w 3 180 "$finish" {0 0 0};
    %end;
    .thread T_20;
    .scope S_0x7f78ca2057e0;
T_21 ;
    %wait E_0x6000030bcb40;
    %load/vec4 v0x600001787210_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_21.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_21.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_21.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_21.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_21.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_21.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_21.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_21.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_21.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_21.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_21.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_21.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_21.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_21.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_21.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_21.15, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 6;
    %cmp/u;
    %jmp/1 T_21.16, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_21.17, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 6;
    %cmp/u;
    %jmp/1 T_21.18, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_21.19, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 6;
    %cmp/u;
    %jmp/1 T_21.20, 6;
    %dup/vec4;
    %pushi/vec4 21, 0, 6;
    %cmp/u;
    %jmp/1 T_21.21, 6;
    %dup/vec4;
    %pushi/vec4 22, 0, 6;
    %cmp/u;
    %jmp/1 T_21.22, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 6;
    %cmp/u;
    %jmp/1 T_21.23, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_21.24, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_21.25, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_21.26, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_21.27, 6;
    %dup/vec4;
    %pushi/vec4 28, 0, 6;
    %cmp/u;
    %jmp/1 T_21.28, 6;
    %dup/vec4;
    %pushi/vec4 29, 0, 6;
    %cmp/u;
    %jmp/1 T_21.29, 6;
    %dup/vec4;
    %pushi/vec4 30, 0, 6;
    %cmp/u;
    %jmp/1 T_21.30, 6;
    %dup/vec4;
    %pushi/vec4 31, 0, 6;
    %cmp/u;
    %jmp/1 T_21.31, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_21.32, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_21.33, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_21.34, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_21.35, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_21.36, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_21.37, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_21.38, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_21.39, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_21.40, 6;
    %dup/vec4;
    %pushi/vec4 41, 0, 6;
    %cmp/u;
    %jmp/1 T_21.41, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_21.42, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_21.43, 6;
    %dup/vec4;
    %pushi/vec4 44, 0, 6;
    %cmp/u;
    %jmp/1 T_21.44, 6;
    %dup/vec4;
    %pushi/vec4 45, 0, 6;
    %cmp/u;
    %jmp/1 T_21.45, 6;
    %dup/vec4;
    %pushi/vec4 46, 0, 6;
    %cmp/u;
    %jmp/1 T_21.46, 6;
    %dup/vec4;
    %pushi/vec4 47, 0, 6;
    %cmp/u;
    %jmp/1 T_21.47, 6;
    %dup/vec4;
    %pushi/vec4 48, 0, 6;
    %cmp/u;
    %jmp/1 T_21.48, 6;
    %dup/vec4;
    %pushi/vec4 49, 0, 6;
    %cmp/u;
    %jmp/1 T_21.49, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 6;
    %cmp/u;
    %jmp/1 T_21.50, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 6;
    %cmp/u;
    %jmp/1 T_21.51, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 6;
    %cmp/u;
    %jmp/1 T_21.52, 6;
    %dup/vec4;
    %pushi/vec4 53, 0, 6;
    %cmp/u;
    %jmp/1 T_21.53, 6;
    %dup/vec4;
    %pushi/vec4 54, 0, 6;
    %cmp/u;
    %jmp/1 T_21.54, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 6;
    %cmp/u;
    %jmp/1 T_21.55, 6;
    %dup/vec4;
    %pushi/vec4 56, 0, 6;
    %cmp/u;
    %jmp/1 T_21.56, 6;
    %dup/vec4;
    %pushi/vec4 57, 0, 6;
    %cmp/u;
    %jmp/1 T_21.57, 6;
    %dup/vec4;
    %pushi/vec4 58, 0, 6;
    %cmp/u;
    %jmp/1 T_21.58, 6;
    %dup/vec4;
    %pushi/vec4 59, 0, 6;
    %cmp/u;
    %jmp/1 T_21.59, 6;
    %dup/vec4;
    %pushi/vec4 60, 0, 6;
    %cmp/u;
    %jmp/1 T_21.60, 6;
    %dup/vec4;
    %pushi/vec4 61, 0, 6;
    %cmp/u;
    %jmp/1 T_21.61, 6;
    %dup/vec4;
    %pushi/vec4 62, 0, 6;
    %cmp/u;
    %jmp/1 T_21.62, 6;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_21.63, 6;
    %jmp T_21.64;
T_21.0 ;
    %pushi/vec4 128, 0, 8;
    %assign/vec4 v0x6000017870f0_0, 0;
    %jmp T_21.64;
T_21.1 ;
    %pushi/vec4 140, 0, 8;
    %assign/vec4 v0x6000017870f0_0, 0;
    %jmp T_21.64;
T_21.2 ;
    %pushi/vec4 152, 0, 8;
    %assign/vec4 v0x6000017870f0_0, 0;
    %jmp T_21.64;
T_21.3 ;
    %pushi/vec4 165, 0, 8;
    %assign/vec4 v0x6000017870f0_0, 0;
    %jmp T_21.64;
T_21.4 ;
    %pushi/vec4 176, 0, 8;
    %assign/vec4 v0x6000017870f0_0, 0;
    %jmp T_21.64;
T_21.5 ;
    %pushi/vec4 188, 0, 8;
    %assign/vec4 v0x6000017870f0_0, 0;
    %jmp T_21.64;
T_21.6 ;
    %pushi/vec4 198, 0, 8;
    %assign/vec4 v0x6000017870f0_0, 0;
    %jmp T_21.64;
T_21.7 ;
    %pushi/vec4 208, 0, 8;
    %assign/vec4 v0x6000017870f0_0, 0;
    %jmp T_21.64;
T_21.8 ;
    %pushi/vec4 218, 0, 8;
    %assign/vec4 v0x6000017870f0_0, 0;
    %jmp T_21.64;
T_21.9 ;
    %pushi/vec4 226, 0, 8;
    %assign/vec4 v0x6000017870f0_0, 0;
    %jmp T_21.64;
T_21.10 ;
    %pushi/vec4 234, 0, 8;
    %assign/vec4 v0x6000017870f0_0, 0;
    %jmp T_21.64;
T_21.11 ;
    %pushi/vec4 240, 0, 8;
    %assign/vec4 v0x6000017870f0_0, 0;
    %jmp T_21.64;
T_21.12 ;
    %pushi/vec4 245, 0, 8;
    %assign/vec4 v0x6000017870f0_0, 0;
    %jmp T_21.64;
T_21.13 ;
    %pushi/vec4 250, 0, 8;
    %assign/vec4 v0x6000017870f0_0, 0;
    %jmp T_21.64;
T_21.14 ;
    %pushi/vec4 253, 0, 8;
    %assign/vec4 v0x6000017870f0_0, 0;
    %jmp T_21.64;
T_21.15 ;
    %pushi/vec4 254, 0, 8;
    %assign/vec4 v0x6000017870f0_0, 0;
    %jmp T_21.64;
T_21.16 ;
    %pushi/vec4 255, 0, 8;
    %assign/vec4 v0x6000017870f0_0, 0;
    %jmp T_21.64;
T_21.17 ;
    %pushi/vec4 254, 0, 8;
    %assign/vec4 v0x6000017870f0_0, 0;
    %jmp T_21.64;
T_21.18 ;
    %pushi/vec4 253, 0, 8;
    %assign/vec4 v0x6000017870f0_0, 0;
    %jmp T_21.64;
T_21.19 ;
    %pushi/vec4 250, 0, 8;
    %assign/vec4 v0x6000017870f0_0, 0;
    %jmp T_21.64;
T_21.20 ;
    %pushi/vec4 245, 0, 8;
    %assign/vec4 v0x6000017870f0_0, 0;
    %jmp T_21.64;
T_21.21 ;
    %pushi/vec4 240, 0, 8;
    %assign/vec4 v0x6000017870f0_0, 0;
    %jmp T_21.64;
T_21.22 ;
    %pushi/vec4 234, 0, 8;
    %assign/vec4 v0x6000017870f0_0, 0;
    %jmp T_21.64;
T_21.23 ;
    %pushi/vec4 226, 0, 8;
    %assign/vec4 v0x6000017870f0_0, 0;
    %jmp T_21.64;
T_21.24 ;
    %pushi/vec4 218, 0, 8;
    %assign/vec4 v0x6000017870f0_0, 0;
    %jmp T_21.64;
T_21.25 ;
    %pushi/vec4 208, 0, 8;
    %assign/vec4 v0x6000017870f0_0, 0;
    %jmp T_21.64;
T_21.26 ;
    %pushi/vec4 198, 0, 8;
    %assign/vec4 v0x6000017870f0_0, 0;
    %jmp T_21.64;
T_21.27 ;
    %pushi/vec4 188, 0, 8;
    %assign/vec4 v0x6000017870f0_0, 0;
    %jmp T_21.64;
T_21.28 ;
    %pushi/vec4 176, 0, 8;
    %assign/vec4 v0x6000017870f0_0, 0;
    %jmp T_21.64;
T_21.29 ;
    %pushi/vec4 165, 0, 8;
    %assign/vec4 v0x6000017870f0_0, 0;
    %jmp T_21.64;
T_21.30 ;
    %pushi/vec4 152, 0, 8;
    %assign/vec4 v0x6000017870f0_0, 0;
    %jmp T_21.64;
T_21.31 ;
    %pushi/vec4 140, 0, 8;
    %assign/vec4 v0x6000017870f0_0, 0;
    %jmp T_21.64;
T_21.32 ;
    %pushi/vec4 128, 0, 8;
    %assign/vec4 v0x6000017870f0_0, 0;
    %jmp T_21.64;
T_21.33 ;
    %pushi/vec4 115, 0, 8;
    %assign/vec4 v0x6000017870f0_0, 0;
    %jmp T_21.64;
T_21.34 ;
    %pushi/vec4 103, 0, 8;
    %assign/vec4 v0x6000017870f0_0, 0;
    %jmp T_21.64;
T_21.35 ;
    %pushi/vec4 90, 0, 8;
    %assign/vec4 v0x6000017870f0_0, 0;
    %jmp T_21.64;
T_21.36 ;
    %pushi/vec4 79, 0, 8;
    %assign/vec4 v0x6000017870f0_0, 0;
    %jmp T_21.64;
T_21.37 ;
    %pushi/vec4 67, 0, 8;
    %assign/vec4 v0x6000017870f0_0, 0;
    %jmp T_21.64;
T_21.38 ;
    %pushi/vec4 57, 0, 8;
    %assign/vec4 v0x6000017870f0_0, 0;
    %jmp T_21.64;
T_21.39 ;
    %pushi/vec4 47, 0, 8;
    %assign/vec4 v0x6000017870f0_0, 0;
    %jmp T_21.64;
T_21.40 ;
    %pushi/vec4 37, 0, 8;
    %assign/vec4 v0x6000017870f0_0, 0;
    %jmp T_21.64;
T_21.41 ;
    %pushi/vec4 29, 0, 8;
    %assign/vec4 v0x6000017870f0_0, 0;
    %jmp T_21.64;
T_21.42 ;
    %pushi/vec4 21, 0, 8;
    %assign/vec4 v0x6000017870f0_0, 0;
    %jmp T_21.64;
T_21.43 ;
    %pushi/vec4 15, 0, 8;
    %assign/vec4 v0x6000017870f0_0, 0;
    %jmp T_21.64;
T_21.44 ;
    %pushi/vec4 10, 0, 8;
    %assign/vec4 v0x6000017870f0_0, 0;
    %jmp T_21.64;
T_21.45 ;
    %pushi/vec4 5, 0, 8;
    %assign/vec4 v0x6000017870f0_0, 0;
    %jmp T_21.64;
T_21.46 ;
    %pushi/vec4 2, 0, 8;
    %assign/vec4 v0x6000017870f0_0, 0;
    %jmp T_21.64;
T_21.47 ;
    %pushi/vec4 1, 0, 8;
    %assign/vec4 v0x6000017870f0_0, 0;
    %jmp T_21.64;
T_21.48 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000017870f0_0, 0;
    %jmp T_21.64;
T_21.49 ;
    %pushi/vec4 1, 0, 8;
    %assign/vec4 v0x6000017870f0_0, 0;
    %jmp T_21.64;
T_21.50 ;
    %pushi/vec4 2, 0, 8;
    %assign/vec4 v0x6000017870f0_0, 0;
    %jmp T_21.64;
T_21.51 ;
    %pushi/vec4 5, 0, 8;
    %assign/vec4 v0x6000017870f0_0, 0;
    %jmp T_21.64;
T_21.52 ;
    %pushi/vec4 10, 0, 8;
    %assign/vec4 v0x6000017870f0_0, 0;
    %jmp T_21.64;
T_21.53 ;
    %pushi/vec4 15, 0, 8;
    %assign/vec4 v0x6000017870f0_0, 0;
    %jmp T_21.64;
T_21.54 ;
    %pushi/vec4 21, 0, 8;
    %assign/vec4 v0x6000017870f0_0, 0;
    %jmp T_21.64;
T_21.55 ;
    %pushi/vec4 29, 0, 8;
    %assign/vec4 v0x6000017870f0_0, 0;
    %jmp T_21.64;
T_21.56 ;
    %pushi/vec4 37, 0, 8;
    %assign/vec4 v0x6000017870f0_0, 0;
    %jmp T_21.64;
T_21.57 ;
    %pushi/vec4 47, 0, 8;
    %assign/vec4 v0x6000017870f0_0, 0;
    %jmp T_21.64;
T_21.58 ;
    %pushi/vec4 57, 0, 8;
    %assign/vec4 v0x6000017870f0_0, 0;
    %jmp T_21.64;
T_21.59 ;
    %pushi/vec4 67, 0, 8;
    %assign/vec4 v0x6000017870f0_0, 0;
    %jmp T_21.64;
T_21.60 ;
    %pushi/vec4 79, 0, 8;
    %assign/vec4 v0x6000017870f0_0, 0;
    %jmp T_21.64;
T_21.61 ;
    %pushi/vec4 90, 0, 8;
    %assign/vec4 v0x6000017870f0_0, 0;
    %jmp T_21.64;
T_21.62 ;
    %pushi/vec4 103, 0, 8;
    %assign/vec4 v0x6000017870f0_0, 0;
    %jmp T_21.64;
T_21.63 ;
    %pushi/vec4 115, 0, 8;
    %assign/vec4 v0x6000017870f0_0, 0;
    %jmp T_21.64;
T_21.64 ;
    %pop/vec4 1;
    %jmp T_21;
    .thread T_21;
    .scope S_0x7f78ca2044a0;
T_22 ;
    %wait E_0x6000030bcb40;
    %load/vec4 v0x600001787720_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001787690_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0x6000017877b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.2, 8;
    %load/vec4 v0x600001787690_0;
    %addi 157497883, 0, 32;
    %assign/vec4 v0x600001787690_0, 0;
T_22.2 ;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
# The file index is used to find the file name in the following table.
:file_names 8;
    "N/A";
    "<interactive>";
    "-";
    "sim/pdm_tb.sv";
    "hdl/fir_decimator.sv";
    "hdl/fir_filter.sv";
    "hdl/sine.sv";
    "hdl/pdm.sv";
