# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../HDL_Project.srcs/sim_1/new/tb_main_program.vhd" \

# Do not sort compile order
nosort
