digraph "CFG for '_Z9matadd_2dPKfS0_Pfii' function" {
	label="CFG for '_Z9matadd_2dPKfS0_Pfii' function";

	Node0x586a2b0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%5:\l  %6 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %7 = getelementptr i8, i8 addrspace(4)* %6, i64 4\l  %8 = bitcast i8 addrspace(4)* %7 to i16 addrspace(4)*\l  %9 = load i16, i16 addrspace(4)* %8, align 4, !range !4, !invariant.load !5\l  %10 = zext i16 %9 to i32\l  %11 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %12 = mul i32 %11, %10\l  %13 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !6\l  %14 = add i32 %12, %13\l  %15 = tail call i32 @llvm.amdgcn.workgroup.id.y()\l  %16 = icmp slt i32 %14, %3\l  %17 = icmp slt i32 %15, %4\l  %18 = select i1 %16, i1 %17, i1 false\l  br i1 %18, label %19, label %29\l|{<s0>T|<s1>F}}"];
	Node0x586a2b0:s0 -> Node0x586c510;
	Node0x586a2b0:s1 -> Node0x586c5a0;
	Node0x586c510 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f59c7d70",label="{%19:\l19:                                               \l  %20 = mul nsw i32 %15, %3\l  %21 = add nsw i32 %14, %20\l  %22 = sext i32 %21 to i64\l  %23 = getelementptr inbounds float, float addrspace(1)* %0, i64 %22\l  %24 = load float, float addrspace(1)* %23, align 4, !tbaa !7,\l... !amdgpu.noclobber !5\l  %25 = getelementptr inbounds float, float addrspace(1)* %1, i64 %22\l  %26 = load float, float addrspace(1)* %25, align 4, !tbaa !7,\l... !amdgpu.noclobber !5\l  %27 = fadd contract float %24, %26\l  %28 = getelementptr inbounds float, float addrspace(1)* %2, i64 %22\l  store float %27, float addrspace(1)* %28, align 4, !tbaa !7\l  br label %29\l}"];
	Node0x586c510 -> Node0x586c5a0;
	Node0x586c5a0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%29:\l29:                                               \l  ret void\l}"];
}
