Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Thu May  4 20:16:28 2023
| Host         : laptop-alex running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file wnmux_timing_summary_routed.rpt -pb wnmux_timing_summary_routed.pb -rpx wnmux_timing_summary_routed.rpx -warn_on_violation
| Design       : wnmux
| Device       : 7z010i-clg400
| Speed File   : -1L  PRODUCTION 1.12 2019-11-22
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    5          inf        0.000                      0                    5           NA           NA                      NA                    NA  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock     Waveform(ns)       Period(ns)      Frequency(MHz)
-----     ------------       ----------      --------------
my_clock  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 regrt
                            (input port)
  Destination:            wn[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.973ns  (logic 5.099ns (51.134%)  route 4.873ns (48.866%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G19                                               0.000     0.000 r  regrt (IN)
                         net (fo=0)                   0.000     0.000    regrt
    G19                  IBUF (Prop_ibuf_I_O)         1.468     1.468 r  regrt_IBUF_inst/O
                         net (fo=5, routed)           2.014     3.483    regrt_IBUF
    SLICE_X43Y92         LUT3 (Prop_lut3_I2_O)        0.124     3.607 r  wn_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.859     6.465    wn_OBUF[2]
    G15                  OBUF (Prop_obuf_I_O)         3.507     9.973 r  wn_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.973    wn[2]
    G15                                                               r  wn[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 regrt
                            (input port)
  Destination:            wn[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.705ns  (logic 5.337ns (54.989%)  route 4.368ns (45.011%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G19                                               0.000     0.000 r  regrt (IN)
                         net (fo=0)                   0.000     0.000    regrt
    G19                  IBUF (Prop_ibuf_I_O)         1.468     1.468 r  regrt_IBUF_inst/O
                         net (fo=5, routed)           1.898     3.367    regrt_IBUF
    SLICE_X43Y87         LUT3 (Prop_lut3_I2_O)        0.150     3.517 r  wn_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.470     5.986    wn_OBUF[0]
    G18                  OBUF (Prop_obuf_I_O)         3.718     9.705 r  wn_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.705    wn[0]
    G18                                                               r  wn[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 regrt
                            (input port)
  Destination:            wn[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.533ns  (logic 5.114ns (53.647%)  route 4.419ns (46.353%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G19                                               0.000     0.000 r  regrt (IN)
                         net (fo=0)                   0.000     0.000    regrt
    G19                  IBUF (Prop_ibuf_I_O)         1.468     1.468 r  regrt_IBUF_inst/O
                         net (fo=5, routed)           1.906     3.375    regrt_IBUF
    SLICE_X43Y93         LUT3 (Prop_lut3_I2_O)        0.124     3.499 r  wn_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.512     6.011    wn_OBUF[4]
    F20                  OBUF (Prop_obuf_I_O)         3.522     9.533 r  wn_OBUF[4]_inst/O
                         net (fo=0)                   0.000     9.533    wn[4]
    F20                                                               r  wn[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 regrt
                            (input port)
  Destination:            wn[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.466ns  (logic 5.118ns (54.074%)  route 4.347ns (45.926%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G19                                               0.000     0.000 r  regrt (IN)
                         net (fo=0)                   0.000     0.000    regrt
    G19                  IBUF (Prop_ibuf_I_O)         1.468     1.468 r  regrt_IBUF_inst/O
                         net (fo=5, routed)           1.898     3.367    regrt_IBUF
    SLICE_X43Y87         LUT3 (Prop_lut3_I2_O)        0.124     3.491 r  wn_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.449     5.939    wn_OBUF[1]
    G17                  OBUF (Prop_obuf_I_O)         3.526     9.466 r  wn_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.466    wn[1]
    G17                                                               r  wn[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 regrt
                            (input port)
  Destination:            wn[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.163ns  (logic 5.274ns (57.553%)  route 3.890ns (42.447%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G19                                               0.000     0.000 r  regrt (IN)
                         net (fo=0)                   0.000     0.000    regrt
    G19                  IBUF (Prop_ibuf_I_O)         1.468     1.468 r  regrt_IBUF_inst/O
                         net (fo=5, routed)           2.014     3.483    regrt_IBUF
    SLICE_X43Y92         LUT3 (Prop_lut3_I2_O)        0.118     3.601 r  wn_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.875     5.476    wn_OBUF[3]
    G14                  OBUF (Prop_obuf_I_O)         3.687     9.163 r  wn_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.163    wn[3]
    G14                                                               r  wn[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sa[3]
                            (input port)
  Destination:            wn[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.373ns  (logic 1.524ns (64.239%)  route 0.849ns (35.761%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E18                                               0.000     0.000 r  sa[3] (IN)
                         net (fo=0)                   0.000     0.000    sa[3]
    E18                  IBUF (Prop_ibuf_I_O)         0.230     0.230 r  sa_IBUF[3]_inst/O
                         net (fo=1, routed)           0.435     0.665    sa_IBUF[3]
    SLICE_X43Y92         LUT3 (Prop_lut3_I1_O)        0.046     0.711 r  wn_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.413     1.124    wn_OBUF[3]
    G14                  OBUF (Prop_obuf_I_O)         1.249     2.373 r  wn_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.373    wn[3]
    G14                                                               r  wn[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sa[0]
                            (input port)
  Destination:            wn[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.588ns  (logic 1.550ns (59.895%)  route 1.038ns (40.105%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F17                                               0.000     0.000 r  sa[0] (IN)
                         net (fo=0)                   0.000     0.000    sa[0]
    F17                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  sa_IBUF[0]_inst/O
                         net (fo=1, routed)           0.375     0.599    sa_IBUF[0]
    SLICE_X43Y87         LUT3 (Prop_lut3_I1_O)        0.046     0.645 r  wn_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.663     1.308    wn_OBUF[0]
    G18                  OBUF (Prop_obuf_I_O)         1.279     2.588 r  wn_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.588    wn[0]
    G18                                                               r  wn[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 qa[4]
                            (input port)
  Destination:            wn[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.658ns  (logic 1.519ns (57.164%)  route 1.138ns (42.836%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A20                                               0.000     0.000 r  qa[4] (IN)
                         net (fo=0)                   0.000     0.000    qa[4]
    A20                  IBUF (Prop_ibuf_I_O)         0.252     0.252 r  qa_IBUF[4]_inst/O
                         net (fo=1, routed)           0.435     0.687    qa_IBUF[4]
    SLICE_X43Y93         LUT3 (Prop_lut3_I0_O)        0.045     0.732 r  wn_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.703     1.435    wn_OBUF[4]
    F20                  OBUF (Prop_obuf_I_O)         1.223     2.658 r  wn_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.658    wn[4]
    F20                                                               r  wn[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sa[1]
                            (input port)
  Destination:            wn[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.676ns  (logic 1.499ns (56.035%)  route 1.176ns (43.965%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F16                                               0.000     0.000 r  sa[1] (IN)
                         net (fo=0)                   0.000     0.000    sa[1]
    F16                  IBUF (Prop_ibuf_I_O)         0.227     0.227 r  sa_IBUF[1]_inst/O
                         net (fo=1, routed)           0.505     0.732    sa_IBUF[1]
    SLICE_X43Y87         LUT3 (Prop_lut3_I1_O)        0.045     0.777 r  wn_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.672     1.449    wn_OBUF[1]
    G17                  OBUF (Prop_obuf_I_O)         1.227     2.676 r  wn_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.676    wn[1]
    G17                                                               r  wn[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 qa[2]
                            (input port)
  Destination:            wn[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.878ns  (logic 1.498ns (52.059%)  route 1.380ns (47.941%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B20                                               0.000     0.000 r  qa[2] (IN)
                         net (fo=0)                   0.000     0.000    qa[2]
    B20                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  qa_IBUF[2]_inst/O
                         net (fo=1, routed)           0.536     0.781    qa_IBUF[2]
    SLICE_X43Y92         LUT3 (Prop_lut3_I0_O)        0.045     0.826 r  wn_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.844     1.670    wn_OBUF[2]
    G15                  OBUF (Prop_obuf_I_O)         1.208     2.878 r  wn_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.878    wn[2]
    G15                                                               r  wn[2] (OUT)
  -------------------------------------------------------------------    -------------------





