<div id="pf2e7" class="pf w0 h0" data-page-no="2e7"><div class="pc pc2e7 w0 h0"><img class="bi x0 y8 w2 h5" alt="" src="bg2e7.png"/><div class="t m0 x9 h8 y9f9 ff1 fs5 fc0 sc0 ls0 ws0">39.3.3.2.2<span class="_ _b"> </span>Address-mark wakeup</div><div class="t m0 x9 hf y9fa ff3 fs5 fc0 sc0 ls0 ws0">When wake is set, the receiver is configured for address-mark wakeup. In this mode,</div><div class="t m0 x9 hf y9fb ff3 fs5 fc0 sc0 ls0 ws0">UART_C2[RWU] is cleared automatically when the receiver detects a logic 1 in the most</div><div class="t m0 x9 hf y9fc ff3 fs5 fc0 sc0 ls0 ws0">significant bit of a received character.</div><div class="t m0 x9 hf y41c6 ff3 fs5 fc0 sc0 ls0 ws0">Address-mark wakeup allows messages to contain idle characters, but requires the msb</div><div class="t m0 x9 hf y260c ff3 fs5 fc0 sc0 ls0 ws0">be reserved for use in address frames. The logic 1 in the msb of an address frame clears</div><div class="t m0 x9 hf y9ff ff3 fs5 fc0 sc0 ls0 ws0">the UART_C2[RWU] bit before the stop bits are received and sets the UART_S1[RDRF]</div><div class="t m0 x9 hf ya00 ff3 fs5 fc0 sc0 ls0 ws0">flag. In this case, the character with the msb set is received even though the receiver was</div><div class="t m0 x9 hf ya01 ff3 fs5 fc0 sc0 ls0 ws0">sleeping during most of this character time.</div><div class="t m0 x9 h8 y41c7 ff1 fs5 fc0 sc0 ls0 ws0">39.3.3.2.3<span class="_ _b"> </span>Match address operation</div><div class="t m0 x9 hf y41c8 ff3 fs5 fc0 sc0 ls0 ws0">Match address operation is enabled when the UART_C4[MAEN1] or</div><div class="t m0 x9 hf y41c9 ff3 fs5 fc0 sc0 ls0 ws0">UART_C4[MAEN2] bit is set. In this function, a frame received by the UART_RX pin</div><div class="t m0 x9 hf y41ca ff3 fs5 fc0 sc0 ls0 ws0">with a logic 1 in the bit position immediately preceding the stop bit is considered an</div><div class="t m0 x9 hf y41cb ff3 fs5 fc0 sc0 ls0 ws0">address and is compared with the associated MA1 or MA2 register. The frame is only</div><div class="t m0 x9 hf y41cc ff3 fs5 fc0 sc0 ls0 ws0">transferred to the receive buffer, and UART_S1[RDRF] is set, if the comparison matches.</div><div class="t m0 x9 hf y41cd ff3 fs5 fc0 sc0 ls0 ws0">All subsequent frames received with a logic 0 in the bit position immediately preceding</div><div class="t m0 x9 hf y41ce ff3 fs5 fc0 sc0 ls0 ws0">the stop bit are considered to be data associated with the address and are transferred to the</div><div class="t m0 x9 hf y41cf ff3 fs5 fc0 sc0 ls0 ws0">receive data buffer. If no marked address match occurs then no transfer is made to the</div><div class="t m0 x9 hf y41d0 ff3 fs5 fc0 sc0 ls0 ws0">receive data buffer, and all following frames with logic zero in the bit position</div><div class="t m0 x9 hf y41d1 ff3 fs5 fc0 sc0 ls0 ws0">immediately preceding the stop bit are also discarded. If both the UART_C4[MAEN1]</div><div class="t m0 x9 hf y41d2 ff3 fs5 fc0 sc0 ls0 ws0">and UART_C4[MAEN2] bits are negated, the receiver operates normally and all data</div><div class="t m0 x9 hf y41d3 ff3 fs5 fc0 sc0 ls0 ws0">received is transferred to the receive data buffer.</div><div class="t m0 x9 hf y41d4 ff3 fs5 fc0 sc0 ls0 ws0">Match Address operation functions in the same way for both MA1 and MA2 registers.</div><div class="t m0 x33 hf y41d5 ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>If only one of UART_C4[MAEN1] and UART_C4[MAEN2] is asserted, a marked</div><div class="t m0 x117 hf y41d6 ff3 fs5 fc0 sc0 ls0 ws0">address is compared only with the associated match register and data is transferred to</div><div class="t m0 x117 hf y41d7 ff3 fs5 fc0 sc0 ls0 ws0">the receive data buffer only on a match.</div><div class="t m0 x33 hf y41d8 ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>If UART_C4[MAEN1] and UART_C4[MAEN2] are asserted, a marked address is</div><div class="t m0 x117 hf y41d9 ff3 fs5 fc0 sc0 ls0 ws0">compared with both match registers and data is transferred only on a match with</div><div class="t m0 x117 hf y41da ff3 fs5 fc0 sc0 ls0 ws0">either register.</div><div class="t m0 x9 he y41db ff1 fs1 fc0 sc0 ls0 ws0">39.3.4<span class="_ _b"> </span>Additional UART functions</div><div class="t m0 x9 hf y41dc ff3 fs5 fc0 sc0 ls0 ws0">The following sections describe additional UART functions.</div><div class="t m0 x44 h10 y141 ff1 fs4 fc0 sc0 ls0 ws0">Chapter 39 Universal Asynchronous Receiver/Transmitter (UART0)</div><div class="t m0 x8 h6 y9 ff1 fs3 fc0 sc0 ls0 ws0">KL25 Sub-Family Reference Manual, Rev. 3, September 2012</div><div class="t m0 x9 h7 ya ff2 fs4 fc0 sc0 ls0 ws0">Freescale Semiconductor, Inc.<span class="_ _113"> </span>743</div></div><div class="pi" data-data='{"ctm":[1.000000,0.000000,0.000000,1.000000,0.000000,0.000000]}'></div></div>
