read_verilog adlatch.v
synth
#TODO: adlatch is not emited
stat
#select -assert-count 1 t:$adlatch
sim -clock d -r tb_adlatch.fst -scope tb_adlatch.uut -sim-cmp adlatch
