
==========================================================================
detailed place report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
detailed place report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
detailed place report_worst_slack
--------------------------------------------------------------------------
worst slack 0.23

==========================================================================
detailed place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: wr_en_pipe[0]$_SDFF_PN0_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: wr_en_pipe[1]$_SDFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ wr_en_pipe[0]$_SDFF_PN0_/CK (DFF_X1)
     1    0.94    0.01    0.08    0.08 v wr_en_pipe[0]$_SDFF_PN0_/Q (DFF_X1)
                                         wr_en_pipe[0] (net)
                  0.01    0.00    0.08 v _252_/A2 (AND2_X1)
     1    1.21    0.01    0.03    0.11 v _252_/ZN (AND2_X1)
                                         _017_ (net)
                  0.01    0.00    0.11 v wr_en_pipe[1]$_SDFF_PN0_/D (DFF_X1)
                                  0.11   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ wr_en_pipe[1]$_SDFF_PN0_/CK (DFF_X1)
                          0.00    0.00   library hold time
                                  0.00   data required time
-----------------------------------------------------------------------------
                                  0.00   data required time
                                 -0.11   data arrival time
-----------------------------------------------------------------------------
                                  0.10   slack (MET)



==========================================================================
detailed place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rd_ptr[0]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: data_count[4] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ rd_ptr[0]$_SDFFE_PN0P_/CK (DFF_X2)
     4   10.58    0.02    0.12    0.12 ^ rd_ptr[0]$_SDFFE_PN0P_/Q (DFF_X2)
                                         rd_ptr[0] (net)
                  0.02    0.00    0.12 ^ _291_/A (HA_X1)
     1    1.97    0.01    0.03    0.15 ^ _291_/CO (HA_X1)
                                         _136_ (net)
                  0.01    0.00    0.15 ^ _173_/A (INV_X1)
     3    7.16    0.01    0.01    0.17 v _173_/ZN (INV_X1)
                                         _123_ (net)
                  0.01    0.00    0.17 v _288_/CI (FA_X1)
     2    8.20    0.02    0.08    0.25 v _288_/CO (FA_X1)
                                         _124_ (net)
                  0.02    0.00    0.25 v _169_/B (XNOR2_X2)
     3    4.97    0.01    0.04    0.30 v _169_/ZN (XNOR2_X2)
                                         _106_ (net)
                  0.01    0.00    0.30 v _170_/A (INV_X1)
     4   11.08    0.03    0.04    0.33 ^ _170_/ZN (INV_X1)
                                         _143_ (net)
                  0.03    0.00    0.33 ^ _294_/B (HA_X1)
     2    4.24    0.03    0.06    0.40 ^ _294_/S (HA_X1)
                                         _145_ (net)
                  0.03    0.00    0.40 ^ _281_/A (INV_X1)
     2    3.37    0.01    0.01    0.41 v _281_/ZN (INV_X1)
                                         _100_ (net)
                  0.01    0.00    0.41 v _284_/B2 (OAI21_X1)
     1    1.86    0.02    0.03    0.44 ^ _284_/ZN (OAI21_X1)
                                         _102_ (net)
                  0.02    0.00    0.44 ^ _285_/B1 (AOI21_X1)
     1    2.66    0.01    0.02    0.46 v _285_/ZN (AOI21_X1)
                                         _103_ (net)
                  0.01    0.00    0.46 v _286_/B (XNOR2_X1)
     1    2.56    0.01    0.04    0.50 v _286_/ZN (XNOR2_X1)
                                         _104_ (net)
                  0.01    0.00    0.50 v _287_/B (XNOR2_X1)
     1    1.02    0.01    0.04    0.54 v _287_/ZN (XNOR2_X1)
                                         net10 (net)
                  0.01    0.00    0.54 v output10/A (BUF_X1)
     1    0.24    0.00    0.03    0.57 v output10/Z (BUF_X1)
                                         data_count[4] (net)
                  0.00    0.00    0.57 v data_count[4] (out)
                                  0.57   data arrival time

                  0.00    1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (ideal)
                          0.00    1.00   clock reconvergence pessimism
                         -0.20    0.80   output external delay
                                  0.80   data required time
-----------------------------------------------------------------------------
                                  0.80   data required time
                                 -0.57   data arrival time
-----------------------------------------------------------------------------
                                  0.23   slack (MET)



==========================================================================
detailed place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rd_ptr[0]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: data_count[4] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ rd_ptr[0]$_SDFFE_PN0P_/CK (DFF_X2)
     4   10.58    0.02    0.12    0.12 ^ rd_ptr[0]$_SDFFE_PN0P_/Q (DFF_X2)
                                         rd_ptr[0] (net)
                  0.02    0.00    0.12 ^ _291_/A (HA_X1)
     1    1.97    0.01    0.03    0.15 ^ _291_/CO (HA_X1)
                                         _136_ (net)
                  0.01    0.00    0.15 ^ _173_/A (INV_X1)
     3    7.16    0.01    0.01    0.17 v _173_/ZN (INV_X1)
                                         _123_ (net)
                  0.01    0.00    0.17 v _288_/CI (FA_X1)
     2    8.20    0.02    0.08    0.25 v _288_/CO (FA_X1)
                                         _124_ (net)
                  0.02    0.00    0.25 v _169_/B (XNOR2_X2)
     3    4.97    0.01    0.04    0.30 v _169_/ZN (XNOR2_X2)
                                         _106_ (net)
                  0.01    0.00    0.30 v _170_/A (INV_X1)
     4   11.08    0.03    0.04    0.33 ^ _170_/ZN (INV_X1)
                                         _143_ (net)
                  0.03    0.00    0.33 ^ _294_/B (HA_X1)
     2    4.24    0.03    0.06    0.40 ^ _294_/S (HA_X1)
                                         _145_ (net)
                  0.03    0.00    0.40 ^ _281_/A (INV_X1)
     2    3.37    0.01    0.01    0.41 v _281_/ZN (INV_X1)
                                         _100_ (net)
                  0.01    0.00    0.41 v _284_/B2 (OAI21_X1)
     1    1.86    0.02    0.03    0.44 ^ _284_/ZN (OAI21_X1)
                                         _102_ (net)
                  0.02    0.00    0.44 ^ _285_/B1 (AOI21_X1)
     1    2.66    0.01    0.02    0.46 v _285_/ZN (AOI21_X1)
                                         _103_ (net)
                  0.01    0.00    0.46 v _286_/B (XNOR2_X1)
     1    2.56    0.01    0.04    0.50 v _286_/ZN (XNOR2_X1)
                                         _104_ (net)
                  0.01    0.00    0.50 v _287_/B (XNOR2_X1)
     1    1.02    0.01    0.04    0.54 v _287_/ZN (XNOR2_X1)
                                         net10 (net)
                  0.01    0.00    0.54 v output10/A (BUF_X1)
     1    0.24    0.00    0.03    0.57 v output10/Z (BUF_X1)
                                         data_count[4] (net)
                  0.00    0.00    0.57 v data_count[4] (out)
                                  0.57   data arrival time

                  0.00    1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (ideal)
                          0.00    1.00   clock reconvergence pessimism
                         -0.20    0.80   output external delay
                                  0.80   data required time
-----------------------------------------------------------------------------
                                  0.80   data required time
                                 -0.57   data arrival time
-----------------------------------------------------------------------------
                                  0.23   slack (MET)



==========================================================================
detailed place report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
detailed place max_slew_check_slack
--------------------------------------------------------------------------
0.14504112303256989

==========================================================================
detailed place max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
detailed place max_slew_check_slack_limit
--------------------------------------------------------------------------
0.7306

==========================================================================
detailed place max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_capacitance_check_slack
--------------------------------------------------------------------------
8.545313835144043

==========================================================================
detailed place max_capacitance_check_limit
--------------------------------------------------------------------------
10.47130012512207

==========================================================================
detailed place max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.8161

==========================================================================
detailed place max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
detailed place max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
detailed place max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
detailed place setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
detailed place hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
detailed place report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: rd_ptr[0]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: wr_ptr[3]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ rd_ptr[0]$_SDFFE_PN0P_/CK (DFF_X2)
   0.12    0.12 ^ rd_ptr[0]$_SDFFE_PN0P_/Q (DFF_X2)
   0.03    0.15 ^ _291_/CO (HA_X1)
   0.01    0.17 v _173_/ZN (INV_X1)
   0.08    0.25 v _288_/CO (FA_X1)
   0.07    0.32 ^ _183_/ZN (AOI221_X2)
   0.08    0.41 ^ _185_/Z (XOR2_X2)
   0.03    0.44 v _250_/ZN (NAND2_X2)
   0.05    0.49 ^ _267_/ZN (NOR3_X1)
   0.06    0.55 v _268_/Z (MUX2_X1)
   0.00    0.55 v wr_ptr[3]$_SDFFE_PN0P_/D (DFF_X2)
           0.55   data arrival time

   1.00    1.00   clock core_clock (rise edge)
   0.00    1.00   clock network delay (ideal)
   0.00    1.00   clock reconvergence pessimism
           1.00 ^ wr_ptr[3]$_SDFFE_PN0P_/CK (DFF_X2)
  -0.04    0.96   library setup time
           0.96   data required time
---------------------------------------------------------
           0.96   data required time
          -0.55   data arrival time
---------------------------------------------------------
           0.41   slack (MET)



==========================================================================
detailed place report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: wr_en_pipe[0]$_SDFF_PN0_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: wr_en_pipe[1]$_SDFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ wr_en_pipe[0]$_SDFF_PN0_/CK (DFF_X1)
   0.08    0.08 v wr_en_pipe[0]$_SDFF_PN0_/Q (DFF_X1)
   0.03    0.11 v _252_/ZN (AND2_X1)
   0.00    0.11 v wr_en_pipe[1]$_SDFF_PN0_/D (DFF_X1)
           0.11   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ wr_en_pipe[1]$_SDFF_PN0_/CK (DFF_X1)
   0.00    0.00   library hold time
           0.00   data required time
---------------------------------------------------------
           0.00   data required time
          -0.11   data arrival time
---------------------------------------------------------
           0.10   slack (MET)



==========================================================================
detailed place critical path target clock latency max path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path target clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path delay
--------------------------------------------------------------------------
0.5690

==========================================================================
detailed place critical path slack
--------------------------------------------------------------------------
0.2310

==========================================================================
detailed place slack div critical path delay
--------------------------------------------------------------------------
40.597540

==========================================================================
detailed place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             2.05e-04   4.80e-05   1.67e-06   2.54e-04  25.4%
Combinational          4.26e-04   3.15e-04   5.91e-06   7.47e-04  74.6%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  6.31e-04   3.63e-04   7.57e-06   1.00e-03 100.0%
                          63.0%      36.3%       0.8%
