Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\fuse.exe -intstyle ise -incremental -o C:/Users/Win7/Desktop/Projekty/UCISW2-OLED/UCISW2_OLED_PROJECT/testbench_isim_beh.exe -prj C:/Users/Win7/Desktop/Projekty/UCISW2-OLED/UCISW2_OLED_PROJECT/testbench_beh.prj work.testbench 
ISim P.20131013 (signature 0x8ef4fb42)
Number of CPUs detected in this system: 1
Turning on mult-threading, number of parallel sub-compilation jobs: 0 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/Win7/Desktop/Projekty/UCISW2-OLED/UCISW2_OLED_PROJECT/sources/OLED_Ctrl.vhd" into library work
Parsing VHDL file "C:/Users/Win7/Desktop/Projekty/UCISW2-OLED/UCISW2_OLED_PROJECT/sources/Memory.vhd" into library work
Parsing VHDL file "C:/Users/Win7/Desktop/Projekty/UCISW2-OLED/UCISW2_OLED_PROJECT/sources/Keyboard_Decoder.vhd" into library work
Parsing VHDL file "C:/Users/Win7/Desktop/Projekty/UCISW2-OLED/UCISW2_OLED_PROJECT/sources/I2C_Master.vhd" into library work
Parsing VHDL file "C:/Users/Win7/Desktop/Projekty/UCISW2-OLED/UCISW2_OLED_PROJECT/sources/GameModule.vhd" into library work
Parsing VHDL file "C:/Users/Win7/Desktop/Projekty/UCISW2-OLED/UCISW2_OLED_PROJECT/schemat.vhf" into library work
Parsing VHDL file "C:/Users/Win7/Desktop/Projekty/UCISW2-OLED/UCISW2_OLED_PROJECT/TEST.vhd" into library work
Starting static elaboration
WARNING:HDLCompiler:89 - "C:/Users/Win7/Desktop/Projekty/UCISW2-OLED/UCISW2_OLED_PROJECT/schemat.vhf" Line 294: <ps2_kbd> remains a black-box since it has no binding entity.
Completed static elaboration
Fuse Memory Usage: 130072 KB
Fuse CPU Usage: 296 ms
WARNING:Simulator:648 - "C:/Users/Win7/Desktop/Projekty/UCISW2-OLED/UCISW2_OLED_PROJECT/schemat.vhf" Line 294. Instance ps2_kbd is unbound
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling package vcomponents
Compiling package textio
Compiling package std_logic_textio
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling architecture behavioral of entity Memory [memory_default]
Compiling architecture behavioral of entity OLED_Ctrl [oled_ctrl_default]
Compiling package vital_timing
Compiling architecture fdce_v of entity FDCE [\FDCE('0')\]
Compiling architecture ibuf_v of entity IBUF [\IBUF("DONT_CARE","0",true,"AUTO...]
Compiling architecture vcc_v of entity VCC [vcc_default]
Compiling architecture gnd_v of entity GND [gnd_default]
Compiling architecture behavioral of entity IFD_MXILINX_schemat [\IFD_MXILINX_schemat('0')\]
Compiling package vital_primitives
Compiling package vpkg
Compiling architecture fde_v of entity FDE [\FDE('0')\]
Compiling architecture fdre_v of entity FDRE [\FDRE('0')\]
Compiling architecture fdr_v of entity FDR [\FDR('0')\]
Compiling architecture muxcy_v of entity MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity XORCY [xorcy_default]
Compiling architecture iobuf_v of entity IOBUF [\IOBUF("DONT_CARE",12,"0",true,"...]
Compiling architecture fds_v of entity FDS [\FDS('1')\]
Compiling architecture ram16x1d_v of entity RAM16X1D [\RAM16X1D("0000000000000000")\]
Compiling architecture lut2_v of entity LUT2 [\LUT2("0110")(0,3)\]
Compiling architecture lut3_v of entity LUT3 [\LUT3("01101010")(0,7)\]
Compiling architecture lut4_v of entity LUT4 [\LUT4("0110101010101010")(0,15)\]
Compiling architecture fdrs_v of entity FDRS [\FDRS('0')\]
Compiling architecture lut1_v of entity LUT1 [\LUT1("0010")(0,3)\]
Compiling architecture muxf5_v of entity MUXF5 [muxf5_default]
Compiling architecture inv_v of entity INV [inv_default]
Compiling architecture lut4_d_v of entity LUT4_D [\LUT4_D("1111111111111110")(0,15...]
Compiling architecture lut2_l_v of entity LUT2_L [\LUT2_L("1011")(0,3)\]
Compiling architecture lut3_l_v of entity LUT3_L [\LUT3_L("11110001")(0,7)\]
Compiling architecture lut4_l_v of entity LUT4_L [\LUT4_L("1100010000000100")(0,15...]
Compiling architecture lut3_d_v of entity LUT3_D [\LUT3_D("00001000")(0,7)\]
Compiling architecture lut2_d_v of entity LUT2_D [\LUT2_D("1101")(0,3)\]
Compiling architecture structure of entity I2C_Master [i2c_master_default]
Compiling architecture behavioral of entity GameModule [gamemodule_default]
Compiling architecture rtl of entity Keyboard_Decoder [keyboard_decoder_default]
Compiling architecture behavioral of entity schemat [schemat_default]
Compiling architecture behavioral of entity testbench
Time Resolution for simulation is 1ps.
Compiled 202 VHDL Units
Built simulation executable C:/Users/Win7/Desktop/Projekty/UCISW2-OLED/UCISW2_OLED_PROJECT/testbench_isim_beh.exe
Fuse Memory Usage: 163208 KB
Fuse CPU Usage: 593 ms
