
blinker01.elf:     file format elf32-littlearm


Disassembly of section .text:

08000000 <_start>:
 8000000:	20001000 	andcs	r1, r0, r0
 8000004:	08000041 	stmdaeq	r0, {r0, r6}
 8000008:	08000047 	stmdaeq	r0, {r0, r1, r2, r6}
 800000c:	08000047 	stmdaeq	r0, {r0, r1, r2, r6}
 8000010:	08000047 	stmdaeq	r0, {r0, r1, r2, r6}
 8000014:	08000047 	stmdaeq	r0, {r0, r1, r2, r6}
 8000018:	08000047 	stmdaeq	r0, {r0, r1, r2, r6}
 800001c:	08000047 	stmdaeq	r0, {r0, r1, r2, r6}
 8000020:	08000047 	stmdaeq	r0, {r0, r1, r2, r6}
 8000024:	08000047 	stmdaeq	r0, {r0, r1, r2, r6}
 8000028:	08000047 	stmdaeq	r0, {r0, r1, r2, r6}
 800002c:	08000047 	stmdaeq	r0, {r0, r1, r2, r6}
 8000030:	08000047 	stmdaeq	r0, {r0, r1, r2, r6}
 8000034:	08000047 	stmdaeq	r0, {r0, r1, r2, r6}
 8000038:	08000047 	stmdaeq	r0, {r0, r1, r2, r6}
 800003c:	08000047 	stmdaeq	r0, {r0, r1, r2, r6}

08000040 <reset>:
 8000040:	f000 f80a 	bl	8000058 <notmain>
 8000044:	e7ff      	b.n	8000046 <hang>

08000046 <hang>:
 8000046:	e7fe      	b.n	8000046 <hang>

08000048 <PUT16>:
 8000048:	8001      	strh	r1, [r0, #0]
 800004a:	4770      	bx	lr

0800004c <PUT32>:
 800004c:	6001      	str	r1, [r0, #0]
 800004e:	4770      	bx	lr

08000050 <GET32>:
 8000050:	6800      	ldr	r0, [r0, #0]
 8000052:	4770      	bx	lr

08000054 <dummy>:
 8000054:	4770      	bx	lr
 8000056:	46c0      	nop			; (mov r8, r8)

08000058 <notmain>:
 8000058:	b570      	push	{r4, r5, r6, lr}
 800005a:	481c      	ldr	r0, [pc, #112]	; (80000cc <notmain+0x74>)
 800005c:	f7ff fff8 	bl	8000050 <GET32>
 8000060:	2180      	movs	r1, #128	; 0x80
 8000062:	0289      	lsls	r1, r1, #10
 8000064:	4301      	orrs	r1, r0
 8000066:	4819      	ldr	r0, [pc, #100]	; (80000cc <notmain+0x74>)
 8000068:	f7ff fff0 	bl	800004c <PUT32>
 800006c:	2090      	movs	r0, #144	; 0x90
 800006e:	05c0      	lsls	r0, r0, #23
 8000070:	f7ff ffee 	bl	8000050 <GET32>
 8000074:	4916      	ldr	r1, [pc, #88]	; (80000d0 <notmain+0x78>)
 8000076:	4d17      	ldr	r5, [pc, #92]	; (80000d4 <notmain+0x7c>)
 8000078:	4008      	ands	r0, r1
 800007a:	2180      	movs	r1, #128	; 0x80
 800007c:	0049      	lsls	r1, r1, #1
 800007e:	4301      	orrs	r1, r0
 8000080:	2090      	movs	r0, #144	; 0x90
 8000082:	05c0      	lsls	r0, r0, #23
 8000084:	f7ff ffe2 	bl	800004c <PUT32>
 8000088:	4813      	ldr	r0, [pc, #76]	; (80000d8 <notmain+0x80>)
 800008a:	f7ff ffe1 	bl	8000050 <GET32>
 800008e:	2310      	movs	r3, #16
 8000090:	0001      	movs	r1, r0
 8000092:	4811      	ldr	r0, [pc, #68]	; (80000d8 <notmain+0x80>)
 8000094:	4399      	bics	r1, r3
 8000096:	f7ff ffd9 	bl	800004c <PUT32>
 800009a:	2110      	movs	r1, #16
 800009c:	480f      	ldr	r0, [pc, #60]	; (80000dc <notmain+0x84>)
 800009e:	f7ff ffd5 	bl	800004c <PUT32>
 80000a2:	2400      	movs	r4, #0
 80000a4:	0020      	movs	r0, r4
 80000a6:	3401      	adds	r4, #1
 80000a8:	f7ff ffd4 	bl	8000054 <dummy>
 80000ac:	42ac      	cmp	r4, r5
 80000ae:	d1f9      	bne.n	80000a4 <notmain+0x4c>
 80000b0:	2180      	movs	r1, #128	; 0x80
 80000b2:	480a      	ldr	r0, [pc, #40]	; (80000dc <notmain+0x84>)
 80000b4:	0349      	lsls	r1, r1, #13
 80000b6:	f7ff ffc9 	bl	800004c <PUT32>
 80000ba:	2400      	movs	r4, #0
 80000bc:	0020      	movs	r0, r4
 80000be:	3401      	adds	r4, #1
 80000c0:	f7ff ffc8 	bl	8000054 <dummy>
 80000c4:	42ac      	cmp	r4, r5
 80000c6:	d1f9      	bne.n	80000bc <notmain+0x64>
 80000c8:	e7e7      	b.n	800009a <notmain+0x42>
 80000ca:	46c0      	nop			; (mov r8, r8)
 80000cc:	40021014 	andmi	r1, r2, r4, lsl r0
 80000d0:	fffffcff 			; <UNDEFINED> instruction: 0xfffffcff
 80000d4:	00030d40 	andeq	r0, r3, r0, asr #26
 80000d8:	48000004 	stmdami	r0, {r2}
 80000dc:	48000018 	stmdami	r0, {r3, r4}

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002c41 	andeq	r2, r0, r1, asr #24
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000022 	andeq	r0, r0, r2, lsr #32
  10:	726f4305 	rsbvc	r4, pc, #335544320	; 0x14000000
  14:	2d786574 	cfldr64cs	mvdx6, [r8, #-464]!	; 0xfffffe30
  18:	0600304d 	streq	r3, [r0], -sp, asr #32
  1c:	094d070c 	stmdbeq	sp, {r2, r3, r8, r9, sl}^
  20:	14041201 	strne	r1, [r4], #-513	; 0xfffffdff
  24:	17011501 	strne	r1, [r1, -r1, lsl #10]
  28:	1a011803 	bne	4603c <_start-0x7fb9fc4>
  2c:	Address 0x000000000000002c is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	3a434347 	bcc	10d0d24 <_start-0x6f2f2dc>
   4:	4e472820 	cdpmi	8, 4, cr2, cr7, cr0, {1}
   8:	36202955 			; <UNDEFINED> instruction: 0x36202955
   c:	302e322e 	eorcc	r3, lr, lr, lsr #4
	...
