$date
	Thu Apr 14 17:35:53 2011
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module teste $end
$var wire 1 ! clock $end
$upscope $end
$scope module teste $end
$var wire 1 " saida $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0"
0!
$end
#12
1!
#24
0!
#36
1!
#48
0!
1"
#60
1!
#72
0!
#84
1!
#96
0!
0"
#108
1!
#120
0!
