{"Source Block": ["oh/elink/hdl/emaxi.v@160:170@HdlIdDef", "   wire \t       aw_go;\n   wire \t       w_go;\n   wire \t       readinfo_wren;\n   wire \t       readinfo_full;\n   wire [47:0] \t       readinfo_out;\n   wire [47:0] \t       readinfo_in;\n\n   wire \t       awvalid_in;\n   \n   wire [1:0] \t       rxwr_datamode;\n   wire [AW-1:0]       rxwr_dstaddr;\n"], "Clone Blocks": [["oh/elink/hdl/emaxi.v@155:165", "   reg \t\t       txrr_access;\n   reg [31:0] \t       txrr_data;\n   reg [31:0] \t       txrr_srcaddr;\n   \n   //wires\n   wire \t       aw_go;\n   wire \t       w_go;\n   wire \t       readinfo_wren;\n   wire \t       readinfo_full;\n   wire [47:0] \t       readinfo_out;\n   wire [47:0] \t       readinfo_in;\n"], ["oh/elink/hdl/emaxi.v@156:166", "   reg [31:0] \t       txrr_data;\n   reg [31:0] \t       txrr_srcaddr;\n   \n   //wires\n   wire \t       aw_go;\n   wire \t       w_go;\n   wire \t       readinfo_wren;\n   wire \t       readinfo_full;\n   wire [47:0] \t       readinfo_out;\n   wire [47:0] \t       readinfo_in;\n\n"], ["oh/elink/hdl/emaxi.v@162:172", "   wire \t       readinfo_wren;\n   wire \t       readinfo_full;\n   wire [47:0] \t       readinfo_out;\n   wire [47:0] \t       readinfo_in;\n\n   wire \t       awvalid_in;\n   \n   wire [1:0] \t       rxwr_datamode;\n   wire [AW-1:0]       rxwr_dstaddr;\n   wire [DW-1:0]       rxwr_data;\n   wire [AW-1:0]       rxwr_srcaddr;\n"], ["oh/elink/hdl/emaxi.v@158:168", "   \n   //wires\n   wire \t       aw_go;\n   wire \t       w_go;\n   wire \t       readinfo_wren;\n   wire \t       readinfo_full;\n   wire [47:0] \t       readinfo_out;\n   wire [47:0] \t       readinfo_in;\n\n   wire \t       awvalid_in;\n   \n"], ["oh/elink/hdl/emaxi.v@164:174", "   wire [47:0] \t       readinfo_out;\n   wire [47:0] \t       readinfo_in;\n\n   wire \t       awvalid_in;\n   \n   wire [1:0] \t       rxwr_datamode;\n   wire [AW-1:0]       rxwr_dstaddr;\n   wire [DW-1:0]       rxwr_data;\n   wire [AW-1:0]       rxwr_srcaddr;\n\n   wire [1:0] \t       rxrd_datamode;\n"], ["oh/elink/hdl/emaxi.v@159:169", "   //wires\n   wire \t       aw_go;\n   wire \t       w_go;\n   wire \t       readinfo_wren;\n   wire \t       readinfo_full;\n   wire [47:0] \t       readinfo_out;\n   wire [47:0] \t       readinfo_in;\n\n   wire \t       awvalid_in;\n   \n   wire [1:0] \t       rxwr_datamode;\n"], ["oh/elink/hdl/emaxi.v@157:167", "   reg [31:0] \t       txrr_srcaddr;\n   \n   //wires\n   wire \t       aw_go;\n   wire \t       w_go;\n   wire \t       readinfo_wren;\n   wire \t       readinfo_full;\n   wire [47:0] \t       readinfo_out;\n   wire [47:0] \t       readinfo_in;\n\n   wire \t       awvalid_in;\n"]], "Diff Content": {"Delete": [[165, "   wire [47:0] \t       readinfo_in;\n"]], "Add": [[165, "   wire [40:0] \t       readinfo_out;\n"], [165, "   wire [40:0] \t       readinfo_in;\n"]]}}