

================================================================
== Vitis HLS Report for 'fir_Pipeline_Shift_Accum_Loop'
================================================================
* Date:           Sun Apr  2 13:54:00 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        fir128_Q1
* Solution:       16bit (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.508 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      132|      132|  1.320 us|  1.320 us|  132|  132|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Shift_Accum_Loop  |      130|      130|         4|          1|          1|   128|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.78>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%acc = alloca i32 1"   --->   Operation 7 'alloca' 'acc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 8 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%conv2_i_i_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv2_i_i"   --->   Operation 9 'read' 'conv2_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%mul_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %mul"   --->   Operation 10 'read' 'mul_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (1.58ns)   --->   "%store_ln0 = store i8 127, i8 %i"   --->   Operation 11 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 12 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 0, i32 %acc"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body"   --->   Operation 13 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%i_1 = load i8 %i"   --->   Operation 14 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 15 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %i_1, i32 7" [fir128_Q1/fir.cpp:28]   --->   Operation 16 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 128, i64 128, i64 128"   --->   Operation 17 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln28 = br i1 %tmp, void %for.body.split, void %for.end.exitStub" [fir128_Q1/fir.cpp:28]   --->   Operation 18 'br' 'br_ln28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%i_cast1 = zext i8 %i_1"   --->   Operation 19 'zext' 'i_cast1' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%empty_6 = trunc i8 %i_1"   --->   Operation 20 'trunc' 'empty_6' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specloopname_ln24 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [fir128_Q1/fir.cpp:24]   --->   Operation 21 'specloopname' 'specloopname_ln24' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (1.55ns)   --->   "%icmp_ln29 = icmp_eq  i8 %i_1, i8 0" [fir128_Q1/fir.cpp:29]   --->   Operation 22 'icmp' 'icmp_ln29' <Predicate = (!tmp)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln29 = br i1 %icmp_ln29, void %if.else, void %if.then" [fir128_Q1/fir.cpp:29]   --->   Operation 23 'br' 'br_ln29' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (1.87ns)   --->   "%add_ln33 = add i7 %empty_6, i7 127" [fir128_Q1/fir.cpp:33]   --->   Operation 24 'add' 'add_ln33' <Predicate = (!tmp & !icmp_ln29)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln33 = zext i7 %add_ln33" [fir128_Q1/fir.cpp:33]   --->   Operation 25 'zext' 'zext_ln33' <Predicate = (!tmp & !icmp_ln29)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%shift_reg_V_addr = getelementptr i16 %shift_reg_V, i64 0, i64 %zext_ln33" [fir128_Q1/fir.cpp:33]   --->   Operation 26 'getelementptr' 'shift_reg_V_addr' <Predicate = (!tmp & !icmp_ln29)> <Delay = 0.00>
ST_1 : Operation 27 [2/2] (3.25ns)   --->   "%shift_reg_V_load = load i7 %shift_reg_V_addr" [fir128_Q1/fir.cpp:33]   --->   Operation 27 'load' 'shift_reg_V_load' <Predicate = (!tmp & !icmp_ln29)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%fir_int_int_c_addr = getelementptr i32 %fir_int_int_c, i64 0, i64 %i_cast1" [fir128_Q1/fir.cpp:34]   --->   Operation 28 'getelementptr' 'fir_int_int_c_addr' <Predicate = (!tmp & !icmp_ln29)> <Delay = 0.00>
ST_1 : Operation 29 [2/2] (3.25ns)   --->   "%fir_int_int_c_load = load i7 %fir_int_int_c_addr" [fir128_Q1/fir.cpp:34]   --->   Operation 29 'load' 'fir_int_int_c_load' <Predicate = (!tmp & !icmp_ln29)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 128> <ROM>
ST_1 : Operation 30 [1/1] (3.25ns)   --->   "%store_ln31 = store i16 %conv2_i_i_read, i16 0" [fir128_Q1/fir.cpp:31]   --->   Operation 30 'store' 'store_ln31' <Predicate = (!tmp & icmp_ln29)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_1 : Operation 31 [1/1] (1.58ns)   --->   "%br_ln32 = br void %for.inc" [fir128_Q1/fir.cpp:32]   --->   Operation 31 'br' 'br_ln32' <Predicate = (!tmp & icmp_ln29)> <Delay = 1.58>
ST_1 : Operation 32 [1/1] (1.91ns)   --->   "%add_ln28 = add i8 %i_1, i8 255" [fir128_Q1/fir.cpp:28]   --->   Operation 32 'add' 'add_ln28' <Predicate = (!tmp)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (1.58ns)   --->   "%store_ln28 = store i8 %add_ln28, i8 %i" [fir128_Q1/fir.cpp:28]   --->   Operation 33 'store' 'store_ln28' <Predicate = (!tmp)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 6.50>
ST_2 : Operation 34 [1/2] (3.25ns)   --->   "%shift_reg_V_load = load i7 %shift_reg_V_addr" [fir128_Q1/fir.cpp:33]   --->   Operation 34 'load' 'shift_reg_V_load' <Predicate = (!tmp & !icmp_ln29)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%shift_reg_V_addr_1 = getelementptr i16 %shift_reg_V, i64 0, i64 %i_cast1" [fir128_Q1/fir.cpp:33]   --->   Operation 35 'getelementptr' 'shift_reg_V_addr_1' <Predicate = (!tmp & !icmp_ln29)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (3.25ns)   --->   "%store_ln33 = store i16 %shift_reg_V_load, i7 %shift_reg_V_addr_1" [fir128_Q1/fir.cpp:33]   --->   Operation 36 'store' 'store_ln33' <Predicate = (!tmp & !icmp_ln29)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_2 : Operation 37 [1/2] (3.25ns)   --->   "%fir_int_int_c_load = load i7 %fir_int_int_c_addr" [fir128_Q1/fir.cpp:34]   --->   Operation 37 'load' 'fir_int_int_c_load' <Predicate = (!tmp & !icmp_ln29)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 128> <ROM>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%trunc_ln1679 = trunc i32 %fir_int_int_c_load"   --->   Operation 38 'trunc' 'trunc_ln1679' <Predicate = (!tmp & !icmp_ln29)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 5.58>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%sext_ln1679 = sext i5 %trunc_ln1679"   --->   Operation 39 'sext' 'sext_ln1679' <Predicate = (!tmp & !icmp_ln29)> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%sext_ln34 = sext i16 %shift_reg_V_load" [fir128_Q1/fir.cpp:34]   --->   Operation 40 'sext' 'sext_ln34' <Predicate = (!tmp & !icmp_ln29)> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (5.58ns)   --->   "%mul_ln34 = mul i21 %sext_ln1679, i21 %sext_ln34" [fir128_Q1/fir.cpp:34]   --->   Operation 41 'mul' 'mul_ln34' <Predicate = (!tmp & !icmp_ln29)> <Delay = 5.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%mul_ln34_cast = sext i21 %mul_ln34" [fir128_Q1/fir.cpp:34]   --->   Operation 42 'sext' 'mul_ln34_cast' <Predicate = (!tmp & !icmp_ln29)> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (1.58ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 43 'br' 'br_ln0' <Predicate = (!tmp & !icmp_ln29)> <Delay = 1.58>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%acc_load_1 = load i32 %acc"   --->   Operation 49 'load' 'acc_load_1' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %acc_out, i32 %acc_load_1"   --->   Operation 50 'write' 'write_ln0' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 51 'ret' 'ret_ln0' <Predicate = (tmp)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 4.14>
ST_4 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node acc_1)   --->   "%mul_pn = phi i32 %mul_read, void %if.then, i32 %mul_ln34_cast, void %if.else" [fir128_Q1/fir.cpp:34]   --->   Operation 44 'phi' 'mul_pn' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%acc_load = load i32 %acc" [fir128_Q1/fir.cpp:24]   --->   Operation 45 'load' 'acc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (2.55ns) (out node of the LUT)   --->   "%acc_1 = add i32 %mul_pn, i32 %acc_load" [fir128_Q1/fir.cpp:24]   --->   Operation 46 'add' 'acc_1' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 47 [1/1] (1.58ns)   --->   "%store_ln28 = store i32 %acc_1, i32 %acc" [fir128_Q1/fir.cpp:28]   --->   Operation 47 'store' 'store_ln28' <Predicate = true> <Delay = 1.58>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln28 = br void %for.body" [fir128_Q1/fir.cpp:28]   --->   Operation 48 'br' 'br_ln28' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ mul]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv2_i_i]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ acc_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ shift_reg_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[02]; IO mode=ap_memory:ce=0
Port [ fir_int_int_c]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
acc                (alloca           ) [ 01111]
i                  (alloca           ) [ 01000]
conv2_i_i_read     (read             ) [ 00000]
mul_read           (read             ) [ 01111]
store_ln0          (store            ) [ 00000]
store_ln0          (store            ) [ 00000]
br_ln0             (br               ) [ 00000]
i_1                (load             ) [ 00000]
specpipeline_ln0   (specpipeline     ) [ 00000]
tmp                (bitselect        ) [ 01111]
empty              (speclooptripcount) [ 00000]
br_ln28            (br               ) [ 00000]
i_cast1            (zext             ) [ 01100]
empty_6            (trunc            ) [ 00000]
specloopname_ln24  (specloopname     ) [ 00000]
icmp_ln29          (icmp             ) [ 01111]
br_ln29            (br               ) [ 00000]
add_ln33           (add              ) [ 00000]
zext_ln33          (zext             ) [ 00000]
shift_reg_V_addr   (getelementptr    ) [ 01100]
fir_int_int_c_addr (getelementptr    ) [ 01100]
store_ln31         (store            ) [ 00000]
br_ln32            (br               ) [ 01111]
add_ln28           (add              ) [ 00000]
store_ln28         (store            ) [ 00000]
shift_reg_V_load   (load             ) [ 01010]
shift_reg_V_addr_1 (getelementptr    ) [ 00000]
store_ln33         (store            ) [ 00000]
fir_int_int_c_load (load             ) [ 00000]
trunc_ln1679       (trunc            ) [ 01010]
sext_ln1679        (sext             ) [ 00000]
sext_ln34          (sext             ) [ 00000]
mul_ln34           (mul              ) [ 00000]
mul_ln34_cast      (sext             ) [ 01011]
br_ln0             (br               ) [ 01011]
mul_pn             (phi              ) [ 01001]
acc_load           (load             ) [ 00000]
acc_1              (add              ) [ 00000]
store_ln28         (store            ) [ 00000]
br_ln28            (br               ) [ 00000]
acc_load_1         (load             ) [ 00000]
write_ln0          (write            ) [ 00000]
ret_ln0            (ret              ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="mul">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mul"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="conv2_i_i">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_i_i"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="acc_out">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="acc_out"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="shift_reg_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg_V"/><MemPortTyVec>0 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="fir_int_int_c">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fir_int_int_c"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i8.i32"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="50" class="1004" name="acc_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="1" slack="0"/>
<pin id="52" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="acc/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="i_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="1" slack="0"/>
<pin id="56" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="conv2_i_i_read_read_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="16" slack="0"/>
<pin id="60" dir="0" index="1" bw="16" slack="0"/>
<pin id="61" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv2_i_i_read/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="mul_read_read_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="32" slack="0"/>
<pin id="66" dir="0" index="1" bw="32" slack="0"/>
<pin id="67" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mul_read/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="write_ln0_write_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="0" slack="0"/>
<pin id="72" dir="0" index="1" bw="32" slack="0"/>
<pin id="73" dir="0" index="2" bw="32" slack="0"/>
<pin id="74" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/3 "/>
</bind>
</comp>

<comp id="77" class="1004" name="shift_reg_V_addr_gep_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="16" slack="0"/>
<pin id="79" dir="0" index="1" bw="1" slack="0"/>
<pin id="80" dir="0" index="2" bw="7" slack="0"/>
<pin id="81" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="shift_reg_V_addr/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="grp_access_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="7" slack="0"/>
<pin id="86" dir="0" index="1" bw="16" slack="0"/>
<pin id="87" dir="0" index="2" bw="0" slack="0"/>
<pin id="89" dir="0" index="4" bw="7" slack="0"/>
<pin id="90" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="91" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="88" dir="1" index="3" bw="16" slack="2147483647"/>
<pin id="92" dir="1" index="7" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="shift_reg_V_load/1 store_ln31/1 store_ln33/2 "/>
</bind>
</comp>

<comp id="94" class="1004" name="fir_int_int_c_addr_gep_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="32" slack="0"/>
<pin id="96" dir="0" index="1" bw="1" slack="0"/>
<pin id="97" dir="0" index="2" bw="8" slack="0"/>
<pin id="98" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="fir_int_int_c_addr/1 "/>
</bind>
</comp>

<comp id="101" class="1004" name="grp_access_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="7" slack="0"/>
<pin id="103" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="104" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="105" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="fir_int_int_c_load/1 "/>
</bind>
</comp>

<comp id="109" class="1004" name="shift_reg_V_addr_1_gep_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="16" slack="0"/>
<pin id="111" dir="0" index="1" bw="1" slack="0"/>
<pin id="112" dir="0" index="2" bw="8" slack="1"/>
<pin id="113" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="shift_reg_V_addr_1/2 "/>
</bind>
</comp>

<comp id="118" class="1005" name="mul_pn_reg_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="120" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="mul_pn (phireg) "/>
</bind>
</comp>

<comp id="121" class="1004" name="mul_pn_phi_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="32" slack="3"/>
<pin id="123" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="124" dir="0" index="2" bw="21" slack="1"/>
<pin id="125" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="126" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="mul_pn/4 "/>
</bind>
</comp>

<comp id="127" class="1004" name="store_ln0_store_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="8" slack="0"/>
<pin id="129" dir="0" index="1" bw="8" slack="0"/>
<pin id="130" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="store_ln0_store_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="0"/>
<pin id="134" dir="0" index="1" bw="32" slack="0"/>
<pin id="135" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="137" class="1004" name="i_1_load_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="8" slack="0"/>
<pin id="139" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="tmp_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="0"/>
<pin id="142" dir="0" index="1" bw="8" slack="0"/>
<pin id="143" dir="0" index="2" bw="4" slack="0"/>
<pin id="144" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="i_cast1_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="8" slack="0"/>
<pin id="150" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_cast1/1 "/>
</bind>
</comp>

<comp id="153" class="1004" name="empty_6_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="8" slack="0"/>
<pin id="155" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_6/1 "/>
</bind>
</comp>

<comp id="157" class="1004" name="icmp_ln29_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="8" slack="0"/>
<pin id="159" dir="0" index="1" bw="1" slack="0"/>
<pin id="160" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln29/1 "/>
</bind>
</comp>

<comp id="163" class="1004" name="add_ln33_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="7" slack="0"/>
<pin id="165" dir="0" index="1" bw="1" slack="0"/>
<pin id="166" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln33/1 "/>
</bind>
</comp>

<comp id="169" class="1004" name="zext_ln33_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="7" slack="0"/>
<pin id="171" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln33/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="add_ln28_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="8" slack="0"/>
<pin id="176" dir="0" index="1" bw="1" slack="0"/>
<pin id="177" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="store_ln28_store_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="8" slack="0"/>
<pin id="182" dir="0" index="1" bw="8" slack="0"/>
<pin id="183" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln28/1 "/>
</bind>
</comp>

<comp id="185" class="1004" name="trunc_ln1679_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="6" slack="0"/>
<pin id="187" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1679/2 "/>
</bind>
</comp>

<comp id="189" class="1004" name="sext_ln1679_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="5" slack="1"/>
<pin id="191" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1679/3 "/>
</bind>
</comp>

<comp id="192" class="1004" name="sext_ln34_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="16" slack="1"/>
<pin id="194" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln34/3 "/>
</bind>
</comp>

<comp id="195" class="1004" name="mul_ln34_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="5" slack="0"/>
<pin id="197" dir="0" index="1" bw="16" slack="0"/>
<pin id="198" dir="1" index="2" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln34/3 "/>
</bind>
</comp>

<comp id="201" class="1004" name="mul_ln34_cast_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="21" slack="0"/>
<pin id="203" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="mul_ln34_cast/3 "/>
</bind>
</comp>

<comp id="205" class="1004" name="acc_load_load_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="32" slack="3"/>
<pin id="207" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="acc_load/4 "/>
</bind>
</comp>

<comp id="208" class="1004" name="acc_1_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="32" slack="0"/>
<pin id="210" dir="0" index="1" bw="32" slack="0"/>
<pin id="211" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="acc_1/4 "/>
</bind>
</comp>

<comp id="214" class="1004" name="store_ln28_store_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="32" slack="0"/>
<pin id="216" dir="0" index="1" bw="32" slack="3"/>
<pin id="217" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln28/4 "/>
</bind>
</comp>

<comp id="219" class="1004" name="acc_load_1_load_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="32" slack="2"/>
<pin id="221" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="acc_load_1/3 "/>
</bind>
</comp>

<comp id="223" class="1005" name="acc_reg_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="32" slack="0"/>
<pin id="225" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="acc "/>
</bind>
</comp>

<comp id="231" class="1005" name="i_reg_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="8" slack="0"/>
<pin id="233" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="238" class="1005" name="mul_read_reg_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="32" slack="3"/>
<pin id="240" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="mul_read "/>
</bind>
</comp>

<comp id="243" class="1005" name="tmp_reg_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="1" slack="1"/>
<pin id="245" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="247" class="1005" name="i_cast1_reg_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="64" slack="1"/>
<pin id="249" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="i_cast1 "/>
</bind>
</comp>

<comp id="252" class="1005" name="icmp_ln29_reg_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="1" slack="1"/>
<pin id="254" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln29 "/>
</bind>
</comp>

<comp id="256" class="1005" name="shift_reg_V_addr_reg_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="7" slack="1"/>
<pin id="258" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="shift_reg_V_addr "/>
</bind>
</comp>

<comp id="261" class="1005" name="fir_int_int_c_addr_reg_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="7" slack="1"/>
<pin id="263" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="fir_int_int_c_addr "/>
</bind>
</comp>

<comp id="266" class="1005" name="shift_reg_V_load_reg_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="16" slack="1"/>
<pin id="268" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="shift_reg_V_load "/>
</bind>
</comp>

<comp id="271" class="1005" name="trunc_ln1679_reg_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="5" slack="1"/>
<pin id="273" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln1679 "/>
</bind>
</comp>

<comp id="276" class="1005" name="mul_ln34_cast_reg_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="32" slack="1"/>
<pin id="278" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln34_cast "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="53"><net_src comp="10" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="57"><net_src comp="10" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="62"><net_src comp="12" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="63"><net_src comp="2" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="68"><net_src comp="14" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="69"><net_src comp="0" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="75"><net_src comp="48" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="76"><net_src comp="4" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="82"><net_src comp="6" pin="0"/><net_sink comp="77" pin=0"/></net>

<net id="83"><net_src comp="42" pin="0"/><net_sink comp="77" pin=1"/></net>

<net id="93"><net_src comp="77" pin="3"/><net_sink comp="84" pin=2"/></net>

<net id="99"><net_src comp="8" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="100"><net_src comp="42" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="106"><net_src comp="94" pin="3"/><net_sink comp="101" pin=0"/></net>

<net id="107"><net_src comp="58" pin="2"/><net_sink comp="84" pin=4"/></net>

<net id="108"><net_src comp="44" pin="0"/><net_sink comp="84" pin=2"/></net>

<net id="114"><net_src comp="6" pin="0"/><net_sink comp="109" pin=0"/></net>

<net id="115"><net_src comp="42" pin="0"/><net_sink comp="109" pin=1"/></net>

<net id="116"><net_src comp="84" pin="7"/><net_sink comp="84" pin=1"/></net>

<net id="117"><net_src comp="109" pin="3"/><net_sink comp="84" pin=0"/></net>

<net id="131"><net_src comp="16" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="136"><net_src comp="18" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="145"><net_src comp="26" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="146"><net_src comp="137" pin="1"/><net_sink comp="140" pin=1"/></net>

<net id="147"><net_src comp="28" pin="0"/><net_sink comp="140" pin=2"/></net>

<net id="151"><net_src comp="137" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="152"><net_src comp="148" pin="1"/><net_sink comp="94" pin=2"/></net>

<net id="156"><net_src comp="137" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="161"><net_src comp="137" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="162"><net_src comp="38" pin="0"/><net_sink comp="157" pin=1"/></net>

<net id="167"><net_src comp="153" pin="1"/><net_sink comp="163" pin=0"/></net>

<net id="168"><net_src comp="40" pin="0"/><net_sink comp="163" pin=1"/></net>

<net id="172"><net_src comp="163" pin="2"/><net_sink comp="169" pin=0"/></net>

<net id="173"><net_src comp="169" pin="1"/><net_sink comp="77" pin=2"/></net>

<net id="178"><net_src comp="137" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="179"><net_src comp="46" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="184"><net_src comp="174" pin="2"/><net_sink comp="180" pin=0"/></net>

<net id="188"><net_src comp="101" pin="3"/><net_sink comp="185" pin=0"/></net>

<net id="199"><net_src comp="189" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="200"><net_src comp="192" pin="1"/><net_sink comp="195" pin=1"/></net>

<net id="204"><net_src comp="195" pin="2"/><net_sink comp="201" pin=0"/></net>

<net id="212"><net_src comp="121" pin="4"/><net_sink comp="208" pin=0"/></net>

<net id="213"><net_src comp="205" pin="1"/><net_sink comp="208" pin=1"/></net>

<net id="218"><net_src comp="208" pin="2"/><net_sink comp="214" pin=0"/></net>

<net id="222"><net_src comp="219" pin="1"/><net_sink comp="70" pin=2"/></net>

<net id="226"><net_src comp="50" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="227"><net_src comp="223" pin="1"/><net_sink comp="132" pin=1"/></net>

<net id="228"><net_src comp="223" pin="1"/><net_sink comp="205" pin=0"/></net>

<net id="229"><net_src comp="223" pin="1"/><net_sink comp="214" pin=1"/></net>

<net id="230"><net_src comp="223" pin="1"/><net_sink comp="219" pin=0"/></net>

<net id="234"><net_src comp="54" pin="1"/><net_sink comp="231" pin=0"/></net>

<net id="235"><net_src comp="231" pin="1"/><net_sink comp="127" pin=1"/></net>

<net id="236"><net_src comp="231" pin="1"/><net_sink comp="137" pin=0"/></net>

<net id="237"><net_src comp="231" pin="1"/><net_sink comp="180" pin=1"/></net>

<net id="241"><net_src comp="64" pin="2"/><net_sink comp="238" pin=0"/></net>

<net id="242"><net_src comp="238" pin="1"/><net_sink comp="121" pin=0"/></net>

<net id="246"><net_src comp="140" pin="3"/><net_sink comp="243" pin=0"/></net>

<net id="250"><net_src comp="148" pin="1"/><net_sink comp="247" pin=0"/></net>

<net id="251"><net_src comp="247" pin="1"/><net_sink comp="109" pin=2"/></net>

<net id="255"><net_src comp="157" pin="2"/><net_sink comp="252" pin=0"/></net>

<net id="259"><net_src comp="77" pin="3"/><net_sink comp="256" pin=0"/></net>

<net id="260"><net_src comp="256" pin="1"/><net_sink comp="84" pin=2"/></net>

<net id="264"><net_src comp="94" pin="3"/><net_sink comp="261" pin=0"/></net>

<net id="265"><net_src comp="261" pin="1"/><net_sink comp="101" pin=0"/></net>

<net id="269"><net_src comp="84" pin="7"/><net_sink comp="266" pin=0"/></net>

<net id="270"><net_src comp="266" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="274"><net_src comp="185" pin="1"/><net_sink comp="271" pin=0"/></net>

<net id="275"><net_src comp="271" pin="1"/><net_sink comp="189" pin=0"/></net>

<net id="279"><net_src comp="201" pin="1"/><net_sink comp="276" pin=0"/></net>

<net id="280"><net_src comp="276" pin="1"/><net_sink comp="121" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: acc_out | {3 }
	Port: shift_reg_V | {1 2 }
 - Input state : 
	Port: fir_Pipeline_Shift_Accum_Loop : mul | {1 }
	Port: fir_Pipeline_Shift_Accum_Loop : conv2_i_i | {1 }
	Port: fir_Pipeline_Shift_Accum_Loop : shift_reg_V | {1 2 }
	Port: fir_Pipeline_Shift_Accum_Loop : fir_int_int_c | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		i_1 : 1
		tmp : 2
		br_ln28 : 3
		i_cast1 : 2
		empty_6 : 2
		icmp_ln29 : 2
		br_ln29 : 3
		add_ln33 : 3
		zext_ln33 : 4
		shift_reg_V_addr : 5
		shift_reg_V_load : 6
		fir_int_int_c_addr : 3
		fir_int_int_c_load : 4
		add_ln28 : 2
		store_ln28 : 3
	State 2
		store_ln33 : 1
		trunc_ln1679 : 1
	State 3
		mul_ln34 : 1
		mul_ln34_cast : 2
		write_ln0 : 1
	State 4
		acc_1 : 1
		store_ln28 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|---------|
| Operation|      Functional Unit      |   DSP   |    FF   |   LUT   |
|----------|---------------------------|---------|---------|---------|
|          |      add_ln33_fu_163      |    0    |    0    |    14   |
|    add   |      add_ln28_fu_174      |    0    |    0    |    15   |
|          |        acc_1_fu_208       |    0    |    0    |    39   |
|----------|---------------------------|---------|---------|---------|
|   icmp   |      icmp_ln29_fu_157     |    0    |    0    |    11   |
|----------|---------------------------|---------|---------|---------|
|    mul   |      mul_ln34_fu_195      |    1    |    0    |    6    |
|----------|---------------------------|---------|---------|---------|
|   read   | conv2_i_i_read_read_fu_58 |    0    |    0    |    0    |
|          |    mul_read_read_fu_64    |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|   write  |   write_ln0_write_fu_70   |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
| bitselect|         tmp_fu_140        |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|   zext   |       i_cast1_fu_148      |    0    |    0    |    0    |
|          |      zext_ln33_fu_169     |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|   trunc  |       empty_6_fu_153      |    0    |    0    |    0    |
|          |    trunc_ln1679_fu_185    |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |     sext_ln1679_fu_189    |    0    |    0    |    0    |
|   sext   |      sext_ln34_fu_192     |    0    |    0    |    0    |
|          |    mul_ln34_cast_fu_201   |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|   Total  |                           |    1    |    0    |    85   |
|----------|---------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|        acc_reg_223       |   32   |
|fir_int_int_c_addr_reg_261|    7   |
|      i_cast1_reg_247     |   64   |
|         i_reg_231        |    8   |
|     icmp_ln29_reg_252    |    1   |
|   mul_ln34_cast_reg_276  |   32   |
|      mul_pn_reg_118      |   32   |
|     mul_read_reg_238     |   32   |
| shift_reg_V_addr_reg_256 |    7   |
| shift_reg_V_load_reg_266 |   16   |
|        tmp_reg_243       |    1   |
|   trunc_ln1679_reg_271   |    5   |
+--------------------------+--------+
|           Total          |   237  |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_84 |  p2  |   3  |   0  |    0   ||    14   |
| grp_access_fu_101 |  p0  |   2  |   7  |   14   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   14   ||  3.2953 ||    23   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |    0   |   85   |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    3   |    -   |   23   |
|  Register |    -   |    -   |   237  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    3   |   237  |   108  |
+-----------+--------+--------+--------+--------+
