{"Source Block": ["hdl/library/axi_logic_analyzer/axi_logic_analyzer.v@252:262@HdlStmAssign", "        adc_data_mn <= data_m[ADC_PATH_DELAY-2];\n      end\n    end\n  endgenerate\n\n  assign adc_valid = sample_valid_la;\n\n  // downsampler logic analyzer\n\n  always @(posedge clk_out) begin\n    if (reset == 1'b1) begin\n"], "Clone Blocks": [["hdl/library/axi_logic_analyzer/axi_logic_analyzer.v@245:259", "          data_m[j+1] <= data_m[j];\n        end\n      end\n    end\n\n    always @(posedge clk_out) begin\n      if (sample_valid_la == 1'b1) begin\n        adc_data_mn <= data_m[ADC_PATH_DELAY-2];\n      end\n    end\n  endgenerate\n\n  assign adc_valid = sample_valid_la;\n\n  // downsampler logic analyzer\n"]], "Diff Content": {"Delete": [], "Add": [[257, "  always @(posedge clk_out) begin\n"], [257, "    trigger_m1 <= trigger_i;\n"], [257, "  end\n"]]}}