<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>C:\Users\Petr\Documents\FPGA\projectSOC\alfaCopy(2)CopyCopy\BitmapFramebuffer\impl\gwsynthesis\Bitmap Framebuffer.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>C:\Users\Petr\Documents\FPGA\projectSOC\alfaCopy(2)CopyCopy\BitmapFramebuffer\src\SoC.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.9 (64-bit)</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW2AR-LV18QN88PC8/I7</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW2AR-18</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Fri Jul 26 04:48:22 2024
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2023 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.95V 85C C8/I7</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.05V 0C C8/I7</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>901</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>609</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>2</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>clk</td>
<td>Base</td>
<td>40.000</td>
<td>25.000
<td>0.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td>clk_ibuf/I </td>
</tr>
<tr>
<td>vsync_Z</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>display_inst/vsync_s0/Q </td>
</tr>
<tr>
<td>text_to_VGA/counter[1]</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>text_to_VGA/counter_1_s0/Q </td>
</tr>
<tr>
<td>dvi_rPLL/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>4.000</td>
<td>250.000
<td>0.000</td>
<td>2.000</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>dvi_rPLL/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>dvi_rPLL/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>4.000</td>
<td>250.000
<td>0.000</td>
<td>2.000</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>dvi_rPLL/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>dvi_rPLL/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>8.000</td>
<td>125.000
<td>0.000</td>
<td>4.000</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>dvi_rPLL/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>dvi_rPLL/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>12.000</td>
<td>83.333
<td>0.000</td>
<td>6.000</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>dvi_rPLL/rpll_inst/CLKOUTD3 </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>25.000(MHz)</td>
<td>120.338(MHz)</td>
<td>11</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>vsync_Z</td>
<td>100.000(MHz)</td>
<td>1028.380(MHz)</td>
<td>2</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>text_to_VGA/counter[1]</td>
<td>100.000(MHz)</td>
<td>233.531(MHz)</td>
<td>5</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of dvi_rPLL/rpll_inst/CLKOUT.default_gen_clk!</h4>
<h4>No timing paths to get frequency of dvi_rPLL/rpll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of dvi_rPLL/rpll_inst/CLKOUTD.default_gen_clk!</h4>
<h4>No timing paths to get frequency of dvi_rPLL/rpll_inst/CLKOUTD3.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>vsync_Z</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>vsync_Z</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>text_to_VGA/counter[1]</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>text_to_VGA/counter[1]</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>dvi_rPLL/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>dvi_rPLL/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>dvi_rPLL/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>dvi_rPLL/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>dvi_rPLL/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>dvi_rPLL/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>dvi_rPLL/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>dvi_rPLL/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>4.152</td>
<td>DVI_out/rgb2dvi_inst/TMDS8b10b_inst_b/c1_d_s0/D</td>
<td>DVI_out/rgb2dvi_inst/TMDS8b10b_inst_b/c1_d_s0/D</td>
<td>vsync_Z:[F]</td>
<td>clk:[R]</td>
<td>5.000</td>
<td>-0.926</td>
<td>1.704</td>
</tr>
<tr>
<td>2</td>
<td>5.323</td>
<td>text_to_VGA/n41_s3/I1</td>
<td>text_to_VGA/counter_1_s0/D</td>
<td>text_to_VGA/counter[1]:[F]</td>
<td>vsync_Z:[R]</td>
<td>5.000</td>
<td>-0.969</td>
<td>0.577</td>
</tr>
<tr>
<td>3</td>
<td>5.718</td>
<td>text_to_VGA/init_idx_4_s0/Q</td>
<td>text_to_VGA/lin_1_s1/CE</td>
<td>text_to_VGA/counter[1]:[R]</td>
<td>text_to_VGA/counter[1]:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>4.247</td>
</tr>
<tr>
<td>4</td>
<td>5.718</td>
<td>text_to_VGA/init_idx_4_s0/Q</td>
<td>text_to_VGA/lin_3_s1/CE</td>
<td>text_to_VGA/counter[1]:[R]</td>
<td>text_to_VGA/counter[1]:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>4.247</td>
</tr>
<tr>
<td>5</td>
<td>5.896</td>
<td>text_to_VGA/init_idx_4_s0/Q</td>
<td>text_to_VGA/lin_0_s1/CE</td>
<td>text_to_VGA/counter[1]:[R]</td>
<td>text_to_VGA/counter[1]:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>4.069</td>
</tr>
<tr>
<td>6</td>
<td>5.896</td>
<td>text_to_VGA/init_idx_4_s0/Q</td>
<td>text_to_VGA/lin_2_s1/CE</td>
<td>text_to_VGA/counter[1]:[R]</td>
<td>text_to_VGA/counter[1]:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>4.069</td>
</tr>
<tr>
<td>7</td>
<td>5.896</td>
<td>text_to_VGA/init_idx_4_s0/Q</td>
<td>text_to_VGA/lin_4_s1/CE</td>
<td>text_to_VGA/counter[1]:[R]</td>
<td>text_to_VGA/counter[1]:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>4.069</td>
</tr>
<tr>
<td>8</td>
<td>5.979</td>
<td>text_to_VGA/init_idx_4_s0/Q</td>
<td>text_to_VGA/col_1_s1/D</td>
<td>text_to_VGA/counter[1]:[R]</td>
<td>text_to_VGA/counter[1]:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>3.986</td>
</tr>
<tr>
<td>9</td>
<td>6.000</td>
<td>text_to_VGA/init_idx_4_s0/Q</td>
<td>text_to_VGA/col_3_s1/D</td>
<td>text_to_VGA/counter[1]:[R]</td>
<td>text_to_VGA/counter[1]:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>3.965</td>
</tr>
<tr>
<td>10</td>
<td>6.231</td>
<td>text_to_VGA/init_idx_4_s0/Q</td>
<td>text_to_VGA/col_2_s1/D</td>
<td>text_to_VGA/counter[1]:[R]</td>
<td>text_to_VGA/counter[1]:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>3.734</td>
</tr>
<tr>
<td>11</td>
<td>6.231</td>
<td>text_to_VGA/init_idx_4_s0/Q</td>
<td>text_to_VGA/col_4_s1/D</td>
<td>text_to_VGA/counter[1]:[R]</td>
<td>text_to_VGA/counter[1]:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>3.734</td>
</tr>
<tr>
<td>12</td>
<td>6.427</td>
<td>text_to_VGA/init_idx_4_s0/Q</td>
<td>text_to_VGA/col_5_s1/D</td>
<td>text_to_VGA/counter[1]:[R]</td>
<td>text_to_VGA/counter[1]:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>3.538</td>
</tr>
<tr>
<td>13</td>
<td>6.480</td>
<td>text_to_VGA/init_idx_4_s0/Q</td>
<td>text_to_VGA/state_0_s3/D</td>
<td>text_to_VGA/counter[1]:[R]</td>
<td>text_to_VGA/counter[1]:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>3.485</td>
</tr>
<tr>
<td>14</td>
<td>6.934</td>
<td>text_to_VGA/init_idx_4_s0/Q</td>
<td>text_to_VGA/init_idx_0_s1/RESET</td>
<td>text_to_VGA/counter[1]:[R]</td>
<td>text_to_VGA/counter[1]:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>3.031</td>
</tr>
<tr>
<td>15</td>
<td>6.973</td>
<td>text_to_VGA/init_idx_4_s0/Q</td>
<td>text_to_VGA/o_data_1_s1/D</td>
<td>text_to_VGA/counter[1]:[R]</td>
<td>text_to_VGA/counter[1]:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>2.992</td>
</tr>
<tr>
<td>16</td>
<td>6.977</td>
<td>text_to_VGA/init_idx_4_s0/Q</td>
<td>text_to_VGA/col_0_s3/D</td>
<td>text_to_VGA/counter[1]:[R]</td>
<td>text_to_VGA/counter[1]:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>2.988</td>
</tr>
<tr>
<td>17</td>
<td>6.991</td>
<td>text_to_VGA/init_idx_4_s0/Q</td>
<td>text_to_VGA/o_data_6_s3/D</td>
<td>text_to_VGA/counter[1]:[R]</td>
<td>text_to_VGA/counter[1]:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>2.974</td>
</tr>
<tr>
<td>18</td>
<td>7.067</td>
<td>text_to_VGA/init_idx_4_s0/Q</td>
<td>text_to_VGA/col_6_s1/D</td>
<td>text_to_VGA/counter[1]:[R]</td>
<td>text_to_VGA/counter[1]:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>2.898</td>
</tr>
<tr>
<td>19</td>
<td>7.147</td>
<td>text_to_VGA/init_idx_4_s0/Q</td>
<td>text_to_VGA/init_idx_1_s0/RESET</td>
<td>text_to_VGA/counter[1]:[R]</td>
<td>text_to_VGA/counter[1]:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>2.818</td>
</tr>
<tr>
<td>20</td>
<td>7.147</td>
<td>text_to_VGA/init_idx_4_s0/Q</td>
<td>text_to_VGA/init_idx_2_s0/RESET</td>
<td>text_to_VGA/counter[1]:[R]</td>
<td>text_to_VGA/counter[1]:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>2.818</td>
</tr>
<tr>
<td>21</td>
<td>7.147</td>
<td>text_to_VGA/init_idx_4_s0/Q</td>
<td>text_to_VGA/init_idx_3_s0/RESET</td>
<td>text_to_VGA/counter[1]:[R]</td>
<td>text_to_VGA/counter[1]:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>2.818</td>
</tr>
<tr>
<td>22</td>
<td>7.147</td>
<td>text_to_VGA/init_idx_4_s0/Q</td>
<td>text_to_VGA/init_idx_4_s0/RESET</td>
<td>text_to_VGA/counter[1]:[R]</td>
<td>text_to_VGA/counter[1]:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>2.818</td>
</tr>
<tr>
<td>23</td>
<td>7.147</td>
<td>text_to_VGA/init_idx_4_s0/Q</td>
<td>text_to_VGA/init_idx_5_s0/RESET</td>
<td>text_to_VGA/counter[1]:[R]</td>
<td>text_to_VGA/counter[1]:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>2.818</td>
</tr>
<tr>
<td>24</td>
<td>7.147</td>
<td>text_to_VGA/init_idx_4_s0/Q</td>
<td>text_to_VGA/init_idx_6_s0/RESET</td>
<td>text_to_VGA/counter[1]:[R]</td>
<td>text_to_VGA/counter[1]:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>2.818</td>
</tr>
<tr>
<td>25</td>
<td>7.572</td>
<td>text_to_VGA/lin_2_s1/Q</td>
<td>text_to_VGA/lin_1_s1/D</td>
<td>text_to_VGA/counter[1]:[R]</td>
<td>text_to_VGA/counter[1]:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>2.393</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-0.383</td>
<td>text_to_VGA/n41_s3/I1</td>
<td>text_to_VGA/counter_1_s0/D</td>
<td>text_to_VGA/counter[1]:[R]</td>
<td>vsync_Z:[R]</td>
<td>0.000</td>
<td>-0.703</td>
<td>0.366</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-0.103</td>
<td>text_to_VGA/o_data_5_s1/Q</td>
<td>charbuf/dpb_inst_1/DIA[1]</td>
<td>text_to_VGA/counter[1]:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-0.144</td>
<td>0.325</td>
</tr>
<tr>
<td>3</td>
<td>0.019</td>
<td>text_to_VGA/o_data_0_s1/Q</td>
<td>charbuf/dpb_inst_0/DIA[0]</td>
<td>text_to_VGA/counter[1]:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-0.144</td>
<td>0.447</td>
</tr>
<tr>
<td>4</td>
<td>0.023</td>
<td>text_to_VGA/o_data_4_s1/Q</td>
<td>charbuf/dpb_inst_1/DIA[0]</td>
<td>text_to_VGA/counter[1]:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-0.144</td>
<td>0.451</td>
</tr>
<tr>
<td>5</td>
<td>0.025</td>
<td>text_to_VGA/o_data_6_s3/Q</td>
<td>charbuf/dpb_inst_1/DIA[2]</td>
<td>text_to_VGA/counter[1]:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-0.144</td>
<td>0.452</td>
</tr>
<tr>
<td>6</td>
<td>0.030</td>
<td>text_to_VGA/o_address_11_s0/Q</td>
<td>charbuf/dpb_inst_1/ADA[13]</td>
<td>text_to_VGA/counter[1]:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-0.144</td>
<td>0.326</td>
</tr>
<tr>
<td>7</td>
<td>0.145</td>
<td>text_to_VGA/o_data_2_s1/Q</td>
<td>charbuf/dpb_inst_0/DIA[2]</td>
<td>text_to_VGA/counter[1]:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-0.144</td>
<td>0.573</td>
</tr>
<tr>
<td>8</td>
<td>0.152</td>
<td>text_to_VGA/o_address_6_s0/Q</td>
<td>charbuf/dpb_inst_1/ADA[8]</td>
<td>text_to_VGA/counter[1]:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-0.144</td>
<td>0.448</td>
</tr>
<tr>
<td>9</td>
<td>0.156</td>
<td>text_to_VGA/o_data_3_s1/Q</td>
<td>charbuf/dpb_inst_0/DIA[3]</td>
<td>text_to_VGA/counter[1]:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-0.144</td>
<td>0.584</td>
</tr>
<tr>
<td>10</td>
<td>0.156</td>
<td>text_to_VGA/o_data_1_s1/Q</td>
<td>charbuf/dpb_inst_0/DIA[1]</td>
<td>text_to_VGA/counter[1]:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-0.144</td>
<td>0.584</td>
</tr>
<tr>
<td>11</td>
<td>0.167</td>
<td>text_to_VGA/o_address_8_s0/Q</td>
<td>charbuf/dpb_inst_1/ADA[10]</td>
<td>text_to_VGA/counter[1]:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-0.144</td>
<td>0.464</td>
</tr>
<tr>
<td>12</td>
<td>0.170</td>
<td>DVI_out/rgb2dvi_inst/TMDS8b10b_inst_b/c1_d_s0/D</td>
<td>DVI_out/rgb2dvi_inst/TMDS8b10b_inst_b/c1_d_s0/D</td>
<td>vsync_Z:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-0.860</td>
<td>1.076</td>
</tr>
<tr>
<td>13</td>
<td>0.179</td>
<td>text_to_VGA/o_address_2_s0/Q</td>
<td>charbuf/dpb_inst_0/ADA[4]</td>
<td>text_to_VGA/counter[1]:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-0.144</td>
<td>0.476</td>
</tr>
<tr>
<td>14</td>
<td>0.179</td>
<td>text_to_VGA/o_address_1_s0/Q</td>
<td>charbuf/dpb_inst_0/ADA[3]</td>
<td>text_to_VGA/counter[1]:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-0.144</td>
<td>0.476</td>
</tr>
<tr>
<td>15</td>
<td>0.179</td>
<td>text_to_VGA/o_address_0_s0/Q</td>
<td>charbuf/dpb_inst_0/ADA[2]</td>
<td>text_to_VGA/counter[1]:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-0.144</td>
<td>0.476</td>
</tr>
<tr>
<td>16</td>
<td>0.208</td>
<td>display_inst/sx_9_s0/Q</td>
<td>charbuf/dpb_inst_1/ADB[8]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.326</td>
</tr>
<tr>
<td>17</td>
<td>0.211</td>
<td>display_inst/sx_4_s0/Q</td>
<td>charbuf/dpb_inst_0/ADB[3]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.329</td>
</tr>
<tr>
<td>18</td>
<td>0.278</td>
<td>text_to_VGA/o_address_5_s0/Q</td>
<td>charbuf/dpb_inst_1/ADA[7]</td>
<td>text_to_VGA/counter[1]:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-0.144</td>
<td>0.574</td>
</tr>
<tr>
<td>19</td>
<td>0.278</td>
<td>text_to_VGA/o_address_1_s0/Q</td>
<td>charbuf/dpb_inst_1/ADA[3]</td>
<td>text_to_VGA/counter[1]:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-0.144</td>
<td>0.574</td>
</tr>
<tr>
<td>20</td>
<td>0.289</td>
<td>text_to_VGA/o_address_9_s0/Q</td>
<td>charbuf/dpb_inst_1/ADA[11]</td>
<td>text_to_VGA/counter[1]:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-0.144</td>
<td>0.586</td>
</tr>
<tr>
<td>21</td>
<td>0.289</td>
<td>text_to_VGA/o_address_7_s0/Q</td>
<td>charbuf/dpb_inst_1/ADA[9]</td>
<td>text_to_VGA/counter[1]:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-0.144</td>
<td>0.586</td>
</tr>
<tr>
<td>22</td>
<td>0.289</td>
<td>text_to_VGA/o_address_4_s0/Q</td>
<td>charbuf/dpb_inst_1/ADA[6]</td>
<td>text_to_VGA/counter[1]:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-0.144</td>
<td>0.586</td>
</tr>
<tr>
<td>23</td>
<td>0.289</td>
<td>text_to_VGA/o_address_11_s0/Q</td>
<td>charbuf/dpb_inst_0/ADA[13]</td>
<td>text_to_VGA/counter[1]:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-0.144</td>
<td>0.586</td>
</tr>
<tr>
<td>24</td>
<td>0.292</td>
<td>text_to_VGA/o_address_2_s0/Q</td>
<td>charbuf/dpb_inst_1/ADA[4]</td>
<td>text_to_VGA/counter[1]:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-0.144</td>
<td>0.589</td>
</tr>
<tr>
<td>25</td>
<td>0.292</td>
<td>text_to_VGA/o_address_0_s0/Q</td>
<td>charbuf/dpb_inst_1/ADA[2]</td>
<td>text_to_VGA/counter[1]:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-0.144</td>
<td>0.589</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>3.530</td>
<td>4.530</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>text_to_VGA/counter[1]</td>
<td>text_to_VGA/init_idx_6_s0</td>
</tr>
<tr>
<td>2</td>
<td>3.530</td>
<td>4.530</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>text_to_VGA/counter[1]</td>
<td>text_to_VGA/o_address_3_s0</td>
</tr>
<tr>
<td>3</td>
<td>3.530</td>
<td>4.530</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>text_to_VGA/counter[1]</td>
<td>text_to_VGA/o_address_2_s0</td>
</tr>
<tr>
<td>4</td>
<td>3.530</td>
<td>4.530</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>text_to_VGA/counter[1]</td>
<td>text_to_VGA/lin_4_s1</td>
</tr>
<tr>
<td>5</td>
<td>3.530</td>
<td>4.530</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>text_to_VGA/counter[1]</td>
<td>text_to_VGA/o_we_s4</td>
</tr>
<tr>
<td>6</td>
<td>3.530</td>
<td>4.530</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>text_to_VGA/counter[1]</td>
<td>text_to_VGA/state_1_s5</td>
</tr>
<tr>
<td>7</td>
<td>3.530</td>
<td>4.530</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>text_to_VGA/counter[1]</td>
<td>text_to_VGA/state_0_s3</td>
</tr>
<tr>
<td>8</td>
<td>3.530</td>
<td>4.530</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>text_to_VGA/counter[1]</td>
<td>text_to_VGA/lin_3_s1</td>
</tr>
<tr>
<td>9</td>
<td>3.530</td>
<td>4.530</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>text_to_VGA/counter[1]</td>
<td>text_to_VGA/lin_0_s1</td>
</tr>
<tr>
<td>10</td>
<td>3.530</td>
<td>4.530</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>text_to_VGA/counter[1]</td>
<td>text_to_VGA/col_0_s3</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.152</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>36.704</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.856</td>
</tr>
<tr>
<td class="label">From</td>
<td>DVI_out/rgb2dvi_inst/TMDS8b10b_inst_b/c1_d_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_out/rgb2dvi_inst/TMDS8b10b_inst_b/c1_d_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>vsync_Z:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>35.000</td>
<td>35.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>35.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vsync_Z</td>
</tr>
<tr>
<td>35.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>3</td>
<td>R24C24[0][A]</td>
<td>display_inst/vsync_s0/Q</td>
</tr>
<tr>
<td>36.704</td>
<td>1.704</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C29[0][B]</td>
<td style=" font-weight:bold;">DVI_out/rgb2dvi_inst/TMDS8b10b_inst_b/c1_d_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>40.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>180</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>40.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C29[0][B]</td>
<td>DVI_out/rgb2dvi_inst/TMDS8b10b_inst_b/c1_d_s0/CLK</td>
</tr>
<tr>
<td>40.891</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DVI_out/rgb2dvi_inst/TMDS8b10b_inst_b/c1_d_s0</td>
</tr>
<tr>
<td>40.856</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R33C29[0][B]</td>
<td>DVI_out/rgb2dvi_inst/TMDS8b10b_inst_b/c1_d_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 1.704, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.323</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.577</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.899</td>
</tr>
<tr>
<td class="label">From</td>
<td>text_to_VGA/n41_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>text_to_VGA/counter_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>text_to_VGA/counter[1]:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>vsync_Z:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>text_to_VGA/counter[1]</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>42</td>
<td>R33C23[0][B]</td>
<td>text_to_VGA/counter_1_s0/Q</td>
</tr>
<tr>
<td>5.007</td>
<td>0.007</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C23[0][B]</td>
<td style=" font-weight:bold;">text_to_VGA/n41_s3/I1</td>
</tr>
<tr>
<td>5.577</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R33C23[0][B]</td>
<td style=" background: #97FFFF;">text_to_VGA/n41_s3/F</td>
</tr>
<tr>
<td>5.577</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C23[0][B]</td>
<td style=" font-weight:bold;">text_to_VGA/counter_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vsync_Z</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3</td>
<td>R24C24[0][A]</td>
<td>display_inst/vsync_s0/Q</td>
</tr>
<tr>
<td>10.969</td>
<td>0.969</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C23[0][B]</td>
<td>text_to_VGA/counter_1_s0/CLK</td>
</tr>
<tr>
<td>10.934</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>text_to_VGA/counter_1_s0</td>
</tr>
<tr>
<td>10.899</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R33C23[0][B]</td>
<td>text_to_VGA/counter_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.969</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.570, 98.863%; route: 0.000, 0.000%; tC2Q: 0.007, 1.137%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.969, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.718</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.246</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.964</td>
</tr>
<tr>
<td class="label">From</td>
<td>text_to_VGA/init_idx_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>text_to_VGA/lin_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>text_to_VGA/counter[1]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>text_to_VGA/counter[1]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>text_to_VGA/counter[1]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>42</td>
<td>R33C23[0][B]</td>
<td>text_to_VGA/counter_1_s0/Q</td>
</tr>
<tr>
<td>0.999</td>
<td>0.999</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C23[1][B]</td>
<td>text_to_VGA/init_idx_4_s0/CLK</td>
</tr>
<tr>
<td>1.231</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>14</td>
<td>R31C23[1][B]</td>
<td style=" font-weight:bold;">text_to_VGA/init_idx_4_s0/Q</td>
</tr>
<tr>
<td>1.901</td>
<td>0.670</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C22[0][B]</td>
<td>text_to_VGA/n439_s8/I2</td>
</tr>
<tr>
<td>2.450</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R31C22[0][B]</td>
<td style=" background: #97FFFF;">text_to_VGA/n439_s8/F</td>
</tr>
<tr>
<td>2.624</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C23[3][A]</td>
<td>text_to_VGA/n399_s10/I3</td>
</tr>
<tr>
<td>3.179</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R31C23[3][A]</td>
<td style=" background: #97FFFF;">text_to_VGA/n399_s10/F</td>
</tr>
<tr>
<td>3.616</td>
<td>0.437</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C26[1][A]</td>
<td>text_to_VGA/n399_s9/I0</td>
</tr>
<tr>
<td>3.987</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R31C26[1][A]</td>
<td style=" background: #97FFFF;">text_to_VGA/n399_s9/F</td>
</tr>
<tr>
<td>4.184</td>
<td>0.197</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C25[3][A]</td>
<td>text_to_VGA/lin_4_s4/I1</td>
</tr>
<tr>
<td>4.733</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R31C25[3][A]</td>
<td style=" background: #97FFFF;">text_to_VGA/lin_4_s4/F</td>
</tr>
<tr>
<td>5.246</td>
<td>0.513</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C24[2][A]</td>
<td style=" font-weight:bold;">text_to_VGA/lin_1_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>text_to_VGA/counter[1]</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>42</td>
<td>R33C23[0][B]</td>
<td>text_to_VGA/counter_1_s0/Q</td>
</tr>
<tr>
<td>10.999</td>
<td>0.999</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C24[2][A]</td>
<td>text_to_VGA/lin_1_s1/CLK</td>
</tr>
<tr>
<td>10.964</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R32C24[2][A]</td>
<td>text_to_VGA/lin_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.999, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.024, 47.656%; route: 1.991, 46.881%; tC2Q: 0.232, 5.463%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.999, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.718</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.246</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.964</td>
</tr>
<tr>
<td class="label">From</td>
<td>text_to_VGA/init_idx_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>text_to_VGA/lin_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>text_to_VGA/counter[1]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>text_to_VGA/counter[1]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>text_to_VGA/counter[1]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>42</td>
<td>R33C23[0][B]</td>
<td>text_to_VGA/counter_1_s0/Q</td>
</tr>
<tr>
<td>0.999</td>
<td>0.999</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C23[1][B]</td>
<td>text_to_VGA/init_idx_4_s0/CLK</td>
</tr>
<tr>
<td>1.231</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>14</td>
<td>R31C23[1][B]</td>
<td style=" font-weight:bold;">text_to_VGA/init_idx_4_s0/Q</td>
</tr>
<tr>
<td>1.901</td>
<td>0.670</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C22[0][B]</td>
<td>text_to_VGA/n439_s8/I2</td>
</tr>
<tr>
<td>2.450</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R31C22[0][B]</td>
<td style=" background: #97FFFF;">text_to_VGA/n439_s8/F</td>
</tr>
<tr>
<td>2.624</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C23[3][A]</td>
<td>text_to_VGA/n399_s10/I3</td>
</tr>
<tr>
<td>3.179</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R31C23[3][A]</td>
<td style=" background: #97FFFF;">text_to_VGA/n399_s10/F</td>
</tr>
<tr>
<td>3.616</td>
<td>0.437</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C26[1][A]</td>
<td>text_to_VGA/n399_s9/I0</td>
</tr>
<tr>
<td>3.987</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R31C26[1][A]</td>
<td style=" background: #97FFFF;">text_to_VGA/n399_s9/F</td>
</tr>
<tr>
<td>4.184</td>
<td>0.197</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C25[3][A]</td>
<td>text_to_VGA/lin_4_s4/I1</td>
</tr>
<tr>
<td>4.733</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R31C25[3][A]</td>
<td style=" background: #97FFFF;">text_to_VGA/lin_4_s4/F</td>
</tr>
<tr>
<td>5.246</td>
<td>0.513</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C24[2][B]</td>
<td style=" font-weight:bold;">text_to_VGA/lin_3_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>text_to_VGA/counter[1]</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>42</td>
<td>R33C23[0][B]</td>
<td>text_to_VGA/counter_1_s0/Q</td>
</tr>
<tr>
<td>10.999</td>
<td>0.999</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C24[2][B]</td>
<td>text_to_VGA/lin_3_s1/CLK</td>
</tr>
<tr>
<td>10.964</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R32C24[2][B]</td>
<td>text_to_VGA/lin_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.999, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.024, 47.656%; route: 1.991, 46.881%; tC2Q: 0.232, 5.463%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.999, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.896</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.068</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.964</td>
</tr>
<tr>
<td class="label">From</td>
<td>text_to_VGA/init_idx_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>text_to_VGA/lin_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>text_to_VGA/counter[1]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>text_to_VGA/counter[1]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>text_to_VGA/counter[1]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>42</td>
<td>R33C23[0][B]</td>
<td>text_to_VGA/counter_1_s0/Q</td>
</tr>
<tr>
<td>0.999</td>
<td>0.999</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C23[1][B]</td>
<td>text_to_VGA/init_idx_4_s0/CLK</td>
</tr>
<tr>
<td>1.231</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>14</td>
<td>R31C23[1][B]</td>
<td style=" font-weight:bold;">text_to_VGA/init_idx_4_s0/Q</td>
</tr>
<tr>
<td>1.901</td>
<td>0.670</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C22[0][B]</td>
<td>text_to_VGA/n439_s8/I2</td>
</tr>
<tr>
<td>2.450</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R31C22[0][B]</td>
<td style=" background: #97FFFF;">text_to_VGA/n439_s8/F</td>
</tr>
<tr>
<td>2.624</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C23[3][A]</td>
<td>text_to_VGA/n399_s10/I3</td>
</tr>
<tr>
<td>3.179</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R31C23[3][A]</td>
<td style=" background: #97FFFF;">text_to_VGA/n399_s10/F</td>
</tr>
<tr>
<td>3.616</td>
<td>0.437</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C26[1][A]</td>
<td>text_to_VGA/n399_s9/I0</td>
</tr>
<tr>
<td>3.987</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R31C26[1][A]</td>
<td style=" background: #97FFFF;">text_to_VGA/n399_s9/F</td>
</tr>
<tr>
<td>4.184</td>
<td>0.197</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C25[3][A]</td>
<td>text_to_VGA/lin_4_s4/I1</td>
</tr>
<tr>
<td>4.733</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R31C25[3][A]</td>
<td style=" background: #97FFFF;">text_to_VGA/lin_4_s4/F</td>
</tr>
<tr>
<td>5.068</td>
<td>0.335</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C24[0][B]</td>
<td style=" font-weight:bold;">text_to_VGA/lin_0_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>text_to_VGA/counter[1]</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>42</td>
<td>R33C23[0][B]</td>
<td>text_to_VGA/counter_1_s0/Q</td>
</tr>
<tr>
<td>10.999</td>
<td>0.999</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C24[0][B]</td>
<td>text_to_VGA/lin_0_s1/CLK</td>
</tr>
<tr>
<td>10.964</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R31C24[0][B]</td>
<td>text_to_VGA/lin_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.999, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.024, 49.738%; route: 1.813, 44.560%; tC2Q: 0.232, 5.701%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.999, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.896</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.068</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.964</td>
</tr>
<tr>
<td class="label">From</td>
<td>text_to_VGA/init_idx_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>text_to_VGA/lin_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>text_to_VGA/counter[1]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>text_to_VGA/counter[1]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>text_to_VGA/counter[1]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>42</td>
<td>R33C23[0][B]</td>
<td>text_to_VGA/counter_1_s0/Q</td>
</tr>
<tr>
<td>0.999</td>
<td>0.999</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C23[1][B]</td>
<td>text_to_VGA/init_idx_4_s0/CLK</td>
</tr>
<tr>
<td>1.231</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>14</td>
<td>R31C23[1][B]</td>
<td style=" font-weight:bold;">text_to_VGA/init_idx_4_s0/Q</td>
</tr>
<tr>
<td>1.901</td>
<td>0.670</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C22[0][B]</td>
<td>text_to_VGA/n439_s8/I2</td>
</tr>
<tr>
<td>2.450</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R31C22[0][B]</td>
<td style=" background: #97FFFF;">text_to_VGA/n439_s8/F</td>
</tr>
<tr>
<td>2.624</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C23[3][A]</td>
<td>text_to_VGA/n399_s10/I3</td>
</tr>
<tr>
<td>3.179</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R31C23[3][A]</td>
<td style=" background: #97FFFF;">text_to_VGA/n399_s10/F</td>
</tr>
<tr>
<td>3.616</td>
<td>0.437</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C26[1][A]</td>
<td>text_to_VGA/n399_s9/I0</td>
</tr>
<tr>
<td>3.987</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R31C26[1][A]</td>
<td style=" background: #97FFFF;">text_to_VGA/n399_s9/F</td>
</tr>
<tr>
<td>4.184</td>
<td>0.197</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C25[3][A]</td>
<td>text_to_VGA/lin_4_s4/I1</td>
</tr>
<tr>
<td>4.733</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R31C25[3][A]</td>
<td style=" background: #97FFFF;">text_to_VGA/lin_4_s4/F</td>
</tr>
<tr>
<td>5.068</td>
<td>0.335</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C24[0][A]</td>
<td style=" font-weight:bold;">text_to_VGA/lin_2_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>text_to_VGA/counter[1]</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>42</td>
<td>R33C23[0][B]</td>
<td>text_to_VGA/counter_1_s0/Q</td>
</tr>
<tr>
<td>10.999</td>
<td>0.999</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C24[0][A]</td>
<td>text_to_VGA/lin_2_s1/CLK</td>
</tr>
<tr>
<td>10.964</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R31C24[0][A]</td>
<td>text_to_VGA/lin_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.999, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.024, 49.738%; route: 1.813, 44.560%; tC2Q: 0.232, 5.701%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.999, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.896</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.068</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.964</td>
</tr>
<tr>
<td class="label">From</td>
<td>text_to_VGA/init_idx_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>text_to_VGA/lin_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>text_to_VGA/counter[1]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>text_to_VGA/counter[1]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>text_to_VGA/counter[1]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>42</td>
<td>R33C23[0][B]</td>
<td>text_to_VGA/counter_1_s0/Q</td>
</tr>
<tr>
<td>0.999</td>
<td>0.999</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C23[1][B]</td>
<td>text_to_VGA/init_idx_4_s0/CLK</td>
</tr>
<tr>
<td>1.231</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>14</td>
<td>R31C23[1][B]</td>
<td style=" font-weight:bold;">text_to_VGA/init_idx_4_s0/Q</td>
</tr>
<tr>
<td>1.901</td>
<td>0.670</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C22[0][B]</td>
<td>text_to_VGA/n439_s8/I2</td>
</tr>
<tr>
<td>2.450</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R31C22[0][B]</td>
<td style=" background: #97FFFF;">text_to_VGA/n439_s8/F</td>
</tr>
<tr>
<td>2.624</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C23[3][A]</td>
<td>text_to_VGA/n399_s10/I3</td>
</tr>
<tr>
<td>3.179</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R31C23[3][A]</td>
<td style=" background: #97FFFF;">text_to_VGA/n399_s10/F</td>
</tr>
<tr>
<td>3.616</td>
<td>0.437</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C26[1][A]</td>
<td>text_to_VGA/n399_s9/I0</td>
</tr>
<tr>
<td>3.987</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R31C26[1][A]</td>
<td style=" background: #97FFFF;">text_to_VGA/n399_s9/F</td>
</tr>
<tr>
<td>4.184</td>
<td>0.197</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C25[3][A]</td>
<td>text_to_VGA/lin_4_s4/I1</td>
</tr>
<tr>
<td>4.733</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R31C25[3][A]</td>
<td style=" background: #97FFFF;">text_to_VGA/lin_4_s4/F</td>
</tr>
<tr>
<td>5.068</td>
<td>0.335</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C24[1][A]</td>
<td style=" font-weight:bold;">text_to_VGA/lin_4_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>text_to_VGA/counter[1]</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>42</td>
<td>R33C23[0][B]</td>
<td>text_to_VGA/counter_1_s0/Q</td>
</tr>
<tr>
<td>10.999</td>
<td>0.999</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C24[1][A]</td>
<td>text_to_VGA/lin_4_s1/CLK</td>
</tr>
<tr>
<td>10.964</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R31C24[1][A]</td>
<td>text_to_VGA/lin_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.999, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.024, 49.738%; route: 1.813, 44.560%; tC2Q: 0.232, 5.701%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.999, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.979</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.984</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.964</td>
</tr>
<tr>
<td class="label">From</td>
<td>text_to_VGA/init_idx_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>text_to_VGA/col_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>text_to_VGA/counter[1]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>text_to_VGA/counter[1]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>text_to_VGA/counter[1]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>42</td>
<td>R33C23[0][B]</td>
<td>text_to_VGA/counter_1_s0/Q</td>
</tr>
<tr>
<td>0.999</td>
<td>0.999</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C23[1][B]</td>
<td>text_to_VGA/init_idx_4_s0/CLK</td>
</tr>
<tr>
<td>1.231</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>14</td>
<td>R31C23[1][B]</td>
<td style=" font-weight:bold;">text_to_VGA/init_idx_4_s0/Q</td>
</tr>
<tr>
<td>1.901</td>
<td>0.670</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C22[0][B]</td>
<td>text_to_VGA/n439_s8/I2</td>
</tr>
<tr>
<td>2.450</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R31C22[0][B]</td>
<td style=" background: #97FFFF;">text_to_VGA/n439_s8/F</td>
</tr>
<tr>
<td>2.624</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C23[3][A]</td>
<td>text_to_VGA/n399_s10/I3</td>
</tr>
<tr>
<td>3.179</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R31C23[3][A]</td>
<td style=" background: #97FFFF;">text_to_VGA/n399_s10/F</td>
</tr>
<tr>
<td>3.616</td>
<td>0.437</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C26[1][A]</td>
<td>text_to_VGA/n399_s9/I0</td>
</tr>
<tr>
<td>3.987</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R31C26[1][A]</td>
<td style=" background: #97FFFF;">text_to_VGA/n399_s9/F</td>
</tr>
<tr>
<td>4.414</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C25[2][A]</td>
<td>text_to_VGA/n404_s6/I0</td>
</tr>
<tr>
<td>4.984</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R32C25[2][A]</td>
<td style=" background: #97FFFF;">text_to_VGA/n404_s6/F</td>
</tr>
<tr>
<td>4.984</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C25[2][A]</td>
<td style=" font-weight:bold;">text_to_VGA/col_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>text_to_VGA/counter[1]</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>42</td>
<td>R33C23[0][B]</td>
<td>text_to_VGA/counter_1_s0/Q</td>
</tr>
<tr>
<td>10.999</td>
<td>0.999</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C25[2][A]</td>
<td>text_to_VGA/col_1_s1/CLK</td>
</tr>
<tr>
<td>10.964</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R32C25[2][A]</td>
<td>text_to_VGA/col_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.999, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.045, 51.310%; route: 1.709, 42.869%; tC2Q: 0.232, 5.821%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.999, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.000</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.963</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.964</td>
</tr>
<tr>
<td class="label">From</td>
<td>text_to_VGA/init_idx_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>text_to_VGA/col_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>text_to_VGA/counter[1]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>text_to_VGA/counter[1]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>text_to_VGA/counter[1]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>42</td>
<td>R33C23[0][B]</td>
<td>text_to_VGA/counter_1_s0/Q</td>
</tr>
<tr>
<td>0.999</td>
<td>0.999</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C23[1][B]</td>
<td>text_to_VGA/init_idx_4_s0/CLK</td>
</tr>
<tr>
<td>1.231</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>14</td>
<td>R31C23[1][B]</td>
<td style=" font-weight:bold;">text_to_VGA/init_idx_4_s0/Q</td>
</tr>
<tr>
<td>1.901</td>
<td>0.670</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C22[0][B]</td>
<td>text_to_VGA/n439_s8/I2</td>
</tr>
<tr>
<td>2.450</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R31C22[0][B]</td>
<td style=" background: #97FFFF;">text_to_VGA/n439_s8/F</td>
</tr>
<tr>
<td>2.624</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C23[3][A]</td>
<td>text_to_VGA/n399_s10/I3</td>
</tr>
<tr>
<td>3.179</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R31C23[3][A]</td>
<td style=" background: #97FFFF;">text_to_VGA/n399_s10/F</td>
</tr>
<tr>
<td>3.616</td>
<td>0.437</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C26[1][A]</td>
<td>text_to_VGA/n399_s9/I0</td>
</tr>
<tr>
<td>3.987</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R31C26[1][A]</td>
<td style=" background: #97FFFF;">text_to_VGA/n399_s9/F</td>
</tr>
<tr>
<td>4.414</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C25[0][B]</td>
<td>text_to_VGA/n402_s6/I0</td>
</tr>
<tr>
<td>4.963</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R32C25[0][B]</td>
<td style=" background: #97FFFF;">text_to_VGA/n402_s6/F</td>
</tr>
<tr>
<td>4.963</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C25[0][B]</td>
<td style=" font-weight:bold;">text_to_VGA/col_3_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>text_to_VGA/counter[1]</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>42</td>
<td>R33C23[0][B]</td>
<td>text_to_VGA/counter_1_s0/Q</td>
</tr>
<tr>
<td>10.999</td>
<td>0.999</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C25[0][B]</td>
<td>text_to_VGA/col_3_s1/CLK</td>
</tr>
<tr>
<td>10.964</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R32C25[0][B]</td>
<td>text_to_VGA/col_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.999, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.024, 51.052%; route: 1.709, 43.096%; tC2Q: 0.232, 5.852%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.999, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.231</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.733</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.964</td>
</tr>
<tr>
<td class="label">From</td>
<td>text_to_VGA/init_idx_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>text_to_VGA/col_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>text_to_VGA/counter[1]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>text_to_VGA/counter[1]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>text_to_VGA/counter[1]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>42</td>
<td>R33C23[0][B]</td>
<td>text_to_VGA/counter_1_s0/Q</td>
</tr>
<tr>
<td>0.999</td>
<td>0.999</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C23[1][B]</td>
<td>text_to_VGA/init_idx_4_s0/CLK</td>
</tr>
<tr>
<td>1.231</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>14</td>
<td>R31C23[1][B]</td>
<td style=" font-weight:bold;">text_to_VGA/init_idx_4_s0/Q</td>
</tr>
<tr>
<td>1.901</td>
<td>0.670</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C22[0][B]</td>
<td>text_to_VGA/n439_s8/I2</td>
</tr>
<tr>
<td>2.450</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R31C22[0][B]</td>
<td style=" background: #97FFFF;">text_to_VGA/n439_s8/F</td>
</tr>
<tr>
<td>2.624</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C23[3][A]</td>
<td>text_to_VGA/n399_s10/I3</td>
</tr>
<tr>
<td>3.179</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R31C23[3][A]</td>
<td style=" background: #97FFFF;">text_to_VGA/n399_s10/F</td>
</tr>
<tr>
<td>3.616</td>
<td>0.437</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C26[1][A]</td>
<td>text_to_VGA/n399_s9/I0</td>
</tr>
<tr>
<td>3.987</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R31C26[1][A]</td>
<td style=" background: #97FFFF;">text_to_VGA/n399_s9/F</td>
</tr>
<tr>
<td>4.184</td>
<td>0.197</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C25[1][A]</td>
<td>text_to_VGA/n403_s6/I2</td>
</tr>
<tr>
<td>4.733</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R31C25[1][A]</td>
<td style=" background: #97FFFF;">text_to_VGA/n403_s6/F</td>
</tr>
<tr>
<td>4.733</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C25[1][A]</td>
<td style=" font-weight:bold;">text_to_VGA/col_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>text_to_VGA/counter[1]</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>42</td>
<td>R33C23[0][B]</td>
<td>text_to_VGA/counter_1_s0/Q</td>
</tr>
<tr>
<td>10.999</td>
<td>0.999</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C25[1][A]</td>
<td>text_to_VGA/col_2_s1/CLK</td>
</tr>
<tr>
<td>10.964</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R31C25[1][A]</td>
<td>text_to_VGA/col_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.999, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.024, 54.202%; route: 1.478, 39.585%; tC2Q: 0.232, 6.213%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.999, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.231</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.733</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.964</td>
</tr>
<tr>
<td class="label">From</td>
<td>text_to_VGA/init_idx_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>text_to_VGA/col_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>text_to_VGA/counter[1]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>text_to_VGA/counter[1]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>text_to_VGA/counter[1]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>42</td>
<td>R33C23[0][B]</td>
<td>text_to_VGA/counter_1_s0/Q</td>
</tr>
<tr>
<td>0.999</td>
<td>0.999</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C23[1][B]</td>
<td>text_to_VGA/init_idx_4_s0/CLK</td>
</tr>
<tr>
<td>1.231</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>14</td>
<td>R31C23[1][B]</td>
<td style=" font-weight:bold;">text_to_VGA/init_idx_4_s0/Q</td>
</tr>
<tr>
<td>1.901</td>
<td>0.670</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C22[0][B]</td>
<td>text_to_VGA/n439_s8/I2</td>
</tr>
<tr>
<td>2.450</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R31C22[0][B]</td>
<td style=" background: #97FFFF;">text_to_VGA/n439_s8/F</td>
</tr>
<tr>
<td>2.624</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C23[3][A]</td>
<td>text_to_VGA/n399_s10/I3</td>
</tr>
<tr>
<td>3.179</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R31C23[3][A]</td>
<td style=" background: #97FFFF;">text_to_VGA/n399_s10/F</td>
</tr>
<tr>
<td>3.616</td>
<td>0.437</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C26[1][A]</td>
<td>text_to_VGA/n399_s9/I0</td>
</tr>
<tr>
<td>3.987</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R31C26[1][A]</td>
<td style=" background: #97FFFF;">text_to_VGA/n399_s9/F</td>
</tr>
<tr>
<td>4.184</td>
<td>0.197</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C25[0][A]</td>
<td>text_to_VGA/n401_s6/I0</td>
</tr>
<tr>
<td>4.733</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R31C25[0][A]</td>
<td style=" background: #97FFFF;">text_to_VGA/n401_s6/F</td>
</tr>
<tr>
<td>4.733</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C25[0][A]</td>
<td style=" font-weight:bold;">text_to_VGA/col_4_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>text_to_VGA/counter[1]</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>42</td>
<td>R33C23[0][B]</td>
<td>text_to_VGA/counter_1_s0/Q</td>
</tr>
<tr>
<td>10.999</td>
<td>0.999</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C25[0][A]</td>
<td>text_to_VGA/col_4_s1/CLK</td>
</tr>
<tr>
<td>10.964</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R31C25[0][A]</td>
<td>text_to_VGA/col_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.999, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.024, 54.202%; route: 1.478, 39.585%; tC2Q: 0.232, 6.213%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.999, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.537</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.964</td>
</tr>
<tr>
<td class="label">From</td>
<td>text_to_VGA/init_idx_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>text_to_VGA/col_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>text_to_VGA/counter[1]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>text_to_VGA/counter[1]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>text_to_VGA/counter[1]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>42</td>
<td>R33C23[0][B]</td>
<td>text_to_VGA/counter_1_s0/Q</td>
</tr>
<tr>
<td>0.999</td>
<td>0.999</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C23[1][B]</td>
<td>text_to_VGA/init_idx_4_s0/CLK</td>
</tr>
<tr>
<td>1.231</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>14</td>
<td>R31C23[1][B]</td>
<td style=" font-weight:bold;">text_to_VGA/init_idx_4_s0/Q</td>
</tr>
<tr>
<td>1.901</td>
<td>0.670</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C22[0][B]</td>
<td>text_to_VGA/n439_s8/I2</td>
</tr>
<tr>
<td>2.450</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R31C22[0][B]</td>
<td style=" background: #97FFFF;">text_to_VGA/n439_s8/F</td>
</tr>
<tr>
<td>2.624</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C23[3][A]</td>
<td>text_to_VGA/n399_s10/I3</td>
</tr>
<tr>
<td>3.179</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R31C23[3][A]</td>
<td style=" background: #97FFFF;">text_to_VGA/n399_s10/F</td>
</tr>
<tr>
<td>3.616</td>
<td>0.437</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C26[1][A]</td>
<td>text_to_VGA/n399_s9/I0</td>
</tr>
<tr>
<td>3.987</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R31C26[1][A]</td>
<td style=" background: #97FFFF;">text_to_VGA/n399_s9/F</td>
</tr>
<tr>
<td>4.166</td>
<td>0.179</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C25[1][B]</td>
<td>text_to_VGA/n400_s6/I2</td>
</tr>
<tr>
<td>4.537</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C25[1][B]</td>
<td style=" background: #97FFFF;">text_to_VGA/n400_s6/F</td>
</tr>
<tr>
<td>4.537</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C25[1][B]</td>
<td style=" font-weight:bold;">text_to_VGA/col_5_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>text_to_VGA/counter[1]</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>42</td>
<td>R33C23[0][B]</td>
<td>text_to_VGA/counter_1_s0/Q</td>
</tr>
<tr>
<td>10.999</td>
<td>0.999</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C25[1][B]</td>
<td>text_to_VGA/col_5_s1/CLK</td>
</tr>
<tr>
<td>10.964</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R31C25[1][B]</td>
<td>text_to_VGA/col_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.999, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.846, 52.175%; route: 1.460, 41.268%; tC2Q: 0.232, 6.557%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.999, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.480</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.484</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.964</td>
</tr>
<tr>
<td class="label">From</td>
<td>text_to_VGA/init_idx_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>text_to_VGA/state_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>text_to_VGA/counter[1]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>text_to_VGA/counter[1]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>text_to_VGA/counter[1]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>42</td>
<td>R33C23[0][B]</td>
<td>text_to_VGA/counter_1_s0/Q</td>
</tr>
<tr>
<td>0.999</td>
<td>0.999</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C23[1][B]</td>
<td>text_to_VGA/init_idx_4_s0/CLK</td>
</tr>
<tr>
<td>1.231</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>14</td>
<td>R31C23[1][B]</td>
<td style=" font-weight:bold;">text_to_VGA/init_idx_4_s0/Q</td>
</tr>
<tr>
<td>1.901</td>
<td>0.670</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C22[0][B]</td>
<td>text_to_VGA/n439_s8/I2</td>
</tr>
<tr>
<td>2.450</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R31C22[0][B]</td>
<td style=" background: #97FFFF;">text_to_VGA/n439_s8/F</td>
</tr>
<tr>
<td>2.624</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C23[3][A]</td>
<td>text_to_VGA/n399_s10/I3</td>
</tr>
<tr>
<td>3.194</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R31C23[3][A]</td>
<td style=" background: #97FFFF;">text_to_VGA/n399_s10/F</td>
</tr>
<tr>
<td>3.372</td>
<td>0.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C24[1][B]</td>
<td>text_to_VGA/n346_s2/I2</td>
</tr>
<tr>
<td>3.743</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R31C24[1][B]</td>
<td style=" background: #97FFFF;">text_to_VGA/n346_s2/F</td>
</tr>
<tr>
<td>3.914</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C25[2][B]</td>
<td>text_to_VGA/n419_s13/I2</td>
</tr>
<tr>
<td>4.484</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R31C25[2][B]</td>
<td style=" background: #97FFFF;">text_to_VGA/n419_s13/F</td>
</tr>
<tr>
<td>4.484</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C25[2][B]</td>
<td style=" font-weight:bold;">text_to_VGA/state_0_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>text_to_VGA/counter[1]</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>42</td>
<td>R33C23[0][B]</td>
<td>text_to_VGA/counter_1_s0/Q</td>
</tr>
<tr>
<td>10.999</td>
<td>0.999</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C25[2][B]</td>
<td>text_to_VGA/state_0_s3/CLK</td>
</tr>
<tr>
<td>10.964</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R31C25[2][B]</td>
<td>text_to_VGA/state_0_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.999, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.060, 59.111%; route: 1.193, 34.231%; tC2Q: 0.232, 6.657%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.999, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.934</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.030</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.964</td>
</tr>
<tr>
<td class="label">From</td>
<td>text_to_VGA/init_idx_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>text_to_VGA/init_idx_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>text_to_VGA/counter[1]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>text_to_VGA/counter[1]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>text_to_VGA/counter[1]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>42</td>
<td>R33C23[0][B]</td>
<td>text_to_VGA/counter_1_s0/Q</td>
</tr>
<tr>
<td>0.999</td>
<td>0.999</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C23[1][B]</td>
<td>text_to_VGA/init_idx_4_s0/CLK</td>
</tr>
<tr>
<td>1.231</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>14</td>
<td>R31C23[1][B]</td>
<td style=" font-weight:bold;">text_to_VGA/init_idx_4_s0/Q</td>
</tr>
<tr>
<td>1.901</td>
<td>0.670</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C22[0][B]</td>
<td>text_to_VGA/n439_s8/I2</td>
</tr>
<tr>
<td>2.450</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R31C22[0][B]</td>
<td style=" background: #97FFFF;">text_to_VGA/n439_s8/F</td>
</tr>
<tr>
<td>2.624</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C23[3][A]</td>
<td>text_to_VGA/n399_s10/I3</td>
</tr>
<tr>
<td>3.194</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R31C23[3][A]</td>
<td style=" background: #97FFFF;">text_to_VGA/n399_s10/F</td>
</tr>
<tr>
<td>3.198</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C23[3][B]</td>
<td>text_to_VGA/n346_s3/I2</td>
</tr>
<tr>
<td>3.660</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R31C23[3][B]</td>
<td style=" background: #97FFFF;">text_to_VGA/n346_s3/F</td>
</tr>
<tr>
<td>4.030</td>
<td>0.370</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C24[1][A]</td>
<td style=" font-weight:bold;">text_to_VGA/init_idx_0_s1/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>text_to_VGA/counter[1]</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>42</td>
<td>R33C23[0][B]</td>
<td>text_to_VGA/counter_1_s0/Q</td>
</tr>
<tr>
<td>10.999</td>
<td>0.999</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C24[1][A]</td>
<td>text_to_VGA/init_idx_0_s1/CLK</td>
</tr>
<tr>
<td>10.964</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C24[1][A]</td>
<td>text_to_VGA/init_idx_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.999, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.581, 52.158%; route: 1.218, 40.188%; tC2Q: 0.232, 7.654%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.999, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.973</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.991</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.964</td>
</tr>
<tr>
<td class="label">From</td>
<td>text_to_VGA/init_idx_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>text_to_VGA/o_data_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>text_to_VGA/counter[1]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>text_to_VGA/counter[1]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>text_to_VGA/counter[1]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>42</td>
<td>R33C23[0][B]</td>
<td>text_to_VGA/counter_1_s0/Q</td>
</tr>
<tr>
<td>0.999</td>
<td>0.999</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C23[1][B]</td>
<td>text_to_VGA/init_idx_4_s0/CLK</td>
</tr>
<tr>
<td>1.231</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>14</td>
<td>R31C23[1][B]</td>
<td style=" font-weight:bold;">text_to_VGA/init_idx_4_s0/Q</td>
</tr>
<tr>
<td>1.901</td>
<td>0.670</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C22[0][B]</td>
<td>text_to_VGA/n439_s8/I2</td>
</tr>
<tr>
<td>2.450</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R31C22[0][B]</td>
<td style=" background: #97FFFF;">text_to_VGA/n439_s8/F</td>
</tr>
<tr>
<td>2.453</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C22[1][A]</td>
<td>text_to_VGA/n439_s7/I1</td>
</tr>
<tr>
<td>3.008</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R31C22[1][A]</td>
<td style=" background: #97FFFF;">text_to_VGA/n439_s7/F</td>
</tr>
<tr>
<td>3.421</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C22[1][B]</td>
<td>text_to_VGA/n439_s5/I2</td>
</tr>
<tr>
<td>3.991</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C22[1][B]</td>
<td style=" background: #97FFFF;">text_to_VGA/n439_s5/F</td>
</tr>
<tr>
<td>3.991</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C22[1][B]</td>
<td style=" font-weight:bold;">text_to_VGA/o_data_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>text_to_VGA/counter[1]</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>42</td>
<td>R33C23[0][B]</td>
<td>text_to_VGA/counter_1_s0/Q</td>
</tr>
<tr>
<td>10.999</td>
<td>0.999</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C22[1][B]</td>
<td>text_to_VGA/o_data_1_s1/CLK</td>
</tr>
<tr>
<td>10.964</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C22[1][B]</td>
<td>text_to_VGA/o_data_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.999, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.674, 55.946%; route: 1.086, 36.301%; tC2Q: 0.232, 7.754%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.999, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.977</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.987</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.964</td>
</tr>
<tr>
<td class="label">From</td>
<td>text_to_VGA/init_idx_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>text_to_VGA/col_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>text_to_VGA/counter[1]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>text_to_VGA/counter[1]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>text_to_VGA/counter[1]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>42</td>
<td>R33C23[0][B]</td>
<td>text_to_VGA/counter_1_s0/Q</td>
</tr>
<tr>
<td>0.999</td>
<td>0.999</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C23[1][B]</td>
<td>text_to_VGA/init_idx_4_s0/CLK</td>
</tr>
<tr>
<td>1.231</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>14</td>
<td>R31C23[1][B]</td>
<td style=" font-weight:bold;">text_to_VGA/init_idx_4_s0/Q</td>
</tr>
<tr>
<td>1.901</td>
<td>0.670</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C22[0][B]</td>
<td>text_to_VGA/n439_s8/I2</td>
</tr>
<tr>
<td>2.450</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R31C22[0][B]</td>
<td style=" background: #97FFFF;">text_to_VGA/n439_s8/F</td>
</tr>
<tr>
<td>2.624</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C23[3][A]</td>
<td>text_to_VGA/n399_s10/I3</td>
</tr>
<tr>
<td>3.179</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R31C23[3][A]</td>
<td style=" background: #97FFFF;">text_to_VGA/n399_s10/F</td>
</tr>
<tr>
<td>3.616</td>
<td>0.437</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C26[0][B]</td>
<td>text_to_VGA/n405_s9/I3</td>
</tr>
<tr>
<td>3.987</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C26[0][B]</td>
<td style=" background: #97FFFF;">text_to_VGA/n405_s9/F</td>
</tr>
<tr>
<td>3.987</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C26[0][B]</td>
<td style=" font-weight:bold;">text_to_VGA/col_0_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>text_to_VGA/counter[1]</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>42</td>
<td>R33C23[0][B]</td>
<td>text_to_VGA/counter_1_s0/Q</td>
</tr>
<tr>
<td>10.999</td>
<td>0.999</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C26[0][B]</td>
<td>text_to_VGA/col_0_s3/CLK</td>
</tr>
<tr>
<td>10.964</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R31C26[0][B]</td>
<td>text_to_VGA/col_0_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.999, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.475, 49.366%; route: 1.281, 42.869%; tC2Q: 0.232, 7.765%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.999, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.991</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.973</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.964</td>
</tr>
<tr>
<td class="label">From</td>
<td>text_to_VGA/init_idx_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>text_to_VGA/o_data_6_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>text_to_VGA/counter[1]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>text_to_VGA/counter[1]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>text_to_VGA/counter[1]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>42</td>
<td>R33C23[0][B]</td>
<td>text_to_VGA/counter_1_s0/Q</td>
</tr>
<tr>
<td>0.999</td>
<td>0.999</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C23[1][B]</td>
<td>text_to_VGA/init_idx_4_s0/CLK</td>
</tr>
<tr>
<td>1.231</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>14</td>
<td>R31C23[1][B]</td>
<td style=" font-weight:bold;">text_to_VGA/init_idx_4_s0/Q</td>
</tr>
<tr>
<td>1.901</td>
<td>0.670</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C22[3][B]</td>
<td>text_to_VGA/n434_s8/I0</td>
</tr>
<tr>
<td>2.471</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R31C22[3][B]</td>
<td style=" background: #97FFFF;">text_to_VGA/n434_s8/F</td>
</tr>
<tr>
<td>2.472</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C22[1][B]</td>
<td>text_to_VGA/n434_s7/I2</td>
</tr>
<tr>
<td>2.989</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R31C22[1][B]</td>
<td style=" background: #97FFFF;">text_to_VGA/n434_s7/F</td>
</tr>
<tr>
<td>3.403</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C23[2][B]</td>
<td>text_to_VGA/n434_s10/I3</td>
</tr>
<tr>
<td>3.973</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C23[2][B]</td>
<td style=" background: #97FFFF;">text_to_VGA/n434_s10/F</td>
</tr>
<tr>
<td>3.973</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C23[2][B]</td>
<td style=" font-weight:bold;">text_to_VGA/o_data_6_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>text_to_VGA/counter[1]</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>42</td>
<td>R33C23[0][B]</td>
<td>text_to_VGA/counter_1_s0/Q</td>
</tr>
<tr>
<td>10.999</td>
<td>0.999</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C23[2][B]</td>
<td>text_to_VGA/o_data_6_s3/CLK</td>
</tr>
<tr>
<td>10.964</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C23[2][B]</td>
<td>text_to_VGA/o_data_6_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.999, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.657, 55.719%; route: 1.085, 36.480%; tC2Q: 0.232, 7.801%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.999, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.067</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.897</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.964</td>
</tr>
<tr>
<td class="label">From</td>
<td>text_to_VGA/init_idx_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>text_to_VGA/col_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>text_to_VGA/counter[1]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>text_to_VGA/counter[1]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>text_to_VGA/counter[1]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>42</td>
<td>R33C23[0][B]</td>
<td>text_to_VGA/counter_1_s0/Q</td>
</tr>
<tr>
<td>0.999</td>
<td>0.999</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C23[1][B]</td>
<td>text_to_VGA/init_idx_4_s0/CLK</td>
</tr>
<tr>
<td>1.231</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>14</td>
<td>R31C23[1][B]</td>
<td style=" font-weight:bold;">text_to_VGA/init_idx_4_s0/Q</td>
</tr>
<tr>
<td>1.901</td>
<td>0.670</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C22[0][B]</td>
<td>text_to_VGA/n439_s8/I2</td>
</tr>
<tr>
<td>2.450</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R31C22[0][B]</td>
<td style=" background: #97FFFF;">text_to_VGA/n439_s8/F</td>
</tr>
<tr>
<td>2.624</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C23[3][A]</td>
<td>text_to_VGA/n399_s10/I3</td>
</tr>
<tr>
<td>3.179</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R31C23[3][A]</td>
<td style=" background: #97FFFF;">text_to_VGA/n399_s10/F</td>
</tr>
<tr>
<td>3.435</td>
<td>0.256</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C25[0][B]</td>
<td>text_to_VGA/n399_s11/I1</td>
</tr>
<tr>
<td>3.897</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R31C25[0][B]</td>
<td style=" background: #97FFFF;">text_to_VGA/n399_s11/F</td>
</tr>
<tr>
<td>3.897</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C25[0][B]</td>
<td style=" font-weight:bold;">text_to_VGA/col_6_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>text_to_VGA/counter[1]</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>42</td>
<td>R33C23[0][B]</td>
<td>text_to_VGA/counter_1_s0/Q</td>
</tr>
<tr>
<td>10.999</td>
<td>0.999</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C25[0][B]</td>
<td>text_to_VGA/col_6_s1/CLK</td>
</tr>
<tr>
<td>10.964</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R31C25[0][B]</td>
<td>text_to_VGA/col_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.999, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.566, 54.036%; route: 1.100, 37.959%; tC2Q: 0.232, 8.005%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.999, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.147</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.817</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.964</td>
</tr>
<tr>
<td class="label">From</td>
<td>text_to_VGA/init_idx_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>text_to_VGA/init_idx_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>text_to_VGA/counter[1]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>text_to_VGA/counter[1]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>text_to_VGA/counter[1]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>42</td>
<td>R33C23[0][B]</td>
<td>text_to_VGA/counter_1_s0/Q</td>
</tr>
<tr>
<td>0.999</td>
<td>0.999</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C23[1][B]</td>
<td>text_to_VGA/init_idx_4_s0/CLK</td>
</tr>
<tr>
<td>1.231</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>14</td>
<td>R31C23[1][B]</td>
<td style=" font-weight:bold;">text_to_VGA/init_idx_4_s0/Q</td>
</tr>
<tr>
<td>1.901</td>
<td>0.670</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C22[0][B]</td>
<td>text_to_VGA/n439_s8/I2</td>
</tr>
<tr>
<td>2.450</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R31C22[0][B]</td>
<td style=" background: #97FFFF;">text_to_VGA/n439_s8/F</td>
</tr>
<tr>
<td>2.624</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C23[3][A]</td>
<td>text_to_VGA/n399_s10/I3</td>
</tr>
<tr>
<td>3.194</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R31C23[3][A]</td>
<td style=" background: #97FFFF;">text_to_VGA/n399_s10/F</td>
</tr>
<tr>
<td>3.198</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C23[3][B]</td>
<td>text_to_VGA/n346_s3/I2</td>
</tr>
<tr>
<td>3.660</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R31C23[3][B]</td>
<td style=" background: #97FFFF;">text_to_VGA/n346_s3/F</td>
</tr>
<tr>
<td>3.817</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C23[0][A]</td>
<td style=" font-weight:bold;">text_to_VGA/init_idx_1_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>text_to_VGA/counter[1]</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>42</td>
<td>R33C23[0][B]</td>
<td>text_to_VGA/counter_1_s0/Q</td>
</tr>
<tr>
<td>10.999</td>
<td>0.999</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C23[0][A]</td>
<td>text_to_VGA/init_idx_1_s0/CLK</td>
</tr>
<tr>
<td>10.964</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R31C23[0][A]</td>
<td>text_to_VGA/init_idx_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.999, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.581, 56.094%; route: 1.005, 35.675%; tC2Q: 0.232, 8.231%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.999, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.147</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.817</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.964</td>
</tr>
<tr>
<td class="label">From</td>
<td>text_to_VGA/init_idx_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>text_to_VGA/init_idx_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>text_to_VGA/counter[1]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>text_to_VGA/counter[1]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>text_to_VGA/counter[1]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>42</td>
<td>R33C23[0][B]</td>
<td>text_to_VGA/counter_1_s0/Q</td>
</tr>
<tr>
<td>0.999</td>
<td>0.999</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C23[1][B]</td>
<td>text_to_VGA/init_idx_4_s0/CLK</td>
</tr>
<tr>
<td>1.231</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>14</td>
<td>R31C23[1][B]</td>
<td style=" font-weight:bold;">text_to_VGA/init_idx_4_s0/Q</td>
</tr>
<tr>
<td>1.901</td>
<td>0.670</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C22[0][B]</td>
<td>text_to_VGA/n439_s8/I2</td>
</tr>
<tr>
<td>2.450</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R31C22[0][B]</td>
<td style=" background: #97FFFF;">text_to_VGA/n439_s8/F</td>
</tr>
<tr>
<td>2.624</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C23[3][A]</td>
<td>text_to_VGA/n399_s10/I3</td>
</tr>
<tr>
<td>3.194</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R31C23[3][A]</td>
<td style=" background: #97FFFF;">text_to_VGA/n399_s10/F</td>
</tr>
<tr>
<td>3.198</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C23[3][B]</td>
<td>text_to_VGA/n346_s3/I2</td>
</tr>
<tr>
<td>3.660</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R31C23[3][B]</td>
<td style=" background: #97FFFF;">text_to_VGA/n346_s3/F</td>
</tr>
<tr>
<td>3.817</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C23[0][B]</td>
<td style=" font-weight:bold;">text_to_VGA/init_idx_2_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>text_to_VGA/counter[1]</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>42</td>
<td>R33C23[0][B]</td>
<td>text_to_VGA/counter_1_s0/Q</td>
</tr>
<tr>
<td>10.999</td>
<td>0.999</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C23[0][B]</td>
<td>text_to_VGA/init_idx_2_s0/CLK</td>
</tr>
<tr>
<td>10.964</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R31C23[0][B]</td>
<td>text_to_VGA/init_idx_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.999, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.581, 56.094%; route: 1.005, 35.675%; tC2Q: 0.232, 8.231%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.999, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.147</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.817</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.964</td>
</tr>
<tr>
<td class="label">From</td>
<td>text_to_VGA/init_idx_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>text_to_VGA/init_idx_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>text_to_VGA/counter[1]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>text_to_VGA/counter[1]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>text_to_VGA/counter[1]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>42</td>
<td>R33C23[0][B]</td>
<td>text_to_VGA/counter_1_s0/Q</td>
</tr>
<tr>
<td>0.999</td>
<td>0.999</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C23[1][B]</td>
<td>text_to_VGA/init_idx_4_s0/CLK</td>
</tr>
<tr>
<td>1.231</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>14</td>
<td>R31C23[1][B]</td>
<td style=" font-weight:bold;">text_to_VGA/init_idx_4_s0/Q</td>
</tr>
<tr>
<td>1.901</td>
<td>0.670</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C22[0][B]</td>
<td>text_to_VGA/n439_s8/I2</td>
</tr>
<tr>
<td>2.450</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R31C22[0][B]</td>
<td style=" background: #97FFFF;">text_to_VGA/n439_s8/F</td>
</tr>
<tr>
<td>2.624</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C23[3][A]</td>
<td>text_to_VGA/n399_s10/I3</td>
</tr>
<tr>
<td>3.194</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R31C23[3][A]</td>
<td style=" background: #97FFFF;">text_to_VGA/n399_s10/F</td>
</tr>
<tr>
<td>3.198</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C23[3][B]</td>
<td>text_to_VGA/n346_s3/I2</td>
</tr>
<tr>
<td>3.660</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R31C23[3][B]</td>
<td style=" background: #97FFFF;">text_to_VGA/n346_s3/F</td>
</tr>
<tr>
<td>3.817</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C23[1][A]</td>
<td style=" font-weight:bold;">text_to_VGA/init_idx_3_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>text_to_VGA/counter[1]</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>42</td>
<td>R33C23[0][B]</td>
<td>text_to_VGA/counter_1_s0/Q</td>
</tr>
<tr>
<td>10.999</td>
<td>0.999</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C23[1][A]</td>
<td>text_to_VGA/init_idx_3_s0/CLK</td>
</tr>
<tr>
<td>10.964</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R31C23[1][A]</td>
<td>text_to_VGA/init_idx_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.999, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.581, 56.094%; route: 1.005, 35.675%; tC2Q: 0.232, 8.231%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.999, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.147</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.817</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.964</td>
</tr>
<tr>
<td class="label">From</td>
<td>text_to_VGA/init_idx_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>text_to_VGA/init_idx_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>text_to_VGA/counter[1]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>text_to_VGA/counter[1]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>text_to_VGA/counter[1]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>42</td>
<td>R33C23[0][B]</td>
<td>text_to_VGA/counter_1_s0/Q</td>
</tr>
<tr>
<td>0.999</td>
<td>0.999</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C23[1][B]</td>
<td>text_to_VGA/init_idx_4_s0/CLK</td>
</tr>
<tr>
<td>1.231</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>14</td>
<td>R31C23[1][B]</td>
<td style=" font-weight:bold;">text_to_VGA/init_idx_4_s0/Q</td>
</tr>
<tr>
<td>1.901</td>
<td>0.670</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C22[0][B]</td>
<td>text_to_VGA/n439_s8/I2</td>
</tr>
<tr>
<td>2.450</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R31C22[0][B]</td>
<td style=" background: #97FFFF;">text_to_VGA/n439_s8/F</td>
</tr>
<tr>
<td>2.624</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C23[3][A]</td>
<td>text_to_VGA/n399_s10/I3</td>
</tr>
<tr>
<td>3.194</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R31C23[3][A]</td>
<td style=" background: #97FFFF;">text_to_VGA/n399_s10/F</td>
</tr>
<tr>
<td>3.198</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C23[3][B]</td>
<td>text_to_VGA/n346_s3/I2</td>
</tr>
<tr>
<td>3.660</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R31C23[3][B]</td>
<td style=" background: #97FFFF;">text_to_VGA/n346_s3/F</td>
</tr>
<tr>
<td>3.817</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C23[1][B]</td>
<td style=" font-weight:bold;">text_to_VGA/init_idx_4_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>text_to_VGA/counter[1]</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>42</td>
<td>R33C23[0][B]</td>
<td>text_to_VGA/counter_1_s0/Q</td>
</tr>
<tr>
<td>10.999</td>
<td>0.999</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C23[1][B]</td>
<td>text_to_VGA/init_idx_4_s0/CLK</td>
</tr>
<tr>
<td>10.964</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R31C23[1][B]</td>
<td>text_to_VGA/init_idx_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.999, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.581, 56.094%; route: 1.005, 35.675%; tC2Q: 0.232, 8.231%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.999, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.147</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.817</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.964</td>
</tr>
<tr>
<td class="label">From</td>
<td>text_to_VGA/init_idx_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>text_to_VGA/init_idx_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>text_to_VGA/counter[1]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>text_to_VGA/counter[1]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>text_to_VGA/counter[1]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>42</td>
<td>R33C23[0][B]</td>
<td>text_to_VGA/counter_1_s0/Q</td>
</tr>
<tr>
<td>0.999</td>
<td>0.999</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C23[1][B]</td>
<td>text_to_VGA/init_idx_4_s0/CLK</td>
</tr>
<tr>
<td>1.231</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>14</td>
<td>R31C23[1][B]</td>
<td style=" font-weight:bold;">text_to_VGA/init_idx_4_s0/Q</td>
</tr>
<tr>
<td>1.901</td>
<td>0.670</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C22[0][B]</td>
<td>text_to_VGA/n439_s8/I2</td>
</tr>
<tr>
<td>2.450</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R31C22[0][B]</td>
<td style=" background: #97FFFF;">text_to_VGA/n439_s8/F</td>
</tr>
<tr>
<td>2.624</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C23[3][A]</td>
<td>text_to_VGA/n399_s10/I3</td>
</tr>
<tr>
<td>3.194</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R31C23[3][A]</td>
<td style=" background: #97FFFF;">text_to_VGA/n399_s10/F</td>
</tr>
<tr>
<td>3.198</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C23[3][B]</td>
<td>text_to_VGA/n346_s3/I2</td>
</tr>
<tr>
<td>3.660</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R31C23[3][B]</td>
<td style=" background: #97FFFF;">text_to_VGA/n346_s3/F</td>
</tr>
<tr>
<td>3.817</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C23[2][A]</td>
<td style=" font-weight:bold;">text_to_VGA/init_idx_5_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>text_to_VGA/counter[1]</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>42</td>
<td>R33C23[0][B]</td>
<td>text_to_VGA/counter_1_s0/Q</td>
</tr>
<tr>
<td>10.999</td>
<td>0.999</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C23[2][A]</td>
<td>text_to_VGA/init_idx_5_s0/CLK</td>
</tr>
<tr>
<td>10.964</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R31C23[2][A]</td>
<td>text_to_VGA/init_idx_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.999, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.581, 56.094%; route: 1.005, 35.675%; tC2Q: 0.232, 8.231%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.999, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.147</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.817</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.964</td>
</tr>
<tr>
<td class="label">From</td>
<td>text_to_VGA/init_idx_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>text_to_VGA/init_idx_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>text_to_VGA/counter[1]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>text_to_VGA/counter[1]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>text_to_VGA/counter[1]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>42</td>
<td>R33C23[0][B]</td>
<td>text_to_VGA/counter_1_s0/Q</td>
</tr>
<tr>
<td>0.999</td>
<td>0.999</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C23[1][B]</td>
<td>text_to_VGA/init_idx_4_s0/CLK</td>
</tr>
<tr>
<td>1.231</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>14</td>
<td>R31C23[1][B]</td>
<td style=" font-weight:bold;">text_to_VGA/init_idx_4_s0/Q</td>
</tr>
<tr>
<td>1.901</td>
<td>0.670</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C22[0][B]</td>
<td>text_to_VGA/n439_s8/I2</td>
</tr>
<tr>
<td>2.450</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R31C22[0][B]</td>
<td style=" background: #97FFFF;">text_to_VGA/n439_s8/F</td>
</tr>
<tr>
<td>2.624</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C23[3][A]</td>
<td>text_to_VGA/n399_s10/I3</td>
</tr>
<tr>
<td>3.194</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R31C23[3][A]</td>
<td style=" background: #97FFFF;">text_to_VGA/n399_s10/F</td>
</tr>
<tr>
<td>3.198</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C23[3][B]</td>
<td>text_to_VGA/n346_s3/I2</td>
</tr>
<tr>
<td>3.660</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R31C23[3][B]</td>
<td style=" background: #97FFFF;">text_to_VGA/n346_s3/F</td>
</tr>
<tr>
<td>3.817</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C23[2][B]</td>
<td style=" font-weight:bold;">text_to_VGA/init_idx_6_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>text_to_VGA/counter[1]</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>42</td>
<td>R33C23[0][B]</td>
<td>text_to_VGA/counter_1_s0/Q</td>
</tr>
<tr>
<td>10.999</td>
<td>0.999</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C23[2][B]</td>
<td>text_to_VGA/init_idx_6_s0/CLK</td>
</tr>
<tr>
<td>10.964</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R31C23[2][B]</td>
<td>text_to_VGA/init_idx_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.999, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.581, 56.094%; route: 1.005, 35.675%; tC2Q: 0.232, 8.231%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.999, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.572</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.392</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.964</td>
</tr>
<tr>
<td class="label">From</td>
<td>text_to_VGA/lin_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>text_to_VGA/lin_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>text_to_VGA/counter[1]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>text_to_VGA/counter[1]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>text_to_VGA/counter[1]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>42</td>
<td>R33C23[0][B]</td>
<td>text_to_VGA/counter_1_s0/Q</td>
</tr>
<tr>
<td>0.999</td>
<td>0.999</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C24[0][A]</td>
<td>text_to_VGA/lin_2_s1/CLK</td>
</tr>
<tr>
<td>1.231</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R31C24[0][A]</td>
<td style=" font-weight:bold;">text_to_VGA/lin_2_s1/Q</td>
</tr>
<tr>
<td>1.653</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C24[3][B]</td>
<td>text_to_VGA/n406_s12/I1</td>
</tr>
<tr>
<td>2.106</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R31C24[3][B]</td>
<td style=" background: #97FFFF;">text_to_VGA/n406_s12/F</td>
</tr>
<tr>
<td>2.119</td>
<td>0.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C24[2][B]</td>
<td>text_to_VGA/n407_s12/I0</td>
</tr>
<tr>
<td>2.668</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R31C24[2][B]</td>
<td style=" background: #97FFFF;">text_to_VGA/n407_s12/F</td>
</tr>
<tr>
<td>2.843</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C24[2][A]</td>
<td>text_to_VGA/n409_s9/I2</td>
</tr>
<tr>
<td>3.392</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R32C24[2][A]</td>
<td style=" background: #97FFFF;">text_to_VGA/n409_s9/F</td>
</tr>
<tr>
<td>3.392</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C24[2][A]</td>
<td style=" font-weight:bold;">text_to_VGA/lin_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>text_to_VGA/counter[1]</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>42</td>
<td>R33C23[0][B]</td>
<td>text_to_VGA/counter_1_s0/Q</td>
</tr>
<tr>
<td>10.999</td>
<td>0.999</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C24[2][A]</td>
<td>text_to_VGA/lin_1_s1/CLK</td>
</tr>
<tr>
<td>10.964</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R32C24[2][A]</td>
<td>text_to_VGA/lin_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.999, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.551, 64.808%; route: 0.610, 25.498%; tC2Q: 0.232, 9.694%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.999, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.383</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.366</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.749</td>
</tr>
<tr>
<td class="label">From</td>
<td>text_to_VGA/n41_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>text_to_VGA/counter_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>text_to_VGA/counter[1]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>vsync_Z:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>text_to_VGA/counter[1]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>42</td>
<td>R33C23[0][B]</td>
<td>text_to_VGA/counter_1_s0/Q</td>
</tr>
<tr>
<td>0.002</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C23[0][B]</td>
<td style=" font-weight:bold;">text_to_VGA/n41_s3/I1</td>
</tr>
<tr>
<td>0.366</td>
<td>0.364</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R33C23[0][B]</td>
<td style=" background: #97FFFF;">text_to_VGA/n41_s3/F</td>
</tr>
<tr>
<td>0.366</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C23[0][B]</td>
<td style=" font-weight:bold;">text_to_VGA/counter_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vsync_Z</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3</td>
<td>R24C24[0][A]</td>
<td>display_inst/vsync_s0/Q</td>
</tr>
<tr>
<td>0.703</td>
<td>0.703</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C23[0][B]</td>
<td>text_to_VGA/counter_1_s0/CLK</td>
</tr>
<tr>
<td>0.738</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>text_to_VGA/counter_1_s0</td>
</tr>
<tr>
<td>0.749</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R33C23[0][B]</td>
<td>text_to_VGA/counter_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.703</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.364, 99.333%; route: 0.000, 0.000%; tC2Q: 0.002, 0.667%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.703, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.103</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>41.041</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.144</td>
</tr>
<tr>
<td class="label">From</td>
<td>text_to_VGA/o_data_5_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>charbuf/dpb_inst_1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>text_to_VGA/counter[1]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>text_to_VGA/counter[1]</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>42</td>
<td>R33C23[0][B]</td>
<td>text_to_VGA/counter_1_s0/Q</td>
</tr>
<tr>
<td>40.716</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C23[0][A]</td>
<td>text_to_VGA/o_data_5_s1/CLK</td>
</tr>
<tr>
<td>40.918</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R30C23[0][A]</td>
<td style=" font-weight:bold;">text_to_VGA/o_data_5_s1/Q</td>
</tr>
<tr>
<td>41.041</td>
<td>0.123</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">charbuf/dpb_inst_1/DIA[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>40.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>180</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>40.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>charbuf/dpb_inst_1/CLKA</td>
</tr>
<tr>
<td>40.895</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>charbuf/dpb_inst_1</td>
</tr>
<tr>
<td>41.144</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>charbuf/dpb_inst_1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.144</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.716, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.123, 37.889%; tC2Q: 0.202, 62.111%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>41.163</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.144</td>
</tr>
<tr>
<td class="label">From</td>
<td>text_to_VGA/o_data_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>charbuf/dpb_inst_0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>text_to_VGA/counter[1]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>text_to_VGA/counter[1]</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>42</td>
<td>R33C23[0][B]</td>
<td>text_to_VGA/counter_1_s0/Q</td>
</tr>
<tr>
<td>40.716</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C22[1][A]</td>
<td>text_to_VGA/o_data_0_s1/CLK</td>
</tr>
<tr>
<td>40.918</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R30C22[1][A]</td>
<td style=" font-weight:bold;">text_to_VGA/o_data_0_s1/Q</td>
</tr>
<tr>
<td>41.163</td>
<td>0.245</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td style=" font-weight:bold;">charbuf/dpb_inst_0/DIA[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>40.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>180</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>40.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td>charbuf/dpb_inst_0/CLKA</td>
</tr>
<tr>
<td>40.895</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>charbuf/dpb_inst_0</td>
</tr>
<tr>
<td>41.144</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td>charbuf/dpb_inst_0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.144</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.716, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.245, 54.832%; tC2Q: 0.202, 45.168%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.023</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>41.167</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.144</td>
</tr>
<tr>
<td class="label">From</td>
<td>text_to_VGA/o_data_4_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>charbuf/dpb_inst_1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>text_to_VGA/counter[1]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>text_to_VGA/counter[1]</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>42</td>
<td>R33C23[0][B]</td>
<td>text_to_VGA/counter_1_s0/Q</td>
</tr>
<tr>
<td>40.716</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C23[0][B]</td>
<td>text_to_VGA/o_data_4_s1/CLK</td>
</tr>
<tr>
<td>40.918</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R30C23[0][B]</td>
<td style=" font-weight:bold;">text_to_VGA/o_data_4_s1/Q</td>
</tr>
<tr>
<td>41.167</td>
<td>0.249</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">charbuf/dpb_inst_1/DIA[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>40.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>180</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>40.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>charbuf/dpb_inst_1/CLKA</td>
</tr>
<tr>
<td>40.895</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>charbuf/dpb_inst_1</td>
</tr>
<tr>
<td>41.144</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>charbuf/dpb_inst_1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.144</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.716, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.249, 55.230%; tC2Q: 0.202, 44.770%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.025</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>41.168</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.144</td>
</tr>
<tr>
<td class="label">From</td>
<td>text_to_VGA/o_data_6_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>charbuf/dpb_inst_1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>text_to_VGA/counter[1]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>text_to_VGA/counter[1]</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>42</td>
<td>R33C23[0][B]</td>
<td>text_to_VGA/counter_1_s0/Q</td>
</tr>
<tr>
<td>40.716</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C23[2][B]</td>
<td>text_to_VGA/o_data_6_s3/CLK</td>
</tr>
<tr>
<td>40.918</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R30C23[2][B]</td>
<td style=" font-weight:bold;">text_to_VGA/o_data_6_s3/Q</td>
</tr>
<tr>
<td>41.168</td>
<td>0.250</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">charbuf/dpb_inst_1/DIA[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>40.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>180</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>40.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>charbuf/dpb_inst_1/CLKA</td>
</tr>
<tr>
<td>40.895</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>charbuf/dpb_inst_1</td>
</tr>
<tr>
<td>41.144</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>charbuf/dpb_inst_1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.144</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.716, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.250, 55.351%; tC2Q: 0.202, 44.649%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.030</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>41.042</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.013</td>
</tr>
<tr>
<td class="label">From</td>
<td>text_to_VGA/o_address_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>charbuf/dpb_inst_1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>text_to_VGA/counter[1]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>text_to_VGA/counter[1]</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>42</td>
<td>R33C23[0][B]</td>
<td>text_to_VGA/counter_1_s0/Q</td>
</tr>
<tr>
<td>40.716</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C24[2][A]</td>
<td>text_to_VGA/o_address_11_s0/CLK</td>
</tr>
<tr>
<td>40.918</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R30C24[2][A]</td>
<td style=" font-weight:bold;">text_to_VGA/o_address_11_s0/Q</td>
</tr>
<tr>
<td>41.042</td>
<td>0.124</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">charbuf/dpb_inst_1/ADA[13]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>40.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>180</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>40.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>charbuf/dpb_inst_1/CLKA</td>
</tr>
<tr>
<td>40.895</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>charbuf/dpb_inst_1</td>
</tr>
<tr>
<td>41.013</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>charbuf/dpb_inst_1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.144</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.716, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.124, 38.121%; tC2Q: 0.202, 61.879%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.145</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>41.289</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.144</td>
</tr>
<tr>
<td class="label">From</td>
<td>text_to_VGA/o_data_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>charbuf/dpb_inst_0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>text_to_VGA/counter[1]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>text_to_VGA/counter[1]</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>42</td>
<td>R33C23[0][B]</td>
<td>text_to_VGA/counter_1_s0/Q</td>
</tr>
<tr>
<td>40.716</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C22[0][B]</td>
<td>text_to_VGA/o_data_2_s1/CLK</td>
</tr>
<tr>
<td>40.918</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R30C22[0][B]</td>
<td style=" font-weight:bold;">text_to_VGA/o_data_2_s1/Q</td>
</tr>
<tr>
<td>41.289</td>
<td>0.371</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td style=" font-weight:bold;">charbuf/dpb_inst_0/DIA[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>40.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>180</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>40.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td>charbuf/dpb_inst_0/CLKA</td>
</tr>
<tr>
<td>40.895</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>charbuf/dpb_inst_0</td>
</tr>
<tr>
<td>41.144</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td>charbuf/dpb_inst_0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.144</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.716, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.371, 64.759%; tC2Q: 0.202, 35.241%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.152</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>41.164</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.013</td>
</tr>
<tr>
<td class="label">From</td>
<td>text_to_VGA/o_address_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>charbuf/dpb_inst_1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>text_to_VGA/counter[1]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>text_to_VGA/counter[1]</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>42</td>
<td>R33C23[0][B]</td>
<td>text_to_VGA/counter_1_s0/Q</td>
</tr>
<tr>
<td>40.716</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C25[2][A]</td>
<td>text_to_VGA/o_address_6_s0/CLK</td>
</tr>
<tr>
<td>40.918</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R30C25[2][A]</td>
<td style=" font-weight:bold;">text_to_VGA/o_address_6_s0/Q</td>
</tr>
<tr>
<td>41.164</td>
<td>0.246</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">charbuf/dpb_inst_1/ADA[8]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>40.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>180</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>40.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>charbuf/dpb_inst_1/CLKA</td>
</tr>
<tr>
<td>40.895</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>charbuf/dpb_inst_1</td>
</tr>
<tr>
<td>41.013</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>charbuf/dpb_inst_1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.144</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.716, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.246, 54.955%; tC2Q: 0.202, 45.045%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.156</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>41.300</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.144</td>
</tr>
<tr>
<td class="label">From</td>
<td>text_to_VGA/o_data_3_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>charbuf/dpb_inst_0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>text_to_VGA/counter[1]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>text_to_VGA/counter[1]</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>42</td>
<td>R33C23[0][B]</td>
<td>text_to_VGA/counter_1_s0/Q</td>
</tr>
<tr>
<td>40.716</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C21[0][A]</td>
<td>text_to_VGA/o_data_3_s1/CLK</td>
</tr>
<tr>
<td>40.918</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R31C21[0][A]</td>
<td style=" font-weight:bold;">text_to_VGA/o_data_3_s1/Q</td>
</tr>
<tr>
<td>41.300</td>
<td>0.382</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td style=" font-weight:bold;">charbuf/dpb_inst_0/DIA[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>40.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>180</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>40.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td>charbuf/dpb_inst_0/CLKA</td>
</tr>
<tr>
<td>40.895</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>charbuf/dpb_inst_0</td>
</tr>
<tr>
<td>41.144</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td>charbuf/dpb_inst_0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.144</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.716, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.382, 65.434%; tC2Q: 0.202, 34.566%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.156</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>41.300</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.144</td>
</tr>
<tr>
<td class="label">From</td>
<td>text_to_VGA/o_data_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>charbuf/dpb_inst_0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>text_to_VGA/counter[1]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>text_to_VGA/counter[1]</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>42</td>
<td>R33C23[0][B]</td>
<td>text_to_VGA/counter_1_s0/Q</td>
</tr>
<tr>
<td>40.716</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C22[1][B]</td>
<td>text_to_VGA/o_data_1_s1/CLK</td>
</tr>
<tr>
<td>40.918</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R30C22[1][B]</td>
<td style=" font-weight:bold;">text_to_VGA/o_data_1_s1/Q</td>
</tr>
<tr>
<td>41.300</td>
<td>0.382</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td style=" font-weight:bold;">charbuf/dpb_inst_0/DIA[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>40.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>180</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>40.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td>charbuf/dpb_inst_0/CLKA</td>
</tr>
<tr>
<td>40.895</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>charbuf/dpb_inst_0</td>
</tr>
<tr>
<td>41.144</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td>charbuf/dpb_inst_0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.144</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.716, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.382, 65.434%; tC2Q: 0.202, 34.566%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.167</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>41.179</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.013</td>
</tr>
<tr>
<td class="label">From</td>
<td>text_to_VGA/o_address_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>charbuf/dpb_inst_1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>text_to_VGA/counter[1]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>text_to_VGA/counter[1]</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>42</td>
<td>R33C23[0][B]</td>
<td>text_to_VGA/counter_1_s0/Q</td>
</tr>
<tr>
<td>40.716</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C24[0][B]</td>
<td>text_to_VGA/o_address_8_s0/CLK</td>
</tr>
<tr>
<td>40.918</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R30C24[0][B]</td>
<td style=" font-weight:bold;">text_to_VGA/o_address_8_s0/Q</td>
</tr>
<tr>
<td>41.179</td>
<td>0.262</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">charbuf/dpb_inst_1/ADA[10]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>40.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>180</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>40.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>charbuf/dpb_inst_1/CLKA</td>
</tr>
<tr>
<td>40.895</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>charbuf/dpb_inst_1</td>
</tr>
<tr>
<td>41.013</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>charbuf/dpb_inst_1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.144</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.716, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 56.429%; tC2Q: 0.202, 43.571%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.170</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>41.076</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.906</td>
</tr>
<tr>
<td class="label">From</td>
<td>DVI_out/rgb2dvi_inst/TMDS8b10b_inst_b/c1_d_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_out/rgb2dvi_inst/TMDS8b10b_inst_b/c1_d_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>vsync_Z:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vsync_Z</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3</td>
<td>R24C24[0][A]</td>
<td>display_inst/vsync_s0/Q</td>
</tr>
<tr>
<td>41.076</td>
<td>1.076</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C29[0][B]</td>
<td style=" font-weight:bold;">DVI_out/rgb2dvi_inst/TMDS8b10b_inst_b/c1_d_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>40.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>180</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>40.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C29[0][B]</td>
<td>DVI_out/rgb2dvi_inst/TMDS8b10b_inst_b/c1_d_s0/CLK</td>
</tr>
<tr>
<td>40.895</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DVI_out/rgb2dvi_inst/TMDS8b10b_inst_b/c1_d_s0</td>
</tr>
<tr>
<td>40.906</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R33C29[0][B]</td>
<td>DVI_out/rgb2dvi_inst/TMDS8b10b_inst_b/c1_d_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.860</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 1.076, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.179</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>41.192</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.013</td>
</tr>
<tr>
<td class="label">From</td>
<td>text_to_VGA/o_address_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>charbuf/dpb_inst_0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>text_to_VGA/counter[1]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>text_to_VGA/counter[1]</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>42</td>
<td>R33C23[0][B]</td>
<td>text_to_VGA/counter_1_s0/Q</td>
</tr>
<tr>
<td>40.716</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C25[2][B]</td>
<td>text_to_VGA/o_address_2_s0/CLK</td>
</tr>
<tr>
<td>40.918</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R30C25[2][B]</td>
<td style=" font-weight:bold;">text_to_VGA/o_address_2_s0/Q</td>
</tr>
<tr>
<td>41.192</td>
<td>0.274</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td style=" font-weight:bold;">charbuf/dpb_inst_0/ADA[4]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>40.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>180</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>40.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td>charbuf/dpb_inst_0/CLKA</td>
</tr>
<tr>
<td>40.895</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>charbuf/dpb_inst_0</td>
</tr>
<tr>
<td>41.013</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td>charbuf/dpb_inst_0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.144</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.716, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.274, 57.536%; tC2Q: 0.202, 42.464%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.179</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>41.192</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.013</td>
</tr>
<tr>
<td class="label">From</td>
<td>text_to_VGA/o_address_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>charbuf/dpb_inst_0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>text_to_VGA/counter[1]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>text_to_VGA/counter[1]</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>42</td>
<td>R33C23[0][B]</td>
<td>text_to_VGA/counter_1_s0/Q</td>
</tr>
<tr>
<td>40.716</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C25[1][A]</td>
<td>text_to_VGA/o_address_1_s0/CLK</td>
</tr>
<tr>
<td>40.918</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R30C25[1][A]</td>
<td style=" font-weight:bold;">text_to_VGA/o_address_1_s0/Q</td>
</tr>
<tr>
<td>41.192</td>
<td>0.274</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td style=" font-weight:bold;">charbuf/dpb_inst_0/ADA[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>40.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>180</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>40.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td>charbuf/dpb_inst_0/CLKA</td>
</tr>
<tr>
<td>40.895</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>charbuf/dpb_inst_0</td>
</tr>
<tr>
<td>41.013</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td>charbuf/dpb_inst_0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.144</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.716, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.274, 57.536%; tC2Q: 0.202, 42.464%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.179</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>41.192</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.013</td>
</tr>
<tr>
<td class="label">From</td>
<td>text_to_VGA/o_address_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>charbuf/dpb_inst_0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>text_to_VGA/counter[1]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>text_to_VGA/counter[1]</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>42</td>
<td>R33C23[0][B]</td>
<td>text_to_VGA/counter_1_s0/Q</td>
</tr>
<tr>
<td>40.716</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C25[1][B]</td>
<td>text_to_VGA/o_address_0_s0/CLK</td>
</tr>
<tr>
<td>40.918</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R30C25[1][B]</td>
<td style=" font-weight:bold;">text_to_VGA/o_address_0_s0/Q</td>
</tr>
<tr>
<td>41.192</td>
<td>0.274</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td style=" font-weight:bold;">charbuf/dpb_inst_0/ADA[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>40.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>180</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>40.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td>charbuf/dpb_inst_0/CLKA</td>
</tr>
<tr>
<td>40.895</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>charbuf/dpb_inst_0</td>
</tr>
<tr>
<td>41.013</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td>charbuf/dpb_inst_0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.144</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.716, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.274, 57.536%; tC2Q: 0.202, 42.464%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.208</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.186</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.978</td>
</tr>
<tr>
<td class="label">From</td>
<td>display_inst/sx_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>charbuf/dpb_inst_1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>180</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C23[1][B]</td>
<td>display_inst/sx_9_s0/CLK</td>
</tr>
<tr>
<td>1.061</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R27C23[1][B]</td>
<td style=" font-weight:bold;">display_inst/sx_9_s0/Q</td>
</tr>
<tr>
<td>1.186</td>
<td>0.125</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">charbuf/dpb_inst_1/ADB[8]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>180</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>charbuf/dpb_inst_1/CLKB</td>
</tr>
<tr>
<td>0.978</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>charbuf/dpb_inst_1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.125, 38.377%; tC2Q: 0.201, 61.623%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.211</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.188</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.978</td>
</tr>
<tr>
<td class="label">From</td>
<td>display_inst/sx_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>charbuf/dpb_inst_0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>180</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C22[0][B]</td>
<td>display_inst/sx_4_s0/CLK</td>
</tr>
<tr>
<td>1.061</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R27C22[0][B]</td>
<td style=" font-weight:bold;">display_inst/sx_4_s0/Q</td>
</tr>
<tr>
<td>1.188</td>
<td>0.128</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td style=" font-weight:bold;">charbuf/dpb_inst_0/ADB[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>180</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td>charbuf/dpb_inst_0/CLKB</td>
</tr>
<tr>
<td>0.978</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td>charbuf/dpb_inst_0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.128, 38.816%; tC2Q: 0.201, 61.184%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.278</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>41.290</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.013</td>
</tr>
<tr>
<td class="label">From</td>
<td>text_to_VGA/o_address_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>charbuf/dpb_inst_1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>text_to_VGA/counter[1]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>text_to_VGA/counter[1]</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>42</td>
<td>R33C23[0][B]</td>
<td>text_to_VGA/counter_1_s0/Q</td>
</tr>
<tr>
<td>40.716</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C25[0][A]</td>
<td>text_to_VGA/o_address_5_s0/CLK</td>
</tr>
<tr>
<td>40.918</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R30C25[0][A]</td>
<td style=" font-weight:bold;">text_to_VGA/o_address_5_s0/Q</td>
</tr>
<tr>
<td>41.290</td>
<td>0.372</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">charbuf/dpb_inst_1/ADA[7]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>40.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>180</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>40.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>charbuf/dpb_inst_1/CLKA</td>
</tr>
<tr>
<td>40.895</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>charbuf/dpb_inst_1</td>
</tr>
<tr>
<td>41.013</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>charbuf/dpb_inst_1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.144</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.716, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.372, 64.834%; tC2Q: 0.202, 35.166%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.278</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>41.290</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.013</td>
</tr>
<tr>
<td class="label">From</td>
<td>text_to_VGA/o_address_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>charbuf/dpb_inst_1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>text_to_VGA/counter[1]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>text_to_VGA/counter[1]</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>42</td>
<td>R33C23[0][B]</td>
<td>text_to_VGA/counter_1_s0/Q</td>
</tr>
<tr>
<td>40.716</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C25[1][A]</td>
<td>text_to_VGA/o_address_1_s0/CLK</td>
</tr>
<tr>
<td>40.918</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R30C25[1][A]</td>
<td style=" font-weight:bold;">text_to_VGA/o_address_1_s0/Q</td>
</tr>
<tr>
<td>41.290</td>
<td>0.372</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">charbuf/dpb_inst_1/ADA[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>40.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>180</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>40.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>charbuf/dpb_inst_1/CLKA</td>
</tr>
<tr>
<td>40.895</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>charbuf/dpb_inst_1</td>
</tr>
<tr>
<td>41.013</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>charbuf/dpb_inst_1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.144</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.716, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.372, 64.834%; tC2Q: 0.202, 35.166%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.289</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>41.301</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.013</td>
</tr>
<tr>
<td class="label">From</td>
<td>text_to_VGA/o_address_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>charbuf/dpb_inst_1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>text_to_VGA/counter[1]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>text_to_VGA/counter[1]</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>42</td>
<td>R33C23[0][B]</td>
<td>text_to_VGA/counter_1_s0/Q</td>
</tr>
<tr>
<td>40.716</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C24[2][B]</td>
<td>text_to_VGA/o_address_9_s0/CLK</td>
</tr>
<tr>
<td>40.918</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R30C24[2][B]</td>
<td style=" font-weight:bold;">text_to_VGA/o_address_9_s0/Q</td>
</tr>
<tr>
<td>41.301</td>
<td>0.384</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">charbuf/dpb_inst_1/ADA[11]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>40.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>180</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>40.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>charbuf/dpb_inst_1/CLKA</td>
</tr>
<tr>
<td>40.895</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>charbuf/dpb_inst_1</td>
</tr>
<tr>
<td>41.013</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>charbuf/dpb_inst_1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.144</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.716, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.384, 65.506%; tC2Q: 0.202, 34.494%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.289</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>41.301</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.013</td>
</tr>
<tr>
<td class="label">From</td>
<td>text_to_VGA/o_address_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>charbuf/dpb_inst_1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>text_to_VGA/counter[1]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>text_to_VGA/counter[1]</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>42</td>
<td>R33C23[0][B]</td>
<td>text_to_VGA/counter_1_s0/Q</td>
</tr>
<tr>
<td>40.716</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C24[0][A]</td>
<td>text_to_VGA/o_address_7_s0/CLK</td>
</tr>
<tr>
<td>40.918</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R30C24[0][A]</td>
<td style=" font-weight:bold;">text_to_VGA/o_address_7_s0/Q</td>
</tr>
<tr>
<td>41.301</td>
<td>0.384</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">charbuf/dpb_inst_1/ADA[9]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>40.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>180</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>40.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>charbuf/dpb_inst_1/CLKA</td>
</tr>
<tr>
<td>40.895</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>charbuf/dpb_inst_1</td>
</tr>
<tr>
<td>41.013</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>charbuf/dpb_inst_1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.144</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.716, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.384, 65.506%; tC2Q: 0.202, 34.494%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.289</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>41.301</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.013</td>
</tr>
<tr>
<td class="label">From</td>
<td>text_to_VGA/o_address_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>charbuf/dpb_inst_1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>text_to_VGA/counter[1]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>text_to_VGA/counter[1]</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>42</td>
<td>R33C23[0][B]</td>
<td>text_to_VGA/counter_1_s0/Q</td>
</tr>
<tr>
<td>40.716</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C25[0][B]</td>
<td>text_to_VGA/o_address_4_s0/CLK</td>
</tr>
<tr>
<td>40.918</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R30C25[0][B]</td>
<td style=" font-weight:bold;">text_to_VGA/o_address_4_s0/Q</td>
</tr>
<tr>
<td>41.301</td>
<td>0.384</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">charbuf/dpb_inst_1/ADA[6]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>40.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>180</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>40.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>charbuf/dpb_inst_1/CLKA</td>
</tr>
<tr>
<td>40.895</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>charbuf/dpb_inst_1</td>
</tr>
<tr>
<td>41.013</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>charbuf/dpb_inst_1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.144</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.716, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.384, 65.506%; tC2Q: 0.202, 34.494%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.289</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>41.301</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.013</td>
</tr>
<tr>
<td class="label">From</td>
<td>text_to_VGA/o_address_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>charbuf/dpb_inst_0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>text_to_VGA/counter[1]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>text_to_VGA/counter[1]</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>42</td>
<td>R33C23[0][B]</td>
<td>text_to_VGA/counter_1_s0/Q</td>
</tr>
<tr>
<td>40.716</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C24[2][A]</td>
<td>text_to_VGA/o_address_11_s0/CLK</td>
</tr>
<tr>
<td>40.918</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R30C24[2][A]</td>
<td style=" font-weight:bold;">text_to_VGA/o_address_11_s0/Q</td>
</tr>
<tr>
<td>41.301</td>
<td>0.384</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td style=" font-weight:bold;">charbuf/dpb_inst_0/ADA[13]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>40.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>180</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>40.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td>charbuf/dpb_inst_0/CLKA</td>
</tr>
<tr>
<td>40.895</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>charbuf/dpb_inst_0</td>
</tr>
<tr>
<td>41.013</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td>charbuf/dpb_inst_0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.144</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.716, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.384, 65.506%; tC2Q: 0.202, 34.494%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.292</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>41.305</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.013</td>
</tr>
<tr>
<td class="label">From</td>
<td>text_to_VGA/o_address_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>charbuf/dpb_inst_1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>text_to_VGA/counter[1]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>text_to_VGA/counter[1]</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>42</td>
<td>R33C23[0][B]</td>
<td>text_to_VGA/counter_1_s0/Q</td>
</tr>
<tr>
<td>40.716</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C25[2][B]</td>
<td>text_to_VGA/o_address_2_s0/CLK</td>
</tr>
<tr>
<td>40.917</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R30C25[2][B]</td>
<td style=" font-weight:bold;">text_to_VGA/o_address_2_s0/Q</td>
</tr>
<tr>
<td>41.305</td>
<td>0.388</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">charbuf/dpb_inst_1/ADA[4]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>40.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>180</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>40.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>charbuf/dpb_inst_1/CLKA</td>
</tr>
<tr>
<td>40.895</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>charbuf/dpb_inst_1</td>
</tr>
<tr>
<td>41.013</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>charbuf/dpb_inst_1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.144</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.716, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.388, 65.865%; tC2Q: 0.201, 34.135%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.292</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>41.305</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.013</td>
</tr>
<tr>
<td class="label">From</td>
<td>text_to_VGA/o_address_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>charbuf/dpb_inst_1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>text_to_VGA/counter[1]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>text_to_VGA/counter[1]</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>42</td>
<td>R33C23[0][B]</td>
<td>text_to_VGA/counter_1_s0/Q</td>
</tr>
<tr>
<td>40.716</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C25[1][B]</td>
<td>text_to_VGA/o_address_0_s0/CLK</td>
</tr>
<tr>
<td>40.917</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R30C25[1][B]</td>
<td style=" font-weight:bold;">text_to_VGA/o_address_0_s0/Q</td>
</tr>
<tr>
<td>41.305</td>
<td>0.388</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">charbuf/dpb_inst_1/ADA[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>40.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>180</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>40.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>charbuf/dpb_inst_1/CLKA</td>
</tr>
<tr>
<td>40.895</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>charbuf/dpb_inst_1</td>
</tr>
<tr>
<td>41.013</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>charbuf/dpb_inst_1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.144</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.716, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.388, 65.865%; tC2Q: 0.201, 34.135%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.530</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.530</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>text_to_VGA/counter[1]</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>text_to_VGA/init_idx_6_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>text_to_VGA/counter[1]</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>text_to_VGA/counter_1_s0/Q</td>
</tr>
<tr>
<td>6.186</td>
<td>1.186</td>
<td>tNET</td>
<td>FF</td>
<td>text_to_VGA/init_idx_6_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>text_to_VGA/counter[1]</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>text_to_VGA/counter_1_s0/Q</td>
</tr>
<tr>
<td>10.716</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>text_to_VGA/init_idx_6_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.530</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.530</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>text_to_VGA/counter[1]</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>text_to_VGA/o_address_3_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>text_to_VGA/counter[1]</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>text_to_VGA/counter_1_s0/Q</td>
</tr>
<tr>
<td>6.186</td>
<td>1.186</td>
<td>tNET</td>
<td>FF</td>
<td>text_to_VGA/o_address_3_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>text_to_VGA/counter[1]</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>text_to_VGA/counter_1_s0/Q</td>
</tr>
<tr>
<td>10.716</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>text_to_VGA/o_address_3_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.530</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.530</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>text_to_VGA/counter[1]</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>text_to_VGA/o_address_2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>text_to_VGA/counter[1]</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>text_to_VGA/counter_1_s0/Q</td>
</tr>
<tr>
<td>6.186</td>
<td>1.186</td>
<td>tNET</td>
<td>FF</td>
<td>text_to_VGA/o_address_2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>text_to_VGA/counter[1]</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>text_to_VGA/counter_1_s0/Q</td>
</tr>
<tr>
<td>10.716</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>text_to_VGA/o_address_2_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.530</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.530</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>text_to_VGA/counter[1]</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>text_to_VGA/lin_4_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>text_to_VGA/counter[1]</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>text_to_VGA/counter_1_s0/Q</td>
</tr>
<tr>
<td>6.186</td>
<td>1.186</td>
<td>tNET</td>
<td>FF</td>
<td>text_to_VGA/lin_4_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>text_to_VGA/counter[1]</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>text_to_VGA/counter_1_s0/Q</td>
</tr>
<tr>
<td>10.716</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>text_to_VGA/lin_4_s1/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.530</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.530</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>text_to_VGA/counter[1]</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>text_to_VGA/o_we_s4</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>text_to_VGA/counter[1]</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>text_to_VGA/counter_1_s0/Q</td>
</tr>
<tr>
<td>6.186</td>
<td>1.186</td>
<td>tNET</td>
<td>FF</td>
<td>text_to_VGA/o_we_s4/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>text_to_VGA/counter[1]</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>text_to_VGA/counter_1_s0/Q</td>
</tr>
<tr>
<td>10.716</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>text_to_VGA/o_we_s4/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.530</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.530</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>text_to_VGA/counter[1]</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>text_to_VGA/state_1_s5</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>text_to_VGA/counter[1]</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>text_to_VGA/counter_1_s0/Q</td>
</tr>
<tr>
<td>6.186</td>
<td>1.186</td>
<td>tNET</td>
<td>FF</td>
<td>text_to_VGA/state_1_s5/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>text_to_VGA/counter[1]</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>text_to_VGA/counter_1_s0/Q</td>
</tr>
<tr>
<td>10.716</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>text_to_VGA/state_1_s5/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.530</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.530</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>text_to_VGA/counter[1]</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>text_to_VGA/state_0_s3</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>text_to_VGA/counter[1]</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>text_to_VGA/counter_1_s0/Q</td>
</tr>
<tr>
<td>6.186</td>
<td>1.186</td>
<td>tNET</td>
<td>FF</td>
<td>text_to_VGA/state_0_s3/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>text_to_VGA/counter[1]</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>text_to_VGA/counter_1_s0/Q</td>
</tr>
<tr>
<td>10.716</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>text_to_VGA/state_0_s3/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.530</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.530</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>text_to_VGA/counter[1]</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>text_to_VGA/lin_3_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>text_to_VGA/counter[1]</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>text_to_VGA/counter_1_s0/Q</td>
</tr>
<tr>
<td>6.186</td>
<td>1.186</td>
<td>tNET</td>
<td>FF</td>
<td>text_to_VGA/lin_3_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>text_to_VGA/counter[1]</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>text_to_VGA/counter_1_s0/Q</td>
</tr>
<tr>
<td>10.716</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>text_to_VGA/lin_3_s1/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.530</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.530</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>text_to_VGA/counter[1]</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>text_to_VGA/lin_0_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>text_to_VGA/counter[1]</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>text_to_VGA/counter_1_s0/Q</td>
</tr>
<tr>
<td>6.186</td>
<td>1.186</td>
<td>tNET</td>
<td>FF</td>
<td>text_to_VGA/lin_0_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>text_to_VGA/counter[1]</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>text_to_VGA/counter_1_s0/Q</td>
</tr>
<tr>
<td>10.716</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>text_to_VGA/lin_0_s1/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.530</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.530</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>text_to_VGA/counter[1]</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>text_to_VGA/col_0_s3</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>text_to_VGA/counter[1]</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>text_to_VGA/counter_1_s0/Q</td>
</tr>
<tr>
<td>6.186</td>
<td>1.186</td>
<td>tNET</td>
<td>FF</td>
<td>text_to_VGA/col_0_s3/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>text_to_VGA/counter[1]</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>text_to_VGA/counter_1_s0/Q</td>
</tr>
<tr>
<td>10.716</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>text_to_VGA/col_0_s3/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>180</td>
<td>clk_d</td>
<td>31.690</td>
<td>0.261</td>
</tr>
<tr>
<td>93</td>
<td>charbuf_o</td>
<td>32.092</td>
<td>1.134</td>
</tr>
<tr>
<td>65</td>
<td>n121_7</td>
<td>35.713</td>
<td>0.708</td>
</tr>
<tr>
<td>42</td>
<td>counter[1]</td>
<td>5.323</td>
<td>1.186</td>
</tr>
<tr>
<td>42</td>
<td>de_d</td>
<td>37.687</td>
<td>1.476</td>
</tr>
<tr>
<td>32</td>
<td>state[0]</td>
<td>7.590</td>
<td>0.459</td>
</tr>
<tr>
<td>32</td>
<td>n164_4</td>
<td>35.713</td>
<td>0.673</td>
</tr>
<tr>
<td>20</td>
<td>sel_xnor</td>
<td>33.216</td>
<td>0.702</td>
</tr>
<tr>
<td>20</td>
<td>state[1]</td>
<td>7.242</td>
<td>0.704</td>
</tr>
<tr>
<td>18</td>
<td>sel_xnor</td>
<td>32.503</td>
<td>0.680</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R31C23</td>
<td>87.50%</td>
</tr>
<tr>
<td>R29C23</td>
<td>83.33%</td>
</tr>
<tr>
<td>R29C25</td>
<td>83.33%</td>
</tr>
<tr>
<td>R25C25</td>
<td>83.33%</td>
</tr>
<tr>
<td>R25C23</td>
<td>81.94%</td>
</tr>
<tr>
<td>R25C24</td>
<td>81.94%</td>
</tr>
<tr>
<td>R26C22</td>
<td>80.56%</td>
</tr>
<tr>
<td>R29C24</td>
<td>80.56%</td>
</tr>
<tr>
<td>R25C26</td>
<td>80.56%</td>
</tr>
<tr>
<td>R30C25</td>
<td>79.17%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
