{
  "prompts": [
    "Random Access Memory in Verilog",
    "Design a simple RAM module using behavioral Verilog",
    "Implement an 8x8 synchronous RAM in Verilog",
    "Verilog code for RAM with read and write control",
    "Create a memory block in Verilog with address and data lines"
  ],
  "tags": {
    "difficulty": "intermediate",
    "topic": "behavioral modeling"
  }
}