;redcode
;assert 1
	SPL 0, <332
	CMP -207, <-120
	MOV -1, <-26
	MOV -7, <-20
	DJN -1, @-20
	SUB @121, 106
	DJN -1, @-20
	CMP @13, 0
	SLT 12, @10
	SLT 12, @10
	CMP #72, @201
	JMN 0, <-2
	CMP @-127, -190
	CMP @-127, -190
	DAT <10, #1
	CMP #72, @200
	JMP 712, <310
	CMP @13, 0
	CMP #72, @200
	SUB @0, @2
	ADD 210, 60
	JMP 712, <310
	SUB @0, @2
	CMP 12, @10
	CMP 12, @10
	CMP @13, 0
	JMP 3, 321
	JMP 3, 321
	SUB @-127, 109
	SUB @-127, 109
	CMP @-127, -190
	SPL 100, -100
	SUB #72, @200
	CMP 12, @10
	ADD 210, 60
	SPL 12, <10
	SPL 12, <10
	ADD 210, 60
	SPL 12, <10
	SLT 270, <90
	CMP @-127, -190
	CMP @-127, -190
	SLT 270, <90
	ADD 210, 60
	ADD 210, 60
	MOV -1, <-20
	DAT #210, #60
	DAT #210, #60
	SPL 0, <332
	MOV -7, <-20
	CMP -207, <-160
