INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Assignment1/Assignment1.srcs/sources_1/new/ALU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Assignment1/Assignment1.srcs/sim_1/new/ALU_bt.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_tb
INFO: [VRFC 10-311] analyzing module ALU_bt
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/it/Assignment1/Assignment1.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
