module shift_data(
	input clk,
	input clr,
	input ShR,
	input load,
	input data[3:0],
	output out
);

reg [3:0]shift;

initial
	begin
	
		shift <= data;
	
	end


always @(posedge clk or posedge clr)
	begin
		
		if (clr)
			shift <= 4'b0000;
			
		else if (ShR)
			shift <= {data[0], data[3:1]};
		
	end
	
	
	
always @(posedge clk)
	begin
	
		if (load)
			out <= shift[0];
	
	
	end


endmodule
