# vsim gl.tbglitchless -c -do "scripts/glitchless.do" 
# Start time: 21:02:53 on Apr 24,2020
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  ModelSim SE-64 10.5 Feb 12 2016 Linux 3.10.0-1062.9.1.el7.x86_64
# //
# //  Copyright 1991-2016 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim SE-64 and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.tbglitchless(fast)
# Loading work.glitchless(fast)
# Loading work.DFFARX1(fast)
# Loading work.AND3X1(fast)
# Loading work.NAND2X0(fast)
# Loading work.AO21X1(fast)
# Loading work.INVX0(fast)
# Loading work.AOI21X1(fast)
# Loading work.NAND3X0(fast)
# ** Warning: (vsim-3017) src/glitchless.gate.v(18): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /tbglitchless/glitchless/\no_glitch_ps_reg[1]  File: /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DFFARX1.v
# ** Warning: (vsim-3017) src/glitchless.gate.v(20): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /tbglitchless/glitchless/\no_glitch_ps_reg[3]  File: /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DFFARX1.v
# do scripts/glitchless.do
# End time: 21:02:53 on Apr 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
