# Reading pref.tcl
# do evaluation2_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/Aadharsh\ K\ Xavier/Documents/Quartus\ Prime/evaluation2 {C:/Users/Aadharsh K Xavier/Documents/Quartus Prime/evaluation2/fa.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:44:10 on Oct 11,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Aadharsh K Xavier/Documents/Quartus Prime/evaluation2" C:/Users/Aadharsh K Xavier/Documents/Quartus Prime/evaluation2/fa.v 
# -- Compiling module fa
# 
# Top level modules:
# 	fa
# End time: 16:44:10 on Oct 11,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/Aadharsh\ K\ Xavier/Documents/Quartus\ Prime/evaluation2 {C:/Users/Aadharsh K Xavier/Documents/Quartus Prime/evaluation2/fa_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:44:11 on Oct 11,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Aadharsh K Xavier/Documents/Quartus Prime/evaluation2" C:/Users/Aadharsh K Xavier/Documents/Quartus Prime/evaluation2/fa_tb.v 
# -- Compiling module fa_tb
# 
# Top level modules:
# 	fa_tb
# End time: 16:44:12 on Oct 11,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs="+acc"  fa_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs=""+acc"" fa_tb 
# Start time: 16:44:12 on Oct 11,2021
# Loading work.fa_tb
# Loading work.fa
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
#                    0a = 0, b = 0, c = 0, cout = 0, s = 0
#                    5a = 0, b = 0, c = 1, cout = 0, s = 1
#                   10a = 0, b = 1, c = 0, cout = 0, s = 1
#                   15a = 0, b = 1, c = 1, cout = 1, s = 0
#                   20a = 1, b = 0, c = 0, cout = 0, s = 1
#                   25a = 1, b = 0, c = 1, cout = 1, s = 0
#                   30a = 1, b = 1, c = 0, cout = 1, s = 0
#                   35a = 1, b = 1, c = 1, cout = 1, s = 1
# End time: 16:45:49 on Oct 11,2021, Elapsed time: 0:01:37
# Errors: 0, Warnings: 0
