// Seed: 1319169524
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
  real id_3;
  assign id_1 = 1;
endmodule
module module_1 (
    input  wand id_0,
    output tri0 id_1,
    input  tri0 id_2,
    input  wand id_3
);
  wire id_5;
  module_0 modCall_1 (
      id_5,
      id_5
  );
  assign modCall_1.id_1 = 0;
endmodule
module module_2 (
    id_1
);
  inout wire id_1;
  always begin : LABEL_0
    if (-1) $display(id_1);
  end
  wire id_2;
  wire id_3, id_4;
  module_0 modCall_1 (
      id_3,
      id_3
  );
endmodule
