// Seed: 3696032973
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  input wire id_2;
  output wire id_1;
  supply1 id_4;
  wire id_5;
  wire id_6;
  wire id_7;
  wire id_8;
  wire id_9;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_4;
  wire id_5;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_5
  );
endmodule
module module_2 (
    output wor   id_0,
    output uwire id_1,
    output wand  id_2,
    input  tri0  id_3,
    input  tri1  id_4
);
  assign id_1 = 1;
  assign module_3.type_5 = 0;
endmodule
module module_3 (
    input tri1 id_0,
    output supply0 id_1,
    output supply0 id_2,
    input tri id_3,
    input tri1 id_4,
    input tri id_5,
    output uwire id_6,
    input supply0 id_7,
    input uwire id_8,
    output supply0 id_9,
    input tri1 id_10,
    input wor id_11,
    input uwire id_12,
    output tri0 id_13,
    output tri id_14,
    input tri id_15,
    output tri0 id_16,
    output supply0 id_17,
    input supply1 id_18,
    input supply1 id_19,
    input wor id_20,
    output tri0 id_21
);
  assign id_21 = id_3 | {1, id_3, id_11 & id_7 & 1, id_10};
  assign id_13 = id_15;
  module_2 modCall_1 (
      id_2,
      id_16,
      id_2,
      id_19,
      id_0
  );
  assign id_14 = id_0;
endmodule
