// ==============================================================
// Generated by Vitis HLS v2023.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module dpss_vck190_pt_v_frmbuf_wr_0_0_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_943_13 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        img_dout,
        img_num_data_valid,
        img_fifo_cap,
        img_empty_n,
        img_read,
        bytePlanes_plane0_din,
        bytePlanes_plane0_num_data_valid,
        bytePlanes_plane0_fifo_cap,
        bytePlanes_plane0_full_n,
        bytePlanes_plane0_write,
        pix_67,
        pix_66,
        pix_65,
        pix_64,
        pix_63,
        pix_62,
        pix_61,
        pix_60,
        pix_59,
        pix_58,
        pix_57,
        pix_56,
        trunc_ln4,
        cmp444_2,
        icmp19,
        cmp444,
        icmp_ln930,
        cmp392_6,
        cmp392_5,
        cmp392_4,
        icmp16,
        cmp392_2,
        icmp13,
        sub389,
        cmp392,
        pix_79_out,
        pix_79_out_ap_vld,
        pix_78_out,
        pix_78_out_ap_vld,
        pix_77_out,
        pix_77_out_ap_vld,
        pix_76_out,
        pix_76_out_ap_vld,
        pix_75_out,
        pix_75_out_ap_vld,
        pix_74_out,
        pix_74_out_ap_vld,
        pix_73_out,
        pix_73_out_ap_vld,
        pix_72_out,
        pix_72_out_ap_vld,
        pix_71_out,
        pix_71_out_ap_vld,
        pix_70_out,
        pix_70_out_ap_vld,
        pix_69_out,
        pix_69_out_ap_vld,
        pix_68_out,
        pix_68_out_ap_vld
);

parameter    ap_ST_fsm_pp0_stage0 = 8'd1;
parameter    ap_ST_fsm_pp0_stage1 = 8'd2;
parameter    ap_ST_fsm_pp0_stage2 = 8'd4;
parameter    ap_ST_fsm_pp0_stage3 = 8'd8;
parameter    ap_ST_fsm_pp0_stage4 = 8'd16;
parameter    ap_ST_fsm_pp0_stage5 = 8'd32;
parameter    ap_ST_fsm_pp0_stage6 = 8'd64;
parameter    ap_ST_fsm_pp0_stage7 = 8'd128;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [119:0] img_dout;
input  [2:0] img_num_data_valid;
input  [2:0] img_fifo_cap;
input   img_empty_n;
output   img_read;
output  [255:0] bytePlanes_plane0_din;
input  [9:0] bytePlanes_plane0_num_data_valid;
input  [9:0] bytePlanes_plane0_fifo_cap;
input   bytePlanes_plane0_full_n;
output   bytePlanes_plane0_write;
input  [9:0] pix_67;
input  [9:0] pix_66;
input  [9:0] pix_65;
input  [9:0] pix_64;
input  [9:0] pix_63;
input  [9:0] pix_62;
input  [9:0] pix_61;
input  [9:0] pix_60;
input  [9:0] pix_59;
input  [9:0] pix_58;
input  [9:0] pix_57;
input  [9:0] pix_56;
input  [10:0] trunc_ln4;
input  [0:0] cmp444_2;
input  [0:0] icmp19;
input  [0:0] cmp444;
input  [0:0] icmp_ln930;
input  [0:0] cmp392_6;
input  [0:0] cmp392_5;
input  [0:0] cmp392_4;
input  [0:0] icmp16;
input  [0:0] cmp392_2;
input  [0:0] icmp13;
input  [10:0] sub389;
input  [0:0] cmp392;
output  [9:0] pix_79_out;
output   pix_79_out_ap_vld;
output  [9:0] pix_78_out;
output   pix_78_out_ap_vld;
output  [9:0] pix_77_out;
output   pix_77_out_ap_vld;
output  [9:0] pix_76_out;
output   pix_76_out_ap_vld;
output  [9:0] pix_75_out;
output   pix_75_out_ap_vld;
output  [9:0] pix_74_out;
output   pix_74_out_ap_vld;
output  [9:0] pix_73_out;
output   pix_73_out_ap_vld;
output  [9:0] pix_72_out;
output   pix_72_out_ap_vld;
output  [9:0] pix_71_out;
output   pix_71_out_ap_vld;
output  [9:0] pix_70_out;
output   pix_70_out_ap_vld;
output  [9:0] pix_69_out;
output   pix_69_out_ap_vld;
output  [9:0] pix_68_out;
output   pix_68_out_ap_vld;

reg ap_idle;
reg img_read;
reg[255:0] bytePlanes_plane0_din;
reg bytePlanes_plane0_write;
reg pix_79_out_ap_vld;
reg pix_78_out_ap_vld;
reg pix_77_out_ap_vld;
reg pix_76_out_ap_vld;
reg pix_75_out_ap_vld;
reg pix_74_out_ap_vld;
reg pix_73_out_ap_vld;
reg pix_72_out_ap_vld;
reg pix_71_out_ap_vld;
reg pix_70_out_ap_vld;
reg pix_69_out_ap_vld;
reg pix_68_out_ap_vld;

(* fsm_encoding = "none" *) reg   [7:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_idle_pp0;
wire    ap_CS_fsm_pp0_stage1;
reg   [0:0] icmp_ln943_reg_3702;
reg   [0:0] or_ln948_reg_3717;
reg    ap_predicate_op164_read_state2;
reg    ap_block_state2_pp0_stage1_iter0;
reg    ap_block_pp0_stage1_subdone;
reg    ap_condition_exit_pp0_iter0_stage1;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire    ap_CS_fsm_pp0_stage7;
reg   [0:0] or_ln948_6_reg_3948;
reg    ap_predicate_op415_read_state8;
reg   [0:0] or_ln963_1_reg_3725;
reg    ap_predicate_op431_write_state8;
reg    ap_block_state8_pp0_stage7_iter0;
reg    ap_block_pp0_stage7_subdone;
reg    bytePlanes_plane0_blk_n;
wire    ap_CS_fsm_pp0_stage4;
wire    ap_block_pp0_stage4;
reg   [0:0] or_ln963_reg_3721;
wire    ap_block_pp0_stage7;
wire    ap_block_pp0_stage0;
reg   [0:0] or_ln963_2_reg_3729;
reg    img_blk_n;
wire    ap_block_pp0_stage1;
wire    ap_CS_fsm_pp0_stage2;
wire    ap_block_pp0_stage2;
reg   [0:0] or_ln948_1_reg_3798;
wire    ap_CS_fsm_pp0_stage3;
wire    ap_block_pp0_stage3;
reg   [0:0] or_ln948_2_reg_3867;
reg   [0:0] or_ln948_3_reg_3936;
wire    ap_CS_fsm_pp0_stage5;
wire    ap_block_pp0_stage5;
reg   [0:0] or_ln948_4_reg_3940;
wire    ap_CS_fsm_pp0_stage6;
wire    ap_block_pp0_stage6;
reg   [0:0] or_ln948_5_reg_3944;
reg   [0:0] or_ln948_7_reg_3952;
reg    ap_block_pp0_stage1_11001;
reg    ap_predicate_op246_read_state4;
reg    ap_block_state4_pp0_stage3_iter0;
reg    ap_block_pp0_stage3_11001;
reg    ap_predicate_op335_read_state6;
reg    ap_block_state6_pp0_stage5_iter0;
reg    ap_block_pp0_stage5_11001;
reg    ap_block_pp0_stage7_11001;
reg    ap_predicate_op205_read_state3;
reg    ap_block_state3_pp0_stage2_iter0;
reg    ap_block_pp0_stage2_11001;
reg    ap_predicate_op291_read_state5;
reg    ap_predicate_op307_write_state5;
reg    ap_block_state5_pp0_stage4_iter0;
reg    ap_block_pp0_stage4_11001;
reg    ap_predicate_op375_read_state7;
reg    ap_block_state7_pp0_stage6_iter0;
reg    ap_block_pp0_stage6_11001;
reg   [0:0] icmp13_read_reg_3667;
reg    ap_predicate_op459_read_state9;
reg    ap_block_state9_pp0_stage0_iter1;
reg    ap_block_pp0_stage0_11001;
reg   [0:0] cmp392_2_read_reg_3672;
reg   [0:0] icmp16_read_reg_3677;
reg   [0:0] cmp392_4_read_reg_3682;
reg   [0:0] cmp392_5_read_reg_3687;
reg   [0:0] cmp392_6_read_reg_3692;
reg   [0:0] icmp_ln930_read_reg_3697;
wire   [0:0] icmp_ln943_fu_1923_p2;
wire   [0:0] cmp390_fu_1929_p2;
reg   [0:0] cmp390_reg_3706;
wire   [0:0] or_ln948_fu_1935_p2;
wire   [0:0] or_ln963_fu_1941_p2;
wire   [0:0] or_ln963_1_fu_1947_p2;
wire   [0:0] or_ln963_2_fu_1953_p2;
wire   [9:0] pix_34_fu_2043_p1;
wire   [0:0] or_ln948_1_fu_2047_p2;
reg   [7:0] trunc_ln8_reg_3802;
reg   [7:0] trunc_ln954_1_reg_3807;
reg   [7:0] trunc_ln954_2_reg_3812;
reg   [7:0] trunc_ln954_3_reg_3817;
reg   [7:0] trunc_ln954_4_reg_3822;
reg   [7:0] trunc_ln954_5_reg_3827;
reg   [7:0] trunc_ln954_6_reg_3832;
reg   [7:0] trunc_ln954_7_reg_3837;
reg   [7:0] trunc_ln954_8_reg_3842;
reg   [7:0] trunc_ln954_9_reg_3847;
reg   [7:0] trunc_ln954_s_reg_3852;
reg   [7:0] trunc_ln954_10_reg_3857;
wire   [9:0] pix_70_fu_2171_p1;
wire   [0:0] or_ln948_2_fu_2175_p2;
reg   [7:0] trunc_ln954_11_reg_3871;
reg   [7:0] trunc_ln954_12_reg_3876;
reg   [7:0] trunc_ln954_13_reg_3881;
reg   [7:0] trunc_ln954_14_reg_3886;
reg   [7:0] trunc_ln954_15_reg_3891;
reg   [7:0] trunc_ln954_16_reg_3896;
reg   [7:0] trunc_ln954_17_reg_3901;
reg   [7:0] trunc_ln954_18_reg_3906;
reg   [7:0] trunc_ln954_19_reg_3911;
reg   [7:0] trunc_ln954_20_reg_3916;
reg   [7:0] trunc_ln954_21_reg_3921;
reg   [7:0] trunc_ln954_22_reg_3926;
wire   [9:0] pix_94_fu_2299_p1;
wire   [0:0] or_ln948_3_fu_2303_p2;
wire   [0:0] or_ln948_4_fu_2307_p2;
wire   [0:0] or_ln948_5_fu_2311_p2;
wire   [0:0] or_ln948_6_fu_2315_p2;
wire   [0:0] or_ln948_7_fu_2319_p2;
reg   [7:0] trunc_ln954_31_reg_3956;
reg   [7:0] trunc_ln954_32_reg_3961;
reg   [7:0] trunc_ln954_33_reg_3966;
reg   [7:0] trunc_ln954_34_reg_3971;
wire   [9:0] pix_118_fu_2443_p1;
reg   [7:0] trunc_ln954_35_reg_3981;
reg   [7:0] trunc_ln954_36_reg_3986;
reg   [7:0] trunc_ln954_37_reg_3991;
reg   [7:0] trunc_ln954_38_reg_3996;
reg   [7:0] trunc_ln954_39_reg_4001;
reg   [7:0] trunc_ln954_40_reg_4006;
reg   [7:0] trunc_ln954_41_reg_4011;
reg   [7:0] trunc_ln954_42_reg_4016;
reg   [7:0] trunc_ln954_43_reg_4021;
reg   [7:0] trunc_ln954_44_reg_4026;
reg   [7:0] trunc_ln954_45_reg_4031;
reg   [7:0] trunc_ln954_46_reg_4036;
wire   [9:0] pix_142_fu_2616_p1;
reg   [7:0] trunc_ln954_47_reg_4046;
reg   [7:0] trunc_ln954_48_reg_4051;
reg   [7:0] trunc_ln954_49_reg_4056;
reg   [7:0] trunc_ln954_50_reg_4061;
reg   [7:0] trunc_ln954_51_reg_4066;
reg   [7:0] trunc_ln954_52_reg_4071;
reg   [7:0] trunc_ln954_53_reg_4076;
reg   [7:0] trunc_ln954_54_reg_4081;
reg   [7:0] trunc_ln954_55_reg_4086;
reg   [7:0] trunc_ln954_56_reg_4091;
reg   [7:0] trunc_ln954_57_reg_4096;
reg   [7:0] trunc_ln954_58_reg_4101;
wire   [9:0] pix_166_fu_2740_p1;
reg   [7:0] trunc_ln954_63_reg_4111;
reg   [7:0] trunc_ln954_64_reg_4116;
reg   [7:0] trunc_ln954_65_reg_4121;
reg   [7:0] trunc_ln954_66_reg_4126;
reg   [7:0] trunc_ln954_67_reg_4131;
reg   [7:0] trunc_ln954_68_reg_4136;
reg   [7:0] trunc_ln954_69_reg_4141;
reg   [7:0] trunc_ln954_70_reg_4146;
wire   [9:0] pix_190_fu_2864_p1;
reg    ap_enable_reg_pp0_iter0_reg;
reg    ap_block_pp0_stage0_subdone;
reg   [9:0] ap_phi_reg_pp0_iter0_pix_47_reg_395;
reg   [9:0] ap_phi_reg_pp0_iter0_pix_46_reg_405;
reg   [9:0] ap_phi_reg_pp0_iter0_pix_45_reg_415;
reg   [9:0] ap_phi_reg_pp0_iter0_pix_44_reg_425;
reg   [9:0] ap_phi_reg_pp0_iter0_pix_43_reg_435;
reg   [9:0] ap_phi_reg_pp0_iter0_pix_42_reg_445;
reg   [9:0] ap_phi_reg_pp0_iter0_pix_41_reg_455;
reg   [9:0] ap_phi_reg_pp0_iter0_pix_40_reg_465;
reg   [9:0] ap_phi_reg_pp0_iter0_pix_39_reg_475;
reg   [9:0] ap_phi_reg_pp0_iter0_pix_38_reg_485;
reg   [9:0] ap_phi_reg_pp0_iter0_pix_37_reg_495;
reg   [9:0] ap_phi_reg_pp0_iter0_pix_36_reg_505;
reg   [9:0] ap_phi_reg_pp0_iter0_pix_83_reg_515;
reg   [9:0] ap_phi_reg_pp0_iter0_pix_82_reg_526;
reg   [9:0] ap_phi_reg_pp0_iter0_pix_81_reg_537;
reg   [9:0] ap_phi_reg_pp0_iter0_pix_80_reg_548;
reg   [9:0] ap_phi_reg_pp0_iter0_pix_79_reg_559;
reg   [9:0] ap_phi_reg_pp0_iter0_pix_78_reg_570;
reg   [9:0] ap_phi_reg_pp0_iter0_pix_77_reg_581;
reg   [9:0] ap_phi_reg_pp0_iter0_pix_76_reg_592;
reg   [9:0] ap_phi_reg_pp0_iter0_pix_75_reg_603;
reg   [9:0] ap_phi_reg_pp0_iter0_pix_74_reg_614;
reg   [9:0] ap_phi_reg_pp0_iter0_pix_73_reg_625;
reg   [9:0] ap_phi_reg_pp0_iter0_pix_72_reg_636;
reg   [9:0] ap_phi_reg_pp0_iter0_pix_107_reg_647;
reg   [9:0] ap_phi_reg_pp0_iter0_pix_106_reg_658;
reg   [9:0] ap_phi_reg_pp0_iter0_pix_105_reg_669;
reg   [9:0] ap_phi_reg_pp0_iter0_pix_104_reg_680;
reg   [9:0] ap_phi_reg_pp0_iter0_pix_103_reg_691;
reg   [9:0] ap_phi_reg_pp0_iter0_pix_102_reg_702;
reg   [9:0] ap_phi_reg_pp0_iter0_pix_101_reg_713;
reg   [9:0] ap_phi_reg_pp0_iter0_pix_100_reg_724;
reg   [9:0] ap_phi_reg_pp0_iter0_pix_99_reg_735;
reg   [9:0] ap_phi_reg_pp0_iter0_pix_98_reg_746;
reg   [9:0] ap_phi_reg_pp0_iter0_pix_97_reg_757;
reg   [9:0] ap_phi_reg_pp0_iter0_pix_96_reg_768;
reg   [9:0] ap_phi_reg_pp0_iter0_pix_131_reg_779;
reg   [9:0] ap_phi_reg_pp0_iter0_pix_130_reg_790;
reg   [9:0] ap_phi_reg_pp0_iter0_pix_129_reg_801;
reg   [9:0] ap_phi_reg_pp0_iter0_pix_128_reg_812;
reg   [9:0] ap_phi_reg_pp0_iter0_pix_127_reg_823;
reg   [9:0] ap_phi_reg_pp0_iter0_pix_126_reg_834;
reg   [9:0] ap_phi_reg_pp0_iter0_pix_125_reg_845;
reg   [9:0] ap_phi_reg_pp0_iter0_pix_124_reg_856;
reg   [9:0] ap_phi_reg_pp0_iter0_pix_123_reg_867;
reg   [9:0] ap_phi_reg_pp0_iter0_pix_122_reg_878;
reg   [9:0] ap_phi_reg_pp0_iter0_pix_121_reg_889;
reg   [9:0] ap_phi_reg_pp0_iter0_pix_120_reg_900;
reg   [9:0] ap_phi_reg_pp0_iter0_pix_155_reg_911;
reg   [9:0] ap_phi_reg_pp0_iter0_pix_154_reg_922;
reg   [9:0] ap_phi_reg_pp0_iter0_pix_153_reg_933;
reg   [9:0] ap_phi_reg_pp0_iter0_pix_152_reg_944;
reg   [9:0] ap_phi_reg_pp0_iter0_pix_151_reg_955;
reg   [9:0] ap_phi_reg_pp0_iter0_pix_150_reg_966;
reg   [9:0] ap_phi_reg_pp0_iter0_pix_149_reg_977;
reg   [9:0] ap_phi_reg_pp0_iter0_pix_148_reg_988;
reg   [9:0] ap_phi_reg_pp0_iter0_pix_147_reg_999;
reg   [9:0] ap_phi_reg_pp0_iter0_pix_146_reg_1010;
reg   [9:0] ap_phi_reg_pp0_iter0_pix_145_reg_1021;
reg   [9:0] ap_phi_reg_pp0_iter0_pix_144_reg_1032;
reg   [9:0] ap_phi_reg_pp0_iter0_pix_179_reg_1043;
reg   [9:0] ap_phi_reg_pp0_iter0_pix_178_reg_1054;
reg   [9:0] ap_phi_reg_pp0_iter0_pix_177_reg_1065;
reg   [9:0] ap_phi_reg_pp0_iter0_pix_176_reg_1076;
reg   [9:0] ap_phi_reg_pp0_iter0_pix_175_reg_1087;
reg   [9:0] ap_phi_reg_pp0_iter0_pix_174_reg_1098;
reg   [9:0] ap_phi_reg_pp0_iter0_pix_173_reg_1109;
reg   [9:0] ap_phi_reg_pp0_iter0_pix_172_reg_1120;
reg   [9:0] ap_phi_reg_pp0_iter0_pix_171_reg_1131;
reg   [9:0] ap_phi_reg_pp0_iter0_pix_170_reg_1142;
reg   [9:0] ap_phi_reg_pp0_iter0_pix_169_reg_1153;
reg   [9:0] ap_phi_reg_pp0_iter0_pix_168_reg_1164;
wire   [9:0] ap_phi_reg_pp0_iter0_pix_203_reg_1175;
reg   [9:0] ap_phi_reg_pp0_iter1_pix_203_reg_1175;
wire   [9:0] ap_phi_reg_pp0_iter0_pix_202_reg_1185;
reg   [9:0] ap_phi_reg_pp0_iter1_pix_202_reg_1185;
wire   [9:0] ap_phi_reg_pp0_iter0_pix_201_reg_1195;
reg   [9:0] ap_phi_reg_pp0_iter1_pix_201_reg_1195;
wire   [9:0] ap_phi_reg_pp0_iter0_pix_200_reg_1205;
reg   [9:0] ap_phi_reg_pp0_iter1_pix_200_reg_1205;
wire   [9:0] ap_phi_reg_pp0_iter0_pix_199_reg_1215;
reg   [9:0] ap_phi_reg_pp0_iter1_pix_199_reg_1215;
wire   [9:0] ap_phi_reg_pp0_iter0_pix_198_reg_1225;
reg   [9:0] ap_phi_reg_pp0_iter1_pix_198_reg_1225;
wire   [9:0] ap_phi_reg_pp0_iter0_pix_197_reg_1235;
reg   [9:0] ap_phi_reg_pp0_iter1_pix_197_reg_1235;
wire   [9:0] ap_phi_reg_pp0_iter0_pix_196_reg_1245;
reg   [9:0] ap_phi_reg_pp0_iter1_pix_196_reg_1245;
wire   [9:0] ap_phi_reg_pp0_iter0_pix_195_reg_1255;
reg   [9:0] ap_phi_reg_pp0_iter1_pix_195_reg_1255;
wire   [9:0] ap_phi_reg_pp0_iter0_pix_194_reg_1265;
reg   [9:0] ap_phi_reg_pp0_iter1_pix_194_reg_1265;
wire   [9:0] ap_phi_reg_pp0_iter0_pix_193_reg_1275;
reg   [9:0] ap_phi_reg_pp0_iter1_pix_193_reg_1275;
wire   [9:0] ap_phi_reg_pp0_iter0_pix_192_reg_1285;
reg   [9:0] ap_phi_reg_pp0_iter1_pix_192_reg_1285;
reg   [9:0] ap_phi_mux_pix_227_phi_fu_1298_p4;
wire   [9:0] ap_phi_reg_pp0_iter1_pix_227_reg_1295;
reg   [9:0] ap_phi_mux_pix_226_phi_fu_1308_p4;
wire   [9:0] ap_phi_reg_pp0_iter1_pix_226_reg_1305;
reg   [9:0] ap_phi_mux_pix_225_phi_fu_1318_p4;
wire   [9:0] ap_phi_reg_pp0_iter1_pix_225_reg_1315;
reg   [9:0] ap_phi_mux_pix_224_phi_fu_1328_p4;
wire   [9:0] ap_phi_reg_pp0_iter1_pix_224_reg_1325;
reg   [9:0] ap_phi_mux_pix_223_phi_fu_1338_p4;
wire   [9:0] ap_phi_reg_pp0_iter1_pix_223_reg_1335;
reg   [9:0] ap_phi_mux_pix_222_phi_fu_1348_p4;
wire   [9:0] ap_phi_reg_pp0_iter1_pix_222_reg_1345;
reg   [9:0] ap_phi_mux_pix_221_phi_fu_1358_p4;
wire   [9:0] ap_phi_reg_pp0_iter1_pix_221_reg_1355;
reg   [9:0] ap_phi_mux_pix_220_phi_fu_1368_p4;
wire   [9:0] ap_phi_reg_pp0_iter1_pix_220_reg_1365;
reg   [9:0] ap_phi_mux_pix_219_phi_fu_1378_p4;
wire   [9:0] ap_phi_reg_pp0_iter1_pix_219_reg_1375;
reg   [9:0] ap_phi_mux_pix_218_phi_fu_1388_p4;
wire   [9:0] ap_phi_reg_pp0_iter1_pix_218_reg_1385;
reg   [9:0] ap_phi_mux_pix_217_phi_fu_1398_p4;
wire   [9:0] ap_phi_reg_pp0_iter1_pix_217_reg_1395;
reg   [9:0] ap_phi_mux_pix_216_phi_fu_1408_p4;
wire   [9:0] pix_214_fu_3035_p1;
wire   [9:0] ap_phi_reg_pp0_iter1_pix_216_reg_1405;
reg   [9:0] x_fu_180;
wire   [9:0] x_2_fu_1913_p2;
wire    ap_loop_init;
reg   [9:0] ap_sig_allocacmp_x_1;
reg   [9:0] pix_fu_184;
reg   [9:0] pix_1_fu_188;
reg   [9:0] pix_2_fu_192;
reg   [9:0] pix_3_fu_196;
reg   [9:0] pix_4_fu_200;
reg   [9:0] pix_5_fu_204;
reg   [9:0] pix_6_fu_208;
reg   [9:0] pix_7_fu_212;
reg   [9:0] pix_8_fu_216;
reg   [9:0] pix_9_fu_220;
reg   [9:0] pix_10_fu_224;
reg   [9:0] pix_11_fu_228;
wire   [255:0] p_s_fu_2447_p33;
reg    ap_block_pp0_stage4_01001;
wire   [255:0] p_1_fu_2868_p33;
reg    ap_block_pp0_stage7_01001;
wire   [255:0] p_0_fu_3160_p33;
reg    ap_block_pp0_stage0_01001;
wire   [10:0] zext_ln943_fu_1919_p1;
wire   [7:0] trunc_ln954_30_fu_2393_p4;
wire   [7:0] trunc_ln954_29_fu_2383_p4;
wire   [7:0] trunc_ln954_28_fu_2373_p4;
wire   [7:0] trunc_ln954_27_fu_2363_p4;
wire   [7:0] trunc_ln954_26_fu_2353_p4;
wire   [7:0] trunc_ln954_25_fu_2343_p4;
wire   [7:0] trunc_ln954_24_fu_2333_p4;
wire   [7:0] trunc_ln954_23_fu_2323_p4;
wire   [7:0] trunc_ln954_62_fu_2774_p4;
wire   [7:0] trunc_ln954_61_fu_2764_p4;
wire   [7:0] trunc_ln954_60_fu_2754_p4;
wire   [7:0] trunc_ln954_59_fu_2744_p4;
wire   [7:0] trunc_ln954_94_fu_3150_p4;
wire   [7:0] trunc_ln954_93_fu_3140_p4;
wire   [7:0] trunc_ln954_92_fu_3130_p4;
wire   [7:0] trunc_ln954_91_fu_3120_p4;
wire   [7:0] trunc_ln954_90_fu_3110_p4;
wire   [7:0] trunc_ln954_89_fu_3100_p4;
wire   [7:0] trunc_ln954_88_fu_3090_p4;
wire   [7:0] trunc_ln954_87_fu_3080_p4;
wire   [7:0] trunc_ln954_86_fu_3070_p4;
wire   [7:0] trunc_ln954_85_fu_3060_p4;
wire   [7:0] trunc_ln954_84_fu_3050_p4;
wire   [7:0] trunc_ln954_83_fu_3040_p4;
wire   [7:0] trunc_ln954_82_fu_3023_p4;
wire   [7:0] trunc_ln954_81_fu_3013_p4;
wire   [7:0] trunc_ln954_80_fu_3003_p4;
wire   [7:0] trunc_ln954_79_fu_2993_p4;
wire   [7:0] trunc_ln954_78_fu_2983_p4;
wire   [7:0] trunc_ln954_77_fu_2973_p4;
wire   [7:0] trunc_ln954_76_fu_2963_p4;
wire   [7:0] trunc_ln954_75_fu_2953_p4;
wire   [7:0] trunc_ln954_74_fu_2943_p4;
wire   [7:0] trunc_ln954_73_fu_2933_p4;
wire   [7:0] trunc_ln954_72_fu_2923_p4;
wire   [7:0] trunc_ln954_71_fu_2913_p4;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg   [7:0] ap_NS_fsm;
reg    ap_idle_pp0_1to1;
reg    ap_block_pp0_stage2_subdone;
reg    ap_block_pp0_stage3_subdone;
reg    ap_block_pp0_stage4_subdone;
reg    ap_block_pp0_stage5_subdone;
reg    ap_block_pp0_stage6_subdone;
wire    ap_enable_pp0;
wire    ap_start_int;
reg    ap_condition_1938;
reg    ap_condition_1942;
reg    ap_condition_1946;
reg    ap_condition_1950;
reg    ap_condition_1955;
reg    ap_condition_1959;
reg    ap_condition_493;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 8'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter0_reg = 1'b0;
#0 x_fu_180 = 10'd0;
#0 pix_fu_184 = 10'd0;
#0 pix_1_fu_188 = 10'd0;
#0 pix_2_fu_192 = 10'd0;
#0 pix_3_fu_196 = 10'd0;
#0 pix_4_fu_200 = 10'd0;
#0 pix_5_fu_204 = 10'd0;
#0 pix_6_fu_208 = 10'd0;
#0 pix_7_fu_212 = 10'd0;
#0 pix_8_fu_216 = 10'd0;
#0 pix_9_fu_220 = 10'd0;
#0 pix_10_fu_224 = 10'd0;
#0 pix_11_fu_228 = 10'd0;
#0 ap_done_reg = 1'b0;
end

dpss_vck190_pt_v_frmbuf_wr_0_0_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage1),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage1)) begin
            ap_enable_reg_pp0_iter0_reg <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            ap_enable_reg_pp0_iter0_reg <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage7_subdone) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1938)) begin
        if ((or_ln948_2_reg_3867 == 1'd0)) begin
            ap_phi_reg_pp0_iter0_pix_100_reg_724 <= ap_phi_reg_pp0_iter0_pix_76_reg_592;
        end else if ((or_ln948_2_reg_3867 == 1'd1)) begin
            ap_phi_reg_pp0_iter0_pix_100_reg_724 <= {{img_dout[49:40]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1938)) begin
        if ((or_ln948_2_reg_3867 == 1'd0)) begin
            ap_phi_reg_pp0_iter0_pix_101_reg_713 <= ap_phi_reg_pp0_iter0_pix_77_reg_581;
        end else if ((or_ln948_2_reg_3867 == 1'd1)) begin
            ap_phi_reg_pp0_iter0_pix_101_reg_713 <= {{img_dout[59:50]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1938)) begin
        if ((or_ln948_2_reg_3867 == 1'd0)) begin
            ap_phi_reg_pp0_iter0_pix_102_reg_702 <= ap_phi_reg_pp0_iter0_pix_78_reg_570;
        end else if ((or_ln948_2_reg_3867 == 1'd1)) begin
            ap_phi_reg_pp0_iter0_pix_102_reg_702 <= {{img_dout[69:60]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1938)) begin
        if ((or_ln948_2_reg_3867 == 1'd0)) begin
            ap_phi_reg_pp0_iter0_pix_103_reg_691 <= ap_phi_reg_pp0_iter0_pix_79_reg_559;
        end else if ((or_ln948_2_reg_3867 == 1'd1)) begin
            ap_phi_reg_pp0_iter0_pix_103_reg_691 <= {{img_dout[79:70]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1938)) begin
        if ((or_ln948_2_reg_3867 == 1'd0)) begin
            ap_phi_reg_pp0_iter0_pix_104_reg_680 <= ap_phi_reg_pp0_iter0_pix_80_reg_548;
        end else if ((or_ln948_2_reg_3867 == 1'd1)) begin
            ap_phi_reg_pp0_iter0_pix_104_reg_680 <= {{img_dout[89:80]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1938)) begin
        if ((or_ln948_2_reg_3867 == 1'd0)) begin
            ap_phi_reg_pp0_iter0_pix_105_reg_669 <= ap_phi_reg_pp0_iter0_pix_81_reg_537;
        end else if ((or_ln948_2_reg_3867 == 1'd1)) begin
            ap_phi_reg_pp0_iter0_pix_105_reg_669 <= {{img_dout[99:90]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1938)) begin
        if ((or_ln948_2_reg_3867 == 1'd0)) begin
            ap_phi_reg_pp0_iter0_pix_106_reg_658 <= ap_phi_reg_pp0_iter0_pix_82_reg_526;
        end else if ((or_ln948_2_reg_3867 == 1'd1)) begin
            ap_phi_reg_pp0_iter0_pix_106_reg_658 <= {{img_dout[109:100]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1938)) begin
        if ((or_ln948_2_reg_3867 == 1'd0)) begin
            ap_phi_reg_pp0_iter0_pix_107_reg_647 <= ap_phi_reg_pp0_iter0_pix_83_reg_515;
        end else if ((or_ln948_2_reg_3867 == 1'd1)) begin
            ap_phi_reg_pp0_iter0_pix_107_reg_647 <= {{img_dout[119:110]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1942)) begin
        if ((or_ln948_3_reg_3936 == 1'd0)) begin
            ap_phi_reg_pp0_iter0_pix_120_reg_900 <= ap_phi_reg_pp0_iter0_pix_96_reg_768;
        end else if ((or_ln948_3_reg_3936 == 1'd1)) begin
            ap_phi_reg_pp0_iter0_pix_120_reg_900 <= pix_118_fu_2443_p1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1942)) begin
        if ((or_ln948_3_reg_3936 == 1'd0)) begin
            ap_phi_reg_pp0_iter0_pix_121_reg_889 <= ap_phi_reg_pp0_iter0_pix_97_reg_757;
        end else if ((or_ln948_3_reg_3936 == 1'd1)) begin
            ap_phi_reg_pp0_iter0_pix_121_reg_889 <= {{img_dout[19:10]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1942)) begin
        if ((or_ln948_3_reg_3936 == 1'd0)) begin
            ap_phi_reg_pp0_iter0_pix_122_reg_878 <= ap_phi_reg_pp0_iter0_pix_98_reg_746;
        end else if ((or_ln948_3_reg_3936 == 1'd1)) begin
            ap_phi_reg_pp0_iter0_pix_122_reg_878 <= {{img_dout[29:20]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1942)) begin
        if ((or_ln948_3_reg_3936 == 1'd0)) begin
            ap_phi_reg_pp0_iter0_pix_123_reg_867 <= ap_phi_reg_pp0_iter0_pix_99_reg_735;
        end else if ((or_ln948_3_reg_3936 == 1'd1)) begin
            ap_phi_reg_pp0_iter0_pix_123_reg_867 <= {{img_dout[39:30]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1942)) begin
        if ((or_ln948_3_reg_3936 == 1'd0)) begin
            ap_phi_reg_pp0_iter0_pix_124_reg_856 <= ap_phi_reg_pp0_iter0_pix_100_reg_724;
        end else if ((or_ln948_3_reg_3936 == 1'd1)) begin
            ap_phi_reg_pp0_iter0_pix_124_reg_856 <= {{img_dout[49:40]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1942)) begin
        if ((or_ln948_3_reg_3936 == 1'd0)) begin
            ap_phi_reg_pp0_iter0_pix_125_reg_845 <= ap_phi_reg_pp0_iter0_pix_101_reg_713;
        end else if ((or_ln948_3_reg_3936 == 1'd1)) begin
            ap_phi_reg_pp0_iter0_pix_125_reg_845 <= {{img_dout[59:50]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1942)) begin
        if ((or_ln948_3_reg_3936 == 1'd0)) begin
            ap_phi_reg_pp0_iter0_pix_126_reg_834 <= ap_phi_reg_pp0_iter0_pix_102_reg_702;
        end else if ((or_ln948_3_reg_3936 == 1'd1)) begin
            ap_phi_reg_pp0_iter0_pix_126_reg_834 <= {{img_dout[69:60]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1942)) begin
        if ((or_ln948_3_reg_3936 == 1'd0)) begin
            ap_phi_reg_pp0_iter0_pix_127_reg_823 <= ap_phi_reg_pp0_iter0_pix_103_reg_691;
        end else if ((or_ln948_3_reg_3936 == 1'd1)) begin
            ap_phi_reg_pp0_iter0_pix_127_reg_823 <= {{img_dout[79:70]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1942)) begin
        if ((or_ln948_3_reg_3936 == 1'd0)) begin
            ap_phi_reg_pp0_iter0_pix_128_reg_812 <= ap_phi_reg_pp0_iter0_pix_104_reg_680;
        end else if ((or_ln948_3_reg_3936 == 1'd1)) begin
            ap_phi_reg_pp0_iter0_pix_128_reg_812 <= {{img_dout[89:80]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1942)) begin
        if ((or_ln948_3_reg_3936 == 1'd0)) begin
            ap_phi_reg_pp0_iter0_pix_129_reg_801 <= ap_phi_reg_pp0_iter0_pix_105_reg_669;
        end else if ((or_ln948_3_reg_3936 == 1'd1)) begin
            ap_phi_reg_pp0_iter0_pix_129_reg_801 <= {{img_dout[99:90]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1942)) begin
        if ((or_ln948_3_reg_3936 == 1'd0)) begin
            ap_phi_reg_pp0_iter0_pix_130_reg_790 <= ap_phi_reg_pp0_iter0_pix_106_reg_658;
        end else if ((or_ln948_3_reg_3936 == 1'd1)) begin
            ap_phi_reg_pp0_iter0_pix_130_reg_790 <= {{img_dout[109:100]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1942)) begin
        if ((or_ln948_3_reg_3936 == 1'd0)) begin
            ap_phi_reg_pp0_iter0_pix_131_reg_779 <= ap_phi_reg_pp0_iter0_pix_107_reg_647;
        end else if ((or_ln948_3_reg_3936 == 1'd1)) begin
            ap_phi_reg_pp0_iter0_pix_131_reg_779 <= {{img_dout[119:110]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1946)) begin
        if ((or_ln948_4_reg_3940 == 1'd0)) begin
            ap_phi_reg_pp0_iter0_pix_144_reg_1032 <= ap_phi_reg_pp0_iter0_pix_120_reg_900;
        end else if ((or_ln948_4_reg_3940 == 1'd1)) begin
            ap_phi_reg_pp0_iter0_pix_144_reg_1032 <= pix_142_fu_2616_p1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1946)) begin
        if ((or_ln948_4_reg_3940 == 1'd0)) begin
            ap_phi_reg_pp0_iter0_pix_145_reg_1021 <= ap_phi_reg_pp0_iter0_pix_121_reg_889;
        end else if ((or_ln948_4_reg_3940 == 1'd1)) begin
            ap_phi_reg_pp0_iter0_pix_145_reg_1021 <= {{img_dout[19:10]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1946)) begin
        if ((or_ln948_4_reg_3940 == 1'd0)) begin
            ap_phi_reg_pp0_iter0_pix_146_reg_1010 <= ap_phi_reg_pp0_iter0_pix_122_reg_878;
        end else if ((or_ln948_4_reg_3940 == 1'd1)) begin
            ap_phi_reg_pp0_iter0_pix_146_reg_1010 <= {{img_dout[29:20]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1946)) begin
        if ((or_ln948_4_reg_3940 == 1'd0)) begin
            ap_phi_reg_pp0_iter0_pix_147_reg_999 <= ap_phi_reg_pp0_iter0_pix_123_reg_867;
        end else if ((or_ln948_4_reg_3940 == 1'd1)) begin
            ap_phi_reg_pp0_iter0_pix_147_reg_999 <= {{img_dout[39:30]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1946)) begin
        if ((or_ln948_4_reg_3940 == 1'd0)) begin
            ap_phi_reg_pp0_iter0_pix_148_reg_988 <= ap_phi_reg_pp0_iter0_pix_124_reg_856;
        end else if ((or_ln948_4_reg_3940 == 1'd1)) begin
            ap_phi_reg_pp0_iter0_pix_148_reg_988 <= {{img_dout[49:40]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1946)) begin
        if ((or_ln948_4_reg_3940 == 1'd0)) begin
            ap_phi_reg_pp0_iter0_pix_149_reg_977 <= ap_phi_reg_pp0_iter0_pix_125_reg_845;
        end else if ((or_ln948_4_reg_3940 == 1'd1)) begin
            ap_phi_reg_pp0_iter0_pix_149_reg_977 <= {{img_dout[59:50]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1946)) begin
        if ((or_ln948_4_reg_3940 == 1'd0)) begin
            ap_phi_reg_pp0_iter0_pix_150_reg_966 <= ap_phi_reg_pp0_iter0_pix_126_reg_834;
        end else if ((or_ln948_4_reg_3940 == 1'd1)) begin
            ap_phi_reg_pp0_iter0_pix_150_reg_966 <= {{img_dout[69:60]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1946)) begin
        if ((or_ln948_4_reg_3940 == 1'd0)) begin
            ap_phi_reg_pp0_iter0_pix_151_reg_955 <= ap_phi_reg_pp0_iter0_pix_127_reg_823;
        end else if ((or_ln948_4_reg_3940 == 1'd1)) begin
            ap_phi_reg_pp0_iter0_pix_151_reg_955 <= {{img_dout[79:70]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1946)) begin
        if ((or_ln948_4_reg_3940 == 1'd0)) begin
            ap_phi_reg_pp0_iter0_pix_152_reg_944 <= ap_phi_reg_pp0_iter0_pix_128_reg_812;
        end else if ((or_ln948_4_reg_3940 == 1'd1)) begin
            ap_phi_reg_pp0_iter0_pix_152_reg_944 <= {{img_dout[89:80]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1946)) begin
        if ((or_ln948_4_reg_3940 == 1'd0)) begin
            ap_phi_reg_pp0_iter0_pix_153_reg_933 <= ap_phi_reg_pp0_iter0_pix_129_reg_801;
        end else if ((or_ln948_4_reg_3940 == 1'd1)) begin
            ap_phi_reg_pp0_iter0_pix_153_reg_933 <= {{img_dout[99:90]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1946)) begin
        if ((or_ln948_4_reg_3940 == 1'd0)) begin
            ap_phi_reg_pp0_iter0_pix_154_reg_922 <= ap_phi_reg_pp0_iter0_pix_130_reg_790;
        end else if ((or_ln948_4_reg_3940 == 1'd1)) begin
            ap_phi_reg_pp0_iter0_pix_154_reg_922 <= {{img_dout[109:100]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1946)) begin
        if ((or_ln948_4_reg_3940 == 1'd0)) begin
            ap_phi_reg_pp0_iter0_pix_155_reg_911 <= ap_phi_reg_pp0_iter0_pix_131_reg_779;
        end else if ((or_ln948_4_reg_3940 == 1'd1)) begin
            ap_phi_reg_pp0_iter0_pix_155_reg_911 <= {{img_dout[119:110]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1950)) begin
        if ((or_ln948_5_reg_3944 == 1'd0)) begin
            ap_phi_reg_pp0_iter0_pix_168_reg_1164 <= ap_phi_reg_pp0_iter0_pix_144_reg_1032;
        end else if ((or_ln948_5_reg_3944 == 1'd1)) begin
            ap_phi_reg_pp0_iter0_pix_168_reg_1164 <= pix_166_fu_2740_p1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1950)) begin
        if ((or_ln948_5_reg_3944 == 1'd0)) begin
            ap_phi_reg_pp0_iter0_pix_169_reg_1153 <= ap_phi_reg_pp0_iter0_pix_145_reg_1021;
        end else if ((or_ln948_5_reg_3944 == 1'd1)) begin
            ap_phi_reg_pp0_iter0_pix_169_reg_1153 <= {{img_dout[19:10]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1950)) begin
        if ((or_ln948_5_reg_3944 == 1'd0)) begin
            ap_phi_reg_pp0_iter0_pix_170_reg_1142 <= ap_phi_reg_pp0_iter0_pix_146_reg_1010;
        end else if ((or_ln948_5_reg_3944 == 1'd1)) begin
            ap_phi_reg_pp0_iter0_pix_170_reg_1142 <= {{img_dout[29:20]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1950)) begin
        if ((or_ln948_5_reg_3944 == 1'd0)) begin
            ap_phi_reg_pp0_iter0_pix_171_reg_1131 <= ap_phi_reg_pp0_iter0_pix_147_reg_999;
        end else if ((or_ln948_5_reg_3944 == 1'd1)) begin
            ap_phi_reg_pp0_iter0_pix_171_reg_1131 <= {{img_dout[39:30]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1950)) begin
        if ((or_ln948_5_reg_3944 == 1'd0)) begin
            ap_phi_reg_pp0_iter0_pix_172_reg_1120 <= ap_phi_reg_pp0_iter0_pix_148_reg_988;
        end else if ((or_ln948_5_reg_3944 == 1'd1)) begin
            ap_phi_reg_pp0_iter0_pix_172_reg_1120 <= {{img_dout[49:40]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1950)) begin
        if ((or_ln948_5_reg_3944 == 1'd0)) begin
            ap_phi_reg_pp0_iter0_pix_173_reg_1109 <= ap_phi_reg_pp0_iter0_pix_149_reg_977;
        end else if ((or_ln948_5_reg_3944 == 1'd1)) begin
            ap_phi_reg_pp0_iter0_pix_173_reg_1109 <= {{img_dout[59:50]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1950)) begin
        if ((or_ln948_5_reg_3944 == 1'd0)) begin
            ap_phi_reg_pp0_iter0_pix_174_reg_1098 <= ap_phi_reg_pp0_iter0_pix_150_reg_966;
        end else if ((or_ln948_5_reg_3944 == 1'd1)) begin
            ap_phi_reg_pp0_iter0_pix_174_reg_1098 <= {{img_dout[69:60]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1950)) begin
        if ((or_ln948_5_reg_3944 == 1'd0)) begin
            ap_phi_reg_pp0_iter0_pix_175_reg_1087 <= ap_phi_reg_pp0_iter0_pix_151_reg_955;
        end else if ((or_ln948_5_reg_3944 == 1'd1)) begin
            ap_phi_reg_pp0_iter0_pix_175_reg_1087 <= {{img_dout[79:70]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1950)) begin
        if ((or_ln948_5_reg_3944 == 1'd0)) begin
            ap_phi_reg_pp0_iter0_pix_176_reg_1076 <= ap_phi_reg_pp0_iter0_pix_152_reg_944;
        end else if ((or_ln948_5_reg_3944 == 1'd1)) begin
            ap_phi_reg_pp0_iter0_pix_176_reg_1076 <= {{img_dout[89:80]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1950)) begin
        if ((or_ln948_5_reg_3944 == 1'd0)) begin
            ap_phi_reg_pp0_iter0_pix_177_reg_1065 <= ap_phi_reg_pp0_iter0_pix_153_reg_933;
        end else if ((or_ln948_5_reg_3944 == 1'd1)) begin
            ap_phi_reg_pp0_iter0_pix_177_reg_1065 <= {{img_dout[99:90]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1950)) begin
        if ((or_ln948_5_reg_3944 == 1'd0)) begin
            ap_phi_reg_pp0_iter0_pix_178_reg_1054 <= ap_phi_reg_pp0_iter0_pix_154_reg_922;
        end else if ((or_ln948_5_reg_3944 == 1'd1)) begin
            ap_phi_reg_pp0_iter0_pix_178_reg_1054 <= {{img_dout[109:100]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1950)) begin
        if ((or_ln948_5_reg_3944 == 1'd0)) begin
            ap_phi_reg_pp0_iter0_pix_179_reg_1043 <= ap_phi_reg_pp0_iter0_pix_155_reg_911;
        end else if ((or_ln948_5_reg_3944 == 1'd1)) begin
            ap_phi_reg_pp0_iter0_pix_179_reg_1043 <= {{img_dout[119:110]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1955)) begin
        if ((or_ln948_reg_3717 == 1'd0)) begin
            ap_phi_reg_pp0_iter0_pix_36_reg_505 <= pix_fu_184;
        end else if ((or_ln948_reg_3717 == 1'd1)) begin
            ap_phi_reg_pp0_iter0_pix_36_reg_505 <= pix_34_fu_2043_p1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1955)) begin
        if ((or_ln948_reg_3717 == 1'd0)) begin
            ap_phi_reg_pp0_iter0_pix_37_reg_495 <= pix_1_fu_188;
        end else if ((or_ln948_reg_3717 == 1'd1)) begin
            ap_phi_reg_pp0_iter0_pix_37_reg_495 <= {{img_dout[19:10]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1955)) begin
        if ((or_ln948_reg_3717 == 1'd0)) begin
            ap_phi_reg_pp0_iter0_pix_38_reg_485 <= pix_2_fu_192;
        end else if ((or_ln948_reg_3717 == 1'd1)) begin
            ap_phi_reg_pp0_iter0_pix_38_reg_485 <= {{img_dout[29:20]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1955)) begin
        if ((or_ln948_reg_3717 == 1'd0)) begin
            ap_phi_reg_pp0_iter0_pix_39_reg_475 <= pix_3_fu_196;
        end else if ((or_ln948_reg_3717 == 1'd1)) begin
            ap_phi_reg_pp0_iter0_pix_39_reg_475 <= {{img_dout[39:30]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1955)) begin
        if ((or_ln948_reg_3717 == 1'd0)) begin
            ap_phi_reg_pp0_iter0_pix_40_reg_465 <= pix_4_fu_200;
        end else if ((or_ln948_reg_3717 == 1'd1)) begin
            ap_phi_reg_pp0_iter0_pix_40_reg_465 <= {{img_dout[49:40]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1955)) begin
        if ((or_ln948_reg_3717 == 1'd0)) begin
            ap_phi_reg_pp0_iter0_pix_41_reg_455 <= pix_5_fu_204;
        end else if ((or_ln948_reg_3717 == 1'd1)) begin
            ap_phi_reg_pp0_iter0_pix_41_reg_455 <= {{img_dout[59:50]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1955)) begin
        if ((or_ln948_reg_3717 == 1'd0)) begin
            ap_phi_reg_pp0_iter0_pix_42_reg_445 <= pix_6_fu_208;
        end else if ((or_ln948_reg_3717 == 1'd1)) begin
            ap_phi_reg_pp0_iter0_pix_42_reg_445 <= {{img_dout[69:60]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1955)) begin
        if ((or_ln948_reg_3717 == 1'd0)) begin
            ap_phi_reg_pp0_iter0_pix_43_reg_435 <= pix_7_fu_212;
        end else if ((or_ln948_reg_3717 == 1'd1)) begin
            ap_phi_reg_pp0_iter0_pix_43_reg_435 <= {{img_dout[79:70]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1955)) begin
        if ((or_ln948_reg_3717 == 1'd0)) begin
            ap_phi_reg_pp0_iter0_pix_44_reg_425 <= pix_8_fu_216;
        end else if ((or_ln948_reg_3717 == 1'd1)) begin
            ap_phi_reg_pp0_iter0_pix_44_reg_425 <= {{img_dout[89:80]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1955)) begin
        if ((or_ln948_reg_3717 == 1'd0)) begin
            ap_phi_reg_pp0_iter0_pix_45_reg_415 <= pix_9_fu_220;
        end else if ((or_ln948_reg_3717 == 1'd1)) begin
            ap_phi_reg_pp0_iter0_pix_45_reg_415 <= {{img_dout[99:90]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1955)) begin
        if ((or_ln948_reg_3717 == 1'd0)) begin
            ap_phi_reg_pp0_iter0_pix_46_reg_405 <= pix_10_fu_224;
        end else if ((or_ln948_reg_3717 == 1'd1)) begin
            ap_phi_reg_pp0_iter0_pix_46_reg_405 <= {{img_dout[109:100]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1955)) begin
        if ((or_ln948_reg_3717 == 1'd0)) begin
            ap_phi_reg_pp0_iter0_pix_47_reg_395 <= pix_11_fu_228;
        end else if ((or_ln948_reg_3717 == 1'd1)) begin
            ap_phi_reg_pp0_iter0_pix_47_reg_395 <= {{img_dout[119:110]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1959)) begin
        if ((or_ln948_1_reg_3798 == 1'd0)) begin
            ap_phi_reg_pp0_iter0_pix_72_reg_636 <= ap_phi_reg_pp0_iter0_pix_36_reg_505;
        end else if ((or_ln948_1_reg_3798 == 1'd1)) begin
            ap_phi_reg_pp0_iter0_pix_72_reg_636 <= pix_70_fu_2171_p1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1959)) begin
        if ((or_ln948_1_reg_3798 == 1'd0)) begin
            ap_phi_reg_pp0_iter0_pix_73_reg_625 <= ap_phi_reg_pp0_iter0_pix_37_reg_495;
        end else if ((or_ln948_1_reg_3798 == 1'd1)) begin
            ap_phi_reg_pp0_iter0_pix_73_reg_625 <= {{img_dout[19:10]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1959)) begin
        if ((or_ln948_1_reg_3798 == 1'd0)) begin
            ap_phi_reg_pp0_iter0_pix_74_reg_614 <= ap_phi_reg_pp0_iter0_pix_38_reg_485;
        end else if ((or_ln948_1_reg_3798 == 1'd1)) begin
            ap_phi_reg_pp0_iter0_pix_74_reg_614 <= {{img_dout[29:20]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1959)) begin
        if ((or_ln948_1_reg_3798 == 1'd0)) begin
            ap_phi_reg_pp0_iter0_pix_75_reg_603 <= ap_phi_reg_pp0_iter0_pix_39_reg_475;
        end else if ((or_ln948_1_reg_3798 == 1'd1)) begin
            ap_phi_reg_pp0_iter0_pix_75_reg_603 <= {{img_dout[39:30]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1959)) begin
        if ((or_ln948_1_reg_3798 == 1'd0)) begin
            ap_phi_reg_pp0_iter0_pix_76_reg_592 <= ap_phi_reg_pp0_iter0_pix_40_reg_465;
        end else if ((or_ln948_1_reg_3798 == 1'd1)) begin
            ap_phi_reg_pp0_iter0_pix_76_reg_592 <= {{img_dout[49:40]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1959)) begin
        if ((or_ln948_1_reg_3798 == 1'd0)) begin
            ap_phi_reg_pp0_iter0_pix_77_reg_581 <= ap_phi_reg_pp0_iter0_pix_41_reg_455;
        end else if ((or_ln948_1_reg_3798 == 1'd1)) begin
            ap_phi_reg_pp0_iter0_pix_77_reg_581 <= {{img_dout[59:50]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1959)) begin
        if ((or_ln948_1_reg_3798 == 1'd0)) begin
            ap_phi_reg_pp0_iter0_pix_78_reg_570 <= ap_phi_reg_pp0_iter0_pix_42_reg_445;
        end else if ((or_ln948_1_reg_3798 == 1'd1)) begin
            ap_phi_reg_pp0_iter0_pix_78_reg_570 <= {{img_dout[69:60]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1959)) begin
        if ((or_ln948_1_reg_3798 == 1'd0)) begin
            ap_phi_reg_pp0_iter0_pix_79_reg_559 <= ap_phi_reg_pp0_iter0_pix_43_reg_435;
        end else if ((or_ln948_1_reg_3798 == 1'd1)) begin
            ap_phi_reg_pp0_iter0_pix_79_reg_559 <= {{img_dout[79:70]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1959)) begin
        if ((or_ln948_1_reg_3798 == 1'd0)) begin
            ap_phi_reg_pp0_iter0_pix_80_reg_548 <= ap_phi_reg_pp0_iter0_pix_44_reg_425;
        end else if ((or_ln948_1_reg_3798 == 1'd1)) begin
            ap_phi_reg_pp0_iter0_pix_80_reg_548 <= {{img_dout[89:80]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1959)) begin
        if ((or_ln948_1_reg_3798 == 1'd0)) begin
            ap_phi_reg_pp0_iter0_pix_81_reg_537 <= ap_phi_reg_pp0_iter0_pix_45_reg_415;
        end else if ((or_ln948_1_reg_3798 == 1'd1)) begin
            ap_phi_reg_pp0_iter0_pix_81_reg_537 <= {{img_dout[99:90]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1959)) begin
        if ((or_ln948_1_reg_3798 == 1'd0)) begin
            ap_phi_reg_pp0_iter0_pix_82_reg_526 <= ap_phi_reg_pp0_iter0_pix_46_reg_405;
        end else if ((or_ln948_1_reg_3798 == 1'd1)) begin
            ap_phi_reg_pp0_iter0_pix_82_reg_526 <= {{img_dout[109:100]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1959)) begin
        if ((or_ln948_1_reg_3798 == 1'd0)) begin
            ap_phi_reg_pp0_iter0_pix_83_reg_515 <= ap_phi_reg_pp0_iter0_pix_47_reg_395;
        end else if ((or_ln948_1_reg_3798 == 1'd1)) begin
            ap_phi_reg_pp0_iter0_pix_83_reg_515 <= {{img_dout[119:110]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1938)) begin
        if ((or_ln948_2_reg_3867 == 1'd0)) begin
            ap_phi_reg_pp0_iter0_pix_96_reg_768 <= ap_phi_reg_pp0_iter0_pix_72_reg_636;
        end else if ((or_ln948_2_reg_3867 == 1'd1)) begin
            ap_phi_reg_pp0_iter0_pix_96_reg_768 <= pix_94_fu_2299_p1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1938)) begin
        if ((or_ln948_2_reg_3867 == 1'd0)) begin
            ap_phi_reg_pp0_iter0_pix_97_reg_757 <= ap_phi_reg_pp0_iter0_pix_73_reg_625;
        end else if ((or_ln948_2_reg_3867 == 1'd1)) begin
            ap_phi_reg_pp0_iter0_pix_97_reg_757 <= {{img_dout[19:10]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1938)) begin
        if ((or_ln948_2_reg_3867 == 1'd0)) begin
            ap_phi_reg_pp0_iter0_pix_98_reg_746 <= ap_phi_reg_pp0_iter0_pix_74_reg_614;
        end else if ((or_ln948_2_reg_3867 == 1'd1)) begin
            ap_phi_reg_pp0_iter0_pix_98_reg_746 <= {{img_dout[29:20]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1938)) begin
        if ((or_ln948_2_reg_3867 == 1'd0)) begin
            ap_phi_reg_pp0_iter0_pix_99_reg_735 <= ap_phi_reg_pp0_iter0_pix_75_reg_603;
        end else if ((or_ln948_2_reg_3867 == 1'd1)) begin
            ap_phi_reg_pp0_iter0_pix_99_reg_735 <= {{img_dout[39:30]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_493)) begin
        if (((or_ln948_6_reg_3948 == 1'd0) & (icmp_ln943_reg_3702 == 1'd1))) begin
            ap_phi_reg_pp0_iter1_pix_192_reg_1285 <= ap_phi_reg_pp0_iter0_pix_168_reg_1164;
        end else if (((or_ln948_6_reg_3948 == 1'd1) & (icmp_ln943_reg_3702 == 1'd1))) begin
            ap_phi_reg_pp0_iter1_pix_192_reg_1285 <= pix_190_fu_2864_p1;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_pix_192_reg_1285 <= ap_phi_reg_pp0_iter0_pix_192_reg_1285;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_493)) begin
        if (((or_ln948_6_reg_3948 == 1'd0) & (icmp_ln943_reg_3702 == 1'd1))) begin
            ap_phi_reg_pp0_iter1_pix_193_reg_1275 <= ap_phi_reg_pp0_iter0_pix_169_reg_1153;
        end else if (((or_ln948_6_reg_3948 == 1'd1) & (icmp_ln943_reg_3702 == 1'd1))) begin
            ap_phi_reg_pp0_iter1_pix_193_reg_1275 <= {{img_dout[19:10]}};
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_pix_193_reg_1275 <= ap_phi_reg_pp0_iter0_pix_193_reg_1275;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_493)) begin
        if (((or_ln948_6_reg_3948 == 1'd0) & (icmp_ln943_reg_3702 == 1'd1))) begin
            ap_phi_reg_pp0_iter1_pix_194_reg_1265 <= ap_phi_reg_pp0_iter0_pix_170_reg_1142;
        end else if (((or_ln948_6_reg_3948 == 1'd1) & (icmp_ln943_reg_3702 == 1'd1))) begin
            ap_phi_reg_pp0_iter1_pix_194_reg_1265 <= {{img_dout[29:20]}};
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_pix_194_reg_1265 <= ap_phi_reg_pp0_iter0_pix_194_reg_1265;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_493)) begin
        if (((or_ln948_6_reg_3948 == 1'd0) & (icmp_ln943_reg_3702 == 1'd1))) begin
            ap_phi_reg_pp0_iter1_pix_195_reg_1255 <= ap_phi_reg_pp0_iter0_pix_171_reg_1131;
        end else if (((or_ln948_6_reg_3948 == 1'd1) & (icmp_ln943_reg_3702 == 1'd1))) begin
            ap_phi_reg_pp0_iter1_pix_195_reg_1255 <= {{img_dout[39:30]}};
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_pix_195_reg_1255 <= ap_phi_reg_pp0_iter0_pix_195_reg_1255;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_493)) begin
        if (((or_ln948_6_reg_3948 == 1'd0) & (icmp_ln943_reg_3702 == 1'd1))) begin
            ap_phi_reg_pp0_iter1_pix_196_reg_1245 <= ap_phi_reg_pp0_iter0_pix_172_reg_1120;
        end else if (((or_ln948_6_reg_3948 == 1'd1) & (icmp_ln943_reg_3702 == 1'd1))) begin
            ap_phi_reg_pp0_iter1_pix_196_reg_1245 <= {{img_dout[49:40]}};
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_pix_196_reg_1245 <= ap_phi_reg_pp0_iter0_pix_196_reg_1245;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_493)) begin
        if (((or_ln948_6_reg_3948 == 1'd0) & (icmp_ln943_reg_3702 == 1'd1))) begin
            ap_phi_reg_pp0_iter1_pix_197_reg_1235 <= ap_phi_reg_pp0_iter0_pix_173_reg_1109;
        end else if (((or_ln948_6_reg_3948 == 1'd1) & (icmp_ln943_reg_3702 == 1'd1))) begin
            ap_phi_reg_pp0_iter1_pix_197_reg_1235 <= {{img_dout[59:50]}};
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_pix_197_reg_1235 <= ap_phi_reg_pp0_iter0_pix_197_reg_1235;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_493)) begin
        if (((or_ln948_6_reg_3948 == 1'd0) & (icmp_ln943_reg_3702 == 1'd1))) begin
            ap_phi_reg_pp0_iter1_pix_198_reg_1225 <= ap_phi_reg_pp0_iter0_pix_174_reg_1098;
        end else if (((or_ln948_6_reg_3948 == 1'd1) & (icmp_ln943_reg_3702 == 1'd1))) begin
            ap_phi_reg_pp0_iter1_pix_198_reg_1225 <= {{img_dout[69:60]}};
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_pix_198_reg_1225 <= ap_phi_reg_pp0_iter0_pix_198_reg_1225;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_493)) begin
        if (((or_ln948_6_reg_3948 == 1'd0) & (icmp_ln943_reg_3702 == 1'd1))) begin
            ap_phi_reg_pp0_iter1_pix_199_reg_1215 <= ap_phi_reg_pp0_iter0_pix_175_reg_1087;
        end else if (((or_ln948_6_reg_3948 == 1'd1) & (icmp_ln943_reg_3702 == 1'd1))) begin
            ap_phi_reg_pp0_iter1_pix_199_reg_1215 <= {{img_dout[79:70]}};
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_pix_199_reg_1215 <= ap_phi_reg_pp0_iter0_pix_199_reg_1215;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_493)) begin
        if (((or_ln948_6_reg_3948 == 1'd0) & (icmp_ln943_reg_3702 == 1'd1))) begin
            ap_phi_reg_pp0_iter1_pix_200_reg_1205 <= ap_phi_reg_pp0_iter0_pix_176_reg_1076;
        end else if (((or_ln948_6_reg_3948 == 1'd1) & (icmp_ln943_reg_3702 == 1'd1))) begin
            ap_phi_reg_pp0_iter1_pix_200_reg_1205 <= {{img_dout[89:80]}};
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_pix_200_reg_1205 <= ap_phi_reg_pp0_iter0_pix_200_reg_1205;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_493)) begin
        if (((or_ln948_6_reg_3948 == 1'd0) & (icmp_ln943_reg_3702 == 1'd1))) begin
            ap_phi_reg_pp0_iter1_pix_201_reg_1195 <= ap_phi_reg_pp0_iter0_pix_177_reg_1065;
        end else if (((or_ln948_6_reg_3948 == 1'd1) & (icmp_ln943_reg_3702 == 1'd1))) begin
            ap_phi_reg_pp0_iter1_pix_201_reg_1195 <= {{img_dout[99:90]}};
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_pix_201_reg_1195 <= ap_phi_reg_pp0_iter0_pix_201_reg_1195;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_493)) begin
        if (((or_ln948_6_reg_3948 == 1'd0) & (icmp_ln943_reg_3702 == 1'd1))) begin
            ap_phi_reg_pp0_iter1_pix_202_reg_1185 <= ap_phi_reg_pp0_iter0_pix_178_reg_1054;
        end else if (((or_ln948_6_reg_3948 == 1'd1) & (icmp_ln943_reg_3702 == 1'd1))) begin
            ap_phi_reg_pp0_iter1_pix_202_reg_1185 <= {{img_dout[109:100]}};
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_pix_202_reg_1185 <= ap_phi_reg_pp0_iter0_pix_202_reg_1185;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_493)) begin
        if (((or_ln948_6_reg_3948 == 1'd0) & (icmp_ln943_reg_3702 == 1'd1))) begin
            ap_phi_reg_pp0_iter1_pix_203_reg_1175 <= ap_phi_reg_pp0_iter0_pix_179_reg_1043;
        end else if (((or_ln948_6_reg_3948 == 1'd1) & (icmp_ln943_reg_3702 == 1'd1))) begin
            ap_phi_reg_pp0_iter1_pix_203_reg_1175 <= {{img_dout[119:110]}};
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_pix_203_reg_1175 <= ap_phi_reg_pp0_iter0_pix_203_reg_1175;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            pix_10_fu_224 <= pix_66;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            pix_10_fu_224 <= ap_phi_mux_pix_226_phi_fu_1308_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            pix_11_fu_228 <= pix_67;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            pix_11_fu_228 <= ap_phi_mux_pix_227_phi_fu_1298_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            pix_1_fu_188 <= pix_57;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            pix_1_fu_188 <= ap_phi_mux_pix_217_phi_fu_1398_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            pix_2_fu_192 <= pix_58;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            pix_2_fu_192 <= ap_phi_mux_pix_218_phi_fu_1388_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            pix_3_fu_196 <= pix_59;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            pix_3_fu_196 <= ap_phi_mux_pix_219_phi_fu_1378_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            pix_4_fu_200 <= pix_60;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            pix_4_fu_200 <= ap_phi_mux_pix_220_phi_fu_1368_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            pix_5_fu_204 <= pix_61;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            pix_5_fu_204 <= ap_phi_mux_pix_221_phi_fu_1358_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            pix_6_fu_208 <= pix_62;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            pix_6_fu_208 <= ap_phi_mux_pix_222_phi_fu_1348_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            pix_7_fu_212 <= pix_63;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            pix_7_fu_212 <= ap_phi_mux_pix_223_phi_fu_1338_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            pix_8_fu_216 <= pix_64;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            pix_8_fu_216 <= ap_phi_mux_pix_224_phi_fu_1328_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            pix_9_fu_220 <= pix_65;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            pix_9_fu_220 <= ap_phi_mux_pix_225_phi_fu_1318_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            pix_fu_184 <= pix_56;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            pix_fu_184 <= ap_phi_mux_pix_216_phi_fu_1408_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln943_fu_1923_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            x_fu_180 <= x_2_fu_1913_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            x_fu_180 <= 10'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        cmp390_reg_3706 <= cmp390_fu_1929_p2;
        cmp392_2_read_reg_3672 <= cmp392_2;
        cmp392_4_read_reg_3682 <= cmp392_4;
        cmp392_5_read_reg_3687 <= cmp392_5;
        cmp392_6_read_reg_3692 <= cmp392_6;
        icmp13_read_reg_3667 <= icmp13;
        icmp16_read_reg_3677 <= icmp16;
        icmp_ln930_read_reg_3697 <= icmp_ln930;
        icmp_ln943_reg_3702 <= icmp_ln943_fu_1923_p2;
        or_ln948_reg_3717 <= or_ln948_fu_1935_p2;
        or_ln963_1_reg_3725 <= or_ln963_1_fu_1947_p2;
        or_ln963_2_reg_3729 <= or_ln963_2_fu_1953_p2;
        or_ln963_reg_3721 <= or_ln963_fu_1941_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        or_ln948_1_reg_3798 <= or_ln948_1_fu_2047_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        or_ln948_2_reg_3867 <= or_ln948_2_fu_2175_p2;
        trunc_ln8_reg_3802 <= {{ap_phi_reg_pp0_iter0_pix_36_reg_505[9:2]}};
        trunc_ln954_10_reg_3857 <= {{ap_phi_reg_pp0_iter0_pix_47_reg_395[9:2]}};
        trunc_ln954_1_reg_3807 <= {{ap_phi_reg_pp0_iter0_pix_37_reg_495[9:2]}};
        trunc_ln954_2_reg_3812 <= {{ap_phi_reg_pp0_iter0_pix_38_reg_485[9:2]}};
        trunc_ln954_3_reg_3817 <= {{ap_phi_reg_pp0_iter0_pix_39_reg_475[9:2]}};
        trunc_ln954_4_reg_3822 <= {{ap_phi_reg_pp0_iter0_pix_40_reg_465[9:2]}};
        trunc_ln954_5_reg_3827 <= {{ap_phi_reg_pp0_iter0_pix_41_reg_455[9:2]}};
        trunc_ln954_6_reg_3832 <= {{ap_phi_reg_pp0_iter0_pix_42_reg_445[9:2]}};
        trunc_ln954_7_reg_3837 <= {{ap_phi_reg_pp0_iter0_pix_43_reg_435[9:2]}};
        trunc_ln954_8_reg_3842 <= {{ap_phi_reg_pp0_iter0_pix_44_reg_425[9:2]}};
        trunc_ln954_9_reg_3847 <= {{ap_phi_reg_pp0_iter0_pix_45_reg_415[9:2]}};
        trunc_ln954_s_reg_3852 <= {{ap_phi_reg_pp0_iter0_pix_46_reg_405[9:2]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        or_ln948_3_reg_3936 <= or_ln948_3_fu_2303_p2;
        or_ln948_4_reg_3940 <= or_ln948_4_fu_2307_p2;
        or_ln948_5_reg_3944 <= or_ln948_5_fu_2311_p2;
        or_ln948_6_reg_3948 <= or_ln948_6_fu_2315_p2;
        or_ln948_7_reg_3952 <= or_ln948_7_fu_2319_p2;
        trunc_ln954_11_reg_3871 <= {{ap_phi_reg_pp0_iter0_pix_72_reg_636[9:2]}};
        trunc_ln954_12_reg_3876 <= {{ap_phi_reg_pp0_iter0_pix_73_reg_625[9:2]}};
        trunc_ln954_13_reg_3881 <= {{ap_phi_reg_pp0_iter0_pix_74_reg_614[9:2]}};
        trunc_ln954_14_reg_3886 <= {{ap_phi_reg_pp0_iter0_pix_75_reg_603[9:2]}};
        trunc_ln954_15_reg_3891 <= {{ap_phi_reg_pp0_iter0_pix_76_reg_592[9:2]}};
        trunc_ln954_16_reg_3896 <= {{ap_phi_reg_pp0_iter0_pix_77_reg_581[9:2]}};
        trunc_ln954_17_reg_3901 <= {{ap_phi_reg_pp0_iter0_pix_78_reg_570[9:2]}};
        trunc_ln954_18_reg_3906 <= {{ap_phi_reg_pp0_iter0_pix_79_reg_559[9:2]}};
        trunc_ln954_19_reg_3911 <= {{ap_phi_reg_pp0_iter0_pix_80_reg_548[9:2]}};
        trunc_ln954_20_reg_3916 <= {{ap_phi_reg_pp0_iter0_pix_81_reg_537[9:2]}};
        trunc_ln954_21_reg_3921 <= {{ap_phi_reg_pp0_iter0_pix_82_reg_526[9:2]}};
        trunc_ln954_22_reg_3926 <= {{ap_phi_reg_pp0_iter0_pix_83_reg_515[9:2]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        trunc_ln954_31_reg_3956 <= {{ap_phi_reg_pp0_iter0_pix_104_reg_680[9:2]}};
        trunc_ln954_32_reg_3961 <= {{ap_phi_reg_pp0_iter0_pix_105_reg_669[9:2]}};
        trunc_ln954_33_reg_3966 <= {{ap_phi_reg_pp0_iter0_pix_106_reg_658[9:2]}};
        trunc_ln954_34_reg_3971 <= {{ap_phi_reg_pp0_iter0_pix_107_reg_647[9:2]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        trunc_ln954_35_reg_3981 <= {{ap_phi_reg_pp0_iter0_pix_120_reg_900[9:2]}};
        trunc_ln954_36_reg_3986 <= {{ap_phi_reg_pp0_iter0_pix_121_reg_889[9:2]}};
        trunc_ln954_37_reg_3991 <= {{ap_phi_reg_pp0_iter0_pix_122_reg_878[9:2]}};
        trunc_ln954_38_reg_3996 <= {{ap_phi_reg_pp0_iter0_pix_123_reg_867[9:2]}};
        trunc_ln954_39_reg_4001 <= {{ap_phi_reg_pp0_iter0_pix_124_reg_856[9:2]}};
        trunc_ln954_40_reg_4006 <= {{ap_phi_reg_pp0_iter0_pix_125_reg_845[9:2]}};
        trunc_ln954_41_reg_4011 <= {{ap_phi_reg_pp0_iter0_pix_126_reg_834[9:2]}};
        trunc_ln954_42_reg_4016 <= {{ap_phi_reg_pp0_iter0_pix_127_reg_823[9:2]}};
        trunc_ln954_43_reg_4021 <= {{ap_phi_reg_pp0_iter0_pix_128_reg_812[9:2]}};
        trunc_ln954_44_reg_4026 <= {{ap_phi_reg_pp0_iter0_pix_129_reg_801[9:2]}};
        trunc_ln954_45_reg_4031 <= {{ap_phi_reg_pp0_iter0_pix_130_reg_790[9:2]}};
        trunc_ln954_46_reg_4036 <= {{ap_phi_reg_pp0_iter0_pix_131_reg_779[9:2]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        trunc_ln954_47_reg_4046 <= {{ap_phi_reg_pp0_iter0_pix_144_reg_1032[9:2]}};
        trunc_ln954_48_reg_4051 <= {{ap_phi_reg_pp0_iter0_pix_145_reg_1021[9:2]}};
        trunc_ln954_49_reg_4056 <= {{ap_phi_reg_pp0_iter0_pix_146_reg_1010[9:2]}};
        trunc_ln954_50_reg_4061 <= {{ap_phi_reg_pp0_iter0_pix_147_reg_999[9:2]}};
        trunc_ln954_51_reg_4066 <= {{ap_phi_reg_pp0_iter0_pix_148_reg_988[9:2]}};
        trunc_ln954_52_reg_4071 <= {{ap_phi_reg_pp0_iter0_pix_149_reg_977[9:2]}};
        trunc_ln954_53_reg_4076 <= {{ap_phi_reg_pp0_iter0_pix_150_reg_966[9:2]}};
        trunc_ln954_54_reg_4081 <= {{ap_phi_reg_pp0_iter0_pix_151_reg_955[9:2]}};
        trunc_ln954_55_reg_4086 <= {{ap_phi_reg_pp0_iter0_pix_152_reg_944[9:2]}};
        trunc_ln954_56_reg_4091 <= {{ap_phi_reg_pp0_iter0_pix_153_reg_933[9:2]}};
        trunc_ln954_57_reg_4096 <= {{ap_phi_reg_pp0_iter0_pix_154_reg_922[9:2]}};
        trunc_ln954_58_reg_4101 <= {{ap_phi_reg_pp0_iter0_pix_155_reg_911[9:2]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        trunc_ln954_63_reg_4111 <= {{ap_phi_reg_pp0_iter0_pix_172_reg_1120[9:2]}};
        trunc_ln954_64_reg_4116 <= {{ap_phi_reg_pp0_iter0_pix_173_reg_1109[9:2]}};
        trunc_ln954_65_reg_4121 <= {{ap_phi_reg_pp0_iter0_pix_174_reg_1098[9:2]}};
        trunc_ln954_66_reg_4126 <= {{ap_phi_reg_pp0_iter0_pix_175_reg_1087[9:2]}};
        trunc_ln954_67_reg_4131 <= {{ap_phi_reg_pp0_iter0_pix_176_reg_1076[9:2]}};
        trunc_ln954_68_reg_4136 <= {{ap_phi_reg_pp0_iter0_pix_177_reg_1065[9:2]}};
        trunc_ln954_69_reg_4141 <= {{ap_phi_reg_pp0_iter0_pix_178_reg_1054[9:2]}};
        trunc_ln954_70_reg_4146 <= {{ap_phi_reg_pp0_iter0_pix_179_reg_1043[9:2]}};
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_subdone) & (icmp_ln943_reg_3702 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_condition_exit_pp0_iter0_stage1 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_enable_reg_pp0_iter0 = ap_start_int;
    end else begin
        ap_enable_reg_pp0_iter0 = ap_enable_reg_pp0_iter0_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_start_int == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b0)) begin
        ap_idle_pp0_1to1 = 1'b1;
    end else begin
        ap_idle_pp0_1to1 = 1'b0;
    end
end

always @ (*) begin
    if ((icmp_ln943_reg_3702 == 1'd1)) begin
        if ((or_ln948_7_reg_3952 == 1'd0)) begin
            ap_phi_mux_pix_216_phi_fu_1408_p4 = ap_phi_reg_pp0_iter1_pix_192_reg_1285;
        end else if ((or_ln948_7_reg_3952 == 1'd1)) begin
            ap_phi_mux_pix_216_phi_fu_1408_p4 = pix_214_fu_3035_p1;
        end else begin
            ap_phi_mux_pix_216_phi_fu_1408_p4 = ap_phi_reg_pp0_iter1_pix_216_reg_1405;
        end
    end else begin
        ap_phi_mux_pix_216_phi_fu_1408_p4 = ap_phi_reg_pp0_iter1_pix_216_reg_1405;
    end
end

always @ (*) begin
    if ((icmp_ln943_reg_3702 == 1'd1)) begin
        if ((or_ln948_7_reg_3952 == 1'd0)) begin
            ap_phi_mux_pix_217_phi_fu_1398_p4 = ap_phi_reg_pp0_iter1_pix_193_reg_1275;
        end else if ((or_ln948_7_reg_3952 == 1'd1)) begin
            ap_phi_mux_pix_217_phi_fu_1398_p4 = {{img_dout[19:10]}};
        end else begin
            ap_phi_mux_pix_217_phi_fu_1398_p4 = ap_phi_reg_pp0_iter1_pix_217_reg_1395;
        end
    end else begin
        ap_phi_mux_pix_217_phi_fu_1398_p4 = ap_phi_reg_pp0_iter1_pix_217_reg_1395;
    end
end

always @ (*) begin
    if ((icmp_ln943_reg_3702 == 1'd1)) begin
        if ((or_ln948_7_reg_3952 == 1'd0)) begin
            ap_phi_mux_pix_218_phi_fu_1388_p4 = ap_phi_reg_pp0_iter1_pix_194_reg_1265;
        end else if ((or_ln948_7_reg_3952 == 1'd1)) begin
            ap_phi_mux_pix_218_phi_fu_1388_p4 = {{img_dout[29:20]}};
        end else begin
            ap_phi_mux_pix_218_phi_fu_1388_p4 = ap_phi_reg_pp0_iter1_pix_218_reg_1385;
        end
    end else begin
        ap_phi_mux_pix_218_phi_fu_1388_p4 = ap_phi_reg_pp0_iter1_pix_218_reg_1385;
    end
end

always @ (*) begin
    if ((icmp_ln943_reg_3702 == 1'd1)) begin
        if ((or_ln948_7_reg_3952 == 1'd0)) begin
            ap_phi_mux_pix_219_phi_fu_1378_p4 = ap_phi_reg_pp0_iter1_pix_195_reg_1255;
        end else if ((or_ln948_7_reg_3952 == 1'd1)) begin
            ap_phi_mux_pix_219_phi_fu_1378_p4 = {{img_dout[39:30]}};
        end else begin
            ap_phi_mux_pix_219_phi_fu_1378_p4 = ap_phi_reg_pp0_iter1_pix_219_reg_1375;
        end
    end else begin
        ap_phi_mux_pix_219_phi_fu_1378_p4 = ap_phi_reg_pp0_iter1_pix_219_reg_1375;
    end
end

always @ (*) begin
    if ((icmp_ln943_reg_3702 == 1'd1)) begin
        if ((or_ln948_7_reg_3952 == 1'd0)) begin
            ap_phi_mux_pix_220_phi_fu_1368_p4 = ap_phi_reg_pp0_iter1_pix_196_reg_1245;
        end else if ((or_ln948_7_reg_3952 == 1'd1)) begin
            ap_phi_mux_pix_220_phi_fu_1368_p4 = {{img_dout[49:40]}};
        end else begin
            ap_phi_mux_pix_220_phi_fu_1368_p4 = ap_phi_reg_pp0_iter1_pix_220_reg_1365;
        end
    end else begin
        ap_phi_mux_pix_220_phi_fu_1368_p4 = ap_phi_reg_pp0_iter1_pix_220_reg_1365;
    end
end

always @ (*) begin
    if ((icmp_ln943_reg_3702 == 1'd1)) begin
        if ((or_ln948_7_reg_3952 == 1'd0)) begin
            ap_phi_mux_pix_221_phi_fu_1358_p4 = ap_phi_reg_pp0_iter1_pix_197_reg_1235;
        end else if ((or_ln948_7_reg_3952 == 1'd1)) begin
            ap_phi_mux_pix_221_phi_fu_1358_p4 = {{img_dout[59:50]}};
        end else begin
            ap_phi_mux_pix_221_phi_fu_1358_p4 = ap_phi_reg_pp0_iter1_pix_221_reg_1355;
        end
    end else begin
        ap_phi_mux_pix_221_phi_fu_1358_p4 = ap_phi_reg_pp0_iter1_pix_221_reg_1355;
    end
end

always @ (*) begin
    if ((icmp_ln943_reg_3702 == 1'd1)) begin
        if ((or_ln948_7_reg_3952 == 1'd0)) begin
            ap_phi_mux_pix_222_phi_fu_1348_p4 = ap_phi_reg_pp0_iter1_pix_198_reg_1225;
        end else if ((or_ln948_7_reg_3952 == 1'd1)) begin
            ap_phi_mux_pix_222_phi_fu_1348_p4 = {{img_dout[69:60]}};
        end else begin
            ap_phi_mux_pix_222_phi_fu_1348_p4 = ap_phi_reg_pp0_iter1_pix_222_reg_1345;
        end
    end else begin
        ap_phi_mux_pix_222_phi_fu_1348_p4 = ap_phi_reg_pp0_iter1_pix_222_reg_1345;
    end
end

always @ (*) begin
    if ((icmp_ln943_reg_3702 == 1'd1)) begin
        if ((or_ln948_7_reg_3952 == 1'd0)) begin
            ap_phi_mux_pix_223_phi_fu_1338_p4 = ap_phi_reg_pp0_iter1_pix_199_reg_1215;
        end else if ((or_ln948_7_reg_3952 == 1'd1)) begin
            ap_phi_mux_pix_223_phi_fu_1338_p4 = {{img_dout[79:70]}};
        end else begin
            ap_phi_mux_pix_223_phi_fu_1338_p4 = ap_phi_reg_pp0_iter1_pix_223_reg_1335;
        end
    end else begin
        ap_phi_mux_pix_223_phi_fu_1338_p4 = ap_phi_reg_pp0_iter1_pix_223_reg_1335;
    end
end

always @ (*) begin
    if ((icmp_ln943_reg_3702 == 1'd1)) begin
        if ((or_ln948_7_reg_3952 == 1'd0)) begin
            ap_phi_mux_pix_224_phi_fu_1328_p4 = ap_phi_reg_pp0_iter1_pix_200_reg_1205;
        end else if ((or_ln948_7_reg_3952 == 1'd1)) begin
            ap_phi_mux_pix_224_phi_fu_1328_p4 = {{img_dout[89:80]}};
        end else begin
            ap_phi_mux_pix_224_phi_fu_1328_p4 = ap_phi_reg_pp0_iter1_pix_224_reg_1325;
        end
    end else begin
        ap_phi_mux_pix_224_phi_fu_1328_p4 = ap_phi_reg_pp0_iter1_pix_224_reg_1325;
    end
end

always @ (*) begin
    if ((icmp_ln943_reg_3702 == 1'd1)) begin
        if ((or_ln948_7_reg_3952 == 1'd0)) begin
            ap_phi_mux_pix_225_phi_fu_1318_p4 = ap_phi_reg_pp0_iter1_pix_201_reg_1195;
        end else if ((or_ln948_7_reg_3952 == 1'd1)) begin
            ap_phi_mux_pix_225_phi_fu_1318_p4 = {{img_dout[99:90]}};
        end else begin
            ap_phi_mux_pix_225_phi_fu_1318_p4 = ap_phi_reg_pp0_iter1_pix_225_reg_1315;
        end
    end else begin
        ap_phi_mux_pix_225_phi_fu_1318_p4 = ap_phi_reg_pp0_iter1_pix_225_reg_1315;
    end
end

always @ (*) begin
    if ((icmp_ln943_reg_3702 == 1'd1)) begin
        if ((or_ln948_7_reg_3952 == 1'd0)) begin
            ap_phi_mux_pix_226_phi_fu_1308_p4 = ap_phi_reg_pp0_iter1_pix_202_reg_1185;
        end else if ((or_ln948_7_reg_3952 == 1'd1)) begin
            ap_phi_mux_pix_226_phi_fu_1308_p4 = {{img_dout[109:100]}};
        end else begin
            ap_phi_mux_pix_226_phi_fu_1308_p4 = ap_phi_reg_pp0_iter1_pix_226_reg_1305;
        end
    end else begin
        ap_phi_mux_pix_226_phi_fu_1308_p4 = ap_phi_reg_pp0_iter1_pix_226_reg_1305;
    end
end

always @ (*) begin
    if ((icmp_ln943_reg_3702 == 1'd1)) begin
        if ((or_ln948_7_reg_3952 == 1'd0)) begin
            ap_phi_mux_pix_227_phi_fu_1298_p4 = ap_phi_reg_pp0_iter1_pix_203_reg_1175;
        end else if ((or_ln948_7_reg_3952 == 1'd1)) begin
            ap_phi_mux_pix_227_phi_fu_1298_p4 = {{img_dout[119:110]}};
        end else begin
            ap_phi_mux_pix_227_phi_fu_1298_p4 = ap_phi_reg_pp0_iter1_pix_227_reg_1295;
        end
    end else begin
        ap_phi_mux_pix_227_phi_fu_1298_p4 = ap_phi_reg_pp0_iter1_pix_227_reg_1295;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage7_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_x_1 = 10'd0;
    end else begin
        ap_sig_allocacmp_x_1 = x_fu_180;
    end
end

always @ (*) begin
    if ((((ap_predicate_op431_write_state8 == 1'b1) & (1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (or_ln963_2_reg_3729 == 1'd1)) | ((1'b0 == ap_block_pp0_stage4) & (icmp_ln943_reg_3702 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (or_ln963_reg_3721 == 1'd1)))) begin
        bytePlanes_plane0_blk_n = bytePlanes_plane0_full_n;
    end else begin
        bytePlanes_plane0_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_01001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (or_ln963_2_reg_3729 == 1'd1))) begin
        bytePlanes_plane0_din = p_0_fu_3160_p33;
    end else if (((ap_predicate_op431_write_state8 == 1'b1) & (1'b0 == ap_block_pp0_stage7_01001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        bytePlanes_plane0_din = p_1_fu_2868_p33;
    end else if (((1'b0 == ap_block_pp0_stage4_01001) & (ap_predicate_op307_write_state5 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        bytePlanes_plane0_din = p_s_fu_2447_p33;
    end else begin
        bytePlanes_plane0_din = 'bx;
    end
end

always @ (*) begin
    if ((((ap_predicate_op431_write_state8 == 1'b1) & (1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (or_ln963_2_reg_3729 == 1'd1)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_predicate_op307_write_state5 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)))) begin
        bytePlanes_plane0_write = 1'b1;
    end else begin
        bytePlanes_plane0_write = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_predicate_op415_read_state8 == 1'b1) & (1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6) & (icmp_ln943_reg_3702 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (or_ln948_5_reg_3944 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5) & (icmp_ln943_reg_3702 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (or_ln948_4_reg_3940 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage3) & (icmp_ln943_reg_3702 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (or_ln948_2_reg_3867 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2) & (icmp_ln943_reg_3702 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (or_ln948_1_reg_3798 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1) & (ap_predicate_op164_read_state2 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0) & (icmp_ln943_reg_3702 == 1'd1) & 
    (ap_enable_reg_pp0_iter1 == 1'b1) & (or_ln948_7_reg_3952 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage4) & (icmp_ln943_reg_3702 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (or_ln948_3_reg_3936 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4)))) begin
        img_blk_n = img_empty_n;
    end else begin
        img_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((ap_predicate_op415_read_state8 == 1'b1) & (1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op459_read_state9 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_predicate_op375_read_state7 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_predicate_op291_read_state5 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_predicate_op205_read_state3 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_predicate_op335_read_state6 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_predicate_op246_read_state4 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) 
    & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_predicate_op164_read_state2 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        img_read = 1'b1;
    end else begin
        img_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln943_reg_3702 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        pix_68_out_ap_vld = 1'b1;
    end else begin
        pix_68_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln943_reg_3702 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        pix_69_out_ap_vld = 1'b1;
    end else begin
        pix_69_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln943_reg_3702 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        pix_70_out_ap_vld = 1'b1;
    end else begin
        pix_70_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln943_reg_3702 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        pix_71_out_ap_vld = 1'b1;
    end else begin
        pix_71_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln943_reg_3702 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        pix_72_out_ap_vld = 1'b1;
    end else begin
        pix_72_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln943_reg_3702 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        pix_73_out_ap_vld = 1'b1;
    end else begin
        pix_73_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln943_reg_3702 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        pix_74_out_ap_vld = 1'b1;
    end else begin
        pix_74_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln943_reg_3702 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        pix_75_out_ap_vld = 1'b1;
    end else begin
        pix_75_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln943_reg_3702 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        pix_76_out_ap_vld = 1'b1;
    end else begin
        pix_76_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln943_reg_3702 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        pix_77_out_ap_vld = 1'b1;
    end else begin
        pix_77_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln943_reg_3702 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        pix_78_out_ap_vld = 1'b1;
    end else begin
        pix_78_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln943_reg_3702 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        pix_79_out_ap_vld = 1'b1;
    end else begin
        pix_79_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_start_int == 1'b0) & (ap_idle_pp0_1to1 == 1'b1)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b1 == ap_condition_exit_pp0_iter0_stage1)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        ap_ST_fsm_pp0_stage3 : begin
            if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end
        end
        ap_ST_fsm_pp0_stage4 : begin
            if ((1'b0 == ap_block_pp0_stage4_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end
        end
        ap_ST_fsm_pp0_stage5 : begin
            if ((1'b0 == ap_block_pp0_stage5_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end
        end
        ap_ST_fsm_pp0_stage6 : begin
            if ((1'b0 == ap_block_pp0_stage6_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end
        end
        ap_ST_fsm_pp0_stage7 : begin
            if ((1'b0 == ap_block_pp0_stage7_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_pp0_stage4 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_pp0_stage5 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_pp0_stage6 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_pp0_stage7 = ap_CS_fsm[32'd7];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state9_pp0_stage0_iter1));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state9_pp0_stage0_iter1));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state9_pp0_stage0_iter1));
end

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage1_11001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state2_pp0_stage1_iter0));
end

always @ (*) begin
    ap_block_pp0_stage1_subdone = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state2_pp0_stage1_iter0));
end

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage2_11001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state3_pp0_stage2_iter0));
end

always @ (*) begin
    ap_block_pp0_stage2_subdone = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state3_pp0_stage2_iter0));
end

assign ap_block_pp0_stage3 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage3_11001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state4_pp0_stage3_iter0));
end

always @ (*) begin
    ap_block_pp0_stage3_subdone = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state4_pp0_stage3_iter0));
end

assign ap_block_pp0_stage4 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage4_01001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state5_pp0_stage4_iter0));
end

always @ (*) begin
    ap_block_pp0_stage4_11001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state5_pp0_stage4_iter0));
end

always @ (*) begin
    ap_block_pp0_stage4_subdone = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state5_pp0_stage4_iter0));
end

assign ap_block_pp0_stage5 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage5_11001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state6_pp0_stage5_iter0));
end

always @ (*) begin
    ap_block_pp0_stage5_subdone = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state6_pp0_stage5_iter0));
end

assign ap_block_pp0_stage6 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage6_11001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state7_pp0_stage6_iter0));
end

always @ (*) begin
    ap_block_pp0_stage6_subdone = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state7_pp0_stage6_iter0));
end

assign ap_block_pp0_stage7 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage7_01001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state8_pp0_stage7_iter0));
end

always @ (*) begin
    ap_block_pp0_stage7_11001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state8_pp0_stage7_iter0));
end

always @ (*) begin
    ap_block_pp0_stage7_subdone = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state8_pp0_stage7_iter0));
end

always @ (*) begin
    ap_block_state2_pp0_stage1_iter0 = ((ap_predicate_op164_read_state2 == 1'b1) & (img_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state3_pp0_stage2_iter0 = ((ap_predicate_op205_read_state3 == 1'b1) & (img_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state4_pp0_stage3_iter0 = ((ap_predicate_op246_read_state4 == 1'b1) & (img_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state5_pp0_stage4_iter0 = (((bytePlanes_plane0_full_n == 1'b0) & (ap_predicate_op307_write_state5 == 1'b1)) | ((ap_predicate_op291_read_state5 == 1'b1) & (img_empty_n == 1'b0)));
end

always @ (*) begin
    ap_block_state6_pp0_stage5_iter0 = ((ap_predicate_op335_read_state6 == 1'b1) & (img_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state7_pp0_stage6_iter0 = ((ap_predicate_op375_read_state7 == 1'b1) & (img_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state8_pp0_stage7_iter0 = (((ap_predicate_op431_write_state8 == 1'b1) & (bytePlanes_plane0_full_n == 1'b0)) | ((ap_predicate_op415_read_state8 == 1'b1) & (img_empty_n == 1'b0)));
end

always @ (*) begin
    ap_block_state9_pp0_stage0_iter1 = (((bytePlanes_plane0_full_n == 1'b0) & (or_ln963_2_reg_3729 == 1'd1)) | ((ap_predicate_op459_read_state9 == 1'b1) & (img_empty_n == 1'b0)));
end

always @ (*) begin
    ap_condition_1938 = ((1'b0 == ap_block_pp0_stage3_11001) & (icmp_ln943_reg_3702 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3));
end

always @ (*) begin
    ap_condition_1942 = ((1'b0 == ap_block_pp0_stage4_11001) & (icmp_ln943_reg_3702 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4));
end

always @ (*) begin
    ap_condition_1946 = ((1'b0 == ap_block_pp0_stage5_11001) & (icmp_ln943_reg_3702 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5));
end

always @ (*) begin
    ap_condition_1950 = ((1'b0 == ap_block_pp0_stage6_11001) & (icmp_ln943_reg_3702 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6));
end

always @ (*) begin
    ap_condition_1955 = ((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln943_reg_3702 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1));
end

always @ (*) begin
    ap_condition_1959 = ((1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln943_reg_3702 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2));
end

always @ (*) begin
    ap_condition_493 = ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage1;

assign ap_phi_reg_pp0_iter0_pix_192_reg_1285 = 'bx;

assign ap_phi_reg_pp0_iter0_pix_193_reg_1275 = 'bx;

assign ap_phi_reg_pp0_iter0_pix_194_reg_1265 = 'bx;

assign ap_phi_reg_pp0_iter0_pix_195_reg_1255 = 'bx;

assign ap_phi_reg_pp0_iter0_pix_196_reg_1245 = 'bx;

assign ap_phi_reg_pp0_iter0_pix_197_reg_1235 = 'bx;

assign ap_phi_reg_pp0_iter0_pix_198_reg_1225 = 'bx;

assign ap_phi_reg_pp0_iter0_pix_199_reg_1215 = 'bx;

assign ap_phi_reg_pp0_iter0_pix_200_reg_1205 = 'bx;

assign ap_phi_reg_pp0_iter0_pix_201_reg_1195 = 'bx;

assign ap_phi_reg_pp0_iter0_pix_202_reg_1185 = 'bx;

assign ap_phi_reg_pp0_iter0_pix_203_reg_1175 = 'bx;

assign ap_phi_reg_pp0_iter1_pix_216_reg_1405 = 'bx;

assign ap_phi_reg_pp0_iter1_pix_217_reg_1395 = 'bx;

assign ap_phi_reg_pp0_iter1_pix_218_reg_1385 = 'bx;

assign ap_phi_reg_pp0_iter1_pix_219_reg_1375 = 'bx;

assign ap_phi_reg_pp0_iter1_pix_220_reg_1365 = 'bx;

assign ap_phi_reg_pp0_iter1_pix_221_reg_1355 = 'bx;

assign ap_phi_reg_pp0_iter1_pix_222_reg_1345 = 'bx;

assign ap_phi_reg_pp0_iter1_pix_223_reg_1335 = 'bx;

assign ap_phi_reg_pp0_iter1_pix_224_reg_1325 = 'bx;

assign ap_phi_reg_pp0_iter1_pix_225_reg_1315 = 'bx;

assign ap_phi_reg_pp0_iter1_pix_226_reg_1305 = 'bx;

assign ap_phi_reg_pp0_iter1_pix_227_reg_1295 = 'bx;

always @ (*) begin
    ap_predicate_op164_read_state2 = ((or_ln948_reg_3717 == 1'd1) & (icmp_ln943_reg_3702 == 1'd1));
end

always @ (*) begin
    ap_predicate_op205_read_state3 = ((icmp_ln943_reg_3702 == 1'd1) & (or_ln948_1_reg_3798 == 1'd1));
end

always @ (*) begin
    ap_predicate_op246_read_state4 = ((icmp_ln943_reg_3702 == 1'd1) & (or_ln948_2_reg_3867 == 1'd1));
end

always @ (*) begin
    ap_predicate_op291_read_state5 = ((icmp_ln943_reg_3702 == 1'd1) & (or_ln948_3_reg_3936 == 1'd1));
end

always @ (*) begin
    ap_predicate_op307_write_state5 = ((icmp_ln943_reg_3702 == 1'd1) & (or_ln963_reg_3721 == 1'd1));
end

always @ (*) begin
    ap_predicate_op335_read_state6 = ((icmp_ln943_reg_3702 == 1'd1) & (or_ln948_4_reg_3940 == 1'd1));
end

always @ (*) begin
    ap_predicate_op375_read_state7 = ((icmp_ln943_reg_3702 == 1'd1) & (or_ln948_5_reg_3944 == 1'd1));
end

always @ (*) begin
    ap_predicate_op415_read_state8 = ((or_ln948_6_reg_3948 == 1'd1) & (icmp_ln943_reg_3702 == 1'd1));
end

always @ (*) begin
    ap_predicate_op431_write_state8 = ((or_ln963_1_reg_3725 == 1'd1) & (icmp_ln943_reg_3702 == 1'd1));
end

always @ (*) begin
    ap_predicate_op459_read_state9 = ((icmp_ln943_reg_3702 == 1'd1) & (or_ln948_7_reg_3952 == 1'd1));
end

assign cmp390_fu_1929_p2 = (($signed(zext_ln943_fu_1919_p1) < $signed(sub389)) ? 1'b1 : 1'b0);

assign icmp_ln943_fu_1923_p2 = (($signed(zext_ln943_fu_1919_p1) < $signed(trunc_ln4)) ? 1'b1 : 1'b0);

assign or_ln948_1_fu_2047_p2 = (icmp13_read_reg_3667 | cmp390_reg_3706);

assign or_ln948_2_fu_2175_p2 = (cmp392_2_read_reg_3672 | cmp390_reg_3706);

assign or_ln948_3_fu_2303_p2 = (icmp16_read_reg_3677 | cmp390_reg_3706);

assign or_ln948_4_fu_2307_p2 = (cmp392_4_read_reg_3682 | cmp390_reg_3706);

assign or_ln948_5_fu_2311_p2 = (cmp392_5_read_reg_3687 | cmp390_reg_3706);

assign or_ln948_6_fu_2315_p2 = (cmp392_6_read_reg_3692 | cmp390_reg_3706);

assign or_ln948_7_fu_2319_p2 = (icmp_ln930_read_reg_3697 | cmp390_reg_3706);

assign or_ln948_fu_1935_p2 = (cmp392 | cmp390_fu_1929_p2);

assign or_ln963_1_fu_1947_p2 = (icmp19 | cmp390_fu_1929_p2);

assign or_ln963_2_fu_1953_p2 = (cmp444_2 | cmp390_fu_1929_p2);

assign or_ln963_fu_1941_p2 = (cmp444 | cmp390_fu_1929_p2);

assign p_0_fu_3160_p33 = {{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{trunc_ln954_94_fu_3150_p4}, {trunc_ln954_93_fu_3140_p4}}, {trunc_ln954_92_fu_3130_p4}}, {trunc_ln954_91_fu_3120_p4}}, {trunc_ln954_90_fu_3110_p4}}, {trunc_ln954_89_fu_3100_p4}}, {trunc_ln954_88_fu_3090_p4}}, {trunc_ln954_87_fu_3080_p4}}, {trunc_ln954_86_fu_3070_p4}}, {trunc_ln954_85_fu_3060_p4}}, {trunc_ln954_84_fu_3050_p4}}, {trunc_ln954_83_fu_3040_p4}}, {trunc_ln954_82_fu_3023_p4}}, {trunc_ln954_81_fu_3013_p4}}, {trunc_ln954_80_fu_3003_p4}}, {trunc_ln954_79_fu_2993_p4}}, {trunc_ln954_78_fu_2983_p4}}, {trunc_ln954_77_fu_2973_p4}}, {trunc_ln954_76_fu_2963_p4}}, {trunc_ln954_75_fu_2953_p4}}, {trunc_ln954_74_fu_2943_p4}}, {trunc_ln954_73_fu_2933_p4}}, {trunc_ln954_72_fu_2923_p4}}, {trunc_ln954_71_fu_2913_p4}}, {trunc_ln954_70_reg_4146}}, {trunc_ln954_69_reg_4141}}, {trunc_ln954_68_reg_4136}}, {trunc_ln954_67_reg_4131}}, {trunc_ln954_66_reg_4126}}, {trunc_ln954_65_reg_4121}}, {trunc_ln954_64_reg_4116}}, {trunc_ln954_63_reg_4111}};

assign p_1_fu_2868_p33 = {{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{trunc_ln954_62_fu_2774_p4}, {trunc_ln954_61_fu_2764_p4}}, {trunc_ln954_60_fu_2754_p4}}, {trunc_ln954_59_fu_2744_p4}}, {trunc_ln954_58_reg_4101}}, {trunc_ln954_57_reg_4096}}, {trunc_ln954_56_reg_4091}}, {trunc_ln954_55_reg_4086}}, {trunc_ln954_54_reg_4081}}, {trunc_ln954_53_reg_4076}}, {trunc_ln954_52_reg_4071}}, {trunc_ln954_51_reg_4066}}, {trunc_ln954_50_reg_4061}}, {trunc_ln954_49_reg_4056}}, {trunc_ln954_48_reg_4051}}, {trunc_ln954_47_reg_4046}}, {trunc_ln954_46_reg_4036}}, {trunc_ln954_45_reg_4031}}, {trunc_ln954_44_reg_4026}}, {trunc_ln954_43_reg_4021}}, {trunc_ln954_42_reg_4016}}, {trunc_ln954_41_reg_4011}}, {trunc_ln954_40_reg_4006}}, {trunc_ln954_39_reg_4001}}, {trunc_ln954_38_reg_3996}}, {trunc_ln954_37_reg_3991}}, {trunc_ln954_36_reg_3986}}, {trunc_ln954_35_reg_3981}}, {trunc_ln954_34_reg_3971}}, {trunc_ln954_33_reg_3966}}, {trunc_ln954_32_reg_3961}}, {trunc_ln954_31_reg_3956}};

assign p_s_fu_2447_p33 = {{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{trunc_ln954_30_fu_2393_p4}, {trunc_ln954_29_fu_2383_p4}}, {trunc_ln954_28_fu_2373_p4}}, {trunc_ln954_27_fu_2363_p4}}, {trunc_ln954_26_fu_2353_p4}}, {trunc_ln954_25_fu_2343_p4}}, {trunc_ln954_24_fu_2333_p4}}, {trunc_ln954_23_fu_2323_p4}}, {trunc_ln954_22_reg_3926}}, {trunc_ln954_21_reg_3921}}, {trunc_ln954_20_reg_3916}}, {trunc_ln954_19_reg_3911}}, {trunc_ln954_18_reg_3906}}, {trunc_ln954_17_reg_3901}}, {trunc_ln954_16_reg_3896}}, {trunc_ln954_15_reg_3891}}, {trunc_ln954_14_reg_3886}}, {trunc_ln954_13_reg_3881}}, {trunc_ln954_12_reg_3876}}, {trunc_ln954_11_reg_3871}}, {trunc_ln954_10_reg_3857}}, {trunc_ln954_s_reg_3852}}, {trunc_ln954_9_reg_3847}}, {trunc_ln954_8_reg_3842}}, {trunc_ln954_7_reg_3837}}, {trunc_ln954_6_reg_3832}}, {trunc_ln954_5_reg_3827}}, {trunc_ln954_4_reg_3822}}, {trunc_ln954_3_reg_3817}}, {trunc_ln954_2_reg_3812}}, {trunc_ln954_1_reg_3807}}, {trunc_ln8_reg_3802}};

assign pix_118_fu_2443_p1 = img_dout[9:0];

assign pix_142_fu_2616_p1 = img_dout[9:0];

assign pix_166_fu_2740_p1 = img_dout[9:0];

assign pix_190_fu_2864_p1 = img_dout[9:0];

assign pix_214_fu_3035_p1 = img_dout[9:0];

assign pix_34_fu_2043_p1 = img_dout[9:0];

assign pix_68_out = pix_fu_184;

assign pix_69_out = pix_1_fu_188;

assign pix_70_fu_2171_p1 = img_dout[9:0];

assign pix_70_out = pix_2_fu_192;

assign pix_71_out = pix_3_fu_196;

assign pix_72_out = pix_4_fu_200;

assign pix_73_out = pix_5_fu_204;

assign pix_74_out = pix_6_fu_208;

assign pix_75_out = pix_7_fu_212;

assign pix_76_out = pix_8_fu_216;

assign pix_77_out = pix_9_fu_220;

assign pix_78_out = pix_10_fu_224;

assign pix_79_out = pix_11_fu_228;

assign pix_94_fu_2299_p1 = img_dout[9:0];

assign trunc_ln954_23_fu_2323_p4 = {{ap_phi_reg_pp0_iter0_pix_96_reg_768[9:2]}};

assign trunc_ln954_24_fu_2333_p4 = {{ap_phi_reg_pp0_iter0_pix_97_reg_757[9:2]}};

assign trunc_ln954_25_fu_2343_p4 = {{ap_phi_reg_pp0_iter0_pix_98_reg_746[9:2]}};

assign trunc_ln954_26_fu_2353_p4 = {{ap_phi_reg_pp0_iter0_pix_99_reg_735[9:2]}};

assign trunc_ln954_27_fu_2363_p4 = {{ap_phi_reg_pp0_iter0_pix_100_reg_724[9:2]}};

assign trunc_ln954_28_fu_2373_p4 = {{ap_phi_reg_pp0_iter0_pix_101_reg_713[9:2]}};

assign trunc_ln954_29_fu_2383_p4 = {{ap_phi_reg_pp0_iter0_pix_102_reg_702[9:2]}};

assign trunc_ln954_30_fu_2393_p4 = {{ap_phi_reg_pp0_iter0_pix_103_reg_691[9:2]}};

assign trunc_ln954_59_fu_2744_p4 = {{ap_phi_reg_pp0_iter0_pix_168_reg_1164[9:2]}};

assign trunc_ln954_60_fu_2754_p4 = {{ap_phi_reg_pp0_iter0_pix_169_reg_1153[9:2]}};

assign trunc_ln954_61_fu_2764_p4 = {{ap_phi_reg_pp0_iter0_pix_170_reg_1142[9:2]}};

assign trunc_ln954_62_fu_2774_p4 = {{ap_phi_reg_pp0_iter0_pix_171_reg_1131[9:2]}};

assign trunc_ln954_71_fu_2913_p4 = {{ap_phi_reg_pp0_iter1_pix_192_reg_1285[9:2]}};

assign trunc_ln954_72_fu_2923_p4 = {{ap_phi_reg_pp0_iter1_pix_193_reg_1275[9:2]}};

assign trunc_ln954_73_fu_2933_p4 = {{ap_phi_reg_pp0_iter1_pix_194_reg_1265[9:2]}};

assign trunc_ln954_74_fu_2943_p4 = {{ap_phi_reg_pp0_iter1_pix_195_reg_1255[9:2]}};

assign trunc_ln954_75_fu_2953_p4 = {{ap_phi_reg_pp0_iter1_pix_196_reg_1245[9:2]}};

assign trunc_ln954_76_fu_2963_p4 = {{ap_phi_reg_pp0_iter1_pix_197_reg_1235[9:2]}};

assign trunc_ln954_77_fu_2973_p4 = {{ap_phi_reg_pp0_iter1_pix_198_reg_1225[9:2]}};

assign trunc_ln954_78_fu_2983_p4 = {{ap_phi_reg_pp0_iter1_pix_199_reg_1215[9:2]}};

assign trunc_ln954_79_fu_2993_p4 = {{ap_phi_reg_pp0_iter1_pix_200_reg_1205[9:2]}};

assign trunc_ln954_80_fu_3003_p4 = {{ap_phi_reg_pp0_iter1_pix_201_reg_1195[9:2]}};

assign trunc_ln954_81_fu_3013_p4 = {{ap_phi_reg_pp0_iter1_pix_202_reg_1185[9:2]}};

assign trunc_ln954_82_fu_3023_p4 = {{ap_phi_reg_pp0_iter1_pix_203_reg_1175[9:2]}};

assign trunc_ln954_83_fu_3040_p4 = {{ap_phi_mux_pix_216_phi_fu_1408_p4[9:2]}};

assign trunc_ln954_84_fu_3050_p4 = {{ap_phi_mux_pix_217_phi_fu_1398_p4[9:2]}};

assign trunc_ln954_85_fu_3060_p4 = {{ap_phi_mux_pix_218_phi_fu_1388_p4[9:2]}};

assign trunc_ln954_86_fu_3070_p4 = {{ap_phi_mux_pix_219_phi_fu_1378_p4[9:2]}};

assign trunc_ln954_87_fu_3080_p4 = {{ap_phi_mux_pix_220_phi_fu_1368_p4[9:2]}};

assign trunc_ln954_88_fu_3090_p4 = {{ap_phi_mux_pix_221_phi_fu_1358_p4[9:2]}};

assign trunc_ln954_89_fu_3100_p4 = {{ap_phi_mux_pix_222_phi_fu_1348_p4[9:2]}};

assign trunc_ln954_90_fu_3110_p4 = {{ap_phi_mux_pix_223_phi_fu_1338_p4[9:2]}};

assign trunc_ln954_91_fu_3120_p4 = {{ap_phi_mux_pix_224_phi_fu_1328_p4[9:2]}};

assign trunc_ln954_92_fu_3130_p4 = {{ap_phi_mux_pix_225_phi_fu_1318_p4[9:2]}};

assign trunc_ln954_93_fu_3140_p4 = {{ap_phi_mux_pix_226_phi_fu_1308_p4[9:2]}};

assign trunc_ln954_94_fu_3150_p4 = {{ap_phi_mux_pix_227_phi_fu_1298_p4[9:2]}};

assign x_2_fu_1913_p2 = (ap_sig_allocacmp_x_1 + 10'd1);

assign zext_ln943_fu_1919_p1 = ap_sig_allocacmp_x_1;

endmodule //dpss_vck190_pt_v_frmbuf_wr_0_0_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_943_13
