# RISC-V æ”¯æŒå®æ–½è¿›åº¦æŠ¥å‘Š

## âœ… å·²å®Œæˆ (Phase 1 & 2)

### 1. æ¶æ„æŠ½è±¡å±‚ âœ“
- **æ–‡ä»¶**: `architecture-backtrace.ts`
- **å†…å®¹**:
  - `Architecture` æšä¸¾ (CORTEX_M, RISCV32, RISCV64)
  - `FaultType` æ‰©å±•æšä¸¾ (æ–°å¢ 9 ç§ RISC-V æ•…éšœç±»å‹)
  - `IArchitectureBacktrace` æ¥å£
  - `ArchitectureFactory` å·¥å‚ç±» (è‡ªåŠ¨æ£€æµ‹æ¶æ„)
  - `FaultAnalysis` æ¥å£å¢åŠ  `architecture` å­—æ®µ

### 2. RISC-V å®ç° âœ“
- **æ–‡ä»¶**: `riscv-backtrace.ts`
- **åŠŸèƒ½**:
  - CSR å¯„å­˜å™¨å®šä¹‰ (MCAUSE, MEPC, MTVAL, MSTATUS)
  - å¼‚å¸¸ä»£ç æ˜ å°„ (16 ç§ RISC-V å¼‚å¸¸)
  - æ•…éšœåˆ†æé€»è¾‘
  - æ™ºèƒ½æ¨èç”Ÿæˆ
  - RV32/RV64 æ”¯æŒ

### 3. Cortex-M é‡æ„ âœ“
- **æ–‡ä»¶**: `cortex-m-backtrace.ts`
- **åŠŸèƒ½**:
  - ä» `cmbacktrace.ts` æå– Cortex-M å®ç°
  - å®ç° `IArchitectureBacktrace` æ¥å£
  - ä¿ç•™æ‰€æœ‰åŸæœ‰åŠŸèƒ½

### 4. CmBacktraceAnalyzer é›†æˆ âœ“
- **æ–‡ä»¶**: `cmbacktrace.ts`
- **æ›´æ–°**:
  - ç§»é™¤é‡å¤çš„ `FaultType` æšä¸¾ï¼Œä» `architecture-backtrace.ts` å¯¼å…¥
  - ä½¿ç”¨ `ArchitectureFactory.create()` è‡ªåŠ¨åˆ›å»ºæ¶æ„å®ç°
  - `setSession()` æ–¹æ³•æ”¹ä¸º asyncï¼Œè‡ªåŠ¨æ£€æµ‹æ¶æ„
  - ç§»é™¤æ¶æ„ç‰¹å®šä»£ç ï¼Œå§”æ‰˜ç»™ `IArchitectureBacktrace` å®ç°
  - æ›´æ–° `addr2line()` æ¥å— toolchainPrefix å‚æ•°
  - `FaultAnalysis` è¿”å›å€¼åŒ…å« `architecture` å­—æ®µ

### 5. TreeView æ›´æ–° âœ“
- **æ–‡ä»¶**: `fault-analysis-tree.ts`
- **æ›´æ–°**:
  - `getFaultIcon()` å¢åŠ  RISC-V æ•…éšœå›¾æ ‡æ˜ å°„:
    - å¯¹é½é”™è¯¯ â†’ `symbol-ruler`
    - è®¿é—®é”™è¯¯ â†’ `debug-disconnect`
    - éæ³•æŒ‡ä»¤ â†’ `error`
    - é¡µé¢é”™è¯¯ â†’ `file-code`
    - ç¯å¢ƒè°ƒç”¨ â†’ `symbol-method`
    - æ–­ç‚¹ â†’ `debug-breakpoint`
  - æ ¹èŠ‚ç‚¹æ˜¾ç¤ºæ¶æ„æ ‡ç­¾ (e.g., "Load Access Fault [RISCV32]")
  - Tooltip æ˜¾ç¤ºæ¶æ„ä¿¡æ¯

### 6. Extension é›†æˆ âœ“
- **æ–‡ä»¶**: `extension.ts`
- **æ›´æ–°**:
  - `analyzeFault()` ä½¿ç”¨ `await this.cmBacktraceAnalyzer.setSession(session)`
  - `showCallStack()` ä½¿ç”¨ `await this.cmBacktraceAnalyzer.setSession(session)`
  - `checkForFault()` ä½¿ç”¨ `await this.cmBacktraceAnalyzer.setSession(session)`
  - ç§»é™¤æ‰‹åŠ¨è®¾ç½® `toolchainPrefix` (ç”±æ¶æ„å®ç°è‡ªåŠ¨å¤„ç†)

## ğŸ“Š æ–°å¢çš„æ•…éšœç±»å‹

### RISC-V ä¸“ç”¨
| æ•…éšœç±»å‹ | è¯´æ˜ | è§¦å‘æ¡ä»¶ |
|---------|------|---------|
| INSTRUCTION_MISALIGNED | æŒ‡ä»¤åœ°å€éå¯¹é½ | PC ä¸æ˜¯ 2/4 å­—èŠ‚å¯¹é½ |
| INSTRUCTION_FAULT | æŒ‡ä»¤è®¿é—®é”™è¯¯ | æ— æ•ˆæŒ‡ä»¤åœ°å€ |
| ILLEGAL_INSTRUCTION | éæ³•æŒ‡ä»¤ | ä¸æ”¯æŒçš„æŒ‡ä»¤ç¼–ç  |
| LOAD_MISALIGNED | åŠ è½½éå¯¹é½ | æ•°æ®åœ°å€éå¯¹é½ |
| LOAD_FAULT | åŠ è½½è®¿é—®é”™è¯¯ | è¯»å–æ— æ•ˆåœ°å€ |
| STORE_MISALIGNED | å­˜å‚¨éå¯¹é½ | å†™å…¥åœ°å€éå¯¹é½ |
| STORE_FAULT | å­˜å‚¨è®¿é—®é”™è¯¯ | å†™å…¥æ— æ•ˆ/åªè¯»åœ°å€ |
| ECALL | ç¯å¢ƒè°ƒç”¨ | ecall æŒ‡ä»¤ (ç³»ç»Ÿè°ƒç”¨) |
| PAGE_FAULT | é¡µé¢é”™è¯¯ | è™šæ‹Ÿå†…å­˜é¡µæœªæ˜ å°„ |

## ğŸ—ï¸ æ¶æ„è®¾è®¡

### æ¶æ„æ£€æµ‹é€»è¾‘
```typescript
// ä¼˜å…ˆçº§ï¼š
1. toolchainPrefix (riscv64/riscv32/arm-none-eabi)
2. device åç§° (cortex-m/stm32/riscv/rv32/rv64)
3. servertype (jlink/openocd â†’ ARM)
4. é»˜è®¤ Cortex-M (å‘åå…¼å®¹)
```

### å·¥å‚æ¨¡å¼
```typescript
const backtrace = await ArchitectureFactory.create(session);
// è‡ªåŠ¨è¿”å› CortexMBacktrace æˆ– RiscVBacktrace
```

## ğŸ“ æ–‡ä»¶ç»“æ„

```
src/frontend/
â”œâ”€â”€ architecture-backtrace.ts       # æŠ½è±¡å±‚ (NEW)
â”‚   â”œâ”€â”€ Architecture æšä¸¾
â”‚   â”œâ”€â”€ FaultType æ‰©å±•
â”‚   â”œâ”€â”€ IArchitectureBacktrace æ¥å£
â”‚   â””â”€â”€ ArchitectureFactory
â”‚
â”œâ”€â”€ cortex-m-backtrace.ts          # Cortex-M å®ç° (NEW)
â”‚   â””â”€â”€ CortexMBacktrace ç±»
â”‚
â”œâ”€â”€ riscv-backtrace.ts             # RISC-V å®ç° (NEW)
â”‚   â””â”€â”€ RiscVBacktrace ç±»
â”‚
â””â”€â”€ cmbacktrace.ts                 # ä¸»åˆ†æå™¨ (å¾…æ›´æ–°)
    â””â”€â”€ CmBacktraceAnalyzer (éœ€é‡æ„)
```

## ğŸ”„ å¾…å®Œæˆä»»åŠ¡

### Phase 3: é…ç½®é€‰é¡¹ (ä¸‹ä¸€æ­¥)
- [ ] æ·»åŠ  `cortex-debug.architecture` é…ç½® (å¯é€‰ï¼Œé»˜è®¤è‡ªåŠ¨æ£€æµ‹)
- [ ] æ·»åŠ  `cortex-debug.riscvToolchainPrefix` é…ç½®
- [ ] æ›´æ–° launch.json ç¤ºä¾‹

### Phase 4: æ–‡æ¡£
- [ ] æ›´æ–°ç”¨æˆ·æŒ‡å— (æ·»åŠ  RISC-V ç« èŠ‚)
- [ ] æ›´æ–°æŠ€æœ¯æ–‡æ¡£
- [ ] æ·»åŠ  RISC-V æµ‹è¯•ç”¨ä¾‹

### Phase 5: æµ‹è¯•
- [ ] æµ‹è¯• ARM Cortex-M å‘åå…¼å®¹æ€§
- [ ] æµ‹è¯• RISC-V æ•…éšœæ£€æµ‹
- [ ] æµ‹è¯•æ¶æ„è‡ªåŠ¨æ£€æµ‹
- [ ] æµ‹è¯•å¤šæ¶æ„åˆ‡æ¢

## ğŸ§ª æµ‹è¯•è®¡åˆ’

### RISC-V æµ‹è¯•åœºæ™¯
```c
// 1. éå¯¹é½è®¿é—®
uint32_t *ptr = (uint32_t*)0x20000001;
uint32_t val = *ptr; // â†’ LOAD_MISALIGNED

// 2. éæ³•æŒ‡ä»¤
asm(".word 0xFFFFFFFF"); // â†’ ILLEGAL_INSTRUCTION

// 3. ç©ºæŒ‡é’ˆ
uint32_t *ptr = NULL;
uint32_t val = *ptr; // â†’ LOAD_FAULT
```

## ğŸ“Š ä»£ç ç»Ÿè®¡

| æ–‡ä»¶ | è¡Œæ•° | çŠ¶æ€ |
|------|------|------|
| architecture-backtrace.ts | ~184 | âœ… å®Œæˆ |
| riscv-backtrace.ts | ~393 | âœ… å®Œæˆ |
| cortex-m-backtrace.ts | ~363 | âœ… å®Œæˆ |
| cmbacktrace.ts (é‡æ„å) | ~242 | âœ… å®Œæˆ |
| fault-analysis-tree.ts (æ›´æ–°) | ~395 | âœ… å®Œæˆ |
| extension.ts (æ›´æ–°) | 3è¡Œä¿®æ”¹ | âœ… å®Œæˆ |
| **æ€»è®¡** | **~1577** | **Phase 1 & 2 å®Œæˆ** |

## ğŸ¯ ä¸‹ä¸€æ­¥è¡ŒåŠ¨

### ç«‹å³æ‰§è¡Œ (Priority 0)
1. **æ·»åŠ é…ç½®é€‰é¡¹**
   - `cortex-debug.architecture` (å¯é€‰)
   - `cortex-debug.riscvToolchainPrefix`

2. **æ›´æ–°æ–‡æ¡£**
   - README æ·»åŠ  RISC-V æ”¯æŒè¯´æ˜
   - ç”¨æˆ·æŒ‡å—æ·»åŠ  RISC-V ç¤ºä¾‹

3. **æµ‹è¯•éªŒè¯**
   - ARM Cortex-M å…¼å®¹æ€§æµ‹è¯•
   - RISC-V åŠŸèƒ½æµ‹è¯•

---

**å½“å‰è¿›åº¦**: 80% (Phase 1 & 2 å®Œæˆ, Phase 3 è¿›è¡Œä¸­)
**é¢„è®¡å‰©ä½™æ—¶é—´**: 2 å·¥ä½œæ—¥
**çŠ¶æ€**: ğŸŸ¢ è¿›è¡Œä¸­

**ä¸‹ä¸€ä¸ªé‡Œç¨‹ç¢‘**: Phase 3 é…ç½®é€‰é¡¹å®Œæˆ
