[2025-09-18 07:03:32] START suite=qualcomm_srv trace=srv710_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv710_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000003 cycles: 3338138 heartbeat IPC: 2.996 cumulative IPC: 2.996 (Simulation time: 00 hr 00 min 42 sec)
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Warmup finished CPU 0 instructions: 20000002 cycles: 6172802 cumulative IPC: 3.24 (Simulation time: 00 hr 01 min 19 sec)
Warmup complete CPU 0 instructions: 20000002 cycles: 6172802 cumulative IPC: 3.24 (Simulation time: 00 hr 01 min 19 sec)
Heartbeat CPU 0 instructions: 20000007 cycles: 6172803 heartbeat IPC: 3.528 cumulative IPC: 5 (Simulation time: 00 hr 01 min 19 sec)
Heartbeat CPU 0 instructions: 30000008 cycles: 12054459 heartbeat IPC: 1.7 cumulative IPC: 1.7 (Simulation time: 00 hr 02 min 18 sec)
Heartbeat CPU 0 instructions: 40000009 cycles: 17983947 heartbeat IPC: 1.686 cumulative IPC: 1.693 (Simulation time: 00 hr 03 min 19 sec)
Heartbeat CPU 0 instructions: 50000010 cycles: 23724731 heartbeat IPC: 1.742 cumulative IPC: 1.709 (Simulation time: 00 hr 04 min 14 sec)
Heartbeat CPU 0 instructions: 60000014 cycles: 29377164 heartbeat IPC: 1.769 cumulative IPC: 1.724 (Simulation time: 00 hr 05 min 11 sec)
Heartbeat CPU 0 instructions: 70000015 cycles: 35230749 heartbeat IPC: 1.708 cumulative IPC: 1.721 (Simulation time: 00 hr 06 min 08 sec)
Heartbeat CPU 0 instructions: 80000017 cycles: 40903218 heartbeat IPC: 1.763 cumulative IPC: 1.728 (Simulation time: 00 hr 07 min 06 sec)
Heartbeat CPU 0 instructions: 90000019 cycles: 46678767 heartbeat IPC: 1.731 cumulative IPC: 1.728 (Simulation time: 00 hr 08 min 04 sec)
Heartbeat CPU 0 instructions: 100000019 cycles: 52473131 heartbeat IPC: 1.726 cumulative IPC: 1.728 (Simulation time: 00 hr 09 min 05 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv710_ap.champsimtrace.xz")
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 110000020 cycles: 58180349 heartbeat IPC: 1.752 cumulative IPC: 1.731 (Simulation time: 00 hr 10 min 01 sec)
Simulation finished CPU 0 instructions: 100000000 cycles: 57458764 cumulative IPC: 1.74 (Simulation time: 00 hr 10 min 54 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 57458764 cumulative IPC: 1.74 (Simulation time: 00 hr 10 min 54 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv710_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.74 instructions: 100000000 cycles: 57458764
CPU 0 Branch Prediction Accuracy: 97.09% MPKI: 5.325 Average ROB Occupancy at Mispredict: 86.78
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00038
BRANCH_INDIRECT: 0.00691
BRANCH_CONDITIONAL: 5.316
BRANCH_DIRECT_CALL: 0.0008
BRANCH_INDIRECT_CALL: 0.00129
BRANCH_RETURN: 0.00043


====Backend Stall Breakdown====
ROB_STALL: 819402
LQ_STALL: 0
SQ_STALL: 1305190


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 166.30096
REPLAY_LOAD: 97.15284
NON_REPLAY_LOAD: 11.430494

== Total ==
ADDR_TRANS: 190082
REPLAY_LOAD: 133488
NON_REPLAY_LOAD: 495832

== Counts ==
ADDR_TRANS: 1143
REPLAY_LOAD: 1374
NON_REPLAY_LOAD: 43378

cpu0->cpu0_STLB TOTAL        ACCESS:     947240 HIT:     904474 MISS:      42766 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:     947240 HIT:     904474 MISS:      42766 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 227.2 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:     833013 HIT:     409380 MISS:     423633 MSHR_MERGE:      87049
cpu0->cpu0_L2C LOAD         ACCESS:     459064 HIT:     285024 MISS:     174040 MSHR_MERGE:      23018
cpu0->cpu0_L2C RFO          ACCESS:      65242 HIT:       6567 MISS:      58675 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:     123987 HIT:      13027 MISS:     110960 MSHR_MERGE:      64031
cpu0->cpu0_L2C WRITE        ACCESS:      88358 HIT:      87715 MISS:        643 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      96362 HIT:      17047 MISS:      79315 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:     109640 ISSUED:     109423 USEFUL:      23868 USELESS:       2227
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 97.44 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   15012247 HIT:   14613709 MISS:     398538 MSHR_MERGE:     124463
cpu0->cpu0_L1I LOAD         ACCESS:   15012247 HIT:   14613709 MISS:     398538 MSHR_MERGE:     124463
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 15.61 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   27613190 HIT:   26767972 MISS:     845218 MSHR_MERGE:     483760
cpu0->cpu0_L1D LOAD         ACCESS:   14896108 HIT:   14522535 MISS:     373573 MSHR_MERGE:     188583
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:     595910 HIT:     555970 MISS:      39940 MSHR_MERGE:      25077
cpu0->cpu0_L1D WRITE        ACCESS:   12018329 HIT:   11683257 MISS:     335072 MSHR_MERGE:     269829
cpu0->cpu0_L1D TRANSLATION  ACCESS:     102843 HIT:       6210 MISS:      96633 MSHR_MERGE:        271
cpu0->cpu0_L1D PREFETCH REQUESTED:    3469788 ISSUED:     595904 USEFUL:       2239 USELESS:       1381
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 95.55 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12819872 HIT:   12718735 MISS:     101137 MSHR_MERGE:      58185
cpu0->cpu0_ITLB LOAD         ACCESS:   12819872 HIT:   12718735 MISS:     101137 MSHR_MERGE:      58185
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 12.67 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   24918323 HIT:   23592103 MISS:    1326220 MSHR_MERGE:     421931
cpu0->cpu0_DTLB LOAD         ACCESS:   24918323 HIT:   23592103 MISS:    1326220 MSHR_MERGE:     421931
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 15.24 cycles
cpu0->LLC TOTAL        ACCESS:     414338 HIT:     169146 MISS:     245192 MSHR_MERGE:      13124
cpu0->LLC LOAD         ACCESS:     151022 HIT:      40208 MISS:     110814 MSHR_MERGE:       2087
cpu0->LLC RFO          ACCESS:      58675 HIT:      14224 MISS:      44451 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:      46928 HIT:       8382 MISS:      38546 MSHR_MERGE:      11037
cpu0->LLC WRITE        ACCESS:      78398 HIT:      78153 MISS:        245 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      79315 HIT:      28179 MISS:      51136 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 101 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       8395
  ROW_BUFFER_MISS:     223380
  AVG DBUS CONGESTED CYCLE: 6.212
Channel 0 WQ ROW_BUFFER_HIT:      11187
  ROW_BUFFER_MISS:      48727
  FULL:          0
Channel 0 REFRESHES ISSUED:       4788

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0      1037593        10893         7108        25994
---------------------------------------------------------------
  STLB miss resolved @ L1D                0          218          400         2763         7784
  STLB miss resolved @ L2C                0          505         2399         5303        22121
  STLB miss resolved @ LLC                0          809         4274         5178        24288
  STLB miss resolved @ MEM                0         1189         7994        16372        47111

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level              27834         1980        49419         2633         1213
---------------------------------------------------------------
  STLB miss resolved @ L1D               27            3           50          595          298
  STLB miss resolved @ L2C               15           36           29          129           71
  STLB miss resolved @ LLC               47           27          156         1654          519
  STLB miss resolved @ MEM               26            7           72          920          782
[2025-09-18 07:14:26] END   suite=qualcomm_srv trace=srv710_ap (rc=0)
