Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2.1 (win64) Build 3414424 Sun Dec 19 10:57:22 MST 2021
| Date         : Sun Apr 17 19:25:43 2022
| Host         : KC-LAPTOP running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation
| Design       : au_top_0
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
SYNTH-13   Warning   combinational multiplier       1           
TIMING-18  Warning   Missing input or output delay  50          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (5)
6. checking no_output_delay (45)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (45)
--------------------------------
 There are 45 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.798       -5.699                     11                  882        0.155        0.000                      0                  882        4.500        0.000                       0                   462  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0              -0.798       -5.699                     11                  882        0.155        0.000                      0                  882        4.500        0.000                       0                   462  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :           11  Failing Endpoints,  Worst Slack       -0.798ns,  Total Violation       -5.699ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.155ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.798ns  (required time - arrival time)
  Source:                 game/cu/FSM_onehot_M_game_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/regs/M_st_p1acc_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        10.705ns  (logic 5.165ns (48.248%)  route 5.540ns (51.752%))
  Logic Levels:           8  (DSP48E1=1 LUT2=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=461, routed)         1.565     5.149    game/cu/clk_IBUF_BUFG
    SLICE_X48Y36         FDRE                                         r  game/cu/FSM_onehot_M_game_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y36         FDRE (Prop_fdre_C_Q)         0.456     5.605 r  game/cu/FSM_onehot_M_game_q_reg[5]/Q
                         net (fo=8, routed)           0.742     6.347    game/cu/FSM_onehot_M_game_q_reg_n_0_[5]
    SLICE_X48Y35         LUT4 (Prop_lut4_I2_O)        0.124     6.471 r  game/cu/FSM_onehot_M_game_q[16]_i_6_replica/O
                         net (fo=2, routed)           0.657     7.129    game/cu/FSM_onehot_M_game_q[16]_i_6_n_0_repN
    SLICE_X51Y36         LUT5 (Prop_lut5_I4_O)        0.124     7.253 r  game/cu/FSM_onehot_M_game_q[16]_i_3/O
                         net (fo=13, routed)          0.807     8.060    game/regs/s0
    SLICE_X53Y33         LUT6 (Prop_lut6_I1_O)        0.124     8.184 f  game/regs/s0_i_78/O
                         net (fo=2, routed)           0.324     8.508    game/cu/s0_9
    SLICE_X52Y32         LUT2 (Prop_lut2_I1_O)        0.124     8.632 r  game/cu/s0_i_25/O
                         net (fo=1, routed)           0.684     9.316    game/gamealu/adder/A[7]
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_A[7]_P[6])
                                                      3.841    13.157 f  game/gamealu/adder/s0/P[6]
                         net (fo=2, routed)           0.598    13.755    game/gamealu/adder/P[6]
    SLICE_X55Y31         LUT6 (Prop_lut6_I0_O)        0.124    13.879 r  game/gamealu/adder/M_st_p1acc_q[0]_i_11/O
                         net (fo=1, routed)           0.808    14.687    game/gamealu/adder/M_st_p1acc_q[0]_i_11_n_0
    SLICE_X54Y29         LUT6 (Prop_lut6_I5_O)        0.124    14.811 r  game/gamealu/adder/M_st_p1acc_q[0]_i_5_comp/O
                         net (fo=1, routed)           0.340    15.151    game/cu/M_st_p1acc_q_reg[0]
    SLICE_X55Y29         LUT6 (Prop_lut6_I4_O)        0.124    15.275 r  game/cu/M_st_p1acc_q[0]_i_1_comp/O
                         net (fo=9, routed)           0.579    15.854    game/regs/D[0]
    SLICE_X52Y28         FDRE                                         r  game/regs/M_st_p1acc_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=461, routed)         1.440    14.845    game/regs/clk_IBUF_BUFG
    SLICE_X52Y28         FDRE                                         r  game/regs/M_st_p1acc_q_reg[0]/C
                         clock pessimism              0.259    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X52Y28         FDRE (Setup_fdre_C_D)       -0.013    15.056    game/regs/M_st_p1acc_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.056    
                         arrival time                         -15.854    
  -------------------------------------------------------------------
                         slack                                 -0.798    

Slack (VIOLATED) :        -0.770ns  (required time - arrival time)
  Source:                 game/cu/FSM_onehot_M_game_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/regs/M_st_currdice_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        10.678ns  (logic 5.165ns (48.372%)  route 5.513ns (51.628%))
  Logic Levels:           8  (DSP48E1=1 LUT2=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=461, routed)         1.565     5.149    game/cu/clk_IBUF_BUFG
    SLICE_X48Y36         FDRE                                         r  game/cu/FSM_onehot_M_game_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y36         FDRE (Prop_fdre_C_Q)         0.456     5.605 r  game/cu/FSM_onehot_M_game_q_reg[5]/Q
                         net (fo=8, routed)           0.742     6.347    game/cu/FSM_onehot_M_game_q_reg_n_0_[5]
    SLICE_X48Y35         LUT4 (Prop_lut4_I2_O)        0.124     6.471 r  game/cu/FSM_onehot_M_game_q[16]_i_6_replica/O
                         net (fo=2, routed)           0.657     7.129    game/cu/FSM_onehot_M_game_q[16]_i_6_n_0_repN
    SLICE_X51Y36         LUT5 (Prop_lut5_I4_O)        0.124     7.253 r  game/cu/FSM_onehot_M_game_q[16]_i_3/O
                         net (fo=13, routed)          0.807     8.060    game/regs/s0
    SLICE_X53Y33         LUT6 (Prop_lut6_I1_O)        0.124     8.184 f  game/regs/s0_i_78/O
                         net (fo=2, routed)           0.324     8.508    game/cu/s0_9
    SLICE_X52Y32         LUT2 (Prop_lut2_I1_O)        0.124     8.632 r  game/cu/s0_i_25/O
                         net (fo=1, routed)           0.684     9.316    game/gamealu/adder/A[7]
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_A[7]_P[6])
                                                      3.841    13.157 f  game/gamealu/adder/s0/P[6]
                         net (fo=2, routed)           0.598    13.755    game/gamealu/adder/P[6]
    SLICE_X55Y31         LUT6 (Prop_lut6_I0_O)        0.124    13.879 r  game/gamealu/adder/M_st_p1acc_q[0]_i_11/O
                         net (fo=1, routed)           0.808    14.687    game/gamealu/adder/M_st_p1acc_q[0]_i_11_n_0
    SLICE_X54Y29         LUT6 (Prop_lut6_I5_O)        0.124    14.811 r  game/gamealu/adder/M_st_p1acc_q[0]_i_5_comp/O
                         net (fo=1, routed)           0.340    15.151    game/cu/M_st_p1acc_q_reg[0]
    SLICE_X55Y29         LUT6 (Prop_lut6_I4_O)        0.124    15.275 r  game/cu/M_st_p1acc_q[0]_i_1_comp/O
                         net (fo=9, routed)           0.552    15.827    game/regs/D[0]
    SLICE_X52Y29         FDRE                                         r  game/regs/M_st_currdice_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=461, routed)         1.441    14.846    game/regs/clk_IBUF_BUFG
    SLICE_X52Y29         FDRE                                         r  game/regs/M_st_currdice_q_reg[0]/C
                         clock pessimism              0.259    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X52Y29         FDRE (Setup_fdre_C_D)       -0.013    15.057    game/regs/M_st_currdice_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.057    
                         arrival time                         -15.827    
  -------------------------------------------------------------------
                         slack                                 -0.770    

Slack (VIOLATED) :        -0.670ns  (required time - arrival time)
  Source:                 game/cu/FSM_onehot_M_game_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/regs/M_st_win_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        10.620ns  (logic 5.289ns (49.801%)  route 5.331ns (50.199%))
  Logic Levels:           9  (DSP48E1=1 LUT2=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=461, routed)         1.565     5.149    game/cu/clk_IBUF_BUFG
    SLICE_X48Y36         FDRE                                         r  game/cu/FSM_onehot_M_game_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y36         FDRE (Prop_fdre_C_Q)         0.456     5.605 r  game/cu/FSM_onehot_M_game_q_reg[5]/Q
                         net (fo=8, routed)           0.742     6.347    game/cu/FSM_onehot_M_game_q_reg_n_0_[5]
    SLICE_X48Y35         LUT4 (Prop_lut4_I2_O)        0.124     6.471 r  game/cu/FSM_onehot_M_game_q[16]_i_6_replica/O
                         net (fo=2, routed)           0.657     7.129    game/cu/FSM_onehot_M_game_q[16]_i_6_n_0_repN
    SLICE_X51Y36         LUT5 (Prop_lut5_I4_O)        0.124     7.253 r  game/cu/FSM_onehot_M_game_q[16]_i_3/O
                         net (fo=13, routed)          0.807     8.060    game/regs/s0
    SLICE_X53Y33         LUT6 (Prop_lut6_I1_O)        0.124     8.184 f  game/regs/s0_i_78/O
                         net (fo=2, routed)           0.324     8.508    game/cu/s0_9
    SLICE_X52Y32         LUT2 (Prop_lut2_I1_O)        0.124     8.632 r  game/cu/s0_i_25/O
                         net (fo=1, routed)           0.684     9.316    game/gamealu/adder/A[7]
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_A[7]_P[6])
                                                      3.841    13.157 f  game/gamealu/adder/s0/P[6]
                         net (fo=2, routed)           0.598    13.755    game/gamealu/adder/P[6]
    SLICE_X55Y31         LUT6 (Prop_lut6_I0_O)        0.124    13.879 r  game/gamealu/adder/M_st_p1acc_q[0]_i_11/O
                         net (fo=1, routed)           0.808    14.687    game/gamealu/adder/M_st_p1acc_q[0]_i_11_n_0
    SLICE_X54Y29         LUT6 (Prop_lut6_I5_O)        0.124    14.811 r  game/gamealu/adder/M_st_p1acc_q[0]_i_5_comp/O
                         net (fo=1, routed)           0.340    15.151    game/cu/M_st_p1acc_q_reg[0]
    SLICE_X55Y29         LUT6 (Prop_lut6_I4_O)        0.124    15.275 r  game/cu/M_st_p1acc_q[0]_i_1_comp/O
                         net (fo=9, routed)           0.371    15.646    game/cu/D[0]
    SLICE_X55Y28         LUT6 (Prop_lut6_I2_O)        0.124    15.770 r  game/cu/M_st_win_q[0]_i_1/O
                         net (fo=1, routed)           0.000    15.770    game/regs/M_st_win_q_reg[0]_1
    SLICE_X55Y28         FDRE                                         r  game/regs/M_st_win_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=461, routed)         1.440    14.845    game/regs/clk_IBUF_BUFG
    SLICE_X55Y28         FDRE                                         r  game/regs/M_st_win_q_reg[0]/C
                         clock pessimism              0.259    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X55Y28         FDRE (Setup_fdre_C_D)        0.031    15.100    game/regs/M_st_win_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.100    
                         arrival time                         -15.770    
  -------------------------------------------------------------------
                         slack                                 -0.670    

Slack (VIOLATED) :        -0.655ns  (required time - arrival time)
  Source:                 game/cu/FSM_onehot_M_game_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/regs/M_st_p2curr_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        10.546ns  (logic 5.165ns (48.974%)  route 5.381ns (51.026%))
  Logic Levels:           8  (DSP48E1=1 LUT2=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=461, routed)         1.565     5.149    game/cu/clk_IBUF_BUFG
    SLICE_X48Y36         FDRE                                         r  game/cu/FSM_onehot_M_game_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y36         FDRE (Prop_fdre_C_Q)         0.456     5.605 r  game/cu/FSM_onehot_M_game_q_reg[5]/Q
                         net (fo=8, routed)           0.742     6.347    game/cu/FSM_onehot_M_game_q_reg_n_0_[5]
    SLICE_X48Y35         LUT4 (Prop_lut4_I2_O)        0.124     6.471 r  game/cu/FSM_onehot_M_game_q[16]_i_6_replica/O
                         net (fo=2, routed)           0.657     7.129    game/cu/FSM_onehot_M_game_q[16]_i_6_n_0_repN
    SLICE_X51Y36         LUT5 (Prop_lut5_I4_O)        0.124     7.253 r  game/cu/FSM_onehot_M_game_q[16]_i_3/O
                         net (fo=13, routed)          0.807     8.060    game/regs/s0
    SLICE_X53Y33         LUT6 (Prop_lut6_I1_O)        0.124     8.184 f  game/regs/s0_i_78/O
                         net (fo=2, routed)           0.324     8.508    game/cu/s0_9
    SLICE_X52Y32         LUT2 (Prop_lut2_I1_O)        0.124     8.632 r  game/cu/s0_i_25/O
                         net (fo=1, routed)           0.684     9.316    game/gamealu/adder/A[7]
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_A[7]_P[6])
                                                      3.841    13.157 f  game/gamealu/adder/s0/P[6]
                         net (fo=2, routed)           0.598    13.755    game/gamealu/adder/P[6]
    SLICE_X55Y31         LUT6 (Prop_lut6_I0_O)        0.124    13.879 r  game/gamealu/adder/M_st_p1acc_q[0]_i_11/O
                         net (fo=1, routed)           0.808    14.687    game/gamealu/adder/M_st_p1acc_q[0]_i_11_n_0
    SLICE_X54Y29         LUT6 (Prop_lut6_I5_O)        0.124    14.811 r  game/gamealu/adder/M_st_p1acc_q[0]_i_5_comp/O
                         net (fo=1, routed)           0.340    15.151    game/cu/M_st_p1acc_q_reg[0]
    SLICE_X55Y29         LUT6 (Prop_lut6_I4_O)        0.124    15.275 r  game/cu/M_st_p1acc_q[0]_i_1_comp/O
                         net (fo=9, routed)           0.421    15.696    game/regs/D[0]
    SLICE_X56Y30         FDRE                                         r  game/regs/M_st_p2curr_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=461, routed)         1.442    14.847    game/regs/clk_IBUF_BUFG
    SLICE_X56Y30         FDRE                                         r  game/regs/M_st_p2curr_q_reg[0]/C
                         clock pessimism              0.259    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X56Y30         FDRE (Setup_fdre_C_D)       -0.030    15.041    game/regs/M_st_p2curr_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.041    
                         arrival time                         -15.696    
  -------------------------------------------------------------------
                         slack                                 -0.655    

Slack (VIOLATED) :        -0.654ns  (required time - arrival time)
  Source:                 game/cu/FSM_onehot_M_game_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/regs/M_temp_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        10.527ns  (logic 5.165ns (49.063%)  route 5.362ns (50.937%))
  Logic Levels:           8  (DSP48E1=1 LUT2=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=461, routed)         1.565     5.149    game/cu/clk_IBUF_BUFG
    SLICE_X48Y36         FDRE                                         r  game/cu/FSM_onehot_M_game_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y36         FDRE (Prop_fdre_C_Q)         0.456     5.605 r  game/cu/FSM_onehot_M_game_q_reg[5]/Q
                         net (fo=8, routed)           0.742     6.347    game/cu/FSM_onehot_M_game_q_reg_n_0_[5]
    SLICE_X48Y35         LUT4 (Prop_lut4_I2_O)        0.124     6.471 r  game/cu/FSM_onehot_M_game_q[16]_i_6_replica/O
                         net (fo=2, routed)           0.657     7.129    game/cu/FSM_onehot_M_game_q[16]_i_6_n_0_repN
    SLICE_X51Y36         LUT5 (Prop_lut5_I4_O)        0.124     7.253 r  game/cu/FSM_onehot_M_game_q[16]_i_3/O
                         net (fo=13, routed)          0.807     8.060    game/regs/s0
    SLICE_X53Y33         LUT6 (Prop_lut6_I1_O)        0.124     8.184 f  game/regs/s0_i_78/O
                         net (fo=2, routed)           0.324     8.508    game/cu/s0_9
    SLICE_X52Y32         LUT2 (Prop_lut2_I1_O)        0.124     8.632 r  game/cu/s0_i_25/O
                         net (fo=1, routed)           0.684     9.316    game/gamealu/adder/A[7]
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_A[7]_P[6])
                                                      3.841    13.157 f  game/gamealu/adder/s0/P[6]
                         net (fo=2, routed)           0.598    13.755    game/gamealu/adder/P[6]
    SLICE_X55Y31         LUT6 (Prop_lut6_I0_O)        0.124    13.879 r  game/gamealu/adder/M_st_p1acc_q[0]_i_11/O
                         net (fo=1, routed)           0.808    14.687    game/gamealu/adder/M_st_p1acc_q[0]_i_11_n_0
    SLICE_X54Y29         LUT6 (Prop_lut6_I5_O)        0.124    14.811 r  game/gamealu/adder/M_st_p1acc_q[0]_i_5_comp/O
                         net (fo=1, routed)           0.340    15.151    game/cu/M_st_p1acc_q_reg[0]
    SLICE_X55Y29         LUT6 (Prop_lut6_I4_O)        0.124    15.275 r  game/cu/M_st_p1acc_q[0]_i_1_comp/O
                         net (fo=9, routed)           0.402    15.677    game/regs/D[0]
    SLICE_X55Y30         FDRE                                         r  game/regs/M_temp_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=461, routed)         1.441    14.846    game/regs/clk_IBUF_BUFG
    SLICE_X55Y30         FDRE                                         r  game/regs/M_temp_q_reg[0]/C
                         clock pessimism              0.259    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X55Y30         FDRE (Setup_fdre_C_D)       -0.047    15.023    game/regs/M_temp_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.023    
                         arrival time                         -15.677    
  -------------------------------------------------------------------
                         slack                                 -0.654    

Slack (VIOLATED) :        -0.648ns  (required time - arrival time)
  Source:                 game/cu/FSM_onehot_M_game_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/regs/M_st_turn_q_reg[0]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        10.537ns  (logic 5.165ns (49.016%)  route 5.372ns (50.984%))
  Logic Levels:           8  (DSP48E1=1 LUT2=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=461, routed)         1.565     5.149    game/cu/clk_IBUF_BUFG
    SLICE_X48Y36         FDRE                                         r  game/cu/FSM_onehot_M_game_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y36         FDRE (Prop_fdre_C_Q)         0.456     5.605 r  game/cu/FSM_onehot_M_game_q_reg[5]/Q
                         net (fo=8, routed)           0.742     6.347    game/cu/FSM_onehot_M_game_q_reg_n_0_[5]
    SLICE_X48Y35         LUT4 (Prop_lut4_I2_O)        0.124     6.471 r  game/cu/FSM_onehot_M_game_q[16]_i_6_replica/O
                         net (fo=2, routed)           0.657     7.129    game/cu/FSM_onehot_M_game_q[16]_i_6_n_0_repN
    SLICE_X51Y36         LUT5 (Prop_lut5_I4_O)        0.124     7.253 r  game/cu/FSM_onehot_M_game_q[16]_i_3/O
                         net (fo=13, routed)          0.807     8.060    game/regs/s0
    SLICE_X53Y33         LUT6 (Prop_lut6_I1_O)        0.124     8.184 f  game/regs/s0_i_78/O
                         net (fo=2, routed)           0.324     8.508    game/cu/s0_9
    SLICE_X52Y32         LUT2 (Prop_lut2_I1_O)        0.124     8.632 r  game/cu/s0_i_25/O
                         net (fo=1, routed)           0.684     9.316    game/gamealu/adder/A[7]
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_A[7]_P[6])
                                                      3.841    13.157 f  game/gamealu/adder/s0/P[6]
                         net (fo=2, routed)           0.598    13.755    game/gamealu/adder/P[6]
    SLICE_X55Y31         LUT6 (Prop_lut6_I0_O)        0.124    13.879 r  game/gamealu/adder/M_st_p1acc_q[0]_i_11/O
                         net (fo=1, routed)           0.808    14.687    game/gamealu/adder/M_st_p1acc_q[0]_i_11_n_0
    SLICE_X54Y29         LUT6 (Prop_lut6_I5_O)        0.124    14.811 r  game/gamealu/adder/M_st_p1acc_q[0]_i_5_comp/O
                         net (fo=1, routed)           0.340    15.151    game/cu/M_st_p1acc_q_reg[0]
    SLICE_X55Y29         LUT6 (Prop_lut6_I4_O)        0.124    15.275 r  game/cu/M_st_p1acc_q[0]_i_1_comp/O
                         net (fo=9, routed)           0.412    15.687    game/regs/D[0]
    SLICE_X54Y28         FDRE                                         r  game/regs/M_st_turn_q_reg[0]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=461, routed)         1.440    14.845    game/regs/clk_IBUF_BUFG
    SLICE_X54Y28         FDRE                                         r  game/regs/M_st_turn_q_reg[0]_lopt_replica/C
                         clock pessimism              0.259    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X54Y28         FDRE (Setup_fdre_C_D)       -0.030    15.039    game/regs/M_st_turn_q_reg[0]_lopt_replica
  -------------------------------------------------------------------
                         required time                         15.039    
                         arrival time                         -15.687    
  -------------------------------------------------------------------
                         slack                                 -0.648    

Slack (VIOLATED) :        -0.639ns  (required time - arrival time)
  Source:                 game/cu/FSM_onehot_M_game_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/regs/M_st_p2acc_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        10.529ns  (logic 5.165ns (49.053%)  route 5.364ns (50.947%))
  Logic Levels:           8  (DSP48E1=1 LUT2=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=461, routed)         1.565     5.149    game/cu/clk_IBUF_BUFG
    SLICE_X48Y36         FDRE                                         r  game/cu/FSM_onehot_M_game_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y36         FDRE (Prop_fdre_C_Q)         0.456     5.605 r  game/cu/FSM_onehot_M_game_q_reg[5]/Q
                         net (fo=8, routed)           0.742     6.347    game/cu/FSM_onehot_M_game_q_reg_n_0_[5]
    SLICE_X48Y35         LUT4 (Prop_lut4_I2_O)        0.124     6.471 r  game/cu/FSM_onehot_M_game_q[16]_i_6_replica/O
                         net (fo=2, routed)           0.657     7.129    game/cu/FSM_onehot_M_game_q[16]_i_6_n_0_repN
    SLICE_X51Y36         LUT5 (Prop_lut5_I4_O)        0.124     7.253 r  game/cu/FSM_onehot_M_game_q[16]_i_3/O
                         net (fo=13, routed)          0.807     8.060    game/regs/s0
    SLICE_X53Y33         LUT6 (Prop_lut6_I1_O)        0.124     8.184 f  game/regs/s0_i_78/O
                         net (fo=2, routed)           0.324     8.508    game/cu/s0_9
    SLICE_X52Y32         LUT2 (Prop_lut2_I1_O)        0.124     8.632 r  game/cu/s0_i_25/O
                         net (fo=1, routed)           0.684     9.316    game/gamealu/adder/A[7]
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_A[7]_P[6])
                                                      3.841    13.157 f  game/gamealu/adder/s0/P[6]
                         net (fo=2, routed)           0.598    13.755    game/gamealu/adder/P[6]
    SLICE_X55Y31         LUT6 (Prop_lut6_I0_O)        0.124    13.879 r  game/gamealu/adder/M_st_p1acc_q[0]_i_11/O
                         net (fo=1, routed)           0.808    14.687    game/gamealu/adder/M_st_p1acc_q[0]_i_11_n_0
    SLICE_X54Y29         LUT6 (Prop_lut6_I5_O)        0.124    14.811 r  game/gamealu/adder/M_st_p1acc_q[0]_i_5_comp/O
                         net (fo=1, routed)           0.340    15.151    game/cu/M_st_p1acc_q_reg[0]
    SLICE_X55Y29         LUT6 (Prop_lut6_I4_O)        0.124    15.275 r  game/cu/M_st_p1acc_q[0]_i_1_comp/O
                         net (fo=9, routed)           0.404    15.679    game/regs/D[0]
    SLICE_X54Y31         FDRE                                         r  game/regs/M_st_p2acc_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=461, routed)         1.442    14.847    game/regs/clk_IBUF_BUFG
    SLICE_X54Y31         FDRE                                         r  game/regs/M_st_p2acc_q_reg[0]/C
                         clock pessimism              0.259    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X54Y31         FDRE (Setup_fdre_C_D)       -0.031    15.040    game/regs/M_st_p2acc_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.040    
                         arrival time                         -15.679    
  -------------------------------------------------------------------
                         slack                                 -0.639    

Slack (VIOLATED) :        -0.639ns  (required time - arrival time)
  Source:                 game/cu/FSM_onehot_M_game_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/regs/M_st_turn_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        10.529ns  (logic 5.165ns (49.054%)  route 5.364ns (50.946%))
  Logic Levels:           8  (DSP48E1=1 LUT2=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=461, routed)         1.565     5.149    game/cu/clk_IBUF_BUFG
    SLICE_X48Y36         FDRE                                         r  game/cu/FSM_onehot_M_game_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y36         FDRE (Prop_fdre_C_Q)         0.456     5.605 r  game/cu/FSM_onehot_M_game_q_reg[5]/Q
                         net (fo=8, routed)           0.742     6.347    game/cu/FSM_onehot_M_game_q_reg_n_0_[5]
    SLICE_X48Y35         LUT4 (Prop_lut4_I2_O)        0.124     6.471 r  game/cu/FSM_onehot_M_game_q[16]_i_6_replica/O
                         net (fo=2, routed)           0.657     7.129    game/cu/FSM_onehot_M_game_q[16]_i_6_n_0_repN
    SLICE_X51Y36         LUT5 (Prop_lut5_I4_O)        0.124     7.253 r  game/cu/FSM_onehot_M_game_q[16]_i_3/O
                         net (fo=13, routed)          0.807     8.060    game/regs/s0
    SLICE_X53Y33         LUT6 (Prop_lut6_I1_O)        0.124     8.184 f  game/regs/s0_i_78/O
                         net (fo=2, routed)           0.324     8.508    game/cu/s0_9
    SLICE_X52Y32         LUT2 (Prop_lut2_I1_O)        0.124     8.632 r  game/cu/s0_i_25/O
                         net (fo=1, routed)           0.684     9.316    game/gamealu/adder/A[7]
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_A[7]_P[6])
                                                      3.841    13.157 f  game/gamealu/adder/s0/P[6]
                         net (fo=2, routed)           0.598    13.755    game/gamealu/adder/P[6]
    SLICE_X55Y31         LUT6 (Prop_lut6_I0_O)        0.124    13.879 r  game/gamealu/adder/M_st_p1acc_q[0]_i_11/O
                         net (fo=1, routed)           0.808    14.687    game/gamealu/adder/M_st_p1acc_q[0]_i_11_n_0
    SLICE_X54Y29         LUT6 (Prop_lut6_I5_O)        0.124    14.811 r  game/gamealu/adder/M_st_p1acc_q[0]_i_5_comp/O
                         net (fo=1, routed)           0.340    15.151    game/cu/M_st_p1acc_q_reg[0]
    SLICE_X55Y29         LUT6 (Prop_lut6_I4_O)        0.124    15.275 r  game/cu/M_st_p1acc_q[0]_i_1_comp/O
                         net (fo=9, routed)           0.404    15.679    game/regs/D[0]
    SLICE_X54Y30         FDRE                                         r  game/regs/M_st_turn_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=461, routed)         1.441    14.846    game/regs/clk_IBUF_BUFG
    SLICE_X54Y30         FDRE                                         r  game/regs/M_st_turn_q_reg[0]/C
                         clock pessimism              0.259    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X54Y30         FDRE (Setup_fdre_C_D)       -0.030    15.040    game/regs/M_st_turn_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.040    
                         arrival time                         -15.679    
  -------------------------------------------------------------------
                         slack                                 -0.639    

Slack (VIOLATED) :        -0.174ns  (required time - arrival time)
  Source:                 game/cu/FSM_onehot_M_game_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/regs/M_st_p1curr_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        10.126ns  (logic 5.165ns (51.009%)  route 4.961ns (48.991%))
  Logic Levels:           8  (DSP48E1=1 LUT2=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=461, routed)         1.565     5.149    game/cu/clk_IBUF_BUFG
    SLICE_X48Y36         FDRE                                         r  game/cu/FSM_onehot_M_game_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y36         FDRE (Prop_fdre_C_Q)         0.456     5.605 r  game/cu/FSM_onehot_M_game_q_reg[5]/Q
                         net (fo=8, routed)           0.742     6.347    game/cu/FSM_onehot_M_game_q_reg_n_0_[5]
    SLICE_X48Y35         LUT4 (Prop_lut4_I2_O)        0.124     6.471 r  game/cu/FSM_onehot_M_game_q[16]_i_6_replica/O
                         net (fo=2, routed)           0.657     7.129    game/cu/FSM_onehot_M_game_q[16]_i_6_n_0_repN
    SLICE_X51Y36         LUT5 (Prop_lut5_I4_O)        0.124     7.253 r  game/cu/FSM_onehot_M_game_q[16]_i_3/O
                         net (fo=13, routed)          0.807     8.060    game/regs/s0
    SLICE_X53Y33         LUT6 (Prop_lut6_I1_O)        0.124     8.184 f  game/regs/s0_i_78/O
                         net (fo=2, routed)           0.324     8.508    game/cu/s0_9
    SLICE_X52Y32         LUT2 (Prop_lut2_I1_O)        0.124     8.632 r  game/cu/s0_i_25/O
                         net (fo=1, routed)           0.684     9.316    game/gamealu/adder/A[7]
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_A[7]_P[6])
                                                      3.841    13.157 f  game/gamealu/adder/s0/P[6]
                         net (fo=2, routed)           0.598    13.755    game/gamealu/adder/P[6]
    SLICE_X55Y31         LUT6 (Prop_lut6_I0_O)        0.124    13.879 r  game/gamealu/adder/M_st_p1acc_q[0]_i_11/O
                         net (fo=1, routed)           0.808    14.687    game/gamealu/adder/M_st_p1acc_q[0]_i_11_n_0
    SLICE_X54Y29         LUT6 (Prop_lut6_I5_O)        0.124    14.811 r  game/gamealu/adder/M_st_p1acc_q[0]_i_5_comp/O
                         net (fo=1, routed)           0.340    15.151    game/cu/M_st_p1acc_q_reg[0]
    SLICE_X55Y29         LUT6 (Prop_lut6_I4_O)        0.124    15.275 r  game/cu/M_st_p1acc_q[0]_i_1_comp/O
                         net (fo=9, routed)           0.000    15.275    game/regs/D[0]
    SLICE_X55Y29         FDRE                                         r  game/regs/M_st_p1curr_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=461, routed)         1.441    14.846    game/regs/clk_IBUF_BUFG
    SLICE_X55Y29         FDRE                                         r  game/regs/M_st_p1curr_q_reg[0]/C
                         clock pessimism              0.259    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X55Y29         FDRE (Setup_fdre_C_D)        0.031    15.101    game/regs/M_st_p1curr_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.101    
                         arrival time                         -15.275    
  -------------------------------------------------------------------
                         slack                                 -0.174    

Slack (VIOLATED) :        -0.052ns  (required time - arrival time)
  Source:                 game/cu/FSM_onehot_M_game_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/regs/M_st_p2acc_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.907ns  (logic 4.917ns (49.634%)  route 4.990ns (50.366%))
  Logic Levels:           6  (DSP48E1=1 LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=461, routed)         1.565     5.149    game/cu/clk_IBUF_BUFG
    SLICE_X48Y36         FDRE                                         r  game/cu/FSM_onehot_M_game_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y36         FDRE (Prop_fdre_C_Q)         0.456     5.605 r  game/cu/FSM_onehot_M_game_q_reg[5]/Q
                         net (fo=8, routed)           0.742     6.347    game/cu/FSM_onehot_M_game_q_reg_n_0_[5]
    SLICE_X48Y35         LUT4 (Prop_lut4_I2_O)        0.124     6.471 r  game/cu/FSM_onehot_M_game_q[16]_i_6_replica/O
                         net (fo=2, routed)           0.657     7.129    game/cu/FSM_onehot_M_game_q[16]_i_6_n_0_repN
    SLICE_X51Y36         LUT5 (Prop_lut5_I4_O)        0.124     7.253 r  game/cu/FSM_onehot_M_game_q[16]_i_3/O
                         net (fo=13, routed)          0.807     8.060    game/regs/s0
    SLICE_X53Y33         LUT6 (Prop_lut6_I1_O)        0.124     8.184 f  game/regs/s0_i_78/O
                         net (fo=2, routed)           0.324     8.508    game/cu/s0_9
    SLICE_X52Y32         LUT2 (Prop_lut2_I1_O)        0.124     8.632 r  game/cu/s0_i_25/O
                         net (fo=1, routed)           0.684     9.316    game/gamealu/adder/A[7]
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_A[7]_P[11])
                                                      3.841    13.157 r  game/gamealu/adder/s0/P[11]
                         net (fo=2, routed)           1.046    14.202    game/cu/P[11]
    SLICE_X48Y33         LUT4 (Prop_lut4_I1_O)        0.124    14.326 r  game/cu/M_st_p1acc_q[11]_i_1/O
                         net (fo=7, routed)           0.730    15.056    game/regs/D[11]
    SLICE_X51Y31         FDRE                                         r  game/regs/M_st_p2acc_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=461, routed)         1.442    14.847    game/regs/clk_IBUF_BUFG
    SLICE_X51Y31         FDRE                                         r  game/regs/M_st_p2acc_q_reg[11]/C
                         clock pessimism              0.259    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X51Y31         FDRE (Setup_fdre_C_D)       -0.067    15.004    game/regs/M_st_p2acc_q_reg[11]
  -------------------------------------------------------------------
                         required time                         15.004    
                         arrival time                         -15.056    
  -------------------------------------------------------------------
                         slack                                 -0.052    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 game/diceroll/random_number/M_w_q_reg[26]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/diceroll/random_number/M_w_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.186ns (64.284%)  route 0.103ns (35.716%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=461, routed)         0.556     1.500    game/diceroll/random_number/clk_IBUF_BUFG
    SLICE_X51Y27         FDSE                                         r  game/diceroll/random_number/M_w_q_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y27         FDSE (Prop_fdse_C_Q)         0.141     1.641 r  game/diceroll/random_number/M_w_q_reg[26]/Q
                         net (fo=3, routed)           0.103     1.744    game/diceroll/random_number/M_w_q_reg_n_0_[26]
    SLICE_X50Y27         LUT6 (Prop_lut6_I3_O)        0.045     1.789 r  game/diceroll/random_number/M_w_q[7]_i_1/O
                         net (fo=1, routed)           0.000     1.789    game/diceroll/random_number/M_w_d[7]
    SLICE_X50Y27         FDRE                                         r  game/diceroll/random_number/M_w_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=461, routed)         0.824     2.014    game/diceroll/random_number/clk_IBUF_BUFG
    SLICE_X50Y27         FDRE                                         r  game/diceroll/random_number/M_w_q_reg[7]/C
                         clock pessimism             -0.501     1.513    
    SLICE_X50Y27         FDRE (Hold_fdre_C_D)         0.121     1.634    game/diceroll/random_number/M_w_q_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.634    
                         arrival time                           1.789    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 game/diceroll/random_number/M_w_q_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/diceroll/random_number/M_w_q_reg[9]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.209ns (74.341%)  route 0.072ns (25.659%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=461, routed)         0.554     1.498    game/diceroll/random_number/clk_IBUF_BUFG
    SLICE_X46Y28         FDRE                                         r  game/diceroll/random_number/M_w_q_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y28         FDRE (Prop_fdre_C_Q)         0.164     1.662 r  game/diceroll/random_number/M_w_q_reg[28]/Q
                         net (fo=3, routed)           0.072     1.734    game/diceroll/random_number/M_w_q_reg_n_0_[28]
    SLICE_X47Y28         LUT5 (Prop_lut5_I0_O)        0.045     1.779 r  game/diceroll/random_number/M_w_q[9]_i_1/O
                         net (fo=1, routed)           0.000     1.779    game/diceroll/random_number/M_w_q[9]_i_1_n_0
    SLICE_X47Y28         FDSE                                         r  game/diceroll/random_number/M_w_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=461, routed)         0.822     2.012    game/diceroll/random_number/clk_IBUF_BUFG
    SLICE_X47Y28         FDSE                                         r  game/diceroll/random_number/M_w_q_reg[9]/C
                         clock pessimism             -0.501     1.511    
    SLICE_X47Y28         FDSE (Hold_fdse_C_D)         0.092     1.603    game/diceroll/random_number/M_w_q_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.779    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 game/diceroll/random_number/M_w_q_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/diceroll/random_number/M_w_q_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.209ns (74.024%)  route 0.073ns (25.976%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=461, routed)         0.556     1.500    game/diceroll/random_number/clk_IBUF_BUFG
    SLICE_X50Y27         FDRE                                         r  game/diceroll/random_number/M_w_q_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y27         FDRE (Prop_fdre_C_Q)         0.164     1.664 r  game/diceroll/random_number/M_w_q_reg[23]/Q
                         net (fo=3, routed)           0.073     1.737    game/diceroll/random_number/M_w_q_reg_n_0_[23]
    SLICE_X51Y27         LUT5 (Prop_lut5_I0_O)        0.045     1.782 r  game/diceroll/random_number/M_w_q[4]_i_1/O
                         net (fo=1, routed)           0.000     1.782    game/diceroll/random_number/M_w_q[4]_i_1_n_0
    SLICE_X51Y27         FDSE                                         r  game/diceroll/random_number/M_w_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=461, routed)         0.824     2.014    game/diceroll/random_number/clk_IBUF_BUFG
    SLICE_X51Y27         FDSE                                         r  game/diceroll/random_number/M_w_q_reg[4]/C
                         clock pessimism             -0.501     1.513    
    SLICE_X51Y27         FDSE (Hold_fdse_C_D)         0.092     1.605    game/diceroll/random_number/M_w_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.782    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 game/diceroll/random_number/M_w_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/diceroll/random_number/M_z_q_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (52.030%)  route 0.130ns (47.970%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=461, routed)         0.555     1.499    game/diceroll/random_number/clk_IBUF_BUFG
    SLICE_X45Y29         FDRE                                         r  game/diceroll/random_number/M_w_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y29         FDRE (Prop_fdre_C_Q)         0.141     1.640 r  game/diceroll/random_number/M_w_q_reg[19]/Q
                         net (fo=3, routed)           0.130     1.770    game/diceroll/random_number/M_w_q_reg_n_0_[19]
    SLICE_X44Y30         FDRE                                         r  game/diceroll/random_number/M_z_q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=461, routed)         0.824     2.014    game/diceroll/random_number/clk_IBUF_BUFG
    SLICE_X44Y30         FDRE                                         r  game/diceroll/random_number/M_z_q_reg[19]/C
                         clock pessimism             -0.500     1.514    
    SLICE_X44Y30         FDRE (Hold_fdre_C_D)         0.075     1.589    game/diceroll/random_number/M_z_q_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.770    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 game/diceroll/random_number/M_w_q_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/diceroll/random_number/M_z_q_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.164ns (55.838%)  route 0.130ns (44.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=461, routed)         0.556     1.500    game/diceroll/random_number/clk_IBUF_BUFG
    SLICE_X50Y27         FDRE                                         r  game/diceroll/random_number/M_w_q_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y27         FDRE (Prop_fdre_C_Q)         0.164     1.664 r  game/diceroll/random_number/M_w_q_reg[18]/Q
                         net (fo=2, routed)           0.130     1.793    game/diceroll/random_number/M_w_q_reg_n_0_[18]
    SLICE_X49Y27         FDRE                                         r  game/diceroll/random_number/M_z_q_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=461, routed)         0.823     2.013    game/diceroll/random_number/clk_IBUF_BUFG
    SLICE_X49Y27         FDRE                                         r  game/diceroll/random_number/M_z_q_reg[18]/C
                         clock pessimism             -0.480     1.533    
    SLICE_X49Y27         FDRE (Hold_fdre_C_D)         0.075     1.608    game/diceroll/random_number/M_z_q_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 game/diceroll/random_number/M_w_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/diceroll/random_number/M_z_q_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.204%)  route 0.129ns (47.796%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=461, routed)         0.557     1.501    game/diceroll/random_number/clk_IBUF_BUFG
    SLICE_X44Y31         FDRE                                         r  game/diceroll/random_number/M_w_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y31         FDRE (Prop_fdre_C_Q)         0.141     1.642 r  game/diceroll/random_number/M_w_q_reg[5]/Q
                         net (fo=2, routed)           0.129     1.771    game/diceroll/random_number/M_w_q_reg_n_0_[5]
    SLICE_X45Y31         FDSE                                         r  game/diceroll/random_number/M_z_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=461, routed)         0.825     2.015    game/diceroll/random_number/clk_IBUF_BUFG
    SLICE_X45Y31         FDSE                                         r  game/diceroll/random_number/M_z_q_reg[5]/C
                         clock pessimism             -0.501     1.514    
    SLICE_X45Y31         FDSE (Hold_fdse_C_D)         0.071     1.585    game/diceroll/random_number/M_z_q_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.771    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 game/diceroll/random_number/M_w_q_reg[12]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/diceroll/random_number/M_z_q_reg[12]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.794%)  route 0.121ns (46.206%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=461, routed)         0.556     1.500    game/diceroll/random_number/clk_IBUF_BUFG
    SLICE_X51Y27         FDSE                                         r  game/diceroll/random_number/M_w_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y27         FDSE (Prop_fdse_C_Q)         0.141     1.641 r  game/diceroll/random_number/M_w_q_reg[12]/Q
                         net (fo=2, routed)           0.121     1.762    game/diceroll/random_number/M_w_q_reg_n_0_[12]
    SLICE_X50Y28         FDSE                                         r  game/diceroll/random_number/M_z_q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=461, routed)         0.825     2.015    game/diceroll/random_number/clk_IBUF_BUFG
    SLICE_X50Y28         FDSE                                         r  game/diceroll/random_number/M_z_q_reg[12]/C
                         clock pessimism             -0.501     1.514    
    SLICE_X50Y28         FDSE (Hold_fdse_C_D)         0.060     1.574    game/diceroll/random_number/M_z_q_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.762    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 game/diceroll/random_number/M_w_q_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/diceroll/random_number/M_z_q_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.131%)  route 0.115ns (44.869%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=461, routed)         0.557     1.501    game/diceroll/random_number/clk_IBUF_BUFG
    SLICE_X44Y31         FDRE                                         r  game/diceroll/random_number/M_w_q_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y31         FDRE (Prop_fdre_C_Q)         0.141     1.642 r  game/diceroll/random_number/M_w_q_reg[24]/Q
                         net (fo=3, routed)           0.115     1.756    game/diceroll/random_number/M_w_q_reg_n_0_[24]
    SLICE_X46Y31         FDRE                                         r  game/diceroll/random_number/M_z_q_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=461, routed)         0.825     2.015    game/diceroll/random_number/clk_IBUF_BUFG
    SLICE_X46Y31         FDRE                                         r  game/diceroll/random_number/M_z_q_reg[24]/C
                         clock pessimism             -0.500     1.515    
    SLICE_X46Y31         FDRE (Hold_fdre_C_D)         0.053     1.568    game/diceroll/random_number/M_z_q_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.756    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 game/diceroll/random_number/M_w_q_reg[17]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/diceroll/random_number/M_z_q_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.837%)  route 0.121ns (46.163%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=461, routed)         0.554     1.498    game/diceroll/random_number/clk_IBUF_BUFG
    SLICE_X47Y28         FDSE                                         r  game/diceroll/random_number/M_w_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y28         FDSE (Prop_fdse_C_Q)         0.141     1.639 r  game/diceroll/random_number/M_w_q_reg[17]/Q
                         net (fo=2, routed)           0.121     1.760    game/diceroll/random_number/M_w_q_reg_n_0_[17]
    SLICE_X46Y27         FDRE                                         r  game/diceroll/random_number/M_z_q_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=461, routed)         0.821     2.011    game/diceroll/random_number/clk_IBUF_BUFG
    SLICE_X46Y27         FDRE                                         r  game/diceroll/random_number/M_z_q_reg[17]/C
                         clock pessimism             -0.500     1.511    
    SLICE_X46Y27         FDRE (Hold_fdre_C_D)         0.060     1.571    game/diceroll/random_number/M_z_q_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.760    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 game/diceroll/random_number/M_w_q_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/diceroll/random_number/M_z_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.186%)  route 0.124ns (46.814%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=461, routed)         0.556     1.500    game/diceroll/random_number/clk_IBUF_BUFG
    SLICE_X51Y27         FDSE                                         r  game/diceroll/random_number/M_w_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y27         FDSE (Prop_fdse_C_Q)         0.141     1.641 r  game/diceroll/random_number/M_w_q_reg[4]/Q
                         net (fo=2, routed)           0.124     1.765    game/diceroll/random_number/M_w_q_reg_n_0_[4]
    SLICE_X50Y26         FDRE                                         r  game/diceroll/random_number/M_z_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=461, routed)         0.822     2.012    game/diceroll/random_number/clk_IBUF_BUFG
    SLICE_X50Y26         FDRE                                         r  game/diceroll/random_number/M_z_q_reg[4]/C
                         clock pessimism             -0.501     1.511    
    SLICE_X50Y26         FDRE (Hold_fdre_C_D)         0.063     1.574    game/diceroll/random_number/M_z_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.765    
  -------------------------------------------------------------------
                         slack                                  0.191    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X45Y35   con_p1hold/M_ctr_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X45Y37   con_p1hold/M_ctr_q_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X45Y37   con_p1hold/M_ctr_q_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X45Y38   con_p1hold/M_ctr_q_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X45Y38   con_p1hold/M_ctr_q_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X45Y38   con_p1hold/M_ctr_q_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X45Y38   con_p1hold/M_ctr_q_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X45Y39   con_p1hold/M_ctr_q_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X45Y39   con_p1hold/M_ctr_q_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y35   con_p1hold/M_ctr_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y35   con_p1hold/M_ctr_q_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y37   con_p1hold/M_ctr_q_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y37   con_p1hold/M_ctr_q_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y37   con_p1hold/M_ctr_q_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y37   con_p1hold/M_ctr_q_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y38   con_p1hold/M_ctr_q_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y38   con_p1hold/M_ctr_q_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y38   con_p1hold/M_ctr_q_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y38   con_p1hold/M_ctr_q_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y35   con_p1hold/M_ctr_q_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y35   con_p1hold/M_ctr_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y37   con_p1hold/M_ctr_q_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y37   con_p1hold/M_ctr_q_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y37   con_p1hold/M_ctr_q_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y37   con_p1hold/M_ctr_q_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y38   con_p1hold/M_ctr_q_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y38   con_p1hold/M_ctr_q_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y38   con_p1hold/M_ctr_q_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y38   con_p1hold/M_ctr_q_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 5.041ns (72.308%)  route 1.931ns (27.692%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.931     3.426    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546     6.972 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     6.972    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            45 Endpoints
Min Delay            45 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 game/regs/M_st_p1acc_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_p1acc_seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.244ns  (logic 4.706ns (35.533%)  route 8.538ns (64.467%))
  Logic Levels:           6  (LUT3=2 LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=461, routed)         1.557     5.141    game/regs/clk_IBUF_BUFG
    SLICE_X52Y28         FDRE                                         r  game/regs/M_st_p1acc_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y28         FDRE (Prop_fdre_C_Q)         0.518     5.659 f  game/regs/M_st_p1acc_q_reg[2]/Q
                         net (fo=7, routed)           1.392     7.051    display_p1acc/display_p1acc_seg_OBUF[6]_inst_i_7[1]
    SLICE_X47Y31         LUT3 (Prop_lut3_I2_O)        0.124     7.175 r  display_p1acc/display_p1acc_seg_OBUF[6]_inst_i_6/O
                         net (fo=2, routed)           0.808     7.983    game/regs/display_p1acc_seg_OBUF[6]_inst_i_4_0
    SLICE_X47Y30         LUT6 (Prop_lut6_I5_O)        0.124     8.107 f  game/regs/display_p1acc_seg_OBUF[6]_inst_i_12/O
                         net (fo=1, routed)           0.738     8.844    game/regs/display_p1acc_seg_OBUF[6]_inst_i_12_n_0
    SLICE_X46Y30         LUT4 (Prop_lut4_I3_O)        0.124     8.968 f  game/regs/display_p1acc_seg_OBUF[6]_inst_i_4/O
                         net (fo=4, routed)           1.092    10.060    game/regs/display_p1acc_seg_OBUF[6]_inst_i_4_n_0
    SLICE_X44Y32         LUT3 (Prop_lut3_I1_O)        0.124    10.184 r  game/regs/display_p1acc_seg_OBUF[5]_inst_i_4/O
                         net (fo=2, routed)           0.953    11.138    game/regs/display_p1acc_seg_OBUF[5]_inst_i_4_n_0
    SLICE_X42Y31         LUT6 (Prop_lut6_I5_O)        0.124    11.262 r  game/regs/display_p1acc_seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.556    14.817    display_p1acc_seg_OBUF[1]
    T9                   OBUF (Prop_obuf_I_O)         3.568    18.385 r  display_p1acc_seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    18.385    display_p1acc_seg[1]
    T9                                                                r  display_p1acc_seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game/regs/M_st_p1acc_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_p1acc_seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.957ns  (logic 4.934ns (38.078%)  route 8.024ns (61.922%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=461, routed)         1.557     5.141    game/regs/clk_IBUF_BUFG
    SLICE_X52Y28         FDRE                                         r  game/regs/M_st_p1acc_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y28         FDRE (Prop_fdre_C_Q)         0.518     5.659 r  game/regs/M_st_p1acc_q_reg[2]/Q
                         net (fo=7, routed)           1.392     7.051    display_p1acc/display_p1acc_seg_OBUF[6]_inst_i_7[1]
    SLICE_X47Y31         LUT3 (Prop_lut3_I2_O)        0.124     7.175 f  display_p1acc/display_p1acc_seg_OBUF[6]_inst_i_6/O
                         net (fo=2, routed)           0.808     7.983    game/regs/display_p1acc_seg_OBUF[6]_inst_i_4_0
    SLICE_X47Y30         LUT6 (Prop_lut6_I5_O)        0.124     8.107 r  game/regs/display_p1acc_seg_OBUF[6]_inst_i_12/O
                         net (fo=1, routed)           0.738     8.844    game/regs/display_p1acc_seg_OBUF[6]_inst_i_12_n_0
    SLICE_X46Y30         LUT4 (Prop_lut4_I3_O)        0.124     8.968 r  game/regs/display_p1acc_seg_OBUF[6]_inst_i_4/O
                         net (fo=4, routed)           1.095    10.063    game/regs/display_p1acc_seg_OBUF[6]_inst_i_4_n_0
    SLICE_X44Y32         LUT2 (Prop_lut2_I1_O)        0.124    10.187 r  game/regs/display_p1acc_seg_OBUF[5]_inst_i_3/O
                         net (fo=5, routed)           0.640    10.827    game/regs/display_p1acc_seg_OBUF[5]_inst_i_3_n_0
    SLICE_X42Y31         LUT5 (Prop_lut5_I2_O)        0.150    10.977 r  game/regs/display_p1acc_seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.352    14.329    display_p1acc_seg_OBUF[0]
    N9                   OBUF (Prop_obuf_I_O)         3.770    18.099 r  display_p1acc_seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    18.099    display_p1acc_seg[0]
    N9                                                                r  display_p1acc_seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game/regs/M_st_p1acc_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_p1acc_seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.727ns  (logic 4.704ns (36.957%)  route 8.024ns (63.043%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=461, routed)         1.557     5.141    game/regs/clk_IBUF_BUFG
    SLICE_X52Y28         FDRE                                         r  game/regs/M_st_p1acc_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y28         FDRE (Prop_fdre_C_Q)         0.518     5.659 f  game/regs/M_st_p1acc_q_reg[2]/Q
                         net (fo=7, routed)           1.392     7.051    display_p1acc/display_p1acc_seg_OBUF[6]_inst_i_7[1]
    SLICE_X47Y31         LUT3 (Prop_lut3_I2_O)        0.124     7.175 r  display_p1acc/display_p1acc_seg_OBUF[6]_inst_i_6/O
                         net (fo=2, routed)           0.808     7.983    game/regs/display_p1acc_seg_OBUF[6]_inst_i_4_0
    SLICE_X47Y30         LUT6 (Prop_lut6_I5_O)        0.124     8.107 f  game/regs/display_p1acc_seg_OBUF[6]_inst_i_12/O
                         net (fo=1, routed)           0.738     8.844    game/regs/display_p1acc_seg_OBUF[6]_inst_i_12_n_0
    SLICE_X46Y30         LUT4 (Prop_lut4_I3_O)        0.124     8.968 f  game/regs/display_p1acc_seg_OBUF[6]_inst_i_4/O
                         net (fo=4, routed)           1.095    10.063    game/regs/display_p1acc_seg_OBUF[6]_inst_i_4_n_0
    SLICE_X44Y32         LUT2 (Prop_lut2_I1_O)        0.124    10.187 f  game/regs/display_p1acc_seg_OBUF[5]_inst_i_3/O
                         net (fo=5, routed)           0.640    10.827    game/regs/display_p1acc_seg_OBUF[5]_inst_i_3_n_0
    SLICE_X42Y31         LUT5 (Prop_lut5_I3_O)        0.124    10.951 r  game/regs/display_p1acc_seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.352    14.303    display_p1acc_seg_OBUF[2]
    P9                   OBUF (Prop_obuf_I_O)         3.566    17.869 r  display_p1acc_seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    17.869    display_p1acc_seg[2]
    P9                                                                r  display_p1acc_seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game/regs/M_st_p1acc_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_p1acc_seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.608ns  (logic 4.707ns (37.330%)  route 7.901ns (62.670%))
  Logic Levels:           6  (LUT3=2 LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=461, routed)         1.557     5.141    game/regs/clk_IBUF_BUFG
    SLICE_X52Y28         FDRE                                         r  game/regs/M_st_p1acc_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y28         FDRE (Prop_fdre_C_Q)         0.518     5.659 r  game/regs/M_st_p1acc_q_reg[2]/Q
                         net (fo=7, routed)           1.392     7.051    display_p1acc/display_p1acc_seg_OBUF[6]_inst_i_7[1]
    SLICE_X47Y31         LUT3 (Prop_lut3_I2_O)        0.124     7.175 f  display_p1acc/display_p1acc_seg_OBUF[6]_inst_i_6/O
                         net (fo=2, routed)           0.808     7.983    game/regs/display_p1acc_seg_OBUF[6]_inst_i_4_0
    SLICE_X47Y30         LUT6 (Prop_lut6_I5_O)        0.124     8.107 r  game/regs/display_p1acc_seg_OBUF[6]_inst_i_12/O
                         net (fo=1, routed)           0.738     8.844    game/regs/display_p1acc_seg_OBUF[6]_inst_i_12_n_0
    SLICE_X46Y30         LUT4 (Prop_lut4_I3_O)        0.124     8.968 r  game/regs/display_p1acc_seg_OBUF[6]_inst_i_4/O
                         net (fo=4, routed)           1.092    10.060    game/regs/display_p1acc_seg_OBUF[6]_inst_i_4_n_0
    SLICE_X44Y32         LUT3 (Prop_lut3_I1_O)        0.124    10.184 f  game/regs/display_p1acc_seg_OBUF[5]_inst_i_4/O
                         net (fo=2, routed)           0.441    10.626    game/regs/display_p1acc_seg_OBUF[5]_inst_i_4_n_0
    SLICE_X42Y31         LUT6 (Prop_lut6_I5_O)        0.124    10.750 r  game/regs/display_p1acc_seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.431    14.181    display_p1acc_seg_OBUF[5]
    T8                   OBUF (Prop_obuf_I_O)         3.569    17.749 r  display_p1acc_seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    17.749    display_p1acc_seg[5]
    T8                                                                r  display_p1acc_seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game/regs/M_st_p2acc_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_p2acc_seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.519ns  (logic 5.107ns (40.798%)  route 7.412ns (59.202%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=461, routed)         1.560     5.144    game/regs/clk_IBUF_BUFG
    SLICE_X51Y31         FDRE                                         r  game/regs/M_st_p2acc_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y31         FDRE (Prop_fdre_C_Q)         0.419     5.563 r  game/regs/M_st_p2acc_q_reg[5]/Q
                         net (fo=9, routed)           1.576     7.139    display_p2acc/display_p2acc_seg_OBUF[6]_inst_i_7[4]
    SLICE_X58Y32         LUT6 (Prop_lut6_I2_O)        0.299     7.438 f  display_p2acc/display_p2acc_seg_OBUF[6]_inst_i_15/O
                         net (fo=1, routed)           0.917     8.355    display_p2acc/seg_display/ctr/display_p2acc_seg_OBUF[6]_inst_i_3
    SLICE_X58Y33         LUT3 (Prop_lut3_I2_O)        0.150     8.505 r  display_p2acc/seg_display/ctr/display_p2acc_seg_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           0.436     8.941    game/regs/display_p2acc_seg_OBUF[4]_inst_i_1_5
    SLICE_X58Y33         LUT6 (Prop_lut6_I5_O)        0.326     9.267 r  game/regs/display_p2acc_seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.843    10.110    game/regs/display_p2acc_seg_OBUF[6]_inst_i_3_n_0
    SLICE_X59Y33         LUT5 (Prop_lut5_I0_O)        0.150    10.260 r  game/regs/display_p2acc_seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.640    13.900    display_p2acc_seg_OBUF[4]
    C2                   OBUF (Prop_obuf_I_O)         3.763    17.663 r  display_p2acc_seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    17.663    display_p2acc_seg[4]
    C2                                                                r  display_p2acc_seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game/regs/M_st_p2curr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_p2curr_seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.517ns  (logic 4.788ns (38.251%)  route 7.729ns (61.749%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=461, routed)         1.559     5.143    game/regs/clk_IBUF_BUFG
    SLICE_X56Y30         FDRE                                         r  game/regs/M_st_p2curr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y30         FDRE (Prop_fdre_C_Q)         0.518     5.661 r  game/regs/M_st_p2curr_q_reg[1]/Q
                         net (fo=5, routed)           1.351     7.012    display_p2curr/display_p2curr_seg_OBUF[6]_inst_i_7[0]
    SLICE_X58Y34         LUT6 (Prop_lut6_I1_O)        0.124     7.136 r  display_p2curr/display_p2curr_seg_OBUF[6]_inst_i_11/O
                         net (fo=1, routed)           0.670     7.806    game/regs/display_p2curr_seg_OBUF[3]_inst_i_1_3
    SLICE_X58Y34         LUT4 (Prop_lut4_I0_O)        0.124     7.930 f  game/regs/display_p2curr_seg_OBUF[6]_inst_i_4/O
                         net (fo=4, routed)           1.237     9.167    game/regs/display_p2curr_seg_OBUF[6]_inst_i_4_n_0
    SLICE_X58Y36         LUT2 (Prop_lut2_I1_O)        0.124     9.291 f  game/regs/display_p2curr_seg_OBUF[5]_inst_i_3/O
                         net (fo=5, routed)           0.761    10.052    game/regs/display_p2curr_seg_OBUF[5]_inst_i_3_n_0
    SLICE_X62Y37         LUT5 (Prop_lut5_I3_O)        0.150    10.202 r  game/regs/display_p2curr_seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.710    13.912    display_p2curr_seg_OBUF[2]
    B5                   OBUF (Prop_obuf_I_O)         3.748    17.660 r  display_p2curr_seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    17.660    display_p2curr_seg[2]
    B5                                                                r  display_p2curr_seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game/regs/M_st_p1curr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_p1curr_seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.508ns  (logic 5.056ns (40.420%)  route 7.452ns (59.580%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=461, routed)         1.560     5.144    game/regs/clk_IBUF_BUFG
    SLICE_X52Y31         FDRE                                         r  game/regs/M_st_p1curr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y31         FDRE (Prop_fdre_C_Q)         0.518     5.662 r  game/regs/M_st_p1curr_q_reg[3]/Q
                         net (fo=9, routed)           1.765     7.427    display_p1curr/display_p1curr_seg_OBUF[6]_inst_i_7[2]
    SLICE_X56Y36         LUT3 (Prop_lut3_I1_O)        0.150     7.577 f  display_p1curr/display_p1curr_seg_OBUF[6]_inst_i_6/O
                         net (fo=2, routed)           0.454     8.031    game/regs/display_p1curr_seg_OBUF[6]_inst_i_4_0
    SLICE_X56Y35         LUT6 (Prop_lut6_I5_O)        0.328     8.359 r  game/regs/display_p1curr_seg_OBUF[6]_inst_i_11/O
                         net (fo=1, routed)           0.680     9.039    game/regs/display_p1curr_seg_OBUF[6]_inst_i_11_n_0
    SLICE_X56Y35         LUT4 (Prop_lut4_I3_O)        0.150     9.189 r  game/regs/display_p1curr_seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.497     9.686    game/regs/display_p1curr_seg_OBUF[6]_inst_i_4_n_0
    SLICE_X56Y36         LUT5 (Prop_lut5_I3_O)        0.328    10.014 r  game/regs/display_p1curr_seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           4.057    14.071    display_p1curr_seg_OBUF[5]
    P8                   OBUF (Prop_obuf_I_O)         3.582    17.652 r  display_p1curr_seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    17.652    display_p1curr_seg[5]
    P8                                                                r  display_p1curr_seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game/regs/M_st_p1acc_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_p1acc_seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.458ns  (logic 4.717ns (37.860%)  route 7.742ns (62.140%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=461, routed)         1.557     5.141    game/regs/clk_IBUF_BUFG
    SLICE_X52Y28         FDRE                                         r  game/regs/M_st_p1acc_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y28         FDRE (Prop_fdre_C_Q)         0.518     5.659 r  game/regs/M_st_p1acc_q_reg[2]/Q
                         net (fo=7, routed)           1.392     7.051    display_p1acc/display_p1acc_seg_OBUF[6]_inst_i_7[1]
    SLICE_X47Y31         LUT3 (Prop_lut3_I2_O)        0.124     7.175 f  display_p1acc/display_p1acc_seg_OBUF[6]_inst_i_6/O
                         net (fo=2, routed)           0.808     7.983    game/regs/display_p1acc_seg_OBUF[6]_inst_i_4_0
    SLICE_X47Y30         LUT6 (Prop_lut6_I5_O)        0.124     8.107 r  game/regs/display_p1acc_seg_OBUF[6]_inst_i_12/O
                         net (fo=1, routed)           0.738     8.844    game/regs/display_p1acc_seg_OBUF[6]_inst_i_12_n_0
    SLICE_X46Y30         LUT4 (Prop_lut4_I3_O)        0.124     8.968 r  game/regs/display_p1acc_seg_OBUF[6]_inst_i_4/O
                         net (fo=4, routed)           1.095    10.063    game/regs/display_p1acc_seg_OBUF[6]_inst_i_4_n_0
    SLICE_X44Y32         LUT2 (Prop_lut2_I1_O)        0.124    10.187 r  game/regs/display_p1acc_seg_OBUF[5]_inst_i_3/O
                         net (fo=5, routed)           0.359    10.546    game/regs/display_p1acc_seg_OBUF[5]_inst_i_3_n_0
    SLICE_X42Y31         LUT4 (Prop_lut4_I3_O)        0.124    10.670 r  game/regs/display_p1acc_seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.351    14.021    display_p1acc_seg_OBUF[4]
    R6                   OBUF (Prop_obuf_I_O)         3.579    17.600 r  display_p1acc_seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    17.600    display_p1acc_seg[4]
    R6                                                                r  display_p1acc_seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game/regs/M_st_p2curr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_p2curr_seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.260ns  (logic 4.562ns (37.212%)  route 7.698ns (62.788%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=461, routed)         1.559     5.143    game/regs/clk_IBUF_BUFG
    SLICE_X52Y30         FDRE                                         r  game/regs/M_st_p2curr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y30         FDRE (Prop_fdre_C_Q)         0.518     5.661 r  game/regs/M_st_p2curr_q_reg[2]/Q
                         net (fo=7, routed)           1.534     7.196    display_p2curr/display_p2curr_seg_OBUF[6]_inst_i_7[1]
    SLICE_X59Y35         LUT6 (Prop_lut6_I3_O)        0.124     7.320 f  display_p2curr/display_p2curr_seg_OBUF[6]_inst_i_15/O
                         net (fo=1, routed)           0.401     7.721    display_p2curr/seg_display/ctr/display_p2curr_seg_OBUF[6]_inst_i_2
    SLICE_X59Y34         LUT3 (Prop_lut3_I0_O)        0.124     7.845 f  display_p2curr/seg_display/ctr/display_p2curr_seg_OBUF[6]_inst_i_7/O
                         net (fo=1, routed)           0.852     8.697    game/regs/display_p2curr_seg_OBUF[4]_inst_i_1_1
    SLICE_X58Y34         LUT6 (Prop_lut6_I4_O)        0.124     8.821 r  game/regs/display_p2curr_seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.278    10.100    game/regs/display_p2curr_seg_OBUF[6]_inst_i_2_n_0
    SLICE_X62Y37         LUT4 (Prop_lut4_I0_O)        0.124    10.224 r  game/regs/display_p2curr_seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.632    13.855    display_p2curr_seg_OBUF[4]
    A3                   OBUF (Prop_obuf_I_O)         3.548    17.403 r  display_p2curr_seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    17.403    display_p2curr_seg[4]
    A3                                                                r  display_p2curr_seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game/regs/M_st_p2acc_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_p2acc_seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.219ns  (logic 5.105ns (41.774%)  route 7.115ns (58.226%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=461, routed)         1.560     5.144    game/regs/clk_IBUF_BUFG
    SLICE_X51Y31         FDRE                                         r  game/regs/M_st_p2acc_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y31         FDRE (Prop_fdre_C_Q)         0.419     5.563 r  game/regs/M_st_p2acc_q_reg[5]/Q
                         net (fo=9, routed)           1.576     7.139    display_p2acc/display_p2acc_seg_OBUF[6]_inst_i_7[4]
    SLICE_X58Y32         LUT6 (Prop_lut6_I2_O)        0.299     7.438 f  display_p2acc/display_p2acc_seg_OBUF[6]_inst_i_15/O
                         net (fo=1, routed)           0.917     8.355    display_p2acc/seg_display/ctr/display_p2acc_seg_OBUF[6]_inst_i_3
    SLICE_X58Y33         LUT3 (Prop_lut3_I2_O)        0.150     8.505 r  display_p2acc/seg_display/ctr/display_p2acc_seg_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           0.436     8.941    game/regs/display_p2acc_seg_OBUF[4]_inst_i_1_5
    SLICE_X58Y33         LUT6 (Prop_lut6_I5_O)        0.326     9.267 r  game/regs/display_p2acc_seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.845    10.112    game/regs/display_p2acc_seg_OBUF[6]_inst_i_3_n_0
    SLICE_X59Y33         LUT5 (Prop_lut5_I2_O)        0.150    10.262 r  game/regs/display_p2acc_seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.341    13.603    display_p2acc_seg_OBUF[6]
    A2                   OBUF (Prop_obuf_I_O)         3.761    17.364 r  display_p2acc_seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    17.364    display_p2acc_seg[6]
    A2                                                                r  display_p2acc_seg[6] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 game/regs/M_st_turn_q_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_p1turn_led
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.197ns  (logic 1.441ns (65.612%)  route 0.755ns (34.388%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=461, routed)         0.556     1.500    game/regs/clk_IBUF_BUFG
    SLICE_X54Y28         FDRE                                         r  game/regs/M_st_turn_q_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y28         FDRE (Prop_fdre_C_Q)         0.148     1.648 r  game/regs/M_st_turn_q_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           0.755     2.403    lopt
    M2                   OBUF (Prop_obuf_I_O)         1.293     3.696 r  display_p1turn_led_OBUF_inst/O
                         net (fo=0)                   0.000     3.696    display_p1turn_led
    M2                                                                r  display_p1turn_led (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game/regs/M_st_turn_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_p2turn_led
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.456ns  (logic 1.480ns (60.266%)  route 0.976ns (39.734%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=461, routed)         0.558     1.502    game/regs/clk_IBUF_BUFG
    SLICE_X54Y30         FDRE                                         r  game/regs/M_st_turn_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y30         FDRE (Prop_fdre_C_Q)         0.148     1.650 f  game/regs/M_st_turn_q_reg[0]/Q
                         net (fo=2, routed)           0.618     2.268    game/regs/M_st_turn_q_reg[15]_0[0]
    SLICE_X61Y41         LUT1 (Prop_lut1_I0_O)        0.099     2.367 r  game/regs/display_p2turn_led_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.358     2.725    display_p2turn_led_OBUF
    M1                   OBUF (Prop_obuf_I_O)         1.233     3.958 r  display_p2turn_led_OBUF_inst/O
                         net (fo=0)                   0.000     3.958    display_p2turn_led
    M1                                                                r  display_p2turn_led (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game/regs/M_st_p1curr_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_p1curr_seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.623ns  (logic 1.436ns (54.721%)  route 1.188ns (45.279%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=461, routed)         0.561     1.505    game/regs/clk_IBUF_BUFG
    SLICE_X54Y33         FDRE                                         r  game/regs/M_st_p1curr_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y33         FDRE (Prop_fdre_C_Q)         0.164     1.669 r  game/regs/M_st_p1curr_q_reg[7]/Q
                         net (fo=9, routed)           0.470     2.138    game/regs/M_st_p1curr_q_reg[15]_0[7]
    SLICE_X58Y40         LUT5 (Prop_lut5_I1_O)        0.045     2.183 r  game/regs/display_p1curr_seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.718     2.902    display_p1curr_seg_OBUF[2]
    G1                   OBUF (Prop_obuf_I_O)         1.227     4.128 r  display_p1curr_seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.128    display_p1curr_seg[2]
    G1                                                                r  display_p1curr_seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game/regs/M_st_p1curr_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_p1curr_seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.645ns  (logic 1.431ns (54.113%)  route 1.214ns (45.887%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=461, routed)         0.561     1.505    game/regs/clk_IBUF_BUFG
    SLICE_X54Y33         FDRE                                         r  game/regs/M_st_p1curr_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y33         FDRE (Prop_fdre_C_Q)         0.164     1.669 r  game/regs/M_st_p1curr_q_reg[7]/Q
                         net (fo=9, routed)           0.604     2.272    game/regs/M_st_p1curr_q_reg[15]_0[7]
    SLICE_X58Y40         LUT5 (Prop_lut5_I1_O)        0.045     2.317 r  game/regs/display_p1curr_seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.610     2.927    display_p1curr_seg_OBUF[1]
    H2                   OBUF (Prop_obuf_I_O)         1.222     4.150 r  display_p1curr_seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.150    display_p1curr_seg[1]
    H2                                                                r  display_p1curr_seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game/regs/M_st_p1curr_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_p1curr_seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.669ns  (logic 1.499ns (56.178%)  route 1.170ns (43.822%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=461, routed)         0.561     1.505    game/regs/clk_IBUF_BUFG
    SLICE_X54Y33         FDRE                                         r  game/regs/M_st_p1curr_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y33         FDRE (Prop_fdre_C_Q)         0.164     1.669 r  game/regs/M_st_p1curr_q_reg[7]/Q
                         net (fo=9, routed)           0.600     2.269    game/regs/M_st_p1curr_q_reg[15]_0[7]
    SLICE_X58Y40         LUT5 (Prop_lut5_I1_O)        0.044     2.313 r  game/regs/display_p1curr_seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.570     2.882    display_p1curr_seg_OBUF[4]
    J1                   OBUF (Prop_obuf_I_O)         1.291     4.174 r  display_p1curr_seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.174    display_p1curr_seg[4]
    J1                                                                r  display_p1curr_seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game/regs/M_st_p1curr_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_p1curr_seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.669ns  (logic 1.506ns (56.428%)  route 1.163ns (43.572%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=461, routed)         0.561     1.505    game/regs/clk_IBUF_BUFG
    SLICE_X54Y33         FDRE                                         r  game/regs/M_st_p1curr_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y33         FDRE (Prop_fdre_C_Q)         0.164     1.669 r  game/regs/M_st_p1curr_q_reg[7]/Q
                         net (fo=9, routed)           0.604     2.272    game/regs/M_st_p1curr_q_reg[15]_0[7]
    SLICE_X58Y40         LUT5 (Prop_lut5_I1_O)        0.043     2.315 r  game/regs/display_p1curr_seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.559     2.875    display_p1curr_seg_OBUF[3]
    L2                   OBUF (Prop_obuf_I_O)         1.299     4.174 r  display_p1curr_seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.174    display_p1curr_seg[3]
    L2                                                                r  display_p1curr_seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_p1curr/seg_display/ctr/M_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_p1curr_sel[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.687ns  (logic 1.524ns (56.705%)  route 1.163ns (43.295%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=461, routed)         0.588     1.532    display_p1curr/seg_display/ctr/clk_IBUF_BUFG
    SLICE_X61Y32         FDRE                                         r  display_p1curr/seg_display/ctr/M_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y32         FDRE (Prop_fdre_C_Q)         0.128     1.660 r  display_p1curr/seg_display/ctr/M_ctr_q_reg[16]/Q
                         net (fo=10, routed)          0.416     2.075    display_p1curr/seg_display/ctr/Q[0]
    SLICE_X57Y36         LUT2 (Prop_lut2_I0_O)        0.099     2.174 r  display_p1curr/seg_display/ctr/display_p1curr_sel_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.747     2.922    display_p1curr_sel_OBUF[1]
    K1                   OBUF (Prop_obuf_I_O)         1.297     4.218 r  display_p1curr_sel_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.218    display_p1curr_sel[1]
    K1                                                                r  display_p1curr_sel[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_p2acc/seg_display/ctr/M_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_p2acc_sel[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.688ns  (logic 1.471ns (54.721%)  route 1.217ns (45.279%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=461, routed)         0.590     1.534    display_p2acc/seg_display/ctr/clk_IBUF_BUFG
    SLICE_X63Y33         FDRE                                         r  display_p2acc/seg_display/ctr/M_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y33         FDRE (Prop_fdre_C_Q)         0.128     1.662 f  display_p2acc/seg_display/ctr/M_ctr_q_reg[16]/Q
                         net (fo=10, routed)          0.383     2.044    display_p2acc/seg_display/ctr/Q[0]
    SLICE_X59Y32         LUT2 (Prop_lut2_I0_O)        0.098     2.142 r  display_p2acc/seg_display/ctr/display_p2acc_sel_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.834     2.977    display_p2acc_sel_OBUF[0]
    E2                   OBUF (Prop_obuf_I_O)         1.245     4.222 r  display_p2acc_sel_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.222    display_p2acc_sel[0]
    E2                                                                r  display_p2acc_sel[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game/regs/M_st_p1curr_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_p1curr_seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.730ns  (logic 1.435ns (52.550%)  route 1.295ns (47.450%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=461, routed)         0.561     1.505    game/regs/clk_IBUF_BUFG
    SLICE_X54Y33         FDRE                                         r  game/regs/M_st_p1curr_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y33         FDRE (Prop_fdre_C_Q)         0.164     1.669 r  game/regs/M_st_p1curr_q_reg[7]/Q
                         net (fo=9, routed)           0.600     2.269    game/regs/M_st_p1curr_q_reg[15]_0[7]
    SLICE_X58Y40         LUT5 (Prop_lut5_I1_O)        0.045     2.314 r  game/regs/display_p1curr_seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.696     3.009    display_p1curr_seg_OBUF[0]
    G2                   OBUF (Prop_obuf_I_O)         1.226     4.235 r  display_p1curr_seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.235    display_p1curr_seg[0]
    G2                                                                r  display_p1curr_seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game/regs/M_st_p2acc_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_p2acc_seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.750ns  (logic 1.528ns (55.558%)  route 1.222ns (44.442%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=461, routed)         0.561     1.505    game/regs/clk_IBUF_BUFG
    SLICE_X52Y33         FDRE                                         r  game/regs/M_st_p2acc_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y33         FDRE (Prop_fdre_C_Q)         0.164     1.669 r  game/regs/M_st_p2acc_q_reg[7]/Q
                         net (fo=8, routed)           0.408     2.077    game/regs/M_st_p2acc_q_reg[15]_0[7]
    SLICE_X59Y33         LUT5 (Prop_lut5_I1_O)        0.045     2.122 r  game/regs/display_p2acc_seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.814     2.936    display_p2acc_seg_OBUF[5]
    D1                   OBUF (Prop_obuf_I_O)         1.319     4.255 r  display_p2acc_seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.255    display_p2acc_seg[5]
    D1                                                                r  display_p2acc_seg[5] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay           399 Endpoints
Min Delay           399 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 resetbutton
                            (input port)
  Destination:            display_p2acc/seg_display/ctr/M_ctr_q_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.257ns  (logic 1.516ns (20.895%)  route 5.741ns (79.105%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.917ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.917ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N13                                               0.000     0.000 r  resetbutton (IN)
                         net (fo=0)                   0.000     0.000    resetbutton
    N13                  IBUF (Prop_ibuf_I_O)         1.516     1.516 r  resetbutton_IBUF_inst/O
                         net (fo=364, routed)         5.741     7.257    display_p2acc/seg_display/ctr/resetbutton_IBUF
    SLICE_X63Y33         FDRE                                         r  display_p2acc/seg_display/ctr/M_ctr_q_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=461, routed)         1.512     4.917    display_p2acc/seg_display/ctr/clk_IBUF_BUFG
    SLICE_X63Y33         FDRE                                         r  display_p2acc/seg_display/ctr/M_ctr_q_reg[14]/C

Slack:                    inf
  Source:                 resetbutton
                            (input port)
  Destination:            display_p2acc/seg_display/ctr/M_ctr_q_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.257ns  (logic 1.516ns (20.895%)  route 5.741ns (79.105%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.917ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.917ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N13                                               0.000     0.000 r  resetbutton (IN)
                         net (fo=0)                   0.000     0.000    resetbutton
    N13                  IBUF (Prop_ibuf_I_O)         1.516     1.516 r  resetbutton_IBUF_inst/O
                         net (fo=364, routed)         5.741     7.257    display_p2acc/seg_display/ctr/resetbutton_IBUF
    SLICE_X63Y33         FDRE                                         r  display_p2acc/seg_display/ctr/M_ctr_q_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=461, routed)         1.512     4.917    display_p2acc/seg_display/ctr/clk_IBUF_BUFG
    SLICE_X63Y33         FDRE                                         r  display_p2acc/seg_display/ctr/M_ctr_q_reg[15]/C

Slack:                    inf
  Source:                 resetbutton
                            (input port)
  Destination:            display_p2acc/seg_display/ctr/M_ctr_q_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.257ns  (logic 1.516ns (20.895%)  route 5.741ns (79.105%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.917ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.917ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N13                                               0.000     0.000 r  resetbutton (IN)
                         net (fo=0)                   0.000     0.000    resetbutton
    N13                  IBUF (Prop_ibuf_I_O)         1.516     1.516 r  resetbutton_IBUF_inst/O
                         net (fo=364, routed)         5.741     7.257    display_p2acc/seg_display/ctr/resetbutton_IBUF
    SLICE_X63Y33         FDRE                                         r  display_p2acc/seg_display/ctr/M_ctr_q_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=461, routed)         1.512     4.917    display_p2acc/seg_display/ctr/clk_IBUF_BUFG
    SLICE_X63Y33         FDRE                                         r  display_p2acc/seg_display/ctr/M_ctr_q_reg[16]/C

Slack:                    inf
  Source:                 resetbutton
                            (input port)
  Destination:            display_p2acc/seg_display/ctr/M_ctr_q_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.257ns  (logic 1.516ns (20.895%)  route 5.741ns (79.105%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.917ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.917ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N13                                               0.000     0.000 r  resetbutton (IN)
                         net (fo=0)                   0.000     0.000    resetbutton
    N13                  IBUF (Prop_ibuf_I_O)         1.516     1.516 r  resetbutton_IBUF_inst/O
                         net (fo=364, routed)         5.741     7.257    display_p2acc/seg_display/ctr/resetbutton_IBUF
    SLICE_X63Y33         FDRE                                         r  display_p2acc/seg_display/ctr/M_ctr_q_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=461, routed)         1.512     4.917    display_p2acc/seg_display/ctr/clk_IBUF_BUFG
    SLICE_X63Y33         FDRE                                         r  display_p2acc/seg_display/ctr/M_ctr_q_reg[17]/C

Slack:                    inf
  Source:                 resetbutton
                            (input port)
  Destination:            game/diceroll/random_number/M_w_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.207ns  (logic 1.640ns (22.761%)  route 5.567ns (77.239%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N13                                               0.000     0.000 f  resetbutton (IN)
                         net (fo=0)                   0.000     0.000    resetbutton
    N13                  IBUF (Prop_ibuf_I_O)         1.516     1.516 f  resetbutton_IBUF_inst/O
                         net (fo=364, routed)         5.567     7.083    game/diceroll/random_number/resetbutton_IBUF
    SLICE_X50Y30         LUT5 (Prop_lut5_I4_O)        0.124     7.207 r  game/diceroll/random_number/M_w_q[2]_i_1/O
                         net (fo=1, routed)           0.000     7.207    game/diceroll/random_number/M_w_d[2]
    SLICE_X50Y30         FDRE                                         r  game/diceroll/random_number/M_w_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=461, routed)         1.441     4.846    game/diceroll/random_number/clk_IBUF_BUFG
    SLICE_X50Y30         FDRE                                         r  game/diceroll/random_number/M_w_q_reg[2]/C

Slack:                    inf
  Source:                 resetbutton
                            (input port)
  Destination:            display_p1curr/seg_display/ctr/M_ctr_q_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.104ns  (logic 1.516ns (21.346%)  route 5.587ns (78.654%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.915ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.915ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N13                                               0.000     0.000 r  resetbutton (IN)
                         net (fo=0)                   0.000     0.000    resetbutton
    N13                  IBUF (Prop_ibuf_I_O)         1.516     1.516 r  resetbutton_IBUF_inst/O
                         net (fo=364, routed)         5.587     7.104    display_p1curr/seg_display/ctr/resetbutton_IBUF
    SLICE_X61Y32         FDRE                                         r  display_p1curr/seg_display/ctr/M_ctr_q_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=461, routed)         1.510     4.915    display_p1curr/seg_display/ctr/clk_IBUF_BUFG
    SLICE_X61Y32         FDRE                                         r  display_p1curr/seg_display/ctr/M_ctr_q_reg[11]/C

Slack:                    inf
  Source:                 resetbutton
                            (input port)
  Destination:            display_p1curr/seg_display/ctr/M_ctr_q_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.104ns  (logic 1.516ns (21.346%)  route 5.587ns (78.654%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.915ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.915ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N13                                               0.000     0.000 r  resetbutton (IN)
                         net (fo=0)                   0.000     0.000    resetbutton
    N13                  IBUF (Prop_ibuf_I_O)         1.516     1.516 r  resetbutton_IBUF_inst/O
                         net (fo=364, routed)         5.587     7.104    display_p1curr/seg_display/ctr/resetbutton_IBUF
    SLICE_X61Y32         FDRE                                         r  display_p1curr/seg_display/ctr/M_ctr_q_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=461, routed)         1.510     4.915    display_p1curr/seg_display/ctr/clk_IBUF_BUFG
    SLICE_X61Y32         FDRE                                         r  display_p1curr/seg_display/ctr/M_ctr_q_reg[12]/C

Slack:                    inf
  Source:                 resetbutton
                            (input port)
  Destination:            display_p1curr/seg_display/ctr/M_ctr_q_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.104ns  (logic 1.516ns (21.346%)  route 5.587ns (78.654%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.915ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.915ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N13                                               0.000     0.000 r  resetbutton (IN)
                         net (fo=0)                   0.000     0.000    resetbutton
    N13                  IBUF (Prop_ibuf_I_O)         1.516     1.516 r  resetbutton_IBUF_inst/O
                         net (fo=364, routed)         5.587     7.104    display_p1curr/seg_display/ctr/resetbutton_IBUF
    SLICE_X61Y32         FDRE                                         r  display_p1curr/seg_display/ctr/M_ctr_q_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=461, routed)         1.510     4.915    display_p1curr/seg_display/ctr/clk_IBUF_BUFG
    SLICE_X61Y32         FDRE                                         r  display_p1curr/seg_display/ctr/M_ctr_q_reg[14]/C

Slack:                    inf
  Source:                 resetbutton
                            (input port)
  Destination:            display_p1curr/seg_display/ctr/M_ctr_q_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.104ns  (logic 1.516ns (21.346%)  route 5.587ns (78.654%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.915ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.915ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N13                                               0.000     0.000 r  resetbutton (IN)
                         net (fo=0)                   0.000     0.000    resetbutton
    N13                  IBUF (Prop_ibuf_I_O)         1.516     1.516 r  resetbutton_IBUF_inst/O
                         net (fo=364, routed)         5.587     7.104    display_p1curr/seg_display/ctr/resetbutton_IBUF
    SLICE_X61Y32         FDRE                                         r  display_p1curr/seg_display/ctr/M_ctr_q_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=461, routed)         1.510     4.915    display_p1curr/seg_display/ctr/clk_IBUF_BUFG
    SLICE_X61Y32         FDRE                                         r  display_p1curr/seg_display/ctr/M_ctr_q_reg[15]/C

Slack:                    inf
  Source:                 resetbutton
                            (input port)
  Destination:            display_p1curr/seg_display/ctr/M_ctr_q_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.104ns  (logic 1.516ns (21.346%)  route 5.587ns (78.654%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.915ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.915ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N13                                               0.000     0.000 r  resetbutton (IN)
                         net (fo=0)                   0.000     0.000    resetbutton
    N13                  IBUF (Prop_ibuf_I_O)         1.516     1.516 r  resetbutton_IBUF_inst/O
                         net (fo=364, routed)         5.587     7.104    display_p1curr/seg_display/ctr/resetbutton_IBUF
    SLICE_X61Y32         FDRE                                         r  display_p1curr/seg_display/ctr/M_ctr_q_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=461, routed)         1.510     4.915    display_p1curr/seg_display/ctr/clk_IBUF_BUFG
    SLICE_X61Y32         FDRE                                         r  display_p1curr/seg_display/ctr/M_ctr_q_reg[16]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 p1rollbutton
                            (input port)
  Destination:            con_p1roll/sync/M_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.640ns  (logic 0.235ns (36.748%)  route 0.405ns (63.252%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N2                                                0.000     0.000 r  p1rollbutton (IN)
                         net (fo=0)                   0.000     0.000    p1rollbutton
    N2                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  p1rollbutton_IBUF_inst/O
                         net (fo=1, routed)           0.405     0.640    con_p1roll/sync/D[0]
    SLICE_X61Y41         FDRE                                         r  con_p1roll/sync/M_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=461, routed)         0.863     2.053    con_p1roll/sync/clk_IBUF_BUFG
    SLICE_X61Y41         FDRE                                         r  con_p1roll/sync/M_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 p1holdbutton
                            (input port)
  Destination:            con_p1hold/sync/M_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.846ns  (logic 0.236ns (27.919%)  route 0.610ns (72.081%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N3                                                0.000     0.000 r  p1holdbutton (IN)
                         net (fo=0)                   0.000     0.000    p1holdbutton
    N3                   IBUF (Prop_ibuf_I_O)         0.236     0.236 r  p1holdbutton_IBUF_inst/O
                         net (fo=1, routed)           0.610     0.846    con_p1hold/sync/M_pipe_q_reg[0]_0[0]
    SLICE_X52Y38         FDRE                                         r  con_p1hold/sync/M_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=461, routed)         0.835     2.025    con_p1hold/sync/clk_IBUF_BUFG
    SLICE_X52Y38         FDRE                                         r  con_p1hold/sync/M_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 resetbutton
                            (input port)
  Destination:            game/diceroll/random_number/M_x_q_reg[25]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.276ns  (logic 0.284ns (22.241%)  route 0.992ns (77.759%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N13                                               0.000     0.000 r  resetbutton (IN)
                         net (fo=0)                   0.000     0.000    resetbutton
    N13                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  resetbutton_IBUF_inst/O
                         net (fo=364, routed)         0.992     1.276    game/diceroll/random_number/resetbutton_IBUF
    SLICE_X45Y28         FDSE                                         r  game/diceroll/random_number/M_x_q_reg[25]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=461, routed)         0.822     2.012    game/diceroll/random_number/clk_IBUF_BUFG
    SLICE_X45Y28         FDSE                                         r  game/diceroll/random_number/M_x_q_reg[25]/C

Slack:                    inf
  Source:                 resetbutton
                            (input port)
  Destination:            game/diceroll/random_number/M_x_q_reg[6]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.276ns  (logic 0.284ns (22.241%)  route 0.992ns (77.759%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N13                                               0.000     0.000 r  resetbutton (IN)
                         net (fo=0)                   0.000     0.000    resetbutton
    N13                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  resetbutton_IBUF_inst/O
                         net (fo=364, routed)         0.992     1.276    game/diceroll/random_number/resetbutton_IBUF
    SLICE_X45Y28         FDSE                                         r  game/diceroll/random_number/M_x_q_reg[6]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=461, routed)         0.822     2.012    game/diceroll/random_number/clk_IBUF_BUFG
    SLICE_X45Y28         FDSE                                         r  game/diceroll/random_number/M_x_q_reg[6]/C

Slack:                    inf
  Source:                 resetbutton
                            (input port)
  Destination:            game/diceroll/random_number/M_y_q_reg[25]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.276ns  (logic 0.284ns (22.241%)  route 0.992ns (77.759%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N13                                               0.000     0.000 r  resetbutton (IN)
                         net (fo=0)                   0.000     0.000    resetbutton
    N13                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  resetbutton_IBUF_inst/O
                         net (fo=364, routed)         0.992     1.276    game/diceroll/random_number/resetbutton_IBUF
    SLICE_X45Y28         FDSE                                         r  game/diceroll/random_number/M_y_q_reg[25]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=461, routed)         0.822     2.012    game/diceroll/random_number/clk_IBUF_BUFG
    SLICE_X45Y28         FDSE                                         r  game/diceroll/random_number/M_y_q_reg[25]/C

Slack:                    inf
  Source:                 resetbutton
                            (input port)
  Destination:            game/diceroll/random_number/M_y_q_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.276ns  (logic 0.284ns (22.241%)  route 0.992ns (77.759%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N13                                               0.000     0.000 r  resetbutton (IN)
                         net (fo=0)                   0.000     0.000    resetbutton
    N13                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  resetbutton_IBUF_inst/O
                         net (fo=364, routed)         0.992     1.276    game/diceroll/random_number/resetbutton_IBUF
    SLICE_X45Y28         FDRE                                         r  game/diceroll/random_number/M_y_q_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=461, routed)         0.822     2.012    game/diceroll/random_number/clk_IBUF_BUFG
    SLICE_X45Y28         FDRE                                         r  game/diceroll/random_number/M_y_q_reg[6]/C

Slack:                    inf
  Source:                 resetbutton
                            (input port)
  Destination:            game/diceroll/random_number/M_z_q_reg[25]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.276ns  (logic 0.284ns (22.241%)  route 0.992ns (77.759%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N13                                               0.000     0.000 r  resetbutton (IN)
                         net (fo=0)                   0.000     0.000    resetbutton
    N13                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  resetbutton_IBUF_inst/O
                         net (fo=364, routed)         0.992     1.276    game/diceroll/random_number/resetbutton_IBUF
    SLICE_X45Y28         FDSE                                         r  game/diceroll/random_number/M_z_q_reg[25]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=461, routed)         0.822     2.012    game/diceroll/random_number/clk_IBUF_BUFG
    SLICE_X45Y28         FDSE                                         r  game/diceroll/random_number/M_z_q_reg[25]/C

Slack:                    inf
  Source:                 resetbutton
                            (input port)
  Destination:            game/diceroll/random_number/M_z_q_reg[6]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.276ns  (logic 0.284ns (22.241%)  route 0.992ns (77.759%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N13                                               0.000     0.000 r  resetbutton (IN)
                         net (fo=0)                   0.000     0.000    resetbutton
    N13                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  resetbutton_IBUF_inst/O
                         net (fo=364, routed)         0.992     1.276    game/diceroll/random_number/resetbutton_IBUF
    SLICE_X45Y28         FDSE                                         r  game/diceroll/random_number/M_z_q_reg[6]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=461, routed)         0.822     2.012    game/diceroll/random_number/clk_IBUF_BUFG
    SLICE_X45Y28         FDSE                                         r  game/diceroll/random_number/M_z_q_reg[6]/C

Slack:                    inf
  Source:                 resetbutton
                            (input port)
  Destination:            game/diceroll/random_number/M_w_q_reg[6]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.281ns  (logic 0.284ns (22.165%)  route 0.997ns (77.835%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N13                                               0.000     0.000 r  resetbutton (IN)
                         net (fo=0)                   0.000     0.000    resetbutton
    N13                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  resetbutton_IBUF_inst/O
                         net (fo=364, routed)         0.997     1.281    game/diceroll/random_number/resetbutton_IBUF
    SLICE_X44Y28         FDSE                                         r  game/diceroll/random_number/M_w_q_reg[6]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=461, routed)         0.822     2.012    game/diceroll/random_number/clk_IBUF_BUFG
    SLICE_X44Y28         FDSE                                         r  game/diceroll/random_number/M_w_q_reg[6]/C

Slack:                    inf
  Source:                 resetbutton
                            (input port)
  Destination:            game/diceroll/random_number/M_x_q_reg[11]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.351ns  (logic 0.284ns (21.011%)  route 1.067ns (78.989%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N13                                               0.000     0.000 r  resetbutton (IN)
                         net (fo=0)                   0.000     0.000    resetbutton
    N13                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  resetbutton_IBUF_inst/O
                         net (fo=364, routed)         1.067     1.351    game/diceroll/random_number/resetbutton_IBUF
    SLICE_X42Y29         FDSE                                         r  game/diceroll/random_number/M_x_q_reg[11]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=461, routed)         0.822     2.012    game/diceroll/random_number/clk_IBUF_BUFG
    SLICE_X42Y29         FDSE                                         r  game/diceroll/random_number/M_x_q_reg[11]/C





