{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Info: Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.1 Build 173 11/01/2011 SJ Web Edition " "Info: Version 11.1 Build 173 11/01/2011 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 08 22:59:41 2018 " "Info: Processing started: Mon Jan 08 22:59:41 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Nios_SPI -c Nios_SPI " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Nios_SPI -c Nios_SPI" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Warning (20028): Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_qsys/synthesis/spi_qsys.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file spi_qsys/synthesis/spi_qsys.v" { { "Info" "ISGN_ENTITY_NAME" "1 SPI_qsys " "Info (12023): Found entity 1: SPI_qsys" {  } { { "SPI_qsys/synthesis/SPI_qsys.v" "" { Text "C:/Users/this-pc/Desktop/Projects_VHDL/Nios_SPI/SPI_qsys/synthesis/SPI_qsys.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_qsys/synthesis/submodules/spi_qsys_irq_mapper.sv 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file spi_qsys/synthesis/submodules/spi_qsys_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SPI_qsys_irq_mapper " "Info (12023): Found entity 1: SPI_qsys_irq_mapper" {  } { { "SPI_qsys/synthesis/submodules/SPI_qsys_irq_mapper.sv" "" { Text "C:/Users/this-pc/Desktop/Projects_VHDL/Nios_SPI/SPI_qsys/synthesis/submodules/SPI_qsys_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_qsys/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Info (12021): Found 2 design units, including 2 entities, in source file spi_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Info (12023): Found entity 1: altera_merlin_arbitrator" {  } { { "SPI_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/this-pc/Desktop/Projects_VHDL/Nios_SPI/SPI_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Info (12023): Found entity 2: altera_merlin_arb_adder" {  } { { "SPI_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/this-pc/Desktop/Projects_VHDL/Nios_SPI/SPI_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_qsys/synthesis/submodules/spi_qsys_rsp_xbar_mux_001.sv 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file spi_qsys/synthesis/submodules/spi_qsys_rsp_xbar_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SPI_qsys_rsp_xbar_mux_001 " "Info (12023): Found entity 1: SPI_qsys_rsp_xbar_mux_001" {  } { { "SPI_qsys/synthesis/submodules/SPI_qsys_rsp_xbar_mux_001.sv" "" { Text "C:/Users/this-pc/Desktop/Projects_VHDL/Nios_SPI/SPI_qsys/synthesis/submodules/SPI_qsys_rsp_xbar_mux_001.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_qsys/synthesis/submodules/spi_qsys_rsp_xbar_mux.sv 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file spi_qsys/synthesis/submodules/spi_qsys_rsp_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SPI_qsys_rsp_xbar_mux " "Info (12023): Found entity 1: SPI_qsys_rsp_xbar_mux" {  } { { "SPI_qsys/synthesis/submodules/SPI_qsys_rsp_xbar_mux.sv" "" { Text "C:/Users/this-pc/Desktop/Projects_VHDL/Nios_SPI/SPI_qsys/synthesis/submodules/SPI_qsys_rsp_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_qsys/synthesis/submodules/spi_qsys_rsp_xbar_demux_002.sv 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file spi_qsys/synthesis/submodules/spi_qsys_rsp_xbar_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SPI_qsys_rsp_xbar_demux_002 " "Info (12023): Found entity 1: SPI_qsys_rsp_xbar_demux_002" {  } { { "SPI_qsys/synthesis/submodules/SPI_qsys_rsp_xbar_demux_002.sv" "" { Text "C:/Users/this-pc/Desktop/Projects_VHDL/Nios_SPI/SPI_qsys/synthesis/submodules/SPI_qsys_rsp_xbar_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_qsys/synthesis/submodules/spi_qsys_cmd_xbar_mux.sv 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file spi_qsys/synthesis/submodules/spi_qsys_cmd_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SPI_qsys_cmd_xbar_mux " "Info (12023): Found entity 1: SPI_qsys_cmd_xbar_mux" {  } { { "SPI_qsys/synthesis/submodules/SPI_qsys_cmd_xbar_mux.sv" "" { Text "C:/Users/this-pc/Desktop/Projects_VHDL/Nios_SPI/SPI_qsys/synthesis/submodules/SPI_qsys_cmd_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_qsys/synthesis/submodules/spi_qsys_cmd_xbar_demux_001.sv 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file spi_qsys/synthesis/submodules/spi_qsys_cmd_xbar_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SPI_qsys_cmd_xbar_demux_001 " "Info (12023): Found entity 1: SPI_qsys_cmd_xbar_demux_001" {  } { { "SPI_qsys/synthesis/submodules/SPI_qsys_cmd_xbar_demux_001.sv" "" { Text "C:/Users/this-pc/Desktop/Projects_VHDL/Nios_SPI/SPI_qsys/synthesis/submodules/SPI_qsys_cmd_xbar_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_qsys/synthesis/submodules/spi_qsys_cmd_xbar_demux.sv 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file spi_qsys/synthesis/submodules/spi_qsys_cmd_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SPI_qsys_cmd_xbar_demux " "Info (12023): Found entity 1: SPI_qsys_cmd_xbar_demux" {  } { { "SPI_qsys/synthesis/submodules/SPI_qsys_cmd_xbar_demux.sv" "" { Text "C:/Users/this-pc/Desktop/Projects_VHDL/Nios_SPI/SPI_qsys/synthesis/submodules/SPI_qsys_cmd_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_qsys/synthesis/submodules/altera_reset_controller.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file spi_qsys/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Info (12023): Found entity 1: altera_reset_controller" {  } { { "SPI_qsys/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/this-pc/Desktop/Projects_VHDL/Nios_SPI/SPI_qsys/synthesis/submodules/altera_reset_controller.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_qsys/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file spi_qsys/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Info (12023): Found entity 1: altera_reset_synchronizer" {  } { { "SPI_qsys/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/this-pc/Desktop/Projects_VHDL/Nios_SPI/SPI_qsys/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_qsys/synthesis/submodules/spi_qsys_id_router_002.sv 2 2 " "Info (12021): Found 2 design units, including 2 entities, in source file spi_qsys/synthesis/submodules/spi_qsys_id_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SPI_qsys_id_router_002_default_decode " "Info (12023): Found entity 1: SPI_qsys_id_router_002_default_decode" {  } { { "SPI_qsys/synthesis/submodules/SPI_qsys_id_router_002.sv" "" { Text "C:/Users/this-pc/Desktop/Projects_VHDL/Nios_SPI/SPI_qsys/synthesis/submodules/SPI_qsys_id_router_002.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 SPI_qsys_id_router_002 " "Info (12023): Found entity 2: SPI_qsys_id_router_002" {  } { { "SPI_qsys/synthesis/submodules/SPI_qsys_id_router_002.sv" "" { Text "C:/Users/this-pc/Desktop/Projects_VHDL/Nios_SPI/SPI_qsys/synthesis/submodules/SPI_qsys_id_router_002.sv" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_qsys/synthesis/submodules/spi_qsys_id_router.sv 2 2 " "Info (12021): Found 2 design units, including 2 entities, in source file spi_qsys/synthesis/submodules/spi_qsys_id_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SPI_qsys_id_router_default_decode " "Info (12023): Found entity 1: SPI_qsys_id_router_default_decode" {  } { { "SPI_qsys/synthesis/submodules/SPI_qsys_id_router.sv" "" { Text "C:/Users/this-pc/Desktop/Projects_VHDL/Nios_SPI/SPI_qsys/synthesis/submodules/SPI_qsys_id_router.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 SPI_qsys_id_router " "Info (12023): Found entity 2: SPI_qsys_id_router" {  } { { "SPI_qsys/synthesis/submodules/SPI_qsys_id_router.sv" "" { Text "C:/Users/this-pc/Desktop/Projects_VHDL/Nios_SPI/SPI_qsys/synthesis/submodules/SPI_qsys_id_router.sv" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_qsys/synthesis/submodules/spi_qsys_addr_router_001.sv 2 2 " "Info (12021): Found 2 design units, including 2 entities, in source file spi_qsys/synthesis/submodules/spi_qsys_addr_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SPI_qsys_addr_router_001_default_decode " "Info (12023): Found entity 1: SPI_qsys_addr_router_001_default_decode" {  } { { "SPI_qsys/synthesis/submodules/SPI_qsys_addr_router_001.sv" "" { Text "C:/Users/this-pc/Desktop/Projects_VHDL/Nios_SPI/SPI_qsys/synthesis/submodules/SPI_qsys_addr_router_001.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 SPI_qsys_addr_router_001 " "Info (12023): Found entity 2: SPI_qsys_addr_router_001" {  } { { "SPI_qsys/synthesis/submodules/SPI_qsys_addr_router_001.sv" "" { Text "C:/Users/this-pc/Desktop/Projects_VHDL/Nios_SPI/SPI_qsys/synthesis/submodules/SPI_qsys_addr_router_001.sv" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_qsys/synthesis/submodules/spi_qsys_addr_router.sv 2 2 " "Info (12021): Found 2 design units, including 2 entities, in source file spi_qsys/synthesis/submodules/spi_qsys_addr_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SPI_qsys_addr_router_default_decode " "Info (12023): Found entity 1: SPI_qsys_addr_router_default_decode" {  } { { "SPI_qsys/synthesis/submodules/SPI_qsys_addr_router.sv" "" { Text "C:/Users/this-pc/Desktop/Projects_VHDL/Nios_SPI/SPI_qsys/synthesis/submodules/SPI_qsys_addr_router.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 SPI_qsys_addr_router " "Info (12023): Found entity 2: SPI_qsys_addr_router" {  } { { "SPI_qsys/synthesis/submodules/SPI_qsys_addr_router.sv" "" { Text "C:/Users/this-pc/Desktop/Projects_VHDL/Nios_SPI/SPI_qsys/synthesis/submodules/SPI_qsys_addr_router.sv" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_qsys/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file spi_qsys/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Info (12023): Found entity 1: altera_avalon_sc_fifo" {  } { { "SPI_qsys/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/this-pc/Desktop/Projects_VHDL/Nios_SPI/SPI_qsys/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_qsys/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file spi_qsys/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Info (12023): Found entity 1: altera_merlin_slave_agent" {  } { { "SPI_qsys/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/this-pc/Desktop/Projects_VHDL/Nios_SPI/SPI_qsys/synthesis/submodules/altera_merlin_slave_agent.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file spi_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Info (12023): Found entity 1: altera_merlin_burst_uncompressor" {  } { { "SPI_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/this-pc/Desktop/Projects_VHDL/Nios_SPI/SPI_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_qsys/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file spi_qsys/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Info (12023): Found entity 1: altera_merlin_master_agent" {  } { { "SPI_qsys/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/this-pc/Desktop/Projects_VHDL/Nios_SPI/SPI_qsys/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_qsys/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file spi_qsys/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Info (12023): Found entity 1: altera_merlin_slave_translator" {  } { { "SPI_qsys/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/this-pc/Desktop/Projects_VHDL/Nios_SPI/SPI_qsys/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_qsys/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file spi_qsys/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Info (12023): Found entity 1: altera_merlin_master_translator" {  } { { "SPI_qsys/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/this-pc/Desktop/Projects_VHDL/Nios_SPI/SPI_qsys/synthesis/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_qsys/synthesis/submodules/spi_qsys_spi_0.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file spi_qsys/synthesis/submodules/spi_qsys_spi_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 SPI_qsys_spi_0 " "Info (12023): Found entity 1: SPI_qsys_spi_0" {  } { { "SPI_qsys/synthesis/submodules/SPI_qsys_spi_0.v" "" { Text "C:/Users/this-pc/Desktop/Projects_VHDL/Nios_SPI/SPI_qsys/synthesis/submodules/SPI_qsys_spi_0.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_qsys/synthesis/submodules/spi_qsys_onchip_memory2_0.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file spi_qsys/synthesis/submodules/spi_qsys_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 SPI_qsys_onchip_memory2_0 " "Info (12023): Found entity 1: SPI_qsys_onchip_memory2_0" {  } { { "SPI_qsys/synthesis/submodules/SPI_qsys_onchip_memory2_0.v" "" { Text "C:/Users/this-pc/Desktop/Projects_VHDL/Nios_SPI/SPI_qsys/synthesis/submodules/SPI_qsys_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_qsys/synthesis/submodules/spi_qsys_nios2_qsys_0.v 22 22 " "Info (12021): Found 22 design units, including 22 entities, in source file spi_qsys/synthesis/submodules/spi_qsys_nios2_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 SPI_qsys_nios2_qsys_0_register_bank_a_module " "Info (12023): Found entity 1: SPI_qsys_nios2_qsys_0_register_bank_a_module" {  } { { "SPI_qsys/synthesis/submodules/SPI_qsys_nios2_qsys_0.v" "" { Text "C:/Users/this-pc/Desktop/Projects_VHDL/Nios_SPI/SPI_qsys/synthesis/submodules/SPI_qsys_nios2_qsys_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 SPI_qsys_nios2_qsys_0_register_bank_b_module " "Info (12023): Found entity 2: SPI_qsys_nios2_qsys_0_register_bank_b_module" {  } { { "SPI_qsys/synthesis/submodules/SPI_qsys_nios2_qsys_0.v" "" { Text "C:/Users/this-pc/Desktop/Projects_VHDL/Nios_SPI/SPI_qsys/synthesis/submodules/SPI_qsys_nios2_qsys_0.v" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 SPI_qsys_nios2_qsys_0_nios2_oci_debug " "Info (12023): Found entity 3: SPI_qsys_nios2_qsys_0_nios2_oci_debug" {  } { { "SPI_qsys/synthesis/submodules/SPI_qsys_nios2_qsys_0.v" "" { Text "C:/Users/this-pc/Desktop/Projects_VHDL/Nios_SPI/SPI_qsys/synthesis/submodules/SPI_qsys_nios2_qsys_0.v" 147 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "4 SPI_qsys_nios2_qsys_0_ociram_lpm_dram_bdp_component_module " "Info (12023): Found entity 4: SPI_qsys_nios2_qsys_0_ociram_lpm_dram_bdp_component_module" {  } { { "SPI_qsys/synthesis/submodules/SPI_qsys_nios2_qsys_0.v" "" { Text "C:/Users/this-pc/Desktop/Projects_VHDL/Nios_SPI/SPI_qsys/synthesis/submodules/SPI_qsys_nios2_qsys_0.v" 275 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "5 SPI_qsys_nios2_qsys_0_nios2_ocimem " "Info (12023): Found entity 5: SPI_qsys_nios2_qsys_0_nios2_ocimem" {  } { { "SPI_qsys/synthesis/submodules/SPI_qsys_nios2_qsys_0.v" "" { Text "C:/Users/this-pc/Desktop/Projects_VHDL/Nios_SPI/SPI_qsys/synthesis/submodules/SPI_qsys_nios2_qsys_0.v" 368 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "6 SPI_qsys_nios2_qsys_0_nios2_avalon_reg " "Info (12023): Found entity 6: SPI_qsys_nios2_qsys_0_nios2_avalon_reg" {  } { { "SPI_qsys/synthesis/submodules/SPI_qsys_nios2_qsys_0.v" "" { Text "C:/Users/this-pc/Desktop/Projects_VHDL/Nios_SPI/SPI_qsys/synthesis/submodules/SPI_qsys_nios2_qsys_0.v" 514 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "7 SPI_qsys_nios2_qsys_0_nios2_oci_break " "Info (12023): Found entity 7: SPI_qsys_nios2_qsys_0_nios2_oci_break" {  } { { "SPI_qsys/synthesis/submodules/SPI_qsys_nios2_qsys_0.v" "" { Text "C:/Users/this-pc/Desktop/Projects_VHDL/Nios_SPI/SPI_qsys/synthesis/submodules/SPI_qsys_nios2_qsys_0.v" 608 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "8 SPI_qsys_nios2_qsys_0_nios2_oci_xbrk " "Info (12023): Found entity 8: SPI_qsys_nios2_qsys_0_nios2_oci_xbrk" {  } { { "SPI_qsys/synthesis/submodules/SPI_qsys_nios2_qsys_0.v" "" { Text "C:/Users/this-pc/Desktop/Projects_VHDL/Nios_SPI/SPI_qsys/synthesis/submodules/SPI_qsys_nios2_qsys_0.v" 902 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "9 SPI_qsys_nios2_qsys_0_nios2_oci_dbrk " "Info (12023): Found entity 9: SPI_qsys_nios2_qsys_0_nios2_oci_dbrk" {  } { { "SPI_qsys/synthesis/submodules/SPI_qsys_nios2_qsys_0.v" "" { Text "C:/Users/this-pc/Desktop/Projects_VHDL/Nios_SPI/SPI_qsys/synthesis/submodules/SPI_qsys_nios2_qsys_0.v" 1108 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "10 SPI_qsys_nios2_qsys_0_nios2_oci_itrace " "Info (12023): Found entity 10: SPI_qsys_nios2_qsys_0_nios2_oci_itrace" {  } { { "SPI_qsys/synthesis/submodules/SPI_qsys_nios2_qsys_0.v" "" { Text "C:/Users/this-pc/Desktop/Projects_VHDL/Nios_SPI/SPI_qsys/synthesis/submodules/SPI_qsys_nios2_qsys_0.v" 1294 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "11 SPI_qsys_nios2_qsys_0_nios2_oci_td_mode " "Info (12023): Found entity 11: SPI_qsys_nios2_qsys_0_nios2_oci_td_mode" {  } { { "SPI_qsys/synthesis/submodules/SPI_qsys_nios2_qsys_0.v" "" { Text "C:/Users/this-pc/Desktop/Projects_VHDL/Nios_SPI/SPI_qsys/synthesis/submodules/SPI_qsys_nios2_qsys_0.v" 1533 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "12 SPI_qsys_nios2_qsys_0_nios2_oci_dtrace " "Info (12023): Found entity 12: SPI_qsys_nios2_qsys_0_nios2_oci_dtrace" {  } { { "SPI_qsys/synthesis/submodules/SPI_qsys_nios2_qsys_0.v" "" { Text "C:/Users/this-pc/Desktop/Projects_VHDL/Nios_SPI/SPI_qsys/synthesis/submodules/SPI_qsys_nios2_qsys_0.v" 1600 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "13 SPI_qsys_nios2_qsys_0_nios2_oci_compute_tm_count " "Info (12023): Found entity 13: SPI_qsys_nios2_qsys_0_nios2_oci_compute_tm_count" {  } { { "SPI_qsys/synthesis/submodules/SPI_qsys_nios2_qsys_0.v" "" { Text "C:/Users/this-pc/Desktop/Projects_VHDL/Nios_SPI/SPI_qsys/synthesis/submodules/SPI_qsys_nios2_qsys_0.v" 1694 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "14 SPI_qsys_nios2_qsys_0_nios2_oci_fifowp_inc " "Info (12023): Found entity 14: SPI_qsys_nios2_qsys_0_nios2_oci_fifowp_inc" {  } { { "SPI_qsys/synthesis/submodules/SPI_qsys_nios2_qsys_0.v" "" { Text "C:/Users/this-pc/Desktop/Projects_VHDL/Nios_SPI/SPI_qsys/synthesis/submodules/SPI_qsys_nios2_qsys_0.v" 1765 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "15 SPI_qsys_nios2_qsys_0_nios2_oci_fifocount_inc " "Info (12023): Found entity 15: SPI_qsys_nios2_qsys_0_nios2_oci_fifocount_inc" {  } { { "SPI_qsys/synthesis/submodules/SPI_qsys_nios2_qsys_0.v" "" { Text "C:/Users/this-pc/Desktop/Projects_VHDL/Nios_SPI/SPI_qsys/synthesis/submodules/SPI_qsys_nios2_qsys_0.v" 1807 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "16 SPI_qsys_nios2_qsys_0_nios2_oci_fifo " "Info (12023): Found entity 16: SPI_qsys_nios2_qsys_0_nios2_oci_fifo" {  } { { "SPI_qsys/synthesis/submodules/SPI_qsys_nios2_qsys_0.v" "" { Text "C:/Users/this-pc/Desktop/Projects_VHDL/Nios_SPI/SPI_qsys/synthesis/submodules/SPI_qsys_nios2_qsys_0.v" 1853 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "17 SPI_qsys_nios2_qsys_0_nios2_oci_pib " "Info (12023): Found entity 17: SPI_qsys_nios2_qsys_0_nios2_oci_pib" {  } { { "SPI_qsys/synthesis/submodules/SPI_qsys_nios2_qsys_0.v" "" { Text "C:/Users/this-pc/Desktop/Projects_VHDL/Nios_SPI/SPI_qsys/synthesis/submodules/SPI_qsys_nios2_qsys_0.v" 2358 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "18 SPI_qsys_nios2_qsys_0_traceram_lpm_dram_bdp_component_module " "Info (12023): Found entity 18: SPI_qsys_nios2_qsys_0_traceram_lpm_dram_bdp_component_module" {  } { { "SPI_qsys/synthesis/submodules/SPI_qsys_nios2_qsys_0.v" "" { Text "C:/Users/this-pc/Desktop/Projects_VHDL/Nios_SPI/SPI_qsys/synthesis/submodules/SPI_qsys_nios2_qsys_0.v" 2426 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "19 SPI_qsys_nios2_qsys_0_nios2_oci_im " "Info (12023): Found entity 19: SPI_qsys_nios2_qsys_0_nios2_oci_im" {  } { { "SPI_qsys/synthesis/submodules/SPI_qsys_nios2_qsys_0.v" "" { Text "C:/Users/this-pc/Desktop/Projects_VHDL/Nios_SPI/SPI_qsys/synthesis/submodules/SPI_qsys_nios2_qsys_0.v" 2515 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "20 SPI_qsys_nios2_qsys_0_nios2_performance_monitors " "Info (12023): Found entity 20: SPI_qsys_nios2_qsys_0_nios2_performance_monitors" {  } { { "SPI_qsys/synthesis/submodules/SPI_qsys_nios2_qsys_0.v" "" { Text "C:/Users/this-pc/Desktop/Projects_VHDL/Nios_SPI/SPI_qsys/synthesis/submodules/SPI_qsys_nios2_qsys_0.v" 2652 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "21 SPI_qsys_nios2_qsys_0_nios2_oci " "Info (12023): Found entity 21: SPI_qsys_nios2_qsys_0_nios2_oci" {  } { { "SPI_qsys/synthesis/submodules/SPI_qsys_nios2_qsys_0.v" "" { Text "C:/Users/this-pc/Desktop/Projects_VHDL/Nios_SPI/SPI_qsys/synthesis/submodules/SPI_qsys_nios2_qsys_0.v" 2668 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "22 SPI_qsys_nios2_qsys_0 " "Info (12023): Found entity 22: SPI_qsys_nios2_qsys_0" {  } { { "SPI_qsys/synthesis/submodules/SPI_qsys_nios2_qsys_0.v" "" { Text "C:/Users/this-pc/Desktop/Projects_VHDL/Nios_SPI/SPI_qsys/synthesis/submodules/SPI_qsys_nios2_qsys_0.v" 3106 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_qsys/synthesis/submodules/spi_qsys_nios2_qsys_0_jtag_debug_module_sysclk.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file spi_qsys/synthesis/submodules/spi_qsys_nios2_qsys_0_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 SPI_qsys_nios2_qsys_0_jtag_debug_module_sysclk " "Info (12023): Found entity 1: SPI_qsys_nios2_qsys_0_jtag_debug_module_sysclk" {  } { { "SPI_qsys/synthesis/submodules/SPI_qsys_nios2_qsys_0_jtag_debug_module_sysclk.v" "" { Text "C:/Users/this-pc/Desktop/Projects_VHDL/Nios_SPI/SPI_qsys/synthesis/submodules/SPI_qsys_nios2_qsys_0_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_qsys/synthesis/submodules/spi_qsys_nios2_qsys_0_jtag_debug_module_tck.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file spi_qsys/synthesis/submodules/spi_qsys_nios2_qsys_0_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 SPI_qsys_nios2_qsys_0_jtag_debug_module_tck " "Info (12023): Found entity 1: SPI_qsys_nios2_qsys_0_jtag_debug_module_tck" {  } { { "SPI_qsys/synthesis/submodules/SPI_qsys_nios2_qsys_0_jtag_debug_module_tck.v" "" { Text "C:/Users/this-pc/Desktop/Projects_VHDL/Nios_SPI/SPI_qsys/synthesis/submodules/SPI_qsys_nios2_qsys_0_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_qsys/synthesis/submodules/spi_qsys_nios2_qsys_0_jtag_debug_module_wrapper.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file spi_qsys/synthesis/submodules/spi_qsys_nios2_qsys_0_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 SPI_qsys_nios2_qsys_0_jtag_debug_module_wrapper " "Info (12023): Found entity 1: SPI_qsys_nios2_qsys_0_jtag_debug_module_wrapper" {  } { { "SPI_qsys/synthesis/submodules/SPI_qsys_nios2_qsys_0_jtag_debug_module_wrapper.v" "" { Text "C:/Users/this-pc/Desktop/Projects_VHDL/Nios_SPI/SPI_qsys/synthesis/submodules/SPI_qsys_nios2_qsys_0_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_qsys/synthesis/submodules/spi_qsys_nios2_qsys_0_oci_test_bench.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file spi_qsys/synthesis/submodules/spi_qsys_nios2_qsys_0_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 SPI_qsys_nios2_qsys_0_oci_test_bench " "Info (12023): Found entity 1: SPI_qsys_nios2_qsys_0_oci_test_bench" {  } { { "SPI_qsys/synthesis/submodules/SPI_qsys_nios2_qsys_0_oci_test_bench.v" "" { Text "C:/Users/this-pc/Desktop/Projects_VHDL/Nios_SPI/SPI_qsys/synthesis/submodules/SPI_qsys_nios2_qsys_0_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_qsys/synthesis/submodules/spi_qsys_nios2_qsys_0_test_bench.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file spi_qsys/synthesis/submodules/spi_qsys_nios2_qsys_0_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 SPI_qsys_nios2_qsys_0_test_bench " "Info (12023): Found entity 1: SPI_qsys_nios2_qsys_0_test_bench" {  } { { "SPI_qsys/synthesis/submodules/SPI_qsys_nios2_qsys_0_test_bench.v" "" { Text "C:/Users/this-pc/Desktop/Projects_VHDL/Nios_SPI/SPI_qsys/synthesis/submodules/SPI_qsys_nios2_qsys_0_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_qsys/synthesis/nios_spi.bdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file spi_qsys/synthesis/nios_spi.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_SPI " "Info (12023): Found entity 1: Nios_SPI" {  } { { "SPI_qsys/synthesis/Nios_SPI.bdf" "" { Schematic "C:/Users/this-pc/Desktop/Projects_VHDL/Nios_SPI/SPI_qsys/synthesis/Nios_SPI.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "SPI_qsys_nios2_qsys_0.v(1501) " "Warning (10037): Verilog HDL or VHDL warning at SPI_qsys_nios2_qsys_0.v(1501): conditional expression evaluates to a constant" {  } { { "SPI_qsys/synthesis/submodules/SPI_qsys_nios2_qsys_0.v" "" { Text "C:/Users/this-pc/Desktop/Projects_VHDL/Nios_SPI/SPI_qsys/synthesis/submodules/SPI_qsys_nios2_qsys_0.v" 1501 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "SPI_qsys_nios2_qsys_0.v(1503) " "Warning (10037): Verilog HDL or VHDL warning at SPI_qsys_nios2_qsys_0.v(1503): conditional expression evaluates to a constant" {  } { { "SPI_qsys/synthesis/submodules/SPI_qsys_nios2_qsys_0.v" "" { Text "C:/Users/this-pc/Desktop/Projects_VHDL/Nios_SPI/SPI_qsys/synthesis/submodules/SPI_qsys_nios2_qsys_0.v" 1503 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "SPI_qsys_nios2_qsys_0.v(1659) " "Warning (10037): Verilog HDL or VHDL warning at SPI_qsys_nios2_qsys_0.v(1659): conditional expression evaluates to a constant" {  } { { "SPI_qsys/synthesis/submodules/SPI_qsys_nios2_qsys_0.v" "" { Text "C:/Users/this-pc/Desktop/Projects_VHDL/Nios_SPI/SPI_qsys/synthesis/submodules/SPI_qsys_nios2_qsys_0.v" 1659 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "SPI_qsys_nios2_qsys_0.v(2578) " "Warning (10037): Verilog HDL or VHDL warning at SPI_qsys_nios2_qsys_0.v(2578): conditional expression evaluates to a constant" {  } { { "SPI_qsys/synthesis/submodules/SPI_qsys_nios2_qsys_0.v" "" { Text "C:/Users/this-pc/Desktop/Projects_VHDL/Nios_SPI/SPI_qsys/synthesis/submodules/SPI_qsys_nios2_qsys_0.v" 2578 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "SPI_qsys_spi_0.v(401) " "Warning (10037): Verilog HDL or VHDL warning at SPI_qsys_spi_0.v(401): conditional expression evaluates to a constant" {  } { { "SPI_qsys/synthesis/submodules/SPI_qsys_spi_0.v" "" { Text "C:/Users/this-pc/Desktop/Projects_VHDL/Nios_SPI/SPI_qsys/synthesis/submodules/SPI_qsys_spi_0.v" 401 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "Nios_SPI " "Info (12127): Elaborating entity \"Nios_SPI\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Error" "EGDFX_ILLEGAL_WIRE_OR_BUS_NAME" "pin  " "Error (275021): Illegal wire or bus name \"\" of type pin " {  } { { "SPI_qsys/synthesis/Nios_SPI.bdf" "" { Schematic "C:/Users/this-pc/Desktop/Projects_VHDL/Nios_SPI/SPI_qsys/synthesis/Nios_SPI.bdf" { { 224 352 520 240 "" "" } } } }  } 0 275021 "Illegal wire or bus name \"%2!s!\" of type %1!s! " 0 0 "" 0 -1}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Error (12153): Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "" 0 -1}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus II 32-bit " "Error: Quartus II 32-bit Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "316 " "Error: Peak virtual memory: 316 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Error" "EQEXE_END_BANNER_TIME" "Mon Jan 08 22:59:42 2018 " "Error: Processing ended: Mon Jan 08 22:59:42 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Error: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Error: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
