// Seed: 1641763613
module module_0;
  uwire id_2;
  assign id_2 = 1;
endmodule
module module_1;
  always @(*) begin
    disable id_1;
  end
  module_0();
endmodule
module module_2 (
    output tri1 id_0,
    output wor id_1,
    input uwire id_2,
    input supply1 id_3,
    input tri id_4,
    input supply1 id_5,
    input tri1 id_6,
    input tri id_7,
    output uwire id_8,
    output tri id_9,
    output uwire id_10,
    input supply0 id_11,
    output tri id_12,
    output tri id_13,
    output tri0 id_14,
    output wor id_15
);
  assign id_9 = id_11;
  module_0();
endmodule
