
*** Running vivado
    with args -log uart_aff.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source uart_aff.tcl -notrace


****** Vivado v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

Sourcing tcl script '/nfs/opt/eda/tools/amd/vitis-2022.1/Vivado/2022.1/scripts/Vivado_init.tcl'
ESIEE Paris custom init
(/nfs/opt/eda/tools/amd/vitis-2022.1/Vivado/2022.1/scripts/Vivado_init.tcl)
(others ESIEE custom config in : ~/.Xilinx/Vivado/2022.1/vivado.ini)
 * Checking LANG, result should be en_US.UTF-8 : result=en_US.UTF-8
 * Raising 'multi-driven net on pin' (critical warning) severity to error
source uart_aff.tcl -notrace
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {Synth 8-6859}  -new_severity {ERROR} '. The existing rule will be replaced.
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 2579.035 ; gain = 0.023 ; free physical = 5570 ; free virtual = 20081
Command: link_design -top uart_aff -part xc7a35tcpg236-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2579.242 ; gain = 0.000 ; free physical = 5239 ; free virtual = 19750
INFO: [Netlist 29-17] Analyzing 12 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/user/didouha/homedir/E3/S2/P3/EL-3013/UART_AFF/impl/basys3.xdc]
Finished Parsing XDC File [/user/didouha/homedir/E3/S2/P3/EL-3013/UART_AFF/impl/basys3.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2635.270 ; gain = 0.000 ; free physical = 5117 ; free virtual = 19628
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

7 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:14 . Memory (MB): peak = 2635.270 ; gain = 56.234 ; free physical = 5116 ; free virtual = 19628
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.78 ; elapsed = 00:00:00.84 . Memory (MB): peak = 2699.301 ; gain = 64.031 ; free physical = 5109 ; free virtual = 19620

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 19e8e23a4

Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2702.270 ; gain = 2.969 ; free physical = 4622 ; free virtual = 19133

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
In IDDR TRANSFORM
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 19e8e23a4

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2953.379 ; gain = 0.000 ; free physical = 4457 ; free virtual = 18969
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 19e8e23a4

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2953.379 ; gain = 0.000 ; free physical = 4457 ; free virtual = 18969
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1c44cfa5a

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2953.379 ; gain = 0.000 ; free physical = 4457 ; free virtual = 18969
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1c44cfa5a

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.22 . Memory (MB): peak = 2985.395 ; gain = 32.016 ; free physical = 4457 ; free virtual = 18968
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 1c44cfa5a

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.26 . Memory (MB): peak = 2985.395 ; gain = 32.016 ; free physical = 4457 ; free virtual = 18968
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1c44cfa5a

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.28 . Memory (MB): peak = 2985.395 ; gain = 32.016 ; free physical = 4457 ; free virtual = 18968
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2985.395 ; gain = 0.000 ; free physical = 4457 ; free virtual = 18968
Ending Logic Optimization Task | Checksum: 1bcb5cd4c

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.4 . Memory (MB): peak = 2985.395 ; gain = 32.016 ; free physical = 4457 ; free virtual = 18968

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1bcb5cd4c

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2985.395 ; gain = 0.000 ; free physical = 4456 ; free virtual = 18968

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1bcb5cd4c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2985.395 ; gain = 0.000 ; free physical = 4456 ; free virtual = 18968

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2985.395 ; gain = 0.000 ; free physical = 4456 ; free virtual = 18968
Ending Netlist Obfuscation Task | Checksum: 1bcb5cd4c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2985.395 ; gain = 0.000 ; free physical = 4456 ; free virtual = 18968
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2985.395 ; gain = 350.125 ; free physical = 4456 ; free virtual = 18968
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.64 . Memory (MB): peak = 3009.406 ; gain = 16.008 ; free physical = 4454 ; free virtual = 18966
INFO: [Common 17-1381] The checkpoint '/user/didouha/homedir/E3/S2/P3/EL-3013/UART_AFF/impl/project_1/project_1.runs/impl_1/uart_aff_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file uart_aff_drc_opted.rpt -pb uart_aff_drc_opted.pb -rpx uart_aff_drc_opted.rpx
Command: report_drc -file uart_aff_drc_opted.rpt -pb uart_aff_drc_opted.pb -rpx uart_aff_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/nfs/opt/eda/tools/amd/vitis-2022.1/Vivado/2022.1/data/ip'.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /user/didouha/homedir/E3/S2/P3/EL-3013/UART_AFF/impl/project_1/project_1.runs/impl_1/uart_aff_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3088.410 ; gain = 0.000 ; free physical = 4378 ; free virtual = 18890
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1b8cfbcc3

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3088.410 ; gain = 0.000 ; free physical = 4378 ; free virtual = 18890
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3088.410 ; gain = 0.000 ; free physical = 4378 ; free virtual = 18890

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: f63370a3

Time (s): cpu = 00:00:00.43 ; elapsed = 00:00:00.25 . Memory (MB): peak = 3088.410 ; gain = 0.000 ; free physical = 4409 ; free virtual = 18921

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 16175e7b1

Time (s): cpu = 00:00:00.62 ; elapsed = 00:00:00.3 . Memory (MB): peak = 3088.410 ; gain = 0.000 ; free physical = 4424 ; free virtual = 18935

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 16175e7b1

Time (s): cpu = 00:00:00.63 ; elapsed = 00:00:00.32 . Memory (MB): peak = 3088.410 ; gain = 0.000 ; free physical = 4424 ; free virtual = 18935
Phase 1 Placer Initialization | Checksum: 16175e7b1

Time (s): cpu = 00:00:00.63 ; elapsed = 00:00:00.34 . Memory (MB): peak = 3088.410 ; gain = 0.000 ; free physical = 4424 ; free virtual = 18935

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 106a3dd42

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.41 . Memory (MB): peak = 3088.410 ; gain = 0.000 ; free physical = 4418 ; free virtual = 18930

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1d3e6fcf7

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.45 . Memory (MB): peak = 3088.410 ; gain = 0.000 ; free physical = 4418 ; free virtual = 18929

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1d3e6fcf7

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.46 . Memory (MB): peak = 3088.410 ; gain = 0.000 ; free physical = 4420 ; free virtual = 18931

Phase 2.4 Global Placement Core

Phase 2.4.1 Physical Synthesis In Placer
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 0 net or LUT. Breaked 0 LUT, combined 0 existing LUT and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3088.410 ; gain = 0.000 ; free physical = 4403 ; free virtual = 18915

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |              0  |                     0  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.1 Physical Synthesis In Placer | Checksum: 116c6921a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3088.410 ; gain = 0.000 ; free physical = 4407 ; free virtual = 18918
Phase 2.4 Global Placement Core | Checksum: 10fe06dbf

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3088.410 ; gain = 0.000 ; free physical = 4407 ; free virtual = 18918
Phase 2 Global Placement | Checksum: 10fe06dbf

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3088.410 ; gain = 0.000 ; free physical = 4407 ; free virtual = 18918

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1e9997e06

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3088.410 ; gain = 0.000 ; free physical = 4406 ; free virtual = 18918

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1409af45e

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3088.410 ; gain = 0.000 ; free physical = 4406 ; free virtual = 18917

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1961ee646

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3088.410 ; gain = 0.000 ; free physical = 4406 ; free virtual = 18917

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 11ce1c8fe

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3088.410 ; gain = 0.000 ; free physical = 4406 ; free virtual = 18918

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1058572eb

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 3088.410 ; gain = 0.000 ; free physical = 4404 ; free virtual = 18916

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: bdf7b735

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 3088.410 ; gain = 0.000 ; free physical = 4404 ; free virtual = 18916

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 145b893cd

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 3088.410 ; gain = 0.000 ; free physical = 4404 ; free virtual = 18916
Phase 3 Detail Placement | Checksum: 145b893cd

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 3088.410 ; gain = 0.000 ; free physical = 4404 ; free virtual = 18916

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1a0db3920

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=5.129 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 14ca7612e

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3088.410 ; gain = 0.000 ; free physical = 4398 ; free virtual = 18909
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 1004ace82

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3088.410 ; gain = 0.000 ; free physical = 4398 ; free virtual = 18909
Phase 4.1.1.1 BUFG Insertion | Checksum: 1a0db3920

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3088.410 ; gain = 0.000 ; free physical = 4398 ; free virtual = 18909

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=5.129. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1d880e980

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3088.410 ; gain = 0.000 ; free physical = 4398 ; free virtual = 18909

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3088.410 ; gain = 0.000 ; free physical = 4398 ; free virtual = 18909
Phase 4.1 Post Commit Optimization | Checksum: 1d880e980

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3088.410 ; gain = 0.000 ; free physical = 4398 ; free virtual = 18909

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1d880e980

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3088.410 ; gain = 0.000 ; free physical = 4399 ; free virtual = 18910

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1d880e980

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3088.410 ; gain = 0.000 ; free physical = 4399 ; free virtual = 18910
Phase 4.3 Placer Reporting | Checksum: 1d880e980

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3088.410 ; gain = 0.000 ; free physical = 4399 ; free virtual = 18910

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3088.410 ; gain = 0.000 ; free physical = 4399 ; free virtual = 18910

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3088.410 ; gain = 0.000 ; free physical = 4399 ; free virtual = 18910
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 19b728669

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3088.410 ; gain = 0.000 ; free physical = 4399 ; free virtual = 18910
Ending Placer Task | Checksum: bf565ae2

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3088.410 ; gain = 0.000 ; free physical = 4399 ; free virtual = 18910
INFO: [Common 17-83] Releasing license: Implementation
60 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.79 . Memory (MB): peak = 3088.410 ; gain = 0.000 ; free physical = 4414 ; free virtual = 18926
INFO: [Common 17-1381] The checkpoint '/user/didouha/homedir/E3/S2/P3/EL-3013/UART_AFF/impl/project_1/project_1.runs/impl_1/uart_aff_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file uart_aff_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.14 . Memory (MB): peak = 3088.410 ; gain = 0.000 ; free physical = 4405 ; free virtual = 18917
INFO: [runtcl-4] Executing : report_utilization -file uart_aff_utilization_placed.rpt -pb uart_aff_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file uart_aff_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3088.410 ; gain = 0.000 ; free physical = 4411 ; free virtual = 18923
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
69 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.84 . Memory (MB): peak = 3088.410 ; gain = 0.000 ; free physical = 4379 ; free virtual = 18891
INFO: [Common 17-1381] The checkpoint '/user/didouha/homedir/E3/S2/P3/EL-3013/UART_AFF/impl/project_1/project_1.runs/impl_1/uart_aff_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 5819e87b ConstDB: 0 ShapeSum: 673c7267 RouteDB: 0
Post Restoration Checksum: NetGraph: f6dccb84 NumContArr: 3d6a134f Constraints: 0 Timing: 0
Phase 1 Build RT Design | Checksum: 13446ded3

Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 3121.926 ; gain = 33.516 ; free physical = 4271 ; free virtual = 18782

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 13446ded3

Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 3143.922 ; gain = 55.512 ; free physical = 4238 ; free virtual = 18749

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 13446ded3

Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 3143.922 ; gain = 55.512 ; free physical = 4238 ; free virtual = 18749
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 1fbc90c6d

Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 3151.922 ; gain = 63.512 ; free physical = 4229 ; free virtual = 18741
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.132  | TNS=0.000  | WHS=-0.094 | THS=-1.165 |


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 121
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 121
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 1d54fd1a2

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 3156.922 ; gain = 68.512 ; free physical = 4228 ; free virtual = 18740

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 1d54fd1a2

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 3156.922 ; gain = 68.512 ; free physical = 4228 ; free virtual = 18740
Phase 3 Initial Routing | Checksum: 1c5702b0c

Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 3156.922 ; gain = 68.512 ; free physical = 4227 ; free virtual = 18738

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.928  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 29727b5b6

Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 3156.922 ; gain = 68.512 ; free physical = 4227 ; free virtual = 18738
Phase 4 Rip-up And Reroute | Checksum: 29727b5b6

Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 3156.922 ; gain = 68.512 ; free physical = 4227 ; free virtual = 18738

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 2472fed1e

Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 3156.922 ; gain = 68.512 ; free physical = 4227 ; free virtual = 18738
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.020  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 2472fed1e

Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 3156.922 ; gain = 68.512 ; free physical = 4227 ; free virtual = 18738

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 2472fed1e

Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 3156.922 ; gain = 68.512 ; free physical = 4227 ; free virtual = 18738
Phase 5 Delay and Skew Optimization | Checksum: 2472fed1e

Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 3156.922 ; gain = 68.512 ; free physical = 4227 ; free virtual = 18738

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 20719e15f

Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 3156.922 ; gain = 68.512 ; free physical = 4227 ; free virtual = 18738
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.020  | TNS=0.000  | WHS=0.137  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 2559c4417

Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 3156.922 ; gain = 68.512 ; free physical = 4227 ; free virtual = 18738
Phase 6 Post Hold Fix | Checksum: 2559c4417

Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 3156.922 ; gain = 68.512 ; free physical = 4227 ; free virtual = 18738

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0291796 %
  Global Horizontal Routing Utilization  = 0.0119729 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 2877950f0

Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 3156.922 ; gain = 68.512 ; free physical = 4227 ; free virtual = 18738

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 2877950f0

Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 3156.922 ; gain = 68.512 ; free physical = 4225 ; free virtual = 18736

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 2a98f7f58

Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 3172.930 ; gain = 84.520 ; free physical = 4227 ; free virtual = 18739

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=5.020  | TNS=0.000  | WHS=0.137  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 2a98f7f58

Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 3172.930 ; gain = 84.520 ; free physical = 4227 ; free virtual = 18739
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 3172.930 ; gain = 84.520 ; free physical = 4261 ; free virtual = 18772

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
84 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 3172.930 ; gain = 84.520 ; free physical = 4261 ; free virtual = 18772
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.2 ; elapsed = 00:00:00.8 . Memory (MB): peak = 3172.930 ; gain = 0.000 ; free physical = 4262 ; free virtual = 18773
INFO: [Common 17-1381] The checkpoint '/user/didouha/homedir/E3/S2/P3/EL-3013/UART_AFF/impl/project_1/project_1.runs/impl_1/uart_aff_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file uart_aff_drc_routed.rpt -pb uart_aff_drc_routed.pb -rpx uart_aff_drc_routed.rpx
Command: report_drc -file uart_aff_drc_routed.rpt -pb uart_aff_drc_routed.pb -rpx uart_aff_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /user/didouha/homedir/E3/S2/P3/EL-3013/UART_AFF/impl/project_1/project_1.runs/impl_1/uart_aff_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file uart_aff_methodology_drc_routed.rpt -pb uart_aff_methodology_drc_routed.pb -rpx uart_aff_methodology_drc_routed.rpx
Command: report_methodology -file uart_aff_methodology_drc_routed.rpt -pb uart_aff_methodology_drc_routed.pb -rpx uart_aff_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /user/didouha/homedir/E3/S2/P3/EL-3013/UART_AFF/impl/project_1/project_1.runs/impl_1/uart_aff_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file uart_aff_power_routed.rpt -pb uart_aff_power_summary_routed.pb -rpx uart_aff_power_routed.rpx
Command: report_power -file uart_aff_power_routed.rpt -pb uart_aff_power_summary_routed.pb -rpx uart_aff_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
96 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file uart_aff_route_status.rpt -pb uart_aff_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file uart_aff_timing_summary_routed.rpt -pb uart_aff_timing_summary_routed.pb -rpx uart_aff_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file uart_aff_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file uart_aff_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file uart_aff_bus_skew_routed.rpt -pb uart_aff_bus_skew_routed.pb -rpx uart_aff_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Mon Apr 17 16:23:05 2023...

*** Running vivado
    with args -log uart_aff.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source uart_aff.tcl -notrace


****** Vivado v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

Sourcing tcl script '/nfs/opt/eda/tools/amd/vitis-2022.1/Vivado/2022.1/scripts/Vivado_init.tcl'
ESIEE Paris custom init
(/nfs/opt/eda/tools/amd/vitis-2022.1/Vivado/2022.1/scripts/Vivado_init.tcl)
(others ESIEE custom config in : ~/.Xilinx/Vivado/2022.1/vivado.ini)
 * Checking LANG, result should be en_US.UTF-8 : result=en_US.UTF-8
 * Raising 'multi-driven net on pin' (critical warning) severity to error
source uart_aff.tcl -notrace
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {Synth 8-6859}  -new_severity {ERROR} '. The existing rule will be replaced.
Command: open_checkpoint uart_aff_routed.dcp
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2579.242 ; gain = 0.000 ; free physical = 5244 ; free virtual = 19756
INFO: [Netlist 29-17] Analyzing 12 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF Files: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.76 . Memory (MB): peak = 2643.273 ; gain = 0.000 ; free physical = 4643 ; free virtual = 19154
Restored from archive | CPU: 0.100000 secs | Memory: 1.360474 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.77 . Memory (MB): peak = 2643.273 ; gain = 0.000 ; free physical = 4643 ; free virtual = 19154
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2643.273 ; gain = 0.000 ; free physical = 4643 ; free virtual = 19155
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2022.1 (64-bit) build 3526262
open_checkpoint: Time (s): cpu = 00:00:15 ; elapsed = 00:00:30 . Memory (MB): peak = 2643.273 ; gain = 64.262 ; free physical = 4643 ; free virtual = 19154
Command: write_bitstream -force uart_aff.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/nfs/opt/eda/tools/amd/vitis-2022.1/Vivado/2022.1/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./uart_aff.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
21 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:06 ; elapsed = 00:00:20 . Memory (MB): peak = 3087.316 ; gain = 444.043 ; free physical = 4587 ; free virtual = 19098
INFO: [Common 17-206] Exiting Vivado at Mon Apr 17 16:24:17 2023...
