# //  Questa Sim-64
# //  Version 2025.1_2 linux_x86_64 Apr  7 2025
# //
# // Unpublished work. Copyright 2025 Siemens
# //
# // This material contains trade secrets or otherwise confidential information
# // owned by Siemens Industry Software Inc. or its affiliates (collectively,
# // "SISW"), or its licensors. Access to and use of this information is strictly
# // limited as set forth in the Customer's applicable agreements with SISW.
# //
# // This material may not be copied, distributed, or otherwise disclosed outside
# // of the Customer's facilities without the express written permission of SISW,
# // and may not be used in any way not expressly authorized by SISW.
# //
# Modified modelsim.ini
vlib work
vcom -reportprogress 300 -work work /home/achen23/Documents/cpre381/lab1/Lab1/Adder.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 15:40:19 on Aug 27,2025
# vcom -reportprogress 300 -work work /home/achen23/Documents/cpre381/lab1/Lab1/Adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Adder
# -- Compiling architecture behavior of Adder
# End time: 15:40:19 on Aug 27,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/achen23/Documents/cpre381/lab1/Lab1/andg2.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 15:40:19 on Aug 27,2025
# vcom -reportprogress 300 -work work /home/achen23/Documents/cpre381/lab1/Lab1/andg2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity andg2
# -- Compiling architecture dataflow of andg2
# End time: 15:40:19 on Aug 27,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/achen23/Documents/cpre381/lab1/Lab1/invg.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 15:40:19 on Aug 27,2025
# vcom -reportprogress 300 -work work /home/achen23/Documents/cpre381/lab1/Lab1/invg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity invg
# -- Compiling architecture dataflow of invg
# End time: 15:40:19 on Aug 27,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/achen23/Documents/cpre381/lab1/Lab1/Multiplier.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 15:40:19 on Aug 27,2025
# vcom -reportprogress 300 -work work /home/achen23/Documents/cpre381/lab1/Lab1/Multiplier.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Multiplier
# -- Compiling architecture behavior of Multiplier
# End time: 15:40:19 on Aug 27,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/achen23/Documents/cpre381/lab1/Lab1/org2.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 15:40:19 on Aug 27,2025
# vcom -reportprogress 300 -work work /home/achen23/Documents/cpre381/lab1/Lab1/org2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity org2
# -- Compiling architecture dataflow of org2
# End time: 15:40:19 on Aug 27,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/achen23/Documents/cpre381/lab1/Lab1/Multiplier.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 15:40:19 on Aug 27,2025
# vcom -reportprogress 300 -work work /home/achen23/Documents/cpre381/lab1/Lab1/Multiplier.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Multiplier
# -- Compiling architecture behavior of Multiplier
# End time: 15:40:19 on Aug 27,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/achen23/Documents/cpre381/lab1/Lab1/Reg.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 15:40:19 on Aug 27,2025
# vcom -reportprogress 300 -work work /home/achen23/Documents/cpre381/lab1/Lab1/Reg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Reg
# -- Compiling architecture behavior of Reg
# End time: 15:40:19 on Aug 27,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/achen23/Documents/cpre381/lab1/Lab1/RegLd.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 15:40:19 on Aug 27,2025
# vcom -reportprogress 300 -work work /home/achen23/Documents/cpre381/lab1/Lab1/RegLd.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity RegLd
# -- Compiling architecture behavior of RegLd
# End time: 15:40:19 on Aug 27,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/achen23/Documents/cpre381/lab1/Lab1/mux2t1_N.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 15:40:19 on Aug 27,2025
# vcom -reportprogress 300 -work work /home/achen23/Documents/cpre381/lab1/Lab1/mux2t1_N.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux2t1_N
# -- Compiling architecture structural of mux2t1_N
# End time: 15:40:19 on Aug 27,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/achen23/Documents/cpre381/lab1/Lab1/RegLd.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 15:40:37 on Aug 27,2025
# vcom -reportprogress 300 -work work /home/achen23/Documents/cpre381/lab1/Lab1/RegLd.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity RegLd
# -- Compiling architecture behavior of RegLd
# End time: 15:40:37 on Aug 27,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/achen23/Documents/cpre381/lab1/Lab1/TPU_MV_Element.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 15:40:37 on Aug 27,2025
# vcom -reportprogress 300 -work work /home/achen23/Documents/cpre381/lab1/Lab1/TPU_MV_Element.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity TPU_MV_Element
# -- Compiling architecture structure of TPU_MV_Element
# ** Error: /home/achen23/Documents/cpre381/lab1/Lab1/TPU_MV_Element.vhd(131): near "g_Add1": (vcom-1576) expecting ';'.
# ** Note: /home/achen23/Documents/cpre381/lab1/Lab1/TPU_MV_Element.vhd(141): VHDL Compiler exiting
# End time: 15:40:37 on Aug 27,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vcom -reportprogress 300 -work work /home/achen23/Documents/cpre381/lab1/Lab1/xorg2.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 15:40:37 on Aug 27,2025
# vcom -reportprogress 300 -work work /home/achen23/Documents/cpre381/lab1/Lab1/xorg2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity xorg2
# -- Compiling architecture dataflow of xorg2
# End time: 15:40:37 on Aug 27,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/achen23/Documents/cpre381/lab1/Lab1/RegLd.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 15:40:51 on Aug 27,2025
# vcom -reportprogress 300 -work work /home/achen23/Documents/cpre381/lab1/Lab1/RegLd.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity RegLd
# -- Compiling architecture behavior of RegLd
# End time: 15:40:51 on Aug 27,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/achen23/Documents/cpre381/lab1/Lab1/RegLd.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 15:41:21 on Aug 27,2025
# vcom -reportprogress 300 -work work /home/achen23/Documents/cpre381/lab1/Lab1/RegLd.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity RegLd
# -- Compiling architecture behavior of RegLd
# End time: 15:41:22 on Aug 27,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/achen23/Documents/cpre381/lab1/Lab1/Adder.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 15:41:22 on Aug 27,2025
# vcom -reportprogress 300 -work work /home/achen23/Documents/cpre381/lab1/Lab1/Adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Adder
# -- Compiling architecture behavior of Adder
# End time: 15:41:22 on Aug 27,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/achen23/Documents/cpre381/lab1/Lab1/andg2.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 15:41:22 on Aug 27,2025
# vcom -reportprogress 300 -work work /home/achen23/Documents/cpre381/lab1/Lab1/andg2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity andg2
# -- Compiling architecture dataflow of andg2
# End time: 15:41:22 on Aug 27,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/achen23/Documents/cpre381/lab1/Lab1/invg.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 15:41:22 on Aug 27,2025
# vcom -reportprogress 300 -work work /home/achen23/Documents/cpre381/lab1/Lab1/invg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity invg
# -- Compiling architecture dataflow of invg
# End time: 15:41:22 on Aug 27,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/achen23/Documents/cpre381/lab1/Lab1/Multiplier.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 15:41:22 on Aug 27,2025
# vcom -reportprogress 300 -work work /home/achen23/Documents/cpre381/lab1/Lab1/Multiplier.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Multiplier
# -- Compiling architecture behavior of Multiplier
# End time: 15:41:22 on Aug 27,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/achen23/Documents/cpre381/lab1/Lab1/mux2t1_N.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 15:41:22 on Aug 27,2025
# vcom -reportprogress 300 -work work /home/achen23/Documents/cpre381/lab1/Lab1/mux2t1_N.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux2t1_N
# -- Compiling architecture structural of mux2t1_N
# End time: 15:41:22 on Aug 27,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/achen23/Documents/cpre381/lab1/Lab1/org2.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 15:41:22 on Aug 27,2025
# vcom -reportprogress 300 -work work /home/achen23/Documents/cpre381/lab1/Lab1/org2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity org2
# -- Compiling architecture dataflow of org2
# End time: 15:41:22 on Aug 27,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/achen23/Documents/cpre381/lab1/Lab1/Reg.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 15:41:22 on Aug 27,2025
# vcom -reportprogress 300 -work work /home/achen23/Documents/cpre381/lab1/Lab1/Reg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Reg
# -- Compiling architecture behavior of Reg
# End time: 15:41:22 on Aug 27,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/achen23/Documents/cpre381/lab1/Lab1/RegLd.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 15:41:22 on Aug 27,2025
# vcom -reportprogress 300 -work work /home/achen23/Documents/cpre381/lab1/Lab1/RegLd.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity RegLd
# -- Compiling architecture behavior of RegLd
# End time: 15:41:22 on Aug 27,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/achen23/Documents/cpre381/lab1/Lab1/xorg2.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 15:41:22 on Aug 27,2025
# vcom -reportprogress 300 -work work /home/achen23/Documents/cpre381/lab1/Lab1/xorg2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity xorg2
# -- Compiling architecture dataflow of xorg2
# End time: 15:41:22 on Aug 27,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/achen23/Documents/cpre381/lab1/Lab1/RegLd.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 15:41:24 on Aug 27,2025
# vcom -reportprogress 300 -work work /home/achen23/Documents/cpre381/lab1/Lab1/RegLd.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity RegLd
# -- Compiling architecture behavior of RegLd
# End time: 15:41:24 on Aug 27,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/achen23/Documents/cpre381/lab1/Lab1/Adder.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 15:41:24 on Aug 27,2025
# vcom -reportprogress 300 -work work /home/achen23/Documents/cpre381/lab1/Lab1/Adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Adder
# -- Compiling architecture behavior of Adder
# End time: 15:41:24 on Aug 27,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/achen23/Documents/cpre381/lab1/Lab1/andg2.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 15:41:24 on Aug 27,2025
# vcom -reportprogress 300 -work work /home/achen23/Documents/cpre381/lab1/Lab1/andg2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity andg2
# -- Compiling architecture dataflow of andg2
# End time: 15:41:24 on Aug 27,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/achen23/Documents/cpre381/lab1/Lab1/invg.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 15:41:24 on Aug 27,2025
# vcom -reportprogress 300 -work work /home/achen23/Documents/cpre381/lab1/Lab1/invg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity invg
# -- Compiling architecture dataflow of invg
# End time: 15:41:24 on Aug 27,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/achen23/Documents/cpre381/lab1/Lab1/Multiplier.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 15:41:24 on Aug 27,2025
# vcom -reportprogress 300 -work work /home/achen23/Documents/cpre381/lab1/Lab1/Multiplier.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Multiplier
# -- Compiling architecture behavior of Multiplier
# End time: 15:41:24 on Aug 27,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/achen23/Documents/cpre381/lab1/Lab1/mux2t1_N.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 15:41:24 on Aug 27,2025
# vcom -reportprogress 300 -work work /home/achen23/Documents/cpre381/lab1/Lab1/mux2t1_N.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux2t1_N
# -- Compiling architecture structural of mux2t1_N
# End time: 15:41:24 on Aug 27,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/achen23/Documents/cpre381/lab1/Lab1/org2.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 15:41:24 on Aug 27,2025
# vcom -reportprogress 300 -work work /home/achen23/Documents/cpre381/lab1/Lab1/org2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity org2
# -- Compiling architecture dataflow of org2
# End time: 15:41:24 on Aug 27,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/achen23/Documents/cpre381/lab1/Lab1/Reg.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 15:41:24 on Aug 27,2025
# vcom -reportprogress 300 -work work /home/achen23/Documents/cpre381/lab1/Lab1/Reg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Reg
# -- Compiling architecture behavior of Reg
# End time: 15:41:24 on Aug 27,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/achen23/Documents/cpre381/lab1/Lab1/RegLd.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 15:41:24 on Aug 27,2025
# vcom -reportprogress 300 -work work /home/achen23/Documents/cpre381/lab1/Lab1/RegLd.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity RegLd
# -- Compiling architecture behavior of RegLd
# End time: 15:41:24 on Aug 27,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/achen23/Documents/cpre381/lab1/Lab1/xorg2.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 15:41:24 on Aug 27,2025
# vcom -reportprogress 300 -work work /home/achen23/Documents/cpre381/lab1/Lab1/xorg2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity xorg2
# -- Compiling architecture dataflow of xorg2
# End time: 15:41:24 on Aug 27,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/achen23/Documents/cpre381/lab1/Lab1/TPU_MV_Element.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 15:41:24 on Aug 27,2025
# vcom -reportprogress 300 -work work /home/achen23/Documents/cpre381/lab1/Lab1/TPU_MV_Element.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity TPU_MV_Element
# -- Compiling architecture structure of TPU_MV_Element
# End time: 15:41:24 on Aug 27,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/achen23/Documents/cpre381/lab1/Lab1/tb_TPU_MV_Element.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 15:41:26 on Aug 27,2025
# vcom -reportprogress 300 -work work /home/achen23/Documents/cpre381/lab1/Lab1/tb_TPU_MV_Element.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Loading package ENV
# -- Compiling entity tb_TPU_MV_Element
# -- Compiling architecture mixed of tb_TPU_MV_Element
# End time: 15:41:26 on Aug 27,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.tb_tpu_mv_element -voptargs=+acc
# vsim work.tb_tpu_mv_element -voptargs="+acc" 
# Start time: 15:41:37 on Aug 27,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Error: /home/achen23/Documents/cpre381/lab1/Lab1/TPU_MV_Element.vhd(114): (vopt-1134) Incompatible modes for port "oC" in component "Multiplier" when binding to entity "Multiplier".
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=1, Warnings=1.
# Error loading design
# End time: 15:41:37 on Aug 27,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 1
# Optimization canceled
# Modified modelsim.ini
vcom -reportprogress 300 -work work /home/achen23/Documents/cpre381/lab1/Lab1/tb_TPU_MV_Element.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 15:42:41 on Aug 27,2025
# vcom -reportprogress 300 -work work /home/achen23/Documents/cpre381/lab1/Lab1/tb_TPU_MV_Element.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Loading package ENV
# -- Compiling entity tb_TPU_MV_Element
# -- Compiling architecture mixed of tb_TPU_MV_Element
# End time: 15:42:42 on Aug 27,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/achen23/Documents/cpre381/lab1/Lab1/Adder.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 15:42:42 on Aug 27,2025
# vcom -reportprogress 300 -work work /home/achen23/Documents/cpre381/lab1/Lab1/Adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Adder
# -- Compiling architecture behavior of Adder
# End time: 15:42:42 on Aug 27,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/achen23/Documents/cpre381/lab1/Lab1/invg.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 15:42:42 on Aug 27,2025
# vcom -reportprogress 300 -work work /home/achen23/Documents/cpre381/lab1/Lab1/invg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity invg
# -- Compiling architecture dataflow of invg
# End time: 15:42:42 on Aug 27,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/achen23/Documents/cpre381/lab1/Lab1/invg.vhd
vcom -reportprogress 300 -work work /home/achen23/Documents/cpre381/lab1/Lab1/tb_TPU_MV_Element.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 15:42:42 on Aug 27,2025
# vcom -reportprogress 300 -work work /home/achen23/Documents/cpre381/lab1/Lab1/invg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity invg
# -- Compiling architecture dataflow of invg
# End time: 15:42:42 on Aug 27,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 15:42:42 on Aug 27,2025
# vcom -reportprogress 300 -work work /home/achen23/Documents/cpre381/lab1/Lab1/tb_TPU_MV_Element.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Loading package ENV
# -- Compiling entity tb_TPU_MV_Element
# -- Compiling architecture mixed of tb_TPU_MV_Element
# End time: 15:42:42 on Aug 27,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/achen23/Documents/cpre381/lab1/Lab1/Adder.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 15:42:42 on Aug 27,2025
# vcom -reportprogress 300 -work work /home/achen23/Documents/cpre381/lab1/Lab1/Adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Adder
# -- Compiling architecture behavior of Adder
# End time: 15:42:42 on Aug 27,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/achen23/Documents/cpre381/lab1/Lab1/invg.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 15:42:42 on Aug 27,2025
# vcom -reportprogress 300 -work work /home/achen23/Documents/cpre381/lab1/Lab1/invg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity invg
# -- Compiling architecture dataflow of invg
# End time: 15:42:42 on Aug 27,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/achen23/Documents/cpre381/lab1/Lab1/invg.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 15:42:42 on Aug 27,2025
# vcom -reportprogress 300 -work work /home/achen23/Documents/cpre381/lab1/Lab1/invg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity invg
# -- Compiling architecture dataflow of invg
# End time: 15:42:42 on Aug 27,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/achen23/Documents/cpre381/lab1/Lab1/andg2.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 15:42:42 on Aug 27,2025
# vcom -reportprogress 300 -work work /home/achen23/Documents/cpre381/lab1/Lab1/andg2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity andg2
# -- Compiling architecture dataflow of andg2
# End time: 15:42:42 on Aug 27,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/achen23/Documents/cpre381/lab1/Lab1/Multiplier.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 15:42:42 on Aug 27,2025
# vcom -reportprogress 300 -work work /home/achen23/Documents/cpre381/lab1/Lab1/Multiplier.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Multiplier
# -- Compiling architecture behavior of Multiplier
# End time: 15:42:42 on Aug 27,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/achen23/Documents/cpre381/lab1/Lab1/mux2t1_N.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 15:42:42 on Aug 27,2025
# vcom -reportprogress 300 -work work /home/achen23/Documents/cpre381/lab1/Lab1/mux2t1_N.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux2t1_N
# -- Compiling architecture structural of mux2t1_N
# End time: 15:42:42 on Aug 27,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/achen23/Documents/cpre381/lab1/Lab1/Reg.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 15:42:42 on Aug 27,2025
# vcom -reportprogress 300 -work work /home/achen23/Documents/cpre381/lab1/Lab1/Reg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Reg
# -- Compiling architecture behavior of Reg
# End time: 15:42:42 on Aug 27,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/achen23/Documents/cpre381/lab1/Lab1/mux2t1_N.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 15:42:42 on Aug 27,2025
# vcom -reportprogress 300 -work work /home/achen23/Documents/cpre381/lab1/Lab1/mux2t1_N.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux2t1_N
# -- Compiling architecture structural of mux2t1_N
# End time: 15:42:42 on Aug 27,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/achen23/Documents/cpre381/lab1/Lab1/org2.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 15:42:42 on Aug 27,2025
# vcom -reportprogress 300 -work work /home/achen23/Documents/cpre381/lab1/Lab1/org2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity org2
# -- Compiling architecture dataflow of org2
# End time: 15:42:42 on Aug 27,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/achen23/Documents/cpre381/lab1/Lab1/RegLd.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 15:42:42 on Aug 27,2025
# vcom -reportprogress 300 -work work /home/achen23/Documents/cpre381/lab1/Lab1/RegLd.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity RegLd
# -- Compiling architecture behavior of RegLd
# End time: 15:42:42 on Aug 27,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/achen23/Documents/cpre381/lab1/Lab1/TPU_MV_Element.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 15:42:42 on Aug 27,2025
# vcom -reportprogress 300 -work work /home/achen23/Documents/cpre381/lab1/Lab1/TPU_MV_Element.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity TPU_MV_Element
# -- Compiling architecture structure of TPU_MV_Element
# End time: 15:42:42 on Aug 27,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/achen23/Documents/cpre381/lab1/Lab1/xorg2.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 15:42:42 on Aug 27,2025
# vcom -reportprogress 300 -work work /home/achen23/Documents/cpre381/lab1/Lab1/xorg2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity xorg2
# -- Compiling architecture dataflow of xorg2
# End time: 15:42:42 on Aug 27,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/achen23/Documents/cpre381/lab1/Lab1/TPU_MV_Element.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 15:42:42 on Aug 27,2025
# vcom -reportprogress 300 -work work /home/achen23/Documents/cpre381/lab1/Lab1/TPU_MV_Element.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity TPU_MV_Element
# -- Compiling architecture structure of TPU_MV_Element
# End time: 15:42:42 on Aug 27,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/achen23/Documents/cpre381/lab1/Lab1/TPU_MV_Element.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 15:42:42 on Aug 27,2025
# vcom -reportprogress 300 -work work /home/achen23/Documents/cpre381/lab1/Lab1/TPU_MV_Element.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity TPU_MV_Element
# -- Compiling architecture structure of TPU_MV_Element
# End time: 15:42:42 on Aug 27,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/achen23/Documents/cpre381/lab1/Lab1/TPU_MV_Element.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 15:42:42 on Aug 27,2025
# vcom -reportprogress 300 -work work /home/achen23/Documents/cpre381/lab1/Lab1/TPU_MV_Element.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity TPU_MV_Element
# -- Compiling architecture structure of TPU_MV_Element
# End time: 15:42:42 on Aug 27,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/achen23/Documents/cpre381/lab1/Lab1/andg2.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 15:42:42 on Aug 27,2025
# vcom -reportprogress 300 -work work /home/achen23/Documents/cpre381/lab1/Lab1/andg2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity andg2
# -- Compiling architecture dataflow of andg2
# End time: 15:42:42 on Aug 27,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/achen23/Documents/cpre381/lab1/Lab1/Multiplier.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 15:42:43 on Aug 27,2025
# vcom -reportprogress 300 -work work /home/achen23/Documents/cpre381/lab1/Lab1/Multiplier.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Multiplier
# -- Compiling architecture behavior of Multiplier
# End time: 15:42:43 on Aug 27,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/achen23/Documents/cpre381/lab1/Lab1/mux2t1_N.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 15:42:43 on Aug 27,2025
# vcom -reportprogress 300 -work work /home/achen23/Documents/cpre381/lab1/Lab1/mux2t1_N.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux2t1_N
# -- Compiling architecture structural of mux2t1_N
# End time: 15:42:43 on Aug 27,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/achen23/Documents/cpre381/lab1/Lab1/Reg.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 15:42:43 on Aug 27,2025
# vcom -reportprogress 300 -work work /home/achen23/Documents/cpre381/lab1/Lab1/Reg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Reg
# -- Compiling architecture behavior of Reg
# End time: 15:42:43 on Aug 27,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/achen23/Documents/cpre381/lab1/Lab1/mux2t1_N.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 15:42:43 on Aug 27,2025
# vcom -reportprogress 300 -work work /home/achen23/Documents/cpre381/lab1/Lab1/mux2t1_N.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux2t1_N
# -- Compiling architecture structural of mux2t1_N
# End time: 15:42:43 on Aug 27,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/achen23/Documents/cpre381/lab1/Lab1/org2.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 15:42:43 on Aug 27,2025
# vcom -reportprogress 300 -work work /home/achen23/Documents/cpre381/lab1/Lab1/org2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity org2
# -- Compiling architecture dataflow of org2
# End time: 15:42:43 on Aug 27,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/achen23/Documents/cpre381/lab1/Lab1/RegLd.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 15:42:43 on Aug 27,2025
# vcom -reportprogress 300 -work work /home/achen23/Documents/cpre381/lab1/Lab1/RegLd.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity RegLd
# -- Compiling architecture behavior of RegLd
# End time: 15:42:43 on Aug 27,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/achen23/Documents/cpre381/lab1/Lab1/TPU_MV_Element.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 15:42:43 on Aug 27,2025
# vcom -reportprogress 300 -work work /home/achen23/Documents/cpre381/lab1/Lab1/TPU_MV_Element.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity TPU_MV_Element
# -- Compiling architecture structure of TPU_MV_Element
# End time: 15:42:43 on Aug 27,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/achen23/Documents/cpre381/lab1/Lab1/xorg2.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 15:42:43 on Aug 27,2025
# vcom -reportprogress 300 -work work /home/achen23/Documents/cpre381/lab1/Lab1/xorg2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity xorg2
# -- Compiling architecture dataflow of xorg2
# End time: 15:42:43 on Aug 27,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/achen23/Documents/cpre381/lab1/Lab1/TPU_MV_Element.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 15:42:43 on Aug 27,2025
# vcom -reportprogress 300 -work work /home/achen23/Documents/cpre381/lab1/Lab1/TPU_MV_Element.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity TPU_MV_Element
# -- Compiling architecture structure of TPU_MV_Element
# End time: 15:42:43 on Aug 27,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/achen23/Documents/cpre381/lab1/Lab1/TPU_MV_Element.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 15:42:43 on Aug 27,2025
# vcom -reportprogress 300 -work work /home/achen23/Documents/cpre381/lab1/Lab1/TPU_MV_Element.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity TPU_MV_Element
# -- Compiling architecture structure of TPU_MV_Element
# End time: 15:42:43 on Aug 27,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/achen23/Documents/cpre381/lab1/Lab1/TPU_MV_Element.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 15:42:43 on Aug 27,2025
# vcom -reportprogress 300 -work work /home/achen23/Documents/cpre381/lab1/Lab1/TPU_MV_Element.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity TPU_MV_Element
# -- Compiling architecture structure of TPU_MV_Element
# End time: 15:42:43 on Aug 27,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/achen23/Documents/cpre381/lab1/Lab1/tb_TPU_MV_Element.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 15:42:44 on Aug 27,2025
# vcom -reportprogress 300 -work work /home/achen23/Documents/cpre381/lab1/Lab1/tb_TPU_MV_Element.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Loading package ENV
# -- Compiling entity tb_TPU_MV_Element
# -- Compiling architecture mixed of tb_TPU_MV_Element
# End time: 15:42:44 on Aug 27,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/achen23/Documents/cpre381/lab1/Lab1/Adder.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 15:42:44 on Aug 27,2025
# vcom -reportprogress 300 -work work /home/achen23/Documents/cpre381/lab1/Lab1/Adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Adder
# -- Compiling architecture behavior of Adder
# End time: 15:42:44 on Aug 27,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/achen23/Documents/cpre381/lab1/Lab1/invg.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 15:42:44 on Aug 27,2025
# vcom -reportprogress 300 -work work /home/achen23/Documents/cpre381/lab1/Lab1/invg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity invg
# -- Compiling architecture dataflow of invg
# End time: 15:42:44 on Aug 27,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/achen23/Documents/cpre381/lab1/Lab1/invg.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 15:42:44 on Aug 27,2025
# vcom -reportprogress 300 -work work /home/achen23/Documents/cpre381/lab1/Lab1/invg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity invg
# -- Compiling architecture dataflow of invg
# End time: 15:42:44 on Aug 27,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/achen23/Documents/cpre381/lab1/Lab1/andg2.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 15:42:44 on Aug 27,2025
# vcom -reportprogress 300 -work work /home/achen23/Documents/cpre381/lab1/Lab1/andg2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity andg2
# -- Compiling architecture dataflow of andg2
# End time: 15:42:44 on Aug 27,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/achen23/Documents/cpre381/lab1/Lab1/Multiplier.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 15:42:44 on Aug 27,2025
# vcom -reportprogress 300 -work work /home/achen23/Documents/cpre381/lab1/Lab1/Multiplier.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Multiplier
# -- Compiling architecture behavior of Multiplier
# End time: 15:42:44 on Aug 27,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/achen23/Documents/cpre381/lab1/Lab1/mux2t1_N.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 15:42:44 on Aug 27,2025
# vcom -reportprogress 300 -work work /home/achen23/Documents/cpre381/lab1/Lab1/mux2t1_N.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux2t1_N
# -- Compiling architecture structural of mux2t1_N
# End time: 15:42:44 on Aug 27,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/achen23/Documents/cpre381/lab1/Lab1/Reg.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 15:42:44 on Aug 27,2025
# vcom -reportprogress 300 -work work /home/achen23/Documents/cpre381/lab1/Lab1/Reg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Reg
# -- Compiling architecture behavior of Reg
# End time: 15:42:44 on Aug 27,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/achen23/Documents/cpre381/lab1/Lab1/mux2t1_N.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 15:42:44 on Aug 27,2025
# vcom -reportprogress 300 -work work /home/achen23/Documents/cpre381/lab1/Lab1/mux2t1_N.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux2t1_N
# -- Compiling architecture structural of mux2t1_N
# End time: 15:42:44 on Aug 27,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/achen23/Documents/cpre381/lab1/Lab1/org2.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 15:42:44 on Aug 27,2025
# vcom -reportprogress 300 -work work /home/achen23/Documents/cpre381/lab1/Lab1/org2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity org2
# -- Compiling architecture dataflow of org2
# End time: 15:42:44 on Aug 27,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/achen23/Documents/cpre381/lab1/Lab1/RegLd.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 15:42:44 on Aug 27,2025
# vcom -reportprogress 300 -work work /home/achen23/Documents/cpre381/lab1/Lab1/RegLd.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity RegLd
# -- Compiling architecture behavior of RegLd
# End time: 15:42:44 on Aug 27,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/achen23/Documents/cpre381/lab1/Lab1/TPU_MV_Element.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 15:42:44 on Aug 27,2025
# vcom -reportprogress 300 -work work /home/achen23/Documents/cpre381/lab1/Lab1/TPU_MV_Element.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity TPU_MV_Element
# -- Compiling architecture structure of TPU_MV_Element
# End time: 15:42:44 on Aug 27,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/achen23/Documents/cpre381/lab1/Lab1/xorg2.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 15:42:44 on Aug 27,2025
# vcom -reportprogress 300 -work work /home/achen23/Documents/cpre381/lab1/Lab1/xorg2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity xorg2
# -- Compiling architecture dataflow of xorg2
# End time: 15:42:44 on Aug 27,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/achen23/Documents/cpre381/lab1/Lab1/TPU_MV_Element.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 15:42:44 on Aug 27,2025
# vcom -reportprogress 300 -work work /home/achen23/Documents/cpre381/lab1/Lab1/TPU_MV_Element.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity TPU_MV_Element
# -- Compiling architecture structure of TPU_MV_Element
# End time: 15:42:45 on Aug 27,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/achen23/Documents/cpre381/lab1/Lab1/TPU_MV_Element.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 15:42:45 on Aug 27,2025
# vcom -reportprogress 300 -work work /home/achen23/Documents/cpre381/lab1/Lab1/TPU_MV_Element.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity TPU_MV_Element
# -- Compiling architecture structure of TPU_MV_Element
# End time: 15:42:45 on Aug 27,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/achen23/Documents/cpre381/lab1/Lab1/TPU_MV_Element.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 15:42:45 on Aug 27,2025
# vcom -reportprogress 300 -work work /home/achen23/Documents/cpre381/lab1/Lab1/TPU_MV_Element.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity TPU_MV_Element
# -- Compiling architecture structure of TPU_MV_Element
# End time: 15:42:45 on Aug 27,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/achen23/Documents/cpre381/lab1/Lab1/tb_TPU_MV_Element.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 15:42:47 on Aug 27,2025
# vcom -reportprogress 300 -work work /home/achen23/Documents/cpre381/lab1/Lab1/tb_TPU_MV_Element.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Loading package ENV
# -- Compiling entity tb_TPU_MV_Element
# -- Compiling architecture mixed of tb_TPU_MV_Element
# End time: 15:42:47 on Aug 27,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -voptargs=+acc work.tb_tpu_mv_element
# vsim -voptargs="+acc" work.tb_tpu_mv_element 
# Start time: 15:43:22 on Aug 27,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Error: /home/achen23/Documents/cpre381/lab1/Lab1/TPU_MV_Element.vhd(114): (vopt-1134) Incompatible modes for port "oC" in component "Multiplier" when binding to entity "Multiplier".
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=1, Warnings=1.
# Error loading design
# End time: 15:43:22 on Aug 27,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 1
vcom -reportprogress 300 -work work /home/achen23/Documents/cpre381/lab1/Lab1/tb_TPU_MV_Element.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 15:44:44 on Aug 27,2025
# vcom -reportprogress 300 -work work /home/achen23/Documents/cpre381/lab1/Lab1/tb_TPU_MV_Element.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Loading package ENV
# -- Compiling entity tb_TPU_MV_Element
# -- Compiling architecture mixed of tb_TPU_MV_Element
# End time: 15:44:44 on Aug 27,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/achen23/Documents/cpre381/lab1/Lab1/tb_TPU_MV_Element.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 15:44:46 on Aug 27,2025
# vcom -reportprogress 300 -work work /home/achen23/Documents/cpre381/lab1/Lab1/tb_TPU_MV_Element.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Loading package ENV
# -- Compiling entity tb_TPU_MV_Element
# -- Compiling architecture mixed of tb_TPU_MV_Element
# End time: 15:44:46 on Aug 27,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/achen23/Documents/cpre381/lab1/Lab1/tb_TPU_MV_Element.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 15:44:51 on Aug 27,2025
# vcom -reportprogress 300 -work work /home/achen23/Documents/cpre381/lab1/Lab1/tb_TPU_MV_Element.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Loading package ENV
# -- Compiling entity tb_TPU_MV_Element
# -- Compiling architecture mixed of tb_TPU_MV_Element
# End time: 15:44:51 on Aug 27,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/achen23/Documents/cpre381/lab1/Lab1/Multiplier.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 15:45:08 on Aug 27,2025
# vcom -reportprogress 300 -work work /home/achen23/Documents/cpre381/lab1/Lab1/Multiplier.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Multiplier
# -- Compiling architecture behavior of Multiplier
# ** Error: /home/achen23/Documents/cpre381/lab1/Lab1/Multiplier.vhd(43): Cannot drive signal 'oC' of mode IN.
# ** Note: /home/achen23/Documents/cpre381/lab1/Lab1/Multiplier.vhd(47): VHDL Compiler exiting
# End time: 15:45:08 on Aug 27,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vcom -reportprogress 300 -work work /home/achen23/Documents/cpre381/lab1/Lab1/Multiplier.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 15:45:23 on Aug 27,2025
# vcom -reportprogress 300 -work work /home/achen23/Documents/cpre381/lab1/Lab1/Multiplier.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Multiplier
# -- Compiling architecture behavior of Multiplier
# End time: 15:45:23 on Aug 27,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/achen23/Documents/cpre381/lab1/Lab1/tb_TPU_MV_Element.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 15:45:30 on Aug 27,2025
# vcom -reportprogress 300 -work work /home/achen23/Documents/cpre381/lab1/Lab1/tb_TPU_MV_Element.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Loading package ENV
# -- Compiling entity tb_TPU_MV_Element
# -- Compiling architecture mixed of tb_TPU_MV_Element
# End time: 15:45:30 on Aug 27,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/achen23/Documents/cpre381/lab1/Lab1/TPU_MV_Element.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 15:45:34 on Aug 27,2025
# vcom -reportprogress 300 -work work /home/achen23/Documents/cpre381/lab1/Lab1/TPU_MV_Element.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity TPU_MV_Element
# -- Compiling architecture structure of TPU_MV_Element
# End time: 15:45:34 on Aug 27,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -voptargs=+acc work.tb_tpu_mv_element
# vsim -voptargs="+acc" work.tb_tpu_mv_element 
# Start time: 15:45:59 on Aug 27,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Error: /home/achen23/Documents/cpre381/lab1/Lab1/TPU_MV_Element.vhd(114): (vopt-1134) Incompatible modes for port "oC" in component "Multiplier" when binding to entity "Multiplier".
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=1, Warnings=1.
# Error loading design
# End time: 15:45:59 on Aug 27,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 1
vcom -reportprogress 300 -work work /home/achen23/Documents/cpre381/lab1/Lab1/TPU_MV_Element.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 15:48:03 on Aug 27,2025
# vcom -reportprogress 300 -work work /home/achen23/Documents/cpre381/lab1/Lab1/TPU_MV_Element.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity TPU_MV_Element
# -- Compiling architecture structure of TPU_MV_Element
# End time: 15:48:03 on Aug 27,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/achen23/Documents/cpre381/lab1/Lab1/RegLd.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 15:48:04 on Aug 27,2025
# vcom -reportprogress 300 -work work /home/achen23/Documents/cpre381/lab1/Lab1/RegLd.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity RegLd
# -- Compiling architecture behavior of RegLd
# End time: 15:48:04 on Aug 27,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/achen23/Documents/cpre381/lab1/Lab1/tb_TPU_MV_Element.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 15:48:06 on Aug 27,2025
# vcom -reportprogress 300 -work work /home/achen23/Documents/cpre381/lab1/Lab1/tb_TPU_MV_Element.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Loading package ENV
# -- Compiling entity tb_TPU_MV_Element
# -- Compiling architecture mixed of tb_TPU_MV_Element
# End time: 15:48:06 on Aug 27,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -voptargs=+acc work.tb_tpu_mv_element
# vsim -voptargs="+acc" work.tb_tpu_mv_element 
# Start time: 15:48:13 on Aug 27,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_textio(body)
# Loading std.env(body)
# Loading work.tb_tpu_mv_element(mixed)#1
# Loading ieee.numeric_std(body)
# Loading work.tpu_mv_element(structure)#1
# Loading work.regld(behavior)#1
# Loading work.reg(behavior)#1
# Loading work.multiplier(behavior)#1
# Loading work.adder(behavior)#1
add wave sim:/tb_tpu_mv_element/*
run
run
run
run
run
run
quit -sim
# End time: 15:57:36 on Aug 27,2025, Elapsed time: 0:09:23
# Errors: 0, Warnings: 1
vsim -voptargs=+acc work.tb_tpu_mv_element
# vsim -voptargs="+acc" work.tb_tpu_mv_element 
# Start time: 15:59:24 on Aug 27,2025
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_textio(body)
# Loading std.env(body)
# Loading work.tb_tpu_mv_element(mixed)#1
# Loading ieee.numeric_std(body)
# Loading work.tpu_mv_element(structure)#1
# Loading work.regld(behavior)#1
# Loading work.reg(behavior)#1
# Loading work.multiplier(behavior)#1
# Loading work.adder(behavior)#1
do tb_TPU_MV_Element.do
clear
# [H[2J[3J
restart 
# ** Note: (vsim-8009) Loading existing optimized design _opt
run
run
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt
do tb_TPU_MV_Element.do
quit
quit -sim
# End time: 16:16:17 on Aug 27,2025, Elapsed time: 0:16:53
# Errors: 0, Warnings: 0
vsim work.adder
# vsim work.adder 
# Start time: 16:16:27 on Aug 27,2025
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.adder(behavior)#1
quit -sim
# End time: 16:16:32 on Aug 27,2025, Elapsed time: 0:00:05
# Errors: 0, Warnings: 0
quit
