// Seed: 1791805120
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  inout logic [7:0] id_5;
  input wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_5[$realtime] = -1;
  assign module_1.id_3   = 0;
  wire id_7;
endmodule
module module_1 #(
    parameter id_0 = 32'd99,
    parameter id_2 = 32'd81
) (
    input tri0 _id_0,
    output supply0 id_1,
    input tri1 _id_2,
    output wor id_3
);
  wire id_5;
  ;
  logic [id_0 : id_2] id_6;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_5,
      id_5,
      id_6,
      id_5
  );
  assign id_1 = id_6[-1!==1==1 : 1'h0] == id_2;
endmodule
