library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
use ieee.std_logic_unsigned.all; 

Entity Hay_3Leds is 

Port(A0,A1,A2,A3: In std_logic_vector (4 downto 0);
	hay_3c: 	Out std_logic_vector (3 downto 0));
End Hay_3Leds;

Architecture sol of Hay_3Leds is 
Begin 
end sol;
