0.7
2020.2
Nov 18 2020
09:20:35
/home/24CAP1G13/Desktop/CA_P1_G13/experiment_8/project_1/project_1.sim/sim_1/behav/xsim/glbl.v,1605673889,verilog,,,,glbl,,,,,,,,
/home/24CAP1G13/Desktop/CA_P1_G13/experiment_8/project_1/project_1.srcs/sim_1/new/Pipeline_Processor_tb.v,1713261380,verilog,,,,Pipeline_Processor_tb,,,,,,,,
/home/24CAP1G13/Desktop/CA_P1_G13/experiment_8/project_1/project_1.srcs/sources_1/new/ALU.v,1713259707,verilog,,/home/24CAP1G13/Desktop/CA_P1_G13/experiment_8/project_1/project_1.srcs/sources_1/new/EX_WB.v,,ALU;ALUadd;ALUand;ALUnor;ALUsub,,,,,,,,
/home/24CAP1G13/Desktop/CA_P1_G13/experiment_8/project_1/project_1.srcs/sources_1/new/EX_WB.v,1711200571,verilog,,/home/24CAP1G13/Desktop/CA_P1_G13/experiment_8/project_1/project_1.srcs/sources_1/new/ID_EX_PR.v,,EX_WB_PR,,,,,,,,
/home/24CAP1G13/Desktop/CA_P1_G13/experiment_8/project_1/project_1.srcs/sources_1/new/ID_EX_PR.v,1711200116,verilog,,/home/24CAP1G13/Desktop/CA_P1_G13/experiment_8/project_1/project_1.srcs/sources_1/new/IF_ID_PR.v,,ID_EX_PR,,,,,,,,
/home/24CAP1G13/Desktop/CA_P1_G13/experiment_8/project_1/project_1.srcs/sources_1/new/IF_ID_PR.v,1711200162,verilog,,/home/24CAP1G13/Desktop/CA_P1_G13/experiment_8/project_1/project_1.srcs/sources_1/new/INSTRMEM.v,,IF_ID_PR,,,,,,,,
/home/24CAP1G13/Desktop/CA_P1_G13/experiment_8/project_1/project_1.srcs/sources_1/new/INSTRMEM.v,1711200303,verilog,,/home/24CAP1G13/Desktop/CA_P1_G13/experiment_8/project_1/project_1.srcs/sources_1/new/PC_adder.v,,INSTRMEM,,,,,,,,
/home/24CAP1G13/Desktop/CA_P1_G13/experiment_8/project_1/project_1.srcs/sources_1/new/PC_adder.v,1711014751,verilog,,/home/24CAP1G13/Desktop/CA_P1_G13/experiment_8/project_1/project_1.srcs/sources_1/new/PC_module.v,,PC_adder,,,,,,,,
/home/24CAP1G13/Desktop/CA_P1_G13/experiment_8/project_1/project_1.srcs/sources_1/new/PC_module.v,1711014692,verilog,,/home/24CAP1G13/Desktop/CA_P1_G13/experiment_8/project_1/project_1.srcs/sources_1/new/Pipeline_Processor.v,,PC_module,,,,,,,,
/home/24CAP1G13/Desktop/CA_P1_G13/experiment_8/project_1/project_1.srcs/sources_1/new/Pipeline_Processor.v,1711102662,verilog,,/home/24CAP1G13/Desktop/CA_P1_G13/experiment_8/project_1/project_1.srcs/sources_1/new/REGFILE.v,,Pipeline_Processor,,,,,,,,
/home/24CAP1G13/Desktop/CA_P1_G13/experiment_8/project_1/project_1.srcs/sources_1/new/REGFILE.v,1711200072,verilog,,/home/24CAP1G13/Desktop/CA_P1_G13/experiment_8/project_1/project_1.srcs/sources_1/new/control.v,,REGFILE,,,,,,,,
/home/24CAP1G13/Desktop/CA_P1_G13/experiment_8/project_1/project_1.srcs/sources_1/new/control.v,1711102364,verilog,,/home/24CAP1G13/Desktop/CA_P1_G13/experiment_8/project_1/project_1.srcs/sim_1/new/Pipeline_Processor_tb.v,,control,,,,,,,,
