
NUCLEO-G474RET6-Inverter_Pinout.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000cf1c  080001e0  080001e0  000101e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004a8  0800d100  0800d100  0001d100  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800d5a8  0800d5a8  000202a8  2**0
                  CONTENTS
  4 .ARM          00000008  0800d5a8  0800d5a8  0001d5a8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800d5b0  0800d5b0  000202a8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800d5b0  0800d5b0  0001d5b0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800d5b4  0800d5b4  0001d5b4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000002a8  20000000  0800d5b8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000005bc  200002a8  0800d860  000202a8  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000864  0800d860  00020864  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000202a8  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  000202d8  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001d4ad  00000000  00000000  0002031b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003e32  00000000  00000000  0003d7c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000016f8  00000000  00000000  00041600  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000011af  00000000  00000000  00042cf8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0002adfb  00000000  00000000  00043ea7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001d81d  00000000  00000000  0006eca2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0011522c  00000000  00000000  0008c4bf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  000072e8  00000000  00000000  001a16ec  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 000000a1  00000000  00000000  001a89d4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	; (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	; (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	; (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	200002a8 	.word	0x200002a8
 80001fc:	00000000 	.word	0x00000000
 8000200:	0800d0e4 	.word	0x0800d0e4

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	; (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	; (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	; (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	200002ac 	.word	0x200002ac
 800021c:	0800d0e4 	.word	0x0800d0e4

08000220 <strcmp>:
 8000220:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000224:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000228:	2a01      	cmp	r2, #1
 800022a:	bf28      	it	cs
 800022c:	429a      	cmpcs	r2, r3
 800022e:	d0f7      	beq.n	8000220 <strcmp>
 8000230:	1ad0      	subs	r0, r2, r3
 8000232:	4770      	bx	lr
	...

08000240 <memchr>:
 8000240:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000244:	2a10      	cmp	r2, #16
 8000246:	db2b      	blt.n	80002a0 <memchr+0x60>
 8000248:	f010 0f07 	tst.w	r0, #7
 800024c:	d008      	beq.n	8000260 <memchr+0x20>
 800024e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000252:	3a01      	subs	r2, #1
 8000254:	428b      	cmp	r3, r1
 8000256:	d02d      	beq.n	80002b4 <memchr+0x74>
 8000258:	f010 0f07 	tst.w	r0, #7
 800025c:	b342      	cbz	r2, 80002b0 <memchr+0x70>
 800025e:	d1f6      	bne.n	800024e <memchr+0xe>
 8000260:	b4f0      	push	{r4, r5, r6, r7}
 8000262:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000266:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800026a:	f022 0407 	bic.w	r4, r2, #7
 800026e:	f07f 0700 	mvns.w	r7, #0
 8000272:	2300      	movs	r3, #0
 8000274:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000278:	3c08      	subs	r4, #8
 800027a:	ea85 0501 	eor.w	r5, r5, r1
 800027e:	ea86 0601 	eor.w	r6, r6, r1
 8000282:	fa85 f547 	uadd8	r5, r5, r7
 8000286:	faa3 f587 	sel	r5, r3, r7
 800028a:	fa86 f647 	uadd8	r6, r6, r7
 800028e:	faa5 f687 	sel	r6, r5, r7
 8000292:	b98e      	cbnz	r6, 80002b8 <memchr+0x78>
 8000294:	d1ee      	bne.n	8000274 <memchr+0x34>
 8000296:	bcf0      	pop	{r4, r5, r6, r7}
 8000298:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800029c:	f002 0207 	and.w	r2, r2, #7
 80002a0:	b132      	cbz	r2, 80002b0 <memchr+0x70>
 80002a2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002a6:	3a01      	subs	r2, #1
 80002a8:	ea83 0301 	eor.w	r3, r3, r1
 80002ac:	b113      	cbz	r3, 80002b4 <memchr+0x74>
 80002ae:	d1f8      	bne.n	80002a2 <memchr+0x62>
 80002b0:	2000      	movs	r0, #0
 80002b2:	4770      	bx	lr
 80002b4:	3801      	subs	r0, #1
 80002b6:	4770      	bx	lr
 80002b8:	2d00      	cmp	r5, #0
 80002ba:	bf06      	itte	eq
 80002bc:	4635      	moveq	r5, r6
 80002be:	3803      	subeq	r0, #3
 80002c0:	3807      	subne	r0, #7
 80002c2:	f015 0f01 	tst.w	r5, #1
 80002c6:	d107      	bne.n	80002d8 <memchr+0x98>
 80002c8:	3001      	adds	r0, #1
 80002ca:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002ce:	bf02      	ittt	eq
 80002d0:	3001      	addeq	r0, #1
 80002d2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002d6:	3001      	addeq	r0, #1
 80002d8:	bcf0      	pop	{r4, r5, r6, r7}
 80002da:	3801      	subs	r0, #1
 80002dc:	4770      	bx	lr
 80002de:	bf00      	nop

080002e0 <strlen>:
 80002e0:	4603      	mov	r3, r0
 80002e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002e6:	2a00      	cmp	r2, #0
 80002e8:	d1fb      	bne.n	80002e2 <strlen+0x2>
 80002ea:	1a18      	subs	r0, r3, r0
 80002ec:	3801      	subs	r0, #1
 80002ee:	4770      	bx	lr

080002f0 <__aeabi_drsub>:
 80002f0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002f4:	e002      	b.n	80002fc <__adddf3>
 80002f6:	bf00      	nop

080002f8 <__aeabi_dsub>:
 80002f8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002fc <__adddf3>:
 80002fc:	b530      	push	{r4, r5, lr}
 80002fe:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000302:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000306:	ea94 0f05 	teq	r4, r5
 800030a:	bf08      	it	eq
 800030c:	ea90 0f02 	teqeq	r0, r2
 8000310:	bf1f      	itttt	ne
 8000312:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000316:	ea55 0c02 	orrsne.w	ip, r5, r2
 800031a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800031e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000322:	f000 80e2 	beq.w	80004ea <__adddf3+0x1ee>
 8000326:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800032a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800032e:	bfb8      	it	lt
 8000330:	426d      	neglt	r5, r5
 8000332:	dd0c      	ble.n	800034e <__adddf3+0x52>
 8000334:	442c      	add	r4, r5
 8000336:	ea80 0202 	eor.w	r2, r0, r2
 800033a:	ea81 0303 	eor.w	r3, r1, r3
 800033e:	ea82 0000 	eor.w	r0, r2, r0
 8000342:	ea83 0101 	eor.w	r1, r3, r1
 8000346:	ea80 0202 	eor.w	r2, r0, r2
 800034a:	ea81 0303 	eor.w	r3, r1, r3
 800034e:	2d36      	cmp	r5, #54	; 0x36
 8000350:	bf88      	it	hi
 8000352:	bd30      	pophi	{r4, r5, pc}
 8000354:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000358:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800035c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000360:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000364:	d002      	beq.n	800036c <__adddf3+0x70>
 8000366:	4240      	negs	r0, r0
 8000368:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800036c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000370:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000374:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000378:	d002      	beq.n	8000380 <__adddf3+0x84>
 800037a:	4252      	negs	r2, r2
 800037c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000380:	ea94 0f05 	teq	r4, r5
 8000384:	f000 80a7 	beq.w	80004d6 <__adddf3+0x1da>
 8000388:	f1a4 0401 	sub.w	r4, r4, #1
 800038c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000390:	db0d      	blt.n	80003ae <__adddf3+0xb2>
 8000392:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000396:	fa22 f205 	lsr.w	r2, r2, r5
 800039a:	1880      	adds	r0, r0, r2
 800039c:	f141 0100 	adc.w	r1, r1, #0
 80003a0:	fa03 f20e 	lsl.w	r2, r3, lr
 80003a4:	1880      	adds	r0, r0, r2
 80003a6:	fa43 f305 	asr.w	r3, r3, r5
 80003aa:	4159      	adcs	r1, r3
 80003ac:	e00e      	b.n	80003cc <__adddf3+0xd0>
 80003ae:	f1a5 0520 	sub.w	r5, r5, #32
 80003b2:	f10e 0e20 	add.w	lr, lr, #32
 80003b6:	2a01      	cmp	r2, #1
 80003b8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80003bc:	bf28      	it	cs
 80003be:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003c2:	fa43 f305 	asr.w	r3, r3, r5
 80003c6:	18c0      	adds	r0, r0, r3
 80003c8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003cc:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003d0:	d507      	bpl.n	80003e2 <__adddf3+0xe6>
 80003d2:	f04f 0e00 	mov.w	lr, #0
 80003d6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003da:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003de:	eb6e 0101 	sbc.w	r1, lr, r1
 80003e2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003e6:	d31b      	bcc.n	8000420 <__adddf3+0x124>
 80003e8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003ec:	d30c      	bcc.n	8000408 <__adddf3+0x10c>
 80003ee:	0849      	lsrs	r1, r1, #1
 80003f0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003f4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003f8:	f104 0401 	add.w	r4, r4, #1
 80003fc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000400:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000404:	f080 809a 	bcs.w	800053c <__adddf3+0x240>
 8000408:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800040c:	bf08      	it	eq
 800040e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000412:	f150 0000 	adcs.w	r0, r0, #0
 8000416:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800041a:	ea41 0105 	orr.w	r1, r1, r5
 800041e:	bd30      	pop	{r4, r5, pc}
 8000420:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000424:	4140      	adcs	r0, r0
 8000426:	eb41 0101 	adc.w	r1, r1, r1
 800042a:	3c01      	subs	r4, #1
 800042c:	bf28      	it	cs
 800042e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000432:	d2e9      	bcs.n	8000408 <__adddf3+0x10c>
 8000434:	f091 0f00 	teq	r1, #0
 8000438:	bf04      	itt	eq
 800043a:	4601      	moveq	r1, r0
 800043c:	2000      	moveq	r0, #0
 800043e:	fab1 f381 	clz	r3, r1
 8000442:	bf08      	it	eq
 8000444:	3320      	addeq	r3, #32
 8000446:	f1a3 030b 	sub.w	r3, r3, #11
 800044a:	f1b3 0220 	subs.w	r2, r3, #32
 800044e:	da0c      	bge.n	800046a <__adddf3+0x16e>
 8000450:	320c      	adds	r2, #12
 8000452:	dd08      	ble.n	8000466 <__adddf3+0x16a>
 8000454:	f102 0c14 	add.w	ip, r2, #20
 8000458:	f1c2 020c 	rsb	r2, r2, #12
 800045c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000460:	fa21 f102 	lsr.w	r1, r1, r2
 8000464:	e00c      	b.n	8000480 <__adddf3+0x184>
 8000466:	f102 0214 	add.w	r2, r2, #20
 800046a:	bfd8      	it	le
 800046c:	f1c2 0c20 	rsble	ip, r2, #32
 8000470:	fa01 f102 	lsl.w	r1, r1, r2
 8000474:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000478:	bfdc      	itt	le
 800047a:	ea41 010c 	orrle.w	r1, r1, ip
 800047e:	4090      	lslle	r0, r2
 8000480:	1ae4      	subs	r4, r4, r3
 8000482:	bfa2      	ittt	ge
 8000484:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000488:	4329      	orrge	r1, r5
 800048a:	bd30      	popge	{r4, r5, pc}
 800048c:	ea6f 0404 	mvn.w	r4, r4
 8000490:	3c1f      	subs	r4, #31
 8000492:	da1c      	bge.n	80004ce <__adddf3+0x1d2>
 8000494:	340c      	adds	r4, #12
 8000496:	dc0e      	bgt.n	80004b6 <__adddf3+0x1ba>
 8000498:	f104 0414 	add.w	r4, r4, #20
 800049c:	f1c4 0220 	rsb	r2, r4, #32
 80004a0:	fa20 f004 	lsr.w	r0, r0, r4
 80004a4:	fa01 f302 	lsl.w	r3, r1, r2
 80004a8:	ea40 0003 	orr.w	r0, r0, r3
 80004ac:	fa21 f304 	lsr.w	r3, r1, r4
 80004b0:	ea45 0103 	orr.w	r1, r5, r3
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	f1c4 040c 	rsb	r4, r4, #12
 80004ba:	f1c4 0220 	rsb	r2, r4, #32
 80004be:	fa20 f002 	lsr.w	r0, r0, r2
 80004c2:	fa01 f304 	lsl.w	r3, r1, r4
 80004c6:	ea40 0003 	orr.w	r0, r0, r3
 80004ca:	4629      	mov	r1, r5
 80004cc:	bd30      	pop	{r4, r5, pc}
 80004ce:	fa21 f004 	lsr.w	r0, r1, r4
 80004d2:	4629      	mov	r1, r5
 80004d4:	bd30      	pop	{r4, r5, pc}
 80004d6:	f094 0f00 	teq	r4, #0
 80004da:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004de:	bf06      	itte	eq
 80004e0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004e4:	3401      	addeq	r4, #1
 80004e6:	3d01      	subne	r5, #1
 80004e8:	e74e      	b.n	8000388 <__adddf3+0x8c>
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf18      	it	ne
 80004f0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004f4:	d029      	beq.n	800054a <__adddf3+0x24e>
 80004f6:	ea94 0f05 	teq	r4, r5
 80004fa:	bf08      	it	eq
 80004fc:	ea90 0f02 	teqeq	r0, r2
 8000500:	d005      	beq.n	800050e <__adddf3+0x212>
 8000502:	ea54 0c00 	orrs.w	ip, r4, r0
 8000506:	bf04      	itt	eq
 8000508:	4619      	moveq	r1, r3
 800050a:	4610      	moveq	r0, r2
 800050c:	bd30      	pop	{r4, r5, pc}
 800050e:	ea91 0f03 	teq	r1, r3
 8000512:	bf1e      	ittt	ne
 8000514:	2100      	movne	r1, #0
 8000516:	2000      	movne	r0, #0
 8000518:	bd30      	popne	{r4, r5, pc}
 800051a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800051e:	d105      	bne.n	800052c <__adddf3+0x230>
 8000520:	0040      	lsls	r0, r0, #1
 8000522:	4149      	adcs	r1, r1
 8000524:	bf28      	it	cs
 8000526:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800052a:	bd30      	pop	{r4, r5, pc}
 800052c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000530:	bf3c      	itt	cc
 8000532:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000536:	bd30      	popcc	{r4, r5, pc}
 8000538:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800053c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000540:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000544:	f04f 0000 	mov.w	r0, #0
 8000548:	bd30      	pop	{r4, r5, pc}
 800054a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800054e:	bf1a      	itte	ne
 8000550:	4619      	movne	r1, r3
 8000552:	4610      	movne	r0, r2
 8000554:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000558:	bf1c      	itt	ne
 800055a:	460b      	movne	r3, r1
 800055c:	4602      	movne	r2, r0
 800055e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000562:	bf06      	itte	eq
 8000564:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000568:	ea91 0f03 	teqeq	r1, r3
 800056c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000570:	bd30      	pop	{r4, r5, pc}
 8000572:	bf00      	nop

08000574 <__aeabi_ui2d>:
 8000574:	f090 0f00 	teq	r0, #0
 8000578:	bf04      	itt	eq
 800057a:	2100      	moveq	r1, #0
 800057c:	4770      	bxeq	lr
 800057e:	b530      	push	{r4, r5, lr}
 8000580:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000584:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000588:	f04f 0500 	mov.w	r5, #0
 800058c:	f04f 0100 	mov.w	r1, #0
 8000590:	e750      	b.n	8000434 <__adddf3+0x138>
 8000592:	bf00      	nop

08000594 <__aeabi_i2d>:
 8000594:	f090 0f00 	teq	r0, #0
 8000598:	bf04      	itt	eq
 800059a:	2100      	moveq	r1, #0
 800059c:	4770      	bxeq	lr
 800059e:	b530      	push	{r4, r5, lr}
 80005a0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005a4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005a8:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80005ac:	bf48      	it	mi
 80005ae:	4240      	negmi	r0, r0
 80005b0:	f04f 0100 	mov.w	r1, #0
 80005b4:	e73e      	b.n	8000434 <__adddf3+0x138>
 80005b6:	bf00      	nop

080005b8 <__aeabi_f2d>:
 80005b8:	0042      	lsls	r2, r0, #1
 80005ba:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80005be:	ea4f 0131 	mov.w	r1, r1, rrx
 80005c2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005c6:	bf1f      	itttt	ne
 80005c8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80005cc:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005d0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005d4:	4770      	bxne	lr
 80005d6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005da:	bf08      	it	eq
 80005dc:	4770      	bxeq	lr
 80005de:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005e2:	bf04      	itt	eq
 80005e4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005e8:	4770      	bxeq	lr
 80005ea:	b530      	push	{r4, r5, lr}
 80005ec:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005f0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005f4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005f8:	e71c      	b.n	8000434 <__adddf3+0x138>
 80005fa:	bf00      	nop

080005fc <__aeabi_ul2d>:
 80005fc:	ea50 0201 	orrs.w	r2, r0, r1
 8000600:	bf08      	it	eq
 8000602:	4770      	bxeq	lr
 8000604:	b530      	push	{r4, r5, lr}
 8000606:	f04f 0500 	mov.w	r5, #0
 800060a:	e00a      	b.n	8000622 <__aeabi_l2d+0x16>

0800060c <__aeabi_l2d>:
 800060c:	ea50 0201 	orrs.w	r2, r0, r1
 8000610:	bf08      	it	eq
 8000612:	4770      	bxeq	lr
 8000614:	b530      	push	{r4, r5, lr}
 8000616:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800061a:	d502      	bpl.n	8000622 <__aeabi_l2d+0x16>
 800061c:	4240      	negs	r0, r0
 800061e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000622:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000626:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800062a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800062e:	f43f aed8 	beq.w	80003e2 <__adddf3+0xe6>
 8000632:	f04f 0203 	mov.w	r2, #3
 8000636:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800063a:	bf18      	it	ne
 800063c:	3203      	addne	r2, #3
 800063e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000642:	bf18      	it	ne
 8000644:	3203      	addne	r2, #3
 8000646:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800064a:	f1c2 0320 	rsb	r3, r2, #32
 800064e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000652:	fa20 f002 	lsr.w	r0, r0, r2
 8000656:	fa01 fe03 	lsl.w	lr, r1, r3
 800065a:	ea40 000e 	orr.w	r0, r0, lr
 800065e:	fa21 f102 	lsr.w	r1, r1, r2
 8000662:	4414      	add	r4, r2
 8000664:	e6bd      	b.n	80003e2 <__adddf3+0xe6>
 8000666:	bf00      	nop

08000668 <__aeabi_dmul>:
 8000668:	b570      	push	{r4, r5, r6, lr}
 800066a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800066e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000672:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000676:	bf1d      	ittte	ne
 8000678:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800067c:	ea94 0f0c 	teqne	r4, ip
 8000680:	ea95 0f0c 	teqne	r5, ip
 8000684:	f000 f8de 	bleq	8000844 <__aeabi_dmul+0x1dc>
 8000688:	442c      	add	r4, r5
 800068a:	ea81 0603 	eor.w	r6, r1, r3
 800068e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000692:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000696:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800069a:	bf18      	it	ne
 800069c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80006a0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006a4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80006a8:	d038      	beq.n	800071c <__aeabi_dmul+0xb4>
 80006aa:	fba0 ce02 	umull	ip, lr, r0, r2
 80006ae:	f04f 0500 	mov.w	r5, #0
 80006b2:	fbe1 e502 	umlal	lr, r5, r1, r2
 80006b6:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80006ba:	fbe0 e503 	umlal	lr, r5, r0, r3
 80006be:	f04f 0600 	mov.w	r6, #0
 80006c2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006c6:	f09c 0f00 	teq	ip, #0
 80006ca:	bf18      	it	ne
 80006cc:	f04e 0e01 	orrne.w	lr, lr, #1
 80006d0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006d4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006d8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006dc:	d204      	bcs.n	80006e8 <__aeabi_dmul+0x80>
 80006de:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006e2:	416d      	adcs	r5, r5
 80006e4:	eb46 0606 	adc.w	r6, r6, r6
 80006e8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006ec:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006f0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006f4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006f8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006fc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000700:	bf88      	it	hi
 8000702:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000706:	d81e      	bhi.n	8000746 <__aeabi_dmul+0xde>
 8000708:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800070c:	bf08      	it	eq
 800070e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000712:	f150 0000 	adcs.w	r0, r0, #0
 8000716:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800071a:	bd70      	pop	{r4, r5, r6, pc}
 800071c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000720:	ea46 0101 	orr.w	r1, r6, r1
 8000724:	ea40 0002 	orr.w	r0, r0, r2
 8000728:	ea81 0103 	eor.w	r1, r1, r3
 800072c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000730:	bfc2      	ittt	gt
 8000732:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000736:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800073a:	bd70      	popgt	{r4, r5, r6, pc}
 800073c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000740:	f04f 0e00 	mov.w	lr, #0
 8000744:	3c01      	subs	r4, #1
 8000746:	f300 80ab 	bgt.w	80008a0 <__aeabi_dmul+0x238>
 800074a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800074e:	bfde      	ittt	le
 8000750:	2000      	movle	r0, #0
 8000752:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000756:	bd70      	pople	{r4, r5, r6, pc}
 8000758:	f1c4 0400 	rsb	r4, r4, #0
 800075c:	3c20      	subs	r4, #32
 800075e:	da35      	bge.n	80007cc <__aeabi_dmul+0x164>
 8000760:	340c      	adds	r4, #12
 8000762:	dc1b      	bgt.n	800079c <__aeabi_dmul+0x134>
 8000764:	f104 0414 	add.w	r4, r4, #20
 8000768:	f1c4 0520 	rsb	r5, r4, #32
 800076c:	fa00 f305 	lsl.w	r3, r0, r5
 8000770:	fa20 f004 	lsr.w	r0, r0, r4
 8000774:	fa01 f205 	lsl.w	r2, r1, r5
 8000778:	ea40 0002 	orr.w	r0, r0, r2
 800077c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000780:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000784:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000788:	fa21 f604 	lsr.w	r6, r1, r4
 800078c:	eb42 0106 	adc.w	r1, r2, r6
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 040c 	rsb	r4, r4, #12
 80007a0:	f1c4 0520 	rsb	r5, r4, #32
 80007a4:	fa00 f304 	lsl.w	r3, r0, r4
 80007a8:	fa20 f005 	lsr.w	r0, r0, r5
 80007ac:	fa01 f204 	lsl.w	r2, r1, r4
 80007b0:	ea40 0002 	orr.w	r0, r0, r2
 80007b4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007b8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80007bc:	f141 0100 	adc.w	r1, r1, #0
 80007c0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007c4:	bf08      	it	eq
 80007c6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007ca:	bd70      	pop	{r4, r5, r6, pc}
 80007cc:	f1c4 0520 	rsb	r5, r4, #32
 80007d0:	fa00 f205 	lsl.w	r2, r0, r5
 80007d4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007d8:	fa20 f304 	lsr.w	r3, r0, r4
 80007dc:	fa01 f205 	lsl.w	r2, r1, r5
 80007e0:	ea43 0302 	orr.w	r3, r3, r2
 80007e4:	fa21 f004 	lsr.w	r0, r1, r4
 80007e8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007ec:	fa21 f204 	lsr.w	r2, r1, r4
 80007f0:	ea20 0002 	bic.w	r0, r0, r2
 80007f4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007f8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007fc:	bf08      	it	eq
 80007fe:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000802:	bd70      	pop	{r4, r5, r6, pc}
 8000804:	f094 0f00 	teq	r4, #0
 8000808:	d10f      	bne.n	800082a <__aeabi_dmul+0x1c2>
 800080a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800080e:	0040      	lsls	r0, r0, #1
 8000810:	eb41 0101 	adc.w	r1, r1, r1
 8000814:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000818:	bf08      	it	eq
 800081a:	3c01      	subeq	r4, #1
 800081c:	d0f7      	beq.n	800080e <__aeabi_dmul+0x1a6>
 800081e:	ea41 0106 	orr.w	r1, r1, r6
 8000822:	f095 0f00 	teq	r5, #0
 8000826:	bf18      	it	ne
 8000828:	4770      	bxne	lr
 800082a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800082e:	0052      	lsls	r2, r2, #1
 8000830:	eb43 0303 	adc.w	r3, r3, r3
 8000834:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000838:	bf08      	it	eq
 800083a:	3d01      	subeq	r5, #1
 800083c:	d0f7      	beq.n	800082e <__aeabi_dmul+0x1c6>
 800083e:	ea43 0306 	orr.w	r3, r3, r6
 8000842:	4770      	bx	lr
 8000844:	ea94 0f0c 	teq	r4, ip
 8000848:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800084c:	bf18      	it	ne
 800084e:	ea95 0f0c 	teqne	r5, ip
 8000852:	d00c      	beq.n	800086e <__aeabi_dmul+0x206>
 8000854:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000858:	bf18      	it	ne
 800085a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800085e:	d1d1      	bne.n	8000804 <__aeabi_dmul+0x19c>
 8000860:	ea81 0103 	eor.w	r1, r1, r3
 8000864:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000868:	f04f 0000 	mov.w	r0, #0
 800086c:	bd70      	pop	{r4, r5, r6, pc}
 800086e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000872:	bf06      	itte	eq
 8000874:	4610      	moveq	r0, r2
 8000876:	4619      	moveq	r1, r3
 8000878:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800087c:	d019      	beq.n	80008b2 <__aeabi_dmul+0x24a>
 800087e:	ea94 0f0c 	teq	r4, ip
 8000882:	d102      	bne.n	800088a <__aeabi_dmul+0x222>
 8000884:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000888:	d113      	bne.n	80008b2 <__aeabi_dmul+0x24a>
 800088a:	ea95 0f0c 	teq	r5, ip
 800088e:	d105      	bne.n	800089c <__aeabi_dmul+0x234>
 8000890:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000894:	bf1c      	itt	ne
 8000896:	4610      	movne	r0, r2
 8000898:	4619      	movne	r1, r3
 800089a:	d10a      	bne.n	80008b2 <__aeabi_dmul+0x24a>
 800089c:	ea81 0103 	eor.w	r1, r1, r3
 80008a0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80008a4:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80008a8:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80008ac:	f04f 0000 	mov.w	r0, #0
 80008b0:	bd70      	pop	{r4, r5, r6, pc}
 80008b2:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80008b6:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80008ba:	bd70      	pop	{r4, r5, r6, pc}

080008bc <__aeabi_ddiv>:
 80008bc:	b570      	push	{r4, r5, r6, lr}
 80008be:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80008c2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80008c6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008ca:	bf1d      	ittte	ne
 80008cc:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008d0:	ea94 0f0c 	teqne	r4, ip
 80008d4:	ea95 0f0c 	teqne	r5, ip
 80008d8:	f000 f8a7 	bleq	8000a2a <__aeabi_ddiv+0x16e>
 80008dc:	eba4 0405 	sub.w	r4, r4, r5
 80008e0:	ea81 0e03 	eor.w	lr, r1, r3
 80008e4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008ec:	f000 8088 	beq.w	8000a00 <__aeabi_ddiv+0x144>
 80008f0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008f4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008f8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008fc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000900:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000904:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000908:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800090c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000910:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000914:	429d      	cmp	r5, r3
 8000916:	bf08      	it	eq
 8000918:	4296      	cmpeq	r6, r2
 800091a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800091e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000922:	d202      	bcs.n	800092a <__aeabi_ddiv+0x6e>
 8000924:	085b      	lsrs	r3, r3, #1
 8000926:	ea4f 0232 	mov.w	r2, r2, rrx
 800092a:	1ab6      	subs	r6, r6, r2
 800092c:	eb65 0503 	sbc.w	r5, r5, r3
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800093a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000968:	085b      	lsrs	r3, r3, #1
 800096a:	ea4f 0232 	mov.w	r2, r2, rrx
 800096e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000972:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000976:	bf22      	ittt	cs
 8000978:	1ab6      	subcs	r6, r6, r2
 800097a:	4675      	movcs	r5, lr
 800097c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000980:	085b      	lsrs	r3, r3, #1
 8000982:	ea4f 0232 	mov.w	r2, r2, rrx
 8000986:	ebb6 0e02 	subs.w	lr, r6, r2
 800098a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800098e:	bf22      	ittt	cs
 8000990:	1ab6      	subcs	r6, r6, r2
 8000992:	4675      	movcs	r5, lr
 8000994:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000998:	ea55 0e06 	orrs.w	lr, r5, r6
 800099c:	d018      	beq.n	80009d0 <__aeabi_ddiv+0x114>
 800099e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80009a2:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80009a6:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80009aa:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80009ae:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80009b2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80009b6:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80009ba:	d1c0      	bne.n	800093e <__aeabi_ddiv+0x82>
 80009bc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009c0:	d10b      	bne.n	80009da <__aeabi_ddiv+0x11e>
 80009c2:	ea41 0100 	orr.w	r1, r1, r0
 80009c6:	f04f 0000 	mov.w	r0, #0
 80009ca:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80009ce:	e7b6      	b.n	800093e <__aeabi_ddiv+0x82>
 80009d0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009d4:	bf04      	itt	eq
 80009d6:	4301      	orreq	r1, r0
 80009d8:	2000      	moveq	r0, #0
 80009da:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009de:	bf88      	it	hi
 80009e0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009e4:	f63f aeaf 	bhi.w	8000746 <__aeabi_dmul+0xde>
 80009e8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009ec:	bf04      	itt	eq
 80009ee:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009f2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009f6:	f150 0000 	adcs.w	r0, r0, #0
 80009fa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009fe:	bd70      	pop	{r4, r5, r6, pc}
 8000a00:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000a04:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000a08:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000a0c:	bfc2      	ittt	gt
 8000a0e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000a12:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000a16:	bd70      	popgt	{r4, r5, r6, pc}
 8000a18:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000a1c:	f04f 0e00 	mov.w	lr, #0
 8000a20:	3c01      	subs	r4, #1
 8000a22:	e690      	b.n	8000746 <__aeabi_dmul+0xde>
 8000a24:	ea45 0e06 	orr.w	lr, r5, r6
 8000a28:	e68d      	b.n	8000746 <__aeabi_dmul+0xde>
 8000a2a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a2e:	ea94 0f0c 	teq	r4, ip
 8000a32:	bf08      	it	eq
 8000a34:	ea95 0f0c 	teqeq	r5, ip
 8000a38:	f43f af3b 	beq.w	80008b2 <__aeabi_dmul+0x24a>
 8000a3c:	ea94 0f0c 	teq	r4, ip
 8000a40:	d10a      	bne.n	8000a58 <__aeabi_ddiv+0x19c>
 8000a42:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a46:	f47f af34 	bne.w	80008b2 <__aeabi_dmul+0x24a>
 8000a4a:	ea95 0f0c 	teq	r5, ip
 8000a4e:	f47f af25 	bne.w	800089c <__aeabi_dmul+0x234>
 8000a52:	4610      	mov	r0, r2
 8000a54:	4619      	mov	r1, r3
 8000a56:	e72c      	b.n	80008b2 <__aeabi_dmul+0x24a>
 8000a58:	ea95 0f0c 	teq	r5, ip
 8000a5c:	d106      	bne.n	8000a6c <__aeabi_ddiv+0x1b0>
 8000a5e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a62:	f43f aefd 	beq.w	8000860 <__aeabi_dmul+0x1f8>
 8000a66:	4610      	mov	r0, r2
 8000a68:	4619      	mov	r1, r3
 8000a6a:	e722      	b.n	80008b2 <__aeabi_dmul+0x24a>
 8000a6c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a70:	bf18      	it	ne
 8000a72:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a76:	f47f aec5 	bne.w	8000804 <__aeabi_dmul+0x19c>
 8000a7a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a7e:	f47f af0d 	bne.w	800089c <__aeabi_dmul+0x234>
 8000a82:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a86:	f47f aeeb 	bne.w	8000860 <__aeabi_dmul+0x1f8>
 8000a8a:	e712      	b.n	80008b2 <__aeabi_dmul+0x24a>

08000a8c <__gedf2>:
 8000a8c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a90:	e006      	b.n	8000aa0 <__cmpdf2+0x4>
 8000a92:	bf00      	nop

08000a94 <__ledf2>:
 8000a94:	f04f 0c01 	mov.w	ip, #1
 8000a98:	e002      	b.n	8000aa0 <__cmpdf2+0x4>
 8000a9a:	bf00      	nop

08000a9c <__cmpdf2>:
 8000a9c:	f04f 0c01 	mov.w	ip, #1
 8000aa0:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000aa4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000aa8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aac:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ab0:	bf18      	it	ne
 8000ab2:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000ab6:	d01b      	beq.n	8000af0 <__cmpdf2+0x54>
 8000ab8:	b001      	add	sp, #4
 8000aba:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000abe:	bf0c      	ite	eq
 8000ac0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000ac4:	ea91 0f03 	teqne	r1, r3
 8000ac8:	bf02      	ittt	eq
 8000aca:	ea90 0f02 	teqeq	r0, r2
 8000ace:	2000      	moveq	r0, #0
 8000ad0:	4770      	bxeq	lr
 8000ad2:	f110 0f00 	cmn.w	r0, #0
 8000ad6:	ea91 0f03 	teq	r1, r3
 8000ada:	bf58      	it	pl
 8000adc:	4299      	cmppl	r1, r3
 8000ade:	bf08      	it	eq
 8000ae0:	4290      	cmpeq	r0, r2
 8000ae2:	bf2c      	ite	cs
 8000ae4:	17d8      	asrcs	r0, r3, #31
 8000ae6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aea:	f040 0001 	orr.w	r0, r0, #1
 8000aee:	4770      	bx	lr
 8000af0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000af4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000af8:	d102      	bne.n	8000b00 <__cmpdf2+0x64>
 8000afa:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000afe:	d107      	bne.n	8000b10 <__cmpdf2+0x74>
 8000b00:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b04:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b08:	d1d6      	bne.n	8000ab8 <__cmpdf2+0x1c>
 8000b0a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b0e:	d0d3      	beq.n	8000ab8 <__cmpdf2+0x1c>
 8000b10:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000b14:	4770      	bx	lr
 8000b16:	bf00      	nop

08000b18 <__aeabi_cdrcmple>:
 8000b18:	4684      	mov	ip, r0
 8000b1a:	4610      	mov	r0, r2
 8000b1c:	4662      	mov	r2, ip
 8000b1e:	468c      	mov	ip, r1
 8000b20:	4619      	mov	r1, r3
 8000b22:	4663      	mov	r3, ip
 8000b24:	e000      	b.n	8000b28 <__aeabi_cdcmpeq>
 8000b26:	bf00      	nop

08000b28 <__aeabi_cdcmpeq>:
 8000b28:	b501      	push	{r0, lr}
 8000b2a:	f7ff ffb7 	bl	8000a9c <__cmpdf2>
 8000b2e:	2800      	cmp	r0, #0
 8000b30:	bf48      	it	mi
 8000b32:	f110 0f00 	cmnmi.w	r0, #0
 8000b36:	bd01      	pop	{r0, pc}

08000b38 <__aeabi_dcmpeq>:
 8000b38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b3c:	f7ff fff4 	bl	8000b28 <__aeabi_cdcmpeq>
 8000b40:	bf0c      	ite	eq
 8000b42:	2001      	moveq	r0, #1
 8000b44:	2000      	movne	r0, #0
 8000b46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b4a:	bf00      	nop

08000b4c <__aeabi_dcmplt>:
 8000b4c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b50:	f7ff ffea 	bl	8000b28 <__aeabi_cdcmpeq>
 8000b54:	bf34      	ite	cc
 8000b56:	2001      	movcc	r0, #1
 8000b58:	2000      	movcs	r0, #0
 8000b5a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b5e:	bf00      	nop

08000b60 <__aeabi_dcmple>:
 8000b60:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b64:	f7ff ffe0 	bl	8000b28 <__aeabi_cdcmpeq>
 8000b68:	bf94      	ite	ls
 8000b6a:	2001      	movls	r0, #1
 8000b6c:	2000      	movhi	r0, #0
 8000b6e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b72:	bf00      	nop

08000b74 <__aeabi_dcmpge>:
 8000b74:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b78:	f7ff ffce 	bl	8000b18 <__aeabi_cdrcmple>
 8000b7c:	bf94      	ite	ls
 8000b7e:	2001      	movls	r0, #1
 8000b80:	2000      	movhi	r0, #0
 8000b82:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b86:	bf00      	nop

08000b88 <__aeabi_dcmpgt>:
 8000b88:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b8c:	f7ff ffc4 	bl	8000b18 <__aeabi_cdrcmple>
 8000b90:	bf34      	ite	cc
 8000b92:	2001      	movcc	r0, #1
 8000b94:	2000      	movcs	r0, #0
 8000b96:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b9a:	bf00      	nop

08000b9c <__aeabi_dcmpun>:
 8000b9c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ba0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ba4:	d102      	bne.n	8000bac <__aeabi_dcmpun+0x10>
 8000ba6:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000baa:	d10a      	bne.n	8000bc2 <__aeabi_dcmpun+0x26>
 8000bac:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000bb0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000bb4:	d102      	bne.n	8000bbc <__aeabi_dcmpun+0x20>
 8000bb6:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000bba:	d102      	bne.n	8000bc2 <__aeabi_dcmpun+0x26>
 8000bbc:	f04f 0000 	mov.w	r0, #0
 8000bc0:	4770      	bx	lr
 8000bc2:	f04f 0001 	mov.w	r0, #1
 8000bc6:	4770      	bx	lr

08000bc8 <__aeabi_d2iz>:
 8000bc8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bcc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bd0:	d215      	bcs.n	8000bfe <__aeabi_d2iz+0x36>
 8000bd2:	d511      	bpl.n	8000bf8 <__aeabi_d2iz+0x30>
 8000bd4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bd8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bdc:	d912      	bls.n	8000c04 <__aeabi_d2iz+0x3c>
 8000bde:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000be2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000be6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bea:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bee:	fa23 f002 	lsr.w	r0, r3, r2
 8000bf2:	bf18      	it	ne
 8000bf4:	4240      	negne	r0, r0
 8000bf6:	4770      	bx	lr
 8000bf8:	f04f 0000 	mov.w	r0, #0
 8000bfc:	4770      	bx	lr
 8000bfe:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c02:	d105      	bne.n	8000c10 <__aeabi_d2iz+0x48>
 8000c04:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000c08:	bf08      	it	eq
 8000c0a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000c0e:	4770      	bx	lr
 8000c10:	f04f 0000 	mov.w	r0, #0
 8000c14:	4770      	bx	lr
 8000c16:	bf00      	nop

08000c18 <__aeabi_uldivmod>:
 8000c18:	b953      	cbnz	r3, 8000c30 <__aeabi_uldivmod+0x18>
 8000c1a:	b94a      	cbnz	r2, 8000c30 <__aeabi_uldivmod+0x18>
 8000c1c:	2900      	cmp	r1, #0
 8000c1e:	bf08      	it	eq
 8000c20:	2800      	cmpeq	r0, #0
 8000c22:	bf1c      	itt	ne
 8000c24:	f04f 31ff 	movne.w	r1, #4294967295
 8000c28:	f04f 30ff 	movne.w	r0, #4294967295
 8000c2c:	f000 b970 	b.w	8000f10 <__aeabi_idiv0>
 8000c30:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c34:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c38:	f000 f806 	bl	8000c48 <__udivmoddi4>
 8000c3c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c40:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c44:	b004      	add	sp, #16
 8000c46:	4770      	bx	lr

08000c48 <__udivmoddi4>:
 8000c48:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c4c:	9e08      	ldr	r6, [sp, #32]
 8000c4e:	460d      	mov	r5, r1
 8000c50:	4604      	mov	r4, r0
 8000c52:	460f      	mov	r7, r1
 8000c54:	2b00      	cmp	r3, #0
 8000c56:	d14a      	bne.n	8000cee <__udivmoddi4+0xa6>
 8000c58:	428a      	cmp	r2, r1
 8000c5a:	4694      	mov	ip, r2
 8000c5c:	d965      	bls.n	8000d2a <__udivmoddi4+0xe2>
 8000c5e:	fab2 f382 	clz	r3, r2
 8000c62:	b143      	cbz	r3, 8000c76 <__udivmoddi4+0x2e>
 8000c64:	fa02 fc03 	lsl.w	ip, r2, r3
 8000c68:	f1c3 0220 	rsb	r2, r3, #32
 8000c6c:	409f      	lsls	r7, r3
 8000c6e:	fa20 f202 	lsr.w	r2, r0, r2
 8000c72:	4317      	orrs	r7, r2
 8000c74:	409c      	lsls	r4, r3
 8000c76:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000c7a:	fa1f f58c 	uxth.w	r5, ip
 8000c7e:	fbb7 f1fe 	udiv	r1, r7, lr
 8000c82:	0c22      	lsrs	r2, r4, #16
 8000c84:	fb0e 7711 	mls	r7, lr, r1, r7
 8000c88:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000c8c:	fb01 f005 	mul.w	r0, r1, r5
 8000c90:	4290      	cmp	r0, r2
 8000c92:	d90a      	bls.n	8000caa <__udivmoddi4+0x62>
 8000c94:	eb1c 0202 	adds.w	r2, ip, r2
 8000c98:	f101 37ff 	add.w	r7, r1, #4294967295
 8000c9c:	f080 811c 	bcs.w	8000ed8 <__udivmoddi4+0x290>
 8000ca0:	4290      	cmp	r0, r2
 8000ca2:	f240 8119 	bls.w	8000ed8 <__udivmoddi4+0x290>
 8000ca6:	3902      	subs	r1, #2
 8000ca8:	4462      	add	r2, ip
 8000caa:	1a12      	subs	r2, r2, r0
 8000cac:	b2a4      	uxth	r4, r4
 8000cae:	fbb2 f0fe 	udiv	r0, r2, lr
 8000cb2:	fb0e 2210 	mls	r2, lr, r0, r2
 8000cb6:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000cba:	fb00 f505 	mul.w	r5, r0, r5
 8000cbe:	42a5      	cmp	r5, r4
 8000cc0:	d90a      	bls.n	8000cd8 <__udivmoddi4+0x90>
 8000cc2:	eb1c 0404 	adds.w	r4, ip, r4
 8000cc6:	f100 32ff 	add.w	r2, r0, #4294967295
 8000cca:	f080 8107 	bcs.w	8000edc <__udivmoddi4+0x294>
 8000cce:	42a5      	cmp	r5, r4
 8000cd0:	f240 8104 	bls.w	8000edc <__udivmoddi4+0x294>
 8000cd4:	4464      	add	r4, ip
 8000cd6:	3802      	subs	r0, #2
 8000cd8:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000cdc:	1b64      	subs	r4, r4, r5
 8000cde:	2100      	movs	r1, #0
 8000ce0:	b11e      	cbz	r6, 8000cea <__udivmoddi4+0xa2>
 8000ce2:	40dc      	lsrs	r4, r3
 8000ce4:	2300      	movs	r3, #0
 8000ce6:	e9c6 4300 	strd	r4, r3, [r6]
 8000cea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cee:	428b      	cmp	r3, r1
 8000cf0:	d908      	bls.n	8000d04 <__udivmoddi4+0xbc>
 8000cf2:	2e00      	cmp	r6, #0
 8000cf4:	f000 80ed 	beq.w	8000ed2 <__udivmoddi4+0x28a>
 8000cf8:	2100      	movs	r1, #0
 8000cfa:	e9c6 0500 	strd	r0, r5, [r6]
 8000cfe:	4608      	mov	r0, r1
 8000d00:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d04:	fab3 f183 	clz	r1, r3
 8000d08:	2900      	cmp	r1, #0
 8000d0a:	d149      	bne.n	8000da0 <__udivmoddi4+0x158>
 8000d0c:	42ab      	cmp	r3, r5
 8000d0e:	d302      	bcc.n	8000d16 <__udivmoddi4+0xce>
 8000d10:	4282      	cmp	r2, r0
 8000d12:	f200 80f8 	bhi.w	8000f06 <__udivmoddi4+0x2be>
 8000d16:	1a84      	subs	r4, r0, r2
 8000d18:	eb65 0203 	sbc.w	r2, r5, r3
 8000d1c:	2001      	movs	r0, #1
 8000d1e:	4617      	mov	r7, r2
 8000d20:	2e00      	cmp	r6, #0
 8000d22:	d0e2      	beq.n	8000cea <__udivmoddi4+0xa2>
 8000d24:	e9c6 4700 	strd	r4, r7, [r6]
 8000d28:	e7df      	b.n	8000cea <__udivmoddi4+0xa2>
 8000d2a:	b902      	cbnz	r2, 8000d2e <__udivmoddi4+0xe6>
 8000d2c:	deff      	udf	#255	; 0xff
 8000d2e:	fab2 f382 	clz	r3, r2
 8000d32:	2b00      	cmp	r3, #0
 8000d34:	f040 8090 	bne.w	8000e58 <__udivmoddi4+0x210>
 8000d38:	1a8a      	subs	r2, r1, r2
 8000d3a:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d3e:	fa1f fe8c 	uxth.w	lr, ip
 8000d42:	2101      	movs	r1, #1
 8000d44:	fbb2 f5f7 	udiv	r5, r2, r7
 8000d48:	fb07 2015 	mls	r0, r7, r5, r2
 8000d4c:	0c22      	lsrs	r2, r4, #16
 8000d4e:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000d52:	fb0e f005 	mul.w	r0, lr, r5
 8000d56:	4290      	cmp	r0, r2
 8000d58:	d908      	bls.n	8000d6c <__udivmoddi4+0x124>
 8000d5a:	eb1c 0202 	adds.w	r2, ip, r2
 8000d5e:	f105 38ff 	add.w	r8, r5, #4294967295
 8000d62:	d202      	bcs.n	8000d6a <__udivmoddi4+0x122>
 8000d64:	4290      	cmp	r0, r2
 8000d66:	f200 80cb 	bhi.w	8000f00 <__udivmoddi4+0x2b8>
 8000d6a:	4645      	mov	r5, r8
 8000d6c:	1a12      	subs	r2, r2, r0
 8000d6e:	b2a4      	uxth	r4, r4
 8000d70:	fbb2 f0f7 	udiv	r0, r2, r7
 8000d74:	fb07 2210 	mls	r2, r7, r0, r2
 8000d78:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000d7c:	fb0e fe00 	mul.w	lr, lr, r0
 8000d80:	45a6      	cmp	lr, r4
 8000d82:	d908      	bls.n	8000d96 <__udivmoddi4+0x14e>
 8000d84:	eb1c 0404 	adds.w	r4, ip, r4
 8000d88:	f100 32ff 	add.w	r2, r0, #4294967295
 8000d8c:	d202      	bcs.n	8000d94 <__udivmoddi4+0x14c>
 8000d8e:	45a6      	cmp	lr, r4
 8000d90:	f200 80bb 	bhi.w	8000f0a <__udivmoddi4+0x2c2>
 8000d94:	4610      	mov	r0, r2
 8000d96:	eba4 040e 	sub.w	r4, r4, lr
 8000d9a:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000d9e:	e79f      	b.n	8000ce0 <__udivmoddi4+0x98>
 8000da0:	f1c1 0720 	rsb	r7, r1, #32
 8000da4:	408b      	lsls	r3, r1
 8000da6:	fa22 fc07 	lsr.w	ip, r2, r7
 8000daa:	ea4c 0c03 	orr.w	ip, ip, r3
 8000dae:	fa05 f401 	lsl.w	r4, r5, r1
 8000db2:	fa20 f307 	lsr.w	r3, r0, r7
 8000db6:	40fd      	lsrs	r5, r7
 8000db8:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000dbc:	4323      	orrs	r3, r4
 8000dbe:	fbb5 f8f9 	udiv	r8, r5, r9
 8000dc2:	fa1f fe8c 	uxth.w	lr, ip
 8000dc6:	fb09 5518 	mls	r5, r9, r8, r5
 8000dca:	0c1c      	lsrs	r4, r3, #16
 8000dcc:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000dd0:	fb08 f50e 	mul.w	r5, r8, lr
 8000dd4:	42a5      	cmp	r5, r4
 8000dd6:	fa02 f201 	lsl.w	r2, r2, r1
 8000dda:	fa00 f001 	lsl.w	r0, r0, r1
 8000dde:	d90b      	bls.n	8000df8 <__udivmoddi4+0x1b0>
 8000de0:	eb1c 0404 	adds.w	r4, ip, r4
 8000de4:	f108 3aff 	add.w	sl, r8, #4294967295
 8000de8:	f080 8088 	bcs.w	8000efc <__udivmoddi4+0x2b4>
 8000dec:	42a5      	cmp	r5, r4
 8000dee:	f240 8085 	bls.w	8000efc <__udivmoddi4+0x2b4>
 8000df2:	f1a8 0802 	sub.w	r8, r8, #2
 8000df6:	4464      	add	r4, ip
 8000df8:	1b64      	subs	r4, r4, r5
 8000dfa:	b29d      	uxth	r5, r3
 8000dfc:	fbb4 f3f9 	udiv	r3, r4, r9
 8000e00:	fb09 4413 	mls	r4, r9, r3, r4
 8000e04:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000e08:	fb03 fe0e 	mul.w	lr, r3, lr
 8000e0c:	45a6      	cmp	lr, r4
 8000e0e:	d908      	bls.n	8000e22 <__udivmoddi4+0x1da>
 8000e10:	eb1c 0404 	adds.w	r4, ip, r4
 8000e14:	f103 35ff 	add.w	r5, r3, #4294967295
 8000e18:	d26c      	bcs.n	8000ef4 <__udivmoddi4+0x2ac>
 8000e1a:	45a6      	cmp	lr, r4
 8000e1c:	d96a      	bls.n	8000ef4 <__udivmoddi4+0x2ac>
 8000e1e:	3b02      	subs	r3, #2
 8000e20:	4464      	add	r4, ip
 8000e22:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000e26:	fba3 9502 	umull	r9, r5, r3, r2
 8000e2a:	eba4 040e 	sub.w	r4, r4, lr
 8000e2e:	42ac      	cmp	r4, r5
 8000e30:	46c8      	mov	r8, r9
 8000e32:	46ae      	mov	lr, r5
 8000e34:	d356      	bcc.n	8000ee4 <__udivmoddi4+0x29c>
 8000e36:	d053      	beq.n	8000ee0 <__udivmoddi4+0x298>
 8000e38:	b156      	cbz	r6, 8000e50 <__udivmoddi4+0x208>
 8000e3a:	ebb0 0208 	subs.w	r2, r0, r8
 8000e3e:	eb64 040e 	sbc.w	r4, r4, lr
 8000e42:	fa04 f707 	lsl.w	r7, r4, r7
 8000e46:	40ca      	lsrs	r2, r1
 8000e48:	40cc      	lsrs	r4, r1
 8000e4a:	4317      	orrs	r7, r2
 8000e4c:	e9c6 7400 	strd	r7, r4, [r6]
 8000e50:	4618      	mov	r0, r3
 8000e52:	2100      	movs	r1, #0
 8000e54:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e58:	f1c3 0120 	rsb	r1, r3, #32
 8000e5c:	fa02 fc03 	lsl.w	ip, r2, r3
 8000e60:	fa20 f201 	lsr.w	r2, r0, r1
 8000e64:	fa25 f101 	lsr.w	r1, r5, r1
 8000e68:	409d      	lsls	r5, r3
 8000e6a:	432a      	orrs	r2, r5
 8000e6c:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e70:	fa1f fe8c 	uxth.w	lr, ip
 8000e74:	fbb1 f0f7 	udiv	r0, r1, r7
 8000e78:	fb07 1510 	mls	r5, r7, r0, r1
 8000e7c:	0c11      	lsrs	r1, r2, #16
 8000e7e:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000e82:	fb00 f50e 	mul.w	r5, r0, lr
 8000e86:	428d      	cmp	r5, r1
 8000e88:	fa04 f403 	lsl.w	r4, r4, r3
 8000e8c:	d908      	bls.n	8000ea0 <__udivmoddi4+0x258>
 8000e8e:	eb1c 0101 	adds.w	r1, ip, r1
 8000e92:	f100 38ff 	add.w	r8, r0, #4294967295
 8000e96:	d22f      	bcs.n	8000ef8 <__udivmoddi4+0x2b0>
 8000e98:	428d      	cmp	r5, r1
 8000e9a:	d92d      	bls.n	8000ef8 <__udivmoddi4+0x2b0>
 8000e9c:	3802      	subs	r0, #2
 8000e9e:	4461      	add	r1, ip
 8000ea0:	1b49      	subs	r1, r1, r5
 8000ea2:	b292      	uxth	r2, r2
 8000ea4:	fbb1 f5f7 	udiv	r5, r1, r7
 8000ea8:	fb07 1115 	mls	r1, r7, r5, r1
 8000eac:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000eb0:	fb05 f10e 	mul.w	r1, r5, lr
 8000eb4:	4291      	cmp	r1, r2
 8000eb6:	d908      	bls.n	8000eca <__udivmoddi4+0x282>
 8000eb8:	eb1c 0202 	adds.w	r2, ip, r2
 8000ebc:	f105 38ff 	add.w	r8, r5, #4294967295
 8000ec0:	d216      	bcs.n	8000ef0 <__udivmoddi4+0x2a8>
 8000ec2:	4291      	cmp	r1, r2
 8000ec4:	d914      	bls.n	8000ef0 <__udivmoddi4+0x2a8>
 8000ec6:	3d02      	subs	r5, #2
 8000ec8:	4462      	add	r2, ip
 8000eca:	1a52      	subs	r2, r2, r1
 8000ecc:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000ed0:	e738      	b.n	8000d44 <__udivmoddi4+0xfc>
 8000ed2:	4631      	mov	r1, r6
 8000ed4:	4630      	mov	r0, r6
 8000ed6:	e708      	b.n	8000cea <__udivmoddi4+0xa2>
 8000ed8:	4639      	mov	r1, r7
 8000eda:	e6e6      	b.n	8000caa <__udivmoddi4+0x62>
 8000edc:	4610      	mov	r0, r2
 8000ede:	e6fb      	b.n	8000cd8 <__udivmoddi4+0x90>
 8000ee0:	4548      	cmp	r0, r9
 8000ee2:	d2a9      	bcs.n	8000e38 <__udivmoddi4+0x1f0>
 8000ee4:	ebb9 0802 	subs.w	r8, r9, r2
 8000ee8:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000eec:	3b01      	subs	r3, #1
 8000eee:	e7a3      	b.n	8000e38 <__udivmoddi4+0x1f0>
 8000ef0:	4645      	mov	r5, r8
 8000ef2:	e7ea      	b.n	8000eca <__udivmoddi4+0x282>
 8000ef4:	462b      	mov	r3, r5
 8000ef6:	e794      	b.n	8000e22 <__udivmoddi4+0x1da>
 8000ef8:	4640      	mov	r0, r8
 8000efa:	e7d1      	b.n	8000ea0 <__udivmoddi4+0x258>
 8000efc:	46d0      	mov	r8, sl
 8000efe:	e77b      	b.n	8000df8 <__udivmoddi4+0x1b0>
 8000f00:	3d02      	subs	r5, #2
 8000f02:	4462      	add	r2, ip
 8000f04:	e732      	b.n	8000d6c <__udivmoddi4+0x124>
 8000f06:	4608      	mov	r0, r1
 8000f08:	e70a      	b.n	8000d20 <__udivmoddi4+0xd8>
 8000f0a:	4464      	add	r4, ip
 8000f0c:	3802      	subs	r0, #2
 8000f0e:	e742      	b.n	8000d96 <__udivmoddi4+0x14e>

08000f10 <__aeabi_idiv0>:
 8000f10:	4770      	bx	lr
 8000f12:	bf00      	nop

08000f14 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc2;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8000f14:	b580      	push	{r7, lr}
 8000f16:	b08c      	sub	sp, #48	; 0x30
 8000f18:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8000f1a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000f1e:	2200      	movs	r2, #0
 8000f20:	601a      	str	r2, [r3, #0]
 8000f22:	605a      	str	r2, [r3, #4]
 8000f24:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8000f26:	1d3b      	adds	r3, r7, #4
 8000f28:	2220      	movs	r2, #32
 8000f2a:	2100      	movs	r1, #0
 8000f2c:	4618      	mov	r0, r3
 8000f2e:	f009 ff86 	bl	800ae3e <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8000f32:	4b33      	ldr	r3, [pc, #204]	; (8001000 <MX_ADC1_Init+0xec>)
 8000f34:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8000f38:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8000f3a:	4b31      	ldr	r3, [pc, #196]	; (8001000 <MX_ADC1_Init+0xec>)
 8000f3c:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 8000f40:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000f42:	4b2f      	ldr	r3, [pc, #188]	; (8001000 <MX_ADC1_Init+0xec>)
 8000f44:	2200      	movs	r2, #0
 8000f46:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000f48:	4b2d      	ldr	r3, [pc, #180]	; (8001000 <MX_ADC1_Init+0xec>)
 8000f4a:	2200      	movs	r2, #0
 8000f4c:	60da      	str	r2, [r3, #12]
  hadc1.Init.GainCompensation = 0;
 8000f4e:	4b2c      	ldr	r3, [pc, #176]	; (8001000 <MX_ADC1_Init+0xec>)
 8000f50:	2200      	movs	r2, #0
 8000f52:	611a      	str	r2, [r3, #16]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000f54:	4b2a      	ldr	r3, [pc, #168]	; (8001000 <MX_ADC1_Init+0xec>)
 8000f56:	2200      	movs	r2, #0
 8000f58:	615a      	str	r2, [r3, #20]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000f5a:	4b29      	ldr	r3, [pc, #164]	; (8001000 <MX_ADC1_Init+0xec>)
 8000f5c:	2204      	movs	r2, #4
 8000f5e:	619a      	str	r2, [r3, #24]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8000f60:	4b27      	ldr	r3, [pc, #156]	; (8001000 <MX_ADC1_Init+0xec>)
 8000f62:	2200      	movs	r2, #0
 8000f64:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000f66:	4b26      	ldr	r3, [pc, #152]	; (8001000 <MX_ADC1_Init+0xec>)
 8000f68:	2200      	movs	r2, #0
 8000f6a:	775a      	strb	r2, [r3, #29]
  hadc1.Init.NbrOfConversion = 1;
 8000f6c:	4b24      	ldr	r3, [pc, #144]	; (8001000 <MX_ADC1_Init+0xec>)
 8000f6e:	2201      	movs	r2, #1
 8000f70:	621a      	str	r2, [r3, #32]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000f72:	4b23      	ldr	r3, [pc, #140]	; (8001000 <MX_ADC1_Init+0xec>)
 8000f74:	2200      	movs	r2, #0
 8000f76:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIG_T1_TRGO;
 8000f7a:	4b21      	ldr	r3, [pc, #132]	; (8001000 <MX_ADC1_Init+0xec>)
 8000f7c:	f44f 62a4 	mov.w	r2, #1312	; 0x520
 8000f80:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 8000f82:	4b1f      	ldr	r3, [pc, #124]	; (8001000 <MX_ADC1_Init+0xec>)
 8000f84:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8000f88:	631a      	str	r2, [r3, #48]	; 0x30
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8000f8a:	4b1d      	ldr	r3, [pc, #116]	; (8001000 <MX_ADC1_Init+0xec>)
 8000f8c:	2201      	movs	r2, #1
 8000f8e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000f92:	4b1b      	ldr	r3, [pc, #108]	; (8001000 <MX_ADC1_Init+0xec>)
 8000f94:	2200      	movs	r2, #0
 8000f96:	63da      	str	r2, [r3, #60]	; 0x3c
  hadc1.Init.OversamplingMode = DISABLE;
 8000f98:	4b19      	ldr	r3, [pc, #100]	; (8001000 <MX_ADC1_Init+0xec>)
 8000f9a:	2200      	movs	r2, #0
 8000f9c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000fa0:	4817      	ldr	r0, [pc, #92]	; (8001000 <MX_ADC1_Init+0xec>)
 8000fa2:	f001 fef5 	bl	8002d90 <HAL_ADC_Init>
 8000fa6:	4603      	mov	r3, r0
 8000fa8:	2b00      	cmp	r3, #0
 8000faa:	d001      	beq.n	8000fb0 <MX_ADC1_Init+0x9c>
  {
    Error_Handler();
 8000fac:	f000 fc00 	bl	80017b0 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8000fb0:	2300      	movs	r3, #0
 8000fb2:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8000fb4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000fb8:	4619      	mov	r1, r3
 8000fba:	4811      	ldr	r0, [pc, #68]	; (8001000 <MX_ADC1_Init+0xec>)
 8000fbc:	f002 ffdc 	bl	8003f78 <HAL_ADCEx_MultiModeConfigChannel>
 8000fc0:	4603      	mov	r3, r0
 8000fc2:	2b00      	cmp	r3, #0
 8000fc4:	d001      	beq.n	8000fca <MX_ADC1_Init+0xb6>
  {
    Error_Handler();
 8000fc6:	f000 fbf3 	bl	80017b0 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_2;
 8000fca:	4b0e      	ldr	r3, [pc, #56]	; (8001004 <MX_ADC1_Init+0xf0>)
 8000fcc:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000fce:	2306      	movs	r3, #6
 8000fd0:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_247CYCLES_5;
 8000fd2:	2306      	movs	r3, #6
 8000fd4:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000fd6:	237f      	movs	r3, #127	; 0x7f
 8000fd8:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000fda:	2304      	movs	r3, #4
 8000fdc:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 8000fde:	2300      	movs	r3, #0
 8000fe0:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000fe2:	1d3b      	adds	r3, r7, #4
 8000fe4:	4619      	mov	r1, r3
 8000fe6:	4806      	ldr	r0, [pc, #24]	; (8001000 <MX_ADC1_Init+0xec>)
 8000fe8:	f002 f97c 	bl	80032e4 <HAL_ADC_ConfigChannel>
 8000fec:	4603      	mov	r3, r0
 8000fee:	2b00      	cmp	r3, #0
 8000ff0:	d001      	beq.n	8000ff6 <MX_ADC1_Init+0xe2>
  {
    Error_Handler();
 8000ff2:	f000 fbdd 	bl	80017b0 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000ff6:	bf00      	nop
 8000ff8:	3730      	adds	r7, #48	; 0x30
 8000ffa:	46bd      	mov	sp, r7
 8000ffc:	bd80      	pop	{r7, pc}
 8000ffe:	bf00      	nop
 8001000:	200002c4 	.word	0x200002c4
 8001004:	08600004 	.word	0x08600004

08001008 <MX_ADC2_Init>:
/* ADC2 init function */
void MX_ADC2_Init(void)
{
 8001008:	b580      	push	{r7, lr}
 800100a:	b088      	sub	sp, #32
 800100c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800100e:	463b      	mov	r3, r7
 8001010:	2220      	movs	r2, #32
 8001012:	2100      	movs	r1, #0
 8001014:	4618      	mov	r0, r3
 8001016:	f009 ff12 	bl	800ae3e <memset>

  /* USER CODE END ADC2_Init 1 */

  /** Common config
  */
  hadc2.Instance = ADC2;
 800101a:	4b2b      	ldr	r3, [pc, #172]	; (80010c8 <MX_ADC2_Init+0xc0>)
 800101c:	4a2b      	ldr	r2, [pc, #172]	; (80010cc <MX_ADC2_Init+0xc4>)
 800101e:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8001020:	4b29      	ldr	r3, [pc, #164]	; (80010c8 <MX_ADC2_Init+0xc0>)
 8001022:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 8001026:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 8001028:	4b27      	ldr	r3, [pc, #156]	; (80010c8 <MX_ADC2_Init+0xc0>)
 800102a:	2200      	movs	r2, #0
 800102c:	609a      	str	r2, [r3, #8]
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800102e:	4b26      	ldr	r3, [pc, #152]	; (80010c8 <MX_ADC2_Init+0xc0>)
 8001030:	2200      	movs	r2, #0
 8001032:	60da      	str	r2, [r3, #12]
  hadc2.Init.GainCompensation = 0;
 8001034:	4b24      	ldr	r3, [pc, #144]	; (80010c8 <MX_ADC2_Init+0xc0>)
 8001036:	2200      	movs	r2, #0
 8001038:	611a      	str	r2, [r3, #16]
  hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800103a:	4b23      	ldr	r3, [pc, #140]	; (80010c8 <MX_ADC2_Init+0xc0>)
 800103c:	2200      	movs	r2, #0
 800103e:	615a      	str	r2, [r3, #20]
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001040:	4b21      	ldr	r3, [pc, #132]	; (80010c8 <MX_ADC2_Init+0xc0>)
 8001042:	2204      	movs	r2, #4
 8001044:	619a      	str	r2, [r3, #24]
  hadc2.Init.LowPowerAutoWait = DISABLE;
 8001046:	4b20      	ldr	r3, [pc, #128]	; (80010c8 <MX_ADC2_Init+0xc0>)
 8001048:	2200      	movs	r2, #0
 800104a:	771a      	strb	r2, [r3, #28]
  hadc2.Init.ContinuousConvMode = DISABLE;
 800104c:	4b1e      	ldr	r3, [pc, #120]	; (80010c8 <MX_ADC2_Init+0xc0>)
 800104e:	2200      	movs	r2, #0
 8001050:	775a      	strb	r2, [r3, #29]
  hadc2.Init.NbrOfConversion = 1;
 8001052:	4b1d      	ldr	r3, [pc, #116]	; (80010c8 <MX_ADC2_Init+0xc0>)
 8001054:	2201      	movs	r2, #1
 8001056:	621a      	str	r2, [r3, #32]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 8001058:	4b1b      	ldr	r3, [pc, #108]	; (80010c8 <MX_ADC2_Init+0xc0>)
 800105a:	2200      	movs	r2, #0
 800105c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001060:	4b19      	ldr	r3, [pc, #100]	; (80010c8 <MX_ADC2_Init+0xc0>)
 8001062:	2200      	movs	r2, #0
 8001064:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001066:	4b18      	ldr	r3, [pc, #96]	; (80010c8 <MX_ADC2_Init+0xc0>)
 8001068:	2200      	movs	r2, #0
 800106a:	631a      	str	r2, [r3, #48]	; 0x30
  hadc2.Init.DMAContinuousRequests = DISABLE;
 800106c:	4b16      	ldr	r3, [pc, #88]	; (80010c8 <MX_ADC2_Init+0xc0>)
 800106e:	2200      	movs	r2, #0
 8001070:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hadc2.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8001074:	4b14      	ldr	r3, [pc, #80]	; (80010c8 <MX_ADC2_Init+0xc0>)
 8001076:	2200      	movs	r2, #0
 8001078:	63da      	str	r2, [r3, #60]	; 0x3c
  hadc2.Init.OversamplingMode = DISABLE;
 800107a:	4b13      	ldr	r3, [pc, #76]	; (80010c8 <MX_ADC2_Init+0xc0>)
 800107c:	2200      	movs	r2, #0
 800107e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8001082:	4811      	ldr	r0, [pc, #68]	; (80010c8 <MX_ADC2_Init+0xc0>)
 8001084:	f001 fe84 	bl	8002d90 <HAL_ADC_Init>
 8001088:	4603      	mov	r3, r0
 800108a:	2b00      	cmp	r3, #0
 800108c:	d001      	beq.n	8001092 <MX_ADC2_Init+0x8a>
  {
    Error_Handler();
 800108e:	f000 fb8f 	bl	80017b0 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_6;
 8001092:	4b0f      	ldr	r3, [pc, #60]	; (80010d0 <MX_ADC2_Init+0xc8>)
 8001094:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001096:	2306      	movs	r3, #6
 8001098:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 800109a:	2300      	movs	r3, #0
 800109c:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 800109e:	237f      	movs	r3, #127	; 0x7f
 80010a0:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80010a2:	2304      	movs	r3, #4
 80010a4:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 80010a6:	2300      	movs	r3, #0
 80010a8:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 80010aa:	463b      	mov	r3, r7
 80010ac:	4619      	mov	r1, r3
 80010ae:	4806      	ldr	r0, [pc, #24]	; (80010c8 <MX_ADC2_Init+0xc0>)
 80010b0:	f002 f918 	bl	80032e4 <HAL_ADC_ConfigChannel>
 80010b4:	4603      	mov	r3, r0
 80010b6:	2b00      	cmp	r3, #0
 80010b8:	d001      	beq.n	80010be <MX_ADC2_Init+0xb6>
  {
    Error_Handler();
 80010ba:	f000 fb79 	bl	80017b0 <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 80010be:	bf00      	nop
 80010c0:	3720      	adds	r7, #32
 80010c2:	46bd      	mov	sp, r7
 80010c4:	bd80      	pop	{r7, pc}
 80010c6:	bf00      	nop
 80010c8:	20000330 	.word	0x20000330
 80010cc:	50000100 	.word	0x50000100
 80010d0:	19200040 	.word	0x19200040

080010d4 <HAL_ADC_MspInit>:

static uint32_t HAL_RCC_ADC12_CLK_ENABLED=0;

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 80010d4:	b580      	push	{r7, lr}
 80010d6:	b0a8      	sub	sp, #160	; 0xa0
 80010d8:	af00      	add	r7, sp, #0
 80010da:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010dc:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 80010e0:	2200      	movs	r2, #0
 80010e2:	601a      	str	r2, [r3, #0]
 80010e4:	605a      	str	r2, [r3, #4]
 80010e6:	609a      	str	r2, [r3, #8]
 80010e8:	60da      	str	r2, [r3, #12]
 80010ea:	611a      	str	r2, [r3, #16]
  HAL_DMA_MuxSyncConfigTypeDef pSyncConfig= {0};
 80010ec:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 80010f0:	2200      	movs	r2, #0
 80010f2:	601a      	str	r2, [r3, #0]
 80010f4:	605a      	str	r2, [r3, #4]
 80010f6:	609a      	str	r2, [r3, #8]
 80010f8:	60da      	str	r2, [r3, #12]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80010fa:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80010fe:	2254      	movs	r2, #84	; 0x54
 8001100:	2100      	movs	r1, #0
 8001102:	4618      	mov	r0, r3
 8001104:	f009 fe9b 	bl	800ae3e <memset>
  if(adcHandle->Instance==ADC1)
 8001108:	687b      	ldr	r3, [r7, #4]
 800110a:	681b      	ldr	r3, [r3, #0]
 800110c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001110:	f040 80bc 	bne.w	800128c <HAL_ADC_MspInit+0x1b8>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 8001114:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001118:	62bb      	str	r3, [r7, #40]	; 0x28
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 800111a:	f04f 5300 	mov.w	r3, #536870912	; 0x20000000
 800111e:	66fb      	str	r3, [r7, #108]	; 0x6c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001120:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001124:	4618      	mov	r0, r3
 8001126:	f004 fca9 	bl	8005a7c <HAL_RCCEx_PeriphCLKConfig>
 800112a:	4603      	mov	r3, r0
 800112c:	2b00      	cmp	r3, #0
 800112e:	d001      	beq.n	8001134 <HAL_ADC_MspInit+0x60>
    {
      Error_Handler();
 8001130:	f000 fb3e 	bl	80017b0 <Error_Handler>
    }

    /* ADC1 clock enable */
    HAL_RCC_ADC12_CLK_ENABLED++;
 8001134:	4b88      	ldr	r3, [pc, #544]	; (8001358 <HAL_ADC_MspInit+0x284>)
 8001136:	681b      	ldr	r3, [r3, #0]
 8001138:	3301      	adds	r3, #1
 800113a:	4a87      	ldr	r2, [pc, #540]	; (8001358 <HAL_ADC_MspInit+0x284>)
 800113c:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 800113e:	4b86      	ldr	r3, [pc, #536]	; (8001358 <HAL_ADC_MspInit+0x284>)
 8001140:	681b      	ldr	r3, [r3, #0]
 8001142:	2b01      	cmp	r3, #1
 8001144:	d10b      	bne.n	800115e <HAL_ADC_MspInit+0x8a>
      __HAL_RCC_ADC12_CLK_ENABLE();
 8001146:	4b85      	ldr	r3, [pc, #532]	; (800135c <HAL_ADC_MspInit+0x288>)
 8001148:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800114a:	4a84      	ldr	r2, [pc, #528]	; (800135c <HAL_ADC_MspInit+0x288>)
 800114c:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8001150:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001152:	4b82      	ldr	r3, [pc, #520]	; (800135c <HAL_ADC_MspInit+0x288>)
 8001154:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001156:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800115a:	627b      	str	r3, [r7, #36]	; 0x24
 800115c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    }

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800115e:	4b7f      	ldr	r3, [pc, #508]	; (800135c <HAL_ADC_MspInit+0x288>)
 8001160:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001162:	4a7e      	ldr	r2, [pc, #504]	; (800135c <HAL_ADC_MspInit+0x288>)
 8001164:	f043 0304 	orr.w	r3, r3, #4
 8001168:	64d3      	str	r3, [r2, #76]	; 0x4c
 800116a:	4b7c      	ldr	r3, [pc, #496]	; (800135c <HAL_ADC_MspInit+0x288>)
 800116c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800116e:	f003 0304 	and.w	r3, r3, #4
 8001172:	623b      	str	r3, [r7, #32]
 8001174:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001176:	4b79      	ldr	r3, [pc, #484]	; (800135c <HAL_ADC_MspInit+0x288>)
 8001178:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800117a:	4a78      	ldr	r2, [pc, #480]	; (800135c <HAL_ADC_MspInit+0x288>)
 800117c:	f043 0301 	orr.w	r3, r3, #1
 8001180:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001182:	4b76      	ldr	r3, [pc, #472]	; (800135c <HAL_ADC_MspInit+0x288>)
 8001184:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001186:	f003 0301 	and.w	r3, r3, #1
 800118a:	61fb      	str	r3, [r7, #28]
 800118c:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800118e:	4b73      	ldr	r3, [pc, #460]	; (800135c <HAL_ADC_MspInit+0x288>)
 8001190:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001192:	4a72      	ldr	r2, [pc, #456]	; (800135c <HAL_ADC_MspInit+0x288>)
 8001194:	f043 0302 	orr.w	r3, r3, #2
 8001198:	64d3      	str	r3, [r2, #76]	; 0x4c
 800119a:	4b70      	ldr	r3, [pc, #448]	; (800135c <HAL_ADC_MspInit+0x288>)
 800119c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800119e:	f003 0302 	and.w	r3, r3, #2
 80011a2:	61bb      	str	r3, [r7, #24]
 80011a4:	69bb      	ldr	r3, [r7, #24]
    PC2     ------> ADC1_IN8
    PA1     ------> ADC1_IN2
    PB0     ------> ADC1_IN15
    PB1     ------> ADC1_IN12
    */
    GPIO_InitStruct.Pin = Bus_Imes_Pin;
 80011a6:	2304      	movs	r3, #4
 80011a8:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80011ac:	2303      	movs	r3, #3
 80011ae:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011b2:	2300      	movs	r3, #0
 80011b4:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
    HAL_GPIO_Init(Bus_Imes_GPIO_Port, &GPIO_InitStruct);
 80011b8:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 80011bc:	4619      	mov	r1, r3
 80011be:	4868      	ldr	r0, [pc, #416]	; (8001360 <HAL_ADC_MspInit+0x28c>)
 80011c0:	f003 fc84 	bl	8004acc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = U_Imes_Pin;
 80011c4:	2302      	movs	r3, #2
 80011c6:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80011ca:	2303      	movs	r3, #3
 80011cc:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011d0:	2300      	movs	r3, #0
 80011d2:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
    HAL_GPIO_Init(U_Imes_GPIO_Port, &GPIO_InitStruct);
 80011d6:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 80011da:	4619      	mov	r1, r3
 80011dc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80011e0:	f003 fc74 	bl	8004acc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|V_Imes_Pin;
 80011e4:	2303      	movs	r3, #3
 80011e6:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80011ea:	2303      	movs	r3, #3
 80011ec:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011f0:	2300      	movs	r3, #0
 80011f2:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80011f6:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 80011fa:	4619      	mov	r1, r3
 80011fc:	4859      	ldr	r0, [pc, #356]	; (8001364 <HAL_ADC_MspInit+0x290>)
 80011fe:	f003 fc65 	bl	8004acc <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 8001202:	4b59      	ldr	r3, [pc, #356]	; (8001368 <HAL_ADC_MspInit+0x294>)
 8001204:	4a59      	ldr	r2, [pc, #356]	; (800136c <HAL_ADC_MspInit+0x298>)
 8001206:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 8001208:	4b57      	ldr	r3, [pc, #348]	; (8001368 <HAL_ADC_MspInit+0x294>)
 800120a:	2205      	movs	r2, #5
 800120c:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800120e:	4b56      	ldr	r3, [pc, #344]	; (8001368 <HAL_ADC_MspInit+0x294>)
 8001210:	2200      	movs	r2, #0
 8001212:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001214:	4b54      	ldr	r3, [pc, #336]	; (8001368 <HAL_ADC_MspInit+0x294>)
 8001216:	2200      	movs	r2, #0
 8001218:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 800121a:	4b53      	ldr	r3, [pc, #332]	; (8001368 <HAL_ADC_MspInit+0x294>)
 800121c:	2280      	movs	r2, #128	; 0x80
 800121e:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001220:	4b51      	ldr	r3, [pc, #324]	; (8001368 <HAL_ADC_MspInit+0x294>)
 8001222:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001226:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001228:	4b4f      	ldr	r3, [pc, #316]	; (8001368 <HAL_ADC_MspInit+0x294>)
 800122a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800122e:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8001230:	4b4d      	ldr	r3, [pc, #308]	; (8001368 <HAL_ADC_MspInit+0x294>)
 8001232:	2220      	movs	r2, #32
 8001234:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8001236:	4b4c      	ldr	r3, [pc, #304]	; (8001368 <HAL_ADC_MspInit+0x294>)
 8001238:	2200      	movs	r2, #0
 800123a:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 800123c:	484a      	ldr	r0, [pc, #296]	; (8001368 <HAL_ADC_MspInit+0x294>)
 800123e:	f003 f883 	bl	8004348 <HAL_DMA_Init>
 8001242:	4603      	mov	r3, r0
 8001244:	2b00      	cmp	r3, #0
 8001246:	d001      	beq.n	800124c <HAL_ADC_MspInit+0x178>
    {
      Error_Handler();
 8001248:	f000 fab2 	bl	80017b0 <Error_Handler>
    }

    pSyncConfig.SyncSignalID = HAL_DMAMUX1_SYNC_EXTI0;
 800124c:	2300      	movs	r3, #0
 800124e:	67fb      	str	r3, [r7, #124]	; 0x7c
    pSyncConfig.SyncPolarity = HAL_DMAMUX_SYNC_NO_EVENT;
 8001250:	2300      	movs	r3, #0
 8001252:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
    pSyncConfig.SyncEnable = DISABLE;
 8001256:	2300      	movs	r3, #0
 8001258:	f887 3084 	strb.w	r3, [r7, #132]	; 0x84
    pSyncConfig.EventEnable = ENABLE;
 800125c:	2301      	movs	r3, #1
 800125e:	f887 3085 	strb.w	r3, [r7, #133]	; 0x85
    pSyncConfig.RequestNumber = 1;
 8001262:	2301      	movs	r3, #1
 8001264:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
    if (HAL_DMAEx_ConfigMuxSync(&hdma_adc1, &pSyncConfig) != HAL_OK)
 8001268:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 800126c:	4619      	mov	r1, r3
 800126e:	483e      	ldr	r0, [pc, #248]	; (8001368 <HAL_ADC_MspInit+0x294>)
 8001270:	f003 fb9c 	bl	80049ac <HAL_DMAEx_ConfigMuxSync>
 8001274:	4603      	mov	r3, r0
 8001276:	2b00      	cmp	r3, #0
 8001278:	d001      	beq.n	800127e <HAL_ADC_MspInit+0x1aa>
    {
      Error_Handler();
 800127a:	f000 fa99 	bl	80017b0 <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 800127e:	687b      	ldr	r3, [r7, #4]
 8001280:	4a39      	ldr	r2, [pc, #228]	; (8001368 <HAL_ADC_MspInit+0x294>)
 8001282:	655a      	str	r2, [r3, #84]	; 0x54
 8001284:	4a38      	ldr	r2, [pc, #224]	; (8001368 <HAL_ADC_MspInit+0x294>)
 8001286:	687b      	ldr	r3, [r7, #4]
 8001288:	6293      	str	r3, [r2, #40]	; 0x28

  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }
}
 800128a:	e060      	b.n	800134e <HAL_ADC_MspInit+0x27a>
  else if(adcHandle->Instance==ADC2)
 800128c:	687b      	ldr	r3, [r7, #4]
 800128e:	681b      	ldr	r3, [r3, #0]
 8001290:	4a37      	ldr	r2, [pc, #220]	; (8001370 <HAL_ADC_MspInit+0x29c>)
 8001292:	4293      	cmp	r3, r2
 8001294:	d15b      	bne.n	800134e <HAL_ADC_MspInit+0x27a>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 8001296:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800129a:	62bb      	str	r3, [r7, #40]	; 0x28
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 800129c:	f04f 5300 	mov.w	r3, #536870912	; 0x20000000
 80012a0:	66fb      	str	r3, [r7, #108]	; 0x6c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80012a2:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80012a6:	4618      	mov	r0, r3
 80012a8:	f004 fbe8 	bl	8005a7c <HAL_RCCEx_PeriphCLKConfig>
 80012ac:	4603      	mov	r3, r0
 80012ae:	2b00      	cmp	r3, #0
 80012b0:	d001      	beq.n	80012b6 <HAL_ADC_MspInit+0x1e2>
      Error_Handler();
 80012b2:	f000 fa7d 	bl	80017b0 <Error_Handler>
    HAL_RCC_ADC12_CLK_ENABLED++;
 80012b6:	4b28      	ldr	r3, [pc, #160]	; (8001358 <HAL_ADC_MspInit+0x284>)
 80012b8:	681b      	ldr	r3, [r3, #0]
 80012ba:	3301      	adds	r3, #1
 80012bc:	4a26      	ldr	r2, [pc, #152]	; (8001358 <HAL_ADC_MspInit+0x284>)
 80012be:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 80012c0:	4b25      	ldr	r3, [pc, #148]	; (8001358 <HAL_ADC_MspInit+0x284>)
 80012c2:	681b      	ldr	r3, [r3, #0]
 80012c4:	2b01      	cmp	r3, #1
 80012c6:	d10b      	bne.n	80012e0 <HAL_ADC_MspInit+0x20c>
      __HAL_RCC_ADC12_CLK_ENABLE();
 80012c8:	4b24      	ldr	r3, [pc, #144]	; (800135c <HAL_ADC_MspInit+0x288>)
 80012ca:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80012cc:	4a23      	ldr	r2, [pc, #140]	; (800135c <HAL_ADC_MspInit+0x288>)
 80012ce:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80012d2:	64d3      	str	r3, [r2, #76]	; 0x4c
 80012d4:	4b21      	ldr	r3, [pc, #132]	; (800135c <HAL_ADC_MspInit+0x288>)
 80012d6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80012d8:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80012dc:	617b      	str	r3, [r7, #20]
 80012de:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80012e0:	4b1e      	ldr	r3, [pc, #120]	; (800135c <HAL_ADC_MspInit+0x288>)
 80012e2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80012e4:	4a1d      	ldr	r2, [pc, #116]	; (800135c <HAL_ADC_MspInit+0x288>)
 80012e6:	f043 0304 	orr.w	r3, r3, #4
 80012ea:	64d3      	str	r3, [r2, #76]	; 0x4c
 80012ec:	4b1b      	ldr	r3, [pc, #108]	; (800135c <HAL_ADC_MspInit+0x288>)
 80012ee:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80012f0:	f003 0304 	and.w	r3, r3, #4
 80012f4:	613b      	str	r3, [r7, #16]
 80012f6:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80012f8:	4b18      	ldr	r3, [pc, #96]	; (800135c <HAL_ADC_MspInit+0x288>)
 80012fa:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80012fc:	4a17      	ldr	r2, [pc, #92]	; (800135c <HAL_ADC_MspInit+0x288>)
 80012fe:	f043 0301 	orr.w	r3, r3, #1
 8001302:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001304:	4b15      	ldr	r3, [pc, #84]	; (800135c <HAL_ADC_MspInit+0x288>)
 8001306:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001308:	f003 0301 	and.w	r3, r3, #1
 800130c:	60fb      	str	r3, [r7, #12]
 800130e:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = U_VPh_Pin|W_VPh_Pin|V_VPh_Pin;
 8001310:	230b      	movs	r3, #11
 8001312:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001316:	2303      	movs	r3, #3
 8001318:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800131c:	2300      	movs	r3, #0
 800131e:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001322:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 8001326:	4619      	mov	r1, r3
 8001328:	480d      	ldr	r0, [pc, #52]	; (8001360 <HAL_ADC_MspInit+0x28c>)
 800132a:	f003 fbcf 	bl	8004acc <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = Bus_V_Pin;
 800132e:	2301      	movs	r3, #1
 8001330:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001334:	2303      	movs	r3, #3
 8001336:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800133a:	2300      	movs	r3, #0
 800133c:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
    HAL_GPIO_Init(Bus_V_GPIO_Port, &GPIO_InitStruct);
 8001340:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 8001344:	4619      	mov	r1, r3
 8001346:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800134a:	f003 fbbf 	bl	8004acc <HAL_GPIO_Init>
}
 800134e:	bf00      	nop
 8001350:	37a0      	adds	r7, #160	; 0xa0
 8001352:	46bd      	mov	sp, r7
 8001354:	bd80      	pop	{r7, pc}
 8001356:	bf00      	nop
 8001358:	200003fc 	.word	0x200003fc
 800135c:	40021000 	.word	0x40021000
 8001360:	48000800 	.word	0x48000800
 8001364:	48000400 	.word	0x48000400
 8001368:	2000039c 	.word	0x2000039c
 800136c:	40020008 	.word	0x40020008
 8001370:	50000100 	.word	0x50000100

08001374 <mesure_Current_U>:
float Vitesse; // tr/s
uint16_t courant_DMA_buffer[ADC_BUFFER_LENGTH];



void  mesure_Current_U(){
 8001374:	b580      	push	{r7, lr}
 8001376:	b0a2      	sub	sp, #136	; 0x88
 8001378:	af00      	add	r7, sp, #0
	float buffer[32];
	float measured_Value;
	float courant;
	HAL_ADCEx_Calibration_Start(&hadc1, ADC_SINGLE_ENDED);
 800137a:	217f      	movs	r1, #127	; 0x7f
 800137c:	4821      	ldr	r0, [pc, #132]	; (8001404 <mesure_Current_U+0x90>)
 800137e:	f002 fd99 	bl	8003eb4 <HAL_ADCEx_Calibration_Start>

	HAL_ADC_Start_DMA(&hadc1, (uint16_t*)courant_DMA_buffer, ADC_BUFFER_LENGTH);
 8001382:	2201      	movs	r2, #1
 8001384:	4920      	ldr	r1, [pc, #128]	; (8001408 <mesure_Current_U+0x94>)
 8001386:	481f      	ldr	r0, [pc, #124]	; (8001404 <mesure_Current_U+0x90>)
 8001388:	f001 fec4 	bl	8003114 <HAL_ADC_Start_DMA>

	HAL_TIM_Base_Start(&htim1);
 800138c:	481f      	ldr	r0, [pc, #124]	; (800140c <mesure_Current_U+0x98>)
 800138e:	f004 fe1b 	bl	8005fc8 <HAL_TIM_Base_Start>
	measured_Value = courant_DMA_buffer[0];
 8001392:	4b1d      	ldr	r3, [pc, #116]	; (8001408 <mesure_Current_U+0x94>)
 8001394:	881b      	ldrh	r3, [r3, #0]
 8001396:	ee07 3a90 	vmov	s15, r3
 800139a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800139e:	edc7 7a21 	vstr	s15, [r7, #132]	; 0x84
	courant=1/gain*((plage_Dynamique*measured_Value)/digit_Max-offset_Voltage);
 80013a2:	4b1b      	ldr	r3, [pc, #108]	; (8001410 <mesure_Current_U+0x9c>)
 80013a4:	edd3 7a00 	vldr	s15, [r3]
 80013a8:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80013ac:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80013b0:	4b18      	ldr	r3, [pc, #96]	; (8001414 <mesure_Current_U+0xa0>)
 80013b2:	edd3 6a00 	vldr	s13, [r3]
 80013b6:	edd7 7a21 	vldr	s15, [r7, #132]	; 0x84
 80013ba:	ee26 6aa7 	vmul.f32	s12, s13, s15
 80013be:	4b16      	ldr	r3, [pc, #88]	; (8001418 <mesure_Current_U+0xa4>)
 80013c0:	edd3 7a00 	vldr	s15, [r3]
 80013c4:	eec6 6a27 	vdiv.f32	s13, s12, s15
 80013c8:	4b14      	ldr	r3, [pc, #80]	; (800141c <mesure_Current_U+0xa8>)
 80013ca:	edd3 7a00 	vldr	s15, [r3]
 80013ce:	ee76 7ae7 	vsub.f32	s15, s13, s15
 80013d2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80013d6:	edc7 7a20 	vstr	s15, [r7, #128]	; 0x80
	HAL_UART_Transmit(&huart2,(void*)buffer, sprintf((char*)buffer, "%f \r\n", (float) courant),10);
 80013da:	f8d7 0080 	ldr.w	r0, [r7, #128]	; 0x80
 80013de:	f7ff f8eb 	bl	80005b8 <__aeabi_f2d>
 80013e2:	4602      	mov	r2, r0
 80013e4:	460b      	mov	r3, r1
 80013e6:	4638      	mov	r0, r7
 80013e8:	490d      	ldr	r1, [pc, #52]	; (8001420 <mesure_Current_U+0xac>)
 80013ea:	f009 fcc5 	bl	800ad78 <siprintf>
 80013ee:	4603      	mov	r3, r0
 80013f0:	b29a      	uxth	r2, r3
 80013f2:	4639      	mov	r1, r7
 80013f4:	230a      	movs	r3, #10
 80013f6:	480b      	ldr	r0, [pc, #44]	; (8001424 <mesure_Current_U+0xb0>)
 80013f8:	f006 febd 	bl	8008176 <HAL_UART_Transmit>
	//measured_Value = HAL_ADC_GetValue(&hadc1);
	//courant=1/gain*((plage_Dynamique*measured_Value)/digit_Max-offset_Voltage);
	//HAL_ADC_Stop(&hadc1);
	//HAL_UART_Transmit(&huart2,(void*)buffer, sprintf((char*)buffer, "%f \r\n", (float) courant),10);
	//HAL_Delay(1000);
}
 80013fc:	bf00      	nop
 80013fe:	3788      	adds	r7, #136	; 0x88
 8001400:	46bd      	mov	sp, r7
 8001402:	bd80      	pop	{r7, pc}
 8001404:	200002c4 	.word	0x200002c4
 8001408:	20000404 	.word	0x20000404
 800140c:	20000510 	.word	0x20000510
 8001410:	2000000c 	.word	0x2000000c
 8001414:	20000004 	.word	0x20000004
 8001418:	20000000 	.word	0x20000000
 800141c:	20000010 	.word	0x20000010
 8001420:	0800d100 	.word	0x0800d100
 8001424:	200005f4 	.word	0x200005f4

08001428 <HAL_ADC_ConvCpltCallback>:


void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8001428:	b580      	push	{r7, lr}
 800142a:	b084      	sub	sp, #16
 800142c:	af00      	add	r7, sp, #0
 800142e:	6078      	str	r0, [r7, #4]
	//Nouvelle valeur de l'ADC
	HAL_GPIO_WritePin(check_GPIO_Port, check_Pin, SET);
 8001430:	2201      	movs	r2, #1
 8001432:	2140      	movs	r1, #64	; 0x40
 8001434:	480f      	ldr	r0, [pc, #60]	; (8001474 <HAL_ADC_ConvCpltCallback+0x4c>)
 8001436:	f003 fccb 	bl	8004dd0 <HAL_GPIO_WritePin>
	for (int i=0; i< 100; i++);
 800143a:	2300      	movs	r3, #0
 800143c:	60fb      	str	r3, [r7, #12]
 800143e:	e002      	b.n	8001446 <HAL_ADC_ConvCpltCallback+0x1e>
 8001440:	68fb      	ldr	r3, [r7, #12]
 8001442:	3301      	adds	r3, #1
 8001444:	60fb      	str	r3, [r7, #12]
 8001446:	68fb      	ldr	r3, [r7, #12]
 8001448:	2b63      	cmp	r3, #99	; 0x63
 800144a:	ddf9      	ble.n	8001440 <HAL_ADC_ConvCpltCallback+0x18>
	HAL_GPIO_WritePin(check_GPIO_Port, check_Pin, RESET);
 800144c:	2200      	movs	r2, #0
 800144e:	2140      	movs	r1, #64	; 0x40
 8001450:	4808      	ldr	r0, [pc, #32]	; (8001474 <HAL_ADC_ConvCpltCallback+0x4c>)
 8001452:	f003 fcbd 	bl	8004dd0 <HAL_GPIO_WritePin>
	for (int i=0; i< 100; i++);
 8001456:	2300      	movs	r3, #0
 8001458:	60bb      	str	r3, [r7, #8]
 800145a:	e002      	b.n	8001462 <HAL_ADC_ConvCpltCallback+0x3a>
 800145c:	68bb      	ldr	r3, [r7, #8]
 800145e:	3301      	adds	r3, #1
 8001460:	60bb      	str	r3, [r7, #8]
 8001462:	68bb      	ldr	r3, [r7, #8]
 8001464:	2b63      	cmp	r3, #99	; 0x63
 8001466:	ddf9      	ble.n	800145c <HAL_ADC_ConvCpltCallback+0x34>
}
 8001468:	bf00      	nop
 800146a:	bf00      	nop
 800146c:	3710      	adds	r7, #16
 800146e:	46bd      	mov	sp, r7
 8001470:	bd80      	pop	{r7, pc}
 8001472:	bf00      	nop
 8001474:	48000800 	.word	0x48000800

08001478 <mesure_Speed>:
	//HAL_TIM_Encoder_Start(&htim3, TIM_CHANNEL_ALL);
//	float position =__HAL_TIM_GET_COUNTER(&htim3);
//	HAL_UART_Transmit(&huart2,(void*)buffer_vitesse, sprintf((char*)buffer_vitesse, "%f \r\n", (float) position),10);
//}

void mesure_Speed(){
 8001478:	b580      	push	{r7, lr}
 800147a:	b0a2      	sub	sp, #136	; 0x88
 800147c:	af00      	add	r7, sp, #0
	float buffer_vitesse[32];

	//Partie du code qui marche mais ne donne pas la bonne rponse, car le temps ce n'est pas bon
	float position =__HAL_TIM_GET_COUNTER(&htim3);
 800147e:	4b19      	ldr	r3, [pc, #100]	; (80014e4 <mesure_Speed+0x6c>)
 8001480:	681b      	ldr	r3, [r3, #0]
 8001482:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001484:	ee07 3a90 	vmov	s15, r3
 8001488:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800148c:	edc7 7a21 	vstr	s15, [r7, #132]	; 0x84
	Vitesse = position/(digit_Max*temps_echen);
 8001490:	4b15      	ldr	r3, [pc, #84]	; (80014e8 <mesure_Speed+0x70>)
 8001492:	ed93 7a00 	vldr	s14, [r3]
 8001496:	4b15      	ldr	r3, [pc, #84]	; (80014ec <mesure_Speed+0x74>)
 8001498:	edd3 7a00 	vldr	s15, [r3]
 800149c:	ee27 7a27 	vmul.f32	s14, s14, s15
 80014a0:	edd7 6a21 	vldr	s13, [r7, #132]	; 0x84
 80014a4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80014a8:	4b11      	ldr	r3, [pc, #68]	; (80014f0 <mesure_Speed+0x78>)
 80014aa:	edc3 7a00 	vstr	s15, [r3]
	__HAL_TIM_SET_COUNTER(&htim3, 0); // Rinitialisation du compteur du Timer  0
 80014ae:	4b0d      	ldr	r3, [pc, #52]	; (80014e4 <mesure_Speed+0x6c>)
 80014b0:	681b      	ldr	r3, [r3, #0]
 80014b2:	2200      	movs	r2, #0
 80014b4:	625a      	str	r2, [r3, #36]	; 0x24
	HAL_UART_Transmit(&huart2,(void*)buffer_vitesse, sprintf((char*)buffer_vitesse, "%f \r\n", (float)Vitesse),10);
 80014b6:	4b0e      	ldr	r3, [pc, #56]	; (80014f0 <mesure_Speed+0x78>)
 80014b8:	681b      	ldr	r3, [r3, #0]
 80014ba:	4618      	mov	r0, r3
 80014bc:	f7ff f87c 	bl	80005b8 <__aeabi_f2d>
 80014c0:	4602      	mov	r2, r0
 80014c2:	460b      	mov	r3, r1
 80014c4:	1d38      	adds	r0, r7, #4
 80014c6:	490b      	ldr	r1, [pc, #44]	; (80014f4 <mesure_Speed+0x7c>)
 80014c8:	f009 fc56 	bl	800ad78 <siprintf>
 80014cc:	4603      	mov	r3, r0
 80014ce:	b29a      	uxth	r2, r3
 80014d0:	1d39      	adds	r1, r7, #4
 80014d2:	230a      	movs	r3, #10
 80014d4:	4808      	ldr	r0, [pc, #32]	; (80014f8 <mesure_Speed+0x80>)
 80014d6:	f006 fe4e 	bl	8008176 <HAL_UART_Transmit>

			//__HAL_TIM_SET_COUNTER(&htim3, 0); // Rinitialisation du compteur du Timer  0
			//HAL_UART_Transmit(&huart2,(void*)buffer_vitesse, sprintf((char*)buffer_vitesse, "%f \r\n", (float)Vitesse),10);
	//	}
 // }
}
 80014da:	bf00      	nop
 80014dc:	3788      	adds	r7, #136	; 0x88
 80014de:	46bd      	mov	sp, r7
 80014e0:	bd80      	pop	{r7, pc}
 80014e2:	bf00      	nop
 80014e4:	200005a8 	.word	0x200005a8
 80014e8:	20000000 	.word	0x20000000
 80014ec:	20000008 	.word	0x20000008
 80014f0:	20000400 	.word	0x20000400
 80014f4:	0800d100 	.word	0x0800d100
 80014f8:	200005f4 	.word	0x200005f4

080014fc <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 80014fc:	b580      	push	{r7, lr}
 80014fe:	b082      	sub	sp, #8
 8001500:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 8001502:	4b16      	ldr	r3, [pc, #88]	; (800155c <MX_DMA_Init+0x60>)
 8001504:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001506:	4a15      	ldr	r2, [pc, #84]	; (800155c <MX_DMA_Init+0x60>)
 8001508:	f043 0304 	orr.w	r3, r3, #4
 800150c:	6493      	str	r3, [r2, #72]	; 0x48
 800150e:	4b13      	ldr	r3, [pc, #76]	; (800155c <MX_DMA_Init+0x60>)
 8001510:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001512:	f003 0304 	and.w	r3, r3, #4
 8001516:	607b      	str	r3, [r7, #4]
 8001518:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 800151a:	4b10      	ldr	r3, [pc, #64]	; (800155c <MX_DMA_Init+0x60>)
 800151c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800151e:	4a0f      	ldr	r2, [pc, #60]	; (800155c <MX_DMA_Init+0x60>)
 8001520:	f043 0301 	orr.w	r3, r3, #1
 8001524:	6493      	str	r3, [r2, #72]	; 0x48
 8001526:	4b0d      	ldr	r3, [pc, #52]	; (800155c <MX_DMA_Init+0x60>)
 8001528:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800152a:	f003 0301 	and.w	r3, r3, #1
 800152e:	603b      	str	r3, [r7, #0]
 8001530:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8001532:	2200      	movs	r2, #0
 8001534:	2100      	movs	r1, #0
 8001536:	200b      	movs	r0, #11
 8001538:	f002 fede 	bl	80042f8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 800153c:	200b      	movs	r0, #11
 800153e:	f002 fef5 	bl	800432c <HAL_NVIC_EnableIRQ>
  /* DMAMUX_OVR_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMAMUX_OVR_IRQn, 0, 0);
 8001542:	2200      	movs	r2, #0
 8001544:	2100      	movs	r1, #0
 8001546:	205e      	movs	r0, #94	; 0x5e
 8001548:	f002 fed6 	bl	80042f8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMAMUX_OVR_IRQn);
 800154c:	205e      	movs	r0, #94	; 0x5e
 800154e:	f002 feed 	bl	800432c <HAL_NVIC_EnableIRQ>

}
 8001552:	bf00      	nop
 8001554:	3708      	adds	r7, #8
 8001556:	46bd      	mov	sp, r7
 8001558:	bd80      	pop	{r7, pc}
 800155a:	bf00      	nop
 800155c:	40021000 	.word	0x40021000

08001560 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001560:	b580      	push	{r7, lr}
 8001562:	b08a      	sub	sp, #40	; 0x28
 8001564:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001566:	f107 0314 	add.w	r3, r7, #20
 800156a:	2200      	movs	r2, #0
 800156c:	601a      	str	r2, [r3, #0]
 800156e:	605a      	str	r2, [r3, #4]
 8001570:	609a      	str	r2, [r3, #8]
 8001572:	60da      	str	r2, [r3, #12]
 8001574:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001576:	4b48      	ldr	r3, [pc, #288]	; (8001698 <MX_GPIO_Init+0x138>)
 8001578:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800157a:	4a47      	ldr	r2, [pc, #284]	; (8001698 <MX_GPIO_Init+0x138>)
 800157c:	f043 0304 	orr.w	r3, r3, #4
 8001580:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001582:	4b45      	ldr	r3, [pc, #276]	; (8001698 <MX_GPIO_Init+0x138>)
 8001584:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001586:	f003 0304 	and.w	r3, r3, #4
 800158a:	613b      	str	r3, [r7, #16]
 800158c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800158e:	4b42      	ldr	r3, [pc, #264]	; (8001698 <MX_GPIO_Init+0x138>)
 8001590:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001592:	4a41      	ldr	r2, [pc, #260]	; (8001698 <MX_GPIO_Init+0x138>)
 8001594:	f043 0320 	orr.w	r3, r3, #32
 8001598:	64d3      	str	r3, [r2, #76]	; 0x4c
 800159a:	4b3f      	ldr	r3, [pc, #252]	; (8001698 <MX_GPIO_Init+0x138>)
 800159c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800159e:	f003 0320 	and.w	r3, r3, #32
 80015a2:	60fb      	str	r3, [r7, #12]
 80015a4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80015a6:	4b3c      	ldr	r3, [pc, #240]	; (8001698 <MX_GPIO_Init+0x138>)
 80015a8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80015aa:	4a3b      	ldr	r2, [pc, #236]	; (8001698 <MX_GPIO_Init+0x138>)
 80015ac:	f043 0301 	orr.w	r3, r3, #1
 80015b0:	64d3      	str	r3, [r2, #76]	; 0x4c
 80015b2:	4b39      	ldr	r3, [pc, #228]	; (8001698 <MX_GPIO_Init+0x138>)
 80015b4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80015b6:	f003 0301 	and.w	r3, r3, #1
 80015ba:	60bb      	str	r3, [r7, #8]
 80015bc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80015be:	4b36      	ldr	r3, [pc, #216]	; (8001698 <MX_GPIO_Init+0x138>)
 80015c0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80015c2:	4a35      	ldr	r2, [pc, #212]	; (8001698 <MX_GPIO_Init+0x138>)
 80015c4:	f043 0302 	orr.w	r3, r3, #2
 80015c8:	64d3      	str	r3, [r2, #76]	; 0x4c
 80015ca:	4b33      	ldr	r3, [pc, #204]	; (8001698 <MX_GPIO_Init+0x138>)
 80015cc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80015ce:	f003 0302 	and.w	r3, r3, #2
 80015d2:	607b      	str	r3, [r7, #4]
 80015d4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80015d6:	4b30      	ldr	r3, [pc, #192]	; (8001698 <MX_GPIO_Init+0x138>)
 80015d8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80015da:	4a2f      	ldr	r2, [pc, #188]	; (8001698 <MX_GPIO_Init+0x138>)
 80015dc:	f043 0308 	orr.w	r3, r3, #8
 80015e0:	64d3      	str	r3, [r2, #76]	; 0x4c
 80015e2:	4b2d      	ldr	r3, [pc, #180]	; (8001698 <MX_GPIO_Init+0x138>)
 80015e4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80015e6:	f003 0308 	and.w	r3, r3, #8
 80015ea:	603b      	str	r3, [r7, #0]
 80015ec:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USR_LED_GPIO_Port, USR_LED_Pin, GPIO_PIN_RESET);
 80015ee:	2200      	movs	r2, #0
 80015f0:	2120      	movs	r1, #32
 80015f2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80015f6:	f003 fbeb 	bl	8004dd0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(check_GPIO_Port, check_Pin, GPIO_PIN_RESET);
 80015fa:	2200      	movs	r2, #0
 80015fc:	2140      	movs	r1, #64	; 0x40
 80015fe:	4827      	ldr	r0, [pc, #156]	; (800169c <MX_GPIO_Init+0x13c>)
 8001600:	f003 fbe6 	bl	8004dd0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(NRST_SafetyUC_GPIO_Port, NRST_SafetyUC_Pin, GPIO_PIN_RESET);
 8001604:	2200      	movs	r2, #0
 8001606:	2104      	movs	r1, #4
 8001608:	4825      	ldr	r0, [pc, #148]	; (80016a0 <MX_GPIO_Init+0x140>)
 800160a:	f003 fbe1 	bl	8004dd0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USR_BTN_Pin;
 800160e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001612:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001614:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8001618:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800161a:	2300      	movs	r3, #0
 800161c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(USR_BTN_GPIO_Port, &GPIO_InitStruct);
 800161e:	f107 0314 	add.w	r3, r7, #20
 8001622:	4619      	mov	r1, r3
 8001624:	481d      	ldr	r0, [pc, #116]	; (800169c <MX_GPIO_Init+0x13c>)
 8001626:	f003 fa51 	bl	8004acc <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USR_LED_Pin;
 800162a:	2320      	movs	r3, #32
 800162c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800162e:	2301      	movs	r3, #1
 8001630:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001632:	2300      	movs	r3, #0
 8001634:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001636:	2300      	movs	r3, #0
 8001638:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(USR_LED_GPIO_Port, &GPIO_InitStruct);
 800163a:	f107 0314 	add.w	r3, r7, #20
 800163e:	4619      	mov	r1, r3
 8001640:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001644:	f003 fa42 	bl	8004acc <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = check_Pin;
 8001648:	2340      	movs	r3, #64	; 0x40
 800164a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800164c:	2301      	movs	r3, #1
 800164e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001650:	2300      	movs	r3, #0
 8001652:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001654:	2300      	movs	r3, #0
 8001656:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(check_GPIO_Port, &GPIO_InitStruct);
 8001658:	f107 0314 	add.w	r3, r7, #20
 800165c:	4619      	mov	r1, r3
 800165e:	480f      	ldr	r0, [pc, #60]	; (800169c <MX_GPIO_Init+0x13c>)
 8001660:	f003 fa34 	bl	8004acc <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = NRST_SafetyUC_Pin;
 8001664:	2304      	movs	r3, #4
 8001666:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001668:	2301      	movs	r3, #1
 800166a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800166c:	2300      	movs	r3, #0
 800166e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001670:	2300      	movs	r3, #0
 8001672:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(NRST_SafetyUC_GPIO_Port, &GPIO_InitStruct);
 8001674:	f107 0314 	add.w	r3, r7, #20
 8001678:	4619      	mov	r1, r3
 800167a:	4809      	ldr	r0, [pc, #36]	; (80016a0 <MX_GPIO_Init+0x140>)
 800167c:	f003 fa26 	bl	8004acc <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8001680:	2200      	movs	r2, #0
 8001682:	2100      	movs	r1, #0
 8001684:	2028      	movs	r0, #40	; 0x28
 8001686:	f002 fe37 	bl	80042f8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 800168a:	2028      	movs	r0, #40	; 0x28
 800168c:	f002 fe4e 	bl	800432c <HAL_NVIC_EnableIRQ>

}
 8001690:	bf00      	nop
 8001692:	3728      	adds	r7, #40	; 0x28
 8001694:	46bd      	mov	sp, r7
 8001696:	bd80      	pop	{r7, pc}
 8001698:	40021000 	.word	0x40021000
 800169c:	48000800 	.word	0x48000800
 80016a0:	48000c00 	.word	0x48000c00

080016a4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80016a4:	b580      	push	{r7, lr}
 80016a6:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80016a8:	f001 f8d1 	bl	800284e <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80016ac:	f000 f824 	bl	80016f8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80016b0:	f7ff ff56 	bl	8001560 <MX_GPIO_Init>
  MX_DMA_Init();
 80016b4:	f7ff ff22 	bl	80014fc <MX_DMA_Init>
  MX_ADC2_Init();
 80016b8:	f7ff fca6 	bl	8001008 <MX_ADC2_Init>
  MX_ADC1_Init();
 80016bc:	f7ff fc2a 	bl	8000f14 <MX_ADC1_Init>
  MX_TIM1_Init();
 80016c0:	f000 fc8e 	bl	8001fe0 <MX_TIM1_Init>
  MX_TIM3_Init();
 80016c4:	f000 fdc4 	bl	8002250 <MX_TIM3_Init>
  MX_USART2_UART_Init();
 80016c8:	f000 ff60 	bl	800258c <MX_USART2_UART_Init>
  MX_USART3_UART_Init();
 80016cc:	f000 ffaa 	bl	8002624 <MX_USART3_UART_Init>
  MX_TIM2_Init();
 80016d0:	f000 fd50 	bl	8002174 <MX_TIM2_Init>
  \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
 80016d4:	b662      	cpsie	i
}
 80016d6:	bf00      	nop
  /* USER CODE BEGIN 2 */

  __enable_irq();
  HAL_TIM_Encoder_Start(&htim3, TIM_CHANNEL_ALL); // Activation de l'encodeur
 80016d8:	213c      	movs	r1, #60	; 0x3c
 80016da:	4805      	ldr	r0, [pc, #20]	; (80016f0 <main+0x4c>)
 80016dc:	f005 f812 	bl	8006704 <HAL_TIM_Encoder_Start>
  HAL_TIM_Base_Start_IT(&htim2);
 80016e0:	4804      	ldr	r0, [pc, #16]	; (80016f4 <main+0x50>)
 80016e2:	f004 fce1 	bl	80060a8 <HAL_TIM_Base_Start_IT>

  Shell_Init();
 80016e6:	f000 f8f5 	bl	80018d4 <Shell_Init>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {

	  Shell_Loop();
 80016ea:	f000 f933 	bl	8001954 <Shell_Loop>
  {
 80016ee:	e7fc      	b.n	80016ea <main+0x46>
 80016f0:	200005a8 	.word	0x200005a8
 80016f4:	2000055c 	.word	0x2000055c

080016f8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80016f8:	b580      	push	{r7, lr}
 80016fa:	b094      	sub	sp, #80	; 0x50
 80016fc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80016fe:	f107 0318 	add.w	r3, r7, #24
 8001702:	2238      	movs	r2, #56	; 0x38
 8001704:	2100      	movs	r1, #0
 8001706:	4618      	mov	r0, r3
 8001708:	f009 fb99 	bl	800ae3e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800170c:	1d3b      	adds	r3, r7, #4
 800170e:	2200      	movs	r2, #0
 8001710:	601a      	str	r2, [r3, #0]
 8001712:	605a      	str	r2, [r3, #4]
 8001714:	609a      	str	r2, [r3, #8]
 8001716:	60da      	str	r2, [r3, #12]
 8001718:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 800171a:	2000      	movs	r0, #0
 800171c:	f003 fb94 	bl	8004e48 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001720:	2301      	movs	r3, #1
 8001722:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001724:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001728:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800172a:	2302      	movs	r3, #2
 800172c:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800172e:	2303      	movs	r3, #3
 8001730:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV6;
 8001732:	2306      	movs	r3, #6
 8001734:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 85;
 8001736:	2355      	movs	r3, #85	; 0x55
 8001738:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800173a:	2302      	movs	r3, #2
 800173c:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 800173e:	2302      	movs	r3, #2
 8001740:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8001742:	2302      	movs	r3, #2
 8001744:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001746:	f107 0318 	add.w	r3, r7, #24
 800174a:	4618      	mov	r0, r3
 800174c:	f003 fc30 	bl	8004fb0 <HAL_RCC_OscConfig>
 8001750:	4603      	mov	r3, r0
 8001752:	2b00      	cmp	r3, #0
 8001754:	d001      	beq.n	800175a <SystemClock_Config+0x62>
  {
    Error_Handler();
 8001756:	f000 f82b 	bl	80017b0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800175a:	230f      	movs	r3, #15
 800175c:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800175e:	2303      	movs	r3, #3
 8001760:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001762:	2300      	movs	r3, #0
 8001764:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001766:	2300      	movs	r3, #0
 8001768:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800176a:	2300      	movs	r3, #0
 800176c:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 800176e:	1d3b      	adds	r3, r7, #4
 8001770:	2104      	movs	r1, #4
 8001772:	4618      	mov	r0, r3
 8001774:	f003 ff34 	bl	80055e0 <HAL_RCC_ClockConfig>
 8001778:	4603      	mov	r3, r0
 800177a:	2b00      	cmp	r3, #0
 800177c:	d001      	beq.n	8001782 <SystemClock_Config+0x8a>
  {
    Error_Handler();
 800177e:	f000 f817 	bl	80017b0 <Error_Handler>
  }
}
 8001782:	bf00      	nop
 8001784:	3750      	adds	r7, #80	; 0x50
 8001786:	46bd      	mov	sp, r7
 8001788:	bd80      	pop	{r7, pc}
	...

0800178c <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800178c:	b580      	push	{r7, lr}
 800178e:	b082      	sub	sp, #8
 8001790:	af00      	add	r7, sp, #0
 8001792:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 8001794:	687b      	ldr	r3, [r7, #4]
 8001796:	681b      	ldr	r3, [r3, #0]
 8001798:	4a04      	ldr	r2, [pc, #16]	; (80017ac <HAL_TIM_PeriodElapsedCallback+0x20>)
 800179a:	4293      	cmp	r3, r2
 800179c:	d101      	bne.n	80017a2 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 800179e:	f001 f86f 	bl	8002880 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 80017a2:	bf00      	nop
 80017a4:	3708      	adds	r7, #8
 80017a6:	46bd      	mov	sp, r7
 80017a8:	bd80      	pop	{r7, pc}
 80017aa:	bf00      	nop
 80017ac:	40001000 	.word	0x40001000

080017b0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80017b0:	b480      	push	{r7}
 80017b2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80017b4:	b672      	cpsid	i
}
 80017b6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80017b8:	e7fe      	b.n	80017b8 <Error_Handler+0x8>
	...

080017bc <set_PWM>:

int         alpha = 512;
int         value;
#define Speed_Max 3000 //rpm

void set_PWM(void){
 80017bc:	b580      	push	{r7, lr}
 80017be:	af00      	add	r7, sp, #0

	  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 80017c0:	2100      	movs	r1, #0
 80017c2:	480d      	ldr	r0, [pc, #52]	; (80017f8 <set_PWM+0x3c>)
 80017c4:	f004 fd4a 	bl	800625c <HAL_TIM_PWM_Start>
	  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 80017c8:	2104      	movs	r1, #4
 80017ca:	480b      	ldr	r0, [pc, #44]	; (80017f8 <set_PWM+0x3c>)
 80017cc:	f004 fd46 	bl	800625c <HAL_TIM_PWM_Start>
	  HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_1);
 80017d0:	2100      	movs	r1, #0
 80017d2:	4809      	ldr	r0, [pc, #36]	; (80017f8 <set_PWM+0x3c>)
 80017d4:	f006 f9ac 	bl	8007b30 <HAL_TIMEx_PWMN_Start>
	  HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_2);
 80017d8:	2104      	movs	r1, #4
 80017da:	4807      	ldr	r0, [pc, #28]	; (80017f8 <set_PWM+0x3c>)
 80017dc:	f006 f9a8 	bl	8007b30 <HAL_TIMEx_PWMN_Start>
	__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, alpha);
 80017e0:	4b06      	ldr	r3, [pc, #24]	; (80017fc <set_PWM+0x40>)
 80017e2:	681a      	ldr	r2, [r3, #0]
 80017e4:	4b04      	ldr	r3, [pc, #16]	; (80017f8 <set_PWM+0x3c>)
 80017e6:	681b      	ldr	r3, [r3, #0]
 80017e8:	635a      	str	r2, [r3, #52]	; 0x34
	__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2, alpha);
 80017ea:	4b04      	ldr	r3, [pc, #16]	; (80017fc <set_PWM+0x40>)
 80017ec:	681a      	ldr	r2, [r3, #0]
 80017ee:	4b02      	ldr	r3, [pc, #8]	; (80017f8 <set_PWM+0x3c>)
 80017f0:	681b      	ldr	r3, [r3, #0]
 80017f2:	639a      	str	r2, [r3, #56]	; 0x38

}
 80017f4:	bf00      	nop
 80017f6:	bd80      	pop	{r7, pc}
 80017f8:	20000510 	.word	0x20000510
 80017fc:	20000014 	.word	0x20000014

08001800 <set_motor_speed>:


void set_motor_speed(int speed){
 8001800:	b580      	push	{r7, lr}
 8001802:	b084      	sub	sp, #16
 8001804:	af00      	add	r7, sp, #0
 8001806:	6078      	str	r0, [r7, #4]
	if(speed > Speed_Max) speed = Speed_Max;
 8001808:	687b      	ldr	r3, [r7, #4]
 800180a:	f640 32b8 	movw	r2, #3000	; 0xbb8
 800180e:	4293      	cmp	r3, r2
 8001810:	dd02      	ble.n	8001818 <set_motor_speed+0x18>
 8001812:	f640 33b8 	movw	r3, #3000	; 0xbb8
 8001816:	607b      	str	r3, [r7, #4]
	if(speed < -Speed_Max) speed = -Speed_Max;
 8001818:	687b      	ldr	r3, [r7, #4]
 800181a:	4a1f      	ldr	r2, [pc, #124]	; (8001898 <set_motor_speed+0x98>)
 800181c:	4293      	cmp	r3, r2
 800181e:	da01      	bge.n	8001824 <set_motor_speed+0x24>
 8001820:	4b1d      	ldr	r3, [pc, #116]	; (8001898 <set_motor_speed+0x98>)
 8001822:	607b      	str	r3, [r7, #4]
	int alpha_target = (speed + Speed_Max)*512/Speed_Max;
 8001824:	687b      	ldr	r3, [r7, #4]
 8001826:	f603 33b8 	addw	r3, r3, #3000	; 0xbb8
 800182a:	025b      	lsls	r3, r3, #9
 800182c:	4a1b      	ldr	r2, [pc, #108]	; (800189c <set_motor_speed+0x9c>)
 800182e:	fb82 1203 	smull	r1, r2, r2, r3
 8001832:	1192      	asrs	r2, r2, #6
 8001834:	17db      	asrs	r3, r3, #31
 8001836:	1ad3      	subs	r3, r2, r3
 8001838:	60fb      	str	r3, [r7, #12]

    while (alpha!=alpha_target){
 800183a:	e022      	b.n	8001882 <set_motor_speed+0x82>
 	   if(alpha<alpha_target) alpha++;
 800183c:	4b18      	ldr	r3, [pc, #96]	; (80018a0 <set_motor_speed+0xa0>)
 800183e:	681b      	ldr	r3, [r3, #0]
 8001840:	68fa      	ldr	r2, [r7, #12]
 8001842:	429a      	cmp	r2, r3
 8001844:	dd04      	ble.n	8001850 <set_motor_speed+0x50>
 8001846:	4b16      	ldr	r3, [pc, #88]	; (80018a0 <set_motor_speed+0xa0>)
 8001848:	681b      	ldr	r3, [r3, #0]
 800184a:	3301      	adds	r3, #1
 800184c:	4a14      	ldr	r2, [pc, #80]	; (80018a0 <set_motor_speed+0xa0>)
 800184e:	6013      	str	r3, [r2, #0]
	   if(alpha>alpha_target) alpha--;
 8001850:	4b13      	ldr	r3, [pc, #76]	; (80018a0 <set_motor_speed+0xa0>)
 8001852:	681b      	ldr	r3, [r3, #0]
 8001854:	68fa      	ldr	r2, [r7, #12]
 8001856:	429a      	cmp	r2, r3
 8001858:	da04      	bge.n	8001864 <set_motor_speed+0x64>
 800185a:	4b11      	ldr	r3, [pc, #68]	; (80018a0 <set_motor_speed+0xa0>)
 800185c:	681b      	ldr	r3, [r3, #0]
 800185e:	3b01      	subs	r3, #1
 8001860:	4a0f      	ldr	r2, [pc, #60]	; (80018a0 <set_motor_speed+0xa0>)
 8001862:	6013      	str	r3, [r2, #0]
       __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, alpha);
 8001864:	4b0e      	ldr	r3, [pc, #56]	; (80018a0 <set_motor_speed+0xa0>)
 8001866:	681a      	ldr	r2, [r3, #0]
 8001868:	4b0e      	ldr	r3, [pc, #56]	; (80018a4 <set_motor_speed+0xa4>)
 800186a:	681b      	ldr	r3, [r3, #0]
 800186c:	635a      	str	r2, [r3, #52]	; 0x34
       __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2, (1024-alpha));
 800186e:	4b0c      	ldr	r3, [pc, #48]	; (80018a0 <set_motor_speed+0xa0>)
 8001870:	681b      	ldr	r3, [r3, #0]
 8001872:	f5c3 6280 	rsb	r2, r3, #1024	; 0x400
 8001876:	4b0b      	ldr	r3, [pc, #44]	; (80018a4 <set_motor_speed+0xa4>)
 8001878:	681b      	ldr	r3, [r3, #0]
 800187a:	639a      	str	r2, [r3, #56]	; 0x38
       HAL_Delay(10);
 800187c:	200a      	movs	r0, #10
 800187e:	f001 f81d 	bl	80028bc <HAL_Delay>
    while (alpha!=alpha_target){
 8001882:	4b07      	ldr	r3, [pc, #28]	; (80018a0 <set_motor_speed+0xa0>)
 8001884:	681b      	ldr	r3, [r3, #0]
 8001886:	68fa      	ldr	r2, [r7, #12]
 8001888:	429a      	cmp	r2, r3
 800188a:	d1d7      	bne.n	800183c <set_motor_speed+0x3c>
  }

}
 800188c:	bf00      	nop
 800188e:	bf00      	nop
 8001890:	3710      	adds	r7, #16
 8001892:	46bd      	mov	sp, r7
 8001894:	bd80      	pop	{r7, pc}
 8001896:	bf00      	nop
 8001898:	fffff448 	.word	0xfffff448
 800189c:	057619f1 	.word	0x057619f1
 80018a0:	20000014 	.word	0x20000014
 80018a4:	20000510 	.word	0x20000510

080018a8 <deactivate_PWM>:

void deactivate_PWM(void){
 80018a8:	b580      	push	{r7, lr}
 80018aa:	af00      	add	r7, sp, #0
	HAL_TIM_PWM_Stop(&htim1, TIM_CHANNEL_1);
 80018ac:	2100      	movs	r1, #0
 80018ae:	4808      	ldr	r0, [pc, #32]	; (80018d0 <deactivate_PWM+0x28>)
 80018b0:	f004 fde6 	bl	8006480 <HAL_TIM_PWM_Stop>
	HAL_TIM_PWM_Stop(&htim1, TIM_CHANNEL_2);
 80018b4:	2104      	movs	r1, #4
 80018b6:	4806      	ldr	r0, [pc, #24]	; (80018d0 <deactivate_PWM+0x28>)
 80018b8:	f004 fde2 	bl	8006480 <HAL_TIM_PWM_Stop>
	HAL_TIMEx_PWMN_Stop(&htim1, TIM_CHANNEL_1);
 80018bc:	2100      	movs	r1, #0
 80018be:	4804      	ldr	r0, [pc, #16]	; (80018d0 <deactivate_PWM+0x28>)
 80018c0:	f006 f9f8 	bl	8007cb4 <HAL_TIMEx_PWMN_Stop>
	HAL_TIMEx_PWMN_Stop(&htim1, TIM_CHANNEL_2);
 80018c4:	2104      	movs	r1, #4
 80018c6:	4802      	ldr	r0, [pc, #8]	; (80018d0 <deactivate_PWM+0x28>)
 80018c8:	f006 f9f4 	bl	8007cb4 <HAL_TIMEx_PWMN_Stop>

}
 80018cc:	bf00      	nop
 80018ce:	bd80      	pop	{r7, pc}
 80018d0:	20000510 	.word	0x20000510

080018d4 <Shell_Init>:
int		 	argc = 0;
char*		token;
int 		newCmdReady = 0;


void Shell_Init(void){
 80018d4:	b580      	push	{r7, lr}
 80018d6:	af00      	add	r7, sp, #0
	memset(argv, NULL, MAX_ARGS*sizeof(char*));
 80018d8:	2224      	movs	r2, #36	; 0x24
 80018da:	2100      	movs	r1, #0
 80018dc:	4816      	ldr	r0, [pc, #88]	; (8001938 <Shell_Init+0x64>)
 80018de:	f009 faae 	bl	800ae3e <memset>
	memset(cmdBuffer, NULL, CMD_BUFFER_SIZE*sizeof(char));
 80018e2:	2240      	movs	r2, #64	; 0x40
 80018e4:	2100      	movs	r1, #0
 80018e6:	4815      	ldr	r0, [pc, #84]	; (800193c <Shell_Init+0x68>)
 80018e8:	f009 faa9 	bl	800ae3e <memset>
 80018ec:	4b14      	ldr	r3, [pc, #80]	; (8001940 <Shell_Init+0x6c>)
 80018ee:	2200      	movs	r2, #0
 80018f0:	701a      	strb	r2, [r3, #0]
	memset(uartRxBuffer, NULL, UART_RX_BUFFER_SIZE*sizeof(char));
	memset(uartTxBuffer, NULL, UART_TX_BUFFER_SIZE*sizeof(char));
 80018f2:	2240      	movs	r2, #64	; 0x40
 80018f4:	2100      	movs	r1, #0
 80018f6:	4813      	ldr	r0, [pc, #76]	; (8001944 <Shell_Init+0x70>)
 80018f8:	f009 faa1 	bl	800ae3e <memset>

	HAL_UART_Receive_IT(&huart2, uartRxBuffer, UART_RX_BUFFER_SIZE);
 80018fc:	2201      	movs	r2, #1
 80018fe:	4910      	ldr	r1, [pc, #64]	; (8001940 <Shell_Init+0x6c>)
 8001900:	4811      	ldr	r0, [pc, #68]	; (8001948 <Shell_Init+0x74>)
 8001902:	f006 fccf 	bl	80082a4 <HAL_UART_Receive_IT>
	HAL_UART_Transmit(&huart2, started, strlen((char *)started), HAL_MAX_DELAY);
 8001906:	4811      	ldr	r0, [pc, #68]	; (800194c <Shell_Init+0x78>)
 8001908:	f7fe fcea 	bl	80002e0 <strlen>
 800190c:	4603      	mov	r3, r0
 800190e:	b29a      	uxth	r2, r3
 8001910:	f04f 33ff 	mov.w	r3, #4294967295
 8001914:	490d      	ldr	r1, [pc, #52]	; (800194c <Shell_Init+0x78>)
 8001916:	480c      	ldr	r0, [pc, #48]	; (8001948 <Shell_Init+0x74>)
 8001918:	f006 fc2d 	bl	8008176 <HAL_UART_Transmit>
	HAL_UART_Transmit(&huart2, prompt, strlen((char *)prompt), HAL_MAX_DELAY);
 800191c:	480c      	ldr	r0, [pc, #48]	; (8001950 <Shell_Init+0x7c>)
 800191e:	f7fe fcdf 	bl	80002e0 <strlen>
 8001922:	4603      	mov	r3, r0
 8001924:	b29a      	uxth	r2, r3
 8001926:	f04f 33ff 	mov.w	r3, #4294967295
 800192a:	4909      	ldr	r1, [pc, #36]	; (8001950 <Shell_Init+0x7c>)
 800192c:	4806      	ldr	r0, [pc, #24]	; (8001948 <Shell_Init+0x74>)
 800192e:	f006 fc22 	bl	8008176 <HAL_UART_Transmit>
}
 8001932:	bf00      	nop
 8001934:	bd80      	pop	{r7, pc}
 8001936:	bf00      	nop
 8001938:	20000490 	.word	0x20000490
 800193c:	2000044c 	.word	0x2000044c
 8001940:	20000408 	.word	0x20000408
 8001944:	2000040c 	.word	0x2000040c
 8001948:	200005f4 	.word	0x200005f4
 800194c:	20000034 	.word	0x20000034
 8001950:	20000018 	.word	0x20000018

08001954 <Shell_Loop>:

void Shell_Loop(void){
 8001954:	b580      	push	{r7, lr}
 8001956:	b084      	sub	sp, #16
 8001958:	af00      	add	r7, sp, #0
	if(uartRxReceived){
 800195a:	4b81      	ldr	r3, [pc, #516]	; (8001b60 <Shell_Loop+0x20c>)
 800195c:	781b      	ldrb	r3, [r3, #0]
 800195e:	2b00      	cmp	r3, #0
 8001960:	d05b      	beq.n	8001a1a <Shell_Loop+0xc6>
		switch(uartRxBuffer[0]){
 8001962:	4b80      	ldr	r3, [pc, #512]	; (8001b64 <Shell_Loop+0x210>)
 8001964:	781b      	ldrb	r3, [r3, #0]
 8001966:	2b08      	cmp	r3, #8
 8001968:	d034      	beq.n	80019d4 <Shell_Loop+0x80>
 800196a:	2b0d      	cmp	r3, #13
 800196c:	d142      	bne.n	80019f4 <Shell_Loop+0xa0>
		case ASCII_CR: // Nouvelle ligne, instruction  traiter
			HAL_UART_Transmit(&huart2, newline, sizeof(newline), HAL_MAX_DELAY);
 800196e:	f04f 33ff 	mov.w	r3, #4294967295
 8001972:	2203      	movs	r2, #3
 8001974:	497c      	ldr	r1, [pc, #496]	; (8001b68 <Shell_Loop+0x214>)
 8001976:	487d      	ldr	r0, [pc, #500]	; (8001b6c <Shell_Loop+0x218>)
 8001978:	f006 fbfd 	bl	8008176 <HAL_UART_Transmit>
			cmdBuffer[idx_cmd] = '\0';
 800197c:	4b7c      	ldr	r3, [pc, #496]	; (8001b70 <Shell_Loop+0x21c>)
 800197e:	681b      	ldr	r3, [r3, #0]
 8001980:	4a7c      	ldr	r2, [pc, #496]	; (8001b74 <Shell_Loop+0x220>)
 8001982:	2100      	movs	r1, #0
 8001984:	54d1      	strb	r1, [r2, r3]
			argc = 0;
 8001986:	4b7c      	ldr	r3, [pc, #496]	; (8001b78 <Shell_Loop+0x224>)
 8001988:	2200      	movs	r2, #0
 800198a:	601a      	str	r2, [r3, #0]
			token = strtok(cmdBuffer, " ");
 800198c:	497b      	ldr	r1, [pc, #492]	; (8001b7c <Shell_Loop+0x228>)
 800198e:	4879      	ldr	r0, [pc, #484]	; (8001b74 <Shell_Loop+0x220>)
 8001990:	f009 fa5e 	bl	800ae50 <strtok>
 8001994:	4603      	mov	r3, r0
 8001996:	4a7a      	ldr	r2, [pc, #488]	; (8001b80 <Shell_Loop+0x22c>)
 8001998:	6013      	str	r3, [r2, #0]
			while(token!=NULL){
 800199a:	e010      	b.n	80019be <Shell_Loop+0x6a>
				argv[argc++] = token;
 800199c:	4b76      	ldr	r3, [pc, #472]	; (8001b78 <Shell_Loop+0x224>)
 800199e:	681b      	ldr	r3, [r3, #0]
 80019a0:	1c5a      	adds	r2, r3, #1
 80019a2:	4975      	ldr	r1, [pc, #468]	; (8001b78 <Shell_Loop+0x224>)
 80019a4:	600a      	str	r2, [r1, #0]
 80019a6:	4a76      	ldr	r2, [pc, #472]	; (8001b80 <Shell_Loop+0x22c>)
 80019a8:	6812      	ldr	r2, [r2, #0]
 80019aa:	4976      	ldr	r1, [pc, #472]	; (8001b84 <Shell_Loop+0x230>)
 80019ac:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
				token = strtok(NULL, " ");
 80019b0:	4972      	ldr	r1, [pc, #456]	; (8001b7c <Shell_Loop+0x228>)
 80019b2:	2000      	movs	r0, #0
 80019b4:	f009 fa4c 	bl	800ae50 <strtok>
 80019b8:	4603      	mov	r3, r0
 80019ba:	4a71      	ldr	r2, [pc, #452]	; (8001b80 <Shell_Loop+0x22c>)
 80019bc:	6013      	str	r3, [r2, #0]
			while(token!=NULL){
 80019be:	4b70      	ldr	r3, [pc, #448]	; (8001b80 <Shell_Loop+0x22c>)
 80019c0:	681b      	ldr	r3, [r3, #0]
 80019c2:	2b00      	cmp	r3, #0
 80019c4:	d1ea      	bne.n	800199c <Shell_Loop+0x48>
			}
			idx_cmd = 0;
 80019c6:	4b6a      	ldr	r3, [pc, #424]	; (8001b70 <Shell_Loop+0x21c>)
 80019c8:	2200      	movs	r2, #0
 80019ca:	601a      	str	r2, [r3, #0]
			newCmdReady = 1;
 80019cc:	4b6e      	ldr	r3, [pc, #440]	; (8001b88 <Shell_Loop+0x234>)
 80019ce:	2201      	movs	r2, #1
 80019d0:	601a      	str	r2, [r3, #0]
			break;
 80019d2:	e01f      	b.n	8001a14 <Shell_Loop+0xc0>
		case ASCII_BACK: // Suppression du dernier caractre
			cmdBuffer[idx_cmd--] = '\0';
 80019d4:	4b66      	ldr	r3, [pc, #408]	; (8001b70 <Shell_Loop+0x21c>)
 80019d6:	681b      	ldr	r3, [r3, #0]
 80019d8:	1e5a      	subs	r2, r3, #1
 80019da:	4965      	ldr	r1, [pc, #404]	; (8001b70 <Shell_Loop+0x21c>)
 80019dc:	600a      	str	r2, [r1, #0]
 80019de:	4a65      	ldr	r2, [pc, #404]	; (8001b74 <Shell_Loop+0x220>)
 80019e0:	2100      	movs	r1, #0
 80019e2:	54d1      	strb	r1, [r2, r3]
			HAL_UART_Transmit(&huart2, backspace, sizeof(backspace), HAL_MAX_DELAY);
 80019e4:	f04f 33ff 	mov.w	r3, #4294967295
 80019e8:	2204      	movs	r2, #4
 80019ea:	4968      	ldr	r1, [pc, #416]	; (8001b8c <Shell_Loop+0x238>)
 80019ec:	485f      	ldr	r0, [pc, #380]	; (8001b6c <Shell_Loop+0x218>)
 80019ee:	f006 fbc2 	bl	8008176 <HAL_UART_Transmit>
			break;
 80019f2:	e00f      	b.n	8001a14 <Shell_Loop+0xc0>

		default: // Nouveau caractre
			cmdBuffer[idx_cmd++] = uartRxBuffer[0];
 80019f4:	4b5e      	ldr	r3, [pc, #376]	; (8001b70 <Shell_Loop+0x21c>)
 80019f6:	681b      	ldr	r3, [r3, #0]
 80019f8:	1c5a      	adds	r2, r3, #1
 80019fa:	495d      	ldr	r1, [pc, #372]	; (8001b70 <Shell_Loop+0x21c>)
 80019fc:	600a      	str	r2, [r1, #0]
 80019fe:	4a59      	ldr	r2, [pc, #356]	; (8001b64 <Shell_Loop+0x210>)
 8001a00:	7811      	ldrb	r1, [r2, #0]
 8001a02:	4a5c      	ldr	r2, [pc, #368]	; (8001b74 <Shell_Loop+0x220>)
 8001a04:	54d1      	strb	r1, [r2, r3]
			HAL_UART_Transmit(&huart2, uartRxBuffer, UART_RX_BUFFER_SIZE, HAL_MAX_DELAY);
 8001a06:	f04f 33ff 	mov.w	r3, #4294967295
 8001a0a:	2201      	movs	r2, #1
 8001a0c:	4955      	ldr	r1, [pc, #340]	; (8001b64 <Shell_Loop+0x210>)
 8001a0e:	4857      	ldr	r0, [pc, #348]	; (8001b6c <Shell_Loop+0x218>)
 8001a10:	f006 fbb1 	bl	8008176 <HAL_UART_Transmit>
		}
		uartRxReceived = 0;
 8001a14:	4b52      	ldr	r3, [pc, #328]	; (8001b60 <Shell_Loop+0x20c>)
 8001a16:	2200      	movs	r2, #0
 8001a18:	701a      	strb	r2, [r3, #0]
	}

	if(newCmdReady){
 8001a1a:	4b5b      	ldr	r3, [pc, #364]	; (8001b88 <Shell_Loop+0x234>)
 8001a1c:	681b      	ldr	r3, [r3, #0]
 8001a1e:	2b00      	cmp	r3, #0
 8001a20:	f000 8099 	beq.w	8001b56 <Shell_Loop+0x202>
		if(strcmp(argv[0],"WhereisBrian?")==0){
 8001a24:	4b57      	ldr	r3, [pc, #348]	; (8001b84 <Shell_Loop+0x230>)
 8001a26:	681b      	ldr	r3, [r3, #0]
 8001a28:	4959      	ldr	r1, [pc, #356]	; (8001b90 <Shell_Loop+0x23c>)
 8001a2a:	4618      	mov	r0, r3
 8001a2c:	f7fe fbf8 	bl	8000220 <strcmp>
 8001a30:	4603      	mov	r3, r0
 8001a32:	2b00      	cmp	r3, #0
 8001a34:	d107      	bne.n	8001a46 <Shell_Loop+0xf2>
			HAL_UART_Transmit(&huart2, brian, sizeof(brian), HAL_MAX_DELAY);
 8001a36:	f04f 33ff 	mov.w	r3, #4294967295
 8001a3a:	221a      	movs	r2, #26
 8001a3c:	4955      	ldr	r1, [pc, #340]	; (8001b94 <Shell_Loop+0x240>)
 8001a3e:	484b      	ldr	r0, [pc, #300]	; (8001b6c <Shell_Loop+0x218>)
 8001a40:	f006 fb99 	bl	8008176 <HAL_UART_Transmit>
 8001a44:	e07d      	b.n	8001b42 <Shell_Loop+0x1ee>
		}
		else if(strcmp(argv[0],"help")==0){
 8001a46:	4b4f      	ldr	r3, [pc, #316]	; (8001b84 <Shell_Loop+0x230>)
 8001a48:	681b      	ldr	r3, [r3, #0]
 8001a4a:	4953      	ldr	r1, [pc, #332]	; (8001b98 <Shell_Loop+0x244>)
 8001a4c:	4618      	mov	r0, r3
 8001a4e:	f7fe fbe7 	bl	8000220 <strcmp>
 8001a52:	4603      	mov	r3, r0
 8001a54:	2b00      	cmp	r3, #0
 8001a56:	d10e      	bne.n	8001a76 <Shell_Loop+0x122>
			int uartTxStringLength = snprintf((char *)uartTxBuffer, UART_TX_BUFFER_SIZE, "Print all available functions here\r\n");
 8001a58:	4a50      	ldr	r2, [pc, #320]	; (8001b9c <Shell_Loop+0x248>)
 8001a5a:	2140      	movs	r1, #64	; 0x40
 8001a5c:	4850      	ldr	r0, [pc, #320]	; (8001ba0 <Shell_Loop+0x24c>)
 8001a5e:	f009 f957 	bl	800ad10 <sniprintf>
 8001a62:	6078      	str	r0, [r7, #4]
			HAL_UART_Transmit(&huart2, uartTxBuffer, uartTxStringLength, HAL_MAX_DELAY);
 8001a64:	687b      	ldr	r3, [r7, #4]
 8001a66:	b29a      	uxth	r2, r3
 8001a68:	f04f 33ff 	mov.w	r3, #4294967295
 8001a6c:	494c      	ldr	r1, [pc, #304]	; (8001ba0 <Shell_Loop+0x24c>)
 8001a6e:	483f      	ldr	r0, [pc, #252]	; (8001b6c <Shell_Loop+0x218>)
 8001a70:	f006 fb81 	bl	8008176 <HAL_UART_Transmit>
 8001a74:	e065      	b.n	8001b42 <Shell_Loop+0x1ee>
		}
		else if(strcmp(argv[0],"start")==0){
 8001a76:	4b43      	ldr	r3, [pc, #268]	; (8001b84 <Shell_Loop+0x230>)
 8001a78:	681b      	ldr	r3, [r3, #0]
 8001a7a:	494a      	ldr	r1, [pc, #296]	; (8001ba4 <Shell_Loop+0x250>)
 8001a7c:	4618      	mov	r0, r3
 8001a7e:	f7fe fbcf 	bl	8000220 <strcmp>
 8001a82:	4603      	mov	r3, r0
 8001a84:	2b00      	cmp	r3, #0
 8001a86:	d110      	bne.n	8001aaa <Shell_Loop+0x156>
			int uartTxStringLength = snprintf((char *)uartTxBuffer, UART_TX_BUFFER_SIZE, "POWER ON\r\n");
 8001a88:	4a47      	ldr	r2, [pc, #284]	; (8001ba8 <Shell_Loop+0x254>)
 8001a8a:	2140      	movs	r1, #64	; 0x40
 8001a8c:	4844      	ldr	r0, [pc, #272]	; (8001ba0 <Shell_Loop+0x24c>)
 8001a8e:	f009 f93f 	bl	800ad10 <sniprintf>
 8001a92:	60b8      	str	r0, [r7, #8]
			HAL_UART_Transmit(&huart2, uartTxBuffer, uartTxStringLength, HAL_MAX_DELAY);
 8001a94:	68bb      	ldr	r3, [r7, #8]
 8001a96:	b29a      	uxth	r2, r3
 8001a98:	f04f 33ff 	mov.w	r3, #4294967295
 8001a9c:	4940      	ldr	r1, [pc, #256]	; (8001ba0 <Shell_Loop+0x24c>)
 8001a9e:	4833      	ldr	r0, [pc, #204]	; (8001b6c <Shell_Loop+0x218>)
 8001aa0:	f006 fb69 	bl	8008176 <HAL_UART_Transmit>
			set_PWM();
 8001aa4:	f7ff fe8a 	bl	80017bc <set_PWM>
 8001aa8:	e04b      	b.n	8001b42 <Shell_Loop+0x1ee>
				}
		else if(strcmp(argv[0],"stop")==0){
 8001aaa:	4b36      	ldr	r3, [pc, #216]	; (8001b84 <Shell_Loop+0x230>)
 8001aac:	681b      	ldr	r3, [r3, #0]
 8001aae:	493f      	ldr	r1, [pc, #252]	; (8001bac <Shell_Loop+0x258>)
 8001ab0:	4618      	mov	r0, r3
 8001ab2:	f7fe fbb5 	bl	8000220 <strcmp>
 8001ab6:	4603      	mov	r3, r0
 8001ab8:	2b00      	cmp	r3, #0
 8001aba:	d110      	bne.n	8001ade <Shell_Loop+0x18a>
			int uartTxStringLength = snprintf((char *)uartTxBuffer, UART_TX_BUFFER_SIZE, "POWER OFF\r\n");
 8001abc:	4a3c      	ldr	r2, [pc, #240]	; (8001bb0 <Shell_Loop+0x25c>)
 8001abe:	2140      	movs	r1, #64	; 0x40
 8001ac0:	4837      	ldr	r0, [pc, #220]	; (8001ba0 <Shell_Loop+0x24c>)
 8001ac2:	f009 f925 	bl	800ad10 <sniprintf>
 8001ac6:	60f8      	str	r0, [r7, #12]
			HAL_UART_Transmit(&huart2, uartTxBuffer, uartTxStringLength, HAL_MAX_DELAY);
 8001ac8:	68fb      	ldr	r3, [r7, #12]
 8001aca:	b29a      	uxth	r2, r3
 8001acc:	f04f 33ff 	mov.w	r3, #4294967295
 8001ad0:	4933      	ldr	r1, [pc, #204]	; (8001ba0 <Shell_Loop+0x24c>)
 8001ad2:	4826      	ldr	r0, [pc, #152]	; (8001b6c <Shell_Loop+0x218>)
 8001ad4:	f006 fb4f 	bl	8008176 <HAL_UART_Transmit>
			deactivate_PWM();
 8001ad8:	f7ff fee6 	bl	80018a8 <deactivate_PWM>
 8001adc:	e031      	b.n	8001b42 <Shell_Loop+0x1ee>
				}
		else if(strcmp(argv[0],"vitesse")==0){
 8001ade:	4b29      	ldr	r3, [pc, #164]	; (8001b84 <Shell_Loop+0x230>)
 8001ae0:	681b      	ldr	r3, [r3, #0]
 8001ae2:	4934      	ldr	r1, [pc, #208]	; (8001bb4 <Shell_Loop+0x260>)
 8001ae4:	4618      	mov	r0, r3
 8001ae6:	f7fe fb9b 	bl	8000220 <strcmp>
 8001aea:	4603      	mov	r3, r0
 8001aec:	2b00      	cmp	r3, #0
 8001aee:	d109      	bne.n	8001b04 <Shell_Loop+0x1b0>

		    set_motor_speed(atoi(argv[1]));
 8001af0:	4b24      	ldr	r3, [pc, #144]	; (8001b84 <Shell_Loop+0x230>)
 8001af2:	685b      	ldr	r3, [r3, #4]
 8001af4:	4618      	mov	r0, r3
 8001af6:	f008 fb65 	bl	800a1c4 <atoi>
 8001afa:	4603      	mov	r3, r0
 8001afc:	4618      	mov	r0, r3
 8001afe:	f7ff fe7f 	bl	8001800 <set_motor_speed>
 8001b02:	e01e      	b.n	8001b42 <Shell_Loop+0x1ee>
		}

		else if(strcmp(argv[0],"Mesure_Courant")==0){
 8001b04:	4b1f      	ldr	r3, [pc, #124]	; (8001b84 <Shell_Loop+0x230>)
 8001b06:	681b      	ldr	r3, [r3, #0]
 8001b08:	492b      	ldr	r1, [pc, #172]	; (8001bb8 <Shell_Loop+0x264>)
 8001b0a:	4618      	mov	r0, r3
 8001b0c:	f7fe fb88 	bl	8000220 <strcmp>
 8001b10:	4603      	mov	r3, r0
 8001b12:	2b00      	cmp	r3, #0
 8001b14:	d102      	bne.n	8001b1c <Shell_Loop+0x1c8>
		    mesure_Current_U();
 8001b16:	f7ff fc2d 	bl	8001374 <mesure_Current_U>
 8001b1a:	e012      	b.n	8001b42 <Shell_Loop+0x1ee>
	    }

		else if(strcmp(argv[0],"Mesure_Vitesse")==0){
 8001b1c:	4b19      	ldr	r3, [pc, #100]	; (8001b84 <Shell_Loop+0x230>)
 8001b1e:	681b      	ldr	r3, [r3, #0]
 8001b20:	4926      	ldr	r1, [pc, #152]	; (8001bbc <Shell_Loop+0x268>)
 8001b22:	4618      	mov	r0, r3
 8001b24:	f7fe fb7c 	bl	8000220 <strcmp>
 8001b28:	4603      	mov	r3, r0
 8001b2a:	2b00      	cmp	r3, #0
 8001b2c:	d102      	bne.n	8001b34 <Shell_Loop+0x1e0>
		    mesure_Speed();
 8001b2e:	f7ff fca3 	bl	8001478 <mesure_Speed>
 8001b32:	e006      	b.n	8001b42 <Shell_Loop+0x1ee>

	    }
		else{
			HAL_UART_Transmit(&huart2, cmdNotFound, sizeof(cmdNotFound), HAL_MAX_DELAY);
 8001b34:	f04f 33ff 	mov.w	r3, #4294967295
 8001b38:	2214      	movs	r2, #20
 8001b3a:	4921      	ldr	r1, [pc, #132]	; (8001bc0 <Shell_Loop+0x26c>)
 8001b3c:	480b      	ldr	r0, [pc, #44]	; (8001b6c <Shell_Loop+0x218>)
 8001b3e:	f006 fb1a 	bl	8008176 <HAL_UART_Transmit>
		}
		HAL_UART_Transmit(&huart2, prompt, sizeof(prompt), HAL_MAX_DELAY);
 8001b42:	f04f 33ff 	mov.w	r3, #4294967295
 8001b46:	221c      	movs	r2, #28
 8001b48:	491e      	ldr	r1, [pc, #120]	; (8001bc4 <Shell_Loop+0x270>)
 8001b4a:	4808      	ldr	r0, [pc, #32]	; (8001b6c <Shell_Loop+0x218>)
 8001b4c:	f006 fb13 	bl	8008176 <HAL_UART_Transmit>
		newCmdReady = 0;
 8001b50:	4b0d      	ldr	r3, [pc, #52]	; (8001b88 <Shell_Loop+0x234>)
 8001b52:	2200      	movs	r2, #0
 8001b54:	601a      	str	r2, [r3, #0]
	}
}
 8001b56:	bf00      	nop
 8001b58:	3710      	adds	r7, #16
 8001b5a:	46bd      	mov	sp, r7
 8001b5c:	bd80      	pop	{r7, pc}
 8001b5e:	bf00      	nop
 8001b60:	20000406 	.word	0x20000406
 8001b64:	20000408 	.word	0x20000408
 8001b68:	2000009c 	.word	0x2000009c
 8001b6c:	200005f4 	.word	0x200005f4
 8001b70:	2000048c 	.word	0x2000048c
 8001b74:	2000044c 	.word	0x2000044c
 8001b78:	200004b4 	.word	0x200004b4
 8001b7c:	0800d108 	.word	0x0800d108
 8001b80:	200004b8 	.word	0x200004b8
 8001b84:	20000490 	.word	0x20000490
 8001b88:	200004bc 	.word	0x200004bc
 8001b8c:	200000a0 	.word	0x200000a0
 8001b90:	0800d10c 	.word	0x0800d10c
 8001b94:	200000b8 	.word	0x200000b8
 8001b98:	0800d11c 	.word	0x0800d11c
 8001b9c:	0800d124 	.word	0x0800d124
 8001ba0:	2000040c 	.word	0x2000040c
 8001ba4:	0800d14c 	.word	0x0800d14c
 8001ba8:	0800d154 	.word	0x0800d154
 8001bac:	0800d160 	.word	0x0800d160
 8001bb0:	0800d168 	.word	0x0800d168
 8001bb4:	0800d174 	.word	0x0800d174
 8001bb8:	0800d17c 	.word	0x0800d17c
 8001bbc:	0800d18c 	.word	0x0800d18c
 8001bc0:	200000a4 	.word	0x200000a4
 8001bc4:	20000018 	.word	0x20000018

08001bc8 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef * huart){
 8001bc8:	b580      	push	{r7, lr}
 8001bca:	b082      	sub	sp, #8
 8001bcc:	af00      	add	r7, sp, #0
 8001bce:	6078      	str	r0, [r7, #4]
	uartRxReceived = 1;
 8001bd0:	4b05      	ldr	r3, [pc, #20]	; (8001be8 <HAL_UART_RxCpltCallback+0x20>)
 8001bd2:	2201      	movs	r2, #1
 8001bd4:	701a      	strb	r2, [r3, #0]
	HAL_UART_Receive_IT(&huart2, uartRxBuffer, UART_RX_BUFFER_SIZE);
 8001bd6:	2201      	movs	r2, #1
 8001bd8:	4904      	ldr	r1, [pc, #16]	; (8001bec <HAL_UART_RxCpltCallback+0x24>)
 8001bda:	4805      	ldr	r0, [pc, #20]	; (8001bf0 <HAL_UART_RxCpltCallback+0x28>)
 8001bdc:	f006 fb62 	bl	80082a4 <HAL_UART_Receive_IT>
}
 8001be0:	bf00      	nop
 8001be2:	3708      	adds	r7, #8
 8001be4:	46bd      	mov	sp, r7
 8001be6:	bd80      	pop	{r7, pc}
 8001be8:	20000406 	.word	0x20000406
 8001bec:	20000408 	.word	0x20000408
 8001bf0:	200005f4 	.word	0x200005f4

08001bf4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001bf4:	b580      	push	{r7, lr}
 8001bf6:	b082      	sub	sp, #8
 8001bf8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001bfa:	4b0f      	ldr	r3, [pc, #60]	; (8001c38 <HAL_MspInit+0x44>)
 8001bfc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001bfe:	4a0e      	ldr	r2, [pc, #56]	; (8001c38 <HAL_MspInit+0x44>)
 8001c00:	f043 0301 	orr.w	r3, r3, #1
 8001c04:	6613      	str	r3, [r2, #96]	; 0x60
 8001c06:	4b0c      	ldr	r3, [pc, #48]	; (8001c38 <HAL_MspInit+0x44>)
 8001c08:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001c0a:	f003 0301 	and.w	r3, r3, #1
 8001c0e:	607b      	str	r3, [r7, #4]
 8001c10:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001c12:	4b09      	ldr	r3, [pc, #36]	; (8001c38 <HAL_MspInit+0x44>)
 8001c14:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001c16:	4a08      	ldr	r2, [pc, #32]	; (8001c38 <HAL_MspInit+0x44>)
 8001c18:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001c1c:	6593      	str	r3, [r2, #88]	; 0x58
 8001c1e:	4b06      	ldr	r3, [pc, #24]	; (8001c38 <HAL_MspInit+0x44>)
 8001c20:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001c22:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001c26:	603b      	str	r3, [r7, #0]
 8001c28:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 8001c2a:	f003 f9b1 	bl	8004f90 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001c2e:	bf00      	nop
 8001c30:	3708      	adds	r7, #8
 8001c32:	46bd      	mov	sp, r7
 8001c34:	bd80      	pop	{r7, pc}
 8001c36:	bf00      	nop
 8001c38:	40021000 	.word	0x40021000

08001c3c <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001c3c:	b580      	push	{r7, lr}
 8001c3e:	b08c      	sub	sp, #48	; 0x30
 8001c40:	af00      	add	r7, sp, #0
 8001c42:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8001c44:	2300      	movs	r3, #0
 8001c46:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              uwPrescalerValue = 0;
 8001c48:	2300      	movs	r3, #0
 8001c4a:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8001c4c:	4b2c      	ldr	r3, [pc, #176]	; (8001d00 <HAL_InitTick+0xc4>)
 8001c4e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001c50:	4a2b      	ldr	r2, [pc, #172]	; (8001d00 <HAL_InitTick+0xc4>)
 8001c52:	f043 0310 	orr.w	r3, r3, #16
 8001c56:	6593      	str	r3, [r2, #88]	; 0x58
 8001c58:	4b29      	ldr	r3, [pc, #164]	; (8001d00 <HAL_InitTick+0xc4>)
 8001c5a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001c5c:	f003 0310 	and.w	r3, r3, #16
 8001c60:	60bb      	str	r3, [r7, #8]
 8001c62:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001c64:	f107 020c 	add.w	r2, r7, #12
 8001c68:	f107 0310 	add.w	r3, r7, #16
 8001c6c:	4611      	mov	r1, r2
 8001c6e:	4618      	mov	r0, r3
 8001c70:	f003 fe8c 	bl	800598c <HAL_RCC_GetClockConfig>

  /* Compute TIM6 clock */
  uwTimclock = HAL_RCC_GetPCLK1Freq();
 8001c74:	f003 fe5e 	bl	8005934 <HAL_RCC_GetPCLK1Freq>
 8001c78:	62b8      	str	r0, [r7, #40]	; 0x28

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8001c7a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001c7c:	4a21      	ldr	r2, [pc, #132]	; (8001d04 <HAL_InitTick+0xc8>)
 8001c7e:	fba2 2303 	umull	r2, r3, r2, r3
 8001c82:	0c9b      	lsrs	r3, r3, #18
 8001c84:	3b01      	subs	r3, #1
 8001c86:	627b      	str	r3, [r7, #36]	; 0x24

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8001c88:	4b1f      	ldr	r3, [pc, #124]	; (8001d08 <HAL_InitTick+0xcc>)
 8001c8a:	4a20      	ldr	r2, [pc, #128]	; (8001d0c <HAL_InitTick+0xd0>)
 8001c8c:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8001c8e:	4b1e      	ldr	r3, [pc, #120]	; (8001d08 <HAL_InitTick+0xcc>)
 8001c90:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001c94:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8001c96:	4a1c      	ldr	r2, [pc, #112]	; (8001d08 <HAL_InitTick+0xcc>)
 8001c98:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c9a:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8001c9c:	4b1a      	ldr	r3, [pc, #104]	; (8001d08 <HAL_InitTick+0xcc>)
 8001c9e:	2200      	movs	r2, #0
 8001ca0:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001ca2:	4b19      	ldr	r3, [pc, #100]	; (8001d08 <HAL_InitTick+0xcc>)
 8001ca4:	2200      	movs	r2, #0
 8001ca6:	609a      	str	r2, [r3, #8]

  status = HAL_TIM_Base_Init(&htim6);
 8001ca8:	4817      	ldr	r0, [pc, #92]	; (8001d08 <HAL_InitTick+0xcc>)
 8001caa:	f004 f935 	bl	8005f18 <HAL_TIM_Base_Init>
 8001cae:	4603      	mov	r3, r0
 8001cb0:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  if (status == HAL_OK)
 8001cb4:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8001cb8:	2b00      	cmp	r3, #0
 8001cba:	d11b      	bne.n	8001cf4 <HAL_InitTick+0xb8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 8001cbc:	4812      	ldr	r0, [pc, #72]	; (8001d08 <HAL_InitTick+0xcc>)
 8001cbe:	f004 f9f3 	bl	80060a8 <HAL_TIM_Base_Start_IT>
 8001cc2:	4603      	mov	r3, r0
 8001cc4:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    if (status == HAL_OK)
 8001cc8:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8001ccc:	2b00      	cmp	r3, #0
 8001cce:	d111      	bne.n	8001cf4 <HAL_InitTick+0xb8>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8001cd0:	2036      	movs	r0, #54	; 0x36
 8001cd2:	f002 fb2b 	bl	800432c <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	2b0f      	cmp	r3, #15
 8001cda:	d808      	bhi.n	8001cee <HAL_InitTick+0xb2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 8001cdc:	2200      	movs	r2, #0
 8001cde:	6879      	ldr	r1, [r7, #4]
 8001ce0:	2036      	movs	r0, #54	; 0x36
 8001ce2:	f002 fb09 	bl	80042f8 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001ce6:	4a0a      	ldr	r2, [pc, #40]	; (8001d10 <HAL_InitTick+0xd4>)
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	6013      	str	r3, [r2, #0]
 8001cec:	e002      	b.n	8001cf4 <HAL_InitTick+0xb8>
      }
      else
      {
        status = HAL_ERROR;
 8001cee:	2301      	movs	r3, #1
 8001cf0:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 8001cf4:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 8001cf8:	4618      	mov	r0, r3
 8001cfa:	3730      	adds	r7, #48	; 0x30
 8001cfc:	46bd      	mov	sp, r7
 8001cfe:	bd80      	pop	{r7, pc}
 8001d00:	40021000 	.word	0x40021000
 8001d04:	431bde83 	.word	0x431bde83
 8001d08:	200004c0 	.word	0x200004c0
 8001d0c:	40001000 	.word	0x40001000
 8001d10:	200000d8 	.word	0x200000d8

08001d14 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001d14:	b480      	push	{r7}
 8001d16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001d18:	e7fe      	b.n	8001d18 <NMI_Handler+0x4>

08001d1a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001d1a:	b480      	push	{r7}
 8001d1c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001d1e:	e7fe      	b.n	8001d1e <HardFault_Handler+0x4>

08001d20 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001d20:	b480      	push	{r7}
 8001d22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001d24:	e7fe      	b.n	8001d24 <MemManage_Handler+0x4>

08001d26 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001d26:	b480      	push	{r7}
 8001d28:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001d2a:	e7fe      	b.n	8001d2a <BusFault_Handler+0x4>

08001d2c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001d2c:	b480      	push	{r7}
 8001d2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001d30:	e7fe      	b.n	8001d30 <UsageFault_Handler+0x4>

08001d32 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001d32:	b480      	push	{r7}
 8001d34:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001d36:	bf00      	nop
 8001d38:	46bd      	mov	sp, r7
 8001d3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d3e:	4770      	bx	lr

08001d40 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001d40:	b480      	push	{r7}
 8001d42:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001d44:	bf00      	nop
 8001d46:	46bd      	mov	sp, r7
 8001d48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d4c:	4770      	bx	lr

08001d4e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001d4e:	b480      	push	{r7}
 8001d50:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001d52:	bf00      	nop
 8001d54:	46bd      	mov	sp, r7
 8001d56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d5a:	4770      	bx	lr

08001d5c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001d5c:	b480      	push	{r7}
 8001d5e:	af00      	add	r7, sp, #0
  /* USER CODE END SysTick_IRQn 0 */

  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001d60:	bf00      	nop
 8001d62:	46bd      	mov	sp, r7
 8001d64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d68:	4770      	bx	lr
	...

08001d6c <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8001d6c:	b580      	push	{r7, lr}
 8001d6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8001d70:	4802      	ldr	r0, [pc, #8]	; (8001d7c <DMA1_Channel1_IRQHandler+0x10>)
 8001d72:	f002 fccc 	bl	800470e <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8001d76:	bf00      	nop
 8001d78:	bd80      	pop	{r7, pc}
 8001d7a:	bf00      	nop
 8001d7c:	2000039c 	.word	0x2000039c

08001d80 <TIM1_BRK_TIM15_IRQHandler>:

/**
  * @brief This function handles TIM1 break interrupt and TIM15 global interrupt.
  */
void TIM1_BRK_TIM15_IRQHandler(void)
{
 8001d80:	b580      	push	{r7, lr}
 8001d82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_BRK_TIM15_IRQn 0 */

  /* USER CODE END TIM1_BRK_TIM15_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8001d84:	4802      	ldr	r0, [pc, #8]	; (8001d90 <TIM1_BRK_TIM15_IRQHandler+0x10>)
 8001d86:	f004 fd4b 	bl	8006820 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_BRK_TIM15_IRQn 1 */

  /* USER CODE END TIM1_BRK_TIM15_IRQn 1 */
}
 8001d8a:	bf00      	nop
 8001d8c:	bd80      	pop	{r7, pc}
 8001d8e:	bf00      	nop
 8001d90:	20000510 	.word	0x20000510

08001d94 <TIM1_UP_TIM16_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM16 global interrupt.
  */
void TIM1_UP_TIM16_IRQHandler(void)
{
 8001d94:	b580      	push	{r7, lr}
 8001d96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8001d98:	4802      	ldr	r0, [pc, #8]	; (8001da4 <TIM1_UP_TIM16_IRQHandler+0x10>)
 8001d9a:	f004 fd41 	bl	8006820 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 1 */
}
 8001d9e:	bf00      	nop
 8001da0:	bd80      	pop	{r7, pc}
 8001da2:	bf00      	nop
 8001da4:	20000510 	.word	0x20000510

08001da8 <TIM1_TRG_COM_TIM17_IRQHandler>:

/**
  * @brief This function handles TIM1 trigger and commutation interrupts and TIM17 global interrupt.
  */
void TIM1_TRG_COM_TIM17_IRQHandler(void)
{
 8001da8:	b580      	push	{r7, lr}
 8001daa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_TRG_COM_TIM17_IRQn 0 */

  /* USER CODE END TIM1_TRG_COM_TIM17_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8001dac:	4802      	ldr	r0, [pc, #8]	; (8001db8 <TIM1_TRG_COM_TIM17_IRQHandler+0x10>)
 8001dae:	f004 fd37 	bl	8006820 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_TRG_COM_TIM17_IRQn 1 */

  /* USER CODE END TIM1_TRG_COM_TIM17_IRQn 1 */
}
 8001db2:	bf00      	nop
 8001db4:	bd80      	pop	{r7, pc}
 8001db6:	bf00      	nop
 8001db8:	20000510 	.word	0x20000510

08001dbc <TIM1_CC_IRQHandler>:

/**
  * @brief This function handles TIM1 capture compare interrupt.
  */
void TIM1_CC_IRQHandler(void)
{
 8001dbc:	b580      	push	{r7, lr}
 8001dbe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_CC_IRQn 0 */

  /* USER CODE END TIM1_CC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8001dc0:	4802      	ldr	r0, [pc, #8]	; (8001dcc <TIM1_CC_IRQHandler+0x10>)
 8001dc2:	f004 fd2d 	bl	8006820 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_CC_IRQn 1 */

  /* USER CODE END TIM1_CC_IRQn 1 */
}
 8001dc6:	bf00      	nop
 8001dc8:	bd80      	pop	{r7, pc}
 8001dca:	bf00      	nop
 8001dcc:	20000510 	.word	0x20000510

08001dd0 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001dd0:	b580      	push	{r7, lr}
 8001dd2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001dd4:	4802      	ldr	r0, [pc, #8]	; (8001de0 <TIM2_IRQHandler+0x10>)
 8001dd6:	f004 fd23 	bl	8006820 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001dda:	bf00      	nop
 8001ddc:	bd80      	pop	{r7, pc}
 8001dde:	bf00      	nop
 8001de0:	2000055c 	.word	0x2000055c

08001de4 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt / USART2 wake-up interrupt through EXTI line 26.
  */
void USART2_IRQHandler(void)
{
 8001de4:	b580      	push	{r7, lr}
 8001de6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8001de8:	4802      	ldr	r0, [pc, #8]	; (8001df4 <USART2_IRQHandler+0x10>)
 8001dea:	f006 fab1 	bl	8008350 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8001dee:	bf00      	nop
 8001df0:	bd80      	pop	{r7, pc}
 8001df2:	bf00      	nop
 8001df4:	200005f4 	.word	0x200005f4

08001df8 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8001df8:	b580      	push	{r7, lr}
 8001dfa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(USR_BTN_Pin);
 8001dfc:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8001e00:	f002 fffe 	bl	8004e00 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8001e04:	bf00      	nop
 8001e06:	bd80      	pop	{r7, pc}

08001e08 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC3 channel underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8001e08:	b580      	push	{r7, lr}
 8001e0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8001e0c:	4802      	ldr	r0, [pc, #8]	; (8001e18 <TIM6_DAC_IRQHandler+0x10>)
 8001e0e:	f004 fd07 	bl	8006820 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8001e12:	bf00      	nop
 8001e14:	bd80      	pop	{r7, pc}
 8001e16:	bf00      	nop
 8001e18:	200004c0 	.word	0x200004c0

08001e1c <DMAMUX_OVR_IRQHandler>:

/**
  * @brief This function handles DMAMUX overrun interrupt.
  */
void DMAMUX_OVR_IRQHandler(void)
{
 8001e1c:	b580      	push	{r7, lr}
 8001e1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMAMUX_OVR_IRQn 0 */

  /* USER CODE END DMAMUX_OVR_IRQn 0 */
  // Handle DMA1_Channel1
  HAL_DMAEx_MUX_IRQHandler(&hdma_adc1);
 8001e20:	4802      	ldr	r0, [pc, #8]	; (8001e2c <DMAMUX_OVR_IRQHandler+0x10>)
 8001e22:	f002 fe01 	bl	8004a28 <HAL_DMAEx_MUX_IRQHandler>
  /* USER CODE BEGIN DMAMUX_OVR_IRQn 1 */

  /* USER CODE END DMAMUX_OVR_IRQn 1 */
}
 8001e26:	bf00      	nop
 8001e28:	bd80      	pop	{r7, pc}
 8001e2a:	bf00      	nop
 8001e2c:	2000039c 	.word	0x2000039c

08001e30 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001e30:	b480      	push	{r7}
 8001e32:	af00      	add	r7, sp, #0
  return 1;
 8001e34:	2301      	movs	r3, #1
}
 8001e36:	4618      	mov	r0, r3
 8001e38:	46bd      	mov	sp, r7
 8001e3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e3e:	4770      	bx	lr

08001e40 <_kill>:

int _kill(int pid, int sig)
{
 8001e40:	b580      	push	{r7, lr}
 8001e42:	b082      	sub	sp, #8
 8001e44:	af00      	add	r7, sp, #0
 8001e46:	6078      	str	r0, [r7, #4]
 8001e48:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001e4a:	f009 f8a7 	bl	800af9c <__errno>
 8001e4e:	4603      	mov	r3, r0
 8001e50:	2216      	movs	r2, #22
 8001e52:	601a      	str	r2, [r3, #0]
  return -1;
 8001e54:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001e58:	4618      	mov	r0, r3
 8001e5a:	3708      	adds	r7, #8
 8001e5c:	46bd      	mov	sp, r7
 8001e5e:	bd80      	pop	{r7, pc}

08001e60 <_exit>:

void _exit (int status)
{
 8001e60:	b580      	push	{r7, lr}
 8001e62:	b082      	sub	sp, #8
 8001e64:	af00      	add	r7, sp, #0
 8001e66:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001e68:	f04f 31ff 	mov.w	r1, #4294967295
 8001e6c:	6878      	ldr	r0, [r7, #4]
 8001e6e:	f7ff ffe7 	bl	8001e40 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001e72:	e7fe      	b.n	8001e72 <_exit+0x12>

08001e74 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001e74:	b580      	push	{r7, lr}
 8001e76:	b086      	sub	sp, #24
 8001e78:	af00      	add	r7, sp, #0
 8001e7a:	60f8      	str	r0, [r7, #12]
 8001e7c:	60b9      	str	r1, [r7, #8]
 8001e7e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001e80:	2300      	movs	r3, #0
 8001e82:	617b      	str	r3, [r7, #20]
 8001e84:	e00a      	b.n	8001e9c <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001e86:	f3af 8000 	nop.w
 8001e8a:	4601      	mov	r1, r0
 8001e8c:	68bb      	ldr	r3, [r7, #8]
 8001e8e:	1c5a      	adds	r2, r3, #1
 8001e90:	60ba      	str	r2, [r7, #8]
 8001e92:	b2ca      	uxtb	r2, r1
 8001e94:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001e96:	697b      	ldr	r3, [r7, #20]
 8001e98:	3301      	adds	r3, #1
 8001e9a:	617b      	str	r3, [r7, #20]
 8001e9c:	697a      	ldr	r2, [r7, #20]
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	429a      	cmp	r2, r3
 8001ea2:	dbf0      	blt.n	8001e86 <_read+0x12>
  }

  return len;
 8001ea4:	687b      	ldr	r3, [r7, #4]
}
 8001ea6:	4618      	mov	r0, r3
 8001ea8:	3718      	adds	r7, #24
 8001eaa:	46bd      	mov	sp, r7
 8001eac:	bd80      	pop	{r7, pc}

08001eae <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001eae:	b580      	push	{r7, lr}
 8001eb0:	b086      	sub	sp, #24
 8001eb2:	af00      	add	r7, sp, #0
 8001eb4:	60f8      	str	r0, [r7, #12]
 8001eb6:	60b9      	str	r1, [r7, #8]
 8001eb8:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001eba:	2300      	movs	r3, #0
 8001ebc:	617b      	str	r3, [r7, #20]
 8001ebe:	e009      	b.n	8001ed4 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001ec0:	68bb      	ldr	r3, [r7, #8]
 8001ec2:	1c5a      	adds	r2, r3, #1
 8001ec4:	60ba      	str	r2, [r7, #8]
 8001ec6:	781b      	ldrb	r3, [r3, #0]
 8001ec8:	4618      	mov	r0, r3
 8001eca:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001ece:	697b      	ldr	r3, [r7, #20]
 8001ed0:	3301      	adds	r3, #1
 8001ed2:	617b      	str	r3, [r7, #20]
 8001ed4:	697a      	ldr	r2, [r7, #20]
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	429a      	cmp	r2, r3
 8001eda:	dbf1      	blt.n	8001ec0 <_write+0x12>
  }
  return len;
 8001edc:	687b      	ldr	r3, [r7, #4]
}
 8001ede:	4618      	mov	r0, r3
 8001ee0:	3718      	adds	r7, #24
 8001ee2:	46bd      	mov	sp, r7
 8001ee4:	bd80      	pop	{r7, pc}

08001ee6 <_close>:

int _close(int file)
{
 8001ee6:	b480      	push	{r7}
 8001ee8:	b083      	sub	sp, #12
 8001eea:	af00      	add	r7, sp, #0
 8001eec:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001eee:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001ef2:	4618      	mov	r0, r3
 8001ef4:	370c      	adds	r7, #12
 8001ef6:	46bd      	mov	sp, r7
 8001ef8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001efc:	4770      	bx	lr

08001efe <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001efe:	b480      	push	{r7}
 8001f00:	b083      	sub	sp, #12
 8001f02:	af00      	add	r7, sp, #0
 8001f04:	6078      	str	r0, [r7, #4]
 8001f06:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001f08:	683b      	ldr	r3, [r7, #0]
 8001f0a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001f0e:	605a      	str	r2, [r3, #4]
  return 0;
 8001f10:	2300      	movs	r3, #0
}
 8001f12:	4618      	mov	r0, r3
 8001f14:	370c      	adds	r7, #12
 8001f16:	46bd      	mov	sp, r7
 8001f18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f1c:	4770      	bx	lr

08001f1e <_isatty>:

int _isatty(int file)
{
 8001f1e:	b480      	push	{r7}
 8001f20:	b083      	sub	sp, #12
 8001f22:	af00      	add	r7, sp, #0
 8001f24:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001f26:	2301      	movs	r3, #1
}
 8001f28:	4618      	mov	r0, r3
 8001f2a:	370c      	adds	r7, #12
 8001f2c:	46bd      	mov	sp, r7
 8001f2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f32:	4770      	bx	lr

08001f34 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001f34:	b480      	push	{r7}
 8001f36:	b085      	sub	sp, #20
 8001f38:	af00      	add	r7, sp, #0
 8001f3a:	60f8      	str	r0, [r7, #12]
 8001f3c:	60b9      	str	r1, [r7, #8]
 8001f3e:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001f40:	2300      	movs	r3, #0
}
 8001f42:	4618      	mov	r0, r3
 8001f44:	3714      	adds	r7, #20
 8001f46:	46bd      	mov	sp, r7
 8001f48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f4c:	4770      	bx	lr
	...

08001f50 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001f50:	b580      	push	{r7, lr}
 8001f52:	b086      	sub	sp, #24
 8001f54:	af00      	add	r7, sp, #0
 8001f56:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001f58:	4a14      	ldr	r2, [pc, #80]	; (8001fac <_sbrk+0x5c>)
 8001f5a:	4b15      	ldr	r3, [pc, #84]	; (8001fb0 <_sbrk+0x60>)
 8001f5c:	1ad3      	subs	r3, r2, r3
 8001f5e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001f60:	697b      	ldr	r3, [r7, #20]
 8001f62:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001f64:	4b13      	ldr	r3, [pc, #76]	; (8001fb4 <_sbrk+0x64>)
 8001f66:	681b      	ldr	r3, [r3, #0]
 8001f68:	2b00      	cmp	r3, #0
 8001f6a:	d102      	bne.n	8001f72 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001f6c:	4b11      	ldr	r3, [pc, #68]	; (8001fb4 <_sbrk+0x64>)
 8001f6e:	4a12      	ldr	r2, [pc, #72]	; (8001fb8 <_sbrk+0x68>)
 8001f70:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001f72:	4b10      	ldr	r3, [pc, #64]	; (8001fb4 <_sbrk+0x64>)
 8001f74:	681a      	ldr	r2, [r3, #0]
 8001f76:	687b      	ldr	r3, [r7, #4]
 8001f78:	4413      	add	r3, r2
 8001f7a:	693a      	ldr	r2, [r7, #16]
 8001f7c:	429a      	cmp	r2, r3
 8001f7e:	d207      	bcs.n	8001f90 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001f80:	f009 f80c 	bl	800af9c <__errno>
 8001f84:	4603      	mov	r3, r0
 8001f86:	220c      	movs	r2, #12
 8001f88:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001f8a:	f04f 33ff 	mov.w	r3, #4294967295
 8001f8e:	e009      	b.n	8001fa4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001f90:	4b08      	ldr	r3, [pc, #32]	; (8001fb4 <_sbrk+0x64>)
 8001f92:	681b      	ldr	r3, [r3, #0]
 8001f94:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001f96:	4b07      	ldr	r3, [pc, #28]	; (8001fb4 <_sbrk+0x64>)
 8001f98:	681a      	ldr	r2, [r3, #0]
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	4413      	add	r3, r2
 8001f9e:	4a05      	ldr	r2, [pc, #20]	; (8001fb4 <_sbrk+0x64>)
 8001fa0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001fa2:	68fb      	ldr	r3, [r7, #12]
}
 8001fa4:	4618      	mov	r0, r3
 8001fa6:	3718      	adds	r7, #24
 8001fa8:	46bd      	mov	sp, r7
 8001faa:	bd80      	pop	{r7, pc}
 8001fac:	20020000 	.word	0x20020000
 8001fb0:	00000400 	.word	0x00000400
 8001fb4:	2000050c 	.word	0x2000050c
 8001fb8:	20000868 	.word	0x20000868

08001fbc <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8001fbc:	b480      	push	{r7}
 8001fbe:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8001fc0:	4b06      	ldr	r3, [pc, #24]	; (8001fdc <SystemInit+0x20>)
 8001fc2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001fc6:	4a05      	ldr	r2, [pc, #20]	; (8001fdc <SystemInit+0x20>)
 8001fc8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001fcc:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001fd0:	bf00      	nop
 8001fd2:	46bd      	mov	sp, r7
 8001fd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fd8:	4770      	bx	lr
 8001fda:	bf00      	nop
 8001fdc:	e000ed00 	.word	0xe000ed00

08001fe0 <MX_TIM1_Init>:
TIM_HandleTypeDef htim2;
TIM_HandleTypeDef htim3;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8001fe0:	b580      	push	{r7, lr}
 8001fe2:	b09c      	sub	sp, #112	; 0x70
 8001fe4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001fe6:	f107 0360 	add.w	r3, r7, #96	; 0x60
 8001fea:	2200      	movs	r2, #0
 8001fec:	601a      	str	r2, [r3, #0]
 8001fee:	605a      	str	r2, [r3, #4]
 8001ff0:	609a      	str	r2, [r3, #8]
 8001ff2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001ff4:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8001ff8:	2200      	movs	r2, #0
 8001ffa:	601a      	str	r2, [r3, #0]
 8001ffc:	605a      	str	r2, [r3, #4]
 8001ffe:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002000:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8002004:	2200      	movs	r2, #0
 8002006:	601a      	str	r2, [r3, #0]
 8002008:	605a      	str	r2, [r3, #4]
 800200a:	609a      	str	r2, [r3, #8]
 800200c:	60da      	str	r2, [r3, #12]
 800200e:	611a      	str	r2, [r3, #16]
 8002010:	615a      	str	r2, [r3, #20]
 8002012:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8002014:	1d3b      	adds	r3, r7, #4
 8002016:	2234      	movs	r2, #52	; 0x34
 8002018:	2100      	movs	r1, #0
 800201a:	4618      	mov	r0, r3
 800201c:	f008 ff0f 	bl	800ae3e <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8002020:	4b52      	ldr	r3, [pc, #328]	; (800216c <MX_TIM1_Init+0x18c>)
 8002022:	4a53      	ldr	r2, [pc, #332]	; (8002170 <MX_TIM1_Init+0x190>)
 8002024:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 7;
 8002026:	4b51      	ldr	r3, [pc, #324]	; (800216c <MX_TIM1_Init+0x18c>)
 8002028:	2207      	movs	r2, #7
 800202a:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_CENTERALIGNED1;
 800202c:	4b4f      	ldr	r3, [pc, #316]	; (800216c <MX_TIM1_Init+0x18c>)
 800202e:	2220      	movs	r2, #32
 8002030:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 1023;
 8002032:	4b4e      	ldr	r3, [pc, #312]	; (800216c <MX_TIM1_Init+0x18c>)
 8002034:	f240 32ff 	movw	r2, #1023	; 0x3ff
 8002038:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800203a:	4b4c      	ldr	r3, [pc, #304]	; (800216c <MX_TIM1_Init+0x18c>)
 800203c:	2200      	movs	r2, #0
 800203e:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8002040:	4b4a      	ldr	r3, [pc, #296]	; (800216c <MX_TIM1_Init+0x18c>)
 8002042:	2200      	movs	r2, #0
 8002044:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002046:	4b49      	ldr	r3, [pc, #292]	; (800216c <MX_TIM1_Init+0x18c>)
 8002048:	2200      	movs	r2, #0
 800204a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 800204c:	4847      	ldr	r0, [pc, #284]	; (800216c <MX_TIM1_Init+0x18c>)
 800204e:	f003 ff63 	bl	8005f18 <HAL_TIM_Base_Init>
 8002052:	4603      	mov	r3, r0
 8002054:	2b00      	cmp	r3, #0
 8002056:	d001      	beq.n	800205c <MX_TIM1_Init+0x7c>
  {
    Error_Handler();
 8002058:	f7ff fbaa 	bl	80017b0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800205c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002060:	663b      	str	r3, [r7, #96]	; 0x60
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8002062:	f107 0360 	add.w	r3, r7, #96	; 0x60
 8002066:	4619      	mov	r1, r3
 8002068:	4840      	ldr	r0, [pc, #256]	; (800216c <MX_TIM1_Init+0x18c>)
 800206a:	f004 fe6d 	bl	8006d48 <HAL_TIM_ConfigClockSource>
 800206e:	4603      	mov	r3, r0
 8002070:	2b00      	cmp	r3, #0
 8002072:	d001      	beq.n	8002078 <MX_TIM1_Init+0x98>
  {
    Error_Handler();
 8002074:	f7ff fb9c 	bl	80017b0 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8002078:	483c      	ldr	r0, [pc, #240]	; (800216c <MX_TIM1_Init+0x18c>)
 800207a:	f004 f88d 	bl	8006198 <HAL_TIM_PWM_Init>
 800207e:	4603      	mov	r3, r0
 8002080:	2b00      	cmp	r3, #0
 8002082:	d001      	beq.n	8002088 <MX_TIM1_Init+0xa8>
  {
    Error_Handler();
 8002084:	f7ff fb94 	bl	80017b0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8002088:	2320      	movs	r3, #32
 800208a:	657b      	str	r3, [r7, #84]	; 0x54
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 800208c:	2300      	movs	r3, #0
 800208e:	65bb      	str	r3, [r7, #88]	; 0x58
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_ENABLE;
 8002090:	2380      	movs	r3, #128	; 0x80
 8002092:	65fb      	str	r3, [r7, #92]	; 0x5c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8002094:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8002098:	4619      	mov	r1, r3
 800209a:	4834      	ldr	r0, [pc, #208]	; (800216c <MX_TIM1_Init+0x18c>)
 800209c:	f005 fe68 	bl	8007d70 <HAL_TIMEx_MasterConfigSynchronization>
 80020a0:	4603      	mov	r3, r0
 80020a2:	2b00      	cmp	r3, #0
 80020a4:	d001      	beq.n	80020aa <MX_TIM1_Init+0xca>
  {
    Error_Handler();
 80020a6:	f7ff fb83 	bl	80017b0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80020aa:	2360      	movs	r3, #96	; 0x60
 80020ac:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.Pulse = 512;
 80020ae:	f44f 7300 	mov.w	r3, #512	; 0x200
 80020b2:	63fb      	str	r3, [r7, #60]	; 0x3c
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80020b4:	2300      	movs	r3, #0
 80020b6:	643b      	str	r3, [r7, #64]	; 0x40
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80020b8:	2300      	movs	r3, #0
 80020ba:	647b      	str	r3, [r7, #68]	; 0x44
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80020bc:	2300      	movs	r3, #0
 80020be:	64bb      	str	r3, [r7, #72]	; 0x48
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80020c0:	2300      	movs	r3, #0
 80020c2:	64fb      	str	r3, [r7, #76]	; 0x4c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80020c4:	2300      	movs	r3, #0
 80020c6:	653b      	str	r3, [r7, #80]	; 0x50
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80020c8:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80020cc:	2200      	movs	r2, #0
 80020ce:	4619      	mov	r1, r3
 80020d0:	4826      	ldr	r0, [pc, #152]	; (800216c <MX_TIM1_Init+0x18c>)
 80020d2:	f004 fd25 	bl	8006b20 <HAL_TIM_PWM_ConfigChannel>
 80020d6:	4603      	mov	r3, r0
 80020d8:	2b00      	cmp	r3, #0
 80020da:	d001      	beq.n	80020e0 <MX_TIM1_Init+0x100>
  {
    Error_Handler();
 80020dc:	f7ff fb68 	bl	80017b0 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80020e0:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80020e4:	2204      	movs	r2, #4
 80020e6:	4619      	mov	r1, r3
 80020e8:	4820      	ldr	r0, [pc, #128]	; (800216c <MX_TIM1_Init+0x18c>)
 80020ea:	f004 fd19 	bl	8006b20 <HAL_TIM_PWM_ConfigChannel>
 80020ee:	4603      	mov	r3, r0
 80020f0:	2b00      	cmp	r3, #0
 80020f2:	d001      	beq.n	80020f8 <MX_TIM1_Init+0x118>
  {
    Error_Handler();
 80020f4:	f7ff fb5c 	bl	80017b0 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80020f8:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80020fc:	2208      	movs	r2, #8
 80020fe:	4619      	mov	r1, r3
 8002100:	481a      	ldr	r0, [pc, #104]	; (800216c <MX_TIM1_Init+0x18c>)
 8002102:	f004 fd0d 	bl	8006b20 <HAL_TIM_PWM_ConfigChannel>
 8002106:	4603      	mov	r3, r0
 8002108:	2b00      	cmp	r3, #0
 800210a:	d001      	beq.n	8002110 <MX_TIM1_Init+0x130>
  {
    Error_Handler();
 800210c:	f7ff fb50 	bl	80017b0 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8002110:	2300      	movs	r3, #0
 8002112:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8002114:	2300      	movs	r3, #0
 8002116:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8002118:	2300      	movs	r3, #0
 800211a:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 25;
 800211c:	2319      	movs	r3, #25
 800211e:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8002120:	2300      	movs	r3, #0
 8002122:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8002124:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002128:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 800212a:	2300      	movs	r3, #0
 800212c:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 800212e:	2300      	movs	r3, #0
 8002130:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8002132:	2300      	movs	r3, #0
 8002134:	627b      	str	r3, [r7, #36]	; 0x24
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8002136:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800213a:	62bb      	str	r3, [r7, #40]	; 0x28
  sBreakDeadTimeConfig.Break2Filter = 0;
 800213c:	2300      	movs	r3, #0
 800213e:	62fb      	str	r3, [r7, #44]	; 0x2c
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 8002140:	2300      	movs	r3, #0
 8002142:	633b      	str	r3, [r7, #48]	; 0x30
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8002144:	2300      	movs	r3, #0
 8002146:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8002148:	1d3b      	adds	r3, r7, #4
 800214a:	4619      	mov	r1, r3
 800214c:	4807      	ldr	r0, [pc, #28]	; (800216c <MX_TIM1_Init+0x18c>)
 800214e:	f005 fea5 	bl	8007e9c <HAL_TIMEx_ConfigBreakDeadTime>
 8002152:	4603      	mov	r3, r0
 8002154:	2b00      	cmp	r3, #0
 8002156:	d001      	beq.n	800215c <MX_TIM1_Init+0x17c>
  {
    Error_Handler();
 8002158:	f7ff fb2a 	bl	80017b0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 800215c:	4803      	ldr	r0, [pc, #12]	; (800216c <MX_TIM1_Init+0x18c>)
 800215e:	f000 f9ad 	bl	80024bc <HAL_TIM_MspPostInit>

}
 8002162:	bf00      	nop
 8002164:	3770      	adds	r7, #112	; 0x70
 8002166:	46bd      	mov	sp, r7
 8002168:	bd80      	pop	{r7, pc}
 800216a:	bf00      	nop
 800216c:	20000510 	.word	0x20000510
 8002170:	40012c00 	.word	0x40012c00

08002174 <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8002174:	b580      	push	{r7, lr}
 8002176:	b08c      	sub	sp, #48	; 0x30
 8002178:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800217a:	f107 0320 	add.w	r3, r7, #32
 800217e:	2200      	movs	r2, #0
 8002180:	601a      	str	r2, [r3, #0]
 8002182:	605a      	str	r2, [r3, #4]
 8002184:	609a      	str	r2, [r3, #8]
 8002186:	60da      	str	r2, [r3, #12]
  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 8002188:	f107 030c 	add.w	r3, r7, #12
 800218c:	2200      	movs	r2, #0
 800218e:	601a      	str	r2, [r3, #0]
 8002190:	605a      	str	r2, [r3, #4]
 8002192:	609a      	str	r2, [r3, #8]
 8002194:	60da      	str	r2, [r3, #12]
 8002196:	611a      	str	r2, [r3, #16]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002198:	463b      	mov	r3, r7
 800219a:	2200      	movs	r2, #0
 800219c:	601a      	str	r2, [r3, #0]
 800219e:	605a      	str	r2, [r3, #4]
 80021a0:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */
  HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);  // Imposta la priorit dell'interruzione del timer 2
 80021a2:	2200      	movs	r2, #0
 80021a4:	2100      	movs	r1, #0
 80021a6:	201c      	movs	r0, #28
 80021a8:	f002 f8a6 	bl	80042f8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80021ac:	201c      	movs	r0, #28
 80021ae:	f002 f8bd 	bl	800432c <HAL_NVIC_EnableIRQ>

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80021b2:	4b26      	ldr	r3, [pc, #152]	; (800224c <MX_TIM2_Init+0xd8>)
 80021b4:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80021b8:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 16600;
 80021ba:	4b24      	ldr	r3, [pc, #144]	; (800224c <MX_TIM2_Init+0xd8>)
 80021bc:	f244 02d8 	movw	r2, #16600	; 0x40d8
 80021c0:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80021c2:	4b22      	ldr	r3, [pc, #136]	; (800224c <MX_TIM2_Init+0xd8>)
 80021c4:	2200      	movs	r2, #0
 80021c6:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 1023;
 80021c8:	4b20      	ldr	r3, [pc, #128]	; (800224c <MX_TIM2_Init+0xd8>)
 80021ca:	f240 32ff 	movw	r2, #1023	; 0x3ff
 80021ce:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80021d0:	4b1e      	ldr	r3, [pc, #120]	; (800224c <MX_TIM2_Init+0xd8>)
 80021d2:	2200      	movs	r2, #0
 80021d4:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80021d6:	4b1d      	ldr	r3, [pc, #116]	; (800224c <MX_TIM2_Init+0xd8>)
 80021d8:	2200      	movs	r2, #0
 80021da:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80021dc:	481b      	ldr	r0, [pc, #108]	; (800224c <MX_TIM2_Init+0xd8>)
 80021de:	f003 fe9b 	bl	8005f18 <HAL_TIM_Base_Init>
 80021e2:	4603      	mov	r3, r0
 80021e4:	2b00      	cmp	r3, #0
 80021e6:	d001      	beq.n	80021ec <MX_TIM2_Init+0x78>
  {
    Error_Handler();
 80021e8:	f7ff fae2 	bl	80017b0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80021ec:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80021f0:	623b      	str	r3, [r7, #32]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80021f2:	f107 0320 	add.w	r3, r7, #32
 80021f6:	4619      	mov	r1, r3
 80021f8:	4814      	ldr	r0, [pc, #80]	; (800224c <MX_TIM2_Init+0xd8>)
 80021fa:	f004 fda5 	bl	8006d48 <HAL_TIM_ConfigClockSource>
 80021fe:	4603      	mov	r3, r0
 8002200:	2b00      	cmp	r3, #0
 8002202:	d001      	beq.n	8002208 <MX_TIM2_Init+0x94>
  {
    Error_Handler();
 8002204:	f7ff fad4 	bl	80017b0 <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_TRIGGER;
 8002208:	2306      	movs	r3, #6
 800220a:	60fb      	str	r3, [r7, #12]
  sSlaveConfig.InputTrigger = TIM_TS_ITR0;
 800220c:	2300      	movs	r3, #0
 800220e:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_SlaveConfigSynchro(&htim2, &sSlaveConfig) != HAL_OK)
 8002210:	f107 030c 	add.w	r3, r7, #12
 8002214:	4619      	mov	r1, r3
 8002216:	480d      	ldr	r0, [pc, #52]	; (800224c <MX_TIM2_Init+0xd8>)
 8002218:	f004 feac 	bl	8006f74 <HAL_TIM_SlaveConfigSynchro>
 800221c:	4603      	mov	r3, r0
 800221e:	2b00      	cmp	r3, #0
 8002220:	d001      	beq.n	8002226 <MX_TIM2_Init+0xb2>
  {
    Error_Handler();
 8002222:	f7ff fac5 	bl	80017b0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002226:	2300      	movs	r3, #0
 8002228:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800222a:	2300      	movs	r3, #0
 800222c:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800222e:	463b      	mov	r3, r7
 8002230:	4619      	mov	r1, r3
 8002232:	4806      	ldr	r0, [pc, #24]	; (800224c <MX_TIM2_Init+0xd8>)
 8002234:	f005 fd9c 	bl	8007d70 <HAL_TIMEx_MasterConfigSynchronization>
 8002238:	4603      	mov	r3, r0
 800223a:	2b00      	cmp	r3, #0
 800223c:	d001      	beq.n	8002242 <MX_TIM2_Init+0xce>
  {
    Error_Handler();
 800223e:	f7ff fab7 	bl	80017b0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8002242:	bf00      	nop
 8002244:	3730      	adds	r7, #48	; 0x30
 8002246:	46bd      	mov	sp, r7
 8002248:	bd80      	pop	{r7, pc}
 800224a:	bf00      	nop
 800224c:	2000055c 	.word	0x2000055c

08002250 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8002250:	b580      	push	{r7, lr}
 8002252:	b08c      	sub	sp, #48	; 0x30
 8002254:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8002256:	f107 030c 	add.w	r3, r7, #12
 800225a:	2224      	movs	r2, #36	; 0x24
 800225c:	2100      	movs	r1, #0
 800225e:	4618      	mov	r0, r3
 8002260:	f008 fded 	bl	800ae3e <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002264:	463b      	mov	r3, r7
 8002266:	2200      	movs	r2, #0
 8002268:	601a      	str	r2, [r3, #0]
 800226a:	605a      	str	r2, [r3, #4]
 800226c:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 800226e:	4b21      	ldr	r3, [pc, #132]	; (80022f4 <MX_TIM3_Init+0xa4>)
 8002270:	4a21      	ldr	r2, [pc, #132]	; (80022f8 <MX_TIM3_Init+0xa8>)
 8002272:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8002274:	4b1f      	ldr	r3, [pc, #124]	; (80022f4 <MX_TIM3_Init+0xa4>)
 8002276:	2200      	movs	r2, #0
 8002278:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800227a:	4b1e      	ldr	r3, [pc, #120]	; (80022f4 <MX_TIM3_Init+0xa4>)
 800227c:	2200      	movs	r2, #0
 800227e:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8002280:	4b1c      	ldr	r3, [pc, #112]	; (80022f4 <MX_TIM3_Init+0xa4>)
 8002282:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002286:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002288:	4b1a      	ldr	r3, [pc, #104]	; (80022f4 <MX_TIM3_Init+0xa4>)
 800228a:	2200      	movs	r2, #0
 800228c:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800228e:	4b19      	ldr	r3, [pc, #100]	; (80022f4 <MX_TIM3_Init+0xa4>)
 8002290:	2200      	movs	r2, #0
 8002292:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 8002294:	2301      	movs	r3, #1
 8002296:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8002298:	2300      	movs	r3, #0
 800229a:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 800229c:	2301      	movs	r3, #1
 800229e:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80022a0:	2300      	movs	r3, #0
 80022a2:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 80022a4:	2300      	movs	r3, #0
 80022a6:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 80022a8:	2300      	movs	r3, #0
 80022aa:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80022ac:	2301      	movs	r3, #1
 80022ae:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80022b0:	2300      	movs	r3, #0
 80022b2:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 80022b4:	2300      	movs	r3, #0
 80022b6:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 80022b8:	f107 030c 	add.w	r3, r7, #12
 80022bc:	4619      	mov	r1, r3
 80022be:	480d      	ldr	r0, [pc, #52]	; (80022f4 <MX_TIM3_Init+0xa4>)
 80022c0:	f004 f97a 	bl	80065b8 <HAL_TIM_Encoder_Init>
 80022c4:	4603      	mov	r3, r0
 80022c6:	2b00      	cmp	r3, #0
 80022c8:	d001      	beq.n	80022ce <MX_TIM3_Init+0x7e>
  {
    Error_Handler();
 80022ca:	f7ff fa71 	bl	80017b0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80022ce:	2300      	movs	r3, #0
 80022d0:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80022d2:	2300      	movs	r3, #0
 80022d4:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80022d6:	463b      	mov	r3, r7
 80022d8:	4619      	mov	r1, r3
 80022da:	4806      	ldr	r0, [pc, #24]	; (80022f4 <MX_TIM3_Init+0xa4>)
 80022dc:	f005 fd48 	bl	8007d70 <HAL_TIMEx_MasterConfigSynchronization>
 80022e0:	4603      	mov	r3, r0
 80022e2:	2b00      	cmp	r3, #0
 80022e4:	d001      	beq.n	80022ea <MX_TIM3_Init+0x9a>
  {
    Error_Handler();
 80022e6:	f7ff fa63 	bl	80017b0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 80022ea:	bf00      	nop
 80022ec:	3730      	adds	r7, #48	; 0x30
 80022ee:	46bd      	mov	sp, r7
 80022f0:	bd80      	pop	{r7, pc}
 80022f2:	bf00      	nop
 80022f4:	200005a8 	.word	0x200005a8
 80022f8:	40000400 	.word	0x40000400

080022fc <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80022fc:	b580      	push	{r7, lr}
 80022fe:	b08a      	sub	sp, #40	; 0x28
 8002300:	af00      	add	r7, sp, #0
 8002302:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002304:	f107 0314 	add.w	r3, r7, #20
 8002308:	2200      	movs	r2, #0
 800230a:	601a      	str	r2, [r3, #0]
 800230c:	605a      	str	r2, [r3, #4]
 800230e:	609a      	str	r2, [r3, #8]
 8002310:	60da      	str	r2, [r3, #12]
 8002312:	611a      	str	r2, [r3, #16]
  if(tim_baseHandle->Instance==TIM1)
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	681b      	ldr	r3, [r3, #0]
 8002318:	4a35      	ldr	r2, [pc, #212]	; (80023f0 <HAL_TIM_Base_MspInit+0xf4>)
 800231a:	4293      	cmp	r3, r2
 800231c:	d12c      	bne.n	8002378 <HAL_TIM_Base_MspInit+0x7c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800231e:	4b35      	ldr	r3, [pc, #212]	; (80023f4 <HAL_TIM_Base_MspInit+0xf8>)
 8002320:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002322:	4a34      	ldr	r2, [pc, #208]	; (80023f4 <HAL_TIM_Base_MspInit+0xf8>)
 8002324:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8002328:	6613      	str	r3, [r2, #96]	; 0x60
 800232a:	4b32      	ldr	r3, [pc, #200]	; (80023f4 <HAL_TIM_Base_MspInit+0xf8>)
 800232c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800232e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002332:	613b      	str	r3, [r7, #16]
 8002334:	693b      	ldr	r3, [r7, #16]

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_BRK_TIM15_IRQn, 0, 0);
 8002336:	2200      	movs	r2, #0
 8002338:	2100      	movs	r1, #0
 800233a:	2018      	movs	r0, #24
 800233c:	f001 ffdc 	bl	80042f8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM15_IRQn);
 8002340:	2018      	movs	r0, #24
 8002342:	f001 fff3 	bl	800432c <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, 0, 0);
 8002346:	2200      	movs	r2, #0
 8002348:	2100      	movs	r1, #0
 800234a:	2019      	movs	r0, #25
 800234c:	f001 ffd4 	bl	80042f8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 8002350:	2019      	movs	r0, #25
 8002352:	f001 ffeb 	bl	800432c <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM17_IRQn, 0, 0);
 8002356:	2200      	movs	r2, #0
 8002358:	2100      	movs	r1, #0
 800235a:	201a      	movs	r0, #26
 800235c:	f001 ffcc 	bl	80042f8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM17_IRQn);
 8002360:	201a      	movs	r0, #26
 8002362:	f001 ffe3 	bl	800432c <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_CC_IRQn, 0, 0);
 8002366:	2200      	movs	r2, #0
 8002368:	2100      	movs	r1, #0
 800236a:	201b      	movs	r0, #27
 800236c:	f001 ffc4 	bl	80042f8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_CC_IRQn);
 8002370:	201b      	movs	r0, #27
 8002372:	f001 ffdb 	bl	800432c <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 8002376:	e036      	b.n	80023e6 <HAL_TIM_Base_MspInit+0xea>
  else if(tim_baseHandle->Instance==TIM2)
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	681b      	ldr	r3, [r3, #0]
 800237c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002380:	d131      	bne.n	80023e6 <HAL_TIM_Base_MspInit+0xea>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002382:	4b1c      	ldr	r3, [pc, #112]	; (80023f4 <HAL_TIM_Base_MspInit+0xf8>)
 8002384:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002386:	4a1b      	ldr	r2, [pc, #108]	; (80023f4 <HAL_TIM_Base_MspInit+0xf8>)
 8002388:	f043 0301 	orr.w	r3, r3, #1
 800238c:	6593      	str	r3, [r2, #88]	; 0x58
 800238e:	4b19      	ldr	r3, [pc, #100]	; (80023f4 <HAL_TIM_Base_MspInit+0xf8>)
 8002390:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002392:	f003 0301 	and.w	r3, r3, #1
 8002396:	60fb      	str	r3, [r7, #12]
 8002398:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800239a:	4b16      	ldr	r3, [pc, #88]	; (80023f4 <HAL_TIM_Base_MspInit+0xf8>)
 800239c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800239e:	4a15      	ldr	r2, [pc, #84]	; (80023f4 <HAL_TIM_Base_MspInit+0xf8>)
 80023a0:	f043 0301 	orr.w	r3, r3, #1
 80023a4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80023a6:	4b13      	ldr	r3, [pc, #76]	; (80023f4 <HAL_TIM_Base_MspInit+0xf8>)
 80023a8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80023aa:	f003 0301 	and.w	r3, r3, #1
 80023ae:	60bb      	str	r3, [r7, #8]
 80023b0:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 80023b2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80023b6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80023b8:	2302      	movs	r3, #2
 80023ba:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023bc:	2300      	movs	r3, #0
 80023be:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80023c0:	2300      	movs	r3, #0
 80023c2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80023c4:	2301      	movs	r3, #1
 80023c6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80023c8:	f107 0314 	add.w	r3, r7, #20
 80023cc:	4619      	mov	r1, r3
 80023ce:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80023d2:	f002 fb7b 	bl	8004acc <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 80023d6:	2200      	movs	r2, #0
 80023d8:	2100      	movs	r1, #0
 80023da:	201c      	movs	r0, #28
 80023dc:	f001 ff8c 	bl	80042f8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80023e0:	201c      	movs	r0, #28
 80023e2:	f001 ffa3 	bl	800432c <HAL_NVIC_EnableIRQ>
}
 80023e6:	bf00      	nop
 80023e8:	3728      	adds	r7, #40	; 0x28
 80023ea:	46bd      	mov	sp, r7
 80023ec:	bd80      	pop	{r7, pc}
 80023ee:	bf00      	nop
 80023f0:	40012c00 	.word	0x40012c00
 80023f4:	40021000 	.word	0x40021000

080023f8 <HAL_TIM_Encoder_MspInit>:

void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
{
 80023f8:	b580      	push	{r7, lr}
 80023fa:	b08a      	sub	sp, #40	; 0x28
 80023fc:	af00      	add	r7, sp, #0
 80023fe:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002400:	f107 0314 	add.w	r3, r7, #20
 8002404:	2200      	movs	r2, #0
 8002406:	601a      	str	r2, [r3, #0]
 8002408:	605a      	str	r2, [r3, #4]
 800240a:	609a      	str	r2, [r3, #8]
 800240c:	60da      	str	r2, [r3, #12]
 800240e:	611a      	str	r2, [r3, #16]
  if(tim_encoderHandle->Instance==TIM3)
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	681b      	ldr	r3, [r3, #0]
 8002414:	4a26      	ldr	r2, [pc, #152]	; (80024b0 <HAL_TIM_Encoder_MspInit+0xb8>)
 8002416:	4293      	cmp	r3, r2
 8002418:	d145      	bne.n	80024a6 <HAL_TIM_Encoder_MspInit+0xae>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 800241a:	4b26      	ldr	r3, [pc, #152]	; (80024b4 <HAL_TIM_Encoder_MspInit+0xbc>)
 800241c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800241e:	4a25      	ldr	r2, [pc, #148]	; (80024b4 <HAL_TIM_Encoder_MspInit+0xbc>)
 8002420:	f043 0302 	orr.w	r3, r3, #2
 8002424:	6593      	str	r3, [r2, #88]	; 0x58
 8002426:	4b23      	ldr	r3, [pc, #140]	; (80024b4 <HAL_TIM_Encoder_MspInit+0xbc>)
 8002428:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800242a:	f003 0302 	and.w	r3, r3, #2
 800242e:	613b      	str	r3, [r7, #16]
 8002430:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002432:	4b20      	ldr	r3, [pc, #128]	; (80024b4 <HAL_TIM_Encoder_MspInit+0xbc>)
 8002434:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002436:	4a1f      	ldr	r2, [pc, #124]	; (80024b4 <HAL_TIM_Encoder_MspInit+0xbc>)
 8002438:	f043 0301 	orr.w	r3, r3, #1
 800243c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800243e:	4b1d      	ldr	r3, [pc, #116]	; (80024b4 <HAL_TIM_Encoder_MspInit+0xbc>)
 8002440:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002442:	f003 0301 	and.w	r3, r3, #1
 8002446:	60fb      	str	r3, [r7, #12]
 8002448:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800244a:	4b1a      	ldr	r3, [pc, #104]	; (80024b4 <HAL_TIM_Encoder_MspInit+0xbc>)
 800244c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800244e:	4a19      	ldr	r2, [pc, #100]	; (80024b4 <HAL_TIM_Encoder_MspInit+0xbc>)
 8002450:	f043 0304 	orr.w	r3, r3, #4
 8002454:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002456:	4b17      	ldr	r3, [pc, #92]	; (80024b4 <HAL_TIM_Encoder_MspInit+0xbc>)
 8002458:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800245a:	f003 0304 	and.w	r3, r3, #4
 800245e:	60bb      	str	r3, [r7, #8]
 8002460:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PA4     ------> TIM3_CH2
    PA6     ------> TIM3_CH1
    PC8     ------> TIM3_CH3
    */
    GPIO_InitStruct.Pin = B_Pin|A_Pin;
 8002462:	2350      	movs	r3, #80	; 0x50
 8002464:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002466:	2302      	movs	r3, #2
 8002468:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800246a:	2300      	movs	r3, #0
 800246c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800246e:	2300      	movs	r3, #0
 8002470:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8002472:	2302      	movs	r3, #2
 8002474:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002476:	f107 0314 	add.w	r3, r7, #20
 800247a:	4619      	mov	r1, r3
 800247c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002480:	f002 fb24 	bl	8004acc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8002484:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002488:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800248a:	2302      	movs	r3, #2
 800248c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800248e:	2300      	movs	r3, #0
 8002490:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002492:	2300      	movs	r3, #0
 8002494:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8002496:	2302      	movs	r3, #2
 8002498:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800249a:	f107 0314 	add.w	r3, r7, #20
 800249e:	4619      	mov	r1, r3
 80024a0:	4805      	ldr	r0, [pc, #20]	; (80024b8 <HAL_TIM_Encoder_MspInit+0xc0>)
 80024a2:	f002 fb13 	bl	8004acc <HAL_GPIO_Init>

  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 80024a6:	bf00      	nop
 80024a8:	3728      	adds	r7, #40	; 0x28
 80024aa:	46bd      	mov	sp, r7
 80024ac:	bd80      	pop	{r7, pc}
 80024ae:	bf00      	nop
 80024b0:	40000400 	.word	0x40000400
 80024b4:	40021000 	.word	0x40021000
 80024b8:	48000800 	.word	0x48000800

080024bc <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 80024bc:	b580      	push	{r7, lr}
 80024be:	b08a      	sub	sp, #40	; 0x28
 80024c0:	af00      	add	r7, sp, #0
 80024c2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80024c4:	f107 0314 	add.w	r3, r7, #20
 80024c8:	2200      	movs	r2, #0
 80024ca:	601a      	str	r2, [r3, #0]
 80024cc:	605a      	str	r2, [r3, #4]
 80024ce:	609a      	str	r2, [r3, #8]
 80024d0:	60da      	str	r2, [r3, #12]
 80024d2:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM1)
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	681b      	ldr	r3, [r3, #0]
 80024d8:	4a29      	ldr	r2, [pc, #164]	; (8002580 <HAL_TIM_MspPostInit+0xc4>)
 80024da:	4293      	cmp	r3, r2
 80024dc:	d14b      	bne.n	8002576 <HAL_TIM_MspPostInit+0xba>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80024de:	4b29      	ldr	r3, [pc, #164]	; (8002584 <HAL_TIM_MspPostInit+0xc8>)
 80024e0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80024e2:	4a28      	ldr	r2, [pc, #160]	; (8002584 <HAL_TIM_MspPostInit+0xc8>)
 80024e4:	f043 0302 	orr.w	r3, r3, #2
 80024e8:	64d3      	str	r3, [r2, #76]	; 0x4c
 80024ea:	4b26      	ldr	r3, [pc, #152]	; (8002584 <HAL_TIM_MspPostInit+0xc8>)
 80024ec:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80024ee:	f003 0302 	and.w	r3, r3, #2
 80024f2:	613b      	str	r3, [r7, #16]
 80024f4:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80024f6:	4b23      	ldr	r3, [pc, #140]	; (8002584 <HAL_TIM_MspPostInit+0xc8>)
 80024f8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80024fa:	4a22      	ldr	r2, [pc, #136]	; (8002584 <HAL_TIM_MspPostInit+0xc8>)
 80024fc:	f043 0301 	orr.w	r3, r3, #1
 8002500:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002502:	4b20      	ldr	r3, [pc, #128]	; (8002584 <HAL_TIM_MspPostInit+0xc8>)
 8002504:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002506:	f003 0301 	and.w	r3, r3, #1
 800250a:	60fb      	str	r3, [r7, #12]
 800250c:	68fb      	ldr	r3, [r7, #12]
    PB15     ------> TIM1_CH3N
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    PA10     ------> TIM1_CH3
    */
    GPIO_InitStruct.Pin = U_PWM_L_Pin|V_PWM_L_Pin;
 800250e:	f44f 43c0 	mov.w	r3, #24576	; 0x6000
 8002512:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002514:	2302      	movs	r3, #2
 8002516:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002518:	2300      	movs	r3, #0
 800251a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800251c:	2300      	movs	r3, #0
 800251e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 8002520:	2306      	movs	r3, #6
 8002522:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002524:	f107 0314 	add.w	r3, r7, #20
 8002528:	4619      	mov	r1, r3
 800252a:	4817      	ldr	r0, [pc, #92]	; (8002588 <HAL_TIM_MspPostInit+0xcc>)
 800252c:	f002 face 	bl	8004acc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = W_PWM_L_Pin;
 8002530:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002534:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002536:	2302      	movs	r3, #2
 8002538:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800253a:	2300      	movs	r3, #0
 800253c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800253e:	2300      	movs	r3, #0
 8002540:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_TIM1;
 8002542:	2304      	movs	r3, #4
 8002544:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(W_PWM_L_GPIO_Port, &GPIO_InitStruct);
 8002546:	f107 0314 	add.w	r3, r7, #20
 800254a:	4619      	mov	r1, r3
 800254c:	480e      	ldr	r0, [pc, #56]	; (8002588 <HAL_TIM_MspPostInit+0xcc>)
 800254e:	f002 fabd 	bl	8004acc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = U_PWM_H_Pin|V_PWM_H_Pin|W_PWM_H_Pin;
 8002552:	f44f 63e0 	mov.w	r3, #1792	; 0x700
 8002556:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002558:	2302      	movs	r3, #2
 800255a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800255c:	2300      	movs	r3, #0
 800255e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002560:	2300      	movs	r3, #0
 8002562:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 8002564:	2306      	movs	r3, #6
 8002566:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002568:	f107 0314 	add.w	r3, r7, #20
 800256c:	4619      	mov	r1, r3
 800256e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002572:	f002 faab 	bl	8004acc <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8002576:	bf00      	nop
 8002578:	3728      	adds	r7, #40	; 0x28
 800257a:	46bd      	mov	sp, r7
 800257c:	bd80      	pop	{r7, pc}
 800257e:	bf00      	nop
 8002580:	40012c00 	.word	0x40012c00
 8002584:	40021000 	.word	0x40021000
 8002588:	48000400 	.word	0x48000400

0800258c <MX_USART2_UART_Init>:
UART_HandleTypeDef huart3;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 800258c:	b580      	push	{r7, lr}
 800258e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8002590:	4b22      	ldr	r3, [pc, #136]	; (800261c <MX_USART2_UART_Init+0x90>)
 8002592:	4a23      	ldr	r2, [pc, #140]	; (8002620 <MX_USART2_UART_Init+0x94>)
 8002594:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8002596:	4b21      	ldr	r3, [pc, #132]	; (800261c <MX_USART2_UART_Init+0x90>)
 8002598:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800259c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800259e:	4b1f      	ldr	r3, [pc, #124]	; (800261c <MX_USART2_UART_Init+0x90>)
 80025a0:	2200      	movs	r2, #0
 80025a2:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80025a4:	4b1d      	ldr	r3, [pc, #116]	; (800261c <MX_USART2_UART_Init+0x90>)
 80025a6:	2200      	movs	r2, #0
 80025a8:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80025aa:	4b1c      	ldr	r3, [pc, #112]	; (800261c <MX_USART2_UART_Init+0x90>)
 80025ac:	2200      	movs	r2, #0
 80025ae:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80025b0:	4b1a      	ldr	r3, [pc, #104]	; (800261c <MX_USART2_UART_Init+0x90>)
 80025b2:	220c      	movs	r2, #12
 80025b4:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80025b6:	4b19      	ldr	r3, [pc, #100]	; (800261c <MX_USART2_UART_Init+0x90>)
 80025b8:	2200      	movs	r2, #0
 80025ba:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80025bc:	4b17      	ldr	r3, [pc, #92]	; (800261c <MX_USART2_UART_Init+0x90>)
 80025be:	2200      	movs	r2, #0
 80025c0:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80025c2:	4b16      	ldr	r3, [pc, #88]	; (800261c <MX_USART2_UART_Init+0x90>)
 80025c4:	2200      	movs	r2, #0
 80025c6:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80025c8:	4b14      	ldr	r3, [pc, #80]	; (800261c <MX_USART2_UART_Init+0x90>)
 80025ca:	2200      	movs	r2, #0
 80025cc:	625a      	str	r2, [r3, #36]	; 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80025ce:	4b13      	ldr	r3, [pc, #76]	; (800261c <MX_USART2_UART_Init+0x90>)
 80025d0:	2200      	movs	r2, #0
 80025d2:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80025d4:	4811      	ldr	r0, [pc, #68]	; (800261c <MX_USART2_UART_Init+0x90>)
 80025d6:	f005 fd7e 	bl	80080d6 <HAL_UART_Init>
 80025da:	4603      	mov	r3, r0
 80025dc:	2b00      	cmp	r3, #0
 80025de:	d001      	beq.n	80025e4 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 80025e0:	f7ff f8e6 	bl	80017b0 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80025e4:	2100      	movs	r1, #0
 80025e6:	480d      	ldr	r0, [pc, #52]	; (800261c <MX_USART2_UART_Init+0x90>)
 80025e8:	f007 fd21 	bl	800a02e <HAL_UARTEx_SetTxFifoThreshold>
 80025ec:	4603      	mov	r3, r0
 80025ee:	2b00      	cmp	r3, #0
 80025f0:	d001      	beq.n	80025f6 <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 80025f2:	f7ff f8dd 	bl	80017b0 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80025f6:	2100      	movs	r1, #0
 80025f8:	4808      	ldr	r0, [pc, #32]	; (800261c <MX_USART2_UART_Init+0x90>)
 80025fa:	f007 fd56 	bl	800a0aa <HAL_UARTEx_SetRxFifoThreshold>
 80025fe:	4603      	mov	r3, r0
 8002600:	2b00      	cmp	r3, #0
 8002602:	d001      	beq.n	8002608 <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 8002604:	f7ff f8d4 	bl	80017b0 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8002608:	4804      	ldr	r0, [pc, #16]	; (800261c <MX_USART2_UART_Init+0x90>)
 800260a:	f007 fcd7 	bl	8009fbc <HAL_UARTEx_DisableFifoMode>
 800260e:	4603      	mov	r3, r0
 8002610:	2b00      	cmp	r3, #0
 8002612:	d001      	beq.n	8002618 <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 8002614:	f7ff f8cc 	bl	80017b0 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8002618:	bf00      	nop
 800261a:	bd80      	pop	{r7, pc}
 800261c:	200005f4 	.word	0x200005f4
 8002620:	40004400 	.word	0x40004400

08002624 <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8002624:	b580      	push	{r7, lr}
 8002626:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8002628:	4b22      	ldr	r3, [pc, #136]	; (80026b4 <MX_USART3_UART_Init+0x90>)
 800262a:	4a23      	ldr	r2, [pc, #140]	; (80026b8 <MX_USART3_UART_Init+0x94>)
 800262c:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 800262e:	4b21      	ldr	r3, [pc, #132]	; (80026b4 <MX_USART3_UART_Init+0x90>)
 8002630:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002634:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8002636:	4b1f      	ldr	r3, [pc, #124]	; (80026b4 <MX_USART3_UART_Init+0x90>)
 8002638:	2200      	movs	r2, #0
 800263a:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 800263c:	4b1d      	ldr	r3, [pc, #116]	; (80026b4 <MX_USART3_UART_Init+0x90>)
 800263e:	2200      	movs	r2, #0
 8002640:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8002642:	4b1c      	ldr	r3, [pc, #112]	; (80026b4 <MX_USART3_UART_Init+0x90>)
 8002644:	2200      	movs	r2, #0
 8002646:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8002648:	4b1a      	ldr	r3, [pc, #104]	; (80026b4 <MX_USART3_UART_Init+0x90>)
 800264a:	220c      	movs	r2, #12
 800264c:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800264e:	4b19      	ldr	r3, [pc, #100]	; (80026b4 <MX_USART3_UART_Init+0x90>)
 8002650:	2200      	movs	r2, #0
 8002652:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8002654:	4b17      	ldr	r3, [pc, #92]	; (80026b4 <MX_USART3_UART_Init+0x90>)
 8002656:	2200      	movs	r2, #0
 8002658:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800265a:	4b16      	ldr	r3, [pc, #88]	; (80026b4 <MX_USART3_UART_Init+0x90>)
 800265c:	2200      	movs	r2, #0
 800265e:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8002660:	4b14      	ldr	r3, [pc, #80]	; (80026b4 <MX_USART3_UART_Init+0x90>)
 8002662:	2200      	movs	r2, #0
 8002664:	625a      	str	r2, [r3, #36]	; 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002666:	4b13      	ldr	r3, [pc, #76]	; (80026b4 <MX_USART3_UART_Init+0x90>)
 8002668:	2200      	movs	r2, #0
 800266a:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 800266c:	4811      	ldr	r0, [pc, #68]	; (80026b4 <MX_USART3_UART_Init+0x90>)
 800266e:	f005 fd32 	bl	80080d6 <HAL_UART_Init>
 8002672:	4603      	mov	r3, r0
 8002674:	2b00      	cmp	r3, #0
 8002676:	d001      	beq.n	800267c <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 8002678:	f7ff f89a 	bl	80017b0 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 800267c:	2100      	movs	r1, #0
 800267e:	480d      	ldr	r0, [pc, #52]	; (80026b4 <MX_USART3_UART_Init+0x90>)
 8002680:	f007 fcd5 	bl	800a02e <HAL_UARTEx_SetTxFifoThreshold>
 8002684:	4603      	mov	r3, r0
 8002686:	2b00      	cmp	r3, #0
 8002688:	d001      	beq.n	800268e <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 800268a:	f7ff f891 	bl	80017b0 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800268e:	2100      	movs	r1, #0
 8002690:	4808      	ldr	r0, [pc, #32]	; (80026b4 <MX_USART3_UART_Init+0x90>)
 8002692:	f007 fd0a 	bl	800a0aa <HAL_UARTEx_SetRxFifoThreshold>
 8002696:	4603      	mov	r3, r0
 8002698:	2b00      	cmp	r3, #0
 800269a:	d001      	beq.n	80026a0 <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 800269c:	f7ff f888 	bl	80017b0 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 80026a0:	4804      	ldr	r0, [pc, #16]	; (80026b4 <MX_USART3_UART_Init+0x90>)
 80026a2:	f007 fc8b 	bl	8009fbc <HAL_UARTEx_DisableFifoMode>
 80026a6:	4603      	mov	r3, r0
 80026a8:	2b00      	cmp	r3, #0
 80026aa:	d001      	beq.n	80026b0 <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 80026ac:	f7ff f880 	bl	80017b0 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 80026b0:	bf00      	nop
 80026b2:	bd80      	pop	{r7, pc}
 80026b4:	20000684 	.word	0x20000684
 80026b8:	40004800 	.word	0x40004800

080026bc <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80026bc:	b580      	push	{r7, lr}
 80026be:	b0a0      	sub	sp, #128	; 0x80
 80026c0:	af00      	add	r7, sp, #0
 80026c2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80026c4:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 80026c8:	2200      	movs	r2, #0
 80026ca:	601a      	str	r2, [r3, #0]
 80026cc:	605a      	str	r2, [r3, #4]
 80026ce:	609a      	str	r2, [r3, #8]
 80026d0:	60da      	str	r2, [r3, #12]
 80026d2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80026d4:	f107 0318 	add.w	r3, r7, #24
 80026d8:	2254      	movs	r2, #84	; 0x54
 80026da:	2100      	movs	r1, #0
 80026dc:	4618      	mov	r0, r3
 80026de:	f008 fbae 	bl	800ae3e <memset>
  if(uartHandle->Instance==USART2)
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	681b      	ldr	r3, [r3, #0]
 80026e6:	4a41      	ldr	r2, [pc, #260]	; (80027ec <HAL_UART_MspInit+0x130>)
 80026e8:	4293      	cmp	r3, r2
 80026ea:	d13f      	bne.n	800276c <HAL_UART_MspInit+0xb0>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 80026ec:	2302      	movs	r3, #2
 80026ee:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 80026f0:	2300      	movs	r3, #0
 80026f2:	623b      	str	r3, [r7, #32]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80026f4:	f107 0318 	add.w	r3, r7, #24
 80026f8:	4618      	mov	r0, r3
 80026fa:	f003 f9bf 	bl	8005a7c <HAL_RCCEx_PeriphCLKConfig>
 80026fe:	4603      	mov	r3, r0
 8002700:	2b00      	cmp	r3, #0
 8002702:	d001      	beq.n	8002708 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8002704:	f7ff f854 	bl	80017b0 <Error_Handler>
    }

    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8002708:	4b39      	ldr	r3, [pc, #228]	; (80027f0 <HAL_UART_MspInit+0x134>)
 800270a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800270c:	4a38      	ldr	r2, [pc, #224]	; (80027f0 <HAL_UART_MspInit+0x134>)
 800270e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002712:	6593      	str	r3, [r2, #88]	; 0x58
 8002714:	4b36      	ldr	r3, [pc, #216]	; (80027f0 <HAL_UART_MspInit+0x134>)
 8002716:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002718:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800271c:	617b      	str	r3, [r7, #20]
 800271e:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002720:	4b33      	ldr	r3, [pc, #204]	; (80027f0 <HAL_UART_MspInit+0x134>)
 8002722:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002724:	4a32      	ldr	r2, [pc, #200]	; (80027f0 <HAL_UART_MspInit+0x134>)
 8002726:	f043 0301 	orr.w	r3, r3, #1
 800272a:	64d3      	str	r3, [r2, #76]	; 0x4c
 800272c:	4b30      	ldr	r3, [pc, #192]	; (80027f0 <HAL_UART_MspInit+0x134>)
 800272e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002730:	f003 0301 	and.w	r3, r3, #1
 8002734:	613b      	str	r3, [r7, #16]
 8002736:	693b      	ldr	r3, [r7, #16]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8002738:	230c      	movs	r3, #12
 800273a:	66fb      	str	r3, [r7, #108]	; 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800273c:	2302      	movs	r3, #2
 800273e:	673b      	str	r3, [r7, #112]	; 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002740:	2300      	movs	r3, #0
 8002742:	677b      	str	r3, [r7, #116]	; 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002744:	2300      	movs	r3, #0
 8002746:	67bb      	str	r3, [r7, #120]	; 0x78
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002748:	2307      	movs	r3, #7
 800274a:	67fb      	str	r3, [r7, #124]	; 0x7c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800274c:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8002750:	4619      	mov	r1, r3
 8002752:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002756:	f002 f9b9 	bl	8004acc <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 800275a:	2200      	movs	r2, #0
 800275c:	2100      	movs	r1, #0
 800275e:	2026      	movs	r0, #38	; 0x26
 8002760:	f001 fdca 	bl	80042f8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8002764:	2026      	movs	r0, #38	; 0x26
 8002766:	f001 fde1 	bl	800432c <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 800276a:	e03b      	b.n	80027e4 <HAL_UART_MspInit+0x128>
  else if(uartHandle->Instance==USART3)
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	681b      	ldr	r3, [r3, #0]
 8002770:	4a20      	ldr	r2, [pc, #128]	; (80027f4 <HAL_UART_MspInit+0x138>)
 8002772:	4293      	cmp	r3, r2
 8002774:	d136      	bne.n	80027e4 <HAL_UART_MspInit+0x128>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8002776:	2304      	movs	r3, #4
 8002778:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 800277a:	2300      	movs	r3, #0
 800277c:	627b      	str	r3, [r7, #36]	; 0x24
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800277e:	f107 0318 	add.w	r3, r7, #24
 8002782:	4618      	mov	r0, r3
 8002784:	f003 f97a 	bl	8005a7c <HAL_RCCEx_PeriphCLKConfig>
 8002788:	4603      	mov	r3, r0
 800278a:	2b00      	cmp	r3, #0
 800278c:	d001      	beq.n	8002792 <HAL_UART_MspInit+0xd6>
      Error_Handler();
 800278e:	f7ff f80f 	bl	80017b0 <Error_Handler>
    __HAL_RCC_USART3_CLK_ENABLE();
 8002792:	4b17      	ldr	r3, [pc, #92]	; (80027f0 <HAL_UART_MspInit+0x134>)
 8002794:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002796:	4a16      	ldr	r2, [pc, #88]	; (80027f0 <HAL_UART_MspInit+0x134>)
 8002798:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800279c:	6593      	str	r3, [r2, #88]	; 0x58
 800279e:	4b14      	ldr	r3, [pc, #80]	; (80027f0 <HAL_UART_MspInit+0x134>)
 80027a0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80027a2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80027a6:	60fb      	str	r3, [r7, #12]
 80027a8:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80027aa:	4b11      	ldr	r3, [pc, #68]	; (80027f0 <HAL_UART_MspInit+0x134>)
 80027ac:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80027ae:	4a10      	ldr	r2, [pc, #64]	; (80027f0 <HAL_UART_MspInit+0x134>)
 80027b0:	f043 0304 	orr.w	r3, r3, #4
 80027b4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80027b6:	4b0e      	ldr	r3, [pc, #56]	; (80027f0 <HAL_UART_MspInit+0x134>)
 80027b8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80027ba:	f003 0304 	and.w	r3, r3, #4
 80027be:	60bb      	str	r3, [r7, #8]
 80027c0:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 80027c2:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 80027c6:	66fb      	str	r3, [r7, #108]	; 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80027c8:	2302      	movs	r3, #2
 80027ca:	673b      	str	r3, [r7, #112]	; 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80027cc:	2300      	movs	r3, #0
 80027ce:	677b      	str	r3, [r7, #116]	; 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80027d0:	2300      	movs	r3, #0
 80027d2:	67bb      	str	r3, [r7, #120]	; 0x78
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80027d4:	2307      	movs	r3, #7
 80027d6:	67fb      	str	r3, [r7, #124]	; 0x7c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80027d8:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 80027dc:	4619      	mov	r1, r3
 80027de:	4806      	ldr	r0, [pc, #24]	; (80027f8 <HAL_UART_MspInit+0x13c>)
 80027e0:	f002 f974 	bl	8004acc <HAL_GPIO_Init>
}
 80027e4:	bf00      	nop
 80027e6:	3780      	adds	r7, #128	; 0x80
 80027e8:	46bd      	mov	sp, r7
 80027ea:	bd80      	pop	{r7, pc}
 80027ec:	40004400 	.word	0x40004400
 80027f0:	40021000 	.word	0x40021000
 80027f4:	40004800 	.word	0x40004800
 80027f8:	48000800 	.word	0x48000800

080027fc <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80027fc:	480d      	ldr	r0, [pc, #52]	; (8002834 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80027fe:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002800:	480d      	ldr	r0, [pc, #52]	; (8002838 <LoopForever+0x6>)
  ldr r1, =_edata
 8002802:	490e      	ldr	r1, [pc, #56]	; (800283c <LoopForever+0xa>)
  ldr r2, =_sidata
 8002804:	4a0e      	ldr	r2, [pc, #56]	; (8002840 <LoopForever+0xe>)
  movs r3, #0
 8002806:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8002808:	e002      	b.n	8002810 <LoopCopyDataInit>

0800280a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800280a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800280c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800280e:	3304      	adds	r3, #4

08002810 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002810:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002812:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002814:	d3f9      	bcc.n	800280a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002816:	4a0b      	ldr	r2, [pc, #44]	; (8002844 <LoopForever+0x12>)
  ldr r4, =_ebss
 8002818:	4c0b      	ldr	r4, [pc, #44]	; (8002848 <LoopForever+0x16>)
  movs r3, #0
 800281a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800281c:	e001      	b.n	8002822 <LoopFillZerobss>

0800281e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800281e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002820:	3204      	adds	r2, #4

08002822 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002822:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002824:	d3fb      	bcc.n	800281e <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8002826:	f7ff fbc9 	bl	8001fbc <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800282a:	f008 fbbd 	bl	800afa8 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800282e:	f7fe ff39 	bl	80016a4 <main>

08002832 <LoopForever>:

LoopForever:
    b LoopForever
 8002832:	e7fe      	b.n	8002832 <LoopForever>
  ldr   r0, =_estack
 8002834:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002838:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800283c:	200002a8 	.word	0x200002a8
  ldr r2, =_sidata
 8002840:	0800d5b8 	.word	0x0800d5b8
  ldr r2, =_sbss
 8002844:	200002a8 	.word	0x200002a8
  ldr r4, =_ebss
 8002848:	20000864 	.word	0x20000864

0800284c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 800284c:	e7fe      	b.n	800284c <ADC1_2_IRQHandler>

0800284e <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800284e:	b580      	push	{r7, lr}
 8002850:	b082      	sub	sp, #8
 8002852:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8002854:	2300      	movs	r3, #0
 8002856:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002858:	2003      	movs	r0, #3
 800285a:	f001 fd42 	bl	80042e2 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800285e:	200f      	movs	r0, #15
 8002860:	f7ff f9ec 	bl	8001c3c <HAL_InitTick>
 8002864:	4603      	mov	r3, r0
 8002866:	2b00      	cmp	r3, #0
 8002868:	d002      	beq.n	8002870 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 800286a:	2301      	movs	r3, #1
 800286c:	71fb      	strb	r3, [r7, #7]
 800286e:	e001      	b.n	8002874 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8002870:	f7ff f9c0 	bl	8001bf4 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8002874:	79fb      	ldrb	r3, [r7, #7]

}
 8002876:	4618      	mov	r0, r3
 8002878:	3708      	adds	r7, #8
 800287a:	46bd      	mov	sp, r7
 800287c:	bd80      	pop	{r7, pc}
	...

08002880 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002880:	b480      	push	{r7}
 8002882:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002884:	4b05      	ldr	r3, [pc, #20]	; (800289c <HAL_IncTick+0x1c>)
 8002886:	681a      	ldr	r2, [r3, #0]
 8002888:	4b05      	ldr	r3, [pc, #20]	; (80028a0 <HAL_IncTick+0x20>)
 800288a:	681b      	ldr	r3, [r3, #0]
 800288c:	4413      	add	r3, r2
 800288e:	4a03      	ldr	r2, [pc, #12]	; (800289c <HAL_IncTick+0x1c>)
 8002890:	6013      	str	r3, [r2, #0]
}
 8002892:	bf00      	nop
 8002894:	46bd      	mov	sp, r7
 8002896:	f85d 7b04 	ldr.w	r7, [sp], #4
 800289a:	4770      	bx	lr
 800289c:	20000714 	.word	0x20000714
 80028a0:	200000dc 	.word	0x200000dc

080028a4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80028a4:	b480      	push	{r7}
 80028a6:	af00      	add	r7, sp, #0
  return uwTick;
 80028a8:	4b03      	ldr	r3, [pc, #12]	; (80028b8 <HAL_GetTick+0x14>)
 80028aa:	681b      	ldr	r3, [r3, #0]
}
 80028ac:	4618      	mov	r0, r3
 80028ae:	46bd      	mov	sp, r7
 80028b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028b4:	4770      	bx	lr
 80028b6:	bf00      	nop
 80028b8:	20000714 	.word	0x20000714

080028bc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80028bc:	b580      	push	{r7, lr}
 80028be:	b084      	sub	sp, #16
 80028c0:	af00      	add	r7, sp, #0
 80028c2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80028c4:	f7ff ffee 	bl	80028a4 <HAL_GetTick>
 80028c8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80028ce:	68fb      	ldr	r3, [r7, #12]
 80028d0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80028d4:	d004      	beq.n	80028e0 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 80028d6:	4b09      	ldr	r3, [pc, #36]	; (80028fc <HAL_Delay+0x40>)
 80028d8:	681b      	ldr	r3, [r3, #0]
 80028da:	68fa      	ldr	r2, [r7, #12]
 80028dc:	4413      	add	r3, r2
 80028de:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80028e0:	bf00      	nop
 80028e2:	f7ff ffdf 	bl	80028a4 <HAL_GetTick>
 80028e6:	4602      	mov	r2, r0
 80028e8:	68bb      	ldr	r3, [r7, #8]
 80028ea:	1ad3      	subs	r3, r2, r3
 80028ec:	68fa      	ldr	r2, [r7, #12]
 80028ee:	429a      	cmp	r2, r3
 80028f0:	d8f7      	bhi.n	80028e2 <HAL_Delay+0x26>
  {
  }
}
 80028f2:	bf00      	nop
 80028f4:	bf00      	nop
 80028f6:	3710      	adds	r7, #16
 80028f8:	46bd      	mov	sp, r7
 80028fa:	bd80      	pop	{r7, pc}
 80028fc:	200000dc 	.word	0x200000dc

08002900 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8002900:	b480      	push	{r7}
 8002902:	b083      	sub	sp, #12
 8002904:	af00      	add	r7, sp, #0
 8002906:	6078      	str	r0, [r7, #4]
 8002908:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	689b      	ldr	r3, [r3, #8]
 800290e:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 8002912:	683b      	ldr	r3, [r7, #0]
 8002914:	431a      	orrs	r2, r3
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	609a      	str	r2, [r3, #8]
}
 800291a:	bf00      	nop
 800291c:	370c      	adds	r7, #12
 800291e:	46bd      	mov	sp, r7
 8002920:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002924:	4770      	bx	lr

08002926 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8002926:	b480      	push	{r7}
 8002928:	b083      	sub	sp, #12
 800292a:	af00      	add	r7, sp, #0
 800292c:	6078      	str	r0, [r7, #4]
 800292e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	689b      	ldr	r3, [r3, #8]
 8002934:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 8002938:	683b      	ldr	r3, [r7, #0]
 800293a:	431a      	orrs	r2, r3
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	609a      	str	r2, [r3, #8]
}
 8002940:	bf00      	nop
 8002942:	370c      	adds	r7, #12
 8002944:	46bd      	mov	sp, r7
 8002946:	f85d 7b04 	ldr.w	r7, [sp], #4
 800294a:	4770      	bx	lr

0800294c <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 800294c:	b480      	push	{r7}
 800294e:	b083      	sub	sp, #12
 8002950:	af00      	add	r7, sp, #0
 8002952:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	689b      	ldr	r3, [r3, #8]
 8002958:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 800295c:	4618      	mov	r0, r3
 800295e:	370c      	adds	r7, #12
 8002960:	46bd      	mov	sp, r7
 8002962:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002966:	4770      	bx	lr

08002968 <LL_ADC_SetOffset>:
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles (fADC) to convert in 12-bit resolution.\n
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8002968:	b480      	push	{r7}
 800296a:	b087      	sub	sp, #28
 800296c:	af00      	add	r7, sp, #0
 800296e:	60f8      	str	r0, [r7, #12]
 8002970:	60b9      	str	r1, [r7, #8]
 8002972:	607a      	str	r2, [r7, #4]
 8002974:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002976:	68fb      	ldr	r3, [r7, #12]
 8002978:	3360      	adds	r3, #96	; 0x60
 800297a:	461a      	mov	r2, r3
 800297c:	68bb      	ldr	r3, [r7, #8]
 800297e:	009b      	lsls	r3, r3, #2
 8002980:	4413      	add	r3, r2
 8002982:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002984:	697b      	ldr	r3, [r7, #20]
 8002986:	681a      	ldr	r2, [r3, #0]
 8002988:	4b08      	ldr	r3, [pc, #32]	; (80029ac <LL_ADC_SetOffset+0x44>)
 800298a:	4013      	ands	r3, r2
 800298c:	687a      	ldr	r2, [r7, #4]
 800298e:	f002 41f8 	and.w	r1, r2, #2080374784	; 0x7c000000
 8002992:	683a      	ldr	r2, [r7, #0]
 8002994:	430a      	orrs	r2, r1
 8002996:	4313      	orrs	r3, r2
 8002998:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 800299c:	697b      	ldr	r3, [r7, #20]
 800299e:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 80029a0:	bf00      	nop
 80029a2:	371c      	adds	r7, #28
 80029a4:	46bd      	mov	sp, r7
 80029a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029aa:	4770      	bx	lr
 80029ac:	03fff000 	.word	0x03fff000

080029b0 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4, 5, 7) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(ADC_TypeDef *ADCx, uint32_t Offsety)
{
 80029b0:	b480      	push	{r7}
 80029b2:	b085      	sub	sp, #20
 80029b4:	af00      	add	r7, sp, #0
 80029b6:	6078      	str	r0, [r7, #4]
 80029b8:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	3360      	adds	r3, #96	; 0x60
 80029be:	461a      	mov	r2, r3
 80029c0:	683b      	ldr	r3, [r7, #0]
 80029c2:	009b      	lsls	r3, r3, #2
 80029c4:	4413      	add	r3, r2
 80029c6:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 80029c8:	68fb      	ldr	r3, [r7, #12]
 80029ca:	681b      	ldr	r3, [r3, #0]
 80029cc:	f003 43f8 	and.w	r3, r3, #2080374784	; 0x7c000000
}
 80029d0:	4618      	mov	r0, r3
 80029d2:	3714      	adds	r7, #20
 80029d4:	46bd      	mov	sp, r7
 80029d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029da:	4770      	bx	lr

080029dc <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 80029dc:	b480      	push	{r7}
 80029de:	b087      	sub	sp, #28
 80029e0:	af00      	add	r7, sp, #0
 80029e2:	60f8      	str	r0, [r7, #12]
 80029e4:	60b9      	str	r1, [r7, #8]
 80029e6:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80029e8:	68fb      	ldr	r3, [r7, #12]
 80029ea:	3360      	adds	r3, #96	; 0x60
 80029ec:	461a      	mov	r2, r3
 80029ee:	68bb      	ldr	r3, [r7, #8]
 80029f0:	009b      	lsls	r3, r3, #2
 80029f2:	4413      	add	r3, r2
 80029f4:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80029f6:	697b      	ldr	r3, [r7, #20]
 80029f8:	681b      	ldr	r3, [r3, #0]
 80029fa:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	431a      	orrs	r2, r3
 8002a02:	697b      	ldr	r3, [r7, #20]
 8002a04:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8002a06:	bf00      	nop
 8002a08:	371c      	adds	r7, #28
 8002a0a:	46bd      	mov	sp, r7
 8002a0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a10:	4770      	bx	lr

08002a12 <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 8002a12:	b480      	push	{r7}
 8002a14:	b087      	sub	sp, #28
 8002a16:	af00      	add	r7, sp, #0
 8002a18:	60f8      	str	r0, [r7, #12]
 8002a1a:	60b9      	str	r1, [r7, #8]
 8002a1c:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002a1e:	68fb      	ldr	r3, [r7, #12]
 8002a20:	3360      	adds	r3, #96	; 0x60
 8002a22:	461a      	mov	r2, r3
 8002a24:	68bb      	ldr	r3, [r7, #8]
 8002a26:	009b      	lsls	r3, r3, #2
 8002a28:	4413      	add	r3, r2
 8002a2a:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002a2c:	697b      	ldr	r3, [r7, #20]
 8002a2e:	681b      	ldr	r3, [r3, #0]
 8002a30:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	431a      	orrs	r2, r3
 8002a38:	697b      	ldr	r3, [r7, #20]
 8002a3a:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSETPOS,
             OffsetSign);
}
 8002a3c:	bf00      	nop
 8002a3e:	371c      	adds	r7, #28
 8002a40:	46bd      	mov	sp, r7
 8002a42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a46:	4770      	bx	lr

08002a48 <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 8002a48:	b480      	push	{r7}
 8002a4a:	b087      	sub	sp, #28
 8002a4c:	af00      	add	r7, sp, #0
 8002a4e:	60f8      	str	r0, [r7, #12]
 8002a50:	60b9      	str	r1, [r7, #8]
 8002a52:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002a54:	68fb      	ldr	r3, [r7, #12]
 8002a56:	3360      	adds	r3, #96	; 0x60
 8002a58:	461a      	mov	r2, r3
 8002a5a:	68bb      	ldr	r3, [r7, #8]
 8002a5c:	009b      	lsls	r3, r3, #2
 8002a5e:	4413      	add	r3, r2
 8002a60:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002a62:	697b      	ldr	r3, [r7, #20]
 8002a64:	681b      	ldr	r3, [r3, #0]
 8002a66:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	431a      	orrs	r2, r3
 8002a6e:	697b      	ldr	r3, [r7, #20]
 8002a70:	601a      	str	r2, [r3, #0]
             ADC_OFR1_SATEN,
             OffsetSaturation);
}
 8002a72:	bf00      	nop
 8002a74:	371c      	adds	r7, #28
 8002a76:	46bd      	mov	sp, r7
 8002a78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a7c:	4770      	bx	lr

08002a7e <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 8002a7e:	b480      	push	{r7}
 8002a80:	b083      	sub	sp, #12
 8002a82:	af00      	add	r7, sp, #0
 8002a84:	6078      	str	r0, [r7, #4]
 8002a86:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	695b      	ldr	r3, [r3, #20]
 8002a8c:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8002a90:	683b      	ldr	r3, [r7, #0]
 8002a92:	431a      	orrs	r2, r3
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	615a      	str	r2, [r3, #20]
}
 8002a98:	bf00      	nop
 8002a9a:	370c      	adds	r7, #12
 8002a9c:	46bd      	mov	sp, r7
 8002a9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aa2:	4770      	bx	lr

08002aa4 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 8002aa4:	b480      	push	{r7}
 8002aa6:	b083      	sub	sp, #12
 8002aa8:	af00      	add	r7, sp, #0
 8002aaa:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	68db      	ldr	r3, [r3, #12]
 8002ab0:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8002ab4:	2b00      	cmp	r3, #0
 8002ab6:	d101      	bne.n	8002abc <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8002ab8:	2301      	movs	r3, #1
 8002aba:	e000      	b.n	8002abe <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8002abc:	2300      	movs	r3, #0
}
 8002abe:	4618      	mov	r0, r3
 8002ac0:	370c      	adds	r7, #12
 8002ac2:	46bd      	mov	sp, r7
 8002ac4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ac8:	4770      	bx	lr

08002aca <LL_ADC_REG_SetSequencerRanks>:
  *         (8) On STM32G4, fast channel allows: 2.5 (sampling) + 12.5 (conversion) = 15 ADC clock cycles (fADC) to convert in 12-bit resolution.
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles (fADC) to convert in 12-bit resolution.\n
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8002aca:	b480      	push	{r7}
 8002acc:	b087      	sub	sp, #28
 8002ace:	af00      	add	r7, sp, #0
 8002ad0:	60f8      	str	r0, [r7, #12]
 8002ad2:	60b9      	str	r1, [r7, #8]
 8002ad4:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 8002ad6:	68fb      	ldr	r3, [r7, #12]
 8002ad8:	3330      	adds	r3, #48	; 0x30
 8002ada:	461a      	mov	r2, r3
 8002adc:	68bb      	ldr	r3, [r7, #8]
 8002ade:	0a1b      	lsrs	r3, r3, #8
 8002ae0:	009b      	lsls	r3, r3, #2
 8002ae2:	f003 030c 	and.w	r3, r3, #12
 8002ae6:	4413      	add	r3, r2
 8002ae8:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002aea:	697b      	ldr	r3, [r7, #20]
 8002aec:	681a      	ldr	r2, [r3, #0]
 8002aee:	68bb      	ldr	r3, [r7, #8]
 8002af0:	f003 031f 	and.w	r3, r3, #31
 8002af4:	211f      	movs	r1, #31
 8002af6:	fa01 f303 	lsl.w	r3, r1, r3
 8002afa:	43db      	mvns	r3, r3
 8002afc:	401a      	ands	r2, r3
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	0e9b      	lsrs	r3, r3, #26
 8002b02:	f003 011f 	and.w	r1, r3, #31
 8002b06:	68bb      	ldr	r3, [r7, #8]
 8002b08:	f003 031f 	and.w	r3, r3, #31
 8002b0c:	fa01 f303 	lsl.w	r3, r1, r3
 8002b10:	431a      	orrs	r2, r3
 8002b12:	697b      	ldr	r3, [r7, #20]
 8002b14:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8002b16:	bf00      	nop
 8002b18:	371c      	adds	r7, #28
 8002b1a:	46bd      	mov	sp, r7
 8002b1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b20:	4770      	bx	lr

08002b22 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8002b22:	b480      	push	{r7}
 8002b24:	b087      	sub	sp, #28
 8002b26:	af00      	add	r7, sp, #0
 8002b28:	60f8      	str	r0, [r7, #12]
 8002b2a:	60b9      	str	r1, [r7, #8]
 8002b2c:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8002b2e:	68fb      	ldr	r3, [r7, #12]
 8002b30:	3314      	adds	r3, #20
 8002b32:	461a      	mov	r2, r3
 8002b34:	68bb      	ldr	r3, [r7, #8]
 8002b36:	0e5b      	lsrs	r3, r3, #25
 8002b38:	009b      	lsls	r3, r3, #2
 8002b3a:	f003 0304 	and.w	r3, r3, #4
 8002b3e:	4413      	add	r3, r2
 8002b40:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002b42:	697b      	ldr	r3, [r7, #20]
 8002b44:	681a      	ldr	r2, [r3, #0]
 8002b46:	68bb      	ldr	r3, [r7, #8]
 8002b48:	0d1b      	lsrs	r3, r3, #20
 8002b4a:	f003 031f 	and.w	r3, r3, #31
 8002b4e:	2107      	movs	r1, #7
 8002b50:	fa01 f303 	lsl.w	r3, r1, r3
 8002b54:	43db      	mvns	r3, r3
 8002b56:	401a      	ands	r2, r3
 8002b58:	68bb      	ldr	r3, [r7, #8]
 8002b5a:	0d1b      	lsrs	r3, r3, #20
 8002b5c:	f003 031f 	and.w	r3, r3, #31
 8002b60:	6879      	ldr	r1, [r7, #4]
 8002b62:	fa01 f303 	lsl.w	r3, r1, r3
 8002b66:	431a      	orrs	r2, r3
 8002b68:	697b      	ldr	r3, [r7, #20]
 8002b6a:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8002b6c:	bf00      	nop
 8002b6e:	371c      	adds	r7, #28
 8002b70:	46bd      	mov	sp, r7
 8002b72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b76:	4770      	bx	lr

08002b78 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8002b78:	b480      	push	{r7}
 8002b7a:	b085      	sub	sp, #20
 8002b7c:	af00      	add	r7, sp, #0
 8002b7e:	60f8      	str	r0, [r7, #12]
 8002b80:	60b9      	str	r1, [r7, #8]
 8002b82:	607a      	str	r2, [r7, #4]
  /* Bits for single or differential mode selection for each channel are set  */
  /* to 1 only when the differential mode is selected, and to 0 when the      */
  /* single mode is selected.                                                 */
  
  if (SingleDiff == LL_ADC_DIFFERENTIAL_ENDED)
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	4a0f      	ldr	r2, [pc, #60]	; (8002bc4 <LL_ADC_SetChannelSingleDiff+0x4c>)
 8002b88:	4293      	cmp	r3, r2
 8002b8a:	d10a      	bne.n	8002ba2 <LL_ADC_SetChannelSingleDiff+0x2a>
  {
    SET_BIT(ADCx->DIFSEL,
 8002b8c:	68fb      	ldr	r3, [r7, #12]
 8002b8e:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 8002b92:	68bb      	ldr	r3, [r7, #8]
 8002b94:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002b98:	431a      	orrs	r2, r3
 8002b9a:	68fb      	ldr	r3, [r7, #12]
 8002b9c:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
  else
  {
    CLEAR_BIT(ADCx->DIFSEL,
            Channel & ADC_SINGLEDIFF_CHANNEL_MASK);
  }
}
 8002ba0:	e00a      	b.n	8002bb8 <LL_ADC_SetChannelSingleDiff+0x40>
    CLEAR_BIT(ADCx->DIFSEL,
 8002ba2:	68fb      	ldr	r3, [r7, #12]
 8002ba4:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 8002ba8:	68bb      	ldr	r3, [r7, #8]
 8002baa:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002bae:	43db      	mvns	r3, r3
 8002bb0:	401a      	ands	r2, r3
 8002bb2:	68fb      	ldr	r3, [r7, #12]
 8002bb4:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
}
 8002bb8:	bf00      	nop
 8002bba:	3714      	adds	r7, #20
 8002bbc:	46bd      	mov	sp, r7
 8002bbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bc2:	4770      	bx	lr
 8002bc4:	407f0000 	.word	0x407f0000

08002bc8 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8002bc8:	b480      	push	{r7}
 8002bca:	b083      	sub	sp, #12
 8002bcc:	af00      	add	r7, sp, #0
 8002bce:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	689b      	ldr	r3, [r3, #8]
 8002bd4:	f003 031f 	and.w	r3, r3, #31
}
 8002bd8:	4618      	mov	r0, r3
 8002bda:	370c      	adds	r7, #12
 8002bdc:	46bd      	mov	sp, r7
 8002bde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002be2:	4770      	bx	lr

08002be4 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8002be4:	b480      	push	{r7}
 8002be6:	b083      	sub	sp, #12
 8002be8:	af00      	add	r7, sp, #0
 8002bea:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	689b      	ldr	r3, [r3, #8]
 8002bf0:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 8002bf4:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8002bf8:	687a      	ldr	r2, [r7, #4]
 8002bfa:	6093      	str	r3, [r2, #8]
}
 8002bfc:	bf00      	nop
 8002bfe:	370c      	adds	r7, #12
 8002c00:	46bd      	mov	sp, r7
 8002c02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c06:	4770      	bx	lr

08002c08 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(ADC_TypeDef *ADCx)
{
 8002c08:	b480      	push	{r7}
 8002c0a:	b083      	sub	sp, #12
 8002c0c:	af00      	add	r7, sp, #0
 8002c0e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	689b      	ldr	r3, [r3, #8]
 8002c14:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8002c18:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8002c1c:	d101      	bne.n	8002c22 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8002c1e:	2301      	movs	r3, #1
 8002c20:	e000      	b.n	8002c24 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8002c22:	2300      	movs	r3, #0
}
 8002c24:	4618      	mov	r0, r3
 8002c26:	370c      	adds	r7, #12
 8002c28:	46bd      	mov	sp, r7
 8002c2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c2e:	4770      	bx	lr

08002c30 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8002c30:	b480      	push	{r7}
 8002c32:	b083      	sub	sp, #12
 8002c34:	af00      	add	r7, sp, #0
 8002c36:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	689b      	ldr	r3, [r3, #8]
 8002c3c:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 8002c40:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8002c44:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8002c4c:	bf00      	nop
 8002c4e:	370c      	adds	r7, #12
 8002c50:	46bd      	mov	sp, r7
 8002c52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c56:	4770      	bx	lr

08002c58 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 8002c58:	b480      	push	{r7}
 8002c5a:	b083      	sub	sp, #12
 8002c5c:	af00      	add	r7, sp, #0
 8002c5e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	689b      	ldr	r3, [r3, #8]
 8002c64:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002c68:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8002c6c:	d101      	bne.n	8002c72 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8002c6e:	2301      	movs	r3, #1
 8002c70:	e000      	b.n	8002c74 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8002c72:	2300      	movs	r3, #0
}
 8002c74:	4618      	mov	r0, r3
 8002c76:	370c      	adds	r7, #12
 8002c78:	46bd      	mov	sp, r7
 8002c7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c7e:	4770      	bx	lr

08002c80 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8002c80:	b480      	push	{r7}
 8002c82:	b083      	sub	sp, #12
 8002c84:	af00      	add	r7, sp, #0
 8002c86:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	689b      	ldr	r3, [r3, #8]
 8002c8c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8002c90:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8002c94:	f043 0201 	orr.w	r2, r3, #1
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8002c9c:	bf00      	nop
 8002c9e:	370c      	adds	r7, #12
 8002ca0:	46bd      	mov	sp, r7
 8002ca2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ca6:	4770      	bx	lr

08002ca8 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 8002ca8:	b480      	push	{r7}
 8002caa:	b083      	sub	sp, #12
 8002cac:	af00      	add	r7, sp, #0
 8002cae:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	689b      	ldr	r3, [r3, #8]
 8002cb4:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8002cb8:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8002cbc:	f043 0202 	orr.w	r2, r3, #2
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 8002cc4:	bf00      	nop
 8002cc6:	370c      	adds	r7, #12
 8002cc8:	46bd      	mov	sp, r7
 8002cca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cce:	4770      	bx	lr

08002cd0 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 8002cd0:	b480      	push	{r7}
 8002cd2:	b083      	sub	sp, #12
 8002cd4:	af00      	add	r7, sp, #0
 8002cd6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	689b      	ldr	r3, [r3, #8]
 8002cdc:	f003 0301 	and.w	r3, r3, #1
 8002ce0:	2b01      	cmp	r3, #1
 8002ce2:	d101      	bne.n	8002ce8 <LL_ADC_IsEnabled+0x18>
 8002ce4:	2301      	movs	r3, #1
 8002ce6:	e000      	b.n	8002cea <LL_ADC_IsEnabled+0x1a>
 8002ce8:	2300      	movs	r3, #0
}
 8002cea:	4618      	mov	r0, r3
 8002cec:	370c      	adds	r7, #12
 8002cee:	46bd      	mov	sp, r7
 8002cf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cf4:	4770      	bx	lr

08002cf6 <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(ADC_TypeDef *ADCx)
{
 8002cf6:	b480      	push	{r7}
 8002cf8:	b083      	sub	sp, #12
 8002cfa:	af00      	add	r7, sp, #0
 8002cfc:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	689b      	ldr	r3, [r3, #8]
 8002d02:	f003 0302 	and.w	r3, r3, #2
 8002d06:	2b02      	cmp	r3, #2
 8002d08:	d101      	bne.n	8002d0e <LL_ADC_IsDisableOngoing+0x18>
 8002d0a:	2301      	movs	r3, #1
 8002d0c:	e000      	b.n	8002d10 <LL_ADC_IsDisableOngoing+0x1a>
 8002d0e:	2300      	movs	r3, #0
}
 8002d10:	4618      	mov	r0, r3
 8002d12:	370c      	adds	r7, #12
 8002d14:	46bd      	mov	sp, r7
 8002d16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d1a:	4770      	bx	lr

08002d1c <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8002d1c:	b480      	push	{r7}
 8002d1e:	b083      	sub	sp, #12
 8002d20:	af00      	add	r7, sp, #0
 8002d22:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	689b      	ldr	r3, [r3, #8]
 8002d28:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8002d2c:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8002d30:	f043 0204 	orr.w	r2, r3, #4
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8002d38:	bf00      	nop
 8002d3a:	370c      	adds	r7, #12
 8002d3c:	46bd      	mov	sp, r7
 8002d3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d42:	4770      	bx	lr

08002d44 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8002d44:	b480      	push	{r7}
 8002d46:	b083      	sub	sp, #12
 8002d48:	af00      	add	r7, sp, #0
 8002d4a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	689b      	ldr	r3, [r3, #8]
 8002d50:	f003 0304 	and.w	r3, r3, #4
 8002d54:	2b04      	cmp	r3, #4
 8002d56:	d101      	bne.n	8002d5c <LL_ADC_REG_IsConversionOngoing+0x18>
 8002d58:	2301      	movs	r3, #1
 8002d5a:	e000      	b.n	8002d5e <LL_ADC_REG_IsConversionOngoing+0x1a>
 8002d5c:	2300      	movs	r3, #0
}
 8002d5e:	4618      	mov	r0, r3
 8002d60:	370c      	adds	r7, #12
 8002d62:	46bd      	mov	sp, r7
 8002d64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d68:	4770      	bx	lr

08002d6a <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8002d6a:	b480      	push	{r7}
 8002d6c:	b083      	sub	sp, #12
 8002d6e:	af00      	add	r7, sp, #0
 8002d70:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	689b      	ldr	r3, [r3, #8]
 8002d76:	f003 0308 	and.w	r3, r3, #8
 8002d7a:	2b08      	cmp	r3, #8
 8002d7c:	d101      	bne.n	8002d82 <LL_ADC_INJ_IsConversionOngoing+0x18>
 8002d7e:	2301      	movs	r3, #1
 8002d80:	e000      	b.n	8002d84 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8002d82:	2300      	movs	r3, #0
}
 8002d84:	4618      	mov	r0, r3
 8002d86:	370c      	adds	r7, #12
 8002d88:	46bd      	mov	sp, r7
 8002d8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d8e:	4770      	bx	lr

08002d90 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002d90:	b590      	push	{r4, r7, lr}
 8002d92:	b089      	sub	sp, #36	; 0x24
 8002d94:	af00      	add	r7, sp, #0
 8002d96:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002d98:	2300      	movs	r3, #0
 8002d9a:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8002d9c:	2300      	movs	r3, #0
 8002d9e:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	2b00      	cmp	r3, #0
 8002da4:	d101      	bne.n	8002daa <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8002da6:	2301      	movs	r3, #1
 8002da8:	e1af      	b.n	800310a <HAL_ADC_Init+0x37a>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	695b      	ldr	r3, [r3, #20]
 8002dae:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002db4:	2b00      	cmp	r3, #0
 8002db6:	d109      	bne.n	8002dcc <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002db8:	6878      	ldr	r0, [r7, #4]
 8002dba:	f7fe f98b 	bl	80010d4 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	2200      	movs	r2, #0
 8002dc2:	661a      	str	r2, [r3, #96]	; 0x60

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	2200      	movs	r2, #0
 8002dc8:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	681b      	ldr	r3, [r3, #0]
 8002dd0:	4618      	mov	r0, r3
 8002dd2:	f7ff ff19 	bl	8002c08 <LL_ADC_IsDeepPowerDownEnabled>
 8002dd6:	4603      	mov	r3, r0
 8002dd8:	2b00      	cmp	r3, #0
 8002dda:	d004      	beq.n	8002de6 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	681b      	ldr	r3, [r3, #0]
 8002de0:	4618      	mov	r0, r3
 8002de2:	f7ff feff 	bl	8002be4 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	681b      	ldr	r3, [r3, #0]
 8002dea:	4618      	mov	r0, r3
 8002dec:	f7ff ff34 	bl	8002c58 <LL_ADC_IsInternalRegulatorEnabled>
 8002df0:	4603      	mov	r3, r0
 8002df2:	2b00      	cmp	r3, #0
 8002df4:	d115      	bne.n	8002e22 <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	681b      	ldr	r3, [r3, #0]
 8002dfa:	4618      	mov	r0, r3
 8002dfc:	f7ff ff18 	bl	8002c30 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002e00:	4b9f      	ldr	r3, [pc, #636]	; (8003080 <HAL_ADC_Init+0x2f0>)
 8002e02:	681b      	ldr	r3, [r3, #0]
 8002e04:	099b      	lsrs	r3, r3, #6
 8002e06:	4a9f      	ldr	r2, [pc, #636]	; (8003084 <HAL_ADC_Init+0x2f4>)
 8002e08:	fba2 2303 	umull	r2, r3, r2, r3
 8002e0c:	099b      	lsrs	r3, r3, #6
 8002e0e:	3301      	adds	r3, #1
 8002e10:	005b      	lsls	r3, r3, #1
 8002e12:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8002e14:	e002      	b.n	8002e1c <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 8002e16:	68bb      	ldr	r3, [r7, #8]
 8002e18:	3b01      	subs	r3, #1
 8002e1a:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8002e1c:	68bb      	ldr	r3, [r7, #8]
 8002e1e:	2b00      	cmp	r3, #0
 8002e20:	d1f9      	bne.n	8002e16 <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	681b      	ldr	r3, [r3, #0]
 8002e26:	4618      	mov	r0, r3
 8002e28:	f7ff ff16 	bl	8002c58 <LL_ADC_IsInternalRegulatorEnabled>
 8002e2c:	4603      	mov	r3, r0
 8002e2e:	2b00      	cmp	r3, #0
 8002e30:	d10d      	bne.n	8002e4e <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002e36:	f043 0210 	orr.w	r2, r3, #16
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002e42:	f043 0201 	orr.w	r2, r3, #1
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	661a      	str	r2, [r3, #96]	; 0x60

    tmp_hal_status = HAL_ERROR;
 8002e4a:	2301      	movs	r3, #1
 8002e4c:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	681b      	ldr	r3, [r3, #0]
 8002e52:	4618      	mov	r0, r3
 8002e54:	f7ff ff76 	bl	8002d44 <LL_ADC_REG_IsConversionOngoing>
 8002e58:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002e5e:	f003 0310 	and.w	r3, r3, #16
 8002e62:	2b00      	cmp	r3, #0
 8002e64:	f040 8148 	bne.w	80030f8 <HAL_ADC_Init+0x368>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8002e68:	697b      	ldr	r3, [r7, #20]
 8002e6a:	2b00      	cmp	r3, #0
 8002e6c:	f040 8144 	bne.w	80030f8 <HAL_ADC_Init+0x368>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002e74:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8002e78:	f043 0202 	orr.w	r2, r3, #2
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	65da      	str	r2, [r3, #92]	; 0x5c
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	681b      	ldr	r3, [r3, #0]
 8002e84:	4618      	mov	r0, r3
 8002e86:	f7ff ff23 	bl	8002cd0 <LL_ADC_IsEnabled>
 8002e8a:	4603      	mov	r3, r0
 8002e8c:	2b00      	cmp	r3, #0
 8002e8e:	d141      	bne.n	8002f14 <HAL_ADC_Init+0x184>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	681b      	ldr	r3, [r3, #0]
 8002e94:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002e98:	d004      	beq.n	8002ea4 <HAL_ADC_Init+0x114>
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	681b      	ldr	r3, [r3, #0]
 8002e9e:	4a7a      	ldr	r2, [pc, #488]	; (8003088 <HAL_ADC_Init+0x2f8>)
 8002ea0:	4293      	cmp	r3, r2
 8002ea2:	d10f      	bne.n	8002ec4 <HAL_ADC_Init+0x134>
 8002ea4:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8002ea8:	f7ff ff12 	bl	8002cd0 <LL_ADC_IsEnabled>
 8002eac:	4604      	mov	r4, r0
 8002eae:	4876      	ldr	r0, [pc, #472]	; (8003088 <HAL_ADC_Init+0x2f8>)
 8002eb0:	f7ff ff0e 	bl	8002cd0 <LL_ADC_IsEnabled>
 8002eb4:	4603      	mov	r3, r0
 8002eb6:	4323      	orrs	r3, r4
 8002eb8:	2b00      	cmp	r3, #0
 8002eba:	bf0c      	ite	eq
 8002ebc:	2301      	moveq	r3, #1
 8002ebe:	2300      	movne	r3, #0
 8002ec0:	b2db      	uxtb	r3, r3
 8002ec2:	e012      	b.n	8002eea <HAL_ADC_Init+0x15a>
 8002ec4:	4871      	ldr	r0, [pc, #452]	; (800308c <HAL_ADC_Init+0x2fc>)
 8002ec6:	f7ff ff03 	bl	8002cd0 <LL_ADC_IsEnabled>
 8002eca:	4604      	mov	r4, r0
 8002ecc:	4870      	ldr	r0, [pc, #448]	; (8003090 <HAL_ADC_Init+0x300>)
 8002ece:	f7ff feff 	bl	8002cd0 <LL_ADC_IsEnabled>
 8002ed2:	4603      	mov	r3, r0
 8002ed4:	431c      	orrs	r4, r3
 8002ed6:	486f      	ldr	r0, [pc, #444]	; (8003094 <HAL_ADC_Init+0x304>)
 8002ed8:	f7ff fefa 	bl	8002cd0 <LL_ADC_IsEnabled>
 8002edc:	4603      	mov	r3, r0
 8002ede:	4323      	orrs	r3, r4
 8002ee0:	2b00      	cmp	r3, #0
 8002ee2:	bf0c      	ite	eq
 8002ee4:	2301      	moveq	r3, #1
 8002ee6:	2300      	movne	r3, #0
 8002ee8:	b2db      	uxtb	r3, r3
 8002eea:	2b00      	cmp	r3, #0
 8002eec:	d012      	beq.n	8002f14 <HAL_ADC_Init+0x184>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	681b      	ldr	r3, [r3, #0]
 8002ef2:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002ef6:	d004      	beq.n	8002f02 <HAL_ADC_Init+0x172>
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	681b      	ldr	r3, [r3, #0]
 8002efc:	4a62      	ldr	r2, [pc, #392]	; (8003088 <HAL_ADC_Init+0x2f8>)
 8002efe:	4293      	cmp	r3, r2
 8002f00:	d101      	bne.n	8002f06 <HAL_ADC_Init+0x176>
 8002f02:	4a65      	ldr	r2, [pc, #404]	; (8003098 <HAL_ADC_Init+0x308>)
 8002f04:	e000      	b.n	8002f08 <HAL_ADC_Init+0x178>
 8002f06:	4a65      	ldr	r2, [pc, #404]	; (800309c <HAL_ADC_Init+0x30c>)
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	685b      	ldr	r3, [r3, #4]
 8002f0c:	4619      	mov	r1, r3
 8002f0e:	4610      	mov	r0, r2
 8002f10:	f7ff fcf6 	bl	8002900 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	7f5b      	ldrb	r3, [r3, #29]
 8002f18:	035a      	lsls	r2, r3, #13
                hadc->Init.Overrun                                                     |
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002f1e:	431a      	orrs	r2, r3
                hadc->Init.DataAlign                                                   |
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	68db      	ldr	r3, [r3, #12]
                hadc->Init.Overrun                                                     |
 8002f24:	431a      	orrs	r2, r3
                hadc->Init.Resolution                                                  |
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	689b      	ldr	r3, [r3, #8]
                hadc->Init.DataAlign                                                   |
 8002f2a:	431a      	orrs	r2, r3
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8002f32:	041b      	lsls	r3, r3, #16
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002f34:	4313      	orrs	r3, r2
 8002f36:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8002f3e:	2b01      	cmp	r3, #1
 8002f40:	d106      	bne.n	8002f50 <HAL_ADC_Init+0x1c0>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002f46:	3b01      	subs	r3, #1
 8002f48:	045b      	lsls	r3, r3, #17
 8002f4a:	69ba      	ldr	r2, [r7, #24]
 8002f4c:	4313      	orrs	r3, r2
 8002f4e:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002f54:	2b00      	cmp	r3, #0
 8002f56:	d009      	beq.n	8002f6c <HAL_ADC_Init+0x1dc>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002f5c:	f403 7278 	and.w	r2, r3, #992	; 0x3e0
                  | hadc->Init.ExternalTrigConvEdge
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f64:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8002f66:	69ba      	ldr	r2, [r7, #24]
 8002f68:	4313      	orrs	r3, r2
 8002f6a:	61bb      	str	r3, [r7, #24]
                 );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	681b      	ldr	r3, [r3, #0]
 8002f70:	68da      	ldr	r2, [r3, #12]
 8002f72:	4b4b      	ldr	r3, [pc, #300]	; (80030a0 <HAL_ADC_Init+0x310>)
 8002f74:	4013      	ands	r3, r2
 8002f76:	687a      	ldr	r2, [r7, #4]
 8002f78:	6812      	ldr	r2, [r2, #0]
 8002f7a:	69b9      	ldr	r1, [r7, #24]
 8002f7c:	430b      	orrs	r3, r1
 8002f7e:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	681b      	ldr	r3, [r3, #0]
 8002f84:	691b      	ldr	r3, [r3, #16]
 8002f86:	f023 6140 	bic.w	r1, r3, #201326592	; 0xc000000
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	681b      	ldr	r3, [r3, #0]
 8002f92:	430a      	orrs	r2, r1
 8002f94:	611a      	str	r2, [r3, #16]
    /* conversion on going on regular and injected groups:                    */
    /*  - Gain Compensation               Init.GainCompensation               */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	681b      	ldr	r3, [r3, #0]
 8002f9a:	4618      	mov	r0, r3
 8002f9c:	f7ff fed2 	bl	8002d44 <LL_ADC_REG_IsConversionOngoing>
 8002fa0:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	681b      	ldr	r3, [r3, #0]
 8002fa6:	4618      	mov	r0, r3
 8002fa8:	f7ff fedf 	bl	8002d6a <LL_ADC_INJ_IsConversionOngoing>
 8002fac:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8002fae:	693b      	ldr	r3, [r7, #16]
 8002fb0:	2b00      	cmp	r3, #0
 8002fb2:	d17f      	bne.n	80030b4 <HAL_ADC_Init+0x324>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8002fb4:	68fb      	ldr	r3, [r7, #12]
 8002fb6:	2b00      	cmp	r3, #0
 8002fb8:	d17c      	bne.n	80030b4 <HAL_ADC_Init+0x324>
       )
    {
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
                 ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	7f1b      	ldrb	r3, [r3, #28]
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 8002fbe:	039a      	lsls	r2, r3, #14
                 ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8002fc6:	005b      	lsls	r3, r3, #1
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 8002fc8:	4313      	orrs	r3, r2
 8002fca:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	681b      	ldr	r3, [r3, #0]
 8002fd0:	68db      	ldr	r3, [r3, #12]
 8002fd2:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8002fd6:	f023 0302 	bic.w	r3, r3, #2
 8002fda:	687a      	ldr	r2, [r7, #4]
 8002fdc:	6812      	ldr	r2, [r2, #0]
 8002fde:	69b9      	ldr	r1, [r7, #24]
 8002fe0:	430b      	orrs	r3, r1
 8002fe2:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.GainCompensation != 0UL)
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	691b      	ldr	r3, [r3, #16]
 8002fe8:	2b00      	cmp	r3, #0
 8002fea:	d017      	beq.n	800301c <HAL_ADC_Init+0x28c>
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	681b      	ldr	r3, [r3, #0]
 8002ff0:	691a      	ldr	r2, [r3, #16]
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	681b      	ldr	r3, [r3, #0]
 8002ff6:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8002ffa:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	681b      	ldr	r3, [r3, #0]
 8003000:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8003004:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8003008:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800300c:	687a      	ldr	r2, [r7, #4]
 800300e:	6911      	ldr	r1, [r2, #16]
 8003010:	687a      	ldr	r2, [r7, #4]
 8003012:	6812      	ldr	r2, [r2, #0]
 8003014:	430b      	orrs	r3, r1
 8003016:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
 800301a:	e013      	b.n	8003044 <HAL_ADC_Init+0x2b4>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	681b      	ldr	r3, [r3, #0]
 8003020:	691a      	ldr	r2, [r3, #16]
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	681b      	ldr	r3, [r3, #0]
 8003026:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 800302a:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	681b      	ldr	r3, [r3, #0]
 8003030:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8003034:	687a      	ldr	r2, [r7, #4]
 8003036:	6812      	ldr	r2, [r2, #0]
 8003038:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 800303c:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8003040:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800304a:	2b01      	cmp	r3, #1
 800304c:	d12a      	bne.n	80030a4 <HAL_ADC_Init+0x314>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	681b      	ldr	r3, [r3, #0]
 8003052:	691b      	ldr	r3, [r3, #16]
 8003054:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8003058:	f023 0304 	bic.w	r3, r3, #4
 800305c:	687a      	ldr	r2, [r7, #4]
 800305e:	6c51      	ldr	r1, [r2, #68]	; 0x44
 8003060:	687a      	ldr	r2, [r7, #4]
 8003062:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8003064:	4311      	orrs	r1, r2
 8003066:	687a      	ldr	r2, [r7, #4]
 8003068:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 800306a:	4311      	orrs	r1, r2
 800306c:	687a      	ldr	r2, [r7, #4]
 800306e:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8003070:	430a      	orrs	r2, r1
 8003072:	431a      	orrs	r2, r3
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	681b      	ldr	r3, [r3, #0]
 8003078:	f042 0201 	orr.w	r2, r2, #1
 800307c:	611a      	str	r2, [r3, #16]
 800307e:	e019      	b.n	80030b4 <HAL_ADC_Init+0x324>
 8003080:	200000d4 	.word	0x200000d4
 8003084:	053e2d63 	.word	0x053e2d63
 8003088:	50000100 	.word	0x50000100
 800308c:	50000400 	.word	0x50000400
 8003090:	50000500 	.word	0x50000500
 8003094:	50000600 	.word	0x50000600
 8003098:	50000300 	.word	0x50000300
 800309c:	50000700 	.word	0x50000700
 80030a0:	fff04007 	.word	0xfff04007
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	681b      	ldr	r3, [r3, #0]
 80030a8:	691a      	ldr	r2, [r3, #16]
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	681b      	ldr	r3, [r3, #0]
 80030ae:	f022 0201 	bic.w	r2, r2, #1
 80030b2:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	695b      	ldr	r3, [r3, #20]
 80030b8:	2b01      	cmp	r3, #1
 80030ba:	d10c      	bne.n	80030d6 <HAL_ADC_Init+0x346>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	681b      	ldr	r3, [r3, #0]
 80030c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80030c2:	f023 010f 	bic.w	r1, r3, #15
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	6a1b      	ldr	r3, [r3, #32]
 80030ca:	1e5a      	subs	r2, r3, #1
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	681b      	ldr	r3, [r3, #0]
 80030d0:	430a      	orrs	r2, r1
 80030d2:	631a      	str	r2, [r3, #48]	; 0x30
 80030d4:	e007      	b.n	80030e6 <HAL_ADC_Init+0x356>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	681b      	ldr	r3, [r3, #0]
 80030da:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	681b      	ldr	r3, [r3, #0]
 80030e0:	f022 020f 	bic.w	r2, r2, #15
 80030e4:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80030ea:	f023 0303 	bic.w	r3, r3, #3
 80030ee:	f043 0201 	orr.w	r2, r3, #1
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	65da      	str	r2, [r3, #92]	; 0x5c
 80030f6:	e007      	b.n	8003108 <HAL_ADC_Init+0x378>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80030fc:	f043 0210 	orr.w	r2, r3, #16
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 8003104:	2301      	movs	r3, #1
 8003106:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8003108:	7ffb      	ldrb	r3, [r7, #31]
}
 800310a:	4618      	mov	r0, r3
 800310c:	3724      	adds	r7, #36	; 0x24
 800310e:	46bd      	mov	sp, r7
 8003110:	bd90      	pop	{r4, r7, pc}
 8003112:	bf00      	nop

08003114 <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 8003114:	b580      	push	{r7, lr}
 8003116:	b086      	sub	sp, #24
 8003118:	af00      	add	r7, sp, #0
 800311a:	60f8      	str	r0, [r7, #12]
 800311c:	60b9      	str	r1, [r7, #8]
 800311e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8003120:	68fb      	ldr	r3, [r7, #12]
 8003122:	681b      	ldr	r3, [r3, #0]
 8003124:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003128:	d004      	beq.n	8003134 <HAL_ADC_Start_DMA+0x20>
 800312a:	68fb      	ldr	r3, [r7, #12]
 800312c:	681b      	ldr	r3, [r3, #0]
 800312e:	4a5a      	ldr	r2, [pc, #360]	; (8003298 <HAL_ADC_Start_DMA+0x184>)
 8003130:	4293      	cmp	r3, r2
 8003132:	d101      	bne.n	8003138 <HAL_ADC_Start_DMA+0x24>
 8003134:	4b59      	ldr	r3, [pc, #356]	; (800329c <HAL_ADC_Start_DMA+0x188>)
 8003136:	e000      	b.n	800313a <HAL_ADC_Start_DMA+0x26>
 8003138:	4b59      	ldr	r3, [pc, #356]	; (80032a0 <HAL_ADC_Start_DMA+0x18c>)
 800313a:	4618      	mov	r0, r3
 800313c:	f7ff fd44 	bl	8002bc8 <LL_ADC_GetMultimode>
 8003140:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8003142:	68fb      	ldr	r3, [r7, #12]
 8003144:	681b      	ldr	r3, [r3, #0]
 8003146:	4618      	mov	r0, r3
 8003148:	f7ff fdfc 	bl	8002d44 <LL_ADC_REG_IsConversionOngoing>
 800314c:	4603      	mov	r3, r0
 800314e:	2b00      	cmp	r3, #0
 8003150:	f040 809b 	bne.w	800328a <HAL_ADC_Start_DMA+0x176>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8003154:	68fb      	ldr	r3, [r7, #12]
 8003156:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 800315a:	2b01      	cmp	r3, #1
 800315c:	d101      	bne.n	8003162 <HAL_ADC_Start_DMA+0x4e>
 800315e:	2302      	movs	r3, #2
 8003160:	e096      	b.n	8003290 <HAL_ADC_Start_DMA+0x17c>
 8003162:	68fb      	ldr	r3, [r7, #12]
 8003164:	2201      	movs	r2, #1
 8003166:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

#if defined(ADC_MULTIMODE_SUPPORT)
    /* Ensure that multimode regular conversions are not enabled.   */
    /* Otherwise, dedicated API HAL_ADCEx_MultiModeStart_DMA() must be used.  */
    if ((ADC_IS_INDEPENDENT(hadc) != RESET)
 800316a:	68fb      	ldr	r3, [r7, #12]
 800316c:	681b      	ldr	r3, [r3, #0]
 800316e:	4a4d      	ldr	r2, [pc, #308]	; (80032a4 <HAL_ADC_Start_DMA+0x190>)
 8003170:	4293      	cmp	r3, r2
 8003172:	d008      	beq.n	8003186 <HAL_ADC_Start_DMA+0x72>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8003174:	693b      	ldr	r3, [r7, #16]
 8003176:	2b00      	cmp	r3, #0
 8003178:	d005      	beq.n	8003186 <HAL_ADC_Start_DMA+0x72>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 800317a:	693b      	ldr	r3, [r7, #16]
 800317c:	2b05      	cmp	r3, #5
 800317e:	d002      	beq.n	8003186 <HAL_ADC_Start_DMA+0x72>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8003180:	693b      	ldr	r3, [r7, #16]
 8003182:	2b09      	cmp	r3, #9
 8003184:	d17a      	bne.n	800327c <HAL_ADC_Start_DMA+0x168>
       )
#endif /* ADC_MULTIMODE_SUPPORT */
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 8003186:	68f8      	ldr	r0, [r7, #12]
 8003188:	f000 fcec 	bl	8003b64 <ADC_Enable>
 800318c:	4603      	mov	r3, r0
 800318e:	75fb      	strb	r3, [r7, #23]

      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 8003190:	7dfb      	ldrb	r3, [r7, #23]
 8003192:	2b00      	cmp	r3, #0
 8003194:	d16d      	bne.n	8003272 <HAL_ADC_Start_DMA+0x15e>
      {
        /* Set ADC state                                                        */
        /* - Clear state bitfield related to regular group conversion results   */
        /* - Set state bitfield related to regular operation                    */
        ADC_STATE_CLR_SET(hadc->State,
 8003196:	68fb      	ldr	r3, [r7, #12]
 8003198:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800319a:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 800319e:	f023 0301 	bic.w	r3, r3, #1
 80031a2:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80031a6:	68fb      	ldr	r3, [r7, #12]
 80031a8:	65da      	str	r2, [r3, #92]	; 0x5c

#if defined(ADC_MULTIMODE_SUPPORT)
        /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
          - if ADC instance is master or if multimode feature is not available
          - if multimode setting is disabled (ADC instance slave in independent mode) */
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80031aa:	68fb      	ldr	r3, [r7, #12]
 80031ac:	681b      	ldr	r3, [r3, #0]
 80031ae:	4a3a      	ldr	r2, [pc, #232]	; (8003298 <HAL_ADC_Start_DMA+0x184>)
 80031b0:	4293      	cmp	r3, r2
 80031b2:	d009      	beq.n	80031c8 <HAL_ADC_Start_DMA+0xb4>
 80031b4:	68fb      	ldr	r3, [r7, #12]
 80031b6:	681b      	ldr	r3, [r3, #0]
 80031b8:	4a3b      	ldr	r2, [pc, #236]	; (80032a8 <HAL_ADC_Start_DMA+0x194>)
 80031ba:	4293      	cmp	r3, r2
 80031bc:	d002      	beq.n	80031c4 <HAL_ADC_Start_DMA+0xb0>
 80031be:	68fb      	ldr	r3, [r7, #12]
 80031c0:	681b      	ldr	r3, [r3, #0]
 80031c2:	e003      	b.n	80031cc <HAL_ADC_Start_DMA+0xb8>
 80031c4:	4b39      	ldr	r3, [pc, #228]	; (80032ac <HAL_ADC_Start_DMA+0x198>)
 80031c6:	e001      	b.n	80031cc <HAL_ADC_Start_DMA+0xb8>
 80031c8:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 80031cc:	68fa      	ldr	r2, [r7, #12]
 80031ce:	6812      	ldr	r2, [r2, #0]
 80031d0:	4293      	cmp	r3, r2
 80031d2:	d002      	beq.n	80031da <HAL_ADC_Start_DMA+0xc6>
            || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80031d4:	693b      	ldr	r3, [r7, #16]
 80031d6:	2b00      	cmp	r3, #0
 80031d8:	d105      	bne.n	80031e6 <HAL_ADC_Start_DMA+0xd2>
           )
        {
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80031da:	68fb      	ldr	r3, [r7, #12]
 80031dc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80031de:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 80031e2:	68fb      	ldr	r3, [r7, #12]
 80031e4:	65da      	str	r2, [r3, #92]	; 0x5c
        }
#endif

        /* Check if a conversion is on going on ADC group injected */
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 80031e6:	68fb      	ldr	r3, [r7, #12]
 80031e8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80031ea:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80031ee:	2b00      	cmp	r3, #0
 80031f0:	d006      	beq.n	8003200 <HAL_ADC_Start_DMA+0xec>
        {
          /* Reset ADC error code fields related to regular conversions only */
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 80031f2:	68fb      	ldr	r3, [r7, #12]
 80031f4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80031f6:	f023 0206 	bic.w	r2, r3, #6
 80031fa:	68fb      	ldr	r3, [r7, #12]
 80031fc:	661a      	str	r2, [r3, #96]	; 0x60
 80031fe:	e002      	b.n	8003206 <HAL_ADC_Start_DMA+0xf2>
        }
        else
        {
          /* Reset all ADC error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 8003200:	68fb      	ldr	r3, [r7, #12]
 8003202:	2200      	movs	r2, #0
 8003204:	661a      	str	r2, [r3, #96]	; 0x60
        }

        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8003206:	68fb      	ldr	r3, [r7, #12]
 8003208:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800320a:	4a29      	ldr	r2, [pc, #164]	; (80032b0 <HAL_ADC_Start_DMA+0x19c>)
 800320c:	62da      	str	r2, [r3, #44]	; 0x2c

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 800320e:	68fb      	ldr	r3, [r7, #12]
 8003210:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003212:	4a28      	ldr	r2, [pc, #160]	; (80032b4 <HAL_ADC_Start_DMA+0x1a0>)
 8003214:	631a      	str	r2, [r3, #48]	; 0x30

        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8003216:	68fb      	ldr	r3, [r7, #12]
 8003218:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800321a:	4a27      	ldr	r2, [pc, #156]	; (80032b8 <HAL_ADC_Start_DMA+0x1a4>)
 800321c:	635a      	str	r2, [r3, #52]	; 0x34
        /* ADC start (in case of SW start):                                   */

        /* Clear regular group conversion flag and overrun flag               */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 800321e:	68fb      	ldr	r3, [r7, #12]
 8003220:	681b      	ldr	r3, [r3, #0]
 8003222:	221c      	movs	r2, #28
 8003224:	601a      	str	r2, [r3, #0]

        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 8003226:	68fb      	ldr	r3, [r7, #12]
 8003228:	2200      	movs	r2, #0
 800322a:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

        /* With DMA, overrun event is always considered as an error even if
           hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
           ADC_IT_OVR is enabled. */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 800322e:	68fb      	ldr	r3, [r7, #12]
 8003230:	681b      	ldr	r3, [r3, #0]
 8003232:	685a      	ldr	r2, [r3, #4]
 8003234:	68fb      	ldr	r3, [r7, #12]
 8003236:	681b      	ldr	r3, [r3, #0]
 8003238:	f042 0210 	orr.w	r2, r2, #16
 800323c:	605a      	str	r2, [r3, #4]

        /* Enable ADC DMA mode */
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 800323e:	68fb      	ldr	r3, [r7, #12]
 8003240:	681b      	ldr	r3, [r3, #0]
 8003242:	68da      	ldr	r2, [r3, #12]
 8003244:	68fb      	ldr	r3, [r7, #12]
 8003246:	681b      	ldr	r3, [r3, #0]
 8003248:	f042 0201 	orr.w	r2, r2, #1
 800324c:	60da      	str	r2, [r3, #12]

        /* Start the DMA channel */
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 800324e:	68fb      	ldr	r3, [r7, #12]
 8003250:	6d58      	ldr	r0, [r3, #84]	; 0x54
 8003252:	68fb      	ldr	r3, [r7, #12]
 8003254:	681b      	ldr	r3, [r3, #0]
 8003256:	3340      	adds	r3, #64	; 0x40
 8003258:	4619      	mov	r1, r3
 800325a:	68ba      	ldr	r2, [r7, #8]
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	f001 f91b 	bl	8004498 <HAL_DMA_Start_IT>
 8003262:	4603      	mov	r3, r0
 8003264:	75fb      	strb	r3, [r7, #23]
        /* Enable conversion of regular group.                                  */
        /* If software start has been selected, conversion starts immediately.  */
        /* If external trigger has been selected, conversion will start at next */
        /* trigger event.                                                       */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8003266:	68fb      	ldr	r3, [r7, #12]
 8003268:	681b      	ldr	r3, [r3, #0]
 800326a:	4618      	mov	r0, r3
 800326c:	f7ff fd56 	bl	8002d1c <LL_ADC_REG_StartConversion>
      if (tmp_hal_status == HAL_OK)
 8003270:	e00d      	b.n	800328e <HAL_ADC_Start_DMA+0x17a>
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8003272:	68fb      	ldr	r3, [r7, #12]
 8003274:	2200      	movs	r2, #0
 8003276:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
      if (tmp_hal_status == HAL_OK)
 800327a:	e008      	b.n	800328e <HAL_ADC_Start_DMA+0x17a>

    }
#if defined(ADC_MULTIMODE_SUPPORT)
    else
    {
      tmp_hal_status = HAL_ERROR;
 800327c:	2301      	movs	r3, #1
 800327e:	75fb      	strb	r3, [r7, #23]
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8003280:	68fb      	ldr	r3, [r7, #12]
 8003282:	2200      	movs	r2, #0
 8003284:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
 8003288:	e001      	b.n	800328e <HAL_ADC_Start_DMA+0x17a>
    }
#endif
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 800328a:	2302      	movs	r3, #2
 800328c:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 800328e:	7dfb      	ldrb	r3, [r7, #23]
}
 8003290:	4618      	mov	r0, r3
 8003292:	3718      	adds	r7, #24
 8003294:	46bd      	mov	sp, r7
 8003296:	bd80      	pop	{r7, pc}
 8003298:	50000100 	.word	0x50000100
 800329c:	50000300 	.word	0x50000300
 80032a0:	50000700 	.word	0x50000700
 80032a4:	50000600 	.word	0x50000600
 80032a8:	50000500 	.word	0x50000500
 80032ac:	50000400 	.word	0x50000400
 80032b0:	08003ce7 	.word	0x08003ce7
 80032b4:	08003dbf 	.word	0x08003dbf
 80032b8:	08003ddb 	.word	0x08003ddb

080032bc <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 80032bc:	b480      	push	{r7}
 80032be:	b083      	sub	sp, #12
 80032c0:	af00      	add	r7, sp, #0
 80032c2:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 80032c4:	bf00      	nop
 80032c6:	370c      	adds	r7, #12
 80032c8:	46bd      	mov	sp, r7
 80032ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032ce:	4770      	bx	lr

080032d0 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 80032d0:	b480      	push	{r7}
 80032d2:	b083      	sub	sp, #12
 80032d4:	af00      	add	r7, sp, #0
 80032d6:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 80032d8:	bf00      	nop
 80032da:	370c      	adds	r7, #12
 80032dc:	46bd      	mov	sp, r7
 80032de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032e2:	4770      	bx	lr

080032e4 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 80032e4:	b580      	push	{r7, lr}
 80032e6:	b0b6      	sub	sp, #216	; 0xd8
 80032e8:	af00      	add	r7, sp, #0
 80032ea:	6078      	str	r0, [r7, #4]
 80032ec:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80032ee:	2300      	movs	r3, #0
 80032f0:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 80032f4:	2300      	movs	r3, #0
 80032f6:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, sConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 80032fe:	2b01      	cmp	r3, #1
 8003300:	d102      	bne.n	8003308 <HAL_ADC_ConfigChannel+0x24>
 8003302:	2302      	movs	r3, #2
 8003304:	f000 bc13 	b.w	8003b2e <HAL_ADC_ConfigChannel+0x84a>
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	2201      	movs	r2, #1
 800330c:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	681b      	ldr	r3, [r3, #0]
 8003314:	4618      	mov	r0, r3
 8003316:	f7ff fd15 	bl	8002d44 <LL_ADC_REG_IsConversionOngoing>
 800331a:	4603      	mov	r3, r0
 800331c:	2b00      	cmp	r3, #0
 800331e:	f040 83f3 	bne.w	8003b08 <HAL_ADC_ConfigChannel+0x824>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	6818      	ldr	r0, [r3, #0]
 8003326:	683b      	ldr	r3, [r7, #0]
 8003328:	6859      	ldr	r1, [r3, #4]
 800332a:	683b      	ldr	r3, [r7, #0]
 800332c:	681b      	ldr	r3, [r3, #0]
 800332e:	461a      	mov	r2, r3
 8003330:	f7ff fbcb 	bl	8002aca <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	681b      	ldr	r3, [r3, #0]
 8003338:	4618      	mov	r0, r3
 800333a:	f7ff fd03 	bl	8002d44 <LL_ADC_REG_IsConversionOngoing>
 800333e:	f8c7 00d0 	str.w	r0, [r7, #208]	; 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	681b      	ldr	r3, [r3, #0]
 8003346:	4618      	mov	r0, r3
 8003348:	f7ff fd0f 	bl	8002d6a <LL_ADC_INJ_IsConversionOngoing>
 800334c:	f8c7 00cc 	str.w	r0, [r7, #204]	; 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8003350:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 8003354:	2b00      	cmp	r3, #0
 8003356:	f040 81d9 	bne.w	800370c <HAL_ADC_ConfigChannel+0x428>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 800335a:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 800335e:	2b00      	cmp	r3, #0
 8003360:	f040 81d4 	bne.w	800370c <HAL_ADC_ConfigChannel+0x428>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (sConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8003364:	683b      	ldr	r3, [r7, #0]
 8003366:	689b      	ldr	r3, [r3, #8]
 8003368:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800336c:	d10f      	bne.n	800338e <HAL_ADC_ConfigChannel+0xaa>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	6818      	ldr	r0, [r3, #0]
 8003372:	683b      	ldr	r3, [r7, #0]
 8003374:	681b      	ldr	r3, [r3, #0]
 8003376:	2200      	movs	r2, #0
 8003378:	4619      	mov	r1, r3
 800337a:	f7ff fbd2 	bl	8002b22 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	681b      	ldr	r3, [r3, #0]
 8003382:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
 8003386:	4618      	mov	r0, r3
 8003388:	f7ff fb79 	bl	8002a7e <LL_ADC_SetSamplingTimeCommonConfig>
 800338c:	e00e      	b.n	80033ac <HAL_ADC_ConfigChannel+0xc8>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	6818      	ldr	r0, [r3, #0]
 8003392:	683b      	ldr	r3, [r7, #0]
 8003394:	6819      	ldr	r1, [r3, #0]
 8003396:	683b      	ldr	r3, [r7, #0]
 8003398:	689b      	ldr	r3, [r3, #8]
 800339a:	461a      	mov	r2, r3
 800339c:	f7ff fbc1 	bl	8002b22 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	681b      	ldr	r3, [r3, #0]
 80033a4:	2100      	movs	r1, #0
 80033a6:	4618      	mov	r0, r3
 80033a8:	f7ff fb69 	bl	8002a7e <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 80033ac:	683b      	ldr	r3, [r7, #0]
 80033ae:	695a      	ldr	r2, [r3, #20]
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	681b      	ldr	r3, [r3, #0]
 80033b4:	68db      	ldr	r3, [r3, #12]
 80033b6:	08db      	lsrs	r3, r3, #3
 80033b8:	f003 0303 	and.w	r3, r3, #3
 80033bc:	005b      	lsls	r3, r3, #1
 80033be:	fa02 f303 	lsl.w	r3, r2, r3
 80033c2:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8

      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 80033c6:	683b      	ldr	r3, [r7, #0]
 80033c8:	691b      	ldr	r3, [r3, #16]
 80033ca:	2b04      	cmp	r3, #4
 80033cc:	d022      	beq.n	8003414 <HAL_ADC_ConfigChannel+0x130>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	6818      	ldr	r0, [r3, #0]
 80033d2:	683b      	ldr	r3, [r7, #0]
 80033d4:	6919      	ldr	r1, [r3, #16]
 80033d6:	683b      	ldr	r3, [r7, #0]
 80033d8:	681a      	ldr	r2, [r3, #0]
 80033da:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 80033de:	f7ff fac3 	bl	8002968 <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(sConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, sConfig->OffsetNumber, sConfig->OffsetSign);
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	6818      	ldr	r0, [r3, #0]
 80033e6:	683b      	ldr	r3, [r7, #0]
 80033e8:	6919      	ldr	r1, [r3, #16]
 80033ea:	683b      	ldr	r3, [r7, #0]
 80033ec:	699b      	ldr	r3, [r3, #24]
 80033ee:	461a      	mov	r2, r3
 80033f0:	f7ff fb0f 	bl	8002a12 <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSaturation == ENABLE) ? LL_ADC_OFFSET_SATURATION_ENABLE : LL_ADC_OFFSET_SATURATION_DISABLE);
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	6818      	ldr	r0, [r3, #0]
 80033f8:	683b      	ldr	r3, [r7, #0]
 80033fa:	6919      	ldr	r1, [r3, #16]
 80033fc:	683b      	ldr	r3, [r7, #0]
 80033fe:	7f1b      	ldrb	r3, [r3, #28]
 8003400:	2b01      	cmp	r3, #1
 8003402:	d102      	bne.n	800340a <HAL_ADC_ConfigChannel+0x126>
 8003404:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003408:	e000      	b.n	800340c <HAL_ADC_ConfigChannel+0x128>
 800340a:	2300      	movs	r3, #0
 800340c:	461a      	mov	r2, r3
 800340e:	f7ff fb1b 	bl	8002a48 <LL_ADC_SetOffsetSaturation>
 8003412:	e17b      	b.n	800370c <HAL_ADC_ConfigChannel+0x428>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	681b      	ldr	r3, [r3, #0]
 8003418:	2100      	movs	r1, #0
 800341a:	4618      	mov	r0, r3
 800341c:	f7ff fac8 	bl	80029b0 <LL_ADC_GetOffsetChannel>
 8003420:	4603      	mov	r3, r0
 8003422:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003426:	2b00      	cmp	r3, #0
 8003428:	d10a      	bne.n	8003440 <HAL_ADC_ConfigChannel+0x15c>
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	681b      	ldr	r3, [r3, #0]
 800342e:	2100      	movs	r1, #0
 8003430:	4618      	mov	r0, r3
 8003432:	f7ff fabd 	bl	80029b0 <LL_ADC_GetOffsetChannel>
 8003436:	4603      	mov	r3, r0
 8003438:	0e9b      	lsrs	r3, r3, #26
 800343a:	f003 021f 	and.w	r2, r3, #31
 800343e:	e01e      	b.n	800347e <HAL_ADC_ConfigChannel+0x19a>
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	681b      	ldr	r3, [r3, #0]
 8003444:	2100      	movs	r1, #0
 8003446:	4618      	mov	r0, r3
 8003448:	f7ff fab2 	bl	80029b0 <LL_ADC_GetOffsetChannel>
 800344c:	4603      	mov	r3, r0
 800344e:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003452:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8003456:	fa93 f3a3 	rbit	r3, r3
 800345a:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 800345e:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8003462:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8003466:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 800346a:	2b00      	cmp	r3, #0
 800346c:	d101      	bne.n	8003472 <HAL_ADC_ConfigChannel+0x18e>
  {
    return 32U;
 800346e:	2320      	movs	r3, #32
 8003470:	e004      	b.n	800347c <HAL_ADC_ConfigChannel+0x198>
  }
  return __builtin_clz(value);
 8003472:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8003476:	fab3 f383 	clz	r3, r3
 800347a:	b2db      	uxtb	r3, r3
 800347c:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 800347e:	683b      	ldr	r3, [r7, #0]
 8003480:	681b      	ldr	r3, [r3, #0]
 8003482:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003486:	2b00      	cmp	r3, #0
 8003488:	d105      	bne.n	8003496 <HAL_ADC_ConfigChannel+0x1b2>
 800348a:	683b      	ldr	r3, [r7, #0]
 800348c:	681b      	ldr	r3, [r3, #0]
 800348e:	0e9b      	lsrs	r3, r3, #26
 8003490:	f003 031f 	and.w	r3, r3, #31
 8003494:	e018      	b.n	80034c8 <HAL_ADC_ConfigChannel+0x1e4>
 8003496:	683b      	ldr	r3, [r7, #0]
 8003498:	681b      	ldr	r3, [r3, #0]
 800349a:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800349e:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 80034a2:	fa93 f3a3 	rbit	r3, r3
 80034a6:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  return result;
 80034aa:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80034ae:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  if (value == 0U)
 80034b2:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 80034b6:	2b00      	cmp	r3, #0
 80034b8:	d101      	bne.n	80034be <HAL_ADC_ConfigChannel+0x1da>
    return 32U;
 80034ba:	2320      	movs	r3, #32
 80034bc:	e004      	b.n	80034c8 <HAL_ADC_ConfigChannel+0x1e4>
  return __builtin_clz(value);
 80034be:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 80034c2:	fab3 f383 	clz	r3, r3
 80034c6:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80034c8:	429a      	cmp	r2, r3
 80034ca:	d106      	bne.n	80034da <HAL_ADC_ConfigChannel+0x1f6>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	681b      	ldr	r3, [r3, #0]
 80034d0:	2200      	movs	r2, #0
 80034d2:	2100      	movs	r1, #0
 80034d4:	4618      	mov	r0, r3
 80034d6:	f7ff fa81 	bl	80029dc <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	681b      	ldr	r3, [r3, #0]
 80034de:	2101      	movs	r1, #1
 80034e0:	4618      	mov	r0, r3
 80034e2:	f7ff fa65 	bl	80029b0 <LL_ADC_GetOffsetChannel>
 80034e6:	4603      	mov	r3, r0
 80034e8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80034ec:	2b00      	cmp	r3, #0
 80034ee:	d10a      	bne.n	8003506 <HAL_ADC_ConfigChannel+0x222>
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	681b      	ldr	r3, [r3, #0]
 80034f4:	2101      	movs	r1, #1
 80034f6:	4618      	mov	r0, r3
 80034f8:	f7ff fa5a 	bl	80029b0 <LL_ADC_GetOffsetChannel>
 80034fc:	4603      	mov	r3, r0
 80034fe:	0e9b      	lsrs	r3, r3, #26
 8003500:	f003 021f 	and.w	r2, r3, #31
 8003504:	e01e      	b.n	8003544 <HAL_ADC_ConfigChannel+0x260>
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	681b      	ldr	r3, [r3, #0]
 800350a:	2101      	movs	r1, #1
 800350c:	4618      	mov	r0, r3
 800350e:	f7ff fa4f 	bl	80029b0 <LL_ADC_GetOffsetChannel>
 8003512:	4603      	mov	r3, r0
 8003514:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003518:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 800351c:	fa93 f3a3 	rbit	r3, r3
 8003520:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  return result;
 8003524:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8003528:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  if (value == 0U)
 800352c:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8003530:	2b00      	cmp	r3, #0
 8003532:	d101      	bne.n	8003538 <HAL_ADC_ConfigChannel+0x254>
    return 32U;
 8003534:	2320      	movs	r3, #32
 8003536:	e004      	b.n	8003542 <HAL_ADC_ConfigChannel+0x25e>
  return __builtin_clz(value);
 8003538:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 800353c:	fab3 f383 	clz	r3, r3
 8003540:	b2db      	uxtb	r3, r3
 8003542:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8003544:	683b      	ldr	r3, [r7, #0]
 8003546:	681b      	ldr	r3, [r3, #0]
 8003548:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800354c:	2b00      	cmp	r3, #0
 800354e:	d105      	bne.n	800355c <HAL_ADC_ConfigChannel+0x278>
 8003550:	683b      	ldr	r3, [r7, #0]
 8003552:	681b      	ldr	r3, [r3, #0]
 8003554:	0e9b      	lsrs	r3, r3, #26
 8003556:	f003 031f 	and.w	r3, r3, #31
 800355a:	e018      	b.n	800358e <HAL_ADC_ConfigChannel+0x2aa>
 800355c:	683b      	ldr	r3, [r7, #0]
 800355e:	681b      	ldr	r3, [r3, #0]
 8003560:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003564:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8003568:	fa93 f3a3 	rbit	r3, r3
 800356c:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  return result;
 8003570:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8003574:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  if (value == 0U)
 8003578:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800357c:	2b00      	cmp	r3, #0
 800357e:	d101      	bne.n	8003584 <HAL_ADC_ConfigChannel+0x2a0>
    return 32U;
 8003580:	2320      	movs	r3, #32
 8003582:	e004      	b.n	800358e <HAL_ADC_ConfigChannel+0x2aa>
  return __builtin_clz(value);
 8003584:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8003588:	fab3 f383 	clz	r3, r3
 800358c:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 800358e:	429a      	cmp	r2, r3
 8003590:	d106      	bne.n	80035a0 <HAL_ADC_ConfigChannel+0x2bc>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	681b      	ldr	r3, [r3, #0]
 8003596:	2200      	movs	r2, #0
 8003598:	2101      	movs	r1, #1
 800359a:	4618      	mov	r0, r3
 800359c:	f7ff fa1e 	bl	80029dc <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	681b      	ldr	r3, [r3, #0]
 80035a4:	2102      	movs	r1, #2
 80035a6:	4618      	mov	r0, r3
 80035a8:	f7ff fa02 	bl	80029b0 <LL_ADC_GetOffsetChannel>
 80035ac:	4603      	mov	r3, r0
 80035ae:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80035b2:	2b00      	cmp	r3, #0
 80035b4:	d10a      	bne.n	80035cc <HAL_ADC_ConfigChannel+0x2e8>
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	681b      	ldr	r3, [r3, #0]
 80035ba:	2102      	movs	r1, #2
 80035bc:	4618      	mov	r0, r3
 80035be:	f7ff f9f7 	bl	80029b0 <LL_ADC_GetOffsetChannel>
 80035c2:	4603      	mov	r3, r0
 80035c4:	0e9b      	lsrs	r3, r3, #26
 80035c6:	f003 021f 	and.w	r2, r3, #31
 80035ca:	e01e      	b.n	800360a <HAL_ADC_ConfigChannel+0x326>
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	681b      	ldr	r3, [r3, #0]
 80035d0:	2102      	movs	r1, #2
 80035d2:	4618      	mov	r0, r3
 80035d4:	f7ff f9ec 	bl	80029b0 <LL_ADC_GetOffsetChannel>
 80035d8:	4603      	mov	r3, r0
 80035da:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80035de:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80035e2:	fa93 f3a3 	rbit	r3, r3
 80035e6:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  return result;
 80035ea:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80035ee:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  if (value == 0U)
 80035f2:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80035f6:	2b00      	cmp	r3, #0
 80035f8:	d101      	bne.n	80035fe <HAL_ADC_ConfigChannel+0x31a>
    return 32U;
 80035fa:	2320      	movs	r3, #32
 80035fc:	e004      	b.n	8003608 <HAL_ADC_ConfigChannel+0x324>
  return __builtin_clz(value);
 80035fe:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8003602:	fab3 f383 	clz	r3, r3
 8003606:	b2db      	uxtb	r3, r3
 8003608:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 800360a:	683b      	ldr	r3, [r7, #0]
 800360c:	681b      	ldr	r3, [r3, #0]
 800360e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003612:	2b00      	cmp	r3, #0
 8003614:	d105      	bne.n	8003622 <HAL_ADC_ConfigChannel+0x33e>
 8003616:	683b      	ldr	r3, [r7, #0]
 8003618:	681b      	ldr	r3, [r3, #0]
 800361a:	0e9b      	lsrs	r3, r3, #26
 800361c:	f003 031f 	and.w	r3, r3, #31
 8003620:	e016      	b.n	8003650 <HAL_ADC_ConfigChannel+0x36c>
 8003622:	683b      	ldr	r3, [r7, #0]
 8003624:	681b      	ldr	r3, [r3, #0]
 8003626:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800362a:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800362e:	fa93 f3a3 	rbit	r3, r3
 8003632:	67fb      	str	r3, [r7, #124]	; 0x7c
  return result;
 8003634:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8003636:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  if (value == 0U)
 800363a:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800363e:	2b00      	cmp	r3, #0
 8003640:	d101      	bne.n	8003646 <HAL_ADC_ConfigChannel+0x362>
    return 32U;
 8003642:	2320      	movs	r3, #32
 8003644:	e004      	b.n	8003650 <HAL_ADC_ConfigChannel+0x36c>
  return __builtin_clz(value);
 8003646:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800364a:	fab3 f383 	clz	r3, r3
 800364e:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8003650:	429a      	cmp	r2, r3
 8003652:	d106      	bne.n	8003662 <HAL_ADC_ConfigChannel+0x37e>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	681b      	ldr	r3, [r3, #0]
 8003658:	2200      	movs	r2, #0
 800365a:	2102      	movs	r1, #2
 800365c:	4618      	mov	r0, r3
 800365e:	f7ff f9bd 	bl	80029dc <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	681b      	ldr	r3, [r3, #0]
 8003666:	2103      	movs	r1, #3
 8003668:	4618      	mov	r0, r3
 800366a:	f7ff f9a1 	bl	80029b0 <LL_ADC_GetOffsetChannel>
 800366e:	4603      	mov	r3, r0
 8003670:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003674:	2b00      	cmp	r3, #0
 8003676:	d10a      	bne.n	800368e <HAL_ADC_ConfigChannel+0x3aa>
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	681b      	ldr	r3, [r3, #0]
 800367c:	2103      	movs	r1, #3
 800367e:	4618      	mov	r0, r3
 8003680:	f7ff f996 	bl	80029b0 <LL_ADC_GetOffsetChannel>
 8003684:	4603      	mov	r3, r0
 8003686:	0e9b      	lsrs	r3, r3, #26
 8003688:	f003 021f 	and.w	r2, r3, #31
 800368c:	e017      	b.n	80036be <HAL_ADC_ConfigChannel+0x3da>
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	681b      	ldr	r3, [r3, #0]
 8003692:	2103      	movs	r1, #3
 8003694:	4618      	mov	r0, r3
 8003696:	f7ff f98b 	bl	80029b0 <LL_ADC_GetOffsetChannel>
 800369a:	4603      	mov	r3, r0
 800369c:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800369e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80036a0:	fa93 f3a3 	rbit	r3, r3
 80036a4:	673b      	str	r3, [r7, #112]	; 0x70
  return result;
 80036a6:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80036a8:	67bb      	str	r3, [r7, #120]	; 0x78
  if (value == 0U)
 80036aa:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80036ac:	2b00      	cmp	r3, #0
 80036ae:	d101      	bne.n	80036b4 <HAL_ADC_ConfigChannel+0x3d0>
    return 32U;
 80036b0:	2320      	movs	r3, #32
 80036b2:	e003      	b.n	80036bc <HAL_ADC_ConfigChannel+0x3d8>
  return __builtin_clz(value);
 80036b4:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80036b6:	fab3 f383 	clz	r3, r3
 80036ba:	b2db      	uxtb	r3, r3
 80036bc:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80036be:	683b      	ldr	r3, [r7, #0]
 80036c0:	681b      	ldr	r3, [r3, #0]
 80036c2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80036c6:	2b00      	cmp	r3, #0
 80036c8:	d105      	bne.n	80036d6 <HAL_ADC_ConfigChannel+0x3f2>
 80036ca:	683b      	ldr	r3, [r7, #0]
 80036cc:	681b      	ldr	r3, [r3, #0]
 80036ce:	0e9b      	lsrs	r3, r3, #26
 80036d0:	f003 031f 	and.w	r3, r3, #31
 80036d4:	e011      	b.n	80036fa <HAL_ADC_ConfigChannel+0x416>
 80036d6:	683b      	ldr	r3, [r7, #0]
 80036d8:	681b      	ldr	r3, [r3, #0]
 80036da:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80036dc:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80036de:	fa93 f3a3 	rbit	r3, r3
 80036e2:	667b      	str	r3, [r7, #100]	; 0x64
  return result;
 80036e4:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80036e6:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (value == 0U)
 80036e8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80036ea:	2b00      	cmp	r3, #0
 80036ec:	d101      	bne.n	80036f2 <HAL_ADC_ConfigChannel+0x40e>
    return 32U;
 80036ee:	2320      	movs	r3, #32
 80036f0:	e003      	b.n	80036fa <HAL_ADC_ConfigChannel+0x416>
  return __builtin_clz(value);
 80036f2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80036f4:	fab3 f383 	clz	r3, r3
 80036f8:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 80036fa:	429a      	cmp	r2, r3
 80036fc:	d106      	bne.n	800370c <HAL_ADC_ConfigChannel+0x428>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	681b      	ldr	r3, [r3, #0]
 8003702:	2200      	movs	r2, #0
 8003704:	2103      	movs	r1, #3
 8003706:	4618      	mov	r0, r3
 8003708:	f7ff f968 	bl	80029dc <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	681b      	ldr	r3, [r3, #0]
 8003710:	4618      	mov	r0, r3
 8003712:	f7ff fadd 	bl	8002cd0 <LL_ADC_IsEnabled>
 8003716:	4603      	mov	r3, r0
 8003718:	2b00      	cmp	r3, #0
 800371a:	f040 813d 	bne.w	8003998 <HAL_ADC_ConfigChannel+0x6b4>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	6818      	ldr	r0, [r3, #0]
 8003722:	683b      	ldr	r3, [r7, #0]
 8003724:	6819      	ldr	r1, [r3, #0]
 8003726:	683b      	ldr	r3, [r7, #0]
 8003728:	68db      	ldr	r3, [r3, #12]
 800372a:	461a      	mov	r2, r3
 800372c:	f7ff fa24 	bl	8002b78 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8003730:	683b      	ldr	r3, [r7, #0]
 8003732:	68db      	ldr	r3, [r3, #12]
 8003734:	4aa2      	ldr	r2, [pc, #648]	; (80039c0 <HAL_ADC_ConfigChannel+0x6dc>)
 8003736:	4293      	cmp	r3, r2
 8003738:	f040 812e 	bne.w	8003998 <HAL_ADC_ConfigChannel+0x6b4>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8003740:	683b      	ldr	r3, [r7, #0]
 8003742:	681b      	ldr	r3, [r3, #0]
 8003744:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003748:	2b00      	cmp	r3, #0
 800374a:	d10b      	bne.n	8003764 <HAL_ADC_ConfigChannel+0x480>
 800374c:	683b      	ldr	r3, [r7, #0]
 800374e:	681b      	ldr	r3, [r3, #0]
 8003750:	0e9b      	lsrs	r3, r3, #26
 8003752:	3301      	adds	r3, #1
 8003754:	f003 031f 	and.w	r3, r3, #31
 8003758:	2b09      	cmp	r3, #9
 800375a:	bf94      	ite	ls
 800375c:	2301      	movls	r3, #1
 800375e:	2300      	movhi	r3, #0
 8003760:	b2db      	uxtb	r3, r3
 8003762:	e019      	b.n	8003798 <HAL_ADC_ConfigChannel+0x4b4>
 8003764:	683b      	ldr	r3, [r7, #0]
 8003766:	681b      	ldr	r3, [r3, #0]
 8003768:	65fb      	str	r3, [r7, #92]	; 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800376a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800376c:	fa93 f3a3 	rbit	r3, r3
 8003770:	65bb      	str	r3, [r7, #88]	; 0x58
  return result;
 8003772:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8003774:	663b      	str	r3, [r7, #96]	; 0x60
  if (value == 0U)
 8003776:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8003778:	2b00      	cmp	r3, #0
 800377a:	d101      	bne.n	8003780 <HAL_ADC_ConfigChannel+0x49c>
    return 32U;
 800377c:	2320      	movs	r3, #32
 800377e:	e003      	b.n	8003788 <HAL_ADC_ConfigChannel+0x4a4>
  return __builtin_clz(value);
 8003780:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8003782:	fab3 f383 	clz	r3, r3
 8003786:	b2db      	uxtb	r3, r3
 8003788:	3301      	adds	r3, #1
 800378a:	f003 031f 	and.w	r3, r3, #31
 800378e:	2b09      	cmp	r3, #9
 8003790:	bf94      	ite	ls
 8003792:	2301      	movls	r3, #1
 8003794:	2300      	movhi	r3, #0
 8003796:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003798:	2b00      	cmp	r3, #0
 800379a:	d079      	beq.n	8003890 <HAL_ADC_ConfigChannel+0x5ac>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 800379c:	683b      	ldr	r3, [r7, #0]
 800379e:	681b      	ldr	r3, [r3, #0]
 80037a0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80037a4:	2b00      	cmp	r3, #0
 80037a6:	d107      	bne.n	80037b8 <HAL_ADC_ConfigChannel+0x4d4>
 80037a8:	683b      	ldr	r3, [r7, #0]
 80037aa:	681b      	ldr	r3, [r3, #0]
 80037ac:	0e9b      	lsrs	r3, r3, #26
 80037ae:	3301      	adds	r3, #1
 80037b0:	069b      	lsls	r3, r3, #26
 80037b2:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80037b6:	e015      	b.n	80037e4 <HAL_ADC_ConfigChannel+0x500>
 80037b8:	683b      	ldr	r3, [r7, #0]
 80037ba:	681b      	ldr	r3, [r3, #0]
 80037bc:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80037be:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80037c0:	fa93 f3a3 	rbit	r3, r3
 80037c4:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 80037c6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80037c8:	657b      	str	r3, [r7, #84]	; 0x54
  if (value == 0U)
 80037ca:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80037cc:	2b00      	cmp	r3, #0
 80037ce:	d101      	bne.n	80037d4 <HAL_ADC_ConfigChannel+0x4f0>
    return 32U;
 80037d0:	2320      	movs	r3, #32
 80037d2:	e003      	b.n	80037dc <HAL_ADC_ConfigChannel+0x4f8>
  return __builtin_clz(value);
 80037d4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80037d6:	fab3 f383 	clz	r3, r3
 80037da:	b2db      	uxtb	r3, r3
 80037dc:	3301      	adds	r3, #1
 80037de:	069b      	lsls	r3, r3, #26
 80037e0:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80037e4:	683b      	ldr	r3, [r7, #0]
 80037e6:	681b      	ldr	r3, [r3, #0]
 80037e8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80037ec:	2b00      	cmp	r3, #0
 80037ee:	d109      	bne.n	8003804 <HAL_ADC_ConfigChannel+0x520>
 80037f0:	683b      	ldr	r3, [r7, #0]
 80037f2:	681b      	ldr	r3, [r3, #0]
 80037f4:	0e9b      	lsrs	r3, r3, #26
 80037f6:	3301      	adds	r3, #1
 80037f8:	f003 031f 	and.w	r3, r3, #31
 80037fc:	2101      	movs	r1, #1
 80037fe:	fa01 f303 	lsl.w	r3, r1, r3
 8003802:	e017      	b.n	8003834 <HAL_ADC_ConfigChannel+0x550>
 8003804:	683b      	ldr	r3, [r7, #0]
 8003806:	681b      	ldr	r3, [r3, #0]
 8003808:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800380a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800380c:	fa93 f3a3 	rbit	r3, r3
 8003810:	643b      	str	r3, [r7, #64]	; 0x40
  return result;
 8003812:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003814:	64bb      	str	r3, [r7, #72]	; 0x48
  if (value == 0U)
 8003816:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003818:	2b00      	cmp	r3, #0
 800381a:	d101      	bne.n	8003820 <HAL_ADC_ConfigChannel+0x53c>
    return 32U;
 800381c:	2320      	movs	r3, #32
 800381e:	e003      	b.n	8003828 <HAL_ADC_ConfigChannel+0x544>
  return __builtin_clz(value);
 8003820:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003822:	fab3 f383 	clz	r3, r3
 8003826:	b2db      	uxtb	r3, r3
 8003828:	3301      	adds	r3, #1
 800382a:	f003 031f 	and.w	r3, r3, #31
 800382e:	2101      	movs	r1, #1
 8003830:	fa01 f303 	lsl.w	r3, r1, r3
 8003834:	ea42 0103 	orr.w	r1, r2, r3
 8003838:	683b      	ldr	r3, [r7, #0]
 800383a:	681b      	ldr	r3, [r3, #0]
 800383c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003840:	2b00      	cmp	r3, #0
 8003842:	d10a      	bne.n	800385a <HAL_ADC_ConfigChannel+0x576>
 8003844:	683b      	ldr	r3, [r7, #0]
 8003846:	681b      	ldr	r3, [r3, #0]
 8003848:	0e9b      	lsrs	r3, r3, #26
 800384a:	3301      	adds	r3, #1
 800384c:	f003 021f 	and.w	r2, r3, #31
 8003850:	4613      	mov	r3, r2
 8003852:	005b      	lsls	r3, r3, #1
 8003854:	4413      	add	r3, r2
 8003856:	051b      	lsls	r3, r3, #20
 8003858:	e018      	b.n	800388c <HAL_ADC_ConfigChannel+0x5a8>
 800385a:	683b      	ldr	r3, [r7, #0]
 800385c:	681b      	ldr	r3, [r3, #0]
 800385e:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003860:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003862:	fa93 f3a3 	rbit	r3, r3
 8003866:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 8003868:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800386a:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (value == 0U)
 800386c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800386e:	2b00      	cmp	r3, #0
 8003870:	d101      	bne.n	8003876 <HAL_ADC_ConfigChannel+0x592>
    return 32U;
 8003872:	2320      	movs	r3, #32
 8003874:	e003      	b.n	800387e <HAL_ADC_ConfigChannel+0x59a>
  return __builtin_clz(value);
 8003876:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003878:	fab3 f383 	clz	r3, r3
 800387c:	b2db      	uxtb	r3, r3
 800387e:	3301      	adds	r3, #1
 8003880:	f003 021f 	and.w	r2, r3, #31
 8003884:	4613      	mov	r3, r2
 8003886:	005b      	lsls	r3, r3, #1
 8003888:	4413      	add	r3, r2
 800388a:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800388c:	430b      	orrs	r3, r1
 800388e:	e07e      	b.n	800398e <HAL_ADC_ConfigChannel+0x6aa>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8003890:	683b      	ldr	r3, [r7, #0]
 8003892:	681b      	ldr	r3, [r3, #0]
 8003894:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003898:	2b00      	cmp	r3, #0
 800389a:	d107      	bne.n	80038ac <HAL_ADC_ConfigChannel+0x5c8>
 800389c:	683b      	ldr	r3, [r7, #0]
 800389e:	681b      	ldr	r3, [r3, #0]
 80038a0:	0e9b      	lsrs	r3, r3, #26
 80038a2:	3301      	adds	r3, #1
 80038a4:	069b      	lsls	r3, r3, #26
 80038a6:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80038aa:	e015      	b.n	80038d8 <HAL_ADC_ConfigChannel+0x5f4>
 80038ac:	683b      	ldr	r3, [r7, #0]
 80038ae:	681b      	ldr	r3, [r3, #0]
 80038b0:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80038b2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80038b4:	fa93 f3a3 	rbit	r3, r3
 80038b8:	62bb      	str	r3, [r7, #40]	; 0x28
  return result;
 80038ba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80038bc:	633b      	str	r3, [r7, #48]	; 0x30
  if (value == 0U)
 80038be:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80038c0:	2b00      	cmp	r3, #0
 80038c2:	d101      	bne.n	80038c8 <HAL_ADC_ConfigChannel+0x5e4>
    return 32U;
 80038c4:	2320      	movs	r3, #32
 80038c6:	e003      	b.n	80038d0 <HAL_ADC_ConfigChannel+0x5ec>
  return __builtin_clz(value);
 80038c8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80038ca:	fab3 f383 	clz	r3, r3
 80038ce:	b2db      	uxtb	r3, r3
 80038d0:	3301      	adds	r3, #1
 80038d2:	069b      	lsls	r3, r3, #26
 80038d4:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80038d8:	683b      	ldr	r3, [r7, #0]
 80038da:	681b      	ldr	r3, [r3, #0]
 80038dc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80038e0:	2b00      	cmp	r3, #0
 80038e2:	d109      	bne.n	80038f8 <HAL_ADC_ConfigChannel+0x614>
 80038e4:	683b      	ldr	r3, [r7, #0]
 80038e6:	681b      	ldr	r3, [r3, #0]
 80038e8:	0e9b      	lsrs	r3, r3, #26
 80038ea:	3301      	adds	r3, #1
 80038ec:	f003 031f 	and.w	r3, r3, #31
 80038f0:	2101      	movs	r1, #1
 80038f2:	fa01 f303 	lsl.w	r3, r1, r3
 80038f6:	e017      	b.n	8003928 <HAL_ADC_ConfigChannel+0x644>
 80038f8:	683b      	ldr	r3, [r7, #0]
 80038fa:	681b      	ldr	r3, [r3, #0]
 80038fc:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80038fe:	6a3b      	ldr	r3, [r7, #32]
 8003900:	fa93 f3a3 	rbit	r3, r3
 8003904:	61fb      	str	r3, [r7, #28]
  return result;
 8003906:	69fb      	ldr	r3, [r7, #28]
 8003908:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 800390a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800390c:	2b00      	cmp	r3, #0
 800390e:	d101      	bne.n	8003914 <HAL_ADC_ConfigChannel+0x630>
    return 32U;
 8003910:	2320      	movs	r3, #32
 8003912:	e003      	b.n	800391c <HAL_ADC_ConfigChannel+0x638>
  return __builtin_clz(value);
 8003914:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003916:	fab3 f383 	clz	r3, r3
 800391a:	b2db      	uxtb	r3, r3
 800391c:	3301      	adds	r3, #1
 800391e:	f003 031f 	and.w	r3, r3, #31
 8003922:	2101      	movs	r1, #1
 8003924:	fa01 f303 	lsl.w	r3, r1, r3
 8003928:	ea42 0103 	orr.w	r1, r2, r3
 800392c:	683b      	ldr	r3, [r7, #0]
 800392e:	681b      	ldr	r3, [r3, #0]
 8003930:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003934:	2b00      	cmp	r3, #0
 8003936:	d10d      	bne.n	8003954 <HAL_ADC_ConfigChannel+0x670>
 8003938:	683b      	ldr	r3, [r7, #0]
 800393a:	681b      	ldr	r3, [r3, #0]
 800393c:	0e9b      	lsrs	r3, r3, #26
 800393e:	3301      	adds	r3, #1
 8003940:	f003 021f 	and.w	r2, r3, #31
 8003944:	4613      	mov	r3, r2
 8003946:	005b      	lsls	r3, r3, #1
 8003948:	4413      	add	r3, r2
 800394a:	3b1e      	subs	r3, #30
 800394c:	051b      	lsls	r3, r3, #20
 800394e:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8003952:	e01b      	b.n	800398c <HAL_ADC_ConfigChannel+0x6a8>
 8003954:	683b      	ldr	r3, [r7, #0]
 8003956:	681b      	ldr	r3, [r3, #0]
 8003958:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800395a:	697b      	ldr	r3, [r7, #20]
 800395c:	fa93 f3a3 	rbit	r3, r3
 8003960:	613b      	str	r3, [r7, #16]
  return result;
 8003962:	693b      	ldr	r3, [r7, #16]
 8003964:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8003966:	69bb      	ldr	r3, [r7, #24]
 8003968:	2b00      	cmp	r3, #0
 800396a:	d101      	bne.n	8003970 <HAL_ADC_ConfigChannel+0x68c>
    return 32U;
 800396c:	2320      	movs	r3, #32
 800396e:	e003      	b.n	8003978 <HAL_ADC_ConfigChannel+0x694>
  return __builtin_clz(value);
 8003970:	69bb      	ldr	r3, [r7, #24]
 8003972:	fab3 f383 	clz	r3, r3
 8003976:	b2db      	uxtb	r3, r3
 8003978:	3301      	adds	r3, #1
 800397a:	f003 021f 	and.w	r2, r3, #31
 800397e:	4613      	mov	r3, r2
 8003980:	005b      	lsls	r3, r3, #1
 8003982:	4413      	add	r3, r2
 8003984:	3b1e      	subs	r3, #30
 8003986:	051b      	lsls	r3, r3, #20
 8003988:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800398c:	430b      	orrs	r3, r1
 800398e:	683a      	ldr	r2, [r7, #0]
 8003990:	6892      	ldr	r2, [r2, #8]
 8003992:	4619      	mov	r1, r3
 8003994:	f7ff f8c5 	bl	8002b22 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8003998:	683b      	ldr	r3, [r7, #0]
 800399a:	681a      	ldr	r2, [r3, #0]
 800399c:	4b09      	ldr	r3, [pc, #36]	; (80039c4 <HAL_ADC_ConfigChannel+0x6e0>)
 800399e:	4013      	ands	r3, r2
 80039a0:	2b00      	cmp	r3, #0
 80039a2:	f000 80be 	beq.w	8003b22 <HAL_ADC_ConfigChannel+0x83e>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	681b      	ldr	r3, [r3, #0]
 80039aa:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80039ae:	d004      	beq.n	80039ba <HAL_ADC_ConfigChannel+0x6d6>
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	681b      	ldr	r3, [r3, #0]
 80039b4:	4a04      	ldr	r2, [pc, #16]	; (80039c8 <HAL_ADC_ConfigChannel+0x6e4>)
 80039b6:	4293      	cmp	r3, r2
 80039b8:	d10a      	bne.n	80039d0 <HAL_ADC_ConfigChannel+0x6ec>
 80039ba:	4b04      	ldr	r3, [pc, #16]	; (80039cc <HAL_ADC_ConfigChannel+0x6e8>)
 80039bc:	e009      	b.n	80039d2 <HAL_ADC_ConfigChannel+0x6ee>
 80039be:	bf00      	nop
 80039c0:	407f0000 	.word	0x407f0000
 80039c4:	80080000 	.word	0x80080000
 80039c8:	50000100 	.word	0x50000100
 80039cc:	50000300 	.word	0x50000300
 80039d0:	4b59      	ldr	r3, [pc, #356]	; (8003b38 <HAL_ADC_ConfigChannel+0x854>)
 80039d2:	4618      	mov	r0, r3
 80039d4:	f7fe ffba 	bl	800294c <LL_ADC_GetCommonPathInternalCh>
 80039d8:	f8c7 00c4 	str.w	r0, [r7, #196]	; 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if (((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 80039dc:	683b      	ldr	r3, [r7, #0]
 80039de:	681b      	ldr	r3, [r3, #0]
 80039e0:	4a56      	ldr	r2, [pc, #344]	; (8003b3c <HAL_ADC_ConfigChannel+0x858>)
 80039e2:	4293      	cmp	r3, r2
 80039e4:	d004      	beq.n	80039f0 <HAL_ADC_ConfigChannel+0x70c>
 80039e6:	683b      	ldr	r3, [r7, #0]
 80039e8:	681b      	ldr	r3, [r3, #0]
 80039ea:	4a55      	ldr	r2, [pc, #340]	; (8003b40 <HAL_ADC_ConfigChannel+0x85c>)
 80039ec:	4293      	cmp	r3, r2
 80039ee:	d13a      	bne.n	8003a66 <HAL_ADC_ConfigChannel+0x782>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 80039f0:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80039f4:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80039f8:	2b00      	cmp	r3, #0
 80039fa:	d134      	bne.n	8003a66 <HAL_ADC_ConfigChannel+0x782>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	681b      	ldr	r3, [r3, #0]
 8003a00:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003a04:	d005      	beq.n	8003a12 <HAL_ADC_ConfigChannel+0x72e>
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	681b      	ldr	r3, [r3, #0]
 8003a0a:	4a4e      	ldr	r2, [pc, #312]	; (8003b44 <HAL_ADC_ConfigChannel+0x860>)
 8003a0c:	4293      	cmp	r3, r2
 8003a0e:	f040 8085 	bne.w	8003b1c <HAL_ADC_ConfigChannel+0x838>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	681b      	ldr	r3, [r3, #0]
 8003a16:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003a1a:	d004      	beq.n	8003a26 <HAL_ADC_ConfigChannel+0x742>
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	681b      	ldr	r3, [r3, #0]
 8003a20:	4a49      	ldr	r2, [pc, #292]	; (8003b48 <HAL_ADC_ConfigChannel+0x864>)
 8003a22:	4293      	cmp	r3, r2
 8003a24:	d101      	bne.n	8003a2a <HAL_ADC_ConfigChannel+0x746>
 8003a26:	4a49      	ldr	r2, [pc, #292]	; (8003b4c <HAL_ADC_ConfigChannel+0x868>)
 8003a28:	e000      	b.n	8003a2c <HAL_ADC_ConfigChannel+0x748>
 8003a2a:	4a43      	ldr	r2, [pc, #268]	; (8003b38 <HAL_ADC_ConfigChannel+0x854>)
 8003a2c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8003a30:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8003a34:	4619      	mov	r1, r3
 8003a36:	4610      	mov	r0, r2
 8003a38:	f7fe ff75 	bl	8002926 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8003a3c:	4b44      	ldr	r3, [pc, #272]	; (8003b50 <HAL_ADC_ConfigChannel+0x86c>)
 8003a3e:	681b      	ldr	r3, [r3, #0]
 8003a40:	099b      	lsrs	r3, r3, #6
 8003a42:	4a44      	ldr	r2, [pc, #272]	; (8003b54 <HAL_ADC_ConfigChannel+0x870>)
 8003a44:	fba2 2303 	umull	r2, r3, r2, r3
 8003a48:	099b      	lsrs	r3, r3, #6
 8003a4a:	1c5a      	adds	r2, r3, #1
 8003a4c:	4613      	mov	r3, r2
 8003a4e:	005b      	lsls	r3, r3, #1
 8003a50:	4413      	add	r3, r2
 8003a52:	009b      	lsls	r3, r3, #2
 8003a54:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8003a56:	e002      	b.n	8003a5e <HAL_ADC_ConfigChannel+0x77a>
          {
            wait_loop_index--;
 8003a58:	68fb      	ldr	r3, [r7, #12]
 8003a5a:	3b01      	subs	r3, #1
 8003a5c:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8003a5e:	68fb      	ldr	r3, [r7, #12]
 8003a60:	2b00      	cmp	r3, #0
 8003a62:	d1f9      	bne.n	8003a58 <HAL_ADC_ConfigChannel+0x774>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8003a64:	e05a      	b.n	8003b1c <HAL_ADC_ConfigChannel+0x838>
          }
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8003a66:	683b      	ldr	r3, [r7, #0]
 8003a68:	681b      	ldr	r3, [r3, #0]
 8003a6a:	4a3b      	ldr	r2, [pc, #236]	; (8003b58 <HAL_ADC_ConfigChannel+0x874>)
 8003a6c:	4293      	cmp	r3, r2
 8003a6e:	d125      	bne.n	8003abc <HAL_ADC_ConfigChannel+0x7d8>
 8003a70:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8003a74:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003a78:	2b00      	cmp	r3, #0
 8003a7a:	d11f      	bne.n	8003abc <HAL_ADC_ConfigChannel+0x7d8>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	681b      	ldr	r3, [r3, #0]
 8003a80:	4a31      	ldr	r2, [pc, #196]	; (8003b48 <HAL_ADC_ConfigChannel+0x864>)
 8003a82:	4293      	cmp	r3, r2
 8003a84:	d104      	bne.n	8003a90 <HAL_ADC_ConfigChannel+0x7ac>
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	681b      	ldr	r3, [r3, #0]
 8003a8a:	4a34      	ldr	r2, [pc, #208]	; (8003b5c <HAL_ADC_ConfigChannel+0x878>)
 8003a8c:	4293      	cmp	r3, r2
 8003a8e:	d047      	beq.n	8003b20 <HAL_ADC_ConfigChannel+0x83c>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	681b      	ldr	r3, [r3, #0]
 8003a94:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003a98:	d004      	beq.n	8003aa4 <HAL_ADC_ConfigChannel+0x7c0>
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	681b      	ldr	r3, [r3, #0]
 8003a9e:	4a2a      	ldr	r2, [pc, #168]	; (8003b48 <HAL_ADC_ConfigChannel+0x864>)
 8003aa0:	4293      	cmp	r3, r2
 8003aa2:	d101      	bne.n	8003aa8 <HAL_ADC_ConfigChannel+0x7c4>
 8003aa4:	4a29      	ldr	r2, [pc, #164]	; (8003b4c <HAL_ADC_ConfigChannel+0x868>)
 8003aa6:	e000      	b.n	8003aaa <HAL_ADC_ConfigChannel+0x7c6>
 8003aa8:	4a23      	ldr	r2, [pc, #140]	; (8003b38 <HAL_ADC_ConfigChannel+0x854>)
 8003aaa:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8003aae:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003ab2:	4619      	mov	r1, r3
 8003ab4:	4610      	mov	r0, r2
 8003ab6:	f7fe ff36 	bl	8002926 <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8003aba:	e031      	b.n	8003b20 <HAL_ADC_ConfigChannel+0x83c>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VREFINT)
 8003abc:	683b      	ldr	r3, [r7, #0]
 8003abe:	681b      	ldr	r3, [r3, #0]
 8003ac0:	4a27      	ldr	r2, [pc, #156]	; (8003b60 <HAL_ADC_ConfigChannel+0x87c>)
 8003ac2:	4293      	cmp	r3, r2
 8003ac4:	d12d      	bne.n	8003b22 <HAL_ADC_ConfigChannel+0x83e>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8003ac6:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8003aca:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003ace:	2b00      	cmp	r3, #0
 8003ad0:	d127      	bne.n	8003b22 <HAL_ADC_ConfigChannel+0x83e>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	681b      	ldr	r3, [r3, #0]
 8003ad6:	4a1c      	ldr	r2, [pc, #112]	; (8003b48 <HAL_ADC_ConfigChannel+0x864>)
 8003ad8:	4293      	cmp	r3, r2
 8003ada:	d022      	beq.n	8003b22 <HAL_ADC_ConfigChannel+0x83e>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	681b      	ldr	r3, [r3, #0]
 8003ae0:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003ae4:	d004      	beq.n	8003af0 <HAL_ADC_ConfigChannel+0x80c>
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	681b      	ldr	r3, [r3, #0]
 8003aea:	4a17      	ldr	r2, [pc, #92]	; (8003b48 <HAL_ADC_ConfigChannel+0x864>)
 8003aec:	4293      	cmp	r3, r2
 8003aee:	d101      	bne.n	8003af4 <HAL_ADC_ConfigChannel+0x810>
 8003af0:	4a16      	ldr	r2, [pc, #88]	; (8003b4c <HAL_ADC_ConfigChannel+0x868>)
 8003af2:	e000      	b.n	8003af6 <HAL_ADC_ConfigChannel+0x812>
 8003af4:	4a10      	ldr	r2, [pc, #64]	; (8003b38 <HAL_ADC_ConfigChannel+0x854>)
 8003af6:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8003afa:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8003afe:	4619      	mov	r1, r3
 8003b00:	4610      	mov	r0, r2
 8003b02:	f7fe ff10 	bl	8002926 <LL_ADC_SetCommonPathInternalCh>
 8003b06:	e00c      	b.n	8003b22 <HAL_ADC_ConfigChannel+0x83e>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003b0c:	f043 0220 	orr.w	r2, r3, #32
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 8003b14:	2301      	movs	r3, #1
 8003b16:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
 8003b1a:	e002      	b.n	8003b22 <HAL_ADC_ConfigChannel+0x83e>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8003b1c:	bf00      	nop
 8003b1e:	e000      	b.n	8003b22 <HAL_ADC_ConfigChannel+0x83e>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8003b20:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	2200      	movs	r2, #0
 8003b26:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Return function status */
  return tmp_hal_status;
 8003b2a:	f897 30d7 	ldrb.w	r3, [r7, #215]	; 0xd7
}
 8003b2e:	4618      	mov	r0, r3
 8003b30:	37d8      	adds	r7, #216	; 0xd8
 8003b32:	46bd      	mov	sp, r7
 8003b34:	bd80      	pop	{r7, pc}
 8003b36:	bf00      	nop
 8003b38:	50000700 	.word	0x50000700
 8003b3c:	c3210000 	.word	0xc3210000
 8003b40:	90c00010 	.word	0x90c00010
 8003b44:	50000600 	.word	0x50000600
 8003b48:	50000100 	.word	0x50000100
 8003b4c:	50000300 	.word	0x50000300
 8003b50:	200000d4 	.word	0x200000d4
 8003b54:	053e2d63 	.word	0x053e2d63
 8003b58:	c7520000 	.word	0xc7520000
 8003b5c:	50000500 	.word	0x50000500
 8003b60:	cb840000 	.word	0xcb840000

08003b64 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8003b64:	b580      	push	{r7, lr}
 8003b66:	b084      	sub	sp, #16
 8003b68:	af00      	add	r7, sp, #0
 8003b6a:	6078      	str	r0, [r7, #4]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	681b      	ldr	r3, [r3, #0]
 8003b70:	4618      	mov	r0, r3
 8003b72:	f7ff f8ad 	bl	8002cd0 <LL_ADC_IsEnabled>
 8003b76:	4603      	mov	r3, r0
 8003b78:	2b00      	cmp	r3, #0
 8003b7a:	d14d      	bne.n	8003c18 <ADC_Enable+0xb4>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	681b      	ldr	r3, [r3, #0]
 8003b80:	689a      	ldr	r2, [r3, #8]
 8003b82:	4b28      	ldr	r3, [pc, #160]	; (8003c24 <ADC_Enable+0xc0>)
 8003b84:	4013      	ands	r3, r2
 8003b86:	2b00      	cmp	r3, #0
 8003b88:	d00d      	beq.n	8003ba6 <ADC_Enable+0x42>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003b8e:	f043 0210 	orr.w	r2, r3, #16
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003b9a:	f043 0201 	orr.w	r2, r3, #1
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	661a      	str	r2, [r3, #96]	; 0x60

      return HAL_ERROR;
 8003ba2:	2301      	movs	r3, #1
 8003ba4:	e039      	b.n	8003c1a <ADC_Enable+0xb6>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	681b      	ldr	r3, [r3, #0]
 8003baa:	4618      	mov	r0, r3
 8003bac:	f7ff f868 	bl	8002c80 <LL_ADC_Enable>

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8003bb0:	f7fe fe78 	bl	80028a4 <HAL_GetTick>
 8003bb4:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003bb6:	e028      	b.n	8003c0a <ADC_Enable+0xa6>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	681b      	ldr	r3, [r3, #0]
 8003bbc:	4618      	mov	r0, r3
 8003bbe:	f7ff f887 	bl	8002cd0 <LL_ADC_IsEnabled>
 8003bc2:	4603      	mov	r3, r0
 8003bc4:	2b00      	cmp	r3, #0
 8003bc6:	d104      	bne.n	8003bd2 <ADC_Enable+0x6e>
      {
        LL_ADC_Enable(hadc->Instance);
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	681b      	ldr	r3, [r3, #0]
 8003bcc:	4618      	mov	r0, r3
 8003bce:	f7ff f857 	bl	8002c80 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8003bd2:	f7fe fe67 	bl	80028a4 <HAL_GetTick>
 8003bd6:	4602      	mov	r2, r0
 8003bd8:	68fb      	ldr	r3, [r7, #12]
 8003bda:	1ad3      	subs	r3, r2, r3
 8003bdc:	2b02      	cmp	r3, #2
 8003bde:	d914      	bls.n	8003c0a <ADC_Enable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	681b      	ldr	r3, [r3, #0]
 8003be4:	681b      	ldr	r3, [r3, #0]
 8003be6:	f003 0301 	and.w	r3, r3, #1
 8003bea:	2b01      	cmp	r3, #1
 8003bec:	d00d      	beq.n	8003c0a <ADC_Enable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003bf2:	f043 0210 	orr.w	r2, r3, #16
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	65da      	str	r2, [r3, #92]	; 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003bfe:	f043 0201 	orr.w	r2, r3, #1
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	661a      	str	r2, [r3, #96]	; 0x60

          return HAL_ERROR;
 8003c06:	2301      	movs	r3, #1
 8003c08:	e007      	b.n	8003c1a <ADC_Enable+0xb6>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	681b      	ldr	r3, [r3, #0]
 8003c0e:	681b      	ldr	r3, [r3, #0]
 8003c10:	f003 0301 	and.w	r3, r3, #1
 8003c14:	2b01      	cmp	r3, #1
 8003c16:	d1cf      	bne.n	8003bb8 <ADC_Enable+0x54>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8003c18:	2300      	movs	r3, #0
}
 8003c1a:	4618      	mov	r0, r3
 8003c1c:	3710      	adds	r7, #16
 8003c1e:	46bd      	mov	sp, r7
 8003c20:	bd80      	pop	{r7, pc}
 8003c22:	bf00      	nop
 8003c24:	8000003f 	.word	0x8000003f

08003c28 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 8003c28:	b580      	push	{r7, lr}
 8003c2a:	b084      	sub	sp, #16
 8003c2c:	af00      	add	r7, sp, #0
 8003c2e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	681b      	ldr	r3, [r3, #0]
 8003c34:	4618      	mov	r0, r3
 8003c36:	f7ff f85e 	bl	8002cf6 <LL_ADC_IsDisableOngoing>
 8003c3a:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	681b      	ldr	r3, [r3, #0]
 8003c40:	4618      	mov	r0, r3
 8003c42:	f7ff f845 	bl	8002cd0 <LL_ADC_IsEnabled>
 8003c46:	4603      	mov	r3, r0
 8003c48:	2b00      	cmp	r3, #0
 8003c4a:	d047      	beq.n	8003cdc <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 8003c4c:	68fb      	ldr	r3, [r7, #12]
 8003c4e:	2b00      	cmp	r3, #0
 8003c50:	d144      	bne.n	8003cdc <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	681b      	ldr	r3, [r3, #0]
 8003c56:	689b      	ldr	r3, [r3, #8]
 8003c58:	f003 030d 	and.w	r3, r3, #13
 8003c5c:	2b01      	cmp	r3, #1
 8003c5e:	d10c      	bne.n	8003c7a <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	681b      	ldr	r3, [r3, #0]
 8003c64:	4618      	mov	r0, r3
 8003c66:	f7ff f81f 	bl	8002ca8 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	681b      	ldr	r3, [r3, #0]
 8003c6e:	2203      	movs	r2, #3
 8003c70:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8003c72:	f7fe fe17 	bl	80028a4 <HAL_GetTick>
 8003c76:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8003c78:	e029      	b.n	8003cce <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003c7e:	f043 0210 	orr.w	r2, r3, #16
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	65da      	str	r2, [r3, #92]	; 0x5c
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003c8a:	f043 0201 	orr.w	r2, r3, #1
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	661a      	str	r2, [r3, #96]	; 0x60
      return HAL_ERROR;
 8003c92:	2301      	movs	r3, #1
 8003c94:	e023      	b.n	8003cde <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8003c96:	f7fe fe05 	bl	80028a4 <HAL_GetTick>
 8003c9a:	4602      	mov	r2, r0
 8003c9c:	68bb      	ldr	r3, [r7, #8]
 8003c9e:	1ad3      	subs	r3, r2, r3
 8003ca0:	2b02      	cmp	r3, #2
 8003ca2:	d914      	bls.n	8003cce <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	681b      	ldr	r3, [r3, #0]
 8003ca8:	689b      	ldr	r3, [r3, #8]
 8003caa:	f003 0301 	and.w	r3, r3, #1
 8003cae:	2b00      	cmp	r3, #0
 8003cb0:	d00d      	beq.n	8003cce <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003cb6:	f043 0210 	orr.w	r2, r3, #16
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	65da      	str	r2, [r3, #92]	; 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003cc2:	f043 0201 	orr.w	r2, r3, #1
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	661a      	str	r2, [r3, #96]	; 0x60

          return HAL_ERROR;
 8003cca:	2301      	movs	r3, #1
 8003ccc:	e007      	b.n	8003cde <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	681b      	ldr	r3, [r3, #0]
 8003cd2:	689b      	ldr	r3, [r3, #8]
 8003cd4:	f003 0301 	and.w	r3, r3, #1
 8003cd8:	2b00      	cmp	r3, #0
 8003cda:	d1dc      	bne.n	8003c96 <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8003cdc:	2300      	movs	r3, #0
}
 8003cde:	4618      	mov	r0, r3
 8003ce0:	3710      	adds	r7, #16
 8003ce2:	46bd      	mov	sp, r7
 8003ce4:	bd80      	pop	{r7, pc}

08003ce6 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8003ce6:	b580      	push	{r7, lr}
 8003ce8:	b084      	sub	sp, #16
 8003cea:	af00      	add	r7, sp, #0
 8003cec:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003cf2:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 8003cf4:	68fb      	ldr	r3, [r7, #12]
 8003cf6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003cf8:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8003cfc:	2b00      	cmp	r3, #0
 8003cfe:	d14b      	bne.n	8003d98 <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8003d00:	68fb      	ldr	r3, [r7, #12]
 8003d02:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003d04:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8003d08:	68fb      	ldr	r3, [r7, #12]
 8003d0a:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    /* Is it the end of the regular sequence ? */
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 8003d0c:	68fb      	ldr	r3, [r7, #12]
 8003d0e:	681b      	ldr	r3, [r3, #0]
 8003d10:	681b      	ldr	r3, [r3, #0]
 8003d12:	f003 0308 	and.w	r3, r3, #8
 8003d16:	2b00      	cmp	r3, #0
 8003d18:	d021      	beq.n	8003d5e <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8003d1a:	68fb      	ldr	r3, [r7, #12]
 8003d1c:	681b      	ldr	r3, [r3, #0]
 8003d1e:	4618      	mov	r0, r3
 8003d20:	f7fe fec0 	bl	8002aa4 <LL_ADC_REG_IsTriggerSourceSWStart>
 8003d24:	4603      	mov	r3, r0
 8003d26:	2b00      	cmp	r3, #0
 8003d28:	d032      	beq.n	8003d90 <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 8003d2a:	68fb      	ldr	r3, [r7, #12]
 8003d2c:	681b      	ldr	r3, [r3, #0]
 8003d2e:	68db      	ldr	r3, [r3, #12]
 8003d30:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003d34:	2b00      	cmp	r3, #0
 8003d36:	d12b      	bne.n	8003d90 <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8003d38:	68fb      	ldr	r3, [r7, #12]
 8003d3a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003d3c:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003d40:	68fb      	ldr	r3, [r7, #12]
 8003d42:	65da      	str	r2, [r3, #92]	; 0x5c
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8003d44:	68fb      	ldr	r3, [r7, #12]
 8003d46:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003d48:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003d4c:	2b00      	cmp	r3, #0
 8003d4e:	d11f      	bne.n	8003d90 <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003d50:	68fb      	ldr	r3, [r7, #12]
 8003d52:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003d54:	f043 0201 	orr.w	r2, r3, #1
 8003d58:	68fb      	ldr	r3, [r7, #12]
 8003d5a:	65da      	str	r2, [r3, #92]	; 0x5c
 8003d5c:	e018      	b.n	8003d90 <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMACFG) == 0UL)
 8003d5e:	68fb      	ldr	r3, [r7, #12]
 8003d60:	681b      	ldr	r3, [r3, #0]
 8003d62:	68db      	ldr	r3, [r3, #12]
 8003d64:	f003 0302 	and.w	r3, r3, #2
 8003d68:	2b00      	cmp	r3, #0
 8003d6a:	d111      	bne.n	8003d90 <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8003d6c:	68fb      	ldr	r3, [r7, #12]
 8003d6e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003d70:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003d74:	68fb      	ldr	r3, [r7, #12]
 8003d76:	65da      	str	r2, [r3, #92]	; 0x5c
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8003d78:	68fb      	ldr	r3, [r7, #12]
 8003d7a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003d7c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003d80:	2b00      	cmp	r3, #0
 8003d82:	d105      	bne.n	8003d90 <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003d84:	68fb      	ldr	r3, [r7, #12]
 8003d86:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003d88:	f043 0201 	orr.w	r2, r3, #1
 8003d8c:	68fb      	ldr	r3, [r7, #12]
 8003d8e:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8003d90:	68f8      	ldr	r0, [r7, #12]
 8003d92:	f7fd fb49 	bl	8001428 <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8003d96:	e00e      	b.n	8003db6 <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8003d98:	68fb      	ldr	r3, [r7, #12]
 8003d9a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003d9c:	f003 0310 	and.w	r3, r3, #16
 8003da0:	2b00      	cmp	r3, #0
 8003da2:	d003      	beq.n	8003dac <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 8003da4:	68f8      	ldr	r0, [r7, #12]
 8003da6:	f7ff fa93 	bl	80032d0 <HAL_ADC_ErrorCallback>
}
 8003daa:	e004      	b.n	8003db6 <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8003dac:	68fb      	ldr	r3, [r7, #12]
 8003dae:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003db0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003db2:	6878      	ldr	r0, [r7, #4]
 8003db4:	4798      	blx	r3
}
 8003db6:	bf00      	nop
 8003db8:	3710      	adds	r7, #16
 8003dba:	46bd      	mov	sp, r7
 8003dbc:	bd80      	pop	{r7, pc}

08003dbe <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8003dbe:	b580      	push	{r7, lr}
 8003dc0:	b084      	sub	sp, #16
 8003dc2:	af00      	add	r7, sp, #0
 8003dc4:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003dca:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8003dcc:	68f8      	ldr	r0, [r7, #12]
 8003dce:	f7ff fa75 	bl	80032bc <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8003dd2:	bf00      	nop
 8003dd4:	3710      	adds	r7, #16
 8003dd6:	46bd      	mov	sp, r7
 8003dd8:	bd80      	pop	{r7, pc}

08003dda <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 8003dda:	b580      	push	{r7, lr}
 8003ddc:	b084      	sub	sp, #16
 8003dde:	af00      	add	r7, sp, #0
 8003de0:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003de6:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8003de8:	68fb      	ldr	r3, [r7, #12]
 8003dea:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003dec:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8003df0:	68fb      	ldr	r3, [r7, #12]
 8003df2:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8003df4:	68fb      	ldr	r3, [r7, #12]
 8003df6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003df8:	f043 0204 	orr.w	r2, r3, #4
 8003dfc:	68fb      	ldr	r3, [r7, #12]
 8003dfe:	661a      	str	r2, [r3, #96]	; 0x60

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8003e00:	68f8      	ldr	r0, [r7, #12]
 8003e02:	f7ff fa65 	bl	80032d0 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8003e06:	bf00      	nop
 8003e08:	3710      	adds	r7, #16
 8003e0a:	46bd      	mov	sp, r7
 8003e0c:	bd80      	pop	{r7, pc}

08003e0e <LL_ADC_IsEnabled>:
{
 8003e0e:	b480      	push	{r7}
 8003e10:	b083      	sub	sp, #12
 8003e12:	af00      	add	r7, sp, #0
 8003e14:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	689b      	ldr	r3, [r3, #8]
 8003e1a:	f003 0301 	and.w	r3, r3, #1
 8003e1e:	2b01      	cmp	r3, #1
 8003e20:	d101      	bne.n	8003e26 <LL_ADC_IsEnabled+0x18>
 8003e22:	2301      	movs	r3, #1
 8003e24:	e000      	b.n	8003e28 <LL_ADC_IsEnabled+0x1a>
 8003e26:	2300      	movs	r3, #0
}
 8003e28:	4618      	mov	r0, r3
 8003e2a:	370c      	adds	r7, #12
 8003e2c:	46bd      	mov	sp, r7
 8003e2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e32:	4770      	bx	lr

08003e34 <LL_ADC_StartCalibration>:
{
 8003e34:	b480      	push	{r7}
 8003e36:	b083      	sub	sp, #12
 8003e38:	af00      	add	r7, sp, #0
 8003e3a:	6078      	str	r0, [r7, #4]
 8003e3c:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CR,
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	689b      	ldr	r3, [r3, #8]
 8003e42:	f023 4340 	bic.w	r3, r3, #3221225472	; 0xc0000000
 8003e46:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8003e4a:	683a      	ldr	r2, [r7, #0]
 8003e4c:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 8003e50:	4313      	orrs	r3, r2
 8003e52:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	609a      	str	r2, [r3, #8]
}
 8003e5a:	bf00      	nop
 8003e5c:	370c      	adds	r7, #12
 8003e5e:	46bd      	mov	sp, r7
 8003e60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e64:	4770      	bx	lr

08003e66 <LL_ADC_IsCalibrationOnGoing>:
{
 8003e66:	b480      	push	{r7}
 8003e68:	b083      	sub	sp, #12
 8003e6a:	af00      	add	r7, sp, #0
 8003e6c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	689b      	ldr	r3, [r3, #8]
 8003e72:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8003e76:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8003e7a:	d101      	bne.n	8003e80 <LL_ADC_IsCalibrationOnGoing+0x1a>
 8003e7c:	2301      	movs	r3, #1
 8003e7e:	e000      	b.n	8003e82 <LL_ADC_IsCalibrationOnGoing+0x1c>
 8003e80:	2300      	movs	r3, #0
}
 8003e82:	4618      	mov	r0, r3
 8003e84:	370c      	adds	r7, #12
 8003e86:	46bd      	mov	sp, r7
 8003e88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e8c:	4770      	bx	lr

08003e8e <LL_ADC_REG_IsConversionOngoing>:
{
 8003e8e:	b480      	push	{r7}
 8003e90:	b083      	sub	sp, #12
 8003e92:	af00      	add	r7, sp, #0
 8003e94:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	689b      	ldr	r3, [r3, #8]
 8003e9a:	f003 0304 	and.w	r3, r3, #4
 8003e9e:	2b04      	cmp	r3, #4
 8003ea0:	d101      	bne.n	8003ea6 <LL_ADC_REG_IsConversionOngoing+0x18>
 8003ea2:	2301      	movs	r3, #1
 8003ea4:	e000      	b.n	8003ea8 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8003ea6:	2300      	movs	r3, #0
}
 8003ea8:	4618      	mov	r0, r3
 8003eaa:	370c      	adds	r7, #12
 8003eac:	46bd      	mov	sp, r7
 8003eae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eb2:	4770      	bx	lr

08003eb4 <HAL_ADCEx_Calibration_Start>:
  *           @arg @ref ADC_SINGLE_ENDED       Channel in mode input single ended
  *           @arg @ref ADC_DIFFERENTIAL_ENDED Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc, uint32_t SingleDiff)
{
 8003eb4:	b580      	push	{r7, lr}
 8003eb6:	b084      	sub	sp, #16
 8003eb8:	af00      	add	r7, sp, #0
 8003eba:	6078      	str	r0, [r7, #4]
 8003ebc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 8003ebe:	2300      	movs	r3, #0
 8003ec0:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 8003ec8:	2b01      	cmp	r3, #1
 8003eca:	d101      	bne.n	8003ed0 <HAL_ADCEx_Calibration_Start+0x1c>
 8003ecc:	2302      	movs	r3, #2
 8003ece:	e04d      	b.n	8003f6c <HAL_ADCEx_Calibration_Start+0xb8>
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	2201      	movs	r2, #1
 8003ed4:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 8003ed8:	6878      	ldr	r0, [r7, #4]
 8003eda:	f7ff fea5 	bl	8003c28 <ADC_Disable>
 8003ede:	4603      	mov	r3, r0
 8003ee0:	73fb      	strb	r3, [r7, #15]

  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8003ee2:	7bfb      	ldrb	r3, [r7, #15]
 8003ee4:	2b00      	cmp	r3, #0
 8003ee6:	d136      	bne.n	8003f56 <HAL_ADCEx_Calibration_Start+0xa2>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003eec:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8003ef0:	f023 0302 	bic.w	r3, r3, #2
 8003ef4:	f043 0202 	orr.w	r2, r3, #2
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	65da      	str	r2, [r3, #92]	; 0x5c
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Start ADC calibration in mode single-ended or differential */
    LL_ADC_StartCalibration(hadc->Instance, SingleDiff);
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	681b      	ldr	r3, [r3, #0]
 8003f00:	6839      	ldr	r1, [r7, #0]
 8003f02:	4618      	mov	r0, r3
 8003f04:	f7ff ff96 	bl	8003e34 <LL_ADC_StartCalibration>

    /* Wait for calibration completion */
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8003f08:	e014      	b.n	8003f34 <HAL_ADCEx_Calibration_Start+0x80>
    {
      wait_loop_index++;
 8003f0a:	68bb      	ldr	r3, [r7, #8]
 8003f0c:	3301      	adds	r3, #1
 8003f0e:	60bb      	str	r3, [r7, #8]
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 8003f10:	68bb      	ldr	r3, [r7, #8]
 8003f12:	4a18      	ldr	r2, [pc, #96]	; (8003f74 <HAL_ADCEx_Calibration_Start+0xc0>)
 8003f14:	4293      	cmp	r3, r2
 8003f16:	d90d      	bls.n	8003f34 <HAL_ADCEx_Calibration_Start+0x80>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003f1c:	f023 0312 	bic.w	r3, r3, #18
 8003f20:	f043 0210 	orr.w	r2, r3, #16
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	65da      	str	r2, [r3, #92]	; 0x5c
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);

        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	2200      	movs	r2, #0
 8003f2c:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

        return HAL_ERROR;
 8003f30:	2301      	movs	r3, #1
 8003f32:	e01b      	b.n	8003f6c <HAL_ADCEx_Calibration_Start+0xb8>
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	681b      	ldr	r3, [r3, #0]
 8003f38:	4618      	mov	r0, r3
 8003f3a:	f7ff ff94 	bl	8003e66 <LL_ADC_IsCalibrationOnGoing>
 8003f3e:	4603      	mov	r3, r0
 8003f40:	2b00      	cmp	r3, #0
 8003f42:	d1e2      	bne.n	8003f0a <HAL_ADCEx_Calibration_Start+0x56>
      }
    }

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003f48:	f023 0303 	bic.w	r3, r3, #3
 8003f4c:	f043 0201 	orr.w	r2, r3, #1
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	65da      	str	r2, [r3, #92]	; 0x5c
 8003f54:	e005      	b.n	8003f62 <HAL_ADCEx_Calibration_Start+0xae>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003f5a:	f043 0210 	orr.w	r2, r3, #16
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	65da      	str	r2, [r3, #92]	; 0x5c
    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	2200      	movs	r2, #0
 8003f66:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Return function status */
  return tmp_hal_status;
 8003f6a:	7bfb      	ldrb	r3, [r7, #15]
}
 8003f6c:	4618      	mov	r0, r3
 8003f6e:	3710      	adds	r7, #16
 8003f70:	46bd      	mov	sp, r7
 8003f72:	bd80      	pop	{r7, pc}
 8003f74:	0004de01 	.word	0x0004de01

08003f78 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, ADC_MultiModeTypeDef *multimode)
{
 8003f78:	b590      	push	{r4, r7, lr}
 8003f7a:	b0a1      	sub	sp, #132	; 0x84
 8003f7c:	af00      	add	r7, sp, #0
 8003f7e:	6078      	str	r0, [r7, #4]
 8003f80:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003f82:	2300      	movs	r3, #0
 8003f84:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(multimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 8003f8e:	2b01      	cmp	r3, #1
 8003f90:	d101      	bne.n	8003f96 <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 8003f92:	2302      	movs	r3, #2
 8003f94:	e0e7      	b.n	8004166 <HAL_ADCEx_MultiModeConfigChannel+0x1ee>
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	2201      	movs	r2, #1
 8003f9a:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmphadcSlave);
 8003f9e:	2300      	movs	r3, #0
 8003fa0:	667b      	str	r3, [r7, #100]	; 0x64
  ADC_CLEAR_ERRORCODE(&tmphadcSlave);
 8003fa2:	2300      	movs	r3, #0
 8003fa4:	66bb      	str	r3, [r7, #104]	; 0x68

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	681b      	ldr	r3, [r3, #0]
 8003faa:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003fae:	d102      	bne.n	8003fb6 <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8003fb0:	4b6f      	ldr	r3, [pc, #444]	; (8004170 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8003fb2:	60bb      	str	r3, [r7, #8]
 8003fb4:	e009      	b.n	8003fca <HAL_ADCEx_MultiModeConfigChannel+0x52>
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	681b      	ldr	r3, [r3, #0]
 8003fba:	4a6e      	ldr	r2, [pc, #440]	; (8004174 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 8003fbc:	4293      	cmp	r3, r2
 8003fbe:	d102      	bne.n	8003fc6 <HAL_ADCEx_MultiModeConfigChannel+0x4e>
 8003fc0:	4b6d      	ldr	r3, [pc, #436]	; (8004178 <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 8003fc2:	60bb      	str	r3, [r7, #8]
 8003fc4:	e001      	b.n	8003fca <HAL_ADCEx_MultiModeConfigChannel+0x52>
 8003fc6:	2300      	movs	r3, #0
 8003fc8:	60bb      	str	r3, [r7, #8]

  if (tmphadcSlave.Instance == NULL)
 8003fca:	68bb      	ldr	r3, [r7, #8]
 8003fcc:	2b00      	cmp	r3, #0
 8003fce:	d10b      	bne.n	8003fe8 <HAL_ADCEx_MultiModeConfigChannel+0x70>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003fd4:	f043 0220 	orr.w	r2, r3, #32
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	2200      	movs	r2, #0
 8003fe0:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

    return HAL_ERROR;
 8003fe4:	2301      	movs	r3, #1
 8003fe6:	e0be      	b.n	8004166 <HAL_ADCEx_MultiModeConfigChannel+0x1ee>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmphadcSlave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmphadcSlave)->Instance);
 8003fe8:	68bb      	ldr	r3, [r7, #8]
 8003fea:	4618      	mov	r0, r3
 8003fec:	f7ff ff4f 	bl	8003e8e <LL_ADC_REG_IsConversionOngoing>
 8003ff0:	67b8      	str	r0, [r7, #120]	; 0x78
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	681b      	ldr	r3, [r3, #0]
 8003ff6:	4618      	mov	r0, r3
 8003ff8:	f7ff ff49 	bl	8003e8e <LL_ADC_REG_IsConversionOngoing>
 8003ffc:	4603      	mov	r3, r0
 8003ffe:	2b00      	cmp	r3, #0
 8004000:	f040 80a0 	bne.w	8004144 <HAL_ADCEx_MultiModeConfigChannel+0x1cc>
      && (tmphadcSlave_conversion_on_going == 0UL))
 8004004:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8004006:	2b00      	cmp	r3, #0
 8004008:	f040 809c 	bne.w	8004144 <HAL_ADCEx_MultiModeConfigChannel+0x1cc>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	681b      	ldr	r3, [r3, #0]
 8004010:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8004014:	d004      	beq.n	8004020 <HAL_ADCEx_MultiModeConfigChannel+0xa8>
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	681b      	ldr	r3, [r3, #0]
 800401a:	4a55      	ldr	r2, [pc, #340]	; (8004170 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 800401c:	4293      	cmp	r3, r2
 800401e:	d101      	bne.n	8004024 <HAL_ADCEx_MultiModeConfigChannel+0xac>
 8004020:	4b56      	ldr	r3, [pc, #344]	; (800417c <HAL_ADCEx_MultiModeConfigChannel+0x204>)
 8004022:	e000      	b.n	8004026 <HAL_ADCEx_MultiModeConfigChannel+0xae>
 8004024:	4b56      	ldr	r3, [pc, #344]	; (8004180 <HAL_ADCEx_MultiModeConfigChannel+0x208>)
 8004026:	677b      	str	r3, [r7, #116]	; 0x74

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8004028:	683b      	ldr	r3, [r7, #0]
 800402a:	681b      	ldr	r3, [r3, #0]
 800402c:	2b00      	cmp	r3, #0
 800402e:	d04b      	beq.n	80040c8 <HAL_ADCEx_MultiModeConfigChannel+0x150>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 8004030:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004032:	689b      	ldr	r3, [r3, #8]
 8004034:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8004038:	683b      	ldr	r3, [r7, #0]
 800403a:	6859      	ldr	r1, [r3, #4]
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8004042:	035b      	lsls	r3, r3, #13
 8004044:	430b      	orrs	r3, r1
 8004046:	431a      	orrs	r2, r3
 8004048:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800404a:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	681b      	ldr	r3, [r3, #0]
 8004050:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8004054:	d004      	beq.n	8004060 <HAL_ADCEx_MultiModeConfigChannel+0xe8>
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	681b      	ldr	r3, [r3, #0]
 800405a:	4a45      	ldr	r2, [pc, #276]	; (8004170 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 800405c:	4293      	cmp	r3, r2
 800405e:	d10f      	bne.n	8004080 <HAL_ADCEx_MultiModeConfigChannel+0x108>
 8004060:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8004064:	f7ff fed3 	bl	8003e0e <LL_ADC_IsEnabled>
 8004068:	4604      	mov	r4, r0
 800406a:	4841      	ldr	r0, [pc, #260]	; (8004170 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 800406c:	f7ff fecf 	bl	8003e0e <LL_ADC_IsEnabled>
 8004070:	4603      	mov	r3, r0
 8004072:	4323      	orrs	r3, r4
 8004074:	2b00      	cmp	r3, #0
 8004076:	bf0c      	ite	eq
 8004078:	2301      	moveq	r3, #1
 800407a:	2300      	movne	r3, #0
 800407c:	b2db      	uxtb	r3, r3
 800407e:	e012      	b.n	80040a6 <HAL_ADCEx_MultiModeConfigChannel+0x12e>
 8004080:	483c      	ldr	r0, [pc, #240]	; (8004174 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 8004082:	f7ff fec4 	bl	8003e0e <LL_ADC_IsEnabled>
 8004086:	4604      	mov	r4, r0
 8004088:	483b      	ldr	r0, [pc, #236]	; (8004178 <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 800408a:	f7ff fec0 	bl	8003e0e <LL_ADC_IsEnabled>
 800408e:	4603      	mov	r3, r0
 8004090:	431c      	orrs	r4, r3
 8004092:	483c      	ldr	r0, [pc, #240]	; (8004184 <HAL_ADCEx_MultiModeConfigChannel+0x20c>)
 8004094:	f7ff febb 	bl	8003e0e <LL_ADC_IsEnabled>
 8004098:	4603      	mov	r3, r0
 800409a:	4323      	orrs	r3, r4
 800409c:	2b00      	cmp	r3, #0
 800409e:	bf0c      	ite	eq
 80040a0:	2301      	moveq	r3, #1
 80040a2:	2300      	movne	r3, #0
 80040a4:	b2db      	uxtb	r3, r3
 80040a6:	2b00      	cmp	r3, #0
 80040a8:	d056      	beq.n	8004158 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 80040aa:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80040ac:	689b      	ldr	r3, [r3, #8]
 80040ae:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 80040b2:	f023 030f 	bic.w	r3, r3, #15
 80040b6:	683a      	ldr	r2, [r7, #0]
 80040b8:	6811      	ldr	r1, [r2, #0]
 80040ba:	683a      	ldr	r2, [r7, #0]
 80040bc:	6892      	ldr	r2, [r2, #8]
 80040be:	430a      	orrs	r2, r1
 80040c0:	431a      	orrs	r2, r3
 80040c2:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80040c4:	609a      	str	r2, [r3, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 80040c6:	e047      	b.n	8004158 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 80040c8:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80040ca:	689b      	ldr	r3, [r3, #8]
 80040cc:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80040d0:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80040d2:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	681b      	ldr	r3, [r3, #0]
 80040d8:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80040dc:	d004      	beq.n	80040e8 <HAL_ADCEx_MultiModeConfigChannel+0x170>
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	681b      	ldr	r3, [r3, #0]
 80040e2:	4a23      	ldr	r2, [pc, #140]	; (8004170 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 80040e4:	4293      	cmp	r3, r2
 80040e6:	d10f      	bne.n	8004108 <HAL_ADCEx_MultiModeConfigChannel+0x190>
 80040e8:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 80040ec:	f7ff fe8f 	bl	8003e0e <LL_ADC_IsEnabled>
 80040f0:	4604      	mov	r4, r0
 80040f2:	481f      	ldr	r0, [pc, #124]	; (8004170 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 80040f4:	f7ff fe8b 	bl	8003e0e <LL_ADC_IsEnabled>
 80040f8:	4603      	mov	r3, r0
 80040fa:	4323      	orrs	r3, r4
 80040fc:	2b00      	cmp	r3, #0
 80040fe:	bf0c      	ite	eq
 8004100:	2301      	moveq	r3, #1
 8004102:	2300      	movne	r3, #0
 8004104:	b2db      	uxtb	r3, r3
 8004106:	e012      	b.n	800412e <HAL_ADCEx_MultiModeConfigChannel+0x1b6>
 8004108:	481a      	ldr	r0, [pc, #104]	; (8004174 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 800410a:	f7ff fe80 	bl	8003e0e <LL_ADC_IsEnabled>
 800410e:	4604      	mov	r4, r0
 8004110:	4819      	ldr	r0, [pc, #100]	; (8004178 <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 8004112:	f7ff fe7c 	bl	8003e0e <LL_ADC_IsEnabled>
 8004116:	4603      	mov	r3, r0
 8004118:	431c      	orrs	r4, r3
 800411a:	481a      	ldr	r0, [pc, #104]	; (8004184 <HAL_ADCEx_MultiModeConfigChannel+0x20c>)
 800411c:	f7ff fe77 	bl	8003e0e <LL_ADC_IsEnabled>
 8004120:	4603      	mov	r3, r0
 8004122:	4323      	orrs	r3, r4
 8004124:	2b00      	cmp	r3, #0
 8004126:	bf0c      	ite	eq
 8004128:	2301      	moveq	r3, #1
 800412a:	2300      	movne	r3, #0
 800412c:	b2db      	uxtb	r3, r3
 800412e:	2b00      	cmp	r3, #0
 8004130:	d012      	beq.n	8004158 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8004132:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004134:	689b      	ldr	r3, [r3, #8]
 8004136:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 800413a:	f023 030f 	bic.w	r3, r3, #15
 800413e:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 8004140:	6093      	str	r3, [r2, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8004142:	e009      	b.n	8004158 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004148:	f043 0220 	orr.w	r2, r3, #32
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 8004150:	2301      	movs	r3, #1
 8004152:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
 8004156:	e000      	b.n	800415a <HAL_ADCEx_MultiModeConfigChannel+0x1e2>
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8004158:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	2200      	movs	r2, #0
 800415e:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Return function status */
  return tmp_hal_status;
 8004162:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
}
 8004166:	4618      	mov	r0, r3
 8004168:	3784      	adds	r7, #132	; 0x84
 800416a:	46bd      	mov	sp, r7
 800416c:	bd90      	pop	{r4, r7, pc}
 800416e:	bf00      	nop
 8004170:	50000100 	.word	0x50000100
 8004174:	50000400 	.word	0x50000400
 8004178:	50000500 	.word	0x50000500
 800417c:	50000300 	.word	0x50000300
 8004180:	50000700 	.word	0x50000700
 8004184:	50000600 	.word	0x50000600

08004188 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004188:	b480      	push	{r7}
 800418a:	b085      	sub	sp, #20
 800418c:	af00      	add	r7, sp, #0
 800418e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	f003 0307 	and.w	r3, r3, #7
 8004196:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004198:	4b0c      	ldr	r3, [pc, #48]	; (80041cc <__NVIC_SetPriorityGrouping+0x44>)
 800419a:	68db      	ldr	r3, [r3, #12]
 800419c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800419e:	68ba      	ldr	r2, [r7, #8]
 80041a0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80041a4:	4013      	ands	r3, r2
 80041a6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80041a8:	68fb      	ldr	r3, [r7, #12]
 80041aa:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80041ac:	68bb      	ldr	r3, [r7, #8]
 80041ae:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80041b0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80041b4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80041b8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80041ba:	4a04      	ldr	r2, [pc, #16]	; (80041cc <__NVIC_SetPriorityGrouping+0x44>)
 80041bc:	68bb      	ldr	r3, [r7, #8]
 80041be:	60d3      	str	r3, [r2, #12]
}
 80041c0:	bf00      	nop
 80041c2:	3714      	adds	r7, #20
 80041c4:	46bd      	mov	sp, r7
 80041c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041ca:	4770      	bx	lr
 80041cc:	e000ed00 	.word	0xe000ed00

080041d0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80041d0:	b480      	push	{r7}
 80041d2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80041d4:	4b04      	ldr	r3, [pc, #16]	; (80041e8 <__NVIC_GetPriorityGrouping+0x18>)
 80041d6:	68db      	ldr	r3, [r3, #12]
 80041d8:	0a1b      	lsrs	r3, r3, #8
 80041da:	f003 0307 	and.w	r3, r3, #7
}
 80041de:	4618      	mov	r0, r3
 80041e0:	46bd      	mov	sp, r7
 80041e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041e6:	4770      	bx	lr
 80041e8:	e000ed00 	.word	0xe000ed00

080041ec <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80041ec:	b480      	push	{r7}
 80041ee:	b083      	sub	sp, #12
 80041f0:	af00      	add	r7, sp, #0
 80041f2:	4603      	mov	r3, r0
 80041f4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80041f6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80041fa:	2b00      	cmp	r3, #0
 80041fc:	db0b      	blt.n	8004216 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80041fe:	79fb      	ldrb	r3, [r7, #7]
 8004200:	f003 021f 	and.w	r2, r3, #31
 8004204:	4907      	ldr	r1, [pc, #28]	; (8004224 <__NVIC_EnableIRQ+0x38>)
 8004206:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800420a:	095b      	lsrs	r3, r3, #5
 800420c:	2001      	movs	r0, #1
 800420e:	fa00 f202 	lsl.w	r2, r0, r2
 8004212:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8004216:	bf00      	nop
 8004218:	370c      	adds	r7, #12
 800421a:	46bd      	mov	sp, r7
 800421c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004220:	4770      	bx	lr
 8004222:	bf00      	nop
 8004224:	e000e100 	.word	0xe000e100

08004228 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004228:	b480      	push	{r7}
 800422a:	b083      	sub	sp, #12
 800422c:	af00      	add	r7, sp, #0
 800422e:	4603      	mov	r3, r0
 8004230:	6039      	str	r1, [r7, #0]
 8004232:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004234:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004238:	2b00      	cmp	r3, #0
 800423a:	db0a      	blt.n	8004252 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800423c:	683b      	ldr	r3, [r7, #0]
 800423e:	b2da      	uxtb	r2, r3
 8004240:	490c      	ldr	r1, [pc, #48]	; (8004274 <__NVIC_SetPriority+0x4c>)
 8004242:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004246:	0112      	lsls	r2, r2, #4
 8004248:	b2d2      	uxtb	r2, r2
 800424a:	440b      	add	r3, r1
 800424c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8004250:	e00a      	b.n	8004268 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004252:	683b      	ldr	r3, [r7, #0]
 8004254:	b2da      	uxtb	r2, r3
 8004256:	4908      	ldr	r1, [pc, #32]	; (8004278 <__NVIC_SetPriority+0x50>)
 8004258:	79fb      	ldrb	r3, [r7, #7]
 800425a:	f003 030f 	and.w	r3, r3, #15
 800425e:	3b04      	subs	r3, #4
 8004260:	0112      	lsls	r2, r2, #4
 8004262:	b2d2      	uxtb	r2, r2
 8004264:	440b      	add	r3, r1
 8004266:	761a      	strb	r2, [r3, #24]
}
 8004268:	bf00      	nop
 800426a:	370c      	adds	r7, #12
 800426c:	46bd      	mov	sp, r7
 800426e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004272:	4770      	bx	lr
 8004274:	e000e100 	.word	0xe000e100
 8004278:	e000ed00 	.word	0xe000ed00

0800427c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800427c:	b480      	push	{r7}
 800427e:	b089      	sub	sp, #36	; 0x24
 8004280:	af00      	add	r7, sp, #0
 8004282:	60f8      	str	r0, [r7, #12]
 8004284:	60b9      	str	r1, [r7, #8]
 8004286:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004288:	68fb      	ldr	r3, [r7, #12]
 800428a:	f003 0307 	and.w	r3, r3, #7
 800428e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004290:	69fb      	ldr	r3, [r7, #28]
 8004292:	f1c3 0307 	rsb	r3, r3, #7
 8004296:	2b04      	cmp	r3, #4
 8004298:	bf28      	it	cs
 800429a:	2304      	movcs	r3, #4
 800429c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800429e:	69fb      	ldr	r3, [r7, #28]
 80042a0:	3304      	adds	r3, #4
 80042a2:	2b06      	cmp	r3, #6
 80042a4:	d902      	bls.n	80042ac <NVIC_EncodePriority+0x30>
 80042a6:	69fb      	ldr	r3, [r7, #28]
 80042a8:	3b03      	subs	r3, #3
 80042aa:	e000      	b.n	80042ae <NVIC_EncodePriority+0x32>
 80042ac:	2300      	movs	r3, #0
 80042ae:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80042b0:	f04f 32ff 	mov.w	r2, #4294967295
 80042b4:	69bb      	ldr	r3, [r7, #24]
 80042b6:	fa02 f303 	lsl.w	r3, r2, r3
 80042ba:	43da      	mvns	r2, r3
 80042bc:	68bb      	ldr	r3, [r7, #8]
 80042be:	401a      	ands	r2, r3
 80042c0:	697b      	ldr	r3, [r7, #20]
 80042c2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80042c4:	f04f 31ff 	mov.w	r1, #4294967295
 80042c8:	697b      	ldr	r3, [r7, #20]
 80042ca:	fa01 f303 	lsl.w	r3, r1, r3
 80042ce:	43d9      	mvns	r1, r3
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80042d4:	4313      	orrs	r3, r2
         );
}
 80042d6:	4618      	mov	r0, r3
 80042d8:	3724      	adds	r7, #36	; 0x24
 80042da:	46bd      	mov	sp, r7
 80042dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042e0:	4770      	bx	lr

080042e2 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80042e2:	b580      	push	{r7, lr}
 80042e4:	b082      	sub	sp, #8
 80042e6:	af00      	add	r7, sp, #0
 80042e8:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80042ea:	6878      	ldr	r0, [r7, #4]
 80042ec:	f7ff ff4c 	bl	8004188 <__NVIC_SetPriorityGrouping>
}
 80042f0:	bf00      	nop
 80042f2:	3708      	adds	r7, #8
 80042f4:	46bd      	mov	sp, r7
 80042f6:	bd80      	pop	{r7, pc}

080042f8 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80042f8:	b580      	push	{r7, lr}
 80042fa:	b086      	sub	sp, #24
 80042fc:	af00      	add	r7, sp, #0
 80042fe:	4603      	mov	r3, r0
 8004300:	60b9      	str	r1, [r7, #8]
 8004302:	607a      	str	r2, [r7, #4]
 8004304:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8004306:	f7ff ff63 	bl	80041d0 <__NVIC_GetPriorityGrouping>
 800430a:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800430c:	687a      	ldr	r2, [r7, #4]
 800430e:	68b9      	ldr	r1, [r7, #8]
 8004310:	6978      	ldr	r0, [r7, #20]
 8004312:	f7ff ffb3 	bl	800427c <NVIC_EncodePriority>
 8004316:	4602      	mov	r2, r0
 8004318:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800431c:	4611      	mov	r1, r2
 800431e:	4618      	mov	r0, r3
 8004320:	f7ff ff82 	bl	8004228 <__NVIC_SetPriority>
}
 8004324:	bf00      	nop
 8004326:	3718      	adds	r7, #24
 8004328:	46bd      	mov	sp, r7
 800432a:	bd80      	pop	{r7, pc}

0800432c <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800432c:	b580      	push	{r7, lr}
 800432e:	b082      	sub	sp, #8
 8004330:	af00      	add	r7, sp, #0
 8004332:	4603      	mov	r3, r0
 8004334:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004336:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800433a:	4618      	mov	r0, r3
 800433c:	f7ff ff56 	bl	80041ec <__NVIC_EnableIRQ>
}
 8004340:	bf00      	nop
 8004342:	3708      	adds	r7, #8
 8004344:	46bd      	mov	sp, r7
 8004346:	bd80      	pop	{r7, pc}

08004348 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8004348:	b580      	push	{r7, lr}
 800434a:	b084      	sub	sp, #16
 800434c:	af00      	add	r7, sp, #0
 800434e:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	2b00      	cmp	r3, #0
 8004354:	d101      	bne.n	800435a <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8004356:	2301      	movs	r3, #1
 8004358:	e08d      	b.n	8004476 <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	681b      	ldr	r3, [r3, #0]
 800435e:	461a      	mov	r2, r3
 8004360:	4b47      	ldr	r3, [pc, #284]	; (8004480 <HAL_DMA_Init+0x138>)
 8004362:	429a      	cmp	r2, r3
 8004364:	d80f      	bhi.n	8004386 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	681b      	ldr	r3, [r3, #0]
 800436a:	461a      	mov	r2, r3
 800436c:	4b45      	ldr	r3, [pc, #276]	; (8004484 <HAL_DMA_Init+0x13c>)
 800436e:	4413      	add	r3, r2
 8004370:	4a45      	ldr	r2, [pc, #276]	; (8004488 <HAL_DMA_Init+0x140>)
 8004372:	fba2 2303 	umull	r2, r3, r2, r3
 8004376:	091b      	lsrs	r3, r3, #4
 8004378:	009a      	lsls	r2, r3, #2
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	4a42      	ldr	r2, [pc, #264]	; (800448c <HAL_DMA_Init+0x144>)
 8004382:	641a      	str	r2, [r3, #64]	; 0x40
 8004384:	e00e      	b.n	80043a4 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	681b      	ldr	r3, [r3, #0]
 800438a:	461a      	mov	r2, r3
 800438c:	4b40      	ldr	r3, [pc, #256]	; (8004490 <HAL_DMA_Init+0x148>)
 800438e:	4413      	add	r3, r2
 8004390:	4a3d      	ldr	r2, [pc, #244]	; (8004488 <HAL_DMA_Init+0x140>)
 8004392:	fba2 2303 	umull	r2, r3, r2, r3
 8004396:	091b      	lsrs	r3, r3, #4
 8004398:	009a      	lsls	r2, r3, #2
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	4a3c      	ldr	r2, [pc, #240]	; (8004494 <HAL_DMA_Init+0x14c>)
 80043a2:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	2202      	movs	r2, #2
 80043a8:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	681b      	ldr	r3, [r3, #0]
 80043b0:	681b      	ldr	r3, [r3, #0]
 80043b2:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 80043b4:	68fb      	ldr	r3, [r7, #12]
 80043b6:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 80043ba:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80043be:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 80043c8:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	691b      	ldr	r3, [r3, #16]
 80043ce:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80043d4:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	699b      	ldr	r3, [r3, #24]
 80043da:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80043e0:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	6a1b      	ldr	r3, [r3, #32]
 80043e6:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80043e8:	68fa      	ldr	r2, [r7, #12]
 80043ea:	4313      	orrs	r3, r2
 80043ec:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	681b      	ldr	r3, [r3, #0]
 80043f2:	68fa      	ldr	r2, [r7, #12]
 80043f4:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 80043f6:	6878      	ldr	r0, [r7, #4]
 80043f8:	f000 fa76 	bl	80048e8 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	689b      	ldr	r3, [r3, #8]
 8004400:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8004404:	d102      	bne.n	800440c <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	2200      	movs	r2, #0
 800440a:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	685a      	ldr	r2, [r3, #4]
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004414:	b2d2      	uxtb	r2, r2
 8004416:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800441c:	687a      	ldr	r2, [r7, #4]
 800441e:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8004420:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	685b      	ldr	r3, [r3, #4]
 8004426:	2b00      	cmp	r3, #0
 8004428:	d010      	beq.n	800444c <HAL_DMA_Init+0x104>
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	685b      	ldr	r3, [r3, #4]
 800442e:	2b04      	cmp	r3, #4
 8004430:	d80c      	bhi.n	800444c <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8004432:	6878      	ldr	r0, [r7, #4]
 8004434:	f000 fa96 	bl	8004964 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800443c:	2200      	movs	r2, #0
 800443e:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004444:	687a      	ldr	r2, [r7, #4]
 8004446:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8004448:	605a      	str	r2, [r3, #4]
 800444a:	e008      	b.n	800445e <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	2200      	movs	r2, #0
 8004450:	655a      	str	r2, [r3, #84]	; 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	2200      	movs	r2, #0
 8004456:	659a      	str	r2, [r3, #88]	; 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	2200      	movs	r2, #0
 800445c:	65da      	str	r2, [r3, #92]	; 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	2200      	movs	r2, #0
 8004462:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	2201      	movs	r2, #1
 8004468:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	2200      	movs	r2, #0
 8004470:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 8004474:	2300      	movs	r3, #0
}
 8004476:	4618      	mov	r0, r3
 8004478:	3710      	adds	r7, #16
 800447a:	46bd      	mov	sp, r7
 800447c:	bd80      	pop	{r7, pc}
 800447e:	bf00      	nop
 8004480:	40020407 	.word	0x40020407
 8004484:	bffdfff8 	.word	0xbffdfff8
 8004488:	cccccccd 	.word	0xcccccccd
 800448c:	40020000 	.word	0x40020000
 8004490:	bffdfbf8 	.word	0xbffdfbf8
 8004494:	40020400 	.word	0x40020400

08004498 <HAL_DMA_Start_IT>:
  * @param  DataLength The length of data to be transferred from source to destination (up to 256Kbytes-1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 8004498:	b580      	push	{r7, lr}
 800449a:	b086      	sub	sp, #24
 800449c:	af00      	add	r7, sp, #0
 800449e:	60f8      	str	r0, [r7, #12]
 80044a0:	60b9      	str	r1, [r7, #8]
 80044a2:	607a      	str	r2, [r7, #4]
 80044a4:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80044a6:	2300      	movs	r3, #0
 80044a8:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 80044aa:	68fb      	ldr	r3, [r7, #12]
 80044ac:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80044b0:	2b01      	cmp	r3, #1
 80044b2:	d101      	bne.n	80044b8 <HAL_DMA_Start_IT+0x20>
 80044b4:	2302      	movs	r3, #2
 80044b6:	e066      	b.n	8004586 <HAL_DMA_Start_IT+0xee>
 80044b8:	68fb      	ldr	r3, [r7, #12]
 80044ba:	2201      	movs	r2, #1
 80044bc:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 80044c0:	68fb      	ldr	r3, [r7, #12]
 80044c2:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 80044c6:	b2db      	uxtb	r3, r3
 80044c8:	2b01      	cmp	r3, #1
 80044ca:	d155      	bne.n	8004578 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80044cc:	68fb      	ldr	r3, [r7, #12]
 80044ce:	2202      	movs	r2, #2
 80044d0:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80044d4:	68fb      	ldr	r3, [r7, #12]
 80044d6:	2200      	movs	r2, #0
 80044d8:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80044da:	68fb      	ldr	r3, [r7, #12]
 80044dc:	681b      	ldr	r3, [r3, #0]
 80044de:	681a      	ldr	r2, [r3, #0]
 80044e0:	68fb      	ldr	r3, [r7, #12]
 80044e2:	681b      	ldr	r3, [r3, #0]
 80044e4:	f022 0201 	bic.w	r2, r2, #1
 80044e8:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80044ea:	683b      	ldr	r3, [r7, #0]
 80044ec:	687a      	ldr	r2, [r7, #4]
 80044ee:	68b9      	ldr	r1, [r7, #8]
 80044f0:	68f8      	ldr	r0, [r7, #12]
 80044f2:	f000 f9bb 	bl	800486c <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 80044f6:	68fb      	ldr	r3, [r7, #12]
 80044f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80044fa:	2b00      	cmp	r3, #0
 80044fc:	d008      	beq.n	8004510 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80044fe:	68fb      	ldr	r3, [r7, #12]
 8004500:	681b      	ldr	r3, [r3, #0]
 8004502:	681a      	ldr	r2, [r3, #0]
 8004504:	68fb      	ldr	r3, [r7, #12]
 8004506:	681b      	ldr	r3, [r3, #0]
 8004508:	f042 020e 	orr.w	r2, r2, #14
 800450c:	601a      	str	r2, [r3, #0]
 800450e:	e00f      	b.n	8004530 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8004510:	68fb      	ldr	r3, [r7, #12]
 8004512:	681b      	ldr	r3, [r3, #0]
 8004514:	681a      	ldr	r2, [r3, #0]
 8004516:	68fb      	ldr	r3, [r7, #12]
 8004518:	681b      	ldr	r3, [r3, #0]
 800451a:	f022 0204 	bic.w	r2, r2, #4
 800451e:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8004520:	68fb      	ldr	r3, [r7, #12]
 8004522:	681b      	ldr	r3, [r3, #0]
 8004524:	681a      	ldr	r2, [r3, #0]
 8004526:	68fb      	ldr	r3, [r7, #12]
 8004528:	681b      	ldr	r3, [r3, #0]
 800452a:	f042 020a 	orr.w	r2, r2, #10
 800452e:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8004530:	68fb      	ldr	r3, [r7, #12]
 8004532:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004534:	681b      	ldr	r3, [r3, #0]
 8004536:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800453a:	2b00      	cmp	r3, #0
 800453c:	d007      	beq.n	800454e <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 800453e:	68fb      	ldr	r3, [r7, #12]
 8004540:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004542:	681a      	ldr	r2, [r3, #0]
 8004544:	68fb      	ldr	r3, [r7, #12]
 8004546:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004548:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800454c:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 800454e:	68fb      	ldr	r3, [r7, #12]
 8004550:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004552:	2b00      	cmp	r3, #0
 8004554:	d007      	beq.n	8004566 <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8004556:	68fb      	ldr	r3, [r7, #12]
 8004558:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800455a:	681a      	ldr	r2, [r3, #0]
 800455c:	68fb      	ldr	r3, [r7, #12]
 800455e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004560:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004564:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8004566:	68fb      	ldr	r3, [r7, #12]
 8004568:	681b      	ldr	r3, [r3, #0]
 800456a:	681a      	ldr	r2, [r3, #0]
 800456c:	68fb      	ldr	r3, [r7, #12]
 800456e:	681b      	ldr	r3, [r3, #0]
 8004570:	f042 0201 	orr.w	r2, r2, #1
 8004574:	601a      	str	r2, [r3, #0]
 8004576:	e005      	b.n	8004584 <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004578:	68fb      	ldr	r3, [r7, #12]
 800457a:	2200      	movs	r2, #0
 800457c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8004580:	2302      	movs	r3, #2
 8004582:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8004584:	7dfb      	ldrb	r3, [r7, #23]
}
 8004586:	4618      	mov	r0, r3
 8004588:	3718      	adds	r7, #24
 800458a:	46bd      	mov	sp, r7
 800458c:	bd80      	pop	{r7, pc}

0800458e <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800458e:	b480      	push	{r7}
 8004590:	b085      	sub	sp, #20
 8004592:	af00      	add	r7, sp, #0
 8004594:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004596:	2300      	movs	r3, #0
 8004598:	73fb      	strb	r3, [r7, #15]

  if(hdma->State != HAL_DMA_STATE_BUSY)
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 80045a0:	b2db      	uxtb	r3, r3
 80045a2:	2b02      	cmp	r3, #2
 80045a4:	d005      	beq.n	80045b2 <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	2204      	movs	r2, #4
 80045aa:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 80045ac:	2301      	movs	r3, #1
 80045ae:	73fb      	strb	r3, [r7, #15]
 80045b0:	e037      	b.n	8004622 <HAL_DMA_Abort+0x94>
  }
  else
  {
     /* Disable DMA IT */
     __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	681b      	ldr	r3, [r3, #0]
 80045b6:	681a      	ldr	r2, [r3, #0]
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	681b      	ldr	r3, [r3, #0]
 80045bc:	f022 020e 	bic.w	r2, r2, #14
 80045c0:	601a      	str	r2, [r3, #0]
     
     /* disable the DMAMUX sync overrun IT*/
     hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80045c6:	681a      	ldr	r2, [r3, #0]
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80045cc:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80045d0:	601a      	str	r2, [r3, #0]
     
     /* Disable the channel */
     __HAL_DMA_DISABLE(hdma);
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	681b      	ldr	r3, [r3, #0]
 80045d6:	681a      	ldr	r2, [r3, #0]
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	681b      	ldr	r3, [r3, #0]
 80045dc:	f022 0201 	bic.w	r2, r2, #1
 80045e0:	601a      	str	r2, [r3, #0]
     
     /* Clear all flags */
     hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80045e6:	f003 021f 	and.w	r2, r3, #31
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80045ee:	2101      	movs	r1, #1
 80045f0:	fa01 f202 	lsl.w	r2, r1, r2
 80045f4:	605a      	str	r2, [r3, #4]
     
     /* Clear the DMAMUX synchro overrun flag */
     hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80045fa:	687a      	ldr	r2, [r7, #4]
 80045fc:	6d12      	ldr	r2, [r2, #80]	; 0x50
 80045fe:	605a      	str	r2, [r3, #4]
     
     if (hdma->DMAmuxRequestGen != 0U)
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004604:	2b00      	cmp	r3, #0
 8004606:	d00c      	beq.n	8004622 <HAL_DMA_Abort+0x94>
     {
       /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
       /* disable the request gen overrun IT*/
       hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800460c:	681a      	ldr	r2, [r3, #0]
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004612:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004616:	601a      	str	r2, [r3, #0]
     
       /* Clear the DMAMUX request generator overrun flag */
       hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800461c:	687a      	ldr	r2, [r7, #4]
 800461e:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8004620:	605a      	str	r2, [r3, #4]
     }
  }  
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	2201      	movs	r2, #1
 8004626:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	2200      	movs	r2, #0
 800462e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return status;
 8004632:	7bfb      	ldrb	r3, [r7, #15]
}
 8004634:	4618      	mov	r0, r3
 8004636:	3714      	adds	r7, #20
 8004638:	46bd      	mov	sp, r7
 800463a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800463e:	4770      	bx	lr

08004640 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8004640:	b580      	push	{r7, lr}
 8004642:	b084      	sub	sp, #16
 8004644:	af00      	add	r7, sp, #0
 8004646:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004648:	2300      	movs	r3, #0
 800464a:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8004652:	b2db      	uxtb	r3, r3
 8004654:	2b02      	cmp	r3, #2
 8004656:	d00d      	beq.n	8004674 <HAL_DMA_Abort_IT+0x34>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	2204      	movs	r2, #4
 800465c:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	2201      	movs	r2, #1
 8004662:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	2200      	movs	r2, #0
 800466a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    status = HAL_ERROR;
 800466e:	2301      	movs	r3, #1
 8004670:	73fb      	strb	r3, [r7, #15]
 8004672:	e047      	b.n	8004704 <HAL_DMA_Abort_IT+0xc4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	681b      	ldr	r3, [r3, #0]
 8004678:	681a      	ldr	r2, [r3, #0]
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	681b      	ldr	r3, [r3, #0]
 800467e:	f022 020e 	bic.w	r2, r2, #14
 8004682:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	681b      	ldr	r3, [r3, #0]
 8004688:	681a      	ldr	r2, [r3, #0]
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	681b      	ldr	r3, [r3, #0]
 800468e:	f022 0201 	bic.w	r2, r2, #1
 8004692:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004698:	681a      	ldr	r2, [r3, #0]
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800469e:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80046a2:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80046a8:	f003 021f 	and.w	r2, r3, #31
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80046b0:	2101      	movs	r1, #1
 80046b2:	fa01 f202 	lsl.w	r2, r1, r2
 80046b6:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80046bc:	687a      	ldr	r2, [r7, #4]
 80046be:	6d12      	ldr	r2, [r2, #80]	; 0x50
 80046c0:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80046c6:	2b00      	cmp	r3, #0
 80046c8:	d00c      	beq.n	80046e4 <HAL_DMA_Abort_IT+0xa4>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80046ca:	687b      	ldr	r3, [r7, #4]
 80046cc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80046ce:	681a      	ldr	r2, [r3, #0]
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80046d4:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80046d8:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80046de:	687a      	ldr	r2, [r7, #4]
 80046e0:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 80046e2:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	2201      	movs	r2, #1
 80046e8:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	2200      	movs	r2, #0
 80046f0:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80046f8:	2b00      	cmp	r3, #0
 80046fa:	d003      	beq.n	8004704 <HAL_DMA_Abort_IT+0xc4>
    {
      hdma->XferAbortCallback(hdma);
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004700:	6878      	ldr	r0, [r7, #4]
 8004702:	4798      	blx	r3
    }
  }
  return status;
 8004704:	7bfb      	ldrb	r3, [r7, #15]
}
 8004706:	4618      	mov	r0, r3
 8004708:	3710      	adds	r7, #16
 800470a:	46bd      	mov	sp, r7
 800470c:	bd80      	pop	{r7, pc}

0800470e <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800470e:	b580      	push	{r7, lr}
 8004710:	b084      	sub	sp, #16
 8004712:	af00      	add	r7, sp, #0
 8004714:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800471a:	681b      	ldr	r3, [r3, #0]
 800471c:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	681b      	ldr	r3, [r3, #0]
 8004722:	681b      	ldr	r3, [r3, #0]
 8004724:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800472a:	f003 031f 	and.w	r3, r3, #31
 800472e:	2204      	movs	r2, #4
 8004730:	409a      	lsls	r2, r3
 8004732:	68fb      	ldr	r3, [r7, #12]
 8004734:	4013      	ands	r3, r2
 8004736:	2b00      	cmp	r3, #0
 8004738:	d026      	beq.n	8004788 <HAL_DMA_IRQHandler+0x7a>
 800473a:	68bb      	ldr	r3, [r7, #8]
 800473c:	f003 0304 	and.w	r3, r3, #4
 8004740:	2b00      	cmp	r3, #0
 8004742:	d021      	beq.n	8004788 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	681b      	ldr	r3, [r3, #0]
 8004748:	681b      	ldr	r3, [r3, #0]
 800474a:	f003 0320 	and.w	r3, r3, #32
 800474e:	2b00      	cmp	r3, #0
 8004750:	d107      	bne.n	8004762 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	681b      	ldr	r3, [r3, #0]
 8004756:	681a      	ldr	r2, [r3, #0]
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	681b      	ldr	r3, [r3, #0]
 800475c:	f022 0204 	bic.w	r2, r2, #4
 8004760:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004766:	f003 021f 	and.w	r2, r3, #31
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800476e:	2104      	movs	r1, #4
 8004770:	fa01 f202 	lsl.w	r2, r1, r2
 8004774:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800477a:	2b00      	cmp	r3, #0
 800477c:	d071      	beq.n	8004862 <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004782:	6878      	ldr	r0, [r7, #4]
 8004784:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8004786:	e06c      	b.n	8004862 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800478c:	f003 031f 	and.w	r3, r3, #31
 8004790:	2202      	movs	r2, #2
 8004792:	409a      	lsls	r2, r3
 8004794:	68fb      	ldr	r3, [r7, #12]
 8004796:	4013      	ands	r3, r2
 8004798:	2b00      	cmp	r3, #0
 800479a:	d02e      	beq.n	80047fa <HAL_DMA_IRQHandler+0xec>
           && (0U != (source_it & DMA_IT_TC)))
 800479c:	68bb      	ldr	r3, [r7, #8]
 800479e:	f003 0302 	and.w	r3, r3, #2
 80047a2:	2b00      	cmp	r3, #0
 80047a4:	d029      	beq.n	80047fa <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	681b      	ldr	r3, [r3, #0]
 80047aa:	681b      	ldr	r3, [r3, #0]
 80047ac:	f003 0320 	and.w	r3, r3, #32
 80047b0:	2b00      	cmp	r3, #0
 80047b2:	d10b      	bne.n	80047cc <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	681b      	ldr	r3, [r3, #0]
 80047b8:	681a      	ldr	r2, [r3, #0]
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	681b      	ldr	r3, [r3, #0]
 80047be:	f022 020a 	bic.w	r2, r2, #10
 80047c2:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	2201      	movs	r2, #1
 80047c8:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80047d0:	f003 021f 	and.w	r2, r3, #31
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80047d8:	2102      	movs	r1, #2
 80047da:	fa01 f202 	lsl.w	r2, r1, r2
 80047de:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	2200      	movs	r2, #0
 80047e4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferCpltCallback != NULL)
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80047ec:	2b00      	cmp	r3, #0
 80047ee:	d038      	beq.n	8004862 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80047f4:	6878      	ldr	r0, [r7, #4]
 80047f6:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 80047f8:	e033      	b.n	8004862 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80047fe:	f003 031f 	and.w	r3, r3, #31
 8004802:	2208      	movs	r2, #8
 8004804:	409a      	lsls	r2, r3
 8004806:	68fb      	ldr	r3, [r7, #12]
 8004808:	4013      	ands	r3, r2
 800480a:	2b00      	cmp	r3, #0
 800480c:	d02a      	beq.n	8004864 <HAL_DMA_IRQHandler+0x156>
           && (0U != (source_it & DMA_IT_TE)))
 800480e:	68bb      	ldr	r3, [r7, #8]
 8004810:	f003 0308 	and.w	r3, r3, #8
 8004814:	2b00      	cmp	r3, #0
 8004816:	d025      	beq.n	8004864 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	681b      	ldr	r3, [r3, #0]
 800481c:	681a      	ldr	r2, [r3, #0]
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	681b      	ldr	r3, [r3, #0]
 8004822:	f022 020e 	bic.w	r2, r2, #14
 8004826:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800482c:	f003 021f 	and.w	r2, r3, #31
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004834:	2101      	movs	r1, #1
 8004836:	fa01 f202 	lsl.w	r2, r1, r2
 800483a:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	2201      	movs	r2, #1
 8004840:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	2201      	movs	r2, #1
 8004846:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	2200      	movs	r2, #0
 800484e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferErrorCallback != NULL)
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004856:	2b00      	cmp	r3, #0
 8004858:	d004      	beq.n	8004864 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800485e:	6878      	ldr	r0, [r7, #4]
 8004860:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8004862:	bf00      	nop
 8004864:	bf00      	nop
}
 8004866:	3710      	adds	r7, #16
 8004868:	46bd      	mov	sp, r7
 800486a:	bd80      	pop	{r7, pc}

0800486c <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800486c:	b480      	push	{r7}
 800486e:	b085      	sub	sp, #20
 8004870:	af00      	add	r7, sp, #0
 8004872:	60f8      	str	r0, [r7, #12]
 8004874:	60b9      	str	r1, [r7, #8]
 8004876:	607a      	str	r2, [r7, #4]
 8004878:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800487a:	68fb      	ldr	r3, [r7, #12]
 800487c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800487e:	68fa      	ldr	r2, [r7, #12]
 8004880:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8004882:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 8004884:	68fb      	ldr	r3, [r7, #12]
 8004886:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004888:	2b00      	cmp	r3, #0
 800488a:	d004      	beq.n	8004896 <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800488c:	68fb      	ldr	r3, [r7, #12]
 800488e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004890:	68fa      	ldr	r2, [r7, #12]
 8004892:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8004894:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8004896:	68fb      	ldr	r3, [r7, #12]
 8004898:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800489a:	f003 021f 	and.w	r2, r3, #31
 800489e:	68fb      	ldr	r3, [r7, #12]
 80048a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80048a2:	2101      	movs	r1, #1
 80048a4:	fa01 f202 	lsl.w	r2, r1, r2
 80048a8:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 80048aa:	68fb      	ldr	r3, [r7, #12]
 80048ac:	681b      	ldr	r3, [r3, #0]
 80048ae:	683a      	ldr	r2, [r7, #0]
 80048b0:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80048b2:	68fb      	ldr	r3, [r7, #12]
 80048b4:	689b      	ldr	r3, [r3, #8]
 80048b6:	2b10      	cmp	r3, #16
 80048b8:	d108      	bne.n	80048cc <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 80048ba:	68fb      	ldr	r3, [r7, #12]
 80048bc:	681b      	ldr	r3, [r3, #0]
 80048be:	687a      	ldr	r2, [r7, #4]
 80048c0:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 80048c2:	68fb      	ldr	r3, [r7, #12]
 80048c4:	681b      	ldr	r3, [r3, #0]
 80048c6:	68ba      	ldr	r2, [r7, #8]
 80048c8:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 80048ca:	e007      	b.n	80048dc <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 80048cc:	68fb      	ldr	r3, [r7, #12]
 80048ce:	681b      	ldr	r3, [r3, #0]
 80048d0:	68ba      	ldr	r2, [r7, #8]
 80048d2:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 80048d4:	68fb      	ldr	r3, [r7, #12]
 80048d6:	681b      	ldr	r3, [r3, #0]
 80048d8:	687a      	ldr	r2, [r7, #4]
 80048da:	60da      	str	r2, [r3, #12]
}
 80048dc:	bf00      	nop
 80048de:	3714      	adds	r7, #20
 80048e0:	46bd      	mov	sp, r7
 80048e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048e6:	4770      	bx	lr

080048e8 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80048e8:	b480      	push	{r7}
 80048ea:	b087      	sub	sp, #28
 80048ec:	af00      	add	r7, sp, #0
 80048ee:	6078      	str	r0, [r7, #4]
  uint32_t dmamux_base_addr;
  uint32_t channel_number;
  DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	681b      	ldr	r3, [r3, #0]
 80048f4:	461a      	mov	r2, r3
 80048f6:	4b16      	ldr	r3, [pc, #88]	; (8004950 <DMA_CalcDMAMUXChannelBaseAndMask+0x68>)
 80048f8:	429a      	cmp	r2, r3
 80048fa:	d802      	bhi.n	8004902 <DMA_CalcDMAMUXChannelBaseAndMask+0x1a>
  {
    /* DMA1 */
    DMAMUX1_ChannelBase = DMAMUX1_Channel0;
 80048fc:	4b15      	ldr	r3, [pc, #84]	; (8004954 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 80048fe:	617b      	str	r3, [r7, #20]
 8004900:	e001      	b.n	8004906 <DMA_CalcDMAMUXChannelBaseAndMask+0x1e>
  }
  else
  {
    /* DMA2 */
#if defined (STM32G471xx) || defined (STM32G473xx) || defined (STM32G474xx) || defined (STM32G483xx) || defined (STM32G484xx) || defined (STM32G491xx) || defined (STM32G4A1xx)
    DMAMUX1_ChannelBase = DMAMUX1_Channel8;
 8004902:	4b15      	ldr	r3, [pc, #84]	; (8004958 <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 8004904:	617b      	str	r3, [r7, #20]
    DMAMUX1_ChannelBase = DMAMUX1_Channel6;
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
 8004906:	697b      	ldr	r3, [r7, #20]
 8004908:	613b      	str	r3, [r7, #16]
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	681b      	ldr	r3, [r3, #0]
 800490e:	b2db      	uxtb	r3, r3
 8004910:	3b08      	subs	r3, #8
 8004912:	4a12      	ldr	r2, [pc, #72]	; (800495c <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 8004914:	fba2 2303 	umull	r2, r3, r2, r3
 8004918:	091b      	lsrs	r3, r3, #4
 800491a:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004920:	089b      	lsrs	r3, r3, #2
 8004922:	009a      	lsls	r2, r3, #2
 8004924:	693b      	ldr	r3, [r7, #16]
 8004926:	4413      	add	r3, r2
 8004928:	461a      	mov	r2, r3
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	649a      	str	r2, [r3, #72]	; 0x48
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	4a0b      	ldr	r2, [pc, #44]	; (8004960 <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 8004932:	64da      	str	r2, [r3, #76]	; 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8004934:	68fb      	ldr	r3, [r7, #12]
 8004936:	f003 031f 	and.w	r3, r3, #31
 800493a:	2201      	movs	r2, #1
 800493c:	409a      	lsls	r2, r3
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	651a      	str	r2, [r3, #80]	; 0x50
}
 8004942:	bf00      	nop
 8004944:	371c      	adds	r7, #28
 8004946:	46bd      	mov	sp, r7
 8004948:	f85d 7b04 	ldr.w	r7, [sp], #4
 800494c:	4770      	bx	lr
 800494e:	bf00      	nop
 8004950:	40020407 	.word	0x40020407
 8004954:	40020800 	.word	0x40020800
 8004958:	40020820 	.word	0x40020820
 800495c:	cccccccd 	.word	0xcccccccd
 8004960:	40020880 	.word	0x40020880

08004964 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8004964:	b480      	push	{r7}
 8004966:	b085      	sub	sp, #20
 8004968:	af00      	add	r7, sp, #0
 800496a:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	685b      	ldr	r3, [r3, #4]
 8004970:	b2db      	uxtb	r3, r3
 8004972:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8004974:	68fa      	ldr	r2, [r7, #12]
 8004976:	4b0b      	ldr	r3, [pc, #44]	; (80049a4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 8004978:	4413      	add	r3, r2
 800497a:	009b      	lsls	r3, r3, #2
 800497c:	461a      	mov	r2, r3
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	655a      	str	r2, [r3, #84]	; 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	4a08      	ldr	r2, [pc, #32]	; (80049a8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 8004986:	659a      	str	r2, [r3, #88]	; 0x58

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 8004988:	68fb      	ldr	r3, [r7, #12]
 800498a:	3b01      	subs	r3, #1
 800498c:	f003 031f 	and.w	r3, r3, #31
 8004990:	2201      	movs	r2, #1
 8004992:	409a      	lsls	r2, r3
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	65da      	str	r2, [r3, #92]	; 0x5c
}
 8004998:	bf00      	nop
 800499a:	3714      	adds	r7, #20
 800499c:	46bd      	mov	sp, r7
 800499e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049a2:	4770      	bx	lr
 80049a4:	1000823f 	.word	0x1000823f
 80049a8:	40020940 	.word	0x40020940

080049ac <HAL_DMAEx_ConfigMuxSync>:
  *                     the configuration information for the specified DMA channel.
  * @param  pSyncConfig : pointer to HAL_DMA_MuxSyncConfigTypeDef : contains the DMAMUX synchronization parameters
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMAEx_ConfigMuxSync(DMA_HandleTypeDef *hdma, HAL_DMA_MuxSyncConfigTypeDef *pSyncConfig)
{
 80049ac:	b480      	push	{r7}
 80049ae:	b083      	sub	sp, #12
 80049b0:	af00      	add	r7, sp, #0
 80049b2:	6078      	str	r0, [r7, #4]
 80049b4:	6039      	str	r1, [r7, #0]
  assert_param(IS_DMAMUX_SYNC_STATE(pSyncConfig->SyncEnable));
  assert_param(IS_DMAMUX_SYNC_EVENT(pSyncConfig->EventEnable));
  assert_param(IS_DMAMUX_SYNC_REQUEST_NUMBER(pSyncConfig->RequestNumber));

  /*Check if the DMA state is ready */
  if (hdma->State == HAL_DMA_STATE_READY)
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 80049bc:	b2db      	uxtb	r3, r3
 80049be:	2b01      	cmp	r3, #1
 80049c0:	d12b      	bne.n	8004a1a <HAL_DMAEx_ConfigMuxSync+0x6e>
  {
    /* Process Locked */
    __HAL_LOCK(hdma);
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80049c8:	2b01      	cmp	r3, #1
 80049ca:	d101      	bne.n	80049d0 <HAL_DMAEx_ConfigMuxSync+0x24>
 80049cc:	2302      	movs	r3, #2
 80049ce:	e025      	b.n	8004a1c <HAL_DMAEx_ConfigMuxSync+0x70>
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	2201      	movs	r2, #1
 80049d4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Set the new synchronization parameters (and keep the request ID filled during the Init)*/
    MODIFY_REG(hdma->DMAmuxChannel->CCR, \
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80049dc:	681b      	ldr	r3, [r3, #0]
 80049de:	b2d9      	uxtb	r1, r3
 80049e0:	683b      	ldr	r3, [r7, #0]
 80049e2:	681b      	ldr	r3, [r3, #0]
 80049e4:	061a      	lsls	r2, r3, #24
 80049e6:	683b      	ldr	r3, [r7, #0]
 80049e8:	68db      	ldr	r3, [r3, #12]
 80049ea:	3b01      	subs	r3, #1
 80049ec:	04db      	lsls	r3, r3, #19
 80049ee:	431a      	orrs	r2, r3
 80049f0:	683b      	ldr	r3, [r7, #0]
 80049f2:	685b      	ldr	r3, [r3, #4]
 80049f4:	431a      	orrs	r2, r3
 80049f6:	683b      	ldr	r3, [r7, #0]
 80049f8:	7a1b      	ldrb	r3, [r3, #8]
 80049fa:	041b      	lsls	r3, r3, #16
 80049fc:	431a      	orrs	r2, r3
 80049fe:	683b      	ldr	r3, [r7, #0]
 8004a00:	7a5b      	ldrb	r3, [r3, #9]
 8004a02:	025b      	lsls	r3, r3, #9
 8004a04:	431a      	orrs	r2, r3
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004a0a:	430a      	orrs	r2, r1
 8004a0c:	601a      	str	r2, [r3, #0]
               ((pSyncConfig->SyncSignalID) << DMAMUX_CxCR_SYNC_ID_Pos) | ((pSyncConfig->RequestNumber - 1U) << DMAMUX_CxCR_NBREQ_Pos) | \
               pSyncConfig->SyncPolarity | ((uint32_t)pSyncConfig->SyncEnable << DMAMUX_CxCR_SE_Pos) | \
               ((uint32_t)pSyncConfig->EventEnable << DMAMUX_CxCR_EGE_Pos));

    /* Process UnLocked */
    __HAL_UNLOCK(hdma);
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	2200      	movs	r2, #0
 8004a12:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return HAL_OK;
 8004a16:	2300      	movs	r3, #0
 8004a18:	e000      	b.n	8004a1c <HAL_DMAEx_ConfigMuxSync+0x70>
  }
  else
  {
    /*DMA State not Ready*/
    return HAL_ERROR;
 8004a1a:	2301      	movs	r3, #1
  }
}
 8004a1c:	4618      	mov	r0, r3
 8004a1e:	370c      	adds	r7, #12
 8004a20:	46bd      	mov	sp, r7
 8004a22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a26:	4770      	bx	lr

08004a28 <HAL_DMAEx_MUX_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA channel.
  * @retval None
  */
void HAL_DMAEx_MUX_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8004a28:	b580      	push	{r7, lr}
 8004a2a:	b082      	sub	sp, #8
 8004a2c:	af00      	add	r7, sp, #0
 8004a2e:	6078      	str	r0, [r7, #4]
  /* Check for DMAMUX Synchronization overrun */
  if ((hdma->DMAmuxChannelStatus->CSR & hdma->DMAmuxChannelStatusMask) != 0U)
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004a34:	681a      	ldr	r2, [r3, #0]
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004a3a:	4013      	ands	r3, r2
 8004a3c:	2b00      	cmp	r3, #0
 8004a3e:	d01a      	beq.n	8004a76 <HAL_DMAEx_MUX_IRQHandler+0x4e>
  {
    /* Disable the synchro overrun interrupt */
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004a44:	681a      	ldr	r2, [r3, #0]
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004a4a:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004a4e:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004a54:	687a      	ldr	r2, [r7, #4]
 8004a56:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8004a58:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode |= HAL_DMA_ERROR_SYNC;
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004a5e:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	63da      	str	r2, [r3, #60]	; 0x3c

    if (hdma->XferErrorCallback != NULL)
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004a6a:	2b00      	cmp	r3, #0
 8004a6c:	d003      	beq.n	8004a76 <HAL_DMAEx_MUX_IRQHandler+0x4e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004a72:	6878      	ldr	r0, [r7, #4]
 8004a74:	4798      	blx	r3
    }
  }

  if (hdma->DMAmuxRequestGen != 0)
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004a7a:	2b00      	cmp	r3, #0
 8004a7c:	d022      	beq.n	8004ac4 <HAL_DMAEx_MUX_IRQHandler+0x9c>
  {
    /* if using a DMAMUX request generator block Check for DMAMUX request generator overrun */
    if ((hdma->DMAmuxRequestGenStatus->RGSR & hdma->DMAmuxRequestGenStatusMask) != 0U)
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004a82:	681a      	ldr	r2, [r3, #0]
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004a88:	4013      	ands	r3, r2
 8004a8a:	2b00      	cmp	r3, #0
 8004a8c:	d01a      	beq.n	8004ac4 <HAL_DMAEx_MUX_IRQHandler+0x9c>
    {
      /* Disable the request gen overrun interrupt */
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004a92:	681a      	ldr	r2, [r3, #0]
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004a98:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004a9c:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004aa2:	687a      	ldr	r2, [r7, #4]
 8004aa4:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8004aa6:	605a      	str	r2, [r3, #4]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_REQGEN;
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004aac:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	63da      	str	r2, [r3, #60]	; 0x3c

      if (hdma->XferErrorCallback != NULL)
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004ab8:	2b00      	cmp	r3, #0
 8004aba:	d003      	beq.n	8004ac4 <HAL_DMAEx_MUX_IRQHandler+0x9c>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004ac0:	6878      	ldr	r0, [r7, #4]
 8004ac2:	4798      	blx	r3
      }
    }
  }
}
 8004ac4:	bf00      	nop
 8004ac6:	3708      	adds	r7, #8
 8004ac8:	46bd      	mov	sp, r7
 8004aca:	bd80      	pop	{r7, pc}

08004acc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004acc:	b480      	push	{r7}
 8004ace:	b087      	sub	sp, #28
 8004ad0:	af00      	add	r7, sp, #0
 8004ad2:	6078      	str	r0, [r7, #4]
 8004ad4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8004ad6:	2300      	movs	r3, #0
 8004ad8:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8004ada:	e15a      	b.n	8004d92 <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8004adc:	683b      	ldr	r3, [r7, #0]
 8004ade:	681a      	ldr	r2, [r3, #0]
 8004ae0:	2101      	movs	r1, #1
 8004ae2:	697b      	ldr	r3, [r7, #20]
 8004ae4:	fa01 f303 	lsl.w	r3, r1, r3
 8004ae8:	4013      	ands	r3, r2
 8004aea:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8004aec:	68fb      	ldr	r3, [r7, #12]
 8004aee:	2b00      	cmp	r3, #0
 8004af0:	f000 814c 	beq.w	8004d8c <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8004af4:	683b      	ldr	r3, [r7, #0]
 8004af6:	685b      	ldr	r3, [r3, #4]
 8004af8:	f003 0303 	and.w	r3, r3, #3
 8004afc:	2b01      	cmp	r3, #1
 8004afe:	d005      	beq.n	8004b0c <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8004b00:	683b      	ldr	r3, [r7, #0]
 8004b02:	685b      	ldr	r3, [r3, #4]
 8004b04:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8004b08:	2b02      	cmp	r3, #2
 8004b0a:	d130      	bne.n	8004b6e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	689b      	ldr	r3, [r3, #8]
 8004b10:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8004b12:	697b      	ldr	r3, [r7, #20]
 8004b14:	005b      	lsls	r3, r3, #1
 8004b16:	2203      	movs	r2, #3
 8004b18:	fa02 f303 	lsl.w	r3, r2, r3
 8004b1c:	43db      	mvns	r3, r3
 8004b1e:	693a      	ldr	r2, [r7, #16]
 8004b20:	4013      	ands	r3, r2
 8004b22:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8004b24:	683b      	ldr	r3, [r7, #0]
 8004b26:	68da      	ldr	r2, [r3, #12]
 8004b28:	697b      	ldr	r3, [r7, #20]
 8004b2a:	005b      	lsls	r3, r3, #1
 8004b2c:	fa02 f303 	lsl.w	r3, r2, r3
 8004b30:	693a      	ldr	r2, [r7, #16]
 8004b32:	4313      	orrs	r3, r2
 8004b34:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	693a      	ldr	r2, [r7, #16]
 8004b3a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	685b      	ldr	r3, [r3, #4]
 8004b40:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8004b42:	2201      	movs	r2, #1
 8004b44:	697b      	ldr	r3, [r7, #20]
 8004b46:	fa02 f303 	lsl.w	r3, r2, r3
 8004b4a:	43db      	mvns	r3, r3
 8004b4c:	693a      	ldr	r2, [r7, #16]
 8004b4e:	4013      	ands	r3, r2
 8004b50:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004b52:	683b      	ldr	r3, [r7, #0]
 8004b54:	685b      	ldr	r3, [r3, #4]
 8004b56:	091b      	lsrs	r3, r3, #4
 8004b58:	f003 0201 	and.w	r2, r3, #1
 8004b5c:	697b      	ldr	r3, [r7, #20]
 8004b5e:	fa02 f303 	lsl.w	r3, r2, r3
 8004b62:	693a      	ldr	r2, [r7, #16]
 8004b64:	4313      	orrs	r3, r2
 8004b66:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	693a      	ldr	r2, [r7, #16]
 8004b6c:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004b6e:	683b      	ldr	r3, [r7, #0]
 8004b70:	685b      	ldr	r3, [r3, #4]
 8004b72:	f003 0303 	and.w	r3, r3, #3
 8004b76:	2b03      	cmp	r3, #3
 8004b78:	d017      	beq.n	8004baa <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	68db      	ldr	r3, [r3, #12]
 8004b7e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8004b80:	697b      	ldr	r3, [r7, #20]
 8004b82:	005b      	lsls	r3, r3, #1
 8004b84:	2203      	movs	r2, #3
 8004b86:	fa02 f303 	lsl.w	r3, r2, r3
 8004b8a:	43db      	mvns	r3, r3
 8004b8c:	693a      	ldr	r2, [r7, #16]
 8004b8e:	4013      	ands	r3, r2
 8004b90:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004b92:	683b      	ldr	r3, [r7, #0]
 8004b94:	689a      	ldr	r2, [r3, #8]
 8004b96:	697b      	ldr	r3, [r7, #20]
 8004b98:	005b      	lsls	r3, r3, #1
 8004b9a:	fa02 f303 	lsl.w	r3, r2, r3
 8004b9e:	693a      	ldr	r2, [r7, #16]
 8004ba0:	4313      	orrs	r3, r2
 8004ba2:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	693a      	ldr	r2, [r7, #16]
 8004ba8:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004baa:	683b      	ldr	r3, [r7, #0]
 8004bac:	685b      	ldr	r3, [r3, #4]
 8004bae:	f003 0303 	and.w	r3, r3, #3
 8004bb2:	2b02      	cmp	r3, #2
 8004bb4:	d123      	bne.n	8004bfe <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8004bb6:	697b      	ldr	r3, [r7, #20]
 8004bb8:	08da      	lsrs	r2, r3, #3
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	3208      	adds	r2, #8
 8004bbe:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004bc2:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8004bc4:	697b      	ldr	r3, [r7, #20]
 8004bc6:	f003 0307 	and.w	r3, r3, #7
 8004bca:	009b      	lsls	r3, r3, #2
 8004bcc:	220f      	movs	r2, #15
 8004bce:	fa02 f303 	lsl.w	r3, r2, r3
 8004bd2:	43db      	mvns	r3, r3
 8004bd4:	693a      	ldr	r2, [r7, #16]
 8004bd6:	4013      	ands	r3, r2
 8004bd8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8004bda:	683b      	ldr	r3, [r7, #0]
 8004bdc:	691a      	ldr	r2, [r3, #16]
 8004bde:	697b      	ldr	r3, [r7, #20]
 8004be0:	f003 0307 	and.w	r3, r3, #7
 8004be4:	009b      	lsls	r3, r3, #2
 8004be6:	fa02 f303 	lsl.w	r3, r2, r3
 8004bea:	693a      	ldr	r2, [r7, #16]
 8004bec:	4313      	orrs	r3, r2
 8004bee:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8004bf0:	697b      	ldr	r3, [r7, #20]
 8004bf2:	08da      	lsrs	r2, r3, #3
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	3208      	adds	r2, #8
 8004bf8:	6939      	ldr	r1, [r7, #16]
 8004bfa:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	681b      	ldr	r3, [r3, #0]
 8004c02:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8004c04:	697b      	ldr	r3, [r7, #20]
 8004c06:	005b      	lsls	r3, r3, #1
 8004c08:	2203      	movs	r2, #3
 8004c0a:	fa02 f303 	lsl.w	r3, r2, r3
 8004c0e:	43db      	mvns	r3, r3
 8004c10:	693a      	ldr	r2, [r7, #16]
 8004c12:	4013      	ands	r3, r2
 8004c14:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004c16:	683b      	ldr	r3, [r7, #0]
 8004c18:	685b      	ldr	r3, [r3, #4]
 8004c1a:	f003 0203 	and.w	r2, r3, #3
 8004c1e:	697b      	ldr	r3, [r7, #20]
 8004c20:	005b      	lsls	r3, r3, #1
 8004c22:	fa02 f303 	lsl.w	r3, r2, r3
 8004c26:	693a      	ldr	r2, [r7, #16]
 8004c28:	4313      	orrs	r3, r2
 8004c2a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	693a      	ldr	r2, [r7, #16]
 8004c30:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8004c32:	683b      	ldr	r3, [r7, #0]
 8004c34:	685b      	ldr	r3, [r3, #4]
 8004c36:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8004c3a:	2b00      	cmp	r3, #0
 8004c3c:	f000 80a6 	beq.w	8004d8c <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004c40:	4b5b      	ldr	r3, [pc, #364]	; (8004db0 <HAL_GPIO_Init+0x2e4>)
 8004c42:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004c44:	4a5a      	ldr	r2, [pc, #360]	; (8004db0 <HAL_GPIO_Init+0x2e4>)
 8004c46:	f043 0301 	orr.w	r3, r3, #1
 8004c4a:	6613      	str	r3, [r2, #96]	; 0x60
 8004c4c:	4b58      	ldr	r3, [pc, #352]	; (8004db0 <HAL_GPIO_Init+0x2e4>)
 8004c4e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004c50:	f003 0301 	and.w	r3, r3, #1
 8004c54:	60bb      	str	r3, [r7, #8]
 8004c56:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8004c58:	4a56      	ldr	r2, [pc, #344]	; (8004db4 <HAL_GPIO_Init+0x2e8>)
 8004c5a:	697b      	ldr	r3, [r7, #20]
 8004c5c:	089b      	lsrs	r3, r3, #2
 8004c5e:	3302      	adds	r3, #2
 8004c60:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004c64:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8004c66:	697b      	ldr	r3, [r7, #20]
 8004c68:	f003 0303 	and.w	r3, r3, #3
 8004c6c:	009b      	lsls	r3, r3, #2
 8004c6e:	220f      	movs	r2, #15
 8004c70:	fa02 f303 	lsl.w	r3, r2, r3
 8004c74:	43db      	mvns	r3, r3
 8004c76:	693a      	ldr	r2, [r7, #16]
 8004c78:	4013      	ands	r3, r2
 8004c7a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8004c82:	d01f      	beq.n	8004cc4 <HAL_GPIO_Init+0x1f8>
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	4a4c      	ldr	r2, [pc, #304]	; (8004db8 <HAL_GPIO_Init+0x2ec>)
 8004c88:	4293      	cmp	r3, r2
 8004c8a:	d019      	beq.n	8004cc0 <HAL_GPIO_Init+0x1f4>
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	4a4b      	ldr	r2, [pc, #300]	; (8004dbc <HAL_GPIO_Init+0x2f0>)
 8004c90:	4293      	cmp	r3, r2
 8004c92:	d013      	beq.n	8004cbc <HAL_GPIO_Init+0x1f0>
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	4a4a      	ldr	r2, [pc, #296]	; (8004dc0 <HAL_GPIO_Init+0x2f4>)
 8004c98:	4293      	cmp	r3, r2
 8004c9a:	d00d      	beq.n	8004cb8 <HAL_GPIO_Init+0x1ec>
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	4a49      	ldr	r2, [pc, #292]	; (8004dc4 <HAL_GPIO_Init+0x2f8>)
 8004ca0:	4293      	cmp	r3, r2
 8004ca2:	d007      	beq.n	8004cb4 <HAL_GPIO_Init+0x1e8>
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	4a48      	ldr	r2, [pc, #288]	; (8004dc8 <HAL_GPIO_Init+0x2fc>)
 8004ca8:	4293      	cmp	r3, r2
 8004caa:	d101      	bne.n	8004cb0 <HAL_GPIO_Init+0x1e4>
 8004cac:	2305      	movs	r3, #5
 8004cae:	e00a      	b.n	8004cc6 <HAL_GPIO_Init+0x1fa>
 8004cb0:	2306      	movs	r3, #6
 8004cb2:	e008      	b.n	8004cc6 <HAL_GPIO_Init+0x1fa>
 8004cb4:	2304      	movs	r3, #4
 8004cb6:	e006      	b.n	8004cc6 <HAL_GPIO_Init+0x1fa>
 8004cb8:	2303      	movs	r3, #3
 8004cba:	e004      	b.n	8004cc6 <HAL_GPIO_Init+0x1fa>
 8004cbc:	2302      	movs	r3, #2
 8004cbe:	e002      	b.n	8004cc6 <HAL_GPIO_Init+0x1fa>
 8004cc0:	2301      	movs	r3, #1
 8004cc2:	e000      	b.n	8004cc6 <HAL_GPIO_Init+0x1fa>
 8004cc4:	2300      	movs	r3, #0
 8004cc6:	697a      	ldr	r2, [r7, #20]
 8004cc8:	f002 0203 	and.w	r2, r2, #3
 8004ccc:	0092      	lsls	r2, r2, #2
 8004cce:	4093      	lsls	r3, r2
 8004cd0:	693a      	ldr	r2, [r7, #16]
 8004cd2:	4313      	orrs	r3, r2
 8004cd4:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004cd6:	4937      	ldr	r1, [pc, #220]	; (8004db4 <HAL_GPIO_Init+0x2e8>)
 8004cd8:	697b      	ldr	r3, [r7, #20]
 8004cda:	089b      	lsrs	r3, r3, #2
 8004cdc:	3302      	adds	r3, #2
 8004cde:	693a      	ldr	r2, [r7, #16]
 8004ce0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8004ce4:	4b39      	ldr	r3, [pc, #228]	; (8004dcc <HAL_GPIO_Init+0x300>)
 8004ce6:	689b      	ldr	r3, [r3, #8]
 8004ce8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004cea:	68fb      	ldr	r3, [r7, #12]
 8004cec:	43db      	mvns	r3, r3
 8004cee:	693a      	ldr	r2, [r7, #16]
 8004cf0:	4013      	ands	r3, r2
 8004cf2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8004cf4:	683b      	ldr	r3, [r7, #0]
 8004cf6:	685b      	ldr	r3, [r3, #4]
 8004cf8:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004cfc:	2b00      	cmp	r3, #0
 8004cfe:	d003      	beq.n	8004d08 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8004d00:	693a      	ldr	r2, [r7, #16]
 8004d02:	68fb      	ldr	r3, [r7, #12]
 8004d04:	4313      	orrs	r3, r2
 8004d06:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8004d08:	4a30      	ldr	r2, [pc, #192]	; (8004dcc <HAL_GPIO_Init+0x300>)
 8004d0a:	693b      	ldr	r3, [r7, #16]
 8004d0c:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8004d0e:	4b2f      	ldr	r3, [pc, #188]	; (8004dcc <HAL_GPIO_Init+0x300>)
 8004d10:	68db      	ldr	r3, [r3, #12]
 8004d12:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004d14:	68fb      	ldr	r3, [r7, #12]
 8004d16:	43db      	mvns	r3, r3
 8004d18:	693a      	ldr	r2, [r7, #16]
 8004d1a:	4013      	ands	r3, r2
 8004d1c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8004d1e:	683b      	ldr	r3, [r7, #0]
 8004d20:	685b      	ldr	r3, [r3, #4]
 8004d22:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004d26:	2b00      	cmp	r3, #0
 8004d28:	d003      	beq.n	8004d32 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 8004d2a:	693a      	ldr	r2, [r7, #16]
 8004d2c:	68fb      	ldr	r3, [r7, #12]
 8004d2e:	4313      	orrs	r3, r2
 8004d30:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8004d32:	4a26      	ldr	r2, [pc, #152]	; (8004dcc <HAL_GPIO_Init+0x300>)
 8004d34:	693b      	ldr	r3, [r7, #16]
 8004d36:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 8004d38:	4b24      	ldr	r3, [pc, #144]	; (8004dcc <HAL_GPIO_Init+0x300>)
 8004d3a:	685b      	ldr	r3, [r3, #4]
 8004d3c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004d3e:	68fb      	ldr	r3, [r7, #12]
 8004d40:	43db      	mvns	r3, r3
 8004d42:	693a      	ldr	r2, [r7, #16]
 8004d44:	4013      	ands	r3, r2
 8004d46:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8004d48:	683b      	ldr	r3, [r7, #0]
 8004d4a:	685b      	ldr	r3, [r3, #4]
 8004d4c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004d50:	2b00      	cmp	r3, #0
 8004d52:	d003      	beq.n	8004d5c <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8004d54:	693a      	ldr	r2, [r7, #16]
 8004d56:	68fb      	ldr	r3, [r7, #12]
 8004d58:	4313      	orrs	r3, r2
 8004d5a:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8004d5c:	4a1b      	ldr	r2, [pc, #108]	; (8004dcc <HAL_GPIO_Init+0x300>)
 8004d5e:	693b      	ldr	r3, [r7, #16]
 8004d60:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8004d62:	4b1a      	ldr	r3, [pc, #104]	; (8004dcc <HAL_GPIO_Init+0x300>)
 8004d64:	681b      	ldr	r3, [r3, #0]
 8004d66:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004d68:	68fb      	ldr	r3, [r7, #12]
 8004d6a:	43db      	mvns	r3, r3
 8004d6c:	693a      	ldr	r2, [r7, #16]
 8004d6e:	4013      	ands	r3, r2
 8004d70:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8004d72:	683b      	ldr	r3, [r7, #0]
 8004d74:	685b      	ldr	r3, [r3, #4]
 8004d76:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004d7a:	2b00      	cmp	r3, #0
 8004d7c:	d003      	beq.n	8004d86 <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 8004d7e:	693a      	ldr	r2, [r7, #16]
 8004d80:	68fb      	ldr	r3, [r7, #12]
 8004d82:	4313      	orrs	r3, r2
 8004d84:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8004d86:	4a11      	ldr	r2, [pc, #68]	; (8004dcc <HAL_GPIO_Init+0x300>)
 8004d88:	693b      	ldr	r3, [r7, #16]
 8004d8a:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8004d8c:	697b      	ldr	r3, [r7, #20]
 8004d8e:	3301      	adds	r3, #1
 8004d90:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8004d92:	683b      	ldr	r3, [r7, #0]
 8004d94:	681a      	ldr	r2, [r3, #0]
 8004d96:	697b      	ldr	r3, [r7, #20]
 8004d98:	fa22 f303 	lsr.w	r3, r2, r3
 8004d9c:	2b00      	cmp	r3, #0
 8004d9e:	f47f ae9d 	bne.w	8004adc <HAL_GPIO_Init+0x10>
  }
}
 8004da2:	bf00      	nop
 8004da4:	bf00      	nop
 8004da6:	371c      	adds	r7, #28
 8004da8:	46bd      	mov	sp, r7
 8004daa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dae:	4770      	bx	lr
 8004db0:	40021000 	.word	0x40021000
 8004db4:	40010000 	.word	0x40010000
 8004db8:	48000400 	.word	0x48000400
 8004dbc:	48000800 	.word	0x48000800
 8004dc0:	48000c00 	.word	0x48000c00
 8004dc4:	48001000 	.word	0x48001000
 8004dc8:	48001400 	.word	0x48001400
 8004dcc:	40010400 	.word	0x40010400

08004dd0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004dd0:	b480      	push	{r7}
 8004dd2:	b083      	sub	sp, #12
 8004dd4:	af00      	add	r7, sp, #0
 8004dd6:	6078      	str	r0, [r7, #4]
 8004dd8:	460b      	mov	r3, r1
 8004dda:	807b      	strh	r3, [r7, #2]
 8004ddc:	4613      	mov	r3, r2
 8004dde:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8004de0:	787b      	ldrb	r3, [r7, #1]
 8004de2:	2b00      	cmp	r3, #0
 8004de4:	d003      	beq.n	8004dee <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8004de6:	887a      	ldrh	r2, [r7, #2]
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8004dec:	e002      	b.n	8004df4 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8004dee:	887a      	ldrh	r2, [r7, #2]
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	629a      	str	r2, [r3, #40]	; 0x28
}
 8004df4:	bf00      	nop
 8004df6:	370c      	adds	r7, #12
 8004df8:	46bd      	mov	sp, r7
 8004dfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dfe:	4770      	bx	lr

08004e00 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8004e00:	b580      	push	{r7, lr}
 8004e02:	b082      	sub	sp, #8
 8004e04:	af00      	add	r7, sp, #0
 8004e06:	4603      	mov	r3, r0
 8004e08:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8004e0a:	4b08      	ldr	r3, [pc, #32]	; (8004e2c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004e0c:	695a      	ldr	r2, [r3, #20]
 8004e0e:	88fb      	ldrh	r3, [r7, #6]
 8004e10:	4013      	ands	r3, r2
 8004e12:	2b00      	cmp	r3, #0
 8004e14:	d006      	beq.n	8004e24 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8004e16:	4a05      	ldr	r2, [pc, #20]	; (8004e2c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004e18:	88fb      	ldrh	r3, [r7, #6]
 8004e1a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8004e1c:	88fb      	ldrh	r3, [r7, #6]
 8004e1e:	4618      	mov	r0, r3
 8004e20:	f000 f806 	bl	8004e30 <HAL_GPIO_EXTI_Callback>
  }
}
 8004e24:	bf00      	nop
 8004e26:	3708      	adds	r7, #8
 8004e28:	46bd      	mov	sp, r7
 8004e2a:	bd80      	pop	{r7, pc}
 8004e2c:	40010400 	.word	0x40010400

08004e30 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin: Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8004e30:	b480      	push	{r7}
 8004e32:	b083      	sub	sp, #12
 8004e34:	af00      	add	r7, sp, #0
 8004e36:	4603      	mov	r3, r0
 8004e38:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8004e3a:	bf00      	nop
 8004e3c:	370c      	adds	r7, #12
 8004e3e:	46bd      	mov	sp, r7
 8004e40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e44:	4770      	bx	lr
	...

08004e48 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8004e48:	b480      	push	{r7}
 8004e4a:	b085      	sub	sp, #20
 8004e4c:	af00      	add	r7, sp, #0
 8004e4e:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8004e50:	687b      	ldr	r3, [r7, #4]
 8004e52:	2b00      	cmp	r3, #0
 8004e54:	d141      	bne.n	8004eda <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8004e56:	4b4b      	ldr	r3, [pc, #300]	; (8004f84 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004e58:	681b      	ldr	r3, [r3, #0]
 8004e5a:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8004e5e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004e62:	d131      	bne.n	8004ec8 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8004e64:	4b47      	ldr	r3, [pc, #284]	; (8004f84 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004e66:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004e6a:	4a46      	ldr	r2, [pc, #280]	; (8004f84 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004e6c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004e70:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8004e74:	4b43      	ldr	r3, [pc, #268]	; (8004f84 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004e76:	681b      	ldr	r3, [r3, #0]
 8004e78:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8004e7c:	4a41      	ldr	r2, [pc, #260]	; (8004f84 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004e7e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8004e82:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8004e84:	4b40      	ldr	r3, [pc, #256]	; (8004f88 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8004e86:	681b      	ldr	r3, [r3, #0]
 8004e88:	2232      	movs	r2, #50	; 0x32
 8004e8a:	fb02 f303 	mul.w	r3, r2, r3
 8004e8e:	4a3f      	ldr	r2, [pc, #252]	; (8004f8c <HAL_PWREx_ControlVoltageScaling+0x144>)
 8004e90:	fba2 2303 	umull	r2, r3, r2, r3
 8004e94:	0c9b      	lsrs	r3, r3, #18
 8004e96:	3301      	adds	r3, #1
 8004e98:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004e9a:	e002      	b.n	8004ea2 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8004e9c:	68fb      	ldr	r3, [r7, #12]
 8004e9e:	3b01      	subs	r3, #1
 8004ea0:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004ea2:	4b38      	ldr	r3, [pc, #224]	; (8004f84 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004ea4:	695b      	ldr	r3, [r3, #20]
 8004ea6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004eaa:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004eae:	d102      	bne.n	8004eb6 <HAL_PWREx_ControlVoltageScaling+0x6e>
 8004eb0:	68fb      	ldr	r3, [r7, #12]
 8004eb2:	2b00      	cmp	r3, #0
 8004eb4:	d1f2      	bne.n	8004e9c <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8004eb6:	4b33      	ldr	r3, [pc, #204]	; (8004f84 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004eb8:	695b      	ldr	r3, [r3, #20]
 8004eba:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004ebe:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004ec2:	d158      	bne.n	8004f76 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8004ec4:	2303      	movs	r3, #3
 8004ec6:	e057      	b.n	8004f78 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8004ec8:	4b2e      	ldr	r3, [pc, #184]	; (8004f84 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004eca:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004ece:	4a2d      	ldr	r2, [pc, #180]	; (8004f84 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004ed0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004ed4:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8004ed8:	e04d      	b.n	8004f76 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004ee0:	d141      	bne.n	8004f66 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8004ee2:	4b28      	ldr	r3, [pc, #160]	; (8004f84 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004ee4:	681b      	ldr	r3, [r3, #0]
 8004ee6:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8004eea:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004eee:	d131      	bne.n	8004f54 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8004ef0:	4b24      	ldr	r3, [pc, #144]	; (8004f84 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004ef2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004ef6:	4a23      	ldr	r2, [pc, #140]	; (8004f84 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004ef8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004efc:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8004f00:	4b20      	ldr	r3, [pc, #128]	; (8004f84 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004f02:	681b      	ldr	r3, [r3, #0]
 8004f04:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8004f08:	4a1e      	ldr	r2, [pc, #120]	; (8004f84 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004f0a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8004f0e:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8004f10:	4b1d      	ldr	r3, [pc, #116]	; (8004f88 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8004f12:	681b      	ldr	r3, [r3, #0]
 8004f14:	2232      	movs	r2, #50	; 0x32
 8004f16:	fb02 f303 	mul.w	r3, r2, r3
 8004f1a:	4a1c      	ldr	r2, [pc, #112]	; (8004f8c <HAL_PWREx_ControlVoltageScaling+0x144>)
 8004f1c:	fba2 2303 	umull	r2, r3, r2, r3
 8004f20:	0c9b      	lsrs	r3, r3, #18
 8004f22:	3301      	adds	r3, #1
 8004f24:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004f26:	e002      	b.n	8004f2e <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8004f28:	68fb      	ldr	r3, [r7, #12]
 8004f2a:	3b01      	subs	r3, #1
 8004f2c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004f2e:	4b15      	ldr	r3, [pc, #84]	; (8004f84 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004f30:	695b      	ldr	r3, [r3, #20]
 8004f32:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004f36:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004f3a:	d102      	bne.n	8004f42 <HAL_PWREx_ControlVoltageScaling+0xfa>
 8004f3c:	68fb      	ldr	r3, [r7, #12]
 8004f3e:	2b00      	cmp	r3, #0
 8004f40:	d1f2      	bne.n	8004f28 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8004f42:	4b10      	ldr	r3, [pc, #64]	; (8004f84 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004f44:	695b      	ldr	r3, [r3, #20]
 8004f46:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004f4a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004f4e:	d112      	bne.n	8004f76 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8004f50:	2303      	movs	r3, #3
 8004f52:	e011      	b.n	8004f78 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8004f54:	4b0b      	ldr	r3, [pc, #44]	; (8004f84 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004f56:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004f5a:	4a0a      	ldr	r2, [pc, #40]	; (8004f84 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004f5c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004f60:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8004f64:	e007      	b.n	8004f76 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8004f66:	4b07      	ldr	r3, [pc, #28]	; (8004f84 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004f68:	681b      	ldr	r3, [r3, #0]
 8004f6a:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8004f6e:	4a05      	ldr	r2, [pc, #20]	; (8004f84 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004f70:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8004f74:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 8004f76:	2300      	movs	r3, #0
}
 8004f78:	4618      	mov	r0, r3
 8004f7a:	3714      	adds	r7, #20
 8004f7c:	46bd      	mov	sp, r7
 8004f7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f82:	4770      	bx	lr
 8004f84:	40007000 	.word	0x40007000
 8004f88:	200000d4 	.word	0x200000d4
 8004f8c:	431bde83 	.word	0x431bde83

08004f90 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 8004f90:	b480      	push	{r7}
 8004f92:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8004f94:	4b05      	ldr	r3, [pc, #20]	; (8004fac <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8004f96:	689b      	ldr	r3, [r3, #8]
 8004f98:	4a04      	ldr	r2, [pc, #16]	; (8004fac <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8004f9a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004f9e:	6093      	str	r3, [r2, #8]
}
 8004fa0:	bf00      	nop
 8004fa2:	46bd      	mov	sp, r7
 8004fa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fa8:	4770      	bx	lr
 8004faa:	bf00      	nop
 8004fac:	40007000 	.word	0x40007000

08004fb0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004fb0:	b580      	push	{r7, lr}
 8004fb2:	b088      	sub	sp, #32
 8004fb4:	af00      	add	r7, sp, #0
 8004fb6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004fb8:	687b      	ldr	r3, [r7, #4]
 8004fba:	2b00      	cmp	r3, #0
 8004fbc:	d101      	bne.n	8004fc2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004fbe:	2301      	movs	r3, #1
 8004fc0:	e306      	b.n	80055d0 <HAL_RCC_OscConfig+0x620>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004fc2:	687b      	ldr	r3, [r7, #4]
 8004fc4:	681b      	ldr	r3, [r3, #0]
 8004fc6:	f003 0301 	and.w	r3, r3, #1
 8004fca:	2b00      	cmp	r3, #0
 8004fcc:	d075      	beq.n	80050ba <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004fce:	4b97      	ldr	r3, [pc, #604]	; (800522c <HAL_RCC_OscConfig+0x27c>)
 8004fd0:	689b      	ldr	r3, [r3, #8]
 8004fd2:	f003 030c 	and.w	r3, r3, #12
 8004fd6:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004fd8:	4b94      	ldr	r3, [pc, #592]	; (800522c <HAL_RCC_OscConfig+0x27c>)
 8004fda:	68db      	ldr	r3, [r3, #12]
 8004fdc:	f003 0303 	and.w	r3, r3, #3
 8004fe0:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8004fe2:	69bb      	ldr	r3, [r7, #24]
 8004fe4:	2b0c      	cmp	r3, #12
 8004fe6:	d102      	bne.n	8004fee <HAL_RCC_OscConfig+0x3e>
 8004fe8:	697b      	ldr	r3, [r7, #20]
 8004fea:	2b03      	cmp	r3, #3
 8004fec:	d002      	beq.n	8004ff4 <HAL_RCC_OscConfig+0x44>
 8004fee:	69bb      	ldr	r3, [r7, #24]
 8004ff0:	2b08      	cmp	r3, #8
 8004ff2:	d10b      	bne.n	800500c <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004ff4:	4b8d      	ldr	r3, [pc, #564]	; (800522c <HAL_RCC_OscConfig+0x27c>)
 8004ff6:	681b      	ldr	r3, [r3, #0]
 8004ff8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004ffc:	2b00      	cmp	r3, #0
 8004ffe:	d05b      	beq.n	80050b8 <HAL_RCC_OscConfig+0x108>
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	685b      	ldr	r3, [r3, #4]
 8005004:	2b00      	cmp	r3, #0
 8005006:	d157      	bne.n	80050b8 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8005008:	2301      	movs	r3, #1
 800500a:	e2e1      	b.n	80055d0 <HAL_RCC_OscConfig+0x620>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	685b      	ldr	r3, [r3, #4]
 8005010:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005014:	d106      	bne.n	8005024 <HAL_RCC_OscConfig+0x74>
 8005016:	4b85      	ldr	r3, [pc, #532]	; (800522c <HAL_RCC_OscConfig+0x27c>)
 8005018:	681b      	ldr	r3, [r3, #0]
 800501a:	4a84      	ldr	r2, [pc, #528]	; (800522c <HAL_RCC_OscConfig+0x27c>)
 800501c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005020:	6013      	str	r3, [r2, #0]
 8005022:	e01d      	b.n	8005060 <HAL_RCC_OscConfig+0xb0>
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	685b      	ldr	r3, [r3, #4]
 8005028:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800502c:	d10c      	bne.n	8005048 <HAL_RCC_OscConfig+0x98>
 800502e:	4b7f      	ldr	r3, [pc, #508]	; (800522c <HAL_RCC_OscConfig+0x27c>)
 8005030:	681b      	ldr	r3, [r3, #0]
 8005032:	4a7e      	ldr	r2, [pc, #504]	; (800522c <HAL_RCC_OscConfig+0x27c>)
 8005034:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8005038:	6013      	str	r3, [r2, #0]
 800503a:	4b7c      	ldr	r3, [pc, #496]	; (800522c <HAL_RCC_OscConfig+0x27c>)
 800503c:	681b      	ldr	r3, [r3, #0]
 800503e:	4a7b      	ldr	r2, [pc, #492]	; (800522c <HAL_RCC_OscConfig+0x27c>)
 8005040:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005044:	6013      	str	r3, [r2, #0]
 8005046:	e00b      	b.n	8005060 <HAL_RCC_OscConfig+0xb0>
 8005048:	4b78      	ldr	r3, [pc, #480]	; (800522c <HAL_RCC_OscConfig+0x27c>)
 800504a:	681b      	ldr	r3, [r3, #0]
 800504c:	4a77      	ldr	r2, [pc, #476]	; (800522c <HAL_RCC_OscConfig+0x27c>)
 800504e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005052:	6013      	str	r3, [r2, #0]
 8005054:	4b75      	ldr	r3, [pc, #468]	; (800522c <HAL_RCC_OscConfig+0x27c>)
 8005056:	681b      	ldr	r3, [r3, #0]
 8005058:	4a74      	ldr	r2, [pc, #464]	; (800522c <HAL_RCC_OscConfig+0x27c>)
 800505a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800505e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8005060:	687b      	ldr	r3, [r7, #4]
 8005062:	685b      	ldr	r3, [r3, #4]
 8005064:	2b00      	cmp	r3, #0
 8005066:	d013      	beq.n	8005090 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005068:	f7fd fc1c 	bl	80028a4 <HAL_GetTick>
 800506c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800506e:	e008      	b.n	8005082 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005070:	f7fd fc18 	bl	80028a4 <HAL_GetTick>
 8005074:	4602      	mov	r2, r0
 8005076:	693b      	ldr	r3, [r7, #16]
 8005078:	1ad3      	subs	r3, r2, r3
 800507a:	2b64      	cmp	r3, #100	; 0x64
 800507c:	d901      	bls.n	8005082 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800507e:	2303      	movs	r3, #3
 8005080:	e2a6      	b.n	80055d0 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005082:	4b6a      	ldr	r3, [pc, #424]	; (800522c <HAL_RCC_OscConfig+0x27c>)
 8005084:	681b      	ldr	r3, [r3, #0]
 8005086:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800508a:	2b00      	cmp	r3, #0
 800508c:	d0f0      	beq.n	8005070 <HAL_RCC_OscConfig+0xc0>
 800508e:	e014      	b.n	80050ba <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005090:	f7fd fc08 	bl	80028a4 <HAL_GetTick>
 8005094:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8005096:	e008      	b.n	80050aa <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005098:	f7fd fc04 	bl	80028a4 <HAL_GetTick>
 800509c:	4602      	mov	r2, r0
 800509e:	693b      	ldr	r3, [r7, #16]
 80050a0:	1ad3      	subs	r3, r2, r3
 80050a2:	2b64      	cmp	r3, #100	; 0x64
 80050a4:	d901      	bls.n	80050aa <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80050a6:	2303      	movs	r3, #3
 80050a8:	e292      	b.n	80055d0 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80050aa:	4b60      	ldr	r3, [pc, #384]	; (800522c <HAL_RCC_OscConfig+0x27c>)
 80050ac:	681b      	ldr	r3, [r3, #0]
 80050ae:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80050b2:	2b00      	cmp	r3, #0
 80050b4:	d1f0      	bne.n	8005098 <HAL_RCC_OscConfig+0xe8>
 80050b6:	e000      	b.n	80050ba <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80050b8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	681b      	ldr	r3, [r3, #0]
 80050be:	f003 0302 	and.w	r3, r3, #2
 80050c2:	2b00      	cmp	r3, #0
 80050c4:	d075      	beq.n	80051b2 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80050c6:	4b59      	ldr	r3, [pc, #356]	; (800522c <HAL_RCC_OscConfig+0x27c>)
 80050c8:	689b      	ldr	r3, [r3, #8]
 80050ca:	f003 030c 	and.w	r3, r3, #12
 80050ce:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80050d0:	4b56      	ldr	r3, [pc, #344]	; (800522c <HAL_RCC_OscConfig+0x27c>)
 80050d2:	68db      	ldr	r3, [r3, #12]
 80050d4:	f003 0303 	and.w	r3, r3, #3
 80050d8:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 80050da:	69bb      	ldr	r3, [r7, #24]
 80050dc:	2b0c      	cmp	r3, #12
 80050de:	d102      	bne.n	80050e6 <HAL_RCC_OscConfig+0x136>
 80050e0:	697b      	ldr	r3, [r7, #20]
 80050e2:	2b02      	cmp	r3, #2
 80050e4:	d002      	beq.n	80050ec <HAL_RCC_OscConfig+0x13c>
 80050e6:	69bb      	ldr	r3, [r7, #24]
 80050e8:	2b04      	cmp	r3, #4
 80050ea:	d11f      	bne.n	800512c <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80050ec:	4b4f      	ldr	r3, [pc, #316]	; (800522c <HAL_RCC_OscConfig+0x27c>)
 80050ee:	681b      	ldr	r3, [r3, #0]
 80050f0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80050f4:	2b00      	cmp	r3, #0
 80050f6:	d005      	beq.n	8005104 <HAL_RCC_OscConfig+0x154>
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	68db      	ldr	r3, [r3, #12]
 80050fc:	2b00      	cmp	r3, #0
 80050fe:	d101      	bne.n	8005104 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8005100:	2301      	movs	r3, #1
 8005102:	e265      	b.n	80055d0 <HAL_RCC_OscConfig+0x620>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005104:	4b49      	ldr	r3, [pc, #292]	; (800522c <HAL_RCC_OscConfig+0x27c>)
 8005106:	685b      	ldr	r3, [r3, #4]
 8005108:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	691b      	ldr	r3, [r3, #16]
 8005110:	061b      	lsls	r3, r3, #24
 8005112:	4946      	ldr	r1, [pc, #280]	; (800522c <HAL_RCC_OscConfig+0x27c>)
 8005114:	4313      	orrs	r3, r2
 8005116:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8005118:	4b45      	ldr	r3, [pc, #276]	; (8005230 <HAL_RCC_OscConfig+0x280>)
 800511a:	681b      	ldr	r3, [r3, #0]
 800511c:	4618      	mov	r0, r3
 800511e:	f7fc fd8d 	bl	8001c3c <HAL_InitTick>
 8005122:	4603      	mov	r3, r0
 8005124:	2b00      	cmp	r3, #0
 8005126:	d043      	beq.n	80051b0 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8005128:	2301      	movs	r3, #1
 800512a:	e251      	b.n	80055d0 <HAL_RCC_OscConfig+0x620>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	68db      	ldr	r3, [r3, #12]
 8005130:	2b00      	cmp	r3, #0
 8005132:	d023      	beq.n	800517c <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005134:	4b3d      	ldr	r3, [pc, #244]	; (800522c <HAL_RCC_OscConfig+0x27c>)
 8005136:	681b      	ldr	r3, [r3, #0]
 8005138:	4a3c      	ldr	r2, [pc, #240]	; (800522c <HAL_RCC_OscConfig+0x27c>)
 800513a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800513e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005140:	f7fd fbb0 	bl	80028a4 <HAL_GetTick>
 8005144:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005146:	e008      	b.n	800515a <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005148:	f7fd fbac 	bl	80028a4 <HAL_GetTick>
 800514c:	4602      	mov	r2, r0
 800514e:	693b      	ldr	r3, [r7, #16]
 8005150:	1ad3      	subs	r3, r2, r3
 8005152:	2b02      	cmp	r3, #2
 8005154:	d901      	bls.n	800515a <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8005156:	2303      	movs	r3, #3
 8005158:	e23a      	b.n	80055d0 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800515a:	4b34      	ldr	r3, [pc, #208]	; (800522c <HAL_RCC_OscConfig+0x27c>)
 800515c:	681b      	ldr	r3, [r3, #0]
 800515e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005162:	2b00      	cmp	r3, #0
 8005164:	d0f0      	beq.n	8005148 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005166:	4b31      	ldr	r3, [pc, #196]	; (800522c <HAL_RCC_OscConfig+0x27c>)
 8005168:	685b      	ldr	r3, [r3, #4]
 800516a:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 800516e:	687b      	ldr	r3, [r7, #4]
 8005170:	691b      	ldr	r3, [r3, #16]
 8005172:	061b      	lsls	r3, r3, #24
 8005174:	492d      	ldr	r1, [pc, #180]	; (800522c <HAL_RCC_OscConfig+0x27c>)
 8005176:	4313      	orrs	r3, r2
 8005178:	604b      	str	r3, [r1, #4]
 800517a:	e01a      	b.n	80051b2 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800517c:	4b2b      	ldr	r3, [pc, #172]	; (800522c <HAL_RCC_OscConfig+0x27c>)
 800517e:	681b      	ldr	r3, [r3, #0]
 8005180:	4a2a      	ldr	r2, [pc, #168]	; (800522c <HAL_RCC_OscConfig+0x27c>)
 8005182:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005186:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005188:	f7fd fb8c 	bl	80028a4 <HAL_GetTick>
 800518c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800518e:	e008      	b.n	80051a2 <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005190:	f7fd fb88 	bl	80028a4 <HAL_GetTick>
 8005194:	4602      	mov	r2, r0
 8005196:	693b      	ldr	r3, [r7, #16]
 8005198:	1ad3      	subs	r3, r2, r3
 800519a:	2b02      	cmp	r3, #2
 800519c:	d901      	bls.n	80051a2 <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 800519e:	2303      	movs	r3, #3
 80051a0:	e216      	b.n	80055d0 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80051a2:	4b22      	ldr	r3, [pc, #136]	; (800522c <HAL_RCC_OscConfig+0x27c>)
 80051a4:	681b      	ldr	r3, [r3, #0]
 80051a6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80051aa:	2b00      	cmp	r3, #0
 80051ac:	d1f0      	bne.n	8005190 <HAL_RCC_OscConfig+0x1e0>
 80051ae:	e000      	b.n	80051b2 <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80051b0:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	681b      	ldr	r3, [r3, #0]
 80051b6:	f003 0308 	and.w	r3, r3, #8
 80051ba:	2b00      	cmp	r3, #0
 80051bc:	d041      	beq.n	8005242 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80051be:	687b      	ldr	r3, [r7, #4]
 80051c0:	695b      	ldr	r3, [r3, #20]
 80051c2:	2b00      	cmp	r3, #0
 80051c4:	d01c      	beq.n	8005200 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80051c6:	4b19      	ldr	r3, [pc, #100]	; (800522c <HAL_RCC_OscConfig+0x27c>)
 80051c8:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80051cc:	4a17      	ldr	r2, [pc, #92]	; (800522c <HAL_RCC_OscConfig+0x27c>)
 80051ce:	f043 0301 	orr.w	r3, r3, #1
 80051d2:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80051d6:	f7fd fb65 	bl	80028a4 <HAL_GetTick>
 80051da:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80051dc:	e008      	b.n	80051f0 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80051de:	f7fd fb61 	bl	80028a4 <HAL_GetTick>
 80051e2:	4602      	mov	r2, r0
 80051e4:	693b      	ldr	r3, [r7, #16]
 80051e6:	1ad3      	subs	r3, r2, r3
 80051e8:	2b02      	cmp	r3, #2
 80051ea:	d901      	bls.n	80051f0 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 80051ec:	2303      	movs	r3, #3
 80051ee:	e1ef      	b.n	80055d0 <HAL_RCC_OscConfig+0x620>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80051f0:	4b0e      	ldr	r3, [pc, #56]	; (800522c <HAL_RCC_OscConfig+0x27c>)
 80051f2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80051f6:	f003 0302 	and.w	r3, r3, #2
 80051fa:	2b00      	cmp	r3, #0
 80051fc:	d0ef      	beq.n	80051de <HAL_RCC_OscConfig+0x22e>
 80051fe:	e020      	b.n	8005242 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005200:	4b0a      	ldr	r3, [pc, #40]	; (800522c <HAL_RCC_OscConfig+0x27c>)
 8005202:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005206:	4a09      	ldr	r2, [pc, #36]	; (800522c <HAL_RCC_OscConfig+0x27c>)
 8005208:	f023 0301 	bic.w	r3, r3, #1
 800520c:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005210:	f7fd fb48 	bl	80028a4 <HAL_GetTick>
 8005214:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8005216:	e00d      	b.n	8005234 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005218:	f7fd fb44 	bl	80028a4 <HAL_GetTick>
 800521c:	4602      	mov	r2, r0
 800521e:	693b      	ldr	r3, [r7, #16]
 8005220:	1ad3      	subs	r3, r2, r3
 8005222:	2b02      	cmp	r3, #2
 8005224:	d906      	bls.n	8005234 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8005226:	2303      	movs	r3, #3
 8005228:	e1d2      	b.n	80055d0 <HAL_RCC_OscConfig+0x620>
 800522a:	bf00      	nop
 800522c:	40021000 	.word	0x40021000
 8005230:	200000d8 	.word	0x200000d8
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8005234:	4b8c      	ldr	r3, [pc, #560]	; (8005468 <HAL_RCC_OscConfig+0x4b8>)
 8005236:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800523a:	f003 0302 	and.w	r3, r3, #2
 800523e:	2b00      	cmp	r3, #0
 8005240:	d1ea      	bne.n	8005218 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	681b      	ldr	r3, [r3, #0]
 8005246:	f003 0304 	and.w	r3, r3, #4
 800524a:	2b00      	cmp	r3, #0
 800524c:	f000 80a6 	beq.w	800539c <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005250:	2300      	movs	r3, #0
 8005252:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8005254:	4b84      	ldr	r3, [pc, #528]	; (8005468 <HAL_RCC_OscConfig+0x4b8>)
 8005256:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005258:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800525c:	2b00      	cmp	r3, #0
 800525e:	d101      	bne.n	8005264 <HAL_RCC_OscConfig+0x2b4>
 8005260:	2301      	movs	r3, #1
 8005262:	e000      	b.n	8005266 <HAL_RCC_OscConfig+0x2b6>
 8005264:	2300      	movs	r3, #0
 8005266:	2b00      	cmp	r3, #0
 8005268:	d00d      	beq.n	8005286 <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800526a:	4b7f      	ldr	r3, [pc, #508]	; (8005468 <HAL_RCC_OscConfig+0x4b8>)
 800526c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800526e:	4a7e      	ldr	r2, [pc, #504]	; (8005468 <HAL_RCC_OscConfig+0x4b8>)
 8005270:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005274:	6593      	str	r3, [r2, #88]	; 0x58
 8005276:	4b7c      	ldr	r3, [pc, #496]	; (8005468 <HAL_RCC_OscConfig+0x4b8>)
 8005278:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800527a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800527e:	60fb      	str	r3, [r7, #12]
 8005280:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8005282:	2301      	movs	r3, #1
 8005284:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005286:	4b79      	ldr	r3, [pc, #484]	; (800546c <HAL_RCC_OscConfig+0x4bc>)
 8005288:	681b      	ldr	r3, [r3, #0]
 800528a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800528e:	2b00      	cmp	r3, #0
 8005290:	d118      	bne.n	80052c4 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005292:	4b76      	ldr	r3, [pc, #472]	; (800546c <HAL_RCC_OscConfig+0x4bc>)
 8005294:	681b      	ldr	r3, [r3, #0]
 8005296:	4a75      	ldr	r2, [pc, #468]	; (800546c <HAL_RCC_OscConfig+0x4bc>)
 8005298:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800529c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800529e:	f7fd fb01 	bl	80028a4 <HAL_GetTick>
 80052a2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80052a4:	e008      	b.n	80052b8 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80052a6:	f7fd fafd 	bl	80028a4 <HAL_GetTick>
 80052aa:	4602      	mov	r2, r0
 80052ac:	693b      	ldr	r3, [r7, #16]
 80052ae:	1ad3      	subs	r3, r2, r3
 80052b0:	2b02      	cmp	r3, #2
 80052b2:	d901      	bls.n	80052b8 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 80052b4:	2303      	movs	r3, #3
 80052b6:	e18b      	b.n	80055d0 <HAL_RCC_OscConfig+0x620>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80052b8:	4b6c      	ldr	r3, [pc, #432]	; (800546c <HAL_RCC_OscConfig+0x4bc>)
 80052ba:	681b      	ldr	r3, [r3, #0]
 80052bc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80052c0:	2b00      	cmp	r3, #0
 80052c2:	d0f0      	beq.n	80052a6 <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	689b      	ldr	r3, [r3, #8]
 80052c8:	2b01      	cmp	r3, #1
 80052ca:	d108      	bne.n	80052de <HAL_RCC_OscConfig+0x32e>
 80052cc:	4b66      	ldr	r3, [pc, #408]	; (8005468 <HAL_RCC_OscConfig+0x4b8>)
 80052ce:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80052d2:	4a65      	ldr	r2, [pc, #404]	; (8005468 <HAL_RCC_OscConfig+0x4b8>)
 80052d4:	f043 0301 	orr.w	r3, r3, #1
 80052d8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80052dc:	e024      	b.n	8005328 <HAL_RCC_OscConfig+0x378>
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	689b      	ldr	r3, [r3, #8]
 80052e2:	2b05      	cmp	r3, #5
 80052e4:	d110      	bne.n	8005308 <HAL_RCC_OscConfig+0x358>
 80052e6:	4b60      	ldr	r3, [pc, #384]	; (8005468 <HAL_RCC_OscConfig+0x4b8>)
 80052e8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80052ec:	4a5e      	ldr	r2, [pc, #376]	; (8005468 <HAL_RCC_OscConfig+0x4b8>)
 80052ee:	f043 0304 	orr.w	r3, r3, #4
 80052f2:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80052f6:	4b5c      	ldr	r3, [pc, #368]	; (8005468 <HAL_RCC_OscConfig+0x4b8>)
 80052f8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80052fc:	4a5a      	ldr	r2, [pc, #360]	; (8005468 <HAL_RCC_OscConfig+0x4b8>)
 80052fe:	f043 0301 	orr.w	r3, r3, #1
 8005302:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8005306:	e00f      	b.n	8005328 <HAL_RCC_OscConfig+0x378>
 8005308:	4b57      	ldr	r3, [pc, #348]	; (8005468 <HAL_RCC_OscConfig+0x4b8>)
 800530a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800530e:	4a56      	ldr	r2, [pc, #344]	; (8005468 <HAL_RCC_OscConfig+0x4b8>)
 8005310:	f023 0301 	bic.w	r3, r3, #1
 8005314:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8005318:	4b53      	ldr	r3, [pc, #332]	; (8005468 <HAL_RCC_OscConfig+0x4b8>)
 800531a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800531e:	4a52      	ldr	r2, [pc, #328]	; (8005468 <HAL_RCC_OscConfig+0x4b8>)
 8005320:	f023 0304 	bic.w	r3, r3, #4
 8005324:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	689b      	ldr	r3, [r3, #8]
 800532c:	2b00      	cmp	r3, #0
 800532e:	d016      	beq.n	800535e <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005330:	f7fd fab8 	bl	80028a4 <HAL_GetTick>
 8005334:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005336:	e00a      	b.n	800534e <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005338:	f7fd fab4 	bl	80028a4 <HAL_GetTick>
 800533c:	4602      	mov	r2, r0
 800533e:	693b      	ldr	r3, [r7, #16]
 8005340:	1ad3      	subs	r3, r2, r3
 8005342:	f241 3288 	movw	r2, #5000	; 0x1388
 8005346:	4293      	cmp	r3, r2
 8005348:	d901      	bls.n	800534e <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 800534a:	2303      	movs	r3, #3
 800534c:	e140      	b.n	80055d0 <HAL_RCC_OscConfig+0x620>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800534e:	4b46      	ldr	r3, [pc, #280]	; (8005468 <HAL_RCC_OscConfig+0x4b8>)
 8005350:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005354:	f003 0302 	and.w	r3, r3, #2
 8005358:	2b00      	cmp	r3, #0
 800535a:	d0ed      	beq.n	8005338 <HAL_RCC_OscConfig+0x388>
 800535c:	e015      	b.n	800538a <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800535e:	f7fd faa1 	bl	80028a4 <HAL_GetTick>
 8005362:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8005364:	e00a      	b.n	800537c <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005366:	f7fd fa9d 	bl	80028a4 <HAL_GetTick>
 800536a:	4602      	mov	r2, r0
 800536c:	693b      	ldr	r3, [r7, #16]
 800536e:	1ad3      	subs	r3, r2, r3
 8005370:	f241 3288 	movw	r2, #5000	; 0x1388
 8005374:	4293      	cmp	r3, r2
 8005376:	d901      	bls.n	800537c <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8005378:	2303      	movs	r3, #3
 800537a:	e129      	b.n	80055d0 <HAL_RCC_OscConfig+0x620>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800537c:	4b3a      	ldr	r3, [pc, #232]	; (8005468 <HAL_RCC_OscConfig+0x4b8>)
 800537e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005382:	f003 0302 	and.w	r3, r3, #2
 8005386:	2b00      	cmp	r3, #0
 8005388:	d1ed      	bne.n	8005366 <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800538a:	7ffb      	ldrb	r3, [r7, #31]
 800538c:	2b01      	cmp	r3, #1
 800538e:	d105      	bne.n	800539c <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005390:	4b35      	ldr	r3, [pc, #212]	; (8005468 <HAL_RCC_OscConfig+0x4b8>)
 8005392:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005394:	4a34      	ldr	r2, [pc, #208]	; (8005468 <HAL_RCC_OscConfig+0x4b8>)
 8005396:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800539a:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	681b      	ldr	r3, [r3, #0]
 80053a0:	f003 0320 	and.w	r3, r3, #32
 80053a4:	2b00      	cmp	r3, #0
 80053a6:	d03c      	beq.n	8005422 <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	699b      	ldr	r3, [r3, #24]
 80053ac:	2b00      	cmp	r3, #0
 80053ae:	d01c      	beq.n	80053ea <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80053b0:	4b2d      	ldr	r3, [pc, #180]	; (8005468 <HAL_RCC_OscConfig+0x4b8>)
 80053b2:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80053b6:	4a2c      	ldr	r2, [pc, #176]	; (8005468 <HAL_RCC_OscConfig+0x4b8>)
 80053b8:	f043 0301 	orr.w	r3, r3, #1
 80053bc:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80053c0:	f7fd fa70 	bl	80028a4 <HAL_GetTick>
 80053c4:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80053c6:	e008      	b.n	80053da <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80053c8:	f7fd fa6c 	bl	80028a4 <HAL_GetTick>
 80053cc:	4602      	mov	r2, r0
 80053ce:	693b      	ldr	r3, [r7, #16]
 80053d0:	1ad3      	subs	r3, r2, r3
 80053d2:	2b02      	cmp	r3, #2
 80053d4:	d901      	bls.n	80053da <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 80053d6:	2303      	movs	r3, #3
 80053d8:	e0fa      	b.n	80055d0 <HAL_RCC_OscConfig+0x620>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80053da:	4b23      	ldr	r3, [pc, #140]	; (8005468 <HAL_RCC_OscConfig+0x4b8>)
 80053dc:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80053e0:	f003 0302 	and.w	r3, r3, #2
 80053e4:	2b00      	cmp	r3, #0
 80053e6:	d0ef      	beq.n	80053c8 <HAL_RCC_OscConfig+0x418>
 80053e8:	e01b      	b.n	8005422 <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80053ea:	4b1f      	ldr	r3, [pc, #124]	; (8005468 <HAL_RCC_OscConfig+0x4b8>)
 80053ec:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80053f0:	4a1d      	ldr	r2, [pc, #116]	; (8005468 <HAL_RCC_OscConfig+0x4b8>)
 80053f2:	f023 0301 	bic.w	r3, r3, #1
 80053f6:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80053fa:	f7fd fa53 	bl	80028a4 <HAL_GetTick>
 80053fe:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8005400:	e008      	b.n	8005414 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8005402:	f7fd fa4f 	bl	80028a4 <HAL_GetTick>
 8005406:	4602      	mov	r2, r0
 8005408:	693b      	ldr	r3, [r7, #16]
 800540a:	1ad3      	subs	r3, r2, r3
 800540c:	2b02      	cmp	r3, #2
 800540e:	d901      	bls.n	8005414 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8005410:	2303      	movs	r3, #3
 8005412:	e0dd      	b.n	80055d0 <HAL_RCC_OscConfig+0x620>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8005414:	4b14      	ldr	r3, [pc, #80]	; (8005468 <HAL_RCC_OscConfig+0x4b8>)
 8005416:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800541a:	f003 0302 	and.w	r3, r3, #2
 800541e:	2b00      	cmp	r3, #0
 8005420:	d1ef      	bne.n	8005402 <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8005422:	687b      	ldr	r3, [r7, #4]
 8005424:	69db      	ldr	r3, [r3, #28]
 8005426:	2b00      	cmp	r3, #0
 8005428:	f000 80d1 	beq.w	80055ce <HAL_RCC_OscConfig+0x61e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800542c:	4b0e      	ldr	r3, [pc, #56]	; (8005468 <HAL_RCC_OscConfig+0x4b8>)
 800542e:	689b      	ldr	r3, [r3, #8]
 8005430:	f003 030c 	and.w	r3, r3, #12
 8005434:	2b0c      	cmp	r3, #12
 8005436:	f000 808b 	beq.w	8005550 <HAL_RCC_OscConfig+0x5a0>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800543a:	687b      	ldr	r3, [r7, #4]
 800543c:	69db      	ldr	r3, [r3, #28]
 800543e:	2b02      	cmp	r3, #2
 8005440:	d15e      	bne.n	8005500 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005442:	4b09      	ldr	r3, [pc, #36]	; (8005468 <HAL_RCC_OscConfig+0x4b8>)
 8005444:	681b      	ldr	r3, [r3, #0]
 8005446:	4a08      	ldr	r2, [pc, #32]	; (8005468 <HAL_RCC_OscConfig+0x4b8>)
 8005448:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800544c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800544e:	f7fd fa29 	bl	80028a4 <HAL_GetTick>
 8005452:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005454:	e00c      	b.n	8005470 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005456:	f7fd fa25 	bl	80028a4 <HAL_GetTick>
 800545a:	4602      	mov	r2, r0
 800545c:	693b      	ldr	r3, [r7, #16]
 800545e:	1ad3      	subs	r3, r2, r3
 8005460:	2b02      	cmp	r3, #2
 8005462:	d905      	bls.n	8005470 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8005464:	2303      	movs	r3, #3
 8005466:	e0b3      	b.n	80055d0 <HAL_RCC_OscConfig+0x620>
 8005468:	40021000 	.word	0x40021000
 800546c:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005470:	4b59      	ldr	r3, [pc, #356]	; (80055d8 <HAL_RCC_OscConfig+0x628>)
 8005472:	681b      	ldr	r3, [r3, #0]
 8005474:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005478:	2b00      	cmp	r3, #0
 800547a:	d1ec      	bne.n	8005456 <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800547c:	4b56      	ldr	r3, [pc, #344]	; (80055d8 <HAL_RCC_OscConfig+0x628>)
 800547e:	68da      	ldr	r2, [r3, #12]
 8005480:	4b56      	ldr	r3, [pc, #344]	; (80055dc <HAL_RCC_OscConfig+0x62c>)
 8005482:	4013      	ands	r3, r2
 8005484:	687a      	ldr	r2, [r7, #4]
 8005486:	6a11      	ldr	r1, [r2, #32]
 8005488:	687a      	ldr	r2, [r7, #4]
 800548a:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800548c:	3a01      	subs	r2, #1
 800548e:	0112      	lsls	r2, r2, #4
 8005490:	4311      	orrs	r1, r2
 8005492:	687a      	ldr	r2, [r7, #4]
 8005494:	6a92      	ldr	r2, [r2, #40]	; 0x28
 8005496:	0212      	lsls	r2, r2, #8
 8005498:	4311      	orrs	r1, r2
 800549a:	687a      	ldr	r2, [r7, #4]
 800549c:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800549e:	0852      	lsrs	r2, r2, #1
 80054a0:	3a01      	subs	r2, #1
 80054a2:	0552      	lsls	r2, r2, #21
 80054a4:	4311      	orrs	r1, r2
 80054a6:	687a      	ldr	r2, [r7, #4]
 80054a8:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80054aa:	0852      	lsrs	r2, r2, #1
 80054ac:	3a01      	subs	r2, #1
 80054ae:	0652      	lsls	r2, r2, #25
 80054b0:	4311      	orrs	r1, r2
 80054b2:	687a      	ldr	r2, [r7, #4]
 80054b4:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 80054b6:	06d2      	lsls	r2, r2, #27
 80054b8:	430a      	orrs	r2, r1
 80054ba:	4947      	ldr	r1, [pc, #284]	; (80055d8 <HAL_RCC_OscConfig+0x628>)
 80054bc:	4313      	orrs	r3, r2
 80054be:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80054c0:	4b45      	ldr	r3, [pc, #276]	; (80055d8 <HAL_RCC_OscConfig+0x628>)
 80054c2:	681b      	ldr	r3, [r3, #0]
 80054c4:	4a44      	ldr	r2, [pc, #272]	; (80055d8 <HAL_RCC_OscConfig+0x628>)
 80054c6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80054ca:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80054cc:	4b42      	ldr	r3, [pc, #264]	; (80055d8 <HAL_RCC_OscConfig+0x628>)
 80054ce:	68db      	ldr	r3, [r3, #12]
 80054d0:	4a41      	ldr	r2, [pc, #260]	; (80055d8 <HAL_RCC_OscConfig+0x628>)
 80054d2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80054d6:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80054d8:	f7fd f9e4 	bl	80028a4 <HAL_GetTick>
 80054dc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80054de:	e008      	b.n	80054f2 <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80054e0:	f7fd f9e0 	bl	80028a4 <HAL_GetTick>
 80054e4:	4602      	mov	r2, r0
 80054e6:	693b      	ldr	r3, [r7, #16]
 80054e8:	1ad3      	subs	r3, r2, r3
 80054ea:	2b02      	cmp	r3, #2
 80054ec:	d901      	bls.n	80054f2 <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 80054ee:	2303      	movs	r3, #3
 80054f0:	e06e      	b.n	80055d0 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80054f2:	4b39      	ldr	r3, [pc, #228]	; (80055d8 <HAL_RCC_OscConfig+0x628>)
 80054f4:	681b      	ldr	r3, [r3, #0]
 80054f6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80054fa:	2b00      	cmp	r3, #0
 80054fc:	d0f0      	beq.n	80054e0 <HAL_RCC_OscConfig+0x530>
 80054fe:	e066      	b.n	80055ce <HAL_RCC_OscConfig+0x61e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005500:	4b35      	ldr	r3, [pc, #212]	; (80055d8 <HAL_RCC_OscConfig+0x628>)
 8005502:	681b      	ldr	r3, [r3, #0]
 8005504:	4a34      	ldr	r2, [pc, #208]	; (80055d8 <HAL_RCC_OscConfig+0x628>)
 8005506:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800550a:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 800550c:	4b32      	ldr	r3, [pc, #200]	; (80055d8 <HAL_RCC_OscConfig+0x628>)
 800550e:	68db      	ldr	r3, [r3, #12]
 8005510:	4a31      	ldr	r2, [pc, #196]	; (80055d8 <HAL_RCC_OscConfig+0x628>)
 8005512:	f023 0303 	bic.w	r3, r3, #3
 8005516:	60d3      	str	r3, [r2, #12]
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8005518:	4b2f      	ldr	r3, [pc, #188]	; (80055d8 <HAL_RCC_OscConfig+0x628>)
 800551a:	68db      	ldr	r3, [r3, #12]
 800551c:	4a2e      	ldr	r2, [pc, #184]	; (80055d8 <HAL_RCC_OscConfig+0x628>)
 800551e:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 8005522:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005526:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005528:	f7fd f9bc 	bl	80028a4 <HAL_GetTick>
 800552c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800552e:	e008      	b.n	8005542 <HAL_RCC_OscConfig+0x592>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005530:	f7fd f9b8 	bl	80028a4 <HAL_GetTick>
 8005534:	4602      	mov	r2, r0
 8005536:	693b      	ldr	r3, [r7, #16]
 8005538:	1ad3      	subs	r3, r2, r3
 800553a:	2b02      	cmp	r3, #2
 800553c:	d901      	bls.n	8005542 <HAL_RCC_OscConfig+0x592>
          {
            return HAL_TIMEOUT;
 800553e:	2303      	movs	r3, #3
 8005540:	e046      	b.n	80055d0 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005542:	4b25      	ldr	r3, [pc, #148]	; (80055d8 <HAL_RCC_OscConfig+0x628>)
 8005544:	681b      	ldr	r3, [r3, #0]
 8005546:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800554a:	2b00      	cmp	r3, #0
 800554c:	d1f0      	bne.n	8005530 <HAL_RCC_OscConfig+0x580>
 800554e:	e03e      	b.n	80055ce <HAL_RCC_OscConfig+0x61e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	69db      	ldr	r3, [r3, #28]
 8005554:	2b01      	cmp	r3, #1
 8005556:	d101      	bne.n	800555c <HAL_RCC_OscConfig+0x5ac>
      {
        return HAL_ERROR;
 8005558:	2301      	movs	r3, #1
 800555a:	e039      	b.n	80055d0 <HAL_RCC_OscConfig+0x620>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 800555c:	4b1e      	ldr	r3, [pc, #120]	; (80055d8 <HAL_RCC_OscConfig+0x628>)
 800555e:	68db      	ldr	r3, [r3, #12]
 8005560:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005562:	697b      	ldr	r3, [r7, #20]
 8005564:	f003 0203 	and.w	r2, r3, #3
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	6a1b      	ldr	r3, [r3, #32]
 800556c:	429a      	cmp	r2, r3
 800556e:	d12c      	bne.n	80055ca <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8005570:	697b      	ldr	r3, [r7, #20]
 8005572:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800557a:	3b01      	subs	r3, #1
 800557c:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800557e:	429a      	cmp	r2, r3
 8005580:	d123      	bne.n	80055ca <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8005582:	697b      	ldr	r3, [r7, #20]
 8005584:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800558c:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800558e:	429a      	cmp	r2, r3
 8005590:	d11b      	bne.n	80055ca <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8005592:	697b      	ldr	r3, [r7, #20]
 8005594:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800559c:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800559e:	429a      	cmp	r2, r3
 80055a0:	d113      	bne.n	80055ca <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80055a2:	697b      	ldr	r3, [r7, #20]
 80055a4:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80055ac:	085b      	lsrs	r3, r3, #1
 80055ae:	3b01      	subs	r3, #1
 80055b0:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80055b2:	429a      	cmp	r2, r3
 80055b4:	d109      	bne.n	80055ca <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80055b6:	697b      	ldr	r3, [r7, #20]
 80055b8:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80055c0:	085b      	lsrs	r3, r3, #1
 80055c2:	3b01      	subs	r3, #1
 80055c4:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80055c6:	429a      	cmp	r2, r3
 80055c8:	d001      	beq.n	80055ce <HAL_RCC_OscConfig+0x61e>
      {
        return HAL_ERROR;
 80055ca:	2301      	movs	r3, #1
 80055cc:	e000      	b.n	80055d0 <HAL_RCC_OscConfig+0x620>
      }
    }
  }
  }

  return HAL_OK;
 80055ce:	2300      	movs	r3, #0
}
 80055d0:	4618      	mov	r0, r3
 80055d2:	3720      	adds	r7, #32
 80055d4:	46bd      	mov	sp, r7
 80055d6:	bd80      	pop	{r7, pc}
 80055d8:	40021000 	.word	0x40021000
 80055dc:	019f800c 	.word	0x019f800c

080055e0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80055e0:	b580      	push	{r7, lr}
 80055e2:	b086      	sub	sp, #24
 80055e4:	af00      	add	r7, sp, #0
 80055e6:	6078      	str	r0, [r7, #4]
 80055e8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 80055ea:	2300      	movs	r3, #0
 80055ec:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	2b00      	cmp	r3, #0
 80055f2:	d101      	bne.n	80055f8 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80055f4:	2301      	movs	r3, #1
 80055f6:	e11e      	b.n	8005836 <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80055f8:	4b91      	ldr	r3, [pc, #580]	; (8005840 <HAL_RCC_ClockConfig+0x260>)
 80055fa:	681b      	ldr	r3, [r3, #0]
 80055fc:	f003 030f 	and.w	r3, r3, #15
 8005600:	683a      	ldr	r2, [r7, #0]
 8005602:	429a      	cmp	r2, r3
 8005604:	d910      	bls.n	8005628 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005606:	4b8e      	ldr	r3, [pc, #568]	; (8005840 <HAL_RCC_ClockConfig+0x260>)
 8005608:	681b      	ldr	r3, [r3, #0]
 800560a:	f023 020f 	bic.w	r2, r3, #15
 800560e:	498c      	ldr	r1, [pc, #560]	; (8005840 <HAL_RCC_ClockConfig+0x260>)
 8005610:	683b      	ldr	r3, [r7, #0]
 8005612:	4313      	orrs	r3, r2
 8005614:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005616:	4b8a      	ldr	r3, [pc, #552]	; (8005840 <HAL_RCC_ClockConfig+0x260>)
 8005618:	681b      	ldr	r3, [r3, #0]
 800561a:	f003 030f 	and.w	r3, r3, #15
 800561e:	683a      	ldr	r2, [r7, #0]
 8005620:	429a      	cmp	r2, r3
 8005622:	d001      	beq.n	8005628 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8005624:	2301      	movs	r3, #1
 8005626:	e106      	b.n	8005836 <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005628:	687b      	ldr	r3, [r7, #4]
 800562a:	681b      	ldr	r3, [r3, #0]
 800562c:	f003 0301 	and.w	r3, r3, #1
 8005630:	2b00      	cmp	r3, #0
 8005632:	d073      	beq.n	800571c <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005634:	687b      	ldr	r3, [r7, #4]
 8005636:	685b      	ldr	r3, [r3, #4]
 8005638:	2b03      	cmp	r3, #3
 800563a:	d129      	bne.n	8005690 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800563c:	4b81      	ldr	r3, [pc, #516]	; (8005844 <HAL_RCC_ClockConfig+0x264>)
 800563e:	681b      	ldr	r3, [r3, #0]
 8005640:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005644:	2b00      	cmp	r3, #0
 8005646:	d101      	bne.n	800564c <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8005648:	2301      	movs	r3, #1
 800564a:	e0f4      	b.n	8005836 <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 800564c:	f000 f9d0 	bl	80059f0 <RCC_GetSysClockFreqFromPLLSource>
 8005650:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8005652:	693b      	ldr	r3, [r7, #16]
 8005654:	4a7c      	ldr	r2, [pc, #496]	; (8005848 <HAL_RCC_ClockConfig+0x268>)
 8005656:	4293      	cmp	r3, r2
 8005658:	d93f      	bls.n	80056da <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800565a:	4b7a      	ldr	r3, [pc, #488]	; (8005844 <HAL_RCC_ClockConfig+0x264>)
 800565c:	689b      	ldr	r3, [r3, #8]
 800565e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005662:	2b00      	cmp	r3, #0
 8005664:	d009      	beq.n	800567a <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8005666:	687b      	ldr	r3, [r7, #4]
 8005668:	681b      	ldr	r3, [r3, #0]
 800566a:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800566e:	2b00      	cmp	r3, #0
 8005670:	d033      	beq.n	80056da <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8005672:	687b      	ldr	r3, [r7, #4]
 8005674:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8005676:	2b00      	cmp	r3, #0
 8005678:	d12f      	bne.n	80056da <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800567a:	4b72      	ldr	r3, [pc, #456]	; (8005844 <HAL_RCC_ClockConfig+0x264>)
 800567c:	689b      	ldr	r3, [r3, #8]
 800567e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005682:	4a70      	ldr	r2, [pc, #448]	; (8005844 <HAL_RCC_ClockConfig+0x264>)
 8005684:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005688:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 800568a:	2380      	movs	r3, #128	; 0x80
 800568c:	617b      	str	r3, [r7, #20]
 800568e:	e024      	b.n	80056da <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005690:	687b      	ldr	r3, [r7, #4]
 8005692:	685b      	ldr	r3, [r3, #4]
 8005694:	2b02      	cmp	r3, #2
 8005696:	d107      	bne.n	80056a8 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005698:	4b6a      	ldr	r3, [pc, #424]	; (8005844 <HAL_RCC_ClockConfig+0x264>)
 800569a:	681b      	ldr	r3, [r3, #0]
 800569c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80056a0:	2b00      	cmp	r3, #0
 80056a2:	d109      	bne.n	80056b8 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 80056a4:	2301      	movs	r3, #1
 80056a6:	e0c6      	b.n	8005836 <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80056a8:	4b66      	ldr	r3, [pc, #408]	; (8005844 <HAL_RCC_ClockConfig+0x264>)
 80056aa:	681b      	ldr	r3, [r3, #0]
 80056ac:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80056b0:	2b00      	cmp	r3, #0
 80056b2:	d101      	bne.n	80056b8 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 80056b4:	2301      	movs	r3, #1
 80056b6:	e0be      	b.n	8005836 <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 80056b8:	f000 f8ce 	bl	8005858 <HAL_RCC_GetSysClockFreq>
 80056bc:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 80056be:	693b      	ldr	r3, [r7, #16]
 80056c0:	4a61      	ldr	r2, [pc, #388]	; (8005848 <HAL_RCC_ClockConfig+0x268>)
 80056c2:	4293      	cmp	r3, r2
 80056c4:	d909      	bls.n	80056da <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80056c6:	4b5f      	ldr	r3, [pc, #380]	; (8005844 <HAL_RCC_ClockConfig+0x264>)
 80056c8:	689b      	ldr	r3, [r3, #8]
 80056ca:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80056ce:	4a5d      	ldr	r2, [pc, #372]	; (8005844 <HAL_RCC_ClockConfig+0x264>)
 80056d0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80056d4:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 80056d6:	2380      	movs	r3, #128	; 0x80
 80056d8:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80056da:	4b5a      	ldr	r3, [pc, #360]	; (8005844 <HAL_RCC_ClockConfig+0x264>)
 80056dc:	689b      	ldr	r3, [r3, #8]
 80056de:	f023 0203 	bic.w	r2, r3, #3
 80056e2:	687b      	ldr	r3, [r7, #4]
 80056e4:	685b      	ldr	r3, [r3, #4]
 80056e6:	4957      	ldr	r1, [pc, #348]	; (8005844 <HAL_RCC_ClockConfig+0x264>)
 80056e8:	4313      	orrs	r3, r2
 80056ea:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80056ec:	f7fd f8da 	bl	80028a4 <HAL_GetTick>
 80056f0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80056f2:	e00a      	b.n	800570a <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80056f4:	f7fd f8d6 	bl	80028a4 <HAL_GetTick>
 80056f8:	4602      	mov	r2, r0
 80056fa:	68fb      	ldr	r3, [r7, #12]
 80056fc:	1ad3      	subs	r3, r2, r3
 80056fe:	f241 3288 	movw	r2, #5000	; 0x1388
 8005702:	4293      	cmp	r3, r2
 8005704:	d901      	bls.n	800570a <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 8005706:	2303      	movs	r3, #3
 8005708:	e095      	b.n	8005836 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800570a:	4b4e      	ldr	r3, [pc, #312]	; (8005844 <HAL_RCC_ClockConfig+0x264>)
 800570c:	689b      	ldr	r3, [r3, #8]
 800570e:	f003 020c 	and.w	r2, r3, #12
 8005712:	687b      	ldr	r3, [r7, #4]
 8005714:	685b      	ldr	r3, [r3, #4]
 8005716:	009b      	lsls	r3, r3, #2
 8005718:	429a      	cmp	r2, r3
 800571a:	d1eb      	bne.n	80056f4 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800571c:	687b      	ldr	r3, [r7, #4]
 800571e:	681b      	ldr	r3, [r3, #0]
 8005720:	f003 0302 	and.w	r3, r3, #2
 8005724:	2b00      	cmp	r3, #0
 8005726:	d023      	beq.n	8005770 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005728:	687b      	ldr	r3, [r7, #4]
 800572a:	681b      	ldr	r3, [r3, #0]
 800572c:	f003 0304 	and.w	r3, r3, #4
 8005730:	2b00      	cmp	r3, #0
 8005732:	d005      	beq.n	8005740 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005734:	4b43      	ldr	r3, [pc, #268]	; (8005844 <HAL_RCC_ClockConfig+0x264>)
 8005736:	689b      	ldr	r3, [r3, #8]
 8005738:	4a42      	ldr	r2, [pc, #264]	; (8005844 <HAL_RCC_ClockConfig+0x264>)
 800573a:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800573e:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	681b      	ldr	r3, [r3, #0]
 8005744:	f003 0308 	and.w	r3, r3, #8
 8005748:	2b00      	cmp	r3, #0
 800574a:	d007      	beq.n	800575c <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 800574c:	4b3d      	ldr	r3, [pc, #244]	; (8005844 <HAL_RCC_ClockConfig+0x264>)
 800574e:	689b      	ldr	r3, [r3, #8]
 8005750:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 8005754:	4a3b      	ldr	r2, [pc, #236]	; (8005844 <HAL_RCC_ClockConfig+0x264>)
 8005756:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800575a:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800575c:	4b39      	ldr	r3, [pc, #228]	; (8005844 <HAL_RCC_ClockConfig+0x264>)
 800575e:	689b      	ldr	r3, [r3, #8]
 8005760:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005764:	687b      	ldr	r3, [r7, #4]
 8005766:	689b      	ldr	r3, [r3, #8]
 8005768:	4936      	ldr	r1, [pc, #216]	; (8005844 <HAL_RCC_ClockConfig+0x264>)
 800576a:	4313      	orrs	r3, r2
 800576c:	608b      	str	r3, [r1, #8]
 800576e:	e008      	b.n	8005782 <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8005770:	697b      	ldr	r3, [r7, #20]
 8005772:	2b80      	cmp	r3, #128	; 0x80
 8005774:	d105      	bne.n	8005782 <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8005776:	4b33      	ldr	r3, [pc, #204]	; (8005844 <HAL_RCC_ClockConfig+0x264>)
 8005778:	689b      	ldr	r3, [r3, #8]
 800577a:	4a32      	ldr	r2, [pc, #200]	; (8005844 <HAL_RCC_ClockConfig+0x264>)
 800577c:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005780:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005782:	4b2f      	ldr	r3, [pc, #188]	; (8005840 <HAL_RCC_ClockConfig+0x260>)
 8005784:	681b      	ldr	r3, [r3, #0]
 8005786:	f003 030f 	and.w	r3, r3, #15
 800578a:	683a      	ldr	r2, [r7, #0]
 800578c:	429a      	cmp	r2, r3
 800578e:	d21d      	bcs.n	80057cc <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005790:	4b2b      	ldr	r3, [pc, #172]	; (8005840 <HAL_RCC_ClockConfig+0x260>)
 8005792:	681b      	ldr	r3, [r3, #0]
 8005794:	f023 020f 	bic.w	r2, r3, #15
 8005798:	4929      	ldr	r1, [pc, #164]	; (8005840 <HAL_RCC_ClockConfig+0x260>)
 800579a:	683b      	ldr	r3, [r7, #0]
 800579c:	4313      	orrs	r3, r2
 800579e:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80057a0:	f7fd f880 	bl	80028a4 <HAL_GetTick>
 80057a4:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80057a6:	e00a      	b.n	80057be <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80057a8:	f7fd f87c 	bl	80028a4 <HAL_GetTick>
 80057ac:	4602      	mov	r2, r0
 80057ae:	68fb      	ldr	r3, [r7, #12]
 80057b0:	1ad3      	subs	r3, r2, r3
 80057b2:	f241 3288 	movw	r2, #5000	; 0x1388
 80057b6:	4293      	cmp	r3, r2
 80057b8:	d901      	bls.n	80057be <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 80057ba:	2303      	movs	r3, #3
 80057bc:	e03b      	b.n	8005836 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80057be:	4b20      	ldr	r3, [pc, #128]	; (8005840 <HAL_RCC_ClockConfig+0x260>)
 80057c0:	681b      	ldr	r3, [r3, #0]
 80057c2:	f003 030f 	and.w	r3, r3, #15
 80057c6:	683a      	ldr	r2, [r7, #0]
 80057c8:	429a      	cmp	r2, r3
 80057ca:	d1ed      	bne.n	80057a8 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80057cc:	687b      	ldr	r3, [r7, #4]
 80057ce:	681b      	ldr	r3, [r3, #0]
 80057d0:	f003 0304 	and.w	r3, r3, #4
 80057d4:	2b00      	cmp	r3, #0
 80057d6:	d008      	beq.n	80057ea <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80057d8:	4b1a      	ldr	r3, [pc, #104]	; (8005844 <HAL_RCC_ClockConfig+0x264>)
 80057da:	689b      	ldr	r3, [r3, #8]
 80057dc:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80057e0:	687b      	ldr	r3, [r7, #4]
 80057e2:	68db      	ldr	r3, [r3, #12]
 80057e4:	4917      	ldr	r1, [pc, #92]	; (8005844 <HAL_RCC_ClockConfig+0x264>)
 80057e6:	4313      	orrs	r3, r2
 80057e8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80057ea:	687b      	ldr	r3, [r7, #4]
 80057ec:	681b      	ldr	r3, [r3, #0]
 80057ee:	f003 0308 	and.w	r3, r3, #8
 80057f2:	2b00      	cmp	r3, #0
 80057f4:	d009      	beq.n	800580a <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80057f6:	4b13      	ldr	r3, [pc, #76]	; (8005844 <HAL_RCC_ClockConfig+0x264>)
 80057f8:	689b      	ldr	r3, [r3, #8]
 80057fa:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80057fe:	687b      	ldr	r3, [r7, #4]
 8005800:	691b      	ldr	r3, [r3, #16]
 8005802:	00db      	lsls	r3, r3, #3
 8005804:	490f      	ldr	r1, [pc, #60]	; (8005844 <HAL_RCC_ClockConfig+0x264>)
 8005806:	4313      	orrs	r3, r2
 8005808:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800580a:	f000 f825 	bl	8005858 <HAL_RCC_GetSysClockFreq>
 800580e:	4602      	mov	r2, r0
 8005810:	4b0c      	ldr	r3, [pc, #48]	; (8005844 <HAL_RCC_ClockConfig+0x264>)
 8005812:	689b      	ldr	r3, [r3, #8]
 8005814:	091b      	lsrs	r3, r3, #4
 8005816:	f003 030f 	and.w	r3, r3, #15
 800581a:	490c      	ldr	r1, [pc, #48]	; (800584c <HAL_RCC_ClockConfig+0x26c>)
 800581c:	5ccb      	ldrb	r3, [r1, r3]
 800581e:	f003 031f 	and.w	r3, r3, #31
 8005822:	fa22 f303 	lsr.w	r3, r2, r3
 8005826:	4a0a      	ldr	r2, [pc, #40]	; (8005850 <HAL_RCC_ClockConfig+0x270>)
 8005828:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 800582a:	4b0a      	ldr	r3, [pc, #40]	; (8005854 <HAL_RCC_ClockConfig+0x274>)
 800582c:	681b      	ldr	r3, [r3, #0]
 800582e:	4618      	mov	r0, r3
 8005830:	f7fc fa04 	bl	8001c3c <HAL_InitTick>
 8005834:	4603      	mov	r3, r0
}
 8005836:	4618      	mov	r0, r3
 8005838:	3718      	adds	r7, #24
 800583a:	46bd      	mov	sp, r7
 800583c:	bd80      	pop	{r7, pc}
 800583e:	bf00      	nop
 8005840:	40022000 	.word	0x40022000
 8005844:	40021000 	.word	0x40021000
 8005848:	04c4b400 	.word	0x04c4b400
 800584c:	0800d19c 	.word	0x0800d19c
 8005850:	200000d4 	.word	0x200000d4
 8005854:	200000d8 	.word	0x200000d8

08005858 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005858:	b480      	push	{r7}
 800585a:	b087      	sub	sp, #28
 800585c:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 800585e:	4b2c      	ldr	r3, [pc, #176]	; (8005910 <HAL_RCC_GetSysClockFreq+0xb8>)
 8005860:	689b      	ldr	r3, [r3, #8]
 8005862:	f003 030c 	and.w	r3, r3, #12
 8005866:	2b04      	cmp	r3, #4
 8005868:	d102      	bne.n	8005870 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800586a:	4b2a      	ldr	r3, [pc, #168]	; (8005914 <HAL_RCC_GetSysClockFreq+0xbc>)
 800586c:	613b      	str	r3, [r7, #16]
 800586e:	e047      	b.n	8005900 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8005870:	4b27      	ldr	r3, [pc, #156]	; (8005910 <HAL_RCC_GetSysClockFreq+0xb8>)
 8005872:	689b      	ldr	r3, [r3, #8]
 8005874:	f003 030c 	and.w	r3, r3, #12
 8005878:	2b08      	cmp	r3, #8
 800587a:	d102      	bne.n	8005882 <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800587c:	4b26      	ldr	r3, [pc, #152]	; (8005918 <HAL_RCC_GetSysClockFreq+0xc0>)
 800587e:	613b      	str	r3, [r7, #16]
 8005880:	e03e      	b.n	8005900 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8005882:	4b23      	ldr	r3, [pc, #140]	; (8005910 <HAL_RCC_GetSysClockFreq+0xb8>)
 8005884:	689b      	ldr	r3, [r3, #8]
 8005886:	f003 030c 	and.w	r3, r3, #12
 800588a:	2b0c      	cmp	r3, #12
 800588c:	d136      	bne.n	80058fc <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800588e:	4b20      	ldr	r3, [pc, #128]	; (8005910 <HAL_RCC_GetSysClockFreq+0xb8>)
 8005890:	68db      	ldr	r3, [r3, #12]
 8005892:	f003 0303 	and.w	r3, r3, #3
 8005896:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8005898:	4b1d      	ldr	r3, [pc, #116]	; (8005910 <HAL_RCC_GetSysClockFreq+0xb8>)
 800589a:	68db      	ldr	r3, [r3, #12]
 800589c:	091b      	lsrs	r3, r3, #4
 800589e:	f003 030f 	and.w	r3, r3, #15
 80058a2:	3301      	adds	r3, #1
 80058a4:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80058a6:	68fb      	ldr	r3, [r7, #12]
 80058a8:	2b03      	cmp	r3, #3
 80058aa:	d10c      	bne.n	80058c6 <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80058ac:	4a1a      	ldr	r2, [pc, #104]	; (8005918 <HAL_RCC_GetSysClockFreq+0xc0>)
 80058ae:	68bb      	ldr	r3, [r7, #8]
 80058b0:	fbb2 f3f3 	udiv	r3, r2, r3
 80058b4:	4a16      	ldr	r2, [pc, #88]	; (8005910 <HAL_RCC_GetSysClockFreq+0xb8>)
 80058b6:	68d2      	ldr	r2, [r2, #12]
 80058b8:	0a12      	lsrs	r2, r2, #8
 80058ba:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80058be:	fb02 f303 	mul.w	r3, r2, r3
 80058c2:	617b      	str	r3, [r7, #20]
      break;
 80058c4:	e00c      	b.n	80058e0 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80058c6:	4a13      	ldr	r2, [pc, #76]	; (8005914 <HAL_RCC_GetSysClockFreq+0xbc>)
 80058c8:	68bb      	ldr	r3, [r7, #8]
 80058ca:	fbb2 f3f3 	udiv	r3, r2, r3
 80058ce:	4a10      	ldr	r2, [pc, #64]	; (8005910 <HAL_RCC_GetSysClockFreq+0xb8>)
 80058d0:	68d2      	ldr	r2, [r2, #12]
 80058d2:	0a12      	lsrs	r2, r2, #8
 80058d4:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80058d8:	fb02 f303 	mul.w	r3, r2, r3
 80058dc:	617b      	str	r3, [r7, #20]
      break;
 80058de:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80058e0:	4b0b      	ldr	r3, [pc, #44]	; (8005910 <HAL_RCC_GetSysClockFreq+0xb8>)
 80058e2:	68db      	ldr	r3, [r3, #12]
 80058e4:	0e5b      	lsrs	r3, r3, #25
 80058e6:	f003 0303 	and.w	r3, r3, #3
 80058ea:	3301      	adds	r3, #1
 80058ec:	005b      	lsls	r3, r3, #1
 80058ee:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 80058f0:	697a      	ldr	r2, [r7, #20]
 80058f2:	687b      	ldr	r3, [r7, #4]
 80058f4:	fbb2 f3f3 	udiv	r3, r2, r3
 80058f8:	613b      	str	r3, [r7, #16]
 80058fa:	e001      	b.n	8005900 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 80058fc:	2300      	movs	r3, #0
 80058fe:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8005900:	693b      	ldr	r3, [r7, #16]
}
 8005902:	4618      	mov	r0, r3
 8005904:	371c      	adds	r7, #28
 8005906:	46bd      	mov	sp, r7
 8005908:	f85d 7b04 	ldr.w	r7, [sp], #4
 800590c:	4770      	bx	lr
 800590e:	bf00      	nop
 8005910:	40021000 	.word	0x40021000
 8005914:	00f42400 	.word	0x00f42400
 8005918:	016e3600 	.word	0x016e3600

0800591c <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800591c:	b480      	push	{r7}
 800591e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005920:	4b03      	ldr	r3, [pc, #12]	; (8005930 <HAL_RCC_GetHCLKFreq+0x14>)
 8005922:	681b      	ldr	r3, [r3, #0]
}
 8005924:	4618      	mov	r0, r3
 8005926:	46bd      	mov	sp, r7
 8005928:	f85d 7b04 	ldr.w	r7, [sp], #4
 800592c:	4770      	bx	lr
 800592e:	bf00      	nop
 8005930:	200000d4 	.word	0x200000d4

08005934 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005934:	b580      	push	{r7, lr}
 8005936:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8005938:	f7ff fff0 	bl	800591c <HAL_RCC_GetHCLKFreq>
 800593c:	4602      	mov	r2, r0
 800593e:	4b06      	ldr	r3, [pc, #24]	; (8005958 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005940:	689b      	ldr	r3, [r3, #8]
 8005942:	0a1b      	lsrs	r3, r3, #8
 8005944:	f003 0307 	and.w	r3, r3, #7
 8005948:	4904      	ldr	r1, [pc, #16]	; (800595c <HAL_RCC_GetPCLK1Freq+0x28>)
 800594a:	5ccb      	ldrb	r3, [r1, r3]
 800594c:	f003 031f 	and.w	r3, r3, #31
 8005950:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005954:	4618      	mov	r0, r3
 8005956:	bd80      	pop	{r7, pc}
 8005958:	40021000 	.word	0x40021000
 800595c:	0800d1ac 	.word	0x0800d1ac

08005960 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005960:	b580      	push	{r7, lr}
 8005962:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8005964:	f7ff ffda 	bl	800591c <HAL_RCC_GetHCLKFreq>
 8005968:	4602      	mov	r2, r0
 800596a:	4b06      	ldr	r3, [pc, #24]	; (8005984 <HAL_RCC_GetPCLK2Freq+0x24>)
 800596c:	689b      	ldr	r3, [r3, #8]
 800596e:	0adb      	lsrs	r3, r3, #11
 8005970:	f003 0307 	and.w	r3, r3, #7
 8005974:	4904      	ldr	r1, [pc, #16]	; (8005988 <HAL_RCC_GetPCLK2Freq+0x28>)
 8005976:	5ccb      	ldrb	r3, [r1, r3]
 8005978:	f003 031f 	and.w	r3, r3, #31
 800597c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005980:	4618      	mov	r0, r3
 8005982:	bd80      	pop	{r7, pc}
 8005984:	40021000 	.word	0x40021000
 8005988:	0800d1ac 	.word	0x0800d1ac

0800598c <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 800598c:	b480      	push	{r7}
 800598e:	b083      	sub	sp, #12
 8005990:	af00      	add	r7, sp, #0
 8005992:	6078      	str	r0, [r7, #4]
 8005994:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8005996:	687b      	ldr	r3, [r7, #4]
 8005998:	220f      	movs	r2, #15
 800599a:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 800599c:	4b12      	ldr	r3, [pc, #72]	; (80059e8 <HAL_RCC_GetClockConfig+0x5c>)
 800599e:	689b      	ldr	r3, [r3, #8]
 80059a0:	f003 0203 	and.w	r2, r3, #3
 80059a4:	687b      	ldr	r3, [r7, #4]
 80059a6:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 80059a8:	4b0f      	ldr	r3, [pc, #60]	; (80059e8 <HAL_RCC_GetClockConfig+0x5c>)
 80059aa:	689b      	ldr	r3, [r3, #8]
 80059ac:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 80059b4:	4b0c      	ldr	r3, [pc, #48]	; (80059e8 <HAL_RCC_GetClockConfig+0x5c>)
 80059b6:	689b      	ldr	r3, [r3, #8]
 80059b8:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 80059bc:	687b      	ldr	r3, [r7, #4]
 80059be:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 80059c0:	4b09      	ldr	r3, [pc, #36]	; (80059e8 <HAL_RCC_GetClockConfig+0x5c>)
 80059c2:	689b      	ldr	r3, [r3, #8]
 80059c4:	08db      	lsrs	r3, r3, #3
 80059c6:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 80059ca:	687b      	ldr	r3, [r7, #4]
 80059cc:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 80059ce:	4b07      	ldr	r3, [pc, #28]	; (80059ec <HAL_RCC_GetClockConfig+0x60>)
 80059d0:	681b      	ldr	r3, [r3, #0]
 80059d2:	f003 020f 	and.w	r2, r3, #15
 80059d6:	683b      	ldr	r3, [r7, #0]
 80059d8:	601a      	str	r2, [r3, #0]
}
 80059da:	bf00      	nop
 80059dc:	370c      	adds	r7, #12
 80059de:	46bd      	mov	sp, r7
 80059e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059e4:	4770      	bx	lr
 80059e6:	bf00      	nop
 80059e8:	40021000 	.word	0x40021000
 80059ec:	40022000 	.word	0x40022000

080059f0 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 80059f0:	b480      	push	{r7}
 80059f2:	b087      	sub	sp, #28
 80059f4:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80059f6:	4b1e      	ldr	r3, [pc, #120]	; (8005a70 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80059f8:	68db      	ldr	r3, [r3, #12]
 80059fa:	f003 0303 	and.w	r3, r3, #3
 80059fe:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8005a00:	4b1b      	ldr	r3, [pc, #108]	; (8005a70 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8005a02:	68db      	ldr	r3, [r3, #12]
 8005a04:	091b      	lsrs	r3, r3, #4
 8005a06:	f003 030f 	and.w	r3, r3, #15
 8005a0a:	3301      	adds	r3, #1
 8005a0c:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8005a0e:	693b      	ldr	r3, [r7, #16]
 8005a10:	2b03      	cmp	r3, #3
 8005a12:	d10c      	bne.n	8005a2e <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8005a14:	4a17      	ldr	r2, [pc, #92]	; (8005a74 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 8005a16:	68fb      	ldr	r3, [r7, #12]
 8005a18:	fbb2 f3f3 	udiv	r3, r2, r3
 8005a1c:	4a14      	ldr	r2, [pc, #80]	; (8005a70 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8005a1e:	68d2      	ldr	r2, [r2, #12]
 8005a20:	0a12      	lsrs	r2, r2, #8
 8005a22:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8005a26:	fb02 f303 	mul.w	r3, r2, r3
 8005a2a:	617b      	str	r3, [r7, #20]
    break;
 8005a2c:	e00c      	b.n	8005a48 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8005a2e:	4a12      	ldr	r2, [pc, #72]	; (8005a78 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8005a30:	68fb      	ldr	r3, [r7, #12]
 8005a32:	fbb2 f3f3 	udiv	r3, r2, r3
 8005a36:	4a0e      	ldr	r2, [pc, #56]	; (8005a70 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8005a38:	68d2      	ldr	r2, [r2, #12]
 8005a3a:	0a12      	lsrs	r2, r2, #8
 8005a3c:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8005a40:	fb02 f303 	mul.w	r3, r2, r3
 8005a44:	617b      	str	r3, [r7, #20]
    break;
 8005a46:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8005a48:	4b09      	ldr	r3, [pc, #36]	; (8005a70 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8005a4a:	68db      	ldr	r3, [r3, #12]
 8005a4c:	0e5b      	lsrs	r3, r3, #25
 8005a4e:	f003 0303 	and.w	r3, r3, #3
 8005a52:	3301      	adds	r3, #1
 8005a54:	005b      	lsls	r3, r3, #1
 8005a56:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8005a58:	697a      	ldr	r2, [r7, #20]
 8005a5a:	68bb      	ldr	r3, [r7, #8]
 8005a5c:	fbb2 f3f3 	udiv	r3, r2, r3
 8005a60:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 8005a62:	687b      	ldr	r3, [r7, #4]
}
 8005a64:	4618      	mov	r0, r3
 8005a66:	371c      	adds	r7, #28
 8005a68:	46bd      	mov	sp, r7
 8005a6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a6e:	4770      	bx	lr
 8005a70:	40021000 	.word	0x40021000
 8005a74:	016e3600 	.word	0x016e3600
 8005a78:	00f42400 	.word	0x00f42400

08005a7c <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005a7c:	b580      	push	{r7, lr}
 8005a7e:	b086      	sub	sp, #24
 8005a80:	af00      	add	r7, sp, #0
 8005a82:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8005a84:	2300      	movs	r3, #0
 8005a86:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8005a88:	2300      	movs	r3, #0
 8005a8a:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8005a8c:	687b      	ldr	r3, [r7, #4]
 8005a8e:	681b      	ldr	r3, [r3, #0]
 8005a90:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8005a94:	2b00      	cmp	r3, #0
 8005a96:	f000 8098 	beq.w	8005bca <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005a9a:	2300      	movs	r3, #0
 8005a9c:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005a9e:	4b43      	ldr	r3, [pc, #268]	; (8005bac <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005aa0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005aa2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005aa6:	2b00      	cmp	r3, #0
 8005aa8:	d10d      	bne.n	8005ac6 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005aaa:	4b40      	ldr	r3, [pc, #256]	; (8005bac <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005aac:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005aae:	4a3f      	ldr	r2, [pc, #252]	; (8005bac <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005ab0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005ab4:	6593      	str	r3, [r2, #88]	; 0x58
 8005ab6:	4b3d      	ldr	r3, [pc, #244]	; (8005bac <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005ab8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005aba:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005abe:	60bb      	str	r3, [r7, #8]
 8005ac0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005ac2:	2301      	movs	r3, #1
 8005ac4:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005ac6:	4b3a      	ldr	r3, [pc, #232]	; (8005bb0 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8005ac8:	681b      	ldr	r3, [r3, #0]
 8005aca:	4a39      	ldr	r2, [pc, #228]	; (8005bb0 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8005acc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005ad0:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8005ad2:	f7fc fee7 	bl	80028a4 <HAL_GetTick>
 8005ad6:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8005ad8:	e009      	b.n	8005aee <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005ada:	f7fc fee3 	bl	80028a4 <HAL_GetTick>
 8005ade:	4602      	mov	r2, r0
 8005ae0:	68fb      	ldr	r3, [r7, #12]
 8005ae2:	1ad3      	subs	r3, r2, r3
 8005ae4:	2b02      	cmp	r3, #2
 8005ae6:	d902      	bls.n	8005aee <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 8005ae8:	2303      	movs	r3, #3
 8005aea:	74fb      	strb	r3, [r7, #19]
        break;
 8005aec:	e005      	b.n	8005afa <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8005aee:	4b30      	ldr	r3, [pc, #192]	; (8005bb0 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8005af0:	681b      	ldr	r3, [r3, #0]
 8005af2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005af6:	2b00      	cmp	r3, #0
 8005af8:	d0ef      	beq.n	8005ada <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 8005afa:	7cfb      	ldrb	r3, [r7, #19]
 8005afc:	2b00      	cmp	r3, #0
 8005afe:	d159      	bne.n	8005bb4 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8005b00:	4b2a      	ldr	r3, [pc, #168]	; (8005bac <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005b02:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005b06:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005b0a:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8005b0c:	697b      	ldr	r3, [r7, #20]
 8005b0e:	2b00      	cmp	r3, #0
 8005b10:	d01e      	beq.n	8005b50 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8005b12:	687b      	ldr	r3, [r7, #4]
 8005b14:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005b16:	697a      	ldr	r2, [r7, #20]
 8005b18:	429a      	cmp	r2, r3
 8005b1a:	d019      	beq.n	8005b50 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8005b1c:	4b23      	ldr	r3, [pc, #140]	; (8005bac <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005b1e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005b22:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005b26:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8005b28:	4b20      	ldr	r3, [pc, #128]	; (8005bac <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005b2a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005b2e:	4a1f      	ldr	r2, [pc, #124]	; (8005bac <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005b30:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005b34:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8005b38:	4b1c      	ldr	r3, [pc, #112]	; (8005bac <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005b3a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005b3e:	4a1b      	ldr	r2, [pc, #108]	; (8005bac <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005b40:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005b44:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8005b48:	4a18      	ldr	r2, [pc, #96]	; (8005bac <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005b4a:	697b      	ldr	r3, [r7, #20]
 8005b4c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8005b50:	697b      	ldr	r3, [r7, #20]
 8005b52:	f003 0301 	and.w	r3, r3, #1
 8005b56:	2b00      	cmp	r3, #0
 8005b58:	d016      	beq.n	8005b88 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005b5a:	f7fc fea3 	bl	80028a4 <HAL_GetTick>
 8005b5e:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005b60:	e00b      	b.n	8005b7a <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005b62:	f7fc fe9f 	bl	80028a4 <HAL_GetTick>
 8005b66:	4602      	mov	r2, r0
 8005b68:	68fb      	ldr	r3, [r7, #12]
 8005b6a:	1ad3      	subs	r3, r2, r3
 8005b6c:	f241 3288 	movw	r2, #5000	; 0x1388
 8005b70:	4293      	cmp	r3, r2
 8005b72:	d902      	bls.n	8005b7a <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 8005b74:	2303      	movs	r3, #3
 8005b76:	74fb      	strb	r3, [r7, #19]
            break;
 8005b78:	e006      	b.n	8005b88 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005b7a:	4b0c      	ldr	r3, [pc, #48]	; (8005bac <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005b7c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005b80:	f003 0302 	and.w	r3, r3, #2
 8005b84:	2b00      	cmp	r3, #0
 8005b86:	d0ec      	beq.n	8005b62 <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 8005b88:	7cfb      	ldrb	r3, [r7, #19]
 8005b8a:	2b00      	cmp	r3, #0
 8005b8c:	d10b      	bne.n	8005ba6 <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005b8e:	4b07      	ldr	r3, [pc, #28]	; (8005bac <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005b90:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005b94:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8005b98:	687b      	ldr	r3, [r7, #4]
 8005b9a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005b9c:	4903      	ldr	r1, [pc, #12]	; (8005bac <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005b9e:	4313      	orrs	r3, r2
 8005ba0:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8005ba4:	e008      	b.n	8005bb8 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8005ba6:	7cfb      	ldrb	r3, [r7, #19]
 8005ba8:	74bb      	strb	r3, [r7, #18]
 8005baa:	e005      	b.n	8005bb8 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8005bac:	40021000 	.word	0x40021000
 8005bb0:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005bb4:	7cfb      	ldrb	r3, [r7, #19]
 8005bb6:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8005bb8:	7c7b      	ldrb	r3, [r7, #17]
 8005bba:	2b01      	cmp	r3, #1
 8005bbc:	d105      	bne.n	8005bca <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005bbe:	4ba7      	ldr	r3, [pc, #668]	; (8005e5c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005bc0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005bc2:	4aa6      	ldr	r2, [pc, #664]	; (8005e5c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005bc4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005bc8:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8005bca:	687b      	ldr	r3, [r7, #4]
 8005bcc:	681b      	ldr	r3, [r3, #0]
 8005bce:	f003 0301 	and.w	r3, r3, #1
 8005bd2:	2b00      	cmp	r3, #0
 8005bd4:	d00a      	beq.n	8005bec <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8005bd6:	4ba1      	ldr	r3, [pc, #644]	; (8005e5c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005bd8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005bdc:	f023 0203 	bic.w	r2, r3, #3
 8005be0:	687b      	ldr	r3, [r7, #4]
 8005be2:	685b      	ldr	r3, [r3, #4]
 8005be4:	499d      	ldr	r1, [pc, #628]	; (8005e5c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005be6:	4313      	orrs	r3, r2
 8005be8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8005bec:	687b      	ldr	r3, [r7, #4]
 8005bee:	681b      	ldr	r3, [r3, #0]
 8005bf0:	f003 0302 	and.w	r3, r3, #2
 8005bf4:	2b00      	cmp	r3, #0
 8005bf6:	d00a      	beq.n	8005c0e <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8005bf8:	4b98      	ldr	r3, [pc, #608]	; (8005e5c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005bfa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005bfe:	f023 020c 	bic.w	r2, r3, #12
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	689b      	ldr	r3, [r3, #8]
 8005c06:	4995      	ldr	r1, [pc, #596]	; (8005e5c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005c08:	4313      	orrs	r3, r2
 8005c0a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8005c0e:	687b      	ldr	r3, [r7, #4]
 8005c10:	681b      	ldr	r3, [r3, #0]
 8005c12:	f003 0304 	and.w	r3, r3, #4
 8005c16:	2b00      	cmp	r3, #0
 8005c18:	d00a      	beq.n	8005c30 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8005c1a:	4b90      	ldr	r3, [pc, #576]	; (8005e5c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005c1c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005c20:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8005c24:	687b      	ldr	r3, [r7, #4]
 8005c26:	68db      	ldr	r3, [r3, #12]
 8005c28:	498c      	ldr	r1, [pc, #560]	; (8005e5c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005c2a:	4313      	orrs	r3, r2
 8005c2c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8005c30:	687b      	ldr	r3, [r7, #4]
 8005c32:	681b      	ldr	r3, [r3, #0]
 8005c34:	f003 0308 	and.w	r3, r3, #8
 8005c38:	2b00      	cmp	r3, #0
 8005c3a:	d00a      	beq.n	8005c52 <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8005c3c:	4b87      	ldr	r3, [pc, #540]	; (8005e5c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005c3e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005c42:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8005c46:	687b      	ldr	r3, [r7, #4]
 8005c48:	691b      	ldr	r3, [r3, #16]
 8005c4a:	4984      	ldr	r1, [pc, #528]	; (8005e5c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005c4c:	4313      	orrs	r3, r2
 8005c4e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8005c52:	687b      	ldr	r3, [r7, #4]
 8005c54:	681b      	ldr	r3, [r3, #0]
 8005c56:	f003 0310 	and.w	r3, r3, #16
 8005c5a:	2b00      	cmp	r3, #0
 8005c5c:	d00a      	beq.n	8005c74 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8005c5e:	4b7f      	ldr	r3, [pc, #508]	; (8005e5c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005c60:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005c64:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8005c68:	687b      	ldr	r3, [r7, #4]
 8005c6a:	695b      	ldr	r3, [r3, #20]
 8005c6c:	497b      	ldr	r1, [pc, #492]	; (8005e5c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005c6e:	4313      	orrs	r3, r2
 8005c70:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8005c74:	687b      	ldr	r3, [r7, #4]
 8005c76:	681b      	ldr	r3, [r3, #0]
 8005c78:	f003 0320 	and.w	r3, r3, #32
 8005c7c:	2b00      	cmp	r3, #0
 8005c7e:	d00a      	beq.n	8005c96 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8005c80:	4b76      	ldr	r3, [pc, #472]	; (8005e5c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005c82:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005c86:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8005c8a:	687b      	ldr	r3, [r7, #4]
 8005c8c:	699b      	ldr	r3, [r3, #24]
 8005c8e:	4973      	ldr	r1, [pc, #460]	; (8005e5c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005c90:	4313      	orrs	r3, r2
 8005c92:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8005c96:	687b      	ldr	r3, [r7, #4]
 8005c98:	681b      	ldr	r3, [r3, #0]
 8005c9a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005c9e:	2b00      	cmp	r3, #0
 8005ca0:	d00a      	beq.n	8005cb8 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8005ca2:	4b6e      	ldr	r3, [pc, #440]	; (8005e5c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005ca4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005ca8:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8005cac:	687b      	ldr	r3, [r7, #4]
 8005cae:	69db      	ldr	r3, [r3, #28]
 8005cb0:	496a      	ldr	r1, [pc, #424]	; (8005e5c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005cb2:	4313      	orrs	r3, r2
 8005cb4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8005cb8:	687b      	ldr	r3, [r7, #4]
 8005cba:	681b      	ldr	r3, [r3, #0]
 8005cbc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005cc0:	2b00      	cmp	r3, #0
 8005cc2:	d00a      	beq.n	8005cda <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8005cc4:	4b65      	ldr	r3, [pc, #404]	; (8005e5c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005cc6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005cca:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8005cce:	687b      	ldr	r3, [r7, #4]
 8005cd0:	6a1b      	ldr	r3, [r3, #32]
 8005cd2:	4962      	ldr	r1, [pc, #392]	; (8005e5c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005cd4:	4313      	orrs	r3, r2
 8005cd6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8005cda:	687b      	ldr	r3, [r7, #4]
 8005cdc:	681b      	ldr	r3, [r3, #0]
 8005cde:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005ce2:	2b00      	cmp	r3, #0
 8005ce4:	d00a      	beq.n	8005cfc <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8005ce6:	4b5d      	ldr	r3, [pc, #372]	; (8005e5c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005ce8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005cec:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8005cf0:	687b      	ldr	r3, [r7, #4]
 8005cf2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005cf4:	4959      	ldr	r1, [pc, #356]	; (8005e5c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005cf6:	4313      	orrs	r3, r2
 8005cf8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C4)  

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8005cfc:	687b      	ldr	r3, [r7, #4]
 8005cfe:	681b      	ldr	r3, [r3, #0]
 8005d00:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005d04:	2b00      	cmp	r3, #0
 8005d06:	d00a      	beq.n	8005d1e <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8005d08:	4b54      	ldr	r3, [pc, #336]	; (8005e5c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005d0a:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8005d0e:	f023 0203 	bic.w	r2, r3, #3
 8005d12:	687b      	ldr	r3, [r7, #4]
 8005d14:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005d16:	4951      	ldr	r1, [pc, #324]	; (8005e5c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005d18:	4313      	orrs	r3, r2
 8005d1a:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8005d1e:	687b      	ldr	r3, [r7, #4]
 8005d20:	681b      	ldr	r3, [r3, #0]
 8005d22:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005d26:	2b00      	cmp	r3, #0
 8005d28:	d00a      	beq.n	8005d40 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8005d2a:	4b4c      	ldr	r3, [pc, #304]	; (8005e5c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005d2c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005d30:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8005d34:	687b      	ldr	r3, [r7, #4]
 8005d36:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005d38:	4948      	ldr	r1, [pc, #288]	; (8005e5c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005d3a:	4313      	orrs	r3, r2
 8005d3c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8005d40:	687b      	ldr	r3, [r7, #4]
 8005d42:	681b      	ldr	r3, [r3, #0]
 8005d44:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005d48:	2b00      	cmp	r3, #0
 8005d4a:	d015      	beq.n	8005d78 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8005d4c:	4b43      	ldr	r3, [pc, #268]	; (8005e5c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005d4e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005d52:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8005d56:	687b      	ldr	r3, [r7, #4]
 8005d58:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005d5a:	4940      	ldr	r1, [pc, #256]	; (8005e5c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005d5c:	4313      	orrs	r3, r2
 8005d5e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 8005d62:	687b      	ldr	r3, [r7, #4]
 8005d64:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005d66:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005d6a:	d105      	bne.n	8005d78 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005d6c:	4b3b      	ldr	r3, [pc, #236]	; (8005e5c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005d6e:	68db      	ldr	r3, [r3, #12]
 8005d70:	4a3a      	ldr	r2, [pc, #232]	; (8005e5c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005d72:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8005d76:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8005d78:	687b      	ldr	r3, [r7, #4]
 8005d7a:	681b      	ldr	r3, [r3, #0]
 8005d7c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005d80:	2b00      	cmp	r3, #0
 8005d82:	d015      	beq.n	8005db0 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8005d84:	4b35      	ldr	r3, [pc, #212]	; (8005e5c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005d86:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005d8a:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8005d8e:	687b      	ldr	r3, [r7, #4]
 8005d90:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005d92:	4932      	ldr	r1, [pc, #200]	; (8005e5c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005d94:	4313      	orrs	r3, r2
 8005d96:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 8005d9a:	687b      	ldr	r3, [r7, #4]
 8005d9c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005d9e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005da2:	d105      	bne.n	8005db0 <HAL_RCCEx_PeriphCLKConfig+0x334>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005da4:	4b2d      	ldr	r3, [pc, #180]	; (8005e5c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005da6:	68db      	ldr	r3, [r3, #12]
 8005da8:	4a2c      	ldr	r2, [pc, #176]	; (8005e5c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005daa:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8005dae:	60d3      	str	r3, [r2, #12]
    }
  }

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8005db0:	687b      	ldr	r3, [r7, #4]
 8005db2:	681b      	ldr	r3, [r3, #0]
 8005db4:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8005db8:	2b00      	cmp	r3, #0
 8005dba:	d015      	beq.n	8005de8 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8005dbc:	4b27      	ldr	r3, [pc, #156]	; (8005e5c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005dbe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005dc2:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8005dc6:	687b      	ldr	r3, [r7, #4]
 8005dc8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005dca:	4924      	ldr	r1, [pc, #144]	; (8005e5c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005dcc:	4313      	orrs	r3, r2
 8005dce:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 8005dd2:	687b      	ldr	r3, [r7, #4]
 8005dd4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005dd6:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8005dda:	d105      	bne.n	8005de8 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005ddc:	4b1f      	ldr	r3, [pc, #124]	; (8005e5c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005dde:	68db      	ldr	r3, [r3, #12]
 8005de0:	4a1e      	ldr	r2, [pc, #120]	; (8005e5c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005de2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8005de6:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8005de8:	687b      	ldr	r3, [r7, #4]
 8005dea:	681b      	ldr	r3, [r3, #0]
 8005dec:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8005df0:	2b00      	cmp	r3, #0
 8005df2:	d015      	beq.n	8005e20 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8005df4:	4b19      	ldr	r3, [pc, #100]	; (8005e5c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005df6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005dfa:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8005dfe:	687b      	ldr	r3, [r7, #4]
 8005e00:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005e02:	4916      	ldr	r1, [pc, #88]	; (8005e5c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005e04:	4313      	orrs	r3, r2
 8005e06:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8005e0a:	687b      	ldr	r3, [r7, #4]
 8005e0c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005e0e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8005e12:	d105      	bne.n	8005e20 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005e14:	4b11      	ldr	r3, [pc, #68]	; (8005e5c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005e16:	68db      	ldr	r3, [r3, #12]
 8005e18:	4a10      	ldr	r2, [pc, #64]	; (8005e5c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005e1a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8005e1e:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8005e20:	687b      	ldr	r3, [r7, #4]
 8005e22:	681b      	ldr	r3, [r3, #0]
 8005e24:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005e28:	2b00      	cmp	r3, #0
 8005e2a:	d019      	beq.n	8005e60 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8005e2c:	4b0b      	ldr	r3, [pc, #44]	; (8005e5c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005e2e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005e32:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8005e36:	687b      	ldr	r3, [r7, #4]
 8005e38:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005e3a:	4908      	ldr	r1, [pc, #32]	; (8005e5c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005e3c:	4313      	orrs	r3, r2
 8005e3e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8005e42:	687b      	ldr	r3, [r7, #4]
 8005e44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005e46:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8005e4a:	d109      	bne.n	8005e60 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005e4c:	4b03      	ldr	r3, [pc, #12]	; (8005e5c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005e4e:	68db      	ldr	r3, [r3, #12]
 8005e50:	4a02      	ldr	r2, [pc, #8]	; (8005e5c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005e52:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8005e56:	60d3      	str	r3, [r2, #12]
 8005e58:	e002      	b.n	8005e60 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 8005e5a:	bf00      	nop
 8005e5c:	40021000 	.word	0x40021000
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8005e60:	687b      	ldr	r3, [r7, #4]
 8005e62:	681b      	ldr	r3, [r3, #0]
 8005e64:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8005e68:	2b00      	cmp	r3, #0
 8005e6a:	d015      	beq.n	8005e98 <HAL_RCCEx_PeriphCLKConfig+0x41c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8005e6c:	4b29      	ldr	r3, [pc, #164]	; (8005f14 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8005e6e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005e72:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8005e76:	687b      	ldr	r3, [r7, #4]
 8005e78:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005e7a:	4926      	ldr	r1, [pc, #152]	; (8005f14 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8005e7c:	4313      	orrs	r3, r2
 8005e7e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 8005e82:	687b      	ldr	r3, [r7, #4]
 8005e84:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005e86:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8005e8a:	d105      	bne.n	8005e98 <HAL_RCCEx_PeriphCLKConfig+0x41c>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8005e8c:	4b21      	ldr	r3, [pc, #132]	; (8005f14 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8005e8e:	68db      	ldr	r3, [r3, #12]
 8005e90:	4a20      	ldr	r2, [pc, #128]	; (8005f14 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8005e92:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005e96:	60d3      	str	r3, [r2, #12]
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 8005e98:	687b      	ldr	r3, [r7, #4]
 8005e9a:	681b      	ldr	r3, [r3, #0]
 8005e9c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005ea0:	2b00      	cmp	r3, #0
 8005ea2:	d015      	beq.n	8005ed0 <HAL_RCCEx_PeriphCLKConfig+0x454>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 8005ea4:	4b1b      	ldr	r3, [pc, #108]	; (8005f14 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8005ea6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005eaa:	f023 4240 	bic.w	r2, r3, #3221225472	; 0xc0000000
 8005eae:	687b      	ldr	r3, [r7, #4]
 8005eb0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005eb2:	4918      	ldr	r1, [pc, #96]	; (8005f14 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8005eb4:	4313      	orrs	r3, r2
 8005eb6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 8005eba:	687b      	ldr	r3, [r7, #4]
 8005ebc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005ebe:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005ec2:	d105      	bne.n	8005ed0 <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8005ec4:	4b13      	ldr	r3, [pc, #76]	; (8005f14 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8005ec6:	68db      	ldr	r3, [r3, #12]
 8005ec8:	4a12      	ldr	r2, [pc, #72]	; (8005f14 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8005eca:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005ece:	60d3      	str	r3, [r2, #12]
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8005ed0:	687b      	ldr	r3, [r7, #4]
 8005ed2:	681b      	ldr	r3, [r3, #0]
 8005ed4:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005ed8:	2b00      	cmp	r3, #0
 8005eda:	d015      	beq.n	8005f08 <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8005edc:	4b0d      	ldr	r3, [pc, #52]	; (8005f14 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8005ede:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8005ee2:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8005ee6:	687b      	ldr	r3, [r7, #4]
 8005ee8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005eea:	490a      	ldr	r1, [pc, #40]	; (8005f14 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8005eec:	4313      	orrs	r3, r2
 8005eee:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 8005ef2:	687b      	ldr	r3, [r7, #4]
 8005ef4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005ef6:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8005efa:	d105      	bne.n	8005f08 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005efc:	4b05      	ldr	r3, [pc, #20]	; (8005f14 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8005efe:	68db      	ldr	r3, [r3, #12]
 8005f00:	4a04      	ldr	r2, [pc, #16]	; (8005f14 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8005f02:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8005f06:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 8005f08:	7cbb      	ldrb	r3, [r7, #18]
}
 8005f0a:	4618      	mov	r0, r3
 8005f0c:	3718      	adds	r7, #24
 8005f0e:	46bd      	mov	sp, r7
 8005f10:	bd80      	pop	{r7, pc}
 8005f12:	bf00      	nop
 8005f14:	40021000 	.word	0x40021000

08005f18 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005f18:	b580      	push	{r7, lr}
 8005f1a:	b082      	sub	sp, #8
 8005f1c:	af00      	add	r7, sp, #0
 8005f1e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005f20:	687b      	ldr	r3, [r7, #4]
 8005f22:	2b00      	cmp	r3, #0
 8005f24:	d101      	bne.n	8005f2a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005f26:	2301      	movs	r3, #1
 8005f28:	e049      	b.n	8005fbe <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005f2a:	687b      	ldr	r3, [r7, #4]
 8005f2c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005f30:	b2db      	uxtb	r3, r3
 8005f32:	2b00      	cmp	r3, #0
 8005f34:	d106      	bne.n	8005f44 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005f36:	687b      	ldr	r3, [r7, #4]
 8005f38:	2200      	movs	r2, #0
 8005f3a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005f3e:	6878      	ldr	r0, [r7, #4]
 8005f40:	f7fc f9dc 	bl	80022fc <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005f44:	687b      	ldr	r3, [r7, #4]
 8005f46:	2202      	movs	r2, #2
 8005f48:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005f4c:	687b      	ldr	r3, [r7, #4]
 8005f4e:	681a      	ldr	r2, [r3, #0]
 8005f50:	687b      	ldr	r3, [r7, #4]
 8005f52:	3304      	adds	r3, #4
 8005f54:	4619      	mov	r1, r3
 8005f56:	4610      	mov	r0, r2
 8005f58:	f001 f876 	bl	8007048 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005f5c:	687b      	ldr	r3, [r7, #4]
 8005f5e:	2201      	movs	r2, #1
 8005f60:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005f64:	687b      	ldr	r3, [r7, #4]
 8005f66:	2201      	movs	r2, #1
 8005f68:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005f6c:	687b      	ldr	r3, [r7, #4]
 8005f6e:	2201      	movs	r2, #1
 8005f70:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005f74:	687b      	ldr	r3, [r7, #4]
 8005f76:	2201      	movs	r2, #1
 8005f78:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005f7c:	687b      	ldr	r3, [r7, #4]
 8005f7e:	2201      	movs	r2, #1
 8005f80:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8005f84:	687b      	ldr	r3, [r7, #4]
 8005f86:	2201      	movs	r2, #1
 8005f88:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005f8c:	687b      	ldr	r3, [r7, #4]
 8005f8e:	2201      	movs	r2, #1
 8005f90:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005f94:	687b      	ldr	r3, [r7, #4]
 8005f96:	2201      	movs	r2, #1
 8005f98:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005f9c:	687b      	ldr	r3, [r7, #4]
 8005f9e:	2201      	movs	r2, #1
 8005fa0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8005fa4:	687b      	ldr	r3, [r7, #4]
 8005fa6:	2201      	movs	r2, #1
 8005fa8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8005fac:	687b      	ldr	r3, [r7, #4]
 8005fae:	2201      	movs	r2, #1
 8005fb0:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005fb4:	687b      	ldr	r3, [r7, #4]
 8005fb6:	2201      	movs	r2, #1
 8005fb8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005fbc:	2300      	movs	r3, #0
}
 8005fbe:	4618      	mov	r0, r3
 8005fc0:	3708      	adds	r7, #8
 8005fc2:	46bd      	mov	sp, r7
 8005fc4:	bd80      	pop	{r7, pc}
	...

08005fc8 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8005fc8:	b480      	push	{r7}
 8005fca:	b085      	sub	sp, #20
 8005fcc:	af00      	add	r7, sp, #0
 8005fce:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005fd0:	687b      	ldr	r3, [r7, #4]
 8005fd2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005fd6:	b2db      	uxtb	r3, r3
 8005fd8:	2b01      	cmp	r3, #1
 8005fda:	d001      	beq.n	8005fe0 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8005fdc:	2301      	movs	r3, #1
 8005fde:	e04c      	b.n	800607a <HAL_TIM_Base_Start+0xb2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005fe0:	687b      	ldr	r3, [r7, #4]
 8005fe2:	2202      	movs	r2, #2
 8005fe4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005fe8:	687b      	ldr	r3, [r7, #4]
 8005fea:	681b      	ldr	r3, [r3, #0]
 8005fec:	4a26      	ldr	r2, [pc, #152]	; (8006088 <HAL_TIM_Base_Start+0xc0>)
 8005fee:	4293      	cmp	r3, r2
 8005ff0:	d022      	beq.n	8006038 <HAL_TIM_Base_Start+0x70>
 8005ff2:	687b      	ldr	r3, [r7, #4]
 8005ff4:	681b      	ldr	r3, [r3, #0]
 8005ff6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005ffa:	d01d      	beq.n	8006038 <HAL_TIM_Base_Start+0x70>
 8005ffc:	687b      	ldr	r3, [r7, #4]
 8005ffe:	681b      	ldr	r3, [r3, #0]
 8006000:	4a22      	ldr	r2, [pc, #136]	; (800608c <HAL_TIM_Base_Start+0xc4>)
 8006002:	4293      	cmp	r3, r2
 8006004:	d018      	beq.n	8006038 <HAL_TIM_Base_Start+0x70>
 8006006:	687b      	ldr	r3, [r7, #4]
 8006008:	681b      	ldr	r3, [r3, #0]
 800600a:	4a21      	ldr	r2, [pc, #132]	; (8006090 <HAL_TIM_Base_Start+0xc8>)
 800600c:	4293      	cmp	r3, r2
 800600e:	d013      	beq.n	8006038 <HAL_TIM_Base_Start+0x70>
 8006010:	687b      	ldr	r3, [r7, #4]
 8006012:	681b      	ldr	r3, [r3, #0]
 8006014:	4a1f      	ldr	r2, [pc, #124]	; (8006094 <HAL_TIM_Base_Start+0xcc>)
 8006016:	4293      	cmp	r3, r2
 8006018:	d00e      	beq.n	8006038 <HAL_TIM_Base_Start+0x70>
 800601a:	687b      	ldr	r3, [r7, #4]
 800601c:	681b      	ldr	r3, [r3, #0]
 800601e:	4a1e      	ldr	r2, [pc, #120]	; (8006098 <HAL_TIM_Base_Start+0xd0>)
 8006020:	4293      	cmp	r3, r2
 8006022:	d009      	beq.n	8006038 <HAL_TIM_Base_Start+0x70>
 8006024:	687b      	ldr	r3, [r7, #4]
 8006026:	681b      	ldr	r3, [r3, #0]
 8006028:	4a1c      	ldr	r2, [pc, #112]	; (800609c <HAL_TIM_Base_Start+0xd4>)
 800602a:	4293      	cmp	r3, r2
 800602c:	d004      	beq.n	8006038 <HAL_TIM_Base_Start+0x70>
 800602e:	687b      	ldr	r3, [r7, #4]
 8006030:	681b      	ldr	r3, [r3, #0]
 8006032:	4a1b      	ldr	r2, [pc, #108]	; (80060a0 <HAL_TIM_Base_Start+0xd8>)
 8006034:	4293      	cmp	r3, r2
 8006036:	d115      	bne.n	8006064 <HAL_TIM_Base_Start+0x9c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006038:	687b      	ldr	r3, [r7, #4]
 800603a:	681b      	ldr	r3, [r3, #0]
 800603c:	689a      	ldr	r2, [r3, #8]
 800603e:	4b19      	ldr	r3, [pc, #100]	; (80060a4 <HAL_TIM_Base_Start+0xdc>)
 8006040:	4013      	ands	r3, r2
 8006042:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006044:	68fb      	ldr	r3, [r7, #12]
 8006046:	2b06      	cmp	r3, #6
 8006048:	d015      	beq.n	8006076 <HAL_TIM_Base_Start+0xae>
 800604a:	68fb      	ldr	r3, [r7, #12]
 800604c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006050:	d011      	beq.n	8006076 <HAL_TIM_Base_Start+0xae>
    {
      __HAL_TIM_ENABLE(htim);
 8006052:	687b      	ldr	r3, [r7, #4]
 8006054:	681b      	ldr	r3, [r3, #0]
 8006056:	681a      	ldr	r2, [r3, #0]
 8006058:	687b      	ldr	r3, [r7, #4]
 800605a:	681b      	ldr	r3, [r3, #0]
 800605c:	f042 0201 	orr.w	r2, r2, #1
 8006060:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006062:	e008      	b.n	8006076 <HAL_TIM_Base_Start+0xae>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006064:	687b      	ldr	r3, [r7, #4]
 8006066:	681b      	ldr	r3, [r3, #0]
 8006068:	681a      	ldr	r2, [r3, #0]
 800606a:	687b      	ldr	r3, [r7, #4]
 800606c:	681b      	ldr	r3, [r3, #0]
 800606e:	f042 0201 	orr.w	r2, r2, #1
 8006072:	601a      	str	r2, [r3, #0]
 8006074:	e000      	b.n	8006078 <HAL_TIM_Base_Start+0xb0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006076:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8006078:	2300      	movs	r3, #0
}
 800607a:	4618      	mov	r0, r3
 800607c:	3714      	adds	r7, #20
 800607e:	46bd      	mov	sp, r7
 8006080:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006084:	4770      	bx	lr
 8006086:	bf00      	nop
 8006088:	40012c00 	.word	0x40012c00
 800608c:	40000400 	.word	0x40000400
 8006090:	40000800 	.word	0x40000800
 8006094:	40000c00 	.word	0x40000c00
 8006098:	40013400 	.word	0x40013400
 800609c:	40014000 	.word	0x40014000
 80060a0:	40015000 	.word	0x40015000
 80060a4:	00010007 	.word	0x00010007

080060a8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80060a8:	b480      	push	{r7}
 80060aa:	b085      	sub	sp, #20
 80060ac:	af00      	add	r7, sp, #0
 80060ae:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80060b0:	687b      	ldr	r3, [r7, #4]
 80060b2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80060b6:	b2db      	uxtb	r3, r3
 80060b8:	2b01      	cmp	r3, #1
 80060ba:	d001      	beq.n	80060c0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80060bc:	2301      	movs	r3, #1
 80060be:	e054      	b.n	800616a <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80060c0:	687b      	ldr	r3, [r7, #4]
 80060c2:	2202      	movs	r2, #2
 80060c4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80060c8:	687b      	ldr	r3, [r7, #4]
 80060ca:	681b      	ldr	r3, [r3, #0]
 80060cc:	68da      	ldr	r2, [r3, #12]
 80060ce:	687b      	ldr	r3, [r7, #4]
 80060d0:	681b      	ldr	r3, [r3, #0]
 80060d2:	f042 0201 	orr.w	r2, r2, #1
 80060d6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80060d8:	687b      	ldr	r3, [r7, #4]
 80060da:	681b      	ldr	r3, [r3, #0]
 80060dc:	4a26      	ldr	r2, [pc, #152]	; (8006178 <HAL_TIM_Base_Start_IT+0xd0>)
 80060de:	4293      	cmp	r3, r2
 80060e0:	d022      	beq.n	8006128 <HAL_TIM_Base_Start_IT+0x80>
 80060e2:	687b      	ldr	r3, [r7, #4]
 80060e4:	681b      	ldr	r3, [r3, #0]
 80060e6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80060ea:	d01d      	beq.n	8006128 <HAL_TIM_Base_Start_IT+0x80>
 80060ec:	687b      	ldr	r3, [r7, #4]
 80060ee:	681b      	ldr	r3, [r3, #0]
 80060f0:	4a22      	ldr	r2, [pc, #136]	; (800617c <HAL_TIM_Base_Start_IT+0xd4>)
 80060f2:	4293      	cmp	r3, r2
 80060f4:	d018      	beq.n	8006128 <HAL_TIM_Base_Start_IT+0x80>
 80060f6:	687b      	ldr	r3, [r7, #4]
 80060f8:	681b      	ldr	r3, [r3, #0]
 80060fa:	4a21      	ldr	r2, [pc, #132]	; (8006180 <HAL_TIM_Base_Start_IT+0xd8>)
 80060fc:	4293      	cmp	r3, r2
 80060fe:	d013      	beq.n	8006128 <HAL_TIM_Base_Start_IT+0x80>
 8006100:	687b      	ldr	r3, [r7, #4]
 8006102:	681b      	ldr	r3, [r3, #0]
 8006104:	4a1f      	ldr	r2, [pc, #124]	; (8006184 <HAL_TIM_Base_Start_IT+0xdc>)
 8006106:	4293      	cmp	r3, r2
 8006108:	d00e      	beq.n	8006128 <HAL_TIM_Base_Start_IT+0x80>
 800610a:	687b      	ldr	r3, [r7, #4]
 800610c:	681b      	ldr	r3, [r3, #0]
 800610e:	4a1e      	ldr	r2, [pc, #120]	; (8006188 <HAL_TIM_Base_Start_IT+0xe0>)
 8006110:	4293      	cmp	r3, r2
 8006112:	d009      	beq.n	8006128 <HAL_TIM_Base_Start_IT+0x80>
 8006114:	687b      	ldr	r3, [r7, #4]
 8006116:	681b      	ldr	r3, [r3, #0]
 8006118:	4a1c      	ldr	r2, [pc, #112]	; (800618c <HAL_TIM_Base_Start_IT+0xe4>)
 800611a:	4293      	cmp	r3, r2
 800611c:	d004      	beq.n	8006128 <HAL_TIM_Base_Start_IT+0x80>
 800611e:	687b      	ldr	r3, [r7, #4]
 8006120:	681b      	ldr	r3, [r3, #0]
 8006122:	4a1b      	ldr	r2, [pc, #108]	; (8006190 <HAL_TIM_Base_Start_IT+0xe8>)
 8006124:	4293      	cmp	r3, r2
 8006126:	d115      	bne.n	8006154 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006128:	687b      	ldr	r3, [r7, #4]
 800612a:	681b      	ldr	r3, [r3, #0]
 800612c:	689a      	ldr	r2, [r3, #8]
 800612e:	4b19      	ldr	r3, [pc, #100]	; (8006194 <HAL_TIM_Base_Start_IT+0xec>)
 8006130:	4013      	ands	r3, r2
 8006132:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006134:	68fb      	ldr	r3, [r7, #12]
 8006136:	2b06      	cmp	r3, #6
 8006138:	d015      	beq.n	8006166 <HAL_TIM_Base_Start_IT+0xbe>
 800613a:	68fb      	ldr	r3, [r7, #12]
 800613c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006140:	d011      	beq.n	8006166 <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 8006142:	687b      	ldr	r3, [r7, #4]
 8006144:	681b      	ldr	r3, [r3, #0]
 8006146:	681a      	ldr	r2, [r3, #0]
 8006148:	687b      	ldr	r3, [r7, #4]
 800614a:	681b      	ldr	r3, [r3, #0]
 800614c:	f042 0201 	orr.w	r2, r2, #1
 8006150:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006152:	e008      	b.n	8006166 <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006154:	687b      	ldr	r3, [r7, #4]
 8006156:	681b      	ldr	r3, [r3, #0]
 8006158:	681a      	ldr	r2, [r3, #0]
 800615a:	687b      	ldr	r3, [r7, #4]
 800615c:	681b      	ldr	r3, [r3, #0]
 800615e:	f042 0201 	orr.w	r2, r2, #1
 8006162:	601a      	str	r2, [r3, #0]
 8006164:	e000      	b.n	8006168 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006166:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8006168:	2300      	movs	r3, #0
}
 800616a:	4618      	mov	r0, r3
 800616c:	3714      	adds	r7, #20
 800616e:	46bd      	mov	sp, r7
 8006170:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006174:	4770      	bx	lr
 8006176:	bf00      	nop
 8006178:	40012c00 	.word	0x40012c00
 800617c:	40000400 	.word	0x40000400
 8006180:	40000800 	.word	0x40000800
 8006184:	40000c00 	.word	0x40000c00
 8006188:	40013400 	.word	0x40013400
 800618c:	40014000 	.word	0x40014000
 8006190:	40015000 	.word	0x40015000
 8006194:	00010007 	.word	0x00010007

08006198 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8006198:	b580      	push	{r7, lr}
 800619a:	b082      	sub	sp, #8
 800619c:	af00      	add	r7, sp, #0
 800619e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80061a0:	687b      	ldr	r3, [r7, #4]
 80061a2:	2b00      	cmp	r3, #0
 80061a4:	d101      	bne.n	80061aa <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80061a6:	2301      	movs	r3, #1
 80061a8:	e049      	b.n	800623e <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80061aa:	687b      	ldr	r3, [r7, #4]
 80061ac:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80061b0:	b2db      	uxtb	r3, r3
 80061b2:	2b00      	cmp	r3, #0
 80061b4:	d106      	bne.n	80061c4 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80061b6:	687b      	ldr	r3, [r7, #4]
 80061b8:	2200      	movs	r2, #0
 80061ba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80061be:	6878      	ldr	r0, [r7, #4]
 80061c0:	f000 f841 	bl	8006246 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80061c4:	687b      	ldr	r3, [r7, #4]
 80061c6:	2202      	movs	r2, #2
 80061c8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80061cc:	687b      	ldr	r3, [r7, #4]
 80061ce:	681a      	ldr	r2, [r3, #0]
 80061d0:	687b      	ldr	r3, [r7, #4]
 80061d2:	3304      	adds	r3, #4
 80061d4:	4619      	mov	r1, r3
 80061d6:	4610      	mov	r0, r2
 80061d8:	f000 ff36 	bl	8007048 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80061dc:	687b      	ldr	r3, [r7, #4]
 80061de:	2201      	movs	r2, #1
 80061e0:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80061e4:	687b      	ldr	r3, [r7, #4]
 80061e6:	2201      	movs	r2, #1
 80061e8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80061ec:	687b      	ldr	r3, [r7, #4]
 80061ee:	2201      	movs	r2, #1
 80061f0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80061f4:	687b      	ldr	r3, [r7, #4]
 80061f6:	2201      	movs	r2, #1
 80061f8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80061fc:	687b      	ldr	r3, [r7, #4]
 80061fe:	2201      	movs	r2, #1
 8006200:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8006204:	687b      	ldr	r3, [r7, #4]
 8006206:	2201      	movs	r2, #1
 8006208:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800620c:	687b      	ldr	r3, [r7, #4]
 800620e:	2201      	movs	r2, #1
 8006210:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006214:	687b      	ldr	r3, [r7, #4]
 8006216:	2201      	movs	r2, #1
 8006218:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800621c:	687b      	ldr	r3, [r7, #4]
 800621e:	2201      	movs	r2, #1
 8006220:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8006224:	687b      	ldr	r3, [r7, #4]
 8006226:	2201      	movs	r2, #1
 8006228:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800622c:	687b      	ldr	r3, [r7, #4]
 800622e:	2201      	movs	r2, #1
 8006230:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006234:	687b      	ldr	r3, [r7, #4]
 8006236:	2201      	movs	r2, #1
 8006238:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800623c:	2300      	movs	r3, #0
}
 800623e:	4618      	mov	r0, r3
 8006240:	3708      	adds	r7, #8
 8006242:	46bd      	mov	sp, r7
 8006244:	bd80      	pop	{r7, pc}

08006246 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8006246:	b480      	push	{r7}
 8006248:	b083      	sub	sp, #12
 800624a:	af00      	add	r7, sp, #0
 800624c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800624e:	bf00      	nop
 8006250:	370c      	adds	r7, #12
 8006252:	46bd      	mov	sp, r7
 8006254:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006258:	4770      	bx	lr
	...

0800625c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800625c:	b580      	push	{r7, lr}
 800625e:	b084      	sub	sp, #16
 8006260:	af00      	add	r7, sp, #0
 8006262:	6078      	str	r0, [r7, #4]
 8006264:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8006266:	683b      	ldr	r3, [r7, #0]
 8006268:	2b00      	cmp	r3, #0
 800626a:	d109      	bne.n	8006280 <HAL_TIM_PWM_Start+0x24>
 800626c:	687b      	ldr	r3, [r7, #4]
 800626e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006272:	b2db      	uxtb	r3, r3
 8006274:	2b01      	cmp	r3, #1
 8006276:	bf14      	ite	ne
 8006278:	2301      	movne	r3, #1
 800627a:	2300      	moveq	r3, #0
 800627c:	b2db      	uxtb	r3, r3
 800627e:	e03c      	b.n	80062fa <HAL_TIM_PWM_Start+0x9e>
 8006280:	683b      	ldr	r3, [r7, #0]
 8006282:	2b04      	cmp	r3, #4
 8006284:	d109      	bne.n	800629a <HAL_TIM_PWM_Start+0x3e>
 8006286:	687b      	ldr	r3, [r7, #4]
 8006288:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 800628c:	b2db      	uxtb	r3, r3
 800628e:	2b01      	cmp	r3, #1
 8006290:	bf14      	ite	ne
 8006292:	2301      	movne	r3, #1
 8006294:	2300      	moveq	r3, #0
 8006296:	b2db      	uxtb	r3, r3
 8006298:	e02f      	b.n	80062fa <HAL_TIM_PWM_Start+0x9e>
 800629a:	683b      	ldr	r3, [r7, #0]
 800629c:	2b08      	cmp	r3, #8
 800629e:	d109      	bne.n	80062b4 <HAL_TIM_PWM_Start+0x58>
 80062a0:	687b      	ldr	r3, [r7, #4]
 80062a2:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80062a6:	b2db      	uxtb	r3, r3
 80062a8:	2b01      	cmp	r3, #1
 80062aa:	bf14      	ite	ne
 80062ac:	2301      	movne	r3, #1
 80062ae:	2300      	moveq	r3, #0
 80062b0:	b2db      	uxtb	r3, r3
 80062b2:	e022      	b.n	80062fa <HAL_TIM_PWM_Start+0x9e>
 80062b4:	683b      	ldr	r3, [r7, #0]
 80062b6:	2b0c      	cmp	r3, #12
 80062b8:	d109      	bne.n	80062ce <HAL_TIM_PWM_Start+0x72>
 80062ba:	687b      	ldr	r3, [r7, #4]
 80062bc:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80062c0:	b2db      	uxtb	r3, r3
 80062c2:	2b01      	cmp	r3, #1
 80062c4:	bf14      	ite	ne
 80062c6:	2301      	movne	r3, #1
 80062c8:	2300      	moveq	r3, #0
 80062ca:	b2db      	uxtb	r3, r3
 80062cc:	e015      	b.n	80062fa <HAL_TIM_PWM_Start+0x9e>
 80062ce:	683b      	ldr	r3, [r7, #0]
 80062d0:	2b10      	cmp	r3, #16
 80062d2:	d109      	bne.n	80062e8 <HAL_TIM_PWM_Start+0x8c>
 80062d4:	687b      	ldr	r3, [r7, #4]
 80062d6:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80062da:	b2db      	uxtb	r3, r3
 80062dc:	2b01      	cmp	r3, #1
 80062de:	bf14      	ite	ne
 80062e0:	2301      	movne	r3, #1
 80062e2:	2300      	moveq	r3, #0
 80062e4:	b2db      	uxtb	r3, r3
 80062e6:	e008      	b.n	80062fa <HAL_TIM_PWM_Start+0x9e>
 80062e8:	687b      	ldr	r3, [r7, #4]
 80062ea:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 80062ee:	b2db      	uxtb	r3, r3
 80062f0:	2b01      	cmp	r3, #1
 80062f2:	bf14      	ite	ne
 80062f4:	2301      	movne	r3, #1
 80062f6:	2300      	moveq	r3, #0
 80062f8:	b2db      	uxtb	r3, r3
 80062fa:	2b00      	cmp	r3, #0
 80062fc:	d001      	beq.n	8006302 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 80062fe:	2301      	movs	r3, #1
 8006300:	e0a6      	b.n	8006450 <HAL_TIM_PWM_Start+0x1f4>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8006302:	683b      	ldr	r3, [r7, #0]
 8006304:	2b00      	cmp	r3, #0
 8006306:	d104      	bne.n	8006312 <HAL_TIM_PWM_Start+0xb6>
 8006308:	687b      	ldr	r3, [r7, #4]
 800630a:	2202      	movs	r2, #2
 800630c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006310:	e023      	b.n	800635a <HAL_TIM_PWM_Start+0xfe>
 8006312:	683b      	ldr	r3, [r7, #0]
 8006314:	2b04      	cmp	r3, #4
 8006316:	d104      	bne.n	8006322 <HAL_TIM_PWM_Start+0xc6>
 8006318:	687b      	ldr	r3, [r7, #4]
 800631a:	2202      	movs	r2, #2
 800631c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006320:	e01b      	b.n	800635a <HAL_TIM_PWM_Start+0xfe>
 8006322:	683b      	ldr	r3, [r7, #0]
 8006324:	2b08      	cmp	r3, #8
 8006326:	d104      	bne.n	8006332 <HAL_TIM_PWM_Start+0xd6>
 8006328:	687b      	ldr	r3, [r7, #4]
 800632a:	2202      	movs	r2, #2
 800632c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006330:	e013      	b.n	800635a <HAL_TIM_PWM_Start+0xfe>
 8006332:	683b      	ldr	r3, [r7, #0]
 8006334:	2b0c      	cmp	r3, #12
 8006336:	d104      	bne.n	8006342 <HAL_TIM_PWM_Start+0xe6>
 8006338:	687b      	ldr	r3, [r7, #4]
 800633a:	2202      	movs	r2, #2
 800633c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8006340:	e00b      	b.n	800635a <HAL_TIM_PWM_Start+0xfe>
 8006342:	683b      	ldr	r3, [r7, #0]
 8006344:	2b10      	cmp	r3, #16
 8006346:	d104      	bne.n	8006352 <HAL_TIM_PWM_Start+0xf6>
 8006348:	687b      	ldr	r3, [r7, #4]
 800634a:	2202      	movs	r2, #2
 800634c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006350:	e003      	b.n	800635a <HAL_TIM_PWM_Start+0xfe>
 8006352:	687b      	ldr	r3, [r7, #4]
 8006354:	2202      	movs	r2, #2
 8006356:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800635a:	687b      	ldr	r3, [r7, #4]
 800635c:	681b      	ldr	r3, [r3, #0]
 800635e:	2201      	movs	r2, #1
 8006360:	6839      	ldr	r1, [r7, #0]
 8006362:	4618      	mov	r0, r3
 8006364:	f001 fbbe 	bl	8007ae4 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8006368:	687b      	ldr	r3, [r7, #4]
 800636a:	681b      	ldr	r3, [r3, #0]
 800636c:	4a3a      	ldr	r2, [pc, #232]	; (8006458 <HAL_TIM_PWM_Start+0x1fc>)
 800636e:	4293      	cmp	r3, r2
 8006370:	d018      	beq.n	80063a4 <HAL_TIM_PWM_Start+0x148>
 8006372:	687b      	ldr	r3, [r7, #4]
 8006374:	681b      	ldr	r3, [r3, #0]
 8006376:	4a39      	ldr	r2, [pc, #228]	; (800645c <HAL_TIM_PWM_Start+0x200>)
 8006378:	4293      	cmp	r3, r2
 800637a:	d013      	beq.n	80063a4 <HAL_TIM_PWM_Start+0x148>
 800637c:	687b      	ldr	r3, [r7, #4]
 800637e:	681b      	ldr	r3, [r3, #0]
 8006380:	4a37      	ldr	r2, [pc, #220]	; (8006460 <HAL_TIM_PWM_Start+0x204>)
 8006382:	4293      	cmp	r3, r2
 8006384:	d00e      	beq.n	80063a4 <HAL_TIM_PWM_Start+0x148>
 8006386:	687b      	ldr	r3, [r7, #4]
 8006388:	681b      	ldr	r3, [r3, #0]
 800638a:	4a36      	ldr	r2, [pc, #216]	; (8006464 <HAL_TIM_PWM_Start+0x208>)
 800638c:	4293      	cmp	r3, r2
 800638e:	d009      	beq.n	80063a4 <HAL_TIM_PWM_Start+0x148>
 8006390:	687b      	ldr	r3, [r7, #4]
 8006392:	681b      	ldr	r3, [r3, #0]
 8006394:	4a34      	ldr	r2, [pc, #208]	; (8006468 <HAL_TIM_PWM_Start+0x20c>)
 8006396:	4293      	cmp	r3, r2
 8006398:	d004      	beq.n	80063a4 <HAL_TIM_PWM_Start+0x148>
 800639a:	687b      	ldr	r3, [r7, #4]
 800639c:	681b      	ldr	r3, [r3, #0]
 800639e:	4a33      	ldr	r2, [pc, #204]	; (800646c <HAL_TIM_PWM_Start+0x210>)
 80063a0:	4293      	cmp	r3, r2
 80063a2:	d101      	bne.n	80063a8 <HAL_TIM_PWM_Start+0x14c>
 80063a4:	2301      	movs	r3, #1
 80063a6:	e000      	b.n	80063aa <HAL_TIM_PWM_Start+0x14e>
 80063a8:	2300      	movs	r3, #0
 80063aa:	2b00      	cmp	r3, #0
 80063ac:	d007      	beq.n	80063be <HAL_TIM_PWM_Start+0x162>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80063ae:	687b      	ldr	r3, [r7, #4]
 80063b0:	681b      	ldr	r3, [r3, #0]
 80063b2:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80063b4:	687b      	ldr	r3, [r7, #4]
 80063b6:	681b      	ldr	r3, [r3, #0]
 80063b8:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80063bc:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80063be:	687b      	ldr	r3, [r7, #4]
 80063c0:	681b      	ldr	r3, [r3, #0]
 80063c2:	4a25      	ldr	r2, [pc, #148]	; (8006458 <HAL_TIM_PWM_Start+0x1fc>)
 80063c4:	4293      	cmp	r3, r2
 80063c6:	d022      	beq.n	800640e <HAL_TIM_PWM_Start+0x1b2>
 80063c8:	687b      	ldr	r3, [r7, #4]
 80063ca:	681b      	ldr	r3, [r3, #0]
 80063cc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80063d0:	d01d      	beq.n	800640e <HAL_TIM_PWM_Start+0x1b2>
 80063d2:	687b      	ldr	r3, [r7, #4]
 80063d4:	681b      	ldr	r3, [r3, #0]
 80063d6:	4a26      	ldr	r2, [pc, #152]	; (8006470 <HAL_TIM_PWM_Start+0x214>)
 80063d8:	4293      	cmp	r3, r2
 80063da:	d018      	beq.n	800640e <HAL_TIM_PWM_Start+0x1b2>
 80063dc:	687b      	ldr	r3, [r7, #4]
 80063de:	681b      	ldr	r3, [r3, #0]
 80063e0:	4a24      	ldr	r2, [pc, #144]	; (8006474 <HAL_TIM_PWM_Start+0x218>)
 80063e2:	4293      	cmp	r3, r2
 80063e4:	d013      	beq.n	800640e <HAL_TIM_PWM_Start+0x1b2>
 80063e6:	687b      	ldr	r3, [r7, #4]
 80063e8:	681b      	ldr	r3, [r3, #0]
 80063ea:	4a23      	ldr	r2, [pc, #140]	; (8006478 <HAL_TIM_PWM_Start+0x21c>)
 80063ec:	4293      	cmp	r3, r2
 80063ee:	d00e      	beq.n	800640e <HAL_TIM_PWM_Start+0x1b2>
 80063f0:	687b      	ldr	r3, [r7, #4]
 80063f2:	681b      	ldr	r3, [r3, #0]
 80063f4:	4a19      	ldr	r2, [pc, #100]	; (800645c <HAL_TIM_PWM_Start+0x200>)
 80063f6:	4293      	cmp	r3, r2
 80063f8:	d009      	beq.n	800640e <HAL_TIM_PWM_Start+0x1b2>
 80063fa:	687b      	ldr	r3, [r7, #4]
 80063fc:	681b      	ldr	r3, [r3, #0]
 80063fe:	4a18      	ldr	r2, [pc, #96]	; (8006460 <HAL_TIM_PWM_Start+0x204>)
 8006400:	4293      	cmp	r3, r2
 8006402:	d004      	beq.n	800640e <HAL_TIM_PWM_Start+0x1b2>
 8006404:	687b      	ldr	r3, [r7, #4]
 8006406:	681b      	ldr	r3, [r3, #0]
 8006408:	4a18      	ldr	r2, [pc, #96]	; (800646c <HAL_TIM_PWM_Start+0x210>)
 800640a:	4293      	cmp	r3, r2
 800640c:	d115      	bne.n	800643a <HAL_TIM_PWM_Start+0x1de>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800640e:	687b      	ldr	r3, [r7, #4]
 8006410:	681b      	ldr	r3, [r3, #0]
 8006412:	689a      	ldr	r2, [r3, #8]
 8006414:	4b19      	ldr	r3, [pc, #100]	; (800647c <HAL_TIM_PWM_Start+0x220>)
 8006416:	4013      	ands	r3, r2
 8006418:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800641a:	68fb      	ldr	r3, [r7, #12]
 800641c:	2b06      	cmp	r3, #6
 800641e:	d015      	beq.n	800644c <HAL_TIM_PWM_Start+0x1f0>
 8006420:	68fb      	ldr	r3, [r7, #12]
 8006422:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006426:	d011      	beq.n	800644c <HAL_TIM_PWM_Start+0x1f0>
    {
      __HAL_TIM_ENABLE(htim);
 8006428:	687b      	ldr	r3, [r7, #4]
 800642a:	681b      	ldr	r3, [r3, #0]
 800642c:	681a      	ldr	r2, [r3, #0]
 800642e:	687b      	ldr	r3, [r7, #4]
 8006430:	681b      	ldr	r3, [r3, #0]
 8006432:	f042 0201 	orr.w	r2, r2, #1
 8006436:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006438:	e008      	b.n	800644c <HAL_TIM_PWM_Start+0x1f0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800643a:	687b      	ldr	r3, [r7, #4]
 800643c:	681b      	ldr	r3, [r3, #0]
 800643e:	681a      	ldr	r2, [r3, #0]
 8006440:	687b      	ldr	r3, [r7, #4]
 8006442:	681b      	ldr	r3, [r3, #0]
 8006444:	f042 0201 	orr.w	r2, r2, #1
 8006448:	601a      	str	r2, [r3, #0]
 800644a:	e000      	b.n	800644e <HAL_TIM_PWM_Start+0x1f2>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800644c:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800644e:	2300      	movs	r3, #0
}
 8006450:	4618      	mov	r0, r3
 8006452:	3710      	adds	r7, #16
 8006454:	46bd      	mov	sp, r7
 8006456:	bd80      	pop	{r7, pc}
 8006458:	40012c00 	.word	0x40012c00
 800645c:	40013400 	.word	0x40013400
 8006460:	40014000 	.word	0x40014000
 8006464:	40014400 	.word	0x40014400
 8006468:	40014800 	.word	0x40014800
 800646c:	40015000 	.word	0x40015000
 8006470:	40000400 	.word	0x40000400
 8006474:	40000800 	.word	0x40000800
 8006478:	40000c00 	.word	0x40000c00
 800647c:	00010007 	.word	0x00010007

08006480 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006480:	b580      	push	{r7, lr}
 8006482:	b082      	sub	sp, #8
 8006484:	af00      	add	r7, sp, #0
 8006486:	6078      	str	r0, [r7, #4]
 8006488:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 800648a:	687b      	ldr	r3, [r7, #4]
 800648c:	681b      	ldr	r3, [r3, #0]
 800648e:	2200      	movs	r2, #0
 8006490:	6839      	ldr	r1, [r7, #0]
 8006492:	4618      	mov	r0, r3
 8006494:	f001 fb26 	bl	8007ae4 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8006498:	687b      	ldr	r3, [r7, #4]
 800649a:	681b      	ldr	r3, [r3, #0]
 800649c:	4a40      	ldr	r2, [pc, #256]	; (80065a0 <HAL_TIM_PWM_Stop+0x120>)
 800649e:	4293      	cmp	r3, r2
 80064a0:	d018      	beq.n	80064d4 <HAL_TIM_PWM_Stop+0x54>
 80064a2:	687b      	ldr	r3, [r7, #4]
 80064a4:	681b      	ldr	r3, [r3, #0]
 80064a6:	4a3f      	ldr	r2, [pc, #252]	; (80065a4 <HAL_TIM_PWM_Stop+0x124>)
 80064a8:	4293      	cmp	r3, r2
 80064aa:	d013      	beq.n	80064d4 <HAL_TIM_PWM_Stop+0x54>
 80064ac:	687b      	ldr	r3, [r7, #4]
 80064ae:	681b      	ldr	r3, [r3, #0]
 80064b0:	4a3d      	ldr	r2, [pc, #244]	; (80065a8 <HAL_TIM_PWM_Stop+0x128>)
 80064b2:	4293      	cmp	r3, r2
 80064b4:	d00e      	beq.n	80064d4 <HAL_TIM_PWM_Stop+0x54>
 80064b6:	687b      	ldr	r3, [r7, #4]
 80064b8:	681b      	ldr	r3, [r3, #0]
 80064ba:	4a3c      	ldr	r2, [pc, #240]	; (80065ac <HAL_TIM_PWM_Stop+0x12c>)
 80064bc:	4293      	cmp	r3, r2
 80064be:	d009      	beq.n	80064d4 <HAL_TIM_PWM_Stop+0x54>
 80064c0:	687b      	ldr	r3, [r7, #4]
 80064c2:	681b      	ldr	r3, [r3, #0]
 80064c4:	4a3a      	ldr	r2, [pc, #232]	; (80065b0 <HAL_TIM_PWM_Stop+0x130>)
 80064c6:	4293      	cmp	r3, r2
 80064c8:	d004      	beq.n	80064d4 <HAL_TIM_PWM_Stop+0x54>
 80064ca:	687b      	ldr	r3, [r7, #4]
 80064cc:	681b      	ldr	r3, [r3, #0]
 80064ce:	4a39      	ldr	r2, [pc, #228]	; (80065b4 <HAL_TIM_PWM_Stop+0x134>)
 80064d0:	4293      	cmp	r3, r2
 80064d2:	d101      	bne.n	80064d8 <HAL_TIM_PWM_Stop+0x58>
 80064d4:	2301      	movs	r3, #1
 80064d6:	e000      	b.n	80064da <HAL_TIM_PWM_Stop+0x5a>
 80064d8:	2300      	movs	r3, #0
 80064da:	2b00      	cmp	r3, #0
 80064dc:	d017      	beq.n	800650e <HAL_TIM_PWM_Stop+0x8e>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 80064de:	687b      	ldr	r3, [r7, #4]
 80064e0:	681b      	ldr	r3, [r3, #0]
 80064e2:	6a1a      	ldr	r2, [r3, #32]
 80064e4:	f241 1311 	movw	r3, #4369	; 0x1111
 80064e8:	4013      	ands	r3, r2
 80064ea:	2b00      	cmp	r3, #0
 80064ec:	d10f      	bne.n	800650e <HAL_TIM_PWM_Stop+0x8e>
 80064ee:	687b      	ldr	r3, [r7, #4]
 80064f0:	681b      	ldr	r3, [r3, #0]
 80064f2:	6a1a      	ldr	r2, [r3, #32]
 80064f4:	f244 4344 	movw	r3, #17476	; 0x4444
 80064f8:	4013      	ands	r3, r2
 80064fa:	2b00      	cmp	r3, #0
 80064fc:	d107      	bne.n	800650e <HAL_TIM_PWM_Stop+0x8e>
 80064fe:	687b      	ldr	r3, [r7, #4]
 8006500:	681b      	ldr	r3, [r3, #0]
 8006502:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006504:	687b      	ldr	r3, [r7, #4]
 8006506:	681b      	ldr	r3, [r3, #0]
 8006508:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800650c:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800650e:	687b      	ldr	r3, [r7, #4]
 8006510:	681b      	ldr	r3, [r3, #0]
 8006512:	6a1a      	ldr	r2, [r3, #32]
 8006514:	f241 1311 	movw	r3, #4369	; 0x1111
 8006518:	4013      	ands	r3, r2
 800651a:	2b00      	cmp	r3, #0
 800651c:	d10f      	bne.n	800653e <HAL_TIM_PWM_Stop+0xbe>
 800651e:	687b      	ldr	r3, [r7, #4]
 8006520:	681b      	ldr	r3, [r3, #0]
 8006522:	6a1a      	ldr	r2, [r3, #32]
 8006524:	f244 4344 	movw	r3, #17476	; 0x4444
 8006528:	4013      	ands	r3, r2
 800652a:	2b00      	cmp	r3, #0
 800652c:	d107      	bne.n	800653e <HAL_TIM_PWM_Stop+0xbe>
 800652e:	687b      	ldr	r3, [r7, #4]
 8006530:	681b      	ldr	r3, [r3, #0]
 8006532:	681a      	ldr	r2, [r3, #0]
 8006534:	687b      	ldr	r3, [r7, #4]
 8006536:	681b      	ldr	r3, [r3, #0]
 8006538:	f022 0201 	bic.w	r2, r2, #1
 800653c:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800653e:	683b      	ldr	r3, [r7, #0]
 8006540:	2b00      	cmp	r3, #0
 8006542:	d104      	bne.n	800654e <HAL_TIM_PWM_Stop+0xce>
 8006544:	687b      	ldr	r3, [r7, #4]
 8006546:	2201      	movs	r2, #1
 8006548:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800654c:	e023      	b.n	8006596 <HAL_TIM_PWM_Stop+0x116>
 800654e:	683b      	ldr	r3, [r7, #0]
 8006550:	2b04      	cmp	r3, #4
 8006552:	d104      	bne.n	800655e <HAL_TIM_PWM_Stop+0xde>
 8006554:	687b      	ldr	r3, [r7, #4]
 8006556:	2201      	movs	r2, #1
 8006558:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800655c:	e01b      	b.n	8006596 <HAL_TIM_PWM_Stop+0x116>
 800655e:	683b      	ldr	r3, [r7, #0]
 8006560:	2b08      	cmp	r3, #8
 8006562:	d104      	bne.n	800656e <HAL_TIM_PWM_Stop+0xee>
 8006564:	687b      	ldr	r3, [r7, #4]
 8006566:	2201      	movs	r2, #1
 8006568:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800656c:	e013      	b.n	8006596 <HAL_TIM_PWM_Stop+0x116>
 800656e:	683b      	ldr	r3, [r7, #0]
 8006570:	2b0c      	cmp	r3, #12
 8006572:	d104      	bne.n	800657e <HAL_TIM_PWM_Stop+0xfe>
 8006574:	687b      	ldr	r3, [r7, #4]
 8006576:	2201      	movs	r2, #1
 8006578:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800657c:	e00b      	b.n	8006596 <HAL_TIM_PWM_Stop+0x116>
 800657e:	683b      	ldr	r3, [r7, #0]
 8006580:	2b10      	cmp	r3, #16
 8006582:	d104      	bne.n	800658e <HAL_TIM_PWM_Stop+0x10e>
 8006584:	687b      	ldr	r3, [r7, #4]
 8006586:	2201      	movs	r2, #1
 8006588:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800658c:	e003      	b.n	8006596 <HAL_TIM_PWM_Stop+0x116>
 800658e:	687b      	ldr	r3, [r7, #4]
 8006590:	2201      	movs	r2, #1
 8006592:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Return function status */
  return HAL_OK;
 8006596:	2300      	movs	r3, #0
}
 8006598:	4618      	mov	r0, r3
 800659a:	3708      	adds	r7, #8
 800659c:	46bd      	mov	sp, r7
 800659e:	bd80      	pop	{r7, pc}
 80065a0:	40012c00 	.word	0x40012c00
 80065a4:	40013400 	.word	0x40013400
 80065a8:	40014000 	.word	0x40014000
 80065ac:	40014400 	.word	0x40014400
 80065b0:	40014800 	.word	0x40014800
 80065b4:	40015000 	.word	0x40015000

080065b8 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 80065b8:	b580      	push	{r7, lr}
 80065ba:	b086      	sub	sp, #24
 80065bc:	af00      	add	r7, sp, #0
 80065be:	6078      	str	r0, [r7, #4]
 80065c0:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 80065c2:	687b      	ldr	r3, [r7, #4]
 80065c4:	2b00      	cmp	r3, #0
 80065c6:	d101      	bne.n	80065cc <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 80065c8:	2301      	movs	r3, #1
 80065ca:	e097      	b.n	80066fc <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 80065cc:	687b      	ldr	r3, [r7, #4]
 80065ce:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80065d2:	b2db      	uxtb	r3, r3
 80065d4:	2b00      	cmp	r3, #0
 80065d6:	d106      	bne.n	80065e6 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80065d8:	687b      	ldr	r3, [r7, #4]
 80065da:	2200      	movs	r2, #0
 80065dc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 80065e0:	6878      	ldr	r0, [r7, #4]
 80065e2:	f7fb ff09 	bl	80023f8 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80065e6:	687b      	ldr	r3, [r7, #4]
 80065e8:	2202      	movs	r2, #2
 80065ea:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 80065ee:	687b      	ldr	r3, [r7, #4]
 80065f0:	681b      	ldr	r3, [r3, #0]
 80065f2:	689b      	ldr	r3, [r3, #8]
 80065f4:	687a      	ldr	r2, [r7, #4]
 80065f6:	6812      	ldr	r2, [r2, #0]
 80065f8:	f423 33a0 	bic.w	r3, r3, #81920	; 0x14000
 80065fc:	f023 0307 	bic.w	r3, r3, #7
 8006600:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006602:	687b      	ldr	r3, [r7, #4]
 8006604:	681a      	ldr	r2, [r3, #0]
 8006606:	687b      	ldr	r3, [r7, #4]
 8006608:	3304      	adds	r3, #4
 800660a:	4619      	mov	r1, r3
 800660c:	4610      	mov	r0, r2
 800660e:	f000 fd1b 	bl	8007048 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006612:	687b      	ldr	r3, [r7, #4]
 8006614:	681b      	ldr	r3, [r3, #0]
 8006616:	689b      	ldr	r3, [r3, #8]
 8006618:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 800661a:	687b      	ldr	r3, [r7, #4]
 800661c:	681b      	ldr	r3, [r3, #0]
 800661e:	699b      	ldr	r3, [r3, #24]
 8006620:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8006622:	687b      	ldr	r3, [r7, #4]
 8006624:	681b      	ldr	r3, [r3, #0]
 8006626:	6a1b      	ldr	r3, [r3, #32]
 8006628:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 800662a:	683b      	ldr	r3, [r7, #0]
 800662c:	681b      	ldr	r3, [r3, #0]
 800662e:	697a      	ldr	r2, [r7, #20]
 8006630:	4313      	orrs	r3, r2
 8006632:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8006634:	693b      	ldr	r3, [r7, #16]
 8006636:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800663a:	f023 0303 	bic.w	r3, r3, #3
 800663e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8006640:	683b      	ldr	r3, [r7, #0]
 8006642:	689a      	ldr	r2, [r3, #8]
 8006644:	683b      	ldr	r3, [r7, #0]
 8006646:	699b      	ldr	r3, [r3, #24]
 8006648:	021b      	lsls	r3, r3, #8
 800664a:	4313      	orrs	r3, r2
 800664c:	693a      	ldr	r2, [r7, #16]
 800664e:	4313      	orrs	r3, r2
 8006650:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8006652:	693b      	ldr	r3, [r7, #16]
 8006654:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8006658:	f023 030c 	bic.w	r3, r3, #12
 800665c:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 800665e:	693b      	ldr	r3, [r7, #16]
 8006660:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8006664:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8006668:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 800666a:	683b      	ldr	r3, [r7, #0]
 800666c:	68da      	ldr	r2, [r3, #12]
 800666e:	683b      	ldr	r3, [r7, #0]
 8006670:	69db      	ldr	r3, [r3, #28]
 8006672:	021b      	lsls	r3, r3, #8
 8006674:	4313      	orrs	r3, r2
 8006676:	693a      	ldr	r2, [r7, #16]
 8006678:	4313      	orrs	r3, r2
 800667a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 800667c:	683b      	ldr	r3, [r7, #0]
 800667e:	691b      	ldr	r3, [r3, #16]
 8006680:	011a      	lsls	r2, r3, #4
 8006682:	683b      	ldr	r3, [r7, #0]
 8006684:	6a1b      	ldr	r3, [r3, #32]
 8006686:	031b      	lsls	r3, r3, #12
 8006688:	4313      	orrs	r3, r2
 800668a:	693a      	ldr	r2, [r7, #16]
 800668c:	4313      	orrs	r3, r2
 800668e:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8006690:	68fb      	ldr	r3, [r7, #12]
 8006692:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 8006696:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8006698:	68fb      	ldr	r3, [r7, #12]
 800669a:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 800669e:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 80066a0:	683b      	ldr	r3, [r7, #0]
 80066a2:	685a      	ldr	r2, [r3, #4]
 80066a4:	683b      	ldr	r3, [r7, #0]
 80066a6:	695b      	ldr	r3, [r3, #20]
 80066a8:	011b      	lsls	r3, r3, #4
 80066aa:	4313      	orrs	r3, r2
 80066ac:	68fa      	ldr	r2, [r7, #12]
 80066ae:	4313      	orrs	r3, r2
 80066b0:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 80066b2:	687b      	ldr	r3, [r7, #4]
 80066b4:	681b      	ldr	r3, [r3, #0]
 80066b6:	697a      	ldr	r2, [r7, #20]
 80066b8:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 80066ba:	687b      	ldr	r3, [r7, #4]
 80066bc:	681b      	ldr	r3, [r3, #0]
 80066be:	693a      	ldr	r2, [r7, #16]
 80066c0:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 80066c2:	687b      	ldr	r3, [r7, #4]
 80066c4:	681b      	ldr	r3, [r3, #0]
 80066c6:	68fa      	ldr	r2, [r7, #12]
 80066c8:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80066ca:	687b      	ldr	r3, [r7, #4]
 80066cc:	2201      	movs	r2, #1
 80066ce:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80066d2:	687b      	ldr	r3, [r7, #4]
 80066d4:	2201      	movs	r2, #1
 80066d6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80066da:	687b      	ldr	r3, [r7, #4]
 80066dc:	2201      	movs	r2, #1
 80066de:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80066e2:	687b      	ldr	r3, [r7, #4]
 80066e4:	2201      	movs	r2, #1
 80066e6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80066ea:	687b      	ldr	r3, [r7, #4]
 80066ec:	2201      	movs	r2, #1
 80066ee:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80066f2:	687b      	ldr	r3, [r7, #4]
 80066f4:	2201      	movs	r2, #1
 80066f6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80066fa:	2300      	movs	r3, #0
}
 80066fc:	4618      	mov	r0, r3
 80066fe:	3718      	adds	r7, #24
 8006700:	46bd      	mov	sp, r7
 8006702:	bd80      	pop	{r7, pc}

08006704 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006704:	b580      	push	{r7, lr}
 8006706:	b084      	sub	sp, #16
 8006708:	af00      	add	r7, sp, #0
 800670a:	6078      	str	r0, [r7, #4]
 800670c:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 800670e:	687b      	ldr	r3, [r7, #4]
 8006710:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006714:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 8006716:	687b      	ldr	r3, [r7, #4]
 8006718:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 800671c:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 800671e:	687b      	ldr	r3, [r7, #4]
 8006720:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8006724:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 8006726:	687b      	ldr	r3, [r7, #4]
 8006728:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800672c:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 800672e:	683b      	ldr	r3, [r7, #0]
 8006730:	2b00      	cmp	r3, #0
 8006732:	d110      	bne.n	8006756 <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8006734:	7bfb      	ldrb	r3, [r7, #15]
 8006736:	2b01      	cmp	r3, #1
 8006738:	d102      	bne.n	8006740 <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 800673a:	7b7b      	ldrb	r3, [r7, #13]
 800673c:	2b01      	cmp	r3, #1
 800673e:	d001      	beq.n	8006744 <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 8006740:	2301      	movs	r3, #1
 8006742:	e069      	b.n	8006818 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8006744:	687b      	ldr	r3, [r7, #4]
 8006746:	2202      	movs	r2, #2
 8006748:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800674c:	687b      	ldr	r3, [r7, #4]
 800674e:	2202      	movs	r2, #2
 8006750:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006754:	e031      	b.n	80067ba <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 8006756:	683b      	ldr	r3, [r7, #0]
 8006758:	2b04      	cmp	r3, #4
 800675a:	d110      	bne.n	800677e <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 800675c:	7bbb      	ldrb	r3, [r7, #14]
 800675e:	2b01      	cmp	r3, #1
 8006760:	d102      	bne.n	8006768 <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8006762:	7b3b      	ldrb	r3, [r7, #12]
 8006764:	2b01      	cmp	r3, #1
 8006766:	d001      	beq.n	800676c <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 8006768:	2301      	movs	r3, #1
 800676a:	e055      	b.n	8006818 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800676c:	687b      	ldr	r3, [r7, #4]
 800676e:	2202      	movs	r2, #2
 8006770:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8006774:	687b      	ldr	r3, [r7, #4]
 8006776:	2202      	movs	r2, #2
 8006778:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800677c:	e01d      	b.n	80067ba <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800677e:	7bfb      	ldrb	r3, [r7, #15]
 8006780:	2b01      	cmp	r3, #1
 8006782:	d108      	bne.n	8006796 <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8006784:	7bbb      	ldrb	r3, [r7, #14]
 8006786:	2b01      	cmp	r3, #1
 8006788:	d105      	bne.n	8006796 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800678a:	7b7b      	ldrb	r3, [r7, #13]
 800678c:	2b01      	cmp	r3, #1
 800678e:	d102      	bne.n	8006796 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8006790:	7b3b      	ldrb	r3, [r7, #12]
 8006792:	2b01      	cmp	r3, #1
 8006794:	d001      	beq.n	800679a <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 8006796:	2301      	movs	r3, #1
 8006798:	e03e      	b.n	8006818 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800679a:	687b      	ldr	r3, [r7, #4]
 800679c:	2202      	movs	r2, #2
 800679e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80067a2:	687b      	ldr	r3, [r7, #4]
 80067a4:	2202      	movs	r2, #2
 80067a6:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80067aa:	687b      	ldr	r3, [r7, #4]
 80067ac:	2202      	movs	r2, #2
 80067ae:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80067b2:	687b      	ldr	r3, [r7, #4]
 80067b4:	2202      	movs	r2, #2
 80067b6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 80067ba:	683b      	ldr	r3, [r7, #0]
 80067bc:	2b00      	cmp	r3, #0
 80067be:	d003      	beq.n	80067c8 <HAL_TIM_Encoder_Start+0xc4>
 80067c0:	683b      	ldr	r3, [r7, #0]
 80067c2:	2b04      	cmp	r3, #4
 80067c4:	d008      	beq.n	80067d8 <HAL_TIM_Encoder_Start+0xd4>
 80067c6:	e00f      	b.n	80067e8 <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 80067c8:	687b      	ldr	r3, [r7, #4]
 80067ca:	681b      	ldr	r3, [r3, #0]
 80067cc:	2201      	movs	r2, #1
 80067ce:	2100      	movs	r1, #0
 80067d0:	4618      	mov	r0, r3
 80067d2:	f001 f987 	bl	8007ae4 <TIM_CCxChannelCmd>
      break;
 80067d6:	e016      	b.n	8006806 <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 80067d8:	687b      	ldr	r3, [r7, #4]
 80067da:	681b      	ldr	r3, [r3, #0]
 80067dc:	2201      	movs	r2, #1
 80067de:	2104      	movs	r1, #4
 80067e0:	4618      	mov	r0, r3
 80067e2:	f001 f97f 	bl	8007ae4 <TIM_CCxChannelCmd>
      break;
 80067e6:	e00e      	b.n	8006806 <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 80067e8:	687b      	ldr	r3, [r7, #4]
 80067ea:	681b      	ldr	r3, [r3, #0]
 80067ec:	2201      	movs	r2, #1
 80067ee:	2100      	movs	r1, #0
 80067f0:	4618      	mov	r0, r3
 80067f2:	f001 f977 	bl	8007ae4 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 80067f6:	687b      	ldr	r3, [r7, #4]
 80067f8:	681b      	ldr	r3, [r3, #0]
 80067fa:	2201      	movs	r2, #1
 80067fc:	2104      	movs	r1, #4
 80067fe:	4618      	mov	r0, r3
 8006800:	f001 f970 	bl	8007ae4 <TIM_CCxChannelCmd>
      break;
 8006804:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8006806:	687b      	ldr	r3, [r7, #4]
 8006808:	681b      	ldr	r3, [r3, #0]
 800680a:	681a      	ldr	r2, [r3, #0]
 800680c:	687b      	ldr	r3, [r7, #4]
 800680e:	681b      	ldr	r3, [r3, #0]
 8006810:	f042 0201 	orr.w	r2, r2, #1
 8006814:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8006816:	2300      	movs	r3, #0
}
 8006818:	4618      	mov	r0, r3
 800681a:	3710      	adds	r7, #16
 800681c:	46bd      	mov	sp, r7
 800681e:	bd80      	pop	{r7, pc}

08006820 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8006820:	b580      	push	{r7, lr}
 8006822:	b082      	sub	sp, #8
 8006824:	af00      	add	r7, sp, #0
 8006826:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8006828:	687b      	ldr	r3, [r7, #4]
 800682a:	681b      	ldr	r3, [r3, #0]
 800682c:	691b      	ldr	r3, [r3, #16]
 800682e:	f003 0302 	and.w	r3, r3, #2
 8006832:	2b02      	cmp	r3, #2
 8006834:	d122      	bne.n	800687c <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8006836:	687b      	ldr	r3, [r7, #4]
 8006838:	681b      	ldr	r3, [r3, #0]
 800683a:	68db      	ldr	r3, [r3, #12]
 800683c:	f003 0302 	and.w	r3, r3, #2
 8006840:	2b02      	cmp	r3, #2
 8006842:	d11b      	bne.n	800687c <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8006844:	687b      	ldr	r3, [r7, #4]
 8006846:	681b      	ldr	r3, [r3, #0]
 8006848:	f06f 0202 	mvn.w	r2, #2
 800684c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800684e:	687b      	ldr	r3, [r7, #4]
 8006850:	2201      	movs	r2, #1
 8006852:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006854:	687b      	ldr	r3, [r7, #4]
 8006856:	681b      	ldr	r3, [r3, #0]
 8006858:	699b      	ldr	r3, [r3, #24]
 800685a:	f003 0303 	and.w	r3, r3, #3
 800685e:	2b00      	cmp	r3, #0
 8006860:	d003      	beq.n	800686a <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8006862:	6878      	ldr	r0, [r7, #4]
 8006864:	f000 fbd2 	bl	800700c <HAL_TIM_IC_CaptureCallback>
 8006868:	e005      	b.n	8006876 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800686a:	6878      	ldr	r0, [r7, #4]
 800686c:	f000 fbc4 	bl	8006ff8 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006870:	6878      	ldr	r0, [r7, #4]
 8006872:	f000 fbd5 	bl	8007020 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006876:	687b      	ldr	r3, [r7, #4]
 8006878:	2200      	movs	r2, #0
 800687a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800687c:	687b      	ldr	r3, [r7, #4]
 800687e:	681b      	ldr	r3, [r3, #0]
 8006880:	691b      	ldr	r3, [r3, #16]
 8006882:	f003 0304 	and.w	r3, r3, #4
 8006886:	2b04      	cmp	r3, #4
 8006888:	d122      	bne.n	80068d0 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800688a:	687b      	ldr	r3, [r7, #4]
 800688c:	681b      	ldr	r3, [r3, #0]
 800688e:	68db      	ldr	r3, [r3, #12]
 8006890:	f003 0304 	and.w	r3, r3, #4
 8006894:	2b04      	cmp	r3, #4
 8006896:	d11b      	bne.n	80068d0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8006898:	687b      	ldr	r3, [r7, #4]
 800689a:	681b      	ldr	r3, [r3, #0]
 800689c:	f06f 0204 	mvn.w	r2, #4
 80068a0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80068a2:	687b      	ldr	r3, [r7, #4]
 80068a4:	2202      	movs	r2, #2
 80068a6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80068a8:	687b      	ldr	r3, [r7, #4]
 80068aa:	681b      	ldr	r3, [r3, #0]
 80068ac:	699b      	ldr	r3, [r3, #24]
 80068ae:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80068b2:	2b00      	cmp	r3, #0
 80068b4:	d003      	beq.n	80068be <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80068b6:	6878      	ldr	r0, [r7, #4]
 80068b8:	f000 fba8 	bl	800700c <HAL_TIM_IC_CaptureCallback>
 80068bc:	e005      	b.n	80068ca <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80068be:	6878      	ldr	r0, [r7, #4]
 80068c0:	f000 fb9a 	bl	8006ff8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80068c4:	6878      	ldr	r0, [r7, #4]
 80068c6:	f000 fbab 	bl	8007020 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80068ca:	687b      	ldr	r3, [r7, #4]
 80068cc:	2200      	movs	r2, #0
 80068ce:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80068d0:	687b      	ldr	r3, [r7, #4]
 80068d2:	681b      	ldr	r3, [r3, #0]
 80068d4:	691b      	ldr	r3, [r3, #16]
 80068d6:	f003 0308 	and.w	r3, r3, #8
 80068da:	2b08      	cmp	r3, #8
 80068dc:	d122      	bne.n	8006924 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80068de:	687b      	ldr	r3, [r7, #4]
 80068e0:	681b      	ldr	r3, [r3, #0]
 80068e2:	68db      	ldr	r3, [r3, #12]
 80068e4:	f003 0308 	and.w	r3, r3, #8
 80068e8:	2b08      	cmp	r3, #8
 80068ea:	d11b      	bne.n	8006924 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80068ec:	687b      	ldr	r3, [r7, #4]
 80068ee:	681b      	ldr	r3, [r3, #0]
 80068f0:	f06f 0208 	mvn.w	r2, #8
 80068f4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80068f6:	687b      	ldr	r3, [r7, #4]
 80068f8:	2204      	movs	r2, #4
 80068fa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80068fc:	687b      	ldr	r3, [r7, #4]
 80068fe:	681b      	ldr	r3, [r3, #0]
 8006900:	69db      	ldr	r3, [r3, #28]
 8006902:	f003 0303 	and.w	r3, r3, #3
 8006906:	2b00      	cmp	r3, #0
 8006908:	d003      	beq.n	8006912 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800690a:	6878      	ldr	r0, [r7, #4]
 800690c:	f000 fb7e 	bl	800700c <HAL_TIM_IC_CaptureCallback>
 8006910:	e005      	b.n	800691e <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006912:	6878      	ldr	r0, [r7, #4]
 8006914:	f000 fb70 	bl	8006ff8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006918:	6878      	ldr	r0, [r7, #4]
 800691a:	f000 fb81 	bl	8007020 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800691e:	687b      	ldr	r3, [r7, #4]
 8006920:	2200      	movs	r2, #0
 8006922:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8006924:	687b      	ldr	r3, [r7, #4]
 8006926:	681b      	ldr	r3, [r3, #0]
 8006928:	691b      	ldr	r3, [r3, #16]
 800692a:	f003 0310 	and.w	r3, r3, #16
 800692e:	2b10      	cmp	r3, #16
 8006930:	d122      	bne.n	8006978 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8006932:	687b      	ldr	r3, [r7, #4]
 8006934:	681b      	ldr	r3, [r3, #0]
 8006936:	68db      	ldr	r3, [r3, #12]
 8006938:	f003 0310 	and.w	r3, r3, #16
 800693c:	2b10      	cmp	r3, #16
 800693e:	d11b      	bne.n	8006978 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8006940:	687b      	ldr	r3, [r7, #4]
 8006942:	681b      	ldr	r3, [r3, #0]
 8006944:	f06f 0210 	mvn.w	r2, #16
 8006948:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800694a:	687b      	ldr	r3, [r7, #4]
 800694c:	2208      	movs	r2, #8
 800694e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8006950:	687b      	ldr	r3, [r7, #4]
 8006952:	681b      	ldr	r3, [r3, #0]
 8006954:	69db      	ldr	r3, [r3, #28]
 8006956:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800695a:	2b00      	cmp	r3, #0
 800695c:	d003      	beq.n	8006966 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800695e:	6878      	ldr	r0, [r7, #4]
 8006960:	f000 fb54 	bl	800700c <HAL_TIM_IC_CaptureCallback>
 8006964:	e005      	b.n	8006972 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006966:	6878      	ldr	r0, [r7, #4]
 8006968:	f000 fb46 	bl	8006ff8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800696c:	6878      	ldr	r0, [r7, #4]
 800696e:	f000 fb57 	bl	8007020 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006972:	687b      	ldr	r3, [r7, #4]
 8006974:	2200      	movs	r2, #0
 8006976:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8006978:	687b      	ldr	r3, [r7, #4]
 800697a:	681b      	ldr	r3, [r3, #0]
 800697c:	691b      	ldr	r3, [r3, #16]
 800697e:	f003 0301 	and.w	r3, r3, #1
 8006982:	2b01      	cmp	r3, #1
 8006984:	d10e      	bne.n	80069a4 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8006986:	687b      	ldr	r3, [r7, #4]
 8006988:	681b      	ldr	r3, [r3, #0]
 800698a:	68db      	ldr	r3, [r3, #12]
 800698c:	f003 0301 	and.w	r3, r3, #1
 8006990:	2b01      	cmp	r3, #1
 8006992:	d107      	bne.n	80069a4 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8006994:	687b      	ldr	r3, [r7, #4]
 8006996:	681b      	ldr	r3, [r3, #0]
 8006998:	f06f 0201 	mvn.w	r2, #1
 800699c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800699e:	6878      	ldr	r0, [r7, #4]
 80069a0:	f7fa fef4 	bl	800178c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80069a4:	687b      	ldr	r3, [r7, #4]
 80069a6:	681b      	ldr	r3, [r3, #0]
 80069a8:	691b      	ldr	r3, [r3, #16]
 80069aa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80069ae:	2b80      	cmp	r3, #128	; 0x80
 80069b0:	d10e      	bne.n	80069d0 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80069b2:	687b      	ldr	r3, [r7, #4]
 80069b4:	681b      	ldr	r3, [r3, #0]
 80069b6:	68db      	ldr	r3, [r3, #12]
 80069b8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80069bc:	2b80      	cmp	r3, #128	; 0x80
 80069be:	d107      	bne.n	80069d0 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80069c0:	687b      	ldr	r3, [r7, #4]
 80069c2:	681b      	ldr	r3, [r3, #0]
 80069c4:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80069c8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80069ca:	6878      	ldr	r0, [r7, #4]
 80069cc:	f001 fb22 	bl	8008014 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 80069d0:	687b      	ldr	r3, [r7, #4]
 80069d2:	681b      	ldr	r3, [r3, #0]
 80069d4:	691b      	ldr	r3, [r3, #16]
 80069d6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80069da:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80069de:	d10e      	bne.n	80069fe <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80069e0:	687b      	ldr	r3, [r7, #4]
 80069e2:	681b      	ldr	r3, [r3, #0]
 80069e4:	68db      	ldr	r3, [r3, #12]
 80069e6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80069ea:	2b80      	cmp	r3, #128	; 0x80
 80069ec:	d107      	bne.n	80069fe <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80069ee:	687b      	ldr	r3, [r7, #4]
 80069f0:	681b      	ldr	r3, [r3, #0]
 80069f2:	f46f 7280 	mvn.w	r2, #256	; 0x100
 80069f6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 80069f8:	6878      	ldr	r0, [r7, #4]
 80069fa:	f001 fb15 	bl	8008028 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80069fe:	687b      	ldr	r3, [r7, #4]
 8006a00:	681b      	ldr	r3, [r3, #0]
 8006a02:	691b      	ldr	r3, [r3, #16]
 8006a04:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006a08:	2b40      	cmp	r3, #64	; 0x40
 8006a0a:	d10e      	bne.n	8006a2a <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8006a0c:	687b      	ldr	r3, [r7, #4]
 8006a0e:	681b      	ldr	r3, [r3, #0]
 8006a10:	68db      	ldr	r3, [r3, #12]
 8006a12:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006a16:	2b40      	cmp	r3, #64	; 0x40
 8006a18:	d107      	bne.n	8006a2a <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8006a1a:	687b      	ldr	r3, [r7, #4]
 8006a1c:	681b      	ldr	r3, [r3, #0]
 8006a1e:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8006a22:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8006a24:	6878      	ldr	r0, [r7, #4]
 8006a26:	f000 fb05 	bl	8007034 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8006a2a:	687b      	ldr	r3, [r7, #4]
 8006a2c:	681b      	ldr	r3, [r3, #0]
 8006a2e:	691b      	ldr	r3, [r3, #16]
 8006a30:	f003 0320 	and.w	r3, r3, #32
 8006a34:	2b20      	cmp	r3, #32
 8006a36:	d10e      	bne.n	8006a56 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8006a38:	687b      	ldr	r3, [r7, #4]
 8006a3a:	681b      	ldr	r3, [r3, #0]
 8006a3c:	68db      	ldr	r3, [r3, #12]
 8006a3e:	f003 0320 	and.w	r3, r3, #32
 8006a42:	2b20      	cmp	r3, #32
 8006a44:	d107      	bne.n	8006a56 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8006a46:	687b      	ldr	r3, [r7, #4]
 8006a48:	681b      	ldr	r3, [r3, #0]
 8006a4a:	f06f 0220 	mvn.w	r2, #32
 8006a4e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8006a50:	6878      	ldr	r0, [r7, #4]
 8006a52:	f001 fad5 	bl	8008000 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_IDX) != RESET)
 8006a56:	687b      	ldr	r3, [r7, #4]
 8006a58:	681b      	ldr	r3, [r3, #0]
 8006a5a:	691b      	ldr	r3, [r3, #16]
 8006a5c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8006a60:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006a64:	d10f      	bne.n	8006a86 <HAL_TIM_IRQHandler+0x266>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_IDX) != RESET)
 8006a66:	687b      	ldr	r3, [r7, #4]
 8006a68:	681b      	ldr	r3, [r3, #0]
 8006a6a:	68db      	ldr	r3, [r3, #12]
 8006a6c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8006a70:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006a74:	d107      	bne.n	8006a86 <HAL_TIM_IRQHandler+0x266>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_IDX);
 8006a76:	687b      	ldr	r3, [r7, #4]
 8006a78:	681b      	ldr	r3, [r3, #0]
 8006a7a:	f46f 1280 	mvn.w	r2, #1048576	; 0x100000
 8006a7e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
#else
      HAL_TIMEx_EncoderIndexCallback(htim);
 8006a80:	6878      	ldr	r0, [r7, #4]
 8006a82:	f001 fadb 	bl	800803c <HAL_TIMEx_EncoderIndexCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_DIR) != RESET)
 8006a86:	687b      	ldr	r3, [r7, #4]
 8006a88:	681b      	ldr	r3, [r3, #0]
 8006a8a:	691b      	ldr	r3, [r3, #16]
 8006a8c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8006a90:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8006a94:	d10f      	bne.n	8006ab6 <HAL_TIM_IRQHandler+0x296>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_DIR) != RESET)
 8006a96:	687b      	ldr	r3, [r7, #4]
 8006a98:	681b      	ldr	r3, [r3, #0]
 8006a9a:	68db      	ldr	r3, [r3, #12]
 8006a9c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8006aa0:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8006aa4:	d107      	bne.n	8006ab6 <HAL_TIM_IRQHandler+0x296>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_DIR);
 8006aa6:	687b      	ldr	r3, [r7, #4]
 8006aa8:	681b      	ldr	r3, [r3, #0]
 8006aaa:	f46f 1200 	mvn.w	r2, #2097152	; 0x200000
 8006aae:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
#else
      HAL_TIMEx_DirectionChangeCallback(htim);
 8006ab0:	6878      	ldr	r0, [r7, #4]
 8006ab2:	f001 facd 	bl	8008050 <HAL_TIMEx_DirectionChangeCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_IERR) != RESET)
 8006ab6:	687b      	ldr	r3, [r7, #4]
 8006ab8:	681b      	ldr	r3, [r3, #0]
 8006aba:	691b      	ldr	r3, [r3, #16]
 8006abc:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006ac0:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8006ac4:	d10f      	bne.n	8006ae6 <HAL_TIM_IRQHandler+0x2c6>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_IERR) != RESET)
 8006ac6:	687b      	ldr	r3, [r7, #4]
 8006ac8:	681b      	ldr	r3, [r3, #0]
 8006aca:	68db      	ldr	r3, [r3, #12]
 8006acc:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006ad0:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8006ad4:	d107      	bne.n	8006ae6 <HAL_TIM_IRQHandler+0x2c6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_IERR);
 8006ad6:	687b      	ldr	r3, [r7, #4]
 8006ad8:	681b      	ldr	r3, [r3, #0]
 8006ada:	f46f 0280 	mvn.w	r2, #4194304	; 0x400000
 8006ade:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
#else
      HAL_TIMEx_IndexErrorCallback(htim);
 8006ae0:	6878      	ldr	r0, [r7, #4]
 8006ae2:	f001 fabf 	bl	8008064 <HAL_TIMEx_IndexErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TERR) != RESET)
 8006ae6:	687b      	ldr	r3, [r7, #4]
 8006ae8:	681b      	ldr	r3, [r3, #0]
 8006aea:	691b      	ldr	r3, [r3, #16]
 8006aec:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8006af0:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8006af4:	d10f      	bne.n	8006b16 <HAL_TIM_IRQHandler+0x2f6>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TERR) != RESET)
 8006af6:	687b      	ldr	r3, [r7, #4]
 8006af8:	681b      	ldr	r3, [r3, #0]
 8006afa:	68db      	ldr	r3, [r3, #12]
 8006afc:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8006b00:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8006b04:	d107      	bne.n	8006b16 <HAL_TIM_IRQHandler+0x2f6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_TERR);
 8006b06:	687b      	ldr	r3, [r7, #4]
 8006b08:	681b      	ldr	r3, [r3, #0]
 8006b0a:	f46f 0200 	mvn.w	r2, #8388608	; 0x800000
 8006b0e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
 8006b10:	6878      	ldr	r0, [r7, #4]
 8006b12:	f001 fab1 	bl	8008078 <HAL_TIMEx_TransitionErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8006b16:	bf00      	nop
 8006b18:	3708      	adds	r7, #8
 8006b1a:	46bd      	mov	sp, r7
 8006b1c:	bd80      	pop	{r7, pc}
	...

08006b20 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8006b20:	b580      	push	{r7, lr}
 8006b22:	b086      	sub	sp, #24
 8006b24:	af00      	add	r7, sp, #0
 8006b26:	60f8      	str	r0, [r7, #12]
 8006b28:	60b9      	str	r1, [r7, #8]
 8006b2a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006b2c:	2300      	movs	r3, #0
 8006b2e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8006b30:	68fb      	ldr	r3, [r7, #12]
 8006b32:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006b36:	2b01      	cmp	r3, #1
 8006b38:	d101      	bne.n	8006b3e <HAL_TIM_PWM_ConfigChannel+0x1e>
 8006b3a:	2302      	movs	r3, #2
 8006b3c:	e0ff      	b.n	8006d3e <HAL_TIM_PWM_ConfigChannel+0x21e>
 8006b3e:	68fb      	ldr	r3, [r7, #12]
 8006b40:	2201      	movs	r2, #1
 8006b42:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8006b46:	687b      	ldr	r3, [r7, #4]
 8006b48:	2b14      	cmp	r3, #20
 8006b4a:	f200 80f0 	bhi.w	8006d2e <HAL_TIM_PWM_ConfigChannel+0x20e>
 8006b4e:	a201      	add	r2, pc, #4	; (adr r2, 8006b54 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8006b50:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006b54:	08006ba9 	.word	0x08006ba9
 8006b58:	08006d2f 	.word	0x08006d2f
 8006b5c:	08006d2f 	.word	0x08006d2f
 8006b60:	08006d2f 	.word	0x08006d2f
 8006b64:	08006be9 	.word	0x08006be9
 8006b68:	08006d2f 	.word	0x08006d2f
 8006b6c:	08006d2f 	.word	0x08006d2f
 8006b70:	08006d2f 	.word	0x08006d2f
 8006b74:	08006c2b 	.word	0x08006c2b
 8006b78:	08006d2f 	.word	0x08006d2f
 8006b7c:	08006d2f 	.word	0x08006d2f
 8006b80:	08006d2f 	.word	0x08006d2f
 8006b84:	08006c6b 	.word	0x08006c6b
 8006b88:	08006d2f 	.word	0x08006d2f
 8006b8c:	08006d2f 	.word	0x08006d2f
 8006b90:	08006d2f 	.word	0x08006d2f
 8006b94:	08006cad 	.word	0x08006cad
 8006b98:	08006d2f 	.word	0x08006d2f
 8006b9c:	08006d2f 	.word	0x08006d2f
 8006ba0:	08006d2f 	.word	0x08006d2f
 8006ba4:	08006ced 	.word	0x08006ced
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8006ba8:	68fb      	ldr	r3, [r7, #12]
 8006baa:	681b      	ldr	r3, [r3, #0]
 8006bac:	68b9      	ldr	r1, [r7, #8]
 8006bae:	4618      	mov	r0, r3
 8006bb0:	f000 faf2 	bl	8007198 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8006bb4:	68fb      	ldr	r3, [r7, #12]
 8006bb6:	681b      	ldr	r3, [r3, #0]
 8006bb8:	699a      	ldr	r2, [r3, #24]
 8006bba:	68fb      	ldr	r3, [r7, #12]
 8006bbc:	681b      	ldr	r3, [r3, #0]
 8006bbe:	f042 0208 	orr.w	r2, r2, #8
 8006bc2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8006bc4:	68fb      	ldr	r3, [r7, #12]
 8006bc6:	681b      	ldr	r3, [r3, #0]
 8006bc8:	699a      	ldr	r2, [r3, #24]
 8006bca:	68fb      	ldr	r3, [r7, #12]
 8006bcc:	681b      	ldr	r3, [r3, #0]
 8006bce:	f022 0204 	bic.w	r2, r2, #4
 8006bd2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8006bd4:	68fb      	ldr	r3, [r7, #12]
 8006bd6:	681b      	ldr	r3, [r3, #0]
 8006bd8:	6999      	ldr	r1, [r3, #24]
 8006bda:	68bb      	ldr	r3, [r7, #8]
 8006bdc:	691a      	ldr	r2, [r3, #16]
 8006bde:	68fb      	ldr	r3, [r7, #12]
 8006be0:	681b      	ldr	r3, [r3, #0]
 8006be2:	430a      	orrs	r2, r1
 8006be4:	619a      	str	r2, [r3, #24]
      break;
 8006be6:	e0a5      	b.n	8006d34 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8006be8:	68fb      	ldr	r3, [r7, #12]
 8006bea:	681b      	ldr	r3, [r3, #0]
 8006bec:	68b9      	ldr	r1, [r7, #8]
 8006bee:	4618      	mov	r0, r3
 8006bf0:	f000 fb6c 	bl	80072cc <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8006bf4:	68fb      	ldr	r3, [r7, #12]
 8006bf6:	681b      	ldr	r3, [r3, #0]
 8006bf8:	699a      	ldr	r2, [r3, #24]
 8006bfa:	68fb      	ldr	r3, [r7, #12]
 8006bfc:	681b      	ldr	r3, [r3, #0]
 8006bfe:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006c02:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8006c04:	68fb      	ldr	r3, [r7, #12]
 8006c06:	681b      	ldr	r3, [r3, #0]
 8006c08:	699a      	ldr	r2, [r3, #24]
 8006c0a:	68fb      	ldr	r3, [r7, #12]
 8006c0c:	681b      	ldr	r3, [r3, #0]
 8006c0e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006c12:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8006c14:	68fb      	ldr	r3, [r7, #12]
 8006c16:	681b      	ldr	r3, [r3, #0]
 8006c18:	6999      	ldr	r1, [r3, #24]
 8006c1a:	68bb      	ldr	r3, [r7, #8]
 8006c1c:	691b      	ldr	r3, [r3, #16]
 8006c1e:	021a      	lsls	r2, r3, #8
 8006c20:	68fb      	ldr	r3, [r7, #12]
 8006c22:	681b      	ldr	r3, [r3, #0]
 8006c24:	430a      	orrs	r2, r1
 8006c26:	619a      	str	r2, [r3, #24]
      break;
 8006c28:	e084      	b.n	8006d34 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8006c2a:	68fb      	ldr	r3, [r7, #12]
 8006c2c:	681b      	ldr	r3, [r3, #0]
 8006c2e:	68b9      	ldr	r1, [r7, #8]
 8006c30:	4618      	mov	r0, r3
 8006c32:	f000 fbdf 	bl	80073f4 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8006c36:	68fb      	ldr	r3, [r7, #12]
 8006c38:	681b      	ldr	r3, [r3, #0]
 8006c3a:	69da      	ldr	r2, [r3, #28]
 8006c3c:	68fb      	ldr	r3, [r7, #12]
 8006c3e:	681b      	ldr	r3, [r3, #0]
 8006c40:	f042 0208 	orr.w	r2, r2, #8
 8006c44:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8006c46:	68fb      	ldr	r3, [r7, #12]
 8006c48:	681b      	ldr	r3, [r3, #0]
 8006c4a:	69da      	ldr	r2, [r3, #28]
 8006c4c:	68fb      	ldr	r3, [r7, #12]
 8006c4e:	681b      	ldr	r3, [r3, #0]
 8006c50:	f022 0204 	bic.w	r2, r2, #4
 8006c54:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8006c56:	68fb      	ldr	r3, [r7, #12]
 8006c58:	681b      	ldr	r3, [r3, #0]
 8006c5a:	69d9      	ldr	r1, [r3, #28]
 8006c5c:	68bb      	ldr	r3, [r7, #8]
 8006c5e:	691a      	ldr	r2, [r3, #16]
 8006c60:	68fb      	ldr	r3, [r7, #12]
 8006c62:	681b      	ldr	r3, [r3, #0]
 8006c64:	430a      	orrs	r2, r1
 8006c66:	61da      	str	r2, [r3, #28]
      break;
 8006c68:	e064      	b.n	8006d34 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8006c6a:	68fb      	ldr	r3, [r7, #12]
 8006c6c:	681b      	ldr	r3, [r3, #0]
 8006c6e:	68b9      	ldr	r1, [r7, #8]
 8006c70:	4618      	mov	r0, r3
 8006c72:	f000 fc51 	bl	8007518 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8006c76:	68fb      	ldr	r3, [r7, #12]
 8006c78:	681b      	ldr	r3, [r3, #0]
 8006c7a:	69da      	ldr	r2, [r3, #28]
 8006c7c:	68fb      	ldr	r3, [r7, #12]
 8006c7e:	681b      	ldr	r3, [r3, #0]
 8006c80:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006c84:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8006c86:	68fb      	ldr	r3, [r7, #12]
 8006c88:	681b      	ldr	r3, [r3, #0]
 8006c8a:	69da      	ldr	r2, [r3, #28]
 8006c8c:	68fb      	ldr	r3, [r7, #12]
 8006c8e:	681b      	ldr	r3, [r3, #0]
 8006c90:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006c94:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8006c96:	68fb      	ldr	r3, [r7, #12]
 8006c98:	681b      	ldr	r3, [r3, #0]
 8006c9a:	69d9      	ldr	r1, [r3, #28]
 8006c9c:	68bb      	ldr	r3, [r7, #8]
 8006c9e:	691b      	ldr	r3, [r3, #16]
 8006ca0:	021a      	lsls	r2, r3, #8
 8006ca2:	68fb      	ldr	r3, [r7, #12]
 8006ca4:	681b      	ldr	r3, [r3, #0]
 8006ca6:	430a      	orrs	r2, r1
 8006ca8:	61da      	str	r2, [r3, #28]
      break;
 8006caa:	e043      	b.n	8006d34 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8006cac:	68fb      	ldr	r3, [r7, #12]
 8006cae:	681b      	ldr	r3, [r3, #0]
 8006cb0:	68b9      	ldr	r1, [r7, #8]
 8006cb2:	4618      	mov	r0, r3
 8006cb4:	f000 fcc4 	bl	8007640 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8006cb8:	68fb      	ldr	r3, [r7, #12]
 8006cba:	681b      	ldr	r3, [r3, #0]
 8006cbc:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8006cbe:	68fb      	ldr	r3, [r7, #12]
 8006cc0:	681b      	ldr	r3, [r3, #0]
 8006cc2:	f042 0208 	orr.w	r2, r2, #8
 8006cc6:	651a      	str	r2, [r3, #80]	; 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8006cc8:	68fb      	ldr	r3, [r7, #12]
 8006cca:	681b      	ldr	r3, [r3, #0]
 8006ccc:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8006cce:	68fb      	ldr	r3, [r7, #12]
 8006cd0:	681b      	ldr	r3, [r3, #0]
 8006cd2:	f022 0204 	bic.w	r2, r2, #4
 8006cd6:	651a      	str	r2, [r3, #80]	; 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8006cd8:	68fb      	ldr	r3, [r7, #12]
 8006cda:	681b      	ldr	r3, [r3, #0]
 8006cdc:	6d19      	ldr	r1, [r3, #80]	; 0x50
 8006cde:	68bb      	ldr	r3, [r7, #8]
 8006ce0:	691a      	ldr	r2, [r3, #16]
 8006ce2:	68fb      	ldr	r3, [r7, #12]
 8006ce4:	681b      	ldr	r3, [r3, #0]
 8006ce6:	430a      	orrs	r2, r1
 8006ce8:	651a      	str	r2, [r3, #80]	; 0x50
      break;
 8006cea:	e023      	b.n	8006d34 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8006cec:	68fb      	ldr	r3, [r7, #12]
 8006cee:	681b      	ldr	r3, [r3, #0]
 8006cf0:	68b9      	ldr	r1, [r7, #8]
 8006cf2:	4618      	mov	r0, r3
 8006cf4:	f000 fd0e 	bl	8007714 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8006cf8:	68fb      	ldr	r3, [r7, #12]
 8006cfa:	681b      	ldr	r3, [r3, #0]
 8006cfc:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8006cfe:	68fb      	ldr	r3, [r7, #12]
 8006d00:	681b      	ldr	r3, [r3, #0]
 8006d02:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006d06:	651a      	str	r2, [r3, #80]	; 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8006d08:	68fb      	ldr	r3, [r7, #12]
 8006d0a:	681b      	ldr	r3, [r3, #0]
 8006d0c:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8006d0e:	68fb      	ldr	r3, [r7, #12]
 8006d10:	681b      	ldr	r3, [r3, #0]
 8006d12:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006d16:	651a      	str	r2, [r3, #80]	; 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8006d18:	68fb      	ldr	r3, [r7, #12]
 8006d1a:	681b      	ldr	r3, [r3, #0]
 8006d1c:	6d19      	ldr	r1, [r3, #80]	; 0x50
 8006d1e:	68bb      	ldr	r3, [r7, #8]
 8006d20:	691b      	ldr	r3, [r3, #16]
 8006d22:	021a      	lsls	r2, r3, #8
 8006d24:	68fb      	ldr	r3, [r7, #12]
 8006d26:	681b      	ldr	r3, [r3, #0]
 8006d28:	430a      	orrs	r2, r1
 8006d2a:	651a      	str	r2, [r3, #80]	; 0x50
      break;
 8006d2c:	e002      	b.n	8006d34 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 8006d2e:	2301      	movs	r3, #1
 8006d30:	75fb      	strb	r3, [r7, #23]
      break;
 8006d32:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8006d34:	68fb      	ldr	r3, [r7, #12]
 8006d36:	2200      	movs	r2, #0
 8006d38:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8006d3c:	7dfb      	ldrb	r3, [r7, #23]
}
 8006d3e:	4618      	mov	r0, r3
 8006d40:	3718      	adds	r7, #24
 8006d42:	46bd      	mov	sp, r7
 8006d44:	bd80      	pop	{r7, pc}
 8006d46:	bf00      	nop

08006d48 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8006d48:	b580      	push	{r7, lr}
 8006d4a:	b084      	sub	sp, #16
 8006d4c:	af00      	add	r7, sp, #0
 8006d4e:	6078      	str	r0, [r7, #4]
 8006d50:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006d52:	2300      	movs	r3, #0
 8006d54:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8006d56:	687b      	ldr	r3, [r7, #4]
 8006d58:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006d5c:	2b01      	cmp	r3, #1
 8006d5e:	d101      	bne.n	8006d64 <HAL_TIM_ConfigClockSource+0x1c>
 8006d60:	2302      	movs	r3, #2
 8006d62:	e0f6      	b.n	8006f52 <HAL_TIM_ConfigClockSource+0x20a>
 8006d64:	687b      	ldr	r3, [r7, #4]
 8006d66:	2201      	movs	r2, #1
 8006d68:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8006d6c:	687b      	ldr	r3, [r7, #4]
 8006d6e:	2202      	movs	r2, #2
 8006d70:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8006d74:	687b      	ldr	r3, [r7, #4]
 8006d76:	681b      	ldr	r3, [r3, #0]
 8006d78:	689b      	ldr	r3, [r3, #8]
 8006d7a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8006d7c:	68bb      	ldr	r3, [r7, #8]
 8006d7e:	f423 1344 	bic.w	r3, r3, #3211264	; 0x310000
 8006d82:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8006d86:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006d88:	68bb      	ldr	r3, [r7, #8]
 8006d8a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8006d8e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8006d90:	687b      	ldr	r3, [r7, #4]
 8006d92:	681b      	ldr	r3, [r3, #0]
 8006d94:	68ba      	ldr	r2, [r7, #8]
 8006d96:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8006d98:	683b      	ldr	r3, [r7, #0]
 8006d9a:	681b      	ldr	r3, [r3, #0]
 8006d9c:	4a6f      	ldr	r2, [pc, #444]	; (8006f5c <HAL_TIM_ConfigClockSource+0x214>)
 8006d9e:	4293      	cmp	r3, r2
 8006da0:	f000 80c1 	beq.w	8006f26 <HAL_TIM_ConfigClockSource+0x1de>
 8006da4:	4a6d      	ldr	r2, [pc, #436]	; (8006f5c <HAL_TIM_ConfigClockSource+0x214>)
 8006da6:	4293      	cmp	r3, r2
 8006da8:	f200 80c6 	bhi.w	8006f38 <HAL_TIM_ConfigClockSource+0x1f0>
 8006dac:	4a6c      	ldr	r2, [pc, #432]	; (8006f60 <HAL_TIM_ConfigClockSource+0x218>)
 8006dae:	4293      	cmp	r3, r2
 8006db0:	f000 80b9 	beq.w	8006f26 <HAL_TIM_ConfigClockSource+0x1de>
 8006db4:	4a6a      	ldr	r2, [pc, #424]	; (8006f60 <HAL_TIM_ConfigClockSource+0x218>)
 8006db6:	4293      	cmp	r3, r2
 8006db8:	f200 80be 	bhi.w	8006f38 <HAL_TIM_ConfigClockSource+0x1f0>
 8006dbc:	4a69      	ldr	r2, [pc, #420]	; (8006f64 <HAL_TIM_ConfigClockSource+0x21c>)
 8006dbe:	4293      	cmp	r3, r2
 8006dc0:	f000 80b1 	beq.w	8006f26 <HAL_TIM_ConfigClockSource+0x1de>
 8006dc4:	4a67      	ldr	r2, [pc, #412]	; (8006f64 <HAL_TIM_ConfigClockSource+0x21c>)
 8006dc6:	4293      	cmp	r3, r2
 8006dc8:	f200 80b6 	bhi.w	8006f38 <HAL_TIM_ConfigClockSource+0x1f0>
 8006dcc:	4a66      	ldr	r2, [pc, #408]	; (8006f68 <HAL_TIM_ConfigClockSource+0x220>)
 8006dce:	4293      	cmp	r3, r2
 8006dd0:	f000 80a9 	beq.w	8006f26 <HAL_TIM_ConfigClockSource+0x1de>
 8006dd4:	4a64      	ldr	r2, [pc, #400]	; (8006f68 <HAL_TIM_ConfigClockSource+0x220>)
 8006dd6:	4293      	cmp	r3, r2
 8006dd8:	f200 80ae 	bhi.w	8006f38 <HAL_TIM_ConfigClockSource+0x1f0>
 8006ddc:	4a63      	ldr	r2, [pc, #396]	; (8006f6c <HAL_TIM_ConfigClockSource+0x224>)
 8006dde:	4293      	cmp	r3, r2
 8006de0:	f000 80a1 	beq.w	8006f26 <HAL_TIM_ConfigClockSource+0x1de>
 8006de4:	4a61      	ldr	r2, [pc, #388]	; (8006f6c <HAL_TIM_ConfigClockSource+0x224>)
 8006de6:	4293      	cmp	r3, r2
 8006de8:	f200 80a6 	bhi.w	8006f38 <HAL_TIM_ConfigClockSource+0x1f0>
 8006dec:	4a60      	ldr	r2, [pc, #384]	; (8006f70 <HAL_TIM_ConfigClockSource+0x228>)
 8006dee:	4293      	cmp	r3, r2
 8006df0:	f000 8099 	beq.w	8006f26 <HAL_TIM_ConfigClockSource+0x1de>
 8006df4:	4a5e      	ldr	r2, [pc, #376]	; (8006f70 <HAL_TIM_ConfigClockSource+0x228>)
 8006df6:	4293      	cmp	r3, r2
 8006df8:	f200 809e 	bhi.w	8006f38 <HAL_TIM_ConfigClockSource+0x1f0>
 8006dfc:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 8006e00:	f000 8091 	beq.w	8006f26 <HAL_TIM_ConfigClockSource+0x1de>
 8006e04:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 8006e08:	f200 8096 	bhi.w	8006f38 <HAL_TIM_ConfigClockSource+0x1f0>
 8006e0c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006e10:	f000 8089 	beq.w	8006f26 <HAL_TIM_ConfigClockSource+0x1de>
 8006e14:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006e18:	f200 808e 	bhi.w	8006f38 <HAL_TIM_ConfigClockSource+0x1f0>
 8006e1c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006e20:	d03e      	beq.n	8006ea0 <HAL_TIM_ConfigClockSource+0x158>
 8006e22:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006e26:	f200 8087 	bhi.w	8006f38 <HAL_TIM_ConfigClockSource+0x1f0>
 8006e2a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006e2e:	f000 8086 	beq.w	8006f3e <HAL_TIM_ConfigClockSource+0x1f6>
 8006e32:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006e36:	d87f      	bhi.n	8006f38 <HAL_TIM_ConfigClockSource+0x1f0>
 8006e38:	2b70      	cmp	r3, #112	; 0x70
 8006e3a:	d01a      	beq.n	8006e72 <HAL_TIM_ConfigClockSource+0x12a>
 8006e3c:	2b70      	cmp	r3, #112	; 0x70
 8006e3e:	d87b      	bhi.n	8006f38 <HAL_TIM_ConfigClockSource+0x1f0>
 8006e40:	2b60      	cmp	r3, #96	; 0x60
 8006e42:	d050      	beq.n	8006ee6 <HAL_TIM_ConfigClockSource+0x19e>
 8006e44:	2b60      	cmp	r3, #96	; 0x60
 8006e46:	d877      	bhi.n	8006f38 <HAL_TIM_ConfigClockSource+0x1f0>
 8006e48:	2b50      	cmp	r3, #80	; 0x50
 8006e4a:	d03c      	beq.n	8006ec6 <HAL_TIM_ConfigClockSource+0x17e>
 8006e4c:	2b50      	cmp	r3, #80	; 0x50
 8006e4e:	d873      	bhi.n	8006f38 <HAL_TIM_ConfigClockSource+0x1f0>
 8006e50:	2b40      	cmp	r3, #64	; 0x40
 8006e52:	d058      	beq.n	8006f06 <HAL_TIM_ConfigClockSource+0x1be>
 8006e54:	2b40      	cmp	r3, #64	; 0x40
 8006e56:	d86f      	bhi.n	8006f38 <HAL_TIM_ConfigClockSource+0x1f0>
 8006e58:	2b30      	cmp	r3, #48	; 0x30
 8006e5a:	d064      	beq.n	8006f26 <HAL_TIM_ConfigClockSource+0x1de>
 8006e5c:	2b30      	cmp	r3, #48	; 0x30
 8006e5e:	d86b      	bhi.n	8006f38 <HAL_TIM_ConfigClockSource+0x1f0>
 8006e60:	2b20      	cmp	r3, #32
 8006e62:	d060      	beq.n	8006f26 <HAL_TIM_ConfigClockSource+0x1de>
 8006e64:	2b20      	cmp	r3, #32
 8006e66:	d867      	bhi.n	8006f38 <HAL_TIM_ConfigClockSource+0x1f0>
 8006e68:	2b00      	cmp	r3, #0
 8006e6a:	d05c      	beq.n	8006f26 <HAL_TIM_ConfigClockSource+0x1de>
 8006e6c:	2b10      	cmp	r3, #16
 8006e6e:	d05a      	beq.n	8006f26 <HAL_TIM_ConfigClockSource+0x1de>
 8006e70:	e062      	b.n	8006f38 <HAL_TIM_ConfigClockSource+0x1f0>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006e72:	687b      	ldr	r3, [r7, #4]
 8006e74:	6818      	ldr	r0, [r3, #0]
 8006e76:	683b      	ldr	r3, [r7, #0]
 8006e78:	6899      	ldr	r1, [r3, #8]
 8006e7a:	683b      	ldr	r3, [r7, #0]
 8006e7c:	685a      	ldr	r2, [r3, #4]
 8006e7e:	683b      	ldr	r3, [r7, #0]
 8006e80:	68db      	ldr	r3, [r3, #12]
 8006e82:	f000 fe0f 	bl	8007aa4 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8006e86:	687b      	ldr	r3, [r7, #4]
 8006e88:	681b      	ldr	r3, [r3, #0]
 8006e8a:	689b      	ldr	r3, [r3, #8]
 8006e8c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8006e8e:	68bb      	ldr	r3, [r7, #8]
 8006e90:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8006e94:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8006e96:	687b      	ldr	r3, [r7, #4]
 8006e98:	681b      	ldr	r3, [r3, #0]
 8006e9a:	68ba      	ldr	r2, [r7, #8]
 8006e9c:	609a      	str	r2, [r3, #8]
      break;
 8006e9e:	e04f      	b.n	8006f40 <HAL_TIM_ConfigClockSource+0x1f8>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006ea0:	687b      	ldr	r3, [r7, #4]
 8006ea2:	6818      	ldr	r0, [r3, #0]
 8006ea4:	683b      	ldr	r3, [r7, #0]
 8006ea6:	6899      	ldr	r1, [r3, #8]
 8006ea8:	683b      	ldr	r3, [r7, #0]
 8006eaa:	685a      	ldr	r2, [r3, #4]
 8006eac:	683b      	ldr	r3, [r7, #0]
 8006eae:	68db      	ldr	r3, [r3, #12]
 8006eb0:	f000 fdf8 	bl	8007aa4 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8006eb4:	687b      	ldr	r3, [r7, #4]
 8006eb6:	681b      	ldr	r3, [r3, #0]
 8006eb8:	689a      	ldr	r2, [r3, #8]
 8006eba:	687b      	ldr	r3, [r7, #4]
 8006ebc:	681b      	ldr	r3, [r3, #0]
 8006ebe:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8006ec2:	609a      	str	r2, [r3, #8]
      break;
 8006ec4:	e03c      	b.n	8006f40 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006ec6:	687b      	ldr	r3, [r7, #4]
 8006ec8:	6818      	ldr	r0, [r3, #0]
 8006eca:	683b      	ldr	r3, [r7, #0]
 8006ecc:	6859      	ldr	r1, [r3, #4]
 8006ece:	683b      	ldr	r3, [r7, #0]
 8006ed0:	68db      	ldr	r3, [r3, #12]
 8006ed2:	461a      	mov	r2, r3
 8006ed4:	f000 fd6a 	bl	80079ac <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8006ed8:	687b      	ldr	r3, [r7, #4]
 8006eda:	681b      	ldr	r3, [r3, #0]
 8006edc:	2150      	movs	r1, #80	; 0x50
 8006ede:	4618      	mov	r0, r3
 8006ee0:	f000 fdc3 	bl	8007a6a <TIM_ITRx_SetConfig>
      break;
 8006ee4:	e02c      	b.n	8006f40 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8006ee6:	687b      	ldr	r3, [r7, #4]
 8006ee8:	6818      	ldr	r0, [r3, #0]
 8006eea:	683b      	ldr	r3, [r7, #0]
 8006eec:	6859      	ldr	r1, [r3, #4]
 8006eee:	683b      	ldr	r3, [r7, #0]
 8006ef0:	68db      	ldr	r3, [r3, #12]
 8006ef2:	461a      	mov	r2, r3
 8006ef4:	f000 fd89 	bl	8007a0a <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8006ef8:	687b      	ldr	r3, [r7, #4]
 8006efa:	681b      	ldr	r3, [r3, #0]
 8006efc:	2160      	movs	r1, #96	; 0x60
 8006efe:	4618      	mov	r0, r3
 8006f00:	f000 fdb3 	bl	8007a6a <TIM_ITRx_SetConfig>
      break;
 8006f04:	e01c      	b.n	8006f40 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006f06:	687b      	ldr	r3, [r7, #4]
 8006f08:	6818      	ldr	r0, [r3, #0]
 8006f0a:	683b      	ldr	r3, [r7, #0]
 8006f0c:	6859      	ldr	r1, [r3, #4]
 8006f0e:	683b      	ldr	r3, [r7, #0]
 8006f10:	68db      	ldr	r3, [r3, #12]
 8006f12:	461a      	mov	r2, r3
 8006f14:	f000 fd4a 	bl	80079ac <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8006f18:	687b      	ldr	r3, [r7, #4]
 8006f1a:	681b      	ldr	r3, [r3, #0]
 8006f1c:	2140      	movs	r1, #64	; 0x40
 8006f1e:	4618      	mov	r0, r3
 8006f20:	f000 fda3 	bl	8007a6a <TIM_ITRx_SetConfig>
      break;
 8006f24:	e00c      	b.n	8006f40 <HAL_TIM_ConfigClockSource+0x1f8>
    case TIM_CLOCKSOURCE_ITR11:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_INSTANCE((htim->Instance), sClockSourceConfig->ClockSource));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8006f26:	687b      	ldr	r3, [r7, #4]
 8006f28:	681a      	ldr	r2, [r3, #0]
 8006f2a:	683b      	ldr	r3, [r7, #0]
 8006f2c:	681b      	ldr	r3, [r3, #0]
 8006f2e:	4619      	mov	r1, r3
 8006f30:	4610      	mov	r0, r2
 8006f32:	f000 fd9a 	bl	8007a6a <TIM_ITRx_SetConfig>
      break;
 8006f36:	e003      	b.n	8006f40 <HAL_TIM_ConfigClockSource+0x1f8>
    }

    default:
      status = HAL_ERROR;
 8006f38:	2301      	movs	r3, #1
 8006f3a:	73fb      	strb	r3, [r7, #15]
      break;
 8006f3c:	e000      	b.n	8006f40 <HAL_TIM_ConfigClockSource+0x1f8>
      break;
 8006f3e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8006f40:	687b      	ldr	r3, [r7, #4]
 8006f42:	2201      	movs	r2, #1
 8006f44:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006f48:	687b      	ldr	r3, [r7, #4]
 8006f4a:	2200      	movs	r2, #0
 8006f4c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8006f50:	7bfb      	ldrb	r3, [r7, #15]
}
 8006f52:	4618      	mov	r0, r3
 8006f54:	3710      	adds	r7, #16
 8006f56:	46bd      	mov	sp, r7
 8006f58:	bd80      	pop	{r7, pc}
 8006f5a:	bf00      	nop
 8006f5c:	00100070 	.word	0x00100070
 8006f60:	00100060 	.word	0x00100060
 8006f64:	00100050 	.word	0x00100050
 8006f68:	00100040 	.word	0x00100040
 8006f6c:	00100030 	.word	0x00100030
 8006f70:	00100020 	.word	0x00100020

08006f74 <HAL_TIM_SlaveConfigSynchro>:
  *         timer input or external trigger input) and the Slave mode
  *         (Disable, Reset, Gated, Trigger, External clock mode 1, Reset + Trigger, Gated + Reset).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_SlaveConfigSynchro(TIM_HandleTypeDef *htim, TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 8006f74:	b580      	push	{r7, lr}
 8006f76:	b082      	sub	sp, #8
 8006f78:	af00      	add	r7, sp, #0
 8006f7a:	6078      	str	r0, [r7, #4]
 8006f7c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_SLAVE_INSTANCE(htim->Instance));
  assert_param(IS_TIM_SLAVE_MODE(sSlaveConfig->SlaveMode));
  assert_param(IS_TIM_TRIGGER_INSTANCE(htim->Instance, sSlaveConfig->InputTrigger));

  __HAL_LOCK(htim);
 8006f7e:	687b      	ldr	r3, [r7, #4]
 8006f80:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006f84:	2b01      	cmp	r3, #1
 8006f86:	d101      	bne.n	8006f8c <HAL_TIM_SlaveConfigSynchro+0x18>
 8006f88:	2302      	movs	r3, #2
 8006f8a:	e031      	b.n	8006ff0 <HAL_TIM_SlaveConfigSynchro+0x7c>
 8006f8c:	687b      	ldr	r3, [r7, #4]
 8006f8e:	2201      	movs	r2, #1
 8006f90:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8006f94:	687b      	ldr	r3, [r7, #4]
 8006f96:	2202      	movs	r2, #2
 8006f98:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  if (TIM_SlaveTimer_SetConfig(htim, sSlaveConfig) != HAL_OK)
 8006f9c:	6839      	ldr	r1, [r7, #0]
 8006f9e:	6878      	ldr	r0, [r7, #4]
 8006fa0:	f000 fc24 	bl	80077ec <TIM_SlaveTimer_SetConfig>
 8006fa4:	4603      	mov	r3, r0
 8006fa6:	2b00      	cmp	r3, #0
 8006fa8:	d009      	beq.n	8006fbe <HAL_TIM_SlaveConfigSynchro+0x4a>
  {
    htim->State = HAL_TIM_STATE_READY;
 8006faa:	687b      	ldr	r3, [r7, #4]
 8006fac:	2201      	movs	r2, #1
 8006fae:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    __HAL_UNLOCK(htim);
 8006fb2:	687b      	ldr	r3, [r7, #4]
 8006fb4:	2200      	movs	r2, #0
 8006fb6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    return HAL_ERROR;
 8006fba:	2301      	movs	r3, #1
 8006fbc:	e018      	b.n	8006ff0 <HAL_TIM_SlaveConfigSynchro+0x7c>
  }

  /* Disable Trigger Interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER);
 8006fbe:	687b      	ldr	r3, [r7, #4]
 8006fc0:	681b      	ldr	r3, [r3, #0]
 8006fc2:	68da      	ldr	r2, [r3, #12]
 8006fc4:	687b      	ldr	r3, [r7, #4]
 8006fc6:	681b      	ldr	r3, [r3, #0]
 8006fc8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006fcc:	60da      	str	r2, [r3, #12]

  /* Disable Trigger DMA request */
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 8006fce:	687b      	ldr	r3, [r7, #4]
 8006fd0:	681b      	ldr	r3, [r3, #0]
 8006fd2:	68da      	ldr	r2, [r3, #12]
 8006fd4:	687b      	ldr	r3, [r7, #4]
 8006fd6:	681b      	ldr	r3, [r3, #0]
 8006fd8:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8006fdc:	60da      	str	r2, [r3, #12]

  htim->State = HAL_TIM_STATE_READY;
 8006fde:	687b      	ldr	r3, [r7, #4]
 8006fe0:	2201      	movs	r2, #1
 8006fe2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006fe6:	687b      	ldr	r3, [r7, #4]
 8006fe8:	2200      	movs	r2, #0
 8006fea:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006fee:	2300      	movs	r3, #0
}
 8006ff0:	4618      	mov	r0, r3
 8006ff2:	3708      	adds	r7, #8
 8006ff4:	46bd      	mov	sp, r7
 8006ff6:	bd80      	pop	{r7, pc}

08006ff8 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006ff8:	b480      	push	{r7}
 8006ffa:	b083      	sub	sp, #12
 8006ffc:	af00      	add	r7, sp, #0
 8006ffe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8007000:	bf00      	nop
 8007002:	370c      	adds	r7, #12
 8007004:	46bd      	mov	sp, r7
 8007006:	f85d 7b04 	ldr.w	r7, [sp], #4
 800700a:	4770      	bx	lr

0800700c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800700c:	b480      	push	{r7}
 800700e:	b083      	sub	sp, #12
 8007010:	af00      	add	r7, sp, #0
 8007012:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8007014:	bf00      	nop
 8007016:	370c      	adds	r7, #12
 8007018:	46bd      	mov	sp, r7
 800701a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800701e:	4770      	bx	lr

08007020 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8007020:	b480      	push	{r7}
 8007022:	b083      	sub	sp, #12
 8007024:	af00      	add	r7, sp, #0
 8007026:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8007028:	bf00      	nop
 800702a:	370c      	adds	r7, #12
 800702c:	46bd      	mov	sp, r7
 800702e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007032:	4770      	bx	lr

08007034 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8007034:	b480      	push	{r7}
 8007036:	b083      	sub	sp, #12
 8007038:	af00      	add	r7, sp, #0
 800703a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800703c:	bf00      	nop
 800703e:	370c      	adds	r7, #12
 8007040:	46bd      	mov	sp, r7
 8007042:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007046:	4770      	bx	lr

08007048 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8007048:	b480      	push	{r7}
 800704a:	b085      	sub	sp, #20
 800704c:	af00      	add	r7, sp, #0
 800704e:	6078      	str	r0, [r7, #4]
 8007050:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8007052:	687b      	ldr	r3, [r7, #4]
 8007054:	681b      	ldr	r3, [r3, #0]
 8007056:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007058:	687b      	ldr	r3, [r7, #4]
 800705a:	4a46      	ldr	r2, [pc, #280]	; (8007174 <TIM_Base_SetConfig+0x12c>)
 800705c:	4293      	cmp	r3, r2
 800705e:	d017      	beq.n	8007090 <TIM_Base_SetConfig+0x48>
 8007060:	687b      	ldr	r3, [r7, #4]
 8007062:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007066:	d013      	beq.n	8007090 <TIM_Base_SetConfig+0x48>
 8007068:	687b      	ldr	r3, [r7, #4]
 800706a:	4a43      	ldr	r2, [pc, #268]	; (8007178 <TIM_Base_SetConfig+0x130>)
 800706c:	4293      	cmp	r3, r2
 800706e:	d00f      	beq.n	8007090 <TIM_Base_SetConfig+0x48>
 8007070:	687b      	ldr	r3, [r7, #4]
 8007072:	4a42      	ldr	r2, [pc, #264]	; (800717c <TIM_Base_SetConfig+0x134>)
 8007074:	4293      	cmp	r3, r2
 8007076:	d00b      	beq.n	8007090 <TIM_Base_SetConfig+0x48>
 8007078:	687b      	ldr	r3, [r7, #4]
 800707a:	4a41      	ldr	r2, [pc, #260]	; (8007180 <TIM_Base_SetConfig+0x138>)
 800707c:	4293      	cmp	r3, r2
 800707e:	d007      	beq.n	8007090 <TIM_Base_SetConfig+0x48>
 8007080:	687b      	ldr	r3, [r7, #4]
 8007082:	4a40      	ldr	r2, [pc, #256]	; (8007184 <TIM_Base_SetConfig+0x13c>)
 8007084:	4293      	cmp	r3, r2
 8007086:	d003      	beq.n	8007090 <TIM_Base_SetConfig+0x48>
 8007088:	687b      	ldr	r3, [r7, #4]
 800708a:	4a3f      	ldr	r2, [pc, #252]	; (8007188 <TIM_Base_SetConfig+0x140>)
 800708c:	4293      	cmp	r3, r2
 800708e:	d108      	bne.n	80070a2 <TIM_Base_SetConfig+0x5a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007090:	68fb      	ldr	r3, [r7, #12]
 8007092:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007096:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8007098:	683b      	ldr	r3, [r7, #0]
 800709a:	685b      	ldr	r3, [r3, #4]
 800709c:	68fa      	ldr	r2, [r7, #12]
 800709e:	4313      	orrs	r3, r2
 80070a0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80070a2:	687b      	ldr	r3, [r7, #4]
 80070a4:	4a33      	ldr	r2, [pc, #204]	; (8007174 <TIM_Base_SetConfig+0x12c>)
 80070a6:	4293      	cmp	r3, r2
 80070a8:	d023      	beq.n	80070f2 <TIM_Base_SetConfig+0xaa>
 80070aa:	687b      	ldr	r3, [r7, #4]
 80070ac:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80070b0:	d01f      	beq.n	80070f2 <TIM_Base_SetConfig+0xaa>
 80070b2:	687b      	ldr	r3, [r7, #4]
 80070b4:	4a30      	ldr	r2, [pc, #192]	; (8007178 <TIM_Base_SetConfig+0x130>)
 80070b6:	4293      	cmp	r3, r2
 80070b8:	d01b      	beq.n	80070f2 <TIM_Base_SetConfig+0xaa>
 80070ba:	687b      	ldr	r3, [r7, #4]
 80070bc:	4a2f      	ldr	r2, [pc, #188]	; (800717c <TIM_Base_SetConfig+0x134>)
 80070be:	4293      	cmp	r3, r2
 80070c0:	d017      	beq.n	80070f2 <TIM_Base_SetConfig+0xaa>
 80070c2:	687b      	ldr	r3, [r7, #4]
 80070c4:	4a2e      	ldr	r2, [pc, #184]	; (8007180 <TIM_Base_SetConfig+0x138>)
 80070c6:	4293      	cmp	r3, r2
 80070c8:	d013      	beq.n	80070f2 <TIM_Base_SetConfig+0xaa>
 80070ca:	687b      	ldr	r3, [r7, #4]
 80070cc:	4a2d      	ldr	r2, [pc, #180]	; (8007184 <TIM_Base_SetConfig+0x13c>)
 80070ce:	4293      	cmp	r3, r2
 80070d0:	d00f      	beq.n	80070f2 <TIM_Base_SetConfig+0xaa>
 80070d2:	687b      	ldr	r3, [r7, #4]
 80070d4:	4a2d      	ldr	r2, [pc, #180]	; (800718c <TIM_Base_SetConfig+0x144>)
 80070d6:	4293      	cmp	r3, r2
 80070d8:	d00b      	beq.n	80070f2 <TIM_Base_SetConfig+0xaa>
 80070da:	687b      	ldr	r3, [r7, #4]
 80070dc:	4a2c      	ldr	r2, [pc, #176]	; (8007190 <TIM_Base_SetConfig+0x148>)
 80070de:	4293      	cmp	r3, r2
 80070e0:	d007      	beq.n	80070f2 <TIM_Base_SetConfig+0xaa>
 80070e2:	687b      	ldr	r3, [r7, #4]
 80070e4:	4a2b      	ldr	r2, [pc, #172]	; (8007194 <TIM_Base_SetConfig+0x14c>)
 80070e6:	4293      	cmp	r3, r2
 80070e8:	d003      	beq.n	80070f2 <TIM_Base_SetConfig+0xaa>
 80070ea:	687b      	ldr	r3, [r7, #4]
 80070ec:	4a26      	ldr	r2, [pc, #152]	; (8007188 <TIM_Base_SetConfig+0x140>)
 80070ee:	4293      	cmp	r3, r2
 80070f0:	d108      	bne.n	8007104 <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80070f2:	68fb      	ldr	r3, [r7, #12]
 80070f4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80070f8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80070fa:	683b      	ldr	r3, [r7, #0]
 80070fc:	68db      	ldr	r3, [r3, #12]
 80070fe:	68fa      	ldr	r2, [r7, #12]
 8007100:	4313      	orrs	r3, r2
 8007102:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007104:	68fb      	ldr	r3, [r7, #12]
 8007106:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800710a:	683b      	ldr	r3, [r7, #0]
 800710c:	695b      	ldr	r3, [r3, #20]
 800710e:	4313      	orrs	r3, r2
 8007110:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8007112:	687b      	ldr	r3, [r7, #4]
 8007114:	68fa      	ldr	r2, [r7, #12]
 8007116:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007118:	683b      	ldr	r3, [r7, #0]
 800711a:	689a      	ldr	r2, [r3, #8]
 800711c:	687b      	ldr	r3, [r7, #4]
 800711e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8007120:	683b      	ldr	r3, [r7, #0]
 8007122:	681a      	ldr	r2, [r3, #0]
 8007124:	687b      	ldr	r3, [r7, #4]
 8007126:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007128:	687b      	ldr	r3, [r7, #4]
 800712a:	4a12      	ldr	r2, [pc, #72]	; (8007174 <TIM_Base_SetConfig+0x12c>)
 800712c:	4293      	cmp	r3, r2
 800712e:	d013      	beq.n	8007158 <TIM_Base_SetConfig+0x110>
 8007130:	687b      	ldr	r3, [r7, #4]
 8007132:	4a14      	ldr	r2, [pc, #80]	; (8007184 <TIM_Base_SetConfig+0x13c>)
 8007134:	4293      	cmp	r3, r2
 8007136:	d00f      	beq.n	8007158 <TIM_Base_SetConfig+0x110>
 8007138:	687b      	ldr	r3, [r7, #4]
 800713a:	4a14      	ldr	r2, [pc, #80]	; (800718c <TIM_Base_SetConfig+0x144>)
 800713c:	4293      	cmp	r3, r2
 800713e:	d00b      	beq.n	8007158 <TIM_Base_SetConfig+0x110>
 8007140:	687b      	ldr	r3, [r7, #4]
 8007142:	4a13      	ldr	r2, [pc, #76]	; (8007190 <TIM_Base_SetConfig+0x148>)
 8007144:	4293      	cmp	r3, r2
 8007146:	d007      	beq.n	8007158 <TIM_Base_SetConfig+0x110>
 8007148:	687b      	ldr	r3, [r7, #4]
 800714a:	4a12      	ldr	r2, [pc, #72]	; (8007194 <TIM_Base_SetConfig+0x14c>)
 800714c:	4293      	cmp	r3, r2
 800714e:	d003      	beq.n	8007158 <TIM_Base_SetConfig+0x110>
 8007150:	687b      	ldr	r3, [r7, #4]
 8007152:	4a0d      	ldr	r2, [pc, #52]	; (8007188 <TIM_Base_SetConfig+0x140>)
 8007154:	4293      	cmp	r3, r2
 8007156:	d103      	bne.n	8007160 <TIM_Base_SetConfig+0x118>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8007158:	683b      	ldr	r3, [r7, #0]
 800715a:	691a      	ldr	r2, [r3, #16]
 800715c:	687b      	ldr	r3, [r7, #4]
 800715e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8007160:	687b      	ldr	r3, [r7, #4]
 8007162:	2201      	movs	r2, #1
 8007164:	615a      	str	r2, [r3, #20]
}
 8007166:	bf00      	nop
 8007168:	3714      	adds	r7, #20
 800716a:	46bd      	mov	sp, r7
 800716c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007170:	4770      	bx	lr
 8007172:	bf00      	nop
 8007174:	40012c00 	.word	0x40012c00
 8007178:	40000400 	.word	0x40000400
 800717c:	40000800 	.word	0x40000800
 8007180:	40000c00 	.word	0x40000c00
 8007184:	40013400 	.word	0x40013400
 8007188:	40015000 	.word	0x40015000
 800718c:	40014000 	.word	0x40014000
 8007190:	40014400 	.word	0x40014400
 8007194:	40014800 	.word	0x40014800

08007198 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007198:	b480      	push	{r7}
 800719a:	b087      	sub	sp, #28
 800719c:	af00      	add	r7, sp, #0
 800719e:	6078      	str	r0, [r7, #4]
 80071a0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80071a2:	687b      	ldr	r3, [r7, #4]
 80071a4:	6a1b      	ldr	r3, [r3, #32]
 80071a6:	f023 0201 	bic.w	r2, r3, #1
 80071aa:	687b      	ldr	r3, [r7, #4]
 80071ac:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80071ae:	687b      	ldr	r3, [r7, #4]
 80071b0:	6a1b      	ldr	r3, [r3, #32]
 80071b2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80071b4:	687b      	ldr	r3, [r7, #4]
 80071b6:	685b      	ldr	r3, [r3, #4]
 80071b8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80071ba:	687b      	ldr	r3, [r7, #4]
 80071bc:	699b      	ldr	r3, [r3, #24]
 80071be:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80071c0:	68fb      	ldr	r3, [r7, #12]
 80071c2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80071c6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80071ca:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80071cc:	68fb      	ldr	r3, [r7, #12]
 80071ce:	f023 0303 	bic.w	r3, r3, #3
 80071d2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80071d4:	683b      	ldr	r3, [r7, #0]
 80071d6:	681b      	ldr	r3, [r3, #0]
 80071d8:	68fa      	ldr	r2, [r7, #12]
 80071da:	4313      	orrs	r3, r2
 80071dc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80071de:	697b      	ldr	r3, [r7, #20]
 80071e0:	f023 0302 	bic.w	r3, r3, #2
 80071e4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80071e6:	683b      	ldr	r3, [r7, #0]
 80071e8:	689b      	ldr	r3, [r3, #8]
 80071ea:	697a      	ldr	r2, [r7, #20]
 80071ec:	4313      	orrs	r3, r2
 80071ee:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80071f0:	687b      	ldr	r3, [r7, #4]
 80071f2:	4a30      	ldr	r2, [pc, #192]	; (80072b4 <TIM_OC1_SetConfig+0x11c>)
 80071f4:	4293      	cmp	r3, r2
 80071f6:	d013      	beq.n	8007220 <TIM_OC1_SetConfig+0x88>
 80071f8:	687b      	ldr	r3, [r7, #4]
 80071fa:	4a2f      	ldr	r2, [pc, #188]	; (80072b8 <TIM_OC1_SetConfig+0x120>)
 80071fc:	4293      	cmp	r3, r2
 80071fe:	d00f      	beq.n	8007220 <TIM_OC1_SetConfig+0x88>
 8007200:	687b      	ldr	r3, [r7, #4]
 8007202:	4a2e      	ldr	r2, [pc, #184]	; (80072bc <TIM_OC1_SetConfig+0x124>)
 8007204:	4293      	cmp	r3, r2
 8007206:	d00b      	beq.n	8007220 <TIM_OC1_SetConfig+0x88>
 8007208:	687b      	ldr	r3, [r7, #4]
 800720a:	4a2d      	ldr	r2, [pc, #180]	; (80072c0 <TIM_OC1_SetConfig+0x128>)
 800720c:	4293      	cmp	r3, r2
 800720e:	d007      	beq.n	8007220 <TIM_OC1_SetConfig+0x88>
 8007210:	687b      	ldr	r3, [r7, #4]
 8007212:	4a2c      	ldr	r2, [pc, #176]	; (80072c4 <TIM_OC1_SetConfig+0x12c>)
 8007214:	4293      	cmp	r3, r2
 8007216:	d003      	beq.n	8007220 <TIM_OC1_SetConfig+0x88>
 8007218:	687b      	ldr	r3, [r7, #4]
 800721a:	4a2b      	ldr	r2, [pc, #172]	; (80072c8 <TIM_OC1_SetConfig+0x130>)
 800721c:	4293      	cmp	r3, r2
 800721e:	d10c      	bne.n	800723a <TIM_OC1_SetConfig+0xa2>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8007220:	697b      	ldr	r3, [r7, #20]
 8007222:	f023 0308 	bic.w	r3, r3, #8
 8007226:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8007228:	683b      	ldr	r3, [r7, #0]
 800722a:	68db      	ldr	r3, [r3, #12]
 800722c:	697a      	ldr	r2, [r7, #20]
 800722e:	4313      	orrs	r3, r2
 8007230:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8007232:	697b      	ldr	r3, [r7, #20]
 8007234:	f023 0304 	bic.w	r3, r3, #4
 8007238:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800723a:	687b      	ldr	r3, [r7, #4]
 800723c:	4a1d      	ldr	r2, [pc, #116]	; (80072b4 <TIM_OC1_SetConfig+0x11c>)
 800723e:	4293      	cmp	r3, r2
 8007240:	d013      	beq.n	800726a <TIM_OC1_SetConfig+0xd2>
 8007242:	687b      	ldr	r3, [r7, #4]
 8007244:	4a1c      	ldr	r2, [pc, #112]	; (80072b8 <TIM_OC1_SetConfig+0x120>)
 8007246:	4293      	cmp	r3, r2
 8007248:	d00f      	beq.n	800726a <TIM_OC1_SetConfig+0xd2>
 800724a:	687b      	ldr	r3, [r7, #4]
 800724c:	4a1b      	ldr	r2, [pc, #108]	; (80072bc <TIM_OC1_SetConfig+0x124>)
 800724e:	4293      	cmp	r3, r2
 8007250:	d00b      	beq.n	800726a <TIM_OC1_SetConfig+0xd2>
 8007252:	687b      	ldr	r3, [r7, #4]
 8007254:	4a1a      	ldr	r2, [pc, #104]	; (80072c0 <TIM_OC1_SetConfig+0x128>)
 8007256:	4293      	cmp	r3, r2
 8007258:	d007      	beq.n	800726a <TIM_OC1_SetConfig+0xd2>
 800725a:	687b      	ldr	r3, [r7, #4]
 800725c:	4a19      	ldr	r2, [pc, #100]	; (80072c4 <TIM_OC1_SetConfig+0x12c>)
 800725e:	4293      	cmp	r3, r2
 8007260:	d003      	beq.n	800726a <TIM_OC1_SetConfig+0xd2>
 8007262:	687b      	ldr	r3, [r7, #4]
 8007264:	4a18      	ldr	r2, [pc, #96]	; (80072c8 <TIM_OC1_SetConfig+0x130>)
 8007266:	4293      	cmp	r3, r2
 8007268:	d111      	bne.n	800728e <TIM_OC1_SetConfig+0xf6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800726a:	693b      	ldr	r3, [r7, #16]
 800726c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007270:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8007272:	693b      	ldr	r3, [r7, #16]
 8007274:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8007278:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800727a:	683b      	ldr	r3, [r7, #0]
 800727c:	695b      	ldr	r3, [r3, #20]
 800727e:	693a      	ldr	r2, [r7, #16]
 8007280:	4313      	orrs	r3, r2
 8007282:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8007284:	683b      	ldr	r3, [r7, #0]
 8007286:	699b      	ldr	r3, [r3, #24]
 8007288:	693a      	ldr	r2, [r7, #16]
 800728a:	4313      	orrs	r3, r2
 800728c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800728e:	687b      	ldr	r3, [r7, #4]
 8007290:	693a      	ldr	r2, [r7, #16]
 8007292:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007294:	687b      	ldr	r3, [r7, #4]
 8007296:	68fa      	ldr	r2, [r7, #12]
 8007298:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800729a:	683b      	ldr	r3, [r7, #0]
 800729c:	685a      	ldr	r2, [r3, #4]
 800729e:	687b      	ldr	r3, [r7, #4]
 80072a0:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80072a2:	687b      	ldr	r3, [r7, #4]
 80072a4:	697a      	ldr	r2, [r7, #20]
 80072a6:	621a      	str	r2, [r3, #32]
}
 80072a8:	bf00      	nop
 80072aa:	371c      	adds	r7, #28
 80072ac:	46bd      	mov	sp, r7
 80072ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072b2:	4770      	bx	lr
 80072b4:	40012c00 	.word	0x40012c00
 80072b8:	40013400 	.word	0x40013400
 80072bc:	40014000 	.word	0x40014000
 80072c0:	40014400 	.word	0x40014400
 80072c4:	40014800 	.word	0x40014800
 80072c8:	40015000 	.word	0x40015000

080072cc <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80072cc:	b480      	push	{r7}
 80072ce:	b087      	sub	sp, #28
 80072d0:	af00      	add	r7, sp, #0
 80072d2:	6078      	str	r0, [r7, #4]
 80072d4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80072d6:	687b      	ldr	r3, [r7, #4]
 80072d8:	6a1b      	ldr	r3, [r3, #32]
 80072da:	f023 0210 	bic.w	r2, r3, #16
 80072de:	687b      	ldr	r3, [r7, #4]
 80072e0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80072e2:	687b      	ldr	r3, [r7, #4]
 80072e4:	6a1b      	ldr	r3, [r3, #32]
 80072e6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80072e8:	687b      	ldr	r3, [r7, #4]
 80072ea:	685b      	ldr	r3, [r3, #4]
 80072ec:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80072ee:	687b      	ldr	r3, [r7, #4]
 80072f0:	699b      	ldr	r3, [r3, #24]
 80072f2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80072f4:	68fb      	ldr	r3, [r7, #12]
 80072f6:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80072fa:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80072fe:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8007300:	68fb      	ldr	r3, [r7, #12]
 8007302:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007306:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007308:	683b      	ldr	r3, [r7, #0]
 800730a:	681b      	ldr	r3, [r3, #0]
 800730c:	021b      	lsls	r3, r3, #8
 800730e:	68fa      	ldr	r2, [r7, #12]
 8007310:	4313      	orrs	r3, r2
 8007312:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8007314:	697b      	ldr	r3, [r7, #20]
 8007316:	f023 0320 	bic.w	r3, r3, #32
 800731a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800731c:	683b      	ldr	r3, [r7, #0]
 800731e:	689b      	ldr	r3, [r3, #8]
 8007320:	011b      	lsls	r3, r3, #4
 8007322:	697a      	ldr	r2, [r7, #20]
 8007324:	4313      	orrs	r3, r2
 8007326:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8007328:	687b      	ldr	r3, [r7, #4]
 800732a:	4a2c      	ldr	r2, [pc, #176]	; (80073dc <TIM_OC2_SetConfig+0x110>)
 800732c:	4293      	cmp	r3, r2
 800732e:	d007      	beq.n	8007340 <TIM_OC2_SetConfig+0x74>
 8007330:	687b      	ldr	r3, [r7, #4]
 8007332:	4a2b      	ldr	r2, [pc, #172]	; (80073e0 <TIM_OC2_SetConfig+0x114>)
 8007334:	4293      	cmp	r3, r2
 8007336:	d003      	beq.n	8007340 <TIM_OC2_SetConfig+0x74>
 8007338:	687b      	ldr	r3, [r7, #4]
 800733a:	4a2a      	ldr	r2, [pc, #168]	; (80073e4 <TIM_OC2_SetConfig+0x118>)
 800733c:	4293      	cmp	r3, r2
 800733e:	d10d      	bne.n	800735c <TIM_OC2_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8007340:	697b      	ldr	r3, [r7, #20]
 8007342:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007346:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8007348:	683b      	ldr	r3, [r7, #0]
 800734a:	68db      	ldr	r3, [r3, #12]
 800734c:	011b      	lsls	r3, r3, #4
 800734e:	697a      	ldr	r2, [r7, #20]
 8007350:	4313      	orrs	r3, r2
 8007352:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8007354:	697b      	ldr	r3, [r7, #20]
 8007356:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800735a:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800735c:	687b      	ldr	r3, [r7, #4]
 800735e:	4a1f      	ldr	r2, [pc, #124]	; (80073dc <TIM_OC2_SetConfig+0x110>)
 8007360:	4293      	cmp	r3, r2
 8007362:	d013      	beq.n	800738c <TIM_OC2_SetConfig+0xc0>
 8007364:	687b      	ldr	r3, [r7, #4]
 8007366:	4a1e      	ldr	r2, [pc, #120]	; (80073e0 <TIM_OC2_SetConfig+0x114>)
 8007368:	4293      	cmp	r3, r2
 800736a:	d00f      	beq.n	800738c <TIM_OC2_SetConfig+0xc0>
 800736c:	687b      	ldr	r3, [r7, #4]
 800736e:	4a1e      	ldr	r2, [pc, #120]	; (80073e8 <TIM_OC2_SetConfig+0x11c>)
 8007370:	4293      	cmp	r3, r2
 8007372:	d00b      	beq.n	800738c <TIM_OC2_SetConfig+0xc0>
 8007374:	687b      	ldr	r3, [r7, #4]
 8007376:	4a1d      	ldr	r2, [pc, #116]	; (80073ec <TIM_OC2_SetConfig+0x120>)
 8007378:	4293      	cmp	r3, r2
 800737a:	d007      	beq.n	800738c <TIM_OC2_SetConfig+0xc0>
 800737c:	687b      	ldr	r3, [r7, #4]
 800737e:	4a1c      	ldr	r2, [pc, #112]	; (80073f0 <TIM_OC2_SetConfig+0x124>)
 8007380:	4293      	cmp	r3, r2
 8007382:	d003      	beq.n	800738c <TIM_OC2_SetConfig+0xc0>
 8007384:	687b      	ldr	r3, [r7, #4]
 8007386:	4a17      	ldr	r2, [pc, #92]	; (80073e4 <TIM_OC2_SetConfig+0x118>)
 8007388:	4293      	cmp	r3, r2
 800738a:	d113      	bne.n	80073b4 <TIM_OC2_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800738c:	693b      	ldr	r3, [r7, #16]
 800738e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8007392:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8007394:	693b      	ldr	r3, [r7, #16]
 8007396:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800739a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800739c:	683b      	ldr	r3, [r7, #0]
 800739e:	695b      	ldr	r3, [r3, #20]
 80073a0:	009b      	lsls	r3, r3, #2
 80073a2:	693a      	ldr	r2, [r7, #16]
 80073a4:	4313      	orrs	r3, r2
 80073a6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80073a8:	683b      	ldr	r3, [r7, #0]
 80073aa:	699b      	ldr	r3, [r3, #24]
 80073ac:	009b      	lsls	r3, r3, #2
 80073ae:	693a      	ldr	r2, [r7, #16]
 80073b0:	4313      	orrs	r3, r2
 80073b2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80073b4:	687b      	ldr	r3, [r7, #4]
 80073b6:	693a      	ldr	r2, [r7, #16]
 80073b8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80073ba:	687b      	ldr	r3, [r7, #4]
 80073bc:	68fa      	ldr	r2, [r7, #12]
 80073be:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80073c0:	683b      	ldr	r3, [r7, #0]
 80073c2:	685a      	ldr	r2, [r3, #4]
 80073c4:	687b      	ldr	r3, [r7, #4]
 80073c6:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80073c8:	687b      	ldr	r3, [r7, #4]
 80073ca:	697a      	ldr	r2, [r7, #20]
 80073cc:	621a      	str	r2, [r3, #32]
}
 80073ce:	bf00      	nop
 80073d0:	371c      	adds	r7, #28
 80073d2:	46bd      	mov	sp, r7
 80073d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073d8:	4770      	bx	lr
 80073da:	bf00      	nop
 80073dc:	40012c00 	.word	0x40012c00
 80073e0:	40013400 	.word	0x40013400
 80073e4:	40015000 	.word	0x40015000
 80073e8:	40014000 	.word	0x40014000
 80073ec:	40014400 	.word	0x40014400
 80073f0:	40014800 	.word	0x40014800

080073f4 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80073f4:	b480      	push	{r7}
 80073f6:	b087      	sub	sp, #28
 80073f8:	af00      	add	r7, sp, #0
 80073fa:	6078      	str	r0, [r7, #4]
 80073fc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80073fe:	687b      	ldr	r3, [r7, #4]
 8007400:	6a1b      	ldr	r3, [r3, #32]
 8007402:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8007406:	687b      	ldr	r3, [r7, #4]
 8007408:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800740a:	687b      	ldr	r3, [r7, #4]
 800740c:	6a1b      	ldr	r3, [r3, #32]
 800740e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007410:	687b      	ldr	r3, [r7, #4]
 8007412:	685b      	ldr	r3, [r3, #4]
 8007414:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007416:	687b      	ldr	r3, [r7, #4]
 8007418:	69db      	ldr	r3, [r3, #28]
 800741a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800741c:	68fb      	ldr	r3, [r7, #12]
 800741e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007422:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007426:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8007428:	68fb      	ldr	r3, [r7, #12]
 800742a:	f023 0303 	bic.w	r3, r3, #3
 800742e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007430:	683b      	ldr	r3, [r7, #0]
 8007432:	681b      	ldr	r3, [r3, #0]
 8007434:	68fa      	ldr	r2, [r7, #12]
 8007436:	4313      	orrs	r3, r2
 8007438:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800743a:	697b      	ldr	r3, [r7, #20]
 800743c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8007440:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8007442:	683b      	ldr	r3, [r7, #0]
 8007444:	689b      	ldr	r3, [r3, #8]
 8007446:	021b      	lsls	r3, r3, #8
 8007448:	697a      	ldr	r2, [r7, #20]
 800744a:	4313      	orrs	r3, r2
 800744c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800744e:	687b      	ldr	r3, [r7, #4]
 8007450:	4a2b      	ldr	r2, [pc, #172]	; (8007500 <TIM_OC3_SetConfig+0x10c>)
 8007452:	4293      	cmp	r3, r2
 8007454:	d007      	beq.n	8007466 <TIM_OC3_SetConfig+0x72>
 8007456:	687b      	ldr	r3, [r7, #4]
 8007458:	4a2a      	ldr	r2, [pc, #168]	; (8007504 <TIM_OC3_SetConfig+0x110>)
 800745a:	4293      	cmp	r3, r2
 800745c:	d003      	beq.n	8007466 <TIM_OC3_SetConfig+0x72>
 800745e:	687b      	ldr	r3, [r7, #4]
 8007460:	4a29      	ldr	r2, [pc, #164]	; (8007508 <TIM_OC3_SetConfig+0x114>)
 8007462:	4293      	cmp	r3, r2
 8007464:	d10d      	bne.n	8007482 <TIM_OC3_SetConfig+0x8e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8007466:	697b      	ldr	r3, [r7, #20]
 8007468:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800746c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800746e:	683b      	ldr	r3, [r7, #0]
 8007470:	68db      	ldr	r3, [r3, #12]
 8007472:	021b      	lsls	r3, r3, #8
 8007474:	697a      	ldr	r2, [r7, #20]
 8007476:	4313      	orrs	r3, r2
 8007478:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800747a:	697b      	ldr	r3, [r7, #20]
 800747c:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8007480:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007482:	687b      	ldr	r3, [r7, #4]
 8007484:	4a1e      	ldr	r2, [pc, #120]	; (8007500 <TIM_OC3_SetConfig+0x10c>)
 8007486:	4293      	cmp	r3, r2
 8007488:	d013      	beq.n	80074b2 <TIM_OC3_SetConfig+0xbe>
 800748a:	687b      	ldr	r3, [r7, #4]
 800748c:	4a1d      	ldr	r2, [pc, #116]	; (8007504 <TIM_OC3_SetConfig+0x110>)
 800748e:	4293      	cmp	r3, r2
 8007490:	d00f      	beq.n	80074b2 <TIM_OC3_SetConfig+0xbe>
 8007492:	687b      	ldr	r3, [r7, #4]
 8007494:	4a1d      	ldr	r2, [pc, #116]	; (800750c <TIM_OC3_SetConfig+0x118>)
 8007496:	4293      	cmp	r3, r2
 8007498:	d00b      	beq.n	80074b2 <TIM_OC3_SetConfig+0xbe>
 800749a:	687b      	ldr	r3, [r7, #4]
 800749c:	4a1c      	ldr	r2, [pc, #112]	; (8007510 <TIM_OC3_SetConfig+0x11c>)
 800749e:	4293      	cmp	r3, r2
 80074a0:	d007      	beq.n	80074b2 <TIM_OC3_SetConfig+0xbe>
 80074a2:	687b      	ldr	r3, [r7, #4]
 80074a4:	4a1b      	ldr	r2, [pc, #108]	; (8007514 <TIM_OC3_SetConfig+0x120>)
 80074a6:	4293      	cmp	r3, r2
 80074a8:	d003      	beq.n	80074b2 <TIM_OC3_SetConfig+0xbe>
 80074aa:	687b      	ldr	r3, [r7, #4]
 80074ac:	4a16      	ldr	r2, [pc, #88]	; (8007508 <TIM_OC3_SetConfig+0x114>)
 80074ae:	4293      	cmp	r3, r2
 80074b0:	d113      	bne.n	80074da <TIM_OC3_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80074b2:	693b      	ldr	r3, [r7, #16]
 80074b4:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80074b8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80074ba:	693b      	ldr	r3, [r7, #16]
 80074bc:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80074c0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80074c2:	683b      	ldr	r3, [r7, #0]
 80074c4:	695b      	ldr	r3, [r3, #20]
 80074c6:	011b      	lsls	r3, r3, #4
 80074c8:	693a      	ldr	r2, [r7, #16]
 80074ca:	4313      	orrs	r3, r2
 80074cc:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80074ce:	683b      	ldr	r3, [r7, #0]
 80074d0:	699b      	ldr	r3, [r3, #24]
 80074d2:	011b      	lsls	r3, r3, #4
 80074d4:	693a      	ldr	r2, [r7, #16]
 80074d6:	4313      	orrs	r3, r2
 80074d8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80074da:	687b      	ldr	r3, [r7, #4]
 80074dc:	693a      	ldr	r2, [r7, #16]
 80074de:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80074e0:	687b      	ldr	r3, [r7, #4]
 80074e2:	68fa      	ldr	r2, [r7, #12]
 80074e4:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80074e6:	683b      	ldr	r3, [r7, #0]
 80074e8:	685a      	ldr	r2, [r3, #4]
 80074ea:	687b      	ldr	r3, [r7, #4]
 80074ec:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80074ee:	687b      	ldr	r3, [r7, #4]
 80074f0:	697a      	ldr	r2, [r7, #20]
 80074f2:	621a      	str	r2, [r3, #32]
}
 80074f4:	bf00      	nop
 80074f6:	371c      	adds	r7, #28
 80074f8:	46bd      	mov	sp, r7
 80074fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074fe:	4770      	bx	lr
 8007500:	40012c00 	.word	0x40012c00
 8007504:	40013400 	.word	0x40013400
 8007508:	40015000 	.word	0x40015000
 800750c:	40014000 	.word	0x40014000
 8007510:	40014400 	.word	0x40014400
 8007514:	40014800 	.word	0x40014800

08007518 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007518:	b480      	push	{r7}
 800751a:	b087      	sub	sp, #28
 800751c:	af00      	add	r7, sp, #0
 800751e:	6078      	str	r0, [r7, #4]
 8007520:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8007522:	687b      	ldr	r3, [r7, #4]
 8007524:	6a1b      	ldr	r3, [r3, #32]
 8007526:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800752a:	687b      	ldr	r3, [r7, #4]
 800752c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800752e:	687b      	ldr	r3, [r7, #4]
 8007530:	6a1b      	ldr	r3, [r3, #32]
 8007532:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007534:	687b      	ldr	r3, [r7, #4]
 8007536:	685b      	ldr	r3, [r3, #4]
 8007538:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800753a:	687b      	ldr	r3, [r7, #4]
 800753c:	69db      	ldr	r3, [r3, #28]
 800753e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8007540:	68fb      	ldr	r3, [r7, #12]
 8007542:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8007546:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800754a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800754c:	68fb      	ldr	r3, [r7, #12]
 800754e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007552:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007554:	683b      	ldr	r3, [r7, #0]
 8007556:	681b      	ldr	r3, [r3, #0]
 8007558:	021b      	lsls	r3, r3, #8
 800755a:	68fa      	ldr	r2, [r7, #12]
 800755c:	4313      	orrs	r3, r2
 800755e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8007560:	697b      	ldr	r3, [r7, #20]
 8007562:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8007566:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8007568:	683b      	ldr	r3, [r7, #0]
 800756a:	689b      	ldr	r3, [r3, #8]
 800756c:	031b      	lsls	r3, r3, #12
 800756e:	697a      	ldr	r2, [r7, #20]
 8007570:	4313      	orrs	r3, r2
 8007572:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 8007574:	687b      	ldr	r3, [r7, #4]
 8007576:	4a2c      	ldr	r2, [pc, #176]	; (8007628 <TIM_OC4_SetConfig+0x110>)
 8007578:	4293      	cmp	r3, r2
 800757a:	d007      	beq.n	800758c <TIM_OC4_SetConfig+0x74>
 800757c:	687b      	ldr	r3, [r7, #4]
 800757e:	4a2b      	ldr	r2, [pc, #172]	; (800762c <TIM_OC4_SetConfig+0x114>)
 8007580:	4293      	cmp	r3, r2
 8007582:	d003      	beq.n	800758c <TIM_OC4_SetConfig+0x74>
 8007584:	687b      	ldr	r3, [r7, #4]
 8007586:	4a2a      	ldr	r2, [pc, #168]	; (8007630 <TIM_OC4_SetConfig+0x118>)
 8007588:	4293      	cmp	r3, r2
 800758a:	d10d      	bne.n	80075a8 <TIM_OC4_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 800758c:	697b      	ldr	r3, [r7, #20]
 800758e:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8007592:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 8007594:	683b      	ldr	r3, [r7, #0]
 8007596:	68db      	ldr	r3, [r3, #12]
 8007598:	031b      	lsls	r3, r3, #12
 800759a:	697a      	ldr	r2, [r7, #20]
 800759c:	4313      	orrs	r3, r2
 800759e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
 80075a0:	697b      	ldr	r3, [r7, #20]
 80075a2:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80075a6:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80075a8:	687b      	ldr	r3, [r7, #4]
 80075aa:	4a1f      	ldr	r2, [pc, #124]	; (8007628 <TIM_OC4_SetConfig+0x110>)
 80075ac:	4293      	cmp	r3, r2
 80075ae:	d013      	beq.n	80075d8 <TIM_OC4_SetConfig+0xc0>
 80075b0:	687b      	ldr	r3, [r7, #4]
 80075b2:	4a1e      	ldr	r2, [pc, #120]	; (800762c <TIM_OC4_SetConfig+0x114>)
 80075b4:	4293      	cmp	r3, r2
 80075b6:	d00f      	beq.n	80075d8 <TIM_OC4_SetConfig+0xc0>
 80075b8:	687b      	ldr	r3, [r7, #4]
 80075ba:	4a1e      	ldr	r2, [pc, #120]	; (8007634 <TIM_OC4_SetConfig+0x11c>)
 80075bc:	4293      	cmp	r3, r2
 80075be:	d00b      	beq.n	80075d8 <TIM_OC4_SetConfig+0xc0>
 80075c0:	687b      	ldr	r3, [r7, #4]
 80075c2:	4a1d      	ldr	r2, [pc, #116]	; (8007638 <TIM_OC4_SetConfig+0x120>)
 80075c4:	4293      	cmp	r3, r2
 80075c6:	d007      	beq.n	80075d8 <TIM_OC4_SetConfig+0xc0>
 80075c8:	687b      	ldr	r3, [r7, #4]
 80075ca:	4a1c      	ldr	r2, [pc, #112]	; (800763c <TIM_OC4_SetConfig+0x124>)
 80075cc:	4293      	cmp	r3, r2
 80075ce:	d003      	beq.n	80075d8 <TIM_OC4_SetConfig+0xc0>
 80075d0:	687b      	ldr	r3, [r7, #4]
 80075d2:	4a17      	ldr	r2, [pc, #92]	; (8007630 <TIM_OC4_SetConfig+0x118>)
 80075d4:	4293      	cmp	r3, r2
 80075d6:	d113      	bne.n	8007600 <TIM_OC4_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80075d8:	693b      	ldr	r3, [r7, #16]
 80075da:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80075de:	613b      	str	r3, [r7, #16]
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 80075e0:	693b      	ldr	r3, [r7, #16]
 80075e2:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 80075e6:	613b      	str	r3, [r7, #16]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80075e8:	683b      	ldr	r3, [r7, #0]
 80075ea:	695b      	ldr	r3, [r3, #20]
 80075ec:	019b      	lsls	r3, r3, #6
 80075ee:	693a      	ldr	r2, [r7, #16]
 80075f0:	4313      	orrs	r3, r2
 80075f2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 80075f4:	683b      	ldr	r3, [r7, #0]
 80075f6:	699b      	ldr	r3, [r3, #24]
 80075f8:	019b      	lsls	r3, r3, #6
 80075fa:	693a      	ldr	r2, [r7, #16]
 80075fc:	4313      	orrs	r3, r2
 80075fe:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007600:	687b      	ldr	r3, [r7, #4]
 8007602:	693a      	ldr	r2, [r7, #16]
 8007604:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007606:	687b      	ldr	r3, [r7, #4]
 8007608:	68fa      	ldr	r2, [r7, #12]
 800760a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800760c:	683b      	ldr	r3, [r7, #0]
 800760e:	685a      	ldr	r2, [r3, #4]
 8007610:	687b      	ldr	r3, [r7, #4]
 8007612:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007614:	687b      	ldr	r3, [r7, #4]
 8007616:	697a      	ldr	r2, [r7, #20]
 8007618:	621a      	str	r2, [r3, #32]
}
 800761a:	bf00      	nop
 800761c:	371c      	adds	r7, #28
 800761e:	46bd      	mov	sp, r7
 8007620:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007624:	4770      	bx	lr
 8007626:	bf00      	nop
 8007628:	40012c00 	.word	0x40012c00
 800762c:	40013400 	.word	0x40013400
 8007630:	40015000 	.word	0x40015000
 8007634:	40014000 	.word	0x40014000
 8007638:	40014400 	.word	0x40014400
 800763c:	40014800 	.word	0x40014800

08007640 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8007640:	b480      	push	{r7}
 8007642:	b087      	sub	sp, #28
 8007644:	af00      	add	r7, sp, #0
 8007646:	6078      	str	r0, [r7, #4]
 8007648:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800764a:	687b      	ldr	r3, [r7, #4]
 800764c:	6a1b      	ldr	r3, [r3, #32]
 800764e:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8007652:	687b      	ldr	r3, [r7, #4]
 8007654:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007656:	687b      	ldr	r3, [r7, #4]
 8007658:	6a1b      	ldr	r3, [r3, #32]
 800765a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800765c:	687b      	ldr	r3, [r7, #4]
 800765e:	685b      	ldr	r3, [r3, #4]
 8007660:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8007662:	687b      	ldr	r3, [r7, #4]
 8007664:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007666:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8007668:	68fb      	ldr	r3, [r7, #12]
 800766a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800766e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007672:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007674:	683b      	ldr	r3, [r7, #0]
 8007676:	681b      	ldr	r3, [r3, #0]
 8007678:	68fa      	ldr	r2, [r7, #12]
 800767a:	4313      	orrs	r3, r2
 800767c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800767e:	693b      	ldr	r3, [r7, #16]
 8007680:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8007684:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8007686:	683b      	ldr	r3, [r7, #0]
 8007688:	689b      	ldr	r3, [r3, #8]
 800768a:	041b      	lsls	r3, r3, #16
 800768c:	693a      	ldr	r2, [r7, #16]
 800768e:	4313      	orrs	r3, r2
 8007690:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007692:	687b      	ldr	r3, [r7, #4]
 8007694:	4a19      	ldr	r2, [pc, #100]	; (80076fc <TIM_OC5_SetConfig+0xbc>)
 8007696:	4293      	cmp	r3, r2
 8007698:	d013      	beq.n	80076c2 <TIM_OC5_SetConfig+0x82>
 800769a:	687b      	ldr	r3, [r7, #4]
 800769c:	4a18      	ldr	r2, [pc, #96]	; (8007700 <TIM_OC5_SetConfig+0xc0>)
 800769e:	4293      	cmp	r3, r2
 80076a0:	d00f      	beq.n	80076c2 <TIM_OC5_SetConfig+0x82>
 80076a2:	687b      	ldr	r3, [r7, #4]
 80076a4:	4a17      	ldr	r2, [pc, #92]	; (8007704 <TIM_OC5_SetConfig+0xc4>)
 80076a6:	4293      	cmp	r3, r2
 80076a8:	d00b      	beq.n	80076c2 <TIM_OC5_SetConfig+0x82>
 80076aa:	687b      	ldr	r3, [r7, #4]
 80076ac:	4a16      	ldr	r2, [pc, #88]	; (8007708 <TIM_OC5_SetConfig+0xc8>)
 80076ae:	4293      	cmp	r3, r2
 80076b0:	d007      	beq.n	80076c2 <TIM_OC5_SetConfig+0x82>
 80076b2:	687b      	ldr	r3, [r7, #4]
 80076b4:	4a15      	ldr	r2, [pc, #84]	; (800770c <TIM_OC5_SetConfig+0xcc>)
 80076b6:	4293      	cmp	r3, r2
 80076b8:	d003      	beq.n	80076c2 <TIM_OC5_SetConfig+0x82>
 80076ba:	687b      	ldr	r3, [r7, #4]
 80076bc:	4a14      	ldr	r2, [pc, #80]	; (8007710 <TIM_OC5_SetConfig+0xd0>)
 80076be:	4293      	cmp	r3, r2
 80076c0:	d109      	bne.n	80076d6 <TIM_OC5_SetConfig+0x96>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 80076c2:	697b      	ldr	r3, [r7, #20]
 80076c4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80076c8:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 80076ca:	683b      	ldr	r3, [r7, #0]
 80076cc:	695b      	ldr	r3, [r3, #20]
 80076ce:	021b      	lsls	r3, r3, #8
 80076d0:	697a      	ldr	r2, [r7, #20]
 80076d2:	4313      	orrs	r3, r2
 80076d4:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80076d6:	687b      	ldr	r3, [r7, #4]
 80076d8:	697a      	ldr	r2, [r7, #20]
 80076da:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80076dc:	687b      	ldr	r3, [r7, #4]
 80076de:	68fa      	ldr	r2, [r7, #12]
 80076e0:	651a      	str	r2, [r3, #80]	; 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 80076e2:	683b      	ldr	r3, [r7, #0]
 80076e4:	685a      	ldr	r2, [r3, #4]
 80076e6:	687b      	ldr	r3, [r7, #4]
 80076e8:	649a      	str	r2, [r3, #72]	; 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80076ea:	687b      	ldr	r3, [r7, #4]
 80076ec:	693a      	ldr	r2, [r7, #16]
 80076ee:	621a      	str	r2, [r3, #32]
}
 80076f0:	bf00      	nop
 80076f2:	371c      	adds	r7, #28
 80076f4:	46bd      	mov	sp, r7
 80076f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076fa:	4770      	bx	lr
 80076fc:	40012c00 	.word	0x40012c00
 8007700:	40013400 	.word	0x40013400
 8007704:	40014000 	.word	0x40014000
 8007708:	40014400 	.word	0x40014400
 800770c:	40014800 	.word	0x40014800
 8007710:	40015000 	.word	0x40015000

08007714 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8007714:	b480      	push	{r7}
 8007716:	b087      	sub	sp, #28
 8007718:	af00      	add	r7, sp, #0
 800771a:	6078      	str	r0, [r7, #4]
 800771c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800771e:	687b      	ldr	r3, [r7, #4]
 8007720:	6a1b      	ldr	r3, [r3, #32]
 8007722:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8007726:	687b      	ldr	r3, [r7, #4]
 8007728:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800772a:	687b      	ldr	r3, [r7, #4]
 800772c:	6a1b      	ldr	r3, [r3, #32]
 800772e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007730:	687b      	ldr	r3, [r7, #4]
 8007732:	685b      	ldr	r3, [r3, #4]
 8007734:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8007736:	687b      	ldr	r3, [r7, #4]
 8007738:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800773a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800773c:	68fb      	ldr	r3, [r7, #12]
 800773e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8007742:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007746:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007748:	683b      	ldr	r3, [r7, #0]
 800774a:	681b      	ldr	r3, [r3, #0]
 800774c:	021b      	lsls	r3, r3, #8
 800774e:	68fa      	ldr	r2, [r7, #12]
 8007750:	4313      	orrs	r3, r2
 8007752:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8007754:	693b      	ldr	r3, [r7, #16]
 8007756:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800775a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800775c:	683b      	ldr	r3, [r7, #0]
 800775e:	689b      	ldr	r3, [r3, #8]
 8007760:	051b      	lsls	r3, r3, #20
 8007762:	693a      	ldr	r2, [r7, #16]
 8007764:	4313      	orrs	r3, r2
 8007766:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007768:	687b      	ldr	r3, [r7, #4]
 800776a:	4a1a      	ldr	r2, [pc, #104]	; (80077d4 <TIM_OC6_SetConfig+0xc0>)
 800776c:	4293      	cmp	r3, r2
 800776e:	d013      	beq.n	8007798 <TIM_OC6_SetConfig+0x84>
 8007770:	687b      	ldr	r3, [r7, #4]
 8007772:	4a19      	ldr	r2, [pc, #100]	; (80077d8 <TIM_OC6_SetConfig+0xc4>)
 8007774:	4293      	cmp	r3, r2
 8007776:	d00f      	beq.n	8007798 <TIM_OC6_SetConfig+0x84>
 8007778:	687b      	ldr	r3, [r7, #4]
 800777a:	4a18      	ldr	r2, [pc, #96]	; (80077dc <TIM_OC6_SetConfig+0xc8>)
 800777c:	4293      	cmp	r3, r2
 800777e:	d00b      	beq.n	8007798 <TIM_OC6_SetConfig+0x84>
 8007780:	687b      	ldr	r3, [r7, #4]
 8007782:	4a17      	ldr	r2, [pc, #92]	; (80077e0 <TIM_OC6_SetConfig+0xcc>)
 8007784:	4293      	cmp	r3, r2
 8007786:	d007      	beq.n	8007798 <TIM_OC6_SetConfig+0x84>
 8007788:	687b      	ldr	r3, [r7, #4]
 800778a:	4a16      	ldr	r2, [pc, #88]	; (80077e4 <TIM_OC6_SetConfig+0xd0>)
 800778c:	4293      	cmp	r3, r2
 800778e:	d003      	beq.n	8007798 <TIM_OC6_SetConfig+0x84>
 8007790:	687b      	ldr	r3, [r7, #4]
 8007792:	4a15      	ldr	r2, [pc, #84]	; (80077e8 <TIM_OC6_SetConfig+0xd4>)
 8007794:	4293      	cmp	r3, r2
 8007796:	d109      	bne.n	80077ac <TIM_OC6_SetConfig+0x98>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8007798:	697b      	ldr	r3, [r7, #20]
 800779a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800779e:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 80077a0:	683b      	ldr	r3, [r7, #0]
 80077a2:	695b      	ldr	r3, [r3, #20]
 80077a4:	029b      	lsls	r3, r3, #10
 80077a6:	697a      	ldr	r2, [r7, #20]
 80077a8:	4313      	orrs	r3, r2
 80077aa:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80077ac:	687b      	ldr	r3, [r7, #4]
 80077ae:	697a      	ldr	r2, [r7, #20]
 80077b0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80077b2:	687b      	ldr	r3, [r7, #4]
 80077b4:	68fa      	ldr	r2, [r7, #12]
 80077b6:	651a      	str	r2, [r3, #80]	; 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 80077b8:	683b      	ldr	r3, [r7, #0]
 80077ba:	685a      	ldr	r2, [r3, #4]
 80077bc:	687b      	ldr	r3, [r7, #4]
 80077be:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80077c0:	687b      	ldr	r3, [r7, #4]
 80077c2:	693a      	ldr	r2, [r7, #16]
 80077c4:	621a      	str	r2, [r3, #32]
}
 80077c6:	bf00      	nop
 80077c8:	371c      	adds	r7, #28
 80077ca:	46bd      	mov	sp, r7
 80077cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077d0:	4770      	bx	lr
 80077d2:	bf00      	nop
 80077d4:	40012c00 	.word	0x40012c00
 80077d8:	40013400 	.word	0x40013400
 80077dc:	40014000 	.word	0x40014000
 80077e0:	40014400 	.word	0x40014400
 80077e4:	40014800 	.word	0x40014800
 80077e8:	40015000 	.word	0x40015000

080077ec <TIM_SlaveTimer_SetConfig>:
  * @param  sSlaveConfig Slave timer configuration
  * @retval None
  */
static HAL_StatusTypeDef TIM_SlaveTimer_SetConfig(TIM_HandleTypeDef *htim,
                                                  TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 80077ec:	b580      	push	{r7, lr}
 80077ee:	b086      	sub	sp, #24
 80077f0:	af00      	add	r7, sp, #0
 80077f2:	6078      	str	r0, [r7, #4]
 80077f4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80077f6:	2300      	movs	r3, #0
 80077f8:	75fb      	strb	r3, [r7, #23]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80077fa:	687b      	ldr	r3, [r7, #4]
 80077fc:	681b      	ldr	r3, [r3, #0]
 80077fe:	689b      	ldr	r3, [r3, #8]
 8007800:	613b      	str	r3, [r7, #16]

  /* Reset the Trigger Selection Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8007802:	693b      	ldr	r3, [r7, #16]
 8007804:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 8007808:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800780c:	613b      	str	r3, [r7, #16]
  /* Set the Input Trigger source */
  tmpsmcr |= sSlaveConfig->InputTrigger;
 800780e:	683b      	ldr	r3, [r7, #0]
 8007810:	685b      	ldr	r3, [r3, #4]
 8007812:	693a      	ldr	r2, [r7, #16]
 8007814:	4313      	orrs	r3, r2
 8007816:	613b      	str	r3, [r7, #16]

  /* Reset the slave mode Bits */
  tmpsmcr &= ~TIM_SMCR_SMS;
 8007818:	693b      	ldr	r3, [r7, #16]
 800781a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800781e:	f023 0307 	bic.w	r3, r3, #7
 8007822:	613b      	str	r3, [r7, #16]
  /* Set the slave mode */
  tmpsmcr |= sSlaveConfig->SlaveMode;
 8007824:	683b      	ldr	r3, [r7, #0]
 8007826:	681b      	ldr	r3, [r3, #0]
 8007828:	693a      	ldr	r2, [r7, #16]
 800782a:	4313      	orrs	r3, r2
 800782c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800782e:	687b      	ldr	r3, [r7, #4]
 8007830:	681b      	ldr	r3, [r3, #0]
 8007832:	693a      	ldr	r2, [r7, #16]
 8007834:	609a      	str	r2, [r3, #8]

  /* Configure the trigger prescaler, filter, and polarity */
  switch (sSlaveConfig->InputTrigger)
 8007836:	683b      	ldr	r3, [r7, #0]
 8007838:	685b      	ldr	r3, [r3, #4]
 800783a:	4a56      	ldr	r2, [pc, #344]	; (8007994 <TIM_SlaveTimer_SetConfig+0x1a8>)
 800783c:	4293      	cmp	r3, r2
 800783e:	f000 80a2 	beq.w	8007986 <TIM_SlaveTimer_SetConfig+0x19a>
 8007842:	4a54      	ldr	r2, [pc, #336]	; (8007994 <TIM_SlaveTimer_SetConfig+0x1a8>)
 8007844:	4293      	cmp	r3, r2
 8007846:	f200 809b 	bhi.w	8007980 <TIM_SlaveTimer_SetConfig+0x194>
 800784a:	4a53      	ldr	r2, [pc, #332]	; (8007998 <TIM_SlaveTimer_SetConfig+0x1ac>)
 800784c:	4293      	cmp	r3, r2
 800784e:	f000 809a 	beq.w	8007986 <TIM_SlaveTimer_SetConfig+0x19a>
 8007852:	4a51      	ldr	r2, [pc, #324]	; (8007998 <TIM_SlaveTimer_SetConfig+0x1ac>)
 8007854:	4293      	cmp	r3, r2
 8007856:	f200 8093 	bhi.w	8007980 <TIM_SlaveTimer_SetConfig+0x194>
 800785a:	4a50      	ldr	r2, [pc, #320]	; (800799c <TIM_SlaveTimer_SetConfig+0x1b0>)
 800785c:	4293      	cmp	r3, r2
 800785e:	f000 8092 	beq.w	8007986 <TIM_SlaveTimer_SetConfig+0x19a>
 8007862:	4a4e      	ldr	r2, [pc, #312]	; (800799c <TIM_SlaveTimer_SetConfig+0x1b0>)
 8007864:	4293      	cmp	r3, r2
 8007866:	f200 808b 	bhi.w	8007980 <TIM_SlaveTimer_SetConfig+0x194>
 800786a:	4a4d      	ldr	r2, [pc, #308]	; (80079a0 <TIM_SlaveTimer_SetConfig+0x1b4>)
 800786c:	4293      	cmp	r3, r2
 800786e:	f000 808a 	beq.w	8007986 <TIM_SlaveTimer_SetConfig+0x19a>
 8007872:	4a4b      	ldr	r2, [pc, #300]	; (80079a0 <TIM_SlaveTimer_SetConfig+0x1b4>)
 8007874:	4293      	cmp	r3, r2
 8007876:	f200 8083 	bhi.w	8007980 <TIM_SlaveTimer_SetConfig+0x194>
 800787a:	4a4a      	ldr	r2, [pc, #296]	; (80079a4 <TIM_SlaveTimer_SetConfig+0x1b8>)
 800787c:	4293      	cmp	r3, r2
 800787e:	f000 8082 	beq.w	8007986 <TIM_SlaveTimer_SetConfig+0x19a>
 8007882:	4a48      	ldr	r2, [pc, #288]	; (80079a4 <TIM_SlaveTimer_SetConfig+0x1b8>)
 8007884:	4293      	cmp	r3, r2
 8007886:	d87b      	bhi.n	8007980 <TIM_SlaveTimer_SetConfig+0x194>
 8007888:	4a47      	ldr	r2, [pc, #284]	; (80079a8 <TIM_SlaveTimer_SetConfig+0x1bc>)
 800788a:	4293      	cmp	r3, r2
 800788c:	d07b      	beq.n	8007986 <TIM_SlaveTimer_SetConfig+0x19a>
 800788e:	4a46      	ldr	r2, [pc, #280]	; (80079a8 <TIM_SlaveTimer_SetConfig+0x1bc>)
 8007890:	4293      	cmp	r3, r2
 8007892:	d875      	bhi.n	8007980 <TIM_SlaveTimer_SetConfig+0x194>
 8007894:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 8007898:	d075      	beq.n	8007986 <TIM_SlaveTimer_SetConfig+0x19a>
 800789a:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 800789e:	d86f      	bhi.n	8007980 <TIM_SlaveTimer_SetConfig+0x194>
 80078a0:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80078a4:	d06f      	beq.n	8007986 <TIM_SlaveTimer_SetConfig+0x19a>
 80078a6:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80078aa:	d869      	bhi.n	8007980 <TIM_SlaveTimer_SetConfig+0x194>
 80078ac:	2b70      	cmp	r3, #112	; 0x70
 80078ae:	d01a      	beq.n	80078e6 <TIM_SlaveTimer_SetConfig+0xfa>
 80078b0:	2b70      	cmp	r3, #112	; 0x70
 80078b2:	d865      	bhi.n	8007980 <TIM_SlaveTimer_SetConfig+0x194>
 80078b4:	2b60      	cmp	r3, #96	; 0x60
 80078b6:	d059      	beq.n	800796c <TIM_SlaveTimer_SetConfig+0x180>
 80078b8:	2b60      	cmp	r3, #96	; 0x60
 80078ba:	d861      	bhi.n	8007980 <TIM_SlaveTimer_SetConfig+0x194>
 80078bc:	2b50      	cmp	r3, #80	; 0x50
 80078be:	d04b      	beq.n	8007958 <TIM_SlaveTimer_SetConfig+0x16c>
 80078c0:	2b50      	cmp	r3, #80	; 0x50
 80078c2:	d85d      	bhi.n	8007980 <TIM_SlaveTimer_SetConfig+0x194>
 80078c4:	2b40      	cmp	r3, #64	; 0x40
 80078c6:	d019      	beq.n	80078fc <TIM_SlaveTimer_SetConfig+0x110>
 80078c8:	2b40      	cmp	r3, #64	; 0x40
 80078ca:	d859      	bhi.n	8007980 <TIM_SlaveTimer_SetConfig+0x194>
 80078cc:	2b30      	cmp	r3, #48	; 0x30
 80078ce:	d05a      	beq.n	8007986 <TIM_SlaveTimer_SetConfig+0x19a>
 80078d0:	2b30      	cmp	r3, #48	; 0x30
 80078d2:	d855      	bhi.n	8007980 <TIM_SlaveTimer_SetConfig+0x194>
 80078d4:	2b20      	cmp	r3, #32
 80078d6:	d056      	beq.n	8007986 <TIM_SlaveTimer_SetConfig+0x19a>
 80078d8:	2b20      	cmp	r3, #32
 80078da:	d851      	bhi.n	8007980 <TIM_SlaveTimer_SetConfig+0x194>
 80078dc:	2b00      	cmp	r3, #0
 80078de:	d052      	beq.n	8007986 <TIM_SlaveTimer_SetConfig+0x19a>
 80078e0:	2b10      	cmp	r3, #16
 80078e2:	d050      	beq.n	8007986 <TIM_SlaveTimer_SetConfig+0x19a>
 80078e4:	e04c      	b.n	8007980 <TIM_SlaveTimer_SetConfig+0x194>
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPRESCALER(sSlaveConfig->TriggerPrescaler));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));
      /* Configure the ETR Trigger source */
      TIM_ETR_SetConfig(htim->Instance,
 80078e6:	687b      	ldr	r3, [r7, #4]
 80078e8:	6818      	ldr	r0, [r3, #0]
 80078ea:	683b      	ldr	r3, [r7, #0]
 80078ec:	68d9      	ldr	r1, [r3, #12]
 80078ee:	683b      	ldr	r3, [r7, #0]
 80078f0:	689a      	ldr	r2, [r3, #8]
 80078f2:	683b      	ldr	r3, [r7, #0]
 80078f4:	691b      	ldr	r3, [r3, #16]
 80078f6:	f000 f8d5 	bl	8007aa4 <TIM_ETR_SetConfig>
                        sSlaveConfig->TriggerPrescaler,
                        sSlaveConfig->TriggerPolarity,
                        sSlaveConfig->TriggerFilter);
      break;
 80078fa:	e045      	b.n	8007988 <TIM_SlaveTimer_SetConfig+0x19c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      if ((sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED) || \
 80078fc:	683b      	ldr	r3, [r7, #0]
 80078fe:	681b      	ldr	r3, [r3, #0]
 8007900:	2b05      	cmp	r3, #5
 8007902:	d004      	beq.n	800790e <TIM_SlaveTimer_SetConfig+0x122>
          (sSlaveConfig->SlaveMode == TIM_SLAVEMODE_COMBINED_GATEDRESET))
 8007904:	683b      	ldr	r3, [r7, #0]
 8007906:	681b      	ldr	r3, [r3, #0]
      if ((sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED) || \
 8007908:	f1b3 1f01 	cmp.w	r3, #65537	; 0x10001
 800790c:	d101      	bne.n	8007912 <TIM_SlaveTimer_SetConfig+0x126>
      {
        return HAL_ERROR;
 800790e:	2301      	movs	r3, #1
 8007910:	e03b      	b.n	800798a <TIM_SlaveTimer_SetConfig+0x19e>
      }

      /* Disable the Channel 1: Reset the CC1E Bit */
      tmpccer = htim->Instance->CCER;
 8007912:	687b      	ldr	r3, [r7, #4]
 8007914:	681b      	ldr	r3, [r3, #0]
 8007916:	6a1b      	ldr	r3, [r3, #32]
 8007918:	60fb      	str	r3, [r7, #12]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 800791a:	687b      	ldr	r3, [r7, #4]
 800791c:	681b      	ldr	r3, [r3, #0]
 800791e:	6a1a      	ldr	r2, [r3, #32]
 8007920:	687b      	ldr	r3, [r7, #4]
 8007922:	681b      	ldr	r3, [r3, #0]
 8007924:	f022 0201 	bic.w	r2, r2, #1
 8007928:	621a      	str	r2, [r3, #32]
      tmpccmr1 = htim->Instance->CCMR1;
 800792a:	687b      	ldr	r3, [r7, #4]
 800792c:	681b      	ldr	r3, [r3, #0]
 800792e:	699b      	ldr	r3, [r3, #24]
 8007930:	60bb      	str	r3, [r7, #8]

      /* Set the filter */
      tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8007932:	68bb      	ldr	r3, [r7, #8]
 8007934:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8007938:	60bb      	str	r3, [r7, #8]
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 800793a:	683b      	ldr	r3, [r7, #0]
 800793c:	691b      	ldr	r3, [r3, #16]
 800793e:	011b      	lsls	r3, r3, #4
 8007940:	68ba      	ldr	r2, [r7, #8]
 8007942:	4313      	orrs	r3, r2
 8007944:	60bb      	str	r3, [r7, #8]

      /* Write to TIMx CCMR1 and CCER registers */
      htim->Instance->CCMR1 = tmpccmr1;
 8007946:	687b      	ldr	r3, [r7, #4]
 8007948:	681b      	ldr	r3, [r3, #0]
 800794a:	68ba      	ldr	r2, [r7, #8]
 800794c:	619a      	str	r2, [r3, #24]
      htim->Instance->CCER = tmpccer;
 800794e:	687b      	ldr	r3, [r7, #4]
 8007950:	681b      	ldr	r3, [r3, #0]
 8007952:	68fa      	ldr	r2, [r7, #12]
 8007954:	621a      	str	r2, [r3, #32]
      break;
 8007956:	e017      	b.n	8007988 <TIM_SlaveTimer_SetConfig+0x19c>
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI1 Filter and Polarity */
      TIM_TI1_ConfigInputStage(htim->Instance,
 8007958:	687b      	ldr	r3, [r7, #4]
 800795a:	6818      	ldr	r0, [r3, #0]
 800795c:	683b      	ldr	r3, [r7, #0]
 800795e:	6899      	ldr	r1, [r3, #8]
 8007960:	683b      	ldr	r3, [r7, #0]
 8007962:	691b      	ldr	r3, [r3, #16]
 8007964:	461a      	mov	r2, r3
 8007966:	f000 f821 	bl	80079ac <TIM_TI1_ConfigInputStage>
                               sSlaveConfig->TriggerPolarity,
                               sSlaveConfig->TriggerFilter);
      break;
 800796a:	e00d      	b.n	8007988 <TIM_SlaveTimer_SetConfig+0x19c>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI2 Filter and Polarity */
      TIM_TI2_ConfigInputStage(htim->Instance,
 800796c:	687b      	ldr	r3, [r7, #4]
 800796e:	6818      	ldr	r0, [r3, #0]
 8007970:	683b      	ldr	r3, [r7, #0]
 8007972:	6899      	ldr	r1, [r3, #8]
 8007974:	683b      	ldr	r3, [r7, #0]
 8007976:	691b      	ldr	r3, [r3, #16]
 8007978:	461a      	mov	r2, r3
 800797a:	f000 f846 	bl	8007a0a <TIM_TI2_ConfigInputStage>
                               sSlaveConfig->TriggerPolarity,
                               sSlaveConfig->TriggerFilter);
      break;
 800797e:	e003      	b.n	8007988 <TIM_SlaveTimer_SetConfig+0x19c>
      assert_param(IS_TIM_INTERNAL_TRIGGEREVENT_INSTANCE((htim->Instance), sSlaveConfig->InputTrigger));
      break;
    }

    default:
      status = HAL_ERROR;
 8007980:	2301      	movs	r3, #1
 8007982:	75fb      	strb	r3, [r7, #23]
      break;
 8007984:	e000      	b.n	8007988 <TIM_SlaveTimer_SetConfig+0x19c>
      break;
 8007986:	bf00      	nop
  }

  return status;
 8007988:	7dfb      	ldrb	r3, [r7, #23]
}
 800798a:	4618      	mov	r0, r3
 800798c:	3718      	adds	r7, #24
 800798e:	46bd      	mov	sp, r7
 8007990:	bd80      	pop	{r7, pc}
 8007992:	bf00      	nop
 8007994:	00100070 	.word	0x00100070
 8007998:	00100060 	.word	0x00100060
 800799c:	00100050 	.word	0x00100050
 80079a0:	00100040 	.word	0x00100040
 80079a4:	00100030 	.word	0x00100030
 80079a8:	00100020 	.word	0x00100020

080079ac <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80079ac:	b480      	push	{r7}
 80079ae:	b087      	sub	sp, #28
 80079b0:	af00      	add	r7, sp, #0
 80079b2:	60f8      	str	r0, [r7, #12]
 80079b4:	60b9      	str	r1, [r7, #8]
 80079b6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80079b8:	68fb      	ldr	r3, [r7, #12]
 80079ba:	6a1b      	ldr	r3, [r3, #32]
 80079bc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80079be:	68fb      	ldr	r3, [r7, #12]
 80079c0:	6a1b      	ldr	r3, [r3, #32]
 80079c2:	f023 0201 	bic.w	r2, r3, #1
 80079c6:	68fb      	ldr	r3, [r7, #12]
 80079c8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80079ca:	68fb      	ldr	r3, [r7, #12]
 80079cc:	699b      	ldr	r3, [r3, #24]
 80079ce:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80079d0:	693b      	ldr	r3, [r7, #16]
 80079d2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80079d6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80079d8:	687b      	ldr	r3, [r7, #4]
 80079da:	011b      	lsls	r3, r3, #4
 80079dc:	693a      	ldr	r2, [r7, #16]
 80079de:	4313      	orrs	r3, r2
 80079e0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80079e2:	697b      	ldr	r3, [r7, #20]
 80079e4:	f023 030a 	bic.w	r3, r3, #10
 80079e8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80079ea:	697a      	ldr	r2, [r7, #20]
 80079ec:	68bb      	ldr	r3, [r7, #8]
 80079ee:	4313      	orrs	r3, r2
 80079f0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80079f2:	68fb      	ldr	r3, [r7, #12]
 80079f4:	693a      	ldr	r2, [r7, #16]
 80079f6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80079f8:	68fb      	ldr	r3, [r7, #12]
 80079fa:	697a      	ldr	r2, [r7, #20]
 80079fc:	621a      	str	r2, [r3, #32]
}
 80079fe:	bf00      	nop
 8007a00:	371c      	adds	r7, #28
 8007a02:	46bd      	mov	sp, r7
 8007a04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a08:	4770      	bx	lr

08007a0a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007a0a:	b480      	push	{r7}
 8007a0c:	b087      	sub	sp, #28
 8007a0e:	af00      	add	r7, sp, #0
 8007a10:	60f8      	str	r0, [r7, #12]
 8007a12:	60b9      	str	r1, [r7, #8]
 8007a14:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007a16:	68fb      	ldr	r3, [r7, #12]
 8007a18:	6a1b      	ldr	r3, [r3, #32]
 8007a1a:	f023 0210 	bic.w	r2, r3, #16
 8007a1e:	68fb      	ldr	r3, [r7, #12]
 8007a20:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007a22:	68fb      	ldr	r3, [r7, #12]
 8007a24:	699b      	ldr	r3, [r3, #24]
 8007a26:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8007a28:	68fb      	ldr	r3, [r7, #12]
 8007a2a:	6a1b      	ldr	r3, [r3, #32]
 8007a2c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8007a2e:	697b      	ldr	r3, [r7, #20]
 8007a30:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8007a34:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8007a36:	687b      	ldr	r3, [r7, #4]
 8007a38:	031b      	lsls	r3, r3, #12
 8007a3a:	697a      	ldr	r2, [r7, #20]
 8007a3c:	4313      	orrs	r3, r2
 8007a3e:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8007a40:	693b      	ldr	r3, [r7, #16]
 8007a42:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8007a46:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8007a48:	68bb      	ldr	r3, [r7, #8]
 8007a4a:	011b      	lsls	r3, r3, #4
 8007a4c:	693a      	ldr	r2, [r7, #16]
 8007a4e:	4313      	orrs	r3, r2
 8007a50:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8007a52:	68fb      	ldr	r3, [r7, #12]
 8007a54:	697a      	ldr	r2, [r7, #20]
 8007a56:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007a58:	68fb      	ldr	r3, [r7, #12]
 8007a5a:	693a      	ldr	r2, [r7, #16]
 8007a5c:	621a      	str	r2, [r3, #32]
}
 8007a5e:	bf00      	nop
 8007a60:	371c      	adds	r7, #28
 8007a62:	46bd      	mov	sp, r7
 8007a64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a68:	4770      	bx	lr

08007a6a <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8007a6a:	b480      	push	{r7}
 8007a6c:	b085      	sub	sp, #20
 8007a6e:	af00      	add	r7, sp, #0
 8007a70:	6078      	str	r0, [r7, #4]
 8007a72:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8007a74:	687b      	ldr	r3, [r7, #4]
 8007a76:	689b      	ldr	r3, [r3, #8]
 8007a78:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8007a7a:	68fb      	ldr	r3, [r7, #12]
 8007a7c:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 8007a80:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007a84:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8007a86:	683a      	ldr	r2, [r7, #0]
 8007a88:	68fb      	ldr	r3, [r7, #12]
 8007a8a:	4313      	orrs	r3, r2
 8007a8c:	f043 0307 	orr.w	r3, r3, #7
 8007a90:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007a92:	687b      	ldr	r3, [r7, #4]
 8007a94:	68fa      	ldr	r2, [r7, #12]
 8007a96:	609a      	str	r2, [r3, #8]
}
 8007a98:	bf00      	nop
 8007a9a:	3714      	adds	r7, #20
 8007a9c:	46bd      	mov	sp, r7
 8007a9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007aa2:	4770      	bx	lr

08007aa4 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8007aa4:	b480      	push	{r7}
 8007aa6:	b087      	sub	sp, #28
 8007aa8:	af00      	add	r7, sp, #0
 8007aaa:	60f8      	str	r0, [r7, #12]
 8007aac:	60b9      	str	r1, [r7, #8]
 8007aae:	607a      	str	r2, [r7, #4]
 8007ab0:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8007ab2:	68fb      	ldr	r3, [r7, #12]
 8007ab4:	689b      	ldr	r3, [r3, #8]
 8007ab6:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007ab8:	697b      	ldr	r3, [r7, #20]
 8007aba:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8007abe:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8007ac0:	683b      	ldr	r3, [r7, #0]
 8007ac2:	021a      	lsls	r2, r3, #8
 8007ac4:	687b      	ldr	r3, [r7, #4]
 8007ac6:	431a      	orrs	r2, r3
 8007ac8:	68bb      	ldr	r3, [r7, #8]
 8007aca:	4313      	orrs	r3, r2
 8007acc:	697a      	ldr	r2, [r7, #20]
 8007ace:	4313      	orrs	r3, r2
 8007ad0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007ad2:	68fb      	ldr	r3, [r7, #12]
 8007ad4:	697a      	ldr	r2, [r7, #20]
 8007ad6:	609a      	str	r2, [r3, #8]
}
 8007ad8:	bf00      	nop
 8007ada:	371c      	adds	r7, #28
 8007adc:	46bd      	mov	sp, r7
 8007ade:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ae2:	4770      	bx	lr

08007ae4 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8007ae4:	b480      	push	{r7}
 8007ae6:	b087      	sub	sp, #28
 8007ae8:	af00      	add	r7, sp, #0
 8007aea:	60f8      	str	r0, [r7, #12]
 8007aec:	60b9      	str	r1, [r7, #8]
 8007aee:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8007af0:	68bb      	ldr	r3, [r7, #8]
 8007af2:	f003 031f 	and.w	r3, r3, #31
 8007af6:	2201      	movs	r2, #1
 8007af8:	fa02 f303 	lsl.w	r3, r2, r3
 8007afc:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8007afe:	68fb      	ldr	r3, [r7, #12]
 8007b00:	6a1a      	ldr	r2, [r3, #32]
 8007b02:	697b      	ldr	r3, [r7, #20]
 8007b04:	43db      	mvns	r3, r3
 8007b06:	401a      	ands	r2, r3
 8007b08:	68fb      	ldr	r3, [r7, #12]
 8007b0a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8007b0c:	68fb      	ldr	r3, [r7, #12]
 8007b0e:	6a1a      	ldr	r2, [r3, #32]
 8007b10:	68bb      	ldr	r3, [r7, #8]
 8007b12:	f003 031f 	and.w	r3, r3, #31
 8007b16:	6879      	ldr	r1, [r7, #4]
 8007b18:	fa01 f303 	lsl.w	r3, r1, r3
 8007b1c:	431a      	orrs	r2, r3
 8007b1e:	68fb      	ldr	r3, [r7, #12]
 8007b20:	621a      	str	r2, [r3, #32]
}
 8007b22:	bf00      	nop
 8007b24:	371c      	adds	r7, #28
 8007b26:	46bd      	mov	sp, r7
 8007b28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b2c:	4770      	bx	lr
	...

08007b30 <HAL_TIMEx_PWMN_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_PWMN_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8007b30:	b580      	push	{r7, lr}
 8007b32:	b084      	sub	sp, #16
 8007b34:	af00      	add	r7, sp, #0
 8007b36:	6078      	str	r0, [r7, #4]
 8007b38:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));

  /* Check the TIM complementary channel state */
  if (TIM_CHANNEL_N_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8007b3a:	683b      	ldr	r3, [r7, #0]
 8007b3c:	2b00      	cmp	r3, #0
 8007b3e:	d109      	bne.n	8007b54 <HAL_TIMEx_PWMN_Start+0x24>
 8007b40:	687b      	ldr	r3, [r7, #4]
 8007b42:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8007b46:	b2db      	uxtb	r3, r3
 8007b48:	2b01      	cmp	r3, #1
 8007b4a:	bf14      	ite	ne
 8007b4c:	2301      	movne	r3, #1
 8007b4e:	2300      	moveq	r3, #0
 8007b50:	b2db      	uxtb	r3, r3
 8007b52:	e022      	b.n	8007b9a <HAL_TIMEx_PWMN_Start+0x6a>
 8007b54:	683b      	ldr	r3, [r7, #0]
 8007b56:	2b04      	cmp	r3, #4
 8007b58:	d109      	bne.n	8007b6e <HAL_TIMEx_PWMN_Start+0x3e>
 8007b5a:	687b      	ldr	r3, [r7, #4]
 8007b5c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8007b60:	b2db      	uxtb	r3, r3
 8007b62:	2b01      	cmp	r3, #1
 8007b64:	bf14      	ite	ne
 8007b66:	2301      	movne	r3, #1
 8007b68:	2300      	moveq	r3, #0
 8007b6a:	b2db      	uxtb	r3, r3
 8007b6c:	e015      	b.n	8007b9a <HAL_TIMEx_PWMN_Start+0x6a>
 8007b6e:	683b      	ldr	r3, [r7, #0]
 8007b70:	2b08      	cmp	r3, #8
 8007b72:	d109      	bne.n	8007b88 <HAL_TIMEx_PWMN_Start+0x58>
 8007b74:	687b      	ldr	r3, [r7, #4]
 8007b76:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 8007b7a:	b2db      	uxtb	r3, r3
 8007b7c:	2b01      	cmp	r3, #1
 8007b7e:	bf14      	ite	ne
 8007b80:	2301      	movne	r3, #1
 8007b82:	2300      	moveq	r3, #0
 8007b84:	b2db      	uxtb	r3, r3
 8007b86:	e008      	b.n	8007b9a <HAL_TIMEx_PWMN_Start+0x6a>
 8007b88:	687b      	ldr	r3, [r7, #4]
 8007b8a:	f893 3047 	ldrb.w	r3, [r3, #71]	; 0x47
 8007b8e:	b2db      	uxtb	r3, r3
 8007b90:	2b01      	cmp	r3, #1
 8007b92:	bf14      	ite	ne
 8007b94:	2301      	movne	r3, #1
 8007b96:	2300      	moveq	r3, #0
 8007b98:	b2db      	uxtb	r3, r3
 8007b9a:	2b00      	cmp	r3, #0
 8007b9c:	d001      	beq.n	8007ba2 <HAL_TIMEx_PWMN_Start+0x72>
  {
    return HAL_ERROR;
 8007b9e:	2301      	movs	r3, #1
 8007ba0:	e073      	b.n	8007c8a <HAL_TIMEx_PWMN_Start+0x15a>
  }

  /* Set the TIM complementary channel state */
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8007ba2:	683b      	ldr	r3, [r7, #0]
 8007ba4:	2b00      	cmp	r3, #0
 8007ba6:	d104      	bne.n	8007bb2 <HAL_TIMEx_PWMN_Start+0x82>
 8007ba8:	687b      	ldr	r3, [r7, #4]
 8007baa:	2202      	movs	r2, #2
 8007bac:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8007bb0:	e013      	b.n	8007bda <HAL_TIMEx_PWMN_Start+0xaa>
 8007bb2:	683b      	ldr	r3, [r7, #0]
 8007bb4:	2b04      	cmp	r3, #4
 8007bb6:	d104      	bne.n	8007bc2 <HAL_TIMEx_PWMN_Start+0x92>
 8007bb8:	687b      	ldr	r3, [r7, #4]
 8007bba:	2202      	movs	r2, #2
 8007bbc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8007bc0:	e00b      	b.n	8007bda <HAL_TIMEx_PWMN_Start+0xaa>
 8007bc2:	683b      	ldr	r3, [r7, #0]
 8007bc4:	2b08      	cmp	r3, #8
 8007bc6:	d104      	bne.n	8007bd2 <HAL_TIMEx_PWMN_Start+0xa2>
 8007bc8:	687b      	ldr	r3, [r7, #4]
 8007bca:	2202      	movs	r2, #2
 8007bcc:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8007bd0:	e003      	b.n	8007bda <HAL_TIMEx_PWMN_Start+0xaa>
 8007bd2:	687b      	ldr	r3, [r7, #4]
 8007bd4:	2202      	movs	r2, #2
 8007bd6:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Enable the complementary PWM output  */
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_ENABLE);
 8007bda:	687b      	ldr	r3, [r7, #4]
 8007bdc:	681b      	ldr	r3, [r3, #0]
 8007bde:	2204      	movs	r2, #4
 8007be0:	6839      	ldr	r1, [r7, #0]
 8007be2:	4618      	mov	r0, r3
 8007be4:	f000 fa52 	bl	800808c <TIM_CCxNChannelCmd>

  /* Enable the Main Output */
  __HAL_TIM_MOE_ENABLE(htim);
 8007be8:	687b      	ldr	r3, [r7, #4]
 8007bea:	681b      	ldr	r3, [r3, #0]
 8007bec:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8007bee:	687b      	ldr	r3, [r7, #4]
 8007bf0:	681b      	ldr	r3, [r3, #0]
 8007bf2:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8007bf6:	645a      	str	r2, [r3, #68]	; 0x44

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007bf8:	687b      	ldr	r3, [r7, #4]
 8007bfa:	681b      	ldr	r3, [r3, #0]
 8007bfc:	4a25      	ldr	r2, [pc, #148]	; (8007c94 <HAL_TIMEx_PWMN_Start+0x164>)
 8007bfe:	4293      	cmp	r3, r2
 8007c00:	d022      	beq.n	8007c48 <HAL_TIMEx_PWMN_Start+0x118>
 8007c02:	687b      	ldr	r3, [r7, #4]
 8007c04:	681b      	ldr	r3, [r3, #0]
 8007c06:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007c0a:	d01d      	beq.n	8007c48 <HAL_TIMEx_PWMN_Start+0x118>
 8007c0c:	687b      	ldr	r3, [r7, #4]
 8007c0e:	681b      	ldr	r3, [r3, #0]
 8007c10:	4a21      	ldr	r2, [pc, #132]	; (8007c98 <HAL_TIMEx_PWMN_Start+0x168>)
 8007c12:	4293      	cmp	r3, r2
 8007c14:	d018      	beq.n	8007c48 <HAL_TIMEx_PWMN_Start+0x118>
 8007c16:	687b      	ldr	r3, [r7, #4]
 8007c18:	681b      	ldr	r3, [r3, #0]
 8007c1a:	4a20      	ldr	r2, [pc, #128]	; (8007c9c <HAL_TIMEx_PWMN_Start+0x16c>)
 8007c1c:	4293      	cmp	r3, r2
 8007c1e:	d013      	beq.n	8007c48 <HAL_TIMEx_PWMN_Start+0x118>
 8007c20:	687b      	ldr	r3, [r7, #4]
 8007c22:	681b      	ldr	r3, [r3, #0]
 8007c24:	4a1e      	ldr	r2, [pc, #120]	; (8007ca0 <HAL_TIMEx_PWMN_Start+0x170>)
 8007c26:	4293      	cmp	r3, r2
 8007c28:	d00e      	beq.n	8007c48 <HAL_TIMEx_PWMN_Start+0x118>
 8007c2a:	687b      	ldr	r3, [r7, #4]
 8007c2c:	681b      	ldr	r3, [r3, #0]
 8007c2e:	4a1d      	ldr	r2, [pc, #116]	; (8007ca4 <HAL_TIMEx_PWMN_Start+0x174>)
 8007c30:	4293      	cmp	r3, r2
 8007c32:	d009      	beq.n	8007c48 <HAL_TIMEx_PWMN_Start+0x118>
 8007c34:	687b      	ldr	r3, [r7, #4]
 8007c36:	681b      	ldr	r3, [r3, #0]
 8007c38:	4a1b      	ldr	r2, [pc, #108]	; (8007ca8 <HAL_TIMEx_PWMN_Start+0x178>)
 8007c3a:	4293      	cmp	r3, r2
 8007c3c:	d004      	beq.n	8007c48 <HAL_TIMEx_PWMN_Start+0x118>
 8007c3e:	687b      	ldr	r3, [r7, #4]
 8007c40:	681b      	ldr	r3, [r3, #0]
 8007c42:	4a1a      	ldr	r2, [pc, #104]	; (8007cac <HAL_TIMEx_PWMN_Start+0x17c>)
 8007c44:	4293      	cmp	r3, r2
 8007c46:	d115      	bne.n	8007c74 <HAL_TIMEx_PWMN_Start+0x144>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007c48:	687b      	ldr	r3, [r7, #4]
 8007c4a:	681b      	ldr	r3, [r3, #0]
 8007c4c:	689a      	ldr	r2, [r3, #8]
 8007c4e:	4b18      	ldr	r3, [pc, #96]	; (8007cb0 <HAL_TIMEx_PWMN_Start+0x180>)
 8007c50:	4013      	ands	r3, r2
 8007c52:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007c54:	68fb      	ldr	r3, [r7, #12]
 8007c56:	2b06      	cmp	r3, #6
 8007c58:	d015      	beq.n	8007c86 <HAL_TIMEx_PWMN_Start+0x156>
 8007c5a:	68fb      	ldr	r3, [r7, #12]
 8007c5c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007c60:	d011      	beq.n	8007c86 <HAL_TIMEx_PWMN_Start+0x156>
    {
      __HAL_TIM_ENABLE(htim);
 8007c62:	687b      	ldr	r3, [r7, #4]
 8007c64:	681b      	ldr	r3, [r3, #0]
 8007c66:	681a      	ldr	r2, [r3, #0]
 8007c68:	687b      	ldr	r3, [r7, #4]
 8007c6a:	681b      	ldr	r3, [r3, #0]
 8007c6c:	f042 0201 	orr.w	r2, r2, #1
 8007c70:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007c72:	e008      	b.n	8007c86 <HAL_TIMEx_PWMN_Start+0x156>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8007c74:	687b      	ldr	r3, [r7, #4]
 8007c76:	681b      	ldr	r3, [r3, #0]
 8007c78:	681a      	ldr	r2, [r3, #0]
 8007c7a:	687b      	ldr	r3, [r7, #4]
 8007c7c:	681b      	ldr	r3, [r3, #0]
 8007c7e:	f042 0201 	orr.w	r2, r2, #1
 8007c82:	601a      	str	r2, [r3, #0]
 8007c84:	e000      	b.n	8007c88 <HAL_TIMEx_PWMN_Start+0x158>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007c86:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8007c88:	2300      	movs	r3, #0
}
 8007c8a:	4618      	mov	r0, r3
 8007c8c:	3710      	adds	r7, #16
 8007c8e:	46bd      	mov	sp, r7
 8007c90:	bd80      	pop	{r7, pc}
 8007c92:	bf00      	nop
 8007c94:	40012c00 	.word	0x40012c00
 8007c98:	40000400 	.word	0x40000400
 8007c9c:	40000800 	.word	0x40000800
 8007ca0:	40000c00 	.word	0x40000c00
 8007ca4:	40013400 	.word	0x40013400
 8007ca8:	40014000 	.word	0x40014000
 8007cac:	40015000 	.word	0x40015000
 8007cb0:	00010007 	.word	0x00010007

08007cb4 <HAL_TIMEx_PWMN_Stop>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_PWMN_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8007cb4:	b580      	push	{r7, lr}
 8007cb6:	b082      	sub	sp, #8
 8007cb8:	af00      	add	r7, sp, #0
 8007cba:	6078      	str	r0, [r7, #4]
 8007cbc:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));

  /* Disable the complementary PWM output  */
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_DISABLE);
 8007cbe:	687b      	ldr	r3, [r7, #4]
 8007cc0:	681b      	ldr	r3, [r3, #0]
 8007cc2:	2200      	movs	r2, #0
 8007cc4:	6839      	ldr	r1, [r7, #0]
 8007cc6:	4618      	mov	r0, r3
 8007cc8:	f000 f9e0 	bl	800808c <TIM_CCxNChannelCmd>

  /* Disable the Main Output */
  __HAL_TIM_MOE_DISABLE(htim);
 8007ccc:	687b      	ldr	r3, [r7, #4]
 8007cce:	681b      	ldr	r3, [r3, #0]
 8007cd0:	6a1a      	ldr	r2, [r3, #32]
 8007cd2:	f241 1311 	movw	r3, #4369	; 0x1111
 8007cd6:	4013      	ands	r3, r2
 8007cd8:	2b00      	cmp	r3, #0
 8007cda:	d10f      	bne.n	8007cfc <HAL_TIMEx_PWMN_Stop+0x48>
 8007cdc:	687b      	ldr	r3, [r7, #4]
 8007cde:	681b      	ldr	r3, [r3, #0]
 8007ce0:	6a1a      	ldr	r2, [r3, #32]
 8007ce2:	f244 4344 	movw	r3, #17476	; 0x4444
 8007ce6:	4013      	ands	r3, r2
 8007ce8:	2b00      	cmp	r3, #0
 8007cea:	d107      	bne.n	8007cfc <HAL_TIMEx_PWMN_Stop+0x48>
 8007cec:	687b      	ldr	r3, [r7, #4]
 8007cee:	681b      	ldr	r3, [r3, #0]
 8007cf0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8007cf2:	687b      	ldr	r3, [r7, #4]
 8007cf4:	681b      	ldr	r3, [r3, #0]
 8007cf6:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8007cfa:	645a      	str	r2, [r3, #68]	; 0x44

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8007cfc:	687b      	ldr	r3, [r7, #4]
 8007cfe:	681b      	ldr	r3, [r3, #0]
 8007d00:	6a1a      	ldr	r2, [r3, #32]
 8007d02:	f241 1311 	movw	r3, #4369	; 0x1111
 8007d06:	4013      	ands	r3, r2
 8007d08:	2b00      	cmp	r3, #0
 8007d0a:	d10f      	bne.n	8007d2c <HAL_TIMEx_PWMN_Stop+0x78>
 8007d0c:	687b      	ldr	r3, [r7, #4]
 8007d0e:	681b      	ldr	r3, [r3, #0]
 8007d10:	6a1a      	ldr	r2, [r3, #32]
 8007d12:	f244 4344 	movw	r3, #17476	; 0x4444
 8007d16:	4013      	ands	r3, r2
 8007d18:	2b00      	cmp	r3, #0
 8007d1a:	d107      	bne.n	8007d2c <HAL_TIMEx_PWMN_Stop+0x78>
 8007d1c:	687b      	ldr	r3, [r7, #4]
 8007d1e:	681b      	ldr	r3, [r3, #0]
 8007d20:	681a      	ldr	r2, [r3, #0]
 8007d22:	687b      	ldr	r3, [r7, #4]
 8007d24:	681b      	ldr	r3, [r3, #0]
 8007d26:	f022 0201 	bic.w	r2, r2, #1
 8007d2a:	601a      	str	r2, [r3, #0]

  /* Set the TIM complementary channel state */
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8007d2c:	683b      	ldr	r3, [r7, #0]
 8007d2e:	2b00      	cmp	r3, #0
 8007d30:	d104      	bne.n	8007d3c <HAL_TIMEx_PWMN_Stop+0x88>
 8007d32:	687b      	ldr	r3, [r7, #4]
 8007d34:	2201      	movs	r2, #1
 8007d36:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8007d3a:	e013      	b.n	8007d64 <HAL_TIMEx_PWMN_Stop+0xb0>
 8007d3c:	683b      	ldr	r3, [r7, #0]
 8007d3e:	2b04      	cmp	r3, #4
 8007d40:	d104      	bne.n	8007d4c <HAL_TIMEx_PWMN_Stop+0x98>
 8007d42:	687b      	ldr	r3, [r7, #4]
 8007d44:	2201      	movs	r2, #1
 8007d46:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8007d4a:	e00b      	b.n	8007d64 <HAL_TIMEx_PWMN_Stop+0xb0>
 8007d4c:	683b      	ldr	r3, [r7, #0]
 8007d4e:	2b08      	cmp	r3, #8
 8007d50:	d104      	bne.n	8007d5c <HAL_TIMEx_PWMN_Stop+0xa8>
 8007d52:	687b      	ldr	r3, [r7, #4]
 8007d54:	2201      	movs	r2, #1
 8007d56:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8007d5a:	e003      	b.n	8007d64 <HAL_TIMEx_PWMN_Stop+0xb0>
 8007d5c:	687b      	ldr	r3, [r7, #4]
 8007d5e:	2201      	movs	r2, #1
 8007d60:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Return function status */
  return HAL_OK;
 8007d64:	2300      	movs	r3, #0
}
 8007d66:	4618      	mov	r0, r3
 8007d68:	3708      	adds	r7, #8
 8007d6a:	46bd      	mov	sp, r7
 8007d6c:	bd80      	pop	{r7, pc}
	...

08007d70 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8007d70:	b480      	push	{r7}
 8007d72:	b085      	sub	sp, #20
 8007d74:	af00      	add	r7, sp, #0
 8007d76:	6078      	str	r0, [r7, #4]
 8007d78:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8007d7a:	687b      	ldr	r3, [r7, #4]
 8007d7c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007d80:	2b01      	cmp	r3, #1
 8007d82:	d101      	bne.n	8007d88 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8007d84:	2302      	movs	r3, #2
 8007d86:	e074      	b.n	8007e72 <HAL_TIMEx_MasterConfigSynchronization+0x102>
 8007d88:	687b      	ldr	r3, [r7, #4]
 8007d8a:	2201      	movs	r2, #1
 8007d8c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007d90:	687b      	ldr	r3, [r7, #4]
 8007d92:	2202      	movs	r2, #2
 8007d94:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8007d98:	687b      	ldr	r3, [r7, #4]
 8007d9a:	681b      	ldr	r3, [r3, #0]
 8007d9c:	685b      	ldr	r3, [r3, #4]
 8007d9e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007da0:	687b      	ldr	r3, [r7, #4]
 8007da2:	681b      	ldr	r3, [r3, #0]
 8007da4:	689b      	ldr	r3, [r3, #8]
 8007da6:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8007da8:	687b      	ldr	r3, [r7, #4]
 8007daa:	681b      	ldr	r3, [r3, #0]
 8007dac:	4a34      	ldr	r2, [pc, #208]	; (8007e80 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8007dae:	4293      	cmp	r3, r2
 8007db0:	d009      	beq.n	8007dc6 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 8007db2:	687b      	ldr	r3, [r7, #4]
 8007db4:	681b      	ldr	r3, [r3, #0]
 8007db6:	4a33      	ldr	r2, [pc, #204]	; (8007e84 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8007db8:	4293      	cmp	r3, r2
 8007dba:	d004      	beq.n	8007dc6 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 8007dbc:	687b      	ldr	r3, [r7, #4]
 8007dbe:	681b      	ldr	r3, [r3, #0]
 8007dc0:	4a31      	ldr	r2, [pc, #196]	; (8007e88 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8007dc2:	4293      	cmp	r3, r2
 8007dc4:	d108      	bne.n	8007dd8 <HAL_TIMEx_MasterConfigSynchronization+0x68>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8007dc6:	68fb      	ldr	r3, [r7, #12]
 8007dc8:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8007dcc:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8007dce:	683b      	ldr	r3, [r7, #0]
 8007dd0:	685b      	ldr	r3, [r3, #4]
 8007dd2:	68fa      	ldr	r2, [r7, #12]
 8007dd4:	4313      	orrs	r3, r2
 8007dd6:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8007dd8:	68fb      	ldr	r3, [r7, #12]
 8007dda:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 8007dde:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007de2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8007de4:	683b      	ldr	r3, [r7, #0]
 8007de6:	681b      	ldr	r3, [r3, #0]
 8007de8:	68fa      	ldr	r2, [r7, #12]
 8007dea:	4313      	orrs	r3, r2
 8007dec:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8007dee:	687b      	ldr	r3, [r7, #4]
 8007df0:	681b      	ldr	r3, [r3, #0]
 8007df2:	68fa      	ldr	r2, [r7, #12]
 8007df4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007df6:	687b      	ldr	r3, [r7, #4]
 8007df8:	681b      	ldr	r3, [r3, #0]
 8007dfa:	4a21      	ldr	r2, [pc, #132]	; (8007e80 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8007dfc:	4293      	cmp	r3, r2
 8007dfe:	d022      	beq.n	8007e46 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8007e00:	687b      	ldr	r3, [r7, #4]
 8007e02:	681b      	ldr	r3, [r3, #0]
 8007e04:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007e08:	d01d      	beq.n	8007e46 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8007e0a:	687b      	ldr	r3, [r7, #4]
 8007e0c:	681b      	ldr	r3, [r3, #0]
 8007e0e:	4a1f      	ldr	r2, [pc, #124]	; (8007e8c <HAL_TIMEx_MasterConfigSynchronization+0x11c>)
 8007e10:	4293      	cmp	r3, r2
 8007e12:	d018      	beq.n	8007e46 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8007e14:	687b      	ldr	r3, [r7, #4]
 8007e16:	681b      	ldr	r3, [r3, #0]
 8007e18:	4a1d      	ldr	r2, [pc, #116]	; (8007e90 <HAL_TIMEx_MasterConfigSynchronization+0x120>)
 8007e1a:	4293      	cmp	r3, r2
 8007e1c:	d013      	beq.n	8007e46 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8007e1e:	687b      	ldr	r3, [r7, #4]
 8007e20:	681b      	ldr	r3, [r3, #0]
 8007e22:	4a1c      	ldr	r2, [pc, #112]	; (8007e94 <HAL_TIMEx_MasterConfigSynchronization+0x124>)
 8007e24:	4293      	cmp	r3, r2
 8007e26:	d00e      	beq.n	8007e46 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8007e28:	687b      	ldr	r3, [r7, #4]
 8007e2a:	681b      	ldr	r3, [r3, #0]
 8007e2c:	4a15      	ldr	r2, [pc, #84]	; (8007e84 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8007e2e:	4293      	cmp	r3, r2
 8007e30:	d009      	beq.n	8007e46 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8007e32:	687b      	ldr	r3, [r7, #4]
 8007e34:	681b      	ldr	r3, [r3, #0]
 8007e36:	4a18      	ldr	r2, [pc, #96]	; (8007e98 <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 8007e38:	4293      	cmp	r3, r2
 8007e3a:	d004      	beq.n	8007e46 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8007e3c:	687b      	ldr	r3, [r7, #4]
 8007e3e:	681b      	ldr	r3, [r3, #0]
 8007e40:	4a11      	ldr	r2, [pc, #68]	; (8007e88 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8007e42:	4293      	cmp	r3, r2
 8007e44:	d10c      	bne.n	8007e60 <HAL_TIMEx_MasterConfigSynchronization+0xf0>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8007e46:	68bb      	ldr	r3, [r7, #8]
 8007e48:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007e4c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8007e4e:	683b      	ldr	r3, [r7, #0]
 8007e50:	689b      	ldr	r3, [r3, #8]
 8007e52:	68ba      	ldr	r2, [r7, #8]
 8007e54:	4313      	orrs	r3, r2
 8007e56:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8007e58:	687b      	ldr	r3, [r7, #4]
 8007e5a:	681b      	ldr	r3, [r3, #0]
 8007e5c:	68ba      	ldr	r2, [r7, #8]
 8007e5e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8007e60:	687b      	ldr	r3, [r7, #4]
 8007e62:	2201      	movs	r2, #1
 8007e64:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8007e68:	687b      	ldr	r3, [r7, #4]
 8007e6a:	2200      	movs	r2, #0
 8007e6c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8007e70:	2300      	movs	r3, #0
}
 8007e72:	4618      	mov	r0, r3
 8007e74:	3714      	adds	r7, #20
 8007e76:	46bd      	mov	sp, r7
 8007e78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e7c:	4770      	bx	lr
 8007e7e:	bf00      	nop
 8007e80:	40012c00 	.word	0x40012c00
 8007e84:	40013400 	.word	0x40013400
 8007e88:	40015000 	.word	0x40015000
 8007e8c:	40000400 	.word	0x40000400
 8007e90:	40000800 	.word	0x40000800
 8007e94:	40000c00 	.word	0x40000c00
 8007e98:	40014000 	.word	0x40014000

08007e9c <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8007e9c:	b480      	push	{r7}
 8007e9e:	b085      	sub	sp, #20
 8007ea0:	af00      	add	r7, sp, #0
 8007ea2:	6078      	str	r0, [r7, #4]
 8007ea4:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8007ea6:	2300      	movs	r3, #0
 8007ea8:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8007eaa:	687b      	ldr	r3, [r7, #4]
 8007eac:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007eb0:	2b01      	cmp	r3, #1
 8007eb2:	d101      	bne.n	8007eb8 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8007eb4:	2302      	movs	r3, #2
 8007eb6:	e096      	b.n	8007fe6 <HAL_TIMEx_ConfigBreakDeadTime+0x14a>
 8007eb8:	687b      	ldr	r3, [r7, #4]
 8007eba:	2201      	movs	r2, #1
 8007ebc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8007ec0:	68fb      	ldr	r3, [r7, #12]
 8007ec2:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8007ec6:	683b      	ldr	r3, [r7, #0]
 8007ec8:	68db      	ldr	r3, [r3, #12]
 8007eca:	4313      	orrs	r3, r2
 8007ecc:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8007ece:	68fb      	ldr	r3, [r7, #12]
 8007ed0:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8007ed4:	683b      	ldr	r3, [r7, #0]
 8007ed6:	689b      	ldr	r3, [r3, #8]
 8007ed8:	4313      	orrs	r3, r2
 8007eda:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8007edc:	68fb      	ldr	r3, [r7, #12]
 8007ede:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8007ee2:	683b      	ldr	r3, [r7, #0]
 8007ee4:	685b      	ldr	r3, [r3, #4]
 8007ee6:	4313      	orrs	r3, r2
 8007ee8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8007eea:	68fb      	ldr	r3, [r7, #12]
 8007eec:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8007ef0:	683b      	ldr	r3, [r7, #0]
 8007ef2:	681b      	ldr	r3, [r3, #0]
 8007ef4:	4313      	orrs	r3, r2
 8007ef6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8007ef8:	68fb      	ldr	r3, [r7, #12]
 8007efa:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8007efe:	683b      	ldr	r3, [r7, #0]
 8007f00:	691b      	ldr	r3, [r3, #16]
 8007f02:	4313      	orrs	r3, r2
 8007f04:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8007f06:	68fb      	ldr	r3, [r7, #12]
 8007f08:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8007f0c:	683b      	ldr	r3, [r7, #0]
 8007f0e:	695b      	ldr	r3, [r3, #20]
 8007f10:	4313      	orrs	r3, r2
 8007f12:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8007f14:	68fb      	ldr	r3, [r7, #12]
 8007f16:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8007f1a:	683b      	ldr	r3, [r7, #0]
 8007f1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007f1e:	4313      	orrs	r3, r2
 8007f20:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8007f22:	68fb      	ldr	r3, [r7, #12]
 8007f24:	f423 2270 	bic.w	r2, r3, #983040	; 0xf0000
 8007f28:	683b      	ldr	r3, [r7, #0]
 8007f2a:	699b      	ldr	r3, [r3, #24]
 8007f2c:	041b      	lsls	r3, r3, #16
 8007f2e:	4313      	orrs	r3, r2
 8007f30:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_ADVANCED_INSTANCE(htim->Instance))
 8007f32:	687b      	ldr	r3, [r7, #4]
 8007f34:	681b      	ldr	r3, [r3, #0]
 8007f36:	4a2f      	ldr	r2, [pc, #188]	; (8007ff4 <HAL_TIMEx_ConfigBreakDeadTime+0x158>)
 8007f38:	4293      	cmp	r3, r2
 8007f3a:	d009      	beq.n	8007f50 <HAL_TIMEx_ConfigBreakDeadTime+0xb4>
 8007f3c:	687b      	ldr	r3, [r7, #4]
 8007f3e:	681b      	ldr	r3, [r3, #0]
 8007f40:	4a2d      	ldr	r2, [pc, #180]	; (8007ff8 <HAL_TIMEx_ConfigBreakDeadTime+0x15c>)
 8007f42:	4293      	cmp	r3, r2
 8007f44:	d004      	beq.n	8007f50 <HAL_TIMEx_ConfigBreakDeadTime+0xb4>
 8007f46:	687b      	ldr	r3, [r7, #4]
 8007f48:	681b      	ldr	r3, [r3, #0]
 8007f4a:	4a2c      	ldr	r2, [pc, #176]	; (8007ffc <HAL_TIMEx_ConfigBreakDeadTime+0x160>)
 8007f4c:	4293      	cmp	r3, r2
 8007f4e:	d106      	bne.n	8007f5e <HAL_TIMEx_ConfigBreakDeadTime+0xc2>
  {
    /* Check the parameters */
    assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

    /* Set BREAK AF mode */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 8007f50:	68fb      	ldr	r3, [r7, #12]
 8007f52:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 8007f56:	683b      	ldr	r3, [r7, #0]
 8007f58:	69db      	ldr	r3, [r3, #28]
 8007f5a:	4313      	orrs	r3, r2
 8007f5c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8007f5e:	687b      	ldr	r3, [r7, #4]
 8007f60:	681b      	ldr	r3, [r3, #0]
 8007f62:	4a24      	ldr	r2, [pc, #144]	; (8007ff4 <HAL_TIMEx_ConfigBreakDeadTime+0x158>)
 8007f64:	4293      	cmp	r3, r2
 8007f66:	d009      	beq.n	8007f7c <HAL_TIMEx_ConfigBreakDeadTime+0xe0>
 8007f68:	687b      	ldr	r3, [r7, #4]
 8007f6a:	681b      	ldr	r3, [r3, #0]
 8007f6c:	4a22      	ldr	r2, [pc, #136]	; (8007ff8 <HAL_TIMEx_ConfigBreakDeadTime+0x15c>)
 8007f6e:	4293      	cmp	r3, r2
 8007f70:	d004      	beq.n	8007f7c <HAL_TIMEx_ConfigBreakDeadTime+0xe0>
 8007f72:	687b      	ldr	r3, [r7, #4]
 8007f74:	681b      	ldr	r3, [r3, #0]
 8007f76:	4a21      	ldr	r2, [pc, #132]	; (8007ffc <HAL_TIMEx_ConfigBreakDeadTime+0x160>)
 8007f78:	4293      	cmp	r3, r2
 8007f7a:	d12b      	bne.n	8007fd4 <HAL_TIMEx_ConfigBreakDeadTime+0x138>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 8007f7c:	68fb      	ldr	r3, [r7, #12]
 8007f7e:	f423 0270 	bic.w	r2, r3, #15728640	; 0xf00000
 8007f82:	683b      	ldr	r3, [r7, #0]
 8007f84:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007f86:	051b      	lsls	r3, r3, #20
 8007f88:	4313      	orrs	r3, r2
 8007f8a:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8007f8c:	68fb      	ldr	r3, [r7, #12]
 8007f8e:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 8007f92:	683b      	ldr	r3, [r7, #0]
 8007f94:	6a1b      	ldr	r3, [r3, #32]
 8007f96:	4313      	orrs	r3, r2
 8007f98:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8007f9a:	68fb      	ldr	r3, [r7, #12]
 8007f9c:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 8007fa0:	683b      	ldr	r3, [r7, #0]
 8007fa2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007fa4:	4313      	orrs	r3, r2
 8007fa6:	60fb      	str	r3, [r7, #12]

    if (IS_TIM_ADVANCED_INSTANCE(htim->Instance))
 8007fa8:	687b      	ldr	r3, [r7, #4]
 8007faa:	681b      	ldr	r3, [r3, #0]
 8007fac:	4a11      	ldr	r2, [pc, #68]	; (8007ff4 <HAL_TIMEx_ConfigBreakDeadTime+0x158>)
 8007fae:	4293      	cmp	r3, r2
 8007fb0:	d009      	beq.n	8007fc6 <HAL_TIMEx_ConfigBreakDeadTime+0x12a>
 8007fb2:	687b      	ldr	r3, [r7, #4]
 8007fb4:	681b      	ldr	r3, [r3, #0]
 8007fb6:	4a10      	ldr	r2, [pc, #64]	; (8007ff8 <HAL_TIMEx_ConfigBreakDeadTime+0x15c>)
 8007fb8:	4293      	cmp	r3, r2
 8007fba:	d004      	beq.n	8007fc6 <HAL_TIMEx_ConfigBreakDeadTime+0x12a>
 8007fbc:	687b      	ldr	r3, [r7, #4]
 8007fbe:	681b      	ldr	r3, [r3, #0]
 8007fc0:	4a0e      	ldr	r2, [pc, #56]	; (8007ffc <HAL_TIMEx_ConfigBreakDeadTime+0x160>)
 8007fc2:	4293      	cmp	r3, r2
 8007fc4:	d106      	bne.n	8007fd4 <HAL_TIMEx_ConfigBreakDeadTime+0x138>
    {
      /* Check the parameters */
      assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

      /* Set BREAK2 AF mode */
      MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 8007fc6:	68fb      	ldr	r3, [r7, #12]
 8007fc8:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 8007fcc:	683b      	ldr	r3, [r7, #0]
 8007fce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007fd0:	4313      	orrs	r3, r2
 8007fd2:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8007fd4:	687b      	ldr	r3, [r7, #4]
 8007fd6:	681b      	ldr	r3, [r3, #0]
 8007fd8:	68fa      	ldr	r2, [r7, #12]
 8007fda:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8007fdc:	687b      	ldr	r3, [r7, #4]
 8007fde:	2200      	movs	r2, #0
 8007fe0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8007fe4:	2300      	movs	r3, #0
}
 8007fe6:	4618      	mov	r0, r3
 8007fe8:	3714      	adds	r7, #20
 8007fea:	46bd      	mov	sp, r7
 8007fec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ff0:	4770      	bx	lr
 8007ff2:	bf00      	nop
 8007ff4:	40012c00 	.word	0x40012c00
 8007ff8:	40013400 	.word	0x40013400
 8007ffc:	40015000 	.word	0x40015000

08008000 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8008000:	b480      	push	{r7}
 8008002:	b083      	sub	sp, #12
 8008004:	af00      	add	r7, sp, #0
 8008006:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8008008:	bf00      	nop
 800800a:	370c      	adds	r7, #12
 800800c:	46bd      	mov	sp, r7
 800800e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008012:	4770      	bx	lr

08008014 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8008014:	b480      	push	{r7}
 8008016:	b083      	sub	sp, #12
 8008018:	af00      	add	r7, sp, #0
 800801a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800801c:	bf00      	nop
 800801e:	370c      	adds	r7, #12
 8008020:	46bd      	mov	sp, r7
 8008022:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008026:	4770      	bx	lr

08008028 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8008028:	b480      	push	{r7}
 800802a:	b083      	sub	sp, #12
 800802c:	af00      	add	r7, sp, #0
 800802e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8008030:	bf00      	nop
 8008032:	370c      	adds	r7, #12
 8008034:	46bd      	mov	sp, r7
 8008036:	f85d 7b04 	ldr.w	r7, [sp], #4
 800803a:	4770      	bx	lr

0800803c <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
 800803c:	b480      	push	{r7}
 800803e:	b083      	sub	sp, #12
 8008040:	af00      	add	r7, sp, #0
 8008042:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 8008044:	bf00      	nop
 8008046:	370c      	adds	r7, #12
 8008048:	46bd      	mov	sp, r7
 800804a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800804e:	4770      	bx	lr

08008050 <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
 8008050:	b480      	push	{r7}
 8008052:	b083      	sub	sp, #12
 8008054:	af00      	add	r7, sp, #0
 8008056:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 8008058:	bf00      	nop
 800805a:	370c      	adds	r7, #12
 800805c:	46bd      	mov	sp, r7
 800805e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008062:	4770      	bx	lr

08008064 <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
 8008064:	b480      	push	{r7}
 8008066:	b083      	sub	sp, #12
 8008068:	af00      	add	r7, sp, #0
 800806a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 800806c:	bf00      	nop
 800806e:	370c      	adds	r7, #12
 8008070:	46bd      	mov	sp, r7
 8008072:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008076:	4770      	bx	lr

08008078 <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
 8008078:	b480      	push	{r7}
 800807a:	b083      	sub	sp, #12
 800807c:	af00      	add	r7, sp, #0
 800807e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 8008080:	bf00      	nop
 8008082:	370c      	adds	r7, #12
 8008084:	46bd      	mov	sp, r7
 8008086:	f85d 7b04 	ldr.w	r7, [sp], #4
 800808a:	4770      	bx	lr

0800808c <TIM_CCxNChannelCmd>:
  * @param  ChannelNState specifies the TIM Channel CCxNE bit new state.
  *          This parameter can be: TIM_CCxN_ENABLE or TIM_CCxN_Disable.
  * @retval None
  */
static void TIM_CCxNChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelNState)
{
 800808c:	b480      	push	{r7}
 800808e:	b087      	sub	sp, #28
 8008090:	af00      	add	r7, sp, #0
 8008092:	60f8      	str	r0, [r7, #12]
 8008094:	60b9      	str	r1, [r7, #8]
 8008096:	607a      	str	r2, [r7, #4]
  uint32_t tmp;

  tmp = TIM_CCER_CC1NE << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8008098:	68bb      	ldr	r3, [r7, #8]
 800809a:	f003 031f 	and.w	r3, r3, #31
 800809e:	2204      	movs	r2, #4
 80080a0:	fa02 f303 	lsl.w	r3, r2, r3
 80080a4:	617b      	str	r3, [r7, #20]

  /* Reset the CCxNE Bit */
  TIMx->CCER &=  ~tmp;
 80080a6:	68fb      	ldr	r3, [r7, #12]
 80080a8:	6a1a      	ldr	r2, [r3, #32]
 80080aa:	697b      	ldr	r3, [r7, #20]
 80080ac:	43db      	mvns	r3, r3
 80080ae:	401a      	ands	r2, r3
 80080b0:	68fb      	ldr	r3, [r7, #12]
 80080b2:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxNE Bit */
  TIMx->CCER |= (uint32_t)(ChannelNState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80080b4:	68fb      	ldr	r3, [r7, #12]
 80080b6:	6a1a      	ldr	r2, [r3, #32]
 80080b8:	68bb      	ldr	r3, [r7, #8]
 80080ba:	f003 031f 	and.w	r3, r3, #31
 80080be:	6879      	ldr	r1, [r7, #4]
 80080c0:	fa01 f303 	lsl.w	r3, r1, r3
 80080c4:	431a      	orrs	r2, r3
 80080c6:	68fb      	ldr	r3, [r7, #12]
 80080c8:	621a      	str	r2, [r3, #32]
}
 80080ca:	bf00      	nop
 80080cc:	371c      	adds	r7, #28
 80080ce:	46bd      	mov	sp, r7
 80080d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080d4:	4770      	bx	lr

080080d6 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80080d6:	b580      	push	{r7, lr}
 80080d8:	b082      	sub	sp, #8
 80080da:	af00      	add	r7, sp, #0
 80080dc:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80080de:	687b      	ldr	r3, [r7, #4]
 80080e0:	2b00      	cmp	r3, #0
 80080e2:	d101      	bne.n	80080e8 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80080e4:	2301      	movs	r3, #1
 80080e6:	e042      	b.n	800816e <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80080e8:	687b      	ldr	r3, [r7, #4]
 80080ea:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80080ee:	2b00      	cmp	r3, #0
 80080f0:	d106      	bne.n	8008100 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80080f2:	687b      	ldr	r3, [r7, #4]
 80080f4:	2200      	movs	r2, #0
 80080f6:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80080fa:	6878      	ldr	r0, [r7, #4]
 80080fc:	f7fa fade 	bl	80026bc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8008100:	687b      	ldr	r3, [r7, #4]
 8008102:	2224      	movs	r2, #36	; 0x24
 8008104:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  __HAL_UART_DISABLE(huart);
 8008108:	687b      	ldr	r3, [r7, #4]
 800810a:	681b      	ldr	r3, [r3, #0]
 800810c:	681a      	ldr	r2, [r3, #0]
 800810e:	687b      	ldr	r3, [r7, #4]
 8008110:	681b      	ldr	r3, [r3, #0]
 8008112:	f022 0201 	bic.w	r2, r2, #1
 8008116:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8008118:	6878      	ldr	r0, [r7, #4]
 800811a:	f000 fc51 	bl	80089c0 <UART_SetConfig>
 800811e:	4603      	mov	r3, r0
 8008120:	2b01      	cmp	r3, #1
 8008122:	d101      	bne.n	8008128 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 8008124:	2301      	movs	r3, #1
 8008126:	e022      	b.n	800816e <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8008128:	687b      	ldr	r3, [r7, #4]
 800812a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800812c:	2b00      	cmp	r3, #0
 800812e:	d002      	beq.n	8008136 <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 8008130:	6878      	ldr	r0, [r7, #4]
 8008132:	f000 ff41 	bl	8008fb8 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8008136:	687b      	ldr	r3, [r7, #4]
 8008138:	681b      	ldr	r3, [r3, #0]
 800813a:	685a      	ldr	r2, [r3, #4]
 800813c:	687b      	ldr	r3, [r7, #4]
 800813e:	681b      	ldr	r3, [r3, #0]
 8008140:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8008144:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8008146:	687b      	ldr	r3, [r7, #4]
 8008148:	681b      	ldr	r3, [r3, #0]
 800814a:	689a      	ldr	r2, [r3, #8]
 800814c:	687b      	ldr	r3, [r7, #4]
 800814e:	681b      	ldr	r3, [r3, #0]
 8008150:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8008154:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8008156:	687b      	ldr	r3, [r7, #4]
 8008158:	681b      	ldr	r3, [r3, #0]
 800815a:	681a      	ldr	r2, [r3, #0]
 800815c:	687b      	ldr	r3, [r7, #4]
 800815e:	681b      	ldr	r3, [r3, #0]
 8008160:	f042 0201 	orr.w	r2, r2, #1
 8008164:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8008166:	6878      	ldr	r0, [r7, #4]
 8008168:	f000 ffc8 	bl	80090fc <UART_CheckIdleState>
 800816c:	4603      	mov	r3, r0
}
 800816e:	4618      	mov	r0, r3
 8008170:	3708      	adds	r7, #8
 8008172:	46bd      	mov	sp, r7
 8008174:	bd80      	pop	{r7, pc}

08008176 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008176:	b580      	push	{r7, lr}
 8008178:	b08a      	sub	sp, #40	; 0x28
 800817a:	af02      	add	r7, sp, #8
 800817c:	60f8      	str	r0, [r7, #12]
 800817e:	60b9      	str	r1, [r7, #8]
 8008180:	603b      	str	r3, [r7, #0]
 8008182:	4613      	mov	r3, r2
 8008184:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8008186:	68fb      	ldr	r3, [r7, #12]
 8008188:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800818c:	2b20      	cmp	r3, #32
 800818e:	f040 8083 	bne.w	8008298 <HAL_UART_Transmit+0x122>
  {
    if ((pData == NULL) || (Size == 0U))
 8008192:	68bb      	ldr	r3, [r7, #8]
 8008194:	2b00      	cmp	r3, #0
 8008196:	d002      	beq.n	800819e <HAL_UART_Transmit+0x28>
 8008198:	88fb      	ldrh	r3, [r7, #6]
 800819a:	2b00      	cmp	r3, #0
 800819c:	d101      	bne.n	80081a2 <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 800819e:	2301      	movs	r3, #1
 80081a0:	e07b      	b.n	800829a <HAL_UART_Transmit+0x124>
    }

    __HAL_LOCK(huart);
 80081a2:	68fb      	ldr	r3, [r7, #12]
 80081a4:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 80081a8:	2b01      	cmp	r3, #1
 80081aa:	d101      	bne.n	80081b0 <HAL_UART_Transmit+0x3a>
 80081ac:	2302      	movs	r3, #2
 80081ae:	e074      	b.n	800829a <HAL_UART_Transmit+0x124>
 80081b0:	68fb      	ldr	r3, [r7, #12]
 80081b2:	2201      	movs	r2, #1
 80081b4:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80081b8:	68fb      	ldr	r3, [r7, #12]
 80081ba:	2200      	movs	r2, #0
 80081bc:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80081c0:	68fb      	ldr	r3, [r7, #12]
 80081c2:	2221      	movs	r2, #33	; 0x21
 80081c4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80081c8:	f7fa fb6c 	bl	80028a4 <HAL_GetTick>
 80081cc:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80081ce:	68fb      	ldr	r3, [r7, #12]
 80081d0:	88fa      	ldrh	r2, [r7, #6]
 80081d2:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
    huart->TxXferCount = Size;
 80081d6:	68fb      	ldr	r3, [r7, #12]
 80081d8:	88fa      	ldrh	r2, [r7, #6]
 80081da:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80081de:	68fb      	ldr	r3, [r7, #12]
 80081e0:	689b      	ldr	r3, [r3, #8]
 80081e2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80081e6:	d108      	bne.n	80081fa <HAL_UART_Transmit+0x84>
 80081e8:	68fb      	ldr	r3, [r7, #12]
 80081ea:	691b      	ldr	r3, [r3, #16]
 80081ec:	2b00      	cmp	r3, #0
 80081ee:	d104      	bne.n	80081fa <HAL_UART_Transmit+0x84>
    {
      pdata8bits  = NULL;
 80081f0:	2300      	movs	r3, #0
 80081f2:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80081f4:	68bb      	ldr	r3, [r7, #8]
 80081f6:	61bb      	str	r3, [r7, #24]
 80081f8:	e003      	b.n	8008202 <HAL_UART_Transmit+0x8c>
    }
    else
    {
      pdata8bits  = pData;
 80081fa:	68bb      	ldr	r3, [r7, #8]
 80081fc:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80081fe:	2300      	movs	r3, #0
 8008200:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8008202:	68fb      	ldr	r3, [r7, #12]
 8008204:	2200      	movs	r2, #0
 8008206:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    while (huart->TxXferCount > 0U)
 800820a:	e02c      	b.n	8008266 <HAL_UART_Transmit+0xf0>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800820c:	683b      	ldr	r3, [r7, #0]
 800820e:	9300      	str	r3, [sp, #0]
 8008210:	697b      	ldr	r3, [r7, #20]
 8008212:	2200      	movs	r2, #0
 8008214:	2180      	movs	r1, #128	; 0x80
 8008216:	68f8      	ldr	r0, [r7, #12]
 8008218:	f000 ffbb 	bl	8009192 <UART_WaitOnFlagUntilTimeout>
 800821c:	4603      	mov	r3, r0
 800821e:	2b00      	cmp	r3, #0
 8008220:	d001      	beq.n	8008226 <HAL_UART_Transmit+0xb0>
      {
        return HAL_TIMEOUT;
 8008222:	2303      	movs	r3, #3
 8008224:	e039      	b.n	800829a <HAL_UART_Transmit+0x124>
      }
      if (pdata8bits == NULL)
 8008226:	69fb      	ldr	r3, [r7, #28]
 8008228:	2b00      	cmp	r3, #0
 800822a:	d10b      	bne.n	8008244 <HAL_UART_Transmit+0xce>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800822c:	69bb      	ldr	r3, [r7, #24]
 800822e:	881b      	ldrh	r3, [r3, #0]
 8008230:	461a      	mov	r2, r3
 8008232:	68fb      	ldr	r3, [r7, #12]
 8008234:	681b      	ldr	r3, [r3, #0]
 8008236:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800823a:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 800823c:	69bb      	ldr	r3, [r7, #24]
 800823e:	3302      	adds	r3, #2
 8008240:	61bb      	str	r3, [r7, #24]
 8008242:	e007      	b.n	8008254 <HAL_UART_Transmit+0xde>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8008244:	69fb      	ldr	r3, [r7, #28]
 8008246:	781a      	ldrb	r2, [r3, #0]
 8008248:	68fb      	ldr	r3, [r7, #12]
 800824a:	681b      	ldr	r3, [r3, #0]
 800824c:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 800824e:	69fb      	ldr	r3, [r7, #28]
 8008250:	3301      	adds	r3, #1
 8008252:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8008254:	68fb      	ldr	r3, [r7, #12]
 8008256:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 800825a:	b29b      	uxth	r3, r3
 800825c:	3b01      	subs	r3, #1
 800825e:	b29a      	uxth	r2, r3
 8008260:	68fb      	ldr	r3, [r7, #12]
 8008262:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    while (huart->TxXferCount > 0U)
 8008266:	68fb      	ldr	r3, [r7, #12]
 8008268:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 800826c:	b29b      	uxth	r3, r3
 800826e:	2b00      	cmp	r3, #0
 8008270:	d1cc      	bne.n	800820c <HAL_UART_Transmit+0x96>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8008272:	683b      	ldr	r3, [r7, #0]
 8008274:	9300      	str	r3, [sp, #0]
 8008276:	697b      	ldr	r3, [r7, #20]
 8008278:	2200      	movs	r2, #0
 800827a:	2140      	movs	r1, #64	; 0x40
 800827c:	68f8      	ldr	r0, [r7, #12]
 800827e:	f000 ff88 	bl	8009192 <UART_WaitOnFlagUntilTimeout>
 8008282:	4603      	mov	r3, r0
 8008284:	2b00      	cmp	r3, #0
 8008286:	d001      	beq.n	800828c <HAL_UART_Transmit+0x116>
    {
      return HAL_TIMEOUT;
 8008288:	2303      	movs	r3, #3
 800828a:	e006      	b.n	800829a <HAL_UART_Transmit+0x124>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800828c:	68fb      	ldr	r3, [r7, #12]
 800828e:	2220      	movs	r2, #32
 8008290:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    return HAL_OK;
 8008294:	2300      	movs	r3, #0
 8008296:	e000      	b.n	800829a <HAL_UART_Transmit+0x124>
  }
  else
  {
    return HAL_BUSY;
 8008298:	2302      	movs	r3, #2
  }
}
 800829a:	4618      	mov	r0, r3
 800829c:	3720      	adds	r7, #32
 800829e:	46bd      	mov	sp, r7
 80082a0:	bd80      	pop	{r7, pc}
	...

080082a4 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80082a4:	b580      	push	{r7, lr}
 80082a6:	b08a      	sub	sp, #40	; 0x28
 80082a8:	af00      	add	r7, sp, #0
 80082aa:	60f8      	str	r0, [r7, #12]
 80082ac:	60b9      	str	r1, [r7, #8]
 80082ae:	4613      	mov	r3, r2
 80082b0:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80082b2:	68fb      	ldr	r3, [r7, #12]
 80082b4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80082b8:	2b20      	cmp	r3, #32
 80082ba:	d142      	bne.n	8008342 <HAL_UART_Receive_IT+0x9e>
  {
    if ((pData == NULL) || (Size == 0U))
 80082bc:	68bb      	ldr	r3, [r7, #8]
 80082be:	2b00      	cmp	r3, #0
 80082c0:	d002      	beq.n	80082c8 <HAL_UART_Receive_IT+0x24>
 80082c2:	88fb      	ldrh	r3, [r7, #6]
 80082c4:	2b00      	cmp	r3, #0
 80082c6:	d101      	bne.n	80082cc <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 80082c8:	2301      	movs	r3, #1
 80082ca:	e03b      	b.n	8008344 <HAL_UART_Receive_IT+0xa0>
    }

    __HAL_LOCK(huart);
 80082cc:	68fb      	ldr	r3, [r7, #12]
 80082ce:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 80082d2:	2b01      	cmp	r3, #1
 80082d4:	d101      	bne.n	80082da <HAL_UART_Receive_IT+0x36>
 80082d6:	2302      	movs	r3, #2
 80082d8:	e034      	b.n	8008344 <HAL_UART_Receive_IT+0xa0>
 80082da:	68fb      	ldr	r3, [r7, #12]
 80082dc:	2201      	movs	r2, #1
 80082de:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80082e2:	68fb      	ldr	r3, [r7, #12]
 80082e4:	2200      	movs	r2, #0
 80082e6:	66da      	str	r2, [r3, #108]	; 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80082e8:	68fb      	ldr	r3, [r7, #12]
 80082ea:	681b      	ldr	r3, [r3, #0]
 80082ec:	4a17      	ldr	r2, [pc, #92]	; (800834c <HAL_UART_Receive_IT+0xa8>)
 80082ee:	4293      	cmp	r3, r2
 80082f0:	d01f      	beq.n	8008332 <HAL_UART_Receive_IT+0x8e>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80082f2:	68fb      	ldr	r3, [r7, #12]
 80082f4:	681b      	ldr	r3, [r3, #0]
 80082f6:	685b      	ldr	r3, [r3, #4]
 80082f8:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80082fc:	2b00      	cmp	r3, #0
 80082fe:	d018      	beq.n	8008332 <HAL_UART_Receive_IT+0x8e>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8008300:	68fb      	ldr	r3, [r7, #12]
 8008302:	681b      	ldr	r3, [r3, #0]
 8008304:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008306:	697b      	ldr	r3, [r7, #20]
 8008308:	e853 3f00 	ldrex	r3, [r3]
 800830c:	613b      	str	r3, [r7, #16]
   return(result);
 800830e:	693b      	ldr	r3, [r7, #16]
 8008310:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8008314:	627b      	str	r3, [r7, #36]	; 0x24
 8008316:	68fb      	ldr	r3, [r7, #12]
 8008318:	681b      	ldr	r3, [r3, #0]
 800831a:	461a      	mov	r2, r3
 800831c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800831e:	623b      	str	r3, [r7, #32]
 8008320:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008322:	69f9      	ldr	r1, [r7, #28]
 8008324:	6a3a      	ldr	r2, [r7, #32]
 8008326:	e841 2300 	strex	r3, r2, [r1]
 800832a:	61bb      	str	r3, [r7, #24]
   return(result);
 800832c:	69bb      	ldr	r3, [r7, #24]
 800832e:	2b00      	cmp	r3, #0
 8008330:	d1e6      	bne.n	8008300 <HAL_UART_Receive_IT+0x5c>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 8008332:	88fb      	ldrh	r3, [r7, #6]
 8008334:	461a      	mov	r2, r3
 8008336:	68b9      	ldr	r1, [r7, #8]
 8008338:	68f8      	ldr	r0, [r7, #12]
 800833a:	f000 fff3 	bl	8009324 <UART_Start_Receive_IT>
 800833e:	4603      	mov	r3, r0
 8008340:	e000      	b.n	8008344 <HAL_UART_Receive_IT+0xa0>
  }
  else
  {
    return HAL_BUSY;
 8008342:	2302      	movs	r3, #2
  }
}
 8008344:	4618      	mov	r0, r3
 8008346:	3728      	adds	r7, #40	; 0x28
 8008348:	46bd      	mov	sp, r7
 800834a:	bd80      	pop	{r7, pc}
 800834c:	40008000 	.word	0x40008000

08008350 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8008350:	b580      	push	{r7, lr}
 8008352:	b0ba      	sub	sp, #232	; 0xe8
 8008354:	af00      	add	r7, sp, #0
 8008356:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8008358:	687b      	ldr	r3, [r7, #4]
 800835a:	681b      	ldr	r3, [r3, #0]
 800835c:	69db      	ldr	r3, [r3, #28]
 800835e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8008362:	687b      	ldr	r3, [r7, #4]
 8008364:	681b      	ldr	r3, [r3, #0]
 8008366:	681b      	ldr	r3, [r3, #0]
 8008368:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800836c:	687b      	ldr	r3, [r7, #4]
 800836e:	681b      	ldr	r3, [r3, #0]
 8008370:	689b      	ldr	r3, [r3, #8]
 8008372:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8008376:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 800837a:	f640 030f 	movw	r3, #2063	; 0x80f
 800837e:	4013      	ands	r3, r2
 8008380:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 8008384:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8008388:	2b00      	cmp	r3, #0
 800838a:	d11b      	bne.n	80083c4 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800838c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008390:	f003 0320 	and.w	r3, r3, #32
 8008394:	2b00      	cmp	r3, #0
 8008396:	d015      	beq.n	80083c4 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8008398:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800839c:	f003 0320 	and.w	r3, r3, #32
 80083a0:	2b00      	cmp	r3, #0
 80083a2:	d105      	bne.n	80083b0 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 80083a4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80083a8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80083ac:	2b00      	cmp	r3, #0
 80083ae:	d009      	beq.n	80083c4 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 80083b0:	687b      	ldr	r3, [r7, #4]
 80083b2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80083b4:	2b00      	cmp	r3, #0
 80083b6:	f000 82d6 	beq.w	8008966 <HAL_UART_IRQHandler+0x616>
      {
        huart->RxISR(huart);
 80083ba:	687b      	ldr	r3, [r7, #4]
 80083bc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80083be:	6878      	ldr	r0, [r7, #4]
 80083c0:	4798      	blx	r3
      }
      return;
 80083c2:	e2d0      	b.n	8008966 <HAL_UART_IRQHandler+0x616>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 80083c4:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80083c8:	2b00      	cmp	r3, #0
 80083ca:	f000 811f 	beq.w	800860c <HAL_UART_IRQHandler+0x2bc>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 80083ce:	f8d7 20dc 	ldr.w	r2, [r7, #220]	; 0xdc
 80083d2:	4b8b      	ldr	r3, [pc, #556]	; (8008600 <HAL_UART_IRQHandler+0x2b0>)
 80083d4:	4013      	ands	r3, r2
 80083d6:	2b00      	cmp	r3, #0
 80083d8:	d106      	bne.n	80083e8 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 80083da:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 80083de:	4b89      	ldr	r3, [pc, #548]	; (8008604 <HAL_UART_IRQHandler+0x2b4>)
 80083e0:	4013      	ands	r3, r2
 80083e2:	2b00      	cmp	r3, #0
 80083e4:	f000 8112 	beq.w	800860c <HAL_UART_IRQHandler+0x2bc>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80083e8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80083ec:	f003 0301 	and.w	r3, r3, #1
 80083f0:	2b00      	cmp	r3, #0
 80083f2:	d011      	beq.n	8008418 <HAL_UART_IRQHandler+0xc8>
 80083f4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80083f8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80083fc:	2b00      	cmp	r3, #0
 80083fe:	d00b      	beq.n	8008418 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8008400:	687b      	ldr	r3, [r7, #4]
 8008402:	681b      	ldr	r3, [r3, #0]
 8008404:	2201      	movs	r2, #1
 8008406:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8008408:	687b      	ldr	r3, [r7, #4]
 800840a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800840e:	f043 0201 	orr.w	r2, r3, #1
 8008412:	687b      	ldr	r3, [r7, #4]
 8008414:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8008418:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800841c:	f003 0302 	and.w	r3, r3, #2
 8008420:	2b00      	cmp	r3, #0
 8008422:	d011      	beq.n	8008448 <HAL_UART_IRQHandler+0xf8>
 8008424:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8008428:	f003 0301 	and.w	r3, r3, #1
 800842c:	2b00      	cmp	r3, #0
 800842e:	d00b      	beq.n	8008448 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8008430:	687b      	ldr	r3, [r7, #4]
 8008432:	681b      	ldr	r3, [r3, #0]
 8008434:	2202      	movs	r2, #2
 8008436:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8008438:	687b      	ldr	r3, [r7, #4]
 800843a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800843e:	f043 0204 	orr.w	r2, r3, #4
 8008442:	687b      	ldr	r3, [r7, #4]
 8008444:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8008448:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800844c:	f003 0304 	and.w	r3, r3, #4
 8008450:	2b00      	cmp	r3, #0
 8008452:	d011      	beq.n	8008478 <HAL_UART_IRQHandler+0x128>
 8008454:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8008458:	f003 0301 	and.w	r3, r3, #1
 800845c:	2b00      	cmp	r3, #0
 800845e:	d00b      	beq.n	8008478 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8008460:	687b      	ldr	r3, [r7, #4]
 8008462:	681b      	ldr	r3, [r3, #0]
 8008464:	2204      	movs	r2, #4
 8008466:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8008468:	687b      	ldr	r3, [r7, #4]
 800846a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800846e:	f043 0202 	orr.w	r2, r3, #2
 8008472:	687b      	ldr	r3, [r7, #4]
 8008474:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8008478:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800847c:	f003 0308 	and.w	r3, r3, #8
 8008480:	2b00      	cmp	r3, #0
 8008482:	d017      	beq.n	80084b4 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8008484:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008488:	f003 0320 	and.w	r3, r3, #32
 800848c:	2b00      	cmp	r3, #0
 800848e:	d105      	bne.n	800849c <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 8008490:	f8d7 20dc 	ldr.w	r2, [r7, #220]	; 0xdc
 8008494:	4b5a      	ldr	r3, [pc, #360]	; (8008600 <HAL_UART_IRQHandler+0x2b0>)
 8008496:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8008498:	2b00      	cmp	r3, #0
 800849a:	d00b      	beq.n	80084b4 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800849c:	687b      	ldr	r3, [r7, #4]
 800849e:	681b      	ldr	r3, [r3, #0]
 80084a0:	2208      	movs	r2, #8
 80084a2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80084a4:	687b      	ldr	r3, [r7, #4]
 80084a6:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80084aa:	f043 0208 	orr.w	r2, r3, #8
 80084ae:	687b      	ldr	r3, [r7, #4]
 80084b0:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 80084b4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80084b8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80084bc:	2b00      	cmp	r3, #0
 80084be:	d012      	beq.n	80084e6 <HAL_UART_IRQHandler+0x196>
 80084c0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80084c4:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80084c8:	2b00      	cmp	r3, #0
 80084ca:	d00c      	beq.n	80084e6 <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80084cc:	687b      	ldr	r3, [r7, #4]
 80084ce:	681b      	ldr	r3, [r3, #0]
 80084d0:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80084d4:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 80084d6:	687b      	ldr	r3, [r7, #4]
 80084d8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80084dc:	f043 0220 	orr.w	r2, r3, #32
 80084e0:	687b      	ldr	r3, [r7, #4]
 80084e2:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80084e6:	687b      	ldr	r3, [r7, #4]
 80084e8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80084ec:	2b00      	cmp	r3, #0
 80084ee:	f000 823c 	beq.w	800896a <HAL_UART_IRQHandler+0x61a>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 80084f2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80084f6:	f003 0320 	and.w	r3, r3, #32
 80084fa:	2b00      	cmp	r3, #0
 80084fc:	d013      	beq.n	8008526 <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 80084fe:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008502:	f003 0320 	and.w	r3, r3, #32
 8008506:	2b00      	cmp	r3, #0
 8008508:	d105      	bne.n	8008516 <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800850a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800850e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8008512:	2b00      	cmp	r3, #0
 8008514:	d007      	beq.n	8008526 <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 8008516:	687b      	ldr	r3, [r7, #4]
 8008518:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800851a:	2b00      	cmp	r3, #0
 800851c:	d003      	beq.n	8008526 <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 800851e:	687b      	ldr	r3, [r7, #4]
 8008520:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008522:	6878      	ldr	r0, [r7, #4]
 8008524:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8008526:	687b      	ldr	r3, [r7, #4]
 8008528:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800852c:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8008530:	687b      	ldr	r3, [r7, #4]
 8008532:	681b      	ldr	r3, [r3, #0]
 8008534:	689b      	ldr	r3, [r3, #8]
 8008536:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800853a:	2b40      	cmp	r3, #64	; 0x40
 800853c:	d005      	beq.n	800854a <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800853e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8008542:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8008546:	2b00      	cmp	r3, #0
 8008548:	d04f      	beq.n	80085ea <HAL_UART_IRQHandler+0x29a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800854a:	6878      	ldr	r0, [r7, #4]
 800854c:	f001 f814 	bl	8009578 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008550:	687b      	ldr	r3, [r7, #4]
 8008552:	681b      	ldr	r3, [r3, #0]
 8008554:	689b      	ldr	r3, [r3, #8]
 8008556:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800855a:	2b40      	cmp	r3, #64	; 0x40
 800855c:	d141      	bne.n	80085e2 <HAL_UART_IRQHandler+0x292>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800855e:	687b      	ldr	r3, [r7, #4]
 8008560:	681b      	ldr	r3, [r3, #0]
 8008562:	3308      	adds	r3, #8
 8008564:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008568:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800856c:	e853 3f00 	ldrex	r3, [r3]
 8008570:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8008574:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8008578:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800857c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8008580:	687b      	ldr	r3, [r7, #4]
 8008582:	681b      	ldr	r3, [r3, #0]
 8008584:	3308      	adds	r3, #8
 8008586:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 800858a:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 800858e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008592:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8008596:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 800859a:	e841 2300 	strex	r3, r2, [r1]
 800859e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 80085a2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80085a6:	2b00      	cmp	r3, #0
 80085a8:	d1d9      	bne.n	800855e <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80085aa:	687b      	ldr	r3, [r7, #4]
 80085ac:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80085ae:	2b00      	cmp	r3, #0
 80085b0:	d013      	beq.n	80085da <HAL_UART_IRQHandler+0x28a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80085b2:	687b      	ldr	r3, [r7, #4]
 80085b4:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80085b6:	4a14      	ldr	r2, [pc, #80]	; (8008608 <HAL_UART_IRQHandler+0x2b8>)
 80085b8:	639a      	str	r2, [r3, #56]	; 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80085ba:	687b      	ldr	r3, [r7, #4]
 80085bc:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80085be:	4618      	mov	r0, r3
 80085c0:	f7fc f83e 	bl	8004640 <HAL_DMA_Abort_IT>
 80085c4:	4603      	mov	r3, r0
 80085c6:	2b00      	cmp	r3, #0
 80085c8:	d017      	beq.n	80085fa <HAL_UART_IRQHandler+0x2aa>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80085ca:	687b      	ldr	r3, [r7, #4]
 80085cc:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80085ce:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80085d0:	687a      	ldr	r2, [r7, #4]
 80085d2:	6fd2      	ldr	r2, [r2, #124]	; 0x7c
 80085d4:	4610      	mov	r0, r2
 80085d6:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80085d8:	e00f      	b.n	80085fa <HAL_UART_IRQHandler+0x2aa>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80085da:	6878      	ldr	r0, [r7, #4]
 80085dc:	f000 f9da 	bl	8008994 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80085e0:	e00b      	b.n	80085fa <HAL_UART_IRQHandler+0x2aa>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80085e2:	6878      	ldr	r0, [r7, #4]
 80085e4:	f000 f9d6 	bl	8008994 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80085e8:	e007      	b.n	80085fa <HAL_UART_IRQHandler+0x2aa>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80085ea:	6878      	ldr	r0, [r7, #4]
 80085ec:	f000 f9d2 	bl	8008994 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80085f0:	687b      	ldr	r3, [r7, #4]
 80085f2:	2200      	movs	r2, #0
 80085f4:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
      }
    }
    return;
 80085f8:	e1b7      	b.n	800896a <HAL_UART_IRQHandler+0x61a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80085fa:	bf00      	nop
    return;
 80085fc:	e1b5      	b.n	800896a <HAL_UART_IRQHandler+0x61a>
 80085fe:	bf00      	nop
 8008600:	10000001 	.word	0x10000001
 8008604:	04000120 	.word	0x04000120
 8008608:	08009645 	.word	0x08009645

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800860c:	687b      	ldr	r3, [r7, #4]
 800860e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8008610:	2b01      	cmp	r3, #1
 8008612:	f040 814a 	bne.w	80088aa <HAL_UART_IRQHandler+0x55a>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8008616:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800861a:	f003 0310 	and.w	r3, r3, #16
 800861e:	2b00      	cmp	r3, #0
 8008620:	f000 8143 	beq.w	80088aa <HAL_UART_IRQHandler+0x55a>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8008624:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008628:	f003 0310 	and.w	r3, r3, #16
 800862c:	2b00      	cmp	r3, #0
 800862e:	f000 813c 	beq.w	80088aa <HAL_UART_IRQHandler+0x55a>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8008632:	687b      	ldr	r3, [r7, #4]
 8008634:	681b      	ldr	r3, [r3, #0]
 8008636:	2210      	movs	r2, #16
 8008638:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800863a:	687b      	ldr	r3, [r7, #4]
 800863c:	681b      	ldr	r3, [r3, #0]
 800863e:	689b      	ldr	r3, [r3, #8]
 8008640:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008644:	2b40      	cmp	r3, #64	; 0x40
 8008646:	f040 80b5 	bne.w	80087b4 <HAL_UART_IRQHandler+0x464>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800864a:	687b      	ldr	r3, [r7, #4]
 800864c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800864e:	681b      	ldr	r3, [r3, #0]
 8008650:	685b      	ldr	r3, [r3, #4]
 8008652:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8008656:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 800865a:	2b00      	cmp	r3, #0
 800865c:	f000 8187 	beq.w	800896e <HAL_UART_IRQHandler+0x61e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8008660:	687b      	ldr	r3, [r7, #4]
 8008662:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8008666:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800866a:	429a      	cmp	r2, r3
 800866c:	f080 817f 	bcs.w	800896e <HAL_UART_IRQHandler+0x61e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8008670:	687b      	ldr	r3, [r7, #4]
 8008672:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8008676:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800867a:	687b      	ldr	r3, [r7, #4]
 800867c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800867e:	681b      	ldr	r3, [r3, #0]
 8008680:	681b      	ldr	r3, [r3, #0]
 8008682:	f003 0320 	and.w	r3, r3, #32
 8008686:	2b00      	cmp	r3, #0
 8008688:	f040 8086 	bne.w	8008798 <HAL_UART_IRQHandler+0x448>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800868c:	687b      	ldr	r3, [r7, #4]
 800868e:	681b      	ldr	r3, [r3, #0]
 8008690:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008694:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8008698:	e853 3f00 	ldrex	r3, [r3]
 800869c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 80086a0:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80086a4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80086a8:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80086ac:	687b      	ldr	r3, [r7, #4]
 80086ae:	681b      	ldr	r3, [r3, #0]
 80086b0:	461a      	mov	r2, r3
 80086b2:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 80086b6:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 80086ba:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80086be:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 80086c2:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 80086c6:	e841 2300 	strex	r3, r2, [r1]
 80086ca:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 80086ce:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80086d2:	2b00      	cmp	r3, #0
 80086d4:	d1da      	bne.n	800868c <HAL_UART_IRQHandler+0x33c>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80086d6:	687b      	ldr	r3, [r7, #4]
 80086d8:	681b      	ldr	r3, [r3, #0]
 80086da:	3308      	adds	r3, #8
 80086dc:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80086de:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80086e0:	e853 3f00 	ldrex	r3, [r3]
 80086e4:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 80086e6:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80086e8:	f023 0301 	bic.w	r3, r3, #1
 80086ec:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80086f0:	687b      	ldr	r3, [r7, #4]
 80086f2:	681b      	ldr	r3, [r3, #0]
 80086f4:	3308      	adds	r3, #8
 80086f6:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 80086fa:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 80086fe:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008700:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8008702:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8008706:	e841 2300 	strex	r3, r2, [r1]
 800870a:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 800870c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800870e:	2b00      	cmp	r3, #0
 8008710:	d1e1      	bne.n	80086d6 <HAL_UART_IRQHandler+0x386>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008712:	687b      	ldr	r3, [r7, #4]
 8008714:	681b      	ldr	r3, [r3, #0]
 8008716:	3308      	adds	r3, #8
 8008718:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800871a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800871c:	e853 3f00 	ldrex	r3, [r3]
 8008720:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8008722:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8008724:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008728:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800872c:	687b      	ldr	r3, [r7, #4]
 800872e:	681b      	ldr	r3, [r3, #0]
 8008730:	3308      	adds	r3, #8
 8008732:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8008736:	66fa      	str	r2, [r7, #108]	; 0x6c
 8008738:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800873a:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800873c:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800873e:	e841 2300 	strex	r3, r2, [r1]
 8008742:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8008744:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8008746:	2b00      	cmp	r3, #0
 8008748:	d1e3      	bne.n	8008712 <HAL_UART_IRQHandler+0x3c2>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800874a:	687b      	ldr	r3, [r7, #4]
 800874c:	2220      	movs	r2, #32
 800874e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008752:	687b      	ldr	r3, [r7, #4]
 8008754:	2200      	movs	r2, #0
 8008756:	66da      	str	r2, [r3, #108]	; 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008758:	687b      	ldr	r3, [r7, #4]
 800875a:	681b      	ldr	r3, [r3, #0]
 800875c:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800875e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008760:	e853 3f00 	ldrex	r3, [r3]
 8008764:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8008766:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8008768:	f023 0310 	bic.w	r3, r3, #16
 800876c:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8008770:	687b      	ldr	r3, [r7, #4]
 8008772:	681b      	ldr	r3, [r3, #0]
 8008774:	461a      	mov	r2, r3
 8008776:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800877a:	65bb      	str	r3, [r7, #88]	; 0x58
 800877c:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800877e:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8008780:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8008782:	e841 2300 	strex	r3, r2, [r1]
 8008786:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8008788:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800878a:	2b00      	cmp	r3, #0
 800878c:	d1e4      	bne.n	8008758 <HAL_UART_IRQHandler+0x408>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800878e:	687b      	ldr	r3, [r7, #4]
 8008790:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8008792:	4618      	mov	r0, r3
 8008794:	f7fb fefb 	bl	800458e <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8008798:	687b      	ldr	r3, [r7, #4]
 800879a:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 800879e:	687b      	ldr	r3, [r7, #4]
 80087a0:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 80087a4:	b29b      	uxth	r3, r3
 80087a6:	1ad3      	subs	r3, r2, r3
 80087a8:	b29b      	uxth	r3, r3
 80087aa:	4619      	mov	r1, r3
 80087ac:	6878      	ldr	r0, [r7, #4]
 80087ae:	f000 f8fb 	bl	80089a8 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80087b2:	e0dc      	b.n	800896e <HAL_UART_IRQHandler+0x61e>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80087b4:	687b      	ldr	r3, [r7, #4]
 80087b6:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 80087ba:	687b      	ldr	r3, [r7, #4]
 80087bc:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 80087c0:	b29b      	uxth	r3, r3
 80087c2:	1ad3      	subs	r3, r2, r3
 80087c4:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 80087c8:	687b      	ldr	r3, [r7, #4]
 80087ca:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 80087ce:	b29b      	uxth	r3, r3
 80087d0:	2b00      	cmp	r3, #0
 80087d2:	f000 80ce 	beq.w	8008972 <HAL_UART_IRQHandler+0x622>
          && (nb_rx_data > 0U))
 80087d6:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80087da:	2b00      	cmp	r3, #0
 80087dc:	f000 80c9 	beq.w	8008972 <HAL_UART_IRQHandler+0x622>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80087e0:	687b      	ldr	r3, [r7, #4]
 80087e2:	681b      	ldr	r3, [r3, #0]
 80087e4:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80087e6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80087e8:	e853 3f00 	ldrex	r3, [r3]
 80087ec:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 80087ee:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80087f0:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80087f4:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80087f8:	687b      	ldr	r3, [r7, #4]
 80087fa:	681b      	ldr	r3, [r3, #0]
 80087fc:	461a      	mov	r2, r3
 80087fe:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8008802:	647b      	str	r3, [r7, #68]	; 0x44
 8008804:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008806:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8008808:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800880a:	e841 2300 	strex	r3, r2, [r1]
 800880e:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8008810:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008812:	2b00      	cmp	r3, #0
 8008814:	d1e4      	bne.n	80087e0 <HAL_UART_IRQHandler+0x490>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8008816:	687b      	ldr	r3, [r7, #4]
 8008818:	681b      	ldr	r3, [r3, #0]
 800881a:	3308      	adds	r3, #8
 800881c:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800881e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008820:	e853 3f00 	ldrex	r3, [r3]
 8008824:	623b      	str	r3, [r7, #32]
   return(result);
 8008826:	6a3b      	ldr	r3, [r7, #32]
 8008828:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800882c:	f023 0301 	bic.w	r3, r3, #1
 8008830:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8008834:	687b      	ldr	r3, [r7, #4]
 8008836:	681b      	ldr	r3, [r3, #0]
 8008838:	3308      	adds	r3, #8
 800883a:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 800883e:	633a      	str	r2, [r7, #48]	; 0x30
 8008840:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008842:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8008844:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008846:	e841 2300 	strex	r3, r2, [r1]
 800884a:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800884c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800884e:	2b00      	cmp	r3, #0
 8008850:	d1e1      	bne.n	8008816 <HAL_UART_IRQHandler+0x4c6>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8008852:	687b      	ldr	r3, [r7, #4]
 8008854:	2220      	movs	r2, #32
 8008856:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800885a:	687b      	ldr	r3, [r7, #4]
 800885c:	2200      	movs	r2, #0
 800885e:	66da      	str	r2, [r3, #108]	; 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8008860:	687b      	ldr	r3, [r7, #4]
 8008862:	2200      	movs	r2, #0
 8008864:	671a      	str	r2, [r3, #112]	; 0x70

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008866:	687b      	ldr	r3, [r7, #4]
 8008868:	681b      	ldr	r3, [r3, #0]
 800886a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800886c:	693b      	ldr	r3, [r7, #16]
 800886e:	e853 3f00 	ldrex	r3, [r3]
 8008872:	60fb      	str	r3, [r7, #12]
   return(result);
 8008874:	68fb      	ldr	r3, [r7, #12]
 8008876:	f023 0310 	bic.w	r3, r3, #16
 800887a:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800887e:	687b      	ldr	r3, [r7, #4]
 8008880:	681b      	ldr	r3, [r3, #0]
 8008882:	461a      	mov	r2, r3
 8008884:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8008888:	61fb      	str	r3, [r7, #28]
 800888a:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800888c:	69b9      	ldr	r1, [r7, #24]
 800888e:	69fa      	ldr	r2, [r7, #28]
 8008890:	e841 2300 	strex	r3, r2, [r1]
 8008894:	617b      	str	r3, [r7, #20]
   return(result);
 8008896:	697b      	ldr	r3, [r7, #20]
 8008898:	2b00      	cmp	r3, #0
 800889a:	d1e4      	bne.n	8008866 <HAL_UART_IRQHandler+0x516>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800889c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80088a0:	4619      	mov	r1, r3
 80088a2:	6878      	ldr	r0, [r7, #4]
 80088a4:	f000 f880 	bl	80089a8 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80088a8:	e063      	b.n	8008972 <HAL_UART_IRQHandler+0x622>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 80088aa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80088ae:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80088b2:	2b00      	cmp	r3, #0
 80088b4:	d00e      	beq.n	80088d4 <HAL_UART_IRQHandler+0x584>
 80088b6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80088ba:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80088be:	2b00      	cmp	r3, #0
 80088c0:	d008      	beq.n	80088d4 <HAL_UART_IRQHandler+0x584>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 80088c2:	687b      	ldr	r3, [r7, #4]
 80088c4:	681b      	ldr	r3, [r3, #0]
 80088c6:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 80088ca:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 80088cc:	6878      	ldr	r0, [r7, #4]
 80088ce:	f001 fb57 	bl	8009f80 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80088d2:	e051      	b.n	8008978 <HAL_UART_IRQHandler+0x628>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 80088d4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80088d8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80088dc:	2b00      	cmp	r3, #0
 80088de:	d014      	beq.n	800890a <HAL_UART_IRQHandler+0x5ba>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 80088e0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80088e4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80088e8:	2b00      	cmp	r3, #0
 80088ea:	d105      	bne.n	80088f8 <HAL_UART_IRQHandler+0x5a8>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 80088ec:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80088f0:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80088f4:	2b00      	cmp	r3, #0
 80088f6:	d008      	beq.n	800890a <HAL_UART_IRQHandler+0x5ba>
  {
    if (huart->TxISR != NULL)
 80088f8:	687b      	ldr	r3, [r7, #4]
 80088fa:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80088fc:	2b00      	cmp	r3, #0
 80088fe:	d03a      	beq.n	8008976 <HAL_UART_IRQHandler+0x626>
    {
      huart->TxISR(huart);
 8008900:	687b      	ldr	r3, [r7, #4]
 8008902:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8008904:	6878      	ldr	r0, [r7, #4]
 8008906:	4798      	blx	r3
    }
    return;
 8008908:	e035      	b.n	8008976 <HAL_UART_IRQHandler+0x626>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800890a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800890e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008912:	2b00      	cmp	r3, #0
 8008914:	d009      	beq.n	800892a <HAL_UART_IRQHandler+0x5da>
 8008916:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800891a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800891e:	2b00      	cmp	r3, #0
 8008920:	d003      	beq.n	800892a <HAL_UART_IRQHandler+0x5da>
  {
    UART_EndTransmit_IT(huart);
 8008922:	6878      	ldr	r0, [r7, #4]
 8008924:	f000 fea4 	bl	8009670 <UART_EndTransmit_IT>
    return;
 8008928:	e026      	b.n	8008978 <HAL_UART_IRQHandler+0x628>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 800892a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800892e:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8008932:	2b00      	cmp	r3, #0
 8008934:	d009      	beq.n	800894a <HAL_UART_IRQHandler+0x5fa>
 8008936:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800893a:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 800893e:	2b00      	cmp	r3, #0
 8008940:	d003      	beq.n	800894a <HAL_UART_IRQHandler+0x5fa>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 8008942:	6878      	ldr	r0, [r7, #4]
 8008944:	f001 fb30 	bl	8009fa8 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8008948:	e016      	b.n	8008978 <HAL_UART_IRQHandler+0x628>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 800894a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800894e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8008952:	2b00      	cmp	r3, #0
 8008954:	d010      	beq.n	8008978 <HAL_UART_IRQHandler+0x628>
 8008956:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800895a:	2b00      	cmp	r3, #0
 800895c:	da0c      	bge.n	8008978 <HAL_UART_IRQHandler+0x628>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 800895e:	6878      	ldr	r0, [r7, #4]
 8008960:	f001 fb18 	bl	8009f94 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8008964:	e008      	b.n	8008978 <HAL_UART_IRQHandler+0x628>
      return;
 8008966:	bf00      	nop
 8008968:	e006      	b.n	8008978 <HAL_UART_IRQHandler+0x628>
    return;
 800896a:	bf00      	nop
 800896c:	e004      	b.n	8008978 <HAL_UART_IRQHandler+0x628>
      return;
 800896e:	bf00      	nop
 8008970:	e002      	b.n	8008978 <HAL_UART_IRQHandler+0x628>
      return;
 8008972:	bf00      	nop
 8008974:	e000      	b.n	8008978 <HAL_UART_IRQHandler+0x628>
    return;
 8008976:	bf00      	nop
  }
}
 8008978:	37e8      	adds	r7, #232	; 0xe8
 800897a:	46bd      	mov	sp, r7
 800897c:	bd80      	pop	{r7, pc}
 800897e:	bf00      	nop

08008980 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8008980:	b480      	push	{r7}
 8008982:	b083      	sub	sp, #12
 8008984:	af00      	add	r7, sp, #0
 8008986:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8008988:	bf00      	nop
 800898a:	370c      	adds	r7, #12
 800898c:	46bd      	mov	sp, r7
 800898e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008992:	4770      	bx	lr

08008994 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8008994:	b480      	push	{r7}
 8008996:	b083      	sub	sp, #12
 8008998:	af00      	add	r7, sp, #0
 800899a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800899c:	bf00      	nop
 800899e:	370c      	adds	r7, #12
 80089a0:	46bd      	mov	sp, r7
 80089a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089a6:	4770      	bx	lr

080089a8 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80089a8:	b480      	push	{r7}
 80089aa:	b083      	sub	sp, #12
 80089ac:	af00      	add	r7, sp, #0
 80089ae:	6078      	str	r0, [r7, #4]
 80089b0:	460b      	mov	r3, r1
 80089b2:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80089b4:	bf00      	nop
 80089b6:	370c      	adds	r7, #12
 80089b8:	46bd      	mov	sp, r7
 80089ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089be:	4770      	bx	lr

080089c0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80089c0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80089c4:	b08c      	sub	sp, #48	; 0x30
 80089c6:	af00      	add	r7, sp, #0
 80089c8:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80089ca:	2300      	movs	r3, #0
 80089cc:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80089d0:	697b      	ldr	r3, [r7, #20]
 80089d2:	689a      	ldr	r2, [r3, #8]
 80089d4:	697b      	ldr	r3, [r7, #20]
 80089d6:	691b      	ldr	r3, [r3, #16]
 80089d8:	431a      	orrs	r2, r3
 80089da:	697b      	ldr	r3, [r7, #20]
 80089dc:	695b      	ldr	r3, [r3, #20]
 80089de:	431a      	orrs	r2, r3
 80089e0:	697b      	ldr	r3, [r7, #20]
 80089e2:	69db      	ldr	r3, [r3, #28]
 80089e4:	4313      	orrs	r3, r2
 80089e6:	62fb      	str	r3, [r7, #44]	; 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80089e8:	697b      	ldr	r3, [r7, #20]
 80089ea:	681b      	ldr	r3, [r3, #0]
 80089ec:	681a      	ldr	r2, [r3, #0]
 80089ee:	4baa      	ldr	r3, [pc, #680]	; (8008c98 <UART_SetConfig+0x2d8>)
 80089f0:	4013      	ands	r3, r2
 80089f2:	697a      	ldr	r2, [r7, #20]
 80089f4:	6812      	ldr	r2, [r2, #0]
 80089f6:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80089f8:	430b      	orrs	r3, r1
 80089fa:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80089fc:	697b      	ldr	r3, [r7, #20]
 80089fe:	681b      	ldr	r3, [r3, #0]
 8008a00:	685b      	ldr	r3, [r3, #4]
 8008a02:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8008a06:	697b      	ldr	r3, [r7, #20]
 8008a08:	68da      	ldr	r2, [r3, #12]
 8008a0a:	697b      	ldr	r3, [r7, #20]
 8008a0c:	681b      	ldr	r3, [r3, #0]
 8008a0e:	430a      	orrs	r2, r1
 8008a10:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8008a12:	697b      	ldr	r3, [r7, #20]
 8008a14:	699b      	ldr	r3, [r3, #24]
 8008a16:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8008a18:	697b      	ldr	r3, [r7, #20]
 8008a1a:	681b      	ldr	r3, [r3, #0]
 8008a1c:	4a9f      	ldr	r2, [pc, #636]	; (8008c9c <UART_SetConfig+0x2dc>)
 8008a1e:	4293      	cmp	r3, r2
 8008a20:	d004      	beq.n	8008a2c <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8008a22:	697b      	ldr	r3, [r7, #20]
 8008a24:	6a1b      	ldr	r3, [r3, #32]
 8008a26:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8008a28:	4313      	orrs	r3, r2
 8008a2a:	62fb      	str	r3, [r7, #44]	; 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8008a2c:	697b      	ldr	r3, [r7, #20]
 8008a2e:	681b      	ldr	r3, [r3, #0]
 8008a30:	689b      	ldr	r3, [r3, #8]
 8008a32:	f023 436e 	bic.w	r3, r3, #3992977408	; 0xee000000
 8008a36:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 8008a3a:	697a      	ldr	r2, [r7, #20]
 8008a3c:	6812      	ldr	r2, [r2, #0]
 8008a3e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8008a40:	430b      	orrs	r3, r1
 8008a42:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8008a44:	697b      	ldr	r3, [r7, #20]
 8008a46:	681b      	ldr	r3, [r3, #0]
 8008a48:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008a4a:	f023 010f 	bic.w	r1, r3, #15
 8008a4e:	697b      	ldr	r3, [r7, #20]
 8008a50:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8008a52:	697b      	ldr	r3, [r7, #20]
 8008a54:	681b      	ldr	r3, [r3, #0]
 8008a56:	430a      	orrs	r2, r1
 8008a58:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8008a5a:	697b      	ldr	r3, [r7, #20]
 8008a5c:	681b      	ldr	r3, [r3, #0]
 8008a5e:	4a90      	ldr	r2, [pc, #576]	; (8008ca0 <UART_SetConfig+0x2e0>)
 8008a60:	4293      	cmp	r3, r2
 8008a62:	d125      	bne.n	8008ab0 <UART_SetConfig+0xf0>
 8008a64:	4b8f      	ldr	r3, [pc, #572]	; (8008ca4 <UART_SetConfig+0x2e4>)
 8008a66:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008a6a:	f003 0303 	and.w	r3, r3, #3
 8008a6e:	2b03      	cmp	r3, #3
 8008a70:	d81a      	bhi.n	8008aa8 <UART_SetConfig+0xe8>
 8008a72:	a201      	add	r2, pc, #4	; (adr r2, 8008a78 <UART_SetConfig+0xb8>)
 8008a74:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008a78:	08008a89 	.word	0x08008a89
 8008a7c:	08008a99 	.word	0x08008a99
 8008a80:	08008a91 	.word	0x08008a91
 8008a84:	08008aa1 	.word	0x08008aa1
 8008a88:	2301      	movs	r3, #1
 8008a8a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8008a8e:	e116      	b.n	8008cbe <UART_SetConfig+0x2fe>
 8008a90:	2302      	movs	r3, #2
 8008a92:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8008a96:	e112      	b.n	8008cbe <UART_SetConfig+0x2fe>
 8008a98:	2304      	movs	r3, #4
 8008a9a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8008a9e:	e10e      	b.n	8008cbe <UART_SetConfig+0x2fe>
 8008aa0:	2308      	movs	r3, #8
 8008aa2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8008aa6:	e10a      	b.n	8008cbe <UART_SetConfig+0x2fe>
 8008aa8:	2310      	movs	r3, #16
 8008aaa:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8008aae:	e106      	b.n	8008cbe <UART_SetConfig+0x2fe>
 8008ab0:	697b      	ldr	r3, [r7, #20]
 8008ab2:	681b      	ldr	r3, [r3, #0]
 8008ab4:	4a7c      	ldr	r2, [pc, #496]	; (8008ca8 <UART_SetConfig+0x2e8>)
 8008ab6:	4293      	cmp	r3, r2
 8008ab8:	d138      	bne.n	8008b2c <UART_SetConfig+0x16c>
 8008aba:	4b7a      	ldr	r3, [pc, #488]	; (8008ca4 <UART_SetConfig+0x2e4>)
 8008abc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008ac0:	f003 030c 	and.w	r3, r3, #12
 8008ac4:	2b0c      	cmp	r3, #12
 8008ac6:	d82d      	bhi.n	8008b24 <UART_SetConfig+0x164>
 8008ac8:	a201      	add	r2, pc, #4	; (adr r2, 8008ad0 <UART_SetConfig+0x110>)
 8008aca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008ace:	bf00      	nop
 8008ad0:	08008b05 	.word	0x08008b05
 8008ad4:	08008b25 	.word	0x08008b25
 8008ad8:	08008b25 	.word	0x08008b25
 8008adc:	08008b25 	.word	0x08008b25
 8008ae0:	08008b15 	.word	0x08008b15
 8008ae4:	08008b25 	.word	0x08008b25
 8008ae8:	08008b25 	.word	0x08008b25
 8008aec:	08008b25 	.word	0x08008b25
 8008af0:	08008b0d 	.word	0x08008b0d
 8008af4:	08008b25 	.word	0x08008b25
 8008af8:	08008b25 	.word	0x08008b25
 8008afc:	08008b25 	.word	0x08008b25
 8008b00:	08008b1d 	.word	0x08008b1d
 8008b04:	2300      	movs	r3, #0
 8008b06:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8008b0a:	e0d8      	b.n	8008cbe <UART_SetConfig+0x2fe>
 8008b0c:	2302      	movs	r3, #2
 8008b0e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8008b12:	e0d4      	b.n	8008cbe <UART_SetConfig+0x2fe>
 8008b14:	2304      	movs	r3, #4
 8008b16:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8008b1a:	e0d0      	b.n	8008cbe <UART_SetConfig+0x2fe>
 8008b1c:	2308      	movs	r3, #8
 8008b1e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8008b22:	e0cc      	b.n	8008cbe <UART_SetConfig+0x2fe>
 8008b24:	2310      	movs	r3, #16
 8008b26:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8008b2a:	e0c8      	b.n	8008cbe <UART_SetConfig+0x2fe>
 8008b2c:	697b      	ldr	r3, [r7, #20]
 8008b2e:	681b      	ldr	r3, [r3, #0]
 8008b30:	4a5e      	ldr	r2, [pc, #376]	; (8008cac <UART_SetConfig+0x2ec>)
 8008b32:	4293      	cmp	r3, r2
 8008b34:	d125      	bne.n	8008b82 <UART_SetConfig+0x1c2>
 8008b36:	4b5b      	ldr	r3, [pc, #364]	; (8008ca4 <UART_SetConfig+0x2e4>)
 8008b38:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008b3c:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8008b40:	2b30      	cmp	r3, #48	; 0x30
 8008b42:	d016      	beq.n	8008b72 <UART_SetConfig+0x1b2>
 8008b44:	2b30      	cmp	r3, #48	; 0x30
 8008b46:	d818      	bhi.n	8008b7a <UART_SetConfig+0x1ba>
 8008b48:	2b20      	cmp	r3, #32
 8008b4a:	d00a      	beq.n	8008b62 <UART_SetConfig+0x1a2>
 8008b4c:	2b20      	cmp	r3, #32
 8008b4e:	d814      	bhi.n	8008b7a <UART_SetConfig+0x1ba>
 8008b50:	2b00      	cmp	r3, #0
 8008b52:	d002      	beq.n	8008b5a <UART_SetConfig+0x19a>
 8008b54:	2b10      	cmp	r3, #16
 8008b56:	d008      	beq.n	8008b6a <UART_SetConfig+0x1aa>
 8008b58:	e00f      	b.n	8008b7a <UART_SetConfig+0x1ba>
 8008b5a:	2300      	movs	r3, #0
 8008b5c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8008b60:	e0ad      	b.n	8008cbe <UART_SetConfig+0x2fe>
 8008b62:	2302      	movs	r3, #2
 8008b64:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8008b68:	e0a9      	b.n	8008cbe <UART_SetConfig+0x2fe>
 8008b6a:	2304      	movs	r3, #4
 8008b6c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8008b70:	e0a5      	b.n	8008cbe <UART_SetConfig+0x2fe>
 8008b72:	2308      	movs	r3, #8
 8008b74:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8008b78:	e0a1      	b.n	8008cbe <UART_SetConfig+0x2fe>
 8008b7a:	2310      	movs	r3, #16
 8008b7c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8008b80:	e09d      	b.n	8008cbe <UART_SetConfig+0x2fe>
 8008b82:	697b      	ldr	r3, [r7, #20]
 8008b84:	681b      	ldr	r3, [r3, #0]
 8008b86:	4a4a      	ldr	r2, [pc, #296]	; (8008cb0 <UART_SetConfig+0x2f0>)
 8008b88:	4293      	cmp	r3, r2
 8008b8a:	d125      	bne.n	8008bd8 <UART_SetConfig+0x218>
 8008b8c:	4b45      	ldr	r3, [pc, #276]	; (8008ca4 <UART_SetConfig+0x2e4>)
 8008b8e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008b92:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8008b96:	2bc0      	cmp	r3, #192	; 0xc0
 8008b98:	d016      	beq.n	8008bc8 <UART_SetConfig+0x208>
 8008b9a:	2bc0      	cmp	r3, #192	; 0xc0
 8008b9c:	d818      	bhi.n	8008bd0 <UART_SetConfig+0x210>
 8008b9e:	2b80      	cmp	r3, #128	; 0x80
 8008ba0:	d00a      	beq.n	8008bb8 <UART_SetConfig+0x1f8>
 8008ba2:	2b80      	cmp	r3, #128	; 0x80
 8008ba4:	d814      	bhi.n	8008bd0 <UART_SetConfig+0x210>
 8008ba6:	2b00      	cmp	r3, #0
 8008ba8:	d002      	beq.n	8008bb0 <UART_SetConfig+0x1f0>
 8008baa:	2b40      	cmp	r3, #64	; 0x40
 8008bac:	d008      	beq.n	8008bc0 <UART_SetConfig+0x200>
 8008bae:	e00f      	b.n	8008bd0 <UART_SetConfig+0x210>
 8008bb0:	2300      	movs	r3, #0
 8008bb2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8008bb6:	e082      	b.n	8008cbe <UART_SetConfig+0x2fe>
 8008bb8:	2302      	movs	r3, #2
 8008bba:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8008bbe:	e07e      	b.n	8008cbe <UART_SetConfig+0x2fe>
 8008bc0:	2304      	movs	r3, #4
 8008bc2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8008bc6:	e07a      	b.n	8008cbe <UART_SetConfig+0x2fe>
 8008bc8:	2308      	movs	r3, #8
 8008bca:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8008bce:	e076      	b.n	8008cbe <UART_SetConfig+0x2fe>
 8008bd0:	2310      	movs	r3, #16
 8008bd2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8008bd6:	e072      	b.n	8008cbe <UART_SetConfig+0x2fe>
 8008bd8:	697b      	ldr	r3, [r7, #20]
 8008bda:	681b      	ldr	r3, [r3, #0]
 8008bdc:	4a35      	ldr	r2, [pc, #212]	; (8008cb4 <UART_SetConfig+0x2f4>)
 8008bde:	4293      	cmp	r3, r2
 8008be0:	d12a      	bne.n	8008c38 <UART_SetConfig+0x278>
 8008be2:	4b30      	ldr	r3, [pc, #192]	; (8008ca4 <UART_SetConfig+0x2e4>)
 8008be4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008be8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8008bec:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8008bf0:	d01a      	beq.n	8008c28 <UART_SetConfig+0x268>
 8008bf2:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8008bf6:	d81b      	bhi.n	8008c30 <UART_SetConfig+0x270>
 8008bf8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008bfc:	d00c      	beq.n	8008c18 <UART_SetConfig+0x258>
 8008bfe:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008c02:	d815      	bhi.n	8008c30 <UART_SetConfig+0x270>
 8008c04:	2b00      	cmp	r3, #0
 8008c06:	d003      	beq.n	8008c10 <UART_SetConfig+0x250>
 8008c08:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008c0c:	d008      	beq.n	8008c20 <UART_SetConfig+0x260>
 8008c0e:	e00f      	b.n	8008c30 <UART_SetConfig+0x270>
 8008c10:	2300      	movs	r3, #0
 8008c12:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8008c16:	e052      	b.n	8008cbe <UART_SetConfig+0x2fe>
 8008c18:	2302      	movs	r3, #2
 8008c1a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8008c1e:	e04e      	b.n	8008cbe <UART_SetConfig+0x2fe>
 8008c20:	2304      	movs	r3, #4
 8008c22:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8008c26:	e04a      	b.n	8008cbe <UART_SetConfig+0x2fe>
 8008c28:	2308      	movs	r3, #8
 8008c2a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8008c2e:	e046      	b.n	8008cbe <UART_SetConfig+0x2fe>
 8008c30:	2310      	movs	r3, #16
 8008c32:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8008c36:	e042      	b.n	8008cbe <UART_SetConfig+0x2fe>
 8008c38:	697b      	ldr	r3, [r7, #20]
 8008c3a:	681b      	ldr	r3, [r3, #0]
 8008c3c:	4a17      	ldr	r2, [pc, #92]	; (8008c9c <UART_SetConfig+0x2dc>)
 8008c3e:	4293      	cmp	r3, r2
 8008c40:	d13a      	bne.n	8008cb8 <UART_SetConfig+0x2f8>
 8008c42:	4b18      	ldr	r3, [pc, #96]	; (8008ca4 <UART_SetConfig+0x2e4>)
 8008c44:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008c48:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8008c4c:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8008c50:	d01a      	beq.n	8008c88 <UART_SetConfig+0x2c8>
 8008c52:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8008c56:	d81b      	bhi.n	8008c90 <UART_SetConfig+0x2d0>
 8008c58:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8008c5c:	d00c      	beq.n	8008c78 <UART_SetConfig+0x2b8>
 8008c5e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8008c62:	d815      	bhi.n	8008c90 <UART_SetConfig+0x2d0>
 8008c64:	2b00      	cmp	r3, #0
 8008c66:	d003      	beq.n	8008c70 <UART_SetConfig+0x2b0>
 8008c68:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008c6c:	d008      	beq.n	8008c80 <UART_SetConfig+0x2c0>
 8008c6e:	e00f      	b.n	8008c90 <UART_SetConfig+0x2d0>
 8008c70:	2300      	movs	r3, #0
 8008c72:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8008c76:	e022      	b.n	8008cbe <UART_SetConfig+0x2fe>
 8008c78:	2302      	movs	r3, #2
 8008c7a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8008c7e:	e01e      	b.n	8008cbe <UART_SetConfig+0x2fe>
 8008c80:	2304      	movs	r3, #4
 8008c82:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8008c86:	e01a      	b.n	8008cbe <UART_SetConfig+0x2fe>
 8008c88:	2308      	movs	r3, #8
 8008c8a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8008c8e:	e016      	b.n	8008cbe <UART_SetConfig+0x2fe>
 8008c90:	2310      	movs	r3, #16
 8008c92:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8008c96:	e012      	b.n	8008cbe <UART_SetConfig+0x2fe>
 8008c98:	cfff69f3 	.word	0xcfff69f3
 8008c9c:	40008000 	.word	0x40008000
 8008ca0:	40013800 	.word	0x40013800
 8008ca4:	40021000 	.word	0x40021000
 8008ca8:	40004400 	.word	0x40004400
 8008cac:	40004800 	.word	0x40004800
 8008cb0:	40004c00 	.word	0x40004c00
 8008cb4:	40005000 	.word	0x40005000
 8008cb8:	2310      	movs	r3, #16
 8008cba:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8008cbe:	697b      	ldr	r3, [r7, #20]
 8008cc0:	681b      	ldr	r3, [r3, #0]
 8008cc2:	4aae      	ldr	r2, [pc, #696]	; (8008f7c <UART_SetConfig+0x5bc>)
 8008cc4:	4293      	cmp	r3, r2
 8008cc6:	f040 8097 	bne.w	8008df8 <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8008cca:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8008cce:	2b08      	cmp	r3, #8
 8008cd0:	d823      	bhi.n	8008d1a <UART_SetConfig+0x35a>
 8008cd2:	a201      	add	r2, pc, #4	; (adr r2, 8008cd8 <UART_SetConfig+0x318>)
 8008cd4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008cd8:	08008cfd 	.word	0x08008cfd
 8008cdc:	08008d1b 	.word	0x08008d1b
 8008ce0:	08008d05 	.word	0x08008d05
 8008ce4:	08008d1b 	.word	0x08008d1b
 8008ce8:	08008d0b 	.word	0x08008d0b
 8008cec:	08008d1b 	.word	0x08008d1b
 8008cf0:	08008d1b 	.word	0x08008d1b
 8008cf4:	08008d1b 	.word	0x08008d1b
 8008cf8:	08008d13 	.word	0x08008d13
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008cfc:	f7fc fe1a 	bl	8005934 <HAL_RCC_GetPCLK1Freq>
 8008d00:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8008d02:	e010      	b.n	8008d26 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8008d04:	4b9e      	ldr	r3, [pc, #632]	; (8008f80 <UART_SetConfig+0x5c0>)
 8008d06:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8008d08:	e00d      	b.n	8008d26 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8008d0a:	f7fc fda5 	bl	8005858 <HAL_RCC_GetSysClockFreq>
 8008d0e:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8008d10:	e009      	b.n	8008d26 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8008d12:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8008d16:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8008d18:	e005      	b.n	8008d26 <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 8008d1a:	2300      	movs	r3, #0
 8008d1c:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 8008d1e:	2301      	movs	r3, #1
 8008d20:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 8008d24:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8008d26:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008d28:	2b00      	cmp	r3, #0
 8008d2a:	f000 8130 	beq.w	8008f8e <UART_SetConfig+0x5ce>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8008d2e:	697b      	ldr	r3, [r7, #20]
 8008d30:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008d32:	4a94      	ldr	r2, [pc, #592]	; (8008f84 <UART_SetConfig+0x5c4>)
 8008d34:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8008d38:	461a      	mov	r2, r3
 8008d3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008d3c:	fbb3 f3f2 	udiv	r3, r3, r2
 8008d40:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8008d42:	697b      	ldr	r3, [r7, #20]
 8008d44:	685a      	ldr	r2, [r3, #4]
 8008d46:	4613      	mov	r3, r2
 8008d48:	005b      	lsls	r3, r3, #1
 8008d4a:	4413      	add	r3, r2
 8008d4c:	69ba      	ldr	r2, [r7, #24]
 8008d4e:	429a      	cmp	r2, r3
 8008d50:	d305      	bcc.n	8008d5e <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8008d52:	697b      	ldr	r3, [r7, #20]
 8008d54:	685b      	ldr	r3, [r3, #4]
 8008d56:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8008d58:	69ba      	ldr	r2, [r7, #24]
 8008d5a:	429a      	cmp	r2, r3
 8008d5c:	d903      	bls.n	8008d66 <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 8008d5e:	2301      	movs	r3, #1
 8008d60:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 8008d64:	e113      	b.n	8008f8e <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8008d66:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008d68:	2200      	movs	r2, #0
 8008d6a:	60bb      	str	r3, [r7, #8]
 8008d6c:	60fa      	str	r2, [r7, #12]
 8008d6e:	697b      	ldr	r3, [r7, #20]
 8008d70:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008d72:	4a84      	ldr	r2, [pc, #528]	; (8008f84 <UART_SetConfig+0x5c4>)
 8008d74:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8008d78:	b29b      	uxth	r3, r3
 8008d7a:	2200      	movs	r2, #0
 8008d7c:	603b      	str	r3, [r7, #0]
 8008d7e:	607a      	str	r2, [r7, #4]
 8008d80:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008d84:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8008d88:	f7f7 ff46 	bl	8000c18 <__aeabi_uldivmod>
 8008d8c:	4602      	mov	r2, r0
 8008d8e:	460b      	mov	r3, r1
 8008d90:	4610      	mov	r0, r2
 8008d92:	4619      	mov	r1, r3
 8008d94:	f04f 0200 	mov.w	r2, #0
 8008d98:	f04f 0300 	mov.w	r3, #0
 8008d9c:	020b      	lsls	r3, r1, #8
 8008d9e:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8008da2:	0202      	lsls	r2, r0, #8
 8008da4:	6979      	ldr	r1, [r7, #20]
 8008da6:	6849      	ldr	r1, [r1, #4]
 8008da8:	0849      	lsrs	r1, r1, #1
 8008daa:	2000      	movs	r0, #0
 8008dac:	460c      	mov	r4, r1
 8008dae:	4605      	mov	r5, r0
 8008db0:	eb12 0804 	adds.w	r8, r2, r4
 8008db4:	eb43 0905 	adc.w	r9, r3, r5
 8008db8:	697b      	ldr	r3, [r7, #20]
 8008dba:	685b      	ldr	r3, [r3, #4]
 8008dbc:	2200      	movs	r2, #0
 8008dbe:	469a      	mov	sl, r3
 8008dc0:	4693      	mov	fp, r2
 8008dc2:	4652      	mov	r2, sl
 8008dc4:	465b      	mov	r3, fp
 8008dc6:	4640      	mov	r0, r8
 8008dc8:	4649      	mov	r1, r9
 8008dca:	f7f7 ff25 	bl	8000c18 <__aeabi_uldivmod>
 8008dce:	4602      	mov	r2, r0
 8008dd0:	460b      	mov	r3, r1
 8008dd2:	4613      	mov	r3, r2
 8008dd4:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8008dd6:	6a3b      	ldr	r3, [r7, #32]
 8008dd8:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8008ddc:	d308      	bcc.n	8008df0 <UART_SetConfig+0x430>
 8008dde:	6a3b      	ldr	r3, [r7, #32]
 8008de0:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8008de4:	d204      	bcs.n	8008df0 <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 8008de6:	697b      	ldr	r3, [r7, #20]
 8008de8:	681b      	ldr	r3, [r3, #0]
 8008dea:	6a3a      	ldr	r2, [r7, #32]
 8008dec:	60da      	str	r2, [r3, #12]
 8008dee:	e0ce      	b.n	8008f8e <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 8008df0:	2301      	movs	r3, #1
 8008df2:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 8008df6:	e0ca      	b.n	8008f8e <UART_SetConfig+0x5ce>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8008df8:	697b      	ldr	r3, [r7, #20]
 8008dfa:	69db      	ldr	r3, [r3, #28]
 8008dfc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008e00:	d166      	bne.n	8008ed0 <UART_SetConfig+0x510>
  {
    switch (clocksource)
 8008e02:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8008e06:	2b08      	cmp	r3, #8
 8008e08:	d827      	bhi.n	8008e5a <UART_SetConfig+0x49a>
 8008e0a:	a201      	add	r2, pc, #4	; (adr r2, 8008e10 <UART_SetConfig+0x450>)
 8008e0c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008e10:	08008e35 	.word	0x08008e35
 8008e14:	08008e3d 	.word	0x08008e3d
 8008e18:	08008e45 	.word	0x08008e45
 8008e1c:	08008e5b 	.word	0x08008e5b
 8008e20:	08008e4b 	.word	0x08008e4b
 8008e24:	08008e5b 	.word	0x08008e5b
 8008e28:	08008e5b 	.word	0x08008e5b
 8008e2c:	08008e5b 	.word	0x08008e5b
 8008e30:	08008e53 	.word	0x08008e53
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008e34:	f7fc fd7e 	bl	8005934 <HAL_RCC_GetPCLK1Freq>
 8008e38:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8008e3a:	e014      	b.n	8008e66 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8008e3c:	f7fc fd90 	bl	8005960 <HAL_RCC_GetPCLK2Freq>
 8008e40:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8008e42:	e010      	b.n	8008e66 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8008e44:	4b4e      	ldr	r3, [pc, #312]	; (8008f80 <UART_SetConfig+0x5c0>)
 8008e46:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8008e48:	e00d      	b.n	8008e66 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8008e4a:	f7fc fd05 	bl	8005858 <HAL_RCC_GetSysClockFreq>
 8008e4e:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8008e50:	e009      	b.n	8008e66 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8008e52:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8008e56:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8008e58:	e005      	b.n	8008e66 <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 8008e5a:	2300      	movs	r3, #0
 8008e5c:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 8008e5e:	2301      	movs	r3, #1
 8008e60:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 8008e64:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8008e66:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008e68:	2b00      	cmp	r3, #0
 8008e6a:	f000 8090 	beq.w	8008f8e <UART_SetConfig+0x5ce>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8008e6e:	697b      	ldr	r3, [r7, #20]
 8008e70:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008e72:	4a44      	ldr	r2, [pc, #272]	; (8008f84 <UART_SetConfig+0x5c4>)
 8008e74:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8008e78:	461a      	mov	r2, r3
 8008e7a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008e7c:	fbb3 f3f2 	udiv	r3, r3, r2
 8008e80:	005a      	lsls	r2, r3, #1
 8008e82:	697b      	ldr	r3, [r7, #20]
 8008e84:	685b      	ldr	r3, [r3, #4]
 8008e86:	085b      	lsrs	r3, r3, #1
 8008e88:	441a      	add	r2, r3
 8008e8a:	697b      	ldr	r3, [r7, #20]
 8008e8c:	685b      	ldr	r3, [r3, #4]
 8008e8e:	fbb2 f3f3 	udiv	r3, r2, r3
 8008e92:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8008e94:	6a3b      	ldr	r3, [r7, #32]
 8008e96:	2b0f      	cmp	r3, #15
 8008e98:	d916      	bls.n	8008ec8 <UART_SetConfig+0x508>
 8008e9a:	6a3b      	ldr	r3, [r7, #32]
 8008e9c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008ea0:	d212      	bcs.n	8008ec8 <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8008ea2:	6a3b      	ldr	r3, [r7, #32]
 8008ea4:	b29b      	uxth	r3, r3
 8008ea6:	f023 030f 	bic.w	r3, r3, #15
 8008eaa:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8008eac:	6a3b      	ldr	r3, [r7, #32]
 8008eae:	085b      	lsrs	r3, r3, #1
 8008eb0:	b29b      	uxth	r3, r3
 8008eb2:	f003 0307 	and.w	r3, r3, #7
 8008eb6:	b29a      	uxth	r2, r3
 8008eb8:	8bfb      	ldrh	r3, [r7, #30]
 8008eba:	4313      	orrs	r3, r2
 8008ebc:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8008ebe:	697b      	ldr	r3, [r7, #20]
 8008ec0:	681b      	ldr	r3, [r3, #0]
 8008ec2:	8bfa      	ldrh	r2, [r7, #30]
 8008ec4:	60da      	str	r2, [r3, #12]
 8008ec6:	e062      	b.n	8008f8e <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 8008ec8:	2301      	movs	r3, #1
 8008eca:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 8008ece:	e05e      	b.n	8008f8e <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 8008ed0:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8008ed4:	2b08      	cmp	r3, #8
 8008ed6:	d828      	bhi.n	8008f2a <UART_SetConfig+0x56a>
 8008ed8:	a201      	add	r2, pc, #4	; (adr r2, 8008ee0 <UART_SetConfig+0x520>)
 8008eda:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008ede:	bf00      	nop
 8008ee0:	08008f05 	.word	0x08008f05
 8008ee4:	08008f0d 	.word	0x08008f0d
 8008ee8:	08008f15 	.word	0x08008f15
 8008eec:	08008f2b 	.word	0x08008f2b
 8008ef0:	08008f1b 	.word	0x08008f1b
 8008ef4:	08008f2b 	.word	0x08008f2b
 8008ef8:	08008f2b 	.word	0x08008f2b
 8008efc:	08008f2b 	.word	0x08008f2b
 8008f00:	08008f23 	.word	0x08008f23
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008f04:	f7fc fd16 	bl	8005934 <HAL_RCC_GetPCLK1Freq>
 8008f08:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8008f0a:	e014      	b.n	8008f36 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8008f0c:	f7fc fd28 	bl	8005960 <HAL_RCC_GetPCLK2Freq>
 8008f10:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8008f12:	e010      	b.n	8008f36 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8008f14:	4b1a      	ldr	r3, [pc, #104]	; (8008f80 <UART_SetConfig+0x5c0>)
 8008f16:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8008f18:	e00d      	b.n	8008f36 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8008f1a:	f7fc fc9d 	bl	8005858 <HAL_RCC_GetSysClockFreq>
 8008f1e:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8008f20:	e009      	b.n	8008f36 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8008f22:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8008f26:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8008f28:	e005      	b.n	8008f36 <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 8008f2a:	2300      	movs	r3, #0
 8008f2c:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 8008f2e:	2301      	movs	r3, #1
 8008f30:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 8008f34:	bf00      	nop
    }

    if (pclk != 0U)
 8008f36:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008f38:	2b00      	cmp	r3, #0
 8008f3a:	d028      	beq.n	8008f8e <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8008f3c:	697b      	ldr	r3, [r7, #20]
 8008f3e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008f40:	4a10      	ldr	r2, [pc, #64]	; (8008f84 <UART_SetConfig+0x5c4>)
 8008f42:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8008f46:	461a      	mov	r2, r3
 8008f48:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008f4a:	fbb3 f2f2 	udiv	r2, r3, r2
 8008f4e:	697b      	ldr	r3, [r7, #20]
 8008f50:	685b      	ldr	r3, [r3, #4]
 8008f52:	085b      	lsrs	r3, r3, #1
 8008f54:	441a      	add	r2, r3
 8008f56:	697b      	ldr	r3, [r7, #20]
 8008f58:	685b      	ldr	r3, [r3, #4]
 8008f5a:	fbb2 f3f3 	udiv	r3, r2, r3
 8008f5e:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8008f60:	6a3b      	ldr	r3, [r7, #32]
 8008f62:	2b0f      	cmp	r3, #15
 8008f64:	d910      	bls.n	8008f88 <UART_SetConfig+0x5c8>
 8008f66:	6a3b      	ldr	r3, [r7, #32]
 8008f68:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008f6c:	d20c      	bcs.n	8008f88 <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8008f6e:	6a3b      	ldr	r3, [r7, #32]
 8008f70:	b29a      	uxth	r2, r3
 8008f72:	697b      	ldr	r3, [r7, #20]
 8008f74:	681b      	ldr	r3, [r3, #0]
 8008f76:	60da      	str	r2, [r3, #12]
 8008f78:	e009      	b.n	8008f8e <UART_SetConfig+0x5ce>
 8008f7a:	bf00      	nop
 8008f7c:	40008000 	.word	0x40008000
 8008f80:	00f42400 	.word	0x00f42400
 8008f84:	0800d1b4 	.word	0x0800d1b4
      }
      else
      {
        ret = HAL_ERROR;
 8008f88:	2301      	movs	r3, #1
 8008f8a:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8008f8e:	697b      	ldr	r3, [r7, #20]
 8008f90:	2201      	movs	r2, #1
 8008f92:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 8008f96:	697b      	ldr	r3, [r7, #20]
 8008f98:	2201      	movs	r2, #1
 8008f9a:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8008f9e:	697b      	ldr	r3, [r7, #20]
 8008fa0:	2200      	movs	r2, #0
 8008fa2:	671a      	str	r2, [r3, #112]	; 0x70
  huart->TxISR = NULL;
 8008fa4:	697b      	ldr	r3, [r7, #20]
 8008fa6:	2200      	movs	r2, #0
 8008fa8:	675a      	str	r2, [r3, #116]	; 0x74

  return ret;
 8008faa:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
}
 8008fae:	4618      	mov	r0, r3
 8008fb0:	3730      	adds	r7, #48	; 0x30
 8008fb2:	46bd      	mov	sp, r7
 8008fb4:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08008fb8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8008fb8:	b480      	push	{r7}
 8008fba:	b083      	sub	sp, #12
 8008fbc:	af00      	add	r7, sp, #0
 8008fbe:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8008fc0:	687b      	ldr	r3, [r7, #4]
 8008fc2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008fc4:	f003 0301 	and.w	r3, r3, #1
 8008fc8:	2b00      	cmp	r3, #0
 8008fca:	d00a      	beq.n	8008fe2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8008fcc:	687b      	ldr	r3, [r7, #4]
 8008fce:	681b      	ldr	r3, [r3, #0]
 8008fd0:	685b      	ldr	r3, [r3, #4]
 8008fd2:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8008fd6:	687b      	ldr	r3, [r7, #4]
 8008fd8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008fda:	687b      	ldr	r3, [r7, #4]
 8008fdc:	681b      	ldr	r3, [r3, #0]
 8008fde:	430a      	orrs	r2, r1
 8008fe0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8008fe2:	687b      	ldr	r3, [r7, #4]
 8008fe4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008fe6:	f003 0302 	and.w	r3, r3, #2
 8008fea:	2b00      	cmp	r3, #0
 8008fec:	d00a      	beq.n	8009004 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8008fee:	687b      	ldr	r3, [r7, #4]
 8008ff0:	681b      	ldr	r3, [r3, #0]
 8008ff2:	685b      	ldr	r3, [r3, #4]
 8008ff4:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8008ff8:	687b      	ldr	r3, [r7, #4]
 8008ffa:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8008ffc:	687b      	ldr	r3, [r7, #4]
 8008ffe:	681b      	ldr	r3, [r3, #0]
 8009000:	430a      	orrs	r2, r1
 8009002:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8009004:	687b      	ldr	r3, [r7, #4]
 8009006:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009008:	f003 0304 	and.w	r3, r3, #4
 800900c:	2b00      	cmp	r3, #0
 800900e:	d00a      	beq.n	8009026 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8009010:	687b      	ldr	r3, [r7, #4]
 8009012:	681b      	ldr	r3, [r3, #0]
 8009014:	685b      	ldr	r3, [r3, #4]
 8009016:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800901a:	687b      	ldr	r3, [r7, #4]
 800901c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800901e:	687b      	ldr	r3, [r7, #4]
 8009020:	681b      	ldr	r3, [r3, #0]
 8009022:	430a      	orrs	r2, r1
 8009024:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8009026:	687b      	ldr	r3, [r7, #4]
 8009028:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800902a:	f003 0308 	and.w	r3, r3, #8
 800902e:	2b00      	cmp	r3, #0
 8009030:	d00a      	beq.n	8009048 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8009032:	687b      	ldr	r3, [r7, #4]
 8009034:	681b      	ldr	r3, [r3, #0]
 8009036:	685b      	ldr	r3, [r3, #4]
 8009038:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 800903c:	687b      	ldr	r3, [r7, #4]
 800903e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8009040:	687b      	ldr	r3, [r7, #4]
 8009042:	681b      	ldr	r3, [r3, #0]
 8009044:	430a      	orrs	r2, r1
 8009046:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8009048:	687b      	ldr	r3, [r7, #4]
 800904a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800904c:	f003 0310 	and.w	r3, r3, #16
 8009050:	2b00      	cmp	r3, #0
 8009052:	d00a      	beq.n	800906a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8009054:	687b      	ldr	r3, [r7, #4]
 8009056:	681b      	ldr	r3, [r3, #0]
 8009058:	689b      	ldr	r3, [r3, #8]
 800905a:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800905e:	687b      	ldr	r3, [r7, #4]
 8009060:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8009062:	687b      	ldr	r3, [r7, #4]
 8009064:	681b      	ldr	r3, [r3, #0]
 8009066:	430a      	orrs	r2, r1
 8009068:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800906a:	687b      	ldr	r3, [r7, #4]
 800906c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800906e:	f003 0320 	and.w	r3, r3, #32
 8009072:	2b00      	cmp	r3, #0
 8009074:	d00a      	beq.n	800908c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8009076:	687b      	ldr	r3, [r7, #4]
 8009078:	681b      	ldr	r3, [r3, #0]
 800907a:	689b      	ldr	r3, [r3, #8]
 800907c:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8009080:	687b      	ldr	r3, [r7, #4]
 8009082:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8009084:	687b      	ldr	r3, [r7, #4]
 8009086:	681b      	ldr	r3, [r3, #0]
 8009088:	430a      	orrs	r2, r1
 800908a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800908c:	687b      	ldr	r3, [r7, #4]
 800908e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009090:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009094:	2b00      	cmp	r3, #0
 8009096:	d01a      	beq.n	80090ce <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8009098:	687b      	ldr	r3, [r7, #4]
 800909a:	681b      	ldr	r3, [r3, #0]
 800909c:	685b      	ldr	r3, [r3, #4]
 800909e:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 80090a2:	687b      	ldr	r3, [r7, #4]
 80090a4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80090a6:	687b      	ldr	r3, [r7, #4]
 80090a8:	681b      	ldr	r3, [r3, #0]
 80090aa:	430a      	orrs	r2, r1
 80090ac:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80090ae:	687b      	ldr	r3, [r7, #4]
 80090b0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80090b2:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80090b6:	d10a      	bne.n	80090ce <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80090b8:	687b      	ldr	r3, [r7, #4]
 80090ba:	681b      	ldr	r3, [r3, #0]
 80090bc:	685b      	ldr	r3, [r3, #4]
 80090be:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 80090c2:	687b      	ldr	r3, [r7, #4]
 80090c4:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80090c6:	687b      	ldr	r3, [r7, #4]
 80090c8:	681b      	ldr	r3, [r3, #0]
 80090ca:	430a      	orrs	r2, r1
 80090cc:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80090ce:	687b      	ldr	r3, [r7, #4]
 80090d0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80090d2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80090d6:	2b00      	cmp	r3, #0
 80090d8:	d00a      	beq.n	80090f0 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80090da:	687b      	ldr	r3, [r7, #4]
 80090dc:	681b      	ldr	r3, [r3, #0]
 80090de:	685b      	ldr	r3, [r3, #4]
 80090e0:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 80090e4:	687b      	ldr	r3, [r7, #4]
 80090e6:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80090e8:	687b      	ldr	r3, [r7, #4]
 80090ea:	681b      	ldr	r3, [r3, #0]
 80090ec:	430a      	orrs	r2, r1
 80090ee:	605a      	str	r2, [r3, #4]
  }
}
 80090f0:	bf00      	nop
 80090f2:	370c      	adds	r7, #12
 80090f4:	46bd      	mov	sp, r7
 80090f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090fa:	4770      	bx	lr

080090fc <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80090fc:	b580      	push	{r7, lr}
 80090fe:	b086      	sub	sp, #24
 8009100:	af02      	add	r7, sp, #8
 8009102:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009104:	687b      	ldr	r3, [r7, #4]
 8009106:	2200      	movs	r2, #0
 8009108:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800910c:	f7f9 fbca 	bl	80028a4 <HAL_GetTick>
 8009110:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8009112:	687b      	ldr	r3, [r7, #4]
 8009114:	681b      	ldr	r3, [r3, #0]
 8009116:	681b      	ldr	r3, [r3, #0]
 8009118:	f003 0308 	and.w	r3, r3, #8
 800911c:	2b08      	cmp	r3, #8
 800911e:	d10e      	bne.n	800913e <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8009120:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8009124:	9300      	str	r3, [sp, #0]
 8009126:	68fb      	ldr	r3, [r7, #12]
 8009128:	2200      	movs	r2, #0
 800912a:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800912e:	6878      	ldr	r0, [r7, #4]
 8009130:	f000 f82f 	bl	8009192 <UART_WaitOnFlagUntilTimeout>
 8009134:	4603      	mov	r3, r0
 8009136:	2b00      	cmp	r3, #0
 8009138:	d001      	beq.n	800913e <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800913a:	2303      	movs	r3, #3
 800913c:	e025      	b.n	800918a <UART_CheckIdleState+0x8e>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800913e:	687b      	ldr	r3, [r7, #4]
 8009140:	681b      	ldr	r3, [r3, #0]
 8009142:	681b      	ldr	r3, [r3, #0]
 8009144:	f003 0304 	and.w	r3, r3, #4
 8009148:	2b04      	cmp	r3, #4
 800914a:	d10e      	bne.n	800916a <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800914c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8009150:	9300      	str	r3, [sp, #0]
 8009152:	68fb      	ldr	r3, [r7, #12]
 8009154:	2200      	movs	r2, #0
 8009156:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800915a:	6878      	ldr	r0, [r7, #4]
 800915c:	f000 f819 	bl	8009192 <UART_WaitOnFlagUntilTimeout>
 8009160:	4603      	mov	r3, r0
 8009162:	2b00      	cmp	r3, #0
 8009164:	d001      	beq.n	800916a <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8009166:	2303      	movs	r3, #3
 8009168:	e00f      	b.n	800918a <UART_CheckIdleState+0x8e>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800916a:	687b      	ldr	r3, [r7, #4]
 800916c:	2220      	movs	r2, #32
 800916e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_READY;
 8009172:	687b      	ldr	r3, [r7, #4]
 8009174:	2220      	movs	r2, #32
 8009176:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800917a:	687b      	ldr	r3, [r7, #4]
 800917c:	2200      	movs	r2, #0
 800917e:	66da      	str	r2, [r3, #108]	; 0x6c

  __HAL_UNLOCK(huart);
 8009180:	687b      	ldr	r3, [r7, #4]
 8009182:	2200      	movs	r2, #0
 8009184:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8009188:	2300      	movs	r3, #0
}
 800918a:	4618      	mov	r0, r3
 800918c:	3710      	adds	r7, #16
 800918e:	46bd      	mov	sp, r7
 8009190:	bd80      	pop	{r7, pc}

08009192 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8009192:	b580      	push	{r7, lr}
 8009194:	b09c      	sub	sp, #112	; 0x70
 8009196:	af00      	add	r7, sp, #0
 8009198:	60f8      	str	r0, [r7, #12]
 800919a:	60b9      	str	r1, [r7, #8]
 800919c:	603b      	str	r3, [r7, #0]
 800919e:	4613      	mov	r3, r2
 80091a0:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80091a2:	e0a9      	b.n	80092f8 <UART_WaitOnFlagUntilTimeout+0x166>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80091a4:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80091a6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80091aa:	f000 80a5 	beq.w	80092f8 <UART_WaitOnFlagUntilTimeout+0x166>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80091ae:	f7f9 fb79 	bl	80028a4 <HAL_GetTick>
 80091b2:	4602      	mov	r2, r0
 80091b4:	683b      	ldr	r3, [r7, #0]
 80091b6:	1ad3      	subs	r3, r2, r3
 80091b8:	6fba      	ldr	r2, [r7, #120]	; 0x78
 80091ba:	429a      	cmp	r2, r3
 80091bc:	d302      	bcc.n	80091c4 <UART_WaitOnFlagUntilTimeout+0x32>
 80091be:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80091c0:	2b00      	cmp	r3, #0
 80091c2:	d140      	bne.n	8009246 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 80091c4:	68fb      	ldr	r3, [r7, #12]
 80091c6:	681b      	ldr	r3, [r3, #0]
 80091c8:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80091ca:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80091cc:	e853 3f00 	ldrex	r3, [r3]
 80091d0:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 80091d2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80091d4:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80091d8:	667b      	str	r3, [r7, #100]	; 0x64
 80091da:	68fb      	ldr	r3, [r7, #12]
 80091dc:	681b      	ldr	r3, [r3, #0]
 80091de:	461a      	mov	r2, r3
 80091e0:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80091e2:	65fb      	str	r3, [r7, #92]	; 0x5c
 80091e4:	65ba      	str	r2, [r7, #88]	; 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80091e6:	6db9      	ldr	r1, [r7, #88]	; 0x58
 80091e8:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 80091ea:	e841 2300 	strex	r3, r2, [r1]
 80091ee:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 80091f0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80091f2:	2b00      	cmp	r3, #0
 80091f4:	d1e6      	bne.n	80091c4 <UART_WaitOnFlagUntilTimeout+0x32>
                                                USART_CR1_TXEIE_TXFNFIE));
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80091f6:	68fb      	ldr	r3, [r7, #12]
 80091f8:	681b      	ldr	r3, [r3, #0]
 80091fa:	3308      	adds	r3, #8
 80091fc:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80091fe:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009200:	e853 3f00 	ldrex	r3, [r3]
 8009204:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8009206:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009208:	f023 0301 	bic.w	r3, r3, #1
 800920c:	663b      	str	r3, [r7, #96]	; 0x60
 800920e:	68fb      	ldr	r3, [r7, #12]
 8009210:	681b      	ldr	r3, [r3, #0]
 8009212:	3308      	adds	r3, #8
 8009214:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8009216:	64ba      	str	r2, [r7, #72]	; 0x48
 8009218:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800921a:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800921c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800921e:	e841 2300 	strex	r3, r2, [r1]
 8009222:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8009224:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8009226:	2b00      	cmp	r3, #0
 8009228:	d1e5      	bne.n	80091f6 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 800922a:	68fb      	ldr	r3, [r7, #12]
 800922c:	2220      	movs	r2, #32
 800922e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        huart->RxState = HAL_UART_STATE_READY;
 8009232:	68fb      	ldr	r3, [r7, #12]
 8009234:	2220      	movs	r2, #32
 8009236:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        __HAL_UNLOCK(huart);
 800923a:	68fb      	ldr	r3, [r7, #12]
 800923c:	2200      	movs	r2, #0
 800923e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        return HAL_TIMEOUT;
 8009242:	2303      	movs	r3, #3
 8009244:	e069      	b.n	800931a <UART_WaitOnFlagUntilTimeout+0x188>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8009246:	68fb      	ldr	r3, [r7, #12]
 8009248:	681b      	ldr	r3, [r3, #0]
 800924a:	681b      	ldr	r3, [r3, #0]
 800924c:	f003 0304 	and.w	r3, r3, #4
 8009250:	2b00      	cmp	r3, #0
 8009252:	d051      	beq.n	80092f8 <UART_WaitOnFlagUntilTimeout+0x166>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8009254:	68fb      	ldr	r3, [r7, #12]
 8009256:	681b      	ldr	r3, [r3, #0]
 8009258:	69db      	ldr	r3, [r3, #28]
 800925a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800925e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8009262:	d149      	bne.n	80092f8 <UART_WaitOnFlagUntilTimeout+0x166>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8009264:	68fb      	ldr	r3, [r7, #12]
 8009266:	681b      	ldr	r3, [r3, #0]
 8009268:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800926c:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 800926e:	68fb      	ldr	r3, [r7, #12]
 8009270:	681b      	ldr	r3, [r3, #0]
 8009272:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009274:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009276:	e853 3f00 	ldrex	r3, [r3]
 800927a:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800927c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800927e:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8009282:	66fb      	str	r3, [r7, #108]	; 0x6c
 8009284:	68fb      	ldr	r3, [r7, #12]
 8009286:	681b      	ldr	r3, [r3, #0]
 8009288:	461a      	mov	r2, r3
 800928a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800928c:	637b      	str	r3, [r7, #52]	; 0x34
 800928e:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009290:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8009292:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8009294:	e841 2300 	strex	r3, r2, [r1]
 8009298:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800929a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800929c:	2b00      	cmp	r3, #0
 800929e:	d1e6      	bne.n	800926e <UART_WaitOnFlagUntilTimeout+0xdc>
                                                  USART_CR1_TXEIE_TXFNFIE));
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80092a0:	68fb      	ldr	r3, [r7, #12]
 80092a2:	681b      	ldr	r3, [r3, #0]
 80092a4:	3308      	adds	r3, #8
 80092a6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80092a8:	697b      	ldr	r3, [r7, #20]
 80092aa:	e853 3f00 	ldrex	r3, [r3]
 80092ae:	613b      	str	r3, [r7, #16]
   return(result);
 80092b0:	693b      	ldr	r3, [r7, #16]
 80092b2:	f023 0301 	bic.w	r3, r3, #1
 80092b6:	66bb      	str	r3, [r7, #104]	; 0x68
 80092b8:	68fb      	ldr	r3, [r7, #12]
 80092ba:	681b      	ldr	r3, [r3, #0]
 80092bc:	3308      	adds	r3, #8
 80092be:	6eba      	ldr	r2, [r7, #104]	; 0x68
 80092c0:	623a      	str	r2, [r7, #32]
 80092c2:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80092c4:	69f9      	ldr	r1, [r7, #28]
 80092c6:	6a3a      	ldr	r2, [r7, #32]
 80092c8:	e841 2300 	strex	r3, r2, [r1]
 80092cc:	61bb      	str	r3, [r7, #24]
   return(result);
 80092ce:	69bb      	ldr	r3, [r7, #24]
 80092d0:	2b00      	cmp	r3, #0
 80092d2:	d1e5      	bne.n	80092a0 <UART_WaitOnFlagUntilTimeout+0x10e>

          huart->gState = HAL_UART_STATE_READY;
 80092d4:	68fb      	ldr	r3, [r7, #12]
 80092d6:	2220      	movs	r2, #32
 80092d8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          huart->RxState = HAL_UART_STATE_READY;
 80092dc:	68fb      	ldr	r3, [r7, #12]
 80092de:	2220      	movs	r2, #32
 80092e0:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80092e4:	68fb      	ldr	r3, [r7, #12]
 80092e6:	2220      	movs	r2, #32
 80092e8:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80092ec:	68fb      	ldr	r3, [r7, #12]
 80092ee:	2200      	movs	r2, #0
 80092f0:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          return HAL_TIMEOUT;
 80092f4:	2303      	movs	r3, #3
 80092f6:	e010      	b.n	800931a <UART_WaitOnFlagUntilTimeout+0x188>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80092f8:	68fb      	ldr	r3, [r7, #12]
 80092fa:	681b      	ldr	r3, [r3, #0]
 80092fc:	69da      	ldr	r2, [r3, #28]
 80092fe:	68bb      	ldr	r3, [r7, #8]
 8009300:	4013      	ands	r3, r2
 8009302:	68ba      	ldr	r2, [r7, #8]
 8009304:	429a      	cmp	r2, r3
 8009306:	bf0c      	ite	eq
 8009308:	2301      	moveq	r3, #1
 800930a:	2300      	movne	r3, #0
 800930c:	b2db      	uxtb	r3, r3
 800930e:	461a      	mov	r2, r3
 8009310:	79fb      	ldrb	r3, [r7, #7]
 8009312:	429a      	cmp	r2, r3
 8009314:	f43f af46 	beq.w	80091a4 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8009318:	2300      	movs	r3, #0
}
 800931a:	4618      	mov	r0, r3
 800931c:	3770      	adds	r7, #112	; 0x70
 800931e:	46bd      	mov	sp, r7
 8009320:	bd80      	pop	{r7, pc}
	...

08009324 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8009324:	b480      	push	{r7}
 8009326:	b0a3      	sub	sp, #140	; 0x8c
 8009328:	af00      	add	r7, sp, #0
 800932a:	60f8      	str	r0, [r7, #12]
 800932c:	60b9      	str	r1, [r7, #8]
 800932e:	4613      	mov	r3, r2
 8009330:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 8009332:	68fb      	ldr	r3, [r7, #12]
 8009334:	68ba      	ldr	r2, [r7, #8]
 8009336:	659a      	str	r2, [r3, #88]	; 0x58
  huart->RxXferSize  = Size;
 8009338:	68fb      	ldr	r3, [r7, #12]
 800933a:	88fa      	ldrh	r2, [r7, #6]
 800933c:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
  huart->RxXferCount = Size;
 8009340:	68fb      	ldr	r3, [r7, #12]
 8009342:	88fa      	ldrh	r2, [r7, #6]
 8009344:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
  huart->RxISR       = NULL;
 8009348:	68fb      	ldr	r3, [r7, #12]
 800934a:	2200      	movs	r2, #0
 800934c:	671a      	str	r2, [r3, #112]	; 0x70

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 800934e:	68fb      	ldr	r3, [r7, #12]
 8009350:	689b      	ldr	r3, [r3, #8]
 8009352:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009356:	d10e      	bne.n	8009376 <UART_Start_Receive_IT+0x52>
 8009358:	68fb      	ldr	r3, [r7, #12]
 800935a:	691b      	ldr	r3, [r3, #16]
 800935c:	2b00      	cmp	r3, #0
 800935e:	d105      	bne.n	800936c <UART_Start_Receive_IT+0x48>
 8009360:	68fb      	ldr	r3, [r7, #12]
 8009362:	f240 12ff 	movw	r2, #511	; 0x1ff
 8009366:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 800936a:	e02d      	b.n	80093c8 <UART_Start_Receive_IT+0xa4>
 800936c:	68fb      	ldr	r3, [r7, #12]
 800936e:	22ff      	movs	r2, #255	; 0xff
 8009370:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8009374:	e028      	b.n	80093c8 <UART_Start_Receive_IT+0xa4>
 8009376:	68fb      	ldr	r3, [r7, #12]
 8009378:	689b      	ldr	r3, [r3, #8]
 800937a:	2b00      	cmp	r3, #0
 800937c:	d10d      	bne.n	800939a <UART_Start_Receive_IT+0x76>
 800937e:	68fb      	ldr	r3, [r7, #12]
 8009380:	691b      	ldr	r3, [r3, #16]
 8009382:	2b00      	cmp	r3, #0
 8009384:	d104      	bne.n	8009390 <UART_Start_Receive_IT+0x6c>
 8009386:	68fb      	ldr	r3, [r7, #12]
 8009388:	22ff      	movs	r2, #255	; 0xff
 800938a:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 800938e:	e01b      	b.n	80093c8 <UART_Start_Receive_IT+0xa4>
 8009390:	68fb      	ldr	r3, [r7, #12]
 8009392:	227f      	movs	r2, #127	; 0x7f
 8009394:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8009398:	e016      	b.n	80093c8 <UART_Start_Receive_IT+0xa4>
 800939a:	68fb      	ldr	r3, [r7, #12]
 800939c:	689b      	ldr	r3, [r3, #8]
 800939e:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80093a2:	d10d      	bne.n	80093c0 <UART_Start_Receive_IT+0x9c>
 80093a4:	68fb      	ldr	r3, [r7, #12]
 80093a6:	691b      	ldr	r3, [r3, #16]
 80093a8:	2b00      	cmp	r3, #0
 80093aa:	d104      	bne.n	80093b6 <UART_Start_Receive_IT+0x92>
 80093ac:	68fb      	ldr	r3, [r7, #12]
 80093ae:	227f      	movs	r2, #127	; 0x7f
 80093b0:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 80093b4:	e008      	b.n	80093c8 <UART_Start_Receive_IT+0xa4>
 80093b6:	68fb      	ldr	r3, [r7, #12]
 80093b8:	223f      	movs	r2, #63	; 0x3f
 80093ba:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 80093be:	e003      	b.n	80093c8 <UART_Start_Receive_IT+0xa4>
 80093c0:	68fb      	ldr	r3, [r7, #12]
 80093c2:	2200      	movs	r2, #0
 80093c4:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80093c8:	68fb      	ldr	r3, [r7, #12]
 80093ca:	2200      	movs	r2, #0
 80093cc:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80093d0:	68fb      	ldr	r3, [r7, #12]
 80093d2:	2222      	movs	r2, #34	; 0x22
 80093d4:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80093d8:	68fb      	ldr	r3, [r7, #12]
 80093da:	681b      	ldr	r3, [r3, #0]
 80093dc:	3308      	adds	r3, #8
 80093de:	667b      	str	r3, [r7, #100]	; 0x64
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80093e0:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80093e2:	e853 3f00 	ldrex	r3, [r3]
 80093e6:	663b      	str	r3, [r7, #96]	; 0x60
   return(result);
 80093e8:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80093ea:	f043 0301 	orr.w	r3, r3, #1
 80093ee:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 80093f2:	68fb      	ldr	r3, [r7, #12]
 80093f4:	681b      	ldr	r3, [r3, #0]
 80093f6:	3308      	adds	r3, #8
 80093f8:	f8d7 2084 	ldr.w	r2, [r7, #132]	; 0x84
 80093fc:	673a      	str	r2, [r7, #112]	; 0x70
 80093fe:	66fb      	str	r3, [r7, #108]	; 0x6c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009400:	6ef9      	ldr	r1, [r7, #108]	; 0x6c
 8009402:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 8009404:	e841 2300 	strex	r3, r2, [r1]
 8009408:	66bb      	str	r3, [r7, #104]	; 0x68
   return(result);
 800940a:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800940c:	2b00      	cmp	r3, #0
 800940e:	d1e3      	bne.n	80093d8 <UART_Start_Receive_IT+0xb4>

  /* Configure Rx interrupt processing */
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 8009410:	68fb      	ldr	r3, [r7, #12]
 8009412:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8009414:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8009418:	d153      	bne.n	80094c2 <UART_Start_Receive_IT+0x19e>
 800941a:	68fb      	ldr	r3, [r7, #12]
 800941c:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 8009420:	88fa      	ldrh	r2, [r7, #6]
 8009422:	429a      	cmp	r2, r3
 8009424:	d34d      	bcc.n	80094c2 <UART_Start_Receive_IT+0x19e>
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009426:	68fb      	ldr	r3, [r7, #12]
 8009428:	689b      	ldr	r3, [r3, #8]
 800942a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800942e:	d107      	bne.n	8009440 <UART_Start_Receive_IT+0x11c>
 8009430:	68fb      	ldr	r3, [r7, #12]
 8009432:	691b      	ldr	r3, [r3, #16]
 8009434:	2b00      	cmp	r3, #0
 8009436:	d103      	bne.n	8009440 <UART_Start_Receive_IT+0x11c>
    {
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 8009438:	68fb      	ldr	r3, [r7, #12]
 800943a:	4a4b      	ldr	r2, [pc, #300]	; (8009568 <UART_Start_Receive_IT+0x244>)
 800943c:	671a      	str	r2, [r3, #112]	; 0x70
 800943e:	e002      	b.n	8009446 <UART_Start_Receive_IT+0x122>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 8009440:	68fb      	ldr	r3, [r7, #12]
 8009442:	4a4a      	ldr	r2, [pc, #296]	; (800956c <UART_Start_Receive_IT+0x248>)
 8009444:	671a      	str	r2, [r3, #112]	; 0x70
    }

    __HAL_UNLOCK(huart);
 8009446:	68fb      	ldr	r3, [r7, #12]
 8009448:	2200      	movs	r2, #0
 800944a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 800944e:	68fb      	ldr	r3, [r7, #12]
 8009450:	691b      	ldr	r3, [r3, #16]
 8009452:	2b00      	cmp	r3, #0
 8009454:	d01a      	beq.n	800948c <UART_Start_Receive_IT+0x168>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8009456:	68fb      	ldr	r3, [r7, #12]
 8009458:	681b      	ldr	r3, [r3, #0]
 800945a:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800945c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800945e:	e853 3f00 	ldrex	r3, [r3]
 8009462:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8009464:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009466:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800946a:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800946e:	68fb      	ldr	r3, [r7, #12]
 8009470:	681b      	ldr	r3, [r3, #0]
 8009472:	461a      	mov	r2, r3
 8009474:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8009478:	65fb      	str	r3, [r7, #92]	; 0x5c
 800947a:	65ba      	str	r2, [r7, #88]	; 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800947c:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800947e:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8009480:	e841 2300 	strex	r3, r2, [r1]
 8009484:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 8009486:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8009488:	2b00      	cmp	r3, #0
 800948a:	d1e4      	bne.n	8009456 <UART_Start_Receive_IT+0x132>
    }
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800948c:	68fb      	ldr	r3, [r7, #12]
 800948e:	681b      	ldr	r3, [r3, #0]
 8009490:	3308      	adds	r3, #8
 8009492:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009494:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009496:	e853 3f00 	ldrex	r3, [r3]
 800949a:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800949c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800949e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80094a2:	67fb      	str	r3, [r7, #124]	; 0x7c
 80094a4:	68fb      	ldr	r3, [r7, #12]
 80094a6:	681b      	ldr	r3, [r3, #0]
 80094a8:	3308      	adds	r3, #8
 80094aa:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 80094ac:	64ba      	str	r2, [r7, #72]	; 0x48
 80094ae:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80094b0:	6c79      	ldr	r1, [r7, #68]	; 0x44
 80094b2:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80094b4:	e841 2300 	strex	r3, r2, [r1]
 80094b8:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 80094ba:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80094bc:	2b00      	cmp	r3, #0
 80094be:	d1e5      	bne.n	800948c <UART_Start_Receive_IT+0x168>
 80094c0:	e04a      	b.n	8009558 <UART_Start_Receive_IT+0x234>
  }
  else
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80094c2:	68fb      	ldr	r3, [r7, #12]
 80094c4:	689b      	ldr	r3, [r3, #8]
 80094c6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80094ca:	d107      	bne.n	80094dc <UART_Start_Receive_IT+0x1b8>
 80094cc:	68fb      	ldr	r3, [r7, #12]
 80094ce:	691b      	ldr	r3, [r3, #16]
 80094d0:	2b00      	cmp	r3, #0
 80094d2:	d103      	bne.n	80094dc <UART_Start_Receive_IT+0x1b8>
    {
      huart->RxISR = UART_RxISR_16BIT;
 80094d4:	68fb      	ldr	r3, [r7, #12]
 80094d6:	4a26      	ldr	r2, [pc, #152]	; (8009570 <UART_Start_Receive_IT+0x24c>)
 80094d8:	671a      	str	r2, [r3, #112]	; 0x70
 80094da:	e002      	b.n	80094e2 <UART_Start_Receive_IT+0x1be>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 80094dc:	68fb      	ldr	r3, [r7, #12]
 80094de:	4a25      	ldr	r2, [pc, #148]	; (8009574 <UART_Start_Receive_IT+0x250>)
 80094e0:	671a      	str	r2, [r3, #112]	; 0x70
    }

    __HAL_UNLOCK(huart);
 80094e2:	68fb      	ldr	r3, [r7, #12]
 80094e4:	2200      	movs	r2, #0
 80094e6:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 80094ea:	68fb      	ldr	r3, [r7, #12]
 80094ec:	691b      	ldr	r3, [r3, #16]
 80094ee:	2b00      	cmp	r3, #0
 80094f0:	d019      	beq.n	8009526 <UART_Start_Receive_IT+0x202>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 80094f2:	68fb      	ldr	r3, [r7, #12]
 80094f4:	681b      	ldr	r3, [r3, #0]
 80094f6:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80094f8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80094fa:	e853 3f00 	ldrex	r3, [r3]
 80094fe:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8009500:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009502:	f443 7390 	orr.w	r3, r3, #288	; 0x120
 8009506:	677b      	str	r3, [r7, #116]	; 0x74
 8009508:	68fb      	ldr	r3, [r7, #12]
 800950a:	681b      	ldr	r3, [r3, #0]
 800950c:	461a      	mov	r2, r3
 800950e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8009510:	637b      	str	r3, [r7, #52]	; 0x34
 8009512:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009514:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8009516:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8009518:	e841 2300 	strex	r3, r2, [r1]
 800951c:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800951e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009520:	2b00      	cmp	r3, #0
 8009522:	d1e6      	bne.n	80094f2 <UART_Start_Receive_IT+0x1ce>
 8009524:	e018      	b.n	8009558 <UART_Start_Receive_IT+0x234>
    }
    else
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8009526:	68fb      	ldr	r3, [r7, #12]
 8009528:	681b      	ldr	r3, [r3, #0]
 800952a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800952c:	697b      	ldr	r3, [r7, #20]
 800952e:	e853 3f00 	ldrex	r3, [r3]
 8009532:	613b      	str	r3, [r7, #16]
   return(result);
 8009534:	693b      	ldr	r3, [r7, #16]
 8009536:	f043 0320 	orr.w	r3, r3, #32
 800953a:	67bb      	str	r3, [r7, #120]	; 0x78
 800953c:	68fb      	ldr	r3, [r7, #12]
 800953e:	681b      	ldr	r3, [r3, #0]
 8009540:	461a      	mov	r2, r3
 8009542:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8009544:	623b      	str	r3, [r7, #32]
 8009546:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009548:	69f9      	ldr	r1, [r7, #28]
 800954a:	6a3a      	ldr	r2, [r7, #32]
 800954c:	e841 2300 	strex	r3, r2, [r1]
 8009550:	61bb      	str	r3, [r7, #24]
   return(result);
 8009552:	69bb      	ldr	r3, [r7, #24]
 8009554:	2b00      	cmp	r3, #0
 8009556:	d1e6      	bne.n	8009526 <UART_Start_Receive_IT+0x202>
    }  
  }
  return HAL_OK;
 8009558:	2300      	movs	r3, #0
}
 800955a:	4618      	mov	r0, r3
 800955c:	378c      	adds	r7, #140	; 0x8c
 800955e:	46bd      	mov	sp, r7
 8009560:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009564:	4770      	bx	lr
 8009566:	bf00      	nop
 8009568:	08009c81 	.word	0x08009c81
 800956c:	08009989 	.word	0x08009989
 8009570:	08009827 	.word	0x08009827
 8009574:	080096c7 	.word	0x080096c7

08009578 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8009578:	b480      	push	{r7}
 800957a:	b095      	sub	sp, #84	; 0x54
 800957c:	af00      	add	r7, sp, #0
 800957e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8009580:	687b      	ldr	r3, [r7, #4]
 8009582:	681b      	ldr	r3, [r3, #0]
 8009584:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009586:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009588:	e853 3f00 	ldrex	r3, [r3]
 800958c:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800958e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009590:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8009594:	64fb      	str	r3, [r7, #76]	; 0x4c
 8009596:	687b      	ldr	r3, [r7, #4]
 8009598:	681b      	ldr	r3, [r3, #0]
 800959a:	461a      	mov	r2, r3
 800959c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800959e:	643b      	str	r3, [r7, #64]	; 0x40
 80095a0:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80095a2:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80095a4:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80095a6:	e841 2300 	strex	r3, r2, [r1]
 80095aa:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80095ac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80095ae:	2b00      	cmp	r3, #0
 80095b0:	d1e6      	bne.n	8009580 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80095b2:	687b      	ldr	r3, [r7, #4]
 80095b4:	681b      	ldr	r3, [r3, #0]
 80095b6:	3308      	adds	r3, #8
 80095b8:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80095ba:	6a3b      	ldr	r3, [r7, #32]
 80095bc:	e853 3f00 	ldrex	r3, [r3]
 80095c0:	61fb      	str	r3, [r7, #28]
   return(result);
 80095c2:	69fb      	ldr	r3, [r7, #28]
 80095c4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80095c8:	f023 0301 	bic.w	r3, r3, #1
 80095cc:	64bb      	str	r3, [r7, #72]	; 0x48
 80095ce:	687b      	ldr	r3, [r7, #4]
 80095d0:	681b      	ldr	r3, [r3, #0]
 80095d2:	3308      	adds	r3, #8
 80095d4:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80095d6:	62fa      	str	r2, [r7, #44]	; 0x2c
 80095d8:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80095da:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80095dc:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80095de:	e841 2300 	strex	r3, r2, [r1]
 80095e2:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80095e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80095e6:	2b00      	cmp	r3, #0
 80095e8:	d1e3      	bne.n	80095b2 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80095ea:	687b      	ldr	r3, [r7, #4]
 80095ec:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80095ee:	2b01      	cmp	r3, #1
 80095f0:	d118      	bne.n	8009624 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80095f2:	687b      	ldr	r3, [r7, #4]
 80095f4:	681b      	ldr	r3, [r3, #0]
 80095f6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80095f8:	68fb      	ldr	r3, [r7, #12]
 80095fa:	e853 3f00 	ldrex	r3, [r3]
 80095fe:	60bb      	str	r3, [r7, #8]
   return(result);
 8009600:	68bb      	ldr	r3, [r7, #8]
 8009602:	f023 0310 	bic.w	r3, r3, #16
 8009606:	647b      	str	r3, [r7, #68]	; 0x44
 8009608:	687b      	ldr	r3, [r7, #4]
 800960a:	681b      	ldr	r3, [r3, #0]
 800960c:	461a      	mov	r2, r3
 800960e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8009610:	61bb      	str	r3, [r7, #24]
 8009612:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009614:	6979      	ldr	r1, [r7, #20]
 8009616:	69ba      	ldr	r2, [r7, #24]
 8009618:	e841 2300 	strex	r3, r2, [r1]
 800961c:	613b      	str	r3, [r7, #16]
   return(result);
 800961e:	693b      	ldr	r3, [r7, #16]
 8009620:	2b00      	cmp	r3, #0
 8009622:	d1e6      	bne.n	80095f2 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8009624:	687b      	ldr	r3, [r7, #4]
 8009626:	2220      	movs	r2, #32
 8009628:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800962c:	687b      	ldr	r3, [r7, #4]
 800962e:	2200      	movs	r2, #0
 8009630:	66da      	str	r2, [r3, #108]	; 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8009632:	687b      	ldr	r3, [r7, #4]
 8009634:	2200      	movs	r2, #0
 8009636:	671a      	str	r2, [r3, #112]	; 0x70
}
 8009638:	bf00      	nop
 800963a:	3754      	adds	r7, #84	; 0x54
 800963c:	46bd      	mov	sp, r7
 800963e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009642:	4770      	bx	lr

08009644 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8009644:	b580      	push	{r7, lr}
 8009646:	b084      	sub	sp, #16
 8009648:	af00      	add	r7, sp, #0
 800964a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800964c:	687b      	ldr	r3, [r7, #4]
 800964e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009650:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8009652:	68fb      	ldr	r3, [r7, #12]
 8009654:	2200      	movs	r2, #0
 8009656:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
  huart->TxXferCount = 0U;
 800965a:	68fb      	ldr	r3, [r7, #12]
 800965c:	2200      	movs	r2, #0
 800965e:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8009662:	68f8      	ldr	r0, [r7, #12]
 8009664:	f7ff f996 	bl	8008994 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009668:	bf00      	nop
 800966a:	3710      	adds	r7, #16
 800966c:	46bd      	mov	sp, r7
 800966e:	bd80      	pop	{r7, pc}

08009670 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8009670:	b580      	push	{r7, lr}
 8009672:	b088      	sub	sp, #32
 8009674:	af00      	add	r7, sp, #0
 8009676:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8009678:	687b      	ldr	r3, [r7, #4]
 800967a:	681b      	ldr	r3, [r3, #0]
 800967c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800967e:	68fb      	ldr	r3, [r7, #12]
 8009680:	e853 3f00 	ldrex	r3, [r3]
 8009684:	60bb      	str	r3, [r7, #8]
   return(result);
 8009686:	68bb      	ldr	r3, [r7, #8]
 8009688:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800968c:	61fb      	str	r3, [r7, #28]
 800968e:	687b      	ldr	r3, [r7, #4]
 8009690:	681b      	ldr	r3, [r3, #0]
 8009692:	461a      	mov	r2, r3
 8009694:	69fb      	ldr	r3, [r7, #28]
 8009696:	61bb      	str	r3, [r7, #24]
 8009698:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800969a:	6979      	ldr	r1, [r7, #20]
 800969c:	69ba      	ldr	r2, [r7, #24]
 800969e:	e841 2300 	strex	r3, r2, [r1]
 80096a2:	613b      	str	r3, [r7, #16]
   return(result);
 80096a4:	693b      	ldr	r3, [r7, #16]
 80096a6:	2b00      	cmp	r3, #0
 80096a8:	d1e6      	bne.n	8009678 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80096aa:	687b      	ldr	r3, [r7, #4]
 80096ac:	2220      	movs	r2, #32
 80096ae:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 80096b2:	687b      	ldr	r3, [r7, #4]
 80096b4:	2200      	movs	r2, #0
 80096b6:	675a      	str	r2, [r3, #116]	; 0x74
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80096b8:	6878      	ldr	r0, [r7, #4]
 80096ba:	f7ff f961 	bl	8008980 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80096be:	bf00      	nop
 80096c0:	3720      	adds	r7, #32
 80096c2:	46bd      	mov	sp, r7
 80096c4:	bd80      	pop	{r7, pc}

080096c6 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 80096c6:	b580      	push	{r7, lr}
 80096c8:	b096      	sub	sp, #88	; 0x58
 80096ca:	af00      	add	r7, sp, #0
 80096cc:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 80096ce:	687b      	ldr	r3, [r7, #4]
 80096d0:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 80096d4:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80096d8:	687b      	ldr	r3, [r7, #4]
 80096da:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80096de:	2b22      	cmp	r3, #34	; 0x22
 80096e0:	f040 8095 	bne.w	800980e <UART_RxISR_8BIT+0x148>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80096e4:	687b      	ldr	r3, [r7, #4]
 80096e6:	681b      	ldr	r3, [r3, #0]
 80096e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80096ea:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 80096ee:	f8b7 3054 	ldrh.w	r3, [r7, #84]	; 0x54
 80096f2:	b2d9      	uxtb	r1, r3
 80096f4:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 80096f8:	b2da      	uxtb	r2, r3
 80096fa:	687b      	ldr	r3, [r7, #4]
 80096fc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80096fe:	400a      	ands	r2, r1
 8009700:	b2d2      	uxtb	r2, r2
 8009702:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8009704:	687b      	ldr	r3, [r7, #4]
 8009706:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009708:	1c5a      	adds	r2, r3, #1
 800970a:	687b      	ldr	r3, [r7, #4]
 800970c:	659a      	str	r2, [r3, #88]	; 0x58
    huart->RxXferCount--;
 800970e:	687b      	ldr	r3, [r7, #4]
 8009710:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8009714:	b29b      	uxth	r3, r3
 8009716:	3b01      	subs	r3, #1
 8009718:	b29a      	uxth	r2, r3
 800971a:	687b      	ldr	r3, [r7, #4]
 800971c:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

    if (huart->RxXferCount == 0U)
 8009720:	687b      	ldr	r3, [r7, #4]
 8009722:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8009726:	b29b      	uxth	r3, r3
 8009728:	2b00      	cmp	r3, #0
 800972a:	d178      	bne.n	800981e <UART_RxISR_8BIT+0x158>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800972c:	687b      	ldr	r3, [r7, #4]
 800972e:	681b      	ldr	r3, [r3, #0]
 8009730:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009732:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009734:	e853 3f00 	ldrex	r3, [r3]
 8009738:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800973a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800973c:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8009740:	653b      	str	r3, [r7, #80]	; 0x50
 8009742:	687b      	ldr	r3, [r7, #4]
 8009744:	681b      	ldr	r3, [r3, #0]
 8009746:	461a      	mov	r2, r3
 8009748:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800974a:	647b      	str	r3, [r7, #68]	; 0x44
 800974c:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800974e:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8009750:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8009752:	e841 2300 	strex	r3, r2, [r1]
 8009756:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8009758:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800975a:	2b00      	cmp	r3, #0
 800975c:	d1e6      	bne.n	800972c <UART_RxISR_8BIT+0x66>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800975e:	687b      	ldr	r3, [r7, #4]
 8009760:	681b      	ldr	r3, [r3, #0]
 8009762:	3308      	adds	r3, #8
 8009764:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009766:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009768:	e853 3f00 	ldrex	r3, [r3]
 800976c:	623b      	str	r3, [r7, #32]
   return(result);
 800976e:	6a3b      	ldr	r3, [r7, #32]
 8009770:	f023 0301 	bic.w	r3, r3, #1
 8009774:	64fb      	str	r3, [r7, #76]	; 0x4c
 8009776:	687b      	ldr	r3, [r7, #4]
 8009778:	681b      	ldr	r3, [r3, #0]
 800977a:	3308      	adds	r3, #8
 800977c:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800977e:	633a      	str	r2, [r7, #48]	; 0x30
 8009780:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009782:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8009784:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009786:	e841 2300 	strex	r3, r2, [r1]
 800978a:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800978c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800978e:	2b00      	cmp	r3, #0
 8009790:	d1e5      	bne.n	800975e <UART_RxISR_8BIT+0x98>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8009792:	687b      	ldr	r3, [r7, #4]
 8009794:	2220      	movs	r2, #32
 8009796:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800979a:	687b      	ldr	r3, [r7, #4]
 800979c:	2200      	movs	r2, #0
 800979e:	671a      	str	r2, [r3, #112]	; 0x70

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80097a0:	687b      	ldr	r3, [r7, #4]
 80097a2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80097a4:	2b01      	cmp	r3, #1
 80097a6:	d12e      	bne.n	8009806 <UART_RxISR_8BIT+0x140>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80097a8:	687b      	ldr	r3, [r7, #4]
 80097aa:	2200      	movs	r2, #0
 80097ac:	66da      	str	r2, [r3, #108]	; 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80097ae:	687b      	ldr	r3, [r7, #4]
 80097b0:	681b      	ldr	r3, [r3, #0]
 80097b2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80097b4:	693b      	ldr	r3, [r7, #16]
 80097b6:	e853 3f00 	ldrex	r3, [r3]
 80097ba:	60fb      	str	r3, [r7, #12]
   return(result);
 80097bc:	68fb      	ldr	r3, [r7, #12]
 80097be:	f023 0310 	bic.w	r3, r3, #16
 80097c2:	64bb      	str	r3, [r7, #72]	; 0x48
 80097c4:	687b      	ldr	r3, [r7, #4]
 80097c6:	681b      	ldr	r3, [r3, #0]
 80097c8:	461a      	mov	r2, r3
 80097ca:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80097cc:	61fb      	str	r3, [r7, #28]
 80097ce:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80097d0:	69b9      	ldr	r1, [r7, #24]
 80097d2:	69fa      	ldr	r2, [r7, #28]
 80097d4:	e841 2300 	strex	r3, r2, [r1]
 80097d8:	617b      	str	r3, [r7, #20]
   return(result);
 80097da:	697b      	ldr	r3, [r7, #20]
 80097dc:	2b00      	cmp	r3, #0
 80097de:	d1e6      	bne.n	80097ae <UART_RxISR_8BIT+0xe8>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80097e0:	687b      	ldr	r3, [r7, #4]
 80097e2:	681b      	ldr	r3, [r3, #0]
 80097e4:	69db      	ldr	r3, [r3, #28]
 80097e6:	f003 0310 	and.w	r3, r3, #16
 80097ea:	2b10      	cmp	r3, #16
 80097ec:	d103      	bne.n	80097f6 <UART_RxISR_8BIT+0x130>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80097ee:	687b      	ldr	r3, [r7, #4]
 80097f0:	681b      	ldr	r3, [r3, #0]
 80097f2:	2210      	movs	r2, #16
 80097f4:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80097f6:	687b      	ldr	r3, [r7, #4]
 80097f8:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 80097fc:	4619      	mov	r1, r3
 80097fe:	6878      	ldr	r0, [r7, #4]
 8009800:	f7ff f8d2 	bl	80089a8 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8009804:	e00b      	b.n	800981e <UART_RxISR_8BIT+0x158>
        HAL_UART_RxCpltCallback(huart);
 8009806:	6878      	ldr	r0, [r7, #4]
 8009808:	f7f8 f9de 	bl	8001bc8 <HAL_UART_RxCpltCallback>
}
 800980c:	e007      	b.n	800981e <UART_RxISR_8BIT+0x158>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800980e:	687b      	ldr	r3, [r7, #4]
 8009810:	681b      	ldr	r3, [r3, #0]
 8009812:	699a      	ldr	r2, [r3, #24]
 8009814:	687b      	ldr	r3, [r7, #4]
 8009816:	681b      	ldr	r3, [r3, #0]
 8009818:	f042 0208 	orr.w	r2, r2, #8
 800981c:	619a      	str	r2, [r3, #24]
}
 800981e:	bf00      	nop
 8009820:	3758      	adds	r7, #88	; 0x58
 8009822:	46bd      	mov	sp, r7
 8009824:	bd80      	pop	{r7, pc}

08009826 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8009826:	b580      	push	{r7, lr}
 8009828:	b096      	sub	sp, #88	; 0x58
 800982a:	af00      	add	r7, sp, #0
 800982c:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 800982e:	687b      	ldr	r3, [r7, #4]
 8009830:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8009834:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8009838:	687b      	ldr	r3, [r7, #4]
 800983a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800983e:	2b22      	cmp	r3, #34	; 0x22
 8009840:	f040 8095 	bne.w	800996e <UART_RxISR_16BIT+0x148>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8009844:	687b      	ldr	r3, [r7, #4]
 8009846:	681b      	ldr	r3, [r3, #0]
 8009848:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800984a:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 800984e:	687b      	ldr	r3, [r7, #4]
 8009850:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009852:	653b      	str	r3, [r7, #80]	; 0x50
    *tmp = (uint16_t)(uhdata & uhMask);
 8009854:	f8b7 2054 	ldrh.w	r2, [r7, #84]	; 0x54
 8009858:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 800985c:	4013      	ands	r3, r2
 800985e:	b29a      	uxth	r2, r3
 8009860:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8009862:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8009864:	687b      	ldr	r3, [r7, #4]
 8009866:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009868:	1c9a      	adds	r2, r3, #2
 800986a:	687b      	ldr	r3, [r7, #4]
 800986c:	659a      	str	r2, [r3, #88]	; 0x58
    huart->RxXferCount--;
 800986e:	687b      	ldr	r3, [r7, #4]
 8009870:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8009874:	b29b      	uxth	r3, r3
 8009876:	3b01      	subs	r3, #1
 8009878:	b29a      	uxth	r2, r3
 800987a:	687b      	ldr	r3, [r7, #4]
 800987c:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

    if (huart->RxXferCount == 0U)
 8009880:	687b      	ldr	r3, [r7, #4]
 8009882:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8009886:	b29b      	uxth	r3, r3
 8009888:	2b00      	cmp	r3, #0
 800988a:	d178      	bne.n	800997e <UART_RxISR_16BIT+0x158>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800988c:	687b      	ldr	r3, [r7, #4]
 800988e:	681b      	ldr	r3, [r3, #0]
 8009890:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009892:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009894:	e853 3f00 	ldrex	r3, [r3]
 8009898:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800989a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800989c:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80098a0:	64fb      	str	r3, [r7, #76]	; 0x4c
 80098a2:	687b      	ldr	r3, [r7, #4]
 80098a4:	681b      	ldr	r3, [r3, #0]
 80098a6:	461a      	mov	r2, r3
 80098a8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80098aa:	643b      	str	r3, [r7, #64]	; 0x40
 80098ac:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80098ae:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80098b0:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80098b2:	e841 2300 	strex	r3, r2, [r1]
 80098b6:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80098b8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80098ba:	2b00      	cmp	r3, #0
 80098bc:	d1e6      	bne.n	800988c <UART_RxISR_16BIT+0x66>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80098be:	687b      	ldr	r3, [r7, #4]
 80098c0:	681b      	ldr	r3, [r3, #0]
 80098c2:	3308      	adds	r3, #8
 80098c4:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80098c6:	6a3b      	ldr	r3, [r7, #32]
 80098c8:	e853 3f00 	ldrex	r3, [r3]
 80098cc:	61fb      	str	r3, [r7, #28]
   return(result);
 80098ce:	69fb      	ldr	r3, [r7, #28]
 80098d0:	f023 0301 	bic.w	r3, r3, #1
 80098d4:	64bb      	str	r3, [r7, #72]	; 0x48
 80098d6:	687b      	ldr	r3, [r7, #4]
 80098d8:	681b      	ldr	r3, [r3, #0]
 80098da:	3308      	adds	r3, #8
 80098dc:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80098de:	62fa      	str	r2, [r7, #44]	; 0x2c
 80098e0:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80098e2:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80098e4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80098e6:	e841 2300 	strex	r3, r2, [r1]
 80098ea:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80098ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80098ee:	2b00      	cmp	r3, #0
 80098f0:	d1e5      	bne.n	80098be <UART_RxISR_16BIT+0x98>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80098f2:	687b      	ldr	r3, [r7, #4]
 80098f4:	2220      	movs	r2, #32
 80098f6:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 80098fa:	687b      	ldr	r3, [r7, #4]
 80098fc:	2200      	movs	r2, #0
 80098fe:	671a      	str	r2, [r3, #112]	; 0x70

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009900:	687b      	ldr	r3, [r7, #4]
 8009902:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8009904:	2b01      	cmp	r3, #1
 8009906:	d12e      	bne.n	8009966 <UART_RxISR_16BIT+0x140>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009908:	687b      	ldr	r3, [r7, #4]
 800990a:	2200      	movs	r2, #0
 800990c:	66da      	str	r2, [r3, #108]	; 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800990e:	687b      	ldr	r3, [r7, #4]
 8009910:	681b      	ldr	r3, [r3, #0]
 8009912:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009914:	68fb      	ldr	r3, [r7, #12]
 8009916:	e853 3f00 	ldrex	r3, [r3]
 800991a:	60bb      	str	r3, [r7, #8]
   return(result);
 800991c:	68bb      	ldr	r3, [r7, #8]
 800991e:	f023 0310 	bic.w	r3, r3, #16
 8009922:	647b      	str	r3, [r7, #68]	; 0x44
 8009924:	687b      	ldr	r3, [r7, #4]
 8009926:	681b      	ldr	r3, [r3, #0]
 8009928:	461a      	mov	r2, r3
 800992a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800992c:	61bb      	str	r3, [r7, #24]
 800992e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009930:	6979      	ldr	r1, [r7, #20]
 8009932:	69ba      	ldr	r2, [r7, #24]
 8009934:	e841 2300 	strex	r3, r2, [r1]
 8009938:	613b      	str	r3, [r7, #16]
   return(result);
 800993a:	693b      	ldr	r3, [r7, #16]
 800993c:	2b00      	cmp	r3, #0
 800993e:	d1e6      	bne.n	800990e <UART_RxISR_16BIT+0xe8>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8009940:	687b      	ldr	r3, [r7, #4]
 8009942:	681b      	ldr	r3, [r3, #0]
 8009944:	69db      	ldr	r3, [r3, #28]
 8009946:	f003 0310 	and.w	r3, r3, #16
 800994a:	2b10      	cmp	r3, #16
 800994c:	d103      	bne.n	8009956 <UART_RxISR_16BIT+0x130>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800994e:	687b      	ldr	r3, [r7, #4]
 8009950:	681b      	ldr	r3, [r3, #0]
 8009952:	2210      	movs	r2, #16
 8009954:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8009956:	687b      	ldr	r3, [r7, #4]
 8009958:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800995c:	4619      	mov	r1, r3
 800995e:	6878      	ldr	r0, [r7, #4]
 8009960:	f7ff f822 	bl	80089a8 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8009964:	e00b      	b.n	800997e <UART_RxISR_16BIT+0x158>
        HAL_UART_RxCpltCallback(huart);
 8009966:	6878      	ldr	r0, [r7, #4]
 8009968:	f7f8 f92e 	bl	8001bc8 <HAL_UART_RxCpltCallback>
}
 800996c:	e007      	b.n	800997e <UART_RxISR_16BIT+0x158>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800996e:	687b      	ldr	r3, [r7, #4]
 8009970:	681b      	ldr	r3, [r3, #0]
 8009972:	699a      	ldr	r2, [r3, #24]
 8009974:	687b      	ldr	r3, [r7, #4]
 8009976:	681b      	ldr	r3, [r3, #0]
 8009978:	f042 0208 	orr.w	r2, r2, #8
 800997c:	619a      	str	r2, [r3, #24]
}
 800997e:	bf00      	nop
 8009980:	3758      	adds	r7, #88	; 0x58
 8009982:	46bd      	mov	sp, r7
 8009984:	bd80      	pop	{r7, pc}
	...

08009988 <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8009988:	b580      	push	{r7, lr}
 800998a:	b0a6      	sub	sp, #152	; 0x98
 800998c:	af00      	add	r7, sp, #0
 800998e:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
 8009990:	687b      	ldr	r3, [r7, #4]
 8009992:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8009996:	f8a7 3092 	strh.w	r3, [r7, #146]	; 0x92
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 800999a:	687b      	ldr	r3, [r7, #4]
 800999c:	681b      	ldr	r3, [r3, #0]
 800999e:	69db      	ldr	r3, [r3, #28]
 80099a0:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 80099a4:	687b      	ldr	r3, [r7, #4]
 80099a6:	681b      	ldr	r3, [r3, #0]
 80099a8:	681b      	ldr	r3, [r3, #0]
 80099aa:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 80099ae:	687b      	ldr	r3, [r7, #4]
 80099b0:	681b      	ldr	r3, [r3, #0]
 80099b2:	689b      	ldr	r3, [r3, #8]
 80099b4:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80099b8:	687b      	ldr	r3, [r7, #4]
 80099ba:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80099be:	2b22      	cmp	r3, #34	; 0x22
 80099c0:	f040 814f 	bne.w	8009c62 <UART_RxISR_8BIT_FIFOEN+0x2da>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 80099c4:	687b      	ldr	r3, [r7, #4]
 80099c6:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 80099ca:	f8a7 3086 	strh.w	r3, [r7, #134]	; 0x86
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 80099ce:	e0f6      	b.n	8009bbe <UART_RxISR_8BIT_FIFOEN+0x236>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80099d0:	687b      	ldr	r3, [r7, #4]
 80099d2:	681b      	ldr	r3, [r3, #0]
 80099d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80099d6:	f8a7 3084 	strh.w	r3, [r7, #132]	; 0x84
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 80099da:	f8b7 3084 	ldrh.w	r3, [r7, #132]	; 0x84
 80099de:	b2d9      	uxtb	r1, r3
 80099e0:	f8b7 3092 	ldrh.w	r3, [r7, #146]	; 0x92
 80099e4:	b2da      	uxtb	r2, r3
 80099e6:	687b      	ldr	r3, [r7, #4]
 80099e8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80099ea:	400a      	ands	r2, r1
 80099ec:	b2d2      	uxtb	r2, r2
 80099ee:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
 80099f0:	687b      	ldr	r3, [r7, #4]
 80099f2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80099f4:	1c5a      	adds	r2, r3, #1
 80099f6:	687b      	ldr	r3, [r7, #4]
 80099f8:	659a      	str	r2, [r3, #88]	; 0x58
      huart->RxXferCount--;
 80099fa:	687b      	ldr	r3, [r7, #4]
 80099fc:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8009a00:	b29b      	uxth	r3, r3
 8009a02:	3b01      	subs	r3, #1
 8009a04:	b29a      	uxth	r2, r3
 8009a06:	687b      	ldr	r3, [r7, #4]
 8009a08:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 8009a0c:	687b      	ldr	r3, [r7, #4]
 8009a0e:	681b      	ldr	r3, [r3, #0]
 8009a10:	69db      	ldr	r3, [r3, #28]
 8009a12:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 8009a16:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8009a1a:	f003 0307 	and.w	r3, r3, #7
 8009a1e:	2b00      	cmp	r3, #0
 8009a20:	d053      	beq.n	8009aca <UART_RxISR_8BIT_FIFOEN+0x142>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8009a22:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8009a26:	f003 0301 	and.w	r3, r3, #1
 8009a2a:	2b00      	cmp	r3, #0
 8009a2c:	d011      	beq.n	8009a52 <UART_RxISR_8BIT_FIFOEN+0xca>
 8009a2e:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8009a32:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009a36:	2b00      	cmp	r3, #0
 8009a38:	d00b      	beq.n	8009a52 <UART_RxISR_8BIT_FIFOEN+0xca>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8009a3a:	687b      	ldr	r3, [r7, #4]
 8009a3c:	681b      	ldr	r3, [r3, #0]
 8009a3e:	2201      	movs	r2, #1
 8009a40:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 8009a42:	687b      	ldr	r3, [r7, #4]
 8009a44:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8009a48:	f043 0201 	orr.w	r2, r3, #1
 8009a4c:	687b      	ldr	r3, [r7, #4]
 8009a4e:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8009a52:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8009a56:	f003 0302 	and.w	r3, r3, #2
 8009a5a:	2b00      	cmp	r3, #0
 8009a5c:	d011      	beq.n	8009a82 <UART_RxISR_8BIT_FIFOEN+0xfa>
 8009a5e:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8009a62:	f003 0301 	and.w	r3, r3, #1
 8009a66:	2b00      	cmp	r3, #0
 8009a68:	d00b      	beq.n	8009a82 <UART_RxISR_8BIT_FIFOEN+0xfa>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8009a6a:	687b      	ldr	r3, [r7, #4]
 8009a6c:	681b      	ldr	r3, [r3, #0]
 8009a6e:	2202      	movs	r2, #2
 8009a70:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 8009a72:	687b      	ldr	r3, [r7, #4]
 8009a74:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8009a78:	f043 0204 	orr.w	r2, r3, #4
 8009a7c:	687b      	ldr	r3, [r7, #4]
 8009a7e:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8009a82:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8009a86:	f003 0304 	and.w	r3, r3, #4
 8009a8a:	2b00      	cmp	r3, #0
 8009a8c:	d011      	beq.n	8009ab2 <UART_RxISR_8BIT_FIFOEN+0x12a>
 8009a8e:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8009a92:	f003 0301 	and.w	r3, r3, #1
 8009a96:	2b00      	cmp	r3, #0
 8009a98:	d00b      	beq.n	8009ab2 <UART_RxISR_8BIT_FIFOEN+0x12a>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8009a9a:	687b      	ldr	r3, [r7, #4]
 8009a9c:	681b      	ldr	r3, [r3, #0]
 8009a9e:	2204      	movs	r2, #4
 8009aa0:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 8009aa2:	687b      	ldr	r3, [r7, #4]
 8009aa4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8009aa8:	f043 0202 	orr.w	r2, r3, #2
 8009aac:	687b      	ldr	r3, [r7, #4]
 8009aae:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8009ab2:	687b      	ldr	r3, [r7, #4]
 8009ab4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8009ab8:	2b00      	cmp	r3, #0
 8009aba:	d006      	beq.n	8009aca <UART_RxISR_8BIT_FIFOEN+0x142>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8009abc:	6878      	ldr	r0, [r7, #4]
 8009abe:	f7fe ff69 	bl	8008994 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009ac2:	687b      	ldr	r3, [r7, #4]
 8009ac4:	2200      	movs	r2, #0
 8009ac6:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }
      }

      if (huart->RxXferCount == 0U)
 8009aca:	687b      	ldr	r3, [r7, #4]
 8009acc:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8009ad0:	b29b      	uxth	r3, r3
 8009ad2:	2b00      	cmp	r3, #0
 8009ad4:	d173      	bne.n	8009bbe <UART_RxISR_8BIT_FIFOEN+0x236>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8009ad6:	687b      	ldr	r3, [r7, #4]
 8009ad8:	681b      	ldr	r3, [r3, #0]
 8009ada:	65fb      	str	r3, [r7, #92]	; 0x5c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009adc:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8009ade:	e853 3f00 	ldrex	r3, [r3]
 8009ae2:	65bb      	str	r3, [r7, #88]	; 0x58
   return(result);
 8009ae4:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8009ae6:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8009aea:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8009aee:	687b      	ldr	r3, [r7, #4]
 8009af0:	681b      	ldr	r3, [r3, #0]
 8009af2:	461a      	mov	r2, r3
 8009af4:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8009af8:	66bb      	str	r3, [r7, #104]	; 0x68
 8009afa:	667a      	str	r2, [r7, #100]	; 0x64
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009afc:	6e79      	ldr	r1, [r7, #100]	; 0x64
 8009afe:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8009b00:	e841 2300 	strex	r3, r2, [r1]
 8009b04:	663b      	str	r3, [r7, #96]	; 0x60
   return(result);
 8009b06:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8009b08:	2b00      	cmp	r3, #0
 8009b0a:	d1e4      	bne.n	8009ad6 <UART_RxISR_8BIT_FIFOEN+0x14e>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8009b0c:	687b      	ldr	r3, [r7, #4]
 8009b0e:	681b      	ldr	r3, [r3, #0]
 8009b10:	3308      	adds	r3, #8
 8009b12:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009b14:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8009b16:	e853 3f00 	ldrex	r3, [r3]
 8009b1a:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 8009b1c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8009b1e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8009b22:	f023 0301 	bic.w	r3, r3, #1
 8009b26:	67fb      	str	r3, [r7, #124]	; 0x7c
 8009b28:	687b      	ldr	r3, [r7, #4]
 8009b2a:	681b      	ldr	r3, [r3, #0]
 8009b2c:	3308      	adds	r3, #8
 8009b2e:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 8009b30:	657a      	str	r2, [r7, #84]	; 0x54
 8009b32:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009b34:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8009b36:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8009b38:	e841 2300 	strex	r3, r2, [r1]
 8009b3c:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8009b3e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009b40:	2b00      	cmp	r3, #0
 8009b42:	d1e3      	bne.n	8009b0c <UART_RxISR_8BIT_FIFOEN+0x184>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8009b44:	687b      	ldr	r3, [r7, #4]
 8009b46:	2220      	movs	r2, #32
 8009b48:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8009b4c:	687b      	ldr	r3, [r7, #4]
 8009b4e:	2200      	movs	r2, #0
 8009b50:	671a      	str	r2, [r3, #112]	; 0x70

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009b52:	687b      	ldr	r3, [r7, #4]
 8009b54:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8009b56:	2b01      	cmp	r3, #1
 8009b58:	d12e      	bne.n	8009bb8 <UART_RxISR_8BIT_FIFOEN+0x230>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009b5a:	687b      	ldr	r3, [r7, #4]
 8009b5c:	2200      	movs	r2, #0
 8009b5e:	66da      	str	r2, [r3, #108]	; 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009b60:	687b      	ldr	r3, [r7, #4]
 8009b62:	681b      	ldr	r3, [r3, #0]
 8009b64:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009b66:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009b68:	e853 3f00 	ldrex	r3, [r3]
 8009b6c:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8009b6e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009b70:	f023 0310 	bic.w	r3, r3, #16
 8009b74:	67bb      	str	r3, [r7, #120]	; 0x78
 8009b76:	687b      	ldr	r3, [r7, #4]
 8009b78:	681b      	ldr	r3, [r3, #0]
 8009b7a:	461a      	mov	r2, r3
 8009b7c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8009b7e:	643b      	str	r3, [r7, #64]	; 0x40
 8009b80:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009b82:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8009b84:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8009b86:	e841 2300 	strex	r3, r2, [r1]
 8009b8a:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8009b8c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009b8e:	2b00      	cmp	r3, #0
 8009b90:	d1e6      	bne.n	8009b60 <UART_RxISR_8BIT_FIFOEN+0x1d8>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8009b92:	687b      	ldr	r3, [r7, #4]
 8009b94:	681b      	ldr	r3, [r3, #0]
 8009b96:	69db      	ldr	r3, [r3, #28]
 8009b98:	f003 0310 	and.w	r3, r3, #16
 8009b9c:	2b10      	cmp	r3, #16
 8009b9e:	d103      	bne.n	8009ba8 <UART_RxISR_8BIT_FIFOEN+0x220>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8009ba0:	687b      	ldr	r3, [r7, #4]
 8009ba2:	681b      	ldr	r3, [r3, #0]
 8009ba4:	2210      	movs	r2, #16
 8009ba6:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8009ba8:	687b      	ldr	r3, [r7, #4]
 8009baa:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8009bae:	4619      	mov	r1, r3
 8009bb0:	6878      	ldr	r0, [r7, #4]
 8009bb2:	f7fe fef9 	bl	80089a8 <HAL_UARTEx_RxEventCallback>
 8009bb6:	e002      	b.n	8009bbe <UART_RxISR_8BIT_FIFOEN+0x236>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx complete callback*/
          huart->RxCpltCallback(huart);
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
 8009bb8:	6878      	ldr	r0, [r7, #4]
 8009bba:	f7f8 f805 	bl	8001bc8 <HAL_UART_RxCpltCallback>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8009bbe:	f8b7 3086 	ldrh.w	r3, [r7, #134]	; 0x86
 8009bc2:	2b00      	cmp	r3, #0
 8009bc4:	d006      	beq.n	8009bd4 <UART_RxISR_8BIT_FIFOEN+0x24c>
 8009bc6:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8009bca:	f003 0320 	and.w	r3, r3, #32
 8009bce:	2b00      	cmp	r3, #0
 8009bd0:	f47f aefe 	bne.w	80099d0 <UART_RxISR_8BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 8009bd4:	687b      	ldr	r3, [r7, #4]
 8009bd6:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8009bda:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 8009bde:	f8b7 3076 	ldrh.w	r3, [r7, #118]	; 0x76
 8009be2:	2b00      	cmp	r3, #0
 8009be4:	d045      	beq.n	8009c72 <UART_RxISR_8BIT_FIFOEN+0x2ea>
 8009be6:	687b      	ldr	r3, [r7, #4]
 8009be8:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 8009bec:	f8b7 2076 	ldrh.w	r2, [r7, #118]	; 0x76
 8009bf0:	429a      	cmp	r2, r3
 8009bf2:	d23e      	bcs.n	8009c72 <UART_RxISR_8BIT_FIFOEN+0x2ea>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8009bf4:	687b      	ldr	r3, [r7, #4]
 8009bf6:	681b      	ldr	r3, [r3, #0]
 8009bf8:	3308      	adds	r3, #8
 8009bfa:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009bfc:	6a3b      	ldr	r3, [r7, #32]
 8009bfe:	e853 3f00 	ldrex	r3, [r3]
 8009c02:	61fb      	str	r3, [r7, #28]
   return(result);
 8009c04:	69fb      	ldr	r3, [r7, #28]
 8009c06:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8009c0a:	673b      	str	r3, [r7, #112]	; 0x70
 8009c0c:	687b      	ldr	r3, [r7, #4]
 8009c0e:	681b      	ldr	r3, [r3, #0]
 8009c10:	3308      	adds	r3, #8
 8009c12:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 8009c14:	62fa      	str	r2, [r7, #44]	; 0x2c
 8009c16:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009c18:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8009c1a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8009c1c:	e841 2300 	strex	r3, r2, [r1]
 8009c20:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8009c22:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009c24:	2b00      	cmp	r3, #0
 8009c26:	d1e5      	bne.n	8009bf4 <UART_RxISR_8BIT_FIFOEN+0x26c>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 8009c28:	687b      	ldr	r3, [r7, #4]
 8009c2a:	4a14      	ldr	r2, [pc, #80]	; (8009c7c <UART_RxISR_8BIT_FIFOEN+0x2f4>)
 8009c2c:	671a      	str	r2, [r3, #112]	; 0x70

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8009c2e:	687b      	ldr	r3, [r7, #4]
 8009c30:	681b      	ldr	r3, [r3, #0]
 8009c32:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009c34:	68fb      	ldr	r3, [r7, #12]
 8009c36:	e853 3f00 	ldrex	r3, [r3]
 8009c3a:	60bb      	str	r3, [r7, #8]
   return(result);
 8009c3c:	68bb      	ldr	r3, [r7, #8]
 8009c3e:	f043 0320 	orr.w	r3, r3, #32
 8009c42:	66fb      	str	r3, [r7, #108]	; 0x6c
 8009c44:	687b      	ldr	r3, [r7, #4]
 8009c46:	681b      	ldr	r3, [r3, #0]
 8009c48:	461a      	mov	r2, r3
 8009c4a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009c4c:	61bb      	str	r3, [r7, #24]
 8009c4e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009c50:	6979      	ldr	r1, [r7, #20]
 8009c52:	69ba      	ldr	r2, [r7, #24]
 8009c54:	e841 2300 	strex	r3, r2, [r1]
 8009c58:	613b      	str	r3, [r7, #16]
   return(result);
 8009c5a:	693b      	ldr	r3, [r7, #16]
 8009c5c:	2b00      	cmp	r3, #0
 8009c5e:	d1e6      	bne.n	8009c2e <UART_RxISR_8BIT_FIFOEN+0x2a6>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8009c60:	e007      	b.n	8009c72 <UART_RxISR_8BIT_FIFOEN+0x2ea>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8009c62:	687b      	ldr	r3, [r7, #4]
 8009c64:	681b      	ldr	r3, [r3, #0]
 8009c66:	699a      	ldr	r2, [r3, #24]
 8009c68:	687b      	ldr	r3, [r7, #4]
 8009c6a:	681b      	ldr	r3, [r3, #0]
 8009c6c:	f042 0208 	orr.w	r2, r2, #8
 8009c70:	619a      	str	r2, [r3, #24]
}
 8009c72:	bf00      	nop
 8009c74:	3798      	adds	r7, #152	; 0x98
 8009c76:	46bd      	mov	sp, r7
 8009c78:	bd80      	pop	{r7, pc}
 8009c7a:	bf00      	nop
 8009c7c:	080096c7 	.word	0x080096c7

08009c80 <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8009c80:	b580      	push	{r7, lr}
 8009c82:	b0a8      	sub	sp, #160	; 0xa0
 8009c84:	af00      	add	r7, sp, #0
 8009c86:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 8009c88:	687b      	ldr	r3, [r7, #4]
 8009c8a:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8009c8e:	f8a7 309a 	strh.w	r3, [r7, #154]	; 0x9a
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 8009c92:	687b      	ldr	r3, [r7, #4]
 8009c94:	681b      	ldr	r3, [r3, #0]
 8009c96:	69db      	ldr	r3, [r3, #28]
 8009c98:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8009c9c:	687b      	ldr	r3, [r7, #4]
 8009c9e:	681b      	ldr	r3, [r3, #0]
 8009ca0:	681b      	ldr	r3, [r3, #0]
 8009ca2:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 8009ca6:	687b      	ldr	r3, [r7, #4]
 8009ca8:	681b      	ldr	r3, [r3, #0]
 8009caa:	689b      	ldr	r3, [r3, #8]
 8009cac:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8009cb0:	687b      	ldr	r3, [r7, #4]
 8009cb2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009cb6:	2b22      	cmp	r3, #34	; 0x22
 8009cb8:	f040 8153 	bne.w	8009f62 <UART_RxISR_16BIT_FIFOEN+0x2e2>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 8009cbc:	687b      	ldr	r3, [r7, #4]
 8009cbe:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 8009cc2:	f8a7 308e 	strh.w	r3, [r7, #142]	; 0x8e
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8009cc6:	e0fa      	b.n	8009ebe <UART_RxISR_16BIT_FIFOEN+0x23e>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8009cc8:	687b      	ldr	r3, [r7, #4]
 8009cca:	681b      	ldr	r3, [r3, #0]
 8009ccc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009cce:	f8a7 308c 	strh.w	r3, [r7, #140]	; 0x8c
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 8009cd2:	687b      	ldr	r3, [r7, #4]
 8009cd4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009cd6:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
      *tmp = (uint16_t)(uhdata & uhMask);
 8009cda:	f8b7 208c 	ldrh.w	r2, [r7, #140]	; 0x8c
 8009cde:	f8b7 309a 	ldrh.w	r3, [r7, #154]	; 0x9a
 8009ce2:	4013      	ands	r3, r2
 8009ce4:	b29a      	uxth	r2, r3
 8009ce6:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8009cea:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8009cec:	687b      	ldr	r3, [r7, #4]
 8009cee:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009cf0:	1c9a      	adds	r2, r3, #2
 8009cf2:	687b      	ldr	r3, [r7, #4]
 8009cf4:	659a      	str	r2, [r3, #88]	; 0x58
      huart->RxXferCount--;
 8009cf6:	687b      	ldr	r3, [r7, #4]
 8009cf8:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8009cfc:	b29b      	uxth	r3, r3
 8009cfe:	3b01      	subs	r3, #1
 8009d00:	b29a      	uxth	r2, r3
 8009d02:	687b      	ldr	r3, [r7, #4]
 8009d04:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 8009d08:	687b      	ldr	r3, [r7, #4]
 8009d0a:	681b      	ldr	r3, [r3, #0]
 8009d0c:	69db      	ldr	r3, [r3, #28]
 8009d0e:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 8009d12:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8009d16:	f003 0307 	and.w	r3, r3, #7
 8009d1a:	2b00      	cmp	r3, #0
 8009d1c:	d053      	beq.n	8009dc6 <UART_RxISR_16BIT_FIFOEN+0x146>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8009d1e:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8009d22:	f003 0301 	and.w	r3, r3, #1
 8009d26:	2b00      	cmp	r3, #0
 8009d28:	d011      	beq.n	8009d4e <UART_RxISR_16BIT_FIFOEN+0xce>
 8009d2a:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8009d2e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009d32:	2b00      	cmp	r3, #0
 8009d34:	d00b      	beq.n	8009d4e <UART_RxISR_16BIT_FIFOEN+0xce>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8009d36:	687b      	ldr	r3, [r7, #4]
 8009d38:	681b      	ldr	r3, [r3, #0]
 8009d3a:	2201      	movs	r2, #1
 8009d3c:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 8009d3e:	687b      	ldr	r3, [r7, #4]
 8009d40:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8009d44:	f043 0201 	orr.w	r2, r3, #1
 8009d48:	687b      	ldr	r3, [r7, #4]
 8009d4a:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8009d4e:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8009d52:	f003 0302 	and.w	r3, r3, #2
 8009d56:	2b00      	cmp	r3, #0
 8009d58:	d011      	beq.n	8009d7e <UART_RxISR_16BIT_FIFOEN+0xfe>
 8009d5a:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8009d5e:	f003 0301 	and.w	r3, r3, #1
 8009d62:	2b00      	cmp	r3, #0
 8009d64:	d00b      	beq.n	8009d7e <UART_RxISR_16BIT_FIFOEN+0xfe>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8009d66:	687b      	ldr	r3, [r7, #4]
 8009d68:	681b      	ldr	r3, [r3, #0]
 8009d6a:	2202      	movs	r2, #2
 8009d6c:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 8009d6e:	687b      	ldr	r3, [r7, #4]
 8009d70:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8009d74:	f043 0204 	orr.w	r2, r3, #4
 8009d78:	687b      	ldr	r3, [r7, #4]
 8009d7a:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8009d7e:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8009d82:	f003 0304 	and.w	r3, r3, #4
 8009d86:	2b00      	cmp	r3, #0
 8009d88:	d011      	beq.n	8009dae <UART_RxISR_16BIT_FIFOEN+0x12e>
 8009d8a:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8009d8e:	f003 0301 	and.w	r3, r3, #1
 8009d92:	2b00      	cmp	r3, #0
 8009d94:	d00b      	beq.n	8009dae <UART_RxISR_16BIT_FIFOEN+0x12e>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8009d96:	687b      	ldr	r3, [r7, #4]
 8009d98:	681b      	ldr	r3, [r3, #0]
 8009d9a:	2204      	movs	r2, #4
 8009d9c:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 8009d9e:	687b      	ldr	r3, [r7, #4]
 8009da0:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8009da4:	f043 0202 	orr.w	r2, r3, #2
 8009da8:	687b      	ldr	r3, [r7, #4]
 8009daa:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8009dae:	687b      	ldr	r3, [r7, #4]
 8009db0:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8009db4:	2b00      	cmp	r3, #0
 8009db6:	d006      	beq.n	8009dc6 <UART_RxISR_16BIT_FIFOEN+0x146>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8009db8:	6878      	ldr	r0, [r7, #4]
 8009dba:	f7fe fdeb 	bl	8008994 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009dbe:	687b      	ldr	r3, [r7, #4]
 8009dc0:	2200      	movs	r2, #0
 8009dc2:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }
      }

      if (huart->RxXferCount == 0U)
 8009dc6:	687b      	ldr	r3, [r7, #4]
 8009dc8:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8009dcc:	b29b      	uxth	r3, r3
 8009dce:	2b00      	cmp	r3, #0
 8009dd0:	d175      	bne.n	8009ebe <UART_RxISR_16BIT_FIFOEN+0x23e>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8009dd2:	687b      	ldr	r3, [r7, #4]
 8009dd4:	681b      	ldr	r3, [r3, #0]
 8009dd6:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009dd8:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8009dda:	e853 3f00 	ldrex	r3, [r3]
 8009dde:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8009de0:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8009de2:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8009de6:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8009dea:	687b      	ldr	r3, [r7, #4]
 8009dec:	681b      	ldr	r3, [r3, #0]
 8009dee:	461a      	mov	r2, r3
 8009df0:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8009df4:	66fb      	str	r3, [r7, #108]	; 0x6c
 8009df6:	66ba      	str	r2, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009df8:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8009dfa:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8009dfc:	e841 2300 	strex	r3, r2, [r1]
 8009e00:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8009e02:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8009e04:	2b00      	cmp	r3, #0
 8009e06:	d1e4      	bne.n	8009dd2 <UART_RxISR_16BIT_FIFOEN+0x152>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8009e08:	687b      	ldr	r3, [r7, #4]
 8009e0a:	681b      	ldr	r3, [r3, #0]
 8009e0c:	3308      	adds	r3, #8
 8009e0e:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009e10:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009e12:	e853 3f00 	ldrex	r3, [r3]
 8009e16:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8009e18:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8009e1a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8009e1e:	f023 0301 	bic.w	r3, r3, #1
 8009e22:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8009e26:	687b      	ldr	r3, [r7, #4]
 8009e28:	681b      	ldr	r3, [r3, #0]
 8009e2a:	3308      	adds	r3, #8
 8009e2c:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8009e30:	65ba      	str	r2, [r7, #88]	; 0x58
 8009e32:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009e34:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8009e36:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8009e38:	e841 2300 	strex	r3, r2, [r1]
 8009e3c:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8009e3e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8009e40:	2b00      	cmp	r3, #0
 8009e42:	d1e1      	bne.n	8009e08 <UART_RxISR_16BIT_FIFOEN+0x188>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8009e44:	687b      	ldr	r3, [r7, #4]
 8009e46:	2220      	movs	r2, #32
 8009e48:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8009e4c:	687b      	ldr	r3, [r7, #4]
 8009e4e:	2200      	movs	r2, #0
 8009e50:	671a      	str	r2, [r3, #112]	; 0x70

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009e52:	687b      	ldr	r3, [r7, #4]
 8009e54:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8009e56:	2b01      	cmp	r3, #1
 8009e58:	d12e      	bne.n	8009eb8 <UART_RxISR_16BIT_FIFOEN+0x238>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009e5a:	687b      	ldr	r3, [r7, #4]
 8009e5c:	2200      	movs	r2, #0
 8009e5e:	66da      	str	r2, [r3, #108]	; 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009e60:	687b      	ldr	r3, [r7, #4]
 8009e62:	681b      	ldr	r3, [r3, #0]
 8009e64:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009e66:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009e68:	e853 3f00 	ldrex	r3, [r3]
 8009e6c:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8009e6e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009e70:	f023 0310 	bic.w	r3, r3, #16
 8009e74:	67fb      	str	r3, [r7, #124]	; 0x7c
 8009e76:	687b      	ldr	r3, [r7, #4]
 8009e78:	681b      	ldr	r3, [r3, #0]
 8009e7a:	461a      	mov	r2, r3
 8009e7c:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8009e7e:	647b      	str	r3, [r7, #68]	; 0x44
 8009e80:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009e82:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8009e84:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8009e86:	e841 2300 	strex	r3, r2, [r1]
 8009e8a:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8009e8c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009e8e:	2b00      	cmp	r3, #0
 8009e90:	d1e6      	bne.n	8009e60 <UART_RxISR_16BIT_FIFOEN+0x1e0>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8009e92:	687b      	ldr	r3, [r7, #4]
 8009e94:	681b      	ldr	r3, [r3, #0]
 8009e96:	69db      	ldr	r3, [r3, #28]
 8009e98:	f003 0310 	and.w	r3, r3, #16
 8009e9c:	2b10      	cmp	r3, #16
 8009e9e:	d103      	bne.n	8009ea8 <UART_RxISR_16BIT_FIFOEN+0x228>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8009ea0:	687b      	ldr	r3, [r7, #4]
 8009ea2:	681b      	ldr	r3, [r3, #0]
 8009ea4:	2210      	movs	r2, #16
 8009ea6:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8009ea8:	687b      	ldr	r3, [r7, #4]
 8009eaa:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8009eae:	4619      	mov	r1, r3
 8009eb0:	6878      	ldr	r0, [r7, #4]
 8009eb2:	f7fe fd79 	bl	80089a8 <HAL_UARTEx_RxEventCallback>
 8009eb6:	e002      	b.n	8009ebe <UART_RxISR_16BIT_FIFOEN+0x23e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx complete callback*/
          huart->RxCpltCallback(huart);
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
 8009eb8:	6878      	ldr	r0, [r7, #4]
 8009eba:	f7f7 fe85 	bl	8001bc8 <HAL_UART_RxCpltCallback>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8009ebe:	f8b7 308e 	ldrh.w	r3, [r7, #142]	; 0x8e
 8009ec2:	2b00      	cmp	r3, #0
 8009ec4:	d006      	beq.n	8009ed4 <UART_RxISR_16BIT_FIFOEN+0x254>
 8009ec6:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8009eca:	f003 0320 	and.w	r3, r3, #32
 8009ece:	2b00      	cmp	r3, #0
 8009ed0:	f47f aefa 	bne.w	8009cc8 <UART_RxISR_16BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 8009ed4:	687b      	ldr	r3, [r7, #4]
 8009ed6:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8009eda:	f8a7 307a 	strh.w	r3, [r7, #122]	; 0x7a
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 8009ede:	f8b7 307a 	ldrh.w	r3, [r7, #122]	; 0x7a
 8009ee2:	2b00      	cmp	r3, #0
 8009ee4:	d045      	beq.n	8009f72 <UART_RxISR_16BIT_FIFOEN+0x2f2>
 8009ee6:	687b      	ldr	r3, [r7, #4]
 8009ee8:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 8009eec:	f8b7 207a 	ldrh.w	r2, [r7, #122]	; 0x7a
 8009ef0:	429a      	cmp	r2, r3
 8009ef2:	d23e      	bcs.n	8009f72 <UART_RxISR_16BIT_FIFOEN+0x2f2>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8009ef4:	687b      	ldr	r3, [r7, #4]
 8009ef6:	681b      	ldr	r3, [r3, #0]
 8009ef8:	3308      	adds	r3, #8
 8009efa:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009efc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009efe:	e853 3f00 	ldrex	r3, [r3]
 8009f02:	623b      	str	r3, [r7, #32]
   return(result);
 8009f04:	6a3b      	ldr	r3, [r7, #32]
 8009f06:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8009f0a:	677b      	str	r3, [r7, #116]	; 0x74
 8009f0c:	687b      	ldr	r3, [r7, #4]
 8009f0e:	681b      	ldr	r3, [r3, #0]
 8009f10:	3308      	adds	r3, #8
 8009f12:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 8009f14:	633a      	str	r2, [r7, #48]	; 0x30
 8009f16:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009f18:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8009f1a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009f1c:	e841 2300 	strex	r3, r2, [r1]
 8009f20:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8009f22:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009f24:	2b00      	cmp	r3, #0
 8009f26:	d1e5      	bne.n	8009ef4 <UART_RxISR_16BIT_FIFOEN+0x274>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 8009f28:	687b      	ldr	r3, [r7, #4]
 8009f2a:	4a14      	ldr	r2, [pc, #80]	; (8009f7c <UART_RxISR_16BIT_FIFOEN+0x2fc>)
 8009f2c:	671a      	str	r2, [r3, #112]	; 0x70

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8009f2e:	687b      	ldr	r3, [r7, #4]
 8009f30:	681b      	ldr	r3, [r3, #0]
 8009f32:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009f34:	693b      	ldr	r3, [r7, #16]
 8009f36:	e853 3f00 	ldrex	r3, [r3]
 8009f3a:	60fb      	str	r3, [r7, #12]
   return(result);
 8009f3c:	68fb      	ldr	r3, [r7, #12]
 8009f3e:	f043 0320 	orr.w	r3, r3, #32
 8009f42:	673b      	str	r3, [r7, #112]	; 0x70
 8009f44:	687b      	ldr	r3, [r7, #4]
 8009f46:	681b      	ldr	r3, [r3, #0]
 8009f48:	461a      	mov	r2, r3
 8009f4a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8009f4c:	61fb      	str	r3, [r7, #28]
 8009f4e:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009f50:	69b9      	ldr	r1, [r7, #24]
 8009f52:	69fa      	ldr	r2, [r7, #28]
 8009f54:	e841 2300 	strex	r3, r2, [r1]
 8009f58:	617b      	str	r3, [r7, #20]
   return(result);
 8009f5a:	697b      	ldr	r3, [r7, #20]
 8009f5c:	2b00      	cmp	r3, #0
 8009f5e:	d1e6      	bne.n	8009f2e <UART_RxISR_16BIT_FIFOEN+0x2ae>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8009f60:	e007      	b.n	8009f72 <UART_RxISR_16BIT_FIFOEN+0x2f2>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8009f62:	687b      	ldr	r3, [r7, #4]
 8009f64:	681b      	ldr	r3, [r3, #0]
 8009f66:	699a      	ldr	r2, [r3, #24]
 8009f68:	687b      	ldr	r3, [r7, #4]
 8009f6a:	681b      	ldr	r3, [r3, #0]
 8009f6c:	f042 0208 	orr.w	r2, r2, #8
 8009f70:	619a      	str	r2, [r3, #24]
}
 8009f72:	bf00      	nop
 8009f74:	37a0      	adds	r7, #160	; 0xa0
 8009f76:	46bd      	mov	sp, r7
 8009f78:	bd80      	pop	{r7, pc}
 8009f7a:	bf00      	nop
 8009f7c:	08009827 	.word	0x08009827

08009f80 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8009f80:	b480      	push	{r7}
 8009f82:	b083      	sub	sp, #12
 8009f84:	af00      	add	r7, sp, #0
 8009f86:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8009f88:	bf00      	nop
 8009f8a:	370c      	adds	r7, #12
 8009f8c:	46bd      	mov	sp, r7
 8009f8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f92:	4770      	bx	lr

08009f94 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 8009f94:	b480      	push	{r7}
 8009f96:	b083      	sub	sp, #12
 8009f98:	af00      	add	r7, sp, #0
 8009f9a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 8009f9c:	bf00      	nop
 8009f9e:	370c      	adds	r7, #12
 8009fa0:	46bd      	mov	sp, r7
 8009fa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fa6:	4770      	bx	lr

08009fa8 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 8009fa8:	b480      	push	{r7}
 8009faa:	b083      	sub	sp, #12
 8009fac:	af00      	add	r7, sp, #0
 8009fae:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 8009fb0:	bf00      	nop
 8009fb2:	370c      	adds	r7, #12
 8009fb4:	46bd      	mov	sp, r7
 8009fb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fba:	4770      	bx	lr

08009fbc <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8009fbc:	b480      	push	{r7}
 8009fbe:	b085      	sub	sp, #20
 8009fc0:	af00      	add	r7, sp, #0
 8009fc2:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8009fc4:	687b      	ldr	r3, [r7, #4]
 8009fc6:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8009fca:	2b01      	cmp	r3, #1
 8009fcc:	d101      	bne.n	8009fd2 <HAL_UARTEx_DisableFifoMode+0x16>
 8009fce:	2302      	movs	r3, #2
 8009fd0:	e027      	b.n	800a022 <HAL_UARTEx_DisableFifoMode+0x66>
 8009fd2:	687b      	ldr	r3, [r7, #4]
 8009fd4:	2201      	movs	r2, #1
 8009fd6:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8009fda:	687b      	ldr	r3, [r7, #4]
 8009fdc:	2224      	movs	r2, #36	; 0x24
 8009fde:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8009fe2:	687b      	ldr	r3, [r7, #4]
 8009fe4:	681b      	ldr	r3, [r3, #0]
 8009fe6:	681b      	ldr	r3, [r3, #0]
 8009fe8:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8009fea:	687b      	ldr	r3, [r7, #4]
 8009fec:	681b      	ldr	r3, [r3, #0]
 8009fee:	681a      	ldr	r2, [r3, #0]
 8009ff0:	687b      	ldr	r3, [r7, #4]
 8009ff2:	681b      	ldr	r3, [r3, #0]
 8009ff4:	f022 0201 	bic.w	r2, r2, #1
 8009ff8:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8009ffa:	68fb      	ldr	r3, [r7, #12]
 8009ffc:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 800a000:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800a002:	687b      	ldr	r3, [r7, #4]
 800a004:	2200      	movs	r2, #0
 800a006:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800a008:	687b      	ldr	r3, [r7, #4]
 800a00a:	681b      	ldr	r3, [r3, #0]
 800a00c:	68fa      	ldr	r2, [r7, #12]
 800a00e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800a010:	687b      	ldr	r3, [r7, #4]
 800a012:	2220      	movs	r2, #32
 800a014:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800a018:	687b      	ldr	r3, [r7, #4]
 800a01a:	2200      	movs	r2, #0
 800a01c:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800a020:	2300      	movs	r3, #0
}
 800a022:	4618      	mov	r0, r3
 800a024:	3714      	adds	r7, #20
 800a026:	46bd      	mov	sp, r7
 800a028:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a02c:	4770      	bx	lr

0800a02e <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800a02e:	b580      	push	{r7, lr}
 800a030:	b084      	sub	sp, #16
 800a032:	af00      	add	r7, sp, #0
 800a034:	6078      	str	r0, [r7, #4]
 800a036:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800a038:	687b      	ldr	r3, [r7, #4]
 800a03a:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800a03e:	2b01      	cmp	r3, #1
 800a040:	d101      	bne.n	800a046 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800a042:	2302      	movs	r3, #2
 800a044:	e02d      	b.n	800a0a2 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800a046:	687b      	ldr	r3, [r7, #4]
 800a048:	2201      	movs	r2, #1
 800a04a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 800a04e:	687b      	ldr	r3, [r7, #4]
 800a050:	2224      	movs	r2, #36	; 0x24
 800a052:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800a056:	687b      	ldr	r3, [r7, #4]
 800a058:	681b      	ldr	r3, [r3, #0]
 800a05a:	681b      	ldr	r3, [r3, #0]
 800a05c:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800a05e:	687b      	ldr	r3, [r7, #4]
 800a060:	681b      	ldr	r3, [r3, #0]
 800a062:	681a      	ldr	r2, [r3, #0]
 800a064:	687b      	ldr	r3, [r7, #4]
 800a066:	681b      	ldr	r3, [r3, #0]
 800a068:	f022 0201 	bic.w	r2, r2, #1
 800a06c:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800a06e:	687b      	ldr	r3, [r7, #4]
 800a070:	681b      	ldr	r3, [r3, #0]
 800a072:	689b      	ldr	r3, [r3, #8]
 800a074:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 800a078:	687b      	ldr	r3, [r7, #4]
 800a07a:	681b      	ldr	r3, [r3, #0]
 800a07c:	683a      	ldr	r2, [r7, #0]
 800a07e:	430a      	orrs	r2, r1
 800a080:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800a082:	6878      	ldr	r0, [r7, #4]
 800a084:	f000 f850 	bl	800a128 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800a088:	687b      	ldr	r3, [r7, #4]
 800a08a:	681b      	ldr	r3, [r3, #0]
 800a08c:	68fa      	ldr	r2, [r7, #12]
 800a08e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800a090:	687b      	ldr	r3, [r7, #4]
 800a092:	2220      	movs	r2, #32
 800a094:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800a098:	687b      	ldr	r3, [r7, #4]
 800a09a:	2200      	movs	r2, #0
 800a09c:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800a0a0:	2300      	movs	r3, #0
}
 800a0a2:	4618      	mov	r0, r3
 800a0a4:	3710      	adds	r7, #16
 800a0a6:	46bd      	mov	sp, r7
 800a0a8:	bd80      	pop	{r7, pc}

0800a0aa <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800a0aa:	b580      	push	{r7, lr}
 800a0ac:	b084      	sub	sp, #16
 800a0ae:	af00      	add	r7, sp, #0
 800a0b0:	6078      	str	r0, [r7, #4]
 800a0b2:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800a0b4:	687b      	ldr	r3, [r7, #4]
 800a0b6:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800a0ba:	2b01      	cmp	r3, #1
 800a0bc:	d101      	bne.n	800a0c2 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800a0be:	2302      	movs	r3, #2
 800a0c0:	e02d      	b.n	800a11e <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800a0c2:	687b      	ldr	r3, [r7, #4]
 800a0c4:	2201      	movs	r2, #1
 800a0c6:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 800a0ca:	687b      	ldr	r3, [r7, #4]
 800a0cc:	2224      	movs	r2, #36	; 0x24
 800a0ce:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800a0d2:	687b      	ldr	r3, [r7, #4]
 800a0d4:	681b      	ldr	r3, [r3, #0]
 800a0d6:	681b      	ldr	r3, [r3, #0]
 800a0d8:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800a0da:	687b      	ldr	r3, [r7, #4]
 800a0dc:	681b      	ldr	r3, [r3, #0]
 800a0de:	681a      	ldr	r2, [r3, #0]
 800a0e0:	687b      	ldr	r3, [r7, #4]
 800a0e2:	681b      	ldr	r3, [r3, #0]
 800a0e4:	f022 0201 	bic.w	r2, r2, #1
 800a0e8:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800a0ea:	687b      	ldr	r3, [r7, #4]
 800a0ec:	681b      	ldr	r3, [r3, #0]
 800a0ee:	689b      	ldr	r3, [r3, #8]
 800a0f0:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 800a0f4:	687b      	ldr	r3, [r7, #4]
 800a0f6:	681b      	ldr	r3, [r3, #0]
 800a0f8:	683a      	ldr	r2, [r7, #0]
 800a0fa:	430a      	orrs	r2, r1
 800a0fc:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800a0fe:	6878      	ldr	r0, [r7, #4]
 800a100:	f000 f812 	bl	800a128 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800a104:	687b      	ldr	r3, [r7, #4]
 800a106:	681b      	ldr	r3, [r3, #0]
 800a108:	68fa      	ldr	r2, [r7, #12]
 800a10a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800a10c:	687b      	ldr	r3, [r7, #4]
 800a10e:	2220      	movs	r2, #32
 800a110:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800a114:	687b      	ldr	r3, [r7, #4]
 800a116:	2200      	movs	r2, #0
 800a118:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800a11c:	2300      	movs	r3, #0
}
 800a11e:	4618      	mov	r0, r3
 800a120:	3710      	adds	r7, #16
 800a122:	46bd      	mov	sp, r7
 800a124:	bd80      	pop	{r7, pc}
	...

0800a128 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800a128:	b480      	push	{r7}
 800a12a:	b085      	sub	sp, #20
 800a12c:	af00      	add	r7, sp, #0
 800a12e:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800a130:	687b      	ldr	r3, [r7, #4]
 800a132:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800a134:	2b00      	cmp	r3, #0
 800a136:	d108      	bne.n	800a14a <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800a138:	687b      	ldr	r3, [r7, #4]
 800a13a:	2201      	movs	r2, #1
 800a13c:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 800a140:	687b      	ldr	r3, [r7, #4]
 800a142:	2201      	movs	r2, #1
 800a144:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800a148:	e031      	b.n	800a1ae <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800a14a:	2308      	movs	r3, #8
 800a14c:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800a14e:	2308      	movs	r3, #8
 800a150:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800a152:	687b      	ldr	r3, [r7, #4]
 800a154:	681b      	ldr	r3, [r3, #0]
 800a156:	689b      	ldr	r3, [r3, #8]
 800a158:	0e5b      	lsrs	r3, r3, #25
 800a15a:	b2db      	uxtb	r3, r3
 800a15c:	f003 0307 	and.w	r3, r3, #7
 800a160:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800a162:	687b      	ldr	r3, [r7, #4]
 800a164:	681b      	ldr	r3, [r3, #0]
 800a166:	689b      	ldr	r3, [r3, #8]
 800a168:	0f5b      	lsrs	r3, r3, #29
 800a16a:	b2db      	uxtb	r3, r3
 800a16c:	f003 0307 	and.w	r3, r3, #7
 800a170:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800a172:	7bbb      	ldrb	r3, [r7, #14]
 800a174:	7b3a      	ldrb	r2, [r7, #12]
 800a176:	4911      	ldr	r1, [pc, #68]	; (800a1bc <UARTEx_SetNbDataToProcess+0x94>)
 800a178:	5c8a      	ldrb	r2, [r1, r2]
 800a17a:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800a17e:	7b3a      	ldrb	r2, [r7, #12]
 800a180:	490f      	ldr	r1, [pc, #60]	; (800a1c0 <UARTEx_SetNbDataToProcess+0x98>)
 800a182:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800a184:	fb93 f3f2 	sdiv	r3, r3, r2
 800a188:	b29a      	uxth	r2, r3
 800a18a:	687b      	ldr	r3, [r7, #4]
 800a18c:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800a190:	7bfb      	ldrb	r3, [r7, #15]
 800a192:	7b7a      	ldrb	r2, [r7, #13]
 800a194:	4909      	ldr	r1, [pc, #36]	; (800a1bc <UARTEx_SetNbDataToProcess+0x94>)
 800a196:	5c8a      	ldrb	r2, [r1, r2]
 800a198:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800a19c:	7b7a      	ldrb	r2, [r7, #13]
 800a19e:	4908      	ldr	r1, [pc, #32]	; (800a1c0 <UARTEx_SetNbDataToProcess+0x98>)
 800a1a0:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800a1a2:	fb93 f3f2 	sdiv	r3, r3, r2
 800a1a6:	b29a      	uxth	r2, r3
 800a1a8:	687b      	ldr	r3, [r7, #4]
 800a1aa:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 800a1ae:	bf00      	nop
 800a1b0:	3714      	adds	r7, #20
 800a1b2:	46bd      	mov	sp, r7
 800a1b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1b8:	4770      	bx	lr
 800a1ba:	bf00      	nop
 800a1bc:	0800d1cc 	.word	0x0800d1cc
 800a1c0:	0800d1d4 	.word	0x0800d1d4

0800a1c4 <atoi>:
 800a1c4:	220a      	movs	r2, #10
 800a1c6:	2100      	movs	r1, #0
 800a1c8:	f000 b882 	b.w	800a2d0 <strtol>

0800a1cc <_strtol_l.constprop.0>:
 800a1cc:	2b01      	cmp	r3, #1
 800a1ce:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a1d2:	d001      	beq.n	800a1d8 <_strtol_l.constprop.0+0xc>
 800a1d4:	2b24      	cmp	r3, #36	; 0x24
 800a1d6:	d906      	bls.n	800a1e6 <_strtol_l.constprop.0+0x1a>
 800a1d8:	f000 fee0 	bl	800af9c <__errno>
 800a1dc:	2316      	movs	r3, #22
 800a1de:	6003      	str	r3, [r0, #0]
 800a1e0:	2000      	movs	r0, #0
 800a1e2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a1e6:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 800a2cc <_strtol_l.constprop.0+0x100>
 800a1ea:	460d      	mov	r5, r1
 800a1ec:	462e      	mov	r6, r5
 800a1ee:	f815 4b01 	ldrb.w	r4, [r5], #1
 800a1f2:	f81c 7004 	ldrb.w	r7, [ip, r4]
 800a1f6:	f017 0708 	ands.w	r7, r7, #8
 800a1fa:	d1f7      	bne.n	800a1ec <_strtol_l.constprop.0+0x20>
 800a1fc:	2c2d      	cmp	r4, #45	; 0x2d
 800a1fe:	d132      	bne.n	800a266 <_strtol_l.constprop.0+0x9a>
 800a200:	782c      	ldrb	r4, [r5, #0]
 800a202:	2701      	movs	r7, #1
 800a204:	1cb5      	adds	r5, r6, #2
 800a206:	2b00      	cmp	r3, #0
 800a208:	d05b      	beq.n	800a2c2 <_strtol_l.constprop.0+0xf6>
 800a20a:	2b10      	cmp	r3, #16
 800a20c:	d109      	bne.n	800a222 <_strtol_l.constprop.0+0x56>
 800a20e:	2c30      	cmp	r4, #48	; 0x30
 800a210:	d107      	bne.n	800a222 <_strtol_l.constprop.0+0x56>
 800a212:	782c      	ldrb	r4, [r5, #0]
 800a214:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 800a218:	2c58      	cmp	r4, #88	; 0x58
 800a21a:	d14d      	bne.n	800a2b8 <_strtol_l.constprop.0+0xec>
 800a21c:	786c      	ldrb	r4, [r5, #1]
 800a21e:	2310      	movs	r3, #16
 800a220:	3502      	adds	r5, #2
 800a222:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 800a226:	f108 38ff 	add.w	r8, r8, #4294967295
 800a22a:	f04f 0e00 	mov.w	lr, #0
 800a22e:	fbb8 f9f3 	udiv	r9, r8, r3
 800a232:	4676      	mov	r6, lr
 800a234:	fb03 8a19 	mls	sl, r3, r9, r8
 800a238:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 800a23c:	f1bc 0f09 	cmp.w	ip, #9
 800a240:	d816      	bhi.n	800a270 <_strtol_l.constprop.0+0xa4>
 800a242:	4664      	mov	r4, ip
 800a244:	42a3      	cmp	r3, r4
 800a246:	dd24      	ble.n	800a292 <_strtol_l.constprop.0+0xc6>
 800a248:	f1be 3fff 	cmp.w	lr, #4294967295
 800a24c:	d008      	beq.n	800a260 <_strtol_l.constprop.0+0x94>
 800a24e:	45b1      	cmp	r9, r6
 800a250:	d31c      	bcc.n	800a28c <_strtol_l.constprop.0+0xc0>
 800a252:	d101      	bne.n	800a258 <_strtol_l.constprop.0+0x8c>
 800a254:	45a2      	cmp	sl, r4
 800a256:	db19      	blt.n	800a28c <_strtol_l.constprop.0+0xc0>
 800a258:	fb06 4603 	mla	r6, r6, r3, r4
 800a25c:	f04f 0e01 	mov.w	lr, #1
 800a260:	f815 4b01 	ldrb.w	r4, [r5], #1
 800a264:	e7e8      	b.n	800a238 <_strtol_l.constprop.0+0x6c>
 800a266:	2c2b      	cmp	r4, #43	; 0x2b
 800a268:	bf04      	itt	eq
 800a26a:	782c      	ldrbeq	r4, [r5, #0]
 800a26c:	1cb5      	addeq	r5, r6, #2
 800a26e:	e7ca      	b.n	800a206 <_strtol_l.constprop.0+0x3a>
 800a270:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 800a274:	f1bc 0f19 	cmp.w	ip, #25
 800a278:	d801      	bhi.n	800a27e <_strtol_l.constprop.0+0xb2>
 800a27a:	3c37      	subs	r4, #55	; 0x37
 800a27c:	e7e2      	b.n	800a244 <_strtol_l.constprop.0+0x78>
 800a27e:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 800a282:	f1bc 0f19 	cmp.w	ip, #25
 800a286:	d804      	bhi.n	800a292 <_strtol_l.constprop.0+0xc6>
 800a288:	3c57      	subs	r4, #87	; 0x57
 800a28a:	e7db      	b.n	800a244 <_strtol_l.constprop.0+0x78>
 800a28c:	f04f 3eff 	mov.w	lr, #4294967295
 800a290:	e7e6      	b.n	800a260 <_strtol_l.constprop.0+0x94>
 800a292:	f1be 3fff 	cmp.w	lr, #4294967295
 800a296:	d105      	bne.n	800a2a4 <_strtol_l.constprop.0+0xd8>
 800a298:	2322      	movs	r3, #34	; 0x22
 800a29a:	6003      	str	r3, [r0, #0]
 800a29c:	4646      	mov	r6, r8
 800a29e:	b942      	cbnz	r2, 800a2b2 <_strtol_l.constprop.0+0xe6>
 800a2a0:	4630      	mov	r0, r6
 800a2a2:	e79e      	b.n	800a1e2 <_strtol_l.constprop.0+0x16>
 800a2a4:	b107      	cbz	r7, 800a2a8 <_strtol_l.constprop.0+0xdc>
 800a2a6:	4276      	negs	r6, r6
 800a2a8:	2a00      	cmp	r2, #0
 800a2aa:	d0f9      	beq.n	800a2a0 <_strtol_l.constprop.0+0xd4>
 800a2ac:	f1be 0f00 	cmp.w	lr, #0
 800a2b0:	d000      	beq.n	800a2b4 <_strtol_l.constprop.0+0xe8>
 800a2b2:	1e69      	subs	r1, r5, #1
 800a2b4:	6011      	str	r1, [r2, #0]
 800a2b6:	e7f3      	b.n	800a2a0 <_strtol_l.constprop.0+0xd4>
 800a2b8:	2430      	movs	r4, #48	; 0x30
 800a2ba:	2b00      	cmp	r3, #0
 800a2bc:	d1b1      	bne.n	800a222 <_strtol_l.constprop.0+0x56>
 800a2be:	2308      	movs	r3, #8
 800a2c0:	e7af      	b.n	800a222 <_strtol_l.constprop.0+0x56>
 800a2c2:	2c30      	cmp	r4, #48	; 0x30
 800a2c4:	d0a5      	beq.n	800a212 <_strtol_l.constprop.0+0x46>
 800a2c6:	230a      	movs	r3, #10
 800a2c8:	e7ab      	b.n	800a222 <_strtol_l.constprop.0+0x56>
 800a2ca:	bf00      	nop
 800a2cc:	0800d1dd 	.word	0x0800d1dd

0800a2d0 <strtol>:
 800a2d0:	4613      	mov	r3, r2
 800a2d2:	460a      	mov	r2, r1
 800a2d4:	4601      	mov	r1, r0
 800a2d6:	4802      	ldr	r0, [pc, #8]	; (800a2e0 <strtol+0x10>)
 800a2d8:	6800      	ldr	r0, [r0, #0]
 800a2da:	f7ff bf77 	b.w	800a1cc <_strtol_l.constprop.0>
 800a2de:	bf00      	nop
 800a2e0:	20000138 	.word	0x20000138

0800a2e4 <__cvt>:
 800a2e4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800a2e8:	ec55 4b10 	vmov	r4, r5, d0
 800a2ec:	2d00      	cmp	r5, #0
 800a2ee:	460e      	mov	r6, r1
 800a2f0:	4619      	mov	r1, r3
 800a2f2:	462b      	mov	r3, r5
 800a2f4:	bfbb      	ittet	lt
 800a2f6:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800a2fa:	461d      	movlt	r5, r3
 800a2fc:	2300      	movge	r3, #0
 800a2fe:	232d      	movlt	r3, #45	; 0x2d
 800a300:	700b      	strb	r3, [r1, #0]
 800a302:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a304:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800a308:	4691      	mov	r9, r2
 800a30a:	f023 0820 	bic.w	r8, r3, #32
 800a30e:	bfbc      	itt	lt
 800a310:	4622      	movlt	r2, r4
 800a312:	4614      	movlt	r4, r2
 800a314:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800a318:	d005      	beq.n	800a326 <__cvt+0x42>
 800a31a:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800a31e:	d100      	bne.n	800a322 <__cvt+0x3e>
 800a320:	3601      	adds	r6, #1
 800a322:	2102      	movs	r1, #2
 800a324:	e000      	b.n	800a328 <__cvt+0x44>
 800a326:	2103      	movs	r1, #3
 800a328:	ab03      	add	r3, sp, #12
 800a32a:	9301      	str	r3, [sp, #4]
 800a32c:	ab02      	add	r3, sp, #8
 800a32e:	9300      	str	r3, [sp, #0]
 800a330:	ec45 4b10 	vmov	d0, r4, r5
 800a334:	4653      	mov	r3, sl
 800a336:	4632      	mov	r2, r6
 800a338:	f000 ff02 	bl	800b140 <_dtoa_r>
 800a33c:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800a340:	4607      	mov	r7, r0
 800a342:	d102      	bne.n	800a34a <__cvt+0x66>
 800a344:	f019 0f01 	tst.w	r9, #1
 800a348:	d022      	beq.n	800a390 <__cvt+0xac>
 800a34a:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800a34e:	eb07 0906 	add.w	r9, r7, r6
 800a352:	d110      	bne.n	800a376 <__cvt+0x92>
 800a354:	783b      	ldrb	r3, [r7, #0]
 800a356:	2b30      	cmp	r3, #48	; 0x30
 800a358:	d10a      	bne.n	800a370 <__cvt+0x8c>
 800a35a:	2200      	movs	r2, #0
 800a35c:	2300      	movs	r3, #0
 800a35e:	4620      	mov	r0, r4
 800a360:	4629      	mov	r1, r5
 800a362:	f7f6 fbe9 	bl	8000b38 <__aeabi_dcmpeq>
 800a366:	b918      	cbnz	r0, 800a370 <__cvt+0x8c>
 800a368:	f1c6 0601 	rsb	r6, r6, #1
 800a36c:	f8ca 6000 	str.w	r6, [sl]
 800a370:	f8da 3000 	ldr.w	r3, [sl]
 800a374:	4499      	add	r9, r3
 800a376:	2200      	movs	r2, #0
 800a378:	2300      	movs	r3, #0
 800a37a:	4620      	mov	r0, r4
 800a37c:	4629      	mov	r1, r5
 800a37e:	f7f6 fbdb 	bl	8000b38 <__aeabi_dcmpeq>
 800a382:	b108      	cbz	r0, 800a388 <__cvt+0xa4>
 800a384:	f8cd 900c 	str.w	r9, [sp, #12]
 800a388:	2230      	movs	r2, #48	; 0x30
 800a38a:	9b03      	ldr	r3, [sp, #12]
 800a38c:	454b      	cmp	r3, r9
 800a38e:	d307      	bcc.n	800a3a0 <__cvt+0xbc>
 800a390:	9b03      	ldr	r3, [sp, #12]
 800a392:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800a394:	1bdb      	subs	r3, r3, r7
 800a396:	4638      	mov	r0, r7
 800a398:	6013      	str	r3, [r2, #0]
 800a39a:	b004      	add	sp, #16
 800a39c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a3a0:	1c59      	adds	r1, r3, #1
 800a3a2:	9103      	str	r1, [sp, #12]
 800a3a4:	701a      	strb	r2, [r3, #0]
 800a3a6:	e7f0      	b.n	800a38a <__cvt+0xa6>

0800a3a8 <__exponent>:
 800a3a8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a3aa:	4603      	mov	r3, r0
 800a3ac:	2900      	cmp	r1, #0
 800a3ae:	bfb8      	it	lt
 800a3b0:	4249      	neglt	r1, r1
 800a3b2:	f803 2b02 	strb.w	r2, [r3], #2
 800a3b6:	bfb4      	ite	lt
 800a3b8:	222d      	movlt	r2, #45	; 0x2d
 800a3ba:	222b      	movge	r2, #43	; 0x2b
 800a3bc:	2909      	cmp	r1, #9
 800a3be:	7042      	strb	r2, [r0, #1]
 800a3c0:	dd2a      	ble.n	800a418 <__exponent+0x70>
 800a3c2:	f10d 0207 	add.w	r2, sp, #7
 800a3c6:	4617      	mov	r7, r2
 800a3c8:	260a      	movs	r6, #10
 800a3ca:	4694      	mov	ip, r2
 800a3cc:	fb91 f5f6 	sdiv	r5, r1, r6
 800a3d0:	fb06 1415 	mls	r4, r6, r5, r1
 800a3d4:	3430      	adds	r4, #48	; 0x30
 800a3d6:	f80c 4c01 	strb.w	r4, [ip, #-1]
 800a3da:	460c      	mov	r4, r1
 800a3dc:	2c63      	cmp	r4, #99	; 0x63
 800a3de:	f102 32ff 	add.w	r2, r2, #4294967295
 800a3e2:	4629      	mov	r1, r5
 800a3e4:	dcf1      	bgt.n	800a3ca <__exponent+0x22>
 800a3e6:	3130      	adds	r1, #48	; 0x30
 800a3e8:	f1ac 0402 	sub.w	r4, ip, #2
 800a3ec:	f802 1c01 	strb.w	r1, [r2, #-1]
 800a3f0:	1c41      	adds	r1, r0, #1
 800a3f2:	4622      	mov	r2, r4
 800a3f4:	42ba      	cmp	r2, r7
 800a3f6:	d30a      	bcc.n	800a40e <__exponent+0x66>
 800a3f8:	f10d 0209 	add.w	r2, sp, #9
 800a3fc:	eba2 020c 	sub.w	r2, r2, ip
 800a400:	42bc      	cmp	r4, r7
 800a402:	bf88      	it	hi
 800a404:	2200      	movhi	r2, #0
 800a406:	4413      	add	r3, r2
 800a408:	1a18      	subs	r0, r3, r0
 800a40a:	b003      	add	sp, #12
 800a40c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a40e:	f812 5b01 	ldrb.w	r5, [r2], #1
 800a412:	f801 5f01 	strb.w	r5, [r1, #1]!
 800a416:	e7ed      	b.n	800a3f4 <__exponent+0x4c>
 800a418:	2330      	movs	r3, #48	; 0x30
 800a41a:	3130      	adds	r1, #48	; 0x30
 800a41c:	7083      	strb	r3, [r0, #2]
 800a41e:	70c1      	strb	r1, [r0, #3]
 800a420:	1d03      	adds	r3, r0, #4
 800a422:	e7f1      	b.n	800a408 <__exponent+0x60>

0800a424 <_printf_float>:
 800a424:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a428:	ed2d 8b02 	vpush	{d8}
 800a42c:	b08d      	sub	sp, #52	; 0x34
 800a42e:	460c      	mov	r4, r1
 800a430:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 800a434:	4616      	mov	r6, r2
 800a436:	461f      	mov	r7, r3
 800a438:	4605      	mov	r5, r0
 800a43a:	f000 fd65 	bl	800af08 <_localeconv_r>
 800a43e:	f8d0 a000 	ldr.w	sl, [r0]
 800a442:	4650      	mov	r0, sl
 800a444:	f7f5 ff4c 	bl	80002e0 <strlen>
 800a448:	2300      	movs	r3, #0
 800a44a:	930a      	str	r3, [sp, #40]	; 0x28
 800a44c:	6823      	ldr	r3, [r4, #0]
 800a44e:	9305      	str	r3, [sp, #20]
 800a450:	f8d8 3000 	ldr.w	r3, [r8]
 800a454:	f894 b018 	ldrb.w	fp, [r4, #24]
 800a458:	3307      	adds	r3, #7
 800a45a:	f023 0307 	bic.w	r3, r3, #7
 800a45e:	f103 0208 	add.w	r2, r3, #8
 800a462:	f8c8 2000 	str.w	r2, [r8]
 800a466:	e9d3 8900 	ldrd	r8, r9, [r3]
 800a46a:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800a46e:	9307      	str	r3, [sp, #28]
 800a470:	f8cd 8018 	str.w	r8, [sp, #24]
 800a474:	ee08 0a10 	vmov	s16, r0
 800a478:	e9c4 8912 	strd	r8, r9, [r4, #72]	; 0x48
 800a47c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800a480:	4b9e      	ldr	r3, [pc, #632]	; (800a6fc <_printf_float+0x2d8>)
 800a482:	f04f 32ff 	mov.w	r2, #4294967295
 800a486:	f7f6 fb89 	bl	8000b9c <__aeabi_dcmpun>
 800a48a:	bb88      	cbnz	r0, 800a4f0 <_printf_float+0xcc>
 800a48c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800a490:	4b9a      	ldr	r3, [pc, #616]	; (800a6fc <_printf_float+0x2d8>)
 800a492:	f04f 32ff 	mov.w	r2, #4294967295
 800a496:	f7f6 fb63 	bl	8000b60 <__aeabi_dcmple>
 800a49a:	bb48      	cbnz	r0, 800a4f0 <_printf_float+0xcc>
 800a49c:	2200      	movs	r2, #0
 800a49e:	2300      	movs	r3, #0
 800a4a0:	4640      	mov	r0, r8
 800a4a2:	4649      	mov	r1, r9
 800a4a4:	f7f6 fb52 	bl	8000b4c <__aeabi_dcmplt>
 800a4a8:	b110      	cbz	r0, 800a4b0 <_printf_float+0x8c>
 800a4aa:	232d      	movs	r3, #45	; 0x2d
 800a4ac:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800a4b0:	4a93      	ldr	r2, [pc, #588]	; (800a700 <_printf_float+0x2dc>)
 800a4b2:	4b94      	ldr	r3, [pc, #592]	; (800a704 <_printf_float+0x2e0>)
 800a4b4:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 800a4b8:	bf94      	ite	ls
 800a4ba:	4690      	movls	r8, r2
 800a4bc:	4698      	movhi	r8, r3
 800a4be:	2303      	movs	r3, #3
 800a4c0:	6123      	str	r3, [r4, #16]
 800a4c2:	9b05      	ldr	r3, [sp, #20]
 800a4c4:	f023 0304 	bic.w	r3, r3, #4
 800a4c8:	6023      	str	r3, [r4, #0]
 800a4ca:	f04f 0900 	mov.w	r9, #0
 800a4ce:	9700      	str	r7, [sp, #0]
 800a4d0:	4633      	mov	r3, r6
 800a4d2:	aa0b      	add	r2, sp, #44	; 0x2c
 800a4d4:	4621      	mov	r1, r4
 800a4d6:	4628      	mov	r0, r5
 800a4d8:	f000 f9da 	bl	800a890 <_printf_common>
 800a4dc:	3001      	adds	r0, #1
 800a4de:	f040 8090 	bne.w	800a602 <_printf_float+0x1de>
 800a4e2:	f04f 30ff 	mov.w	r0, #4294967295
 800a4e6:	b00d      	add	sp, #52	; 0x34
 800a4e8:	ecbd 8b02 	vpop	{d8}
 800a4ec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a4f0:	4642      	mov	r2, r8
 800a4f2:	464b      	mov	r3, r9
 800a4f4:	4640      	mov	r0, r8
 800a4f6:	4649      	mov	r1, r9
 800a4f8:	f7f6 fb50 	bl	8000b9c <__aeabi_dcmpun>
 800a4fc:	b140      	cbz	r0, 800a510 <_printf_float+0xec>
 800a4fe:	464b      	mov	r3, r9
 800a500:	2b00      	cmp	r3, #0
 800a502:	bfbc      	itt	lt
 800a504:	232d      	movlt	r3, #45	; 0x2d
 800a506:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800a50a:	4a7f      	ldr	r2, [pc, #508]	; (800a708 <_printf_float+0x2e4>)
 800a50c:	4b7f      	ldr	r3, [pc, #508]	; (800a70c <_printf_float+0x2e8>)
 800a50e:	e7d1      	b.n	800a4b4 <_printf_float+0x90>
 800a510:	6863      	ldr	r3, [r4, #4]
 800a512:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800a516:	9206      	str	r2, [sp, #24]
 800a518:	1c5a      	adds	r2, r3, #1
 800a51a:	d13f      	bne.n	800a59c <_printf_float+0x178>
 800a51c:	2306      	movs	r3, #6
 800a51e:	6063      	str	r3, [r4, #4]
 800a520:	9b05      	ldr	r3, [sp, #20]
 800a522:	6861      	ldr	r1, [r4, #4]
 800a524:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 800a528:	2300      	movs	r3, #0
 800a52a:	9303      	str	r3, [sp, #12]
 800a52c:	ab0a      	add	r3, sp, #40	; 0x28
 800a52e:	e9cd b301 	strd	fp, r3, [sp, #4]
 800a532:	ab09      	add	r3, sp, #36	; 0x24
 800a534:	ec49 8b10 	vmov	d0, r8, r9
 800a538:	9300      	str	r3, [sp, #0]
 800a53a:	6022      	str	r2, [r4, #0]
 800a53c:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800a540:	4628      	mov	r0, r5
 800a542:	f7ff fecf 	bl	800a2e4 <__cvt>
 800a546:	9b06      	ldr	r3, [sp, #24]
 800a548:	9909      	ldr	r1, [sp, #36]	; 0x24
 800a54a:	2b47      	cmp	r3, #71	; 0x47
 800a54c:	4680      	mov	r8, r0
 800a54e:	d108      	bne.n	800a562 <_printf_float+0x13e>
 800a550:	1cc8      	adds	r0, r1, #3
 800a552:	db02      	blt.n	800a55a <_printf_float+0x136>
 800a554:	6863      	ldr	r3, [r4, #4]
 800a556:	4299      	cmp	r1, r3
 800a558:	dd41      	ble.n	800a5de <_printf_float+0x1ba>
 800a55a:	f1ab 0302 	sub.w	r3, fp, #2
 800a55e:	fa5f fb83 	uxtb.w	fp, r3
 800a562:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800a566:	d820      	bhi.n	800a5aa <_printf_float+0x186>
 800a568:	3901      	subs	r1, #1
 800a56a:	465a      	mov	r2, fp
 800a56c:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800a570:	9109      	str	r1, [sp, #36]	; 0x24
 800a572:	f7ff ff19 	bl	800a3a8 <__exponent>
 800a576:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800a578:	1813      	adds	r3, r2, r0
 800a57a:	2a01      	cmp	r2, #1
 800a57c:	4681      	mov	r9, r0
 800a57e:	6123      	str	r3, [r4, #16]
 800a580:	dc02      	bgt.n	800a588 <_printf_float+0x164>
 800a582:	6822      	ldr	r2, [r4, #0]
 800a584:	07d2      	lsls	r2, r2, #31
 800a586:	d501      	bpl.n	800a58c <_printf_float+0x168>
 800a588:	3301      	adds	r3, #1
 800a58a:	6123      	str	r3, [r4, #16]
 800a58c:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800a590:	2b00      	cmp	r3, #0
 800a592:	d09c      	beq.n	800a4ce <_printf_float+0xaa>
 800a594:	232d      	movs	r3, #45	; 0x2d
 800a596:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800a59a:	e798      	b.n	800a4ce <_printf_float+0xaa>
 800a59c:	9a06      	ldr	r2, [sp, #24]
 800a59e:	2a47      	cmp	r2, #71	; 0x47
 800a5a0:	d1be      	bne.n	800a520 <_printf_float+0xfc>
 800a5a2:	2b00      	cmp	r3, #0
 800a5a4:	d1bc      	bne.n	800a520 <_printf_float+0xfc>
 800a5a6:	2301      	movs	r3, #1
 800a5a8:	e7b9      	b.n	800a51e <_printf_float+0xfa>
 800a5aa:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 800a5ae:	d118      	bne.n	800a5e2 <_printf_float+0x1be>
 800a5b0:	2900      	cmp	r1, #0
 800a5b2:	6863      	ldr	r3, [r4, #4]
 800a5b4:	dd0b      	ble.n	800a5ce <_printf_float+0x1aa>
 800a5b6:	6121      	str	r1, [r4, #16]
 800a5b8:	b913      	cbnz	r3, 800a5c0 <_printf_float+0x19c>
 800a5ba:	6822      	ldr	r2, [r4, #0]
 800a5bc:	07d0      	lsls	r0, r2, #31
 800a5be:	d502      	bpl.n	800a5c6 <_printf_float+0x1a2>
 800a5c0:	3301      	adds	r3, #1
 800a5c2:	440b      	add	r3, r1
 800a5c4:	6123      	str	r3, [r4, #16]
 800a5c6:	65a1      	str	r1, [r4, #88]	; 0x58
 800a5c8:	f04f 0900 	mov.w	r9, #0
 800a5cc:	e7de      	b.n	800a58c <_printf_float+0x168>
 800a5ce:	b913      	cbnz	r3, 800a5d6 <_printf_float+0x1b2>
 800a5d0:	6822      	ldr	r2, [r4, #0]
 800a5d2:	07d2      	lsls	r2, r2, #31
 800a5d4:	d501      	bpl.n	800a5da <_printf_float+0x1b6>
 800a5d6:	3302      	adds	r3, #2
 800a5d8:	e7f4      	b.n	800a5c4 <_printf_float+0x1a0>
 800a5da:	2301      	movs	r3, #1
 800a5dc:	e7f2      	b.n	800a5c4 <_printf_float+0x1a0>
 800a5de:	f04f 0b67 	mov.w	fp, #103	; 0x67
 800a5e2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a5e4:	4299      	cmp	r1, r3
 800a5e6:	db05      	blt.n	800a5f4 <_printf_float+0x1d0>
 800a5e8:	6823      	ldr	r3, [r4, #0]
 800a5ea:	6121      	str	r1, [r4, #16]
 800a5ec:	07d8      	lsls	r0, r3, #31
 800a5ee:	d5ea      	bpl.n	800a5c6 <_printf_float+0x1a2>
 800a5f0:	1c4b      	adds	r3, r1, #1
 800a5f2:	e7e7      	b.n	800a5c4 <_printf_float+0x1a0>
 800a5f4:	2900      	cmp	r1, #0
 800a5f6:	bfd4      	ite	le
 800a5f8:	f1c1 0202 	rsble	r2, r1, #2
 800a5fc:	2201      	movgt	r2, #1
 800a5fe:	4413      	add	r3, r2
 800a600:	e7e0      	b.n	800a5c4 <_printf_float+0x1a0>
 800a602:	6823      	ldr	r3, [r4, #0]
 800a604:	055a      	lsls	r2, r3, #21
 800a606:	d407      	bmi.n	800a618 <_printf_float+0x1f4>
 800a608:	6923      	ldr	r3, [r4, #16]
 800a60a:	4642      	mov	r2, r8
 800a60c:	4631      	mov	r1, r6
 800a60e:	4628      	mov	r0, r5
 800a610:	47b8      	blx	r7
 800a612:	3001      	adds	r0, #1
 800a614:	d12c      	bne.n	800a670 <_printf_float+0x24c>
 800a616:	e764      	b.n	800a4e2 <_printf_float+0xbe>
 800a618:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800a61c:	f240 80e0 	bls.w	800a7e0 <_printf_float+0x3bc>
 800a620:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800a624:	2200      	movs	r2, #0
 800a626:	2300      	movs	r3, #0
 800a628:	f7f6 fa86 	bl	8000b38 <__aeabi_dcmpeq>
 800a62c:	2800      	cmp	r0, #0
 800a62e:	d034      	beq.n	800a69a <_printf_float+0x276>
 800a630:	4a37      	ldr	r2, [pc, #220]	; (800a710 <_printf_float+0x2ec>)
 800a632:	2301      	movs	r3, #1
 800a634:	4631      	mov	r1, r6
 800a636:	4628      	mov	r0, r5
 800a638:	47b8      	blx	r7
 800a63a:	3001      	adds	r0, #1
 800a63c:	f43f af51 	beq.w	800a4e2 <_printf_float+0xbe>
 800a640:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800a644:	429a      	cmp	r2, r3
 800a646:	db02      	blt.n	800a64e <_printf_float+0x22a>
 800a648:	6823      	ldr	r3, [r4, #0]
 800a64a:	07d8      	lsls	r0, r3, #31
 800a64c:	d510      	bpl.n	800a670 <_printf_float+0x24c>
 800a64e:	ee18 3a10 	vmov	r3, s16
 800a652:	4652      	mov	r2, sl
 800a654:	4631      	mov	r1, r6
 800a656:	4628      	mov	r0, r5
 800a658:	47b8      	blx	r7
 800a65a:	3001      	adds	r0, #1
 800a65c:	f43f af41 	beq.w	800a4e2 <_printf_float+0xbe>
 800a660:	f04f 0800 	mov.w	r8, #0
 800a664:	f104 091a 	add.w	r9, r4, #26
 800a668:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a66a:	3b01      	subs	r3, #1
 800a66c:	4543      	cmp	r3, r8
 800a66e:	dc09      	bgt.n	800a684 <_printf_float+0x260>
 800a670:	6823      	ldr	r3, [r4, #0]
 800a672:	079b      	lsls	r3, r3, #30
 800a674:	f100 8107 	bmi.w	800a886 <_printf_float+0x462>
 800a678:	68e0      	ldr	r0, [r4, #12]
 800a67a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a67c:	4298      	cmp	r0, r3
 800a67e:	bfb8      	it	lt
 800a680:	4618      	movlt	r0, r3
 800a682:	e730      	b.n	800a4e6 <_printf_float+0xc2>
 800a684:	2301      	movs	r3, #1
 800a686:	464a      	mov	r2, r9
 800a688:	4631      	mov	r1, r6
 800a68a:	4628      	mov	r0, r5
 800a68c:	47b8      	blx	r7
 800a68e:	3001      	adds	r0, #1
 800a690:	f43f af27 	beq.w	800a4e2 <_printf_float+0xbe>
 800a694:	f108 0801 	add.w	r8, r8, #1
 800a698:	e7e6      	b.n	800a668 <_printf_float+0x244>
 800a69a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a69c:	2b00      	cmp	r3, #0
 800a69e:	dc39      	bgt.n	800a714 <_printf_float+0x2f0>
 800a6a0:	4a1b      	ldr	r2, [pc, #108]	; (800a710 <_printf_float+0x2ec>)
 800a6a2:	2301      	movs	r3, #1
 800a6a4:	4631      	mov	r1, r6
 800a6a6:	4628      	mov	r0, r5
 800a6a8:	47b8      	blx	r7
 800a6aa:	3001      	adds	r0, #1
 800a6ac:	f43f af19 	beq.w	800a4e2 <_printf_float+0xbe>
 800a6b0:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 800a6b4:	4313      	orrs	r3, r2
 800a6b6:	d102      	bne.n	800a6be <_printf_float+0x29a>
 800a6b8:	6823      	ldr	r3, [r4, #0]
 800a6ba:	07d9      	lsls	r1, r3, #31
 800a6bc:	d5d8      	bpl.n	800a670 <_printf_float+0x24c>
 800a6be:	ee18 3a10 	vmov	r3, s16
 800a6c2:	4652      	mov	r2, sl
 800a6c4:	4631      	mov	r1, r6
 800a6c6:	4628      	mov	r0, r5
 800a6c8:	47b8      	blx	r7
 800a6ca:	3001      	adds	r0, #1
 800a6cc:	f43f af09 	beq.w	800a4e2 <_printf_float+0xbe>
 800a6d0:	f04f 0900 	mov.w	r9, #0
 800a6d4:	f104 0a1a 	add.w	sl, r4, #26
 800a6d8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a6da:	425b      	negs	r3, r3
 800a6dc:	454b      	cmp	r3, r9
 800a6de:	dc01      	bgt.n	800a6e4 <_printf_float+0x2c0>
 800a6e0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a6e2:	e792      	b.n	800a60a <_printf_float+0x1e6>
 800a6e4:	2301      	movs	r3, #1
 800a6e6:	4652      	mov	r2, sl
 800a6e8:	4631      	mov	r1, r6
 800a6ea:	4628      	mov	r0, r5
 800a6ec:	47b8      	blx	r7
 800a6ee:	3001      	adds	r0, #1
 800a6f0:	f43f aef7 	beq.w	800a4e2 <_printf_float+0xbe>
 800a6f4:	f109 0901 	add.w	r9, r9, #1
 800a6f8:	e7ee      	b.n	800a6d8 <_printf_float+0x2b4>
 800a6fa:	bf00      	nop
 800a6fc:	7fefffff 	.word	0x7fefffff
 800a700:	0800d2dd 	.word	0x0800d2dd
 800a704:	0800d2e1 	.word	0x0800d2e1
 800a708:	0800d2e5 	.word	0x0800d2e5
 800a70c:	0800d2e9 	.word	0x0800d2e9
 800a710:	0800d2ed 	.word	0x0800d2ed
 800a714:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800a716:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800a718:	429a      	cmp	r2, r3
 800a71a:	bfa8      	it	ge
 800a71c:	461a      	movge	r2, r3
 800a71e:	2a00      	cmp	r2, #0
 800a720:	4691      	mov	r9, r2
 800a722:	dc37      	bgt.n	800a794 <_printf_float+0x370>
 800a724:	f04f 0b00 	mov.w	fp, #0
 800a728:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800a72c:	f104 021a 	add.w	r2, r4, #26
 800a730:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800a732:	9305      	str	r3, [sp, #20]
 800a734:	eba3 0309 	sub.w	r3, r3, r9
 800a738:	455b      	cmp	r3, fp
 800a73a:	dc33      	bgt.n	800a7a4 <_printf_float+0x380>
 800a73c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800a740:	429a      	cmp	r2, r3
 800a742:	db3b      	blt.n	800a7bc <_printf_float+0x398>
 800a744:	6823      	ldr	r3, [r4, #0]
 800a746:	07da      	lsls	r2, r3, #31
 800a748:	d438      	bmi.n	800a7bc <_printf_float+0x398>
 800a74a:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 800a74e:	eba2 0903 	sub.w	r9, r2, r3
 800a752:	9b05      	ldr	r3, [sp, #20]
 800a754:	1ad2      	subs	r2, r2, r3
 800a756:	4591      	cmp	r9, r2
 800a758:	bfa8      	it	ge
 800a75a:	4691      	movge	r9, r2
 800a75c:	f1b9 0f00 	cmp.w	r9, #0
 800a760:	dc35      	bgt.n	800a7ce <_printf_float+0x3aa>
 800a762:	f04f 0800 	mov.w	r8, #0
 800a766:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800a76a:	f104 0a1a 	add.w	sl, r4, #26
 800a76e:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800a772:	1a9b      	subs	r3, r3, r2
 800a774:	eba3 0309 	sub.w	r3, r3, r9
 800a778:	4543      	cmp	r3, r8
 800a77a:	f77f af79 	ble.w	800a670 <_printf_float+0x24c>
 800a77e:	2301      	movs	r3, #1
 800a780:	4652      	mov	r2, sl
 800a782:	4631      	mov	r1, r6
 800a784:	4628      	mov	r0, r5
 800a786:	47b8      	blx	r7
 800a788:	3001      	adds	r0, #1
 800a78a:	f43f aeaa 	beq.w	800a4e2 <_printf_float+0xbe>
 800a78e:	f108 0801 	add.w	r8, r8, #1
 800a792:	e7ec      	b.n	800a76e <_printf_float+0x34a>
 800a794:	4613      	mov	r3, r2
 800a796:	4631      	mov	r1, r6
 800a798:	4642      	mov	r2, r8
 800a79a:	4628      	mov	r0, r5
 800a79c:	47b8      	blx	r7
 800a79e:	3001      	adds	r0, #1
 800a7a0:	d1c0      	bne.n	800a724 <_printf_float+0x300>
 800a7a2:	e69e      	b.n	800a4e2 <_printf_float+0xbe>
 800a7a4:	2301      	movs	r3, #1
 800a7a6:	4631      	mov	r1, r6
 800a7a8:	4628      	mov	r0, r5
 800a7aa:	9205      	str	r2, [sp, #20]
 800a7ac:	47b8      	blx	r7
 800a7ae:	3001      	adds	r0, #1
 800a7b0:	f43f ae97 	beq.w	800a4e2 <_printf_float+0xbe>
 800a7b4:	9a05      	ldr	r2, [sp, #20]
 800a7b6:	f10b 0b01 	add.w	fp, fp, #1
 800a7ba:	e7b9      	b.n	800a730 <_printf_float+0x30c>
 800a7bc:	ee18 3a10 	vmov	r3, s16
 800a7c0:	4652      	mov	r2, sl
 800a7c2:	4631      	mov	r1, r6
 800a7c4:	4628      	mov	r0, r5
 800a7c6:	47b8      	blx	r7
 800a7c8:	3001      	adds	r0, #1
 800a7ca:	d1be      	bne.n	800a74a <_printf_float+0x326>
 800a7cc:	e689      	b.n	800a4e2 <_printf_float+0xbe>
 800a7ce:	9a05      	ldr	r2, [sp, #20]
 800a7d0:	464b      	mov	r3, r9
 800a7d2:	4442      	add	r2, r8
 800a7d4:	4631      	mov	r1, r6
 800a7d6:	4628      	mov	r0, r5
 800a7d8:	47b8      	blx	r7
 800a7da:	3001      	adds	r0, #1
 800a7dc:	d1c1      	bne.n	800a762 <_printf_float+0x33e>
 800a7de:	e680      	b.n	800a4e2 <_printf_float+0xbe>
 800a7e0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800a7e2:	2a01      	cmp	r2, #1
 800a7e4:	dc01      	bgt.n	800a7ea <_printf_float+0x3c6>
 800a7e6:	07db      	lsls	r3, r3, #31
 800a7e8:	d53a      	bpl.n	800a860 <_printf_float+0x43c>
 800a7ea:	2301      	movs	r3, #1
 800a7ec:	4642      	mov	r2, r8
 800a7ee:	4631      	mov	r1, r6
 800a7f0:	4628      	mov	r0, r5
 800a7f2:	47b8      	blx	r7
 800a7f4:	3001      	adds	r0, #1
 800a7f6:	f43f ae74 	beq.w	800a4e2 <_printf_float+0xbe>
 800a7fa:	ee18 3a10 	vmov	r3, s16
 800a7fe:	4652      	mov	r2, sl
 800a800:	4631      	mov	r1, r6
 800a802:	4628      	mov	r0, r5
 800a804:	47b8      	blx	r7
 800a806:	3001      	adds	r0, #1
 800a808:	f43f ae6b 	beq.w	800a4e2 <_printf_float+0xbe>
 800a80c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800a810:	2200      	movs	r2, #0
 800a812:	2300      	movs	r3, #0
 800a814:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
 800a818:	f7f6 f98e 	bl	8000b38 <__aeabi_dcmpeq>
 800a81c:	b9d8      	cbnz	r0, 800a856 <_printf_float+0x432>
 800a81e:	f10a 33ff 	add.w	r3, sl, #4294967295
 800a822:	f108 0201 	add.w	r2, r8, #1
 800a826:	4631      	mov	r1, r6
 800a828:	4628      	mov	r0, r5
 800a82a:	47b8      	blx	r7
 800a82c:	3001      	adds	r0, #1
 800a82e:	d10e      	bne.n	800a84e <_printf_float+0x42a>
 800a830:	e657      	b.n	800a4e2 <_printf_float+0xbe>
 800a832:	2301      	movs	r3, #1
 800a834:	4652      	mov	r2, sl
 800a836:	4631      	mov	r1, r6
 800a838:	4628      	mov	r0, r5
 800a83a:	47b8      	blx	r7
 800a83c:	3001      	adds	r0, #1
 800a83e:	f43f ae50 	beq.w	800a4e2 <_printf_float+0xbe>
 800a842:	f108 0801 	add.w	r8, r8, #1
 800a846:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a848:	3b01      	subs	r3, #1
 800a84a:	4543      	cmp	r3, r8
 800a84c:	dcf1      	bgt.n	800a832 <_printf_float+0x40e>
 800a84e:	464b      	mov	r3, r9
 800a850:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800a854:	e6da      	b.n	800a60c <_printf_float+0x1e8>
 800a856:	f04f 0800 	mov.w	r8, #0
 800a85a:	f104 0a1a 	add.w	sl, r4, #26
 800a85e:	e7f2      	b.n	800a846 <_printf_float+0x422>
 800a860:	2301      	movs	r3, #1
 800a862:	4642      	mov	r2, r8
 800a864:	e7df      	b.n	800a826 <_printf_float+0x402>
 800a866:	2301      	movs	r3, #1
 800a868:	464a      	mov	r2, r9
 800a86a:	4631      	mov	r1, r6
 800a86c:	4628      	mov	r0, r5
 800a86e:	47b8      	blx	r7
 800a870:	3001      	adds	r0, #1
 800a872:	f43f ae36 	beq.w	800a4e2 <_printf_float+0xbe>
 800a876:	f108 0801 	add.w	r8, r8, #1
 800a87a:	68e3      	ldr	r3, [r4, #12]
 800a87c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800a87e:	1a5b      	subs	r3, r3, r1
 800a880:	4543      	cmp	r3, r8
 800a882:	dcf0      	bgt.n	800a866 <_printf_float+0x442>
 800a884:	e6f8      	b.n	800a678 <_printf_float+0x254>
 800a886:	f04f 0800 	mov.w	r8, #0
 800a88a:	f104 0919 	add.w	r9, r4, #25
 800a88e:	e7f4      	b.n	800a87a <_printf_float+0x456>

0800a890 <_printf_common>:
 800a890:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a894:	4616      	mov	r6, r2
 800a896:	4699      	mov	r9, r3
 800a898:	688a      	ldr	r2, [r1, #8]
 800a89a:	690b      	ldr	r3, [r1, #16]
 800a89c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800a8a0:	4293      	cmp	r3, r2
 800a8a2:	bfb8      	it	lt
 800a8a4:	4613      	movlt	r3, r2
 800a8a6:	6033      	str	r3, [r6, #0]
 800a8a8:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800a8ac:	4607      	mov	r7, r0
 800a8ae:	460c      	mov	r4, r1
 800a8b0:	b10a      	cbz	r2, 800a8b6 <_printf_common+0x26>
 800a8b2:	3301      	adds	r3, #1
 800a8b4:	6033      	str	r3, [r6, #0]
 800a8b6:	6823      	ldr	r3, [r4, #0]
 800a8b8:	0699      	lsls	r1, r3, #26
 800a8ba:	bf42      	ittt	mi
 800a8bc:	6833      	ldrmi	r3, [r6, #0]
 800a8be:	3302      	addmi	r3, #2
 800a8c0:	6033      	strmi	r3, [r6, #0]
 800a8c2:	6825      	ldr	r5, [r4, #0]
 800a8c4:	f015 0506 	ands.w	r5, r5, #6
 800a8c8:	d106      	bne.n	800a8d8 <_printf_common+0x48>
 800a8ca:	f104 0a19 	add.w	sl, r4, #25
 800a8ce:	68e3      	ldr	r3, [r4, #12]
 800a8d0:	6832      	ldr	r2, [r6, #0]
 800a8d2:	1a9b      	subs	r3, r3, r2
 800a8d4:	42ab      	cmp	r3, r5
 800a8d6:	dc26      	bgt.n	800a926 <_printf_common+0x96>
 800a8d8:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800a8dc:	1e13      	subs	r3, r2, #0
 800a8de:	6822      	ldr	r2, [r4, #0]
 800a8e0:	bf18      	it	ne
 800a8e2:	2301      	movne	r3, #1
 800a8e4:	0692      	lsls	r2, r2, #26
 800a8e6:	d42b      	bmi.n	800a940 <_printf_common+0xb0>
 800a8e8:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800a8ec:	4649      	mov	r1, r9
 800a8ee:	4638      	mov	r0, r7
 800a8f0:	47c0      	blx	r8
 800a8f2:	3001      	adds	r0, #1
 800a8f4:	d01e      	beq.n	800a934 <_printf_common+0xa4>
 800a8f6:	6823      	ldr	r3, [r4, #0]
 800a8f8:	6922      	ldr	r2, [r4, #16]
 800a8fa:	f003 0306 	and.w	r3, r3, #6
 800a8fe:	2b04      	cmp	r3, #4
 800a900:	bf02      	ittt	eq
 800a902:	68e5      	ldreq	r5, [r4, #12]
 800a904:	6833      	ldreq	r3, [r6, #0]
 800a906:	1aed      	subeq	r5, r5, r3
 800a908:	68a3      	ldr	r3, [r4, #8]
 800a90a:	bf0c      	ite	eq
 800a90c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800a910:	2500      	movne	r5, #0
 800a912:	4293      	cmp	r3, r2
 800a914:	bfc4      	itt	gt
 800a916:	1a9b      	subgt	r3, r3, r2
 800a918:	18ed      	addgt	r5, r5, r3
 800a91a:	2600      	movs	r6, #0
 800a91c:	341a      	adds	r4, #26
 800a91e:	42b5      	cmp	r5, r6
 800a920:	d11a      	bne.n	800a958 <_printf_common+0xc8>
 800a922:	2000      	movs	r0, #0
 800a924:	e008      	b.n	800a938 <_printf_common+0xa8>
 800a926:	2301      	movs	r3, #1
 800a928:	4652      	mov	r2, sl
 800a92a:	4649      	mov	r1, r9
 800a92c:	4638      	mov	r0, r7
 800a92e:	47c0      	blx	r8
 800a930:	3001      	adds	r0, #1
 800a932:	d103      	bne.n	800a93c <_printf_common+0xac>
 800a934:	f04f 30ff 	mov.w	r0, #4294967295
 800a938:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a93c:	3501      	adds	r5, #1
 800a93e:	e7c6      	b.n	800a8ce <_printf_common+0x3e>
 800a940:	18e1      	adds	r1, r4, r3
 800a942:	1c5a      	adds	r2, r3, #1
 800a944:	2030      	movs	r0, #48	; 0x30
 800a946:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800a94a:	4422      	add	r2, r4
 800a94c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800a950:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800a954:	3302      	adds	r3, #2
 800a956:	e7c7      	b.n	800a8e8 <_printf_common+0x58>
 800a958:	2301      	movs	r3, #1
 800a95a:	4622      	mov	r2, r4
 800a95c:	4649      	mov	r1, r9
 800a95e:	4638      	mov	r0, r7
 800a960:	47c0      	blx	r8
 800a962:	3001      	adds	r0, #1
 800a964:	d0e6      	beq.n	800a934 <_printf_common+0xa4>
 800a966:	3601      	adds	r6, #1
 800a968:	e7d9      	b.n	800a91e <_printf_common+0x8e>
	...

0800a96c <_printf_i>:
 800a96c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800a970:	7e0f      	ldrb	r7, [r1, #24]
 800a972:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800a974:	2f78      	cmp	r7, #120	; 0x78
 800a976:	4691      	mov	r9, r2
 800a978:	4680      	mov	r8, r0
 800a97a:	460c      	mov	r4, r1
 800a97c:	469a      	mov	sl, r3
 800a97e:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800a982:	d807      	bhi.n	800a994 <_printf_i+0x28>
 800a984:	2f62      	cmp	r7, #98	; 0x62
 800a986:	d80a      	bhi.n	800a99e <_printf_i+0x32>
 800a988:	2f00      	cmp	r7, #0
 800a98a:	f000 80d4 	beq.w	800ab36 <_printf_i+0x1ca>
 800a98e:	2f58      	cmp	r7, #88	; 0x58
 800a990:	f000 80c0 	beq.w	800ab14 <_printf_i+0x1a8>
 800a994:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800a998:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800a99c:	e03a      	b.n	800aa14 <_printf_i+0xa8>
 800a99e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800a9a2:	2b15      	cmp	r3, #21
 800a9a4:	d8f6      	bhi.n	800a994 <_printf_i+0x28>
 800a9a6:	a101      	add	r1, pc, #4	; (adr r1, 800a9ac <_printf_i+0x40>)
 800a9a8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800a9ac:	0800aa05 	.word	0x0800aa05
 800a9b0:	0800aa19 	.word	0x0800aa19
 800a9b4:	0800a995 	.word	0x0800a995
 800a9b8:	0800a995 	.word	0x0800a995
 800a9bc:	0800a995 	.word	0x0800a995
 800a9c0:	0800a995 	.word	0x0800a995
 800a9c4:	0800aa19 	.word	0x0800aa19
 800a9c8:	0800a995 	.word	0x0800a995
 800a9cc:	0800a995 	.word	0x0800a995
 800a9d0:	0800a995 	.word	0x0800a995
 800a9d4:	0800a995 	.word	0x0800a995
 800a9d8:	0800ab1d 	.word	0x0800ab1d
 800a9dc:	0800aa45 	.word	0x0800aa45
 800a9e0:	0800aad7 	.word	0x0800aad7
 800a9e4:	0800a995 	.word	0x0800a995
 800a9e8:	0800a995 	.word	0x0800a995
 800a9ec:	0800ab3f 	.word	0x0800ab3f
 800a9f0:	0800a995 	.word	0x0800a995
 800a9f4:	0800aa45 	.word	0x0800aa45
 800a9f8:	0800a995 	.word	0x0800a995
 800a9fc:	0800a995 	.word	0x0800a995
 800aa00:	0800aadf 	.word	0x0800aadf
 800aa04:	682b      	ldr	r3, [r5, #0]
 800aa06:	1d1a      	adds	r2, r3, #4
 800aa08:	681b      	ldr	r3, [r3, #0]
 800aa0a:	602a      	str	r2, [r5, #0]
 800aa0c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800aa10:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800aa14:	2301      	movs	r3, #1
 800aa16:	e09f      	b.n	800ab58 <_printf_i+0x1ec>
 800aa18:	6820      	ldr	r0, [r4, #0]
 800aa1a:	682b      	ldr	r3, [r5, #0]
 800aa1c:	0607      	lsls	r7, r0, #24
 800aa1e:	f103 0104 	add.w	r1, r3, #4
 800aa22:	6029      	str	r1, [r5, #0]
 800aa24:	d501      	bpl.n	800aa2a <_printf_i+0xbe>
 800aa26:	681e      	ldr	r6, [r3, #0]
 800aa28:	e003      	b.n	800aa32 <_printf_i+0xc6>
 800aa2a:	0646      	lsls	r6, r0, #25
 800aa2c:	d5fb      	bpl.n	800aa26 <_printf_i+0xba>
 800aa2e:	f9b3 6000 	ldrsh.w	r6, [r3]
 800aa32:	2e00      	cmp	r6, #0
 800aa34:	da03      	bge.n	800aa3e <_printf_i+0xd2>
 800aa36:	232d      	movs	r3, #45	; 0x2d
 800aa38:	4276      	negs	r6, r6
 800aa3a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800aa3e:	485a      	ldr	r0, [pc, #360]	; (800aba8 <_printf_i+0x23c>)
 800aa40:	230a      	movs	r3, #10
 800aa42:	e012      	b.n	800aa6a <_printf_i+0xfe>
 800aa44:	682b      	ldr	r3, [r5, #0]
 800aa46:	6820      	ldr	r0, [r4, #0]
 800aa48:	1d19      	adds	r1, r3, #4
 800aa4a:	6029      	str	r1, [r5, #0]
 800aa4c:	0605      	lsls	r5, r0, #24
 800aa4e:	d501      	bpl.n	800aa54 <_printf_i+0xe8>
 800aa50:	681e      	ldr	r6, [r3, #0]
 800aa52:	e002      	b.n	800aa5a <_printf_i+0xee>
 800aa54:	0641      	lsls	r1, r0, #25
 800aa56:	d5fb      	bpl.n	800aa50 <_printf_i+0xe4>
 800aa58:	881e      	ldrh	r6, [r3, #0]
 800aa5a:	4853      	ldr	r0, [pc, #332]	; (800aba8 <_printf_i+0x23c>)
 800aa5c:	2f6f      	cmp	r7, #111	; 0x6f
 800aa5e:	bf0c      	ite	eq
 800aa60:	2308      	moveq	r3, #8
 800aa62:	230a      	movne	r3, #10
 800aa64:	2100      	movs	r1, #0
 800aa66:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800aa6a:	6865      	ldr	r5, [r4, #4]
 800aa6c:	60a5      	str	r5, [r4, #8]
 800aa6e:	2d00      	cmp	r5, #0
 800aa70:	bfa2      	ittt	ge
 800aa72:	6821      	ldrge	r1, [r4, #0]
 800aa74:	f021 0104 	bicge.w	r1, r1, #4
 800aa78:	6021      	strge	r1, [r4, #0]
 800aa7a:	b90e      	cbnz	r6, 800aa80 <_printf_i+0x114>
 800aa7c:	2d00      	cmp	r5, #0
 800aa7e:	d04b      	beq.n	800ab18 <_printf_i+0x1ac>
 800aa80:	4615      	mov	r5, r2
 800aa82:	fbb6 f1f3 	udiv	r1, r6, r3
 800aa86:	fb03 6711 	mls	r7, r3, r1, r6
 800aa8a:	5dc7      	ldrb	r7, [r0, r7]
 800aa8c:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800aa90:	4637      	mov	r7, r6
 800aa92:	42bb      	cmp	r3, r7
 800aa94:	460e      	mov	r6, r1
 800aa96:	d9f4      	bls.n	800aa82 <_printf_i+0x116>
 800aa98:	2b08      	cmp	r3, #8
 800aa9a:	d10b      	bne.n	800aab4 <_printf_i+0x148>
 800aa9c:	6823      	ldr	r3, [r4, #0]
 800aa9e:	07de      	lsls	r6, r3, #31
 800aaa0:	d508      	bpl.n	800aab4 <_printf_i+0x148>
 800aaa2:	6923      	ldr	r3, [r4, #16]
 800aaa4:	6861      	ldr	r1, [r4, #4]
 800aaa6:	4299      	cmp	r1, r3
 800aaa8:	bfde      	ittt	le
 800aaaa:	2330      	movle	r3, #48	; 0x30
 800aaac:	f805 3c01 	strble.w	r3, [r5, #-1]
 800aab0:	f105 35ff 	addle.w	r5, r5, #4294967295
 800aab4:	1b52      	subs	r2, r2, r5
 800aab6:	6122      	str	r2, [r4, #16]
 800aab8:	f8cd a000 	str.w	sl, [sp]
 800aabc:	464b      	mov	r3, r9
 800aabe:	aa03      	add	r2, sp, #12
 800aac0:	4621      	mov	r1, r4
 800aac2:	4640      	mov	r0, r8
 800aac4:	f7ff fee4 	bl	800a890 <_printf_common>
 800aac8:	3001      	adds	r0, #1
 800aaca:	d14a      	bne.n	800ab62 <_printf_i+0x1f6>
 800aacc:	f04f 30ff 	mov.w	r0, #4294967295
 800aad0:	b004      	add	sp, #16
 800aad2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800aad6:	6823      	ldr	r3, [r4, #0]
 800aad8:	f043 0320 	orr.w	r3, r3, #32
 800aadc:	6023      	str	r3, [r4, #0]
 800aade:	4833      	ldr	r0, [pc, #204]	; (800abac <_printf_i+0x240>)
 800aae0:	2778      	movs	r7, #120	; 0x78
 800aae2:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800aae6:	6823      	ldr	r3, [r4, #0]
 800aae8:	6829      	ldr	r1, [r5, #0]
 800aaea:	061f      	lsls	r7, r3, #24
 800aaec:	f851 6b04 	ldr.w	r6, [r1], #4
 800aaf0:	d402      	bmi.n	800aaf8 <_printf_i+0x18c>
 800aaf2:	065f      	lsls	r7, r3, #25
 800aaf4:	bf48      	it	mi
 800aaf6:	b2b6      	uxthmi	r6, r6
 800aaf8:	07df      	lsls	r7, r3, #31
 800aafa:	bf48      	it	mi
 800aafc:	f043 0320 	orrmi.w	r3, r3, #32
 800ab00:	6029      	str	r1, [r5, #0]
 800ab02:	bf48      	it	mi
 800ab04:	6023      	strmi	r3, [r4, #0]
 800ab06:	b91e      	cbnz	r6, 800ab10 <_printf_i+0x1a4>
 800ab08:	6823      	ldr	r3, [r4, #0]
 800ab0a:	f023 0320 	bic.w	r3, r3, #32
 800ab0e:	6023      	str	r3, [r4, #0]
 800ab10:	2310      	movs	r3, #16
 800ab12:	e7a7      	b.n	800aa64 <_printf_i+0xf8>
 800ab14:	4824      	ldr	r0, [pc, #144]	; (800aba8 <_printf_i+0x23c>)
 800ab16:	e7e4      	b.n	800aae2 <_printf_i+0x176>
 800ab18:	4615      	mov	r5, r2
 800ab1a:	e7bd      	b.n	800aa98 <_printf_i+0x12c>
 800ab1c:	682b      	ldr	r3, [r5, #0]
 800ab1e:	6826      	ldr	r6, [r4, #0]
 800ab20:	6961      	ldr	r1, [r4, #20]
 800ab22:	1d18      	adds	r0, r3, #4
 800ab24:	6028      	str	r0, [r5, #0]
 800ab26:	0635      	lsls	r5, r6, #24
 800ab28:	681b      	ldr	r3, [r3, #0]
 800ab2a:	d501      	bpl.n	800ab30 <_printf_i+0x1c4>
 800ab2c:	6019      	str	r1, [r3, #0]
 800ab2e:	e002      	b.n	800ab36 <_printf_i+0x1ca>
 800ab30:	0670      	lsls	r0, r6, #25
 800ab32:	d5fb      	bpl.n	800ab2c <_printf_i+0x1c0>
 800ab34:	8019      	strh	r1, [r3, #0]
 800ab36:	2300      	movs	r3, #0
 800ab38:	6123      	str	r3, [r4, #16]
 800ab3a:	4615      	mov	r5, r2
 800ab3c:	e7bc      	b.n	800aab8 <_printf_i+0x14c>
 800ab3e:	682b      	ldr	r3, [r5, #0]
 800ab40:	1d1a      	adds	r2, r3, #4
 800ab42:	602a      	str	r2, [r5, #0]
 800ab44:	681d      	ldr	r5, [r3, #0]
 800ab46:	6862      	ldr	r2, [r4, #4]
 800ab48:	2100      	movs	r1, #0
 800ab4a:	4628      	mov	r0, r5
 800ab4c:	f7f5 fb78 	bl	8000240 <memchr>
 800ab50:	b108      	cbz	r0, 800ab56 <_printf_i+0x1ea>
 800ab52:	1b40      	subs	r0, r0, r5
 800ab54:	6060      	str	r0, [r4, #4]
 800ab56:	6863      	ldr	r3, [r4, #4]
 800ab58:	6123      	str	r3, [r4, #16]
 800ab5a:	2300      	movs	r3, #0
 800ab5c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800ab60:	e7aa      	b.n	800aab8 <_printf_i+0x14c>
 800ab62:	6923      	ldr	r3, [r4, #16]
 800ab64:	462a      	mov	r2, r5
 800ab66:	4649      	mov	r1, r9
 800ab68:	4640      	mov	r0, r8
 800ab6a:	47d0      	blx	sl
 800ab6c:	3001      	adds	r0, #1
 800ab6e:	d0ad      	beq.n	800aacc <_printf_i+0x160>
 800ab70:	6823      	ldr	r3, [r4, #0]
 800ab72:	079b      	lsls	r3, r3, #30
 800ab74:	d413      	bmi.n	800ab9e <_printf_i+0x232>
 800ab76:	68e0      	ldr	r0, [r4, #12]
 800ab78:	9b03      	ldr	r3, [sp, #12]
 800ab7a:	4298      	cmp	r0, r3
 800ab7c:	bfb8      	it	lt
 800ab7e:	4618      	movlt	r0, r3
 800ab80:	e7a6      	b.n	800aad0 <_printf_i+0x164>
 800ab82:	2301      	movs	r3, #1
 800ab84:	4632      	mov	r2, r6
 800ab86:	4649      	mov	r1, r9
 800ab88:	4640      	mov	r0, r8
 800ab8a:	47d0      	blx	sl
 800ab8c:	3001      	adds	r0, #1
 800ab8e:	d09d      	beq.n	800aacc <_printf_i+0x160>
 800ab90:	3501      	adds	r5, #1
 800ab92:	68e3      	ldr	r3, [r4, #12]
 800ab94:	9903      	ldr	r1, [sp, #12]
 800ab96:	1a5b      	subs	r3, r3, r1
 800ab98:	42ab      	cmp	r3, r5
 800ab9a:	dcf2      	bgt.n	800ab82 <_printf_i+0x216>
 800ab9c:	e7eb      	b.n	800ab76 <_printf_i+0x20a>
 800ab9e:	2500      	movs	r5, #0
 800aba0:	f104 0619 	add.w	r6, r4, #25
 800aba4:	e7f5      	b.n	800ab92 <_printf_i+0x226>
 800aba6:	bf00      	nop
 800aba8:	0800d2ef 	.word	0x0800d2ef
 800abac:	0800d300 	.word	0x0800d300

0800abb0 <std>:
 800abb0:	2300      	movs	r3, #0
 800abb2:	b510      	push	{r4, lr}
 800abb4:	4604      	mov	r4, r0
 800abb6:	e9c0 3300 	strd	r3, r3, [r0]
 800abba:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800abbe:	6083      	str	r3, [r0, #8]
 800abc0:	8181      	strh	r1, [r0, #12]
 800abc2:	6643      	str	r3, [r0, #100]	; 0x64
 800abc4:	81c2      	strh	r2, [r0, #14]
 800abc6:	6183      	str	r3, [r0, #24]
 800abc8:	4619      	mov	r1, r3
 800abca:	2208      	movs	r2, #8
 800abcc:	305c      	adds	r0, #92	; 0x5c
 800abce:	f000 f936 	bl	800ae3e <memset>
 800abd2:	4b05      	ldr	r3, [pc, #20]	; (800abe8 <std+0x38>)
 800abd4:	6263      	str	r3, [r4, #36]	; 0x24
 800abd6:	4b05      	ldr	r3, [pc, #20]	; (800abec <std+0x3c>)
 800abd8:	62a3      	str	r3, [r4, #40]	; 0x28
 800abda:	4b05      	ldr	r3, [pc, #20]	; (800abf0 <std+0x40>)
 800abdc:	62e3      	str	r3, [r4, #44]	; 0x2c
 800abde:	4b05      	ldr	r3, [pc, #20]	; (800abf4 <std+0x44>)
 800abe0:	6224      	str	r4, [r4, #32]
 800abe2:	6323      	str	r3, [r4, #48]	; 0x30
 800abe4:	bd10      	pop	{r4, pc}
 800abe6:	bf00      	nop
 800abe8:	0800adb9 	.word	0x0800adb9
 800abec:	0800addb 	.word	0x0800addb
 800abf0:	0800ae13 	.word	0x0800ae13
 800abf4:	0800ae37 	.word	0x0800ae37

0800abf8 <stdio_exit_handler>:
 800abf8:	4a02      	ldr	r2, [pc, #8]	; (800ac04 <stdio_exit_handler+0xc>)
 800abfa:	4903      	ldr	r1, [pc, #12]	; (800ac08 <stdio_exit_handler+0x10>)
 800abfc:	4803      	ldr	r0, [pc, #12]	; (800ac0c <stdio_exit_handler+0x14>)
 800abfe:	f000 b869 	b.w	800acd4 <_fwalk_sglue>
 800ac02:	bf00      	nop
 800ac04:	200000e0 	.word	0x200000e0
 800ac08:	0800c9d9 	.word	0x0800c9d9
 800ac0c:	200000ec 	.word	0x200000ec

0800ac10 <cleanup_stdio>:
 800ac10:	6841      	ldr	r1, [r0, #4]
 800ac12:	4b0c      	ldr	r3, [pc, #48]	; (800ac44 <cleanup_stdio+0x34>)
 800ac14:	4299      	cmp	r1, r3
 800ac16:	b510      	push	{r4, lr}
 800ac18:	4604      	mov	r4, r0
 800ac1a:	d001      	beq.n	800ac20 <cleanup_stdio+0x10>
 800ac1c:	f001 fedc 	bl	800c9d8 <_fflush_r>
 800ac20:	68a1      	ldr	r1, [r4, #8]
 800ac22:	4b09      	ldr	r3, [pc, #36]	; (800ac48 <cleanup_stdio+0x38>)
 800ac24:	4299      	cmp	r1, r3
 800ac26:	d002      	beq.n	800ac2e <cleanup_stdio+0x1e>
 800ac28:	4620      	mov	r0, r4
 800ac2a:	f001 fed5 	bl	800c9d8 <_fflush_r>
 800ac2e:	68e1      	ldr	r1, [r4, #12]
 800ac30:	4b06      	ldr	r3, [pc, #24]	; (800ac4c <cleanup_stdio+0x3c>)
 800ac32:	4299      	cmp	r1, r3
 800ac34:	d004      	beq.n	800ac40 <cleanup_stdio+0x30>
 800ac36:	4620      	mov	r0, r4
 800ac38:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ac3c:	f001 becc 	b.w	800c9d8 <_fflush_r>
 800ac40:	bd10      	pop	{r4, pc}
 800ac42:	bf00      	nop
 800ac44:	20000718 	.word	0x20000718
 800ac48:	20000780 	.word	0x20000780
 800ac4c:	200007e8 	.word	0x200007e8

0800ac50 <global_stdio_init.part.0>:
 800ac50:	b510      	push	{r4, lr}
 800ac52:	4b0b      	ldr	r3, [pc, #44]	; (800ac80 <global_stdio_init.part.0+0x30>)
 800ac54:	4c0b      	ldr	r4, [pc, #44]	; (800ac84 <global_stdio_init.part.0+0x34>)
 800ac56:	4a0c      	ldr	r2, [pc, #48]	; (800ac88 <global_stdio_init.part.0+0x38>)
 800ac58:	601a      	str	r2, [r3, #0]
 800ac5a:	4620      	mov	r0, r4
 800ac5c:	2200      	movs	r2, #0
 800ac5e:	2104      	movs	r1, #4
 800ac60:	f7ff ffa6 	bl	800abb0 <std>
 800ac64:	f104 0068 	add.w	r0, r4, #104	; 0x68
 800ac68:	2201      	movs	r2, #1
 800ac6a:	2109      	movs	r1, #9
 800ac6c:	f7ff ffa0 	bl	800abb0 <std>
 800ac70:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 800ac74:	2202      	movs	r2, #2
 800ac76:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ac7a:	2112      	movs	r1, #18
 800ac7c:	f7ff bf98 	b.w	800abb0 <std>
 800ac80:	20000850 	.word	0x20000850
 800ac84:	20000718 	.word	0x20000718
 800ac88:	0800abf9 	.word	0x0800abf9

0800ac8c <__sfp_lock_acquire>:
 800ac8c:	4801      	ldr	r0, [pc, #4]	; (800ac94 <__sfp_lock_acquire+0x8>)
 800ac8e:	f000 b9af 	b.w	800aff0 <__retarget_lock_acquire_recursive>
 800ac92:	bf00      	nop
 800ac94:	20000859 	.word	0x20000859

0800ac98 <__sfp_lock_release>:
 800ac98:	4801      	ldr	r0, [pc, #4]	; (800aca0 <__sfp_lock_release+0x8>)
 800ac9a:	f000 b9aa 	b.w	800aff2 <__retarget_lock_release_recursive>
 800ac9e:	bf00      	nop
 800aca0:	20000859 	.word	0x20000859

0800aca4 <__sinit>:
 800aca4:	b510      	push	{r4, lr}
 800aca6:	4604      	mov	r4, r0
 800aca8:	f7ff fff0 	bl	800ac8c <__sfp_lock_acquire>
 800acac:	6a23      	ldr	r3, [r4, #32]
 800acae:	b11b      	cbz	r3, 800acb8 <__sinit+0x14>
 800acb0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800acb4:	f7ff bff0 	b.w	800ac98 <__sfp_lock_release>
 800acb8:	4b04      	ldr	r3, [pc, #16]	; (800accc <__sinit+0x28>)
 800acba:	6223      	str	r3, [r4, #32]
 800acbc:	4b04      	ldr	r3, [pc, #16]	; (800acd0 <__sinit+0x2c>)
 800acbe:	681b      	ldr	r3, [r3, #0]
 800acc0:	2b00      	cmp	r3, #0
 800acc2:	d1f5      	bne.n	800acb0 <__sinit+0xc>
 800acc4:	f7ff ffc4 	bl	800ac50 <global_stdio_init.part.0>
 800acc8:	e7f2      	b.n	800acb0 <__sinit+0xc>
 800acca:	bf00      	nop
 800accc:	0800ac11 	.word	0x0800ac11
 800acd0:	20000850 	.word	0x20000850

0800acd4 <_fwalk_sglue>:
 800acd4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800acd8:	4607      	mov	r7, r0
 800acda:	4688      	mov	r8, r1
 800acdc:	4614      	mov	r4, r2
 800acde:	2600      	movs	r6, #0
 800ace0:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800ace4:	f1b9 0901 	subs.w	r9, r9, #1
 800ace8:	d505      	bpl.n	800acf6 <_fwalk_sglue+0x22>
 800acea:	6824      	ldr	r4, [r4, #0]
 800acec:	2c00      	cmp	r4, #0
 800acee:	d1f7      	bne.n	800ace0 <_fwalk_sglue+0xc>
 800acf0:	4630      	mov	r0, r6
 800acf2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800acf6:	89ab      	ldrh	r3, [r5, #12]
 800acf8:	2b01      	cmp	r3, #1
 800acfa:	d907      	bls.n	800ad0c <_fwalk_sglue+0x38>
 800acfc:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800ad00:	3301      	adds	r3, #1
 800ad02:	d003      	beq.n	800ad0c <_fwalk_sglue+0x38>
 800ad04:	4629      	mov	r1, r5
 800ad06:	4638      	mov	r0, r7
 800ad08:	47c0      	blx	r8
 800ad0a:	4306      	orrs	r6, r0
 800ad0c:	3568      	adds	r5, #104	; 0x68
 800ad0e:	e7e9      	b.n	800ace4 <_fwalk_sglue+0x10>

0800ad10 <sniprintf>:
 800ad10:	b40c      	push	{r2, r3}
 800ad12:	b530      	push	{r4, r5, lr}
 800ad14:	4b17      	ldr	r3, [pc, #92]	; (800ad74 <sniprintf+0x64>)
 800ad16:	1e0c      	subs	r4, r1, #0
 800ad18:	681d      	ldr	r5, [r3, #0]
 800ad1a:	b09d      	sub	sp, #116	; 0x74
 800ad1c:	da08      	bge.n	800ad30 <sniprintf+0x20>
 800ad1e:	238b      	movs	r3, #139	; 0x8b
 800ad20:	602b      	str	r3, [r5, #0]
 800ad22:	f04f 30ff 	mov.w	r0, #4294967295
 800ad26:	b01d      	add	sp, #116	; 0x74
 800ad28:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800ad2c:	b002      	add	sp, #8
 800ad2e:	4770      	bx	lr
 800ad30:	f44f 7302 	mov.w	r3, #520	; 0x208
 800ad34:	f8ad 3014 	strh.w	r3, [sp, #20]
 800ad38:	bf14      	ite	ne
 800ad3a:	f104 33ff 	addne.w	r3, r4, #4294967295
 800ad3e:	4623      	moveq	r3, r4
 800ad40:	9304      	str	r3, [sp, #16]
 800ad42:	9307      	str	r3, [sp, #28]
 800ad44:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800ad48:	9002      	str	r0, [sp, #8]
 800ad4a:	9006      	str	r0, [sp, #24]
 800ad4c:	f8ad 3016 	strh.w	r3, [sp, #22]
 800ad50:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800ad52:	ab21      	add	r3, sp, #132	; 0x84
 800ad54:	a902      	add	r1, sp, #8
 800ad56:	4628      	mov	r0, r5
 800ad58:	9301      	str	r3, [sp, #4]
 800ad5a:	f001 fcb9 	bl	800c6d0 <_svfiprintf_r>
 800ad5e:	1c43      	adds	r3, r0, #1
 800ad60:	bfbc      	itt	lt
 800ad62:	238b      	movlt	r3, #139	; 0x8b
 800ad64:	602b      	strlt	r3, [r5, #0]
 800ad66:	2c00      	cmp	r4, #0
 800ad68:	d0dd      	beq.n	800ad26 <sniprintf+0x16>
 800ad6a:	9b02      	ldr	r3, [sp, #8]
 800ad6c:	2200      	movs	r2, #0
 800ad6e:	701a      	strb	r2, [r3, #0]
 800ad70:	e7d9      	b.n	800ad26 <sniprintf+0x16>
 800ad72:	bf00      	nop
 800ad74:	20000138 	.word	0x20000138

0800ad78 <siprintf>:
 800ad78:	b40e      	push	{r1, r2, r3}
 800ad7a:	b500      	push	{lr}
 800ad7c:	b09c      	sub	sp, #112	; 0x70
 800ad7e:	ab1d      	add	r3, sp, #116	; 0x74
 800ad80:	9002      	str	r0, [sp, #8]
 800ad82:	9006      	str	r0, [sp, #24]
 800ad84:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800ad88:	4809      	ldr	r0, [pc, #36]	; (800adb0 <siprintf+0x38>)
 800ad8a:	9107      	str	r1, [sp, #28]
 800ad8c:	9104      	str	r1, [sp, #16]
 800ad8e:	4909      	ldr	r1, [pc, #36]	; (800adb4 <siprintf+0x3c>)
 800ad90:	f853 2b04 	ldr.w	r2, [r3], #4
 800ad94:	9105      	str	r1, [sp, #20]
 800ad96:	6800      	ldr	r0, [r0, #0]
 800ad98:	9301      	str	r3, [sp, #4]
 800ad9a:	a902      	add	r1, sp, #8
 800ad9c:	f001 fc98 	bl	800c6d0 <_svfiprintf_r>
 800ada0:	9b02      	ldr	r3, [sp, #8]
 800ada2:	2200      	movs	r2, #0
 800ada4:	701a      	strb	r2, [r3, #0]
 800ada6:	b01c      	add	sp, #112	; 0x70
 800ada8:	f85d eb04 	ldr.w	lr, [sp], #4
 800adac:	b003      	add	sp, #12
 800adae:	4770      	bx	lr
 800adb0:	20000138 	.word	0x20000138
 800adb4:	ffff0208 	.word	0xffff0208

0800adb8 <__sread>:
 800adb8:	b510      	push	{r4, lr}
 800adba:	460c      	mov	r4, r1
 800adbc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800adc0:	f000 f8c8 	bl	800af54 <_read_r>
 800adc4:	2800      	cmp	r0, #0
 800adc6:	bfab      	itete	ge
 800adc8:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800adca:	89a3      	ldrhlt	r3, [r4, #12]
 800adcc:	181b      	addge	r3, r3, r0
 800adce:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800add2:	bfac      	ite	ge
 800add4:	6563      	strge	r3, [r4, #84]	; 0x54
 800add6:	81a3      	strhlt	r3, [r4, #12]
 800add8:	bd10      	pop	{r4, pc}

0800adda <__swrite>:
 800adda:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800adde:	461f      	mov	r7, r3
 800ade0:	898b      	ldrh	r3, [r1, #12]
 800ade2:	05db      	lsls	r3, r3, #23
 800ade4:	4605      	mov	r5, r0
 800ade6:	460c      	mov	r4, r1
 800ade8:	4616      	mov	r6, r2
 800adea:	d505      	bpl.n	800adf8 <__swrite+0x1e>
 800adec:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800adf0:	2302      	movs	r3, #2
 800adf2:	2200      	movs	r2, #0
 800adf4:	f000 f89c 	bl	800af30 <_lseek_r>
 800adf8:	89a3      	ldrh	r3, [r4, #12]
 800adfa:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800adfe:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800ae02:	81a3      	strh	r3, [r4, #12]
 800ae04:	4632      	mov	r2, r6
 800ae06:	463b      	mov	r3, r7
 800ae08:	4628      	mov	r0, r5
 800ae0a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800ae0e:	f000 b8b3 	b.w	800af78 <_write_r>

0800ae12 <__sseek>:
 800ae12:	b510      	push	{r4, lr}
 800ae14:	460c      	mov	r4, r1
 800ae16:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ae1a:	f000 f889 	bl	800af30 <_lseek_r>
 800ae1e:	1c43      	adds	r3, r0, #1
 800ae20:	89a3      	ldrh	r3, [r4, #12]
 800ae22:	bf15      	itete	ne
 800ae24:	6560      	strne	r0, [r4, #84]	; 0x54
 800ae26:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800ae2a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800ae2e:	81a3      	strheq	r3, [r4, #12]
 800ae30:	bf18      	it	ne
 800ae32:	81a3      	strhne	r3, [r4, #12]
 800ae34:	bd10      	pop	{r4, pc}

0800ae36 <__sclose>:
 800ae36:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ae3a:	f000 b869 	b.w	800af10 <_close_r>

0800ae3e <memset>:
 800ae3e:	4402      	add	r2, r0
 800ae40:	4603      	mov	r3, r0
 800ae42:	4293      	cmp	r3, r2
 800ae44:	d100      	bne.n	800ae48 <memset+0xa>
 800ae46:	4770      	bx	lr
 800ae48:	f803 1b01 	strb.w	r1, [r3], #1
 800ae4c:	e7f9      	b.n	800ae42 <memset+0x4>
	...

0800ae50 <strtok>:
 800ae50:	4b16      	ldr	r3, [pc, #88]	; (800aeac <strtok+0x5c>)
 800ae52:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800ae54:	681e      	ldr	r6, [r3, #0]
 800ae56:	6c74      	ldr	r4, [r6, #68]	; 0x44
 800ae58:	4605      	mov	r5, r0
 800ae5a:	b9fc      	cbnz	r4, 800ae9c <strtok+0x4c>
 800ae5c:	2050      	movs	r0, #80	; 0x50
 800ae5e:	9101      	str	r1, [sp, #4]
 800ae60:	f000 ffac 	bl	800bdbc <malloc>
 800ae64:	9901      	ldr	r1, [sp, #4]
 800ae66:	6470      	str	r0, [r6, #68]	; 0x44
 800ae68:	4602      	mov	r2, r0
 800ae6a:	b920      	cbnz	r0, 800ae76 <strtok+0x26>
 800ae6c:	4b10      	ldr	r3, [pc, #64]	; (800aeb0 <strtok+0x60>)
 800ae6e:	4811      	ldr	r0, [pc, #68]	; (800aeb4 <strtok+0x64>)
 800ae70:	215b      	movs	r1, #91	; 0x5b
 800ae72:	f000 f8bf 	bl	800aff4 <__assert_func>
 800ae76:	e9c0 4400 	strd	r4, r4, [r0]
 800ae7a:	e9c0 4402 	strd	r4, r4, [r0, #8]
 800ae7e:	e9c0 4404 	strd	r4, r4, [r0, #16]
 800ae82:	e9c0 440a 	strd	r4, r4, [r0, #40]	; 0x28
 800ae86:	e9c0 440c 	strd	r4, r4, [r0, #48]	; 0x30
 800ae8a:	e9c0 440e 	strd	r4, r4, [r0, #56]	; 0x38
 800ae8e:	e9c0 4410 	strd	r4, r4, [r0, #64]	; 0x40
 800ae92:	e9c0 4412 	strd	r4, r4, [r0, #72]	; 0x48
 800ae96:	6184      	str	r4, [r0, #24]
 800ae98:	7704      	strb	r4, [r0, #28]
 800ae9a:	6244      	str	r4, [r0, #36]	; 0x24
 800ae9c:	6c72      	ldr	r2, [r6, #68]	; 0x44
 800ae9e:	2301      	movs	r3, #1
 800aea0:	4628      	mov	r0, r5
 800aea2:	b002      	add	sp, #8
 800aea4:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800aea8:	f000 b806 	b.w	800aeb8 <__strtok_r>
 800aeac:	20000138 	.word	0x20000138
 800aeb0:	0800d311 	.word	0x0800d311
 800aeb4:	0800d328 	.word	0x0800d328

0800aeb8 <__strtok_r>:
 800aeb8:	b5f0      	push	{r4, r5, r6, r7, lr}
 800aeba:	b908      	cbnz	r0, 800aec0 <__strtok_r+0x8>
 800aebc:	6810      	ldr	r0, [r2, #0]
 800aebe:	b188      	cbz	r0, 800aee4 <__strtok_r+0x2c>
 800aec0:	4604      	mov	r4, r0
 800aec2:	4620      	mov	r0, r4
 800aec4:	f814 5b01 	ldrb.w	r5, [r4], #1
 800aec8:	460f      	mov	r7, r1
 800aeca:	f817 6b01 	ldrb.w	r6, [r7], #1
 800aece:	b91e      	cbnz	r6, 800aed8 <__strtok_r+0x20>
 800aed0:	b965      	cbnz	r5, 800aeec <__strtok_r+0x34>
 800aed2:	6015      	str	r5, [r2, #0]
 800aed4:	4628      	mov	r0, r5
 800aed6:	e005      	b.n	800aee4 <__strtok_r+0x2c>
 800aed8:	42b5      	cmp	r5, r6
 800aeda:	d1f6      	bne.n	800aeca <__strtok_r+0x12>
 800aedc:	2b00      	cmp	r3, #0
 800aede:	d1f0      	bne.n	800aec2 <__strtok_r+0xa>
 800aee0:	6014      	str	r4, [r2, #0]
 800aee2:	7003      	strb	r3, [r0, #0]
 800aee4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800aee6:	461c      	mov	r4, r3
 800aee8:	e00c      	b.n	800af04 <__strtok_r+0x4c>
 800aeea:	b915      	cbnz	r5, 800aef2 <__strtok_r+0x3a>
 800aeec:	f814 3b01 	ldrb.w	r3, [r4], #1
 800aef0:	460e      	mov	r6, r1
 800aef2:	f816 5b01 	ldrb.w	r5, [r6], #1
 800aef6:	42ab      	cmp	r3, r5
 800aef8:	d1f7      	bne.n	800aeea <__strtok_r+0x32>
 800aefa:	2b00      	cmp	r3, #0
 800aefc:	d0f3      	beq.n	800aee6 <__strtok_r+0x2e>
 800aefe:	2300      	movs	r3, #0
 800af00:	f804 3c01 	strb.w	r3, [r4, #-1]
 800af04:	6014      	str	r4, [r2, #0]
 800af06:	e7ed      	b.n	800aee4 <__strtok_r+0x2c>

0800af08 <_localeconv_r>:
 800af08:	4800      	ldr	r0, [pc, #0]	; (800af0c <_localeconv_r+0x4>)
 800af0a:	4770      	bx	lr
 800af0c:	2000022c 	.word	0x2000022c

0800af10 <_close_r>:
 800af10:	b538      	push	{r3, r4, r5, lr}
 800af12:	4d06      	ldr	r5, [pc, #24]	; (800af2c <_close_r+0x1c>)
 800af14:	2300      	movs	r3, #0
 800af16:	4604      	mov	r4, r0
 800af18:	4608      	mov	r0, r1
 800af1a:	602b      	str	r3, [r5, #0]
 800af1c:	f7f6 ffe3 	bl	8001ee6 <_close>
 800af20:	1c43      	adds	r3, r0, #1
 800af22:	d102      	bne.n	800af2a <_close_r+0x1a>
 800af24:	682b      	ldr	r3, [r5, #0]
 800af26:	b103      	cbz	r3, 800af2a <_close_r+0x1a>
 800af28:	6023      	str	r3, [r4, #0]
 800af2a:	bd38      	pop	{r3, r4, r5, pc}
 800af2c:	20000854 	.word	0x20000854

0800af30 <_lseek_r>:
 800af30:	b538      	push	{r3, r4, r5, lr}
 800af32:	4d07      	ldr	r5, [pc, #28]	; (800af50 <_lseek_r+0x20>)
 800af34:	4604      	mov	r4, r0
 800af36:	4608      	mov	r0, r1
 800af38:	4611      	mov	r1, r2
 800af3a:	2200      	movs	r2, #0
 800af3c:	602a      	str	r2, [r5, #0]
 800af3e:	461a      	mov	r2, r3
 800af40:	f7f6 fff8 	bl	8001f34 <_lseek>
 800af44:	1c43      	adds	r3, r0, #1
 800af46:	d102      	bne.n	800af4e <_lseek_r+0x1e>
 800af48:	682b      	ldr	r3, [r5, #0]
 800af4a:	b103      	cbz	r3, 800af4e <_lseek_r+0x1e>
 800af4c:	6023      	str	r3, [r4, #0]
 800af4e:	bd38      	pop	{r3, r4, r5, pc}
 800af50:	20000854 	.word	0x20000854

0800af54 <_read_r>:
 800af54:	b538      	push	{r3, r4, r5, lr}
 800af56:	4d07      	ldr	r5, [pc, #28]	; (800af74 <_read_r+0x20>)
 800af58:	4604      	mov	r4, r0
 800af5a:	4608      	mov	r0, r1
 800af5c:	4611      	mov	r1, r2
 800af5e:	2200      	movs	r2, #0
 800af60:	602a      	str	r2, [r5, #0]
 800af62:	461a      	mov	r2, r3
 800af64:	f7f6 ff86 	bl	8001e74 <_read>
 800af68:	1c43      	adds	r3, r0, #1
 800af6a:	d102      	bne.n	800af72 <_read_r+0x1e>
 800af6c:	682b      	ldr	r3, [r5, #0]
 800af6e:	b103      	cbz	r3, 800af72 <_read_r+0x1e>
 800af70:	6023      	str	r3, [r4, #0]
 800af72:	bd38      	pop	{r3, r4, r5, pc}
 800af74:	20000854 	.word	0x20000854

0800af78 <_write_r>:
 800af78:	b538      	push	{r3, r4, r5, lr}
 800af7a:	4d07      	ldr	r5, [pc, #28]	; (800af98 <_write_r+0x20>)
 800af7c:	4604      	mov	r4, r0
 800af7e:	4608      	mov	r0, r1
 800af80:	4611      	mov	r1, r2
 800af82:	2200      	movs	r2, #0
 800af84:	602a      	str	r2, [r5, #0]
 800af86:	461a      	mov	r2, r3
 800af88:	f7f6 ff91 	bl	8001eae <_write>
 800af8c:	1c43      	adds	r3, r0, #1
 800af8e:	d102      	bne.n	800af96 <_write_r+0x1e>
 800af90:	682b      	ldr	r3, [r5, #0]
 800af92:	b103      	cbz	r3, 800af96 <_write_r+0x1e>
 800af94:	6023      	str	r3, [r4, #0]
 800af96:	bd38      	pop	{r3, r4, r5, pc}
 800af98:	20000854 	.word	0x20000854

0800af9c <__errno>:
 800af9c:	4b01      	ldr	r3, [pc, #4]	; (800afa4 <__errno+0x8>)
 800af9e:	6818      	ldr	r0, [r3, #0]
 800afa0:	4770      	bx	lr
 800afa2:	bf00      	nop
 800afa4:	20000138 	.word	0x20000138

0800afa8 <__libc_init_array>:
 800afa8:	b570      	push	{r4, r5, r6, lr}
 800afaa:	4d0d      	ldr	r5, [pc, #52]	; (800afe0 <__libc_init_array+0x38>)
 800afac:	4c0d      	ldr	r4, [pc, #52]	; (800afe4 <__libc_init_array+0x3c>)
 800afae:	1b64      	subs	r4, r4, r5
 800afb0:	10a4      	asrs	r4, r4, #2
 800afb2:	2600      	movs	r6, #0
 800afb4:	42a6      	cmp	r6, r4
 800afb6:	d109      	bne.n	800afcc <__libc_init_array+0x24>
 800afb8:	4d0b      	ldr	r5, [pc, #44]	; (800afe8 <__libc_init_array+0x40>)
 800afba:	4c0c      	ldr	r4, [pc, #48]	; (800afec <__libc_init_array+0x44>)
 800afbc:	f002 f892 	bl	800d0e4 <_init>
 800afc0:	1b64      	subs	r4, r4, r5
 800afc2:	10a4      	asrs	r4, r4, #2
 800afc4:	2600      	movs	r6, #0
 800afc6:	42a6      	cmp	r6, r4
 800afc8:	d105      	bne.n	800afd6 <__libc_init_array+0x2e>
 800afca:	bd70      	pop	{r4, r5, r6, pc}
 800afcc:	f855 3b04 	ldr.w	r3, [r5], #4
 800afd0:	4798      	blx	r3
 800afd2:	3601      	adds	r6, #1
 800afd4:	e7ee      	b.n	800afb4 <__libc_init_array+0xc>
 800afd6:	f855 3b04 	ldr.w	r3, [r5], #4
 800afda:	4798      	blx	r3
 800afdc:	3601      	adds	r6, #1
 800afde:	e7f2      	b.n	800afc6 <__libc_init_array+0x1e>
 800afe0:	0800d5b0 	.word	0x0800d5b0
 800afe4:	0800d5b0 	.word	0x0800d5b0
 800afe8:	0800d5b0 	.word	0x0800d5b0
 800afec:	0800d5b4 	.word	0x0800d5b4

0800aff0 <__retarget_lock_acquire_recursive>:
 800aff0:	4770      	bx	lr

0800aff2 <__retarget_lock_release_recursive>:
 800aff2:	4770      	bx	lr

0800aff4 <__assert_func>:
 800aff4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800aff6:	4614      	mov	r4, r2
 800aff8:	461a      	mov	r2, r3
 800affa:	4b09      	ldr	r3, [pc, #36]	; (800b020 <__assert_func+0x2c>)
 800affc:	681b      	ldr	r3, [r3, #0]
 800affe:	4605      	mov	r5, r0
 800b000:	68d8      	ldr	r0, [r3, #12]
 800b002:	b14c      	cbz	r4, 800b018 <__assert_func+0x24>
 800b004:	4b07      	ldr	r3, [pc, #28]	; (800b024 <__assert_func+0x30>)
 800b006:	9100      	str	r1, [sp, #0]
 800b008:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800b00c:	4906      	ldr	r1, [pc, #24]	; (800b028 <__assert_func+0x34>)
 800b00e:	462b      	mov	r3, r5
 800b010:	f001 fd0a 	bl	800ca28 <fiprintf>
 800b014:	f001 fd52 	bl	800cabc <abort>
 800b018:	4b04      	ldr	r3, [pc, #16]	; (800b02c <__assert_func+0x38>)
 800b01a:	461c      	mov	r4, r3
 800b01c:	e7f3      	b.n	800b006 <__assert_func+0x12>
 800b01e:	bf00      	nop
 800b020:	20000138 	.word	0x20000138
 800b024:	0800d382 	.word	0x0800d382
 800b028:	0800d38f 	.word	0x0800d38f
 800b02c:	0800d3bd 	.word	0x0800d3bd

0800b030 <quorem>:
 800b030:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b034:	6903      	ldr	r3, [r0, #16]
 800b036:	690c      	ldr	r4, [r1, #16]
 800b038:	42a3      	cmp	r3, r4
 800b03a:	4607      	mov	r7, r0
 800b03c:	db7e      	blt.n	800b13c <quorem+0x10c>
 800b03e:	3c01      	subs	r4, #1
 800b040:	f101 0814 	add.w	r8, r1, #20
 800b044:	f100 0514 	add.w	r5, r0, #20
 800b048:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800b04c:	9301      	str	r3, [sp, #4]
 800b04e:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800b052:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800b056:	3301      	adds	r3, #1
 800b058:	429a      	cmp	r2, r3
 800b05a:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800b05e:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800b062:	fbb2 f6f3 	udiv	r6, r2, r3
 800b066:	d331      	bcc.n	800b0cc <quorem+0x9c>
 800b068:	f04f 0e00 	mov.w	lr, #0
 800b06c:	4640      	mov	r0, r8
 800b06e:	46ac      	mov	ip, r5
 800b070:	46f2      	mov	sl, lr
 800b072:	f850 2b04 	ldr.w	r2, [r0], #4
 800b076:	b293      	uxth	r3, r2
 800b078:	fb06 e303 	mla	r3, r6, r3, lr
 800b07c:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800b080:	0c1a      	lsrs	r2, r3, #16
 800b082:	b29b      	uxth	r3, r3
 800b084:	ebaa 0303 	sub.w	r3, sl, r3
 800b088:	f8dc a000 	ldr.w	sl, [ip]
 800b08c:	fa13 f38a 	uxtah	r3, r3, sl
 800b090:	fb06 220e 	mla	r2, r6, lr, r2
 800b094:	9300      	str	r3, [sp, #0]
 800b096:	9b00      	ldr	r3, [sp, #0]
 800b098:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800b09c:	b292      	uxth	r2, r2
 800b09e:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 800b0a2:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800b0a6:	f8bd 3000 	ldrh.w	r3, [sp]
 800b0aa:	4581      	cmp	r9, r0
 800b0ac:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800b0b0:	f84c 3b04 	str.w	r3, [ip], #4
 800b0b4:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800b0b8:	d2db      	bcs.n	800b072 <quorem+0x42>
 800b0ba:	f855 300b 	ldr.w	r3, [r5, fp]
 800b0be:	b92b      	cbnz	r3, 800b0cc <quorem+0x9c>
 800b0c0:	9b01      	ldr	r3, [sp, #4]
 800b0c2:	3b04      	subs	r3, #4
 800b0c4:	429d      	cmp	r5, r3
 800b0c6:	461a      	mov	r2, r3
 800b0c8:	d32c      	bcc.n	800b124 <quorem+0xf4>
 800b0ca:	613c      	str	r4, [r7, #16]
 800b0cc:	4638      	mov	r0, r7
 800b0ce:	f001 f9a5 	bl	800c41c <__mcmp>
 800b0d2:	2800      	cmp	r0, #0
 800b0d4:	db22      	blt.n	800b11c <quorem+0xec>
 800b0d6:	3601      	adds	r6, #1
 800b0d8:	4629      	mov	r1, r5
 800b0da:	2000      	movs	r0, #0
 800b0dc:	f858 2b04 	ldr.w	r2, [r8], #4
 800b0e0:	f8d1 c000 	ldr.w	ip, [r1]
 800b0e4:	b293      	uxth	r3, r2
 800b0e6:	1ac3      	subs	r3, r0, r3
 800b0e8:	0c12      	lsrs	r2, r2, #16
 800b0ea:	fa13 f38c 	uxtah	r3, r3, ip
 800b0ee:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 800b0f2:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800b0f6:	b29b      	uxth	r3, r3
 800b0f8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800b0fc:	45c1      	cmp	r9, r8
 800b0fe:	f841 3b04 	str.w	r3, [r1], #4
 800b102:	ea4f 4022 	mov.w	r0, r2, asr #16
 800b106:	d2e9      	bcs.n	800b0dc <quorem+0xac>
 800b108:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800b10c:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800b110:	b922      	cbnz	r2, 800b11c <quorem+0xec>
 800b112:	3b04      	subs	r3, #4
 800b114:	429d      	cmp	r5, r3
 800b116:	461a      	mov	r2, r3
 800b118:	d30a      	bcc.n	800b130 <quorem+0x100>
 800b11a:	613c      	str	r4, [r7, #16]
 800b11c:	4630      	mov	r0, r6
 800b11e:	b003      	add	sp, #12
 800b120:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b124:	6812      	ldr	r2, [r2, #0]
 800b126:	3b04      	subs	r3, #4
 800b128:	2a00      	cmp	r2, #0
 800b12a:	d1ce      	bne.n	800b0ca <quorem+0x9a>
 800b12c:	3c01      	subs	r4, #1
 800b12e:	e7c9      	b.n	800b0c4 <quorem+0x94>
 800b130:	6812      	ldr	r2, [r2, #0]
 800b132:	3b04      	subs	r3, #4
 800b134:	2a00      	cmp	r2, #0
 800b136:	d1f0      	bne.n	800b11a <quorem+0xea>
 800b138:	3c01      	subs	r4, #1
 800b13a:	e7eb      	b.n	800b114 <quorem+0xe4>
 800b13c:	2000      	movs	r0, #0
 800b13e:	e7ee      	b.n	800b11e <quorem+0xee>

0800b140 <_dtoa_r>:
 800b140:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b144:	ed2d 8b04 	vpush	{d8-d9}
 800b148:	69c5      	ldr	r5, [r0, #28]
 800b14a:	b093      	sub	sp, #76	; 0x4c
 800b14c:	ed8d 0b02 	vstr	d0, [sp, #8]
 800b150:	ec57 6b10 	vmov	r6, r7, d0
 800b154:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800b158:	9107      	str	r1, [sp, #28]
 800b15a:	4604      	mov	r4, r0
 800b15c:	920a      	str	r2, [sp, #40]	; 0x28
 800b15e:	930d      	str	r3, [sp, #52]	; 0x34
 800b160:	b975      	cbnz	r5, 800b180 <_dtoa_r+0x40>
 800b162:	2010      	movs	r0, #16
 800b164:	f000 fe2a 	bl	800bdbc <malloc>
 800b168:	4602      	mov	r2, r0
 800b16a:	61e0      	str	r0, [r4, #28]
 800b16c:	b920      	cbnz	r0, 800b178 <_dtoa_r+0x38>
 800b16e:	4bae      	ldr	r3, [pc, #696]	; (800b428 <_dtoa_r+0x2e8>)
 800b170:	21ef      	movs	r1, #239	; 0xef
 800b172:	48ae      	ldr	r0, [pc, #696]	; (800b42c <_dtoa_r+0x2ec>)
 800b174:	f7ff ff3e 	bl	800aff4 <__assert_func>
 800b178:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800b17c:	6005      	str	r5, [r0, #0]
 800b17e:	60c5      	str	r5, [r0, #12]
 800b180:	69e3      	ldr	r3, [r4, #28]
 800b182:	6819      	ldr	r1, [r3, #0]
 800b184:	b151      	cbz	r1, 800b19c <_dtoa_r+0x5c>
 800b186:	685a      	ldr	r2, [r3, #4]
 800b188:	604a      	str	r2, [r1, #4]
 800b18a:	2301      	movs	r3, #1
 800b18c:	4093      	lsls	r3, r2
 800b18e:	608b      	str	r3, [r1, #8]
 800b190:	4620      	mov	r0, r4
 800b192:	f000 ff07 	bl	800bfa4 <_Bfree>
 800b196:	69e3      	ldr	r3, [r4, #28]
 800b198:	2200      	movs	r2, #0
 800b19a:	601a      	str	r2, [r3, #0]
 800b19c:	1e3b      	subs	r3, r7, #0
 800b19e:	bfbb      	ittet	lt
 800b1a0:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800b1a4:	9303      	strlt	r3, [sp, #12]
 800b1a6:	2300      	movge	r3, #0
 800b1a8:	2201      	movlt	r2, #1
 800b1aa:	bfac      	ite	ge
 800b1ac:	f8c8 3000 	strge.w	r3, [r8]
 800b1b0:	f8c8 2000 	strlt.w	r2, [r8]
 800b1b4:	4b9e      	ldr	r3, [pc, #632]	; (800b430 <_dtoa_r+0x2f0>)
 800b1b6:	f8dd 800c 	ldr.w	r8, [sp, #12]
 800b1ba:	ea33 0308 	bics.w	r3, r3, r8
 800b1be:	d11b      	bne.n	800b1f8 <_dtoa_r+0xb8>
 800b1c0:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800b1c2:	f242 730f 	movw	r3, #9999	; 0x270f
 800b1c6:	6013      	str	r3, [r2, #0]
 800b1c8:	f3c8 0313 	ubfx	r3, r8, #0, #20
 800b1cc:	4333      	orrs	r3, r6
 800b1ce:	f000 8593 	beq.w	800bcf8 <_dtoa_r+0xbb8>
 800b1d2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800b1d4:	b963      	cbnz	r3, 800b1f0 <_dtoa_r+0xb0>
 800b1d6:	4b97      	ldr	r3, [pc, #604]	; (800b434 <_dtoa_r+0x2f4>)
 800b1d8:	e027      	b.n	800b22a <_dtoa_r+0xea>
 800b1da:	4b97      	ldr	r3, [pc, #604]	; (800b438 <_dtoa_r+0x2f8>)
 800b1dc:	9300      	str	r3, [sp, #0]
 800b1de:	3308      	adds	r3, #8
 800b1e0:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800b1e2:	6013      	str	r3, [r2, #0]
 800b1e4:	9800      	ldr	r0, [sp, #0]
 800b1e6:	b013      	add	sp, #76	; 0x4c
 800b1e8:	ecbd 8b04 	vpop	{d8-d9}
 800b1ec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b1f0:	4b90      	ldr	r3, [pc, #576]	; (800b434 <_dtoa_r+0x2f4>)
 800b1f2:	9300      	str	r3, [sp, #0]
 800b1f4:	3303      	adds	r3, #3
 800b1f6:	e7f3      	b.n	800b1e0 <_dtoa_r+0xa0>
 800b1f8:	ed9d 7b02 	vldr	d7, [sp, #8]
 800b1fc:	2200      	movs	r2, #0
 800b1fe:	ec51 0b17 	vmov	r0, r1, d7
 800b202:	eeb0 8a47 	vmov.f32	s16, s14
 800b206:	eef0 8a67 	vmov.f32	s17, s15
 800b20a:	2300      	movs	r3, #0
 800b20c:	f7f5 fc94 	bl	8000b38 <__aeabi_dcmpeq>
 800b210:	4681      	mov	r9, r0
 800b212:	b160      	cbz	r0, 800b22e <_dtoa_r+0xee>
 800b214:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800b216:	2301      	movs	r3, #1
 800b218:	6013      	str	r3, [r2, #0]
 800b21a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800b21c:	2b00      	cmp	r3, #0
 800b21e:	f000 8568 	beq.w	800bcf2 <_dtoa_r+0xbb2>
 800b222:	4b86      	ldr	r3, [pc, #536]	; (800b43c <_dtoa_r+0x2fc>)
 800b224:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800b226:	6013      	str	r3, [r2, #0]
 800b228:	3b01      	subs	r3, #1
 800b22a:	9300      	str	r3, [sp, #0]
 800b22c:	e7da      	b.n	800b1e4 <_dtoa_r+0xa4>
 800b22e:	aa10      	add	r2, sp, #64	; 0x40
 800b230:	a911      	add	r1, sp, #68	; 0x44
 800b232:	4620      	mov	r0, r4
 800b234:	eeb0 0a48 	vmov.f32	s0, s16
 800b238:	eef0 0a68 	vmov.f32	s1, s17
 800b23c:	f001 f994 	bl	800c568 <__d2b>
 800b240:	f3c8 550a 	ubfx	r5, r8, #20, #11
 800b244:	4682      	mov	sl, r0
 800b246:	2d00      	cmp	r5, #0
 800b248:	d07f      	beq.n	800b34a <_dtoa_r+0x20a>
 800b24a:	ee18 3a90 	vmov	r3, s17
 800b24e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800b252:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 800b256:	ec51 0b18 	vmov	r0, r1, d8
 800b25a:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800b25e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800b262:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 800b266:	4619      	mov	r1, r3
 800b268:	2200      	movs	r2, #0
 800b26a:	4b75      	ldr	r3, [pc, #468]	; (800b440 <_dtoa_r+0x300>)
 800b26c:	f7f5 f844 	bl	80002f8 <__aeabi_dsub>
 800b270:	a367      	add	r3, pc, #412	; (adr r3, 800b410 <_dtoa_r+0x2d0>)
 800b272:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b276:	f7f5 f9f7 	bl	8000668 <__aeabi_dmul>
 800b27a:	a367      	add	r3, pc, #412	; (adr r3, 800b418 <_dtoa_r+0x2d8>)
 800b27c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b280:	f7f5 f83c 	bl	80002fc <__adddf3>
 800b284:	4606      	mov	r6, r0
 800b286:	4628      	mov	r0, r5
 800b288:	460f      	mov	r7, r1
 800b28a:	f7f5 f983 	bl	8000594 <__aeabi_i2d>
 800b28e:	a364      	add	r3, pc, #400	; (adr r3, 800b420 <_dtoa_r+0x2e0>)
 800b290:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b294:	f7f5 f9e8 	bl	8000668 <__aeabi_dmul>
 800b298:	4602      	mov	r2, r0
 800b29a:	460b      	mov	r3, r1
 800b29c:	4630      	mov	r0, r6
 800b29e:	4639      	mov	r1, r7
 800b2a0:	f7f5 f82c 	bl	80002fc <__adddf3>
 800b2a4:	4606      	mov	r6, r0
 800b2a6:	460f      	mov	r7, r1
 800b2a8:	f7f5 fc8e 	bl	8000bc8 <__aeabi_d2iz>
 800b2ac:	2200      	movs	r2, #0
 800b2ae:	4683      	mov	fp, r0
 800b2b0:	2300      	movs	r3, #0
 800b2b2:	4630      	mov	r0, r6
 800b2b4:	4639      	mov	r1, r7
 800b2b6:	f7f5 fc49 	bl	8000b4c <__aeabi_dcmplt>
 800b2ba:	b148      	cbz	r0, 800b2d0 <_dtoa_r+0x190>
 800b2bc:	4658      	mov	r0, fp
 800b2be:	f7f5 f969 	bl	8000594 <__aeabi_i2d>
 800b2c2:	4632      	mov	r2, r6
 800b2c4:	463b      	mov	r3, r7
 800b2c6:	f7f5 fc37 	bl	8000b38 <__aeabi_dcmpeq>
 800b2ca:	b908      	cbnz	r0, 800b2d0 <_dtoa_r+0x190>
 800b2cc:	f10b 3bff 	add.w	fp, fp, #4294967295
 800b2d0:	f1bb 0f16 	cmp.w	fp, #22
 800b2d4:	d857      	bhi.n	800b386 <_dtoa_r+0x246>
 800b2d6:	4b5b      	ldr	r3, [pc, #364]	; (800b444 <_dtoa_r+0x304>)
 800b2d8:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800b2dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b2e0:	ec51 0b18 	vmov	r0, r1, d8
 800b2e4:	f7f5 fc32 	bl	8000b4c <__aeabi_dcmplt>
 800b2e8:	2800      	cmp	r0, #0
 800b2ea:	d04e      	beq.n	800b38a <_dtoa_r+0x24a>
 800b2ec:	f10b 3bff 	add.w	fp, fp, #4294967295
 800b2f0:	2300      	movs	r3, #0
 800b2f2:	930c      	str	r3, [sp, #48]	; 0x30
 800b2f4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800b2f6:	1b5b      	subs	r3, r3, r5
 800b2f8:	1e5a      	subs	r2, r3, #1
 800b2fa:	bf45      	ittet	mi
 800b2fc:	f1c3 0301 	rsbmi	r3, r3, #1
 800b300:	9305      	strmi	r3, [sp, #20]
 800b302:	2300      	movpl	r3, #0
 800b304:	2300      	movmi	r3, #0
 800b306:	9206      	str	r2, [sp, #24]
 800b308:	bf54      	ite	pl
 800b30a:	9305      	strpl	r3, [sp, #20]
 800b30c:	9306      	strmi	r3, [sp, #24]
 800b30e:	f1bb 0f00 	cmp.w	fp, #0
 800b312:	db3c      	blt.n	800b38e <_dtoa_r+0x24e>
 800b314:	9b06      	ldr	r3, [sp, #24]
 800b316:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 800b31a:	445b      	add	r3, fp
 800b31c:	9306      	str	r3, [sp, #24]
 800b31e:	2300      	movs	r3, #0
 800b320:	9308      	str	r3, [sp, #32]
 800b322:	9b07      	ldr	r3, [sp, #28]
 800b324:	2b09      	cmp	r3, #9
 800b326:	d868      	bhi.n	800b3fa <_dtoa_r+0x2ba>
 800b328:	2b05      	cmp	r3, #5
 800b32a:	bfc4      	itt	gt
 800b32c:	3b04      	subgt	r3, #4
 800b32e:	9307      	strgt	r3, [sp, #28]
 800b330:	9b07      	ldr	r3, [sp, #28]
 800b332:	f1a3 0302 	sub.w	r3, r3, #2
 800b336:	bfcc      	ite	gt
 800b338:	2500      	movgt	r5, #0
 800b33a:	2501      	movle	r5, #1
 800b33c:	2b03      	cmp	r3, #3
 800b33e:	f200 8085 	bhi.w	800b44c <_dtoa_r+0x30c>
 800b342:	e8df f003 	tbb	[pc, r3]
 800b346:	3b2e      	.short	0x3b2e
 800b348:	5839      	.short	0x5839
 800b34a:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 800b34e:	441d      	add	r5, r3
 800b350:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800b354:	2b20      	cmp	r3, #32
 800b356:	bfc1      	itttt	gt
 800b358:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800b35c:	fa08 f803 	lslgt.w	r8, r8, r3
 800b360:	f205 4312 	addwgt	r3, r5, #1042	; 0x412
 800b364:	fa26 f303 	lsrgt.w	r3, r6, r3
 800b368:	bfd6      	itet	le
 800b36a:	f1c3 0320 	rsble	r3, r3, #32
 800b36e:	ea48 0003 	orrgt.w	r0, r8, r3
 800b372:	fa06 f003 	lslle.w	r0, r6, r3
 800b376:	f7f5 f8fd 	bl	8000574 <__aeabi_ui2d>
 800b37a:	2201      	movs	r2, #1
 800b37c:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 800b380:	3d01      	subs	r5, #1
 800b382:	920e      	str	r2, [sp, #56]	; 0x38
 800b384:	e76f      	b.n	800b266 <_dtoa_r+0x126>
 800b386:	2301      	movs	r3, #1
 800b388:	e7b3      	b.n	800b2f2 <_dtoa_r+0x1b2>
 800b38a:	900c      	str	r0, [sp, #48]	; 0x30
 800b38c:	e7b2      	b.n	800b2f4 <_dtoa_r+0x1b4>
 800b38e:	9b05      	ldr	r3, [sp, #20]
 800b390:	eba3 030b 	sub.w	r3, r3, fp
 800b394:	9305      	str	r3, [sp, #20]
 800b396:	f1cb 0300 	rsb	r3, fp, #0
 800b39a:	9308      	str	r3, [sp, #32]
 800b39c:	2300      	movs	r3, #0
 800b39e:	930b      	str	r3, [sp, #44]	; 0x2c
 800b3a0:	e7bf      	b.n	800b322 <_dtoa_r+0x1e2>
 800b3a2:	2300      	movs	r3, #0
 800b3a4:	9309      	str	r3, [sp, #36]	; 0x24
 800b3a6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b3a8:	2b00      	cmp	r3, #0
 800b3aa:	dc52      	bgt.n	800b452 <_dtoa_r+0x312>
 800b3ac:	2301      	movs	r3, #1
 800b3ae:	9301      	str	r3, [sp, #4]
 800b3b0:	9304      	str	r3, [sp, #16]
 800b3b2:	461a      	mov	r2, r3
 800b3b4:	920a      	str	r2, [sp, #40]	; 0x28
 800b3b6:	e00b      	b.n	800b3d0 <_dtoa_r+0x290>
 800b3b8:	2301      	movs	r3, #1
 800b3ba:	e7f3      	b.n	800b3a4 <_dtoa_r+0x264>
 800b3bc:	2300      	movs	r3, #0
 800b3be:	9309      	str	r3, [sp, #36]	; 0x24
 800b3c0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b3c2:	445b      	add	r3, fp
 800b3c4:	9301      	str	r3, [sp, #4]
 800b3c6:	3301      	adds	r3, #1
 800b3c8:	2b01      	cmp	r3, #1
 800b3ca:	9304      	str	r3, [sp, #16]
 800b3cc:	bfb8      	it	lt
 800b3ce:	2301      	movlt	r3, #1
 800b3d0:	69e0      	ldr	r0, [r4, #28]
 800b3d2:	2100      	movs	r1, #0
 800b3d4:	2204      	movs	r2, #4
 800b3d6:	f102 0614 	add.w	r6, r2, #20
 800b3da:	429e      	cmp	r6, r3
 800b3dc:	d93d      	bls.n	800b45a <_dtoa_r+0x31a>
 800b3de:	6041      	str	r1, [r0, #4]
 800b3e0:	4620      	mov	r0, r4
 800b3e2:	f000 fd9f 	bl	800bf24 <_Balloc>
 800b3e6:	9000      	str	r0, [sp, #0]
 800b3e8:	2800      	cmp	r0, #0
 800b3ea:	d139      	bne.n	800b460 <_dtoa_r+0x320>
 800b3ec:	4b16      	ldr	r3, [pc, #88]	; (800b448 <_dtoa_r+0x308>)
 800b3ee:	4602      	mov	r2, r0
 800b3f0:	f240 11af 	movw	r1, #431	; 0x1af
 800b3f4:	e6bd      	b.n	800b172 <_dtoa_r+0x32>
 800b3f6:	2301      	movs	r3, #1
 800b3f8:	e7e1      	b.n	800b3be <_dtoa_r+0x27e>
 800b3fa:	2501      	movs	r5, #1
 800b3fc:	2300      	movs	r3, #0
 800b3fe:	9307      	str	r3, [sp, #28]
 800b400:	9509      	str	r5, [sp, #36]	; 0x24
 800b402:	f04f 33ff 	mov.w	r3, #4294967295
 800b406:	9301      	str	r3, [sp, #4]
 800b408:	9304      	str	r3, [sp, #16]
 800b40a:	2200      	movs	r2, #0
 800b40c:	2312      	movs	r3, #18
 800b40e:	e7d1      	b.n	800b3b4 <_dtoa_r+0x274>
 800b410:	636f4361 	.word	0x636f4361
 800b414:	3fd287a7 	.word	0x3fd287a7
 800b418:	8b60c8b3 	.word	0x8b60c8b3
 800b41c:	3fc68a28 	.word	0x3fc68a28
 800b420:	509f79fb 	.word	0x509f79fb
 800b424:	3fd34413 	.word	0x3fd34413
 800b428:	0800d311 	.word	0x0800d311
 800b42c:	0800d3cb 	.word	0x0800d3cb
 800b430:	7ff00000 	.word	0x7ff00000
 800b434:	0800d3c7 	.word	0x0800d3c7
 800b438:	0800d3be 	.word	0x0800d3be
 800b43c:	0800d2ee 	.word	0x0800d2ee
 800b440:	3ff80000 	.word	0x3ff80000
 800b444:	0800d4b8 	.word	0x0800d4b8
 800b448:	0800d423 	.word	0x0800d423
 800b44c:	2301      	movs	r3, #1
 800b44e:	9309      	str	r3, [sp, #36]	; 0x24
 800b450:	e7d7      	b.n	800b402 <_dtoa_r+0x2c2>
 800b452:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b454:	9301      	str	r3, [sp, #4]
 800b456:	9304      	str	r3, [sp, #16]
 800b458:	e7ba      	b.n	800b3d0 <_dtoa_r+0x290>
 800b45a:	3101      	adds	r1, #1
 800b45c:	0052      	lsls	r2, r2, #1
 800b45e:	e7ba      	b.n	800b3d6 <_dtoa_r+0x296>
 800b460:	69e3      	ldr	r3, [r4, #28]
 800b462:	9a00      	ldr	r2, [sp, #0]
 800b464:	601a      	str	r2, [r3, #0]
 800b466:	9b04      	ldr	r3, [sp, #16]
 800b468:	2b0e      	cmp	r3, #14
 800b46a:	f200 80a8 	bhi.w	800b5be <_dtoa_r+0x47e>
 800b46e:	2d00      	cmp	r5, #0
 800b470:	f000 80a5 	beq.w	800b5be <_dtoa_r+0x47e>
 800b474:	f1bb 0f00 	cmp.w	fp, #0
 800b478:	dd38      	ble.n	800b4ec <_dtoa_r+0x3ac>
 800b47a:	4bc0      	ldr	r3, [pc, #768]	; (800b77c <_dtoa_r+0x63c>)
 800b47c:	f00b 020f 	and.w	r2, fp, #15
 800b480:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800b484:	f41b 7f80 	tst.w	fp, #256	; 0x100
 800b488:	e9d3 6700 	ldrd	r6, r7, [r3]
 800b48c:	ea4f 182b 	mov.w	r8, fp, asr #4
 800b490:	d019      	beq.n	800b4c6 <_dtoa_r+0x386>
 800b492:	4bbb      	ldr	r3, [pc, #748]	; (800b780 <_dtoa_r+0x640>)
 800b494:	ec51 0b18 	vmov	r0, r1, d8
 800b498:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800b49c:	f7f5 fa0e 	bl	80008bc <__aeabi_ddiv>
 800b4a0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800b4a4:	f008 080f 	and.w	r8, r8, #15
 800b4a8:	2503      	movs	r5, #3
 800b4aa:	f8df 92d4 	ldr.w	r9, [pc, #724]	; 800b780 <_dtoa_r+0x640>
 800b4ae:	f1b8 0f00 	cmp.w	r8, #0
 800b4b2:	d10a      	bne.n	800b4ca <_dtoa_r+0x38a>
 800b4b4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b4b8:	4632      	mov	r2, r6
 800b4ba:	463b      	mov	r3, r7
 800b4bc:	f7f5 f9fe 	bl	80008bc <__aeabi_ddiv>
 800b4c0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800b4c4:	e02b      	b.n	800b51e <_dtoa_r+0x3de>
 800b4c6:	2502      	movs	r5, #2
 800b4c8:	e7ef      	b.n	800b4aa <_dtoa_r+0x36a>
 800b4ca:	f018 0f01 	tst.w	r8, #1
 800b4ce:	d008      	beq.n	800b4e2 <_dtoa_r+0x3a2>
 800b4d0:	4630      	mov	r0, r6
 800b4d2:	4639      	mov	r1, r7
 800b4d4:	e9d9 2300 	ldrd	r2, r3, [r9]
 800b4d8:	f7f5 f8c6 	bl	8000668 <__aeabi_dmul>
 800b4dc:	3501      	adds	r5, #1
 800b4de:	4606      	mov	r6, r0
 800b4e0:	460f      	mov	r7, r1
 800b4e2:	ea4f 0868 	mov.w	r8, r8, asr #1
 800b4e6:	f109 0908 	add.w	r9, r9, #8
 800b4ea:	e7e0      	b.n	800b4ae <_dtoa_r+0x36e>
 800b4ec:	f000 809f 	beq.w	800b62e <_dtoa_r+0x4ee>
 800b4f0:	f1cb 0600 	rsb	r6, fp, #0
 800b4f4:	4ba1      	ldr	r3, [pc, #644]	; (800b77c <_dtoa_r+0x63c>)
 800b4f6:	4fa2      	ldr	r7, [pc, #648]	; (800b780 <_dtoa_r+0x640>)
 800b4f8:	f006 020f 	and.w	r2, r6, #15
 800b4fc:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800b500:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b504:	ec51 0b18 	vmov	r0, r1, d8
 800b508:	f7f5 f8ae 	bl	8000668 <__aeabi_dmul>
 800b50c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800b510:	1136      	asrs	r6, r6, #4
 800b512:	2300      	movs	r3, #0
 800b514:	2502      	movs	r5, #2
 800b516:	2e00      	cmp	r6, #0
 800b518:	d17e      	bne.n	800b618 <_dtoa_r+0x4d8>
 800b51a:	2b00      	cmp	r3, #0
 800b51c:	d1d0      	bne.n	800b4c0 <_dtoa_r+0x380>
 800b51e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800b520:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 800b524:	2b00      	cmp	r3, #0
 800b526:	f000 8084 	beq.w	800b632 <_dtoa_r+0x4f2>
 800b52a:	4b96      	ldr	r3, [pc, #600]	; (800b784 <_dtoa_r+0x644>)
 800b52c:	2200      	movs	r2, #0
 800b52e:	4640      	mov	r0, r8
 800b530:	4649      	mov	r1, r9
 800b532:	f7f5 fb0b 	bl	8000b4c <__aeabi_dcmplt>
 800b536:	2800      	cmp	r0, #0
 800b538:	d07b      	beq.n	800b632 <_dtoa_r+0x4f2>
 800b53a:	9b04      	ldr	r3, [sp, #16]
 800b53c:	2b00      	cmp	r3, #0
 800b53e:	d078      	beq.n	800b632 <_dtoa_r+0x4f2>
 800b540:	9b01      	ldr	r3, [sp, #4]
 800b542:	2b00      	cmp	r3, #0
 800b544:	dd39      	ble.n	800b5ba <_dtoa_r+0x47a>
 800b546:	4b90      	ldr	r3, [pc, #576]	; (800b788 <_dtoa_r+0x648>)
 800b548:	2200      	movs	r2, #0
 800b54a:	4640      	mov	r0, r8
 800b54c:	4649      	mov	r1, r9
 800b54e:	f7f5 f88b 	bl	8000668 <__aeabi_dmul>
 800b552:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800b556:	9e01      	ldr	r6, [sp, #4]
 800b558:	f10b 37ff 	add.w	r7, fp, #4294967295
 800b55c:	3501      	adds	r5, #1
 800b55e:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 800b562:	4628      	mov	r0, r5
 800b564:	f7f5 f816 	bl	8000594 <__aeabi_i2d>
 800b568:	4642      	mov	r2, r8
 800b56a:	464b      	mov	r3, r9
 800b56c:	f7f5 f87c 	bl	8000668 <__aeabi_dmul>
 800b570:	4b86      	ldr	r3, [pc, #536]	; (800b78c <_dtoa_r+0x64c>)
 800b572:	2200      	movs	r2, #0
 800b574:	f7f4 fec2 	bl	80002fc <__adddf3>
 800b578:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 800b57c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800b580:	9303      	str	r3, [sp, #12]
 800b582:	2e00      	cmp	r6, #0
 800b584:	d158      	bne.n	800b638 <_dtoa_r+0x4f8>
 800b586:	4b82      	ldr	r3, [pc, #520]	; (800b790 <_dtoa_r+0x650>)
 800b588:	2200      	movs	r2, #0
 800b58a:	4640      	mov	r0, r8
 800b58c:	4649      	mov	r1, r9
 800b58e:	f7f4 feb3 	bl	80002f8 <__aeabi_dsub>
 800b592:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800b596:	4680      	mov	r8, r0
 800b598:	4689      	mov	r9, r1
 800b59a:	f7f5 faf5 	bl	8000b88 <__aeabi_dcmpgt>
 800b59e:	2800      	cmp	r0, #0
 800b5a0:	f040 8296 	bne.w	800bad0 <_dtoa_r+0x990>
 800b5a4:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 800b5a8:	4640      	mov	r0, r8
 800b5aa:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800b5ae:	4649      	mov	r1, r9
 800b5b0:	f7f5 facc 	bl	8000b4c <__aeabi_dcmplt>
 800b5b4:	2800      	cmp	r0, #0
 800b5b6:	f040 8289 	bne.w	800bacc <_dtoa_r+0x98c>
 800b5ba:	ed8d 8b02 	vstr	d8, [sp, #8]
 800b5be:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800b5c0:	2b00      	cmp	r3, #0
 800b5c2:	f2c0 814e 	blt.w	800b862 <_dtoa_r+0x722>
 800b5c6:	f1bb 0f0e 	cmp.w	fp, #14
 800b5ca:	f300 814a 	bgt.w	800b862 <_dtoa_r+0x722>
 800b5ce:	4b6b      	ldr	r3, [pc, #428]	; (800b77c <_dtoa_r+0x63c>)
 800b5d0:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800b5d4:	e9d3 8900 	ldrd	r8, r9, [r3]
 800b5d8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b5da:	2b00      	cmp	r3, #0
 800b5dc:	f280 80dc 	bge.w	800b798 <_dtoa_r+0x658>
 800b5e0:	9b04      	ldr	r3, [sp, #16]
 800b5e2:	2b00      	cmp	r3, #0
 800b5e4:	f300 80d8 	bgt.w	800b798 <_dtoa_r+0x658>
 800b5e8:	f040 826f 	bne.w	800baca <_dtoa_r+0x98a>
 800b5ec:	4b68      	ldr	r3, [pc, #416]	; (800b790 <_dtoa_r+0x650>)
 800b5ee:	2200      	movs	r2, #0
 800b5f0:	4640      	mov	r0, r8
 800b5f2:	4649      	mov	r1, r9
 800b5f4:	f7f5 f838 	bl	8000668 <__aeabi_dmul>
 800b5f8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800b5fc:	f7f5 faba 	bl	8000b74 <__aeabi_dcmpge>
 800b600:	9e04      	ldr	r6, [sp, #16]
 800b602:	4637      	mov	r7, r6
 800b604:	2800      	cmp	r0, #0
 800b606:	f040 8245 	bne.w	800ba94 <_dtoa_r+0x954>
 800b60a:	9d00      	ldr	r5, [sp, #0]
 800b60c:	2331      	movs	r3, #49	; 0x31
 800b60e:	f805 3b01 	strb.w	r3, [r5], #1
 800b612:	f10b 0b01 	add.w	fp, fp, #1
 800b616:	e241      	b.n	800ba9c <_dtoa_r+0x95c>
 800b618:	07f2      	lsls	r2, r6, #31
 800b61a:	d505      	bpl.n	800b628 <_dtoa_r+0x4e8>
 800b61c:	e9d7 2300 	ldrd	r2, r3, [r7]
 800b620:	f7f5 f822 	bl	8000668 <__aeabi_dmul>
 800b624:	3501      	adds	r5, #1
 800b626:	2301      	movs	r3, #1
 800b628:	1076      	asrs	r6, r6, #1
 800b62a:	3708      	adds	r7, #8
 800b62c:	e773      	b.n	800b516 <_dtoa_r+0x3d6>
 800b62e:	2502      	movs	r5, #2
 800b630:	e775      	b.n	800b51e <_dtoa_r+0x3de>
 800b632:	9e04      	ldr	r6, [sp, #16]
 800b634:	465f      	mov	r7, fp
 800b636:	e792      	b.n	800b55e <_dtoa_r+0x41e>
 800b638:	9900      	ldr	r1, [sp, #0]
 800b63a:	4b50      	ldr	r3, [pc, #320]	; (800b77c <_dtoa_r+0x63c>)
 800b63c:	ed9d 7b02 	vldr	d7, [sp, #8]
 800b640:	4431      	add	r1, r6
 800b642:	9102      	str	r1, [sp, #8]
 800b644:	9909      	ldr	r1, [sp, #36]	; 0x24
 800b646:	eeb0 9a47 	vmov.f32	s18, s14
 800b64a:	eef0 9a67 	vmov.f32	s19, s15
 800b64e:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800b652:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800b656:	2900      	cmp	r1, #0
 800b658:	d044      	beq.n	800b6e4 <_dtoa_r+0x5a4>
 800b65a:	494e      	ldr	r1, [pc, #312]	; (800b794 <_dtoa_r+0x654>)
 800b65c:	2000      	movs	r0, #0
 800b65e:	f7f5 f92d 	bl	80008bc <__aeabi_ddiv>
 800b662:	ec53 2b19 	vmov	r2, r3, d9
 800b666:	f7f4 fe47 	bl	80002f8 <__aeabi_dsub>
 800b66a:	9d00      	ldr	r5, [sp, #0]
 800b66c:	ec41 0b19 	vmov	d9, r0, r1
 800b670:	4649      	mov	r1, r9
 800b672:	4640      	mov	r0, r8
 800b674:	f7f5 faa8 	bl	8000bc8 <__aeabi_d2iz>
 800b678:	4606      	mov	r6, r0
 800b67a:	f7f4 ff8b 	bl	8000594 <__aeabi_i2d>
 800b67e:	4602      	mov	r2, r0
 800b680:	460b      	mov	r3, r1
 800b682:	4640      	mov	r0, r8
 800b684:	4649      	mov	r1, r9
 800b686:	f7f4 fe37 	bl	80002f8 <__aeabi_dsub>
 800b68a:	3630      	adds	r6, #48	; 0x30
 800b68c:	f805 6b01 	strb.w	r6, [r5], #1
 800b690:	ec53 2b19 	vmov	r2, r3, d9
 800b694:	4680      	mov	r8, r0
 800b696:	4689      	mov	r9, r1
 800b698:	f7f5 fa58 	bl	8000b4c <__aeabi_dcmplt>
 800b69c:	2800      	cmp	r0, #0
 800b69e:	d164      	bne.n	800b76a <_dtoa_r+0x62a>
 800b6a0:	4642      	mov	r2, r8
 800b6a2:	464b      	mov	r3, r9
 800b6a4:	4937      	ldr	r1, [pc, #220]	; (800b784 <_dtoa_r+0x644>)
 800b6a6:	2000      	movs	r0, #0
 800b6a8:	f7f4 fe26 	bl	80002f8 <__aeabi_dsub>
 800b6ac:	ec53 2b19 	vmov	r2, r3, d9
 800b6b0:	f7f5 fa4c 	bl	8000b4c <__aeabi_dcmplt>
 800b6b4:	2800      	cmp	r0, #0
 800b6b6:	f040 80b6 	bne.w	800b826 <_dtoa_r+0x6e6>
 800b6ba:	9b02      	ldr	r3, [sp, #8]
 800b6bc:	429d      	cmp	r5, r3
 800b6be:	f43f af7c 	beq.w	800b5ba <_dtoa_r+0x47a>
 800b6c2:	4b31      	ldr	r3, [pc, #196]	; (800b788 <_dtoa_r+0x648>)
 800b6c4:	ec51 0b19 	vmov	r0, r1, d9
 800b6c8:	2200      	movs	r2, #0
 800b6ca:	f7f4 ffcd 	bl	8000668 <__aeabi_dmul>
 800b6ce:	4b2e      	ldr	r3, [pc, #184]	; (800b788 <_dtoa_r+0x648>)
 800b6d0:	ec41 0b19 	vmov	d9, r0, r1
 800b6d4:	2200      	movs	r2, #0
 800b6d6:	4640      	mov	r0, r8
 800b6d8:	4649      	mov	r1, r9
 800b6da:	f7f4 ffc5 	bl	8000668 <__aeabi_dmul>
 800b6de:	4680      	mov	r8, r0
 800b6e0:	4689      	mov	r9, r1
 800b6e2:	e7c5      	b.n	800b670 <_dtoa_r+0x530>
 800b6e4:	ec51 0b17 	vmov	r0, r1, d7
 800b6e8:	f7f4 ffbe 	bl	8000668 <__aeabi_dmul>
 800b6ec:	9b02      	ldr	r3, [sp, #8]
 800b6ee:	9d00      	ldr	r5, [sp, #0]
 800b6f0:	930f      	str	r3, [sp, #60]	; 0x3c
 800b6f2:	ec41 0b19 	vmov	d9, r0, r1
 800b6f6:	4649      	mov	r1, r9
 800b6f8:	4640      	mov	r0, r8
 800b6fa:	f7f5 fa65 	bl	8000bc8 <__aeabi_d2iz>
 800b6fe:	4606      	mov	r6, r0
 800b700:	f7f4 ff48 	bl	8000594 <__aeabi_i2d>
 800b704:	3630      	adds	r6, #48	; 0x30
 800b706:	4602      	mov	r2, r0
 800b708:	460b      	mov	r3, r1
 800b70a:	4640      	mov	r0, r8
 800b70c:	4649      	mov	r1, r9
 800b70e:	f7f4 fdf3 	bl	80002f8 <__aeabi_dsub>
 800b712:	f805 6b01 	strb.w	r6, [r5], #1
 800b716:	9b02      	ldr	r3, [sp, #8]
 800b718:	429d      	cmp	r5, r3
 800b71a:	4680      	mov	r8, r0
 800b71c:	4689      	mov	r9, r1
 800b71e:	f04f 0200 	mov.w	r2, #0
 800b722:	d124      	bne.n	800b76e <_dtoa_r+0x62e>
 800b724:	4b1b      	ldr	r3, [pc, #108]	; (800b794 <_dtoa_r+0x654>)
 800b726:	ec51 0b19 	vmov	r0, r1, d9
 800b72a:	f7f4 fde7 	bl	80002fc <__adddf3>
 800b72e:	4602      	mov	r2, r0
 800b730:	460b      	mov	r3, r1
 800b732:	4640      	mov	r0, r8
 800b734:	4649      	mov	r1, r9
 800b736:	f7f5 fa27 	bl	8000b88 <__aeabi_dcmpgt>
 800b73a:	2800      	cmp	r0, #0
 800b73c:	d173      	bne.n	800b826 <_dtoa_r+0x6e6>
 800b73e:	ec53 2b19 	vmov	r2, r3, d9
 800b742:	4914      	ldr	r1, [pc, #80]	; (800b794 <_dtoa_r+0x654>)
 800b744:	2000      	movs	r0, #0
 800b746:	f7f4 fdd7 	bl	80002f8 <__aeabi_dsub>
 800b74a:	4602      	mov	r2, r0
 800b74c:	460b      	mov	r3, r1
 800b74e:	4640      	mov	r0, r8
 800b750:	4649      	mov	r1, r9
 800b752:	f7f5 f9fb 	bl	8000b4c <__aeabi_dcmplt>
 800b756:	2800      	cmp	r0, #0
 800b758:	f43f af2f 	beq.w	800b5ba <_dtoa_r+0x47a>
 800b75c:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800b75e:	1e6b      	subs	r3, r5, #1
 800b760:	930f      	str	r3, [sp, #60]	; 0x3c
 800b762:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800b766:	2b30      	cmp	r3, #48	; 0x30
 800b768:	d0f8      	beq.n	800b75c <_dtoa_r+0x61c>
 800b76a:	46bb      	mov	fp, r7
 800b76c:	e04a      	b.n	800b804 <_dtoa_r+0x6c4>
 800b76e:	4b06      	ldr	r3, [pc, #24]	; (800b788 <_dtoa_r+0x648>)
 800b770:	f7f4 ff7a 	bl	8000668 <__aeabi_dmul>
 800b774:	4680      	mov	r8, r0
 800b776:	4689      	mov	r9, r1
 800b778:	e7bd      	b.n	800b6f6 <_dtoa_r+0x5b6>
 800b77a:	bf00      	nop
 800b77c:	0800d4b8 	.word	0x0800d4b8
 800b780:	0800d490 	.word	0x0800d490
 800b784:	3ff00000 	.word	0x3ff00000
 800b788:	40240000 	.word	0x40240000
 800b78c:	401c0000 	.word	0x401c0000
 800b790:	40140000 	.word	0x40140000
 800b794:	3fe00000 	.word	0x3fe00000
 800b798:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800b79c:	9d00      	ldr	r5, [sp, #0]
 800b79e:	4642      	mov	r2, r8
 800b7a0:	464b      	mov	r3, r9
 800b7a2:	4630      	mov	r0, r6
 800b7a4:	4639      	mov	r1, r7
 800b7a6:	f7f5 f889 	bl	80008bc <__aeabi_ddiv>
 800b7aa:	f7f5 fa0d 	bl	8000bc8 <__aeabi_d2iz>
 800b7ae:	9001      	str	r0, [sp, #4]
 800b7b0:	f7f4 fef0 	bl	8000594 <__aeabi_i2d>
 800b7b4:	4642      	mov	r2, r8
 800b7b6:	464b      	mov	r3, r9
 800b7b8:	f7f4 ff56 	bl	8000668 <__aeabi_dmul>
 800b7bc:	4602      	mov	r2, r0
 800b7be:	460b      	mov	r3, r1
 800b7c0:	4630      	mov	r0, r6
 800b7c2:	4639      	mov	r1, r7
 800b7c4:	f7f4 fd98 	bl	80002f8 <__aeabi_dsub>
 800b7c8:	9e01      	ldr	r6, [sp, #4]
 800b7ca:	9f04      	ldr	r7, [sp, #16]
 800b7cc:	3630      	adds	r6, #48	; 0x30
 800b7ce:	f805 6b01 	strb.w	r6, [r5], #1
 800b7d2:	9e00      	ldr	r6, [sp, #0]
 800b7d4:	1bae      	subs	r6, r5, r6
 800b7d6:	42b7      	cmp	r7, r6
 800b7d8:	4602      	mov	r2, r0
 800b7da:	460b      	mov	r3, r1
 800b7dc:	d134      	bne.n	800b848 <_dtoa_r+0x708>
 800b7de:	f7f4 fd8d 	bl	80002fc <__adddf3>
 800b7e2:	4642      	mov	r2, r8
 800b7e4:	464b      	mov	r3, r9
 800b7e6:	4606      	mov	r6, r0
 800b7e8:	460f      	mov	r7, r1
 800b7ea:	f7f5 f9cd 	bl	8000b88 <__aeabi_dcmpgt>
 800b7ee:	b9c8      	cbnz	r0, 800b824 <_dtoa_r+0x6e4>
 800b7f0:	4642      	mov	r2, r8
 800b7f2:	464b      	mov	r3, r9
 800b7f4:	4630      	mov	r0, r6
 800b7f6:	4639      	mov	r1, r7
 800b7f8:	f7f5 f99e 	bl	8000b38 <__aeabi_dcmpeq>
 800b7fc:	b110      	cbz	r0, 800b804 <_dtoa_r+0x6c4>
 800b7fe:	9b01      	ldr	r3, [sp, #4]
 800b800:	07db      	lsls	r3, r3, #31
 800b802:	d40f      	bmi.n	800b824 <_dtoa_r+0x6e4>
 800b804:	4651      	mov	r1, sl
 800b806:	4620      	mov	r0, r4
 800b808:	f000 fbcc 	bl	800bfa4 <_Bfree>
 800b80c:	2300      	movs	r3, #0
 800b80e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800b810:	702b      	strb	r3, [r5, #0]
 800b812:	f10b 0301 	add.w	r3, fp, #1
 800b816:	6013      	str	r3, [r2, #0]
 800b818:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800b81a:	2b00      	cmp	r3, #0
 800b81c:	f43f ace2 	beq.w	800b1e4 <_dtoa_r+0xa4>
 800b820:	601d      	str	r5, [r3, #0]
 800b822:	e4df      	b.n	800b1e4 <_dtoa_r+0xa4>
 800b824:	465f      	mov	r7, fp
 800b826:	462b      	mov	r3, r5
 800b828:	461d      	mov	r5, r3
 800b82a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800b82e:	2a39      	cmp	r2, #57	; 0x39
 800b830:	d106      	bne.n	800b840 <_dtoa_r+0x700>
 800b832:	9a00      	ldr	r2, [sp, #0]
 800b834:	429a      	cmp	r2, r3
 800b836:	d1f7      	bne.n	800b828 <_dtoa_r+0x6e8>
 800b838:	9900      	ldr	r1, [sp, #0]
 800b83a:	2230      	movs	r2, #48	; 0x30
 800b83c:	3701      	adds	r7, #1
 800b83e:	700a      	strb	r2, [r1, #0]
 800b840:	781a      	ldrb	r2, [r3, #0]
 800b842:	3201      	adds	r2, #1
 800b844:	701a      	strb	r2, [r3, #0]
 800b846:	e790      	b.n	800b76a <_dtoa_r+0x62a>
 800b848:	4ba3      	ldr	r3, [pc, #652]	; (800bad8 <_dtoa_r+0x998>)
 800b84a:	2200      	movs	r2, #0
 800b84c:	f7f4 ff0c 	bl	8000668 <__aeabi_dmul>
 800b850:	2200      	movs	r2, #0
 800b852:	2300      	movs	r3, #0
 800b854:	4606      	mov	r6, r0
 800b856:	460f      	mov	r7, r1
 800b858:	f7f5 f96e 	bl	8000b38 <__aeabi_dcmpeq>
 800b85c:	2800      	cmp	r0, #0
 800b85e:	d09e      	beq.n	800b79e <_dtoa_r+0x65e>
 800b860:	e7d0      	b.n	800b804 <_dtoa_r+0x6c4>
 800b862:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800b864:	2a00      	cmp	r2, #0
 800b866:	f000 80ca 	beq.w	800b9fe <_dtoa_r+0x8be>
 800b86a:	9a07      	ldr	r2, [sp, #28]
 800b86c:	2a01      	cmp	r2, #1
 800b86e:	f300 80ad 	bgt.w	800b9cc <_dtoa_r+0x88c>
 800b872:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800b874:	2a00      	cmp	r2, #0
 800b876:	f000 80a5 	beq.w	800b9c4 <_dtoa_r+0x884>
 800b87a:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800b87e:	9e08      	ldr	r6, [sp, #32]
 800b880:	9d05      	ldr	r5, [sp, #20]
 800b882:	9a05      	ldr	r2, [sp, #20]
 800b884:	441a      	add	r2, r3
 800b886:	9205      	str	r2, [sp, #20]
 800b888:	9a06      	ldr	r2, [sp, #24]
 800b88a:	2101      	movs	r1, #1
 800b88c:	441a      	add	r2, r3
 800b88e:	4620      	mov	r0, r4
 800b890:	9206      	str	r2, [sp, #24]
 800b892:	f000 fc3d 	bl	800c110 <__i2b>
 800b896:	4607      	mov	r7, r0
 800b898:	b165      	cbz	r5, 800b8b4 <_dtoa_r+0x774>
 800b89a:	9b06      	ldr	r3, [sp, #24]
 800b89c:	2b00      	cmp	r3, #0
 800b89e:	dd09      	ble.n	800b8b4 <_dtoa_r+0x774>
 800b8a0:	42ab      	cmp	r3, r5
 800b8a2:	9a05      	ldr	r2, [sp, #20]
 800b8a4:	bfa8      	it	ge
 800b8a6:	462b      	movge	r3, r5
 800b8a8:	1ad2      	subs	r2, r2, r3
 800b8aa:	9205      	str	r2, [sp, #20]
 800b8ac:	9a06      	ldr	r2, [sp, #24]
 800b8ae:	1aed      	subs	r5, r5, r3
 800b8b0:	1ad3      	subs	r3, r2, r3
 800b8b2:	9306      	str	r3, [sp, #24]
 800b8b4:	9b08      	ldr	r3, [sp, #32]
 800b8b6:	b1f3      	cbz	r3, 800b8f6 <_dtoa_r+0x7b6>
 800b8b8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b8ba:	2b00      	cmp	r3, #0
 800b8bc:	f000 80a3 	beq.w	800ba06 <_dtoa_r+0x8c6>
 800b8c0:	2e00      	cmp	r6, #0
 800b8c2:	dd10      	ble.n	800b8e6 <_dtoa_r+0x7a6>
 800b8c4:	4639      	mov	r1, r7
 800b8c6:	4632      	mov	r2, r6
 800b8c8:	4620      	mov	r0, r4
 800b8ca:	f000 fce1 	bl	800c290 <__pow5mult>
 800b8ce:	4652      	mov	r2, sl
 800b8d0:	4601      	mov	r1, r0
 800b8d2:	4607      	mov	r7, r0
 800b8d4:	4620      	mov	r0, r4
 800b8d6:	f000 fc31 	bl	800c13c <__multiply>
 800b8da:	4651      	mov	r1, sl
 800b8dc:	4680      	mov	r8, r0
 800b8de:	4620      	mov	r0, r4
 800b8e0:	f000 fb60 	bl	800bfa4 <_Bfree>
 800b8e4:	46c2      	mov	sl, r8
 800b8e6:	9b08      	ldr	r3, [sp, #32]
 800b8e8:	1b9a      	subs	r2, r3, r6
 800b8ea:	d004      	beq.n	800b8f6 <_dtoa_r+0x7b6>
 800b8ec:	4651      	mov	r1, sl
 800b8ee:	4620      	mov	r0, r4
 800b8f0:	f000 fcce 	bl	800c290 <__pow5mult>
 800b8f4:	4682      	mov	sl, r0
 800b8f6:	2101      	movs	r1, #1
 800b8f8:	4620      	mov	r0, r4
 800b8fa:	f000 fc09 	bl	800c110 <__i2b>
 800b8fe:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b900:	2b00      	cmp	r3, #0
 800b902:	4606      	mov	r6, r0
 800b904:	f340 8081 	ble.w	800ba0a <_dtoa_r+0x8ca>
 800b908:	461a      	mov	r2, r3
 800b90a:	4601      	mov	r1, r0
 800b90c:	4620      	mov	r0, r4
 800b90e:	f000 fcbf 	bl	800c290 <__pow5mult>
 800b912:	9b07      	ldr	r3, [sp, #28]
 800b914:	2b01      	cmp	r3, #1
 800b916:	4606      	mov	r6, r0
 800b918:	dd7a      	ble.n	800ba10 <_dtoa_r+0x8d0>
 800b91a:	f04f 0800 	mov.w	r8, #0
 800b91e:	6933      	ldr	r3, [r6, #16]
 800b920:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800b924:	6918      	ldr	r0, [r3, #16]
 800b926:	f000 fba5 	bl	800c074 <__hi0bits>
 800b92a:	f1c0 0020 	rsb	r0, r0, #32
 800b92e:	9b06      	ldr	r3, [sp, #24]
 800b930:	4418      	add	r0, r3
 800b932:	f010 001f 	ands.w	r0, r0, #31
 800b936:	f000 8094 	beq.w	800ba62 <_dtoa_r+0x922>
 800b93a:	f1c0 0320 	rsb	r3, r0, #32
 800b93e:	2b04      	cmp	r3, #4
 800b940:	f340 8085 	ble.w	800ba4e <_dtoa_r+0x90e>
 800b944:	9b05      	ldr	r3, [sp, #20]
 800b946:	f1c0 001c 	rsb	r0, r0, #28
 800b94a:	4403      	add	r3, r0
 800b94c:	9305      	str	r3, [sp, #20]
 800b94e:	9b06      	ldr	r3, [sp, #24]
 800b950:	4403      	add	r3, r0
 800b952:	4405      	add	r5, r0
 800b954:	9306      	str	r3, [sp, #24]
 800b956:	9b05      	ldr	r3, [sp, #20]
 800b958:	2b00      	cmp	r3, #0
 800b95a:	dd05      	ble.n	800b968 <_dtoa_r+0x828>
 800b95c:	4651      	mov	r1, sl
 800b95e:	461a      	mov	r2, r3
 800b960:	4620      	mov	r0, r4
 800b962:	f000 fcef 	bl	800c344 <__lshift>
 800b966:	4682      	mov	sl, r0
 800b968:	9b06      	ldr	r3, [sp, #24]
 800b96a:	2b00      	cmp	r3, #0
 800b96c:	dd05      	ble.n	800b97a <_dtoa_r+0x83a>
 800b96e:	4631      	mov	r1, r6
 800b970:	461a      	mov	r2, r3
 800b972:	4620      	mov	r0, r4
 800b974:	f000 fce6 	bl	800c344 <__lshift>
 800b978:	4606      	mov	r6, r0
 800b97a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800b97c:	2b00      	cmp	r3, #0
 800b97e:	d072      	beq.n	800ba66 <_dtoa_r+0x926>
 800b980:	4631      	mov	r1, r6
 800b982:	4650      	mov	r0, sl
 800b984:	f000 fd4a 	bl	800c41c <__mcmp>
 800b988:	2800      	cmp	r0, #0
 800b98a:	da6c      	bge.n	800ba66 <_dtoa_r+0x926>
 800b98c:	2300      	movs	r3, #0
 800b98e:	4651      	mov	r1, sl
 800b990:	220a      	movs	r2, #10
 800b992:	4620      	mov	r0, r4
 800b994:	f000 fb28 	bl	800bfe8 <__multadd>
 800b998:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b99a:	f10b 3bff 	add.w	fp, fp, #4294967295
 800b99e:	4682      	mov	sl, r0
 800b9a0:	2b00      	cmp	r3, #0
 800b9a2:	f000 81b0 	beq.w	800bd06 <_dtoa_r+0xbc6>
 800b9a6:	2300      	movs	r3, #0
 800b9a8:	4639      	mov	r1, r7
 800b9aa:	220a      	movs	r2, #10
 800b9ac:	4620      	mov	r0, r4
 800b9ae:	f000 fb1b 	bl	800bfe8 <__multadd>
 800b9b2:	9b01      	ldr	r3, [sp, #4]
 800b9b4:	2b00      	cmp	r3, #0
 800b9b6:	4607      	mov	r7, r0
 800b9b8:	f300 8096 	bgt.w	800bae8 <_dtoa_r+0x9a8>
 800b9bc:	9b07      	ldr	r3, [sp, #28]
 800b9be:	2b02      	cmp	r3, #2
 800b9c0:	dc59      	bgt.n	800ba76 <_dtoa_r+0x936>
 800b9c2:	e091      	b.n	800bae8 <_dtoa_r+0x9a8>
 800b9c4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800b9c6:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800b9ca:	e758      	b.n	800b87e <_dtoa_r+0x73e>
 800b9cc:	9b04      	ldr	r3, [sp, #16]
 800b9ce:	1e5e      	subs	r6, r3, #1
 800b9d0:	9b08      	ldr	r3, [sp, #32]
 800b9d2:	42b3      	cmp	r3, r6
 800b9d4:	bfbf      	itttt	lt
 800b9d6:	9b08      	ldrlt	r3, [sp, #32]
 800b9d8:	9a0b      	ldrlt	r2, [sp, #44]	; 0x2c
 800b9da:	9608      	strlt	r6, [sp, #32]
 800b9dc:	1af3      	sublt	r3, r6, r3
 800b9de:	bfb4      	ite	lt
 800b9e0:	18d2      	addlt	r2, r2, r3
 800b9e2:	1b9e      	subge	r6, r3, r6
 800b9e4:	9b04      	ldr	r3, [sp, #16]
 800b9e6:	bfbc      	itt	lt
 800b9e8:	920b      	strlt	r2, [sp, #44]	; 0x2c
 800b9ea:	2600      	movlt	r6, #0
 800b9ec:	2b00      	cmp	r3, #0
 800b9ee:	bfb7      	itett	lt
 800b9f0:	e9dd 2304 	ldrdlt	r2, r3, [sp, #16]
 800b9f4:	e9dd 3504 	ldrdge	r3, r5, [sp, #16]
 800b9f8:	1a9d      	sublt	r5, r3, r2
 800b9fa:	2300      	movlt	r3, #0
 800b9fc:	e741      	b.n	800b882 <_dtoa_r+0x742>
 800b9fe:	9e08      	ldr	r6, [sp, #32]
 800ba00:	9d05      	ldr	r5, [sp, #20]
 800ba02:	9f09      	ldr	r7, [sp, #36]	; 0x24
 800ba04:	e748      	b.n	800b898 <_dtoa_r+0x758>
 800ba06:	9a08      	ldr	r2, [sp, #32]
 800ba08:	e770      	b.n	800b8ec <_dtoa_r+0x7ac>
 800ba0a:	9b07      	ldr	r3, [sp, #28]
 800ba0c:	2b01      	cmp	r3, #1
 800ba0e:	dc19      	bgt.n	800ba44 <_dtoa_r+0x904>
 800ba10:	9b02      	ldr	r3, [sp, #8]
 800ba12:	b9bb      	cbnz	r3, 800ba44 <_dtoa_r+0x904>
 800ba14:	9b03      	ldr	r3, [sp, #12]
 800ba16:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800ba1a:	b99b      	cbnz	r3, 800ba44 <_dtoa_r+0x904>
 800ba1c:	9b03      	ldr	r3, [sp, #12]
 800ba1e:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800ba22:	0d1b      	lsrs	r3, r3, #20
 800ba24:	051b      	lsls	r3, r3, #20
 800ba26:	b183      	cbz	r3, 800ba4a <_dtoa_r+0x90a>
 800ba28:	9b05      	ldr	r3, [sp, #20]
 800ba2a:	3301      	adds	r3, #1
 800ba2c:	9305      	str	r3, [sp, #20]
 800ba2e:	9b06      	ldr	r3, [sp, #24]
 800ba30:	3301      	adds	r3, #1
 800ba32:	9306      	str	r3, [sp, #24]
 800ba34:	f04f 0801 	mov.w	r8, #1
 800ba38:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800ba3a:	2b00      	cmp	r3, #0
 800ba3c:	f47f af6f 	bne.w	800b91e <_dtoa_r+0x7de>
 800ba40:	2001      	movs	r0, #1
 800ba42:	e774      	b.n	800b92e <_dtoa_r+0x7ee>
 800ba44:	f04f 0800 	mov.w	r8, #0
 800ba48:	e7f6      	b.n	800ba38 <_dtoa_r+0x8f8>
 800ba4a:	4698      	mov	r8, r3
 800ba4c:	e7f4      	b.n	800ba38 <_dtoa_r+0x8f8>
 800ba4e:	d082      	beq.n	800b956 <_dtoa_r+0x816>
 800ba50:	9a05      	ldr	r2, [sp, #20]
 800ba52:	331c      	adds	r3, #28
 800ba54:	441a      	add	r2, r3
 800ba56:	9205      	str	r2, [sp, #20]
 800ba58:	9a06      	ldr	r2, [sp, #24]
 800ba5a:	441a      	add	r2, r3
 800ba5c:	441d      	add	r5, r3
 800ba5e:	9206      	str	r2, [sp, #24]
 800ba60:	e779      	b.n	800b956 <_dtoa_r+0x816>
 800ba62:	4603      	mov	r3, r0
 800ba64:	e7f4      	b.n	800ba50 <_dtoa_r+0x910>
 800ba66:	9b04      	ldr	r3, [sp, #16]
 800ba68:	2b00      	cmp	r3, #0
 800ba6a:	dc37      	bgt.n	800badc <_dtoa_r+0x99c>
 800ba6c:	9b07      	ldr	r3, [sp, #28]
 800ba6e:	2b02      	cmp	r3, #2
 800ba70:	dd34      	ble.n	800badc <_dtoa_r+0x99c>
 800ba72:	9b04      	ldr	r3, [sp, #16]
 800ba74:	9301      	str	r3, [sp, #4]
 800ba76:	9b01      	ldr	r3, [sp, #4]
 800ba78:	b963      	cbnz	r3, 800ba94 <_dtoa_r+0x954>
 800ba7a:	4631      	mov	r1, r6
 800ba7c:	2205      	movs	r2, #5
 800ba7e:	4620      	mov	r0, r4
 800ba80:	f000 fab2 	bl	800bfe8 <__multadd>
 800ba84:	4601      	mov	r1, r0
 800ba86:	4606      	mov	r6, r0
 800ba88:	4650      	mov	r0, sl
 800ba8a:	f000 fcc7 	bl	800c41c <__mcmp>
 800ba8e:	2800      	cmp	r0, #0
 800ba90:	f73f adbb 	bgt.w	800b60a <_dtoa_r+0x4ca>
 800ba94:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ba96:	9d00      	ldr	r5, [sp, #0]
 800ba98:	ea6f 0b03 	mvn.w	fp, r3
 800ba9c:	f04f 0800 	mov.w	r8, #0
 800baa0:	4631      	mov	r1, r6
 800baa2:	4620      	mov	r0, r4
 800baa4:	f000 fa7e 	bl	800bfa4 <_Bfree>
 800baa8:	2f00      	cmp	r7, #0
 800baaa:	f43f aeab 	beq.w	800b804 <_dtoa_r+0x6c4>
 800baae:	f1b8 0f00 	cmp.w	r8, #0
 800bab2:	d005      	beq.n	800bac0 <_dtoa_r+0x980>
 800bab4:	45b8      	cmp	r8, r7
 800bab6:	d003      	beq.n	800bac0 <_dtoa_r+0x980>
 800bab8:	4641      	mov	r1, r8
 800baba:	4620      	mov	r0, r4
 800babc:	f000 fa72 	bl	800bfa4 <_Bfree>
 800bac0:	4639      	mov	r1, r7
 800bac2:	4620      	mov	r0, r4
 800bac4:	f000 fa6e 	bl	800bfa4 <_Bfree>
 800bac8:	e69c      	b.n	800b804 <_dtoa_r+0x6c4>
 800baca:	2600      	movs	r6, #0
 800bacc:	4637      	mov	r7, r6
 800bace:	e7e1      	b.n	800ba94 <_dtoa_r+0x954>
 800bad0:	46bb      	mov	fp, r7
 800bad2:	4637      	mov	r7, r6
 800bad4:	e599      	b.n	800b60a <_dtoa_r+0x4ca>
 800bad6:	bf00      	nop
 800bad8:	40240000 	.word	0x40240000
 800badc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800bade:	2b00      	cmp	r3, #0
 800bae0:	f000 80c8 	beq.w	800bc74 <_dtoa_r+0xb34>
 800bae4:	9b04      	ldr	r3, [sp, #16]
 800bae6:	9301      	str	r3, [sp, #4]
 800bae8:	2d00      	cmp	r5, #0
 800baea:	dd05      	ble.n	800baf8 <_dtoa_r+0x9b8>
 800baec:	4639      	mov	r1, r7
 800baee:	462a      	mov	r2, r5
 800baf0:	4620      	mov	r0, r4
 800baf2:	f000 fc27 	bl	800c344 <__lshift>
 800baf6:	4607      	mov	r7, r0
 800baf8:	f1b8 0f00 	cmp.w	r8, #0
 800bafc:	d05b      	beq.n	800bbb6 <_dtoa_r+0xa76>
 800bafe:	6879      	ldr	r1, [r7, #4]
 800bb00:	4620      	mov	r0, r4
 800bb02:	f000 fa0f 	bl	800bf24 <_Balloc>
 800bb06:	4605      	mov	r5, r0
 800bb08:	b928      	cbnz	r0, 800bb16 <_dtoa_r+0x9d6>
 800bb0a:	4b83      	ldr	r3, [pc, #524]	; (800bd18 <_dtoa_r+0xbd8>)
 800bb0c:	4602      	mov	r2, r0
 800bb0e:	f240 21ef 	movw	r1, #751	; 0x2ef
 800bb12:	f7ff bb2e 	b.w	800b172 <_dtoa_r+0x32>
 800bb16:	693a      	ldr	r2, [r7, #16]
 800bb18:	3202      	adds	r2, #2
 800bb1a:	0092      	lsls	r2, r2, #2
 800bb1c:	f107 010c 	add.w	r1, r7, #12
 800bb20:	300c      	adds	r0, #12
 800bb22:	f000 ffbd 	bl	800caa0 <memcpy>
 800bb26:	2201      	movs	r2, #1
 800bb28:	4629      	mov	r1, r5
 800bb2a:	4620      	mov	r0, r4
 800bb2c:	f000 fc0a 	bl	800c344 <__lshift>
 800bb30:	9b00      	ldr	r3, [sp, #0]
 800bb32:	3301      	adds	r3, #1
 800bb34:	9304      	str	r3, [sp, #16]
 800bb36:	e9dd 2300 	ldrd	r2, r3, [sp]
 800bb3a:	4413      	add	r3, r2
 800bb3c:	9308      	str	r3, [sp, #32]
 800bb3e:	9b02      	ldr	r3, [sp, #8]
 800bb40:	f003 0301 	and.w	r3, r3, #1
 800bb44:	46b8      	mov	r8, r7
 800bb46:	9306      	str	r3, [sp, #24]
 800bb48:	4607      	mov	r7, r0
 800bb4a:	9b04      	ldr	r3, [sp, #16]
 800bb4c:	4631      	mov	r1, r6
 800bb4e:	3b01      	subs	r3, #1
 800bb50:	4650      	mov	r0, sl
 800bb52:	9301      	str	r3, [sp, #4]
 800bb54:	f7ff fa6c 	bl	800b030 <quorem>
 800bb58:	4641      	mov	r1, r8
 800bb5a:	9002      	str	r0, [sp, #8]
 800bb5c:	f100 0930 	add.w	r9, r0, #48	; 0x30
 800bb60:	4650      	mov	r0, sl
 800bb62:	f000 fc5b 	bl	800c41c <__mcmp>
 800bb66:	463a      	mov	r2, r7
 800bb68:	9005      	str	r0, [sp, #20]
 800bb6a:	4631      	mov	r1, r6
 800bb6c:	4620      	mov	r0, r4
 800bb6e:	f000 fc71 	bl	800c454 <__mdiff>
 800bb72:	68c2      	ldr	r2, [r0, #12]
 800bb74:	4605      	mov	r5, r0
 800bb76:	bb02      	cbnz	r2, 800bbba <_dtoa_r+0xa7a>
 800bb78:	4601      	mov	r1, r0
 800bb7a:	4650      	mov	r0, sl
 800bb7c:	f000 fc4e 	bl	800c41c <__mcmp>
 800bb80:	4602      	mov	r2, r0
 800bb82:	4629      	mov	r1, r5
 800bb84:	4620      	mov	r0, r4
 800bb86:	9209      	str	r2, [sp, #36]	; 0x24
 800bb88:	f000 fa0c 	bl	800bfa4 <_Bfree>
 800bb8c:	9b07      	ldr	r3, [sp, #28]
 800bb8e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800bb90:	9d04      	ldr	r5, [sp, #16]
 800bb92:	ea43 0102 	orr.w	r1, r3, r2
 800bb96:	9b06      	ldr	r3, [sp, #24]
 800bb98:	4319      	orrs	r1, r3
 800bb9a:	d110      	bne.n	800bbbe <_dtoa_r+0xa7e>
 800bb9c:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800bba0:	d029      	beq.n	800bbf6 <_dtoa_r+0xab6>
 800bba2:	9b05      	ldr	r3, [sp, #20]
 800bba4:	2b00      	cmp	r3, #0
 800bba6:	dd02      	ble.n	800bbae <_dtoa_r+0xa6e>
 800bba8:	9b02      	ldr	r3, [sp, #8]
 800bbaa:	f103 0931 	add.w	r9, r3, #49	; 0x31
 800bbae:	9b01      	ldr	r3, [sp, #4]
 800bbb0:	f883 9000 	strb.w	r9, [r3]
 800bbb4:	e774      	b.n	800baa0 <_dtoa_r+0x960>
 800bbb6:	4638      	mov	r0, r7
 800bbb8:	e7ba      	b.n	800bb30 <_dtoa_r+0x9f0>
 800bbba:	2201      	movs	r2, #1
 800bbbc:	e7e1      	b.n	800bb82 <_dtoa_r+0xa42>
 800bbbe:	9b05      	ldr	r3, [sp, #20]
 800bbc0:	2b00      	cmp	r3, #0
 800bbc2:	db04      	blt.n	800bbce <_dtoa_r+0xa8e>
 800bbc4:	9907      	ldr	r1, [sp, #28]
 800bbc6:	430b      	orrs	r3, r1
 800bbc8:	9906      	ldr	r1, [sp, #24]
 800bbca:	430b      	orrs	r3, r1
 800bbcc:	d120      	bne.n	800bc10 <_dtoa_r+0xad0>
 800bbce:	2a00      	cmp	r2, #0
 800bbd0:	dded      	ble.n	800bbae <_dtoa_r+0xa6e>
 800bbd2:	4651      	mov	r1, sl
 800bbd4:	2201      	movs	r2, #1
 800bbd6:	4620      	mov	r0, r4
 800bbd8:	f000 fbb4 	bl	800c344 <__lshift>
 800bbdc:	4631      	mov	r1, r6
 800bbde:	4682      	mov	sl, r0
 800bbe0:	f000 fc1c 	bl	800c41c <__mcmp>
 800bbe4:	2800      	cmp	r0, #0
 800bbe6:	dc03      	bgt.n	800bbf0 <_dtoa_r+0xab0>
 800bbe8:	d1e1      	bne.n	800bbae <_dtoa_r+0xa6e>
 800bbea:	f019 0f01 	tst.w	r9, #1
 800bbee:	d0de      	beq.n	800bbae <_dtoa_r+0xa6e>
 800bbf0:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800bbf4:	d1d8      	bne.n	800bba8 <_dtoa_r+0xa68>
 800bbf6:	9a01      	ldr	r2, [sp, #4]
 800bbf8:	2339      	movs	r3, #57	; 0x39
 800bbfa:	7013      	strb	r3, [r2, #0]
 800bbfc:	462b      	mov	r3, r5
 800bbfe:	461d      	mov	r5, r3
 800bc00:	3b01      	subs	r3, #1
 800bc02:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800bc06:	2a39      	cmp	r2, #57	; 0x39
 800bc08:	d06c      	beq.n	800bce4 <_dtoa_r+0xba4>
 800bc0a:	3201      	adds	r2, #1
 800bc0c:	701a      	strb	r2, [r3, #0]
 800bc0e:	e747      	b.n	800baa0 <_dtoa_r+0x960>
 800bc10:	2a00      	cmp	r2, #0
 800bc12:	dd07      	ble.n	800bc24 <_dtoa_r+0xae4>
 800bc14:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800bc18:	d0ed      	beq.n	800bbf6 <_dtoa_r+0xab6>
 800bc1a:	9a01      	ldr	r2, [sp, #4]
 800bc1c:	f109 0301 	add.w	r3, r9, #1
 800bc20:	7013      	strb	r3, [r2, #0]
 800bc22:	e73d      	b.n	800baa0 <_dtoa_r+0x960>
 800bc24:	9b04      	ldr	r3, [sp, #16]
 800bc26:	9a08      	ldr	r2, [sp, #32]
 800bc28:	f803 9c01 	strb.w	r9, [r3, #-1]
 800bc2c:	4293      	cmp	r3, r2
 800bc2e:	d043      	beq.n	800bcb8 <_dtoa_r+0xb78>
 800bc30:	4651      	mov	r1, sl
 800bc32:	2300      	movs	r3, #0
 800bc34:	220a      	movs	r2, #10
 800bc36:	4620      	mov	r0, r4
 800bc38:	f000 f9d6 	bl	800bfe8 <__multadd>
 800bc3c:	45b8      	cmp	r8, r7
 800bc3e:	4682      	mov	sl, r0
 800bc40:	f04f 0300 	mov.w	r3, #0
 800bc44:	f04f 020a 	mov.w	r2, #10
 800bc48:	4641      	mov	r1, r8
 800bc4a:	4620      	mov	r0, r4
 800bc4c:	d107      	bne.n	800bc5e <_dtoa_r+0xb1e>
 800bc4e:	f000 f9cb 	bl	800bfe8 <__multadd>
 800bc52:	4680      	mov	r8, r0
 800bc54:	4607      	mov	r7, r0
 800bc56:	9b04      	ldr	r3, [sp, #16]
 800bc58:	3301      	adds	r3, #1
 800bc5a:	9304      	str	r3, [sp, #16]
 800bc5c:	e775      	b.n	800bb4a <_dtoa_r+0xa0a>
 800bc5e:	f000 f9c3 	bl	800bfe8 <__multadd>
 800bc62:	4639      	mov	r1, r7
 800bc64:	4680      	mov	r8, r0
 800bc66:	2300      	movs	r3, #0
 800bc68:	220a      	movs	r2, #10
 800bc6a:	4620      	mov	r0, r4
 800bc6c:	f000 f9bc 	bl	800bfe8 <__multadd>
 800bc70:	4607      	mov	r7, r0
 800bc72:	e7f0      	b.n	800bc56 <_dtoa_r+0xb16>
 800bc74:	9b04      	ldr	r3, [sp, #16]
 800bc76:	9301      	str	r3, [sp, #4]
 800bc78:	9d00      	ldr	r5, [sp, #0]
 800bc7a:	4631      	mov	r1, r6
 800bc7c:	4650      	mov	r0, sl
 800bc7e:	f7ff f9d7 	bl	800b030 <quorem>
 800bc82:	f100 0930 	add.w	r9, r0, #48	; 0x30
 800bc86:	9b00      	ldr	r3, [sp, #0]
 800bc88:	f805 9b01 	strb.w	r9, [r5], #1
 800bc8c:	1aea      	subs	r2, r5, r3
 800bc8e:	9b01      	ldr	r3, [sp, #4]
 800bc90:	4293      	cmp	r3, r2
 800bc92:	dd07      	ble.n	800bca4 <_dtoa_r+0xb64>
 800bc94:	4651      	mov	r1, sl
 800bc96:	2300      	movs	r3, #0
 800bc98:	220a      	movs	r2, #10
 800bc9a:	4620      	mov	r0, r4
 800bc9c:	f000 f9a4 	bl	800bfe8 <__multadd>
 800bca0:	4682      	mov	sl, r0
 800bca2:	e7ea      	b.n	800bc7a <_dtoa_r+0xb3a>
 800bca4:	9b01      	ldr	r3, [sp, #4]
 800bca6:	2b00      	cmp	r3, #0
 800bca8:	bfc8      	it	gt
 800bcaa:	461d      	movgt	r5, r3
 800bcac:	9b00      	ldr	r3, [sp, #0]
 800bcae:	bfd8      	it	le
 800bcb0:	2501      	movle	r5, #1
 800bcb2:	441d      	add	r5, r3
 800bcb4:	f04f 0800 	mov.w	r8, #0
 800bcb8:	4651      	mov	r1, sl
 800bcba:	2201      	movs	r2, #1
 800bcbc:	4620      	mov	r0, r4
 800bcbe:	f000 fb41 	bl	800c344 <__lshift>
 800bcc2:	4631      	mov	r1, r6
 800bcc4:	4682      	mov	sl, r0
 800bcc6:	f000 fba9 	bl	800c41c <__mcmp>
 800bcca:	2800      	cmp	r0, #0
 800bccc:	dc96      	bgt.n	800bbfc <_dtoa_r+0xabc>
 800bcce:	d102      	bne.n	800bcd6 <_dtoa_r+0xb96>
 800bcd0:	f019 0f01 	tst.w	r9, #1
 800bcd4:	d192      	bne.n	800bbfc <_dtoa_r+0xabc>
 800bcd6:	462b      	mov	r3, r5
 800bcd8:	461d      	mov	r5, r3
 800bcda:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800bcde:	2a30      	cmp	r2, #48	; 0x30
 800bce0:	d0fa      	beq.n	800bcd8 <_dtoa_r+0xb98>
 800bce2:	e6dd      	b.n	800baa0 <_dtoa_r+0x960>
 800bce4:	9a00      	ldr	r2, [sp, #0]
 800bce6:	429a      	cmp	r2, r3
 800bce8:	d189      	bne.n	800bbfe <_dtoa_r+0xabe>
 800bcea:	f10b 0b01 	add.w	fp, fp, #1
 800bcee:	2331      	movs	r3, #49	; 0x31
 800bcf0:	e796      	b.n	800bc20 <_dtoa_r+0xae0>
 800bcf2:	4b0a      	ldr	r3, [pc, #40]	; (800bd1c <_dtoa_r+0xbdc>)
 800bcf4:	f7ff ba99 	b.w	800b22a <_dtoa_r+0xea>
 800bcf8:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800bcfa:	2b00      	cmp	r3, #0
 800bcfc:	f47f aa6d 	bne.w	800b1da <_dtoa_r+0x9a>
 800bd00:	4b07      	ldr	r3, [pc, #28]	; (800bd20 <_dtoa_r+0xbe0>)
 800bd02:	f7ff ba92 	b.w	800b22a <_dtoa_r+0xea>
 800bd06:	9b01      	ldr	r3, [sp, #4]
 800bd08:	2b00      	cmp	r3, #0
 800bd0a:	dcb5      	bgt.n	800bc78 <_dtoa_r+0xb38>
 800bd0c:	9b07      	ldr	r3, [sp, #28]
 800bd0e:	2b02      	cmp	r3, #2
 800bd10:	f73f aeb1 	bgt.w	800ba76 <_dtoa_r+0x936>
 800bd14:	e7b0      	b.n	800bc78 <_dtoa_r+0xb38>
 800bd16:	bf00      	nop
 800bd18:	0800d423 	.word	0x0800d423
 800bd1c:	0800d2ed 	.word	0x0800d2ed
 800bd20:	0800d3be 	.word	0x0800d3be

0800bd24 <_free_r>:
 800bd24:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800bd26:	2900      	cmp	r1, #0
 800bd28:	d044      	beq.n	800bdb4 <_free_r+0x90>
 800bd2a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800bd2e:	9001      	str	r0, [sp, #4]
 800bd30:	2b00      	cmp	r3, #0
 800bd32:	f1a1 0404 	sub.w	r4, r1, #4
 800bd36:	bfb8      	it	lt
 800bd38:	18e4      	addlt	r4, r4, r3
 800bd3a:	f000 f8e7 	bl	800bf0c <__malloc_lock>
 800bd3e:	4a1e      	ldr	r2, [pc, #120]	; (800bdb8 <_free_r+0x94>)
 800bd40:	9801      	ldr	r0, [sp, #4]
 800bd42:	6813      	ldr	r3, [r2, #0]
 800bd44:	b933      	cbnz	r3, 800bd54 <_free_r+0x30>
 800bd46:	6063      	str	r3, [r4, #4]
 800bd48:	6014      	str	r4, [r2, #0]
 800bd4a:	b003      	add	sp, #12
 800bd4c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800bd50:	f000 b8e2 	b.w	800bf18 <__malloc_unlock>
 800bd54:	42a3      	cmp	r3, r4
 800bd56:	d908      	bls.n	800bd6a <_free_r+0x46>
 800bd58:	6825      	ldr	r5, [r4, #0]
 800bd5a:	1961      	adds	r1, r4, r5
 800bd5c:	428b      	cmp	r3, r1
 800bd5e:	bf01      	itttt	eq
 800bd60:	6819      	ldreq	r1, [r3, #0]
 800bd62:	685b      	ldreq	r3, [r3, #4]
 800bd64:	1949      	addeq	r1, r1, r5
 800bd66:	6021      	streq	r1, [r4, #0]
 800bd68:	e7ed      	b.n	800bd46 <_free_r+0x22>
 800bd6a:	461a      	mov	r2, r3
 800bd6c:	685b      	ldr	r3, [r3, #4]
 800bd6e:	b10b      	cbz	r3, 800bd74 <_free_r+0x50>
 800bd70:	42a3      	cmp	r3, r4
 800bd72:	d9fa      	bls.n	800bd6a <_free_r+0x46>
 800bd74:	6811      	ldr	r1, [r2, #0]
 800bd76:	1855      	adds	r5, r2, r1
 800bd78:	42a5      	cmp	r5, r4
 800bd7a:	d10b      	bne.n	800bd94 <_free_r+0x70>
 800bd7c:	6824      	ldr	r4, [r4, #0]
 800bd7e:	4421      	add	r1, r4
 800bd80:	1854      	adds	r4, r2, r1
 800bd82:	42a3      	cmp	r3, r4
 800bd84:	6011      	str	r1, [r2, #0]
 800bd86:	d1e0      	bne.n	800bd4a <_free_r+0x26>
 800bd88:	681c      	ldr	r4, [r3, #0]
 800bd8a:	685b      	ldr	r3, [r3, #4]
 800bd8c:	6053      	str	r3, [r2, #4]
 800bd8e:	440c      	add	r4, r1
 800bd90:	6014      	str	r4, [r2, #0]
 800bd92:	e7da      	b.n	800bd4a <_free_r+0x26>
 800bd94:	d902      	bls.n	800bd9c <_free_r+0x78>
 800bd96:	230c      	movs	r3, #12
 800bd98:	6003      	str	r3, [r0, #0]
 800bd9a:	e7d6      	b.n	800bd4a <_free_r+0x26>
 800bd9c:	6825      	ldr	r5, [r4, #0]
 800bd9e:	1961      	adds	r1, r4, r5
 800bda0:	428b      	cmp	r3, r1
 800bda2:	bf04      	itt	eq
 800bda4:	6819      	ldreq	r1, [r3, #0]
 800bda6:	685b      	ldreq	r3, [r3, #4]
 800bda8:	6063      	str	r3, [r4, #4]
 800bdaa:	bf04      	itt	eq
 800bdac:	1949      	addeq	r1, r1, r5
 800bdae:	6021      	streq	r1, [r4, #0]
 800bdb0:	6054      	str	r4, [r2, #4]
 800bdb2:	e7ca      	b.n	800bd4a <_free_r+0x26>
 800bdb4:	b003      	add	sp, #12
 800bdb6:	bd30      	pop	{r4, r5, pc}
 800bdb8:	2000085c 	.word	0x2000085c

0800bdbc <malloc>:
 800bdbc:	4b02      	ldr	r3, [pc, #8]	; (800bdc8 <malloc+0xc>)
 800bdbe:	4601      	mov	r1, r0
 800bdc0:	6818      	ldr	r0, [r3, #0]
 800bdc2:	f000 b823 	b.w	800be0c <_malloc_r>
 800bdc6:	bf00      	nop
 800bdc8:	20000138 	.word	0x20000138

0800bdcc <sbrk_aligned>:
 800bdcc:	b570      	push	{r4, r5, r6, lr}
 800bdce:	4e0e      	ldr	r6, [pc, #56]	; (800be08 <sbrk_aligned+0x3c>)
 800bdd0:	460c      	mov	r4, r1
 800bdd2:	6831      	ldr	r1, [r6, #0]
 800bdd4:	4605      	mov	r5, r0
 800bdd6:	b911      	cbnz	r1, 800bdde <sbrk_aligned+0x12>
 800bdd8:	f000 fe52 	bl	800ca80 <_sbrk_r>
 800bddc:	6030      	str	r0, [r6, #0]
 800bdde:	4621      	mov	r1, r4
 800bde0:	4628      	mov	r0, r5
 800bde2:	f000 fe4d 	bl	800ca80 <_sbrk_r>
 800bde6:	1c43      	adds	r3, r0, #1
 800bde8:	d00a      	beq.n	800be00 <sbrk_aligned+0x34>
 800bdea:	1cc4      	adds	r4, r0, #3
 800bdec:	f024 0403 	bic.w	r4, r4, #3
 800bdf0:	42a0      	cmp	r0, r4
 800bdf2:	d007      	beq.n	800be04 <sbrk_aligned+0x38>
 800bdf4:	1a21      	subs	r1, r4, r0
 800bdf6:	4628      	mov	r0, r5
 800bdf8:	f000 fe42 	bl	800ca80 <_sbrk_r>
 800bdfc:	3001      	adds	r0, #1
 800bdfe:	d101      	bne.n	800be04 <sbrk_aligned+0x38>
 800be00:	f04f 34ff 	mov.w	r4, #4294967295
 800be04:	4620      	mov	r0, r4
 800be06:	bd70      	pop	{r4, r5, r6, pc}
 800be08:	20000860 	.word	0x20000860

0800be0c <_malloc_r>:
 800be0c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800be10:	1ccd      	adds	r5, r1, #3
 800be12:	f025 0503 	bic.w	r5, r5, #3
 800be16:	3508      	adds	r5, #8
 800be18:	2d0c      	cmp	r5, #12
 800be1a:	bf38      	it	cc
 800be1c:	250c      	movcc	r5, #12
 800be1e:	2d00      	cmp	r5, #0
 800be20:	4607      	mov	r7, r0
 800be22:	db01      	blt.n	800be28 <_malloc_r+0x1c>
 800be24:	42a9      	cmp	r1, r5
 800be26:	d905      	bls.n	800be34 <_malloc_r+0x28>
 800be28:	230c      	movs	r3, #12
 800be2a:	603b      	str	r3, [r7, #0]
 800be2c:	2600      	movs	r6, #0
 800be2e:	4630      	mov	r0, r6
 800be30:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800be34:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 800bf08 <_malloc_r+0xfc>
 800be38:	f000 f868 	bl	800bf0c <__malloc_lock>
 800be3c:	f8d8 3000 	ldr.w	r3, [r8]
 800be40:	461c      	mov	r4, r3
 800be42:	bb5c      	cbnz	r4, 800be9c <_malloc_r+0x90>
 800be44:	4629      	mov	r1, r5
 800be46:	4638      	mov	r0, r7
 800be48:	f7ff ffc0 	bl	800bdcc <sbrk_aligned>
 800be4c:	1c43      	adds	r3, r0, #1
 800be4e:	4604      	mov	r4, r0
 800be50:	d155      	bne.n	800befe <_malloc_r+0xf2>
 800be52:	f8d8 4000 	ldr.w	r4, [r8]
 800be56:	4626      	mov	r6, r4
 800be58:	2e00      	cmp	r6, #0
 800be5a:	d145      	bne.n	800bee8 <_malloc_r+0xdc>
 800be5c:	2c00      	cmp	r4, #0
 800be5e:	d048      	beq.n	800bef2 <_malloc_r+0xe6>
 800be60:	6823      	ldr	r3, [r4, #0]
 800be62:	4631      	mov	r1, r6
 800be64:	4638      	mov	r0, r7
 800be66:	eb04 0903 	add.w	r9, r4, r3
 800be6a:	f000 fe09 	bl	800ca80 <_sbrk_r>
 800be6e:	4581      	cmp	r9, r0
 800be70:	d13f      	bne.n	800bef2 <_malloc_r+0xe6>
 800be72:	6821      	ldr	r1, [r4, #0]
 800be74:	1a6d      	subs	r5, r5, r1
 800be76:	4629      	mov	r1, r5
 800be78:	4638      	mov	r0, r7
 800be7a:	f7ff ffa7 	bl	800bdcc <sbrk_aligned>
 800be7e:	3001      	adds	r0, #1
 800be80:	d037      	beq.n	800bef2 <_malloc_r+0xe6>
 800be82:	6823      	ldr	r3, [r4, #0]
 800be84:	442b      	add	r3, r5
 800be86:	6023      	str	r3, [r4, #0]
 800be88:	f8d8 3000 	ldr.w	r3, [r8]
 800be8c:	2b00      	cmp	r3, #0
 800be8e:	d038      	beq.n	800bf02 <_malloc_r+0xf6>
 800be90:	685a      	ldr	r2, [r3, #4]
 800be92:	42a2      	cmp	r2, r4
 800be94:	d12b      	bne.n	800beee <_malloc_r+0xe2>
 800be96:	2200      	movs	r2, #0
 800be98:	605a      	str	r2, [r3, #4]
 800be9a:	e00f      	b.n	800bebc <_malloc_r+0xb0>
 800be9c:	6822      	ldr	r2, [r4, #0]
 800be9e:	1b52      	subs	r2, r2, r5
 800bea0:	d41f      	bmi.n	800bee2 <_malloc_r+0xd6>
 800bea2:	2a0b      	cmp	r2, #11
 800bea4:	d917      	bls.n	800bed6 <_malloc_r+0xca>
 800bea6:	1961      	adds	r1, r4, r5
 800bea8:	42a3      	cmp	r3, r4
 800beaa:	6025      	str	r5, [r4, #0]
 800beac:	bf18      	it	ne
 800beae:	6059      	strne	r1, [r3, #4]
 800beb0:	6863      	ldr	r3, [r4, #4]
 800beb2:	bf08      	it	eq
 800beb4:	f8c8 1000 	streq.w	r1, [r8]
 800beb8:	5162      	str	r2, [r4, r5]
 800beba:	604b      	str	r3, [r1, #4]
 800bebc:	4638      	mov	r0, r7
 800bebe:	f104 060b 	add.w	r6, r4, #11
 800bec2:	f000 f829 	bl	800bf18 <__malloc_unlock>
 800bec6:	f026 0607 	bic.w	r6, r6, #7
 800beca:	1d23      	adds	r3, r4, #4
 800becc:	1af2      	subs	r2, r6, r3
 800bece:	d0ae      	beq.n	800be2e <_malloc_r+0x22>
 800bed0:	1b9b      	subs	r3, r3, r6
 800bed2:	50a3      	str	r3, [r4, r2]
 800bed4:	e7ab      	b.n	800be2e <_malloc_r+0x22>
 800bed6:	42a3      	cmp	r3, r4
 800bed8:	6862      	ldr	r2, [r4, #4]
 800beda:	d1dd      	bne.n	800be98 <_malloc_r+0x8c>
 800bedc:	f8c8 2000 	str.w	r2, [r8]
 800bee0:	e7ec      	b.n	800bebc <_malloc_r+0xb0>
 800bee2:	4623      	mov	r3, r4
 800bee4:	6864      	ldr	r4, [r4, #4]
 800bee6:	e7ac      	b.n	800be42 <_malloc_r+0x36>
 800bee8:	4634      	mov	r4, r6
 800beea:	6876      	ldr	r6, [r6, #4]
 800beec:	e7b4      	b.n	800be58 <_malloc_r+0x4c>
 800beee:	4613      	mov	r3, r2
 800bef0:	e7cc      	b.n	800be8c <_malloc_r+0x80>
 800bef2:	230c      	movs	r3, #12
 800bef4:	603b      	str	r3, [r7, #0]
 800bef6:	4638      	mov	r0, r7
 800bef8:	f000 f80e 	bl	800bf18 <__malloc_unlock>
 800befc:	e797      	b.n	800be2e <_malloc_r+0x22>
 800befe:	6025      	str	r5, [r4, #0]
 800bf00:	e7dc      	b.n	800bebc <_malloc_r+0xb0>
 800bf02:	605b      	str	r3, [r3, #4]
 800bf04:	deff      	udf	#255	; 0xff
 800bf06:	bf00      	nop
 800bf08:	2000085c 	.word	0x2000085c

0800bf0c <__malloc_lock>:
 800bf0c:	4801      	ldr	r0, [pc, #4]	; (800bf14 <__malloc_lock+0x8>)
 800bf0e:	f7ff b86f 	b.w	800aff0 <__retarget_lock_acquire_recursive>
 800bf12:	bf00      	nop
 800bf14:	20000858 	.word	0x20000858

0800bf18 <__malloc_unlock>:
 800bf18:	4801      	ldr	r0, [pc, #4]	; (800bf20 <__malloc_unlock+0x8>)
 800bf1a:	f7ff b86a 	b.w	800aff2 <__retarget_lock_release_recursive>
 800bf1e:	bf00      	nop
 800bf20:	20000858 	.word	0x20000858

0800bf24 <_Balloc>:
 800bf24:	b570      	push	{r4, r5, r6, lr}
 800bf26:	69c6      	ldr	r6, [r0, #28]
 800bf28:	4604      	mov	r4, r0
 800bf2a:	460d      	mov	r5, r1
 800bf2c:	b976      	cbnz	r6, 800bf4c <_Balloc+0x28>
 800bf2e:	2010      	movs	r0, #16
 800bf30:	f7ff ff44 	bl	800bdbc <malloc>
 800bf34:	4602      	mov	r2, r0
 800bf36:	61e0      	str	r0, [r4, #28]
 800bf38:	b920      	cbnz	r0, 800bf44 <_Balloc+0x20>
 800bf3a:	4b18      	ldr	r3, [pc, #96]	; (800bf9c <_Balloc+0x78>)
 800bf3c:	4818      	ldr	r0, [pc, #96]	; (800bfa0 <_Balloc+0x7c>)
 800bf3e:	216b      	movs	r1, #107	; 0x6b
 800bf40:	f7ff f858 	bl	800aff4 <__assert_func>
 800bf44:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800bf48:	6006      	str	r6, [r0, #0]
 800bf4a:	60c6      	str	r6, [r0, #12]
 800bf4c:	69e6      	ldr	r6, [r4, #28]
 800bf4e:	68f3      	ldr	r3, [r6, #12]
 800bf50:	b183      	cbz	r3, 800bf74 <_Balloc+0x50>
 800bf52:	69e3      	ldr	r3, [r4, #28]
 800bf54:	68db      	ldr	r3, [r3, #12]
 800bf56:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800bf5a:	b9b8      	cbnz	r0, 800bf8c <_Balloc+0x68>
 800bf5c:	2101      	movs	r1, #1
 800bf5e:	fa01 f605 	lsl.w	r6, r1, r5
 800bf62:	1d72      	adds	r2, r6, #5
 800bf64:	0092      	lsls	r2, r2, #2
 800bf66:	4620      	mov	r0, r4
 800bf68:	f000 fdaf 	bl	800caca <_calloc_r>
 800bf6c:	b160      	cbz	r0, 800bf88 <_Balloc+0x64>
 800bf6e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800bf72:	e00e      	b.n	800bf92 <_Balloc+0x6e>
 800bf74:	2221      	movs	r2, #33	; 0x21
 800bf76:	2104      	movs	r1, #4
 800bf78:	4620      	mov	r0, r4
 800bf7a:	f000 fda6 	bl	800caca <_calloc_r>
 800bf7e:	69e3      	ldr	r3, [r4, #28]
 800bf80:	60f0      	str	r0, [r6, #12]
 800bf82:	68db      	ldr	r3, [r3, #12]
 800bf84:	2b00      	cmp	r3, #0
 800bf86:	d1e4      	bne.n	800bf52 <_Balloc+0x2e>
 800bf88:	2000      	movs	r0, #0
 800bf8a:	bd70      	pop	{r4, r5, r6, pc}
 800bf8c:	6802      	ldr	r2, [r0, #0]
 800bf8e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800bf92:	2300      	movs	r3, #0
 800bf94:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800bf98:	e7f7      	b.n	800bf8a <_Balloc+0x66>
 800bf9a:	bf00      	nop
 800bf9c:	0800d311 	.word	0x0800d311
 800bfa0:	0800d434 	.word	0x0800d434

0800bfa4 <_Bfree>:
 800bfa4:	b570      	push	{r4, r5, r6, lr}
 800bfa6:	69c6      	ldr	r6, [r0, #28]
 800bfa8:	4605      	mov	r5, r0
 800bfaa:	460c      	mov	r4, r1
 800bfac:	b976      	cbnz	r6, 800bfcc <_Bfree+0x28>
 800bfae:	2010      	movs	r0, #16
 800bfb0:	f7ff ff04 	bl	800bdbc <malloc>
 800bfb4:	4602      	mov	r2, r0
 800bfb6:	61e8      	str	r0, [r5, #28]
 800bfb8:	b920      	cbnz	r0, 800bfc4 <_Bfree+0x20>
 800bfba:	4b09      	ldr	r3, [pc, #36]	; (800bfe0 <_Bfree+0x3c>)
 800bfbc:	4809      	ldr	r0, [pc, #36]	; (800bfe4 <_Bfree+0x40>)
 800bfbe:	218f      	movs	r1, #143	; 0x8f
 800bfc0:	f7ff f818 	bl	800aff4 <__assert_func>
 800bfc4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800bfc8:	6006      	str	r6, [r0, #0]
 800bfca:	60c6      	str	r6, [r0, #12]
 800bfcc:	b13c      	cbz	r4, 800bfde <_Bfree+0x3a>
 800bfce:	69eb      	ldr	r3, [r5, #28]
 800bfd0:	6862      	ldr	r2, [r4, #4]
 800bfd2:	68db      	ldr	r3, [r3, #12]
 800bfd4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800bfd8:	6021      	str	r1, [r4, #0]
 800bfda:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800bfde:	bd70      	pop	{r4, r5, r6, pc}
 800bfe0:	0800d311 	.word	0x0800d311
 800bfe4:	0800d434 	.word	0x0800d434

0800bfe8 <__multadd>:
 800bfe8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bfec:	690d      	ldr	r5, [r1, #16]
 800bfee:	4607      	mov	r7, r0
 800bff0:	460c      	mov	r4, r1
 800bff2:	461e      	mov	r6, r3
 800bff4:	f101 0c14 	add.w	ip, r1, #20
 800bff8:	2000      	movs	r0, #0
 800bffa:	f8dc 3000 	ldr.w	r3, [ip]
 800bffe:	b299      	uxth	r1, r3
 800c000:	fb02 6101 	mla	r1, r2, r1, r6
 800c004:	0c1e      	lsrs	r6, r3, #16
 800c006:	0c0b      	lsrs	r3, r1, #16
 800c008:	fb02 3306 	mla	r3, r2, r6, r3
 800c00c:	b289      	uxth	r1, r1
 800c00e:	3001      	adds	r0, #1
 800c010:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800c014:	4285      	cmp	r5, r0
 800c016:	f84c 1b04 	str.w	r1, [ip], #4
 800c01a:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800c01e:	dcec      	bgt.n	800bffa <__multadd+0x12>
 800c020:	b30e      	cbz	r6, 800c066 <__multadd+0x7e>
 800c022:	68a3      	ldr	r3, [r4, #8]
 800c024:	42ab      	cmp	r3, r5
 800c026:	dc19      	bgt.n	800c05c <__multadd+0x74>
 800c028:	6861      	ldr	r1, [r4, #4]
 800c02a:	4638      	mov	r0, r7
 800c02c:	3101      	adds	r1, #1
 800c02e:	f7ff ff79 	bl	800bf24 <_Balloc>
 800c032:	4680      	mov	r8, r0
 800c034:	b928      	cbnz	r0, 800c042 <__multadd+0x5a>
 800c036:	4602      	mov	r2, r0
 800c038:	4b0c      	ldr	r3, [pc, #48]	; (800c06c <__multadd+0x84>)
 800c03a:	480d      	ldr	r0, [pc, #52]	; (800c070 <__multadd+0x88>)
 800c03c:	21ba      	movs	r1, #186	; 0xba
 800c03e:	f7fe ffd9 	bl	800aff4 <__assert_func>
 800c042:	6922      	ldr	r2, [r4, #16]
 800c044:	3202      	adds	r2, #2
 800c046:	f104 010c 	add.w	r1, r4, #12
 800c04a:	0092      	lsls	r2, r2, #2
 800c04c:	300c      	adds	r0, #12
 800c04e:	f000 fd27 	bl	800caa0 <memcpy>
 800c052:	4621      	mov	r1, r4
 800c054:	4638      	mov	r0, r7
 800c056:	f7ff ffa5 	bl	800bfa4 <_Bfree>
 800c05a:	4644      	mov	r4, r8
 800c05c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800c060:	3501      	adds	r5, #1
 800c062:	615e      	str	r6, [r3, #20]
 800c064:	6125      	str	r5, [r4, #16]
 800c066:	4620      	mov	r0, r4
 800c068:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c06c:	0800d423 	.word	0x0800d423
 800c070:	0800d434 	.word	0x0800d434

0800c074 <__hi0bits>:
 800c074:	0c03      	lsrs	r3, r0, #16
 800c076:	041b      	lsls	r3, r3, #16
 800c078:	b9d3      	cbnz	r3, 800c0b0 <__hi0bits+0x3c>
 800c07a:	0400      	lsls	r0, r0, #16
 800c07c:	2310      	movs	r3, #16
 800c07e:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800c082:	bf04      	itt	eq
 800c084:	0200      	lsleq	r0, r0, #8
 800c086:	3308      	addeq	r3, #8
 800c088:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800c08c:	bf04      	itt	eq
 800c08e:	0100      	lsleq	r0, r0, #4
 800c090:	3304      	addeq	r3, #4
 800c092:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800c096:	bf04      	itt	eq
 800c098:	0080      	lsleq	r0, r0, #2
 800c09a:	3302      	addeq	r3, #2
 800c09c:	2800      	cmp	r0, #0
 800c09e:	db05      	blt.n	800c0ac <__hi0bits+0x38>
 800c0a0:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800c0a4:	f103 0301 	add.w	r3, r3, #1
 800c0a8:	bf08      	it	eq
 800c0aa:	2320      	moveq	r3, #32
 800c0ac:	4618      	mov	r0, r3
 800c0ae:	4770      	bx	lr
 800c0b0:	2300      	movs	r3, #0
 800c0b2:	e7e4      	b.n	800c07e <__hi0bits+0xa>

0800c0b4 <__lo0bits>:
 800c0b4:	6803      	ldr	r3, [r0, #0]
 800c0b6:	f013 0207 	ands.w	r2, r3, #7
 800c0ba:	d00c      	beq.n	800c0d6 <__lo0bits+0x22>
 800c0bc:	07d9      	lsls	r1, r3, #31
 800c0be:	d422      	bmi.n	800c106 <__lo0bits+0x52>
 800c0c0:	079a      	lsls	r2, r3, #30
 800c0c2:	bf49      	itett	mi
 800c0c4:	085b      	lsrmi	r3, r3, #1
 800c0c6:	089b      	lsrpl	r3, r3, #2
 800c0c8:	6003      	strmi	r3, [r0, #0]
 800c0ca:	2201      	movmi	r2, #1
 800c0cc:	bf5c      	itt	pl
 800c0ce:	6003      	strpl	r3, [r0, #0]
 800c0d0:	2202      	movpl	r2, #2
 800c0d2:	4610      	mov	r0, r2
 800c0d4:	4770      	bx	lr
 800c0d6:	b299      	uxth	r1, r3
 800c0d8:	b909      	cbnz	r1, 800c0de <__lo0bits+0x2a>
 800c0da:	0c1b      	lsrs	r3, r3, #16
 800c0dc:	2210      	movs	r2, #16
 800c0de:	b2d9      	uxtb	r1, r3
 800c0e0:	b909      	cbnz	r1, 800c0e6 <__lo0bits+0x32>
 800c0e2:	3208      	adds	r2, #8
 800c0e4:	0a1b      	lsrs	r3, r3, #8
 800c0e6:	0719      	lsls	r1, r3, #28
 800c0e8:	bf04      	itt	eq
 800c0ea:	091b      	lsreq	r3, r3, #4
 800c0ec:	3204      	addeq	r2, #4
 800c0ee:	0799      	lsls	r1, r3, #30
 800c0f0:	bf04      	itt	eq
 800c0f2:	089b      	lsreq	r3, r3, #2
 800c0f4:	3202      	addeq	r2, #2
 800c0f6:	07d9      	lsls	r1, r3, #31
 800c0f8:	d403      	bmi.n	800c102 <__lo0bits+0x4e>
 800c0fa:	085b      	lsrs	r3, r3, #1
 800c0fc:	f102 0201 	add.w	r2, r2, #1
 800c100:	d003      	beq.n	800c10a <__lo0bits+0x56>
 800c102:	6003      	str	r3, [r0, #0]
 800c104:	e7e5      	b.n	800c0d2 <__lo0bits+0x1e>
 800c106:	2200      	movs	r2, #0
 800c108:	e7e3      	b.n	800c0d2 <__lo0bits+0x1e>
 800c10a:	2220      	movs	r2, #32
 800c10c:	e7e1      	b.n	800c0d2 <__lo0bits+0x1e>
	...

0800c110 <__i2b>:
 800c110:	b510      	push	{r4, lr}
 800c112:	460c      	mov	r4, r1
 800c114:	2101      	movs	r1, #1
 800c116:	f7ff ff05 	bl	800bf24 <_Balloc>
 800c11a:	4602      	mov	r2, r0
 800c11c:	b928      	cbnz	r0, 800c12a <__i2b+0x1a>
 800c11e:	4b05      	ldr	r3, [pc, #20]	; (800c134 <__i2b+0x24>)
 800c120:	4805      	ldr	r0, [pc, #20]	; (800c138 <__i2b+0x28>)
 800c122:	f240 1145 	movw	r1, #325	; 0x145
 800c126:	f7fe ff65 	bl	800aff4 <__assert_func>
 800c12a:	2301      	movs	r3, #1
 800c12c:	6144      	str	r4, [r0, #20]
 800c12e:	6103      	str	r3, [r0, #16]
 800c130:	bd10      	pop	{r4, pc}
 800c132:	bf00      	nop
 800c134:	0800d423 	.word	0x0800d423
 800c138:	0800d434 	.word	0x0800d434

0800c13c <__multiply>:
 800c13c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c140:	4691      	mov	r9, r2
 800c142:	690a      	ldr	r2, [r1, #16]
 800c144:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800c148:	429a      	cmp	r2, r3
 800c14a:	bfb8      	it	lt
 800c14c:	460b      	movlt	r3, r1
 800c14e:	460c      	mov	r4, r1
 800c150:	bfbc      	itt	lt
 800c152:	464c      	movlt	r4, r9
 800c154:	4699      	movlt	r9, r3
 800c156:	6927      	ldr	r7, [r4, #16]
 800c158:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800c15c:	68a3      	ldr	r3, [r4, #8]
 800c15e:	6861      	ldr	r1, [r4, #4]
 800c160:	eb07 060a 	add.w	r6, r7, sl
 800c164:	42b3      	cmp	r3, r6
 800c166:	b085      	sub	sp, #20
 800c168:	bfb8      	it	lt
 800c16a:	3101      	addlt	r1, #1
 800c16c:	f7ff feda 	bl	800bf24 <_Balloc>
 800c170:	b930      	cbnz	r0, 800c180 <__multiply+0x44>
 800c172:	4602      	mov	r2, r0
 800c174:	4b44      	ldr	r3, [pc, #272]	; (800c288 <__multiply+0x14c>)
 800c176:	4845      	ldr	r0, [pc, #276]	; (800c28c <__multiply+0x150>)
 800c178:	f44f 71b1 	mov.w	r1, #354	; 0x162
 800c17c:	f7fe ff3a 	bl	800aff4 <__assert_func>
 800c180:	f100 0514 	add.w	r5, r0, #20
 800c184:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800c188:	462b      	mov	r3, r5
 800c18a:	2200      	movs	r2, #0
 800c18c:	4543      	cmp	r3, r8
 800c18e:	d321      	bcc.n	800c1d4 <__multiply+0x98>
 800c190:	f104 0314 	add.w	r3, r4, #20
 800c194:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800c198:	f109 0314 	add.w	r3, r9, #20
 800c19c:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800c1a0:	9202      	str	r2, [sp, #8]
 800c1a2:	1b3a      	subs	r2, r7, r4
 800c1a4:	3a15      	subs	r2, #21
 800c1a6:	f022 0203 	bic.w	r2, r2, #3
 800c1aa:	3204      	adds	r2, #4
 800c1ac:	f104 0115 	add.w	r1, r4, #21
 800c1b0:	428f      	cmp	r7, r1
 800c1b2:	bf38      	it	cc
 800c1b4:	2204      	movcc	r2, #4
 800c1b6:	9201      	str	r2, [sp, #4]
 800c1b8:	9a02      	ldr	r2, [sp, #8]
 800c1ba:	9303      	str	r3, [sp, #12]
 800c1bc:	429a      	cmp	r2, r3
 800c1be:	d80c      	bhi.n	800c1da <__multiply+0x9e>
 800c1c0:	2e00      	cmp	r6, #0
 800c1c2:	dd03      	ble.n	800c1cc <__multiply+0x90>
 800c1c4:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800c1c8:	2b00      	cmp	r3, #0
 800c1ca:	d05b      	beq.n	800c284 <__multiply+0x148>
 800c1cc:	6106      	str	r6, [r0, #16]
 800c1ce:	b005      	add	sp, #20
 800c1d0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c1d4:	f843 2b04 	str.w	r2, [r3], #4
 800c1d8:	e7d8      	b.n	800c18c <__multiply+0x50>
 800c1da:	f8b3 a000 	ldrh.w	sl, [r3]
 800c1de:	f1ba 0f00 	cmp.w	sl, #0
 800c1e2:	d024      	beq.n	800c22e <__multiply+0xf2>
 800c1e4:	f104 0e14 	add.w	lr, r4, #20
 800c1e8:	46a9      	mov	r9, r5
 800c1ea:	f04f 0c00 	mov.w	ip, #0
 800c1ee:	f85e 2b04 	ldr.w	r2, [lr], #4
 800c1f2:	f8d9 1000 	ldr.w	r1, [r9]
 800c1f6:	fa1f fb82 	uxth.w	fp, r2
 800c1fa:	b289      	uxth	r1, r1
 800c1fc:	fb0a 110b 	mla	r1, sl, fp, r1
 800c200:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 800c204:	f8d9 2000 	ldr.w	r2, [r9]
 800c208:	4461      	add	r1, ip
 800c20a:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800c20e:	fb0a c20b 	mla	r2, sl, fp, ip
 800c212:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800c216:	b289      	uxth	r1, r1
 800c218:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800c21c:	4577      	cmp	r7, lr
 800c21e:	f849 1b04 	str.w	r1, [r9], #4
 800c222:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800c226:	d8e2      	bhi.n	800c1ee <__multiply+0xb2>
 800c228:	9a01      	ldr	r2, [sp, #4]
 800c22a:	f845 c002 	str.w	ip, [r5, r2]
 800c22e:	9a03      	ldr	r2, [sp, #12]
 800c230:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800c234:	3304      	adds	r3, #4
 800c236:	f1b9 0f00 	cmp.w	r9, #0
 800c23a:	d021      	beq.n	800c280 <__multiply+0x144>
 800c23c:	6829      	ldr	r1, [r5, #0]
 800c23e:	f104 0c14 	add.w	ip, r4, #20
 800c242:	46ae      	mov	lr, r5
 800c244:	f04f 0a00 	mov.w	sl, #0
 800c248:	f8bc b000 	ldrh.w	fp, [ip]
 800c24c:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800c250:	fb09 220b 	mla	r2, r9, fp, r2
 800c254:	4452      	add	r2, sl
 800c256:	b289      	uxth	r1, r1
 800c258:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800c25c:	f84e 1b04 	str.w	r1, [lr], #4
 800c260:	f85c 1b04 	ldr.w	r1, [ip], #4
 800c264:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800c268:	f8be 1000 	ldrh.w	r1, [lr]
 800c26c:	fb09 110a 	mla	r1, r9, sl, r1
 800c270:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 800c274:	4567      	cmp	r7, ip
 800c276:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800c27a:	d8e5      	bhi.n	800c248 <__multiply+0x10c>
 800c27c:	9a01      	ldr	r2, [sp, #4]
 800c27e:	50a9      	str	r1, [r5, r2]
 800c280:	3504      	adds	r5, #4
 800c282:	e799      	b.n	800c1b8 <__multiply+0x7c>
 800c284:	3e01      	subs	r6, #1
 800c286:	e79b      	b.n	800c1c0 <__multiply+0x84>
 800c288:	0800d423 	.word	0x0800d423
 800c28c:	0800d434 	.word	0x0800d434

0800c290 <__pow5mult>:
 800c290:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c294:	4615      	mov	r5, r2
 800c296:	f012 0203 	ands.w	r2, r2, #3
 800c29a:	4606      	mov	r6, r0
 800c29c:	460f      	mov	r7, r1
 800c29e:	d007      	beq.n	800c2b0 <__pow5mult+0x20>
 800c2a0:	4c25      	ldr	r4, [pc, #148]	; (800c338 <__pow5mult+0xa8>)
 800c2a2:	3a01      	subs	r2, #1
 800c2a4:	2300      	movs	r3, #0
 800c2a6:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800c2aa:	f7ff fe9d 	bl	800bfe8 <__multadd>
 800c2ae:	4607      	mov	r7, r0
 800c2b0:	10ad      	asrs	r5, r5, #2
 800c2b2:	d03d      	beq.n	800c330 <__pow5mult+0xa0>
 800c2b4:	69f4      	ldr	r4, [r6, #28]
 800c2b6:	b97c      	cbnz	r4, 800c2d8 <__pow5mult+0x48>
 800c2b8:	2010      	movs	r0, #16
 800c2ba:	f7ff fd7f 	bl	800bdbc <malloc>
 800c2be:	4602      	mov	r2, r0
 800c2c0:	61f0      	str	r0, [r6, #28]
 800c2c2:	b928      	cbnz	r0, 800c2d0 <__pow5mult+0x40>
 800c2c4:	4b1d      	ldr	r3, [pc, #116]	; (800c33c <__pow5mult+0xac>)
 800c2c6:	481e      	ldr	r0, [pc, #120]	; (800c340 <__pow5mult+0xb0>)
 800c2c8:	f240 11b3 	movw	r1, #435	; 0x1b3
 800c2cc:	f7fe fe92 	bl	800aff4 <__assert_func>
 800c2d0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800c2d4:	6004      	str	r4, [r0, #0]
 800c2d6:	60c4      	str	r4, [r0, #12]
 800c2d8:	f8d6 801c 	ldr.w	r8, [r6, #28]
 800c2dc:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800c2e0:	b94c      	cbnz	r4, 800c2f6 <__pow5mult+0x66>
 800c2e2:	f240 2171 	movw	r1, #625	; 0x271
 800c2e6:	4630      	mov	r0, r6
 800c2e8:	f7ff ff12 	bl	800c110 <__i2b>
 800c2ec:	2300      	movs	r3, #0
 800c2ee:	f8c8 0008 	str.w	r0, [r8, #8]
 800c2f2:	4604      	mov	r4, r0
 800c2f4:	6003      	str	r3, [r0, #0]
 800c2f6:	f04f 0900 	mov.w	r9, #0
 800c2fa:	07eb      	lsls	r3, r5, #31
 800c2fc:	d50a      	bpl.n	800c314 <__pow5mult+0x84>
 800c2fe:	4639      	mov	r1, r7
 800c300:	4622      	mov	r2, r4
 800c302:	4630      	mov	r0, r6
 800c304:	f7ff ff1a 	bl	800c13c <__multiply>
 800c308:	4639      	mov	r1, r7
 800c30a:	4680      	mov	r8, r0
 800c30c:	4630      	mov	r0, r6
 800c30e:	f7ff fe49 	bl	800bfa4 <_Bfree>
 800c312:	4647      	mov	r7, r8
 800c314:	106d      	asrs	r5, r5, #1
 800c316:	d00b      	beq.n	800c330 <__pow5mult+0xa0>
 800c318:	6820      	ldr	r0, [r4, #0]
 800c31a:	b938      	cbnz	r0, 800c32c <__pow5mult+0x9c>
 800c31c:	4622      	mov	r2, r4
 800c31e:	4621      	mov	r1, r4
 800c320:	4630      	mov	r0, r6
 800c322:	f7ff ff0b 	bl	800c13c <__multiply>
 800c326:	6020      	str	r0, [r4, #0]
 800c328:	f8c0 9000 	str.w	r9, [r0]
 800c32c:	4604      	mov	r4, r0
 800c32e:	e7e4      	b.n	800c2fa <__pow5mult+0x6a>
 800c330:	4638      	mov	r0, r7
 800c332:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c336:	bf00      	nop
 800c338:	0800d580 	.word	0x0800d580
 800c33c:	0800d311 	.word	0x0800d311
 800c340:	0800d434 	.word	0x0800d434

0800c344 <__lshift>:
 800c344:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c348:	460c      	mov	r4, r1
 800c34a:	6849      	ldr	r1, [r1, #4]
 800c34c:	6923      	ldr	r3, [r4, #16]
 800c34e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800c352:	68a3      	ldr	r3, [r4, #8]
 800c354:	4607      	mov	r7, r0
 800c356:	4691      	mov	r9, r2
 800c358:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800c35c:	f108 0601 	add.w	r6, r8, #1
 800c360:	42b3      	cmp	r3, r6
 800c362:	db0b      	blt.n	800c37c <__lshift+0x38>
 800c364:	4638      	mov	r0, r7
 800c366:	f7ff fddd 	bl	800bf24 <_Balloc>
 800c36a:	4605      	mov	r5, r0
 800c36c:	b948      	cbnz	r0, 800c382 <__lshift+0x3e>
 800c36e:	4602      	mov	r2, r0
 800c370:	4b28      	ldr	r3, [pc, #160]	; (800c414 <__lshift+0xd0>)
 800c372:	4829      	ldr	r0, [pc, #164]	; (800c418 <__lshift+0xd4>)
 800c374:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 800c378:	f7fe fe3c 	bl	800aff4 <__assert_func>
 800c37c:	3101      	adds	r1, #1
 800c37e:	005b      	lsls	r3, r3, #1
 800c380:	e7ee      	b.n	800c360 <__lshift+0x1c>
 800c382:	2300      	movs	r3, #0
 800c384:	f100 0114 	add.w	r1, r0, #20
 800c388:	f100 0210 	add.w	r2, r0, #16
 800c38c:	4618      	mov	r0, r3
 800c38e:	4553      	cmp	r3, sl
 800c390:	db33      	blt.n	800c3fa <__lshift+0xb6>
 800c392:	6920      	ldr	r0, [r4, #16]
 800c394:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800c398:	f104 0314 	add.w	r3, r4, #20
 800c39c:	f019 091f 	ands.w	r9, r9, #31
 800c3a0:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800c3a4:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800c3a8:	d02b      	beq.n	800c402 <__lshift+0xbe>
 800c3aa:	f1c9 0e20 	rsb	lr, r9, #32
 800c3ae:	468a      	mov	sl, r1
 800c3b0:	2200      	movs	r2, #0
 800c3b2:	6818      	ldr	r0, [r3, #0]
 800c3b4:	fa00 f009 	lsl.w	r0, r0, r9
 800c3b8:	4310      	orrs	r0, r2
 800c3ba:	f84a 0b04 	str.w	r0, [sl], #4
 800c3be:	f853 2b04 	ldr.w	r2, [r3], #4
 800c3c2:	459c      	cmp	ip, r3
 800c3c4:	fa22 f20e 	lsr.w	r2, r2, lr
 800c3c8:	d8f3      	bhi.n	800c3b2 <__lshift+0x6e>
 800c3ca:	ebac 0304 	sub.w	r3, ip, r4
 800c3ce:	3b15      	subs	r3, #21
 800c3d0:	f023 0303 	bic.w	r3, r3, #3
 800c3d4:	3304      	adds	r3, #4
 800c3d6:	f104 0015 	add.w	r0, r4, #21
 800c3da:	4584      	cmp	ip, r0
 800c3dc:	bf38      	it	cc
 800c3de:	2304      	movcc	r3, #4
 800c3e0:	50ca      	str	r2, [r1, r3]
 800c3e2:	b10a      	cbz	r2, 800c3e8 <__lshift+0xa4>
 800c3e4:	f108 0602 	add.w	r6, r8, #2
 800c3e8:	3e01      	subs	r6, #1
 800c3ea:	4638      	mov	r0, r7
 800c3ec:	612e      	str	r6, [r5, #16]
 800c3ee:	4621      	mov	r1, r4
 800c3f0:	f7ff fdd8 	bl	800bfa4 <_Bfree>
 800c3f4:	4628      	mov	r0, r5
 800c3f6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c3fa:	f842 0f04 	str.w	r0, [r2, #4]!
 800c3fe:	3301      	adds	r3, #1
 800c400:	e7c5      	b.n	800c38e <__lshift+0x4a>
 800c402:	3904      	subs	r1, #4
 800c404:	f853 2b04 	ldr.w	r2, [r3], #4
 800c408:	f841 2f04 	str.w	r2, [r1, #4]!
 800c40c:	459c      	cmp	ip, r3
 800c40e:	d8f9      	bhi.n	800c404 <__lshift+0xc0>
 800c410:	e7ea      	b.n	800c3e8 <__lshift+0xa4>
 800c412:	bf00      	nop
 800c414:	0800d423 	.word	0x0800d423
 800c418:	0800d434 	.word	0x0800d434

0800c41c <__mcmp>:
 800c41c:	b530      	push	{r4, r5, lr}
 800c41e:	6902      	ldr	r2, [r0, #16]
 800c420:	690c      	ldr	r4, [r1, #16]
 800c422:	1b12      	subs	r2, r2, r4
 800c424:	d10e      	bne.n	800c444 <__mcmp+0x28>
 800c426:	f100 0314 	add.w	r3, r0, #20
 800c42a:	3114      	adds	r1, #20
 800c42c:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800c430:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800c434:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800c438:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800c43c:	42a5      	cmp	r5, r4
 800c43e:	d003      	beq.n	800c448 <__mcmp+0x2c>
 800c440:	d305      	bcc.n	800c44e <__mcmp+0x32>
 800c442:	2201      	movs	r2, #1
 800c444:	4610      	mov	r0, r2
 800c446:	bd30      	pop	{r4, r5, pc}
 800c448:	4283      	cmp	r3, r0
 800c44a:	d3f3      	bcc.n	800c434 <__mcmp+0x18>
 800c44c:	e7fa      	b.n	800c444 <__mcmp+0x28>
 800c44e:	f04f 32ff 	mov.w	r2, #4294967295
 800c452:	e7f7      	b.n	800c444 <__mcmp+0x28>

0800c454 <__mdiff>:
 800c454:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c458:	460c      	mov	r4, r1
 800c45a:	4606      	mov	r6, r0
 800c45c:	4611      	mov	r1, r2
 800c45e:	4620      	mov	r0, r4
 800c460:	4690      	mov	r8, r2
 800c462:	f7ff ffdb 	bl	800c41c <__mcmp>
 800c466:	1e05      	subs	r5, r0, #0
 800c468:	d110      	bne.n	800c48c <__mdiff+0x38>
 800c46a:	4629      	mov	r1, r5
 800c46c:	4630      	mov	r0, r6
 800c46e:	f7ff fd59 	bl	800bf24 <_Balloc>
 800c472:	b930      	cbnz	r0, 800c482 <__mdiff+0x2e>
 800c474:	4b3a      	ldr	r3, [pc, #232]	; (800c560 <__mdiff+0x10c>)
 800c476:	4602      	mov	r2, r0
 800c478:	f240 2137 	movw	r1, #567	; 0x237
 800c47c:	4839      	ldr	r0, [pc, #228]	; (800c564 <__mdiff+0x110>)
 800c47e:	f7fe fdb9 	bl	800aff4 <__assert_func>
 800c482:	2301      	movs	r3, #1
 800c484:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800c488:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c48c:	bfa4      	itt	ge
 800c48e:	4643      	movge	r3, r8
 800c490:	46a0      	movge	r8, r4
 800c492:	4630      	mov	r0, r6
 800c494:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800c498:	bfa6      	itte	ge
 800c49a:	461c      	movge	r4, r3
 800c49c:	2500      	movge	r5, #0
 800c49e:	2501      	movlt	r5, #1
 800c4a0:	f7ff fd40 	bl	800bf24 <_Balloc>
 800c4a4:	b920      	cbnz	r0, 800c4b0 <__mdiff+0x5c>
 800c4a6:	4b2e      	ldr	r3, [pc, #184]	; (800c560 <__mdiff+0x10c>)
 800c4a8:	4602      	mov	r2, r0
 800c4aa:	f240 2145 	movw	r1, #581	; 0x245
 800c4ae:	e7e5      	b.n	800c47c <__mdiff+0x28>
 800c4b0:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800c4b4:	6926      	ldr	r6, [r4, #16]
 800c4b6:	60c5      	str	r5, [r0, #12]
 800c4b8:	f104 0914 	add.w	r9, r4, #20
 800c4bc:	f108 0514 	add.w	r5, r8, #20
 800c4c0:	f100 0e14 	add.w	lr, r0, #20
 800c4c4:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 800c4c8:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800c4cc:	f108 0210 	add.w	r2, r8, #16
 800c4d0:	46f2      	mov	sl, lr
 800c4d2:	2100      	movs	r1, #0
 800c4d4:	f859 3b04 	ldr.w	r3, [r9], #4
 800c4d8:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800c4dc:	fa11 f88b 	uxtah	r8, r1, fp
 800c4e0:	b299      	uxth	r1, r3
 800c4e2:	0c1b      	lsrs	r3, r3, #16
 800c4e4:	eba8 0801 	sub.w	r8, r8, r1
 800c4e8:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800c4ec:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800c4f0:	fa1f f888 	uxth.w	r8, r8
 800c4f4:	1419      	asrs	r1, r3, #16
 800c4f6:	454e      	cmp	r6, r9
 800c4f8:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800c4fc:	f84a 3b04 	str.w	r3, [sl], #4
 800c500:	d8e8      	bhi.n	800c4d4 <__mdiff+0x80>
 800c502:	1b33      	subs	r3, r6, r4
 800c504:	3b15      	subs	r3, #21
 800c506:	f023 0303 	bic.w	r3, r3, #3
 800c50a:	3304      	adds	r3, #4
 800c50c:	3415      	adds	r4, #21
 800c50e:	42a6      	cmp	r6, r4
 800c510:	bf38      	it	cc
 800c512:	2304      	movcc	r3, #4
 800c514:	441d      	add	r5, r3
 800c516:	4473      	add	r3, lr
 800c518:	469e      	mov	lr, r3
 800c51a:	462e      	mov	r6, r5
 800c51c:	4566      	cmp	r6, ip
 800c51e:	d30e      	bcc.n	800c53e <__mdiff+0xea>
 800c520:	f10c 0203 	add.w	r2, ip, #3
 800c524:	1b52      	subs	r2, r2, r5
 800c526:	f022 0203 	bic.w	r2, r2, #3
 800c52a:	3d03      	subs	r5, #3
 800c52c:	45ac      	cmp	ip, r5
 800c52e:	bf38      	it	cc
 800c530:	2200      	movcc	r2, #0
 800c532:	4413      	add	r3, r2
 800c534:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 800c538:	b17a      	cbz	r2, 800c55a <__mdiff+0x106>
 800c53a:	6107      	str	r7, [r0, #16]
 800c53c:	e7a4      	b.n	800c488 <__mdiff+0x34>
 800c53e:	f856 8b04 	ldr.w	r8, [r6], #4
 800c542:	fa11 f288 	uxtah	r2, r1, r8
 800c546:	1414      	asrs	r4, r2, #16
 800c548:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800c54c:	b292      	uxth	r2, r2
 800c54e:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800c552:	f84e 2b04 	str.w	r2, [lr], #4
 800c556:	1421      	asrs	r1, r4, #16
 800c558:	e7e0      	b.n	800c51c <__mdiff+0xc8>
 800c55a:	3f01      	subs	r7, #1
 800c55c:	e7ea      	b.n	800c534 <__mdiff+0xe0>
 800c55e:	bf00      	nop
 800c560:	0800d423 	.word	0x0800d423
 800c564:	0800d434 	.word	0x0800d434

0800c568 <__d2b>:
 800c568:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800c56c:	460f      	mov	r7, r1
 800c56e:	2101      	movs	r1, #1
 800c570:	ec59 8b10 	vmov	r8, r9, d0
 800c574:	4616      	mov	r6, r2
 800c576:	f7ff fcd5 	bl	800bf24 <_Balloc>
 800c57a:	4604      	mov	r4, r0
 800c57c:	b930      	cbnz	r0, 800c58c <__d2b+0x24>
 800c57e:	4602      	mov	r2, r0
 800c580:	4b24      	ldr	r3, [pc, #144]	; (800c614 <__d2b+0xac>)
 800c582:	4825      	ldr	r0, [pc, #148]	; (800c618 <__d2b+0xb0>)
 800c584:	f240 310f 	movw	r1, #783	; 0x30f
 800c588:	f7fe fd34 	bl	800aff4 <__assert_func>
 800c58c:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800c590:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800c594:	bb2d      	cbnz	r5, 800c5e2 <__d2b+0x7a>
 800c596:	9301      	str	r3, [sp, #4]
 800c598:	f1b8 0300 	subs.w	r3, r8, #0
 800c59c:	d026      	beq.n	800c5ec <__d2b+0x84>
 800c59e:	4668      	mov	r0, sp
 800c5a0:	9300      	str	r3, [sp, #0]
 800c5a2:	f7ff fd87 	bl	800c0b4 <__lo0bits>
 800c5a6:	e9dd 1200 	ldrd	r1, r2, [sp]
 800c5aa:	b1e8      	cbz	r0, 800c5e8 <__d2b+0x80>
 800c5ac:	f1c0 0320 	rsb	r3, r0, #32
 800c5b0:	fa02 f303 	lsl.w	r3, r2, r3
 800c5b4:	430b      	orrs	r3, r1
 800c5b6:	40c2      	lsrs	r2, r0
 800c5b8:	6163      	str	r3, [r4, #20]
 800c5ba:	9201      	str	r2, [sp, #4]
 800c5bc:	9b01      	ldr	r3, [sp, #4]
 800c5be:	61a3      	str	r3, [r4, #24]
 800c5c0:	2b00      	cmp	r3, #0
 800c5c2:	bf14      	ite	ne
 800c5c4:	2202      	movne	r2, #2
 800c5c6:	2201      	moveq	r2, #1
 800c5c8:	6122      	str	r2, [r4, #16]
 800c5ca:	b1bd      	cbz	r5, 800c5fc <__d2b+0x94>
 800c5cc:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800c5d0:	4405      	add	r5, r0
 800c5d2:	603d      	str	r5, [r7, #0]
 800c5d4:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800c5d8:	6030      	str	r0, [r6, #0]
 800c5da:	4620      	mov	r0, r4
 800c5dc:	b003      	add	sp, #12
 800c5de:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800c5e2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800c5e6:	e7d6      	b.n	800c596 <__d2b+0x2e>
 800c5e8:	6161      	str	r1, [r4, #20]
 800c5ea:	e7e7      	b.n	800c5bc <__d2b+0x54>
 800c5ec:	a801      	add	r0, sp, #4
 800c5ee:	f7ff fd61 	bl	800c0b4 <__lo0bits>
 800c5f2:	9b01      	ldr	r3, [sp, #4]
 800c5f4:	6163      	str	r3, [r4, #20]
 800c5f6:	3020      	adds	r0, #32
 800c5f8:	2201      	movs	r2, #1
 800c5fa:	e7e5      	b.n	800c5c8 <__d2b+0x60>
 800c5fc:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800c600:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800c604:	6038      	str	r0, [r7, #0]
 800c606:	6918      	ldr	r0, [r3, #16]
 800c608:	f7ff fd34 	bl	800c074 <__hi0bits>
 800c60c:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800c610:	e7e2      	b.n	800c5d8 <__d2b+0x70>
 800c612:	bf00      	nop
 800c614:	0800d423 	.word	0x0800d423
 800c618:	0800d434 	.word	0x0800d434

0800c61c <__ssputs_r>:
 800c61c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c620:	688e      	ldr	r6, [r1, #8]
 800c622:	461f      	mov	r7, r3
 800c624:	42be      	cmp	r6, r7
 800c626:	680b      	ldr	r3, [r1, #0]
 800c628:	4682      	mov	sl, r0
 800c62a:	460c      	mov	r4, r1
 800c62c:	4690      	mov	r8, r2
 800c62e:	d82c      	bhi.n	800c68a <__ssputs_r+0x6e>
 800c630:	898a      	ldrh	r2, [r1, #12]
 800c632:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800c636:	d026      	beq.n	800c686 <__ssputs_r+0x6a>
 800c638:	6965      	ldr	r5, [r4, #20]
 800c63a:	6909      	ldr	r1, [r1, #16]
 800c63c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800c640:	eba3 0901 	sub.w	r9, r3, r1
 800c644:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800c648:	1c7b      	adds	r3, r7, #1
 800c64a:	444b      	add	r3, r9
 800c64c:	106d      	asrs	r5, r5, #1
 800c64e:	429d      	cmp	r5, r3
 800c650:	bf38      	it	cc
 800c652:	461d      	movcc	r5, r3
 800c654:	0553      	lsls	r3, r2, #21
 800c656:	d527      	bpl.n	800c6a8 <__ssputs_r+0x8c>
 800c658:	4629      	mov	r1, r5
 800c65a:	f7ff fbd7 	bl	800be0c <_malloc_r>
 800c65e:	4606      	mov	r6, r0
 800c660:	b360      	cbz	r0, 800c6bc <__ssputs_r+0xa0>
 800c662:	6921      	ldr	r1, [r4, #16]
 800c664:	464a      	mov	r2, r9
 800c666:	f000 fa1b 	bl	800caa0 <memcpy>
 800c66a:	89a3      	ldrh	r3, [r4, #12]
 800c66c:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800c670:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800c674:	81a3      	strh	r3, [r4, #12]
 800c676:	6126      	str	r6, [r4, #16]
 800c678:	6165      	str	r5, [r4, #20]
 800c67a:	444e      	add	r6, r9
 800c67c:	eba5 0509 	sub.w	r5, r5, r9
 800c680:	6026      	str	r6, [r4, #0]
 800c682:	60a5      	str	r5, [r4, #8]
 800c684:	463e      	mov	r6, r7
 800c686:	42be      	cmp	r6, r7
 800c688:	d900      	bls.n	800c68c <__ssputs_r+0x70>
 800c68a:	463e      	mov	r6, r7
 800c68c:	6820      	ldr	r0, [r4, #0]
 800c68e:	4632      	mov	r2, r6
 800c690:	4641      	mov	r1, r8
 800c692:	f000 f9db 	bl	800ca4c <memmove>
 800c696:	68a3      	ldr	r3, [r4, #8]
 800c698:	1b9b      	subs	r3, r3, r6
 800c69a:	60a3      	str	r3, [r4, #8]
 800c69c:	6823      	ldr	r3, [r4, #0]
 800c69e:	4433      	add	r3, r6
 800c6a0:	6023      	str	r3, [r4, #0]
 800c6a2:	2000      	movs	r0, #0
 800c6a4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c6a8:	462a      	mov	r2, r5
 800c6aa:	f000 fa36 	bl	800cb1a <_realloc_r>
 800c6ae:	4606      	mov	r6, r0
 800c6b0:	2800      	cmp	r0, #0
 800c6b2:	d1e0      	bne.n	800c676 <__ssputs_r+0x5a>
 800c6b4:	6921      	ldr	r1, [r4, #16]
 800c6b6:	4650      	mov	r0, sl
 800c6b8:	f7ff fb34 	bl	800bd24 <_free_r>
 800c6bc:	230c      	movs	r3, #12
 800c6be:	f8ca 3000 	str.w	r3, [sl]
 800c6c2:	89a3      	ldrh	r3, [r4, #12]
 800c6c4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c6c8:	81a3      	strh	r3, [r4, #12]
 800c6ca:	f04f 30ff 	mov.w	r0, #4294967295
 800c6ce:	e7e9      	b.n	800c6a4 <__ssputs_r+0x88>

0800c6d0 <_svfiprintf_r>:
 800c6d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c6d4:	4698      	mov	r8, r3
 800c6d6:	898b      	ldrh	r3, [r1, #12]
 800c6d8:	061b      	lsls	r3, r3, #24
 800c6da:	b09d      	sub	sp, #116	; 0x74
 800c6dc:	4607      	mov	r7, r0
 800c6de:	460d      	mov	r5, r1
 800c6e0:	4614      	mov	r4, r2
 800c6e2:	d50e      	bpl.n	800c702 <_svfiprintf_r+0x32>
 800c6e4:	690b      	ldr	r3, [r1, #16]
 800c6e6:	b963      	cbnz	r3, 800c702 <_svfiprintf_r+0x32>
 800c6e8:	2140      	movs	r1, #64	; 0x40
 800c6ea:	f7ff fb8f 	bl	800be0c <_malloc_r>
 800c6ee:	6028      	str	r0, [r5, #0]
 800c6f0:	6128      	str	r0, [r5, #16]
 800c6f2:	b920      	cbnz	r0, 800c6fe <_svfiprintf_r+0x2e>
 800c6f4:	230c      	movs	r3, #12
 800c6f6:	603b      	str	r3, [r7, #0]
 800c6f8:	f04f 30ff 	mov.w	r0, #4294967295
 800c6fc:	e0d0      	b.n	800c8a0 <_svfiprintf_r+0x1d0>
 800c6fe:	2340      	movs	r3, #64	; 0x40
 800c700:	616b      	str	r3, [r5, #20]
 800c702:	2300      	movs	r3, #0
 800c704:	9309      	str	r3, [sp, #36]	; 0x24
 800c706:	2320      	movs	r3, #32
 800c708:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800c70c:	f8cd 800c 	str.w	r8, [sp, #12]
 800c710:	2330      	movs	r3, #48	; 0x30
 800c712:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 800c8b8 <_svfiprintf_r+0x1e8>
 800c716:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800c71a:	f04f 0901 	mov.w	r9, #1
 800c71e:	4623      	mov	r3, r4
 800c720:	469a      	mov	sl, r3
 800c722:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c726:	b10a      	cbz	r2, 800c72c <_svfiprintf_r+0x5c>
 800c728:	2a25      	cmp	r2, #37	; 0x25
 800c72a:	d1f9      	bne.n	800c720 <_svfiprintf_r+0x50>
 800c72c:	ebba 0b04 	subs.w	fp, sl, r4
 800c730:	d00b      	beq.n	800c74a <_svfiprintf_r+0x7a>
 800c732:	465b      	mov	r3, fp
 800c734:	4622      	mov	r2, r4
 800c736:	4629      	mov	r1, r5
 800c738:	4638      	mov	r0, r7
 800c73a:	f7ff ff6f 	bl	800c61c <__ssputs_r>
 800c73e:	3001      	adds	r0, #1
 800c740:	f000 80a9 	beq.w	800c896 <_svfiprintf_r+0x1c6>
 800c744:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800c746:	445a      	add	r2, fp
 800c748:	9209      	str	r2, [sp, #36]	; 0x24
 800c74a:	f89a 3000 	ldrb.w	r3, [sl]
 800c74e:	2b00      	cmp	r3, #0
 800c750:	f000 80a1 	beq.w	800c896 <_svfiprintf_r+0x1c6>
 800c754:	2300      	movs	r3, #0
 800c756:	f04f 32ff 	mov.w	r2, #4294967295
 800c75a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800c75e:	f10a 0a01 	add.w	sl, sl, #1
 800c762:	9304      	str	r3, [sp, #16]
 800c764:	9307      	str	r3, [sp, #28]
 800c766:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800c76a:	931a      	str	r3, [sp, #104]	; 0x68
 800c76c:	4654      	mov	r4, sl
 800c76e:	2205      	movs	r2, #5
 800c770:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c774:	4850      	ldr	r0, [pc, #320]	; (800c8b8 <_svfiprintf_r+0x1e8>)
 800c776:	f7f3 fd63 	bl	8000240 <memchr>
 800c77a:	9a04      	ldr	r2, [sp, #16]
 800c77c:	b9d8      	cbnz	r0, 800c7b6 <_svfiprintf_r+0xe6>
 800c77e:	06d0      	lsls	r0, r2, #27
 800c780:	bf44      	itt	mi
 800c782:	2320      	movmi	r3, #32
 800c784:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800c788:	0711      	lsls	r1, r2, #28
 800c78a:	bf44      	itt	mi
 800c78c:	232b      	movmi	r3, #43	; 0x2b
 800c78e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800c792:	f89a 3000 	ldrb.w	r3, [sl]
 800c796:	2b2a      	cmp	r3, #42	; 0x2a
 800c798:	d015      	beq.n	800c7c6 <_svfiprintf_r+0xf6>
 800c79a:	9a07      	ldr	r2, [sp, #28]
 800c79c:	4654      	mov	r4, sl
 800c79e:	2000      	movs	r0, #0
 800c7a0:	f04f 0c0a 	mov.w	ip, #10
 800c7a4:	4621      	mov	r1, r4
 800c7a6:	f811 3b01 	ldrb.w	r3, [r1], #1
 800c7aa:	3b30      	subs	r3, #48	; 0x30
 800c7ac:	2b09      	cmp	r3, #9
 800c7ae:	d94d      	bls.n	800c84c <_svfiprintf_r+0x17c>
 800c7b0:	b1b0      	cbz	r0, 800c7e0 <_svfiprintf_r+0x110>
 800c7b2:	9207      	str	r2, [sp, #28]
 800c7b4:	e014      	b.n	800c7e0 <_svfiprintf_r+0x110>
 800c7b6:	eba0 0308 	sub.w	r3, r0, r8
 800c7ba:	fa09 f303 	lsl.w	r3, r9, r3
 800c7be:	4313      	orrs	r3, r2
 800c7c0:	9304      	str	r3, [sp, #16]
 800c7c2:	46a2      	mov	sl, r4
 800c7c4:	e7d2      	b.n	800c76c <_svfiprintf_r+0x9c>
 800c7c6:	9b03      	ldr	r3, [sp, #12]
 800c7c8:	1d19      	adds	r1, r3, #4
 800c7ca:	681b      	ldr	r3, [r3, #0]
 800c7cc:	9103      	str	r1, [sp, #12]
 800c7ce:	2b00      	cmp	r3, #0
 800c7d0:	bfbb      	ittet	lt
 800c7d2:	425b      	neglt	r3, r3
 800c7d4:	f042 0202 	orrlt.w	r2, r2, #2
 800c7d8:	9307      	strge	r3, [sp, #28]
 800c7da:	9307      	strlt	r3, [sp, #28]
 800c7dc:	bfb8      	it	lt
 800c7de:	9204      	strlt	r2, [sp, #16]
 800c7e0:	7823      	ldrb	r3, [r4, #0]
 800c7e2:	2b2e      	cmp	r3, #46	; 0x2e
 800c7e4:	d10c      	bne.n	800c800 <_svfiprintf_r+0x130>
 800c7e6:	7863      	ldrb	r3, [r4, #1]
 800c7e8:	2b2a      	cmp	r3, #42	; 0x2a
 800c7ea:	d134      	bne.n	800c856 <_svfiprintf_r+0x186>
 800c7ec:	9b03      	ldr	r3, [sp, #12]
 800c7ee:	1d1a      	adds	r2, r3, #4
 800c7f0:	681b      	ldr	r3, [r3, #0]
 800c7f2:	9203      	str	r2, [sp, #12]
 800c7f4:	2b00      	cmp	r3, #0
 800c7f6:	bfb8      	it	lt
 800c7f8:	f04f 33ff 	movlt.w	r3, #4294967295
 800c7fc:	3402      	adds	r4, #2
 800c7fe:	9305      	str	r3, [sp, #20]
 800c800:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 800c8c8 <_svfiprintf_r+0x1f8>
 800c804:	7821      	ldrb	r1, [r4, #0]
 800c806:	2203      	movs	r2, #3
 800c808:	4650      	mov	r0, sl
 800c80a:	f7f3 fd19 	bl	8000240 <memchr>
 800c80e:	b138      	cbz	r0, 800c820 <_svfiprintf_r+0x150>
 800c810:	9b04      	ldr	r3, [sp, #16]
 800c812:	eba0 000a 	sub.w	r0, r0, sl
 800c816:	2240      	movs	r2, #64	; 0x40
 800c818:	4082      	lsls	r2, r0
 800c81a:	4313      	orrs	r3, r2
 800c81c:	3401      	adds	r4, #1
 800c81e:	9304      	str	r3, [sp, #16]
 800c820:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c824:	4825      	ldr	r0, [pc, #148]	; (800c8bc <_svfiprintf_r+0x1ec>)
 800c826:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800c82a:	2206      	movs	r2, #6
 800c82c:	f7f3 fd08 	bl	8000240 <memchr>
 800c830:	2800      	cmp	r0, #0
 800c832:	d038      	beq.n	800c8a6 <_svfiprintf_r+0x1d6>
 800c834:	4b22      	ldr	r3, [pc, #136]	; (800c8c0 <_svfiprintf_r+0x1f0>)
 800c836:	bb1b      	cbnz	r3, 800c880 <_svfiprintf_r+0x1b0>
 800c838:	9b03      	ldr	r3, [sp, #12]
 800c83a:	3307      	adds	r3, #7
 800c83c:	f023 0307 	bic.w	r3, r3, #7
 800c840:	3308      	adds	r3, #8
 800c842:	9303      	str	r3, [sp, #12]
 800c844:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c846:	4433      	add	r3, r6
 800c848:	9309      	str	r3, [sp, #36]	; 0x24
 800c84a:	e768      	b.n	800c71e <_svfiprintf_r+0x4e>
 800c84c:	fb0c 3202 	mla	r2, ip, r2, r3
 800c850:	460c      	mov	r4, r1
 800c852:	2001      	movs	r0, #1
 800c854:	e7a6      	b.n	800c7a4 <_svfiprintf_r+0xd4>
 800c856:	2300      	movs	r3, #0
 800c858:	3401      	adds	r4, #1
 800c85a:	9305      	str	r3, [sp, #20]
 800c85c:	4619      	mov	r1, r3
 800c85e:	f04f 0c0a 	mov.w	ip, #10
 800c862:	4620      	mov	r0, r4
 800c864:	f810 2b01 	ldrb.w	r2, [r0], #1
 800c868:	3a30      	subs	r2, #48	; 0x30
 800c86a:	2a09      	cmp	r2, #9
 800c86c:	d903      	bls.n	800c876 <_svfiprintf_r+0x1a6>
 800c86e:	2b00      	cmp	r3, #0
 800c870:	d0c6      	beq.n	800c800 <_svfiprintf_r+0x130>
 800c872:	9105      	str	r1, [sp, #20]
 800c874:	e7c4      	b.n	800c800 <_svfiprintf_r+0x130>
 800c876:	fb0c 2101 	mla	r1, ip, r1, r2
 800c87a:	4604      	mov	r4, r0
 800c87c:	2301      	movs	r3, #1
 800c87e:	e7f0      	b.n	800c862 <_svfiprintf_r+0x192>
 800c880:	ab03      	add	r3, sp, #12
 800c882:	9300      	str	r3, [sp, #0]
 800c884:	462a      	mov	r2, r5
 800c886:	4b0f      	ldr	r3, [pc, #60]	; (800c8c4 <_svfiprintf_r+0x1f4>)
 800c888:	a904      	add	r1, sp, #16
 800c88a:	4638      	mov	r0, r7
 800c88c:	f7fd fdca 	bl	800a424 <_printf_float>
 800c890:	1c42      	adds	r2, r0, #1
 800c892:	4606      	mov	r6, r0
 800c894:	d1d6      	bne.n	800c844 <_svfiprintf_r+0x174>
 800c896:	89ab      	ldrh	r3, [r5, #12]
 800c898:	065b      	lsls	r3, r3, #25
 800c89a:	f53f af2d 	bmi.w	800c6f8 <_svfiprintf_r+0x28>
 800c89e:	9809      	ldr	r0, [sp, #36]	; 0x24
 800c8a0:	b01d      	add	sp, #116	; 0x74
 800c8a2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c8a6:	ab03      	add	r3, sp, #12
 800c8a8:	9300      	str	r3, [sp, #0]
 800c8aa:	462a      	mov	r2, r5
 800c8ac:	4b05      	ldr	r3, [pc, #20]	; (800c8c4 <_svfiprintf_r+0x1f4>)
 800c8ae:	a904      	add	r1, sp, #16
 800c8b0:	4638      	mov	r0, r7
 800c8b2:	f7fe f85b 	bl	800a96c <_printf_i>
 800c8b6:	e7eb      	b.n	800c890 <_svfiprintf_r+0x1c0>
 800c8b8:	0800d58c 	.word	0x0800d58c
 800c8bc:	0800d596 	.word	0x0800d596
 800c8c0:	0800a425 	.word	0x0800a425
 800c8c4:	0800c61d 	.word	0x0800c61d
 800c8c8:	0800d592 	.word	0x0800d592

0800c8cc <__sflush_r>:
 800c8cc:	898a      	ldrh	r2, [r1, #12]
 800c8ce:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c8d2:	4605      	mov	r5, r0
 800c8d4:	0710      	lsls	r0, r2, #28
 800c8d6:	460c      	mov	r4, r1
 800c8d8:	d458      	bmi.n	800c98c <__sflush_r+0xc0>
 800c8da:	684b      	ldr	r3, [r1, #4]
 800c8dc:	2b00      	cmp	r3, #0
 800c8de:	dc05      	bgt.n	800c8ec <__sflush_r+0x20>
 800c8e0:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800c8e2:	2b00      	cmp	r3, #0
 800c8e4:	dc02      	bgt.n	800c8ec <__sflush_r+0x20>
 800c8e6:	2000      	movs	r0, #0
 800c8e8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c8ec:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800c8ee:	2e00      	cmp	r6, #0
 800c8f0:	d0f9      	beq.n	800c8e6 <__sflush_r+0x1a>
 800c8f2:	2300      	movs	r3, #0
 800c8f4:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800c8f8:	682f      	ldr	r7, [r5, #0]
 800c8fa:	6a21      	ldr	r1, [r4, #32]
 800c8fc:	602b      	str	r3, [r5, #0]
 800c8fe:	d032      	beq.n	800c966 <__sflush_r+0x9a>
 800c900:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800c902:	89a3      	ldrh	r3, [r4, #12]
 800c904:	075a      	lsls	r2, r3, #29
 800c906:	d505      	bpl.n	800c914 <__sflush_r+0x48>
 800c908:	6863      	ldr	r3, [r4, #4]
 800c90a:	1ac0      	subs	r0, r0, r3
 800c90c:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800c90e:	b10b      	cbz	r3, 800c914 <__sflush_r+0x48>
 800c910:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800c912:	1ac0      	subs	r0, r0, r3
 800c914:	2300      	movs	r3, #0
 800c916:	4602      	mov	r2, r0
 800c918:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800c91a:	6a21      	ldr	r1, [r4, #32]
 800c91c:	4628      	mov	r0, r5
 800c91e:	47b0      	blx	r6
 800c920:	1c43      	adds	r3, r0, #1
 800c922:	89a3      	ldrh	r3, [r4, #12]
 800c924:	d106      	bne.n	800c934 <__sflush_r+0x68>
 800c926:	6829      	ldr	r1, [r5, #0]
 800c928:	291d      	cmp	r1, #29
 800c92a:	d82b      	bhi.n	800c984 <__sflush_r+0xb8>
 800c92c:	4a29      	ldr	r2, [pc, #164]	; (800c9d4 <__sflush_r+0x108>)
 800c92e:	410a      	asrs	r2, r1
 800c930:	07d6      	lsls	r6, r2, #31
 800c932:	d427      	bmi.n	800c984 <__sflush_r+0xb8>
 800c934:	2200      	movs	r2, #0
 800c936:	6062      	str	r2, [r4, #4]
 800c938:	04d9      	lsls	r1, r3, #19
 800c93a:	6922      	ldr	r2, [r4, #16]
 800c93c:	6022      	str	r2, [r4, #0]
 800c93e:	d504      	bpl.n	800c94a <__sflush_r+0x7e>
 800c940:	1c42      	adds	r2, r0, #1
 800c942:	d101      	bne.n	800c948 <__sflush_r+0x7c>
 800c944:	682b      	ldr	r3, [r5, #0]
 800c946:	b903      	cbnz	r3, 800c94a <__sflush_r+0x7e>
 800c948:	6560      	str	r0, [r4, #84]	; 0x54
 800c94a:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800c94c:	602f      	str	r7, [r5, #0]
 800c94e:	2900      	cmp	r1, #0
 800c950:	d0c9      	beq.n	800c8e6 <__sflush_r+0x1a>
 800c952:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800c956:	4299      	cmp	r1, r3
 800c958:	d002      	beq.n	800c960 <__sflush_r+0x94>
 800c95a:	4628      	mov	r0, r5
 800c95c:	f7ff f9e2 	bl	800bd24 <_free_r>
 800c960:	2000      	movs	r0, #0
 800c962:	6360      	str	r0, [r4, #52]	; 0x34
 800c964:	e7c0      	b.n	800c8e8 <__sflush_r+0x1c>
 800c966:	2301      	movs	r3, #1
 800c968:	4628      	mov	r0, r5
 800c96a:	47b0      	blx	r6
 800c96c:	1c41      	adds	r1, r0, #1
 800c96e:	d1c8      	bne.n	800c902 <__sflush_r+0x36>
 800c970:	682b      	ldr	r3, [r5, #0]
 800c972:	2b00      	cmp	r3, #0
 800c974:	d0c5      	beq.n	800c902 <__sflush_r+0x36>
 800c976:	2b1d      	cmp	r3, #29
 800c978:	d001      	beq.n	800c97e <__sflush_r+0xb2>
 800c97a:	2b16      	cmp	r3, #22
 800c97c:	d101      	bne.n	800c982 <__sflush_r+0xb6>
 800c97e:	602f      	str	r7, [r5, #0]
 800c980:	e7b1      	b.n	800c8e6 <__sflush_r+0x1a>
 800c982:	89a3      	ldrh	r3, [r4, #12]
 800c984:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c988:	81a3      	strh	r3, [r4, #12]
 800c98a:	e7ad      	b.n	800c8e8 <__sflush_r+0x1c>
 800c98c:	690f      	ldr	r7, [r1, #16]
 800c98e:	2f00      	cmp	r7, #0
 800c990:	d0a9      	beq.n	800c8e6 <__sflush_r+0x1a>
 800c992:	0793      	lsls	r3, r2, #30
 800c994:	680e      	ldr	r6, [r1, #0]
 800c996:	bf08      	it	eq
 800c998:	694b      	ldreq	r3, [r1, #20]
 800c99a:	600f      	str	r7, [r1, #0]
 800c99c:	bf18      	it	ne
 800c99e:	2300      	movne	r3, #0
 800c9a0:	eba6 0807 	sub.w	r8, r6, r7
 800c9a4:	608b      	str	r3, [r1, #8]
 800c9a6:	f1b8 0f00 	cmp.w	r8, #0
 800c9aa:	dd9c      	ble.n	800c8e6 <__sflush_r+0x1a>
 800c9ac:	6a21      	ldr	r1, [r4, #32]
 800c9ae:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800c9b0:	4643      	mov	r3, r8
 800c9b2:	463a      	mov	r2, r7
 800c9b4:	4628      	mov	r0, r5
 800c9b6:	47b0      	blx	r6
 800c9b8:	2800      	cmp	r0, #0
 800c9ba:	dc06      	bgt.n	800c9ca <__sflush_r+0xfe>
 800c9bc:	89a3      	ldrh	r3, [r4, #12]
 800c9be:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c9c2:	81a3      	strh	r3, [r4, #12]
 800c9c4:	f04f 30ff 	mov.w	r0, #4294967295
 800c9c8:	e78e      	b.n	800c8e8 <__sflush_r+0x1c>
 800c9ca:	4407      	add	r7, r0
 800c9cc:	eba8 0800 	sub.w	r8, r8, r0
 800c9d0:	e7e9      	b.n	800c9a6 <__sflush_r+0xda>
 800c9d2:	bf00      	nop
 800c9d4:	dfbffffe 	.word	0xdfbffffe

0800c9d8 <_fflush_r>:
 800c9d8:	b538      	push	{r3, r4, r5, lr}
 800c9da:	690b      	ldr	r3, [r1, #16]
 800c9dc:	4605      	mov	r5, r0
 800c9de:	460c      	mov	r4, r1
 800c9e0:	b913      	cbnz	r3, 800c9e8 <_fflush_r+0x10>
 800c9e2:	2500      	movs	r5, #0
 800c9e4:	4628      	mov	r0, r5
 800c9e6:	bd38      	pop	{r3, r4, r5, pc}
 800c9e8:	b118      	cbz	r0, 800c9f2 <_fflush_r+0x1a>
 800c9ea:	6a03      	ldr	r3, [r0, #32]
 800c9ec:	b90b      	cbnz	r3, 800c9f2 <_fflush_r+0x1a>
 800c9ee:	f7fe f959 	bl	800aca4 <__sinit>
 800c9f2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c9f6:	2b00      	cmp	r3, #0
 800c9f8:	d0f3      	beq.n	800c9e2 <_fflush_r+0xa>
 800c9fa:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800c9fc:	07d0      	lsls	r0, r2, #31
 800c9fe:	d404      	bmi.n	800ca0a <_fflush_r+0x32>
 800ca00:	0599      	lsls	r1, r3, #22
 800ca02:	d402      	bmi.n	800ca0a <_fflush_r+0x32>
 800ca04:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800ca06:	f7fe faf3 	bl	800aff0 <__retarget_lock_acquire_recursive>
 800ca0a:	4628      	mov	r0, r5
 800ca0c:	4621      	mov	r1, r4
 800ca0e:	f7ff ff5d 	bl	800c8cc <__sflush_r>
 800ca12:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800ca14:	07da      	lsls	r2, r3, #31
 800ca16:	4605      	mov	r5, r0
 800ca18:	d4e4      	bmi.n	800c9e4 <_fflush_r+0xc>
 800ca1a:	89a3      	ldrh	r3, [r4, #12]
 800ca1c:	059b      	lsls	r3, r3, #22
 800ca1e:	d4e1      	bmi.n	800c9e4 <_fflush_r+0xc>
 800ca20:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800ca22:	f7fe fae6 	bl	800aff2 <__retarget_lock_release_recursive>
 800ca26:	e7dd      	b.n	800c9e4 <_fflush_r+0xc>

0800ca28 <fiprintf>:
 800ca28:	b40e      	push	{r1, r2, r3}
 800ca2a:	b503      	push	{r0, r1, lr}
 800ca2c:	4601      	mov	r1, r0
 800ca2e:	ab03      	add	r3, sp, #12
 800ca30:	4805      	ldr	r0, [pc, #20]	; (800ca48 <fiprintf+0x20>)
 800ca32:	f853 2b04 	ldr.w	r2, [r3], #4
 800ca36:	6800      	ldr	r0, [r0, #0]
 800ca38:	9301      	str	r3, [sp, #4]
 800ca3a:	f000 f8d3 	bl	800cbe4 <_vfiprintf_r>
 800ca3e:	b002      	add	sp, #8
 800ca40:	f85d eb04 	ldr.w	lr, [sp], #4
 800ca44:	b003      	add	sp, #12
 800ca46:	4770      	bx	lr
 800ca48:	20000138 	.word	0x20000138

0800ca4c <memmove>:
 800ca4c:	4288      	cmp	r0, r1
 800ca4e:	b510      	push	{r4, lr}
 800ca50:	eb01 0402 	add.w	r4, r1, r2
 800ca54:	d902      	bls.n	800ca5c <memmove+0x10>
 800ca56:	4284      	cmp	r4, r0
 800ca58:	4623      	mov	r3, r4
 800ca5a:	d807      	bhi.n	800ca6c <memmove+0x20>
 800ca5c:	1e43      	subs	r3, r0, #1
 800ca5e:	42a1      	cmp	r1, r4
 800ca60:	d008      	beq.n	800ca74 <memmove+0x28>
 800ca62:	f811 2b01 	ldrb.w	r2, [r1], #1
 800ca66:	f803 2f01 	strb.w	r2, [r3, #1]!
 800ca6a:	e7f8      	b.n	800ca5e <memmove+0x12>
 800ca6c:	4402      	add	r2, r0
 800ca6e:	4601      	mov	r1, r0
 800ca70:	428a      	cmp	r2, r1
 800ca72:	d100      	bne.n	800ca76 <memmove+0x2a>
 800ca74:	bd10      	pop	{r4, pc}
 800ca76:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800ca7a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800ca7e:	e7f7      	b.n	800ca70 <memmove+0x24>

0800ca80 <_sbrk_r>:
 800ca80:	b538      	push	{r3, r4, r5, lr}
 800ca82:	4d06      	ldr	r5, [pc, #24]	; (800ca9c <_sbrk_r+0x1c>)
 800ca84:	2300      	movs	r3, #0
 800ca86:	4604      	mov	r4, r0
 800ca88:	4608      	mov	r0, r1
 800ca8a:	602b      	str	r3, [r5, #0]
 800ca8c:	f7f5 fa60 	bl	8001f50 <_sbrk>
 800ca90:	1c43      	adds	r3, r0, #1
 800ca92:	d102      	bne.n	800ca9a <_sbrk_r+0x1a>
 800ca94:	682b      	ldr	r3, [r5, #0]
 800ca96:	b103      	cbz	r3, 800ca9a <_sbrk_r+0x1a>
 800ca98:	6023      	str	r3, [r4, #0]
 800ca9a:	bd38      	pop	{r3, r4, r5, pc}
 800ca9c:	20000854 	.word	0x20000854

0800caa0 <memcpy>:
 800caa0:	440a      	add	r2, r1
 800caa2:	4291      	cmp	r1, r2
 800caa4:	f100 33ff 	add.w	r3, r0, #4294967295
 800caa8:	d100      	bne.n	800caac <memcpy+0xc>
 800caaa:	4770      	bx	lr
 800caac:	b510      	push	{r4, lr}
 800caae:	f811 4b01 	ldrb.w	r4, [r1], #1
 800cab2:	f803 4f01 	strb.w	r4, [r3, #1]!
 800cab6:	4291      	cmp	r1, r2
 800cab8:	d1f9      	bne.n	800caae <memcpy+0xe>
 800caba:	bd10      	pop	{r4, pc}

0800cabc <abort>:
 800cabc:	b508      	push	{r3, lr}
 800cabe:	2006      	movs	r0, #6
 800cac0:	f000 fa68 	bl	800cf94 <raise>
 800cac4:	2001      	movs	r0, #1
 800cac6:	f7f5 f9cb 	bl	8001e60 <_exit>

0800caca <_calloc_r>:
 800caca:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800cacc:	fba1 2402 	umull	r2, r4, r1, r2
 800cad0:	b94c      	cbnz	r4, 800cae6 <_calloc_r+0x1c>
 800cad2:	4611      	mov	r1, r2
 800cad4:	9201      	str	r2, [sp, #4]
 800cad6:	f7ff f999 	bl	800be0c <_malloc_r>
 800cada:	9a01      	ldr	r2, [sp, #4]
 800cadc:	4605      	mov	r5, r0
 800cade:	b930      	cbnz	r0, 800caee <_calloc_r+0x24>
 800cae0:	4628      	mov	r0, r5
 800cae2:	b003      	add	sp, #12
 800cae4:	bd30      	pop	{r4, r5, pc}
 800cae6:	220c      	movs	r2, #12
 800cae8:	6002      	str	r2, [r0, #0]
 800caea:	2500      	movs	r5, #0
 800caec:	e7f8      	b.n	800cae0 <_calloc_r+0x16>
 800caee:	4621      	mov	r1, r4
 800caf0:	f7fe f9a5 	bl	800ae3e <memset>
 800caf4:	e7f4      	b.n	800cae0 <_calloc_r+0x16>

0800caf6 <__ascii_mbtowc>:
 800caf6:	b082      	sub	sp, #8
 800caf8:	b901      	cbnz	r1, 800cafc <__ascii_mbtowc+0x6>
 800cafa:	a901      	add	r1, sp, #4
 800cafc:	b142      	cbz	r2, 800cb10 <__ascii_mbtowc+0x1a>
 800cafe:	b14b      	cbz	r3, 800cb14 <__ascii_mbtowc+0x1e>
 800cb00:	7813      	ldrb	r3, [r2, #0]
 800cb02:	600b      	str	r3, [r1, #0]
 800cb04:	7812      	ldrb	r2, [r2, #0]
 800cb06:	1e10      	subs	r0, r2, #0
 800cb08:	bf18      	it	ne
 800cb0a:	2001      	movne	r0, #1
 800cb0c:	b002      	add	sp, #8
 800cb0e:	4770      	bx	lr
 800cb10:	4610      	mov	r0, r2
 800cb12:	e7fb      	b.n	800cb0c <__ascii_mbtowc+0x16>
 800cb14:	f06f 0001 	mvn.w	r0, #1
 800cb18:	e7f8      	b.n	800cb0c <__ascii_mbtowc+0x16>

0800cb1a <_realloc_r>:
 800cb1a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800cb1e:	4680      	mov	r8, r0
 800cb20:	4614      	mov	r4, r2
 800cb22:	460e      	mov	r6, r1
 800cb24:	b921      	cbnz	r1, 800cb30 <_realloc_r+0x16>
 800cb26:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800cb2a:	4611      	mov	r1, r2
 800cb2c:	f7ff b96e 	b.w	800be0c <_malloc_r>
 800cb30:	b92a      	cbnz	r2, 800cb3e <_realloc_r+0x24>
 800cb32:	f7ff f8f7 	bl	800bd24 <_free_r>
 800cb36:	4625      	mov	r5, r4
 800cb38:	4628      	mov	r0, r5
 800cb3a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800cb3e:	f000 fa45 	bl	800cfcc <_malloc_usable_size_r>
 800cb42:	4284      	cmp	r4, r0
 800cb44:	4607      	mov	r7, r0
 800cb46:	d802      	bhi.n	800cb4e <_realloc_r+0x34>
 800cb48:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800cb4c:	d812      	bhi.n	800cb74 <_realloc_r+0x5a>
 800cb4e:	4621      	mov	r1, r4
 800cb50:	4640      	mov	r0, r8
 800cb52:	f7ff f95b 	bl	800be0c <_malloc_r>
 800cb56:	4605      	mov	r5, r0
 800cb58:	2800      	cmp	r0, #0
 800cb5a:	d0ed      	beq.n	800cb38 <_realloc_r+0x1e>
 800cb5c:	42bc      	cmp	r4, r7
 800cb5e:	4622      	mov	r2, r4
 800cb60:	4631      	mov	r1, r6
 800cb62:	bf28      	it	cs
 800cb64:	463a      	movcs	r2, r7
 800cb66:	f7ff ff9b 	bl	800caa0 <memcpy>
 800cb6a:	4631      	mov	r1, r6
 800cb6c:	4640      	mov	r0, r8
 800cb6e:	f7ff f8d9 	bl	800bd24 <_free_r>
 800cb72:	e7e1      	b.n	800cb38 <_realloc_r+0x1e>
 800cb74:	4635      	mov	r5, r6
 800cb76:	e7df      	b.n	800cb38 <_realloc_r+0x1e>

0800cb78 <__ascii_wctomb>:
 800cb78:	b149      	cbz	r1, 800cb8e <__ascii_wctomb+0x16>
 800cb7a:	2aff      	cmp	r2, #255	; 0xff
 800cb7c:	bf85      	ittet	hi
 800cb7e:	238a      	movhi	r3, #138	; 0x8a
 800cb80:	6003      	strhi	r3, [r0, #0]
 800cb82:	700a      	strbls	r2, [r1, #0]
 800cb84:	f04f 30ff 	movhi.w	r0, #4294967295
 800cb88:	bf98      	it	ls
 800cb8a:	2001      	movls	r0, #1
 800cb8c:	4770      	bx	lr
 800cb8e:	4608      	mov	r0, r1
 800cb90:	4770      	bx	lr

0800cb92 <__sfputc_r>:
 800cb92:	6893      	ldr	r3, [r2, #8]
 800cb94:	3b01      	subs	r3, #1
 800cb96:	2b00      	cmp	r3, #0
 800cb98:	b410      	push	{r4}
 800cb9a:	6093      	str	r3, [r2, #8]
 800cb9c:	da08      	bge.n	800cbb0 <__sfputc_r+0x1e>
 800cb9e:	6994      	ldr	r4, [r2, #24]
 800cba0:	42a3      	cmp	r3, r4
 800cba2:	db01      	blt.n	800cba8 <__sfputc_r+0x16>
 800cba4:	290a      	cmp	r1, #10
 800cba6:	d103      	bne.n	800cbb0 <__sfputc_r+0x1e>
 800cba8:	f85d 4b04 	ldr.w	r4, [sp], #4
 800cbac:	f000 b934 	b.w	800ce18 <__swbuf_r>
 800cbb0:	6813      	ldr	r3, [r2, #0]
 800cbb2:	1c58      	adds	r0, r3, #1
 800cbb4:	6010      	str	r0, [r2, #0]
 800cbb6:	7019      	strb	r1, [r3, #0]
 800cbb8:	4608      	mov	r0, r1
 800cbba:	f85d 4b04 	ldr.w	r4, [sp], #4
 800cbbe:	4770      	bx	lr

0800cbc0 <__sfputs_r>:
 800cbc0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cbc2:	4606      	mov	r6, r0
 800cbc4:	460f      	mov	r7, r1
 800cbc6:	4614      	mov	r4, r2
 800cbc8:	18d5      	adds	r5, r2, r3
 800cbca:	42ac      	cmp	r4, r5
 800cbcc:	d101      	bne.n	800cbd2 <__sfputs_r+0x12>
 800cbce:	2000      	movs	r0, #0
 800cbd0:	e007      	b.n	800cbe2 <__sfputs_r+0x22>
 800cbd2:	f814 1b01 	ldrb.w	r1, [r4], #1
 800cbd6:	463a      	mov	r2, r7
 800cbd8:	4630      	mov	r0, r6
 800cbda:	f7ff ffda 	bl	800cb92 <__sfputc_r>
 800cbde:	1c43      	adds	r3, r0, #1
 800cbe0:	d1f3      	bne.n	800cbca <__sfputs_r+0xa>
 800cbe2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800cbe4 <_vfiprintf_r>:
 800cbe4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cbe8:	460d      	mov	r5, r1
 800cbea:	b09d      	sub	sp, #116	; 0x74
 800cbec:	4614      	mov	r4, r2
 800cbee:	4698      	mov	r8, r3
 800cbf0:	4606      	mov	r6, r0
 800cbf2:	b118      	cbz	r0, 800cbfc <_vfiprintf_r+0x18>
 800cbf4:	6a03      	ldr	r3, [r0, #32]
 800cbf6:	b90b      	cbnz	r3, 800cbfc <_vfiprintf_r+0x18>
 800cbf8:	f7fe f854 	bl	800aca4 <__sinit>
 800cbfc:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800cbfe:	07d9      	lsls	r1, r3, #31
 800cc00:	d405      	bmi.n	800cc0e <_vfiprintf_r+0x2a>
 800cc02:	89ab      	ldrh	r3, [r5, #12]
 800cc04:	059a      	lsls	r2, r3, #22
 800cc06:	d402      	bmi.n	800cc0e <_vfiprintf_r+0x2a>
 800cc08:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800cc0a:	f7fe f9f1 	bl	800aff0 <__retarget_lock_acquire_recursive>
 800cc0e:	89ab      	ldrh	r3, [r5, #12]
 800cc10:	071b      	lsls	r3, r3, #28
 800cc12:	d501      	bpl.n	800cc18 <_vfiprintf_r+0x34>
 800cc14:	692b      	ldr	r3, [r5, #16]
 800cc16:	b99b      	cbnz	r3, 800cc40 <_vfiprintf_r+0x5c>
 800cc18:	4629      	mov	r1, r5
 800cc1a:	4630      	mov	r0, r6
 800cc1c:	f000 f93a 	bl	800ce94 <__swsetup_r>
 800cc20:	b170      	cbz	r0, 800cc40 <_vfiprintf_r+0x5c>
 800cc22:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800cc24:	07dc      	lsls	r4, r3, #31
 800cc26:	d504      	bpl.n	800cc32 <_vfiprintf_r+0x4e>
 800cc28:	f04f 30ff 	mov.w	r0, #4294967295
 800cc2c:	b01d      	add	sp, #116	; 0x74
 800cc2e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cc32:	89ab      	ldrh	r3, [r5, #12]
 800cc34:	0598      	lsls	r0, r3, #22
 800cc36:	d4f7      	bmi.n	800cc28 <_vfiprintf_r+0x44>
 800cc38:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800cc3a:	f7fe f9da 	bl	800aff2 <__retarget_lock_release_recursive>
 800cc3e:	e7f3      	b.n	800cc28 <_vfiprintf_r+0x44>
 800cc40:	2300      	movs	r3, #0
 800cc42:	9309      	str	r3, [sp, #36]	; 0x24
 800cc44:	2320      	movs	r3, #32
 800cc46:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800cc4a:	f8cd 800c 	str.w	r8, [sp, #12]
 800cc4e:	2330      	movs	r3, #48	; 0x30
 800cc50:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 800ce04 <_vfiprintf_r+0x220>
 800cc54:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800cc58:	f04f 0901 	mov.w	r9, #1
 800cc5c:	4623      	mov	r3, r4
 800cc5e:	469a      	mov	sl, r3
 800cc60:	f813 2b01 	ldrb.w	r2, [r3], #1
 800cc64:	b10a      	cbz	r2, 800cc6a <_vfiprintf_r+0x86>
 800cc66:	2a25      	cmp	r2, #37	; 0x25
 800cc68:	d1f9      	bne.n	800cc5e <_vfiprintf_r+0x7a>
 800cc6a:	ebba 0b04 	subs.w	fp, sl, r4
 800cc6e:	d00b      	beq.n	800cc88 <_vfiprintf_r+0xa4>
 800cc70:	465b      	mov	r3, fp
 800cc72:	4622      	mov	r2, r4
 800cc74:	4629      	mov	r1, r5
 800cc76:	4630      	mov	r0, r6
 800cc78:	f7ff ffa2 	bl	800cbc0 <__sfputs_r>
 800cc7c:	3001      	adds	r0, #1
 800cc7e:	f000 80a9 	beq.w	800cdd4 <_vfiprintf_r+0x1f0>
 800cc82:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800cc84:	445a      	add	r2, fp
 800cc86:	9209      	str	r2, [sp, #36]	; 0x24
 800cc88:	f89a 3000 	ldrb.w	r3, [sl]
 800cc8c:	2b00      	cmp	r3, #0
 800cc8e:	f000 80a1 	beq.w	800cdd4 <_vfiprintf_r+0x1f0>
 800cc92:	2300      	movs	r3, #0
 800cc94:	f04f 32ff 	mov.w	r2, #4294967295
 800cc98:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800cc9c:	f10a 0a01 	add.w	sl, sl, #1
 800cca0:	9304      	str	r3, [sp, #16]
 800cca2:	9307      	str	r3, [sp, #28]
 800cca4:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800cca8:	931a      	str	r3, [sp, #104]	; 0x68
 800ccaa:	4654      	mov	r4, sl
 800ccac:	2205      	movs	r2, #5
 800ccae:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ccb2:	4854      	ldr	r0, [pc, #336]	; (800ce04 <_vfiprintf_r+0x220>)
 800ccb4:	f7f3 fac4 	bl	8000240 <memchr>
 800ccb8:	9a04      	ldr	r2, [sp, #16]
 800ccba:	b9d8      	cbnz	r0, 800ccf4 <_vfiprintf_r+0x110>
 800ccbc:	06d1      	lsls	r1, r2, #27
 800ccbe:	bf44      	itt	mi
 800ccc0:	2320      	movmi	r3, #32
 800ccc2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800ccc6:	0713      	lsls	r3, r2, #28
 800ccc8:	bf44      	itt	mi
 800ccca:	232b      	movmi	r3, #43	; 0x2b
 800cccc:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800ccd0:	f89a 3000 	ldrb.w	r3, [sl]
 800ccd4:	2b2a      	cmp	r3, #42	; 0x2a
 800ccd6:	d015      	beq.n	800cd04 <_vfiprintf_r+0x120>
 800ccd8:	9a07      	ldr	r2, [sp, #28]
 800ccda:	4654      	mov	r4, sl
 800ccdc:	2000      	movs	r0, #0
 800ccde:	f04f 0c0a 	mov.w	ip, #10
 800cce2:	4621      	mov	r1, r4
 800cce4:	f811 3b01 	ldrb.w	r3, [r1], #1
 800cce8:	3b30      	subs	r3, #48	; 0x30
 800ccea:	2b09      	cmp	r3, #9
 800ccec:	d94d      	bls.n	800cd8a <_vfiprintf_r+0x1a6>
 800ccee:	b1b0      	cbz	r0, 800cd1e <_vfiprintf_r+0x13a>
 800ccf0:	9207      	str	r2, [sp, #28]
 800ccf2:	e014      	b.n	800cd1e <_vfiprintf_r+0x13a>
 800ccf4:	eba0 0308 	sub.w	r3, r0, r8
 800ccf8:	fa09 f303 	lsl.w	r3, r9, r3
 800ccfc:	4313      	orrs	r3, r2
 800ccfe:	9304      	str	r3, [sp, #16]
 800cd00:	46a2      	mov	sl, r4
 800cd02:	e7d2      	b.n	800ccaa <_vfiprintf_r+0xc6>
 800cd04:	9b03      	ldr	r3, [sp, #12]
 800cd06:	1d19      	adds	r1, r3, #4
 800cd08:	681b      	ldr	r3, [r3, #0]
 800cd0a:	9103      	str	r1, [sp, #12]
 800cd0c:	2b00      	cmp	r3, #0
 800cd0e:	bfbb      	ittet	lt
 800cd10:	425b      	neglt	r3, r3
 800cd12:	f042 0202 	orrlt.w	r2, r2, #2
 800cd16:	9307      	strge	r3, [sp, #28]
 800cd18:	9307      	strlt	r3, [sp, #28]
 800cd1a:	bfb8      	it	lt
 800cd1c:	9204      	strlt	r2, [sp, #16]
 800cd1e:	7823      	ldrb	r3, [r4, #0]
 800cd20:	2b2e      	cmp	r3, #46	; 0x2e
 800cd22:	d10c      	bne.n	800cd3e <_vfiprintf_r+0x15a>
 800cd24:	7863      	ldrb	r3, [r4, #1]
 800cd26:	2b2a      	cmp	r3, #42	; 0x2a
 800cd28:	d134      	bne.n	800cd94 <_vfiprintf_r+0x1b0>
 800cd2a:	9b03      	ldr	r3, [sp, #12]
 800cd2c:	1d1a      	adds	r2, r3, #4
 800cd2e:	681b      	ldr	r3, [r3, #0]
 800cd30:	9203      	str	r2, [sp, #12]
 800cd32:	2b00      	cmp	r3, #0
 800cd34:	bfb8      	it	lt
 800cd36:	f04f 33ff 	movlt.w	r3, #4294967295
 800cd3a:	3402      	adds	r4, #2
 800cd3c:	9305      	str	r3, [sp, #20]
 800cd3e:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 800ce14 <_vfiprintf_r+0x230>
 800cd42:	7821      	ldrb	r1, [r4, #0]
 800cd44:	2203      	movs	r2, #3
 800cd46:	4650      	mov	r0, sl
 800cd48:	f7f3 fa7a 	bl	8000240 <memchr>
 800cd4c:	b138      	cbz	r0, 800cd5e <_vfiprintf_r+0x17a>
 800cd4e:	9b04      	ldr	r3, [sp, #16]
 800cd50:	eba0 000a 	sub.w	r0, r0, sl
 800cd54:	2240      	movs	r2, #64	; 0x40
 800cd56:	4082      	lsls	r2, r0
 800cd58:	4313      	orrs	r3, r2
 800cd5a:	3401      	adds	r4, #1
 800cd5c:	9304      	str	r3, [sp, #16]
 800cd5e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800cd62:	4829      	ldr	r0, [pc, #164]	; (800ce08 <_vfiprintf_r+0x224>)
 800cd64:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800cd68:	2206      	movs	r2, #6
 800cd6a:	f7f3 fa69 	bl	8000240 <memchr>
 800cd6e:	2800      	cmp	r0, #0
 800cd70:	d03f      	beq.n	800cdf2 <_vfiprintf_r+0x20e>
 800cd72:	4b26      	ldr	r3, [pc, #152]	; (800ce0c <_vfiprintf_r+0x228>)
 800cd74:	bb1b      	cbnz	r3, 800cdbe <_vfiprintf_r+0x1da>
 800cd76:	9b03      	ldr	r3, [sp, #12]
 800cd78:	3307      	adds	r3, #7
 800cd7a:	f023 0307 	bic.w	r3, r3, #7
 800cd7e:	3308      	adds	r3, #8
 800cd80:	9303      	str	r3, [sp, #12]
 800cd82:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800cd84:	443b      	add	r3, r7
 800cd86:	9309      	str	r3, [sp, #36]	; 0x24
 800cd88:	e768      	b.n	800cc5c <_vfiprintf_r+0x78>
 800cd8a:	fb0c 3202 	mla	r2, ip, r2, r3
 800cd8e:	460c      	mov	r4, r1
 800cd90:	2001      	movs	r0, #1
 800cd92:	e7a6      	b.n	800cce2 <_vfiprintf_r+0xfe>
 800cd94:	2300      	movs	r3, #0
 800cd96:	3401      	adds	r4, #1
 800cd98:	9305      	str	r3, [sp, #20]
 800cd9a:	4619      	mov	r1, r3
 800cd9c:	f04f 0c0a 	mov.w	ip, #10
 800cda0:	4620      	mov	r0, r4
 800cda2:	f810 2b01 	ldrb.w	r2, [r0], #1
 800cda6:	3a30      	subs	r2, #48	; 0x30
 800cda8:	2a09      	cmp	r2, #9
 800cdaa:	d903      	bls.n	800cdb4 <_vfiprintf_r+0x1d0>
 800cdac:	2b00      	cmp	r3, #0
 800cdae:	d0c6      	beq.n	800cd3e <_vfiprintf_r+0x15a>
 800cdb0:	9105      	str	r1, [sp, #20]
 800cdb2:	e7c4      	b.n	800cd3e <_vfiprintf_r+0x15a>
 800cdb4:	fb0c 2101 	mla	r1, ip, r1, r2
 800cdb8:	4604      	mov	r4, r0
 800cdba:	2301      	movs	r3, #1
 800cdbc:	e7f0      	b.n	800cda0 <_vfiprintf_r+0x1bc>
 800cdbe:	ab03      	add	r3, sp, #12
 800cdc0:	9300      	str	r3, [sp, #0]
 800cdc2:	462a      	mov	r2, r5
 800cdc4:	4b12      	ldr	r3, [pc, #72]	; (800ce10 <_vfiprintf_r+0x22c>)
 800cdc6:	a904      	add	r1, sp, #16
 800cdc8:	4630      	mov	r0, r6
 800cdca:	f7fd fb2b 	bl	800a424 <_printf_float>
 800cdce:	4607      	mov	r7, r0
 800cdd0:	1c78      	adds	r0, r7, #1
 800cdd2:	d1d6      	bne.n	800cd82 <_vfiprintf_r+0x19e>
 800cdd4:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800cdd6:	07d9      	lsls	r1, r3, #31
 800cdd8:	d405      	bmi.n	800cde6 <_vfiprintf_r+0x202>
 800cdda:	89ab      	ldrh	r3, [r5, #12]
 800cddc:	059a      	lsls	r2, r3, #22
 800cdde:	d402      	bmi.n	800cde6 <_vfiprintf_r+0x202>
 800cde0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800cde2:	f7fe f906 	bl	800aff2 <__retarget_lock_release_recursive>
 800cde6:	89ab      	ldrh	r3, [r5, #12]
 800cde8:	065b      	lsls	r3, r3, #25
 800cdea:	f53f af1d 	bmi.w	800cc28 <_vfiprintf_r+0x44>
 800cdee:	9809      	ldr	r0, [sp, #36]	; 0x24
 800cdf0:	e71c      	b.n	800cc2c <_vfiprintf_r+0x48>
 800cdf2:	ab03      	add	r3, sp, #12
 800cdf4:	9300      	str	r3, [sp, #0]
 800cdf6:	462a      	mov	r2, r5
 800cdf8:	4b05      	ldr	r3, [pc, #20]	; (800ce10 <_vfiprintf_r+0x22c>)
 800cdfa:	a904      	add	r1, sp, #16
 800cdfc:	4630      	mov	r0, r6
 800cdfe:	f7fd fdb5 	bl	800a96c <_printf_i>
 800ce02:	e7e4      	b.n	800cdce <_vfiprintf_r+0x1ea>
 800ce04:	0800d58c 	.word	0x0800d58c
 800ce08:	0800d596 	.word	0x0800d596
 800ce0c:	0800a425 	.word	0x0800a425
 800ce10:	0800cbc1 	.word	0x0800cbc1
 800ce14:	0800d592 	.word	0x0800d592

0800ce18 <__swbuf_r>:
 800ce18:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ce1a:	460e      	mov	r6, r1
 800ce1c:	4614      	mov	r4, r2
 800ce1e:	4605      	mov	r5, r0
 800ce20:	b118      	cbz	r0, 800ce2a <__swbuf_r+0x12>
 800ce22:	6a03      	ldr	r3, [r0, #32]
 800ce24:	b90b      	cbnz	r3, 800ce2a <__swbuf_r+0x12>
 800ce26:	f7fd ff3d 	bl	800aca4 <__sinit>
 800ce2a:	69a3      	ldr	r3, [r4, #24]
 800ce2c:	60a3      	str	r3, [r4, #8]
 800ce2e:	89a3      	ldrh	r3, [r4, #12]
 800ce30:	071a      	lsls	r2, r3, #28
 800ce32:	d525      	bpl.n	800ce80 <__swbuf_r+0x68>
 800ce34:	6923      	ldr	r3, [r4, #16]
 800ce36:	b31b      	cbz	r3, 800ce80 <__swbuf_r+0x68>
 800ce38:	6823      	ldr	r3, [r4, #0]
 800ce3a:	6922      	ldr	r2, [r4, #16]
 800ce3c:	1a98      	subs	r0, r3, r2
 800ce3e:	6963      	ldr	r3, [r4, #20]
 800ce40:	b2f6      	uxtb	r6, r6
 800ce42:	4283      	cmp	r3, r0
 800ce44:	4637      	mov	r7, r6
 800ce46:	dc04      	bgt.n	800ce52 <__swbuf_r+0x3a>
 800ce48:	4621      	mov	r1, r4
 800ce4a:	4628      	mov	r0, r5
 800ce4c:	f7ff fdc4 	bl	800c9d8 <_fflush_r>
 800ce50:	b9e0      	cbnz	r0, 800ce8c <__swbuf_r+0x74>
 800ce52:	68a3      	ldr	r3, [r4, #8]
 800ce54:	3b01      	subs	r3, #1
 800ce56:	60a3      	str	r3, [r4, #8]
 800ce58:	6823      	ldr	r3, [r4, #0]
 800ce5a:	1c5a      	adds	r2, r3, #1
 800ce5c:	6022      	str	r2, [r4, #0]
 800ce5e:	701e      	strb	r6, [r3, #0]
 800ce60:	6962      	ldr	r2, [r4, #20]
 800ce62:	1c43      	adds	r3, r0, #1
 800ce64:	429a      	cmp	r2, r3
 800ce66:	d004      	beq.n	800ce72 <__swbuf_r+0x5a>
 800ce68:	89a3      	ldrh	r3, [r4, #12]
 800ce6a:	07db      	lsls	r3, r3, #31
 800ce6c:	d506      	bpl.n	800ce7c <__swbuf_r+0x64>
 800ce6e:	2e0a      	cmp	r6, #10
 800ce70:	d104      	bne.n	800ce7c <__swbuf_r+0x64>
 800ce72:	4621      	mov	r1, r4
 800ce74:	4628      	mov	r0, r5
 800ce76:	f7ff fdaf 	bl	800c9d8 <_fflush_r>
 800ce7a:	b938      	cbnz	r0, 800ce8c <__swbuf_r+0x74>
 800ce7c:	4638      	mov	r0, r7
 800ce7e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ce80:	4621      	mov	r1, r4
 800ce82:	4628      	mov	r0, r5
 800ce84:	f000 f806 	bl	800ce94 <__swsetup_r>
 800ce88:	2800      	cmp	r0, #0
 800ce8a:	d0d5      	beq.n	800ce38 <__swbuf_r+0x20>
 800ce8c:	f04f 37ff 	mov.w	r7, #4294967295
 800ce90:	e7f4      	b.n	800ce7c <__swbuf_r+0x64>
	...

0800ce94 <__swsetup_r>:
 800ce94:	b538      	push	{r3, r4, r5, lr}
 800ce96:	4b2a      	ldr	r3, [pc, #168]	; (800cf40 <__swsetup_r+0xac>)
 800ce98:	4605      	mov	r5, r0
 800ce9a:	6818      	ldr	r0, [r3, #0]
 800ce9c:	460c      	mov	r4, r1
 800ce9e:	b118      	cbz	r0, 800cea8 <__swsetup_r+0x14>
 800cea0:	6a03      	ldr	r3, [r0, #32]
 800cea2:	b90b      	cbnz	r3, 800cea8 <__swsetup_r+0x14>
 800cea4:	f7fd fefe 	bl	800aca4 <__sinit>
 800cea8:	89a3      	ldrh	r3, [r4, #12]
 800ceaa:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800ceae:	0718      	lsls	r0, r3, #28
 800ceb0:	d422      	bmi.n	800cef8 <__swsetup_r+0x64>
 800ceb2:	06d9      	lsls	r1, r3, #27
 800ceb4:	d407      	bmi.n	800cec6 <__swsetup_r+0x32>
 800ceb6:	2309      	movs	r3, #9
 800ceb8:	602b      	str	r3, [r5, #0]
 800ceba:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800cebe:	81a3      	strh	r3, [r4, #12]
 800cec0:	f04f 30ff 	mov.w	r0, #4294967295
 800cec4:	e034      	b.n	800cf30 <__swsetup_r+0x9c>
 800cec6:	0758      	lsls	r0, r3, #29
 800cec8:	d512      	bpl.n	800cef0 <__swsetup_r+0x5c>
 800ceca:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800cecc:	b141      	cbz	r1, 800cee0 <__swsetup_r+0x4c>
 800cece:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800ced2:	4299      	cmp	r1, r3
 800ced4:	d002      	beq.n	800cedc <__swsetup_r+0x48>
 800ced6:	4628      	mov	r0, r5
 800ced8:	f7fe ff24 	bl	800bd24 <_free_r>
 800cedc:	2300      	movs	r3, #0
 800cede:	6363      	str	r3, [r4, #52]	; 0x34
 800cee0:	89a3      	ldrh	r3, [r4, #12]
 800cee2:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800cee6:	81a3      	strh	r3, [r4, #12]
 800cee8:	2300      	movs	r3, #0
 800ceea:	6063      	str	r3, [r4, #4]
 800ceec:	6923      	ldr	r3, [r4, #16]
 800ceee:	6023      	str	r3, [r4, #0]
 800cef0:	89a3      	ldrh	r3, [r4, #12]
 800cef2:	f043 0308 	orr.w	r3, r3, #8
 800cef6:	81a3      	strh	r3, [r4, #12]
 800cef8:	6923      	ldr	r3, [r4, #16]
 800cefa:	b94b      	cbnz	r3, 800cf10 <__swsetup_r+0x7c>
 800cefc:	89a3      	ldrh	r3, [r4, #12]
 800cefe:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800cf02:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800cf06:	d003      	beq.n	800cf10 <__swsetup_r+0x7c>
 800cf08:	4621      	mov	r1, r4
 800cf0a:	4628      	mov	r0, r5
 800cf0c:	f000 f88c 	bl	800d028 <__smakebuf_r>
 800cf10:	89a0      	ldrh	r0, [r4, #12]
 800cf12:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800cf16:	f010 0301 	ands.w	r3, r0, #1
 800cf1a:	d00a      	beq.n	800cf32 <__swsetup_r+0x9e>
 800cf1c:	2300      	movs	r3, #0
 800cf1e:	60a3      	str	r3, [r4, #8]
 800cf20:	6963      	ldr	r3, [r4, #20]
 800cf22:	425b      	negs	r3, r3
 800cf24:	61a3      	str	r3, [r4, #24]
 800cf26:	6923      	ldr	r3, [r4, #16]
 800cf28:	b943      	cbnz	r3, 800cf3c <__swsetup_r+0xa8>
 800cf2a:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800cf2e:	d1c4      	bne.n	800ceba <__swsetup_r+0x26>
 800cf30:	bd38      	pop	{r3, r4, r5, pc}
 800cf32:	0781      	lsls	r1, r0, #30
 800cf34:	bf58      	it	pl
 800cf36:	6963      	ldrpl	r3, [r4, #20]
 800cf38:	60a3      	str	r3, [r4, #8]
 800cf3a:	e7f4      	b.n	800cf26 <__swsetup_r+0x92>
 800cf3c:	2000      	movs	r0, #0
 800cf3e:	e7f7      	b.n	800cf30 <__swsetup_r+0x9c>
 800cf40:	20000138 	.word	0x20000138

0800cf44 <_raise_r>:
 800cf44:	291f      	cmp	r1, #31
 800cf46:	b538      	push	{r3, r4, r5, lr}
 800cf48:	4604      	mov	r4, r0
 800cf4a:	460d      	mov	r5, r1
 800cf4c:	d904      	bls.n	800cf58 <_raise_r+0x14>
 800cf4e:	2316      	movs	r3, #22
 800cf50:	6003      	str	r3, [r0, #0]
 800cf52:	f04f 30ff 	mov.w	r0, #4294967295
 800cf56:	bd38      	pop	{r3, r4, r5, pc}
 800cf58:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 800cf5a:	b112      	cbz	r2, 800cf62 <_raise_r+0x1e>
 800cf5c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800cf60:	b94b      	cbnz	r3, 800cf76 <_raise_r+0x32>
 800cf62:	4620      	mov	r0, r4
 800cf64:	f000 f830 	bl	800cfc8 <_getpid_r>
 800cf68:	462a      	mov	r2, r5
 800cf6a:	4601      	mov	r1, r0
 800cf6c:	4620      	mov	r0, r4
 800cf6e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800cf72:	f000 b817 	b.w	800cfa4 <_kill_r>
 800cf76:	2b01      	cmp	r3, #1
 800cf78:	d00a      	beq.n	800cf90 <_raise_r+0x4c>
 800cf7a:	1c59      	adds	r1, r3, #1
 800cf7c:	d103      	bne.n	800cf86 <_raise_r+0x42>
 800cf7e:	2316      	movs	r3, #22
 800cf80:	6003      	str	r3, [r0, #0]
 800cf82:	2001      	movs	r0, #1
 800cf84:	e7e7      	b.n	800cf56 <_raise_r+0x12>
 800cf86:	2400      	movs	r4, #0
 800cf88:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800cf8c:	4628      	mov	r0, r5
 800cf8e:	4798      	blx	r3
 800cf90:	2000      	movs	r0, #0
 800cf92:	e7e0      	b.n	800cf56 <_raise_r+0x12>

0800cf94 <raise>:
 800cf94:	4b02      	ldr	r3, [pc, #8]	; (800cfa0 <raise+0xc>)
 800cf96:	4601      	mov	r1, r0
 800cf98:	6818      	ldr	r0, [r3, #0]
 800cf9a:	f7ff bfd3 	b.w	800cf44 <_raise_r>
 800cf9e:	bf00      	nop
 800cfa0:	20000138 	.word	0x20000138

0800cfa4 <_kill_r>:
 800cfa4:	b538      	push	{r3, r4, r5, lr}
 800cfa6:	4d07      	ldr	r5, [pc, #28]	; (800cfc4 <_kill_r+0x20>)
 800cfa8:	2300      	movs	r3, #0
 800cfaa:	4604      	mov	r4, r0
 800cfac:	4608      	mov	r0, r1
 800cfae:	4611      	mov	r1, r2
 800cfb0:	602b      	str	r3, [r5, #0]
 800cfb2:	f7f4 ff45 	bl	8001e40 <_kill>
 800cfb6:	1c43      	adds	r3, r0, #1
 800cfb8:	d102      	bne.n	800cfc0 <_kill_r+0x1c>
 800cfba:	682b      	ldr	r3, [r5, #0]
 800cfbc:	b103      	cbz	r3, 800cfc0 <_kill_r+0x1c>
 800cfbe:	6023      	str	r3, [r4, #0]
 800cfc0:	bd38      	pop	{r3, r4, r5, pc}
 800cfc2:	bf00      	nop
 800cfc4:	20000854 	.word	0x20000854

0800cfc8 <_getpid_r>:
 800cfc8:	f7f4 bf32 	b.w	8001e30 <_getpid>

0800cfcc <_malloc_usable_size_r>:
 800cfcc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800cfd0:	1f18      	subs	r0, r3, #4
 800cfd2:	2b00      	cmp	r3, #0
 800cfd4:	bfbc      	itt	lt
 800cfd6:	580b      	ldrlt	r3, [r1, r0]
 800cfd8:	18c0      	addlt	r0, r0, r3
 800cfda:	4770      	bx	lr

0800cfdc <__swhatbuf_r>:
 800cfdc:	b570      	push	{r4, r5, r6, lr}
 800cfde:	460c      	mov	r4, r1
 800cfe0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800cfe4:	2900      	cmp	r1, #0
 800cfe6:	b096      	sub	sp, #88	; 0x58
 800cfe8:	4615      	mov	r5, r2
 800cfea:	461e      	mov	r6, r3
 800cfec:	da0d      	bge.n	800d00a <__swhatbuf_r+0x2e>
 800cfee:	89a3      	ldrh	r3, [r4, #12]
 800cff0:	f013 0f80 	tst.w	r3, #128	; 0x80
 800cff4:	f04f 0100 	mov.w	r1, #0
 800cff8:	bf0c      	ite	eq
 800cffa:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 800cffe:	2340      	movne	r3, #64	; 0x40
 800d000:	2000      	movs	r0, #0
 800d002:	6031      	str	r1, [r6, #0]
 800d004:	602b      	str	r3, [r5, #0]
 800d006:	b016      	add	sp, #88	; 0x58
 800d008:	bd70      	pop	{r4, r5, r6, pc}
 800d00a:	466a      	mov	r2, sp
 800d00c:	f000 f848 	bl	800d0a0 <_fstat_r>
 800d010:	2800      	cmp	r0, #0
 800d012:	dbec      	blt.n	800cfee <__swhatbuf_r+0x12>
 800d014:	9901      	ldr	r1, [sp, #4]
 800d016:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 800d01a:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 800d01e:	4259      	negs	r1, r3
 800d020:	4159      	adcs	r1, r3
 800d022:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800d026:	e7eb      	b.n	800d000 <__swhatbuf_r+0x24>

0800d028 <__smakebuf_r>:
 800d028:	898b      	ldrh	r3, [r1, #12]
 800d02a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800d02c:	079d      	lsls	r5, r3, #30
 800d02e:	4606      	mov	r6, r0
 800d030:	460c      	mov	r4, r1
 800d032:	d507      	bpl.n	800d044 <__smakebuf_r+0x1c>
 800d034:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800d038:	6023      	str	r3, [r4, #0]
 800d03a:	6123      	str	r3, [r4, #16]
 800d03c:	2301      	movs	r3, #1
 800d03e:	6163      	str	r3, [r4, #20]
 800d040:	b002      	add	sp, #8
 800d042:	bd70      	pop	{r4, r5, r6, pc}
 800d044:	ab01      	add	r3, sp, #4
 800d046:	466a      	mov	r2, sp
 800d048:	f7ff ffc8 	bl	800cfdc <__swhatbuf_r>
 800d04c:	9900      	ldr	r1, [sp, #0]
 800d04e:	4605      	mov	r5, r0
 800d050:	4630      	mov	r0, r6
 800d052:	f7fe fedb 	bl	800be0c <_malloc_r>
 800d056:	b948      	cbnz	r0, 800d06c <__smakebuf_r+0x44>
 800d058:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d05c:	059a      	lsls	r2, r3, #22
 800d05e:	d4ef      	bmi.n	800d040 <__smakebuf_r+0x18>
 800d060:	f023 0303 	bic.w	r3, r3, #3
 800d064:	f043 0302 	orr.w	r3, r3, #2
 800d068:	81a3      	strh	r3, [r4, #12]
 800d06a:	e7e3      	b.n	800d034 <__smakebuf_r+0xc>
 800d06c:	89a3      	ldrh	r3, [r4, #12]
 800d06e:	6020      	str	r0, [r4, #0]
 800d070:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800d074:	81a3      	strh	r3, [r4, #12]
 800d076:	9b00      	ldr	r3, [sp, #0]
 800d078:	6163      	str	r3, [r4, #20]
 800d07a:	9b01      	ldr	r3, [sp, #4]
 800d07c:	6120      	str	r0, [r4, #16]
 800d07e:	b15b      	cbz	r3, 800d098 <__smakebuf_r+0x70>
 800d080:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800d084:	4630      	mov	r0, r6
 800d086:	f000 f81d 	bl	800d0c4 <_isatty_r>
 800d08a:	b128      	cbz	r0, 800d098 <__smakebuf_r+0x70>
 800d08c:	89a3      	ldrh	r3, [r4, #12]
 800d08e:	f023 0303 	bic.w	r3, r3, #3
 800d092:	f043 0301 	orr.w	r3, r3, #1
 800d096:	81a3      	strh	r3, [r4, #12]
 800d098:	89a3      	ldrh	r3, [r4, #12]
 800d09a:	431d      	orrs	r5, r3
 800d09c:	81a5      	strh	r5, [r4, #12]
 800d09e:	e7cf      	b.n	800d040 <__smakebuf_r+0x18>

0800d0a0 <_fstat_r>:
 800d0a0:	b538      	push	{r3, r4, r5, lr}
 800d0a2:	4d07      	ldr	r5, [pc, #28]	; (800d0c0 <_fstat_r+0x20>)
 800d0a4:	2300      	movs	r3, #0
 800d0a6:	4604      	mov	r4, r0
 800d0a8:	4608      	mov	r0, r1
 800d0aa:	4611      	mov	r1, r2
 800d0ac:	602b      	str	r3, [r5, #0]
 800d0ae:	f7f4 ff26 	bl	8001efe <_fstat>
 800d0b2:	1c43      	adds	r3, r0, #1
 800d0b4:	d102      	bne.n	800d0bc <_fstat_r+0x1c>
 800d0b6:	682b      	ldr	r3, [r5, #0]
 800d0b8:	b103      	cbz	r3, 800d0bc <_fstat_r+0x1c>
 800d0ba:	6023      	str	r3, [r4, #0]
 800d0bc:	bd38      	pop	{r3, r4, r5, pc}
 800d0be:	bf00      	nop
 800d0c0:	20000854 	.word	0x20000854

0800d0c4 <_isatty_r>:
 800d0c4:	b538      	push	{r3, r4, r5, lr}
 800d0c6:	4d06      	ldr	r5, [pc, #24]	; (800d0e0 <_isatty_r+0x1c>)
 800d0c8:	2300      	movs	r3, #0
 800d0ca:	4604      	mov	r4, r0
 800d0cc:	4608      	mov	r0, r1
 800d0ce:	602b      	str	r3, [r5, #0]
 800d0d0:	f7f4 ff25 	bl	8001f1e <_isatty>
 800d0d4:	1c43      	adds	r3, r0, #1
 800d0d6:	d102      	bne.n	800d0de <_isatty_r+0x1a>
 800d0d8:	682b      	ldr	r3, [r5, #0]
 800d0da:	b103      	cbz	r3, 800d0de <_isatty_r+0x1a>
 800d0dc:	6023      	str	r3, [r4, #0]
 800d0de:	bd38      	pop	{r3, r4, r5, pc}
 800d0e0:	20000854 	.word	0x20000854

0800d0e4 <_init>:
 800d0e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d0e6:	bf00      	nop
 800d0e8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d0ea:	bc08      	pop	{r3}
 800d0ec:	469e      	mov	lr, r3
 800d0ee:	4770      	bx	lr

0800d0f0 <_fini>:
 800d0f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d0f2:	bf00      	nop
 800d0f4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d0f6:	bc08      	pop	{r3}
 800d0f8:	469e      	mov	lr, r3
 800d0fa:	4770      	bx	lr
