\hypertarget{struct_t_i_m___type_def}{\section{T\-I\-M\-\_\-\-Type\-Def Struct Reference}
\label{struct_t_i_m___type_def}\index{T\-I\-M\-\_\-\-Type\-Def@{T\-I\-M\-\_\-\-Type\-Def}}
}


T\-I\-M.  




{\ttfamily \#include $<$stm32l100xb.\-h$>$}

\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_t_i_m___type_def_a9dafc8b03e8497203a8bb395db865328}{C\-R1}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_t_i_m___type_def_a6b1ae85138ed91686bf63699c61ef835}{C\-R2}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_t_i_m___type_def_a67d30593bcb68b98186ebe5bc8dc34b1}{S\-M\-C\-R}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_t_i_m___type_def_a22a33c78ca5bec0e3e8559164a82b8ef}{D\-I\-E\-R}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_t_i_m___type_def_acedfc978c879835c05ef1788ad26b2ff}{S\-R}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_t_i_m___type_def_a04248d87f48303fd2267810104a7878d}{E\-G\-R}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_t_i_m___type_def_a0f2291e7efdf3222689ef13e9be2ea4a}{C\-C\-M\-R1}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_t_i_m___type_def_aa8129ca70a2232c91c8cfcaf375249f6}{C\-C\-M\-R2}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_t_i_m___type_def_ad7271cc1eec9ef16e4ee5401626c0b3b}{C\-C\-E\-R}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_t_i_m___type_def_a6fdd2a7fb88d28670b472aaac0d9d262}{C\-N\-T}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_t_i_m___type_def_ad03c852f58077a11e75f8af42fa6d921}{P\-S\-C}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_t_i_m___type_def_a6a42766a6ca3c7fe10a810ebd6b9d627}{A\-R\-R}
\item 
uint32\-\_\-t \hyperlink{struct_t_i_m___type_def_aebbca147242a5ef58c8d5fe097df2ca5}{R\-E\-S\-E\-R\-V\-E\-D12}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_t_i_m___type_def_a0dd9c06729a5eb6179c6d0d60faca7ed}{C\-C\-R1}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_t_i_m___type_def_a4d1171e9a61538424b8ef1f2571986d0}{C\-C\-R2}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_t_i_m___type_def_ac83441bfb8d0287080dcbd945a272a74}{C\-C\-R3}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_t_i_m___type_def_a5ba381c3f312fdf5e0b4119641b3b0aa}{C\-C\-R4}
\item 
uint32\-\_\-t \hyperlink{struct_t_i_m___type_def_a4f1ca99eb41a95117de38bb0c66808f3}{R\-E\-S\-E\-R\-V\-E\-D17}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_t_i_m___type_def_a7efe9ea8067044cac449ada756ebc2d1}{D\-C\-R}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_t_i_m___type_def_afb7114ac49dba07ba5d250c507dbf23d}{D\-M\-A\-R}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_t_i_m___type_def_acb0e8a4efa46dac4a2fb1aa3d45924fd}{O\-R}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
T\-I\-M. 

\subsection{Member Data Documentation}
\hypertarget{struct_t_i_m___type_def_a6a42766a6ca3c7fe10a810ebd6b9d627}{\index{T\-I\-M\-\_\-\-Type\-Def@{T\-I\-M\-\_\-\-Type\-Def}!A\-R\-R@{A\-R\-R}}
\index{A\-R\-R@{A\-R\-R}!TIM_TypeDef@{T\-I\-M\-\_\-\-Type\-Def}}
\subsubsection[{A\-R\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t T\-I\-M\-\_\-\-Type\-Def\-::\-A\-R\-R}}\label{struct_t_i_m___type_def_a6a42766a6ca3c7fe10a810ebd6b9d627}
T\-I\-M auto-\/reload register, Address offset\-: 0x2\-C \hypertarget{struct_t_i_m___type_def_ad7271cc1eec9ef16e4ee5401626c0b3b}{\index{T\-I\-M\-\_\-\-Type\-Def@{T\-I\-M\-\_\-\-Type\-Def}!C\-C\-E\-R@{C\-C\-E\-R}}
\index{C\-C\-E\-R@{C\-C\-E\-R}!TIM_TypeDef@{T\-I\-M\-\_\-\-Type\-Def}}
\subsubsection[{C\-C\-E\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t T\-I\-M\-\_\-\-Type\-Def\-::\-C\-C\-E\-R}}\label{struct_t_i_m___type_def_ad7271cc1eec9ef16e4ee5401626c0b3b}
T\-I\-M capture/compare enable register, Address offset\-: 0x20 \hypertarget{struct_t_i_m___type_def_a0f2291e7efdf3222689ef13e9be2ea4a}{\index{T\-I\-M\-\_\-\-Type\-Def@{T\-I\-M\-\_\-\-Type\-Def}!C\-C\-M\-R1@{C\-C\-M\-R1}}
\index{C\-C\-M\-R1@{C\-C\-M\-R1}!TIM_TypeDef@{T\-I\-M\-\_\-\-Type\-Def}}
\subsubsection[{C\-C\-M\-R1}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t T\-I\-M\-\_\-\-Type\-Def\-::\-C\-C\-M\-R1}}\label{struct_t_i_m___type_def_a0f2291e7efdf3222689ef13e9be2ea4a}
T\-I\-M capture/compare mode register 1, Address offset\-: 0x18 \hypertarget{struct_t_i_m___type_def_aa8129ca70a2232c91c8cfcaf375249f6}{\index{T\-I\-M\-\_\-\-Type\-Def@{T\-I\-M\-\_\-\-Type\-Def}!C\-C\-M\-R2@{C\-C\-M\-R2}}
\index{C\-C\-M\-R2@{C\-C\-M\-R2}!TIM_TypeDef@{T\-I\-M\-\_\-\-Type\-Def}}
\subsubsection[{C\-C\-M\-R2}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t T\-I\-M\-\_\-\-Type\-Def\-::\-C\-C\-M\-R2}}\label{struct_t_i_m___type_def_aa8129ca70a2232c91c8cfcaf375249f6}
T\-I\-M capture/compare mode register 2, Address offset\-: 0x1\-C \hypertarget{struct_t_i_m___type_def_a0dd9c06729a5eb6179c6d0d60faca7ed}{\index{T\-I\-M\-\_\-\-Type\-Def@{T\-I\-M\-\_\-\-Type\-Def}!C\-C\-R1@{C\-C\-R1}}
\index{C\-C\-R1@{C\-C\-R1}!TIM_TypeDef@{T\-I\-M\-\_\-\-Type\-Def}}
\subsubsection[{C\-C\-R1}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t T\-I\-M\-\_\-\-Type\-Def\-::\-C\-C\-R1}}\label{struct_t_i_m___type_def_a0dd9c06729a5eb6179c6d0d60faca7ed}
T\-I\-M capture/compare register 1, Address offset\-: 0x34 \hypertarget{struct_t_i_m___type_def_a4d1171e9a61538424b8ef1f2571986d0}{\index{T\-I\-M\-\_\-\-Type\-Def@{T\-I\-M\-\_\-\-Type\-Def}!C\-C\-R2@{C\-C\-R2}}
\index{C\-C\-R2@{C\-C\-R2}!TIM_TypeDef@{T\-I\-M\-\_\-\-Type\-Def}}
\subsubsection[{C\-C\-R2}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t T\-I\-M\-\_\-\-Type\-Def\-::\-C\-C\-R2}}\label{struct_t_i_m___type_def_a4d1171e9a61538424b8ef1f2571986d0}
T\-I\-M capture/compare register 2, Address offset\-: 0x38 \hypertarget{struct_t_i_m___type_def_ac83441bfb8d0287080dcbd945a272a74}{\index{T\-I\-M\-\_\-\-Type\-Def@{T\-I\-M\-\_\-\-Type\-Def}!C\-C\-R3@{C\-C\-R3}}
\index{C\-C\-R3@{C\-C\-R3}!TIM_TypeDef@{T\-I\-M\-\_\-\-Type\-Def}}
\subsubsection[{C\-C\-R3}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t T\-I\-M\-\_\-\-Type\-Def\-::\-C\-C\-R3}}\label{struct_t_i_m___type_def_ac83441bfb8d0287080dcbd945a272a74}
T\-I\-M capture/compare register 3, Address offset\-: 0x3\-C \hypertarget{struct_t_i_m___type_def_a5ba381c3f312fdf5e0b4119641b3b0aa}{\index{T\-I\-M\-\_\-\-Type\-Def@{T\-I\-M\-\_\-\-Type\-Def}!C\-C\-R4@{C\-C\-R4}}
\index{C\-C\-R4@{C\-C\-R4}!TIM_TypeDef@{T\-I\-M\-\_\-\-Type\-Def}}
\subsubsection[{C\-C\-R4}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t T\-I\-M\-\_\-\-Type\-Def\-::\-C\-C\-R4}}\label{struct_t_i_m___type_def_a5ba381c3f312fdf5e0b4119641b3b0aa}
T\-I\-M capture/compare register 4, Address offset\-: 0x40 \hypertarget{struct_t_i_m___type_def_a6fdd2a7fb88d28670b472aaac0d9d262}{\index{T\-I\-M\-\_\-\-Type\-Def@{T\-I\-M\-\_\-\-Type\-Def}!C\-N\-T@{C\-N\-T}}
\index{C\-N\-T@{C\-N\-T}!TIM_TypeDef@{T\-I\-M\-\_\-\-Type\-Def}}
\subsubsection[{C\-N\-T}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t T\-I\-M\-\_\-\-Type\-Def\-::\-C\-N\-T}}\label{struct_t_i_m___type_def_a6fdd2a7fb88d28670b472aaac0d9d262}
T\-I\-M counter register, Address offset\-: 0x24 \hypertarget{struct_t_i_m___type_def_a9dafc8b03e8497203a8bb395db865328}{\index{T\-I\-M\-\_\-\-Type\-Def@{T\-I\-M\-\_\-\-Type\-Def}!C\-R1@{C\-R1}}
\index{C\-R1@{C\-R1}!TIM_TypeDef@{T\-I\-M\-\_\-\-Type\-Def}}
\subsubsection[{C\-R1}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t T\-I\-M\-\_\-\-Type\-Def\-::\-C\-R1}}\label{struct_t_i_m___type_def_a9dafc8b03e8497203a8bb395db865328}
T\-I\-M control register 1, Address offset\-: 0x00 \hypertarget{struct_t_i_m___type_def_a6b1ae85138ed91686bf63699c61ef835}{\index{T\-I\-M\-\_\-\-Type\-Def@{T\-I\-M\-\_\-\-Type\-Def}!C\-R2@{C\-R2}}
\index{C\-R2@{C\-R2}!TIM_TypeDef@{T\-I\-M\-\_\-\-Type\-Def}}
\subsubsection[{C\-R2}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t T\-I\-M\-\_\-\-Type\-Def\-::\-C\-R2}}\label{struct_t_i_m___type_def_a6b1ae85138ed91686bf63699c61ef835}
T\-I\-M control register 2, Address offset\-: 0x04 \hypertarget{struct_t_i_m___type_def_a7efe9ea8067044cac449ada756ebc2d1}{\index{T\-I\-M\-\_\-\-Type\-Def@{T\-I\-M\-\_\-\-Type\-Def}!D\-C\-R@{D\-C\-R}}
\index{D\-C\-R@{D\-C\-R}!TIM_TypeDef@{T\-I\-M\-\_\-\-Type\-Def}}
\subsubsection[{D\-C\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t T\-I\-M\-\_\-\-Type\-Def\-::\-D\-C\-R}}\label{struct_t_i_m___type_def_a7efe9ea8067044cac449ada756ebc2d1}
T\-I\-M D\-M\-A control register, Address offset\-: 0x48 \hypertarget{struct_t_i_m___type_def_a22a33c78ca5bec0e3e8559164a82b8ef}{\index{T\-I\-M\-\_\-\-Type\-Def@{T\-I\-M\-\_\-\-Type\-Def}!D\-I\-E\-R@{D\-I\-E\-R}}
\index{D\-I\-E\-R@{D\-I\-E\-R}!TIM_TypeDef@{T\-I\-M\-\_\-\-Type\-Def}}
\subsubsection[{D\-I\-E\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t T\-I\-M\-\_\-\-Type\-Def\-::\-D\-I\-E\-R}}\label{struct_t_i_m___type_def_a22a33c78ca5bec0e3e8559164a82b8ef}
T\-I\-M D\-M\-A/interrupt enable register, Address offset\-: 0x0\-C \hypertarget{struct_t_i_m___type_def_afb7114ac49dba07ba5d250c507dbf23d}{\index{T\-I\-M\-\_\-\-Type\-Def@{T\-I\-M\-\_\-\-Type\-Def}!D\-M\-A\-R@{D\-M\-A\-R}}
\index{D\-M\-A\-R@{D\-M\-A\-R}!TIM_TypeDef@{T\-I\-M\-\_\-\-Type\-Def}}
\subsubsection[{D\-M\-A\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t T\-I\-M\-\_\-\-Type\-Def\-::\-D\-M\-A\-R}}\label{struct_t_i_m___type_def_afb7114ac49dba07ba5d250c507dbf23d}
T\-I\-M D\-M\-A address for full transfer, Address offset\-: 0x4\-C \hypertarget{struct_t_i_m___type_def_a04248d87f48303fd2267810104a7878d}{\index{T\-I\-M\-\_\-\-Type\-Def@{T\-I\-M\-\_\-\-Type\-Def}!E\-G\-R@{E\-G\-R}}
\index{E\-G\-R@{E\-G\-R}!TIM_TypeDef@{T\-I\-M\-\_\-\-Type\-Def}}
\subsubsection[{E\-G\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t T\-I\-M\-\_\-\-Type\-Def\-::\-E\-G\-R}}\label{struct_t_i_m___type_def_a04248d87f48303fd2267810104a7878d}
T\-I\-M event generation register, Address offset\-: 0x14 \hypertarget{struct_t_i_m___type_def_acb0e8a4efa46dac4a2fb1aa3d45924fd}{\index{T\-I\-M\-\_\-\-Type\-Def@{T\-I\-M\-\_\-\-Type\-Def}!O\-R@{O\-R}}
\index{O\-R@{O\-R}!TIM_TypeDef@{T\-I\-M\-\_\-\-Type\-Def}}
\subsubsection[{O\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t T\-I\-M\-\_\-\-Type\-Def\-::\-O\-R}}\label{struct_t_i_m___type_def_acb0e8a4efa46dac4a2fb1aa3d45924fd}
T\-I\-M option register, Address offset\-: 0x50 \hypertarget{struct_t_i_m___type_def_ad03c852f58077a11e75f8af42fa6d921}{\index{T\-I\-M\-\_\-\-Type\-Def@{T\-I\-M\-\_\-\-Type\-Def}!P\-S\-C@{P\-S\-C}}
\index{P\-S\-C@{P\-S\-C}!TIM_TypeDef@{T\-I\-M\-\_\-\-Type\-Def}}
\subsubsection[{P\-S\-C}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t T\-I\-M\-\_\-\-Type\-Def\-::\-P\-S\-C}}\label{struct_t_i_m___type_def_ad03c852f58077a11e75f8af42fa6d921}
T\-I\-M prescaler register, Address offset\-: 0x28 \hypertarget{struct_t_i_m___type_def_aebbca147242a5ef58c8d5fe097df2ca5}{\index{T\-I\-M\-\_\-\-Type\-Def@{T\-I\-M\-\_\-\-Type\-Def}!R\-E\-S\-E\-R\-V\-E\-D12@{R\-E\-S\-E\-R\-V\-E\-D12}}
\index{R\-E\-S\-E\-R\-V\-E\-D12@{R\-E\-S\-E\-R\-V\-E\-D12}!TIM_TypeDef@{T\-I\-M\-\_\-\-Type\-Def}}
\subsubsection[{R\-E\-S\-E\-R\-V\-E\-D12}]{\setlength{\rightskip}{0pt plus 5cm}uint32\-\_\-t T\-I\-M\-\_\-\-Type\-Def\-::\-R\-E\-S\-E\-R\-V\-E\-D12}}\label{struct_t_i_m___type_def_aebbca147242a5ef58c8d5fe097df2ca5}
Reserved, 0x30 \hypertarget{struct_t_i_m___type_def_a4f1ca99eb41a95117de38bb0c66808f3}{\index{T\-I\-M\-\_\-\-Type\-Def@{T\-I\-M\-\_\-\-Type\-Def}!R\-E\-S\-E\-R\-V\-E\-D17@{R\-E\-S\-E\-R\-V\-E\-D17}}
\index{R\-E\-S\-E\-R\-V\-E\-D17@{R\-E\-S\-E\-R\-V\-E\-D17}!TIM_TypeDef@{T\-I\-M\-\_\-\-Type\-Def}}
\subsubsection[{R\-E\-S\-E\-R\-V\-E\-D17}]{\setlength{\rightskip}{0pt plus 5cm}uint32\-\_\-t T\-I\-M\-\_\-\-Type\-Def\-::\-R\-E\-S\-E\-R\-V\-E\-D17}}\label{struct_t_i_m___type_def_a4f1ca99eb41a95117de38bb0c66808f3}
Reserved, 0x44 \hypertarget{struct_t_i_m___type_def_a67d30593bcb68b98186ebe5bc8dc34b1}{\index{T\-I\-M\-\_\-\-Type\-Def@{T\-I\-M\-\_\-\-Type\-Def}!S\-M\-C\-R@{S\-M\-C\-R}}
\index{S\-M\-C\-R@{S\-M\-C\-R}!TIM_TypeDef@{T\-I\-M\-\_\-\-Type\-Def}}
\subsubsection[{S\-M\-C\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t T\-I\-M\-\_\-\-Type\-Def\-::\-S\-M\-C\-R}}\label{struct_t_i_m___type_def_a67d30593bcb68b98186ebe5bc8dc34b1}
T\-I\-M slave Mode Control register, Address offset\-: 0x08 \hypertarget{struct_t_i_m___type_def_acedfc978c879835c05ef1788ad26b2ff}{\index{T\-I\-M\-\_\-\-Type\-Def@{T\-I\-M\-\_\-\-Type\-Def}!S\-R@{S\-R}}
\index{S\-R@{S\-R}!TIM_TypeDef@{T\-I\-M\-\_\-\-Type\-Def}}
\subsubsection[{S\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t T\-I\-M\-\_\-\-Type\-Def\-::\-S\-R}}\label{struct_t_i_m___type_def_acedfc978c879835c05ef1788ad26b2ff}
T\-I\-M status register, Address offset\-: 0x10 

The documentation for this struct was generated from the following files\-:\begin{DoxyCompactItemize}
\item 
eps\-Subsystem/\-Drivers/\-C\-M\-S\-I\-S/\-Device/\-S\-T/\-S\-T\-M32\-L1xx/\-Include/\hyperlink{stm32l100xb_8h}{stm32l100xb.\-h}\item 
eps\-Subsystem/\-Drivers/\-C\-M\-S\-I\-S/\-Device/\-S\-T/\-S\-T\-M32\-L1xx/\-Include/\hyperlink{stm32l100xba_8h}{stm32l100xba.\-h}\item 
eps\-Subsystem/\-Drivers/\-C\-M\-S\-I\-S/\-Device/\-S\-T/\-S\-T\-M32\-L1xx/\-Include/\hyperlink{stm32l100xc_8h}{stm32l100xc.\-h}\item 
eps\-Subsystem/\-Drivers/\-C\-M\-S\-I\-S/\-Device/\-S\-T/\-S\-T\-M32\-L1xx/\-Include/\hyperlink{stm32l151xb_8h}{stm32l151xb.\-h}\item 
eps\-Subsystem/\-Drivers/\-C\-M\-S\-I\-S/\-Device/\-S\-T/\-S\-T\-M32\-L1xx/\-Include/\hyperlink{stm32l151xba_8h}{stm32l151xba.\-h}\item 
eps\-Subsystem/\-Drivers/\-C\-M\-S\-I\-S/\-Device/\-S\-T/\-S\-T\-M32\-L1xx/\-Include/\hyperlink{stm32l151xc_8h}{stm32l151xc.\-h}\item 
eps\-Subsystem/\-Drivers/\-C\-M\-S\-I\-S/\-Device/\-S\-T/\-S\-T\-M32\-L1xx/\-Include/\hyperlink{stm32l151xca_8h}{stm32l151xca.\-h}\item 
eps\-Subsystem/\-Drivers/\-C\-M\-S\-I\-S/\-Device/\-S\-T/\-S\-T\-M32\-L1xx/\-Include/\hyperlink{stm32l151xd_8h}{stm32l151xd.\-h}\item 
eps\-Subsystem/\-Drivers/\-C\-M\-S\-I\-S/\-Device/\-S\-T/\-S\-T\-M32\-L1xx/\-Include/\hyperlink{stm32l151xdx_8h}{stm32l151xdx.\-h}\item 
eps\-Subsystem/\-Drivers/\-C\-M\-S\-I\-S/\-Device/\-S\-T/\-S\-T\-M32\-L1xx/\-Include/\hyperlink{stm32l151xe_8h}{stm32l151xe.\-h}\item 
eps\-Subsystem/\-Drivers/\-C\-M\-S\-I\-S/\-Device/\-S\-T/\-S\-T\-M32\-L1xx/\-Include/\hyperlink{stm32l152xb_8h}{stm32l152xb.\-h}\item 
eps\-Subsystem/\-Drivers/\-C\-M\-S\-I\-S/\-Device/\-S\-T/\-S\-T\-M32\-L1xx/\-Include/\hyperlink{stm32l152xba_8h}{stm32l152xba.\-h}\item 
eps\-Subsystem/\-Drivers/\-C\-M\-S\-I\-S/\-Device/\-S\-T/\-S\-T\-M32\-L1xx/\-Include/\hyperlink{stm32l152xc_8h}{stm32l152xc.\-h}\item 
eps\-Subsystem/\-Drivers/\-C\-M\-S\-I\-S/\-Device/\-S\-T/\-S\-T\-M32\-L1xx/\-Include/\hyperlink{stm32l152xca_8h}{stm32l152xca.\-h}\item 
eps\-Subsystem/\-Drivers/\-C\-M\-S\-I\-S/\-Device/\-S\-T/\-S\-T\-M32\-L1xx/\-Include/\hyperlink{stm32l152xd_8h}{stm32l152xd.\-h}\item 
eps\-Subsystem/\-Drivers/\-C\-M\-S\-I\-S/\-Device/\-S\-T/\-S\-T\-M32\-L1xx/\-Include/\hyperlink{stm32l152xdx_8h}{stm32l152xdx.\-h}\item 
eps\-Subsystem/\-Drivers/\-C\-M\-S\-I\-S/\-Device/\-S\-T/\-S\-T\-M32\-L1xx/\-Include/\hyperlink{stm32l152xe_8h}{stm32l152xe.\-h}\item 
eps\-Subsystem/\-Drivers/\-C\-M\-S\-I\-S/\-Device/\-S\-T/\-S\-T\-M32\-L1xx/\-Include/\hyperlink{stm32l162xc_8h}{stm32l162xc.\-h}\item 
eps\-Subsystem/\-Drivers/\-C\-M\-S\-I\-S/\-Device/\-S\-T/\-S\-T\-M32\-L1xx/\-Include/\hyperlink{stm32l162xca_8h}{stm32l162xca.\-h}\item 
eps\-Subsystem/\-Drivers/\-C\-M\-S\-I\-S/\-Device/\-S\-T/\-S\-T\-M32\-L1xx/\-Include/\hyperlink{stm32l162xd_8h}{stm32l162xd.\-h}\item 
eps\-Subsystem/\-Drivers/\-C\-M\-S\-I\-S/\-Device/\-S\-T/\-S\-T\-M32\-L1xx/\-Include/\hyperlink{stm32l162xdx_8h}{stm32l162xdx.\-h}\item 
eps\-Subsystem/\-Drivers/\-C\-M\-S\-I\-S/\-Device/\-S\-T/\-S\-T\-M32\-L1xx/\-Include/\hyperlink{stm32l162xe_8h}{stm32l162xe.\-h}\end{DoxyCompactItemize}
