# compile vhdl design source files
vhdl xil_defaultlib  "../../../../rtl/FineCounterDecoder.vhd"
vhdl xil_defaultlib  "../../../../rtl/FineCounter.vhd"
vhdl xil_defaultlib  "../../../../rtl/Synchronizer.vhd"
vhdl xil_defaultlib  "../../../../rtl/RBCP_Receiver.vhd"
vhdl xil_defaultlib  "../../../../rtl/package/MHTDC_DataType.vhd"
vhdl xil_defaultlib  "../../../../rtl/MHTDC_Counter.vhd"
vhdl xil_defaultlib  "../../../../rtl/DualPortRam.vhd"
vhdl xil_defaultlib  "../../../../rtl/TimeWindowRegister.vhd"
vhdl xil_defaultlib  "../../../../rtl/SynchronizerNbit.vhd"
vhdl xil_defaultlib  "../../../../rtl/SynchEdgeDetector.vhd"
vhdl xil_defaultlib  "../../../../rtl/SPI_IF.vhd"
vhdl xil_defaultlib  "../../../../rtl/SlowControlRegister.vhd"
vhdl xil_defaultlib  "../../../../rtl/Serializer.vhd"
vhdl xil_defaultlib  "../../../../rtl/RBCP_Receiver16bit.vhd"
vhdl xil_defaultlib  "../../../../rtl/PulseExtender.vhd"
vhdl xil_defaultlib  "../../../../rtl/package/Asynch.vhd"
vhdl xil_defaultlib  "../../../../rtl/MHTDC_ChannelBuffer.vhd"
vhdl xil_defaultlib  "../../../../rtl/MHTDC_Builder.vhd"
vhdl xil_defaultlib  "../../../../rtl/EdgeDetector.vhd"
vhdl xil_defaultlib  "../../../../rtl/Delayer.vhd"
vhdl xil_defaultlib  "../../../../rtl/CommonStopManager.vhd"
vhdl xil_defaultlib  "../../../project.srcs/sources_1/imports/rtl/TriggerDelayer.vhd"
vhdl xil_defaultlib  "../../../../rtl/Width_Adjuster.vhd"
vhdl xil_defaultlib  "../../../../rtl/TDC_Gatherer.vhd"
vhdl xil_defaultlib  "../../../../rtl/TCP_Sender_32bit.vhd"
vhdl xil_defaultlib  "../../../../rtl/SynchFIFO.vhd"
vhdl xil_defaultlib  "../../../../rtl/SPI_CommandSender.vhd"
vhdl xil_defaultlib  "../../../../rtl/SlowControl.vhd"
vhdl xil_defaultlib  "../../../../rtl/SingleScaler.vhd"
vhdl xil_defaultlib  "../../../../rtl/shift_reg.vhd"
vhdl xil_defaultlib  "../../../../rtl/ScalerGatherer.vhd"
vhdl xil_defaultlib  "../../../../rtl/ReconfigurationManager.vhd"
vhdl xil_defaultlib  "../../../../rtl/ReadRegister.vhd"
vhdl xil_defaultlib  "../../../../rtl/RBCP_Sender.vhd"
vhdl xil_defaultlib  "../../../../rtl/MMCM.vhd"
vhdl xil_defaultlib  "../../../../rtl/MHTDC_Core.vhd"
vhdl xil_defaultlib  "../../../../rtl/MADC_Core.vhd"
vhdl xil_defaultlib  "../../../../rtl/InterclockTrigger.vhd"
vhdl xil_defaultlib  "../../../../rtl/HoldExpander.vhd"
vhdl xil_defaultlib  "../../../../rtl/DoubleBuffer.vhd"
vhdl xil_defaultlib  "../../../../rtl/DFF_1Shot.vhd"
vhdl xil_defaultlib  "../../../../rtl/BusyManager.vhd"
vhdl xil_defaultlib  "../../../../rtl/ADC_Gatherer.vhd"
vhdl xil_defaultlib  "../../../../rtl/ADC_Core.vhd"
vhdl xil_defaultlib  "../../../../rtl/ADC_Controller.vhd"
vhdl xil_defaultlib  "../../../../rtl/Version.vhd"
vhdl xil_defaultlib  "../../../../rtl/UsrClkOut.vhd"
vhdl xil_defaultlib  "../../../../rtl/TriggerWidth.vhd"
vhdl xil_defaultlib  "../../../../rtl/TriggerManager.vhd"
vhdl xil_defaultlib  "../../../../rtl/TestChargeInjection.vhd"
vhdl xil_defaultlib  "../../../../rtl/StatusRegister.vhd"
vhdl xil_defaultlib  "../../../../rtl/SPI_FLASH_Programmer.vhd"
vhdl xil_defaultlib  "../../../../rtl/SelectableLogic.vhd"
vhdl xil_defaultlib  "../../../../rtl/ScalerTimer.vhd"
vhdl xil_defaultlib  "../../../../rtl/Scaler.vhd"
vhdl xil_defaultlib  "../../../../rtl/ResetManager.vhd"
vhdl xil_defaultlib  "../../../../rtl/ReadRegisterSelector.vhd"
vhdl xil_defaultlib  "../../../../rtl/RBCP_Distributor.vhd"
vhdl xil_defaultlib  "../../../../rtl/package/SynthesizedDate.vhd"
vhdl xil_defaultlib  "../../../../rtl/package/RegisterAddress.vhd"
vhdl xil_defaultlib  "../../../../rtl/MHTDC.vhd"
vhdl xil_defaultlib  "../../../../rtl/MADC.vhd"
vhdl xil_defaultlib  "../../../../rtl/LEDControl.vhd"
vhdl xil_defaultlib  "../../../../rtl/HVControl.vhd"
vhdl xil_defaultlib  "../../../../rtl/GlobalSlowControl.vhd"
vhdl xil_defaultlib  "../../../../rtl/GlobalSender.vhd"
vhdl xil_defaultlib  "../../../../rtl/GlobalReadRegister.vhd"
vhdl xil_defaultlib  "../../../../rtl/GlobalGatherer.vhd"
vhdl xil_defaultlib  "../../../../rtl/DiscriOr.vhd"
vhdl xil_defaultlib  "../../../../rtl/DirectControl.vhd"
vhdl xil_defaultlib  "../../../../rtl/ClockManager.vhd"
vhdl xil_defaultlib  "../../../../rtl/ADC.vhd"
vhdl xil_defaultlib  "../../../../rtl/TopLevel.vhd"
vhdl xil_defaultlib  "../../../project.srcs/sim_1/imports/sim/UsrClkOut_test.vhd"
vhdl xil_defaultlib  "../../../project.srcs/sim_1/imports/sim/TriggerDelayer_test.vhd"
vhdl xil_defaultlib  "../../../project.srcs/sim_1/imports/sim/TopLevel_test_TimingGeneratation.vhd"
vhdl xil_defaultlib  "../../../project.srcs/sim_1/imports/sim/TopLevel_test_AllInputPulseLow.vhd"
vhdl xil_defaultlib  "../../../project.srcs/sim_1/imports/sim/TimingGeneratorModel_test.vhd"
vhdl xil_defaultlib  "../../../project.srcs/sim_1/imports/sim/TestChargeInjection_test.vhd"
vhdl xil_defaultlib  "../../../project.srcs/sim_1/imports/sim/SelectableLogic_test.vhd"
vhdl xil_defaultlib  "../../../project.srcs/sim_1/imports/sim/HVControl_test.vhd"
vhdl xil_defaultlib  "../../../project.srcs/sim_1/imports/sim/TriggerManager_test.vhd"

# Do not sort compile order
nosort
