<!DOCTYPE html>
<html lang="en">
  <head>
    <meta charset="utf-8" />
    <title>Rapido'24</title>
    <link rel="stylesheet" href="css/main.css" type="text/css" />
  </head>
  <body>
    <header id="banner" class="body">
    <figure>
    <a href="https://rapidoworkshop.github.io/"><img src="images/rapido_trans.png" alt="RAPIDO'23" /></a>
    <!--a href="http://www.hipeac.net/conference"><img src="images/HiPEAC-transparent-smaller.png" alt="HiPEAC" /></a-->
    <a href="https://www.hipeac.net/2024/munich/"><img src="images/HiPEAC-transparent-smaller.png" alt="HiPEAC" /></a>
    </figure>
    <h1>
      <a href="index.html">RAPIDO'24<br />
        <strong>16th Workshop on<br />
          Rapid Simulation and Performance Evaluation for Design Optimization: Methods and Tools<br />
          January 17-19, 2024, Munich, Germany</strong></a>
    </h1>
    <nav>
    <ul>
      <li><a href="index.html">Home</a></li>
      <!--<li class="active"><a href="#">Home</a></li>-->
      <li><a href="cfp.html">Call for papers</a></li>
      <!--li><a href="keynote.html">Invited speakers</a></li-->
      <li><a href="tpc.html">Committees</a></li>
      <li><a href="program.html">Program and invited speakers</a></li> 
      <li><a href="previous.html">Previous editions</a></li>
      <li><a href="reg.html">Registration & venue</a></li>
    </ul>
    </nav>
    </header>


<section class="body">

<h2>Keynotes:</h2>

- Maxime Pelcat (INSA Rennes) - Strategies and Tools for Sustainable Electronics<br/>

- Smail Niar (INSA, Université Polytechnique Hauts-de-France) - Design Exploration and Simulation for Implementations of Machine Learning Applications<br/>

- Behzad Salami (BSC) - Design Exploration and Simulation for Implementations of Machine Learning Applications<br/>



<h2>Schedule: TBD</h2>
<h3>10:00 - 10:10 Welcome Session</h3>
<h3>10:10 - 11:00 Keynote session</h3> 
Strategies and Tools for Sustainable Electronics - Dr. Maxime Pelcat
<h3>11:00 - 11:30 Coffee break</h3>
<h3>11:30 - 12:10 Session 1</h3>
11:30 - 11:50 : A C Subset for Ergonomic Source-to-Source Analyses and Transformations, João N. Matos, Joao Bispo and Luís M. Sousa
<br/>11:50 - 12:10 : Using Source-to-Source to Target RISC-V Custom Extensions: UVE Case-Study, Miguel Henriques, João Bispo and Nuno Paulino
<h3>13:00 - 14:00 Buffet lunch</h3>
<h3>14:00 - 14:50 Keynote session</h3>
FPGAs for Pre-silicon Emulation of Large-Scale RISC-V based Processors: From Academia to Industry
Dr. Behzad Salami
<h3>14:50 - 15:30 Session 2</h3>
14:50 - 15:10 : Design Space Exploration of HPC Systems with Random Forest-based Bayesian Optimization, Vincent Fu, Lilia Zaourar, Alix Munier-Kordon and Marc Duranton
<br/>15:10 - 15:30 : An FPGA-Based HW/SW Platform for Pre-Silicon Emulation of RISC-V Designs, Elias Perdomo, Alexander Kropotov, Francelly Cano Ladino, Syed Zafar, Teresa Cervero, Xavier Martorell Bofill and Behzad Salami
<h3>15:30 - 16:00 Coffee break</h3>
<h3>16:00 - 17:00 Session 3</h3>
16:00 - 16:20 : NQC2: A Non-Intrusive QEMU Code Coverage Plugin, Nils Bosbach, Alwalid Salama, Lukas Jünger, Mark Burton, Niko Zurstraßen, Rebecca Pelke and Rainer Leupers
<br/>16:20 - 16:40 : Integration of RISC-V Page Table Walk in gem5 SE Mode, Mirco Mannino, Yinting Huang, Biagio Peccerillo, Alessio Medaglini and Sandro Bartolini
<br/>16:40 - 17:00 : Modeling methodology for multi-die chip design based on gem5/SystemC co-simulation, Fabian Schätzle, Carlos Falquez, Nam Ho, Stefan Heinen, Antoni Portero, Estela Suarez, Johannes van den Boom and Stefan van Waasen
<h3>17:00 - 17:10 Closing session</h3>
Best paper award




<!--h4>
<h3>Session 1: Keynote Session : 10:00-10:45 am</h3>
ZeBu Hybrid Emulation: Shift-left your Architecture Exploration, Software Development and System Validation with Synopsys Hybrid Solutions - Alejandro Nocua, Synopsys.
<h3>Session 2: Papers Session : 10:50-12:30</h3>
10:50: Non-intrusive runtime monitoring for manycore prototypes,
Fabian Lesniak, Juergen Becker, Nidhi Anantharajaiah and Tanja Harbaum
<br/>
11:15: Faster Functional Simulation With Cache Merging,
Gustaf Borgström, Christian Rohner and David Black-Schaffer
<br/>
11:40: Fast Instruction Cache Simulation is Trickier than You Think,
Marie Badaroux, Julie Dumas and Frederic Petrot
<br/>
12:05: Automatic DRAM Subsystem Configuration with irace,
Lukas Steiner, Gustavo Delazeri, Iron Prando Da Silva, Matthias Jung and Norbert Wehn
<br/>
<h3>Session 3: Keynote Session : 14:00-14:45 am</h3>
Challenges in modeling HPC SoCs: An experience report on using Gem5 - Manolis Marazakis and Polydoros Petrakis, FORTH </h3>
<h3>
Session 4: Papers Session : 14:50-16:30</h3>
14:50: Entropy-Based Analysis of Benchmarks for Instruction Set Simulators,
Nils Bosbach, Lukas Jünger, Rebecca Pelke, Niko Zurstraßen and Rainer Leupers
<br/>
15:15: Datapath Optimization for Embedded Signal Processing Architectures utilizing Design Space Exploration,
Johannes Knödtel and Marc Reichenbach
<br/>
15:40: An Analytical Model of Configurable Systolic Arrays to find the best-fitting Accelerator for a given DNN Workload,
Tim Hotfilter, Patrick Schmidt, Julian Höfer, Fabian Kreß, Tanja Harbaum and Juergen Becker
<br/>
16:05: Fast-Yet-Accurate Timing and Power Prediction of Artificial Neural Networks Deployed on Clock-Gated Multi-Core Platforms,
Quentin Dariol, Le Nours Sébastien, Domenik Helms, Ralf Stemmer, Sebastien Pillement and Kim Gruettner11:30 - 12:30 Session 2</h3>
<br/>
<h3>End of workshop<br/></h3>
</h4-->
</section>


    <footer id="contentinfo" class="body">
    <a href="https://rapidoworkshop.github.io"><img src="images/rapido_trans.png" alt="RAPIDO'24" width=120px /></a>
    <a href="http://www.hipeac.net/conference"><img src="images/HiPEAC-transparent-smaller.png" alt="HiPEAC" width=120px /></a>
    </footer>

  </body>
</html>
