\doxysection{Referencia de la estructura QUADSPI\+\_\+\+Type\+Def}
\hypertarget{struct_q_u_a_d_s_p_i___type_def}{}\label{struct_q_u_a_d_s_p_i___type_def}\index{QUADSPI\_TypeDef@{QUADSPI\_TypeDef}}


QUAD Serial Peripheral Interface.  




{\ttfamily \#include $<$stm32f446xx.\+h$>$}

\doxysubsubsection*{Campos de datos}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_q_u_a_d_s_p_i___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}{CR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_q_u_a_d_s_p_i___type_def_af6225cb8f4938f98204d11afaffd41c9}{DCR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_q_u_a_d_s_p_i___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_q_u_a_d_s_p_i___type_def_a5d5cc7f32884945503dd29f8f6cbb415}{FCR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_q_u_a_d_s_p_i___type_def_a651b3980342dcf21d301d29621dcf4f6}{DLR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_q_u_a_d_s_p_i___type_def_a5e1322e27c40bf91d172f9673f205c97}{CCR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_q_u_a_d_s_p_i___type_def_a2ac50357d1ebac2949d27bfc4855e6a4}{AR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_q_u_a_d_s_p_i___type_def_a53d4126533b52183ef8105af2e526bd0}{ABR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_q_u_a_d_s_p_i___type_def_a3df0d8dfcd1ec958659ffe21eb64fa94}{DR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_q_u_a_d_s_p_i___type_def_a7327d5955c8e4e3eb689a7ad2a1fa219}{PSMKR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_q_u_a_d_s_p_i___type_def_a986e18db58469e5dd0e756b2b405b805}{PSMAR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_q_u_a_d_s_p_i___type_def_aa9e54bfb9deb2d92de2c3f62d33793da}{PIR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_q_u_a_d_s_p_i___type_def_ae060e16fd0b193203ddead99622260c1}{LPTR}}
\end{DoxyCompactItemize}


\doxysubsection{Descripci칩n detallada}
QUAD Serial Peripheral Interface. 

\label{doc-variable-members}
\Hypertarget{struct_q_u_a_d_s_p_i___type_def_doc-variable-members}
\doxysubsection{Documentaci칩n de campos}
\Hypertarget{struct_q_u_a_d_s_p_i___type_def_a53d4126533b52183ef8105af2e526bd0}\index{QUADSPI\_TypeDef@{QUADSPI\_TypeDef}!ABR@{ABR}}
\index{ABR@{ABR}!QUADSPI\_TypeDef@{QUADSPI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{ABR}{ABR}}
{\footnotesize\ttfamily \label{struct_q_u_a_d_s_p_i___type_def_a53d4126533b52183ef8105af2e526bd0} 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t ABR}

QUADSPI Alternate Bytes register, Address offset\+: 0x1C \Hypertarget{struct_q_u_a_d_s_p_i___type_def_a2ac50357d1ebac2949d27bfc4855e6a4}\index{QUADSPI\_TypeDef@{QUADSPI\_TypeDef}!AR@{AR}}
\index{AR@{AR}!QUADSPI\_TypeDef@{QUADSPI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{AR}{AR}}
{\footnotesize\ttfamily \label{struct_q_u_a_d_s_p_i___type_def_a2ac50357d1ebac2949d27bfc4855e6a4} 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t AR}

QUADSPI Address register, Address offset\+: 0x18 \Hypertarget{struct_q_u_a_d_s_p_i___type_def_a5e1322e27c40bf91d172f9673f205c97}\index{QUADSPI\_TypeDef@{QUADSPI\_TypeDef}!CCR@{CCR}}
\index{CCR@{CCR}!QUADSPI\_TypeDef@{QUADSPI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CCR}{CCR}}
{\footnotesize\ttfamily \label{struct_q_u_a_d_s_p_i___type_def_a5e1322e27c40bf91d172f9673f205c97} 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CCR}

QUADSPI Communication Configuration register, Address offset\+: 0x14 \Hypertarget{struct_q_u_a_d_s_p_i___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}\index{QUADSPI\_TypeDef@{QUADSPI\_TypeDef}!CR@{CR}}
\index{CR@{CR}!QUADSPI\_TypeDef@{QUADSPI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CR}{CR}}
{\footnotesize\ttfamily \label{struct_q_u_a_d_s_p_i___type_def_ab40c89c59391aaa9d9a8ec011dd0907a} 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CR}

QUADSPI Control register, Address offset\+: 0x00 \Hypertarget{struct_q_u_a_d_s_p_i___type_def_af6225cb8f4938f98204d11afaffd41c9}\index{QUADSPI\_TypeDef@{QUADSPI\_TypeDef}!DCR@{DCR}}
\index{DCR@{DCR}!QUADSPI\_TypeDef@{QUADSPI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{DCR}{DCR}}
{\footnotesize\ttfamily \label{struct_q_u_a_d_s_p_i___type_def_af6225cb8f4938f98204d11afaffd41c9} 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t DCR}

QUADSPI Device Configuration register, Address offset\+: 0x04 \Hypertarget{struct_q_u_a_d_s_p_i___type_def_a651b3980342dcf21d301d29621dcf4f6}\index{QUADSPI\_TypeDef@{QUADSPI\_TypeDef}!DLR@{DLR}}
\index{DLR@{DLR}!QUADSPI\_TypeDef@{QUADSPI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{DLR}{DLR}}
{\footnotesize\ttfamily \label{struct_q_u_a_d_s_p_i___type_def_a651b3980342dcf21d301d29621dcf4f6} 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t DLR}

QUADSPI Data Length register, Address offset\+: 0x10 \Hypertarget{struct_q_u_a_d_s_p_i___type_def_a3df0d8dfcd1ec958659ffe21eb64fa94}\index{QUADSPI\_TypeDef@{QUADSPI\_TypeDef}!DR@{DR}}
\index{DR@{DR}!QUADSPI\_TypeDef@{QUADSPI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{DR}{DR}}
{\footnotesize\ttfamily \label{struct_q_u_a_d_s_p_i___type_def_a3df0d8dfcd1ec958659ffe21eb64fa94} 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t DR}

QUADSPI Data register, Address offset\+: 0x20 \Hypertarget{struct_q_u_a_d_s_p_i___type_def_a5d5cc7f32884945503dd29f8f6cbb415}\index{QUADSPI\_TypeDef@{QUADSPI\_TypeDef}!FCR@{FCR}}
\index{FCR@{FCR}!QUADSPI\_TypeDef@{QUADSPI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{FCR}{FCR}}
{\footnotesize\ttfamily \label{struct_q_u_a_d_s_p_i___type_def_a5d5cc7f32884945503dd29f8f6cbb415} 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t FCR}

QUADSPI Flag Clear register, Address offset\+: 0x0C \Hypertarget{struct_q_u_a_d_s_p_i___type_def_ae060e16fd0b193203ddead99622260c1}\index{QUADSPI\_TypeDef@{QUADSPI\_TypeDef}!LPTR@{LPTR}}
\index{LPTR@{LPTR}!QUADSPI\_TypeDef@{QUADSPI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{LPTR}{LPTR}}
{\footnotesize\ttfamily \label{struct_q_u_a_d_s_p_i___type_def_ae060e16fd0b193203ddead99622260c1} 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t LPTR}

QUADSPI Low Power Timeout register, Address offset\+: 0x30 \Hypertarget{struct_q_u_a_d_s_p_i___type_def_aa9e54bfb9deb2d92de2c3f62d33793da}\index{QUADSPI\_TypeDef@{QUADSPI\_TypeDef}!PIR@{PIR}}
\index{PIR@{PIR}!QUADSPI\_TypeDef@{QUADSPI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{PIR}{PIR}}
{\footnotesize\ttfamily \label{struct_q_u_a_d_s_p_i___type_def_aa9e54bfb9deb2d92de2c3f62d33793da} 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t PIR}

QUADSPI Polling Interval register, Address offset\+: 0x2C \Hypertarget{struct_q_u_a_d_s_p_i___type_def_a986e18db58469e5dd0e756b2b405b805}\index{QUADSPI\_TypeDef@{QUADSPI\_TypeDef}!PSMAR@{PSMAR}}
\index{PSMAR@{PSMAR}!QUADSPI\_TypeDef@{QUADSPI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{PSMAR}{PSMAR}}
{\footnotesize\ttfamily \label{struct_q_u_a_d_s_p_i___type_def_a986e18db58469e5dd0e756b2b405b805} 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t PSMAR}

QUADSPI Polling Status Match register, Address offset\+: 0x28 \Hypertarget{struct_q_u_a_d_s_p_i___type_def_a7327d5955c8e4e3eb689a7ad2a1fa219}\index{QUADSPI\_TypeDef@{QUADSPI\_TypeDef}!PSMKR@{PSMKR}}
\index{PSMKR@{PSMKR}!QUADSPI\_TypeDef@{QUADSPI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{PSMKR}{PSMKR}}
{\footnotesize\ttfamily \label{struct_q_u_a_d_s_p_i___type_def_a7327d5955c8e4e3eb689a7ad2a1fa219} 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t PSMKR}

QUADSPI Polling Status Mask register, Address offset\+: 0x24 \Hypertarget{struct_q_u_a_d_s_p_i___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}\index{QUADSPI\_TypeDef@{QUADSPI\_TypeDef}!SR@{SR}}
\index{SR@{SR}!QUADSPI\_TypeDef@{QUADSPI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{SR}{SR}}
{\footnotesize\ttfamily \label{struct_q_u_a_d_s_p_i___type_def_af6aca2bbd40c0fb6df7c3aebe224a360} 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t SR}

QUADSPI Status register, Address offset\+: 0x08 

La documentaci칩n de esta estructura est치 generada del siguiente archivo\+:\begin{DoxyCompactItemize}
\item 
C\+:/\+Users/\+Matias D/\+Documents/\+Proyecto\+\_\+\+Final/\+Drivers/\+CMSIS/\+Device/\+ST/\+STM32\+F4xx/\+Include/\mbox{\hyperlink{stm32f446xx_8h}{stm32f446xx.\+h}}\end{DoxyCompactItemize}
