// Seed: 3536855651
module module_0;
  wire id_1 = id_1;
  assign module_2.id_4 = 0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  module_0 modCall_1 ();
  inout wire id_3;
  output logic [7:0] id_2;
  output wire id_1;
endmodule
module module_2 (
    input wor id_0,
    input uwire id_1,
    output supply1 id_2,
    input supply1 id_3,
    input tri id_4,
    input wor id_5,
    output tri id_6,
    input tri1 id_7,
    output wor id_8
);
  assign id_2 = 1'b0;
  module_0 modCall_1 ();
endmodule
