/home/asma/open_eFPGA_dirk/.readthedocs.yaml
/home/asma/open_eFPGA_dirk/verilog/rtl/sky130_fd_sc_hd__inv.v
/home/asma/open_eFPGA_dirk/verilog/rtl/dummy_modules.v
/home/asma/open_eFPGA_dirk/verilog/rtl/models_pack.v
/home/asma/open_eFPGA_dirk/verilog/rtl/Tile/LUT4AB/LUT4AB.v
/home/asma/open_eFPGA_dirk/verilog/rtl/Tile/N_term_single2/N_term_single2.v
/home/asma/open_eFPGA_dirk/verilog/rtl/Tile/S_term_DSP/S_term_DSP.v
/home/asma/open_eFPGA_dirk/verilog/rtl/Tile/RAM_IO/RAM_IO.v
/home/asma/open_eFPGA_dirk/verilog/rtl/Tile/N_term_DSP/N_term_DSP.v
/home/asma/open_eFPGA_dirk/verilog/rtl/Tile/RegFile/RegFile.v
/home/asma/open_eFPGA_dirk/verilog/rtl/Tile/S_term_single2/S_term_single2.v
/home/asma/open_eFPGA_dirk/verilog/rtl/Tile/N_term_single/N_term_single.v
/home/asma/open_eFPGA_dirk/verilog/rtl/Tile/S_term_single/S_term_single.v
/home/asma/open_eFPGA_dirk/verilog/rtl/Tile/N_term_RAM_IO/N_term_RAM_IO.v
/home/asma/open_eFPGA_dirk/verilog/rtl/Tile/W_IO/W_IO.v
/home/asma/open_eFPGA_dirk/verilog/rtl/Tile/DSP/DSP.v
/home/asma/open_eFPGA_dirk/verilog/rtl/Tile/S_term_RAM_IO/S_term_RAM_IO.v
/home/asma/open_eFPGA_dirk/verilog/rtl/Fabric/eFPGA.v
/home/asma/open_eFPGA_dirk/verilog/rtl/Fabric/Frame_Data_Reg.v
/home/asma/open_eFPGA_dirk/verilog/rtl/Fabric/eFPGA_top.v
/home/asma/open_eFPGA_dirk/verilog/rtl/Fabric/Frame_Select.v
/home/asma/open_eFPGA_dirk/verilog/rtl/BB/sky130_sram_1kbyte_1rw1r_32x256_8.v
/home/asma/open_eFPGA_dirk/verilog/rtl/BB/BlockRAM_1KB.v
/home/asma/open_eFPGA_dirk/verilog/rtl/BB/eFPGA_Config.v
/home/asma/open_eFPGA_dirk/verilog/dv/cocotb/design_info.yaml
/home/asma/open_eFPGA_dirk/verilog/dv/cocotb/cocotb_tests.py
/home/asma/open_eFPGA_dirk/verilog/dv/cocotb/hello_world/hello_world.c
/home/asma/open_eFPGA_dirk/verilog/dv/cocotb/gpio_test/gpio_test.c
/home/asma/open_eFPGA_dirk/verilog/dv/cocotb/hello_world_uart/hello_world_uart.c
/home/asma/open_eFPGA_dirk/verilog/dv/cocotb/user_proj_tests/user_proj_tests_gl.yaml
/home/asma/open_eFPGA_dirk/verilog/dv/cocotb/user_proj_tests/counter_la/counter_la.c
/home/asma/open_eFPGA_dirk/verilog/dv/cocotb/user_proj_tests/counter_la_clk/counter_la_clk.c
/home/asma/open_eFPGA_dirk/verilog/dv/cocotb/user_proj_tests/counter_wb/counter_wb.c
/home/asma/open_eFPGA_dirk/verilog/dv/cocotb/user_proj_tests/counter_la_reset/counter_la_reset.c
/home/asma/open_eFPGA_dirk/mpw_precheck/run_precheck.sh
/home/asma/open_eFPGA_dirk/mpw_precheck/checks/lvs_check/lvs.py
/home/asma/open_eFPGA_dirk/mpw_precheck/checks/drc_checks/magic/magic_gds_drc_check.py
/home/asma/open_eFPGA_dirk/mpw_precheck/checks/drc_checks/magic/converters/tr2klayout.py
/home/asma/open_eFPGA_dirk/mpw_precheck/checks/drc_checks/magic/converters/magic_drc_to_tr_drc.py
/home/asma/open_eFPGA_dirk/mpw_precheck/checks/drc_checks/magic/converters/magic_drc_to_tcl.py
/home/asma/open_eFPGA_dirk/mpw_precheck/checks/drc_checks/klayout/gf180mcu_density.lydrc
/home/asma/open_eFPGA_dirk/mpw_precheck/checks/drc_checks/klayout/met_min_ca_density.lydrc
/home/asma/open_eFPGA_dirk/mpw_precheck/checks/drc_checks/klayout/klayout_gds_drc_check.py
/home/asma/open_eFPGA_dirk/mpw_precheck/checks/be_checks/run_full_lvs
/home/asma/open_eFPGA_dirk/mpw_precheck/checks/be_checks/run_scheck
/home/asma/open_eFPGA_dirk/mpw_precheck/checks/be_checks/run_be_checks
/home/asma/open_eFPGA_dirk/mpw_precheck/checks/be_checks/run_cvc
/home/asma/open_eFPGA_dirk/mpw_precheck/checks/be_checks/check_extraction
/home/asma/open_eFPGA_dirk/mpw_precheck/checks/be_checks/run_hier_check
/home/asma/open_eFPGA_dirk/mpw_precheck/checks/be_checks/run_extract
/home/asma/open_eFPGA_dirk/mpw_precheck/checks/be_checks/get_location
/home/asma/open_eFPGA_dirk/mpw_precheck/checks/be_checks/run_oeb_check
/home/asma/open_eFPGA_dirk/mpw_precheck/checks/be_checks/tech/magicrc
/home/asma/open_eFPGA_dirk/mpw_precheck/checks/be_checks/tech/soft.lvs.script
/home/asma/open_eFPGA_dirk/mpw_precheck/checks/be_checks/tech/sky130B/cvc.power.user_project_wrapper_mini4
/home/asma/open_eFPGA_dirk/mpw_precheck/checks/be_checks/tech/sky130B/sky130B_setup.tcl
/home/asma/open_eFPGA_dirk/mpw_precheck/checks/be_checks/tech/sky130B/known_abstract_filter.awk
/home/asma/open_eFPGA_dirk/mpw_precheck/checks/be_checks/tech/sky130B/remove_well.sed
/home/asma/open_eFPGA_dirk/mpw_precheck/checks/be_checks/tech/sky130B/cvc.power.user_project_wrapper
/home/asma/open_eFPGA_dirk/mpw_precheck/checks/be_checks/tech/sky130B/cvc.power.caravan
/home/asma/open_eFPGA_dirk/mpw_precheck/checks/be_checks/tech/sky130B/cvc.power.user_analog_project_wrapper
/home/asma/open_eFPGA_dirk/mpw_precheck/checks/be_checks/tech/sky130B/spi2cdl
/home/asma/open_eFPGA_dirk/mpw_precheck/checks/be_checks/tech/sky130B/cvc.power.caravel
/home/asma/open_eFPGA_dirk/mpw_precheck/checks/be_checks/tech/sky130B/cvc.models
/home/asma/open_eFPGA_dirk/mpw_precheck/checks/be_checks/tech/sky130B/sky130B.tech
/home/asma/open_eFPGA_dirk/mpw_precheck/checks/be_checks/tech/sky130B/fix_spice
/home/asma/open_eFPGA_dirk/mpw_precheck/checks/be_checks/tech/sky130B/cvcrc
/home/asma/open_eFPGA_dirk/mpw_precheck/checks/be_checks/tech/sky130A/cvc.power.user_project_wrapper_mini4
/home/asma/open_eFPGA_dirk/mpw_precheck/checks/be_checks/tech/sky130A/sky130A_setup.tcl
/home/asma/open_eFPGA_dirk/mpw_precheck/checks/be_checks/tech/sky130A/known_abstract_filter.awk
/home/asma/open_eFPGA_dirk/mpw_precheck/checks/be_checks/tech/sky130A/remove_well.sed
/home/asma/open_eFPGA_dirk/mpw_precheck/checks/be_checks/tech/sky130A/cvc.power.user_project_wrapper
/home/asma/open_eFPGA_dirk/mpw_precheck/checks/be_checks/tech/sky130A/cvc.power.caravan
/home/asma/open_eFPGA_dirk/mpw_precheck/checks/be_checks/tech/sky130A/cvc.power.user_analog_project_wrapper
/home/asma/open_eFPGA_dirk/mpw_precheck/checks/be_checks/tech/sky130A/spi2cdl
/home/asma/open_eFPGA_dirk/mpw_precheck/checks/be_checks/tech/sky130A/cvc.power.caravel
/home/asma/open_eFPGA_dirk/mpw_precheck/checks/be_checks/tech/sky130A/cvc.models
/home/asma/open_eFPGA_dirk/mpw_precheck/checks/be_checks/tech/sky130A/fix_spice
/home/asma/open_eFPGA_dirk/mpw_precheck/checks/be_checks/tech/sky130A/cvcrc
/home/asma/open_eFPGA_dirk/mpw_precheck/checks/be_checks/tech/sky130A/sky130A.tech
/home/asma/open_eFPGA_dirk/mpw_precheck/checks/be_checks/tech/gf180mcuC/gf180mcuC.tech
/home/asma/open_eFPGA_dirk/mpw_precheck/checks/be_checks/tech/gf180mcuC/known_abstract_filter.awk
/home/asma/open_eFPGA_dirk/mpw_precheck/checks/be_checks/tech/gf180mcuC/remove_well.sed
/home/asma/open_eFPGA_dirk/mpw_precheck/checks/be_checks/tech/gf180mcuC/cvc.power.user_project_wrapper
/home/asma/open_eFPGA_dirk/mpw_precheck/checks/be_checks/tech/gf180mcuC/cvc.power.caravan
/home/asma/open_eFPGA_dirk/mpw_precheck/checks/be_checks/tech/gf180mcuC/cvc.power.user_analog_project_wrapper
/home/asma/open_eFPGA_dirk/mpw_precheck/checks/be_checks/tech/gf180mcuC/spi2cdl
/home/asma/open_eFPGA_dirk/mpw_precheck/checks/be_checks/tech/gf180mcuC/cvc.power.caravel
/home/asma/open_eFPGA_dirk/mpw_precheck/checks/be_checks/tech/gf180mcuC/gf180mcuC_setup.tcl
/home/asma/open_eFPGA_dirk/mpw_precheck/checks/be_checks/tech/gf180mcuC/cvc.models
/home/asma/open_eFPGA_dirk/mpw_precheck/checks/be_checks/tech/gf180mcuC/cvcrc
/home/asma/open_eFPGA_dirk/mpw_precheck/checks/be_checks/tech/gf180mcuD/gf180mcuD.tech
/home/asma/open_eFPGA_dirk/mpw_precheck/checks/be_checks/tech/gf180mcuD/known_abstract_filter.awk
/home/asma/open_eFPGA_dirk/mpw_precheck/checks/be_checks/tech/gf180mcuD/remove_well.sed
/home/asma/open_eFPGA_dirk/mpw_precheck/checks/be_checks/tech/gf180mcuD/cvc.power.user_project_wrapper
/home/asma/open_eFPGA_dirk/mpw_precheck/checks/be_checks/tech/gf180mcuD/gf180mcuD.tech.446
/home/asma/open_eFPGA_dirk/mpw_precheck/checks/be_checks/tech/gf180mcuD/cvc.power.caravan
/home/asma/open_eFPGA_dirk/mpw_precheck/checks/be_checks/tech/gf180mcuD/cvc.power.user_analog_project_wrapper
/home/asma/open_eFPGA_dirk/mpw_precheck/checks/be_checks/tech/gf180mcuD/spi2cdl
/home/asma/open_eFPGA_dirk/mpw_precheck/checks/be_checks/tech/gf180mcuD/cvc.power.caravel
/home/asma/open_eFPGA_dirk/mpw_precheck/checks/be_checks/tech/gf180mcuD/cvc.models
/home/asma/open_eFPGA_dirk/mpw_precheck/checks/be_checks/tech/gf180mcuD/cvcrc
/home/asma/open_eFPGA_dirk/mpw_precheck/checks/be_checks/tech/gf180mcuD/gf180mcuD_setup.tcl
/home/asma/open_eFPGA_dirk/mpw_precheck/checks/be_checks/cvc/caravan.gf180mcuC.power
/home/asma/open_eFPGA_dirk/mpw_precheck/checks/be_checks/cvc/user_analog_project_wrapper.sky130B.power
/home/asma/open_eFPGA_dirk/mpw_precheck/checks/be_checks/cvc/cvc.gf180mcuC.models
/home/asma/open_eFPGA_dirk/mpw_precheck/checks/be_checks/cvc/caravel.gf180mcuC.power
/home/asma/open_eFPGA_dirk/mpw_precheck/checks/be_checks/cvc/cvcrc.sky130A
/home/asma/open_eFPGA_dirk/mpw_precheck/checks/be_checks/cvc/user_analog_project_wrapper.sky130A.power
/home/asma/open_eFPGA_dirk/mpw_precheck/checks/be_checks/cvc/cvcrc.gf180mcuC
/home/asma/open_eFPGA_dirk/mpw_precheck/checks/be_checks/cvc/cvc.sky130A.models
/home/asma/open_eFPGA_dirk/mpw_precheck/checks/be_checks/cvc/caravel.sky130B.power
/home/asma/open_eFPGA_dirk/mpw_precheck/checks/be_checks/cvc/user_project_wrapper.sky130A.power
/home/asma/open_eFPGA_dirk/mpw_precheck/checks/be_checks/cvc/user_project_wrapper.sky130B.power
/home/asma/open_eFPGA_dirk/mpw_precheck/checks/be_checks/cvc/user_analog_project_wrapper.gf180mcuC.power
/home/asma/open_eFPGA_dirk/mpw_precheck/checks/be_checks/cvc/cvc.sky130B.models
/home/asma/open_eFPGA_dirk/mpw_precheck/checks/be_checks/cvc/caravan.sky130B.power
/home/asma/open_eFPGA_dirk/mpw_precheck/checks/be_checks/cvc/cvcrc.sky130B
/home/asma/open_eFPGA_dirk/mpw_precheck/checks/be_checks/cvc/user_project_wrapper.gf180mcuC.power
/home/asma/open_eFPGA_dirk/mpw_precheck/checks/be_checks/spice/gf180mcu_fd_ip_sram__sram256x8m8wm1.cdl
/home/asma/open_eFPGA_dirk/mpw_precheck/checks/be_checks/scripts/merge_short.awk
/home/asma/open_eFPGA_dirk/mpw_precheck/checks/be_checks/scripts/gds.analog.spice.tcl
/home/asma/open_eFPGA_dirk/mpw_precheck/checks/be_checks/scripts/floating.awk
/home/asma/open_eFPGA_dirk/mpw_precheck/checks/be_checks/scripts/gds.digital.spice.tcl
/home/asma/open_eFPGA_dirk/mpw_precheck/checks/be_checks/scripts/ext.hier.awk
/home/asma/open_eFPGA_dirk/mpw_precheck/checks/be_checks/scripts/remove_disconnect.awk
/home/asma/open_eFPGA_dirk/mpw_precheck/checks/pdn_check/pdn.py
/home/asma/open_eFPGA_dirk/mpw_precheck/checks/topcell_check/topcell.py
/home/asma/open_eFPGA_dirk/mpw_precheck/checks/xor_check/gds_size.rb
/home/asma/open_eFPGA_dirk/mpw_precheck/checks/xor_check/erase_box.tcl
/home/asma/open_eFPGA_dirk/mpw_precheck/checks/xor_check/erase_box_gf180mcu.tcl
/home/asma/open_eFPGA_dirk/mpw_precheck/checks/xor_check/erase_box_mini4.tcl
/home/asma/open_eFPGA_dirk/mpw_precheck/checks/xor_check/erase_box_openframe.tcl
/home/asma/open_eFPGA_dirk/mpw_precheck/checks/metal_check/metal_check.py
/home/asma/open_eFPGA_dirk/mpw_precheck/checks/oeb_check/oeb.py
/home/asma/open_eFPGA_dirk/mpw_precheck/checks/illegal_cellname_check/illegal_cellname.py
/home/asma/open_eFPGA_dirk/mpw_precheck/checks/consistency_check/netlist_checker/__init__.py
/home/asma/open_eFPGA_dirk/mpw_precheck/checks/spike_check/spike.py
/home/asma/open_eFPGA_dirk/mpw_precheck/checks/spike_check/gdsArea0
/home/asma/open_eFPGA_dirk/openlane/LUT4AB/gate_map.v
/home/asma/open_eFPGA_dirk/openlane/LUT4AB/src/LUT4AB_ConfigMem.v
/home/asma/open_eFPGA_dirk/openlane/LUT4AB/src/LUT4AB_switch_matrix.v
/home/asma/open_eFPGA_dirk/openlane/LUT4AB/src/LUT4AB.v
/home/asma/open_eFPGA_dirk/openlane/LUT4AB/src/LUT4c_frame_config_dffesr.v
/home/asma/open_eFPGA_dirk/openlane/LUT4AB/src/MUX8LUT_frame_config_mux.v
/home/asma/open_eFPGA_dirk/openlane/LUT4AB/src/models_pack.v
/home/asma/open_eFPGA_dirk/openlane/N_term_single2/gate_map.v
/home/asma/open_eFPGA_dirk/openlane/N_term_single2/pin_order.cfg.bak
/home/asma/open_eFPGA_dirk/openlane/N_term_single2/config.tcl.bak
/home/asma/open_eFPGA_dirk/openlane/N_term_single2/src/N_term_single2_switch_matrix.v
/home/asma/open_eFPGA_dirk/openlane/N_term_single2/src/N_term_single2_ConfigMem.v
/home/asma/open_eFPGA_dirk/openlane/N_term_single2/src/N_term_single2.v
/home/asma/open_eFPGA_dirk/openlane/N_term_single2/src/models_pack.v
/home/asma/open_eFPGA_dirk/openlane/N_term_single2/cus_mux/cus_tg_mux41_buf.v
/home/asma/open_eFPGA_dirk/openlane/S_term_DSP/gate_map_std.v
/home/asma/open_eFPGA_dirk/openlane/S_term_DSP/gate_map.v
/home/asma/open_eFPGA_dirk/openlane/S_term_DSP/gate_map_cus.v
/home/asma/open_eFPGA_dirk/openlane/S_term_DSP/config.tcl.bak
/home/asma/open_eFPGA_dirk/openlane/S_term_DSP/src/S_term_DSP.v
/home/asma/open_eFPGA_dirk/openlane/S_term_DSP/src/S_term_DSP_switch_matrix.v
/home/asma/open_eFPGA_dirk/openlane/S_term_DSP/src/S_term_DSP_ConfigMem.v
/home/asma/open_eFPGA_dirk/openlane/S_term_DSP/src/models_pack.v
/home/asma/open_eFPGA_dirk/openlane/S_term_DSP/cus_mux/cus_tg_mux41_buf.v
/home/asma/open_eFPGA_dirk/openlane/eFPGA_Config/gate_map.v
/home/asma/open_eFPGA_dirk/openlane/eFPGA_Config/src/ConfigFSM.v
/home/asma/open_eFPGA_dirk/openlane/eFPGA_Config/src/config_UART.v
/home/asma/open_eFPGA_dirk/openlane/eFPGA_Config/src/models_pack.v
/home/asma/open_eFPGA_dirk/openlane/eFPGA_Config/src/bitbang.v
/home/asma/open_eFPGA_dirk/openlane/eFPGA_Config/src/eFPGA_Config.v
/home/asma/open_eFPGA_dirk/openlane/BRAM/pdn_cfg.tcl
/home/asma/open_eFPGA_dirk/openlane/BRAM/gate_map.v
/home/asma/open_eFPGA_dirk/openlane/BRAM/src/BlockRAM_1KB.v
/home/asma/open_eFPGA_dirk/openlane/BRAM/src/Old/BlockRAM_2KB.v
/home/asma/open_eFPGA_dirk/openlane/BRAM/src/Old/DSP_tile.v
/home/asma/open_eFPGA_dirk/openlane/BRAM/src/Old/Frame_Select_Pack.v
/home/asma/open_eFPGA_dirk/openlane/BRAM/src/Old/fabric.v
/home/asma/open_eFPGA_dirk/openlane/BRAM/src/Old/Config.v
/home/asma/open_eFPGA_dirk/openlane/BRAM/src/Old/RegFile_tile.v
/home/asma/open_eFPGA_dirk/openlane/BRAM/src/Old/S_term_single_tile.v
/home/asma/open_eFPGA_dirk/openlane/BRAM/src/Old/S_term_DSP_tile.v
/home/asma/open_eFPGA_dirk/openlane/BRAM/src/Old/ConfigFSM.v
/home/asma/open_eFPGA_dirk/openlane/BRAM/src/Old/config_UART.v
/home/asma/open_eFPGA_dirk/openlane/BRAM/src/Old/W_IO_tile.v
/home/asma/open_eFPGA_dirk/openlane/BRAM/src/Old/eFPGA_v2_top_sky130.v
/home/asma/open_eFPGA_dirk/openlane/BRAM/src/Old/RAM_IO_tile.v
/home/asma/open_eFPGA_dirk/openlane/BRAM/src/Old/N_term_DSP_tile.v
/home/asma/open_eFPGA_dirk/openlane/BRAM/src/Old/sky130_sram_2kbyte_1rw1r_32x512_8.v
/home/asma/open_eFPGA_dirk/openlane/BRAM/src/Old/LUT4AB_tile.v
/home/asma/open_eFPGA_dirk/openlane/BRAM/src/Old/models_pack.v
/home/asma/open_eFPGA_dirk/openlane/BRAM/src/Old/S_term_RAM_IO_tile.v
/home/asma/open_eFPGA_dirk/openlane/BRAM/src/Old/N_term_single2_tile.v
/home/asma/open_eFPGA_dirk/openlane/BRAM/src/Old/Frame_Data_Reg_Pack.v
/home/asma/open_eFPGA_dirk/openlane/BRAM/src/Old/N_term_single_tile.v
/home/asma/open_eFPGA_dirk/openlane/BRAM/src/Old/S_term_single2_tile.v
/home/asma/open_eFPGA_dirk/openlane/BRAM/src/Old/bitbang.v
/home/asma/open_eFPGA_dirk/openlane/BRAM/src/Old/N_term_RAM_IO_tile.v
/home/asma/open_eFPGA_dirk/openlane/BRAM/src/Old/macros/N_term_single_switch_matrix.v
/home/asma/open_eFPGA_dirk/openlane/BRAM/src/Old/macros/RegFile_switch_matrix.v
/home/asma/open_eFPGA_dirk/openlane/BRAM/src/Old/macros/LUT4AB_ConfigMem.v
/home/asma/open_eFPGA_dirk/openlane/BRAM/src/Old/macros/S_term_single2_switch_matrix.v
/home/asma/open_eFPGA_dirk/openlane/BRAM/src/Old/macros/S_term_single_switch_matrix.v
/home/asma/open_eFPGA_dirk/openlane/BRAM/src/Old/macros/N_term_single2_switch_matrix.v
/home/asma/open_eFPGA_dirk/openlane/BRAM/src/Old/macros/LUT4AB_switch_matrix.v
/home/asma/open_eFPGA_dirk/openlane/BRAM/src/Old/macros/InPass4_frame_config_mux.v
/home/asma/open_eFPGA_dirk/openlane/BRAM/src/Old/macros/N_term_RAM_IO_switch_matrix.v
/home/asma/open_eFPGA_dirk/openlane/BRAM/src/Old/macros/RAM_IO_ConfigMem.v
/home/asma/open_eFPGA_dirk/openlane/BRAM/src/Old/macros/IO_1_bidirectional_frame_config_pass.v
/home/asma/open_eFPGA_dirk/openlane/BRAM/src/Old/macros/MUX8LUT_frame_config_mux.v
/home/asma/open_eFPGA_dirk/openlane/BRAM/src/Old/macros/W_IO_switch_matrix.v
/home/asma/open_eFPGA_dirk/openlane/BRAM/src/Old/macros/S_term_RAM_IO_switch_matrix.v
/home/asma/open_eFPGA_dirk/openlane/BRAM/src/Old/macros/models_pack.v
/home/asma/open_eFPGA_dirk/openlane/BRAM/src/Old/macros/Config_access.v
/home/asma/open_eFPGA_dirk/openlane/BRAM/src/Old/macros/RegFile_ConfigMem.v
/home/asma/open_eFPGA_dirk/openlane/BRAM/src/Old/macros/RAM_IO_switch_matrix.v
/home/asma/open_eFPGA_dirk/openlane/BRAM/src/Old/macros/OutPass4_frame_config_mux.v
/home/asma/open_eFPGA_dirk/openlane/BRAM/src/Old/macros/W_IO_ConfigMem.v
/home/asma/open_eFPGA_dirk/openlane/BRAM/src/Old/macros/RegFile_32x4.v
/home/asma/open_eFPGA_dirk/openlane/BRAM/src/Old/macros/LUT4c_frame_config_mux.v
/home/asma/open_eFPGA_dirk/openlane/BRAM/src/Old/BB/RegFile_tile.v
/home/asma/open_eFPGA_dirk/openlane/BRAM/src/Old/BB/S_term_single_tile.v
/home/asma/open_eFPGA_dirk/openlane/BRAM/src/Old/BB/W_IO_tile.v
/home/asma/open_eFPGA_dirk/openlane/BRAM/src/Old/BB/RAM_IO_tile.v
/home/asma/open_eFPGA_dirk/openlane/BRAM/src/Old/BB/LUT4AB_tile.v
/home/asma/open_eFPGA_dirk/openlane/BRAM/src/Old/BB/S_term_RAM_IO_tile.v
/home/asma/open_eFPGA_dirk/openlane/BRAM/src/Old/BB/N_term_single2_tile.v
/home/asma/open_eFPGA_dirk/openlane/BRAM/src/Old/BB/N_term_single_tile.v
/home/asma/open_eFPGA_dirk/openlane/BRAM/src/Old/BB/S_term_single2_tile.v
/home/asma/open_eFPGA_dirk/openlane/BRAM/src/Old/BB/N_term_RAM_IO_tile.v
/home/asma/open_eFPGA_dirk/openlane/BRAM/src/BB/sky130_sram_1kbyte_1rw1r_32x256_8.v
/home/asma/open_eFPGA_dirk/openlane/BRAM/src/BB/Old/sram_1rw1r_32_256_8_sky130.v
/home/asma/open_eFPGA_dirk/openlane/BRAM/macros/update_techfiles.csh
/home/asma/open_eFPGA_dirk/openlane/BRAM/macros/verilog/sky130_sram_1kbyte_1rw1r_32x256_8.v
/home/asma/open_eFPGA_dirk/openlane/BRAM/macros/lef/update_lef.csh
/home/asma/open_eFPGA_dirk/openlane/BRAM/macros/lib/update_lib.csh
/home/asma/open_eFPGA_dirk/openlane/BRAM/macros/gds/update_gds.csh
/home/asma/open_eFPGA_dirk/openlane/BRAM/macros/placements/fabric_params.py
/home/asma/open_eFPGA_dirk/openlane/BRAM/macros/placements/gen_placement.py
/home/asma/open_eFPGA_dirk/openlane/BRAM/macros/placements/macro_placement.cfg.old
/home/asma/open_eFPGA_dirk/openlane/RAM_IO/gate_map.v
/home/asma/open_eFPGA_dirk/openlane/RAM_IO/src/dummy_modules.v
/home/asma/open_eFPGA_dirk/openlane/RAM_IO/src/InPass4_frame_config_mux.v
/home/asma/open_eFPGA_dirk/openlane/RAM_IO/src/RAM_IO_ConfigMem.v
/home/asma/open_eFPGA_dirk/openlane/RAM_IO/src/RAM_IO.v
/home/asma/open_eFPGA_dirk/openlane/RAM_IO/src/models_pack.v
/home/asma/open_eFPGA_dirk/openlane/RAM_IO/src/Config_access.v
/home/asma/open_eFPGA_dirk/openlane/RAM_IO/src/RAM_IO_switch_matrix.v
/home/asma/open_eFPGA_dirk/openlane/RAM_IO/src/OutPass4_frame_config_mux.v
/home/asma/open_eFPGA_dirk/openlane/N_term_DSP/gate_map_std.v
/home/asma/open_eFPGA_dirk/openlane/N_term_DSP/gate_map.v
/home/asma/open_eFPGA_dirk/openlane/N_term_DSP/gate_map_cus.v
/home/asma/open_eFPGA_dirk/openlane/N_term_DSP/config.tcl.bak
/home/asma/open_eFPGA_dirk/openlane/N_term_DSP/src/N_term_DSP_ConfigMem.v
/home/asma/open_eFPGA_dirk/openlane/N_term_DSP/src/N_term_DSP_switch_matrix.v
/home/asma/open_eFPGA_dirk/openlane/N_term_DSP/src/models_pack.v
/home/asma/open_eFPGA_dirk/openlane/N_term_DSP/src/N_term_DSP.v
/home/asma/open_eFPGA_dirk/openlane/N_term_DSP/cus_mux/cus_tg_mux41_buf.v
/home/asma/open_eFPGA_dirk/openlane/RegFile/gate_map.v
/home/asma/open_eFPGA_dirk/openlane/RegFile/pin_order.cfg.bak
/home/asma/open_eFPGA_dirk/openlane/RegFile/RegFile.sdc.old
/home/asma/open_eFPGA_dirk/openlane/RegFile/src/RegFile_switch_matrix.v
/home/asma/open_eFPGA_dirk/openlane/RegFile/src/models_pack.v
/home/asma/open_eFPGA_dirk/openlane/RegFile/src/RegFile_ConfigMem.v
/home/asma/open_eFPGA_dirk/openlane/RegFile/src/RegFile_32x4.v
/home/asma/open_eFPGA_dirk/openlane/RegFile/src/RegFile.v
/home/asma/open_eFPGA_dirk/openlane/RegFile/cus_mux/cus_tg_mux41_buf.v
/home/asma/open_eFPGA_dirk/openlane/S_term_single2/gate_map.v
/home/asma/open_eFPGA_dirk/openlane/S_term_single2/pin_order.cfg.bak
/home/asma/open_eFPGA_dirk/openlane/S_term_single2/config.tcl.bak
/home/asma/open_eFPGA_dirk/openlane/S_term_single2/src/S_term_single2_switch_matrix.v
/home/asma/open_eFPGA_dirk/openlane/S_term_single2/src/models_pack.v
/home/asma/open_eFPGA_dirk/openlane/S_term_single2/src/S_term_single2.v
/home/asma/open_eFPGA_dirk/openlane/S_term_single2/src/S_term_single2_ConfigMem.v
/home/asma/open_eFPGA_dirk/openlane/S_term_single2/cus_mux/cus_tg_mux41_buf.v
/home/asma/open_eFPGA_dirk/openlane/N_term_single/src/N_term_single_ConfigMem.v
/home/asma/open_eFPGA_dirk/openlane/N_term_single/src/N_term_single_switch_matrix.v
/home/asma/open_eFPGA_dirk/openlane/N_term_single/src/N_term_single.v
/home/asma/open_eFPGA_dirk/openlane/N_term_single/src/dummy_modules.v
/home/asma/open_eFPGA_dirk/openlane/N_term_single/src/models_pack.v
/home/asma/open_eFPGA_dirk/openlane/S_term_single/src/S_term_single_switch_matrix.v
/home/asma/open_eFPGA_dirk/openlane/S_term_single/src/dummy_modules.v
/home/asma/open_eFPGA_dirk/openlane/S_term_single/src/S_term_single.v
/home/asma/open_eFPGA_dirk/openlane/S_term_single/src/User_project_IO.v
/home/asma/open_eFPGA_dirk/openlane/S_term_single/src/models_pack.v
/home/asma/open_eFPGA_dirk/openlane/S_term_single/src/S_term_single_ConfigMem.v
/home/asma/open_eFPGA_dirk/openlane/N_term_RAM_IO/gate_map.v
/home/asma/open_eFPGA_dirk/openlane/N_term_RAM_IO/src/dummy_modules.v
/home/asma/open_eFPGA_dirk/openlane/N_term_RAM_IO/src/N_term_RAM_IO_switch_matrix.v
/home/asma/open_eFPGA_dirk/openlane/N_term_RAM_IO/src/N_term_RAM_IO_ConfigMem.v
/home/asma/open_eFPGA_dirk/openlane/N_term_RAM_IO/src/N_term_RAM_IO.v
/home/asma/open_eFPGA_dirk/openlane/N_term_RAM_IO/src/models_pack.v
/home/asma/open_eFPGA_dirk/openlane/W_IO/gate_map.v
/home/asma/open_eFPGA_dirk/openlane/W_IO/src/dummy_modules.v
/home/asma/open_eFPGA_dirk/openlane/W_IO/src/IO_1_bidirectional_frame_config_pass.v
/home/asma/open_eFPGA_dirk/openlane/W_IO/src/W_IO_switch_matrix.v
/home/asma/open_eFPGA_dirk/openlane/W_IO/src/W_IO.v
/home/asma/open_eFPGA_dirk/openlane/W_IO/src/models_pack.v
/home/asma/open_eFPGA_dirk/openlane/W_IO/src/Config_access.v
/home/asma/open_eFPGA_dirk/openlane/W_IO/src/W_IO_ConfigMem.v
/home/asma/open_eFPGA_dirk/openlane/user_project_wrapper/pdn_cfg.tcl
/home/asma/open_eFPGA_dirk/openlane/DSP/gate_map.v
/home/asma/open_eFPGA_dirk/openlane/DSP/pin_order.cfg.bak
/home/asma/open_eFPGA_dirk/openlane/DSP/src/dummy_modules.v
/home/asma/open_eFPGA_dirk/openlane/DSP/src/models_pack.v
/home/asma/open_eFPGA_dirk/openlane/DSP/src/DSP.v
/home/asma/open_eFPGA_dirk/openlane/DSP/src/DSP_top/DSP_top_switch_matrix.v
/home/asma/open_eFPGA_dirk/openlane/DSP/src/DSP_top/DSP_top_ConfigMem.v
/home/asma/open_eFPGA_dirk/openlane/DSP/src/DSP_top/DSP_top_switch_matrix.list
/home/asma/open_eFPGA_dirk/openlane/DSP/src/DSP_top/DSP_top.v
/home/asma/open_eFPGA_dirk/openlane/DSP/src/DSP_bot/DSP_bot_ConfigMem.v
/home/asma/open_eFPGA_dirk/openlane/DSP/src/DSP_bot/DSP_bot.v
/home/asma/open_eFPGA_dirk/openlane/DSP/src/DSP_bot/MULADD.v
/home/asma/open_eFPGA_dirk/openlane/DSP/src/DSP_bot/DSP_bot_switch_matrix.list
/home/asma/open_eFPGA_dirk/openlane/DSP/src/DSP_bot/DSP_bot_switch_matrix.v
/home/asma/open_eFPGA_dirk/openlane/DSP/cus_mux/cus_tg_mux41_buf.v
/home/asma/open_eFPGA_dirk/openlane/S_term_RAM_IO/gate_map.v
/home/asma/open_eFPGA_dirk/openlane/S_term_RAM_IO/src/dummy_modules.v
/home/asma/open_eFPGA_dirk/openlane/S_term_RAM_IO/src/S_term_RAM_IO.v
/home/asma/open_eFPGA_dirk/openlane/S_term_RAM_IO/src/S_term_RAM_IO_ConfigMem.v
/home/asma/open_eFPGA_dirk/openlane/S_term_RAM_IO/src/S_term_RAM_IO_switch_matrix.v
/home/asma/open_eFPGA_dirk/openlane/S_term_RAM_IO/src/models_pack.v
/home/asma/open_eFPGA_dirk/openlane/S_term_RAM_IO/cus_mux/cus_tg_mux41_buf.v
/home/asma/open_eFPGA_dirk/scripts/manipulate_macro_cfg.py
/home/asma/open_eFPGA_dirk/scripts/copy_macro_files.sh
/home/asma/open_eFPGA_dirk/scripts/update_verilator_directives.py
