ARM GAS  C:\Users\Ivan\AppData\Local\Temp\ccqIjD2c.s 			page 1


   1              		.cpu cortex-m3
   2              		.eabi_attribute 20, 1
   3              		.eabi_attribute 21, 1
   4              		.eabi_attribute 23, 3
   5              		.eabi_attribute 24, 1
   6              		.eabi_attribute 25, 1
   7              		.eabi_attribute 26, 1
   8              		.eabi_attribute 30, 1
   9              		.eabi_attribute 34, 1
  10              		.eabi_attribute 18, 4
  11              		.file	"main.c"
  12              		.text
  13              	.Ltext0:
  14              		.cfi_sections	.debug_frame
  15              		.section	.text.task4,"ax",%progbits
  16              		.align	1
  17              		.arch armv7-m
  18              		.syntax unified
  19              		.thumb
  20              		.thumb_func
  21              		.fpu softvfp
  23              	task4:
  24              	.LFB75:
  25              		.file 1 "src/main.c"
   1:src/main.c    **** /**************************************************************************************************
   2:src/main.c    ****  *                         INCLUDE FILES
   3:src/main.c    ****  **************************************************************************************************
   4:src/main.c    **** #include "Trace.h"
   5:src/main.c    **** #include "stm32f1xx.h"
   6:src/main.c    **** 
   7:src/main.c    **** #include "os.h"
   8:src/main.c    **** #include "mutex.h"
   9:src/main.c    **** 
  10:src/main.c    **** 
  11:src/main.c    **** /**************************************************************************************************
  12:src/main.c    ****  *                         PRIVATE DEFINES
  13:src/main.c    ****  **************************************************************************************************
  14:src/main.c    **** 
  15:src/main.c    **** /**************************************************************************************************
  16:src/main.c    ****  *                         PRIVATE DATA TYPES
  17:src/main.c    ****  **************************************************************************************************
  18:src/main.c    **** 
  19:src/main.c    **** /**************************************************************************************************
  20:src/main.c    ****  *                         PRIVATE VARIABLES
  21:src/main.c    ****  **************************************************************************************************
  22:src/main.c    **** static uint32_t task1Stack[256ul];
  23:src/main.c    **** static uint32_t task2Stack[256ul];
  24:src/main.c    **** static uint32_t task3Stack[256ul];
  25:src/main.c    **** static uint32_t task4Stack[256ul];
  26:src/main.c    **** 
  27:src/main.c    **** static OS_TCB_S task1TCB;
  28:src/main.c    **** static OS_TCB_S task2TCB;
  29:src/main.c    **** static OS_TCB_S task3TCB;
  30:src/main.c    **** static OS_TCB_S task4TCB;
  31:src/main.c    **** 
  32:src/main.c    **** uint32_t cnt;
  33:src/main.c    **** 
ARM GAS  C:\Users\Ivan\AppData\Local\Temp\ccqIjD2c.s 			page 2


  34:src/main.c    **** OS_Mutex_S mutex1;
  35:src/main.c    **** 
  36:src/main.c    **** 
  37:src/main.c    **** /**************************************************************************************************
  38:src/main.c    ****  *                         GLOBAL VARIABLES DEFINITION
  39:src/main.c    ****  **************************************************************************************************
  40:src/main.c    **** 
  41:src/main.c    **** /**************************************************************************************************
  42:src/main.c    ****  *                         PRIVATE FUNCTIONS DECLARATION
  43:src/main.c    ****  **************************************************************************************************
  44:src/main.c    **** static void task1(void);
  45:src/main.c    **** static void task2(void);
  46:src/main.c    **** static void task3(void);
  47:src/main.c    **** static void task4(void);
  48:src/main.c    **** 
  49:src/main.c    **** 
  50:src/main.c    **** /**************************************************************************************************
  51:src/main.c    ****  *                         PUBLIC FUNCTIONS DEFINITION
  52:src/main.c    ****  **************************************************************************************************
  53:src/main.c    **** int main(void) {
  54:src/main.c    **** 
  55:src/main.c    **** 	/* Configure priority of SysTick and PendSV */
  56:src/main.c    **** 	NVIC_SetPriority(PendSV_IRQn, 0xFFFFFFFF);
  57:src/main.c    **** 	uint32_t realPriority = NVIC_GetPriority(PendSV_IRQn);
  58:src/main.c    **** 	NVIC_SetPriority(SysTick_IRQn, realPriority-1ul);
  59:src/main.c    **** 
  60:src/main.c    **** 	/* Configure SysTick clock to generate tick every 1 ms */
  61:src/main.c    **** 	SystemCoreClockUpdate();
  62:src/main.c    **** 	SysTick_Config(SystemCoreClock/1000ul);
  63:src/main.c    **** 	__enable_irq();
  64:src/main.c    **** 
  65:src/main.c    **** 	/* Start OS */
  66:src/main.c    **** 	OS_Init(NULL);
  67:src/main.c    **** 
  68:src/main.c    **** 	OS_TaskCreate(&task1TCB,
  69:src/main.c    **** 			task1,
  70:src/main.c    **** 			1ul,
  71:src/main.c    **** 			(uint8_t *)"task1",
  72:src/main.c    **** 			task1Stack,
  73:src/main.c    **** 			256ul,
  74:src/main.c    **** 			NULL);
  75:src/main.c    **** 
  76:src/main.c    **** 	OS_TaskCreate(&task2TCB,
  77:src/main.c    **** 			task2,
  78:src/main.c    **** 			2ul,
  79:src/main.c    **** 			(uint8_t *)"task2",
  80:src/main.c    **** 			task2Stack,
  81:src/main.c    **** 			256ul,
  82:src/main.c    **** 			NULL);
  83:src/main.c    **** 
  84:src/main.c    **** 	OS_TaskCreate(&task4TCB,
  85:src/main.c    **** 		task4,
  86:src/main.c    **** 		4ul,
  87:src/main.c    **** 		(uint8_t *)"task4",
  88:src/main.c    **** 		task4Stack,
  89:src/main.c    **** 		256ul,
  90:src/main.c    **** 		NULL);
ARM GAS  C:\Users\Ivan\AppData\Local\Temp\ccqIjD2c.s 			page 3


  91:src/main.c    **** 
  92:src/main.c    **** 	OS_MutexInit(&mutex1, 0, NULL);
  93:src/main.c    **** 
  94:src/main.c    **** 	OS_EnableScheduler(NULL);
  95:src/main.c    **** 
  96:src/main.c    **** 	/* This line should not be reached if OS is initialized properly */
  97:src/main.c    **** 	for(;;);
  98:src/main.c    **** 
  99:src/main.c    **** 	return 0;
 100:src/main.c    **** }
 101:src/main.c    **** 
 102:src/main.c    **** 
 103:src/main.c    **** /******************************************** *****************************************************
 104:src/main.c    ****  *                         PRIVATE FUNCTIONS DEFINITION
 105:src/main.c    ****  **************************************************************************************************
 106:src/main.c    **** static void task1(void) {
 107:src/main.c    **** 	uint32_t t1 = 0ul;
 108:src/main.c    **** 	OS_MutexError_E errLocal = OS_MUTEX_ERROR_NONE;
 109:src/main.c    **** 
 110:src/main.c    **** 	OS_delayTicks(2);
 111:src/main.c    **** 	while(1) {
 112:src/main.c    **** 		t1++;
 113:src/main.c    **** 
 114:src/main.c    **** 		OS_MutexPend(&mutex1, 0, &errLocal);
 115:src/main.c    **** 		if (errLocal == OS_MUTEX_ERROR_NONE) {
 116:src/main.c    **** 
 117:src/main.c    **** 			//trace_printf("%d\n", cnt);
 118:src/main.c    **** 			OS_MutexPost(&mutex1, NULL);
 119:src/main.c    **** 			OS_delayTicks(1ul);
 120:src/main.c    **** 
 121:src/main.c    **** 		} else {
 122:src/main.c    **** 			//trace_puts("mutex timeout task1");
 123:src/main.c    **** 		}
 124:src/main.c    **** 	}
 125:src/main.c    **** }
 126:src/main.c    **** 
 127:src/main.c    **** 
 128:src/main.c    **** static void task2(void) {
 129:src/main.c    **** 	uint32_t t2 = 0ul;
 130:src/main.c    **** 	OS_MutexError_E errLocal = OS_MUTEX_ERROR_NONE;
 131:src/main.c    **** 
 132:src/main.c    **** 	OS_TaskCreate(&task3TCB,
 133:src/main.c    **** 			task3,
 134:src/main.c    **** 			0ul,
 135:src/main.c    **** 			(uint8_t *)"task3",
 136:src/main.c    **** 			task3Stack,
 137:src/main.c    **** 			256ul,
 138:src/main.c    **** 			NULL);
 139:src/main.c    **** 
 140:src/main.c    **** 	OS_delayTicks(2);
 141:src/main.c    **** 	while(2) {
 142:src/main.c    **** 		t2++;
 143:src/main.c    **** 
 144:src/main.c    **** 		OS_MutexPend(&mutex1, 10, &errLocal);
 145:src/main.c    **** 		if (errLocal == OS_MUTEX_ERROR_NONE) {
 146:src/main.c    **** 
 147:src/main.c    **** 			cnt++;
ARM GAS  C:\Users\Ivan\AppData\Local\Temp\ccqIjD2c.s 			page 4


 148:src/main.c    **** 			OS_delayTicks(20);
 149:src/main.c    **** 			OS_MutexPost(&mutex1, NULL);
 150:src/main.c    **** 
 151:src/main.c    **** 		} else {
 152:src/main.c    **** 			//trace_puts("mutex timeout task2");
 153:src/main.c    **** 		}
 154:src/main.c    **** 	}
 155:src/main.c    **** }
 156:src/main.c    **** 
 157:src/main.c    **** 
 158:src/main.c    **** static void task3(void) {
 159:src/main.c    **** 	uint32_t t3 = 0ul;
 160:src/main.c    **** 	OS_MutexError_E errLocal = OS_MUTEX_ERROR_NONE;
 161:src/main.c    **** 
 162:src/main.c    **** 	while(3) {
 163:src/main.c    **** 		t3++;
 164:src/main.c    **** 
 165:src/main.c    **** 		OS_MutexPend(&mutex1, 0, &errLocal);
 166:src/main.c    **** 		if (errLocal == OS_MUTEX_ERROR_NONE) {
 167:src/main.c    **** 			OS_delayTicks(20);
 168:src/main.c    **** 			OS_MutexPost(&mutex1, NULL);
 169:src/main.c    **** 
 170:src/main.c    **** 		} else {
 171:src/main.c    **** 			//trace_puts("mutex timeout task3");
 172:src/main.c    **** 		}
 173:src/main.c    **** 	}
 174:src/main.c    **** }
 175:src/main.c    **** 
 176:src/main.c    **** 
 177:src/main.c    **** static void task4(void) {
  26              		.loc 1 177 25 view -0
  27              		.cfi_startproc
  28              		@ Volatile: function does not return.
  29              		@ args = 0, pretend = 0, frame = 0
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31 0000 00B5     		push	{lr}
  32              	.LCFI0:
  33              		.cfi_def_cfa_offset 4
  34              		.cfi_offset 14, -4
  35 0002 83B0     		sub	sp, sp, #12
  36              	.LCFI1:
  37              		.cfi_def_cfa_offset 16
 178:src/main.c    ****     RCC->APB2ENR    |= RCC_APB2ENR_IOPCEN;                      // enable clock
  38              		.loc 1 178 5 view .LVU1
  39              		.loc 1 178 21 is_stmt 0 view .LVU2
  40 0004 124A     		ldr	r2, .L4
  41 0006 9369     		ldr	r3, [r2, #24]
  42 0008 43F01003 		orr	r3, r3, #16
  43 000c 9361     		str	r3, [r2, #24]
 179:src/main.c    ****     GPIOC->CRH      &=  ~(GPIO_CRH_MODE13 | GPIO_CRH_CNF13);    // reset PC13
  44              		.loc 1 179 5 is_stmt 1 view .LVU3
  45              		.loc 1 179 21 is_stmt 0 view .LVU4
  46 000e 114B     		ldr	r3, .L4+4
  47 0010 5A68     		ldr	r2, [r3, #4]
  48 0012 22F47002 		bic	r2, r2, #15728640
  49 0016 5A60     		str	r2, [r3, #4]
 180:src/main.c    ****     GPIOC->CRH      |= (GPIO_CRH_MODE13_1 | GPIO_CRH_MODE13_0); // config PC13
ARM GAS  C:\Users\Ivan\AppData\Local\Temp\ccqIjD2c.s 			page 5


  50              		.loc 1 180 5 is_stmt 1 view .LVU5
  51              		.loc 1 180 21 is_stmt 0 view .LVU6
  52 0018 5A68     		ldr	r2, [r3, #4]
  53 001a 42F44012 		orr	r2, r2, #3145728
  54 001e 5A60     		str	r2, [r3, #4]
  55              	.L2:
 181:src/main.c    **** 
 182:src/main.c    **** 	while(4) {
  56              		.loc 1 182 2 is_stmt 1 discriminator 1 view .LVU7
 183:src/main.c    **** 	    GPIOC->BSRR = GPIO_BSRR_BS13;   // led on - active low
  57              		.loc 1 183 6 discriminator 1 view .LVU8
  58              		.loc 1 183 18 is_stmt 0 discriminator 1 view .LVU9
  59 0020 0C4D     		ldr	r5, .L4+4
  60 0022 4FF40053 		mov	r3, #8192
  61 0026 2B61     		str	r3, [r5, #16]
 184:src/main.c    ****         OS_delayTime(0, 0, 0, 0, 500);
  62              		.loc 1 184 9 is_stmt 1 discriminator 1 view .LVU10
  63 0028 4FF4FA74 		mov	r4, #500
  64 002c 0094     		str	r4, [sp]
  65 002e 0023     		movs	r3, #0
  66 0030 1A46     		mov	r2, r3
  67 0032 1946     		mov	r1, r3
  68 0034 1846     		mov	r0, r3
  69 0036 FFF7FEFF 		bl	OS_delayTime
  70              	.LVL0:
 185:src/main.c    ****         GPIOC->BSRR = GPIO_BSRR_BR13;   // led on - active low
  71              		.loc 1 185 9 discriminator 1 view .LVU11
  72              		.loc 1 185 21 is_stmt 0 discriminator 1 view .LVU12
  73 003a 4FF00053 		mov	r3, #536870912
  74 003e 2B61     		str	r3, [r5, #16]
 186:src/main.c    ****         OS_delayTime(0, 0, 0, 0, 500);
  75              		.loc 1 186 9 is_stmt 1 discriminator 1 view .LVU13
  76 0040 0094     		str	r4, [sp]
  77 0042 0023     		movs	r3, #0
  78 0044 1A46     		mov	r2, r3
  79 0046 1946     		mov	r1, r3
  80 0048 1846     		mov	r0, r3
  81 004a FFF7FEFF 		bl	OS_delayTime
  82              	.LVL1:
 182:src/main.c    **** 	    GPIOC->BSRR = GPIO_BSRR_BS13;   // led on - active low
  83              		.loc 1 182 7 discriminator 1 view .LVU14
  84 004e E7E7     		b	.L2
  85              	.L5:
  86              		.align	2
  87              	.L4:
  88 0050 00100240 		.word	1073876992
  89 0054 00100140 		.word	1073811456
  90              		.cfi_endproc
  91              	.LFE75:
  93              		.section	.rodata.task2.str1.4,"aMS",%progbits,1
  94              		.align	2
  95              	.LC0:
  96 0000 7461736B 		.ascii	"task3\000"
  96      3300
  97              		.section	.text.task2,"ax",%progbits
  98              		.align	1
  99              		.syntax unified
ARM GAS  C:\Users\Ivan\AppData\Local\Temp\ccqIjD2c.s 			page 6


 100              		.thumb
 101              		.thumb_func
 102              		.fpu softvfp
 104              	task2:
 105              	.LFB73:
 128:src/main.c    **** 	uint32_t t2 = 0ul;
 106              		.loc 1 128 25 view -0
 107              		.cfi_startproc
 108              		@ args = 0, pretend = 0, frame = 8
 109              		@ frame_needed = 0, uses_anonymous_args = 0
 110 0000 00B5     		push	{lr}
 111              	.LCFI2:
 112              		.cfi_def_cfa_offset 4
 113              		.cfi_offset 14, -4
 114 0002 87B0     		sub	sp, sp, #28
 115              	.LCFI3:
 116              		.cfi_def_cfa_offset 32
 129:src/main.c    **** 	OS_MutexError_E errLocal = OS_MUTEX_ERROR_NONE;
 117              		.loc 1 129 2 view .LVU16
 118              	.LVL2:
 130:src/main.c    **** 
 119              		.loc 1 130 2 view .LVU17
 130:src/main.c    **** 
 120              		.loc 1 130 18 is_stmt 0 view .LVU18
 121 0004 0022     		movs	r2, #0
 122 0006 8DF81720 		strb	r2, [sp, #23]
 132:src/main.c    **** 			task3,
 123              		.loc 1 132 2 is_stmt 1 view .LVU19
 124 000a 0292     		str	r2, [sp, #8]
 125 000c 4FF48073 		mov	r3, #256
 126 0010 0193     		str	r3, [sp, #4]
 127 0012 104B     		ldr	r3, .L10
 128 0014 0093     		str	r3, [sp]
 129 0016 104B     		ldr	r3, .L10+4
 130 0018 1049     		ldr	r1, .L10+8
 131 001a 1148     		ldr	r0, .L10+12
 132 001c FFF7FEFF 		bl	OS_TaskCreate
 133              	.LVL3:
 140:src/main.c    **** 	while(2) {
 134              		.loc 1 140 2 view .LVU20
 135 0020 0220     		movs	r0, #2
 136 0022 FFF7FEFF 		bl	OS_delayTicks
 137              	.LVL4:
 138              	.L7:
 141:src/main.c    **** 		t2++;
 139              		.loc 1 141 2 view .LVU21
 142:src/main.c    **** 
 140              		.loc 1 142 3 view .LVU22
 144:src/main.c    **** 		if (errLocal == OS_MUTEX_ERROR_NONE) {
 141              		.loc 1 144 3 view .LVU23
 142 0026 0DF11702 		add	r2, sp, #23
 143 002a 0A21     		movs	r1, #10
 144 002c 0D48     		ldr	r0, .L10+16
 145 002e FFF7FEFF 		bl	OS_MutexPend
 146              	.LVL5:
 145:src/main.c    **** 
 147              		.loc 1 145 3 view .LVU24
ARM GAS  C:\Users\Ivan\AppData\Local\Temp\ccqIjD2c.s 			page 7


 145:src/main.c    **** 
 148              		.loc 1 145 16 is_stmt 0 view .LVU25
 149 0032 9DF81730 		ldrb	r3, [sp, #23]	@ zero_extendqisi2
 145:src/main.c    **** 
 150              		.loc 1 145 6 view .LVU26
 151 0036 002B     		cmp	r3, #0
 152 0038 F5D1     		bne	.L7
 147:src/main.c    **** 			OS_delayTicks(20);
 153              		.loc 1 147 4 is_stmt 1 view .LVU27
 147:src/main.c    **** 			OS_delayTicks(20);
 154              		.loc 1 147 7 is_stmt 0 view .LVU28
 155 003a 0B4A     		ldr	r2, .L10+20
 156 003c 1368     		ldr	r3, [r2]
 157 003e 0133     		adds	r3, r3, #1
 158 0040 1360     		str	r3, [r2]
 148:src/main.c    **** 			OS_MutexPost(&mutex1, NULL);
 159              		.loc 1 148 4 is_stmt 1 view .LVU29
 160 0042 1420     		movs	r0, #20
 161 0044 FFF7FEFF 		bl	OS_delayTicks
 162              	.LVL6:
 149:src/main.c    **** 
 163              		.loc 1 149 4 view .LVU30
 164 0048 0021     		movs	r1, #0
 165 004a 0648     		ldr	r0, .L10+16
 166 004c FFF7FEFF 		bl	OS_MutexPost
 167              	.LVL7:
 168 0050 E9E7     		b	.L7
 169              	.L11:
 170 0052 00BF     		.align	2
 171              	.L10:
 172 0054 00000000 		.word	.LANCHOR1
 173 0058 00000000 		.word	.LC0
 174 005c 00000000 		.word	task3
 175 0060 00000000 		.word	.LANCHOR0
 176 0064 00000000 		.word	.LANCHOR2
 177 0068 00000000 		.word	.LANCHOR3
 178              		.cfi_endproc
 179              	.LFE73:
 181              		.section	.text.task3,"ax",%progbits
 182              		.align	1
 183              		.syntax unified
 184              		.thumb
 185              		.thumb_func
 186              		.fpu softvfp
 188              	task3:
 189              	.LFB74:
 158:src/main.c    **** 	uint32_t t3 = 0ul;
 190              		.loc 1 158 25 view -0
 191              		.cfi_startproc
 192              		@ args = 0, pretend = 0, frame = 8
 193              		@ frame_needed = 0, uses_anonymous_args = 0
 194 0000 00B5     		push	{lr}
 195              	.LCFI4:
 196              		.cfi_def_cfa_offset 4
 197              		.cfi_offset 14, -4
 198 0002 83B0     		sub	sp, sp, #12
 199              	.LCFI5:
ARM GAS  C:\Users\Ivan\AppData\Local\Temp\ccqIjD2c.s 			page 8


 200              		.cfi_def_cfa_offset 16
 159:src/main.c    **** 	OS_MutexError_E errLocal = OS_MUTEX_ERROR_NONE;
 201              		.loc 1 159 2 view .LVU32
 202              	.LVL8:
 160:src/main.c    **** 
 203              		.loc 1 160 2 view .LVU33
 160:src/main.c    **** 
 204              		.loc 1 160 18 is_stmt 0 view .LVU34
 205 0004 0023     		movs	r3, #0
 206 0006 8DF80730 		strb	r3, [sp, #7]
 207              	.LVL9:
 208              	.L13:
 162:src/main.c    **** 		t3++;
 209              		.loc 1 162 2 is_stmt 1 view .LVU35
 163:src/main.c    **** 
 210              		.loc 1 163 3 view .LVU36
 165:src/main.c    **** 		if (errLocal == OS_MUTEX_ERROR_NONE) {
 211              		.loc 1 165 3 view .LVU37
 212 000a 0DF10702 		add	r2, sp, #7
 213 000e 0021     		movs	r1, #0
 214 0010 0748     		ldr	r0, .L16
 215 0012 FFF7FEFF 		bl	OS_MutexPend
 216              	.LVL10:
 166:src/main.c    **** 			OS_delayTicks(20);
 217              		.loc 1 166 3 view .LVU38
 166:src/main.c    **** 			OS_delayTicks(20);
 218              		.loc 1 166 16 is_stmt 0 view .LVU39
 219 0016 9DF80730 		ldrb	r3, [sp, #7]	@ zero_extendqisi2
 166:src/main.c    **** 			OS_delayTicks(20);
 220              		.loc 1 166 6 view .LVU40
 221 001a 002B     		cmp	r3, #0
 222 001c F5D1     		bne	.L13
 167:src/main.c    **** 			OS_MutexPost(&mutex1, NULL);
 223              		.loc 1 167 4 is_stmt 1 view .LVU41
 224 001e 1420     		movs	r0, #20
 225 0020 FFF7FEFF 		bl	OS_delayTicks
 226              	.LVL11:
 168:src/main.c    **** 
 227              		.loc 1 168 4 view .LVU42
 228 0024 0021     		movs	r1, #0
 229 0026 0248     		ldr	r0, .L16
 230 0028 FFF7FEFF 		bl	OS_MutexPost
 231              	.LVL12:
 232 002c EDE7     		b	.L13
 233              	.L17:
 234 002e 00BF     		.align	2
 235              	.L16:
 236 0030 00000000 		.word	.LANCHOR2
 237              		.cfi_endproc
 238              	.LFE74:
 240              		.section	.text.task1,"ax",%progbits
 241              		.align	1
 242              		.syntax unified
 243              		.thumb
 244              		.thumb_func
 245              		.fpu softvfp
 247              	task1:
ARM GAS  C:\Users\Ivan\AppData\Local\Temp\ccqIjD2c.s 			page 9


 248              	.LFB72:
 106:src/main.c    **** 	uint32_t t1 = 0ul;
 249              		.loc 1 106 25 view -0
 250              		.cfi_startproc
 251              		@ args = 0, pretend = 0, frame = 8
 252              		@ frame_needed = 0, uses_anonymous_args = 0
 253 0000 00B5     		push	{lr}
 254              	.LCFI6:
 255              		.cfi_def_cfa_offset 4
 256              		.cfi_offset 14, -4
 257 0002 83B0     		sub	sp, sp, #12
 258              	.LCFI7:
 259              		.cfi_def_cfa_offset 16
 107:src/main.c    **** 	OS_MutexError_E errLocal = OS_MUTEX_ERROR_NONE;
 260              		.loc 1 107 2 view .LVU44
 261              	.LVL13:
 108:src/main.c    **** 
 262              		.loc 1 108 2 view .LVU45
 108:src/main.c    **** 
 263              		.loc 1 108 18 is_stmt 0 view .LVU46
 264 0004 0023     		movs	r3, #0
 265 0006 8DF80730 		strb	r3, [sp, #7]
 110:src/main.c    **** 	while(1) {
 266              		.loc 1 110 2 is_stmt 1 view .LVU47
 267 000a 0220     		movs	r0, #2
 268 000c FFF7FEFF 		bl	OS_delayTicks
 269              	.LVL14:
 270              	.L19:
 111:src/main.c    **** 		t1++;
 271              		.loc 1 111 2 view .LVU48
 112:src/main.c    **** 
 272              		.loc 1 112 3 view .LVU49
 114:src/main.c    **** 		if (errLocal == OS_MUTEX_ERROR_NONE) {
 273              		.loc 1 114 3 view .LVU50
 274 0010 0DF10702 		add	r2, sp, #7
 275 0014 0021     		movs	r1, #0
 276 0016 0748     		ldr	r0, .L22
 277 0018 FFF7FEFF 		bl	OS_MutexPend
 278              	.LVL15:
 115:src/main.c    **** 
 279              		.loc 1 115 3 view .LVU51
 115:src/main.c    **** 
 280              		.loc 1 115 16 is_stmt 0 view .LVU52
 281 001c 9DF80730 		ldrb	r3, [sp, #7]	@ zero_extendqisi2
 115:src/main.c    **** 
 282              		.loc 1 115 6 view .LVU53
 283 0020 002B     		cmp	r3, #0
 284 0022 F5D1     		bne	.L19
 118:src/main.c    **** 			OS_delayTicks(1ul);
 285              		.loc 1 118 4 is_stmt 1 view .LVU54
 286 0024 0021     		movs	r1, #0
 287 0026 0348     		ldr	r0, .L22
 288 0028 FFF7FEFF 		bl	OS_MutexPost
 289              	.LVL16:
 119:src/main.c    **** 
 290              		.loc 1 119 4 view .LVU55
 291 002c 0120     		movs	r0, #1
ARM GAS  C:\Users\Ivan\AppData\Local\Temp\ccqIjD2c.s 			page 10


 292 002e FFF7FEFF 		bl	OS_delayTicks
 293              	.LVL17:
 294 0032 EDE7     		b	.L19
 295              	.L23:
 296              		.align	2
 297              	.L22:
 298 0034 00000000 		.word	.LANCHOR2
 299              		.cfi_endproc
 300              	.LFE72:
 302              		.section	.rodata.main.str1.4,"aMS",%progbits,1
 303              		.align	2
 304              	.LC1:
 305 0000 7461736B 		.ascii	"task1\000"
 305      3100
 306 0006 0000     		.align	2
 307              	.LC2:
 308 0008 7461736B 		.ascii	"task2\000"
 308      3200
 309 000e 0000     		.align	2
 310              	.LC3:
 311 0010 7461736B 		.ascii	"task4\000"
 311      3400
 312              		.section	.text.main,"ax",%progbits
 313              		.align	1
 314              		.global	main
 315              		.syntax unified
 316              		.thumb
 317              		.thumb_func
 318              		.fpu softvfp
 320              	main:
 321              	.LFB71:
  53:src/main.c    **** 
 322              		.loc 1 53 16 view -0
 323              		.cfi_startproc
 324              		@ args = 0, pretend = 0, frame = 0
 325              		@ frame_needed = 0, uses_anonymous_args = 0
 326 0000 30B5     		push	{r4, r5, lr}
 327              	.LCFI8:
 328              		.cfi_def_cfa_offset 12
 329              		.cfi_offset 4, -12
 330              		.cfi_offset 5, -8
 331              		.cfi_offset 14, -4
 332 0002 85B0     		sub	sp, sp, #20
 333              	.LCFI9:
 334              		.cfi_def_cfa_offset 32
  56:src/main.c    **** 	uint32_t realPriority = NVIC_GetPriority(PendSV_IRQn);
 335              		.loc 1 56 2 view .LVU57
 336              	.LVL18:
 337              	.LBB18:
 338              	.LBI18:
 339              		.file 2 "drv/CMSIS/Include/core_cm3.h"
   1:drv/CMSIS/Include/core_cm3.h **** /**************************************************************************//**
   2:drv/CMSIS/Include/core_cm3.h ****  * @file     core_cm3.h
   3:drv/CMSIS/Include/core_cm3.h ****  * @brief    CMSIS Cortex-M3 Core Peripheral Access Layer Header File
   4:drv/CMSIS/Include/core_cm3.h ****  * @version  V5.0.8
   5:drv/CMSIS/Include/core_cm3.h ****  * @date     04. June 2018
   6:drv/CMSIS/Include/core_cm3.h ****  ******************************************************************************/
ARM GAS  C:\Users\Ivan\AppData\Local\Temp\ccqIjD2c.s 			page 11


   7:drv/CMSIS/Include/core_cm3.h **** /*
   8:drv/CMSIS/Include/core_cm3.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:drv/CMSIS/Include/core_cm3.h ****  *
  10:drv/CMSIS/Include/core_cm3.h ****  * SPDX-License-Identifier: Apache-2.0
  11:drv/CMSIS/Include/core_cm3.h ****  *
  12:drv/CMSIS/Include/core_cm3.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:drv/CMSIS/Include/core_cm3.h ****  * not use this file except in compliance with the License.
  14:drv/CMSIS/Include/core_cm3.h ****  * You may obtain a copy of the License at
  15:drv/CMSIS/Include/core_cm3.h ****  *
  16:drv/CMSIS/Include/core_cm3.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:drv/CMSIS/Include/core_cm3.h ****  *
  18:drv/CMSIS/Include/core_cm3.h ****  * Unless required by applicable law or agreed to in writing, software
  19:drv/CMSIS/Include/core_cm3.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:drv/CMSIS/Include/core_cm3.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:drv/CMSIS/Include/core_cm3.h ****  * See the License for the specific language governing permissions and
  22:drv/CMSIS/Include/core_cm3.h ****  * limitations under the License.
  23:drv/CMSIS/Include/core_cm3.h ****  */
  24:drv/CMSIS/Include/core_cm3.h **** 
  25:drv/CMSIS/Include/core_cm3.h **** #if   defined ( __ICCARM__ )
  26:drv/CMSIS/Include/core_cm3.h ****   #pragma system_include         /* treat file as system include file for MISRA check */
  27:drv/CMSIS/Include/core_cm3.h **** #elif defined (__clang__)
  28:drv/CMSIS/Include/core_cm3.h ****   #pragma clang system_header   /* treat file as system include file */
  29:drv/CMSIS/Include/core_cm3.h **** #endif
  30:drv/CMSIS/Include/core_cm3.h **** 
  31:drv/CMSIS/Include/core_cm3.h **** #ifndef __CORE_CM3_H_GENERIC
  32:drv/CMSIS/Include/core_cm3.h **** #define __CORE_CM3_H_GENERIC
  33:drv/CMSIS/Include/core_cm3.h **** 
  34:drv/CMSIS/Include/core_cm3.h **** #include <stdint.h>
  35:drv/CMSIS/Include/core_cm3.h **** 
  36:drv/CMSIS/Include/core_cm3.h **** #ifdef __cplusplus
  37:drv/CMSIS/Include/core_cm3.h ****  extern "C" {
  38:drv/CMSIS/Include/core_cm3.h **** #endif
  39:drv/CMSIS/Include/core_cm3.h **** 
  40:drv/CMSIS/Include/core_cm3.h **** /**
  41:drv/CMSIS/Include/core_cm3.h ****   \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
  42:drv/CMSIS/Include/core_cm3.h ****   CMSIS violates the following MISRA-C:2004 rules:
  43:drv/CMSIS/Include/core_cm3.h **** 
  44:drv/CMSIS/Include/core_cm3.h ****    \li Required Rule 8.5, object/function definition in header file.<br>
  45:drv/CMSIS/Include/core_cm3.h ****      Function definitions in header files are used to allow 'inlining'.
  46:drv/CMSIS/Include/core_cm3.h **** 
  47:drv/CMSIS/Include/core_cm3.h ****    \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
  48:drv/CMSIS/Include/core_cm3.h ****      Unions are used for effective representation of core registers.
  49:drv/CMSIS/Include/core_cm3.h **** 
  50:drv/CMSIS/Include/core_cm3.h ****    \li Advisory Rule 19.7, Function-like macro defined.<br>
  51:drv/CMSIS/Include/core_cm3.h ****      Function-like macros are used to allow more efficient code.
  52:drv/CMSIS/Include/core_cm3.h ****  */
  53:drv/CMSIS/Include/core_cm3.h **** 
  54:drv/CMSIS/Include/core_cm3.h **** 
  55:drv/CMSIS/Include/core_cm3.h **** /*******************************************************************************
  56:drv/CMSIS/Include/core_cm3.h ****  *                 CMSIS definitions
  57:drv/CMSIS/Include/core_cm3.h ****  ******************************************************************************/
  58:drv/CMSIS/Include/core_cm3.h **** /**
  59:drv/CMSIS/Include/core_cm3.h ****   \ingroup Cortex_M3
  60:drv/CMSIS/Include/core_cm3.h ****   @{
  61:drv/CMSIS/Include/core_cm3.h ****  */
  62:drv/CMSIS/Include/core_cm3.h **** 
  63:drv/CMSIS/Include/core_cm3.h **** #include "cmsis_version.h"
ARM GAS  C:\Users\Ivan\AppData\Local\Temp\ccqIjD2c.s 			page 12


  64:drv/CMSIS/Include/core_cm3.h **** 
  65:drv/CMSIS/Include/core_cm3.h **** /*  CMSIS CM3 definitions */
  66:drv/CMSIS/Include/core_cm3.h **** #define __CM3_CMSIS_VERSION_MAIN  (__CM_CMSIS_VERSION_MAIN)              /*!< \deprecated [31:16] C
  67:drv/CMSIS/Include/core_cm3.h **** #define __CM3_CMSIS_VERSION_SUB   (__CM_CMSIS_VERSION_SUB)               /*!< \deprecated [15:0]  C
  68:drv/CMSIS/Include/core_cm3.h **** #define __CM3_CMSIS_VERSION       ((__CM3_CMSIS_VERSION_MAIN << 16U) | \
  69:drv/CMSIS/Include/core_cm3.h ****                                     __CM3_CMSIS_VERSION_SUB           )  /*!< \deprecated CMSIS HAL
  70:drv/CMSIS/Include/core_cm3.h **** 
  71:drv/CMSIS/Include/core_cm3.h **** #define __CORTEX_M                (3U)                                   /*!< Cortex-M Core */
  72:drv/CMSIS/Include/core_cm3.h **** 
  73:drv/CMSIS/Include/core_cm3.h **** /** __FPU_USED indicates whether an FPU is used or not.
  74:drv/CMSIS/Include/core_cm3.h ****     This core does not support an FPU at all
  75:drv/CMSIS/Include/core_cm3.h **** */
  76:drv/CMSIS/Include/core_cm3.h **** #define __FPU_USED       0U
  77:drv/CMSIS/Include/core_cm3.h **** 
  78:drv/CMSIS/Include/core_cm3.h **** #if defined ( __CC_ARM )
  79:drv/CMSIS/Include/core_cm3.h ****   #if defined __TARGET_FPU_VFP
  80:drv/CMSIS/Include/core_cm3.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
  81:drv/CMSIS/Include/core_cm3.h ****   #endif
  82:drv/CMSIS/Include/core_cm3.h **** 
  83:drv/CMSIS/Include/core_cm3.h **** #elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  84:drv/CMSIS/Include/core_cm3.h ****   #if defined __ARM_PCS_VFP
  85:drv/CMSIS/Include/core_cm3.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
  86:drv/CMSIS/Include/core_cm3.h ****   #endif
  87:drv/CMSIS/Include/core_cm3.h **** 
  88:drv/CMSIS/Include/core_cm3.h **** #elif defined ( __GNUC__ )
  89:drv/CMSIS/Include/core_cm3.h ****   #if defined (__VFP_FP__) && !defined(__SOFTFP__)
  90:drv/CMSIS/Include/core_cm3.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
  91:drv/CMSIS/Include/core_cm3.h ****   #endif
  92:drv/CMSIS/Include/core_cm3.h **** 
  93:drv/CMSIS/Include/core_cm3.h **** #elif defined ( __ICCARM__ )
  94:drv/CMSIS/Include/core_cm3.h ****   #if defined __ARMVFP__
  95:drv/CMSIS/Include/core_cm3.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
  96:drv/CMSIS/Include/core_cm3.h ****   #endif
  97:drv/CMSIS/Include/core_cm3.h **** 
  98:drv/CMSIS/Include/core_cm3.h **** #elif defined ( __TI_ARM__ )
  99:drv/CMSIS/Include/core_cm3.h ****   #if defined __TI_VFP_SUPPORT__
 100:drv/CMSIS/Include/core_cm3.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
 101:drv/CMSIS/Include/core_cm3.h ****   #endif
 102:drv/CMSIS/Include/core_cm3.h **** 
 103:drv/CMSIS/Include/core_cm3.h **** #elif defined ( __TASKING__ )
 104:drv/CMSIS/Include/core_cm3.h ****   #if defined __FPU_VFP__
 105:drv/CMSIS/Include/core_cm3.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
 106:drv/CMSIS/Include/core_cm3.h ****   #endif
 107:drv/CMSIS/Include/core_cm3.h **** 
 108:drv/CMSIS/Include/core_cm3.h **** #elif defined ( __CSMC__ )
 109:drv/CMSIS/Include/core_cm3.h ****   #if ( __CSMC__ & 0x400U)
 110:drv/CMSIS/Include/core_cm3.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
 111:drv/CMSIS/Include/core_cm3.h ****   #endif
 112:drv/CMSIS/Include/core_cm3.h **** 
 113:drv/CMSIS/Include/core_cm3.h **** #endif
 114:drv/CMSIS/Include/core_cm3.h **** 
 115:drv/CMSIS/Include/core_cm3.h **** #include "cmsis_compiler.h"               /* CMSIS compiler specific defines */
 116:drv/CMSIS/Include/core_cm3.h **** 
 117:drv/CMSIS/Include/core_cm3.h **** 
 118:drv/CMSIS/Include/core_cm3.h **** #ifdef __cplusplus
 119:drv/CMSIS/Include/core_cm3.h **** }
 120:drv/CMSIS/Include/core_cm3.h **** #endif
ARM GAS  C:\Users\Ivan\AppData\Local\Temp\ccqIjD2c.s 			page 13


 121:drv/CMSIS/Include/core_cm3.h **** 
 122:drv/CMSIS/Include/core_cm3.h **** #endif /* __CORE_CM3_H_GENERIC */
 123:drv/CMSIS/Include/core_cm3.h **** 
 124:drv/CMSIS/Include/core_cm3.h **** #ifndef __CMSIS_GENERIC
 125:drv/CMSIS/Include/core_cm3.h **** 
 126:drv/CMSIS/Include/core_cm3.h **** #ifndef __CORE_CM3_H_DEPENDANT
 127:drv/CMSIS/Include/core_cm3.h **** #define __CORE_CM3_H_DEPENDANT
 128:drv/CMSIS/Include/core_cm3.h **** 
 129:drv/CMSIS/Include/core_cm3.h **** #ifdef __cplusplus
 130:drv/CMSIS/Include/core_cm3.h ****  extern "C" {
 131:drv/CMSIS/Include/core_cm3.h **** #endif
 132:drv/CMSIS/Include/core_cm3.h **** 
 133:drv/CMSIS/Include/core_cm3.h **** /* check device defines and use defaults */
 134:drv/CMSIS/Include/core_cm3.h **** #if defined __CHECK_DEVICE_DEFINES
 135:drv/CMSIS/Include/core_cm3.h ****   #ifndef __CM3_REV
 136:drv/CMSIS/Include/core_cm3.h ****     #define __CM3_REV               0x0200U
 137:drv/CMSIS/Include/core_cm3.h ****     #warning "__CM3_REV not defined in device header file; using default!"
 138:drv/CMSIS/Include/core_cm3.h ****   #endif
 139:drv/CMSIS/Include/core_cm3.h **** 
 140:drv/CMSIS/Include/core_cm3.h ****   #ifndef __MPU_PRESENT
 141:drv/CMSIS/Include/core_cm3.h ****     #define __MPU_PRESENT             0U
 142:drv/CMSIS/Include/core_cm3.h ****     #warning "__MPU_PRESENT not defined in device header file; using default!"
 143:drv/CMSIS/Include/core_cm3.h ****   #endif
 144:drv/CMSIS/Include/core_cm3.h **** 
 145:drv/CMSIS/Include/core_cm3.h ****   #ifndef __NVIC_PRIO_BITS
 146:drv/CMSIS/Include/core_cm3.h ****     #define __NVIC_PRIO_BITS          3U
 147:drv/CMSIS/Include/core_cm3.h ****     #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
 148:drv/CMSIS/Include/core_cm3.h ****   #endif
 149:drv/CMSIS/Include/core_cm3.h **** 
 150:drv/CMSIS/Include/core_cm3.h ****   #ifndef __Vendor_SysTickConfig
 151:drv/CMSIS/Include/core_cm3.h ****     #define __Vendor_SysTickConfig    0U
 152:drv/CMSIS/Include/core_cm3.h ****     #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
 153:drv/CMSIS/Include/core_cm3.h ****   #endif
 154:drv/CMSIS/Include/core_cm3.h **** #endif
 155:drv/CMSIS/Include/core_cm3.h **** 
 156:drv/CMSIS/Include/core_cm3.h **** /* IO definitions (access restrictions to peripheral registers) */
 157:drv/CMSIS/Include/core_cm3.h **** /**
 158:drv/CMSIS/Include/core_cm3.h ****     \defgroup CMSIS_glob_defs CMSIS Global Defines
 159:drv/CMSIS/Include/core_cm3.h **** 
 160:drv/CMSIS/Include/core_cm3.h ****     <strong>IO Type Qualifiers</strong> are used
 161:drv/CMSIS/Include/core_cm3.h ****     \li to specify the access to peripheral variables.
 162:drv/CMSIS/Include/core_cm3.h ****     \li for automatic generation of peripheral register debug information.
 163:drv/CMSIS/Include/core_cm3.h **** */
 164:drv/CMSIS/Include/core_cm3.h **** #ifdef __cplusplus
 165:drv/CMSIS/Include/core_cm3.h ****   #define   __I     volatile             /*!< Defines 'read only' permissions */
 166:drv/CMSIS/Include/core_cm3.h **** #else
 167:drv/CMSIS/Include/core_cm3.h ****   #define   __I     volatile const       /*!< Defines 'read only' permissions */
 168:drv/CMSIS/Include/core_cm3.h **** #endif
 169:drv/CMSIS/Include/core_cm3.h **** #define     __O     volatile             /*!< Defines 'write only' permissions */
 170:drv/CMSIS/Include/core_cm3.h **** #define     __IO    volatile             /*!< Defines 'read / write' permissions */
 171:drv/CMSIS/Include/core_cm3.h **** 
 172:drv/CMSIS/Include/core_cm3.h **** /* following defines should be used for structure members */
 173:drv/CMSIS/Include/core_cm3.h **** #define     __IM     volatile const      /*! Defines 'read only' structure member permissions */
 174:drv/CMSIS/Include/core_cm3.h **** #define     __OM     volatile            /*! Defines 'write only' structure member permissions */
 175:drv/CMSIS/Include/core_cm3.h **** #define     __IOM    volatile            /*! Defines 'read / write' structure member permissions */
 176:drv/CMSIS/Include/core_cm3.h **** 
 177:drv/CMSIS/Include/core_cm3.h **** /*@} end of group Cortex_M3 */
ARM GAS  C:\Users\Ivan\AppData\Local\Temp\ccqIjD2c.s 			page 14


 178:drv/CMSIS/Include/core_cm3.h **** 
 179:drv/CMSIS/Include/core_cm3.h **** 
 180:drv/CMSIS/Include/core_cm3.h **** 
 181:drv/CMSIS/Include/core_cm3.h **** /*******************************************************************************
 182:drv/CMSIS/Include/core_cm3.h ****  *                 Register Abstraction
 183:drv/CMSIS/Include/core_cm3.h ****   Core Register contain:
 184:drv/CMSIS/Include/core_cm3.h ****   - Core Register
 185:drv/CMSIS/Include/core_cm3.h ****   - Core NVIC Register
 186:drv/CMSIS/Include/core_cm3.h ****   - Core SCB Register
 187:drv/CMSIS/Include/core_cm3.h ****   - Core SysTick Register
 188:drv/CMSIS/Include/core_cm3.h ****   - Core Debug Register
 189:drv/CMSIS/Include/core_cm3.h ****   - Core MPU Register
 190:drv/CMSIS/Include/core_cm3.h ****  ******************************************************************************/
 191:drv/CMSIS/Include/core_cm3.h **** /**
 192:drv/CMSIS/Include/core_cm3.h ****   \defgroup CMSIS_core_register Defines and Type Definitions
 193:drv/CMSIS/Include/core_cm3.h ****   \brief Type definitions and defines for Cortex-M processor based devices.
 194:drv/CMSIS/Include/core_cm3.h **** */
 195:drv/CMSIS/Include/core_cm3.h **** 
 196:drv/CMSIS/Include/core_cm3.h **** /**
 197:drv/CMSIS/Include/core_cm3.h ****   \ingroup    CMSIS_core_register
 198:drv/CMSIS/Include/core_cm3.h ****   \defgroup   CMSIS_CORE  Status and Control Registers
 199:drv/CMSIS/Include/core_cm3.h ****   \brief      Core Register type definitions.
 200:drv/CMSIS/Include/core_cm3.h ****   @{
 201:drv/CMSIS/Include/core_cm3.h ****  */
 202:drv/CMSIS/Include/core_cm3.h **** 
 203:drv/CMSIS/Include/core_cm3.h **** /**
 204:drv/CMSIS/Include/core_cm3.h ****   \brief  Union type to access the Application Program Status Register (APSR).
 205:drv/CMSIS/Include/core_cm3.h ****  */
 206:drv/CMSIS/Include/core_cm3.h **** typedef union
 207:drv/CMSIS/Include/core_cm3.h **** {
 208:drv/CMSIS/Include/core_cm3.h ****   struct
 209:drv/CMSIS/Include/core_cm3.h ****   {
 210:drv/CMSIS/Include/core_cm3.h ****     uint32_t _reserved0:27;              /*!< bit:  0..26  Reserved */
 211:drv/CMSIS/Include/core_cm3.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 212:drv/CMSIS/Include/core_cm3.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 213:drv/CMSIS/Include/core_cm3.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 214:drv/CMSIS/Include/core_cm3.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 215:drv/CMSIS/Include/core_cm3.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 216:drv/CMSIS/Include/core_cm3.h ****   } b;                                   /*!< Structure used for bit  access */
 217:drv/CMSIS/Include/core_cm3.h ****   uint32_t w;                            /*!< Type      used for word access */
 218:drv/CMSIS/Include/core_cm3.h **** } APSR_Type;
 219:drv/CMSIS/Include/core_cm3.h **** 
 220:drv/CMSIS/Include/core_cm3.h **** /* APSR Register Definitions */
 221:drv/CMSIS/Include/core_cm3.h **** #define APSR_N_Pos                         31U                                            /*!< APSR
 222:drv/CMSIS/Include/core_cm3.h **** #define APSR_N_Msk                         (1UL << APSR_N_Pos)                            /*!< APSR
 223:drv/CMSIS/Include/core_cm3.h **** 
 224:drv/CMSIS/Include/core_cm3.h **** #define APSR_Z_Pos                         30U                                            /*!< APSR
 225:drv/CMSIS/Include/core_cm3.h **** #define APSR_Z_Msk                         (1UL << APSR_Z_Pos)                            /*!< APSR
 226:drv/CMSIS/Include/core_cm3.h **** 
 227:drv/CMSIS/Include/core_cm3.h **** #define APSR_C_Pos                         29U                                            /*!< APSR
 228:drv/CMSIS/Include/core_cm3.h **** #define APSR_C_Msk                         (1UL << APSR_C_Pos)                            /*!< APSR
 229:drv/CMSIS/Include/core_cm3.h **** 
 230:drv/CMSIS/Include/core_cm3.h **** #define APSR_V_Pos                         28U                                            /*!< APSR
 231:drv/CMSIS/Include/core_cm3.h **** #define APSR_V_Msk                         (1UL << APSR_V_Pos)                            /*!< APSR
 232:drv/CMSIS/Include/core_cm3.h **** 
 233:drv/CMSIS/Include/core_cm3.h **** #define APSR_Q_Pos                         27U                                            /*!< APSR
 234:drv/CMSIS/Include/core_cm3.h **** #define APSR_Q_Msk                         (1UL << APSR_Q_Pos)                            /*!< APSR
ARM GAS  C:\Users\Ivan\AppData\Local\Temp\ccqIjD2c.s 			page 15


 235:drv/CMSIS/Include/core_cm3.h **** 
 236:drv/CMSIS/Include/core_cm3.h **** 
 237:drv/CMSIS/Include/core_cm3.h **** /**
 238:drv/CMSIS/Include/core_cm3.h ****   \brief  Union type to access the Interrupt Program Status Register (IPSR).
 239:drv/CMSIS/Include/core_cm3.h ****  */
 240:drv/CMSIS/Include/core_cm3.h **** typedef union
 241:drv/CMSIS/Include/core_cm3.h **** {
 242:drv/CMSIS/Include/core_cm3.h ****   struct
 243:drv/CMSIS/Include/core_cm3.h ****   {
 244:drv/CMSIS/Include/core_cm3.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 245:drv/CMSIS/Include/core_cm3.h ****     uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved */
 246:drv/CMSIS/Include/core_cm3.h ****   } b;                                   /*!< Structure used for bit  access */
 247:drv/CMSIS/Include/core_cm3.h ****   uint32_t w;                            /*!< Type      used for word access */
 248:drv/CMSIS/Include/core_cm3.h **** } IPSR_Type;
 249:drv/CMSIS/Include/core_cm3.h **** 
 250:drv/CMSIS/Include/core_cm3.h **** /* IPSR Register Definitions */
 251:drv/CMSIS/Include/core_cm3.h **** #define IPSR_ISR_Pos                        0U                                            /*!< IPSR
 252:drv/CMSIS/Include/core_cm3.h **** #define IPSR_ISR_Msk                       (0x1FFUL /*<< IPSR_ISR_Pos*/)                  /*!< IPSR
 253:drv/CMSIS/Include/core_cm3.h **** 
 254:drv/CMSIS/Include/core_cm3.h **** 
 255:drv/CMSIS/Include/core_cm3.h **** /**
 256:drv/CMSIS/Include/core_cm3.h ****   \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
 257:drv/CMSIS/Include/core_cm3.h ****  */
 258:drv/CMSIS/Include/core_cm3.h **** typedef union
 259:drv/CMSIS/Include/core_cm3.h **** {
 260:drv/CMSIS/Include/core_cm3.h ****   struct
 261:drv/CMSIS/Include/core_cm3.h ****   {
 262:drv/CMSIS/Include/core_cm3.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 263:drv/CMSIS/Include/core_cm3.h ****     uint32_t _reserved0:1;               /*!< bit:      9  Reserved */
 264:drv/CMSIS/Include/core_cm3.h ****     uint32_t ICI_IT_1:6;                 /*!< bit: 10..15  ICI/IT part 1 */
 265:drv/CMSIS/Include/core_cm3.h ****     uint32_t _reserved1:8;               /*!< bit: 16..23  Reserved */
 266:drv/CMSIS/Include/core_cm3.h ****     uint32_t T:1;                        /*!< bit:     24  Thumb bit */
 267:drv/CMSIS/Include/core_cm3.h ****     uint32_t ICI_IT_2:2;                 /*!< bit: 25..26  ICI/IT part 2 */
 268:drv/CMSIS/Include/core_cm3.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 269:drv/CMSIS/Include/core_cm3.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 270:drv/CMSIS/Include/core_cm3.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 271:drv/CMSIS/Include/core_cm3.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 272:drv/CMSIS/Include/core_cm3.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 273:drv/CMSIS/Include/core_cm3.h ****   } b;                                   /*!< Structure used for bit  access */
 274:drv/CMSIS/Include/core_cm3.h ****   uint32_t w;                            /*!< Type      used for word access */
 275:drv/CMSIS/Include/core_cm3.h **** } xPSR_Type;
 276:drv/CMSIS/Include/core_cm3.h **** 
 277:drv/CMSIS/Include/core_cm3.h **** /* xPSR Register Definitions */
 278:drv/CMSIS/Include/core_cm3.h **** #define xPSR_N_Pos                         31U                                            /*!< xPSR
 279:drv/CMSIS/Include/core_cm3.h **** #define xPSR_N_Msk                         (1UL << xPSR_N_Pos)                            /*!< xPSR
 280:drv/CMSIS/Include/core_cm3.h **** 
 281:drv/CMSIS/Include/core_cm3.h **** #define xPSR_Z_Pos                         30U                                            /*!< xPSR
 282:drv/CMSIS/Include/core_cm3.h **** #define xPSR_Z_Msk                         (1UL << xPSR_Z_Pos)                            /*!< xPSR
 283:drv/CMSIS/Include/core_cm3.h **** 
 284:drv/CMSIS/Include/core_cm3.h **** #define xPSR_C_Pos                         29U                                            /*!< xPSR
 285:drv/CMSIS/Include/core_cm3.h **** #define xPSR_C_Msk                         (1UL << xPSR_C_Pos)                            /*!< xPSR
 286:drv/CMSIS/Include/core_cm3.h **** 
 287:drv/CMSIS/Include/core_cm3.h **** #define xPSR_V_Pos                         28U                                            /*!< xPSR
 288:drv/CMSIS/Include/core_cm3.h **** #define xPSR_V_Msk                         (1UL << xPSR_V_Pos)                            /*!< xPSR
 289:drv/CMSIS/Include/core_cm3.h **** 
 290:drv/CMSIS/Include/core_cm3.h **** #define xPSR_Q_Pos                         27U                                            /*!< xPSR
 291:drv/CMSIS/Include/core_cm3.h **** #define xPSR_Q_Msk                         (1UL << xPSR_Q_Pos)                            /*!< xPSR
ARM GAS  C:\Users\Ivan\AppData\Local\Temp\ccqIjD2c.s 			page 16


 292:drv/CMSIS/Include/core_cm3.h **** 
 293:drv/CMSIS/Include/core_cm3.h **** #define xPSR_ICI_IT_2_Pos                  25U                                            /*!< xPSR
 294:drv/CMSIS/Include/core_cm3.h **** #define xPSR_ICI_IT_2_Msk                  (3UL << xPSR_ICI_IT_2_Pos)                     /*!< xPSR
 295:drv/CMSIS/Include/core_cm3.h **** 
 296:drv/CMSIS/Include/core_cm3.h **** #define xPSR_T_Pos                         24U                                            /*!< xPSR
 297:drv/CMSIS/Include/core_cm3.h **** #define xPSR_T_Msk                         (1UL << xPSR_T_Pos)                            /*!< xPSR
 298:drv/CMSIS/Include/core_cm3.h **** 
 299:drv/CMSIS/Include/core_cm3.h **** #define xPSR_ICI_IT_1_Pos                  10U                                            /*!< xPSR
 300:drv/CMSIS/Include/core_cm3.h **** #define xPSR_ICI_IT_1_Msk                  (0x3FUL << xPSR_ICI_IT_1_Pos)                  /*!< xPSR
 301:drv/CMSIS/Include/core_cm3.h **** 
 302:drv/CMSIS/Include/core_cm3.h **** #define xPSR_ISR_Pos                        0U                                            /*!< xPSR
 303:drv/CMSIS/Include/core_cm3.h **** #define xPSR_ISR_Msk                       (0x1FFUL /*<< xPSR_ISR_Pos*/)                  /*!< xPSR
 304:drv/CMSIS/Include/core_cm3.h **** 
 305:drv/CMSIS/Include/core_cm3.h **** 
 306:drv/CMSIS/Include/core_cm3.h **** /**
 307:drv/CMSIS/Include/core_cm3.h ****   \brief  Union type to access the Control Registers (CONTROL).
 308:drv/CMSIS/Include/core_cm3.h ****  */
 309:drv/CMSIS/Include/core_cm3.h **** typedef union
 310:drv/CMSIS/Include/core_cm3.h **** {
 311:drv/CMSIS/Include/core_cm3.h ****   struct
 312:drv/CMSIS/Include/core_cm3.h ****   {
 313:drv/CMSIS/Include/core_cm3.h ****     uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
 314:drv/CMSIS/Include/core_cm3.h ****     uint32_t SPSEL:1;                    /*!< bit:      1  Stack to be used */
 315:drv/CMSIS/Include/core_cm3.h ****     uint32_t _reserved1:30;              /*!< bit:  2..31  Reserved */
 316:drv/CMSIS/Include/core_cm3.h ****   } b;                                   /*!< Structure used for bit  access */
 317:drv/CMSIS/Include/core_cm3.h ****   uint32_t w;                            /*!< Type      used for word access */
 318:drv/CMSIS/Include/core_cm3.h **** } CONTROL_Type;
 319:drv/CMSIS/Include/core_cm3.h **** 
 320:drv/CMSIS/Include/core_cm3.h **** /* CONTROL Register Definitions */
 321:drv/CMSIS/Include/core_cm3.h **** #define CONTROL_SPSEL_Pos                   1U                                            /*!< CONT
 322:drv/CMSIS/Include/core_cm3.h **** #define CONTROL_SPSEL_Msk                  (1UL << CONTROL_SPSEL_Pos)                     /*!< CONT
 323:drv/CMSIS/Include/core_cm3.h **** 
 324:drv/CMSIS/Include/core_cm3.h **** #define CONTROL_nPRIV_Pos                   0U                                            /*!< CONT
 325:drv/CMSIS/Include/core_cm3.h **** #define CONTROL_nPRIV_Msk                  (1UL /*<< CONTROL_nPRIV_Pos*/)                 /*!< CONT
 326:drv/CMSIS/Include/core_cm3.h **** 
 327:drv/CMSIS/Include/core_cm3.h **** /*@} end of group CMSIS_CORE */
 328:drv/CMSIS/Include/core_cm3.h **** 
 329:drv/CMSIS/Include/core_cm3.h **** 
 330:drv/CMSIS/Include/core_cm3.h **** /**
 331:drv/CMSIS/Include/core_cm3.h ****   \ingroup    CMSIS_core_register
 332:drv/CMSIS/Include/core_cm3.h ****   \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
 333:drv/CMSIS/Include/core_cm3.h ****   \brief      Type definitions for the NVIC Registers
 334:drv/CMSIS/Include/core_cm3.h ****   @{
 335:drv/CMSIS/Include/core_cm3.h ****  */
 336:drv/CMSIS/Include/core_cm3.h **** 
 337:drv/CMSIS/Include/core_cm3.h **** /**
 338:drv/CMSIS/Include/core_cm3.h ****   \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
 339:drv/CMSIS/Include/core_cm3.h ****  */
 340:drv/CMSIS/Include/core_cm3.h **** typedef struct
 341:drv/CMSIS/Include/core_cm3.h **** {
 342:drv/CMSIS/Include/core_cm3.h ****   __IOM uint32_t ISER[8U];               /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register */
 343:drv/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED0[24U];
 344:drv/CMSIS/Include/core_cm3.h ****   __IOM uint32_t ICER[8U];               /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register 
 345:drv/CMSIS/Include/core_cm3.h ****         uint32_t RSERVED1[24U];
 346:drv/CMSIS/Include/core_cm3.h ****   __IOM uint32_t ISPR[8U];               /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register *
 347:drv/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED2[24U];
 348:drv/CMSIS/Include/core_cm3.h ****   __IOM uint32_t ICPR[8U];               /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register
ARM GAS  C:\Users\Ivan\AppData\Local\Temp\ccqIjD2c.s 			page 17


 349:drv/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED3[24U];
 350:drv/CMSIS/Include/core_cm3.h ****   __IOM uint32_t IABR[8U];               /*!< Offset: 0x200 (R/W)  Interrupt Active bit Register */
 351:drv/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED4[56U];
 352:drv/CMSIS/Include/core_cm3.h ****   __IOM uint8_t  IP[240U];               /*!< Offset: 0x300 (R/W)  Interrupt Priority Register (8Bi
 353:drv/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED5[644U];
 354:drv/CMSIS/Include/core_cm3.h ****   __OM  uint32_t STIR;                   /*!< Offset: 0xE00 ( /W)  Software Trigger Interrupt Regis
 355:drv/CMSIS/Include/core_cm3.h **** }  NVIC_Type;
 356:drv/CMSIS/Include/core_cm3.h **** 
 357:drv/CMSIS/Include/core_cm3.h **** /* Software Triggered Interrupt Register Definitions */
 358:drv/CMSIS/Include/core_cm3.h **** #define NVIC_STIR_INTID_Pos                 0U                                         /*!< STIR: I
 359:drv/CMSIS/Include/core_cm3.h **** #define NVIC_STIR_INTID_Msk                (0x1FFUL /*<< NVIC_STIR_INTID_Pos*/)        /*!< STIR: I
 360:drv/CMSIS/Include/core_cm3.h **** 
 361:drv/CMSIS/Include/core_cm3.h **** /*@} end of group CMSIS_NVIC */
 362:drv/CMSIS/Include/core_cm3.h **** 
 363:drv/CMSIS/Include/core_cm3.h **** 
 364:drv/CMSIS/Include/core_cm3.h **** /**
 365:drv/CMSIS/Include/core_cm3.h ****   \ingroup  CMSIS_core_register
 366:drv/CMSIS/Include/core_cm3.h ****   \defgroup CMSIS_SCB     System Control Block (SCB)
 367:drv/CMSIS/Include/core_cm3.h ****   \brief    Type definitions for the System Control Block Registers
 368:drv/CMSIS/Include/core_cm3.h ****   @{
 369:drv/CMSIS/Include/core_cm3.h ****  */
 370:drv/CMSIS/Include/core_cm3.h **** 
 371:drv/CMSIS/Include/core_cm3.h **** /**
 372:drv/CMSIS/Include/core_cm3.h ****   \brief  Structure type to access the System Control Block (SCB).
 373:drv/CMSIS/Include/core_cm3.h ****  */
 374:drv/CMSIS/Include/core_cm3.h **** typedef struct
 375:drv/CMSIS/Include/core_cm3.h **** {
 376:drv/CMSIS/Include/core_cm3.h ****   __IM  uint32_t CPUID;                  /*!< Offset: 0x000 (R/ )  CPUID Base Register */
 377:drv/CMSIS/Include/core_cm3.h ****   __IOM uint32_t ICSR;                   /*!< Offset: 0x004 (R/W)  Interrupt Control and State Regi
 378:drv/CMSIS/Include/core_cm3.h ****   __IOM uint32_t VTOR;                   /*!< Offset: 0x008 (R/W)  Vector Table Offset Register */
 379:drv/CMSIS/Include/core_cm3.h ****   __IOM uint32_t AIRCR;                  /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset 
 380:drv/CMSIS/Include/core_cm3.h ****   __IOM uint32_t SCR;                    /*!< Offset: 0x010 (R/W)  System Control Register */
 381:drv/CMSIS/Include/core_cm3.h ****   __IOM uint32_t CCR;                    /*!< Offset: 0x014 (R/W)  Configuration Control Register *
 382:drv/CMSIS/Include/core_cm3.h ****   __IOM uint8_t  SHP[12U];               /*!< Offset: 0x018 (R/W)  System Handlers Priority Registe
 383:drv/CMSIS/Include/core_cm3.h ****   __IOM uint32_t SHCSR;                  /*!< Offset: 0x024 (R/W)  System Handler Control and State
 384:drv/CMSIS/Include/core_cm3.h ****   __IOM uint32_t CFSR;                   /*!< Offset: 0x028 (R/W)  Configurable Fault Status Regist
 385:drv/CMSIS/Include/core_cm3.h ****   __IOM uint32_t HFSR;                   /*!< Offset: 0x02C (R/W)  HardFault Status Register */
 386:drv/CMSIS/Include/core_cm3.h ****   __IOM uint32_t DFSR;                   /*!< Offset: 0x030 (R/W)  Debug Fault Status Register */
 387:drv/CMSIS/Include/core_cm3.h ****   __IOM uint32_t MMFAR;                  /*!< Offset: 0x034 (R/W)  MemManage Fault Address Register
 388:drv/CMSIS/Include/core_cm3.h ****   __IOM uint32_t BFAR;                   /*!< Offset: 0x038 (R/W)  BusFault Address Register */
 389:drv/CMSIS/Include/core_cm3.h ****   __IOM uint32_t AFSR;                   /*!< Offset: 0x03C (R/W)  Auxiliary Fault Status Register 
 390:drv/CMSIS/Include/core_cm3.h ****   __IM  uint32_t PFR[2U];                /*!< Offset: 0x040 (R/ )  Processor Feature Register */
 391:drv/CMSIS/Include/core_cm3.h ****   __IM  uint32_t DFR;                    /*!< Offset: 0x048 (R/ )  Debug Feature Register */
 392:drv/CMSIS/Include/core_cm3.h ****   __IM  uint32_t ADR;                    /*!< Offset: 0x04C (R/ )  Auxiliary Feature Register */
 393:drv/CMSIS/Include/core_cm3.h ****   __IM  uint32_t MMFR[4U];               /*!< Offset: 0x050 (R/ )  Memory Model Feature Register */
 394:drv/CMSIS/Include/core_cm3.h ****   __IM  uint32_t ISAR[5U];               /*!< Offset: 0x060 (R/ )  Instruction Set Attributes Regis
 395:drv/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED0[5U];
 396:drv/CMSIS/Include/core_cm3.h ****   __IOM uint32_t CPACR;                  /*!< Offset: 0x088 (R/W)  Coprocessor Access Control Regis
 397:drv/CMSIS/Include/core_cm3.h **** } SCB_Type;
 398:drv/CMSIS/Include/core_cm3.h **** 
 399:drv/CMSIS/Include/core_cm3.h **** /* SCB CPUID Register Definitions */
 400:drv/CMSIS/Include/core_cm3.h **** #define SCB_CPUID_IMPLEMENTER_Pos          24U                                            /*!< SCB 
 401:drv/CMSIS/Include/core_cm3.h **** #define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB 
 402:drv/CMSIS/Include/core_cm3.h **** 
 403:drv/CMSIS/Include/core_cm3.h **** #define SCB_CPUID_VARIANT_Pos              20U                                            /*!< SCB 
 404:drv/CMSIS/Include/core_cm3.h **** #define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB 
 405:drv/CMSIS/Include/core_cm3.h **** 
ARM GAS  C:\Users\Ivan\AppData\Local\Temp\ccqIjD2c.s 			page 18


 406:drv/CMSIS/Include/core_cm3.h **** #define SCB_CPUID_ARCHITECTURE_Pos         16U                                            /*!< SCB 
 407:drv/CMSIS/Include/core_cm3.h **** #define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB 
 408:drv/CMSIS/Include/core_cm3.h **** 
 409:drv/CMSIS/Include/core_cm3.h **** #define SCB_CPUID_PARTNO_Pos                4U                                            /*!< SCB 
 410:drv/CMSIS/Include/core_cm3.h **** #define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB 
 411:drv/CMSIS/Include/core_cm3.h **** 
 412:drv/CMSIS/Include/core_cm3.h **** #define SCB_CPUID_REVISION_Pos              0U                                            /*!< SCB 
 413:drv/CMSIS/Include/core_cm3.h **** #define SCB_CPUID_REVISION_Msk             (0xFUL /*<< SCB_CPUID_REVISION_Pos*/)          /*!< SCB 
 414:drv/CMSIS/Include/core_cm3.h **** 
 415:drv/CMSIS/Include/core_cm3.h **** /* SCB Interrupt Control State Register Definitions */
 416:drv/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_NMIPENDSET_Pos            31U                                            /*!< SCB 
 417:drv/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_NMIPENDSET_Msk            (1UL << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB 
 418:drv/CMSIS/Include/core_cm3.h **** 
 419:drv/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_PENDSVSET_Pos             28U                                            /*!< SCB 
 420:drv/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB 
 421:drv/CMSIS/Include/core_cm3.h **** 
 422:drv/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_PENDSVCLR_Pos             27U                                            /*!< SCB 
 423:drv/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB 
 424:drv/CMSIS/Include/core_cm3.h **** 
 425:drv/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_PENDSTSET_Pos             26U                                            /*!< SCB 
 426:drv/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB 
 427:drv/CMSIS/Include/core_cm3.h **** 
 428:drv/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_PENDSTCLR_Pos             25U                                            /*!< SCB 
 429:drv/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB 
 430:drv/CMSIS/Include/core_cm3.h **** 
 431:drv/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_ISRPREEMPT_Pos            23U                                            /*!< SCB 
 432:drv/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB 
 433:drv/CMSIS/Include/core_cm3.h **** 
 434:drv/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_ISRPENDING_Pos            22U                                            /*!< SCB 
 435:drv/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB 
 436:drv/CMSIS/Include/core_cm3.h **** 
 437:drv/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_VECTPENDING_Pos           12U                                            /*!< SCB 
 438:drv/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB 
 439:drv/CMSIS/Include/core_cm3.h **** 
 440:drv/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_RETTOBASE_Pos             11U                                            /*!< SCB 
 441:drv/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_RETTOBASE_Msk             (1UL << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB 
 442:drv/CMSIS/Include/core_cm3.h **** 
 443:drv/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_VECTACTIVE_Pos             0U                                            /*!< SCB 
 444:drv/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/)       /*!< SCB 
 445:drv/CMSIS/Include/core_cm3.h **** 
 446:drv/CMSIS/Include/core_cm3.h **** /* SCB Vector Table Offset Register Definitions */
 447:drv/CMSIS/Include/core_cm3.h **** #if defined (__CM3_REV) && (__CM3_REV < 0x0201U)                   /* core r2p1 */
 448:drv/CMSIS/Include/core_cm3.h **** #define SCB_VTOR_TBLBASE_Pos               29U                                            /*!< SCB 
 449:drv/CMSIS/Include/core_cm3.h **** #define SCB_VTOR_TBLBASE_Msk               (1UL << SCB_VTOR_TBLBASE_Pos)                  /*!< SCB 
 450:drv/CMSIS/Include/core_cm3.h **** 
 451:drv/CMSIS/Include/core_cm3.h **** #define SCB_VTOR_TBLOFF_Pos                 7U                                            /*!< SCB 
 452:drv/CMSIS/Include/core_cm3.h **** #define SCB_VTOR_TBLOFF_Msk                (0x3FFFFFUL << SCB_VTOR_TBLOFF_Pos)            /*!< SCB 
 453:drv/CMSIS/Include/core_cm3.h **** #else
 454:drv/CMSIS/Include/core_cm3.h **** #define SCB_VTOR_TBLOFF_Pos                 7U                                            /*!< SCB 
 455:drv/CMSIS/Include/core_cm3.h **** #define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos)           /*!< SCB 
 456:drv/CMSIS/Include/core_cm3.h **** #endif
 457:drv/CMSIS/Include/core_cm3.h **** 
 458:drv/CMSIS/Include/core_cm3.h **** /* SCB Application Interrupt and Reset Control Register Definitions */
 459:drv/CMSIS/Include/core_cm3.h **** #define SCB_AIRCR_VECTKEY_Pos              16U                                            /*!< SCB 
 460:drv/CMSIS/Include/core_cm3.h **** #define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB 
 461:drv/CMSIS/Include/core_cm3.h **** 
 462:drv/CMSIS/Include/core_cm3.h **** #define SCB_AIRCR_VECTKEYSTAT_Pos          16U                                            /*!< SCB 
ARM GAS  C:\Users\Ivan\AppData\Local\Temp\ccqIjD2c.s 			page 19


 463:drv/CMSIS/Include/core_cm3.h **** #define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB 
 464:drv/CMSIS/Include/core_cm3.h **** 
 465:drv/CMSIS/Include/core_cm3.h **** #define SCB_AIRCR_ENDIANESS_Pos            15U                                            /*!< SCB 
 466:drv/CMSIS/Include/core_cm3.h **** #define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB 
 467:drv/CMSIS/Include/core_cm3.h **** 
 468:drv/CMSIS/Include/core_cm3.h **** #define SCB_AIRCR_PRIGROUP_Pos              8U                                            /*!< SCB 
 469:drv/CMSIS/Include/core_cm3.h **** #define SCB_AIRCR_PRIGROUP_Msk             (7UL << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB 
 470:drv/CMSIS/Include/core_cm3.h **** 
 471:drv/CMSIS/Include/core_cm3.h **** #define SCB_AIRCR_SYSRESETREQ_Pos           2U                                            /*!< SCB 
 472:drv/CMSIS/Include/core_cm3.h **** #define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB 
 473:drv/CMSIS/Include/core_cm3.h **** 
 474:drv/CMSIS/Include/core_cm3.h **** #define SCB_AIRCR_VECTCLRACTIVE_Pos         1U                                            /*!< SCB 
 475:drv/CMSIS/Include/core_cm3.h **** #define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB 
 476:drv/CMSIS/Include/core_cm3.h **** 
 477:drv/CMSIS/Include/core_cm3.h **** #define SCB_AIRCR_VECTRESET_Pos             0U                                            /*!< SCB 
 478:drv/CMSIS/Include/core_cm3.h **** #define SCB_AIRCR_VECTRESET_Msk            (1UL /*<< SCB_AIRCR_VECTRESET_Pos*/)           /*!< SCB 
 479:drv/CMSIS/Include/core_cm3.h **** 
 480:drv/CMSIS/Include/core_cm3.h **** /* SCB System Control Register Definitions */
 481:drv/CMSIS/Include/core_cm3.h **** #define SCB_SCR_SEVONPEND_Pos               4U                                            /*!< SCB 
 482:drv/CMSIS/Include/core_cm3.h **** #define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB 
 483:drv/CMSIS/Include/core_cm3.h **** 
 484:drv/CMSIS/Include/core_cm3.h **** #define SCB_SCR_SLEEPDEEP_Pos               2U                                            /*!< SCB 
 485:drv/CMSIS/Include/core_cm3.h **** #define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB 
 486:drv/CMSIS/Include/core_cm3.h **** 
 487:drv/CMSIS/Include/core_cm3.h **** #define SCB_SCR_SLEEPONEXIT_Pos             1U                                            /*!< SCB 
 488:drv/CMSIS/Include/core_cm3.h **** #define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB 
 489:drv/CMSIS/Include/core_cm3.h **** 
 490:drv/CMSIS/Include/core_cm3.h **** /* SCB Configuration Control Register Definitions */
 491:drv/CMSIS/Include/core_cm3.h **** #define SCB_CCR_STKALIGN_Pos                9U                                            /*!< SCB 
 492:drv/CMSIS/Include/core_cm3.h **** #define SCB_CCR_STKALIGN_Msk               (1UL << SCB_CCR_STKALIGN_Pos)                  /*!< SCB 
 493:drv/CMSIS/Include/core_cm3.h **** 
 494:drv/CMSIS/Include/core_cm3.h **** #define SCB_CCR_BFHFNMIGN_Pos               8U                                            /*!< SCB 
 495:drv/CMSIS/Include/core_cm3.h **** #define SCB_CCR_BFHFNMIGN_Msk              (1UL << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB 
 496:drv/CMSIS/Include/core_cm3.h **** 
 497:drv/CMSIS/Include/core_cm3.h **** #define SCB_CCR_DIV_0_TRP_Pos               4U                                            /*!< SCB 
 498:drv/CMSIS/Include/core_cm3.h **** #define SCB_CCR_DIV_0_TRP_Msk              (1UL << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB 
 499:drv/CMSIS/Include/core_cm3.h **** 
 500:drv/CMSIS/Include/core_cm3.h **** #define SCB_CCR_UNALIGN_TRP_Pos             3U                                            /*!< SCB 
 501:drv/CMSIS/Include/core_cm3.h **** #define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB 
 502:drv/CMSIS/Include/core_cm3.h **** 
 503:drv/CMSIS/Include/core_cm3.h **** #define SCB_CCR_USERSETMPEND_Pos            1U                                            /*!< SCB 
 504:drv/CMSIS/Include/core_cm3.h **** #define SCB_CCR_USERSETMPEND_Msk           (1UL << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB 
 505:drv/CMSIS/Include/core_cm3.h **** 
 506:drv/CMSIS/Include/core_cm3.h **** #define SCB_CCR_NONBASETHRDENA_Pos          0U                                            /*!< SCB 
 507:drv/CMSIS/Include/core_cm3.h **** #define SCB_CCR_NONBASETHRDENA_Msk         (1UL /*<< SCB_CCR_NONBASETHRDENA_Pos*/)        /*!< SCB 
 508:drv/CMSIS/Include/core_cm3.h **** 
 509:drv/CMSIS/Include/core_cm3.h **** /* SCB System Handler Control and State Register Definitions */
 510:drv/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_USGFAULTENA_Pos          18U                                            /*!< SCB 
 511:drv/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_USGFAULTENA_Msk          (1UL << SCB_SHCSR_USGFAULTENA_Pos)             /*!< SCB 
 512:drv/CMSIS/Include/core_cm3.h **** 
 513:drv/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_BUSFAULTENA_Pos          17U                                            /*!< SCB 
 514:drv/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_BUSFAULTENA_Msk          (1UL << SCB_SHCSR_BUSFAULTENA_Pos)             /*!< SCB 
 515:drv/CMSIS/Include/core_cm3.h **** 
 516:drv/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_MEMFAULTENA_Pos          16U                                            /*!< SCB 
 517:drv/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_MEMFAULTENA_Msk          (1UL << SCB_SHCSR_MEMFAULTENA_Pos)             /*!< SCB 
 518:drv/CMSIS/Include/core_cm3.h **** 
 519:drv/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_SVCALLPENDED_Pos         15U                                            /*!< SCB 
ARM GAS  C:\Users\Ivan\AppData\Local\Temp\ccqIjD2c.s 			page 20


 520:drv/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB 
 521:drv/CMSIS/Include/core_cm3.h **** 
 522:drv/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_BUSFAULTPENDED_Pos       14U                                            /*!< SCB 
 523:drv/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!< SCB 
 524:drv/CMSIS/Include/core_cm3.h **** 
 525:drv/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_MEMFAULTPENDED_Pos       13U                                            /*!< SCB 
 526:drv/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!< SCB 
 527:drv/CMSIS/Include/core_cm3.h **** 
 528:drv/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_USGFAULTPENDED_Pos       12U                                            /*!< SCB 
 529:drv/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL << SCB_SHCSR_USGFAULTPENDED_Pos)          /*!< SCB 
 530:drv/CMSIS/Include/core_cm3.h **** 
 531:drv/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_SYSTICKACT_Pos           11U                                            /*!< SCB 
 532:drv/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_SYSTICKACT_Msk           (1UL << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB 
 533:drv/CMSIS/Include/core_cm3.h **** 
 534:drv/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_PENDSVACT_Pos            10U                                            /*!< SCB 
 535:drv/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_PENDSVACT_Msk            (1UL << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB 
 536:drv/CMSIS/Include/core_cm3.h **** 
 537:drv/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_MONITORACT_Pos            8U                                            /*!< SCB 
 538:drv/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_MONITORACT_Msk           (1UL << SCB_SHCSR_MONITORACT_Pos)              /*!< SCB 
 539:drv/CMSIS/Include/core_cm3.h **** 
 540:drv/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_SVCALLACT_Pos             7U                                            /*!< SCB 
 541:drv/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_SVCALLACT_Msk            (1UL << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB 
 542:drv/CMSIS/Include/core_cm3.h **** 
 543:drv/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_USGFAULTACT_Pos           3U                                            /*!< SCB 
 544:drv/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_USGFAULTACT_Msk          (1UL << SCB_SHCSR_USGFAULTACT_Pos)             /*!< SCB 
 545:drv/CMSIS/Include/core_cm3.h **** 
 546:drv/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_BUSFAULTACT_Pos           1U                                            /*!< SCB 
 547:drv/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_BUSFAULTACT_Msk          (1UL << SCB_SHCSR_BUSFAULTACT_Pos)             /*!< SCB 
 548:drv/CMSIS/Include/core_cm3.h **** 
 549:drv/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_MEMFAULTACT_Pos           0U                                            /*!< SCB 
 550:drv/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_MEMFAULTACT_Msk          (1UL /*<< SCB_SHCSR_MEMFAULTACT_Pos*/)         /*!< SCB 
 551:drv/CMSIS/Include/core_cm3.h **** 
 552:drv/CMSIS/Include/core_cm3.h **** /* SCB Configurable Fault Status Register Definitions */
 553:drv/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_USGFAULTSR_Pos            16U                                            /*!< SCB 
 554:drv/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos)          /*!< SCB 
 555:drv/CMSIS/Include/core_cm3.h **** 
 556:drv/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_BUSFAULTSR_Pos             8U                                            /*!< SCB 
 557:drv/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos)            /*!< SCB 
 558:drv/CMSIS/Include/core_cm3.h **** 
 559:drv/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_MEMFAULTSR_Pos             0U                                            /*!< SCB 
 560:drv/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL /*<< SCB_CFSR_MEMFAULTSR_Pos*/)        /*!< SCB 
 561:drv/CMSIS/Include/core_cm3.h **** 
 562:drv/CMSIS/Include/core_cm3.h **** /* MemManage Fault Status Register (part of SCB Configurable Fault Status Register) */
 563:drv/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_MMARVALID_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 7U)               /*!< SCB 
 564:drv/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_MMARVALID_Msk             (1UL << SCB_CFSR_MMARVALID_Pos)                /*!< SCB 
 565:drv/CMSIS/Include/core_cm3.h **** 
 566:drv/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_MSTKERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 4U)               /*!< SCB 
 567:drv/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_MSTKERR_Msk               (1UL << SCB_CFSR_MSTKERR_Pos)                  /*!< SCB 
 568:drv/CMSIS/Include/core_cm3.h **** 
 569:drv/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_MUNSTKERR_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 3U)               /*!< SCB 
 570:drv/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_MUNSTKERR_Msk             (1UL << SCB_CFSR_MUNSTKERR_Pos)                /*!< SCB 
 571:drv/CMSIS/Include/core_cm3.h **** 
 572:drv/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_DACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 1U)               /*!< SCB 
 573:drv/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_DACCVIOL_Msk              (1UL << SCB_CFSR_DACCVIOL_Pos)                 /*!< SCB 
 574:drv/CMSIS/Include/core_cm3.h **** 
 575:drv/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_IACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 0U)               /*!< SCB 
 576:drv/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_IACCVIOL_Msk              (1UL /*<< SCB_CFSR_IACCVIOL_Pos*/)             /*!< SCB 
ARM GAS  C:\Users\Ivan\AppData\Local\Temp\ccqIjD2c.s 			page 21


 577:drv/CMSIS/Include/core_cm3.h **** 
 578:drv/CMSIS/Include/core_cm3.h **** /* BusFault Status Register (part of SCB Configurable Fault Status Register) */
 579:drv/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_BFARVALID_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 7U)                  /*!< SCB 
 580:drv/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_BFARVALID_Msk            (1UL << SCB_CFSR_BFARVALID_Pos)                 /*!< SCB 
 581:drv/CMSIS/Include/core_cm3.h **** 
 582:drv/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_STKERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 4U)                  /*!< SCB 
 583:drv/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_STKERR_Msk               (1UL << SCB_CFSR_STKERR_Pos)                    /*!< SCB 
 584:drv/CMSIS/Include/core_cm3.h **** 
 585:drv/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_UNSTKERR_Pos             (SCB_CFSR_BUSFAULTSR_Pos + 3U)                  /*!< SCB 
 586:drv/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_UNSTKERR_Msk             (1UL << SCB_CFSR_UNSTKERR_Pos)                  /*!< SCB 
 587:drv/CMSIS/Include/core_cm3.h **** 
 588:drv/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_IMPRECISERR_Pos          (SCB_CFSR_BUSFAULTSR_Pos + 2U)                  /*!< SCB 
 589:drv/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_IMPRECISERR_Msk          (1UL << SCB_CFSR_IMPRECISERR_Pos)               /*!< SCB 
 590:drv/CMSIS/Include/core_cm3.h **** 
 591:drv/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_PRECISERR_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 1U)                  /*!< SCB 
 592:drv/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_PRECISERR_Msk            (1UL << SCB_CFSR_PRECISERR_Pos)                 /*!< SCB 
 593:drv/CMSIS/Include/core_cm3.h **** 
 594:drv/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_IBUSERR_Pos              (SCB_CFSR_BUSFAULTSR_Pos + 0U)                  /*!< SCB 
 595:drv/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_IBUSERR_Msk              (1UL << SCB_CFSR_IBUSERR_Pos)                   /*!< SCB 
 596:drv/CMSIS/Include/core_cm3.h **** 
 597:drv/CMSIS/Include/core_cm3.h **** /* UsageFault Status Register (part of SCB Configurable Fault Status Register) */
 598:drv/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_DIVBYZERO_Pos            (SCB_CFSR_USGFAULTSR_Pos + 9U)                  /*!< SCB 
 599:drv/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_DIVBYZERO_Msk            (1UL << SCB_CFSR_DIVBYZERO_Pos)                 /*!< SCB 
 600:drv/CMSIS/Include/core_cm3.h **** 
 601:drv/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_UNALIGNED_Pos            (SCB_CFSR_USGFAULTSR_Pos + 8U)                  /*!< SCB 
 602:drv/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_UNALIGNED_Msk            (1UL << SCB_CFSR_UNALIGNED_Pos)                 /*!< SCB 
 603:drv/CMSIS/Include/core_cm3.h **** 
 604:drv/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_NOCP_Pos                 (SCB_CFSR_USGFAULTSR_Pos + 3U)                  /*!< SCB 
 605:drv/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_NOCP_Msk                 (1UL << SCB_CFSR_NOCP_Pos)                      /*!< SCB 
 606:drv/CMSIS/Include/core_cm3.h **** 
 607:drv/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_INVPC_Pos                (SCB_CFSR_USGFAULTSR_Pos + 2U)                  /*!< SCB 
 608:drv/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_INVPC_Msk                (1UL << SCB_CFSR_INVPC_Pos)                     /*!< SCB 
 609:drv/CMSIS/Include/core_cm3.h **** 
 610:drv/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_INVSTATE_Pos             (SCB_CFSR_USGFAULTSR_Pos + 1U)                  /*!< SCB 
 611:drv/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_INVSTATE_Msk             (1UL << SCB_CFSR_INVSTATE_Pos)                  /*!< SCB 
 612:drv/CMSIS/Include/core_cm3.h **** 
 613:drv/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_UNDEFINSTR_Pos           (SCB_CFSR_USGFAULTSR_Pos + 0U)                  /*!< SCB 
 614:drv/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_UNDEFINSTR_Msk           (1UL << SCB_CFSR_UNDEFINSTR_Pos)                /*!< SCB 
 615:drv/CMSIS/Include/core_cm3.h **** 
 616:drv/CMSIS/Include/core_cm3.h **** /* SCB Hard Fault Status Register Definitions */
 617:drv/CMSIS/Include/core_cm3.h **** #define SCB_HFSR_DEBUGEVT_Pos              31U                                            /*!< SCB 
 618:drv/CMSIS/Include/core_cm3.h **** #define SCB_HFSR_DEBUGEVT_Msk              (1UL << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB 
 619:drv/CMSIS/Include/core_cm3.h **** 
 620:drv/CMSIS/Include/core_cm3.h **** #define SCB_HFSR_FORCED_Pos                30U                                            /*!< SCB 
 621:drv/CMSIS/Include/core_cm3.h **** #define SCB_HFSR_FORCED_Msk                (1UL << SCB_HFSR_FORCED_Pos)                   /*!< SCB 
 622:drv/CMSIS/Include/core_cm3.h **** 
 623:drv/CMSIS/Include/core_cm3.h **** #define SCB_HFSR_VECTTBL_Pos                1U                                            /*!< SCB 
 624:drv/CMSIS/Include/core_cm3.h **** #define SCB_HFSR_VECTTBL_Msk               (1UL << SCB_HFSR_VECTTBL_Pos)                  /*!< SCB 
 625:drv/CMSIS/Include/core_cm3.h **** 
 626:drv/CMSIS/Include/core_cm3.h **** /* SCB Debug Fault Status Register Definitions */
 627:drv/CMSIS/Include/core_cm3.h **** #define SCB_DFSR_EXTERNAL_Pos               4U                                            /*!< SCB 
 628:drv/CMSIS/Include/core_cm3.h **** #define SCB_DFSR_EXTERNAL_Msk              (1UL << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB 
 629:drv/CMSIS/Include/core_cm3.h **** 
 630:drv/CMSIS/Include/core_cm3.h **** #define SCB_DFSR_VCATCH_Pos                 3U                                            /*!< SCB 
 631:drv/CMSIS/Include/core_cm3.h **** #define SCB_DFSR_VCATCH_Msk                (1UL << SCB_DFSR_VCATCH_Pos)                   /*!< SCB 
 632:drv/CMSIS/Include/core_cm3.h **** 
 633:drv/CMSIS/Include/core_cm3.h **** #define SCB_DFSR_DWTTRAP_Pos                2U                                            /*!< SCB 
ARM GAS  C:\Users\Ivan\AppData\Local\Temp\ccqIjD2c.s 			page 22


 634:drv/CMSIS/Include/core_cm3.h **** #define SCB_DFSR_DWTTRAP_Msk               (1UL << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB 
 635:drv/CMSIS/Include/core_cm3.h **** 
 636:drv/CMSIS/Include/core_cm3.h **** #define SCB_DFSR_BKPT_Pos                   1U                                            /*!< SCB 
 637:drv/CMSIS/Include/core_cm3.h **** #define SCB_DFSR_BKPT_Msk                  (1UL << SCB_DFSR_BKPT_Pos)                     /*!< SCB 
 638:drv/CMSIS/Include/core_cm3.h **** 
 639:drv/CMSIS/Include/core_cm3.h **** #define SCB_DFSR_HALTED_Pos                 0U                                            /*!< SCB 
 640:drv/CMSIS/Include/core_cm3.h **** #define SCB_DFSR_HALTED_Msk                (1UL /*<< SCB_DFSR_HALTED_Pos*/)               /*!< SCB 
 641:drv/CMSIS/Include/core_cm3.h **** 
 642:drv/CMSIS/Include/core_cm3.h **** /*@} end of group CMSIS_SCB */
 643:drv/CMSIS/Include/core_cm3.h **** 
 644:drv/CMSIS/Include/core_cm3.h **** 
 645:drv/CMSIS/Include/core_cm3.h **** /**
 646:drv/CMSIS/Include/core_cm3.h ****   \ingroup  CMSIS_core_register
 647:drv/CMSIS/Include/core_cm3.h ****   \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB)
 648:drv/CMSIS/Include/core_cm3.h ****   \brief    Type definitions for the System Control and ID Register not in the SCB
 649:drv/CMSIS/Include/core_cm3.h ****   @{
 650:drv/CMSIS/Include/core_cm3.h ****  */
 651:drv/CMSIS/Include/core_cm3.h **** 
 652:drv/CMSIS/Include/core_cm3.h **** /**
 653:drv/CMSIS/Include/core_cm3.h ****   \brief  Structure type to access the System Control and ID Register not in the SCB.
 654:drv/CMSIS/Include/core_cm3.h ****  */
 655:drv/CMSIS/Include/core_cm3.h **** typedef struct
 656:drv/CMSIS/Include/core_cm3.h **** {
 657:drv/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED0[1U];
 658:drv/CMSIS/Include/core_cm3.h ****   __IM  uint32_t ICTR;                   /*!< Offset: 0x004 (R/ )  Interrupt Controller Type Regist
 659:drv/CMSIS/Include/core_cm3.h **** #if defined (__CM3_REV) && (__CM3_REV >= 0x200U)
 660:drv/CMSIS/Include/core_cm3.h ****   __IOM uint32_t ACTLR;                  /*!< Offset: 0x008 (R/W)  Auxiliary Control Register */
 661:drv/CMSIS/Include/core_cm3.h **** #else
 662:drv/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED1[1U];
 663:drv/CMSIS/Include/core_cm3.h **** #endif
 664:drv/CMSIS/Include/core_cm3.h **** } SCnSCB_Type;
 665:drv/CMSIS/Include/core_cm3.h **** 
 666:drv/CMSIS/Include/core_cm3.h **** /* Interrupt Controller Type Register Definitions */
 667:drv/CMSIS/Include/core_cm3.h **** #define SCnSCB_ICTR_INTLINESNUM_Pos         0U                                         /*!< ICTR: I
 668:drv/CMSIS/Include/core_cm3.h **** #define SCnSCB_ICTR_INTLINESNUM_Msk        (0xFUL /*<< SCnSCB_ICTR_INTLINESNUM_Pos*/)  /*!< ICTR: I
 669:drv/CMSIS/Include/core_cm3.h **** 
 670:drv/CMSIS/Include/core_cm3.h **** /* Auxiliary Control Register Definitions */
 671:drv/CMSIS/Include/core_cm3.h **** 
 672:drv/CMSIS/Include/core_cm3.h **** #define SCnSCB_ACTLR_DISFOLD_Pos            2U                                         /*!< ACTLR: 
 673:drv/CMSIS/Include/core_cm3.h **** #define SCnSCB_ACTLR_DISFOLD_Msk           (1UL << SCnSCB_ACTLR_DISFOLD_Pos)           /*!< ACTLR: 
 674:drv/CMSIS/Include/core_cm3.h **** 
 675:drv/CMSIS/Include/core_cm3.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Pos         1U                                         /*!< ACTLR: 
 676:drv/CMSIS/Include/core_cm3.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Msk        (1UL << SCnSCB_ACTLR_DISDEFWBUF_Pos)        /*!< ACTLR: 
 677:drv/CMSIS/Include/core_cm3.h **** 
 678:drv/CMSIS/Include/core_cm3.h **** #define SCnSCB_ACTLR_DISMCYCINT_Pos         0U                                         /*!< ACTLR: 
 679:drv/CMSIS/Include/core_cm3.h **** #define SCnSCB_ACTLR_DISMCYCINT_Msk        (1UL /*<< SCnSCB_ACTLR_DISMCYCINT_Pos*/)    /*!< ACTLR: 
 680:drv/CMSIS/Include/core_cm3.h **** 
 681:drv/CMSIS/Include/core_cm3.h **** /*@} end of group CMSIS_SCnotSCB */
 682:drv/CMSIS/Include/core_cm3.h **** 
 683:drv/CMSIS/Include/core_cm3.h **** 
 684:drv/CMSIS/Include/core_cm3.h **** /**
 685:drv/CMSIS/Include/core_cm3.h ****   \ingroup  CMSIS_core_register
 686:drv/CMSIS/Include/core_cm3.h ****   \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
 687:drv/CMSIS/Include/core_cm3.h ****   \brief    Type definitions for the System Timer Registers.
 688:drv/CMSIS/Include/core_cm3.h ****   @{
 689:drv/CMSIS/Include/core_cm3.h ****  */
 690:drv/CMSIS/Include/core_cm3.h **** 
ARM GAS  C:\Users\Ivan\AppData\Local\Temp\ccqIjD2c.s 			page 23


 691:drv/CMSIS/Include/core_cm3.h **** /**
 692:drv/CMSIS/Include/core_cm3.h ****   \brief  Structure type to access the System Timer (SysTick).
 693:drv/CMSIS/Include/core_cm3.h ****  */
 694:drv/CMSIS/Include/core_cm3.h **** typedef struct
 695:drv/CMSIS/Include/core_cm3.h **** {
 696:drv/CMSIS/Include/core_cm3.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SysTick Control and Status Regis
 697:drv/CMSIS/Include/core_cm3.h ****   __IOM uint32_t LOAD;                   /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register */
 698:drv/CMSIS/Include/core_cm3.h ****   __IOM uint32_t VAL;                    /*!< Offset: 0x008 (R/W)  SysTick Current Value Register *
 699:drv/CMSIS/Include/core_cm3.h ****   __IM  uint32_t CALIB;                  /*!< Offset: 0x00C (R/ )  SysTick Calibration Register */
 700:drv/CMSIS/Include/core_cm3.h **** } SysTick_Type;
 701:drv/CMSIS/Include/core_cm3.h **** 
 702:drv/CMSIS/Include/core_cm3.h **** /* SysTick Control / Status Register Definitions */
 703:drv/CMSIS/Include/core_cm3.h **** #define SysTick_CTRL_COUNTFLAG_Pos         16U                                            /*!< SysT
 704:drv/CMSIS/Include/core_cm3.h **** #define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysT
 705:drv/CMSIS/Include/core_cm3.h **** 
 706:drv/CMSIS/Include/core_cm3.h **** #define SysTick_CTRL_CLKSOURCE_Pos          2U                                            /*!< SysT
 707:drv/CMSIS/Include/core_cm3.h **** #define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysT
 708:drv/CMSIS/Include/core_cm3.h **** 
 709:drv/CMSIS/Include/core_cm3.h **** #define SysTick_CTRL_TICKINT_Pos            1U                                            /*!< SysT
 710:drv/CMSIS/Include/core_cm3.h **** #define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysT
 711:drv/CMSIS/Include/core_cm3.h **** 
 712:drv/CMSIS/Include/core_cm3.h **** #define SysTick_CTRL_ENABLE_Pos             0U                                            /*!< SysT
 713:drv/CMSIS/Include/core_cm3.h **** #define SysTick_CTRL_ENABLE_Msk            (1UL /*<< SysTick_CTRL_ENABLE_Pos*/)           /*!< SysT
 714:drv/CMSIS/Include/core_cm3.h **** 
 715:drv/CMSIS/Include/core_cm3.h **** /* SysTick Reload Register Definitions */
 716:drv/CMSIS/Include/core_cm3.h **** #define SysTick_LOAD_RELOAD_Pos             0U                                            /*!< SysT
 717:drv/CMSIS/Include/core_cm3.h **** #define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/)    /*!< SysT
 718:drv/CMSIS/Include/core_cm3.h **** 
 719:drv/CMSIS/Include/core_cm3.h **** /* SysTick Current Register Definitions */
 720:drv/CMSIS/Include/core_cm3.h **** #define SysTick_VAL_CURRENT_Pos             0U                                            /*!< SysT
 721:drv/CMSIS/Include/core_cm3.h **** #define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/)    /*!< SysT
 722:drv/CMSIS/Include/core_cm3.h **** 
 723:drv/CMSIS/Include/core_cm3.h **** /* SysTick Calibration Register Definitions */
 724:drv/CMSIS/Include/core_cm3.h **** #define SysTick_CALIB_NOREF_Pos            31U                                            /*!< SysT
 725:drv/CMSIS/Include/core_cm3.h **** #define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysT
 726:drv/CMSIS/Include/core_cm3.h **** 
 727:drv/CMSIS/Include/core_cm3.h **** #define SysTick_CALIB_SKEW_Pos             30U                                            /*!< SysT
 728:drv/CMSIS/Include/core_cm3.h **** #define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysT
 729:drv/CMSIS/Include/core_cm3.h **** 
 730:drv/CMSIS/Include/core_cm3.h **** #define SysTick_CALIB_TENMS_Pos             0U                                            /*!< SysT
 731:drv/CMSIS/Include/core_cm3.h **** #define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/)    /*!< SysT
 732:drv/CMSIS/Include/core_cm3.h **** 
 733:drv/CMSIS/Include/core_cm3.h **** /*@} end of group CMSIS_SysTick */
 734:drv/CMSIS/Include/core_cm3.h **** 
 735:drv/CMSIS/Include/core_cm3.h **** 
 736:drv/CMSIS/Include/core_cm3.h **** /**
 737:drv/CMSIS/Include/core_cm3.h ****   \ingroup  CMSIS_core_register
 738:drv/CMSIS/Include/core_cm3.h ****   \defgroup CMSIS_ITM     Instrumentation Trace Macrocell (ITM)
 739:drv/CMSIS/Include/core_cm3.h ****   \brief    Type definitions for the Instrumentation Trace Macrocell (ITM)
 740:drv/CMSIS/Include/core_cm3.h ****   @{
 741:drv/CMSIS/Include/core_cm3.h ****  */
 742:drv/CMSIS/Include/core_cm3.h **** 
 743:drv/CMSIS/Include/core_cm3.h **** /**
 744:drv/CMSIS/Include/core_cm3.h ****   \brief  Structure type to access the Instrumentation Trace Macrocell Register (ITM).
 745:drv/CMSIS/Include/core_cm3.h ****  */
 746:drv/CMSIS/Include/core_cm3.h **** typedef struct
 747:drv/CMSIS/Include/core_cm3.h **** {
ARM GAS  C:\Users\Ivan\AppData\Local\Temp\ccqIjD2c.s 			page 24


 748:drv/CMSIS/Include/core_cm3.h ****   __OM  union
 749:drv/CMSIS/Include/core_cm3.h ****   {
 750:drv/CMSIS/Include/core_cm3.h ****     __OM  uint8_t    u8;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 8-bit */
 751:drv/CMSIS/Include/core_cm3.h ****     __OM  uint16_t   u16;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 16-bit */
 752:drv/CMSIS/Include/core_cm3.h ****     __OM  uint32_t   u32;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 32-bit */
 753:drv/CMSIS/Include/core_cm3.h ****   }  PORT [32U];                         /*!< Offset: 0x000 ( /W)  ITM Stimulus Port Registers */
 754:drv/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED0[864U];
 755:drv/CMSIS/Include/core_cm3.h ****   __IOM uint32_t TER;                    /*!< Offset: 0xE00 (R/W)  ITM Trace Enable Register */
 756:drv/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED1[15U];
 757:drv/CMSIS/Include/core_cm3.h ****   __IOM uint32_t TPR;                    /*!< Offset: 0xE40 (R/W)  ITM Trace Privilege Register */
 758:drv/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED2[15U];
 759:drv/CMSIS/Include/core_cm3.h ****   __IOM uint32_t TCR;                    /*!< Offset: 0xE80 (R/W)  ITM Trace Control Register */
 760:drv/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED3[29U];
 761:drv/CMSIS/Include/core_cm3.h ****   __OM  uint32_t IWR;                    /*!< Offset: 0xEF8 ( /W)  ITM Integration Write Register *
 762:drv/CMSIS/Include/core_cm3.h ****   __IM  uint32_t IRR;                    /*!< Offset: 0xEFC (R/ )  ITM Integration Read Register */
 763:drv/CMSIS/Include/core_cm3.h ****   __IOM uint32_t IMCR;                   /*!< Offset: 0xF00 (R/W)  ITM Integration Mode Control Reg
 764:drv/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED4[43U];
 765:drv/CMSIS/Include/core_cm3.h ****   __OM  uint32_t LAR;                    /*!< Offset: 0xFB0 ( /W)  ITM Lock Access Register */
 766:drv/CMSIS/Include/core_cm3.h ****   __IM  uint32_t LSR;                    /*!< Offset: 0xFB4 (R/ )  ITM Lock Status Register */
 767:drv/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED5[6U];
 768:drv/CMSIS/Include/core_cm3.h ****   __IM  uint32_t PID4;                   /*!< Offset: 0xFD0 (R/ )  ITM Peripheral Identification Re
 769:drv/CMSIS/Include/core_cm3.h ****   __IM  uint32_t PID5;                   /*!< Offset: 0xFD4 (R/ )  ITM Peripheral Identification Re
 770:drv/CMSIS/Include/core_cm3.h ****   __IM  uint32_t PID6;                   /*!< Offset: 0xFD8 (R/ )  ITM Peripheral Identification Re
 771:drv/CMSIS/Include/core_cm3.h ****   __IM  uint32_t PID7;                   /*!< Offset: 0xFDC (R/ )  ITM Peripheral Identification Re
 772:drv/CMSIS/Include/core_cm3.h ****   __IM  uint32_t PID0;                   /*!< Offset: 0xFE0 (R/ )  ITM Peripheral Identification Re
 773:drv/CMSIS/Include/core_cm3.h ****   __IM  uint32_t PID1;                   /*!< Offset: 0xFE4 (R/ )  ITM Peripheral Identification Re
 774:drv/CMSIS/Include/core_cm3.h ****   __IM  uint32_t PID2;                   /*!< Offset: 0xFE8 (R/ )  ITM Peripheral Identification Re
 775:drv/CMSIS/Include/core_cm3.h ****   __IM  uint32_t PID3;                   /*!< Offset: 0xFEC (R/ )  ITM Peripheral Identification Re
 776:drv/CMSIS/Include/core_cm3.h ****   __IM  uint32_t CID0;                   /*!< Offset: 0xFF0 (R/ )  ITM Component  Identification Re
 777:drv/CMSIS/Include/core_cm3.h ****   __IM  uint32_t CID1;                   /*!< Offset: 0xFF4 (R/ )  ITM Component  Identification Re
 778:drv/CMSIS/Include/core_cm3.h ****   __IM  uint32_t CID2;                   /*!< Offset: 0xFF8 (R/ )  ITM Component  Identification Re
 779:drv/CMSIS/Include/core_cm3.h ****   __IM  uint32_t CID3;                   /*!< Offset: 0xFFC (R/ )  ITM Component  Identification Re
 780:drv/CMSIS/Include/core_cm3.h **** } ITM_Type;
 781:drv/CMSIS/Include/core_cm3.h **** 
 782:drv/CMSIS/Include/core_cm3.h **** /* ITM Trace Privilege Register Definitions */
 783:drv/CMSIS/Include/core_cm3.h **** #define ITM_TPR_PRIVMASK_Pos                0U                                            /*!< ITM 
 784:drv/CMSIS/Include/core_cm3.h **** #define ITM_TPR_PRIVMASK_Msk               (0xFFFFFFFFUL /*<< ITM_TPR_PRIVMASK_Pos*/)     /*!< ITM 
 785:drv/CMSIS/Include/core_cm3.h **** 
 786:drv/CMSIS/Include/core_cm3.h **** /* ITM Trace Control Register Definitions */
 787:drv/CMSIS/Include/core_cm3.h **** #define ITM_TCR_BUSY_Pos                   23U                                            /*!< ITM 
 788:drv/CMSIS/Include/core_cm3.h **** #define ITM_TCR_BUSY_Msk                   (1UL << ITM_TCR_BUSY_Pos)                      /*!< ITM 
 789:drv/CMSIS/Include/core_cm3.h **** 
 790:drv/CMSIS/Include/core_cm3.h **** #define ITM_TCR_TraceBusID_Pos             16U                                            /*!< ITM 
 791:drv/CMSIS/Include/core_cm3.h **** #define ITM_TCR_TraceBusID_Msk             (0x7FUL << ITM_TCR_TraceBusID_Pos)             /*!< ITM 
 792:drv/CMSIS/Include/core_cm3.h **** 
 793:drv/CMSIS/Include/core_cm3.h **** #define ITM_TCR_GTSFREQ_Pos                10U                                            /*!< ITM 
 794:drv/CMSIS/Include/core_cm3.h **** #define ITM_TCR_GTSFREQ_Msk                (3UL << ITM_TCR_GTSFREQ_Pos)                   /*!< ITM 
 795:drv/CMSIS/Include/core_cm3.h **** 
 796:drv/CMSIS/Include/core_cm3.h **** #define ITM_TCR_TSPrescale_Pos              8U                                            /*!< ITM 
 797:drv/CMSIS/Include/core_cm3.h **** #define ITM_TCR_TSPrescale_Msk             (3UL << ITM_TCR_TSPrescale_Pos)                /*!< ITM 
 798:drv/CMSIS/Include/core_cm3.h **** 
 799:drv/CMSIS/Include/core_cm3.h **** #define ITM_TCR_SWOENA_Pos                  4U                                            /*!< ITM 
 800:drv/CMSIS/Include/core_cm3.h **** #define ITM_TCR_SWOENA_Msk                 (1UL << ITM_TCR_SWOENA_Pos)                    /*!< ITM 
 801:drv/CMSIS/Include/core_cm3.h **** 
 802:drv/CMSIS/Include/core_cm3.h **** #define ITM_TCR_DWTENA_Pos                  3U                                            /*!< ITM 
 803:drv/CMSIS/Include/core_cm3.h **** #define ITM_TCR_DWTENA_Msk                 (1UL << ITM_TCR_DWTENA_Pos)                    /*!< ITM 
 804:drv/CMSIS/Include/core_cm3.h **** 
ARM GAS  C:\Users\Ivan\AppData\Local\Temp\ccqIjD2c.s 			page 25


 805:drv/CMSIS/Include/core_cm3.h **** #define ITM_TCR_SYNCENA_Pos                 2U                                            /*!< ITM 
 806:drv/CMSIS/Include/core_cm3.h **** #define ITM_TCR_SYNCENA_Msk                (1UL << ITM_TCR_SYNCENA_Pos)                   /*!< ITM 
 807:drv/CMSIS/Include/core_cm3.h **** 
 808:drv/CMSIS/Include/core_cm3.h **** #define ITM_TCR_TSENA_Pos                   1U                                            /*!< ITM 
 809:drv/CMSIS/Include/core_cm3.h **** #define ITM_TCR_TSENA_Msk                  (1UL << ITM_TCR_TSENA_Pos)                     /*!< ITM 
 810:drv/CMSIS/Include/core_cm3.h **** 
 811:drv/CMSIS/Include/core_cm3.h **** #define ITM_TCR_ITMENA_Pos                  0U                                            /*!< ITM 
 812:drv/CMSIS/Include/core_cm3.h **** #define ITM_TCR_ITMENA_Msk                 (1UL /*<< ITM_TCR_ITMENA_Pos*/)                /*!< ITM 
 813:drv/CMSIS/Include/core_cm3.h **** 
 814:drv/CMSIS/Include/core_cm3.h **** /* ITM Integration Write Register Definitions */
 815:drv/CMSIS/Include/core_cm3.h **** #define ITM_IWR_ATVALIDM_Pos                0U                                            /*!< ITM 
 816:drv/CMSIS/Include/core_cm3.h **** #define ITM_IWR_ATVALIDM_Msk               (1UL /*<< ITM_IWR_ATVALIDM_Pos*/)              /*!< ITM 
 817:drv/CMSIS/Include/core_cm3.h **** 
 818:drv/CMSIS/Include/core_cm3.h **** /* ITM Integration Read Register Definitions */
 819:drv/CMSIS/Include/core_cm3.h **** #define ITM_IRR_ATREADYM_Pos                0U                                            /*!< ITM 
 820:drv/CMSIS/Include/core_cm3.h **** #define ITM_IRR_ATREADYM_Msk               (1UL /*<< ITM_IRR_ATREADYM_Pos*/)              /*!< ITM 
 821:drv/CMSIS/Include/core_cm3.h **** 
 822:drv/CMSIS/Include/core_cm3.h **** /* ITM Integration Mode Control Register Definitions */
 823:drv/CMSIS/Include/core_cm3.h **** #define ITM_IMCR_INTEGRATION_Pos            0U                                            /*!< ITM 
 824:drv/CMSIS/Include/core_cm3.h **** #define ITM_IMCR_INTEGRATION_Msk           (1UL /*<< ITM_IMCR_INTEGRATION_Pos*/)          /*!< ITM 
 825:drv/CMSIS/Include/core_cm3.h **** 
 826:drv/CMSIS/Include/core_cm3.h **** /* ITM Lock Status Register Definitions */
 827:drv/CMSIS/Include/core_cm3.h **** #define ITM_LSR_ByteAcc_Pos                 2U                                            /*!< ITM 
 828:drv/CMSIS/Include/core_cm3.h **** #define ITM_LSR_ByteAcc_Msk                (1UL << ITM_LSR_ByteAcc_Pos)                   /*!< ITM 
 829:drv/CMSIS/Include/core_cm3.h **** 
 830:drv/CMSIS/Include/core_cm3.h **** #define ITM_LSR_Access_Pos                  1U                                            /*!< ITM 
 831:drv/CMSIS/Include/core_cm3.h **** #define ITM_LSR_Access_Msk                 (1UL << ITM_LSR_Access_Pos)                    /*!< ITM 
 832:drv/CMSIS/Include/core_cm3.h **** 
 833:drv/CMSIS/Include/core_cm3.h **** #define ITM_LSR_Present_Pos                 0U                                            /*!< ITM 
 834:drv/CMSIS/Include/core_cm3.h **** #define ITM_LSR_Present_Msk                (1UL /*<< ITM_LSR_Present_Pos*/)               /*!< ITM 
 835:drv/CMSIS/Include/core_cm3.h **** 
 836:drv/CMSIS/Include/core_cm3.h **** /*@}*/ /* end of group CMSIS_ITM */
 837:drv/CMSIS/Include/core_cm3.h **** 
 838:drv/CMSIS/Include/core_cm3.h **** 
 839:drv/CMSIS/Include/core_cm3.h **** /**
 840:drv/CMSIS/Include/core_cm3.h ****   \ingroup  CMSIS_core_register
 841:drv/CMSIS/Include/core_cm3.h ****   \defgroup CMSIS_DWT     Data Watchpoint and Trace (DWT)
 842:drv/CMSIS/Include/core_cm3.h ****   \brief    Type definitions for the Data Watchpoint and Trace (DWT)
 843:drv/CMSIS/Include/core_cm3.h ****   @{
 844:drv/CMSIS/Include/core_cm3.h ****  */
 845:drv/CMSIS/Include/core_cm3.h **** 
 846:drv/CMSIS/Include/core_cm3.h **** /**
 847:drv/CMSIS/Include/core_cm3.h ****   \brief  Structure type to access the Data Watchpoint and Trace Register (DWT).
 848:drv/CMSIS/Include/core_cm3.h ****  */
 849:drv/CMSIS/Include/core_cm3.h **** typedef struct
 850:drv/CMSIS/Include/core_cm3.h **** {
 851:drv/CMSIS/Include/core_cm3.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  Control Register */
 852:drv/CMSIS/Include/core_cm3.h ****   __IOM uint32_t CYCCNT;                 /*!< Offset: 0x004 (R/W)  Cycle Count Register */
 853:drv/CMSIS/Include/core_cm3.h ****   __IOM uint32_t CPICNT;                 /*!< Offset: 0x008 (R/W)  CPI Count Register */
 854:drv/CMSIS/Include/core_cm3.h ****   __IOM uint32_t EXCCNT;                 /*!< Offset: 0x00C (R/W)  Exception Overhead Count Registe
 855:drv/CMSIS/Include/core_cm3.h ****   __IOM uint32_t SLEEPCNT;               /*!< Offset: 0x010 (R/W)  Sleep Count Register */
 856:drv/CMSIS/Include/core_cm3.h ****   __IOM uint32_t LSUCNT;                 /*!< Offset: 0x014 (R/W)  LSU Count Register */
 857:drv/CMSIS/Include/core_cm3.h ****   __IOM uint32_t FOLDCNT;                /*!< Offset: 0x018 (R/W)  Folded-instruction Count Registe
 858:drv/CMSIS/Include/core_cm3.h ****   __IM  uint32_t PCSR;                   /*!< Offset: 0x01C (R/ )  Program Counter Sample Register 
 859:drv/CMSIS/Include/core_cm3.h ****   __IOM uint32_t COMP0;                  /*!< Offset: 0x020 (R/W)  Comparator Register 0 */
 860:drv/CMSIS/Include/core_cm3.h ****   __IOM uint32_t MASK0;                  /*!< Offset: 0x024 (R/W)  Mask Register 0 */
 861:drv/CMSIS/Include/core_cm3.h ****   __IOM uint32_t FUNCTION0;              /*!< Offset: 0x028 (R/W)  Function Register 0 */
ARM GAS  C:\Users\Ivan\AppData\Local\Temp\ccqIjD2c.s 			page 26


 862:drv/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED0[1U];
 863:drv/CMSIS/Include/core_cm3.h ****   __IOM uint32_t COMP1;                  /*!< Offset: 0x030 (R/W)  Comparator Register 1 */
 864:drv/CMSIS/Include/core_cm3.h ****   __IOM uint32_t MASK1;                  /*!< Offset: 0x034 (R/W)  Mask Register 1 */
 865:drv/CMSIS/Include/core_cm3.h ****   __IOM uint32_t FUNCTION1;              /*!< Offset: 0x038 (R/W)  Function Register 1 */
 866:drv/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED1[1U];
 867:drv/CMSIS/Include/core_cm3.h ****   __IOM uint32_t COMP2;                  /*!< Offset: 0x040 (R/W)  Comparator Register 2 */
 868:drv/CMSIS/Include/core_cm3.h ****   __IOM uint32_t MASK2;                  /*!< Offset: 0x044 (R/W)  Mask Register 2 */
 869:drv/CMSIS/Include/core_cm3.h ****   __IOM uint32_t FUNCTION2;              /*!< Offset: 0x048 (R/W)  Function Register 2 */
 870:drv/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED2[1U];
 871:drv/CMSIS/Include/core_cm3.h ****   __IOM uint32_t COMP3;                  /*!< Offset: 0x050 (R/W)  Comparator Register 3 */
 872:drv/CMSIS/Include/core_cm3.h ****   __IOM uint32_t MASK3;                  /*!< Offset: 0x054 (R/W)  Mask Register 3 */
 873:drv/CMSIS/Include/core_cm3.h ****   __IOM uint32_t FUNCTION3;              /*!< Offset: 0x058 (R/W)  Function Register 3 */
 874:drv/CMSIS/Include/core_cm3.h **** } DWT_Type;
 875:drv/CMSIS/Include/core_cm3.h **** 
 876:drv/CMSIS/Include/core_cm3.h **** /* DWT Control Register Definitions */
 877:drv/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_NUMCOMP_Pos               28U                                         /*!< DWT CTR
 878:drv/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_NUMCOMP_Msk               (0xFUL << DWT_CTRL_NUMCOMP_Pos)             /*!< DWT CTR
 879:drv/CMSIS/Include/core_cm3.h **** 
 880:drv/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_NOTRCPKT_Pos              27U                                         /*!< DWT CTR
 881:drv/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_NOTRCPKT_Msk              (0x1UL << DWT_CTRL_NOTRCPKT_Pos)            /*!< DWT CTR
 882:drv/CMSIS/Include/core_cm3.h **** 
 883:drv/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_NOEXTTRIG_Pos             26U                                         /*!< DWT CTR
 884:drv/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_NOEXTTRIG_Msk             (0x1UL << DWT_CTRL_NOEXTTRIG_Pos)           /*!< DWT CTR
 885:drv/CMSIS/Include/core_cm3.h **** 
 886:drv/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_NOCYCCNT_Pos              25U                                         /*!< DWT CTR
 887:drv/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_NOCYCCNT_Msk              (0x1UL << DWT_CTRL_NOCYCCNT_Pos)            /*!< DWT CTR
 888:drv/CMSIS/Include/core_cm3.h **** 
 889:drv/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_NOPRFCNT_Pos              24U                                         /*!< DWT CTR
 890:drv/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_NOPRFCNT_Msk              (0x1UL << DWT_CTRL_NOPRFCNT_Pos)            /*!< DWT CTR
 891:drv/CMSIS/Include/core_cm3.h **** 
 892:drv/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_CYCEVTENA_Pos             22U                                         /*!< DWT CTR
 893:drv/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_CYCEVTENA_Msk             (0x1UL << DWT_CTRL_CYCEVTENA_Pos)           /*!< DWT CTR
 894:drv/CMSIS/Include/core_cm3.h **** 
 895:drv/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_FOLDEVTENA_Pos            21U                                         /*!< DWT CTR
 896:drv/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_FOLDEVTENA_Msk            (0x1UL << DWT_CTRL_FOLDEVTENA_Pos)          /*!< DWT CTR
 897:drv/CMSIS/Include/core_cm3.h **** 
 898:drv/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_LSUEVTENA_Pos             20U                                         /*!< DWT CTR
 899:drv/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_LSUEVTENA_Msk             (0x1UL << DWT_CTRL_LSUEVTENA_Pos)           /*!< DWT CTR
 900:drv/CMSIS/Include/core_cm3.h **** 
 901:drv/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_SLEEPEVTENA_Pos           19U                                         /*!< DWT CTR
 902:drv/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_SLEEPEVTENA_Msk           (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos)         /*!< DWT CTR
 903:drv/CMSIS/Include/core_cm3.h **** 
 904:drv/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_EXCEVTENA_Pos             18U                                         /*!< DWT CTR
 905:drv/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_EXCEVTENA_Msk             (0x1UL << DWT_CTRL_EXCEVTENA_Pos)           /*!< DWT CTR
 906:drv/CMSIS/Include/core_cm3.h **** 
 907:drv/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_CPIEVTENA_Pos             17U                                         /*!< DWT CTR
 908:drv/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_CPIEVTENA_Msk             (0x1UL << DWT_CTRL_CPIEVTENA_Pos)           /*!< DWT CTR
 909:drv/CMSIS/Include/core_cm3.h **** 
 910:drv/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_EXCTRCENA_Pos             16U                                         /*!< DWT CTR
 911:drv/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_EXCTRCENA_Msk             (0x1UL << DWT_CTRL_EXCTRCENA_Pos)           /*!< DWT CTR
 912:drv/CMSIS/Include/core_cm3.h **** 
 913:drv/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_PCSAMPLENA_Pos            12U                                         /*!< DWT CTR
 914:drv/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_PCSAMPLENA_Msk            (0x1UL << DWT_CTRL_PCSAMPLENA_Pos)          /*!< DWT CTR
 915:drv/CMSIS/Include/core_cm3.h **** 
 916:drv/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_SYNCTAP_Pos               10U                                         /*!< DWT CTR
 917:drv/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_SYNCTAP_Msk               (0x3UL << DWT_CTRL_SYNCTAP_Pos)             /*!< DWT CTR
 918:drv/CMSIS/Include/core_cm3.h **** 
ARM GAS  C:\Users\Ivan\AppData\Local\Temp\ccqIjD2c.s 			page 27


 919:drv/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_CYCTAP_Pos                 9U                                         /*!< DWT CTR
 920:drv/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_CYCTAP_Msk                (0x1UL << DWT_CTRL_CYCTAP_Pos)              /*!< DWT CTR
 921:drv/CMSIS/Include/core_cm3.h **** 
 922:drv/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_POSTINIT_Pos               5U                                         /*!< DWT CTR
 923:drv/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_POSTINIT_Msk              (0xFUL << DWT_CTRL_POSTINIT_Pos)            /*!< DWT CTR
 924:drv/CMSIS/Include/core_cm3.h **** 
 925:drv/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_POSTPRESET_Pos             1U                                         /*!< DWT CTR
 926:drv/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_POSTPRESET_Msk            (0xFUL << DWT_CTRL_POSTPRESET_Pos)          /*!< DWT CTR
 927:drv/CMSIS/Include/core_cm3.h **** 
 928:drv/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_CYCCNTENA_Pos              0U                                         /*!< DWT CTR
 929:drv/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_CYCCNTENA_Msk             (0x1UL /*<< DWT_CTRL_CYCCNTENA_Pos*/)       /*!< DWT CTR
 930:drv/CMSIS/Include/core_cm3.h **** 
 931:drv/CMSIS/Include/core_cm3.h **** /* DWT CPI Count Register Definitions */
 932:drv/CMSIS/Include/core_cm3.h **** #define DWT_CPICNT_CPICNT_Pos               0U                                         /*!< DWT CPI
 933:drv/CMSIS/Include/core_cm3.h **** #define DWT_CPICNT_CPICNT_Msk              (0xFFUL /*<< DWT_CPICNT_CPICNT_Pos*/)       /*!< DWT CPI
 934:drv/CMSIS/Include/core_cm3.h **** 
 935:drv/CMSIS/Include/core_cm3.h **** /* DWT Exception Overhead Count Register Definitions */
 936:drv/CMSIS/Include/core_cm3.h **** #define DWT_EXCCNT_EXCCNT_Pos               0U                                         /*!< DWT EXC
 937:drv/CMSIS/Include/core_cm3.h **** #define DWT_EXCCNT_EXCCNT_Msk              (0xFFUL /*<< DWT_EXCCNT_EXCCNT_Pos*/)       /*!< DWT EXC
 938:drv/CMSIS/Include/core_cm3.h **** 
 939:drv/CMSIS/Include/core_cm3.h **** /* DWT Sleep Count Register Definitions */
 940:drv/CMSIS/Include/core_cm3.h **** #define DWT_SLEEPCNT_SLEEPCNT_Pos           0U                                         /*!< DWT SLE
 941:drv/CMSIS/Include/core_cm3.h **** #define DWT_SLEEPCNT_SLEEPCNT_Msk          (0xFFUL /*<< DWT_SLEEPCNT_SLEEPCNT_Pos*/)   /*!< DWT SLE
 942:drv/CMSIS/Include/core_cm3.h **** 
 943:drv/CMSIS/Include/core_cm3.h **** /* DWT LSU Count Register Definitions */
 944:drv/CMSIS/Include/core_cm3.h **** #define DWT_LSUCNT_LSUCNT_Pos               0U                                         /*!< DWT LSU
 945:drv/CMSIS/Include/core_cm3.h **** #define DWT_LSUCNT_LSUCNT_Msk              (0xFFUL /*<< DWT_LSUCNT_LSUCNT_Pos*/)       /*!< DWT LSU
 946:drv/CMSIS/Include/core_cm3.h **** 
 947:drv/CMSIS/Include/core_cm3.h **** /* DWT Folded-instruction Count Register Definitions */
 948:drv/CMSIS/Include/core_cm3.h **** #define DWT_FOLDCNT_FOLDCNT_Pos             0U                                         /*!< DWT FOL
 949:drv/CMSIS/Include/core_cm3.h **** #define DWT_FOLDCNT_FOLDCNT_Msk            (0xFFUL /*<< DWT_FOLDCNT_FOLDCNT_Pos*/)     /*!< DWT FOL
 950:drv/CMSIS/Include/core_cm3.h **** 
 951:drv/CMSIS/Include/core_cm3.h **** /* DWT Comparator Mask Register Definitions */
 952:drv/CMSIS/Include/core_cm3.h **** #define DWT_MASK_MASK_Pos                   0U                                         /*!< DWT MAS
 953:drv/CMSIS/Include/core_cm3.h **** #define DWT_MASK_MASK_Msk                  (0x1FUL /*<< DWT_MASK_MASK_Pos*/)           /*!< DWT MAS
 954:drv/CMSIS/Include/core_cm3.h **** 
 955:drv/CMSIS/Include/core_cm3.h **** /* DWT Comparator Function Register Definitions */
 956:drv/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_MATCHED_Pos           24U                                         /*!< DWT FUN
 957:drv/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_MATCHED_Msk           (0x1UL << DWT_FUNCTION_MATCHED_Pos)         /*!< DWT FUN
 958:drv/CMSIS/Include/core_cm3.h **** 
 959:drv/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_DATAVADDR1_Pos        16U                                         /*!< DWT FUN
 960:drv/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_DATAVADDR1_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR1_Pos)      /*!< DWT FUN
 961:drv/CMSIS/Include/core_cm3.h **** 
 962:drv/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_DATAVADDR0_Pos        12U                                         /*!< DWT FUN
 963:drv/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_DATAVADDR0_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR0_Pos)      /*!< DWT FUN
 964:drv/CMSIS/Include/core_cm3.h **** 
 965:drv/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_DATAVSIZE_Pos         10U                                         /*!< DWT FUN
 966:drv/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_DATAVSIZE_Msk         (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos)       /*!< DWT FUN
 967:drv/CMSIS/Include/core_cm3.h **** 
 968:drv/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_LNK1ENA_Pos            9U                                         /*!< DWT FUN
 969:drv/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_LNK1ENA_Msk           (0x1UL << DWT_FUNCTION_LNK1ENA_Pos)         /*!< DWT FUN
 970:drv/CMSIS/Include/core_cm3.h **** 
 971:drv/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_DATAVMATCH_Pos         8U                                         /*!< DWT FUN
 972:drv/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_DATAVMATCH_Msk        (0x1UL << DWT_FUNCTION_DATAVMATCH_Pos)      /*!< DWT FUN
 973:drv/CMSIS/Include/core_cm3.h **** 
 974:drv/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_CYCMATCH_Pos           7U                                         /*!< DWT FUN
 975:drv/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_CYCMATCH_Msk          (0x1UL << DWT_FUNCTION_CYCMATCH_Pos)        /*!< DWT FUN
ARM GAS  C:\Users\Ivan\AppData\Local\Temp\ccqIjD2c.s 			page 28


 976:drv/CMSIS/Include/core_cm3.h **** 
 977:drv/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_EMITRANGE_Pos          5U                                         /*!< DWT FUN
 978:drv/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_EMITRANGE_Msk         (0x1UL << DWT_FUNCTION_EMITRANGE_Pos)       /*!< DWT FUN
 979:drv/CMSIS/Include/core_cm3.h **** 
 980:drv/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_FUNCTION_Pos           0U                                         /*!< DWT FUN
 981:drv/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_FUNCTION_Msk          (0xFUL /*<< DWT_FUNCTION_FUNCTION_Pos*/)    /*!< DWT FUN
 982:drv/CMSIS/Include/core_cm3.h **** 
 983:drv/CMSIS/Include/core_cm3.h **** /*@}*/ /* end of group CMSIS_DWT */
 984:drv/CMSIS/Include/core_cm3.h **** 
 985:drv/CMSIS/Include/core_cm3.h **** 
 986:drv/CMSIS/Include/core_cm3.h **** /**
 987:drv/CMSIS/Include/core_cm3.h ****   \ingroup  CMSIS_core_register
 988:drv/CMSIS/Include/core_cm3.h ****   \defgroup CMSIS_TPI     Trace Port Interface (TPI)
 989:drv/CMSIS/Include/core_cm3.h ****   \brief    Type definitions for the Trace Port Interface (TPI)
 990:drv/CMSIS/Include/core_cm3.h ****   @{
 991:drv/CMSIS/Include/core_cm3.h ****  */
 992:drv/CMSIS/Include/core_cm3.h **** 
 993:drv/CMSIS/Include/core_cm3.h **** /**
 994:drv/CMSIS/Include/core_cm3.h ****   \brief  Structure type to access the Trace Port Interface Register (TPI).
 995:drv/CMSIS/Include/core_cm3.h ****  */
 996:drv/CMSIS/Include/core_cm3.h **** typedef struct
 997:drv/CMSIS/Include/core_cm3.h **** {
 998:drv/CMSIS/Include/core_cm3.h ****   __IM  uint32_t SSPSR;                  /*!< Offset: 0x000 (R/ )  Supported Parallel Port Size Reg
 999:drv/CMSIS/Include/core_cm3.h ****   __IOM uint32_t CSPSR;                  /*!< Offset: 0x004 (R/W)  Current Parallel Port Size Regis
1000:drv/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED0[2U];
1001:drv/CMSIS/Include/core_cm3.h ****   __IOM uint32_t ACPR;                   /*!< Offset: 0x010 (R/W)  Asynchronous Clock Prescaler Reg
1002:drv/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED1[55U];
1003:drv/CMSIS/Include/core_cm3.h ****   __IOM uint32_t SPPR;                   /*!< Offset: 0x0F0 (R/W)  Selected Pin Protocol Register *
1004:drv/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED2[131U];
1005:drv/CMSIS/Include/core_cm3.h ****   __IM  uint32_t FFSR;                   /*!< Offset: 0x300 (R/ )  Formatter and Flush Status Regis
1006:drv/CMSIS/Include/core_cm3.h ****   __IOM uint32_t FFCR;                   /*!< Offset: 0x304 (R/W)  Formatter and Flush Control Regi
1007:drv/CMSIS/Include/core_cm3.h ****   __IM  uint32_t FSCR;                   /*!< Offset: 0x308 (R/ )  Formatter Synchronization Counte
1008:drv/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED3[759U];
1009:drv/CMSIS/Include/core_cm3.h ****   __IM  uint32_t TRIGGER;                /*!< Offset: 0xEE8 (R/ )  TRIGGER Register */
1010:drv/CMSIS/Include/core_cm3.h ****   __IM  uint32_t FIFO0;                  /*!< Offset: 0xEEC (R/ )  Integration ETM Data */
1011:drv/CMSIS/Include/core_cm3.h ****   __IM  uint32_t ITATBCTR2;              /*!< Offset: 0xEF0 (R/ )  ITATBCTR2 */
1012:drv/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED4[1U];
1013:drv/CMSIS/Include/core_cm3.h ****   __IM  uint32_t ITATBCTR0;              /*!< Offset: 0xEF8 (R/ )  ITATBCTR0 */
1014:drv/CMSIS/Include/core_cm3.h ****   __IM  uint32_t FIFO1;                  /*!< Offset: 0xEFC (R/ )  Integration ITM Data */
1015:drv/CMSIS/Include/core_cm3.h ****   __IOM uint32_t ITCTRL;                 /*!< Offset: 0xF00 (R/W)  Integration Mode Control */
1016:drv/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED5[39U];
1017:drv/CMSIS/Include/core_cm3.h ****   __IOM uint32_t CLAIMSET;               /*!< Offset: 0xFA0 (R/W)  Claim tag set */
1018:drv/CMSIS/Include/core_cm3.h ****   __IOM uint32_t CLAIMCLR;               /*!< Offset: 0xFA4 (R/W)  Claim tag clear */
1019:drv/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED7[8U];
1020:drv/CMSIS/Include/core_cm3.h ****   __IM  uint32_t DEVID;                  /*!< Offset: 0xFC8 (R/ )  TPIU_DEVID */
1021:drv/CMSIS/Include/core_cm3.h ****   __IM  uint32_t DEVTYPE;                /*!< Offset: 0xFCC (R/ )  TPIU_DEVTYPE */
1022:drv/CMSIS/Include/core_cm3.h **** } TPI_Type;
1023:drv/CMSIS/Include/core_cm3.h **** 
1024:drv/CMSIS/Include/core_cm3.h **** /* TPI Asynchronous Clock Prescaler Register Definitions */
1025:drv/CMSIS/Include/core_cm3.h **** #define TPI_ACPR_PRESCALER_Pos              0U                                         /*!< TPI ACP
1026:drv/CMSIS/Include/core_cm3.h **** #define TPI_ACPR_PRESCALER_Msk             (0x1FFFUL /*<< TPI_ACPR_PRESCALER_Pos*/)    /*!< TPI ACP
1027:drv/CMSIS/Include/core_cm3.h **** 
1028:drv/CMSIS/Include/core_cm3.h **** /* TPI Selected Pin Protocol Register Definitions */
1029:drv/CMSIS/Include/core_cm3.h **** #define TPI_SPPR_TXMODE_Pos                 0U                                         /*!< TPI SPP
1030:drv/CMSIS/Include/core_cm3.h **** #define TPI_SPPR_TXMODE_Msk                (0x3UL /*<< TPI_SPPR_TXMODE_Pos*/)          /*!< TPI SPP
1031:drv/CMSIS/Include/core_cm3.h **** 
1032:drv/CMSIS/Include/core_cm3.h **** /* TPI Formatter and Flush Status Register Definitions */
ARM GAS  C:\Users\Ivan\AppData\Local\Temp\ccqIjD2c.s 			page 29


1033:drv/CMSIS/Include/core_cm3.h **** #define TPI_FFSR_FtNonStop_Pos              3U                                         /*!< TPI FFS
1034:drv/CMSIS/Include/core_cm3.h **** #define TPI_FFSR_FtNonStop_Msk             (0x1UL << TPI_FFSR_FtNonStop_Pos)           /*!< TPI FFS
1035:drv/CMSIS/Include/core_cm3.h **** 
1036:drv/CMSIS/Include/core_cm3.h **** #define TPI_FFSR_TCPresent_Pos              2U                                         /*!< TPI FFS
1037:drv/CMSIS/Include/core_cm3.h **** #define TPI_FFSR_TCPresent_Msk             (0x1UL << TPI_FFSR_TCPresent_Pos)           /*!< TPI FFS
1038:drv/CMSIS/Include/core_cm3.h **** 
1039:drv/CMSIS/Include/core_cm3.h **** #define TPI_FFSR_FtStopped_Pos              1U                                         /*!< TPI FFS
1040:drv/CMSIS/Include/core_cm3.h **** #define TPI_FFSR_FtStopped_Msk             (0x1UL << TPI_FFSR_FtStopped_Pos)           /*!< TPI FFS
1041:drv/CMSIS/Include/core_cm3.h **** 
1042:drv/CMSIS/Include/core_cm3.h **** #define TPI_FFSR_FlInProg_Pos               0U                                         /*!< TPI FFS
1043:drv/CMSIS/Include/core_cm3.h **** #define TPI_FFSR_FlInProg_Msk              (0x1UL /*<< TPI_FFSR_FlInProg_Pos*/)        /*!< TPI FFS
1044:drv/CMSIS/Include/core_cm3.h **** 
1045:drv/CMSIS/Include/core_cm3.h **** /* TPI Formatter and Flush Control Register Definitions */
1046:drv/CMSIS/Include/core_cm3.h **** #define TPI_FFCR_TrigIn_Pos                 8U                                         /*!< TPI FFC
1047:drv/CMSIS/Include/core_cm3.h **** #define TPI_FFCR_TrigIn_Msk                (0x1UL << TPI_FFCR_TrigIn_Pos)              /*!< TPI FFC
1048:drv/CMSIS/Include/core_cm3.h **** 
1049:drv/CMSIS/Include/core_cm3.h **** #define TPI_FFCR_EnFCont_Pos                1U                                         /*!< TPI FFC
1050:drv/CMSIS/Include/core_cm3.h **** #define TPI_FFCR_EnFCont_Msk               (0x1UL << TPI_FFCR_EnFCont_Pos)             /*!< TPI FFC
1051:drv/CMSIS/Include/core_cm3.h **** 
1052:drv/CMSIS/Include/core_cm3.h **** /* TPI TRIGGER Register Definitions */
1053:drv/CMSIS/Include/core_cm3.h **** #define TPI_TRIGGER_TRIGGER_Pos             0U                                         /*!< TPI TRI
1054:drv/CMSIS/Include/core_cm3.h **** #define TPI_TRIGGER_TRIGGER_Msk            (0x1UL /*<< TPI_TRIGGER_TRIGGER_Pos*/)      /*!< TPI TRI
1055:drv/CMSIS/Include/core_cm3.h **** 
1056:drv/CMSIS/Include/core_cm3.h **** /* TPI Integration ETM Data Register Definitions (FIFO0) */
1057:drv/CMSIS/Include/core_cm3.h **** #define TPI_FIFO0_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1058:drv/CMSIS/Include/core_cm3.h **** #define TPI_FIFO0_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ITM_ATVALID_Pos)        /*!< TPI FIF
1059:drv/CMSIS/Include/core_cm3.h **** 
1060:drv/CMSIS/Include/core_cm3.h **** #define TPI_FIFO0_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1061:drv/CMSIS/Include/core_cm3.h **** #define TPI_FIFO0_ITM_bytecount_Msk        (0x3UL << TPI_FIFO0_ITM_bytecount_Pos)      /*!< TPI FIF
1062:drv/CMSIS/Include/core_cm3.h **** 
1063:drv/CMSIS/Include/core_cm3.h **** #define TPI_FIFO0_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1064:drv/CMSIS/Include/core_cm3.h **** #define TPI_FIFO0_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ETM_ATVALID_Pos)        /*!< TPI FIF
1065:drv/CMSIS/Include/core_cm3.h **** 
1066:drv/CMSIS/Include/core_cm3.h **** #define TPI_FIFO0_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1067:drv/CMSIS/Include/core_cm3.h **** #define TPI_FIFO0_ETM_bytecount_Msk        (0x3UL << TPI_FIFO0_ETM_bytecount_Pos)      /*!< TPI FIF
1068:drv/CMSIS/Include/core_cm3.h **** 
1069:drv/CMSIS/Include/core_cm3.h **** #define TPI_FIFO0_ETM2_Pos                 16U                                         /*!< TPI FIF
1070:drv/CMSIS/Include/core_cm3.h **** #define TPI_FIFO0_ETM2_Msk                 (0xFFUL << TPI_FIFO0_ETM2_Pos)              /*!< TPI FIF
1071:drv/CMSIS/Include/core_cm3.h **** 
1072:drv/CMSIS/Include/core_cm3.h **** #define TPI_FIFO0_ETM1_Pos                  8U                                         /*!< TPI FIF
1073:drv/CMSIS/Include/core_cm3.h **** #define TPI_FIFO0_ETM1_Msk                 (0xFFUL << TPI_FIFO0_ETM1_Pos)              /*!< TPI FIF
1074:drv/CMSIS/Include/core_cm3.h **** 
1075:drv/CMSIS/Include/core_cm3.h **** #define TPI_FIFO0_ETM0_Pos                  0U                                         /*!< TPI FIF
1076:drv/CMSIS/Include/core_cm3.h **** #define TPI_FIFO0_ETM0_Msk                 (0xFFUL /*<< TPI_FIFO0_ETM0_Pos*/)          /*!< TPI FIF
1077:drv/CMSIS/Include/core_cm3.h **** 
1078:drv/CMSIS/Include/core_cm3.h **** /* TPI ITATBCTR2 Register Definitions */
1079:drv/CMSIS/Include/core_cm3.h **** #define TPI_ITATBCTR2_ATREADY2_Pos          0U                                         /*!< TPI ITA
1080:drv/CMSIS/Include/core_cm3.h **** #define TPI_ITATBCTR2_ATREADY2_Msk         (0x1UL /*<< TPI_ITATBCTR2_ATREADY2_Pos*/)   /*!< TPI ITA
1081:drv/CMSIS/Include/core_cm3.h **** 
1082:drv/CMSIS/Include/core_cm3.h **** #define TPI_ITATBCTR2_ATREADY1_Pos          0U                                         /*!< TPI ITA
1083:drv/CMSIS/Include/core_cm3.h **** #define TPI_ITATBCTR2_ATREADY1_Msk         (0x1UL /*<< TPI_ITATBCTR2_ATREADY1_Pos*/)   /*!< TPI ITA
1084:drv/CMSIS/Include/core_cm3.h **** 
1085:drv/CMSIS/Include/core_cm3.h **** /* TPI Integration ITM Data Register Definitions (FIFO1) */
1086:drv/CMSIS/Include/core_cm3.h **** #define TPI_FIFO1_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1087:drv/CMSIS/Include/core_cm3.h **** #define TPI_FIFO1_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ITM_ATVALID_Pos)        /*!< TPI FIF
1088:drv/CMSIS/Include/core_cm3.h **** 
1089:drv/CMSIS/Include/core_cm3.h **** #define TPI_FIFO1_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
ARM GAS  C:\Users\Ivan\AppData\Local\Temp\ccqIjD2c.s 			page 30


1090:drv/CMSIS/Include/core_cm3.h **** #define TPI_FIFO1_ITM_bytecount_Msk        (0x3UL << TPI_FIFO1_ITM_bytecount_Pos)      /*!< TPI FIF
1091:drv/CMSIS/Include/core_cm3.h **** 
1092:drv/CMSIS/Include/core_cm3.h **** #define TPI_FIFO1_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1093:drv/CMSIS/Include/core_cm3.h **** #define TPI_FIFO1_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ETM_ATVALID_Pos)        /*!< TPI FIF
1094:drv/CMSIS/Include/core_cm3.h **** 
1095:drv/CMSIS/Include/core_cm3.h **** #define TPI_FIFO1_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1096:drv/CMSIS/Include/core_cm3.h **** #define TPI_FIFO1_ETM_bytecount_Msk        (0x3UL << TPI_FIFO1_ETM_bytecount_Pos)      /*!< TPI FIF
1097:drv/CMSIS/Include/core_cm3.h **** 
1098:drv/CMSIS/Include/core_cm3.h **** #define TPI_FIFO1_ITM2_Pos                 16U                                         /*!< TPI FIF
1099:drv/CMSIS/Include/core_cm3.h **** #define TPI_FIFO1_ITM2_Msk                 (0xFFUL << TPI_FIFO1_ITM2_Pos)              /*!< TPI FIF
1100:drv/CMSIS/Include/core_cm3.h **** 
1101:drv/CMSIS/Include/core_cm3.h **** #define TPI_FIFO1_ITM1_Pos                  8U                                         /*!< TPI FIF
1102:drv/CMSIS/Include/core_cm3.h **** #define TPI_FIFO1_ITM1_Msk                 (0xFFUL << TPI_FIFO1_ITM1_Pos)              /*!< TPI FIF
1103:drv/CMSIS/Include/core_cm3.h **** 
1104:drv/CMSIS/Include/core_cm3.h **** #define TPI_FIFO1_ITM0_Pos                  0U                                         /*!< TPI FIF
1105:drv/CMSIS/Include/core_cm3.h **** #define TPI_FIFO1_ITM0_Msk                 (0xFFUL /*<< TPI_FIFO1_ITM0_Pos*/)          /*!< TPI FIF
1106:drv/CMSIS/Include/core_cm3.h **** 
1107:drv/CMSIS/Include/core_cm3.h **** /* TPI ITATBCTR0 Register Definitions */
1108:drv/CMSIS/Include/core_cm3.h **** #define TPI_ITATBCTR0_ATREADY2_Pos          0U                                         /*!< TPI ITA
1109:drv/CMSIS/Include/core_cm3.h **** #define TPI_ITATBCTR0_ATREADY2_Msk         (0x1UL /*<< TPI_ITATBCTR0_ATREADY2_Pos*/)   /*!< TPI ITA
1110:drv/CMSIS/Include/core_cm3.h **** 
1111:drv/CMSIS/Include/core_cm3.h **** #define TPI_ITATBCTR0_ATREADY1_Pos          0U                                         /*!< TPI ITA
1112:drv/CMSIS/Include/core_cm3.h **** #define TPI_ITATBCTR0_ATREADY1_Msk         (0x1UL /*<< TPI_ITATBCTR0_ATREADY1_Pos*/)   /*!< TPI ITA
1113:drv/CMSIS/Include/core_cm3.h **** 
1114:drv/CMSIS/Include/core_cm3.h **** /* TPI Integration Mode Control Register Definitions */
1115:drv/CMSIS/Include/core_cm3.h **** #define TPI_ITCTRL_Mode_Pos                 0U                                         /*!< TPI ITC
1116:drv/CMSIS/Include/core_cm3.h **** #define TPI_ITCTRL_Mode_Msk                (0x3UL /*<< TPI_ITCTRL_Mode_Pos*/)          /*!< TPI ITC
1117:drv/CMSIS/Include/core_cm3.h **** 
1118:drv/CMSIS/Include/core_cm3.h **** /* TPI DEVID Register Definitions */
1119:drv/CMSIS/Include/core_cm3.h **** #define TPI_DEVID_NRZVALID_Pos             11U                                         /*!< TPI DEV
1120:drv/CMSIS/Include/core_cm3.h **** #define TPI_DEVID_NRZVALID_Msk             (0x1UL << TPI_DEVID_NRZVALID_Pos)           /*!< TPI DEV
1121:drv/CMSIS/Include/core_cm3.h **** 
1122:drv/CMSIS/Include/core_cm3.h **** #define TPI_DEVID_MANCVALID_Pos            10U                                         /*!< TPI DEV
1123:drv/CMSIS/Include/core_cm3.h **** #define TPI_DEVID_MANCVALID_Msk            (0x1UL << TPI_DEVID_MANCVALID_Pos)          /*!< TPI DEV
1124:drv/CMSIS/Include/core_cm3.h **** 
1125:drv/CMSIS/Include/core_cm3.h **** #define TPI_DEVID_PTINVALID_Pos             9U                                         /*!< TPI DEV
1126:drv/CMSIS/Include/core_cm3.h **** #define TPI_DEVID_PTINVALID_Msk            (0x1UL << TPI_DEVID_PTINVALID_Pos)          /*!< TPI DEV
1127:drv/CMSIS/Include/core_cm3.h **** 
1128:drv/CMSIS/Include/core_cm3.h **** #define TPI_DEVID_MinBufSz_Pos              6U                                         /*!< TPI DEV
1129:drv/CMSIS/Include/core_cm3.h **** #define TPI_DEVID_MinBufSz_Msk             (0x7UL << TPI_DEVID_MinBufSz_Pos)           /*!< TPI DEV
1130:drv/CMSIS/Include/core_cm3.h **** 
1131:drv/CMSIS/Include/core_cm3.h **** #define TPI_DEVID_AsynClkIn_Pos             5U                                         /*!< TPI DEV
1132:drv/CMSIS/Include/core_cm3.h **** #define TPI_DEVID_AsynClkIn_Msk            (0x1UL << TPI_DEVID_AsynClkIn_Pos)          /*!< TPI DEV
1133:drv/CMSIS/Include/core_cm3.h **** 
1134:drv/CMSIS/Include/core_cm3.h **** #define TPI_DEVID_NrTraceInput_Pos          0U                                         /*!< TPI DEV
1135:drv/CMSIS/Include/core_cm3.h **** #define TPI_DEVID_NrTraceInput_Msk         (0x1FUL /*<< TPI_DEVID_NrTraceInput_Pos*/)  /*!< TPI DEV
1136:drv/CMSIS/Include/core_cm3.h **** 
1137:drv/CMSIS/Include/core_cm3.h **** /* TPI DEVTYPE Register Definitions */
1138:drv/CMSIS/Include/core_cm3.h **** #define TPI_DEVTYPE_SubType_Pos             4U                                         /*!< TPI DEV
1139:drv/CMSIS/Include/core_cm3.h **** #define TPI_DEVTYPE_SubType_Msk            (0xFUL /*<< TPI_DEVTYPE_SubType_Pos*/)      /*!< TPI DEV
1140:drv/CMSIS/Include/core_cm3.h **** 
1141:drv/CMSIS/Include/core_cm3.h **** #define TPI_DEVTYPE_MajorType_Pos           0U                                         /*!< TPI DEV
1142:drv/CMSIS/Include/core_cm3.h **** #define TPI_DEVTYPE_MajorType_Msk          (0xFUL << TPI_DEVTYPE_MajorType_Pos)        /*!< TPI DEV
1143:drv/CMSIS/Include/core_cm3.h **** 
1144:drv/CMSIS/Include/core_cm3.h **** /*@}*/ /* end of group CMSIS_TPI */
1145:drv/CMSIS/Include/core_cm3.h **** 
1146:drv/CMSIS/Include/core_cm3.h **** 
ARM GAS  C:\Users\Ivan\AppData\Local\Temp\ccqIjD2c.s 			page 31


1147:drv/CMSIS/Include/core_cm3.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1148:drv/CMSIS/Include/core_cm3.h **** /**
1149:drv/CMSIS/Include/core_cm3.h ****   \ingroup  CMSIS_core_register
1150:drv/CMSIS/Include/core_cm3.h ****   \defgroup CMSIS_MPU     Memory Protection Unit (MPU)
1151:drv/CMSIS/Include/core_cm3.h ****   \brief    Type definitions for the Memory Protection Unit (MPU)
1152:drv/CMSIS/Include/core_cm3.h ****   @{
1153:drv/CMSIS/Include/core_cm3.h ****  */
1154:drv/CMSIS/Include/core_cm3.h **** 
1155:drv/CMSIS/Include/core_cm3.h **** /**
1156:drv/CMSIS/Include/core_cm3.h ****   \brief  Structure type to access the Memory Protection Unit (MPU).
1157:drv/CMSIS/Include/core_cm3.h ****  */
1158:drv/CMSIS/Include/core_cm3.h **** typedef struct
1159:drv/CMSIS/Include/core_cm3.h **** {
1160:drv/CMSIS/Include/core_cm3.h ****   __IM  uint32_t TYPE;                   /*!< Offset: 0x000 (R/ )  MPU Type Register */
1161:drv/CMSIS/Include/core_cm3.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x004 (R/W)  MPU Control Register */
1162:drv/CMSIS/Include/core_cm3.h ****   __IOM uint32_t RNR;                    /*!< Offset: 0x008 (R/W)  MPU Region RNRber Register */
1163:drv/CMSIS/Include/core_cm3.h ****   __IOM uint32_t RBAR;                   /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register
1164:drv/CMSIS/Include/core_cm3.h ****   __IOM uint32_t RASR;                   /*!< Offset: 0x010 (R/W)  MPU Region Attribute and Size Re
1165:drv/CMSIS/Include/core_cm3.h ****   __IOM uint32_t RBAR_A1;                /*!< Offset: 0x014 (R/W)  MPU Alias 1 Region Base Address 
1166:drv/CMSIS/Include/core_cm3.h ****   __IOM uint32_t RASR_A1;                /*!< Offset: 0x018 (R/W)  MPU Alias 1 Region Attribute and
1167:drv/CMSIS/Include/core_cm3.h ****   __IOM uint32_t RBAR_A2;                /*!< Offset: 0x01C (R/W)  MPU Alias 2 Region Base Address 
1168:drv/CMSIS/Include/core_cm3.h ****   __IOM uint32_t RASR_A2;                /*!< Offset: 0x020 (R/W)  MPU Alias 2 Region Attribute and
1169:drv/CMSIS/Include/core_cm3.h ****   __IOM uint32_t RBAR_A3;                /*!< Offset: 0x024 (R/W)  MPU Alias 3 Region Base Address 
1170:drv/CMSIS/Include/core_cm3.h ****   __IOM uint32_t RASR_A3;                /*!< Offset: 0x028 (R/W)  MPU Alias 3 Region Attribute and
1171:drv/CMSIS/Include/core_cm3.h **** } MPU_Type;
1172:drv/CMSIS/Include/core_cm3.h **** 
1173:drv/CMSIS/Include/core_cm3.h **** #define MPU_TYPE_RALIASES                  4U
1174:drv/CMSIS/Include/core_cm3.h **** 
1175:drv/CMSIS/Include/core_cm3.h **** /* MPU Type Register Definitions */
1176:drv/CMSIS/Include/core_cm3.h **** #define MPU_TYPE_IREGION_Pos               16U                                            /*!< MPU 
1177:drv/CMSIS/Include/core_cm3.h **** #define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU 
1178:drv/CMSIS/Include/core_cm3.h **** 
1179:drv/CMSIS/Include/core_cm3.h **** #define MPU_TYPE_DREGION_Pos                8U                                            /*!< MPU 
1180:drv/CMSIS/Include/core_cm3.h **** #define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU 
1181:drv/CMSIS/Include/core_cm3.h **** 
1182:drv/CMSIS/Include/core_cm3.h **** #define MPU_TYPE_SEPARATE_Pos               0U                                            /*!< MPU 
1183:drv/CMSIS/Include/core_cm3.h **** #define MPU_TYPE_SEPARATE_Msk              (1UL /*<< MPU_TYPE_SEPARATE_Pos*/)             /*!< MPU 
1184:drv/CMSIS/Include/core_cm3.h **** 
1185:drv/CMSIS/Include/core_cm3.h **** /* MPU Control Register Definitions */
1186:drv/CMSIS/Include/core_cm3.h **** #define MPU_CTRL_PRIVDEFENA_Pos             2U                                            /*!< MPU 
1187:drv/CMSIS/Include/core_cm3.h **** #define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU 
1188:drv/CMSIS/Include/core_cm3.h **** 
1189:drv/CMSIS/Include/core_cm3.h **** #define MPU_CTRL_HFNMIENA_Pos               1U                                            /*!< MPU 
1190:drv/CMSIS/Include/core_cm3.h **** #define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU 
1191:drv/CMSIS/Include/core_cm3.h **** 
1192:drv/CMSIS/Include/core_cm3.h **** #define MPU_CTRL_ENABLE_Pos                 0U                                            /*!< MPU 
1193:drv/CMSIS/Include/core_cm3.h **** #define MPU_CTRL_ENABLE_Msk                (1UL /*<< MPU_CTRL_ENABLE_Pos*/)               /*!< MPU 
1194:drv/CMSIS/Include/core_cm3.h **** 
1195:drv/CMSIS/Include/core_cm3.h **** /* MPU Region Number Register Definitions */
1196:drv/CMSIS/Include/core_cm3.h **** #define MPU_RNR_REGION_Pos                  0U                                            /*!< MPU 
1197:drv/CMSIS/Include/core_cm3.h **** #define MPU_RNR_REGION_Msk                 (0xFFUL /*<< MPU_RNR_REGION_Pos*/)             /*!< MPU 
1198:drv/CMSIS/Include/core_cm3.h **** 
1199:drv/CMSIS/Include/core_cm3.h **** /* MPU Region Base Address Register Definitions */
1200:drv/CMSIS/Include/core_cm3.h **** #define MPU_RBAR_ADDR_Pos                   5U                                            /*!< MPU 
1201:drv/CMSIS/Include/core_cm3.h **** #define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos)             /*!< MPU 
1202:drv/CMSIS/Include/core_cm3.h **** 
1203:drv/CMSIS/Include/core_cm3.h **** #define MPU_RBAR_VALID_Pos                  4U                                            /*!< MPU 
ARM GAS  C:\Users\Ivan\AppData\Local\Temp\ccqIjD2c.s 			page 32


1204:drv/CMSIS/Include/core_cm3.h **** #define MPU_RBAR_VALID_Msk                 (1UL << MPU_RBAR_VALID_Pos)                    /*!< MPU 
1205:drv/CMSIS/Include/core_cm3.h **** 
1206:drv/CMSIS/Include/core_cm3.h **** #define MPU_RBAR_REGION_Pos                 0U                                            /*!< MPU 
1207:drv/CMSIS/Include/core_cm3.h **** #define MPU_RBAR_REGION_Msk                (0xFUL /*<< MPU_RBAR_REGION_Pos*/)             /*!< MPU 
1208:drv/CMSIS/Include/core_cm3.h **** 
1209:drv/CMSIS/Include/core_cm3.h **** /* MPU Region Attribute and Size Register Definitions */
1210:drv/CMSIS/Include/core_cm3.h **** #define MPU_RASR_ATTRS_Pos                 16U                                            /*!< MPU 
1211:drv/CMSIS/Include/core_cm3.h **** #define MPU_RASR_ATTRS_Msk                 (0xFFFFUL << MPU_RASR_ATTRS_Pos)               /*!< MPU 
1212:drv/CMSIS/Include/core_cm3.h **** 
1213:drv/CMSIS/Include/core_cm3.h **** #define MPU_RASR_XN_Pos                    28U                                            /*!< MPU 
1214:drv/CMSIS/Include/core_cm3.h **** #define MPU_RASR_XN_Msk                    (1UL << MPU_RASR_XN_Pos)                       /*!< MPU 
1215:drv/CMSIS/Include/core_cm3.h **** 
1216:drv/CMSIS/Include/core_cm3.h **** #define MPU_RASR_AP_Pos                    24U                                            /*!< MPU 
1217:drv/CMSIS/Include/core_cm3.h **** #define MPU_RASR_AP_Msk                    (0x7UL << MPU_RASR_AP_Pos)                     /*!< MPU 
1218:drv/CMSIS/Include/core_cm3.h **** 
1219:drv/CMSIS/Include/core_cm3.h **** #define MPU_RASR_TEX_Pos                   19U                                            /*!< MPU 
1220:drv/CMSIS/Include/core_cm3.h **** #define MPU_RASR_TEX_Msk                   (0x7UL << MPU_RASR_TEX_Pos)                    /*!< MPU 
1221:drv/CMSIS/Include/core_cm3.h **** 
1222:drv/CMSIS/Include/core_cm3.h **** #define MPU_RASR_S_Pos                     18U                                            /*!< MPU 
1223:drv/CMSIS/Include/core_cm3.h **** #define MPU_RASR_S_Msk                     (1UL << MPU_RASR_S_Pos)                        /*!< MPU 
1224:drv/CMSIS/Include/core_cm3.h **** 
1225:drv/CMSIS/Include/core_cm3.h **** #define MPU_RASR_C_Pos                     17U                                            /*!< MPU 
1226:drv/CMSIS/Include/core_cm3.h **** #define MPU_RASR_C_Msk                     (1UL << MPU_RASR_C_Pos)                        /*!< MPU 
1227:drv/CMSIS/Include/core_cm3.h **** 
1228:drv/CMSIS/Include/core_cm3.h **** #define MPU_RASR_B_Pos                     16U                                            /*!< MPU 
1229:drv/CMSIS/Include/core_cm3.h **** #define MPU_RASR_B_Msk                     (1UL << MPU_RASR_B_Pos)                        /*!< MPU 
1230:drv/CMSIS/Include/core_cm3.h **** 
1231:drv/CMSIS/Include/core_cm3.h **** #define MPU_RASR_SRD_Pos                    8U                                            /*!< MPU 
1232:drv/CMSIS/Include/core_cm3.h **** #define MPU_RASR_SRD_Msk                   (0xFFUL << MPU_RASR_SRD_Pos)                   /*!< MPU 
1233:drv/CMSIS/Include/core_cm3.h **** 
1234:drv/CMSIS/Include/core_cm3.h **** #define MPU_RASR_SIZE_Pos                   1U                                            /*!< MPU 
1235:drv/CMSIS/Include/core_cm3.h **** #define MPU_RASR_SIZE_Msk                  (0x1FUL << MPU_RASR_SIZE_Pos)                  /*!< MPU 
1236:drv/CMSIS/Include/core_cm3.h **** 
1237:drv/CMSIS/Include/core_cm3.h **** #define MPU_RASR_ENABLE_Pos                 0U                                            /*!< MPU 
1238:drv/CMSIS/Include/core_cm3.h **** #define MPU_RASR_ENABLE_Msk                (1UL /*<< MPU_RASR_ENABLE_Pos*/)               /*!< MPU 
1239:drv/CMSIS/Include/core_cm3.h **** 
1240:drv/CMSIS/Include/core_cm3.h **** /*@} end of group CMSIS_MPU */
1241:drv/CMSIS/Include/core_cm3.h **** #endif
1242:drv/CMSIS/Include/core_cm3.h **** 
1243:drv/CMSIS/Include/core_cm3.h **** 
1244:drv/CMSIS/Include/core_cm3.h **** /**
1245:drv/CMSIS/Include/core_cm3.h ****   \ingroup  CMSIS_core_register
1246:drv/CMSIS/Include/core_cm3.h ****   \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
1247:drv/CMSIS/Include/core_cm3.h ****   \brief    Type definitions for the Core Debug Registers
1248:drv/CMSIS/Include/core_cm3.h ****   @{
1249:drv/CMSIS/Include/core_cm3.h ****  */
1250:drv/CMSIS/Include/core_cm3.h **** 
1251:drv/CMSIS/Include/core_cm3.h **** /**
1252:drv/CMSIS/Include/core_cm3.h ****   \brief  Structure type to access the Core Debug Register (CoreDebug).
1253:drv/CMSIS/Include/core_cm3.h ****  */
1254:drv/CMSIS/Include/core_cm3.h **** typedef struct
1255:drv/CMSIS/Include/core_cm3.h **** {
1256:drv/CMSIS/Include/core_cm3.h ****   __IOM uint32_t DHCSR;                  /*!< Offset: 0x000 (R/W)  Debug Halting Control and Status
1257:drv/CMSIS/Include/core_cm3.h ****   __OM  uint32_t DCRSR;                  /*!< Offset: 0x004 ( /W)  Debug Core Register Selector Reg
1258:drv/CMSIS/Include/core_cm3.h ****   __IOM uint32_t DCRDR;                  /*!< Offset: 0x008 (R/W)  Debug Core Register Data Registe
1259:drv/CMSIS/Include/core_cm3.h ****   __IOM uint32_t DEMCR;                  /*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Cont
1260:drv/CMSIS/Include/core_cm3.h **** } CoreDebug_Type;
ARM GAS  C:\Users\Ivan\AppData\Local\Temp\ccqIjD2c.s 			page 33


1261:drv/CMSIS/Include/core_cm3.h **** 
1262:drv/CMSIS/Include/core_cm3.h **** /* Debug Halting Control and Status Register Definitions */
1263:drv/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_DBGKEY_Pos         16U                                            /*!< Core
1264:drv/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< Core
1265:drv/CMSIS/Include/core_cm3.h **** 
1266:drv/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_S_RESET_ST_Pos     25U                                            /*!< Core
1267:drv/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< Core
1268:drv/CMSIS/Include/core_cm3.h **** 
1269:drv/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24U                                            /*!< Core
1270:drv/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< Core
1271:drv/CMSIS/Include/core_cm3.h **** 
1272:drv/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_S_LOCKUP_Pos       19U                                            /*!< Core
1273:drv/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< Core
1274:drv/CMSIS/Include/core_cm3.h **** 
1275:drv/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_S_SLEEP_Pos        18U                                            /*!< Core
1276:drv/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< Core
1277:drv/CMSIS/Include/core_cm3.h **** 
1278:drv/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_S_HALT_Pos         17U                                            /*!< Core
1279:drv/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_S_HALT_Msk         (1UL << CoreDebug_DHCSR_S_HALT_Pos)            /*!< Core
1280:drv/CMSIS/Include/core_cm3.h **** 
1281:drv/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_S_REGRDY_Pos       16U                                            /*!< Core
1282:drv/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< Core
1283:drv/CMSIS/Include/core_cm3.h **** 
1284:drv/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5U                                            /*!< Core
1285:drv/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos)       /*!< Core
1286:drv/CMSIS/Include/core_cm3.h **** 
1287:drv/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_C_MASKINTS_Pos      3U                                            /*!< Core
1288:drv/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< Core
1289:drv/CMSIS/Include/core_cm3.h **** 
1290:drv/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_C_STEP_Pos          2U                                            /*!< Core
1291:drv/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_C_STEP_Msk         (1UL << CoreDebug_DHCSR_C_STEP_Pos)            /*!< Core
1292:drv/CMSIS/Include/core_cm3.h **** 
1293:drv/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_C_HALT_Pos          1U                                            /*!< Core
1294:drv/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_C_HALT_Msk         (1UL << CoreDebug_DHCSR_C_HALT_Pos)            /*!< Core
1295:drv/CMSIS/Include/core_cm3.h **** 
1296:drv/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Pos       0U                                            /*!< Core
1297:drv/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL /*<< CoreDebug_DHCSR_C_DEBUGEN_Pos*/)     /*!< Core
1298:drv/CMSIS/Include/core_cm3.h **** 
1299:drv/CMSIS/Include/core_cm3.h **** /* Debug Core Register Selector Register Definitions */
1300:drv/CMSIS/Include/core_cm3.h **** #define CoreDebug_DCRSR_REGWnR_Pos         16U                                            /*!< Core
1301:drv/CMSIS/Include/core_cm3.h **** #define CoreDebug_DCRSR_REGWnR_Msk         (1UL << CoreDebug_DCRSR_REGWnR_Pos)            /*!< Core
1302:drv/CMSIS/Include/core_cm3.h **** 
1303:drv/CMSIS/Include/core_cm3.h **** #define CoreDebug_DCRSR_REGSEL_Pos          0U                                            /*!< Core
1304:drv/CMSIS/Include/core_cm3.h **** #define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL /*<< CoreDebug_DCRSR_REGSEL_Pos*/)     /*!< Core
1305:drv/CMSIS/Include/core_cm3.h **** 
1306:drv/CMSIS/Include/core_cm3.h **** /* Debug Exception and Monitor Control Register Definitions */
1307:drv/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_TRCENA_Pos         24U                                            /*!< Core
1308:drv/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_TRCENA_Msk         (1UL << CoreDebug_DEMCR_TRCENA_Pos)            /*!< Core
1309:drv/CMSIS/Include/core_cm3.h **** 
1310:drv/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_MON_REQ_Pos        19U                                            /*!< Core
1311:drv/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_MON_REQ_Msk        (1UL << CoreDebug_DEMCR_MON_REQ_Pos)           /*!< Core
1312:drv/CMSIS/Include/core_cm3.h **** 
1313:drv/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_MON_STEP_Pos       18U                                            /*!< Core
1314:drv/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_MON_STEP_Msk       (1UL << CoreDebug_DEMCR_MON_STEP_Pos)          /*!< Core
1315:drv/CMSIS/Include/core_cm3.h **** 
1316:drv/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_MON_PEND_Pos       17U                                            /*!< Core
1317:drv/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_MON_PEND_Msk       (1UL << CoreDebug_DEMCR_MON_PEND_Pos)          /*!< Core
ARM GAS  C:\Users\Ivan\AppData\Local\Temp\ccqIjD2c.s 			page 34


1318:drv/CMSIS/Include/core_cm3.h **** 
1319:drv/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_MON_EN_Pos         16U                                            /*!< Core
1320:drv/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_MON_EN_Msk         (1UL << CoreDebug_DEMCR_MON_EN_Pos)            /*!< Core
1321:drv/CMSIS/Include/core_cm3.h **** 
1322:drv/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_HARDERR_Pos     10U                                            /*!< Core
1323:drv/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< Core
1324:drv/CMSIS/Include/core_cm3.h **** 
1325:drv/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_INTERR_Pos       9U                                            /*!< Core
1326:drv/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_INTERR_Msk      (1UL << CoreDebug_DEMCR_VC_INTERR_Pos)         /*!< Core
1327:drv/CMSIS/Include/core_cm3.h **** 
1328:drv/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_BUSERR_Pos       8U                                            /*!< Core
1329:drv/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_BUSERR_Msk      (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos)         /*!< Core
1330:drv/CMSIS/Include/core_cm3.h **** 
1331:drv/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_STATERR_Pos      7U                                            /*!< Core
1332:drv/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_STATERR_Msk     (1UL << CoreDebug_DEMCR_VC_STATERR_Pos)        /*!< Core
1333:drv/CMSIS/Include/core_cm3.h **** 
1334:drv/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_CHKERR_Pos       6U                                            /*!< Core
1335:drv/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_CHKERR_Msk      (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos)         /*!< Core
1336:drv/CMSIS/Include/core_cm3.h **** 
1337:drv/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Pos      5U                                            /*!< Core
1338:drv/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos)        /*!< Core
1339:drv/CMSIS/Include/core_cm3.h **** 
1340:drv/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_MMERR_Pos        4U                                            /*!< Core
1341:drv/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_MMERR_Msk       (1UL << CoreDebug_DEMCR_VC_MMERR_Pos)          /*!< Core
1342:drv/CMSIS/Include/core_cm3.h **** 
1343:drv/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_CORERESET_Pos    0U                                            /*!< Core
1344:drv/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL /*<< CoreDebug_DEMCR_VC_CORERESET_Pos*/)  /*!< Core
1345:drv/CMSIS/Include/core_cm3.h **** 
1346:drv/CMSIS/Include/core_cm3.h **** /*@} end of group CMSIS_CoreDebug */
1347:drv/CMSIS/Include/core_cm3.h **** 
1348:drv/CMSIS/Include/core_cm3.h **** 
1349:drv/CMSIS/Include/core_cm3.h **** /**
1350:drv/CMSIS/Include/core_cm3.h ****   \ingroup    CMSIS_core_register
1351:drv/CMSIS/Include/core_cm3.h ****   \defgroup   CMSIS_core_bitfield     Core register bit field macros
1352:drv/CMSIS/Include/core_cm3.h ****   \brief      Macros for use with bit field definitions (xxx_Pos, xxx_Msk).
1353:drv/CMSIS/Include/core_cm3.h ****   @{
1354:drv/CMSIS/Include/core_cm3.h ****  */
1355:drv/CMSIS/Include/core_cm3.h **** 
1356:drv/CMSIS/Include/core_cm3.h **** /**
1357:drv/CMSIS/Include/core_cm3.h ****   \brief   Mask and shift a bit field value for use in a register bit range.
1358:drv/CMSIS/Include/core_cm3.h ****   \param[in] field  Name of the register bit field.
1359:drv/CMSIS/Include/core_cm3.h ****   \param[in] value  Value of the bit field. This parameter is interpreted as an uint32_t type.
1360:drv/CMSIS/Include/core_cm3.h ****   \return           Masked and shifted value.
1361:drv/CMSIS/Include/core_cm3.h **** */
1362:drv/CMSIS/Include/core_cm3.h **** #define _VAL2FLD(field, value)    (((uint32_t)(value) << field ## _Pos) & field ## _Msk)
1363:drv/CMSIS/Include/core_cm3.h **** 
1364:drv/CMSIS/Include/core_cm3.h **** /**
1365:drv/CMSIS/Include/core_cm3.h ****   \brief     Mask and shift a register value to extract a bit filed value.
1366:drv/CMSIS/Include/core_cm3.h ****   \param[in] field  Name of the register bit field.
1367:drv/CMSIS/Include/core_cm3.h ****   \param[in] value  Value of register. This parameter is interpreted as an uint32_t type.
1368:drv/CMSIS/Include/core_cm3.h ****   \return           Masked and shifted bit field value.
1369:drv/CMSIS/Include/core_cm3.h **** */
1370:drv/CMSIS/Include/core_cm3.h **** #define _FLD2VAL(field, value)    (((uint32_t)(value) & field ## _Msk) >> field ## _Pos)
1371:drv/CMSIS/Include/core_cm3.h **** 
1372:drv/CMSIS/Include/core_cm3.h **** /*@} end of group CMSIS_core_bitfield */
1373:drv/CMSIS/Include/core_cm3.h **** 
1374:drv/CMSIS/Include/core_cm3.h **** 
ARM GAS  C:\Users\Ivan\AppData\Local\Temp\ccqIjD2c.s 			page 35


1375:drv/CMSIS/Include/core_cm3.h **** /**
1376:drv/CMSIS/Include/core_cm3.h ****   \ingroup    CMSIS_core_register
1377:drv/CMSIS/Include/core_cm3.h ****   \defgroup   CMSIS_core_base     Core Definitions
1378:drv/CMSIS/Include/core_cm3.h ****   \brief      Definitions for base addresses, unions, and structures.
1379:drv/CMSIS/Include/core_cm3.h ****   @{
1380:drv/CMSIS/Include/core_cm3.h ****  */
1381:drv/CMSIS/Include/core_cm3.h **** 
1382:drv/CMSIS/Include/core_cm3.h **** /* Memory mapping of Core Hardware */
1383:drv/CMSIS/Include/core_cm3.h **** #define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Bas
1384:drv/CMSIS/Include/core_cm3.h **** #define ITM_BASE            (0xE0000000UL)                            /*!< ITM Base Address */
1385:drv/CMSIS/Include/core_cm3.h **** #define DWT_BASE            (0xE0001000UL)                            /*!< DWT Base Address */
1386:drv/CMSIS/Include/core_cm3.h **** #define TPI_BASE            (0xE0040000UL)                            /*!< TPI Base Address */
1387:drv/CMSIS/Include/core_cm3.h **** #define CoreDebug_BASE      (0xE000EDF0UL)                            /*!< Core Debug Base Address 
1388:drv/CMSIS/Include/core_cm3.h **** #define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address */
1389:drv/CMSIS/Include/core_cm3.h **** #define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address */
1390:drv/CMSIS/Include/core_cm3.h **** #define SCB_BASE            (SCS_BASE +  0x0D00UL)                    /*!< System Control Block Bas
1391:drv/CMSIS/Include/core_cm3.h **** 
1392:drv/CMSIS/Include/core_cm3.h **** #define SCnSCB              ((SCnSCB_Type    *)     SCS_BASE      )   /*!< System control Register 
1393:drv/CMSIS/Include/core_cm3.h **** #define SCB                 ((SCB_Type       *)     SCB_BASE      )   /*!< SCB configuration struct
1394:drv/CMSIS/Include/core_cm3.h **** #define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   /*!< SysTick configuration st
1395:drv/CMSIS/Include/core_cm3.h **** #define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   /*!< NVIC configuration struc
1396:drv/CMSIS/Include/core_cm3.h **** #define ITM                 ((ITM_Type       *)     ITM_BASE      )   /*!< ITM configuration struct
1397:drv/CMSIS/Include/core_cm3.h **** #define DWT                 ((DWT_Type       *)     DWT_BASE      )   /*!< DWT configuration struct
1398:drv/CMSIS/Include/core_cm3.h **** #define TPI                 ((TPI_Type       *)     TPI_BASE      )   /*!< TPI configuration struct
1399:drv/CMSIS/Include/core_cm3.h **** #define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   /*!< Core Debug configuration
1400:drv/CMSIS/Include/core_cm3.h **** 
1401:drv/CMSIS/Include/core_cm3.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1402:drv/CMSIS/Include/core_cm3.h ****   #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    /*!< Memory Protection Unit *
1403:drv/CMSIS/Include/core_cm3.h ****   #define MPU               ((MPU_Type       *)     MPU_BASE      )   /*!< Memory Protection Unit *
1404:drv/CMSIS/Include/core_cm3.h **** #endif
1405:drv/CMSIS/Include/core_cm3.h **** 
1406:drv/CMSIS/Include/core_cm3.h **** /*@} */
1407:drv/CMSIS/Include/core_cm3.h **** 
1408:drv/CMSIS/Include/core_cm3.h **** 
1409:drv/CMSIS/Include/core_cm3.h **** 
1410:drv/CMSIS/Include/core_cm3.h **** /*******************************************************************************
1411:drv/CMSIS/Include/core_cm3.h ****  *                Hardware Abstraction Layer
1412:drv/CMSIS/Include/core_cm3.h ****   Core Function Interface contains:
1413:drv/CMSIS/Include/core_cm3.h ****   - Core NVIC Functions
1414:drv/CMSIS/Include/core_cm3.h ****   - Core SysTick Functions
1415:drv/CMSIS/Include/core_cm3.h ****   - Core Debug Functions
1416:drv/CMSIS/Include/core_cm3.h ****   - Core Register Access Functions
1417:drv/CMSIS/Include/core_cm3.h ****  ******************************************************************************/
1418:drv/CMSIS/Include/core_cm3.h **** /**
1419:drv/CMSIS/Include/core_cm3.h ****   \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
1420:drv/CMSIS/Include/core_cm3.h **** */
1421:drv/CMSIS/Include/core_cm3.h **** 
1422:drv/CMSIS/Include/core_cm3.h **** 
1423:drv/CMSIS/Include/core_cm3.h **** 
1424:drv/CMSIS/Include/core_cm3.h **** /* ##########################   NVIC functions  #################################### */
1425:drv/CMSIS/Include/core_cm3.h **** /**
1426:drv/CMSIS/Include/core_cm3.h ****   \ingroup  CMSIS_Core_FunctionInterface
1427:drv/CMSIS/Include/core_cm3.h ****   \defgroup CMSIS_Core_NVICFunctions NVIC Functions
1428:drv/CMSIS/Include/core_cm3.h ****   \brief    Functions that manage interrupts and exceptions via the NVIC.
1429:drv/CMSIS/Include/core_cm3.h ****   @{
1430:drv/CMSIS/Include/core_cm3.h ****  */
1431:drv/CMSIS/Include/core_cm3.h **** 
ARM GAS  C:\Users\Ivan\AppData\Local\Temp\ccqIjD2c.s 			page 36


1432:drv/CMSIS/Include/core_cm3.h **** #ifdef CMSIS_NVIC_VIRTUAL
1433:drv/CMSIS/Include/core_cm3.h ****   #ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE
1434:drv/CMSIS/Include/core_cm3.h ****     #define CMSIS_NVIC_VIRTUAL_HEADER_FILE "cmsis_nvic_virtual.h"
1435:drv/CMSIS/Include/core_cm3.h ****   #endif
1436:drv/CMSIS/Include/core_cm3.h ****   #include CMSIS_NVIC_VIRTUAL_HEADER_FILE
1437:drv/CMSIS/Include/core_cm3.h **** #else
1438:drv/CMSIS/Include/core_cm3.h ****   #define NVIC_SetPriorityGrouping    __NVIC_SetPriorityGrouping
1439:drv/CMSIS/Include/core_cm3.h ****   #define NVIC_GetPriorityGrouping    __NVIC_GetPriorityGrouping
1440:drv/CMSIS/Include/core_cm3.h ****   #define NVIC_EnableIRQ              __NVIC_EnableIRQ
1441:drv/CMSIS/Include/core_cm3.h ****   #define NVIC_GetEnableIRQ           __NVIC_GetEnableIRQ
1442:drv/CMSIS/Include/core_cm3.h ****   #define NVIC_DisableIRQ             __NVIC_DisableIRQ
1443:drv/CMSIS/Include/core_cm3.h ****   #define NVIC_GetPendingIRQ          __NVIC_GetPendingIRQ
1444:drv/CMSIS/Include/core_cm3.h ****   #define NVIC_SetPendingIRQ          __NVIC_SetPendingIRQ
1445:drv/CMSIS/Include/core_cm3.h ****   #define NVIC_ClearPendingIRQ        __NVIC_ClearPendingIRQ
1446:drv/CMSIS/Include/core_cm3.h ****   #define NVIC_GetActive              __NVIC_GetActive
1447:drv/CMSIS/Include/core_cm3.h ****   #define NVIC_SetPriority            __NVIC_SetPriority
1448:drv/CMSIS/Include/core_cm3.h ****   #define NVIC_GetPriority            __NVIC_GetPriority
1449:drv/CMSIS/Include/core_cm3.h ****   #define NVIC_SystemReset            __NVIC_SystemReset
1450:drv/CMSIS/Include/core_cm3.h **** #endif /* CMSIS_NVIC_VIRTUAL */
1451:drv/CMSIS/Include/core_cm3.h **** 
1452:drv/CMSIS/Include/core_cm3.h **** #ifdef CMSIS_VECTAB_VIRTUAL
1453:drv/CMSIS/Include/core_cm3.h ****   #ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE
1454:drv/CMSIS/Include/core_cm3.h ****    #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE "cmsis_vectab_virtual.h"
1455:drv/CMSIS/Include/core_cm3.h ****   #endif
1456:drv/CMSIS/Include/core_cm3.h ****   #include CMSIS_VECTAB_VIRTUAL_HEADER_FILE
1457:drv/CMSIS/Include/core_cm3.h **** #else
1458:drv/CMSIS/Include/core_cm3.h ****   #define NVIC_SetVector              __NVIC_SetVector
1459:drv/CMSIS/Include/core_cm3.h ****   #define NVIC_GetVector              __NVIC_GetVector
1460:drv/CMSIS/Include/core_cm3.h **** #endif  /* (CMSIS_VECTAB_VIRTUAL) */
1461:drv/CMSIS/Include/core_cm3.h **** 
1462:drv/CMSIS/Include/core_cm3.h **** #define NVIC_USER_IRQ_OFFSET          16
1463:drv/CMSIS/Include/core_cm3.h **** 
1464:drv/CMSIS/Include/core_cm3.h **** 
1465:drv/CMSIS/Include/core_cm3.h **** /* The following EXC_RETURN values are saved the LR on exception entry */
1466:drv/CMSIS/Include/core_cm3.h **** #define EXC_RETURN_HANDLER         (0xFFFFFFF1UL)     /* return to Handler mode, uses MSP after ret
1467:drv/CMSIS/Include/core_cm3.h **** #define EXC_RETURN_THREAD_MSP      (0xFFFFFFF9UL)     /* return to Thread mode, uses MSP after retu
1468:drv/CMSIS/Include/core_cm3.h **** #define EXC_RETURN_THREAD_PSP      (0xFFFFFFFDUL)     /* return to Thread mode, uses PSP after retu
1469:drv/CMSIS/Include/core_cm3.h **** 
1470:drv/CMSIS/Include/core_cm3.h **** 
1471:drv/CMSIS/Include/core_cm3.h **** /**
1472:drv/CMSIS/Include/core_cm3.h ****   \brief   Set Priority Grouping
1473:drv/CMSIS/Include/core_cm3.h ****   \details Sets the priority grouping field using the required unlock sequence.
1474:drv/CMSIS/Include/core_cm3.h ****            The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
1475:drv/CMSIS/Include/core_cm3.h ****            Only values from 0..7 are used.
1476:drv/CMSIS/Include/core_cm3.h ****            In case of a conflict between priority grouping and available
1477:drv/CMSIS/Include/core_cm3.h ****            priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
1478:drv/CMSIS/Include/core_cm3.h ****   \param [in]      PriorityGroup  Priority grouping field.
1479:drv/CMSIS/Include/core_cm3.h ****  */
1480:drv/CMSIS/Include/core_cm3.h **** __STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
1481:drv/CMSIS/Include/core_cm3.h **** {
1482:drv/CMSIS/Include/core_cm3.h ****   uint32_t reg_value;
1483:drv/CMSIS/Include/core_cm3.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 a
1484:drv/CMSIS/Include/core_cm3.h **** 
1485:drv/CMSIS/Include/core_cm3.h ****   reg_value  =  SCB->AIRCR;                                                   /* read old register 
1486:drv/CMSIS/Include/core_cm3.h ****   reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to chan
1487:drv/CMSIS/Include/core_cm3.h ****   reg_value  =  (reg_value                                   |
1488:drv/CMSIS/Include/core_cm3.h ****                 ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
ARM GAS  C:\Users\Ivan\AppData\Local\Temp\ccqIjD2c.s 			page 37


1489:drv/CMSIS/Include/core_cm3.h ****                 (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key a
1490:drv/CMSIS/Include/core_cm3.h ****   SCB->AIRCR =  reg_value;
1491:drv/CMSIS/Include/core_cm3.h **** }
1492:drv/CMSIS/Include/core_cm3.h **** 
1493:drv/CMSIS/Include/core_cm3.h **** 
1494:drv/CMSIS/Include/core_cm3.h **** /**
1495:drv/CMSIS/Include/core_cm3.h ****   \brief   Get Priority Grouping
1496:drv/CMSIS/Include/core_cm3.h ****   \details Reads the priority grouping field from the NVIC Interrupt Controller.
1497:drv/CMSIS/Include/core_cm3.h ****   \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
1498:drv/CMSIS/Include/core_cm3.h ****  */
1499:drv/CMSIS/Include/core_cm3.h **** __STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
1500:drv/CMSIS/Include/core_cm3.h **** {
1501:drv/CMSIS/Include/core_cm3.h ****   return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
1502:drv/CMSIS/Include/core_cm3.h **** }
1503:drv/CMSIS/Include/core_cm3.h **** 
1504:drv/CMSIS/Include/core_cm3.h **** 
1505:drv/CMSIS/Include/core_cm3.h **** /**
1506:drv/CMSIS/Include/core_cm3.h ****   \brief   Enable Interrupt
1507:drv/CMSIS/Include/core_cm3.h ****   \details Enables a device specific interrupt in the NVIC interrupt controller.
1508:drv/CMSIS/Include/core_cm3.h ****   \param [in]      IRQn  Device specific interrupt number.
1509:drv/CMSIS/Include/core_cm3.h ****   \note    IRQn must not be negative.
1510:drv/CMSIS/Include/core_cm3.h ****  */
1511:drv/CMSIS/Include/core_cm3.h **** __STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
1512:drv/CMSIS/Include/core_cm3.h **** {
1513:drv/CMSIS/Include/core_cm3.h ****   if ((int32_t)(IRQn) >= 0)
1514:drv/CMSIS/Include/core_cm3.h ****   {
1515:drv/CMSIS/Include/core_cm3.h ****     NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1516:drv/CMSIS/Include/core_cm3.h ****   }
1517:drv/CMSIS/Include/core_cm3.h **** }
1518:drv/CMSIS/Include/core_cm3.h **** 
1519:drv/CMSIS/Include/core_cm3.h **** 
1520:drv/CMSIS/Include/core_cm3.h **** /**
1521:drv/CMSIS/Include/core_cm3.h ****   \brief   Get Interrupt Enable status
1522:drv/CMSIS/Include/core_cm3.h ****   \details Returns a device specific interrupt enable status from the NVIC interrupt controller.
1523:drv/CMSIS/Include/core_cm3.h ****   \param [in]      IRQn  Device specific interrupt number.
1524:drv/CMSIS/Include/core_cm3.h ****   \return             0  Interrupt is not enabled.
1525:drv/CMSIS/Include/core_cm3.h ****   \return             1  Interrupt is enabled.
1526:drv/CMSIS/Include/core_cm3.h ****   \note    IRQn must not be negative.
1527:drv/CMSIS/Include/core_cm3.h ****  */
1528:drv/CMSIS/Include/core_cm3.h **** __STATIC_INLINE uint32_t __NVIC_GetEnableIRQ(IRQn_Type IRQn)
1529:drv/CMSIS/Include/core_cm3.h **** {
1530:drv/CMSIS/Include/core_cm3.h ****   if ((int32_t)(IRQn) >= 0)
1531:drv/CMSIS/Include/core_cm3.h ****   {
1532:drv/CMSIS/Include/core_cm3.h ****     return((uint32_t)(((NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
1533:drv/CMSIS/Include/core_cm3.h ****   }
1534:drv/CMSIS/Include/core_cm3.h ****   else
1535:drv/CMSIS/Include/core_cm3.h ****   {
1536:drv/CMSIS/Include/core_cm3.h ****     return(0U);
1537:drv/CMSIS/Include/core_cm3.h ****   }
1538:drv/CMSIS/Include/core_cm3.h **** }
1539:drv/CMSIS/Include/core_cm3.h **** 
1540:drv/CMSIS/Include/core_cm3.h **** 
1541:drv/CMSIS/Include/core_cm3.h **** /**
1542:drv/CMSIS/Include/core_cm3.h ****   \brief   Disable Interrupt
1543:drv/CMSIS/Include/core_cm3.h ****   \details Disables a device specific interrupt in the NVIC interrupt controller.
1544:drv/CMSIS/Include/core_cm3.h ****   \param [in]      IRQn  Device specific interrupt number.
1545:drv/CMSIS/Include/core_cm3.h ****   \note    IRQn must not be negative.
ARM GAS  C:\Users\Ivan\AppData\Local\Temp\ccqIjD2c.s 			page 38


1546:drv/CMSIS/Include/core_cm3.h ****  */
1547:drv/CMSIS/Include/core_cm3.h **** __STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
1548:drv/CMSIS/Include/core_cm3.h **** {
1549:drv/CMSIS/Include/core_cm3.h ****   if ((int32_t)(IRQn) >= 0)
1550:drv/CMSIS/Include/core_cm3.h ****   {
1551:drv/CMSIS/Include/core_cm3.h ****     NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1552:drv/CMSIS/Include/core_cm3.h ****     __DSB();
1553:drv/CMSIS/Include/core_cm3.h ****     __ISB();
1554:drv/CMSIS/Include/core_cm3.h ****   }
1555:drv/CMSIS/Include/core_cm3.h **** }
1556:drv/CMSIS/Include/core_cm3.h **** 
1557:drv/CMSIS/Include/core_cm3.h **** 
1558:drv/CMSIS/Include/core_cm3.h **** /**
1559:drv/CMSIS/Include/core_cm3.h ****   \brief   Get Pending Interrupt
1560:drv/CMSIS/Include/core_cm3.h ****   \details Reads the NVIC pending register and returns the pending bit for the specified device spe
1561:drv/CMSIS/Include/core_cm3.h ****   \param [in]      IRQn  Device specific interrupt number.
1562:drv/CMSIS/Include/core_cm3.h ****   \return             0  Interrupt status is not pending.
1563:drv/CMSIS/Include/core_cm3.h ****   \return             1  Interrupt status is pending.
1564:drv/CMSIS/Include/core_cm3.h ****   \note    IRQn must not be negative.
1565:drv/CMSIS/Include/core_cm3.h ****  */
1566:drv/CMSIS/Include/core_cm3.h **** __STATIC_INLINE uint32_t __NVIC_GetPendingIRQ(IRQn_Type IRQn)
1567:drv/CMSIS/Include/core_cm3.h **** {
1568:drv/CMSIS/Include/core_cm3.h ****   if ((int32_t)(IRQn) >= 0)
1569:drv/CMSIS/Include/core_cm3.h ****   {
1570:drv/CMSIS/Include/core_cm3.h ****     return((uint32_t)(((NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
1571:drv/CMSIS/Include/core_cm3.h ****   }
1572:drv/CMSIS/Include/core_cm3.h ****   else
1573:drv/CMSIS/Include/core_cm3.h ****   {
1574:drv/CMSIS/Include/core_cm3.h ****     return(0U);
1575:drv/CMSIS/Include/core_cm3.h ****   }
1576:drv/CMSIS/Include/core_cm3.h **** }
1577:drv/CMSIS/Include/core_cm3.h **** 
1578:drv/CMSIS/Include/core_cm3.h **** 
1579:drv/CMSIS/Include/core_cm3.h **** /**
1580:drv/CMSIS/Include/core_cm3.h ****   \brief   Set Pending Interrupt
1581:drv/CMSIS/Include/core_cm3.h ****   \details Sets the pending bit of a device specific interrupt in the NVIC pending register.
1582:drv/CMSIS/Include/core_cm3.h ****   \param [in]      IRQn  Device specific interrupt number.
1583:drv/CMSIS/Include/core_cm3.h ****   \note    IRQn must not be negative.
1584:drv/CMSIS/Include/core_cm3.h ****  */
1585:drv/CMSIS/Include/core_cm3.h **** __STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn)
1586:drv/CMSIS/Include/core_cm3.h **** {
1587:drv/CMSIS/Include/core_cm3.h ****   if ((int32_t)(IRQn) >= 0)
1588:drv/CMSIS/Include/core_cm3.h ****   {
1589:drv/CMSIS/Include/core_cm3.h ****     NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1590:drv/CMSIS/Include/core_cm3.h ****   }
1591:drv/CMSIS/Include/core_cm3.h **** }
1592:drv/CMSIS/Include/core_cm3.h **** 
1593:drv/CMSIS/Include/core_cm3.h **** 
1594:drv/CMSIS/Include/core_cm3.h **** /**
1595:drv/CMSIS/Include/core_cm3.h ****   \brief   Clear Pending Interrupt
1596:drv/CMSIS/Include/core_cm3.h ****   \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
1597:drv/CMSIS/Include/core_cm3.h ****   \param [in]      IRQn  Device specific interrupt number.
1598:drv/CMSIS/Include/core_cm3.h ****   \note    IRQn must not be negative.
1599:drv/CMSIS/Include/core_cm3.h ****  */
1600:drv/CMSIS/Include/core_cm3.h **** __STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
1601:drv/CMSIS/Include/core_cm3.h **** {
1602:drv/CMSIS/Include/core_cm3.h ****   if ((int32_t)(IRQn) >= 0)
ARM GAS  C:\Users\Ivan\AppData\Local\Temp\ccqIjD2c.s 			page 39


1603:drv/CMSIS/Include/core_cm3.h ****   {
1604:drv/CMSIS/Include/core_cm3.h ****     NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1605:drv/CMSIS/Include/core_cm3.h ****   }
1606:drv/CMSIS/Include/core_cm3.h **** }
1607:drv/CMSIS/Include/core_cm3.h **** 
1608:drv/CMSIS/Include/core_cm3.h **** 
1609:drv/CMSIS/Include/core_cm3.h **** /**
1610:drv/CMSIS/Include/core_cm3.h ****   \brief   Get Active Interrupt
1611:drv/CMSIS/Include/core_cm3.h ****   \details Reads the active register in the NVIC and returns the active bit for the device specific
1612:drv/CMSIS/Include/core_cm3.h ****   \param [in]      IRQn  Device specific interrupt number.
1613:drv/CMSIS/Include/core_cm3.h ****   \return             0  Interrupt status is not active.
1614:drv/CMSIS/Include/core_cm3.h ****   \return             1  Interrupt status is active.
1615:drv/CMSIS/Include/core_cm3.h ****   \note    IRQn must not be negative.
1616:drv/CMSIS/Include/core_cm3.h ****  */
1617:drv/CMSIS/Include/core_cm3.h **** __STATIC_INLINE uint32_t __NVIC_GetActive(IRQn_Type IRQn)
1618:drv/CMSIS/Include/core_cm3.h **** {
1619:drv/CMSIS/Include/core_cm3.h ****   if ((int32_t)(IRQn) >= 0)
1620:drv/CMSIS/Include/core_cm3.h ****   {
1621:drv/CMSIS/Include/core_cm3.h ****     return((uint32_t)(((NVIC->IABR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
1622:drv/CMSIS/Include/core_cm3.h ****   }
1623:drv/CMSIS/Include/core_cm3.h ****   else
1624:drv/CMSIS/Include/core_cm3.h ****   {
1625:drv/CMSIS/Include/core_cm3.h ****     return(0U);
1626:drv/CMSIS/Include/core_cm3.h ****   }
1627:drv/CMSIS/Include/core_cm3.h **** }
1628:drv/CMSIS/Include/core_cm3.h **** 
1629:drv/CMSIS/Include/core_cm3.h **** 
1630:drv/CMSIS/Include/core_cm3.h **** /**
1631:drv/CMSIS/Include/core_cm3.h ****   \brief   Set Interrupt Priority
1632:drv/CMSIS/Include/core_cm3.h ****   \details Sets the priority of a device specific interrupt or a processor exception.
1633:drv/CMSIS/Include/core_cm3.h ****            The interrupt number can be positive to specify a device specific interrupt,
1634:drv/CMSIS/Include/core_cm3.h ****            or negative to specify a processor exception.
1635:drv/CMSIS/Include/core_cm3.h ****   \param [in]      IRQn  Interrupt number.
1636:drv/CMSIS/Include/core_cm3.h ****   \param [in]  priority  Priority to set.
1637:drv/CMSIS/Include/core_cm3.h ****   \note    The priority cannot be set for every processor exception.
1638:drv/CMSIS/Include/core_cm3.h ****  */
1639:drv/CMSIS/Include/core_cm3.h **** __STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
 340              		.loc 2 1639 22 view .LVU58
 341              	.LBB19:
1640:drv/CMSIS/Include/core_cm3.h **** {
1641:drv/CMSIS/Include/core_cm3.h ****   if ((int32_t)(IRQn) >= 0)
 342              		.loc 2 1641 3 view .LVU59
1642:drv/CMSIS/Include/core_cm3.h ****   {
1643:drv/CMSIS/Include/core_cm3.h ****     NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (u
1644:drv/CMSIS/Include/core_cm3.h ****   }
1645:drv/CMSIS/Include/core_cm3.h ****   else
1646:drv/CMSIS/Include/core_cm3.h ****   {
1647:drv/CMSIS/Include/core_cm3.h ****     SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (u
 343              		.loc 2 1647 5 view .LVU60
 344              		.loc 2 1647 46 is_stmt 0 view .LVU61
 345 0004 284A     		ldr	r2, .L28
 346 0006 F023     		movs	r3, #240
 347 0008 82F82230 		strb	r3, [r2, #34]
 348              	.LVL19:
 349              		.loc 2 1647 46 view .LVU62
 350              	.LBE19:
 351              	.LBE18:
ARM GAS  C:\Users\Ivan\AppData\Local\Temp\ccqIjD2c.s 			page 40


  57:src/main.c    **** 	NVIC_SetPriority(SysTick_IRQn, realPriority-1ul);
 352              		.loc 1 57 2 is_stmt 1 view .LVU63
 353              	.LBB20:
 354              	.LBI20:
1648:drv/CMSIS/Include/core_cm3.h ****   }
1649:drv/CMSIS/Include/core_cm3.h **** }
1650:drv/CMSIS/Include/core_cm3.h **** 
1651:drv/CMSIS/Include/core_cm3.h **** 
1652:drv/CMSIS/Include/core_cm3.h **** /**
1653:drv/CMSIS/Include/core_cm3.h ****   \brief   Get Interrupt Priority
1654:drv/CMSIS/Include/core_cm3.h ****   \details Reads the priority of a device specific interrupt or a processor exception.
1655:drv/CMSIS/Include/core_cm3.h ****            The interrupt number can be positive to specify a device specific interrupt,
1656:drv/CMSIS/Include/core_cm3.h ****            or negative to specify a processor exception.
1657:drv/CMSIS/Include/core_cm3.h ****   \param [in]   IRQn  Interrupt number.
1658:drv/CMSIS/Include/core_cm3.h ****   \return             Interrupt Priority.
1659:drv/CMSIS/Include/core_cm3.h ****                       Value is aligned automatically to the implemented priority bits of the microc
1660:drv/CMSIS/Include/core_cm3.h ****  */
1661:drv/CMSIS/Include/core_cm3.h **** __STATIC_INLINE uint32_t __NVIC_GetPriority(IRQn_Type IRQn)
 355              		.loc 2 1661 26 view .LVU64
 356              	.LBB21:
1662:drv/CMSIS/Include/core_cm3.h **** {
1663:drv/CMSIS/Include/core_cm3.h **** 
1664:drv/CMSIS/Include/core_cm3.h ****   if ((int32_t)(IRQn) >= 0)
 357              		.loc 2 1664 3 view .LVU65
1665:drv/CMSIS/Include/core_cm3.h ****   {
1666:drv/CMSIS/Include/core_cm3.h ****     return(((uint32_t)NVIC->IP[((uint32_t)IRQn)]               >> (8U - __NVIC_PRIO_BITS)));
1667:drv/CMSIS/Include/core_cm3.h ****   }
1668:drv/CMSIS/Include/core_cm3.h ****   else
1669:drv/CMSIS/Include/core_cm3.h ****   {
1670:drv/CMSIS/Include/core_cm3.h ****     return(((uint32_t)SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] >> (8U - __NVIC_PRIO_BITS)));
 358              		.loc 2 1670 5 view .LVU66
 359              		.loc 2 1670 31 is_stmt 0 view .LVU67
 360 000c 92F82230 		ldrb	r3, [r2, #34]	@ zero_extendqisi2
 361              		.loc 2 1670 64 view .LVU68
 362 0010 1B09     		lsrs	r3, r3, #4
 363              	.LVL20:
 364              		.loc 2 1670 64 view .LVU69
 365              	.LBE21:
 366              	.LBE20:
  58:src/main.c    **** 
 367              		.loc 1 58 2 is_stmt 1 view .LVU70
 368              	.LBB22:
 369              	.LBI22:
1639:drv/CMSIS/Include/core_cm3.h **** {
 370              		.loc 2 1639 22 view .LVU71
 371              	.LBB23:
1641:drv/CMSIS/Include/core_cm3.h ****   {
 372              		.loc 2 1641 3 view .LVU72
1647:drv/CMSIS/Include/core_cm3.h ****   }
 373              		.loc 2 1647 5 view .LVU73
1647:drv/CMSIS/Include/core_cm3.h ****   }
 374              		.loc 2 1647 48 is_stmt 0 view .LVU74
 375 0012 013B     		subs	r3, r3, #1
 376              	.LVL21:
1647:drv/CMSIS/Include/core_cm3.h ****   }
 377              		.loc 2 1647 48 view .LVU75
 378 0014 1B01     		lsls	r3, r3, #4
ARM GAS  C:\Users\Ivan\AppData\Local\Temp\ccqIjD2c.s 			page 41


 379              	.LVL22:
1647:drv/CMSIS/Include/core_cm3.h ****   }
 380              		.loc 2 1647 48 view .LVU76
 381 0016 DBB2     		uxtb	r3, r3
1647:drv/CMSIS/Include/core_cm3.h ****   }
 382              		.loc 2 1647 46 view .LVU77
 383 0018 82F82330 		strb	r3, [r2, #35]
 384              	.LVL23:
1647:drv/CMSIS/Include/core_cm3.h ****   }
 385              		.loc 2 1647 46 view .LVU78
 386              	.LBE23:
 387              	.LBE22:
  61:src/main.c    **** 	SysTick_Config(SystemCoreClock/1000ul);
 388              		.loc 1 61 2 is_stmt 1 view .LVU79
 389 001c FFF7FEFF 		bl	SystemCoreClockUpdate
 390              	.LVL24:
  62:src/main.c    **** 	__enable_irq();
 391              		.loc 1 62 2 view .LVU80
 392 0020 224B     		ldr	r3, .L28+4
 393 0022 1B68     		ldr	r3, [r3]
 394 0024 224A     		ldr	r2, .L28+8
 395 0026 A2FB0323 		umull	r2, r3, r2, r3
 396 002a 9B09     		lsrs	r3, r3, #6
 397              	.LVL25:
 398              	.LBB24:
 399              	.LBI24:
1671:drv/CMSIS/Include/core_cm3.h ****   }
1672:drv/CMSIS/Include/core_cm3.h **** }
1673:drv/CMSIS/Include/core_cm3.h **** 
1674:drv/CMSIS/Include/core_cm3.h **** 
1675:drv/CMSIS/Include/core_cm3.h **** /**
1676:drv/CMSIS/Include/core_cm3.h ****   \brief   Encode Priority
1677:drv/CMSIS/Include/core_cm3.h ****   \details Encodes the priority for an interrupt with the given priority group,
1678:drv/CMSIS/Include/core_cm3.h ****            preemptive priority value, and subpriority value.
1679:drv/CMSIS/Include/core_cm3.h ****            In case of a conflict between priority grouping and available
1680:drv/CMSIS/Include/core_cm3.h ****            priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
1681:drv/CMSIS/Include/core_cm3.h ****   \param [in]     PriorityGroup  Used priority group.
1682:drv/CMSIS/Include/core_cm3.h ****   \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
1683:drv/CMSIS/Include/core_cm3.h ****   \param [in]       SubPriority  Subpriority value (starting from 0).
1684:drv/CMSIS/Include/core_cm3.h ****   \return                        Encoded priority. Value can be used in the function \ref NVIC_SetP
1685:drv/CMSIS/Include/core_cm3.h ****  */
1686:drv/CMSIS/Include/core_cm3.h **** __STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uin
1687:drv/CMSIS/Include/core_cm3.h **** {
1688:drv/CMSIS/Include/core_cm3.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used   
1689:drv/CMSIS/Include/core_cm3.h ****   uint32_t PreemptPriorityBits;
1690:drv/CMSIS/Include/core_cm3.h ****   uint32_t SubPriorityBits;
1691:drv/CMSIS/Include/core_cm3.h **** 
1692:drv/CMSIS/Include/core_cm3.h ****   PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NV
1693:drv/CMSIS/Include/core_cm3.h ****   SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint
1694:drv/CMSIS/Include/core_cm3.h **** 
1695:drv/CMSIS/Include/core_cm3.h ****   return (
1696:drv/CMSIS/Include/core_cm3.h ****            ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits
1697:drv/CMSIS/Include/core_cm3.h ****            ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
1698:drv/CMSIS/Include/core_cm3.h ****          );
1699:drv/CMSIS/Include/core_cm3.h **** }
1700:drv/CMSIS/Include/core_cm3.h **** 
1701:drv/CMSIS/Include/core_cm3.h **** 
ARM GAS  C:\Users\Ivan\AppData\Local\Temp\ccqIjD2c.s 			page 42


1702:drv/CMSIS/Include/core_cm3.h **** /**
1703:drv/CMSIS/Include/core_cm3.h ****   \brief   Decode Priority
1704:drv/CMSIS/Include/core_cm3.h ****   \details Decodes an interrupt priority value with a given priority group to
1705:drv/CMSIS/Include/core_cm3.h ****            preemptive priority value and subpriority value.
1706:drv/CMSIS/Include/core_cm3.h ****            In case of a conflict between priority grouping and available
1707:drv/CMSIS/Include/core_cm3.h ****            priority bits (__NVIC_PRIO_BITS) the smallest possible priority group is set.
1708:drv/CMSIS/Include/core_cm3.h ****   \param [in]         Priority   Priority value, which can be retrieved with the function \ref NVIC
1709:drv/CMSIS/Include/core_cm3.h ****   \param [in]     PriorityGroup  Used priority group.
1710:drv/CMSIS/Include/core_cm3.h ****   \param [out] pPreemptPriority  Preemptive priority value (starting from 0).
1711:drv/CMSIS/Include/core_cm3.h ****   \param [out]     pSubPriority  Subpriority value (starting from 0).
1712:drv/CMSIS/Include/core_cm3.h ****  */
1713:drv/CMSIS/Include/core_cm3.h **** __STATIC_INLINE void NVIC_DecodePriority (uint32_t Priority, uint32_t PriorityGroup, uint32_t* cons
1714:drv/CMSIS/Include/core_cm3.h **** {
1715:drv/CMSIS/Include/core_cm3.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used   
1716:drv/CMSIS/Include/core_cm3.h ****   uint32_t PreemptPriorityBits;
1717:drv/CMSIS/Include/core_cm3.h ****   uint32_t SubPriorityBits;
1718:drv/CMSIS/Include/core_cm3.h **** 
1719:drv/CMSIS/Include/core_cm3.h ****   PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NV
1720:drv/CMSIS/Include/core_cm3.h ****   SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint
1721:drv/CMSIS/Include/core_cm3.h **** 
1722:drv/CMSIS/Include/core_cm3.h ****   *pPreemptPriority = (Priority >> SubPriorityBits) & (uint32_t)((1UL << (PreemptPriorityBits)) - 1
1723:drv/CMSIS/Include/core_cm3.h ****   *pSubPriority     = (Priority                   ) & (uint32_t)((1UL << (SubPriorityBits    )) - 1
1724:drv/CMSIS/Include/core_cm3.h **** }
1725:drv/CMSIS/Include/core_cm3.h **** 
1726:drv/CMSIS/Include/core_cm3.h **** 
1727:drv/CMSIS/Include/core_cm3.h **** /**
1728:drv/CMSIS/Include/core_cm3.h ****   \brief   Set Interrupt Vector
1729:drv/CMSIS/Include/core_cm3.h ****   \details Sets an interrupt vector in SRAM based interrupt vector table.
1730:drv/CMSIS/Include/core_cm3.h ****            The interrupt number can be positive to specify a device specific interrupt,
1731:drv/CMSIS/Include/core_cm3.h ****            or negative to specify a processor exception.
1732:drv/CMSIS/Include/core_cm3.h ****            VTOR must been relocated to SRAM before.
1733:drv/CMSIS/Include/core_cm3.h ****   \param [in]   IRQn      Interrupt number
1734:drv/CMSIS/Include/core_cm3.h ****   \param [in]   vector    Address of interrupt handler function
1735:drv/CMSIS/Include/core_cm3.h ****  */
1736:drv/CMSIS/Include/core_cm3.h **** __STATIC_INLINE void __NVIC_SetVector(IRQn_Type IRQn, uint32_t vector)
1737:drv/CMSIS/Include/core_cm3.h **** {
1738:drv/CMSIS/Include/core_cm3.h ****   uint32_t *vectors = (uint32_t *)SCB->VTOR;
1739:drv/CMSIS/Include/core_cm3.h ****   vectors[(int32_t)IRQn + NVIC_USER_IRQ_OFFSET] = vector;
1740:drv/CMSIS/Include/core_cm3.h **** }
1741:drv/CMSIS/Include/core_cm3.h **** 
1742:drv/CMSIS/Include/core_cm3.h **** 
1743:drv/CMSIS/Include/core_cm3.h **** /**
1744:drv/CMSIS/Include/core_cm3.h ****   \brief   Get Interrupt Vector
1745:drv/CMSIS/Include/core_cm3.h ****   \details Reads an interrupt vector from interrupt vector table.
1746:drv/CMSIS/Include/core_cm3.h ****            The interrupt number can be positive to specify a device specific interrupt,
1747:drv/CMSIS/Include/core_cm3.h ****            or negative to specify a processor exception.
1748:drv/CMSIS/Include/core_cm3.h ****   \param [in]   IRQn      Interrupt number.
1749:drv/CMSIS/Include/core_cm3.h ****   \return                 Address of interrupt handler function
1750:drv/CMSIS/Include/core_cm3.h ****  */
1751:drv/CMSIS/Include/core_cm3.h **** __STATIC_INLINE uint32_t __NVIC_GetVector(IRQn_Type IRQn)
1752:drv/CMSIS/Include/core_cm3.h **** {
1753:drv/CMSIS/Include/core_cm3.h ****   uint32_t *vectors = (uint32_t *)SCB->VTOR;
1754:drv/CMSIS/Include/core_cm3.h ****   return vectors[(int32_t)IRQn + NVIC_USER_IRQ_OFFSET];
1755:drv/CMSIS/Include/core_cm3.h **** }
1756:drv/CMSIS/Include/core_cm3.h **** 
1757:drv/CMSIS/Include/core_cm3.h **** 
1758:drv/CMSIS/Include/core_cm3.h **** /**
ARM GAS  C:\Users\Ivan\AppData\Local\Temp\ccqIjD2c.s 			page 43


1759:drv/CMSIS/Include/core_cm3.h ****   \brief   System Reset
1760:drv/CMSIS/Include/core_cm3.h ****   \details Initiates a system reset request to reset the MCU.
1761:drv/CMSIS/Include/core_cm3.h ****  */
1762:drv/CMSIS/Include/core_cm3.h **** __NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
1763:drv/CMSIS/Include/core_cm3.h **** {
1764:drv/CMSIS/Include/core_cm3.h ****   __DSB();                                                          /* Ensure all outstanding memor
1765:drv/CMSIS/Include/core_cm3.h ****                                                                        buffered write are completed
1766:drv/CMSIS/Include/core_cm3.h ****   SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
1767:drv/CMSIS/Include/core_cm3.h ****                            (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
1768:drv/CMSIS/Include/core_cm3.h ****                             SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchange
1769:drv/CMSIS/Include/core_cm3.h ****   __DSB();                                                          /* Ensure completion of memory 
1770:drv/CMSIS/Include/core_cm3.h **** 
1771:drv/CMSIS/Include/core_cm3.h ****   for(;;)                                                           /* wait until reset */
1772:drv/CMSIS/Include/core_cm3.h ****   {
1773:drv/CMSIS/Include/core_cm3.h ****     __NOP();
1774:drv/CMSIS/Include/core_cm3.h ****   }
1775:drv/CMSIS/Include/core_cm3.h **** }
1776:drv/CMSIS/Include/core_cm3.h **** 
1777:drv/CMSIS/Include/core_cm3.h **** /*@} end of CMSIS_Core_NVICFunctions */
1778:drv/CMSIS/Include/core_cm3.h **** 
1779:drv/CMSIS/Include/core_cm3.h **** /* ##########################  MPU functions  #################################### */
1780:drv/CMSIS/Include/core_cm3.h **** 
1781:drv/CMSIS/Include/core_cm3.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1782:drv/CMSIS/Include/core_cm3.h **** 
1783:drv/CMSIS/Include/core_cm3.h **** #include "mpu_armv7.h"
1784:drv/CMSIS/Include/core_cm3.h **** 
1785:drv/CMSIS/Include/core_cm3.h **** #endif
1786:drv/CMSIS/Include/core_cm3.h **** 
1787:drv/CMSIS/Include/core_cm3.h **** /* ##########################  FPU functions  #################################### */
1788:drv/CMSIS/Include/core_cm3.h **** /**
1789:drv/CMSIS/Include/core_cm3.h ****   \ingroup  CMSIS_Core_FunctionInterface
1790:drv/CMSIS/Include/core_cm3.h ****   \defgroup CMSIS_Core_FpuFunctions FPU Functions
1791:drv/CMSIS/Include/core_cm3.h ****   \brief    Function that provides FPU type.
1792:drv/CMSIS/Include/core_cm3.h ****   @{
1793:drv/CMSIS/Include/core_cm3.h ****  */
1794:drv/CMSIS/Include/core_cm3.h **** 
1795:drv/CMSIS/Include/core_cm3.h **** /**
1796:drv/CMSIS/Include/core_cm3.h ****   \brief   get FPU type
1797:drv/CMSIS/Include/core_cm3.h ****   \details returns the FPU type
1798:drv/CMSIS/Include/core_cm3.h ****   \returns
1799:drv/CMSIS/Include/core_cm3.h ****    - \b  0: No FPU
1800:drv/CMSIS/Include/core_cm3.h ****    - \b  1: Single precision FPU
1801:drv/CMSIS/Include/core_cm3.h ****    - \b  2: Double + Single precision FPU
1802:drv/CMSIS/Include/core_cm3.h ****  */
1803:drv/CMSIS/Include/core_cm3.h **** __STATIC_INLINE uint32_t SCB_GetFPUType(void)
1804:drv/CMSIS/Include/core_cm3.h **** {
1805:drv/CMSIS/Include/core_cm3.h ****     return 0U;           /* No FPU */
1806:drv/CMSIS/Include/core_cm3.h **** }
1807:drv/CMSIS/Include/core_cm3.h **** 
1808:drv/CMSIS/Include/core_cm3.h **** 
1809:drv/CMSIS/Include/core_cm3.h **** /*@} end of CMSIS_Core_FpuFunctions */
1810:drv/CMSIS/Include/core_cm3.h **** 
1811:drv/CMSIS/Include/core_cm3.h **** 
1812:drv/CMSIS/Include/core_cm3.h **** 
1813:drv/CMSIS/Include/core_cm3.h **** /* ##################################    SysTick function  ########################################
1814:drv/CMSIS/Include/core_cm3.h **** /**
1815:drv/CMSIS/Include/core_cm3.h ****   \ingroup  CMSIS_Core_FunctionInterface
ARM GAS  C:\Users\Ivan\AppData\Local\Temp\ccqIjD2c.s 			page 44


1816:drv/CMSIS/Include/core_cm3.h ****   \defgroup CMSIS_Core_SysTickFunctions SysTick Functions
1817:drv/CMSIS/Include/core_cm3.h ****   \brief    Functions that configure the System.
1818:drv/CMSIS/Include/core_cm3.h ****   @{
1819:drv/CMSIS/Include/core_cm3.h ****  */
1820:drv/CMSIS/Include/core_cm3.h **** 
1821:drv/CMSIS/Include/core_cm3.h **** #if defined (__Vendor_SysTickConfig) && (__Vendor_SysTickConfig == 0U)
1822:drv/CMSIS/Include/core_cm3.h **** 
1823:drv/CMSIS/Include/core_cm3.h **** /**
1824:drv/CMSIS/Include/core_cm3.h ****   \brief   System Tick Configuration
1825:drv/CMSIS/Include/core_cm3.h ****   \details Initializes the System Timer and its interrupt, and starts the System Tick Timer.
1826:drv/CMSIS/Include/core_cm3.h ****            Counter is in free running mode to generate periodic interrupts.
1827:drv/CMSIS/Include/core_cm3.h ****   \param [in]  ticks  Number of ticks between two interrupts.
1828:drv/CMSIS/Include/core_cm3.h ****   \return          0  Function succeeded.
1829:drv/CMSIS/Include/core_cm3.h ****   \return          1  Function failed.
1830:drv/CMSIS/Include/core_cm3.h ****   \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
1831:drv/CMSIS/Include/core_cm3.h ****            function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.
1832:drv/CMSIS/Include/core_cm3.h ****            must contain a vendor-specific implementation of this function.
1833:drv/CMSIS/Include/core_cm3.h ****  */
1834:drv/CMSIS/Include/core_cm3.h **** __STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
 400              		.loc 2 1834 26 view .LVU81
 401              	.LBB25:
1835:drv/CMSIS/Include/core_cm3.h **** {
1836:drv/CMSIS/Include/core_cm3.h ****   if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 402              		.loc 2 1836 3 view .LVU82
 403              		.loc 2 1836 14 is_stmt 0 view .LVU83
 404 002c 013B     		subs	r3, r3, #1
 405              	.LVL26:
 406              		.loc 2 1836 6 view .LVU84
 407 002e B3F1807F 		cmp	r3, #16777216
 408 0032 0AD2     		bcs	.L25
1837:drv/CMSIS/Include/core_cm3.h ****   {
1838:drv/CMSIS/Include/core_cm3.h ****     return (1UL);                                                   /* Reload value impossible */
1839:drv/CMSIS/Include/core_cm3.h ****   }
1840:drv/CMSIS/Include/core_cm3.h **** 
1841:drv/CMSIS/Include/core_cm3.h ****   SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 409              		.loc 2 1841 3 is_stmt 1 view .LVU85
 410              		.loc 2 1841 18 is_stmt 0 view .LVU86
 411 0034 4FF0E022 		mov	r2, #-536813568
 412 0038 5361     		str	r3, [r2, #20]
1842:drv/CMSIS/Include/core_cm3.h ****   NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Int
 413              		.loc 2 1842 3 is_stmt 1 view .LVU87
 414              	.LVL27:
 415              	.LBB26:
 416              	.LBI26:
1639:drv/CMSIS/Include/core_cm3.h **** {
 417              		.loc 2 1639 22 view .LVU88
 418              	.LBB27:
1641:drv/CMSIS/Include/core_cm3.h ****   {
 419              		.loc 2 1641 3 view .LVU89
1647:drv/CMSIS/Include/core_cm3.h ****   }
 420              		.loc 2 1647 5 view .LVU90
1647:drv/CMSIS/Include/core_cm3.h ****   }
 421              		.loc 2 1647 46 is_stmt 0 view .LVU91
 422 003a 1B4B     		ldr	r3, .L28
 423              	.LVL28:
1647:drv/CMSIS/Include/core_cm3.h ****   }
 424              		.loc 2 1647 46 view .LVU92
ARM GAS  C:\Users\Ivan\AppData\Local\Temp\ccqIjD2c.s 			page 45


 425 003c F021     		movs	r1, #240
 426 003e 83F82310 		strb	r1, [r3, #35]
 427              	.LVL29:
1647:drv/CMSIS/Include/core_cm3.h ****   }
 428              		.loc 2 1647 46 view .LVU93
 429              	.LBE27:
 430              	.LBE26:
1843:drv/CMSIS/Include/core_cm3.h ****   SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Val
 431              		.loc 2 1843 3 is_stmt 1 view .LVU94
 432              		.loc 2 1843 18 is_stmt 0 view .LVU95
 433 0042 0023     		movs	r3, #0
 434 0044 9361     		str	r3, [r2, #24]
1844:drv/CMSIS/Include/core_cm3.h ****   SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 435              		.loc 2 1844 3 is_stmt 1 view .LVU96
 436              		.loc 2 1844 18 is_stmt 0 view .LVU97
 437 0046 0723     		movs	r3, #7
 438 0048 1361     		str	r3, [r2, #16]
1845:drv/CMSIS/Include/core_cm3.h ****                    SysTick_CTRL_TICKINT_Msk   |
1846:drv/CMSIS/Include/core_cm3.h ****                    SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTi
1847:drv/CMSIS/Include/core_cm3.h ****   return (0UL);                                                     /* Function successful */
 439              		.loc 2 1847 3 is_stmt 1 view .LVU98
 440              	.L25:
 441              		.loc 2 1847 3 is_stmt 0 view .LVU99
 442              	.LBE25:
 443              	.LBE24:
  63:src/main.c    **** 
 444              		.loc 1 63 2 is_stmt 1 view .LVU100
 445              	.LBB28:
 446              	.LBI28:
 447              		.file 3 "drv/CMSIS/Include/cmsis_gcc.h"
   1:drv/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:drv/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:drv/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:drv/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.0.4
   5:drv/CMSIS/Include/cmsis_gcc.h ****  * @date     09. April 2018
   6:drv/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:drv/CMSIS/Include/cmsis_gcc.h **** /*
   8:drv/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:drv/CMSIS/Include/cmsis_gcc.h ****  *
  10:drv/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:drv/CMSIS/Include/cmsis_gcc.h ****  *
  12:drv/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:drv/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:drv/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:drv/CMSIS/Include/cmsis_gcc.h ****  *
  16:drv/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:drv/CMSIS/Include/cmsis_gcc.h ****  *
  18:drv/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:drv/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:drv/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:drv/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:drv/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:drv/CMSIS/Include/cmsis_gcc.h ****  */
  24:drv/CMSIS/Include/cmsis_gcc.h **** 
  25:drv/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:drv/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:drv/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  C:\Users\Ivan\AppData\Local\Temp\ccqIjD2c.s 			page 46


  28:drv/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:drv/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:drv/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:drv/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:drv/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:drv/CMSIS/Include/cmsis_gcc.h **** 
  34:drv/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:drv/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:drv/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:drv/CMSIS/Include/cmsis_gcc.h **** #endif
  38:drv/CMSIS/Include/cmsis_gcc.h **** 
  39:drv/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:drv/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:drv/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:drv/CMSIS/Include/cmsis_gcc.h **** #endif
  43:drv/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:drv/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:drv/CMSIS/Include/cmsis_gcc.h **** #endif
  46:drv/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:drv/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:drv/CMSIS/Include/cmsis_gcc.h **** #endif
  49:drv/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:drv/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:drv/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:drv/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:drv/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:drv/CMSIS/Include/cmsis_gcc.h **** #endif
  55:drv/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:drv/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:drv/CMSIS/Include/cmsis_gcc.h **** #endif
  58:drv/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:drv/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:drv/CMSIS/Include/cmsis_gcc.h **** #endif
  61:drv/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:drv/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:drv/CMSIS/Include/cmsis_gcc.h **** #endif
  64:drv/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:drv/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:drv/CMSIS/Include/cmsis_gcc.h **** #endif
  67:drv/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:drv/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:drv/CMSIS/Include/cmsis_gcc.h **** #endif
  70:drv/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:drv/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:drv/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:drv/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:drv/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:drv/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:drv/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:drv/CMSIS/Include/cmsis_gcc.h **** #endif
  78:drv/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:drv/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:drv/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:drv/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:drv/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:drv/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:drv/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
ARM GAS  C:\Users\Ivan\AppData\Local\Temp\ccqIjD2c.s 			page 47


  85:drv/CMSIS/Include/cmsis_gcc.h **** #endif
  86:drv/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:drv/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:drv/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:drv/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:drv/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:drv/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:drv/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:drv/CMSIS/Include/cmsis_gcc.h **** #endif
  94:drv/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:drv/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:drv/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:drv/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:drv/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:drv/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:drv/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:drv/CMSIS/Include/cmsis_gcc.h **** #endif
 102:drv/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:drv/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:drv/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:drv/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:drv/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:drv/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:drv/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:drv/CMSIS/Include/cmsis_gcc.h **** #endif
 110:drv/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:drv/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:drv/CMSIS/Include/cmsis_gcc.h **** #endif
 113:drv/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:drv/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:drv/CMSIS/Include/cmsis_gcc.h **** #endif
 116:drv/CMSIS/Include/cmsis_gcc.h **** 
 117:drv/CMSIS/Include/cmsis_gcc.h **** 
 118:drv/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 119:drv/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 120:drv/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 121:drv/CMSIS/Include/cmsis_gcc.h ****   @{
 122:drv/CMSIS/Include/cmsis_gcc.h ****  */
 123:drv/CMSIS/Include/cmsis_gcc.h **** 
 124:drv/CMSIS/Include/cmsis_gcc.h **** /**
 125:drv/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 126:drv/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 127:drv/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 128:drv/CMSIS/Include/cmsis_gcc.h ****  */
 129:drv/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 448              		.loc 3 129 27 view .LVU101
 449              	.LBB29:
 130:drv/CMSIS/Include/cmsis_gcc.h **** {
 131:drv/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 450              		.loc 3 131 3 view .LVU102
 451              		.syntax unified
 452              	@ 131 "drv/CMSIS/Include/cmsis_gcc.h" 1
 453 004a 62B6     		cpsie i
 454              	@ 0 "" 2
 455              		.thumb
 456              		.syntax unified
 457              	.LBE29:
ARM GAS  C:\Users\Ivan\AppData\Local\Temp\ccqIjD2c.s 			page 48


 458              	.LBE28:
  66:src/main.c    **** 
 459              		.loc 1 66 2 view .LVU103
 460 004c 0020     		movs	r0, #0
 461 004e FFF7FEFF 		bl	OS_Init
 462              	.LVL30:
  68:src/main.c    **** 			task1,
 463              		.loc 1 68 2 view .LVU104
 464 0052 0024     		movs	r4, #0
 465 0054 0294     		str	r4, [sp, #8]
 466 0056 4FF48075 		mov	r5, #256
 467 005a 0195     		str	r5, [sp, #4]
 468 005c 154B     		ldr	r3, .L28+12
 469 005e 0093     		str	r3, [sp]
 470 0060 154B     		ldr	r3, .L28+16
 471 0062 0122     		movs	r2, #1
 472 0064 1549     		ldr	r1, .L28+20
 473 0066 1648     		ldr	r0, .L28+24
 474 0068 FFF7FEFF 		bl	OS_TaskCreate
 475              	.LVL31:
  76:src/main.c    **** 			task2,
 476              		.loc 1 76 2 view .LVU105
 477 006c 0294     		str	r4, [sp, #8]
 478 006e 0195     		str	r5, [sp, #4]
 479 0070 144B     		ldr	r3, .L28+28
 480 0072 0093     		str	r3, [sp]
 481 0074 144B     		ldr	r3, .L28+32
 482 0076 0222     		movs	r2, #2
 483 0078 1449     		ldr	r1, .L28+36
 484 007a 1548     		ldr	r0, .L28+40
 485 007c FFF7FEFF 		bl	OS_TaskCreate
 486              	.LVL32:
  84:src/main.c    **** 		task4,
 487              		.loc 1 84 2 view .LVU106
 488 0080 0294     		str	r4, [sp, #8]
 489 0082 0195     		str	r5, [sp, #4]
 490 0084 134B     		ldr	r3, .L28+44
 491 0086 0093     		str	r3, [sp]
 492 0088 134B     		ldr	r3, .L28+48
 493 008a 0422     		movs	r2, #4
 494 008c 1349     		ldr	r1, .L28+52
 495 008e 1448     		ldr	r0, .L28+56
 496 0090 FFF7FEFF 		bl	OS_TaskCreate
 497              	.LVL33:
  92:src/main.c    **** 
 498              		.loc 1 92 2 view .LVU107
 499 0094 2246     		mov	r2, r4
 500 0096 2146     		mov	r1, r4
 501 0098 1248     		ldr	r0, .L28+60
 502 009a FFF7FEFF 		bl	OS_MutexInit
 503              	.LVL34:
  94:src/main.c    **** 
 504              		.loc 1 94 2 view .LVU108
 505 009e 2046     		mov	r0, r4
 506 00a0 FFF7FEFF 		bl	OS_EnableScheduler
 507              	.LVL35:
 508              	.L26:
ARM GAS  C:\Users\Ivan\AppData\Local\Temp\ccqIjD2c.s 			page 49


  97:src/main.c    **** 
 509              		.loc 1 97 2 discriminator 1 view .LVU109
  97:src/main.c    **** 
 510              		.loc 1 97 9 discriminator 1 view .LVU110
  97:src/main.c    **** 
 511              		.loc 1 97 7 discriminator 1 view .LVU111
 512 00a4 FEE7     		b	.L26
 513              	.L29:
 514 00a6 00BF     		.align	2
 515              	.L28:
 516 00a8 00ED00E0 		.word	-536810240
 517 00ac 00000000 		.word	SystemCoreClock
 518 00b0 D34D6210 		.word	274877907
 519 00b4 00000000 		.word	.LANCHOR5
 520 00b8 00000000 		.word	.LC1
 521 00bc 00000000 		.word	task1
 522 00c0 00000000 		.word	.LANCHOR4
 523 00c4 00000000 		.word	.LANCHOR7
 524 00c8 08000000 		.word	.LC2
 525 00cc 00000000 		.word	task2
 526 00d0 00000000 		.word	.LANCHOR6
 527 00d4 00000000 		.word	.LANCHOR9
 528 00d8 10000000 		.word	.LC3
 529 00dc 00000000 		.word	task4
 530 00e0 00000000 		.word	.LANCHOR8
 531 00e4 00000000 		.word	.LANCHOR2
 532              		.cfi_endproc
 533              	.LFE71:
 535              		.global	mutex1
 536              		.global	cnt
 537              		.section	.bss.cnt,"aw",%nobits
 538              		.align	2
 539              		.set	.LANCHOR3,. + 0
 542              	cnt:
 543 0000 00000000 		.space	4
 544              		.section	.bss.mutex1,"aw",%nobits
 545              		.align	2
 546              		.set	.LANCHOR2,. + 0
 549              	mutex1:
 550 0000 00000000 		.space	284
 550      00000000 
 550      00000000 
 550      00000000 
 550      00000000 
 551              		.section	.bss.task1Stack,"aw",%nobits
 552              		.align	2
 553              		.set	.LANCHOR5,. + 0
 556              	task1Stack:
 557 0000 00000000 		.space	1024
 557      00000000 
 557      00000000 
 557      00000000 
 557      00000000 
 558              		.section	.bss.task1TCB,"aw",%nobits
 559              		.align	2
 560              		.set	.LANCHOR4,. + 0
 563              	task1TCB:
ARM GAS  C:\Users\Ivan\AppData\Local\Temp\ccqIjD2c.s 			page 50


 564 0000 00000000 		.space	28
 564      00000000 
 564      00000000 
 564      00000000 
 564      00000000 
 565              		.section	.bss.task2Stack,"aw",%nobits
 566              		.align	2
 567              		.set	.LANCHOR7,. + 0
 570              	task2Stack:
 571 0000 00000000 		.space	1024
 571      00000000 
 571      00000000 
 571      00000000 
 571      00000000 
 572              		.section	.bss.task2TCB,"aw",%nobits
 573              		.align	2
 574              		.set	.LANCHOR6,. + 0
 577              	task2TCB:
 578 0000 00000000 		.space	28
 578      00000000 
 578      00000000 
 578      00000000 
 578      00000000 
 579              		.section	.bss.task3Stack,"aw",%nobits
 580              		.align	2
 581              		.set	.LANCHOR1,. + 0
 584              	task3Stack:
 585 0000 00000000 		.space	1024
 585      00000000 
 585      00000000 
 585      00000000 
 585      00000000 
 586              		.section	.bss.task3TCB,"aw",%nobits
 587              		.align	2
 588              		.set	.LANCHOR0,. + 0
 591              	task3TCB:
 592 0000 00000000 		.space	28
 592      00000000 
 592      00000000 
 592      00000000 
 592      00000000 
 593              		.section	.bss.task4Stack,"aw",%nobits
 594              		.align	2
 595              		.set	.LANCHOR9,. + 0
 598              	task4Stack:
 599 0000 00000000 		.space	1024
 599      00000000 
 599      00000000 
 599      00000000 
 599      00000000 
 600              		.section	.bss.task4TCB,"aw",%nobits
 601              		.align	2
 602              		.set	.LANCHOR8,. + 0
 605              	task4TCB:
 606 0000 00000000 		.space	28
 606      00000000 
 606      00000000 
ARM GAS  C:\Users\Ivan\AppData\Local\Temp\ccqIjD2c.s 			page 51


 606      00000000 
 606      00000000 
 607              		.text
 608              	.Letext0:
 609              		.file 4 "c:\\eclipse\\gcc-arm-none-eabi-10-2020-q4-major\\arm-none-eabi\\include\\machine\\_defaul
 610              		.file 5 "c:\\eclipse\\gcc-arm-none-eabi-10-2020-q4-major\\arm-none-eabi\\include\\sys\\_stdint.h"
 611              		.file 6 "drv/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xb.h"
 612              		.file 7 "src/rtos/os_forward.h"
 613              		.file 8 "src/rtos/os.h"
 614              		.file 9 "src/rtos/mutex_forward.h"
 615              		.file 10 "src/rtos/mutex.h"
 616              		.file 11 "drv/CMSIS/Device/ST/STM32F1xx/Include/system_stm32f1xx.h"
ARM GAS  C:\Users\Ivan\AppData\Local\Temp\ccqIjD2c.s 			page 52


DEFINED SYMBOLS
                            *ABS*:00000000 main.c
C:\Users\Ivan\AppData\Local\Temp\ccqIjD2c.s:16     .text.task4:00000000 $t
C:\Users\Ivan\AppData\Local\Temp\ccqIjD2c.s:23     .text.task4:00000000 task4
C:\Users\Ivan\AppData\Local\Temp\ccqIjD2c.s:88     .text.task4:00000050 $d
C:\Users\Ivan\AppData\Local\Temp\ccqIjD2c.s:94     .rodata.task2.str1.4:00000000 $d
C:\Users\Ivan\AppData\Local\Temp\ccqIjD2c.s:98     .text.task2:00000000 $t
C:\Users\Ivan\AppData\Local\Temp\ccqIjD2c.s:104    .text.task2:00000000 task2
C:\Users\Ivan\AppData\Local\Temp\ccqIjD2c.s:172    .text.task2:00000054 $d
C:\Users\Ivan\AppData\Local\Temp\ccqIjD2c.s:188    .text.task3:00000000 task3
C:\Users\Ivan\AppData\Local\Temp\ccqIjD2c.s:182    .text.task3:00000000 $t
C:\Users\Ivan\AppData\Local\Temp\ccqIjD2c.s:236    .text.task3:00000030 $d
C:\Users\Ivan\AppData\Local\Temp\ccqIjD2c.s:241    .text.task1:00000000 $t
C:\Users\Ivan\AppData\Local\Temp\ccqIjD2c.s:247    .text.task1:00000000 task1
C:\Users\Ivan\AppData\Local\Temp\ccqIjD2c.s:298    .text.task1:00000034 $d
C:\Users\Ivan\AppData\Local\Temp\ccqIjD2c.s:303    .rodata.main.str1.4:00000000 $d
C:\Users\Ivan\AppData\Local\Temp\ccqIjD2c.s:313    .text.main:00000000 $t
C:\Users\Ivan\AppData\Local\Temp\ccqIjD2c.s:320    .text.main:00000000 main
C:\Users\Ivan\AppData\Local\Temp\ccqIjD2c.s:516    .text.main:000000a8 $d
C:\Users\Ivan\AppData\Local\Temp\ccqIjD2c.s:549    .bss.mutex1:00000000 mutex1
C:\Users\Ivan\AppData\Local\Temp\ccqIjD2c.s:542    .bss.cnt:00000000 cnt
C:\Users\Ivan\AppData\Local\Temp\ccqIjD2c.s:538    .bss.cnt:00000000 $d
C:\Users\Ivan\AppData\Local\Temp\ccqIjD2c.s:545    .bss.mutex1:00000000 $d
C:\Users\Ivan\AppData\Local\Temp\ccqIjD2c.s:552    .bss.task1Stack:00000000 $d
C:\Users\Ivan\AppData\Local\Temp\ccqIjD2c.s:556    .bss.task1Stack:00000000 task1Stack
C:\Users\Ivan\AppData\Local\Temp\ccqIjD2c.s:559    .bss.task1TCB:00000000 $d
C:\Users\Ivan\AppData\Local\Temp\ccqIjD2c.s:563    .bss.task1TCB:00000000 task1TCB
C:\Users\Ivan\AppData\Local\Temp\ccqIjD2c.s:566    .bss.task2Stack:00000000 $d
C:\Users\Ivan\AppData\Local\Temp\ccqIjD2c.s:570    .bss.task2Stack:00000000 task2Stack
C:\Users\Ivan\AppData\Local\Temp\ccqIjD2c.s:573    .bss.task2TCB:00000000 $d
C:\Users\Ivan\AppData\Local\Temp\ccqIjD2c.s:577    .bss.task2TCB:00000000 task2TCB
C:\Users\Ivan\AppData\Local\Temp\ccqIjD2c.s:580    .bss.task3Stack:00000000 $d
C:\Users\Ivan\AppData\Local\Temp\ccqIjD2c.s:584    .bss.task3Stack:00000000 task3Stack
C:\Users\Ivan\AppData\Local\Temp\ccqIjD2c.s:587    .bss.task3TCB:00000000 $d
C:\Users\Ivan\AppData\Local\Temp\ccqIjD2c.s:591    .bss.task3TCB:00000000 task3TCB
C:\Users\Ivan\AppData\Local\Temp\ccqIjD2c.s:594    .bss.task4Stack:00000000 $d
C:\Users\Ivan\AppData\Local\Temp\ccqIjD2c.s:598    .bss.task4Stack:00000000 task4Stack
C:\Users\Ivan\AppData\Local\Temp\ccqIjD2c.s:601    .bss.task4TCB:00000000 $d
C:\Users\Ivan\AppData\Local\Temp\ccqIjD2c.s:605    .bss.task4TCB:00000000 task4TCB

UNDEFINED SYMBOLS
OS_delayTime
OS_TaskCreate
OS_delayTicks
OS_MutexPend
OS_MutexPost
SystemCoreClockUpdate
OS_Init
OS_MutexInit
OS_EnableScheduler
SystemCoreClock
