
007Task_Priority.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000572c  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000114  080058bc  080058bc  000158bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080059d0  080059d0  0002001c  2**0
                  CONTENTS
  4 .ARM          00000008  080059d0  080059d0  000159d0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080059d8  080059d8  0002001c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080059d8  080059d8  000159d8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080059dc  080059dc  000159dc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000001c  20000000  080059e0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0002001c  2**0
                  CONTENTS
 10 .bss          0001a818  2000001c  2000001c  0002001c  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  2001a834  2001a834  0002001c  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0002001c  2**0
                  CONTENTS, READONLY
 13 .debug_info   00012627  00000000  00000000  0002004c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002a8c  00000000  00000000  00032673  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001150  00000000  00000000  00035100  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00000fe8  00000000  00000000  00036250  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000229b6  00000000  00000000  00037238  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001301e  00000000  00000000  00059bee  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000d589f  00000000  00000000  0006cc0c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  001424ab  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000047f4  00000000  00000000  001424fc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	2000001c 	.word	0x2000001c
 80001ac:	00000000 	.word	0x00000000
 80001b0:	080058a4 	.word	0x080058a4

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000020 	.word	0x20000020
 80001cc:	080058a4 	.word	0x080058a4

080001d0 <SEGGER_RTT_ASM_WriteSkipNoLock>:
        //   R4 <Rem>
        //   R5 pRing->pBuffer
        //   R6 pRing (Points to active struct SEGGER_RTT_BUFFER_DOWN)
        //   R7 WrOff
        //
        PUSH     {R4-R7}
 80001d0:	b4f0      	push	{r4, r5, r6, r7}
        ADD      R3,R0,R0, LSL #+1
 80001d2:	eb00 0340 	add.w	r3, r0, r0, lsl #1
        LDR.W    R0,=_SEGGER_RTT                 // pRing = &_SEGGER_RTT.aUp[BufferIndex];
 80001d6:	f8df 0088 	ldr.w	r0, [pc, #136]	; 8000260 <_Case3+0x6>
        ADD      R0,R0,R3, LSL #+3
 80001da:	eb00 00c3 	add.w	r0, r0, r3, lsl #3
        ADD      R6,R0,#+24
 80001de:	f100 0618 	add.w	r6, r0, #24
        LDR      R0,[R6, #+16]                   // RdOff = pRing->RdOff;
 80001e2:	6930      	ldr	r0, [r6, #16]
        LDR      R7,[R6, #+12]                   // WrOff = pRing->WrOff;
 80001e4:	68f7      	ldr	r7, [r6, #12]
        LDR      R5,[R6, #+4]                    // pRing->pBuffer
 80001e6:	6875      	ldr	r5, [r6, #4]
        CMP      R7,R0
 80001e8:	4287      	cmp	r7, r0
        BCC.N    _CheckCase4                     // if (RdOff <= WrOff) {                           => Case 1), 2) or 3)
 80001ea:	d332      	bcc.n	8000252 <_CheckCase4>
        //
        // Handling for case 1, later on identical to case 4
        //
        LDR      R3,[R6, #+8]                    //  Avail = pRing->SizeOfBuffer - WrOff - 1u;      => Space until wrap-around (assume 1 byte not usable for case that RdOff == 0)
 80001ec:	68b3      	ldr	r3, [r6, #8]
        SUBS     R4,R3,R7                        // <Rem> (Used in case we jump into case 2 afterwards)
 80001ee:	1bdc      	subs	r4, r3, r7
        SUBS     R3,R4,#+1                       // <Avail>
 80001f0:	1e63      	subs	r3, r4, #1
        CMP      R3,R2
 80001f2:	4293      	cmp	r3, r2
        BCC.N    _CheckCase2                     // if (Avail >= NumBytes) {  => Case 1)?
 80001f4:	d314      	bcc.n	8000220 <_CheckCase2>

080001f6 <_Case4>:
_Case4:
        ADDS     R5,R7,R5                        // pBuffer += WrOff
 80001f6:	197d      	adds	r5, r7, r5
        ADDS     R0,R2,R7                        // v = WrOff + NumBytes
 80001f8:	19d0      	adds	r0, r2, r7
 80001fa:	bf00      	nop

080001fc <_LoopCopyStraight>:
        // 2x unrolling for the copy loop that is used most of the time
        // This is a special optimization for small SystemView packets and makes them even faster
        //
        _ALIGN(2)
_LoopCopyStraight:                               // memcpy(pRing->pBuffer + WrOff, pData, NumBytes);
        LDRB     R3,[R1], #+1
 80001fc:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R5], #+1                    // *pDest++ = *pSrc++
 8000200:	f805 3b01 	strb.w	r3, [r5], #1
        SUBS     R2,R2,#+1
 8000204:	3a01      	subs	r2, #1
        BEQ      _CSDone
 8000206:	d005      	beq.n	8000214 <_CSDone>
        LDRB     R3,[R1], #+1
 8000208:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R5], #+1                    // *pDest++ = *pSrc++
 800020c:	f805 3b01 	strb.w	r3, [r5], #1
        SUBS     R2,R2,#+1
 8000210:	3a01      	subs	r2, #1
        BNE      _LoopCopyStraight
 8000212:	d1f3      	bne.n	80001fc <_LoopCopyStraight>

08000214 <_CSDone>:
_CSDone:
#if _CORE_NEEDS_DMB                              // Do not slow down cores that do not need a DMB instruction here
        DMB                                      // Cortex-M7 may delay memory writes and also change the order in which the writes happen. Therefore, make sure that all buffer writes are finished, before updating the <WrOff> in the struct
 8000214:	f3bf 8f5f 	dmb	sy
#endif
        STR      R0,[R6, #+12]                   // pRing->WrOff = WrOff + NumBytes;
 8000218:	60f0      	str	r0, [r6, #12]
        MOVS     R0,#+1
 800021a:	2001      	movs	r0, #1
        POP      {R4-R7}
 800021c:	bcf0      	pop	{r4, r5, r6, r7}
        BX       LR                              // Return 1
 800021e:	4770      	bx	lr

08000220 <_CheckCase2>:
_CheckCase2:
        ADDS     R0,R0,R3                        // Avail += RdOff; => Space incl. wrap-around
 8000220:	18c0      	adds	r0, r0, r3
        CMP      R0,R2
 8000222:	4290      	cmp	r0, r2
        BCC.N    _Case3                          // if (Avail >= NumBytes) {           => Case 2? => If not, we have case 3) (does not fit)
 8000224:	d319      	bcc.n	800025a <_Case3>
        //
        // Handling for case 2
        //
        ADDS     R0,R7,R5                        // v = pRing->pBuffer + WrOff => Do not change pRing->pBuffer here because 2nd chunk needs org. value
 8000226:	1978      	adds	r0, r7, r5
        SUBS     R2,R2,R4                        // NumBytes -= Rem;  (Rem = pRing->SizeOfBuffer - WrOff; => Space until end of buffer)
 8000228:	1b12      	subs	r2, r2, r4

0800022a <_LoopCopyBeforeWrapAround>:
_LoopCopyBeforeWrapAround:                       // memcpy(pRing->pBuffer + WrOff, pData, Rem); => Copy 1st chunk
        LDRB     R3,[R1], #+1
 800022a:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R0], #+1                    // *pDest++ = *pSrc++
 800022e:	f800 3b01 	strb.w	r3, [r0], #1
        SUBS     R4,R4,#+1
 8000232:	3c01      	subs	r4, #1
        BNE      _LoopCopyBeforeWrapAround
 8000234:	d1f9      	bne.n	800022a <_LoopCopyBeforeWrapAround>
        // Special case: First check that assumed RdOff == 0 calculated that last element before wrap-around could not be used
        // But 2nd check (considering space until wrap-around and until RdOff) revealed that RdOff is not 0, so we can use the last element
        // In this case, we may use a copy straight until buffer end anyway without needing to copy 2 chunks
        // Therefore, check if 2nd memcpy is necessary at all
        //
        ADDS     R4,R2,#+0                       // Save <NumBytes> (needed as counter in loop but must be written to <WrOff> after the loop). Also use this inst to update the flags to skip 2nd loop if possible
 8000236:	1c14      	adds	r4, r2, #0
        BEQ.N    _No2ChunkNeeded                 // if (NumBytes) {
 8000238:	d005      	beq.n	8000246 <_No2ChunkNeeded>

0800023a <_LoopCopyAfterWrapAround>:
_LoopCopyAfterWrapAround:                        // memcpy(pRing->pBuffer, pData + Rem, NumBytes);
        LDRB     R3,[R1], #+1                    // pData already points to the next src byte due to copy loop increment before this loop
 800023a:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R5], #+1                    // *pDest++ = *pSrc++
 800023e:	f805 3b01 	strb.w	r3, [r5], #1
        SUBS     R2,R2,#+1
 8000242:	3a01      	subs	r2, #1
        BNE      _LoopCopyAfterWrapAround
 8000244:	d1f9      	bne.n	800023a <_LoopCopyAfterWrapAround>

08000246 <_No2ChunkNeeded>:
_No2ChunkNeeded:
#if _CORE_NEEDS_DMB                              // Do not slow down cores that do not need a DMB instruction here
        DMB                                      // Cortex-M7 may delay memory writes and also change the order in which the writes happen. Therefore, make sure that all buffer writes are finished, before updating the <WrOff> in the struct
 8000246:	f3bf 8f5f 	dmb	sy
#endif
        STR      R4,[R6, #+12]                   // pRing->WrOff = NumBytes; => Must be written after copying data because J-Link may read control block asynchronously while writing into buffer
 800024a:	60f4      	str	r4, [r6, #12]
        MOVS     R0,#+1
 800024c:	2001      	movs	r0, #1
        POP      {R4-R7}
 800024e:	bcf0      	pop	{r4, r5, r6, r7}
        BX       LR                              // Return 1
 8000250:	4770      	bx	lr

08000252 <_CheckCase4>:
_CheckCase4:
        SUBS     R0,R0,R7
 8000252:	1bc0      	subs	r0, r0, r7
        SUBS     R0,R0,#+1                       // Avail = RdOff - WrOff - 1u;
 8000254:	3801      	subs	r0, #1
        CMP      R0,R2
 8000256:	4290      	cmp	r0, r2
        BCS.N    _Case4                          // if (Avail >= NumBytes) {      => Case 4) == 1) ? => If not, we have case 5) == 3) (does not fit)
 8000258:	d2cd      	bcs.n	80001f6 <_Case4>

0800025a <_Case3>:
_Case3:
        MOVS     R0,#+0
 800025a:	2000      	movs	r0, #0
        POP      {R4-R7}
 800025c:	bcf0      	pop	{r4, r5, r6, r7}
        BX       LR                              // Return 0
 800025e:	4770      	bx	lr
        LDR.W    R0,=_SEGGER_RTT                 // pRing = &_SEGGER_RTT.aUp[BufferIndex];
 8000260:	20019260 	.word	0x20019260

08000264 <strlen>:
 8000264:	4603      	mov	r3, r0
 8000266:	f813 2b01 	ldrb.w	r2, [r3], #1
 800026a:	2a00      	cmp	r2, #0
 800026c:	d1fb      	bne.n	8000266 <strlen+0x2>
 800026e:	1a18      	subs	r0, r3, r0
 8000270:	3801      	subs	r0, #1
 8000272:	4770      	bx	lr

08000274 <__aeabi_uldivmod>:
 8000274:	b953      	cbnz	r3, 800028c <__aeabi_uldivmod+0x18>
 8000276:	b94a      	cbnz	r2, 800028c <__aeabi_uldivmod+0x18>
 8000278:	2900      	cmp	r1, #0
 800027a:	bf08      	it	eq
 800027c:	2800      	cmpeq	r0, #0
 800027e:	bf1c      	itt	ne
 8000280:	f04f 31ff 	movne.w	r1, #4294967295
 8000284:	f04f 30ff 	movne.w	r0, #4294967295
 8000288:	f000 b974 	b.w	8000574 <__aeabi_idiv0>
 800028c:	f1ad 0c08 	sub.w	ip, sp, #8
 8000290:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000294:	f000 f806 	bl	80002a4 <__udivmoddi4>
 8000298:	f8dd e004 	ldr.w	lr, [sp, #4]
 800029c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002a0:	b004      	add	sp, #16
 80002a2:	4770      	bx	lr

080002a4 <__udivmoddi4>:
 80002a4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002a8:	9d08      	ldr	r5, [sp, #32]
 80002aa:	4604      	mov	r4, r0
 80002ac:	468e      	mov	lr, r1
 80002ae:	2b00      	cmp	r3, #0
 80002b0:	d14d      	bne.n	800034e <__udivmoddi4+0xaa>
 80002b2:	428a      	cmp	r2, r1
 80002b4:	4694      	mov	ip, r2
 80002b6:	d969      	bls.n	800038c <__udivmoddi4+0xe8>
 80002b8:	fab2 f282 	clz	r2, r2
 80002bc:	b152      	cbz	r2, 80002d4 <__udivmoddi4+0x30>
 80002be:	fa01 f302 	lsl.w	r3, r1, r2
 80002c2:	f1c2 0120 	rsb	r1, r2, #32
 80002c6:	fa20 f101 	lsr.w	r1, r0, r1
 80002ca:	fa0c fc02 	lsl.w	ip, ip, r2
 80002ce:	ea41 0e03 	orr.w	lr, r1, r3
 80002d2:	4094      	lsls	r4, r2
 80002d4:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80002d8:	0c21      	lsrs	r1, r4, #16
 80002da:	fbbe f6f8 	udiv	r6, lr, r8
 80002de:	fa1f f78c 	uxth.w	r7, ip
 80002e2:	fb08 e316 	mls	r3, r8, r6, lr
 80002e6:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 80002ea:	fb06 f107 	mul.w	r1, r6, r7
 80002ee:	4299      	cmp	r1, r3
 80002f0:	d90a      	bls.n	8000308 <__udivmoddi4+0x64>
 80002f2:	eb1c 0303 	adds.w	r3, ip, r3
 80002f6:	f106 30ff 	add.w	r0, r6, #4294967295
 80002fa:	f080 811f 	bcs.w	800053c <__udivmoddi4+0x298>
 80002fe:	4299      	cmp	r1, r3
 8000300:	f240 811c 	bls.w	800053c <__udivmoddi4+0x298>
 8000304:	3e02      	subs	r6, #2
 8000306:	4463      	add	r3, ip
 8000308:	1a5b      	subs	r3, r3, r1
 800030a:	b2a4      	uxth	r4, r4
 800030c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000310:	fb08 3310 	mls	r3, r8, r0, r3
 8000314:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000318:	fb00 f707 	mul.w	r7, r0, r7
 800031c:	42a7      	cmp	r7, r4
 800031e:	d90a      	bls.n	8000336 <__udivmoddi4+0x92>
 8000320:	eb1c 0404 	adds.w	r4, ip, r4
 8000324:	f100 33ff 	add.w	r3, r0, #4294967295
 8000328:	f080 810a 	bcs.w	8000540 <__udivmoddi4+0x29c>
 800032c:	42a7      	cmp	r7, r4
 800032e:	f240 8107 	bls.w	8000540 <__udivmoddi4+0x29c>
 8000332:	4464      	add	r4, ip
 8000334:	3802      	subs	r0, #2
 8000336:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800033a:	1be4      	subs	r4, r4, r7
 800033c:	2600      	movs	r6, #0
 800033e:	b11d      	cbz	r5, 8000348 <__udivmoddi4+0xa4>
 8000340:	40d4      	lsrs	r4, r2
 8000342:	2300      	movs	r3, #0
 8000344:	e9c5 4300 	strd	r4, r3, [r5]
 8000348:	4631      	mov	r1, r6
 800034a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800034e:	428b      	cmp	r3, r1
 8000350:	d909      	bls.n	8000366 <__udivmoddi4+0xc2>
 8000352:	2d00      	cmp	r5, #0
 8000354:	f000 80ef 	beq.w	8000536 <__udivmoddi4+0x292>
 8000358:	2600      	movs	r6, #0
 800035a:	e9c5 0100 	strd	r0, r1, [r5]
 800035e:	4630      	mov	r0, r6
 8000360:	4631      	mov	r1, r6
 8000362:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000366:	fab3 f683 	clz	r6, r3
 800036a:	2e00      	cmp	r6, #0
 800036c:	d14a      	bne.n	8000404 <__udivmoddi4+0x160>
 800036e:	428b      	cmp	r3, r1
 8000370:	d302      	bcc.n	8000378 <__udivmoddi4+0xd4>
 8000372:	4282      	cmp	r2, r0
 8000374:	f200 80f9 	bhi.w	800056a <__udivmoddi4+0x2c6>
 8000378:	1a84      	subs	r4, r0, r2
 800037a:	eb61 0303 	sbc.w	r3, r1, r3
 800037e:	2001      	movs	r0, #1
 8000380:	469e      	mov	lr, r3
 8000382:	2d00      	cmp	r5, #0
 8000384:	d0e0      	beq.n	8000348 <__udivmoddi4+0xa4>
 8000386:	e9c5 4e00 	strd	r4, lr, [r5]
 800038a:	e7dd      	b.n	8000348 <__udivmoddi4+0xa4>
 800038c:	b902      	cbnz	r2, 8000390 <__udivmoddi4+0xec>
 800038e:	deff      	udf	#255	; 0xff
 8000390:	fab2 f282 	clz	r2, r2
 8000394:	2a00      	cmp	r2, #0
 8000396:	f040 8092 	bne.w	80004be <__udivmoddi4+0x21a>
 800039a:	eba1 010c 	sub.w	r1, r1, ip
 800039e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003a2:	fa1f fe8c 	uxth.w	lr, ip
 80003a6:	2601      	movs	r6, #1
 80003a8:	0c20      	lsrs	r0, r4, #16
 80003aa:	fbb1 f3f7 	udiv	r3, r1, r7
 80003ae:	fb07 1113 	mls	r1, r7, r3, r1
 80003b2:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80003b6:	fb0e f003 	mul.w	r0, lr, r3
 80003ba:	4288      	cmp	r0, r1
 80003bc:	d908      	bls.n	80003d0 <__udivmoddi4+0x12c>
 80003be:	eb1c 0101 	adds.w	r1, ip, r1
 80003c2:	f103 38ff 	add.w	r8, r3, #4294967295
 80003c6:	d202      	bcs.n	80003ce <__udivmoddi4+0x12a>
 80003c8:	4288      	cmp	r0, r1
 80003ca:	f200 80cb 	bhi.w	8000564 <__udivmoddi4+0x2c0>
 80003ce:	4643      	mov	r3, r8
 80003d0:	1a09      	subs	r1, r1, r0
 80003d2:	b2a4      	uxth	r4, r4
 80003d4:	fbb1 f0f7 	udiv	r0, r1, r7
 80003d8:	fb07 1110 	mls	r1, r7, r0, r1
 80003dc:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 80003e0:	fb0e fe00 	mul.w	lr, lr, r0
 80003e4:	45a6      	cmp	lr, r4
 80003e6:	d908      	bls.n	80003fa <__udivmoddi4+0x156>
 80003e8:	eb1c 0404 	adds.w	r4, ip, r4
 80003ec:	f100 31ff 	add.w	r1, r0, #4294967295
 80003f0:	d202      	bcs.n	80003f8 <__udivmoddi4+0x154>
 80003f2:	45a6      	cmp	lr, r4
 80003f4:	f200 80bb 	bhi.w	800056e <__udivmoddi4+0x2ca>
 80003f8:	4608      	mov	r0, r1
 80003fa:	eba4 040e 	sub.w	r4, r4, lr
 80003fe:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000402:	e79c      	b.n	800033e <__udivmoddi4+0x9a>
 8000404:	f1c6 0720 	rsb	r7, r6, #32
 8000408:	40b3      	lsls	r3, r6
 800040a:	fa22 fc07 	lsr.w	ip, r2, r7
 800040e:	ea4c 0c03 	orr.w	ip, ip, r3
 8000412:	fa20 f407 	lsr.w	r4, r0, r7
 8000416:	fa01 f306 	lsl.w	r3, r1, r6
 800041a:	431c      	orrs	r4, r3
 800041c:	40f9      	lsrs	r1, r7
 800041e:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000422:	fa00 f306 	lsl.w	r3, r0, r6
 8000426:	fbb1 f8f9 	udiv	r8, r1, r9
 800042a:	0c20      	lsrs	r0, r4, #16
 800042c:	fa1f fe8c 	uxth.w	lr, ip
 8000430:	fb09 1118 	mls	r1, r9, r8, r1
 8000434:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000438:	fb08 f00e 	mul.w	r0, r8, lr
 800043c:	4288      	cmp	r0, r1
 800043e:	fa02 f206 	lsl.w	r2, r2, r6
 8000442:	d90b      	bls.n	800045c <__udivmoddi4+0x1b8>
 8000444:	eb1c 0101 	adds.w	r1, ip, r1
 8000448:	f108 3aff 	add.w	sl, r8, #4294967295
 800044c:	f080 8088 	bcs.w	8000560 <__udivmoddi4+0x2bc>
 8000450:	4288      	cmp	r0, r1
 8000452:	f240 8085 	bls.w	8000560 <__udivmoddi4+0x2bc>
 8000456:	f1a8 0802 	sub.w	r8, r8, #2
 800045a:	4461      	add	r1, ip
 800045c:	1a09      	subs	r1, r1, r0
 800045e:	b2a4      	uxth	r4, r4
 8000460:	fbb1 f0f9 	udiv	r0, r1, r9
 8000464:	fb09 1110 	mls	r1, r9, r0, r1
 8000468:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 800046c:	fb00 fe0e 	mul.w	lr, r0, lr
 8000470:	458e      	cmp	lr, r1
 8000472:	d908      	bls.n	8000486 <__udivmoddi4+0x1e2>
 8000474:	eb1c 0101 	adds.w	r1, ip, r1
 8000478:	f100 34ff 	add.w	r4, r0, #4294967295
 800047c:	d26c      	bcs.n	8000558 <__udivmoddi4+0x2b4>
 800047e:	458e      	cmp	lr, r1
 8000480:	d96a      	bls.n	8000558 <__udivmoddi4+0x2b4>
 8000482:	3802      	subs	r0, #2
 8000484:	4461      	add	r1, ip
 8000486:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 800048a:	fba0 9402 	umull	r9, r4, r0, r2
 800048e:	eba1 010e 	sub.w	r1, r1, lr
 8000492:	42a1      	cmp	r1, r4
 8000494:	46c8      	mov	r8, r9
 8000496:	46a6      	mov	lr, r4
 8000498:	d356      	bcc.n	8000548 <__udivmoddi4+0x2a4>
 800049a:	d053      	beq.n	8000544 <__udivmoddi4+0x2a0>
 800049c:	b15d      	cbz	r5, 80004b6 <__udivmoddi4+0x212>
 800049e:	ebb3 0208 	subs.w	r2, r3, r8
 80004a2:	eb61 010e 	sbc.w	r1, r1, lr
 80004a6:	fa01 f707 	lsl.w	r7, r1, r7
 80004aa:	fa22 f306 	lsr.w	r3, r2, r6
 80004ae:	40f1      	lsrs	r1, r6
 80004b0:	431f      	orrs	r7, r3
 80004b2:	e9c5 7100 	strd	r7, r1, [r5]
 80004b6:	2600      	movs	r6, #0
 80004b8:	4631      	mov	r1, r6
 80004ba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004be:	f1c2 0320 	rsb	r3, r2, #32
 80004c2:	40d8      	lsrs	r0, r3
 80004c4:	fa0c fc02 	lsl.w	ip, ip, r2
 80004c8:	fa21 f303 	lsr.w	r3, r1, r3
 80004cc:	4091      	lsls	r1, r2
 80004ce:	4301      	orrs	r1, r0
 80004d0:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004d4:	fa1f fe8c 	uxth.w	lr, ip
 80004d8:	fbb3 f0f7 	udiv	r0, r3, r7
 80004dc:	fb07 3610 	mls	r6, r7, r0, r3
 80004e0:	0c0b      	lsrs	r3, r1, #16
 80004e2:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 80004e6:	fb00 f60e 	mul.w	r6, r0, lr
 80004ea:	429e      	cmp	r6, r3
 80004ec:	fa04 f402 	lsl.w	r4, r4, r2
 80004f0:	d908      	bls.n	8000504 <__udivmoddi4+0x260>
 80004f2:	eb1c 0303 	adds.w	r3, ip, r3
 80004f6:	f100 38ff 	add.w	r8, r0, #4294967295
 80004fa:	d22f      	bcs.n	800055c <__udivmoddi4+0x2b8>
 80004fc:	429e      	cmp	r6, r3
 80004fe:	d92d      	bls.n	800055c <__udivmoddi4+0x2b8>
 8000500:	3802      	subs	r0, #2
 8000502:	4463      	add	r3, ip
 8000504:	1b9b      	subs	r3, r3, r6
 8000506:	b289      	uxth	r1, r1
 8000508:	fbb3 f6f7 	udiv	r6, r3, r7
 800050c:	fb07 3316 	mls	r3, r7, r6, r3
 8000510:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000514:	fb06 f30e 	mul.w	r3, r6, lr
 8000518:	428b      	cmp	r3, r1
 800051a:	d908      	bls.n	800052e <__udivmoddi4+0x28a>
 800051c:	eb1c 0101 	adds.w	r1, ip, r1
 8000520:	f106 38ff 	add.w	r8, r6, #4294967295
 8000524:	d216      	bcs.n	8000554 <__udivmoddi4+0x2b0>
 8000526:	428b      	cmp	r3, r1
 8000528:	d914      	bls.n	8000554 <__udivmoddi4+0x2b0>
 800052a:	3e02      	subs	r6, #2
 800052c:	4461      	add	r1, ip
 800052e:	1ac9      	subs	r1, r1, r3
 8000530:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000534:	e738      	b.n	80003a8 <__udivmoddi4+0x104>
 8000536:	462e      	mov	r6, r5
 8000538:	4628      	mov	r0, r5
 800053a:	e705      	b.n	8000348 <__udivmoddi4+0xa4>
 800053c:	4606      	mov	r6, r0
 800053e:	e6e3      	b.n	8000308 <__udivmoddi4+0x64>
 8000540:	4618      	mov	r0, r3
 8000542:	e6f8      	b.n	8000336 <__udivmoddi4+0x92>
 8000544:	454b      	cmp	r3, r9
 8000546:	d2a9      	bcs.n	800049c <__udivmoddi4+0x1f8>
 8000548:	ebb9 0802 	subs.w	r8, r9, r2
 800054c:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000550:	3801      	subs	r0, #1
 8000552:	e7a3      	b.n	800049c <__udivmoddi4+0x1f8>
 8000554:	4646      	mov	r6, r8
 8000556:	e7ea      	b.n	800052e <__udivmoddi4+0x28a>
 8000558:	4620      	mov	r0, r4
 800055a:	e794      	b.n	8000486 <__udivmoddi4+0x1e2>
 800055c:	4640      	mov	r0, r8
 800055e:	e7d1      	b.n	8000504 <__udivmoddi4+0x260>
 8000560:	46d0      	mov	r8, sl
 8000562:	e77b      	b.n	800045c <__udivmoddi4+0x1b8>
 8000564:	3b02      	subs	r3, #2
 8000566:	4461      	add	r1, ip
 8000568:	e732      	b.n	80003d0 <__udivmoddi4+0x12c>
 800056a:	4630      	mov	r0, r6
 800056c:	e709      	b.n	8000382 <__udivmoddi4+0xde>
 800056e:	4464      	add	r4, ip
 8000570:	3802      	subs	r0, #2
 8000572:	e742      	b.n	80003fa <__udivmoddi4+0x156>

08000574 <__aeabi_idiv0>:
 8000574:	4770      	bx	lr
 8000576:	bf00      	nop

08000578 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000578:	b580      	push	{r7, lr}
 800057a:	b088      	sub	sp, #32
 800057c:	af02      	add	r7, sp, #8
  

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800057e:	f000 fba7 	bl	8000cd0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000582:	f000 f851 	bl	8000628 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000586:	f000 f8b9 	bl	80006fc <MX_GPIO_Init>
  /* USER CODE BEGIN 2 */

  SEGGER_UART_init(500000);
 800058a:	4821      	ldr	r0, [pc, #132]	; (8000610 <main+0x98>)
 800058c:	f003 fbf8 	bl	8003d80 <SEGGER_UART_init>

  //CYCLCNT enable
  DWT_CTRL |= ( 1 << 0);
 8000590:	4b20      	ldr	r3, [pc, #128]	; (8000614 <main+0x9c>)
 8000592:	681b      	ldr	r3, [r3, #0]
 8000594:	4a1f      	ldr	r2, [pc, #124]	; (8000614 <main+0x9c>)
 8000596:	f043 0301 	orr.w	r3, r3, #1
 800059a:	6013      	str	r3, [r2, #0]

  SEGGER_SYSVIEW_Conf();
 800059c:	f003 f9aa 	bl	80038f4 <SEGGER_SYSVIEW_Conf>

  SEGGER_SYSVIEW_Start();
 80005a0:	f004 fb9a 	bl	8004cd8 <SEGGER_SYSVIEW_Start>

  status = xTaskCreate(task1_handler, "Task-1", 200, NULL, 2, &task1_handle);
 80005a4:	f107 0308 	add.w	r3, r7, #8
 80005a8:	9301      	str	r3, [sp, #4]
 80005aa:	2302      	movs	r3, #2
 80005ac:	9300      	str	r3, [sp, #0]
 80005ae:	2300      	movs	r3, #0
 80005b0:	22c8      	movs	r2, #200	; 0xc8
 80005b2:	4919      	ldr	r1, [pc, #100]	; (8000618 <main+0xa0>)
 80005b4:	4819      	ldr	r0, [pc, #100]	; (800061c <main+0xa4>)
 80005b6:	f001 fea6 	bl	8002306 <xTaskCreate>
 80005ba:	6178      	str	r0, [r7, #20]

  configASSERT(status == pdPASS);
 80005bc:	697b      	ldr	r3, [r7, #20]
 80005be:	2b01      	cmp	r3, #1
 80005c0:	d00a      	beq.n	80005d8 <main+0x60>

    portFORCE_INLINE static void vPortRaiseBASEPRI( void )
    {
        uint32_t ulNewBASEPRI;

        __asm volatile
 80005c2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80005c6:	f383 8811 	msr	BASEPRI, r3
 80005ca:	f3bf 8f6f 	isb	sy
 80005ce:	f3bf 8f4f 	dsb	sy
 80005d2:	613b      	str	r3, [r7, #16]
            "	msr basepri, %0											\n"\
            "	isb														\n"\
            "	dsb														\n"\
            : "=r" ( ulNewBASEPRI ) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
        );
    }
 80005d4:	bf00      	nop
 80005d6:	e7fe      	b.n	80005d6 <main+0x5e>

  status = xTaskCreate(task2_handler, "Task-2", 200,NULL, 3, &task2_handle);
 80005d8:	1d3b      	adds	r3, r7, #4
 80005da:	9301      	str	r3, [sp, #4]
 80005dc:	2303      	movs	r3, #3
 80005de:	9300      	str	r3, [sp, #0]
 80005e0:	2300      	movs	r3, #0
 80005e2:	22c8      	movs	r2, #200	; 0xc8
 80005e4:	490e      	ldr	r1, [pc, #56]	; (8000620 <main+0xa8>)
 80005e6:	480f      	ldr	r0, [pc, #60]	; (8000624 <main+0xac>)
 80005e8:	f001 fe8d 	bl	8002306 <xTaskCreate>
 80005ec:	6178      	str	r0, [r7, #20]

  configASSERT(status == pdPASS);
 80005ee:	697b      	ldr	r3, [r7, #20]
 80005f0:	2b01      	cmp	r3, #1
 80005f2:	d00a      	beq.n	800060a <main+0x92>
        __asm volatile
 80005f4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80005f8:	f383 8811 	msr	BASEPRI, r3
 80005fc:	f3bf 8f6f 	isb	sy
 8000600:	f3bf 8f4f 	dsb	sy
 8000604:	60fb      	str	r3, [r7, #12]
    }
 8000606:	bf00      	nop
 8000608:	e7fe      	b.n	8000608 <main+0x90>

  //start the freeRTOS scheduler
  vTaskStartScheduler();
 800060a:	f002 f8b9 	bl	8002780 <vTaskStartScheduler>
 
 

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800060e:	e7fe      	b.n	800060e <main+0x96>
 8000610:	0007a120 	.word	0x0007a120
 8000614:	e0001000 	.word	0xe0001000
 8000618:	080058bc 	.word	0x080058bc
 800061c:	08000a59 	.word	0x08000a59
 8000620:	080058c4 	.word	0x080058c4
 8000624:	08000a7d 	.word	0x08000a7d

08000628 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000628:	b580      	push	{r7, lr}
 800062a:	b094      	sub	sp, #80	; 0x50
 800062c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800062e:	f107 0320 	add.w	r3, r7, #32
 8000632:	2230      	movs	r2, #48	; 0x30
 8000634:	2100      	movs	r1, #0
 8000636:	4618      	mov	r0, r3
 8000638:	f005 f92c 	bl	8005894 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800063c:	f107 030c 	add.w	r3, r7, #12
 8000640:	2200      	movs	r2, #0
 8000642:	601a      	str	r2, [r3, #0]
 8000644:	605a      	str	r2, [r3, #4]
 8000646:	609a      	str	r2, [r3, #8]
 8000648:	60da      	str	r2, [r3, #12]
 800064a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage 
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800064c:	2300      	movs	r3, #0
 800064e:	60bb      	str	r3, [r7, #8]
 8000650:	4b28      	ldr	r3, [pc, #160]	; (80006f4 <SystemClock_Config+0xcc>)
 8000652:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000654:	4a27      	ldr	r2, [pc, #156]	; (80006f4 <SystemClock_Config+0xcc>)
 8000656:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800065a:	6413      	str	r3, [r2, #64]	; 0x40
 800065c:	4b25      	ldr	r3, [pc, #148]	; (80006f4 <SystemClock_Config+0xcc>)
 800065e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000660:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000664:	60bb      	str	r3, [r7, #8]
 8000666:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000668:	2300      	movs	r3, #0
 800066a:	607b      	str	r3, [r7, #4]
 800066c:	4b22      	ldr	r3, [pc, #136]	; (80006f8 <SystemClock_Config+0xd0>)
 800066e:	681b      	ldr	r3, [r3, #0]
 8000670:	4a21      	ldr	r2, [pc, #132]	; (80006f8 <SystemClock_Config+0xd0>)
 8000672:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000676:	6013      	str	r3, [r2, #0]
 8000678:	4b1f      	ldr	r3, [pc, #124]	; (80006f8 <SystemClock_Config+0xd0>)
 800067a:	681b      	ldr	r3, [r3, #0]
 800067c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000680:	607b      	str	r3, [r7, #4]
 8000682:	687b      	ldr	r3, [r7, #4]
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000684:	2302      	movs	r3, #2
 8000686:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000688:	2301      	movs	r3, #1
 800068a:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800068c:	2310      	movs	r3, #16
 800068e:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000690:	2302      	movs	r3, #2
 8000692:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000694:	2300      	movs	r3, #0
 8000696:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8000698:	2308      	movs	r3, #8
 800069a:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 800069c:	23a8      	movs	r3, #168	; 0xa8
 800069e:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80006a0:	2302      	movs	r3, #2
 80006a2:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 80006a4:	2307      	movs	r3, #7
 80006a6:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80006a8:	f107 0320 	add.w	r3, r7, #32
 80006ac:	4618      	mov	r0, r3
 80006ae:	f000 fe4b 	bl	8001348 <HAL_RCC_OscConfig>
 80006b2:	4603      	mov	r3, r0
 80006b4:	2b00      	cmp	r3, #0
 80006b6:	d001      	beq.n	80006bc <SystemClock_Config+0x94>
  {
    Error_Handler();
 80006b8:	f000 fa12 	bl	8000ae0 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80006bc:	230f      	movs	r3, #15
 80006be:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80006c0:	2302      	movs	r3, #2
 80006c2:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80006c4:	2300      	movs	r3, #0
 80006c6:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80006c8:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80006cc:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80006ce:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80006d2:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80006d4:	f107 030c 	add.w	r3, r7, #12
 80006d8:	2105      	movs	r1, #5
 80006da:	4618      	mov	r0, r3
 80006dc:	f001 f8ac 	bl	8001838 <HAL_RCC_ClockConfig>
 80006e0:	4603      	mov	r3, r0
 80006e2:	2b00      	cmp	r3, #0
 80006e4:	d001      	beq.n	80006ea <SystemClock_Config+0xc2>
  {
    Error_Handler();
 80006e6:	f000 f9fb 	bl	8000ae0 <Error_Handler>
  }
}
 80006ea:	bf00      	nop
 80006ec:	3750      	adds	r7, #80	; 0x50
 80006ee:	46bd      	mov	sp, r7
 80006f0:	bd80      	pop	{r7, pc}
 80006f2:	bf00      	nop
 80006f4:	40023800 	.word	0x40023800
 80006f8:	40007000 	.word	0x40007000

080006fc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80006fc:	b580      	push	{r7, lr}
 80006fe:	b08c      	sub	sp, #48	; 0x30
 8000700:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000702:	f107 031c 	add.w	r3, r7, #28
 8000706:	2200      	movs	r2, #0
 8000708:	601a      	str	r2, [r3, #0]
 800070a:	605a      	str	r2, [r3, #4]
 800070c:	609a      	str	r2, [r3, #8]
 800070e:	60da      	str	r2, [r3, #12]
 8000710:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000712:	2300      	movs	r3, #0
 8000714:	61bb      	str	r3, [r7, #24]
 8000716:	4ba6      	ldr	r3, [pc, #664]	; (80009b0 <MX_GPIO_Init+0x2b4>)
 8000718:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800071a:	4aa5      	ldr	r2, [pc, #660]	; (80009b0 <MX_GPIO_Init+0x2b4>)
 800071c:	f043 0310 	orr.w	r3, r3, #16
 8000720:	6313      	str	r3, [r2, #48]	; 0x30
 8000722:	4ba3      	ldr	r3, [pc, #652]	; (80009b0 <MX_GPIO_Init+0x2b4>)
 8000724:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000726:	f003 0310 	and.w	r3, r3, #16
 800072a:	61bb      	str	r3, [r7, #24]
 800072c:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800072e:	2300      	movs	r3, #0
 8000730:	617b      	str	r3, [r7, #20]
 8000732:	4b9f      	ldr	r3, [pc, #636]	; (80009b0 <MX_GPIO_Init+0x2b4>)
 8000734:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000736:	4a9e      	ldr	r2, [pc, #632]	; (80009b0 <MX_GPIO_Init+0x2b4>)
 8000738:	f043 0304 	orr.w	r3, r3, #4
 800073c:	6313      	str	r3, [r2, #48]	; 0x30
 800073e:	4b9c      	ldr	r3, [pc, #624]	; (80009b0 <MX_GPIO_Init+0x2b4>)
 8000740:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000742:	f003 0304 	and.w	r3, r3, #4
 8000746:	617b      	str	r3, [r7, #20]
 8000748:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800074a:	2300      	movs	r3, #0
 800074c:	613b      	str	r3, [r7, #16]
 800074e:	4b98      	ldr	r3, [pc, #608]	; (80009b0 <MX_GPIO_Init+0x2b4>)
 8000750:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000752:	4a97      	ldr	r2, [pc, #604]	; (80009b0 <MX_GPIO_Init+0x2b4>)
 8000754:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000758:	6313      	str	r3, [r2, #48]	; 0x30
 800075a:	4b95      	ldr	r3, [pc, #596]	; (80009b0 <MX_GPIO_Init+0x2b4>)
 800075c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800075e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000762:	613b      	str	r3, [r7, #16]
 8000764:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000766:	2300      	movs	r3, #0
 8000768:	60fb      	str	r3, [r7, #12]
 800076a:	4b91      	ldr	r3, [pc, #580]	; (80009b0 <MX_GPIO_Init+0x2b4>)
 800076c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800076e:	4a90      	ldr	r2, [pc, #576]	; (80009b0 <MX_GPIO_Init+0x2b4>)
 8000770:	f043 0301 	orr.w	r3, r3, #1
 8000774:	6313      	str	r3, [r2, #48]	; 0x30
 8000776:	4b8e      	ldr	r3, [pc, #568]	; (80009b0 <MX_GPIO_Init+0x2b4>)
 8000778:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800077a:	f003 0301 	and.w	r3, r3, #1
 800077e:	60fb      	str	r3, [r7, #12]
 8000780:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000782:	2300      	movs	r3, #0
 8000784:	60bb      	str	r3, [r7, #8]
 8000786:	4b8a      	ldr	r3, [pc, #552]	; (80009b0 <MX_GPIO_Init+0x2b4>)
 8000788:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800078a:	4a89      	ldr	r2, [pc, #548]	; (80009b0 <MX_GPIO_Init+0x2b4>)
 800078c:	f043 0302 	orr.w	r3, r3, #2
 8000790:	6313      	str	r3, [r2, #48]	; 0x30
 8000792:	4b87      	ldr	r3, [pc, #540]	; (80009b0 <MX_GPIO_Init+0x2b4>)
 8000794:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000796:	f003 0302 	and.w	r3, r3, #2
 800079a:	60bb      	str	r3, [r7, #8]
 800079c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800079e:	2300      	movs	r3, #0
 80007a0:	607b      	str	r3, [r7, #4]
 80007a2:	4b83      	ldr	r3, [pc, #524]	; (80009b0 <MX_GPIO_Init+0x2b4>)
 80007a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007a6:	4a82      	ldr	r2, [pc, #520]	; (80009b0 <MX_GPIO_Init+0x2b4>)
 80007a8:	f043 0308 	orr.w	r3, r3, #8
 80007ac:	6313      	str	r3, [r2, #48]	; 0x30
 80007ae:	4b80      	ldr	r3, [pc, #512]	; (80009b0 <MX_GPIO_Init+0x2b4>)
 80007b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007b2:	f003 0308 	and.w	r3, r3, #8
 80007b6:	607b      	str	r3, [r7, #4]
 80007b8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CS_I2C_SPI_GPIO_Port, CS_I2C_SPI_Pin, GPIO_PIN_RESET);
 80007ba:	2200      	movs	r2, #0
 80007bc:	2108      	movs	r1, #8
 80007be:	487d      	ldr	r0, [pc, #500]	; (80009b4 <MX_GPIO_Init+0x2b8>)
 80007c0:	f000 fd6a 	bl	8001298 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 80007c4:	2201      	movs	r2, #1
 80007c6:	2101      	movs	r1, #1
 80007c8:	487b      	ldr	r0, [pc, #492]	; (80009b8 <MX_GPIO_Init+0x2bc>)
 80007ca:	f000 fd65 	bl	8001298 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin 
 80007ce:	2200      	movs	r2, #0
 80007d0:	f24f 0110 	movw	r1, #61456	; 0xf010
 80007d4:	4879      	ldr	r0, [pc, #484]	; (80009bc <MX_GPIO_Init+0x2c0>)
 80007d6:	f000 fd5f 	bl	8001298 <HAL_GPIO_WritePin>
                          |Audio_RST_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : CS_I2C_SPI_Pin */
  GPIO_InitStruct.Pin = CS_I2C_SPI_Pin;
 80007da:	2308      	movs	r3, #8
 80007dc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80007de:	2301      	movs	r3, #1
 80007e0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007e2:	2300      	movs	r3, #0
 80007e4:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80007e6:	2300      	movs	r3, #0
 80007e8:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(CS_I2C_SPI_GPIO_Port, &GPIO_InitStruct);
 80007ea:	f107 031c 	add.w	r3, r7, #28
 80007ee:	4619      	mov	r1, r3
 80007f0:	4870      	ldr	r0, [pc, #448]	; (80009b4 <MX_GPIO_Init+0x2b8>)
 80007f2:	f000 fbb5 	bl	8000f60 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin;
 80007f6:	2301      	movs	r3, #1
 80007f8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80007fa:	2301      	movs	r3, #1
 80007fc:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007fe:	2300      	movs	r3, #0
 8000800:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000802:	2300      	movs	r3, #0
 8000804:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(OTG_FS_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8000806:	f107 031c 	add.w	r3, r7, #28
 800080a:	4619      	mov	r1, r3
 800080c:	486a      	ldr	r0, [pc, #424]	; (80009b8 <MX_GPIO_Init+0x2bc>)
 800080e:	f000 fba7 	bl	8000f60 <HAL_GPIO_Init>

  /*Configure GPIO pin : PDM_OUT_Pin */
  GPIO_InitStruct.Pin = PDM_OUT_Pin;
 8000812:	2308      	movs	r3, #8
 8000814:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000816:	2302      	movs	r3, #2
 8000818:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800081a:	2300      	movs	r3, #0
 800081c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800081e:	2300      	movs	r3, #0
 8000820:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8000822:	2305      	movs	r3, #5
 8000824:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(PDM_OUT_GPIO_Port, &GPIO_InitStruct);
 8000826:	f107 031c 	add.w	r3, r7, #28
 800082a:	4619      	mov	r1, r3
 800082c:	4862      	ldr	r0, [pc, #392]	; (80009b8 <MX_GPIO_Init+0x2bc>)
 800082e:	f000 fb97 	bl	8000f60 <HAL_GPIO_Init>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000832:	2301      	movs	r3, #1
 8000834:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000836:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 800083a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800083c:	2300      	movs	r3, #0
 800083e:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000840:	f107 031c 	add.w	r3, r7, #28
 8000844:	4619      	mov	r1, r3
 8000846:	485e      	ldr	r0, [pc, #376]	; (80009c0 <MX_GPIO_Init+0x2c4>)
 8000848:	f000 fb8a 	bl	8000f60 <HAL_GPIO_Init>

  /*Configure GPIO pin : I2S3_WS_Pin */
  GPIO_InitStruct.Pin = I2S3_WS_Pin;
 800084c:	2310      	movs	r3, #16
 800084e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000850:	2302      	movs	r3, #2
 8000852:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000854:	2300      	movs	r3, #0
 8000856:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000858:	2300      	movs	r3, #0
 800085a:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 800085c:	2306      	movs	r3, #6
 800085e:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(I2S3_WS_GPIO_Port, &GPIO_InitStruct);
 8000860:	f107 031c 	add.w	r3, r7, #28
 8000864:	4619      	mov	r1, r3
 8000866:	4856      	ldr	r0, [pc, #344]	; (80009c0 <MX_GPIO_Init+0x2c4>)
 8000868:	f000 fb7a 	bl	8000f60 <HAL_GPIO_Init>

  /*Configure GPIO pins : SPI1_SCK_Pin SPI1_MISO_Pin SPI1_MOSI_Pin */
  GPIO_InitStruct.Pin = SPI1_SCK_Pin|SPI1_MISO_Pin|SPI1_MOSI_Pin;
 800086c:	23e0      	movs	r3, #224	; 0xe0
 800086e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000870:	2302      	movs	r3, #2
 8000872:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000874:	2300      	movs	r3, #0
 8000876:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000878:	2300      	movs	r3, #0
 800087a:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800087c:	2305      	movs	r3, #5
 800087e:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000880:	f107 031c 	add.w	r3, r7, #28
 8000884:	4619      	mov	r1, r3
 8000886:	484e      	ldr	r0, [pc, #312]	; (80009c0 <MX_GPIO_Init+0x2c4>)
 8000888:	f000 fb6a 	bl	8000f60 <HAL_GPIO_Init>

  /*Configure GPIO pin : BOOT1_Pin */
  GPIO_InitStruct.Pin = BOOT1_Pin;
 800088c:	2304      	movs	r3, #4
 800088e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000890:	2300      	movs	r3, #0
 8000892:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000894:	2300      	movs	r3, #0
 8000896:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 8000898:	f107 031c 	add.w	r3, r7, #28
 800089c:	4619      	mov	r1, r3
 800089e:	4849      	ldr	r0, [pc, #292]	; (80009c4 <MX_GPIO_Init+0x2c8>)
 80008a0:	f000 fb5e 	bl	8000f60 <HAL_GPIO_Init>

  /*Configure GPIO pin : CLK_IN_Pin */
  GPIO_InitStruct.Pin = CLK_IN_Pin;
 80008a4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80008a8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80008aa:	2302      	movs	r3, #2
 80008ac:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008ae:	2300      	movs	r3, #0
 80008b0:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008b2:	2300      	movs	r3, #0
 80008b4:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80008b6:	2305      	movs	r3, #5
 80008b8:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(CLK_IN_GPIO_Port, &GPIO_InitStruct);
 80008ba:	f107 031c 	add.w	r3, r7, #28
 80008be:	4619      	mov	r1, r3
 80008c0:	4840      	ldr	r0, [pc, #256]	; (80009c4 <MX_GPIO_Init+0x2c8>)
 80008c2:	f000 fb4d 	bl	8000f60 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD4_Pin LD3_Pin LD5_Pin LD6_Pin 
                           Audio_RST_Pin */
  GPIO_InitStruct.Pin = LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin 
 80008c6:	f24f 0310 	movw	r3, #61456	; 0xf010
 80008ca:	61fb      	str	r3, [r7, #28]
                          |Audio_RST_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80008cc:	2301      	movs	r3, #1
 80008ce:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008d0:	2300      	movs	r3, #0
 80008d2:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008d4:	2300      	movs	r3, #0
 80008d6:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80008d8:	f107 031c 	add.w	r3, r7, #28
 80008dc:	4619      	mov	r1, r3
 80008de:	4837      	ldr	r0, [pc, #220]	; (80009bc <MX_GPIO_Init+0x2c0>)
 80008e0:	f000 fb3e 	bl	8000f60 <HAL_GPIO_Init>

  /*Configure GPIO pins : I2S3_MCK_Pin I2S3_SCK_Pin I2S3_SD_Pin */
  GPIO_InitStruct.Pin = I2S3_MCK_Pin|I2S3_SCK_Pin|I2S3_SD_Pin;
 80008e4:	f44f 53a4 	mov.w	r3, #5248	; 0x1480
 80008e8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80008ea:	2302      	movs	r3, #2
 80008ec:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008ee:	2300      	movs	r3, #0
 80008f0:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008f2:	2300      	movs	r3, #0
 80008f4:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 80008f6:	2306      	movs	r3, #6
 80008f8:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80008fa:	f107 031c 	add.w	r3, r7, #28
 80008fe:	4619      	mov	r1, r3
 8000900:	482d      	ldr	r0, [pc, #180]	; (80009b8 <MX_GPIO_Init+0x2bc>)
 8000902:	f000 fb2d 	bl	8000f60 <HAL_GPIO_Init>

  /*Configure GPIO pin : VBUS_FS_Pin */
  GPIO_InitStruct.Pin = VBUS_FS_Pin;
 8000906:	f44f 7300 	mov.w	r3, #512	; 0x200
 800090a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800090c:	2300      	movs	r3, #0
 800090e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000910:	2300      	movs	r3, #0
 8000912:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(VBUS_FS_GPIO_Port, &GPIO_InitStruct);
 8000914:	f107 031c 	add.w	r3, r7, #28
 8000918:	4619      	mov	r1, r3
 800091a:	4829      	ldr	r0, [pc, #164]	; (80009c0 <MX_GPIO_Init+0x2c4>)
 800091c:	f000 fb20 	bl	8000f60 <HAL_GPIO_Init>

  /*Configure GPIO pins : OTG_FS_ID_Pin OTG_FS_DM_Pin OTG_FS_DP_Pin */
  GPIO_InitStruct.Pin = OTG_FS_ID_Pin|OTG_FS_DM_Pin|OTG_FS_DP_Pin;
 8000920:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 8000924:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000926:	2302      	movs	r3, #2
 8000928:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800092a:	2300      	movs	r3, #0
 800092c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800092e:	2300      	movs	r3, #0
 8000930:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8000932:	230a      	movs	r3, #10
 8000934:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000936:	f107 031c 	add.w	r3, r7, #28
 800093a:	4619      	mov	r1, r3
 800093c:	4820      	ldr	r0, [pc, #128]	; (80009c0 <MX_GPIO_Init+0x2c4>)
 800093e:	f000 fb0f 	bl	8000f60 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_OverCurrent_Pin */
  GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 8000942:	2320      	movs	r3, #32
 8000944:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000946:	2300      	movs	r3, #0
 8000948:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800094a:	2300      	movs	r3, #0
 800094c:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 800094e:	f107 031c 	add.w	r3, r7, #28
 8000952:	4619      	mov	r1, r3
 8000954:	4819      	ldr	r0, [pc, #100]	; (80009bc <MX_GPIO_Init+0x2c0>)
 8000956:	f000 fb03 	bl	8000f60 <HAL_GPIO_Init>

  /*Configure GPIO pins : Audio_SCL_Pin Audio_SDA_Pin */
  GPIO_InitStruct.Pin = Audio_SCL_Pin|Audio_SDA_Pin;
 800095a:	f44f 7310 	mov.w	r3, #576	; 0x240
 800095e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000960:	2312      	movs	r3, #18
 8000962:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000964:	2301      	movs	r3, #1
 8000966:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000968:	2300      	movs	r3, #0
 800096a:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800096c:	2304      	movs	r3, #4
 800096e:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000970:	f107 031c 	add.w	r3, r7, #28
 8000974:	4619      	mov	r1, r3
 8000976:	4813      	ldr	r0, [pc, #76]	; (80009c4 <MX_GPIO_Init+0x2c8>)
 8000978:	f000 faf2 	bl	8000f60 <HAL_GPIO_Init>

  /*Configure GPIO pin : MEMS_INT2_Pin */
  GPIO_InitStruct.Pin = MEMS_INT2_Pin;
 800097c:	2302      	movs	r3, #2
 800097e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8000980:	f44f 1390 	mov.w	r3, #1179648	; 0x120000
 8000984:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000986:	2300      	movs	r3, #0
 8000988:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(MEMS_INT2_GPIO_Port, &GPIO_InitStruct);
 800098a:	f107 031c 	add.w	r3, r7, #28
 800098e:	4619      	mov	r1, r3
 8000990:	4808      	ldr	r0, [pc, #32]	; (80009b4 <MX_GPIO_Init+0x2b8>)
 8000992:	f000 fae5 	bl	8000f60 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 6, 0);
 8000996:	2200      	movs	r2, #0
 8000998:	2106      	movs	r1, #6
 800099a:	2006      	movs	r0, #6
 800099c:	f000 fab6 	bl	8000f0c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 80009a0:	2006      	movs	r0, #6
 80009a2:	f000 facf 	bl	8000f44 <HAL_NVIC_EnableIRQ>

}
 80009a6:	bf00      	nop
 80009a8:	3730      	adds	r7, #48	; 0x30
 80009aa:	46bd      	mov	sp, r7
 80009ac:	bd80      	pop	{r7, pc}
 80009ae:	bf00      	nop
 80009b0:	40023800 	.word	0x40023800
 80009b4:	40021000 	.word	0x40021000
 80009b8:	40020800 	.word	0x40020800
 80009bc:	40020c00 	.word	0x40020c00
 80009c0:	40020000 	.word	0x40020000
 80009c4:	40020400 	.word	0x40020400

080009c8 <switch_priority>:

/* USER CODE BEGIN 4 */

void switch_priority(void)
{
 80009c8:	b580      	push	{r7, lr}
 80009ca:	b086      	sub	sp, #24
 80009cc:	af00      	add	r7, sp, #0
	UBaseType_t p1,p2;
	xTaskHandle t1,t2,curr;

	BaseType_t switch_priority = 0;
 80009ce:	2300      	movs	r3, #0
 80009d0:	617b      	str	r3, [r7, #20]

	portENTER_CRITICAL();
 80009d2:	f002 fc57 	bl	8003284 <vPortEnterCritical>
	if(status_button){
 80009d6:	4b1d      	ldr	r3, [pc, #116]	; (8000a4c <switch_priority+0x84>)
 80009d8:	681b      	ldr	r3, [r3, #0]
 80009da:	2b00      	cmp	r3, #0
 80009dc:	d004      	beq.n	80009e8 <switch_priority+0x20>
		status_button = 0;
 80009de:	4b1b      	ldr	r3, [pc, #108]	; (8000a4c <switch_priority+0x84>)
 80009e0:	2200      	movs	r2, #0
 80009e2:	601a      	str	r2, [r3, #0]
		switch_priority = 1;
 80009e4:	2301      	movs	r3, #1
 80009e6:	617b      	str	r3, [r7, #20]
	}
	portEXIT_CRITICAL();
 80009e8:	f002 fc7c 	bl	80032e4 <vPortExitCritical>

	if(switch_priority){
 80009ec:	697b      	ldr	r3, [r7, #20]
 80009ee:	2b00      	cmp	r3, #0
 80009f0:	d027      	beq.n	8000a42 <switch_priority+0x7a>
		t1 = xTaskGetHandle("Task-1");
 80009f2:	4817      	ldr	r0, [pc, #92]	; (8000a50 <switch_priority+0x88>)
 80009f4:	f002 f84e 	bl	8002a94 <xTaskGetHandle>
 80009f8:	6138      	str	r0, [r7, #16]
		t2 = xTaskGetHandle("Task-2");
 80009fa:	4816      	ldr	r0, [pc, #88]	; (8000a54 <switch_priority+0x8c>)
 80009fc:	f002 f84a 	bl	8002a94 <xTaskGetHandle>
 8000a00:	60f8      	str	r0, [r7, #12]

		p1 = uxTaskPriorityGet(t1);
 8000a02:	6938      	ldr	r0, [r7, #16]
 8000a04:	f001 fde2 	bl	80025cc <uxTaskPriorityGet>
 8000a08:	60b8      	str	r0, [r7, #8]
		p2 = uxTaskPriorityGet(t2);
 8000a0a:	68f8      	ldr	r0, [r7, #12]
 8000a0c:	f001 fdde 	bl	80025cc <uxTaskPriorityGet>
 8000a10:	6078      	str	r0, [r7, #4]

		curr = xTaskGetCurrentTaskHandle();
 8000a12:	f002 fa7d 	bl	8002f10 <xTaskGetCurrentTaskHandle>
 8000a16:	6038      	str	r0, [r7, #0]

		if(curr == t1){
 8000a18:	683a      	ldr	r2, [r7, #0]
 8000a1a:	693b      	ldr	r3, [r7, #16]
 8000a1c:	429a      	cmp	r2, r3
 8000a1e:	d108      	bne.n	8000a32 <switch_priority+0x6a>
			vTaskPrioritySet(t1,p2);
 8000a20:	6879      	ldr	r1, [r7, #4]
 8000a22:	6938      	ldr	r0, [r7, #16]
 8000a24:	f001 fdec 	bl	8002600 <vTaskPrioritySet>
			vTaskPrioritySet(t2,p1);
 8000a28:	68b9      	ldr	r1, [r7, #8]
 8000a2a:	68f8      	ldr	r0, [r7, #12]
 8000a2c:	f001 fde8 	bl	8002600 <vTaskPrioritySet>
			vTaskPrioritySet(t2,p1);
			vTaskPrioritySet(t1,p2);
		}
	}

}
 8000a30:	e007      	b.n	8000a42 <switch_priority+0x7a>
			vTaskPrioritySet(t2,p1);
 8000a32:	68b9      	ldr	r1, [r7, #8]
 8000a34:	68f8      	ldr	r0, [r7, #12]
 8000a36:	f001 fde3 	bl	8002600 <vTaskPrioritySet>
			vTaskPrioritySet(t1,p2);
 8000a3a:	6879      	ldr	r1, [r7, #4]
 8000a3c:	6938      	ldr	r0, [r7, #16]
 8000a3e:	f001 fddf 	bl	8002600 <vTaskPrioritySet>
}
 8000a42:	bf00      	nop
 8000a44:	3718      	adds	r7, #24
 8000a46:	46bd      	mov	sp, r7
 8000a48:	bd80      	pop	{r7, pc}
 8000a4a:	bf00      	nop
 8000a4c:	20000038 	.word	0x20000038
 8000a50:	080058bc 	.word	0x080058bc
 8000a54:	080058c4 	.word	0x080058c4

08000a58 <task1_handler>:

static void task1_handler(void* parameters)
{
 8000a58:	b580      	push	{r7, lr}
 8000a5a:	b082      	sub	sp, #8
 8000a5c:	af00      	add	r7, sp, #0
 8000a5e:	6078      	str	r0, [r7, #4]

	while(1)
	{
		HAL_GPIO_TogglePin(GPIOD, LED_RED_PIN);
 8000a60:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000a64:	4804      	ldr	r0, [pc, #16]	; (8000a78 <task1_handler+0x20>)
 8000a66:	f000 fc30 	bl	80012ca <HAL_GPIO_TogglePin>
		HAL_Delay(100);
 8000a6a:	2064      	movs	r0, #100	; 0x64
 8000a6c:	f000 f972 	bl	8000d54 <HAL_Delay>
		switch_priority();
 8000a70:	f7ff ffaa 	bl	80009c8 <switch_priority>
		HAL_GPIO_TogglePin(GPIOD, LED_RED_PIN);
 8000a74:	e7f4      	b.n	8000a60 <task1_handler+0x8>
 8000a76:	bf00      	nop
 8000a78:	40020c00 	.word	0x40020c00

08000a7c <task2_handler>:

}


static void task2_handler(void* parameters)
{
 8000a7c:	b580      	push	{r7, lr}
 8000a7e:	b082      	sub	sp, #8
 8000a80:	af00      	add	r7, sp, #0
 8000a82:	6078      	str	r0, [r7, #4]

	while(1)
	{
		HAL_GPIO_TogglePin(GPIOD, LED_GREEN_PIN);
 8000a84:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000a88:	4804      	ldr	r0, [pc, #16]	; (8000a9c <task2_handler+0x20>)
 8000a8a:	f000 fc1e 	bl	80012ca <HAL_GPIO_TogglePin>
		HAL_Delay(1000);
 8000a8e:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000a92:	f000 f95f 	bl	8000d54 <HAL_Delay>
		switch_priority();
 8000a96:	f7ff ff97 	bl	80009c8 <switch_priority>
		HAL_GPIO_TogglePin(GPIOD, LED_GREEN_PIN);
 8000a9a:	e7f3      	b.n	8000a84 <task2_handler+0x8>
 8000a9c:	40020c00 	.word	0x40020c00

08000aa0 <button_interrupt_handler>:

}


void button_interrupt_handler(void)
{
 8000aa0:	b580      	push	{r7, lr}
 8000aa2:	af00      	add	r7, sp, #0
	traceISR_ENTER();
 8000aa4:	f004 fbe2 	bl	800526c <SEGGER_SYSVIEW_RecordEnterISR>
	status_button = 1;
 8000aa8:	4b03      	ldr	r3, [pc, #12]	; (8000ab8 <button_interrupt_handler+0x18>)
 8000aaa:	2201      	movs	r2, #1
 8000aac:	601a      	str	r2, [r3, #0]
	traceISR_EXIT();
 8000aae:	f004 fc1f 	bl	80052f0 <SEGGER_SYSVIEW_RecordExitISR>
}
 8000ab2:	bf00      	nop
 8000ab4:	bd80      	pop	{r7, pc}
 8000ab6:	bf00      	nop
 8000ab8:	20000038 	.word	0x20000038

08000abc <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000abc:	b580      	push	{r7, lr}
 8000abe:	b082      	sub	sp, #8
 8000ac0:	af00      	add	r7, sp, #0
 8000ac2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 8000ac4:	687b      	ldr	r3, [r7, #4]
 8000ac6:	681b      	ldr	r3, [r3, #0]
 8000ac8:	4a04      	ldr	r2, [pc, #16]	; (8000adc <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000aca:	4293      	cmp	r3, r2
 8000acc:	d101      	bne.n	8000ad2 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8000ace:	f000 f921 	bl	8000d14 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8000ad2:	bf00      	nop
 8000ad4:	3708      	adds	r7, #8
 8000ad6:	46bd      	mov	sp, r7
 8000ad8:	bd80      	pop	{r7, pc}
 8000ada:	bf00      	nop
 8000adc:	40001000 	.word	0x40001000

08000ae0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000ae0:	b480      	push	{r7}
 8000ae2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8000ae4:	bf00      	nop
 8000ae6:	46bd      	mov	sp, r7
 8000ae8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000aec:	4770      	bx	lr
	...

08000af0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000af0:	b580      	push	{r7, lr}
 8000af2:	b082      	sub	sp, #8
 8000af4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000af6:	2300      	movs	r3, #0
 8000af8:	607b      	str	r3, [r7, #4]
 8000afa:	4b10      	ldr	r3, [pc, #64]	; (8000b3c <HAL_MspInit+0x4c>)
 8000afc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000afe:	4a0f      	ldr	r2, [pc, #60]	; (8000b3c <HAL_MspInit+0x4c>)
 8000b00:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000b04:	6453      	str	r3, [r2, #68]	; 0x44
 8000b06:	4b0d      	ldr	r3, [pc, #52]	; (8000b3c <HAL_MspInit+0x4c>)
 8000b08:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000b0a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000b0e:	607b      	str	r3, [r7, #4]
 8000b10:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000b12:	2300      	movs	r3, #0
 8000b14:	603b      	str	r3, [r7, #0]
 8000b16:	4b09      	ldr	r3, [pc, #36]	; (8000b3c <HAL_MspInit+0x4c>)
 8000b18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000b1a:	4a08      	ldr	r2, [pc, #32]	; (8000b3c <HAL_MspInit+0x4c>)
 8000b1c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000b20:	6413      	str	r3, [r2, #64]	; 0x40
 8000b22:	4b06      	ldr	r3, [pc, #24]	; (8000b3c <HAL_MspInit+0x4c>)
 8000b24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000b26:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000b2a:	603b      	str	r3, [r7, #0]
 8000b2c:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  vInitPrioGroupValue();
 8000b2e:	f002 fb2b 	bl	8003188 <vInitPrioGroupValue>

  /* USER CODE END MspInit 1 */
}
 8000b32:	bf00      	nop
 8000b34:	3708      	adds	r7, #8
 8000b36:	46bd      	mov	sp, r7
 8000b38:	bd80      	pop	{r7, pc}
 8000b3a:	bf00      	nop
 8000b3c:	40023800 	.word	0x40023800

08000b40 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig(). 
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000b40:	b580      	push	{r7, lr}
 8000b42:	b08c      	sub	sp, #48	; 0x30
 8000b44:	af00      	add	r7, sp, #0
 8000b46:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8000b48:	2300      	movs	r3, #0
 8000b4a:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 8000b4c:	2300      	movs	r3, #0
 8000b4e:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  
  /*Configure the TIM6 IRQ priority */
  HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority ,0); 
 8000b50:	2200      	movs	r2, #0
 8000b52:	6879      	ldr	r1, [r7, #4]
 8000b54:	2036      	movs	r0, #54	; 0x36
 8000b56:	f000 f9d9 	bl	8000f0c <HAL_NVIC_SetPriority>
  
  /* Enable the TIM6 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn); 
 8000b5a:	2036      	movs	r0, #54	; 0x36
 8000b5c:	f000 f9f2 	bl	8000f44 <HAL_NVIC_EnableIRQ>
  
  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8000b60:	2300      	movs	r3, #0
 8000b62:	60fb      	str	r3, [r7, #12]
 8000b64:	4b1f      	ldr	r3, [pc, #124]	; (8000be4 <HAL_InitTick+0xa4>)
 8000b66:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000b68:	4a1e      	ldr	r2, [pc, #120]	; (8000be4 <HAL_InitTick+0xa4>)
 8000b6a:	f043 0310 	orr.w	r3, r3, #16
 8000b6e:	6413      	str	r3, [r2, #64]	; 0x40
 8000b70:	4b1c      	ldr	r3, [pc, #112]	; (8000be4 <HAL_InitTick+0xa4>)
 8000b72:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000b74:	f003 0310 	and.w	r3, r3, #16
 8000b78:	60fb      	str	r3, [r7, #12]
 8000b7a:	68fb      	ldr	r3, [r7, #12]
  
  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000b7c:	f107 0210 	add.w	r2, r7, #16
 8000b80:	f107 0314 	add.w	r3, r7, #20
 8000b84:	4611      	mov	r1, r2
 8000b86:	4618      	mov	r0, r3
 8000b88:	f001 f862 	bl	8001c50 <HAL_RCC_GetClockConfig>
  
  /* Compute TIM6 clock */
  uwTimclock = 2*HAL_RCC_GetPCLK1Freq();
 8000b8c:	f001 f84c 	bl	8001c28 <HAL_RCC_GetPCLK1Freq>
 8000b90:	4603      	mov	r3, r0
 8000b92:	005b      	lsls	r3, r3, #1
 8000b94:	62fb      	str	r3, [r7, #44]	; 0x2c
   
  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000) - 1);
 8000b96:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000b98:	4a13      	ldr	r2, [pc, #76]	; (8000be8 <HAL_InitTick+0xa8>)
 8000b9a:	fba2 2303 	umull	r2, r3, r2, r3
 8000b9e:	0c9b      	lsrs	r3, r3, #18
 8000ba0:	3b01      	subs	r3, #1
 8000ba2:	62bb      	str	r3, [r7, #40]	; 0x28
  
  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8000ba4:	4b11      	ldr	r3, [pc, #68]	; (8000bec <HAL_InitTick+0xac>)
 8000ba6:	4a12      	ldr	r2, [pc, #72]	; (8000bf0 <HAL_InitTick+0xb0>)
 8000ba8:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000 / 1000) - 1;
 8000baa:	4b10      	ldr	r3, [pc, #64]	; (8000bec <HAL_InitTick+0xac>)
 8000bac:	f240 32e7 	movw	r2, #999	; 0x3e7
 8000bb0:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8000bb2:	4a0e      	ldr	r2, [pc, #56]	; (8000bec <HAL_InitTick+0xac>)
 8000bb4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000bb6:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8000bb8:	4b0c      	ldr	r3, [pc, #48]	; (8000bec <HAL_InitTick+0xac>)
 8000bba:	2200      	movs	r2, #0
 8000bbc:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000bbe:	4b0b      	ldr	r3, [pc, #44]	; (8000bec <HAL_InitTick+0xac>)
 8000bc0:	2200      	movs	r2, #0
 8000bc2:	609a      	str	r2, [r3, #8]
  if(HAL_TIM_Base_Init(&htim6) == HAL_OK)
 8000bc4:	4809      	ldr	r0, [pc, #36]	; (8000bec <HAL_InitTick+0xac>)
 8000bc6:	f001 f875 	bl	8001cb4 <HAL_TIM_Base_Init>
 8000bca:	4603      	mov	r3, r0
 8000bcc:	2b00      	cmp	r3, #0
 8000bce:	d104      	bne.n	8000bda <HAL_InitTick+0x9a>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim6);
 8000bd0:	4806      	ldr	r0, [pc, #24]	; (8000bec <HAL_InitTick+0xac>)
 8000bd2:	f001 f8c9 	bl	8001d68 <HAL_TIM_Base_Start_IT>
 8000bd6:	4603      	mov	r3, r0
 8000bd8:	e000      	b.n	8000bdc <HAL_InitTick+0x9c>
  }
  
  /* Return function status */
  return HAL_ERROR;
 8000bda:	2301      	movs	r3, #1
}
 8000bdc:	4618      	mov	r0, r3
 8000bde:	3730      	adds	r7, #48	; 0x30
 8000be0:	46bd      	mov	sp, r7
 8000be2:	bd80      	pop	{r7, pc}
 8000be4:	40023800 	.word	0x40023800
 8000be8:	431bde83 	.word	0x431bde83
 8000bec:	2000003c 	.word	0x2000003c
 8000bf0:	40001000 	.word	0x40001000

08000bf4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000bf4:	b480      	push	{r7}
 8000bf6:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8000bf8:	bf00      	nop
 8000bfa:	46bd      	mov	sp, r7
 8000bfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c00:	4770      	bx	lr

08000c02 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000c02:	b480      	push	{r7}
 8000c04:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000c06:	e7fe      	b.n	8000c06 <HardFault_Handler+0x4>

08000c08 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000c08:	b480      	push	{r7}
 8000c0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000c0c:	e7fe      	b.n	8000c0c <MemManage_Handler+0x4>

08000c0e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000c0e:	b480      	push	{r7}
 8000c10:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000c12:	e7fe      	b.n	8000c12 <BusFault_Handler+0x4>

08000c14 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000c14:	b480      	push	{r7}
 8000c16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000c18:	e7fe      	b.n	8000c18 <UsageFault_Handler+0x4>

08000c1a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000c1a:	b480      	push	{r7}
 8000c1c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000c1e:	bf00      	nop
 8000c20:	46bd      	mov	sp, r7
 8000c22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c26:	4770      	bx	lr

08000c28 <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 8000c28:	b580      	push	{r7, lr}
 8000c2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */
	button_interrupt_handler();
 8000c2c:	f7ff ff38 	bl	8000aa0 <button_interrupt_handler>

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_0);
 8000c30:	2001      	movs	r0, #1
 8000c32:	f000 fb65 	bl	8001300 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 8000c36:	bf00      	nop
 8000c38:	bd80      	pop	{r7, pc}
	...

08000c3c <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8000c3c:	b580      	push	{r7, lr}
 8000c3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8000c40:	4802      	ldr	r0, [pc, #8]	; (8000c4c <TIM6_DAC_IRQHandler+0x10>)
 8000c42:	f001 f901 	bl	8001e48 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8000c46:	bf00      	nop
 8000c48:	bd80      	pop	{r7, pc}
 8000c4a:	bf00      	nop
 8000c4c:	2000003c 	.word	0x2000003c

08000c50 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000c50:	b480      	push	{r7}
 8000c52:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000c54:	4b08      	ldr	r3, [pc, #32]	; (8000c78 <SystemInit+0x28>)
 8000c56:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000c5a:	4a07      	ldr	r2, [pc, #28]	; (8000c78 <SystemInit+0x28>)
 8000c5c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000c60:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8000c64:	4b04      	ldr	r3, [pc, #16]	; (8000c78 <SystemInit+0x28>)
 8000c66:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8000c6a:	609a      	str	r2, [r3, #8]
#endif
}
 8000c6c:	bf00      	nop
 8000c6e:	46bd      	mov	sp, r7
 8000c70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c74:	4770      	bx	lr
 8000c76:	bf00      	nop
 8000c78:	e000ed00 	.word	0xe000ed00

08000c7c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8000c7c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000cb4 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8000c80:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8000c82:	e003      	b.n	8000c8c <LoopCopyDataInit>

08000c84 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8000c84:	4b0c      	ldr	r3, [pc, #48]	; (8000cb8 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8000c86:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8000c88:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8000c8a:	3104      	adds	r1, #4

08000c8c <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8000c8c:	480b      	ldr	r0, [pc, #44]	; (8000cbc <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8000c8e:	4b0c      	ldr	r3, [pc, #48]	; (8000cc0 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8000c90:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8000c92:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8000c94:	d3f6      	bcc.n	8000c84 <CopyDataInit>
  ldr  r2, =_sbss
 8000c96:	4a0b      	ldr	r2, [pc, #44]	; (8000cc4 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8000c98:	e002      	b.n	8000ca0 <LoopFillZerobss>

08000c9a <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8000c9a:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8000c9c:	f842 3b04 	str.w	r3, [r2], #4

08000ca0 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8000ca0:	4b09      	ldr	r3, [pc, #36]	; (8000cc8 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8000ca2:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8000ca4:	d3f9      	bcc.n	8000c9a <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8000ca6:	f7ff ffd3 	bl	8000c50 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000caa:	f004 fdb1 	bl	8005810 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000cae:	f7ff fc63 	bl	8000578 <main>
  bx  lr    
 8000cb2:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8000cb4:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8000cb8:	080059e0 	.word	0x080059e0
  ldr  r0, =_sdata
 8000cbc:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8000cc0:	2000001c 	.word	0x2000001c
  ldr  r2, =_sbss
 8000cc4:	2000001c 	.word	0x2000001c
  ldr  r3, = _ebss
 8000cc8:	2001a834 	.word	0x2001a834

08000ccc <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000ccc:	e7fe      	b.n	8000ccc <ADC_IRQHandler>
	...

08000cd0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000cd0:	b580      	push	{r7, lr}
 8000cd2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000cd4:	4b0e      	ldr	r3, [pc, #56]	; (8000d10 <HAL_Init+0x40>)
 8000cd6:	681b      	ldr	r3, [r3, #0]
 8000cd8:	4a0d      	ldr	r2, [pc, #52]	; (8000d10 <HAL_Init+0x40>)
 8000cda:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000cde:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000ce0:	4b0b      	ldr	r3, [pc, #44]	; (8000d10 <HAL_Init+0x40>)
 8000ce2:	681b      	ldr	r3, [r3, #0]
 8000ce4:	4a0a      	ldr	r2, [pc, #40]	; (8000d10 <HAL_Init+0x40>)
 8000ce6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000cea:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000cec:	4b08      	ldr	r3, [pc, #32]	; (8000d10 <HAL_Init+0x40>)
 8000cee:	681b      	ldr	r3, [r3, #0]
 8000cf0:	4a07      	ldr	r2, [pc, #28]	; (8000d10 <HAL_Init+0x40>)
 8000cf2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000cf6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000cf8:	2003      	movs	r0, #3
 8000cfa:	f000 f8fc 	bl	8000ef6 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000cfe:	2000      	movs	r0, #0
 8000d00:	f7ff ff1e 	bl	8000b40 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000d04:	f7ff fef4 	bl	8000af0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000d08:	2300      	movs	r3, #0
}
 8000d0a:	4618      	mov	r0, r3
 8000d0c:	bd80      	pop	{r7, pc}
 8000d0e:	bf00      	nop
 8000d10:	40023c00 	.word	0x40023c00

08000d14 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000d14:	b480      	push	{r7}
 8000d16:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000d18:	4b06      	ldr	r3, [pc, #24]	; (8000d34 <HAL_IncTick+0x20>)
 8000d1a:	781b      	ldrb	r3, [r3, #0]
 8000d1c:	461a      	mov	r2, r3
 8000d1e:	4b06      	ldr	r3, [pc, #24]	; (8000d38 <HAL_IncTick+0x24>)
 8000d20:	681b      	ldr	r3, [r3, #0]
 8000d22:	4413      	add	r3, r2
 8000d24:	4a04      	ldr	r2, [pc, #16]	; (8000d38 <HAL_IncTick+0x24>)
 8000d26:	6013      	str	r3, [r2, #0]
}
 8000d28:	bf00      	nop
 8000d2a:	46bd      	mov	sp, r7
 8000d2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d30:	4770      	bx	lr
 8000d32:	bf00      	nop
 8000d34:	20000008 	.word	0x20000008
 8000d38:	20000084 	.word	0x20000084

08000d3c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000d3c:	b480      	push	{r7}
 8000d3e:	af00      	add	r7, sp, #0
  return uwTick;
 8000d40:	4b03      	ldr	r3, [pc, #12]	; (8000d50 <HAL_GetTick+0x14>)
 8000d42:	681b      	ldr	r3, [r3, #0]
}
 8000d44:	4618      	mov	r0, r3
 8000d46:	46bd      	mov	sp, r7
 8000d48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d4c:	4770      	bx	lr
 8000d4e:	bf00      	nop
 8000d50:	20000084 	.word	0x20000084

08000d54 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000d54:	b580      	push	{r7, lr}
 8000d56:	b084      	sub	sp, #16
 8000d58:	af00      	add	r7, sp, #0
 8000d5a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000d5c:	f7ff ffee 	bl	8000d3c <HAL_GetTick>
 8000d60:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000d62:	687b      	ldr	r3, [r7, #4]
 8000d64:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000d66:	68fb      	ldr	r3, [r7, #12]
 8000d68:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000d6c:	d005      	beq.n	8000d7a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000d6e:	4b0a      	ldr	r3, [pc, #40]	; (8000d98 <HAL_Delay+0x44>)
 8000d70:	781b      	ldrb	r3, [r3, #0]
 8000d72:	461a      	mov	r2, r3
 8000d74:	68fb      	ldr	r3, [r7, #12]
 8000d76:	4413      	add	r3, r2
 8000d78:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8000d7a:	bf00      	nop
 8000d7c:	f7ff ffde 	bl	8000d3c <HAL_GetTick>
 8000d80:	4602      	mov	r2, r0
 8000d82:	68bb      	ldr	r3, [r7, #8]
 8000d84:	1ad3      	subs	r3, r2, r3
 8000d86:	68fa      	ldr	r2, [r7, #12]
 8000d88:	429a      	cmp	r2, r3
 8000d8a:	d8f7      	bhi.n	8000d7c <HAL_Delay+0x28>
  {
  }
}
 8000d8c:	bf00      	nop
 8000d8e:	bf00      	nop
 8000d90:	3710      	adds	r7, #16
 8000d92:	46bd      	mov	sp, r7
 8000d94:	bd80      	pop	{r7, pc}
 8000d96:	bf00      	nop
 8000d98:	20000008 	.word	0x20000008

08000d9c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000d9c:	b480      	push	{r7}
 8000d9e:	b085      	sub	sp, #20
 8000da0:	af00      	add	r7, sp, #0
 8000da2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000da4:	687b      	ldr	r3, [r7, #4]
 8000da6:	f003 0307 	and.w	r3, r3, #7
 8000daa:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000dac:	4b0c      	ldr	r3, [pc, #48]	; (8000de0 <__NVIC_SetPriorityGrouping+0x44>)
 8000dae:	68db      	ldr	r3, [r3, #12]
 8000db0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000db2:	68ba      	ldr	r2, [r7, #8]
 8000db4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000db8:	4013      	ands	r3, r2
 8000dba:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000dbc:	68fb      	ldr	r3, [r7, #12]
 8000dbe:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000dc0:	68bb      	ldr	r3, [r7, #8]
 8000dc2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000dc4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000dc8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000dcc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000dce:	4a04      	ldr	r2, [pc, #16]	; (8000de0 <__NVIC_SetPriorityGrouping+0x44>)
 8000dd0:	68bb      	ldr	r3, [r7, #8]
 8000dd2:	60d3      	str	r3, [r2, #12]
}
 8000dd4:	bf00      	nop
 8000dd6:	3714      	adds	r7, #20
 8000dd8:	46bd      	mov	sp, r7
 8000dda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dde:	4770      	bx	lr
 8000de0:	e000ed00 	.word	0xe000ed00

08000de4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000de4:	b480      	push	{r7}
 8000de6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000de8:	4b04      	ldr	r3, [pc, #16]	; (8000dfc <__NVIC_GetPriorityGrouping+0x18>)
 8000dea:	68db      	ldr	r3, [r3, #12]
 8000dec:	0a1b      	lsrs	r3, r3, #8
 8000dee:	f003 0307 	and.w	r3, r3, #7
}
 8000df2:	4618      	mov	r0, r3
 8000df4:	46bd      	mov	sp, r7
 8000df6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dfa:	4770      	bx	lr
 8000dfc:	e000ed00 	.word	0xe000ed00

08000e00 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000e00:	b480      	push	{r7}
 8000e02:	b083      	sub	sp, #12
 8000e04:	af00      	add	r7, sp, #0
 8000e06:	4603      	mov	r3, r0
 8000e08:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000e0a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e0e:	2b00      	cmp	r3, #0
 8000e10:	db0b      	blt.n	8000e2a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000e12:	79fb      	ldrb	r3, [r7, #7]
 8000e14:	f003 021f 	and.w	r2, r3, #31
 8000e18:	4907      	ldr	r1, [pc, #28]	; (8000e38 <__NVIC_EnableIRQ+0x38>)
 8000e1a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e1e:	095b      	lsrs	r3, r3, #5
 8000e20:	2001      	movs	r0, #1
 8000e22:	fa00 f202 	lsl.w	r2, r0, r2
 8000e26:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000e2a:	bf00      	nop
 8000e2c:	370c      	adds	r7, #12
 8000e2e:	46bd      	mov	sp, r7
 8000e30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e34:	4770      	bx	lr
 8000e36:	bf00      	nop
 8000e38:	e000e100 	.word	0xe000e100

08000e3c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000e3c:	b480      	push	{r7}
 8000e3e:	b083      	sub	sp, #12
 8000e40:	af00      	add	r7, sp, #0
 8000e42:	4603      	mov	r3, r0
 8000e44:	6039      	str	r1, [r7, #0]
 8000e46:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000e48:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e4c:	2b00      	cmp	r3, #0
 8000e4e:	db0a      	blt.n	8000e66 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000e50:	683b      	ldr	r3, [r7, #0]
 8000e52:	b2da      	uxtb	r2, r3
 8000e54:	490c      	ldr	r1, [pc, #48]	; (8000e88 <__NVIC_SetPriority+0x4c>)
 8000e56:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e5a:	0112      	lsls	r2, r2, #4
 8000e5c:	b2d2      	uxtb	r2, r2
 8000e5e:	440b      	add	r3, r1
 8000e60:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000e64:	e00a      	b.n	8000e7c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000e66:	683b      	ldr	r3, [r7, #0]
 8000e68:	b2da      	uxtb	r2, r3
 8000e6a:	4908      	ldr	r1, [pc, #32]	; (8000e8c <__NVIC_SetPriority+0x50>)
 8000e6c:	79fb      	ldrb	r3, [r7, #7]
 8000e6e:	f003 030f 	and.w	r3, r3, #15
 8000e72:	3b04      	subs	r3, #4
 8000e74:	0112      	lsls	r2, r2, #4
 8000e76:	b2d2      	uxtb	r2, r2
 8000e78:	440b      	add	r3, r1
 8000e7a:	761a      	strb	r2, [r3, #24]
}
 8000e7c:	bf00      	nop
 8000e7e:	370c      	adds	r7, #12
 8000e80:	46bd      	mov	sp, r7
 8000e82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e86:	4770      	bx	lr
 8000e88:	e000e100 	.word	0xe000e100
 8000e8c:	e000ed00 	.word	0xe000ed00

08000e90 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000e90:	b480      	push	{r7}
 8000e92:	b089      	sub	sp, #36	; 0x24
 8000e94:	af00      	add	r7, sp, #0
 8000e96:	60f8      	str	r0, [r7, #12]
 8000e98:	60b9      	str	r1, [r7, #8]
 8000e9a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000e9c:	68fb      	ldr	r3, [r7, #12]
 8000e9e:	f003 0307 	and.w	r3, r3, #7
 8000ea2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000ea4:	69fb      	ldr	r3, [r7, #28]
 8000ea6:	f1c3 0307 	rsb	r3, r3, #7
 8000eaa:	2b04      	cmp	r3, #4
 8000eac:	bf28      	it	cs
 8000eae:	2304      	movcs	r3, #4
 8000eb0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000eb2:	69fb      	ldr	r3, [r7, #28]
 8000eb4:	3304      	adds	r3, #4
 8000eb6:	2b06      	cmp	r3, #6
 8000eb8:	d902      	bls.n	8000ec0 <NVIC_EncodePriority+0x30>
 8000eba:	69fb      	ldr	r3, [r7, #28]
 8000ebc:	3b03      	subs	r3, #3
 8000ebe:	e000      	b.n	8000ec2 <NVIC_EncodePriority+0x32>
 8000ec0:	2300      	movs	r3, #0
 8000ec2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000ec4:	f04f 32ff 	mov.w	r2, #4294967295
 8000ec8:	69bb      	ldr	r3, [r7, #24]
 8000eca:	fa02 f303 	lsl.w	r3, r2, r3
 8000ece:	43da      	mvns	r2, r3
 8000ed0:	68bb      	ldr	r3, [r7, #8]
 8000ed2:	401a      	ands	r2, r3
 8000ed4:	697b      	ldr	r3, [r7, #20]
 8000ed6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000ed8:	f04f 31ff 	mov.w	r1, #4294967295
 8000edc:	697b      	ldr	r3, [r7, #20]
 8000ede:	fa01 f303 	lsl.w	r3, r1, r3
 8000ee2:	43d9      	mvns	r1, r3
 8000ee4:	687b      	ldr	r3, [r7, #4]
 8000ee6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000ee8:	4313      	orrs	r3, r2
         );
}
 8000eea:	4618      	mov	r0, r3
 8000eec:	3724      	adds	r7, #36	; 0x24
 8000eee:	46bd      	mov	sp, r7
 8000ef0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ef4:	4770      	bx	lr

08000ef6 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000ef6:	b580      	push	{r7, lr}
 8000ef8:	b082      	sub	sp, #8
 8000efa:	af00      	add	r7, sp, #0
 8000efc:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000efe:	6878      	ldr	r0, [r7, #4]
 8000f00:	f7ff ff4c 	bl	8000d9c <__NVIC_SetPriorityGrouping>
}
 8000f04:	bf00      	nop
 8000f06:	3708      	adds	r7, #8
 8000f08:	46bd      	mov	sp, r7
 8000f0a:	bd80      	pop	{r7, pc}

08000f0c <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000f0c:	b580      	push	{r7, lr}
 8000f0e:	b086      	sub	sp, #24
 8000f10:	af00      	add	r7, sp, #0
 8000f12:	4603      	mov	r3, r0
 8000f14:	60b9      	str	r1, [r7, #8]
 8000f16:	607a      	str	r2, [r7, #4]
 8000f18:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000f1a:	2300      	movs	r3, #0
 8000f1c:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000f1e:	f7ff ff61 	bl	8000de4 <__NVIC_GetPriorityGrouping>
 8000f22:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000f24:	687a      	ldr	r2, [r7, #4]
 8000f26:	68b9      	ldr	r1, [r7, #8]
 8000f28:	6978      	ldr	r0, [r7, #20]
 8000f2a:	f7ff ffb1 	bl	8000e90 <NVIC_EncodePriority>
 8000f2e:	4602      	mov	r2, r0
 8000f30:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000f34:	4611      	mov	r1, r2
 8000f36:	4618      	mov	r0, r3
 8000f38:	f7ff ff80 	bl	8000e3c <__NVIC_SetPriority>
}
 8000f3c:	bf00      	nop
 8000f3e:	3718      	adds	r7, #24
 8000f40:	46bd      	mov	sp, r7
 8000f42:	bd80      	pop	{r7, pc}

08000f44 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000f44:	b580      	push	{r7, lr}
 8000f46:	b082      	sub	sp, #8
 8000f48:	af00      	add	r7, sp, #0
 8000f4a:	4603      	mov	r3, r0
 8000f4c:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000f4e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f52:	4618      	mov	r0, r3
 8000f54:	f7ff ff54 	bl	8000e00 <__NVIC_EnableIRQ>
}
 8000f58:	bf00      	nop
 8000f5a:	3708      	adds	r7, #8
 8000f5c:	46bd      	mov	sp, r7
 8000f5e:	bd80      	pop	{r7, pc}

08000f60 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000f60:	b480      	push	{r7}
 8000f62:	b089      	sub	sp, #36	; 0x24
 8000f64:	af00      	add	r7, sp, #0
 8000f66:	6078      	str	r0, [r7, #4]
 8000f68:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8000f6a:	2300      	movs	r3, #0
 8000f6c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8000f6e:	2300      	movs	r3, #0
 8000f70:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8000f72:	2300      	movs	r3, #0
 8000f74:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000f76:	2300      	movs	r3, #0
 8000f78:	61fb      	str	r3, [r7, #28]
 8000f7a:	e16b      	b.n	8001254 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8000f7c:	2201      	movs	r2, #1
 8000f7e:	69fb      	ldr	r3, [r7, #28]
 8000f80:	fa02 f303 	lsl.w	r3, r2, r3
 8000f84:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000f86:	683b      	ldr	r3, [r7, #0]
 8000f88:	681b      	ldr	r3, [r3, #0]
 8000f8a:	697a      	ldr	r2, [r7, #20]
 8000f8c:	4013      	ands	r3, r2
 8000f8e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8000f90:	693a      	ldr	r2, [r7, #16]
 8000f92:	697b      	ldr	r3, [r7, #20]
 8000f94:	429a      	cmp	r2, r3
 8000f96:	f040 815a 	bne.w	800124e <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000f9a:	683b      	ldr	r3, [r7, #0]
 8000f9c:	685b      	ldr	r3, [r3, #4]
 8000f9e:	f003 0303 	and.w	r3, r3, #3
 8000fa2:	2b01      	cmp	r3, #1
 8000fa4:	d005      	beq.n	8000fb2 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000fa6:	683b      	ldr	r3, [r7, #0]
 8000fa8:	685b      	ldr	r3, [r3, #4]
 8000faa:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000fae:	2b02      	cmp	r3, #2
 8000fb0:	d130      	bne.n	8001014 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8000fb2:	687b      	ldr	r3, [r7, #4]
 8000fb4:	689b      	ldr	r3, [r3, #8]
 8000fb6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8000fb8:	69fb      	ldr	r3, [r7, #28]
 8000fba:	005b      	lsls	r3, r3, #1
 8000fbc:	2203      	movs	r2, #3
 8000fbe:	fa02 f303 	lsl.w	r3, r2, r3
 8000fc2:	43db      	mvns	r3, r3
 8000fc4:	69ba      	ldr	r2, [r7, #24]
 8000fc6:	4013      	ands	r3, r2
 8000fc8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000fca:	683b      	ldr	r3, [r7, #0]
 8000fcc:	68da      	ldr	r2, [r3, #12]
 8000fce:	69fb      	ldr	r3, [r7, #28]
 8000fd0:	005b      	lsls	r3, r3, #1
 8000fd2:	fa02 f303 	lsl.w	r3, r2, r3
 8000fd6:	69ba      	ldr	r2, [r7, #24]
 8000fd8:	4313      	orrs	r3, r2
 8000fda:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8000fdc:	687b      	ldr	r3, [r7, #4]
 8000fde:	69ba      	ldr	r2, [r7, #24]
 8000fe0:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000fe2:	687b      	ldr	r3, [r7, #4]
 8000fe4:	685b      	ldr	r3, [r3, #4]
 8000fe6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000fe8:	2201      	movs	r2, #1
 8000fea:	69fb      	ldr	r3, [r7, #28]
 8000fec:	fa02 f303 	lsl.w	r3, r2, r3
 8000ff0:	43db      	mvns	r3, r3
 8000ff2:	69ba      	ldr	r2, [r7, #24]
 8000ff4:	4013      	ands	r3, r2
 8000ff6:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000ff8:	683b      	ldr	r3, [r7, #0]
 8000ffa:	685b      	ldr	r3, [r3, #4]
 8000ffc:	091b      	lsrs	r3, r3, #4
 8000ffe:	f003 0201 	and.w	r2, r3, #1
 8001002:	69fb      	ldr	r3, [r7, #28]
 8001004:	fa02 f303 	lsl.w	r3, r2, r3
 8001008:	69ba      	ldr	r2, [r7, #24]
 800100a:	4313      	orrs	r3, r2
 800100c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800100e:	687b      	ldr	r3, [r7, #4]
 8001010:	69ba      	ldr	r2, [r7, #24]
 8001012:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001014:	683b      	ldr	r3, [r7, #0]
 8001016:	685b      	ldr	r3, [r3, #4]
 8001018:	f003 0303 	and.w	r3, r3, #3
 800101c:	2b03      	cmp	r3, #3
 800101e:	d017      	beq.n	8001050 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001020:	687b      	ldr	r3, [r7, #4]
 8001022:	68db      	ldr	r3, [r3, #12]
 8001024:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001026:	69fb      	ldr	r3, [r7, #28]
 8001028:	005b      	lsls	r3, r3, #1
 800102a:	2203      	movs	r2, #3
 800102c:	fa02 f303 	lsl.w	r3, r2, r3
 8001030:	43db      	mvns	r3, r3
 8001032:	69ba      	ldr	r2, [r7, #24]
 8001034:	4013      	ands	r3, r2
 8001036:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001038:	683b      	ldr	r3, [r7, #0]
 800103a:	689a      	ldr	r2, [r3, #8]
 800103c:	69fb      	ldr	r3, [r7, #28]
 800103e:	005b      	lsls	r3, r3, #1
 8001040:	fa02 f303 	lsl.w	r3, r2, r3
 8001044:	69ba      	ldr	r2, [r7, #24]
 8001046:	4313      	orrs	r3, r2
 8001048:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800104a:	687b      	ldr	r3, [r7, #4]
 800104c:	69ba      	ldr	r2, [r7, #24]
 800104e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001050:	683b      	ldr	r3, [r7, #0]
 8001052:	685b      	ldr	r3, [r3, #4]
 8001054:	f003 0303 	and.w	r3, r3, #3
 8001058:	2b02      	cmp	r3, #2
 800105a:	d123      	bne.n	80010a4 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800105c:	69fb      	ldr	r3, [r7, #28]
 800105e:	08da      	lsrs	r2, r3, #3
 8001060:	687b      	ldr	r3, [r7, #4]
 8001062:	3208      	adds	r2, #8
 8001064:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001068:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800106a:	69fb      	ldr	r3, [r7, #28]
 800106c:	f003 0307 	and.w	r3, r3, #7
 8001070:	009b      	lsls	r3, r3, #2
 8001072:	220f      	movs	r2, #15
 8001074:	fa02 f303 	lsl.w	r3, r2, r3
 8001078:	43db      	mvns	r3, r3
 800107a:	69ba      	ldr	r2, [r7, #24]
 800107c:	4013      	ands	r3, r2
 800107e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001080:	683b      	ldr	r3, [r7, #0]
 8001082:	691a      	ldr	r2, [r3, #16]
 8001084:	69fb      	ldr	r3, [r7, #28]
 8001086:	f003 0307 	and.w	r3, r3, #7
 800108a:	009b      	lsls	r3, r3, #2
 800108c:	fa02 f303 	lsl.w	r3, r2, r3
 8001090:	69ba      	ldr	r2, [r7, #24]
 8001092:	4313      	orrs	r3, r2
 8001094:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001096:	69fb      	ldr	r3, [r7, #28]
 8001098:	08da      	lsrs	r2, r3, #3
 800109a:	687b      	ldr	r3, [r7, #4]
 800109c:	3208      	adds	r2, #8
 800109e:	69b9      	ldr	r1, [r7, #24]
 80010a0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80010a4:	687b      	ldr	r3, [r7, #4]
 80010a6:	681b      	ldr	r3, [r3, #0]
 80010a8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80010aa:	69fb      	ldr	r3, [r7, #28]
 80010ac:	005b      	lsls	r3, r3, #1
 80010ae:	2203      	movs	r2, #3
 80010b0:	fa02 f303 	lsl.w	r3, r2, r3
 80010b4:	43db      	mvns	r3, r3
 80010b6:	69ba      	ldr	r2, [r7, #24]
 80010b8:	4013      	ands	r3, r2
 80010ba:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80010bc:	683b      	ldr	r3, [r7, #0]
 80010be:	685b      	ldr	r3, [r3, #4]
 80010c0:	f003 0203 	and.w	r2, r3, #3
 80010c4:	69fb      	ldr	r3, [r7, #28]
 80010c6:	005b      	lsls	r3, r3, #1
 80010c8:	fa02 f303 	lsl.w	r3, r2, r3
 80010cc:	69ba      	ldr	r2, [r7, #24]
 80010ce:	4313      	orrs	r3, r2
 80010d0:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80010d2:	687b      	ldr	r3, [r7, #4]
 80010d4:	69ba      	ldr	r2, [r7, #24]
 80010d6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80010d8:	683b      	ldr	r3, [r7, #0]
 80010da:	685b      	ldr	r3, [r3, #4]
 80010dc:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80010e0:	2b00      	cmp	r3, #0
 80010e2:	f000 80b4 	beq.w	800124e <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80010e6:	2300      	movs	r3, #0
 80010e8:	60fb      	str	r3, [r7, #12]
 80010ea:	4b60      	ldr	r3, [pc, #384]	; (800126c <HAL_GPIO_Init+0x30c>)
 80010ec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80010ee:	4a5f      	ldr	r2, [pc, #380]	; (800126c <HAL_GPIO_Init+0x30c>)
 80010f0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80010f4:	6453      	str	r3, [r2, #68]	; 0x44
 80010f6:	4b5d      	ldr	r3, [pc, #372]	; (800126c <HAL_GPIO_Init+0x30c>)
 80010f8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80010fa:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80010fe:	60fb      	str	r3, [r7, #12]
 8001100:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001102:	4a5b      	ldr	r2, [pc, #364]	; (8001270 <HAL_GPIO_Init+0x310>)
 8001104:	69fb      	ldr	r3, [r7, #28]
 8001106:	089b      	lsrs	r3, r3, #2
 8001108:	3302      	adds	r3, #2
 800110a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800110e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001110:	69fb      	ldr	r3, [r7, #28]
 8001112:	f003 0303 	and.w	r3, r3, #3
 8001116:	009b      	lsls	r3, r3, #2
 8001118:	220f      	movs	r2, #15
 800111a:	fa02 f303 	lsl.w	r3, r2, r3
 800111e:	43db      	mvns	r3, r3
 8001120:	69ba      	ldr	r2, [r7, #24]
 8001122:	4013      	ands	r3, r2
 8001124:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001126:	687b      	ldr	r3, [r7, #4]
 8001128:	4a52      	ldr	r2, [pc, #328]	; (8001274 <HAL_GPIO_Init+0x314>)
 800112a:	4293      	cmp	r3, r2
 800112c:	d02b      	beq.n	8001186 <HAL_GPIO_Init+0x226>
 800112e:	687b      	ldr	r3, [r7, #4]
 8001130:	4a51      	ldr	r2, [pc, #324]	; (8001278 <HAL_GPIO_Init+0x318>)
 8001132:	4293      	cmp	r3, r2
 8001134:	d025      	beq.n	8001182 <HAL_GPIO_Init+0x222>
 8001136:	687b      	ldr	r3, [r7, #4]
 8001138:	4a50      	ldr	r2, [pc, #320]	; (800127c <HAL_GPIO_Init+0x31c>)
 800113a:	4293      	cmp	r3, r2
 800113c:	d01f      	beq.n	800117e <HAL_GPIO_Init+0x21e>
 800113e:	687b      	ldr	r3, [r7, #4]
 8001140:	4a4f      	ldr	r2, [pc, #316]	; (8001280 <HAL_GPIO_Init+0x320>)
 8001142:	4293      	cmp	r3, r2
 8001144:	d019      	beq.n	800117a <HAL_GPIO_Init+0x21a>
 8001146:	687b      	ldr	r3, [r7, #4]
 8001148:	4a4e      	ldr	r2, [pc, #312]	; (8001284 <HAL_GPIO_Init+0x324>)
 800114a:	4293      	cmp	r3, r2
 800114c:	d013      	beq.n	8001176 <HAL_GPIO_Init+0x216>
 800114e:	687b      	ldr	r3, [r7, #4]
 8001150:	4a4d      	ldr	r2, [pc, #308]	; (8001288 <HAL_GPIO_Init+0x328>)
 8001152:	4293      	cmp	r3, r2
 8001154:	d00d      	beq.n	8001172 <HAL_GPIO_Init+0x212>
 8001156:	687b      	ldr	r3, [r7, #4]
 8001158:	4a4c      	ldr	r2, [pc, #304]	; (800128c <HAL_GPIO_Init+0x32c>)
 800115a:	4293      	cmp	r3, r2
 800115c:	d007      	beq.n	800116e <HAL_GPIO_Init+0x20e>
 800115e:	687b      	ldr	r3, [r7, #4]
 8001160:	4a4b      	ldr	r2, [pc, #300]	; (8001290 <HAL_GPIO_Init+0x330>)
 8001162:	4293      	cmp	r3, r2
 8001164:	d101      	bne.n	800116a <HAL_GPIO_Init+0x20a>
 8001166:	2307      	movs	r3, #7
 8001168:	e00e      	b.n	8001188 <HAL_GPIO_Init+0x228>
 800116a:	2308      	movs	r3, #8
 800116c:	e00c      	b.n	8001188 <HAL_GPIO_Init+0x228>
 800116e:	2306      	movs	r3, #6
 8001170:	e00a      	b.n	8001188 <HAL_GPIO_Init+0x228>
 8001172:	2305      	movs	r3, #5
 8001174:	e008      	b.n	8001188 <HAL_GPIO_Init+0x228>
 8001176:	2304      	movs	r3, #4
 8001178:	e006      	b.n	8001188 <HAL_GPIO_Init+0x228>
 800117a:	2303      	movs	r3, #3
 800117c:	e004      	b.n	8001188 <HAL_GPIO_Init+0x228>
 800117e:	2302      	movs	r3, #2
 8001180:	e002      	b.n	8001188 <HAL_GPIO_Init+0x228>
 8001182:	2301      	movs	r3, #1
 8001184:	e000      	b.n	8001188 <HAL_GPIO_Init+0x228>
 8001186:	2300      	movs	r3, #0
 8001188:	69fa      	ldr	r2, [r7, #28]
 800118a:	f002 0203 	and.w	r2, r2, #3
 800118e:	0092      	lsls	r2, r2, #2
 8001190:	4093      	lsls	r3, r2
 8001192:	69ba      	ldr	r2, [r7, #24]
 8001194:	4313      	orrs	r3, r2
 8001196:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001198:	4935      	ldr	r1, [pc, #212]	; (8001270 <HAL_GPIO_Init+0x310>)
 800119a:	69fb      	ldr	r3, [r7, #28]
 800119c:	089b      	lsrs	r3, r3, #2
 800119e:	3302      	adds	r3, #2
 80011a0:	69ba      	ldr	r2, [r7, #24]
 80011a2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80011a6:	4b3b      	ldr	r3, [pc, #236]	; (8001294 <HAL_GPIO_Init+0x334>)
 80011a8:	689b      	ldr	r3, [r3, #8]
 80011aa:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80011ac:	693b      	ldr	r3, [r7, #16]
 80011ae:	43db      	mvns	r3, r3
 80011b0:	69ba      	ldr	r2, [r7, #24]
 80011b2:	4013      	ands	r3, r2
 80011b4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80011b6:	683b      	ldr	r3, [r7, #0]
 80011b8:	685b      	ldr	r3, [r3, #4]
 80011ba:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80011be:	2b00      	cmp	r3, #0
 80011c0:	d003      	beq.n	80011ca <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 80011c2:	69ba      	ldr	r2, [r7, #24]
 80011c4:	693b      	ldr	r3, [r7, #16]
 80011c6:	4313      	orrs	r3, r2
 80011c8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80011ca:	4a32      	ldr	r2, [pc, #200]	; (8001294 <HAL_GPIO_Init+0x334>)
 80011cc:	69bb      	ldr	r3, [r7, #24]
 80011ce:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80011d0:	4b30      	ldr	r3, [pc, #192]	; (8001294 <HAL_GPIO_Init+0x334>)
 80011d2:	68db      	ldr	r3, [r3, #12]
 80011d4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80011d6:	693b      	ldr	r3, [r7, #16]
 80011d8:	43db      	mvns	r3, r3
 80011da:	69ba      	ldr	r2, [r7, #24]
 80011dc:	4013      	ands	r3, r2
 80011de:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80011e0:	683b      	ldr	r3, [r7, #0]
 80011e2:	685b      	ldr	r3, [r3, #4]
 80011e4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80011e8:	2b00      	cmp	r3, #0
 80011ea:	d003      	beq.n	80011f4 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 80011ec:	69ba      	ldr	r2, [r7, #24]
 80011ee:	693b      	ldr	r3, [r7, #16]
 80011f0:	4313      	orrs	r3, r2
 80011f2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80011f4:	4a27      	ldr	r2, [pc, #156]	; (8001294 <HAL_GPIO_Init+0x334>)
 80011f6:	69bb      	ldr	r3, [r7, #24]
 80011f8:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80011fa:	4b26      	ldr	r3, [pc, #152]	; (8001294 <HAL_GPIO_Init+0x334>)
 80011fc:	685b      	ldr	r3, [r3, #4]
 80011fe:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001200:	693b      	ldr	r3, [r7, #16]
 8001202:	43db      	mvns	r3, r3
 8001204:	69ba      	ldr	r2, [r7, #24]
 8001206:	4013      	ands	r3, r2
 8001208:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800120a:	683b      	ldr	r3, [r7, #0]
 800120c:	685b      	ldr	r3, [r3, #4]
 800120e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001212:	2b00      	cmp	r3, #0
 8001214:	d003      	beq.n	800121e <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8001216:	69ba      	ldr	r2, [r7, #24]
 8001218:	693b      	ldr	r3, [r7, #16]
 800121a:	4313      	orrs	r3, r2
 800121c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800121e:	4a1d      	ldr	r2, [pc, #116]	; (8001294 <HAL_GPIO_Init+0x334>)
 8001220:	69bb      	ldr	r3, [r7, #24]
 8001222:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001224:	4b1b      	ldr	r3, [pc, #108]	; (8001294 <HAL_GPIO_Init+0x334>)
 8001226:	681b      	ldr	r3, [r3, #0]
 8001228:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800122a:	693b      	ldr	r3, [r7, #16]
 800122c:	43db      	mvns	r3, r3
 800122e:	69ba      	ldr	r2, [r7, #24]
 8001230:	4013      	ands	r3, r2
 8001232:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001234:	683b      	ldr	r3, [r7, #0]
 8001236:	685b      	ldr	r3, [r3, #4]
 8001238:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800123c:	2b00      	cmp	r3, #0
 800123e:	d003      	beq.n	8001248 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8001240:	69ba      	ldr	r2, [r7, #24]
 8001242:	693b      	ldr	r3, [r7, #16]
 8001244:	4313      	orrs	r3, r2
 8001246:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001248:	4a12      	ldr	r2, [pc, #72]	; (8001294 <HAL_GPIO_Init+0x334>)
 800124a:	69bb      	ldr	r3, [r7, #24]
 800124c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800124e:	69fb      	ldr	r3, [r7, #28]
 8001250:	3301      	adds	r3, #1
 8001252:	61fb      	str	r3, [r7, #28]
 8001254:	69fb      	ldr	r3, [r7, #28]
 8001256:	2b0f      	cmp	r3, #15
 8001258:	f67f ae90 	bls.w	8000f7c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800125c:	bf00      	nop
 800125e:	bf00      	nop
 8001260:	3724      	adds	r7, #36	; 0x24
 8001262:	46bd      	mov	sp, r7
 8001264:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001268:	4770      	bx	lr
 800126a:	bf00      	nop
 800126c:	40023800 	.word	0x40023800
 8001270:	40013800 	.word	0x40013800
 8001274:	40020000 	.word	0x40020000
 8001278:	40020400 	.word	0x40020400
 800127c:	40020800 	.word	0x40020800
 8001280:	40020c00 	.word	0x40020c00
 8001284:	40021000 	.word	0x40021000
 8001288:	40021400 	.word	0x40021400
 800128c:	40021800 	.word	0x40021800
 8001290:	40021c00 	.word	0x40021c00
 8001294:	40013c00 	.word	0x40013c00

08001298 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001298:	b480      	push	{r7}
 800129a:	b083      	sub	sp, #12
 800129c:	af00      	add	r7, sp, #0
 800129e:	6078      	str	r0, [r7, #4]
 80012a0:	460b      	mov	r3, r1
 80012a2:	807b      	strh	r3, [r7, #2]
 80012a4:	4613      	mov	r3, r2
 80012a6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80012a8:	787b      	ldrb	r3, [r7, #1]
 80012aa:	2b00      	cmp	r3, #0
 80012ac:	d003      	beq.n	80012b6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80012ae:	887a      	ldrh	r2, [r7, #2]
 80012b0:	687b      	ldr	r3, [r7, #4]
 80012b2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80012b4:	e003      	b.n	80012be <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80012b6:	887b      	ldrh	r3, [r7, #2]
 80012b8:	041a      	lsls	r2, r3, #16
 80012ba:	687b      	ldr	r3, [r7, #4]
 80012bc:	619a      	str	r2, [r3, #24]
}
 80012be:	bf00      	nop
 80012c0:	370c      	adds	r7, #12
 80012c2:	46bd      	mov	sp, r7
 80012c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012c8:	4770      	bx	lr

080012ca <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80012ca:	b480      	push	{r7}
 80012cc:	b085      	sub	sp, #20
 80012ce:	af00      	add	r7, sp, #0
 80012d0:	6078      	str	r0, [r7, #4]
 80012d2:	460b      	mov	r3, r1
 80012d4:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80012d6:	687b      	ldr	r3, [r7, #4]
 80012d8:	695b      	ldr	r3, [r3, #20]
 80012da:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80012dc:	887a      	ldrh	r2, [r7, #2]
 80012de:	68fb      	ldr	r3, [r7, #12]
 80012e0:	4013      	ands	r3, r2
 80012e2:	041a      	lsls	r2, r3, #16
 80012e4:	68fb      	ldr	r3, [r7, #12]
 80012e6:	43d9      	mvns	r1, r3
 80012e8:	887b      	ldrh	r3, [r7, #2]
 80012ea:	400b      	ands	r3, r1
 80012ec:	431a      	orrs	r2, r3
 80012ee:	687b      	ldr	r3, [r7, #4]
 80012f0:	619a      	str	r2, [r3, #24]
}
 80012f2:	bf00      	nop
 80012f4:	3714      	adds	r7, #20
 80012f6:	46bd      	mov	sp, r7
 80012f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012fc:	4770      	bx	lr
	...

08001300 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8001300:	b580      	push	{r7, lr}
 8001302:	b082      	sub	sp, #8
 8001304:	af00      	add	r7, sp, #0
 8001306:	4603      	mov	r3, r0
 8001308:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 800130a:	4b08      	ldr	r3, [pc, #32]	; (800132c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800130c:	695a      	ldr	r2, [r3, #20]
 800130e:	88fb      	ldrh	r3, [r7, #6]
 8001310:	4013      	ands	r3, r2
 8001312:	2b00      	cmp	r3, #0
 8001314:	d006      	beq.n	8001324 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8001316:	4a05      	ldr	r2, [pc, #20]	; (800132c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001318:	88fb      	ldrh	r3, [r7, #6]
 800131a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 800131c:	88fb      	ldrh	r3, [r7, #6]
 800131e:	4618      	mov	r0, r3
 8001320:	f000 f806 	bl	8001330 <HAL_GPIO_EXTI_Callback>
  }
}
 8001324:	bf00      	nop
 8001326:	3708      	adds	r7, #8
 8001328:	46bd      	mov	sp, r7
 800132a:	bd80      	pop	{r7, pc}
 800132c:	40013c00 	.word	0x40013c00

08001330 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001330:	b480      	push	{r7}
 8001332:	b083      	sub	sp, #12
 8001334:	af00      	add	r7, sp, #0
 8001336:	4603      	mov	r3, r0
 8001338:	80fb      	strh	r3, [r7, #6]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 800133a:	bf00      	nop
 800133c:	370c      	adds	r7, #12
 800133e:	46bd      	mov	sp, r7
 8001340:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001344:	4770      	bx	lr
	...

08001348 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001348:	b580      	push	{r7, lr}
 800134a:	b086      	sub	sp, #24
 800134c:	af00      	add	r7, sp, #0
 800134e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001350:	687b      	ldr	r3, [r7, #4]
 8001352:	2b00      	cmp	r3, #0
 8001354:	d101      	bne.n	800135a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001356:	2301      	movs	r3, #1
 8001358:	e267      	b.n	800182a <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800135a:	687b      	ldr	r3, [r7, #4]
 800135c:	681b      	ldr	r3, [r3, #0]
 800135e:	f003 0301 	and.w	r3, r3, #1
 8001362:	2b00      	cmp	r3, #0
 8001364:	d075      	beq.n	8001452 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8001366:	4b88      	ldr	r3, [pc, #544]	; (8001588 <HAL_RCC_OscConfig+0x240>)
 8001368:	689b      	ldr	r3, [r3, #8]
 800136a:	f003 030c 	and.w	r3, r3, #12
 800136e:	2b04      	cmp	r3, #4
 8001370:	d00c      	beq.n	800138c <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001372:	4b85      	ldr	r3, [pc, #532]	; (8001588 <HAL_RCC_OscConfig+0x240>)
 8001374:	689b      	ldr	r3, [r3, #8]
 8001376:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800137a:	2b08      	cmp	r3, #8
 800137c:	d112      	bne.n	80013a4 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800137e:	4b82      	ldr	r3, [pc, #520]	; (8001588 <HAL_RCC_OscConfig+0x240>)
 8001380:	685b      	ldr	r3, [r3, #4]
 8001382:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001386:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800138a:	d10b      	bne.n	80013a4 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800138c:	4b7e      	ldr	r3, [pc, #504]	; (8001588 <HAL_RCC_OscConfig+0x240>)
 800138e:	681b      	ldr	r3, [r3, #0]
 8001390:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001394:	2b00      	cmp	r3, #0
 8001396:	d05b      	beq.n	8001450 <HAL_RCC_OscConfig+0x108>
 8001398:	687b      	ldr	r3, [r7, #4]
 800139a:	685b      	ldr	r3, [r3, #4]
 800139c:	2b00      	cmp	r3, #0
 800139e:	d157      	bne.n	8001450 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80013a0:	2301      	movs	r3, #1
 80013a2:	e242      	b.n	800182a <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80013a4:	687b      	ldr	r3, [r7, #4]
 80013a6:	685b      	ldr	r3, [r3, #4]
 80013a8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80013ac:	d106      	bne.n	80013bc <HAL_RCC_OscConfig+0x74>
 80013ae:	4b76      	ldr	r3, [pc, #472]	; (8001588 <HAL_RCC_OscConfig+0x240>)
 80013b0:	681b      	ldr	r3, [r3, #0]
 80013b2:	4a75      	ldr	r2, [pc, #468]	; (8001588 <HAL_RCC_OscConfig+0x240>)
 80013b4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80013b8:	6013      	str	r3, [r2, #0]
 80013ba:	e01d      	b.n	80013f8 <HAL_RCC_OscConfig+0xb0>
 80013bc:	687b      	ldr	r3, [r7, #4]
 80013be:	685b      	ldr	r3, [r3, #4]
 80013c0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80013c4:	d10c      	bne.n	80013e0 <HAL_RCC_OscConfig+0x98>
 80013c6:	4b70      	ldr	r3, [pc, #448]	; (8001588 <HAL_RCC_OscConfig+0x240>)
 80013c8:	681b      	ldr	r3, [r3, #0]
 80013ca:	4a6f      	ldr	r2, [pc, #444]	; (8001588 <HAL_RCC_OscConfig+0x240>)
 80013cc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80013d0:	6013      	str	r3, [r2, #0]
 80013d2:	4b6d      	ldr	r3, [pc, #436]	; (8001588 <HAL_RCC_OscConfig+0x240>)
 80013d4:	681b      	ldr	r3, [r3, #0]
 80013d6:	4a6c      	ldr	r2, [pc, #432]	; (8001588 <HAL_RCC_OscConfig+0x240>)
 80013d8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80013dc:	6013      	str	r3, [r2, #0]
 80013de:	e00b      	b.n	80013f8 <HAL_RCC_OscConfig+0xb0>
 80013e0:	4b69      	ldr	r3, [pc, #420]	; (8001588 <HAL_RCC_OscConfig+0x240>)
 80013e2:	681b      	ldr	r3, [r3, #0]
 80013e4:	4a68      	ldr	r2, [pc, #416]	; (8001588 <HAL_RCC_OscConfig+0x240>)
 80013e6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80013ea:	6013      	str	r3, [r2, #0]
 80013ec:	4b66      	ldr	r3, [pc, #408]	; (8001588 <HAL_RCC_OscConfig+0x240>)
 80013ee:	681b      	ldr	r3, [r3, #0]
 80013f0:	4a65      	ldr	r2, [pc, #404]	; (8001588 <HAL_RCC_OscConfig+0x240>)
 80013f2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80013f6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80013f8:	687b      	ldr	r3, [r7, #4]
 80013fa:	685b      	ldr	r3, [r3, #4]
 80013fc:	2b00      	cmp	r3, #0
 80013fe:	d013      	beq.n	8001428 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001400:	f7ff fc9c 	bl	8000d3c <HAL_GetTick>
 8001404:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001406:	e008      	b.n	800141a <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001408:	f7ff fc98 	bl	8000d3c <HAL_GetTick>
 800140c:	4602      	mov	r2, r0
 800140e:	693b      	ldr	r3, [r7, #16]
 8001410:	1ad3      	subs	r3, r2, r3
 8001412:	2b64      	cmp	r3, #100	; 0x64
 8001414:	d901      	bls.n	800141a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8001416:	2303      	movs	r3, #3
 8001418:	e207      	b.n	800182a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800141a:	4b5b      	ldr	r3, [pc, #364]	; (8001588 <HAL_RCC_OscConfig+0x240>)
 800141c:	681b      	ldr	r3, [r3, #0]
 800141e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001422:	2b00      	cmp	r3, #0
 8001424:	d0f0      	beq.n	8001408 <HAL_RCC_OscConfig+0xc0>
 8001426:	e014      	b.n	8001452 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001428:	f7ff fc88 	bl	8000d3c <HAL_GetTick>
 800142c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800142e:	e008      	b.n	8001442 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001430:	f7ff fc84 	bl	8000d3c <HAL_GetTick>
 8001434:	4602      	mov	r2, r0
 8001436:	693b      	ldr	r3, [r7, #16]
 8001438:	1ad3      	subs	r3, r2, r3
 800143a:	2b64      	cmp	r3, #100	; 0x64
 800143c:	d901      	bls.n	8001442 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800143e:	2303      	movs	r3, #3
 8001440:	e1f3      	b.n	800182a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001442:	4b51      	ldr	r3, [pc, #324]	; (8001588 <HAL_RCC_OscConfig+0x240>)
 8001444:	681b      	ldr	r3, [r3, #0]
 8001446:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800144a:	2b00      	cmp	r3, #0
 800144c:	d1f0      	bne.n	8001430 <HAL_RCC_OscConfig+0xe8>
 800144e:	e000      	b.n	8001452 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001450:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001452:	687b      	ldr	r3, [r7, #4]
 8001454:	681b      	ldr	r3, [r3, #0]
 8001456:	f003 0302 	and.w	r3, r3, #2
 800145a:	2b00      	cmp	r3, #0
 800145c:	d063      	beq.n	8001526 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800145e:	4b4a      	ldr	r3, [pc, #296]	; (8001588 <HAL_RCC_OscConfig+0x240>)
 8001460:	689b      	ldr	r3, [r3, #8]
 8001462:	f003 030c 	and.w	r3, r3, #12
 8001466:	2b00      	cmp	r3, #0
 8001468:	d00b      	beq.n	8001482 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800146a:	4b47      	ldr	r3, [pc, #284]	; (8001588 <HAL_RCC_OscConfig+0x240>)
 800146c:	689b      	ldr	r3, [r3, #8]
 800146e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8001472:	2b08      	cmp	r3, #8
 8001474:	d11c      	bne.n	80014b0 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001476:	4b44      	ldr	r3, [pc, #272]	; (8001588 <HAL_RCC_OscConfig+0x240>)
 8001478:	685b      	ldr	r3, [r3, #4]
 800147a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800147e:	2b00      	cmp	r3, #0
 8001480:	d116      	bne.n	80014b0 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001482:	4b41      	ldr	r3, [pc, #260]	; (8001588 <HAL_RCC_OscConfig+0x240>)
 8001484:	681b      	ldr	r3, [r3, #0]
 8001486:	f003 0302 	and.w	r3, r3, #2
 800148a:	2b00      	cmp	r3, #0
 800148c:	d005      	beq.n	800149a <HAL_RCC_OscConfig+0x152>
 800148e:	687b      	ldr	r3, [r7, #4]
 8001490:	68db      	ldr	r3, [r3, #12]
 8001492:	2b01      	cmp	r3, #1
 8001494:	d001      	beq.n	800149a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8001496:	2301      	movs	r3, #1
 8001498:	e1c7      	b.n	800182a <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800149a:	4b3b      	ldr	r3, [pc, #236]	; (8001588 <HAL_RCC_OscConfig+0x240>)
 800149c:	681b      	ldr	r3, [r3, #0]
 800149e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80014a2:	687b      	ldr	r3, [r7, #4]
 80014a4:	691b      	ldr	r3, [r3, #16]
 80014a6:	00db      	lsls	r3, r3, #3
 80014a8:	4937      	ldr	r1, [pc, #220]	; (8001588 <HAL_RCC_OscConfig+0x240>)
 80014aa:	4313      	orrs	r3, r2
 80014ac:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80014ae:	e03a      	b.n	8001526 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80014b0:	687b      	ldr	r3, [r7, #4]
 80014b2:	68db      	ldr	r3, [r3, #12]
 80014b4:	2b00      	cmp	r3, #0
 80014b6:	d020      	beq.n	80014fa <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80014b8:	4b34      	ldr	r3, [pc, #208]	; (800158c <HAL_RCC_OscConfig+0x244>)
 80014ba:	2201      	movs	r2, #1
 80014bc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80014be:	f7ff fc3d 	bl	8000d3c <HAL_GetTick>
 80014c2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80014c4:	e008      	b.n	80014d8 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80014c6:	f7ff fc39 	bl	8000d3c <HAL_GetTick>
 80014ca:	4602      	mov	r2, r0
 80014cc:	693b      	ldr	r3, [r7, #16]
 80014ce:	1ad3      	subs	r3, r2, r3
 80014d0:	2b02      	cmp	r3, #2
 80014d2:	d901      	bls.n	80014d8 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80014d4:	2303      	movs	r3, #3
 80014d6:	e1a8      	b.n	800182a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80014d8:	4b2b      	ldr	r3, [pc, #172]	; (8001588 <HAL_RCC_OscConfig+0x240>)
 80014da:	681b      	ldr	r3, [r3, #0]
 80014dc:	f003 0302 	and.w	r3, r3, #2
 80014e0:	2b00      	cmp	r3, #0
 80014e2:	d0f0      	beq.n	80014c6 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80014e4:	4b28      	ldr	r3, [pc, #160]	; (8001588 <HAL_RCC_OscConfig+0x240>)
 80014e6:	681b      	ldr	r3, [r3, #0]
 80014e8:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80014ec:	687b      	ldr	r3, [r7, #4]
 80014ee:	691b      	ldr	r3, [r3, #16]
 80014f0:	00db      	lsls	r3, r3, #3
 80014f2:	4925      	ldr	r1, [pc, #148]	; (8001588 <HAL_RCC_OscConfig+0x240>)
 80014f4:	4313      	orrs	r3, r2
 80014f6:	600b      	str	r3, [r1, #0]
 80014f8:	e015      	b.n	8001526 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80014fa:	4b24      	ldr	r3, [pc, #144]	; (800158c <HAL_RCC_OscConfig+0x244>)
 80014fc:	2200      	movs	r2, #0
 80014fe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001500:	f7ff fc1c 	bl	8000d3c <HAL_GetTick>
 8001504:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001506:	e008      	b.n	800151a <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001508:	f7ff fc18 	bl	8000d3c <HAL_GetTick>
 800150c:	4602      	mov	r2, r0
 800150e:	693b      	ldr	r3, [r7, #16]
 8001510:	1ad3      	subs	r3, r2, r3
 8001512:	2b02      	cmp	r3, #2
 8001514:	d901      	bls.n	800151a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8001516:	2303      	movs	r3, #3
 8001518:	e187      	b.n	800182a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800151a:	4b1b      	ldr	r3, [pc, #108]	; (8001588 <HAL_RCC_OscConfig+0x240>)
 800151c:	681b      	ldr	r3, [r3, #0]
 800151e:	f003 0302 	and.w	r3, r3, #2
 8001522:	2b00      	cmp	r3, #0
 8001524:	d1f0      	bne.n	8001508 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001526:	687b      	ldr	r3, [r7, #4]
 8001528:	681b      	ldr	r3, [r3, #0]
 800152a:	f003 0308 	and.w	r3, r3, #8
 800152e:	2b00      	cmp	r3, #0
 8001530:	d036      	beq.n	80015a0 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8001532:	687b      	ldr	r3, [r7, #4]
 8001534:	695b      	ldr	r3, [r3, #20]
 8001536:	2b00      	cmp	r3, #0
 8001538:	d016      	beq.n	8001568 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800153a:	4b15      	ldr	r3, [pc, #84]	; (8001590 <HAL_RCC_OscConfig+0x248>)
 800153c:	2201      	movs	r2, #1
 800153e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001540:	f7ff fbfc 	bl	8000d3c <HAL_GetTick>
 8001544:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001546:	e008      	b.n	800155a <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001548:	f7ff fbf8 	bl	8000d3c <HAL_GetTick>
 800154c:	4602      	mov	r2, r0
 800154e:	693b      	ldr	r3, [r7, #16]
 8001550:	1ad3      	subs	r3, r2, r3
 8001552:	2b02      	cmp	r3, #2
 8001554:	d901      	bls.n	800155a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8001556:	2303      	movs	r3, #3
 8001558:	e167      	b.n	800182a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800155a:	4b0b      	ldr	r3, [pc, #44]	; (8001588 <HAL_RCC_OscConfig+0x240>)
 800155c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800155e:	f003 0302 	and.w	r3, r3, #2
 8001562:	2b00      	cmp	r3, #0
 8001564:	d0f0      	beq.n	8001548 <HAL_RCC_OscConfig+0x200>
 8001566:	e01b      	b.n	80015a0 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001568:	4b09      	ldr	r3, [pc, #36]	; (8001590 <HAL_RCC_OscConfig+0x248>)
 800156a:	2200      	movs	r2, #0
 800156c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800156e:	f7ff fbe5 	bl	8000d3c <HAL_GetTick>
 8001572:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001574:	e00e      	b.n	8001594 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001576:	f7ff fbe1 	bl	8000d3c <HAL_GetTick>
 800157a:	4602      	mov	r2, r0
 800157c:	693b      	ldr	r3, [r7, #16]
 800157e:	1ad3      	subs	r3, r2, r3
 8001580:	2b02      	cmp	r3, #2
 8001582:	d907      	bls.n	8001594 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8001584:	2303      	movs	r3, #3
 8001586:	e150      	b.n	800182a <HAL_RCC_OscConfig+0x4e2>
 8001588:	40023800 	.word	0x40023800
 800158c:	42470000 	.word	0x42470000
 8001590:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001594:	4b88      	ldr	r3, [pc, #544]	; (80017b8 <HAL_RCC_OscConfig+0x470>)
 8001596:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001598:	f003 0302 	and.w	r3, r3, #2
 800159c:	2b00      	cmp	r3, #0
 800159e:	d1ea      	bne.n	8001576 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80015a0:	687b      	ldr	r3, [r7, #4]
 80015a2:	681b      	ldr	r3, [r3, #0]
 80015a4:	f003 0304 	and.w	r3, r3, #4
 80015a8:	2b00      	cmp	r3, #0
 80015aa:	f000 8097 	beq.w	80016dc <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80015ae:	2300      	movs	r3, #0
 80015b0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80015b2:	4b81      	ldr	r3, [pc, #516]	; (80017b8 <HAL_RCC_OscConfig+0x470>)
 80015b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80015b6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80015ba:	2b00      	cmp	r3, #0
 80015bc:	d10f      	bne.n	80015de <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80015be:	2300      	movs	r3, #0
 80015c0:	60bb      	str	r3, [r7, #8]
 80015c2:	4b7d      	ldr	r3, [pc, #500]	; (80017b8 <HAL_RCC_OscConfig+0x470>)
 80015c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80015c6:	4a7c      	ldr	r2, [pc, #496]	; (80017b8 <HAL_RCC_OscConfig+0x470>)
 80015c8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80015cc:	6413      	str	r3, [r2, #64]	; 0x40
 80015ce:	4b7a      	ldr	r3, [pc, #488]	; (80017b8 <HAL_RCC_OscConfig+0x470>)
 80015d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80015d2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80015d6:	60bb      	str	r3, [r7, #8]
 80015d8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80015da:	2301      	movs	r3, #1
 80015dc:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80015de:	4b77      	ldr	r3, [pc, #476]	; (80017bc <HAL_RCC_OscConfig+0x474>)
 80015e0:	681b      	ldr	r3, [r3, #0]
 80015e2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80015e6:	2b00      	cmp	r3, #0
 80015e8:	d118      	bne.n	800161c <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80015ea:	4b74      	ldr	r3, [pc, #464]	; (80017bc <HAL_RCC_OscConfig+0x474>)
 80015ec:	681b      	ldr	r3, [r3, #0]
 80015ee:	4a73      	ldr	r2, [pc, #460]	; (80017bc <HAL_RCC_OscConfig+0x474>)
 80015f0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80015f4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80015f6:	f7ff fba1 	bl	8000d3c <HAL_GetTick>
 80015fa:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80015fc:	e008      	b.n	8001610 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80015fe:	f7ff fb9d 	bl	8000d3c <HAL_GetTick>
 8001602:	4602      	mov	r2, r0
 8001604:	693b      	ldr	r3, [r7, #16]
 8001606:	1ad3      	subs	r3, r2, r3
 8001608:	2b02      	cmp	r3, #2
 800160a:	d901      	bls.n	8001610 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 800160c:	2303      	movs	r3, #3
 800160e:	e10c      	b.n	800182a <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001610:	4b6a      	ldr	r3, [pc, #424]	; (80017bc <HAL_RCC_OscConfig+0x474>)
 8001612:	681b      	ldr	r3, [r3, #0]
 8001614:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001618:	2b00      	cmp	r3, #0
 800161a:	d0f0      	beq.n	80015fe <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800161c:	687b      	ldr	r3, [r7, #4]
 800161e:	689b      	ldr	r3, [r3, #8]
 8001620:	2b01      	cmp	r3, #1
 8001622:	d106      	bne.n	8001632 <HAL_RCC_OscConfig+0x2ea>
 8001624:	4b64      	ldr	r3, [pc, #400]	; (80017b8 <HAL_RCC_OscConfig+0x470>)
 8001626:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001628:	4a63      	ldr	r2, [pc, #396]	; (80017b8 <HAL_RCC_OscConfig+0x470>)
 800162a:	f043 0301 	orr.w	r3, r3, #1
 800162e:	6713      	str	r3, [r2, #112]	; 0x70
 8001630:	e01c      	b.n	800166c <HAL_RCC_OscConfig+0x324>
 8001632:	687b      	ldr	r3, [r7, #4]
 8001634:	689b      	ldr	r3, [r3, #8]
 8001636:	2b05      	cmp	r3, #5
 8001638:	d10c      	bne.n	8001654 <HAL_RCC_OscConfig+0x30c>
 800163a:	4b5f      	ldr	r3, [pc, #380]	; (80017b8 <HAL_RCC_OscConfig+0x470>)
 800163c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800163e:	4a5e      	ldr	r2, [pc, #376]	; (80017b8 <HAL_RCC_OscConfig+0x470>)
 8001640:	f043 0304 	orr.w	r3, r3, #4
 8001644:	6713      	str	r3, [r2, #112]	; 0x70
 8001646:	4b5c      	ldr	r3, [pc, #368]	; (80017b8 <HAL_RCC_OscConfig+0x470>)
 8001648:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800164a:	4a5b      	ldr	r2, [pc, #364]	; (80017b8 <HAL_RCC_OscConfig+0x470>)
 800164c:	f043 0301 	orr.w	r3, r3, #1
 8001650:	6713      	str	r3, [r2, #112]	; 0x70
 8001652:	e00b      	b.n	800166c <HAL_RCC_OscConfig+0x324>
 8001654:	4b58      	ldr	r3, [pc, #352]	; (80017b8 <HAL_RCC_OscConfig+0x470>)
 8001656:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001658:	4a57      	ldr	r2, [pc, #348]	; (80017b8 <HAL_RCC_OscConfig+0x470>)
 800165a:	f023 0301 	bic.w	r3, r3, #1
 800165e:	6713      	str	r3, [r2, #112]	; 0x70
 8001660:	4b55      	ldr	r3, [pc, #340]	; (80017b8 <HAL_RCC_OscConfig+0x470>)
 8001662:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001664:	4a54      	ldr	r2, [pc, #336]	; (80017b8 <HAL_RCC_OscConfig+0x470>)
 8001666:	f023 0304 	bic.w	r3, r3, #4
 800166a:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800166c:	687b      	ldr	r3, [r7, #4]
 800166e:	689b      	ldr	r3, [r3, #8]
 8001670:	2b00      	cmp	r3, #0
 8001672:	d015      	beq.n	80016a0 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001674:	f7ff fb62 	bl	8000d3c <HAL_GetTick>
 8001678:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800167a:	e00a      	b.n	8001692 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800167c:	f7ff fb5e 	bl	8000d3c <HAL_GetTick>
 8001680:	4602      	mov	r2, r0
 8001682:	693b      	ldr	r3, [r7, #16]
 8001684:	1ad3      	subs	r3, r2, r3
 8001686:	f241 3288 	movw	r2, #5000	; 0x1388
 800168a:	4293      	cmp	r3, r2
 800168c:	d901      	bls.n	8001692 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800168e:	2303      	movs	r3, #3
 8001690:	e0cb      	b.n	800182a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001692:	4b49      	ldr	r3, [pc, #292]	; (80017b8 <HAL_RCC_OscConfig+0x470>)
 8001694:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001696:	f003 0302 	and.w	r3, r3, #2
 800169a:	2b00      	cmp	r3, #0
 800169c:	d0ee      	beq.n	800167c <HAL_RCC_OscConfig+0x334>
 800169e:	e014      	b.n	80016ca <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80016a0:	f7ff fb4c 	bl	8000d3c <HAL_GetTick>
 80016a4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80016a6:	e00a      	b.n	80016be <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80016a8:	f7ff fb48 	bl	8000d3c <HAL_GetTick>
 80016ac:	4602      	mov	r2, r0
 80016ae:	693b      	ldr	r3, [r7, #16]
 80016b0:	1ad3      	subs	r3, r2, r3
 80016b2:	f241 3288 	movw	r2, #5000	; 0x1388
 80016b6:	4293      	cmp	r3, r2
 80016b8:	d901      	bls.n	80016be <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80016ba:	2303      	movs	r3, #3
 80016bc:	e0b5      	b.n	800182a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80016be:	4b3e      	ldr	r3, [pc, #248]	; (80017b8 <HAL_RCC_OscConfig+0x470>)
 80016c0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80016c2:	f003 0302 	and.w	r3, r3, #2
 80016c6:	2b00      	cmp	r3, #0
 80016c8:	d1ee      	bne.n	80016a8 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80016ca:	7dfb      	ldrb	r3, [r7, #23]
 80016cc:	2b01      	cmp	r3, #1
 80016ce:	d105      	bne.n	80016dc <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80016d0:	4b39      	ldr	r3, [pc, #228]	; (80017b8 <HAL_RCC_OscConfig+0x470>)
 80016d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016d4:	4a38      	ldr	r2, [pc, #224]	; (80017b8 <HAL_RCC_OscConfig+0x470>)
 80016d6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80016da:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80016dc:	687b      	ldr	r3, [r7, #4]
 80016de:	699b      	ldr	r3, [r3, #24]
 80016e0:	2b00      	cmp	r3, #0
 80016e2:	f000 80a1 	beq.w	8001828 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80016e6:	4b34      	ldr	r3, [pc, #208]	; (80017b8 <HAL_RCC_OscConfig+0x470>)
 80016e8:	689b      	ldr	r3, [r3, #8]
 80016ea:	f003 030c 	and.w	r3, r3, #12
 80016ee:	2b08      	cmp	r3, #8
 80016f0:	d05c      	beq.n	80017ac <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80016f2:	687b      	ldr	r3, [r7, #4]
 80016f4:	699b      	ldr	r3, [r3, #24]
 80016f6:	2b02      	cmp	r3, #2
 80016f8:	d141      	bne.n	800177e <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80016fa:	4b31      	ldr	r3, [pc, #196]	; (80017c0 <HAL_RCC_OscConfig+0x478>)
 80016fc:	2200      	movs	r2, #0
 80016fe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001700:	f7ff fb1c 	bl	8000d3c <HAL_GetTick>
 8001704:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001706:	e008      	b.n	800171a <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001708:	f7ff fb18 	bl	8000d3c <HAL_GetTick>
 800170c:	4602      	mov	r2, r0
 800170e:	693b      	ldr	r3, [r7, #16]
 8001710:	1ad3      	subs	r3, r2, r3
 8001712:	2b02      	cmp	r3, #2
 8001714:	d901      	bls.n	800171a <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8001716:	2303      	movs	r3, #3
 8001718:	e087      	b.n	800182a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800171a:	4b27      	ldr	r3, [pc, #156]	; (80017b8 <HAL_RCC_OscConfig+0x470>)
 800171c:	681b      	ldr	r3, [r3, #0]
 800171e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001722:	2b00      	cmp	r3, #0
 8001724:	d1f0      	bne.n	8001708 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8001726:	687b      	ldr	r3, [r7, #4]
 8001728:	69da      	ldr	r2, [r3, #28]
 800172a:	687b      	ldr	r3, [r7, #4]
 800172c:	6a1b      	ldr	r3, [r3, #32]
 800172e:	431a      	orrs	r2, r3
 8001730:	687b      	ldr	r3, [r7, #4]
 8001732:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001734:	019b      	lsls	r3, r3, #6
 8001736:	431a      	orrs	r2, r3
 8001738:	687b      	ldr	r3, [r7, #4]
 800173a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800173c:	085b      	lsrs	r3, r3, #1
 800173e:	3b01      	subs	r3, #1
 8001740:	041b      	lsls	r3, r3, #16
 8001742:	431a      	orrs	r2, r3
 8001744:	687b      	ldr	r3, [r7, #4]
 8001746:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001748:	061b      	lsls	r3, r3, #24
 800174a:	491b      	ldr	r1, [pc, #108]	; (80017b8 <HAL_RCC_OscConfig+0x470>)
 800174c:	4313      	orrs	r3, r2
 800174e:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001750:	4b1b      	ldr	r3, [pc, #108]	; (80017c0 <HAL_RCC_OscConfig+0x478>)
 8001752:	2201      	movs	r2, #1
 8001754:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001756:	f7ff faf1 	bl	8000d3c <HAL_GetTick>
 800175a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800175c:	e008      	b.n	8001770 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800175e:	f7ff faed 	bl	8000d3c <HAL_GetTick>
 8001762:	4602      	mov	r2, r0
 8001764:	693b      	ldr	r3, [r7, #16]
 8001766:	1ad3      	subs	r3, r2, r3
 8001768:	2b02      	cmp	r3, #2
 800176a:	d901      	bls.n	8001770 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 800176c:	2303      	movs	r3, #3
 800176e:	e05c      	b.n	800182a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001770:	4b11      	ldr	r3, [pc, #68]	; (80017b8 <HAL_RCC_OscConfig+0x470>)
 8001772:	681b      	ldr	r3, [r3, #0]
 8001774:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001778:	2b00      	cmp	r3, #0
 800177a:	d0f0      	beq.n	800175e <HAL_RCC_OscConfig+0x416>
 800177c:	e054      	b.n	8001828 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800177e:	4b10      	ldr	r3, [pc, #64]	; (80017c0 <HAL_RCC_OscConfig+0x478>)
 8001780:	2200      	movs	r2, #0
 8001782:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001784:	f7ff fada 	bl	8000d3c <HAL_GetTick>
 8001788:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800178a:	e008      	b.n	800179e <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800178c:	f7ff fad6 	bl	8000d3c <HAL_GetTick>
 8001790:	4602      	mov	r2, r0
 8001792:	693b      	ldr	r3, [r7, #16]
 8001794:	1ad3      	subs	r3, r2, r3
 8001796:	2b02      	cmp	r3, #2
 8001798:	d901      	bls.n	800179e <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800179a:	2303      	movs	r3, #3
 800179c:	e045      	b.n	800182a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800179e:	4b06      	ldr	r3, [pc, #24]	; (80017b8 <HAL_RCC_OscConfig+0x470>)
 80017a0:	681b      	ldr	r3, [r3, #0]
 80017a2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80017a6:	2b00      	cmp	r3, #0
 80017a8:	d1f0      	bne.n	800178c <HAL_RCC_OscConfig+0x444>
 80017aa:	e03d      	b.n	8001828 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80017ac:	687b      	ldr	r3, [r7, #4]
 80017ae:	699b      	ldr	r3, [r3, #24]
 80017b0:	2b01      	cmp	r3, #1
 80017b2:	d107      	bne.n	80017c4 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80017b4:	2301      	movs	r3, #1
 80017b6:	e038      	b.n	800182a <HAL_RCC_OscConfig+0x4e2>
 80017b8:	40023800 	.word	0x40023800
 80017bc:	40007000 	.word	0x40007000
 80017c0:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80017c4:	4b1b      	ldr	r3, [pc, #108]	; (8001834 <HAL_RCC_OscConfig+0x4ec>)
 80017c6:	685b      	ldr	r3, [r3, #4]
 80017c8:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80017ca:	687b      	ldr	r3, [r7, #4]
 80017cc:	699b      	ldr	r3, [r3, #24]
 80017ce:	2b01      	cmp	r3, #1
 80017d0:	d028      	beq.n	8001824 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80017d2:	68fb      	ldr	r3, [r7, #12]
 80017d4:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80017d8:	687b      	ldr	r3, [r7, #4]
 80017da:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80017dc:	429a      	cmp	r2, r3
 80017de:	d121      	bne.n	8001824 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80017e0:	68fb      	ldr	r3, [r7, #12]
 80017e2:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80017e6:	687b      	ldr	r3, [r7, #4]
 80017e8:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80017ea:	429a      	cmp	r2, r3
 80017ec:	d11a      	bne.n	8001824 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80017ee:	68fa      	ldr	r2, [r7, #12]
 80017f0:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80017f4:	4013      	ands	r3, r2
 80017f6:	687a      	ldr	r2, [r7, #4]
 80017f8:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80017fa:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80017fc:	4293      	cmp	r3, r2
 80017fe:	d111      	bne.n	8001824 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001800:	68fb      	ldr	r3, [r7, #12]
 8001802:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8001806:	687b      	ldr	r3, [r7, #4]
 8001808:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800180a:	085b      	lsrs	r3, r3, #1
 800180c:	3b01      	subs	r3, #1
 800180e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001810:	429a      	cmp	r2, r3
 8001812:	d107      	bne.n	8001824 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8001814:	68fb      	ldr	r3, [r7, #12]
 8001816:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800181a:	687b      	ldr	r3, [r7, #4]
 800181c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800181e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001820:	429a      	cmp	r2, r3
 8001822:	d001      	beq.n	8001828 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8001824:	2301      	movs	r3, #1
 8001826:	e000      	b.n	800182a <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8001828:	2300      	movs	r3, #0
}
 800182a:	4618      	mov	r0, r3
 800182c:	3718      	adds	r7, #24
 800182e:	46bd      	mov	sp, r7
 8001830:	bd80      	pop	{r7, pc}
 8001832:	bf00      	nop
 8001834:	40023800 	.word	0x40023800

08001838 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001838:	b580      	push	{r7, lr}
 800183a:	b084      	sub	sp, #16
 800183c:	af00      	add	r7, sp, #0
 800183e:	6078      	str	r0, [r7, #4]
 8001840:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001842:	687b      	ldr	r3, [r7, #4]
 8001844:	2b00      	cmp	r3, #0
 8001846:	d101      	bne.n	800184c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001848:	2301      	movs	r3, #1
 800184a:	e0cc      	b.n	80019e6 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800184c:	4b68      	ldr	r3, [pc, #416]	; (80019f0 <HAL_RCC_ClockConfig+0x1b8>)
 800184e:	681b      	ldr	r3, [r3, #0]
 8001850:	f003 0307 	and.w	r3, r3, #7
 8001854:	683a      	ldr	r2, [r7, #0]
 8001856:	429a      	cmp	r2, r3
 8001858:	d90c      	bls.n	8001874 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800185a:	4b65      	ldr	r3, [pc, #404]	; (80019f0 <HAL_RCC_ClockConfig+0x1b8>)
 800185c:	683a      	ldr	r2, [r7, #0]
 800185e:	b2d2      	uxtb	r2, r2
 8001860:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001862:	4b63      	ldr	r3, [pc, #396]	; (80019f0 <HAL_RCC_ClockConfig+0x1b8>)
 8001864:	681b      	ldr	r3, [r3, #0]
 8001866:	f003 0307 	and.w	r3, r3, #7
 800186a:	683a      	ldr	r2, [r7, #0]
 800186c:	429a      	cmp	r2, r3
 800186e:	d001      	beq.n	8001874 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8001870:	2301      	movs	r3, #1
 8001872:	e0b8      	b.n	80019e6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001874:	687b      	ldr	r3, [r7, #4]
 8001876:	681b      	ldr	r3, [r3, #0]
 8001878:	f003 0302 	and.w	r3, r3, #2
 800187c:	2b00      	cmp	r3, #0
 800187e:	d020      	beq.n	80018c2 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001880:	687b      	ldr	r3, [r7, #4]
 8001882:	681b      	ldr	r3, [r3, #0]
 8001884:	f003 0304 	and.w	r3, r3, #4
 8001888:	2b00      	cmp	r3, #0
 800188a:	d005      	beq.n	8001898 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800188c:	4b59      	ldr	r3, [pc, #356]	; (80019f4 <HAL_RCC_ClockConfig+0x1bc>)
 800188e:	689b      	ldr	r3, [r3, #8]
 8001890:	4a58      	ldr	r2, [pc, #352]	; (80019f4 <HAL_RCC_ClockConfig+0x1bc>)
 8001892:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8001896:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001898:	687b      	ldr	r3, [r7, #4]
 800189a:	681b      	ldr	r3, [r3, #0]
 800189c:	f003 0308 	and.w	r3, r3, #8
 80018a0:	2b00      	cmp	r3, #0
 80018a2:	d005      	beq.n	80018b0 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80018a4:	4b53      	ldr	r3, [pc, #332]	; (80019f4 <HAL_RCC_ClockConfig+0x1bc>)
 80018a6:	689b      	ldr	r3, [r3, #8]
 80018a8:	4a52      	ldr	r2, [pc, #328]	; (80019f4 <HAL_RCC_ClockConfig+0x1bc>)
 80018aa:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80018ae:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80018b0:	4b50      	ldr	r3, [pc, #320]	; (80019f4 <HAL_RCC_ClockConfig+0x1bc>)
 80018b2:	689b      	ldr	r3, [r3, #8]
 80018b4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80018b8:	687b      	ldr	r3, [r7, #4]
 80018ba:	689b      	ldr	r3, [r3, #8]
 80018bc:	494d      	ldr	r1, [pc, #308]	; (80019f4 <HAL_RCC_ClockConfig+0x1bc>)
 80018be:	4313      	orrs	r3, r2
 80018c0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80018c2:	687b      	ldr	r3, [r7, #4]
 80018c4:	681b      	ldr	r3, [r3, #0]
 80018c6:	f003 0301 	and.w	r3, r3, #1
 80018ca:	2b00      	cmp	r3, #0
 80018cc:	d044      	beq.n	8001958 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80018ce:	687b      	ldr	r3, [r7, #4]
 80018d0:	685b      	ldr	r3, [r3, #4]
 80018d2:	2b01      	cmp	r3, #1
 80018d4:	d107      	bne.n	80018e6 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80018d6:	4b47      	ldr	r3, [pc, #284]	; (80019f4 <HAL_RCC_ClockConfig+0x1bc>)
 80018d8:	681b      	ldr	r3, [r3, #0]
 80018da:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80018de:	2b00      	cmp	r3, #0
 80018e0:	d119      	bne.n	8001916 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80018e2:	2301      	movs	r3, #1
 80018e4:	e07f      	b.n	80019e6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80018e6:	687b      	ldr	r3, [r7, #4]
 80018e8:	685b      	ldr	r3, [r3, #4]
 80018ea:	2b02      	cmp	r3, #2
 80018ec:	d003      	beq.n	80018f6 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80018ee:	687b      	ldr	r3, [r7, #4]
 80018f0:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80018f2:	2b03      	cmp	r3, #3
 80018f4:	d107      	bne.n	8001906 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80018f6:	4b3f      	ldr	r3, [pc, #252]	; (80019f4 <HAL_RCC_ClockConfig+0x1bc>)
 80018f8:	681b      	ldr	r3, [r3, #0]
 80018fa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80018fe:	2b00      	cmp	r3, #0
 8001900:	d109      	bne.n	8001916 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001902:	2301      	movs	r3, #1
 8001904:	e06f      	b.n	80019e6 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001906:	4b3b      	ldr	r3, [pc, #236]	; (80019f4 <HAL_RCC_ClockConfig+0x1bc>)
 8001908:	681b      	ldr	r3, [r3, #0]
 800190a:	f003 0302 	and.w	r3, r3, #2
 800190e:	2b00      	cmp	r3, #0
 8001910:	d101      	bne.n	8001916 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001912:	2301      	movs	r3, #1
 8001914:	e067      	b.n	80019e6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001916:	4b37      	ldr	r3, [pc, #220]	; (80019f4 <HAL_RCC_ClockConfig+0x1bc>)
 8001918:	689b      	ldr	r3, [r3, #8]
 800191a:	f023 0203 	bic.w	r2, r3, #3
 800191e:	687b      	ldr	r3, [r7, #4]
 8001920:	685b      	ldr	r3, [r3, #4]
 8001922:	4934      	ldr	r1, [pc, #208]	; (80019f4 <HAL_RCC_ClockConfig+0x1bc>)
 8001924:	4313      	orrs	r3, r2
 8001926:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001928:	f7ff fa08 	bl	8000d3c <HAL_GetTick>
 800192c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800192e:	e00a      	b.n	8001946 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001930:	f7ff fa04 	bl	8000d3c <HAL_GetTick>
 8001934:	4602      	mov	r2, r0
 8001936:	68fb      	ldr	r3, [r7, #12]
 8001938:	1ad3      	subs	r3, r2, r3
 800193a:	f241 3288 	movw	r2, #5000	; 0x1388
 800193e:	4293      	cmp	r3, r2
 8001940:	d901      	bls.n	8001946 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001942:	2303      	movs	r3, #3
 8001944:	e04f      	b.n	80019e6 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001946:	4b2b      	ldr	r3, [pc, #172]	; (80019f4 <HAL_RCC_ClockConfig+0x1bc>)
 8001948:	689b      	ldr	r3, [r3, #8]
 800194a:	f003 020c 	and.w	r2, r3, #12
 800194e:	687b      	ldr	r3, [r7, #4]
 8001950:	685b      	ldr	r3, [r3, #4]
 8001952:	009b      	lsls	r3, r3, #2
 8001954:	429a      	cmp	r2, r3
 8001956:	d1eb      	bne.n	8001930 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001958:	4b25      	ldr	r3, [pc, #148]	; (80019f0 <HAL_RCC_ClockConfig+0x1b8>)
 800195a:	681b      	ldr	r3, [r3, #0]
 800195c:	f003 0307 	and.w	r3, r3, #7
 8001960:	683a      	ldr	r2, [r7, #0]
 8001962:	429a      	cmp	r2, r3
 8001964:	d20c      	bcs.n	8001980 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001966:	4b22      	ldr	r3, [pc, #136]	; (80019f0 <HAL_RCC_ClockConfig+0x1b8>)
 8001968:	683a      	ldr	r2, [r7, #0]
 800196a:	b2d2      	uxtb	r2, r2
 800196c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800196e:	4b20      	ldr	r3, [pc, #128]	; (80019f0 <HAL_RCC_ClockConfig+0x1b8>)
 8001970:	681b      	ldr	r3, [r3, #0]
 8001972:	f003 0307 	and.w	r3, r3, #7
 8001976:	683a      	ldr	r2, [r7, #0]
 8001978:	429a      	cmp	r2, r3
 800197a:	d001      	beq.n	8001980 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800197c:	2301      	movs	r3, #1
 800197e:	e032      	b.n	80019e6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001980:	687b      	ldr	r3, [r7, #4]
 8001982:	681b      	ldr	r3, [r3, #0]
 8001984:	f003 0304 	and.w	r3, r3, #4
 8001988:	2b00      	cmp	r3, #0
 800198a:	d008      	beq.n	800199e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800198c:	4b19      	ldr	r3, [pc, #100]	; (80019f4 <HAL_RCC_ClockConfig+0x1bc>)
 800198e:	689b      	ldr	r3, [r3, #8]
 8001990:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8001994:	687b      	ldr	r3, [r7, #4]
 8001996:	68db      	ldr	r3, [r3, #12]
 8001998:	4916      	ldr	r1, [pc, #88]	; (80019f4 <HAL_RCC_ClockConfig+0x1bc>)
 800199a:	4313      	orrs	r3, r2
 800199c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800199e:	687b      	ldr	r3, [r7, #4]
 80019a0:	681b      	ldr	r3, [r3, #0]
 80019a2:	f003 0308 	and.w	r3, r3, #8
 80019a6:	2b00      	cmp	r3, #0
 80019a8:	d009      	beq.n	80019be <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80019aa:	4b12      	ldr	r3, [pc, #72]	; (80019f4 <HAL_RCC_ClockConfig+0x1bc>)
 80019ac:	689b      	ldr	r3, [r3, #8]
 80019ae:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80019b2:	687b      	ldr	r3, [r7, #4]
 80019b4:	691b      	ldr	r3, [r3, #16]
 80019b6:	00db      	lsls	r3, r3, #3
 80019b8:	490e      	ldr	r1, [pc, #56]	; (80019f4 <HAL_RCC_ClockConfig+0x1bc>)
 80019ba:	4313      	orrs	r3, r2
 80019bc:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80019be:	f000 f821 	bl	8001a04 <HAL_RCC_GetSysClockFreq>
 80019c2:	4602      	mov	r2, r0
 80019c4:	4b0b      	ldr	r3, [pc, #44]	; (80019f4 <HAL_RCC_ClockConfig+0x1bc>)
 80019c6:	689b      	ldr	r3, [r3, #8]
 80019c8:	091b      	lsrs	r3, r3, #4
 80019ca:	f003 030f 	and.w	r3, r3, #15
 80019ce:	490a      	ldr	r1, [pc, #40]	; (80019f8 <HAL_RCC_ClockConfig+0x1c0>)
 80019d0:	5ccb      	ldrb	r3, [r1, r3]
 80019d2:	fa22 f303 	lsr.w	r3, r2, r3
 80019d6:	4a09      	ldr	r2, [pc, #36]	; (80019fc <HAL_RCC_ClockConfig+0x1c4>)
 80019d8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80019da:	4b09      	ldr	r3, [pc, #36]	; (8001a00 <HAL_RCC_ClockConfig+0x1c8>)
 80019dc:	681b      	ldr	r3, [r3, #0]
 80019de:	4618      	mov	r0, r3
 80019e0:	f7ff f8ae 	bl	8000b40 <HAL_InitTick>

  return HAL_OK;
 80019e4:	2300      	movs	r3, #0
}
 80019e6:	4618      	mov	r0, r3
 80019e8:	3710      	adds	r7, #16
 80019ea:	46bd      	mov	sp, r7
 80019ec:	bd80      	pop	{r7, pc}
 80019ee:	bf00      	nop
 80019f0:	40023c00 	.word	0x40023c00
 80019f4:	40023800 	.word	0x40023800
 80019f8:	080059a0 	.word	0x080059a0
 80019fc:	20000000 	.word	0x20000000
 8001a00:	20000004 	.word	0x20000004

08001a04 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001a04:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001a08:	b094      	sub	sp, #80	; 0x50
 8001a0a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8001a0c:	2300      	movs	r3, #0
 8001a0e:	647b      	str	r3, [r7, #68]	; 0x44
 8001a10:	2300      	movs	r3, #0
 8001a12:	64fb      	str	r3, [r7, #76]	; 0x4c
 8001a14:	2300      	movs	r3, #0
 8001a16:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8001a18:	2300      	movs	r3, #0
 8001a1a:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001a1c:	4b79      	ldr	r3, [pc, #484]	; (8001c04 <HAL_RCC_GetSysClockFreq+0x200>)
 8001a1e:	689b      	ldr	r3, [r3, #8]
 8001a20:	f003 030c 	and.w	r3, r3, #12
 8001a24:	2b08      	cmp	r3, #8
 8001a26:	d00d      	beq.n	8001a44 <HAL_RCC_GetSysClockFreq+0x40>
 8001a28:	2b08      	cmp	r3, #8
 8001a2a:	f200 80e1 	bhi.w	8001bf0 <HAL_RCC_GetSysClockFreq+0x1ec>
 8001a2e:	2b00      	cmp	r3, #0
 8001a30:	d002      	beq.n	8001a38 <HAL_RCC_GetSysClockFreq+0x34>
 8001a32:	2b04      	cmp	r3, #4
 8001a34:	d003      	beq.n	8001a3e <HAL_RCC_GetSysClockFreq+0x3a>
 8001a36:	e0db      	b.n	8001bf0 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001a38:	4b73      	ldr	r3, [pc, #460]	; (8001c08 <HAL_RCC_GetSysClockFreq+0x204>)
 8001a3a:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 8001a3c:	e0db      	b.n	8001bf6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8001a3e:	4b73      	ldr	r3, [pc, #460]	; (8001c0c <HAL_RCC_GetSysClockFreq+0x208>)
 8001a40:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8001a42:	e0d8      	b.n	8001bf6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001a44:	4b6f      	ldr	r3, [pc, #444]	; (8001c04 <HAL_RCC_GetSysClockFreq+0x200>)
 8001a46:	685b      	ldr	r3, [r3, #4]
 8001a48:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001a4c:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001a4e:	4b6d      	ldr	r3, [pc, #436]	; (8001c04 <HAL_RCC_GetSysClockFreq+0x200>)
 8001a50:	685b      	ldr	r3, [r3, #4]
 8001a52:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001a56:	2b00      	cmp	r3, #0
 8001a58:	d063      	beq.n	8001b22 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001a5a:	4b6a      	ldr	r3, [pc, #424]	; (8001c04 <HAL_RCC_GetSysClockFreq+0x200>)
 8001a5c:	685b      	ldr	r3, [r3, #4]
 8001a5e:	099b      	lsrs	r3, r3, #6
 8001a60:	2200      	movs	r2, #0
 8001a62:	63bb      	str	r3, [r7, #56]	; 0x38
 8001a64:	63fa      	str	r2, [r7, #60]	; 0x3c
 8001a66:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001a68:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001a6c:	633b      	str	r3, [r7, #48]	; 0x30
 8001a6e:	2300      	movs	r3, #0
 8001a70:	637b      	str	r3, [r7, #52]	; 0x34
 8001a72:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8001a76:	4622      	mov	r2, r4
 8001a78:	462b      	mov	r3, r5
 8001a7a:	f04f 0000 	mov.w	r0, #0
 8001a7e:	f04f 0100 	mov.w	r1, #0
 8001a82:	0159      	lsls	r1, r3, #5
 8001a84:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001a88:	0150      	lsls	r0, r2, #5
 8001a8a:	4602      	mov	r2, r0
 8001a8c:	460b      	mov	r3, r1
 8001a8e:	4621      	mov	r1, r4
 8001a90:	1a51      	subs	r1, r2, r1
 8001a92:	6139      	str	r1, [r7, #16]
 8001a94:	4629      	mov	r1, r5
 8001a96:	eb63 0301 	sbc.w	r3, r3, r1
 8001a9a:	617b      	str	r3, [r7, #20]
 8001a9c:	f04f 0200 	mov.w	r2, #0
 8001aa0:	f04f 0300 	mov.w	r3, #0
 8001aa4:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8001aa8:	4659      	mov	r1, fp
 8001aaa:	018b      	lsls	r3, r1, #6
 8001aac:	4651      	mov	r1, sl
 8001aae:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001ab2:	4651      	mov	r1, sl
 8001ab4:	018a      	lsls	r2, r1, #6
 8001ab6:	4651      	mov	r1, sl
 8001ab8:	ebb2 0801 	subs.w	r8, r2, r1
 8001abc:	4659      	mov	r1, fp
 8001abe:	eb63 0901 	sbc.w	r9, r3, r1
 8001ac2:	f04f 0200 	mov.w	r2, #0
 8001ac6:	f04f 0300 	mov.w	r3, #0
 8001aca:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8001ace:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8001ad2:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8001ad6:	4690      	mov	r8, r2
 8001ad8:	4699      	mov	r9, r3
 8001ada:	4623      	mov	r3, r4
 8001adc:	eb18 0303 	adds.w	r3, r8, r3
 8001ae0:	60bb      	str	r3, [r7, #8]
 8001ae2:	462b      	mov	r3, r5
 8001ae4:	eb49 0303 	adc.w	r3, r9, r3
 8001ae8:	60fb      	str	r3, [r7, #12]
 8001aea:	f04f 0200 	mov.w	r2, #0
 8001aee:	f04f 0300 	mov.w	r3, #0
 8001af2:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8001af6:	4629      	mov	r1, r5
 8001af8:	024b      	lsls	r3, r1, #9
 8001afa:	4621      	mov	r1, r4
 8001afc:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8001b00:	4621      	mov	r1, r4
 8001b02:	024a      	lsls	r2, r1, #9
 8001b04:	4610      	mov	r0, r2
 8001b06:	4619      	mov	r1, r3
 8001b08:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001b0a:	2200      	movs	r2, #0
 8001b0c:	62bb      	str	r3, [r7, #40]	; 0x28
 8001b0e:	62fa      	str	r2, [r7, #44]	; 0x2c
 8001b10:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8001b14:	f7fe fbae 	bl	8000274 <__aeabi_uldivmod>
 8001b18:	4602      	mov	r2, r0
 8001b1a:	460b      	mov	r3, r1
 8001b1c:	4613      	mov	r3, r2
 8001b1e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8001b20:	e058      	b.n	8001bd4 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001b22:	4b38      	ldr	r3, [pc, #224]	; (8001c04 <HAL_RCC_GetSysClockFreq+0x200>)
 8001b24:	685b      	ldr	r3, [r3, #4]
 8001b26:	099b      	lsrs	r3, r3, #6
 8001b28:	2200      	movs	r2, #0
 8001b2a:	4618      	mov	r0, r3
 8001b2c:	4611      	mov	r1, r2
 8001b2e:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8001b32:	623b      	str	r3, [r7, #32]
 8001b34:	2300      	movs	r3, #0
 8001b36:	627b      	str	r3, [r7, #36]	; 0x24
 8001b38:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8001b3c:	4642      	mov	r2, r8
 8001b3e:	464b      	mov	r3, r9
 8001b40:	f04f 0000 	mov.w	r0, #0
 8001b44:	f04f 0100 	mov.w	r1, #0
 8001b48:	0159      	lsls	r1, r3, #5
 8001b4a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001b4e:	0150      	lsls	r0, r2, #5
 8001b50:	4602      	mov	r2, r0
 8001b52:	460b      	mov	r3, r1
 8001b54:	4641      	mov	r1, r8
 8001b56:	ebb2 0a01 	subs.w	sl, r2, r1
 8001b5a:	4649      	mov	r1, r9
 8001b5c:	eb63 0b01 	sbc.w	fp, r3, r1
 8001b60:	f04f 0200 	mov.w	r2, #0
 8001b64:	f04f 0300 	mov.w	r3, #0
 8001b68:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8001b6c:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8001b70:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8001b74:	ebb2 040a 	subs.w	r4, r2, sl
 8001b78:	eb63 050b 	sbc.w	r5, r3, fp
 8001b7c:	f04f 0200 	mov.w	r2, #0
 8001b80:	f04f 0300 	mov.w	r3, #0
 8001b84:	00eb      	lsls	r3, r5, #3
 8001b86:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001b8a:	00e2      	lsls	r2, r4, #3
 8001b8c:	4614      	mov	r4, r2
 8001b8e:	461d      	mov	r5, r3
 8001b90:	4643      	mov	r3, r8
 8001b92:	18e3      	adds	r3, r4, r3
 8001b94:	603b      	str	r3, [r7, #0]
 8001b96:	464b      	mov	r3, r9
 8001b98:	eb45 0303 	adc.w	r3, r5, r3
 8001b9c:	607b      	str	r3, [r7, #4]
 8001b9e:	f04f 0200 	mov.w	r2, #0
 8001ba2:	f04f 0300 	mov.w	r3, #0
 8001ba6:	e9d7 4500 	ldrd	r4, r5, [r7]
 8001baa:	4629      	mov	r1, r5
 8001bac:	028b      	lsls	r3, r1, #10
 8001bae:	4621      	mov	r1, r4
 8001bb0:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8001bb4:	4621      	mov	r1, r4
 8001bb6:	028a      	lsls	r2, r1, #10
 8001bb8:	4610      	mov	r0, r2
 8001bba:	4619      	mov	r1, r3
 8001bbc:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001bbe:	2200      	movs	r2, #0
 8001bc0:	61bb      	str	r3, [r7, #24]
 8001bc2:	61fa      	str	r2, [r7, #28]
 8001bc4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001bc8:	f7fe fb54 	bl	8000274 <__aeabi_uldivmod>
 8001bcc:	4602      	mov	r2, r0
 8001bce:	460b      	mov	r3, r1
 8001bd0:	4613      	mov	r3, r2
 8001bd2:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8001bd4:	4b0b      	ldr	r3, [pc, #44]	; (8001c04 <HAL_RCC_GetSysClockFreq+0x200>)
 8001bd6:	685b      	ldr	r3, [r3, #4]
 8001bd8:	0c1b      	lsrs	r3, r3, #16
 8001bda:	f003 0303 	and.w	r3, r3, #3
 8001bde:	3301      	adds	r3, #1
 8001be0:	005b      	lsls	r3, r3, #1
 8001be2:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 8001be4:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8001be6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001be8:	fbb2 f3f3 	udiv	r3, r2, r3
 8001bec:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8001bee:	e002      	b.n	8001bf6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8001bf0:	4b05      	ldr	r3, [pc, #20]	; (8001c08 <HAL_RCC_GetSysClockFreq+0x204>)
 8001bf2:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8001bf4:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001bf6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8001bf8:	4618      	mov	r0, r3
 8001bfa:	3750      	adds	r7, #80	; 0x50
 8001bfc:	46bd      	mov	sp, r7
 8001bfe:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001c02:	bf00      	nop
 8001c04:	40023800 	.word	0x40023800
 8001c08:	00f42400 	.word	0x00f42400
 8001c0c:	007a1200 	.word	0x007a1200

08001c10 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001c10:	b480      	push	{r7}
 8001c12:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001c14:	4b03      	ldr	r3, [pc, #12]	; (8001c24 <HAL_RCC_GetHCLKFreq+0x14>)
 8001c16:	681b      	ldr	r3, [r3, #0]
}
 8001c18:	4618      	mov	r0, r3
 8001c1a:	46bd      	mov	sp, r7
 8001c1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c20:	4770      	bx	lr
 8001c22:	bf00      	nop
 8001c24:	20000000 	.word	0x20000000

08001c28 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001c28:	b580      	push	{r7, lr}
 8001c2a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8001c2c:	f7ff fff0 	bl	8001c10 <HAL_RCC_GetHCLKFreq>
 8001c30:	4602      	mov	r2, r0
 8001c32:	4b05      	ldr	r3, [pc, #20]	; (8001c48 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001c34:	689b      	ldr	r3, [r3, #8]
 8001c36:	0a9b      	lsrs	r3, r3, #10
 8001c38:	f003 0307 	and.w	r3, r3, #7
 8001c3c:	4903      	ldr	r1, [pc, #12]	; (8001c4c <HAL_RCC_GetPCLK1Freq+0x24>)
 8001c3e:	5ccb      	ldrb	r3, [r1, r3]
 8001c40:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001c44:	4618      	mov	r0, r3
 8001c46:	bd80      	pop	{r7, pc}
 8001c48:	40023800 	.word	0x40023800
 8001c4c:	080059b0 	.word	0x080059b0

08001c50 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8001c50:	b480      	push	{r7}
 8001c52:	b083      	sub	sp, #12
 8001c54:	af00      	add	r7, sp, #0
 8001c56:	6078      	str	r0, [r7, #4]
 8001c58:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8001c5a:	687b      	ldr	r3, [r7, #4]
 8001c5c:	220f      	movs	r2, #15
 8001c5e:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8001c60:	4b12      	ldr	r3, [pc, #72]	; (8001cac <HAL_RCC_GetClockConfig+0x5c>)
 8001c62:	689b      	ldr	r3, [r3, #8]
 8001c64:	f003 0203 	and.w	r2, r3, #3
 8001c68:	687b      	ldr	r3, [r7, #4]
 8001c6a:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8001c6c:	4b0f      	ldr	r3, [pc, #60]	; (8001cac <HAL_RCC_GetClockConfig+0x5c>)
 8001c6e:	689b      	ldr	r3, [r3, #8]
 8001c70:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8001c78:	4b0c      	ldr	r3, [pc, #48]	; (8001cac <HAL_RCC_GetClockConfig+0x5c>)
 8001c7a:	689b      	ldr	r3, [r3, #8]
 8001c7c:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8001c80:	687b      	ldr	r3, [r7, #4]
 8001c82:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8001c84:	4b09      	ldr	r3, [pc, #36]	; (8001cac <HAL_RCC_GetClockConfig+0x5c>)
 8001c86:	689b      	ldr	r3, [r3, #8]
 8001c88:	08db      	lsrs	r3, r3, #3
 8001c8a:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8001c8e:	687b      	ldr	r3, [r7, #4]
 8001c90:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8001c92:	4b07      	ldr	r3, [pc, #28]	; (8001cb0 <HAL_RCC_GetClockConfig+0x60>)
 8001c94:	681b      	ldr	r3, [r3, #0]
 8001c96:	f003 0207 	and.w	r2, r3, #7
 8001c9a:	683b      	ldr	r3, [r7, #0]
 8001c9c:	601a      	str	r2, [r3, #0]
}
 8001c9e:	bf00      	nop
 8001ca0:	370c      	adds	r7, #12
 8001ca2:	46bd      	mov	sp, r7
 8001ca4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ca8:	4770      	bx	lr
 8001caa:	bf00      	nop
 8001cac:	40023800 	.word	0x40023800
 8001cb0:	40023c00 	.word	0x40023c00

08001cb4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001cb4:	b580      	push	{r7, lr}
 8001cb6:	b082      	sub	sp, #8
 8001cb8:	af00      	add	r7, sp, #0
 8001cba:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	2b00      	cmp	r3, #0
 8001cc0:	d101      	bne.n	8001cc6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8001cc2:	2301      	movs	r3, #1
 8001cc4:	e041      	b.n	8001d4a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001cc6:	687b      	ldr	r3, [r7, #4]
 8001cc8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001ccc:	b2db      	uxtb	r3, r3
 8001cce:	2b00      	cmp	r3, #0
 8001cd0:	d106      	bne.n	8001ce0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001cd2:	687b      	ldr	r3, [r7, #4]
 8001cd4:	2200      	movs	r2, #0
 8001cd6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8001cda:	6878      	ldr	r0, [r7, #4]
 8001cdc:	f000 f839 	bl	8001d52 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001ce0:	687b      	ldr	r3, [r7, #4]
 8001ce2:	2202      	movs	r2, #2
 8001ce4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	681a      	ldr	r2, [r3, #0]
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	3304      	adds	r3, #4
 8001cf0:	4619      	mov	r1, r3
 8001cf2:	4610      	mov	r0, r2
 8001cf4:	f000 f9d8 	bl	80020a8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	2201      	movs	r2, #1
 8001cfc:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	2201      	movs	r2, #1
 8001d04:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	2201      	movs	r2, #1
 8001d0c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	2201      	movs	r2, #1
 8001d14:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	2201      	movs	r2, #1
 8001d1c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	2201      	movs	r2, #1
 8001d24:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8001d28:	687b      	ldr	r3, [r7, #4]
 8001d2a:	2201      	movs	r2, #1
 8001d2c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	2201      	movs	r2, #1
 8001d34:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	2201      	movs	r2, #1
 8001d3c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	2201      	movs	r2, #1
 8001d44:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8001d48:	2300      	movs	r3, #0
}
 8001d4a:	4618      	mov	r0, r3
 8001d4c:	3708      	adds	r7, #8
 8001d4e:	46bd      	mov	sp, r7
 8001d50:	bd80      	pop	{r7, pc}

08001d52 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8001d52:	b480      	push	{r7}
 8001d54:	b083      	sub	sp, #12
 8001d56:	af00      	add	r7, sp, #0
 8001d58:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8001d5a:	bf00      	nop
 8001d5c:	370c      	adds	r7, #12
 8001d5e:	46bd      	mov	sp, r7
 8001d60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d64:	4770      	bx	lr
	...

08001d68 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8001d68:	b480      	push	{r7}
 8001d6a:	b085      	sub	sp, #20
 8001d6c:	af00      	add	r7, sp, #0
 8001d6e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001d76:	b2db      	uxtb	r3, r3
 8001d78:	2b01      	cmp	r3, #1
 8001d7a:	d001      	beq.n	8001d80 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8001d7c:	2301      	movs	r3, #1
 8001d7e:	e04e      	b.n	8001e1e <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	2202      	movs	r2, #2
 8001d84:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	681b      	ldr	r3, [r3, #0]
 8001d8c:	68da      	ldr	r2, [r3, #12]
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	681b      	ldr	r3, [r3, #0]
 8001d92:	f042 0201 	orr.w	r2, r2, #1
 8001d96:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	681b      	ldr	r3, [r3, #0]
 8001d9c:	4a23      	ldr	r2, [pc, #140]	; (8001e2c <HAL_TIM_Base_Start_IT+0xc4>)
 8001d9e:	4293      	cmp	r3, r2
 8001da0:	d022      	beq.n	8001de8 <HAL_TIM_Base_Start_IT+0x80>
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	681b      	ldr	r3, [r3, #0]
 8001da6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001daa:	d01d      	beq.n	8001de8 <HAL_TIM_Base_Start_IT+0x80>
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	681b      	ldr	r3, [r3, #0]
 8001db0:	4a1f      	ldr	r2, [pc, #124]	; (8001e30 <HAL_TIM_Base_Start_IT+0xc8>)
 8001db2:	4293      	cmp	r3, r2
 8001db4:	d018      	beq.n	8001de8 <HAL_TIM_Base_Start_IT+0x80>
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	681b      	ldr	r3, [r3, #0]
 8001dba:	4a1e      	ldr	r2, [pc, #120]	; (8001e34 <HAL_TIM_Base_Start_IT+0xcc>)
 8001dbc:	4293      	cmp	r3, r2
 8001dbe:	d013      	beq.n	8001de8 <HAL_TIM_Base_Start_IT+0x80>
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	681b      	ldr	r3, [r3, #0]
 8001dc4:	4a1c      	ldr	r2, [pc, #112]	; (8001e38 <HAL_TIM_Base_Start_IT+0xd0>)
 8001dc6:	4293      	cmp	r3, r2
 8001dc8:	d00e      	beq.n	8001de8 <HAL_TIM_Base_Start_IT+0x80>
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	681b      	ldr	r3, [r3, #0]
 8001dce:	4a1b      	ldr	r2, [pc, #108]	; (8001e3c <HAL_TIM_Base_Start_IT+0xd4>)
 8001dd0:	4293      	cmp	r3, r2
 8001dd2:	d009      	beq.n	8001de8 <HAL_TIM_Base_Start_IT+0x80>
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	681b      	ldr	r3, [r3, #0]
 8001dd8:	4a19      	ldr	r2, [pc, #100]	; (8001e40 <HAL_TIM_Base_Start_IT+0xd8>)
 8001dda:	4293      	cmp	r3, r2
 8001ddc:	d004      	beq.n	8001de8 <HAL_TIM_Base_Start_IT+0x80>
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	681b      	ldr	r3, [r3, #0]
 8001de2:	4a18      	ldr	r2, [pc, #96]	; (8001e44 <HAL_TIM_Base_Start_IT+0xdc>)
 8001de4:	4293      	cmp	r3, r2
 8001de6:	d111      	bne.n	8001e0c <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	681b      	ldr	r3, [r3, #0]
 8001dec:	689b      	ldr	r3, [r3, #8]
 8001dee:	f003 0307 	and.w	r3, r3, #7
 8001df2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001df4:	68fb      	ldr	r3, [r7, #12]
 8001df6:	2b06      	cmp	r3, #6
 8001df8:	d010      	beq.n	8001e1c <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8001dfa:	687b      	ldr	r3, [r7, #4]
 8001dfc:	681b      	ldr	r3, [r3, #0]
 8001dfe:	681a      	ldr	r2, [r3, #0]
 8001e00:	687b      	ldr	r3, [r7, #4]
 8001e02:	681b      	ldr	r3, [r3, #0]
 8001e04:	f042 0201 	orr.w	r2, r2, #1
 8001e08:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001e0a:	e007      	b.n	8001e1c <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	681b      	ldr	r3, [r3, #0]
 8001e10:	681a      	ldr	r2, [r3, #0]
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	681b      	ldr	r3, [r3, #0]
 8001e16:	f042 0201 	orr.w	r2, r2, #1
 8001e1a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8001e1c:	2300      	movs	r3, #0
}
 8001e1e:	4618      	mov	r0, r3
 8001e20:	3714      	adds	r7, #20
 8001e22:	46bd      	mov	sp, r7
 8001e24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e28:	4770      	bx	lr
 8001e2a:	bf00      	nop
 8001e2c:	40010000 	.word	0x40010000
 8001e30:	40000400 	.word	0x40000400
 8001e34:	40000800 	.word	0x40000800
 8001e38:	40000c00 	.word	0x40000c00
 8001e3c:	40010400 	.word	0x40010400
 8001e40:	40014000 	.word	0x40014000
 8001e44:	40001800 	.word	0x40001800

08001e48 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8001e48:	b580      	push	{r7, lr}
 8001e4a:	b082      	sub	sp, #8
 8001e4c:	af00      	add	r7, sp, #0
 8001e4e:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	681b      	ldr	r3, [r3, #0]
 8001e54:	691b      	ldr	r3, [r3, #16]
 8001e56:	f003 0302 	and.w	r3, r3, #2
 8001e5a:	2b02      	cmp	r3, #2
 8001e5c:	d122      	bne.n	8001ea4 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8001e5e:	687b      	ldr	r3, [r7, #4]
 8001e60:	681b      	ldr	r3, [r3, #0]
 8001e62:	68db      	ldr	r3, [r3, #12]
 8001e64:	f003 0302 	and.w	r3, r3, #2
 8001e68:	2b02      	cmp	r3, #2
 8001e6a:	d11b      	bne.n	8001ea4 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	681b      	ldr	r3, [r3, #0]
 8001e70:	f06f 0202 	mvn.w	r2, #2
 8001e74:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	2201      	movs	r2, #1
 8001e7a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	681b      	ldr	r3, [r3, #0]
 8001e80:	699b      	ldr	r3, [r3, #24]
 8001e82:	f003 0303 	and.w	r3, r3, #3
 8001e86:	2b00      	cmp	r3, #0
 8001e88:	d003      	beq.n	8001e92 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8001e8a:	6878      	ldr	r0, [r7, #4]
 8001e8c:	f000 f8ee 	bl	800206c <HAL_TIM_IC_CaptureCallback>
 8001e90:	e005      	b.n	8001e9e <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8001e92:	6878      	ldr	r0, [r7, #4]
 8001e94:	f000 f8e0 	bl	8002058 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001e98:	6878      	ldr	r0, [r7, #4]
 8001e9a:	f000 f8f1 	bl	8002080 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	2200      	movs	r2, #0
 8001ea2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	681b      	ldr	r3, [r3, #0]
 8001ea8:	691b      	ldr	r3, [r3, #16]
 8001eaa:	f003 0304 	and.w	r3, r3, #4
 8001eae:	2b04      	cmp	r3, #4
 8001eb0:	d122      	bne.n	8001ef8 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	681b      	ldr	r3, [r3, #0]
 8001eb6:	68db      	ldr	r3, [r3, #12]
 8001eb8:	f003 0304 	and.w	r3, r3, #4
 8001ebc:	2b04      	cmp	r3, #4
 8001ebe:	d11b      	bne.n	8001ef8 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	681b      	ldr	r3, [r3, #0]
 8001ec4:	f06f 0204 	mvn.w	r2, #4
 8001ec8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8001eca:	687b      	ldr	r3, [r7, #4]
 8001ecc:	2202      	movs	r2, #2
 8001ece:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	681b      	ldr	r3, [r3, #0]
 8001ed4:	699b      	ldr	r3, [r3, #24]
 8001ed6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001eda:	2b00      	cmp	r3, #0
 8001edc:	d003      	beq.n	8001ee6 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001ede:	6878      	ldr	r0, [r7, #4]
 8001ee0:	f000 f8c4 	bl	800206c <HAL_TIM_IC_CaptureCallback>
 8001ee4:	e005      	b.n	8001ef2 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001ee6:	6878      	ldr	r0, [r7, #4]
 8001ee8:	f000 f8b6 	bl	8002058 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001eec:	6878      	ldr	r0, [r7, #4]
 8001eee:	f000 f8c7 	bl	8002080 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	2200      	movs	r2, #0
 8001ef6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	681b      	ldr	r3, [r3, #0]
 8001efc:	691b      	ldr	r3, [r3, #16]
 8001efe:	f003 0308 	and.w	r3, r3, #8
 8001f02:	2b08      	cmp	r3, #8
 8001f04:	d122      	bne.n	8001f4c <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	681b      	ldr	r3, [r3, #0]
 8001f0a:	68db      	ldr	r3, [r3, #12]
 8001f0c:	f003 0308 	and.w	r3, r3, #8
 8001f10:	2b08      	cmp	r3, #8
 8001f12:	d11b      	bne.n	8001f4c <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	681b      	ldr	r3, [r3, #0]
 8001f18:	f06f 0208 	mvn.w	r2, #8
 8001f1c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	2204      	movs	r2, #4
 8001f22:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	681b      	ldr	r3, [r3, #0]
 8001f28:	69db      	ldr	r3, [r3, #28]
 8001f2a:	f003 0303 	and.w	r3, r3, #3
 8001f2e:	2b00      	cmp	r3, #0
 8001f30:	d003      	beq.n	8001f3a <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001f32:	6878      	ldr	r0, [r7, #4]
 8001f34:	f000 f89a 	bl	800206c <HAL_TIM_IC_CaptureCallback>
 8001f38:	e005      	b.n	8001f46 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001f3a:	6878      	ldr	r0, [r7, #4]
 8001f3c:	f000 f88c 	bl	8002058 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001f40:	6878      	ldr	r0, [r7, #4]
 8001f42:	f000 f89d 	bl	8002080 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	2200      	movs	r2, #0
 8001f4a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	681b      	ldr	r3, [r3, #0]
 8001f50:	691b      	ldr	r3, [r3, #16]
 8001f52:	f003 0310 	and.w	r3, r3, #16
 8001f56:	2b10      	cmp	r3, #16
 8001f58:	d122      	bne.n	8001fa0 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	681b      	ldr	r3, [r3, #0]
 8001f5e:	68db      	ldr	r3, [r3, #12]
 8001f60:	f003 0310 	and.w	r3, r3, #16
 8001f64:	2b10      	cmp	r3, #16
 8001f66:	d11b      	bne.n	8001fa0 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	681b      	ldr	r3, [r3, #0]
 8001f6c:	f06f 0210 	mvn.w	r2, #16
 8001f70:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	2208      	movs	r2, #8
 8001f76:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	681b      	ldr	r3, [r3, #0]
 8001f7c:	69db      	ldr	r3, [r3, #28]
 8001f7e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001f82:	2b00      	cmp	r3, #0
 8001f84:	d003      	beq.n	8001f8e <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001f86:	6878      	ldr	r0, [r7, #4]
 8001f88:	f000 f870 	bl	800206c <HAL_TIM_IC_CaptureCallback>
 8001f8c:	e005      	b.n	8001f9a <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001f8e:	6878      	ldr	r0, [r7, #4]
 8001f90:	f000 f862 	bl	8002058 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001f94:	6878      	ldr	r0, [r7, #4]
 8001f96:	f000 f873 	bl	8002080 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	2200      	movs	r2, #0
 8001f9e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	681b      	ldr	r3, [r3, #0]
 8001fa4:	691b      	ldr	r3, [r3, #16]
 8001fa6:	f003 0301 	and.w	r3, r3, #1
 8001faa:	2b01      	cmp	r3, #1
 8001fac:	d10e      	bne.n	8001fcc <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	681b      	ldr	r3, [r3, #0]
 8001fb2:	68db      	ldr	r3, [r3, #12]
 8001fb4:	f003 0301 	and.w	r3, r3, #1
 8001fb8:	2b01      	cmp	r3, #1
 8001fba:	d107      	bne.n	8001fcc <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	681b      	ldr	r3, [r3, #0]
 8001fc0:	f06f 0201 	mvn.w	r2, #1
 8001fc4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8001fc6:	6878      	ldr	r0, [r7, #4]
 8001fc8:	f7fe fd78 	bl	8000abc <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	681b      	ldr	r3, [r3, #0]
 8001fd0:	691b      	ldr	r3, [r3, #16]
 8001fd2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001fd6:	2b80      	cmp	r3, #128	; 0x80
 8001fd8:	d10e      	bne.n	8001ff8 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	681b      	ldr	r3, [r3, #0]
 8001fde:	68db      	ldr	r3, [r3, #12]
 8001fe0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001fe4:	2b80      	cmp	r3, #128	; 0x80
 8001fe6:	d107      	bne.n	8001ff8 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	681b      	ldr	r3, [r3, #0]
 8001fec:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8001ff0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8001ff2:	6878      	ldr	r0, [r7, #4]
 8001ff4:	f000 f902 	bl	80021fc <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	681b      	ldr	r3, [r3, #0]
 8001ffc:	691b      	ldr	r3, [r3, #16]
 8001ffe:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002002:	2b40      	cmp	r3, #64	; 0x40
 8002004:	d10e      	bne.n	8002024 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	681b      	ldr	r3, [r3, #0]
 800200a:	68db      	ldr	r3, [r3, #12]
 800200c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002010:	2b40      	cmp	r3, #64	; 0x40
 8002012:	d107      	bne.n	8002024 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	681b      	ldr	r3, [r3, #0]
 8002018:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800201c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800201e:	6878      	ldr	r0, [r7, #4]
 8002020:	f000 f838 	bl	8002094 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	681b      	ldr	r3, [r3, #0]
 8002028:	691b      	ldr	r3, [r3, #16]
 800202a:	f003 0320 	and.w	r3, r3, #32
 800202e:	2b20      	cmp	r3, #32
 8002030:	d10e      	bne.n	8002050 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	681b      	ldr	r3, [r3, #0]
 8002036:	68db      	ldr	r3, [r3, #12]
 8002038:	f003 0320 	and.w	r3, r3, #32
 800203c:	2b20      	cmp	r3, #32
 800203e:	d107      	bne.n	8002050 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	681b      	ldr	r3, [r3, #0]
 8002044:	f06f 0220 	mvn.w	r2, #32
 8002048:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800204a:	6878      	ldr	r0, [r7, #4]
 800204c:	f000 f8cc 	bl	80021e8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002050:	bf00      	nop
 8002052:	3708      	adds	r7, #8
 8002054:	46bd      	mov	sp, r7
 8002056:	bd80      	pop	{r7, pc}

08002058 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002058:	b480      	push	{r7}
 800205a:	b083      	sub	sp, #12
 800205c:	af00      	add	r7, sp, #0
 800205e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002060:	bf00      	nop
 8002062:	370c      	adds	r7, #12
 8002064:	46bd      	mov	sp, r7
 8002066:	f85d 7b04 	ldr.w	r7, [sp], #4
 800206a:	4770      	bx	lr

0800206c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800206c:	b480      	push	{r7}
 800206e:	b083      	sub	sp, #12
 8002070:	af00      	add	r7, sp, #0
 8002072:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002074:	bf00      	nop
 8002076:	370c      	adds	r7, #12
 8002078:	46bd      	mov	sp, r7
 800207a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800207e:	4770      	bx	lr

08002080 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002080:	b480      	push	{r7}
 8002082:	b083      	sub	sp, #12
 8002084:	af00      	add	r7, sp, #0
 8002086:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002088:	bf00      	nop
 800208a:	370c      	adds	r7, #12
 800208c:	46bd      	mov	sp, r7
 800208e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002092:	4770      	bx	lr

08002094 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002094:	b480      	push	{r7}
 8002096:	b083      	sub	sp, #12
 8002098:	af00      	add	r7, sp, #0
 800209a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800209c:	bf00      	nop
 800209e:	370c      	adds	r7, #12
 80020a0:	46bd      	mov	sp, r7
 80020a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020a6:	4770      	bx	lr

080020a8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80020a8:	b480      	push	{r7}
 80020aa:	b085      	sub	sp, #20
 80020ac:	af00      	add	r7, sp, #0
 80020ae:	6078      	str	r0, [r7, #4]
 80020b0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	681b      	ldr	r3, [r3, #0]
 80020b6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	4a40      	ldr	r2, [pc, #256]	; (80021bc <TIM_Base_SetConfig+0x114>)
 80020bc:	4293      	cmp	r3, r2
 80020be:	d013      	beq.n	80020e8 <TIM_Base_SetConfig+0x40>
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80020c6:	d00f      	beq.n	80020e8 <TIM_Base_SetConfig+0x40>
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	4a3d      	ldr	r2, [pc, #244]	; (80021c0 <TIM_Base_SetConfig+0x118>)
 80020cc:	4293      	cmp	r3, r2
 80020ce:	d00b      	beq.n	80020e8 <TIM_Base_SetConfig+0x40>
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	4a3c      	ldr	r2, [pc, #240]	; (80021c4 <TIM_Base_SetConfig+0x11c>)
 80020d4:	4293      	cmp	r3, r2
 80020d6:	d007      	beq.n	80020e8 <TIM_Base_SetConfig+0x40>
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	4a3b      	ldr	r2, [pc, #236]	; (80021c8 <TIM_Base_SetConfig+0x120>)
 80020dc:	4293      	cmp	r3, r2
 80020de:	d003      	beq.n	80020e8 <TIM_Base_SetConfig+0x40>
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	4a3a      	ldr	r2, [pc, #232]	; (80021cc <TIM_Base_SetConfig+0x124>)
 80020e4:	4293      	cmp	r3, r2
 80020e6:	d108      	bne.n	80020fa <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80020e8:	68fb      	ldr	r3, [r7, #12]
 80020ea:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80020ee:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80020f0:	683b      	ldr	r3, [r7, #0]
 80020f2:	685b      	ldr	r3, [r3, #4]
 80020f4:	68fa      	ldr	r2, [r7, #12]
 80020f6:	4313      	orrs	r3, r2
 80020f8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	4a2f      	ldr	r2, [pc, #188]	; (80021bc <TIM_Base_SetConfig+0x114>)
 80020fe:	4293      	cmp	r3, r2
 8002100:	d02b      	beq.n	800215a <TIM_Base_SetConfig+0xb2>
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002108:	d027      	beq.n	800215a <TIM_Base_SetConfig+0xb2>
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	4a2c      	ldr	r2, [pc, #176]	; (80021c0 <TIM_Base_SetConfig+0x118>)
 800210e:	4293      	cmp	r3, r2
 8002110:	d023      	beq.n	800215a <TIM_Base_SetConfig+0xb2>
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	4a2b      	ldr	r2, [pc, #172]	; (80021c4 <TIM_Base_SetConfig+0x11c>)
 8002116:	4293      	cmp	r3, r2
 8002118:	d01f      	beq.n	800215a <TIM_Base_SetConfig+0xb2>
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	4a2a      	ldr	r2, [pc, #168]	; (80021c8 <TIM_Base_SetConfig+0x120>)
 800211e:	4293      	cmp	r3, r2
 8002120:	d01b      	beq.n	800215a <TIM_Base_SetConfig+0xb2>
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	4a29      	ldr	r2, [pc, #164]	; (80021cc <TIM_Base_SetConfig+0x124>)
 8002126:	4293      	cmp	r3, r2
 8002128:	d017      	beq.n	800215a <TIM_Base_SetConfig+0xb2>
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	4a28      	ldr	r2, [pc, #160]	; (80021d0 <TIM_Base_SetConfig+0x128>)
 800212e:	4293      	cmp	r3, r2
 8002130:	d013      	beq.n	800215a <TIM_Base_SetConfig+0xb2>
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	4a27      	ldr	r2, [pc, #156]	; (80021d4 <TIM_Base_SetConfig+0x12c>)
 8002136:	4293      	cmp	r3, r2
 8002138:	d00f      	beq.n	800215a <TIM_Base_SetConfig+0xb2>
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	4a26      	ldr	r2, [pc, #152]	; (80021d8 <TIM_Base_SetConfig+0x130>)
 800213e:	4293      	cmp	r3, r2
 8002140:	d00b      	beq.n	800215a <TIM_Base_SetConfig+0xb2>
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	4a25      	ldr	r2, [pc, #148]	; (80021dc <TIM_Base_SetConfig+0x134>)
 8002146:	4293      	cmp	r3, r2
 8002148:	d007      	beq.n	800215a <TIM_Base_SetConfig+0xb2>
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	4a24      	ldr	r2, [pc, #144]	; (80021e0 <TIM_Base_SetConfig+0x138>)
 800214e:	4293      	cmp	r3, r2
 8002150:	d003      	beq.n	800215a <TIM_Base_SetConfig+0xb2>
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	4a23      	ldr	r2, [pc, #140]	; (80021e4 <TIM_Base_SetConfig+0x13c>)
 8002156:	4293      	cmp	r3, r2
 8002158:	d108      	bne.n	800216c <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800215a:	68fb      	ldr	r3, [r7, #12]
 800215c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002160:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002162:	683b      	ldr	r3, [r7, #0]
 8002164:	68db      	ldr	r3, [r3, #12]
 8002166:	68fa      	ldr	r2, [r7, #12]
 8002168:	4313      	orrs	r3, r2
 800216a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800216c:	68fb      	ldr	r3, [r7, #12]
 800216e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8002172:	683b      	ldr	r3, [r7, #0]
 8002174:	695b      	ldr	r3, [r3, #20]
 8002176:	4313      	orrs	r3, r2
 8002178:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	68fa      	ldr	r2, [r7, #12]
 800217e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002180:	683b      	ldr	r3, [r7, #0]
 8002182:	689a      	ldr	r2, [r3, #8]
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002188:	683b      	ldr	r3, [r7, #0]
 800218a:	681a      	ldr	r2, [r3, #0]
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	4a0a      	ldr	r2, [pc, #40]	; (80021bc <TIM_Base_SetConfig+0x114>)
 8002194:	4293      	cmp	r3, r2
 8002196:	d003      	beq.n	80021a0 <TIM_Base_SetConfig+0xf8>
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	4a0c      	ldr	r2, [pc, #48]	; (80021cc <TIM_Base_SetConfig+0x124>)
 800219c:	4293      	cmp	r3, r2
 800219e:	d103      	bne.n	80021a8 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80021a0:	683b      	ldr	r3, [r7, #0]
 80021a2:	691a      	ldr	r2, [r3, #16]
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	2201      	movs	r2, #1
 80021ac:	615a      	str	r2, [r3, #20]
}
 80021ae:	bf00      	nop
 80021b0:	3714      	adds	r7, #20
 80021b2:	46bd      	mov	sp, r7
 80021b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021b8:	4770      	bx	lr
 80021ba:	bf00      	nop
 80021bc:	40010000 	.word	0x40010000
 80021c0:	40000400 	.word	0x40000400
 80021c4:	40000800 	.word	0x40000800
 80021c8:	40000c00 	.word	0x40000c00
 80021cc:	40010400 	.word	0x40010400
 80021d0:	40014000 	.word	0x40014000
 80021d4:	40014400 	.word	0x40014400
 80021d8:	40014800 	.word	0x40014800
 80021dc:	40001800 	.word	0x40001800
 80021e0:	40001c00 	.word	0x40001c00
 80021e4:	40002000 	.word	0x40002000

080021e8 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80021e8:	b480      	push	{r7}
 80021ea:	b083      	sub	sp, #12
 80021ec:	af00      	add	r7, sp, #0
 80021ee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80021f0:	bf00      	nop
 80021f2:	370c      	adds	r7, #12
 80021f4:	46bd      	mov	sp, r7
 80021f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021fa:	4770      	bx	lr

080021fc <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80021fc:	b480      	push	{r7}
 80021fe:	b083      	sub	sp, #12
 8002200:	af00      	add	r7, sp, #0
 8002202:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8002204:	bf00      	nop
 8002206:	370c      	adds	r7, #12
 8002208:	46bd      	mov	sp, r7
 800220a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800220e:	4770      	bx	lr

08002210 <vListInitialise>:
/*-----------------------------------------------------------
* PUBLIC LIST API documented in list.h
*----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8002210:	b480      	push	{r7}
 8002212:	b083      	sub	sp, #12
 8002214:	af00      	add	r7, sp, #0
 8002216:	6078      	str	r0, [r7, #4]
    /* The list structure contains a list item which is used to mark the
     * end of the list.  To initialise the list the list end is inserted
     * as the only list entry. */
    pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	f103 0208 	add.w	r2, r3, #8
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	605a      	str	r2, [r3, #4]

    /* The list end value is the highest possible value in the list to
     * ensure it remains at the end of the list. */
    pxList->xListEnd.xItemValue = portMAX_DELAY;
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	f04f 32ff 	mov.w	r2, #4294967295
 8002228:	609a      	str	r2, [r3, #8]

    /* The list end next and previous pointers point to itself so we know
     * when the list is empty. */
    pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );     /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	f103 0208 	add.w	r2, r3, #8
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	60da      	str	r2, [r3, #12]
    pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	f103 0208 	add.w	r2, r3, #8
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	611a      	str	r2, [r3, #16]

    pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	2200      	movs	r2, #0
 8002242:	601a      	str	r2, [r3, #0]

    /* Write known values into the list if
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
    listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8002244:	bf00      	nop
 8002246:	370c      	adds	r7, #12
 8002248:	46bd      	mov	sp, r7
 800224a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800224e:	4770      	bx	lr

08002250 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8002250:	b480      	push	{r7}
 8002252:	b083      	sub	sp, #12
 8002254:	af00      	add	r7, sp, #0
 8002256:	6078      	str	r0, [r7, #4]
    /* Make sure the list item is not recorded as being on a list. */
    pxItem->pxContainer = NULL;
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	2200      	movs	r2, #0
 800225c:	611a      	str	r2, [r3, #16]

    /* Write known values into the list item if
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
    listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800225e:	bf00      	nop
 8002260:	370c      	adds	r7, #12
 8002262:	46bd      	mov	sp, r7
 8002264:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002268:	4770      	bx	lr

0800226a <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList,
                     ListItem_t * const pxNewListItem )
{
 800226a:	b480      	push	{r7}
 800226c:	b085      	sub	sp, #20
 800226e:	af00      	add	r7, sp, #0
 8002270:	6078      	str	r0, [r7, #4]
 8002272:	6039      	str	r1, [r7, #0]
    ListItem_t * const pxIndex = pxList->pxIndex;
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	685b      	ldr	r3, [r3, #4]
 8002278:	60fb      	str	r3, [r7, #12]
    listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

    /* Insert a new list item into pxList, but rather than sort the list,
     * makes the new list item the last item to be removed by a call to
     * listGET_OWNER_OF_NEXT_ENTRY(). */
    pxNewListItem->pxNext = pxIndex;
 800227a:	683b      	ldr	r3, [r7, #0]
 800227c:	68fa      	ldr	r2, [r7, #12]
 800227e:	605a      	str	r2, [r3, #4]
    pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8002280:	68fb      	ldr	r3, [r7, #12]
 8002282:	689a      	ldr	r2, [r3, #8]
 8002284:	683b      	ldr	r3, [r7, #0]
 8002286:	609a      	str	r2, [r3, #8]

    /* Only used during decision coverage testing. */
    mtCOVERAGE_TEST_DELAY();

    pxIndex->pxPrevious->pxNext = pxNewListItem;
 8002288:	68fb      	ldr	r3, [r7, #12]
 800228a:	689b      	ldr	r3, [r3, #8]
 800228c:	683a      	ldr	r2, [r7, #0]
 800228e:	605a      	str	r2, [r3, #4]
    pxIndex->pxPrevious = pxNewListItem;
 8002290:	68fb      	ldr	r3, [r7, #12]
 8002292:	683a      	ldr	r2, [r7, #0]
 8002294:	609a      	str	r2, [r3, #8]

    /* Remember which list the item is in. */
    pxNewListItem->pxContainer = pxList;
 8002296:	683b      	ldr	r3, [r7, #0]
 8002298:	687a      	ldr	r2, [r7, #4]
 800229a:	611a      	str	r2, [r3, #16]

    ( pxList->uxNumberOfItems )++;
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	681b      	ldr	r3, [r3, #0]
 80022a0:	1c5a      	adds	r2, r3, #1
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	601a      	str	r2, [r3, #0]
}
 80022a6:	bf00      	nop
 80022a8:	3714      	adds	r7, #20
 80022aa:	46bd      	mov	sp, r7
 80022ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022b0:	4770      	bx	lr

080022b2 <uxListRemove>:
    ( pxList->uxNumberOfItems )++;
}
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80022b2:	b480      	push	{r7}
 80022b4:	b085      	sub	sp, #20
 80022b6:	af00      	add	r7, sp, #0
 80022b8:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
 * item. */
    List_t * const pxList = pxItemToRemove->pxContainer;
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	691b      	ldr	r3, [r3, #16]
 80022be:	60fb      	str	r3, [r7, #12]

    pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	685b      	ldr	r3, [r3, #4]
 80022c4:	687a      	ldr	r2, [r7, #4]
 80022c6:	6892      	ldr	r2, [r2, #8]
 80022c8:	609a      	str	r2, [r3, #8]
    pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	689b      	ldr	r3, [r3, #8]
 80022ce:	687a      	ldr	r2, [r7, #4]
 80022d0:	6852      	ldr	r2, [r2, #4]
 80022d2:	605a      	str	r2, [r3, #4]

    /* Only used during decision coverage testing. */
    mtCOVERAGE_TEST_DELAY();

    /* Make sure the index is left pointing to a valid item. */
    if( pxList->pxIndex == pxItemToRemove )
 80022d4:	68fb      	ldr	r3, [r7, #12]
 80022d6:	685b      	ldr	r3, [r3, #4]
 80022d8:	687a      	ldr	r2, [r7, #4]
 80022da:	429a      	cmp	r2, r3
 80022dc:	d103      	bne.n	80022e6 <uxListRemove+0x34>
    {
        pxList->pxIndex = pxItemToRemove->pxPrevious;
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	689a      	ldr	r2, [r3, #8]
 80022e2:	68fb      	ldr	r3, [r7, #12]
 80022e4:	605a      	str	r2, [r3, #4]
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxItemToRemove->pxContainer = NULL;
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	2200      	movs	r2, #0
 80022ea:	611a      	str	r2, [r3, #16]
    ( pxList->uxNumberOfItems )--;
 80022ec:	68fb      	ldr	r3, [r7, #12]
 80022ee:	681b      	ldr	r3, [r3, #0]
 80022f0:	1e5a      	subs	r2, r3, #1
 80022f2:	68fb      	ldr	r3, [r7, #12]
 80022f4:	601a      	str	r2, [r3, #0]

    return pxList->uxNumberOfItems;
 80022f6:	68fb      	ldr	r3, [r7, #12]
 80022f8:	681b      	ldr	r3, [r3, #0]
}
 80022fa:	4618      	mov	r0, r3
 80022fc:	3714      	adds	r7, #20
 80022fe:	46bd      	mov	sp, r7
 8002300:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002304:	4770      	bx	lr

08002306 <xTaskCreate>:
                            const char * const pcName, /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
                            const configSTACK_DEPTH_TYPE usStackDepth,
                            void * const pvParameters,
                            UBaseType_t uxPriority,
                            TaskHandle_t * const pxCreatedTask )
    {
 8002306:	b580      	push	{r7, lr}
 8002308:	b08c      	sub	sp, #48	; 0x30
 800230a:	af04      	add	r7, sp, #16
 800230c:	60f8      	str	r0, [r7, #12]
 800230e:	60b9      	str	r1, [r7, #8]
 8002310:	603b      	str	r3, [r7, #0]
 8002312:	4613      	mov	r3, r2
 8002314:	80fb      	strh	r3, [r7, #6]
        #else /* portSTACK_GROWTH */
            {
                StackType_t * pxStack;

                /* Allocate space for the stack used by the task being created. */
                pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8002316:	88fb      	ldrh	r3, [r7, #6]
 8002318:	009b      	lsls	r3, r3, #2
 800231a:	4618      	mov	r0, r3
 800231c:	f001 f8de 	bl	80034dc <pvPortMalloc>
 8002320:	6178      	str	r0, [r7, #20]

                if( pxStack != NULL )
 8002322:	697b      	ldr	r3, [r7, #20]
 8002324:	2b00      	cmp	r3, #0
 8002326:	d00e      	beq.n	8002346 <xTaskCreate+0x40>
                {
                    /* Allocate space for the TCB. */
                    pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8002328:	2058      	movs	r0, #88	; 0x58
 800232a:	f001 f8d7 	bl	80034dc <pvPortMalloc>
 800232e:	61f8      	str	r0, [r7, #28]

                    if( pxNewTCB != NULL )
 8002330:	69fb      	ldr	r3, [r7, #28]
 8002332:	2b00      	cmp	r3, #0
 8002334:	d003      	beq.n	800233e <xTaskCreate+0x38>
                    {
                        /* Store the stack location in the TCB. */
                        pxNewTCB->pxStack = pxStack;
 8002336:	69fb      	ldr	r3, [r7, #28]
 8002338:	697a      	ldr	r2, [r7, #20]
 800233a:	631a      	str	r2, [r3, #48]	; 0x30
 800233c:	e005      	b.n	800234a <xTaskCreate+0x44>
                    }
                    else
                    {
                        /* The stack cannot be used as the TCB was not created.  Free
                         * it again. */
                        vPortFree( pxStack );
 800233e:	6978      	ldr	r0, [r7, #20]
 8002340:	f001 f9ac 	bl	800369c <vPortFree>
 8002344:	e001      	b.n	800234a <xTaskCreate+0x44>
                    }
                }
                else
                {
                    pxNewTCB = NULL;
 8002346:	2300      	movs	r3, #0
 8002348:	61fb      	str	r3, [r7, #28]
                }
            }
        #endif /* portSTACK_GROWTH */

        if( pxNewTCB != NULL )
 800234a:	69fb      	ldr	r3, [r7, #28]
 800234c:	2b00      	cmp	r3, #0
 800234e:	d013      	beq.n	8002378 <xTaskCreate+0x72>
                     * task was created dynamically in case it is later deleted. */
                    pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
                }
            #endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

            prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8002350:	88fa      	ldrh	r2, [r7, #6]
 8002352:	2300      	movs	r3, #0
 8002354:	9303      	str	r3, [sp, #12]
 8002356:	69fb      	ldr	r3, [r7, #28]
 8002358:	9302      	str	r3, [sp, #8]
 800235a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800235c:	9301      	str	r3, [sp, #4]
 800235e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002360:	9300      	str	r3, [sp, #0]
 8002362:	683b      	ldr	r3, [r7, #0]
 8002364:	68b9      	ldr	r1, [r7, #8]
 8002366:	68f8      	ldr	r0, [r7, #12]
 8002368:	f000 f80e 	bl	8002388 <prvInitialiseNewTask>
            prvAddNewTaskToReadyList( pxNewTCB );
 800236c:	69f8      	ldr	r0, [r7, #28]
 800236e:	f000 f8a1 	bl	80024b4 <prvAddNewTaskToReadyList>
            xReturn = pdPASS;
 8002372:	2301      	movs	r3, #1
 8002374:	61bb      	str	r3, [r7, #24]
 8002376:	e002      	b.n	800237e <xTaskCreate+0x78>
        }
        else
        {
            xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8002378:	f04f 33ff 	mov.w	r3, #4294967295
 800237c:	61bb      	str	r3, [r7, #24]
        }

        return xReturn;
 800237e:	69bb      	ldr	r3, [r7, #24]
    }
 8002380:	4618      	mov	r0, r3
 8002382:	3720      	adds	r7, #32
 8002384:	46bd      	mov	sp, r7
 8002386:	bd80      	pop	{r7, pc}

08002388 <prvInitialiseNewTask>:
                                  void * const pvParameters,
                                  UBaseType_t uxPriority,
                                  TaskHandle_t * const pxCreatedTask,
                                  TCB_t * pxNewTCB,
                                  const MemoryRegion_t * const xRegions )
{
 8002388:	b580      	push	{r7, lr}
 800238a:	b088      	sub	sp, #32
 800238c:	af00      	add	r7, sp, #0
 800238e:	60f8      	str	r0, [r7, #12]
 8002390:	60b9      	str	r1, [r7, #8]
 8002392:	607a      	str	r2, [r7, #4]
 8002394:	603b      	str	r3, [r7, #0]

    /* Avoid dependency on memset() if it is not required. */
    #if ( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
        {
            /* Fill the stack with a known value to assist debugging. */
            ( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8002396:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002398:	6b18      	ldr	r0, [r3, #48]	; 0x30
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	009b      	lsls	r3, r3, #2
 800239e:	461a      	mov	r2, r3
 80023a0:	21a5      	movs	r1, #165	; 0xa5
 80023a2:	f003 fa77 	bl	8005894 <memset>
     * grows from high memory to low (as per the 80x86) or vice versa.
     * portSTACK_GROWTH is used to make the result positive or negative as required
     * by the port. */
    #if ( portSTACK_GROWTH < 0 )
        {
            pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 80023a6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80023a8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80023b0:	3b01      	subs	r3, #1
 80023b2:	009b      	lsls	r3, r3, #2
 80023b4:	4413      	add	r3, r2
 80023b6:	61bb      	str	r3, [r7, #24]
            pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 80023b8:	69bb      	ldr	r3, [r7, #24]
 80023ba:	f023 0307 	bic.w	r3, r3, #7
 80023be:	61bb      	str	r3, [r7, #24]

            /* Check the alignment of the calculated top of stack is correct. */
            configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 80023c0:	69bb      	ldr	r3, [r7, #24]
 80023c2:	f003 0307 	and.w	r3, r3, #7
 80023c6:	2b00      	cmp	r3, #0
 80023c8:	d00a      	beq.n	80023e0 <prvInitialiseNewTask+0x58>
        __asm volatile
 80023ca:	f04f 0350 	mov.w	r3, #80	; 0x50
 80023ce:	f383 8811 	msr	BASEPRI, r3
 80023d2:	f3bf 8f6f 	isb	sy
 80023d6:	f3bf 8f4f 	dsb	sy
 80023da:	617b      	str	r3, [r7, #20]
    }
 80023dc:	bf00      	nop
 80023de:	e7fe      	b.n	80023de <prvInitialiseNewTask+0x56>
            pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
        }
    #endif /* portSTACK_GROWTH */

    /* Store the task name in the TCB. */
    if( pcName != NULL )
 80023e0:	68bb      	ldr	r3, [r7, #8]
 80023e2:	2b00      	cmp	r3, #0
 80023e4:	d01f      	beq.n	8002426 <prvInitialiseNewTask+0x9e>
    {
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80023e6:	2300      	movs	r3, #0
 80023e8:	61fb      	str	r3, [r7, #28]
 80023ea:	e012      	b.n	8002412 <prvInitialiseNewTask+0x8a>
        {
            pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80023ec:	68ba      	ldr	r2, [r7, #8]
 80023ee:	69fb      	ldr	r3, [r7, #28]
 80023f0:	4413      	add	r3, r2
 80023f2:	7819      	ldrb	r1, [r3, #0]
 80023f4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80023f6:	69fb      	ldr	r3, [r7, #28]
 80023f8:	4413      	add	r3, r2
 80023fa:	3334      	adds	r3, #52	; 0x34
 80023fc:	460a      	mov	r2, r1
 80023fe:	701a      	strb	r2, [r3, #0]

            /* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
             * configMAX_TASK_NAME_LEN characters just in case the memory after the
             * string is not accessible (extremely unlikely). */
            if( pcName[ x ] == ( char ) 0x00 )
 8002400:	68ba      	ldr	r2, [r7, #8]
 8002402:	69fb      	ldr	r3, [r7, #28]
 8002404:	4413      	add	r3, r2
 8002406:	781b      	ldrb	r3, [r3, #0]
 8002408:	2b00      	cmp	r3, #0
 800240a:	d006      	beq.n	800241a <prvInitialiseNewTask+0x92>
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800240c:	69fb      	ldr	r3, [r7, #28]
 800240e:	3301      	adds	r3, #1
 8002410:	61fb      	str	r3, [r7, #28]
 8002412:	69fb      	ldr	r3, [r7, #28]
 8002414:	2b09      	cmp	r3, #9
 8002416:	d9e9      	bls.n	80023ec <prvInitialiseNewTask+0x64>
 8002418:	e000      	b.n	800241c <prvInitialiseNewTask+0x94>
            {
                break;
 800241a:	bf00      	nop
            }
        }

        /* Ensure the name string is terminated in the case that the string length
         * was greater or equal to configMAX_TASK_NAME_LEN. */
        pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800241c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800241e:	2200      	movs	r2, #0
 8002420:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 8002424:	e003      	b.n	800242e <prvInitialiseNewTask+0xa6>
    }
    else
    {
        /* The task has not been given a name, so just ensure there is a NULL
         * terminator when it is read out. */
        pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8002426:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002428:	2200      	movs	r2, #0
 800242a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    /* This is used as an array index so must ensure it's not too large.  First
     * remove the privilege bit if one is present. */
    if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800242e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002430:	2b04      	cmp	r3, #4
 8002432:	d901      	bls.n	8002438 <prvInitialiseNewTask+0xb0>
    {
        uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8002434:	2304      	movs	r3, #4
 8002436:	62bb      	str	r3, [r7, #40]	; 0x28
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxNewTCB->uxPriority = uxPriority;
 8002438:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800243a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800243c:	62da      	str	r2, [r3, #44]	; 0x2c
    #if ( configUSE_MUTEXES == 1 )
        {
            pxNewTCB->uxBasePriority = uxPriority;
 800243e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002440:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002442:	649a      	str	r2, [r3, #72]	; 0x48
            pxNewTCB->uxMutexesHeld = 0;
 8002444:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002446:	2200      	movs	r2, #0
 8002448:	64da      	str	r2, [r3, #76]	; 0x4c
        }
    #endif /* configUSE_MUTEXES */

    vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800244a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800244c:	3304      	adds	r3, #4
 800244e:	4618      	mov	r0, r3
 8002450:	f7ff fefe 	bl	8002250 <vListInitialiseItem>
    vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8002454:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002456:	3318      	adds	r3, #24
 8002458:	4618      	mov	r0, r3
 800245a:	f7ff fef9 	bl	8002250 <vListInitialiseItem>

    /* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
     * back to  the containing TCB from a generic item in a list. */
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800245e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002460:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002462:	611a      	str	r2, [r3, #16]

    /* Event lists are always in priority order. */
    listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002464:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002466:	f1c3 0205 	rsb	r2, r3, #5
 800246a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800246c:	619a      	str	r2, [r3, #24]
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800246e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002470:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002472:	625a      	str	r2, [r3, #36]	; 0x24
        }
    #endif

    #if ( configUSE_TASK_NOTIFICATIONS == 1 )
        {
            memset( ( void * ) &( pxNewTCB->ulNotifiedValue[ 0 ] ), 0x00, sizeof( pxNewTCB->ulNotifiedValue ) );
 8002474:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002476:	3350      	adds	r3, #80	; 0x50
 8002478:	2204      	movs	r2, #4
 800247a:	2100      	movs	r1, #0
 800247c:	4618      	mov	r0, r3
 800247e:	f003 fa09 	bl	8005894 <memset>
            memset( ( void * ) &( pxNewTCB->ucNotifyState[ 0 ] ), 0x00, sizeof( pxNewTCB->ucNotifyState ) );
 8002482:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002484:	3354      	adds	r3, #84	; 0x54
 8002486:	2201      	movs	r2, #1
 8002488:	2100      	movs	r1, #0
 800248a:	4618      	mov	r0, r3
 800248c:	f003 fa02 	bl	8005894 <memset>
                        }
                    #endif /* portSTACK_GROWTH */
                }
            #else /* portHAS_STACK_OVERFLOW_CHECKING */
                {
                    pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8002490:	683a      	ldr	r2, [r7, #0]
 8002492:	68f9      	ldr	r1, [r7, #12]
 8002494:	69b8      	ldr	r0, [r7, #24]
 8002496:	f000 fd4b 	bl	8002f30 <pxPortInitialiseStack>
 800249a:	4602      	mov	r2, r0
 800249c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800249e:	601a      	str	r2, [r3, #0]
                }
            #endif /* portHAS_STACK_OVERFLOW_CHECKING */
        }
    #endif /* portUSING_MPU_WRAPPERS */

    if( pxCreatedTask != NULL )
 80024a0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80024a2:	2b00      	cmp	r3, #0
 80024a4:	d002      	beq.n	80024ac <prvInitialiseNewTask+0x124>
    {
        /* Pass the handle out in an anonymous way.  The handle can be used to
         * change the created task's priority, delete the created task, etc.*/
        *pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80024a6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80024a8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80024aa:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 80024ac:	bf00      	nop
 80024ae:	3720      	adds	r7, #32
 80024b0:	46bd      	mov	sp, r7
 80024b2:	bd80      	pop	{r7, pc}

080024b4 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t * pxNewTCB )
{
 80024b4:	b5b0      	push	{r4, r5, r7, lr}
 80024b6:	b084      	sub	sp, #16
 80024b8:	af02      	add	r7, sp, #8
 80024ba:	6078      	str	r0, [r7, #4]
    /* Ensure interrupts don't access the task lists while the lists are being
     * updated. */
    taskENTER_CRITICAL();
 80024bc:	f000 fee2 	bl	8003284 <vPortEnterCritical>
    {
        uxCurrentNumberOfTasks++;
 80024c0:	4b3b      	ldr	r3, [pc, #236]	; (80025b0 <prvAddNewTaskToReadyList+0xfc>)
 80024c2:	681b      	ldr	r3, [r3, #0]
 80024c4:	3301      	adds	r3, #1
 80024c6:	4a3a      	ldr	r2, [pc, #232]	; (80025b0 <prvAddNewTaskToReadyList+0xfc>)
 80024c8:	6013      	str	r3, [r2, #0]

        if( pxCurrentTCB == NULL )
 80024ca:	4b3a      	ldr	r3, [pc, #232]	; (80025b4 <prvAddNewTaskToReadyList+0x100>)
 80024cc:	681b      	ldr	r3, [r3, #0]
 80024ce:	2b00      	cmp	r3, #0
 80024d0:	d109      	bne.n	80024e6 <prvAddNewTaskToReadyList+0x32>
        {
            /* There are no other tasks, or all the other tasks are in
             * the suspended state - make this the current task. */
            pxCurrentTCB = pxNewTCB;
 80024d2:	4a38      	ldr	r2, [pc, #224]	; (80025b4 <prvAddNewTaskToReadyList+0x100>)
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	6013      	str	r3, [r2, #0]

            if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80024d8:	4b35      	ldr	r3, [pc, #212]	; (80025b0 <prvAddNewTaskToReadyList+0xfc>)
 80024da:	681b      	ldr	r3, [r3, #0]
 80024dc:	2b01      	cmp	r3, #1
 80024de:	d110      	bne.n	8002502 <prvAddNewTaskToReadyList+0x4e>
            {
                /* This is the first task to be created so do the preliminary
                 * initialisation required.  We will not recover if this call
                 * fails, but we will report the failure. */
                prvInitialiseTaskLists();
 80024e0:	f000 fc7c 	bl	8002ddc <prvInitialiseTaskLists>
 80024e4:	e00d      	b.n	8002502 <prvAddNewTaskToReadyList+0x4e>
        else
        {
            /* If the scheduler is not already running, make this task the
             * current task if it is the highest priority task to be created
             * so far. */
            if( xSchedulerRunning == pdFALSE )
 80024e6:	4b34      	ldr	r3, [pc, #208]	; (80025b8 <prvAddNewTaskToReadyList+0x104>)
 80024e8:	681b      	ldr	r3, [r3, #0]
 80024ea:	2b00      	cmp	r3, #0
 80024ec:	d109      	bne.n	8002502 <prvAddNewTaskToReadyList+0x4e>
            {
                if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80024ee:	4b31      	ldr	r3, [pc, #196]	; (80025b4 <prvAddNewTaskToReadyList+0x100>)
 80024f0:	681b      	ldr	r3, [r3, #0]
 80024f2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80024f8:	429a      	cmp	r2, r3
 80024fa:	d802      	bhi.n	8002502 <prvAddNewTaskToReadyList+0x4e>
                {
                    pxCurrentTCB = pxNewTCB;
 80024fc:	4a2d      	ldr	r2, [pc, #180]	; (80025b4 <prvAddNewTaskToReadyList+0x100>)
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	6013      	str	r3, [r2, #0]
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }

        uxTaskNumber++;
 8002502:	4b2e      	ldr	r3, [pc, #184]	; (80025bc <prvAddNewTaskToReadyList+0x108>)
 8002504:	681b      	ldr	r3, [r3, #0]
 8002506:	3301      	adds	r3, #1
 8002508:	4a2c      	ldr	r2, [pc, #176]	; (80025bc <prvAddNewTaskToReadyList+0x108>)
 800250a:	6013      	str	r3, [r2, #0]

        #if ( configUSE_TRACE_FACILITY == 1 )
            {
                /* Add a counter into the TCB for tracing only. */
                pxNewTCB->uxTCBNumber = uxTaskNumber;
 800250c:	4b2b      	ldr	r3, [pc, #172]	; (80025bc <prvAddNewTaskToReadyList+0x108>)
 800250e:	681a      	ldr	r2, [r3, #0]
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	641a      	str	r2, [r3, #64]	; 0x40
            }
        #endif /* configUSE_TRACE_FACILITY */
        traceTASK_CREATE( pxNewTCB );
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	2b00      	cmp	r3, #0
 8002518:	d016      	beq.n	8002548 <prvAddNewTaskToReadyList+0x94>
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	4618      	mov	r0, r3
 800251e:	f002 ff3b 	bl	8005398 <SEGGER_SYSVIEW_OnTaskCreate>
 8002522:	6878      	ldr	r0, [r7, #4]
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	f103 0134 	add.w	r1, r3, #52	; 0x34
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002532:	461d      	mov	r5, r3
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	681b      	ldr	r3, [r3, #0]
 8002538:	461c      	mov	r4, r3
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800253e:	1ae3      	subs	r3, r4, r3
 8002540:	9300      	str	r3, [sp, #0]
 8002542:	462b      	mov	r3, r5
 8002544:	f001 fa78 	bl	8003a38 <SYSVIEW_AddTask>

        prvAddTaskToReadyList( pxNewTCB );
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	4618      	mov	r0, r3
 800254c:	f002 ffa8 	bl	80054a0 <SEGGER_SYSVIEW_OnTaskStartReady>
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002554:	2201      	movs	r2, #1
 8002556:	409a      	lsls	r2, r3
 8002558:	4b19      	ldr	r3, [pc, #100]	; (80025c0 <prvAddNewTaskToReadyList+0x10c>)
 800255a:	681b      	ldr	r3, [r3, #0]
 800255c:	4313      	orrs	r3, r2
 800255e:	4a18      	ldr	r2, [pc, #96]	; (80025c0 <prvAddNewTaskToReadyList+0x10c>)
 8002560:	6013      	str	r3, [r2, #0]
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002566:	4613      	mov	r3, r2
 8002568:	009b      	lsls	r3, r3, #2
 800256a:	4413      	add	r3, r2
 800256c:	009b      	lsls	r3, r3, #2
 800256e:	4a15      	ldr	r2, [pc, #84]	; (80025c4 <prvAddNewTaskToReadyList+0x110>)
 8002570:	441a      	add	r2, r3
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	3304      	adds	r3, #4
 8002576:	4619      	mov	r1, r3
 8002578:	4610      	mov	r0, r2
 800257a:	f7ff fe76 	bl	800226a <vListInsertEnd>

        portSETUP_TCB( pxNewTCB );
    }
    taskEXIT_CRITICAL();
 800257e:	f000 feb1 	bl	80032e4 <vPortExitCritical>

    if( xSchedulerRunning != pdFALSE )
 8002582:	4b0d      	ldr	r3, [pc, #52]	; (80025b8 <prvAddNewTaskToReadyList+0x104>)
 8002584:	681b      	ldr	r3, [r3, #0]
 8002586:	2b00      	cmp	r3, #0
 8002588:	d00e      	beq.n	80025a8 <prvAddNewTaskToReadyList+0xf4>
    {
        /* If the created task is of a higher priority than the current task
         * then it should run now. */
        if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800258a:	4b0a      	ldr	r3, [pc, #40]	; (80025b4 <prvAddNewTaskToReadyList+0x100>)
 800258c:	681b      	ldr	r3, [r3, #0]
 800258e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002594:	429a      	cmp	r2, r3
 8002596:	d207      	bcs.n	80025a8 <prvAddNewTaskToReadyList+0xf4>
        {
            taskYIELD_IF_USING_PREEMPTION();
 8002598:	4b0b      	ldr	r3, [pc, #44]	; (80025c8 <prvAddNewTaskToReadyList+0x114>)
 800259a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800259e:	601a      	str	r2, [r3, #0]
 80025a0:	f3bf 8f4f 	dsb	sy
 80025a4:	f3bf 8f6f 	isb	sy
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 80025a8:	bf00      	nop
 80025aa:	3708      	adds	r7, #8
 80025ac:	46bd      	mov	sp, r7
 80025ae:	bdb0      	pop	{r4, r5, r7, pc}
 80025b0:	20000160 	.word	0x20000160
 80025b4:	20000088 	.word	0x20000088
 80025b8:	2000016c 	.word	0x2000016c
 80025bc:	2000017c 	.word	0x2000017c
 80025c0:	20000168 	.word	0x20000168
 80025c4:	2000008c 	.word	0x2000008c
 80025c8:	e000ed04 	.word	0xe000ed04

080025cc <uxTaskPriorityGet>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_uxTaskPriorityGet == 1 )

    UBaseType_t uxTaskPriorityGet( const TaskHandle_t xTask )
    {
 80025cc:	b580      	push	{r7, lr}
 80025ce:	b084      	sub	sp, #16
 80025d0:	af00      	add	r7, sp, #0
 80025d2:	6078      	str	r0, [r7, #4]
        TCB_t const * pxTCB;
        UBaseType_t uxReturn;

        taskENTER_CRITICAL();
 80025d4:	f000 fe56 	bl	8003284 <vPortEnterCritical>
        {
            /* If null is passed in here then it is the priority of the task
             * that called uxTaskPriorityGet() that is being queried. */
            pxTCB = prvGetTCBFromHandle( xTask );
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	2b00      	cmp	r3, #0
 80025dc:	d102      	bne.n	80025e4 <uxTaskPriorityGet+0x18>
 80025de:	4b07      	ldr	r3, [pc, #28]	; (80025fc <uxTaskPriorityGet+0x30>)
 80025e0:	681b      	ldr	r3, [r3, #0]
 80025e2:	e000      	b.n	80025e6 <uxTaskPriorityGet+0x1a>
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	60fb      	str	r3, [r7, #12]
            uxReturn = pxTCB->uxPriority;
 80025e8:	68fb      	ldr	r3, [r7, #12]
 80025ea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80025ec:	60bb      	str	r3, [r7, #8]
        }
        taskEXIT_CRITICAL();
 80025ee:	f000 fe79 	bl	80032e4 <vPortExitCritical>

        return uxReturn;
 80025f2:	68bb      	ldr	r3, [r7, #8]
    }
 80025f4:	4618      	mov	r0, r3
 80025f6:	3710      	adds	r7, #16
 80025f8:	46bd      	mov	sp, r7
 80025fa:	bd80      	pop	{r7, pc}
 80025fc:	20000088 	.word	0x20000088

08002600 <vTaskPrioritySet>:

#if ( INCLUDE_vTaskPrioritySet == 1 )

    void vTaskPrioritySet( TaskHandle_t xTask,
                           UBaseType_t uxNewPriority )
    {
 8002600:	b580      	push	{r7, lr}
 8002602:	b08a      	sub	sp, #40	; 0x28
 8002604:	af02      	add	r7, sp, #8
 8002606:	6078      	str	r0, [r7, #4]
 8002608:	6039      	str	r1, [r7, #0]
        TCB_t * pxTCB;
        UBaseType_t uxCurrentBasePriority, uxPriorityUsedOnEntry;
        BaseType_t xYieldRequired = pdFALSE;
 800260a:	2300      	movs	r3, #0
 800260c:	61fb      	str	r3, [r7, #28]

        configASSERT( ( uxNewPriority < configMAX_PRIORITIES ) );
 800260e:	683b      	ldr	r3, [r7, #0]
 8002610:	2b04      	cmp	r3, #4
 8002612:	d90a      	bls.n	800262a <vTaskPrioritySet+0x2a>
        __asm volatile
 8002614:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002618:	f383 8811 	msr	BASEPRI, r3
 800261c:	f3bf 8f6f 	isb	sy
 8002620:	f3bf 8f4f 	dsb	sy
 8002624:	60fb      	str	r3, [r7, #12]
    }
 8002626:	bf00      	nop
 8002628:	e7fe      	b.n	8002628 <vTaskPrioritySet+0x28>

        /* Ensure the new priority is valid. */
        if( uxNewPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800262a:	683b      	ldr	r3, [r7, #0]
 800262c:	2b04      	cmp	r3, #4
 800262e:	d901      	bls.n	8002634 <vTaskPrioritySet+0x34>
        {
            uxNewPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8002630:	2304      	movs	r3, #4
 8002632:	603b      	str	r3, [r7, #0]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        taskENTER_CRITICAL();
 8002634:	f000 fe26 	bl	8003284 <vPortEnterCritical>
        {
            /* If null is passed in here then it is the priority of the calling
             * task that is being changed. */
            pxTCB = prvGetTCBFromHandle( xTask );
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	2b00      	cmp	r3, #0
 800263c:	d102      	bne.n	8002644 <vTaskPrioritySet+0x44>
 800263e:	4b4c      	ldr	r3, [pc, #304]	; (8002770 <vTaskPrioritySet+0x170>)
 8002640:	681b      	ldr	r3, [r3, #0]
 8002642:	e000      	b.n	8002646 <vTaskPrioritySet+0x46>
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	61bb      	str	r3, [r7, #24]

            traceTASK_PRIORITY_SET( pxTCB, uxNewPriority );
 8002648:	69bb      	ldr	r3, [r7, #24]
 800264a:	4618      	mov	r0, r3
 800264c:	f002 ff6a 	bl	8005524 <SEGGER_SYSVIEW_ShrinkId>
 8002650:	4603      	mov	r3, r0
 8002652:	683a      	ldr	r2, [r7, #0]
 8002654:	4619      	mov	r1, r3
 8002656:	2028      	movs	r0, #40	; 0x28
 8002658:	f002 fae4 	bl	8004c24 <SEGGER_SYSVIEW_RecordU32x2>
 800265c:	69b8      	ldr	r0, [r7, #24]
 800265e:	69bb      	ldr	r3, [r7, #24]
 8002660:	f103 0134 	add.w	r1, r3, #52	; 0x34
 8002664:	69bb      	ldr	r3, [r7, #24]
 8002666:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002668:	461a      	mov	r2, r3
 800266a:	2300      	movs	r3, #0
 800266c:	9300      	str	r3, [sp, #0]
 800266e:	4613      	mov	r3, r2
 8002670:	683a      	ldr	r2, [r7, #0]
 8002672:	f001 fa49 	bl	8003b08 <SYSVIEW_UpdateTask>

            #if ( configUSE_MUTEXES == 1 )
                {
                    uxCurrentBasePriority = pxTCB->uxBasePriority;
 8002676:	69bb      	ldr	r3, [r7, #24]
 8002678:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800267a:	617b      	str	r3, [r7, #20]
                {
                    uxCurrentBasePriority = pxTCB->uxPriority;
                }
            #endif

            if( uxCurrentBasePriority != uxNewPriority )
 800267c:	697a      	ldr	r2, [r7, #20]
 800267e:	683b      	ldr	r3, [r7, #0]
 8002680:	429a      	cmp	r2, r3
 8002682:	d06f      	beq.n	8002764 <vTaskPrioritySet+0x164>
            {
                /* The priority change may have readied a task of higher
                 * priority than the calling task. */
                if( uxNewPriority > uxCurrentBasePriority )
 8002684:	683a      	ldr	r2, [r7, #0]
 8002686:	697b      	ldr	r3, [r7, #20]
 8002688:	429a      	cmp	r2, r3
 800268a:	d90d      	bls.n	80026a8 <vTaskPrioritySet+0xa8>
                {
                    if( pxTCB != pxCurrentTCB )
 800268c:	4b38      	ldr	r3, [pc, #224]	; (8002770 <vTaskPrioritySet+0x170>)
 800268e:	681b      	ldr	r3, [r3, #0]
 8002690:	69ba      	ldr	r2, [r7, #24]
 8002692:	429a      	cmp	r2, r3
 8002694:	d00f      	beq.n	80026b6 <vTaskPrioritySet+0xb6>
                    {
                        /* The priority of a task other than the currently
                         * running task is being raised.  Is the priority being
                         * raised above that of the running task? */
                        if( uxNewPriority >= pxCurrentTCB->uxPriority )
 8002696:	4b36      	ldr	r3, [pc, #216]	; (8002770 <vTaskPrioritySet+0x170>)
 8002698:	681b      	ldr	r3, [r3, #0]
 800269a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800269c:	683a      	ldr	r2, [r7, #0]
 800269e:	429a      	cmp	r2, r3
 80026a0:	d309      	bcc.n	80026b6 <vTaskPrioritySet+0xb6>
                        {
                            xYieldRequired = pdTRUE;
 80026a2:	2301      	movs	r3, #1
 80026a4:	61fb      	str	r3, [r7, #28]
 80026a6:	e006      	b.n	80026b6 <vTaskPrioritySet+0xb6>
                        /* The priority of the running task is being raised,
                         * but the running task must already be the highest
                         * priority task able to run so no yield is required. */
                    }
                }
                else if( pxTCB == pxCurrentTCB )
 80026a8:	4b31      	ldr	r3, [pc, #196]	; (8002770 <vTaskPrioritySet+0x170>)
 80026aa:	681b      	ldr	r3, [r3, #0]
 80026ac:	69ba      	ldr	r2, [r7, #24]
 80026ae:	429a      	cmp	r2, r3
 80026b0:	d101      	bne.n	80026b6 <vTaskPrioritySet+0xb6>
                {
                    /* Setting the priority of the running task down means
                     * there may now be another task of higher priority that
                     * is ready to execute. */
                    xYieldRequired = pdTRUE;
 80026b2:	2301      	movs	r3, #1
 80026b4:	61fb      	str	r3, [r7, #28]
                }

                /* Remember the ready list the task might be referenced from
                 * before its uxPriority member is changed so the
                 * taskRESET_READY_PRIORITY() macro can function correctly. */
                uxPriorityUsedOnEntry = pxTCB->uxPriority;
 80026b6:	69bb      	ldr	r3, [r7, #24]
 80026b8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80026ba:	613b      	str	r3, [r7, #16]

                #if ( configUSE_MUTEXES == 1 )
                    {
                        /* Only change the priority being used if the task is not
                         * currently using an inherited priority. */
                        if( pxTCB->uxBasePriority == pxTCB->uxPriority )
 80026bc:	69bb      	ldr	r3, [r7, #24]
 80026be:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80026c0:	69bb      	ldr	r3, [r7, #24]
 80026c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80026c4:	429a      	cmp	r2, r3
 80026c6:	d102      	bne.n	80026ce <vTaskPrioritySet+0xce>
                        {
                            pxTCB->uxPriority = uxNewPriority;
 80026c8:	69bb      	ldr	r3, [r7, #24]
 80026ca:	683a      	ldr	r2, [r7, #0]
 80026cc:	62da      	str	r2, [r3, #44]	; 0x2c
                        {
                            mtCOVERAGE_TEST_MARKER();
                        }

                        /* The base priority gets set whatever. */
                        pxTCB->uxBasePriority = uxNewPriority;
 80026ce:	69bb      	ldr	r3, [r7, #24]
 80026d0:	683a      	ldr	r2, [r7, #0]
 80026d2:	649a      	str	r2, [r3, #72]	; 0x48
                    }
                #endif /* if ( configUSE_MUTEXES == 1 ) */

                /* Only reset the event list item value if the value is not
                 * being used for anything else. */
                if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 80026d4:	69bb      	ldr	r3, [r7, #24]
 80026d6:	699b      	ldr	r3, [r3, #24]
 80026d8:	2b00      	cmp	r3, #0
 80026da:	db04      	blt.n	80026e6 <vTaskPrioritySet+0xe6>
                {
                    listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxNewPriority ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80026dc:	683b      	ldr	r3, [r7, #0]
 80026de:	f1c3 0205 	rsb	r2, r3, #5
 80026e2:	69bb      	ldr	r3, [r7, #24]
 80026e4:	619a      	str	r2, [r3, #24]

                /* If the task is in the blocked or suspended list we need do
                 * nothing more than change its priority variable. However, if
                 * the task is in a ready list it needs to be removed and placed
                 * in the list appropriate to its new priority. */
                if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 80026e6:	69bb      	ldr	r3, [r7, #24]
 80026e8:	6959      	ldr	r1, [r3, #20]
 80026ea:	693a      	ldr	r2, [r7, #16]
 80026ec:	4613      	mov	r3, r2
 80026ee:	009b      	lsls	r3, r3, #2
 80026f0:	4413      	add	r3, r2
 80026f2:	009b      	lsls	r3, r3, #2
 80026f4:	4a1f      	ldr	r2, [pc, #124]	; (8002774 <vTaskPrioritySet+0x174>)
 80026f6:	4413      	add	r3, r2
 80026f8:	4299      	cmp	r1, r3
 80026fa:	d128      	bne.n	800274e <vTaskPrioritySet+0x14e>
                {
                    /* The task is currently in its ready list - remove before
                     * adding it to it's new ready list.  As we are in a critical
                     * section we can do this even if the scheduler is suspended. */
                    if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80026fc:	69bb      	ldr	r3, [r7, #24]
 80026fe:	3304      	adds	r3, #4
 8002700:	4618      	mov	r0, r3
 8002702:	f7ff fdd6 	bl	80022b2 <uxListRemove>
 8002706:	4603      	mov	r3, r0
 8002708:	2b00      	cmp	r3, #0
 800270a:	d109      	bne.n	8002720 <vTaskPrioritySet+0x120>
                    {
                        /* It is known that the task is in its ready list so
                         * there is no need to check again and the port level
                         * reset macro can be called directly. */
                        portRESET_READY_PRIORITY( uxPriorityUsedOnEntry, uxTopReadyPriority );
 800270c:	2201      	movs	r2, #1
 800270e:	693b      	ldr	r3, [r7, #16]
 8002710:	fa02 f303 	lsl.w	r3, r2, r3
 8002714:	43da      	mvns	r2, r3
 8002716:	4b18      	ldr	r3, [pc, #96]	; (8002778 <vTaskPrioritySet+0x178>)
 8002718:	681b      	ldr	r3, [r3, #0]
 800271a:	4013      	ands	r3, r2
 800271c:	4a16      	ldr	r2, [pc, #88]	; (8002778 <vTaskPrioritySet+0x178>)
 800271e:	6013      	str	r3, [r2, #0]
                    else
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

					prvReaddTaskToReadyList( pxTCB );
 8002720:	69bb      	ldr	r3, [r7, #24]
 8002722:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002724:	2201      	movs	r2, #1
 8002726:	409a      	lsls	r2, r3
 8002728:	4b13      	ldr	r3, [pc, #76]	; (8002778 <vTaskPrioritySet+0x178>)
 800272a:	681b      	ldr	r3, [r3, #0]
 800272c:	4313      	orrs	r3, r2
 800272e:	4a12      	ldr	r2, [pc, #72]	; (8002778 <vTaskPrioritySet+0x178>)
 8002730:	6013      	str	r3, [r2, #0]
 8002732:	69bb      	ldr	r3, [r7, #24]
 8002734:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002736:	4613      	mov	r3, r2
 8002738:	009b      	lsls	r3, r3, #2
 800273a:	4413      	add	r3, r2
 800273c:	009b      	lsls	r3, r3, #2
 800273e:	4a0d      	ldr	r2, [pc, #52]	; (8002774 <vTaskPrioritySet+0x174>)
 8002740:	441a      	add	r2, r3
 8002742:	69bb      	ldr	r3, [r7, #24]
 8002744:	3304      	adds	r3, #4
 8002746:	4619      	mov	r1, r3
 8002748:	4610      	mov	r0, r2
 800274a:	f7ff fd8e 	bl	800226a <vListInsertEnd>
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                if( xYieldRequired != pdFALSE )
 800274e:	69fb      	ldr	r3, [r7, #28]
 8002750:	2b00      	cmp	r3, #0
 8002752:	d007      	beq.n	8002764 <vTaskPrioritySet+0x164>
                {
                    taskYIELD_IF_USING_PREEMPTION();
 8002754:	4b09      	ldr	r3, [pc, #36]	; (800277c <vTaskPrioritySet+0x17c>)
 8002756:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800275a:	601a      	str	r2, [r3, #0]
 800275c:	f3bf 8f4f 	dsb	sy
 8002760:	f3bf 8f6f 	isb	sy
                /* Remove compiler warning about unused variables when the port
                 * optimised task selection is not being used. */
                ( void ) uxPriorityUsedOnEntry;
            }
        }
        taskEXIT_CRITICAL();
 8002764:	f000 fdbe 	bl	80032e4 <vPortExitCritical>
    }
 8002768:	bf00      	nop
 800276a:	3720      	adds	r7, #32
 800276c:	46bd      	mov	sp, r7
 800276e:	bd80      	pop	{r7, pc}
 8002770:	20000088 	.word	0x20000088
 8002774:	2000008c 	.word	0x2000008c
 8002778:	20000168 	.word	0x20000168
 800277c:	e000ed04 	.word	0xe000ed04

08002780 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8002780:	b580      	push	{r7, lr}
 8002782:	b086      	sub	sp, #24
 8002784:	af02      	add	r7, sp, #8
            }
        }
    #else /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */
        {
            /* The Idle task is being created using dynamically allocated RAM. */
            xReturn = xTaskCreate( prvIdleTask,
 8002786:	4b24      	ldr	r3, [pc, #144]	; (8002818 <vTaskStartScheduler+0x98>)
 8002788:	9301      	str	r3, [sp, #4]
 800278a:	2300      	movs	r3, #0
 800278c:	9300      	str	r3, [sp, #0]
 800278e:	2300      	movs	r3, #0
 8002790:	2282      	movs	r2, #130	; 0x82
 8002792:	4922      	ldr	r1, [pc, #136]	; (800281c <vTaskStartScheduler+0x9c>)
 8002794:	4822      	ldr	r0, [pc, #136]	; (8002820 <vTaskStartScheduler+0xa0>)
 8002796:	f7ff fdb6 	bl	8002306 <xTaskCreate>
 800279a:	60f8      	str	r0, [r7, #12]
                mtCOVERAGE_TEST_MARKER();
            }
        }
    #endif /* configUSE_TIMERS */

    if( xReturn == pdPASS )
 800279c:	68fb      	ldr	r3, [r7, #12]
 800279e:	2b01      	cmp	r3, #1
 80027a0:	d124      	bne.n	80027ec <vTaskStartScheduler+0x6c>
        __asm volatile
 80027a2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80027a6:	f383 8811 	msr	BASEPRI, r3
 80027aa:	f3bf 8f6f 	isb	sy
 80027ae:	f3bf 8f4f 	dsb	sy
 80027b2:	60bb      	str	r3, [r7, #8]
    }
 80027b4:	bf00      	nop
                 * for additional information. */
                _impure_ptr = &( pxCurrentTCB->xNewLib_reent );
            }
        #endif /* configUSE_NEWLIB_REENTRANT */

        xNextTaskUnblockTime = portMAX_DELAY;
 80027b6:	4b1b      	ldr	r3, [pc, #108]	; (8002824 <vTaskStartScheduler+0xa4>)
 80027b8:	f04f 32ff 	mov.w	r2, #4294967295
 80027bc:	601a      	str	r2, [r3, #0]
        xSchedulerRunning = pdTRUE;
 80027be:	4b1a      	ldr	r3, [pc, #104]	; (8002828 <vTaskStartScheduler+0xa8>)
 80027c0:	2201      	movs	r2, #1
 80027c2:	601a      	str	r2, [r3, #0]
        xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 80027c4:	4b19      	ldr	r3, [pc, #100]	; (800282c <vTaskStartScheduler+0xac>)
 80027c6:	2200      	movs	r2, #0
 80027c8:	601a      	str	r2, [r3, #0]
         * is set to 0 and the following line fails to build then ensure you do not
         * have portCONFIGURE_TIMER_FOR_RUN_TIME_STATS() defined in your
         * FreeRTOSConfig.h file. */
        portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

        traceTASK_SWITCHED_IN();
 80027ca:	4b19      	ldr	r3, [pc, #100]	; (8002830 <vTaskStartScheduler+0xb0>)
 80027cc:	681a      	ldr	r2, [r3, #0]
 80027ce:	4b12      	ldr	r3, [pc, #72]	; (8002818 <vTaskStartScheduler+0x98>)
 80027d0:	681b      	ldr	r3, [r3, #0]
 80027d2:	429a      	cmp	r2, r3
 80027d4:	d102      	bne.n	80027dc <vTaskStartScheduler+0x5c>
 80027d6:	f002 fdc3 	bl	8005360 <SEGGER_SYSVIEW_OnIdle>
 80027da:	e004      	b.n	80027e6 <vTaskStartScheduler+0x66>
 80027dc:	4b14      	ldr	r3, [pc, #80]	; (8002830 <vTaskStartScheduler+0xb0>)
 80027de:	681b      	ldr	r3, [r3, #0]
 80027e0:	4618      	mov	r0, r3
 80027e2:	f002 fe1b 	bl	800541c <SEGGER_SYSVIEW_OnTaskStartExec>

        /* Setting up the timer tick is hardware specific and thus in the
         * portable interface. */
        if( xPortStartScheduler() != pdFALSE )
 80027e6:	f000 fc2d 	bl	8003044 <xPortStartScheduler>
 80027ea:	e00e      	b.n	800280a <vTaskStartScheduler+0x8a>
    else
    {
        /* This line will only be reached if the kernel could not be started,
         * because there was not enough FreeRTOS heap to create the idle task
         * or the timer task. */
        configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 80027ec:	68fb      	ldr	r3, [r7, #12]
 80027ee:	f1b3 3fff 	cmp.w	r3, #4294967295
 80027f2:	d10a      	bne.n	800280a <vTaskStartScheduler+0x8a>
        __asm volatile
 80027f4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80027f8:	f383 8811 	msr	BASEPRI, r3
 80027fc:	f3bf 8f6f 	isb	sy
 8002800:	f3bf 8f4f 	dsb	sy
 8002804:	607b      	str	r3, [r7, #4]
    }
 8002806:	bf00      	nop
 8002808:	e7fe      	b.n	8002808 <vTaskStartScheduler+0x88>
     * meaning xIdleTaskHandle is not used anywhere else. */
    ( void ) xIdleTaskHandle;

    /* OpenOCD makes use of uxTopUsedPriority for thread debugging. Prevent uxTopUsedPriority
     * from getting optimized out as it is no longer used by the kernel. */
    ( void ) uxTopUsedPriority;
 800280a:	4b0a      	ldr	r3, [pc, #40]	; (8002834 <vTaskStartScheduler+0xb4>)
 800280c:	681b      	ldr	r3, [r3, #0]
}
 800280e:	bf00      	nop
 8002810:	3710      	adds	r7, #16
 8002812:	46bd      	mov	sp, r7
 8002814:	bd80      	pop	{r7, pc}
 8002816:	bf00      	nop
 8002818:	20000184 	.word	0x20000184
 800281c:	080058cc 	.word	0x080058cc
 8002820:	08002dad 	.word	0x08002dad
 8002824:	20000180 	.word	0x20000180
 8002828:	2000016c 	.word	0x2000016c
 800282c:	20000164 	.word	0x20000164
 8002830:	20000088 	.word	0x20000088
 8002834:	2000000c 	.word	0x2000000c

08002838 <vTaskSuspendAll>:
    vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8002838:	b480      	push	{r7}
 800283a:	af00      	add	r7, sp, #0
     * do not otherwise exhibit real time behaviour. */
    portSOFTWARE_BARRIER();

    /* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
     * is used to allow calls to vTaskSuspendAll() to nest. */
    ++uxSchedulerSuspended;
 800283c:	4b04      	ldr	r3, [pc, #16]	; (8002850 <vTaskSuspendAll+0x18>)
 800283e:	681b      	ldr	r3, [r3, #0]
 8002840:	3301      	adds	r3, #1
 8002842:	4a03      	ldr	r2, [pc, #12]	; (8002850 <vTaskSuspendAll+0x18>)
 8002844:	6013      	str	r3, [r2, #0]

    /* Enforces ordering for ports and optimised compilers that may otherwise place
     * the above increment elsewhere. */
    portMEMORY_BARRIER();
}
 8002846:	bf00      	nop
 8002848:	46bd      	mov	sp, r7
 800284a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800284e:	4770      	bx	lr
 8002850:	20000188 	.word	0x20000188

08002854 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8002854:	b580      	push	{r7, lr}
 8002856:	b084      	sub	sp, #16
 8002858:	af00      	add	r7, sp, #0
    TCB_t * pxTCB = NULL;
 800285a:	2300      	movs	r3, #0
 800285c:	60fb      	str	r3, [r7, #12]
    BaseType_t xAlreadyYielded = pdFALSE;
 800285e:	2300      	movs	r3, #0
 8002860:	60bb      	str	r3, [r7, #8]

    /* If uxSchedulerSuspended is zero then this function does not match a
     * previous call to vTaskSuspendAll(). */
    configASSERT( uxSchedulerSuspended );
 8002862:	4b43      	ldr	r3, [pc, #268]	; (8002970 <xTaskResumeAll+0x11c>)
 8002864:	681b      	ldr	r3, [r3, #0]
 8002866:	2b00      	cmp	r3, #0
 8002868:	d10a      	bne.n	8002880 <xTaskResumeAll+0x2c>
        __asm volatile
 800286a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800286e:	f383 8811 	msr	BASEPRI, r3
 8002872:	f3bf 8f6f 	isb	sy
 8002876:	f3bf 8f4f 	dsb	sy
 800287a:	603b      	str	r3, [r7, #0]
    }
 800287c:	bf00      	nop
 800287e:	e7fe      	b.n	800287e <xTaskResumeAll+0x2a>
    /* It is possible that an ISR caused a task to be removed from an event
     * list while the scheduler was suspended.  If this was the case then the
     * removed task will have been added to the xPendingReadyList.  Once the
     * scheduler has been resumed it is safe to move all the pending ready
     * tasks from this list into their appropriate ready list. */
    taskENTER_CRITICAL();
 8002880:	f000 fd00 	bl	8003284 <vPortEnterCritical>
    {
        --uxSchedulerSuspended;
 8002884:	4b3a      	ldr	r3, [pc, #232]	; (8002970 <xTaskResumeAll+0x11c>)
 8002886:	681b      	ldr	r3, [r3, #0]
 8002888:	3b01      	subs	r3, #1
 800288a:	4a39      	ldr	r2, [pc, #228]	; (8002970 <xTaskResumeAll+0x11c>)
 800288c:	6013      	str	r3, [r2, #0]

        if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800288e:	4b38      	ldr	r3, [pc, #224]	; (8002970 <xTaskResumeAll+0x11c>)
 8002890:	681b      	ldr	r3, [r3, #0]
 8002892:	2b00      	cmp	r3, #0
 8002894:	d165      	bne.n	8002962 <xTaskResumeAll+0x10e>
        {
            if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8002896:	4b37      	ldr	r3, [pc, #220]	; (8002974 <xTaskResumeAll+0x120>)
 8002898:	681b      	ldr	r3, [r3, #0]
 800289a:	2b00      	cmp	r3, #0
 800289c:	d061      	beq.n	8002962 <xTaskResumeAll+0x10e>
            {
                /* Move any readied tasks from the pending list into the
                 * appropriate ready list. */
                while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800289e:	e032      	b.n	8002906 <xTaskResumeAll+0xb2>
                {
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80028a0:	4b35      	ldr	r3, [pc, #212]	; (8002978 <xTaskResumeAll+0x124>)
 80028a2:	68db      	ldr	r3, [r3, #12]
 80028a4:	68db      	ldr	r3, [r3, #12]
 80028a6:	60fb      	str	r3, [r7, #12]
                    ( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80028a8:	68fb      	ldr	r3, [r7, #12]
 80028aa:	3318      	adds	r3, #24
 80028ac:	4618      	mov	r0, r3
 80028ae:	f7ff fd00 	bl	80022b2 <uxListRemove>
                    ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80028b2:	68fb      	ldr	r3, [r7, #12]
 80028b4:	3304      	adds	r3, #4
 80028b6:	4618      	mov	r0, r3
 80028b8:	f7ff fcfb 	bl	80022b2 <uxListRemove>
                    prvAddTaskToReadyList( pxTCB );
 80028bc:	68fb      	ldr	r3, [r7, #12]
 80028be:	4618      	mov	r0, r3
 80028c0:	f002 fdee 	bl	80054a0 <SEGGER_SYSVIEW_OnTaskStartReady>
 80028c4:	68fb      	ldr	r3, [r7, #12]
 80028c6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80028c8:	2201      	movs	r2, #1
 80028ca:	409a      	lsls	r2, r3
 80028cc:	4b2b      	ldr	r3, [pc, #172]	; (800297c <xTaskResumeAll+0x128>)
 80028ce:	681b      	ldr	r3, [r3, #0]
 80028d0:	4313      	orrs	r3, r2
 80028d2:	4a2a      	ldr	r2, [pc, #168]	; (800297c <xTaskResumeAll+0x128>)
 80028d4:	6013      	str	r3, [r2, #0]
 80028d6:	68fb      	ldr	r3, [r7, #12]
 80028d8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80028da:	4613      	mov	r3, r2
 80028dc:	009b      	lsls	r3, r3, #2
 80028de:	4413      	add	r3, r2
 80028e0:	009b      	lsls	r3, r3, #2
 80028e2:	4a27      	ldr	r2, [pc, #156]	; (8002980 <xTaskResumeAll+0x12c>)
 80028e4:	441a      	add	r2, r3
 80028e6:	68fb      	ldr	r3, [r7, #12]
 80028e8:	3304      	adds	r3, #4
 80028ea:	4619      	mov	r1, r3
 80028ec:	4610      	mov	r0, r2
 80028ee:	f7ff fcbc 	bl	800226a <vListInsertEnd>

                    /* If the moved task has a priority higher than the current
                     * task then a yield must be performed. */
                    if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80028f2:	68fb      	ldr	r3, [r7, #12]
 80028f4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80028f6:	4b23      	ldr	r3, [pc, #140]	; (8002984 <xTaskResumeAll+0x130>)
 80028f8:	681b      	ldr	r3, [r3, #0]
 80028fa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80028fc:	429a      	cmp	r2, r3
 80028fe:	d302      	bcc.n	8002906 <xTaskResumeAll+0xb2>
                    {
                        xYieldPending = pdTRUE;
 8002900:	4b21      	ldr	r3, [pc, #132]	; (8002988 <xTaskResumeAll+0x134>)
 8002902:	2201      	movs	r2, #1
 8002904:	601a      	str	r2, [r3, #0]
                while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8002906:	4b1c      	ldr	r3, [pc, #112]	; (8002978 <xTaskResumeAll+0x124>)
 8002908:	681b      	ldr	r3, [r3, #0]
 800290a:	2b00      	cmp	r3, #0
 800290c:	d1c8      	bne.n	80028a0 <xTaskResumeAll+0x4c>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }
                }

                if( pxTCB != NULL )
 800290e:	68fb      	ldr	r3, [r7, #12]
 8002910:	2b00      	cmp	r3, #0
 8002912:	d001      	beq.n	8002918 <xTaskResumeAll+0xc4>
                     * which may have prevented the next unblock time from being
                     * re-calculated, in which case re-calculate it now.  Mainly
                     * important for low power tickless implementations, where
                     * this can prevent an unnecessary exit from low power
                     * state. */
                    prvResetNextTaskUnblockTime();
 8002914:	f000 fae0 	bl	8002ed8 <prvResetNextTaskUnblockTime>
                /* If any ticks occurred while the scheduler was suspended then
                 * they should be processed now.  This ensures the tick count does
                 * not  slip, and that any delayed tasks are resumed at the correct
                 * time. */
                {
                    TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8002918:	4b1c      	ldr	r3, [pc, #112]	; (800298c <xTaskResumeAll+0x138>)
 800291a:	681b      	ldr	r3, [r3, #0]
 800291c:	607b      	str	r3, [r7, #4]

                    if( xPendedCounts > ( TickType_t ) 0U )
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	2b00      	cmp	r3, #0
 8002922:	d010      	beq.n	8002946 <xTaskResumeAll+0xf2>
                    {
                        do
                        {
                            if( xTaskIncrementTick() != pdFALSE )
 8002924:	f000 f91c 	bl	8002b60 <xTaskIncrementTick>
 8002928:	4603      	mov	r3, r0
 800292a:	2b00      	cmp	r3, #0
 800292c:	d002      	beq.n	8002934 <xTaskResumeAll+0xe0>
                            {
                                xYieldPending = pdTRUE;
 800292e:	4b16      	ldr	r3, [pc, #88]	; (8002988 <xTaskResumeAll+0x134>)
 8002930:	2201      	movs	r2, #1
 8002932:	601a      	str	r2, [r3, #0]
                            else
                            {
                                mtCOVERAGE_TEST_MARKER();
                            }

                            --xPendedCounts;
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	3b01      	subs	r3, #1
 8002938:	607b      	str	r3, [r7, #4]
                        } while( xPendedCounts > ( TickType_t ) 0U );
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	2b00      	cmp	r3, #0
 800293e:	d1f1      	bne.n	8002924 <xTaskResumeAll+0xd0>

                        xPendedTicks = 0;
 8002940:	4b12      	ldr	r3, [pc, #72]	; (800298c <xTaskResumeAll+0x138>)
 8002942:	2200      	movs	r2, #0
 8002944:	601a      	str	r2, [r3, #0]
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }
                }

                if( xYieldPending != pdFALSE )
 8002946:	4b10      	ldr	r3, [pc, #64]	; (8002988 <xTaskResumeAll+0x134>)
 8002948:	681b      	ldr	r3, [r3, #0]
 800294a:	2b00      	cmp	r3, #0
 800294c:	d009      	beq.n	8002962 <xTaskResumeAll+0x10e>
                {
                    #if ( configUSE_PREEMPTION != 0 )
                        {
                            xAlreadyYielded = pdTRUE;
 800294e:	2301      	movs	r3, #1
 8002950:	60bb      	str	r3, [r7, #8]
                        }
                    #endif
                    taskYIELD_IF_USING_PREEMPTION();
 8002952:	4b0f      	ldr	r3, [pc, #60]	; (8002990 <xTaskResumeAll+0x13c>)
 8002954:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002958:	601a      	str	r2, [r3, #0]
 800295a:	f3bf 8f4f 	dsb	sy
 800295e:	f3bf 8f6f 	isb	sy
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
    taskEXIT_CRITICAL();
 8002962:	f000 fcbf 	bl	80032e4 <vPortExitCritical>

    return xAlreadyYielded;
 8002966:	68bb      	ldr	r3, [r7, #8]
}
 8002968:	4618      	mov	r0, r3
 800296a:	3710      	adds	r7, #16
 800296c:	46bd      	mov	sp, r7
 800296e:	bd80      	pop	{r7, pc}
 8002970:	20000188 	.word	0x20000188
 8002974:	20000160 	.word	0x20000160
 8002978:	20000120 	.word	0x20000120
 800297c:	20000168 	.word	0x20000168
 8002980:	2000008c 	.word	0x2000008c
 8002984:	20000088 	.word	0x20000088
 8002988:	20000174 	.word	0x20000174
 800298c:	20000170 	.word	0x20000170
 8002990:	e000ed04 	.word	0xe000ed04

08002994 <xTaskGetTickCountFromISR>:
    return xTicks;
}
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 8002994:	b580      	push	{r7, lr}
 8002996:	b082      	sub	sp, #8
 8002998:	af00      	add	r7, sp, #0
     * that have been assigned a priority at or (logically) below the maximum
     * system call  interrupt priority.  FreeRTOS maintains a separate interrupt
     * safe API to ensure interrupt entry is as fast and as simple as possible.
     * More information (albeit Cortex-M specific) is provided on the following
     * link: https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html */
    portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800299a:	f000 fd5f 	bl	800345c <vPortValidateInterruptPriority>

    uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 800299e:	2300      	movs	r3, #0
 80029a0:	607b      	str	r3, [r7, #4]
    {
        xReturn = xTickCount;
 80029a2:	4b04      	ldr	r3, [pc, #16]	; (80029b4 <xTaskGetTickCountFromISR+0x20>)
 80029a4:	681b      	ldr	r3, [r3, #0]
 80029a6:	603b      	str	r3, [r7, #0]
    }
    portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

    return xReturn;
 80029a8:	683b      	ldr	r3, [r7, #0]
}
 80029aa:	4618      	mov	r0, r3
 80029ac:	3708      	adds	r7, #8
 80029ae:	46bd      	mov	sp, r7
 80029b0:	bd80      	pop	{r7, pc}
 80029b2:	bf00      	nop
 80029b4:	20000164 	.word	0x20000164

080029b8 <prvSearchForNameWithinSingleList>:

#if ( INCLUDE_xTaskGetHandle == 1 )

    static TCB_t * prvSearchForNameWithinSingleList( List_t * pxList,
                                                     const char pcNameToQuery[] )
    {
 80029b8:	b480      	push	{r7}
 80029ba:	b08b      	sub	sp, #44	; 0x2c
 80029bc:	af00      	add	r7, sp, #0
 80029be:	6078      	str	r0, [r7, #4]
 80029c0:	6039      	str	r1, [r7, #0]
        TCB_t * pxNextTCB, * pxFirstTCB, * pxReturn = NULL;
 80029c2:	2300      	movs	r3, #0
 80029c4:	627b      	str	r3, [r7, #36]	; 0x24
        char cNextChar;
        BaseType_t xBreakLoop;

        /* This function is called with the scheduler suspended. */

        if( listCURRENT_LIST_LENGTH( pxList ) > ( UBaseType_t ) 0 )
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	681b      	ldr	r3, [r3, #0]
 80029ca:	2b00      	cmp	r3, #0
 80029cc:	d05b      	beq.n	8002a86 <prvSearchForNameWithinSingleList+0xce>
        {
            listGET_OWNER_OF_NEXT_ENTRY( pxFirstTCB, pxList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	61bb      	str	r3, [r7, #24]
 80029d2:	69bb      	ldr	r3, [r7, #24]
 80029d4:	685b      	ldr	r3, [r3, #4]
 80029d6:	685a      	ldr	r2, [r3, #4]
 80029d8:	69bb      	ldr	r3, [r7, #24]
 80029da:	605a      	str	r2, [r3, #4]
 80029dc:	69bb      	ldr	r3, [r7, #24]
 80029de:	685a      	ldr	r2, [r3, #4]
 80029e0:	69bb      	ldr	r3, [r7, #24]
 80029e2:	3308      	adds	r3, #8
 80029e4:	429a      	cmp	r2, r3
 80029e6:	d104      	bne.n	80029f2 <prvSearchForNameWithinSingleList+0x3a>
 80029e8:	69bb      	ldr	r3, [r7, #24]
 80029ea:	685b      	ldr	r3, [r3, #4]
 80029ec:	685a      	ldr	r2, [r3, #4]
 80029ee:	69bb      	ldr	r3, [r7, #24]
 80029f0:	605a      	str	r2, [r3, #4]
 80029f2:	69bb      	ldr	r3, [r7, #24]
 80029f4:	685b      	ldr	r3, [r3, #4]
 80029f6:	68db      	ldr	r3, [r3, #12]
 80029f8:	617b      	str	r3, [r7, #20]

            do
            {
                listGET_OWNER_OF_NEXT_ENTRY( pxNextTCB, pxList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	613b      	str	r3, [r7, #16]
 80029fe:	693b      	ldr	r3, [r7, #16]
 8002a00:	685b      	ldr	r3, [r3, #4]
 8002a02:	685a      	ldr	r2, [r3, #4]
 8002a04:	693b      	ldr	r3, [r7, #16]
 8002a06:	605a      	str	r2, [r3, #4]
 8002a08:	693b      	ldr	r3, [r7, #16]
 8002a0a:	685a      	ldr	r2, [r3, #4]
 8002a0c:	693b      	ldr	r3, [r7, #16]
 8002a0e:	3308      	adds	r3, #8
 8002a10:	429a      	cmp	r2, r3
 8002a12:	d104      	bne.n	8002a1e <prvSearchForNameWithinSingleList+0x66>
 8002a14:	693b      	ldr	r3, [r7, #16]
 8002a16:	685b      	ldr	r3, [r3, #4]
 8002a18:	685a      	ldr	r2, [r3, #4]
 8002a1a:	693b      	ldr	r3, [r7, #16]
 8002a1c:	605a      	str	r2, [r3, #4]
 8002a1e:	693b      	ldr	r3, [r7, #16]
 8002a20:	685b      	ldr	r3, [r3, #4]
 8002a22:	68db      	ldr	r3, [r3, #12]
 8002a24:	60fb      	str	r3, [r7, #12]

                /* Check each character in the name looking for a match or
                 * mismatch. */
                xBreakLoop = pdFALSE;
 8002a26:	2300      	movs	r3, #0
 8002a28:	61fb      	str	r3, [r7, #28]

                for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8002a2a:	2300      	movs	r3, #0
 8002a2c:	623b      	str	r3, [r7, #32]
 8002a2e:	e01c      	b.n	8002a6a <prvSearchForNameWithinSingleList+0xb2>
                {
                    cNextChar = pxNextTCB->pcTaskName[ x ];
 8002a30:	68fa      	ldr	r2, [r7, #12]
 8002a32:	6a3b      	ldr	r3, [r7, #32]
 8002a34:	4413      	add	r3, r2
 8002a36:	3334      	adds	r3, #52	; 0x34
 8002a38:	781b      	ldrb	r3, [r3, #0]
 8002a3a:	72fb      	strb	r3, [r7, #11]

                    if( cNextChar != pcNameToQuery[ x ] )
 8002a3c:	683a      	ldr	r2, [r7, #0]
 8002a3e:	6a3b      	ldr	r3, [r7, #32]
 8002a40:	4413      	add	r3, r2
 8002a42:	781b      	ldrb	r3, [r3, #0]
 8002a44:	7afa      	ldrb	r2, [r7, #11]
 8002a46:	429a      	cmp	r2, r3
 8002a48:	d002      	beq.n	8002a50 <prvSearchForNameWithinSingleList+0x98>
                    {
                        /* Characters didn't match. */
                        xBreakLoop = pdTRUE;
 8002a4a:	2301      	movs	r3, #1
 8002a4c:	61fb      	str	r3, [r7, #28]
 8002a4e:	e006      	b.n	8002a5e <prvSearchForNameWithinSingleList+0xa6>
                    }
                    else if( cNextChar == ( char ) 0x00 )
 8002a50:	7afb      	ldrb	r3, [r7, #11]
 8002a52:	2b00      	cmp	r3, #0
 8002a54:	d103      	bne.n	8002a5e <prvSearchForNameWithinSingleList+0xa6>
                    {
                        /* Both strings terminated, a match must have been
                         * found. */
                        pxReturn = pxNextTCB;
 8002a56:	68fb      	ldr	r3, [r7, #12]
 8002a58:	627b      	str	r3, [r7, #36]	; 0x24
                        xBreakLoop = pdTRUE;
 8002a5a:	2301      	movs	r3, #1
 8002a5c:	61fb      	str	r3, [r7, #28]
                    else
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    if( xBreakLoop != pdFALSE )
 8002a5e:	69fb      	ldr	r3, [r7, #28]
 8002a60:	2b00      	cmp	r3, #0
 8002a62:	d106      	bne.n	8002a72 <prvSearchForNameWithinSingleList+0xba>
                for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8002a64:	6a3b      	ldr	r3, [r7, #32]
 8002a66:	3301      	adds	r3, #1
 8002a68:	623b      	str	r3, [r7, #32]
 8002a6a:	6a3b      	ldr	r3, [r7, #32]
 8002a6c:	2b09      	cmp	r3, #9
 8002a6e:	d9df      	bls.n	8002a30 <prvSearchForNameWithinSingleList+0x78>
 8002a70:	e000      	b.n	8002a74 <prvSearchForNameWithinSingleList+0xbc>
                    {
                        break;
 8002a72:	bf00      	nop
                    }
                }

                if( pxReturn != NULL )
 8002a74:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a76:	2b00      	cmp	r3, #0
 8002a78:	d104      	bne.n	8002a84 <prvSearchForNameWithinSingleList+0xcc>
                {
                    /* The handle has been found. */
                    break;
                }
            } while( pxNextTCB != pxFirstTCB );
 8002a7a:	68fa      	ldr	r2, [r7, #12]
 8002a7c:	697b      	ldr	r3, [r7, #20]
 8002a7e:	429a      	cmp	r2, r3
 8002a80:	d1bb      	bne.n	80029fa <prvSearchForNameWithinSingleList+0x42>
 8002a82:	e000      	b.n	8002a86 <prvSearchForNameWithinSingleList+0xce>
                    break;
 8002a84:	bf00      	nop
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        return pxReturn;
 8002a86:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    }
 8002a88:	4618      	mov	r0, r3
 8002a8a:	372c      	adds	r7, #44	; 0x2c
 8002a8c:	46bd      	mov	sp, r7
 8002a8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a92:	4770      	bx	lr

08002a94 <xTaskGetHandle>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_xTaskGetHandle == 1 )

    TaskHandle_t xTaskGetHandle( const char * pcNameToQuery ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
    {
 8002a94:	b580      	push	{r7, lr}
 8002a96:	b086      	sub	sp, #24
 8002a98:	af00      	add	r7, sp, #0
 8002a9a:	6078      	str	r0, [r7, #4]
        UBaseType_t uxQueue = configMAX_PRIORITIES;
 8002a9c:	2305      	movs	r3, #5
 8002a9e:	617b      	str	r3, [r7, #20]
        TCB_t * pxTCB;

        /* Task names will be truncated to configMAX_TASK_NAME_LEN - 1 bytes. */
        configASSERT( strlen( pcNameToQuery ) < configMAX_TASK_NAME_LEN );
 8002aa0:	6878      	ldr	r0, [r7, #4]
 8002aa2:	f7fd fbdf 	bl	8000264 <strlen>
 8002aa6:	4603      	mov	r3, r0
 8002aa8:	2b09      	cmp	r3, #9
 8002aaa:	d90a      	bls.n	8002ac2 <xTaskGetHandle+0x2e>
        __asm volatile
 8002aac:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002ab0:	f383 8811 	msr	BASEPRI, r3
 8002ab4:	f3bf 8f6f 	isb	sy
 8002ab8:	f3bf 8f4f 	dsb	sy
 8002abc:	60fb      	str	r3, [r7, #12]
    }
 8002abe:	bf00      	nop
 8002ac0:	e7fe      	b.n	8002ac0 <xTaskGetHandle+0x2c>

        vTaskSuspendAll();
 8002ac2:	f7ff feb9 	bl	8002838 <vTaskSuspendAll>
        {
            /* Search the ready lists. */
            do
            {
                uxQueue--;
 8002ac6:	697b      	ldr	r3, [r7, #20]
 8002ac8:	3b01      	subs	r3, #1
 8002aca:	617b      	str	r3, [r7, #20]
                pxTCB = prvSearchForNameWithinSingleList( ( List_t * ) &( pxReadyTasksLists[ uxQueue ] ), pcNameToQuery );
 8002acc:	697a      	ldr	r2, [r7, #20]
 8002ace:	4613      	mov	r3, r2
 8002ad0:	009b      	lsls	r3, r3, #2
 8002ad2:	4413      	add	r3, r2
 8002ad4:	009b      	lsls	r3, r3, #2
 8002ad6:	4a1d      	ldr	r2, [pc, #116]	; (8002b4c <xTaskGetHandle+0xb8>)
 8002ad8:	4413      	add	r3, r2
 8002ada:	6879      	ldr	r1, [r7, #4]
 8002adc:	4618      	mov	r0, r3
 8002ade:	f7ff ff6b 	bl	80029b8 <prvSearchForNameWithinSingleList>
 8002ae2:	6138      	str	r0, [r7, #16]

                if( pxTCB != NULL )
 8002ae4:	693b      	ldr	r3, [r7, #16]
 8002ae6:	2b00      	cmp	r3, #0
 8002ae8:	d103      	bne.n	8002af2 <xTaskGetHandle+0x5e>
                {
                    /* Found the handle. */
                    break;
                }
            } while( uxQueue > ( UBaseType_t ) tskIDLE_PRIORITY ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002aea:	697b      	ldr	r3, [r7, #20]
 8002aec:	2b00      	cmp	r3, #0
 8002aee:	d1ea      	bne.n	8002ac6 <xTaskGetHandle+0x32>
 8002af0:	e000      	b.n	8002af4 <xTaskGetHandle+0x60>
                    break;
 8002af2:	bf00      	nop

            /* Search the delayed lists. */
            if( pxTCB == NULL )
 8002af4:	693b      	ldr	r3, [r7, #16]
 8002af6:	2b00      	cmp	r3, #0
 8002af8:	d106      	bne.n	8002b08 <xTaskGetHandle+0x74>
            {
                pxTCB = prvSearchForNameWithinSingleList( ( List_t * ) pxDelayedTaskList, pcNameToQuery );
 8002afa:	4b15      	ldr	r3, [pc, #84]	; (8002b50 <xTaskGetHandle+0xbc>)
 8002afc:	681b      	ldr	r3, [r3, #0]
 8002afe:	6879      	ldr	r1, [r7, #4]
 8002b00:	4618      	mov	r0, r3
 8002b02:	f7ff ff59 	bl	80029b8 <prvSearchForNameWithinSingleList>
 8002b06:	6138      	str	r0, [r7, #16]
            }

            if( pxTCB == NULL )
 8002b08:	693b      	ldr	r3, [r7, #16]
 8002b0a:	2b00      	cmp	r3, #0
 8002b0c:	d106      	bne.n	8002b1c <xTaskGetHandle+0x88>
            {
                pxTCB = prvSearchForNameWithinSingleList( ( List_t * ) pxOverflowDelayedTaskList, pcNameToQuery );
 8002b0e:	4b11      	ldr	r3, [pc, #68]	; (8002b54 <xTaskGetHandle+0xc0>)
 8002b10:	681b      	ldr	r3, [r3, #0]
 8002b12:	6879      	ldr	r1, [r7, #4]
 8002b14:	4618      	mov	r0, r3
 8002b16:	f7ff ff4f 	bl	80029b8 <prvSearchForNameWithinSingleList>
 8002b1a:	6138      	str	r0, [r7, #16]
            }

            #if ( INCLUDE_vTaskSuspend == 1 )
                {
                    if( pxTCB == NULL )
 8002b1c:	693b      	ldr	r3, [r7, #16]
 8002b1e:	2b00      	cmp	r3, #0
 8002b20:	d104      	bne.n	8002b2c <xTaskGetHandle+0x98>
                    {
                        /* Search the suspended list. */
                        pxTCB = prvSearchForNameWithinSingleList( &xSuspendedTaskList, pcNameToQuery );
 8002b22:	6879      	ldr	r1, [r7, #4]
 8002b24:	480c      	ldr	r0, [pc, #48]	; (8002b58 <xTaskGetHandle+0xc4>)
 8002b26:	f7ff ff47 	bl	80029b8 <prvSearchForNameWithinSingleList>
 8002b2a:	6138      	str	r0, [r7, #16]
                }
            #endif

            #if ( INCLUDE_vTaskDelete == 1 )
                {
                    if( pxTCB == NULL )
 8002b2c:	693b      	ldr	r3, [r7, #16]
 8002b2e:	2b00      	cmp	r3, #0
 8002b30:	d104      	bne.n	8002b3c <xTaskGetHandle+0xa8>
                    {
                        /* Search the deleted list. */
                        pxTCB = prvSearchForNameWithinSingleList( &xTasksWaitingTermination, pcNameToQuery );
 8002b32:	6879      	ldr	r1, [r7, #4]
 8002b34:	4809      	ldr	r0, [pc, #36]	; (8002b5c <xTaskGetHandle+0xc8>)
 8002b36:	f7ff ff3f 	bl	80029b8 <prvSearchForNameWithinSingleList>
 8002b3a:	6138      	str	r0, [r7, #16]
                    }
                }
            #endif
        }
        ( void ) xTaskResumeAll();
 8002b3c:	f7ff fe8a 	bl	8002854 <xTaskResumeAll>

        return pxTCB;
 8002b40:	693b      	ldr	r3, [r7, #16]
    }
 8002b42:	4618      	mov	r0, r3
 8002b44:	3718      	adds	r7, #24
 8002b46:	46bd      	mov	sp, r7
 8002b48:	bd80      	pop	{r7, pc}
 8002b4a:	bf00      	nop
 8002b4c:	2000008c 	.word	0x2000008c
 8002b50:	20000118 	.word	0x20000118
 8002b54:	2000011c 	.word	0x2000011c
 8002b58:	2000014c 	.word	0x2000014c
 8002b5c:	20000134 	.word	0x20000134

08002b60 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8002b60:	b580      	push	{r7, lr}
 8002b62:	b086      	sub	sp, #24
 8002b64:	af00      	add	r7, sp, #0
    TCB_t * pxTCB;
    TickType_t xItemValue;
    BaseType_t xSwitchRequired = pdFALSE;
 8002b66:	2300      	movs	r3, #0
 8002b68:	617b      	str	r3, [r7, #20]
    /* Called by the portable layer each time a tick interrupt occurs.
     * Increments the tick then checks to see if the new tick value will cause any
     * tasks to be unblocked. */
    traceTASK_INCREMENT_TICK( xTickCount );

    if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8002b6a:	4b50      	ldr	r3, [pc, #320]	; (8002cac <xTaskIncrementTick+0x14c>)
 8002b6c:	681b      	ldr	r3, [r3, #0]
 8002b6e:	2b00      	cmp	r3, #0
 8002b70:	f040 8092 	bne.w	8002c98 <xTaskIncrementTick+0x138>
    {
        /* Minor optimisation.  The tick count cannot change in this
         * block. */
        const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8002b74:	4b4e      	ldr	r3, [pc, #312]	; (8002cb0 <xTaskIncrementTick+0x150>)
 8002b76:	681b      	ldr	r3, [r3, #0]
 8002b78:	3301      	adds	r3, #1
 8002b7a:	613b      	str	r3, [r7, #16]

        /* Increment the RTOS tick, switching the delayed and overflowed
         * delayed lists if it wraps to 0. */
        xTickCount = xConstTickCount;
 8002b7c:	4a4c      	ldr	r2, [pc, #304]	; (8002cb0 <xTaskIncrementTick+0x150>)
 8002b7e:	693b      	ldr	r3, [r7, #16]
 8002b80:	6013      	str	r3, [r2, #0]

        if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8002b82:	693b      	ldr	r3, [r7, #16]
 8002b84:	2b00      	cmp	r3, #0
 8002b86:	d120      	bne.n	8002bca <xTaskIncrementTick+0x6a>
        {
            taskSWITCH_DELAYED_LISTS();
 8002b88:	4b4a      	ldr	r3, [pc, #296]	; (8002cb4 <xTaskIncrementTick+0x154>)
 8002b8a:	681b      	ldr	r3, [r3, #0]
 8002b8c:	681b      	ldr	r3, [r3, #0]
 8002b8e:	2b00      	cmp	r3, #0
 8002b90:	d00a      	beq.n	8002ba8 <xTaskIncrementTick+0x48>
        __asm volatile
 8002b92:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002b96:	f383 8811 	msr	BASEPRI, r3
 8002b9a:	f3bf 8f6f 	isb	sy
 8002b9e:	f3bf 8f4f 	dsb	sy
 8002ba2:	603b      	str	r3, [r7, #0]
    }
 8002ba4:	bf00      	nop
 8002ba6:	e7fe      	b.n	8002ba6 <xTaskIncrementTick+0x46>
 8002ba8:	4b42      	ldr	r3, [pc, #264]	; (8002cb4 <xTaskIncrementTick+0x154>)
 8002baa:	681b      	ldr	r3, [r3, #0]
 8002bac:	60fb      	str	r3, [r7, #12]
 8002bae:	4b42      	ldr	r3, [pc, #264]	; (8002cb8 <xTaskIncrementTick+0x158>)
 8002bb0:	681b      	ldr	r3, [r3, #0]
 8002bb2:	4a40      	ldr	r2, [pc, #256]	; (8002cb4 <xTaskIncrementTick+0x154>)
 8002bb4:	6013      	str	r3, [r2, #0]
 8002bb6:	4a40      	ldr	r2, [pc, #256]	; (8002cb8 <xTaskIncrementTick+0x158>)
 8002bb8:	68fb      	ldr	r3, [r7, #12]
 8002bba:	6013      	str	r3, [r2, #0]
 8002bbc:	4b3f      	ldr	r3, [pc, #252]	; (8002cbc <xTaskIncrementTick+0x15c>)
 8002bbe:	681b      	ldr	r3, [r3, #0]
 8002bc0:	3301      	adds	r3, #1
 8002bc2:	4a3e      	ldr	r2, [pc, #248]	; (8002cbc <xTaskIncrementTick+0x15c>)
 8002bc4:	6013      	str	r3, [r2, #0]
 8002bc6:	f000 f987 	bl	8002ed8 <prvResetNextTaskUnblockTime>

        /* See if this tick has made a timeout expire.  Tasks are stored in
         * the  queue in the order of their wake time - meaning once one task
         * has been found whose block time has not expired there is no need to
         * look any further down the list. */
        if( xConstTickCount >= xNextTaskUnblockTime )
 8002bca:	4b3d      	ldr	r3, [pc, #244]	; (8002cc0 <xTaskIncrementTick+0x160>)
 8002bcc:	681b      	ldr	r3, [r3, #0]
 8002bce:	693a      	ldr	r2, [r7, #16]
 8002bd0:	429a      	cmp	r2, r3
 8002bd2:	d34c      	bcc.n	8002c6e <xTaskIncrementTick+0x10e>
        {
            for( ; ; )
            {
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8002bd4:	4b37      	ldr	r3, [pc, #220]	; (8002cb4 <xTaskIncrementTick+0x154>)
 8002bd6:	681b      	ldr	r3, [r3, #0]
 8002bd8:	681b      	ldr	r3, [r3, #0]
 8002bda:	2b00      	cmp	r3, #0
 8002bdc:	d104      	bne.n	8002be8 <xTaskIncrementTick+0x88>
                    /* The delayed list is empty.  Set xNextTaskUnblockTime
                     * to the maximum possible value so it is extremely
                     * unlikely that the
                     * if( xTickCount >= xNextTaskUnblockTime ) test will pass
                     * next time through. */
                    xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002bde:	4b38      	ldr	r3, [pc, #224]	; (8002cc0 <xTaskIncrementTick+0x160>)
 8002be0:	f04f 32ff 	mov.w	r2, #4294967295
 8002be4:	601a      	str	r2, [r3, #0]
                    break;
 8002be6:	e042      	b.n	8002c6e <xTaskIncrementTick+0x10e>
                {
                    /* The delayed list is not empty, get the value of the
                     * item at the head of the delayed list.  This is the time
                     * at which the task at the head of the delayed list must
                     * be removed from the Blocked state. */
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8002be8:	4b32      	ldr	r3, [pc, #200]	; (8002cb4 <xTaskIncrementTick+0x154>)
 8002bea:	681b      	ldr	r3, [r3, #0]
 8002bec:	68db      	ldr	r3, [r3, #12]
 8002bee:	68db      	ldr	r3, [r3, #12]
 8002bf0:	60bb      	str	r3, [r7, #8]
                    xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8002bf2:	68bb      	ldr	r3, [r7, #8]
 8002bf4:	685b      	ldr	r3, [r3, #4]
 8002bf6:	607b      	str	r3, [r7, #4]

                    if( xConstTickCount < xItemValue )
 8002bf8:	693a      	ldr	r2, [r7, #16]
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	429a      	cmp	r2, r3
 8002bfe:	d203      	bcs.n	8002c08 <xTaskIncrementTick+0xa8>
                        /* It is not time to unblock this item yet, but the
                         * item value is the time at which the task at the head
                         * of the blocked list must be removed from the Blocked
                         * state -  so record the item value in
                         * xNextTaskUnblockTime. */
                        xNextTaskUnblockTime = xItemValue;
 8002c00:	4a2f      	ldr	r2, [pc, #188]	; (8002cc0 <xTaskIncrementTick+0x160>)
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	6013      	str	r3, [r2, #0]
                        break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8002c06:	e032      	b.n	8002c6e <xTaskIncrementTick+0x10e>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* It is time to remove the item from the Blocked state. */
                    ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8002c08:	68bb      	ldr	r3, [r7, #8]
 8002c0a:	3304      	adds	r3, #4
 8002c0c:	4618      	mov	r0, r3
 8002c0e:	f7ff fb50 	bl	80022b2 <uxListRemove>

                    /* Is the task waiting on an event also?  If so remove
                     * it from the event list. */
                    if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8002c12:	68bb      	ldr	r3, [r7, #8]
 8002c14:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002c16:	2b00      	cmp	r3, #0
 8002c18:	d004      	beq.n	8002c24 <xTaskIncrementTick+0xc4>
                    {
                        ( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8002c1a:	68bb      	ldr	r3, [r7, #8]
 8002c1c:	3318      	adds	r3, #24
 8002c1e:	4618      	mov	r0, r3
 8002c20:	f7ff fb47 	bl	80022b2 <uxListRemove>
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* Place the unblocked task into the appropriate ready
                     * list. */
                    prvAddTaskToReadyList( pxTCB );
 8002c24:	68bb      	ldr	r3, [r7, #8]
 8002c26:	4618      	mov	r0, r3
 8002c28:	f002 fc3a 	bl	80054a0 <SEGGER_SYSVIEW_OnTaskStartReady>
 8002c2c:	68bb      	ldr	r3, [r7, #8]
 8002c2e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002c30:	2201      	movs	r2, #1
 8002c32:	409a      	lsls	r2, r3
 8002c34:	4b23      	ldr	r3, [pc, #140]	; (8002cc4 <xTaskIncrementTick+0x164>)
 8002c36:	681b      	ldr	r3, [r3, #0]
 8002c38:	4313      	orrs	r3, r2
 8002c3a:	4a22      	ldr	r2, [pc, #136]	; (8002cc4 <xTaskIncrementTick+0x164>)
 8002c3c:	6013      	str	r3, [r2, #0]
 8002c3e:	68bb      	ldr	r3, [r7, #8]
 8002c40:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002c42:	4613      	mov	r3, r2
 8002c44:	009b      	lsls	r3, r3, #2
 8002c46:	4413      	add	r3, r2
 8002c48:	009b      	lsls	r3, r3, #2
 8002c4a:	4a1f      	ldr	r2, [pc, #124]	; (8002cc8 <xTaskIncrementTick+0x168>)
 8002c4c:	441a      	add	r2, r3
 8002c4e:	68bb      	ldr	r3, [r7, #8]
 8002c50:	3304      	adds	r3, #4
 8002c52:	4619      	mov	r1, r3
 8002c54:	4610      	mov	r0, r2
 8002c56:	f7ff fb08 	bl	800226a <vListInsertEnd>
                        {
                            /* Preemption is on, but a context switch should
                             * only be performed if the unblocked task has a
                             * priority that is equal to or higher than the
                             * currently executing task. */
                            if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8002c5a:	68bb      	ldr	r3, [r7, #8]
 8002c5c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002c5e:	4b1b      	ldr	r3, [pc, #108]	; (8002ccc <xTaskIncrementTick+0x16c>)
 8002c60:	681b      	ldr	r3, [r3, #0]
 8002c62:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002c64:	429a      	cmp	r2, r3
 8002c66:	d3b5      	bcc.n	8002bd4 <xTaskIncrementTick+0x74>
                            {
                                xSwitchRequired = pdTRUE;
 8002c68:	2301      	movs	r3, #1
 8002c6a:	617b      	str	r3, [r7, #20]
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8002c6c:	e7b2      	b.n	8002bd4 <xTaskIncrementTick+0x74>
        /* Tasks of equal priority to the currently running task will share
         * processing time (time slice) if preemption is on, and the application
         * writer has not explicitly turned time slicing off. */
        #if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
            {
                if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8002c6e:	4b17      	ldr	r3, [pc, #92]	; (8002ccc <xTaskIncrementTick+0x16c>)
 8002c70:	681b      	ldr	r3, [r3, #0]
 8002c72:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002c74:	4914      	ldr	r1, [pc, #80]	; (8002cc8 <xTaskIncrementTick+0x168>)
 8002c76:	4613      	mov	r3, r2
 8002c78:	009b      	lsls	r3, r3, #2
 8002c7a:	4413      	add	r3, r2
 8002c7c:	009b      	lsls	r3, r3, #2
 8002c7e:	440b      	add	r3, r1
 8002c80:	681b      	ldr	r3, [r3, #0]
 8002c82:	2b01      	cmp	r3, #1
 8002c84:	d901      	bls.n	8002c8a <xTaskIncrementTick+0x12a>
                {
                    xSwitchRequired = pdTRUE;
 8002c86:	2301      	movs	r3, #1
 8002c88:	617b      	str	r3, [r7, #20]
            }
        #endif /* configUSE_TICK_HOOK */

        #if ( configUSE_PREEMPTION == 1 )
            {
                if( xYieldPending != pdFALSE )
 8002c8a:	4b11      	ldr	r3, [pc, #68]	; (8002cd0 <xTaskIncrementTick+0x170>)
 8002c8c:	681b      	ldr	r3, [r3, #0]
 8002c8e:	2b00      	cmp	r3, #0
 8002c90:	d007      	beq.n	8002ca2 <xTaskIncrementTick+0x142>
                {
                    xSwitchRequired = pdTRUE;
 8002c92:	2301      	movs	r3, #1
 8002c94:	617b      	str	r3, [r7, #20]
 8002c96:	e004      	b.n	8002ca2 <xTaskIncrementTick+0x142>
            }
        #endif /* configUSE_PREEMPTION */
    }
    else
    {
        ++xPendedTicks;
 8002c98:	4b0e      	ldr	r3, [pc, #56]	; (8002cd4 <xTaskIncrementTick+0x174>)
 8002c9a:	681b      	ldr	r3, [r3, #0]
 8002c9c:	3301      	adds	r3, #1
 8002c9e:	4a0d      	ldr	r2, [pc, #52]	; (8002cd4 <xTaskIncrementTick+0x174>)
 8002ca0:	6013      	str	r3, [r2, #0]
                vApplicationTickHook();
            }
        #endif
    }

    return xSwitchRequired;
 8002ca2:	697b      	ldr	r3, [r7, #20]
}
 8002ca4:	4618      	mov	r0, r3
 8002ca6:	3718      	adds	r7, #24
 8002ca8:	46bd      	mov	sp, r7
 8002caa:	bd80      	pop	{r7, pc}
 8002cac:	20000188 	.word	0x20000188
 8002cb0:	20000164 	.word	0x20000164
 8002cb4:	20000118 	.word	0x20000118
 8002cb8:	2000011c 	.word	0x2000011c
 8002cbc:	20000178 	.word	0x20000178
 8002cc0:	20000180 	.word	0x20000180
 8002cc4:	20000168 	.word	0x20000168
 8002cc8:	2000008c 	.word	0x2000008c
 8002ccc:	20000088 	.word	0x20000088
 8002cd0:	20000174 	.word	0x20000174
 8002cd4:	20000170 	.word	0x20000170

08002cd8 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8002cd8:	b580      	push	{r7, lr}
 8002cda:	b086      	sub	sp, #24
 8002cdc:	af00      	add	r7, sp, #0
    if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8002cde:	4b2d      	ldr	r3, [pc, #180]	; (8002d94 <vTaskSwitchContext+0xbc>)
 8002ce0:	681b      	ldr	r3, [r3, #0]
 8002ce2:	2b00      	cmp	r3, #0
 8002ce4:	d003      	beq.n	8002cee <vTaskSwitchContext+0x16>
    {
        /* The scheduler is currently suspended - do not allow a context
         * switch. */
        xYieldPending = pdTRUE;
 8002ce6:	4b2c      	ldr	r3, [pc, #176]	; (8002d98 <vTaskSwitchContext+0xc0>)
 8002ce8:	2201      	movs	r2, #1
 8002cea:	601a      	str	r2, [r3, #0]
                 * for additional information. */
                _impure_ptr = &( pxCurrentTCB->xNewLib_reent );
            }
        #endif /* configUSE_NEWLIB_REENTRANT */
    }
}
 8002cec:	e04d      	b.n	8002d8a <vTaskSwitchContext+0xb2>
        xYieldPending = pdFALSE;
 8002cee:	4b2a      	ldr	r3, [pc, #168]	; (8002d98 <vTaskSwitchContext+0xc0>)
 8002cf0:	2200      	movs	r2, #0
 8002cf2:	601a      	str	r2, [r3, #0]
        taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8002cf4:	4b29      	ldr	r3, [pc, #164]	; (8002d9c <vTaskSwitchContext+0xc4>)
 8002cf6:	681b      	ldr	r3, [r3, #0]
 8002cf8:	60fb      	str	r3, [r7, #12]
            __asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8002cfa:	68fb      	ldr	r3, [r7, #12]
 8002cfc:	fab3 f383 	clz	r3, r3
 8002d00:	72fb      	strb	r3, [r7, #11]
            return ucReturn;
 8002d02:	7afb      	ldrb	r3, [r7, #11]
 8002d04:	f1c3 031f 	rsb	r3, r3, #31
 8002d08:	617b      	str	r3, [r7, #20]
 8002d0a:	4925      	ldr	r1, [pc, #148]	; (8002da0 <vTaskSwitchContext+0xc8>)
 8002d0c:	697a      	ldr	r2, [r7, #20]
 8002d0e:	4613      	mov	r3, r2
 8002d10:	009b      	lsls	r3, r3, #2
 8002d12:	4413      	add	r3, r2
 8002d14:	009b      	lsls	r3, r3, #2
 8002d16:	440b      	add	r3, r1
 8002d18:	681b      	ldr	r3, [r3, #0]
 8002d1a:	2b00      	cmp	r3, #0
 8002d1c:	d10a      	bne.n	8002d34 <vTaskSwitchContext+0x5c>
        __asm volatile
 8002d1e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002d22:	f383 8811 	msr	BASEPRI, r3
 8002d26:	f3bf 8f6f 	isb	sy
 8002d2a:	f3bf 8f4f 	dsb	sy
 8002d2e:	607b      	str	r3, [r7, #4]
    }
 8002d30:	bf00      	nop
 8002d32:	e7fe      	b.n	8002d32 <vTaskSwitchContext+0x5a>
 8002d34:	697a      	ldr	r2, [r7, #20]
 8002d36:	4613      	mov	r3, r2
 8002d38:	009b      	lsls	r3, r3, #2
 8002d3a:	4413      	add	r3, r2
 8002d3c:	009b      	lsls	r3, r3, #2
 8002d3e:	4a18      	ldr	r2, [pc, #96]	; (8002da0 <vTaskSwitchContext+0xc8>)
 8002d40:	4413      	add	r3, r2
 8002d42:	613b      	str	r3, [r7, #16]
 8002d44:	693b      	ldr	r3, [r7, #16]
 8002d46:	685b      	ldr	r3, [r3, #4]
 8002d48:	685a      	ldr	r2, [r3, #4]
 8002d4a:	693b      	ldr	r3, [r7, #16]
 8002d4c:	605a      	str	r2, [r3, #4]
 8002d4e:	693b      	ldr	r3, [r7, #16]
 8002d50:	685a      	ldr	r2, [r3, #4]
 8002d52:	693b      	ldr	r3, [r7, #16]
 8002d54:	3308      	adds	r3, #8
 8002d56:	429a      	cmp	r2, r3
 8002d58:	d104      	bne.n	8002d64 <vTaskSwitchContext+0x8c>
 8002d5a:	693b      	ldr	r3, [r7, #16]
 8002d5c:	685b      	ldr	r3, [r3, #4]
 8002d5e:	685a      	ldr	r2, [r3, #4]
 8002d60:	693b      	ldr	r3, [r7, #16]
 8002d62:	605a      	str	r2, [r3, #4]
 8002d64:	693b      	ldr	r3, [r7, #16]
 8002d66:	685b      	ldr	r3, [r3, #4]
 8002d68:	68db      	ldr	r3, [r3, #12]
 8002d6a:	4a0e      	ldr	r2, [pc, #56]	; (8002da4 <vTaskSwitchContext+0xcc>)
 8002d6c:	6013      	str	r3, [r2, #0]
        traceTASK_SWITCHED_IN();
 8002d6e:	4b0d      	ldr	r3, [pc, #52]	; (8002da4 <vTaskSwitchContext+0xcc>)
 8002d70:	681a      	ldr	r2, [r3, #0]
 8002d72:	4b0d      	ldr	r3, [pc, #52]	; (8002da8 <vTaskSwitchContext+0xd0>)
 8002d74:	681b      	ldr	r3, [r3, #0]
 8002d76:	429a      	cmp	r2, r3
 8002d78:	d102      	bne.n	8002d80 <vTaskSwitchContext+0xa8>
 8002d7a:	f002 faf1 	bl	8005360 <SEGGER_SYSVIEW_OnIdle>
}
 8002d7e:	e004      	b.n	8002d8a <vTaskSwitchContext+0xb2>
        traceTASK_SWITCHED_IN();
 8002d80:	4b08      	ldr	r3, [pc, #32]	; (8002da4 <vTaskSwitchContext+0xcc>)
 8002d82:	681b      	ldr	r3, [r3, #0]
 8002d84:	4618      	mov	r0, r3
 8002d86:	f002 fb49 	bl	800541c <SEGGER_SYSVIEW_OnTaskStartExec>
}
 8002d8a:	bf00      	nop
 8002d8c:	3718      	adds	r7, #24
 8002d8e:	46bd      	mov	sp, r7
 8002d90:	bd80      	pop	{r7, pc}
 8002d92:	bf00      	nop
 8002d94:	20000188 	.word	0x20000188
 8002d98:	20000174 	.word	0x20000174
 8002d9c:	20000168 	.word	0x20000168
 8002da0:	2000008c 	.word	0x2000008c
 8002da4:	20000088 	.word	0x20000088
 8002da8:	20000184 	.word	0x20000184

08002dac <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8002dac:	b580      	push	{r7, lr}
 8002dae:	b082      	sub	sp, #8
 8002db0:	af00      	add	r7, sp, #0
 8002db2:	6078      	str	r0, [r7, #4]

    for( ; ; )
    {
        /* See if any tasks have deleted themselves - if so then the idle task
         * is responsible for freeing the deleted task's TCB and stack. */
        prvCheckTasksWaitingTermination();
 8002db4:	f000 f852 	bl	8002e5c <prvCheckTasksWaitingTermination>
                 *
                 * A critical region is not required here as we are just reading from
                 * the list, and an occasional incorrect value will not matter.  If
                 * the ready list at the idle priority contains more than one task
                 * then a task other than the idle task is ready to execute. */
                if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8002db8:	4b06      	ldr	r3, [pc, #24]	; (8002dd4 <prvIdleTask+0x28>)
 8002dba:	681b      	ldr	r3, [r3, #0]
 8002dbc:	2b01      	cmp	r3, #1
 8002dbe:	d9f9      	bls.n	8002db4 <prvIdleTask+0x8>
                {
                    taskYIELD();
 8002dc0:	4b05      	ldr	r3, [pc, #20]	; (8002dd8 <prvIdleTask+0x2c>)
 8002dc2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002dc6:	601a      	str	r2, [r3, #0]
 8002dc8:	f3bf 8f4f 	dsb	sy
 8002dcc:	f3bf 8f6f 	isb	sy
        prvCheckTasksWaitingTermination();
 8002dd0:	e7f0      	b.n	8002db4 <prvIdleTask+0x8>
 8002dd2:	bf00      	nop
 8002dd4:	2000008c 	.word	0x2000008c
 8002dd8:	e000ed04 	.word	0xe000ed04

08002ddc <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8002ddc:	b580      	push	{r7, lr}
 8002dde:	b082      	sub	sp, #8
 8002de0:	af00      	add	r7, sp, #0
    UBaseType_t uxPriority;

    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8002de2:	2300      	movs	r3, #0
 8002de4:	607b      	str	r3, [r7, #4]
 8002de6:	e00c      	b.n	8002e02 <prvInitialiseTaskLists+0x26>
    {
        vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8002de8:	687a      	ldr	r2, [r7, #4]
 8002dea:	4613      	mov	r3, r2
 8002dec:	009b      	lsls	r3, r3, #2
 8002dee:	4413      	add	r3, r2
 8002df0:	009b      	lsls	r3, r3, #2
 8002df2:	4a12      	ldr	r2, [pc, #72]	; (8002e3c <prvInitialiseTaskLists+0x60>)
 8002df4:	4413      	add	r3, r2
 8002df6:	4618      	mov	r0, r3
 8002df8:	f7ff fa0a 	bl	8002210 <vListInitialise>
    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	3301      	adds	r3, #1
 8002e00:	607b      	str	r3, [r7, #4]
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	2b04      	cmp	r3, #4
 8002e06:	d9ef      	bls.n	8002de8 <prvInitialiseTaskLists+0xc>
    }

    vListInitialise( &xDelayedTaskList1 );
 8002e08:	480d      	ldr	r0, [pc, #52]	; (8002e40 <prvInitialiseTaskLists+0x64>)
 8002e0a:	f7ff fa01 	bl	8002210 <vListInitialise>
    vListInitialise( &xDelayedTaskList2 );
 8002e0e:	480d      	ldr	r0, [pc, #52]	; (8002e44 <prvInitialiseTaskLists+0x68>)
 8002e10:	f7ff f9fe 	bl	8002210 <vListInitialise>
    vListInitialise( &xPendingReadyList );
 8002e14:	480c      	ldr	r0, [pc, #48]	; (8002e48 <prvInitialiseTaskLists+0x6c>)
 8002e16:	f7ff f9fb 	bl	8002210 <vListInitialise>

    #if ( INCLUDE_vTaskDelete == 1 )
        {
            vListInitialise( &xTasksWaitingTermination );
 8002e1a:	480c      	ldr	r0, [pc, #48]	; (8002e4c <prvInitialiseTaskLists+0x70>)
 8002e1c:	f7ff f9f8 	bl	8002210 <vListInitialise>
        }
    #endif /* INCLUDE_vTaskDelete */

    #if ( INCLUDE_vTaskSuspend == 1 )
        {
            vListInitialise( &xSuspendedTaskList );
 8002e20:	480b      	ldr	r0, [pc, #44]	; (8002e50 <prvInitialiseTaskLists+0x74>)
 8002e22:	f7ff f9f5 	bl	8002210 <vListInitialise>
        }
    #endif /* INCLUDE_vTaskSuspend */

    /* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
     * using list2. */
    pxDelayedTaskList = &xDelayedTaskList1;
 8002e26:	4b0b      	ldr	r3, [pc, #44]	; (8002e54 <prvInitialiseTaskLists+0x78>)
 8002e28:	4a05      	ldr	r2, [pc, #20]	; (8002e40 <prvInitialiseTaskLists+0x64>)
 8002e2a:	601a      	str	r2, [r3, #0]
    pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8002e2c:	4b0a      	ldr	r3, [pc, #40]	; (8002e58 <prvInitialiseTaskLists+0x7c>)
 8002e2e:	4a05      	ldr	r2, [pc, #20]	; (8002e44 <prvInitialiseTaskLists+0x68>)
 8002e30:	601a      	str	r2, [r3, #0]
}
 8002e32:	bf00      	nop
 8002e34:	3708      	adds	r7, #8
 8002e36:	46bd      	mov	sp, r7
 8002e38:	bd80      	pop	{r7, pc}
 8002e3a:	bf00      	nop
 8002e3c:	2000008c 	.word	0x2000008c
 8002e40:	200000f0 	.word	0x200000f0
 8002e44:	20000104 	.word	0x20000104
 8002e48:	20000120 	.word	0x20000120
 8002e4c:	20000134 	.word	0x20000134
 8002e50:	2000014c 	.word	0x2000014c
 8002e54:	20000118 	.word	0x20000118
 8002e58:	2000011c 	.word	0x2000011c

08002e5c <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8002e5c:	b580      	push	{r7, lr}
 8002e5e:	b082      	sub	sp, #8
 8002e60:	af00      	add	r7, sp, #0
        {
            TCB_t * pxTCB;

            /* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
             * being called too often in the idle task. */
            while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8002e62:	e019      	b.n	8002e98 <prvCheckTasksWaitingTermination+0x3c>
            {
                taskENTER_CRITICAL();
 8002e64:	f000 fa0e 	bl	8003284 <vPortEnterCritical>
                {
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8002e68:	4b10      	ldr	r3, [pc, #64]	; (8002eac <prvCheckTasksWaitingTermination+0x50>)
 8002e6a:	68db      	ldr	r3, [r3, #12]
 8002e6c:	68db      	ldr	r3, [r3, #12]
 8002e6e:	607b      	str	r3, [r7, #4]
                    ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	3304      	adds	r3, #4
 8002e74:	4618      	mov	r0, r3
 8002e76:	f7ff fa1c 	bl	80022b2 <uxListRemove>
                    --uxCurrentNumberOfTasks;
 8002e7a:	4b0d      	ldr	r3, [pc, #52]	; (8002eb0 <prvCheckTasksWaitingTermination+0x54>)
 8002e7c:	681b      	ldr	r3, [r3, #0]
 8002e7e:	3b01      	subs	r3, #1
 8002e80:	4a0b      	ldr	r2, [pc, #44]	; (8002eb0 <prvCheckTasksWaitingTermination+0x54>)
 8002e82:	6013      	str	r3, [r2, #0]
                    --uxDeletedTasksWaitingCleanUp;
 8002e84:	4b0b      	ldr	r3, [pc, #44]	; (8002eb4 <prvCheckTasksWaitingTermination+0x58>)
 8002e86:	681b      	ldr	r3, [r3, #0]
 8002e88:	3b01      	subs	r3, #1
 8002e8a:	4a0a      	ldr	r2, [pc, #40]	; (8002eb4 <prvCheckTasksWaitingTermination+0x58>)
 8002e8c:	6013      	str	r3, [r2, #0]
                }
                taskEXIT_CRITICAL();
 8002e8e:	f000 fa29 	bl	80032e4 <vPortExitCritical>

                prvDeleteTCB( pxTCB );
 8002e92:	6878      	ldr	r0, [r7, #4]
 8002e94:	f000 f810 	bl	8002eb8 <prvDeleteTCB>
            while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8002e98:	4b06      	ldr	r3, [pc, #24]	; (8002eb4 <prvCheckTasksWaitingTermination+0x58>)
 8002e9a:	681b      	ldr	r3, [r3, #0]
 8002e9c:	2b00      	cmp	r3, #0
 8002e9e:	d1e1      	bne.n	8002e64 <prvCheckTasksWaitingTermination+0x8>
            }
        }
    #endif /* INCLUDE_vTaskDelete */
}
 8002ea0:	bf00      	nop
 8002ea2:	bf00      	nop
 8002ea4:	3708      	adds	r7, #8
 8002ea6:	46bd      	mov	sp, r7
 8002ea8:	bd80      	pop	{r7, pc}
 8002eaa:	bf00      	nop
 8002eac:	20000134 	.word	0x20000134
 8002eb0:	20000160 	.word	0x20000160
 8002eb4:	20000148 	.word	0x20000148

08002eb8 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

    static void prvDeleteTCB( TCB_t * pxTCB )
    {
 8002eb8:	b580      	push	{r7, lr}
 8002eba:	b082      	sub	sp, #8
 8002ebc:	af00      	add	r7, sp, #0
 8002ebe:	6078      	str	r0, [r7, #4]

        #if ( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 0 ) && ( portUSING_MPU_WRAPPERS == 0 ) )
            {
                /* The task can only have been allocated dynamically - free both
                 * the stack and TCB. */
                vPortFree( pxTCB->pxStack );
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ec4:	4618      	mov	r0, r3
 8002ec6:	f000 fbe9 	bl	800369c <vPortFree>
                vPortFree( pxTCB );
 8002eca:	6878      	ldr	r0, [r7, #4]
 8002ecc:	f000 fbe6 	bl	800369c <vPortFree>
                    configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB );
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        #endif /* configSUPPORT_DYNAMIC_ALLOCATION */
    }
 8002ed0:	bf00      	nop
 8002ed2:	3708      	adds	r7, #8
 8002ed4:	46bd      	mov	sp, r7
 8002ed6:	bd80      	pop	{r7, pc}

08002ed8 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8002ed8:	b480      	push	{r7}
 8002eda:	af00      	add	r7, sp, #0
    if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8002edc:	4b0a      	ldr	r3, [pc, #40]	; (8002f08 <prvResetNextTaskUnblockTime+0x30>)
 8002ede:	681b      	ldr	r3, [r3, #0]
 8002ee0:	681b      	ldr	r3, [r3, #0]
 8002ee2:	2b00      	cmp	r3, #0
 8002ee4:	d104      	bne.n	8002ef0 <prvResetNextTaskUnblockTime+0x18>
    {
        /* The new current delayed list is empty.  Set xNextTaskUnblockTime to
         * the maximum possible value so it is  extremely unlikely that the
         * if( xTickCount >= xNextTaskUnblockTime ) test will pass until
         * there is an item in the delayed list. */
        xNextTaskUnblockTime = portMAX_DELAY;
 8002ee6:	4b09      	ldr	r3, [pc, #36]	; (8002f0c <prvResetNextTaskUnblockTime+0x34>)
 8002ee8:	f04f 32ff 	mov.w	r2, #4294967295
 8002eec:	601a      	str	r2, [r3, #0]
         * the item at the head of the delayed list.  This is the time at
         * which the task at the head of the delayed list should be removed
         * from the Blocked state. */
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
    }
}
 8002eee:	e005      	b.n	8002efc <prvResetNextTaskUnblockTime+0x24>
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
 8002ef0:	4b05      	ldr	r3, [pc, #20]	; (8002f08 <prvResetNextTaskUnblockTime+0x30>)
 8002ef2:	681b      	ldr	r3, [r3, #0]
 8002ef4:	68db      	ldr	r3, [r3, #12]
 8002ef6:	681b      	ldr	r3, [r3, #0]
 8002ef8:	4a04      	ldr	r2, [pc, #16]	; (8002f0c <prvResetNextTaskUnblockTime+0x34>)
 8002efa:	6013      	str	r3, [r2, #0]
}
 8002efc:	bf00      	nop
 8002efe:	46bd      	mov	sp, r7
 8002f00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f04:	4770      	bx	lr
 8002f06:	bf00      	nop
 8002f08:	20000118 	.word	0x20000118
 8002f0c:	20000180 	.word	0x20000180

08002f10 <xTaskGetCurrentTaskHandle>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetCurrentTaskHandle == 1 ) || ( configUSE_MUTEXES == 1 ) )

    TaskHandle_t xTaskGetCurrentTaskHandle( void )
    {
 8002f10:	b480      	push	{r7}
 8002f12:	b083      	sub	sp, #12
 8002f14:	af00      	add	r7, sp, #0
        TaskHandle_t xReturn;

        /* A critical section is not required as this is not called from
         * an interrupt and the current TCB will always be the same for any
         * individual execution thread. */
        xReturn = pxCurrentTCB;
 8002f16:	4b05      	ldr	r3, [pc, #20]	; (8002f2c <xTaskGetCurrentTaskHandle+0x1c>)
 8002f18:	681b      	ldr	r3, [r3, #0]
 8002f1a:	607b      	str	r3, [r7, #4]

        return xReturn;
 8002f1c:	687b      	ldr	r3, [r7, #4]
    }
 8002f1e:	4618      	mov	r0, r3
 8002f20:	370c      	adds	r7, #12
 8002f22:	46bd      	mov	sp, r7
 8002f24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f28:	4770      	bx	lr
 8002f2a:	bf00      	nop
 8002f2c:	20000088 	.word	0x20000088

08002f30 <pxPortInitialiseStack>:
 * See header file for description.
 */
StackType_t * pxPortInitialiseStack( StackType_t * pxTopOfStack,
                                     TaskFunction_t pxCode,
                                     void * pvParameters )
{
 8002f30:	b480      	push	{r7}
 8002f32:	b085      	sub	sp, #20
 8002f34:	af00      	add	r7, sp, #0
 8002f36:	60f8      	str	r0, [r7, #12]
 8002f38:	60b9      	str	r1, [r7, #8]
 8002f3a:	607a      	str	r2, [r7, #4]
    /* Simulate the stack frame as it would be created by a context switch
     * interrupt. */

    /* Offset added to account for the way the MCU uses the stack on entry/exit
     * of interrupts, and to ensure alignment. */
    pxTopOfStack--;
 8002f3c:	68fb      	ldr	r3, [r7, #12]
 8002f3e:	3b04      	subs	r3, #4
 8002f40:	60fb      	str	r3, [r7, #12]

    *pxTopOfStack = portINITIAL_XPSR;                                    /* xPSR */
 8002f42:	68fb      	ldr	r3, [r7, #12]
 8002f44:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8002f48:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 8002f4a:	68fb      	ldr	r3, [r7, #12]
 8002f4c:	3b04      	subs	r3, #4
 8002f4e:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK; /* PC */
 8002f50:	68bb      	ldr	r3, [r7, #8]
 8002f52:	f023 0201 	bic.w	r2, r3, #1
 8002f56:	68fb      	ldr	r3, [r7, #12]
 8002f58:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 8002f5a:	68fb      	ldr	r3, [r7, #12]
 8002f5c:	3b04      	subs	r3, #4
 8002f5e:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;             /* LR */
 8002f60:	4a0c      	ldr	r2, [pc, #48]	; (8002f94 <pxPortInitialiseStack+0x64>)
 8002f62:	68fb      	ldr	r3, [r7, #12]
 8002f64:	601a      	str	r2, [r3, #0]

    /* Save code space by skipping register initialisation. */
    pxTopOfStack -= 5;                            /* R12, R3, R2 and R1. */
 8002f66:	68fb      	ldr	r3, [r7, #12]
 8002f68:	3b14      	subs	r3, #20
 8002f6a:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) pvParameters; /* R0 */
 8002f6c:	687a      	ldr	r2, [r7, #4]
 8002f6e:	68fb      	ldr	r3, [r7, #12]
 8002f70:	601a      	str	r2, [r3, #0]

    /* A save method is being used that requires each task to maintain its
     * own exec return value. */
    pxTopOfStack--;
 8002f72:	68fb      	ldr	r3, [r7, #12]
 8002f74:	3b04      	subs	r3, #4
 8002f76:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = portINITIAL_EXC_RETURN;
 8002f78:	68fb      	ldr	r3, [r7, #12]
 8002f7a:	f06f 0202 	mvn.w	r2, #2
 8002f7e:	601a      	str	r2, [r3, #0]

    pxTopOfStack -= 8; /* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8002f80:	68fb      	ldr	r3, [r7, #12]
 8002f82:	3b20      	subs	r3, #32
 8002f84:	60fb      	str	r3, [r7, #12]

    return pxTopOfStack;
 8002f86:	68fb      	ldr	r3, [r7, #12]
}
 8002f88:	4618      	mov	r0, r3
 8002f8a:	3714      	adds	r7, #20
 8002f8c:	46bd      	mov	sp, r7
 8002f8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f92:	4770      	bx	lr
 8002f94:	08002f99 	.word	0x08002f99

08002f98 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8002f98:	b480      	push	{r7}
 8002f9a:	b085      	sub	sp, #20
 8002f9c:	af00      	add	r7, sp, #0
    volatile uint32_t ulDummy = 0;
 8002f9e:	2300      	movs	r3, #0
 8002fa0:	607b      	str	r3, [r7, #4]
     * its caller as there is nothing to return to.  If a task wants to exit it
     * should instead call vTaskDelete( NULL ).
     *
     * Artificially force an assert() to be triggered if configASSERT() is
     * defined, then stop here so application writers can catch the error. */
    configASSERT( uxCriticalNesting == ~0UL );
 8002fa2:	4b12      	ldr	r3, [pc, #72]	; (8002fec <prvTaskExitError+0x54>)
 8002fa4:	681b      	ldr	r3, [r3, #0]
 8002fa6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002faa:	d00a      	beq.n	8002fc2 <prvTaskExitError+0x2a>
        __asm volatile
 8002fac:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002fb0:	f383 8811 	msr	BASEPRI, r3
 8002fb4:	f3bf 8f6f 	isb	sy
 8002fb8:	f3bf 8f4f 	dsb	sy
 8002fbc:	60fb      	str	r3, [r7, #12]
    }
 8002fbe:	bf00      	nop
 8002fc0:	e7fe      	b.n	8002fc0 <prvTaskExitError+0x28>
        __asm volatile
 8002fc2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002fc6:	f383 8811 	msr	BASEPRI, r3
 8002fca:	f3bf 8f6f 	isb	sy
 8002fce:	f3bf 8f4f 	dsb	sy
 8002fd2:	60bb      	str	r3, [r7, #8]
    }
 8002fd4:	bf00      	nop
    portDISABLE_INTERRUPTS();

    while( ulDummy == 0 )
 8002fd6:	bf00      	nop
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	2b00      	cmp	r3, #0
 8002fdc:	d0fc      	beq.n	8002fd8 <prvTaskExitError+0x40>
         * about code appearing after this function is called - making ulDummy
         * volatile makes the compiler think the function could return and
         * therefore not output an 'unreachable code' warning for code that appears
         * after it. */
    }
}
 8002fde:	bf00      	nop
 8002fe0:	bf00      	nop
 8002fe2:	3714      	adds	r7, #20
 8002fe4:	46bd      	mov	sp, r7
 8002fe6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fea:	4770      	bx	lr
 8002fec:	20000010 	.word	0x20000010

08002ff0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
    __asm volatile (
 8002ff0:	4b07      	ldr	r3, [pc, #28]	; (8003010 <pxCurrentTCBConst2>)
 8002ff2:	6819      	ldr	r1, [r3, #0]
 8002ff4:	6808      	ldr	r0, [r1, #0]
 8002ff6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002ffa:	f380 8809 	msr	PSP, r0
 8002ffe:	f3bf 8f6f 	isb	sy
 8003002:	f04f 0000 	mov.w	r0, #0
 8003006:	f380 8811 	msr	BASEPRI, r0
 800300a:	4770      	bx	lr
 800300c:	f3af 8000 	nop.w

08003010 <pxCurrentTCBConst2>:
 8003010:	20000088 	.word	0x20000088
        "	bx r14							\n"
        "									\n"
        "	.align 4						\n"
        "pxCurrentTCBConst2: .word pxCurrentTCB				\n"
        );
}
 8003014:	bf00      	nop
 8003016:	bf00      	nop

08003018 <prvPortStartFirstTask>:
{
    /* Start the first task.  This also clears the bit that indicates the FPU is
     * in use in case the FPU was used before the scheduler was started - which
     * would otherwise result in the unnecessary leaving of space in the SVC stack
     * for lazy saving of FPU registers. */
    __asm volatile (
 8003018:	4808      	ldr	r0, [pc, #32]	; (800303c <prvPortStartFirstTask+0x24>)
 800301a:	6800      	ldr	r0, [r0, #0]
 800301c:	6800      	ldr	r0, [r0, #0]
 800301e:	f380 8808 	msr	MSP, r0
 8003022:	f04f 0000 	mov.w	r0, #0
 8003026:	f380 8814 	msr	CONTROL, r0
 800302a:	b662      	cpsie	i
 800302c:	b661      	cpsie	f
 800302e:	f3bf 8f4f 	dsb	sy
 8003032:	f3bf 8f6f 	isb	sy
 8003036:	df00      	svc	0
 8003038:	bf00      	nop
 800303a:	0000      	.short	0x0000
 800303c:	e000ed08 	.word	0xe000ed08
        " isb					\n"
        " svc 0					\n"/* System call to start first task. */
        " nop					\n"
        " .ltorg				\n"
        );
}
 8003040:	bf00      	nop
 8003042:	bf00      	nop

08003044 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8003044:	b580      	push	{r7, lr}
 8003046:	b086      	sub	sp, #24
 8003048:	af00      	add	r7, sp, #0
    configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

    /* This port can be used on all revisions of the Cortex-M7 core other than
     * the r0p1 parts.  r0p1 parts should use the port from the
     * /source/portable/GCC/ARM_CM7/r0p1 directory. */
    configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800304a:	4b46      	ldr	r3, [pc, #280]	; (8003164 <xPortStartScheduler+0x120>)
 800304c:	681b      	ldr	r3, [r3, #0]
 800304e:	4a46      	ldr	r2, [pc, #280]	; (8003168 <xPortStartScheduler+0x124>)
 8003050:	4293      	cmp	r3, r2
 8003052:	d10a      	bne.n	800306a <xPortStartScheduler+0x26>
        __asm volatile
 8003054:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003058:	f383 8811 	msr	BASEPRI, r3
 800305c:	f3bf 8f6f 	isb	sy
 8003060:	f3bf 8f4f 	dsb	sy
 8003064:	613b      	str	r3, [r7, #16]
    }
 8003066:	bf00      	nop
 8003068:	e7fe      	b.n	8003068 <xPortStartScheduler+0x24>
    configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800306a:	4b3e      	ldr	r3, [pc, #248]	; (8003164 <xPortStartScheduler+0x120>)
 800306c:	681b      	ldr	r3, [r3, #0]
 800306e:	4a3f      	ldr	r2, [pc, #252]	; (800316c <xPortStartScheduler+0x128>)
 8003070:	4293      	cmp	r3, r2
 8003072:	d10a      	bne.n	800308a <xPortStartScheduler+0x46>
        __asm volatile
 8003074:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003078:	f383 8811 	msr	BASEPRI, r3
 800307c:	f3bf 8f6f 	isb	sy
 8003080:	f3bf 8f4f 	dsb	sy
 8003084:	60fb      	str	r3, [r7, #12]
    }
 8003086:	bf00      	nop
 8003088:	e7fe      	b.n	8003088 <xPortStartScheduler+0x44>

    #if ( configASSERT_DEFINED == 1 )
        {
            volatile uint32_t ulOriginalPriority;
            volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800308a:	4b39      	ldr	r3, [pc, #228]	; (8003170 <xPortStartScheduler+0x12c>)
 800308c:	617b      	str	r3, [r7, #20]
             * functions can be called.  ISR safe functions are those that end in
             * "FromISR".  FreeRTOS maintains separate thread and ISR API functions to
             * ensure interrupt entry is as fast and simple as possible.
             *
             * Save the interrupt priority value that is about to be clobbered. */
            ulOriginalPriority = *pucFirstUserPriorityRegister;
 800308e:	697b      	ldr	r3, [r7, #20]
 8003090:	781b      	ldrb	r3, [r3, #0]
 8003092:	b2db      	uxtb	r3, r3
 8003094:	607b      	str	r3, [r7, #4]

            /* Determine the number of priority bits available.  First write to all
             * possible bits. */
            *pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8003096:	697b      	ldr	r3, [r7, #20]
 8003098:	22ff      	movs	r2, #255	; 0xff
 800309a:	701a      	strb	r2, [r3, #0]

            /* Read the value back to see how many bits stuck. */
            ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800309c:	697b      	ldr	r3, [r7, #20]
 800309e:	781b      	ldrb	r3, [r3, #0]
 80030a0:	b2db      	uxtb	r3, r3
 80030a2:	70fb      	strb	r3, [r7, #3]

            /* Use the same mask on the maximum system call priority. */
            ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80030a4:	78fb      	ldrb	r3, [r7, #3]
 80030a6:	b2db      	uxtb	r3, r3
 80030a8:	f003 0350 	and.w	r3, r3, #80	; 0x50
 80030ac:	b2da      	uxtb	r2, r3
 80030ae:	4b31      	ldr	r3, [pc, #196]	; (8003174 <xPortStartScheduler+0x130>)
 80030b0:	701a      	strb	r2, [r3, #0]

            /* Calculate the maximum acceptable priority group value for the number
             * of bits read back. */
            ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 80030b2:	4b31      	ldr	r3, [pc, #196]	; (8003178 <xPortStartScheduler+0x134>)
 80030b4:	2207      	movs	r2, #7
 80030b6:	601a      	str	r2, [r3, #0]

            while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80030b8:	e009      	b.n	80030ce <xPortStartScheduler+0x8a>
            {
                ulMaxPRIGROUPValue--;
 80030ba:	4b2f      	ldr	r3, [pc, #188]	; (8003178 <xPortStartScheduler+0x134>)
 80030bc:	681b      	ldr	r3, [r3, #0]
 80030be:	3b01      	subs	r3, #1
 80030c0:	4a2d      	ldr	r2, [pc, #180]	; (8003178 <xPortStartScheduler+0x134>)
 80030c2:	6013      	str	r3, [r2, #0]
                ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 80030c4:	78fb      	ldrb	r3, [r7, #3]
 80030c6:	b2db      	uxtb	r3, r3
 80030c8:	005b      	lsls	r3, r3, #1
 80030ca:	b2db      	uxtb	r3, r3
 80030cc:	70fb      	strb	r3, [r7, #3]
            while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80030ce:	78fb      	ldrb	r3, [r7, #3]
 80030d0:	b2db      	uxtb	r3, r3
 80030d2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80030d6:	2b80      	cmp	r3, #128	; 0x80
 80030d8:	d0ef      	beq.n	80030ba <xPortStartScheduler+0x76>
            #ifdef configPRIO_BITS
                {
                    /* Check the FreeRTOS configuration that defines the number of
                     * priority bits matches the number of priority bits actually queried
                     * from the hardware. */
                    configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 80030da:	4b27      	ldr	r3, [pc, #156]	; (8003178 <xPortStartScheduler+0x134>)
 80030dc:	681b      	ldr	r3, [r3, #0]
 80030de:	f1c3 0307 	rsb	r3, r3, #7
 80030e2:	2b04      	cmp	r3, #4
 80030e4:	d00a      	beq.n	80030fc <xPortStartScheduler+0xb8>
        __asm volatile
 80030e6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80030ea:	f383 8811 	msr	BASEPRI, r3
 80030ee:	f3bf 8f6f 	isb	sy
 80030f2:	f3bf 8f4f 	dsb	sy
 80030f6:	60bb      	str	r3, [r7, #8]
    }
 80030f8:	bf00      	nop
 80030fa:	e7fe      	b.n	80030fa <xPortStartScheduler+0xb6>
                }
            #endif

            /* Shift the priority group value back to its position within the AIRCR
             * register. */
            ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 80030fc:	4b1e      	ldr	r3, [pc, #120]	; (8003178 <xPortStartScheduler+0x134>)
 80030fe:	681b      	ldr	r3, [r3, #0]
 8003100:	021b      	lsls	r3, r3, #8
 8003102:	4a1d      	ldr	r2, [pc, #116]	; (8003178 <xPortStartScheduler+0x134>)
 8003104:	6013      	str	r3, [r2, #0]
            ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8003106:	4b1c      	ldr	r3, [pc, #112]	; (8003178 <xPortStartScheduler+0x134>)
 8003108:	681b      	ldr	r3, [r3, #0]
 800310a:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800310e:	4a1a      	ldr	r2, [pc, #104]	; (8003178 <xPortStartScheduler+0x134>)
 8003110:	6013      	str	r3, [r2, #0]

            /* Restore the clobbered interrupt priority register to its original
             * value. */
            *pucFirstUserPriorityRegister = ulOriginalPriority;
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	b2da      	uxtb	r2, r3
 8003116:	697b      	ldr	r3, [r7, #20]
 8003118:	701a      	strb	r2, [r3, #0]
        }
    #endif /* conifgASSERT_DEFINED */

    /* Make PendSV and SysTick the lowest priority interrupts. */
    portNVIC_SHPR3_REG |= portNVIC_PENDSV_PRI;
 800311a:	4b18      	ldr	r3, [pc, #96]	; (800317c <xPortStartScheduler+0x138>)
 800311c:	681b      	ldr	r3, [r3, #0]
 800311e:	4a17      	ldr	r2, [pc, #92]	; (800317c <xPortStartScheduler+0x138>)
 8003120:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8003124:	6013      	str	r3, [r2, #0]
    portNVIC_SHPR3_REG |= portNVIC_SYSTICK_PRI;
 8003126:	4b15      	ldr	r3, [pc, #84]	; (800317c <xPortStartScheduler+0x138>)
 8003128:	681b      	ldr	r3, [r3, #0]
 800312a:	4a14      	ldr	r2, [pc, #80]	; (800317c <xPortStartScheduler+0x138>)
 800312c:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8003130:	6013      	str	r3, [r2, #0]

    /* Start the timer that generates the tick ISR.  Interrupts are disabled
     * here already. */
    vPortSetupTimerInterrupt();
 8003132:	f000 f963 	bl	80033fc <vPortSetupTimerInterrupt>

    /* Initialise the critical nesting count ready for the first task. */
    uxCriticalNesting = 0;
 8003136:	4b12      	ldr	r3, [pc, #72]	; (8003180 <xPortStartScheduler+0x13c>)
 8003138:	2200      	movs	r2, #0
 800313a:	601a      	str	r2, [r3, #0]

    /* Ensure the VFP is enabled - it should be anyway. */
    vPortEnableVFP();
 800313c:	f000 f982 	bl	8003444 <vPortEnableVFP>

    /* Lazy save always. */
    *( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8003140:	4b10      	ldr	r3, [pc, #64]	; (8003184 <xPortStartScheduler+0x140>)
 8003142:	681b      	ldr	r3, [r3, #0]
 8003144:	4a0f      	ldr	r2, [pc, #60]	; (8003184 <xPortStartScheduler+0x140>)
 8003146:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 800314a:	6013      	str	r3, [r2, #0]

    /* Start the first task. */
    prvPortStartFirstTask();
 800314c:	f7ff ff64 	bl	8003018 <prvPortStartFirstTask>
     * exit error function to prevent compiler warnings about a static function
     * not being called in the case that the application writer overrides this
     * functionality by defining configTASK_RETURN_ADDRESS.  Call
     * vTaskSwitchContext() so link time optimisation does not remove the
     * symbol. */
    vTaskSwitchContext();
 8003150:	f7ff fdc2 	bl	8002cd8 <vTaskSwitchContext>
    prvTaskExitError();
 8003154:	f7ff ff20 	bl	8002f98 <prvTaskExitError>

    /* Should not get here! */
    return 0;
 8003158:	2300      	movs	r3, #0
}
 800315a:	4618      	mov	r0, r3
 800315c:	3718      	adds	r7, #24
 800315e:	46bd      	mov	sp, r7
 8003160:	bd80      	pop	{r7, pc}
 8003162:	bf00      	nop
 8003164:	e000ed00 	.word	0xe000ed00
 8003168:	410fc271 	.word	0x410fc271
 800316c:	410fc270 	.word	0x410fc270
 8003170:	e000e400 	.word	0xe000e400
 8003174:	2000018c 	.word	0x2000018c
 8003178:	20000190 	.word	0x20000190
 800317c:	e000ed20 	.word	0xe000ed20
 8003180:	20000010 	.word	0x20000010
 8003184:	e000ef34 	.word	0xe000ef34

08003188 <vInitPrioGroupValue>:
/*-----------------------------------------------------------*/


void vInitPrioGroupValue(void)
{
 8003188:	b480      	push	{r7}
 800318a:	b087      	sub	sp, #28
 800318c:	af00      	add	r7, sp, #0
    configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

    /* This port can be used on all revisions of the Cortex-M7 core other than
     * the r0p1 parts.  r0p1 parts should use the port from the
     * /source/portable/GCC/ARM_CM7/r0p1 directory. */
    configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800318e:	4b37      	ldr	r3, [pc, #220]	; (800326c <vInitPrioGroupValue+0xe4>)
 8003190:	681b      	ldr	r3, [r3, #0]
 8003192:	4a37      	ldr	r2, [pc, #220]	; (8003270 <vInitPrioGroupValue+0xe8>)
 8003194:	4293      	cmp	r3, r2
 8003196:	d10a      	bne.n	80031ae <vInitPrioGroupValue+0x26>
        __asm volatile
 8003198:	f04f 0350 	mov.w	r3, #80	; 0x50
 800319c:	f383 8811 	msr	BASEPRI, r3
 80031a0:	f3bf 8f6f 	isb	sy
 80031a4:	f3bf 8f4f 	dsb	sy
 80031a8:	613b      	str	r3, [r7, #16]
    }
 80031aa:	bf00      	nop
 80031ac:	e7fe      	b.n	80031ac <vInitPrioGroupValue+0x24>
    configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 80031ae:	4b2f      	ldr	r3, [pc, #188]	; (800326c <vInitPrioGroupValue+0xe4>)
 80031b0:	681b      	ldr	r3, [r3, #0]
 80031b2:	4a30      	ldr	r2, [pc, #192]	; (8003274 <vInitPrioGroupValue+0xec>)
 80031b4:	4293      	cmp	r3, r2
 80031b6:	d10a      	bne.n	80031ce <vInitPrioGroupValue+0x46>
        __asm volatile
 80031b8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80031bc:	f383 8811 	msr	BASEPRI, r3
 80031c0:	f3bf 8f6f 	isb	sy
 80031c4:	f3bf 8f4f 	dsb	sy
 80031c8:	60fb      	str	r3, [r7, #12]
    }
 80031ca:	bf00      	nop
 80031cc:	e7fe      	b.n	80031cc <vInitPrioGroupValue+0x44>

    #if ( configASSERT_DEFINED == 1 )
        {
            volatile uint32_t ulOriginalPriority;
            volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 80031ce:	4b2a      	ldr	r3, [pc, #168]	; (8003278 <vInitPrioGroupValue+0xf0>)
 80031d0:	617b      	str	r3, [r7, #20]
             * functions can be called.  ISR safe functions are those that end in
             * "FromISR".  FreeRTOS maintains separate thread and ISR API functions to
             * ensure interrupt entry is as fast and simple as possible.
             *
             * Save the interrupt priority value that is about to be clobbered. */
            ulOriginalPriority = *pucFirstUserPriorityRegister;
 80031d2:	697b      	ldr	r3, [r7, #20]
 80031d4:	781b      	ldrb	r3, [r3, #0]
 80031d6:	b2db      	uxtb	r3, r3
 80031d8:	607b      	str	r3, [r7, #4]

            /* Determine the number of priority bits available.  First write to all
             * possible bits. */
            *pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80031da:	697b      	ldr	r3, [r7, #20]
 80031dc:	22ff      	movs	r2, #255	; 0xff
 80031de:	701a      	strb	r2, [r3, #0]

            /* Read the value back to see how many bits stuck. */
            ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80031e0:	697b      	ldr	r3, [r7, #20]
 80031e2:	781b      	ldrb	r3, [r3, #0]
 80031e4:	b2db      	uxtb	r3, r3
 80031e6:	70fb      	strb	r3, [r7, #3]

            /* Use the same mask on the maximum system call priority. */
            ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80031e8:	78fb      	ldrb	r3, [r7, #3]
 80031ea:	b2db      	uxtb	r3, r3
 80031ec:	f003 0350 	and.w	r3, r3, #80	; 0x50
 80031f0:	b2da      	uxtb	r2, r3
 80031f2:	4b22      	ldr	r3, [pc, #136]	; (800327c <vInitPrioGroupValue+0xf4>)
 80031f4:	701a      	strb	r2, [r3, #0]

            /* Calculate the maximum acceptable priority group value for the number
             * of bits read back. */
            ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 80031f6:	4b22      	ldr	r3, [pc, #136]	; (8003280 <vInitPrioGroupValue+0xf8>)
 80031f8:	2207      	movs	r2, #7
 80031fa:	601a      	str	r2, [r3, #0]

            while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80031fc:	e009      	b.n	8003212 <vInitPrioGroupValue+0x8a>
            {
                ulMaxPRIGROUPValue--;
 80031fe:	4b20      	ldr	r3, [pc, #128]	; (8003280 <vInitPrioGroupValue+0xf8>)
 8003200:	681b      	ldr	r3, [r3, #0]
 8003202:	3b01      	subs	r3, #1
 8003204:	4a1e      	ldr	r2, [pc, #120]	; (8003280 <vInitPrioGroupValue+0xf8>)
 8003206:	6013      	str	r3, [r2, #0]
                ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8003208:	78fb      	ldrb	r3, [r7, #3]
 800320a:	b2db      	uxtb	r3, r3
 800320c:	005b      	lsls	r3, r3, #1
 800320e:	b2db      	uxtb	r3, r3
 8003210:	70fb      	strb	r3, [r7, #3]
            while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8003212:	78fb      	ldrb	r3, [r7, #3]
 8003214:	b2db      	uxtb	r3, r3
 8003216:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800321a:	2b80      	cmp	r3, #128	; 0x80
 800321c:	d0ef      	beq.n	80031fe <vInitPrioGroupValue+0x76>
            #ifdef configPRIO_BITS
                {
                    /* Check the FreeRTOS configuration that defines the number of
                     * priority bits matches the number of priority bits actually queried
                     * from the hardware. */
                    configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800321e:	4b18      	ldr	r3, [pc, #96]	; (8003280 <vInitPrioGroupValue+0xf8>)
 8003220:	681b      	ldr	r3, [r3, #0]
 8003222:	f1c3 0307 	rsb	r3, r3, #7
 8003226:	2b04      	cmp	r3, #4
 8003228:	d00a      	beq.n	8003240 <vInitPrioGroupValue+0xb8>
        __asm volatile
 800322a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800322e:	f383 8811 	msr	BASEPRI, r3
 8003232:	f3bf 8f6f 	isb	sy
 8003236:	f3bf 8f4f 	dsb	sy
 800323a:	60bb      	str	r3, [r7, #8]
    }
 800323c:	bf00      	nop
 800323e:	e7fe      	b.n	800323e <vInitPrioGroupValue+0xb6>
                }
            #endif

            /* Shift the priority group value back to its position within the AIRCR
             * register. */
            ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8003240:	4b0f      	ldr	r3, [pc, #60]	; (8003280 <vInitPrioGroupValue+0xf8>)
 8003242:	681b      	ldr	r3, [r3, #0]
 8003244:	021b      	lsls	r3, r3, #8
 8003246:	4a0e      	ldr	r2, [pc, #56]	; (8003280 <vInitPrioGroupValue+0xf8>)
 8003248:	6013      	str	r3, [r2, #0]
            ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800324a:	4b0d      	ldr	r3, [pc, #52]	; (8003280 <vInitPrioGroupValue+0xf8>)
 800324c:	681b      	ldr	r3, [r3, #0]
 800324e:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8003252:	4a0b      	ldr	r2, [pc, #44]	; (8003280 <vInitPrioGroupValue+0xf8>)
 8003254:	6013      	str	r3, [r2, #0]

            /* Restore the clobbered interrupt priority register to its original
             * value. */
            *pucFirstUserPriorityRegister = ulOriginalPriority;
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	b2da      	uxtb	r2, r3
 800325a:	697b      	ldr	r3, [r7, #20]
 800325c:	701a      	strb	r2, [r3, #0]
        }
    #endif /* conifgASSERT_DEFINED */
}
 800325e:	bf00      	nop
 8003260:	371c      	adds	r7, #28
 8003262:	46bd      	mov	sp, r7
 8003264:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003268:	4770      	bx	lr
 800326a:	bf00      	nop
 800326c:	e000ed00 	.word	0xe000ed00
 8003270:	410fc271 	.word	0x410fc271
 8003274:	410fc270 	.word	0x410fc270
 8003278:	e000e400 	.word	0xe000e400
 800327c:	2000018c 	.word	0x2000018c
 8003280:	20000190 	.word	0x20000190

08003284 <vPortEnterCritical>:
    configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8003284:	b480      	push	{r7}
 8003286:	b083      	sub	sp, #12
 8003288:	af00      	add	r7, sp, #0
        __asm volatile
 800328a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800328e:	f383 8811 	msr	BASEPRI, r3
 8003292:	f3bf 8f6f 	isb	sy
 8003296:	f3bf 8f4f 	dsb	sy
 800329a:	607b      	str	r3, [r7, #4]
    }
 800329c:	bf00      	nop
    portDISABLE_INTERRUPTS();
    uxCriticalNesting++;
 800329e:	4b0f      	ldr	r3, [pc, #60]	; (80032dc <vPortEnterCritical+0x58>)
 80032a0:	681b      	ldr	r3, [r3, #0]
 80032a2:	3301      	adds	r3, #1
 80032a4:	4a0d      	ldr	r2, [pc, #52]	; (80032dc <vPortEnterCritical+0x58>)
 80032a6:	6013      	str	r3, [r2, #0]
    /* This is not the interrupt safe version of the enter critical function so
     * assert() if it is being called from an interrupt context.  Only API
     * functions that end in "FromISR" can be used in an interrupt.  Only assert if
     * the critical nesting count is 1 to protect against recursive calls if the
     * assert function also uses a critical section. */
    if( uxCriticalNesting == 1 )
 80032a8:	4b0c      	ldr	r3, [pc, #48]	; (80032dc <vPortEnterCritical+0x58>)
 80032aa:	681b      	ldr	r3, [r3, #0]
 80032ac:	2b01      	cmp	r3, #1
 80032ae:	d10f      	bne.n	80032d0 <vPortEnterCritical+0x4c>
    {
        configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 80032b0:	4b0b      	ldr	r3, [pc, #44]	; (80032e0 <vPortEnterCritical+0x5c>)
 80032b2:	681b      	ldr	r3, [r3, #0]
 80032b4:	b2db      	uxtb	r3, r3
 80032b6:	2b00      	cmp	r3, #0
 80032b8:	d00a      	beq.n	80032d0 <vPortEnterCritical+0x4c>
        __asm volatile
 80032ba:	f04f 0350 	mov.w	r3, #80	; 0x50
 80032be:	f383 8811 	msr	BASEPRI, r3
 80032c2:	f3bf 8f6f 	isb	sy
 80032c6:	f3bf 8f4f 	dsb	sy
 80032ca:	603b      	str	r3, [r7, #0]
    }
 80032cc:	bf00      	nop
 80032ce:	e7fe      	b.n	80032ce <vPortEnterCritical+0x4a>
    }
}
 80032d0:	bf00      	nop
 80032d2:	370c      	adds	r7, #12
 80032d4:	46bd      	mov	sp, r7
 80032d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032da:	4770      	bx	lr
 80032dc:	20000010 	.word	0x20000010
 80032e0:	e000ed04 	.word	0xe000ed04

080032e4 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 80032e4:	b480      	push	{r7}
 80032e6:	b083      	sub	sp, #12
 80032e8:	af00      	add	r7, sp, #0
    configASSERT( uxCriticalNesting );
 80032ea:	4b12      	ldr	r3, [pc, #72]	; (8003334 <vPortExitCritical+0x50>)
 80032ec:	681b      	ldr	r3, [r3, #0]
 80032ee:	2b00      	cmp	r3, #0
 80032f0:	d10a      	bne.n	8003308 <vPortExitCritical+0x24>
        __asm volatile
 80032f2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80032f6:	f383 8811 	msr	BASEPRI, r3
 80032fa:	f3bf 8f6f 	isb	sy
 80032fe:	f3bf 8f4f 	dsb	sy
 8003302:	607b      	str	r3, [r7, #4]
    }
 8003304:	bf00      	nop
 8003306:	e7fe      	b.n	8003306 <vPortExitCritical+0x22>
    uxCriticalNesting--;
 8003308:	4b0a      	ldr	r3, [pc, #40]	; (8003334 <vPortExitCritical+0x50>)
 800330a:	681b      	ldr	r3, [r3, #0]
 800330c:	3b01      	subs	r3, #1
 800330e:	4a09      	ldr	r2, [pc, #36]	; (8003334 <vPortExitCritical+0x50>)
 8003310:	6013      	str	r3, [r2, #0]

    if( uxCriticalNesting == 0 )
 8003312:	4b08      	ldr	r3, [pc, #32]	; (8003334 <vPortExitCritical+0x50>)
 8003314:	681b      	ldr	r3, [r3, #0]
 8003316:	2b00      	cmp	r3, #0
 8003318:	d105      	bne.n	8003326 <vPortExitCritical+0x42>
 800331a:	2300      	movs	r3, #0
 800331c:	603b      	str	r3, [r7, #0]
    }
/*-----------------------------------------------------------*/

    portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
    {
        __asm volatile
 800331e:	683b      	ldr	r3, [r7, #0]
 8003320:	f383 8811 	msr	BASEPRI, r3
        (
            "	msr basepri, %0	"::"r" ( ulNewMaskValue ) : "memory"
        );
    }
 8003324:	bf00      	nop
    {
        portENABLE_INTERRUPTS();
    }
}
 8003326:	bf00      	nop
 8003328:	370c      	adds	r7, #12
 800332a:	46bd      	mov	sp, r7
 800332c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003330:	4770      	bx	lr
 8003332:	bf00      	nop
 8003334:	20000010 	.word	0x20000010
	...

08003340 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
    /* This is a naked function. */

    __asm volatile
 8003340:	f3ef 8009 	mrs	r0, PSP
 8003344:	f3bf 8f6f 	isb	sy
 8003348:	4b15      	ldr	r3, [pc, #84]	; (80033a0 <pxCurrentTCBConst>)
 800334a:	681a      	ldr	r2, [r3, #0]
 800334c:	f01e 0f10 	tst.w	lr, #16
 8003350:	bf08      	it	eq
 8003352:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8003356:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800335a:	6010      	str	r0, [r2, #0]
 800335c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8003360:	f04f 0050 	mov.w	r0, #80	; 0x50
 8003364:	f380 8811 	msr	BASEPRI, r0
 8003368:	f3bf 8f4f 	dsb	sy
 800336c:	f3bf 8f6f 	isb	sy
 8003370:	f7ff fcb2 	bl	8002cd8 <vTaskSwitchContext>
 8003374:	f04f 0000 	mov.w	r0, #0
 8003378:	f380 8811 	msr	BASEPRI, r0
 800337c:	bc09      	pop	{r0, r3}
 800337e:	6819      	ldr	r1, [r3, #0]
 8003380:	6808      	ldr	r0, [r1, #0]
 8003382:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003386:	f01e 0f10 	tst.w	lr, #16
 800338a:	bf08      	it	eq
 800338c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8003390:	f380 8809 	msr	PSP, r0
 8003394:	f3bf 8f6f 	isb	sy
 8003398:	4770      	bx	lr
 800339a:	bf00      	nop
 800339c:	f3af 8000 	nop.w

080033a0 <pxCurrentTCBConst>:
 80033a0:	20000088 	.word	0x20000088
        "										\n"
        "	.align 4							\n"
        "pxCurrentTCBConst: .word pxCurrentTCB	\n"
        ::"i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY )
    );
}
 80033a4:	bf00      	nop
 80033a6:	bf00      	nop

080033a8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 80033a8:	b580      	push	{r7, lr}
 80033aa:	b082      	sub	sp, #8
 80033ac:	af00      	add	r7, sp, #0
        __asm volatile
 80033ae:	f04f 0350 	mov.w	r3, #80	; 0x50
 80033b2:	f383 8811 	msr	BASEPRI, r3
 80033b6:	f3bf 8f6f 	isb	sy
 80033ba:	f3bf 8f4f 	dsb	sy
 80033be:	607b      	str	r3, [r7, #4]
    }
 80033c0:	bf00      	nop
    /* The SysTick runs at the lowest interrupt priority, so when this interrupt
     * executes all interrupts must be unmasked.  There is therefore no need to
     * save and then restore the interrupt mask value as its value is already
     * known. */
    portDISABLE_INTERRUPTS();
	traceISR_ENTER();
 80033c2:	f001 ff53 	bl	800526c <SEGGER_SYSVIEW_RecordEnterISR>
    {
        /* Increment the RTOS tick. */
        if( xTaskIncrementTick() != pdFALSE )
 80033c6:	f7ff fbcb 	bl	8002b60 <xTaskIncrementTick>
 80033ca:	4603      	mov	r3, r0
 80033cc:	2b00      	cmp	r3, #0
 80033ce:	d006      	beq.n	80033de <SysTick_Handler+0x36>
        {
			traceISR_EXIT_TO_SCHEDULER();
 80033d0:	f001 ffaa 	bl	8005328 <SEGGER_SYSVIEW_RecordExitISRToScheduler>
            /* A context switch is required.  Context switching is performed in
             * the PendSV interrupt.  Pend the PendSV interrupt. */
            portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80033d4:	4b08      	ldr	r3, [pc, #32]	; (80033f8 <SysTick_Handler+0x50>)
 80033d6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80033da:	601a      	str	r2, [r3, #0]
 80033dc:	e001      	b.n	80033e2 <SysTick_Handler+0x3a>
        }
		else
		{
			traceISR_EXIT();
 80033de:	f001 ff87 	bl	80052f0 <SEGGER_SYSVIEW_RecordExitISR>
 80033e2:	2300      	movs	r3, #0
 80033e4:	603b      	str	r3, [r7, #0]
        __asm volatile
 80033e6:	683b      	ldr	r3, [r7, #0]
 80033e8:	f383 8811 	msr	BASEPRI, r3
    }
 80033ec:	bf00      	nop
		}
    }
    portENABLE_INTERRUPTS();
}
 80033ee:	bf00      	nop
 80033f0:	3708      	adds	r7, #8
 80033f2:	46bd      	mov	sp, r7
 80033f4:	bd80      	pop	{r7, pc}
 80033f6:	bf00      	nop
 80033f8:	e000ed04 	.word	0xe000ed04

080033fc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__( ( weak ) ) void vPortSetupTimerInterrupt( void )
{
 80033fc:	b480      	push	{r7}
 80033fe:	af00      	add	r7, sp, #0
            ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
        }
    #endif /* configUSE_TICKLESS_IDLE */

    /* Stop and clear the SysTick. */
    portNVIC_SYSTICK_CTRL_REG = 0UL;
 8003400:	4b0b      	ldr	r3, [pc, #44]	; (8003430 <vPortSetupTimerInterrupt+0x34>)
 8003402:	2200      	movs	r2, #0
 8003404:	601a      	str	r2, [r3, #0]
    portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8003406:	4b0b      	ldr	r3, [pc, #44]	; (8003434 <vPortSetupTimerInterrupt+0x38>)
 8003408:	2200      	movs	r2, #0
 800340a:	601a      	str	r2, [r3, #0]

    /* Configure SysTick to interrupt at the requested rate. */
    portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800340c:	4b0a      	ldr	r3, [pc, #40]	; (8003438 <vPortSetupTimerInterrupt+0x3c>)
 800340e:	681b      	ldr	r3, [r3, #0]
 8003410:	4a0a      	ldr	r2, [pc, #40]	; (800343c <vPortSetupTimerInterrupt+0x40>)
 8003412:	fba2 2303 	umull	r2, r3, r2, r3
 8003416:	099b      	lsrs	r3, r3, #6
 8003418:	4a09      	ldr	r2, [pc, #36]	; (8003440 <vPortSetupTimerInterrupt+0x44>)
 800341a:	3b01      	subs	r3, #1
 800341c:	6013      	str	r3, [r2, #0]
    portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800341e:	4b04      	ldr	r3, [pc, #16]	; (8003430 <vPortSetupTimerInterrupt+0x34>)
 8003420:	2207      	movs	r2, #7
 8003422:	601a      	str	r2, [r3, #0]
}
 8003424:	bf00      	nop
 8003426:	46bd      	mov	sp, r7
 8003428:	f85d 7b04 	ldr.w	r7, [sp], #4
 800342c:	4770      	bx	lr
 800342e:	bf00      	nop
 8003430:	e000e010 	.word	0xe000e010
 8003434:	e000e018 	.word	0xe000e018
 8003438:	20000000 	.word	0x20000000
 800343c:	10624dd3 	.word	0x10624dd3
 8003440:	e000e014 	.word	0xe000e014

08003444 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
    __asm volatile
 8003444:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8003454 <vPortEnableVFP+0x10>
 8003448:	6801      	ldr	r1, [r0, #0]
 800344a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800344e:	6001      	str	r1, [r0, #0]
 8003450:	4770      	bx	lr
 8003452:	0000      	.short	0x0000
 8003454:	e000ed88 	.word	0xe000ed88
        "	orr r1, r1, #( 0xf << 20 )	\n"/* Enable CP10 and CP11 coprocessors, then save back. */
        "	str r1, [r0]				\n"
        "	bx r14						\n"
        "	.ltorg						\n"
    );
}
 8003458:	bf00      	nop
 800345a:	bf00      	nop

0800345c <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if ( configASSERT_DEFINED == 1 )

    void vPortValidateInterruptPriority( void )
    {
 800345c:	b480      	push	{r7}
 800345e:	b085      	sub	sp, #20
 8003460:	af00      	add	r7, sp, #0
        uint32_t ulCurrentInterrupt;
        uint8_t ucCurrentPriority;

        /* Obtain the number of the currently executing interrupt. */
        __asm volatile ( "mrs %0, ipsr" : "=r" ( ulCurrentInterrupt )::"memory" );
 8003462:	f3ef 8305 	mrs	r3, IPSR
 8003466:	60fb      	str	r3, [r7, #12]

        /* Is the interrupt number a user defined interrupt? */
        if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8003468:	68fb      	ldr	r3, [r7, #12]
 800346a:	2b0f      	cmp	r3, #15
 800346c:	d914      	bls.n	8003498 <vPortValidateInterruptPriority+0x3c>
        {
            /* Look up the interrupt's priority. */
            ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800346e:	4a17      	ldr	r2, [pc, #92]	; (80034cc <vPortValidateInterruptPriority+0x70>)
 8003470:	68fb      	ldr	r3, [r7, #12]
 8003472:	4413      	add	r3, r2
 8003474:	781b      	ldrb	r3, [r3, #0]
 8003476:	72fb      	strb	r3, [r7, #11]
             * interrupt entry is as fast and simple as possible.
             *
             * The following links provide detailed information:
             * https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html
             * https://www.FreeRTOS.org/FAQHelp.html */
            configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8003478:	4b15      	ldr	r3, [pc, #84]	; (80034d0 <vPortValidateInterruptPriority+0x74>)
 800347a:	781b      	ldrb	r3, [r3, #0]
 800347c:	7afa      	ldrb	r2, [r7, #11]
 800347e:	429a      	cmp	r2, r3
 8003480:	d20a      	bcs.n	8003498 <vPortValidateInterruptPriority+0x3c>
        __asm volatile
 8003482:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003486:	f383 8811 	msr	BASEPRI, r3
 800348a:	f3bf 8f6f 	isb	sy
 800348e:	f3bf 8f4f 	dsb	sy
 8003492:	607b      	str	r3, [r7, #4]
    }
 8003494:	bf00      	nop
 8003496:	e7fe      	b.n	8003496 <vPortValidateInterruptPriority+0x3a>
         * configuration then the correct setting can be achieved on all Cortex-M
         * devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
         * scheduler.  Note however that some vendor specific peripheral libraries
         * assume a non-zero priority group setting, in which cases using a value
         * of zero will result in unpredictable behaviour. */
        configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8003498:	4b0e      	ldr	r3, [pc, #56]	; (80034d4 <vPortValidateInterruptPriority+0x78>)
 800349a:	681b      	ldr	r3, [r3, #0]
 800349c:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 80034a0:	4b0d      	ldr	r3, [pc, #52]	; (80034d8 <vPortValidateInterruptPriority+0x7c>)
 80034a2:	681b      	ldr	r3, [r3, #0]
 80034a4:	429a      	cmp	r2, r3
 80034a6:	d90a      	bls.n	80034be <vPortValidateInterruptPriority+0x62>
        __asm volatile
 80034a8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80034ac:	f383 8811 	msr	BASEPRI, r3
 80034b0:	f3bf 8f6f 	isb	sy
 80034b4:	f3bf 8f4f 	dsb	sy
 80034b8:	603b      	str	r3, [r7, #0]
    }
 80034ba:	bf00      	nop
 80034bc:	e7fe      	b.n	80034bc <vPortValidateInterruptPriority+0x60>
    }
 80034be:	bf00      	nop
 80034c0:	3714      	adds	r7, #20
 80034c2:	46bd      	mov	sp, r7
 80034c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034c8:	4770      	bx	lr
 80034ca:	bf00      	nop
 80034cc:	e000e3f0 	.word	0xe000e3f0
 80034d0:	2000018c 	.word	0x2000018c
 80034d4:	e000ed0c 	.word	0xe000ed0c
 80034d8:	20000190 	.word	0x20000190

080034dc <pvPortMalloc>:
PRIVILEGED_DATA static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void * pvPortMalloc( size_t xWantedSize )
{
 80034dc:	b580      	push	{r7, lr}
 80034de:	b08a      	sub	sp, #40	; 0x28
 80034e0:	af00      	add	r7, sp, #0
 80034e2:	6078      	str	r0, [r7, #4]
    BlockLink_t * pxBlock, * pxPreviousBlock, * pxNewBlockLink;
    void * pvReturn = NULL;
 80034e4:	2300      	movs	r3, #0
 80034e6:	61fb      	str	r3, [r7, #28]

    vTaskSuspendAll();
 80034e8:	f7ff f9a6 	bl	8002838 <vTaskSuspendAll>
    {
        /* If this is the first call to malloc then the heap will require
         * initialisation to setup the list of free blocks. */
        if( pxEnd == NULL )
 80034ec:	4b65      	ldr	r3, [pc, #404]	; (8003684 <pvPortMalloc+0x1a8>)
 80034ee:	681b      	ldr	r3, [r3, #0]
 80034f0:	2b00      	cmp	r3, #0
 80034f2:	d101      	bne.n	80034f8 <pvPortMalloc+0x1c>
        {
            prvHeapInit();
 80034f4:	f000 f934 	bl	8003760 <prvHeapInit>

        /* Check the requested block size is not so large that the top bit is
         * set.  The top bit of the block size member of the BlockLink_t structure
         * is used to determine who owns the block - the application or the
         * kernel, so it must be free. */
        if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80034f8:	4b63      	ldr	r3, [pc, #396]	; (8003688 <pvPortMalloc+0x1ac>)
 80034fa:	681a      	ldr	r2, [r3, #0]
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	4013      	ands	r3, r2
 8003500:	2b00      	cmp	r3, #0
 8003502:	f040 80a7 	bne.w	8003654 <pvPortMalloc+0x178>
        {
            /* The wanted size must be increased so it can contain a BlockLink_t
             * structure in addition to the requested amount of bytes. */
            if( ( xWantedSize > 0 ) && 
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	2b00      	cmp	r3, #0
 800350a:	d02d      	beq.n	8003568 <pvPortMalloc+0x8c>
                ( ( xWantedSize + xHeapStructSize ) >  xWantedSize ) ) /* Overflow check */
 800350c:	2208      	movs	r2, #8
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	4413      	add	r3, r2
            if( ( xWantedSize > 0 ) && 
 8003512:	687a      	ldr	r2, [r7, #4]
 8003514:	429a      	cmp	r2, r3
 8003516:	d227      	bcs.n	8003568 <pvPortMalloc+0x8c>
            {
                xWantedSize += xHeapStructSize;
 8003518:	2208      	movs	r2, #8
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	4413      	add	r3, r2
 800351e:	607b      	str	r3, [r7, #4]

                /* Ensure that blocks are always aligned. */
                if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	f003 0307 	and.w	r3, r3, #7
 8003526:	2b00      	cmp	r3, #0
 8003528:	d021      	beq.n	800356e <pvPortMalloc+0x92>
                {
                    /* Byte alignment required. Check for overflow. */
                    if( ( xWantedSize + ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) ) ) 
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	f023 0307 	bic.w	r3, r3, #7
 8003530:	3308      	adds	r3, #8
 8003532:	687a      	ldr	r2, [r7, #4]
 8003534:	429a      	cmp	r2, r3
 8003536:	d214      	bcs.n	8003562 <pvPortMalloc+0x86>
                            > xWantedSize )
                    {
                        xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	f023 0307 	bic.w	r3, r3, #7
 800353e:	3308      	adds	r3, #8
 8003540:	607b      	str	r3, [r7, #4]
                        configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	f003 0307 	and.w	r3, r3, #7
 8003548:	2b00      	cmp	r3, #0
 800354a:	d010      	beq.n	800356e <pvPortMalloc+0x92>
        __asm volatile
 800354c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003550:	f383 8811 	msr	BASEPRI, r3
 8003554:	f3bf 8f6f 	isb	sy
 8003558:	f3bf 8f4f 	dsb	sy
 800355c:	617b      	str	r3, [r7, #20]
    }
 800355e:	bf00      	nop
 8003560:	e7fe      	b.n	8003560 <pvPortMalloc+0x84>
                    }
                    else
                    {
                        xWantedSize = 0;
 8003562:	2300      	movs	r3, #0
 8003564:	607b      	str	r3, [r7, #4]
                if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8003566:	e002      	b.n	800356e <pvPortMalloc+0x92>
                    mtCOVERAGE_TEST_MARKER();
                }
            } 
            else 
            {
                xWantedSize = 0;
 8003568:	2300      	movs	r3, #0
 800356a:	607b      	str	r3, [r7, #4]
 800356c:	e000      	b.n	8003570 <pvPortMalloc+0x94>
                if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800356e:	bf00      	nop
            }

            if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	2b00      	cmp	r3, #0
 8003574:	d06e      	beq.n	8003654 <pvPortMalloc+0x178>
 8003576:	4b45      	ldr	r3, [pc, #276]	; (800368c <pvPortMalloc+0x1b0>)
 8003578:	681b      	ldr	r3, [r3, #0]
 800357a:	687a      	ldr	r2, [r7, #4]
 800357c:	429a      	cmp	r2, r3
 800357e:	d869      	bhi.n	8003654 <pvPortMalloc+0x178>
            {
                /* Traverse the list from the start	(lowest address) block until
                 * one of adequate size is found. */
                pxPreviousBlock = &xStart;
 8003580:	4b43      	ldr	r3, [pc, #268]	; (8003690 <pvPortMalloc+0x1b4>)
 8003582:	623b      	str	r3, [r7, #32]
                pxBlock = xStart.pxNextFreeBlock;
 8003584:	4b42      	ldr	r3, [pc, #264]	; (8003690 <pvPortMalloc+0x1b4>)
 8003586:	681b      	ldr	r3, [r3, #0]
 8003588:	627b      	str	r3, [r7, #36]	; 0x24

                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800358a:	e004      	b.n	8003596 <pvPortMalloc+0xba>
                {
                    pxPreviousBlock = pxBlock;
 800358c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800358e:	623b      	str	r3, [r7, #32]
                    pxBlock = pxBlock->pxNextFreeBlock;
 8003590:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003592:	681b      	ldr	r3, [r3, #0]
 8003594:	627b      	str	r3, [r7, #36]	; 0x24
                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8003596:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003598:	685b      	ldr	r3, [r3, #4]
 800359a:	687a      	ldr	r2, [r7, #4]
 800359c:	429a      	cmp	r2, r3
 800359e:	d903      	bls.n	80035a8 <pvPortMalloc+0xcc>
 80035a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80035a2:	681b      	ldr	r3, [r3, #0]
 80035a4:	2b00      	cmp	r3, #0
 80035a6:	d1f1      	bne.n	800358c <pvPortMalloc+0xb0>
                }

                /* If the end marker was reached then a block of adequate size
                 * was not found. */
                if( pxBlock != pxEnd )
 80035a8:	4b36      	ldr	r3, [pc, #216]	; (8003684 <pvPortMalloc+0x1a8>)
 80035aa:	681b      	ldr	r3, [r3, #0]
 80035ac:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80035ae:	429a      	cmp	r2, r3
 80035b0:	d050      	beq.n	8003654 <pvPortMalloc+0x178>
                {
                    /* Return the memory space pointed to - jumping over the
                     * BlockLink_t structure at its start. */
                    pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80035b2:	6a3b      	ldr	r3, [r7, #32]
 80035b4:	681b      	ldr	r3, [r3, #0]
 80035b6:	2208      	movs	r2, #8
 80035b8:	4413      	add	r3, r2
 80035ba:	61fb      	str	r3, [r7, #28]

                    /* This block is being returned for use so must be taken out
                     * of the list of free blocks. */
                    pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80035bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80035be:	681a      	ldr	r2, [r3, #0]
 80035c0:	6a3b      	ldr	r3, [r7, #32]
 80035c2:	601a      	str	r2, [r3, #0]

                    /* If the block is larger than required it can be split into
                     * two. */
                    if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80035c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80035c6:	685a      	ldr	r2, [r3, #4]
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	1ad2      	subs	r2, r2, r3
 80035cc:	2308      	movs	r3, #8
 80035ce:	005b      	lsls	r3, r3, #1
 80035d0:	429a      	cmp	r2, r3
 80035d2:	d91f      	bls.n	8003614 <pvPortMalloc+0x138>
                    {
                        /* This block is to be split into two.  Create a new
                         * block following the number of bytes requested. The void
                         * cast is used to prevent byte alignment warnings from the
                         * compiler. */
                        pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80035d4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	4413      	add	r3, r2
 80035da:	61bb      	str	r3, [r7, #24]
                        configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80035dc:	69bb      	ldr	r3, [r7, #24]
 80035de:	f003 0307 	and.w	r3, r3, #7
 80035e2:	2b00      	cmp	r3, #0
 80035e4:	d00a      	beq.n	80035fc <pvPortMalloc+0x120>
        __asm volatile
 80035e6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80035ea:	f383 8811 	msr	BASEPRI, r3
 80035ee:	f3bf 8f6f 	isb	sy
 80035f2:	f3bf 8f4f 	dsb	sy
 80035f6:	613b      	str	r3, [r7, #16]
    }
 80035f8:	bf00      	nop
 80035fa:	e7fe      	b.n	80035fa <pvPortMalloc+0x11e>

                        /* Calculate the sizes of two blocks split from the
                         * single block. */
                        pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80035fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80035fe:	685a      	ldr	r2, [r3, #4]
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	1ad2      	subs	r2, r2, r3
 8003604:	69bb      	ldr	r3, [r7, #24]
 8003606:	605a      	str	r2, [r3, #4]
                        pxBlock->xBlockSize = xWantedSize;
 8003608:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800360a:	687a      	ldr	r2, [r7, #4]
 800360c:	605a      	str	r2, [r3, #4]

                        /* Insert the new block into the list of free blocks. */
                        prvInsertBlockIntoFreeList( pxNewBlockLink );
 800360e:	69b8      	ldr	r0, [r7, #24]
 8003610:	f000 f908 	bl	8003824 <prvInsertBlockIntoFreeList>
                    else
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    xFreeBytesRemaining -= pxBlock->xBlockSize;
 8003614:	4b1d      	ldr	r3, [pc, #116]	; (800368c <pvPortMalloc+0x1b0>)
 8003616:	681a      	ldr	r2, [r3, #0]
 8003618:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800361a:	685b      	ldr	r3, [r3, #4]
 800361c:	1ad3      	subs	r3, r2, r3
 800361e:	4a1b      	ldr	r2, [pc, #108]	; (800368c <pvPortMalloc+0x1b0>)
 8003620:	6013      	str	r3, [r2, #0]

                    if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8003622:	4b1a      	ldr	r3, [pc, #104]	; (800368c <pvPortMalloc+0x1b0>)
 8003624:	681a      	ldr	r2, [r3, #0]
 8003626:	4b1b      	ldr	r3, [pc, #108]	; (8003694 <pvPortMalloc+0x1b8>)
 8003628:	681b      	ldr	r3, [r3, #0]
 800362a:	429a      	cmp	r2, r3
 800362c:	d203      	bcs.n	8003636 <pvPortMalloc+0x15a>
                    {
                        xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800362e:	4b17      	ldr	r3, [pc, #92]	; (800368c <pvPortMalloc+0x1b0>)
 8003630:	681b      	ldr	r3, [r3, #0]
 8003632:	4a18      	ldr	r2, [pc, #96]	; (8003694 <pvPortMalloc+0x1b8>)
 8003634:	6013      	str	r3, [r2, #0]
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* The block is being returned - it is allocated and owned
                     * by the application and has no "next" block. */
                    pxBlock->xBlockSize |= xBlockAllocatedBit;
 8003636:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003638:	685a      	ldr	r2, [r3, #4]
 800363a:	4b13      	ldr	r3, [pc, #76]	; (8003688 <pvPortMalloc+0x1ac>)
 800363c:	681b      	ldr	r3, [r3, #0]
 800363e:	431a      	orrs	r2, r3
 8003640:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003642:	605a      	str	r2, [r3, #4]
                    pxBlock->pxNextFreeBlock = NULL;
 8003644:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003646:	2200      	movs	r2, #0
 8003648:	601a      	str	r2, [r3, #0]
                    xNumberOfSuccessfulAllocations++;
 800364a:	4b13      	ldr	r3, [pc, #76]	; (8003698 <pvPortMalloc+0x1bc>)
 800364c:	681b      	ldr	r3, [r3, #0]
 800364e:	3301      	adds	r3, #1
 8003650:	4a11      	ldr	r2, [pc, #68]	; (8003698 <pvPortMalloc+0x1bc>)
 8003652:	6013      	str	r3, [r2, #0]
            mtCOVERAGE_TEST_MARKER();
        }

        traceMALLOC( pvReturn, xWantedSize );
    }
    ( void ) xTaskResumeAll();
 8003654:	f7ff f8fe 	bl	8002854 <xTaskResumeAll>
                mtCOVERAGE_TEST_MARKER();
            }
        }
    #endif /* if ( configUSE_MALLOC_FAILED_HOOK == 1 ) */

    configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8003658:	69fb      	ldr	r3, [r7, #28]
 800365a:	f003 0307 	and.w	r3, r3, #7
 800365e:	2b00      	cmp	r3, #0
 8003660:	d00a      	beq.n	8003678 <pvPortMalloc+0x19c>
        __asm volatile
 8003662:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003666:	f383 8811 	msr	BASEPRI, r3
 800366a:	f3bf 8f6f 	isb	sy
 800366e:	f3bf 8f4f 	dsb	sy
 8003672:	60fb      	str	r3, [r7, #12]
    }
 8003674:	bf00      	nop
 8003676:	e7fe      	b.n	8003676 <pvPortMalloc+0x19a>
    return pvReturn;
 8003678:	69fb      	ldr	r3, [r7, #28]
}
 800367a:	4618      	mov	r0, r3
 800367c:	3728      	adds	r7, #40	; 0x28
 800367e:	46bd      	mov	sp, r7
 8003680:	bd80      	pop	{r7, pc}
 8003682:	bf00      	nop
 8003684:	2001919c 	.word	0x2001919c
 8003688:	200191b0 	.word	0x200191b0
 800368c:	200191a0 	.word	0x200191a0
 8003690:	20019194 	.word	0x20019194
 8003694:	200191a4 	.word	0x200191a4
 8003698:	200191a8 	.word	0x200191a8

0800369c <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void * pv )
{
 800369c:	b580      	push	{r7, lr}
 800369e:	b086      	sub	sp, #24
 80036a0:	af00      	add	r7, sp, #0
 80036a2:	6078      	str	r0, [r7, #4]
    uint8_t * puc = ( uint8_t * ) pv;
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	617b      	str	r3, [r7, #20]
    BlockLink_t * pxLink;

    if( pv != NULL )
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	2b00      	cmp	r3, #0
 80036ac:	d04d      	beq.n	800374a <vPortFree+0xae>
    {
        /* The memory being freed will have an BlockLink_t structure immediately
         * before it. */
        puc -= xHeapStructSize;
 80036ae:	2308      	movs	r3, #8
 80036b0:	425b      	negs	r3, r3
 80036b2:	697a      	ldr	r2, [r7, #20]
 80036b4:	4413      	add	r3, r2
 80036b6:	617b      	str	r3, [r7, #20]

        /* This casting is to keep the compiler from issuing warnings. */
        pxLink = ( void * ) puc;
 80036b8:	697b      	ldr	r3, [r7, #20]
 80036ba:	613b      	str	r3, [r7, #16]

        /* Check the block is actually allocated. */
        configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80036bc:	693b      	ldr	r3, [r7, #16]
 80036be:	685a      	ldr	r2, [r3, #4]
 80036c0:	4b24      	ldr	r3, [pc, #144]	; (8003754 <vPortFree+0xb8>)
 80036c2:	681b      	ldr	r3, [r3, #0]
 80036c4:	4013      	ands	r3, r2
 80036c6:	2b00      	cmp	r3, #0
 80036c8:	d10a      	bne.n	80036e0 <vPortFree+0x44>
        __asm volatile
 80036ca:	f04f 0350 	mov.w	r3, #80	; 0x50
 80036ce:	f383 8811 	msr	BASEPRI, r3
 80036d2:	f3bf 8f6f 	isb	sy
 80036d6:	f3bf 8f4f 	dsb	sy
 80036da:	60fb      	str	r3, [r7, #12]
    }
 80036dc:	bf00      	nop
 80036de:	e7fe      	b.n	80036de <vPortFree+0x42>
        configASSERT( pxLink->pxNextFreeBlock == NULL );
 80036e0:	693b      	ldr	r3, [r7, #16]
 80036e2:	681b      	ldr	r3, [r3, #0]
 80036e4:	2b00      	cmp	r3, #0
 80036e6:	d00a      	beq.n	80036fe <vPortFree+0x62>
        __asm volatile
 80036e8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80036ec:	f383 8811 	msr	BASEPRI, r3
 80036f0:	f3bf 8f6f 	isb	sy
 80036f4:	f3bf 8f4f 	dsb	sy
 80036f8:	60bb      	str	r3, [r7, #8]
    }
 80036fa:	bf00      	nop
 80036fc:	e7fe      	b.n	80036fc <vPortFree+0x60>

        if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 80036fe:	693b      	ldr	r3, [r7, #16]
 8003700:	685a      	ldr	r2, [r3, #4]
 8003702:	4b14      	ldr	r3, [pc, #80]	; (8003754 <vPortFree+0xb8>)
 8003704:	681b      	ldr	r3, [r3, #0]
 8003706:	4013      	ands	r3, r2
 8003708:	2b00      	cmp	r3, #0
 800370a:	d01e      	beq.n	800374a <vPortFree+0xae>
        {
            if( pxLink->pxNextFreeBlock == NULL )
 800370c:	693b      	ldr	r3, [r7, #16]
 800370e:	681b      	ldr	r3, [r3, #0]
 8003710:	2b00      	cmp	r3, #0
 8003712:	d11a      	bne.n	800374a <vPortFree+0xae>
            {
                /* The block is being returned to the heap - it is no longer
                 * allocated. */
                pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8003714:	693b      	ldr	r3, [r7, #16]
 8003716:	685a      	ldr	r2, [r3, #4]
 8003718:	4b0e      	ldr	r3, [pc, #56]	; (8003754 <vPortFree+0xb8>)
 800371a:	681b      	ldr	r3, [r3, #0]
 800371c:	43db      	mvns	r3, r3
 800371e:	401a      	ands	r2, r3
 8003720:	693b      	ldr	r3, [r7, #16]
 8003722:	605a      	str	r2, [r3, #4]

                vTaskSuspendAll();
 8003724:	f7ff f888 	bl	8002838 <vTaskSuspendAll>
                {
                    /* Add this block to the list of free blocks. */
                    xFreeBytesRemaining += pxLink->xBlockSize;
 8003728:	693b      	ldr	r3, [r7, #16]
 800372a:	685a      	ldr	r2, [r3, #4]
 800372c:	4b0a      	ldr	r3, [pc, #40]	; (8003758 <vPortFree+0xbc>)
 800372e:	681b      	ldr	r3, [r3, #0]
 8003730:	4413      	add	r3, r2
 8003732:	4a09      	ldr	r2, [pc, #36]	; (8003758 <vPortFree+0xbc>)
 8003734:	6013      	str	r3, [r2, #0]
                    traceFREE( pv, pxLink->xBlockSize );
                    prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8003736:	6938      	ldr	r0, [r7, #16]
 8003738:	f000 f874 	bl	8003824 <prvInsertBlockIntoFreeList>
                    xNumberOfSuccessfulFrees++;
 800373c:	4b07      	ldr	r3, [pc, #28]	; (800375c <vPortFree+0xc0>)
 800373e:	681b      	ldr	r3, [r3, #0]
 8003740:	3301      	adds	r3, #1
 8003742:	4a06      	ldr	r2, [pc, #24]	; (800375c <vPortFree+0xc0>)
 8003744:	6013      	str	r3, [r2, #0]
                }
                ( void ) xTaskResumeAll();
 8003746:	f7ff f885 	bl	8002854 <xTaskResumeAll>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
}
 800374a:	bf00      	nop
 800374c:	3718      	adds	r7, #24
 800374e:	46bd      	mov	sp, r7
 8003750:	bd80      	pop	{r7, pc}
 8003752:	bf00      	nop
 8003754:	200191b0 	.word	0x200191b0
 8003758:	200191a0 	.word	0x200191a0
 800375c:	200191ac 	.word	0x200191ac

08003760 <prvHeapInit>:
    /* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void ) /* PRIVILEGED_FUNCTION */
{
 8003760:	b480      	push	{r7}
 8003762:	b085      	sub	sp, #20
 8003764:	af00      	add	r7, sp, #0
    BlockLink_t * pxFirstFreeBlock;
    uint8_t * pucAlignedHeap;
    size_t uxAddress;
    size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8003766:	f44f 33c8 	mov.w	r3, #102400	; 0x19000
 800376a:	60bb      	str	r3, [r7, #8]

    /* Ensure the heap starts on a correctly aligned boundary. */
    uxAddress = ( size_t ) ucHeap;
 800376c:	4b27      	ldr	r3, [pc, #156]	; (800380c <prvHeapInit+0xac>)
 800376e:	60fb      	str	r3, [r7, #12]

    if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8003770:	68fb      	ldr	r3, [r7, #12]
 8003772:	f003 0307 	and.w	r3, r3, #7
 8003776:	2b00      	cmp	r3, #0
 8003778:	d00c      	beq.n	8003794 <prvHeapInit+0x34>
    {
        uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800377a:	68fb      	ldr	r3, [r7, #12]
 800377c:	3307      	adds	r3, #7
 800377e:	60fb      	str	r3, [r7, #12]
        uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8003780:	68fb      	ldr	r3, [r7, #12]
 8003782:	f023 0307 	bic.w	r3, r3, #7
 8003786:	60fb      	str	r3, [r7, #12]
        xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8003788:	68ba      	ldr	r2, [r7, #8]
 800378a:	68fb      	ldr	r3, [r7, #12]
 800378c:	1ad3      	subs	r3, r2, r3
 800378e:	4a1f      	ldr	r2, [pc, #124]	; (800380c <prvHeapInit+0xac>)
 8003790:	4413      	add	r3, r2
 8003792:	60bb      	str	r3, [r7, #8]
    }

    pucAlignedHeap = ( uint8_t * ) uxAddress;
 8003794:	68fb      	ldr	r3, [r7, #12]
 8003796:	607b      	str	r3, [r7, #4]

    /* xStart is used to hold a pointer to the first item in the list of free
     * blocks.  The void cast is used to prevent compiler warnings. */
    xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8003798:	4a1d      	ldr	r2, [pc, #116]	; (8003810 <prvHeapInit+0xb0>)
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	6013      	str	r3, [r2, #0]
    xStart.xBlockSize = ( size_t ) 0;
 800379e:	4b1c      	ldr	r3, [pc, #112]	; (8003810 <prvHeapInit+0xb0>)
 80037a0:	2200      	movs	r2, #0
 80037a2:	605a      	str	r2, [r3, #4]

    /* pxEnd is used to mark the end of the list of free blocks and is inserted
     * at the end of the heap space. */
    uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	68ba      	ldr	r2, [r7, #8]
 80037a8:	4413      	add	r3, r2
 80037aa:	60fb      	str	r3, [r7, #12]
    uxAddress -= xHeapStructSize;
 80037ac:	2208      	movs	r2, #8
 80037ae:	68fb      	ldr	r3, [r7, #12]
 80037b0:	1a9b      	subs	r3, r3, r2
 80037b2:	60fb      	str	r3, [r7, #12]
    uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80037b4:	68fb      	ldr	r3, [r7, #12]
 80037b6:	f023 0307 	bic.w	r3, r3, #7
 80037ba:	60fb      	str	r3, [r7, #12]
    pxEnd = ( void * ) uxAddress;
 80037bc:	68fb      	ldr	r3, [r7, #12]
 80037be:	4a15      	ldr	r2, [pc, #84]	; (8003814 <prvHeapInit+0xb4>)
 80037c0:	6013      	str	r3, [r2, #0]
    pxEnd->xBlockSize = 0;
 80037c2:	4b14      	ldr	r3, [pc, #80]	; (8003814 <prvHeapInit+0xb4>)
 80037c4:	681b      	ldr	r3, [r3, #0]
 80037c6:	2200      	movs	r2, #0
 80037c8:	605a      	str	r2, [r3, #4]
    pxEnd->pxNextFreeBlock = NULL;
 80037ca:	4b12      	ldr	r3, [pc, #72]	; (8003814 <prvHeapInit+0xb4>)
 80037cc:	681b      	ldr	r3, [r3, #0]
 80037ce:	2200      	movs	r2, #0
 80037d0:	601a      	str	r2, [r3, #0]

    /* To start with there is a single free block that is sized to take up the
     * entire heap space, minus the space taken by pxEnd. */
    pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	603b      	str	r3, [r7, #0]
    pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80037d6:	683b      	ldr	r3, [r7, #0]
 80037d8:	68fa      	ldr	r2, [r7, #12]
 80037da:	1ad2      	subs	r2, r2, r3
 80037dc:	683b      	ldr	r3, [r7, #0]
 80037de:	605a      	str	r2, [r3, #4]
    pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80037e0:	4b0c      	ldr	r3, [pc, #48]	; (8003814 <prvHeapInit+0xb4>)
 80037e2:	681a      	ldr	r2, [r3, #0]
 80037e4:	683b      	ldr	r3, [r7, #0]
 80037e6:	601a      	str	r2, [r3, #0]

    /* Only one block exists - and it covers the entire usable heap space. */
    xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80037e8:	683b      	ldr	r3, [r7, #0]
 80037ea:	685b      	ldr	r3, [r3, #4]
 80037ec:	4a0a      	ldr	r2, [pc, #40]	; (8003818 <prvHeapInit+0xb8>)
 80037ee:	6013      	str	r3, [r2, #0]
    xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80037f0:	683b      	ldr	r3, [r7, #0]
 80037f2:	685b      	ldr	r3, [r3, #4]
 80037f4:	4a09      	ldr	r2, [pc, #36]	; (800381c <prvHeapInit+0xbc>)
 80037f6:	6013      	str	r3, [r2, #0]

    /* Work out the position of the top bit in a size_t variable. */
    xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80037f8:	4b09      	ldr	r3, [pc, #36]	; (8003820 <prvHeapInit+0xc0>)
 80037fa:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 80037fe:	601a      	str	r2, [r3, #0]
}
 8003800:	bf00      	nop
 8003802:	3714      	adds	r7, #20
 8003804:	46bd      	mov	sp, r7
 8003806:	f85d 7b04 	ldr.w	r7, [sp], #4
 800380a:	4770      	bx	lr
 800380c:	20000194 	.word	0x20000194
 8003810:	20019194 	.word	0x20019194
 8003814:	2001919c 	.word	0x2001919c
 8003818:	200191a4 	.word	0x200191a4
 800381c:	200191a0 	.word	0x200191a0
 8003820:	200191b0 	.word	0x200191b0

08003824 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t * pxBlockToInsert ) /* PRIVILEGED_FUNCTION */
{
 8003824:	b480      	push	{r7}
 8003826:	b085      	sub	sp, #20
 8003828:	af00      	add	r7, sp, #0
 800382a:	6078      	str	r0, [r7, #4]
    BlockLink_t * pxIterator;
    uint8_t * puc;

    /* Iterate through the list until a block is found that has a higher address
     * than the block being inserted. */
    for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800382c:	4b28      	ldr	r3, [pc, #160]	; (80038d0 <prvInsertBlockIntoFreeList+0xac>)
 800382e:	60fb      	str	r3, [r7, #12]
 8003830:	e002      	b.n	8003838 <prvInsertBlockIntoFreeList+0x14>
 8003832:	68fb      	ldr	r3, [r7, #12]
 8003834:	681b      	ldr	r3, [r3, #0]
 8003836:	60fb      	str	r3, [r7, #12]
 8003838:	68fb      	ldr	r3, [r7, #12]
 800383a:	681b      	ldr	r3, [r3, #0]
 800383c:	687a      	ldr	r2, [r7, #4]
 800383e:	429a      	cmp	r2, r3
 8003840:	d8f7      	bhi.n	8003832 <prvInsertBlockIntoFreeList+0xe>
        /* Nothing to do here, just iterate to the right position. */
    }

    /* Do the block being inserted, and the block it is being inserted after
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxIterator;
 8003842:	68fb      	ldr	r3, [r7, #12]
 8003844:	60bb      	str	r3, [r7, #8]

    if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8003846:	68fb      	ldr	r3, [r7, #12]
 8003848:	685b      	ldr	r3, [r3, #4]
 800384a:	68ba      	ldr	r2, [r7, #8]
 800384c:	4413      	add	r3, r2
 800384e:	687a      	ldr	r2, [r7, #4]
 8003850:	429a      	cmp	r2, r3
 8003852:	d108      	bne.n	8003866 <prvInsertBlockIntoFreeList+0x42>
    {
        pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8003854:	68fb      	ldr	r3, [r7, #12]
 8003856:	685a      	ldr	r2, [r3, #4]
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	685b      	ldr	r3, [r3, #4]
 800385c:	441a      	add	r2, r3
 800385e:	68fb      	ldr	r3, [r7, #12]
 8003860:	605a      	str	r2, [r3, #4]
        pxBlockToInsert = pxIterator;
 8003862:	68fb      	ldr	r3, [r7, #12]
 8003864:	607b      	str	r3, [r7, #4]
        mtCOVERAGE_TEST_MARKER();
    }

    /* Do the block being inserted, and the block it is being inserted before
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxBlockToInsert;
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	60bb      	str	r3, [r7, #8]

    if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	685b      	ldr	r3, [r3, #4]
 800386e:	68ba      	ldr	r2, [r7, #8]
 8003870:	441a      	add	r2, r3
 8003872:	68fb      	ldr	r3, [r7, #12]
 8003874:	681b      	ldr	r3, [r3, #0]
 8003876:	429a      	cmp	r2, r3
 8003878:	d118      	bne.n	80038ac <prvInsertBlockIntoFreeList+0x88>
    {
        if( pxIterator->pxNextFreeBlock != pxEnd )
 800387a:	68fb      	ldr	r3, [r7, #12]
 800387c:	681a      	ldr	r2, [r3, #0]
 800387e:	4b15      	ldr	r3, [pc, #84]	; (80038d4 <prvInsertBlockIntoFreeList+0xb0>)
 8003880:	681b      	ldr	r3, [r3, #0]
 8003882:	429a      	cmp	r2, r3
 8003884:	d00d      	beq.n	80038a2 <prvInsertBlockIntoFreeList+0x7e>
        {
            /* Form one big block from the two blocks. */
            pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	685a      	ldr	r2, [r3, #4]
 800388a:	68fb      	ldr	r3, [r7, #12]
 800388c:	681b      	ldr	r3, [r3, #0]
 800388e:	685b      	ldr	r3, [r3, #4]
 8003890:	441a      	add	r2, r3
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	605a      	str	r2, [r3, #4]
            pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8003896:	68fb      	ldr	r3, [r7, #12]
 8003898:	681b      	ldr	r3, [r3, #0]
 800389a:	681a      	ldr	r2, [r3, #0]
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	601a      	str	r2, [r3, #0]
 80038a0:	e008      	b.n	80038b4 <prvInsertBlockIntoFreeList+0x90>
        }
        else
        {
            pxBlockToInsert->pxNextFreeBlock = pxEnd;
 80038a2:	4b0c      	ldr	r3, [pc, #48]	; (80038d4 <prvInsertBlockIntoFreeList+0xb0>)
 80038a4:	681a      	ldr	r2, [r3, #0]
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	601a      	str	r2, [r3, #0]
 80038aa:	e003      	b.n	80038b4 <prvInsertBlockIntoFreeList+0x90>
        }
    }
    else
    {
        pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80038ac:	68fb      	ldr	r3, [r7, #12]
 80038ae:	681a      	ldr	r2, [r3, #0]
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	601a      	str	r2, [r3, #0]

    /* If the block being inserted plugged a gab, so was merged with the block
     * before and the block after, then it's pxNextFreeBlock pointer will have
     * already been set, and should not be set here as that would make it point
     * to itself. */
    if( pxIterator != pxBlockToInsert )
 80038b4:	68fa      	ldr	r2, [r7, #12]
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	429a      	cmp	r2, r3
 80038ba:	d002      	beq.n	80038c2 <prvInsertBlockIntoFreeList+0x9e>
    {
        pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80038bc:	68fb      	ldr	r3, [r7, #12]
 80038be:	687a      	ldr	r2, [r7, #4]
 80038c0:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 80038c2:	bf00      	nop
 80038c4:	3714      	adds	r7, #20
 80038c6:	46bd      	mov	sp, r7
 80038c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038cc:	4770      	bx	lr
 80038ce:	bf00      	nop
 80038d0:	20019194 	.word	0x20019194
 80038d4:	2001919c 	.word	0x2001919c

080038d8 <_cbSendSystemDesc>:
*       _cbSendSystemDesc()
*
*  Function description
*    Sends SystemView description strings.
*/
static void _cbSendSystemDesc(void) {
 80038d8:	b580      	push	{r7, lr}
 80038da:	af00      	add	r7, sp, #0
  SEGGER_SYSVIEW_SendSysDesc("N="SYSVIEW_APP_NAME",D="SYSVIEW_DEVICE_NAME",O=FreeRTOS");
 80038dc:	4803      	ldr	r0, [pc, #12]	; (80038ec <_cbSendSystemDesc+0x14>)
 80038de:	f001 fc6f 	bl	80051c0 <SEGGER_SYSVIEW_SendSysDesc>
  SEGGER_SYSVIEW_SendSysDesc("I#15=SysTick");
 80038e2:	4803      	ldr	r0, [pc, #12]	; (80038f0 <_cbSendSystemDesc+0x18>)
 80038e4:	f001 fc6c 	bl	80051c0 <SEGGER_SYSVIEW_SendSysDesc>
}
 80038e8:	bf00      	nop
 80038ea:	bd80      	pop	{r7, pc}
 80038ec:	080058d4 	.word	0x080058d4
 80038f0:	08005918 	.word	0x08005918

080038f4 <SEGGER_SYSVIEW_Conf>:
*
*       Global functions
*
**********************************************************************
*/
void SEGGER_SYSVIEW_Conf(void) {
 80038f4:	b580      	push	{r7, lr}
 80038f6:	af00      	add	r7, sp, #0
  SEGGER_SYSVIEW_Init(SYSVIEW_TIMESTAMP_FREQ, SYSVIEW_CPU_FREQ, 
 80038f8:	4b06      	ldr	r3, [pc, #24]	; (8003914 <SEGGER_SYSVIEW_Conf+0x20>)
 80038fa:	6818      	ldr	r0, [r3, #0]
 80038fc:	4b05      	ldr	r3, [pc, #20]	; (8003914 <SEGGER_SYSVIEW_Conf+0x20>)
 80038fe:	6819      	ldr	r1, [r3, #0]
 8003900:	4b05      	ldr	r3, [pc, #20]	; (8003918 <SEGGER_SYSVIEW_Conf+0x24>)
 8003902:	4a06      	ldr	r2, [pc, #24]	; (800391c <SEGGER_SYSVIEW_Conf+0x28>)
 8003904:	f001 f8e0 	bl	8004ac8 <SEGGER_SYSVIEW_Init>
                      &SYSVIEW_X_OS_TraceAPI, _cbSendSystemDesc);
  SEGGER_SYSVIEW_SetRAMBase(SYSVIEW_RAM_BASE);
 8003908:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800390c:	f001 f920 	bl	8004b50 <SEGGER_SYSVIEW_SetRAMBase>
}
 8003910:	bf00      	nop
 8003912:	bd80      	pop	{r7, pc}
 8003914:	20000000 	.word	0x20000000
 8003918:	080038d9 	.word	0x080038d9
 800391c:	080059b8 	.word	0x080059b8

08003920 <_cbSendTaskList>:
*  Function description
*    This function is part of the link between FreeRTOS and SYSVIEW.
*    Called from SystemView when asked by the host, it uses SYSVIEW
*    functions to send the entire task list to the host.
*/
static void _cbSendTaskList(void) {
 8003920:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003922:	b085      	sub	sp, #20
 8003924:	af02      	add	r7, sp, #8
  unsigned n;

  for (n = 0; n < _NumTasks; n++) {
 8003926:	2300      	movs	r3, #0
 8003928:	607b      	str	r3, [r7, #4]
 800392a:	e033      	b.n	8003994 <_cbSendTaskList+0x74>
#if INCLUDE_uxTaskGetStackHighWaterMark // Report Task Stack High Watermark
    _aTasks[n].uStackHighWaterMark = uxTaskGetStackHighWaterMark((TaskHandle_t)_aTasks[n].xHandle);
#endif
    SYSVIEW_SendTaskInfo((U32)_aTasks[n].xHandle, _aTasks[n].pcTaskName, (unsigned)_aTasks[n].uxCurrentPriority, (U32)_aTasks[n].pxStack, (unsigned)_aTasks[n].uStackHighWaterMark);
 800392c:	491e      	ldr	r1, [pc, #120]	; (80039a8 <_cbSendTaskList+0x88>)
 800392e:	687a      	ldr	r2, [r7, #4]
 8003930:	4613      	mov	r3, r2
 8003932:	009b      	lsls	r3, r3, #2
 8003934:	4413      	add	r3, r2
 8003936:	009b      	lsls	r3, r3, #2
 8003938:	440b      	add	r3, r1
 800393a:	6818      	ldr	r0, [r3, #0]
 800393c:	491a      	ldr	r1, [pc, #104]	; (80039a8 <_cbSendTaskList+0x88>)
 800393e:	687a      	ldr	r2, [r7, #4]
 8003940:	4613      	mov	r3, r2
 8003942:	009b      	lsls	r3, r3, #2
 8003944:	4413      	add	r3, r2
 8003946:	009b      	lsls	r3, r3, #2
 8003948:	440b      	add	r3, r1
 800394a:	3304      	adds	r3, #4
 800394c:	6819      	ldr	r1, [r3, #0]
 800394e:	4c16      	ldr	r4, [pc, #88]	; (80039a8 <_cbSendTaskList+0x88>)
 8003950:	687a      	ldr	r2, [r7, #4]
 8003952:	4613      	mov	r3, r2
 8003954:	009b      	lsls	r3, r3, #2
 8003956:	4413      	add	r3, r2
 8003958:	009b      	lsls	r3, r3, #2
 800395a:	4423      	add	r3, r4
 800395c:	3308      	adds	r3, #8
 800395e:	681c      	ldr	r4, [r3, #0]
 8003960:	4d11      	ldr	r5, [pc, #68]	; (80039a8 <_cbSendTaskList+0x88>)
 8003962:	687a      	ldr	r2, [r7, #4]
 8003964:	4613      	mov	r3, r2
 8003966:	009b      	lsls	r3, r3, #2
 8003968:	4413      	add	r3, r2
 800396a:	009b      	lsls	r3, r3, #2
 800396c:	442b      	add	r3, r5
 800396e:	330c      	adds	r3, #12
 8003970:	681d      	ldr	r5, [r3, #0]
 8003972:	4e0d      	ldr	r6, [pc, #52]	; (80039a8 <_cbSendTaskList+0x88>)
 8003974:	687a      	ldr	r2, [r7, #4]
 8003976:	4613      	mov	r3, r2
 8003978:	009b      	lsls	r3, r3, #2
 800397a:	4413      	add	r3, r2
 800397c:	009b      	lsls	r3, r3, #2
 800397e:	4433      	add	r3, r6
 8003980:	3310      	adds	r3, #16
 8003982:	681b      	ldr	r3, [r3, #0]
 8003984:	9300      	str	r3, [sp, #0]
 8003986:	462b      	mov	r3, r5
 8003988:	4622      	mov	r2, r4
 800398a:	f000 f92d 	bl	8003be8 <SYSVIEW_SendTaskInfo>
  for (n = 0; n < _NumTasks; n++) {
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	3301      	adds	r3, #1
 8003992:	607b      	str	r3, [r7, #4]
 8003994:	4b05      	ldr	r3, [pc, #20]	; (80039ac <_cbSendTaskList+0x8c>)
 8003996:	681b      	ldr	r3, [r3, #0]
 8003998:	687a      	ldr	r2, [r7, #4]
 800399a:	429a      	cmp	r2, r3
 800399c:	d3c6      	bcc.n	800392c <_cbSendTaskList+0xc>
  }
}
 800399e:	bf00      	nop
 80039a0:	bf00      	nop
 80039a2:	370c      	adds	r7, #12
 80039a4:	46bd      	mov	sp, r7
 80039a6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80039a8:	200191b4 	.word	0x200191b4
 80039ac:	20019254 	.word	0x20019254

080039b0 <_cbGetTime>:
*  Function description
*    This function is part of the link between FreeRTOS and SYSVIEW.
*    Called from SystemView when asked by the host, returns the
*    current system time in micro seconds.
*/
static U64 _cbGetTime(void) {
 80039b0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80039b4:	b082      	sub	sp, #8
 80039b6:	af00      	add	r7, sp, #0
  U64 Time;

  Time = xTaskGetTickCountFromISR();
 80039b8:	f7fe ffec 	bl	8002994 <xTaskGetTickCountFromISR>
 80039bc:	4603      	mov	r3, r0
 80039be:	2200      	movs	r2, #0
 80039c0:	469a      	mov	sl, r3
 80039c2:	4693      	mov	fp, r2
 80039c4:	e9c7 ab00 	strd	sl, fp, [r7]
  Time *= portTICK_PERIOD_MS;
  Time *= 1000;
 80039c8:	e9d7 0100 	ldrd	r0, r1, [r7]
 80039cc:	4602      	mov	r2, r0
 80039ce:	460b      	mov	r3, r1
 80039d0:	f04f 0a00 	mov.w	sl, #0
 80039d4:	f04f 0b00 	mov.w	fp, #0
 80039d8:	ea4f 1b43 	mov.w	fp, r3, lsl #5
 80039dc:	ea4b 6bd2 	orr.w	fp, fp, r2, lsr #27
 80039e0:	ea4f 1a42 	mov.w	sl, r2, lsl #5
 80039e4:	4652      	mov	r2, sl
 80039e6:	465b      	mov	r3, fp
 80039e8:	1a14      	subs	r4, r2, r0
 80039ea:	eb63 0501 	sbc.w	r5, r3, r1
 80039ee:	f04f 0200 	mov.w	r2, #0
 80039f2:	f04f 0300 	mov.w	r3, #0
 80039f6:	00ab      	lsls	r3, r5, #2
 80039f8:	ea43 7394 	orr.w	r3, r3, r4, lsr #30
 80039fc:	00a2      	lsls	r2, r4, #2
 80039fe:	4614      	mov	r4, r2
 8003a00:	461d      	mov	r5, r3
 8003a02:	eb14 0800 	adds.w	r8, r4, r0
 8003a06:	eb45 0901 	adc.w	r9, r5, r1
 8003a0a:	f04f 0200 	mov.w	r2, #0
 8003a0e:	f04f 0300 	mov.w	r3, #0
 8003a12:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003a16:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003a1a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003a1e:	4690      	mov	r8, r2
 8003a20:	4699      	mov	r9, r3
 8003a22:	e9c7 8900 	strd	r8, r9, [r7]
  return Time;
 8003a26:	e9d7 2300 	ldrd	r2, r3, [r7]
}
 8003a2a:	4610      	mov	r0, r2
 8003a2c:	4619      	mov	r1, r3
 8003a2e:	3708      	adds	r7, #8
 8003a30:	46bd      	mov	sp, r7
 8003a32:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
	...

08003a38 <SYSVIEW_AddTask>:
*       SYSVIEW_AddTask()
*
*  Function description
*    Add a task to the internal list and record its information.
*/
void SYSVIEW_AddTask(U32 xHandle, const char* pcTaskName, unsigned uxCurrentPriority, U32  pxStack, unsigned uStackHighWaterMark) {
 8003a38:	b580      	push	{r7, lr}
 8003a3a:	b086      	sub	sp, #24
 8003a3c:	af02      	add	r7, sp, #8
 8003a3e:	60f8      	str	r0, [r7, #12]
 8003a40:	60b9      	str	r1, [r7, #8]
 8003a42:	607a      	str	r2, [r7, #4]
 8003a44:	603b      	str	r3, [r7, #0]
  
  if (memcmp(pcTaskName, "IDLE", 5) == 0) {
 8003a46:	2205      	movs	r2, #5
 8003a48:	492b      	ldr	r1, [pc, #172]	; (8003af8 <SYSVIEW_AddTask+0xc0>)
 8003a4a:	68b8      	ldr	r0, [r7, #8]
 8003a4c:	f001 ff04 	bl	8005858 <memcmp>
 8003a50:	4603      	mov	r3, r0
 8003a52:	2b00      	cmp	r3, #0
 8003a54:	d04b      	beq.n	8003aee <SYSVIEW_AddTask+0xb6>
    return;
  }
  
  if (_NumTasks >= SYSVIEW_FREERTOS_MAX_NOF_TASKS) {
 8003a56:	4b29      	ldr	r3, [pc, #164]	; (8003afc <SYSVIEW_AddTask+0xc4>)
 8003a58:	681b      	ldr	r3, [r3, #0]
 8003a5a:	2b07      	cmp	r3, #7
 8003a5c:	d903      	bls.n	8003a66 <SYSVIEW_AddTask+0x2e>
    SEGGER_SYSVIEW_Warn("SYSTEMVIEW: Could not record task information. Maximum number of tasks reached.");
 8003a5e:	4828      	ldr	r0, [pc, #160]	; (8003b00 <SYSVIEW_AddTask+0xc8>)
 8003a60:	f001 fe4c 	bl	80056fc <SEGGER_SYSVIEW_Warn>
    return;
 8003a64:	e044      	b.n	8003af0 <SYSVIEW_AddTask+0xb8>
  }

  _aTasks[_NumTasks].xHandle = xHandle;
 8003a66:	4b25      	ldr	r3, [pc, #148]	; (8003afc <SYSVIEW_AddTask+0xc4>)
 8003a68:	681a      	ldr	r2, [r3, #0]
 8003a6a:	4926      	ldr	r1, [pc, #152]	; (8003b04 <SYSVIEW_AddTask+0xcc>)
 8003a6c:	4613      	mov	r3, r2
 8003a6e:	009b      	lsls	r3, r3, #2
 8003a70:	4413      	add	r3, r2
 8003a72:	009b      	lsls	r3, r3, #2
 8003a74:	440b      	add	r3, r1
 8003a76:	68fa      	ldr	r2, [r7, #12]
 8003a78:	601a      	str	r2, [r3, #0]
  _aTasks[_NumTasks].pcTaskName = pcTaskName;
 8003a7a:	4b20      	ldr	r3, [pc, #128]	; (8003afc <SYSVIEW_AddTask+0xc4>)
 8003a7c:	681a      	ldr	r2, [r3, #0]
 8003a7e:	4921      	ldr	r1, [pc, #132]	; (8003b04 <SYSVIEW_AddTask+0xcc>)
 8003a80:	4613      	mov	r3, r2
 8003a82:	009b      	lsls	r3, r3, #2
 8003a84:	4413      	add	r3, r2
 8003a86:	009b      	lsls	r3, r3, #2
 8003a88:	440b      	add	r3, r1
 8003a8a:	3304      	adds	r3, #4
 8003a8c:	68ba      	ldr	r2, [r7, #8]
 8003a8e:	601a      	str	r2, [r3, #0]
  _aTasks[_NumTasks].uxCurrentPriority = uxCurrentPriority;
 8003a90:	4b1a      	ldr	r3, [pc, #104]	; (8003afc <SYSVIEW_AddTask+0xc4>)
 8003a92:	681a      	ldr	r2, [r3, #0]
 8003a94:	491b      	ldr	r1, [pc, #108]	; (8003b04 <SYSVIEW_AddTask+0xcc>)
 8003a96:	4613      	mov	r3, r2
 8003a98:	009b      	lsls	r3, r3, #2
 8003a9a:	4413      	add	r3, r2
 8003a9c:	009b      	lsls	r3, r3, #2
 8003a9e:	440b      	add	r3, r1
 8003aa0:	3308      	adds	r3, #8
 8003aa2:	687a      	ldr	r2, [r7, #4]
 8003aa4:	601a      	str	r2, [r3, #0]
  _aTasks[_NumTasks].pxStack = pxStack;
 8003aa6:	4b15      	ldr	r3, [pc, #84]	; (8003afc <SYSVIEW_AddTask+0xc4>)
 8003aa8:	681a      	ldr	r2, [r3, #0]
 8003aaa:	4916      	ldr	r1, [pc, #88]	; (8003b04 <SYSVIEW_AddTask+0xcc>)
 8003aac:	4613      	mov	r3, r2
 8003aae:	009b      	lsls	r3, r3, #2
 8003ab0:	4413      	add	r3, r2
 8003ab2:	009b      	lsls	r3, r3, #2
 8003ab4:	440b      	add	r3, r1
 8003ab6:	330c      	adds	r3, #12
 8003ab8:	683a      	ldr	r2, [r7, #0]
 8003aba:	601a      	str	r2, [r3, #0]
  _aTasks[_NumTasks].uStackHighWaterMark = uStackHighWaterMark;
 8003abc:	4b0f      	ldr	r3, [pc, #60]	; (8003afc <SYSVIEW_AddTask+0xc4>)
 8003abe:	681a      	ldr	r2, [r3, #0]
 8003ac0:	4910      	ldr	r1, [pc, #64]	; (8003b04 <SYSVIEW_AddTask+0xcc>)
 8003ac2:	4613      	mov	r3, r2
 8003ac4:	009b      	lsls	r3, r3, #2
 8003ac6:	4413      	add	r3, r2
 8003ac8:	009b      	lsls	r3, r3, #2
 8003aca:	440b      	add	r3, r1
 8003acc:	3310      	adds	r3, #16
 8003ace:	69ba      	ldr	r2, [r7, #24]
 8003ad0:	601a      	str	r2, [r3, #0]

  _NumTasks++;
 8003ad2:	4b0a      	ldr	r3, [pc, #40]	; (8003afc <SYSVIEW_AddTask+0xc4>)
 8003ad4:	681b      	ldr	r3, [r3, #0]
 8003ad6:	3301      	adds	r3, #1
 8003ad8:	4a08      	ldr	r2, [pc, #32]	; (8003afc <SYSVIEW_AddTask+0xc4>)
 8003ada:	6013      	str	r3, [r2, #0]

  SYSVIEW_SendTaskInfo(xHandle, pcTaskName,uxCurrentPriority, pxStack, uStackHighWaterMark);
 8003adc:	69bb      	ldr	r3, [r7, #24]
 8003ade:	9300      	str	r3, [sp, #0]
 8003ae0:	683b      	ldr	r3, [r7, #0]
 8003ae2:	687a      	ldr	r2, [r7, #4]
 8003ae4:	68b9      	ldr	r1, [r7, #8]
 8003ae6:	68f8      	ldr	r0, [r7, #12]
 8003ae8:	f000 f87e 	bl	8003be8 <SYSVIEW_SendTaskInfo>
 8003aec:	e000      	b.n	8003af0 <SYSVIEW_AddTask+0xb8>
    return;
 8003aee:	bf00      	nop

}
 8003af0:	3710      	adds	r7, #16
 8003af2:	46bd      	mov	sp, r7
 8003af4:	bd80      	pop	{r7, pc}
 8003af6:	bf00      	nop
 8003af8:	08005928 	.word	0x08005928
 8003afc:	20019254 	.word	0x20019254
 8003b00:	08005930 	.word	0x08005930
 8003b04:	200191b4 	.word	0x200191b4

08003b08 <SYSVIEW_UpdateTask>:
*       SYSVIEW_UpdateTask()
*
*  Function description
*    Update a task in the internal list and record its information.
*/
void SYSVIEW_UpdateTask(U32 xHandle, const char* pcTaskName, unsigned uxCurrentPriority, U32 pxStack, unsigned uStackHighWaterMark) {
 8003b08:	b580      	push	{r7, lr}
 8003b0a:	b088      	sub	sp, #32
 8003b0c:	af02      	add	r7, sp, #8
 8003b0e:	60f8      	str	r0, [r7, #12]
 8003b10:	60b9      	str	r1, [r7, #8]
 8003b12:	607a      	str	r2, [r7, #4]
 8003b14:	603b      	str	r3, [r7, #0]
  unsigned n;
  
  if (memcmp(pcTaskName, "IDLE", 5) == 0) {
 8003b16:	2205      	movs	r2, #5
 8003b18:	4930      	ldr	r1, [pc, #192]	; (8003bdc <SYSVIEW_UpdateTask+0xd4>)
 8003b1a:	68b8      	ldr	r0, [r7, #8]
 8003b1c:	f001 fe9c 	bl	8005858 <memcmp>
 8003b20:	4603      	mov	r3, r0
 8003b22:	2b00      	cmp	r3, #0
 8003b24:	d056      	beq.n	8003bd4 <SYSVIEW_UpdateTask+0xcc>
    return;
  }

  for (n = 0; n < _NumTasks; n++) {
 8003b26:	2300      	movs	r3, #0
 8003b28:	617b      	str	r3, [r7, #20]
 8003b2a:	e00d      	b.n	8003b48 <SYSVIEW_UpdateTask+0x40>
    if (_aTasks[n].xHandle == xHandle) {
 8003b2c:	492c      	ldr	r1, [pc, #176]	; (8003be0 <SYSVIEW_UpdateTask+0xd8>)
 8003b2e:	697a      	ldr	r2, [r7, #20]
 8003b30:	4613      	mov	r3, r2
 8003b32:	009b      	lsls	r3, r3, #2
 8003b34:	4413      	add	r3, r2
 8003b36:	009b      	lsls	r3, r3, #2
 8003b38:	440b      	add	r3, r1
 8003b3a:	681b      	ldr	r3, [r3, #0]
 8003b3c:	68fa      	ldr	r2, [r7, #12]
 8003b3e:	429a      	cmp	r2, r3
 8003b40:	d008      	beq.n	8003b54 <SYSVIEW_UpdateTask+0x4c>
  for (n = 0; n < _NumTasks; n++) {
 8003b42:	697b      	ldr	r3, [r7, #20]
 8003b44:	3301      	adds	r3, #1
 8003b46:	617b      	str	r3, [r7, #20]
 8003b48:	4b26      	ldr	r3, [pc, #152]	; (8003be4 <SYSVIEW_UpdateTask+0xdc>)
 8003b4a:	681b      	ldr	r3, [r3, #0]
 8003b4c:	697a      	ldr	r2, [r7, #20]
 8003b4e:	429a      	cmp	r2, r3
 8003b50:	d3ec      	bcc.n	8003b2c <SYSVIEW_UpdateTask+0x24>
 8003b52:	e000      	b.n	8003b56 <SYSVIEW_UpdateTask+0x4e>
      break;
 8003b54:	bf00      	nop
    }
  }
  if (n < _NumTasks) {
 8003b56:	4b23      	ldr	r3, [pc, #140]	; (8003be4 <SYSVIEW_UpdateTask+0xdc>)
 8003b58:	681b      	ldr	r3, [r3, #0]
 8003b5a:	697a      	ldr	r2, [r7, #20]
 8003b5c:	429a      	cmp	r2, r3
 8003b5e:	d230      	bcs.n	8003bc2 <SYSVIEW_UpdateTask+0xba>
    _aTasks[n].pcTaskName = pcTaskName;
 8003b60:	491f      	ldr	r1, [pc, #124]	; (8003be0 <SYSVIEW_UpdateTask+0xd8>)
 8003b62:	697a      	ldr	r2, [r7, #20]
 8003b64:	4613      	mov	r3, r2
 8003b66:	009b      	lsls	r3, r3, #2
 8003b68:	4413      	add	r3, r2
 8003b6a:	009b      	lsls	r3, r3, #2
 8003b6c:	440b      	add	r3, r1
 8003b6e:	3304      	adds	r3, #4
 8003b70:	68ba      	ldr	r2, [r7, #8]
 8003b72:	601a      	str	r2, [r3, #0]
    _aTasks[n].uxCurrentPriority = uxCurrentPriority;
 8003b74:	491a      	ldr	r1, [pc, #104]	; (8003be0 <SYSVIEW_UpdateTask+0xd8>)
 8003b76:	697a      	ldr	r2, [r7, #20]
 8003b78:	4613      	mov	r3, r2
 8003b7a:	009b      	lsls	r3, r3, #2
 8003b7c:	4413      	add	r3, r2
 8003b7e:	009b      	lsls	r3, r3, #2
 8003b80:	440b      	add	r3, r1
 8003b82:	3308      	adds	r3, #8
 8003b84:	687a      	ldr	r2, [r7, #4]
 8003b86:	601a      	str	r2, [r3, #0]
    _aTasks[n].pxStack = pxStack;
 8003b88:	4915      	ldr	r1, [pc, #84]	; (8003be0 <SYSVIEW_UpdateTask+0xd8>)
 8003b8a:	697a      	ldr	r2, [r7, #20]
 8003b8c:	4613      	mov	r3, r2
 8003b8e:	009b      	lsls	r3, r3, #2
 8003b90:	4413      	add	r3, r2
 8003b92:	009b      	lsls	r3, r3, #2
 8003b94:	440b      	add	r3, r1
 8003b96:	330c      	adds	r3, #12
 8003b98:	683a      	ldr	r2, [r7, #0]
 8003b9a:	601a      	str	r2, [r3, #0]
    _aTasks[n].uStackHighWaterMark = uStackHighWaterMark;
 8003b9c:	4910      	ldr	r1, [pc, #64]	; (8003be0 <SYSVIEW_UpdateTask+0xd8>)
 8003b9e:	697a      	ldr	r2, [r7, #20]
 8003ba0:	4613      	mov	r3, r2
 8003ba2:	009b      	lsls	r3, r3, #2
 8003ba4:	4413      	add	r3, r2
 8003ba6:	009b      	lsls	r3, r3, #2
 8003ba8:	440b      	add	r3, r1
 8003baa:	3310      	adds	r3, #16
 8003bac:	6a3a      	ldr	r2, [r7, #32]
 8003bae:	601a      	str	r2, [r3, #0]

    SYSVIEW_SendTaskInfo(xHandle, pcTaskName, uxCurrentPriority, pxStack, uStackHighWaterMark);
 8003bb0:	6a3b      	ldr	r3, [r7, #32]
 8003bb2:	9300      	str	r3, [sp, #0]
 8003bb4:	683b      	ldr	r3, [r7, #0]
 8003bb6:	687a      	ldr	r2, [r7, #4]
 8003bb8:	68b9      	ldr	r1, [r7, #8]
 8003bba:	68f8      	ldr	r0, [r7, #12]
 8003bbc:	f000 f814 	bl	8003be8 <SYSVIEW_SendTaskInfo>
 8003bc0:	e009      	b.n	8003bd6 <SYSVIEW_UpdateTask+0xce>
  } else {
    SYSVIEW_AddTask(xHandle, pcTaskName, uxCurrentPriority, pxStack, uStackHighWaterMark);
 8003bc2:	6a3b      	ldr	r3, [r7, #32]
 8003bc4:	9300      	str	r3, [sp, #0]
 8003bc6:	683b      	ldr	r3, [r7, #0]
 8003bc8:	687a      	ldr	r2, [r7, #4]
 8003bca:	68b9      	ldr	r1, [r7, #8]
 8003bcc:	68f8      	ldr	r0, [r7, #12]
 8003bce:	f7ff ff33 	bl	8003a38 <SYSVIEW_AddTask>
 8003bd2:	e000      	b.n	8003bd6 <SYSVIEW_UpdateTask+0xce>
    return;
 8003bd4:	bf00      	nop
  }
}
 8003bd6:	3718      	adds	r7, #24
 8003bd8:	46bd      	mov	sp, r7
 8003bda:	bd80      	pop	{r7, pc}
 8003bdc:	08005928 	.word	0x08005928
 8003be0:	200191b4 	.word	0x200191b4
 8003be4:	20019254 	.word	0x20019254

08003be8 <SYSVIEW_SendTaskInfo>:
*       SYSVIEW_SendTaskInfo()
*
*  Function description
*    Record task information.
*/
void SYSVIEW_SendTaskInfo(U32 TaskID, const char* sName, unsigned Prio, U32 StackBase, unsigned StackSize) {
 8003be8:	b580      	push	{r7, lr}
 8003bea:	b08a      	sub	sp, #40	; 0x28
 8003bec:	af00      	add	r7, sp, #0
 8003bee:	60f8      	str	r0, [r7, #12]
 8003bf0:	60b9      	str	r1, [r7, #8]
 8003bf2:	607a      	str	r2, [r7, #4]
 8003bf4:	603b      	str	r3, [r7, #0]
  SEGGER_SYSVIEW_TASKINFO TaskInfo;

  memset(&TaskInfo, 0, sizeof(TaskInfo)); // Fill all elements with 0 to allow extending the structure in future version without breaking the code
 8003bf6:	f107 0314 	add.w	r3, r7, #20
 8003bfa:	2214      	movs	r2, #20
 8003bfc:	2100      	movs	r1, #0
 8003bfe:	4618      	mov	r0, r3
 8003c00:	f001 fe48 	bl	8005894 <memset>
  TaskInfo.TaskID     = TaskID;
 8003c04:	68fb      	ldr	r3, [r7, #12]
 8003c06:	617b      	str	r3, [r7, #20]
  TaskInfo.sName      = sName;
 8003c08:	68bb      	ldr	r3, [r7, #8]
 8003c0a:	61bb      	str	r3, [r7, #24]
  TaskInfo.Prio       = Prio;
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	61fb      	str	r3, [r7, #28]
  TaskInfo.StackBase  = StackBase;
 8003c10:	683b      	ldr	r3, [r7, #0]
 8003c12:	623b      	str	r3, [r7, #32]
  TaskInfo.StackSize  = StackSize;
 8003c14:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003c16:	627b      	str	r3, [r7, #36]	; 0x24
  SEGGER_SYSVIEW_SendTaskInfo(&TaskInfo);
 8003c18:	f107 0314 	add.w	r3, r7, #20
 8003c1c:	4618      	mov	r0, r3
 8003c1e:	f001 f9d7 	bl	8004fd0 <SEGGER_SYSVIEW_SendTaskInfo>
}
 8003c22:	bf00      	nop
 8003c24:	3728      	adds	r7, #40	; 0x28
 8003c26:	46bd      	mov	sp, r7
 8003c28:	bd80      	pop	{r7, pc}
	...

08003c2c <__NVIC_EnableIRQ>:
{
 8003c2c:	b480      	push	{r7}
 8003c2e:	b083      	sub	sp, #12
 8003c30:	af00      	add	r7, sp, #0
 8003c32:	4603      	mov	r3, r0
 8003c34:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003c36:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003c3a:	2b00      	cmp	r3, #0
 8003c3c:	db0b      	blt.n	8003c56 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003c3e:	79fb      	ldrb	r3, [r7, #7]
 8003c40:	f003 021f 	and.w	r2, r3, #31
 8003c44:	4907      	ldr	r1, [pc, #28]	; (8003c64 <__NVIC_EnableIRQ+0x38>)
 8003c46:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003c4a:	095b      	lsrs	r3, r3, #5
 8003c4c:	2001      	movs	r0, #1
 8003c4e:	fa00 f202 	lsl.w	r2, r0, r2
 8003c52:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8003c56:	bf00      	nop
 8003c58:	370c      	adds	r7, #12
 8003c5a:	46bd      	mov	sp, r7
 8003c5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c60:	4770      	bx	lr
 8003c62:	bf00      	nop
 8003c64:	e000e100 	.word	0xe000e100

08003c68 <__NVIC_SetPriority>:
{
 8003c68:	b480      	push	{r7}
 8003c6a:	b083      	sub	sp, #12
 8003c6c:	af00      	add	r7, sp, #0
 8003c6e:	4603      	mov	r3, r0
 8003c70:	6039      	str	r1, [r7, #0]
 8003c72:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003c74:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003c78:	2b00      	cmp	r3, #0
 8003c7a:	db0a      	blt.n	8003c92 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003c7c:	683b      	ldr	r3, [r7, #0]
 8003c7e:	b2da      	uxtb	r2, r3
 8003c80:	490c      	ldr	r1, [pc, #48]	; (8003cb4 <__NVIC_SetPriority+0x4c>)
 8003c82:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003c86:	0112      	lsls	r2, r2, #4
 8003c88:	b2d2      	uxtb	r2, r2
 8003c8a:	440b      	add	r3, r1
 8003c8c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8003c90:	e00a      	b.n	8003ca8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003c92:	683b      	ldr	r3, [r7, #0]
 8003c94:	b2da      	uxtb	r2, r3
 8003c96:	4908      	ldr	r1, [pc, #32]	; (8003cb8 <__NVIC_SetPriority+0x50>)
 8003c98:	79fb      	ldrb	r3, [r7, #7]
 8003c9a:	f003 030f 	and.w	r3, r3, #15
 8003c9e:	3b04      	subs	r3, #4
 8003ca0:	0112      	lsls	r2, r2, #4
 8003ca2:	b2d2      	uxtb	r2, r2
 8003ca4:	440b      	add	r3, r1
 8003ca6:	761a      	strb	r2, [r3, #24]
}
 8003ca8:	bf00      	nop
 8003caa:	370c      	adds	r7, #12
 8003cac:	46bd      	mov	sp, r7
 8003cae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cb2:	4770      	bx	lr
 8003cb4:	e000e100 	.word	0xe000e100
 8003cb8:	e000ed00 	.word	0xe000ed00

08003cbc <_StartSysView>:
  U8         NumBytesHelloRcvd;
  U8         NumBytesHelloSent;
  int        ChannelID;
} _SVInfo = {0,0,1};

static void _StartSysView(void) {
 8003cbc:	b580      	push	{r7, lr}
 8003cbe:	b082      	sub	sp, #8
 8003cc0:	af00      	add	r7, sp, #0
  int r;

  r = SEGGER_SYSVIEW_IsStarted();
 8003cc2:	f001 fd77 	bl	80057b4 <SEGGER_SYSVIEW_IsStarted>
 8003cc6:	6078      	str	r0, [r7, #4]
  if (r == 0) {
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	2b00      	cmp	r3, #0
 8003ccc:	d101      	bne.n	8003cd2 <_StartSysView+0x16>
    SEGGER_SYSVIEW_Start();
 8003cce:	f001 f803 	bl	8004cd8 <SEGGER_SYSVIEW_Start>
  }
}
 8003cd2:	bf00      	nop
 8003cd4:	3708      	adds	r7, #8
 8003cd6:	46bd      	mov	sp, r7
 8003cd8:	bd80      	pop	{r7, pc}
	...

08003cdc <_cbOnUARTRx>:

static void _cbOnUARTRx(U8 Data) {
 8003cdc:	b580      	push	{r7, lr}
 8003cde:	b082      	sub	sp, #8
 8003ce0:	af00      	add	r7, sp, #0
 8003ce2:	4603      	mov	r3, r0
 8003ce4:	71fb      	strb	r3, [r7, #7]
  if (_SVInfo.NumBytesHelloRcvd < _SERVER_HELLO_SIZE) {  // Not all bytes of <Hello> message received by SysView yet?
 8003ce6:	4b0c      	ldr	r3, [pc, #48]	; (8003d18 <_cbOnUARTRx+0x3c>)
 8003ce8:	781b      	ldrb	r3, [r3, #0]
 8003cea:	2b03      	cmp	r3, #3
 8003cec:	d806      	bhi.n	8003cfc <_cbOnUARTRx+0x20>
    _SVInfo.NumBytesHelloRcvd++;
 8003cee:	4b0a      	ldr	r3, [pc, #40]	; (8003d18 <_cbOnUARTRx+0x3c>)
 8003cf0:	781b      	ldrb	r3, [r3, #0]
 8003cf2:	3301      	adds	r3, #1
 8003cf4:	b2da      	uxtb	r2, r3
 8003cf6:	4b08      	ldr	r3, [pc, #32]	; (8003d18 <_cbOnUARTRx+0x3c>)
 8003cf8:	701a      	strb	r2, [r3, #0]
    goto Done;
 8003cfa:	e009      	b.n	8003d10 <_cbOnUARTRx+0x34>
  }
  _StartSysView();
 8003cfc:	f7ff ffde 	bl	8003cbc <_StartSysView>
  SEGGER_RTT_WriteDownBuffer(_SVInfo.ChannelID, &Data, 1);  // Write data into corresponding RTT buffer for application to read and handle accordingly
 8003d00:	4b05      	ldr	r3, [pc, #20]	; (8003d18 <_cbOnUARTRx+0x3c>)
 8003d02:	685b      	ldr	r3, [r3, #4]
 8003d04:	4618      	mov	r0, r3
 8003d06:	1dfb      	adds	r3, r7, #7
 8003d08:	2201      	movs	r2, #1
 8003d0a:	4619      	mov	r1, r3
 8003d0c:	f000 fb9a 	bl	8004444 <SEGGER_RTT_WriteDownBuffer>
Done:
  return;
 8003d10:	bf00      	nop
}
 8003d12:	3708      	adds	r7, #8
 8003d14:	46bd      	mov	sp, r7
 8003d16:	bd80      	pop	{r7, pc}
 8003d18:	20000014 	.word	0x20000014

08003d1c <_cbOnUARTTx>:

static int _cbOnUARTTx(U8* pChar) {
 8003d1c:	b580      	push	{r7, lr}
 8003d1e:	b084      	sub	sp, #16
 8003d20:	af00      	add	r7, sp, #0
 8003d22:	6078      	str	r0, [r7, #4]
  int r;

  if (_SVInfo.NumBytesHelloSent < _TARGET_HELLO_SIZE) {  // Not all bytes of <Hello> message sent to SysView yet?
 8003d24:	4b14      	ldr	r3, [pc, #80]	; (8003d78 <_cbOnUARTTx+0x5c>)
 8003d26:	785b      	ldrb	r3, [r3, #1]
 8003d28:	2b03      	cmp	r3, #3
 8003d2a:	d80f      	bhi.n	8003d4c <_cbOnUARTTx+0x30>
    *pChar = _abHelloMsg[_SVInfo.NumBytesHelloSent];
 8003d2c:	4b12      	ldr	r3, [pc, #72]	; (8003d78 <_cbOnUARTTx+0x5c>)
 8003d2e:	785b      	ldrb	r3, [r3, #1]
 8003d30:	461a      	mov	r2, r3
 8003d32:	4b12      	ldr	r3, [pc, #72]	; (8003d7c <_cbOnUARTTx+0x60>)
 8003d34:	5c9a      	ldrb	r2, [r3, r2]
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	701a      	strb	r2, [r3, #0]
    _SVInfo.NumBytesHelloSent++;
 8003d3a:	4b0f      	ldr	r3, [pc, #60]	; (8003d78 <_cbOnUARTTx+0x5c>)
 8003d3c:	785b      	ldrb	r3, [r3, #1]
 8003d3e:	3301      	adds	r3, #1
 8003d40:	b2da      	uxtb	r2, r3
 8003d42:	4b0d      	ldr	r3, [pc, #52]	; (8003d78 <_cbOnUARTTx+0x5c>)
 8003d44:	705a      	strb	r2, [r3, #1]
    r = 1;
 8003d46:	2301      	movs	r3, #1
 8003d48:	60fb      	str	r3, [r7, #12]
    goto Done;
 8003d4a:	e00f      	b.n	8003d6c <_cbOnUARTTx+0x50>
  }
  r = SEGGER_RTT_ReadUpBufferNoLock(_SVInfo.ChannelID, pChar, 1);
 8003d4c:	4b0a      	ldr	r3, [pc, #40]	; (8003d78 <_cbOnUARTTx+0x5c>)
 8003d4e:	685b      	ldr	r3, [r3, #4]
 8003d50:	2201      	movs	r2, #1
 8003d52:	6879      	ldr	r1, [r7, #4]
 8003d54:	4618      	mov	r0, r3
 8003d56:	f000 fa19 	bl	800418c <SEGGER_RTT_ReadUpBufferNoLock>
 8003d5a:	4603      	mov	r3, r0
 8003d5c:	60fb      	str	r3, [r7, #12]
  if (r < 0) {  // Failed to read from up buffer?
 8003d5e:	68fb      	ldr	r3, [r7, #12]
 8003d60:	2b00      	cmp	r3, #0
 8003d62:	da02      	bge.n	8003d6a <_cbOnUARTTx+0x4e>
    r = 0;
 8003d64:	2300      	movs	r3, #0
 8003d66:	60fb      	str	r3, [r7, #12]
 8003d68:	e000      	b.n	8003d6c <_cbOnUARTTx+0x50>
  }
Done:
 8003d6a:	bf00      	nop
  return r;
 8003d6c:	68fb      	ldr	r3, [r7, #12]
}
 8003d6e:	4618      	mov	r0, r3
 8003d70:	3710      	adds	r7, #16
 8003d72:	46bd      	mov	sp, r7
 8003d74:	bd80      	pop	{r7, pc}
 8003d76:	bf00      	nop
 8003d78:	20000014 	.word	0x20000014
 8003d7c:	080059c0 	.word	0x080059c0

08003d80 <SEGGER_UART_init>:

void SEGGER_UART_init(U32 baud)
{
 8003d80:	b580      	push	{r7, lr}
 8003d82:	b082      	sub	sp, #8
 8003d84:	af00      	add	r7, sp, #0
 8003d86:	6078      	str	r0, [r7, #4]
	HIF_UART_Init(baud, _cbOnUARTTx, _cbOnUARTRx);
 8003d88:	4a04      	ldr	r2, [pc, #16]	; (8003d9c <SEGGER_UART_init+0x1c>)
 8003d8a:	4905      	ldr	r1, [pc, #20]	; (8003da0 <SEGGER_UART_init+0x20>)
 8003d8c:	6878      	ldr	r0, [r7, #4]
 8003d8e:	f000 f863 	bl	8003e58 <HIF_UART_Init>
}
 8003d92:	bf00      	nop
 8003d94:	3708      	adds	r7, #8
 8003d96:	46bd      	mov	sp, r7
 8003d98:	bd80      	pop	{r7, pc}
 8003d9a:	bf00      	nop
 8003d9c:	08003cdd 	.word	0x08003cdd
 8003da0:	08003d1d 	.word	0x08003d1d

08003da4 <USART2_IRQHandler>:
*  Notes
*    (1) This is a high-prio interrupt so it may NOT use embOS functions
*        However, this also means that embOS will never disable this interrupt
*/
void USART2_IRQHandler(void);
void USART2_IRQHandler(void) {
 8003da4:	b580      	push	{r7, lr}
 8003da6:	b084      	sub	sp, #16
 8003da8:	af00      	add	r7, sp, #0
  int UsartStatus;
  uint8_t v;
  int r;

  UsartStatus = USART_SR;                              // Examine status register
 8003daa:	4b1e      	ldr	r3, [pc, #120]	; (8003e24 <USART2_IRQHandler+0x80>)
 8003dac:	681b      	ldr	r3, [r3, #0]
 8003dae:	60fb      	str	r3, [r7, #12]
  if (UsartStatus & (1 << USART_RXNE)) {               // Data received?
 8003db0:	68fb      	ldr	r3, [r7, #12]
 8003db2:	f003 0320 	and.w	r3, r3, #32
 8003db6:	2b00      	cmp	r3, #0
 8003db8:	d011      	beq.n	8003dde <USART2_IRQHandler+0x3a>
    v = USART_DR;                                      // Read data
 8003dba:	4b1b      	ldr	r3, [pc, #108]	; (8003e28 <USART2_IRQHandler+0x84>)
 8003dbc:	681b      	ldr	r3, [r3, #0]
 8003dbe:	b2db      	uxtb	r3, r3
 8003dc0:	71fb      	strb	r3, [r7, #7]
    if ((UsartStatus & USART_RX_ERROR_FLAGS) == 0) {   // Only process data if no error occurred
 8003dc2:	68fb      	ldr	r3, [r7, #12]
 8003dc4:	f003 030b 	and.w	r3, r3, #11
 8003dc8:	2b00      	cmp	r3, #0
 8003dca:	d108      	bne.n	8003dde <USART2_IRQHandler+0x3a>
      (void)v;                                         // Avoid warning in BTL
      if (_cbOnRx) {
 8003dcc:	4b17      	ldr	r3, [pc, #92]	; (8003e2c <USART2_IRQHandler+0x88>)
 8003dce:	681b      	ldr	r3, [r3, #0]
 8003dd0:	2b00      	cmp	r3, #0
 8003dd2:	d004      	beq.n	8003dde <USART2_IRQHandler+0x3a>
        _cbOnRx(v);
 8003dd4:	4b15      	ldr	r3, [pc, #84]	; (8003e2c <USART2_IRQHandler+0x88>)
 8003dd6:	681b      	ldr	r3, [r3, #0]
 8003dd8:	79fa      	ldrb	r2, [r7, #7]
 8003dda:	4610      	mov	r0, r2
 8003ddc:	4798      	blx	r3
      }
    }
  }
  if (UsartStatus & (1 << USART_TXE)) {                // Tx (data register) empty? => Send next character Note: Shift register may still hold a character that has not been sent yet.
 8003dde:	68fb      	ldr	r3, [r7, #12]
 8003de0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003de4:	2b00      	cmp	r3, #0
 8003de6:	d01a      	beq.n	8003e1e <USART2_IRQHandler+0x7a>
    //
    // Under special circumstances, (old) BTL of Flasher does not wait until a complete string has been sent via UART,
    // so there might be an TxE interrupt pending *before* the FW had a chance to set the callbacks accordingly which would result in a NULL-pointer call...
    // Therefore, we need to check if the function pointer is valid.
    //
    if (_cbOnTx == NULL) {  // No callback set? => Nothing to do...
 8003de8:	4b11      	ldr	r3, [pc, #68]	; (8003e30 <USART2_IRQHandler+0x8c>)
 8003dea:	681b      	ldr	r3, [r3, #0]
 8003dec:	2b00      	cmp	r3, #0
 8003dee:	d015      	beq.n	8003e1c <USART2_IRQHandler+0x78>
      return;
    }
    r = _cbOnTx(&v);
 8003df0:	4b0f      	ldr	r3, [pc, #60]	; (8003e30 <USART2_IRQHandler+0x8c>)
 8003df2:	681b      	ldr	r3, [r3, #0]
 8003df4:	1dfa      	adds	r2, r7, #7
 8003df6:	4610      	mov	r0, r2
 8003df8:	4798      	blx	r3
 8003dfa:	60b8      	str	r0, [r7, #8]
    if (r == 0) {                          // No more characters to send ?
 8003dfc:	68bb      	ldr	r3, [r7, #8]
 8003dfe:	2b00      	cmp	r3, #0
 8003e00:	d106      	bne.n	8003e10 <USART2_IRQHandler+0x6c>
      USART_CR1 &= ~(1UL << USART_TXEIE);  // Disable further tx interrupts
 8003e02:	4b0c      	ldr	r3, [pc, #48]	; (8003e34 <USART2_IRQHandler+0x90>)
 8003e04:	681b      	ldr	r3, [r3, #0]
 8003e06:	4a0b      	ldr	r2, [pc, #44]	; (8003e34 <USART2_IRQHandler+0x90>)
 8003e08:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003e0c:	6013      	str	r3, [r2, #0]
 8003e0e:	e006      	b.n	8003e1e <USART2_IRQHandler+0x7a>
    } else {
      USART_SR;      // Makes sure that "transmission complete" flag in USART_SR is reset to 0 as soon as we write USART_DR. If USART_SR is not read before, writing USART_DR does not clear "transmission complete". See STM32F4 USART documentation for more detailed description.
 8003e10:	4b04      	ldr	r3, [pc, #16]	; (8003e24 <USART2_IRQHandler+0x80>)
 8003e12:	681b      	ldr	r3, [r3, #0]
      USART_DR = v;  // Start transmission by writing to data register
 8003e14:	79fa      	ldrb	r2, [r7, #7]
 8003e16:	4b04      	ldr	r3, [pc, #16]	; (8003e28 <USART2_IRQHandler+0x84>)
 8003e18:	601a      	str	r2, [r3, #0]
 8003e1a:	e000      	b.n	8003e1e <USART2_IRQHandler+0x7a>
      return;
 8003e1c:	bf00      	nop
    }
  }
}
 8003e1e:	3710      	adds	r7, #16
 8003e20:	46bd      	mov	sp, r7
 8003e22:	bd80      	pop	{r7, pc}
 8003e24:	40004400 	.word	0x40004400
 8003e28:	40004404 	.word	0x40004404
 8003e2c:	20019258 	.word	0x20019258
 8003e30:	2001925c 	.word	0x2001925c
 8003e34:	4000440c 	.word	0x4000440c

08003e38 <HIF_UART_EnableTXEInterrupt>:

/*********************************************************************
*
*       HIF_UART_EnableTXEInterrupt()
*/
void HIF_UART_EnableTXEInterrupt(void) {
 8003e38:	b480      	push	{r7}
 8003e3a:	af00      	add	r7, sp, #0
  USART_CR1 |= (1 << USART_TXEIE);  // enable Tx empty interrupt => Triggered as soon as data register content has been copied to shift register
 8003e3c:	4b05      	ldr	r3, [pc, #20]	; (8003e54 <HIF_UART_EnableTXEInterrupt+0x1c>)
 8003e3e:	681b      	ldr	r3, [r3, #0]
 8003e40:	4a04      	ldr	r2, [pc, #16]	; (8003e54 <HIF_UART_EnableTXEInterrupt+0x1c>)
 8003e42:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003e46:	6013      	str	r3, [r2, #0]
}
 8003e48:	bf00      	nop
 8003e4a:	46bd      	mov	sp, r7
 8003e4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e50:	4770      	bx	lr
 8003e52:	bf00      	nop
 8003e54:	4000440c 	.word	0x4000440c

08003e58 <HIF_UART_Init>:

/*********************************************************************
*
*       HIF_UART_Init()
*/
void HIF_UART_Init(uint32_t Baudrate, UART_ON_TX_FUNC_P cbOnTx, UART_ON_RX_FUNC_P cbOnRx) {
 8003e58:	b580      	push	{r7, lr}
 8003e5a:	b086      	sub	sp, #24
 8003e5c:	af00      	add	r7, sp, #0
 8003e5e:	60f8      	str	r0, [r7, #12]
 8003e60:	60b9      	str	r1, [r7, #8]
 8003e62:	607a      	str	r2, [r7, #4]
  uint32_t v;
  uint32_t Div;
  //
  // Configure USART RX/TX pins for alternate function AF7
  //
  RCC_APB1ENR |= (1 <<  17);        // Enable USART2 clock
 8003e64:	4b2e      	ldr	r3, [pc, #184]	; (8003f20 <HIF_UART_Init+0xc8>)
 8003e66:	681b      	ldr	r3, [r3, #0]
 8003e68:	4a2d      	ldr	r2, [pc, #180]	; (8003f20 <HIF_UART_Init+0xc8>)
 8003e6a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003e6e:	6013      	str	r3, [r2, #0]
  RCC_AHB1ENR |= (1 <<  0);        // Enable IO port A clock
 8003e70:	4b2c      	ldr	r3, [pc, #176]	; (8003f24 <HIF_UART_Init+0xcc>)
 8003e72:	681b      	ldr	r3, [r3, #0]
 8003e74:	4a2b      	ldr	r2, [pc, #172]	; (8003f24 <HIF_UART_Init+0xcc>)
 8003e76:	f043 0301 	orr.w	r3, r3, #1
 8003e7a:	6013      	str	r3, [r2, #0]
  v  = GPIO_AFRL;
 8003e7c:	4b2a      	ldr	r3, [pc, #168]	; (8003f28 <HIF_UART_Init+0xd0>)
 8003e7e:	681b      	ldr	r3, [r3, #0]
 8003e80:	613b      	str	r3, [r7, #16]
  v &= ~((15UL << ((GPIO_UART_TX_BIT) << 2)) | (15UL << ((GPIO_UART_RX_BIT) << 2)));
 8003e82:	693b      	ldr	r3, [r7, #16]
 8003e84:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003e88:	613b      	str	r3, [r7, #16]
  v |=   ((7UL << ((GPIO_UART_TX_BIT) << 2)) | (7UL << ((GPIO_UART_RX_BIT) << 2)));
 8003e8a:	693b      	ldr	r3, [r7, #16]
 8003e8c:	f443 43ee 	orr.w	r3, r3, #30464	; 0x7700
 8003e90:	613b      	str	r3, [r7, #16]
  GPIO_AFRL = v;
 8003e92:	4a25      	ldr	r2, [pc, #148]	; (8003f28 <HIF_UART_Init+0xd0>)
 8003e94:	693b      	ldr	r3, [r7, #16]
 8003e96:	6013      	str	r3, [r2, #0]
  //
  // Configure USART RX/TX pins for alternate function usage
  //
  v  = GPIO_MODER;
 8003e98:	4b24      	ldr	r3, [pc, #144]	; (8003f2c <HIF_UART_Init+0xd4>)
 8003e9a:	681b      	ldr	r3, [r3, #0]
 8003e9c:	613b      	str	r3, [r7, #16]
  v &= ~((3UL << (GPIO_UART_TX_BIT << 1)) | (3UL << (GPIO_UART_RX_BIT << 1)));
 8003e9e:	693b      	ldr	r3, [r7, #16]
 8003ea0:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003ea4:	613b      	str	r3, [r7, #16]
  v |=  ((2UL << (GPIO_UART_TX_BIT << 1)) | (2UL << (GPIO_UART_RX_BIT << 1)));         // PA10: alternate function
 8003ea6:	693b      	ldr	r3, [r7, #16]
 8003ea8:	f043 03a0 	orr.w	r3, r3, #160	; 0xa0
 8003eac:	613b      	str	r3, [r7, #16]
  GPIO_MODER = v;
 8003eae:	4a1f      	ldr	r2, [pc, #124]	; (8003f2c <HIF_UART_Init+0xd4>)
 8003eb0:	693b      	ldr	r3, [r7, #16]
 8003eb2:	6013      	str	r3, [r2, #0]
  //
  // Initialize USART
  //
  USART_CR1 = 0
 8003eb4:	4b1e      	ldr	r3, [pc, #120]	; (8003f30 <HIF_UART_Init+0xd8>)
 8003eb6:	f24a 022c 	movw	r2, #41004	; 0xa02c
 8003eba:	601a      	str	r2, [r3, #0]
            | (0 << 10)                         // PCE    = 0; No parity control
            | (1 <<  5)                         // RXNEIE = 1; RXNE interrupt enabled
            | (1 <<  3)                         // TE     = 1; Transmitter enabled
            | (1 <<  2)                         // RE     = 1; Receiver enabled
            ;
  USART_CR2 = 0
 8003ebc:	4b1d      	ldr	r3, [pc, #116]	; (8003f34 <HIF_UART_Init+0xdc>)
 8003ebe:	2200      	movs	r2, #0
 8003ec0:	601a      	str	r2, [r3, #0]
            | (0 << 12)                         // STOP = 00b; 1 stop bit
            ;
  USART_CR3 = 0
 8003ec2:	4b1d      	ldr	r3, [pc, #116]	; (8003f38 <HIF_UART_Init+0xe0>)
 8003ec4:	2280      	movs	r2, #128	; 0x80
 8003ec6:	601a      	str	r2, [r3, #0]
            | (1 <<  7)                         // DMAT   = 1; DMA for transmitter enabled
            ;
  //
  // Set baudrate
  //
  Div = Baudrate * 8;                       // We use 8x oversampling.
 8003ec8:	68fb      	ldr	r3, [r7, #12]
 8003eca:	00db      	lsls	r3, r3, #3
 8003ecc:	617b      	str	r3, [r7, #20]
  Div = ((2 * (UART_BASECLK)) / Div) + 1;   // Calculate divider for baudrate and round it correctly. This is necessary to get a tolerance as small as possible.
 8003ece:	4a1b      	ldr	r2, [pc, #108]	; (8003f3c <HIF_UART_Init+0xe4>)
 8003ed0:	697b      	ldr	r3, [r7, #20]
 8003ed2:	fbb2 f3f3 	udiv	r3, r2, r3
 8003ed6:	3301      	adds	r3, #1
 8003ed8:	617b      	str	r3, [r7, #20]
  Div = Div / 2;
 8003eda:	697b      	ldr	r3, [r7, #20]
 8003edc:	085b      	lsrs	r3, r3, #1
 8003ede:	617b      	str	r3, [r7, #20]
  if (Div > 0xFFF) {
 8003ee0:	697b      	ldr	r3, [r7, #20]
 8003ee2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003ee6:	d302      	bcc.n	8003eee <HIF_UART_Init+0x96>
    Div = 0xFFF;        // Limit to 12 bit (mantissa in BRR)
 8003ee8:	f640 73ff 	movw	r3, #4095	; 0xfff
 8003eec:	617b      	str	r3, [r7, #20]
  }
  if (Div >= 1) {
 8003eee:	697b      	ldr	r3, [r7, #20]
 8003ef0:	2b00      	cmp	r3, #0
 8003ef2:	d004      	beq.n	8003efe <HIF_UART_Init+0xa6>
    USART_BRR = 0xFFF0 & (Div << 4);    // Use only mantissa of fractional divider
 8003ef4:	697b      	ldr	r3, [r7, #20]
 8003ef6:	011b      	lsls	r3, r3, #4
 8003ef8:	4a11      	ldr	r2, [pc, #68]	; (8003f40 <HIF_UART_Init+0xe8>)
 8003efa:	b29b      	uxth	r3, r3
 8003efc:	6013      	str	r3, [r2, #0]
  }
  //
  // Setup callbacks which are called by ISR handler and enable interrupt in NVIC
  //
  _cbOnRx = cbOnRx;
 8003efe:	4a11      	ldr	r2, [pc, #68]	; (8003f44 <HIF_UART_Init+0xec>)
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	6013      	str	r3, [r2, #0]
  _cbOnTx = cbOnTx;
 8003f04:	4a10      	ldr	r2, [pc, #64]	; (8003f48 <HIF_UART_Init+0xf0>)
 8003f06:	68bb      	ldr	r3, [r7, #8]
 8003f08:	6013      	str	r3, [r2, #0]
  NVIC_SetPriority(USART_IRQn, 6);  // Highest prio, so it is not disabled by embOS
 8003f0a:	2106      	movs	r1, #6
 8003f0c:	2026      	movs	r0, #38	; 0x26
 8003f0e:	f7ff feab 	bl	8003c68 <__NVIC_SetPriority>
  NVIC_EnableIRQ(USART_IRQn);
 8003f12:	2026      	movs	r0, #38	; 0x26
 8003f14:	f7ff fe8a 	bl	8003c2c <__NVIC_EnableIRQ>
}
 8003f18:	bf00      	nop
 8003f1a:	3718      	adds	r7, #24
 8003f1c:	46bd      	mov	sp, r7
 8003f1e:	bd80      	pop	{r7, pc}
 8003f20:	40023840 	.word	0x40023840
 8003f24:	40023830 	.word	0x40023830
 8003f28:	40020020 	.word	0x40020020
 8003f2c:	40020000 	.word	0x40020000
 8003f30:	4000440c 	.word	0x4000440c
 8003f34:	40004410 	.word	0x40004410
 8003f38:	40004414 	.word	0x40004414
 8003f3c:	0501bd00 	.word	0x0501bd00
 8003f40:	40004408 	.word	0x40004408
 8003f44:	20019258 	.word	0x20019258
 8003f48:	2001925c 	.word	0x2001925c

08003f4c <_DoInit>:
                      _DoInit();                                                                     \
                    }                                                                                \
                  } while (0);                                                                       \
                }

static void _DoInit(void) {
 8003f4c:	b480      	push	{r7}
 8003f4e:	b083      	sub	sp, #12
 8003f50:	af00      	add	r7, sp, #0
  volatile SEGGER_RTT_CB* p;   // Volatile to make sure that compiler cannot change the order of accesses to the control block
  //
  // Initialize control block
  //
  p                     = (volatile SEGGER_RTT_CB*)((char*)&_SEGGER_RTT + SEGGER_RTT_UNCACHED_OFF);  // Access control block uncached so that nothing in the cache ever becomes dirty and all changes are visible in HW directly
 8003f52:	4b24      	ldr	r3, [pc, #144]	; (8003fe4 <_DoInit+0x98>)
 8003f54:	607b      	str	r3, [r7, #4]
  p->MaxNumUpBuffers    = SEGGER_RTT_MAX_NUM_UP_BUFFERS;
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	2203      	movs	r2, #3
 8003f5a:	611a      	str	r2, [r3, #16]
  p->MaxNumDownBuffers  = SEGGER_RTT_MAX_NUM_DOWN_BUFFERS;
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	2203      	movs	r2, #3
 8003f60:	615a      	str	r2, [r3, #20]
  //
  // Initialize up buffer 0
  //
  p->aUp[0].sName         = "Terminal";
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	4a20      	ldr	r2, [pc, #128]	; (8003fe8 <_DoInit+0x9c>)
 8003f66:	619a      	str	r2, [r3, #24]
  p->aUp[0].pBuffer       = _acUpBuffer;
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	4a20      	ldr	r2, [pc, #128]	; (8003fec <_DoInit+0xa0>)
 8003f6c:	61da      	str	r2, [r3, #28]
  p->aUp[0].SizeOfBuffer  = BUFFER_SIZE_UP;
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8003f74:	621a      	str	r2, [r3, #32]
  p->aUp[0].RdOff         = 0u;
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	2200      	movs	r2, #0
 8003f7a:	629a      	str	r2, [r3, #40]	; 0x28
  p->aUp[0].WrOff         = 0u;
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	2200      	movs	r2, #0
 8003f80:	625a      	str	r2, [r3, #36]	; 0x24
  p->aUp[0].Flags         = SEGGER_RTT_MODE_DEFAULT;
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	2200      	movs	r2, #0
 8003f86:	62da      	str	r2, [r3, #44]	; 0x2c
  //
  // Initialize down buffer 0
  //
  p->aDown[0].sName         = "Terminal";
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	4a17      	ldr	r2, [pc, #92]	; (8003fe8 <_DoInit+0x9c>)
 8003f8c:	661a      	str	r2, [r3, #96]	; 0x60
  p->aDown[0].pBuffer       = _acDownBuffer;
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	4a17      	ldr	r2, [pc, #92]	; (8003ff0 <_DoInit+0xa4>)
 8003f92:	665a      	str	r2, [r3, #100]	; 0x64
  p->aDown[0].SizeOfBuffer  = BUFFER_SIZE_DOWN;
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	2210      	movs	r2, #16
 8003f98:	669a      	str	r2, [r3, #104]	; 0x68
  p->aDown[0].RdOff         = 0u;
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	2200      	movs	r2, #0
 8003f9e:	671a      	str	r2, [r3, #112]	; 0x70
  p->aDown[0].WrOff         = 0u;
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	2200      	movs	r2, #0
 8003fa4:	66da      	str	r2, [r3, #108]	; 0x6c
  p->aDown[0].Flags         = SEGGER_RTT_MODE_DEFAULT;
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	2200      	movs	r2, #0
 8003faa:	675a      	str	r2, [r3, #116]	; 0x74
  //
  // Finish initialization of the control block.
  // Copy Id string in three steps to make sure "SEGGER RTT" is not found
  // in initializer memory (usually flash) by J-Link
  //
  STRCPY((char*)&p->acID[7], "RTT");
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	3307      	adds	r3, #7
 8003fb0:	4a10      	ldr	r2, [pc, #64]	; (8003ff4 <_DoInit+0xa8>)
 8003fb2:	6810      	ldr	r0, [r2, #0]
 8003fb4:	6018      	str	r0, [r3, #0]
  RTT__DMB();                       // Force order of memory accessed inside core for cores that allow to change the order
 8003fb6:	f3bf 8f5f 	dmb	sy
  STRCPY((char*)&p->acID[0], "SEGGER");
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	4a0e      	ldr	r2, [pc, #56]	; (8003ff8 <_DoInit+0xac>)
 8003fbe:	6810      	ldr	r0, [r2, #0]
 8003fc0:	6018      	str	r0, [r3, #0]
 8003fc2:	8891      	ldrh	r1, [r2, #4]
 8003fc4:	7992      	ldrb	r2, [r2, #6]
 8003fc6:	8099      	strh	r1, [r3, #4]
 8003fc8:	719a      	strb	r2, [r3, #6]
  RTT__DMB();                       // Force order of memory accessed inside core for cores that allow to change the order
 8003fca:	f3bf 8f5f 	dmb	sy
  p->acID[6] = ' ';
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	2220      	movs	r2, #32
 8003fd2:	719a      	strb	r2, [r3, #6]
  RTT__DMB();                       // Force order of memory accessed inside core for cores that allow to change the order
 8003fd4:	f3bf 8f5f 	dmb	sy
}
 8003fd8:	bf00      	nop
 8003fda:	370c      	adds	r7, #12
 8003fdc:	46bd      	mov	sp, r7
 8003fde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fe2:	4770      	bx	lr
 8003fe4:	20019260 	.word	0x20019260
 8003fe8:	08005980 	.word	0x08005980
 8003fec:	20019308 	.word	0x20019308
 8003ff0:	20019708 	.word	0x20019708
 8003ff4:	0800598c 	.word	0x0800598c
 8003ff8:	08005990 	.word	0x08005990

08003ffc <_WriteBlocking>:
*    NumBytes     Number of bytes to be stored in the SEGGER RTT control block.
*
*  Return value
*    >= 0 - Number of bytes written into buffer.
*/
static unsigned _WriteBlocking(SEGGER_RTT_BUFFER_UP* pRing, const char* pBuffer, unsigned NumBytes) {
 8003ffc:	b580      	push	{r7, lr}
 8003ffe:	b08a      	sub	sp, #40	; 0x28
 8004000:	af00      	add	r7, sp, #0
 8004002:	60f8      	str	r0, [r7, #12]
 8004004:	60b9      	str	r1, [r7, #8]
 8004006:	607a      	str	r2, [r7, #4]
  unsigned WrOff;
  volatile char* pDst;
  //
  // Write data to buffer and handle wrap-around if necessary
  //
  NumBytesWritten = 0u;
 8004008:	2300      	movs	r3, #0
 800400a:	623b      	str	r3, [r7, #32]
  WrOff = pRing->WrOff;
 800400c:	68fb      	ldr	r3, [r7, #12]
 800400e:	68db      	ldr	r3, [r3, #12]
 8004010:	61fb      	str	r3, [r7, #28]
  do {
    RdOff = pRing->RdOff;                         // May be changed by host (debug probe) in the meantime
 8004012:	68fb      	ldr	r3, [r7, #12]
 8004014:	691b      	ldr	r3, [r3, #16]
 8004016:	61bb      	str	r3, [r7, #24]
    if (RdOff > WrOff) {
 8004018:	69ba      	ldr	r2, [r7, #24]
 800401a:	69fb      	ldr	r3, [r7, #28]
 800401c:	429a      	cmp	r2, r3
 800401e:	d905      	bls.n	800402c <_WriteBlocking+0x30>
      NumBytesToWrite = RdOff - WrOff - 1u;
 8004020:	69ba      	ldr	r2, [r7, #24]
 8004022:	69fb      	ldr	r3, [r7, #28]
 8004024:	1ad3      	subs	r3, r2, r3
 8004026:	3b01      	subs	r3, #1
 8004028:	627b      	str	r3, [r7, #36]	; 0x24
 800402a:	e007      	b.n	800403c <_WriteBlocking+0x40>
    } else {
      NumBytesToWrite = pRing->SizeOfBuffer - (WrOff - RdOff + 1u);
 800402c:	68fb      	ldr	r3, [r7, #12]
 800402e:	689a      	ldr	r2, [r3, #8]
 8004030:	69b9      	ldr	r1, [r7, #24]
 8004032:	69fb      	ldr	r3, [r7, #28]
 8004034:	1acb      	subs	r3, r1, r3
 8004036:	4413      	add	r3, r2
 8004038:	3b01      	subs	r3, #1
 800403a:	627b      	str	r3, [r7, #36]	; 0x24
    }
    NumBytesToWrite = MIN(NumBytesToWrite, (pRing->SizeOfBuffer - WrOff));      // Number of bytes that can be written until buffer wrap-around
 800403c:	68fb      	ldr	r3, [r7, #12]
 800403e:	689a      	ldr	r2, [r3, #8]
 8004040:	69fb      	ldr	r3, [r7, #28]
 8004042:	1ad3      	subs	r3, r2, r3
 8004044:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004046:	4293      	cmp	r3, r2
 8004048:	bf28      	it	cs
 800404a:	4613      	movcs	r3, r2
 800404c:	627b      	str	r3, [r7, #36]	; 0x24
    NumBytesToWrite = MIN(NumBytesToWrite, NumBytes);
 800404e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	4293      	cmp	r3, r2
 8004054:	bf28      	it	cs
 8004056:	4613      	movcs	r3, r2
 8004058:	627b      	str	r3, [r7, #36]	; 0x24
    pDst = (pRing->pBuffer + WrOff) + SEGGER_RTT_UNCACHED_OFF;
 800405a:	68fb      	ldr	r3, [r7, #12]
 800405c:	685a      	ldr	r2, [r3, #4]
 800405e:	69fb      	ldr	r3, [r7, #28]
 8004060:	4413      	add	r3, r2
 8004062:	617b      	str	r3, [r7, #20]
    WrOff           += NumBytesToWrite;
    while (NumBytesToWrite--) {
      *pDst++ = *pBuffer++;
    };
#else
    SEGGER_RTT_MEMCPY((void*)pDst, pBuffer, NumBytesToWrite);
 8004064:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004066:	68b9      	ldr	r1, [r7, #8]
 8004068:	6978      	ldr	r0, [r7, #20]
 800406a:	f001 fc05 	bl	8005878 <memcpy>
    NumBytesWritten += NumBytesToWrite;
 800406e:	6a3a      	ldr	r2, [r7, #32]
 8004070:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004072:	4413      	add	r3, r2
 8004074:	623b      	str	r3, [r7, #32]
    pBuffer         += NumBytesToWrite;
 8004076:	68ba      	ldr	r2, [r7, #8]
 8004078:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800407a:	4413      	add	r3, r2
 800407c:	60bb      	str	r3, [r7, #8]
    NumBytes        -= NumBytesToWrite;
 800407e:	687a      	ldr	r2, [r7, #4]
 8004080:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004082:	1ad3      	subs	r3, r2, r3
 8004084:	607b      	str	r3, [r7, #4]
    WrOff           += NumBytesToWrite;
 8004086:	69fa      	ldr	r2, [r7, #28]
 8004088:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800408a:	4413      	add	r3, r2
 800408c:	61fb      	str	r3, [r7, #28]
#endif
    if (WrOff == pRing->SizeOfBuffer) {
 800408e:	68fb      	ldr	r3, [r7, #12]
 8004090:	689b      	ldr	r3, [r3, #8]
 8004092:	69fa      	ldr	r2, [r7, #28]
 8004094:	429a      	cmp	r2, r3
 8004096:	d101      	bne.n	800409c <_WriteBlocking+0xa0>
      WrOff = 0u;
 8004098:	2300      	movs	r3, #0
 800409a:	61fb      	str	r3, [r7, #28]
    }
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
 800409c:	f3bf 8f5f 	dmb	sy
    pRing->WrOff = WrOff;
 80040a0:	68fb      	ldr	r3, [r7, #12]
 80040a2:	69fa      	ldr	r2, [r7, #28]
 80040a4:	60da      	str	r2, [r3, #12]
  } while (NumBytes);
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	2b00      	cmp	r3, #0
 80040aa:	d1b2      	bne.n	8004012 <_WriteBlocking+0x16>
  return NumBytesWritten;
 80040ac:	6a3b      	ldr	r3, [r7, #32]
}
 80040ae:	4618      	mov	r0, r3
 80040b0:	3728      	adds	r7, #40	; 0x28
 80040b2:	46bd      	mov	sp, r7
 80040b4:	bd80      	pop	{r7, pc}

080040b6 <_WriteNoCheck>:
*    NumBytes     Number of bytes to be stored in the SEGGER RTT control block.
*
*  Notes
*    (1) If there might not be enough space in the "Up"-buffer, call _WriteBlocking
*/
static void _WriteNoCheck(SEGGER_RTT_BUFFER_UP* pRing, const char* pData, unsigned NumBytes) {
 80040b6:	b580      	push	{r7, lr}
 80040b8:	b088      	sub	sp, #32
 80040ba:	af00      	add	r7, sp, #0
 80040bc:	60f8      	str	r0, [r7, #12]
 80040be:	60b9      	str	r1, [r7, #8]
 80040c0:	607a      	str	r2, [r7, #4]
  unsigned NumBytesAtOnce;
  unsigned WrOff;
  unsigned Rem;
  volatile char* pDst;

  WrOff = pRing->WrOff;
 80040c2:	68fb      	ldr	r3, [r7, #12]
 80040c4:	68db      	ldr	r3, [r3, #12]
 80040c6:	61fb      	str	r3, [r7, #28]
  Rem = pRing->SizeOfBuffer - WrOff;
 80040c8:	68fb      	ldr	r3, [r7, #12]
 80040ca:	689a      	ldr	r2, [r3, #8]
 80040cc:	69fb      	ldr	r3, [r7, #28]
 80040ce:	1ad3      	subs	r3, r2, r3
 80040d0:	61bb      	str	r3, [r7, #24]
  if (Rem > NumBytes) {
 80040d2:	69ba      	ldr	r2, [r7, #24]
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	429a      	cmp	r2, r3
 80040d8:	d911      	bls.n	80040fe <_WriteNoCheck+0x48>
    //
    // All data fits before wrap around
    //
    pDst = (pRing->pBuffer + WrOff) + SEGGER_RTT_UNCACHED_OFF;
 80040da:	68fb      	ldr	r3, [r7, #12]
 80040dc:	685a      	ldr	r2, [r3, #4]
 80040de:	69fb      	ldr	r3, [r7, #28]
 80040e0:	4413      	add	r3, r2
 80040e2:	613b      	str	r3, [r7, #16]
      *pDst++ = *pData++;
    };
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
    pRing->WrOff = WrOff;
#else
    SEGGER_RTT_MEMCPY((void*)pDst, pData, NumBytes);
 80040e4:	687a      	ldr	r2, [r7, #4]
 80040e6:	68b9      	ldr	r1, [r7, #8]
 80040e8:	6938      	ldr	r0, [r7, #16]
 80040ea:	f001 fbc5 	bl	8005878 <memcpy>
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
 80040ee:	f3bf 8f5f 	dmb	sy
    pRing->WrOff = WrOff + NumBytes;
 80040f2:	69fa      	ldr	r2, [r7, #28]
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	441a      	add	r2, r3
 80040f8:	68fb      	ldr	r3, [r7, #12]
 80040fa:	60da      	str	r2, [r3, #12]
    SEGGER_RTT_MEMCPY((void*)pDst, pData + Rem, NumBytesAtOnce);
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
    pRing->WrOff = NumBytesAtOnce;
#endif
  }
}
 80040fc:	e01f      	b.n	800413e <_WriteNoCheck+0x88>
    NumBytesAtOnce = Rem;
 80040fe:	69bb      	ldr	r3, [r7, #24]
 8004100:	617b      	str	r3, [r7, #20]
    pDst = (pRing->pBuffer + WrOff) + SEGGER_RTT_UNCACHED_OFF;
 8004102:	68fb      	ldr	r3, [r7, #12]
 8004104:	685a      	ldr	r2, [r3, #4]
 8004106:	69fb      	ldr	r3, [r7, #28]
 8004108:	4413      	add	r3, r2
 800410a:	613b      	str	r3, [r7, #16]
    SEGGER_RTT_MEMCPY((void*)pDst, pData, NumBytesAtOnce);
 800410c:	697a      	ldr	r2, [r7, #20]
 800410e:	68b9      	ldr	r1, [r7, #8]
 8004110:	6938      	ldr	r0, [r7, #16]
 8004112:	f001 fbb1 	bl	8005878 <memcpy>
    NumBytesAtOnce = NumBytes - Rem;
 8004116:	687a      	ldr	r2, [r7, #4]
 8004118:	69bb      	ldr	r3, [r7, #24]
 800411a:	1ad3      	subs	r3, r2, r3
 800411c:	617b      	str	r3, [r7, #20]
    pDst = pRing->pBuffer + SEGGER_RTT_UNCACHED_OFF;
 800411e:	68fb      	ldr	r3, [r7, #12]
 8004120:	685b      	ldr	r3, [r3, #4]
 8004122:	613b      	str	r3, [r7, #16]
    SEGGER_RTT_MEMCPY((void*)pDst, pData + Rem, NumBytesAtOnce);
 8004124:	68ba      	ldr	r2, [r7, #8]
 8004126:	69bb      	ldr	r3, [r7, #24]
 8004128:	4413      	add	r3, r2
 800412a:	697a      	ldr	r2, [r7, #20]
 800412c:	4619      	mov	r1, r3
 800412e:	6938      	ldr	r0, [r7, #16]
 8004130:	f001 fba2 	bl	8005878 <memcpy>
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
 8004134:	f3bf 8f5f 	dmb	sy
    pRing->WrOff = NumBytesAtOnce;
 8004138:	68fb      	ldr	r3, [r7, #12]
 800413a:	697a      	ldr	r2, [r7, #20]
 800413c:	60da      	str	r2, [r3, #12]
}
 800413e:	bf00      	nop
 8004140:	3720      	adds	r7, #32
 8004142:	46bd      	mov	sp, r7
 8004144:	bd80      	pop	{r7, pc}

08004146 <_GetAvailWriteSpace>:
*    pRing        Ring buffer to check.
*
*  Return value
*    Number of bytes that are free in the buffer.
*/
static unsigned _GetAvailWriteSpace(SEGGER_RTT_BUFFER_UP* pRing) {
 8004146:	b480      	push	{r7}
 8004148:	b087      	sub	sp, #28
 800414a:	af00      	add	r7, sp, #0
 800414c:	6078      	str	r0, [r7, #4]
  unsigned r;
  //
  // Avoid warnings regarding volatile access order.  It's not a problem
  // in this case, but dampen compiler enthusiasm.
  //
  RdOff = pRing->RdOff;
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	691b      	ldr	r3, [r3, #16]
 8004152:	613b      	str	r3, [r7, #16]
  WrOff = pRing->WrOff;
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	68db      	ldr	r3, [r3, #12]
 8004158:	60fb      	str	r3, [r7, #12]
  if (RdOff <= WrOff) {
 800415a:	693a      	ldr	r2, [r7, #16]
 800415c:	68fb      	ldr	r3, [r7, #12]
 800415e:	429a      	cmp	r2, r3
 8004160:	d808      	bhi.n	8004174 <_GetAvailWriteSpace+0x2e>
    r = pRing->SizeOfBuffer - 1u - WrOff + RdOff;
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	689a      	ldr	r2, [r3, #8]
 8004166:	68fb      	ldr	r3, [r7, #12]
 8004168:	1ad2      	subs	r2, r2, r3
 800416a:	693b      	ldr	r3, [r7, #16]
 800416c:	4413      	add	r3, r2
 800416e:	3b01      	subs	r3, #1
 8004170:	617b      	str	r3, [r7, #20]
 8004172:	e004      	b.n	800417e <_GetAvailWriteSpace+0x38>
  } else {
    r = RdOff - WrOff - 1u;
 8004174:	693a      	ldr	r2, [r7, #16]
 8004176:	68fb      	ldr	r3, [r7, #12]
 8004178:	1ad3      	subs	r3, r2, r3
 800417a:	3b01      	subs	r3, #1
 800417c:	617b      	str	r3, [r7, #20]
  }
  return r;
 800417e:	697b      	ldr	r3, [r7, #20]
}
 8004180:	4618      	mov	r0, r3
 8004182:	371c      	adds	r7, #28
 8004184:	46bd      	mov	sp, r7
 8004186:	f85d 7b04 	ldr.w	r7, [sp], #4
 800418a:	4770      	bx	lr

0800418c <SEGGER_RTT_ReadUpBufferNoLock>:
*    Number of bytes that have been read.
*
*  Additional information
*    This function must not be called when J-Link might also do RTT.
*/
unsigned SEGGER_RTT_ReadUpBufferNoLock(unsigned BufferIndex, void* pData, unsigned BufferSize) {
 800418c:	b580      	push	{r7, lr}
 800418e:	b08c      	sub	sp, #48	; 0x30
 8004190:	af00      	add	r7, sp, #0
 8004192:	60f8      	str	r0, [r7, #12]
 8004194:	60b9      	str	r1, [r7, #8]
 8004196:	607a      	str	r2, [r7, #4]
  unsigned                WrOff;
  unsigned char*          pBuffer;
  SEGGER_RTT_BUFFER_UP*   pRing;
  volatile char*          pSrc;

  INIT();
 8004198:	4b3e      	ldr	r3, [pc, #248]	; (8004294 <SEGGER_RTT_ReadUpBufferNoLock+0x108>)
 800419a:	623b      	str	r3, [r7, #32]
 800419c:	6a3b      	ldr	r3, [r7, #32]
 800419e:	781b      	ldrb	r3, [r3, #0]
 80041a0:	b2db      	uxtb	r3, r3
 80041a2:	2b00      	cmp	r3, #0
 80041a4:	d101      	bne.n	80041aa <SEGGER_RTT_ReadUpBufferNoLock+0x1e>
 80041a6:	f7ff fed1 	bl	8003f4c <_DoInit>
  pRing = (SEGGER_RTT_BUFFER_UP*)((char*)&_SEGGER_RTT.aUp[BufferIndex] + SEGGER_RTT_UNCACHED_OFF);  // Access uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 80041aa:	68fb      	ldr	r3, [r7, #12]
 80041ac:	1c5a      	adds	r2, r3, #1
 80041ae:	4613      	mov	r3, r2
 80041b0:	005b      	lsls	r3, r3, #1
 80041b2:	4413      	add	r3, r2
 80041b4:	00db      	lsls	r3, r3, #3
 80041b6:	4a37      	ldr	r2, [pc, #220]	; (8004294 <SEGGER_RTT_ReadUpBufferNoLock+0x108>)
 80041b8:	4413      	add	r3, r2
 80041ba:	61fb      	str	r3, [r7, #28]
  pBuffer = (unsigned char*)pData;
 80041bc:	68bb      	ldr	r3, [r7, #8]
 80041be:	627b      	str	r3, [r7, #36]	; 0x24
  RdOff = pRing->RdOff;
 80041c0:	69fb      	ldr	r3, [r7, #28]
 80041c2:	691b      	ldr	r3, [r3, #16]
 80041c4:	62bb      	str	r3, [r7, #40]	; 0x28
  WrOff = pRing->WrOff;
 80041c6:	69fb      	ldr	r3, [r7, #28]
 80041c8:	68db      	ldr	r3, [r3, #12]
 80041ca:	61bb      	str	r3, [r7, #24]
  NumBytesRead = 0u;
 80041cc:	2300      	movs	r3, #0
 80041ce:	62fb      	str	r3, [r7, #44]	; 0x2c
  //
  // Read from current read position to wrap-around of buffer, first
  //
  if (RdOff > WrOff) {
 80041d0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80041d2:	69bb      	ldr	r3, [r7, #24]
 80041d4:	429a      	cmp	r2, r3
 80041d6:	d92b      	bls.n	8004230 <SEGGER_RTT_ReadUpBufferNoLock+0xa4>
    NumBytesRem = pRing->SizeOfBuffer - RdOff;
 80041d8:	69fb      	ldr	r3, [r7, #28]
 80041da:	689a      	ldr	r2, [r3, #8]
 80041dc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80041de:	1ad3      	subs	r3, r2, r3
 80041e0:	617b      	str	r3, [r7, #20]
    NumBytesRem = MIN(NumBytesRem, BufferSize);
 80041e2:	697a      	ldr	r2, [r7, #20]
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	4293      	cmp	r3, r2
 80041e8:	bf28      	it	cs
 80041ea:	4613      	movcs	r3, r2
 80041ec:	617b      	str	r3, [r7, #20]
    pSrc = (pRing->pBuffer + RdOff) + SEGGER_RTT_UNCACHED_OFF;
 80041ee:	69fb      	ldr	r3, [r7, #28]
 80041f0:	685a      	ldr	r2, [r3, #4]
 80041f2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80041f4:	4413      	add	r3, r2
 80041f6:	613b      	str	r3, [r7, #16]
    RdOff        += NumBytesRem;
    while (NumBytesRem--) {
      *pBuffer++ = *pSrc++;
    };
#else
    SEGGER_RTT_MEMCPY(pBuffer, (void*)pSrc, NumBytesRem);
 80041f8:	697a      	ldr	r2, [r7, #20]
 80041fa:	6939      	ldr	r1, [r7, #16]
 80041fc:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80041fe:	f001 fb3b 	bl	8005878 <memcpy>
    NumBytesRead += NumBytesRem;
 8004202:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004204:	697b      	ldr	r3, [r7, #20]
 8004206:	4413      	add	r3, r2
 8004208:	62fb      	str	r3, [r7, #44]	; 0x2c
    pBuffer      += NumBytesRem;
 800420a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800420c:	697b      	ldr	r3, [r7, #20]
 800420e:	4413      	add	r3, r2
 8004210:	627b      	str	r3, [r7, #36]	; 0x24
    BufferSize   -= NumBytesRem;
 8004212:	687a      	ldr	r2, [r7, #4]
 8004214:	697b      	ldr	r3, [r7, #20]
 8004216:	1ad3      	subs	r3, r2, r3
 8004218:	607b      	str	r3, [r7, #4]
    RdOff        += NumBytesRem;
 800421a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800421c:	697b      	ldr	r3, [r7, #20]
 800421e:	4413      	add	r3, r2
 8004220:	62bb      	str	r3, [r7, #40]	; 0x28
#endif
    //
    // Handle wrap-around of buffer
    //
    if (RdOff == pRing->SizeOfBuffer) {
 8004222:	69fb      	ldr	r3, [r7, #28]
 8004224:	689b      	ldr	r3, [r3, #8]
 8004226:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004228:	429a      	cmp	r2, r3
 800422a:	d101      	bne.n	8004230 <SEGGER_RTT_ReadUpBufferNoLock+0xa4>
      RdOff = 0u;
 800422c:	2300      	movs	r3, #0
 800422e:	62bb      	str	r3, [r7, #40]	; 0x28
    }
  }
  //
  // Read remaining items of buffer
  //
  NumBytesRem = WrOff - RdOff;
 8004230:	69ba      	ldr	r2, [r7, #24]
 8004232:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004234:	1ad3      	subs	r3, r2, r3
 8004236:	617b      	str	r3, [r7, #20]
  NumBytesRem = MIN(NumBytesRem, BufferSize);
 8004238:	697a      	ldr	r2, [r7, #20]
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	4293      	cmp	r3, r2
 800423e:	bf28      	it	cs
 8004240:	4613      	movcs	r3, r2
 8004242:	617b      	str	r3, [r7, #20]
  if (NumBytesRem > 0u) {
 8004244:	697b      	ldr	r3, [r7, #20]
 8004246:	2b00      	cmp	r3, #0
 8004248:	d019      	beq.n	800427e <SEGGER_RTT_ReadUpBufferNoLock+0xf2>
    pSrc = (pRing->pBuffer + RdOff) + SEGGER_RTT_UNCACHED_OFF;
 800424a:	69fb      	ldr	r3, [r7, #28]
 800424c:	685a      	ldr	r2, [r3, #4]
 800424e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004250:	4413      	add	r3, r2
 8004252:	613b      	str	r3, [r7, #16]
    RdOff        += NumBytesRem;
    while (NumBytesRem--) {
      *pBuffer++ = *pSrc++;
    };
#else
    SEGGER_RTT_MEMCPY(pBuffer, (void*)pSrc, NumBytesRem);
 8004254:	697a      	ldr	r2, [r7, #20]
 8004256:	6939      	ldr	r1, [r7, #16]
 8004258:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800425a:	f001 fb0d 	bl	8005878 <memcpy>
    NumBytesRead += NumBytesRem;
 800425e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004260:	697b      	ldr	r3, [r7, #20]
 8004262:	4413      	add	r3, r2
 8004264:	62fb      	str	r3, [r7, #44]	; 0x2c
    pBuffer      += NumBytesRem;
 8004266:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004268:	697b      	ldr	r3, [r7, #20]
 800426a:	4413      	add	r3, r2
 800426c:	627b      	str	r3, [r7, #36]	; 0x24
    BufferSize   -= NumBytesRem;
 800426e:	687a      	ldr	r2, [r7, #4]
 8004270:	697b      	ldr	r3, [r7, #20]
 8004272:	1ad3      	subs	r3, r2, r3
 8004274:	607b      	str	r3, [r7, #4]
    RdOff        += NumBytesRem;
 8004276:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004278:	697b      	ldr	r3, [r7, #20]
 800427a:	4413      	add	r3, r2
 800427c:	62bb      	str	r3, [r7, #40]	; 0x28
#endif
  }
  //
  // Update read offset of buffer
  //
  if (NumBytesRead) {
 800427e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004280:	2b00      	cmp	r3, #0
 8004282:	d002      	beq.n	800428a <SEGGER_RTT_ReadUpBufferNoLock+0xfe>
    pRing->RdOff = RdOff;
 8004284:	69fb      	ldr	r3, [r7, #28]
 8004286:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004288:	611a      	str	r2, [r3, #16]
  }
  //
  return NumBytesRead;
 800428a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
}
 800428c:	4618      	mov	r0, r3
 800428e:	3730      	adds	r7, #48	; 0x30
 8004290:	46bd      	mov	sp, r7
 8004292:	bd80      	pop	{r7, pc}
 8004294:	20019260 	.word	0x20019260

08004298 <SEGGER_RTT_ReadNoLock>:
*    BufferSize   Size of the target application buffer.
*
*  Return value
*    Number of bytes that have been read.
*/
unsigned SEGGER_RTT_ReadNoLock(unsigned BufferIndex, void* pData, unsigned BufferSize) {
 8004298:	b580      	push	{r7, lr}
 800429a:	b08c      	sub	sp, #48	; 0x30
 800429c:	af00      	add	r7, sp, #0
 800429e:	60f8      	str	r0, [r7, #12]
 80042a0:	60b9      	str	r1, [r7, #8]
 80042a2:	607a      	str	r2, [r7, #4]
  unsigned                WrOff;
  unsigned char*          pBuffer;
  SEGGER_RTT_BUFFER_DOWN* pRing;
  volatile char*          pSrc;
  //
  INIT();
 80042a4:	4b3e      	ldr	r3, [pc, #248]	; (80043a0 <SEGGER_RTT_ReadNoLock+0x108>)
 80042a6:	623b      	str	r3, [r7, #32]
 80042a8:	6a3b      	ldr	r3, [r7, #32]
 80042aa:	781b      	ldrb	r3, [r3, #0]
 80042ac:	b2db      	uxtb	r3, r3
 80042ae:	2b00      	cmp	r3, #0
 80042b0:	d101      	bne.n	80042b6 <SEGGER_RTT_ReadNoLock+0x1e>
 80042b2:	f7ff fe4b 	bl	8003f4c <_DoInit>
  pRing = (SEGGER_RTT_BUFFER_DOWN*)((char*)&_SEGGER_RTT.aDown[BufferIndex] + SEGGER_RTT_UNCACHED_OFF);  // Access uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 80042b6:	68fa      	ldr	r2, [r7, #12]
 80042b8:	4613      	mov	r3, r2
 80042ba:	005b      	lsls	r3, r3, #1
 80042bc:	4413      	add	r3, r2
 80042be:	00db      	lsls	r3, r3, #3
 80042c0:	3360      	adds	r3, #96	; 0x60
 80042c2:	4a37      	ldr	r2, [pc, #220]	; (80043a0 <SEGGER_RTT_ReadNoLock+0x108>)
 80042c4:	4413      	add	r3, r2
 80042c6:	61fb      	str	r3, [r7, #28]
  pBuffer = (unsigned char*)pData;
 80042c8:	68bb      	ldr	r3, [r7, #8]
 80042ca:	627b      	str	r3, [r7, #36]	; 0x24
  RdOff = pRing->RdOff;
 80042cc:	69fb      	ldr	r3, [r7, #28]
 80042ce:	691b      	ldr	r3, [r3, #16]
 80042d0:	62bb      	str	r3, [r7, #40]	; 0x28
  WrOff = pRing->WrOff;
 80042d2:	69fb      	ldr	r3, [r7, #28]
 80042d4:	68db      	ldr	r3, [r3, #12]
 80042d6:	61bb      	str	r3, [r7, #24]
  NumBytesRead = 0u;
 80042d8:	2300      	movs	r3, #0
 80042da:	62fb      	str	r3, [r7, #44]	; 0x2c
  //
  // Read from current read position to wrap-around of buffer, first
  //
  if (RdOff > WrOff) {
 80042dc:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80042de:	69bb      	ldr	r3, [r7, #24]
 80042e0:	429a      	cmp	r2, r3
 80042e2:	d92b      	bls.n	800433c <SEGGER_RTT_ReadNoLock+0xa4>
    NumBytesRem = pRing->SizeOfBuffer - RdOff;
 80042e4:	69fb      	ldr	r3, [r7, #28]
 80042e6:	689a      	ldr	r2, [r3, #8]
 80042e8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80042ea:	1ad3      	subs	r3, r2, r3
 80042ec:	617b      	str	r3, [r7, #20]
    NumBytesRem = MIN(NumBytesRem, BufferSize);
 80042ee:	697a      	ldr	r2, [r7, #20]
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	4293      	cmp	r3, r2
 80042f4:	bf28      	it	cs
 80042f6:	4613      	movcs	r3, r2
 80042f8:	617b      	str	r3, [r7, #20]
    pSrc = (pRing->pBuffer + RdOff) + SEGGER_RTT_UNCACHED_OFF;
 80042fa:	69fb      	ldr	r3, [r7, #28]
 80042fc:	685a      	ldr	r2, [r3, #4]
 80042fe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004300:	4413      	add	r3, r2
 8004302:	613b      	str	r3, [r7, #16]
    RdOff        += NumBytesRem;
    while (NumBytesRem--) {
      *pBuffer++ = *pSrc++;
    };
#else
    SEGGER_RTT_MEMCPY(pBuffer, (void*)pSrc, NumBytesRem);
 8004304:	697a      	ldr	r2, [r7, #20]
 8004306:	6939      	ldr	r1, [r7, #16]
 8004308:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800430a:	f001 fab5 	bl	8005878 <memcpy>
    NumBytesRead += NumBytesRem;
 800430e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004310:	697b      	ldr	r3, [r7, #20]
 8004312:	4413      	add	r3, r2
 8004314:	62fb      	str	r3, [r7, #44]	; 0x2c
    pBuffer      += NumBytesRem;
 8004316:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004318:	697b      	ldr	r3, [r7, #20]
 800431a:	4413      	add	r3, r2
 800431c:	627b      	str	r3, [r7, #36]	; 0x24
    BufferSize   -= NumBytesRem;
 800431e:	687a      	ldr	r2, [r7, #4]
 8004320:	697b      	ldr	r3, [r7, #20]
 8004322:	1ad3      	subs	r3, r2, r3
 8004324:	607b      	str	r3, [r7, #4]
    RdOff        += NumBytesRem;
 8004326:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004328:	697b      	ldr	r3, [r7, #20]
 800432a:	4413      	add	r3, r2
 800432c:	62bb      	str	r3, [r7, #40]	; 0x28
#endif
    //
    // Handle wrap-around of buffer
    //
    if (RdOff == pRing->SizeOfBuffer) {
 800432e:	69fb      	ldr	r3, [r7, #28]
 8004330:	689b      	ldr	r3, [r3, #8]
 8004332:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004334:	429a      	cmp	r2, r3
 8004336:	d101      	bne.n	800433c <SEGGER_RTT_ReadNoLock+0xa4>
      RdOff = 0u;
 8004338:	2300      	movs	r3, #0
 800433a:	62bb      	str	r3, [r7, #40]	; 0x28
    }
  }
  //
  // Read remaining items of buffer
  //
  NumBytesRem = WrOff - RdOff;
 800433c:	69ba      	ldr	r2, [r7, #24]
 800433e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004340:	1ad3      	subs	r3, r2, r3
 8004342:	617b      	str	r3, [r7, #20]
  NumBytesRem = MIN(NumBytesRem, BufferSize);
 8004344:	697a      	ldr	r2, [r7, #20]
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	4293      	cmp	r3, r2
 800434a:	bf28      	it	cs
 800434c:	4613      	movcs	r3, r2
 800434e:	617b      	str	r3, [r7, #20]
  if (NumBytesRem > 0u) {
 8004350:	697b      	ldr	r3, [r7, #20]
 8004352:	2b00      	cmp	r3, #0
 8004354:	d019      	beq.n	800438a <SEGGER_RTT_ReadNoLock+0xf2>
    pSrc = (pRing->pBuffer + RdOff) + SEGGER_RTT_UNCACHED_OFF;
 8004356:	69fb      	ldr	r3, [r7, #28]
 8004358:	685a      	ldr	r2, [r3, #4]
 800435a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800435c:	4413      	add	r3, r2
 800435e:	613b      	str	r3, [r7, #16]
    RdOff        += NumBytesRem;
    while (NumBytesRem--) {
      *pBuffer++ = *pSrc++;
    };
#else
    SEGGER_RTT_MEMCPY(pBuffer, (void*)pSrc, NumBytesRem);
 8004360:	697a      	ldr	r2, [r7, #20]
 8004362:	6939      	ldr	r1, [r7, #16]
 8004364:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8004366:	f001 fa87 	bl	8005878 <memcpy>
    NumBytesRead += NumBytesRem;
 800436a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800436c:	697b      	ldr	r3, [r7, #20]
 800436e:	4413      	add	r3, r2
 8004370:	62fb      	str	r3, [r7, #44]	; 0x2c
    pBuffer      += NumBytesRem;
 8004372:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004374:	697b      	ldr	r3, [r7, #20]
 8004376:	4413      	add	r3, r2
 8004378:	627b      	str	r3, [r7, #36]	; 0x24
    BufferSize   -= NumBytesRem;
 800437a:	687a      	ldr	r2, [r7, #4]
 800437c:	697b      	ldr	r3, [r7, #20]
 800437e:	1ad3      	subs	r3, r2, r3
 8004380:	607b      	str	r3, [r7, #4]
    RdOff        += NumBytesRem;
 8004382:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004384:	697b      	ldr	r3, [r7, #20]
 8004386:	4413      	add	r3, r2
 8004388:	62bb      	str	r3, [r7, #40]	; 0x28
#endif
  }
  if (NumBytesRead) {
 800438a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800438c:	2b00      	cmp	r3, #0
 800438e:	d002      	beq.n	8004396 <SEGGER_RTT_ReadNoLock+0xfe>
    pRing->RdOff = RdOff;
 8004390:	69fb      	ldr	r3, [r7, #28]
 8004392:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004394:	611a      	str	r2, [r3, #16]
  }
  //
  return NumBytesRead;
 8004396:	6afb      	ldr	r3, [r7, #44]	; 0x2c
}
 8004398:	4618      	mov	r0, r3
 800439a:	3730      	adds	r7, #48	; 0x30
 800439c:	46bd      	mov	sp, r7
 800439e:	bd80      	pop	{r7, pc}
 80043a0:	20019260 	.word	0x20019260

080043a4 <SEGGER_RTT_WriteDownBufferNoLock>:
*        Either by calling SEGGER_RTT_Init() or calling another RTT API function first.
*
*  Additional information
*    This function must not be called when J-Link might also do RTT.
*/
unsigned SEGGER_RTT_WriteDownBufferNoLock(unsigned BufferIndex, const void* pBuffer, unsigned NumBytes) {
 80043a4:	b580      	push	{r7, lr}
 80043a6:	b088      	sub	sp, #32
 80043a8:	af00      	add	r7, sp, #0
 80043aa:	60f8      	str	r0, [r7, #12]
 80043ac:	60b9      	str	r1, [r7, #8]
 80043ae:	607a      	str	r2, [r7, #4]
  SEGGER_RTT_BUFFER_UP*   pRing;
  //
  // Get "to-target" ring buffer.
  // It is save to cast that to a "to-host" buffer. Up and Down buffer differ in volatility of offsets that might be modified by J-Link.
  //
  pData = (const char *)pBuffer;
 80043b0:	68bb      	ldr	r3, [r7, #8]
 80043b2:	61bb      	str	r3, [r7, #24]
  pRing = (SEGGER_RTT_BUFFER_UP*)((char*)&_SEGGER_RTT.aDown[BufferIndex] + SEGGER_RTT_UNCACHED_OFF);  // Access uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 80043b4:	68fa      	ldr	r2, [r7, #12]
 80043b6:	4613      	mov	r3, r2
 80043b8:	005b      	lsls	r3, r3, #1
 80043ba:	4413      	add	r3, r2
 80043bc:	00db      	lsls	r3, r3, #3
 80043be:	3360      	adds	r3, #96	; 0x60
 80043c0:	4a1f      	ldr	r2, [pc, #124]	; (8004440 <SEGGER_RTT_WriteDownBufferNoLock+0x9c>)
 80043c2:	4413      	add	r3, r2
 80043c4:	617b      	str	r3, [r7, #20]
  //
  // How we output depends upon the mode...
  //
  switch (pRing->Flags) {
 80043c6:	697b      	ldr	r3, [r7, #20]
 80043c8:	695b      	ldr	r3, [r3, #20]
 80043ca:	2b02      	cmp	r3, #2
 80043cc:	d029      	beq.n	8004422 <SEGGER_RTT_WriteDownBufferNoLock+0x7e>
 80043ce:	2b02      	cmp	r3, #2
 80043d0:	d82e      	bhi.n	8004430 <SEGGER_RTT_WriteDownBufferNoLock+0x8c>
 80043d2:	2b00      	cmp	r3, #0
 80043d4:	d002      	beq.n	80043dc <SEGGER_RTT_WriteDownBufferNoLock+0x38>
 80043d6:	2b01      	cmp	r3, #1
 80043d8:	d013      	beq.n	8004402 <SEGGER_RTT_WriteDownBufferNoLock+0x5e>
 80043da:	e029      	b.n	8004430 <SEGGER_RTT_WriteDownBufferNoLock+0x8c>
  case SEGGER_RTT_MODE_NO_BLOCK_SKIP:
    //
    // If we are in skip mode and there is no space for the whole
    // of this output, don't bother.
    //
    Avail = _GetAvailWriteSpace(pRing);
 80043dc:	6978      	ldr	r0, [r7, #20]
 80043de:	f7ff feb2 	bl	8004146 <_GetAvailWriteSpace>
 80043e2:	6138      	str	r0, [r7, #16]
    if (Avail < NumBytes) {
 80043e4:	693a      	ldr	r2, [r7, #16]
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	429a      	cmp	r2, r3
 80043ea:	d202      	bcs.n	80043f2 <SEGGER_RTT_WriteDownBufferNoLock+0x4e>
      Status = 0u;
 80043ec:	2300      	movs	r3, #0
 80043ee:	61fb      	str	r3, [r7, #28]
    } else {
      Status = NumBytes;
      _WriteNoCheck(pRing, pData, NumBytes);
    }
    break;
 80043f0:	e021      	b.n	8004436 <SEGGER_RTT_WriteDownBufferNoLock+0x92>
      Status = NumBytes;
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	61fb      	str	r3, [r7, #28]
      _WriteNoCheck(pRing, pData, NumBytes);
 80043f6:	687a      	ldr	r2, [r7, #4]
 80043f8:	69b9      	ldr	r1, [r7, #24]
 80043fa:	6978      	ldr	r0, [r7, #20]
 80043fc:	f7ff fe5b 	bl	80040b6 <_WriteNoCheck>
    break;
 8004400:	e019      	b.n	8004436 <SEGGER_RTT_WriteDownBufferNoLock+0x92>
  case SEGGER_RTT_MODE_NO_BLOCK_TRIM:
    //
    // If we are in trim mode, trim to what we can output without blocking.
    //
    Avail = _GetAvailWriteSpace(pRing);
 8004402:	6978      	ldr	r0, [r7, #20]
 8004404:	f7ff fe9f 	bl	8004146 <_GetAvailWriteSpace>
 8004408:	6138      	str	r0, [r7, #16]
    Status = Avail < NumBytes ? Avail : NumBytes;
 800440a:	687a      	ldr	r2, [r7, #4]
 800440c:	693b      	ldr	r3, [r7, #16]
 800440e:	4293      	cmp	r3, r2
 8004410:	bf28      	it	cs
 8004412:	4613      	movcs	r3, r2
 8004414:	61fb      	str	r3, [r7, #28]
    _WriteNoCheck(pRing, pData, Status);
 8004416:	69fa      	ldr	r2, [r7, #28]
 8004418:	69b9      	ldr	r1, [r7, #24]
 800441a:	6978      	ldr	r0, [r7, #20]
 800441c:	f7ff fe4b 	bl	80040b6 <_WriteNoCheck>
    break;
 8004420:	e009      	b.n	8004436 <SEGGER_RTT_WriteDownBufferNoLock+0x92>
  case SEGGER_RTT_MODE_BLOCK_IF_FIFO_FULL:
    //
    // If we are in blocking mode, output everything.
    //
    Status = _WriteBlocking(pRing, pData, NumBytes);
 8004422:	687a      	ldr	r2, [r7, #4]
 8004424:	69b9      	ldr	r1, [r7, #24]
 8004426:	6978      	ldr	r0, [r7, #20]
 8004428:	f7ff fde8 	bl	8003ffc <_WriteBlocking>
 800442c:	61f8      	str	r0, [r7, #28]
    break;
 800442e:	e002      	b.n	8004436 <SEGGER_RTT_WriteDownBufferNoLock+0x92>
  default:
    Status = 0u;
 8004430:	2300      	movs	r3, #0
 8004432:	61fb      	str	r3, [r7, #28]
    break;
 8004434:	bf00      	nop
  }
  //
  // Finish up.
  //
  return Status;
 8004436:	69fb      	ldr	r3, [r7, #28]
}
 8004438:	4618      	mov	r0, r3
 800443a:	3720      	adds	r7, #32
 800443c:	46bd      	mov	sp, r7
 800443e:	bd80      	pop	{r7, pc}
 8004440:	20019260 	.word	0x20019260

08004444 <SEGGER_RTT_WriteDownBuffer>:
*    This function locks against all other RTT operations. I.e. during
*    the write operation, writing from the application is also locked.
*    If only one consumer writes to the down buffer, 
*    call SEGGER_RTT_WriteDownBufferNoLock() instead.
*/
unsigned SEGGER_RTT_WriteDownBuffer(unsigned BufferIndex, const void* pBuffer, unsigned NumBytes) {
 8004444:	b580      	push	{r7, lr}
 8004446:	b088      	sub	sp, #32
 8004448:	af00      	add	r7, sp, #0
 800444a:	60f8      	str	r0, [r7, #12]
 800444c:	60b9      	str	r1, [r7, #8]
 800444e:	607a      	str	r2, [r7, #4]
  unsigned Status;

  INIT();
 8004450:	4b0e      	ldr	r3, [pc, #56]	; (800448c <SEGGER_RTT_WriteDownBuffer+0x48>)
 8004452:	61fb      	str	r3, [r7, #28]
 8004454:	69fb      	ldr	r3, [r7, #28]
 8004456:	781b      	ldrb	r3, [r3, #0]
 8004458:	b2db      	uxtb	r3, r3
 800445a:	2b00      	cmp	r3, #0
 800445c:	d101      	bne.n	8004462 <SEGGER_RTT_WriteDownBuffer+0x1e>
 800445e:	f7ff fd75 	bl	8003f4c <_DoInit>
  SEGGER_RTT_LOCK();
 8004462:	f3ef 8311 	mrs	r3, BASEPRI
 8004466:	f04f 0120 	mov.w	r1, #32
 800446a:	f381 8811 	msr	BASEPRI, r1
 800446e:	61bb      	str	r3, [r7, #24]
  Status = SEGGER_RTT_WriteDownBufferNoLock(BufferIndex, pBuffer, NumBytes);  // Call the non-locking write function
 8004470:	687a      	ldr	r2, [r7, #4]
 8004472:	68b9      	ldr	r1, [r7, #8]
 8004474:	68f8      	ldr	r0, [r7, #12]
 8004476:	f7ff ff95 	bl	80043a4 <SEGGER_RTT_WriteDownBufferNoLock>
 800447a:	6178      	str	r0, [r7, #20]
  SEGGER_RTT_UNLOCK();
 800447c:	69bb      	ldr	r3, [r7, #24]
 800447e:	f383 8811 	msr	BASEPRI, r3
  return Status;
 8004482:	697b      	ldr	r3, [r7, #20]
}
 8004484:	4618      	mov	r0, r3
 8004486:	3720      	adds	r7, #32
 8004488:	46bd      	mov	sp, r7
 800448a:	bd80      	pop	{r7, pc}
 800448c:	20019260 	.word	0x20019260

08004490 <SEGGER_RTT_AllocUpBuffer>:
*
*  Return value
*    >= 0 - O.K. Buffer Index
*     < 0 - Error
*/
int SEGGER_RTT_AllocUpBuffer(const char* sName, void* pBuffer, unsigned BufferSize, unsigned Flags) {
 8004490:	b580      	push	{r7, lr}
 8004492:	b088      	sub	sp, #32
 8004494:	af00      	add	r7, sp, #0
 8004496:	60f8      	str	r0, [r7, #12]
 8004498:	60b9      	str	r1, [r7, #8]
 800449a:	607a      	str	r2, [r7, #4]
 800449c:	603b      	str	r3, [r7, #0]
  int BufferIndex;
  volatile SEGGER_RTT_CB* pRTTCB;

  INIT();
 800449e:	4b3d      	ldr	r3, [pc, #244]	; (8004594 <SEGGER_RTT_AllocUpBuffer+0x104>)
 80044a0:	61bb      	str	r3, [r7, #24]
 80044a2:	69bb      	ldr	r3, [r7, #24]
 80044a4:	781b      	ldrb	r3, [r3, #0]
 80044a6:	b2db      	uxtb	r3, r3
 80044a8:	2b00      	cmp	r3, #0
 80044aa:	d101      	bne.n	80044b0 <SEGGER_RTT_AllocUpBuffer+0x20>
 80044ac:	f7ff fd4e 	bl	8003f4c <_DoInit>
  SEGGER_RTT_LOCK();
 80044b0:	f3ef 8311 	mrs	r3, BASEPRI
 80044b4:	f04f 0120 	mov.w	r1, #32
 80044b8:	f381 8811 	msr	BASEPRI, r1
 80044bc:	617b      	str	r3, [r7, #20]
  pRTTCB = (volatile SEGGER_RTT_CB*)((unsigned char*)&_SEGGER_RTT + SEGGER_RTT_UNCACHED_OFF);  // Access RTTCB uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 80044be:	4b35      	ldr	r3, [pc, #212]	; (8004594 <SEGGER_RTT_AllocUpBuffer+0x104>)
 80044c0:	613b      	str	r3, [r7, #16]
  BufferIndex = 0;
 80044c2:	2300      	movs	r3, #0
 80044c4:	61fb      	str	r3, [r7, #28]
  do {
    if (pRTTCB->aUp[BufferIndex].pBuffer == NULL) {
 80044c6:	6939      	ldr	r1, [r7, #16]
 80044c8:	69fb      	ldr	r3, [r7, #28]
 80044ca:	1c5a      	adds	r2, r3, #1
 80044cc:	4613      	mov	r3, r2
 80044ce:	005b      	lsls	r3, r3, #1
 80044d0:	4413      	add	r3, r2
 80044d2:	00db      	lsls	r3, r3, #3
 80044d4:	440b      	add	r3, r1
 80044d6:	3304      	adds	r3, #4
 80044d8:	681b      	ldr	r3, [r3, #0]
 80044da:	2b00      	cmp	r3, #0
 80044dc:	d008      	beq.n	80044f0 <SEGGER_RTT_AllocUpBuffer+0x60>
      break;
    }
    BufferIndex++;
 80044de:	69fb      	ldr	r3, [r7, #28]
 80044e0:	3301      	adds	r3, #1
 80044e2:	61fb      	str	r3, [r7, #28]
  } while (BufferIndex < pRTTCB->MaxNumUpBuffers);
 80044e4:	693b      	ldr	r3, [r7, #16]
 80044e6:	691b      	ldr	r3, [r3, #16]
 80044e8:	69fa      	ldr	r2, [r7, #28]
 80044ea:	429a      	cmp	r2, r3
 80044ec:	dbeb      	blt.n	80044c6 <SEGGER_RTT_AllocUpBuffer+0x36>
 80044ee:	e000      	b.n	80044f2 <SEGGER_RTT_AllocUpBuffer+0x62>
      break;
 80044f0:	bf00      	nop
  if (BufferIndex < pRTTCB->MaxNumUpBuffers) {
 80044f2:	693b      	ldr	r3, [r7, #16]
 80044f4:	691b      	ldr	r3, [r3, #16]
 80044f6:	69fa      	ldr	r2, [r7, #28]
 80044f8:	429a      	cmp	r2, r3
 80044fa:	da3f      	bge.n	800457c <SEGGER_RTT_AllocUpBuffer+0xec>
    pRTTCB->aUp[BufferIndex].sName        = sName;
 80044fc:	6939      	ldr	r1, [r7, #16]
 80044fe:	69fb      	ldr	r3, [r7, #28]
 8004500:	1c5a      	adds	r2, r3, #1
 8004502:	4613      	mov	r3, r2
 8004504:	005b      	lsls	r3, r3, #1
 8004506:	4413      	add	r3, r2
 8004508:	00db      	lsls	r3, r3, #3
 800450a:	440b      	add	r3, r1
 800450c:	68fa      	ldr	r2, [r7, #12]
 800450e:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].pBuffer      = (char*)pBuffer;
 8004510:	6939      	ldr	r1, [r7, #16]
 8004512:	69fb      	ldr	r3, [r7, #28]
 8004514:	1c5a      	adds	r2, r3, #1
 8004516:	4613      	mov	r3, r2
 8004518:	005b      	lsls	r3, r3, #1
 800451a:	4413      	add	r3, r2
 800451c:	00db      	lsls	r3, r3, #3
 800451e:	440b      	add	r3, r1
 8004520:	3304      	adds	r3, #4
 8004522:	68ba      	ldr	r2, [r7, #8]
 8004524:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].SizeOfBuffer = BufferSize;
 8004526:	6939      	ldr	r1, [r7, #16]
 8004528:	69fa      	ldr	r2, [r7, #28]
 800452a:	4613      	mov	r3, r2
 800452c:	005b      	lsls	r3, r3, #1
 800452e:	4413      	add	r3, r2
 8004530:	00db      	lsls	r3, r3, #3
 8004532:	440b      	add	r3, r1
 8004534:	3320      	adds	r3, #32
 8004536:	687a      	ldr	r2, [r7, #4]
 8004538:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].RdOff        = 0u;
 800453a:	6939      	ldr	r1, [r7, #16]
 800453c:	69fa      	ldr	r2, [r7, #28]
 800453e:	4613      	mov	r3, r2
 8004540:	005b      	lsls	r3, r3, #1
 8004542:	4413      	add	r3, r2
 8004544:	00db      	lsls	r3, r3, #3
 8004546:	440b      	add	r3, r1
 8004548:	3328      	adds	r3, #40	; 0x28
 800454a:	2200      	movs	r2, #0
 800454c:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].WrOff        = 0u;
 800454e:	6939      	ldr	r1, [r7, #16]
 8004550:	69fa      	ldr	r2, [r7, #28]
 8004552:	4613      	mov	r3, r2
 8004554:	005b      	lsls	r3, r3, #1
 8004556:	4413      	add	r3, r2
 8004558:	00db      	lsls	r3, r3, #3
 800455a:	440b      	add	r3, r1
 800455c:	3324      	adds	r3, #36	; 0x24
 800455e:	2200      	movs	r2, #0
 8004560:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].Flags        = Flags;
 8004562:	6939      	ldr	r1, [r7, #16]
 8004564:	69fa      	ldr	r2, [r7, #28]
 8004566:	4613      	mov	r3, r2
 8004568:	005b      	lsls	r3, r3, #1
 800456a:	4413      	add	r3, r2
 800456c:	00db      	lsls	r3, r3, #3
 800456e:	440b      	add	r3, r1
 8004570:	332c      	adds	r3, #44	; 0x2c
 8004572:	683a      	ldr	r2, [r7, #0]
 8004574:	601a      	str	r2, [r3, #0]
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
 8004576:	f3bf 8f5f 	dmb	sy
 800457a:	e002      	b.n	8004582 <SEGGER_RTT_AllocUpBuffer+0xf2>
  } else {
    BufferIndex = -1;
 800457c:	f04f 33ff 	mov.w	r3, #4294967295
 8004580:	61fb      	str	r3, [r7, #28]
  }
  SEGGER_RTT_UNLOCK();
 8004582:	697b      	ldr	r3, [r7, #20]
 8004584:	f383 8811 	msr	BASEPRI, r3
  return BufferIndex;
 8004588:	69fb      	ldr	r3, [r7, #28]
}
 800458a:	4618      	mov	r0, r3
 800458c:	3720      	adds	r7, #32
 800458e:	46bd      	mov	sp, r7
 8004590:	bd80      	pop	{r7, pc}
 8004592:	bf00      	nop
 8004594:	20019260 	.word	0x20019260

08004598 <SEGGER_RTT_ConfigDownBuffer>:
*  Additional information
*    Buffer 0 is configured on compile-time.
*    May only be called once per buffer.
*    Buffer name and flags can be reconfigured using the appropriate functions.
*/
int SEGGER_RTT_ConfigDownBuffer(unsigned BufferIndex, const char* sName, void* pBuffer, unsigned BufferSize, unsigned Flags) {
 8004598:	b580      	push	{r7, lr}
 800459a:	b088      	sub	sp, #32
 800459c:	af00      	add	r7, sp, #0
 800459e:	60f8      	str	r0, [r7, #12]
 80045a0:	60b9      	str	r1, [r7, #8]
 80045a2:	607a      	str	r2, [r7, #4]
 80045a4:	603b      	str	r3, [r7, #0]
  int r;
  volatile SEGGER_RTT_CB* pRTTCB;

  INIT();
 80045a6:	4b33      	ldr	r3, [pc, #204]	; (8004674 <SEGGER_RTT_ConfigDownBuffer+0xdc>)
 80045a8:	61bb      	str	r3, [r7, #24]
 80045aa:	69bb      	ldr	r3, [r7, #24]
 80045ac:	781b      	ldrb	r3, [r3, #0]
 80045ae:	b2db      	uxtb	r3, r3
 80045b0:	2b00      	cmp	r3, #0
 80045b2:	d101      	bne.n	80045b8 <SEGGER_RTT_ConfigDownBuffer+0x20>
 80045b4:	f7ff fcca 	bl	8003f4c <_DoInit>
  pRTTCB = (volatile SEGGER_RTT_CB*)((unsigned char*)&_SEGGER_RTT + SEGGER_RTT_UNCACHED_OFF);  // Access RTTCB uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 80045b8:	4b2e      	ldr	r3, [pc, #184]	; (8004674 <SEGGER_RTT_ConfigDownBuffer+0xdc>)
 80045ba:	617b      	str	r3, [r7, #20]
  if (BufferIndex < (unsigned)pRTTCB->MaxNumDownBuffers) {
 80045bc:	697b      	ldr	r3, [r7, #20]
 80045be:	695b      	ldr	r3, [r3, #20]
 80045c0:	461a      	mov	r2, r3
 80045c2:	68fb      	ldr	r3, [r7, #12]
 80045c4:	4293      	cmp	r3, r2
 80045c6:	d24d      	bcs.n	8004664 <SEGGER_RTT_ConfigDownBuffer+0xcc>
    SEGGER_RTT_LOCK();
 80045c8:	f3ef 8311 	mrs	r3, BASEPRI
 80045cc:	f04f 0120 	mov.w	r1, #32
 80045d0:	f381 8811 	msr	BASEPRI, r1
 80045d4:	613b      	str	r3, [r7, #16]
    if (BufferIndex > 0u) {
 80045d6:	68fb      	ldr	r3, [r7, #12]
 80045d8:	2b00      	cmp	r3, #0
 80045da:	d031      	beq.n	8004640 <SEGGER_RTT_ConfigDownBuffer+0xa8>
      pRTTCB->aDown[BufferIndex].sName        = sName;
 80045dc:	6979      	ldr	r1, [r7, #20]
 80045de:	68fa      	ldr	r2, [r7, #12]
 80045e0:	4613      	mov	r3, r2
 80045e2:	005b      	lsls	r3, r3, #1
 80045e4:	4413      	add	r3, r2
 80045e6:	00db      	lsls	r3, r3, #3
 80045e8:	440b      	add	r3, r1
 80045ea:	3360      	adds	r3, #96	; 0x60
 80045ec:	68ba      	ldr	r2, [r7, #8]
 80045ee:	601a      	str	r2, [r3, #0]
      pRTTCB->aDown[BufferIndex].pBuffer      = (char*)pBuffer;
 80045f0:	6979      	ldr	r1, [r7, #20]
 80045f2:	68fa      	ldr	r2, [r7, #12]
 80045f4:	4613      	mov	r3, r2
 80045f6:	005b      	lsls	r3, r3, #1
 80045f8:	4413      	add	r3, r2
 80045fa:	00db      	lsls	r3, r3, #3
 80045fc:	440b      	add	r3, r1
 80045fe:	3364      	adds	r3, #100	; 0x64
 8004600:	687a      	ldr	r2, [r7, #4]
 8004602:	601a      	str	r2, [r3, #0]
      pRTTCB->aDown[BufferIndex].SizeOfBuffer = BufferSize;
 8004604:	6979      	ldr	r1, [r7, #20]
 8004606:	68fa      	ldr	r2, [r7, #12]
 8004608:	4613      	mov	r3, r2
 800460a:	005b      	lsls	r3, r3, #1
 800460c:	4413      	add	r3, r2
 800460e:	00db      	lsls	r3, r3, #3
 8004610:	440b      	add	r3, r1
 8004612:	3368      	adds	r3, #104	; 0x68
 8004614:	683a      	ldr	r2, [r7, #0]
 8004616:	601a      	str	r2, [r3, #0]
      pRTTCB->aDown[BufferIndex].RdOff        = 0u;
 8004618:	6979      	ldr	r1, [r7, #20]
 800461a:	68fa      	ldr	r2, [r7, #12]
 800461c:	4613      	mov	r3, r2
 800461e:	005b      	lsls	r3, r3, #1
 8004620:	4413      	add	r3, r2
 8004622:	00db      	lsls	r3, r3, #3
 8004624:	440b      	add	r3, r1
 8004626:	3370      	adds	r3, #112	; 0x70
 8004628:	2200      	movs	r2, #0
 800462a:	601a      	str	r2, [r3, #0]
      pRTTCB->aDown[BufferIndex].WrOff        = 0u;
 800462c:	6979      	ldr	r1, [r7, #20]
 800462e:	68fa      	ldr	r2, [r7, #12]
 8004630:	4613      	mov	r3, r2
 8004632:	005b      	lsls	r3, r3, #1
 8004634:	4413      	add	r3, r2
 8004636:	00db      	lsls	r3, r3, #3
 8004638:	440b      	add	r3, r1
 800463a:	336c      	adds	r3, #108	; 0x6c
 800463c:	2200      	movs	r2, #0
 800463e:	601a      	str	r2, [r3, #0]
    }
    pRTTCB->aDown[BufferIndex].Flags          = Flags;
 8004640:	6979      	ldr	r1, [r7, #20]
 8004642:	68fa      	ldr	r2, [r7, #12]
 8004644:	4613      	mov	r3, r2
 8004646:	005b      	lsls	r3, r3, #1
 8004648:	4413      	add	r3, r2
 800464a:	00db      	lsls	r3, r3, #3
 800464c:	440b      	add	r3, r1
 800464e:	3374      	adds	r3, #116	; 0x74
 8004650:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004652:	601a      	str	r2, [r3, #0]
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
 8004654:	f3bf 8f5f 	dmb	sy
    SEGGER_RTT_UNLOCK();
 8004658:	693b      	ldr	r3, [r7, #16]
 800465a:	f383 8811 	msr	BASEPRI, r3
    r =  0;
 800465e:	2300      	movs	r3, #0
 8004660:	61fb      	str	r3, [r7, #28]
 8004662:	e002      	b.n	800466a <SEGGER_RTT_ConfigDownBuffer+0xd2>
  } else {
    r = -1;
 8004664:	f04f 33ff 	mov.w	r3, #4294967295
 8004668:	61fb      	str	r3, [r7, #28]
  }
  return r;
 800466a:	69fb      	ldr	r3, [r7, #28]
}
 800466c:	4618      	mov	r0, r3
 800466e:	3720      	adds	r7, #32
 8004670:	46bd      	mov	sp, r7
 8004672:	bd80      	pop	{r7, pc}
 8004674:	20019260 	.word	0x20019260

08004678 <_EncodeStr>:
*  Additional information
*    The string is encoded as a count byte followed by the contents
*    of the string.
*    No more than 1 + Limit bytes will be encoded to the payload.
*/
static U8 *_EncodeStr(U8 *pPayload, const char *pText, unsigned int Limit) {
 8004678:	b480      	push	{r7}
 800467a:	b087      	sub	sp, #28
 800467c:	af00      	add	r7, sp, #0
 800467e:	60f8      	str	r0, [r7, #12]
 8004680:	60b9      	str	r1, [r7, #8]
 8004682:	607a      	str	r2, [r7, #4]
  unsigned int n;
  unsigned int Len;
  //
  // Compute string len
  //
  Len = 0;
 8004684:	2300      	movs	r3, #0
 8004686:	613b      	str	r3, [r7, #16]
  while(*(pText + Len) != 0) {
 8004688:	e002      	b.n	8004690 <_EncodeStr+0x18>
    Len++;
 800468a:	693b      	ldr	r3, [r7, #16]
 800468c:	3301      	adds	r3, #1
 800468e:	613b      	str	r3, [r7, #16]
  while(*(pText + Len) != 0) {
 8004690:	68ba      	ldr	r2, [r7, #8]
 8004692:	693b      	ldr	r3, [r7, #16]
 8004694:	4413      	add	r3, r2
 8004696:	781b      	ldrb	r3, [r3, #0]
 8004698:	2b00      	cmp	r3, #0
 800469a:	d1f6      	bne.n	800468a <_EncodeStr+0x12>
  }
  if (Len > Limit) {
 800469c:	693a      	ldr	r2, [r7, #16]
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	429a      	cmp	r2, r3
 80046a2:	d901      	bls.n	80046a8 <_EncodeStr+0x30>
    Len = Limit;
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	613b      	str	r3, [r7, #16]
  }
  //
  // Write Len
  //
  if (Len < 255)  {
 80046a8:	693b      	ldr	r3, [r7, #16]
 80046aa:	2bfe      	cmp	r3, #254	; 0xfe
 80046ac:	d806      	bhi.n	80046bc <_EncodeStr+0x44>
    *pPayload++ = Len; 
 80046ae:	68fb      	ldr	r3, [r7, #12]
 80046b0:	1c5a      	adds	r2, r3, #1
 80046b2:	60fa      	str	r2, [r7, #12]
 80046b4:	693a      	ldr	r2, [r7, #16]
 80046b6:	b2d2      	uxtb	r2, r2
 80046b8:	701a      	strb	r2, [r3, #0]
 80046ba:	e011      	b.n	80046e0 <_EncodeStr+0x68>
  } else {
    *pPayload++ = 255;
 80046bc:	68fb      	ldr	r3, [r7, #12]
 80046be:	1c5a      	adds	r2, r3, #1
 80046c0:	60fa      	str	r2, [r7, #12]
 80046c2:	22ff      	movs	r2, #255	; 0xff
 80046c4:	701a      	strb	r2, [r3, #0]
    *pPayload++ = (Len & 255);
 80046c6:	68fb      	ldr	r3, [r7, #12]
 80046c8:	1c5a      	adds	r2, r3, #1
 80046ca:	60fa      	str	r2, [r7, #12]
 80046cc:	693a      	ldr	r2, [r7, #16]
 80046ce:	b2d2      	uxtb	r2, r2
 80046d0:	701a      	strb	r2, [r3, #0]
    *pPayload++ = ((Len >> 8) & 255);
 80046d2:	693b      	ldr	r3, [r7, #16]
 80046d4:	0a19      	lsrs	r1, r3, #8
 80046d6:	68fb      	ldr	r3, [r7, #12]
 80046d8:	1c5a      	adds	r2, r3, #1
 80046da:	60fa      	str	r2, [r7, #12]
 80046dc:	b2ca      	uxtb	r2, r1
 80046de:	701a      	strb	r2, [r3, #0]
  }
  //
  // copy string
  //
  n = 0;
 80046e0:	2300      	movs	r3, #0
 80046e2:	617b      	str	r3, [r7, #20]
  while (n < Len) {
 80046e4:	e00a      	b.n	80046fc <_EncodeStr+0x84>
    *pPayload++ = *pText++;
 80046e6:	68ba      	ldr	r2, [r7, #8]
 80046e8:	1c53      	adds	r3, r2, #1
 80046ea:	60bb      	str	r3, [r7, #8]
 80046ec:	68fb      	ldr	r3, [r7, #12]
 80046ee:	1c59      	adds	r1, r3, #1
 80046f0:	60f9      	str	r1, [r7, #12]
 80046f2:	7812      	ldrb	r2, [r2, #0]
 80046f4:	701a      	strb	r2, [r3, #0]
    n++;
 80046f6:	697b      	ldr	r3, [r7, #20]
 80046f8:	3301      	adds	r3, #1
 80046fa:	617b      	str	r3, [r7, #20]
  while (n < Len) {
 80046fc:	697a      	ldr	r2, [r7, #20]
 80046fe:	693b      	ldr	r3, [r7, #16]
 8004700:	429a      	cmp	r2, r3
 8004702:	d3f0      	bcc.n	80046e6 <_EncodeStr+0x6e>
  }
  return pPayload;
 8004704:	68fb      	ldr	r3, [r7, #12]
}
 8004706:	4618      	mov	r0, r3
 8004708:	371c      	adds	r7, #28
 800470a:	46bd      	mov	sp, r7
 800470c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004710:	4770      	bx	lr

08004712 <_PreparePacket>:
*  Additional information
*    The payload length and evnetId are not initialized.
*    PreparePacket only reserves space for them and they are
*    computed and filled in by the sending function.
*/
static U8* _PreparePacket(U8* pPacket) {
 8004712:	b480      	push	{r7}
 8004714:	b083      	sub	sp, #12
 8004716:	af00      	add	r7, sp, #0
 8004718:	6078      	str	r0, [r7, #4]
  return pPacket + 4;
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	3304      	adds	r3, #4
}
 800471e:	4618      	mov	r0, r3
 8004720:	370c      	adds	r7, #12
 8004722:	46bd      	mov	sp, r7
 8004724:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004728:	4770      	bx	lr
	...

0800472c <_HandleIncomingPacket>:
*    This function is called each time after sending a packet.
*    Processing incoming packets is done asynchronous. SystemView might
*    already have sent event packets after the host has sent a command.
*/
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE != 1)
static void _HandleIncomingPacket(void) {
 800472c:	b580      	push	{r7, lr}
 800472e:	b082      	sub	sp, #8
 8004730:	af00      	add	r7, sp, #0
  U8  Cmd;
  int Status;
  //
  Status = SEGGER_RTT_ReadNoLock(CHANNEL_ID_DOWN, &Cmd, 1);
 8004732:	4b36      	ldr	r3, [pc, #216]	; (800480c <_HandleIncomingPacket+0xe0>)
 8004734:	7e1b      	ldrb	r3, [r3, #24]
 8004736:	4618      	mov	r0, r3
 8004738:	1cfb      	adds	r3, r7, #3
 800473a:	2201      	movs	r2, #1
 800473c:	4619      	mov	r1, r3
 800473e:	f7ff fdab 	bl	8004298 <SEGGER_RTT_ReadNoLock>
 8004742:	4603      	mov	r3, r0
 8004744:	607b      	str	r3, [r7, #4]
  if (Status > 0) {
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	2b00      	cmp	r3, #0
 800474a:	dd54      	ble.n	80047f6 <_HandleIncomingPacket+0xca>
    switch (Cmd) {
 800474c:	78fb      	ldrb	r3, [r7, #3]
 800474e:	2b80      	cmp	r3, #128	; 0x80
 8004750:	d032      	beq.n	80047b8 <_HandleIncomingPacket+0x8c>
 8004752:	2b80      	cmp	r3, #128	; 0x80
 8004754:	dc42      	bgt.n	80047dc <_HandleIncomingPacket+0xb0>
 8004756:	2b07      	cmp	r3, #7
 8004758:	dc16      	bgt.n	8004788 <_HandleIncomingPacket+0x5c>
 800475a:	2b00      	cmp	r3, #0
 800475c:	dd3e      	ble.n	80047dc <_HandleIncomingPacket+0xb0>
 800475e:	3b01      	subs	r3, #1
 8004760:	2b06      	cmp	r3, #6
 8004762:	d83b      	bhi.n	80047dc <_HandleIncomingPacket+0xb0>
 8004764:	a201      	add	r2, pc, #4	; (adr r2, 800476c <_HandleIncomingPacket+0x40>)
 8004766:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800476a:	bf00      	nop
 800476c:	0800478f 	.word	0x0800478f
 8004770:	08004795 	.word	0x08004795
 8004774:	0800479b 	.word	0x0800479b
 8004778:	080047a1 	.word	0x080047a1
 800477c:	080047a7 	.word	0x080047a7
 8004780:	080047ad 	.word	0x080047ad
 8004784:	080047b3 	.word	0x080047b3
 8004788:	2b7f      	cmp	r3, #127	; 0x7f
 800478a:	d036      	beq.n	80047fa <_HandleIncomingPacket+0xce>
 800478c:	e026      	b.n	80047dc <_HandleIncomingPacket+0xb0>
    case SEGGER_SYSVIEW_COMMAND_ID_START:
      SEGGER_SYSVIEW_Start();
 800478e:	f000 faa3 	bl	8004cd8 <SEGGER_SYSVIEW_Start>
      break;
 8004792:	e037      	b.n	8004804 <_HandleIncomingPacket+0xd8>
    case SEGGER_SYSVIEW_COMMAND_ID_STOP:
      SEGGER_SYSVIEW_Stop();
 8004794:	f000 fb5c 	bl	8004e50 <SEGGER_SYSVIEW_Stop>
      break;
 8004798:	e034      	b.n	8004804 <_HandleIncomingPacket+0xd8>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_SYSTIME:
      SEGGER_SYSVIEW_RecordSystime();
 800479a:	f000 fd35 	bl	8005208 <SEGGER_SYSVIEW_RecordSystime>
      break;
 800479e:	e031      	b.n	8004804 <_HandleIncomingPacket+0xd8>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_TASKLIST:
      SEGGER_SYSVIEW_SendTaskList();
 80047a0:	f000 fcfa 	bl	8005198 <SEGGER_SYSVIEW_SendTaskList>
      break;
 80047a4:	e02e      	b.n	8004804 <_HandleIncomingPacket+0xd8>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_SYSDESC:
      SEGGER_SYSVIEW_GetSysDesc();
 80047a6:	f000 fb79 	bl	8004e9c <SEGGER_SYSVIEW_GetSysDesc>
      break;
 80047aa:	e02b      	b.n	8004804 <_HandleIncomingPacket+0xd8>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_NUMMODULES:
      SEGGER_SYSVIEW_SendNumModules();
 80047ac:	f000 ff68 	bl	8005680 <SEGGER_SYSVIEW_SendNumModules>
      break;
 80047b0:	e028      	b.n	8004804 <_HandleIncomingPacket+0xd8>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_MODULEDESC:
      SEGGER_SYSVIEW_SendModuleDescription();
 80047b2:	f000 ff47 	bl	8005644 <SEGGER_SYSVIEW_SendModuleDescription>
      break;
 80047b6:	e025      	b.n	8004804 <_HandleIncomingPacket+0xd8>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_MODULE:
      Status = SEGGER_RTT_ReadNoLock(CHANNEL_ID_DOWN, &Cmd, 1);
 80047b8:	4b14      	ldr	r3, [pc, #80]	; (800480c <_HandleIncomingPacket+0xe0>)
 80047ba:	7e1b      	ldrb	r3, [r3, #24]
 80047bc:	4618      	mov	r0, r3
 80047be:	1cfb      	adds	r3, r7, #3
 80047c0:	2201      	movs	r2, #1
 80047c2:	4619      	mov	r1, r3
 80047c4:	f7ff fd68 	bl	8004298 <SEGGER_RTT_ReadNoLock>
 80047c8:	4603      	mov	r3, r0
 80047ca:	607b      	str	r3, [r7, #4]
      if (Status > 0) {
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	2b00      	cmp	r3, #0
 80047d0:	dd15      	ble.n	80047fe <_HandleIncomingPacket+0xd2>
        SEGGER_SYSVIEW_SendModule(Cmd);
 80047d2:	78fb      	ldrb	r3, [r7, #3]
 80047d4:	4618      	mov	r0, r3
 80047d6:	f000 feb5 	bl	8005544 <SEGGER_SYSVIEW_SendModule>
      }
      break;
 80047da:	e010      	b.n	80047fe <_HandleIncomingPacket+0xd2>
    case SEGGER_SYSVIEW_COMMAND_ID_HEARTBEAT:
      break;
    default:
      if (Cmd >= 128) { // Unknown extended command. Dummy read its parameter.
 80047dc:	78fb      	ldrb	r3, [r7, #3]
 80047de:	b25b      	sxtb	r3, r3
 80047e0:	2b00      	cmp	r3, #0
 80047e2:	da0e      	bge.n	8004802 <_HandleIncomingPacket+0xd6>
        SEGGER_RTT_ReadNoLock(CHANNEL_ID_DOWN, &Cmd, 1);
 80047e4:	4b09      	ldr	r3, [pc, #36]	; (800480c <_HandleIncomingPacket+0xe0>)
 80047e6:	7e1b      	ldrb	r3, [r3, #24]
 80047e8:	4618      	mov	r0, r3
 80047ea:	1cfb      	adds	r3, r7, #3
 80047ec:	2201      	movs	r2, #1
 80047ee:	4619      	mov	r1, r3
 80047f0:	f7ff fd52 	bl	8004298 <SEGGER_RTT_ReadNoLock>
      }
      break;
 80047f4:	e005      	b.n	8004802 <_HandleIncomingPacket+0xd6>
    }
  }
 80047f6:	bf00      	nop
 80047f8:	e004      	b.n	8004804 <_HandleIncomingPacket+0xd8>
      break;
 80047fa:	bf00      	nop
 80047fc:	e002      	b.n	8004804 <_HandleIncomingPacket+0xd8>
      break;
 80047fe:	bf00      	nop
 8004800:	e000      	b.n	8004804 <_HandleIncomingPacket+0xd8>
      break;
 8004802:	bf00      	nop
}
 8004804:	bf00      	nop
 8004806:	3708      	adds	r7, #8
 8004808:	46bd      	mov	sp, r7
 800480a:	bd80      	pop	{r7, pc}
 800480c:	2001a720 	.word	0x2001a720

08004810 <_TrySendOverflowPacket>:
*    !=0:  Success, Message sent (stored in RTT-Buffer)
*    ==0:  Buffer full, Message *NOT* stored
*
*/
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE != 1)
static int _TrySendOverflowPacket(void) {
 8004810:	b580      	push	{r7, lr}
 8004812:	b08c      	sub	sp, #48	; 0x30
 8004814:	af00      	add	r7, sp, #0
  I32 Delta;
  int Status;
  U8  aPacket[11];
  U8* pPayload;

  aPacket[0] = SYSVIEW_EVTID_OVERFLOW;      // 1
 8004816:	2301      	movs	r3, #1
 8004818:	713b      	strb	r3, [r7, #4]
  pPayload   = &aPacket[1];
 800481a:	1d3b      	adds	r3, r7, #4
 800481c:	3301      	adds	r3, #1
 800481e:	61fb      	str	r3, [r7, #28]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.DropCount);
 8004820:	69fb      	ldr	r3, [r7, #28]
 8004822:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004824:	4b32      	ldr	r3, [pc, #200]	; (80048f0 <_TrySendOverflowPacket+0xe0>)
 8004826:	695b      	ldr	r3, [r3, #20]
 8004828:	62bb      	str	r3, [r7, #40]	; 0x28
 800482a:	e00b      	b.n	8004844 <_TrySendOverflowPacket+0x34>
 800482c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800482e:	b2da      	uxtb	r2, r3
 8004830:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004832:	1c59      	adds	r1, r3, #1
 8004834:	62f9      	str	r1, [r7, #44]	; 0x2c
 8004836:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800483a:	b2d2      	uxtb	r2, r2
 800483c:	701a      	strb	r2, [r3, #0]
 800483e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004840:	09db      	lsrs	r3, r3, #7
 8004842:	62bb      	str	r3, [r7, #40]	; 0x28
 8004844:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004846:	2b7f      	cmp	r3, #127	; 0x7f
 8004848:	d8f0      	bhi.n	800482c <_TrySendOverflowPacket+0x1c>
 800484a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800484c:	1c5a      	adds	r2, r3, #1
 800484e:	62fa      	str	r2, [r7, #44]	; 0x2c
 8004850:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004852:	b2d2      	uxtb	r2, r2
 8004854:	701a      	strb	r2, [r3, #0]
 8004856:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004858:	61fb      	str	r3, [r7, #28]
  //
  // Compute time stamp delta and append it to packet.
  //
  TimeStamp  = SEGGER_SYSVIEW_GET_TIMESTAMP();
 800485a:	4b26      	ldr	r3, [pc, #152]	; (80048f4 <_TrySendOverflowPacket+0xe4>)
 800485c:	681b      	ldr	r3, [r3, #0]
 800485e:	61bb      	str	r3, [r7, #24]
  Delta = TimeStamp - _SYSVIEW_Globals.LastTxTimeStamp;
 8004860:	4b23      	ldr	r3, [pc, #140]	; (80048f0 <_TrySendOverflowPacket+0xe0>)
 8004862:	68db      	ldr	r3, [r3, #12]
 8004864:	69ba      	ldr	r2, [r7, #24]
 8004866:	1ad3      	subs	r3, r2, r3
 8004868:	617b      	str	r3, [r7, #20]
  MAKE_DELTA_32BIT(Delta);
  ENCODE_U32(pPayload, Delta);
 800486a:	69fb      	ldr	r3, [r7, #28]
 800486c:	627b      	str	r3, [r7, #36]	; 0x24
 800486e:	697b      	ldr	r3, [r7, #20]
 8004870:	623b      	str	r3, [r7, #32]
 8004872:	e00b      	b.n	800488c <_TrySendOverflowPacket+0x7c>
 8004874:	6a3b      	ldr	r3, [r7, #32]
 8004876:	b2da      	uxtb	r2, r3
 8004878:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800487a:	1c59      	adds	r1, r3, #1
 800487c:	6279      	str	r1, [r7, #36]	; 0x24
 800487e:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8004882:	b2d2      	uxtb	r2, r2
 8004884:	701a      	strb	r2, [r3, #0]
 8004886:	6a3b      	ldr	r3, [r7, #32]
 8004888:	09db      	lsrs	r3, r3, #7
 800488a:	623b      	str	r3, [r7, #32]
 800488c:	6a3b      	ldr	r3, [r7, #32]
 800488e:	2b7f      	cmp	r3, #127	; 0x7f
 8004890:	d8f0      	bhi.n	8004874 <_TrySendOverflowPacket+0x64>
 8004892:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004894:	1c5a      	adds	r2, r3, #1
 8004896:	627a      	str	r2, [r7, #36]	; 0x24
 8004898:	6a3a      	ldr	r2, [r7, #32]
 800489a:	b2d2      	uxtb	r2, r2
 800489c:	701a      	strb	r2, [r3, #0]
 800489e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80048a0:	61fb      	str	r3, [r7, #28]
  //
  // Try to store packet in RTT buffer and update time stamp when this was successful
  //
  Status = SEGGER_RTT_WriteSkipNoLock(CHANNEL_ID_UP, aPacket, pPayload - aPacket);
 80048a2:	4b13      	ldr	r3, [pc, #76]	; (80048f0 <_TrySendOverflowPacket+0xe0>)
 80048a4:	785b      	ldrb	r3, [r3, #1]
 80048a6:	4618      	mov	r0, r3
 80048a8:	1d3b      	adds	r3, r7, #4
 80048aa:	69fa      	ldr	r2, [r7, #28]
 80048ac:	1ad3      	subs	r3, r2, r3
 80048ae:	461a      	mov	r2, r3
 80048b0:	1d3b      	adds	r3, r7, #4
 80048b2:	4619      	mov	r1, r3
 80048b4:	f7fb fc8c 	bl	80001d0 <SEGGER_RTT_ASM_WriteSkipNoLock>
 80048b8:	4603      	mov	r3, r0
 80048ba:	613b      	str	r3, [r7, #16]
  SEGGER_SYSVIEW_ON_EVENT_RECORDED(pPayload - aPacket);
 80048bc:	f7ff fabc 	bl	8003e38 <HIF_UART_EnableTXEInterrupt>
  if (Status) {
 80048c0:	693b      	ldr	r3, [r7, #16]
 80048c2:	2b00      	cmp	r3, #0
 80048c4:	d009      	beq.n	80048da <_TrySendOverflowPacket+0xca>
    _SYSVIEW_Globals.LastTxTimeStamp = TimeStamp;
 80048c6:	4a0a      	ldr	r2, [pc, #40]	; (80048f0 <_TrySendOverflowPacket+0xe0>)
 80048c8:	69bb      	ldr	r3, [r7, #24]
 80048ca:	60d3      	str	r3, [r2, #12]
    _SYSVIEW_Globals.EnableState--; // EnableState has been 2, will be 1. Always.
 80048cc:	4b08      	ldr	r3, [pc, #32]	; (80048f0 <_TrySendOverflowPacket+0xe0>)
 80048ce:	781b      	ldrb	r3, [r3, #0]
 80048d0:	3b01      	subs	r3, #1
 80048d2:	b2da      	uxtb	r2, r3
 80048d4:	4b06      	ldr	r3, [pc, #24]	; (80048f0 <_TrySendOverflowPacket+0xe0>)
 80048d6:	701a      	strb	r2, [r3, #0]
 80048d8:	e004      	b.n	80048e4 <_TrySendOverflowPacket+0xd4>
  } else {
    _SYSVIEW_Globals.DropCount++;
 80048da:	4b05      	ldr	r3, [pc, #20]	; (80048f0 <_TrySendOverflowPacket+0xe0>)
 80048dc:	695b      	ldr	r3, [r3, #20]
 80048de:	3301      	adds	r3, #1
 80048e0:	4a03      	ldr	r2, [pc, #12]	; (80048f0 <_TrySendOverflowPacket+0xe0>)
 80048e2:	6153      	str	r3, [r2, #20]
  }
  //
  return Status;
 80048e4:	693b      	ldr	r3, [r7, #16]
}
 80048e6:	4618      	mov	r0, r3
 80048e8:	3730      	adds	r7, #48	; 0x30
 80048ea:	46bd      	mov	sp, r7
 80048ec:	bd80      	pop	{r7, pc}
 80048ee:	bf00      	nop
 80048f0:	2001a720 	.word	0x2001a720
 80048f4:	e0001004 	.word	0xe0001004

080048f8 <_SendPacket>:
*                   There must be at least 4 bytes free to prepend Id and Length.
*    pEndPacket   - Pointer to end of packet payload.
*    EventId      - Id of the event to send.
*
*/
static void _SendPacket(U8* pStartPacket, U8* pEndPacket, unsigned int EventId) {
 80048f8:	b580      	push	{r7, lr}
 80048fa:	b08a      	sub	sp, #40	; 0x28
 80048fc:	af00      	add	r7, sp, #0
 80048fe:	60f8      	str	r0, [r7, #12]
 8004900:	60b9      	str	r1, [r7, #8]
 8004902:	607a      	str	r2, [r7, #4]
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
  if (_SYSVIEW_Globals.EnableState == 0) {
    goto SendDone;
  }
#else
  if (_SYSVIEW_Globals.EnableState == 1) {  // Enabled, no dropped packets remaining
 8004904:	4b6d      	ldr	r3, [pc, #436]	; (8004abc <_SendPacket+0x1c4>)
 8004906:	781b      	ldrb	r3, [r3, #0]
 8004908:	2b01      	cmp	r3, #1
 800490a:	d010      	beq.n	800492e <_SendPacket+0x36>
    goto Send;
  }
  if (_SYSVIEW_Globals.EnableState == 0) {
 800490c:	4b6b      	ldr	r3, [pc, #428]	; (8004abc <_SendPacket+0x1c4>)
 800490e:	781b      	ldrb	r3, [r3, #0]
 8004910:	2b00      	cmp	r3, #0
 8004912:	f000 80a5 	beq.w	8004a60 <_SendPacket+0x168>
  //
  // Handle buffer full situations:
  // Have packets been dropped before because buffer was full?
  // In this case try to send and overflow packet.
  //
  if (_SYSVIEW_Globals.EnableState == 2) {
 8004916:	4b69      	ldr	r3, [pc, #420]	; (8004abc <_SendPacket+0x1c4>)
 8004918:	781b      	ldrb	r3, [r3, #0]
 800491a:	2b02      	cmp	r3, #2
 800491c:	d109      	bne.n	8004932 <_SendPacket+0x3a>
    _TrySendOverflowPacket();
 800491e:	f7ff ff77 	bl	8004810 <_TrySendOverflowPacket>
    if (_SYSVIEW_Globals.EnableState != 1) {
 8004922:	4b66      	ldr	r3, [pc, #408]	; (8004abc <_SendPacket+0x1c4>)
 8004924:	781b      	ldrb	r3, [r3, #0]
 8004926:	2b01      	cmp	r3, #1
 8004928:	f040 809c 	bne.w	8004a64 <_SendPacket+0x16c>
      goto SendDone;
    }
  }
Send:
 800492c:	e001      	b.n	8004932 <_SendPacket+0x3a>
    goto Send;
 800492e:	bf00      	nop
 8004930:	e000      	b.n	8004934 <_SendPacket+0x3c>
Send:
 8004932:	bf00      	nop
#endif
  //
  // Check if event is disabled from being recorded.
  //
  if (EventId < 32) {
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	2b1f      	cmp	r3, #31
 8004938:	d809      	bhi.n	800494e <_SendPacket+0x56>
    if (_SYSVIEW_Globals.DisabledEvents & ((U32)1u << EventId)) {
 800493a:	4b60      	ldr	r3, [pc, #384]	; (8004abc <_SendPacket+0x1c4>)
 800493c:	69da      	ldr	r2, [r3, #28]
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	fa22 f303 	lsr.w	r3, r2, r3
 8004944:	f003 0301 	and.w	r3, r3, #1
 8004948:	2b00      	cmp	r3, #0
 800494a:	f040 808d 	bne.w	8004a68 <_SendPacket+0x170>
  //
  // Prepare actual packet.
  // If it is a known packet, prepend eventId only,
  // otherwise prepend packet length and eventId.
  //
  if (EventId < 24) {
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	2b17      	cmp	r3, #23
 8004952:	d807      	bhi.n	8004964 <_SendPacket+0x6c>
    *--pStartPacket = EventId;
 8004954:	68fb      	ldr	r3, [r7, #12]
 8004956:	3b01      	subs	r3, #1
 8004958:	60fb      	str	r3, [r7, #12]
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	b2da      	uxtb	r2, r3
 800495e:	68fb      	ldr	r3, [r7, #12]
 8004960:	701a      	strb	r2, [r3, #0]
 8004962:	e03d      	b.n	80049e0 <_SendPacket+0xe8>
  } else {
    NumBytes = pEndPacket - pStartPacket;
 8004964:	68ba      	ldr	r2, [r7, #8]
 8004966:	68fb      	ldr	r3, [r7, #12]
 8004968:	1ad3      	subs	r3, r2, r3
 800496a:	61fb      	str	r3, [r7, #28]
    if (NumBytes > 127) {
 800496c:	69fb      	ldr	r3, [r7, #28]
 800496e:	2b7f      	cmp	r3, #127	; 0x7f
 8004970:	d912      	bls.n	8004998 <_SendPacket+0xa0>
      *--pStartPacket = (NumBytes >> 7);
 8004972:	69fb      	ldr	r3, [r7, #28]
 8004974:	09da      	lsrs	r2, r3, #7
 8004976:	68fb      	ldr	r3, [r7, #12]
 8004978:	3b01      	subs	r3, #1
 800497a:	60fb      	str	r3, [r7, #12]
 800497c:	b2d2      	uxtb	r2, r2
 800497e:	68fb      	ldr	r3, [r7, #12]
 8004980:	701a      	strb	r2, [r3, #0]
      *--pStartPacket = NumBytes | 0x80;
 8004982:	69fb      	ldr	r3, [r7, #28]
 8004984:	b2db      	uxtb	r3, r3
 8004986:	68fa      	ldr	r2, [r7, #12]
 8004988:	3a01      	subs	r2, #1
 800498a:	60fa      	str	r2, [r7, #12]
 800498c:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8004990:	b2da      	uxtb	r2, r3
 8004992:	68fb      	ldr	r3, [r7, #12]
 8004994:	701a      	strb	r2, [r3, #0]
 8004996:	e006      	b.n	80049a6 <_SendPacket+0xae>
    } else {
      *--pStartPacket = NumBytes;
 8004998:	68fb      	ldr	r3, [r7, #12]
 800499a:	3b01      	subs	r3, #1
 800499c:	60fb      	str	r3, [r7, #12]
 800499e:	69fb      	ldr	r3, [r7, #28]
 80049a0:	b2da      	uxtb	r2, r3
 80049a2:	68fb      	ldr	r3, [r7, #12]
 80049a4:	701a      	strb	r2, [r3, #0]
    }
    if (EventId > 127) {
 80049a6:	687b      	ldr	r3, [r7, #4]
 80049a8:	2b7f      	cmp	r3, #127	; 0x7f
 80049aa:	d912      	bls.n	80049d2 <_SendPacket+0xda>
      *--pStartPacket = (EventId >> 7);
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	09da      	lsrs	r2, r3, #7
 80049b0:	68fb      	ldr	r3, [r7, #12]
 80049b2:	3b01      	subs	r3, #1
 80049b4:	60fb      	str	r3, [r7, #12]
 80049b6:	b2d2      	uxtb	r2, r2
 80049b8:	68fb      	ldr	r3, [r7, #12]
 80049ba:	701a      	strb	r2, [r3, #0]
      *--pStartPacket = EventId | 0x80;
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	b2db      	uxtb	r3, r3
 80049c0:	68fa      	ldr	r2, [r7, #12]
 80049c2:	3a01      	subs	r2, #1
 80049c4:	60fa      	str	r2, [r7, #12]
 80049c6:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80049ca:	b2da      	uxtb	r2, r3
 80049cc:	68fb      	ldr	r3, [r7, #12]
 80049ce:	701a      	strb	r2, [r3, #0]
 80049d0:	e006      	b.n	80049e0 <_SendPacket+0xe8>
    } else {
      *--pStartPacket = EventId;
 80049d2:	68fb      	ldr	r3, [r7, #12]
 80049d4:	3b01      	subs	r3, #1
 80049d6:	60fb      	str	r3, [r7, #12]
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	b2da      	uxtb	r2, r3
 80049dc:	68fb      	ldr	r3, [r7, #12]
 80049de:	701a      	strb	r2, [r3, #0]
    }
  }
  //
  // Compute time stamp delta and append it to packet.
  //
  TimeStamp  = SEGGER_SYSVIEW_GET_TIMESTAMP();
 80049e0:	4b37      	ldr	r3, [pc, #220]	; (8004ac0 <_SendPacket+0x1c8>)
 80049e2:	681b      	ldr	r3, [r3, #0]
 80049e4:	61bb      	str	r3, [r7, #24]
  Delta = TimeStamp - _SYSVIEW_Globals.LastTxTimeStamp;
 80049e6:	4b35      	ldr	r3, [pc, #212]	; (8004abc <_SendPacket+0x1c4>)
 80049e8:	68db      	ldr	r3, [r3, #12]
 80049ea:	69ba      	ldr	r2, [r7, #24]
 80049ec:	1ad3      	subs	r3, r2, r3
 80049ee:	617b      	str	r3, [r7, #20]
  MAKE_DELTA_32BIT(Delta);
  ENCODE_U32(pEndPacket, Delta);
 80049f0:	68bb      	ldr	r3, [r7, #8]
 80049f2:	627b      	str	r3, [r7, #36]	; 0x24
 80049f4:	697b      	ldr	r3, [r7, #20]
 80049f6:	623b      	str	r3, [r7, #32]
 80049f8:	e00b      	b.n	8004a12 <_SendPacket+0x11a>
 80049fa:	6a3b      	ldr	r3, [r7, #32]
 80049fc:	b2da      	uxtb	r2, r3
 80049fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a00:	1c59      	adds	r1, r3, #1
 8004a02:	6279      	str	r1, [r7, #36]	; 0x24
 8004a04:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8004a08:	b2d2      	uxtb	r2, r2
 8004a0a:	701a      	strb	r2, [r3, #0]
 8004a0c:	6a3b      	ldr	r3, [r7, #32]
 8004a0e:	09db      	lsrs	r3, r3, #7
 8004a10:	623b      	str	r3, [r7, #32]
 8004a12:	6a3b      	ldr	r3, [r7, #32]
 8004a14:	2b7f      	cmp	r3, #127	; 0x7f
 8004a16:	d8f0      	bhi.n	80049fa <_SendPacket+0x102>
 8004a18:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a1a:	1c5a      	adds	r2, r3, #1
 8004a1c:	627a      	str	r2, [r7, #36]	; 0x24
 8004a1e:	6a3a      	ldr	r2, [r7, #32]
 8004a20:	b2d2      	uxtb	r2, r2
 8004a22:	701a      	strb	r2, [r3, #0]
 8004a24:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a26:	60bb      	str	r3, [r7, #8]
  _SYSVIEW_Globals.LastTxTimeStamp = TimeStamp;
#else
  //
  // Try to store packet in RTT buffer and update time stamp when this was successful
  //
  Status = SEGGER_RTT_WriteSkipNoLock(CHANNEL_ID_UP, pStartPacket, pEndPacket - pStartPacket);
 8004a28:	4b24      	ldr	r3, [pc, #144]	; (8004abc <_SendPacket+0x1c4>)
 8004a2a:	785b      	ldrb	r3, [r3, #1]
 8004a2c:	4618      	mov	r0, r3
 8004a2e:	68ba      	ldr	r2, [r7, #8]
 8004a30:	68fb      	ldr	r3, [r7, #12]
 8004a32:	1ad3      	subs	r3, r2, r3
 8004a34:	461a      	mov	r2, r3
 8004a36:	68f9      	ldr	r1, [r7, #12]
 8004a38:	f7fb fbca 	bl	80001d0 <SEGGER_RTT_ASM_WriteSkipNoLock>
 8004a3c:	4603      	mov	r3, r0
 8004a3e:	613b      	str	r3, [r7, #16]
  SEGGER_SYSVIEW_ON_EVENT_RECORDED(pEndPacket - pStartPacket);
 8004a40:	f7ff f9fa 	bl	8003e38 <HIF_UART_EnableTXEInterrupt>
  if (Status) {
 8004a44:	693b      	ldr	r3, [r7, #16]
 8004a46:	2b00      	cmp	r3, #0
 8004a48:	d003      	beq.n	8004a52 <_SendPacket+0x15a>
    _SYSVIEW_Globals.LastTxTimeStamp = TimeStamp;
 8004a4a:	4a1c      	ldr	r2, [pc, #112]	; (8004abc <_SendPacket+0x1c4>)
 8004a4c:	69bb      	ldr	r3, [r7, #24]
 8004a4e:	60d3      	str	r3, [r2, #12]
 8004a50:	e00b      	b.n	8004a6a <_SendPacket+0x172>
  } else {
    _SYSVIEW_Globals.EnableState++; // EnableState has been 1, will be 2. Always.
 8004a52:	4b1a      	ldr	r3, [pc, #104]	; (8004abc <_SendPacket+0x1c4>)
 8004a54:	781b      	ldrb	r3, [r3, #0]
 8004a56:	3301      	adds	r3, #1
 8004a58:	b2da      	uxtb	r2, r3
 8004a5a:	4b18      	ldr	r3, [pc, #96]	; (8004abc <_SendPacket+0x1c4>)
 8004a5c:	701a      	strb	r2, [r3, #0]
 8004a5e:	e004      	b.n	8004a6a <_SendPacket+0x172>
    goto SendDone;
 8004a60:	bf00      	nop
 8004a62:	e002      	b.n	8004a6a <_SendPacket+0x172>
      goto SendDone;
 8004a64:	bf00      	nop
 8004a66:	e000      	b.n	8004a6a <_SendPacket+0x172>
      goto SendDone;
 8004a68:	bf00      	nop
  //
  // Check if host is sending data which needs to be processed.
  // Note that since this code is called for every packet, it is very time critical, so we do
  // only what is really needed here, which is checking if there is any data
  //
  if (SEGGER_RTT_HASDATA(CHANNEL_ID_DOWN)) {
 8004a6a:	4b14      	ldr	r3, [pc, #80]	; (8004abc <_SendPacket+0x1c4>)
 8004a6c:	7e1b      	ldrb	r3, [r3, #24]
 8004a6e:	4619      	mov	r1, r3
 8004a70:	4a14      	ldr	r2, [pc, #80]	; (8004ac4 <_SendPacket+0x1cc>)
 8004a72:	460b      	mov	r3, r1
 8004a74:	005b      	lsls	r3, r3, #1
 8004a76:	440b      	add	r3, r1
 8004a78:	00db      	lsls	r3, r3, #3
 8004a7a:	4413      	add	r3, r2
 8004a7c:	336c      	adds	r3, #108	; 0x6c
 8004a7e:	681a      	ldr	r2, [r3, #0]
 8004a80:	4b0e      	ldr	r3, [pc, #56]	; (8004abc <_SendPacket+0x1c4>)
 8004a82:	7e1b      	ldrb	r3, [r3, #24]
 8004a84:	4618      	mov	r0, r3
 8004a86:	490f      	ldr	r1, [pc, #60]	; (8004ac4 <_SendPacket+0x1cc>)
 8004a88:	4603      	mov	r3, r0
 8004a8a:	005b      	lsls	r3, r3, #1
 8004a8c:	4403      	add	r3, r0
 8004a8e:	00db      	lsls	r3, r3, #3
 8004a90:	440b      	add	r3, r1
 8004a92:	3370      	adds	r3, #112	; 0x70
 8004a94:	681b      	ldr	r3, [r3, #0]
 8004a96:	429a      	cmp	r2, r3
 8004a98:	d00b      	beq.n	8004ab2 <_SendPacket+0x1ba>
    if (_SYSVIEW_Globals.RecursionCnt == 0) {   // Avoid uncontrolled nesting. This way, this routine can call itself once, but no more often than that.
 8004a9a:	4b08      	ldr	r3, [pc, #32]	; (8004abc <_SendPacket+0x1c4>)
 8004a9c:	789b      	ldrb	r3, [r3, #2]
 8004a9e:	2b00      	cmp	r3, #0
 8004aa0:	d107      	bne.n	8004ab2 <_SendPacket+0x1ba>
      _SYSVIEW_Globals.RecursionCnt = 1;
 8004aa2:	4b06      	ldr	r3, [pc, #24]	; (8004abc <_SendPacket+0x1c4>)
 8004aa4:	2201      	movs	r2, #1
 8004aa6:	709a      	strb	r2, [r3, #2]
      _HandleIncomingPacket();
 8004aa8:	f7ff fe40 	bl	800472c <_HandleIncomingPacket>
      _SYSVIEW_Globals.RecursionCnt = 0;
 8004aac:	4b03      	ldr	r3, [pc, #12]	; (8004abc <_SendPacket+0x1c4>)
 8004aae:	2200      	movs	r2, #0
 8004ab0:	709a      	strb	r2, [r3, #2]
#endif
  //
#if (SEGGER_SYSVIEW_USE_STATIC_BUFFER == 0)
  SEGGER_SYSVIEW_UNLOCK();  // We are done. Unlock and return
#endif
}
 8004ab2:	bf00      	nop
 8004ab4:	3728      	adds	r7, #40	; 0x28
 8004ab6:	46bd      	mov	sp, r7
 8004ab8:	bd80      	pop	{r7, pc}
 8004aba:	bf00      	nop
 8004abc:	2001a720 	.word	0x2001a720
 8004ac0:	e0001004 	.word	0xe0001004
 8004ac4:	20019260 	.word	0x20019260

08004ac8 <SEGGER_SYSVIEW_Init>:
*    The channel is assigned the label "SysView" for client software 
*    to identify the SystemView channel.
*
*    The channel is configured with the macro SEGGER_SYSVIEW_RTT_CHANNEL.
*/
void SEGGER_SYSVIEW_Init(U32 SysFreq, U32 CPUFreq, const SEGGER_SYSVIEW_OS_API *pOSAPI, SEGGER_SYSVIEW_SEND_SYS_DESC_FUNC pfSendSysDesc) {
 8004ac8:	b580      	push	{r7, lr}
 8004aca:	b086      	sub	sp, #24
 8004acc:	af02      	add	r7, sp, #8
 8004ace:	60f8      	str	r0, [r7, #12]
 8004ad0:	60b9      	str	r1, [r7, #8]
 8004ad2:	607a      	str	r2, [r7, #4]
 8004ad4:	603b      	str	r3, [r7, #0]
#else // (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
#if SEGGER_SYSVIEW_RTT_CHANNEL > 0
  SEGGER_RTT_ConfigUpBuffer   (SEGGER_SYSVIEW_RTT_CHANNEL, "SysView", &_UpBuffer[0],   sizeof(_UpBuffer),   SEGGER_RTT_MODE_NO_BLOCK_SKIP);
  SEGGER_RTT_ConfigDownBuffer (SEGGER_SYSVIEW_RTT_CHANNEL, "SysView", &_DownBuffer[0], sizeof(_DownBuffer), SEGGER_RTT_MODE_NO_BLOCK_SKIP);
#else
  _SYSVIEW_Globals.UpChannel = SEGGER_RTT_AllocUpBuffer  ("SysView", &_UpBuffer[0],   sizeof(_UpBuffer),   SEGGER_RTT_MODE_NO_BLOCK_SKIP);
 8004ad6:	2300      	movs	r3, #0
 8004ad8:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8004adc:	4917      	ldr	r1, [pc, #92]	; (8004b3c <SEGGER_SYSVIEW_Init+0x74>)
 8004ade:	4818      	ldr	r0, [pc, #96]	; (8004b40 <SEGGER_SYSVIEW_Init+0x78>)
 8004ae0:	f7ff fcd6 	bl	8004490 <SEGGER_RTT_AllocUpBuffer>
 8004ae4:	4603      	mov	r3, r0
 8004ae6:	b2da      	uxtb	r2, r3
 8004ae8:	4b16      	ldr	r3, [pc, #88]	; (8004b44 <SEGGER_SYSVIEW_Init+0x7c>)
 8004aea:	705a      	strb	r2, [r3, #1]
  _SYSVIEW_Globals.DownChannel = _SYSVIEW_Globals.UpChannel;
 8004aec:	4b15      	ldr	r3, [pc, #84]	; (8004b44 <SEGGER_SYSVIEW_Init+0x7c>)
 8004aee:	785a      	ldrb	r2, [r3, #1]
 8004af0:	4b14      	ldr	r3, [pc, #80]	; (8004b44 <SEGGER_SYSVIEW_Init+0x7c>)
 8004af2:	761a      	strb	r2, [r3, #24]
  SEGGER_RTT_ConfigDownBuffer (_SYSVIEW_Globals.DownChannel, "SysView", &_DownBuffer[0], sizeof(_DownBuffer), SEGGER_RTT_MODE_NO_BLOCK_SKIP);
 8004af4:	4b13      	ldr	r3, [pc, #76]	; (8004b44 <SEGGER_SYSVIEW_Init+0x7c>)
 8004af6:	7e1b      	ldrb	r3, [r3, #24]
 8004af8:	4618      	mov	r0, r3
 8004afa:	2300      	movs	r3, #0
 8004afc:	9300      	str	r3, [sp, #0]
 8004afe:	2308      	movs	r3, #8
 8004b00:	4a11      	ldr	r2, [pc, #68]	; (8004b48 <SEGGER_SYSVIEW_Init+0x80>)
 8004b02:	490f      	ldr	r1, [pc, #60]	; (8004b40 <SEGGER_SYSVIEW_Init+0x78>)
 8004b04:	f7ff fd48 	bl	8004598 <SEGGER_RTT_ConfigDownBuffer>
#endif
  _SYSVIEW_Globals.RAMBaseAddress   = SEGGER_SYSVIEW_ID_BASE;
 8004b08:	4b0e      	ldr	r3, [pc, #56]	; (8004b44 <SEGGER_SYSVIEW_Init+0x7c>)
 8004b0a:	2200      	movs	r2, #0
 8004b0c:	611a      	str	r2, [r3, #16]
  _SYSVIEW_Globals.LastTxTimeStamp  = SEGGER_SYSVIEW_GET_TIMESTAMP();
 8004b0e:	4b0f      	ldr	r3, [pc, #60]	; (8004b4c <SEGGER_SYSVIEW_Init+0x84>)
 8004b10:	681b      	ldr	r3, [r3, #0]
 8004b12:	4a0c      	ldr	r2, [pc, #48]	; (8004b44 <SEGGER_SYSVIEW_Init+0x7c>)
 8004b14:	60d3      	str	r3, [r2, #12]
  _SYSVIEW_Globals.pOSAPI           = pOSAPI;
 8004b16:	4a0b      	ldr	r2, [pc, #44]	; (8004b44 <SEGGER_SYSVIEW_Init+0x7c>)
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	6213      	str	r3, [r2, #32]
  _SYSVIEW_Globals.SysFreq          = SysFreq;
 8004b1c:	4a09      	ldr	r2, [pc, #36]	; (8004b44 <SEGGER_SYSVIEW_Init+0x7c>)
 8004b1e:	68fb      	ldr	r3, [r7, #12]
 8004b20:	6053      	str	r3, [r2, #4]
  _SYSVIEW_Globals.CPUFreq          = CPUFreq;
 8004b22:	4a08      	ldr	r2, [pc, #32]	; (8004b44 <SEGGER_SYSVIEW_Init+0x7c>)
 8004b24:	68bb      	ldr	r3, [r7, #8]
 8004b26:	6093      	str	r3, [r2, #8]
  _SYSVIEW_Globals.pfSendSysDesc    = pfSendSysDesc;
 8004b28:	4a06      	ldr	r2, [pc, #24]	; (8004b44 <SEGGER_SYSVIEW_Init+0x7c>)
 8004b2a:	683b      	ldr	r3, [r7, #0]
 8004b2c:	6253      	str	r3, [r2, #36]	; 0x24
  _SYSVIEW_Globals.EnableState      = 0;
 8004b2e:	4b05      	ldr	r3, [pc, #20]	; (8004b44 <SEGGER_SYSVIEW_Init+0x7c>)
 8004b30:	2200      	movs	r2, #0
 8004b32:	701a      	strb	r2, [r3, #0]
#endif  // (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
}
 8004b34:	bf00      	nop
 8004b36:	3710      	adds	r7, #16
 8004b38:	46bd      	mov	sp, r7
 8004b3a:	bd80      	pop	{r7, pc}
 8004b3c:	20019718 	.word	0x20019718
 8004b40:	08005998 	.word	0x08005998
 8004b44:	2001a720 	.word	0x2001a720
 8004b48:	2001a718 	.word	0x2001a718
 8004b4c:	e0001004 	.word	0xe0001004

08004b50 <SEGGER_SYSVIEW_SetRAMBase>:
*     to save bandwidth.
*
*  Parameters
*    RAMBaseAddress - Lowest RAM Address. (i.e. 0x20000000 on most Cortex-M)
*/
void SEGGER_SYSVIEW_SetRAMBase(U32 RAMBaseAddress) {
 8004b50:	b480      	push	{r7}
 8004b52:	b083      	sub	sp, #12
 8004b54:	af00      	add	r7, sp, #0
 8004b56:	6078      	str	r0, [r7, #4]
  _SYSVIEW_Globals.RAMBaseAddress = RAMBaseAddress;
 8004b58:	4a04      	ldr	r2, [pc, #16]	; (8004b6c <SEGGER_SYSVIEW_SetRAMBase+0x1c>)
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	6113      	str	r3, [r2, #16]
}
 8004b5e:	bf00      	nop
 8004b60:	370c      	adds	r7, #12
 8004b62:	46bd      	mov	sp, r7
 8004b64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b68:	4770      	bx	lr
 8004b6a:	bf00      	nop
 8004b6c:	2001a720 	.word	0x2001a720

08004b70 <SEGGER_SYSVIEW_RecordVoid>:
*    Formats and sends a SystemView packet with an empty payload.
*
*  Parameters
*    EventID - SystemView event ID.
*/
void SEGGER_SYSVIEW_RecordVoid(unsigned int EventID) {
 8004b70:	b580      	push	{r7, lr}
 8004b72:	b084      	sub	sp, #16
 8004b74:	af00      	add	r7, sp, #0
 8004b76:	6078      	str	r0, [r7, #4]
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 8004b78:	f3ef 8311 	mrs	r3, BASEPRI
 8004b7c:	f04f 0120 	mov.w	r1, #32
 8004b80:	f381 8811 	msr	BASEPRI, r1
 8004b84:	60fb      	str	r3, [r7, #12]
 8004b86:	4808      	ldr	r0, [pc, #32]	; (8004ba8 <SEGGER_SYSVIEW_RecordVoid+0x38>)
 8004b88:	f7ff fdc3 	bl	8004712 <_PreparePacket>
 8004b8c:	60b8      	str	r0, [r7, #8]
  //
  _SendPacket(pPayloadStart, pPayloadStart, EventID);
 8004b8e:	687a      	ldr	r2, [r7, #4]
 8004b90:	68b9      	ldr	r1, [r7, #8]
 8004b92:	68b8      	ldr	r0, [r7, #8]
 8004b94:	f7ff feb0 	bl	80048f8 <_SendPacket>
  RECORD_END();
 8004b98:	68fb      	ldr	r3, [r7, #12]
 8004b9a:	f383 8811 	msr	BASEPRI, r3
}
 8004b9e:	bf00      	nop
 8004ba0:	3710      	adds	r7, #16
 8004ba2:	46bd      	mov	sp, r7
 8004ba4:	bd80      	pop	{r7, pc}
 8004ba6:	bf00      	nop
 8004ba8:	2001a750 	.word	0x2001a750

08004bac <SEGGER_SYSVIEW_RecordU32>:
*
*  Parameters
*    EventID - SystemView event ID.
*    Value   - The 32-bit parameter encoded to SystemView packet payload.
*/
void SEGGER_SYSVIEW_RecordU32(unsigned int EventID, U32 Value) {
 8004bac:	b580      	push	{r7, lr}
 8004bae:	b088      	sub	sp, #32
 8004bb0:	af00      	add	r7, sp, #0
 8004bb2:	6078      	str	r0, [r7, #4]
 8004bb4:	6039      	str	r1, [r7, #0]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 8004bb6:	f3ef 8311 	mrs	r3, BASEPRI
 8004bba:	f04f 0120 	mov.w	r1, #32
 8004bbe:	f381 8811 	msr	BASEPRI, r1
 8004bc2:	617b      	str	r3, [r7, #20]
 8004bc4:	4816      	ldr	r0, [pc, #88]	; (8004c20 <SEGGER_SYSVIEW_RecordU32+0x74>)
 8004bc6:	f7ff fda4 	bl	8004712 <_PreparePacket>
 8004bca:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 8004bcc:	693b      	ldr	r3, [r7, #16]
 8004bce:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, Value);
 8004bd0:	68fb      	ldr	r3, [r7, #12]
 8004bd2:	61fb      	str	r3, [r7, #28]
 8004bd4:	683b      	ldr	r3, [r7, #0]
 8004bd6:	61bb      	str	r3, [r7, #24]
 8004bd8:	e00b      	b.n	8004bf2 <SEGGER_SYSVIEW_RecordU32+0x46>
 8004bda:	69bb      	ldr	r3, [r7, #24]
 8004bdc:	b2da      	uxtb	r2, r3
 8004bde:	69fb      	ldr	r3, [r7, #28]
 8004be0:	1c59      	adds	r1, r3, #1
 8004be2:	61f9      	str	r1, [r7, #28]
 8004be4:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8004be8:	b2d2      	uxtb	r2, r2
 8004bea:	701a      	strb	r2, [r3, #0]
 8004bec:	69bb      	ldr	r3, [r7, #24]
 8004bee:	09db      	lsrs	r3, r3, #7
 8004bf0:	61bb      	str	r3, [r7, #24]
 8004bf2:	69bb      	ldr	r3, [r7, #24]
 8004bf4:	2b7f      	cmp	r3, #127	; 0x7f
 8004bf6:	d8f0      	bhi.n	8004bda <SEGGER_SYSVIEW_RecordU32+0x2e>
 8004bf8:	69fb      	ldr	r3, [r7, #28]
 8004bfa:	1c5a      	adds	r2, r3, #1
 8004bfc:	61fa      	str	r2, [r7, #28]
 8004bfe:	69ba      	ldr	r2, [r7, #24]
 8004c00:	b2d2      	uxtb	r2, r2
 8004c02:	701a      	strb	r2, [r3, #0]
 8004c04:	69fb      	ldr	r3, [r7, #28]
 8004c06:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, EventID);
 8004c08:	687a      	ldr	r2, [r7, #4]
 8004c0a:	68f9      	ldr	r1, [r7, #12]
 8004c0c:	6938      	ldr	r0, [r7, #16]
 8004c0e:	f7ff fe73 	bl	80048f8 <_SendPacket>
  RECORD_END();
 8004c12:	697b      	ldr	r3, [r7, #20]
 8004c14:	f383 8811 	msr	BASEPRI, r3
}
 8004c18:	bf00      	nop
 8004c1a:	3720      	adds	r7, #32
 8004c1c:	46bd      	mov	sp, r7
 8004c1e:	bd80      	pop	{r7, pc}
 8004c20:	2001a750 	.word	0x2001a750

08004c24 <SEGGER_SYSVIEW_RecordU32x2>:
*  Parameters
*    EventID - SystemView event ID.
*    Para0   - The 32-bit parameter encoded to SystemView packet payload.
*    Para1   - The 32-bit parameter encoded to SystemView packet payload.
*/
void SEGGER_SYSVIEW_RecordU32x2(unsigned int EventID, U32 Para0, U32 Para1) {
 8004c24:	b580      	push	{r7, lr}
 8004c26:	b08c      	sub	sp, #48	; 0x30
 8004c28:	af00      	add	r7, sp, #0
 8004c2a:	60f8      	str	r0, [r7, #12]
 8004c2c:	60b9      	str	r1, [r7, #8]
 8004c2e:	607a      	str	r2, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32);
 8004c30:	f3ef 8311 	mrs	r3, BASEPRI
 8004c34:	f04f 0120 	mov.w	r1, #32
 8004c38:	f381 8811 	msr	BASEPRI, r1
 8004c3c:	61fb      	str	r3, [r7, #28]
 8004c3e:	4825      	ldr	r0, [pc, #148]	; (8004cd4 <SEGGER_SYSVIEW_RecordU32x2+0xb0>)
 8004c40:	f7ff fd67 	bl	8004712 <_PreparePacket>
 8004c44:	61b8      	str	r0, [r7, #24]
  //
  pPayload = pPayloadStart;
 8004c46:	69bb      	ldr	r3, [r7, #24]
 8004c48:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para0);
 8004c4a:	697b      	ldr	r3, [r7, #20]
 8004c4c:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004c4e:	68bb      	ldr	r3, [r7, #8]
 8004c50:	62bb      	str	r3, [r7, #40]	; 0x28
 8004c52:	e00b      	b.n	8004c6c <SEGGER_SYSVIEW_RecordU32x2+0x48>
 8004c54:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004c56:	b2da      	uxtb	r2, r3
 8004c58:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004c5a:	1c59      	adds	r1, r3, #1
 8004c5c:	62f9      	str	r1, [r7, #44]	; 0x2c
 8004c5e:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8004c62:	b2d2      	uxtb	r2, r2
 8004c64:	701a      	strb	r2, [r3, #0]
 8004c66:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004c68:	09db      	lsrs	r3, r3, #7
 8004c6a:	62bb      	str	r3, [r7, #40]	; 0x28
 8004c6c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004c6e:	2b7f      	cmp	r3, #127	; 0x7f
 8004c70:	d8f0      	bhi.n	8004c54 <SEGGER_SYSVIEW_RecordU32x2+0x30>
 8004c72:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004c74:	1c5a      	adds	r2, r3, #1
 8004c76:	62fa      	str	r2, [r7, #44]	; 0x2c
 8004c78:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004c7a:	b2d2      	uxtb	r2, r2
 8004c7c:	701a      	strb	r2, [r3, #0]
 8004c7e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004c80:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para1);
 8004c82:	697b      	ldr	r3, [r7, #20]
 8004c84:	627b      	str	r3, [r7, #36]	; 0x24
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	623b      	str	r3, [r7, #32]
 8004c8a:	e00b      	b.n	8004ca4 <SEGGER_SYSVIEW_RecordU32x2+0x80>
 8004c8c:	6a3b      	ldr	r3, [r7, #32]
 8004c8e:	b2da      	uxtb	r2, r3
 8004c90:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c92:	1c59      	adds	r1, r3, #1
 8004c94:	6279      	str	r1, [r7, #36]	; 0x24
 8004c96:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8004c9a:	b2d2      	uxtb	r2, r2
 8004c9c:	701a      	strb	r2, [r3, #0]
 8004c9e:	6a3b      	ldr	r3, [r7, #32]
 8004ca0:	09db      	lsrs	r3, r3, #7
 8004ca2:	623b      	str	r3, [r7, #32]
 8004ca4:	6a3b      	ldr	r3, [r7, #32]
 8004ca6:	2b7f      	cmp	r3, #127	; 0x7f
 8004ca8:	d8f0      	bhi.n	8004c8c <SEGGER_SYSVIEW_RecordU32x2+0x68>
 8004caa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004cac:	1c5a      	adds	r2, r3, #1
 8004cae:	627a      	str	r2, [r7, #36]	; 0x24
 8004cb0:	6a3a      	ldr	r2, [r7, #32]
 8004cb2:	b2d2      	uxtb	r2, r2
 8004cb4:	701a      	strb	r2, [r3, #0]
 8004cb6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004cb8:	617b      	str	r3, [r7, #20]
  _SendPacket(pPayloadStart, pPayload, EventID);
 8004cba:	68fa      	ldr	r2, [r7, #12]
 8004cbc:	6979      	ldr	r1, [r7, #20]
 8004cbe:	69b8      	ldr	r0, [r7, #24]
 8004cc0:	f7ff fe1a 	bl	80048f8 <_SendPacket>
  RECORD_END();
 8004cc4:	69fb      	ldr	r3, [r7, #28]
 8004cc6:	f383 8811 	msr	BASEPRI, r3
}
 8004cca:	bf00      	nop
 8004ccc:	3730      	adds	r7, #48	; 0x30
 8004cce:	46bd      	mov	sp, r7
 8004cd0:	bd80      	pop	{r7, pc}
 8004cd2:	bf00      	nop
 8004cd4:	2001a750 	.word	0x2001a750

08004cd8 <SEGGER_SYSVIEW_Start>:
*    When SEGGER_SYSVIEW_CAN_RESTART is 1, each received start command
*    records the system information. This is required to enable restart
*    of recordings when SystemView unexpectedly disconnects without sending
*    a stop command before.
*/
void SEGGER_SYSVIEW_Start(void) {
 8004cd8:	b580      	push	{r7, lr}
 8004cda:	b08c      	sub	sp, #48	; 0x30
 8004cdc:	af00      	add	r7, sp, #0
#if (SEGGER_SYSVIEW_CAN_RESTART == 0)
  if (_SYSVIEW_Globals.EnableState == 0) {
#endif
    _SYSVIEW_Globals.EnableState = 1;
 8004cde:	4b59      	ldr	r3, [pc, #356]	; (8004e44 <SEGGER_SYSVIEW_Start+0x16c>)
 8004ce0:	2201      	movs	r2, #1
 8004ce2:	701a      	strb	r2, [r3, #0]
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
    _SendSyncInfo();
#else
    SEGGER_SYSVIEW_LOCK();
 8004ce4:	f3ef 8311 	mrs	r3, BASEPRI
 8004ce8:	f04f 0120 	mov.w	r1, #32
 8004cec:	f381 8811 	msr	BASEPRI, r1
 8004cf0:	60fb      	str	r3, [r7, #12]
    SEGGER_RTT_WriteSkipNoLock(CHANNEL_ID_UP, _abSync, 10);
 8004cf2:	4b54      	ldr	r3, [pc, #336]	; (8004e44 <SEGGER_SYSVIEW_Start+0x16c>)
 8004cf4:	785b      	ldrb	r3, [r3, #1]
 8004cf6:	220a      	movs	r2, #10
 8004cf8:	4953      	ldr	r1, [pc, #332]	; (8004e48 <SEGGER_SYSVIEW_Start+0x170>)
 8004cfa:	4618      	mov	r0, r3
 8004cfc:	f7fb fa68 	bl	80001d0 <SEGGER_RTT_ASM_WriteSkipNoLock>
    SEGGER_SYSVIEW_UNLOCK();
 8004d00:	68fb      	ldr	r3, [r7, #12]
 8004d02:	f383 8811 	msr	BASEPRI, r3
    SEGGER_SYSVIEW_ON_EVENT_RECORDED(10);
 8004d06:	f7ff f897 	bl	8003e38 <HIF_UART_EnableTXEInterrupt>
    SEGGER_SYSVIEW_RecordVoid(SYSVIEW_EVTID_TRACE_START);
 8004d0a:	200a      	movs	r0, #10
 8004d0c:	f7ff ff30 	bl	8004b70 <SEGGER_SYSVIEW_RecordVoid>
    {
      U8* pPayload;
      U8* pPayloadStart;
      RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 4 * SEGGER_SYSVIEW_QUANTA_U32);
 8004d10:	f3ef 8311 	mrs	r3, BASEPRI
 8004d14:	f04f 0120 	mov.w	r1, #32
 8004d18:	f381 8811 	msr	BASEPRI, r1
 8004d1c:	60bb      	str	r3, [r7, #8]
 8004d1e:	484b      	ldr	r0, [pc, #300]	; (8004e4c <SEGGER_SYSVIEW_Start+0x174>)
 8004d20:	f7ff fcf7 	bl	8004712 <_PreparePacket>
 8004d24:	6078      	str	r0, [r7, #4]
      //
      pPayload = pPayloadStart;
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, _SYSVIEW_Globals.SysFreq);
 8004d2a:	683b      	ldr	r3, [r7, #0]
 8004d2c:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004d2e:	4b45      	ldr	r3, [pc, #276]	; (8004e44 <SEGGER_SYSVIEW_Start+0x16c>)
 8004d30:	685b      	ldr	r3, [r3, #4]
 8004d32:	62bb      	str	r3, [r7, #40]	; 0x28
 8004d34:	e00b      	b.n	8004d4e <SEGGER_SYSVIEW_Start+0x76>
 8004d36:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004d38:	b2da      	uxtb	r2, r3
 8004d3a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004d3c:	1c59      	adds	r1, r3, #1
 8004d3e:	62f9      	str	r1, [r7, #44]	; 0x2c
 8004d40:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8004d44:	b2d2      	uxtb	r2, r2
 8004d46:	701a      	strb	r2, [r3, #0]
 8004d48:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004d4a:	09db      	lsrs	r3, r3, #7
 8004d4c:	62bb      	str	r3, [r7, #40]	; 0x28
 8004d4e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004d50:	2b7f      	cmp	r3, #127	; 0x7f
 8004d52:	d8f0      	bhi.n	8004d36 <SEGGER_SYSVIEW_Start+0x5e>
 8004d54:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004d56:	1c5a      	adds	r2, r3, #1
 8004d58:	62fa      	str	r2, [r7, #44]	; 0x2c
 8004d5a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004d5c:	b2d2      	uxtb	r2, r2
 8004d5e:	701a      	strb	r2, [r3, #0]
 8004d60:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004d62:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, _SYSVIEW_Globals.CPUFreq);
 8004d64:	683b      	ldr	r3, [r7, #0]
 8004d66:	627b      	str	r3, [r7, #36]	; 0x24
 8004d68:	4b36      	ldr	r3, [pc, #216]	; (8004e44 <SEGGER_SYSVIEW_Start+0x16c>)
 8004d6a:	689b      	ldr	r3, [r3, #8]
 8004d6c:	623b      	str	r3, [r7, #32]
 8004d6e:	e00b      	b.n	8004d88 <SEGGER_SYSVIEW_Start+0xb0>
 8004d70:	6a3b      	ldr	r3, [r7, #32]
 8004d72:	b2da      	uxtb	r2, r3
 8004d74:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d76:	1c59      	adds	r1, r3, #1
 8004d78:	6279      	str	r1, [r7, #36]	; 0x24
 8004d7a:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8004d7e:	b2d2      	uxtb	r2, r2
 8004d80:	701a      	strb	r2, [r3, #0]
 8004d82:	6a3b      	ldr	r3, [r7, #32]
 8004d84:	09db      	lsrs	r3, r3, #7
 8004d86:	623b      	str	r3, [r7, #32]
 8004d88:	6a3b      	ldr	r3, [r7, #32]
 8004d8a:	2b7f      	cmp	r3, #127	; 0x7f
 8004d8c:	d8f0      	bhi.n	8004d70 <SEGGER_SYSVIEW_Start+0x98>
 8004d8e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d90:	1c5a      	adds	r2, r3, #1
 8004d92:	627a      	str	r2, [r7, #36]	; 0x24
 8004d94:	6a3a      	ldr	r2, [r7, #32]
 8004d96:	b2d2      	uxtb	r2, r2
 8004d98:	701a      	strb	r2, [r3, #0]
 8004d9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d9c:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, _SYSVIEW_Globals.RAMBaseAddress);
 8004d9e:	683b      	ldr	r3, [r7, #0]
 8004da0:	61fb      	str	r3, [r7, #28]
 8004da2:	4b28      	ldr	r3, [pc, #160]	; (8004e44 <SEGGER_SYSVIEW_Start+0x16c>)
 8004da4:	691b      	ldr	r3, [r3, #16]
 8004da6:	61bb      	str	r3, [r7, #24]
 8004da8:	e00b      	b.n	8004dc2 <SEGGER_SYSVIEW_Start+0xea>
 8004daa:	69bb      	ldr	r3, [r7, #24]
 8004dac:	b2da      	uxtb	r2, r3
 8004dae:	69fb      	ldr	r3, [r7, #28]
 8004db0:	1c59      	adds	r1, r3, #1
 8004db2:	61f9      	str	r1, [r7, #28]
 8004db4:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8004db8:	b2d2      	uxtb	r2, r2
 8004dba:	701a      	strb	r2, [r3, #0]
 8004dbc:	69bb      	ldr	r3, [r7, #24]
 8004dbe:	09db      	lsrs	r3, r3, #7
 8004dc0:	61bb      	str	r3, [r7, #24]
 8004dc2:	69bb      	ldr	r3, [r7, #24]
 8004dc4:	2b7f      	cmp	r3, #127	; 0x7f
 8004dc6:	d8f0      	bhi.n	8004daa <SEGGER_SYSVIEW_Start+0xd2>
 8004dc8:	69fb      	ldr	r3, [r7, #28]
 8004dca:	1c5a      	adds	r2, r3, #1
 8004dcc:	61fa      	str	r2, [r7, #28]
 8004dce:	69ba      	ldr	r2, [r7, #24]
 8004dd0:	b2d2      	uxtb	r2, r2
 8004dd2:	701a      	strb	r2, [r3, #0]
 8004dd4:	69fb      	ldr	r3, [r7, #28]
 8004dd6:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, SEGGER_SYSVIEW_ID_SHIFT);
 8004dd8:	683b      	ldr	r3, [r7, #0]
 8004dda:	617b      	str	r3, [r7, #20]
 8004ddc:	2300      	movs	r3, #0
 8004dde:	613b      	str	r3, [r7, #16]
 8004de0:	e00b      	b.n	8004dfa <SEGGER_SYSVIEW_Start+0x122>
 8004de2:	693b      	ldr	r3, [r7, #16]
 8004de4:	b2da      	uxtb	r2, r3
 8004de6:	697b      	ldr	r3, [r7, #20]
 8004de8:	1c59      	adds	r1, r3, #1
 8004dea:	6179      	str	r1, [r7, #20]
 8004dec:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8004df0:	b2d2      	uxtb	r2, r2
 8004df2:	701a      	strb	r2, [r3, #0]
 8004df4:	693b      	ldr	r3, [r7, #16]
 8004df6:	09db      	lsrs	r3, r3, #7
 8004df8:	613b      	str	r3, [r7, #16]
 8004dfa:	693b      	ldr	r3, [r7, #16]
 8004dfc:	2b7f      	cmp	r3, #127	; 0x7f
 8004dfe:	d8f0      	bhi.n	8004de2 <SEGGER_SYSVIEW_Start+0x10a>
 8004e00:	697b      	ldr	r3, [r7, #20]
 8004e02:	1c5a      	adds	r2, r3, #1
 8004e04:	617a      	str	r2, [r7, #20]
 8004e06:	693a      	ldr	r2, [r7, #16]
 8004e08:	b2d2      	uxtb	r2, r2
 8004e0a:	701a      	strb	r2, [r3, #0]
 8004e0c:	697b      	ldr	r3, [r7, #20]
 8004e0e:	603b      	str	r3, [r7, #0]
      _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_INIT);
 8004e10:	2218      	movs	r2, #24
 8004e12:	6839      	ldr	r1, [r7, #0]
 8004e14:	6878      	ldr	r0, [r7, #4]
 8004e16:	f7ff fd6f 	bl	80048f8 <_SendPacket>
      RECORD_END();
 8004e1a:	68bb      	ldr	r3, [r7, #8]
 8004e1c:	f383 8811 	msr	BASEPRI, r3
    }
    if (_SYSVIEW_Globals.pfSendSysDesc) {
 8004e20:	4b08      	ldr	r3, [pc, #32]	; (8004e44 <SEGGER_SYSVIEW_Start+0x16c>)
 8004e22:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e24:	2b00      	cmp	r3, #0
 8004e26:	d002      	beq.n	8004e2e <SEGGER_SYSVIEW_Start+0x156>
      _SYSVIEW_Globals.pfSendSysDesc();
 8004e28:	4b06      	ldr	r3, [pc, #24]	; (8004e44 <SEGGER_SYSVIEW_Start+0x16c>)
 8004e2a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e2c:	4798      	blx	r3
    }
    SEGGER_SYSVIEW_RecordSystime();
 8004e2e:	f000 f9eb 	bl	8005208 <SEGGER_SYSVIEW_RecordSystime>
    SEGGER_SYSVIEW_SendTaskList();
 8004e32:	f000 f9b1 	bl	8005198 <SEGGER_SYSVIEW_SendTaskList>
    SEGGER_SYSVIEW_SendNumModules();
 8004e36:	f000 fc23 	bl	8005680 <SEGGER_SYSVIEW_SendNumModules>
#endif
#if (SEGGER_SYSVIEW_CAN_RESTART == 0)
  }
#endif
}
 8004e3a:	bf00      	nop
 8004e3c:	3730      	adds	r7, #48	; 0x30
 8004e3e:	46bd      	mov	sp, r7
 8004e40:	bd80      	pop	{r7, pc}
 8004e42:	bf00      	nop
 8004e44:	2001a720 	.word	0x2001a720
 8004e48:	080059c4 	.word	0x080059c4
 8004e4c:	2001a750 	.word	0x2001a750

08004e50 <SEGGER_SYSVIEW_Stop>:
*    This function disables transmission of SystemView packets recorded
*    by subsequent trace calls.  If transmission is enabled when
*    this function is called, a single SystemView Stop event is recorded
*    to the trace, send, and then trace transmission is halted.
*/
void SEGGER_SYSVIEW_Stop(void) {
 8004e50:	b580      	push	{r7, lr}
 8004e52:	b082      	sub	sp, #8
 8004e54:	af00      	add	r7, sp, #0
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 8004e56:	f3ef 8311 	mrs	r3, BASEPRI
 8004e5a:	f04f 0120 	mov.w	r1, #32
 8004e5e:	f381 8811 	msr	BASEPRI, r1
 8004e62:	607b      	str	r3, [r7, #4]
 8004e64:	480b      	ldr	r0, [pc, #44]	; (8004e94 <SEGGER_SYSVIEW_Stop+0x44>)
 8004e66:	f7ff fc54 	bl	8004712 <_PreparePacket>
 8004e6a:	6038      	str	r0, [r7, #0]
  //
  if (_SYSVIEW_Globals.EnableState) {
 8004e6c:	4b0a      	ldr	r3, [pc, #40]	; (8004e98 <SEGGER_SYSVIEW_Stop+0x48>)
 8004e6e:	781b      	ldrb	r3, [r3, #0]
 8004e70:	2b00      	cmp	r3, #0
 8004e72:	d007      	beq.n	8004e84 <SEGGER_SYSVIEW_Stop+0x34>
    _SendPacket(pPayloadStart, pPayloadStart, SYSVIEW_EVTID_TRACE_STOP);
 8004e74:	220b      	movs	r2, #11
 8004e76:	6839      	ldr	r1, [r7, #0]
 8004e78:	6838      	ldr	r0, [r7, #0]
 8004e7a:	f7ff fd3d 	bl	80048f8 <_SendPacket>
    _SYSVIEW_Globals.EnableState = 0;
 8004e7e:	4b06      	ldr	r3, [pc, #24]	; (8004e98 <SEGGER_SYSVIEW_Stop+0x48>)
 8004e80:	2200      	movs	r2, #0
 8004e82:	701a      	strb	r2, [r3, #0]
  }
  RECORD_END();
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	f383 8811 	msr	BASEPRI, r3
}
 8004e8a:	bf00      	nop
 8004e8c:	3708      	adds	r7, #8
 8004e8e:	46bd      	mov	sp, r7
 8004e90:	bd80      	pop	{r7, pc}
 8004e92:	bf00      	nop
 8004e94:	2001a750 	.word	0x2001a750
 8004e98:	2001a720 	.word	0x2001a720

08004e9c <SEGGER_SYSVIEW_GetSysDesc>:
*
*  Function description
*    Triggers a send of the system information and description.
*
*/
void SEGGER_SYSVIEW_GetSysDesc(void) {
 8004e9c:	b580      	push	{r7, lr}
 8004e9e:	b08c      	sub	sp, #48	; 0x30
 8004ea0:	af00      	add	r7, sp, #0
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 4 * SEGGER_SYSVIEW_QUANTA_U32);
 8004ea2:	f3ef 8311 	mrs	r3, BASEPRI
 8004ea6:	f04f 0120 	mov.w	r1, #32
 8004eaa:	f381 8811 	msr	BASEPRI, r1
 8004eae:	60fb      	str	r3, [r7, #12]
 8004eb0:	4845      	ldr	r0, [pc, #276]	; (8004fc8 <SEGGER_SYSVIEW_GetSysDesc+0x12c>)
 8004eb2:	f7ff fc2e 	bl	8004712 <_PreparePacket>
 8004eb6:	60b8      	str	r0, [r7, #8]
  //
  pPayload = pPayloadStart;
 8004eb8:	68bb      	ldr	r3, [r7, #8]
 8004eba:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.SysFreq);
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004ec0:	4b42      	ldr	r3, [pc, #264]	; (8004fcc <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 8004ec2:	685b      	ldr	r3, [r3, #4]
 8004ec4:	62bb      	str	r3, [r7, #40]	; 0x28
 8004ec6:	e00b      	b.n	8004ee0 <SEGGER_SYSVIEW_GetSysDesc+0x44>
 8004ec8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004eca:	b2da      	uxtb	r2, r3
 8004ecc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004ece:	1c59      	adds	r1, r3, #1
 8004ed0:	62f9      	str	r1, [r7, #44]	; 0x2c
 8004ed2:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8004ed6:	b2d2      	uxtb	r2, r2
 8004ed8:	701a      	strb	r2, [r3, #0]
 8004eda:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004edc:	09db      	lsrs	r3, r3, #7
 8004ede:	62bb      	str	r3, [r7, #40]	; 0x28
 8004ee0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004ee2:	2b7f      	cmp	r3, #127	; 0x7f
 8004ee4:	d8f0      	bhi.n	8004ec8 <SEGGER_SYSVIEW_GetSysDesc+0x2c>
 8004ee6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004ee8:	1c5a      	adds	r2, r3, #1
 8004eea:	62fa      	str	r2, [r7, #44]	; 0x2c
 8004eec:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004eee:	b2d2      	uxtb	r2, r2
 8004ef0:	701a      	strb	r2, [r3, #0]
 8004ef2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004ef4:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.CPUFreq);
 8004ef6:	687b      	ldr	r3, [r7, #4]
 8004ef8:	627b      	str	r3, [r7, #36]	; 0x24
 8004efa:	4b34      	ldr	r3, [pc, #208]	; (8004fcc <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 8004efc:	689b      	ldr	r3, [r3, #8]
 8004efe:	623b      	str	r3, [r7, #32]
 8004f00:	e00b      	b.n	8004f1a <SEGGER_SYSVIEW_GetSysDesc+0x7e>
 8004f02:	6a3b      	ldr	r3, [r7, #32]
 8004f04:	b2da      	uxtb	r2, r3
 8004f06:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f08:	1c59      	adds	r1, r3, #1
 8004f0a:	6279      	str	r1, [r7, #36]	; 0x24
 8004f0c:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8004f10:	b2d2      	uxtb	r2, r2
 8004f12:	701a      	strb	r2, [r3, #0]
 8004f14:	6a3b      	ldr	r3, [r7, #32]
 8004f16:	09db      	lsrs	r3, r3, #7
 8004f18:	623b      	str	r3, [r7, #32]
 8004f1a:	6a3b      	ldr	r3, [r7, #32]
 8004f1c:	2b7f      	cmp	r3, #127	; 0x7f
 8004f1e:	d8f0      	bhi.n	8004f02 <SEGGER_SYSVIEW_GetSysDesc+0x66>
 8004f20:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f22:	1c5a      	adds	r2, r3, #1
 8004f24:	627a      	str	r2, [r7, #36]	; 0x24
 8004f26:	6a3a      	ldr	r2, [r7, #32]
 8004f28:	b2d2      	uxtb	r2, r2
 8004f2a:	701a      	strb	r2, [r3, #0]
 8004f2c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f2e:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.RAMBaseAddress);
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	61fb      	str	r3, [r7, #28]
 8004f34:	4b25      	ldr	r3, [pc, #148]	; (8004fcc <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 8004f36:	691b      	ldr	r3, [r3, #16]
 8004f38:	61bb      	str	r3, [r7, #24]
 8004f3a:	e00b      	b.n	8004f54 <SEGGER_SYSVIEW_GetSysDesc+0xb8>
 8004f3c:	69bb      	ldr	r3, [r7, #24]
 8004f3e:	b2da      	uxtb	r2, r3
 8004f40:	69fb      	ldr	r3, [r7, #28]
 8004f42:	1c59      	adds	r1, r3, #1
 8004f44:	61f9      	str	r1, [r7, #28]
 8004f46:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8004f4a:	b2d2      	uxtb	r2, r2
 8004f4c:	701a      	strb	r2, [r3, #0]
 8004f4e:	69bb      	ldr	r3, [r7, #24]
 8004f50:	09db      	lsrs	r3, r3, #7
 8004f52:	61bb      	str	r3, [r7, #24]
 8004f54:	69bb      	ldr	r3, [r7, #24]
 8004f56:	2b7f      	cmp	r3, #127	; 0x7f
 8004f58:	d8f0      	bhi.n	8004f3c <SEGGER_SYSVIEW_GetSysDesc+0xa0>
 8004f5a:	69fb      	ldr	r3, [r7, #28]
 8004f5c:	1c5a      	adds	r2, r3, #1
 8004f5e:	61fa      	str	r2, [r7, #28]
 8004f60:	69ba      	ldr	r2, [r7, #24]
 8004f62:	b2d2      	uxtb	r2, r2
 8004f64:	701a      	strb	r2, [r3, #0]
 8004f66:	69fb      	ldr	r3, [r7, #28]
 8004f68:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, SEGGER_SYSVIEW_ID_SHIFT);
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	617b      	str	r3, [r7, #20]
 8004f6e:	2300      	movs	r3, #0
 8004f70:	613b      	str	r3, [r7, #16]
 8004f72:	e00b      	b.n	8004f8c <SEGGER_SYSVIEW_GetSysDesc+0xf0>
 8004f74:	693b      	ldr	r3, [r7, #16]
 8004f76:	b2da      	uxtb	r2, r3
 8004f78:	697b      	ldr	r3, [r7, #20]
 8004f7a:	1c59      	adds	r1, r3, #1
 8004f7c:	6179      	str	r1, [r7, #20]
 8004f7e:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8004f82:	b2d2      	uxtb	r2, r2
 8004f84:	701a      	strb	r2, [r3, #0]
 8004f86:	693b      	ldr	r3, [r7, #16]
 8004f88:	09db      	lsrs	r3, r3, #7
 8004f8a:	613b      	str	r3, [r7, #16]
 8004f8c:	693b      	ldr	r3, [r7, #16]
 8004f8e:	2b7f      	cmp	r3, #127	; 0x7f
 8004f90:	d8f0      	bhi.n	8004f74 <SEGGER_SYSVIEW_GetSysDesc+0xd8>
 8004f92:	697b      	ldr	r3, [r7, #20]
 8004f94:	1c5a      	adds	r2, r3, #1
 8004f96:	617a      	str	r2, [r7, #20]
 8004f98:	693a      	ldr	r2, [r7, #16]
 8004f9a:	b2d2      	uxtb	r2, r2
 8004f9c:	701a      	strb	r2, [r3, #0]
 8004f9e:	697b      	ldr	r3, [r7, #20]
 8004fa0:	607b      	str	r3, [r7, #4]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_INIT);
 8004fa2:	2218      	movs	r2, #24
 8004fa4:	6879      	ldr	r1, [r7, #4]
 8004fa6:	68b8      	ldr	r0, [r7, #8]
 8004fa8:	f7ff fca6 	bl	80048f8 <_SendPacket>
  RECORD_END();
 8004fac:	68fb      	ldr	r3, [r7, #12]
 8004fae:	f383 8811 	msr	BASEPRI, r3
  if (_SYSVIEW_Globals.pfSendSysDesc) {
 8004fb2:	4b06      	ldr	r3, [pc, #24]	; (8004fcc <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 8004fb4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004fb6:	2b00      	cmp	r3, #0
 8004fb8:	d002      	beq.n	8004fc0 <SEGGER_SYSVIEW_GetSysDesc+0x124>
    _SYSVIEW_Globals.pfSendSysDesc();
 8004fba:	4b04      	ldr	r3, [pc, #16]	; (8004fcc <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 8004fbc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004fbe:	4798      	blx	r3
  }
}
 8004fc0:	bf00      	nop
 8004fc2:	3730      	adds	r7, #48	; 0x30
 8004fc4:	46bd      	mov	sp, r7
 8004fc6:	bd80      	pop	{r7, pc}
 8004fc8:	2001a750 	.word	0x2001a750
 8004fcc:	2001a720 	.word	0x2001a720

08004fd0 <SEGGER_SYSVIEW_SendTaskInfo>:
*    task priority and task name.
*
*  Parameters
*    pInfo - Pointer to task information to send.
*/
void SEGGER_SYSVIEW_SendTaskInfo(const SEGGER_SYSVIEW_TASKINFO *pInfo) {
 8004fd0:	b580      	push	{r7, lr}
 8004fd2:	b092      	sub	sp, #72	; 0x48
 8004fd4:	af00      	add	r7, sp, #0
 8004fd6:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32 + 1 + 32);
 8004fd8:	f3ef 8311 	mrs	r3, BASEPRI
 8004fdc:	f04f 0120 	mov.w	r1, #32
 8004fe0:	f381 8811 	msr	BASEPRI, r1
 8004fe4:	617b      	str	r3, [r7, #20]
 8004fe6:	486a      	ldr	r0, [pc, #424]	; (8005190 <SEGGER_SYSVIEW_SendTaskInfo+0x1c0>)
 8004fe8:	f7ff fb93 	bl	8004712 <_PreparePacket>
 8004fec:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 8004fee:	693b      	ldr	r3, [r7, #16]
 8004ff0:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, SHRINK_ID(pInfo->TaskID));
 8004ff2:	68fb      	ldr	r3, [r7, #12]
 8004ff4:	647b      	str	r3, [r7, #68]	; 0x44
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	681a      	ldr	r2, [r3, #0]
 8004ffa:	4b66      	ldr	r3, [pc, #408]	; (8005194 <SEGGER_SYSVIEW_SendTaskInfo+0x1c4>)
 8004ffc:	691b      	ldr	r3, [r3, #16]
 8004ffe:	1ad3      	subs	r3, r2, r3
 8005000:	643b      	str	r3, [r7, #64]	; 0x40
 8005002:	e00b      	b.n	800501c <SEGGER_SYSVIEW_SendTaskInfo+0x4c>
 8005004:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005006:	b2da      	uxtb	r2, r3
 8005008:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800500a:	1c59      	adds	r1, r3, #1
 800500c:	6479      	str	r1, [r7, #68]	; 0x44
 800500e:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8005012:	b2d2      	uxtb	r2, r2
 8005014:	701a      	strb	r2, [r3, #0]
 8005016:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005018:	09db      	lsrs	r3, r3, #7
 800501a:	643b      	str	r3, [r7, #64]	; 0x40
 800501c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800501e:	2b7f      	cmp	r3, #127	; 0x7f
 8005020:	d8f0      	bhi.n	8005004 <SEGGER_SYSVIEW_SendTaskInfo+0x34>
 8005022:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005024:	1c5a      	adds	r2, r3, #1
 8005026:	647a      	str	r2, [r7, #68]	; 0x44
 8005028:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800502a:	b2d2      	uxtb	r2, r2
 800502c:	701a      	strb	r2, [r3, #0]
 800502e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005030:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, pInfo->Prio);
 8005032:	68fb      	ldr	r3, [r7, #12]
 8005034:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	689b      	ldr	r3, [r3, #8]
 800503a:	63bb      	str	r3, [r7, #56]	; 0x38
 800503c:	e00b      	b.n	8005056 <SEGGER_SYSVIEW_SendTaskInfo+0x86>
 800503e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005040:	b2da      	uxtb	r2, r3
 8005042:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005044:	1c59      	adds	r1, r3, #1
 8005046:	63f9      	str	r1, [r7, #60]	; 0x3c
 8005048:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800504c:	b2d2      	uxtb	r2, r2
 800504e:	701a      	strb	r2, [r3, #0]
 8005050:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005052:	09db      	lsrs	r3, r3, #7
 8005054:	63bb      	str	r3, [r7, #56]	; 0x38
 8005056:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005058:	2b7f      	cmp	r3, #127	; 0x7f
 800505a:	d8f0      	bhi.n	800503e <SEGGER_SYSVIEW_SendTaskInfo+0x6e>
 800505c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800505e:	1c5a      	adds	r2, r3, #1
 8005060:	63fa      	str	r2, [r7, #60]	; 0x3c
 8005062:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8005064:	b2d2      	uxtb	r2, r2
 8005066:	701a      	strb	r2, [r3, #0]
 8005068:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800506a:	60fb      	str	r3, [r7, #12]
  pPayload = _EncodeStr(pPayload, pInfo->sName, 32);
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	685b      	ldr	r3, [r3, #4]
 8005070:	2220      	movs	r2, #32
 8005072:	4619      	mov	r1, r3
 8005074:	68f8      	ldr	r0, [r7, #12]
 8005076:	f7ff faff 	bl	8004678 <_EncodeStr>
 800507a:	60f8      	str	r0, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_INFO);
 800507c:	2209      	movs	r2, #9
 800507e:	68f9      	ldr	r1, [r7, #12]
 8005080:	6938      	ldr	r0, [r7, #16]
 8005082:	f7ff fc39 	bl	80048f8 <_SendPacket>
  //
  pPayload = pPayloadStart;
 8005086:	693b      	ldr	r3, [r7, #16]
 8005088:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, SHRINK_ID(pInfo->TaskID));
 800508a:	68fb      	ldr	r3, [r7, #12]
 800508c:	637b      	str	r3, [r7, #52]	; 0x34
 800508e:	687b      	ldr	r3, [r7, #4]
 8005090:	681a      	ldr	r2, [r3, #0]
 8005092:	4b40      	ldr	r3, [pc, #256]	; (8005194 <SEGGER_SYSVIEW_SendTaskInfo+0x1c4>)
 8005094:	691b      	ldr	r3, [r3, #16]
 8005096:	1ad3      	subs	r3, r2, r3
 8005098:	633b      	str	r3, [r7, #48]	; 0x30
 800509a:	e00b      	b.n	80050b4 <SEGGER_SYSVIEW_SendTaskInfo+0xe4>
 800509c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800509e:	b2da      	uxtb	r2, r3
 80050a0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80050a2:	1c59      	adds	r1, r3, #1
 80050a4:	6379      	str	r1, [r7, #52]	; 0x34
 80050a6:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80050aa:	b2d2      	uxtb	r2, r2
 80050ac:	701a      	strb	r2, [r3, #0]
 80050ae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80050b0:	09db      	lsrs	r3, r3, #7
 80050b2:	633b      	str	r3, [r7, #48]	; 0x30
 80050b4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80050b6:	2b7f      	cmp	r3, #127	; 0x7f
 80050b8:	d8f0      	bhi.n	800509c <SEGGER_SYSVIEW_SendTaskInfo+0xcc>
 80050ba:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80050bc:	1c5a      	adds	r2, r3, #1
 80050be:	637a      	str	r2, [r7, #52]	; 0x34
 80050c0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80050c2:	b2d2      	uxtb	r2, r2
 80050c4:	701a      	strb	r2, [r3, #0]
 80050c6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80050c8:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, pInfo->StackBase);
 80050ca:	68fb      	ldr	r3, [r7, #12]
 80050cc:	62fb      	str	r3, [r7, #44]	; 0x2c
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	68db      	ldr	r3, [r3, #12]
 80050d2:	62bb      	str	r3, [r7, #40]	; 0x28
 80050d4:	e00b      	b.n	80050ee <SEGGER_SYSVIEW_SendTaskInfo+0x11e>
 80050d6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80050d8:	b2da      	uxtb	r2, r3
 80050da:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80050dc:	1c59      	adds	r1, r3, #1
 80050de:	62f9      	str	r1, [r7, #44]	; 0x2c
 80050e0:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80050e4:	b2d2      	uxtb	r2, r2
 80050e6:	701a      	strb	r2, [r3, #0]
 80050e8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80050ea:	09db      	lsrs	r3, r3, #7
 80050ec:	62bb      	str	r3, [r7, #40]	; 0x28
 80050ee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80050f0:	2b7f      	cmp	r3, #127	; 0x7f
 80050f2:	d8f0      	bhi.n	80050d6 <SEGGER_SYSVIEW_SendTaskInfo+0x106>
 80050f4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80050f6:	1c5a      	adds	r2, r3, #1
 80050f8:	62fa      	str	r2, [r7, #44]	; 0x2c
 80050fa:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80050fc:	b2d2      	uxtb	r2, r2
 80050fe:	701a      	strb	r2, [r3, #0]
 8005100:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005102:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, pInfo->StackSize);
 8005104:	68fb      	ldr	r3, [r7, #12]
 8005106:	627b      	str	r3, [r7, #36]	; 0x24
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	691b      	ldr	r3, [r3, #16]
 800510c:	623b      	str	r3, [r7, #32]
 800510e:	e00b      	b.n	8005128 <SEGGER_SYSVIEW_SendTaskInfo+0x158>
 8005110:	6a3b      	ldr	r3, [r7, #32]
 8005112:	b2da      	uxtb	r2, r3
 8005114:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005116:	1c59      	adds	r1, r3, #1
 8005118:	6279      	str	r1, [r7, #36]	; 0x24
 800511a:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800511e:	b2d2      	uxtb	r2, r2
 8005120:	701a      	strb	r2, [r3, #0]
 8005122:	6a3b      	ldr	r3, [r7, #32]
 8005124:	09db      	lsrs	r3, r3, #7
 8005126:	623b      	str	r3, [r7, #32]
 8005128:	6a3b      	ldr	r3, [r7, #32]
 800512a:	2b7f      	cmp	r3, #127	; 0x7f
 800512c:	d8f0      	bhi.n	8005110 <SEGGER_SYSVIEW_SendTaskInfo+0x140>
 800512e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005130:	1c5a      	adds	r2, r3, #1
 8005132:	627a      	str	r2, [r7, #36]	; 0x24
 8005134:	6a3a      	ldr	r2, [r7, #32]
 8005136:	b2d2      	uxtb	r2, r2
 8005138:	701a      	strb	r2, [r3, #0]
 800513a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800513c:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, 0); // Stack End, future use
 800513e:	68fb      	ldr	r3, [r7, #12]
 8005140:	61fb      	str	r3, [r7, #28]
 8005142:	2300      	movs	r3, #0
 8005144:	61bb      	str	r3, [r7, #24]
 8005146:	e00b      	b.n	8005160 <SEGGER_SYSVIEW_SendTaskInfo+0x190>
 8005148:	69bb      	ldr	r3, [r7, #24]
 800514a:	b2da      	uxtb	r2, r3
 800514c:	69fb      	ldr	r3, [r7, #28]
 800514e:	1c59      	adds	r1, r3, #1
 8005150:	61f9      	str	r1, [r7, #28]
 8005152:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8005156:	b2d2      	uxtb	r2, r2
 8005158:	701a      	strb	r2, [r3, #0]
 800515a:	69bb      	ldr	r3, [r7, #24]
 800515c:	09db      	lsrs	r3, r3, #7
 800515e:	61bb      	str	r3, [r7, #24]
 8005160:	69bb      	ldr	r3, [r7, #24]
 8005162:	2b7f      	cmp	r3, #127	; 0x7f
 8005164:	d8f0      	bhi.n	8005148 <SEGGER_SYSVIEW_SendTaskInfo+0x178>
 8005166:	69fb      	ldr	r3, [r7, #28]
 8005168:	1c5a      	adds	r2, r3, #1
 800516a:	61fa      	str	r2, [r7, #28]
 800516c:	69ba      	ldr	r2, [r7, #24]
 800516e:	b2d2      	uxtb	r2, r2
 8005170:	701a      	strb	r2, [r3, #0]
 8005172:	69fb      	ldr	r3, [r7, #28]
 8005174:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_STACK_INFO);
 8005176:	2215      	movs	r2, #21
 8005178:	68f9      	ldr	r1, [r7, #12]
 800517a:	6938      	ldr	r0, [r7, #16]
 800517c:	f7ff fbbc 	bl	80048f8 <_SendPacket>
  RECORD_END();
 8005180:	697b      	ldr	r3, [r7, #20]
 8005182:	f383 8811 	msr	BASEPRI, r3
}
 8005186:	bf00      	nop
 8005188:	3748      	adds	r7, #72	; 0x48
 800518a:	46bd      	mov	sp, r7
 800518c:	bd80      	pop	{r7, pc}
 800518e:	bf00      	nop
 8005190:	2001a750 	.word	0x2001a750
 8005194:	2001a720 	.word	0x2001a720

08005198 <SEGGER_SYSVIEW_SendTaskList>:
*       SEGGER_SYSVIEW_SendTaskList()
*
*  Function description
*    Send all tasks descriptors to the host.
*/
void SEGGER_SYSVIEW_SendTaskList(void) {
 8005198:	b580      	push	{r7, lr}
 800519a:	af00      	add	r7, sp, #0
  if (_SYSVIEW_Globals.pOSAPI && _SYSVIEW_Globals.pOSAPI->pfSendTaskList) {
 800519c:	4b07      	ldr	r3, [pc, #28]	; (80051bc <SEGGER_SYSVIEW_SendTaskList+0x24>)
 800519e:	6a1b      	ldr	r3, [r3, #32]
 80051a0:	2b00      	cmp	r3, #0
 80051a2:	d008      	beq.n	80051b6 <SEGGER_SYSVIEW_SendTaskList+0x1e>
 80051a4:	4b05      	ldr	r3, [pc, #20]	; (80051bc <SEGGER_SYSVIEW_SendTaskList+0x24>)
 80051a6:	6a1b      	ldr	r3, [r3, #32]
 80051a8:	685b      	ldr	r3, [r3, #4]
 80051aa:	2b00      	cmp	r3, #0
 80051ac:	d003      	beq.n	80051b6 <SEGGER_SYSVIEW_SendTaskList+0x1e>
    _SYSVIEW_Globals.pOSAPI->pfSendTaskList();
 80051ae:	4b03      	ldr	r3, [pc, #12]	; (80051bc <SEGGER_SYSVIEW_SendTaskList+0x24>)
 80051b0:	6a1b      	ldr	r3, [r3, #32]
 80051b2:	685b      	ldr	r3, [r3, #4]
 80051b4:	4798      	blx	r3
  }
}
 80051b6:	bf00      	nop
 80051b8:	bd80      	pop	{r7, pc}
 80051ba:	bf00      	nop
 80051bc:	2001a720 	.word	0x2001a720

080051c0 <SEGGER_SYSVIEW_SendSysDesc>:
*
*    The Following items can be described in a system description string.
*    Each item is identified by its identifier, followed by '=' and the value.
*    Items are separated by ','.
*/
void SEGGER_SYSVIEW_SendSysDesc(const char *sSysDesc) {
 80051c0:	b580      	push	{r7, lr}
 80051c2:	b086      	sub	sp, #24
 80051c4:	af00      	add	r7, sp, #0
 80051c6:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 1 + SEGGER_SYSVIEW_MAX_STRING_LEN);
 80051c8:	f3ef 8311 	mrs	r3, BASEPRI
 80051cc:	f04f 0120 	mov.w	r1, #32
 80051d0:	f381 8811 	msr	BASEPRI, r1
 80051d4:	617b      	str	r3, [r7, #20]
 80051d6:	480b      	ldr	r0, [pc, #44]	; (8005204 <SEGGER_SYSVIEW_SendSysDesc+0x44>)
 80051d8:	f7ff fa9b 	bl	8004712 <_PreparePacket>
 80051dc:	6138      	str	r0, [r7, #16]
  //
  pPayload = _EncodeStr(pPayloadStart, sSysDesc, SEGGER_SYSVIEW_MAX_STRING_LEN);
 80051de:	2280      	movs	r2, #128	; 0x80
 80051e0:	6879      	ldr	r1, [r7, #4]
 80051e2:	6938      	ldr	r0, [r7, #16]
 80051e4:	f7ff fa48 	bl	8004678 <_EncodeStr>
 80051e8:	60f8      	str	r0, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_SYSDESC);
 80051ea:	220e      	movs	r2, #14
 80051ec:	68f9      	ldr	r1, [r7, #12]
 80051ee:	6938      	ldr	r0, [r7, #16]
 80051f0:	f7ff fb82 	bl	80048f8 <_SendPacket>
  RECORD_END();
 80051f4:	697b      	ldr	r3, [r7, #20]
 80051f6:	f383 8811 	msr	BASEPRI, r3
}
 80051fa:	bf00      	nop
 80051fc:	3718      	adds	r7, #24
 80051fe:	46bd      	mov	sp, r7
 8005200:	bd80      	pop	{r7, pc}
 8005202:	bf00      	nop
 8005204:	2001a750 	.word	0x2001a750

08005208 <SEGGER_SYSVIEW_RecordSystime>:
*
*  Function description
*    Formats and sends a SystemView Systime containing a single U64 or U32
*    parameter payload.
*/
void SEGGER_SYSVIEW_RecordSystime(void) {
 8005208:	b590      	push	{r4, r7, lr}
 800520a:	b083      	sub	sp, #12
 800520c:	af00      	add	r7, sp, #0
  U64 Systime;

  if (_SYSVIEW_Globals.pOSAPI && _SYSVIEW_Globals.pOSAPI->pfGetTime) {
 800520e:	4b15      	ldr	r3, [pc, #84]	; (8005264 <SEGGER_SYSVIEW_RecordSystime+0x5c>)
 8005210:	6a1b      	ldr	r3, [r3, #32]
 8005212:	2b00      	cmp	r3, #0
 8005214:	d01a      	beq.n	800524c <SEGGER_SYSVIEW_RecordSystime+0x44>
 8005216:	4b13      	ldr	r3, [pc, #76]	; (8005264 <SEGGER_SYSVIEW_RecordSystime+0x5c>)
 8005218:	6a1b      	ldr	r3, [r3, #32]
 800521a:	681b      	ldr	r3, [r3, #0]
 800521c:	2b00      	cmp	r3, #0
 800521e:	d015      	beq.n	800524c <SEGGER_SYSVIEW_RecordSystime+0x44>
    Systime = _SYSVIEW_Globals.pOSAPI->pfGetTime();
 8005220:	4b10      	ldr	r3, [pc, #64]	; (8005264 <SEGGER_SYSVIEW_RecordSystime+0x5c>)
 8005222:	6a1b      	ldr	r3, [r3, #32]
 8005224:	681b      	ldr	r3, [r3, #0]
 8005226:	4798      	blx	r3
 8005228:	e9c7 0100 	strd	r0, r1, [r7]
    SEGGER_SYSVIEW_RecordU32x2(SYSVIEW_EVTID_SYSTIME_US,
 800522c:	683c      	ldr	r4, [r7, #0]
                               (U32)(Systime),
                               (U32)(Systime >> 32));
 800522e:	e9d7 0100 	ldrd	r0, r1, [r7]
 8005232:	f04f 0200 	mov.w	r2, #0
 8005236:	f04f 0300 	mov.w	r3, #0
 800523a:	000a      	movs	r2, r1
 800523c:	2300      	movs	r3, #0
    SEGGER_SYSVIEW_RecordU32x2(SYSVIEW_EVTID_SYSTIME_US,
 800523e:	4613      	mov	r3, r2
 8005240:	461a      	mov	r2, r3
 8005242:	4621      	mov	r1, r4
 8005244:	200d      	movs	r0, #13
 8005246:	f7ff fced 	bl	8004c24 <SEGGER_SYSVIEW_RecordU32x2>
 800524a:	e006      	b.n	800525a <SEGGER_SYSVIEW_RecordSystime+0x52>
  } else {
    SEGGER_SYSVIEW_RecordU32(SYSVIEW_EVTID_SYSTIME_CYCLES, SEGGER_SYSVIEW_GET_TIMESTAMP());
 800524c:	4b06      	ldr	r3, [pc, #24]	; (8005268 <SEGGER_SYSVIEW_RecordSystime+0x60>)
 800524e:	681b      	ldr	r3, [r3, #0]
 8005250:	4619      	mov	r1, r3
 8005252:	200c      	movs	r0, #12
 8005254:	f7ff fcaa 	bl	8004bac <SEGGER_SYSVIEW_RecordU32>
  }
}
 8005258:	bf00      	nop
 800525a:	bf00      	nop
 800525c:	370c      	adds	r7, #12
 800525e:	46bd      	mov	sp, r7
 8005260:	bd90      	pop	{r4, r7, pc}
 8005262:	bf00      	nop
 8005264:	2001a720 	.word	0x2001a720
 8005268:	e0001004 	.word	0xe0001004

0800526c <SEGGER_SYSVIEW_RecordEnterISR>:
*
*  Additional information
*    Example packets sent
*      02 0F 50              // ISR(15) Enter. Timestamp is 80 (0x50)
*/
void SEGGER_SYSVIEW_RecordEnterISR(void) {
 800526c:	b580      	push	{r7, lr}
 800526e:	b086      	sub	sp, #24
 8005270:	af00      	add	r7, sp, #0
  unsigned v;
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 8005272:	f3ef 8311 	mrs	r3, BASEPRI
 8005276:	f04f 0120 	mov.w	r1, #32
 800527a:	f381 8811 	msr	BASEPRI, r1
 800527e:	60fb      	str	r3, [r7, #12]
 8005280:	4819      	ldr	r0, [pc, #100]	; (80052e8 <SEGGER_SYSVIEW_RecordEnterISR+0x7c>)
 8005282:	f7ff fa46 	bl	8004712 <_PreparePacket>
 8005286:	60b8      	str	r0, [r7, #8]
  //
  pPayload = pPayloadStart;
 8005288:	68bb      	ldr	r3, [r7, #8]
 800528a:	607b      	str	r3, [r7, #4]
  v = SEGGER_SYSVIEW_GET_INTERRUPT_ID();
 800528c:	4b17      	ldr	r3, [pc, #92]	; (80052ec <SEGGER_SYSVIEW_RecordEnterISR+0x80>)
 800528e:	681b      	ldr	r3, [r3, #0]
 8005290:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005294:	603b      	str	r3, [r7, #0]
  ENCODE_U32(pPayload, v);
 8005296:	687b      	ldr	r3, [r7, #4]
 8005298:	617b      	str	r3, [r7, #20]
 800529a:	683b      	ldr	r3, [r7, #0]
 800529c:	613b      	str	r3, [r7, #16]
 800529e:	e00b      	b.n	80052b8 <SEGGER_SYSVIEW_RecordEnterISR+0x4c>
 80052a0:	693b      	ldr	r3, [r7, #16]
 80052a2:	b2da      	uxtb	r2, r3
 80052a4:	697b      	ldr	r3, [r7, #20]
 80052a6:	1c59      	adds	r1, r3, #1
 80052a8:	6179      	str	r1, [r7, #20]
 80052aa:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80052ae:	b2d2      	uxtb	r2, r2
 80052b0:	701a      	strb	r2, [r3, #0]
 80052b2:	693b      	ldr	r3, [r7, #16]
 80052b4:	09db      	lsrs	r3, r3, #7
 80052b6:	613b      	str	r3, [r7, #16]
 80052b8:	693b      	ldr	r3, [r7, #16]
 80052ba:	2b7f      	cmp	r3, #127	; 0x7f
 80052bc:	d8f0      	bhi.n	80052a0 <SEGGER_SYSVIEW_RecordEnterISR+0x34>
 80052be:	697b      	ldr	r3, [r7, #20]
 80052c0:	1c5a      	adds	r2, r3, #1
 80052c2:	617a      	str	r2, [r7, #20]
 80052c4:	693a      	ldr	r2, [r7, #16]
 80052c6:	b2d2      	uxtb	r2, r2
 80052c8:	701a      	strb	r2, [r3, #0]
 80052ca:	697b      	ldr	r3, [r7, #20]
 80052cc:	607b      	str	r3, [r7, #4]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_ISR_ENTER);
 80052ce:	2202      	movs	r2, #2
 80052d0:	6879      	ldr	r1, [r7, #4]
 80052d2:	68b8      	ldr	r0, [r7, #8]
 80052d4:	f7ff fb10 	bl	80048f8 <_SendPacket>
  RECORD_END();
 80052d8:	68fb      	ldr	r3, [r7, #12]
 80052da:	f383 8811 	msr	BASEPRI, r3
}
 80052de:	bf00      	nop
 80052e0:	3718      	adds	r7, #24
 80052e2:	46bd      	mov	sp, r7
 80052e4:	bd80      	pop	{r7, pc}
 80052e6:	bf00      	nop
 80052e8:	2001a750 	.word	0x2001a750
 80052ec:	e000ed04 	.word	0xe000ed04

080052f0 <SEGGER_SYSVIEW_RecordExitISR>:
*      03 <TimeStamp>        // Max. packet len is 6
*
*    Example packets sent
*      03 20                // ISR Exit. Timestamp is 32 (0x20)
*/
void SEGGER_SYSVIEW_RecordExitISR(void) {
 80052f0:	b580      	push	{r7, lr}
 80052f2:	b082      	sub	sp, #8
 80052f4:	af00      	add	r7, sp, #0
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 80052f6:	f3ef 8311 	mrs	r3, BASEPRI
 80052fa:	f04f 0120 	mov.w	r1, #32
 80052fe:	f381 8811 	msr	BASEPRI, r1
 8005302:	607b      	str	r3, [r7, #4]
 8005304:	4807      	ldr	r0, [pc, #28]	; (8005324 <SEGGER_SYSVIEW_RecordExitISR+0x34>)
 8005306:	f7ff fa04 	bl	8004712 <_PreparePacket>
 800530a:	6038      	str	r0, [r7, #0]
  //
  _SendPacket(pPayloadStart, pPayloadStart, SYSVIEW_EVTID_ISR_EXIT);
 800530c:	2203      	movs	r2, #3
 800530e:	6839      	ldr	r1, [r7, #0]
 8005310:	6838      	ldr	r0, [r7, #0]
 8005312:	f7ff faf1 	bl	80048f8 <_SendPacket>
  RECORD_END();
 8005316:	687b      	ldr	r3, [r7, #4]
 8005318:	f383 8811 	msr	BASEPRI, r3
}
 800531c:	bf00      	nop
 800531e:	3708      	adds	r7, #8
 8005320:	46bd      	mov	sp, r7
 8005322:	bd80      	pop	{r7, pc}
 8005324:	2001a750 	.word	0x2001a750

08005328 <SEGGER_SYSVIEW_RecordExitISRToScheduler>:
*      18 <TimeStamp>        // Max. packet len is 6
*
*    Example packets sent
*      18 20                // ISR Exit to Scheduler. Timestamp is 32 (0x20)
*/
void SEGGER_SYSVIEW_RecordExitISRToScheduler(void) {
 8005328:	b580      	push	{r7, lr}
 800532a:	b082      	sub	sp, #8
 800532c:	af00      	add	r7, sp, #0
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 800532e:	f3ef 8311 	mrs	r3, BASEPRI
 8005332:	f04f 0120 	mov.w	r1, #32
 8005336:	f381 8811 	msr	BASEPRI, r1
 800533a:	607b      	str	r3, [r7, #4]
 800533c:	4807      	ldr	r0, [pc, #28]	; (800535c <SEGGER_SYSVIEW_RecordExitISRToScheduler+0x34>)
 800533e:	f7ff f9e8 	bl	8004712 <_PreparePacket>
 8005342:	6038      	str	r0, [r7, #0]
  //
  _SendPacket(pPayloadStart, pPayloadStart, SYSVIEW_EVTID_ISR_TO_SCHEDULER);
 8005344:	2212      	movs	r2, #18
 8005346:	6839      	ldr	r1, [r7, #0]
 8005348:	6838      	ldr	r0, [r7, #0]
 800534a:	f7ff fad5 	bl	80048f8 <_SendPacket>
  RECORD_END();
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	f383 8811 	msr	BASEPRI, r3
}
 8005354:	bf00      	nop
 8005356:	3708      	adds	r7, #8
 8005358:	46bd      	mov	sp, r7
 800535a:	bd80      	pop	{r7, pc}
 800535c:	2001a750 	.word	0x2001a750

08005360 <SEGGER_SYSVIEW_OnIdle>:
*       SEGGER_SYSVIEW_OnIdle()
*
*  Function description
*    Record an Idle event.
*/
void SEGGER_SYSVIEW_OnIdle(void) {
 8005360:	b580      	push	{r7, lr}
 8005362:	b082      	sub	sp, #8
 8005364:	af00      	add	r7, sp, #0
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 8005366:	f3ef 8311 	mrs	r3, BASEPRI
 800536a:	f04f 0120 	mov.w	r1, #32
 800536e:	f381 8811 	msr	BASEPRI, r1
 8005372:	607b      	str	r3, [r7, #4]
 8005374:	4807      	ldr	r0, [pc, #28]	; (8005394 <SEGGER_SYSVIEW_OnIdle+0x34>)
 8005376:	f7ff f9cc 	bl	8004712 <_PreparePacket>
 800537a:	6038      	str	r0, [r7, #0]
  //
  _SendPacket(pPayloadStart, pPayloadStart, SYSVIEW_EVTID_IDLE);
 800537c:	2211      	movs	r2, #17
 800537e:	6839      	ldr	r1, [r7, #0]
 8005380:	6838      	ldr	r0, [r7, #0]
 8005382:	f7ff fab9 	bl	80048f8 <_SendPacket>
  RECORD_END();
 8005386:	687b      	ldr	r3, [r7, #4]
 8005388:	f383 8811 	msr	BASEPRI, r3
}
 800538c:	bf00      	nop
 800538e:	3708      	adds	r7, #8
 8005390:	46bd      	mov	sp, r7
 8005392:	bd80      	pop	{r7, pc}
 8005394:	2001a750 	.word	0x2001a750

08005398 <SEGGER_SYSVIEW_OnTaskCreate>:
*    to creating a task in the OS.
*
*  Parameters
*    TaskId        - Task ID of created task.
*/
void SEGGER_SYSVIEW_OnTaskCreate(U32 TaskId) {
 8005398:	b580      	push	{r7, lr}
 800539a:	b088      	sub	sp, #32
 800539c:	af00      	add	r7, sp, #0
 800539e:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 80053a0:	f3ef 8311 	mrs	r3, BASEPRI
 80053a4:	f04f 0120 	mov.w	r1, #32
 80053a8:	f381 8811 	msr	BASEPRI, r1
 80053ac:	617b      	str	r3, [r7, #20]
 80053ae:	4819      	ldr	r0, [pc, #100]	; (8005414 <SEGGER_SYSVIEW_OnTaskCreate+0x7c>)
 80053b0:	f7ff f9af 	bl	8004712 <_PreparePacket>
 80053b4:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 80053b6:	693b      	ldr	r3, [r7, #16]
 80053b8:	60fb      	str	r3, [r7, #12]
  TaskId = SHRINK_ID(TaskId);
 80053ba:	4b17      	ldr	r3, [pc, #92]	; (8005418 <SEGGER_SYSVIEW_OnTaskCreate+0x80>)
 80053bc:	691b      	ldr	r3, [r3, #16]
 80053be:	687a      	ldr	r2, [r7, #4]
 80053c0:	1ad3      	subs	r3, r2, r3
 80053c2:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, TaskId);
 80053c4:	68fb      	ldr	r3, [r7, #12]
 80053c6:	61fb      	str	r3, [r7, #28]
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	61bb      	str	r3, [r7, #24]
 80053cc:	e00b      	b.n	80053e6 <SEGGER_SYSVIEW_OnTaskCreate+0x4e>
 80053ce:	69bb      	ldr	r3, [r7, #24]
 80053d0:	b2da      	uxtb	r2, r3
 80053d2:	69fb      	ldr	r3, [r7, #28]
 80053d4:	1c59      	adds	r1, r3, #1
 80053d6:	61f9      	str	r1, [r7, #28]
 80053d8:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80053dc:	b2d2      	uxtb	r2, r2
 80053de:	701a      	strb	r2, [r3, #0]
 80053e0:	69bb      	ldr	r3, [r7, #24]
 80053e2:	09db      	lsrs	r3, r3, #7
 80053e4:	61bb      	str	r3, [r7, #24]
 80053e6:	69bb      	ldr	r3, [r7, #24]
 80053e8:	2b7f      	cmp	r3, #127	; 0x7f
 80053ea:	d8f0      	bhi.n	80053ce <SEGGER_SYSVIEW_OnTaskCreate+0x36>
 80053ec:	69fb      	ldr	r3, [r7, #28]
 80053ee:	1c5a      	adds	r2, r3, #1
 80053f0:	61fa      	str	r2, [r7, #28]
 80053f2:	69ba      	ldr	r2, [r7, #24]
 80053f4:	b2d2      	uxtb	r2, r2
 80053f6:	701a      	strb	r2, [r3, #0]
 80053f8:	69fb      	ldr	r3, [r7, #28]
 80053fa:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_CREATE);
 80053fc:	2208      	movs	r2, #8
 80053fe:	68f9      	ldr	r1, [r7, #12]
 8005400:	6938      	ldr	r0, [r7, #16]
 8005402:	f7ff fa79 	bl	80048f8 <_SendPacket>
  RECORD_END();
 8005406:	697b      	ldr	r3, [r7, #20]
 8005408:	f383 8811 	msr	BASEPRI, r3
}
 800540c:	bf00      	nop
 800540e:	3720      	adds	r7, #32
 8005410:	46bd      	mov	sp, r7
 8005412:	bd80      	pop	{r7, pc}
 8005414:	2001a750 	.word	0x2001a750
 8005418:	2001a720 	.word	0x2001a720

0800541c <SEGGER_SYSVIEW_OnTaskStartExec>:
*    when it is ready to execute.
*
*  Parameters
*    TaskId - Task ID of task that started to execute.
*/
void SEGGER_SYSVIEW_OnTaskStartExec(U32 TaskId) {
 800541c:	b580      	push	{r7, lr}
 800541e:	b088      	sub	sp, #32
 8005420:	af00      	add	r7, sp, #0
 8005422:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 8005424:	f3ef 8311 	mrs	r3, BASEPRI
 8005428:	f04f 0120 	mov.w	r1, #32
 800542c:	f381 8811 	msr	BASEPRI, r1
 8005430:	617b      	str	r3, [r7, #20]
 8005432:	4819      	ldr	r0, [pc, #100]	; (8005498 <SEGGER_SYSVIEW_OnTaskStartExec+0x7c>)
 8005434:	f7ff f96d 	bl	8004712 <_PreparePacket>
 8005438:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 800543a:	693b      	ldr	r3, [r7, #16]
 800543c:	60fb      	str	r3, [r7, #12]
  TaskId = SHRINK_ID(TaskId);
 800543e:	4b17      	ldr	r3, [pc, #92]	; (800549c <SEGGER_SYSVIEW_OnTaskStartExec+0x80>)
 8005440:	691b      	ldr	r3, [r3, #16]
 8005442:	687a      	ldr	r2, [r7, #4]
 8005444:	1ad3      	subs	r3, r2, r3
 8005446:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, TaskId);
 8005448:	68fb      	ldr	r3, [r7, #12]
 800544a:	61fb      	str	r3, [r7, #28]
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	61bb      	str	r3, [r7, #24]
 8005450:	e00b      	b.n	800546a <SEGGER_SYSVIEW_OnTaskStartExec+0x4e>
 8005452:	69bb      	ldr	r3, [r7, #24]
 8005454:	b2da      	uxtb	r2, r3
 8005456:	69fb      	ldr	r3, [r7, #28]
 8005458:	1c59      	adds	r1, r3, #1
 800545a:	61f9      	str	r1, [r7, #28]
 800545c:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8005460:	b2d2      	uxtb	r2, r2
 8005462:	701a      	strb	r2, [r3, #0]
 8005464:	69bb      	ldr	r3, [r7, #24]
 8005466:	09db      	lsrs	r3, r3, #7
 8005468:	61bb      	str	r3, [r7, #24]
 800546a:	69bb      	ldr	r3, [r7, #24]
 800546c:	2b7f      	cmp	r3, #127	; 0x7f
 800546e:	d8f0      	bhi.n	8005452 <SEGGER_SYSVIEW_OnTaskStartExec+0x36>
 8005470:	69fb      	ldr	r3, [r7, #28]
 8005472:	1c5a      	adds	r2, r3, #1
 8005474:	61fa      	str	r2, [r7, #28]
 8005476:	69ba      	ldr	r2, [r7, #24]
 8005478:	b2d2      	uxtb	r2, r2
 800547a:	701a      	strb	r2, [r3, #0]
 800547c:	69fb      	ldr	r3, [r7, #28]
 800547e:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_START_EXEC);
 8005480:	2204      	movs	r2, #4
 8005482:	68f9      	ldr	r1, [r7, #12]
 8005484:	6938      	ldr	r0, [r7, #16]
 8005486:	f7ff fa37 	bl	80048f8 <_SendPacket>
  RECORD_END();
 800548a:	697b      	ldr	r3, [r7, #20]
 800548c:	f383 8811 	msr	BASEPRI, r3
}
 8005490:	bf00      	nop
 8005492:	3720      	adds	r7, #32
 8005494:	46bd      	mov	sp, r7
 8005496:	bd80      	pop	{r7, pc}
 8005498:	2001a750 	.word	0x2001a750
 800549c:	2001a720 	.word	0x2001a720

080054a0 <SEGGER_SYSVIEW_OnTaskStartReady>:
*    Record a Task Start Ready event.
*
*  Parameters
*    TaskId - Task ID of task that started to execute.
*/
void SEGGER_SYSVIEW_OnTaskStartReady(U32 TaskId) {
 80054a0:	b580      	push	{r7, lr}
 80054a2:	b088      	sub	sp, #32
 80054a4:	af00      	add	r7, sp, #0
 80054a6:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 80054a8:	f3ef 8311 	mrs	r3, BASEPRI
 80054ac:	f04f 0120 	mov.w	r1, #32
 80054b0:	f381 8811 	msr	BASEPRI, r1
 80054b4:	617b      	str	r3, [r7, #20]
 80054b6:	4819      	ldr	r0, [pc, #100]	; (800551c <SEGGER_SYSVIEW_OnTaskStartReady+0x7c>)
 80054b8:	f7ff f92b 	bl	8004712 <_PreparePacket>
 80054bc:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 80054be:	693b      	ldr	r3, [r7, #16]
 80054c0:	60fb      	str	r3, [r7, #12]
  TaskId = SHRINK_ID(TaskId);
 80054c2:	4b17      	ldr	r3, [pc, #92]	; (8005520 <SEGGER_SYSVIEW_OnTaskStartReady+0x80>)
 80054c4:	691b      	ldr	r3, [r3, #16]
 80054c6:	687a      	ldr	r2, [r7, #4]
 80054c8:	1ad3      	subs	r3, r2, r3
 80054ca:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, TaskId);
 80054cc:	68fb      	ldr	r3, [r7, #12]
 80054ce:	61fb      	str	r3, [r7, #28]
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	61bb      	str	r3, [r7, #24]
 80054d4:	e00b      	b.n	80054ee <SEGGER_SYSVIEW_OnTaskStartReady+0x4e>
 80054d6:	69bb      	ldr	r3, [r7, #24]
 80054d8:	b2da      	uxtb	r2, r3
 80054da:	69fb      	ldr	r3, [r7, #28]
 80054dc:	1c59      	adds	r1, r3, #1
 80054de:	61f9      	str	r1, [r7, #28]
 80054e0:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80054e4:	b2d2      	uxtb	r2, r2
 80054e6:	701a      	strb	r2, [r3, #0]
 80054e8:	69bb      	ldr	r3, [r7, #24]
 80054ea:	09db      	lsrs	r3, r3, #7
 80054ec:	61bb      	str	r3, [r7, #24]
 80054ee:	69bb      	ldr	r3, [r7, #24]
 80054f0:	2b7f      	cmp	r3, #127	; 0x7f
 80054f2:	d8f0      	bhi.n	80054d6 <SEGGER_SYSVIEW_OnTaskStartReady+0x36>
 80054f4:	69fb      	ldr	r3, [r7, #28]
 80054f6:	1c5a      	adds	r2, r3, #1
 80054f8:	61fa      	str	r2, [r7, #28]
 80054fa:	69ba      	ldr	r2, [r7, #24]
 80054fc:	b2d2      	uxtb	r2, r2
 80054fe:	701a      	strb	r2, [r3, #0]
 8005500:	69fb      	ldr	r3, [r7, #28]
 8005502:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_START_READY);
 8005504:	2206      	movs	r2, #6
 8005506:	68f9      	ldr	r1, [r7, #12]
 8005508:	6938      	ldr	r0, [r7, #16]
 800550a:	f7ff f9f5 	bl	80048f8 <_SendPacket>
  RECORD_END();
 800550e:	697b      	ldr	r3, [r7, #20]
 8005510:	f383 8811 	msr	BASEPRI, r3
}
 8005514:	bf00      	nop
 8005516:	3720      	adds	r7, #32
 8005518:	46bd      	mov	sp, r7
 800551a:	bd80      	pop	{r7, pc}
 800551c:	2001a750 	.word	0x2001a750
 8005520:	2001a720 	.word	0x2001a720

08005524 <SEGGER_SYSVIEW_ShrinkId>:
*     SEGGER_SYSVIEW_ID_BASE: Lowest Id reported by the application.
*       (i.e. 0x20000000 when all Ids are an address in this RAM)
*     SEGGER_SYSVIEW_ID_SHIFT: Number of bits to shift the Id to
*       save bandwidth. (i.e. 2 when Ids are 4 byte aligned)
*/
U32 SEGGER_SYSVIEW_ShrinkId(U32 Id) {
 8005524:	b480      	push	{r7}
 8005526:	b083      	sub	sp, #12
 8005528:	af00      	add	r7, sp, #0
 800552a:	6078      	str	r0, [r7, #4]
  return SHRINK_ID(Id);
 800552c:	4b04      	ldr	r3, [pc, #16]	; (8005540 <SEGGER_SYSVIEW_ShrinkId+0x1c>)
 800552e:	691b      	ldr	r3, [r3, #16]
 8005530:	687a      	ldr	r2, [r7, #4]
 8005532:	1ad3      	subs	r3, r2, r3
}
 8005534:	4618      	mov	r0, r3
 8005536:	370c      	adds	r7, #12
 8005538:	46bd      	mov	sp, r7
 800553a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800553e:	4770      	bx	lr
 8005540:	2001a720 	.word	0x2001a720

08005544 <SEGGER_SYSVIEW_SendModule>:
*    Sends the information of a registered module to the host.
*
*  Parameters
*    ModuleId   - Id of the requested module.
*/
void SEGGER_SYSVIEW_SendModule(U8 ModuleId) {
 8005544:	b580      	push	{r7, lr}
 8005546:	b08c      	sub	sp, #48	; 0x30
 8005548:	af00      	add	r7, sp, #0
 800554a:	4603      	mov	r3, r0
 800554c:	71fb      	strb	r3, [r7, #7]
  SEGGER_SYSVIEW_MODULE* pModule;
  U32 n;

  if (_pFirstModule != 0) {
 800554e:	4b3b      	ldr	r3, [pc, #236]	; (800563c <SEGGER_SYSVIEW_SendModule+0xf8>)
 8005550:	681b      	ldr	r3, [r3, #0]
 8005552:	2b00      	cmp	r3, #0
 8005554:	d06d      	beq.n	8005632 <SEGGER_SYSVIEW_SendModule+0xee>
    pModule = _pFirstModule;
 8005556:	4b39      	ldr	r3, [pc, #228]	; (800563c <SEGGER_SYSVIEW_SendModule+0xf8>)
 8005558:	681b      	ldr	r3, [r3, #0]
 800555a:	62fb      	str	r3, [r7, #44]	; 0x2c
    for (n = 0; n < ModuleId; n++) {
 800555c:	2300      	movs	r3, #0
 800555e:	62bb      	str	r3, [r7, #40]	; 0x28
 8005560:	e008      	b.n	8005574 <SEGGER_SYSVIEW_SendModule+0x30>
      pModule = pModule->pNext;
 8005562:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005564:	691b      	ldr	r3, [r3, #16]
 8005566:	62fb      	str	r3, [r7, #44]	; 0x2c
      if (pModule == 0) {
 8005568:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800556a:	2b00      	cmp	r3, #0
 800556c:	d007      	beq.n	800557e <SEGGER_SYSVIEW_SendModule+0x3a>
    for (n = 0; n < ModuleId; n++) {
 800556e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005570:	3301      	adds	r3, #1
 8005572:	62bb      	str	r3, [r7, #40]	; 0x28
 8005574:	79fb      	ldrb	r3, [r7, #7]
 8005576:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005578:	429a      	cmp	r2, r3
 800557a:	d3f2      	bcc.n	8005562 <SEGGER_SYSVIEW_SendModule+0x1e>
 800557c:	e000      	b.n	8005580 <SEGGER_SYSVIEW_SendModule+0x3c>
        break;
 800557e:	bf00      	nop
      }
    }
    if (pModule != 0) {
 8005580:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005582:	2b00      	cmp	r3, #0
 8005584:	d055      	beq.n	8005632 <SEGGER_SYSVIEW_SendModule+0xee>
      U8* pPayload;
      U8* pPayloadStart;
      RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32 + 1 + SEGGER_SYSVIEW_MAX_STRING_LEN);
 8005586:	f3ef 8311 	mrs	r3, BASEPRI
 800558a:	f04f 0120 	mov.w	r1, #32
 800558e:	f381 8811 	msr	BASEPRI, r1
 8005592:	617b      	str	r3, [r7, #20]
 8005594:	482a      	ldr	r0, [pc, #168]	; (8005640 <SEGGER_SYSVIEW_SendModule+0xfc>)
 8005596:	f7ff f8bc 	bl	8004712 <_PreparePacket>
 800559a:	6138      	str	r0, [r7, #16]
      //
      pPayload = pPayloadStart;
 800559c:	693b      	ldr	r3, [r7, #16]
 800559e:	60fb      	str	r3, [r7, #12]
      //
      // Send module description
      // Send event offset and number of events
      //
      ENCODE_U32(pPayload, ModuleId);
 80055a0:	68fb      	ldr	r3, [r7, #12]
 80055a2:	627b      	str	r3, [r7, #36]	; 0x24
 80055a4:	79fb      	ldrb	r3, [r7, #7]
 80055a6:	623b      	str	r3, [r7, #32]
 80055a8:	e00b      	b.n	80055c2 <SEGGER_SYSVIEW_SendModule+0x7e>
 80055aa:	6a3b      	ldr	r3, [r7, #32]
 80055ac:	b2da      	uxtb	r2, r3
 80055ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80055b0:	1c59      	adds	r1, r3, #1
 80055b2:	6279      	str	r1, [r7, #36]	; 0x24
 80055b4:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80055b8:	b2d2      	uxtb	r2, r2
 80055ba:	701a      	strb	r2, [r3, #0]
 80055bc:	6a3b      	ldr	r3, [r7, #32]
 80055be:	09db      	lsrs	r3, r3, #7
 80055c0:	623b      	str	r3, [r7, #32]
 80055c2:	6a3b      	ldr	r3, [r7, #32]
 80055c4:	2b7f      	cmp	r3, #127	; 0x7f
 80055c6:	d8f0      	bhi.n	80055aa <SEGGER_SYSVIEW_SendModule+0x66>
 80055c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80055ca:	1c5a      	adds	r2, r3, #1
 80055cc:	627a      	str	r2, [r7, #36]	; 0x24
 80055ce:	6a3a      	ldr	r2, [r7, #32]
 80055d0:	b2d2      	uxtb	r2, r2
 80055d2:	701a      	strb	r2, [r3, #0]
 80055d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80055d6:	60fb      	str	r3, [r7, #12]
      ENCODE_U32(pPayload, (pModule->EventOffset));
 80055d8:	68fb      	ldr	r3, [r7, #12]
 80055da:	61fb      	str	r3, [r7, #28]
 80055dc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80055de:	689b      	ldr	r3, [r3, #8]
 80055e0:	61bb      	str	r3, [r7, #24]
 80055e2:	e00b      	b.n	80055fc <SEGGER_SYSVIEW_SendModule+0xb8>
 80055e4:	69bb      	ldr	r3, [r7, #24]
 80055e6:	b2da      	uxtb	r2, r3
 80055e8:	69fb      	ldr	r3, [r7, #28]
 80055ea:	1c59      	adds	r1, r3, #1
 80055ec:	61f9      	str	r1, [r7, #28]
 80055ee:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80055f2:	b2d2      	uxtb	r2, r2
 80055f4:	701a      	strb	r2, [r3, #0]
 80055f6:	69bb      	ldr	r3, [r7, #24]
 80055f8:	09db      	lsrs	r3, r3, #7
 80055fa:	61bb      	str	r3, [r7, #24]
 80055fc:	69bb      	ldr	r3, [r7, #24]
 80055fe:	2b7f      	cmp	r3, #127	; 0x7f
 8005600:	d8f0      	bhi.n	80055e4 <SEGGER_SYSVIEW_SendModule+0xa0>
 8005602:	69fb      	ldr	r3, [r7, #28]
 8005604:	1c5a      	adds	r2, r3, #1
 8005606:	61fa      	str	r2, [r7, #28]
 8005608:	69ba      	ldr	r2, [r7, #24]
 800560a:	b2d2      	uxtb	r2, r2
 800560c:	701a      	strb	r2, [r3, #0]
 800560e:	69fb      	ldr	r3, [r7, #28]
 8005610:	60fb      	str	r3, [r7, #12]
      pPayload = _EncodeStr(pPayload, pModule->sModule, SEGGER_SYSVIEW_MAX_STRING_LEN);
 8005612:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005614:	681b      	ldr	r3, [r3, #0]
 8005616:	2280      	movs	r2, #128	; 0x80
 8005618:	4619      	mov	r1, r3
 800561a:	68f8      	ldr	r0, [r7, #12]
 800561c:	f7ff f82c 	bl	8004678 <_EncodeStr>
 8005620:	60f8      	str	r0, [r7, #12]
      _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_MODULEDESC);
 8005622:	2216      	movs	r2, #22
 8005624:	68f9      	ldr	r1, [r7, #12]
 8005626:	6938      	ldr	r0, [r7, #16]
 8005628:	f7ff f966 	bl	80048f8 <_SendPacket>
      RECORD_END();
 800562c:	697b      	ldr	r3, [r7, #20]
 800562e:	f383 8811 	msr	BASEPRI, r3
    }
  }
}
 8005632:	bf00      	nop
 8005634:	3730      	adds	r7, #48	; 0x30
 8005636:	46bd      	mov	sp, r7
 8005638:	bd80      	pop	{r7, pc}
 800563a:	bf00      	nop
 800563c:	2001a748 	.word	0x2001a748
 8005640:	2001a750 	.word	0x2001a750

08005644 <SEGGER_SYSVIEW_SendModuleDescription>:
*
*  Function description
*    Triggers a send of the registered module descriptions.
*
*/
void SEGGER_SYSVIEW_SendModuleDescription(void) {
 8005644:	b580      	push	{r7, lr}
 8005646:	b082      	sub	sp, #8
 8005648:	af00      	add	r7, sp, #0
  SEGGER_SYSVIEW_MODULE* pModule;

  if (_pFirstModule != 0) {
 800564a:	4b0c      	ldr	r3, [pc, #48]	; (800567c <SEGGER_SYSVIEW_SendModuleDescription+0x38>)
 800564c:	681b      	ldr	r3, [r3, #0]
 800564e:	2b00      	cmp	r3, #0
 8005650:	d00f      	beq.n	8005672 <SEGGER_SYSVIEW_SendModuleDescription+0x2e>
    pModule = _pFirstModule;
 8005652:	4b0a      	ldr	r3, [pc, #40]	; (800567c <SEGGER_SYSVIEW_SendModuleDescription+0x38>)
 8005654:	681b      	ldr	r3, [r3, #0]
 8005656:	607b      	str	r3, [r7, #4]
    do {
      if (pModule->pfSendModuleDesc) {
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	68db      	ldr	r3, [r3, #12]
 800565c:	2b00      	cmp	r3, #0
 800565e:	d002      	beq.n	8005666 <SEGGER_SYSVIEW_SendModuleDescription+0x22>
        pModule->pfSendModuleDesc();
 8005660:	687b      	ldr	r3, [r7, #4]
 8005662:	68db      	ldr	r3, [r3, #12]
 8005664:	4798      	blx	r3
      }
      pModule = pModule->pNext;
 8005666:	687b      	ldr	r3, [r7, #4]
 8005668:	691b      	ldr	r3, [r3, #16]
 800566a:	607b      	str	r3, [r7, #4]
    } while (pModule);
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	2b00      	cmp	r3, #0
 8005670:	d1f2      	bne.n	8005658 <SEGGER_SYSVIEW_SendModuleDescription+0x14>
  }
}
 8005672:	bf00      	nop
 8005674:	3708      	adds	r7, #8
 8005676:	46bd      	mov	sp, r7
 8005678:	bd80      	pop	{r7, pc}
 800567a:	bf00      	nop
 800567c:	2001a748 	.word	0x2001a748

08005680 <SEGGER_SYSVIEW_SendNumModules>:
*       SEGGER_SYSVIEW_SendNumModules()
*
*  Function description
*    Send the number of registered modules to the host.
*/
void SEGGER_SYSVIEW_SendNumModules(void) {
 8005680:	b580      	push	{r7, lr}
 8005682:	b086      	sub	sp, #24
 8005684:	af00      	add	r7, sp, #0
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2*SEGGER_SYSVIEW_QUANTA_U32);
 8005686:	f3ef 8311 	mrs	r3, BASEPRI
 800568a:	f04f 0120 	mov.w	r1, #32
 800568e:	f381 8811 	msr	BASEPRI, r1
 8005692:	60fb      	str	r3, [r7, #12]
 8005694:	4817      	ldr	r0, [pc, #92]	; (80056f4 <SEGGER_SYSVIEW_SendNumModules+0x74>)
 8005696:	f7ff f83c 	bl	8004712 <_PreparePacket>
 800569a:	60b8      	str	r0, [r7, #8]
  pPayload = pPayloadStart;
 800569c:	68bb      	ldr	r3, [r7, #8]
 800569e:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _NumModules);
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	617b      	str	r3, [r7, #20]
 80056a4:	4b14      	ldr	r3, [pc, #80]	; (80056f8 <SEGGER_SYSVIEW_SendNumModules+0x78>)
 80056a6:	781b      	ldrb	r3, [r3, #0]
 80056a8:	613b      	str	r3, [r7, #16]
 80056aa:	e00b      	b.n	80056c4 <SEGGER_SYSVIEW_SendNumModules+0x44>
 80056ac:	693b      	ldr	r3, [r7, #16]
 80056ae:	b2da      	uxtb	r2, r3
 80056b0:	697b      	ldr	r3, [r7, #20]
 80056b2:	1c59      	adds	r1, r3, #1
 80056b4:	6179      	str	r1, [r7, #20]
 80056b6:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80056ba:	b2d2      	uxtb	r2, r2
 80056bc:	701a      	strb	r2, [r3, #0]
 80056be:	693b      	ldr	r3, [r7, #16]
 80056c0:	09db      	lsrs	r3, r3, #7
 80056c2:	613b      	str	r3, [r7, #16]
 80056c4:	693b      	ldr	r3, [r7, #16]
 80056c6:	2b7f      	cmp	r3, #127	; 0x7f
 80056c8:	d8f0      	bhi.n	80056ac <SEGGER_SYSVIEW_SendNumModules+0x2c>
 80056ca:	697b      	ldr	r3, [r7, #20]
 80056cc:	1c5a      	adds	r2, r3, #1
 80056ce:	617a      	str	r2, [r7, #20]
 80056d0:	693a      	ldr	r2, [r7, #16]
 80056d2:	b2d2      	uxtb	r2, r2
 80056d4:	701a      	strb	r2, [r3, #0]
 80056d6:	697b      	ldr	r3, [r7, #20]
 80056d8:	607b      	str	r3, [r7, #4]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_NUMMODULES);
 80056da:	221b      	movs	r2, #27
 80056dc:	6879      	ldr	r1, [r7, #4]
 80056de:	68b8      	ldr	r0, [r7, #8]
 80056e0:	f7ff f90a 	bl	80048f8 <_SendPacket>
  RECORD_END();
 80056e4:	68fb      	ldr	r3, [r7, #12]
 80056e6:	f383 8811 	msr	BASEPRI, r3
}
 80056ea:	bf00      	nop
 80056ec:	3718      	adds	r7, #24
 80056ee:	46bd      	mov	sp, r7
 80056f0:	bd80      	pop	{r7, pc}
 80056f2:	bf00      	nop
 80056f4:	2001a750 	.word	0x2001a750
 80056f8:	2001a74c 	.word	0x2001a74c

080056fc <SEGGER_SYSVIEW_Warn>:
*    Print a warning string to the host.
*
*  Parameters
*    s        - String to sent.
*/
void SEGGER_SYSVIEW_Warn(const char* s) {
 80056fc:	b580      	push	{r7, lr}
 80056fe:	b08a      	sub	sp, #40	; 0x28
 8005700:	af00      	add	r7, sp, #0
 8005702:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32 + SEGGER_SYSVIEW_MAX_STRING_LEN);
 8005704:	f3ef 8311 	mrs	r3, BASEPRI
 8005708:	f04f 0120 	mov.w	r1, #32
 800570c:	f381 8811 	msr	BASEPRI, r1
 8005710:	617b      	str	r3, [r7, #20]
 8005712:	4827      	ldr	r0, [pc, #156]	; (80057b0 <SEGGER_SYSVIEW_Warn+0xb4>)
 8005714:	f7fe fffd 	bl	8004712 <_PreparePacket>
 8005718:	6138      	str	r0, [r7, #16]
  //
  pPayload = _EncodeStr(pPayloadStart, s, SEGGER_SYSVIEW_MAX_STRING_LEN);
 800571a:	2280      	movs	r2, #128	; 0x80
 800571c:	6879      	ldr	r1, [r7, #4]
 800571e:	6938      	ldr	r0, [r7, #16]
 8005720:	f7fe ffaa 	bl	8004678 <_EncodeStr>
 8005724:	60f8      	str	r0, [r7, #12]
  ENCODE_U32(pPayload, SEGGER_SYSVIEW_WARNING);
 8005726:	68fb      	ldr	r3, [r7, #12]
 8005728:	627b      	str	r3, [r7, #36]	; 0x24
 800572a:	2301      	movs	r3, #1
 800572c:	623b      	str	r3, [r7, #32]
 800572e:	e00b      	b.n	8005748 <SEGGER_SYSVIEW_Warn+0x4c>
 8005730:	6a3b      	ldr	r3, [r7, #32]
 8005732:	b2da      	uxtb	r2, r3
 8005734:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005736:	1c59      	adds	r1, r3, #1
 8005738:	6279      	str	r1, [r7, #36]	; 0x24
 800573a:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800573e:	b2d2      	uxtb	r2, r2
 8005740:	701a      	strb	r2, [r3, #0]
 8005742:	6a3b      	ldr	r3, [r7, #32]
 8005744:	09db      	lsrs	r3, r3, #7
 8005746:	623b      	str	r3, [r7, #32]
 8005748:	6a3b      	ldr	r3, [r7, #32]
 800574a:	2b7f      	cmp	r3, #127	; 0x7f
 800574c:	d8f0      	bhi.n	8005730 <SEGGER_SYSVIEW_Warn+0x34>
 800574e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005750:	1c5a      	adds	r2, r3, #1
 8005752:	627a      	str	r2, [r7, #36]	; 0x24
 8005754:	6a3a      	ldr	r2, [r7, #32]
 8005756:	b2d2      	uxtb	r2, r2
 8005758:	701a      	strb	r2, [r3, #0]
 800575a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800575c:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, 0);
 800575e:	68fb      	ldr	r3, [r7, #12]
 8005760:	61fb      	str	r3, [r7, #28]
 8005762:	2300      	movs	r3, #0
 8005764:	61bb      	str	r3, [r7, #24]
 8005766:	e00b      	b.n	8005780 <SEGGER_SYSVIEW_Warn+0x84>
 8005768:	69bb      	ldr	r3, [r7, #24]
 800576a:	b2da      	uxtb	r2, r3
 800576c:	69fb      	ldr	r3, [r7, #28]
 800576e:	1c59      	adds	r1, r3, #1
 8005770:	61f9      	str	r1, [r7, #28]
 8005772:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8005776:	b2d2      	uxtb	r2, r2
 8005778:	701a      	strb	r2, [r3, #0]
 800577a:	69bb      	ldr	r3, [r7, #24]
 800577c:	09db      	lsrs	r3, r3, #7
 800577e:	61bb      	str	r3, [r7, #24]
 8005780:	69bb      	ldr	r3, [r7, #24]
 8005782:	2b7f      	cmp	r3, #127	; 0x7f
 8005784:	d8f0      	bhi.n	8005768 <SEGGER_SYSVIEW_Warn+0x6c>
 8005786:	69fb      	ldr	r3, [r7, #28]
 8005788:	1c5a      	adds	r2, r3, #1
 800578a:	61fa      	str	r2, [r7, #28]
 800578c:	69ba      	ldr	r2, [r7, #24]
 800578e:	b2d2      	uxtb	r2, r2
 8005790:	701a      	strb	r2, [r3, #0]
 8005792:	69fb      	ldr	r3, [r7, #28]
 8005794:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_PRINT_FORMATTED);
 8005796:	221a      	movs	r2, #26
 8005798:	68f9      	ldr	r1, [r7, #12]
 800579a:	6938      	ldr	r0, [r7, #16]
 800579c:	f7ff f8ac 	bl	80048f8 <_SendPacket>
  RECORD_END();
 80057a0:	697b      	ldr	r3, [r7, #20]
 80057a2:	f383 8811 	msr	BASEPRI, r3
}
 80057a6:	bf00      	nop
 80057a8:	3728      	adds	r7, #40	; 0x28
 80057aa:	46bd      	mov	sp, r7
 80057ac:	bd80      	pop	{r7, pc}
 80057ae:	bf00      	nop
 80057b0:	2001a750 	.word	0x2001a750

080057b4 <SEGGER_SYSVIEW_IsStarted>:
*
*  Return value
*      0: Recording not started.
*    > 0: Recording started.
*/
int SEGGER_SYSVIEW_IsStarted(void) {
 80057b4:	b580      	push	{r7, lr}
 80057b6:	af00      	add	r7, sp, #0
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE != 1)
  //
  // Check if host is sending data which needs to be processed.
  //
  if (SEGGER_RTT_HASDATA(CHANNEL_ID_DOWN)) {
 80057b8:	4b13      	ldr	r3, [pc, #76]	; (8005808 <SEGGER_SYSVIEW_IsStarted+0x54>)
 80057ba:	7e1b      	ldrb	r3, [r3, #24]
 80057bc:	4619      	mov	r1, r3
 80057be:	4a13      	ldr	r2, [pc, #76]	; (800580c <SEGGER_SYSVIEW_IsStarted+0x58>)
 80057c0:	460b      	mov	r3, r1
 80057c2:	005b      	lsls	r3, r3, #1
 80057c4:	440b      	add	r3, r1
 80057c6:	00db      	lsls	r3, r3, #3
 80057c8:	4413      	add	r3, r2
 80057ca:	336c      	adds	r3, #108	; 0x6c
 80057cc:	681a      	ldr	r2, [r3, #0]
 80057ce:	4b0e      	ldr	r3, [pc, #56]	; (8005808 <SEGGER_SYSVIEW_IsStarted+0x54>)
 80057d0:	7e1b      	ldrb	r3, [r3, #24]
 80057d2:	4618      	mov	r0, r3
 80057d4:	490d      	ldr	r1, [pc, #52]	; (800580c <SEGGER_SYSVIEW_IsStarted+0x58>)
 80057d6:	4603      	mov	r3, r0
 80057d8:	005b      	lsls	r3, r3, #1
 80057da:	4403      	add	r3, r0
 80057dc:	00db      	lsls	r3, r3, #3
 80057de:	440b      	add	r3, r1
 80057e0:	3370      	adds	r3, #112	; 0x70
 80057e2:	681b      	ldr	r3, [r3, #0]
 80057e4:	429a      	cmp	r2, r3
 80057e6:	d00b      	beq.n	8005800 <SEGGER_SYSVIEW_IsStarted+0x4c>
    if (_SYSVIEW_Globals.RecursionCnt == 0) {   // Avoid uncontrolled nesting. This way, this routine can call itself once, but no more often than that.
 80057e8:	4b07      	ldr	r3, [pc, #28]	; (8005808 <SEGGER_SYSVIEW_IsStarted+0x54>)
 80057ea:	789b      	ldrb	r3, [r3, #2]
 80057ec:	2b00      	cmp	r3, #0
 80057ee:	d107      	bne.n	8005800 <SEGGER_SYSVIEW_IsStarted+0x4c>
      _SYSVIEW_Globals.RecursionCnt = 1;
 80057f0:	4b05      	ldr	r3, [pc, #20]	; (8005808 <SEGGER_SYSVIEW_IsStarted+0x54>)
 80057f2:	2201      	movs	r2, #1
 80057f4:	709a      	strb	r2, [r3, #2]
      _HandleIncomingPacket();
 80057f6:	f7fe ff99 	bl	800472c <_HandleIncomingPacket>
      _SYSVIEW_Globals.RecursionCnt = 0;
 80057fa:	4b03      	ldr	r3, [pc, #12]	; (8005808 <SEGGER_SYSVIEW_IsStarted+0x54>)
 80057fc:	2200      	movs	r2, #0
 80057fe:	709a      	strb	r2, [r3, #2]
    }
  }
#endif
  return _SYSVIEW_Globals.EnableState;
 8005800:	4b01      	ldr	r3, [pc, #4]	; (8005808 <SEGGER_SYSVIEW_IsStarted+0x54>)
 8005802:	781b      	ldrb	r3, [r3, #0]
}
 8005804:	4618      	mov	r0, r3
 8005806:	bd80      	pop	{r7, pc}
 8005808:	2001a720 	.word	0x2001a720
 800580c:	20019260 	.word	0x20019260

08005810 <__libc_init_array>:
 8005810:	b570      	push	{r4, r5, r6, lr}
 8005812:	4d0d      	ldr	r5, [pc, #52]	; (8005848 <__libc_init_array+0x38>)
 8005814:	4c0d      	ldr	r4, [pc, #52]	; (800584c <__libc_init_array+0x3c>)
 8005816:	1b64      	subs	r4, r4, r5
 8005818:	10a4      	asrs	r4, r4, #2
 800581a:	2600      	movs	r6, #0
 800581c:	42a6      	cmp	r6, r4
 800581e:	d109      	bne.n	8005834 <__libc_init_array+0x24>
 8005820:	4d0b      	ldr	r5, [pc, #44]	; (8005850 <__libc_init_array+0x40>)
 8005822:	4c0c      	ldr	r4, [pc, #48]	; (8005854 <__libc_init_array+0x44>)
 8005824:	f000 f83e 	bl	80058a4 <_init>
 8005828:	1b64      	subs	r4, r4, r5
 800582a:	10a4      	asrs	r4, r4, #2
 800582c:	2600      	movs	r6, #0
 800582e:	42a6      	cmp	r6, r4
 8005830:	d105      	bne.n	800583e <__libc_init_array+0x2e>
 8005832:	bd70      	pop	{r4, r5, r6, pc}
 8005834:	f855 3b04 	ldr.w	r3, [r5], #4
 8005838:	4798      	blx	r3
 800583a:	3601      	adds	r6, #1
 800583c:	e7ee      	b.n	800581c <__libc_init_array+0xc>
 800583e:	f855 3b04 	ldr.w	r3, [r5], #4
 8005842:	4798      	blx	r3
 8005844:	3601      	adds	r6, #1
 8005846:	e7f2      	b.n	800582e <__libc_init_array+0x1e>
 8005848:	080059d8 	.word	0x080059d8
 800584c:	080059d8 	.word	0x080059d8
 8005850:	080059d8 	.word	0x080059d8
 8005854:	080059dc 	.word	0x080059dc

08005858 <memcmp>:
 8005858:	b510      	push	{r4, lr}
 800585a:	3901      	subs	r1, #1
 800585c:	4402      	add	r2, r0
 800585e:	4290      	cmp	r0, r2
 8005860:	d101      	bne.n	8005866 <memcmp+0xe>
 8005862:	2000      	movs	r0, #0
 8005864:	e005      	b.n	8005872 <memcmp+0x1a>
 8005866:	7803      	ldrb	r3, [r0, #0]
 8005868:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 800586c:	42a3      	cmp	r3, r4
 800586e:	d001      	beq.n	8005874 <memcmp+0x1c>
 8005870:	1b18      	subs	r0, r3, r4
 8005872:	bd10      	pop	{r4, pc}
 8005874:	3001      	adds	r0, #1
 8005876:	e7f2      	b.n	800585e <memcmp+0x6>

08005878 <memcpy>:
 8005878:	440a      	add	r2, r1
 800587a:	4291      	cmp	r1, r2
 800587c:	f100 33ff 	add.w	r3, r0, #4294967295
 8005880:	d100      	bne.n	8005884 <memcpy+0xc>
 8005882:	4770      	bx	lr
 8005884:	b510      	push	{r4, lr}
 8005886:	f811 4b01 	ldrb.w	r4, [r1], #1
 800588a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800588e:	4291      	cmp	r1, r2
 8005890:	d1f9      	bne.n	8005886 <memcpy+0xe>
 8005892:	bd10      	pop	{r4, pc}

08005894 <memset>:
 8005894:	4402      	add	r2, r0
 8005896:	4603      	mov	r3, r0
 8005898:	4293      	cmp	r3, r2
 800589a:	d100      	bne.n	800589e <memset+0xa>
 800589c:	4770      	bx	lr
 800589e:	f803 1b01 	strb.w	r1, [r3], #1
 80058a2:	e7f9      	b.n	8005898 <memset+0x4>

080058a4 <_init>:
 80058a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80058a6:	bf00      	nop
 80058a8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80058aa:	bc08      	pop	{r3}
 80058ac:	469e      	mov	lr, r3
 80058ae:	4770      	bx	lr

080058b0 <_fini>:
 80058b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80058b2:	bf00      	nop
 80058b4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80058b6:	bc08      	pop	{r3}
 80058b8:	469e      	mov	lr, r3
 80058ba:	4770      	bx	lr
