

================================================================
== Vitis HLS Report for 'trig_approx'
================================================================
* Date:           Sun Feb  9 02:55:05 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        trig_approx
* Solution:       hls (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a35t-cpg236-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.690 ns|     2.00 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        1|      117|  10.000 ns|  1.170 us|    2|  118|       no|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------+-------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                   |                         |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |              Instance             |          Module         |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-----------------------------------+-------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_generic_sincos_double_s_fu_88  |generic_sincos_double_s  |       53|       56|  0.530 us|  0.560 us|   53|   56|       no|
        +-----------------------------------+-------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+-------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF  |  LUT  | URAM|
+-----------------+---------+-----+-------+-------+-----+
|DSP              |        -|    -|      -|      -|    -|
|Expression       |        -|    -|      0|     17|    -|
|FIFO             |        -|    -|      -|      -|    -|
|Instance         |        8|  111|   7381|   8877|    -|
|Memory           |        -|    -|      -|      -|    -|
|Multiplexer      |        -|    -|      0|    287|    -|
|Register         |        -|    -|    320|      -|    -|
+-----------------+---------+-----+-------+-------+-----+
|Total            |        8|  111|   7701|   9181|    0|
+-----------------+---------+-----+-------+-------+-----+
|Available        |      100|   90|  41600|  20800|    0|
+-----------------+---------+-----+-------+-------+-----+
|Utilization (%)  |        8|  123|     18|     44|    0|
+-----------------+---------+-----+-------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------+-------------------------------+---------+-----+------+------+-----+
    |              Instance             |             Module            | BRAM_18K| DSP |  FF  |  LUT | URAM|
    +-----------------------------------+-------------------------------+---------+-----+------+------+-----+
    |CTRL_s_axi_U                       |CTRL_s_axi                     |        0|    0|   176|   296|    0|
    |ddiv_64ns_64ns_64_59_no_dsp_1_U78  |ddiv_64ns_64ns_64_59_no_dsp_1  |        0|    0|     0|     0|    0|
    |grp_generic_sincos_double_s_fu_88  |generic_sincos_double_s        |        8|  111|  7205|  8581|    0|
    +-----------------------------------+-------------------------------+---------+-----+------+------+-----+
    |Total                              |                               |        8|  111|  7381|  8877|    0|
    +-----------------------------------+-------------------------------+---------+-----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |icmp_ln150_fu_134_p2  |      icmp|   0|  0|  17|          10|           1|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  17|          10|           1|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+-----+-----------+-----+-----------+
    |                 Name                 | LUT | Input Size| Bits| Total Bits|
    +--------------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                             |  269|         63|    1|         63|
    |ap_phi_mux_retval_0_i_i_phi_fu_82_p4  |    9|          2|   64|        128|
    |retval_0_i_i_reg_79                   |    9|          2|   64|        128|
    +--------------------------------------+-----+-----------+-----+-----------+
    |Total                                 |  287|         67|  129|        319|
    +--------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------+----+----+-----+-----------+
    |                      Name                      | FF | LUT| Bits| Const Bits|
    +------------------------------------------------+----+----+-----+-----------+
    |angle_read_reg_153                              |  64|   0|   64|          0|
    |ap_CS_fsm                                       |  62|   0|   62|          0|
    |c_out_reg_168                                   |  64|   0|   64|          0|
    |grp_generic_sincos_double_s_fu_88_ap_start_reg  |   1|   0|    1|          0|
    |icmp_ln150_reg_159                              |   1|   0|    1|          0|
    |retval_0_i_i_reg_79                             |  64|   0|   64|          0|
    |s_out_reg_163                                   |  64|   0|   64|          0|
    +------------------------------------------------+----+----+-----+-----------+
    |Total                                           | 320|   0|  320|          0|
    +------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------------+-----+-----+------------+--------------+--------------+
|s_axi_CTRL_AWVALID  |   in|    1|       s_axi|          CTRL|       pointer|
|s_axi_CTRL_AWREADY  |  out|    1|       s_axi|          CTRL|       pointer|
|s_axi_CTRL_AWADDR   |   in|    6|       s_axi|          CTRL|       pointer|
|s_axi_CTRL_WVALID   |   in|    1|       s_axi|          CTRL|       pointer|
|s_axi_CTRL_WREADY   |  out|    1|       s_axi|          CTRL|       pointer|
|s_axi_CTRL_WDATA    |   in|   32|       s_axi|          CTRL|       pointer|
|s_axi_CTRL_WSTRB    |   in|    4|       s_axi|          CTRL|       pointer|
|s_axi_CTRL_ARVALID  |   in|    1|       s_axi|          CTRL|       pointer|
|s_axi_CTRL_ARREADY  |  out|    1|       s_axi|          CTRL|       pointer|
|s_axi_CTRL_ARADDR   |   in|    6|       s_axi|          CTRL|       pointer|
|s_axi_CTRL_RVALID   |  out|    1|       s_axi|          CTRL|       pointer|
|s_axi_CTRL_RREADY   |   in|    1|       s_axi|          CTRL|       pointer|
|s_axi_CTRL_RDATA    |  out|   32|       s_axi|          CTRL|       pointer|
|s_axi_CTRL_RRESP    |  out|    2|       s_axi|          CTRL|       pointer|
|s_axi_CTRL_BVALID   |  out|    1|       s_axi|          CTRL|       pointer|
|s_axi_CTRL_BREADY   |   in|    1|       s_axi|          CTRL|       pointer|
|s_axi_CTRL_BRESP    |  out|    2|       s_axi|          CTRL|       pointer|
|ap_clk              |   in|    1|  ap_ctrl_hs|   trig_approx|  return value|
|ap_rst_n            |   in|    1|  ap_ctrl_hs|   trig_approx|  return value|
|interrupt           |  out|    1|  ap_ctrl_hs|   trig_approx|  return value|
+--------------------+-----+-----+------------+--------------+--------------+

