# Copyright (c) 2015-2018 in2H2 inc.
# System developed for in2H2 inc. by Intermotion Technology, Inc.
#
# Full system RTL, C sources and board design files available at https://github.com/nearist
#
# in2H2 inc. Team Members:
# - Chris McCormick - Algorithm Research and Design
# - Matt McCormick - Board Production, System Q/A
#
# Intermotion Technology Inc. Team Members:
# - Mick Fandrich - Project Lead
# - Dr. Ludovico Minati - Board Architecture and Design, FPGA Technology Advisor
# - Vardan Movsisyan - RTL Team Lead
# - Khachatur Gyozalyan - RTL Design
# - Tigran Papazyan - RTL Design
# - Taron Harutyunyan - RTL Design
# - Hayk Ghaltaghchyan - System Software
#
# Tecno77 S.r.l. Team Members:
# - Stefano Aldrigo, Board Layout Design
#
# We dedicate this project to the memory of Bruce McCormick, an AI pioneer
# and advocate, a good friend and father.
#
# These materials are provided free of charge: you can redistribute them and/or modify
# them under the terms of the GNU General Public License as published by
# the Free Software Foundation, version 3.
#
# These materials are distributed in the hope that they will be useful, but
# WITHOUT ANY WARRANTY; without even the implied warranty of
# MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
# General Public License for more details.
#
# You should have received a copy of the GNU General Public License
# along with this program. If not, see <http://www.gnu.org/licenses/>.

BLOCK RESETPATHS ;
BLOCK ASYNCPATHS ;

# Frequency Declerations
FREQUENCY NET "memory_controller_0/ddr3_sdram_mem_top_ddr3_ip_core_0/U1_clocking/clk_in_c" 100.000000 MHz ;
FREQUENCY NET "clk_out_mem*" 150.000000 MHz PAR_ADJ 30.000000 ;
FREQUENCY NET "*clkop*" 300.000000 MHz PAR_ADJ 60.000000 ;
BLOCK PATH FROM CLKNET "*/clkos*" TO CLKNET "*eclk" ;
BLOCK PATH FROM CLKNET "*/clkos*" TO CLKNET "clk_out_mem*" ;
MAXDELAY NET "*/U1_ddr3_sdram_phy/ddr3_read_data_out[*]" 6.000000 ns ;
MAXDELAY NET "*/U1_ddr3_sdram_phy/datavalid_o[*]" 5.850000 ns ;
MAXDELAY FROM CELL "*/U1_ddr3_sdram_phy/U1_wr_path/ddr3_wr_data_val_in[*]" 6.000000 ns ;
MAXDELAY FROM CELL "*/U1_ddr3_sdram_phy/U1_wr_path/ddr3_dqsout_in[*]" 6.000000 ns ;
MAXDELAY NET "*/U1_ddr3_sdram_phy/burstdet[*]" 6.000000 ns ;
MAXDELAY NET "*/U1_ddr3_sdram_phy/rt_rdclksel[*]" 6.000000 ns ;
MAXDELAY NET "*/U1_ddr3_sdram_phy/rt_dqs_read[*]" 6.000000 ns ;
MAXDELAY NET "*/U1_ddr3_sdram_phy/dqsbufd_pause" 6.000000 ns ;
#MAXDELAY NET "*/U1_ddr3_sdram_phy/ddrin[*]"       2.50 nS ;
#MAXDELAY NET "*/U1_ddr3_sdram_phy/wl_dyndelay[*]" 6.00 nS ;
FREQUENCY NET "rs_parallel_if_sdr_0/sdr_clk_in" 50.000000 MHz PAR_ADJ 5.000000 ;
FREQUENCY NET "ls_parallel_if_sdr_0/sdr_clk_in" 50.000000 MHz PAR_ADJ 5.000000 ;
FREQUENCY NET "*clkos" 300.000000 MHz PAR_ADJ 80.000000 ;
FREQUENCY NET "memory_controller_0/ddr3_sdram_mem_top_ddr3_ip_core_0/U1_clocking/clkop" 300.000000 MHz PAR_ADJ 80.000000 ;

# CSM logic preferences
BLOCK PATH FROM CLKNET "memory_controller_0/ddr3_sdram_mem_top_ddr3_ip_core_0/U1_clocking/clk_in_c" TO CLKNET "clk_out_mem" ;
BLOCK PATH FROM CLKNET "memory_controller_0/ddr3_sdram_mem_top_ddr3_ip_core_0/U1_clocking/clk_in_c" TO CLKNET "memory_controller_0/ddr3_sdram_mem_top_ddr3_ip_core_0/U1_clocking/clkos" ;
BLOCK PATH FROM CLKNET "clk_out_mem" TO CLKNET "memory_controller_0/ddr3_sdram_mem_top_ddr3_ip_core_0/U1_clocking/clk_in_c" ;
BLOCK PATH FROM CLKNET "memory_controller_0/ddr3_sdram_mem_top_ddr3_ip_core_0/U1_clocking/clk_in_c" TO CLKNET "memory_controller_0/ddr3_sdram_mem_top_ddr3_ip_core_0/eclk" ;
BLOCK PATH FROM CLKNET "memory_controller_0/ddr3_sdram_mem_top_ddr3_ip_core_0/U1_clocking/clkos" TO CLKNET "memory_controller_0/ddr3_sdram_mem_top_ddr3_ip_core_0/eclk" ;
BLOCK PATH FROM CLKNET "memory_controller_0/ddr3_sdram_mem_top_ddr3_ip_core_0/U1_clocking/clkos" TO CLKNET "clk_out_mem" ;
BLOCK PATH FROM CLKNET "*clocking_good*" TO CLKNET "clk_main" ;
BLOCK PATH FROM CLKNET "clk_out_mem" TO CLKNET "*clocking_good*" ;
MAXDELAY NET "memory_controller_0/ddr3_sdram_mem_top_ddr3_ip_core_0/eclk" 1.610000 ns ;
MAXDELAY NET "memory_controller_0/ddr3_sdram_mem_top_ddr3_ip_core_0/U1_clocking/stop" 1.500000 ns ;
BLOCK PATH FROM CLKNET "clk_out_mem" TO CLKNET "clk_main" ;
BLOCK PATH FROM CLKNET "clk_main" TO CLKNET "clk_out_mem" ;
BLOCK PATH FROM CLKNET "clk_parallel" TO CLKNET "clk_main" ;
BLOCK PATH FROM CLKNET "clk_main" TO CLKNET "clk_parallel" ;
BLOCK PATH FROM CLKNET "ls_parallel_if_sdr_0/sdr_clk_in" TO CLKNET "clk_main" ;
BLOCK PATH FROM CLKNET "clk_main" TO CLKNET "ls_parallel_if_sdr_0/sdr_clk_in" ;
BLOCK PATH FROM CLKNET "rs_parallel_if_sdr_0/sdr_clk_in" TO CLKNET "clk_main" ;
BLOCK PATH FROM CLKNET "clk_main" TO CLKNET "rs_parallel_if_sdr_0/sdr_clk_in" ;

# LOCATE FOR CSM logic
#LOCATE PGROUP "memory_controller_0/ddr3_sdram_mem_top_ddr3_ip_core_0/U1_clocking/clk_phase/phase_ff_0_inst/clk_phase0" SITE "R24C5D" ;
#LOCATE PGROUP "memory_controller_0/ddr3_sdram_mem_top/clocking/clk_phase/dqclk1bar_ff_inst/clk_phase1a" SITE "R34C2D" ;
#LOCATE PGROUP "memory_controller_0/ddr3_sdram_mem_top/clocking/clk_phase/phase_ff_1_inst/clk_phase1b" SITE "R34C2D" ;
#LOCATE PGROUP "memory_controller_0/ddr3_sdram_mem_top/clocking/clk_stop/clk_stop" SITE "R34C2D" ;
# READ PULSE CONSTRAINTS
#LOCATE PGROUP "memory_controller_0/ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/read_pulse_delay_0/read_pulse_delay_0" SITE "R13C2D" ;
#LOCATE PGROUP "memory_controller_0/ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/read_pulse_delay_1/read_pulse_delay_1" SITE "R22C2D" ;
#"memory_controller_0/ddr3_sdram_mem_top_ddr3_ip_core_0/U1_ddr3_ip_core/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[1].bidi_dqs/inst_dqsbuf"
#"memory_controller_0/ddr3_sdram_mem_top_ddr3_ip_core_0/U1_ddr3_ip_core/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[3].bidi_dqs/inst_dqsbuf"
#"memory_controller_0/ddr3_sdram_mem_top_ddr3_ip_core_0/U1_ddr3_ip_core/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[2].bidi_dqs/inst_dqsbuf"
#"memory_controller_0/ddr3_sdram_mem_top_ddr3_ip_core_0/U1_ddr3_ip_core/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[0].bidi_dqs/inst_dqsbuf"
IOBUF ALLPORTS IO_TYPE=SSTL135_II ;
DEFINE PORT GROUP "DDR3_MEM_DQS_GRP"  "ddr3_mem_dqs*" ;
DEFINE PORT GROUP "DDR3_MEM_DATA_GRP" "ddr3_mem_data*" ;
DEFINE PORT GROUP "DDR3_MEM_DM_GRP"   "ddr3_mem_dm[*" ;
DEFINE PORT GROUP "DDR3_MEM_ADDR_GRP" "ddr3_mem_addr[*" ;
DEFINE PORT GROUP "DDR3_MEM_BA_GRP"   "ddr3_mem_ba[*" ;
DEFINE PORT GROUP "DDR3_MEM_CS_GRP"   "ddr3_mem_cs_n[*" ;
DEFINE PORT GROUP "DDR3_MEM_ODT_GRP"  "ddr3_mem_odt[*" ;
DEFINE PORT GROUP "DDR3_MEM_CKE_GRP"  "ddr3_mem_cke[*" ;
DEFINE PORT GROUP "DDR3_MEM_CLK_GRP"  "ddr3_mem_clk[*" ;
IOBUF GROUP "DDR3_MEM_DQS_GRP"  IO_TYPE=SSTL135D_II DIFFRESISTOR=100 TERMINATION=OFF SLEWRATE=FAST ;
IOBUF GROUP "DDR3_MEM_DATA_GRP" IO_TYPE=SSTL135_II  TERMINATION=75 SLEWRATE=FAST ;
IOBUF GROUP "DDR3_MEM_DM_GRP"   IO_TYPE=SSTL135_II  SLEWRATE=FAST ;
IOBUF GROUP "DDR3_MEM_ADDR_GRP" IO_TYPE=SSTL135_II  SLEWRATE=FAST ;
IOBUF GROUP "DDR3_MEM_BA_GRP"   IO_TYPE=SSTL135_II  SLEWRATE=FAST ;
IOBUF GROUP "DDR3_MEM_CS_GRP"   IO_TYPE=SSTL135_II  SLEWRATE=FAST ;
IOBUF GROUP "DDR3_MEM_ODT_GRP"  IO_TYPE=SSTL135_II  SLEWRATE=FAST ;
IOBUF GROUP "DDR3_MEM_CKE_GRP"  IO_TYPE=SSTL135_II  SLEWRATE=FAST ;
IOBUF GROUP "DDR3_MEM_CLK_GRP"  IO_TYPE=SSTL135D_II SLEWRATE=FAST ;
IOBUF PORT  "ddr3_mem_reset_n"  IO_TYPE=SSTL135_II  SLEWRATE=FAST ;
IOBUF PORT  "ddr3_mem_ras_n"    IO_TYPE=SSTL135_II  SLEWRATE=FAST ;
IOBUF PORT  "ddr3_mem_cas_n"    IO_TYPE=SSTL135_II  SLEWRATE=FAST ;
IOBUF PORT  "ddr3_mem_we_n"     IO_TYPE=SSTL135_II  SLEWRATE=FAST ;
BLOCK PATH FROM CELL "reset_n_main_reg*" ;
BLOCK PATH FROM CELL "*calc_reset_reg*" ;

# Main differential clock and reset_n inputs
LOCATE COMP "cm_clk_p" SITE "U16" ;
IOBUF PORT  "cm_clk_p" IO_TYPE=SSTL135D_II PULLMODE=NONE DIFFRESISTOR=100 ;
LOCATE COMP "reset_n_i" SITE "T2" ;
IOBUF PORT  "reset_n_i" IO_TYPE=LVCMOS25 ;

# Own FPGA address input
LOCATE COMP "own_fpga_address_i[0]" SITE "B8" ;
LOCATE COMP "own_fpga_address_i[1]" SITE "A8" ;
LOCATE COMP "own_fpga_address_i[2]" SITE "A7" ;
IOBUF PORT  "own_fpga_address_i[0]" IO_TYPE=LVCMOS15 ;
IOBUF PORT  "own_fpga_address_i[1]" IO_TYPE=LVCMOS15 ;
IOBUF PORT  "own_fpga_address_i[2]" IO_TYPE=LVCMOS15 ;

# DDR3 Memorry interface
LOCATE COMP "ddr3_mem_reset_n"  SITE "B19" ;
LOCATE COMP "ddr3_mem_clk[0]"   SITE "J20" ;
LOCATE COMP "ddr3_mem_clk[1]"   SITE "C18" ;
LOCATE COMP "ddr3_mem_cke[0]"   SITE "E11" ;
#LOCATE COMP "ddr3_mem_cke[1]"   SITE "B12";
LOCATE COMP "ddr3_mem_cs_n[0]"  SITE "E16" ;
#LOCATE COMP "ddr3_mem_cs_n[1]"  SITE "H16";
LOCATE COMP "ddr3_mem_addr[0]"  SITE "B16" ;
LOCATE COMP "ddr3_mem_addr[1]"  SITE "A14" ;
LOCATE COMP "ddr3_mem_addr[2]"  SITE "B17" ;
LOCATE COMP "ddr3_mem_addr[3]"  SITE "A17" ;
LOCATE COMP "ddr3_mem_addr[4]"  SITE "E15" ;
LOCATE COMP "ddr3_mem_addr[5]"  SITE "A18" ;
LOCATE COMP "ddr3_mem_addr[6]"  SITE "C15" ;
LOCATE COMP "ddr3_mem_addr[7]"  SITE "A19" ;
LOCATE COMP "ddr3_mem_addr[8]"  SITE "A16" ;
LOCATE COMP "ddr3_mem_addr[9]"  SITE "B18" ;
LOCATE COMP "ddr3_mem_addr[10]" SITE "D11" ;
LOCATE COMP "ddr3_mem_addr[11]" SITE "D15" ;
LOCATE COMP "ddr3_mem_addr[12]" SITE "A12" ;
LOCATE COMP "ddr3_mem_addr[13]" SITE "B20" ;
LOCATE COMP "ddr3_mem_addr[14]" SITE "B15" ;
LOCATE COMP "ddr3_mem_addr[15]" SITE "C13" ;
LOCATE COMP "ddr3_mem_ba[0]"    SITE "C16" ;
LOCATE COMP "ddr3_mem_ba[1]"    SITE "A13" ;
LOCATE COMP "ddr3_mem_ba[2]"    SITE "D16" ;
LOCATE COMP "ddr3_mem_ras_n"    SITE "E12" ;
LOCATE COMP "ddr3_mem_cas_n"    SITE "E13" ;
LOCATE COMP "ddr3_mem_dqs[0]"   SITE "N16" ;
LOCATE COMP "ddr3_mem_dqs[1]"   SITE "T19" ;
LOCATE COMP "ddr3_mem_dqs[2]"   SITE "F17" ;
LOCATE COMP "ddr3_mem_dqs[3]"   SITE "G19" ;
LOCATE COMP "ddr3_mem_dm[0]"    SITE "M18" ;
LOCATE COMP "ddr3_mem_dm[1]"    SITE "N20" ;
LOCATE COMP "ddr3_mem_dm[2]"    SITE "G16" ;
LOCATE COMP "ddr3_mem_dm[3]"    SITE "K19" ;
LOCATE COMP "ddr3_mem_odt[0]"   SITE "D13" ;
#LOCATE COMP "ddr3_mem_odt[1]"  SITE "D12";
LOCATE COMP "ddr3_mem_data[0]"  SITE "M19" ;
LOCATE COMP "ddr3_mem_data[1]"  SITE "N17" ;
LOCATE COMP "ddr3_mem_data[2]"  SITE "R16" ;
LOCATE COMP "ddr3_mem_data[3]"  SITE "R17" ;
LOCATE COMP "ddr3_mem_data[4]"  SITE "N18" ;
LOCATE COMP "ddr3_mem_data[5]"  SITE "L18" ;
LOCATE COMP "ddr3_mem_data[6]"  SITE "L19" ;
LOCATE COMP "ddr3_mem_data[7]"  SITE "L16" ;
LOCATE COMP "ddr3_mem_data[8]"  SITE "N19" ;
LOCATE COMP "ddr3_mem_data[9]"  SITE "R20" ;
LOCATE COMP "ddr3_mem_data[10]" SITE "P18" ;
LOCATE COMP "ddr3_mem_data[11]" SITE "P19" ;
LOCATE COMP "ddr3_mem_data[12]" SITE "U19" ;
LOCATE COMP "ddr3_mem_data[13]" SITE "U18" ;
LOCATE COMP "ddr3_mem_data[14]" SITE "U20" ;
LOCATE COMP "ddr3_mem_data[15]" SITE "P20" ;
LOCATE COMP "ddr3_mem_data[16]" SITE "H18" ;
LOCATE COMP "ddr3_mem_data[17]" SITE "H17" ;
LOCATE COMP "ddr3_mem_data[18]" SITE "F18" ;
LOCATE COMP "ddr3_mem_data[19]" SITE "F16" ;
LOCATE COMP "ddr3_mem_data[20]" SITE "E17" ;
LOCATE COMP "ddr3_mem_data[21]" SITE "J17" ;
LOCATE COMP "ddr3_mem_data[22]" SITE "D18" ;
LOCATE COMP "ddr3_mem_data[23]" SITE "J16" ;
LOCATE COMP "ddr3_mem_data[24]" SITE "J18" ;
LOCATE COMP "ddr3_mem_data[25]" SITE "D19" ;
LOCATE COMP "ddr3_mem_data[26]" SITE "G20" ;
LOCATE COMP "ddr3_mem_data[27]" SITE "E19" ;
LOCATE COMP "ddr3_mem_data[28]" SITE "J19" ;
LOCATE COMP "ddr3_mem_data[29]" SITE "C20" ;
LOCATE COMP "ddr3_mem_data[30]" SITE "F19" ;
LOCATE COMP "ddr3_mem_data[31]" SITE "E20" ;
LOCATE COMP "ddr3_mem_we_n"     SITE "E14" ;

# Parallel interface signals for left side

LOCATE COMP "ls_sdr_clk_lr_i"        SITE "H2" ;
LOCATE COMP "ls_sdr_clk_rl_o"        SITE "G2" ;
LOCATE COMP "ls_sdr_data_io[0]"      SITE "P3" ;
LOCATE COMP "ls_sdr_data_io[1]"      SITE "J4" ;
LOCATE COMP "ls_sdr_data_io[2]"      SITE "N4" ;
LOCATE COMP "ls_sdr_data_io[3]"      SITE "M4" ;
LOCATE COMP "ls_sdr_data_io[4]"      SITE "N2" ;
LOCATE COMP "ls_sdr_data_io[5]"      SITE "N3" ;
LOCATE COMP "ls_sdr_data_io[6]"      SITE "L3" ;
LOCATE COMP "ls_sdr_data_io[7]"      SITE "L4" ;
LOCATE COMP "ls_sdr_data_type_io[0]" SITE "P1" ;
LOCATE COMP "ls_sdr_data_type_io[1]" SITE "J3" ;
LOCATE COMP "ls_sdr_dir_i"           SITE "M5" ;
LOCATE COMP "ls_has_data_o"          SITE "K4" ;
LOCATE COMP "ls_ready_io"            SITE "K2" ;

IOBUF PORT "ls_sdr_clk_lr_i"        IO_TYPE=SSTL135D_II DIFFRESISTOR=100 ;
IOBUF PORT "ls_sdr_clk_rl_o"        IO_TYPE=SSTL135D_II SLEWRATE=FAST ;
IOBUF PORT "ls_sdr_data_io[0]"      IO_TYPE=SSTL135D_II DIFFRESISTOR=100 SLEWRATE=SLOW ;
IOBUF PORT "ls_sdr_data_io[1]"      IO_TYPE=SSTL135D_II DIFFRESISTOR=100 SLEWRATE=SLOW ;
IOBUF PORT "ls_sdr_data_io[2]"      IO_TYPE=SSTL135D_II DIFFRESISTOR=100 SLEWRATE=SLOW ;
IOBUF PORT "ls_sdr_data_io[3]"      IO_TYPE=SSTL135D_II DIFFRESISTOR=100 SLEWRATE=SLOW ;
IOBUF PORT "ls_sdr_data_io[4]"      IO_TYPE=SSTL135D_II DIFFRESISTOR=100 SLEWRATE=SLOW ;
IOBUF PORT "ls_sdr_data_io[5]"      IO_TYPE=SSTL135D_II DIFFRESISTOR=100 SLEWRATE=SLOW ;
IOBUF PORT "ls_sdr_data_io[6]"      IO_TYPE=SSTL135D_II DIFFRESISTOR=100 SLEWRATE=SLOW ;
IOBUF PORT "ls_sdr_data_io[7]"      IO_TYPE=SSTL135D_II DIFFRESISTOR=100 SLEWRATE=SLOW ;
IOBUF PORT "ls_sdr_data_type_io[0]" IO_TYPE=SSTL135D_II DIFFRESISTOR=100 SLEWRATE=SLOW ;
IOBUF PORT "ls_sdr_data_type_io[1]" IO_TYPE=SSTL135D_II DIFFRESISTOR=100 SLEWRATE=SLOW ;
IOBUF PORT "ls_sdr_dir_i"           IO_TYPE=SSTL135_II TERMINATION=75 ;
IOBUF PORT "ls_has_data_o"          IO_TYPE=SSTL135_II SLEWRATE=FAST ;
IOBUF PORT "ls_ready_io"            IO_TYPE=SSTL135_II TERMINATION=75 SLEWRATE=FAST ;

CLOCK_TO_OUT PORT "ls_sdr_data_io[0]"      10.000000 ns MIN 8.000000 ns CLKNET "clk_parallel" ;
CLOCK_TO_OUT PORT "ls_sdr_data_io[1]"      10.000000 ns MIN 8.000000 ns CLKNET "clk_parallel" ;
CLOCK_TO_OUT PORT "ls_sdr_data_io[2]"      10.000000 ns MIN 8.000000 ns CLKNET "clk_parallel" ;
CLOCK_TO_OUT PORT "ls_sdr_data_io[3]"      10.000000 ns MIN 8.000000 ns CLKNET "clk_parallel" ;
CLOCK_TO_OUT PORT "ls_sdr_data_io[4]"      10.000000 ns MIN 8.000000 ns CLKNET "clk_parallel" ;
CLOCK_TO_OUT PORT "ls_sdr_data_io[5]"      10.000000 ns MIN 8.000000 ns CLKNET "clk_parallel" ;
CLOCK_TO_OUT PORT "ls_sdr_data_io[6]"      10.000000 ns MIN 8.000000 ns CLKNET "clk_parallel" ;
CLOCK_TO_OUT PORT "ls_sdr_data_io[7]"      10.000000 ns MIN 8.000000 ns CLKNET "clk_parallel" ;
CLOCK_TO_OUT PORT "ls_sdr_data_type_io[0]" 10.000000 ns MIN 8.000000 ns CLKNET "clk_parallel" ;
CLOCK_TO_OUT PORT "ls_sdr_data_type_io[1]" 10.000000 ns MIN 8.000000 ns CLKNET "clk_parallel" ;
CLOCK_TO_OUT PORT "ls_ready_io"            10.000000 ns MIN 8.000000 ns CLKNET "clk_parallel" ;
CLOCK_TO_OUT PORT "ls_has_data_o"          10.000000 ns MIN 8.000000 ns CLKNET "clk_parallel" ;

#CLOCK_TO_OUT PORT "ls_sdr_data_io[0]"      OUTPUT_DELAY 10.000000 ns MIN 8.000000 ns CLKNET "clk_parallel" ;
#CLOCK_TO_OUT PORT "ls_sdr_data_io[1]"      OUTPUT_DELAY 10.000000 ns MIN 8.000000 ns CLKNET "clk_parallel" ;
#CLOCK_TO_OUT PORT "ls_sdr_data_io[2]"      OUTPUT_DELAY 10.000000 ns MIN 8.000000 ns CLKNET "clk_parallel" ;
#CLOCK_TO_OUT PORT "ls_sdr_data_io[3]"      OUTPUT_DELAY 10.000000 ns MIN 8.000000 ns CLKNET "clk_parallel" ;
#CLOCK_TO_OUT PORT "ls_sdr_data_io[4]"      OUTPUT_DELAY 10.000000 ns MIN 8.000000 ns CLKNET "clk_parallel" ;
#CLOCK_TO_OUT PORT "ls_sdr_data_io[5]"      OUTPUT_DELAY 10.000000 ns MIN 8.000000 ns CLKNET "clk_parallel" ;
#CLOCK_TO_OUT PORT "ls_sdr_data_io[6]"      OUTPUT_DELAY 10.000000 ns MIN 8.000000 ns CLKNET "clk_parallel" ;
#CLOCK_TO_OUT PORT "ls_sdr_data_io[7]"      OUTPUT_DELAY 10.000000 ns MIN 8.000000 ns CLKNET "clk_parallel" ;
#CLOCK_TO_OUT PORT "ls_sdr_data_type_io[0]" OUTPUT_DELAY 10.000000 ns MIN 8.000000 ns CLKNET "clk_parallel" ;
#CLOCK_TO_OUT PORT "ls_sdr_data_type_io[1]" OUTPUT_DELAY 10.000000 ns MIN 8.000000 ns CLKNET "clk_parallel" ;
#CLOCK_TO_OUT PORT "ls_ready_io"            OUTPUT_DELAY 10.000000 ns MIN 8.000000 ns CLKNET "clk_parallel" ;
#CLOCK_TO_OUT PORT "ls_has_data_o"          OUTPUT_DELAY 10.000000 ns MIN 8.000000 ns CLKNET "clk_parallel" ;

INPUT_SETUP PORT "ls_sdr_data_io[0]"       4.000000 ns HOLD 2.000000 ns CLKNET "ls_parallel_if_sdr_0/sdr_clk_in" ;
INPUT_SETUP PORT "ls_sdr_data_io[1]"       4.000000 ns HOLD 2.000000 ns CLKNET "ls_parallel_if_sdr_0/sdr_clk_in" ;
INPUT_SETUP PORT "ls_sdr_data_io[2]"       4.000000 ns HOLD 2.000000 ns CLKNET "ls_parallel_if_sdr_0/sdr_clk_in" ;
INPUT_SETUP PORT "ls_sdr_data_io[3]"       4.000000 ns HOLD 2.000000 ns CLKNET "ls_parallel_if_sdr_0/sdr_clk_in" ;
INPUT_SETUP PORT "ls_sdr_data_io[4]"       4.000000 ns HOLD 2.000000 ns CLKNET "ls_parallel_if_sdr_0/sdr_clk_in" ;
INPUT_SETUP PORT "ls_sdr_data_io[5]"       4.000000 ns HOLD 2.000000 ns CLKNET "ls_parallel_if_sdr_0/sdr_clk_in" ;
INPUT_SETUP PORT "ls_sdr_data_io[6]"       4.000000 ns HOLD 2.000000 ns CLKNET "ls_parallel_if_sdr_0/sdr_clk_in" ;
INPUT_SETUP PORT "ls_sdr_data_io[7]"       4.000000 ns HOLD 2.000000 ns CLKNET "ls_parallel_if_sdr_0/sdr_clk_in" ;
INPUT_SETUP PORT "ls_sdr_data_type_io[0]"  4.000000 ns HOLD 2.000000 ns CLKNET "ls_parallel_if_sdr_0/sdr_clk_in" ;
INPUT_SETUP PORT "ls_sdr_data_type_io[1]"  4.000000 ns HOLD 2.000000 ns CLKNET "ls_parallel_if_sdr_0/sdr_clk_in" ;
INPUT_SETUP PORT "ls_ready_io"             4.000000 ns HOLD 2.000000 ns CLKNET "clk_parallel" ;
INPUT_SETUP PORT "ls_sdr_dir_i"            4.000000 ns HOLD 2.000000 ns CLKNET "clk_parallel" ;

# Parallel interface signals for right side
LOCATE COMP "rs_sdr_clk_lr_o"        SITE "G3" ;
LOCATE COMP "rs_sdr_clk_rl_i"        SITE "F2" ;
LOCATE COMP "rs_sdr_data_io[0]"      SITE "A4" ;
LOCATE COMP "rs_sdr_data_io[1]"      SITE "B5" ;
LOCATE COMP "rs_sdr_data_io[2]"      SITE "C4" ;
LOCATE COMP "rs_sdr_data_io[3]"      SITE "A3" ;
LOCATE COMP "rs_sdr_data_io[4]"      SITE "E4" ;
LOCATE COMP "rs_sdr_data_io[5]"      SITE "C3" ;
LOCATE COMP "rs_sdr_data_io[6]"      SITE "F4" ;
LOCATE COMP "rs_sdr_data_io[7]"      SITE "E5" ;
LOCATE COMP "rs_sdr_data_type_io[0]" SITE "H4" ;
LOCATE COMP "rs_sdr_data_type_io[1]" SITE "H5" ;
LOCATE COMP "rs_sdr_dir_o"           SITE "A2" ;
LOCATE COMP "rs_has_data_i"          SITE "C2" ;
LOCATE COMP "rs_ready_io"            SITE "D2" ;

IOBUF PORT "rs_sdr_clk_lr_o"        IO_TYPE=SSTL135D_II SLEWRATE=FAST ;
IOBUF PORT "rs_sdr_clk_rl_i"        IO_TYPE=SSTL135D_II DIFFRESISTOR=100 ;
IOBUF PORT "rs_sdr_data_io[0]"      IO_TYPE=SSTL135D_II DIFFRESISTOR=100 SLEWRATE=SLOW ;
IOBUF PORT "rs_sdr_data_io[1]"      IO_TYPE=SSTL135D_II DIFFRESISTOR=100 SLEWRATE=SLOW ;
IOBUF PORT "rs_sdr_data_io[2]"      IO_TYPE=SSTL135D_II DIFFRESISTOR=100 SLEWRATE=SLOW ;
IOBUF PORT "rs_sdr_data_io[3]"      IO_TYPE=SSTL135D_II DIFFRESISTOR=100 SLEWRATE=SLOW ;
IOBUF PORT "rs_sdr_data_io[4]"      IO_TYPE=SSTL135D_II DIFFRESISTOR=100 SLEWRATE=SLOW ;
IOBUF PORT "rs_sdr_data_io[5]"      IO_TYPE=SSTL135D_II DIFFRESISTOR=100 SLEWRATE=SLOW ;
IOBUF PORT "rs_sdr_data_io[6]"      IO_TYPE=SSTL135D_II DIFFRESISTOR=100 SLEWRATE=SLOW ;
IOBUF PORT "rs_sdr_data_io[7]"      IO_TYPE=SSTL135D_II DIFFRESISTOR=100 SLEWRATE=SLOW ;
IOBUF PORT "rs_sdr_data_type_io[0]" IO_TYPE=SSTL135D_II DIFFRESISTOR=100 SLEWRATE=SLOW ;
IOBUF PORT "rs_sdr_data_type_io[1]" IO_TYPE=SSTL135D_II DIFFRESISTOR=100 SLEWRATE=SLOW ;
IOBUF PORT "rs_sdr_dir_o"           IO_TYPE=SSTL135_II SLEWRATE=FAST ;
IOBUF PORT "rs_has_data_i"          IO_TYPE=SSTL135_II TERMINATION=75 ;
IOBUF PORT "rs_ready_io"            IO_TYPE=SSTL135_II TERMINATION=75 SLEWRATE=FAST ;

CLOCK_TO_OUT PORT "rs_sdr_data_io[0]"      10.000000 ns MIN 8.000000 ns CLKNET "clk_parallel" ;
CLOCK_TO_OUT PORT "rs_sdr_data_io[1]"      10.000000 ns MIN 8.000000 ns CLKNET "clk_parallel" ;
CLOCK_TO_OUT PORT "rs_sdr_data_io[2]"      10.000000 ns MIN 8.000000 ns CLKNET "clk_parallel" ;
CLOCK_TO_OUT PORT "rs_sdr_data_io[3]"      10.000000 ns MIN 8.000000 ns CLKNET "clk_parallel" ;
CLOCK_TO_OUT PORT "rs_sdr_data_io[4]"      10.000000 ns MIN 8.000000 ns CLKNET "clk_parallel" ;
CLOCK_TO_OUT PORT "rs_sdr_data_io[5]"      10.000000 ns MIN 8.000000 ns CLKNET "clk_parallel" ;
CLOCK_TO_OUT PORT "rs_sdr_data_io[6]"      10.000000 ns MIN 8.000000 ns CLKNET "clk_parallel" ;
CLOCK_TO_OUT PORT "rs_sdr_data_io[7]"      10.000000 ns MIN 8.000000 ns CLKNET "clk_parallel" ;
CLOCK_TO_OUT PORT "rs_sdr_data_type_io[0]" 10.000000 ns MIN 8.000000 ns CLKNET "clk_parallel" ;
CLOCK_TO_OUT PORT "rs_sdr_data_type_io[1]" 10.000000 ns MIN 8.000000 ns CLKNET "clk_parallel" ;
CLOCK_TO_OUT PORT "rs_ready_io"            10.000000 ns MIN 8.000000 ns CLKNET "clk_parallel" ;
CLOCK_TO_OUT PORT "rs_sdr_dir_o"           10.000000 ns MIN 8.000000 ns CLKNET "clk_parallel" ;

#CLOCK_TO_OUT PORT "rs_sdr_data_io[0]"      OUTPUT_DELAY 10.000000 ns MIN 8.000000 ns CLKNET "clk_parallel" ;
#CLOCK_TO_OUT PORT "rs_sdr_data_io[1]"      OUTPUT_DELAY 10.000000 ns MIN 8.000000 ns CLKNET "clk_parallel" ;
#CLOCK_TO_OUT PORT "rs_sdr_data_io[2]"      OUTPUT_DELAY 10.000000 ns MIN 8.000000 ns CLKNET "clk_parallel" ;
#CLOCK_TO_OUT PORT "rs_sdr_data_io[3]"      OUTPUT_DELAY 10.000000 ns MIN 8.000000 ns CLKNET "clk_parallel" ;
#CLOCK_TO_OUT PORT "rs_sdr_data_io[4]"      OUTPUT_DELAY 10.000000 ns MIN 8.000000 ns CLKNET "clk_parallel" ;
#CLOCK_TO_OUT PORT "rs_sdr_data_io[5]"      OUTPUT_DELAY 10.000000 ns MIN 8.000000 ns CLKNET "clk_parallel" ;
#CLOCK_TO_OUT PORT "rs_sdr_data_io[6]"      OUTPUT_DELAY 10.000000 ns MIN 8.000000 ns CLKNET "clk_parallel" ;
#CLOCK_TO_OUT PORT "rs_sdr_data_io[7]"      OUTPUT_DELAY 10.000000 ns MIN 8.000000 ns CLKNET "clk_parallel" ;
#CLOCK_TO_OUT PORT "rs_sdr_data_type_io[0]" OUTPUT_DELAY 10.000000 ns MIN 8.000000 ns CLKNET "clk_parallel" ;
#CLOCK_TO_OUT PORT "rs_sdr_data_type_io[1]" OUTPUT_DELAY 10.000000 ns MIN 8.000000 ns CLKNET "clk_parallel" ;
#CLOCK_TO_OUT PORT "rs_ready_io"            OUTPUT_DELAY 10.000000 ns MIN 8.000000 ns CLKNET "clk_parallel" ;
#CLOCK_TO_OUT PORT "rs_sdr_dir_o"           OUTPUT_DELAY 10.000000 ns MIN 8.000000 ns CLKNET "clk_parallel" ;

INPUT_SETUP PORT "rs_sdr_data_io[0]"       4.000000 ns HOLD 2.000000 ns CLKNET "rs_parallel_if_sdr_0/sdr_clk_in" ;
INPUT_SETUP PORT "rs_sdr_data_io[1]"       4.000000 ns HOLD 2.000000 ns CLKNET "rs_parallel_if_sdr_0/sdr_clk_in" ;
INPUT_SETUP PORT "rs_sdr_data_io[2]"       4.000000 ns HOLD 2.000000 ns CLKNET "rs_parallel_if_sdr_0/sdr_clk_in" ;
INPUT_SETUP PORT "rs_sdr_data_io[3]"       4.000000 ns HOLD 2.000000 ns CLKNET "rs_parallel_if_sdr_0/sdr_clk_in" ;
INPUT_SETUP PORT "rs_sdr_data_io[4]"       4.000000 ns HOLD 2.000000 ns CLKNET "rs_parallel_if_sdr_0/sdr_clk_in" ;
INPUT_SETUP PORT "rs_sdr_data_io[5]"       4.000000 ns HOLD 2.000000 ns CLKNET "rs_parallel_if_sdr_0/sdr_clk_in" ;
INPUT_SETUP PORT "rs_sdr_data_io[6]"       4.000000 ns HOLD 2.000000 ns CLKNET "rs_parallel_if_sdr_0/sdr_clk_in" ;
INPUT_SETUP PORT "rs_sdr_data_io[7]"       4.000000 ns HOLD 2.000000 ns CLKNET "rs_parallel_if_sdr_0/sdr_clk_in" ;
INPUT_SETUP PORT "rs_sdr_data_type_io[0]"  4.000000 ns HOLD 2.000000 ns CLKNET "rs_parallel_if_sdr_0/sdr_clk_in" ;
INPUT_SETUP PORT "rs_sdr_data_type_io[1]"  4.000000 ns HOLD 2.000000 ns CLKNET "rs_parallel_if_sdr_0/sdr_clk_in" ;
INPUT_SETUP PORT "rs_ready_io"             4.000000 ns HOLD 2.000000 ns CLKNET "clk_parallel" ;
INPUT_SETUP PORT "rs_has_data_i"           4.000000 ns HOLD 2.000000 ns CLKNET "clk_parallel" ;
