

        *** GPGPU-Sim version 2.1.1b (beta) ***


GPGPU-Sim PTX: __cudaRegisterFunction _Z10testKernelPi : 0x403e50
GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-gpgpu_simd_model                       1 # 0 = no recombination, 1 = post-dominator, 2 = MIMD, 3 = dynamic warp formation
-gpgpu_dram_scheduler                    1 # 0 = fifo (default), 1 = fast ideal
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_tex_cache:l1            512:64:2:L # per-shader L1 texture cache  (READ-ONLY) config, i.e., {<nsets>:<linesize>:<assoc>:<repl>|none}
-gpgpu_const_cache:l1            64:64:2:L # per-shader L1 constant memory cache  (READ-ONLY) config, i.e., {<nsets>:<linesize>:<assoc>:<repl>|none}
-gpgpu_no_dl1                           1 # no dl1 cache (voids -gpgpu_cache:dl1 option)
-gpgpu_cache:dl1               128:64:4:L # shader L1 data cache config, i.e., {<nsets>:<bsize>:<assoc>:<repl>|none}
-gpgpu_cache:dl2                     NULL # unified banked L2 data cache config, i.e., {<nsets>:<bsize>:<assoc>:<repl>|none}; disabled by default
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-gpgpu_shader_core_pipeline           1024:32:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>:<pipe_simd_width>}
-gpgpu_shader_registers                16768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_n_shader                        28 # number of shaders in gpu
-gpgpu_n_mem                            8 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_runtime_stat               10000:0 # display runtime statistics such as dram utilization {<freq>:<flag>}
-gpgpu_dwf_heuristic                    0 # DWF scheduling heuristic: 0 = majority, 1 = minority, 2 = timestamp, 3 = pdom priority, 4 = pc-based, 5 = max-heap
-gpgpu_reg_bankconflict                    0 # Check for bank conflict in the pipeline
-gpgpu_dwf_regbk                        1 # Have dwf scheduler to avoid bank conflict
-gpgpu_memlatency_stat                    0 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_mshr_per_thread                    1 # Number of MSHRs per thread
-gpgpu_interwarp_mshr_merge                    6 # interwarp coalescing
-gpgpu_dram_sched_queue_size                   32 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    4 # Burst length of each DRAM request (default = 4 DDR cycle)
-gpgpu_dram_timing_opt 4:2:8:12:21:13:34:9:4:5 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tWTR}
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_flush_cache                      0 # Flush cache at the end of each kernel call
-gpgpu_l2_readoverwrite                    0 # Prioritize read requests over write requests for L2
-gpgpu_pre_mem_stages                    1 # default = 0 pre-memory pipeline stages
-gpgpu_no_divg_load                     0 # Don't allow divergence on load
-gpgpu_dwf_hw                        32:2 # dynamic warp formation hw config, i.e., {<#LUT_entries>:<associativity>|none}
-gpgpu_thread_swizzling                    0 # Thread Swizzling (1=on, 0=off)
-gpgpu_strict_simd_wrbk                    0 # Applying Strick SIMD WriteBack Stage (1=on, 0=off)
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_bkconflict                    1 # Turn on bank conflict check for shared memory
-gpgpu_shmem_pipe_speedup                    1 # Number of groups each warp is divided for shared memory bank conflict check
-gpgpu_L2_queue         0:0:0:0:0:0:10:10 # L2 data cache queue length and latency config
-gpgpu_cache_wt_through                    0 # L1 cache become write through (1=on, 0=off)
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_cache_bkconflict                    1 # Turn on bank conflict check for L1 cache access
-gpgpu_n_cache_bank                     1 # Number of banks in L1 cache, also for memory coalescing stall
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_pdom_sched_type                    8 # 0 = first ready warp found, 1 = random, 8 = loose round robin
-gpgpu_spread_blocks_across_cores                    1 # Spread block-issuing across all cores instead of filling up core by core
-gpgpu_cuda_sim                         1 # use PTX instruction set
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 500.0:2000.0:2000.0:2000.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_shmem_port_per_bank                    2 # Number of access processed by a shared memory bank per cycle (default = 2)
-gpgpu_cache_port_per_bank                    2 # Number of access processed by a cache bank per cycle (default = 2)
-gpgpu_const_port_per_bank                    2 # Number of access processed by a constant cache bank per cycle (default = 2)
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-gpgpu_partial_write_mask                    1 # use partial write mask to filter memory requests <1>No extra reads(use this!)<2>extra reads generated for partial chunks
-gpu_concentration                      1 # Number of shader cores per interconnection port (default = 1)
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = 1)
-pipetrace_out              pipetrace.txt # specifies file to output pipetrace to
-pipetrace                              0 # Turns pipetrace on/off
-gpgpu_mem_addr_mapping                 NULL # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-visualizer_enabled                     1 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
32 28 1024 917504
28672
addr_dec_mask[CHIP]  = 000000000000e000 	high:16 low:13
addr_dec_mask[BK]    = 0000000000001800 	high:13 low:11
addr_dec_mask[ROW]   = 000000003fff0000 	high:30 low:16
addr_dec_mask[COL]   = 00000000000007ff 	high:11 low:0
addr_dec_mask[BURST] = 000000000000000f 	high:4 low:0
*** Initializing Memory Statistics ***
nodemap
0 
1 2 4 5 6 8 
9 11 13 14 15 16 
17 18 19 20 21 22 
24 26 27 29 30 31 
33 34 35 3 7 10 
12 23 25 28 32 GPU performance model initialization complete.
GPGPU-Sim PTX: USING EMBEDDED .ptx files...
GPGPU-Sim PTX: parsing function _Z10testKernelPi
GPGPU-Sim PTX: instruction assembly for function '_Z10testKernelPi'...   done.
GPGPU-Sim PTX: Finding postdominators for '_Z10testKernelPi'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z10testKernelPi'...
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_eUZGB4"
GPGPU-Sim PTX: generating ptxinfo using "ptxas -v _ptx2_U8occm --output-file /dev/null 2> _ptx_eUZGB4info"
GPGPU-Sim PTX: Kernel _Z10testKernelPi
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_eUZGB4 _ptx2_U8occm _ptx_eUZGB4info"
GPGPU-Sim PTX: loading global with explicit initializers...  done.
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Program parsing completed (max 32 registers used per thread).
Using Device 0: "GPGPU-Sim_v2.1.1b (beta)"
GPGPU-Sim PTX: allocating 44 bytes on GPU starting at address 0x10000000
GPGPU-Sim PTX: cudaMallocing 44 bytes starting at 0x10000000..
GPGPU-Sim PTX: cudaMemcpy(): devPtr = 0x10000000
GPGPU-Sim PTX: copying 44 bytes from CPU[0x3ca01e0] to GPU[0x10000000] ...  done.



GPGPU-Sim PTX: cudaLaunch for 0x403e50 (mode=performance simulation)
GPGPU-Sim PTX: Launching kernel '_Z10testKernelPi' gridDim= (64,1,1) blockDim = (256,1,1); ntuid=1
GPGPU-Sim uArch: clock freqs: 500000000.000000:2000000000.000000:2000000000.000000:2000000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000200000000000:0.00000000050000000000:0.00000000050000000000:0.00000000050000000000
Reconvergence Pairs for _Z10testKernelPi
CTA/core = 4, limited by: threads
Shader 0 initializing CTA #0 with hw tids from 0 to 256 @(1,0) shdr->not_completed = 0
Shader 1 initializing CTA #0 with hw tids from 0 to 256 @(1,0) shdr->not_completed = 0
Shader 2 initializing CTA #0 with hw tids from 0 to 256 @(1,0) shdr->not_completed = 0
Shader 3 initializing CTA #0 with hw tids from 0 to 256 @(1,0) shdr->not_completed = 0
Shader 4 initializing CTA #0 with hw tids from 0 to 256 @(1,0) shdr->not_completed = 0
Shader 5 initializing CTA #0 with hw tids from 0 to 256 @(1,0) shdr->not_completed = 0
Shader 6 initializing CTA #0 with hw tids from 0 to 256 @(1,0) shdr->not_completed = 0
Shader 7 initializing CTA #0 with hw tids from 0 to 256 @(1,0) shdr->not_completed = 0
Shader 8 initializing CTA #0 with hw tids from 0 to 256 @(1,0) shdr->not_completed = 0
Shader 9 initializing CTA #0 with hw tids from 0 to 256 @(1,0) shdr->not_completed = 0
Shader 10 initializing CTA #0 with hw tids from 0 to 256 @(1,0) shdr->not_completed = 0
Shader 11 initializing CTA #0 with hw tids from 0 to 256 @(1,0) shdr->not_completed = 0
Shader 12 initializing CTA #0 with hw tids from 0 to 256 @(1,0) shdr->not_completed = 0
Shader 13 initializing CTA #0 with hw tids from 0 to 256 @(1,0) shdr->not_completed = 0
Shader 14 initializing CTA #0 with hw tids from 0 to 256 @(1,0) shdr->not_completed = 0
Shader 15 initializing CTA #0 with hw tids from 0 to 256 @(1,0) shdr->not_completed = 0
Shader 16 initializing CTA #0 with hw tids from 0 to 256 @(1,0) shdr->not_completed = 0
Shader 17 initializing CTA #0 with hw tids from 0 to 256 @(1,0) shdr->not_completed = 0
Shader 18 initializing CTA #0 with hw tids from 0 to 256 @(1,0) shdr->not_completed = 0
Shader 19 initializing CTA #0 with hw tids from 0 to 256 @(1,0) shdr->not_completed = 0
Shader 20 initializing CTA #0 with hw tids from 0 to 256 @(1,0) shdr->not_completed = 0
Shader 21 initializing CTA #0 with hw tids from 0 to 256 @(1,0) shdr->not_completed = 0
Shader 22 initializing CTA #0 with hw tids from 0 to 256 @(1,0) shdr->not_completed = 0
Shader 23 initializing CTA #0 with hw tids from 0 to 256 @(1,0) shdr->not_completed = 0
Shader 24 initializing CTA #0 with hw tids from 0 to 256 @(1,0) shdr->not_completed = 0
Shader 25 initializing CTA #0 with hw tids from 0 to 256 @(1,0) shdr->not_completed = 0
Shader 26 initializing CTA #0 with hw tids from 0 to 256 @(1,0) shdr->not_completed = 0
Shader 27 initializing CTA #0 with hw tids from 0 to 256 @(1,0) shdr->not_completed = 0
Shader 0 initializing CTA #1 with hw tids from 256 to 512 @(2,0) shdr->not_completed = 256
Shader 1 initializing CTA #1 with hw tids from 256 to 512 @(2,0) shdr->not_completed = 256
Shader 2 initializing CTA #1 with hw tids from 256 to 512 @(2,0) shdr->not_completed = 256
Shader 3 initializing CTA #1 with hw tids from 256 to 512 @(2,0) shdr->not_completed = 256
Shader 4 initializing CTA #1 with hw tids from 256 to 512 @(2,0) shdr->not_completed = 256
Shader 5 initializing CTA #1 with hw tids from 256 to 512 @(2,0) shdr->not_completed = 256
Shader 6 initializing CTA #1 with hw tids from 256 to 512 @(2,0) shdr->not_completed = 256
Shader 7 initializing CTA #1 with hw tids from 256 to 512 @(2,0) shdr->not_completed = 256
Shader 8 initializing CTA #1 with hw tids from 256 to 512 @(2,0) shdr->not_completed = 256
Shader 9 initializing CTA #1 with hw tids from 256 to 512 @(2,0) shdr->not_completed = 256
Shader 10 initializing CTA #1 with hw tids from 256 to 512 @(2,0) shdr->not_completed = 256
Shader 11 initializing CTA #1 with hw tids from 256 to 512 @(2,0) shdr->not_completed = 256
Shader 12 initializing CTA #1 with hw tids from 256 to 512 @(2,0) shdr->not_completed = 256
Shader 13 initializing CTA #1 with hw tids from 256 to 512 @(2,0) shdr->not_completed = 256
Shader 14 initializing CTA #1 with hw tids from 256 to 512 @(2,0) shdr->not_completed = 256
Shader 15 initializing CTA #1 with hw tids from 256 to 512 @(2,0) shdr->not_completed = 256
Shader 16 initializing CTA #1 with hw tids from 256 to 512 @(2,0) shdr->not_completed = 256
Shader 17 initializing CTA #1 with hw tids from 256 to 512 @(2,0) shdr->not_completed = 256
Shader 18 initializing CTA #1 with hw tids from 256 to 512 @(2,0) shdr->not_completed = 256
Shader 19 initializing CTA #1 with hw tids from 256 to 512 @(2,0) shdr->not_completed = 256
Shader 20 initializing CTA #1 with hw tids from 256 to 512 @(2,0) shdr->not_completed = 256
Shader 21 initializing CTA #1 with hw tids from 256 to 512 @(2,0) shdr->not_completed = 256
Shader 22 initializing CTA #1 with hw tids from 256 to 512 @(2,0) shdr->not_completed = 256
Shader 23 initializing CTA #1 with hw tids from 256 to 512 @(2,0) shdr->not_completed = 256
Shader 24 initializing CTA #1 with hw tids from 256 to 512 @(2,0) shdr->not_completed = 256
Shader 25 initializing CTA #1 with hw tids from 256 to 512 @(2,0) shdr->not_completed = 256
Shader 26 initializing CTA #1 with hw tids from 256 to 512 @(2,0) shdr->not_completed = 256
Shader 27 initializing CTA #1 with hw tids from 256 to 512 @(2,0) shdr->not_completed = 256
Shader 0 initializing CTA #2 with hw tids from 512 to 768 @(3,0) shdr->not_completed = 512
Shader 1 initializing CTA #2 with hw tids from 512 to 768 @(3,0) shdr->not_completed = 512
Shader 2 initializing CTA #2 with hw tids from 512 to 768 @(3,0) shdr->not_completed = 512
Shader 3 initializing CTA #2 with hw tids from 512 to 768 @(3,0) shdr->not_completed = 512
Shader 4 initializing CTA #2 with hw tids from 512 to 768 @(3,0) shdr->not_completed = 512
Shader 5 initializing CTA #2 with hw tids from 512 to 768 @(3,0) shdr->not_completed = 512
Shader 6 initializing CTA #2 with hw tids from 512 to 768 @(3,0) shdr->not_completed = 512
Shader 7 initializing CTA #2 with hw tids from 512 to 768 @(3,0) shdr->not_completed = 512
cycles: 10000  inst.: 72383 (ipc= 7.2) sim_rate=3015 (inst/sec) elapsed = 0:0:00:24 / Wed May 25 11:15:58 2011
100000 instructions simulated : ctaid=(29,0,0) tid=(95,0,0)
cycles: 20000  inst.: 106832 (ipc= 5.3) sim_rate=2428 (inst/sec) elapsed = 0:0:00:44 / Wed May 25 11:16:18 2011
cycles: 30000  inst.: 137567 (ipc= 4.6) sim_rate=1993 (inst/sec) elapsed = 0:0:01:09 / Wed May 25 11:16:43 2011
cycles: 40000  inst.: 171439 (ipc= 4.3) sim_rate=1926 (inst/sec) elapsed = 0:0:01:29 / Wed May 25 11:17:03 2011
200000 instructions simulated : ctaid=(56,0,0) tid=(159,0,0)
Shader 3 finished CTA #1 (49033,0)
Shader 2 finished CTA #1 (49035,0)
Shader 4 finished CTA #1 (49046,0)
cycles: 50000  inst.: 198112 (ipc= 4.0) sim_rate=1851 (inst/sec) elapsed = 0:0:01:47 / Wed May 25 11:17:21 2011
Shader 3 finished CTA #2 (50569,0)
Shader 2 finished CTA #2 (50571,0)
Shader 4 finished CTA #2 (50582,0)
Shader 3 finished CTA #0 (50761,0)
Shader 2 finished CTA #0 (50762,0)
Shader 4 finished CTA #0 (50764,0)
cycles: 60000  inst.: 229391 (ipc= 3.8) sim_rate=1835 (inst/sec) elapsed = 0:0:02:05 / Wed May 25 11:17:39 2011
Shader 8 finished CTA #1 (61661,0)
Shader 8 finished CTA #0 (61939,0)
Shader 1 finished CTA #1 (66504,0)
Shader 0 finished CTA #1 (66510,0)
Shader 1 finished CTA #2 (67528,0)
Shader 0 finished CTA #2 (67534,0)
Shader 1 finished CTA #0 (67656,0)
Shader 0 finished CTA #0 (67662,0)
cycles: 70000  inst.: 258302 (ipc= 3.7) sim_rate=1831 (inst/sec) elapsed = 0:0:02:21 / Wed May 25 11:17:55 2011
Shader 7 finished CTA #1 (70831,0)
Shader 7 finished CTA #2 (71343,0)
Shader 7 finished CTA #0 (71407,0)
300000 instructions simulated : ctaid=(34,0,0) tid=(255,0,0)
cycles: 80000  inst.: 290255 (ipc= 3.6) sim_rate=1848 (inst/sec) elapsed = 0:0:02:37 / Wed May 25 11:18:11 2011
Shader 6 finished CTA #1 (89026,0)
Shader 5 finished CTA #1 (89036,0)
cycles: 90000  inst.: 318494 (ipc= 3.5) sim_rate=1779 (inst/sec) elapsed = 0:0:02:59 / Wed May 25 11:18:33 2011
Shader 6 finished CTA #2 (90050,0)
Shader 5 finished CTA #2 (90060,0)
Shader 6 finished CTA #0 (90178,0)
Shader 5 finished CTA #0 (90183,0)
Shader 11 finished CTA #1 (93612,0)
Shader 11 finished CTA #0 (93691,0)
cycles: 100000  inst.: 347213 (ipc= 3.5) sim_rate=1799 (inst/sec) elapsed = 0:0:03:13 / Wed May 25 11:18:47 2011
cycles: 110000  inst.: 379101 (ipc= 3.4) sim_rate=1822 (inst/sec) elapsed = 0:0:03:28 / Wed May 25 11:19:02 2011
Shader 12 finished CTA #1 (112492,0)
Shader 10 finished CTA #1 (112499,0)
Shader 9 finished CTA #1 (112501,0)
Shader 13 finished CTA #1 (112505,0)
Shader 12 finished CTA #0 (112684,0)
Shader 10 finished CTA #0 (112691,0)
Shader 13 finished CTA #0 (112691,0)
Shader 9 finished CTA #0 (112693,0)
400000 instructions simulated : ctaid=(18,0,0) tid=(223,0,0)
cycles: 120000  inst.: 413901 (ipc= 3.4) sim_rate=1864 (inst/sec) elapsed = 0:0:03:42 / Wed May 25 11:19:16 2011
Shader 18 finished CTA #1 (123823,0)
Shader 17 finished CTA #1 (123830,0)
Shader 18 finished CTA #0 (123951,0)
Shader 17 finished CTA #0 (123957,0)
cycles: 130000  inst.: 442909 (ipc= 3.4) sim_rate=1884 (inst/sec) elapsed = 0:0:03:55 / Wed May 25 11:19:29 2011
Shader 16 finished CTA #1 (135093,0)
Shader 16 finished CTA #0 (135220,0)
cycles: 140000  inst.: 473099 (ipc= 3.4) sim_rate=1892 (inst/sec) elapsed = 0:0:04:10 / Wed May 25 11:19:44 2011
Shader 15 finished CTA #1 (146357,0)
Shader 14 finished CTA #1 (146366,0)
Shader 14 finished CTA #0 (146485,0)
Shader 15 finished CTA #0 (146485,0)
500000 instructions simulated : ctaid=(49,0,0) tid=(191,0,0)
Shader 21 finished CTA #1 (149925,0)
cycles: 150000  inst.: 503835 (ipc= 3.4) sim_rate=1879 (inst/sec) elapsed = 0:0:04:28 / Wed May 25 11:20:02 2011
Shader 21 finished CTA #0 (150005,0)
Shader 22 finished CTA #1 (152026,0)
Shader 22 finished CTA #0 (152120,0)
cycles: 160000  inst.: 534861 (ipc= 3.3) sim_rate=1910 (inst/sec) elapsed = 0:0:04:40 / Wed May 25 11:20:14 2011
Shader 20 finished CTA #1 (163253,0)
Shader 19 finished CTA #1 (163263,0)
Shader 20 finished CTA #0 (163380,0)
Shader 19 finished CTA #0 (163383,0)
Shader 25 finished CTA #1 (168918,0)
Shader 25 finished CTA #0 (169013,0)
cycles: 170000  inst.: 560858 (ipc= 3.3) sim_rate=1927 (inst/sec) elapsed = 0:0:04:51 / Wed May 25 11:20:25 2011
cycles: 180000  inst.: 589162 (ipc= 3.3) sim_rate=1950 (inst/sec) elapsed = 0:0:05:02 / Wed May 25 11:20:36 2011
Shader 26 finished CTA #1 (180149,0)
Shader 24 finished CTA #1 (180152,0)
Shader 23 finished CTA #1 (180153,0)
Shader 27 finished CTA #1 (180154,0)
Shader 26 finished CTA #0 (180277,0)
Shader 24 finished CTA #0 (180279,0)
Shader 23 finished CTA #0 (180281,0)
Shader 27 finished CTA #0 (180281,0)
stats for grid: 0
gpu_sim_cycle = 180282
gpu_sim_insn = 589824
gpu_sim_no_ld_const_insn = 573440
gpu_ipc =       3.2717
gpu_completed_thread = 16384
gpu_tot_sim_cycle = 180282
gpu_tot_sim_insn = 589824
gpu_tot_ipc =       3.2717
gpu_tot_completed_thread = 16384
gpgpu_n_sent_writes = 0
gpgpu_n_processed_writes = 0
gpu_stall_by_MSHRwb= 1580
gpu_stall_shd_mem  = 0
gpu_stall_wr_back  = 0
gpu_stall_dramfull = 540520
gpu_stall_icnt2sh    = 0
gpu_stall_sh2icnt    = 0
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 0
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 16384
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 180224
gpgpu_n_cmem_portconflict = 0
gpgpu_n_writeback_l1_miss = 0
gpgpu_n_partial_writes = 0
max return queue length = 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 
merge misses = 0
L1 read misses = 180224
L1 write misses = 0
L1 texture misses = 0
L1 const misses = 0
L2_write_miss = 0
L2_write_hit = 0
L2_read_miss = 0
L2_read_hit = 0
made_read_mfs = 180224
made_write_mfs = 0
freed_read_mfs = 180224
freed_L1write_mfs = 0
freed_L2write_mfs = 0
freed_dummy_read_mfs = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 180224
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
max_n_mshr_used = 768 768 767 767 768 768 768 768 512 512 512 510 512 512 512 512 512 512 512 512 512 512 512 512 512 512 512 512 
DRAM[0]: 4 bks, busW=4 BL=4 CL=9, tRRD=2 tCCD=8, tRCD=12 tRAS=21 tRP=13 tRC=34
n_cmd=721124 n_nop=360675 n_act=1 n_pre=0 n_req=180224 n_rd=360448 n_write=0 bw_util=0.9997
n_activity=720915 dram_eff=1
bk0: 360448a 540900i bk1: 0a 540900i bk2: 0a 540900i bk3: 0a 540889i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=32 avg=31.7351
DRAM[1]: 4 bks, busW=4 BL=4 CL=9, tRRD=2 tCCD=8, tRCD=12 tRAS=21 tRP=13 tRC=34
n_cmd=721124 n_nop=721124 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 721124i bk1: 0a 721124i bk2: 0a 721124i bk3: 0a 721124i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
DRAM[2]: 4 bks, busW=4 BL=4 CL=9, tRRD=2 tCCD=8, tRCD=12 tRAS=21 tRP=13 tRC=34
n_cmd=721124 n_nop=721124 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 721124i bk1: 0a 721124i bk2: 0a 721124i bk3: 0a 721124i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
DRAM[3]: 4 bks, busW=4 BL=4 CL=9, tRRD=2 tCCD=8, tRCD=12 tRAS=21 tRP=13 tRC=34
n_cmd=721124 n_nop=721124 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 721124i bk1: 0a 721124i bk2: 0a 721124i bk3: 0a 721124i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
DRAM[4]: 4 bks, busW=4 BL=4 CL=9, tRRD=2 tCCD=8, tRCD=12 tRAS=21 tRP=13 tRC=34
n_cmd=721124 n_nop=721124 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 721124i bk1: 0a 721124i bk2: 0a 721124i bk3: 0a 721124i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
DRAM[5]: 4 bks, busW=4 BL=4 CL=9, tRRD=2 tCCD=8, tRCD=12 tRAS=21 tRP=13 tRC=34
n_cmd=721124 n_nop=721124 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 721124i bk1: 0a 721124i bk2: 0a 721124i bk3: 0a 721124i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
DRAM[6]: 4 bks, busW=4 BL=4 CL=9, tRRD=2 tCCD=8, tRCD=12 tRAS=21 tRP=13 tRC=34
n_cmd=721124 n_nop=721124 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 721124i bk1: 0a 721124i bk2: 0a 721124i bk3: 0a 721124i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
DRAM[7]: 4 bks, busW=4 BL=4 CL=9, tRRD=2 tCCD=8, tRCD=12 tRAS=21 tRP=13 tRC=34
n_cmd=721124 n_nop=721124 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 721124i bk1: 0a 721124i bk2: 0a 721124i bk3: 0a 721124i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Cache L1c_000:	Size = 32768 B (128 Set x 4-way x 64 byte line)
		Access = 0, Miss = 0 (-nan), -MgHts = 0 (-nan)
Cache L1c_001:	Size = 32768 B (128 Set x 4-way x 64 byte line)
		Access = 0, Miss = 0 (-nan), -MgHts = 0 (-nan)
Cache L1c_002:	Size = 32768 B (128 Set x 4-way x 64 byte line)
		Access = 0, Miss = 0 (-nan), -MgHts = 0 (-nan)
Cache L1c_003:	Size = 32768 B (128 Set x 4-way x 64 byte line)
		Access = 0, Miss = 0 (-nan), -MgHts = 0 (-nan)
Cache L1c_004:	Size = 32768 B (128 Set x 4-way x 64 byte line)
		Access = 0, Miss = 0 (-nan), -MgHts = 0 (-nan)
Cache L1c_005:	Size = 32768 B (128 Set x 4-way x 64 byte line)
		Access = 0, Miss = 0 (-nan), -MgHts = 0 (-nan)
Cache L1c_006:	Size = 32768 B (128 Set x 4-way x 64 byte line)
		Access = 0, Miss = 0 (-nan), -MgHts = 0 (-nan)
Cache L1c_007:	Size = 32768 B (128 Set x 4-way x 64 byte line)
		Access = 0, Miss = 0 (-nan), -MgHts = 0 (-nan)
Cache L1c_008:	Size = 32768 B (128 Set x 4-way x 64 byte line)
		Access = 0, Miss = 0 (-nan), -MgHts = 0 (-nan)
Cache L1c_009:	Size = 32768 B (128 Set x 4-way x 64 byte line)
		Access = 0, Miss = 0 (-nan), -MgHts = 0 (-nan)
Cache L1c_010:	Size = 32768 B (128 Set x 4-way x 64 byte line)
		Access = 0, Miss = 0 (-nan), -MgHts = 0 (-nan)
Cache L1c_011:	Size = 32768 B (128 Set x 4-way x 64 byte line)
		Access = 0, Miss = 0 (-nan), -MgHts = 0 (-nan)
Cache L1c_012:	Size = 32768 B (128 Set x 4-way x 64 byte line)
		Access = 0, Miss = 0 (-nan), -MgHts = 0 (-nan)
Cache L1c_013:	Size = 32768 B (128 Set x 4-way x 64 byte line)
		Access = 0, Miss = 0 (-nan), -MgHts = 0 (-nan)
Cache L1c_014:	Size = 32768 B (128 Set x 4-way x 64 byte line)
		Access = 0, Miss = 0 (-nan), -MgHts = 0 (-nan)
Cache L1c_015:	Size = 32768 B (128 Set x 4-way x 64 byte line)
		Access = 0, Miss = 0 (-nan), -MgHts = 0 (-nan)
Cache L1c_016:	Size = 32768 B (128 Set x 4-way x 64 byte line)
		Access = 0, Miss = 0 (-nan), -MgHts = 0 (-nan)
Cache L1c_017:	Size = 32768 B (128 Set x 4-way x 64 byte line)
		Access = 0, Miss = 0 (-nan), -MgHts = 0 (-nan)
Cache L1c_018:	Size = 32768 B (128 Set x 4-way x 64 byte line)
		Access = 0, Miss = 0 (-nan), -MgHts = 0 (-nan)
Cache L1c_019:	Size = 32768 B (128 Set x 4-way x 64 byte line)
		Access = 0, Miss = 0 (-nan), -MgHts = 0 (-nan)
Cache L1c_020:	Size = 32768 B (128 Set x 4-way x 64 byte line)
		Access = 0, Miss = 0 (-nan), -MgHts = 0 (-nan)
Cache L1c_021:	Size = 32768 B (128 Set x 4-way x 64 byte line)
		Access = 0, Miss = 0 (-nan), -MgHts = 0 (-nan)
Cache L1c_022:	Size = 32768 B (128 Set x 4-way x 64 byte line)
		Access = 0, Miss = 0 (-nan), -MgHts = 0 (-nan)
Cache L1c_023:	Size = 32768 B (128 Set x 4-way x 64 byte line)
		Access = 0, Miss = 0 (-nan), -MgHts = 0 (-nan)
Cache L1c_024:	Size = 32768 B (128 Set x 4-way x 64 byte line)
		Access = 0, Miss = 0 (-nan), -MgHts = 0 (-nan)
Cache L1c_025:	Size = 32768 B (128 Set x 4-way x 64 byte line)
		Access = 0, Miss = 0 (-nan), -MgHts = 0 (-nan)
Cache L1c_026:	Size = 32768 B (128 Set x 4-way x 64 byte line)
		Access = 0, Miss = 0 (-nan), -MgHts = 0 (-nan)
Cache L1c_027:	Size = 32768 B (128 Set x 4-way x 64 byte line)
		Access = 0, Miss = 0 (-nan), -MgHts = 0 (-nan)
L1 Data Cache Total Miss Rate = -nan
Cache L1texc_000:	Size = 65536 B (512 Set x 2-way x 64 byte line)
		Access = 0, Miss = 0 (-nan), -MgHts = 0 (-nan)
Cache L1texc_001:	Size = 65536 B (512 Set x 2-way x 64 byte line)
		Access = 0, Miss = 0 (-nan), -MgHts = 0 (-nan)
Cache L1texc_002:	Size = 65536 B (512 Set x 2-way x 64 byte line)
		Access = 0, Miss = 0 (-nan), -MgHts = 0 (-nan)
Cache L1texc_003:	Size = 65536 B (512 Set x 2-way x 64 byte line)
		Access = 0, Miss = 0 (-nan), -MgHts = 0 (-nan)
Cache L1texc_004:	Size = 65536 B (512 Set x 2-way x 64 byte line)
		Access = 0, Miss = 0 (-nan), -MgHts = 0 (-nan)
Cache L1texc_005:	Size = 65536 B (512 Set x 2-way x 64 byte line)
		Access = 0, Miss = 0 (-nan), -MgHts = 0 (-nan)
Cache L1texc_006:	Size = 65536 B (512 Set x 2-way x 64 byte line)
		Access = 0, Miss = 0 (-nan), -MgHts = 0 (-nan)
Cache L1texc_007:	Size = 65536 B (512 Set x 2-way x 64 byte line)
		Access = 0, Miss = 0 (-nan), -MgHts = 0 (-nan)
Cache L1texc_008:	Size = 65536 B (512 Set x 2-way x 64 byte line)
		Access = 0, Miss = 0 (-nan), -MgHts = 0 (-nan)
Cache L1texc_009:	Size = 65536 B (512 Set x 2-way x 64 byte line)
		Access = 0, Miss = 0 (-nan), -MgHts = 0 (-nan)
Cache L1texc_010:	Size = 65536 B (512 Set x 2-way x 64 byte line)
		Access = 0, Miss = 0 (-nan), -MgHts = 0 (-nan)
Cache L1texc_011:	Size = 65536 B (512 Set x 2-way x 64 byte line)
		Access = 0, Miss = 0 (-nan), -MgHts = 0 (-nan)
Cache L1texc_012:	Size = 65536 B (512 Set x 2-way x 64 byte line)
		Access = 0, Miss = 0 (-nan), -MgHts = 0 (-nan)
Cache L1texc_013:	Size = 65536 B (512 Set x 2-way x 64 byte line)
		Access = 0, Miss = 0 (-nan), -MgHts = 0 (-nan)
Cache L1texc_014:	Size = 65536 B (512 Set x 2-way x 64 byte line)
		Access = 0, Miss = 0 (-nan), -MgHts = 0 (-nan)
Cache L1texc_015:	Size = 65536 B (512 Set x 2-way x 64 byte line)
		Access = 0, Miss = 0 (-nan), -MgHts = 0 (-nan)
Cache L1texc_016:	Size = 65536 B (512 Set x 2-way x 64 byte line)
		Access = 0, Miss = 0 (-nan), -MgHts = 0 (-nan)
Cache L1texc_017:	Size = 65536 B (512 Set x 2-way x 64 byte line)
		Access = 0, Miss = 0 (-nan), -MgHts = 0 (-nan)
Cache L1texc_018:	Size = 65536 B (512 Set x 2-way x 64 byte line)
		Access = 0, Miss = 0 (-nan), -MgHts = 0 (-nan)
Cache L1texc_019:	Size = 65536 B (512 Set x 2-way x 64 byte line)
		Access = 0, Miss = 0 (-nan), -MgHts = 0 (-nan)
Cache L1texc_020:	Size = 65536 B (512 Set x 2-way x 64 byte line)
		Access = 0, Miss = 0 (-nan), -MgHts = 0 (-nan)
Cache L1texc_021:	Size = 65536 B (512 Set x 2-way x 64 byte line)
		Access = 0, Miss = 0 (-nan), -MgHts = 0 (-nan)
Cache L1texc_022:	Size = 65536 B (512 Set x 2-way x 64 byte line)
		Access = 0, Miss = 0 (-nan), -MgHts = 0 (-nan)
Cache L1texc_023:	Size = 65536 B (512 Set x 2-way x 64 byte line)
		Access = 0, Miss = 0 (-nan), -MgHts = 0 (-nan)
Cache L1texc_024:	Size = 65536 B (512 Set x 2-way x 64 byte line)
		Access = 0, Miss = 0 (-nan), -MgHts = 0 (-nan)
Cache L1texc_025:	Size = 65536 B (512 Set x 2-way x 64 byte line)
		Access = 0, Miss = 0 (-nan), -MgHts = 0 (-nan)
Cache L1texc_026:	Size = 65536 B (512 Set x 2-way x 64 byte line)
		Access = 0, Miss = 0 (-nan), -MgHts = 0 (-nan)
Cache L1texc_027:	Size = 65536 B (512 Set x 2-way x 64 byte line)
		Access = 0, Miss = 0 (-nan), -MgHts = 0 (-nan)
L1 Texture Cache Total Miss Rate = -nan
Cache L1constc_000:	Size = 8192 B (64 Set x 2-way x 64 byte line)
		Access = 0, Miss = 0 (-nan), -MgHts = 0 (-nan)
Cache L1constc_001:	Size = 8192 B (64 Set x 2-way x 64 byte line)
		Access = 0, Miss = 0 (-nan), -MgHts = 0 (-nan)
Cache L1constc_002:	Size = 8192 B (64 Set x 2-way x 64 byte line)
		Access = 0, Miss = 0 (-nan), -MgHts = 0 (-nan)
Cache L1constc_003:	Size = 8192 B (64 Set x 2-way x 64 byte line)
		Access = 0, Miss = 0 (-nan), -MgHts = 0 (-nan)
Cache L1constc_004:	Size = 8192 B (64 Set x 2-way x 64 byte line)
		Access = 0, Miss = 0 (-nan), -MgHts = 0 (-nan)
Cache L1constc_005:	Size = 8192 B (64 Set x 2-way x 64 byte line)
		Access = 0, Miss = 0 (-nan), -MgHts = 0 (-nan)
Cache L1constc_006:	Size = 8192 B (64 Set x 2-way x 64 byte line)
		Access = 0, Miss = 0 (-nan), -MgHts = 0 (-nan)
Cache L1constc_007:	Size = 8192 B (64 Set x 2-way x 64 byte line)
		Access = 0, Miss = 0 (-nan), -MgHts = 0 (-nan)
Cache L1constc_008:	Size = 8192 B (64 Set x 2-way x 64 byte line)
		Access = 0, Miss = 0 (-nan), -MgHts = 0 (-nan)
Cache L1constc_009:	Size = 8192 B (64 Set x 2-way x 64 byte line)
		Access = 0, Miss = 0 (-nan), -MgHts = 0 (-nan)
Cache L1constc_010:	Size = 8192 B (64 Set x 2-way x 64 byte line)
		Access = 0, Miss = 0 (-nan), -MgHts = 0 (-nan)
Cache L1constc_011:	Size = 8192 B (64 Set x 2-way x 64 byte line)
		Access = 0, Miss = 0 (-nan), -MgHts = 0 (-nan)
Cache L1constc_012:	Size = 8192 B (64 Set x 2-way x 64 byte line)
		Access = 0, Miss = 0 (-nan), -MgHts = 0 (-nan)
Cache L1constc_013:	Size = 8192 B (64 Set x 2-way x 64 byte line)
		Access = 0, Miss = 0 (-nan), -MgHts = 0 (-nan)
Cache L1constc_014:	Size = 8192 B (64 Set x 2-way x 64 byte line)
		Access = 0, Miss = 0 (-nan), -MgHts = 0 (-nan)
Cache L1constc_015:	Size = 8192 B (64 Set x 2-way x 64 byte line)
		Access = 0, Miss = 0 (-nan), -MgHts = 0 (-nan)
Cache L1constc_016:	Size = 8192 B (64 Set x 2-way x 64 byte line)
		Access = 0, Miss = 0 (-nan), -MgHts = 0 (-nan)
Cache L1constc_017:	Size = 8192 B (64 Set x 2-way x 64 byte line)
		Access = 0, Miss = 0 (-nan), -MgHts = 0 (-nan)
Cache L1constc_018:	Size = 8192 B (64 Set x 2-way x 64 byte line)
		Access = 0, Miss = 0 (-nan), -MgHts = 0 (-nan)
Cache L1constc_019:	Size = 8192 B (64 Set x 2-way x 64 byte line)
		Access = 0, Miss = 0 (-nan), -MgHts = 0 (-nan)
Cache L1constc_020:	Size = 8192 B (64 Set x 2-way x 64 byte line)
		Access = 0, Miss = 0 (-nan), -MgHts = 0 (-nan)
Cache L1constc_021:	Size = 8192 B (64 Set x 2-way x 64 byte line)
		Access = 0, Miss = 0 (-nan), -MgHts = 0 (-nan)
Cache L1constc_022:	Size = 8192 B (64 Set x 2-way x 64 byte line)
		Access = 0, Miss = 0 (-nan), -MgHts = 0 (-nan)
Cache L1constc_023:	Size = 8192 B (64 Set x 2-way x 64 byte line)
		Access = 0, Miss = 0 (-nan), -MgHts = 0 (-nan)
Cache L1constc_024:	Size = 8192 B (64 Set x 2-way x 64 byte line)
		Access = 0, Miss = 0 (-nan), -MgHts = 0 (-nan)
Cache L1constc_025:	Size = 8192 B (64 Set x 2-way x 64 byte line)
		Access = 0, Miss = 0 (-nan), -MgHts = 0 (-nan)
Cache L1constc_026:	Size = 8192 B (64 Set x 2-way x 64 byte line)
		Access = 0, Miss = 0 (-nan), -MgHts = 0 (-nan)
Cache L1constc_027:	Size = 8192 B (64 Set x 2-way x 64 byte line)
		Access = 0, Miss = 0 (-nan), -MgHts = 0 (-nan)
L1 Const Cache Total Miss Rate = -nan
n_regconflict_stall = 0
num_warps_issuable:3322307 16924 28 28 28 28 28 28 56 28 28 28 668 28 28 36 8 8 8 8 392 8 8 0 0 0 0 0 0 0 0 0 0 
gpgpu_commit_pc_beyond_two = 0
Warp Occupancy Distribution:
Stall:168	W0_Idle:0	W0_Mem:3322307	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:18432
LD_mem_lat_dist  0 0 0 9692 0 116 0 0 0 34 1 0 3 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0
Traffic 0 Stat
%=================================
% Average latency = 39101.1
% Accepted packets = 0 at node 0 (avg = 0.00694225)
% latency change    = 1
% throughput change = 1
Traffic 1 Stat
%=================================
% Average latency = 17.25
% Accepted packets = 0 at node 3 (avg = 0.027769)
% latency change    = 2265.73
% throughput change = 0.75
----------------------------Interconnect-DETAILS---------------------------------=======Traffic[0]class0 ======
Traffic[0]class0Overall average latency = 39101.1 (1 samples)
Traffic[0]class0Overall average accepted rate = 0.00694225 (1 samples)
Traffic[0]class0Overall min accepted rate = 0 (1 samples)
=======Traffic[1]class0 ======
Traffic[1]class0Overall average latency = 17.25 (1 samples)
Traffic[1]class0Overall average accepted rate = 0.027769 (1 samples)
Traffic[1]class0Overall min accepted rate = 0 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------

gpgpu_simulation_time = 0 days, 0 hrs, 5 min, 2 sec (302 sec)
gpgpu_simulation_rate = 1953 (inst/sec)
gpgpu_simulation_rate = 596 (cycle/sec)
GPGPU-Sim PTX: cudaMemcpy(): devPtr = 0x3ca01e0
GPGPU-Sim PTX: copying 44 bytes from GPU[0x10000000] to CPU[0x3ca01e0] ... done.
Processing time: 302191.406250 (ms)
Test PASSED
