@W: CL189 :"C:\users\valery garibay\documents\6_semestre\arqui\proyectocpld\control.vhd":24:6:24:7|Register bit outc is always 0, optimizing ...

