{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 30 11:56:39 2019 " "Info: Processing started: Tue Apr 30 11:56:39 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Datapath -c Datapath --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Datapath -c Datapath --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "Datapath.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/Datapath.vhd" 9 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLK register reg_sig:ff_4\|Q\[6\] register rounder:rounding\|OUT_ROUND\[0\] 185.84 MHz 5.381 ns Internal " "Info: Clock \"CLK\" has Internal fmax of 185.84 MHz between source register \"reg_sig:ff_4\|Q\[6\]\" and destination register \"rounder:rounding\|OUT_ROUND\[0\]\" (period= 5.381 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.174 ns + Longest register register " "Info: + Longest register to register delay is 5.174 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns reg_sig:ff_4\|Q\[6\] 1 REG LCFF_X35_Y35_N7 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X35_Y35_N7; Fanout = 2; REG Node = 'reg_sig:ff_4\|Q\[6\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg_sig:ff_4|Q[6] } "NODE_NAME" } } { "Reg_signed.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/Reg_signed.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.747 ns) + CELL(0.150 ns) 0.897 ns Adder:sommatore\|Add0~34 2 COMB LCCOMB_X36_Y35_N26 1 " "Info: 2: + IC(0.747 ns) + CELL(0.150 ns) = 0.897 ns; Loc. = LCCOMB_X36_Y35_N26; Fanout = 1; COMB Node = 'Adder:sommatore\|Add0~34'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.897 ns" { reg_sig:ff_4|Q[6] Adder:sommatore|Add0~34 } "NODE_NAME" } } { "Adder.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/Adder.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.703 ns) + CELL(0.271 ns) 1.871 ns Adder:sommatore\|Add0~37 3 COMB LCCOMB_X36_Y35_N2 2 " "Info: 3: + IC(0.703 ns) + CELL(0.271 ns) = 1.871 ns; Loc. = LCCOMB_X36_Y35_N2; Fanout = 2; COMB Node = 'Adder:sommatore\|Add0~37'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.974 ns" { Adder:sommatore|Add0~34 Adder:sommatore|Add0~37 } "NODE_NAME" } } { "Adder.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/Adder.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.452 ns) + CELL(0.504 ns) 2.827 ns Adder:sommatore\|Add0~57 4 COMB LCCOMB_X37_Y35_N14 2 " "Info: 4: + IC(0.452 ns) + CELL(0.504 ns) = 2.827 ns; Loc. = LCCOMB_X37_Y35_N14; Fanout = 2; COMB Node = 'Adder:sommatore\|Add0~57'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.956 ns" { Adder:sommatore|Add0~37 Adder:sommatore|Add0~57 } "NODE_NAME" } } { "Adder.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/Adder.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.898 ns Adder:sommatore\|Add0~59 5 COMB LCCOMB_X37_Y35_N16 2 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 2.898 ns; Loc. = LCCOMB_X37_Y35_N16; Fanout = 2; COMB Node = 'Adder:sommatore\|Add0~59'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Adder:sommatore|Add0~57 Adder:sommatore|Add0~59 } "NODE_NAME" } } { "Adder.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/Adder.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.969 ns Adder:sommatore\|Add0~61 6 COMB LCCOMB_X37_Y35_N18 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 2.969 ns; Loc. = LCCOMB_X37_Y35_N18; Fanout = 2; COMB Node = 'Adder:sommatore\|Add0~61'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Adder:sommatore|Add0~59 Adder:sommatore|Add0~61 } "NODE_NAME" } } { "Adder.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/Adder.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.040 ns Adder:sommatore\|Add0~63 7 COMB LCCOMB_X37_Y35_N20 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 3.040 ns; Loc. = LCCOMB_X37_Y35_N20; Fanout = 2; COMB Node = 'Adder:sommatore\|Add0~63'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Adder:sommatore|Add0~61 Adder:sommatore|Add0~63 } "NODE_NAME" } } { "Adder.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/Adder.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 3.450 ns Adder:sommatore\|Add0~64 8 COMB LCCOMB_X37_Y35_N22 3 " "Info: 8: + IC(0.000 ns) + CELL(0.410 ns) = 3.450 ns; Loc. = LCCOMB_X37_Y35_N22; Fanout = 3; COMB Node = 'Adder:sommatore\|Add0~64'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { Adder:sommatore|Add0~63 Adder:sommatore|Add0~64 } "NODE_NAME" } } { "Adder.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/Adder.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.461 ns) + CELL(0.438 ns) 4.349 ns rounder:rounding\|Comparison~0 9 COMB LCCOMB_X37_Y35_N30 7 " "Info: 9: + IC(0.461 ns) + CELL(0.438 ns) = 4.349 ns; Loc. = LCCOMB_X37_Y35_N30; Fanout = 7; COMB Node = 'rounder:rounding\|Comparison~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.899 ns" { Adder:sommatore|Add0~64 rounder:rounding|Comparison~0 } "NODE_NAME" } } { "rounder.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/rounder.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.466 ns) + CELL(0.275 ns) 5.090 ns rounder:rounding\|OUT_ROUND~0 10 COMB LCCOMB_X38_Y35_N16 1 " "Info: 10: + IC(0.466 ns) + CELL(0.275 ns) = 5.090 ns; Loc. = LCCOMB_X38_Y35_N16; Fanout = 1; COMB Node = 'rounder:rounding\|OUT_ROUND~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.741 ns" { rounder:rounding|Comparison~0 rounder:rounding|OUT_ROUND~0 } "NODE_NAME" } } { "rounder.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/rounder.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 5.174 ns rounder:rounding\|OUT_ROUND\[0\] 11 REG LCFF_X38_Y35_N17 1 " "Info: 11: + IC(0.000 ns) + CELL(0.084 ns) = 5.174 ns; Loc. = LCFF_X38_Y35_N17; Fanout = 1; REG Node = 'rounder:rounding\|OUT_ROUND\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { rounder:rounding|OUT_ROUND~0 rounder:rounding|OUT_ROUND[0] } "NODE_NAME" } } { "rounder.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/rounder.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.345 ns ( 45.32 % ) " "Info: Total cell delay = 2.345 ns ( 45.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.829 ns ( 54.68 % ) " "Info: Total interconnect delay = 2.829 ns ( 54.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.174 ns" { reg_sig:ff_4|Q[6] Adder:sommatore|Add0~34 Adder:sommatore|Add0~37 Adder:sommatore|Add0~57 Adder:sommatore|Add0~59 Adder:sommatore|Add0~61 Adder:sommatore|Add0~63 Adder:sommatore|Add0~64 rounder:rounding|Comparison~0 rounder:rounding|OUT_ROUND~0 rounder:rounding|OUT_ROUND[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.174 ns" { reg_sig:ff_4|Q[6] {} Adder:sommatore|Add0~34 {} Adder:sommatore|Add0~37 {} Adder:sommatore|Add0~57 {} Adder:sommatore|Add0~59 {} Adder:sommatore|Add0~61 {} Adder:sommatore|Add0~63 {} Adder:sommatore|Add0~64 {} rounder:rounding|Comparison~0 {} rounder:rounding|OUT_ROUND~0 {} rounder:rounding|OUT_ROUND[0] {} } { 0.000ns 0.747ns 0.703ns 0.452ns 0.000ns 0.000ns 0.000ns 0.000ns 0.461ns 0.466ns 0.000ns } { 0.000ns 0.150ns 0.271ns 0.504ns 0.071ns 0.071ns 0.071ns 0.410ns 0.438ns 0.275ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.007 ns - Smallest " "Info: - Smallest clock skew is 0.007 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.678 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK\" to destination register is 2.678 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLK 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "Datapath.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/Datapath.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLK~clkctrl 2 COMB CLKCTRL_G3 67 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 67; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "Datapath.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/Datapath.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.024 ns) + CELL(0.537 ns) 2.678 ns rounder:rounding\|OUT_ROUND\[0\] 3 REG LCFF_X38_Y35_N17 1 " "Info: 3: + IC(1.024 ns) + CELL(0.537 ns) = 2.678 ns; Loc. = LCFF_X38_Y35_N17; Fanout = 1; REG Node = 'rounder:rounding\|OUT_ROUND\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.561 ns" { CLK~clkctrl rounder:rounding|OUT_ROUND[0] } "NODE_NAME" } } { "rounder.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/rounder.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.36 % ) " "Info: Total cell delay = 1.536 ns ( 57.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.142 ns ( 42.64 % ) " "Info: Total interconnect delay = 1.142 ns ( 42.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.678 ns" { CLK CLK~clkctrl rounder:rounding|OUT_ROUND[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.678 ns" { CLK {} CLK~combout {} CLK~clkctrl {} rounder:rounding|OUT_ROUND[0] {} } { 0.000ns 0.000ns 0.118ns 1.024ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 2.671 ns - Longest register " "Info: - Longest clock path from clock \"CLK\" to source register is 2.671 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLK 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "Datapath.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/Datapath.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLK~clkctrl 2 COMB CLKCTRL_G3 67 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 67; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "Datapath.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/Datapath.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.017 ns) + CELL(0.537 ns) 2.671 ns reg_sig:ff_4\|Q\[6\] 3 REG LCFF_X35_Y35_N7 2 " "Info: 3: + IC(1.017 ns) + CELL(0.537 ns) = 2.671 ns; Loc. = LCFF_X35_Y35_N7; Fanout = 2; REG Node = 'reg_sig:ff_4\|Q\[6\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.554 ns" { CLK~clkctrl reg_sig:ff_4|Q[6] } "NODE_NAME" } } { "Reg_signed.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/Reg_signed.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.51 % ) " "Info: Total cell delay = 1.536 ns ( 57.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.135 ns ( 42.49 % ) " "Info: Total interconnect delay = 1.135 ns ( 42.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.671 ns" { CLK CLK~clkctrl reg_sig:ff_4|Q[6] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.671 ns" { CLK {} CLK~combout {} CLK~clkctrl {} reg_sig:ff_4|Q[6] {} } { 0.000ns 0.000ns 0.118ns 1.017ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.678 ns" { CLK CLK~clkctrl rounder:rounding|OUT_ROUND[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.678 ns" { CLK {} CLK~combout {} CLK~clkctrl {} rounder:rounding|OUT_ROUND[0] {} } { 0.000ns 0.000ns 0.118ns 1.024ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.671 ns" { CLK CLK~clkctrl reg_sig:ff_4|Q[6] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.671 ns" { CLK {} CLK~combout {} CLK~clkctrl {} reg_sig:ff_4|Q[6] {} } { 0.000ns 0.000ns 0.118ns 1.017ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "Reg_signed.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/Reg_signed.vhd" 16 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "rounder.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/rounder.vhd" 18 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.174 ns" { reg_sig:ff_4|Q[6] Adder:sommatore|Add0~34 Adder:sommatore|Add0~37 Adder:sommatore|Add0~57 Adder:sommatore|Add0~59 Adder:sommatore|Add0~61 Adder:sommatore|Add0~63 Adder:sommatore|Add0~64 rounder:rounding|Comparison~0 rounder:rounding|OUT_ROUND~0 rounder:rounding|OUT_ROUND[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.174 ns" { reg_sig:ff_4|Q[6] {} Adder:sommatore|Add0~34 {} Adder:sommatore|Add0~37 {} Adder:sommatore|Add0~57 {} Adder:sommatore|Add0~59 {} Adder:sommatore|Add0~61 {} Adder:sommatore|Add0~63 {} Adder:sommatore|Add0~64 {} rounder:rounding|Comparison~0 {} rounder:rounding|OUT_ROUND~0 {} rounder:rounding|OUT_ROUND[0] {} } { 0.000ns 0.747ns 0.703ns 0.452ns 0.000ns 0.000ns 0.000ns 0.000ns 0.461ns 0.466ns 0.000ns } { 0.000ns 0.150ns 0.271ns 0.504ns 0.071ns 0.071ns 0.071ns 0.410ns 0.438ns 0.275ns 0.084ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.678 ns" { CLK CLK~clkctrl rounder:rounding|OUT_ROUND[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.678 ns" { CLK {} CLK~combout {} CLK~clkctrl {} rounder:rounding|OUT_ROUND[0] {} } { 0.000ns 0.000ns 0.118ns 1.024ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.671 ns" { CLK CLK~clkctrl reg_sig:ff_4|Q[6] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.671 ns" { CLK {} CLK~combout {} CLK~clkctrl {} reg_sig:ff_4|Q[6] {} } { 0.000ns 0.000ns 0.118ns 1.017ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "rounder:rounding\|OUT_ROUND\[0\] SEL_MUX2\[1\] CLK 9.843 ns register " "Info: tsu for register \"rounder:rounding\|OUT_ROUND\[0\]\" (data pin = \"SEL_MUX2\[1\]\", clock pin = \"CLK\") is 9.843 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "12.557 ns + Longest pin register " "Info: + Longest pin to register delay is 12.557 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.850 ns) 0.850 ns SEL_MUX2\[1\] 1 PIN PIN_B17 9 " "Info: 1: + IC(0.000 ns) + CELL(0.850 ns) = 0.850 ns; Loc. = PIN_B17; Fanout = 9; PIN Node = 'SEL_MUX2\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SEL_MUX2[1] } "NODE_NAME" } } { "Datapath.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/Datapath.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.122 ns) + CELL(0.437 ns) 6.409 ns Adder:sommatore\|Add0~5 2 COMB LCCOMB_X40_Y35_N14 14 " "Info: 2: + IC(5.122 ns) + CELL(0.437 ns) = 6.409 ns; Loc. = LCCOMB_X40_Y35_N14; Fanout = 14; COMB Node = 'Adder:sommatore\|Add0~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.559 ns" { SEL_MUX2[1] Adder:sommatore|Add0~5 } "NODE_NAME" } } { "Adder.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/Adder.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.311 ns) + CELL(0.438 ns) 8.158 ns Adder:sommatore\|Add0~48 3 COMB LCCOMB_X34_Y35_N20 1 " "Info: 3: + IC(1.311 ns) + CELL(0.438 ns) = 8.158 ns; Loc. = LCCOMB_X34_Y35_N20; Fanout = 1; COMB Node = 'Adder:sommatore\|Add0~48'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.749 ns" { Adder:sommatore|Add0~5 Adder:sommatore|Add0~48 } "NODE_NAME" } } { "Adder.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/Adder.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.270 ns) + CELL(0.438 ns) 8.866 ns Adder:sommatore\|Add0~49 4 COMB LCCOMB_X34_Y35_N2 2 " "Info: 4: + IC(0.270 ns) + CELL(0.438 ns) = 8.866 ns; Loc. = LCCOMB_X34_Y35_N2; Fanout = 2; COMB Node = 'Adder:sommatore\|Add0~49'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.708 ns" { Adder:sommatore|Add0~48 Adder:sommatore|Add0~49 } "NODE_NAME" } } { "Adder.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/Adder.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.650 ns) + CELL(0.393 ns) 9.909 ns Adder:sommatore\|Add0~51 5 COMB LCCOMB_X37_Y35_N8 2 " "Info: 5: + IC(0.650 ns) + CELL(0.393 ns) = 9.909 ns; Loc. = LCCOMB_X37_Y35_N8; Fanout = 2; COMB Node = 'Adder:sommatore\|Add0~51'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.043 ns" { Adder:sommatore|Add0~49 Adder:sommatore|Add0~51 } "NODE_NAME" } } { "Adder.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/Adder.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.980 ns Adder:sommatore\|Add0~53 6 COMB LCCOMB_X37_Y35_N10 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 9.980 ns; Loc. = LCCOMB_X37_Y35_N10; Fanout = 2; COMB Node = 'Adder:sommatore\|Add0~53'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Adder:sommatore|Add0~51 Adder:sommatore|Add0~53 } "NODE_NAME" } } { "Adder.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/Adder.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 10.051 ns Adder:sommatore\|Add0~55 7 COMB LCCOMB_X37_Y35_N12 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 10.051 ns; Loc. = LCCOMB_X37_Y35_N12; Fanout = 2; COMB Node = 'Adder:sommatore\|Add0~55'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Adder:sommatore|Add0~53 Adder:sommatore|Add0~55 } "NODE_NAME" } } { "Adder.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/Adder.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 10.210 ns Adder:sommatore\|Add0~57 8 COMB LCCOMB_X37_Y35_N14 2 " "Info: 8: + IC(0.000 ns) + CELL(0.159 ns) = 10.210 ns; Loc. = LCCOMB_X37_Y35_N14; Fanout = 2; COMB Node = 'Adder:sommatore\|Add0~57'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { Adder:sommatore|Add0~55 Adder:sommatore|Add0~57 } "NODE_NAME" } } { "Adder.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/Adder.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 10.281 ns Adder:sommatore\|Add0~59 9 COMB LCCOMB_X37_Y35_N16 2 " "Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 10.281 ns; Loc. = LCCOMB_X37_Y35_N16; Fanout = 2; COMB Node = 'Adder:sommatore\|Add0~59'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Adder:sommatore|Add0~57 Adder:sommatore|Add0~59 } "NODE_NAME" } } { "Adder.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/Adder.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 10.352 ns Adder:sommatore\|Add0~61 10 COMB LCCOMB_X37_Y35_N18 2 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 10.352 ns; Loc. = LCCOMB_X37_Y35_N18; Fanout = 2; COMB Node = 'Adder:sommatore\|Add0~61'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Adder:sommatore|Add0~59 Adder:sommatore|Add0~61 } "NODE_NAME" } } { "Adder.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/Adder.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 10.423 ns Adder:sommatore\|Add0~63 11 COMB LCCOMB_X37_Y35_N20 2 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 10.423 ns; Loc. = LCCOMB_X37_Y35_N20; Fanout = 2; COMB Node = 'Adder:sommatore\|Add0~63'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Adder:sommatore|Add0~61 Adder:sommatore|Add0~63 } "NODE_NAME" } } { "Adder.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/Adder.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 10.833 ns Adder:sommatore\|Add0~64 12 COMB LCCOMB_X37_Y35_N22 3 " "Info: 12: + IC(0.000 ns) + CELL(0.410 ns) = 10.833 ns; Loc. = LCCOMB_X37_Y35_N22; Fanout = 3; COMB Node = 'Adder:sommatore\|Add0~64'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { Adder:sommatore|Add0~63 Adder:sommatore|Add0~64 } "NODE_NAME" } } { "Adder.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/Adder.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.461 ns) + CELL(0.438 ns) 11.732 ns rounder:rounding\|Comparison~0 13 COMB LCCOMB_X37_Y35_N30 7 " "Info: 13: + IC(0.461 ns) + CELL(0.438 ns) = 11.732 ns; Loc. = LCCOMB_X37_Y35_N30; Fanout = 7; COMB Node = 'rounder:rounding\|Comparison~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.899 ns" { Adder:sommatore|Add0~64 rounder:rounding|Comparison~0 } "NODE_NAME" } } { "rounder.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/rounder.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.466 ns) + CELL(0.275 ns) 12.473 ns rounder:rounding\|OUT_ROUND~0 14 COMB LCCOMB_X38_Y35_N16 1 " "Info: 14: + IC(0.466 ns) + CELL(0.275 ns) = 12.473 ns; Loc. = LCCOMB_X38_Y35_N16; Fanout = 1; COMB Node = 'rounder:rounding\|OUT_ROUND~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.741 ns" { rounder:rounding|Comparison~0 rounder:rounding|OUT_ROUND~0 } "NODE_NAME" } } { "rounder.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/rounder.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 12.557 ns rounder:rounding\|OUT_ROUND\[0\] 15 REG LCFF_X38_Y35_N17 1 " "Info: 15: + IC(0.000 ns) + CELL(0.084 ns) = 12.557 ns; Loc. = LCFF_X38_Y35_N17; Fanout = 1; REG Node = 'rounder:rounding\|OUT_ROUND\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { rounder:rounding|OUT_ROUND~0 rounder:rounding|OUT_ROUND[0] } "NODE_NAME" } } { "rounder.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/rounder.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.277 ns ( 34.06 % ) " "Info: Total cell delay = 4.277 ns ( 34.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.280 ns ( 65.94 % ) " "Info: Total interconnect delay = 8.280 ns ( 65.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.557 ns" { SEL_MUX2[1] Adder:sommatore|Add0~5 Adder:sommatore|Add0~48 Adder:sommatore|Add0~49 Adder:sommatore|Add0~51 Adder:sommatore|Add0~53 Adder:sommatore|Add0~55 Adder:sommatore|Add0~57 Adder:sommatore|Add0~59 Adder:sommatore|Add0~61 Adder:sommatore|Add0~63 Adder:sommatore|Add0~64 rounder:rounding|Comparison~0 rounder:rounding|OUT_ROUND~0 rounder:rounding|OUT_ROUND[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "12.557 ns" { SEL_MUX2[1] {} SEL_MUX2[1]~combout {} Adder:sommatore|Add0~5 {} Adder:sommatore|Add0~48 {} Adder:sommatore|Add0~49 {} Adder:sommatore|Add0~51 {} Adder:sommatore|Add0~53 {} Adder:sommatore|Add0~55 {} Adder:sommatore|Add0~57 {} Adder:sommatore|Add0~59 {} Adder:sommatore|Add0~61 {} Adder:sommatore|Add0~63 {} Adder:sommatore|Add0~64 {} rounder:rounding|Comparison~0 {} rounder:rounding|OUT_ROUND~0 {} rounder:rounding|OUT_ROUND[0] {} } { 0.000ns 0.000ns 5.122ns 1.311ns 0.270ns 0.650ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.461ns 0.466ns 0.000ns } { 0.000ns 0.850ns 0.437ns 0.438ns 0.438ns 0.393ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.410ns 0.438ns 0.275ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "rounder.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/rounder.vhd" 18 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.678 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK\" to destination register is 2.678 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLK 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "Datapath.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/Datapath.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLK~clkctrl 2 COMB CLKCTRL_G3 67 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 67; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "Datapath.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/Datapath.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.024 ns) + CELL(0.537 ns) 2.678 ns rounder:rounding\|OUT_ROUND\[0\] 3 REG LCFF_X38_Y35_N17 1 " "Info: 3: + IC(1.024 ns) + CELL(0.537 ns) = 2.678 ns; Loc. = LCFF_X38_Y35_N17; Fanout = 1; REG Node = 'rounder:rounding\|OUT_ROUND\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.561 ns" { CLK~clkctrl rounder:rounding|OUT_ROUND[0] } "NODE_NAME" } } { "rounder.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/rounder.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.36 % ) " "Info: Total cell delay = 1.536 ns ( 57.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.142 ns ( 42.64 % ) " "Info: Total interconnect delay = 1.142 ns ( 42.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.678 ns" { CLK CLK~clkctrl rounder:rounding|OUT_ROUND[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.678 ns" { CLK {} CLK~combout {} CLK~clkctrl {} rounder:rounding|OUT_ROUND[0] {} } { 0.000ns 0.000ns 0.118ns 1.024ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.557 ns" { SEL_MUX2[1] Adder:sommatore|Add0~5 Adder:sommatore|Add0~48 Adder:sommatore|Add0~49 Adder:sommatore|Add0~51 Adder:sommatore|Add0~53 Adder:sommatore|Add0~55 Adder:sommatore|Add0~57 Adder:sommatore|Add0~59 Adder:sommatore|Add0~61 Adder:sommatore|Add0~63 Adder:sommatore|Add0~64 rounder:rounding|Comparison~0 rounder:rounding|OUT_ROUND~0 rounder:rounding|OUT_ROUND[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "12.557 ns" { SEL_MUX2[1] {} SEL_MUX2[1]~combout {} Adder:sommatore|Add0~5 {} Adder:sommatore|Add0~48 {} Adder:sommatore|Add0~49 {} Adder:sommatore|Add0~51 {} Adder:sommatore|Add0~53 {} Adder:sommatore|Add0~55 {} Adder:sommatore|Add0~57 {} Adder:sommatore|Add0~59 {} Adder:sommatore|Add0~61 {} Adder:sommatore|Add0~63 {} Adder:sommatore|Add0~64 {} rounder:rounding|Comparison~0 {} rounder:rounding|OUT_ROUND~0 {} rounder:rounding|OUT_ROUND[0] {} } { 0.000ns 0.000ns 5.122ns 1.311ns 0.270ns 0.650ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.461ns 0.466ns 0.000ns } { 0.000ns 0.850ns 0.437ns 0.438ns 0.438ns 0.393ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.410ns 0.438ns 0.275ns 0.084ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.678 ns" { CLK CLK~clkctrl rounder:rounding|OUT_ROUND[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.678 ns" { CLK {} CLK~combout {} CLK~clkctrl {} rounder:rounding|OUT_ROUND[0] {} } { 0.000ns 0.000ns 0.118ns 1.024ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK TC_CNT_1 counter_Nbit:cnt_1\|tflipflop:\\GEN_CNT:6:TFF_X\|dflipflop:ff\|Q 8.072 ns register " "Info: tco from clock \"CLK\" to destination pin \"TC_CNT_1\" through register \"counter_Nbit:cnt_1\|tflipflop:\\GEN_CNT:6:TFF_X\|dflipflop:ff\|Q\" is 8.072 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 2.653 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to source register is 2.653 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLK 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "Datapath.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/Datapath.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLK~clkctrl 2 COMB CLKCTRL_G3 67 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 67; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "Datapath.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/Datapath.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.999 ns) + CELL(0.537 ns) 2.653 ns counter_Nbit:cnt_1\|tflipflop:\\GEN_CNT:6:TFF_X\|dflipflop:ff\|Q 3 REG LCFF_X1_Y25_N5 6 " "Info: 3: + IC(0.999 ns) + CELL(0.537 ns) = 2.653 ns; Loc. = LCFF_X1_Y25_N5; Fanout = 6; REG Node = 'counter_Nbit:cnt_1\|tflipflop:\\GEN_CNT:6:TFF_X\|dflipflop:ff\|Q'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.536 ns" { CLK~clkctrl counter_Nbit:cnt_1|tflipflop:\GEN_CNT:6:TFF_X|dflipflop:ff|Q } "NODE_NAME" } } { "dflipflop.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/dflipflop.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.90 % ) " "Info: Total cell delay = 1.536 ns ( 57.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.117 ns ( 42.10 % ) " "Info: Total interconnect delay = 1.117 ns ( 42.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.653 ns" { CLK CLK~clkctrl counter_Nbit:cnt_1|tflipflop:\GEN_CNT:6:TFF_X|dflipflop:ff|Q } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.653 ns" { CLK {} CLK~combout {} CLK~clkctrl {} counter_Nbit:cnt_1|tflipflop:\GEN_CNT:6:TFF_X|dflipflop:ff|Q {} } { 0.000ns 0.000ns 0.118ns 0.999ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "dflipflop.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/dflipflop.vhd" 6 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.169 ns + Longest register pin " "Info: + Longest register to pin delay is 5.169 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter_Nbit:cnt_1\|tflipflop:\\GEN_CNT:6:TFF_X\|dflipflop:ff\|Q 1 REG LCFF_X1_Y25_N5 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y25_N5; Fanout = 6; REG Node = 'counter_Nbit:cnt_1\|tflipflop:\\GEN_CNT:6:TFF_X\|dflipflop:ff\|Q'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter_Nbit:cnt_1|tflipflop:\GEN_CNT:6:TFF_X|dflipflop:ff|Q } "NODE_NAME" } } { "dflipflop.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/dflipflop.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.542 ns) + CELL(0.410 ns) 0.952 ns TC_CNT_1~1 2 COMB LCCOMB_X1_Y25_N22 1 " "Info: 2: + IC(0.542 ns) + CELL(0.410 ns) = 0.952 ns; Loc. = LCCOMB_X1_Y25_N22; Fanout = 1; COMB Node = 'TC_CNT_1~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.952 ns" { counter_Nbit:cnt_1|tflipflop:\GEN_CNT:6:TFF_X|dflipflop:ff|Q TC_CNT_1~1 } "NODE_NAME" } } { "Datapath.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/Datapath.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.252 ns) + CELL(0.393 ns) 1.597 ns TC_CNT_1~2 3 COMB LCCOMB_X1_Y25_N16 1 " "Info: 3: + IC(0.252 ns) + CELL(0.393 ns) = 1.597 ns; Loc. = LCCOMB_X1_Y25_N16; Fanout = 1; COMB Node = 'TC_CNT_1~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.645 ns" { TC_CNT_1~1 TC_CNT_1~2 } "NODE_NAME" } } { "Datapath.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/Datapath.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.930 ns) + CELL(2.642 ns) 5.169 ns TC_CNT_1 4 PIN PIN_J2 0 " "Info: 4: + IC(0.930 ns) + CELL(2.642 ns) = 5.169 ns; Loc. = PIN_J2; Fanout = 0; PIN Node = 'TC_CNT_1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.572 ns" { TC_CNT_1~2 TC_CNT_1 } "NODE_NAME" } } { "Datapath.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/Datapath.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.445 ns ( 66.65 % ) " "Info: Total cell delay = 3.445 ns ( 66.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.724 ns ( 33.35 % ) " "Info: Total interconnect delay = 1.724 ns ( 33.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.169 ns" { counter_Nbit:cnt_1|tflipflop:\GEN_CNT:6:TFF_X|dflipflop:ff|Q TC_CNT_1~1 TC_CNT_1~2 TC_CNT_1 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.169 ns" { counter_Nbit:cnt_1|tflipflop:\GEN_CNT:6:TFF_X|dflipflop:ff|Q {} TC_CNT_1~1 {} TC_CNT_1~2 {} TC_CNT_1 {} } { 0.000ns 0.542ns 0.252ns 0.930ns } { 0.000ns 0.410ns 0.393ns 2.642ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.653 ns" { CLK CLK~clkctrl counter_Nbit:cnt_1|tflipflop:\GEN_CNT:6:TFF_X|dflipflop:ff|Q } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.653 ns" { CLK {} CLK~combout {} CLK~clkctrl {} counter_Nbit:cnt_1|tflipflop:\GEN_CNT:6:TFF_X|dflipflop:ff|Q {} } { 0.000ns 0.000ns 0.118ns 0.999ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.169 ns" { counter_Nbit:cnt_1|tflipflop:\GEN_CNT:6:TFF_X|dflipflop:ff|Q TC_CNT_1~1 TC_CNT_1~2 TC_CNT_1 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.169 ns" { counter_Nbit:cnt_1|tflipflop:\GEN_CNT:6:TFF_X|dflipflop:ff|Q {} TC_CNT_1~1 {} TC_CNT_1~2 {} TC_CNT_1 {} } { 0.000ns 0.542ns 0.252ns 0.930ns } { 0.000ns 0.410ns 0.393ns 2.642ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "counter_Nbit:cnt_1\|tflipflop:\\GEN_CNT:0:TFF_X\|dflipflop:ff\|Q RST_n CLK 0.489 ns register " "Info: th for register \"counter_Nbit:cnt_1\|tflipflop:\\GEN_CNT:0:TFF_X\|dflipflop:ff\|Q\" (data pin = \"RST_n\", clock pin = \"CLK\") is 0.489 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.653 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to destination register is 2.653 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLK 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "Datapath.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/Datapath.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLK~clkctrl 2 COMB CLKCTRL_G3 67 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 67; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "Datapath.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/Datapath.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.999 ns) + CELL(0.537 ns) 2.653 ns counter_Nbit:cnt_1\|tflipflop:\\GEN_CNT:0:TFF_X\|dflipflop:ff\|Q 3 REG LCFF_X1_Y25_N9 6 " "Info: 3: + IC(0.999 ns) + CELL(0.537 ns) = 2.653 ns; Loc. = LCFF_X1_Y25_N9; Fanout = 6; REG Node = 'counter_Nbit:cnt_1\|tflipflop:\\GEN_CNT:0:TFF_X\|dflipflop:ff\|Q'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.536 ns" { CLK~clkctrl counter_Nbit:cnt_1|tflipflop:\GEN_CNT:0:TFF_X|dflipflop:ff|Q } "NODE_NAME" } } { "dflipflop.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/dflipflop.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.90 % ) " "Info: Total cell delay = 1.536 ns ( 57.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.117 ns ( 42.10 % ) " "Info: Total interconnect delay = 1.117 ns ( 42.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.653 ns" { CLK CLK~clkctrl counter_Nbit:cnt_1|tflipflop:\GEN_CNT:0:TFF_X|dflipflop:ff|Q } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.653 ns" { CLK {} CLK~combout {} CLK~clkctrl {} counter_Nbit:cnt_1|tflipflop:\GEN_CNT:0:TFF_X|dflipflop:ff|Q {} } { 0.000ns 0.000ns 0.118ns 0.999ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "dflipflop.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/dflipflop.vhd" 6 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.430 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.430 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns RST_n 1 PIN PIN_P1 11 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P1; Fanout = 11; PIN Node = 'RST_n'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { RST_n } "NODE_NAME" } } { "Datapath.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/Datapath.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.921 ns) + CELL(0.510 ns) 2.430 ns counter_Nbit:cnt_1\|tflipflop:\\GEN_CNT:0:TFF_X\|dflipflop:ff\|Q 2 REG LCFF_X1_Y25_N9 6 " "Info: 2: + IC(0.921 ns) + CELL(0.510 ns) = 2.430 ns; Loc. = LCFF_X1_Y25_N9; Fanout = 6; REG Node = 'counter_Nbit:cnt_1\|tflipflop:\\GEN_CNT:0:TFF_X\|dflipflop:ff\|Q'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.431 ns" { RST_n counter_Nbit:cnt_1|tflipflop:\GEN_CNT:0:TFF_X|dflipflop:ff|Q } "NODE_NAME" } } { "dflipflop.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/dflipflop.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.509 ns ( 62.10 % ) " "Info: Total cell delay = 1.509 ns ( 62.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.921 ns ( 37.90 % ) " "Info: Total interconnect delay = 0.921 ns ( 37.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.430 ns" { RST_n counter_Nbit:cnt_1|tflipflop:\GEN_CNT:0:TFF_X|dflipflop:ff|Q } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.430 ns" { RST_n {} RST_n~combout {} counter_Nbit:cnt_1|tflipflop:\GEN_CNT:0:TFF_X|dflipflop:ff|Q {} } { 0.000ns 0.000ns 0.921ns } { 0.000ns 0.999ns 0.510ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.653 ns" { CLK CLK~clkctrl counter_Nbit:cnt_1|tflipflop:\GEN_CNT:0:TFF_X|dflipflop:ff|Q } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.653 ns" { CLK {} CLK~combout {} CLK~clkctrl {} counter_Nbit:cnt_1|tflipflop:\GEN_CNT:0:TFF_X|dflipflop:ff|Q {} } { 0.000ns 0.000ns 0.118ns 0.999ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.430 ns" { RST_n counter_Nbit:cnt_1|tflipflop:\GEN_CNT:0:TFF_X|dflipflop:ff|Q } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.430 ns" { RST_n {} RST_n~combout {} counter_Nbit:cnt_1|tflipflop:\GEN_CNT:0:TFF_X|dflipflop:ff|Q {} } { 0.000ns 0.000ns 0.921ns } { 0.000ns 0.999ns 0.510ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "190 " "Info: Peak virtual memory: 190 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 30 11:56:40 2019 " "Info: Processing ended: Tue Apr 30 11:56:40 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
