INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wingk/Desktop/Vivado/project_10/project_10.sim/sim_1/synth/func/xsim/seg7_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seg7
INFO: [VRFC 10-311] analyzing module glbl
