1 
 
計劃中英文摘要及關鍵詞(keywords) 
 
汽車電子可說是近來繼電腦、通訊與消費性電子「3C」之後，成長性最被看好的第四
「C」(car)產業，許多不同之車用電子設備陸續地被引入到汽車環境中，產生必須以單一網
路來控制這些電子設備。而車內通訊網路之建立，則有賴於每一個車用電子設備（亦即電
控單元，ECU）具有容易安裝與穩定性高之連結網路之節點，其可使得該ECU 容易在網路
上使用與控制，以達成車用資訊通訊（Car Telematics）系統之目標。根據市場研究公司IC 
Insights 估計，2004 年車用 IC 市場為115 億美元，CAGR（年複合增長率）約為10%。
而車內網路形成後，2010 年汽車安裝車用電子的比例亦將達40%，因此車用電子市場的未
來發展潛力十足，可為相關廠商帶來豐厚的收益，更是國內高科技廠商再創高成長的一大
契機。 
本計畫「10 Mbps 車用電子匯流排傳接器與中繼器晶片系統研製」以進行10Mbps 車
用電子規格，FlexRay，實體層之匯流排傳接器與驅動器的研究與實作。本計畫之主要研究
目標為FlexRay 匯流排傳接器（包括驅動器、接收器、與主機介面溝通之transciever、電源
管理電路）之SOC 實現。除了採用低功率電路設計方法外，我們亦將進行高低溫(-40℃~ 
+125℃)測試，以確保所研發之FlexRay 節點介面電路之正確性。 
 
Automobile electronics has been deemed as the 4th “C” with a potential gigantic market right 
after Computer, Communication and Consumer electronics. Many novel electronic devices have 
been introduced and installed in recently publicized cars. Therefore, an in-car network has been 
proposed to control and supervise all of the automobile electronics. Car Telematics has been 
recognized as a communication system to fulfill such a demand, providing drivers safety and 
information, including vehicle tracking, navigation and entertainment, from a control center. 
However, all of these ECU (electronic control unit) devices heavily rely on the quality of the 
nodes connected to the in-car bus. The size of the automobile electronics, according to IC Insights, 
is 11.5 BUSD with a 10% CAGR. Meanwhile, after the in-car network is successfully realized, 
the ratio of electrified auto parts has been projected to be 40% in 2010. Undoubtfully, it is really a 
big market for our IC design houses, foundries, and car manufacturing companies. 
The project, “Design and Implementation of 10 Mbps Automobile Electronic Bus 
Transceiver SOC and Repeater,” is aimed at the design and SOC implementation, and the bus 
transceiver, including bus driver, bus guardian, and power management circuitry required for 
FlexRay Physical Layer specifications. Besides adopting low power design methodologies, wide 
range temperature testing will be carried out to ensure the reliability and safety of the developed 
interface circuits. 
 
關鍵詞：FlexRay，車用電子，車內網路，傳接器，匯流排中繼器 
Keyword : FlexRay, automobile electronics, in-car networking, bus transceiver, SOC 
3 
 
廣泛使用之 CAN 標準速率（1 Mbps）的 20 倍。因此，藉由 FlexRay 之系統建立，任何車
用設備均可以經由其網路結構進行連結與控制，每一個車用設備都被視為一個節點
（node），而一個節點即是一個 ECU（electronic control unit）與一個 FlexRay 傳接器所構
成。甚至由於 FlexRay 頻寬甚高之故，連視訊資料（如數位電視影音訊號、倒車後視 CCD
訊號、或是前方死角之防撞 CCD 訊號等），也可以傳送至車內之任一個平面顯示器，最終
之目標是所有車內設施均為 x-by-wire（x = steer, brake, accelerate, A/V, safety, etc.），亦稱
「線控 x」，如圖 2.1 所示，同時也要減少車輛控制對液壓系統的依賴，最可能的應用就是
線控刹車與線控導航。 
因為未來之 FlexRay 技術將是用於車輛控制操作，因此環境因素將使得晶片設計所考
量之方向與習知 IT/PC 或是無線通訊有所不同。這些環境因素包括：安全規範嚴謹、溫度
範圍增大（-40 ~ +125 oC）、電池電壓不同（12V、24V、42V）、低待機電流省電要求、
電池電壓變化極大、多媒體資訊傳輸需求、應用裝置多樣化等[5]。所以無論是匯流排介面、
控制器、電源處理因素，重新開發不同之電路與晶片設計技術。本計畫之目的，係根據
FlexRay 車用電子系統標準[3]，[4]，設計與實現一低功率與高速傳輸車用資訊通訊傳接器
SOC 與匯流排中繼器（bus repeater）。 
 
圖 2.1：FlexRay 知未來應用（x-by-wire） 
 
三、 文獻探討 
對於國內而言，由於 FlexRay 為一嶄新之車用電子規格，國內外學術界先前對此方面
之研究著墨不多，大多以 1980 年代所制訂之 CAN、LIN、MOST 等之研究為主另外，國
內對於車用電子之相關研究如下： 
1. 工研院系統晶片中心：由任建葳主任率領之研究團隊曾經有興趣發展，但因近兩年
之科技預算大幅被刪減而暫時延緩研發，短期內可能因此而難以進行。 
2. 彰師大彰師大車輛軌道技術研究所：吳建達教授在車輛訊號與雜訊消除方面具有相
當之研究，但是均以系統應用為主。 
3. 裕隆汽車公司：極力推動國內 Telematics 規範並積極籌設聯盟，但是係以應用層為
主要導向。 
而對國外而言，同樣由於 FlexRay 為一嶄新之標準，國外車用電子大廠尚未真正完全
積極投入，而過去二十年在 CAN、LIN、MOST 等領域之主要車用電子傳接器介面 IC 供應
5 
 
 
圖 4.2：整合型晶片架構圖 
1. BD_Normal mode: 
在 BD_Normal 模式下，傳接器可以傳送或是接收匯流排上的資料，匯流排處於偏壓狀
態。 
2. BD_Standby mode: 
BD_Standby 模式為省電模式。傳接器在此模式下無法傳送或是接收資料。匯流排經由
接收器之輸入電阻接地。 
3. BD_Sleep mode: 
BD_Sleep 模式亦為省電模式。在電源供應異常或不足的情況下，經由 Host 端的控制，
傳接器晶片可進入此運作模式。傳接器在此模式下無法傳送或是接收資料。匯流排經由
接收器之輸入電阻接地。 
4. BD_ Receive_Only mode: 
在 BD_Receive_Only 模式下，傳接器只可接收匯流排上之資料，無法傳送訊號至匯流排
上，而匯流排亦處於偏壓狀態。 
經由 Host Interface 儲存現在傳接器之運作狀態，其餘區塊可依照目前運作狀態及相關
輸入決定控制器之輸出信號。貯存於 Host Interface 內之運作狀態為 4 位元 One-Hot 編碼。
Host Interface 相關之輸入信號控制定義如下： 
STBN NORN RCON SLPN 傳接器運作模式
high high high High BD_Normal 
high low high High BD_Normal 
high high low High BD_Read_Only 
high high high Low BD_Sleep 
low high high High BD_Standby 
low low low Low BD_Standby 
表 4.1：Host Interface 輸入信號定義 
Communication Control Interface 負責接收上層欲傳送之資料 TxD (Transmit Data)，並產
生控制訊號以控制傳送器將資料傳入匯流排。或是接收由接收器所收到的匯流排信號
7 
 
 對於 Tx 的設計，我們提出了一個類似於 LVDS 的電路架構，如圖 4.6 所示。其中，
Data0_C、Data1_C、Idle_C 以及 Idle_LP_C皆是用來控制 Tx 之控制訊號。Data0_C 與 Data1_C
為一對數位之差動訊號，用來表示所要被傳送的一個位元，而 Idle_C 與 Idle_LP_C 為一對
用來表示閒置狀態的訊號，當 Idle_C 為高準位時，BP 與 BM 的輸出電壓將會被同樣鎖在
Vref 這個電壓上。另外，當 Idle_LP_C 為高準位時，則是代表著該系統工作在省電模式之
中，此時 BP 與 BM 的輸出電壓將會被降低至 0 V 左右。而 Vdd33V 則代表著該電路的電源
電壓。En 和 EnB 是由 Idle_C 以及 Idle_LP_C 經過邏輯運算所產生的致能以及除能訊號，利
用這兩個訊號來控制電晶體 M101、M102、M103 以及 M104 的開關以達到我們所需要的輸
出訊號。當 Data_1 Signal = 1、Data_0 Signal = 0、Idle_C = 0 以及 Idle_LP_C = 0 的狀態時，
則 En = 0 且 EnB = 1，此時電晶體 M103 與 M102 將會被開啟，則 BP 的電壓將會被拉升而
BM 的電壓將會被降低，則表示訊號”1”被傳遞到匯流排之上。 
 
圖 4.6：Transmitter (Tx)電路圖 圖 4.7：Receiver (Rx)電路圖 
在 Rx 的電路設計上，相較於傳統的接收器電路，由於在 FlexRay 系統中，接收器必須
能夠明確的辨別在匯流排上的訊號是否為閒置訊號，所以我們提出了一種使用三個比較器
的接收電路，該架構如圖 4.7 所示。其中，Comparator0 是用來辨別匯流排訊號中 Active 狀
態下的 Data_1 Signal 與 Data_0 Signal。而 Comparator1 與 Comparator2 則是用來判別匯流排
上的輸入訊號是否為閒置訊號。 
在第一版的設計中，我們使用 TSMC 0.35 μm Mixed-Signal 製程完成了一顆前瞻性晶片
以及一顆教育性晶片的下線，晶片編號分別為 D35-96b-01a 與 D35-96b-79e。前瞻性晶片中
包含了完整的數位端控制電路以及類比端的傳接器電路。而教育性晶片則只包含了類比端
的傳接器電路部分，如此的設計可以分別驗證各別區塊之功能性。在 TSMC 0.35 μm 
Mixed-Signal 設計流程中，我們使用 5 V 當成類比端的電源電壓，並規範 Vref 是為 2.5 V，
以符合 FlexRay 的規範。但由於國家晶片中心於 96 下半年度取消了 TSMC 0.35 μm 
Mixed-Signal 製程，為了方便將來整合 Cell-Base 的設計流程，所以在新一版的設計，我們
則更改為使用 TSMC 0.18 μm Mixed-Signal 製程來設計我們的類比端，並以 3.3 V 為我們的
類比端電源電壓，且定義 Vref 是為 2 V，亦完全符合 FlexRay 的規範。 
圖 4.8 為第一版傳接器整合晶片之 AMS 混合信號模擬圖，模擬分別位於匯流排兩端
FlexRay 傳接器節點。TxD 為傳送端欲傳送之資料訊號。TxEN 為低準位致能之傳送致能信
9 
 
 
圖 4.12：通訊傳輸量測波形(二) 
下面列表為傳送端電路與接收端電路之實體量測結果。 
傳送信號規格限制 量測結果 
匯流排差動電壓差 600~2000 mV 1045 mV 
匯流排閒置狀態時之偏壓 0~30 mV 27 mV 
負緣傳輸延遲 <100 ns 14.346 ns 
正緣傳輸延遲 <100 ns 12.844 ns 
正負源傳輸延遲差異* <4 ns 1.502 ns 
匯流排上升延遲時間 5~25 ns 6.981 ns 
匯流排下降延遲時間 5~25 ns 7.089 ns 
匯流排轉態之延遲時間 
閒置Î活動 <100 ns 7.697 ns 
活動Î閒置 <100 ns 10.408 ns 
匯流排反應時間 
閒置Î活動 <30 ns 7.390 ns 
活動Î閒置 <30 ns 12.101 ns 
匯流排短路之最大電流 <100 mA 14 mA 
*正負源傳輸延遲差異 = |正緣接收延遲-負緣接收延遲| 
表 4.2：傳送端之量測結果 
 
接收信號規格限制 量測結果(10 Mbps) 
負緣接收延遲 <100 ns 20.201 ns 
正緣接收延遲 <100 ns 19.940 ns 
接收延遲差異* <5 ns 0.261 ns 
閒置反應時間 50~400 ns 299.88 ns 
活動反應時間 100~450 ns 257.221 ns 
*接收延遲差異 = |正緣傳輸延遲-負緣傳輸延遲| 
表 4.3：接收端之量測結果 
經過實體晶片電路的量測，在這一版的設計中，最高可以在資料速率為 22 Mbps 下依
然正常的工作，這樣的傳輸速率是大於 FlexRay 規格所規範的 2.2 倍。 
而在第二版類比端傳接器的設計，我們已經獲得國家晶片中心審核為前瞻性晶片，下
線編號為 T18-96d-99。在新一版的設計，我們不僅只是將 0.35 μm 的製程轉換至 0.18 μm 的
製程，由圖 4.13 之佈局後模擬圖可以得知，我們亦提高整體傳接器的資料速率達到 40 
Mbps，用以相容於將來 FlexRay 規格的發展。 
 
1 
 
可供推廣之研發成果資料表 
■ 可申請專利 □ 可技術移轉  日期：96 年 10 月 31 日 
國科會補助計畫 
計畫名稱：10 Mbps 車用電子匯流排傳接器與中繼器晶片系統研製（I）
計畫主持人：王朝欽 
計畫編號：NSC95-2221-E-110-113  學門領域：微電工程 
技術/創作名稱 使用低壓製程達到高電壓電流差動傳接器 
發明人/創作人 王朝欽 
技術說明 
中文： 
在先前的研究中，要達到 FlexRay 傳接器的標準是必須使用到較高電
壓的矽製程。而我們在傳送端使用類似於 LVDS 之電路架構來達成
FlexRay 標準所要求的輸出差動訊號，而接收端則只使用了三個電壓準
位比較器則可判別匯流排中所傳遞的訊號。在這傳接器的設計中，我
們使用較低電壓的半導體製程同樣的能夠達到 FlexRay 的標準。 
 
英文： 
In the prior works, the transceivers in the bus driver were implemented by
high-voltage silicon processes. By contrast, we propose an LVDS-like transmitter
design which can provide the differential output signals of FlexRay standard.
Besides, our receiver design uses a 3-comparator scheme to carry out the signal
on the bus. The proposed transceiver design can be implemented by low-voltage
semiconductor process and conform to the FlexRay standard. 
可利用之產業 
及 
可開發之產品 
本技術可利用在高速車用網路驅動晶片上。 
技術特點 
利用較低電壓之製程，達到較高電壓與電流之驅動電路，如此可以使
得類比驅動電路與數位控制電路在製程方面更容易整合成一單系統晶
片。 
推廣及運用的價值 
本計劃所開發傳接器之規格甚至超越目前所訂定之車用網路標準規
格，將來隨著車用網路規格之提升，本計劃所開發之傳接器亦能夠勝
任。 
※ 1.每項研發成果請填寫一式二份，一份隨成果報告送繳本會，一份送 貴單位研
發成果推廣單位（如技術移轉中心）。 
※ 2.本項研發成果若尚未申請專利，請勿揭露可申請專利之主要內容。 
※ 3.本表若不敷使用，請自行影印使用。 
1 
 
IEEE 國際消費性電子研討會(ICCE’2007) 
IEEE International Conference on Electronics 2007 
(01/10/2007 ~ 01/14/2007) 
 Las Vegas, USA 
會議報告 
 
參加會議經過： 
 本次 ICCE’2007 會議雖然大會論文報告與展示時間為 01/12~06/14，但是
因為 01/08~01/11 為全世界最大之消費性電子展（Consumer Electronics Show, 
CES）也同樣在 Las Vegas 舉行，同時 ICCE 亦為 CES 大會之配合周邊會議之
一，所有與會者皆可以免費入場參觀最先進之電子產品資訊，非常值得參加。
另外，01/10~01/11 也有重要之 ICCE tutorial session，包括 Peer-to-Peer 
Technology and Its Applications 與 Perceived Motion Blur and Sharpness in 
Liquid Crystal Television 等之討論，也相當具有可看性。因此，本人提前一天
出發（01/10），才有機會到場參觀 CES 展覽。於是本人搭乘本國籍飛機，即
長榮航空之飛機，在 01/10 傍晚到達洛杉磯，再轉機到 Las Vegas。抵達目的
地後，即住進預定之旅館（Circus Circus Hotel）後，因為實在飛行時間太久
（若加上轉機時間，將近一天），即先行休息。 
  
 一月十一日先到 ICCE 註冊處報到，因為其 tutorial session 需要另外收費，
因此決定到 CES 會場參觀。先由 Hilton Hotel 會場開始，亦即 Las Vegas 
Convention Center 之北館，這一區主要都是亞洲中小公司所構成，包括來自
台灣、香港、韓國、與大陸之廠商。由於本人在消費性電子之研究以數為電
視為主，因此主要之參訪對象，均以此相關方面者為主，例如：大通、兆赫、
Grandtek 等。然後，開始參觀車用電子展示館為主，包括國際知名大廠，如
BOSS、Alpine、SVC、NECVOX、Clarion 等公司。他們對於未來車用數為電
視以及車用資訊電子等產品，都有新一代產品問世。下午則到 Central Hall 參
觀，該館之主要參展廠商，均以國際知名之大廠為主軸，如 Intel, Microsoft, 
Sony, Toshiba, Casio, Samsung, LG 等，非常具有可看性。其中，TI 所推出之
DLP，很可能是下一代影音計算之核心，非常具有競爭力。CES 之參展情形
如圖一與圖二所示。 
 
 一月十二日向大會（North Hall at Convention Center）報到與註冊，並領取
會議資料與論文集光碟，開始準備參加並聆聽一些相關領域研究之論文發
表，特別是關於 mobile TV，以及 ATSC 之等化技術等。早上 10:30 的 Session 
1.2 中，本人連續口頭發別兩篇論文：HANDHELD DVB-T DIGITAL TV WITH 
AN AUTOMATIC ANTENNA SELECTION METHOD FOR MOBILE 
RECEPTION 與 DVB-T RECEIVER WITH A FULLY DIGITAL I/Q 
附件一 
3 
 
 
圖一：CES 會場一隅 
 
圖二：CES 會場一隅 
1.2-1 
Handheld DVB-T Digital TV with An Automatic Antenna 
Selection Method for Mobile Reception 
Chua-Chin Wang1,2, Senior Member, IEEE, Gang-Neng Sung1, Jie-Yu Liao1, Jason Chang2, and Ron Hu2  
 
Abstract — A handheld DVB-T TV with a 3.5” LCD panel 
for mobile entertainment is presented in this work.  A dual-
board design is used in such a TV receiver.  An MPEGII 
hardware decoder is included to decode the received signals 
and generate crystal clear terrestrial broadcast DVB-T DTV 
programs.  In addition, an automatic antenna signal detection 
method is proposed to determine which of the build-in 
telescopic antenna or an external antenna is selected to 
deliver the received signal depending on the quality of the 
received signals individually.  Field trials proved that the TV 
receiver works perfectly at a signal strength -80 dBm with a 
moderate mobile speed. 
 
Keywords : DVB-T, mobile TV, handheld, sensitivity, wireless network 
I. INTRODUCTION 
DVB-T digital TV receivers compliant with ETS 300 744 
DVB-T standard are particularly designed for resistance of  
Doppler effects when the receivers are in a mobile scenario, 
e.g., moving in a vehicle or walking in a park. Particularly, 
ever since the booming of cellular phones and iPODs, 
personal A/V entertainment electronics has attracted lots of 
spotlight. Thus, two major problems appear when engineers 
try to design DVB-T handheld digital TVs (DTV) : the power 
consumption and the antenna reception quality. The former 
problem unavoidably leads to another difficulty : how to 
efficiently dissipate the generated heat in an expectedly small 
TV set ?   The second problem is the reception of the DVB-T 
signals for the handheld TVs is not consistently stable.  For 
instance, when a person enjoys his TV programs while 
walking from a park into a building, the reception becomes 
bad mainly due to the multi-path effect, [1], [2], [3].  
Although the quality of the received signals can be enhanced 
by utilizing a so-called “diversity technique” with two 
antenna/demodulator frontend [4], the power consumption as 
well as the heat dissipation problems become even worse.  
The reason is that the power consumption of the extra NIM 
(network interface module), composed of a COFDM 
demodulator, an RF frontend and other discretes, is large.  In 
this work, we propose an automatic antenna selection method 
by continuously monitoring the reception quality of two 
antennas, i.e., one build-in telescopic antenna and one 
attachable antenna.  The proposed method has been proved on 
a handheld DVB-T TV to possess -80 dBm sensitivity at a 50 
km/hr moving speed.   
 
 
 
 
II. HANDHELD DVB-T TV DESIGN 
An overview of the proposed handheld DVB-T TV receiver 
is shown in Fig. 1.     
 
 
Fig.  1.  Overview of the proposed handheld DVB-T TV 
 
A. Automatic Antenna Selection in FrontEnd Circuitry 
The build-in telescopic antenna (ANT0) is coupled to port 0, 
which is deemed as the default antenna (ANTF).  Port 1 is 
reserved for an attachable external antenna (ANT1) which is 
mainly for indoor or stationary reception usage.  Referring to 
Fig. 1, if ANT1 is not present, the ENG is low, the baseband 
controller set SW=0 to select ANT0 as the input to the 
COFDM demodulator.  Notably, the COFDM demodulator 
converts the received signal into an MPEG2 transport stream 
(TS).  By contrast, as soon as ANT1 is engaged at port 1, 
ENG is pulled high to trigger the automatic antenna selection 
mechanism in the baseband processor.     
  
 The automatic antenna selection method, as shown in Fig. 2, 
is summarized as follows.  
 
1. Q0 and Q1 denote the BER (or PER) quality of the 
received signals from ANT0 and ANT1, respectively.  
Meanwhile, E0 and E1 represent the power of the received 
signals from ANT0 and ANT1, respectively.  QF and EF 
are, respectively, the signal quality and power of ANTF.  
2. th1, th2, th3, and th4 are different user- or designer-
defined thresholds.  They can be programmed in the 
system firmware depending on the usage or areas.   
3. Two major performance indices are signal quality (Q, BER) 
and signal strength (E, power).  The priority is the former 
one in our method.  It is why the comparison of the quality 
is earlier than that of the strength in Fig. 2. (S05 ~ S12) 
4. Periodically monitoring the signal quality and power of the 
selected antenna is required in order to avoid that the TV is 
 
1 : C.-C. Wang, G.-N. Sung, and J.-Y. Liao are with Dept. of Electrical 
Engineering, National Sun Yat-Sen University, Kaohsiung, Taiwan. 
2 : C.-C. Wang, J. Chang, and R. Hu are with Asuka Semiconductor Inc., 
Hsinchu, Taiwan.  
§ :  This work is partially supported by National Science Council under 
grant NSC 94-2213-E-110-022 and NSC 94-2213-E-110-024.  
1-4244-0763-X/07/$20.00 ©2007 IEEE
1.2-2 
Abstract -- This paper describes the design of a digital I/Q 
separator which is applied to DVB-T receivers. The proposed I/Q 
separator not only avoids problems caused by analog I/Q 
separators, e.g., gain error, phase error, DC offset, etc., it also 
resolves the difficulties of prior digital I/Q separators, e.g., large 
area, large gate count, and high power consumption by insertion 
of decimation filters. A prototypical system as well as a chip has 
been designed using 0.18-μm single-poly six-metal CMOS process 
with core area of 1.59 mm2. The total power consumption is 
merely 433 μW at a 20.0 MHz system clock. 
 
Key word: demodulation, I/Q separator, decimation filter, DVB-
T, wireless network 
I. INTRODUCTION 
I/Q separator plays a very important role in most of the 
demodulators for wireless communication systems. The  
traditional analog quadrature demodulator with analog-to-
digital converters (ADCs) is illustrated in Fig. 1. The 
intermediate frequency (IF) input signal, s(t), is mixed with 
the local oscillator (LO) and a 90 degree delayed signal of the 
same frequency. Two orthogonal channels known as the in-
phase (I) channel and the quadrature-phase (Q) channel are 
generated. Several problems in which a traditional analog I/Q 
separator have been recognized, e.g., gain error, phase error 
[4], and DC offset [1]. By contrast, fully digital I/Q separators 
like Hilbert transform [2], band-pass signal [2] and decimation 
filter [2], can dodge these problems but pay the expense of 
large area, large gate count, and high power consumption. 
 
  
 
Fig. 1. Conventional analog I/Q separator  
II. FULLY DIGITAL I/Q SEPARATOR  DESIGN  
Fig. 2 shows a traditional digital I/Q separator. The basic 
component has an ADC, an LO, two multipliers, and two low-
pass filters (LPF). We will transform such an architecture into 
 
 
  ∗ This research was partially supported by the National Heath Research 
Institutes under grant NHRI-EX94-9319EI and National Science Council 
under grant NSC 94-2213-E-110-022  and NSC 94-2213-E-110-024. 
 1 C.-C. Wang. M.-K. Chang, and T.-W. Zheng are with Department of 
Electrical Engineering, National Sun Yat-Sen  University, 80424, Taiwan. (e-
mail: ccwang@ee.nsysu.edu.tw). 
a fully digital I/Q separator through detailed analysis both in 
time domain and frequency domain.   
 
  
Fig. 2. Traditional digital I/Q separator 
A. Local Oscillator 
The local oscillator (LO) frequency is set to be 1/4 of the 
ADC conversion frequency. Fig. 3 shows that the mixing in I 
channel between the output of the ADC and the LO is 
simplified to be a multiplication with a sequence of +1, 0, -1, 
0... . By contrast, the mixing in Q channel becomes a 
multiplication with a sequence of 0, -1, 0, +1… . The LO 
signal generation is now degenerated to be a trivial digital 
operation, while  the multipliers implementing the mixers in 
Fig. 2 are reduced to a circuit that simply passes, nullifies or 
reverses the sign of the data. For instance, at t = 0, the input 
signal is multiplied by +1 in the I channel and 0 in the Q 
channel. At t=T/4, the input signal is multiplied by +1 in the Q 
channel and 0 in the I channel, meaning that this sample is fed 
directly to the Q channel. At t = T/2, the signal is multiplied 
by -1 and fed to the I channel. Last at t = 3T/4, the signal is 
inverted and fed to the Q channel. This sequence is constantly 
repeated to produce the continuous I and Q streams. 
 
A/D
I
fs=4*fIF
+1 .  0. -1.  0
Q
0 .  +1. 0.  -1
-90o
fLO
s(t)
sample rate of ADC
(fs )= 4*fIF = 18 MHz
data frequency= 9 MHz
cos(2πfIFt)
sin(2πfIFt)
t
t
0
T/2
T
3T/2
T/4
3T/4
5T/4
7T/4
I1 Q1 I2 Q2 I3 Q3 I4 Q4
intermediate frequency
(fIF )= 4.5 MHz
 
Fig. 3. LO simplification 
 
In short, the sequence after the proper inversion and 
 DVB-T Receiver With a Fully Digital I/Q Separator* 
Chua-Chin Wang1,  , Senior Member, IEEE, Ming-Kai Chang1, and Tsai-Wen Cheng1   
1-4244-0763-X/07/$20.00 ©2007 IEEE
10.2-5 
Abstract -- This paper presents the architecture as well as the 
circuit implementation of a ZigBee transceiver using 2.45 GHz 
band, which is compliant with the physical layer of IEEE 802.15.4 
standard.  A prototypical system and chip has been designed 
using 0.18-μm CMOS process with core area of 0.16 mm2. The 
simulation results shows the packet error rate is less than 1% 
given Eb/N0 = 9 dB.  The total power consumption is merely 271 
μW at a 8.0 MHz system clock. 
 
Index Terms —WPAN, ZigBee, matched filter, direct sequence 
spread spectrum, wireless network 
I. INTRODUCTION 
ZigBee is a wireless standard aiming at a low data rate, low 
cost, and low power wireless data transmission.  The physical 
(PHY) layer and media access control (MAC) layer of ZigBee 
follow the IEEE 802.15.4 wireless personal area network 
(WPAN) standard [1]. The standard specifies that a compliant 
system shall operate in three license-free bands: 2.45 GHz, 
868 MHz for North America, and 915 MHz for Europe, where 
the 2.45 GHz ZigBee possesses the highest transmission bit 
rate owing to that the O-QPSK (offset-quadrature phase shift 
keying) modulation is employed.  The expected bit rate is 250 
Kbps (62.5 Ksymbols/s) which are sufficient for conveying 
security information or personal medical monitoring usage, [2], 
[3]. ZigBee is designed to spend most of time dozing. The 
major applications of ZigBee are focused on sensor and 
automatic control, such as personal medical assistance, 
industrial control, home automation, and remote control and 
monitoring. It is particularly suitable to construct a wireless 
personal area network for medical assistance as shown in the 
scenario in Fig. 1.   
II. ZIGBEE RECEIVER FOR 2.45 GHZ BAND  
Fig. 2 depicts the structure of the ZigBee physical layer 
protocol data unit (PPDU) packet.  The preamble field 
containing 32 bits "0" is for the packet detection and the 
synchronization in the receiver.  The start of frame delimiter 
(SFD) field denotes the start of the packet data, which is 
“11100101”. The frame length field indicates the number of 
 
 
  ∗ This research was partially supported by the National Heath Research 
Institutes under grant NHRI-EX94-9319EI and National Science Council 
under grant NSC 94-2213-E-110-022  and NSC 94-2213-E-110-024. 
 1 C.-C. Wang. J.-M. Huang, and L.-H. Lee are with Department of 
Electrical Engineering, National Sun Yat-Sen  University, 80424, Taiwan. (e-
mail: ccwang@ee.nsysu.edu.tw). 
 2 S.-H. Wang and C.-P. Li are with the Institute of Communications 
Engineering, National Sun Yat-Sen  University, 80424, Taiwan. 
   The contact author. 
   
octets of the physical layer service data unit (PSDU). The 
PSDU conveys the payload of the packet. 
 
 
 
 
 
Fig. 1. Application of using ZigBee in personal medical assistance 
 
Octets: 4 1 1 variable 
Preamble 
Start of 
frame 
delimiter 
Frame length  
(7 bits) 
Reserved 
(1 bit) PSDU 
Synchronization header PHY header PHY payload 
Fig. 2. PPDU packet format 
 
Fig. 3 shows the block diagram of the proposed ZigBee 
transceiver.  The RF signal is down-converted to baseband by 
the RF receiver (Rx) and quantized by the analog-to-digital 
converters (ADC).  These digital signals are sent to the MAC 
after the digital demodulation performed by the proposed Rx.  
The PSDU from MAC is modulated by the proposed 
transmitter (Tx), and the resultant PPDU packet is transmitted 
by the RF Tx.  The details of each block are described in the 
following text. 
M
A
C
 
Fig. 3. Block diagram of the ZigBee transceiver for 2.45 GHz band 
 
A. Proposed ZigBee Tx 
The proposed ZigBee Tx in Fig. 4 is based on [1].  The 
 A Low-Power 2.45 GHz ZigBee Transceiver for Wearable 
Personal Medical Devices in WPAN 
Chua-Chin Wang1,  , Senior Member, IEEE, Jian-Ming Huang1, Lung-Hsuan Lee1, Sen-Hung Wang2, 
and Chih-Peng Li2   
1-4244-0763-X/07/$20.00 ©2007 IEEE
