# Reading pref.tcl
# do {C:/Users/Duncan/git/ForthCPU/dataSourcesController/sim/sim.mdo}
# Loading project sim
# Compile of data_sources.v was successful.
# Compile of data_sources_testbench.v was successful.
# Compile of constants.v was successful.
# 3 compiles, 0 failed with no errors.
# vsim -L work -L pmi_work -L ovi_machxo3l data_sources_testbench 
# Start time: 17:08:44 on Sep 16,2023
# //  ModelSim - Lattice FPGA Edition 2020.3 Oct 14 2020
# //
# //  Copyright 1991-2020 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim - Lattice FPGA Edition and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading work.data_sources_testbench
# Loading work.data_sources
# .main_pane.wave.interior.cs.body.pw.wf
# [T=200] FAILED in data_sources_testbench: expected 1011101110111011 != actual xxxxxxxxxxxxxxxx
# Compile of data_sources.v was successful.
# Compile of data_sources_testbench.v was successful.
# Compile of constants.v was successful.
# 3 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.data_sources_testbench
# Loading work.data_sources
run -all
# End time: 17:11:22 on Sep 16,2023, Elapsed time: 0:02:38
# Errors: 0, Warnings: 1
