// Seed: 3014899275
module module_0 (
    input wand id_0,
    input uwire id_1,
    input wire id_2,
    output wand id_3,
    input tri0 id_4,
    input wand id_5,
    input tri1 void id_6,
    output wand id_7,
    output tri1 id_8,
    input tri id_9,
    input tri0 id_10,
    output tri1 id_11,
    input supply0 id_12,
    input wand id_13,
    output wor id_14,
    output uwire id_15
);
  initial id_11 = 1 == 1;
  id_17(
      id_10 - 1
  );
  assign module_1.id_3 = 0;
endmodule
module module_1 (
    output tri1 id_0,
    input  tri0 id_1,
    output wire id_2,
    output tri0 id_3
);
  assign id_0 = 1;
  buf primCall (id_0, id_1);
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_2,
      id_1,
      id_1,
      id_1,
      id_3,
      id_2,
      id_1,
      id_1,
      id_0,
      id_1,
      id_1,
      id_0,
      id_0
  );
endmodule
