

================================================================
== Vivado HLS Report for 'axis2xfMat'
================================================================
* Date:           Fri Jan 31 23:06:01 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        moments
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     3.634|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  231481|  231481|  231481|  231481|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+--------+--------+----------+-----------+-----------+------+----------+
        |             |     Latency     | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min  |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+--------+--------+----------+-----------+-----------+------+----------+
        |- Loop 1     |  231480|  231480|       643|          -|          -|   360|    no    |
        | + Loop 1.1  |     640|     640|         2|          1|          1|   640|    yes   |
        +-------------+--------+--------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|     79|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    120|
|Register         |        -|      -|     113|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|     113|    199|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |i_3_fu_97_p2                      |     +    |      0|  0|  15|           9|           1|
    |j_3_fu_109_p2                     |     +    |      0|  0|  14|          10|           1|
    |ap_block_state3_pp0_stage0_iter0  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state4_pp0_stage0_iter1  |    and   |      0|  0|   2|           1|           1|
    |src_data_V_0_load_A               |    and   |      0|  0|   2|           1|           1|
    |src_data_V_0_load_B               |    and   |      0|  0|   2|           1|           1|
    |exitcond1_fu_91_p2                |   icmp   |      0|  0|  13|           9|           9|
    |exitcond_fu_103_p2                |   icmp   |      0|  0|  13|          10|          10|
    |src_data_V_0_state_cmp_full       |   icmp   |      0|  0|   8|           2|           1|
    |ap_block_pp0_stage0_01001         |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1                   |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0|  79|          49|          31|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  27|          5|    1|          5|
    |ap_done                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |  15|          3|    1|          3|
    |i_reg_69                 |   9|          2|    9|         18|
    |j_reg_80                 |   9|          2|   10|         20|
    |p_src_data_V_blk_n       |   9|          2|    1|          2|
    |real_start               |   9|          2|    1|          2|
    |src_TDATA_blk_n          |   9|          2|    1|          2|
    |src_data_V_0_data_out    |   9|          2|   24|         48|
    |src_data_V_0_state       |  15|          3|    2|          6|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 120|         25|   51|        108|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   4|   0|    4|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |exitcond_reg_124         |   1|   0|    1|          0|
    |i_3_reg_119              |   9|   0|    9|          0|
    |i_reg_69                 |   9|   0|    9|          0|
    |j_reg_80                 |  10|   0|   10|          0|
    |src_data_V_0_payload_A   |  24|   0|   24|          0|
    |src_data_V_0_payload_B   |  24|   0|   24|          0|
    |src_data_V_0_sel_rd      |   1|   0|    1|          0|
    |src_data_V_0_sel_wr      |   1|   0|    1|          0|
    |src_data_V_0_state       |   2|   0|    2|          0|
    |src_data_V_read_reg_133  |  24|   0|   24|          0|
    |start_once_reg           |   1|   0|    1|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 113|   0|  113|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------+-----+-----+------------+--------------+--------------+
|ap_clk               |  in |    1| ap_ctrl_hs |  axis2xfMat  | return value |
|ap_rst               |  in |    1| ap_ctrl_hs |  axis2xfMat  | return value |
|ap_start             |  in |    1| ap_ctrl_hs |  axis2xfMat  | return value |
|start_full_n         |  in |    1| ap_ctrl_hs |  axis2xfMat  | return value |
|ap_done              | out |    1| ap_ctrl_hs |  axis2xfMat  | return value |
|ap_continue          |  in |    1| ap_ctrl_hs |  axis2xfMat  | return value |
|ap_idle              | out |    1| ap_ctrl_hs |  axis2xfMat  | return value |
|ap_ready             | out |    1| ap_ctrl_hs |  axis2xfMat  | return value |
|start_out            | out |    1| ap_ctrl_hs |  axis2xfMat  | return value |
|start_write          | out |    1| ap_ctrl_hs |  axis2xfMat  | return value |
|p_src_data_V_din     | out |   24|   ap_fifo  | p_src_data_V |    pointer   |
|p_src_data_V_full_n  |  in |    1|   ap_fifo  | p_src_data_V |    pointer   |
|p_src_data_V_write   | out |    1|   ap_fifo  | p_src_data_V |    pointer   |
|src_TDATA            |  in |   24|    axis    |  src_data_V  |    pointer   |
|src_TVALID           |  in |    1|    axis    |  src_data_V  |    pointer   |
|src_TREADY           | out |    1|    axis    |  src_data_V  |    pointer   |
+---------------------+-----+-----+------------+--------------+--------------+

