Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Tue Apr 18 19:10:13 2023
| Host         : LAPTOP-N1U65B11 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Main_timing_summary_routed.rpt -pb Main_timing_summary_routed.pb -rpx Main_timing_summary_routed.rpx -warn_on_violation
| Design       : Main
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    37          
TIMING-18  Warning           Missing input or output delay  11          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (52)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (50)
5. checking no_input_delay (19)
6. checking no_output_delay (15)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (52)
-------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: divider/counter/out_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: divider/counter/out_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: divider/counter/out_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: divider/counter/out_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: divider/counter/out_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: divider/counter/out_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: divider/counter/out_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: divider/counter/out_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: divider/counter/out_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: divider/counter/out_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: divider/counter/out_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: divider/counter/out_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: divider/counter/out_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: divider/counter/out_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: divider/counter/out_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: divider/counter/out_reg[9]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: divider/outClock_reg/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: symbolDecoder/handler/keyboardClockSyncronized_reg[1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (50)
-------------------------------------------------
 There are 50 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (19)
-------------------------------
 There are 19 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (15)
--------------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.996        0.000                      0                  821        0.060        0.000                      0                  821        4.500        0.000                       0                   337  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         1.996        0.000                      0                  821        0.060        0.000                      0                  821        4.500        0.000                       0                   337  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.996ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.060ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.996ns  (required time - arrival time)
  Source:                 countSort/currentValue_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            countSort/outReg_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.429ns  (logic 1.863ns (25.077%)  route 5.566ns (74.923%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.502ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=336, routed)         1.899     5.502    countSort/CLK
    SLICE_X6Y47          FDRE                                         r  countSort/currentValue_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y47          FDRE (Prop_fdre_C_Q)         0.518     6.020 r  countSort/currentValue_reg[13]/Q
                         net (fo=2, routed)           1.025     7.045    countSort/thirdCounter/outReg_reg[63]_i_9_0[13]
    SLICE_X7Y47          LUT6 (Prop_lut6_I0_O)        0.124     7.169 f  countSort/thirdCounter/outReg[61]_i_4/O
                         net (fo=1, routed)           0.655     7.824    countSort/thirdCounter/outReg[61]_i_4_n_0
    SLICE_X6Y47          LUT6 (Prop_lut6_I1_O)        0.124     7.948 r  countSort/thirdCounter/outReg[61]_i_2/O
                         net (fo=48, routed)          1.135     9.083    countSort/thirdCounter/out_reg[3]_14[5]
    SLICE_X19Y48         LUT6 (Prop_lut6_I2_O)        0.124     9.207 r  countSort/thirdCounter/count[63]_i_71/O
                         net (fo=1, routed)           0.000     9.207    countSort/thirdCounter/count[63]_i_71_n_0
    SLICE_X19Y48         MUXF7 (Prop_muxf7_I1_O)      0.217     9.424 r  countSort/thirdCounter/count_reg[63]_i_37/O
                         net (fo=1, routed)           0.000     9.424    countSort/thirdCounter/count_reg[63]_i_37_n_0
    SLICE_X19Y48         MUXF8 (Prop_muxf8_I1_O)      0.094     9.518 r  countSort/thirdCounter/count_reg[63]_i_14/O
                         net (fo=24, routed)          1.237    10.755    countSort/thirdCounter/count_reg[63]_i_14_n_0
    SLICE_X7Y51          LUT2 (Prop_lut2_I0_O)        0.310    11.065 r  countSort/thirdCounter/count[61]_i_2/O
                         net (fo=21, routed)          0.837    11.902    countSort/thirdCounter/count[61]_i_2_n_0
    SLICE_X6Y50          LUT3 (Prop_lut3_I2_O)        0.352    12.254 r  countSort/thirdCounter/outReg[55]_i_2/O
                         net (fo=4, routed)           0.677    12.931    countSort/outReg0[39]
    SLICE_X6Y50          FDRE                                         r  countSort/outReg_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=336, routed)         1.604    15.027    countSort/CLK
    SLICE_X6Y50          FDRE                                         r  countSort/outReg_reg[23]/C
                         clock pessimism              0.187    15.214    
                         clock uncertainty           -0.035    15.178    
    SLICE_X6Y50          FDRE (Setup_fdre_C_D)       -0.252    14.926    countSort/outReg_reg[23]
  -------------------------------------------------------------------
                         required time                         14.926    
                         arrival time                         -12.931    
  -------------------------------------------------------------------
                         slack                                  1.996    

Slack (MET) :             2.007ns  (required time - arrival time)
  Source:                 countSort/currentValue_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            countSort/outReg_reg[44]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.465ns  (logic 1.262ns (16.905%)  route 6.203ns (83.095%))
  Logic Levels:           6  (LUT6=6)
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.502ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=336, routed)         1.899     5.502    countSort/CLK
    SLICE_X6Y47          FDRE                                         r  countSort/currentValue_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y47          FDRE (Prop_fdre_C_Q)         0.518     6.020 r  countSort/currentValue_reg[13]/Q
                         net (fo=2, routed)           1.025     7.045    countSort/thirdCounter/outReg_reg[63]_i_9_0[13]
    SLICE_X7Y47          LUT6 (Prop_lut6_I0_O)        0.124     7.169 f  countSort/thirdCounter/outReg[61]_i_4/O
                         net (fo=1, routed)           0.655     7.824    countSort/thirdCounter/outReg[61]_i_4_n_0
    SLICE_X6Y47          LUT6 (Prop_lut6_I1_O)        0.124     7.948 r  countSort/thirdCounter/outReg[61]_i_2/O
                         net (fo=48, routed)          1.123     9.071    countSort/thirdCounter/out_reg[3]_14[5]
    SLICE_X19Y47         LUT6 (Prop_lut6_I2_O)        0.124     9.195 f  countSort/thirdCounter/outReg[47]_i_6/O
                         net (fo=1, routed)           0.648     9.843    countSort/thirdCounter/outReg[47]_i_6_n_0
    SLICE_X19Y47         LUT6 (Prop_lut6_I1_O)        0.124     9.967 r  countSort/thirdCounter/outReg[47]_i_4/O
                         net (fo=21, routed)          1.099    11.066    countSort/thirdCounter/outReg[47]_i_4_n_0
    SLICE_X8Y47          LUT6 (Prop_lut6_I0_O)        0.124    11.190 f  countSort/thirdCounter/outReg[63]_i_3/O
                         net (fo=16, routed)          1.011    12.201    countSort/thirdCounter/outReg[63]_i_3_n_0
    SLICE_X7Y51          LUT6 (Prop_lut6_I2_O)        0.124    12.325 r  countSort/thirdCounter/outReg[47]_i_1/O
                         net (fo=4, routed)           0.642    12.967    countSort/thirdCounter_n_68
    SLICE_X3Y55          FDRE                                         r  countSort/outReg_reg[44]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=336, routed)         1.605    15.028    countSort/CLK
    SLICE_X3Y55          FDRE                                         r  countSort/outReg_reg[44]/C
                         clock pessimism              0.187    15.215    
                         clock uncertainty           -0.035    15.179    
    SLICE_X3Y55          FDRE (Setup_fdre_C_CE)      -0.205    14.974    countSort/outReg_reg[44]
  -------------------------------------------------------------------
                         required time                         14.974    
                         arrival time                         -12.967    
  -------------------------------------------------------------------
                         slack                                  2.007    

Slack (MET) :             2.007ns  (required time - arrival time)
  Source:                 countSort/currentValue_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            countSort/outReg_reg[47]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.465ns  (logic 1.262ns (16.905%)  route 6.203ns (83.095%))
  Logic Levels:           6  (LUT6=6)
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.502ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=336, routed)         1.899     5.502    countSort/CLK
    SLICE_X6Y47          FDRE                                         r  countSort/currentValue_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y47          FDRE (Prop_fdre_C_Q)         0.518     6.020 r  countSort/currentValue_reg[13]/Q
                         net (fo=2, routed)           1.025     7.045    countSort/thirdCounter/outReg_reg[63]_i_9_0[13]
    SLICE_X7Y47          LUT6 (Prop_lut6_I0_O)        0.124     7.169 f  countSort/thirdCounter/outReg[61]_i_4/O
                         net (fo=1, routed)           0.655     7.824    countSort/thirdCounter/outReg[61]_i_4_n_0
    SLICE_X6Y47          LUT6 (Prop_lut6_I1_O)        0.124     7.948 r  countSort/thirdCounter/outReg[61]_i_2/O
                         net (fo=48, routed)          1.123     9.071    countSort/thirdCounter/out_reg[3]_14[5]
    SLICE_X19Y47         LUT6 (Prop_lut6_I2_O)        0.124     9.195 f  countSort/thirdCounter/outReg[47]_i_6/O
                         net (fo=1, routed)           0.648     9.843    countSort/thirdCounter/outReg[47]_i_6_n_0
    SLICE_X19Y47         LUT6 (Prop_lut6_I1_O)        0.124     9.967 r  countSort/thirdCounter/outReg[47]_i_4/O
                         net (fo=21, routed)          1.099    11.066    countSort/thirdCounter/outReg[47]_i_4_n_0
    SLICE_X8Y47          LUT6 (Prop_lut6_I0_O)        0.124    11.190 f  countSort/thirdCounter/outReg[63]_i_3/O
                         net (fo=16, routed)          1.011    12.201    countSort/thirdCounter/outReg[63]_i_3_n_0
    SLICE_X7Y51          LUT6 (Prop_lut6_I2_O)        0.124    12.325 r  countSort/thirdCounter/outReg[47]_i_1/O
                         net (fo=4, routed)           0.642    12.967    countSort/thirdCounter_n_68
    SLICE_X3Y55          FDRE                                         r  countSort/outReg_reg[47]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=336, routed)         1.605    15.028    countSort/CLK
    SLICE_X3Y55          FDRE                                         r  countSort/outReg_reg[47]/C
                         clock pessimism              0.187    15.215    
                         clock uncertainty           -0.035    15.179    
    SLICE_X3Y55          FDRE (Setup_fdre_C_CE)      -0.205    14.974    countSort/outReg_reg[47]
  -------------------------------------------------------------------
                         required time                         14.974    
                         arrival time                         -12.967    
  -------------------------------------------------------------------
                         slack                                  2.007    

Slack (MET) :             2.052ns  (required time - arrival time)
  Source:                 countSort/currentValue_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            countSort/outReg_reg[32]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.377ns  (logic 1.262ns (17.107%)  route 6.115ns (82.893%))
  Logic Levels:           6  (LUT6=6)
  Clock Path Skew:        -0.367ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.948ns = ( 14.948 - 10.000 ) 
    Source Clock Delay      (SCD):    5.502ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=336, routed)         1.899     5.502    countSort/CLK
    SLICE_X6Y47          FDRE                                         r  countSort/currentValue_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y47          FDRE (Prop_fdre_C_Q)         0.518     6.020 r  countSort/currentValue_reg[13]/Q
                         net (fo=2, routed)           1.025     7.045    countSort/thirdCounter/outReg_reg[63]_i_9_0[13]
    SLICE_X7Y47          LUT6 (Prop_lut6_I0_O)        0.124     7.169 f  countSort/thirdCounter/outReg[61]_i_4/O
                         net (fo=1, routed)           0.655     7.824    countSort/thirdCounter/outReg[61]_i_4_n_0
    SLICE_X6Y47          LUT6 (Prop_lut6_I1_O)        0.124     7.948 r  countSort/thirdCounter/outReg[61]_i_2/O
                         net (fo=48, routed)          1.123     9.071    countSort/thirdCounter/out_reg[3]_14[5]
    SLICE_X19Y47         LUT6 (Prop_lut6_I2_O)        0.124     9.195 f  countSort/thirdCounter/outReg[47]_i_6/O
                         net (fo=1, routed)           0.648     9.843    countSort/thirdCounter/outReg[47]_i_6_n_0
    SLICE_X19Y47         LUT6 (Prop_lut6_I1_O)        0.124     9.967 r  countSort/thirdCounter/outReg[47]_i_4/O
                         net (fo=21, routed)          1.099    11.066    countSort/thirdCounter/outReg[47]_i_4_n_0
    SLICE_X8Y47          LUT6 (Prop_lut6_I0_O)        0.124    11.190 f  countSort/thirdCounter/outReg[63]_i_3/O
                         net (fo=16, routed)          0.998    12.188    countSort/thirdCounter/outReg[63]_i_3_n_0
    SLICE_X5Y50          LUT6 (Prop_lut6_I0_O)        0.124    12.312 r  countSort/thirdCounter/outReg[35]_i_1/O
                         net (fo=4, routed)           0.567    12.879    countSort/thirdCounter_n_71
    SLICE_X8Y50          FDRE                                         r  countSort/outReg_reg[32]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=336, routed)         1.525    14.948    countSort/CLK
    SLICE_X8Y50          FDRE                                         r  countSort/outReg_reg[32]/C
                         clock pessimism              0.187    15.135    
                         clock uncertainty           -0.035    15.099    
    SLICE_X8Y50          FDRE (Setup_fdre_C_CE)      -0.169    14.930    countSort/outReg_reg[32]
  -------------------------------------------------------------------
                         required time                         14.930    
                         arrival time                         -12.879    
  -------------------------------------------------------------------
                         slack                                  2.052    

Slack (MET) :             2.052ns  (required time - arrival time)
  Source:                 countSort/currentValue_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            countSort/outReg_reg[35]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.377ns  (logic 1.262ns (17.107%)  route 6.115ns (82.893%))
  Logic Levels:           6  (LUT6=6)
  Clock Path Skew:        -0.367ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.948ns = ( 14.948 - 10.000 ) 
    Source Clock Delay      (SCD):    5.502ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=336, routed)         1.899     5.502    countSort/CLK
    SLICE_X6Y47          FDRE                                         r  countSort/currentValue_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y47          FDRE (Prop_fdre_C_Q)         0.518     6.020 r  countSort/currentValue_reg[13]/Q
                         net (fo=2, routed)           1.025     7.045    countSort/thirdCounter/outReg_reg[63]_i_9_0[13]
    SLICE_X7Y47          LUT6 (Prop_lut6_I0_O)        0.124     7.169 f  countSort/thirdCounter/outReg[61]_i_4/O
                         net (fo=1, routed)           0.655     7.824    countSort/thirdCounter/outReg[61]_i_4_n_0
    SLICE_X6Y47          LUT6 (Prop_lut6_I1_O)        0.124     7.948 r  countSort/thirdCounter/outReg[61]_i_2/O
                         net (fo=48, routed)          1.123     9.071    countSort/thirdCounter/out_reg[3]_14[5]
    SLICE_X19Y47         LUT6 (Prop_lut6_I2_O)        0.124     9.195 f  countSort/thirdCounter/outReg[47]_i_6/O
                         net (fo=1, routed)           0.648     9.843    countSort/thirdCounter/outReg[47]_i_6_n_0
    SLICE_X19Y47         LUT6 (Prop_lut6_I1_O)        0.124     9.967 r  countSort/thirdCounter/outReg[47]_i_4/O
                         net (fo=21, routed)          1.099    11.066    countSort/thirdCounter/outReg[47]_i_4_n_0
    SLICE_X8Y47          LUT6 (Prop_lut6_I0_O)        0.124    11.190 f  countSort/thirdCounter/outReg[63]_i_3/O
                         net (fo=16, routed)          0.998    12.188    countSort/thirdCounter/outReg[63]_i_3_n_0
    SLICE_X5Y50          LUT6 (Prop_lut6_I0_O)        0.124    12.312 r  countSort/thirdCounter/outReg[35]_i_1/O
                         net (fo=4, routed)           0.567    12.879    countSort/thirdCounter_n_71
    SLICE_X8Y50          FDRE                                         r  countSort/outReg_reg[35]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=336, routed)         1.525    14.948    countSort/CLK
    SLICE_X8Y50          FDRE                                         r  countSort/outReg_reg[35]/C
                         clock pessimism              0.187    15.135    
                         clock uncertainty           -0.035    15.099    
    SLICE_X8Y50          FDRE (Setup_fdre_C_CE)      -0.169    14.930    countSort/outReg_reg[35]
  -------------------------------------------------------------------
                         required time                         14.930    
                         arrival time                         -12.879    
  -------------------------------------------------------------------
                         slack                                  2.052    

Slack (MET) :             2.106ns  (required time - arrival time)
  Source:                 countSort/currentValue_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            countSort/outReg_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.289ns  (logic 1.863ns (25.560%)  route 5.426ns (74.440%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.502ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=336, routed)         1.899     5.502    countSort/CLK
    SLICE_X6Y47          FDRE                                         r  countSort/currentValue_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y47          FDRE (Prop_fdre_C_Q)         0.518     6.020 r  countSort/currentValue_reg[13]/Q
                         net (fo=2, routed)           1.025     7.045    countSort/thirdCounter/outReg_reg[63]_i_9_0[13]
    SLICE_X7Y47          LUT6 (Prop_lut6_I0_O)        0.124     7.169 f  countSort/thirdCounter/outReg[61]_i_4/O
                         net (fo=1, routed)           0.655     7.824    countSort/thirdCounter/outReg[61]_i_4_n_0
    SLICE_X6Y47          LUT6 (Prop_lut6_I1_O)        0.124     7.948 r  countSort/thirdCounter/outReg[61]_i_2/O
                         net (fo=48, routed)          1.135     9.083    countSort/thirdCounter/out_reg[3]_14[5]
    SLICE_X19Y48         LUT6 (Prop_lut6_I2_O)        0.124     9.207 r  countSort/thirdCounter/count[63]_i_71/O
                         net (fo=1, routed)           0.000     9.207    countSort/thirdCounter/count[63]_i_71_n_0
    SLICE_X19Y48         MUXF7 (Prop_muxf7_I1_O)      0.217     9.424 r  countSort/thirdCounter/count_reg[63]_i_37/O
                         net (fo=1, routed)           0.000     9.424    countSort/thirdCounter/count_reg[63]_i_37_n_0
    SLICE_X19Y48         MUXF8 (Prop_muxf8_I1_O)      0.094     9.518 r  countSort/thirdCounter/count_reg[63]_i_14/O
                         net (fo=24, routed)          1.237    10.755    countSort/thirdCounter/count_reg[63]_i_14_n_0
    SLICE_X7Y51          LUT2 (Prop_lut2_I0_O)        0.310    11.065 r  countSort/thirdCounter/count[61]_i_2/O
                         net (fo=21, routed)          0.837    11.902    countSort/thirdCounter/count[61]_i_2_n_0
    SLICE_X6Y50          LUT3 (Prop_lut3_I2_O)        0.352    12.254 r  countSort/thirdCounter/outReg[55]_i_2/O
                         net (fo=4, routed)           0.536    12.790    countSort/outReg0[39]
    SLICE_X4Y50          FDRE                                         r  countSort/outReg_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=336, routed)         1.604    15.027    countSort/CLK
    SLICE_X4Y50          FDRE                                         r  countSort/outReg_reg[39]/C
                         clock pessimism              0.187    15.214    
                         clock uncertainty           -0.035    15.178    
    SLICE_X4Y50          FDRE (Setup_fdre_C_D)       -0.282    14.896    countSort/outReg_reg[39]
  -------------------------------------------------------------------
                         required time                         14.896    
                         arrival time                         -12.790    
  -------------------------------------------------------------------
                         slack                                  2.106    

Slack (MET) :             2.110ns  (required time - arrival time)
  Source:                 countSort/thirdCounter/out_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            countSort/outReg_reg[33]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.781ns  (logic 1.748ns (22.464%)  route 6.033ns (77.536%))
  Logic Levels:           7  (LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.194ns = ( 15.194 - 10.000 ) 
    Source Clock Delay      (SCD):    5.250ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=336, routed)         1.647     5.250    countSort/thirdCounter/CLK
    SLICE_X9Y52          FDSE                                         r  countSort/thirdCounter/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y52          FDSE (Prop_fdse_C_Q)         0.419     5.669 r  countSort/thirdCounter/out_reg[1]/Q
                         net (fo=21, routed)          1.326     6.995    countSort/thirdCounter/thirdIterator[1]
    SLICE_X5Y53          LUT6 (Prop_lut6_I2_O)        0.299     7.294 r  countSort/thirdCounter/outReg[60]_i_4/O
                         net (fo=1, routed)           0.000     7.294    countSort/thirdCounter/outReg[60]_i_4_n_0
    SLICE_X5Y53          MUXF7 (Prop_muxf7_I0_O)      0.238     7.532 r  countSort/thirdCounter/outReg_reg[60]_i_2/O
                         net (fo=1, routed)           0.000     7.532    countSort/thirdCounter/outReg_reg[60]_i_2_n_0
    SLICE_X5Y53          MUXF8 (Prop_muxf8_I0_O)      0.104     7.636 r  countSort/thirdCounter/outReg_reg[60]_i_1/O
                         net (fo=48, routed)          1.314     8.950    countSort/thirdCounter/out_reg[3]_14[4]
    SLICE_X19Y47         LUT6 (Prop_lut6_I4_O)        0.316     9.266 f  countSort/thirdCounter/outReg[47]_i_6/O
                         net (fo=1, routed)           0.648     9.914    countSort/thirdCounter/outReg[47]_i_6_n_0
    SLICE_X19Y47         LUT6 (Prop_lut6_I1_O)        0.124    10.038 r  countSort/thirdCounter/outReg[47]_i_4/O
                         net (fo=21, routed)          1.099    11.137    countSort/thirdCounter/outReg[47]_i_4_n_0
    SLICE_X8Y47          LUT6 (Prop_lut6_I0_O)        0.124    11.261 f  countSort/thirdCounter/outReg[63]_i_3/O
                         net (fo=16, routed)          0.998    12.259    countSort/thirdCounter/outReg[63]_i_3_n_0
    SLICE_X5Y50          LUT6 (Prop_lut6_I0_O)        0.124    12.383 r  countSort/thirdCounter/outReg[35]_i_1/O
                         net (fo=4, routed)           0.648    13.031    countSort/thirdCounter_n_71
    SLICE_X3Y47          FDRE                                         r  countSort/outReg_reg[33]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=336, routed)         1.772    15.194    countSort/CLK
    SLICE_X3Y47          FDRE                                         r  countSort/outReg_reg[33]/C
                         clock pessimism              0.187    15.381    
                         clock uncertainty           -0.035    15.346    
    SLICE_X3Y47          FDRE (Setup_fdre_C_CE)      -0.205    15.141    countSort/outReg_reg[33]
  -------------------------------------------------------------------
                         required time                         15.141    
                         arrival time                         -13.031    
  -------------------------------------------------------------------
                         slack                                  2.110    

Slack (MET) :             2.110ns  (required time - arrival time)
  Source:                 countSort/thirdCounter/out_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            countSort/outReg_reg[34]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.781ns  (logic 1.748ns (22.464%)  route 6.033ns (77.536%))
  Logic Levels:           7  (LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.194ns = ( 15.194 - 10.000 ) 
    Source Clock Delay      (SCD):    5.250ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=336, routed)         1.647     5.250    countSort/thirdCounter/CLK
    SLICE_X9Y52          FDSE                                         r  countSort/thirdCounter/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y52          FDSE (Prop_fdse_C_Q)         0.419     5.669 r  countSort/thirdCounter/out_reg[1]/Q
                         net (fo=21, routed)          1.326     6.995    countSort/thirdCounter/thirdIterator[1]
    SLICE_X5Y53          LUT6 (Prop_lut6_I2_O)        0.299     7.294 r  countSort/thirdCounter/outReg[60]_i_4/O
                         net (fo=1, routed)           0.000     7.294    countSort/thirdCounter/outReg[60]_i_4_n_0
    SLICE_X5Y53          MUXF7 (Prop_muxf7_I0_O)      0.238     7.532 r  countSort/thirdCounter/outReg_reg[60]_i_2/O
                         net (fo=1, routed)           0.000     7.532    countSort/thirdCounter/outReg_reg[60]_i_2_n_0
    SLICE_X5Y53          MUXF8 (Prop_muxf8_I0_O)      0.104     7.636 r  countSort/thirdCounter/outReg_reg[60]_i_1/O
                         net (fo=48, routed)          1.314     8.950    countSort/thirdCounter/out_reg[3]_14[4]
    SLICE_X19Y47         LUT6 (Prop_lut6_I4_O)        0.316     9.266 f  countSort/thirdCounter/outReg[47]_i_6/O
                         net (fo=1, routed)           0.648     9.914    countSort/thirdCounter/outReg[47]_i_6_n_0
    SLICE_X19Y47         LUT6 (Prop_lut6_I1_O)        0.124    10.038 r  countSort/thirdCounter/outReg[47]_i_4/O
                         net (fo=21, routed)          1.099    11.137    countSort/thirdCounter/outReg[47]_i_4_n_0
    SLICE_X8Y47          LUT6 (Prop_lut6_I0_O)        0.124    11.261 f  countSort/thirdCounter/outReg[63]_i_3/O
                         net (fo=16, routed)          0.998    12.259    countSort/thirdCounter/outReg[63]_i_3_n_0
    SLICE_X5Y50          LUT6 (Prop_lut6_I0_O)        0.124    12.383 r  countSort/thirdCounter/outReg[35]_i_1/O
                         net (fo=4, routed)           0.648    13.031    countSort/thirdCounter_n_71
    SLICE_X3Y47          FDRE                                         r  countSort/outReg_reg[34]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=336, routed)         1.772    15.194    countSort/CLK
    SLICE_X3Y47          FDRE                                         r  countSort/outReg_reg[34]/C
                         clock pessimism              0.187    15.381    
                         clock uncertainty           -0.035    15.346    
    SLICE_X3Y47          FDRE (Setup_fdre_C_CE)      -0.205    15.141    countSort/outReg_reg[34]
  -------------------------------------------------------------------
                         required time                         15.141    
                         arrival time                         -13.031    
  -------------------------------------------------------------------
                         slack                                  2.110    

Slack (MET) :             2.119ns  (required time - arrival time)
  Source:                 countSort/currentValue_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            countSort/outReg_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.451ns  (logic 1.837ns (24.654%)  route 5.614ns (75.346%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.367ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.948ns = ( 14.948 - 10.000 ) 
    Source Clock Delay      (SCD):    5.502ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=336, routed)         1.899     5.502    countSort/CLK
    SLICE_X6Y47          FDRE                                         r  countSort/currentValue_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y47          FDRE (Prop_fdre_C_Q)         0.518     6.020 r  countSort/currentValue_reg[13]/Q
                         net (fo=2, routed)           1.025     7.045    countSort/thirdCounter/outReg_reg[63]_i_9_0[13]
    SLICE_X7Y47          LUT6 (Prop_lut6_I0_O)        0.124     7.169 f  countSort/thirdCounter/outReg[61]_i_4/O
                         net (fo=1, routed)           0.655     7.824    countSort/thirdCounter/outReg[61]_i_4_n_0
    SLICE_X6Y47          LUT6 (Prop_lut6_I1_O)        0.124     7.948 r  countSort/thirdCounter/outReg[61]_i_2/O
                         net (fo=48, routed)          1.135     9.083    countSort/thirdCounter/out_reg[3]_14[5]
    SLICE_X19Y48         LUT6 (Prop_lut6_I2_O)        0.124     9.207 r  countSort/thirdCounter/count[63]_i_71/O
                         net (fo=1, routed)           0.000     9.207    countSort/thirdCounter/count[63]_i_71_n_0
    SLICE_X19Y48         MUXF7 (Prop_muxf7_I1_O)      0.217     9.424 r  countSort/thirdCounter/count_reg[63]_i_37/O
                         net (fo=1, routed)           0.000     9.424    countSort/thirdCounter/count_reg[63]_i_37_n_0
    SLICE_X19Y48         MUXF8 (Prop_muxf8_I1_O)      0.094     9.518 r  countSort/thirdCounter/count_reg[63]_i_14/O
                         net (fo=24, routed)          1.237    10.755    countSort/thirdCounter/count_reg[63]_i_14_n_0
    SLICE_X7Y51          LUT2 (Prop_lut2_I0_O)        0.310    11.065 r  countSort/thirdCounter/count[61]_i_2/O
                         net (fo=21, routed)          0.837    11.902    countSort/thirdCounter/count[61]_i_2_n_0
    SLICE_X6Y50          LUT3 (Prop_lut3_I2_O)        0.326    12.228 r  countSort/thirdCounter/outReg[51]_i_2/O
                         net (fo=4, routed)           0.724    12.953    countSort/thirdCounter_n_102
    SLICE_X8Y50          FDRE                                         r  countSort/outReg_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=336, routed)         1.525    14.948    countSort/CLK
    SLICE_X8Y50          FDRE                                         r  countSort/outReg_reg[35]/C
                         clock pessimism              0.187    15.135    
                         clock uncertainty           -0.035    15.099    
    SLICE_X8Y50          FDRE (Setup_fdre_C_D)       -0.028    15.071    countSort/outReg_reg[35]
  -------------------------------------------------------------------
                         required time                         15.071    
                         arrival time                         -12.953    
  -------------------------------------------------------------------
                         slack                                  2.119    

Slack (MET) :             2.130ns  (required time - arrival time)
  Source:                 countSort/thirdCounter/out_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            countSort/outReg_reg[45]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.719ns  (logic 1.748ns (22.647%)  route 5.971ns (77.353%))
  Logic Levels:           7  (LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.115ns = ( 15.115 - 10.000 ) 
    Source Clock Delay      (SCD):    5.250ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=336, routed)         1.647     5.250    countSort/thirdCounter/CLK
    SLICE_X9Y52          FDSE                                         r  countSort/thirdCounter/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y52          FDSE (Prop_fdse_C_Q)         0.419     5.669 r  countSort/thirdCounter/out_reg[1]/Q
                         net (fo=21, routed)          1.326     6.995    countSort/thirdCounter/thirdIterator[1]
    SLICE_X5Y53          LUT6 (Prop_lut6_I2_O)        0.299     7.294 r  countSort/thirdCounter/outReg[60]_i_4/O
                         net (fo=1, routed)           0.000     7.294    countSort/thirdCounter/outReg[60]_i_4_n_0
    SLICE_X5Y53          MUXF7 (Prop_muxf7_I0_O)      0.238     7.532 r  countSort/thirdCounter/outReg_reg[60]_i_2/O
                         net (fo=1, routed)           0.000     7.532    countSort/thirdCounter/outReg_reg[60]_i_2_n_0
    SLICE_X5Y53          MUXF8 (Prop_muxf8_I0_O)      0.104     7.636 r  countSort/thirdCounter/outReg_reg[60]_i_1/O
                         net (fo=48, routed)          1.314     8.950    countSort/thirdCounter/out_reg[3]_14[4]
    SLICE_X19Y47         LUT6 (Prop_lut6_I4_O)        0.316     9.266 f  countSort/thirdCounter/outReg[47]_i_6/O
                         net (fo=1, routed)           0.648     9.914    countSort/thirdCounter/outReg[47]_i_6_n_0
    SLICE_X19Y47         LUT6 (Prop_lut6_I1_O)        0.124    10.038 r  countSort/thirdCounter/outReg[47]_i_4/O
                         net (fo=21, routed)          1.099    11.137    countSort/thirdCounter/outReg[47]_i_4_n_0
    SLICE_X8Y47          LUT6 (Prop_lut6_I0_O)        0.124    11.261 f  countSort/thirdCounter/outReg[63]_i_3/O
                         net (fo=16, routed)          1.011    12.272    countSort/thirdCounter/outReg[63]_i_3_n_0
    SLICE_X7Y51          LUT6 (Prop_lut6_I2_O)        0.124    12.396 r  countSort/thirdCounter/outReg[47]_i_1/O
                         net (fo=4, routed)           0.572    12.968    countSort/thirdCounter_n_68
    SLICE_X8Y49          FDRE                                         r  countSort/outReg_reg[45]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=336, routed)         1.693    15.115    countSort/CLK
    SLICE_X8Y49          FDRE                                         r  countSort/outReg_reg[45]/C
                         clock pessimism              0.187    15.302    
                         clock uncertainty           -0.035    15.267    
    SLICE_X8Y49          FDRE (Setup_fdre_C_CE)      -0.169    15.098    countSort/outReg_reg[45]
  -------------------------------------------------------------------
                         required time                         15.098    
                         arrival time                         -12.968    
  -------------------------------------------------------------------
                         slack                                  2.130    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 countSort/outReg_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            shiftRegister/value_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.209ns (54.923%)  route 0.172ns (45.077%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.590ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=336, routed)         0.670     1.590    countSort/CLK
    SLICE_X6Y49          FDRE                                         r  countSort/outReg_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y49          FDRE (Prop_fdre_C_Q)         0.164     1.754 r  countSort/outReg_reg[27]/Q
                         net (fo=1, routed)           0.172     1.925    shiftRegister/value_reg[63]_0[23]
    SLICE_X6Y52          LUT5 (Prop_lut5_I3_O)        0.045     1.970 r  shiftRegister/value[27]_i_1/O
                         net (fo=1, routed)           0.000     1.970    shiftRegister/value0_in[27]
    SLICE_X6Y52          FDRE                                         r  shiftRegister/value_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=336, routed)         0.875     2.040    shiftRegister/CLK
    SLICE_X6Y52          FDRE                                         r  shiftRegister/value_reg[27]/C
                         clock pessimism             -0.250     1.789    
    SLICE_X6Y52          FDRE (Hold_fdre_C_D)         0.121     1.910    shiftRegister/value_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.910    
                         arrival time                           1.970    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 countSort/outReg_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            shiftRegister/value_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.186ns (40.990%)  route 0.268ns (59.010%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.590ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=336, routed)         0.670     1.590    countSort/CLK
    SLICE_X5Y49          FDRE                                         r  countSort/outReg_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.141     1.731 r  countSort/outReg_reg[31]/Q
                         net (fo=1, routed)           0.268     1.999    shiftRegister/value_reg[63]_0[27]
    SLICE_X6Y52          LUT5 (Prop_lut5_I3_O)        0.045     2.044 r  shiftRegister/value[31]_i_1/O
                         net (fo=1, routed)           0.000     2.044    shiftRegister/value0_in[31]
    SLICE_X6Y52          FDRE                                         r  shiftRegister/value_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=336, routed)         0.875     2.040    shiftRegister/CLK
    SLICE_X6Y52          FDRE                                         r  shiftRegister/value_reg[31]/C
                         clock pessimism             -0.250     1.789    
    SLICE_X6Y52          FDRE (Hold_fdre_C_D)         0.121     1.910    shiftRegister/value_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.910    
                         arrival time                           2.044    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 countSort/outReg_reg[50]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            shiftRegister/value_reg[50]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.595ns  (logic 0.209ns (35.154%)  route 0.386ns (64.846%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.339ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.113ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=336, routed)         0.604     1.523    countSort/CLK
    SLICE_X6Y51          FDRE                                         r  countSort/outReg_reg[50]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y51          FDRE (Prop_fdre_C_Q)         0.164     1.687 r  countSort/outReg_reg[50]/Q
                         net (fo=1, routed)           0.386     2.073    shiftRegister/value_reg[63]_0[46]
    SLICE_X2Y48          LUT5 (Prop_lut5_I1_O)        0.045     2.118 r  shiftRegister/value[50]_i_1/O
                         net (fo=1, routed)           0.000     2.118    shiftRegister/value0_in[50]
    SLICE_X2Y48          FDRE                                         r  shiftRegister/value_reg[50]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=336, routed)         0.948     2.113    shiftRegister/CLK
    SLICE_X2Y48          FDRE                                         r  shiftRegister/value_reg[50]/C
                         clock pessimism             -0.250     1.862    
    SLICE_X2Y48          FDRE (Hold_fdre_C_D)         0.121     1.983    shiftRegister/value_reg[50]
  -------------------------------------------------------------------
                         required time                         -1.983    
                         arrival time                           2.118    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 countSort/outReg_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            shiftRegister/value_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (62.079%)  route 0.114ns (37.921%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.113ns
    Source Clock Delay      (SCD):    1.590ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=336, routed)         0.670     1.590    countSort/CLK
    SLICE_X5Y49          FDRE                                         r  countSort/outReg_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.141     1.731 r  countSort/outReg_reg[30]/Q
                         net (fo=1, routed)           0.114     1.845    shiftRegister/value_reg[63]_0[26]
    SLICE_X2Y49          LUT5 (Prop_lut5_I3_O)        0.045     1.890 r  shiftRegister/value[30]_i_1/O
                         net (fo=1, routed)           0.000     1.890    shiftRegister/value0_in[30]
    SLICE_X2Y49          FDRE                                         r  shiftRegister/value_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=336, routed)         0.948     2.113    shiftRegister/CLK
    SLICE_X2Y49          FDRE                                         r  shiftRegister/value_reg[30]/C
                         clock pessimism             -0.483     1.630    
    SLICE_X2Y49          FDRE (Hold_fdre_C_D)         0.121     1.751    shiftRegister/value_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.751    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 countSort/outReg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            shiftRegister/value_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.569ns  (logic 0.209ns (36.741%)  route 0.360ns (63.259%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.338ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.113ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=336, routed)         0.605     1.524    countSort/CLK
    SLICE_X2Y50          FDRE                                         r  countSort/outReg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y50          FDRE (Prop_fdre_C_Q)         0.164     1.688 r  countSort/outReg_reg[10]/Q
                         net (fo=1, routed)           0.360     2.048    shiftRegister/value_reg[63]_0[6]
    SLICE_X1Y49          LUT5 (Prop_lut5_I3_O)        0.045     2.093 r  shiftRegister/value[10]_i_1/O
                         net (fo=1, routed)           0.000     2.093    shiftRegister/value0_in[10]
    SLICE_X1Y49          FDRE                                         r  shiftRegister/value_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=336, routed)         0.948     2.113    shiftRegister/CLK
    SLICE_X1Y49          FDRE                                         r  shiftRegister/value_reg[10]/C
                         clock pessimism             -0.250     1.862    
    SLICE_X1Y49          FDRE (Hold_fdre_C_D)         0.092     1.954    shiftRegister/value_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.954    
                         arrival time                           2.093    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 countSort/outReg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            shiftRegister/value_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.186ns (39.354%)  route 0.287ns (60.646%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.201ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.591ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=336, routed)         0.671     1.591    countSort/CLK
    SLICE_X3Y49          FDRE                                         r  countSort/outReg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y49          FDRE (Prop_fdre_C_Q)         0.141     1.732 r  countSort/outReg_reg[4]/Q
                         net (fo=1, routed)           0.287     2.019    shiftRegister/value_reg[63]_0[0]
    SLICE_X2Y51          LUT5 (Prop_lut5_I1_O)        0.045     2.064 r  shiftRegister/value[4]_i_1/O
                         net (fo=1, routed)           0.000     2.064    shiftRegister/value0_in[4]
    SLICE_X2Y51          FDRE                                         r  shiftRegister/value_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=336, routed)         0.878     2.043    shiftRegister/CLK
    SLICE_X2Y51          FDRE                                         r  shiftRegister/value_reg[4]/C
                         clock pessimism             -0.250     1.792    
    SLICE_X2Y51          FDRE (Hold_fdre_C_D)         0.121     1.913    shiftRegister/value_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.913    
                         arrival time                           2.064    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 countSort/outReg_reg[52]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            shiftRegister/value_reg[52]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.186ns (41.820%)  route 0.259ns (58.180%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.202ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.590ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=336, routed)         0.670     1.590    countSort/CLK
    SLICE_X7Y49          FDRE                                         r  countSort/outReg_reg[52]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y49          FDRE (Prop_fdre_C_Q)         0.141     1.731 r  countSort/outReg_reg[52]/Q
                         net (fo=1, routed)           0.259     1.990    shiftRegister/value_reg[63]_0[48]
    SLICE_X3Y51          LUT5 (Prop_lut5_I1_O)        0.045     2.035 r  shiftRegister/value[52]_i_1/O
                         net (fo=1, routed)           0.000     2.035    shiftRegister/value0_in[52]
    SLICE_X3Y51          FDRE                                         r  shiftRegister/value_reg[52]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=336, routed)         0.878     2.043    shiftRegister/CLK
    SLICE_X3Y51          FDRE                                         r  shiftRegister/value_reg[52]/C
                         clock pessimism             -0.250     1.792    
    SLICE_X3Y51          FDRE (Hold_fdre_C_D)         0.091     1.883    shiftRegister/value_reg[52]
  -------------------------------------------------------------------
                         required time                         -1.883    
                         arrival time                           2.035    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 shiftRegister/value_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            shiftRegister/value_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.194%)  route 0.099ns (34.806%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=336, routed)         0.604     1.523    shiftRegister/CLK
    SLICE_X7Y52          FDRE                                         r  shiftRegister/value_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y52          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  shiftRegister/value_reg[19]/Q
                         net (fo=6, routed)           0.099     1.764    shiftRegister/Q[19]
    SLICE_X6Y52          LUT5 (Prop_lut5_I4_O)        0.045     1.809 r  shiftRegister/value[23]_i_1/O
                         net (fo=1, routed)           0.000     1.809    shiftRegister/value0_in[23]
    SLICE_X6Y52          FDRE                                         r  shiftRegister/value_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=336, routed)         0.875     2.040    shiftRegister/CLK
    SLICE_X6Y52          FDRE                                         r  shiftRegister/value_reg[23]/C
                         clock pessimism             -0.503     1.536    
    SLICE_X6Y52          FDRE (Hold_fdre_C_D)         0.120     1.656    shiftRegister/value_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.656    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 countSort/outReg_reg[47]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            shiftRegister/value_reg[47]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.186ns (63.228%)  route 0.108ns (36.772%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=336, routed)         0.604     1.523    countSort/CLK
    SLICE_X3Y55          FDRE                                         r  countSort/outReg_reg[47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y55          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  countSort/outReg_reg[47]/Q
                         net (fo=1, routed)           0.108     1.773    shiftRegister/value_reg[63]_0[43]
    SLICE_X2Y54          LUT5 (Prop_lut5_I3_O)        0.045     1.818 r  shiftRegister/value[47]_i_1/O
                         net (fo=1, routed)           0.000     1.818    shiftRegister/value0_in[47]
    SLICE_X2Y54          FDRE                                         r  shiftRegister/value_reg[47]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=336, routed)         0.877     2.042    shiftRegister/CLK
    SLICE_X2Y54          FDRE                                         r  shiftRegister/value_reg[47]/C
                         clock pessimism             -0.502     1.539    
    SLICE_X2Y54          FDRE (Hold_fdre_C_D)         0.121     1.660    shiftRegister/value_reg[47]
  -------------------------------------------------------------------
                         required time                         -1.660    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 shiftRegister/value_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            shiftRegister/value_reg[42]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.209ns (46.433%)  route 0.241ns (53.567%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.201ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.591ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=336, routed)         0.671     1.591    shiftRegister/CLK
    SLICE_X2Y49          FDRE                                         r  shiftRegister/value_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y49          FDRE (Prop_fdre_C_Q)         0.164     1.755 r  shiftRegister/value_reg[38]/Q
                         net (fo=6, routed)           0.241     1.996    shiftRegister/Q[38]
    SLICE_X3Y50          LUT5 (Prop_lut5_I4_O)        0.045     2.041 r  shiftRegister/value[42]_i_1/O
                         net (fo=1, routed)           0.000     2.041    shiftRegister/value0_in[42]
    SLICE_X3Y50          FDRE                                         r  shiftRegister/value_reg[42]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=336, routed)         0.878     2.043    shiftRegister/CLK
    SLICE_X3Y50          FDRE                                         r  shiftRegister/value_reg[42]/C
                         clock pessimism             -0.250     1.792    
    SLICE_X3Y50          FDRE (Hold_fdre_C_D)         0.091     1.883    shiftRegister/value_reg[42]
  -------------------------------------------------------------------
                         required time                         -1.883    
                         arrival time                           2.041    
  -------------------------------------------------------------------
                         slack                                  0.158    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clock_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X10Y51    countSort/count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X14Y49    countSort/count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X12Y48    countSort/count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X14Y51    countSort/count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X15Y51    countSort/count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X19Y49    countSort/count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X14Y47    countSort/count_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X10Y47    countSort/count_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X16Y47    countSort/count_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y51    countSort/count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y51    countSort/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y49    countSort/count_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y49    countSort/count_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y48    countSort/count_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y48    countSort/count_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y51    countSort/count_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y51    countSort/count_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X15Y51    countSort/count_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X15Y51    countSort/count_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y51    countSort/count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y51    countSort/count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y49    countSort/count_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y49    countSort/count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y48    countSort/count_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y48    countSort/count_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y51    countSort/count_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y51    countSort/count_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X15Y51    countSort/count_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X15Y51    countSort/count_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            64 Endpoints
Min Delay            64 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 anodesRegister/tempAnodes_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            outMask[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.560ns  (logic 3.974ns (41.562%)  route 5.587ns (58.438%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y59          FDRE                         0.000     0.000 r  anodesRegister/tempAnodes_reg[6]/C
    SLICE_X0Y59          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  anodesRegister/tempAnodes_reg[6]/Q
                         net (fo=1, routed)           5.587     6.043    outMask_OBUF[6]
    K2                   OBUF (Prop_obuf_I_O)         3.518     9.560 r  outMask_OBUF[6]_inst/O
                         net (fo=0)                   0.000     9.560    outMask[6]
    K2                                                                r  outMask[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 anodesRegister/tempAnodes_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            outMask[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.525ns  (logic 4.008ns (53.265%)  route 3.517ns (46.735%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y55          FDRE                         0.000     0.000 r  anodesRegister/tempAnodes_reg[3]/C
    SLICE_X0Y55          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  anodesRegister/tempAnodes_reg[3]/Q
                         net (fo=1, routed)           3.517     3.973    outMask_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         3.552     7.525 r  outMask_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.525    outMask[3]
    J14                                                               r  outMask[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segmentRegister/tempSegmentReg_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            segmentValues[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.330ns  (logic 4.142ns (56.509%)  route 3.188ns (43.491%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y56          FDRE                         0.000     0.000 r  segmentRegister/tempSegmentReg_reg[3]/C
    SLICE_X0Y56          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  segmentRegister/tempSegmentReg_reg[3]/Q
                         net (fo=1, routed)           3.188     3.607    segmentValues_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.723     7.330 r  segmentValues_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.330    segmentValues[3]
    K13                                                               r  segmentValues[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 keyboardData
                            (input port)
  Destination:            symbolDecoder/handler/FSM_onehot_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.216ns  (logic 1.617ns (22.408%)  route 5.599ns (77.592%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B2                                                0.000     0.000 f  keyboardData (IN)
                         net (fo=0)                   0.000     0.000    keyboardData
    B2                   IBUF (Prop_ibuf_I_O)         1.493     1.493 f  keyboardData_IBUF_inst/O
                         net (fo=3, routed)           5.599     7.092    symbolDecoder/handler/D[0]
    SLICE_X4Y68          LUT4 (Prop_lut4_I2_O)        0.124     7.216 r  symbolDecoder/handler/FSM_onehot_state[1]_i_1/O
                         net (fo=1, routed)           0.000     7.216    symbolDecoder/handler/FSM_onehot_state[1]_i_1_n_0
    SLICE_X4Y68          FDRE                                         r  symbolDecoder/handler/FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segmentRegister/tempSegmentReg_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            segmentValues[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.211ns  (logic 3.949ns (54.765%)  route 3.262ns (45.235%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y56          FDRE                         0.000     0.000 r  segmentRegister/tempSegmentReg_reg[2]/C
    SLICE_X0Y56          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  segmentRegister/tempSegmentReg_reg[2]/Q
                         net (fo=1, routed)           3.262     3.718    segmentValues_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         3.493     7.211 r  segmentValues_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.211    segmentValues[2]
    K16                                                               r  segmentValues[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 anodesRegister/tempAnodes_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            outMask[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.067ns  (logic 3.992ns (56.480%)  route 3.076ns (43.520%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y59          FDRE                         0.000     0.000 r  anodesRegister/tempAnodes_reg[1]/C
    SLICE_X0Y59          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  anodesRegister/tempAnodes_reg[1]/Q
                         net (fo=1, routed)           3.076     3.532    outMask_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         3.536     7.067 r  outMask_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.067    outMask[1]
    J18                                                               r  outMask[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segmentRegister/tempSegmentReg_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            segmentValues[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.860ns  (logic 4.131ns (60.224%)  route 2.729ns (39.776%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y56          FDRE                         0.000     0.000 r  segmentRegister/tempSegmentReg_reg[6]/C
    SLICE_X0Y56          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  segmentRegister/tempSegmentReg_reg[6]/Q
                         net (fo=1, routed)           2.729     3.148    segmentValues_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         3.712     6.860 r  segmentValues_OBUF[6]_inst/O
                         net (fo=0)                   0.000     6.860    segmentValues[6]
    L18                                                               r  segmentValues[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 keyboardData
                            (input port)
  Destination:            symbolDecoder/handler/FSM_onehot_state_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.817ns  (logic 1.617ns (23.718%)  route 5.200ns (76.282%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B2                                                0.000     0.000 r  keyboardData (IN)
                         net (fo=0)                   0.000     0.000    keyboardData
    B2                   IBUF (Prop_ibuf_I_O)         1.493     1.493 r  keyboardData_IBUF_inst/O
                         net (fo=3, routed)           5.200     6.693    symbolDecoder/handler/D[0]
    SLICE_X4Y69          LUT6 (Prop_lut6_I2_O)        0.124     6.817 r  symbolDecoder/handler/FSM_onehot_state[4]_i_2/O
                         net (fo=1, routed)           0.000     6.817    symbolDecoder/handler/FSM_onehot_state[4]_i_2_n_0
    SLICE_X4Y69          FDRE                                         r  symbolDecoder/handler/FSM_onehot_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 anodesRegister/tempAnodes_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            outMask[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.796ns  (logic 3.992ns (58.732%)  route 2.805ns (41.268%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y59          FDRE                         0.000     0.000 r  anodesRegister/tempAnodes_reg[0]/C
    SLICE_X0Y59          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  anodesRegister/tempAnodes_reg[0]/Q
                         net (fo=1, routed)           2.805     3.261    outMask_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         3.536     6.796 r  outMask_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.796    outMask[0]
    J17                                                               r  outMask[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 anodesRegister/tempAnodes_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            outMask[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.650ns  (logic 4.141ns (62.274%)  route 2.509ns (37.726%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y59          FDRE                         0.000     0.000 r  anodesRegister/tempAnodes_reg[4]/C
    SLICE_X0Y59          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  anodesRegister/tempAnodes_reg[4]/Q
                         net (fo=1, routed)           2.509     2.928    outMask_OBUF[4]
    P14                  OBUF (Prop_obuf_I_O)         3.722     6.650 r  outMask_OBUF[4]_inst/O
                         net (fo=0)                   0.000     6.650    outMask[4]
    P14                                                               r  outMask[4] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 symbolDecoder/handler/counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            symbolDecoder/handler/FSM_onehot_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.270ns  (logic 0.191ns (70.613%)  route 0.079ns (29.387%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y69          FDRE                         0.000     0.000 r  symbolDecoder/handler/counter_reg[1]/C
    SLICE_X5Y69          FDRE (Prop_fdre_C_Q)         0.146     0.146 r  symbolDecoder/handler/counter_reg[1]/Q
                         net (fo=8, routed)           0.079     0.225    symbolDecoder/handler/counter[1]
    SLICE_X4Y69          LUT6 (Prop_lut6_I2_O)        0.045     0.270 r  symbolDecoder/handler/FSM_onehot_state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.270    symbolDecoder/handler/FSM_onehot_state[0]_i_1_n_0
    SLICE_X4Y69          FDRE                                         r  symbolDecoder/handler/FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 symbolDecoder/handler/keyboardDataBuffer_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            symbolDecoder/handler/keyboardDataBuffer_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.322ns  (logic 0.146ns (45.354%)  route 0.176ns (54.646%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y66          FDRE                         0.000     0.000 r  symbolDecoder/handler/keyboardDataBuffer_reg[3]/C
    SLICE_X4Y66          FDRE (Prop_fdre_C_Q)         0.146     0.146 r  symbolDecoder/handler/keyboardDataBuffer_reg[3]/Q
                         net (fo=3, routed)           0.176     0.322    symbolDecoder/handler/keyboardDataBuffer[3]
    SLICE_X4Y66          FDRE                                         r  symbolDecoder/handler/keyboardDataBuffer_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 symbolDecoder/handler/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            symbolDecoder/handler/FSM_onehot_state_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.323ns  (logic 0.232ns (71.914%)  route 0.091ns (28.086%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y69          FDRE                         0.000     0.000 r  symbolDecoder/handler/FSM_onehot_state_reg[2]/C
    SLICE_X4Y69          FDRE (Prop_fdre_C_Q)         0.133     0.133 r  symbolDecoder/handler/FSM_onehot_state_reg[2]/Q
                         net (fo=3, routed)           0.091     0.224    symbolDecoder/handler/FSM_onehot_state_reg_n_0_[2]
    SLICE_X4Y69          LUT6 (Prop_lut6_I1_O)        0.099     0.323 r  symbolDecoder/handler/FSM_onehot_state[4]_i_2/O
                         net (fo=1, routed)           0.000     0.323    symbolDecoder/handler/FSM_onehot_state[4]_i_2_n_0
    SLICE_X4Y69          FDRE                                         r  symbolDecoder/handler/FSM_onehot_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 symbolDecoder/handler/keyboardDataBuffer_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            symbolDecoder/handler/keyboardDataBuffer_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.330ns  (logic 0.133ns (40.349%)  route 0.197ns (59.651%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y66          FDRE                         0.000     0.000 r  symbolDecoder/handler/keyboardDataBuffer_reg[5]/C
    SLICE_X4Y66          FDRE (Prop_fdre_C_Q)         0.133     0.133 r  symbolDecoder/handler/keyboardDataBuffer_reg[5]/Q
                         net (fo=3, routed)           0.197     0.330    symbolDecoder/handler/keyboardDataBuffer[5]
    SLICE_X4Y66          FDRE                                         r  symbolDecoder/handler/keyboardDataBuffer_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 symbolDecoder/handler/keyboardDataBuffer_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            symbolDecoder/handler/keyboardDataBuffer_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.334ns  (logic 0.146ns (43.726%)  route 0.188ns (56.274%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y66          FDRE                         0.000     0.000 r  symbolDecoder/handler/keyboardDataBuffer_reg[6]/C
    SLICE_X3Y66          FDRE (Prop_fdre_C_Q)         0.146     0.146 r  symbolDecoder/handler/keyboardDataBuffer_reg[6]/Q
                         net (fo=4, routed)           0.188     0.334    symbolDecoder/handler/keyboardDataBuffer[6]
    SLICE_X4Y66          FDRE                                         r  symbolDecoder/handler/keyboardDataBuffer_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 symbolDecoder/handler/counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            symbolDecoder/handler/counter_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.349ns  (logic 0.191ns (54.798%)  route 0.158ns (45.202%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y69          FDRE                         0.000     0.000 r  symbolDecoder/handler/counter_reg[0]/C
    SLICE_X5Y69          FDRE (Prop_fdre_C_Q)         0.146     0.146 r  symbolDecoder/handler/counter_reg[0]/Q
                         net (fo=8, routed)           0.158     0.304    symbolDecoder/handler/counter[0]
    SLICE_X5Y69          LUT3 (Prop_lut3_I1_O)        0.045     0.349 r  symbolDecoder/handler/counter[2]_i_1/O
                         net (fo=1, routed)           0.000     0.349    symbolDecoder/handler/counter[2]_i_1_n_0
    SLICE_X5Y69          FDRE                                         r  symbolDecoder/handler/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 symbolDecoder/handler/keyboardDataBuffer_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            symbolDecoder/handler/keyboardDataBuffer_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.357ns  (logic 0.146ns (40.876%)  route 0.211ns (59.124%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y66          FDRE                         0.000     0.000 r  symbolDecoder/handler/keyboardDataBuffer_reg[2]/C
    SLICE_X4Y66          FDRE (Prop_fdre_C_Q)         0.146     0.146 r  symbolDecoder/handler/keyboardDataBuffer_reg[2]/Q
                         net (fo=3, routed)           0.211     0.357    symbolDecoder/handler/keyboardDataBuffer[2]
    SLICE_X4Y66          FDRE                                         r  symbolDecoder/handler/keyboardDataBuffer_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter/out_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            anodesRegister/tempAnodes_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.360ns  (logic 0.226ns (62.800%)  route 0.134ns (37.200%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y59          FDRE                         0.000     0.000 r  counter/out_reg[2]/C
    SLICE_X0Y59          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  counter/out_reg[2]/Q
                         net (fo=13, routed)          0.134     0.262    counter/out_reg[2]_0
    SLICE_X0Y59          LUT4 (Prop_lut4_I2_O)        0.098     0.360 r  counter/tempAnodes[0]_i_1/O
                         net (fo=1, routed)           0.000     0.360    anodesRegister/D[0]
    SLICE_X0Y59          FDRE                                         r  anodesRegister/tempAnodes_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 symbolDecoder/handler/counter_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            symbolDecoder/handler/counter_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.362ns  (logic 0.234ns (64.673%)  route 0.128ns (35.327%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y69          FDRE                         0.000     0.000 r  symbolDecoder/handler/counter_reg[3]/C
    SLICE_X5Y69          FDRE (Prop_fdre_C_Q)         0.133     0.133 f  symbolDecoder/handler/counter_reg[3]/Q
                         net (fo=7, routed)           0.128     0.261    symbolDecoder/handler/counter[3]
    SLICE_X5Y69          LUT4 (Prop_lut4_I2_O)        0.101     0.362 r  symbolDecoder/handler/counter[0]_i_1/O
                         net (fo=1, routed)           0.000     0.362    symbolDecoder/handler/counter[0]_i_1_n_0
    SLICE_X5Y69          FDRE                                         r  symbolDecoder/handler/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 symbolDecoder/handler/counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            symbolDecoder/handler/counter_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.379ns  (logic 0.191ns (50.456%)  route 0.188ns (49.544%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y69          FDRE                         0.000     0.000 r  symbolDecoder/handler/counter_reg[1]/C
    SLICE_X5Y69          FDRE (Prop_fdre_C_Q)         0.146     0.146 r  symbolDecoder/handler/counter_reg[1]/Q
                         net (fo=8, routed)           0.188     0.334    symbolDecoder/handler/counter[1]
    SLICE_X5Y69          LUT4 (Prop_lut4_I3_O)        0.045     0.379 r  symbolDecoder/handler/counter[1]_i_1/O
                         net (fo=1, routed)           0.000     0.379    symbolDecoder/handler/counter[1]_i_1_n_0
    SLICE_X5Y69          FDRE                                         r  symbolDecoder/handler/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            10 Endpoints
Min Delay            10 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 shiftRegister/pos_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segmentRegister/tempSegmentReg_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.044ns  (logic 1.620ns (22.997%)  route 5.424ns (77.003%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=2 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=336, routed)         1.726     5.329    shiftRegister/CLK
    SLICE_X0Y50          FDRE                                         r  shiftRegister/pos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y50          FDRE (Prop_fdre_C_Q)         0.456     5.785 r  shiftRegister/pos_reg[1]/Q
                         net (fo=72, routed)          1.034     6.818    shiftRegister/pos_reg[1]
    SLICE_X2Y50          LUT3 (Prop_lut3_I1_O)        0.152     6.970 r  shiftRegister/tempSegmentReg[6]_i_56/O
                         net (fo=28, routed)          2.617     9.588    shiftRegister/tempSegmentReg[6]_i_56_n_0
    SLICE_X6Y47          LUT6 (Prop_lut6_I4_O)        0.348     9.936 r  shiftRegister/tempSegmentReg[6]_i_51/O
                         net (fo=1, routed)           0.000     9.936    shiftRegister/tempSegmentReg[6]_i_51_n_0
    SLICE_X6Y47          MUXF7 (Prop_muxf7_I1_O)      0.214    10.150 r  shiftRegister/tempSegmentReg_reg[6]_i_19/O
                         net (fo=1, routed)           0.419    10.568    shiftRegister/tempSegmentReg_reg[6]_i_19_n_0
    SLICE_X3Y47          LUT6 (Prop_lut6_I5_O)        0.297    10.865 r  shiftRegister/tempSegmentReg[6]_i_5/O
                         net (fo=7, routed)           1.355    12.220    shiftRegister/tempSegmentReg[6]_i_5_n_0
    SLICE_X0Y56          LUT4 (Prop_lut4_I2_O)        0.153    12.373 r  shiftRegister/tempSegmentReg[3]_i_1/O
                         net (fo=1, routed)           0.000    12.373    segmentRegister/D[3]
    SLICE_X0Y56          FDRE                                         r  segmentRegister/tempSegmentReg_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 shiftRegister/pos_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segmentRegister/tempSegmentReg_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.034ns  (logic 1.616ns (22.976%)  route 5.418ns (77.024%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=2 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=336, routed)         1.726     5.329    shiftRegister/CLK
    SLICE_X0Y50          FDRE                                         r  shiftRegister/pos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y50          FDRE (Prop_fdre_C_Q)         0.456     5.785 r  shiftRegister/pos_reg[1]/Q
                         net (fo=72, routed)          1.034     6.818    shiftRegister/pos_reg[1]
    SLICE_X2Y50          LUT3 (Prop_lut3_I1_O)        0.152     6.970 r  shiftRegister/tempSegmentReg[6]_i_56/O
                         net (fo=28, routed)          2.617     9.588    shiftRegister/tempSegmentReg[6]_i_56_n_0
    SLICE_X6Y47          LUT6 (Prop_lut6_I4_O)        0.348     9.936 r  shiftRegister/tempSegmentReg[6]_i_51/O
                         net (fo=1, routed)           0.000     9.936    shiftRegister/tempSegmentReg[6]_i_51_n_0
    SLICE_X6Y47          MUXF7 (Prop_muxf7_I1_O)      0.214    10.150 r  shiftRegister/tempSegmentReg_reg[6]_i_19/O
                         net (fo=1, routed)           0.419    10.568    shiftRegister/tempSegmentReg_reg[6]_i_19_n_0
    SLICE_X3Y47          LUT6 (Prop_lut6_I5_O)        0.297    10.865 r  shiftRegister/tempSegmentReg[6]_i_5/O
                         net (fo=7, routed)           1.348    12.213    shiftRegister/tempSegmentReg[6]_i_5_n_0
    SLICE_X0Y56          LUT4 (Prop_lut4_I3_O)        0.149    12.362 r  shiftRegister/tempSegmentReg[6]_i_1/O
                         net (fo=1, routed)           0.000    12.362    segmentRegister/D[6]
    SLICE_X0Y56          FDRE                                         r  segmentRegister/tempSegmentReg_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 shiftRegister/pos_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segmentRegister/tempSegmentReg_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.015ns  (logic 1.591ns (22.679%)  route 5.424ns (77.321%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=2 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=336, routed)         1.726     5.329    shiftRegister/CLK
    SLICE_X0Y50          FDRE                                         r  shiftRegister/pos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y50          FDRE (Prop_fdre_C_Q)         0.456     5.785 r  shiftRegister/pos_reg[1]/Q
                         net (fo=72, routed)          1.034     6.818    shiftRegister/pos_reg[1]
    SLICE_X2Y50          LUT3 (Prop_lut3_I1_O)        0.152     6.970 r  shiftRegister/tempSegmentReg[6]_i_56/O
                         net (fo=28, routed)          2.617     9.588    shiftRegister/tempSegmentReg[6]_i_56_n_0
    SLICE_X6Y47          LUT6 (Prop_lut6_I4_O)        0.348     9.936 r  shiftRegister/tempSegmentReg[6]_i_51/O
                         net (fo=1, routed)           0.000     9.936    shiftRegister/tempSegmentReg[6]_i_51_n_0
    SLICE_X6Y47          MUXF7 (Prop_muxf7_I1_O)      0.214    10.150 r  shiftRegister/tempSegmentReg_reg[6]_i_19/O
                         net (fo=1, routed)           0.419    10.568    shiftRegister/tempSegmentReg_reg[6]_i_19_n_0
    SLICE_X3Y47          LUT6 (Prop_lut6_I5_O)        0.297    10.865 r  shiftRegister/tempSegmentReg[6]_i_5/O
                         net (fo=7, routed)           1.355    12.220    shiftRegister/tempSegmentReg[6]_i_5_n_0
    SLICE_X0Y56          LUT4 (Prop_lut4_I2_O)        0.124    12.344 r  shiftRegister/tempSegmentReg[2]_i_1/O
                         net (fo=1, routed)           0.000    12.344    segmentRegister/D[2]
    SLICE_X0Y56          FDRE                                         r  segmentRegister/tempSegmentReg_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 shiftRegister/pos_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segmentRegister/tempSegmentReg_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.009ns  (logic 1.591ns (22.701%)  route 5.418ns (77.299%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=2 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=336, routed)         1.726     5.329    shiftRegister/CLK
    SLICE_X0Y50          FDRE                                         r  shiftRegister/pos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y50          FDRE (Prop_fdre_C_Q)         0.456     5.785 r  shiftRegister/pos_reg[1]/Q
                         net (fo=72, routed)          1.034     6.818    shiftRegister/pos_reg[1]
    SLICE_X2Y50          LUT3 (Prop_lut3_I1_O)        0.152     6.970 r  shiftRegister/tempSegmentReg[6]_i_56/O
                         net (fo=28, routed)          2.617     9.588    shiftRegister/tempSegmentReg[6]_i_56_n_0
    SLICE_X6Y47          LUT6 (Prop_lut6_I4_O)        0.348     9.936 f  shiftRegister/tempSegmentReg[6]_i_51/O
                         net (fo=1, routed)           0.000     9.936    shiftRegister/tempSegmentReg[6]_i_51_n_0
    SLICE_X6Y47          MUXF7 (Prop_muxf7_I1_O)      0.214    10.150 f  shiftRegister/tempSegmentReg_reg[6]_i_19/O
                         net (fo=1, routed)           0.419    10.568    shiftRegister/tempSegmentReg_reg[6]_i_19_n_0
    SLICE_X3Y47          LUT6 (Prop_lut6_I5_O)        0.297    10.865 f  shiftRegister/tempSegmentReg[6]_i_5/O
                         net (fo=7, routed)           1.348    12.213    shiftRegister/tempSegmentReg[6]_i_5_n_0
    SLICE_X0Y56          LUT4 (Prop_lut4_I0_O)        0.124    12.337 r  shiftRegister/tempSegmentReg[4]_i_1/O
                         net (fo=1, routed)           0.000    12.337    segmentRegister/D[4]
    SLICE_X0Y56          FDRE                                         r  segmentRegister/tempSegmentReg_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 shiftRegister/pos_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segmentRegister/tempSegmentReg_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.811ns  (logic 1.591ns (23.361%)  route 5.220ns (76.639%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=2 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=336, routed)         1.726     5.329    shiftRegister/CLK
    SLICE_X0Y50          FDRE                                         r  shiftRegister/pos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y50          FDRE (Prop_fdre_C_Q)         0.456     5.785 r  shiftRegister/pos_reg[1]/Q
                         net (fo=72, routed)          1.034     6.818    shiftRegister/pos_reg[1]
    SLICE_X2Y50          LUT3 (Prop_lut3_I1_O)        0.152     6.970 r  shiftRegister/tempSegmentReg[6]_i_56/O
                         net (fo=28, routed)          2.617     9.588    shiftRegister/tempSegmentReg[6]_i_56_n_0
    SLICE_X6Y47          LUT6 (Prop_lut6_I4_O)        0.348     9.936 r  shiftRegister/tempSegmentReg[6]_i_51/O
                         net (fo=1, routed)           0.000     9.936    shiftRegister/tempSegmentReg[6]_i_51_n_0
    SLICE_X6Y47          MUXF7 (Prop_muxf7_I1_O)      0.214    10.150 r  shiftRegister/tempSegmentReg_reg[6]_i_19/O
                         net (fo=1, routed)           0.419    10.568    shiftRegister/tempSegmentReg_reg[6]_i_19_n_0
    SLICE_X3Y47          LUT6 (Prop_lut6_I5_O)        0.297    10.865 r  shiftRegister/tempSegmentReg[6]_i_5/O
                         net (fo=7, routed)           1.150    12.015    shiftRegister/tempSegmentReg[6]_i_5_n_0
    SLICE_X0Y56          LUT4 (Prop_lut4_I0_O)        0.124    12.139 r  shiftRegister/tempSegmentReg[5]_i_1/O
                         net (fo=1, routed)           0.000    12.139    segmentRegister/D[5]
    SLICE_X0Y56          FDRE                                         r  segmentRegister/tempSegmentReg_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 shiftRegister/pos_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segmentRegister/tempSegmentReg_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.631ns  (logic 1.620ns (24.430%)  route 5.011ns (75.569%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=2 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=336, routed)         1.726     5.329    shiftRegister/CLK
    SLICE_X0Y50          FDRE                                         r  shiftRegister/pos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y50          FDRE (Prop_fdre_C_Q)         0.456     5.785 r  shiftRegister/pos_reg[1]/Q
                         net (fo=72, routed)          1.034     6.818    shiftRegister/pos_reg[1]
    SLICE_X2Y50          LUT3 (Prop_lut3_I1_O)        0.152     6.970 r  shiftRegister/tempSegmentReg[6]_i_56/O
                         net (fo=28, routed)          2.617     9.588    shiftRegister/tempSegmentReg[6]_i_56_n_0
    SLICE_X6Y47          LUT6 (Prop_lut6_I4_O)        0.348     9.936 r  shiftRegister/tempSegmentReg[6]_i_51/O
                         net (fo=1, routed)           0.000     9.936    shiftRegister/tempSegmentReg[6]_i_51_n_0
    SLICE_X6Y47          MUXF7 (Prop_muxf7_I1_O)      0.214    10.150 r  shiftRegister/tempSegmentReg_reg[6]_i_19/O
                         net (fo=1, routed)           0.419    10.568    shiftRegister/tempSegmentReg_reg[6]_i_19_n_0
    SLICE_X3Y47          LUT6 (Prop_lut6_I5_O)        0.297    10.865 r  shiftRegister/tempSegmentReg[6]_i_5/O
                         net (fo=7, routed)           0.941    11.807    shiftRegister/tempSegmentReg[6]_i_5_n_0
    SLICE_X0Y55          LUT4 (Prop_lut4_I1_O)        0.153    11.960 r  shiftRegister/tempSegmentReg[1]_i_1/O
                         net (fo=1, routed)           0.000    11.960    segmentRegister/D[1]
    SLICE_X0Y55          FDRE                                         r  segmentRegister/tempSegmentReg_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 shiftRegister/pos_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segmentRegister/tempSegmentReg_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.602ns  (logic 1.591ns (24.099%)  route 5.011ns (75.901%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=2 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=336, routed)         1.726     5.329    shiftRegister/CLK
    SLICE_X0Y50          FDRE                                         r  shiftRegister/pos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y50          FDRE (Prop_fdre_C_Q)         0.456     5.785 r  shiftRegister/pos_reg[1]/Q
                         net (fo=72, routed)          1.034     6.818    shiftRegister/pos_reg[1]
    SLICE_X2Y50          LUT3 (Prop_lut3_I1_O)        0.152     6.970 r  shiftRegister/tempSegmentReg[6]_i_56/O
                         net (fo=28, routed)          2.617     9.588    shiftRegister/tempSegmentReg[6]_i_56_n_0
    SLICE_X6Y47          LUT6 (Prop_lut6_I4_O)        0.348     9.936 r  shiftRegister/tempSegmentReg[6]_i_51/O
                         net (fo=1, routed)           0.000     9.936    shiftRegister/tempSegmentReg[6]_i_51_n_0
    SLICE_X6Y47          MUXF7 (Prop_muxf7_I1_O)      0.214    10.150 r  shiftRegister/tempSegmentReg_reg[6]_i_19/O
                         net (fo=1, routed)           0.419    10.568    shiftRegister/tempSegmentReg_reg[6]_i_19_n_0
    SLICE_X3Y47          LUT6 (Prop_lut6_I5_O)        0.297    10.865 r  shiftRegister/tempSegmentReg[6]_i_5/O
                         net (fo=7, routed)           0.941    11.807    shiftRegister/tempSegmentReg[6]_i_5_n_0
    SLICE_X0Y55          LUT4 (Prop_lut4_I2_O)        0.124    11.931 r  shiftRegister/tempSegmentReg[0]_i_1/O
                         net (fo=1, routed)           0.000    11.931    segmentRegister/D[0]
    SLICE_X0Y55          FDRE                                         r  segmentRegister/tempSegmentReg_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 symbolDecoder/handler/keyboardDataSyncronized_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            symbolDecoder/handler/FSM_onehot_state_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.868ns  (logic 0.704ns (37.689%)  route 1.164ns (62.311%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=336, routed)         1.716     5.319    symbolDecoder/handler/CLK
    SLICE_X5Y66          FDRE                                         r  symbolDecoder/handler/keyboardDataSyncronized_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y66          FDRE (Prop_fdre_C_Q)         0.456     5.775 r  symbolDecoder/handler/keyboardDataSyncronized_reg[1]/Q
                         net (fo=2, routed)           0.287     6.062    symbolDecoder/handler/p_1_in0
    SLICE_X4Y66          LUT6 (Prop_lut6_I0_O)        0.124     6.186 f  symbolDecoder/handler/FSM_onehot_state[4]_i_3/O
                         net (fo=2, routed)           0.877     7.063    symbolDecoder/handler/FSM_onehot_state[4]_i_3_n_0
    SLICE_X4Y69          LUT6 (Prop_lut6_I0_O)        0.124     7.187 r  symbolDecoder/handler/FSM_onehot_state[4]_i_2/O
                         net (fo=1, routed)           0.000     7.187    symbolDecoder/handler/FSM_onehot_state[4]_i_2_n_0
    SLICE_X4Y69          FDRE                                         r  symbolDecoder/handler/FSM_onehot_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 symbolDecoder/handler/keyboardDataSyncronized_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            symbolDecoder/handler/FSM_onehot_state_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.443ns  (logic 0.704ns (48.775%)  route 0.739ns (51.225%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=336, routed)         1.716     5.319    symbolDecoder/handler/CLK
    SLICE_X5Y66          FDRE                                         r  symbolDecoder/handler/keyboardDataSyncronized_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y66          FDRE (Prop_fdre_C_Q)         0.456     5.775 r  symbolDecoder/handler/keyboardDataSyncronized_reg[1]/Q
                         net (fo=2, routed)           0.287     6.062    symbolDecoder/handler/p_1_in0
    SLICE_X4Y66          LUT6 (Prop_lut6_I0_O)        0.124     6.186 r  symbolDecoder/handler/FSM_onehot_state[4]_i_3/O
                         net (fo=2, routed)           0.452     6.638    symbolDecoder/handler/FSM_onehot_state[4]_i_3_n_0
    SLICE_X4Y69          LUT2 (Prop_lut2_I1_O)        0.124     6.762 r  symbolDecoder/handler/FSM_onehot_state[3]_i_1/O
                         net (fo=1, routed)           0.000     6.762    symbolDecoder/handler/FSM_onehot_state[3]_i_1_n_0
    SLICE_X4Y69          FDRE                                         r  symbolDecoder/handler/FSM_onehot_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 symbolDecoder/handler/keyboardDataSyncronized_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            symbolDecoder/handler/keyboardDataBuffer_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.996ns  (logic 0.456ns (45.792%)  route 0.540ns (54.208%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=336, routed)         1.716     5.319    symbolDecoder/handler/CLK
    SLICE_X5Y66          FDRE                                         r  symbolDecoder/handler/keyboardDataSyncronized_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y66          FDRE (Prop_fdre_C_Q)         0.456     5.775 r  symbolDecoder/handler/keyboardDataSyncronized_reg[1]/Q
                         net (fo=2, routed)           0.540     6.315    symbolDecoder/handler/p_1_in0
    SLICE_X3Y66          FDRE                                         r  symbolDecoder/handler/keyboardDataBuffer_reg[7]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 symbolDecoder/handler/keyboardDataSyncronized_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            symbolDecoder/handler/keyboardDataBuffer_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.328ns  (logic 0.141ns (43.012%)  route 0.187ns (56.988%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=336, routed)         0.598     1.517    symbolDecoder/handler/CLK
    SLICE_X5Y66          FDRE                                         r  symbolDecoder/handler/keyboardDataSyncronized_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y66          FDRE (Prop_fdre_C_Q)         0.141     1.658 r  symbolDecoder/handler/keyboardDataSyncronized_reg[1]/Q
                         net (fo=2, routed)           0.187     1.845    symbolDecoder/handler/p_1_in0
    SLICE_X3Y66          FDRE                                         r  symbolDecoder/handler/keyboardDataBuffer_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 symbolDecoder/handler/keyboardDataSyncronized_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            symbolDecoder/handler/FSM_onehot_state_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.520ns  (logic 0.231ns (44.392%)  route 0.289ns (55.608%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=336, routed)         0.598     1.517    symbolDecoder/handler/CLK
    SLICE_X5Y66          FDRE                                         r  symbolDecoder/handler/keyboardDataSyncronized_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y66          FDRE (Prop_fdre_C_Q)         0.141     1.658 r  symbolDecoder/handler/keyboardDataSyncronized_reg[1]/Q
                         net (fo=2, routed)           0.107     1.765    symbolDecoder/handler/p_1_in0
    SLICE_X4Y66          LUT6 (Prop_lut6_I0_O)        0.045     1.810 r  symbolDecoder/handler/FSM_onehot_state[4]_i_3/O
                         net (fo=2, routed)           0.182     1.993    symbolDecoder/handler/FSM_onehot_state[4]_i_3_n_0
    SLICE_X4Y69          LUT2 (Prop_lut2_I1_O)        0.045     2.038 r  symbolDecoder/handler/FSM_onehot_state[3]_i_1/O
                         net (fo=1, routed)           0.000     2.038    symbolDecoder/handler/FSM_onehot_state[3]_i_1_n_0
    SLICE_X4Y69          FDRE                                         r  symbolDecoder/handler/FSM_onehot_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 symbolDecoder/handler/keyboardDataSyncronized_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            symbolDecoder/handler/FSM_onehot_state_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.658ns  (logic 0.231ns (35.111%)  route 0.427ns (64.889%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=336, routed)         0.598     1.517    symbolDecoder/handler/CLK
    SLICE_X5Y66          FDRE                                         r  symbolDecoder/handler/keyboardDataSyncronized_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y66          FDRE (Prop_fdre_C_Q)         0.141     1.658 r  symbolDecoder/handler/keyboardDataSyncronized_reg[1]/Q
                         net (fo=2, routed)           0.107     1.765    symbolDecoder/handler/p_1_in0
    SLICE_X4Y66          LUT6 (Prop_lut6_I0_O)        0.045     1.810 f  symbolDecoder/handler/FSM_onehot_state[4]_i_3/O
                         net (fo=2, routed)           0.320     2.130    symbolDecoder/handler/FSM_onehot_state[4]_i_3_n_0
    SLICE_X4Y69          LUT6 (Prop_lut6_I0_O)        0.045     2.175 r  symbolDecoder/handler/FSM_onehot_state[4]_i_2/O
                         net (fo=1, routed)           0.000     2.175    symbolDecoder/handler/FSM_onehot_state[4]_i_2_n_0
    SLICE_X4Y69          FDRE                                         r  symbolDecoder/handler/FSM_onehot_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 shiftRegister/pos_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segmentRegister/tempSegmentReg_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.042ns  (logic 0.401ns (38.490%)  route 0.641ns (61.510%))
  Logic Levels:           4  (LUT4=1 LUT6=2 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=336, routed)         0.605     1.524    shiftRegister/CLK
    SLICE_X1Y50          FDRE                                         r  shiftRegister/pos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y50          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  shiftRegister/pos_reg[3]/Q
                         net (fo=11, routed)          0.238     1.903    shiftRegister/pos_reg[3]_0[0]
    SLICE_X1Y47          LUT6 (Prop_lut6_I2_O)        0.045     1.948 r  shiftRegister/tempSegmentReg[6]_i_37/O
                         net (fo=1, routed)           0.000     1.948    shiftRegister/tempSegmentReg[6]_i_37_n_0
    SLICE_X1Y47          MUXF7 (Prop_muxf7_I1_O)      0.065     2.013 r  shiftRegister/tempSegmentReg_reg[6]_i_12/O
                         net (fo=1, routed)           0.100     2.114    shiftRegister/tempSegmentReg_reg[6]_i_12_n_0
    SLICE_X2Y48          LUT6 (Prop_lut6_I0_O)        0.108     2.222 r  shiftRegister/tempSegmentReg[6]_i_4/O
                         net (fo=7, routed)           0.303     2.524    shiftRegister/tempSegmentReg[6]_i_4_n_0
    SLICE_X0Y55          LUT4 (Prop_lut4_I3_O)        0.042     2.566 r  shiftRegister/tempSegmentReg[1]_i_1/O
                         net (fo=1, routed)           0.000     2.566    segmentRegister/D[1]
    SLICE_X0Y55          FDRE                                         r  segmentRegister/tempSegmentReg_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 shiftRegister/pos_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segmentRegister/tempSegmentReg_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.045ns  (logic 0.404ns (38.667%)  route 0.641ns (61.333%))
  Logic Levels:           4  (LUT4=1 LUT6=2 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=336, routed)         0.605     1.524    shiftRegister/CLK
    SLICE_X1Y50          FDRE                                         r  shiftRegister/pos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y50          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  shiftRegister/pos_reg[3]/Q
                         net (fo=11, routed)          0.238     1.903    shiftRegister/pos_reg[3]_0[0]
    SLICE_X1Y47          LUT6 (Prop_lut6_I2_O)        0.045     1.948 r  shiftRegister/tempSegmentReg[6]_i_37/O
                         net (fo=1, routed)           0.000     1.948    shiftRegister/tempSegmentReg[6]_i_37_n_0
    SLICE_X1Y47          MUXF7 (Prop_muxf7_I1_O)      0.065     2.013 r  shiftRegister/tempSegmentReg_reg[6]_i_12/O
                         net (fo=1, routed)           0.100     2.114    shiftRegister/tempSegmentReg_reg[6]_i_12_n_0
    SLICE_X2Y48          LUT6 (Prop_lut6_I0_O)        0.108     2.222 r  shiftRegister/tempSegmentReg[6]_i_4/O
                         net (fo=7, routed)           0.303     2.524    shiftRegister/tempSegmentReg[6]_i_4_n_0
    SLICE_X0Y55          LUT4 (Prop_lut4_I1_O)        0.045     2.569 r  shiftRegister/tempSegmentReg[0]_i_1/O
                         net (fo=1, routed)           0.000     2.569    segmentRegister/D[0]
    SLICE_X0Y55          FDRE                                         r  segmentRegister/tempSegmentReg_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 shiftRegister/value_reg[60]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segmentRegister/tempSegmentReg_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.079ns  (logic 0.404ns (37.426%)  route 0.675ns (62.574%))
  Logic Levels:           4  (LUT4=1 LUT6=2 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=336, routed)         0.605     1.524    shiftRegister/CLK
    SLICE_X3Y51          FDRE                                         r  shiftRegister/value_reg[60]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y51          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  shiftRegister/value_reg[60]/Q
                         net (fo=6, routed)           0.240     1.905    shiftRegister/Q[60]
    SLICE_X3Y52          LUT6 (Prop_lut6_I5_O)        0.045     1.950 r  shiftRegister/tempSegmentReg[6]_i_29/O
                         net (fo=1, routed)           0.000     1.950    shiftRegister/tempSegmentReg[6]_i_29_n_0
    SLICE_X3Y52          MUXF7 (Prop_muxf7_I1_O)      0.065     2.015 r  shiftRegister/tempSegmentReg_reg[6]_i_8/O
                         net (fo=1, routed)           0.195     2.210    shiftRegister/tempSegmentReg_reg[6]_i_8_n_0
    SLICE_X0Y53          LUT6 (Prop_lut6_I0_O)        0.108     2.318 r  shiftRegister/tempSegmentReg[6]_i_3/O
                         net (fo=7, routed)           0.240     2.559    shiftRegister/tempSegmentReg[6]_i_3_n_0
    SLICE_X0Y56          LUT4 (Prop_lut4_I2_O)        0.045     2.604 r  shiftRegister/tempSegmentReg[5]_i_1/O
                         net (fo=1, routed)           0.000     2.604    segmentRegister/D[5]
    SLICE_X0Y56          FDRE                                         r  segmentRegister/tempSegmentReg_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 shiftRegister/pos_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segmentRegister/tempSegmentReg_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.113ns  (logic 0.404ns (36.296%)  route 0.709ns (63.704%))
  Logic Levels:           4  (LUT4=1 LUT6=2 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=336, routed)         0.605     1.524    shiftRegister/CLK
    SLICE_X1Y50          FDRE                                         r  shiftRegister/pos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y50          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  shiftRegister/pos_reg[3]/Q
                         net (fo=11, routed)          0.238     1.903    shiftRegister/pos_reg[3]_0[0]
    SLICE_X1Y47          LUT6 (Prop_lut6_I2_O)        0.045     1.948 r  shiftRegister/tempSegmentReg[6]_i_37/O
                         net (fo=1, routed)           0.000     1.948    shiftRegister/tempSegmentReg[6]_i_37_n_0
    SLICE_X1Y47          MUXF7 (Prop_muxf7_I1_O)      0.065     2.013 r  shiftRegister/tempSegmentReg_reg[6]_i_12/O
                         net (fo=1, routed)           0.100     2.114    shiftRegister/tempSegmentReg_reg[6]_i_12_n_0
    SLICE_X2Y48          LUT6 (Prop_lut6_I0_O)        0.108     2.222 r  shiftRegister/tempSegmentReg[6]_i_4/O
                         net (fo=7, routed)           0.371     2.592    shiftRegister/tempSegmentReg[6]_i_4_n_0
    SLICE_X0Y56          LUT4 (Prop_lut4_I1_O)        0.045     2.637 r  shiftRegister/tempSegmentReg[4]_i_1/O
                         net (fo=1, routed)           0.000     2.637    segmentRegister/D[4]
    SLICE_X0Y56          FDRE                                         r  segmentRegister/tempSegmentReg_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 shiftRegister/pos_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segmentRegister/tempSegmentReg_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.117ns  (logic 0.404ns (36.176%)  route 0.713ns (63.824%))
  Logic Levels:           4  (LUT4=1 LUT6=2 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=336, routed)         0.605     1.524    shiftRegister/CLK
    SLICE_X1Y50          FDRE                                         r  shiftRegister/pos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y50          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  shiftRegister/pos_reg[3]/Q
                         net (fo=11, routed)          0.238     1.903    shiftRegister/pos_reg[3]_0[0]
    SLICE_X1Y47          LUT6 (Prop_lut6_I2_O)        0.045     1.948 r  shiftRegister/tempSegmentReg[6]_i_37/O
                         net (fo=1, routed)           0.000     1.948    shiftRegister/tempSegmentReg[6]_i_37_n_0
    SLICE_X1Y47          MUXF7 (Prop_muxf7_I1_O)      0.065     2.013 r  shiftRegister/tempSegmentReg_reg[6]_i_12/O
                         net (fo=1, routed)           0.100     2.114    shiftRegister/tempSegmentReg_reg[6]_i_12_n_0
    SLICE_X2Y48          LUT6 (Prop_lut6_I0_O)        0.108     2.222 r  shiftRegister/tempSegmentReg[6]_i_4/O
                         net (fo=7, routed)           0.375     2.596    shiftRegister/tempSegmentReg[6]_i_4_n_0
    SLICE_X0Y56          LUT4 (Prop_lut4_I1_O)        0.045     2.641 r  shiftRegister/tempSegmentReg[2]_i_1/O
                         net (fo=1, routed)           0.000     2.641    segmentRegister/D[2]
    SLICE_X0Y56          FDRE                                         r  segmentRegister/tempSegmentReg_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 shiftRegister/pos_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segmentRegister/tempSegmentReg_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.117ns  (logic 0.408ns (36.524%)  route 0.709ns (63.476%))
  Logic Levels:           4  (LUT4=1 LUT6=2 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=336, routed)         0.605     1.524    shiftRegister/CLK
    SLICE_X1Y50          FDRE                                         r  shiftRegister/pos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y50          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  shiftRegister/pos_reg[3]/Q
                         net (fo=11, routed)          0.238     1.903    shiftRegister/pos_reg[3]_0[0]
    SLICE_X1Y47          LUT6 (Prop_lut6_I2_O)        0.045     1.948 r  shiftRegister/tempSegmentReg[6]_i_37/O
                         net (fo=1, routed)           0.000     1.948    shiftRegister/tempSegmentReg[6]_i_37_n_0
    SLICE_X1Y47          MUXF7 (Prop_muxf7_I1_O)      0.065     2.013 r  shiftRegister/tempSegmentReg_reg[6]_i_12/O
                         net (fo=1, routed)           0.100     2.114    shiftRegister/tempSegmentReg_reg[6]_i_12_n_0
    SLICE_X2Y48          LUT6 (Prop_lut6_I0_O)        0.108     2.222 r  shiftRegister/tempSegmentReg[6]_i_4/O
                         net (fo=7, routed)           0.371     2.592    shiftRegister/tempSegmentReg[6]_i_4_n_0
    SLICE_X0Y56          LUT4 (Prop_lut4_I2_O)        0.049     2.641 r  shiftRegister/tempSegmentReg[6]_i_1/O
                         net (fo=1, routed)           0.000     2.641    segmentRegister/D[6]
    SLICE_X0Y56          FDRE                                         r  segmentRegister/tempSegmentReg_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 shiftRegister/pos_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segmentRegister/tempSegmentReg_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.123ns  (logic 0.410ns (36.517%)  route 0.713ns (63.483%))
  Logic Levels:           4  (LUT4=1 LUT6=2 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=336, routed)         0.605     1.524    shiftRegister/CLK
    SLICE_X1Y50          FDRE                                         r  shiftRegister/pos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y50          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  shiftRegister/pos_reg[3]/Q
                         net (fo=11, routed)          0.238     1.903    shiftRegister/pos_reg[3]_0[0]
    SLICE_X1Y47          LUT6 (Prop_lut6_I2_O)        0.045     1.948 r  shiftRegister/tempSegmentReg[6]_i_37/O
                         net (fo=1, routed)           0.000     1.948    shiftRegister/tempSegmentReg[6]_i_37_n_0
    SLICE_X1Y47          MUXF7 (Prop_muxf7_I1_O)      0.065     2.013 r  shiftRegister/tempSegmentReg_reg[6]_i_12/O
                         net (fo=1, routed)           0.100     2.114    shiftRegister/tempSegmentReg_reg[6]_i_12_n_0
    SLICE_X2Y48          LUT6 (Prop_lut6_I0_O)        0.108     2.222 r  shiftRegister/tempSegmentReg[6]_i_4/O
                         net (fo=7, routed)           0.375     2.596    shiftRegister/tempSegmentReg[6]_i_4_n_0
    SLICE_X0Y56          LUT4 (Prop_lut4_I3_O)        0.051     2.647 r  shiftRegister/tempSegmentReg[3]_i_1/O
                         net (fo=1, routed)           0.000     2.647    segmentRegister/D[3]
    SLICE_X0Y56          FDRE                                         r  segmentRegister/tempSegmentReg_reg[3]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           139 Endpoints
Min Delay           139 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 keyboardData
                            (input port)
  Destination:            symbolDecoder/handler/keyboardDataSyncronized_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.888ns  (logic 1.493ns (21.673%)  route 5.395ns (78.327%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B2                                                0.000     0.000 r  keyboardData (IN)
                         net (fo=0)                   0.000     0.000    keyboardData
    B2                   IBUF (Prop_ibuf_I_O)         1.493     1.493 r  keyboardData_IBUF_inst/O
                         net (fo=3, routed)           5.395     6.888    symbolDecoder/handler/D[0]
    SLICE_X5Y66          FDRE                                         r  symbolDecoder/handler/keyboardDataSyncronized_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=336, routed)         1.596     5.019    symbolDecoder/handler/CLK
    SLICE_X5Y66          FDRE                                         r  symbolDecoder/handler/keyboardDataSyncronized_reg[0]/C

Slack:                    inf
  Source:                 symbolDecoder/handler/keyboardDataBuffer_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            shiftRegister/pos_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.619ns  (logic 1.989ns (30.050%)  route 4.630ns (69.950%))
  Logic Levels:           7  (FDRE=1 LUT2=1 LUT4=2 LUT5=2 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y66          FDRE                         0.000     0.000 r  symbolDecoder/handler/keyboardDataBuffer_reg[5]/C
    SLICE_X4Y66          FDRE (Prop_fdre_C_Q)         0.422     0.422 r  symbolDecoder/handler/keyboardDataBuffer_reg[5]/Q
                         net (fo=3, routed)           0.794     1.216    symbolDecoder/handler/keyboardDataBuffer[5]
    SLICE_X4Y66          LUT4 (Prop_lut4_I2_O)        0.297     1.513 r  symbolDecoder/handler/flagsDelayed_i_2/O
                         net (fo=2, routed)           0.426     1.939    symbolDecoder/handler/flagsDelayed_i_2_n_0
    SLICE_X4Y66          LUT5 (Prop_lut5_I4_O)        0.118     2.057 r  symbolDecoder/handler/value[63]_i_5/O
                         net (fo=1, routed)           0.719     2.776    filter1/value_reg[0]_0
    SLICE_X4Y63          LUT5 (Prop_lut5_I1_O)        0.326     3.102 f  filter1/value[63]_i_3/O
                         net (fo=67, routed)          1.478     4.580    filter1/flagsDelayed_reg
    SLICE_X2Y50          LUT2 (Prop_lut2_I0_O)        0.146     4.726 f  filter1/pos[3]_i_2/O
                         net (fo=4, routed)           0.590     5.315    shiftRegister/pos_reg[1]_0
    SLICE_X0Y50          LUT4 (Prop_lut4_I1_O)        0.354     5.669 f  shiftRegister/pos[3]_i_4/O
                         net (fo=1, routed)           0.624     6.293    shiftRegister/pos[3]_i_4_n_0
    SLICE_X1Y50          LUT6 (Prop_lut6_I2_O)        0.326     6.619 r  shiftRegister/pos[3]_i_1/O
                         net (fo=1, routed)           0.000     6.619    shiftRegister/pos[3]
    SLICE_X1Y50          FDRE                                         r  shiftRegister/pos_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=336, routed)         1.606     5.029    shiftRegister/CLK
    SLICE_X1Y50          FDRE                                         r  shiftRegister/pos_reg[3]/C

Slack:                    inf
  Source:                 keyboardClock
                            (input port)
  Destination:            symbolDecoder/handler/keyboardClockSyncronized_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.524ns  (logic 1.472ns (22.560%)  route 5.052ns (77.440%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F4                                                0.000     0.000 r  keyboardClock (IN)
                         net (fo=0)                   0.000     0.000    keyboardClock
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  keyboardClock_IBUF_inst/O
                         net (fo=1, routed)           5.052     6.524    symbolDecoder/handler/keyboardClockSyncronized_reg[0]_0[0]
    SLICE_X4Y72          FDRE                                         r  symbolDecoder/handler/keyboardClockSyncronized_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=336, routed)         1.589     5.012    symbolDecoder/handler/CLK
    SLICE_X4Y72          FDRE                                         r  symbolDecoder/handler/keyboardClockSyncronized_reg[0]/C

Slack:                    inf
  Source:                 symbolDecoder/handler/keyboardDataBuffer_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            shiftRegister/pos_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.663ns  (logic 1.637ns (28.908%)  route 4.026ns (71.092%))
  Logic Levels:           6  (FDRE=1 LUT2=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y66          FDRE                         0.000     0.000 r  symbolDecoder/handler/keyboardDataBuffer_reg[5]/C
    SLICE_X4Y66          FDRE (Prop_fdre_C_Q)         0.422     0.422 f  symbolDecoder/handler/keyboardDataBuffer_reg[5]/Q
                         net (fo=3, routed)           0.794     1.216    symbolDecoder/handler/keyboardDataBuffer[5]
    SLICE_X4Y66          LUT4 (Prop_lut4_I2_O)        0.297     1.513 f  symbolDecoder/handler/flagsDelayed_i_2/O
                         net (fo=2, routed)           0.426     1.939    symbolDecoder/handler/flagsDelayed_i_2_n_0
    SLICE_X4Y66          LUT5 (Prop_lut5_I4_O)        0.118     2.057 f  symbolDecoder/handler/value[63]_i_5/O
                         net (fo=1, routed)           0.719     2.776    filter1/value_reg[0]_0
    SLICE_X4Y63          LUT5 (Prop_lut5_I1_O)        0.326     3.102 r  filter1/value[63]_i_3/O
                         net (fo=67, routed)          1.478     4.580    filter1/flagsDelayed_reg
    SLICE_X2Y50          LUT2 (Prop_lut2_I0_O)        0.146     4.726 r  filter1/pos[3]_i_2/O
                         net (fo=4, routed)           0.609     5.335    shiftRegister/pos_reg[1]_0
    SLICE_X1Y50          LUT6 (Prop_lut6_I3_O)        0.328     5.663 r  shiftRegister/pos[2]_i_1/O
                         net (fo=1, routed)           0.000     5.663    shiftRegister/pos[2]
    SLICE_X1Y50          FDRE                                         r  shiftRegister/pos_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=336, routed)         1.606     5.029    shiftRegister/CLK
    SLICE_X1Y50          FDRE                                         r  shiftRegister/pos_reg[2]/C

Slack:                    inf
  Source:                 symbolDecoder/handler/keyboardDataBuffer_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            shiftRegister/pos_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.643ns  (logic 1.637ns (29.008%)  route 4.006ns (70.992%))
  Logic Levels:           6  (FDRE=1 LUT2=1 LUT4=2 LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y66          FDRE                         0.000     0.000 r  symbolDecoder/handler/keyboardDataBuffer_reg[5]/C
    SLICE_X4Y66          FDRE (Prop_fdre_C_Q)         0.422     0.422 f  symbolDecoder/handler/keyboardDataBuffer_reg[5]/Q
                         net (fo=3, routed)           0.794     1.216    symbolDecoder/handler/keyboardDataBuffer[5]
    SLICE_X4Y66          LUT4 (Prop_lut4_I2_O)        0.297     1.513 f  symbolDecoder/handler/flagsDelayed_i_2/O
                         net (fo=2, routed)           0.426     1.939    symbolDecoder/handler/flagsDelayed_i_2_n_0
    SLICE_X4Y66          LUT5 (Prop_lut5_I4_O)        0.118     2.057 f  symbolDecoder/handler/value[63]_i_5/O
                         net (fo=1, routed)           0.719     2.776    filter1/value_reg[0]_0
    SLICE_X4Y63          LUT5 (Prop_lut5_I1_O)        0.326     3.102 r  filter1/value[63]_i_3/O
                         net (fo=67, routed)          1.478     4.580    filter1/flagsDelayed_reg
    SLICE_X2Y50          LUT2 (Prop_lut2_I0_O)        0.146     4.726 r  filter1/pos[3]_i_2/O
                         net (fo=4, routed)           0.590     5.315    shiftRegister/pos_reg[1]_0
    SLICE_X0Y50          LUT4 (Prop_lut4_I1_O)        0.328     5.643 r  shiftRegister/pos[1]_i_1/O
                         net (fo=1, routed)           0.000     5.643    shiftRegister/pos[1]
    SLICE_X0Y50          FDRE                                         r  shiftRegister/pos_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=336, routed)         1.606     5.029    shiftRegister/CLK
    SLICE_X0Y50          FDRE                                         r  shiftRegister/pos_reg[1]/C

Slack:                    inf
  Source:                 symbolDecoder/handler/keyboardDataBuffer_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            shiftRegister/value_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.610ns  (logic 1.287ns (22.939%)  route 4.323ns (77.061%))
  Logic Levels:           5  (FDRE=1 LUT4=1 LUT5=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y66          FDRE                         0.000     0.000 r  symbolDecoder/handler/keyboardDataBuffer_reg[5]/C
    SLICE_X4Y66          FDRE (Prop_fdre_C_Q)         0.422     0.422 f  symbolDecoder/handler/keyboardDataBuffer_reg[5]/Q
                         net (fo=3, routed)           0.794     1.216    symbolDecoder/handler/keyboardDataBuffer[5]
    SLICE_X4Y66          LUT4 (Prop_lut4_I2_O)        0.297     1.513 f  symbolDecoder/handler/flagsDelayed_i_2/O
                         net (fo=2, routed)           0.426     1.939    symbolDecoder/handler/flagsDelayed_i_2_n_0
    SLICE_X4Y66          LUT5 (Prop_lut5_I4_O)        0.118     2.057 f  symbolDecoder/handler/value[63]_i_5/O
                         net (fo=1, routed)           0.719     2.776    filter1/value_reg[0]_0
    SLICE_X4Y63          LUT5 (Prop_lut5_I1_O)        0.326     3.102 r  filter1/value[63]_i_3/O
                         net (fo=67, routed)          2.384     5.486    shiftRegister/value_reg[56]_1
    SLICE_X5Y48          LUT5 (Prop_lut5_I1_O)        0.124     5.610 r  shiftRegister/value[29]_i_1/O
                         net (fo=1, routed)           0.000     5.610    shiftRegister/value0_in[29]
    SLICE_X5Y48          FDRE                                         r  shiftRegister/value_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=336, routed)         1.771     5.193    shiftRegister/CLK
    SLICE_X5Y48          FDRE                                         r  shiftRegister/value_reg[29]/C

Slack:                    inf
  Source:                 symbolDecoder/handler/keyboardDataBuffer_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            shiftRegister/value_reg[57]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.509ns  (logic 1.287ns (23.360%)  route 4.222ns (76.640%))
  Logic Levels:           5  (FDRE=1 LUT4=1 LUT5=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y66          FDRE                         0.000     0.000 r  symbolDecoder/handler/keyboardDataBuffer_reg[5]/C
    SLICE_X4Y66          FDRE (Prop_fdre_C_Q)         0.422     0.422 f  symbolDecoder/handler/keyboardDataBuffer_reg[5]/Q
                         net (fo=3, routed)           0.794     1.216    symbolDecoder/handler/keyboardDataBuffer[5]
    SLICE_X4Y66          LUT4 (Prop_lut4_I2_O)        0.297     1.513 f  symbolDecoder/handler/flagsDelayed_i_2/O
                         net (fo=2, routed)           0.426     1.939    symbolDecoder/handler/flagsDelayed_i_2_n_0
    SLICE_X4Y66          LUT5 (Prop_lut5_I4_O)        0.118     2.057 f  symbolDecoder/handler/value[63]_i_5/O
                         net (fo=1, routed)           0.719     2.776    filter1/value_reg[0]_0
    SLICE_X4Y63          LUT5 (Prop_lut5_I1_O)        0.326     3.102 r  filter1/value[63]_i_3/O
                         net (fo=67, routed)          2.283     5.385    shiftRegister/value_reg[56]_1
    SLICE_X3Y45          LUT5 (Prop_lut5_I4_O)        0.124     5.509 r  shiftRegister/value[57]_i_1/O
                         net (fo=1, routed)           0.000     5.509    shiftRegister/value0_in[57]
    SLICE_X3Y45          FDRE                                         r  shiftRegister/value_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=336, routed)         1.771     5.193    shiftRegister/CLK
    SLICE_X3Y45          FDRE                                         r  shiftRegister/value_reg[57]/C

Slack:                    inf
  Source:                 symbolDecoder/handler/keyboardDataBuffer_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            shiftRegister/value_reg[62]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.508ns  (logic 1.287ns (23.364%)  route 4.221ns (76.636%))
  Logic Levels:           5  (FDRE=1 LUT4=1 LUT5=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y66          FDRE                         0.000     0.000 r  symbolDecoder/handler/keyboardDataBuffer_reg[5]/C
    SLICE_X4Y66          FDRE (Prop_fdre_C_Q)         0.422     0.422 f  symbolDecoder/handler/keyboardDataBuffer_reg[5]/Q
                         net (fo=3, routed)           0.794     1.216    symbolDecoder/handler/keyboardDataBuffer[5]
    SLICE_X4Y66          LUT4 (Prop_lut4_I2_O)        0.297     1.513 f  symbolDecoder/handler/flagsDelayed_i_2/O
                         net (fo=2, routed)           0.426     1.939    symbolDecoder/handler/flagsDelayed_i_2_n_0
    SLICE_X4Y66          LUT5 (Prop_lut5_I4_O)        0.118     2.057 f  symbolDecoder/handler/value[63]_i_5/O
                         net (fo=1, routed)           0.719     2.776    filter1/value_reg[0]_0
    SLICE_X4Y63          LUT5 (Prop_lut5_I1_O)        0.326     3.102 r  filter1/value[63]_i_3/O
                         net (fo=67, routed)          2.282     5.384    shiftRegister/value_reg[56]_1
    SLICE_X3Y45          LUT5 (Prop_lut5_I2_O)        0.124     5.508 r  shiftRegister/value[62]_i_1/O
                         net (fo=1, routed)           0.000     5.508    shiftRegister/value0_in[62]
    SLICE_X3Y45          FDRE                                         r  shiftRegister/value_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=336, routed)         1.771     5.193    shiftRegister/CLK
    SLICE_X3Y45          FDRE                                         r  shiftRegister/value_reg[62]/C

Slack:                    inf
  Source:                 symbolDecoder/handler/keyboardDataBuffer_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            shiftRegister/value_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.495ns  (logic 1.287ns (23.423%)  route 4.208ns (76.577%))
  Logic Levels:           5  (FDRE=1 LUT4=1 LUT5=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y66          FDRE                         0.000     0.000 r  symbolDecoder/handler/keyboardDataBuffer_reg[5]/C
    SLICE_X4Y66          FDRE (Prop_fdre_C_Q)         0.422     0.422 f  symbolDecoder/handler/keyboardDataBuffer_reg[5]/Q
                         net (fo=3, routed)           0.794     1.216    symbolDecoder/handler/keyboardDataBuffer[5]
    SLICE_X4Y66          LUT4 (Prop_lut4_I2_O)        0.297     1.513 f  symbolDecoder/handler/flagsDelayed_i_2/O
                         net (fo=2, routed)           0.426     1.939    symbolDecoder/handler/flagsDelayed_i_2_n_0
    SLICE_X4Y66          LUT5 (Prop_lut5_I4_O)        0.118     2.057 f  symbolDecoder/handler/value[63]_i_5/O
                         net (fo=1, routed)           0.719     2.776    filter1/value_reg[0]_0
    SLICE_X4Y63          LUT5 (Prop_lut5_I1_O)        0.326     3.102 r  filter1/value[63]_i_3/O
                         net (fo=67, routed)          2.269     5.371    shiftRegister/value_reg[56]_1
    SLICE_X2Y49          LUT5 (Prop_lut5_I1_O)        0.124     5.495 r  shiftRegister/value[22]_i_1/O
                         net (fo=1, routed)           0.000     5.495    shiftRegister/value0_in[22]
    SLICE_X2Y49          FDRE                                         r  shiftRegister/value_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=336, routed)         1.772     5.194    shiftRegister/CLK
    SLICE_X2Y49          FDRE                                         r  shiftRegister/value_reg[22]/C

Slack:                    inf
  Source:                 symbolDecoder/handler/keyboardDataBuffer_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            shiftRegister/value_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.485ns  (logic 1.287ns (23.466%)  route 4.198ns (76.534%))
  Logic Levels:           5  (FDRE=1 LUT4=1 LUT5=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y66          FDRE                         0.000     0.000 r  symbolDecoder/handler/keyboardDataBuffer_reg[5]/C
    SLICE_X4Y66          FDRE (Prop_fdre_C_Q)         0.422     0.422 f  symbolDecoder/handler/keyboardDataBuffer_reg[5]/Q
                         net (fo=3, routed)           0.794     1.216    symbolDecoder/handler/keyboardDataBuffer[5]
    SLICE_X4Y66          LUT4 (Prop_lut4_I2_O)        0.297     1.513 f  symbolDecoder/handler/flagsDelayed_i_2/O
                         net (fo=2, routed)           0.426     1.939    symbolDecoder/handler/flagsDelayed_i_2_n_0
    SLICE_X4Y66          LUT5 (Prop_lut5_I4_O)        0.118     2.057 f  symbolDecoder/handler/value[63]_i_5/O
                         net (fo=1, routed)           0.719     2.776    filter1/value_reg[0]_0
    SLICE_X4Y63          LUT5 (Prop_lut5_I1_O)        0.326     3.102 r  filter1/value[63]_i_3/O
                         net (fo=67, routed)          2.259     5.361    shiftRegister/value_reg[56]_1
    SLICE_X2Y49          LUT5 (Prop_lut5_I1_O)        0.124     5.485 r  shiftRegister/value[26]_i_1/O
                         net (fo=1, routed)           0.000     5.485    shiftRegister/value0_in[26]
    SLICE_X2Y49          FDRE                                         r  shiftRegister/value_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=336, routed)         1.772     5.194    shiftRegister/CLK
    SLICE_X2Y49          FDRE                                         r  shiftRegister/value_reg[26]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 flagsDelayed_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            shiftRegister/value_reg[56]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.708ns  (logic 0.254ns (35.851%)  route 0.454ns (64.149%))
  Logic Levels:           3  (FDRE=1 LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y63          FDRE                         0.000     0.000 r  flagsDelayed_reg/C
    SLICE_X2Y63          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  flagsDelayed_reg/Q
                         net (fo=1, routed)           0.120     0.284    filter1/flagsDelayed
    SLICE_X4Y63          LUT5 (Prop_lut5_I0_O)        0.045     0.329 f  filter1/value[63]_i_3/O
                         net (fo=67, routed)          0.334     0.663    shiftRegister/value_reg[56]_1
    SLICE_X3Y51          LUT5 (Prop_lut5_I4_O)        0.045     0.708 r  shiftRegister/value[56]_i_1/O
                         net (fo=1, routed)           0.000     0.708    shiftRegister/value0_in[56]
    SLICE_X3Y51          FDRE                                         r  shiftRegister/value_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=336, routed)         0.878     2.043    shiftRegister/CLK
    SLICE_X3Y51          FDRE                                         r  shiftRegister/value_reg[56]/C

Slack:                    inf
  Source:                 flagsDelayed_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            shiftRegister/value_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.733ns  (logic 0.254ns (34.646%)  route 0.479ns (65.354%))
  Logic Levels:           3  (FDRE=1 LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y63          FDRE                         0.000     0.000 r  flagsDelayed_reg/C
    SLICE_X2Y63          FDRE (Prop_fdre_C_Q)         0.164     0.164 f  flagsDelayed_reg/Q
                         net (fo=1, routed)           0.120     0.284    filter1/flagsDelayed
    SLICE_X4Y63          LUT5 (Prop_lut5_I0_O)        0.045     0.329 r  filter1/value[63]_i_3/O
                         net (fo=67, routed)          0.359     0.688    shiftRegister/value_reg[56]_1
    SLICE_X7Y50          LUT5 (Prop_lut5_I4_O)        0.045     0.733 r  shiftRegister/value[9]_i_1/O
                         net (fo=1, routed)           0.000     0.733    shiftRegister/value0_in[9]
    SLICE_X7Y50          FDRE                                         r  shiftRegister/value_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=336, routed)         0.875     2.040    shiftRegister/CLK
    SLICE_X7Y50          FDRE                                         r  shiftRegister/value_reg[9]/C

Slack:                    inf
  Source:                 flagsDelayed_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            shiftRegister/value_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.791ns  (logic 0.257ns (32.491%)  route 0.534ns (67.509%))
  Logic Levels:           3  (FDRE=1 LUT4=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y63          FDRE                         0.000     0.000 r  flagsDelayed_reg/C
    SLICE_X2Y63          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  flagsDelayed_reg/Q
                         net (fo=1, routed)           0.120     0.284    filter1/flagsDelayed
    SLICE_X4Y63          LUT5 (Prop_lut5_I0_O)        0.045     0.329 f  filter1/value[63]_i_3/O
                         net (fo=67, routed)          0.414     0.743    filter1/flagsDelayed_reg
    SLICE_X2Y51          LUT4 (Prop_lut4_I0_O)        0.048     0.791 r  filter1/value[0]_i_1/O
                         net (fo=1, routed)           0.000     0.791    shiftRegister/D[0]
    SLICE_X2Y51          FDRE                                         r  shiftRegister/value_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=336, routed)         0.878     2.043    shiftRegister/CLK
    SLICE_X2Y51          FDRE                                         r  shiftRegister/value_reg[0]/C

Slack:                    inf
  Source:                 flagsDelayed_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            shiftRegister/value_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.806ns  (logic 0.254ns (31.514%)  route 0.552ns (68.486%))
  Logic Levels:           3  (FDRE=1 LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y63          FDRE                         0.000     0.000 r  flagsDelayed_reg/C
    SLICE_X2Y63          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  flagsDelayed_reg/Q
                         net (fo=1, routed)           0.120     0.284    filter1/flagsDelayed
    SLICE_X4Y63          LUT5 (Prop_lut5_I0_O)        0.045     0.329 f  filter1/value[63]_i_3/O
                         net (fo=67, routed)          0.432     0.761    shiftRegister/value_reg[56]_1
    SLICE_X7Y55          LUT5 (Prop_lut5_I1_O)        0.045     0.806 r  shiftRegister/value[15]_i_1/O
                         net (fo=1, routed)           0.000     0.806    shiftRegister/value0_in[15]
    SLICE_X7Y55          FDRE                                         r  shiftRegister/value_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=336, routed)         0.874     2.039    shiftRegister/CLK
    SLICE_X7Y55          FDRE                                         r  shiftRegister/value_reg[15]/C

Slack:                    inf
  Source:                 flagsDelayed_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            shiftRegister/value_reg[51]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.813ns  (logic 0.254ns (31.252%)  route 0.559ns (68.748%))
  Logic Levels:           3  (FDRE=1 LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y63          FDRE                         0.000     0.000 r  flagsDelayed_reg/C
    SLICE_X2Y63          FDRE (Prop_fdre_C_Q)         0.164     0.164 f  flagsDelayed_reg/Q
                         net (fo=1, routed)           0.120     0.284    filter1/flagsDelayed
    SLICE_X4Y63          LUT5 (Prop_lut5_I0_O)        0.045     0.329 r  filter1/value[63]_i_3/O
                         net (fo=67, routed)          0.438     0.768    shiftRegister/value_reg[56]_1
    SLICE_X5Y54          LUT5 (Prop_lut5_I1_O)        0.045     0.813 r  shiftRegister/value[51]_i_1/O
                         net (fo=1, routed)           0.000     0.813    shiftRegister/value0_in[51]
    SLICE_X5Y54          FDRE                                         r  shiftRegister/value_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=336, routed)         0.874     2.039    shiftRegister/CLK
    SLICE_X5Y54          FDRE                                         r  shiftRegister/value_reg[51]/C

Slack:                    inf
  Source:                 flagsDelayed_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            shiftRegister/value_reg[55]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.814ns  (logic 0.254ns (31.213%)  route 0.560ns (68.787%))
  Logic Levels:           3  (FDRE=1 LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y63          FDRE                         0.000     0.000 r  flagsDelayed_reg/C
    SLICE_X2Y63          FDRE (Prop_fdre_C_Q)         0.164     0.164 f  flagsDelayed_reg/Q
                         net (fo=1, routed)           0.120     0.284    filter1/flagsDelayed
    SLICE_X4Y63          LUT5 (Prop_lut5_I0_O)        0.045     0.329 r  filter1/value[63]_i_3/O
                         net (fo=67, routed)          0.439     0.769    shiftRegister/value_reg[56]_1
    SLICE_X5Y54          LUT5 (Prop_lut5_I2_O)        0.045     0.814 r  shiftRegister/value[55]_i_1/O
                         net (fo=1, routed)           0.000     0.814    shiftRegister/value0_in[55]
    SLICE_X5Y54          FDRE                                         r  shiftRegister/value_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=336, routed)         0.874     2.039    shiftRegister/CLK
    SLICE_X5Y54          FDRE                                         r  shiftRegister/value_reg[55]/C

Slack:                    inf
  Source:                 flagsDelayed_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            shiftRegister/value_reg[42]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.847ns  (logic 0.254ns (29.986%)  route 0.593ns (70.014%))
  Logic Levels:           3  (FDRE=1 LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y63          FDRE                         0.000     0.000 r  flagsDelayed_reg/C
    SLICE_X2Y63          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  flagsDelayed_reg/Q
                         net (fo=1, routed)           0.120     0.284    filter1/flagsDelayed
    SLICE_X4Y63          LUT5 (Prop_lut5_I0_O)        0.045     0.329 f  filter1/value[63]_i_3/O
                         net (fo=67, routed)          0.473     0.802    shiftRegister/value_reg[56]_1
    SLICE_X3Y50          LUT5 (Prop_lut5_I1_O)        0.045     0.847 r  shiftRegister/value[42]_i_1/O
                         net (fo=1, routed)           0.000     0.847    shiftRegister/value0_in[42]
    SLICE_X3Y50          FDRE                                         r  shiftRegister/value_reg[42]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=336, routed)         0.878     2.043    shiftRegister/CLK
    SLICE_X3Y50          FDRE                                         r  shiftRegister/value_reg[42]/C

Slack:                    inf
  Source:                 flagsDelayed_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            shiftRegister/value_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.848ns  (logic 0.254ns (29.957%)  route 0.594ns (70.043%))
  Logic Levels:           3  (FDRE=1 LUT4=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y63          FDRE                         0.000     0.000 r  flagsDelayed_reg/C
    SLICE_X2Y63          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  flagsDelayed_reg/Q
                         net (fo=1, routed)           0.120     0.284    filter1/flagsDelayed
    SLICE_X4Y63          LUT5 (Prop_lut5_I0_O)        0.045     0.329 f  filter1/value[63]_i_3/O
                         net (fo=67, routed)          0.474     0.803    filter1/flagsDelayed_reg
    SLICE_X1Y49          LUT4 (Prop_lut4_I0_O)        0.045     0.848 r  filter1/value[2]_i_1/O
                         net (fo=1, routed)           0.000     0.848    shiftRegister/D[2]
    SLICE_X1Y49          FDRE                                         r  shiftRegister/value_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=336, routed)         0.948     2.113    shiftRegister/CLK
    SLICE_X1Y49          FDRE                                         r  shiftRegister/value_reg[2]/C

Slack:                    inf
  Source:                 flagsDelayed_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            shiftRegister/value_reg[44]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.850ns  (logic 0.254ns (29.899%)  route 0.596ns (70.101%))
  Logic Levels:           3  (FDRE=1 LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y63          FDRE                         0.000     0.000 r  flagsDelayed_reg/C
    SLICE_X2Y63          FDRE (Prop_fdre_C_Q)         0.164     0.164 f  flagsDelayed_reg/Q
                         net (fo=1, routed)           0.120     0.284    filter1/flagsDelayed
    SLICE_X4Y63          LUT5 (Prop_lut5_I0_O)        0.045     0.329 r  filter1/value[63]_i_3/O
                         net (fo=67, routed)          0.475     0.805    shiftRegister/value_reg[56]_1
    SLICE_X2Y52          LUT5 (Prop_lut5_I4_O)        0.045     0.850 r  shiftRegister/value[44]_i_1/O
                         net (fo=1, routed)           0.000     0.850    shiftRegister/value0_in[44]
    SLICE_X2Y52          FDRE                                         r  shiftRegister/value_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=336, routed)         0.878     2.043    shiftRegister/CLK
    SLICE_X2Y52          FDRE                                         r  shiftRegister/value_reg[44]/C

Slack:                    inf
  Source:                 flagsDelayed_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            shiftRegister/value_reg[52]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.857ns  (logic 0.254ns (29.639%)  route 0.603ns (70.361%))
  Logic Levels:           3  (FDRE=1 LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y63          FDRE                         0.000     0.000 r  flagsDelayed_reg/C
    SLICE_X2Y63          FDRE (Prop_fdre_C_Q)         0.164     0.164 f  flagsDelayed_reg/Q
                         net (fo=1, routed)           0.120     0.284    filter1/flagsDelayed
    SLICE_X4Y63          LUT5 (Prop_lut5_I0_O)        0.045     0.329 r  filter1/value[63]_i_3/O
                         net (fo=67, routed)          0.483     0.812    shiftRegister/value_reg[56]_1
    SLICE_X3Y51          LUT5 (Prop_lut5_I4_O)        0.045     0.857 r  shiftRegister/value[52]_i_1/O
                         net (fo=1, routed)           0.000     0.857    shiftRegister/value0_in[52]
    SLICE_X3Y51          FDRE                                         r  shiftRegister/value_reg[52]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=336, routed)         0.878     2.043    shiftRegister/CLK
    SLICE_X3Y51          FDRE                                         r  shiftRegister/value_reg[52]/C





