digraph G {	
rankdir=LR;	
ranksep=.25;
	0 [label=< MODULE<br/>serial_to_parallel>];
	1 [label=< VAR_DECLARE_LIST>];
	0 -> 1;
	2 [label=< input wire clk>];
	1 -> 2;
	3 [label=< input wire reset>];
	1 -> 3;
	4 [label=< input wire data_in>];
	1 -> 4;
	5 [label=< output wire full_tick>];
	1 -> 5;
	6 [label=< output reg data_out>];
	1 -> 6;
	7 [label=<RANGE_REF>];
	6 -> 7;
	8 [label=< MIN>];
	7 -> 8;
	9 [label=< N>];
	8 -> 9;
	10 [label=< 00000001<br/>00000000000000000000000000000001>];
	8 -> 10;
	11 [label=< 00000000<br/>00000000000000000000000000000000>];
	7 -> 11;
	12 [label=< MODULE_ITEMS>];
	0 -> 12;
	13 [label=< VAR_DECLARE_LIST>];
	12 -> 13;
	14 [label=< input wire clk>];
	13 -> 14;
	15 [label=< input wire reset>];
	13 -> 15;
	16 [label=< input wire data_in>];
	13 -> 16;
	17 [label=< output wire full_tick>];
	13 -> 17;
	18 [label=< output reg data_out>];
	13 -> 18;
	19 [label=<RANGE_REF>];
	18 -> 19;
	20 [label=< MIN>];
	19 -> 20;
	21 [label=< N>];
	20 -> 21;
	22 [label=< 00000001<br/>00000000000000000000000000000001>];
	20 -> 22;
	23 [label=< 00000000<br/>00000000000000000000000000000000>];
	19 -> 23;
	24 [label=< VAR_DECLARE_LIST>];
	12 -> 24;
	25 [label=< reg data_reg>];
	24 -> 25;
	26 [label=<RANGE_REF>];
	25 -> 26;
	27 [label=< MIN>];
	26 -> 27;
	28 [label=< N>];
	27 -> 28;
	29 [label=< 00000001<br/>00000000000000000000000000000001>];
	27 -> 29;
	30 [label=< 00000000<br/>00000000000000000000000000000000>];
	26 -> 30;
	31 [label=< reg data_next>];
	24 -> 31;
	32 [label=<RANGE_REF>];
	31 -> 32;
	33 [label=< MIN>];
	32 -> 33;
	34 [label=< N>];
	33 -> 34;
	35 [label=< 00000001<br/>00000000000000000000000000000001>];
	33 -> 35;
	36 [label=< 00000000<br/>00000000000000000000000000000000>];
	32 -> 36;
	37 [label=< VAR_DECLARE_LIST>];
	12 -> 37;
	38 [label=< reg count_reg>];
	37 -> 38;
	39 [label=<RANGE_REF>];
	38 -> 39;
	40 [label=< MIN>];
	39 -> 40;
	41 [label=< N>];
	40 -> 41;
	42 [label=< 00000001<br/>00000000000000000000000000000001>];
	40 -> 42;
	43 [label=< 00000000<br/>00000000000000000000000000000000>];
	39 -> 43;
	44 [label=< reg count_next>];
	37 -> 44;
	45 [label=<RANGE_REF>];
	44 -> 45;
	46 [label=< MIN>];
	45 -> 46;
	47 [label=< N>];
	46 -> 47;
	48 [label=< 00000001<br/>00000000000000000000000000000001>];
	46 -> 48;
	49 [label=< 00000000<br/>00000000000000000000000000000000>];
	45 -> 49;
	50 [label=< VAR_DECLARE_LIST>];
	12 -> 50;
	51 [label=< reg full_reg>];
	50 -> 51;
	52 [label=< reg full_next>];
	50 -> 52;
	53 [label=< ASSIGN>];
	12 -> 53;
	54 [label=< BLOCKING_STATEMENT>];
	53 -> 54;
	55 [label=< full_tick>];
	54 -> 55;
	56 [label=< full_reg>];
	54 -> 56;
	57 [label=< ALWAYS>];
	12 -> 57;
	58 [label=< DELAY_CONTROL>];
	57 -> 58;
	59 [label=< POSEDGE>];
	58 -> 59;
	60 [label=< clk>];
	59 -> 60;
	61 [label=< POSEDGE>];
	58 -> 61;
	62 [label=< reset>];
	61 -> 62;
	63 [label=< BLOCK>];
	57 -> 63;
	64 [label=< IF>];
	63 -> 64;
	65 [label=< reset>];
	64 -> 65;
	66 [label=< BLOCK>];
	64 -> 66;
	67 [label=< NON_BLOCKING_STATEMENT>];
	66 -> 67;
	68 [label=< count_reg>];
	67 -> 68;
	69 [label=< 00000000<br/>00000000000000000000000000000000>];
	67 -> 69;
	70 [label=< NON_BLOCKING_STATEMENT>];
	66 -> 70;
	71 [label=< full_reg>];
	70 -> 71;
	72 [label=< 00000000<br/>00000000000000000000000000000000>];
	70 -> 72;
	73 [label=< NON_BLOCKING_STATEMENT>];
	66 -> 73;
	74 [label=< data_reg>];
	73 -> 74;
	75 [label=< 00000000<br/>00000000000000000000000000000000>];
	73 -> 75;
	76 [label=< BLOCK>];
	64 -> 76;
	77 [label=< NON_BLOCKING_STATEMENT>];
	76 -> 77;
	78 [label=< count_reg>];
	77 -> 78;
	79 [label=< count_next>];
	77 -> 79;
	80 [label=< NON_BLOCKING_STATEMENT>];
	76 -> 80;
	81 [label=< full_reg>];
	80 -> 81;
	82 [label=< full_next>];
	80 -> 82;
	83 [label=< NON_BLOCKING_STATEMENT>];
	76 -> 83;
	84 [label=< data_reg>];
	83 -> 84;
	85 [label=< data_next>];
	83 -> 85;
	86 [label=< ALWAYS>];
	12 -> 86;
	87 [label=< BLOCK>];
	86 -> 87;
	88 [label=< BLOCKING_STATEMENT>];
	87 -> 88;
	89 [label=< count_next>];
	88 -> 89;
	90 [label=< count_reg>];
	88 -> 90;
	91 [label=< BLOCKING_STATEMENT>];
	87 -> 91;
	92 [label=< full_next>];
	91 -> 92;
	93 [label=< full_reg>];
	91 -> 93;
	94 [label=< BLOCKING_STATEMENT>];
	87 -> 94;
	95 [label=< data_next>];
	94 -> 95;
	96 [label=< data_reg>];
	94 -> 96;
	97 [label=< BLOCKING_STATEMENT>];
	87 -> 97;
	98 [label=< ARRAY_REF<br/>data_next>];
	97 -> 98;
	99 [label=< count_reg>];
	98 -> 99;
	100 [label=< data_in>];
	97 -> 100;
	101 [label=< IF>];
	87 -> 101;
	102 [label=< lEQ>];
	101 -> 102;
	103 [label=< count_reg>];
	102 -> 103;
	104 [label=< MIN>];
	102 -> 104;
	105 [label=< N>];
	104 -> 105;
	106 [label=< 00000001<br/>00000000000000000000000000000001>];
	104 -> 106;
	107 [label=< BLOCK>];
	101 -> 107;
	108 [label=< BLOCKING_STATEMENT>];
	107 -> 108;
	109 [label=< count_next>];
	108 -> 109;
	110 [label=< 00000000<br/>00000000000000000000000000000000>];
	108 -> 110;
	111 [label=< BLOCKING_STATEMENT>];
	107 -> 111;
	112 [label=< full_next>];
	111 -> 112;
	113 [label=< 00000001<br/>00000000000000000000000000000001>];
	111 -> 113;
	114 [label=< BLOCKING_STATEMENT>];
	107 -> 114;
	115 [label=< data_out>];
	114 -> 115;
	116 [label=< data_reg>];
	114 -> 116;
	117 [label=< BLOCK>];
	101 -> 117;
	118 [label=< BLOCKING_STATEMENT>];
	117 -> 118;
	119 [label=< count_next>];
	118 -> 119;
	120 [label=< ADD>];
	118 -> 120;
	121 [label=< count_reg>];
	120 -> 121;
	122 [label=< 00000001<br/>00000000000000000000000000000001>];
	120 -> 122;
	123 [label=< BLOCKING_STATEMENT>];
	117 -> 123;
	124 [label=< full_next>];
	123 -> 124;
	125 [label=< 00000000<br/>00000000000000000000000000000000>];
	123 -> 125;
}
