Return-Path: <wens@csie.org>
MIME-Version: 1.0
In-Reply-To: <1462737711-10017-8-git-send-email-maxime.ripard@free-electrons.com>
References: <1462737711-10017-1-git-send-email-maxime.ripard@free-electrons.com>
 <1462737711-10017-8-git-send-email-maxime.ripard@free-electrons.com>
From: Chen-Yu Tsai <wens@csie.org>
Date: Sun, 22 May 2016 00:43:48 +0800
Message-ID: <CAGb2v661dvdPKj9DWL7LWGgiDCEk7G-a_7jv5gb+KBMoWbR8Lg@mail.gmail.com>
Subject: Re: [PATCH 07/16] clk: sunxi-ng: Add phase clock support
To: Maxime Ripard <maxime.ripard@free-electrons.com>
Cc: Mike Turquette <mturquette@baylibre.com>, Stephen Boyd <sboyd@codeaurora.org>,
	Chen-Yu Tsai <wens@csie.org>, linux-clk <linux-clk@vger.kernel.org>,
	Hans de Goede <hdegoede@redhat.com>, Andre Przywara <andre.przywara@arm.com>,
	Rob Herring <robh+dt@kernel.org>, Vishnu Patekar <vishnupatekar0510@gmail.com>,
	linux-arm-kernel <linux-arm-kernel@lists.infradead.org>,
	Boris Brezillon <boris.brezillon@free-electrons.com>
Content-Type: text/plain; charset=UTF-8
List-ID: <linux-clk.vger.kernel.org>

Hi,

On Mon, May 9, 2016 at 4:01 AM, Maxime Ripard
<maxime.ripard@free-electrons.com> wrote:
> Add support for the clocks in the CCU that introduce a phase shift from
> their parent clock.
>
> Signed-off-by: Maxime Ripard <maxime.ripard@free-electrons.com>
> ---
>  drivers/clk/sunxi-ng/Makefile    |   1 +
>  drivers/clk/sunxi-ng/ccu_phase.c | 126 +++++++++++++++++++++++++++++++++++++++
>  drivers/clk/sunxi-ng/ccu_phase.h |  50 ++++++++++++++++
>  3 files changed, 177 insertions(+)
>  create mode 100644 drivers/clk/sunxi-ng/ccu_phase.c
>  create mode 100644 drivers/clk/sunxi-ng/ccu_phase.h
>
> diff --git a/drivers/clk/sunxi-ng/Makefile b/drivers/clk/sunxi-ng/Makefile
> index f20c6c8f217c..a47a3bbdf285 100644
> --- a/drivers/clk/sunxi-ng/Makefile
> +++ b/drivers/clk/sunxi-ng/Makefile
> @@ -5,3 +5,4 @@ obj-y += ccu_div_table.o
>  obj-y += ccu_fixed_factor.o
>  obj-y += ccu_gate.o
>  obj-y += ccu_mux.o
> +obj-y += ccu_phase.o
> diff --git a/drivers/clk/sunxi-ng/ccu_phase.c b/drivers/clk/sunxi-ng/ccu_phase.c
> new file mode 100644
> index 000000000000..cf0f0b20115c
> --- /dev/null
> +++ b/drivers/clk/sunxi-ng/ccu_phase.c
> @@ -0,0 +1,126 @@
> +/*
> + * Copyright (C) 2016 Maxime Ripard
> + * Maxime Ripard <maxime.ripard@free-electrons.com>
> + *
> + * This program is free software; you can redistribute it and/or
> + * modify it under the terms of the GNU General Public License as
> + * published by the Free Software Foundation; either version 2 of
> + * the License, or (at your option) any later version.
> + */
> +
> +#include <linux/clk-provider.h>
> +#include <linux/spinlock.h>
> +
> +#include "ccu_phase.h"
> +
> +static int ccu_phase_get_phase(struct clk_hw *hw)
> +{
> +       struct ccu_phase *phase = hw_to_ccu_phase(hw);
> +       struct clk_hw *parent, *pparent;
> +       unsigned int parent_rate, pparent_rate;
> +       u16 step, parent_div;
> +       u32 reg;
> +       u8 delay;
> +
> +       reg = readl(phase->common.base + phase->common.reg);
> +       delay = (reg >> phase->shift);
> +       delay &= (1 << phase->width) - 1;
> +
> +       if (!delay)
> +               return 180;

I don't understand why a "no delay" would be 180 phase. More on this below.

> +
> +       /* Get our parent clock, it's the one that can adjust its rate */
> +       parent = clk_hw_get_parent(hw);
> +       if (!parent)
> +               return -EINVAL;
> +
> +       /* And its rate */
> +       parent_rate = clk_hw_get_rate(parent);
> +       if (!parent_rate)
> +               return -EINVAL;
> +
> +       /* Now, get our parent's parent (most likely some PLL) */
> +       pparent = clk_hw_get_parent(parent);
> +       if (!pparent)
> +               return -EINVAL;
> +
> +       /* And its rate */
> +       pparent_rate = clk_hw_get_rate(pparent);
> +       if (!pparent_rate)
> +               return -EINVAL;
> +
> +       /* Get our parent clock divider */
> +       parent_div = pparent_rate / parent_rate;
> +
> +       step = DIV_ROUND_CLOSEST(360, parent_div);
> +       return delay * step;
> +}
> +
> +static int ccu_phase_set_phase(struct clk_hw *hw, int degrees)
> +{
> +       struct ccu_phase *phase = hw_to_ccu_phase(hw);
> +       struct clk_hw *parent, *pparent;
> +       unsigned int parent_rate, pparent_rate;

grandparent(_rate) would be easier to understand.

> +       unsigned long flags;
> +       u32 reg;
> +       u8 delay;
> +
> +       /* Get our parent clock, it's the one that can adjust its rate */
> +       parent = clk_hw_get_parent(hw);
> +       if (!parent)
> +               return -EINVAL;
> +
> +       /* And its rate */
> +       parent_rate = clk_hw_get_rate(parent);
> +       if (!parent_rate)
> +               return -EINVAL;
> +
> +       /* Now, get our parent's parent (most likely some PLL) */
> +       pparent = clk_hw_get_parent(parent);
> +       if (!pparent)
> +               return -EINVAL;
> +
> +       /* And its rate */
> +       pparent_rate = clk_hw_get_rate(pparent);
> +       if (!pparent_rate)
> +               return -EINVAL;
> +
> +       if (degrees != 180) {
> +               u16 step, parent_div;
> +
> +               /* Get our parent divider */
> +               parent_div = pparent_rate / parent_rate;
> +
> +               /*
> +                * We can only outphase the clocks by multiple of the
> +                * PLL's period.
> +                *
> +                * Since our parent clock is only a divider, and the
> +                * formula to get the outphasing in degrees is deg =
> +                * 360 * delta / period
> +                *
> +                * If we simplify this formula, we can see that the
> +                * only thing that we're concerned about is the number
> +                * of period we want to outphase our clock from, and
> +                * the divider set by our parent clock.
> +                */
> +               step = DIV_ROUND_CLOSEST(360, parent_div);
> +               delay = DIV_ROUND_CLOSEST(degrees, step);

Doesn't this mean some delay values are impossible to set?

For instance, for PLL = 600 MHz and this clock = 50 MHz, div would be 12,
and a step would be 30 degrees. This means we can't ask for a delay of 6,
which is 180 degrees.

For PLL = 600 MHz, clock = 100 MHz, div would be 6, and a step is 60
degrees. Therefor we can't ask for a delay of 3.

Does this make sense?

> +       } else {
> +               delay = 0;
> +       }
> +
> +       spin_lock_irqsave(phase->common.lock, flags);
> +       reg = readl(phase->common.base + phase->common.reg);
> +       reg &= ~GENMASK(phase->width + phase->shift, phase->shift);
> +       writel(reg | (delay << phase->shift),
> +              phase->common.base + phase->common.reg);
> +       spin_unlock_irqrestore(phase->common.lock, flags);
> +
> +       return 0;
> +}
> +
> +const struct clk_ops ccu_phase_ops = {
> +       .get_phase      = ccu_phase_get_phase,
> +       .set_phase      = ccu_phase_set_phase,
> +};
> diff --git a/drivers/clk/sunxi-ng/ccu_phase.h b/drivers/clk/sunxi-ng/ccu_phase.h
> new file mode 100644
> index 000000000000..e28b4e58a819
> --- /dev/null
> +++ b/drivers/clk/sunxi-ng/ccu_phase.h
> @@ -0,0 +1,50 @@
> +/*
> + * Copyright (c) 2016 Maxime Ripard. All rights reserved.
> + *
> + * This software is licensed under the terms of the GNU General Public
> + * License version 2, as published by the Free Software Foundation, and
> + * may be copied, distributed, and modified under those terms.
> + *
> + * This program is distributed in the hope that it will be useful,
> + * but WITHOUT ANY WARRANTY; without even the implied warranty of
> + * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
> + * GNU General Public License for more details.
> + */
> +
> +#ifndef _CCU_PHASE_H_
> +#define _CCU_PHASE_H_
> +
> +#include <linux/clk-provider.h>
> +
> +#include "ccu_common.h"
> +
> +struct ccu_phase {
> +       u8                      shift;
> +       u8                      width;

Not sure why you used struct ccu_factor in the divider table clock,
but separate fields directly in ccu_phase here.

Regards
ChenYu

> +
> +       struct ccu_common       common;
> +};
> +
> +#define SUNXI_CCU_PHASE(_struct, _name, _parent, _reg, _shift, _width, _flags) \
> +       struct ccu_phase _struct = {                                    \
> +               .shift  = _shift,                                       \
> +               .width  = _width,                                       \
> +               .common = {                                             \
> +                       .reg            = _reg,                         \
> +                       .hw.init        = SUNXI_HW_INIT(_name,          \
> +                                                       _parent,        \
> +                                                       &ccu_phase_ops, \
> +                                                       _flags),        \
> +               }                                                       \
> +       }
> +
> +static inline struct ccu_phase *hw_to_ccu_phase(struct clk_hw *hw)
> +{
> +       struct ccu_common *common = hw_to_ccu_common(hw);
> +
> +       return container_of(common, struct ccu_phase, common);
> +}
> +
> +extern const struct clk_ops ccu_phase_ops;
> +
> +#endif /* _CCU_PHASE_H_ */
> --
> 2.8.2
>
