// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2016.2
// Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module dut_svd_basic (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        A_address0,
        A_ce0,
        A_q0,
        A_address1,
        A_ce1,
        A_q1,
        S_address0,
        S_ce0,
        S_we0,
        S_d0,
        S_address1,
        S_ce1,
        S_we1,
        S_d1,
        U_address0,
        U_ce0,
        U_we0,
        U_d0,
        U_address1,
        U_ce1,
        U_we1,
        U_d1,
        V_address0,
        V_ce0,
        V_we0,
        V_d0,
        V_address1,
        V_ce1,
        V_we1,
        V_d1
);

parameter    ap_ST_st1_fsm_0 = 158'b1;
parameter    ap_ST_st2_fsm_1 = 158'b10;
parameter    ap_ST_st3_fsm_2 = 158'b100;
parameter    ap_ST_st4_fsm_3 = 158'b1000;
parameter    ap_ST_st5_fsm_4 = 158'b10000;
parameter    ap_ST_st6_fsm_5 = 158'b100000;
parameter    ap_ST_st7_fsm_6 = 158'b1000000;
parameter    ap_ST_st8_fsm_7 = 158'b10000000;
parameter    ap_ST_st9_fsm_8 = 158'b100000000;
parameter    ap_ST_st10_fsm_9 = 158'b1000000000;
parameter    ap_ST_st11_fsm_10 = 158'b10000000000;
parameter    ap_ST_st12_fsm_11 = 158'b100000000000;
parameter    ap_ST_st13_fsm_12 = 158'b1000000000000;
parameter    ap_ST_st14_fsm_13 = 158'b10000000000000;
parameter    ap_ST_st15_fsm_14 = 158'b100000000000000;
parameter    ap_ST_st16_fsm_15 = 158'b1000000000000000;
parameter    ap_ST_st17_fsm_16 = 158'b10000000000000000;
parameter    ap_ST_st18_fsm_17 = 158'b100000000000000000;
parameter    ap_ST_st19_fsm_18 = 158'b1000000000000000000;
parameter    ap_ST_st20_fsm_19 = 158'b10000000000000000000;
parameter    ap_ST_st21_fsm_20 = 158'b100000000000000000000;
parameter    ap_ST_st22_fsm_21 = 158'b1000000000000000000000;
parameter    ap_ST_st23_fsm_22 = 158'b10000000000000000000000;
parameter    ap_ST_st24_fsm_23 = 158'b100000000000000000000000;
parameter    ap_ST_st25_fsm_24 = 158'b1000000000000000000000000;
parameter    ap_ST_st26_fsm_25 = 158'b10000000000000000000000000;
parameter    ap_ST_st27_fsm_26 = 158'b100000000000000000000000000;
parameter    ap_ST_st28_fsm_27 = 158'b1000000000000000000000000000;
parameter    ap_ST_st29_fsm_28 = 158'b10000000000000000000000000000;
parameter    ap_ST_st30_fsm_29 = 158'b100000000000000000000000000000;
parameter    ap_ST_st31_fsm_30 = 158'b1000000000000000000000000000000;
parameter    ap_ST_st32_fsm_31 = 158'b10000000000000000000000000000000;
parameter    ap_ST_st33_fsm_32 = 158'b100000000000000000000000000000000;
parameter    ap_ST_st34_fsm_33 = 158'b1000000000000000000000000000000000;
parameter    ap_ST_st35_fsm_34 = 158'b10000000000000000000000000000000000;
parameter    ap_ST_st36_fsm_35 = 158'b100000000000000000000000000000000000;
parameter    ap_ST_st37_fsm_36 = 158'b1000000000000000000000000000000000000;
parameter    ap_ST_st38_fsm_37 = 158'b10000000000000000000000000000000000000;
parameter    ap_ST_st39_fsm_38 = 158'b100000000000000000000000000000000000000;
parameter    ap_ST_st40_fsm_39 = 158'b1000000000000000000000000000000000000000;
parameter    ap_ST_st41_fsm_40 = 158'b10000000000000000000000000000000000000000;
parameter    ap_ST_st42_fsm_41 = 158'b100000000000000000000000000000000000000000;
parameter    ap_ST_st43_fsm_42 = 158'b1000000000000000000000000000000000000000000;
parameter    ap_ST_st44_fsm_43 = 158'b10000000000000000000000000000000000000000000;
parameter    ap_ST_st45_fsm_44 = 158'b100000000000000000000000000000000000000000000;
parameter    ap_ST_st46_fsm_45 = 158'b1000000000000000000000000000000000000000000000;
parameter    ap_ST_st47_fsm_46 = 158'b10000000000000000000000000000000000000000000000;
parameter    ap_ST_st48_fsm_47 = 158'b100000000000000000000000000000000000000000000000;
parameter    ap_ST_st49_fsm_48 = 158'b1000000000000000000000000000000000000000000000000;
parameter    ap_ST_st50_fsm_49 = 158'b10000000000000000000000000000000000000000000000000;
parameter    ap_ST_st51_fsm_50 = 158'b100000000000000000000000000000000000000000000000000;
parameter    ap_ST_st52_fsm_51 = 158'b1000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st53_fsm_52 = 158'b10000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st54_fsm_53 = 158'b100000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st55_fsm_54 = 158'b1000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st56_fsm_55 = 158'b10000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st57_fsm_56 = 158'b100000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st58_fsm_57 = 158'b1000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st59_fsm_58 = 158'b10000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st60_fsm_59 = 158'b100000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st61_fsm_60 = 158'b1000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st62_fsm_61 = 158'b10000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st63_fsm_62 = 158'b100000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st64_fsm_63 = 158'b1000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st65_fsm_64 = 158'b10000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st66_fsm_65 = 158'b100000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st67_fsm_66 = 158'b1000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st68_fsm_67 = 158'b10000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st69_fsm_68 = 158'b100000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st70_fsm_69 = 158'b1000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st71_fsm_70 = 158'b10000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st72_fsm_71 = 158'b100000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st73_fsm_72 = 158'b1000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st74_fsm_73 = 158'b10000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st75_fsm_74 = 158'b100000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st76_fsm_75 = 158'b1000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st77_fsm_76 = 158'b10000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st78_fsm_77 = 158'b100000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st79_fsm_78 = 158'b1000000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st80_fsm_79 = 158'b10000000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st81_fsm_80 = 158'b100000000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st82_fsm_81 = 158'b1000000000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st83_fsm_82 = 158'b10000000000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st84_fsm_83 = 158'b100000000000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st85_fsm_84 = 158'b1000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st86_fsm_85 = 158'b10000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st87_fsm_86 = 158'b100000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st88_fsm_87 = 158'b1000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st89_fsm_88 = 158'b10000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st90_fsm_89 = 158'b100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st91_fsm_90 = 158'b1000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st92_fsm_91 = 158'b10000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st93_fsm_92 = 158'b100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st94_fsm_93 = 158'b1000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st95_fsm_94 = 158'b10000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st96_fsm_95 = 158'b100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st97_fsm_96 = 158'b1000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st98_fsm_97 = 158'b10000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st99_fsm_98 = 158'b100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st100_fsm_99 = 158'b1000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st101_fsm_100 = 158'b10000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st102_fsm_101 = 158'b100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st103_fsm_102 = 158'b1000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st104_fsm_103 = 158'b10000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st105_fsm_104 = 158'b100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st106_fsm_105 = 158'b1000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st107_fsm_106 = 158'b10000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st108_fsm_107 = 158'b100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st109_fsm_108 = 158'b1000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st110_fsm_109 = 158'b10000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st111_fsm_110 = 158'b100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st112_fsm_111 = 158'b1000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st113_fsm_112 = 158'b10000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st114_fsm_113 = 158'b100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st115_fsm_114 = 158'b1000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st116_fsm_115 = 158'b10000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st117_fsm_116 = 158'b100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st118_fsm_117 = 158'b1000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st119_fsm_118 = 158'b10000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st120_fsm_119 = 158'b100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st121_fsm_120 = 158'b1000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st122_fsm_121 = 158'b10000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st123_fsm_122 = 158'b100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st124_fsm_123 = 158'b1000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st125_fsm_124 = 158'b10000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st126_fsm_125 = 158'b100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st127_fsm_126 = 158'b1000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st128_fsm_127 = 158'b10000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st129_fsm_128 = 158'b100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st130_fsm_129 = 158'b1000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st131_fsm_130 = 158'b10000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st132_fsm_131 = 158'b100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st133_fsm_132 = 158'b1000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st134_fsm_133 = 158'b10000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st135_fsm_134 = 158'b100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st136_fsm_135 = 158'b1000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st137_fsm_136 = 158'b10000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st138_fsm_137 = 158'b100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st139_fsm_138 = 158'b1000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st140_fsm_139 = 158'b10000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st141_fsm_140 = 158'b100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st142_fsm_141 = 158'b1000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st143_fsm_142 = 158'b10000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st144_fsm_143 = 158'b100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st145_fsm_144 = 158'b1000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st146_fsm_145 = 158'b10000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st147_fsm_146 = 158'b100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st148_fsm_147 = 158'b1000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st149_fsm_148 = 158'b10000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st150_fsm_149 = 158'b100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st151_fsm_150 = 158'b1000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st152_fsm_151 = 158'b10000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st153_fsm_152 = 158'b100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st154_fsm_153 = 158'b1000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st155_fsm_154 = 158'b10000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st156_fsm_155 = 158'b100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st157_fsm_156 = 158'b1000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st158_fsm_157 = 158'b10000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    ap_const_lv32_19 = 32'b11001;
parameter    ap_const_lv32_3D = 32'b111101;
parameter    ap_const_lv32_23 = 32'b100011;
parameter    ap_const_lv32_2D = 32'b101101;
parameter    ap_const_lv32_4F = 32'b1001111;
parameter    ap_const_lv32_59 = 32'b1011001;
parameter    ap_const_lv32_68 = 32'b1101000;
parameter    ap_const_lv32_72 = 32'b1110010;
parameter    ap_const_lv32_7C = 32'b1111100;
parameter    ap_const_lv32_86 = 32'b10000110;
parameter    ap_const_lv32_90 = 32'b10010000;
parameter    ap_const_lv32_9A = 32'b10011010;
parameter    ap_const_lv32_46 = 32'b1000110;
parameter    ap_const_lv32_5F = 32'b1011111;
parameter    ap_const_lv32_1 = 32'b1;
parameter    ap_const_lv32_2 = 32'b10;
parameter    ap_const_lv32_3 = 32'b11;
parameter    ap_const_lv32_4 = 32'b100;
parameter    ap_const_lv32_5 = 32'b101;
parameter    ap_const_lv32_7 = 32'b111;
parameter    ap_const_lv32_8 = 32'b1000;
parameter    ap_const_lv32_D = 32'b1101;
parameter    ap_const_lv32_F = 32'b1111;
parameter    ap_const_lv32_10 = 32'b10000;
parameter    ap_const_lv32_1A = 32'b11010;
parameter    ap_const_lv32_24 = 32'b100100;
parameter    ap_const_lv32_2E = 32'b101110;
parameter    ap_const_lv32_2F = 32'b101111;
parameter    ap_const_lv32_31 = 32'b110001;
parameter    ap_const_lv32_34 = 32'b110100;
parameter    ap_const_lv32_35 = 32'b110101;
parameter    ap_const_lv32_3E = 32'b111110;
parameter    ap_const_lv32_43 = 32'b1000011;
parameter    ap_const_lv32_5C = 32'b1011100;
parameter    ap_const_lv13_0 = 13'b0000000000000;
parameter    ap_const_lv3_0 = 3'b000;
parameter    ap_const_lv10_0 = 10'b0000000000;
parameter    ap_const_lv32_9D = 32'b10011101;
parameter    ap_const_lv32_42 = 32'b1000010;
parameter    ap_const_lv32_5B = 32'b1011011;
parameter    ap_const_lv32_9C = 32'b10011100;
parameter    ap_const_lv20_0 = 20'b00000000000000000000;
parameter    ap_const_lv32_E = 32'b1110;
parameter    ap_const_lv32_33 = 32'b110011;
parameter    ap_const_lv32_45 = 32'b1000101;
parameter    ap_const_lv32_50 = 32'b1010000;
parameter    ap_const_lv32_5E = 32'b1011110;
parameter    ap_const_lv32_69 = 32'b1101001;
parameter    ap_const_lv32_73 = 32'b1110011;
parameter    ap_const_lv32_7D = 32'b1111101;
parameter    ap_const_lv32_87 = 32'b10000111;
parameter    ap_const_lv32_91 = 32'b10010001;
parameter    ap_const_lv32_6 = 32'b110;
parameter    ap_const_lv32_44 = 32'b1000100;
parameter    ap_const_lv32_5D = 32'b1011101;
parameter    ap_const_lv32_51 = 32'b1010001;
parameter    ap_const_lv32_6A = 32'b1101010;
parameter    ap_const_lv32_5A = 32'b1011010;
parameter    ap_const_lv32_74 = 32'b1110100;
parameter    ap_const_lv32_30 = 32'b110000;
parameter    ap_const_lv32_32 = 32'b110010;
parameter    ap_const_lv32_3F = 32'b111111;
parameter    ap_const_lv32_40 = 32'b1000000;
parameter    ap_const_lv32_92 = 32'b10010010;
parameter    ap_const_lv32_9B = 32'b10011011;
parameter    ap_const_lv32_7E = 32'b1111110;
parameter    ap_const_lv32_88 = 32'b10001000;
parameter    ap_const_lv32_41 = 32'b1000001;
parameter    ap_const_lv32_9 = 32'b1001;
parameter    ap_const_lv13_1260 = 13'b1001001100000;
parameter    ap_const_lv13_1 = 13'b1;
parameter    ap_const_lv3_1 = 3'b1;
parameter    ap_const_lv10_310 = 10'b1100010000;
parameter    ap_const_lv3_5 = 3'b101;
parameter    ap_const_lv21_310 = 21'b1100010000;
parameter    ap_const_lv32_30F = 32'b1100001111;
parameter    ap_const_lv10_1 = 10'b1;
parameter    ap_const_lv32_80000000 = 32'b10000000000000000000000000000000;
parameter    ap_const_lv32_1F = 32'b11111;
parameter    ap_const_lv32_A = 32'b1010;
parameter    ap_const_lv32_3F800000 = 32'b111111100000000000000000000000;
parameter    ap_const_lv20_310 = 20'b1100010000;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [19:0] A_address0;
output   A_ce0;
input  [31:0] A_q0;
output  [19:0] A_address1;
output   A_ce1;
input  [31:0] A_q1;
output  [19:0] S_address0;
output   S_ce0;
output   S_we0;
output  [31:0] S_d0;
output  [19:0] S_address1;
output   S_ce1;
output   S_we1;
output  [31:0] S_d1;
output  [19:0] U_address0;
output   U_ce0;
output   U_we0;
output  [31:0] U_d0;
output  [19:0] U_address1;
output   U_ce1;
output   U_we1;
output  [31:0] U_d1;
output  [19:0] V_address0;
output   V_ce0;
output   V_we0;
output  [31:0] V_d0;
output  [19:0] V_address1;
output   V_ce1;
output   V_we1;
output  [31:0] V_d1;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[19:0] A_address0;
reg A_ce0;
reg[19:0] A_address1;
reg A_ce1;
reg[19:0] S_address0;
reg S_ce0;
reg S_we0;
reg[31:0] S_d0;
reg[19:0] S_address1;
reg S_ce1;
reg S_we1;
reg[31:0] S_d1;
reg[19:0] U_address0;
reg U_ce0;
reg U_we0;
reg[31:0] U_d0;
reg[19:0] U_address1;
reg U_ce1;
reg U_we1;
reg[31:0] U_d1;
reg[19:0] V_address0;
reg V_ce0;
reg V_we0;
reg[31:0] V_d0;
reg[19:0] V_address1;
reg V_ce1;
reg V_we1;
reg[31:0] V_d1;

(* fsm_encoding = "none" *) reg   [157:0] ap_CS_fsm;
reg    ap_sig_cseq_ST_st1_fsm_0;
reg    ap_sig_175;
wire   [31:0] grp_dut_vm2x1_base_fu_604_ap_return;
reg   [31:0] reg_691;
reg    ap_sig_cseq_ST_st26_fsm_25;
reg    ap_sig_229;
reg    ap_sig_cseq_ST_st62_fsm_61;
reg    ap_sig_236;
wire   [31:0] grp_dut_vm2x1_base_fu_612_ap_return;
reg   [31:0] reg_701;
wire   [31:0] grp_dut_vm2x1_base_fu_588_ap_return;
reg   [31:0] reg_709;
reg    ap_sig_cseq_ST_st36_fsm_35;
reg    ap_sig_248;
reg    ap_sig_cseq_ST_st46_fsm_45;
reg    ap_sig_255;
reg    ap_sig_cseq_ST_st80_fsm_79;
reg    ap_sig_264;
reg   [0:0] exitcond1_reg_1985;
reg   [0:0] or_cond6_reg_1994;
reg    ap_sig_cseq_ST_st90_fsm_89;
reg    ap_sig_279;
reg    ap_sig_cseq_ST_st105_fsm_104;
reg    ap_sig_288;
reg   [0:0] exitcond_reg_2038;
reg   [0:0] or_cond_reg_2047;
reg    ap_sig_cseq_ST_st115_fsm_114;
reg    ap_sig_302;
reg    ap_sig_cseq_ST_st125_fsm_124;
reg    ap_sig_311;
reg    ap_sig_cseq_ST_st135_fsm_134;
reg    ap_sig_320;
reg    ap_sig_cseq_ST_st145_fsm_144;
reg    ap_sig_329;
reg    ap_sig_cseq_ST_st155_fsm_154;
reg    ap_sig_338;
wire   [31:0] grp_dut_vm2x1_base_fu_596_ap_return;
reg   [31:0] reg_726;
wire   [31:0] grp_fu_682_p3;
reg   [31:0] reg_733;
reg    ap_sig_cseq_ST_st71_fsm_70;
reg    ap_sig_351;
reg    ap_sig_cseq_ST_st96_fsm_95;
reg    ap_sig_359;
wire   [12:0] indvar_flatten_next_fu_745_p2;
reg   [12:0] indvar_flatten_next_reg_1444;
reg    ap_sig_cseq_ST_st2_fsm_1;
reg    ap_sig_370;
wire   [9:0] top_left_mid2_fu_763_p3;
reg   [9:0] top_left_mid2_reg_1449;
wire   [0:0] exitcond_flatten_fu_739_p2;
wire   [0:0] tmp_mid2_fu_783_p3;
reg   [0:0] tmp_mid2_reg_1459;
wire   [2:0] sweepnum_mid2_fu_791_p3;
reg   [2:0] sweepnum_mid2_reg_1463;
wire   [2:0] tmp_7_fu_803_p2;
reg   [2:0] tmp_7_reg_1468;
reg   [6:0] tmp_4_reg_1473;
wire   [31:0] top_left_cast_fu_819_p1;
reg    ap_sig_cseq_ST_st3_fsm_2;
reg    ap_sig_392;
wire   [9:0] tmp_8_fu_822_p3;
reg   [9:0] tmp_8_reg_1483;
wire   [0:0] tmp_9_fu_828_p2;
reg   [0:0] tmp_9_reg_1488;
wire   [19:0] tmp_cast5_fu_834_p1;
reg   [19:0] tmp_cast5_reg_1500;
wire   [20:0] tmp_cast_fu_837_p1;
reg   [20:0] tmp_cast_reg_1505;
wire   [20:0] tmp_s_fu_840_p2;
reg   [20:0] tmp_s_reg_1510;
wire   [19:0] tmp_2_fu_846_p1;
reg   [19:0] tmp_2_reg_1515;
reg   [19:0] A_addr_reg_1520;
reg   [19:0] S_addr_reg_1525;
reg   [19:0] U_addr_reg_1530;
reg   [19:0] V_addr_reg_1535;
reg   [19:0] v_in_addr_reg_1540;
reg   [19:0] u_in_addr_reg_1545;
reg   [19:0] s_in_addr_reg_1550;
wire   [31:0] bottom_right_fu_873_p2;
reg   [31:0] bottom_right_reg_1558;
reg    ap_sig_cseq_ST_st4_fsm_3;
reg    ap_sig_427;
wire   [0:0] exitcond2_fu_867_p2;
wire  signed [20:0] tmp_10_fu_879_p1;
reg  signed [20:0] tmp_10_reg_1567;
wire   [9:0] top_left_1_fu_883_p2;
wire  signed [20:0] tmp_11_fu_1436_p2;
reg  signed [20:0] tmp_11_reg_1580;
reg    ap_sig_cseq_ST_st5_fsm_4;
reg    ap_sig_445;
wire  signed [63:0] tmp_29_cast_fu_892_p1;
reg  signed [63:0] tmp_29_cast_reg_1587;
reg   [19:0] s_in_addr_1_reg_1596;
wire  signed [63:0] tmp_28_cast_fu_902_p1;
reg  signed [63:0] tmp_28_cast_reg_1607;
reg    ap_sig_cseq_ST_st6_fsm_5;
reg    ap_sig_463;
wire  signed [63:0] tmp_32_cast_fu_912_p1;
reg  signed [63:0] tmp_32_cast_reg_1621;
reg   [19:0] s_in_addr_2_reg_1630;
reg   [19:0] s_in_addr_3_reg_1636;
wire   [0:0] tmp_1_fu_918_p2;
reg   [0:0] tmp_1_reg_1646;
reg    ap_sig_cseq_ST_st8_fsm_7;
reg    ap_sig_483;
wire   [31:0] x_in_3_fu_933_p3;
reg   [31:0] x_in_3_reg_1651;
wire   [31:0] grp_fu_675_p3;
reg   [31:0] w_in_3_reg_1659;
wire   [31:0] z_in_2_fu_940_p3;
reg   [31:0] z_in_2_reg_1667;
reg    ap_sig_cseq_ST_st9_fsm_8;
reg    ap_sig_496;
reg   [31:0] y_in_3_reg_1675;
wire   [31:0] grp_fu_652_p2;
reg   [31:0] u1_reg_1683;
reg    ap_sig_cseq_ST_st14_fsm_13;
reg    ap_sig_506;
wire   [31:0] grp_fu_656_p2;
reg   [31:0] u2_reg_1688;
wire   [31:0] grp_fu_660_p2;
reg   [31:0] u1_1_reg_1693;
wire   [31:0] grp_fu_664_p2;
reg   [31:0] u2_1_reg_1698;
reg   [31:0] cosA_half_reg_1703;
reg    ap_sig_cseq_ST_st16_fsm_15;
reg    ap_sig_521;
wire    grp_dut_calc_angle_float_float_s_fu_576_ap_done;
wire    grp_dut_calc_angle_float_float_s_fu_582_ap_done;
reg   [31:0] sinA_half_reg_1711;
reg   [31:0] cosB_half_reg_1719;
reg   [31:0] sinB_half_reg_1727;
wire   [31:0] a2_assign_fu_972_p1;
reg    ap_sig_cseq_ST_st17_fsm_16;
reg    ap_sig_543;
wire   [31:0] a2_assign_1_fu_986_p1;
reg   [31:0] uz_new_reg_1745;
reg   [31:0] ux_new_reg_1757;
wire   [31:0] vy_int_fu_1001_p1;
reg   [31:0] vy_int_reg_1767;
reg    ap_sig_cseq_ST_st27_fsm_26;
reg    ap_sig_556;
reg   [31:0] z_out1_reg_1775;
reg   [31:0] z_out2_reg_1780;
wire   [31:0] uy_int_fu_1016_p1;
reg   [31:0] uy_int_reg_1785;
reg    ap_sig_cseq_ST_st37_fsm_36;
reg    ap_sig_567;
wire   [0:0] p_Result_s_fu_1025_p3;
reg   [0:0] p_Result_s_reg_1792;
reg    ap_sig_cseq_ST_st47_fsm_46;
reg    ap_sig_576;
wire   [31:0] w_out_2_fu_1043_p3;
reg   [31:0] w_out_2_reg_1798;
wire   [0:0] p_Result_1_fu_1056_p3;
reg   [0:0] p_Result_1_reg_1804;
wire   [31:0] z_out_2_fu_1074_p3;
reg   [31:0] z_out_2_reg_1810;
reg    ap_sig_cseq_ST_st48_fsm_47;
reg    ap_sig_591;
reg   [19:0] S_addr_2_reg_1821;
reg   [19:0] S_addr_3_reg_1826;
reg   [19:0] U_addr_1_reg_1831;
reg   [19:0] U_addr_2_reg_1836;
reg   [19:0] U_addr_3_reg_1841;
reg   [19:0] V_addr_1_reg_1846;
reg   [19:0] V_addr_2_reg_1851;
reg   [19:0] V_addr_3_reg_1856;
reg   [19:0] v_in_addr_1_reg_1861;
reg   [19:0] v_in_addr_2_reg_1866;
reg   [19:0] v_in_addr_3_reg_1871;
reg   [19:0] u_in_addr_1_reg_1876;
reg   [19:0] u_in_addr_2_reg_1881;
reg   [19:0] u_in_addr_3_reg_1886;
wire   [31:0] vw_int_3_fu_1097_p3;
reg   [31:0] vw_int_3_reg_1891;
wire   [31:0] vx_int_fu_1104_p3;
reg   [31:0] vx_int_reg_1898;
wire   [31:0] vy_int_2_fu_1110_p3;
reg   [31:0] vy_int_2_reg_1905;
wire   [31:0] vz_int_fu_1116_p3;
reg   [31:0] vz_int_reg_1912;
wire   [0:0] tmp_16_fu_1150_p2;
reg   [0:0] tmp_16_reg_1919;
reg    ap_sig_cseq_ST_st50_fsm_49;
reg    ap_sig_636;
wire   [0:0] tmp_17_fu_1156_p2;
reg   [0:0] tmp_17_reg_1929;
reg    ap_sig_cseq_ST_st53_fsm_52;
reg    ap_sig_645;
wire   [31:0] a2_assign_9_fu_1160_p3;
wire   [31:0] a2_assign_7_fu_1179_p3;
wire   [31:0] a4_assign_1_fu_1198_p3;
reg    ap_sig_cseq_ST_st54_fsm_53;
reg    ap_sig_658;
wire   [31:0] a4_assign_fu_1216_p3;
wire   [31:0] grp_dut_vm2x1_base_fu_620_ap_return;
reg   [31:0] uy_out_reg_1961;
reg    ap_sig_cseq_ST_st63_fsm_62;
reg    ap_sig_669;
wire   [31:0] grp_dut_vm2x1_base_fu_628_ap_return;
reg   [31:0] uz_out_reg_1967;
wire   [31:0] grp_dut_vm2x1_base_fu_636_ap_return;
reg   [31:0] vy_out_reg_1973;
wire   [31:0] grp_dut_vm2x1_base_fu_644_ap_return;
reg   [31:0] vz_out_reg_1979;
wire   [0:0] exitcond1_fu_1234_p2;
reg    ap_sig_cseq_ST_st68_fsm_67;
reg    ap_sig_683;
wire   [9:0] off_col_1_fu_1240_p2;
reg   [9:0] off_col_1_reg_1989;
wire   [0:0] or_cond6_fu_1260_p2;
reg   [19:0] S_addr_4_reg_2008;
reg   [19:0] S_addr_5_reg_2013;
reg   [19:0] s_in_addr_4_reg_2018;
reg   [19:0] s_in_addr_5_reg_2023;
wire   [0:0] tmp_25_fu_1298_p2;
reg   [0:0] tmp_25_reg_2028;
wire   [31:0] y_in_6_fu_1307_p3;
reg   [31:0] y_in_6_reg_2033;
wire   [0:0] exitcond_fu_1320_p2;
reg    ap_sig_cseq_ST_st93_fsm_92;
reg    ap_sig_719;
wire   [9:0] off_row_1_fu_1326_p2;
reg   [9:0] off_row_1_reg_2042;
wire   [0:0] or_cond_fu_1346_p2;
wire   [19:0] next_mul_fu_1352_p2;
reg   [19:0] next_mul_reg_2051;
reg   [19:0] S_addr_6_reg_2066;
reg   [19:0] S_addr_7_reg_2071;
reg   [19:0] U_addr_4_reg_2076;
reg   [19:0] U_addr_5_reg_2081;
reg   [19:0] V_addr_4_reg_2086;
reg   [19:0] V_addr_5_reg_2091;
reg   [19:0] v_in_addr_4_reg_2096;
reg   [19:0] v_in_addr_5_reg_2101;
reg   [19:0] u_in_addr_4_reg_2106;
reg   [19:0] u_in_addr_5_reg_2111;
reg   [19:0] s_in_addr_6_reg_2116;
reg   [19:0] s_in_addr_7_reg_2121;
wire   [0:0] tmp_30_fu_1390_p2;
reg   [0:0] tmp_30_reg_2126;
wire   [31:0] a1_assign_s_fu_1395_p3;
reg   [31:0] a1_assign_s_reg_2131;
wire   [31:0] a1_assign_3_fu_1402_p3;
reg   [31:0] a1_assign_3_reg_2136;
wire   [31:0] x_in_6_fu_1413_p3;
reg   [31:0] x_in_6_reg_2141;
wire   [31:0] a2_assign_s_fu_1422_p3;
reg   [31:0] a2_assign_s_reg_2146;
wire   [31:0] a2_assign_2_fu_1429_p3;
reg   [31:0] a2_assign_2_reg_2151;
reg   [19:0] s_in_address0;
reg    s_in_ce0;
reg    s_in_we0;
reg   [31:0] s_in_d0;
wire   [31:0] s_in_q0;
reg   [19:0] s_in_address1;
reg    s_in_ce1;
reg    s_in_we1;
reg   [31:0] s_in_d1;
wire   [31:0] s_in_q1;
reg   [19:0] u_in_address0;
reg    u_in_ce0;
reg    u_in_we0;
reg   [31:0] u_in_d0;
wire   [31:0] u_in_q0;
reg   [19:0] u_in_address1;
reg    u_in_ce1;
reg    u_in_we1;
reg   [31:0] u_in_d1;
wire   [31:0] u_in_q1;
reg   [19:0] v_in_address0;
reg    v_in_ce0;
reg    v_in_we0;
reg   [31:0] v_in_d0;
wire   [31:0] v_in_q0;
reg   [19:0] v_in_address1;
reg    v_in_ce1;
reg    v_in_we1;
reg   [31:0] v_in_d1;
wire   [31:0] v_in_q1;
wire    grp_dut_calc_angle_float_float_s_fu_576_ap_start;
wire    grp_dut_calc_angle_float_float_s_fu_576_ap_idle;
wire    grp_dut_calc_angle_float_float_s_fu_576_ap_ready;
wire   [31:0] grp_dut_calc_angle_float_float_s_fu_576_ap_return_0;
wire   [31:0] grp_dut_calc_angle_float_float_s_fu_576_ap_return_1;
wire    grp_dut_calc_angle_float_float_s_fu_582_ap_start;
wire    grp_dut_calc_angle_float_float_s_fu_582_ap_idle;
wire    grp_dut_calc_angle_float_float_s_fu_582_ap_ready;
wire   [31:0] grp_dut_calc_angle_float_float_s_fu_582_ap_return_0;
wire   [31:0] grp_dut_calc_angle_float_float_s_fu_582_ap_return_1;
wire    grp_dut_vm2x1_base_fu_588_ap_start;
wire    grp_dut_vm2x1_base_fu_588_ap_done;
wire    grp_dut_vm2x1_base_fu_588_ap_idle;
wire    grp_dut_vm2x1_base_fu_588_ap_ready;
reg   [31:0] grp_dut_vm2x1_base_fu_588_a1;
reg   [31:0] grp_dut_vm2x1_base_fu_588_b1;
reg   [31:0] grp_dut_vm2x1_base_fu_588_a2;
reg   [31:0] grp_dut_vm2x1_base_fu_588_b2;
wire    grp_dut_vm2x1_base_fu_596_ap_start;
wire    grp_dut_vm2x1_base_fu_596_ap_done;
wire    grp_dut_vm2x1_base_fu_596_ap_idle;
wire    grp_dut_vm2x1_base_fu_596_ap_ready;
reg   [31:0] grp_dut_vm2x1_base_fu_596_a1;
reg   [31:0] grp_dut_vm2x1_base_fu_596_b1;
reg   [31:0] grp_dut_vm2x1_base_fu_596_a2;
reg   [31:0] grp_dut_vm2x1_base_fu_596_b2;
wire    grp_dut_vm2x1_base_fu_604_ap_start;
wire    grp_dut_vm2x1_base_fu_604_ap_done;
wire    grp_dut_vm2x1_base_fu_604_ap_idle;
wire    grp_dut_vm2x1_base_fu_604_ap_ready;
reg   [31:0] grp_dut_vm2x1_base_fu_604_a1;
reg   [31:0] grp_dut_vm2x1_base_fu_604_b1;
reg   [31:0] grp_dut_vm2x1_base_fu_604_a2;
reg   [31:0] grp_dut_vm2x1_base_fu_604_b2;
wire    grp_dut_vm2x1_base_fu_612_ap_start;
wire    grp_dut_vm2x1_base_fu_612_ap_done;
wire    grp_dut_vm2x1_base_fu_612_ap_idle;
wire    grp_dut_vm2x1_base_fu_612_ap_ready;
reg   [31:0] grp_dut_vm2x1_base_fu_612_a1;
reg   [31:0] grp_dut_vm2x1_base_fu_612_b1;
reg   [31:0] grp_dut_vm2x1_base_fu_612_a2;
reg   [31:0] grp_dut_vm2x1_base_fu_612_b2;
wire    grp_dut_vm2x1_base_fu_620_ap_start;
wire    grp_dut_vm2x1_base_fu_620_ap_done;
wire    grp_dut_vm2x1_base_fu_620_ap_idle;
wire    grp_dut_vm2x1_base_fu_620_ap_ready;
wire    grp_dut_vm2x1_base_fu_628_ap_start;
wire    grp_dut_vm2x1_base_fu_628_ap_done;
wire    grp_dut_vm2x1_base_fu_628_ap_idle;
wire    grp_dut_vm2x1_base_fu_628_ap_ready;
wire    grp_dut_vm2x1_base_fu_636_ap_start;
wire    grp_dut_vm2x1_base_fu_636_ap_done;
wire    grp_dut_vm2x1_base_fu_636_ap_idle;
wire    grp_dut_vm2x1_base_fu_636_ap_ready;
wire    grp_dut_vm2x1_base_fu_644_ap_start;
wire    grp_dut_vm2x1_base_fu_644_ap_done;
wire    grp_dut_vm2x1_base_fu_644_ap_idle;
wire    grp_dut_vm2x1_base_fu_644_ap_ready;
reg   [12:0] indvar_flatten_reg_500;
reg   [2:0] sweepnum_reg_511;
reg   [9:0] top_left_reg_522;
reg   [31:0] bottom_right_0_in_reg_533;
reg    ap_sig_cseq_ST_st158_fsm_157;
reg    ap_sig_933;
reg   [9:0] off_col_reg_543;
reg    ap_sig_cseq_ST_st67_fsm_66;
reg    ap_sig_942;
reg    ap_sig_cseq_ST_st92_fsm_91;
reg    ap_sig_949;
reg   [9:0] off_row_reg_554;
reg    ap_sig_cseq_ST_st157_fsm_156;
reg    ap_sig_959;
reg   [19:0] phi_mul_reg_565;
reg    ap_reg_grp_dut_calc_angle_float_float_s_fu_576_ap_start;
reg    ap_sig_cseq_ST_st15_fsm_14;
reg    ap_sig_974;
reg    ap_reg_grp_dut_calc_angle_float_float_s_fu_582_ap_start;
reg    ap_reg_grp_dut_vm2x1_base_fu_588_ap_start;
reg   [157:0] ap_NS_fsm;
reg    ap_sig_nseq_ST_st17_fsm_16;
reg    ap_sig_985;
reg    ap_sig_nseq_ST_st27_fsm_26;
reg    ap_sig_992;
reg    ap_sig_nseq_ST_st37_fsm_36;
reg    ap_sig_1000;
reg    ap_sig_nseq_ST_st53_fsm_52;
reg    ap_sig_1008;
reg    ap_sig_cseq_ST_st52_fsm_51;
reg    ap_sig_1015;
reg    ap_sig_nseq_ST_st71_fsm_70;
reg    ap_sig_1023;
reg    ap_sig_cseq_ST_st70_fsm_69;
reg    ap_sig_1030;
reg    ap_sig_nseq_ST_st81_fsm_80;
reg    ap_sig_1040;
reg    ap_sig_nseq_ST_st96_fsm_95;
reg    ap_sig_1048;
reg    ap_sig_cseq_ST_st95_fsm_94;
reg    ap_sig_1055;
reg    ap_sig_nseq_ST_st106_fsm_105;
reg    ap_sig_1065;
reg    ap_sig_nseq_ST_st116_fsm_115;
reg    ap_sig_1074;
reg    ap_sig_nseq_ST_st126_fsm_125;
reg    ap_sig_1083;
reg    ap_sig_nseq_ST_st136_fsm_135;
reg    ap_sig_1092;
reg    ap_sig_nseq_ST_st146_fsm_145;
reg    ap_sig_1101;
wire   [31:0] uw_in_1_fu_1189_p3;
reg    ap_sig_cseq_ST_st81_fsm_80;
reg    ap_sig_1111;
reg    ap_sig_cseq_ST_st106_fsm_105;
reg    ap_sig_1118;
reg    ap_sig_cseq_ST_st116_fsm_115;
reg    ap_sig_1125;
reg    ap_sig_cseq_ST_st126_fsm_125;
reg    ap_sig_1132;
reg    ap_sig_cseq_ST_st136_fsm_135;
reg    ap_sig_1140;
reg    ap_sig_cseq_ST_st146_fsm_145;
reg    ap_sig_1147;
reg    ap_reg_grp_dut_vm2x1_base_fu_596_ap_start;
reg    ap_reg_grp_dut_vm2x1_base_fu_604_ap_start;
wire   [31:0] vw_in_1_fu_1170_p3;
reg    ap_reg_grp_dut_vm2x1_base_fu_612_ap_start;
reg    ap_reg_grp_dut_vm2x1_base_fu_620_ap_start;
reg    ap_sig_nseq_ST_st54_fsm_53;
reg    ap_sig_1168;
wire   [31:0] a3_assign_fu_1225_p3;
reg    ap_reg_grp_dut_vm2x1_base_fu_628_ap_start;
reg    ap_reg_grp_dut_vm2x1_base_fu_636_ap_start;
wire   [31:0] a3_assign_1_fu_1207_p3;
reg    ap_reg_grp_dut_vm2x1_base_fu_644_ap_start;
wire   [63:0] tmp_24_cast_fu_856_p1;
wire   [63:0] tmp_36_cast_fu_1279_p1;
wire  signed [63:0] tmp_37_cast_fu_1291_p1;
wire   [63:0] tmp_39_cast_fu_1363_p1;
wire   [63:0] tmp_40_cast_fu_1379_p1;
reg    ap_sig_cseq_ST_st7_fsm_6;
reg    ap_sig_1190;
reg    ap_sig_cseq_ST_st69_fsm_68;
reg    ap_sig_1202;
reg    ap_sig_cseq_ST_st94_fsm_93;
reg    ap_sig_1214;
reg    ap_sig_cseq_ST_st82_fsm_81;
reg    ap_sig_1230;
reg    ap_sig_cseq_ST_st107_fsm_106;
reg    ap_sig_1239;
reg    ap_sig_cseq_ST_st91_fsm_90;
reg    ap_sig_1247;
reg    ap_sig_cseq_ST_st117_fsm_116;
reg    ap_sig_1261;
reg    ap_sig_cseq_ST_st49_fsm_48;
reg    ap_sig_1272;
reg    ap_sig_cseq_ST_st51_fsm_50;
reg    ap_sig_1302;
reg    ap_sig_cseq_ST_st64_fsm_63;
reg    ap_sig_1313;
reg    ap_sig_cseq_ST_st65_fsm_64;
reg    ap_sig_1331;
reg    ap_sig_cseq_ST_st147_fsm_146;
reg    ap_sig_1340;
reg    ap_sig_cseq_ST_st156_fsm_155;
reg    ap_sig_1348;
reg    ap_sig_cseq_ST_st127_fsm_126;
reg    ap_sig_1361;
reg    ap_sig_cseq_ST_st137_fsm_136;
reg    ap_sig_1371;
reg    ap_sig_cseq_ST_st66_fsm_65;
reg    ap_sig_1380;
reg    ap_sig_cseq_ST_st10_fsm_9;
reg    ap_sig_1409;
reg   [0:0] grp_fu_668_p0;
wire   [31:0] grp_fu_668_p3;
wire   [0:0] exitcond3_fu_757_p2;
wire   [2:0] sweepnum_1_fu_751_p2;
wire   [0:0] tmp_mid1_fu_771_p2;
wire   [0:0] tmp1_fu_777_p2;
wire   [2:0] tmp_fu_799_p1;
wire   [9:0] tmp_s_fu_840_p1;
wire   [19:0] tmp_3_fu_850_p2;
wire   [20:0] tmp_23_fu_888_p2;
(* use_dsp48 = "no" *) wire   [20:0] tmp_12_fu_898_p2;
(* use_dsp48 = "no" *) wire   [20:0] tmp_24_fu_908_p2;
wire   [31:0] x_in_2_fu_925_p3;
wire   [31:0] tmp_6_to_int_fu_963_p1;
wire   [31:0] tmp_6_neg_fu_966_p2;
wire   [31:0] tmp_7_to_int_fu_977_p1;
wire   [31:0] tmp_7_neg_fu_980_p2;
wire   [31:0] vy_int_to_int_fu_991_p1;
wire   [31:0] vy_int_neg_fu_995_p2;
wire   [31:0] uy_new_1_0_to_int_fu_1007_p1;
wire   [31:0] uy_new_1_0_neg_fu_1010_p2;
wire   [31:0] p_Val2_s_fu_1021_p1;
wire   [31:0] w_out_1_neg_fu_1033_p2;
wire   [31:0] w_out_fu_1039_p1;
wire   [31:0] p_Val2_1_fu_1052_p1;
wire   [31:0] z_out_1_neg_fu_1064_p2;
wire   [31:0] z_out_fu_1070_p1;
wire   [31:0] vw_int_to_int_fu_1083_p1;
wire   [31:0] vw_int_neg_fu_1087_p2;
wire   [31:0] vw_int_fu_1093_p1;
wire   [9:0] tmp_28_fu_1123_p1;
wire   [21:0] tmp_14_fu_1132_p4;
wire   [9:0] tmp_13_fu_1127_p2;
wire   [31:0] tmp_15_fu_1142_p3;
wire   [31:0] off_col_cast_fu_1246_p1;
wire   [0:0] tmp_19_fu_1250_p2;
wire   [0:0] tmp_20_fu_1255_p2;
wire   [19:0] tmp_23_cast_fu_1270_p1;
wire   [19:0] tmp_27_fu_1274_p2;
wire   [20:0] tmp_23_cast6_fu_1266_p1;
(* use_dsp48 = "no" *) wire   [20:0] tmp_29_fu_1286_p2;
wire   [0:0] or_cond1_fu_1303_p2;
wire   [31:0] off_row_cast_fu_1332_p1;
wire   [0:0] tmp_21_fu_1336_p2;
wire   [0:0] tmp_22_fu_1341_p2;
wire   [19:0] tmp_31_fu_1358_p2;
wire   [20:0] phi_mul_cast_fu_1316_p1;
wire   [20:0] tmp_32_fu_1374_p2;
wire   [0:0] or_cond2_fu_1409_p2;
wire   [10:0] tmp_11_fu_1436_p0;
wire   [20:0] tmp_s_fu_840_p10;

// power-on initialization
initial begin
#0 ap_CS_fsm = 158'b1;
#0 ap_reg_grp_dut_calc_angle_float_float_s_fu_576_ap_start = 1'b0;
#0 ap_reg_grp_dut_calc_angle_float_float_s_fu_582_ap_start = 1'b0;
#0 ap_reg_grp_dut_vm2x1_base_fu_588_ap_start = 1'b0;
#0 ap_reg_grp_dut_vm2x1_base_fu_596_ap_start = 1'b0;
#0 ap_reg_grp_dut_vm2x1_base_fu_604_ap_start = 1'b0;
#0 ap_reg_grp_dut_vm2x1_base_fu_612_ap_start = 1'b0;
#0 ap_reg_grp_dut_vm2x1_base_fu_620_ap_start = 1'b0;
#0 ap_reg_grp_dut_vm2x1_base_fu_628_ap_start = 1'b0;
#0 ap_reg_grp_dut_vm2x1_base_fu_636_ap_start = 1'b0;
#0 ap_reg_grp_dut_vm2x1_base_fu_644_ap_start = 1'b0;
end

dut_svd_basic_s_in #(
    .DataWidth( 32 ),
    .AddressRange( 614656 ),
    .AddressWidth( 20 ))
s_in_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(s_in_address0),
    .ce0(s_in_ce0),
    .we0(s_in_we0),
    .d0(s_in_d0),
    .q0(s_in_q0),
    .address1(s_in_address1),
    .ce1(s_in_ce1),
    .we1(s_in_we1),
    .d1(s_in_d1),
    .q1(s_in_q1)
);

dut_svd_basic_s_in #(
    .DataWidth( 32 ),
    .AddressRange( 614656 ),
    .AddressWidth( 20 ))
u_in_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(u_in_address0),
    .ce0(u_in_ce0),
    .we0(u_in_we0),
    .d0(u_in_d0),
    .q0(u_in_q0),
    .address1(u_in_address1),
    .ce1(u_in_ce1),
    .we1(u_in_we1),
    .d1(u_in_d1),
    .q1(u_in_q1)
);

dut_svd_basic_s_in #(
    .DataWidth( 32 ),
    .AddressRange( 614656 ),
    .AddressWidth( 20 ))
v_in_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(v_in_address0),
    .ce0(v_in_ce0),
    .we0(v_in_we0),
    .d0(v_in_d0),
    .q0(v_in_q0),
    .address1(v_in_address1),
    .ce1(v_in_ce1),
    .we1(v_in_we1),
    .d1(v_in_d1),
    .q1(v_in_q1)
);

dut_calc_angle_float_float_s grp_dut_calc_angle_float_float_s_fu_576(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_dut_calc_angle_float_float_s_fu_576_ap_start),
    .ap_done(grp_dut_calc_angle_float_float_s_fu_576_ap_done),
    .ap_idle(grp_dut_calc_angle_float_float_s_fu_576_ap_idle),
    .ap_ready(grp_dut_calc_angle_float_float_s_fu_576_ap_ready),
    .A_re(u1_reg_1683),
    .A_im(u2_reg_1688),
    .ap_return_0(grp_dut_calc_angle_float_float_s_fu_576_ap_return_0),
    .ap_return_1(grp_dut_calc_angle_float_float_s_fu_576_ap_return_1)
);

dut_calc_angle_float_float_s grp_dut_calc_angle_float_float_s_fu_582(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_dut_calc_angle_float_float_s_fu_582_ap_start),
    .ap_done(grp_dut_calc_angle_float_float_s_fu_582_ap_done),
    .ap_idle(grp_dut_calc_angle_float_float_s_fu_582_ap_idle),
    .ap_ready(grp_dut_calc_angle_float_float_s_fu_582_ap_ready),
    .A_re(u1_1_reg_1693),
    .A_im(u2_1_reg_1698),
    .ap_return_0(grp_dut_calc_angle_float_float_s_fu_582_ap_return_0),
    .ap_return_1(grp_dut_calc_angle_float_float_s_fu_582_ap_return_1)
);

dut_vm2x1_base grp_dut_vm2x1_base_fu_588(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_dut_vm2x1_base_fu_588_ap_start),
    .ap_done(grp_dut_vm2x1_base_fu_588_ap_done),
    .ap_idle(grp_dut_vm2x1_base_fu_588_ap_idle),
    .ap_ready(grp_dut_vm2x1_base_fu_588_ap_ready),
    .a1(grp_dut_vm2x1_base_fu_588_a1),
    .b1(grp_dut_vm2x1_base_fu_588_b1),
    .a2(grp_dut_vm2x1_base_fu_588_a2),
    .b2(grp_dut_vm2x1_base_fu_588_b2),
    .ap_return(grp_dut_vm2x1_base_fu_588_ap_return),
    .ap_ce(1'b1)
);

dut_vm2x1_base grp_dut_vm2x1_base_fu_596(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_dut_vm2x1_base_fu_596_ap_start),
    .ap_done(grp_dut_vm2x1_base_fu_596_ap_done),
    .ap_idle(grp_dut_vm2x1_base_fu_596_ap_idle),
    .ap_ready(grp_dut_vm2x1_base_fu_596_ap_ready),
    .a1(grp_dut_vm2x1_base_fu_596_a1),
    .b1(grp_dut_vm2x1_base_fu_596_b1),
    .a2(grp_dut_vm2x1_base_fu_596_a2),
    .b2(grp_dut_vm2x1_base_fu_596_b2),
    .ap_return(grp_dut_vm2x1_base_fu_596_ap_return),
    .ap_ce(1'b1)
);

dut_vm2x1_base grp_dut_vm2x1_base_fu_604(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_dut_vm2x1_base_fu_604_ap_start),
    .ap_done(grp_dut_vm2x1_base_fu_604_ap_done),
    .ap_idle(grp_dut_vm2x1_base_fu_604_ap_idle),
    .ap_ready(grp_dut_vm2x1_base_fu_604_ap_ready),
    .a1(grp_dut_vm2x1_base_fu_604_a1),
    .b1(grp_dut_vm2x1_base_fu_604_b1),
    .a2(grp_dut_vm2x1_base_fu_604_a2),
    .b2(grp_dut_vm2x1_base_fu_604_b2),
    .ap_return(grp_dut_vm2x1_base_fu_604_ap_return),
    .ap_ce(1'b1)
);

dut_vm2x1_base grp_dut_vm2x1_base_fu_612(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_dut_vm2x1_base_fu_612_ap_start),
    .ap_done(grp_dut_vm2x1_base_fu_612_ap_done),
    .ap_idle(grp_dut_vm2x1_base_fu_612_ap_idle),
    .ap_ready(grp_dut_vm2x1_base_fu_612_ap_ready),
    .a1(grp_dut_vm2x1_base_fu_612_a1),
    .b1(grp_dut_vm2x1_base_fu_612_b1),
    .a2(grp_dut_vm2x1_base_fu_612_a2),
    .b2(grp_dut_vm2x1_base_fu_612_b2),
    .ap_return(grp_dut_vm2x1_base_fu_612_ap_return),
    .ap_ce(1'b1)
);

dut_vm2x1_base grp_dut_vm2x1_base_fu_620(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_dut_vm2x1_base_fu_620_ap_start),
    .ap_done(grp_dut_vm2x1_base_fu_620_ap_done),
    .ap_idle(grp_dut_vm2x1_base_fu_620_ap_idle),
    .ap_ready(grp_dut_vm2x1_base_fu_620_ap_ready),
    .a1(a3_assign_fu_1225_p3),
    .b1(uz_new_reg_1745),
    .a2(a4_assign_fu_1216_p3),
    .b2(uy_int_reg_1785),
    .ap_return(grp_dut_vm2x1_base_fu_620_ap_return),
    .ap_ce(1'b1)
);

dut_vm2x1_base grp_dut_vm2x1_base_fu_628(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_dut_vm2x1_base_fu_628_ap_start),
    .ap_done(grp_dut_vm2x1_base_fu_628_ap_done),
    .ap_idle(grp_dut_vm2x1_base_fu_628_ap_idle),
    .ap_ready(grp_dut_vm2x1_base_fu_628_ap_ready),
    .a1(a3_assign_fu_1225_p3),
    .b1(ux_new_reg_1757),
    .a2(a4_assign_fu_1216_p3),
    .b2(uz_new_reg_1745),
    .ap_return(grp_dut_vm2x1_base_fu_628_ap_return),
    .ap_ce(1'b1)
);

dut_vm2x1_base grp_dut_vm2x1_base_fu_636(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_dut_vm2x1_base_fu_636_ap_start),
    .ap_done(grp_dut_vm2x1_base_fu_636_ap_done),
    .ap_idle(grp_dut_vm2x1_base_fu_636_ap_idle),
    .ap_ready(grp_dut_vm2x1_base_fu_636_ap_ready),
    .a1(a3_assign_1_fu_1207_p3),
    .b1(vw_int_3_reg_1891),
    .a2(a4_assign_1_fu_1198_p3),
    .b2(vx_int_reg_1898),
    .ap_return(grp_dut_vm2x1_base_fu_636_ap_return),
    .ap_ce(1'b1)
);

dut_vm2x1_base grp_dut_vm2x1_base_fu_644(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_dut_vm2x1_base_fu_644_ap_start),
    .ap_done(grp_dut_vm2x1_base_fu_644_ap_done),
    .ap_idle(grp_dut_vm2x1_base_fu_644_ap_idle),
    .ap_ready(grp_dut_vm2x1_base_fu_644_ap_ready),
    .a1(a3_assign_1_fu_1207_p3),
    .b1(vy_int_2_reg_1905),
    .a2(a4_assign_1_fu_1198_p3),
    .b2(vz_int_reg_1912),
    .ap_return(grp_dut_vm2x1_base_fu_644_ap_return),
    .ap_ce(1'b1)
);

dut_fsub_32ns_32ns_32_5_full_dsp #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
dut_fsub_32ns_32ns_32_5_full_dsp_U30(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(z_in_2_reg_1667),
    .din1(w_in_3_reg_1659),
    .ce(1'b1),
    .dout(grp_fu_652_p2)
);

dut_fadd_32ns_32ns_32_5_full_dsp #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
dut_fadd_32ns_32ns_32_5_full_dsp_U31(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(y_in_3_reg_1675),
    .din1(x_in_3_reg_1651),
    .ce(1'b1),
    .dout(grp_fu_656_p2)
);

dut_fadd_32ns_32ns_32_5_full_dsp #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
dut_fadd_32ns_32ns_32_5_full_dsp_U32(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(z_in_2_reg_1667),
    .din1(w_in_3_reg_1659),
    .ce(1'b1),
    .dout(grp_fu_660_p2)
);

dut_fsub_32ns_32ns_32_5_full_dsp #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
dut_fsub_32ns_32ns_32_5_full_dsp_U33(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(y_in_3_reg_1675),
    .din1(x_in_3_reg_1651),
    .ce(1'b1),
    .dout(grp_fu_664_p2)
);

dut_mul_mul_11ns_21s_21_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 21 ),
    .dout_WIDTH( 21 ))
dut_mul_mul_11ns_21s_21_1_U34(
    .din0(tmp_11_fu_1436_p0),
    .din1(tmp_10_reg_1567),
    .dout(tmp_11_fu_1436_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_st1_fsm_0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_grp_dut_calc_angle_float_float_s_fu_576_ap_start <= 1'b0;
    end else begin
        if ((1'b1 == ap_sig_cseq_ST_st15_fsm_14)) begin
            ap_reg_grp_dut_calc_angle_float_float_s_fu_576_ap_start <= 1'b1;
        end else if ((1'b1 == grp_dut_calc_angle_float_float_s_fu_576_ap_ready)) begin
            ap_reg_grp_dut_calc_angle_float_float_s_fu_576_ap_start <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_grp_dut_calc_angle_float_float_s_fu_582_ap_start <= 1'b0;
    end else begin
        if ((1'b1 == ap_sig_cseq_ST_st15_fsm_14)) begin
            ap_reg_grp_dut_calc_angle_float_float_s_fu_582_ap_start <= 1'b1;
        end else if ((1'b1 == grp_dut_calc_angle_float_float_s_fu_582_ap_ready)) begin
            ap_reg_grp_dut_calc_angle_float_float_s_fu_582_ap_start <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_grp_dut_vm2x1_base_fu_588_ap_start <= 1'b0;
    end else begin
        if ((((1'b1 == ap_sig_cseq_ST_st16_fsm_15) & (1'b1 == ap_sig_nseq_ST_st17_fsm_16)) | ((1'b1 == ap_sig_cseq_ST_st26_fsm_25) & (1'b1 == ap_sig_nseq_ST_st27_fsm_26)) | ((1'b1 == ap_sig_cseq_ST_st36_fsm_35) & (1'b1 == ap_sig_nseq_ST_st37_fsm_36)) | ((1'b1 == ap_sig_nseq_ST_st53_fsm_52) & (1'b1 == ap_sig_cseq_ST_st52_fsm_51)) | ((exitcond1_reg_1985 == 1'b0) & (1'b0 == or_cond6_reg_1994) & (1'b1 == ap_sig_nseq_ST_st71_fsm_70) & (1'b1 == ap_sig_cseq_ST_st70_fsm_69)) | ((1'b1 == ap_sig_cseq_ST_st80_fsm_79) & (exitcond1_reg_1985 == 1'b0) & (1'b0 == or_cond6_reg_1994) & (1'b1 == ap_sig_nseq_ST_st81_fsm_80)) | ((1'b0 == exitcond_reg_2038) & (1'b0 == or_cond_reg_2047) & (1'b1 == ap_sig_nseq_ST_st96_fsm_95) & (1'b1 == ap_sig_cseq_ST_st95_fsm_94)) | ((1'b1 == ap_sig_cseq_ST_st105_fsm_104) & (1'b0 == exitcond_reg_2038) & (1'b0 == or_cond_reg_2047) & (1'b1 == ap_sig_nseq_ST_st106_fsm_105)) | ((1'b0 == exitcond_reg_2038) & (1'b0 == or_cond_reg_2047) & (1'b1 == ap_sig_cseq_ST_st115_fsm_114) & (1'b1 == ap_sig_nseq_ST_st116_fsm_115)) | ((1'b0 == exitcond_reg_2038) & (1'b0 == or_cond_reg_2047) & (1'b1 == ap_sig_cseq_ST_st125_fsm_124) & (1'b1 == ap_sig_nseq_ST_st126_fsm_125)) | ((1'b0 == exitcond_reg_2038) & (1'b0 == or_cond_reg_2047) & (1'b1 == ap_sig_cseq_ST_st135_fsm_134) & (1'b1 == ap_sig_nseq_ST_st136_fsm_135)) | ((1'b0 == exitcond_reg_2038) & (1'b0 == or_cond_reg_2047) & (1'b1 == ap_sig_cseq_ST_st145_fsm_144) & (1'b1 == ap_sig_nseq_ST_st146_fsm_145)))) begin
            ap_reg_grp_dut_vm2x1_base_fu_588_ap_start <= 1'b1;
        end else if ((1'b1 == grp_dut_vm2x1_base_fu_588_ap_ready)) begin
            ap_reg_grp_dut_vm2x1_base_fu_588_ap_start <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_grp_dut_vm2x1_base_fu_596_ap_start <= 1'b0;
    end else begin
        if ((((1'b1 == ap_sig_cseq_ST_st16_fsm_15) & (1'b1 == ap_sig_nseq_ST_st17_fsm_16)) | ((1'b1 == ap_sig_cseq_ST_st26_fsm_25) & (1'b1 == ap_sig_nseq_ST_st27_fsm_26)) | ((1'b1 == ap_sig_cseq_ST_st36_fsm_35) & (1'b1 == ap_sig_nseq_ST_st37_fsm_36)) | ((1'b1 == ap_sig_nseq_ST_st53_fsm_52) & (1'b1 == ap_sig_cseq_ST_st52_fsm_51)))) begin
            ap_reg_grp_dut_vm2x1_base_fu_596_ap_start <= 1'b1;
        end else if ((1'b1 == grp_dut_vm2x1_base_fu_596_ap_ready)) begin
            ap_reg_grp_dut_vm2x1_base_fu_596_ap_start <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_grp_dut_vm2x1_base_fu_604_ap_start <= 1'b0;
    end else begin
        if ((((1'b1 == ap_sig_cseq_ST_st16_fsm_15) & (1'b1 == ap_sig_nseq_ST_st17_fsm_16)) | ((1'b1 == ap_sig_cseq_ST_st26_fsm_25) & (1'b1 == ap_sig_nseq_ST_st27_fsm_26)) | ((1'b1 == ap_sig_nseq_ST_st53_fsm_52) & (1'b1 == ap_sig_cseq_ST_st52_fsm_51)))) begin
            ap_reg_grp_dut_vm2x1_base_fu_604_ap_start <= 1'b1;
        end else if ((1'b1 == grp_dut_vm2x1_base_fu_604_ap_ready)) begin
            ap_reg_grp_dut_vm2x1_base_fu_604_ap_start <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_grp_dut_vm2x1_base_fu_612_ap_start <= 1'b0;
    end else begin
        if ((((1'b1 == ap_sig_cseq_ST_st16_fsm_15) & (1'b1 == ap_sig_nseq_ST_st17_fsm_16)) | ((1'b1 == ap_sig_cseq_ST_st26_fsm_25) & (1'b1 == ap_sig_nseq_ST_st27_fsm_26)) | ((1'b1 == ap_sig_nseq_ST_st53_fsm_52) & (1'b1 == ap_sig_cseq_ST_st52_fsm_51)))) begin
            ap_reg_grp_dut_vm2x1_base_fu_612_ap_start <= 1'b1;
        end else if ((1'b1 == grp_dut_vm2x1_base_fu_612_ap_ready)) begin
            ap_reg_grp_dut_vm2x1_base_fu_612_ap_start <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_grp_dut_vm2x1_base_fu_620_ap_start <= 1'b0;
    end else begin
        if (((1'b1 == ap_sig_cseq_ST_st53_fsm_52) & (1'b1 == ap_sig_nseq_ST_st54_fsm_53))) begin
            ap_reg_grp_dut_vm2x1_base_fu_620_ap_start <= 1'b1;
        end else if ((1'b1 == grp_dut_vm2x1_base_fu_620_ap_ready)) begin
            ap_reg_grp_dut_vm2x1_base_fu_620_ap_start <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_grp_dut_vm2x1_base_fu_628_ap_start <= 1'b0;
    end else begin
        if (((1'b1 == ap_sig_cseq_ST_st53_fsm_52) & (1'b1 == ap_sig_nseq_ST_st54_fsm_53))) begin
            ap_reg_grp_dut_vm2x1_base_fu_628_ap_start <= 1'b1;
        end else if ((1'b1 == grp_dut_vm2x1_base_fu_628_ap_ready)) begin
            ap_reg_grp_dut_vm2x1_base_fu_628_ap_start <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_grp_dut_vm2x1_base_fu_636_ap_start <= 1'b0;
    end else begin
        if (((1'b1 == ap_sig_cseq_ST_st53_fsm_52) & (1'b1 == ap_sig_nseq_ST_st54_fsm_53))) begin
            ap_reg_grp_dut_vm2x1_base_fu_636_ap_start <= 1'b1;
        end else if ((1'b1 == grp_dut_vm2x1_base_fu_636_ap_ready)) begin
            ap_reg_grp_dut_vm2x1_base_fu_636_ap_start <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_grp_dut_vm2x1_base_fu_644_ap_start <= 1'b0;
    end else begin
        if (((1'b1 == ap_sig_cseq_ST_st53_fsm_52) & (1'b1 == ap_sig_nseq_ST_st54_fsm_53))) begin
            ap_reg_grp_dut_vm2x1_base_fu_644_ap_start <= 1'b1;
        end else if ((1'b1 == grp_dut_vm2x1_base_fu_644_ap_ready)) begin
            ap_reg_grp_dut_vm2x1_base_fu_644_ap_start <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_sig_cseq_ST_st158_fsm_157)) begin
        bottom_right_0_in_reg_533 <= bottom_right_reg_1558;
    end else if ((1'b1 == ap_sig_cseq_ST_st3_fsm_2)) begin
        bottom_right_0_in_reg_533 <= top_left_cast_fu_819_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st4_fsm_3) & ~(1'b0 == exitcond2_fu_867_p2))) begin
        indvar_flatten_reg_500 <= indvar_flatten_next_reg_1444;
    end else if (((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == 1'b0))) begin
        indvar_flatten_reg_500 <= ap_const_lv13_0;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_1985 == 1'b0) & (1'b1 == ap_sig_cseq_ST_st92_fsm_91))) begin
        off_col_reg_543 <= off_col_1_reg_1989;
    end else if ((1'b1 == ap_sig_cseq_ST_st67_fsm_66)) begin
        off_col_reg_543 <= ap_const_lv10_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st68_fsm_67) & ~(1'b0 == exitcond1_fu_1234_p2))) begin
        off_row_reg_554 <= ap_const_lv10_0;
    end else if (((1'b0 == exitcond_reg_2038) & (1'b1 == ap_sig_cseq_ST_st157_fsm_156))) begin
        off_row_reg_554 <= off_row_1_reg_2042;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st68_fsm_67) & ~(1'b0 == exitcond1_fu_1234_p2))) begin
        phi_mul_reg_565 <= ap_const_lv20_0;
    end else if (((1'b0 == exitcond_reg_2038) & (1'b1 == ap_sig_cseq_ST_st157_fsm_156))) begin
        phi_mul_reg_565 <= next_mul_reg_2051;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st4_fsm_3) & ~(1'b0 == exitcond2_fu_867_p2))) begin
        sweepnum_reg_511 <= sweepnum_mid2_reg_1463;
    end else if (((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == 1'b0))) begin
        sweepnum_reg_511 <= ap_const_lv3_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st4_fsm_3) & ~(1'b0 == exitcond2_fu_867_p2))) begin
        top_left_reg_522 <= top_left_1_fu_883_p2;
    end else if (((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == 1'b0))) begin
        top_left_reg_522 <= ap_const_lv10_0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_sig_cseq_ST_st3_fsm_2)) begin
        A_addr_reg_1520 <= tmp_24_cast_fu_856_p1;
        S_addr_reg_1525 <= tmp_24_cast_fu_856_p1;
        U_addr_reg_1530 <= tmp_24_cast_fu_856_p1;
        V_addr_reg_1535 <= tmp_24_cast_fu_856_p1;
        s_in_addr_reg_1550 <= tmp_24_cast_fu_856_p1;
        tmp_2_reg_1515 <= tmp_2_fu_846_p1;
        tmp_8_reg_1483 <= tmp_8_fu_822_p3;
        tmp_9_reg_1488 <= tmp_9_fu_828_p2;
        tmp_cast5_reg_1500[9 : 0] <= tmp_cast5_fu_834_p1[9 : 0];
        tmp_cast_reg_1505[9 : 0] <= tmp_cast_fu_837_p1[9 : 0];
        tmp_s_reg_1510 <= tmp_s_fu_840_p2;
        u_in_addr_reg_1545 <= tmp_24_cast_fu_856_p1;
        v_in_addr_reg_1540 <= tmp_24_cast_fu_856_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_sig_cseq_ST_st48_fsm_47)) begin
        S_addr_2_reg_1821 <= tmp_32_cast_reg_1621;
        S_addr_3_reg_1826 <= tmp_28_cast_reg_1607;
        U_addr_1_reg_1831 <= tmp_29_cast_reg_1587;
        U_addr_2_reg_1836 <= tmp_32_cast_reg_1621;
        U_addr_3_reg_1841 <= tmp_28_cast_reg_1607;
        V_addr_1_reg_1846 <= tmp_29_cast_reg_1587;
        V_addr_2_reg_1851 <= tmp_32_cast_reg_1621;
        V_addr_3_reg_1856 <= tmp_28_cast_reg_1607;
        u_in_addr_1_reg_1876 <= tmp_29_cast_reg_1587;
        u_in_addr_2_reg_1881 <= tmp_32_cast_reg_1621;
        u_in_addr_3_reg_1886 <= tmp_28_cast_reg_1607;
        v_in_addr_1_reg_1861 <= tmp_29_cast_reg_1587;
        v_in_addr_2_reg_1866 <= tmp_32_cast_reg_1621;
        v_in_addr_3_reg_1871 <= tmp_28_cast_reg_1607;
        vw_int_3_reg_1891 <= vw_int_3_fu_1097_p3;
        vx_int_reg_1898 <= vx_int_fu_1104_p3;
        vy_int_2_reg_1905 <= vy_int_2_fu_1110_p3;
        vz_int_reg_1912 <= vz_int_fu_1116_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st68_fsm_67) & (1'b0 == exitcond1_fu_1234_p2) & (1'b0 == or_cond6_fu_1260_p2))) begin
        S_addr_4_reg_2008 <= tmp_36_cast_fu_1279_p1;
        S_addr_5_reg_2013 <= tmp_37_cast_fu_1291_p1;
        s_in_addr_4_reg_2018 <= tmp_36_cast_fu_1279_p1;
        s_in_addr_5_reg_2023 <= tmp_37_cast_fu_1291_p1;
        tmp_25_reg_2028 <= tmp_25_fu_1298_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st93_fsm_92) & (1'b0 == exitcond_fu_1320_p2) & (1'b0 == or_cond_fu_1346_p2))) begin
        S_addr_6_reg_2066 <= tmp_39_cast_fu_1363_p1;
        S_addr_7_reg_2071 <= tmp_40_cast_fu_1379_p1;
        U_addr_4_reg_2076 <= tmp_39_cast_fu_1363_p1;
        U_addr_5_reg_2081 <= tmp_40_cast_fu_1379_p1;
        V_addr_4_reg_2086 <= tmp_39_cast_fu_1363_p1;
        V_addr_5_reg_2091 <= tmp_40_cast_fu_1379_p1;
        s_in_addr_6_reg_2116 <= tmp_39_cast_fu_1363_p1;
        s_in_addr_7_reg_2121 <= tmp_40_cast_fu_1379_p1;
        tmp_30_reg_2126 <= tmp_30_fu_1390_p2;
        u_in_addr_4_reg_2106 <= tmp_39_cast_fu_1363_p1;
        u_in_addr_5_reg_2111 <= tmp_40_cast_fu_1379_p1;
        v_in_addr_4_reg_2096 <= tmp_39_cast_fu_1363_p1;
        v_in_addr_5_reg_2101 <= tmp_40_cast_fu_1379_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == exitcond_reg_2038) & (1'b0 == or_cond_reg_2047) & (1'b1 == ap_sig_cseq_ST_st96_fsm_95))) begin
        a1_assign_3_reg_2136 <= a1_assign_3_fu_1402_p3;
        a1_assign_s_reg_2131 <= a1_assign_s_fu_1395_p3;
        a2_assign_2_reg_2151 <= a2_assign_2_fu_1429_p3;
        a2_assign_s_reg_2146 <= a2_assign_s_fu_1422_p3;
        x_in_6_reg_2141 <= x_in_6_fu_1413_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st4_fsm_3) & (1'b0 == exitcond2_fu_867_p2))) begin
        bottom_right_reg_1558 <= bottom_right_fu_873_p2;
        tmp_10_reg_1567 <= tmp_10_fu_879_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st16_fsm_15) & ~((1'b0 == grp_dut_calc_angle_float_float_s_fu_576_ap_done) | (1'b0 == grp_dut_calc_angle_float_float_s_fu_582_ap_done)))) begin
        cosA_half_reg_1703 <= grp_dut_calc_angle_float_float_s_fu_576_ap_return_0;
        cosB_half_reg_1719 <= grp_dut_calc_angle_float_float_s_fu_582_ap_return_0;
        sinA_half_reg_1711 <= grp_dut_calc_angle_float_float_s_fu_576_ap_return_1;
        sinB_half_reg_1727 <= grp_dut_calc_angle_float_float_s_fu_582_ap_return_1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_sig_cseq_ST_st68_fsm_67)) begin
        exitcond1_reg_1985 <= exitcond1_fu_1234_p2;
        off_col_1_reg_1989 <= off_col_1_fu_1240_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_sig_cseq_ST_st93_fsm_92)) begin
        exitcond_reg_2038 <= exitcond_fu_1320_p2;
        off_row_1_reg_2042 <= off_row_1_fu_1326_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_sig_cseq_ST_st2_fsm_1)) begin
        indvar_flatten_next_reg_1444 <= indvar_flatten_next_fu_745_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st93_fsm_92) & (1'b0 == exitcond_fu_1320_p2))) begin
        next_mul_reg_2051 <= next_mul_fu_1352_p2;
        or_cond_reg_2047 <= or_cond_fu_1346_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st68_fsm_67) & (1'b0 == exitcond1_fu_1234_p2))) begin
        or_cond6_reg_1994 <= or_cond6_fu_1260_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_sig_cseq_ST_st47_fsm_46)) begin
        p_Result_1_reg_1804 <= p_Val2_1_fu_1052_p1[ap_const_lv32_1F];
        p_Result_s_reg_1792 <= p_Val2_s_fu_1021_p1[ap_const_lv32_1F];
        w_out_2_reg_1798 <= w_out_2_fu_1043_p3;
        z_out_2_reg_1810 <= z_out_2_fu_1074_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st26_fsm_25) | (1'b1 == ap_sig_cseq_ST_st62_fsm_61))) begin
        reg_691 <= grp_dut_vm2x1_base_fu_604_ap_return;
        reg_701 <= grp_dut_vm2x1_base_fu_612_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st62_fsm_61) | (1'b1 == ap_sig_cseq_ST_st36_fsm_35) | (1'b1 == ap_sig_cseq_ST_st46_fsm_45) | ((1'b1 == ap_sig_cseq_ST_st80_fsm_79) & (exitcond1_reg_1985 == 1'b0) & (1'b0 == or_cond6_reg_1994)) | ((exitcond1_reg_1985 == 1'b0) & (1'b0 == or_cond6_reg_1994) & (1'b1 == ap_sig_cseq_ST_st90_fsm_89)) | ((1'b1 == ap_sig_cseq_ST_st105_fsm_104) & (1'b0 == exitcond_reg_2038) & (1'b0 == or_cond_reg_2047)) | ((1'b0 == exitcond_reg_2038) & (1'b0 == or_cond_reg_2047) & (1'b1 == ap_sig_cseq_ST_st115_fsm_114)) | ((1'b0 == exitcond_reg_2038) & (1'b0 == or_cond_reg_2047) & (1'b1 == ap_sig_cseq_ST_st125_fsm_124)) | ((1'b0 == exitcond_reg_2038) & (1'b0 == or_cond_reg_2047) & (1'b1 == ap_sig_cseq_ST_st135_fsm_134)) | ((1'b0 == exitcond_reg_2038) & (1'b0 == or_cond_reg_2047) & (1'b1 == ap_sig_cseq_ST_st145_fsm_144)) | ((1'b0 == exitcond_reg_2038) & (1'b0 == or_cond_reg_2047) & (1'b1 == ap_sig_cseq_ST_st155_fsm_154)))) begin
        reg_709 <= grp_dut_vm2x1_base_fu_588_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st62_fsm_61) | (1'b1 == ap_sig_cseq_ST_st36_fsm_35) | (1'b1 == ap_sig_cseq_ST_st46_fsm_45))) begin
        reg_726 <= grp_dut_vm2x1_base_fu_596_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if ((((exitcond1_reg_1985 == 1'b0) & (1'b0 == or_cond6_reg_1994) & (1'b1 == ap_sig_cseq_ST_st71_fsm_70)) | ((1'b0 == exitcond_reg_2038) & (1'b0 == or_cond_reg_2047) & (1'b1 == ap_sig_cseq_ST_st96_fsm_95)))) begin
        reg_733 <= grp_fu_682_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_sig_cseq_ST_st5_fsm_4)) begin
        s_in_addr_1_reg_1596 <= tmp_29_cast_fu_892_p1;
        tmp_11_reg_1580 <= tmp_11_fu_1436_p2;
        tmp_29_cast_reg_1587 <= tmp_29_cast_fu_892_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_sig_cseq_ST_st6_fsm_5)) begin
        s_in_addr_2_reg_1630 <= tmp_32_cast_fu_912_p1;
        s_in_addr_3_reg_1636 <= tmp_28_cast_fu_902_p1;
        tmp_28_cast_reg_1607 <= tmp_28_cast_fu_902_p1;
        tmp_32_cast_reg_1621 <= tmp_32_cast_fu_912_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (1'b0 == exitcond_flatten_fu_739_p2))) begin
        sweepnum_mid2_reg_1463 <= sweepnum_mid2_fu_791_p3;
        tmp_4_reg_1473 <= {{top_left_mid2_fu_763_p3[ap_const_lv32_9 : ap_const_lv32_3]}};
        tmp_7_reg_1468 <= tmp_7_fu_803_p2;
        tmp_mid2_reg_1459 <= tmp_mid2_fu_783_p3;
        top_left_mid2_reg_1449 <= top_left_mid2_fu_763_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_sig_cseq_ST_st50_fsm_49)) begin
        tmp_16_reg_1919 <= tmp_16_fu_1150_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_sig_cseq_ST_st53_fsm_52)) begin
        tmp_17_reg_1929 <= tmp_17_fu_1156_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_sig_cseq_ST_st8_fsm_7)) begin
        tmp_1_reg_1646 <= tmp_1_fu_918_p2;
        w_in_3_reg_1659 <= grp_fu_675_p3;
        x_in_3_reg_1651 <= x_in_3_fu_933_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_sig_cseq_ST_st14_fsm_13)) begin
        u1_1_reg_1693 <= grp_fu_660_p2;
        u1_reg_1683 <= grp_fu_652_p2;
        u2_1_reg_1698 <= grp_fu_664_p2;
        u2_reg_1688 <= grp_fu_656_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_sig_cseq_ST_st26_fsm_25)) begin
        ux_new_reg_1757 <= grp_dut_vm2x1_base_fu_596_ap_return;
        uz_new_reg_1745 <= grp_dut_vm2x1_base_fu_588_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_sig_cseq_ST_st37_fsm_36)) begin
        uy_int_reg_1785 <= uy_int_fu_1016_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_sig_cseq_ST_st63_fsm_62)) begin
        uy_out_reg_1961 <= grp_dut_vm2x1_base_fu_620_ap_return;
        uz_out_reg_1967 <= grp_dut_vm2x1_base_fu_628_ap_return;
        vy_out_reg_1973 <= grp_dut_vm2x1_base_fu_636_ap_return;
        vz_out_reg_1979 <= grp_dut_vm2x1_base_fu_644_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_sig_cseq_ST_st27_fsm_26)) begin
        vy_int_reg_1767 <= vy_int_fu_1001_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_sig_cseq_ST_st9_fsm_8)) begin
        y_in_3_reg_1675 <= grp_fu_675_p3;
        z_in_2_reg_1667 <= z_in_2_fu_940_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_1985 == 1'b0) & (1'b0 == or_cond6_reg_1994) & (1'b1 == ap_sig_cseq_ST_st71_fsm_70))) begin
        y_in_6_reg_2033 <= y_in_6_fu_1307_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_sig_cseq_ST_st36_fsm_35)) begin
        z_out1_reg_1775 <= grp_dut_vm2x1_base_fu_604_ap_return;
        z_out2_reg_1780 <= grp_dut_vm2x1_base_fu_612_ap_return;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st93_fsm_92)) begin
        A_address0 = tmp_39_cast_fu_1363_p1;
    end else if ((1'b1 == ap_sig_cseq_ST_st68_fsm_67)) begin
        A_address0 = tmp_36_cast_fu_1279_p1;
    end else if ((1'b1 == ap_sig_cseq_ST_st6_fsm_5)) begin
        A_address0 = tmp_32_cast_fu_912_p1;
    end else if ((1'b1 == ap_sig_cseq_ST_st5_fsm_4)) begin
        A_address0 = A_addr_reg_1520;
    end else begin
        A_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st93_fsm_92)) begin
        A_address1 = tmp_40_cast_fu_1379_p1;
    end else if ((1'b1 == ap_sig_cseq_ST_st68_fsm_67)) begin
        A_address1 = tmp_37_cast_fu_1291_p1;
    end else if ((1'b1 == ap_sig_cseq_ST_st6_fsm_5)) begin
        A_address1 = tmp_28_cast_fu_902_p1;
    end else if ((1'b1 == ap_sig_cseq_ST_st5_fsm_4)) begin
        A_address1 = tmp_29_cast_fu_892_p1;
    end else begin
        A_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st71_fsm_70) | (1'b1 == ap_sig_cseq_ST_st96_fsm_95) | (1'b1 == ap_sig_cseq_ST_st5_fsm_4) | (1'b1 == ap_sig_cseq_ST_st6_fsm_5) | (1'b1 == ap_sig_cseq_ST_st8_fsm_7) | (1'b1 == ap_sig_cseq_ST_st9_fsm_8) | (1'b1 == ap_sig_cseq_ST_st68_fsm_67) | (1'b1 == ap_sig_cseq_ST_st93_fsm_92) | (1'b1 == ap_sig_cseq_ST_st70_fsm_69) | (1'b1 == ap_sig_cseq_ST_st95_fsm_94) | (1'b1 == ap_sig_cseq_ST_st7_fsm_6) | (1'b1 == ap_sig_cseq_ST_st69_fsm_68) | (1'b1 == ap_sig_cseq_ST_st94_fsm_93))) begin
        A_ce0 = 1'b1;
    end else begin
        A_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st71_fsm_70) | (1'b1 == ap_sig_cseq_ST_st96_fsm_95) | (1'b1 == ap_sig_cseq_ST_st5_fsm_4) | (1'b1 == ap_sig_cseq_ST_st6_fsm_5) | (1'b1 == ap_sig_cseq_ST_st8_fsm_7) | (1'b1 == ap_sig_cseq_ST_st9_fsm_8) | (1'b1 == ap_sig_cseq_ST_st68_fsm_67) | (1'b1 == ap_sig_cseq_ST_st93_fsm_92) | (1'b1 == ap_sig_cseq_ST_st70_fsm_69) | (1'b1 == ap_sig_cseq_ST_st95_fsm_94) | (1'b1 == ap_sig_cseq_ST_st7_fsm_6) | (1'b1 == ap_sig_cseq_ST_st69_fsm_68) | (1'b1 == ap_sig_cseq_ST_st94_fsm_93))) begin
        A_ce1 = 1'b1;
    end else begin
        A_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st106_fsm_105)) begin
        S_address0 = S_addr_6_reg_2066;
    end else if ((1'b1 == ap_sig_cseq_ST_st81_fsm_80)) begin
        S_address0 = S_addr_4_reg_2008;
    end else if ((1'b1 == ap_sig_cseq_ST_st49_fsm_48)) begin
        S_address0 = S_addr_2_reg_1821;
    end else if ((1'b1 == ap_sig_cseq_ST_st48_fsm_47)) begin
        S_address0 = S_addr_reg_1525;
    end else begin
        S_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st116_fsm_115)) begin
        S_address1 = S_addr_7_reg_2071;
    end else if ((1'b1 == ap_sig_cseq_ST_st91_fsm_90)) begin
        S_address1 = S_addr_5_reg_2013;
    end else if ((1'b1 == ap_sig_cseq_ST_st49_fsm_48)) begin
        S_address1 = S_addr_3_reg_1826;
    end else if ((1'b1 == ap_sig_cseq_ST_st48_fsm_47)) begin
        S_address1 = tmp_29_cast_reg_1587;
    end else begin
        S_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st48_fsm_47) | (1'b1 == ap_sig_cseq_ST_st50_fsm_49) | (1'b1 == ap_sig_cseq_ST_st81_fsm_80) | (1'b1 == ap_sig_cseq_ST_st106_fsm_105) | (1'b1 == ap_sig_cseq_ST_st82_fsm_81) | (1'b1 == ap_sig_cseq_ST_st107_fsm_106) | (1'b1 == ap_sig_cseq_ST_st49_fsm_48))) begin
        S_ce0 = 1'b1;
    end else begin
        S_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st48_fsm_47) | (1'b1 == ap_sig_cseq_ST_st50_fsm_49) | (1'b1 == ap_sig_cseq_ST_st92_fsm_91) | (1'b1 == ap_sig_cseq_ST_st116_fsm_115) | (1'b1 == ap_sig_cseq_ST_st91_fsm_90) | (1'b1 == ap_sig_cseq_ST_st117_fsm_116) | (1'b1 == ap_sig_cseq_ST_st49_fsm_48))) begin
        S_ce1 = 1'b1;
    end else begin
        S_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st81_fsm_80) | (1'b1 == ap_sig_cseq_ST_st106_fsm_105))) begin
        S_d0 = reg_709;
    end else if ((1'b1 == ap_sig_cseq_ST_st49_fsm_48)) begin
        S_d0 = ap_const_lv32_0;
    end else if ((1'b1 == ap_sig_cseq_ST_st48_fsm_47)) begin
        S_d0 = w_out_2_reg_1798;
    end else begin
        S_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st116_fsm_115) | (1'b1 == ap_sig_cseq_ST_st91_fsm_90))) begin
        S_d1 = reg_709;
    end else if ((1'b1 == ap_sig_cseq_ST_st49_fsm_48)) begin
        S_d1 = z_out_2_reg_1810;
    end else if ((1'b1 == ap_sig_cseq_ST_st48_fsm_47)) begin
        S_d1 = ap_const_lv32_0;
    end else begin
        S_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_sig_cseq_ST_st48_fsm_47) & ~(1'b0 == tmp_mid2_reg_1459)) | (1'b1 == ap_sig_cseq_ST_st49_fsm_48) | ((exitcond1_reg_1985 == 1'b0) & (1'b0 == or_cond6_reg_1994) & (1'b1 == ap_sig_cseq_ST_st81_fsm_80) & ~(1'b0 == tmp_mid2_reg_1459)) | ((1'b0 == exitcond_reg_2038) & (1'b0 == or_cond_reg_2047) & (1'b1 == ap_sig_cseq_ST_st106_fsm_105) & ~(1'b0 == tmp_mid2_reg_1459)))) begin
        S_we0 = 1'b1;
    end else begin
        S_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_sig_cseq_ST_st48_fsm_47) & ~(1'b0 == tmp_mid2_reg_1459)) | (1'b1 == ap_sig_cseq_ST_st49_fsm_48) | ((exitcond1_reg_1985 == 1'b0) & (1'b0 == or_cond6_reg_1994) & (1'b1 == ap_sig_cseq_ST_st91_fsm_90) & ~(1'b0 == tmp_mid2_reg_1459)) | ((1'b0 == exitcond_reg_2038) & (1'b0 == or_cond_reg_2047) & (1'b1 == ap_sig_cseq_ST_st116_fsm_115) & ~(1'b0 == tmp_mid2_reg_1459)))) begin
        S_we1 = 1'b1;
    end else begin
        S_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st146_fsm_145)) begin
        U_address0 = U_addr_4_reg_2076;
    end else if ((1'b1 == ap_sig_cseq_ST_st66_fsm_65)) begin
        U_address0 = U_addr_2_reg_1836;
    end else if ((1'b1 == ap_sig_cseq_ST_st65_fsm_64)) begin
        U_address0 = U_addr_reg_1530;
    end else begin
        U_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st156_fsm_155)) begin
        U_address1 = U_addr_5_reg_2081;
    end else if ((1'b1 == ap_sig_cseq_ST_st66_fsm_65)) begin
        U_address1 = U_addr_3_reg_1841;
    end else if ((1'b1 == ap_sig_cseq_ST_st65_fsm_64)) begin
        U_address1 = U_addr_1_reg_1831;
    end else begin
        U_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st67_fsm_66) | (1'b1 == ap_sig_cseq_ST_st146_fsm_145) | (1'b1 == ap_sig_cseq_ST_st65_fsm_64) | (1'b1 == ap_sig_cseq_ST_st147_fsm_146) | (1'b1 == ap_sig_cseq_ST_st66_fsm_65))) begin
        U_ce0 = 1'b1;
    end else begin
        U_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st67_fsm_66) | (1'b1 == ap_sig_cseq_ST_st157_fsm_156) | (1'b1 == ap_sig_cseq_ST_st65_fsm_64) | (1'b1 == ap_sig_cseq_ST_st156_fsm_155) | (1'b1 == ap_sig_cseq_ST_st66_fsm_65))) begin
        U_ce1 = 1'b1;
    end else begin
        U_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st66_fsm_65)) begin
        U_d0 = uy_out_reg_1961;
    end else if (((1'b1 == ap_sig_cseq_ST_st146_fsm_145) | (1'b1 == ap_sig_cseq_ST_st65_fsm_64))) begin
        U_d0 = reg_709;
    end else begin
        U_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st156_fsm_155)) begin
        U_d1 = reg_709;
    end else if ((1'b1 == ap_sig_cseq_ST_st66_fsm_65)) begin
        U_d1 = uz_out_reg_1967;
    end else if ((1'b1 == ap_sig_cseq_ST_st65_fsm_64)) begin
        U_d1 = reg_726;
    end else begin
        U_d1 = 'bx;
    end
end

always @ (*) begin
    if (((~(1'b0 == tmp_mid2_reg_1459) & (1'b1 == ap_sig_cseq_ST_st65_fsm_64)) | (1'b1 == ap_sig_cseq_ST_st66_fsm_65) | ((1'b0 == exitcond_reg_2038) & (1'b0 == or_cond_reg_2047) & (1'b1 == ap_sig_cseq_ST_st146_fsm_145) & ~(1'b0 == tmp_mid2_reg_1459)))) begin
        U_we0 = 1'b1;
    end else begin
        U_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((~(1'b0 == tmp_mid2_reg_1459) & (1'b1 == ap_sig_cseq_ST_st65_fsm_64)) | (1'b1 == ap_sig_cseq_ST_st66_fsm_65) | ((1'b0 == exitcond_reg_2038) & (1'b0 == or_cond_reg_2047) & ~(1'b0 == tmp_mid2_reg_1459) & (1'b1 == ap_sig_cseq_ST_st156_fsm_155)))) begin
        U_we1 = 1'b1;
    end else begin
        U_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st126_fsm_125)) begin
        V_address0 = V_addr_4_reg_2086;
    end else if ((1'b1 == ap_sig_cseq_ST_st66_fsm_65)) begin
        V_address0 = V_addr_2_reg_1851;
    end else if ((1'b1 == ap_sig_cseq_ST_st65_fsm_64)) begin
        V_address0 = V_addr_reg_1535;
    end else begin
        V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st136_fsm_135)) begin
        V_address1 = V_addr_5_reg_2091;
    end else if ((1'b1 == ap_sig_cseq_ST_st66_fsm_65)) begin
        V_address1 = V_addr_3_reg_1856;
    end else if ((1'b1 == ap_sig_cseq_ST_st65_fsm_64)) begin
        V_address1 = V_addr_1_reg_1846;
    end else begin
        V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st67_fsm_66) | (1'b1 == ap_sig_cseq_ST_st126_fsm_125) | (1'b1 == ap_sig_cseq_ST_st65_fsm_64) | (1'b1 == ap_sig_cseq_ST_st127_fsm_126) | (1'b1 == ap_sig_cseq_ST_st66_fsm_65))) begin
        V_ce0 = 1'b1;
    end else begin
        V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st67_fsm_66) | (1'b1 == ap_sig_cseq_ST_st136_fsm_135) | (1'b1 == ap_sig_cseq_ST_st65_fsm_64) | (1'b1 == ap_sig_cseq_ST_st137_fsm_136) | (1'b1 == ap_sig_cseq_ST_st66_fsm_65))) begin
        V_ce1 = 1'b1;
    end else begin
        V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st126_fsm_125)) begin
        V_d0 = reg_709;
    end else if ((1'b1 == ap_sig_cseq_ST_st66_fsm_65)) begin
        V_d0 = vy_out_reg_1973;
    end else if ((1'b1 == ap_sig_cseq_ST_st65_fsm_64)) begin
        V_d0 = reg_691;
    end else begin
        V_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st136_fsm_135)) begin
        V_d1 = reg_709;
    end else if ((1'b1 == ap_sig_cseq_ST_st66_fsm_65)) begin
        V_d1 = vz_out_reg_1979;
    end else if ((1'b1 == ap_sig_cseq_ST_st65_fsm_64)) begin
        V_d1 = reg_701;
    end else begin
        V_d1 = 'bx;
    end
end

always @ (*) begin
    if (((~(1'b0 == tmp_mid2_reg_1459) & (1'b1 == ap_sig_cseq_ST_st65_fsm_64)) | (1'b1 == ap_sig_cseq_ST_st66_fsm_65) | ((1'b0 == exitcond_reg_2038) & (1'b0 == or_cond_reg_2047) & (1'b1 == ap_sig_cseq_ST_st126_fsm_125) & ~(1'b0 == tmp_mid2_reg_1459)))) begin
        V_we0 = 1'b1;
    end else begin
        V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((~(1'b0 == tmp_mid2_reg_1459) & (1'b1 == ap_sig_cseq_ST_st65_fsm_64)) | (1'b1 == ap_sig_cseq_ST_st66_fsm_65) | ((1'b0 == exitcond_reg_2038) & (1'b0 == or_cond_reg_2047) & (1'b1 == ap_sig_cseq_ST_st136_fsm_135) & ~(1'b0 == tmp_mid2_reg_1459)))) begin
        V_we1 = 1'b1;
    end else begin
        V_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_start) & (1'b1 == ap_sig_cseq_ST_st1_fsm_0)) | ((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & ~(1'b0 == exitcond_flatten_fu_739_p2)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_start) & (1'b1 == ap_sig_cseq_ST_st1_fsm_0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & ~(1'b0 == exitcond_flatten_fu_739_p2))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_288) begin
        ap_sig_cseq_ST_st105_fsm_104 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st105_fsm_104 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_1118) begin
        ap_sig_cseq_ST_st106_fsm_105 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st106_fsm_105 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_1239) begin
        ap_sig_cseq_ST_st107_fsm_106 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st107_fsm_106 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_1409) begin
        ap_sig_cseq_ST_st10_fsm_9 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st10_fsm_9 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_302) begin
        ap_sig_cseq_ST_st115_fsm_114 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st115_fsm_114 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_1125) begin
        ap_sig_cseq_ST_st116_fsm_115 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st116_fsm_115 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_1261) begin
        ap_sig_cseq_ST_st117_fsm_116 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st117_fsm_116 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_311) begin
        ap_sig_cseq_ST_st125_fsm_124 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st125_fsm_124 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_1132) begin
        ap_sig_cseq_ST_st126_fsm_125 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st126_fsm_125 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_1361) begin
        ap_sig_cseq_ST_st127_fsm_126 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st127_fsm_126 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_320) begin
        ap_sig_cseq_ST_st135_fsm_134 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st135_fsm_134 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_1140) begin
        ap_sig_cseq_ST_st136_fsm_135 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st136_fsm_135 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_1371) begin
        ap_sig_cseq_ST_st137_fsm_136 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st137_fsm_136 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_329) begin
        ap_sig_cseq_ST_st145_fsm_144 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st145_fsm_144 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_1147) begin
        ap_sig_cseq_ST_st146_fsm_145 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st146_fsm_145 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_1340) begin
        ap_sig_cseq_ST_st147_fsm_146 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st147_fsm_146 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_506) begin
        ap_sig_cseq_ST_st14_fsm_13 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st14_fsm_13 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_338) begin
        ap_sig_cseq_ST_st155_fsm_154 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st155_fsm_154 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_1348) begin
        ap_sig_cseq_ST_st156_fsm_155 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st156_fsm_155 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_959) begin
        ap_sig_cseq_ST_st157_fsm_156 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st157_fsm_156 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_933) begin
        ap_sig_cseq_ST_st158_fsm_157 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st158_fsm_157 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_974) begin
        ap_sig_cseq_ST_st15_fsm_14 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st15_fsm_14 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_521) begin
        ap_sig_cseq_ST_st16_fsm_15 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st16_fsm_15 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_543) begin
        ap_sig_cseq_ST_st17_fsm_16 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st17_fsm_16 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_175) begin
        ap_sig_cseq_ST_st1_fsm_0 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st1_fsm_0 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_229) begin
        ap_sig_cseq_ST_st26_fsm_25 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st26_fsm_25 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_556) begin
        ap_sig_cseq_ST_st27_fsm_26 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st27_fsm_26 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_370) begin
        ap_sig_cseq_ST_st2_fsm_1 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st2_fsm_1 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_248) begin
        ap_sig_cseq_ST_st36_fsm_35 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st36_fsm_35 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_567) begin
        ap_sig_cseq_ST_st37_fsm_36 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st37_fsm_36 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_392) begin
        ap_sig_cseq_ST_st3_fsm_2 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st3_fsm_2 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_255) begin
        ap_sig_cseq_ST_st46_fsm_45 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st46_fsm_45 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_576) begin
        ap_sig_cseq_ST_st47_fsm_46 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st47_fsm_46 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_591) begin
        ap_sig_cseq_ST_st48_fsm_47 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st48_fsm_47 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_1272) begin
        ap_sig_cseq_ST_st49_fsm_48 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st49_fsm_48 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_427) begin
        ap_sig_cseq_ST_st4_fsm_3 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st4_fsm_3 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_636) begin
        ap_sig_cseq_ST_st50_fsm_49 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st50_fsm_49 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_1302) begin
        ap_sig_cseq_ST_st51_fsm_50 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st51_fsm_50 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_1015) begin
        ap_sig_cseq_ST_st52_fsm_51 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st52_fsm_51 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_645) begin
        ap_sig_cseq_ST_st53_fsm_52 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st53_fsm_52 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_658) begin
        ap_sig_cseq_ST_st54_fsm_53 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st54_fsm_53 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_445) begin
        ap_sig_cseq_ST_st5_fsm_4 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st5_fsm_4 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_236) begin
        ap_sig_cseq_ST_st62_fsm_61 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st62_fsm_61 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_669) begin
        ap_sig_cseq_ST_st63_fsm_62 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st63_fsm_62 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_1313) begin
        ap_sig_cseq_ST_st64_fsm_63 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st64_fsm_63 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_1331) begin
        ap_sig_cseq_ST_st65_fsm_64 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st65_fsm_64 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_1380) begin
        ap_sig_cseq_ST_st66_fsm_65 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st66_fsm_65 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_942) begin
        ap_sig_cseq_ST_st67_fsm_66 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st67_fsm_66 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_683) begin
        ap_sig_cseq_ST_st68_fsm_67 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st68_fsm_67 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_1202) begin
        ap_sig_cseq_ST_st69_fsm_68 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st69_fsm_68 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_463) begin
        ap_sig_cseq_ST_st6_fsm_5 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st6_fsm_5 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_1030) begin
        ap_sig_cseq_ST_st70_fsm_69 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st70_fsm_69 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_351) begin
        ap_sig_cseq_ST_st71_fsm_70 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st71_fsm_70 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_1190) begin
        ap_sig_cseq_ST_st7_fsm_6 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st7_fsm_6 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_264) begin
        ap_sig_cseq_ST_st80_fsm_79 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st80_fsm_79 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_1111) begin
        ap_sig_cseq_ST_st81_fsm_80 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st81_fsm_80 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_1230) begin
        ap_sig_cseq_ST_st82_fsm_81 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st82_fsm_81 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_483) begin
        ap_sig_cseq_ST_st8_fsm_7 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st8_fsm_7 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_279) begin
        ap_sig_cseq_ST_st90_fsm_89 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st90_fsm_89 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_1247) begin
        ap_sig_cseq_ST_st91_fsm_90 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st91_fsm_90 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_949) begin
        ap_sig_cseq_ST_st92_fsm_91 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st92_fsm_91 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_719) begin
        ap_sig_cseq_ST_st93_fsm_92 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st93_fsm_92 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_1214) begin
        ap_sig_cseq_ST_st94_fsm_93 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st94_fsm_93 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_1055) begin
        ap_sig_cseq_ST_st95_fsm_94 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st95_fsm_94 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_359) begin
        ap_sig_cseq_ST_st96_fsm_95 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st96_fsm_95 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_496) begin
        ap_sig_cseq_ST_st9_fsm_8 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st9_fsm_8 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_1065) begin
        ap_sig_nseq_ST_st106_fsm_105 = 1'b1;
    end else begin
        ap_sig_nseq_ST_st106_fsm_105 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_1074) begin
        ap_sig_nseq_ST_st116_fsm_115 = 1'b1;
    end else begin
        ap_sig_nseq_ST_st116_fsm_115 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_1083) begin
        ap_sig_nseq_ST_st126_fsm_125 = 1'b1;
    end else begin
        ap_sig_nseq_ST_st126_fsm_125 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_1092) begin
        ap_sig_nseq_ST_st136_fsm_135 = 1'b1;
    end else begin
        ap_sig_nseq_ST_st136_fsm_135 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_1101) begin
        ap_sig_nseq_ST_st146_fsm_145 = 1'b1;
    end else begin
        ap_sig_nseq_ST_st146_fsm_145 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_985) begin
        ap_sig_nseq_ST_st17_fsm_16 = 1'b1;
    end else begin
        ap_sig_nseq_ST_st17_fsm_16 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_992) begin
        ap_sig_nseq_ST_st27_fsm_26 = 1'b1;
    end else begin
        ap_sig_nseq_ST_st27_fsm_26 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_1000) begin
        ap_sig_nseq_ST_st37_fsm_36 = 1'b1;
    end else begin
        ap_sig_nseq_ST_st37_fsm_36 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_1008) begin
        ap_sig_nseq_ST_st53_fsm_52 = 1'b1;
    end else begin
        ap_sig_nseq_ST_st53_fsm_52 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_1168) begin
        ap_sig_nseq_ST_st54_fsm_53 = 1'b1;
    end else begin
        ap_sig_nseq_ST_st54_fsm_53 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_1023) begin
        ap_sig_nseq_ST_st71_fsm_70 = 1'b1;
    end else begin
        ap_sig_nseq_ST_st71_fsm_70 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_1040) begin
        ap_sig_nseq_ST_st81_fsm_80 = 1'b1;
    end else begin
        ap_sig_nseq_ST_st81_fsm_80 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_1048) begin
        ap_sig_nseq_ST_st96_fsm_95 = 1'b1;
    end else begin
        ap_sig_nseq_ST_st96_fsm_95 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == exitcond_reg_2038) & (1'b0 == or_cond_reg_2047) & (1'b1 == ap_sig_cseq_ST_st136_fsm_135)) | ((1'b0 == exitcond_reg_2038) & (1'b0 == or_cond_reg_2047) & (1'b1 == ap_sig_cseq_ST_st146_fsm_145)))) begin
        grp_dut_vm2x1_base_fu_588_a1 = a1_assign_3_reg_2136;
    end else if ((((1'b0 == exitcond_reg_2038) & (1'b0 == or_cond_reg_2047) & (1'b1 == ap_sig_cseq_ST_st116_fsm_115)) | ((1'b0 == exitcond_reg_2038) & (1'b0 == or_cond_reg_2047) & (1'b1 == ap_sig_cseq_ST_st126_fsm_125)))) begin
        grp_dut_vm2x1_base_fu_588_a1 = a1_assign_s_reg_2131;
    end else if (((1'b0 == exitcond_reg_2038) & (1'b0 == or_cond_reg_2047) & (1'b1 == ap_sig_cseq_ST_st106_fsm_105))) begin
        grp_dut_vm2x1_base_fu_588_a1 = reg_733;
    end else if (((1'b0 == exitcond_reg_2038) & (1'b0 == or_cond_reg_2047) & (1'b1 == ap_sig_cseq_ST_st96_fsm_95))) begin
        grp_dut_vm2x1_base_fu_588_a1 = grp_fu_682_p3;
    end else if (((exitcond1_reg_1985 == 1'b0) & (1'b0 == or_cond6_reg_1994) & (1'b1 == ap_sig_cseq_ST_st81_fsm_80))) begin
        grp_dut_vm2x1_base_fu_588_a1 = ux_new_reg_1757;
    end else if ((1'b1 == ap_sig_cseq_ST_st53_fsm_52)) begin
        grp_dut_vm2x1_base_fu_588_a1 = uw_in_1_fu_1189_p3;
    end else if ((((exitcond1_reg_1985 == 1'b0) & (1'b0 == or_cond6_reg_1994) & (1'b1 == ap_sig_cseq_ST_st71_fsm_70)) | (1'b1 == ap_sig_cseq_ST_st37_fsm_36))) begin
        grp_dut_vm2x1_base_fu_588_a1 = uz_new_reg_1745;
    end else if ((1'b1 == ap_sig_cseq_ST_st27_fsm_26)) begin
        grp_dut_vm2x1_base_fu_588_a1 = w_in_3_reg_1659;
    end else if ((1'b1 == ap_sig_cseq_ST_st17_fsm_16)) begin
        grp_dut_vm2x1_base_fu_588_a1 = cosA_half_reg_1703;
    end else begin
        grp_dut_vm2x1_base_fu_588_a1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == exitcond_reg_2038) & (1'b0 == or_cond_reg_2047) & (1'b1 == ap_sig_cseq_ST_st136_fsm_135)) | ((1'b0 == exitcond_reg_2038) & (1'b0 == or_cond_reg_2047) & (1'b1 == ap_sig_cseq_ST_st146_fsm_145)))) begin
        grp_dut_vm2x1_base_fu_588_a2 = a2_assign_2_reg_2151;
    end else if ((((1'b0 == exitcond_reg_2038) & (1'b0 == or_cond_reg_2047) & (1'b1 == ap_sig_cseq_ST_st116_fsm_115)) | ((1'b0 == exitcond_reg_2038) & (1'b0 == or_cond_reg_2047) & (1'b1 == ap_sig_cseq_ST_st126_fsm_125)))) begin
        grp_dut_vm2x1_base_fu_588_a2 = a2_assign_s_reg_2146;
    end else if (((1'b0 == exitcond_reg_2038) & (1'b0 == or_cond_reg_2047) & (1'b1 == ap_sig_cseq_ST_st106_fsm_105))) begin
        grp_dut_vm2x1_base_fu_588_a2 = x_in_6_reg_2141;
    end else if (((1'b0 == exitcond_reg_2038) & (1'b0 == or_cond_reg_2047) & (1'b1 == ap_sig_cseq_ST_st96_fsm_95))) begin
        grp_dut_vm2x1_base_fu_588_a2 = x_in_6_fu_1413_p3;
    end else if (((exitcond1_reg_1985 == 1'b0) & (1'b0 == or_cond6_reg_1994) & (1'b1 == ap_sig_cseq_ST_st81_fsm_80))) begin
        grp_dut_vm2x1_base_fu_588_a2 = uz_new_reg_1745;
    end else if (((exitcond1_reg_1985 == 1'b0) & (1'b0 == or_cond6_reg_1994) & (1'b1 == ap_sig_cseq_ST_st71_fsm_70))) begin
        grp_dut_vm2x1_base_fu_588_a2 = uy_int_reg_1785;
    end else if ((1'b1 == ap_sig_cseq_ST_st53_fsm_52)) begin
        grp_dut_vm2x1_base_fu_588_a2 = a2_assign_7_fu_1179_p3;
    end else if ((1'b1 == ap_sig_cseq_ST_st37_fsm_36)) begin
        grp_dut_vm2x1_base_fu_588_a2 = uy_int_fu_1016_p1;
    end else if ((1'b1 == ap_sig_cseq_ST_st27_fsm_26)) begin
        grp_dut_vm2x1_base_fu_588_a2 = x_in_3_reg_1651;
    end else if ((1'b1 == ap_sig_cseq_ST_st17_fsm_16)) begin
        grp_dut_vm2x1_base_fu_588_a2 = sinA_half_reg_1711;
    end else begin
        grp_dut_vm2x1_base_fu_588_a2 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == exitcond_reg_2038) & (1'b0 == or_cond_reg_2047) & (1'b1 == ap_sig_cseq_ST_st146_fsm_145))) begin
        grp_dut_vm2x1_base_fu_588_b1 = ux_new_reg_1757;
    end else if ((((1'b0 == exitcond_reg_2038) & (1'b0 == or_cond_reg_2047) & (1'b1 == ap_sig_cseq_ST_st106_fsm_105)) | ((1'b0 == exitcond_reg_2038) & (1'b0 == or_cond_reg_2047) & (1'b1 == ap_sig_cseq_ST_st126_fsm_125)))) begin
        grp_dut_vm2x1_base_fu_588_b1 = vy_int_2_reg_1905;
    end else if ((((1'b0 == exitcond_reg_2038) & (1'b0 == or_cond_reg_2047) & (1'b1 == ap_sig_cseq_ST_st96_fsm_95)) | ((1'b0 == exitcond_reg_2038) & (1'b0 == or_cond_reg_2047) & (1'b1 == ap_sig_cseq_ST_st116_fsm_115)))) begin
        grp_dut_vm2x1_base_fu_588_b1 = vw_int_3_reg_1891;
    end else if (((exitcond1_reg_1985 == 1'b0) & (1'b0 == or_cond6_reg_1994) & (1'b1 == ap_sig_cseq_ST_st81_fsm_80))) begin
        grp_dut_vm2x1_base_fu_588_b1 = reg_733;
    end else if (((exitcond1_reg_1985 == 1'b0) & (1'b0 == or_cond6_reg_1994) & (1'b1 == ap_sig_cseq_ST_st71_fsm_70))) begin
        grp_dut_vm2x1_base_fu_588_b1 = grp_fu_682_p3;
    end else if (((1'b1 == ap_sig_cseq_ST_st53_fsm_52) | ((1'b0 == exitcond_reg_2038) & (1'b0 == or_cond_reg_2047) & (1'b1 == ap_sig_cseq_ST_st136_fsm_135)))) begin
        grp_dut_vm2x1_base_fu_588_b1 = uz_new_reg_1745;
    end else if ((1'b1 == ap_sig_cseq_ST_st37_fsm_36)) begin
        grp_dut_vm2x1_base_fu_588_b1 = reg_709;
    end else if ((1'b1 == ap_sig_cseq_ST_st27_fsm_26)) begin
        grp_dut_vm2x1_base_fu_588_b1 = reg_691;
    end else if ((1'b1 == ap_sig_cseq_ST_st17_fsm_16)) begin
        grp_dut_vm2x1_base_fu_588_b1 = cosB_half_reg_1719;
    end else begin
        grp_dut_vm2x1_base_fu_588_b1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == exitcond_reg_2038) & (1'b0 == or_cond_reg_2047) & (1'b1 == ap_sig_cseq_ST_st146_fsm_145))) begin
        grp_dut_vm2x1_base_fu_588_b2 = uz_new_reg_1745;
    end else if ((((1'b0 == exitcond_reg_2038) & (1'b0 == or_cond_reg_2047) & (1'b1 == ap_sig_cseq_ST_st106_fsm_105)) | ((1'b0 == exitcond_reg_2038) & (1'b0 == or_cond_reg_2047) & (1'b1 == ap_sig_cseq_ST_st126_fsm_125)))) begin
        grp_dut_vm2x1_base_fu_588_b2 = vz_int_reg_1912;
    end else if ((((1'b0 == exitcond_reg_2038) & (1'b0 == or_cond_reg_2047) & (1'b1 == ap_sig_cseq_ST_st96_fsm_95)) | ((1'b0 == exitcond_reg_2038) & (1'b0 == or_cond_reg_2047) & (1'b1 == ap_sig_cseq_ST_st116_fsm_115)))) begin
        grp_dut_vm2x1_base_fu_588_b2 = vx_int_reg_1898;
    end else if (((exitcond1_reg_1985 == 1'b0) & (1'b0 == or_cond6_reg_1994) & (1'b1 == ap_sig_cseq_ST_st81_fsm_80))) begin
        grp_dut_vm2x1_base_fu_588_b2 = y_in_6_reg_2033;
    end else if (((exitcond1_reg_1985 == 1'b0) & (1'b0 == or_cond6_reg_1994) & (1'b1 == ap_sig_cseq_ST_st71_fsm_70))) begin
        grp_dut_vm2x1_base_fu_588_b2 = y_in_6_fu_1307_p3;
    end else if (((1'b1 == ap_sig_cseq_ST_st53_fsm_52) | ((1'b0 == exitcond_reg_2038) & (1'b0 == or_cond_reg_2047) & (1'b1 == ap_sig_cseq_ST_st136_fsm_135)))) begin
        grp_dut_vm2x1_base_fu_588_b2 = uy_int_reg_1785;
    end else if ((1'b1 == ap_sig_cseq_ST_st37_fsm_36)) begin
        grp_dut_vm2x1_base_fu_588_b2 = reg_726;
    end else if ((1'b1 == ap_sig_cseq_ST_st27_fsm_26)) begin
        grp_dut_vm2x1_base_fu_588_b2 = vy_int_fu_1001_p1;
    end else if ((1'b1 == ap_sig_cseq_ST_st17_fsm_16)) begin
        grp_dut_vm2x1_base_fu_588_b2 = sinB_half_reg_1727;
    end else begin
        grp_dut_vm2x1_base_fu_588_b2 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st53_fsm_52)) begin
        grp_dut_vm2x1_base_fu_596_a1 = uw_in_1_fu_1189_p3;
    end else if ((1'b1 == ap_sig_cseq_ST_st37_fsm_36)) begin
        grp_dut_vm2x1_base_fu_596_a1 = ux_new_reg_1757;
    end else if ((1'b1 == ap_sig_cseq_ST_st27_fsm_26)) begin
        grp_dut_vm2x1_base_fu_596_a1 = y_in_3_reg_1675;
    end else if ((1'b1 == ap_sig_cseq_ST_st17_fsm_16)) begin
        grp_dut_vm2x1_base_fu_596_a1 = sinA_half_reg_1711;
    end else begin
        grp_dut_vm2x1_base_fu_596_a1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st53_fsm_52)) begin
        grp_dut_vm2x1_base_fu_596_a2 = a2_assign_7_fu_1179_p3;
    end else if ((1'b1 == ap_sig_cseq_ST_st37_fsm_36)) begin
        grp_dut_vm2x1_base_fu_596_a2 = uz_new_reg_1745;
    end else if ((1'b1 == ap_sig_cseq_ST_st27_fsm_26)) begin
        grp_dut_vm2x1_base_fu_596_a2 = z_in_2_reg_1667;
    end else if ((1'b1 == ap_sig_cseq_ST_st17_fsm_16)) begin
        grp_dut_vm2x1_base_fu_596_a2 = a2_assign_fu_972_p1;
    end else begin
        grp_dut_vm2x1_base_fu_596_a2 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st53_fsm_52)) begin
        grp_dut_vm2x1_base_fu_596_b1 = ux_new_reg_1757;
    end else if ((1'b1 == ap_sig_cseq_ST_st37_fsm_36)) begin
        grp_dut_vm2x1_base_fu_596_b1 = z_out1_reg_1775;
    end else if ((1'b1 == ap_sig_cseq_ST_st27_fsm_26)) begin
        grp_dut_vm2x1_base_fu_596_b1 = reg_691;
    end else if ((1'b1 == ap_sig_cseq_ST_st17_fsm_16)) begin
        grp_dut_vm2x1_base_fu_596_b1 = cosB_half_reg_1719;
    end else begin
        grp_dut_vm2x1_base_fu_596_b1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st53_fsm_52)) begin
        grp_dut_vm2x1_base_fu_596_b2 = uz_new_reg_1745;
    end else if ((1'b1 == ap_sig_cseq_ST_st37_fsm_36)) begin
        grp_dut_vm2x1_base_fu_596_b2 = z_out2_reg_1780;
    end else if ((1'b1 == ap_sig_cseq_ST_st27_fsm_26)) begin
        grp_dut_vm2x1_base_fu_596_b2 = vy_int_fu_1001_p1;
    end else if ((1'b1 == ap_sig_cseq_ST_st17_fsm_16)) begin
        grp_dut_vm2x1_base_fu_596_b2 = sinB_half_reg_1727;
    end else begin
        grp_dut_vm2x1_base_fu_596_b2 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st53_fsm_52)) begin
        grp_dut_vm2x1_base_fu_604_a1 = vw_in_1_fu_1170_p3;
    end else if ((1'b1 == ap_sig_cseq_ST_st27_fsm_26)) begin
        grp_dut_vm2x1_base_fu_604_a1 = w_in_3_reg_1659;
    end else if ((1'b1 == ap_sig_cseq_ST_st17_fsm_16)) begin
        grp_dut_vm2x1_base_fu_604_a1 = cosA_half_reg_1703;
    end else begin
        grp_dut_vm2x1_base_fu_604_a1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st53_fsm_52)) begin
        grp_dut_vm2x1_base_fu_604_a2 = a2_assign_9_fu_1160_p3;
    end else if ((1'b1 == ap_sig_cseq_ST_st27_fsm_26)) begin
        grp_dut_vm2x1_base_fu_604_a2 = x_in_3_reg_1651;
    end else if ((1'b1 == ap_sig_cseq_ST_st17_fsm_16)) begin
        grp_dut_vm2x1_base_fu_604_a2 = a2_assign_1_fu_986_p1;
    end else begin
        grp_dut_vm2x1_base_fu_604_a2 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st53_fsm_52)) begin
        grp_dut_vm2x1_base_fu_604_b1 = vw_int_3_reg_1891;
    end else if ((1'b1 == ap_sig_cseq_ST_st27_fsm_26)) begin
        grp_dut_vm2x1_base_fu_604_b1 = reg_701;
    end else if ((1'b1 == ap_sig_cseq_ST_st17_fsm_16)) begin
        grp_dut_vm2x1_base_fu_604_b1 = cosB_half_reg_1719;
    end else begin
        grp_dut_vm2x1_base_fu_604_b1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st53_fsm_52)) begin
        grp_dut_vm2x1_base_fu_604_b2 = vx_int_reg_1898;
    end else if ((1'b1 == ap_sig_cseq_ST_st27_fsm_26)) begin
        grp_dut_vm2x1_base_fu_604_b2 = reg_691;
    end else if ((1'b1 == ap_sig_cseq_ST_st17_fsm_16)) begin
        grp_dut_vm2x1_base_fu_604_b2 = sinB_half_reg_1727;
    end else begin
        grp_dut_vm2x1_base_fu_604_b2 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st53_fsm_52)) begin
        grp_dut_vm2x1_base_fu_612_a1 = vw_in_1_fu_1170_p3;
    end else if ((1'b1 == ap_sig_cseq_ST_st27_fsm_26)) begin
        grp_dut_vm2x1_base_fu_612_a1 = y_in_3_reg_1675;
    end else if ((1'b1 == ap_sig_cseq_ST_st17_fsm_16)) begin
        grp_dut_vm2x1_base_fu_612_a1 = sinA_half_reg_1711;
    end else begin
        grp_dut_vm2x1_base_fu_612_a1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st53_fsm_52)) begin
        grp_dut_vm2x1_base_fu_612_a2 = a2_assign_9_fu_1160_p3;
    end else if ((1'b1 == ap_sig_cseq_ST_st27_fsm_26)) begin
        grp_dut_vm2x1_base_fu_612_a2 = z_in_2_reg_1667;
    end else if ((1'b1 == ap_sig_cseq_ST_st17_fsm_16)) begin
        grp_dut_vm2x1_base_fu_612_a2 = cosA_half_reg_1703;
    end else begin
        grp_dut_vm2x1_base_fu_612_a2 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st53_fsm_52)) begin
        grp_dut_vm2x1_base_fu_612_b1 = vy_int_2_reg_1905;
    end else if ((1'b1 == ap_sig_cseq_ST_st27_fsm_26)) begin
        grp_dut_vm2x1_base_fu_612_b1 = reg_701;
    end else if ((1'b1 == ap_sig_cseq_ST_st17_fsm_16)) begin
        grp_dut_vm2x1_base_fu_612_b1 = cosB_half_reg_1719;
    end else begin
        grp_dut_vm2x1_base_fu_612_b1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st53_fsm_52)) begin
        grp_dut_vm2x1_base_fu_612_b2 = vz_int_reg_1912;
    end else if ((1'b1 == ap_sig_cseq_ST_st27_fsm_26)) begin
        grp_dut_vm2x1_base_fu_612_b2 = reg_691;
    end else if ((1'b1 == ap_sig_cseq_ST_st17_fsm_16)) begin
        grp_dut_vm2x1_base_fu_612_b2 = sinB_half_reg_1727;
    end else begin
        grp_dut_vm2x1_base_fu_612_b2 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st9_fsm_8)) begin
        grp_fu_668_p0 = tmp_1_reg_1646;
    end else if ((1'b1 == ap_sig_cseq_ST_st8_fsm_7)) begin
        grp_fu_668_p0 = tmp_1_fu_918_p2;
    end else begin
        grp_fu_668_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st106_fsm_105)) begin
        s_in_address0 = s_in_addr_6_reg_2116;
    end else if ((1'b1 == ap_sig_cseq_ST_st81_fsm_80)) begin
        s_in_address0 = s_in_addr_4_reg_2018;
    end else if ((1'b1 == ap_sig_cseq_ST_st7_fsm_6)) begin
        s_in_address0 = s_in_addr_1_reg_1596;
    end else if ((1'b1 == ap_sig_cseq_ST_st93_fsm_92)) begin
        s_in_address0 = tmp_39_cast_fu_1363_p1;
    end else if ((1'b1 == ap_sig_cseq_ST_st68_fsm_67)) begin
        s_in_address0 = tmp_36_cast_fu_1279_p1;
    end else if ((1'b1 == ap_sig_cseq_ST_st6_fsm_5)) begin
        s_in_address0 = tmp_32_cast_fu_912_p1;
    end else if (((1'b1 == ap_sig_cseq_ST_st5_fsm_4) | (1'b1 == ap_sig_cseq_ST_st47_fsm_46))) begin
        s_in_address0 = s_in_addr_reg_1550;
    end else begin
        s_in_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st116_fsm_115)) begin
        s_in_address1 = s_in_addr_7_reg_2121;
    end else if ((1'b1 == ap_sig_cseq_ST_st91_fsm_90)) begin
        s_in_address1 = s_in_addr_5_reg_2023;
    end else if ((1'b1 == ap_sig_cseq_ST_st47_fsm_46)) begin
        s_in_address1 = s_in_addr_3_reg_1636;
    end else if ((1'b1 == ap_sig_cseq_ST_st7_fsm_6)) begin
        s_in_address1 = s_in_addr_2_reg_1630;
    end else if ((1'b1 == ap_sig_cseq_ST_st93_fsm_92)) begin
        s_in_address1 = tmp_40_cast_fu_1379_p1;
    end else if ((1'b1 == ap_sig_cseq_ST_st68_fsm_67)) begin
        s_in_address1 = tmp_37_cast_fu_1291_p1;
    end else if ((1'b1 == ap_sig_cseq_ST_st6_fsm_5)) begin
        s_in_address1 = tmp_28_cast_fu_902_p1;
    end else if ((1'b1 == ap_sig_cseq_ST_st5_fsm_4)) begin
        s_in_address1 = tmp_29_cast_fu_892_p1;
    end else begin
        s_in_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st71_fsm_70) | (1'b1 == ap_sig_cseq_ST_st96_fsm_95) | (1'b1 == ap_sig_cseq_ST_st5_fsm_4) | (1'b1 == ap_sig_cseq_ST_st6_fsm_5) | (1'b1 == ap_sig_cseq_ST_st8_fsm_7) | (1'b1 == ap_sig_cseq_ST_st9_fsm_8) | (1'b1 == ap_sig_cseq_ST_st47_fsm_46) | (1'b1 == ap_sig_cseq_ST_st48_fsm_47) | (1'b1 == ap_sig_cseq_ST_st68_fsm_67) | (1'b1 == ap_sig_cseq_ST_st93_fsm_92) | (1'b1 == ap_sig_cseq_ST_st70_fsm_69) | (1'b1 == ap_sig_cseq_ST_st95_fsm_94) | (1'b1 == ap_sig_cseq_ST_st81_fsm_80) | (1'b1 == ap_sig_cseq_ST_st106_fsm_105) | (1'b1 == ap_sig_cseq_ST_st7_fsm_6) | (1'b1 == ap_sig_cseq_ST_st69_fsm_68) | (1'b1 == ap_sig_cseq_ST_st94_fsm_93) | (1'b1 == ap_sig_cseq_ST_st82_fsm_81) | (1'b1 == ap_sig_cseq_ST_st107_fsm_106))) begin
        s_in_ce0 = 1'b1;
    end else begin
        s_in_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st71_fsm_70) | (1'b1 == ap_sig_cseq_ST_st96_fsm_95) | (1'b1 == ap_sig_cseq_ST_st5_fsm_4) | (1'b1 == ap_sig_cseq_ST_st6_fsm_5) | (1'b1 == ap_sig_cseq_ST_st8_fsm_7) | (1'b1 == ap_sig_cseq_ST_st9_fsm_8) | (1'b1 == ap_sig_cseq_ST_st47_fsm_46) | (1'b1 == ap_sig_cseq_ST_st48_fsm_47) | (1'b1 == ap_sig_cseq_ST_st68_fsm_67) | (1'b1 == ap_sig_cseq_ST_st93_fsm_92) | (1'b1 == ap_sig_cseq_ST_st92_fsm_91) | (1'b1 == ap_sig_cseq_ST_st70_fsm_69) | (1'b1 == ap_sig_cseq_ST_st95_fsm_94) | (1'b1 == ap_sig_cseq_ST_st116_fsm_115) | (1'b1 == ap_sig_cseq_ST_st7_fsm_6) | (1'b1 == ap_sig_cseq_ST_st69_fsm_68) | (1'b1 == ap_sig_cseq_ST_st94_fsm_93) | (1'b1 == ap_sig_cseq_ST_st91_fsm_90) | (1'b1 == ap_sig_cseq_ST_st117_fsm_116))) begin
        s_in_ce1 = 1'b1;
    end else begin
        s_in_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st81_fsm_80) | (1'b1 == ap_sig_cseq_ST_st106_fsm_105))) begin
        s_in_d0 = reg_709;
    end else if ((1'b1 == ap_sig_cseq_ST_st47_fsm_46)) begin
        s_in_d0 = w_out_2_fu_1043_p3;
    end else if ((1'b1 == ap_sig_cseq_ST_st7_fsm_6)) begin
        s_in_d0 = ap_const_lv32_0;
    end else begin
        s_in_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st116_fsm_115) | (1'b1 == ap_sig_cseq_ST_st91_fsm_90))) begin
        s_in_d1 = reg_709;
    end else if ((1'b1 == ap_sig_cseq_ST_st47_fsm_46)) begin
        s_in_d1 = z_out_2_fu_1074_p3;
    end else if ((1'b1 == ap_sig_cseq_ST_st7_fsm_6)) begin
        s_in_d1 = ap_const_lv32_0;
    end else begin
        s_in_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st47_fsm_46) | ((exitcond1_reg_1985 == 1'b0) & (1'b0 == or_cond6_reg_1994) & (1'b1 == ap_sig_cseq_ST_st81_fsm_80)) | ((1'b0 == exitcond_reg_2038) & (1'b0 == or_cond_reg_2047) & (1'b1 == ap_sig_cseq_ST_st106_fsm_105)) | (1'b1 == ap_sig_cseq_ST_st7_fsm_6))) begin
        s_in_we0 = 1'b1;
    end else begin
        s_in_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st47_fsm_46) | ((1'b0 == exitcond_reg_2038) & (1'b0 == or_cond_reg_2047) & (1'b1 == ap_sig_cseq_ST_st116_fsm_115)) | (1'b1 == ap_sig_cseq_ST_st7_fsm_6) | ((exitcond1_reg_1985 == 1'b0) & (1'b0 == or_cond6_reg_1994) & (1'b1 == ap_sig_cseq_ST_st91_fsm_90)))) begin
        s_in_we1 = 1'b1;
    end else begin
        s_in_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st146_fsm_145)) begin
        u_in_address0 = u_in_addr_4_reg_2106;
    end else if ((1'b1 == ap_sig_cseq_ST_st93_fsm_92)) begin
        u_in_address0 = tmp_39_cast_fu_1363_p1;
    end else if (((1'b1 == ap_sig_cseq_ST_st51_fsm_50) | (1'b1 == ap_sig_cseq_ST_st64_fsm_63))) begin
        u_in_address0 = u_in_addr_2_reg_1881;
    end else if (((1'b1 == ap_sig_cseq_ST_st50_fsm_49) | (1'b1 == ap_sig_cseq_ST_st63_fsm_62))) begin
        u_in_address0 = u_in_addr_reg_1545;
    end else begin
        u_in_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st156_fsm_155)) begin
        u_in_address1 = u_in_addr_5_reg_2111;
    end else if ((1'b1 == ap_sig_cseq_ST_st93_fsm_92)) begin
        u_in_address1 = tmp_40_cast_fu_1379_p1;
    end else if (((1'b1 == ap_sig_cseq_ST_st51_fsm_50) | (1'b1 == ap_sig_cseq_ST_st64_fsm_63))) begin
        u_in_address1 = u_in_addr_3_reg_1886;
    end else if (((1'b1 == ap_sig_cseq_ST_st50_fsm_49) | (1'b1 == ap_sig_cseq_ST_st63_fsm_62))) begin
        u_in_address1 = u_in_addr_1_reg_1876;
    end else begin
        u_in_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st96_fsm_95) | (1'b1 == ap_sig_cseq_ST_st50_fsm_49) | (1'b1 == ap_sig_cseq_ST_st53_fsm_52) | (1'b1 == ap_sig_cseq_ST_st54_fsm_53) | (1'b1 == ap_sig_cseq_ST_st63_fsm_62) | (1'b1 == ap_sig_cseq_ST_st93_fsm_92) | (1'b1 == ap_sig_cseq_ST_st52_fsm_51) | (1'b1 == ap_sig_cseq_ST_st95_fsm_94) | (1'b1 == ap_sig_cseq_ST_st146_fsm_145) | (1'b1 == ap_sig_cseq_ST_st94_fsm_93) | (1'b1 == ap_sig_cseq_ST_st51_fsm_50) | (1'b1 == ap_sig_cseq_ST_st64_fsm_63) | (1'b1 == ap_sig_cseq_ST_st65_fsm_64) | (1'b1 == ap_sig_cseq_ST_st147_fsm_146))) begin
        u_in_ce0 = 1'b1;
    end else begin
        u_in_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st96_fsm_95) | (1'b1 == ap_sig_cseq_ST_st50_fsm_49) | (1'b1 == ap_sig_cseq_ST_st53_fsm_52) | (1'b1 == ap_sig_cseq_ST_st54_fsm_53) | (1'b1 == ap_sig_cseq_ST_st63_fsm_62) | (1'b1 == ap_sig_cseq_ST_st93_fsm_92) | (1'b1 == ap_sig_cseq_ST_st157_fsm_156) | (1'b1 == ap_sig_cseq_ST_st52_fsm_51) | (1'b1 == ap_sig_cseq_ST_st95_fsm_94) | (1'b1 == ap_sig_cseq_ST_st94_fsm_93) | (1'b1 == ap_sig_cseq_ST_st51_fsm_50) | (1'b1 == ap_sig_cseq_ST_st64_fsm_63) | (1'b1 == ap_sig_cseq_ST_st65_fsm_64) | (1'b1 == ap_sig_cseq_ST_st156_fsm_155))) begin
        u_in_ce1 = 1'b1;
    end else begin
        u_in_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st64_fsm_63)) begin
        u_in_d0 = uy_out_reg_1961;
    end else if (((1'b1 == ap_sig_cseq_ST_st63_fsm_62) | (1'b1 == ap_sig_cseq_ST_st146_fsm_145))) begin
        u_in_d0 = reg_709;
    end else begin
        u_in_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st156_fsm_155)) begin
        u_in_d1 = reg_709;
    end else if ((1'b1 == ap_sig_cseq_ST_st64_fsm_63)) begin
        u_in_d1 = uz_out_reg_1967;
    end else if ((1'b1 == ap_sig_cseq_ST_st63_fsm_62)) begin
        u_in_d1 = reg_726;
    end else begin
        u_in_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st63_fsm_62) | ((1'b0 == exitcond_reg_2038) & (1'b0 == or_cond_reg_2047) & (1'b1 == ap_sig_cseq_ST_st146_fsm_145)) | (1'b1 == ap_sig_cseq_ST_st64_fsm_63))) begin
        u_in_we0 = 1'b1;
    end else begin
        u_in_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st63_fsm_62) | (1'b1 == ap_sig_cseq_ST_st64_fsm_63) | ((1'b0 == exitcond_reg_2038) & (1'b0 == or_cond_reg_2047) & (1'b1 == ap_sig_cseq_ST_st156_fsm_155)))) begin
        u_in_we1 = 1'b1;
    end else begin
        u_in_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st126_fsm_125)) begin
        v_in_address0 = v_in_addr_4_reg_2096;
    end else if ((1'b1 == ap_sig_cseq_ST_st93_fsm_92)) begin
        v_in_address0 = tmp_39_cast_fu_1363_p1;
    end else if (((1'b1 == ap_sig_cseq_ST_st51_fsm_50) | (1'b1 == ap_sig_cseq_ST_st64_fsm_63))) begin
        v_in_address0 = v_in_addr_2_reg_1866;
    end else if (((1'b1 == ap_sig_cseq_ST_st50_fsm_49) | (1'b1 == ap_sig_cseq_ST_st63_fsm_62))) begin
        v_in_address0 = v_in_addr_reg_1540;
    end else begin
        v_in_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st136_fsm_135)) begin
        v_in_address1 = v_in_addr_5_reg_2101;
    end else if ((1'b1 == ap_sig_cseq_ST_st93_fsm_92)) begin
        v_in_address1 = tmp_40_cast_fu_1379_p1;
    end else if (((1'b1 == ap_sig_cseq_ST_st51_fsm_50) | (1'b1 == ap_sig_cseq_ST_st64_fsm_63))) begin
        v_in_address1 = v_in_addr_3_reg_1871;
    end else if (((1'b1 == ap_sig_cseq_ST_st50_fsm_49) | (1'b1 == ap_sig_cseq_ST_st63_fsm_62))) begin
        v_in_address1 = v_in_addr_1_reg_1861;
    end else begin
        v_in_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st96_fsm_95) | (1'b1 == ap_sig_cseq_ST_st50_fsm_49) | (1'b1 == ap_sig_cseq_ST_st53_fsm_52) | (1'b1 == ap_sig_cseq_ST_st54_fsm_53) | (1'b1 == ap_sig_cseq_ST_st63_fsm_62) | (1'b1 == ap_sig_cseq_ST_st93_fsm_92) | (1'b1 == ap_sig_cseq_ST_st52_fsm_51) | (1'b1 == ap_sig_cseq_ST_st95_fsm_94) | (1'b1 == ap_sig_cseq_ST_st126_fsm_125) | (1'b1 == ap_sig_cseq_ST_st94_fsm_93) | (1'b1 == ap_sig_cseq_ST_st51_fsm_50) | (1'b1 == ap_sig_cseq_ST_st64_fsm_63) | (1'b1 == ap_sig_cseq_ST_st65_fsm_64) | (1'b1 == ap_sig_cseq_ST_st127_fsm_126))) begin
        v_in_ce0 = 1'b1;
    end else begin
        v_in_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st96_fsm_95) | (1'b1 == ap_sig_cseq_ST_st50_fsm_49) | (1'b1 == ap_sig_cseq_ST_st53_fsm_52) | (1'b1 == ap_sig_cseq_ST_st54_fsm_53) | (1'b1 == ap_sig_cseq_ST_st63_fsm_62) | (1'b1 == ap_sig_cseq_ST_st93_fsm_92) | (1'b1 == ap_sig_cseq_ST_st52_fsm_51) | (1'b1 == ap_sig_cseq_ST_st95_fsm_94) | (1'b1 == ap_sig_cseq_ST_st136_fsm_135) | (1'b1 == ap_sig_cseq_ST_st94_fsm_93) | (1'b1 == ap_sig_cseq_ST_st51_fsm_50) | (1'b1 == ap_sig_cseq_ST_st64_fsm_63) | (1'b1 == ap_sig_cseq_ST_st65_fsm_64) | (1'b1 == ap_sig_cseq_ST_st137_fsm_136))) begin
        v_in_ce1 = 1'b1;
    end else begin
        v_in_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st126_fsm_125)) begin
        v_in_d0 = reg_709;
    end else if ((1'b1 == ap_sig_cseq_ST_st64_fsm_63)) begin
        v_in_d0 = vy_out_reg_1973;
    end else if ((1'b1 == ap_sig_cseq_ST_st63_fsm_62)) begin
        v_in_d0 = reg_691;
    end else begin
        v_in_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st136_fsm_135)) begin
        v_in_d1 = reg_709;
    end else if ((1'b1 == ap_sig_cseq_ST_st64_fsm_63)) begin
        v_in_d1 = vz_out_reg_1979;
    end else if ((1'b1 == ap_sig_cseq_ST_st63_fsm_62)) begin
        v_in_d1 = reg_701;
    end else begin
        v_in_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st63_fsm_62) | ((1'b0 == exitcond_reg_2038) & (1'b0 == or_cond_reg_2047) & (1'b1 == ap_sig_cseq_ST_st126_fsm_125)) | (1'b1 == ap_sig_cseq_ST_st64_fsm_63))) begin
        v_in_we0 = 1'b1;
    end else begin
        v_in_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st63_fsm_62) | ((1'b0 == exitcond_reg_2038) & (1'b0 == or_cond_reg_2047) & (1'b1 == ap_sig_cseq_ST_st136_fsm_135)) | (1'b1 == ap_sig_cseq_ST_st64_fsm_63))) begin
        v_in_we1 = 1'b1;
    end else begin
        v_in_we1 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_st1_fsm_0 : begin
            if (~(ap_start == 1'b0)) begin
                ap_NS_fsm = ap_ST_st2_fsm_1;
            end else begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end
        end
        ap_ST_st2_fsm_1 : begin
            if (~(1'b0 == exitcond_flatten_fu_739_p2)) begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end else begin
                ap_NS_fsm = ap_ST_st3_fsm_2;
            end
        end
        ap_ST_st3_fsm_2 : begin
            ap_NS_fsm = ap_ST_st4_fsm_3;
        end
        ap_ST_st4_fsm_3 : begin
            if (~(1'b0 == exitcond2_fu_867_p2)) begin
                ap_NS_fsm = ap_ST_st2_fsm_1;
            end else begin
                ap_NS_fsm = ap_ST_st5_fsm_4;
            end
        end
        ap_ST_st5_fsm_4 : begin
            ap_NS_fsm = ap_ST_st6_fsm_5;
        end
        ap_ST_st6_fsm_5 : begin
            ap_NS_fsm = ap_ST_st7_fsm_6;
        end
        ap_ST_st7_fsm_6 : begin
            ap_NS_fsm = ap_ST_st8_fsm_7;
        end
        ap_ST_st8_fsm_7 : begin
            ap_NS_fsm = ap_ST_st9_fsm_8;
        end
        ap_ST_st9_fsm_8 : begin
            ap_NS_fsm = ap_ST_st10_fsm_9;
        end
        ap_ST_st10_fsm_9 : begin
            ap_NS_fsm = ap_ST_st11_fsm_10;
        end
        ap_ST_st11_fsm_10 : begin
            ap_NS_fsm = ap_ST_st12_fsm_11;
        end
        ap_ST_st12_fsm_11 : begin
            ap_NS_fsm = ap_ST_st13_fsm_12;
        end
        ap_ST_st13_fsm_12 : begin
            ap_NS_fsm = ap_ST_st14_fsm_13;
        end
        ap_ST_st14_fsm_13 : begin
            ap_NS_fsm = ap_ST_st15_fsm_14;
        end
        ap_ST_st15_fsm_14 : begin
            ap_NS_fsm = ap_ST_st16_fsm_15;
        end
        ap_ST_st16_fsm_15 : begin
            if (~((1'b0 == grp_dut_calc_angle_float_float_s_fu_576_ap_done) | (1'b0 == grp_dut_calc_angle_float_float_s_fu_582_ap_done))) begin
                ap_NS_fsm = ap_ST_st17_fsm_16;
            end else begin
                ap_NS_fsm = ap_ST_st16_fsm_15;
            end
        end
        ap_ST_st17_fsm_16 : begin
            ap_NS_fsm = ap_ST_st18_fsm_17;
        end
        ap_ST_st18_fsm_17 : begin
            ap_NS_fsm = ap_ST_st19_fsm_18;
        end
        ap_ST_st19_fsm_18 : begin
            ap_NS_fsm = ap_ST_st20_fsm_19;
        end
        ap_ST_st20_fsm_19 : begin
            ap_NS_fsm = ap_ST_st21_fsm_20;
        end
        ap_ST_st21_fsm_20 : begin
            ap_NS_fsm = ap_ST_st22_fsm_21;
        end
        ap_ST_st22_fsm_21 : begin
            ap_NS_fsm = ap_ST_st23_fsm_22;
        end
        ap_ST_st23_fsm_22 : begin
            ap_NS_fsm = ap_ST_st24_fsm_23;
        end
        ap_ST_st24_fsm_23 : begin
            ap_NS_fsm = ap_ST_st25_fsm_24;
        end
        ap_ST_st25_fsm_24 : begin
            ap_NS_fsm = ap_ST_st26_fsm_25;
        end
        ap_ST_st26_fsm_25 : begin
            ap_NS_fsm = ap_ST_st27_fsm_26;
        end
        ap_ST_st27_fsm_26 : begin
            ap_NS_fsm = ap_ST_st28_fsm_27;
        end
        ap_ST_st28_fsm_27 : begin
            ap_NS_fsm = ap_ST_st29_fsm_28;
        end
        ap_ST_st29_fsm_28 : begin
            ap_NS_fsm = ap_ST_st30_fsm_29;
        end
        ap_ST_st30_fsm_29 : begin
            ap_NS_fsm = ap_ST_st31_fsm_30;
        end
        ap_ST_st31_fsm_30 : begin
            ap_NS_fsm = ap_ST_st32_fsm_31;
        end
        ap_ST_st32_fsm_31 : begin
            ap_NS_fsm = ap_ST_st33_fsm_32;
        end
        ap_ST_st33_fsm_32 : begin
            ap_NS_fsm = ap_ST_st34_fsm_33;
        end
        ap_ST_st34_fsm_33 : begin
            ap_NS_fsm = ap_ST_st35_fsm_34;
        end
        ap_ST_st35_fsm_34 : begin
            ap_NS_fsm = ap_ST_st36_fsm_35;
        end
        ap_ST_st36_fsm_35 : begin
            ap_NS_fsm = ap_ST_st37_fsm_36;
        end
        ap_ST_st37_fsm_36 : begin
            ap_NS_fsm = ap_ST_st38_fsm_37;
        end
        ap_ST_st38_fsm_37 : begin
            ap_NS_fsm = ap_ST_st39_fsm_38;
        end
        ap_ST_st39_fsm_38 : begin
            ap_NS_fsm = ap_ST_st40_fsm_39;
        end
        ap_ST_st40_fsm_39 : begin
            ap_NS_fsm = ap_ST_st41_fsm_40;
        end
        ap_ST_st41_fsm_40 : begin
            ap_NS_fsm = ap_ST_st42_fsm_41;
        end
        ap_ST_st42_fsm_41 : begin
            ap_NS_fsm = ap_ST_st43_fsm_42;
        end
        ap_ST_st43_fsm_42 : begin
            ap_NS_fsm = ap_ST_st44_fsm_43;
        end
        ap_ST_st44_fsm_43 : begin
            ap_NS_fsm = ap_ST_st45_fsm_44;
        end
        ap_ST_st45_fsm_44 : begin
            ap_NS_fsm = ap_ST_st46_fsm_45;
        end
        ap_ST_st46_fsm_45 : begin
            ap_NS_fsm = ap_ST_st47_fsm_46;
        end
        ap_ST_st47_fsm_46 : begin
            ap_NS_fsm = ap_ST_st48_fsm_47;
        end
        ap_ST_st48_fsm_47 : begin
            if ((1'b0 == tmp_mid2_reg_1459)) begin
                ap_NS_fsm = ap_ST_st50_fsm_49;
            end else begin
                ap_NS_fsm = ap_ST_st49_fsm_48;
            end
        end
        ap_ST_st49_fsm_48 : begin
            ap_NS_fsm = ap_ST_st50_fsm_49;
        end
        ap_ST_st50_fsm_49 : begin
            ap_NS_fsm = ap_ST_st51_fsm_50;
        end
        ap_ST_st51_fsm_50 : begin
            ap_NS_fsm = ap_ST_st52_fsm_51;
        end
        ap_ST_st52_fsm_51 : begin
            ap_NS_fsm = ap_ST_st53_fsm_52;
        end
        ap_ST_st53_fsm_52 : begin
            ap_NS_fsm = ap_ST_st54_fsm_53;
        end
        ap_ST_st54_fsm_53 : begin
            ap_NS_fsm = ap_ST_st55_fsm_54;
        end
        ap_ST_st55_fsm_54 : begin
            ap_NS_fsm = ap_ST_st56_fsm_55;
        end
        ap_ST_st56_fsm_55 : begin
            ap_NS_fsm = ap_ST_st57_fsm_56;
        end
        ap_ST_st57_fsm_56 : begin
            ap_NS_fsm = ap_ST_st58_fsm_57;
        end
        ap_ST_st58_fsm_57 : begin
            ap_NS_fsm = ap_ST_st59_fsm_58;
        end
        ap_ST_st59_fsm_58 : begin
            ap_NS_fsm = ap_ST_st60_fsm_59;
        end
        ap_ST_st60_fsm_59 : begin
            ap_NS_fsm = ap_ST_st61_fsm_60;
        end
        ap_ST_st61_fsm_60 : begin
            ap_NS_fsm = ap_ST_st62_fsm_61;
        end
        ap_ST_st62_fsm_61 : begin
            ap_NS_fsm = ap_ST_st63_fsm_62;
        end
        ap_ST_st63_fsm_62 : begin
            ap_NS_fsm = ap_ST_st64_fsm_63;
        end
        ap_ST_st64_fsm_63 : begin
            ap_NS_fsm = ap_ST_st65_fsm_64;
        end
        ap_ST_st65_fsm_64 : begin
            if ((1'b0 == tmp_mid2_reg_1459)) begin
                ap_NS_fsm = ap_ST_st67_fsm_66;
            end else begin
                ap_NS_fsm = ap_ST_st66_fsm_65;
            end
        end
        ap_ST_st66_fsm_65 : begin
            ap_NS_fsm = ap_ST_st67_fsm_66;
        end
        ap_ST_st67_fsm_66 : begin
            ap_NS_fsm = ap_ST_st68_fsm_67;
        end
        ap_ST_st68_fsm_67 : begin
            if ((1'b0 == exitcond1_fu_1234_p2)) begin
                ap_NS_fsm = ap_ST_st69_fsm_68;
            end else begin
                ap_NS_fsm = ap_ST_st93_fsm_92;
            end
        end
        ap_ST_st69_fsm_68 : begin
            ap_NS_fsm = ap_ST_st70_fsm_69;
        end
        ap_ST_st70_fsm_69 : begin
            ap_NS_fsm = ap_ST_st71_fsm_70;
        end
        ap_ST_st71_fsm_70 : begin
            ap_NS_fsm = ap_ST_st72_fsm_71;
        end
        ap_ST_st72_fsm_71 : begin
            ap_NS_fsm = ap_ST_st73_fsm_72;
        end
        ap_ST_st73_fsm_72 : begin
            ap_NS_fsm = ap_ST_st74_fsm_73;
        end
        ap_ST_st74_fsm_73 : begin
            ap_NS_fsm = ap_ST_st75_fsm_74;
        end
        ap_ST_st75_fsm_74 : begin
            ap_NS_fsm = ap_ST_st76_fsm_75;
        end
        ap_ST_st76_fsm_75 : begin
            ap_NS_fsm = ap_ST_st77_fsm_76;
        end
        ap_ST_st77_fsm_76 : begin
            ap_NS_fsm = ap_ST_st78_fsm_77;
        end
        ap_ST_st78_fsm_77 : begin
            ap_NS_fsm = ap_ST_st79_fsm_78;
        end
        ap_ST_st79_fsm_78 : begin
            ap_NS_fsm = ap_ST_st80_fsm_79;
        end
        ap_ST_st80_fsm_79 : begin
            ap_NS_fsm = ap_ST_st81_fsm_80;
        end
        ap_ST_st81_fsm_80 : begin
            ap_NS_fsm = ap_ST_st82_fsm_81;
        end
        ap_ST_st82_fsm_81 : begin
            ap_NS_fsm = ap_ST_st83_fsm_82;
        end
        ap_ST_st83_fsm_82 : begin
            ap_NS_fsm = ap_ST_st84_fsm_83;
        end
        ap_ST_st84_fsm_83 : begin
            ap_NS_fsm = ap_ST_st85_fsm_84;
        end
        ap_ST_st85_fsm_84 : begin
            ap_NS_fsm = ap_ST_st86_fsm_85;
        end
        ap_ST_st86_fsm_85 : begin
            ap_NS_fsm = ap_ST_st87_fsm_86;
        end
        ap_ST_st87_fsm_86 : begin
            ap_NS_fsm = ap_ST_st88_fsm_87;
        end
        ap_ST_st88_fsm_87 : begin
            ap_NS_fsm = ap_ST_st89_fsm_88;
        end
        ap_ST_st89_fsm_88 : begin
            ap_NS_fsm = ap_ST_st90_fsm_89;
        end
        ap_ST_st90_fsm_89 : begin
            ap_NS_fsm = ap_ST_st91_fsm_90;
        end
        ap_ST_st91_fsm_90 : begin
            ap_NS_fsm = ap_ST_st92_fsm_91;
        end
        ap_ST_st92_fsm_91 : begin
            ap_NS_fsm = ap_ST_st68_fsm_67;
        end
        ap_ST_st93_fsm_92 : begin
            if ((1'b0 == exitcond_fu_1320_p2)) begin
                ap_NS_fsm = ap_ST_st94_fsm_93;
            end else begin
                ap_NS_fsm = ap_ST_st158_fsm_157;
            end
        end
        ap_ST_st94_fsm_93 : begin
            ap_NS_fsm = ap_ST_st95_fsm_94;
        end
        ap_ST_st95_fsm_94 : begin
            ap_NS_fsm = ap_ST_st96_fsm_95;
        end
        ap_ST_st96_fsm_95 : begin
            ap_NS_fsm = ap_ST_st97_fsm_96;
        end
        ap_ST_st97_fsm_96 : begin
            ap_NS_fsm = ap_ST_st98_fsm_97;
        end
        ap_ST_st98_fsm_97 : begin
            ap_NS_fsm = ap_ST_st99_fsm_98;
        end
        ap_ST_st99_fsm_98 : begin
            ap_NS_fsm = ap_ST_st100_fsm_99;
        end
        ap_ST_st100_fsm_99 : begin
            ap_NS_fsm = ap_ST_st101_fsm_100;
        end
        ap_ST_st101_fsm_100 : begin
            ap_NS_fsm = ap_ST_st102_fsm_101;
        end
        ap_ST_st102_fsm_101 : begin
            ap_NS_fsm = ap_ST_st103_fsm_102;
        end
        ap_ST_st103_fsm_102 : begin
            ap_NS_fsm = ap_ST_st104_fsm_103;
        end
        ap_ST_st104_fsm_103 : begin
            ap_NS_fsm = ap_ST_st105_fsm_104;
        end
        ap_ST_st105_fsm_104 : begin
            ap_NS_fsm = ap_ST_st106_fsm_105;
        end
        ap_ST_st106_fsm_105 : begin
            ap_NS_fsm = ap_ST_st107_fsm_106;
        end
        ap_ST_st107_fsm_106 : begin
            ap_NS_fsm = ap_ST_st108_fsm_107;
        end
        ap_ST_st108_fsm_107 : begin
            ap_NS_fsm = ap_ST_st109_fsm_108;
        end
        ap_ST_st109_fsm_108 : begin
            ap_NS_fsm = ap_ST_st110_fsm_109;
        end
        ap_ST_st110_fsm_109 : begin
            ap_NS_fsm = ap_ST_st111_fsm_110;
        end
        ap_ST_st111_fsm_110 : begin
            ap_NS_fsm = ap_ST_st112_fsm_111;
        end
        ap_ST_st112_fsm_111 : begin
            ap_NS_fsm = ap_ST_st113_fsm_112;
        end
        ap_ST_st113_fsm_112 : begin
            ap_NS_fsm = ap_ST_st114_fsm_113;
        end
        ap_ST_st114_fsm_113 : begin
            ap_NS_fsm = ap_ST_st115_fsm_114;
        end
        ap_ST_st115_fsm_114 : begin
            ap_NS_fsm = ap_ST_st116_fsm_115;
        end
        ap_ST_st116_fsm_115 : begin
            ap_NS_fsm = ap_ST_st117_fsm_116;
        end
        ap_ST_st117_fsm_116 : begin
            ap_NS_fsm = ap_ST_st118_fsm_117;
        end
        ap_ST_st118_fsm_117 : begin
            ap_NS_fsm = ap_ST_st119_fsm_118;
        end
        ap_ST_st119_fsm_118 : begin
            ap_NS_fsm = ap_ST_st120_fsm_119;
        end
        ap_ST_st120_fsm_119 : begin
            ap_NS_fsm = ap_ST_st121_fsm_120;
        end
        ap_ST_st121_fsm_120 : begin
            ap_NS_fsm = ap_ST_st122_fsm_121;
        end
        ap_ST_st122_fsm_121 : begin
            ap_NS_fsm = ap_ST_st123_fsm_122;
        end
        ap_ST_st123_fsm_122 : begin
            ap_NS_fsm = ap_ST_st124_fsm_123;
        end
        ap_ST_st124_fsm_123 : begin
            ap_NS_fsm = ap_ST_st125_fsm_124;
        end
        ap_ST_st125_fsm_124 : begin
            ap_NS_fsm = ap_ST_st126_fsm_125;
        end
        ap_ST_st126_fsm_125 : begin
            ap_NS_fsm = ap_ST_st127_fsm_126;
        end
        ap_ST_st127_fsm_126 : begin
            ap_NS_fsm = ap_ST_st128_fsm_127;
        end
        ap_ST_st128_fsm_127 : begin
            ap_NS_fsm = ap_ST_st129_fsm_128;
        end
        ap_ST_st129_fsm_128 : begin
            ap_NS_fsm = ap_ST_st130_fsm_129;
        end
        ap_ST_st130_fsm_129 : begin
            ap_NS_fsm = ap_ST_st131_fsm_130;
        end
        ap_ST_st131_fsm_130 : begin
            ap_NS_fsm = ap_ST_st132_fsm_131;
        end
        ap_ST_st132_fsm_131 : begin
            ap_NS_fsm = ap_ST_st133_fsm_132;
        end
        ap_ST_st133_fsm_132 : begin
            ap_NS_fsm = ap_ST_st134_fsm_133;
        end
        ap_ST_st134_fsm_133 : begin
            ap_NS_fsm = ap_ST_st135_fsm_134;
        end
        ap_ST_st135_fsm_134 : begin
            ap_NS_fsm = ap_ST_st136_fsm_135;
        end
        ap_ST_st136_fsm_135 : begin
            ap_NS_fsm = ap_ST_st137_fsm_136;
        end
        ap_ST_st137_fsm_136 : begin
            ap_NS_fsm = ap_ST_st138_fsm_137;
        end
        ap_ST_st138_fsm_137 : begin
            ap_NS_fsm = ap_ST_st139_fsm_138;
        end
        ap_ST_st139_fsm_138 : begin
            ap_NS_fsm = ap_ST_st140_fsm_139;
        end
        ap_ST_st140_fsm_139 : begin
            ap_NS_fsm = ap_ST_st141_fsm_140;
        end
        ap_ST_st141_fsm_140 : begin
            ap_NS_fsm = ap_ST_st142_fsm_141;
        end
        ap_ST_st142_fsm_141 : begin
            ap_NS_fsm = ap_ST_st143_fsm_142;
        end
        ap_ST_st143_fsm_142 : begin
            ap_NS_fsm = ap_ST_st144_fsm_143;
        end
        ap_ST_st144_fsm_143 : begin
            ap_NS_fsm = ap_ST_st145_fsm_144;
        end
        ap_ST_st145_fsm_144 : begin
            ap_NS_fsm = ap_ST_st146_fsm_145;
        end
        ap_ST_st146_fsm_145 : begin
            ap_NS_fsm = ap_ST_st147_fsm_146;
        end
        ap_ST_st147_fsm_146 : begin
            ap_NS_fsm = ap_ST_st148_fsm_147;
        end
        ap_ST_st148_fsm_147 : begin
            ap_NS_fsm = ap_ST_st149_fsm_148;
        end
        ap_ST_st149_fsm_148 : begin
            ap_NS_fsm = ap_ST_st150_fsm_149;
        end
        ap_ST_st150_fsm_149 : begin
            ap_NS_fsm = ap_ST_st151_fsm_150;
        end
        ap_ST_st151_fsm_150 : begin
            ap_NS_fsm = ap_ST_st152_fsm_151;
        end
        ap_ST_st152_fsm_151 : begin
            ap_NS_fsm = ap_ST_st153_fsm_152;
        end
        ap_ST_st153_fsm_152 : begin
            ap_NS_fsm = ap_ST_st154_fsm_153;
        end
        ap_ST_st154_fsm_153 : begin
            ap_NS_fsm = ap_ST_st155_fsm_154;
        end
        ap_ST_st155_fsm_154 : begin
            ap_NS_fsm = ap_ST_st156_fsm_155;
        end
        ap_ST_st156_fsm_155 : begin
            ap_NS_fsm = ap_ST_st157_fsm_156;
        end
        ap_ST_st157_fsm_156 : begin
            ap_NS_fsm = ap_ST_st93_fsm_92;
        end
        ap_ST_st158_fsm_157 : begin
            ap_NS_fsm = ap_ST_st4_fsm_3;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign a1_assign_3_fu_1402_p3 = ((tmp_16_reg_1919[0:0] === 1'b1) ? ap_const_lv32_0 : u_in_q0);

assign a1_assign_s_fu_1395_p3 = ((tmp_16_reg_1919[0:0] === 1'b1) ? ap_const_lv32_0 : v_in_q0);

assign a2_assign_1_fu_986_p1 = tmp_7_neg_fu_980_p2;

assign a2_assign_2_fu_1429_p3 = ((tmp_9_reg_1488[0:0] === 1'b1) ? ap_const_lv32_0 : u_in_q1);

assign a2_assign_7_fu_1179_p3 = ((tmp_17_fu_1156_p2[0:0] === 1'b1) ? ap_const_lv32_0 : u_in_q1);

assign a2_assign_9_fu_1160_p3 = ((tmp_17_fu_1156_p2[0:0] === 1'b1) ? ap_const_lv32_0 : v_in_q1);

assign a2_assign_fu_972_p1 = tmp_6_neg_fu_966_p2;

assign a2_assign_s_fu_1422_p3 = ((tmp_9_reg_1488[0:0] === 1'b1) ? ap_const_lv32_0 : v_in_q1);

assign a3_assign_1_fu_1207_p3 = ((tmp_17_reg_1929[0:0] === 1'b1) ? ap_const_lv32_0 : v_in_q0);

assign a3_assign_fu_1225_p3 = ((tmp_17_reg_1929[0:0] === 1'b1) ? ap_const_lv32_0 : u_in_q0);

assign a4_assign_1_fu_1198_p3 = ((tmp_17_reg_1929[0:0] === 1'b1) ? ap_const_lv32_3F800000 : v_in_q1);

assign a4_assign_fu_1216_p3 = ((tmp_17_reg_1929[0:0] === 1'b1) ? ap_const_lv32_3F800000 : u_in_q1);

always @ (*) begin
    ap_sig_1000 = (1'b1 == ap_NS_fsm[ap_const_lv32_24]);
end

always @ (*) begin
    ap_sig_1008 = (1'b1 == ap_NS_fsm[ap_const_lv32_34]);
end

always @ (*) begin
    ap_sig_1015 = (1'b1 == ap_CS_fsm[ap_const_lv32_33]);
end

always @ (*) begin
    ap_sig_1023 = (1'b1 == ap_NS_fsm[ap_const_lv32_46]);
end

always @ (*) begin
    ap_sig_1030 = (1'b1 == ap_CS_fsm[ap_const_lv32_45]);
end

always @ (*) begin
    ap_sig_1040 = (1'b1 == ap_NS_fsm[ap_const_lv32_50]);
end

always @ (*) begin
    ap_sig_1048 = (1'b1 == ap_NS_fsm[ap_const_lv32_5F]);
end

always @ (*) begin
    ap_sig_1055 = (1'b1 == ap_CS_fsm[ap_const_lv32_5E]);
end

always @ (*) begin
    ap_sig_1065 = (1'b1 == ap_NS_fsm[ap_const_lv32_69]);
end

always @ (*) begin
    ap_sig_1074 = (1'b1 == ap_NS_fsm[ap_const_lv32_73]);
end

always @ (*) begin
    ap_sig_1083 = (1'b1 == ap_NS_fsm[ap_const_lv32_7D]);
end

always @ (*) begin
    ap_sig_1092 = (1'b1 == ap_NS_fsm[ap_const_lv32_87]);
end

always @ (*) begin
    ap_sig_1101 = (1'b1 == ap_NS_fsm[ap_const_lv32_91]);
end

always @ (*) begin
    ap_sig_1111 = (1'b1 == ap_CS_fsm[ap_const_lv32_50]);
end

always @ (*) begin
    ap_sig_1118 = (1'b1 == ap_CS_fsm[ap_const_lv32_69]);
end

always @ (*) begin
    ap_sig_1125 = (1'b1 == ap_CS_fsm[ap_const_lv32_73]);
end

always @ (*) begin
    ap_sig_1132 = (1'b1 == ap_CS_fsm[ap_const_lv32_7D]);
end

always @ (*) begin
    ap_sig_1140 = (1'b1 == ap_CS_fsm[ap_const_lv32_87]);
end

always @ (*) begin
    ap_sig_1147 = (1'b1 == ap_CS_fsm[ap_const_lv32_91]);
end

always @ (*) begin
    ap_sig_1168 = (1'b1 == ap_NS_fsm[ap_const_lv32_35]);
end

always @ (*) begin
    ap_sig_1190 = (1'b1 == ap_CS_fsm[ap_const_lv32_6]);
end

always @ (*) begin
    ap_sig_1202 = (1'b1 == ap_CS_fsm[ap_const_lv32_44]);
end

always @ (*) begin
    ap_sig_1214 = (1'b1 == ap_CS_fsm[ap_const_lv32_5D]);
end

always @ (*) begin
    ap_sig_1230 = (1'b1 == ap_CS_fsm[ap_const_lv32_51]);
end

always @ (*) begin
    ap_sig_1239 = (1'b1 == ap_CS_fsm[ap_const_lv32_6A]);
end

always @ (*) begin
    ap_sig_1247 = (1'b1 == ap_CS_fsm[ap_const_lv32_5A]);
end

always @ (*) begin
    ap_sig_1261 = (1'b1 == ap_CS_fsm[ap_const_lv32_74]);
end

always @ (*) begin
    ap_sig_1272 = (1'b1 == ap_CS_fsm[ap_const_lv32_30]);
end

always @ (*) begin
    ap_sig_1302 = (1'b1 == ap_CS_fsm[ap_const_lv32_32]);
end

always @ (*) begin
    ap_sig_1313 = (1'b1 == ap_CS_fsm[ap_const_lv32_3F]);
end

always @ (*) begin
    ap_sig_1331 = (1'b1 == ap_CS_fsm[ap_const_lv32_40]);
end

always @ (*) begin
    ap_sig_1340 = (1'b1 == ap_CS_fsm[ap_const_lv32_92]);
end

always @ (*) begin
    ap_sig_1348 = (1'b1 == ap_CS_fsm[ap_const_lv32_9B]);
end

always @ (*) begin
    ap_sig_1361 = (1'b1 == ap_CS_fsm[ap_const_lv32_7E]);
end

always @ (*) begin
    ap_sig_1371 = (1'b1 == ap_CS_fsm[ap_const_lv32_88]);
end

always @ (*) begin
    ap_sig_1380 = (1'b1 == ap_CS_fsm[ap_const_lv32_41]);
end

always @ (*) begin
    ap_sig_1409 = (1'b1 == ap_CS_fsm[ap_const_lv32_9]);
end

always @ (*) begin
    ap_sig_175 = (ap_CS_fsm[ap_const_lv32_0] == 1'b1);
end

always @ (*) begin
    ap_sig_229 = (1'b1 == ap_CS_fsm[ap_const_lv32_19]);
end

always @ (*) begin
    ap_sig_236 = (1'b1 == ap_CS_fsm[ap_const_lv32_3D]);
end

always @ (*) begin
    ap_sig_248 = (1'b1 == ap_CS_fsm[ap_const_lv32_23]);
end

always @ (*) begin
    ap_sig_255 = (1'b1 == ap_CS_fsm[ap_const_lv32_2D]);
end

always @ (*) begin
    ap_sig_264 = (1'b1 == ap_CS_fsm[ap_const_lv32_4F]);
end

always @ (*) begin
    ap_sig_279 = (1'b1 == ap_CS_fsm[ap_const_lv32_59]);
end

always @ (*) begin
    ap_sig_288 = (1'b1 == ap_CS_fsm[ap_const_lv32_68]);
end

always @ (*) begin
    ap_sig_302 = (1'b1 == ap_CS_fsm[ap_const_lv32_72]);
end

always @ (*) begin
    ap_sig_311 = (1'b1 == ap_CS_fsm[ap_const_lv32_7C]);
end

always @ (*) begin
    ap_sig_320 = (1'b1 == ap_CS_fsm[ap_const_lv32_86]);
end

always @ (*) begin
    ap_sig_329 = (1'b1 == ap_CS_fsm[ap_const_lv32_90]);
end

always @ (*) begin
    ap_sig_338 = (1'b1 == ap_CS_fsm[ap_const_lv32_9A]);
end

always @ (*) begin
    ap_sig_351 = (1'b1 == ap_CS_fsm[ap_const_lv32_46]);
end

always @ (*) begin
    ap_sig_359 = (1'b1 == ap_CS_fsm[ap_const_lv32_5F]);
end

always @ (*) begin
    ap_sig_370 = (1'b1 == ap_CS_fsm[ap_const_lv32_1]);
end

always @ (*) begin
    ap_sig_392 = (1'b1 == ap_CS_fsm[ap_const_lv32_2]);
end

always @ (*) begin
    ap_sig_427 = (1'b1 == ap_CS_fsm[ap_const_lv32_3]);
end

always @ (*) begin
    ap_sig_445 = (1'b1 == ap_CS_fsm[ap_const_lv32_4]);
end

always @ (*) begin
    ap_sig_463 = (1'b1 == ap_CS_fsm[ap_const_lv32_5]);
end

always @ (*) begin
    ap_sig_483 = (1'b1 == ap_CS_fsm[ap_const_lv32_7]);
end

always @ (*) begin
    ap_sig_496 = (1'b1 == ap_CS_fsm[ap_const_lv32_8]);
end

always @ (*) begin
    ap_sig_506 = (1'b1 == ap_CS_fsm[ap_const_lv32_D]);
end

always @ (*) begin
    ap_sig_521 = (1'b1 == ap_CS_fsm[ap_const_lv32_F]);
end

always @ (*) begin
    ap_sig_543 = (1'b1 == ap_CS_fsm[ap_const_lv32_10]);
end

always @ (*) begin
    ap_sig_556 = (1'b1 == ap_CS_fsm[ap_const_lv32_1A]);
end

always @ (*) begin
    ap_sig_567 = (1'b1 == ap_CS_fsm[ap_const_lv32_24]);
end

always @ (*) begin
    ap_sig_576 = (1'b1 == ap_CS_fsm[ap_const_lv32_2E]);
end

always @ (*) begin
    ap_sig_591 = (1'b1 == ap_CS_fsm[ap_const_lv32_2F]);
end

always @ (*) begin
    ap_sig_636 = (1'b1 == ap_CS_fsm[ap_const_lv32_31]);
end

always @ (*) begin
    ap_sig_645 = (1'b1 == ap_CS_fsm[ap_const_lv32_34]);
end

always @ (*) begin
    ap_sig_658 = (1'b1 == ap_CS_fsm[ap_const_lv32_35]);
end

always @ (*) begin
    ap_sig_669 = (1'b1 == ap_CS_fsm[ap_const_lv32_3E]);
end

always @ (*) begin
    ap_sig_683 = (1'b1 == ap_CS_fsm[ap_const_lv32_43]);
end

always @ (*) begin
    ap_sig_719 = (1'b1 == ap_CS_fsm[ap_const_lv32_5C]);
end

always @ (*) begin
    ap_sig_933 = (1'b1 == ap_CS_fsm[ap_const_lv32_9D]);
end

always @ (*) begin
    ap_sig_942 = (1'b1 == ap_CS_fsm[ap_const_lv32_42]);
end

always @ (*) begin
    ap_sig_949 = (1'b1 == ap_CS_fsm[ap_const_lv32_5B]);
end

always @ (*) begin
    ap_sig_959 = (1'b1 == ap_CS_fsm[ap_const_lv32_9C]);
end

always @ (*) begin
    ap_sig_974 = (1'b1 == ap_CS_fsm[ap_const_lv32_E]);
end

always @ (*) begin
    ap_sig_985 = (1'b1 == ap_NS_fsm[ap_const_lv32_10]);
end

always @ (*) begin
    ap_sig_992 = (1'b1 == ap_NS_fsm[ap_const_lv32_1A]);
end

assign bottom_right_fu_873_p2 = (ap_const_lv32_1 + bottom_right_0_in_reg_533);

assign exitcond1_fu_1234_p2 = ((off_col_reg_543 == ap_const_lv10_310) ? 1'b1 : 1'b0);

assign exitcond2_fu_867_p2 = ((bottom_right_0_in_reg_533 == ap_const_lv32_30F) ? 1'b1 : 1'b0);

assign exitcond3_fu_757_p2 = ((top_left_reg_522 == ap_const_lv10_310) ? 1'b1 : 1'b0);

assign exitcond_flatten_fu_739_p2 = ((indvar_flatten_reg_500 == ap_const_lv13_1260) ? 1'b1 : 1'b0);

assign exitcond_fu_1320_p2 = ((off_row_reg_554 == ap_const_lv10_310) ? 1'b1 : 1'b0);

assign grp_dut_calc_angle_float_float_s_fu_576_ap_start = ap_reg_grp_dut_calc_angle_float_float_s_fu_576_ap_start;

assign grp_dut_calc_angle_float_float_s_fu_582_ap_start = ap_reg_grp_dut_calc_angle_float_float_s_fu_582_ap_start;

assign grp_dut_vm2x1_base_fu_588_ap_start = ap_reg_grp_dut_vm2x1_base_fu_588_ap_start;

assign grp_dut_vm2x1_base_fu_596_ap_start = ap_reg_grp_dut_vm2x1_base_fu_596_ap_start;

assign grp_dut_vm2x1_base_fu_604_ap_start = ap_reg_grp_dut_vm2x1_base_fu_604_ap_start;

assign grp_dut_vm2x1_base_fu_612_ap_start = ap_reg_grp_dut_vm2x1_base_fu_612_ap_start;

assign grp_dut_vm2x1_base_fu_620_ap_start = ap_reg_grp_dut_vm2x1_base_fu_620_ap_start;

assign grp_dut_vm2x1_base_fu_628_ap_start = ap_reg_grp_dut_vm2x1_base_fu_628_ap_start;

assign grp_dut_vm2x1_base_fu_636_ap_start = ap_reg_grp_dut_vm2x1_base_fu_636_ap_start;

assign grp_dut_vm2x1_base_fu_644_ap_start = ap_reg_grp_dut_vm2x1_base_fu_644_ap_start;

assign grp_fu_668_p3 = ((grp_fu_668_p0[0:0] === 1'b1) ? A_q0 : s_in_q0);

assign grp_fu_675_p3 = ((tmp_9_reg_1488[0:0] === 1'b1) ? grp_fu_668_p3 : s_in_q0);

assign grp_fu_682_p3 = ((tmp_16_reg_1919[0:0] === 1'b1) ? A_q0 : s_in_q0);

assign indvar_flatten_next_fu_745_p2 = (indvar_flatten_reg_500 + ap_const_lv13_1);

assign next_mul_fu_1352_p2 = (phi_mul_reg_565 + ap_const_lv20_310);

assign off_col_1_fu_1240_p2 = (off_col_reg_543 + ap_const_lv10_1);

assign off_col_cast_fu_1246_p1 = off_col_reg_543;

assign off_row_1_fu_1326_p2 = (off_row_reg_554 + ap_const_lv10_1);

assign off_row_cast_fu_1332_p1 = off_row_reg_554;

assign or_cond1_fu_1303_p2 = (tmp_9_reg_1488 & tmp_25_reg_2028);

assign or_cond2_fu_1409_p2 = (tmp_9_reg_1488 & tmp_30_reg_2126);

assign or_cond6_fu_1260_p2 = (tmp_19_fu_1250_p2 | tmp_20_fu_1255_p2);

assign or_cond_fu_1346_p2 = (tmp_21_fu_1336_p2 | tmp_22_fu_1341_p2);

assign p_Result_1_fu_1056_p3 = p_Val2_1_fu_1052_p1[ap_const_lv32_1F];

assign p_Result_s_fu_1025_p3 = p_Val2_s_fu_1021_p1[ap_const_lv32_1F];

assign p_Val2_1_fu_1052_p1 = reg_726;

assign p_Val2_s_fu_1021_p1 = reg_709;

assign phi_mul_cast_fu_1316_p1 = phi_mul_reg_565;

assign sweepnum_1_fu_751_p2 = (ap_const_lv3_1 + sweepnum_reg_511);

assign sweepnum_mid2_fu_791_p3 = ((exitcond3_fu_757_p2[0:0] === 1'b1) ? sweepnum_1_fu_751_p2 : sweepnum_reg_511);

assign tmp1_fu_777_p2 = ((sweepnum_reg_511 == ap_const_lv3_5) ? 1'b1 : 1'b0);

assign tmp_10_fu_879_p1 = bottom_right_fu_873_p2[20:0];

assign tmp_11_fu_1436_p0 = ap_const_lv21_310;

assign tmp_12_fu_898_p2 = ($signed(tmp_11_reg_1580) + $signed(tmp_10_reg_1567));

assign tmp_13_fu_1127_p2 = (tmp_28_fu_1123_p1 | tmp_8_reg_1483);

assign tmp_14_fu_1132_p4 = {{bottom_right_0_in_reg_533[ap_const_lv32_1F : ap_const_lv32_A]}};

assign tmp_15_fu_1142_p3 = {{tmp_14_fu_1132_p4}, {tmp_13_fu_1127_p2}};

assign tmp_16_fu_1150_p2 = ((tmp_15_fu_1142_p3 == ap_const_lv32_0) ? 1'b1 : 1'b0);

assign tmp_17_fu_1156_p2 = (tmp_16_reg_1919 | tmp_9_reg_1488);

assign tmp_19_fu_1250_p2 = ((off_col_cast_fu_1246_p1 == bottom_right_reg_1558) ? 1'b1 : 1'b0);

assign tmp_1_fu_918_p2 = ((bottom_right_0_in_reg_533 == ap_const_lv32_0) ? 1'b1 : 1'b0);

assign tmp_20_fu_1255_p2 = ((off_col_reg_543 == top_left_mid2_reg_1449) ? 1'b1 : 1'b0);

assign tmp_21_fu_1336_p2 = ((off_row_cast_fu_1332_p1 == bottom_right_reg_1558) ? 1'b1 : 1'b0);

assign tmp_22_fu_1341_p2 = ((off_row_reg_554 == top_left_mid2_reg_1449) ? 1'b1 : 1'b0);

assign tmp_23_cast6_fu_1266_p1 = off_col_reg_543;

assign tmp_23_cast_fu_1270_p1 = off_col_reg_543;

assign tmp_23_fu_888_p2 = ($signed(tmp_s_reg_1510) + $signed(tmp_10_reg_1567));

assign tmp_24_cast_fu_856_p1 = tmp_3_fu_850_p2;

assign tmp_24_fu_908_p2 = ($signed(tmp_11_reg_1580) + $signed(tmp_cast_reg_1505));

assign tmp_25_fu_1298_p2 = (($signed(off_col_cast_fu_1246_p1) > $signed(bottom_right_reg_1558)) ? 1'b1 : 1'b0);

assign tmp_27_fu_1274_p2 = (tmp_2_reg_1515 + tmp_23_cast_fu_1270_p1);

assign tmp_28_cast_fu_902_p1 = $signed(tmp_12_fu_898_p2);

assign tmp_28_fu_1123_p1 = bottom_right_0_in_reg_533[9:0];

assign tmp_29_cast_fu_892_p1 = $signed(tmp_23_fu_888_p2);

assign tmp_29_fu_1286_p2 = ($signed(tmp_11_reg_1580) + $signed(tmp_23_cast6_fu_1266_p1));

assign tmp_2_fu_846_p1 = tmp_s_fu_840_p2[19:0];

assign tmp_30_fu_1390_p2 = (($signed(off_row_cast_fu_1332_p1) > $signed(bottom_right_reg_1558)) ? 1'b1 : 1'b0);

assign tmp_31_fu_1358_p2 = (tmp_cast5_reg_1500 + phi_mul_reg_565);

assign tmp_32_cast_fu_912_p1 = $signed(tmp_24_fu_908_p2);

assign tmp_32_fu_1374_p2 = ($signed(tmp_10_reg_1567) + $signed(phi_mul_cast_fu_1316_p1));

assign tmp_36_cast_fu_1279_p1 = tmp_27_fu_1274_p2;

assign tmp_37_cast_fu_1291_p1 = $signed(tmp_29_fu_1286_p2);

assign tmp_39_cast_fu_1363_p1 = tmp_31_fu_1358_p2;

assign tmp_3_fu_850_p2 = (tmp_2_fu_846_p1 + tmp_cast5_fu_834_p1);

assign tmp_40_cast_fu_1379_p1 = tmp_32_fu_1374_p2;

assign tmp_6_neg_fu_966_p2 = (tmp_6_to_int_fu_963_p1 ^ ap_const_lv32_80000000);

assign tmp_6_to_int_fu_963_p1 = cosA_half_reg_1703;

assign tmp_7_fu_803_p2 = (tmp_fu_799_p1 | sweepnum_mid2_fu_791_p3);

assign tmp_7_neg_fu_980_p2 = (tmp_7_to_int_fu_977_p1 ^ ap_const_lv32_80000000);

assign tmp_7_to_int_fu_977_p1 = sinA_half_reg_1711;

assign tmp_8_fu_822_p3 = {{tmp_4_reg_1473}, {tmp_7_reg_1468}};

assign tmp_9_fu_828_p2 = ((tmp_8_fu_822_p3 == ap_const_lv10_0) ? 1'b1 : 1'b0);

assign tmp_cast5_fu_834_p1 = top_left_mid2_reg_1449;

assign tmp_cast_fu_837_p1 = top_left_mid2_reg_1449;

assign tmp_fu_799_p1 = top_left_mid2_fu_763_p3[2:0];

assign tmp_mid1_fu_771_p2 = ((sweepnum_1_fu_751_p2 == ap_const_lv3_5) ? 1'b1 : 1'b0);

assign tmp_mid2_fu_783_p3 = ((exitcond3_fu_757_p2[0:0] === 1'b1) ? tmp_mid1_fu_771_p2 : tmp1_fu_777_p2);

assign tmp_s_fu_840_p1 = tmp_s_fu_840_p10;

assign tmp_s_fu_840_p10 = top_left_mid2_reg_1449;

assign tmp_s_fu_840_p2 = (ap_const_lv21_310 * tmp_s_fu_840_p1);

assign top_left_1_fu_883_p2 = (top_left_mid2_reg_1449 + ap_const_lv10_1);

assign top_left_cast_fu_819_p1 = top_left_mid2_reg_1449;

assign top_left_mid2_fu_763_p3 = ((exitcond3_fu_757_p2[0:0] === 1'b1) ? ap_const_lv10_0 : top_left_reg_522);

assign uw_in_1_fu_1189_p3 = ((tmp_16_reg_1919[0:0] === 1'b1) ? ap_const_lv32_3F800000 : u_in_q0);

assign uy_int_fu_1016_p1 = uy_new_1_0_neg_fu_1010_p2;

assign uy_new_1_0_neg_fu_1010_p2 = (uy_new_1_0_to_int_fu_1007_p1 ^ ap_const_lv32_80000000);

assign uy_new_1_0_to_int_fu_1007_p1 = ux_new_reg_1757;

assign vw_in_1_fu_1170_p3 = ((tmp_16_reg_1919[0:0] === 1'b1) ? ap_const_lv32_3F800000 : v_in_q0);

assign vw_int_3_fu_1097_p3 = ((p_Result_s_reg_1792[0:0] === 1'b1) ? vw_int_fu_1093_p1 : reg_691);

assign vw_int_fu_1093_p1 = vw_int_neg_fu_1087_p2;

assign vw_int_neg_fu_1087_p2 = (vw_int_to_int_fu_1083_p1 ^ ap_const_lv32_80000000);

assign vw_int_to_int_fu_1083_p1 = reg_691;

assign vx_int_fu_1104_p3 = ((p_Result_s_reg_1792[0:0] === 1'b1) ? reg_701 : vy_int_reg_1767);

assign vy_int_2_fu_1110_p3 = ((p_Result_1_reg_1804[0:0] === 1'b1) ? vy_int_reg_1767 : reg_701);

assign vy_int_fu_1001_p1 = vy_int_neg_fu_995_p2;

assign vy_int_neg_fu_995_p2 = (vy_int_to_int_fu_991_p1 ^ ap_const_lv32_80000000);

assign vy_int_to_int_fu_991_p1 = reg_701;

assign vz_int_fu_1116_p3 = ((p_Result_1_reg_1804[0:0] === 1'b1) ? vw_int_fu_1093_p1 : reg_691);

assign w_out_1_neg_fu_1033_p2 = (p_Val2_s_fu_1021_p1 ^ ap_const_lv32_80000000);

assign w_out_2_fu_1043_p3 = ((p_Result_s_fu_1025_p3[0:0] === 1'b1) ? w_out_fu_1039_p1 : reg_709);

assign w_out_fu_1039_p1 = w_out_1_neg_fu_1033_p2;

assign x_in_2_fu_925_p3 = ((tmp_1_fu_918_p2[0:0] === 1'b1) ? A_q1 : s_in_q1);

assign x_in_3_fu_933_p3 = ((tmp_9_reg_1488[0:0] === 1'b1) ? x_in_2_fu_925_p3 : s_in_q1);

assign x_in_6_fu_1413_p3 = ((or_cond2_fu_1409_p2[0:0] === 1'b1) ? A_q1 : s_in_q1);

assign y_in_6_fu_1307_p3 = ((or_cond1_fu_1303_p2[0:0] === 1'b1) ? A_q1 : s_in_q1);

assign z_in_2_fu_940_p3 = ((tmp_9_reg_1488[0:0] === 1'b1) ? A_q1 : s_in_q1);

assign z_out_1_neg_fu_1064_p2 = (p_Val2_1_fu_1052_p1 ^ ap_const_lv32_80000000);

assign z_out_2_fu_1074_p3 = ((p_Result_1_fu_1056_p3[0:0] === 1'b1) ? z_out_fu_1070_p1 : reg_726);

assign z_out_fu_1070_p1 = z_out_1_neg_fu_1064_p2;

always @ (posedge ap_clk) begin
    tmp_cast5_reg_1500[19:10] <= 10'b0000000000;
    tmp_cast_reg_1505[20:10] <= 11'b00000000000;
end

endmodule //dut_svd_basic
