<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.12.0"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>SystemView Application: NOR/SRAM Controller functions</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/javascript" src="clipboard.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="cookie.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">SystemView Application<span id="projectnumber">&#160;v1.0</span>
   </div>
   <div id="projectbrief">STM32F411CE SEGGER SystemView Real-time Analysis with OLED Display</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.12.0 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() { codefold.init(0); });
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search',false);
  $(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="doc-content">
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function(){ initResizable(false); });
/* @license-end */
</script>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div class="header">
  <div class="summary">
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle"><div class="title">NOR/SRAM Controller functions<div class="ingroups"><a class="el" href="group___s_t_m32_f4xx___std_periph___driver.html">STM32F4xx_StdPeriph_Driver</a> &raquo; <a class="el" href="group___f_m_c.html">FMC</a> &raquo; <a class="el" href="group___f_m_c___private___functions.html">FMC_Private_Functions</a></div></div></div>
</div><!--header-->
<div class="contents">

<p>NOR/SRAM Controller functions.  
<a href="#details">More...</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="func-members" name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:ga749f92c3e2da92108640a24219bcbdb2" id="r_ga749f92c3e2da92108640a24219bcbdb2"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga749f92c3e2da92108640a24219bcbdb2">FMC_NORSRAMDeInit</a> (uint32_t FMC_Bank)</td></tr>
<tr class="memdesc:ga749f92c3e2da92108640a24219bcbdb2"><td class="mdescLeft">&#160;</td><td class="mdescRight">De-initializes the FMC NOR/SRAM Banks registers to their default reset values.  <br /></td></tr>
<tr class="separator:ga749f92c3e2da92108640a24219bcbdb2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae40ccb4f667c0242c737140103cc7ad0" id="r_gae40ccb4f667c0242c737140103cc7ad0"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gae40ccb4f667c0242c737140103cc7ad0">FMC_NORSRAMInit</a> (<a class="el" href="struct_f_m_c___n_o_r_s_r_a_m_init_type_def.html">FMC_NORSRAMInitTypeDef</a> *FMC_NORSRAMInitStruct)</td></tr>
<tr class="memdesc:gae40ccb4f667c0242c737140103cc7ad0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Initializes the FMC NOR/SRAM Banks according to the specified parameters in the FMC_NORSRAMInitStruct.  <br /></td></tr>
<tr class="separator:gae40ccb4f667c0242c737140103cc7ad0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad2795ba520c62d1232741e7f9c5db987" id="r_gad2795ba520c62d1232741e7f9c5db987"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gad2795ba520c62d1232741e7f9c5db987">FMC_NORSRAMStructInit</a> (<a class="el" href="struct_f_m_c___n_o_r_s_r_a_m_init_type_def.html">FMC_NORSRAMInitTypeDef</a> *FMC_NORSRAMInitStruct)</td></tr>
<tr class="memdesc:gad2795ba520c62d1232741e7f9c5db987"><td class="mdescLeft">&#160;</td><td class="mdescRight">Fills each FMC_NORSRAMInitStruct member with its default value.  <br /></td></tr>
<tr class="separator:gad2795ba520c62d1232741e7f9c5db987"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8f54c7882b41fa5ac2f43caf3a4f2f1a" id="r_ga8f54c7882b41fa5ac2f43caf3a4f2f1a"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga8f54c7882b41fa5ac2f43caf3a4f2f1a">FMC_NORSRAMCmd</a> (uint32_t FMC_Bank, <a class="el" href="group___exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> NewState)</td></tr>
<tr class="memdesc:ga8f54c7882b41fa5ac2f43caf3a4f2f1a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables or disables the specified NOR/SRAM Memory Bank.  <br /></td></tr>
<tr class="separator:ga8f54c7882b41fa5ac2f43caf3a4f2f1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<p>NOR/SRAM Controller functions. </p>
<pre class="fragment"> ===============================================================================
                    ##### NOR and SRAM Controller functions #####
 ===============================================================================  

 [..] The following sequence should be followed to configure the FMC to interface
      with SRAM, PSRAM, NOR or OneNAND memory connected to the NOR/SRAM Bank:
 
   (#) Enable the clock for the FMC and associated GPIOs using the following functions:
          RCC_AHB3PeriphClockCmd(RCC_AHB3Periph_FMC, ENABLE);
          RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOx, ENABLE);

   (#) FMC pins configuration 
       (++) Connect the involved FMC pins to AF12 using the following function 
            GPIO_PinAFConfig(GPIOx, GPIO_PinSourcex, GPIO_AF_FMC); 
       (++) Configure these FMC pins in alternate function mode by calling the function
            GPIO_Init();    
       
   (#) Declare a FMC_NORSRAMInitTypeDef structure, for example:
          FMC_NORSRAMInitTypeDef  FMC_NORSRAMInitStructure;
      and fill the FMC_NORSRAMInitStructure variable with the allowed values of
      the structure member.
      
   (#) Initialize the NOR/SRAM Controller by calling the function
          FMC_NORSRAMInit(&amp;FMC_NORSRAMInitStructure); 

   (#) Then enable the NOR/SRAM Bank, for example:
          FMC_NORSRAMCmd(FMC_Bank1_NORSRAM2, ENABLE);  

   (#) At this stage you can read/write from/to the memory connected to the NOR/SRAM Bank. </pre> <h2 class="groupheader">Function Documentation</h2>
<a id="ga8f54c7882b41fa5ac2f43caf3a4f2f1a" name="ga8f54c7882b41fa5ac2f43caf3a4f2f1a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8f54c7882b41fa5ac2f43caf3a4f2f1a">&#9670;&#160;</a></span>FMC_NORSRAMCmd()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void FMC_NORSRAMCmd </td>
          <td>(</td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>FMC_Bank</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group___exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a></td>          <td class="paramname"><span class="paramname"><em>NewState</em></span>&#160;)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enables or disables the specified NOR/SRAM Memory Bank. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">FMC_Bank</td><td>specifies the FMC Bank to be used This parameter can be one of the following values: <ul>
<li>FMC_Bank1_NORSRAM1: FMC Bank1 NOR/SRAM1 <br  />
 </li>
<li>FMC_Bank1_NORSRAM2: FMC Bank1 NOR/SRAM2 </li>
<li>FMC_Bank1_NORSRAM3: FMC Bank1 NOR/SRAM3 </li>
<li>FMC_Bank1_NORSRAM4: FMC Bank1 NOR/SRAM4 </li>
</ul>
</td></tr>
    <tr><td class="paramname">NewState</td><td>new state of the FMC_Bank. This parameter can be: ENABLE or DISABLE. </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32f4xx__fmc_8c_source.html#l00306">306</a> of file <a class="el" href="stm32f4xx__fmc_8c_source.html">stm32f4xx_fmc.c</a>.</p>

<p class="reference">References <a class="el" href="stm32f4xx__conf_8h_source.html#l00160">assert_param</a>, <a class="el" href="stm32f4xx__fmc_8c_source.html#l00053">BCR_MBKEN_RESET</a>, <a class="el" href="stm32f4xx__fmc_8c_source.html#l00052">BCR_MBKEN_SET</a>, <a class="el" href="stm32f4xx_8h_source.html#l00853">DISABLE</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00351">IS_FMC_NORSRAM_BANK</a>, and <a class="el" href="stm32f4xx_8h_source.html#l00854">IS_FUNCTIONAL_STATE</a>.</p>

</div>
</div>
<a id="ga749f92c3e2da92108640a24219bcbdb2" name="ga749f92c3e2da92108640a24219bcbdb2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga749f92c3e2da92108640a24219bcbdb2">&#9670;&#160;</a></span>FMC_NORSRAMDeInit()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void FMC_NORSRAMDeInit </td>
          <td>(</td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>FMC_Bank</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>De-initializes the FMC NOR/SRAM Banks registers to their default reset values. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">FMC_Bank</td><td>specifies the FMC Bank to be used This parameter can be one of the following values: <ul>
<li>FMC_Bank1_NORSRAM1: FMC Bank1 NOR/SRAM1 <br  />
 </li>
<li>FMC_Bank1_NORSRAM2: FMC Bank1 NOR/SRAM2 </li>
<li>FMC_Bank1_NORSRAM3: FMC Bank1 NOR/SRAM3 </li>
<li>FMC_Bank1_NORSRAM4: FMC Bank1 NOR/SRAM4 </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32f4xx__fmc_8c_source.html#l00129">129</a> of file <a class="el" href="stm32f4xx__fmc_8c_source.html">stm32f4xx_fmc.c</a>.</p>

<p class="reference">References <a class="el" href="stm32f4xx__conf_8h_source.html#l00160">assert_param</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00346">FMC_Bank1_NORSRAM1</a>, and <a class="el" href="stm32f4xx__fmc_8h_source.html#l00351">IS_FMC_NORSRAM_BANK</a>.</p>

</div>
</div>
<a id="gae40ccb4f667c0242c737140103cc7ad0" name="gae40ccb4f667c0242c737140103cc7ad0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae40ccb4f667c0242c737140103cc7ad0">&#9670;&#160;</a></span>FMC_NORSRAMInit()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void FMC_NORSRAMInit </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_f_m_c___n_o_r_s_r_a_m_init_type_def.html">FMC_NORSRAMInitTypeDef</a> *</td>          <td class="paramname"><span class="paramname"><em>FMC_NORSRAMInitStruct</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Initializes the FMC NOR/SRAM Banks according to the specified parameters in the FMC_NORSRAMInitStruct. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">FMC_NORSRAMInitStruct</td><td>: pointer to a <a class="el" href="struct_f_m_c___n_o_r_s_r_a_m_init_type_def.html" title="FMC NOR/SRAM Init structure definition.">FMC_NORSRAMInitTypeDef</a> structure that contains the configuration information for the FMC NOR/SRAM specified Banks. <br  />
 </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32f4xx__fmc_8c_source.html#l00156">156</a> of file <a class="el" href="stm32f4xx__fmc_8c_source.html">stm32f4xx_fmc.c</a>.</p>

<p class="reference">References <a class="el" href="stm32f4xx__conf_8h_source.html#l00160">assert_param</a>, <a class="el" href="stm32f4xx__fmc_8c_source.html#l00054">BCR_FACCEN_SET</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00080">FMC_NORSRAMTimingInitTypeDef::FMC_AccessMode</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00053">FMC_NORSRAMTimingInitTypeDef::FMC_AddressHoldTime</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00048">FMC_NORSRAMTimingInitTypeDef::FMC_AddressSetupTime</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00130">FMC_NORSRAMInitTypeDef::FMC_AsynchronousWait</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00089">FMC_NORSRAMInitTypeDef::FMC_Bank</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00346">FMC_Bank1_NORSRAM1</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00103">FMC_NORSRAMInitTypeDef::FMC_BurstAccessMode</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00445">FMC_BurstAccessMode_Enable</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00063">FMC_NORSRAMTimingInitTypeDef::FMC_BusTurnAroundDuration</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00555">FMC_CClock_SyncAsync</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00068">FMC_NORSRAMTimingInitTypeDef::FMC_CLKDivision</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00137">FMC_NORSRAMInitTypeDef::FMC_ContinousClock</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00092">FMC_NORSRAMInitTypeDef::FMC_DataAddressMux</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00072">FMC_NORSRAMTimingInitTypeDef::FMC_DataLatency</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00058">FMC_NORSRAMTimingInitTypeDef::FMC_DataSetupTime</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00127">FMC_NORSRAMInitTypeDef::FMC_ExtendedMode</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00529">FMC_ExtendedMode_Enable</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00100">FMC_NORSRAMInitTypeDef::FMC_MemoryDataWidth</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00096">FMC_NORSRAMInitTypeDef::FMC_MemoryType</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00416">FMC_MemoryType_NOR</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00143">FMC_NORSRAMInitTypeDef::FMC_ReadWriteTimingStruct</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00123">FMC_NORSRAMInitTypeDef::FMC_WaitSignal</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00115">FMC_NORSRAMInitTypeDef::FMC_WaitSignalActive</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00107">FMC_NORSRAMInitTypeDef::FMC_WaitSignalPolarity</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00111">FMC_NORSRAMInitTypeDef::FMC_WrapMode</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00134">FMC_NORSRAMInitTypeDef::FMC_WriteBurst</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00120">FMC_NORSRAMInitTypeDef::FMC_WriteOperation</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00145">FMC_NORSRAMInitTypeDef::FMC_WriteTimingStruct</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00619">IS_FMC_ACCESS_MODE</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00574">IS_FMC_ADDRESS_HOLD_TIME</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00566">IS_FMC_ADDRESS_SETUP_TIME</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00459">IS_FMC_ASYNWAIT</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00447">IS_FMC_BURSTMODE</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00598">IS_FMC_CLK_DIV</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00557">IS_FMC_CONTINOUS_CLOCK</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00606">IS_FMC_DATA_LATENCY</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00582">IS_FMC_DATASETUP_TIME</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00531">IS_FMC_EXTENDED_MODE</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00418">IS_FMC_MEMORY</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00404">IS_FMC_MUX</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00351">IS_FMC_NORSRAM_BANK</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00433">IS_FMC_NORSRAM_MEMORY_WIDTH</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00590">IS_FMC_TURNAROUND_TIME</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00471">IS_FMC_WAIT_POLARITY</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00495">IS_FMC_WAIT_SIGNAL_ACTIVE</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00519">IS_FMC_WAITE_SIGNAL</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00483">IS_FMC_WRAP_MODE</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00544">IS_FMC_WRITE_BURST</a>, and <a class="el" href="stm32f4xx__fmc_8h_source.html#l00507">IS_FMC_WRITE_OPERATION</a>.</p>

</div>
</div>
<a id="gad2795ba520c62d1232741e7f9c5db987" name="gad2795ba520c62d1232741e7f9c5db987"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad2795ba520c62d1232741e7f9c5db987">&#9670;&#160;</a></span>FMC_NORSRAMStructInit()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void FMC_NORSRAMStructInit </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_f_m_c___n_o_r_s_r_a_m_init_type_def.html">FMC_NORSRAMInitTypeDef</a> *</td>          <td class="paramname"><span class="paramname"><em>FMC_NORSRAMInitStruct</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Fills each FMC_NORSRAMInitStruct member with its default value. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">FMC_NORSRAMInitStruct</td><td>pointer to a <a class="el" href="struct_f_m_c___n_o_r_s_r_a_m_init_type_def.html" title="FMC NOR/SRAM Init structure definition.">FMC_NORSRAMInitTypeDef</a> structure which will be initialized. </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32f4xx__fmc_8c_source.html#l00273">273</a> of file <a class="el" href="stm32f4xx__fmc_8c_source.html">stm32f4xx_fmc.c</a>.</p>

<p class="reference">References <a class="el" href="stm32f4xx__fmc_8h_source.html#l00130">FMC_NORSRAMInitTypeDef::FMC_AsynchronousWait</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00456">FMC_AsynchronousWait_Disable</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00089">FMC_NORSRAMInitTypeDef::FMC_Bank</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00346">FMC_Bank1_NORSRAM1</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00103">FMC_NORSRAMInitTypeDef::FMC_BurstAccessMode</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00444">FMC_BurstAccessMode_Disable</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00554">FMC_CClock_SyncOnly</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00137">FMC_NORSRAMInitTypeDef::FMC_ContinousClock</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00092">FMC_NORSRAMInitTypeDef::FMC_DataAddressMux</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00402">FMC_DataAddressMux_Enable</a>, <a class="el" href="stm32f4xx__fmc_8c_source.html#l00042">FMC_DefaultTimingStruct</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00127">FMC_NORSRAMInitTypeDef::FMC_ExtendedMode</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00528">FMC_ExtendedMode_Disable</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00100">FMC_NORSRAMInitTypeDef::FMC_MemoryDataWidth</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00096">FMC_NORSRAMInitTypeDef::FMC_MemoryType</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00414">FMC_MemoryType_SRAM</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00430">FMC_NORSRAM_MemoryDataWidth_16b</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00143">FMC_NORSRAMInitTypeDef::FMC_ReadWriteTimingStruct</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00123">FMC_NORSRAMInitTypeDef::FMC_WaitSignal</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00517">FMC_WaitSignal_Enable</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00115">FMC_NORSRAMInitTypeDef::FMC_WaitSignalActive</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00492">FMC_WaitSignalActive_BeforeWaitState</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00107">FMC_NORSRAMInitTypeDef::FMC_WaitSignalPolarity</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00468">FMC_WaitSignalPolarity_Low</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00111">FMC_NORSRAMInitTypeDef::FMC_WrapMode</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00480">FMC_WrapMode_Disable</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00134">FMC_NORSRAMInitTypeDef::FMC_WriteBurst</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00541">FMC_WriteBurst_Disable</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00120">FMC_NORSRAMInitTypeDef::FMC_WriteOperation</a>, <a class="el" href="stm32f4xx__fmc_8h_source.html#l00505">FMC_WriteOperation_Enable</a>, and <a class="el" href="stm32f4xx__fmc_8h_source.html#l00145">FMC_NORSRAMInitTypeDef::FMC_WriteTimingStruct</a>.</p>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.12.0
</small></address>
</div><!-- doc-content -->
</body>
</html>
