Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\Users\rohan\development\capstone\ECE554CPU_WORKING\obstacle_top.qsys --block-symbol-file --output-directory=C:\Users\rohan\development\capstone\ECE554CPU_WORKING\obstacle --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading ECE554CPU_WORKING/obstacle_top.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 24.1]
Progress: Parameterizing module clk_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 24.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\rohan\development\capstone\ECE554CPU_WORKING\obstacle_top.qsys --synthesis=VERILOG --output-directory=C:\Users\rohan\development\capstone\ECE554CPU_WORKING\obstacle\synthesis --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading ECE554CPU_WORKING/obstacle_top.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 24.1]
Progress: Parameterizing module clk_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 24.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: obstacle_top: Generating "obstacle_top" for QUARTUS_SYNTH
Info: onchip_memory2_0: Starting RTL generation for module 'obstacle_top_onchip_memory2_0'
Info: onchip_memory2_0:   Generation command is [exec cmd /c {set LC_ALL=C&& C:/intelfpga_lite/24.1std/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/24.1std/quartus/bin64/perl/lib -I C:/intelfpga_lite/24.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/24.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/24.1std/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/24.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/24.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=obstacle_top_onchip_memory2_0 --dir=C:/Users/rohan/AppData/Local/Temp/alt0207_454317491811557849.dir/0002_onchip_memory2_0_gen/ --quartus_dir=C:/intelfpga_lite/24.1std/quartus --verilog --config=C:/Users/rohan/AppData/Local/Temp/alt0207_454317491811557849.dir/0002_onchip_memory2_0_gen//obstacle_top_onchip_memory2_0_component_configuration.pl --do_build_sim=0}]
Info: onchip_memory2_0: Done RTL generation for module 'obstacle_top_onchip_memory2_0'
Info: onchip_memory2_0: "obstacle_top" instantiated altera_avalon_onchip_memory2 "onchip_memory2_0"
Info: obstacle_top: Done "obstacle_top" with 2 modules, 2 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
