git clone --depth 1 --no-tags https://github.com/SamueldaCostaAraujoNunes/CD-PBL1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/342240778
git clone --depth 1 --no-tags https://github.com/pep0/zip_beginner_tutorials.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/342029825
git clone --depth 1 --no-tags https://github.com/thiagorss/processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/342415578
git clone --depth 1 --no-tags https://github.com/Grasol/sticky.arch.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/345200946
git clone --depth 1 --no-tags https://github.com/ammaarahmad1999/Switching-Theory.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/345333088
git clone --depth 1 --no-tags https://github.com/mr-gaurav/Random-Sequence-Counter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/345292551
git clone --depth 1 --no-tags https://github.com/seokyoungkim1231/2020_spring_TA_Digital_System.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/343982156
git clone --depth 1 --no-tags https://github.com/mr-gaurav/DIVIDE-TWO-8-BIT-NUMBER-BY-REPEATED-SUBTRACTION.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/342494708
git clone --depth 1 --no-tags https://github.com/yyyyyt123/MIPS_CPU_5_Pipelines.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/342804940
git clone --depth 1 --no-tags https://github.com/yonatan-katz/lighthouse.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/342933378
git clone --depth 1 --no-tags https://github.com/SoraneYuki/Verilog-Classroom-Practice.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/341769758
git clone --depth 1 --no-tags https://github.com/poorse02/Decryption.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/344552183
git clone --depth 1 --no-tags https://github.com/Mr-southerly/Study.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/344752726
git clone --depth 1 --no-tags https://github.com/rej696/fpga-tutorials.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/348806115
git clone --depth 1 --no-tags https://github.com/fane5115/decryption-module.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/348369062
git clone --depth 1 --no-tags https://github.com/fuxkingmen/learngit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/349504384
git clone --depth 1 --no-tags https://github.com/isu92neth/Building-a-Memory-Hierarchy.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/349415544
git clone --depth 1 --no-tags https://github.com/SarvitK/Verilog-Lab-Designs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/349971016
git clone --depth 1 --no-tags https://github.com/rhb418/processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/352550105
git clone --depth 1 --no-tags https://github.com/Maiux92/Salsa20SystemVerilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/350385257
git clone --depth 1 --no-tags https://github.com/lsylsyzz/sheng.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/351269583
git clone --depth 1 --no-tags https://github.com/juanmelo13/Computer-System-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/351285194
git clone --depth 1 --no-tags https://github.com/Monchell/vhdl-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/343623412
git clone --depth 1 --no-tags https://github.com/hohaicongthuan/0x55AA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/343692454
git clone --depth 1 --no-tags https://github.com/jiotich/tp01-isl.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/349168353
git clone --depth 1 --no-tags https://github.com/abhi5459/Y86-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/348984134
git clone --depth 1 --no-tags https://github.com/mohammaderm/digital-lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/347435794
git clone --depth 1 --no-tags https://github.com/blerdwor/W21-CSM152A.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/352126599
git clone --depth 1 --no-tags https://github.com/Mariam-Zanaty/uart.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/347588020
git clone --depth 1 --no-tags https://github.com/maiabdeltwab/MIPS-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/347753767
git clone --depth 1 --no-tags https://github.com/Rizzist/VerilogVHDLpractice.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/347900871
git clone --depth 1 --no-tags https://github.com/desperandumbellum/MIPT_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/350861281
git clone --depth 1 --no-tags https://github.com/I4N4P/Basys3_screen_controlling_by_VGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/350851978
git clone --depth 1 --no-tags https://github.com/RezaAbbaszadeh/MIPS-Pipeline.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/350658286
git clone --depth 1 --no-tags https://github.com/mzhong99/FPGA-Mandelbrot-Viewer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/350731083
git clone --depth 1 --no-tags https://github.com/0x444d4d/cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/343819138
git clone --depth 1 --no-tags https://github.com/michellenovenda/Logic-Design-Laboratory.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/341578139
git clone --depth 1 --no-tags https://github.com/Arenngor/ECE-2700-Debouncer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/343660011
git clone --depth 1 --no-tags https://github.com/GuhSerafs/Verilog-HDL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/343564700
git clone --depth 1 --no-tags https://github.com/JIHernandez13/FPGA_Lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/345495459
git clone --depth 1 --no-tags https://github.com/riyenas0925/Verilog_HDL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/345943107
git clone --depth 1 --no-tags https://github.com/edstott/EEE2Rover-dev.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/346058356
git clone --depth 1 --no-tags https://github.com/mirunamaria98/RISC_V_Processor_Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/346073245
git clone --depth 1 --no-tags https://github.com/developersage/Verilog-simplecounter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/341794300
git clone --depth 1 --no-tags https://github.com/jedbrooke/ChromeDino-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/342061347
git clone --depth 1 --no-tags https://github.com/18521383/CE-DESIGN-3T.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/344990425
git clone --depth 1 --no-tags https://github.com/zabbidou/RISC-V.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/345818268
git clone --depth 1 --no-tags https://github.com/shapocunxiaolaodi/High-Speed-Exponent.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/345914526
git clone --depth 1 --no-tags https://github.com/mslinklater/nandland.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/345753612
git clone --depth 1 --no-tags https://github.com/unal-edigital1-lab/lab00-RockSpartan3000.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/346389881
git clone --depth 1 --no-tags https://github.com/mahdibohloul/DigitalSystemsCA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/346992280
git clone --depth 1 --no-tags https://github.com/Tatev2919/CLKx4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/346979870
git clone --depth 1 --no-tags https://github.com/mcdag/ProjetoHardware.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/348910099
git clone --depth 1 --no-tags https://github.com/aaku2009/Multicombinational_Circuit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/349359853
git clone --depth 1 --no-tags https://github.com/Andrew-LTC/Lab6.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/349912230
git clone --depth 1 --no-tags https://github.com/oliviawu77/CPU-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/349937546
git clone --depth 1 --no-tags https://github.com/jackle1/CPU-Design-and-Implementation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/349242327
git clone --depth 1 --no-tags https://github.com/afsngr/Very-Simple-CPU-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/349971026
git clone --depth 1 --no-tags https://github.com/turbonoodles/3500lab8.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/350098485
git clone --depth 1 --no-tags https://github.com/Speedweener/EE2026-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/342130677
git clone --depth 1 --no-tags https://github.com/mr-gaurav/Multiplication-by-repeated-addition.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/342513366
git clone --depth 1 --no-tags https://github.com/elbasit/DSD_by_ABC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/342234217
git clone --depth 1 --no-tags https://github.com/sagheer-shah/DSD_spring.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/342234731
git clone --depth 1 --no-tags https://github.com/chandlerbing65nm/FPGA-Design-Coursera.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/341769104
git clone --depth 1 --no-tags https://github.com/fhideous/MIET_verilog_labs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/343905862
git clone --depth 1 --no-tags https://github.com/unal-edigital1-lab/lab00-jusierraa.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/346417372
git clone --depth 1 --no-tags https://github.com/Stonerdk/csed311_lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/349771044
git clone --depth 1 --no-tags https://github.com/MohammadRostami71/Random-Test-Socket-RTS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/351541231
git clone --depth 1 --no-tags https://github.com/mayankp291/EE2026-Design-Project-2021.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/350544348
git clone --depth 1 --no-tags https://github.com/ALAN-Hu-1999/CPEN311.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/350577301
git clone --depth 1 --no-tags https://github.com/TeddyJack/ast_bos_reliability.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/351461242
git clone --depth 1 --no-tags https://github.com/Khaliddxx/RISC-V-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/347765360
git clone --depth 1 --no-tags https://github.com/ChienLing/Computer-Organization.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/345348797
git clone --depth 1 --no-tags https://github.com/HumanBeingXenon/function-generator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/345135267
git clone --depth 1 --no-tags https://github.com/VikramT19/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/345849590
git clone --depth 1 --no-tags https://github.com/antorsae/Template_MiSTer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/346127243
git clone --depth 1 --no-tags https://github.com/JaxonCoward/UT_460M_Lab3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/346182785
git clone --depth 1 --no-tags https://github.com/unal-edigital1-lab/lab00-sebrodriguezmor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/346388985
git clone --depth 1 --no-tags https://github.com/unal-edigital1-lab/lab00-rdramosip.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/346417068
git clone --depth 1 --no-tags https://github.com/pvelb/ClockProject.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/348057984
git clone --depth 1 --no-tags https://github.com/AhmetSelimPehlivan/AES-Encryption-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/348326060
git clone --depth 1 --no-tags https://github.com/turbonoodles/3500lab7.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/348444727
git clone --depth 1 --no-tags https://github.com/Raitis3000/various_verilog_projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/347441628
git clone --depth 1 --no-tags https://github.com/kartikeyrai-me/32-bit-RISC-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/347260860
git clone --depth 1 --no-tags https://github.com/carmaking/SoC-design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/347406192
git clone --depth 1 --no-tags https://github.com/snapdensing/CoE113.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/347922371
git clone --depth 1 --no-tags https://github.com/ng-andre/EE2026-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/348004924
git clone --depth 1 --no-tags https://github.com/Gazda9451/Digital-Multipler-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/342341663
git clone --depth 1 --no-tags https://github.com/phucleminh/PPT.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/343690185
git clone --depth 1 --no-tags https://github.com/ungurasu/exercitii_verilogHDL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/343753437
git clone --depth 1 --no-tags https://github.com/Q-b1t/Tareas-Leonel.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/343647019
git clone --depth 1 --no-tags https://github.com/amaltaha67/Lock-System-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/341901031
git clone --depth 1 --no-tags https://github.com/jacobmjohnson1999/JacobJohnsonProjects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/344581705
git clone --depth 1 --no-tags https://github.com/evgeniyBolnov/sort_test_task.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/344700646
git clone --depth 1 --no-tags https://github.com/MikeCovrado/z2a_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/344659437
