// Seed: 299253345
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  always @(1 or negedge id_1) begin : LABEL_0
    id_3 = 1 == id_1;
  end
  wire id_4;
  tri  id_5;
  assign id_1 = id_5 - 1;
  assign module_1.type_9 = 0;
  wire id_6, id_7, id_8;
endmodule
module module_1 (
    input tri1 id_0,
    input tri0 id_1,
    input wire id_2
);
  wand id_4;
  wire id_5;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_5
  );
  assign id_4 = 1;
  tri id_6 = 1 < 1;
endmodule
