`ifndef REM_FULL_REG_SV
    `define REM_FULL_REG_SV
	 
module rem_full_reg
import pkg_system_mdr::*;
(
	input clk, 
	input rst,
	input signed[31:0] i_result,
	input signed[31:0] i_remainder,
	
	output signed[31:0] o_register
);

logic signed[31:0] r_register;

always_ff@(posedge clk, negedge rst) begin
	if(~rst)
		r_register <= '0;
	else if(i_result[0])
		r_register <= i_remainder;
	else 
		r_register <= i_result;
end

assign o_register = r_register;

endmodule //division
`endif
