
*** Running vivado
    with args -log design_1_rst_ps7_0_50M_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_rst_ps7_0_50M_0.tcl


****** Vivado v2017.3 (64-bit)
  **** SW Build 2018833 on Wed Oct  4 19:58:07 MDT 2017
  **** IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source design_1_rst_ps7_0_50M_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1388.500 ; gain = 81.992 ; free physical = 82622 ; free virtual = 91716
INFO: [Synth 8-638] synthesizing module 'design_1_rst_ps7_0_50M_0' [/home/ecelrc/students/agroszewski/arch18/vivado/zynq_design_1/zynq_design_1.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/synth/design_1_rst_ps7_0_50M_0.vhd:74]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [/home/ecelrc/students/agroszewski/arch18/vivado/zynq_design_1/zynq_design_1.srcs/sources_1/bd/design_1/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-638] synthesizing module 'lpf' [/home/ecelrc/students/agroszewski/arch18/vivado/zynq_design_1/zynq_design_1.srcs/sources_1/bd/design_1/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-638] synthesizing module 'SRL16' [/usr/local/packages/xilinx_2017/Vivado/2017.3/scripts/rt/data/unisim_comp.v:50689]
INFO: [Synth 8-256] done synthesizing module 'SRL16' (1#1) [/usr/local/packages/xilinx_2017/Vivado/2017.3/scripts/rt/data/unisim_comp.v:50689]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [/home/ecelrc/students/agroszewski/arch18/vivado/zynq_design_1/zynq_design_1.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (2#1) [/home/ecelrc/students/agroszewski/arch18/vivado/zynq_design_1/zynq_design_1.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (3#1) [/home/ecelrc/students/agroszewski/arch18/vivado/zynq_design_1/zynq_design_1.srcs/sources_1/bd/design_1/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [/home/ecelrc/students/agroszewski/arch18/vivado/zynq_design_1/zynq_design_1.srcs/sources_1/bd/design_1/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [/home/ecelrc/students/agroszewski/arch18/vivado/zynq_design_1/zynq_design_1.srcs/sources_1/bd/design_1/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (4#1) [/home/ecelrc/students/agroszewski/arch18/vivado/zynq_design_1/zynq_design_1.srcs/sources_1/bd/design_1/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (5#1) [/home/ecelrc/students/agroszewski/arch18/vivado/zynq_design_1/zynq_design_1.srcs/sources_1/bd/design_1/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (6#1) [/home/ecelrc/students/agroszewski/arch18/vivado/zynq_design_1/zynq_design_1.srcs/sources_1/bd/design_1/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-256] done synthesizing module 'design_1_rst_ps7_0_50M_0' (7#1) [/home/ecelrc/students/agroszewski/arch18/vivado/zynq_design_1/zynq_design_1.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/synth/design_1_rst_ps7_0_50M_0.vhd:74]
Finished RTL Elaboration : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1431.047 ; gain = 124.539 ; free physical = 82489 ; free virtual = 91584
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1431.047 ; gain = 124.539 ; free physical = 82499 ; free virtual = 91594
INFO: [Device 21-403] Loading part xc7z020clg484-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1827.195 ; gain = 0.008 ; free physical = 81144 ; free virtual = 90264
Finished Constraint Validation : Time (s): cpu = 00:00:43 ; elapsed = 00:01:25 . Memory (MB): peak = 1827.195 ; gain = 520.688 ; free physical = 81399 ; free virtual = 90521
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:43 ; elapsed = 00:01:25 . Memory (MB): peak = 1827.195 ; gain = 520.688 ; free physical = 81399 ; free virtual = 90521
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:43 ; elapsed = 00:01:25 . Memory (MB): peak = 1827.195 ; gain = 520.688 ; free physical = 81404 ; free virtual = 90524
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:43 ; elapsed = 00:01:25 . Memory (MB): peak = 1827.195 ; gain = 520.688 ; free physical = 81381 ; free virtual = 90502
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:44 ; elapsed = 00:01:26 . Memory (MB): peak = 1827.195 ; gain = 520.688 ; free physical = 81360 ; free virtual = 90481
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:54 ; elapsed = 00:01:44 . Memory (MB): peak = 1827.195 ; gain = 520.688 ; free physical = 81021 ; free virtual = 90142
Finished Timing Optimization : Time (s): cpu = 00:00:54 ; elapsed = 00:01:44 . Memory (MB): peak = 1827.195 ; gain = 520.688 ; free physical = 81030 ; free virtual = 90152
Finished Technology Mapping : Time (s): cpu = 00:00:54 ; elapsed = 00:01:44 . Memory (MB): peak = 1827.195 ; gain = 520.688 ; free physical = 81031 ; free virtual = 90153
Finished IO Insertion : Time (s): cpu = 00:00:55 ; elapsed = 00:01:45 . Memory (MB): peak = 1827.195 ; gain = 520.688 ; free physical = 81022 ; free virtual = 90143
Finished Renaming Generated Instances : Time (s): cpu = 00:00:55 ; elapsed = 00:01:45 . Memory (MB): peak = 1827.195 ; gain = 520.688 ; free physical = 81022 ; free virtual = 90143
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:55 ; elapsed = 00:01:45 . Memory (MB): peak = 1827.195 ; gain = 520.688 ; free physical = 81022 ; free virtual = 90143
Finished Renaming Generated Ports : Time (s): cpu = 00:00:55 ; elapsed = 00:01:45 . Memory (MB): peak = 1827.195 ; gain = 520.688 ; free physical = 81022 ; free virtual = 90143
Finished Handling Custom Attributes : Time (s): cpu = 00:00:55 ; elapsed = 00:01:45 . Memory (MB): peak = 1827.195 ; gain = 520.688 ; free physical = 81022 ; free virtual = 90143
Finished Renaming Generated Nets : Time (s): cpu = 00:00:55 ; elapsed = 00:01:45 . Memory (MB): peak = 1827.195 ; gain = 520.688 ; free physical = 81022 ; free virtual = 90143

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |LUT1  |     5|
|2     |LUT2  |     9|
|3     |LUT3  |     1|
|4     |LUT4  |     6|
|5     |LUT5  |     3|
|6     |LUT6  |     1|
|7     |SRL16 |     1|
|8     |FDR   |     8|
|9     |FDRE  |    28|
|10    |FDSE  |     4|
+------+------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:00:55 ; elapsed = 00:01:45 . Memory (MB): peak = 1827.195 ; gain = 520.688 ; free physical = 81022 ; free virtual = 90143
synth_design: Time (s): cpu = 00:00:57 ; elapsed = 00:01:46 . Memory (MB): peak = 1827.195 ; gain = 545.512 ; free physical = 81038 ; free virtual = 90160
