// Seed: 2745817462
module module_0 (
    output wire void id_0,
    input supply1 id_1,
    output wire id_2,
    input supply1 id_3,
    input tri1 id_4,
    output tri1 id_5,
    input tri id_6,
    input tri id_7,
    output tri id_8,
    input supply0 id_9
    , id_12 = 1,
    input uwire id_10
);
  assign id_8 = 1'b0;
  wire id_13, id_14, id_15;
  assign id_5 = id_4;
endmodule
module module_1 (
    output supply0 id_0,
    output wand id_1,
    input wor id_2,
    input wor id_3,
    input wor id_4,
    input wire id_5,
    input tri1 id_6,
    output tri1 id_7,
    output logic id_8,
    input tri1 id_9
);
  initial id_8 <= (1'b0);
  wire id_11;
  module_0(
      id_0, id_3, id_1, id_9, id_9, id_1, id_6, id_6, id_0, id_6, id_3
  );
endmodule
