{
  "module_name": "dce_hwseq.h",
  "hash_id": "f6fcdbed0594baaa2b90c65d46387175df2e3454f61a4420524b52774717d788",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/amd/display/dc/dce/dce_hwseq.h",
  "human_readable_source": " \n#ifndef __DCE_HWSEQ_H__\n#define __DCE_HWSEQ_H__\n\n#include \"dc_types.h\"\n\n#define HWSEQ_DCEF_REG_LIST_DCE8() \\\n\t.DCFE_CLOCK_CONTROL[0] = mmCRTC0_CRTC_DCFE_CLOCK_CONTROL, \\\n\t.DCFE_CLOCK_CONTROL[1] = mmCRTC1_CRTC_DCFE_CLOCK_CONTROL, \\\n\t.DCFE_CLOCK_CONTROL[2] = mmCRTC2_CRTC_DCFE_CLOCK_CONTROL, \\\n\t.DCFE_CLOCK_CONTROL[3] = mmCRTC3_CRTC_DCFE_CLOCK_CONTROL, \\\n\t.DCFE_CLOCK_CONTROL[4] = mmCRTC4_CRTC_DCFE_CLOCK_CONTROL, \\\n\t.DCFE_CLOCK_CONTROL[5] = mmCRTC5_CRTC_DCFE_CLOCK_CONTROL\n\n#define HWSEQ_DCEF_REG_LIST() \\\n\tSRII(DCFE_CLOCK_CONTROL, DCFE, 0), \\\n\tSRII(DCFE_CLOCK_CONTROL, DCFE, 1), \\\n\tSRII(DCFE_CLOCK_CONTROL, DCFE, 2), \\\n\tSRII(DCFE_CLOCK_CONTROL, DCFE, 3), \\\n\tSRII(DCFE_CLOCK_CONTROL, DCFE, 4), \\\n\tSRII(DCFE_CLOCK_CONTROL, DCFE, 5), \\\n\tSR(DC_MEM_GLOBAL_PWR_REQ_CNTL)\n\n#define HWSEQ_BLND_REG_LIST() \\\n\tSRII(BLND_V_UPDATE_LOCK, BLND, 0), \\\n\tSRII(BLND_V_UPDATE_LOCK, BLND, 1), \\\n\tSRII(BLND_V_UPDATE_LOCK, BLND, 2), \\\n\tSRII(BLND_V_UPDATE_LOCK, BLND, 3), \\\n\tSRII(BLND_V_UPDATE_LOCK, BLND, 4), \\\n\tSRII(BLND_V_UPDATE_LOCK, BLND, 5), \\\n\tSRII(BLND_CONTROL, BLND, 0), \\\n\tSRII(BLND_CONTROL, BLND, 1), \\\n\tSRII(BLND_CONTROL, BLND, 2), \\\n\tSRII(BLND_CONTROL, BLND, 3), \\\n\tSRII(BLND_CONTROL, BLND, 4), \\\n\tSRII(BLND_CONTROL, BLND, 5)\n\n#define HSWEQ_DCN_PIXEL_RATE_REG_LIST(blk, inst) \\\n\tSRII(PIXEL_RATE_CNTL, blk, inst), \\\n\tSRII(PHYPLL_PIXEL_RATE_CNTL, blk, inst)\n\n#define HWSEQ_PIXEL_RATE_REG_LIST(blk) \\\n\tSRII(PIXEL_RATE_CNTL, blk, 0), \\\n\tSRII(PIXEL_RATE_CNTL, blk, 1), \\\n\tSRII(PIXEL_RATE_CNTL, blk, 2), \\\n\tSRII(PIXEL_RATE_CNTL, blk, 3), \\\n\tSRII(PIXEL_RATE_CNTL, blk, 4), \\\n\tSRII(PIXEL_RATE_CNTL, blk, 5)\n\n#define HWSEQ_PIXEL_RATE_REG_LIST_201(blk) \\\n\tSRII(PIXEL_RATE_CNTL, blk, 0), \\\n\tSRII(PIXEL_RATE_CNTL, blk, 1)\n\n#define HWSEQ_PHYPLL_REG_LIST(blk) \\\n\tSRII(PHYPLL_PIXEL_RATE_CNTL, blk, 0), \\\n\tSRII(PHYPLL_PIXEL_RATE_CNTL, blk, 1), \\\n\tSRII(PHYPLL_PIXEL_RATE_CNTL, blk, 2), \\\n\tSRII(PHYPLL_PIXEL_RATE_CNTL, blk, 3), \\\n\tSRII(PHYPLL_PIXEL_RATE_CNTL, blk, 4), \\\n\tSRII(PHYPLL_PIXEL_RATE_CNTL, blk, 5)\n\n#define HWSEQ_PIXEL_RATE_REG_LIST_3(blk) \\\n\tSRII(PIXEL_RATE_CNTL, blk, 0), \\\n\tSRII(PIXEL_RATE_CNTL, blk, 1),\\\n\tSRII(PIXEL_RATE_CNTL, blk, 2),\\\n\tSRII(PIXEL_RATE_CNTL, blk, 3), \\\n\tSRII(PIXEL_RATE_CNTL, blk, 4), \\\n\tSRII(PIXEL_RATE_CNTL, blk, 5)\n\n#define HWSEQ_PHYPLL_REG_LIST_3(blk) \\\n\tSRII(PHYPLL_PIXEL_RATE_CNTL, blk, 0), \\\n\tSRII(PHYPLL_PIXEL_RATE_CNTL, blk, 1),\\\n\tSRII(PHYPLL_PIXEL_RATE_CNTL, blk, 2),\\\n\tSRII(PHYPLL_PIXEL_RATE_CNTL, blk, 3), \\\n\tSRII(PHYPLL_PIXEL_RATE_CNTL, blk, 4), \\\n\tSRII(PHYPLL_PIXEL_RATE_CNTL, blk, 5)\n\n#define HWSEQ_PIXEL_RATE_REG_LIST_302(blk) \\\n\tSRII(PIXEL_RATE_CNTL, blk, 0), \\\n\tSRII(PIXEL_RATE_CNTL, blk, 1),\\\n\tSRII(PIXEL_RATE_CNTL, blk, 2),\\\n\tSRII(PIXEL_RATE_CNTL, blk, 3), \\\n\tSRII(PIXEL_RATE_CNTL, blk, 4)\n\n#define HWSEQ_PHYPLL_REG_LIST_302(blk) \\\n\tSRII(PHYPLL_PIXEL_RATE_CNTL, blk, 0), \\\n\tSRII(PHYPLL_PIXEL_RATE_CNTL, blk, 1),\\\n\tSRII(PHYPLL_PIXEL_RATE_CNTL, blk, 2),\\\n\tSRII(PHYPLL_PIXEL_RATE_CNTL, blk, 3), \\\n\tSRII(PHYPLL_PIXEL_RATE_CNTL, blk, 4)\n\n#define HWSEQ_PIXEL_RATE_REG_LIST_303(blk) \\\n\tSRII(PIXEL_RATE_CNTL, blk, 0), \\\n\tSRII(PIXEL_RATE_CNTL, blk, 1)\n\n#define HWSEQ_PHYPLL_REG_LIST_303(blk) \\\n\tSRII(PHYPLL_PIXEL_RATE_CNTL, blk, 0), \\\n\tSRII(PHYPLL_PIXEL_RATE_CNTL, blk, 1)\n\n\n#define HWSEQ_PHYPLL_REG_LIST_201(blk) \\\n\tSRII(PHYPLL_PIXEL_RATE_CNTL, blk, 0), \\\n\tSRII(PHYPLL_PIXEL_RATE_CNTL, blk, 1)\n\n#define HWSEQ_DCE11_REG_LIST_BASE() \\\n\tSR(DC_MEM_GLOBAL_PWR_REQ_CNTL), \\\n\tSR(DCFEV_CLOCK_CONTROL), \\\n\tSRII(DCFE_CLOCK_CONTROL, DCFE, 0), \\\n\tSRII(DCFE_CLOCK_CONTROL, DCFE, 1), \\\n\tSRII(CRTC_H_BLANK_START_END, CRTC, 0),\\\n\tSRII(CRTC_H_BLANK_START_END, CRTC, 1),\\\n\tSRII(BLND_V_UPDATE_LOCK, BLND, 0),\\\n\tSRII(BLND_V_UPDATE_LOCK, BLND, 1),\\\n\tSRII(BLND_CONTROL, BLND, 0),\\\n\tSRII(BLND_CONTROL, BLND, 1),\\\n\tSR(BLNDV_CONTROL),\\\n\tHWSEQ_PIXEL_RATE_REG_LIST(CRTC)\n\n#if defined(CONFIG_DRM_AMD_DC_SI)\n#define HWSEQ_DCE6_REG_LIST() \\\n\tHWSEQ_DCEF_REG_LIST_DCE8(), \\\n\tHWSEQ_PIXEL_RATE_REG_LIST(CRTC)\n#endif\n\n#define HWSEQ_DCE8_REG_LIST() \\\n\tHWSEQ_DCEF_REG_LIST_DCE8(), \\\n\tHWSEQ_BLND_REG_LIST(), \\\n\tHWSEQ_PIXEL_RATE_REG_LIST(CRTC)\n\n#define HWSEQ_DCE10_REG_LIST() \\\n\tHWSEQ_DCEF_REG_LIST(), \\\n\tHWSEQ_BLND_REG_LIST(), \\\n\tHWSEQ_PIXEL_RATE_REG_LIST(CRTC)\n\n#define HWSEQ_ST_REG_LIST() \\\n\tHWSEQ_DCE11_REG_LIST_BASE(), \\\n\t.DCFE_CLOCK_CONTROL[2] = mmDCFEV_CLOCK_CONTROL, \\\n\t.CRTC_H_BLANK_START_END[2] = mmCRTCV_H_BLANK_START_END, \\\n\t.BLND_V_UPDATE_LOCK[2] = mmBLNDV_V_UPDATE_LOCK, \\\n\t.BLND_CONTROL[2] = mmBLNDV_CONTROL\n\n#define HWSEQ_CZ_REG_LIST() \\\n\tHWSEQ_DCE11_REG_LIST_BASE(), \\\n\tSRII(DCFE_CLOCK_CONTROL, DCFE, 2), \\\n\tSRII(CRTC_H_BLANK_START_END, CRTC, 2), \\\n\tSRII(BLND_V_UPDATE_LOCK, BLND, 2), \\\n\tSRII(BLND_CONTROL, BLND, 2), \\\n\t.DCFE_CLOCK_CONTROL[3] = mmDCFEV_CLOCK_CONTROL, \\\n\t.CRTC_H_BLANK_START_END[3] = mmCRTCV_H_BLANK_START_END, \\\n\t.BLND_V_UPDATE_LOCK[3] = mmBLNDV_V_UPDATE_LOCK, \\\n\t.BLND_CONTROL[3] = mmBLNDV_CONTROL\n\n#define HWSEQ_DCE120_REG_LIST() \\\n\tHWSEQ_DCE10_REG_LIST(), \\\n\tHWSEQ_PIXEL_RATE_REG_LIST(CRTC), \\\n\tHWSEQ_PHYPLL_REG_LIST(CRTC), \\\n\tSR(DCHUB_FB_LOCATION),\\\n\tSR(DCHUB_AGP_BASE),\\\n\tSR(DCHUB_AGP_BOT),\\\n\tSR(DCHUB_AGP_TOP)\n\n#define HWSEQ_VG20_REG_LIST() \\\n\tHWSEQ_DCE120_REG_LIST(),\\\n\tMMHUB_SR(MC_VM_XGMI_LFB_CNTL)\n\n#define HWSEQ_DCE112_REG_LIST() \\\n\tHWSEQ_DCE10_REG_LIST(), \\\n\tHWSEQ_PIXEL_RATE_REG_LIST(CRTC), \\\n\tHWSEQ_PHYPLL_REG_LIST(CRTC)\n\n#define HWSEQ_DCN_REG_LIST()\\\n\tSR(REFCLK_CNTL), \\\n\tSR(DCHUBBUB_GLOBAL_TIMER_CNTL), \\\n\tSR(DIO_MEM_PWR_CTRL), \\\n\tSR(DCCG_GATE_DISABLE_CNTL), \\\n\tSR(DCCG_GATE_DISABLE_CNTL2), \\\n\tSR(DCFCLK_CNTL),\\\n\tSR(DCFCLK_CNTL), \\\n\tSR(DC_MEM_GLOBAL_PWR_REQ_CNTL)\n\n\n#define MMHUB_DCN_REG_LIST()\\\n\t \\\n\tMMHUB_SR(VM_CONTEXT0_PAGE_TABLE_BASE_ADDR_HI32),\\\n\tMMHUB_SR(VM_CONTEXT0_PAGE_TABLE_BASE_ADDR_LO32),\\\n\tMMHUB_SR(VM_CONTEXT0_PAGE_TABLE_START_ADDR_HI32),\\\n\tMMHUB_SR(VM_CONTEXT0_PAGE_TABLE_START_ADDR_LO32),\\\n\tMMHUB_SR(VM_CONTEXT0_PAGE_TABLE_END_ADDR_HI32),\\\n\tMMHUB_SR(VM_CONTEXT0_PAGE_TABLE_END_ADDR_LO32),\\\n\tMMHUB_SR(VM_L2_PROTECTION_FAULT_DEFAULT_ADDR_HI32),\\\n\tMMHUB_SR(VM_L2_PROTECTION_FAULT_DEFAULT_ADDR_LO32),\\\n\tMMHUB_SR(MC_VM_SYSTEM_APERTURE_DEFAULT_ADDR_MSB),\\\n\tMMHUB_SR(MC_VM_SYSTEM_APERTURE_DEFAULT_ADDR_LSB),\\\n\tMMHUB_SR(MC_VM_SYSTEM_APERTURE_LOW_ADDR),\\\n\tMMHUB_SR(MC_VM_SYSTEM_APERTURE_HIGH_ADDR)\n\n\n#define HWSEQ_DCN1_REG_LIST()\\\n\tHWSEQ_DCN_REG_LIST(), \\\n\tMMHUB_DCN_REG_LIST(), \\\n\tHSWEQ_DCN_PIXEL_RATE_REG_LIST(OTG, 0), \\\n\tHSWEQ_DCN_PIXEL_RATE_REG_LIST(OTG, 1), \\\n\tHSWEQ_DCN_PIXEL_RATE_REG_LIST(OTG, 2), \\\n\tHSWEQ_DCN_PIXEL_RATE_REG_LIST(OTG, 3), \\\n\tSR(DCHUBBUB_SDPIF_FB_BASE),\\\n\tSR(DCHUBBUB_SDPIF_FB_OFFSET),\\\n\tSR(DCHUBBUB_SDPIF_AGP_BASE),\\\n\tSR(DCHUBBUB_SDPIF_AGP_BOT),\\\n\tSR(DCHUBBUB_SDPIF_AGP_TOP),\\\n\tSR(DOMAIN0_PG_CONFIG), \\\n\tSR(DOMAIN1_PG_CONFIG), \\\n\tSR(DOMAIN2_PG_CONFIG), \\\n\tSR(DOMAIN3_PG_CONFIG), \\\n\tSR(DOMAIN4_PG_CONFIG), \\\n\tSR(DOMAIN5_PG_CONFIG), \\\n\tSR(DOMAIN6_PG_CONFIG), \\\n\tSR(DOMAIN7_PG_CONFIG), \\\n\tSR(DOMAIN0_PG_STATUS), \\\n\tSR(DOMAIN1_PG_STATUS), \\\n\tSR(DOMAIN2_PG_STATUS), \\\n\tSR(DOMAIN3_PG_STATUS), \\\n\tSR(DOMAIN4_PG_STATUS), \\\n\tSR(DOMAIN5_PG_STATUS), \\\n\tSR(DOMAIN6_PG_STATUS), \\\n\tSR(DOMAIN7_PG_STATUS), \\\n\tSR(D1VGA_CONTROL), \\\n\tSR(D2VGA_CONTROL), \\\n\tSR(D3VGA_CONTROL), \\\n\tSR(D4VGA_CONTROL), \\\n\tSR(VGA_TEST_CONTROL), \\\n\tSR(DC_IP_REQUEST_CNTL)\n\n#define HWSEQ_DCN2_REG_LIST()\\\n\tHWSEQ_DCN_REG_LIST(), \\\n\tHSWEQ_DCN_PIXEL_RATE_REG_LIST(OTG, 0), \\\n\tHSWEQ_DCN_PIXEL_RATE_REG_LIST(OTG, 1), \\\n\tHSWEQ_DCN_PIXEL_RATE_REG_LIST(OTG, 2), \\\n\tHSWEQ_DCN_PIXEL_RATE_REG_LIST(OTG, 3), \\\n\tHSWEQ_DCN_PIXEL_RATE_REG_LIST(OTG, 4), \\\n\tHSWEQ_DCN_PIXEL_RATE_REG_LIST(OTG, 5), \\\n\tSR(MICROSECOND_TIME_BASE_DIV), \\\n\tSR(MILLISECOND_TIME_BASE_DIV), \\\n\tSR(DISPCLK_FREQ_CHANGE_CNTL), \\\n\tSR(RBBMIF_TIMEOUT_DIS), \\\n\tSR(RBBMIF_TIMEOUT_DIS_2), \\\n\tSR(DCHUBBUB_CRC_CTRL), \\\n\tSR(DPP_TOP0_DPP_CRC_CTRL), \\\n\tSR(DPP_TOP0_DPP_CRC_VAL_B_A), \\\n\tSR(DPP_TOP0_DPP_CRC_VAL_R_G), \\\n\tSR(MPC_CRC_CTRL), \\\n\tSR(MPC_CRC_RESULT_GB), \\\n\tSR(MPC_CRC_RESULT_C), \\\n\tSR(MPC_CRC_RESULT_AR), \\\n\tSR(DOMAIN0_PG_CONFIG), \\\n\tSR(DOMAIN1_PG_CONFIG), \\\n\tSR(DOMAIN2_PG_CONFIG), \\\n\tSR(DOMAIN3_PG_CONFIG), \\\n\tSR(DOMAIN4_PG_CONFIG), \\\n\tSR(DOMAIN5_PG_CONFIG), \\\n\tSR(DOMAIN6_PG_CONFIG), \\\n\tSR(DOMAIN7_PG_CONFIG), \\\n\tSR(DOMAIN8_PG_CONFIG), \\\n\tSR(DOMAIN9_PG_CONFIG), \\\n \\\n \\\n\tSR(DOMAIN16_PG_CONFIG), \\\n\tSR(DOMAIN17_PG_CONFIG), \\\n\tSR(DOMAIN18_PG_CONFIG), \\\n\tSR(DOMAIN19_PG_CONFIG), \\\n\tSR(DOMAIN20_PG_CONFIG), \\\n\tSR(DOMAIN21_PG_CONFIG), \\\n\tSR(DOMAIN0_PG_STATUS), \\\n\tSR(DOMAIN1_PG_STATUS), \\\n\tSR(DOMAIN2_PG_STATUS), \\\n\tSR(DOMAIN3_PG_STATUS), \\\n\tSR(DOMAIN4_PG_STATUS), \\\n\tSR(DOMAIN5_PG_STATUS), \\\n\tSR(DOMAIN6_PG_STATUS), \\\n\tSR(DOMAIN7_PG_STATUS), \\\n\tSR(DOMAIN8_PG_STATUS), \\\n\tSR(DOMAIN9_PG_STATUS), \\\n\tSR(DOMAIN10_PG_STATUS), \\\n\tSR(DOMAIN11_PG_STATUS), \\\n\tSR(DOMAIN16_PG_STATUS), \\\n\tSR(DOMAIN17_PG_STATUS), \\\n\tSR(DOMAIN18_PG_STATUS), \\\n\tSR(DOMAIN19_PG_STATUS), \\\n\tSR(DOMAIN20_PG_STATUS), \\\n\tSR(DOMAIN21_PG_STATUS), \\\n\tSR(D1VGA_CONTROL), \\\n\tSR(D2VGA_CONTROL), \\\n\tSR(D3VGA_CONTROL), \\\n\tSR(D4VGA_CONTROL), \\\n\tSR(D5VGA_CONTROL), \\\n\tSR(D6VGA_CONTROL), \\\n\tSR(DC_IP_REQUEST_CNTL)\n\n#define HWSEQ_DCN21_REG_LIST()\\\n\tHWSEQ_DCN_REG_LIST(), \\\n\tHSWEQ_DCN_PIXEL_RATE_REG_LIST(OTG, 0), \\\n\tHSWEQ_DCN_PIXEL_RATE_REG_LIST(OTG, 1), \\\n\tHSWEQ_DCN_PIXEL_RATE_REG_LIST(OTG, 2), \\\n\tHSWEQ_DCN_PIXEL_RATE_REG_LIST(OTG, 3), \\\n\tMMHUB_DCN_REG_LIST(), \\\n\tSR(MICROSECOND_TIME_BASE_DIV), \\\n\tSR(MILLISECOND_TIME_BASE_DIV), \\\n\tSR(DISPCLK_FREQ_CHANGE_CNTL), \\\n\tSR(RBBMIF_TIMEOUT_DIS), \\\n\tSR(RBBMIF_TIMEOUT_DIS_2), \\\n\tSR(DCHUBBUB_CRC_CTRL), \\\n\tSR(DPP_TOP0_DPP_CRC_CTRL), \\\n\tSR(DPP_TOP0_DPP_CRC_VAL_B_A), \\\n\tSR(DPP_TOP0_DPP_CRC_VAL_R_G), \\\n\tSR(MPC_CRC_CTRL), \\\n\tSR(MPC_CRC_RESULT_GB), \\\n\tSR(MPC_CRC_RESULT_C), \\\n\tSR(MPC_CRC_RESULT_AR), \\\n\tSR(DOMAIN0_PG_CONFIG), \\\n\tSR(DOMAIN1_PG_CONFIG), \\\n\tSR(DOMAIN2_PG_CONFIG), \\\n\tSR(DOMAIN3_PG_CONFIG), \\\n\tSR(DOMAIN4_PG_CONFIG), \\\n\tSR(DOMAIN5_PG_CONFIG), \\\n\tSR(DOMAIN6_PG_CONFIG), \\\n\tSR(DOMAIN7_PG_CONFIG), \\\n\tSR(DOMAIN16_PG_CONFIG), \\\n\tSR(DOMAIN17_PG_CONFIG), \\\n\tSR(DOMAIN18_PG_CONFIG), \\\n\tSR(DOMAIN0_PG_STATUS), \\\n\tSR(DOMAIN1_PG_STATUS), \\\n\tSR(DOMAIN2_PG_STATUS), \\\n\tSR(DOMAIN3_PG_STATUS), \\\n\tSR(DOMAIN4_PG_STATUS), \\\n\tSR(DOMAIN5_PG_STATUS), \\\n\tSR(DOMAIN6_PG_STATUS), \\\n\tSR(DOMAIN7_PG_STATUS), \\\n\tSR(DOMAIN16_PG_STATUS), \\\n\tSR(DOMAIN17_PG_STATUS), \\\n\tSR(DOMAIN18_PG_STATUS), \\\n\tSR(D1VGA_CONTROL), \\\n\tSR(D2VGA_CONTROL), \\\n\tSR(D3VGA_CONTROL), \\\n\tSR(D4VGA_CONTROL), \\\n\tSR(D5VGA_CONTROL), \\\n\tSR(D6VGA_CONTROL), \\\n\tSR(DC_IP_REQUEST_CNTL)\n\n#define HWSEQ_DCN201_REG_LIST()\\\n\tHWSEQ_DCN_REG_LIST(), \\\n\tHWSEQ_PIXEL_RATE_REG_LIST_201(OTG), \\\n\tHWSEQ_PHYPLL_REG_LIST_201(OTG), \\\n\tSR(MICROSECOND_TIME_BASE_DIV), \\\n\tSR(MILLISECOND_TIME_BASE_DIV), \\\n\tSR(DISPCLK_FREQ_CHANGE_CNTL), \\\n\tSR(RBBMIF_TIMEOUT_DIS), \\\n\tSR(RBBMIF_TIMEOUT_DIS_2), \\\n\tSR(DCHUBBUB_CRC_CTRL), \\\n\tSR(DPP_TOP0_DPP_CRC_CTRL), \\\n\tSR(DPP_TOP0_DPP_CRC_VAL_B_A), \\\n\tSR(DPP_TOP0_DPP_CRC_VAL_R_G), \\\n\tSR(MPC_CRC_CTRL), \\\n\tSR(MPC_CRC_RESULT_GB), \\\n\tSR(MPC_CRC_RESULT_C), \\\n\tSR(MPC_CRC_RESULT_AR), \\\n\tSR(AZALIA_AUDIO_DTO), \\\n\tSR(AZALIA_CONTROLLER_CLOCK_GATING), \\\n\tMMHUB_SR(MC_VM_FB_LOCATION_BASE), \\\n\tMMHUB_SR(MC_VM_FB_LOCATION_TOP), \\\n\tMMHUB_SR(MC_VM_FB_OFFSET)\n\n#define HWSEQ_DCN30_REG_LIST()\\\n\tHWSEQ_DCN2_REG_LIST(),\\\n\tHWSEQ_DCN_REG_LIST(), \\\n\tHWSEQ_PIXEL_RATE_REG_LIST_3(OTG), \\\n\tHWSEQ_PHYPLL_REG_LIST_3(OTG), \\\n\tSR(MICROSECOND_TIME_BASE_DIV), \\\n\tSR(MILLISECOND_TIME_BASE_DIV), \\\n\tSR(DISPCLK_FREQ_CHANGE_CNTL), \\\n\tSR(RBBMIF_TIMEOUT_DIS), \\\n\tSR(RBBMIF_TIMEOUT_DIS_2), \\\n\tSR(DCHUBBUB_CRC_CTRL), \\\n\tSR(DPP_TOP0_DPP_CRC_CTRL), \\\n\tSR(DPP_TOP0_DPP_CRC_VAL_B_A), \\\n\tSR(DPP_TOP0_DPP_CRC_VAL_R_G), \\\n\tSR(MPC_CRC_CTRL), \\\n\tSR(MPC_CRC_RESULT_GB), \\\n\tSR(MPC_CRC_RESULT_C), \\\n\tSR(MPC_CRC_RESULT_AR), \\\n\tSR(AZALIA_AUDIO_DTO), \\\n\tSR(AZALIA_CONTROLLER_CLOCK_GATING), \\\n\tSR(HPO_TOP_CLOCK_CONTROL), \\\n\tSR(ODM_MEM_PWR_CTRL3), \\\n\tSR(DMU_MEM_PWR_CNTL), \\\n\tSR(MMHUBBUB_MEM_PWR_CNTL)\n\n#define HWSEQ_DCN301_REG_LIST()\\\n\tSR(REFCLK_CNTL), \\\n\tSR(DCHUBBUB_GLOBAL_TIMER_CNTL), \\\n\tSR(DIO_MEM_PWR_CTRL), \\\n\tSR(DCCG_GATE_DISABLE_CNTL), \\\n\tSR(DCCG_GATE_DISABLE_CNTL2), \\\n\tSR(DCFCLK_CNTL),\\\n\tSR(DCFCLK_CNTL), \\\n\tSR(DC_MEM_GLOBAL_PWR_REQ_CNTL), \\\n\tSRII(PIXEL_RATE_CNTL, OTG, 0), \\\n\tSRII(PIXEL_RATE_CNTL, OTG, 1),\\\n\tSRII(PIXEL_RATE_CNTL, OTG, 2),\\\n\tSRII(PIXEL_RATE_CNTL, OTG, 3),\\\n\tSRII(PHYPLL_PIXEL_RATE_CNTL, OTG, 0),\\\n\tSRII(PHYPLL_PIXEL_RATE_CNTL, OTG, 1),\\\n\tSRII(PHYPLL_PIXEL_RATE_CNTL, OTG, 2),\\\n\tSRII(PHYPLL_PIXEL_RATE_CNTL, OTG, 3),\\\n\tSR(MICROSECOND_TIME_BASE_DIV), \\\n\tSR(MILLISECOND_TIME_BASE_DIV), \\\n\tSR(DISPCLK_FREQ_CHANGE_CNTL), \\\n\tSR(RBBMIF_TIMEOUT_DIS), \\\n\tSR(RBBMIF_TIMEOUT_DIS_2), \\\n\tSR(DCHUBBUB_CRC_CTRL), \\\n\tSR(DPP_TOP0_DPP_CRC_CTRL), \\\n\tSR(DPP_TOP0_DPP_CRC_VAL_B_A), \\\n\tSR(DPP_TOP0_DPP_CRC_VAL_R_G), \\\n\tSR(MPC_CRC_CTRL), \\\n\tSR(MPC_CRC_RESULT_GB), \\\n\tSR(MPC_CRC_RESULT_C), \\\n\tSR(MPC_CRC_RESULT_AR), \\\n\tSR(DOMAIN0_PG_CONFIG), \\\n\tSR(DOMAIN1_PG_CONFIG), \\\n\tSR(DOMAIN2_PG_CONFIG), \\\n\tSR(DOMAIN3_PG_CONFIG), \\\n\tSR(DOMAIN4_PG_CONFIG), \\\n\tSR(DOMAIN5_PG_CONFIG), \\\n\tSR(DOMAIN6_PG_CONFIG), \\\n\tSR(DOMAIN7_PG_CONFIG), \\\n\tSR(DOMAIN16_PG_CONFIG), \\\n\tSR(DOMAIN17_PG_CONFIG), \\\n\tSR(DOMAIN18_PG_CONFIG), \\\n\tSR(DOMAIN0_PG_STATUS), \\\n\tSR(DOMAIN1_PG_STATUS), \\\n\tSR(DOMAIN2_PG_STATUS), \\\n\tSR(DOMAIN3_PG_STATUS), \\\n\tSR(DOMAIN4_PG_STATUS), \\\n\tSR(DOMAIN5_PG_STATUS), \\\n\tSR(DOMAIN6_PG_STATUS), \\\n\tSR(DOMAIN7_PG_STATUS), \\\n\tSR(DOMAIN16_PG_STATUS), \\\n\tSR(DOMAIN17_PG_STATUS), \\\n\tSR(DOMAIN18_PG_STATUS), \\\n\tSR(D1VGA_CONTROL), \\\n\tSR(D2VGA_CONTROL), \\\n\tSR(D3VGA_CONTROL), \\\n\tSR(D4VGA_CONTROL), \\\n\tSR(D5VGA_CONTROL), \\\n\tSR(D6VGA_CONTROL), \\\n\tSR(DC_IP_REQUEST_CNTL), \\\n\tSR(AZALIA_AUDIO_DTO), \\\n\tSR(AZALIA_CONTROLLER_CLOCK_GATING)\n\n#define HWSEQ_DCN302_REG_LIST()\\\n\tHWSEQ_DCN_REG_LIST(), \\\n\tHSWEQ_DCN_PIXEL_RATE_REG_LIST(OTG, 0), \\\n\tHSWEQ_DCN_PIXEL_RATE_REG_LIST(OTG, 1), \\\n\tHSWEQ_DCN_PIXEL_RATE_REG_LIST(OTG, 2), \\\n\tHSWEQ_DCN_PIXEL_RATE_REG_LIST(OTG, 3), \\\n\tHSWEQ_DCN_PIXEL_RATE_REG_LIST(OTG, 4), \\\n\tSR(MICROSECOND_TIME_BASE_DIV), \\\n\tSR(MILLISECOND_TIME_BASE_DIV), \\\n\tSR(DISPCLK_FREQ_CHANGE_CNTL), \\\n\tSR(RBBMIF_TIMEOUT_DIS), \\\n\tSR(RBBMIF_TIMEOUT_DIS_2), \\\n\tSR(DCHUBBUB_CRC_CTRL), \\\n\tSR(DPP_TOP0_DPP_CRC_CTRL), \\\n\tSR(DPP_TOP0_DPP_CRC_VAL_B_A), \\\n\tSR(DPP_TOP0_DPP_CRC_VAL_R_G), \\\n\tSR(MPC_CRC_CTRL), \\\n\tSR(MPC_CRC_RESULT_GB), \\\n\tSR(MPC_CRC_RESULT_C), \\\n\tSR(MPC_CRC_RESULT_AR), \\\n\tSR(DOMAIN0_PG_CONFIG), \\\n\tSR(DOMAIN1_PG_CONFIG), \\\n\tSR(DOMAIN2_PG_CONFIG), \\\n\tSR(DOMAIN3_PG_CONFIG), \\\n\tSR(DOMAIN4_PG_CONFIG), \\\n\tSR(DOMAIN5_PG_CONFIG), \\\n\tSR(DOMAIN6_PG_CONFIG), \\\n\tSR(DOMAIN7_PG_CONFIG), \\\n\tSR(DOMAIN8_PG_CONFIG), \\\n\tSR(DOMAIN9_PG_CONFIG), \\\n\tSR(DOMAIN16_PG_CONFIG), \\\n\tSR(DOMAIN17_PG_CONFIG), \\\n\tSR(DOMAIN18_PG_CONFIG), \\\n\tSR(DOMAIN19_PG_CONFIG), \\\n\tSR(DOMAIN20_PG_CONFIG), \\\n\tSR(DOMAIN0_PG_STATUS), \\\n\tSR(DOMAIN1_PG_STATUS), \\\n\tSR(DOMAIN2_PG_STATUS), \\\n\tSR(DOMAIN3_PG_STATUS), \\\n\tSR(DOMAIN4_PG_STATUS), \\\n\tSR(DOMAIN5_PG_STATUS), \\\n\tSR(DOMAIN6_PG_STATUS), \\\n\tSR(DOMAIN7_PG_STATUS), \\\n\tSR(DOMAIN8_PG_STATUS), \\\n\tSR(DOMAIN9_PG_STATUS), \\\n\tSR(DOMAIN16_PG_STATUS), \\\n\tSR(DOMAIN17_PG_STATUS), \\\n\tSR(DOMAIN18_PG_STATUS), \\\n\tSR(DOMAIN19_PG_STATUS), \\\n\tSR(DOMAIN20_PG_STATUS), \\\n\tSR(D1VGA_CONTROL), \\\n\tSR(D2VGA_CONTROL), \\\n\tSR(D3VGA_CONTROL), \\\n\tSR(D4VGA_CONTROL), \\\n\tSR(D5VGA_CONTROL), \\\n\tSR(D6VGA_CONTROL), \\\n\tSR(DC_IP_REQUEST_CNTL), \\\n\tHWSEQ_PIXEL_RATE_REG_LIST_302(OTG), \\\n\tHWSEQ_PHYPLL_REG_LIST_302(OTG), \\\n\tSR(AZALIA_AUDIO_DTO), \\\n\tSR(AZALIA_CONTROLLER_CLOCK_GATING), \\\n\tSR(HPO_TOP_CLOCK_CONTROL)\n\n#define HWSEQ_DCN303_REG_LIST() \\\n\tHWSEQ_DCN_REG_LIST(), \\\n\tHSWEQ_DCN_PIXEL_RATE_REG_LIST(OTG, 0), \\\n\tHSWEQ_DCN_PIXEL_RATE_REG_LIST(OTG, 1), \\\n\tSR(MICROSECOND_TIME_BASE_DIV), \\\n\tSR(MILLISECOND_TIME_BASE_DIV), \\\n\tSR(DISPCLK_FREQ_CHANGE_CNTL), \\\n\tSR(RBBMIF_TIMEOUT_DIS), \\\n\tSR(RBBMIF_TIMEOUT_DIS_2), \\\n\tSR(DCHUBBUB_CRC_CTRL), \\\n\tSR(DPP_TOP0_DPP_CRC_CTRL), \\\n\tSR(DPP_TOP0_DPP_CRC_VAL_B_A), \\\n\tSR(DPP_TOP0_DPP_CRC_VAL_R_G), \\\n\tSR(MPC_CRC_CTRL), \\\n\tSR(MPC_CRC_RESULT_GB), \\\n\tSR(MPC_CRC_RESULT_C), \\\n\tSR(MPC_CRC_RESULT_AR), \\\n\tSR(D1VGA_CONTROL), \\\n\tSR(D2VGA_CONTROL), \\\n\tSR(D3VGA_CONTROL), \\\n\tSR(D4VGA_CONTROL), \\\n\tSR(D5VGA_CONTROL), \\\n\tSR(D6VGA_CONTROL), \\\n\tHWSEQ_PIXEL_RATE_REG_LIST_303(OTG), \\\n\tHWSEQ_PHYPLL_REG_LIST_303(OTG), \\\n\tSR(AZALIA_AUDIO_DTO), \\\n\tSR(AZALIA_CONTROLLER_CLOCK_GATING), \\\n\tSR(HPO_TOP_CLOCK_CONTROL)\n\nstruct dce_hwseq_registers {\n\tuint32_t DCFE_CLOCK_CONTROL[6];\n\tuint32_t DCFEV_CLOCK_CONTROL;\n\tuint32_t DC_MEM_GLOBAL_PWR_REQ_CNTL;\n\tuint32_t BLND_V_UPDATE_LOCK[6];\n\tuint32_t BLND_CONTROL[6];\n\tuint32_t BLNDV_CONTROL;\n\tuint32_t CRTC_H_BLANK_START_END[6];\n\tuint32_t PIXEL_RATE_CNTL[6];\n\tuint32_t PHYPLL_PIXEL_RATE_CNTL[6];\n\t \n\tuint32_t DCHUB_FB_LOCATION;\n\tuint32_t DCHUB_AGP_BASE;\n\tuint32_t DCHUB_AGP_BOT;\n\tuint32_t DCHUB_AGP_TOP;\n\n\tuint32_t REFCLK_CNTL;\n\n\tuint32_t DCHUBBUB_GLOBAL_TIMER_CNTL;\n\tuint32_t DCHUBBUB_SDPIF_FB_BASE;\n\tuint32_t DCHUBBUB_SDPIF_FB_OFFSET;\n\tuint32_t DCHUBBUB_SDPIF_AGP_BASE;\n\tuint32_t DCHUBBUB_SDPIF_AGP_BOT;\n\tuint32_t DCHUBBUB_SDPIF_AGP_TOP;\n\tuint32_t DC_IP_REQUEST_CNTL;\n\tuint32_t DOMAIN0_PG_CONFIG;\n\tuint32_t DOMAIN1_PG_CONFIG;\n\tuint32_t DOMAIN2_PG_CONFIG;\n\tuint32_t DOMAIN3_PG_CONFIG;\n\tuint32_t DOMAIN4_PG_CONFIG;\n\tuint32_t DOMAIN5_PG_CONFIG;\n\tuint32_t DOMAIN6_PG_CONFIG;\n\tuint32_t DOMAIN7_PG_CONFIG;\n\tuint32_t DOMAIN8_PG_CONFIG;\n\tuint32_t DOMAIN9_PG_CONFIG;\n\tuint32_t DOMAIN10_PG_CONFIG;\n\tuint32_t DOMAIN11_PG_CONFIG;\n\tuint32_t DOMAIN16_PG_CONFIG;\n\tuint32_t DOMAIN17_PG_CONFIG;\n\tuint32_t DOMAIN18_PG_CONFIG;\n\tuint32_t DOMAIN19_PG_CONFIG;\n\tuint32_t DOMAIN20_PG_CONFIG;\n\tuint32_t DOMAIN21_PG_CONFIG;\n\tuint32_t DOMAIN0_PG_STATUS;\n\tuint32_t DOMAIN1_PG_STATUS;\n\tuint32_t DOMAIN2_PG_STATUS;\n\tuint32_t DOMAIN3_PG_STATUS;\n\tuint32_t DOMAIN4_PG_STATUS;\n\tuint32_t DOMAIN5_PG_STATUS;\n\tuint32_t DOMAIN6_PG_STATUS;\n\tuint32_t DOMAIN7_PG_STATUS;\n\tuint32_t DOMAIN8_PG_STATUS;\n\tuint32_t DOMAIN9_PG_STATUS;\n\tuint32_t DOMAIN10_PG_STATUS;\n\tuint32_t DOMAIN11_PG_STATUS;\n\tuint32_t DOMAIN16_PG_STATUS;\n\tuint32_t DOMAIN17_PG_STATUS;\n\tuint32_t DOMAIN18_PG_STATUS;\n\tuint32_t DOMAIN19_PG_STATUS;\n\tuint32_t DOMAIN20_PG_STATUS;\n\tuint32_t DOMAIN21_PG_STATUS;\n\tuint32_t DIO_MEM_PWR_CTRL;\n\tuint32_t DCCG_GATE_DISABLE_CNTL;\n\tuint32_t DCCG_GATE_DISABLE_CNTL2;\n\tuint32_t DCFCLK_CNTL;\n\tuint32_t MICROSECOND_TIME_BASE_DIV;\n\tuint32_t MILLISECOND_TIME_BASE_DIV;\n\tuint32_t DISPCLK_FREQ_CHANGE_CNTL;\n\tuint32_t RBBMIF_TIMEOUT_DIS;\n\tuint32_t RBBMIF_TIMEOUT_DIS_2;\n\tuint32_t DCHUBBUB_CRC_CTRL;\n\tuint32_t DPP_TOP0_DPP_CRC_CTRL;\n\tuint32_t DPP_TOP0_DPP_CRC_VAL_R_G;\n\tuint32_t DPP_TOP0_DPP_CRC_VAL_B_A;\n\tuint32_t MPC_CRC_CTRL;\n\tuint32_t MPC_CRC_RESULT_GB;\n\tuint32_t MPC_CRC_RESULT_C;\n\tuint32_t MPC_CRC_RESULT_AR;\n\tuint32_t D1VGA_CONTROL;\n\tuint32_t D2VGA_CONTROL;\n\tuint32_t D3VGA_CONTROL;\n\tuint32_t D4VGA_CONTROL;\n\tuint32_t D5VGA_CONTROL;\n\tuint32_t D6VGA_CONTROL;\n\tuint32_t VGA_TEST_CONTROL;\n\t \n\tuint32_t VM_CONTEXT0_PAGE_TABLE_BASE_ADDR_HI32;\n\tuint32_t VM_CONTEXT0_PAGE_TABLE_BASE_ADDR_LO32;\n\tuint32_t VM_CONTEXT0_PAGE_TABLE_START_ADDR_HI32;\n\tuint32_t VM_CONTEXT0_PAGE_TABLE_START_ADDR_LO32;\n\tuint32_t VM_CONTEXT0_PAGE_TABLE_END_ADDR_HI32;\n\tuint32_t VM_CONTEXT0_PAGE_TABLE_END_ADDR_LO32;\n\tuint32_t VM_L2_PROTECTION_FAULT_DEFAULT_ADDR_HI32;\n\tuint32_t VM_L2_PROTECTION_FAULT_DEFAULT_ADDR_LO32;\n\tuint32_t MC_VM_SYSTEM_APERTURE_DEFAULT_ADDR_MSB;\n\tuint32_t MC_VM_SYSTEM_APERTURE_DEFAULT_ADDR_LSB;\n\tuint32_t MC_VM_SYSTEM_APERTURE_LOW_ADDR;\n\tuint32_t MC_VM_SYSTEM_APERTURE_HIGH_ADDR;\n\tuint32_t MC_VM_XGMI_LFB_CNTL;\n\tuint32_t AZALIA_AUDIO_DTO;\n\tuint32_t AZALIA_CONTROLLER_CLOCK_GATING;\n\t \n\tuint32_t MC_VM_FB_LOCATION_BASE;\n\tuint32_t MC_VM_FB_LOCATION_TOP;\n\tuint32_t MC_VM_FB_OFFSET;\n\tuint32_t MMHUBBUB_MEM_PWR_CNTL;\n\tuint32_t HPO_TOP_CLOCK_CONTROL;\n\tuint32_t ODM_MEM_PWR_CTRL3;\n\tuint32_t DMU_MEM_PWR_CNTL;\n\tuint32_t DCHUBBUB_ARB_HOSTVM_CNTL;\n\tuint32_t HPO_TOP_HW_CONTROL;\n};\n  \n#define HWS_SF(blk_name, reg_name, field_name, post_fix)\\\n\t.field_name = blk_name ## reg_name ## __ ## field_name ## post_fix\n\n#define HWS_SF1(blk_name, reg_name, field_name, post_fix)\\\n\t.field_name = blk_name ## reg_name ## __ ## blk_name ## field_name ## post_fix\n\n\n#define HWSEQ_DCEF_MASK_SH_LIST(mask_sh, blk)\\\n\tHWS_SF(blk, CLOCK_CONTROL, DCFE_CLOCK_ENABLE, mask_sh),\\\n\tSF(DC_MEM_GLOBAL_PWR_REQ_CNTL, DC_MEM_GLOBAL_PWR_REQ_DIS, mask_sh)\n\n#define HWSEQ_BLND_MASK_SH_LIST(mask_sh, blk)\\\n\tHWS_SF(blk, V_UPDATE_LOCK, BLND_DCP_GRPH_V_UPDATE_LOCK, mask_sh),\\\n\tHWS_SF(blk, V_UPDATE_LOCK, BLND_SCL_V_UPDATE_LOCK, mask_sh),\\\n\tHWS_SF(blk, V_UPDATE_LOCK, BLND_DCP_GRPH_SURF_V_UPDATE_LOCK, mask_sh),\\\n\tHWS_SF(blk, V_UPDATE_LOCK, BLND_BLND_V_UPDATE_LOCK, mask_sh),\\\n\tHWS_SF(blk, V_UPDATE_LOCK, BLND_V_UPDATE_LOCK_MODE, mask_sh),\\\n\tHWS_SF(blk, CONTROL, BLND_FEEDTHROUGH_EN, mask_sh),\\\n\tHWS_SF(blk, CONTROL, BLND_ALPHA_MODE, mask_sh),\\\n\tHWS_SF(blk, CONTROL, BLND_MODE, mask_sh),\\\n\tHWS_SF(blk, CONTROL, BLND_MULTIPLIED_MODE, mask_sh)\n\n#define HWSEQ_PIXEL_RATE_MASK_SH_LIST(mask_sh, blk)\\\n\tHWS_SF1(blk, PIXEL_RATE_CNTL, PIXEL_RATE_SOURCE, mask_sh),\\\n\tHWS_SF(blk, PIXEL_RATE_CNTL, DP_DTO0_ENABLE, mask_sh)\n\n#define HWSEQ_PHYPLL_MASK_SH_LIST(mask_sh, blk)\\\n\tHWS_SF1(blk, PHYPLL_PIXEL_RATE_CNTL, PHYPLL_PIXEL_RATE_SOURCE, mask_sh),\\\n\tHWS_SF1(blk, PHYPLL_PIXEL_RATE_CNTL, PIXEL_RATE_PLL_SOURCE, mask_sh)\n\n#if defined(CONFIG_DRM_AMD_DC_SI)\n#define HWSEQ_DCE6_MASK_SH_LIST(mask_sh)\\\n\t.DCFE_CLOCK_ENABLE = CRTC_DCFE_CLOCK_CONTROL__CRTC_DCFE_CLOCK_ENABLE ## mask_sh, \\\n\tHWSEQ_PIXEL_RATE_MASK_SH_LIST(mask_sh, CRTC0_)\n#endif\n\n#define HWSEQ_DCE8_MASK_SH_LIST(mask_sh)\\\n\t.DCFE_CLOCK_ENABLE = CRTC_DCFE_CLOCK_CONTROL__CRTC_DCFE_CLOCK_ENABLE ## mask_sh, \\\n\tHWS_SF(BLND_, V_UPDATE_LOCK, BLND_DCP_GRPH_V_UPDATE_LOCK, mask_sh),\\\n\tHWS_SF(BLND_, V_UPDATE_LOCK, BLND_SCL_V_UPDATE_LOCK, mask_sh),\\\n\tHWS_SF(BLND_, V_UPDATE_LOCK, BLND_DCP_GRPH_SURF_V_UPDATE_LOCK, mask_sh),\\\n\tHWS_SF(BLND_, CONTROL, BLND_MODE, mask_sh),\\\n\tHWSEQ_PIXEL_RATE_MASK_SH_LIST(mask_sh, CRTC0_)\n\n#define HWSEQ_DCE10_MASK_SH_LIST(mask_sh)\\\n\tHWSEQ_DCEF_MASK_SH_LIST(mask_sh, DCFE_),\\\n\tHWSEQ_BLND_MASK_SH_LIST(mask_sh, BLND_),\\\n\tHWSEQ_PIXEL_RATE_MASK_SH_LIST(mask_sh, CRTC0_)\n\n#define HWSEQ_DCE11_MASK_SH_LIST(mask_sh)\\\n\tHWSEQ_DCE10_MASK_SH_LIST(mask_sh),\\\n\tSF(DCFEV_CLOCK_CONTROL, DCFEV_CLOCK_ENABLE, mask_sh),\\\n\tHWSEQ_PIXEL_RATE_MASK_SH_LIST(mask_sh, CRTC0_)\n\n#define HWSEQ_DCE112_MASK_SH_LIST(mask_sh)\\\n\tHWSEQ_DCE10_MASK_SH_LIST(mask_sh),\\\n\tHWSEQ_PHYPLL_MASK_SH_LIST(mask_sh, CRTC0_)\n\n#define HWSEQ_GFX9_DCHUB_MASK_SH_LIST(mask_sh)\\\n\tSF(DCHUB_FB_LOCATION, FB_TOP, mask_sh),\\\n\tSF(DCHUB_FB_LOCATION, FB_BASE, mask_sh),\\\n\tSF(DCHUB_AGP_BASE, AGP_BASE, mask_sh),\\\n\tSF(DCHUB_AGP_BOT, AGP_BOT, mask_sh),\\\n\tSF(DCHUB_AGP_TOP, AGP_TOP, mask_sh)\n\n#define HWSEQ_DCE12_MASK_SH_LIST(mask_sh)\\\n\tHWSEQ_DCEF_MASK_SH_LIST(mask_sh, DCFE0_DCFE_),\\\n\tHWSEQ_BLND_MASK_SH_LIST(mask_sh, BLND0_BLND_),\\\n\tHWSEQ_PIXEL_RATE_MASK_SH_LIST(mask_sh, CRTC0_),\\\n\tHWSEQ_PHYPLL_MASK_SH_LIST(mask_sh, CRTC0_),\\\n\tHWSEQ_GFX9_DCHUB_MASK_SH_LIST(mask_sh)\n\n#define HWSEQ_VG20_MASK_SH_LIST(mask_sh)\\\n\tHWSEQ_DCE12_MASK_SH_LIST(mask_sh),\\\n\tHWS_SF(, MC_VM_XGMI_LFB_CNTL, PF_LFB_REGION, mask_sh),\\\n\tHWS_SF(, MC_VM_XGMI_LFB_CNTL, PF_MAX_REGION, mask_sh)\n\n#define HWSEQ_DCN_MASK_SH_LIST(mask_sh)\\\n\tHWSEQ_PIXEL_RATE_MASK_SH_LIST(mask_sh, OTG0_),\\\n\tHWS_SF1(OTG0_, PHYPLL_PIXEL_RATE_CNTL, PHYPLL_PIXEL_RATE_SOURCE, mask_sh), \\\n\tHWS_SF(, DCHUBBUB_GLOBAL_TIMER_CNTL, DCHUBBUB_GLOBAL_TIMER_ENABLE, mask_sh), \\\n\tHWS_SF(, DCFCLK_CNTL, DCFCLK_GATE_DIS, mask_sh), \\\n\tHWS_SF(, DC_MEM_GLOBAL_PWR_REQ_CNTL, DC_MEM_GLOBAL_PWR_REQ_DIS, mask_sh)\n\n#define HWSEQ_DCN1_MASK_SH_LIST(mask_sh)\\\n\tHWSEQ_DCN_MASK_SH_LIST(mask_sh), \\\n\tHWS_SF1(OTG0_, PHYPLL_PIXEL_RATE_CNTL, PIXEL_RATE_PLL_SOURCE, mask_sh), \\\n\tHWS_SF(, DCHUBBUB_SDPIF_FB_BASE, SDPIF_FB_BASE, mask_sh), \\\n\tHWS_SF(, DCHUBBUB_SDPIF_FB_OFFSET, SDPIF_FB_OFFSET, mask_sh), \\\n\tHWS_SF(, DCHUBBUB_SDPIF_AGP_BASE, SDPIF_AGP_BASE, mask_sh), \\\n\tHWS_SF(, DCHUBBUB_SDPIF_AGP_BOT, SDPIF_AGP_BOT, mask_sh), \\\n\tHWS_SF(, DCHUBBUB_SDPIF_AGP_TOP, SDPIF_AGP_TOP, mask_sh), \\\n\t \\\n\tHWS_SF(, VM_CONTEXT0_PAGE_TABLE_BASE_ADDR_HI32, PAGE_DIRECTORY_ENTRY_HI32, mask_sh),\\\n\tHWS_SF(, VM_CONTEXT0_PAGE_TABLE_BASE_ADDR_LO32, PAGE_DIRECTORY_ENTRY_LO32, mask_sh),\\\n\tHWS_SF(, VM_CONTEXT0_PAGE_TABLE_START_ADDR_HI32, LOGICAL_PAGE_NUMBER_HI4, mask_sh),\\\n\tHWS_SF(, VM_CONTEXT0_PAGE_TABLE_START_ADDR_LO32, LOGICAL_PAGE_NUMBER_LO32, mask_sh),\\\n\tHWS_SF(, VM_L2_PROTECTION_FAULT_DEFAULT_ADDR_HI32, PHYSICAL_PAGE_ADDR_HI4, mask_sh),\\\n\tHWS_SF(, VM_L2_PROTECTION_FAULT_DEFAULT_ADDR_LO32, PHYSICAL_PAGE_ADDR_LO32, mask_sh),\\\n\tHWS_SF(, MC_VM_SYSTEM_APERTURE_DEFAULT_ADDR_MSB, PHYSICAL_PAGE_NUMBER_MSB, mask_sh),\\\n\tHWS_SF(, MC_VM_SYSTEM_APERTURE_DEFAULT_ADDR_LSB, PHYSICAL_PAGE_NUMBER_LSB, mask_sh),\\\n\tHWS_SF(, MC_VM_SYSTEM_APERTURE_LOW_ADDR, LOGICAL_ADDR, mask_sh),\\\n\tHWS_SF(, DOMAIN0_PG_CONFIG, DOMAIN0_POWER_FORCEON, mask_sh), \\\n\tHWS_SF(, DOMAIN0_PG_CONFIG, DOMAIN0_POWER_GATE, mask_sh), \\\n\tHWS_SF(, DOMAIN1_PG_CONFIG, DOMAIN1_POWER_FORCEON, mask_sh), \\\n\tHWS_SF(, DOMAIN1_PG_CONFIG, DOMAIN1_POWER_GATE, mask_sh), \\\n\tHWS_SF(, DOMAIN2_PG_CONFIG, DOMAIN2_POWER_FORCEON, mask_sh), \\\n\tHWS_SF(, DOMAIN2_PG_CONFIG, DOMAIN2_POWER_GATE, mask_sh), \\\n\tHWS_SF(, DOMAIN3_PG_CONFIG, DOMAIN3_POWER_FORCEON, mask_sh), \\\n\tHWS_SF(, DOMAIN3_PG_CONFIG, DOMAIN3_POWER_GATE, mask_sh), \\\n\tHWS_SF(, DOMAIN4_PG_CONFIG, DOMAIN4_POWER_FORCEON, mask_sh), \\\n\tHWS_SF(, DOMAIN4_PG_CONFIG, DOMAIN4_POWER_GATE, mask_sh), \\\n\tHWS_SF(, DOMAIN5_PG_CONFIG, DOMAIN5_POWER_FORCEON, mask_sh), \\\n\tHWS_SF(, DOMAIN5_PG_CONFIG, DOMAIN5_POWER_GATE, mask_sh), \\\n\tHWS_SF(, DOMAIN6_PG_CONFIG, DOMAIN6_POWER_FORCEON, mask_sh), \\\n\tHWS_SF(, DOMAIN6_PG_CONFIG, DOMAIN6_POWER_GATE, mask_sh), \\\n\tHWS_SF(, DOMAIN7_PG_CONFIG, DOMAIN7_POWER_FORCEON, mask_sh), \\\n\tHWS_SF(, DOMAIN7_PG_CONFIG, DOMAIN7_POWER_GATE, mask_sh), \\\n\tHWS_SF(, DOMAIN0_PG_STATUS, DOMAIN0_PGFSM_PWR_STATUS, mask_sh), \\\n\tHWS_SF(, DOMAIN1_PG_STATUS, DOMAIN1_PGFSM_PWR_STATUS, mask_sh), \\\n\tHWS_SF(, DOMAIN2_PG_STATUS, DOMAIN2_PGFSM_PWR_STATUS, mask_sh), \\\n\tHWS_SF(, DOMAIN3_PG_STATUS, DOMAIN3_PGFSM_PWR_STATUS, mask_sh), \\\n\tHWS_SF(, DOMAIN4_PG_STATUS, DOMAIN4_PGFSM_PWR_STATUS, mask_sh), \\\n\tHWS_SF(, DOMAIN5_PG_STATUS, DOMAIN5_PGFSM_PWR_STATUS, mask_sh), \\\n\tHWS_SF(, DOMAIN6_PG_STATUS, DOMAIN6_PGFSM_PWR_STATUS, mask_sh), \\\n\tHWS_SF(, DOMAIN7_PG_STATUS, DOMAIN7_PGFSM_PWR_STATUS, mask_sh), \\\n\tHWS_SF(, DC_IP_REQUEST_CNTL, IP_REQUEST_EN, mask_sh), \\\n\tHWS_SF(, D1VGA_CONTROL, D1VGA_MODE_ENABLE, mask_sh),\\\n\tHWS_SF(, D2VGA_CONTROL, D2VGA_MODE_ENABLE, mask_sh),\\\n\tHWS_SF(, D3VGA_CONTROL, D3VGA_MODE_ENABLE, mask_sh),\\\n\tHWS_SF(, D4VGA_CONTROL, D4VGA_MODE_ENABLE, mask_sh),\\\n\tHWS_SF(, VGA_TEST_CONTROL, VGA_TEST_ENABLE, mask_sh),\\\n\tHWS_SF(, VGA_TEST_CONTROL, VGA_TEST_RENDER_START, mask_sh)\n\n#define HWSEQ_DCN2_MASK_SH_LIST(mask_sh)\\\n\tHWSEQ_DCN_MASK_SH_LIST(mask_sh), \\\n\tHWS_SF(, DCHUBBUB_GLOBAL_TIMER_CNTL, DCHUBBUB_GLOBAL_TIMER_REFDIV, mask_sh), \\\n\tHWS_SF(, DOMAIN0_PG_CONFIG, DOMAIN0_POWER_FORCEON, mask_sh), \\\n\tHWS_SF(, DOMAIN0_PG_CONFIG, DOMAIN0_POWER_GATE, mask_sh), \\\n\tHWS_SF(, DOMAIN1_PG_CONFIG, DOMAIN1_POWER_FORCEON, mask_sh), \\\n\tHWS_SF(, DOMAIN1_PG_CONFIG, DOMAIN1_POWER_GATE, mask_sh), \\\n\tHWS_SF(, DOMAIN2_PG_CONFIG, DOMAIN2_POWER_FORCEON, mask_sh), \\\n\tHWS_SF(, DOMAIN2_PG_CONFIG, DOMAIN2_POWER_GATE, mask_sh), \\\n\tHWS_SF(, DOMAIN3_PG_CONFIG, DOMAIN3_POWER_FORCEON, mask_sh), \\\n\tHWS_SF(, DOMAIN3_PG_CONFIG, DOMAIN3_POWER_GATE, mask_sh), \\\n\tHWS_SF(, DOMAIN4_PG_CONFIG, DOMAIN4_POWER_FORCEON, mask_sh), \\\n\tHWS_SF(, DOMAIN4_PG_CONFIG, DOMAIN4_POWER_GATE, mask_sh), \\\n\tHWS_SF(, DOMAIN5_PG_CONFIG, DOMAIN5_POWER_FORCEON, mask_sh), \\\n\tHWS_SF(, DOMAIN5_PG_CONFIG, DOMAIN5_POWER_GATE, mask_sh), \\\n\tHWS_SF(, DOMAIN6_PG_CONFIG, DOMAIN6_POWER_FORCEON, mask_sh), \\\n\tHWS_SF(, DOMAIN6_PG_CONFIG, DOMAIN6_POWER_GATE, mask_sh), \\\n\tHWS_SF(, DOMAIN7_PG_CONFIG, DOMAIN7_POWER_FORCEON, mask_sh), \\\n\tHWS_SF(, DOMAIN7_PG_CONFIG, DOMAIN7_POWER_GATE, mask_sh), \\\n\tHWS_SF(, DOMAIN8_PG_CONFIG, DOMAIN8_POWER_FORCEON, mask_sh), \\\n\tHWS_SF(, DOMAIN8_PG_CONFIG, DOMAIN8_POWER_GATE, mask_sh), \\\n\tHWS_SF(, DOMAIN9_PG_CONFIG, DOMAIN9_POWER_FORCEON, mask_sh), \\\n\tHWS_SF(, DOMAIN9_PG_CONFIG, DOMAIN9_POWER_GATE, mask_sh), \\\n\tHWS_SF(, DOMAIN10_PG_CONFIG, DOMAIN10_POWER_FORCEON, mask_sh), \\\n\tHWS_SF(, DOMAIN10_PG_CONFIG, DOMAIN10_POWER_GATE, mask_sh), \\\n\tHWS_SF(, DOMAIN11_PG_CONFIG, DOMAIN11_POWER_FORCEON, mask_sh), \\\n\tHWS_SF(, DOMAIN11_PG_CONFIG, DOMAIN11_POWER_GATE, mask_sh), \\\n\tHWS_SF(, DOMAIN16_PG_CONFIG, DOMAIN16_POWER_FORCEON, mask_sh), \\\n\tHWS_SF(, DOMAIN16_PG_CONFIG, DOMAIN16_POWER_GATE, mask_sh), \\\n\tHWS_SF(, DOMAIN17_PG_CONFIG, DOMAIN17_POWER_FORCEON, mask_sh), \\\n\tHWS_SF(, DOMAIN17_PG_CONFIG, DOMAIN17_POWER_GATE, mask_sh), \\\n\tHWS_SF(, DOMAIN18_PG_CONFIG, DOMAIN18_POWER_FORCEON, mask_sh), \\\n\tHWS_SF(, DOMAIN18_PG_CONFIG, DOMAIN18_POWER_GATE, mask_sh), \\\n\tHWS_SF(, DOMAIN19_PG_CONFIG, DOMAIN19_POWER_FORCEON, mask_sh), \\\n\tHWS_SF(, DOMAIN19_PG_CONFIG, DOMAIN19_POWER_GATE, mask_sh), \\\n\tHWS_SF(, DOMAIN20_PG_CONFIG, DOMAIN20_POWER_FORCEON, mask_sh), \\\n\tHWS_SF(, DOMAIN20_PG_CONFIG, DOMAIN20_POWER_GATE, mask_sh), \\\n\tHWS_SF(, DOMAIN21_PG_CONFIG, DOMAIN21_POWER_FORCEON, mask_sh), \\\n\tHWS_SF(, DOMAIN21_PG_CONFIG, DOMAIN21_POWER_GATE, mask_sh), \\\n\tHWS_SF(, DOMAIN0_PG_STATUS, DOMAIN0_PGFSM_PWR_STATUS, mask_sh), \\\n\tHWS_SF(, DOMAIN1_PG_STATUS, DOMAIN1_PGFSM_PWR_STATUS, mask_sh), \\\n\tHWS_SF(, DOMAIN2_PG_STATUS, DOMAIN2_PGFSM_PWR_STATUS, mask_sh), \\\n\tHWS_SF(, DOMAIN3_PG_STATUS, DOMAIN3_PGFSM_PWR_STATUS, mask_sh), \\\n\tHWS_SF(, DOMAIN4_PG_STATUS, DOMAIN4_PGFSM_PWR_STATUS, mask_sh), \\\n\tHWS_SF(, DOMAIN5_PG_STATUS, DOMAIN5_PGFSM_PWR_STATUS, mask_sh), \\\n\tHWS_SF(, DOMAIN6_PG_STATUS, DOMAIN6_PGFSM_PWR_STATUS, mask_sh), \\\n\tHWS_SF(, DOMAIN7_PG_STATUS, DOMAIN7_PGFSM_PWR_STATUS, mask_sh), \\\n\tHWS_SF(, DOMAIN8_PG_STATUS, DOMAIN8_PGFSM_PWR_STATUS, mask_sh), \\\n\tHWS_SF(, DOMAIN9_PG_STATUS, DOMAIN9_PGFSM_PWR_STATUS, mask_sh), \\\n\tHWS_SF(, DOMAIN10_PG_STATUS, DOMAIN10_PGFSM_PWR_STATUS, mask_sh), \\\n\tHWS_SF(, DOMAIN11_PG_STATUS, DOMAIN11_PGFSM_PWR_STATUS, mask_sh), \\\n\tHWS_SF(, DOMAIN16_PG_STATUS, DOMAIN16_PGFSM_PWR_STATUS, mask_sh), \\\n\tHWS_SF(, DOMAIN17_PG_STATUS, DOMAIN17_PGFSM_PWR_STATUS, mask_sh), \\\n\tHWS_SF(, DOMAIN18_PG_STATUS, DOMAIN18_PGFSM_PWR_STATUS, mask_sh), \\\n\tHWS_SF(, DOMAIN19_PG_STATUS, DOMAIN19_PGFSM_PWR_STATUS, mask_sh), \\\n\tHWS_SF(, DOMAIN20_PG_STATUS, DOMAIN20_PGFSM_PWR_STATUS, mask_sh), \\\n\tHWS_SF(, DOMAIN21_PG_STATUS, DOMAIN21_PGFSM_PWR_STATUS, mask_sh), \\\n\tHWS_SF(, DC_IP_REQUEST_CNTL, IP_REQUEST_EN, mask_sh)\n\n#define HWSEQ_DCN21_MASK_SH_LIST(mask_sh)\\\n\tHWSEQ_DCN_MASK_SH_LIST(mask_sh), \\\n\tHWS_SF(, DCHUBBUB_GLOBAL_TIMER_CNTL, DCHUBBUB_GLOBAL_TIMER_REFDIV, mask_sh), \\\n\tHWS_SF(, MMVM_CONTEXT0_PAGE_TABLE_BASE_ADDR_HI32, PAGE_DIRECTORY_ENTRY_HI32, mask_sh),\\\n\tHWS_SF(, MMVM_CONTEXT0_PAGE_TABLE_BASE_ADDR_LO32, PAGE_DIRECTORY_ENTRY_LO32, mask_sh),\\\n\tHWS_SF(, DOMAIN0_PG_CONFIG, DOMAIN0_POWER_FORCEON, mask_sh), \\\n\tHWS_SF(, DOMAIN0_PG_CONFIG, DOMAIN0_POWER_GATE, mask_sh), \\\n\tHWS_SF(, DOMAIN1_PG_CONFIG, DOMAIN1_POWER_FORCEON, mask_sh), \\\n\tHWS_SF(, DOMAIN1_PG_CONFIG, DOMAIN1_POWER_GATE, mask_sh), \\\n\tHWS_SF(, DOMAIN2_PG_CONFIG, DOMAIN2_POWER_FORCEON, mask_sh), \\\n\tHWS_SF(, DOMAIN2_PG_CONFIG, DOMAIN2_POWER_GATE, mask_sh), \\\n\tHWS_SF(, DOMAIN3_PG_CONFIG, DOMAIN3_POWER_FORCEON, mask_sh), \\\n\tHWS_SF(, DOMAIN3_PG_CONFIG, DOMAIN3_POWER_GATE, mask_sh), \\\n\tHWS_SF(, DOMAIN4_PG_CONFIG, DOMAIN4_POWER_FORCEON, mask_sh), \\\n\tHWS_SF(, DOMAIN4_PG_CONFIG, DOMAIN4_POWER_GATE, mask_sh), \\\n\tHWS_SF(, DOMAIN5_PG_CONFIG, DOMAIN5_POWER_FORCEON, mask_sh), \\\n\tHWS_SF(, DOMAIN5_PG_CONFIG, DOMAIN5_POWER_GATE, mask_sh), \\\n\tHWS_SF(, DOMAIN6_PG_CONFIG, DOMAIN6_POWER_FORCEON, mask_sh), \\\n\tHWS_SF(, DOMAIN6_PG_CONFIG, DOMAIN6_POWER_GATE, mask_sh), \\\n\tHWS_SF(, DOMAIN7_PG_CONFIG, DOMAIN7_POWER_FORCEON, mask_sh), \\\n\tHWS_SF(, DOMAIN7_PG_CONFIG, DOMAIN7_POWER_GATE, mask_sh), \\\n\tHWS_SF(, DOMAIN16_PG_CONFIG, DOMAIN16_POWER_FORCEON, mask_sh), \\\n\tHWS_SF(, DOMAIN16_PG_CONFIG, DOMAIN16_POWER_GATE, mask_sh), \\\n\tHWS_SF(, DOMAIN17_PG_CONFIG, DOMAIN17_POWER_FORCEON, mask_sh), \\\n\tHWS_SF(, DOMAIN17_PG_CONFIG, DOMAIN17_POWER_GATE, mask_sh), \\\n\tHWS_SF(, DOMAIN18_PG_CONFIG, DOMAIN18_POWER_FORCEON, mask_sh), \\\n\tHWS_SF(, DOMAIN18_PG_CONFIG, DOMAIN18_POWER_GATE, mask_sh), \\\n\tHWS_SF(, DOMAIN0_PG_STATUS, DOMAIN0_PGFSM_PWR_STATUS, mask_sh), \\\n\tHWS_SF(, DOMAIN1_PG_STATUS, DOMAIN1_PGFSM_PWR_STATUS, mask_sh), \\\n\tHWS_SF(, DOMAIN2_PG_STATUS, DOMAIN2_PGFSM_PWR_STATUS, mask_sh), \\\n\tHWS_SF(, DOMAIN3_PG_STATUS, DOMAIN3_PGFSM_PWR_STATUS, mask_sh), \\\n\tHWS_SF(, DOMAIN4_PG_STATUS, DOMAIN4_PGFSM_PWR_STATUS, mask_sh), \\\n\tHWS_SF(, DOMAIN5_PG_STATUS, DOMAIN5_PGFSM_PWR_STATUS, mask_sh), \\\n\tHWS_SF(, DOMAIN6_PG_STATUS, DOMAIN6_PGFSM_PWR_STATUS, mask_sh), \\\n\tHWS_SF(, DOMAIN7_PG_STATUS, DOMAIN7_PGFSM_PWR_STATUS, mask_sh), \\\n\tHWS_SF(, DOMAIN16_PG_STATUS, DOMAIN16_PGFSM_PWR_STATUS, mask_sh), \\\n\tHWS_SF(, DOMAIN17_PG_STATUS, DOMAIN17_PGFSM_PWR_STATUS, mask_sh), \\\n\tHWS_SF(, DOMAIN18_PG_STATUS, DOMAIN18_PGFSM_PWR_STATUS, mask_sh), \\\n\tHWS_SF(, DC_IP_REQUEST_CNTL, IP_REQUEST_EN, mask_sh)\n\n#define HWSEQ_DCN201_MASK_SH_LIST(mask_sh)\\\n\tHWSEQ_DCN_MASK_SH_LIST(mask_sh), \\\n\tHWS_SF(, DCHUBBUB_GLOBAL_TIMER_CNTL, DCHUBBUB_GLOBAL_TIMER_REFDIV, mask_sh), \\\n\tHWS_SF(, AZALIA_AUDIO_DTO, AZALIA_AUDIO_DTO_MODULE, mask_sh)\n\n#define HWSEQ_DCN30_MASK_SH_LIST(mask_sh)\\\n\tHWSEQ_DCN2_MASK_SH_LIST(mask_sh), \\\n\tHWS_SF(, AZALIA_AUDIO_DTO, AZALIA_AUDIO_DTO_MODULE, mask_sh), \\\n\tHWS_SF(, HPO_TOP_CLOCK_CONTROL, HPO_HDMISTREAMCLK_GATE_DIS, mask_sh), \\\n\tHWS_SF(, ODM_MEM_PWR_CTRL3, ODM_MEM_UNASSIGNED_PWR_MODE, mask_sh), \\\n\tHWS_SF(, ODM_MEM_PWR_CTRL3, ODM_MEM_VBLANK_PWR_MODE, mask_sh), \\\n\tHWS_SF(, DMU_MEM_PWR_CNTL, DMCU_ERAM_MEM_PWR_FORCE, mask_sh), \\\n\tHWS_SF(, MMHUBBUB_MEM_PWR_CNTL, VGA_MEM_PWR_FORCE, mask_sh)\n\n#define HWSEQ_DCN301_MASK_SH_LIST(mask_sh)\\\n\tHWSEQ_DCN_MASK_SH_LIST(mask_sh), \\\n\tHWS_SF(, DCHUBBUB_GLOBAL_TIMER_CNTL, DCHUBBUB_GLOBAL_TIMER_REFDIV, mask_sh), \\\n\tHWS_SF(, DOMAIN0_PG_CONFIG, DOMAIN0_POWER_FORCEON, mask_sh), \\\n\tHWS_SF(, DOMAIN0_PG_CONFIG, DOMAIN0_POWER_GATE, mask_sh), \\\n\tHWS_SF(, DOMAIN1_PG_CONFIG, DOMAIN1_POWER_FORCEON, mask_sh), \\\n\tHWS_SF(, DOMAIN1_PG_CONFIG, DOMAIN1_POWER_GATE, mask_sh), \\\n\tHWS_SF(, DOMAIN2_PG_CONFIG, DOMAIN2_POWER_FORCEON, mask_sh), \\\n\tHWS_SF(, DOMAIN2_PG_CONFIG, DOMAIN2_POWER_GATE, mask_sh), \\\n\tHWS_SF(, DOMAIN3_PG_CONFIG, DOMAIN3_POWER_FORCEON, mask_sh), \\\n\tHWS_SF(, DOMAIN3_PG_CONFIG, DOMAIN3_POWER_GATE, mask_sh), \\\n\tHWS_SF(, DOMAIN4_PG_CONFIG, DOMAIN4_POWER_FORCEON, mask_sh), \\\n\tHWS_SF(, DOMAIN4_PG_CONFIG, DOMAIN4_POWER_GATE, mask_sh), \\\n\tHWS_SF(, DOMAIN5_PG_CONFIG, DOMAIN5_POWER_FORCEON, mask_sh), \\\n\tHWS_SF(, DOMAIN5_PG_CONFIG, DOMAIN5_POWER_GATE, mask_sh), \\\n\tHWS_SF(, DOMAIN6_PG_CONFIG, DOMAIN6_POWER_FORCEON, mask_sh), \\\n\tHWS_SF(, DOMAIN6_PG_CONFIG, DOMAIN6_POWER_GATE, mask_sh), \\\n\tHWS_SF(, DOMAIN7_PG_CONFIG, DOMAIN7_POWER_FORCEON, mask_sh), \\\n\tHWS_SF(, DOMAIN7_PG_CONFIG, DOMAIN7_POWER_GATE, mask_sh), \\\n\tHWS_SF(, DOMAIN16_PG_CONFIG, DOMAIN16_POWER_FORCEON, mask_sh), \\\n\tHWS_SF(, DOMAIN16_PG_CONFIG, DOMAIN16_POWER_GATE, mask_sh), \\\n\tHWS_SF(, DOMAIN17_PG_CONFIG, DOMAIN17_POWER_FORCEON, mask_sh), \\\n\tHWS_SF(, DOMAIN17_PG_CONFIG, DOMAIN17_POWER_GATE, mask_sh), \\\n\tHWS_SF(, DOMAIN18_PG_CONFIG, DOMAIN18_POWER_FORCEON, mask_sh), \\\n\tHWS_SF(, DOMAIN18_PG_CONFIG, DOMAIN18_POWER_GATE, mask_sh), \\\n\tHWS_SF(, DOMAIN0_PG_STATUS, DOMAIN0_PGFSM_PWR_STATUS, mask_sh), \\\n\tHWS_SF(, DOMAIN1_PG_STATUS, DOMAIN1_PGFSM_PWR_STATUS, mask_sh), \\\n\tHWS_SF(, DOMAIN2_PG_STATUS, DOMAIN2_PGFSM_PWR_STATUS, mask_sh), \\\n\tHWS_SF(, DOMAIN3_PG_STATUS, DOMAIN3_PGFSM_PWR_STATUS, mask_sh), \\\n\tHWS_SF(, DOMAIN4_PG_STATUS, DOMAIN4_PGFSM_PWR_STATUS, mask_sh), \\\n\tHWS_SF(, DOMAIN5_PG_STATUS, DOMAIN5_PGFSM_PWR_STATUS, mask_sh), \\\n\tHWS_SF(, DOMAIN6_PG_STATUS, DOMAIN6_PGFSM_PWR_STATUS, mask_sh), \\\n\tHWS_SF(, DOMAIN7_PG_STATUS, DOMAIN7_PGFSM_PWR_STATUS, mask_sh), \\\n\tHWS_SF(, DOMAIN16_PG_STATUS, DOMAIN16_PGFSM_PWR_STATUS, mask_sh), \\\n\tHWS_SF(, DOMAIN17_PG_STATUS, DOMAIN17_PGFSM_PWR_STATUS, mask_sh), \\\n\tHWS_SF(, DOMAIN18_PG_STATUS, DOMAIN18_PGFSM_PWR_STATUS, mask_sh), \\\n\tHWS_SF(, DC_IP_REQUEST_CNTL, IP_REQUEST_EN, mask_sh), \\\n\tHWS_SF(, PANEL_PWRSEQ0_CNTL, PANEL_BLON, mask_sh),\\\n\tHWS_SF(, PANEL_PWRSEQ0_CNTL, PANEL_DIGON, mask_sh),\\\n\tHWS_SF(, PANEL_PWRSEQ0_CNTL, PANEL_DIGON_OVRD, mask_sh),\\\n\tHWS_SF(, PANEL_PWRSEQ0_STATE, PANEL_PWRSEQ_TARGET_STATE_R, mask_sh),\\\n\tHWS_SF(, AZALIA_AUDIO_DTO, AZALIA_AUDIO_DTO_MODULE, mask_sh)\n\n#define HWSEQ_DCN302_MASK_SH_LIST(mask_sh)\\\n\tHWSEQ_DCN_MASK_SH_LIST(mask_sh), \\\n\tHWS_SF(, DCHUBBUB_GLOBAL_TIMER_CNTL, DCHUBBUB_GLOBAL_TIMER_REFDIV, mask_sh), \\\n\tHWS_SF(, DOMAIN0_PG_CONFIG, DOMAIN0_POWER_FORCEON, mask_sh), \\\n\tHWS_SF(, DOMAIN0_PG_CONFIG, DOMAIN0_POWER_GATE, mask_sh), \\\n\tHWS_SF(, DOMAIN1_PG_CONFIG, DOMAIN1_POWER_FORCEON, mask_sh), \\\n\tHWS_SF(, DOMAIN1_PG_CONFIG, DOMAIN1_POWER_GATE, mask_sh), \\\n\tHWS_SF(, DOMAIN2_PG_CONFIG, DOMAIN2_POWER_FORCEON, mask_sh), \\\n\tHWS_SF(, DOMAIN2_PG_CONFIG, DOMAIN2_POWER_GATE, mask_sh), \\\n\tHWS_SF(, DOMAIN3_PG_CONFIG, DOMAIN3_POWER_FORCEON, mask_sh), \\\n\tHWS_SF(, DOMAIN3_PG_CONFIG, DOMAIN3_POWER_GATE, mask_sh), \\\n\tHWS_SF(, DOMAIN4_PG_CONFIG, DOMAIN4_POWER_FORCEON, mask_sh), \\\n\tHWS_SF(, DOMAIN4_PG_CONFIG, DOMAIN4_POWER_GATE, mask_sh), \\\n\tHWS_SF(, DOMAIN5_PG_CONFIG, DOMAIN5_POWER_FORCEON, mask_sh), \\\n\tHWS_SF(, DOMAIN5_PG_CONFIG, DOMAIN5_POWER_GATE, mask_sh), \\\n\tHWS_SF(, DOMAIN6_PG_CONFIG, DOMAIN6_POWER_FORCEON, mask_sh), \\\n\tHWS_SF(, DOMAIN6_PG_CONFIG, DOMAIN6_POWER_GATE, mask_sh), \\\n\tHWS_SF(, DOMAIN7_PG_CONFIG, DOMAIN7_POWER_FORCEON, mask_sh), \\\n\tHWS_SF(, DOMAIN7_PG_CONFIG, DOMAIN7_POWER_GATE, mask_sh), \\\n\tHWS_SF(, DOMAIN8_PG_CONFIG, DOMAIN8_POWER_FORCEON, mask_sh), \\\n\tHWS_SF(, DOMAIN8_PG_CONFIG, DOMAIN8_POWER_GATE, mask_sh), \\\n\tHWS_SF(, DOMAIN9_PG_CONFIG, DOMAIN9_POWER_FORCEON, mask_sh), \\\n\tHWS_SF(, DOMAIN9_PG_CONFIG, DOMAIN9_POWER_GATE, mask_sh), \\\n\tHWS_SF(, DOMAIN16_PG_CONFIG, DOMAIN16_POWER_FORCEON, mask_sh), \\\n\tHWS_SF(, DOMAIN16_PG_CONFIG, DOMAIN16_POWER_GATE, mask_sh), \\\n\tHWS_SF(, DOMAIN17_PG_CONFIG, DOMAIN17_POWER_FORCEON, mask_sh), \\\n\tHWS_SF(, DOMAIN17_PG_CONFIG, DOMAIN17_POWER_GATE, mask_sh), \\\n\tHWS_SF(, DOMAIN18_PG_CONFIG, DOMAIN18_POWER_FORCEON, mask_sh), \\\n\tHWS_SF(, DOMAIN18_PG_CONFIG, DOMAIN18_POWER_GATE, mask_sh), \\\n\tHWS_SF(, DOMAIN19_PG_CONFIG, DOMAIN19_POWER_FORCEON, mask_sh), \\\n\tHWS_SF(, DOMAIN19_PG_CONFIG, DOMAIN19_POWER_GATE, mask_sh), \\\n\tHWS_SF(, DOMAIN20_PG_CONFIG, DOMAIN20_POWER_FORCEON, mask_sh), \\\n\tHWS_SF(, DOMAIN20_PG_CONFIG, DOMAIN20_POWER_GATE, mask_sh), \\\n\tHWS_SF(, DOMAIN0_PG_STATUS, DOMAIN0_PGFSM_PWR_STATUS, mask_sh), \\\n\tHWS_SF(, DOMAIN1_PG_STATUS, DOMAIN1_PGFSM_PWR_STATUS, mask_sh), \\\n\tHWS_SF(, DOMAIN2_PG_STATUS, DOMAIN2_PGFSM_PWR_STATUS, mask_sh), \\\n\tHWS_SF(, DOMAIN3_PG_STATUS, DOMAIN3_PGFSM_PWR_STATUS, mask_sh), \\\n\tHWS_SF(, DOMAIN4_PG_STATUS, DOMAIN4_PGFSM_PWR_STATUS, mask_sh), \\\n\tHWS_SF(, DOMAIN5_PG_STATUS, DOMAIN5_PGFSM_PWR_STATUS, mask_sh), \\\n\tHWS_SF(, DOMAIN6_PG_STATUS, DOMAIN6_PGFSM_PWR_STATUS, mask_sh), \\\n\tHWS_SF(, DOMAIN7_PG_STATUS, DOMAIN7_PGFSM_PWR_STATUS, mask_sh), \\\n\tHWS_SF(, DOMAIN8_PG_STATUS, DOMAIN8_PGFSM_PWR_STATUS, mask_sh), \\\n\tHWS_SF(, DOMAIN9_PG_STATUS, DOMAIN9_PGFSM_PWR_STATUS, mask_sh), \\\n\tHWS_SF(, DOMAIN16_PG_STATUS, DOMAIN16_PGFSM_PWR_STATUS, mask_sh), \\\n\tHWS_SF(, DOMAIN17_PG_STATUS, DOMAIN17_PGFSM_PWR_STATUS, mask_sh), \\\n\tHWS_SF(, DOMAIN18_PG_STATUS, DOMAIN18_PGFSM_PWR_STATUS, mask_sh), \\\n\tHWS_SF(, DOMAIN19_PG_STATUS, DOMAIN19_PGFSM_PWR_STATUS, mask_sh), \\\n\tHWS_SF(, DOMAIN20_PG_STATUS, DOMAIN20_PGFSM_PWR_STATUS, mask_sh), \\\n\tHWS_SF(, DC_IP_REQUEST_CNTL, IP_REQUEST_EN, mask_sh), \\\n\tHWS_SF(, AZALIA_AUDIO_DTO, AZALIA_AUDIO_DTO_MODULE, mask_sh), \\\n\tHWS_SF(, HPO_TOP_CLOCK_CONTROL, HPO_HDMISTREAMCLK_GATE_DIS, mask_sh)\n\n#define HWSEQ_DCN303_MASK_SH_LIST(mask_sh) \\\n\tHWSEQ_DCN_MASK_SH_LIST(mask_sh), \\\n\tHWS_SF(, DCHUBBUB_GLOBAL_TIMER_CNTL, DCHUBBUB_GLOBAL_TIMER_REFDIV, mask_sh), \\\n\tHWS_SF(, AZALIA_AUDIO_DTO, AZALIA_AUDIO_DTO_MODULE, mask_sh), \\\n\tHWS_SF(, HPO_TOP_CLOCK_CONTROL, HPO_HDMISTREAMCLK_GATE_DIS, mask_sh)\n\n#define HWSEQ_REG_FIELD_LIST(type) \\\n\ttype DCFE_CLOCK_ENABLE; \\\n\ttype DCFEV_CLOCK_ENABLE; \\\n\ttype DC_MEM_GLOBAL_PWR_REQ_DIS; \\\n\ttype BLND_DCP_GRPH_V_UPDATE_LOCK; \\\n\ttype BLND_SCL_V_UPDATE_LOCK; \\\n\ttype BLND_DCP_GRPH_SURF_V_UPDATE_LOCK; \\\n\ttype BLND_BLND_V_UPDATE_LOCK; \\\n\ttype BLND_V_UPDATE_LOCK_MODE; \\\n\ttype BLND_FEEDTHROUGH_EN; \\\n\ttype BLND_ALPHA_MODE; \\\n\ttype BLND_MODE; \\\n\ttype BLND_MULTIPLIED_MODE; \\\n\ttype DP_DTO0_ENABLE; \\\n\ttype PIXEL_RATE_SOURCE; \\\n\ttype PHYPLL_PIXEL_RATE_SOURCE; \\\n\ttype PIXEL_RATE_PLL_SOURCE; \\\n\t \\\n\ttype PAGE_DIRECTORY_ENTRY_HI32;\\\n\ttype PAGE_DIRECTORY_ENTRY_LO32;\\\n\ttype LOGICAL_PAGE_NUMBER_HI4;\\\n\ttype LOGICAL_PAGE_NUMBER_LO32;\\\n\ttype PHYSICAL_PAGE_ADDR_HI4;\\\n\ttype PHYSICAL_PAGE_ADDR_LO32;\\\n\ttype PHYSICAL_PAGE_NUMBER_MSB;\\\n\ttype PHYSICAL_PAGE_NUMBER_LSB;\\\n\ttype LOGICAL_ADDR; \\\n\ttype PF_LFB_REGION;\\\n\ttype PF_MAX_REGION;\\\n\ttype ENABLE_L1_TLB;\\\n\ttype SYSTEM_ACCESS_MODE;\n\n#define HWSEQ_DCN_REG_FIELD_LIST(type) \\\n\ttype HUBP_VTG_SEL; \\\n\ttype HUBP_CLOCK_ENABLE; \\\n\ttype DPP_CLOCK_ENABLE; \\\n\ttype SDPIF_FB_BASE;\\\n\ttype SDPIF_FB_OFFSET;\\\n\ttype SDPIF_AGP_BASE;\\\n\ttype SDPIF_AGP_BOT;\\\n\ttype SDPIF_AGP_TOP;\\\n\ttype FB_TOP;\\\n\ttype FB_BASE;\\\n\ttype FB_OFFSET;\\\n\ttype AGP_BASE;\\\n\ttype AGP_BOT;\\\n\ttype AGP_TOP;\\\n\ttype DCHUBBUB_GLOBAL_TIMER_ENABLE; \\\n\ttype OPP_PIPE_CLOCK_EN;\\\n\ttype IP_REQUEST_EN; \\\n\ttype DOMAIN0_POWER_FORCEON; \\\n\ttype DOMAIN0_POWER_GATE; \\\n\ttype DOMAIN1_POWER_FORCEON; \\\n\ttype DOMAIN1_POWER_GATE; \\\n\ttype DOMAIN2_POWER_FORCEON; \\\n\ttype DOMAIN2_POWER_GATE; \\\n\ttype DOMAIN3_POWER_FORCEON; \\\n\ttype DOMAIN3_POWER_GATE; \\\n\ttype DOMAIN4_POWER_FORCEON; \\\n\ttype DOMAIN4_POWER_GATE; \\\n\ttype DOMAIN5_POWER_FORCEON; \\\n\ttype DOMAIN5_POWER_GATE; \\\n\ttype DOMAIN6_POWER_FORCEON; \\\n\ttype DOMAIN6_POWER_GATE; \\\n\ttype DOMAIN7_POWER_FORCEON; \\\n\ttype DOMAIN7_POWER_GATE; \\\n\ttype DOMAIN8_POWER_FORCEON; \\\n\ttype DOMAIN8_POWER_GATE; \\\n\ttype DOMAIN9_POWER_FORCEON; \\\n\ttype DOMAIN9_POWER_GATE; \\\n\ttype DOMAIN10_POWER_FORCEON; \\\n\ttype DOMAIN10_POWER_GATE; \\\n\ttype DOMAIN11_POWER_FORCEON; \\\n\ttype DOMAIN11_POWER_GATE; \\\n\ttype DOMAIN16_POWER_FORCEON; \\\n\ttype DOMAIN16_POWER_GATE; \\\n\ttype DOMAIN17_POWER_FORCEON; \\\n\ttype DOMAIN17_POWER_GATE; \\\n\ttype DOMAIN18_POWER_FORCEON; \\\n\ttype DOMAIN18_POWER_GATE; \\\n\ttype DOMAIN19_POWER_FORCEON; \\\n\ttype DOMAIN19_POWER_GATE; \\\n\ttype DOMAIN20_POWER_FORCEON; \\\n\ttype DOMAIN20_POWER_GATE; \\\n\ttype DOMAIN21_POWER_FORCEON; \\\n\ttype DOMAIN21_POWER_GATE; \\\n\ttype DOMAIN0_PGFSM_PWR_STATUS; \\\n\ttype DOMAIN1_PGFSM_PWR_STATUS; \\\n\ttype DOMAIN2_PGFSM_PWR_STATUS; \\\n\ttype DOMAIN3_PGFSM_PWR_STATUS; \\\n\ttype DOMAIN4_PGFSM_PWR_STATUS; \\\n\ttype DOMAIN5_PGFSM_PWR_STATUS; \\\n\ttype DOMAIN6_PGFSM_PWR_STATUS; \\\n\ttype DOMAIN7_PGFSM_PWR_STATUS; \\\n\ttype DOMAIN8_PGFSM_PWR_STATUS; \\\n\ttype DOMAIN9_PGFSM_PWR_STATUS; \\\n\ttype DOMAIN10_PGFSM_PWR_STATUS; \\\n\ttype DOMAIN11_PGFSM_PWR_STATUS; \\\n\ttype DOMAIN16_PGFSM_PWR_STATUS; \\\n\ttype DOMAIN17_PGFSM_PWR_STATUS; \\\n\ttype DOMAIN18_PGFSM_PWR_STATUS; \\\n\ttype DOMAIN19_PGFSM_PWR_STATUS; \\\n\ttype DOMAIN20_PGFSM_PWR_STATUS; \\\n\ttype DOMAIN21_PGFSM_PWR_STATUS; \\\n\ttype DCFCLK_GATE_DIS; \\\n\ttype DCHUBBUB_GLOBAL_TIMER_REFDIV; \\\n\ttype VGA_TEST_ENABLE; \\\n\ttype VGA_TEST_RENDER_START; \\\n\ttype D1VGA_MODE_ENABLE; \\\n\ttype D2VGA_MODE_ENABLE; \\\n\ttype D3VGA_MODE_ENABLE; \\\n\ttype D4VGA_MODE_ENABLE; \\\n\ttype AZALIA_AUDIO_DTO_MODULE; \\\n\ttype ODM_MEM_UNASSIGNED_PWR_MODE; \\\n\ttype ODM_MEM_VBLANK_PWR_MODE; \\\n\ttype DMCU_ERAM_MEM_PWR_FORCE; \\\n\ttype VGA_MEM_PWR_FORCE;\n\n#define HWSEQ_DCN3_REG_FIELD_LIST(type) \\\n\ttype HPO_HDMISTREAMCLK_GATE_DIS;\n\n#define HWSEQ_DCN301_REG_FIELD_LIST(type) \\\n\ttype PANEL_BLON;\\\n\ttype PANEL_DIGON;\\\n\ttype PANEL_DIGON_OVRD;\\\n\ttype PANEL_PWRSEQ_TARGET_STATE_R;\n\n#define HWSEQ_DCN31_REG_FIELD_LIST(type) \\\n\ttype DOMAIN_POWER_FORCEON;\\\n\ttype DOMAIN_POWER_GATE;\\\n\ttype DOMAIN_PGFSM_PWR_STATUS;\\\n\ttype HPO_HDMISTREAMCLK_G_GATE_DIS;\\\n\ttype DISABLE_HOSTVM_FORCE_ALLOW_PSTATE;\\\n\ttype I2C_LIGHT_SLEEP_FORCE;\\\n\ttype HPO_IO_EN;\n\nstruct dce_hwseq_shift {\n\tHWSEQ_REG_FIELD_LIST(uint8_t)\n\tHWSEQ_DCN_REG_FIELD_LIST(uint8_t)\n\tHWSEQ_DCN3_REG_FIELD_LIST(uint8_t)\n\tHWSEQ_DCN301_REG_FIELD_LIST(uint8_t)\n\tHWSEQ_DCN31_REG_FIELD_LIST(uint8_t)\n};\n\nstruct dce_hwseq_mask {\n\tHWSEQ_REG_FIELD_LIST(uint32_t)\n\tHWSEQ_DCN_REG_FIELD_LIST(uint32_t)\n\tHWSEQ_DCN3_REG_FIELD_LIST(uint32_t)\n\tHWSEQ_DCN301_REG_FIELD_LIST(uint32_t)\n\tHWSEQ_DCN31_REG_FIELD_LIST(uint32_t)\n};\n\n\nenum blnd_mode {\n\tBLND_MODE_CURRENT_PIPE = 0, \n\tBLND_MODE_OTHER_PIPE,  \n\tBLND_MODE_BLENDING, \n};\n\nstruct dce_hwseq;\nstruct pipe_ctx;\nstruct clock_source;\n\nvoid dce_enable_fe_clock(struct dce_hwseq *hwss,\n\t\tunsigned int inst, bool enable);\n\nvoid dce_pipe_control_lock(struct dc *dc,\n\t\tstruct pipe_ctx *pipe,\n\t\tbool lock);\n\nvoid dce_set_blender_mode(struct dce_hwseq *hws,\n\tunsigned int blnd_inst, enum blnd_mode mode);\n\n#if defined(CONFIG_DRM_AMD_DC_SI)\nvoid dce60_pipe_control_lock(struct dc *dc,\n\t\tstruct pipe_ctx *pipe,\n\t\tbool lock);\n#endif\n\nvoid dce_clock_gating_power_up(struct dce_hwseq *hws,\n\t\tbool enable);\n\nvoid dce_crtc_switch_to_clk_src(struct dce_hwseq *hws,\n\t\tstruct clock_source *clk_src,\n\t\tunsigned int tg_inst);\n\nbool dce_use_lut(enum surface_pixel_format format);\n#endif    \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}