#Build: Fabric Compiler 2022.1, Build 99559, Jul 12 00:20 2022
#Install: D:\fpga_competition\FPGA_competition\ziguangtongchuang_file\MES50HP_v3\set_up\set_up_file\PDS_2022.1\bin
#Application name: pds_shell.exe
#OS: Windows 10 10.0.22000
#Hostname: Thecomputerofmartin
Generated by Fabric Compiler (version 2022.1 build 99559) at Wed May 22 14:32:14 2024
License checkout: fabric_ads
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
Constraint check start.
W: ConstraintEditor-4030: No constraint files found, so all ports are unspecified I/O constraint.
Constraint check end.
C: SDC-2025: Clock source 'n:Clk' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Executing : get_ports Clk
Executing : get_ports Clk successfully.
Executing : create_clock -name LMS|Clk [get_ports Clk] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name LMS|Clk [get_ports Clk] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group LMS|Clk
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group LMS|Clk successfully.
Start pre-mapping.
Executing : pre-mapping successfully. Time elapsed: 0.040s wall, 0.016s user + 0.000s system = 0.016s CPU (39.5%)

Start mod-gen.
W: Public-4008: Instance 'LMSX_selfdefine_inst/class1[1].genblk1.LMS_tap_2/Data_reg/Delay_out[15:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'LMSX_selfdefine_inst/class1[2].genblk1.LMS_tap_2/Delay_reg/Delay_out[15:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'LMSX_selfdefine_inst/class1[2].genblk1.LMS_tap_2/Data_reg/Delay_out[15:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'LMSX_selfdefine_inst/class1[0].genblk1.LMS_tap_1/Data_reg/Delay_out[15:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
Executing : mod-gen successfully. Time elapsed: 0.012s wall, 0.016s user + 0.000s system = 0.016s CPU (130.8%)

Start logic-optimization.
Executing : logic-optimization successfully. Time elapsed: 0.018s wall, 0.016s user + 0.000s system = 0.016s CPU (84.7%)

Start tech-mapping phase 1.
Executing : tech-mapping phase 1 successfully. Time elapsed: 0.006s wall, 0.016s user + 0.000s system = 0.016s CPU (277.3%)

Start tech-mapping phase 2.
Executing : tech-mapping phase 2 successfully. Time elapsed: 0.006s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start tech-optimization.
Executing : tech-optimization successfully. Time elapsed: 0.006s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start phys-optimization.
Executing : phys-optimization successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start restore-hierarchy.
Executing : restore-hierarchy successfully. Time elapsed: 0.003s wall, 0.016s user + 0.000s system = 0.016s CPU (455.1%)


Cell Usage:
GTP_DFF_CE                   80 uses
GTP_GRS                       1 use
GTP_INV                       1 use

I/O ports: 83
GTP_INBUF                  35 uses
GTP_OUTBUF                 48 uses

Mapping Summary:
Total LUTs: 0 of 42800 (0.00%)
	LUTs as dram: 0 of 17000 (0.00%)
	LUTs as logic: 0
Total Registers: 80 of 64200 (0.12%)
Total Latches: 0

DRM18K:
Total DRM18K = 0.0 of 134 (0.00%)

APMs:
Total APMs = 0.00 of 84 (0.00%)

Total I/O ports = 83 of 296 (28.04%)


Overview of Control Sets:

Number of unique control sets : 1

Histogram:
**************************************************************
  Fanout      | Count    | Sync Set/Reset    Async Set/Reset
--------------------------------------------------------------
  [0, 2)      | 0        | 0                 0
  [2, 4)      | 0        | 0                 0
  [4, 6)      | 0        | 0                 0
  [6, 8)      | 0        | 0                 0
  [8, 10)     | 0        | 0                 0
  [10, 12)    | 0        | 0                 0
  [12, 14)    | 0        | 0                 0
  [14, 16)    | 0        | 0                 0
  [16, Inf)   | 1        | 0                 1
--------------------------------------------------------------
  The maximum fanout: 80
==============================================================

Flip-Flop Distribution:
************************************************************************
  Clock Enable    Sync Set/Reset    Async Set/Reset    Total Registers
------------------------------------------------------------------------
  NO              NO                NO                 0
  NO              NO                YES                0
  NO              YES               NO                 0
  YES             NO                NO                 0
  YES             NO                YES                80
  YES             YES               NO                 0
========================================================================

Latch Distribution:
************************************************
  Gate Enable    Preset/Clear    Total Latches
************************************************
  NO             NO              0
  NO             YES             0
  YES            NO              0
  YES            YES             0
************************************************

Design 'LMS' has been successfully synthesized to architecture-specific objects.
Saving design to DB.
Saving design to LMS_syn.vm
Constructing timing graph ...
Timing graph has been constructed successfully
W: Timing-4087: Port 'Delay_out_x[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Delay_out_x[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Delay_out_x[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Delay_out_x[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Delay_out_x[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Delay_out_x[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Delay_out_x[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Delay_out_x[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Delay_out_x[8]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Delay_out_x[9]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Delay_out_x[10]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Delay_out_x[11]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Delay_out_x[12]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Delay_out_x[13]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Delay_out_x[14]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Delay_out_x[15]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Error_out[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Error_out[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Error_out[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Error_out[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Error_out[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Error_out[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Error_out[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Error_out[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Error_out[8]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Error_out[9]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Error_out[10]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Error_out[11]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Error_out[12]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Error_out[13]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Error_out[14]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Error_out[15]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Y_out[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Y_out[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Y_out[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Y_out[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Y_out[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Y_out[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Y_out[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Y_out[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Y_out[8]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Y_out[9]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Y_out[10]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Y_out[11]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Y_out[12]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Y_out[13]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Y_out[14]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Y_out[15]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'Data_in[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Data_in[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Data_in[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Data_in[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Data_in[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Data_in[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Data_in[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Data_in[7]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Data_in[8]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Data_in[9]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Data_in[10]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Data_in[11]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Data_in[12]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Data_in[13]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Data_in[14]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Data_in[15]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Desired_in[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Desired_in[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Desired_in[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Desired_in[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Desired_in[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Desired_in[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Desired_in[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Desired_in[7]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Desired_in[8]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Desired_in[9]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Desired_in[10]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Desired_in[11]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Desired_in[12]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Desired_in[13]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Desired_in[14]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Desired_in[15]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Enable' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Reset' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Step_size[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Step_size[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Step_size[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Step_size[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Step_size[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Step_size[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Step_size[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Step_size[7]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Step_size[8]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Step_size[9]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Step_size[10]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Step_size[11]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Step_size[12]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Step_size[13]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Step_size[14]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Step_size[15]' is not constrained, it is treated as combinational input.
Action synthesize: Real time elapsed is 0h:0m:3s
Action synthesize: CPU time elapsed is 0h:0m:1s
Action synthesize: Process CPU time elapsed is 0h:0m:1s
Current time: Wed May 22 14:32:15 2024
Action synthesize: Peak memory pool usage is 152 MB
