library ieelibrary ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity ror_c is
    port(
        sh_in  : in  std_logic_vector (7 downto 0);
        sh_val : in  std_logic_vector(2 downto 0);
        sh_out : out std_logic_vector(7 downto 0)
    );
end entity ror_c;

architecture behavior of ror_c is
begin 
    process(sh_in, sh_val)
        variable temp : unsigned(7 downto 0);
        variable n : integer;
    begin
        n := to_integer(unsigned(sh_val));
        temp := ror(unsigned(sh_in), n);             -- temp l‡ unsigned!
        sh_out <= std_logic_vector(temp);            -- xu?t l?i ki?u std_logic_vector
    end process;
end architecture behavior;


                -- D·ªãch v√≤ng tr√≤n, n·∫øu i+n > 7 th√¨ l·∫•y ph·∫ßn d∆∞ c·ªßa ph√©p chia cho 8
                -- (i + n) mod 8 s·∫Ω ƒë·∫£m b·∫£o r·∫±ng ch·ªâ s·ªë kh√¥ng v∆∞·ª£t qu√° 7    
                --v√≠ d·ª•: n·∫øu n=3 v√† i=0 th√¨ temp(0) = sh_in(3)
                --n·∫øu n=3 v√† i=7 th√¨ temp(7) = sh_in(2)
                --n·∫øu n=3 v√† i=8 th√¨ temp(0) = sh_in(3)
