--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 1
-n 3 -fastpaths -xml OEXP01_MUX.twx OEXP01_MUX.ncd -o OEXP01_MUX.twr
OEXP01_MUX.pcf -ucf Exp02.ucf

Design file:              OEXP01_MUX.ncd
Physical constraint file: OEXP01_MUX.pcf
Device,package,speed:     xc7k160t,ffg676,C,-1 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 8750 paths analyzed, 973 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.818ns.
--------------------------------------------------------------------------------

Paths for end point U6/MM2/buffer_14 (SLICE_X60Y59.B6), 36 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.091ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_37/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/MM2/buffer_14 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.817ns (Levels of Logic = 5)
  Clock Path Skew:      -0.057ns (0.135 - 0.192)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_37/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/MM2/buffer_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y10.DOADO25 Trcko_DOA             2.080   XLXI_37/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       XLXI_37/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X60Y58.B6      net (fanout=1)        0.819   XLXN_275<25>
    SLICE_X60Y58.B       Tilo                  0.053   Data_in<25>
                                                       XLXI_34/Mmux_Cpu_data4bus181
    SLICE_X60Y58.C6      net (fanout=32)       0.143   Data_in<25>
    SLICE_X60Y58.CMUX    Tilo                  0.296   Data_in<25>
                                                       U5/MUX1_DispData/Mmux_o_317
                                                       U5/MUX1_DispData/Mmux_o_2_f7_16
    SLICE_X60Y57.D4      net (fanout=11)       0.464   Disp_num<25>
    SLICE_X60Y57.D       Tilo                  0.053   U6/MM2/buffer<3>
                                                       U6/M/Mmux_o63
    SLICE_X60Y59.D3      net (fanout=1)        0.456   U6/M/Mmux_o6
    SLICE_X60Y59.D       Tilo                  0.053   U6/MM2/buffer<10>
                                                       U6/M/Mmux_o65
    SLICE_X60Y59.B6      net (fanout=1)        0.381   U6/SEGMENT<14>
    SLICE_X60Y59.CLK     Tas                   0.019   U6/MM2/buffer<10>
                                                       U6/MM2/buffer_14_rstpot
                                                       U6/MM2/buffer_14
    -------------------------------------------------  ---------------------------
    Total                                      4.817ns (2.554ns logic, 2.263ns route)
                                                       (53.0% logic, 47.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.319ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_37/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/MM2/buffer_14 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.589ns (Levels of Logic = 5)
  Clock Path Skew:      -0.057ns (0.135 - 0.192)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_37/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/MM2/buffer_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y10.DOADO27 Trcko_DOA             2.080   XLXI_37/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       XLXI_37/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X58Y58.B6      net (fanout=1)        0.635   XLXN_275<27>
    SLICE_X58Y58.B       Tilo                  0.053   Data_in<27>
                                                       XLXI_34/Mmux_Cpu_data4bus201
    SLICE_X58Y58.C6      net (fanout=32)       0.146   Data_in<27>
    SLICE_X58Y58.CMUX    Tilo                  0.290   Data_in<27>
                                                       U5/MUX1_DispData/Mmux_o_319
                                                       U5/MUX1_DispData/Mmux_o_2_f7_18
    SLICE_X60Y57.D6      net (fanout=11)       0.423   Disp_num<27>
    SLICE_X60Y57.D       Tilo                  0.053   U6/MM2/buffer<3>
                                                       U6/M/Mmux_o63
    SLICE_X60Y59.D3      net (fanout=1)        0.456   U6/M/Mmux_o6
    SLICE_X60Y59.D       Tilo                  0.053   U6/MM2/buffer<10>
                                                       U6/M/Mmux_o65
    SLICE_X60Y59.B6      net (fanout=1)        0.381   U6/SEGMENT<14>
    SLICE_X60Y59.CLK     Tas                   0.019   U6/MM2/buffer<10>
                                                       U6/MM2/buffer_14_rstpot
                                                       U6/MM2/buffer_14
    -------------------------------------------------  ---------------------------
    Total                                      4.589ns (2.548ns logic, 2.041ns route)
                                                       (55.5% logic, 44.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.331ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_37/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/MM2/buffer_14 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.577ns (Levels of Logic = 5)
  Clock Path Skew:      -0.057ns (0.135 - 0.192)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_37/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/MM2/buffer_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y10.DOADO24 Trcko_DOA             2.080   XLXI_37/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       XLXI_37/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X61Y57.B6      net (fanout=1)        0.547   XLXN_275<24>
    SLICE_X61Y57.B       Tilo                  0.053   Data_in<24>
                                                       XLXI_34/Mmux_Cpu_data4bus171
    SLICE_X61Y57.C6      net (fanout=32)       0.138   Data_in<24>
    SLICE_X61Y57.CMUX    Tilo                  0.296   Data_in<24>
                                                       U5/MUX1_DispData/Mmux_o_316
                                                       U5/MUX1_DispData/Mmux_o_2_f7_15
    SLICE_X60Y57.D3      net (fanout=10)       0.501   Disp_num<24>
    SLICE_X60Y57.D       Tilo                  0.053   U6/MM2/buffer<3>
                                                       U6/M/Mmux_o63
    SLICE_X60Y59.D3      net (fanout=1)        0.456   U6/M/Mmux_o6
    SLICE_X60Y59.D       Tilo                  0.053   U6/MM2/buffer<10>
                                                       U6/M/Mmux_o65
    SLICE_X60Y59.B6      net (fanout=1)        0.381   U6/SEGMENT<14>
    SLICE_X60Y59.CLK     Tas                   0.019   U6/MM2/buffer<10>
                                                       U6/MM2/buffer_14_rstpot
                                                       U6/MM2/buffer_14
    -------------------------------------------------  ---------------------------
    Total                                      4.577ns (2.554ns logic, 2.023ns route)
                                                       (55.8% logic, 44.2% route)

--------------------------------------------------------------------------------

Paths for end point U6/MM2/buffer_3 (SLICE_X60Y57.B5), 35 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.113ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_37/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/MM2/buffer_3 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.796ns (Levels of Logic = 5)
  Clock Path Skew:      -0.056ns (0.136 - 0.192)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_37/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/MM2/buffer_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y10.DOADO31 Trcko_DOA             2.080   XLXI_37/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       XLXI_37/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X61Y54.B6      net (fanout=1)        0.388   XLXN_275<31>
    SLICE_X61Y54.B       Tilo                  0.053   U5/cpu_blink<0>
                                                       XLXI_34/Mmux_Cpu_data4bus251
    SLICE_X61Y54.C6      net (fanout=32)       0.137   Data_in<31>
    SLICE_X61Y54.CMUX    Tilo                  0.296   U5/cpu_blink<0>
                                                       U5/MUX1_DispData/Mmux_o_324
                                                       U5/MUX1_DispData/Mmux_o_2_f7_23
    SLICE_X61Y57.A4      net (fanout=10)       0.681   Disp_num<31>
    SLICE_X61Y57.A       Tilo                  0.053   Data_in<24>
                                                       U6/M/Mmux_o341
    SLICE_X60Y57.C3      net (fanout=1)        0.709   U6/M/Mmux_o34
    SLICE_X60Y57.CMUX    Tilo                  0.178   U6/MM2/buffer<3>
                                                       U6/M/Mmux_o342
    SLICE_X60Y57.B5      net (fanout=1)        0.202   U6/SEGMENT<3>
    SLICE_X60Y57.CLK     Tas                   0.019   U6/MM2/buffer<3>
                                                       U6/MM2/buffer_3_rstpot
                                                       U6/MM2/buffer_3
    -------------------------------------------------  ---------------------------
    Total                                      4.796ns (2.679ns logic, 2.117ns route)
                                                       (55.9% logic, 44.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.157ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_37/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/MM2/buffer_3 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.752ns (Levels of Logic = 5)
  Clock Path Skew:      -0.056ns (0.136 - 0.192)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_37/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/MM2/buffer_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y10.DOADO29 Trcko_DOA             2.080   XLXI_37/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       XLXI_37/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X60Y56.B6      net (fanout=1)        0.502   XLXN_275<29>
    SLICE_X60Y56.B       Tilo                  0.053   Data_in<29>
                                                       XLXI_34/Mmux_Cpu_data4bus221
    SLICE_X60Y56.C6      net (fanout=32)       0.144   Data_in<29>
    SLICE_X60Y56.CMUX    Tilo                  0.296   Data_in<29>
                                                       U5/MUX1_DispData/Mmux_o_321
                                                       U5/MUX1_DispData/Mmux_o_2_f7_20
    SLICE_X61Y57.A3      net (fanout=10)       0.516   Disp_num<29>
    SLICE_X61Y57.A       Tilo                  0.053   Data_in<24>
                                                       U6/M/Mmux_o341
    SLICE_X60Y57.C3      net (fanout=1)        0.709   U6/M/Mmux_o34
    SLICE_X60Y57.CMUX    Tilo                  0.178   U6/MM2/buffer<3>
                                                       U6/M/Mmux_o342
    SLICE_X60Y57.B5      net (fanout=1)        0.202   U6/SEGMENT<3>
    SLICE_X60Y57.CLK     Tas                   0.019   U6/MM2/buffer<3>
                                                       U6/MM2/buffer_3_rstpot
                                                       U6/MM2/buffer_3
    -------------------------------------------------  ---------------------------
    Total                                      4.752ns (2.679ns logic, 2.073ns route)
                                                       (56.4% logic, 43.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.212ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_37/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/MM2/buffer_3 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.697ns (Levels of Logic = 5)
  Clock Path Skew:      -0.056ns (0.136 - 0.192)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_37/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/MM2/buffer_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y10.DOADO28 Trcko_DOA             2.080   XLXI_37/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       XLXI_37/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X59Y57.B6      net (fanout=1)        0.560   XLXN_275<28>
    SLICE_X59Y57.B       Tilo                  0.053   Data_in<28>
                                                       XLXI_34/Mmux_Cpu_data4bus211
    SLICE_X59Y57.C6      net (fanout=32)       0.139   Data_in<28>
    SLICE_X59Y57.CMUX    Tilo                  0.296   Data_in<28>
                                                       U5/MUX1_DispData/Mmux_o_320
                                                       U5/MUX1_DispData/Mmux_o_2_f7_19
    SLICE_X61Y57.A6      net (fanout=10)       0.408   Disp_num<28>
    SLICE_X61Y57.A       Tilo                  0.053   Data_in<24>
                                                       U6/M/Mmux_o341
    SLICE_X60Y57.C3      net (fanout=1)        0.709   U6/M/Mmux_o34
    SLICE_X60Y57.CMUX    Tilo                  0.178   U6/MM2/buffer<3>
                                                       U6/M/Mmux_o342
    SLICE_X60Y57.B5      net (fanout=1)        0.202   U6/SEGMENT<3>
    SLICE_X60Y57.CLK     Tas                   0.019   U6/MM2/buffer<3>
                                                       U6/MM2/buffer_3_rstpot
                                                       U6/MM2/buffer_3
    -------------------------------------------------  ---------------------------
    Total                                      4.697ns (2.679ns logic, 2.018ns route)
                                                       (57.0% logic, 43.0% route)

--------------------------------------------------------------------------------

Paths for end point U6/MM2/buffer_44 (SLICE_X63Y58.B5), 39 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.120ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_37/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/MM2/buffer_44 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.785ns (Levels of Logic = 5)
  Clock Path Skew:      -0.060ns (0.654 - 0.714)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_37/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/MM2/buffer_44
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y10.DOADO9  Trcko_DOA             2.080   XLXI_37/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       XLXI_37/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X62Y54.B6      net (fanout=1)        0.432   XLXN_275<9>
    SLICE_X62Y54.B       Tilo                  0.053   Data_in<9>
                                                       XLXI_34/Mmux_Cpu_data4bus321
    SLICE_X62Y54.C6      net (fanout=32)       0.146   Data_in<9>
    SLICE_X62Y54.CMUX    Tilo                  0.290   Data_in<9>
                                                       U5/MUX1_DispData/Mmux_o_331
                                                       U5/MUX1_DispData/Mmux_o_2_f7_30
    SLICE_X63Y56.B4      net (fanout=8)        0.808   Disp_num<9>
    SLICE_X63Y56.BMUX    Tilo                  0.185   U6/MM2/buffer<6>
                                                       U6/M/Mmux_o391
    SLICE_X63Y58.D4      net (fanout=1)        0.421   U6/M/Mmux_o39
    SLICE_X63Y58.D       Tilo                  0.053   U6/MM2/buffer<12>
                                                       U6/M/Mmux_o392
    SLICE_X63Y58.B5      net (fanout=1)        0.298   U6/SEGMENT<44>
    SLICE_X63Y58.CLK     Tas                   0.019   U6/MM2/buffer<12>
                                                       U6/MM2/buffer_44_rstpot
                                                       U6/MM2/buffer_44
    -------------------------------------------------  ---------------------------
    Total                                      4.785ns (2.680ns logic, 2.105ns route)
                                                       (56.0% logic, 44.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.150ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_37/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/MM2/buffer_44 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.755ns (Levels of Logic = 5)
  Clock Path Skew:      -0.060ns (0.654 - 0.714)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_37/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/MM2/buffer_44
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y10.DOADO8  Trcko_DOA             2.080   XLXI_37/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       XLXI_37/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X63Y55.B6      net (fanout=1)        0.574   XLXN_275<8>
    SLICE_X63Y55.B       Tilo                  0.053   Data_in<8>
                                                       XLXI_34/Mmux_Cpu_data4bus311
    SLICE_X63Y55.C6      net (fanout=32)       0.139   Data_in<8>
    SLICE_X63Y55.CMUX    Tilo                  0.296   Data_in<8>
                                                       U5/MUX1_DispData/Mmux_o_330
                                                       U5/MUX1_DispData/Mmux_o_2_f7_29
    SLICE_X63Y56.B5      net (fanout=8)        0.644   Disp_num<8>
    SLICE_X63Y56.BMUX    Tilo                  0.178   U6/MM2/buffer<6>
                                                       U6/M/Mmux_o391
    SLICE_X63Y58.D4      net (fanout=1)        0.421   U6/M/Mmux_o39
    SLICE_X63Y58.D       Tilo                  0.053   U6/MM2/buffer<12>
                                                       U6/M/Mmux_o392
    SLICE_X63Y58.B5      net (fanout=1)        0.298   U6/SEGMENT<44>
    SLICE_X63Y58.CLK     Tas                   0.019   U6/MM2/buffer<12>
                                                       U6/MM2/buffer_44_rstpot
                                                       U6/MM2/buffer_44
    -------------------------------------------------  ---------------------------
    Total                                      4.755ns (2.679ns logic, 2.076ns route)
                                                       (56.3% logic, 43.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.212ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_37/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/MM2/buffer_44 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.693ns (Levels of Logic = 5)
  Clock Path Skew:      -0.060ns (0.654 - 0.714)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_37/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/MM2/buffer_44
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y10.DOADO10 Trcko_DOA             2.080   XLXI_37/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       XLXI_37/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X63Y52.B6      net (fanout=1)        0.445   XLXN_275<10>
    SLICE_X63Y52.B       Tilo                  0.053   Data_in<10>
                                                       XLXI_34/Mmux_Cpu_data4bus21
    SLICE_X63Y52.C6      net (fanout=32)       0.138   Data_in<10>
    SLICE_X63Y52.CMUX    Tilo                  0.296   Data_in<10>
                                                       U5/MUX1_DispData/Mmux_o_31
                                                       U5/MUX1_DispData/Mmux_o_2_f7_0
    SLICE_X63Y56.B3      net (fanout=9)        0.704   Disp_num<10>
    SLICE_X63Y56.BMUX    Tilo                  0.186   U6/MM2/buffer<6>
                                                       U6/M/Mmux_o391
    SLICE_X63Y58.D4      net (fanout=1)        0.421   U6/M/Mmux_o39
    SLICE_X63Y58.D       Tilo                  0.053   U6/MM2/buffer<12>
                                                       U6/M/Mmux_o392
    SLICE_X63Y58.B5      net (fanout=1)        0.298   U6/SEGMENT<44>
    SLICE_X63Y58.CLK     Tas                   0.019   U6/MM2/buffer<12>
                                                       U6/MM2/buffer_44_rstpot
                                                       U6/MM2/buffer_44
    -------------------------------------------------  ---------------------------
    Total                                      4.693ns (2.687ns logic, 2.006ns route)
                                                       (57.3% logic, 42.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point U6/MM2/buffer_27 (SLICE_X56Y51.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.034ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U6/MM2/buffer_28 (FF)
  Destination:          U6/MM2/buffer_27 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.225ns (Levels of Logic = 1)
  Clock Path Skew:      0.191ns (0.673 - 0.482)
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U6/MM2/buffer_28 to U6/MM2/buffer_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y52.AQ      Tcko                  0.100   U6/MM2/buffer<28>
                                                       U6/MM2/buffer_28
    SLICE_X56Y51.A6      net (fanout=2)        0.157   U6/MM2/buffer<28>
    SLICE_X56Y51.CLK     Tah         (-Th)     0.032   U6/MM2/buffer<25>
                                                       U6/MM2/buffer_27_rstpot
                                                       U6/MM2/buffer_27
    -------------------------------------------------  ---------------------------
    Total                                      0.225ns (0.068ns logic, 0.157ns route)
                                                       (30.2% logic, 69.8% route)

--------------------------------------------------------------------------------

Paths for end point U6/MM2/buffer_20 (SLICE_X57Y54.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.074ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U6/MM2/buffer_21 (FF)
  Destination:          U6/MM2/buffer_20 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.265ns (Levels of Logic = 1)
  Clock Path Skew:      0.191ns (0.672 - 0.481)
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U6/MM2/buffer_21 to U6/MM2/buffer_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y53.BQ      Tcko                  0.118   U6/MM2/buffer<21>
                                                       U6/MM2/buffer_21
    SLICE_X57Y54.A5      net (fanout=2)        0.179   U6/MM2/buffer<21>
    SLICE_X57Y54.CLK     Tah         (-Th)     0.032   U6/MM2/buffer<20>
                                                       U6/MM2/buffer_20_rstpot
                                                       U6/MM2/buffer_20
    -------------------------------------------------  ---------------------------
    Total                                      0.265ns (0.086ns logic, 0.179ns route)
                                                       (32.5% logic, 67.5% route)

--------------------------------------------------------------------------------

Paths for end point U6/MM2/buffer_11 (SLICE_X62Y57.B6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.138ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U6/MM2/buffer_12 (FF)
  Destination:          U6/MM2/buffer_11 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.152ns (Levels of Logic = 1)
  Clock Path Skew:      0.014ns (0.078 - 0.064)
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U6/MM2/buffer_12 to U6/MM2/buffer_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y58.CQ      Tcko                  0.100   U6/MM2/buffer<12>
                                                       U6/MM2/buffer_12
    SLICE_X62Y57.B6      net (fanout=2)        0.111   U6/MM2/buffer<12>
    SLICE_X62Y57.CLK     Tah         (-Th)     0.059   U6/MM2/buffer<11>
                                                       U6/MM2/buffer_11_rstpot
                                                       U6/MM2/buffer_11
    -------------------------------------------------  ---------------------------
    Total                                      0.152ns (0.041ns logic, 0.111ns route)
                                                       (27.0% logic, 73.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.817ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.183ns (458.085MHz) (Trper_CLKA)
  Physical resource: XLXI_37/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Logical resource: XLXI_37/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Location pin: RAMB36_X3Y10.CLKARDCLKL
  Clock network: clk_100mhz_BUFGP
--------------------------------------------------------------------------------
Slack: 7.817ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.183ns (458.085MHz) (Trper_CLKA)
  Physical resource: XLXI_37/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKU
  Logical resource: XLXI_37/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKU
  Location pin: RAMB36_X3Y10.CLKARDCLKU
  Clock network: clk_100mhz_BUFGP
--------------------------------------------------------------------------------
Slack: 7.817ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.183ns (458.085MHz) (Trper_CLKB)
  Physical resource: XLXI_37/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Logical resource: XLXI_37/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Location pin: RAMB36_X3Y10.CLKBWRCLKL
  Clock network: clk_100mhz_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk_100mhz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_100mhz     |    6.343|    4.909|    1.455|         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 8750 paths, 0 nets, and 1964 connections

Design statistics:
   Minimum period:   9.818ns{1}   (Maximum frequency: 101.854MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Mar 21 19:33:40 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 5118 MB



