Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date         : Fri Aug  9 15:53:33 2024
| Host         : cadence38 running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_control_sets -verbose -file top_vga_basys3_control_sets_placed.rpt
| Design       : top_vga_basys3
| Device       : xc7a35t
-------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     6 |
|    Minimum number of control sets                        |     6 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    24 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     6 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     0 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              12 |            5 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              17 |            5 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              11 |            6 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------------------+-----------------------------------------------------+-----------------------------------------------------+------------------+----------------+--------------+
|              Clock Signal             |                    Enable Signal                    |                   Set/Reset Signal                  | Slice Load Count | Bel Load Count | Bels / Slice |
+---------------------------------------+-----------------------------------------------------+-----------------------------------------------------+------------------+----------------+--------------+
|  u_clk/inst/CLK                       |                                                     | btnC_IBUF                                           |                1 |              2 |         2.00 |
|  u_clk/inst/CLK                       |                                                     |                                                     |                4 |              4 |         1.00 |
|  u_clk/inst/CLK                       |                                                     | u_top_vga/u_vga_timing/vga_out\\.vblnk_reg_0        |                1 |              4 |         4.00 |
|  u_clk/inst/clk40MHz_clk_wiz_0_en_clk |                                                     |                                                     |                1 |              8 |         8.00 |
|  u_clk/inst/CLK                       |                                                     | u_top_vga/u_vga_timing/SR[0]                        |                3 |             11 |         3.67 |
|  u_clk/inst/CLK                       | u_top_vga/u_vga_timing/vga_out\\.vcount[10]_i_2_n_0 | u_top_vga/u_vga_timing/vga_out\\.vcount[10]_i_1_n_0 |                6 |             11 |         1.83 |
+---------------------------------------+-----------------------------------------------------+-----------------------------------------------------+------------------+----------------+--------------+


