<?xml version="1.0" encoding="utf-8"?>
<module description="MISCANALOG" id="MISCANALOG">
	<register acronym="CLKTRIM" description="" id="CLKTRIM" offset="0x00" width="32">
		<bitfield begin="31" description="RESERVED" end="17" id="RESERVED" rwaccess="" width="15">
		</bitfield>
		<bitfield begin="16" description="RESET Pin Disable bit" end="16" id="RESET_DISABLE" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="15" description="HFO Fine Trim" end="12" id="HFO_FINE_TRIM" rwaccess="RW" width="4">
		</bitfield>
		<bitfield begin="11" description="HFO Coarse Trim" end="8" id="HFO_COARSE_TRIM" rwaccess="RW" width="4">
		</bitfield>
		<bitfield begin="7" description="reserved for TI use" end="0" id="reserved" rwaccess="RW" width="8">
		</bitfield>
	</register>
	<register acronym="PKGID" description="" id="PKGID" offset="0x10" width="32">
		<bitfield begin="31" description="RESERVED" end="2" id="RESERVED" rwaccess="" width="30">
		</bitfield>
		<bitfield begin="1" description="Package ID" end="0" id="PKG_ID" rwaccess="RW" width="2">
		</bitfield>
	</register>
	<register acronym="BROWNOUT" description="" id="BROWNOUT" offset="0x14" width="32">
		<bitfield begin="31" description="RESERVED" end="3" id="RESERVED" rwaccess="" width="29">
		</bitfield>
		<bitfield begin="2" description="Brownout Interrupt Latched Status" end="2" id="INT" rwaccess="R" width="1">
		</bitfield>
		<bitfield begin="1" description="Brownout Interrupt Enable" end="1" id="INT_EN" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="0" description="Brownout Enable" end="0" id="COMP_EN" rwaccess="RW" width="1">
		</bitfield>
	</register>
	<register acronym="GLBIOEN" description="" id="GLBIOEN" offset="0x18" width="32">
		<bitfield begin="31" description="bit 31" end="31" id="TMR_PWM2_IO_EN" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="30" description="bit 30" end="30" id="TMR_PWM3_IO_EN" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="29" description="bit 29" end="29" id="FAULT3_IO_EN" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="28" description="bit 28" end="28" id="ADC_EXT_TRIG_IO_EN" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="27" description="bit 27" end="27" id="TCK_IO_EN" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="26" description="bit 26" end="26" id="TDO_IO_EN" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="25" description="bit 25" end="25" id="TMS_IO_EN" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="24" description="bit 24" end="24" id="TDI_IO_EN" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="23" description="bit 23" end="23" id="SCI_TX1_IO_EN" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="22" description="bit 22" end="22" id="SCI_TX0_IO_EN" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="21" description="bit 21" end="21" id="SCI_RX1_IO_EN" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="20" description="bit 20" end="20" id="SCI_RX0_IO_EN" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="19" description="bit 19" end="19" id="TMR_CAP0_IO_EN" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="18" description="bit 18" end="18" id="TMR_PWM1_IO_EN" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="17" description="bit 17" end="17" id="TMR_PWM0_IO_EN" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="16" description="bit 16" end="16" id="TMR_CAP1_IO_EN" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="15" description="bit 15" end="15" id="I2C_DATA_IO_EN" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="14" description="bit 14" end="14" id="CONTROL_IO_EN" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="13" description="bit 13" end="13" id="ALERT_IO_EN" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="12" description="bit 12" end="12" id="EXT_INT_IO_EN" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="11" description="bit 11" end="11" id="FAULT2_IO_EN" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="10" description="bit 10" end="10" id="FAULT1_IO_EN" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="9" description="bit  9" end="9" id="FAULT0_IO_EN" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="8" description="bit  8" end="8" id="SYNC_IO_EN" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="7" description="bit  7" end="7" id="DPWM3B_IO_EN" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="6" description="bit  6" end="6" id="DPWM3A_IO_EN" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="5" description="bit  5" end="5" id="DPWM2B_IO_EN" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="4" description="bit  4" end="4" id="DPWM2A_IO_EN" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="3" description="bit  3" end="3" id="DPWM1B_IO_EN" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="2" description="bit  2" end="2" id="DPWM1A_IO_EN" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="1" description="bit  1" end="1" id="DPWM0B_IO_EN" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="0" description="bit  0" end="0" id="DPWM0A_IO_EN" rwaccess="RW" width="1">
		</bitfield>
	</register>
	<register acronym="GLBIOOE" description="" id="GLBIOOE" offset="0x1C" width="32">
		<bitfield begin="31" description="bit 31" end="31" id="TMR_PWM2_IO_OE" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="30" description="bit 30" end="30" id="TMR_PWM3_IO_OE" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="29" description="bit 29" end="29" id="FAULT3_IO_OE" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="28" description="bit 28" end="28" id="ADC_EXT_TRIG_IO_OE" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="27" description="bit 27" end="27" id="TCK_IO_OE" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="26" description="bit 26" end="26" id="TDO_IO_OE" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="25" description="bit 25" end="25" id="TMS_IO_OE" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="24" description="bit 24" end="24" id="TDI_IO_OE" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="23" description="bit 23" end="23" id="SCI_TX1_IO_OE" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="22" description="bit 22" end="22" id="SCI_TX0_IO_OE" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="21" description="bit 21" end="21" id="SCI_RX1_IO_OE" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="20" description="bit 20" end="20" id="SCI_RX0_IO_OE" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="19" description="bit 19" end="19" id="TMR_CAP0_IO_OE" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="18" description="bit 18" end="18" id="TMR_PWM1_IO_OE" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="17" description="bit 17" end="17" id="TMR_PWM0_IO_OE" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="16" description="bit 16" end="16" id="TMR_CAP1_IO_OE" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="15" description="bit 15" end="15" id="I2C_DATA_IO_OE" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="14" description="bit 14" end="14" id="CONTROL_IO_OE" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="13" description="bit 13" end="13" id="ALERT_IO_OE" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="12" description="bit 12" end="12" id="EXT_INT_IO_OE" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="11" description="bit 11" end="11" id="FAULT2_IO_OE" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="10" description="bit 10" end="10" id="FAULT1_IO_OE" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="9" description="bit  9" end="9" id="FAULT0_IO_OE" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="8" description="bit  8" end="8" id="SYNC_IO_OE" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="7" description="bit  7" end="7" id="DPWM3B_IO_OE" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="6" description="bit  6" end="6" id="DPWM3A_IO_OE" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="5" description="bit  5" end="5" id="DPWM2B_IO_OE" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="4" description="bit  4" end="4" id="DPWM2A_IO_OE" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="3" description="bit  3" end="3" id="DPWM1B_IO_OE" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="2" description="bit  2" end="2" id="DPWM1A_IO_OE" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="1" description="bit  1" end="1" id="DPWM0B_IO_OE" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="0" description="bit  0" end="0" id="DPWM0A_IO_OE" rwaccess="RW" width="1">
		</bitfield>
	</register>
	<register acronym="GLBIOOD" description="" id="GLBIOOD" offset="0x20" width="32">
		<bitfield begin="31" description="bit 31" end="31" id="TMR_PWM2_IO_OD" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="30" description="bit 30" end="30" id="TMR_PWM3_IO_OD" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="29" description="bit 29" end="29" id="FAULT3_IO_OD" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="28" description="bit 28" end="28" id="ADC_EXT_TRIG_IO_OD" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="27" description="bit 27" end="27" id="TCK_IO_OD" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="26" description="bit 26" end="26" id="TDO_IO_OD" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="25" description="bit 25" end="25" id="TMS_IO_OD" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="24" description="bit 24" end="24" id="TDI_IO_OD" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="23" description="bit 23" end="23" id="SCI_TX1_IO_OD" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="22" description="bit 22" end="22" id="SCI_TX0_IO_OD" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="21" description="bit 21" end="21" id="SCI_RX1_IO_OD" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="20" description="bit 20" end="20" id="SCI_RX0_IO_OD" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="19" description="bit 19" end="19" id="TMR_CAP0_IO_OD" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="18" description="bit 18" end="18" id="TMR_PWM1_IO_OD" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="17" description="bit 17" end="17" id="TMR_PWM0_IO_OD" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="16" description="bit 16" end="16" id="TMR_CAP1_IO_OD" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="15" description="bit 15" end="15" id="I2C_DATA_IO_OD" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="14" description="bit 14" end="14" id="CONTROL_IO_OD" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="13" description="bit 13" end="13" id="ALERT_IO_OD" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="12" description="bit 12" end="12" id="EXT_INT_IO_OD" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="11" description="bit 11" end="11" id="FAULT2_IO_OD" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="10" description="bit 10" end="10" id="FAULT1_IO_OD" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="9" description="bit  9" end="9" id="FAULT0_IO_OD" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="8" description="bit  8" end="8" id="SYNC_IO_OD" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="7" description="bit  7" end="7" id="DPWM3B_IO_OD" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="6" description="bit  6" end="6" id="DPWM3A_IO_OD" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="5" description="bit  5" end="5" id="DPWM2B_IO_OD" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="4" description="bit  4" end="4" id="DPWM2A_IO_OD" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="3" description="bit  3" end="3" id="DPWM1B_IO_OD" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="2" description="bit  2" end="2" id="DPWM1A_IO_OD" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="1" description="bit  1" end="1" id="DPWM0B_IO_OD" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="0" description="bit  0" end="0" id="DPWM0A_IO_OD" rwaccess="RW" width="1">
		</bitfield>
	</register>
	<register acronym="GLBIOVAL" description="" id="GLBIOVAL" offset="0x24" width="32">
		<bitfield begin="31" description="bit 31" end="31" id="TMR_PWM2_IO_VALUE" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="30" description="bit 30" end="30" id="TMR_PWM3_IO_VALUE" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="29" description="bit 29" end="29" id="FAULT3_IO_VALUE" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="28" description="bit 28" end="28" id="ADC_EXT_TRIG_IO_VALUE" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="27" description="bit 27" end="27" id="TCK_IO_VALUE" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="26" description="bit 26" end="26" id="TDO_IO_VALUE" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="25" description="bit 25" end="25" id="TMS_IO_VALUE" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="24" description="bit 24" end="24" id="TDI_IO_VALUE" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="23" description="bit 23" end="23" id="SCI_TX1_IO_VALUE" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="22" description="bit 22" end="22" id="SCI_TX0_IO_VALUE" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="21" description="bit 21" end="21" id="SCI_RX1_IO_VALUE" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="20" description="bit 20" end="20" id="SCI_RX0_IO_VALUE" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="19" description="bit 19" end="19" id="TMR_CAP0_IO_VALUE" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="18" description="bit 18" end="18" id="TMR_PWM1_IO_VALUE" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="17" description="bit 17" end="17" id="TMR_PWM0_IO_VALUE" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="16" description="bit 16" end="16" id="TMR_CAP1_IO_VALUE" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="15" description="bit 15" end="15" id="I2C_DATA_IO_VALUE" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="14" description="bit 14" end="14" id="CONTROL_IO_VALUE" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="13" description="bit 13" end="13" id="ALERT_IO_VALUE" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="12" description="bit 12" end="12" id="EXT_INT_IO_VALUE" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="11" description="bit 11" end="11" id="FAULT2_IO_VALUE" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="10" description="bit 10" end="10" id="FAULT1_IO_VALUE" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="9" description="bit  9" end="9" id="FAULT0_IO_VALUE" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="8" description="bit  8" end="8" id="SYNC_IO_VALUE" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="7" description="bit  7" end="7" id="DPWM3B_IO_VALUE" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="6" description="bit  6" end="6" id="DPWM3A_IO_VALUE" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="5" description="bit  5" end="5" id="DPWM2B_IO_VALUE" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="4" description="bit  4" end="4" id="DPWM2A_IO_VALUE" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="3" description="bit  3" end="3" id="DPWM1B_IO_VALUE" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="2" description="bit  2" end="2" id="DPWM1A_IO_VALUE" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="1" description="bit  1" end="1" id="DPWM0B_IO_VALUE" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="0" description="bit  0" end="0" id="DPWM0A_IO_VALUE" rwaccess="RW" width="1">
		</bitfield>
	</register>
	<register acronym="GLBIOREAD" description="" id="GLBIOREAD" offset="0x28" width="32">
		<bitfield begin="31" description="bit 31" end="31" id="TMR_PWM2_IO_READ" rwaccess="R" width="1">
		</bitfield>
		<bitfield begin="30" description="bit 30" end="30" id="TMR_PWM3_IO_READ" rwaccess="R" width="1">
		</bitfield>
		<bitfield begin="29" description="bit 29" end="29" id="FAULT3_IO_READ" rwaccess="R" width="1">
		</bitfield>
		<bitfield begin="28" description="bit 28" end="28" id="ADC_EXT_TRIG_IO_READ" rwaccess="R" width="1">
		</bitfield>
		<bitfield begin="27" description="bit 27" end="27" id="TCK_IO_READ" rwaccess="R" width="1">
		</bitfield>
		<bitfield begin="26" description="bit 26" end="26" id="TDO_IO_READ" rwaccess="R" width="1">
		</bitfield>
		<bitfield begin="25" description="bit 25" end="25" id="TMS_IO_READ" rwaccess="R" width="1">
		</bitfield>
		<bitfield begin="24" description="bit 24" end="24" id="TDI_IO_READ" rwaccess="R" width="1">
		</bitfield>
		<bitfield begin="23" description="bit 23" end="23" id="SCI_TX1_IO_READ" rwaccess="R" width="1">
		</bitfield>
		<bitfield begin="22" description="bit 22" end="22" id="SCI_TX0_IO_READ" rwaccess="R" width="1">
		</bitfield>
		<bitfield begin="21" description="bit 21" end="21" id="SCI_RX1_IO_READ" rwaccess="R" width="1">
		</bitfield>
		<bitfield begin="20" description="bit 20" end="20" id="SCI_RX0_IO_READ" rwaccess="R" width="1">
		</bitfield>
		<bitfield begin="19" description="bit 19" end="19" id="TMR_CAP0_IO_READ" rwaccess="R" width="1">
		</bitfield>
		<bitfield begin="18" description="bit 18" end="18" id="TMR_PWM1_IO_READ" rwaccess="R" width="1">
		</bitfield>
		<bitfield begin="17" description="bit 17" end="17" id="TMR_PWM0_IO_READ" rwaccess="R" width="1">
		</bitfield>
		<bitfield begin="16" description="bit 16" end="16" id="TMR_CAP1_IO_READ" rwaccess="R" width="1">
		</bitfield>
		<bitfield begin="15" description="bit 15" end="15" id="I2C_DATA_IO_READ" rwaccess="R" width="1">
		</bitfield>
		<bitfield begin="14" description="bit 14" end="14" id="CONTROL_IO_READ" rwaccess="R" width="1">
		</bitfield>
		<bitfield begin="13" description="bit 13" end="13" id="ALERT_IO_READ" rwaccess="R" width="1">
		</bitfield>
		<bitfield begin="12" description="bit 12" end="12" id="EXT_INT_IO_READ" rwaccess="R" width="1">
		</bitfield>
		<bitfield begin="11" description="bit 11" end="11" id="FAULT2_IO_READ" rwaccess="R" width="1">
		</bitfield>
		<bitfield begin="10" description="bit 10" end="10" id="FAULT1_IO_READ" rwaccess="R" width="1">
		</bitfield>
		<bitfield begin="9" description="bit  9" end="9" id="FAULT0_IO_READ" rwaccess="R" width="1">
		</bitfield>
		<bitfield begin="8" description="bit  8" end="8" id="SYNC_IO_READ" rwaccess="R" width="1">
		</bitfield>
		<bitfield begin="7" description="bit  7" end="7" id="DPWM3B_IO_READ" rwaccess="R" width="1">
		</bitfield>
		<bitfield begin="6" description="bit  6" end="6" id="DPWM3A_IO_READ" rwaccess="R" width="1">
		</bitfield>
		<bitfield begin="5" description="bit  5" end="5" id="DPWM2B_IO_READ" rwaccess="R" width="1">
		</bitfield>
		<bitfield begin="4" description="bit  4" end="4" id="DPWM2A_IO_READ" rwaccess="R" width="1">
		</bitfield>
		<bitfield begin="3" description="bit  3" end="3" id="DPWM1B_IO_READ" rwaccess="R" width="1">
		</bitfield>
		<bitfield begin="2" description="bit  2" end="2" id="DPWM1A_IO_READ" rwaccess="R" width="1">
		</bitfield>
		<bitfield begin="1" description="bit  1" end="1" id="DPWM0B_IO_READ" rwaccess="R" width="1">
		</bitfield>
		<bitfield begin="0" description="bit  0" end="0" id="DPWM0A_IO_READ" rwaccess="R" width="1">
		</bitfield>
	</register>
	<register acronym="IOMUX" description="" id="IOMUX" offset="0x30" width="32">
		<bitfield begin="31" description="RESERVED" end="8" id="RESERVED" rwaccess="" width="24">
		</bitfield>
		<bitfield begin="7" description="TCAP1 Pins Mux Control" end="6" id="TCAP1_MUX_SEL" rwaccess="RW" width="2">
		</bitfield>
		<bitfield begin="5" description="TCAP0 Data Pins Mux Control" end="4" id="TCAP0_MUX_SEL" rwaccess="RW" width="2">
		</bitfield>
		<bitfield begin="3" description="RESERVED" end="2" id="RESERVED" rwaccess="" width="2">
		</bitfield>
		<bitfield begin="1" description="RTC clock in mux select" end="1" id="RTC_CLK_IN_SEL" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="0" description="RTC clock out mux select" end="0" id="RTC_CLK_OUT_SEL" rwaccess="RW" width="1">
		</bitfield>
	</register>
	<register acronym="CSCTRL" description="" id="CSCTRL" offset="0x38" width="32">
		<bitfield begin="31" description="RESERVED" end="24" id="RESERVED" rwaccess="" width="8">
		</bitfield>
		<bitfield begin="23" description="DPWM Duty/Pulse Width for Cur Share" end="16" id="DPWM_DUTY" rwaccess="RW" width="8">
		</bitfield>
		<bitfield begin="15" description="DPWM Period for Current Share" end="8" id="DPWM_PERIOD" rwaccess="RW" width="8">
		</bitfield>
		<bitfield begin="7" description="RESERVED" end="4" id="RESERVED" rwaccess="" width="4">
		</bitfield>
		<bitfield begin="3" description="Current Sharing Test Mode" end="0" id="TEST_MODE" rwaccess="RW" width="4">
		</bitfield>
	</register>
	<register acronym="TEMPREF" description="" id="TEMPREF" offset="0x3C" width="32">
		<bitfield begin="31" description="RESERVED" end="12" id="RESERVED" rwaccess="" width="20">
		</bitfield>
		<bitfield begin="11" description="Temperature Reference" end="0" id="TEMP_REF" rwaccess="RW" width="12">
		</bitfield>
	</register>
	<register acronym="CLKGATECTRL" description="" id="CLKGATECTRL" offset="0x40" width="32">
		<bitfield begin="31" description="RESERVED" end="21" id="RESERVED" rwaccess="" width="11">
		</bitfield>
		<bitfield begin="20" description="RTC Clock Enable" end="20" id="RTC_CLK_EN" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="19" description="PMBus 1 I/F Clock Enable" end="19" id="PMBUS1_CLK_EN" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="18" description="SPI I/F Clock Enable" end="18" id="SPI_CLK_EN" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="17" description="Peak Current Mode Clock Enable" end="17" id="PCM_CLK_EN" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="16" description="Constant Power/Constant Current Clock Enable" end="16" id="CPCC_CLK_EN" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="15" description="Filter 2 Clock Enable" end="15" id="FILTER2_CLK_EN" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="14" description="Filter 1 Clock Enable" end="14" id="FILTER1_CLK_EN" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="13" description="Filter 0 Clock Enable" end="13" id="FILTER0_CLK_EN" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="12" description="Front End Control 2 Clock Enable" end="12" id="FE_CTRL2_CLK_EN" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="11" description="Front End Control 2 Clock Enable" end="11" id="FE_CTRL1_CLK_EN" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="10" description="Front End Control 2 Clock Enable" end="10" id="FE_CTRL0_CLK_EN" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="9" description="DPWM4 Clock Enable" end="9" id="DPWM3_CLK_EN" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="8" description="DPWM4 Clock Enable" end="8" id="DPWM2_CLK_EN" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="7" description="DPWM4 Clock Enable" end="7" id="DPWM1_CLK_EN" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="6" description="DPWM4 Clock Enable" end="6" id="DPWM0_CLK_EN" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="5" description="SCI1 Clock Enable" end="5" id="SCI1_CLK_EN" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="4" description="SCI0 Clock Enable" end="4" id="SCI0_CLK_EN" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="3" description="ADC12 Control Clock Enable" end="3" id="ADC12_CLK_EN" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="2" description="PMBus I/F Clock Enable" end="2" id="PMBUS0_CLK_EN" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="1" description="GIO Clock Enable" end="1" id="GIO_CLK_EN" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="0" description="Timer Clock Enable" end="0" id="TIMER_CLK_EN" rwaccess="RW" width="1">
		</bitfield>
	</register>
</module>